
Pancake_Printer.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b1a8  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003d4  0800b338  0800b338  0001b338  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b70c  0800b70c  00020080  2**0
                  CONTENTS
  4 .ARM          00000008  0800b70c  0800b70c  0001b70c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800b714  0800b714  00020080  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b714  0800b714  0001b714  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800b718  0800b718  0001b718  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000080  20000000  0800b71c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00009ecc  20000080  0800b79c  00020080  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20009f4c  0800b79c  00029f4c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020080  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  000200b0  2**0
                  CONTENTS, READONLY
 13 .debug_info   00020876  00000000  00000000  000200f3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000046ce  00000000  00000000  00040969  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001c88  00000000  00000000  00045038  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001620  00000000  00000000  00046cc0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002b72d  00000000  00000000  000482e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000236e0  00000000  00000000  00073a0d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0010124a  00000000  00000000  000970ed  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00007cb0  00000000  00000000  00198338  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000067  00000000  00000000  0019ffe8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000080 	.word	0x20000080
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800b320 	.word	0x0800b320

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000084 	.word	0x20000084
 80001cc:	0800b320 	.word	0x0800b320

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b970 	b.w	8000578 <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9e08      	ldr	r6, [sp, #32]
 80002b6:	460d      	mov	r5, r1
 80002b8:	4604      	mov	r4, r0
 80002ba:	460f      	mov	r7, r1
 80002bc:	2b00      	cmp	r3, #0
 80002be:	d14a      	bne.n	8000356 <__udivmoddi4+0xa6>
 80002c0:	428a      	cmp	r2, r1
 80002c2:	4694      	mov	ip, r2
 80002c4:	d965      	bls.n	8000392 <__udivmoddi4+0xe2>
 80002c6:	fab2 f382 	clz	r3, r2
 80002ca:	b143      	cbz	r3, 80002de <__udivmoddi4+0x2e>
 80002cc:	fa02 fc03 	lsl.w	ip, r2, r3
 80002d0:	f1c3 0220 	rsb	r2, r3, #32
 80002d4:	409f      	lsls	r7, r3
 80002d6:	fa20 f202 	lsr.w	r2, r0, r2
 80002da:	4317      	orrs	r7, r2
 80002dc:	409c      	lsls	r4, r3
 80002de:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 80002e2:	fa1f f58c 	uxth.w	r5, ip
 80002e6:	fbb7 f1fe 	udiv	r1, r7, lr
 80002ea:	0c22      	lsrs	r2, r4, #16
 80002ec:	fb0e 7711 	mls	r7, lr, r1, r7
 80002f0:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 80002f4:	fb01 f005 	mul.w	r0, r1, r5
 80002f8:	4290      	cmp	r0, r2
 80002fa:	d90a      	bls.n	8000312 <__udivmoddi4+0x62>
 80002fc:	eb1c 0202 	adds.w	r2, ip, r2
 8000300:	f101 37ff 	add.w	r7, r1, #4294967295
 8000304:	f080 811c 	bcs.w	8000540 <__udivmoddi4+0x290>
 8000308:	4290      	cmp	r0, r2
 800030a:	f240 8119 	bls.w	8000540 <__udivmoddi4+0x290>
 800030e:	3902      	subs	r1, #2
 8000310:	4462      	add	r2, ip
 8000312:	1a12      	subs	r2, r2, r0
 8000314:	b2a4      	uxth	r4, r4
 8000316:	fbb2 f0fe 	udiv	r0, r2, lr
 800031a:	fb0e 2210 	mls	r2, lr, r0, r2
 800031e:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000322:	fb00 f505 	mul.w	r5, r0, r5
 8000326:	42a5      	cmp	r5, r4
 8000328:	d90a      	bls.n	8000340 <__udivmoddi4+0x90>
 800032a:	eb1c 0404 	adds.w	r4, ip, r4
 800032e:	f100 32ff 	add.w	r2, r0, #4294967295
 8000332:	f080 8107 	bcs.w	8000544 <__udivmoddi4+0x294>
 8000336:	42a5      	cmp	r5, r4
 8000338:	f240 8104 	bls.w	8000544 <__udivmoddi4+0x294>
 800033c:	4464      	add	r4, ip
 800033e:	3802      	subs	r0, #2
 8000340:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000344:	1b64      	subs	r4, r4, r5
 8000346:	2100      	movs	r1, #0
 8000348:	b11e      	cbz	r6, 8000352 <__udivmoddi4+0xa2>
 800034a:	40dc      	lsrs	r4, r3
 800034c:	2300      	movs	r3, #0
 800034e:	e9c6 4300 	strd	r4, r3, [r6]
 8000352:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000356:	428b      	cmp	r3, r1
 8000358:	d908      	bls.n	800036c <__udivmoddi4+0xbc>
 800035a:	2e00      	cmp	r6, #0
 800035c:	f000 80ed 	beq.w	800053a <__udivmoddi4+0x28a>
 8000360:	2100      	movs	r1, #0
 8000362:	e9c6 0500 	strd	r0, r5, [r6]
 8000366:	4608      	mov	r0, r1
 8000368:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800036c:	fab3 f183 	clz	r1, r3
 8000370:	2900      	cmp	r1, #0
 8000372:	d149      	bne.n	8000408 <__udivmoddi4+0x158>
 8000374:	42ab      	cmp	r3, r5
 8000376:	d302      	bcc.n	800037e <__udivmoddi4+0xce>
 8000378:	4282      	cmp	r2, r0
 800037a:	f200 80f8 	bhi.w	800056e <__udivmoddi4+0x2be>
 800037e:	1a84      	subs	r4, r0, r2
 8000380:	eb65 0203 	sbc.w	r2, r5, r3
 8000384:	2001      	movs	r0, #1
 8000386:	4617      	mov	r7, r2
 8000388:	2e00      	cmp	r6, #0
 800038a:	d0e2      	beq.n	8000352 <__udivmoddi4+0xa2>
 800038c:	e9c6 4700 	strd	r4, r7, [r6]
 8000390:	e7df      	b.n	8000352 <__udivmoddi4+0xa2>
 8000392:	b902      	cbnz	r2, 8000396 <__udivmoddi4+0xe6>
 8000394:	deff      	udf	#255	; 0xff
 8000396:	fab2 f382 	clz	r3, r2
 800039a:	2b00      	cmp	r3, #0
 800039c:	f040 8090 	bne.w	80004c0 <__udivmoddi4+0x210>
 80003a0:	1a8a      	subs	r2, r1, r2
 80003a2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003a6:	fa1f fe8c 	uxth.w	lr, ip
 80003aa:	2101      	movs	r1, #1
 80003ac:	fbb2 f5f7 	udiv	r5, r2, r7
 80003b0:	fb07 2015 	mls	r0, r7, r5, r2
 80003b4:	0c22      	lsrs	r2, r4, #16
 80003b6:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 80003ba:	fb0e f005 	mul.w	r0, lr, r5
 80003be:	4290      	cmp	r0, r2
 80003c0:	d908      	bls.n	80003d4 <__udivmoddi4+0x124>
 80003c2:	eb1c 0202 	adds.w	r2, ip, r2
 80003c6:	f105 38ff 	add.w	r8, r5, #4294967295
 80003ca:	d202      	bcs.n	80003d2 <__udivmoddi4+0x122>
 80003cc:	4290      	cmp	r0, r2
 80003ce:	f200 80cb 	bhi.w	8000568 <__udivmoddi4+0x2b8>
 80003d2:	4645      	mov	r5, r8
 80003d4:	1a12      	subs	r2, r2, r0
 80003d6:	b2a4      	uxth	r4, r4
 80003d8:	fbb2 f0f7 	udiv	r0, r2, r7
 80003dc:	fb07 2210 	mls	r2, r7, r0, r2
 80003e0:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80003e4:	fb0e fe00 	mul.w	lr, lr, r0
 80003e8:	45a6      	cmp	lr, r4
 80003ea:	d908      	bls.n	80003fe <__udivmoddi4+0x14e>
 80003ec:	eb1c 0404 	adds.w	r4, ip, r4
 80003f0:	f100 32ff 	add.w	r2, r0, #4294967295
 80003f4:	d202      	bcs.n	80003fc <__udivmoddi4+0x14c>
 80003f6:	45a6      	cmp	lr, r4
 80003f8:	f200 80bb 	bhi.w	8000572 <__udivmoddi4+0x2c2>
 80003fc:	4610      	mov	r0, r2
 80003fe:	eba4 040e 	sub.w	r4, r4, lr
 8000402:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000406:	e79f      	b.n	8000348 <__udivmoddi4+0x98>
 8000408:	f1c1 0720 	rsb	r7, r1, #32
 800040c:	408b      	lsls	r3, r1
 800040e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000412:	ea4c 0c03 	orr.w	ip, ip, r3
 8000416:	fa05 f401 	lsl.w	r4, r5, r1
 800041a:	fa20 f307 	lsr.w	r3, r0, r7
 800041e:	40fd      	lsrs	r5, r7
 8000420:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000424:	4323      	orrs	r3, r4
 8000426:	fbb5 f8f9 	udiv	r8, r5, r9
 800042a:	fa1f fe8c 	uxth.w	lr, ip
 800042e:	fb09 5518 	mls	r5, r9, r8, r5
 8000432:	0c1c      	lsrs	r4, r3, #16
 8000434:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000438:	fb08 f50e 	mul.w	r5, r8, lr
 800043c:	42a5      	cmp	r5, r4
 800043e:	fa02 f201 	lsl.w	r2, r2, r1
 8000442:	fa00 f001 	lsl.w	r0, r0, r1
 8000446:	d90b      	bls.n	8000460 <__udivmoddi4+0x1b0>
 8000448:	eb1c 0404 	adds.w	r4, ip, r4
 800044c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000450:	f080 8088 	bcs.w	8000564 <__udivmoddi4+0x2b4>
 8000454:	42a5      	cmp	r5, r4
 8000456:	f240 8085 	bls.w	8000564 <__udivmoddi4+0x2b4>
 800045a:	f1a8 0802 	sub.w	r8, r8, #2
 800045e:	4464      	add	r4, ip
 8000460:	1b64      	subs	r4, r4, r5
 8000462:	b29d      	uxth	r5, r3
 8000464:	fbb4 f3f9 	udiv	r3, r4, r9
 8000468:	fb09 4413 	mls	r4, r9, r3, r4
 800046c:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000470:	fb03 fe0e 	mul.w	lr, r3, lr
 8000474:	45a6      	cmp	lr, r4
 8000476:	d908      	bls.n	800048a <__udivmoddi4+0x1da>
 8000478:	eb1c 0404 	adds.w	r4, ip, r4
 800047c:	f103 35ff 	add.w	r5, r3, #4294967295
 8000480:	d26c      	bcs.n	800055c <__udivmoddi4+0x2ac>
 8000482:	45a6      	cmp	lr, r4
 8000484:	d96a      	bls.n	800055c <__udivmoddi4+0x2ac>
 8000486:	3b02      	subs	r3, #2
 8000488:	4464      	add	r4, ip
 800048a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800048e:	fba3 9502 	umull	r9, r5, r3, r2
 8000492:	eba4 040e 	sub.w	r4, r4, lr
 8000496:	42ac      	cmp	r4, r5
 8000498:	46c8      	mov	r8, r9
 800049a:	46ae      	mov	lr, r5
 800049c:	d356      	bcc.n	800054c <__udivmoddi4+0x29c>
 800049e:	d053      	beq.n	8000548 <__udivmoddi4+0x298>
 80004a0:	b156      	cbz	r6, 80004b8 <__udivmoddi4+0x208>
 80004a2:	ebb0 0208 	subs.w	r2, r0, r8
 80004a6:	eb64 040e 	sbc.w	r4, r4, lr
 80004aa:	fa04 f707 	lsl.w	r7, r4, r7
 80004ae:	40ca      	lsrs	r2, r1
 80004b0:	40cc      	lsrs	r4, r1
 80004b2:	4317      	orrs	r7, r2
 80004b4:	e9c6 7400 	strd	r7, r4, [r6]
 80004b8:	4618      	mov	r0, r3
 80004ba:	2100      	movs	r1, #0
 80004bc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004c0:	f1c3 0120 	rsb	r1, r3, #32
 80004c4:	fa02 fc03 	lsl.w	ip, r2, r3
 80004c8:	fa20 f201 	lsr.w	r2, r0, r1
 80004cc:	fa25 f101 	lsr.w	r1, r5, r1
 80004d0:	409d      	lsls	r5, r3
 80004d2:	432a      	orrs	r2, r5
 80004d4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004d8:	fa1f fe8c 	uxth.w	lr, ip
 80004dc:	fbb1 f0f7 	udiv	r0, r1, r7
 80004e0:	fb07 1510 	mls	r5, r7, r0, r1
 80004e4:	0c11      	lsrs	r1, r2, #16
 80004e6:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 80004ea:	fb00 f50e 	mul.w	r5, r0, lr
 80004ee:	428d      	cmp	r5, r1
 80004f0:	fa04 f403 	lsl.w	r4, r4, r3
 80004f4:	d908      	bls.n	8000508 <__udivmoddi4+0x258>
 80004f6:	eb1c 0101 	adds.w	r1, ip, r1
 80004fa:	f100 38ff 	add.w	r8, r0, #4294967295
 80004fe:	d22f      	bcs.n	8000560 <__udivmoddi4+0x2b0>
 8000500:	428d      	cmp	r5, r1
 8000502:	d92d      	bls.n	8000560 <__udivmoddi4+0x2b0>
 8000504:	3802      	subs	r0, #2
 8000506:	4461      	add	r1, ip
 8000508:	1b49      	subs	r1, r1, r5
 800050a:	b292      	uxth	r2, r2
 800050c:	fbb1 f5f7 	udiv	r5, r1, r7
 8000510:	fb07 1115 	mls	r1, r7, r5, r1
 8000514:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000518:	fb05 f10e 	mul.w	r1, r5, lr
 800051c:	4291      	cmp	r1, r2
 800051e:	d908      	bls.n	8000532 <__udivmoddi4+0x282>
 8000520:	eb1c 0202 	adds.w	r2, ip, r2
 8000524:	f105 38ff 	add.w	r8, r5, #4294967295
 8000528:	d216      	bcs.n	8000558 <__udivmoddi4+0x2a8>
 800052a:	4291      	cmp	r1, r2
 800052c:	d914      	bls.n	8000558 <__udivmoddi4+0x2a8>
 800052e:	3d02      	subs	r5, #2
 8000530:	4462      	add	r2, ip
 8000532:	1a52      	subs	r2, r2, r1
 8000534:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000538:	e738      	b.n	80003ac <__udivmoddi4+0xfc>
 800053a:	4631      	mov	r1, r6
 800053c:	4630      	mov	r0, r6
 800053e:	e708      	b.n	8000352 <__udivmoddi4+0xa2>
 8000540:	4639      	mov	r1, r7
 8000542:	e6e6      	b.n	8000312 <__udivmoddi4+0x62>
 8000544:	4610      	mov	r0, r2
 8000546:	e6fb      	b.n	8000340 <__udivmoddi4+0x90>
 8000548:	4548      	cmp	r0, r9
 800054a:	d2a9      	bcs.n	80004a0 <__udivmoddi4+0x1f0>
 800054c:	ebb9 0802 	subs.w	r8, r9, r2
 8000550:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000554:	3b01      	subs	r3, #1
 8000556:	e7a3      	b.n	80004a0 <__udivmoddi4+0x1f0>
 8000558:	4645      	mov	r5, r8
 800055a:	e7ea      	b.n	8000532 <__udivmoddi4+0x282>
 800055c:	462b      	mov	r3, r5
 800055e:	e794      	b.n	800048a <__udivmoddi4+0x1da>
 8000560:	4640      	mov	r0, r8
 8000562:	e7d1      	b.n	8000508 <__udivmoddi4+0x258>
 8000564:	46d0      	mov	r8, sl
 8000566:	e77b      	b.n	8000460 <__udivmoddi4+0x1b0>
 8000568:	3d02      	subs	r5, #2
 800056a:	4462      	add	r2, ip
 800056c:	e732      	b.n	80003d4 <__udivmoddi4+0x124>
 800056e:	4608      	mov	r0, r1
 8000570:	e70a      	b.n	8000388 <__udivmoddi4+0xd8>
 8000572:	4464      	add	r4, ip
 8000574:	3802      	subs	r0, #2
 8000576:	e742      	b.n	80003fe <__udivmoddi4+0x14e>

08000578 <__aeabi_idiv0>:
 8000578:	4770      	bx	lr
 800057a:	bf00      	nop

0800057c <delayms>:
float speed = 20.0; //mm/s
float extrude_speed = 10.0; //mm/s

bool extrusion_on = false;

void delayms(uint16_t ms){
 800057c:	b580      	push	{r7, lr}
 800057e:	b082      	sub	sp, #8
 8000580:	af00      	add	r7, sp, #0
 8000582:	4603      	mov	r3, r0
 8000584:	80fb      	strh	r3, [r7, #6]
  osDelay(ms);
 8000586:	88fb      	ldrh	r3, [r7, #6]
 8000588:	4618      	mov	r0, r3
 800058a:	f006 ffaf 	bl	80074ec <osDelay>
  //delayus(ms * 1000);
}
 800058e:	bf00      	nop
 8000590:	3708      	adds	r7, #8
 8000592:	46bd      	mov	sp, r7
 8000594:	bd80      	pop	{r7, pc}
	...

08000598 <delayus>:

void delayus(uint16_t us){
 8000598:	b580      	push	{r7, lr}
 800059a:	b082      	sub	sp, #8
 800059c:	af00      	add	r7, sp, #0
 800059e:	4603      	mov	r3, r0
 80005a0:	80fb      	strh	r3, [r7, #6]
  __HAL_TIM_SET_COUNTER(htime,0);  // set the counter value a 0
 80005a2:	4b0d      	ldr	r3, [pc, #52]	; (80005d8 <delayus+0x40>)
 80005a4:	681b      	ldr	r3, [r3, #0]
 80005a6:	681b      	ldr	r3, [r3, #0]
 80005a8:	2200      	movs	r2, #0
 80005aa:	625a      	str	r2, [r3, #36]	; 0x24
  HAL_TIM_Base_Start(htime);
 80005ac:	4b0a      	ldr	r3, [pc, #40]	; (80005d8 <delayus+0x40>)
 80005ae:	681b      	ldr	r3, [r3, #0]
 80005b0:	4618      	mov	r0, r3
 80005b2:	f003 f823 	bl	80035fc <HAL_TIM_Base_Start>
  while (__HAL_TIM_GET_COUNTER(htime) < us);
 80005b6:	bf00      	nop
 80005b8:	4b07      	ldr	r3, [pc, #28]	; (80005d8 <delayus+0x40>)
 80005ba:	681b      	ldr	r3, [r3, #0]
 80005bc:	681b      	ldr	r3, [r3, #0]
 80005be:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80005c0:	88fb      	ldrh	r3, [r7, #6]
 80005c2:	429a      	cmp	r2, r3
 80005c4:	d3f8      	bcc.n	80005b8 <delayus+0x20>
  HAL_TIM_Base_Stop(htime);// wait for the counter to reach the us input in the parameter
 80005c6:	4b04      	ldr	r3, [pc, #16]	; (80005d8 <delayus+0x40>)
 80005c8:	681b      	ldr	r3, [r3, #0]
 80005ca:	4618      	mov	r0, r3
 80005cc:	f003 f87e 	bl	80036cc <HAL_TIM_Base_Stop>
}
 80005d0:	bf00      	nop
 80005d2:	3708      	adds	r7, #8
 80005d4:	46bd      	mov	sp, r7
 80005d6:	bd80      	pop	{r7, pc}
 80005d8:	2000009c 	.word	0x2000009c

080005dc <motor_init>:

void motor_init(){
 80005dc:	b580      	push	{r7, lr}
 80005de:	af00      	add	r7, sp, #0
  //For some reason non-syncronus delay needed before synchronous delay will work.
  HAL_GPIO_WritePin(X_DIR_GPIO_Port, X_DIR_Pin, GPIO_PIN_SET);
 80005e0:	2201      	movs	r2, #1
 80005e2:	2110      	movs	r1, #16
 80005e4:	483a      	ldr	r0, [pc, #232]	; (80006d0 <motor_init+0xf4>)
 80005e6:	f001 fba5 	bl	8001d34 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(Y_DIR_GPIO_Port, Y_DIR_Pin, GPIO_PIN_SET);
 80005ea:	2201      	movs	r2, #1
 80005ec:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80005f0:	4837      	ldr	r0, [pc, #220]	; (80006d0 <motor_init+0xf4>)
 80005f2:	f001 fb9f 	bl	8001d34 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(Z_DIR_GPIO_Port, Z_DIR_Pin, GPIO_PIN_SET);
 80005f6:	2201      	movs	r2, #1
 80005f8:	f44f 7180 	mov.w	r1, #256	; 0x100
 80005fc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000600:	f001 fb98 	bl	8001d34 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(X_STEP_GPIO_Port, X_STEP_Pin, GPIO_PIN_SET);
 8000604:	2201      	movs	r2, #1
 8000606:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800060a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800060e:	f001 fb91 	bl	8001d34 <HAL_GPIO_WritePin>
  delayus(2);
 8000612:	2002      	movs	r0, #2
 8000614:	f7ff ffc0 	bl	8000598 <delayus>
  HAL_GPIO_WritePin(X_STEP_GPIO_Port, X_STEP_Pin, GPIO_PIN_RESET);
 8000618:	2200      	movs	r2, #0
 800061a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800061e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000622:	f001 fb87 	bl	8001d34 <HAL_GPIO_WritePin>
  delayus(1000000 / (Z_STEPS_PER_MM * extrude_speed));
 8000626:	4b2b      	ldr	r3, [pc, #172]	; (80006d4 <motor_init+0xf8>)
 8000628:	edd3 7a00 	vldr	s15, [r3]
 800062c:	ed9f 7a2a 	vldr	s14, [pc, #168]	; 80006d8 <motor_init+0xfc>
 8000630:	ee27 7a87 	vmul.f32	s14, s15, s14
 8000634:	eddf 6a29 	vldr	s13, [pc, #164]	; 80006dc <motor_init+0x100>
 8000638:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800063c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000640:	ee17 3a90 	vmov	r3, s15
 8000644:	b29b      	uxth	r3, r3
 8000646:	4618      	mov	r0, r3
 8000648:	f7ff ffa6 	bl	8000598 <delayus>
  HAL_GPIO_WritePin(Y_STEP_GPIO_Port, Y_STEP_Pin, GPIO_PIN_SET);
 800064c:	2201      	movs	r2, #1
 800064e:	2108      	movs	r1, #8
 8000650:	481f      	ldr	r0, [pc, #124]	; (80006d0 <motor_init+0xf4>)
 8000652:	f001 fb6f 	bl	8001d34 <HAL_GPIO_WritePin>
  delayus(2);
 8000656:	2002      	movs	r0, #2
 8000658:	f7ff ff9e 	bl	8000598 <delayus>
  HAL_GPIO_WritePin(Y_STEP_GPIO_Port, Y_STEP_Pin, GPIO_PIN_RESET);
 800065c:	2200      	movs	r2, #0
 800065e:	2108      	movs	r1, #8
 8000660:	481b      	ldr	r0, [pc, #108]	; (80006d0 <motor_init+0xf4>)
 8000662:	f001 fb67 	bl	8001d34 <HAL_GPIO_WritePin>
  delayus(1000000 / (Z_STEPS_PER_MM * extrude_speed));
 8000666:	4b1b      	ldr	r3, [pc, #108]	; (80006d4 <motor_init+0xf8>)
 8000668:	edd3 7a00 	vldr	s15, [r3]
 800066c:	ed9f 7a1a 	vldr	s14, [pc, #104]	; 80006d8 <motor_init+0xfc>
 8000670:	ee27 7a87 	vmul.f32	s14, s15, s14
 8000674:	eddf 6a19 	vldr	s13, [pc, #100]	; 80006dc <motor_init+0x100>
 8000678:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800067c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000680:	ee17 3a90 	vmov	r3, s15
 8000684:	b29b      	uxth	r3, r3
 8000686:	4618      	mov	r0, r3
 8000688:	f7ff ff86 	bl	8000598 <delayus>
  HAL_GPIO_WritePin(Z_STEP_GPIO_Port, Z_STEP_Pin, GPIO_PIN_SET);
 800068c:	2201      	movs	r2, #1
 800068e:	2120      	movs	r1, #32
 8000690:	480f      	ldr	r0, [pc, #60]	; (80006d0 <motor_init+0xf4>)
 8000692:	f001 fb4f 	bl	8001d34 <HAL_GPIO_WritePin>
  delayus(2);
 8000696:	2002      	movs	r0, #2
 8000698:	f7ff ff7e 	bl	8000598 <delayus>
  HAL_GPIO_WritePin(Z_STEP_GPIO_Port, Z_STEP_Pin, GPIO_PIN_RESET);
 800069c:	2200      	movs	r2, #0
 800069e:	2120      	movs	r1, #32
 80006a0:	480b      	ldr	r0, [pc, #44]	; (80006d0 <motor_init+0xf4>)
 80006a2:	f001 fb47 	bl	8001d34 <HAL_GPIO_WritePin>
  delayus(1000000 / (Z_STEPS_PER_MM * extrude_speed));
 80006a6:	4b0b      	ldr	r3, [pc, #44]	; (80006d4 <motor_init+0xf8>)
 80006a8:	edd3 7a00 	vldr	s15, [r3]
 80006ac:	ed9f 7a0a 	vldr	s14, [pc, #40]	; 80006d8 <motor_init+0xfc>
 80006b0:	ee27 7a87 	vmul.f32	s14, s15, s14
 80006b4:	eddf 6a09 	vldr	s13, [pc, #36]	; 80006dc <motor_init+0x100>
 80006b8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80006bc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80006c0:	ee17 3a90 	vmov	r3, s15
 80006c4:	b29b      	uxth	r3, r3
 80006c6:	4618      	mov	r0, r3
 80006c8:	f7ff ff66 	bl	8000598 <delayus>
}
 80006cc:	bf00      	nop
 80006ce:	bd80      	pop	{r7, pc}
 80006d0:	48000400 	.word	0x48000400
 80006d4:	20000004 	.word	0x20000004
 80006d8:	42480000 	.word	0x42480000
 80006dc:	49742400 	.word	0x49742400

080006e0 <set_timer>:

void set_timer(TIM_HandleTypeDef *htim){
 80006e0:	b480      	push	{r7}
 80006e2:	b083      	sub	sp, #12
 80006e4:	af00      	add	r7, sp, #0
 80006e6:	6078      	str	r0, [r7, #4]
  htime = htim;
 80006e8:	4a04      	ldr	r2, [pc, #16]	; (80006fc <set_timer+0x1c>)
 80006ea:	687b      	ldr	r3, [r7, #4]
 80006ec:	6013      	str	r3, [r2, #0]
}
 80006ee:	bf00      	nop
 80006f0:	370c      	adds	r7, #12
 80006f2:	46bd      	mov	sp, r7
 80006f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006f8:	4770      	bx	lr
 80006fa:	bf00      	nop
 80006fc:	2000009c 	.word	0x2000009c

08000700 <set_speed>:

void set_speed(float new_speed){
 8000700:	b480      	push	{r7}
 8000702:	b083      	sub	sp, #12
 8000704:	af00      	add	r7, sp, #0
 8000706:	ed87 0a01 	vstr	s0, [r7, #4]
  speed = new_speed;
 800070a:	4a04      	ldr	r2, [pc, #16]	; (800071c <set_speed+0x1c>)
 800070c:	687b      	ldr	r3, [r7, #4]
 800070e:	6013      	str	r3, [r2, #0]
}
 8000710:	bf00      	nop
 8000712:	370c      	adds	r7, #12
 8000714:	46bd      	mov	sp, r7
 8000716:	f85d 7b04 	ldr.w	r7, [sp], #4
 800071a:	4770      	bx	lr
 800071c:	20000000 	.word	0x20000000

08000720 <move>:

void move(float x, float y){
 8000720:	b580      	push	{r7, lr}
 8000722:	b08a      	sub	sp, #40	; 0x28
 8000724:	af00      	add	r7, sp, #0
 8000726:	ed87 0a01 	vstr	s0, [r7, #4]
 800072a:	edc7 0a00 	vstr	s1, [r7]
  int x_steps = (x - current_x) * X_STEPS_PER_MM;
 800072e:	4b71      	ldr	r3, [pc, #452]	; (80008f4 <move+0x1d4>)
 8000730:	edd3 7a00 	vldr	s15, [r3]
 8000734:	ed97 7a01 	vldr	s14, [r7, #4]
 8000738:	ee77 7a67 	vsub.f32	s15, s14, s15
 800073c:	eeb3 7a04 	vmov.f32	s14, #52	; 0x41a00000  20.0
 8000740:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000744:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000748:	ee17 3a90 	vmov	r3, s15
 800074c:	627b      	str	r3, [r7, #36]	; 0x24
  int y_steps = (y - current_y) * Y_STEPS_PER_MM;
 800074e:	4b6a      	ldr	r3, [pc, #424]	; (80008f8 <move+0x1d8>)
 8000750:	edd3 7a00 	vldr	s15, [r3]
 8000754:	ed97 7a00 	vldr	s14, [r7]
 8000758:	ee77 7a67 	vsub.f32	s15, s14, s15
 800075c:	eeb3 7a04 	vmov.f32	s14, #52	; 0x41a00000  20.0
 8000760:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000764:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000768:	ee17 3a90 	vmov	r3, s15
 800076c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_WritePin(X_DIR_GPIO_Port, X_DIR_Pin, GPIO_PIN_RESET);
 800076e:	2200      	movs	r2, #0
 8000770:	2110      	movs	r1, #16
 8000772:	4862      	ldr	r0, [pc, #392]	; (80008fc <move+0x1dc>)
 8000774:	f001 fade 	bl	8001d34 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(Y_DIR_GPIO_Port, Y_DIR_Pin, GPIO_PIN_RESET);
 8000778:	2200      	movs	r2, #0
 800077a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800077e:	485f      	ldr	r0, [pc, #380]	; (80008fc <move+0x1dc>)
 8000780:	f001 fad8 	bl	8001d34 <HAL_GPIO_WritePin>
  if(x_steps < 0){
 8000784:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000786:	2b00      	cmp	r3, #0
 8000788:	da07      	bge.n	800079a <move+0x7a>
    HAL_GPIO_WritePin(X_DIR_GPIO_Port, X_DIR_Pin, GPIO_PIN_SET);
 800078a:	2201      	movs	r2, #1
 800078c:	2110      	movs	r1, #16
 800078e:	485b      	ldr	r0, [pc, #364]	; (80008fc <move+0x1dc>)
 8000790:	f001 fad0 	bl	8001d34 <HAL_GPIO_WritePin>
    x_steps *= -1;
 8000794:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000796:	425b      	negs	r3, r3
 8000798:	627b      	str	r3, [r7, #36]	; 0x24
  }
  if(y_steps < 0){
 800079a:	6a3b      	ldr	r3, [r7, #32]
 800079c:	2b00      	cmp	r3, #0
 800079e:	da08      	bge.n	80007b2 <move+0x92>
    HAL_GPIO_WritePin(Y_DIR_GPIO_Port, Y_DIR_Pin, GPIO_PIN_SET);
 80007a0:	2201      	movs	r2, #1
 80007a2:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80007a6:	4855      	ldr	r0, [pc, #340]	; (80008fc <move+0x1dc>)
 80007a8:	f001 fac4 	bl	8001d34 <HAL_GPIO_WritePin>
    y_steps *= -1;
 80007ac:	6a3b      	ldr	r3, [r7, #32]
 80007ae:	425b      	negs	r3, r3
 80007b0:	623b      	str	r3, [r7, #32]
  }

  int max_steps = x_steps;
 80007b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80007b4:	61fb      	str	r3, [r7, #28]
  if(y_steps > x_steps){
 80007b6:	6a3a      	ldr	r2, [r7, #32]
 80007b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80007ba:	429a      	cmp	r2, r3
 80007bc:	dd01      	ble.n	80007c2 <move+0xa2>
    max_steps = y_steps;
 80007be:	6a3b      	ldr	r3, [r7, #32]
 80007c0:	61fb      	str	r3, [r7, #28]
  }

  int x_step_ratio = max_steps / x_steps;
 80007c2:	69fa      	ldr	r2, [r7, #28]
 80007c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80007c6:	fb92 f3f3 	sdiv	r3, r2, r3
 80007ca:	60fb      	str	r3, [r7, #12]
  int y_step_ratio = max_steps / y_steps;
 80007cc:	69fa      	ldr	r2, [r7, #28]
 80007ce:	6a3b      	ldr	r3, [r7, #32]
 80007d0:	fb92 f3f3 	sdiv	r3, r2, r3
 80007d4:	60bb      	str	r3, [r7, #8]

  int x_taken = 0;
 80007d6:	2300      	movs	r3, #0
 80007d8:	61bb      	str	r3, [r7, #24]
  int y_taken = 0;
 80007da:	2300      	movs	r3, #0
 80007dc:	617b      	str	r3, [r7, #20]

  for(int i = 0; i < max_steps; i++){
 80007de:	2300      	movs	r3, #0
 80007e0:	613b      	str	r3, [r7, #16]
 80007e2:	e04a      	b.n	800087a <move+0x15a>
    if(i % x_step_ratio == 0){
 80007e4:	693b      	ldr	r3, [r7, #16]
 80007e6:	68fa      	ldr	r2, [r7, #12]
 80007e8:	fb93 f2f2 	sdiv	r2, r3, r2
 80007ec:	68f9      	ldr	r1, [r7, #12]
 80007ee:	fb01 f202 	mul.w	r2, r1, r2
 80007f2:	1a9b      	subs	r3, r3, r2
 80007f4:	2b00      	cmp	r3, #0
 80007f6:	d109      	bne.n	800080c <move+0xec>
      HAL_GPIO_WritePin(X_STEP_GPIO_Port, X_STEP_Pin, GPIO_PIN_SET);
 80007f8:	2201      	movs	r2, #1
 80007fa:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80007fe:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000802:	f001 fa97 	bl	8001d34 <HAL_GPIO_WritePin>
      x_taken++;
 8000806:	69bb      	ldr	r3, [r7, #24]
 8000808:	3301      	adds	r3, #1
 800080a:	61bb      	str	r3, [r7, #24]
    }
    if(i % y_step_ratio == 0){
 800080c:	693b      	ldr	r3, [r7, #16]
 800080e:	68ba      	ldr	r2, [r7, #8]
 8000810:	fb93 f2f2 	sdiv	r2, r3, r2
 8000814:	68b9      	ldr	r1, [r7, #8]
 8000816:	fb01 f202 	mul.w	r2, r1, r2
 800081a:	1a9b      	subs	r3, r3, r2
 800081c:	2b00      	cmp	r3, #0
 800081e:	d107      	bne.n	8000830 <move+0x110>
      HAL_GPIO_WritePin(Y_STEP_GPIO_Port, Y_STEP_Pin, GPIO_PIN_SET);
 8000820:	2201      	movs	r2, #1
 8000822:	2108      	movs	r1, #8
 8000824:	4835      	ldr	r0, [pc, #212]	; (80008fc <move+0x1dc>)
 8000826:	f001 fa85 	bl	8001d34 <HAL_GPIO_WritePin>
      y_taken++;
 800082a:	697b      	ldr	r3, [r7, #20]
 800082c:	3301      	adds	r3, #1
 800082e:	617b      	str	r3, [r7, #20]
    }
    delayms(2);
 8000830:	2002      	movs	r0, #2
 8000832:	f7ff fea3 	bl	800057c <delayms>
    HAL_GPIO_WritePin(X_STEP_GPIO_Port, X_STEP_Pin, GPIO_PIN_RESET);
 8000836:	2200      	movs	r2, #0
 8000838:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800083c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000840:	f001 fa78 	bl	8001d34 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(Y_STEP_GPIO_Port, Y_STEP_Pin, GPIO_PIN_RESET);
 8000844:	2200      	movs	r2, #0
 8000846:	2108      	movs	r1, #8
 8000848:	482c      	ldr	r0, [pc, #176]	; (80008fc <move+0x1dc>)
 800084a:	f001 fa73 	bl	8001d34 <HAL_GPIO_WritePin>
    delayms(1000 / (X_STEPS_PER_MM * speed)); // 1000000us/1s / (step/mm * mm/s)
 800084e:	4b2c      	ldr	r3, [pc, #176]	; (8000900 <move+0x1e0>)
 8000850:	edd3 7a00 	vldr	s15, [r3]
 8000854:	eeb3 7a04 	vmov.f32	s14, #52	; 0x41a00000  20.0
 8000858:	ee27 7a87 	vmul.f32	s14, s15, s14
 800085c:	eddf 6a29 	vldr	s13, [pc, #164]	; 8000904 <move+0x1e4>
 8000860:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000864:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000868:	ee17 3a90 	vmov	r3, s15
 800086c:	b29b      	uxth	r3, r3
 800086e:	4618      	mov	r0, r3
 8000870:	f7ff fe84 	bl	800057c <delayms>
  for(int i = 0; i < max_steps; i++){
 8000874:	693b      	ldr	r3, [r7, #16]
 8000876:	3301      	adds	r3, #1
 8000878:	613b      	str	r3, [r7, #16]
 800087a:	693a      	ldr	r2, [r7, #16]
 800087c:	69fb      	ldr	r3, [r7, #28]
 800087e:	429a      	cmp	r2, r3
 8000880:	dbb0      	blt.n	80007e4 <move+0xc4>
  }

  while (x_steps > x_taken){
 8000882:	e013      	b.n	80008ac <move+0x18c>
    HAL_GPIO_WritePin(X_STEP_GPIO_Port, X_STEP_Pin, GPIO_PIN_SET);
 8000884:	2201      	movs	r2, #1
 8000886:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800088a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800088e:	f001 fa51 	bl	8001d34 <HAL_GPIO_WritePin>
    delayms(2);
 8000892:	2002      	movs	r0, #2
 8000894:	f7ff fe72 	bl	800057c <delayms>
    HAL_GPIO_WritePin(X_STEP_GPIO_Port, X_STEP_Pin, GPIO_PIN_RESET);
 8000898:	2200      	movs	r2, #0
 800089a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800089e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80008a2:	f001 fa47 	bl	8001d34 <HAL_GPIO_WritePin>
    x_taken++;
 80008a6:	69bb      	ldr	r3, [r7, #24]
 80008a8:	3301      	adds	r3, #1
 80008aa:	61bb      	str	r3, [r7, #24]
  while (x_steps > x_taken){
 80008ac:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80008ae:	69bb      	ldr	r3, [r7, #24]
 80008b0:	429a      	cmp	r2, r3
 80008b2:	dce7      	bgt.n	8000884 <move+0x164>
  }
  while (y_steps > y_taken){
 80008b4:	e00f      	b.n	80008d6 <move+0x1b6>
    HAL_GPIO_WritePin(Y_STEP_GPIO_Port, Y_STEP_Pin, GPIO_PIN_SET);
 80008b6:	2201      	movs	r2, #1
 80008b8:	2108      	movs	r1, #8
 80008ba:	4810      	ldr	r0, [pc, #64]	; (80008fc <move+0x1dc>)
 80008bc:	f001 fa3a 	bl	8001d34 <HAL_GPIO_WritePin>
    delayms(2);
 80008c0:	2002      	movs	r0, #2
 80008c2:	f7ff fe5b 	bl	800057c <delayms>
    HAL_GPIO_WritePin(Y_STEP_GPIO_Port, Y_STEP_Pin, GPIO_PIN_RESET);
 80008c6:	2200      	movs	r2, #0
 80008c8:	2108      	movs	r1, #8
 80008ca:	480c      	ldr	r0, [pc, #48]	; (80008fc <move+0x1dc>)
 80008cc:	f001 fa32 	bl	8001d34 <HAL_GPIO_WritePin>
    y_taken++;
 80008d0:	697b      	ldr	r3, [r7, #20]
 80008d2:	3301      	adds	r3, #1
 80008d4:	617b      	str	r3, [r7, #20]
  while (y_steps > y_taken){
 80008d6:	6a3a      	ldr	r2, [r7, #32]
 80008d8:	697b      	ldr	r3, [r7, #20]
 80008da:	429a      	cmp	r2, r3
 80008dc:	dceb      	bgt.n	80008b6 <move+0x196>
  }
  current_x = x;
 80008de:	4a05      	ldr	r2, [pc, #20]	; (80008f4 <move+0x1d4>)
 80008e0:	687b      	ldr	r3, [r7, #4]
 80008e2:	6013      	str	r3, [r2, #0]
  current_y = y;
 80008e4:	4a04      	ldr	r2, [pc, #16]	; (80008f8 <move+0x1d8>)
 80008e6:	683b      	ldr	r3, [r7, #0]
 80008e8:	6013      	str	r3, [r2, #0]
}
 80008ea:	bf00      	nop
 80008ec:	3728      	adds	r7, #40	; 0x28
 80008ee:	46bd      	mov	sp, r7
 80008f0:	bd80      	pop	{r7, pc}
 80008f2:	bf00      	nop
 80008f4:	200000a0 	.word	0x200000a0
 80008f8:	200000a4 	.word	0x200000a4
 80008fc:	48000400 	.word	0x48000400
 8000900:	20000000 	.word	0x20000000
 8000904:	447a0000 	.word	0x447a0000

08000908 <home>:

void home() {
 8000908:	b580      	push	{r7, lr}
 800090a:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(X_DIR_GPIO_Port, X_DIR_Pin, GPIO_PIN_SET);
 800090c:	2201      	movs	r2, #1
 800090e:	2110      	movs	r1, #16
 8000910:	4859      	ldr	r0, [pc, #356]	; (8000a78 <home+0x170>)
 8000912:	f001 fa0f 	bl	8001d34 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(Y_DIR_GPIO_Port, Y_DIR_Pin, GPIO_PIN_SET);
 8000916:	2201      	movs	r2, #1
 8000918:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800091c:	4856      	ldr	r0, [pc, #344]	; (8000a78 <home+0x170>)
 800091e:	f001 fa09 	bl	8001d34 <HAL_GPIO_WritePin>
  //move fast until limit switch hit
  while(!HAL_GPIO_ReadPin(X_STOP_GPIO_Port, X_STOP_Pin)){
 8000922:	e023      	b.n	800096c <home+0x64>
    HAL_GPIO_WritePin(X_STEP_GPIO_Port, X_STEP_Pin, GPIO_PIN_SET);
 8000924:	2201      	movs	r2, #1
 8000926:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800092a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800092e:	f001 fa01 	bl	8001d34 <HAL_GPIO_WritePin>
    delayms(2);
 8000932:	2002      	movs	r0, #2
 8000934:	f7ff fe22 	bl	800057c <delayms>
    HAL_GPIO_WritePin(X_STEP_GPIO_Port, X_STEP_Pin, GPIO_PIN_RESET);
 8000938:	2200      	movs	r2, #0
 800093a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800093e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000942:	f001 f9f7 	bl	8001d34 <HAL_GPIO_WritePin>
    delayms(1000 / (X_STEPS_PER_MM * speed));
 8000946:	4b4d      	ldr	r3, [pc, #308]	; (8000a7c <home+0x174>)
 8000948:	edd3 7a00 	vldr	s15, [r3]
 800094c:	eeb3 7a04 	vmov.f32	s14, #52	; 0x41a00000  20.0
 8000950:	ee27 7a87 	vmul.f32	s14, s15, s14
 8000954:	eddf 6a4a 	vldr	s13, [pc, #296]	; 8000a80 <home+0x178>
 8000958:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800095c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000960:	ee17 3a90 	vmov	r3, s15
 8000964:	b29b      	uxth	r3, r3
 8000966:	4618      	mov	r0, r3
 8000968:	f7ff fe08 	bl	800057c <delayms>
  while(!HAL_GPIO_ReadPin(X_STOP_GPIO_Port, X_STOP_Pin)){
 800096c:	2180      	movs	r1, #128	; 0x80
 800096e:	4845      	ldr	r0, [pc, #276]	; (8000a84 <home+0x17c>)
 8000970:	f001 f9c8 	bl	8001d04 <HAL_GPIO_ReadPin>
 8000974:	4603      	mov	r3, r0
 8000976:	2b00      	cmp	r3, #0
 8000978:	d0d4      	beq.n	8000924 <home+0x1c>
  }
  while(!HAL_GPIO_ReadPin(Y_STOP_GPIO_Port, Y_STOP_Pin)){
 800097a:	e01f      	b.n	80009bc <home+0xb4>
    HAL_GPIO_WritePin(Y_STEP_GPIO_Port, Y_STEP_Pin, GPIO_PIN_SET);
 800097c:	2201      	movs	r2, #1
 800097e:	2108      	movs	r1, #8
 8000980:	483d      	ldr	r0, [pc, #244]	; (8000a78 <home+0x170>)
 8000982:	f001 f9d7 	bl	8001d34 <HAL_GPIO_WritePin>
    delayms(2);
 8000986:	2002      	movs	r0, #2
 8000988:	f7ff fdf8 	bl	800057c <delayms>
    HAL_GPIO_WritePin(Y_STEP_GPIO_Port, Y_STEP_Pin, GPIO_PIN_RESET);
 800098c:	2200      	movs	r2, #0
 800098e:	2108      	movs	r1, #8
 8000990:	4839      	ldr	r0, [pc, #228]	; (8000a78 <home+0x170>)
 8000992:	f001 f9cf 	bl	8001d34 <HAL_GPIO_WritePin>
    delayms(1000 / (X_STEPS_PER_MM * speed));
 8000996:	4b39      	ldr	r3, [pc, #228]	; (8000a7c <home+0x174>)
 8000998:	edd3 7a00 	vldr	s15, [r3]
 800099c:	eeb3 7a04 	vmov.f32	s14, #52	; 0x41a00000  20.0
 80009a0:	ee27 7a87 	vmul.f32	s14, s15, s14
 80009a4:	eddf 6a36 	vldr	s13, [pc, #216]	; 8000a80 <home+0x178>
 80009a8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80009ac:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80009b0:	ee17 3a90 	vmov	r3, s15
 80009b4:	b29b      	uxth	r3, r3
 80009b6:	4618      	mov	r0, r3
 80009b8:	f7ff fde0 	bl	800057c <delayms>
  while(!HAL_GPIO_ReadPin(Y_STOP_GPIO_Port, Y_STOP_Pin)){
 80009bc:	2140      	movs	r1, #64	; 0x40
 80009be:	482e      	ldr	r0, [pc, #184]	; (8000a78 <home+0x170>)
 80009c0:	f001 f9a0 	bl	8001d04 <HAL_GPIO_ReadPin>
 80009c4:	4603      	mov	r3, r0
 80009c6:	2b00      	cmp	r3, #0
 80009c8:	d0d8      	beq.n	800097c <home+0x74>
  }

  current_x = 0;
 80009ca:	4b2f      	ldr	r3, [pc, #188]	; (8000a88 <home+0x180>)
 80009cc:	f04f 0200 	mov.w	r2, #0
 80009d0:	601a      	str	r2, [r3, #0]
  current_y = 0;
 80009d2:	4b2e      	ldr	r3, [pc, #184]	; (8000a8c <home+0x184>)
 80009d4:	f04f 0200 	mov.w	r2, #0
 80009d8:	601a      	str	r2, [r3, #0]

  //move away from limit switch by small distance
  move(10,10);
 80009da:	eef2 0a04 	vmov.f32	s1, #36	; 0x41200000  10.0
 80009de:	eeb2 0a04 	vmov.f32	s0, #36	; 0x41200000  10.0
 80009e2:	f7ff fe9d 	bl	8000720 <move>

  //move slow towards limit switch
  HAL_GPIO_WritePin(X_DIR_GPIO_Port, X_DIR_Pin, GPIO_PIN_SET);
 80009e6:	2201      	movs	r2, #1
 80009e8:	2110      	movs	r1, #16
 80009ea:	4823      	ldr	r0, [pc, #140]	; (8000a78 <home+0x170>)
 80009ec:	f001 f9a2 	bl	8001d34 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(Y_DIR_GPIO_Port, Y_DIR_Pin, GPIO_PIN_SET);
 80009f0:	2201      	movs	r2, #1
 80009f2:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80009f6:	4820      	ldr	r0, [pc, #128]	; (8000a78 <home+0x170>)
 80009f8:	f001 f99c 	bl	8001d34 <HAL_GPIO_WritePin>
  //move fast until limit switch hit
  while(!HAL_GPIO_ReadPin(X_STOP_GPIO_Port, X_STOP_Pin)){
 80009fc:	e013      	b.n	8000a26 <home+0x11e>
    HAL_GPIO_WritePin(X_STEP_GPIO_Port, X_STEP_Pin, GPIO_PIN_SET);
 80009fe:	2201      	movs	r2, #1
 8000a00:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000a04:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000a08:	f001 f994 	bl	8001d34 <HAL_GPIO_WritePin>
    delayus(2);
 8000a0c:	2002      	movs	r0, #2
 8000a0e:	f7ff fdc3 	bl	8000598 <delayus>
    HAL_GPIO_WritePin(X_STEP_GPIO_Port, X_STEP_Pin, GPIO_PIN_RESET);
 8000a12:	2200      	movs	r2, #0
 8000a14:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000a18:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000a1c:	f001 f98a 	bl	8001d34 <HAL_GPIO_WritePin>
    delayms(1000 / (X_STEPS_PER_MM * 10));
 8000a20:	2005      	movs	r0, #5
 8000a22:	f7ff fdab 	bl	800057c <delayms>
  while(!HAL_GPIO_ReadPin(X_STOP_GPIO_Port, X_STOP_Pin)){
 8000a26:	2180      	movs	r1, #128	; 0x80
 8000a28:	4816      	ldr	r0, [pc, #88]	; (8000a84 <home+0x17c>)
 8000a2a:	f001 f96b 	bl	8001d04 <HAL_GPIO_ReadPin>
 8000a2e:	4603      	mov	r3, r0
 8000a30:	2b00      	cmp	r3, #0
 8000a32:	d0e4      	beq.n	80009fe <home+0xf6>
  }
  while(!HAL_GPIO_ReadPin(Y_STOP_GPIO_Port, Y_STOP_Pin)){
 8000a34:	e00f      	b.n	8000a56 <home+0x14e>
    HAL_GPIO_WritePin(Y_STEP_GPIO_Port, Y_STEP_Pin, GPIO_PIN_SET);
 8000a36:	2201      	movs	r2, #1
 8000a38:	2108      	movs	r1, #8
 8000a3a:	480f      	ldr	r0, [pc, #60]	; (8000a78 <home+0x170>)
 8000a3c:	f001 f97a 	bl	8001d34 <HAL_GPIO_WritePin>
    delayus(2);
 8000a40:	2002      	movs	r0, #2
 8000a42:	f7ff fda9 	bl	8000598 <delayus>
    HAL_GPIO_WritePin(Y_STEP_GPIO_Port, Y_STEP_Pin, GPIO_PIN_RESET);
 8000a46:	2200      	movs	r2, #0
 8000a48:	2108      	movs	r1, #8
 8000a4a:	480b      	ldr	r0, [pc, #44]	; (8000a78 <home+0x170>)
 8000a4c:	f001 f972 	bl	8001d34 <HAL_GPIO_WritePin>
    delayms(1000 / (X_STEPS_PER_MM * 10));
 8000a50:	2005      	movs	r0, #5
 8000a52:	f7ff fd93 	bl	800057c <delayms>
  while(!HAL_GPIO_ReadPin(Y_STOP_GPIO_Port, Y_STOP_Pin)){
 8000a56:	2140      	movs	r1, #64	; 0x40
 8000a58:	4807      	ldr	r0, [pc, #28]	; (8000a78 <home+0x170>)
 8000a5a:	f001 f953 	bl	8001d04 <HAL_GPIO_ReadPin>
 8000a5e:	4603      	mov	r3, r0
 8000a60:	2b00      	cmp	r3, #0
 8000a62:	d0e8      	beq.n	8000a36 <home+0x12e>
  }

  current_x = 0;
 8000a64:	4b08      	ldr	r3, [pc, #32]	; (8000a88 <home+0x180>)
 8000a66:	f04f 0200 	mov.w	r2, #0
 8000a6a:	601a      	str	r2, [r3, #0]
  current_y = 0;
 8000a6c:	4b07      	ldr	r3, [pc, #28]	; (8000a8c <home+0x184>)
 8000a6e:	f04f 0200 	mov.w	r2, #0
 8000a72:	601a      	str	r2, [r3, #0]
}
 8000a74:	bf00      	nop
 8000a76:	bd80      	pop	{r7, pc}
 8000a78:	48000400 	.word	0x48000400
 8000a7c:	20000000 	.word	0x20000000
 8000a80:	447a0000 	.word	0x447a0000
 8000a84:	48000800 	.word	0x48000800
 8000a88:	200000a0 	.word	0x200000a0
 8000a8c:	200000a4 	.word	0x200000a4

08000a90 <start_extrusion>:

void start_extrusion(){
 8000a90:	b480      	push	{r7}
 8000a92:	af00      	add	r7, sp, #0
  extrusion_on = true;
 8000a94:	4b03      	ldr	r3, [pc, #12]	; (8000aa4 <start_extrusion+0x14>)
 8000a96:	2201      	movs	r2, #1
 8000a98:	701a      	strb	r2, [r3, #0]
}
 8000a9a:	bf00      	nop
 8000a9c:	46bd      	mov	sp, r7
 8000a9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000aa2:	4770      	bx	lr
 8000aa4:	200000a8 	.word	0x200000a8

08000aa8 <stop_extrusion>:

void stop_extrusion(){
 8000aa8:	b480      	push	{r7}
 8000aaa:	af00      	add	r7, sp, #0
  extrusion_on = false;
 8000aac:	4b03      	ldr	r3, [pc, #12]	; (8000abc <stop_extrusion+0x14>)
 8000aae:	2200      	movs	r2, #0
 8000ab0:	701a      	strb	r2, [r3, #0]
}
 8000ab2:	bf00      	nop
 8000ab4:	46bd      	mov	sp, r7
 8000ab6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000aba:	4770      	bx	lr
 8000abc:	200000a8 	.word	0x200000a8

08000ac0 <extrude>:

void extrude(){
 8000ac0:	b580      	push	{r7, lr}
 8000ac2:	af00      	add	r7, sp, #0
  if(extrusion_on){
 8000ac4:	4b12      	ldr	r3, [pc, #72]	; (8000b10 <extrude+0x50>)
 8000ac6:	781b      	ldrb	r3, [r3, #0]
 8000ac8:	2b00      	cmp	r3, #0
 8000aca:	d01f      	beq.n	8000b0c <extrude+0x4c>
    HAL_GPIO_WritePin(Z_STEP_GPIO_Port, Z_STEP_Pin, GPIO_PIN_SET);
 8000acc:	2201      	movs	r2, #1
 8000ace:	2120      	movs	r1, #32
 8000ad0:	4810      	ldr	r0, [pc, #64]	; (8000b14 <extrude+0x54>)
 8000ad2:	f001 f92f 	bl	8001d34 <HAL_GPIO_WritePin>
    delayus(2);
 8000ad6:	2002      	movs	r0, #2
 8000ad8:	f7ff fd5e 	bl	8000598 <delayus>
    HAL_GPIO_WritePin(Z_STEP_GPIO_Port, Z_STEP_Pin, GPIO_PIN_RESET);
 8000adc:	2200      	movs	r2, #0
 8000ade:	2120      	movs	r1, #32
 8000ae0:	480c      	ldr	r0, [pc, #48]	; (8000b14 <extrude+0x54>)
 8000ae2:	f001 f927 	bl	8001d34 <HAL_GPIO_WritePin>
    delayms(1000 / (Z_STEPS_PER_MM * extrude_speed));
 8000ae6:	4b0c      	ldr	r3, [pc, #48]	; (8000b18 <extrude+0x58>)
 8000ae8:	edd3 7a00 	vldr	s15, [r3]
 8000aec:	ed9f 7a0b 	vldr	s14, [pc, #44]	; 8000b1c <extrude+0x5c>
 8000af0:	ee27 7a87 	vmul.f32	s14, s15, s14
 8000af4:	eddf 6a0a 	vldr	s13, [pc, #40]	; 8000b20 <extrude+0x60>
 8000af8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000afc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000b00:	ee17 3a90 	vmov	r3, s15
 8000b04:	b29b      	uxth	r3, r3
 8000b06:	4618      	mov	r0, r3
 8000b08:	f7ff fd38 	bl	800057c <delayms>
  }
}
 8000b0c:	bf00      	nop
 8000b0e:	bd80      	pop	{r7, pc}
 8000b10:	200000a8 	.word	0x200000a8
 8000b14:	48000400 	.word	0x48000400
 8000b18:	20000004 	.word	0x20000004
 8000b1c:	42480000 	.word	0x42480000
 8000b20:	447a0000 	.word	0x447a0000

08000b24 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000b24:	b580      	push	{r7, lr}
 8000b26:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000b28:	f000 fdfc 	bl	8001724 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000b2c:	f000 f876 	bl	8000c1c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000b30:	f000 f988 	bl	8000e44 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000b34:	f000 f956 	bl	8000de4 <MX_USART2_UART_Init>
  MX_TIM1_Init();
 8000b38:	f000 f900 	bl	8000d3c <MX_TIM1_Init>
  MX_SPI1_Init();
 8000b3c:	f000 f8c0 	bl	8000cc0 <MX_SPI1_Init>
  MX_FATFS_Init();
 8000b40:	f003 ffd0 	bl	8004ae4 <MX_FATFS_Init>
  /* USER CODE BEGIN 2 */

  set_timer(&htim1);
 8000b44:	4820      	ldr	r0, [pc, #128]	; (8000bc8 <main+0xa4>)
 8000b46:	f7ff fdcb 	bl	80006e0 <set_timer>
  motor_init();
 8000b4a:	f7ff fd47 	bl	80005dc <motor_init>
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8000b4e:	f006 fbf1 	bl	8007334 <osKernelInitialize>
  /* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* Create the queue(s) */
  /* creation of commandQueue */
  commandQueueHandle = osMessageQueueNew (16, sizeof(uint16_t), &commandQueue_attributes);
 8000b52:	4a1e      	ldr	r2, [pc, #120]	; (8000bcc <main+0xa8>)
 8000b54:	2102      	movs	r1, #2
 8000b56:	2010      	movs	r0, #16
 8000b58:	f006 fe26 	bl	80077a8 <osMessageQueueNew>
 8000b5c:	4603      	mov	r3, r0
 8000b5e:	4a1c      	ldr	r2, [pc, #112]	; (8000bd0 <main+0xac>)
 8000b60:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8000b62:	4a1c      	ldr	r2, [pc, #112]	; (8000bd4 <main+0xb0>)
 8000b64:	2100      	movs	r1, #0
 8000b66:	481c      	ldr	r0, [pc, #112]	; (8000bd8 <main+0xb4>)
 8000b68:	f006 fc2e 	bl	80073c8 <osThreadNew>
 8000b6c:	4603      	mov	r3, r0
 8000b6e:	4a1b      	ldr	r2, [pc, #108]	; (8000bdc <main+0xb8>)
 8000b70:	6013      	str	r3, [r2, #0]

  /* creation of commandTask */
  commandTaskHandle = osThreadNew(StartCommandTask, NULL, &commandTask_attributes);
 8000b72:	4a1b      	ldr	r2, [pc, #108]	; (8000be0 <main+0xbc>)
 8000b74:	2100      	movs	r1, #0
 8000b76:	481b      	ldr	r0, [pc, #108]	; (8000be4 <main+0xc0>)
 8000b78:	f006 fc26 	bl	80073c8 <osThreadNew>
 8000b7c:	4603      	mov	r3, r0
 8000b7e:	4a1a      	ldr	r2, [pc, #104]	; (8000be8 <main+0xc4>)
 8000b80:	6013      	str	r3, [r2, #0]

  /* creation of parserTask */
  parserTaskHandle = osThreadNew(StartParserTask, NULL, &parserTask_attributes);
 8000b82:	4a1a      	ldr	r2, [pc, #104]	; (8000bec <main+0xc8>)
 8000b84:	2100      	movs	r1, #0
 8000b86:	481a      	ldr	r0, [pc, #104]	; (8000bf0 <main+0xcc>)
 8000b88:	f006 fc1e 	bl	80073c8 <osThreadNew>
 8000b8c:	4603      	mov	r3, r0
 8000b8e:	4a19      	ldr	r2, [pc, #100]	; (8000bf4 <main+0xd0>)
 8000b90:	6013      	str	r3, [r2, #0]

  /* creation of menuTask */
  menuTaskHandle = osThreadNew(StartMenuTask, NULL, &menuTask_attributes);
 8000b92:	4a19      	ldr	r2, [pc, #100]	; (8000bf8 <main+0xd4>)
 8000b94:	2100      	movs	r1, #0
 8000b96:	4819      	ldr	r0, [pc, #100]	; (8000bfc <main+0xd8>)
 8000b98:	f006 fc16 	bl	80073c8 <osThreadNew>
 8000b9c:	4603      	mov	r3, r0
 8000b9e:	4a18      	ldr	r2, [pc, #96]	; (8000c00 <main+0xdc>)
 8000ba0:	6013      	str	r3, [r2, #0]

  /* creation of extruderTask */
  extruderTaskHandle = osThreadNew(StartExtruderTask, NULL, &extruderTask_attributes);
 8000ba2:	4a18      	ldr	r2, [pc, #96]	; (8000c04 <main+0xe0>)
 8000ba4:	2100      	movs	r1, #0
 8000ba6:	4818      	ldr	r0, [pc, #96]	; (8000c08 <main+0xe4>)
 8000ba8:	f006 fc0e 	bl	80073c8 <osThreadNew>
 8000bac:	4603      	mov	r3, r0
 8000bae:	4a17      	ldr	r2, [pc, #92]	; (8000c0c <main+0xe8>)
 8000bb0:	6013      	str	r3, [r2, #0]

  /* creation of SDcardTask */
  sdcardTaskHandle = osThreadNew(StartsdcardTask, NULL, &sdcardTask_attributes);
 8000bb2:	4a17      	ldr	r2, [pc, #92]	; (8000c10 <main+0xec>)
 8000bb4:	2100      	movs	r1, #0
 8000bb6:	4817      	ldr	r0, [pc, #92]	; (8000c14 <main+0xf0>)
 8000bb8:	f006 fc06 	bl	80073c8 <osThreadNew>
 8000bbc:	4603      	mov	r3, r0
 8000bbe:	4a16      	ldr	r2, [pc, #88]	; (8000c18 <main+0xf4>)
 8000bc0:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8000bc2:	f006 fbdb 	bl	800737c <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  while (1)
 8000bc6:	e7fe      	b.n	8000bc6 <main+0xa2>
 8000bc8:	20000110 	.word	0x20000110
 8000bcc:	0800b5d4 	.word	0x0800b5d4
 8000bd0:	200001f8 	.word	0x200001f8
 8000bd4:	0800b520 	.word	0x0800b520
 8000bd8:	08001035 	.word	0x08001035
 8000bdc:	200001e4 	.word	0x200001e4
 8000be0:	0800b544 	.word	0x0800b544
 8000be4:	08001045 	.word	0x08001045
 8000be8:	200001e8 	.word	0x200001e8
 8000bec:	0800b568 	.word	0x0800b568
 8000bf0:	080010a9 	.word	0x080010a9
 8000bf4:	200001ec 	.word	0x200001ec
 8000bf8:	0800b58c 	.word	0x0800b58c
 8000bfc:	080010b9 	.word	0x080010b9
 8000c00:	200001f0 	.word	0x200001f0
 8000c04:	0800b5b0 	.word	0x0800b5b0
 8000c08:	080010c9 	.word	0x080010c9
 8000c0c:	200001f4 	.word	0x200001f4
 8000c10:	0800b5ec 	.word	0x0800b5ec
 8000c14:	080010d7 	.word	0x080010d7
 8000c18:	200001fc 	.word	0x200001fc

08000c1c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000c1c:	b580      	push	{r7, lr}
 8000c1e:	b096      	sub	sp, #88	; 0x58
 8000c20:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000c22:	f107 0314 	add.w	r3, r7, #20
 8000c26:	2244      	movs	r2, #68	; 0x44
 8000c28:	2100      	movs	r1, #0
 8000c2a:	4618      	mov	r0, r3
 8000c2c:	f009 fee0 	bl	800a9f0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000c30:	463b      	mov	r3, r7
 8000c32:	2200      	movs	r2, #0
 8000c34:	601a      	str	r2, [r3, #0]
 8000c36:	605a      	str	r2, [r3, #4]
 8000c38:	609a      	str	r2, [r3, #8]
 8000c3a:	60da      	str	r2, [r3, #12]
 8000c3c:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8000c3e:	f44f 7000 	mov.w	r0, #512	; 0x200
 8000c42:	f001 f89d 	bl	8001d80 <HAL_PWREx_ControlVoltageScaling>
 8000c46:	4603      	mov	r3, r0
 8000c48:	2b00      	cmp	r3, #0
 8000c4a:	d001      	beq.n	8000c50 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8000c4c:	f000 fa5b 	bl	8001106 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000c50:	2302      	movs	r3, #2
 8000c52:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000c54:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000c58:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000c5a:	2310      	movs	r3, #16
 8000c5c:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000c5e:	2302      	movs	r3, #2
 8000c60:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000c62:	2302      	movs	r3, #2
 8000c64:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8000c66:	2301      	movs	r3, #1
 8000c68:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 8000c6a:	230a      	movs	r3, #10
 8000c6c:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8000c6e:	2307      	movs	r3, #7
 8000c70:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000c72:	2302      	movs	r3, #2
 8000c74:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000c76:	2302      	movs	r3, #2
 8000c78:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000c7a:	f107 0314 	add.w	r3, r7, #20
 8000c7e:	4618      	mov	r0, r3
 8000c80:	f001 f8d4 	bl	8001e2c <HAL_RCC_OscConfig>
 8000c84:	4603      	mov	r3, r0
 8000c86:	2b00      	cmp	r3, #0
 8000c88:	d001      	beq.n	8000c8e <SystemClock_Config+0x72>
  {
    Error_Handler();
 8000c8a:	f000 fa3c 	bl	8001106 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000c8e:	230f      	movs	r3, #15
 8000c90:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000c92:	2303      	movs	r3, #3
 8000c94:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000c96:	2300      	movs	r3, #0
 8000c98:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000c9a:	2300      	movs	r3, #0
 8000c9c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000c9e:	2300      	movs	r3, #0
 8000ca0:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000ca2:	463b      	mov	r3, r7
 8000ca4:	2104      	movs	r1, #4
 8000ca6:	4618      	mov	r0, r3
 8000ca8:	f001 fc9c 	bl	80025e4 <HAL_RCC_ClockConfig>
 8000cac:	4603      	mov	r3, r0
 8000cae:	2b00      	cmp	r3, #0
 8000cb0:	d001      	beq.n	8000cb6 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8000cb2:	f000 fa28 	bl	8001106 <Error_Handler>
  }
}
 8000cb6:	bf00      	nop
 8000cb8:	3758      	adds	r7, #88	; 0x58
 8000cba:	46bd      	mov	sp, r7
 8000cbc:	bd80      	pop	{r7, pc}
	...

08000cc0 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8000cc0:	b580      	push	{r7, lr}
 8000cc2:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8000cc4:	4b1b      	ldr	r3, [pc, #108]	; (8000d34 <MX_SPI1_Init+0x74>)
 8000cc6:	4a1c      	ldr	r2, [pc, #112]	; (8000d38 <MX_SPI1_Init+0x78>)
 8000cc8:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000cca:	4b1a      	ldr	r3, [pc, #104]	; (8000d34 <MX_SPI1_Init+0x74>)
 8000ccc:	f44f 7282 	mov.w	r2, #260	; 0x104
 8000cd0:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000cd2:	4b18      	ldr	r3, [pc, #96]	; (8000d34 <MX_SPI1_Init+0x74>)
 8000cd4:	2200      	movs	r2, #0
 8000cd6:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000cd8:	4b16      	ldr	r3, [pc, #88]	; (8000d34 <MX_SPI1_Init+0x74>)
 8000cda:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8000cde:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000ce0:	4b14      	ldr	r3, [pc, #80]	; (8000d34 <MX_SPI1_Init+0x74>)
 8000ce2:	2200      	movs	r2, #0
 8000ce4:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000ce6:	4b13      	ldr	r3, [pc, #76]	; (8000d34 <MX_SPI1_Init+0x74>)
 8000ce8:	2200      	movs	r2, #0
 8000cea:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000cec:	4b11      	ldr	r3, [pc, #68]	; (8000d34 <MX_SPI1_Init+0x74>)
 8000cee:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000cf2:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000cf4:	4b0f      	ldr	r3, [pc, #60]	; (8000d34 <MX_SPI1_Init+0x74>)
 8000cf6:	2200      	movs	r2, #0
 8000cf8:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000cfa:	4b0e      	ldr	r3, [pc, #56]	; (8000d34 <MX_SPI1_Init+0x74>)
 8000cfc:	2200      	movs	r2, #0
 8000cfe:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000d00:	4b0c      	ldr	r3, [pc, #48]	; (8000d34 <MX_SPI1_Init+0x74>)
 8000d02:	2200      	movs	r2, #0
 8000d04:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000d06:	4b0b      	ldr	r3, [pc, #44]	; (8000d34 <MX_SPI1_Init+0x74>)
 8000d08:	2200      	movs	r2, #0
 8000d0a:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 8000d0c:	4b09      	ldr	r3, [pc, #36]	; (8000d34 <MX_SPI1_Init+0x74>)
 8000d0e:	2207      	movs	r2, #7
 8000d10:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000d12:	4b08      	ldr	r3, [pc, #32]	; (8000d34 <MX_SPI1_Init+0x74>)
 8000d14:	2200      	movs	r2, #0
 8000d16:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000d18:	4b06      	ldr	r3, [pc, #24]	; (8000d34 <MX_SPI1_Init+0x74>)
 8000d1a:	2208      	movs	r2, #8
 8000d1c:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000d1e:	4805      	ldr	r0, [pc, #20]	; (8000d34 <MX_SPI1_Init+0x74>)
 8000d20:	f002 fb72 	bl	8003408 <HAL_SPI_Init>
 8000d24:	4603      	mov	r3, r0
 8000d26:	2b00      	cmp	r3, #0
 8000d28:	d001      	beq.n	8000d2e <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8000d2a:	f000 f9ec 	bl	8001106 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000d2e:	bf00      	nop
 8000d30:	bd80      	pop	{r7, pc}
 8000d32:	bf00      	nop
 8000d34:	200000ac 	.word	0x200000ac
 8000d38:	40013000 	.word	0x40013000

08000d3c <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8000d3c:	b580      	push	{r7, lr}
 8000d3e:	b088      	sub	sp, #32
 8000d40:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000d42:	f107 0310 	add.w	r3, r7, #16
 8000d46:	2200      	movs	r2, #0
 8000d48:	601a      	str	r2, [r3, #0]
 8000d4a:	605a      	str	r2, [r3, #4]
 8000d4c:	609a      	str	r2, [r3, #8]
 8000d4e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000d50:	1d3b      	adds	r3, r7, #4
 8000d52:	2200      	movs	r2, #0
 8000d54:	601a      	str	r2, [r3, #0]
 8000d56:	605a      	str	r2, [r3, #4]
 8000d58:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8000d5a:	4b20      	ldr	r3, [pc, #128]	; (8000ddc <MX_TIM1_Init+0xa0>)
 8000d5c:	4a20      	ldr	r2, [pc, #128]	; (8000de0 <MX_TIM1_Init+0xa4>)
 8000d5e:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 80-1;
 8000d60:	4b1e      	ldr	r3, [pc, #120]	; (8000ddc <MX_TIM1_Init+0xa0>)
 8000d62:	224f      	movs	r2, #79	; 0x4f
 8000d64:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000d66:	4b1d      	ldr	r3, [pc, #116]	; (8000ddc <MX_TIM1_Init+0xa0>)
 8000d68:	2200      	movs	r2, #0
 8000d6a:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8000d6c:	4b1b      	ldr	r3, [pc, #108]	; (8000ddc <MX_TIM1_Init+0xa0>)
 8000d6e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000d72:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000d74:	4b19      	ldr	r3, [pc, #100]	; (8000ddc <MX_TIM1_Init+0xa0>)
 8000d76:	2200      	movs	r2, #0
 8000d78:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8000d7a:	4b18      	ldr	r3, [pc, #96]	; (8000ddc <MX_TIM1_Init+0xa0>)
 8000d7c:	2200      	movs	r2, #0
 8000d7e:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000d80:	4b16      	ldr	r3, [pc, #88]	; (8000ddc <MX_TIM1_Init+0xa0>)
 8000d82:	2200      	movs	r2, #0
 8000d84:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8000d86:	4815      	ldr	r0, [pc, #84]	; (8000ddc <MX_TIM1_Init+0xa0>)
 8000d88:	f002 fbe1 	bl	800354e <HAL_TIM_Base_Init>
 8000d8c:	4603      	mov	r3, r0
 8000d8e:	2b00      	cmp	r3, #0
 8000d90:	d001      	beq.n	8000d96 <MX_TIM1_Init+0x5a>
  {
    Error_Handler();
 8000d92:	f000 f9b8 	bl	8001106 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000d96:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000d9a:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8000d9c:	f107 0310 	add.w	r3, r7, #16
 8000da0:	4619      	mov	r1, r3
 8000da2:	480e      	ldr	r0, [pc, #56]	; (8000ddc <MX_TIM1_Init+0xa0>)
 8000da4:	f002 fe2c 	bl	8003a00 <HAL_TIM_ConfigClockSource>
 8000da8:	4603      	mov	r3, r0
 8000daa:	2b00      	cmp	r3, #0
 8000dac:	d001      	beq.n	8000db2 <MX_TIM1_Init+0x76>
  {
    Error_Handler();
 8000dae:	f000 f9aa 	bl	8001106 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000db2:	2300      	movs	r3, #0
 8000db4:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8000db6:	2300      	movs	r3, #0
 8000db8:	60bb      	str	r3, [r7, #8]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000dba:	2300      	movs	r3, #0
 8000dbc:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000dbe:	1d3b      	adds	r3, r7, #4
 8000dc0:	4619      	mov	r1, r3
 8000dc2:	4806      	ldr	r0, [pc, #24]	; (8000ddc <MX_TIM1_Init+0xa0>)
 8000dc4:	f003 f842 	bl	8003e4c <HAL_TIMEx_MasterConfigSynchronization>
 8000dc8:	4603      	mov	r3, r0
 8000dca:	2b00      	cmp	r3, #0
 8000dcc:	d001      	beq.n	8000dd2 <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 8000dce:	f000 f99a 	bl	8001106 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8000dd2:	bf00      	nop
 8000dd4:	3720      	adds	r7, #32
 8000dd6:	46bd      	mov	sp, r7
 8000dd8:	bd80      	pop	{r7, pc}
 8000dda:	bf00      	nop
 8000ddc:	20000110 	.word	0x20000110
 8000de0:	40012c00 	.word	0x40012c00

08000de4 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000de4:	b580      	push	{r7, lr}
 8000de6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000de8:	4b14      	ldr	r3, [pc, #80]	; (8000e3c <MX_USART2_UART_Init+0x58>)
 8000dea:	4a15      	ldr	r2, [pc, #84]	; (8000e40 <MX_USART2_UART_Init+0x5c>)
 8000dec:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000dee:	4b13      	ldr	r3, [pc, #76]	; (8000e3c <MX_USART2_UART_Init+0x58>)
 8000df0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000df4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000df6:	4b11      	ldr	r3, [pc, #68]	; (8000e3c <MX_USART2_UART_Init+0x58>)
 8000df8:	2200      	movs	r2, #0
 8000dfa:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000dfc:	4b0f      	ldr	r3, [pc, #60]	; (8000e3c <MX_USART2_UART_Init+0x58>)
 8000dfe:	2200      	movs	r2, #0
 8000e00:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000e02:	4b0e      	ldr	r3, [pc, #56]	; (8000e3c <MX_USART2_UART_Init+0x58>)
 8000e04:	2200      	movs	r2, #0
 8000e06:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000e08:	4b0c      	ldr	r3, [pc, #48]	; (8000e3c <MX_USART2_UART_Init+0x58>)
 8000e0a:	220c      	movs	r2, #12
 8000e0c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000e0e:	4b0b      	ldr	r3, [pc, #44]	; (8000e3c <MX_USART2_UART_Init+0x58>)
 8000e10:	2200      	movs	r2, #0
 8000e12:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000e14:	4b09      	ldr	r3, [pc, #36]	; (8000e3c <MX_USART2_UART_Init+0x58>)
 8000e16:	2200      	movs	r2, #0
 8000e18:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000e1a:	4b08      	ldr	r3, [pc, #32]	; (8000e3c <MX_USART2_UART_Init+0x58>)
 8000e1c:	2200      	movs	r2, #0
 8000e1e:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000e20:	4b06      	ldr	r3, [pc, #24]	; (8000e3c <MX_USART2_UART_Init+0x58>)
 8000e22:	2200      	movs	r2, #0
 8000e24:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000e26:	4805      	ldr	r0, [pc, #20]	; (8000e3c <MX_USART2_UART_Init+0x58>)
 8000e28:	f003 f8b6 	bl	8003f98 <HAL_UART_Init>
 8000e2c:	4603      	mov	r3, r0
 8000e2e:	2b00      	cmp	r3, #0
 8000e30:	d001      	beq.n	8000e36 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8000e32:	f000 f968 	bl	8001106 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000e36:	bf00      	nop
 8000e38:	bd80      	pop	{r7, pc}
 8000e3a:	bf00      	nop
 8000e3c:	2000015c 	.word	0x2000015c
 8000e40:	40004400 	.word	0x40004400

08000e44 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000e44:	b580      	push	{r7, lr}
 8000e46:	b08a      	sub	sp, #40	; 0x28
 8000e48:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e4a:	f107 0314 	add.w	r3, r7, #20
 8000e4e:	2200      	movs	r2, #0
 8000e50:	601a      	str	r2, [r3, #0]
 8000e52:	605a      	str	r2, [r3, #4]
 8000e54:	609a      	str	r2, [r3, #8]
 8000e56:	60da      	str	r2, [r3, #12]
 8000e58:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000e5a:	4b72      	ldr	r3, [pc, #456]	; (8001024 <MX_GPIO_Init+0x1e0>)
 8000e5c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000e5e:	4a71      	ldr	r2, [pc, #452]	; (8001024 <MX_GPIO_Init+0x1e0>)
 8000e60:	f043 0304 	orr.w	r3, r3, #4
 8000e64:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000e66:	4b6f      	ldr	r3, [pc, #444]	; (8001024 <MX_GPIO_Init+0x1e0>)
 8000e68:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000e6a:	f003 0304 	and.w	r3, r3, #4
 8000e6e:	613b      	str	r3, [r7, #16]
 8000e70:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000e72:	4b6c      	ldr	r3, [pc, #432]	; (8001024 <MX_GPIO_Init+0x1e0>)
 8000e74:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000e76:	4a6b      	ldr	r2, [pc, #428]	; (8001024 <MX_GPIO_Init+0x1e0>)
 8000e78:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000e7c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000e7e:	4b69      	ldr	r3, [pc, #420]	; (8001024 <MX_GPIO_Init+0x1e0>)
 8000e80:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000e82:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000e86:	60fb      	str	r3, [r7, #12]
 8000e88:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e8a:	4b66      	ldr	r3, [pc, #408]	; (8001024 <MX_GPIO_Init+0x1e0>)
 8000e8c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000e8e:	4a65      	ldr	r2, [pc, #404]	; (8001024 <MX_GPIO_Init+0x1e0>)
 8000e90:	f043 0301 	orr.w	r3, r3, #1
 8000e94:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000e96:	4b63      	ldr	r3, [pc, #396]	; (8001024 <MX_GPIO_Init+0x1e0>)
 8000e98:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000e9a:	f003 0301 	and.w	r3, r3, #1
 8000e9e:	60bb      	str	r3, [r7, #8]
 8000ea0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000ea2:	4b60      	ldr	r3, [pc, #384]	; (8001024 <MX_GPIO_Init+0x1e0>)
 8000ea4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000ea6:	4a5f      	ldr	r2, [pc, #380]	; (8001024 <MX_GPIO_Init+0x1e0>)
 8000ea8:	f043 0302 	orr.w	r3, r3, #2
 8000eac:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000eae:	4b5d      	ldr	r3, [pc, #372]	; (8001024 <MX_GPIO_Init+0x1e0>)
 8000eb0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000eb2:	f003 0302 	and.w	r3, r3, #2
 8000eb6:	607b      	str	r3, [r7, #4]
 8000eb8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000eba:	4b5a      	ldr	r3, [pc, #360]	; (8001024 <MX_GPIO_Init+0x1e0>)
 8000ebc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000ebe:	4a59      	ldr	r2, [pc, #356]	; (8001024 <MX_GPIO_Init+0x1e0>)
 8000ec0:	f043 0308 	orr.w	r3, r3, #8
 8000ec4:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000ec6:	4b57      	ldr	r3, [pc, #348]	; (8001024 <MX_GPIO_Init+0x1e0>)
 8000ec8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000eca:	f003 0308 	and.w	r3, r3, #8
 8000ece:	603b      	str	r3, [r7, #0]
 8000ed0:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, Screen_CS_Pin|Z_DIR_Pin|ENABLE_Pin|X_STEP_Pin
 8000ed2:	2200      	movs	r2, #0
 8000ed4:	f249 7101 	movw	r1, #38657	; 0x9701
 8000ed8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000edc:	f000 ff2a 	bl	8001d34 <HAL_GPIO_WritePin>
                          |SD_CS_Pin|Screen_DC_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, Touch_CS_Pin|Y_DIR_Pin|Y_STEP_Pin|X_DIR_Pin
 8000ee0:	2200      	movs	r2, #0
 8000ee2:	f240 41ba 	movw	r1, #1210	; 0x4ba
 8000ee6:	4850      	ldr	r0, [pc, #320]	; (8001028 <MX_GPIO_Init+0x1e4>)
 8000ee8:	f000 ff24 	bl	8001d34 <HAL_GPIO_WritePin>
                          |Z_STEP_Pin|Screen_LED_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(Screen_RST_GPIO_Port, Screen_RST_Pin, GPIO_PIN_RESET);
 8000eec:	2200      	movs	r2, #0
 8000eee:	2104      	movs	r1, #4
 8000ef0:	484e      	ldr	r0, [pc, #312]	; (800102c <MX_GPIO_Init+0x1e8>)
 8000ef2:	f000 ff1f 	bl	8001d34 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000ef6:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000efa:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000efc:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8000f00:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f02:	2300      	movs	r3, #0
 8000f04:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000f06:	f107 0314 	add.w	r3, r7, #20
 8000f0a:	4619      	mov	r1, r3
 8000f0c:	4848      	ldr	r0, [pc, #288]	; (8001030 <MX_GPIO_Init+0x1ec>)
 8000f0e:	f000 fd4f 	bl	80019b0 <HAL_GPIO_Init>

  /*Configure GPIO pins : Screen_CS_Pin Z_DIR_Pin ENABLE_Pin SD_CS_Pin
                           Screen_DC_Pin */
  GPIO_InitStruct.Pin = Screen_CS_Pin|Z_DIR_Pin|ENABLE_Pin|SD_CS_Pin
 8000f12:	f249 3301 	movw	r3, #37633	; 0x9301
 8000f16:	617b      	str	r3, [r7, #20]
                          |Screen_DC_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f18:	2301      	movs	r3, #1
 8000f1a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f1c:	2300      	movs	r3, #0
 8000f1e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f20:	2300      	movs	r3, #0
 8000f22:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f24:	f107 0314 	add.w	r3, r7, #20
 8000f28:	4619      	mov	r1, r3
 8000f2a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000f2e:	f000 fd3f 	bl	80019b0 <HAL_GPIO_Init>

  /*Configure GPIO pins : Touch_CS_Pin Y_DIR_Pin X_DIR_Pin Screen_LED_Pin */
  GPIO_InitStruct.Pin = Touch_CS_Pin|Y_DIR_Pin|X_DIR_Pin|Screen_LED_Pin;
 8000f32:	f240 4392 	movw	r3, #1170	; 0x492
 8000f36:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f38:	2301      	movs	r3, #1
 8000f3a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f3c:	2300      	movs	r3, #0
 8000f3e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f40:	2300      	movs	r3, #0
 8000f42:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000f44:	f107 0314 	add.w	r3, r7, #20
 8000f48:	4619      	mov	r1, r3
 8000f4a:	4837      	ldr	r0, [pc, #220]	; (8001028 <MX_GPIO_Init+0x1e4>)
 8000f4c:	f000 fd30 	bl	80019b0 <HAL_GPIO_Init>

  /*Configure GPIO pins : Touch_IRQ_Pin Y_STOP_Pin */
  GPIO_InitStruct.Pin = Touch_IRQ_Pin|Y_STOP_Pin;
 8000f50:	2344      	movs	r3, #68	; 0x44
 8000f52:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000f54:	2300      	movs	r3, #0
 8000f56:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f58:	2300      	movs	r3, #0
 8000f5a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000f5c:	f107 0314 	add.w	r3, r7, #20
 8000f60:	4619      	mov	r1, r3
 8000f62:	4831      	ldr	r0, [pc, #196]	; (8001028 <MX_GPIO_Init+0x1e4>)
 8000f64:	f000 fd24 	bl	80019b0 <HAL_GPIO_Init>

  /*Configure GPIO pins : Touch_SCK_Pin Touch_MISO_Pin Touch_MOSI_Pin */
  GPIO_InitStruct.Pin = Touch_SCK_Pin|Touch_MISO_Pin|Touch_MOSI_Pin;
 8000f68:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 8000f6c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f6e:	2302      	movs	r3, #2
 8000f70:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f72:	2300      	movs	r3, #0
 8000f74:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000f76:	2303      	movs	r3, #3
 8000f78:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000f7a:	2305      	movs	r3, #5
 8000f7c:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000f7e:	f107 0314 	add.w	r3, r7, #20
 8000f82:	4619      	mov	r1, r3
 8000f84:	4828      	ldr	r0, [pc, #160]	; (8001028 <MX_GPIO_Init+0x1e4>)
 8000f86:	f000 fd13 	bl	80019b0 <HAL_GPIO_Init>

  /*Configure GPIO pin : X_STOP_Pin */
  GPIO_InitStruct.Pin = X_STOP_Pin;
 8000f8a:	2380      	movs	r3, #128	; 0x80
 8000f8c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000f8e:	2300      	movs	r3, #0
 8000f90:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f92:	2300      	movs	r3, #0
 8000f94:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(X_STOP_GPIO_Port, &GPIO_InitStruct);
 8000f96:	f107 0314 	add.w	r3, r7, #20
 8000f9a:	4619      	mov	r1, r3
 8000f9c:	4824      	ldr	r0, [pc, #144]	; (8001030 <MX_GPIO_Init+0x1ec>)
 8000f9e:	f000 fd07 	bl	80019b0 <HAL_GPIO_Init>

  /*Configure GPIO pin : X_STEP_Pin */
  GPIO_InitStruct.Pin = X_STEP_Pin;
 8000fa2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000fa6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000fa8:	2301      	movs	r3, #1
 8000faa:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fac:	2300      	movs	r3, #0
 8000fae:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000fb0:	2303      	movs	r3, #3
 8000fb2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(X_STEP_GPIO_Port, &GPIO_InitStruct);
 8000fb4:	f107 0314 	add.w	r3, r7, #20
 8000fb8:	4619      	mov	r1, r3
 8000fba:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000fbe:	f000 fcf7 	bl	80019b0 <HAL_GPIO_Init>

  /*Configure GPIO pins : Screen_SCK_Pin Screen_MISO_Pin Screen_MOSI_Pin */
  GPIO_InitStruct.Pin = Screen_SCK_Pin|Screen_MISO_Pin|Screen_MOSI_Pin;
 8000fc2:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8000fc6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000fc8:	2302      	movs	r3, #2
 8000fca:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fcc:	2300      	movs	r3, #0
 8000fce:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000fd0:	2303      	movs	r3, #3
 8000fd2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000fd4:	2306      	movs	r3, #6
 8000fd6:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000fd8:	f107 0314 	add.w	r3, r7, #20
 8000fdc:	4619      	mov	r1, r3
 8000fde:	4814      	ldr	r0, [pc, #80]	; (8001030 <MX_GPIO_Init+0x1ec>)
 8000fe0:	f000 fce6 	bl	80019b0 <HAL_GPIO_Init>

  /*Configure GPIO pin : Screen_RST_Pin */
  GPIO_InitStruct.Pin = Screen_RST_Pin;
 8000fe4:	2304      	movs	r3, #4
 8000fe6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000fe8:	2301      	movs	r3, #1
 8000fea:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fec:	2300      	movs	r3, #0
 8000fee:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ff0:	2300      	movs	r3, #0
 8000ff2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(Screen_RST_GPIO_Port, &GPIO_InitStruct);
 8000ff4:	f107 0314 	add.w	r3, r7, #20
 8000ff8:	4619      	mov	r1, r3
 8000ffa:	480c      	ldr	r0, [pc, #48]	; (800102c <MX_GPIO_Init+0x1e8>)
 8000ffc:	f000 fcd8 	bl	80019b0 <HAL_GPIO_Init>

  /*Configure GPIO pins : Y_STEP_Pin Z_STEP_Pin */
  GPIO_InitStruct.Pin = Y_STEP_Pin|Z_STEP_Pin;
 8001000:	2328      	movs	r3, #40	; 0x28
 8001002:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001004:	2301      	movs	r3, #1
 8001006:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001008:	2300      	movs	r3, #0
 800100a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800100c:	2303      	movs	r3, #3
 800100e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001010:	f107 0314 	add.w	r3, r7, #20
 8001014:	4619      	mov	r1, r3
 8001016:	4804      	ldr	r0, [pc, #16]	; (8001028 <MX_GPIO_Init+0x1e4>)
 8001018:	f000 fcca 	bl	80019b0 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800101c:	bf00      	nop
 800101e:	3728      	adds	r7, #40	; 0x28
 8001020:	46bd      	mov	sp, r7
 8001022:	bd80      	pop	{r7, pc}
 8001024:	40021000 	.word	0x40021000
 8001028:	48000400 	.word	0x48000400
 800102c:	48000c00 	.word	0x48000c00
 8001030:	48000800 	.word	0x48000800

08001034 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8001034:	b580      	push	{r7, lr}
 8001036:	b082      	sub	sp, #8
 8001038:	af00      	add	r7, sp, #0
 800103a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 800103c:	2001      	movs	r0, #1
 800103e:	f006 fa55 	bl	80074ec <osDelay>
 8001042:	e7fb      	b.n	800103c <StartDefaultTask+0x8>

08001044 <StartCommandTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartCommandTask */
void StartCommandTask(void *argument)
{
 8001044:	b580      	push	{r7, lr}
 8001046:	b082      	sub	sp, #8
 8001048:	af00      	add	r7, sp, #0
 800104a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartCommandTask */
  /* Infinite loop */
  home();
 800104c:	f7ff fc5c 	bl	8000908 <home>
  start_extrusion();
 8001050:	f7ff fd1e 	bl	8000a90 <start_extrusion>
  move(40,40);
 8001054:	eddf 0a11 	vldr	s1, [pc, #68]	; 800109c <StartCommandTask+0x58>
 8001058:	ed9f 0a10 	vldr	s0, [pc, #64]	; 800109c <StartCommandTask+0x58>
 800105c:	f7ff fb60 	bl	8000720 <move>
  osDelay(1000);
 8001060:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001064:	f006 fa42 	bl	80074ec <osDelay>
  stop_extrusion();
 8001068:	f7ff fd1e 	bl	8000aa8 <stop_extrusion>
  set_speed(100);
 800106c:	ed9f 0a0c 	vldr	s0, [pc, #48]	; 80010a0 <StartCommandTask+0x5c>
 8001070:	f7ff fb46 	bl	8000700 <set_speed>
  move(80,80);
 8001074:	eddf 0a0b 	vldr	s1, [pc, #44]	; 80010a4 <StartCommandTask+0x60>
 8001078:	ed9f 0a0a 	vldr	s0, [pc, #40]	; 80010a4 <StartCommandTask+0x60>
 800107c:	f7ff fb50 	bl	8000720 <move>
  start_extrusion();
 8001080:	f7ff fd06 	bl	8000a90 <start_extrusion>
  move(40,40);
 8001084:	eddf 0a05 	vldr	s1, [pc, #20]	; 800109c <StartCommandTask+0x58>
 8001088:	ed9f 0a04 	vldr	s0, [pc, #16]	; 800109c <StartCommandTask+0x58>
 800108c:	f7ff fb48 	bl	8000720 <move>
  stop_extrusion();
 8001090:	f7ff fd0a 	bl	8000aa8 <stop_extrusion>
  //reset_extruder();
  for(;;)
  {
    osDelay(1);
 8001094:	2001      	movs	r0, #1
 8001096:	f006 fa29 	bl	80074ec <osDelay>
 800109a:	e7fb      	b.n	8001094 <StartCommandTask+0x50>
 800109c:	42200000 	.word	0x42200000
 80010a0:	42c80000 	.word	0x42c80000
 80010a4:	42a00000 	.word	0x42a00000

080010a8 <StartParserTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartParserTask */
void StartParserTask(void *argument)
{
 80010a8:	b580      	push	{r7, lr}
 80010aa:	b082      	sub	sp, #8
 80010ac:	af00      	add	r7, sp, #0
 80010ae:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartParserTask */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 80010b0:	2001      	movs	r0, #1
 80010b2:	f006 fa1b 	bl	80074ec <osDelay>
 80010b6:	e7fb      	b.n	80010b0 <StartParserTask+0x8>

080010b8 <StartMenuTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartMenuTask */
void StartMenuTask(void *argument)
{
 80010b8:	b580      	push	{r7, lr}
 80010ba:	b082      	sub	sp, #8
 80010bc:	af00      	add	r7, sp, #0
 80010be:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartMenuTask */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 80010c0:	2001      	movs	r0, #1
 80010c2:	f006 fa13 	bl	80074ec <osDelay>
 80010c6:	e7fb      	b.n	80010c0 <StartMenuTask+0x8>

080010c8 <StartExtruderTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartExtruderTask */
void StartExtruderTask(void *argument)
{
 80010c8:	b580      	push	{r7, lr}
 80010ca:	b082      	sub	sp, #8
 80010cc:	af00      	add	r7, sp, #0
 80010ce:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartExtruderTask */
  /* Infinite loop */
  while(true){
    extrude();
 80010d0:	f7ff fcf6 	bl	8000ac0 <extrude>
 80010d4:	e7fc      	b.n	80010d0 <StartExtruderTask+0x8>

080010d6 <StartsdcardTask>:
  }
  /* USER CODE END StartExtruderTask */
}

void StartsdcardTask(void *argument)
{
 80010d6:	b580      	push	{r7, lr}
 80010d8:	b082      	sub	sp, #8
 80010da:	af00      	add	r7, sp, #0
 80010dc:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartExtruderTask */
	OpenFilesystem();
 80010de:	f000 f83d 	bl	800115c <OpenFilesystem>
	GCodeEnqueueFromCard();
 80010e2:	f000 f8c1 	bl	8001268 <GCodeEnqueueFromCard>
	  /* USER CODE BEGIN 5 */
	  /* Infinite loop */
	  while(1)
 80010e6:	e7fe      	b.n	80010e6 <StartsdcardTask+0x10>

080010e8 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80010e8:	b580      	push	{r7, lr}
 80010ea:	b082      	sub	sp, #8
 80010ec:	af00      	add	r7, sp, #0
 80010ee:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM2) {
 80010f0:	687b      	ldr	r3, [r7, #4]
 80010f2:	681b      	ldr	r3, [r3, #0]
 80010f4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80010f8:	d101      	bne.n	80010fe <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 80010fa:	f000 fb33 	bl	8001764 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80010fe:	bf00      	nop
 8001100:	3708      	adds	r7, #8
 8001102:	46bd      	mov	sp, r7
 8001104:	bd80      	pop	{r7, pc}

08001106 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001106:	b480      	push	{r7}
 8001108:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800110a:	b672      	cpsid	i
}
 800110c:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800110e:	e7fe      	b.n	800110e <Error_Handler+0x8>

08001110 <myprintf>:
volatile uint8_t dequeueNumber = 1;
volatile uint8_t queueFlag = 1;
volatile uint8_t isPrinting = 1;

void myprintf(const char *fmt, ...)
{
 8001110:	b40f      	push	{r0, r1, r2, r3}
 8001112:	b580      	push	{r7, lr}
 8001114:	b082      	sub	sp, #8
 8001116:	af00      	add	r7, sp, #0
  static char buffer[256];
  va_list args;
  va_start(args, fmt);
 8001118:	f107 0314 	add.w	r3, r7, #20
 800111c:	603b      	str	r3, [r7, #0]
  vsnprintf(buffer, sizeof(buffer), fmt, args);
 800111e:	683b      	ldr	r3, [r7, #0]
 8001120:	693a      	ldr	r2, [r7, #16]
 8001122:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001126:	480b      	ldr	r0, [pc, #44]	; (8001154 <myprintf+0x44>)
 8001128:	f009 fc54 	bl	800a9d4 <vsniprintf>
  va_end(args);
  int len = strlen(buffer);
 800112c:	4809      	ldr	r0, [pc, #36]	; (8001154 <myprintf+0x44>)
 800112e:	f7ff f84f 	bl	80001d0 <strlen>
 8001132:	4603      	mov	r3, r0
 8001134:	607b      	str	r3, [r7, #4]
  HAL_UART_Transmit(&huart2, (uint8_t*)buffer, len, -1);
 8001136:	687b      	ldr	r3, [r7, #4]
 8001138:	b29a      	uxth	r2, r3
 800113a:	f04f 33ff 	mov.w	r3, #4294967295
 800113e:	4905      	ldr	r1, [pc, #20]	; (8001154 <myprintf+0x44>)
 8001140:	4805      	ldr	r0, [pc, #20]	; (8001158 <myprintf+0x48>)
 8001142:	f002 ff77 	bl	8004034 <HAL_UART_Transmit>
}
 8001146:	bf00      	nop
 8001148:	3708      	adds	r7, #8
 800114a:	46bd      	mov	sp, r7
 800114c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8001150:	b004      	add	sp, #16
 8001152:	4770      	bx	lr
 8001154:	20007b9c 	.word	0x20007b9c
 8001158:	2000015c 	.word	0x2000015c

0800115c <OpenFilesystem>:
void OpenFilesystem(void)
  {
 800115c:	b580      	push	{r7, lr}
 800115e:	b084      	sub	sp, #16
 8001160:	af00      	add	r7, sp, #0
	HAL_Delay(1000);
 8001162:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001166:	f000 fb1d 	bl	80017a4 <HAL_Delay>
  	fres = f_mount(&FatFs, "", 1); //1=mount now
 800116a:	2201      	movs	r2, #1
 800116c:	491f      	ldr	r1, [pc, #124]	; (80011ec <OpenFilesystem+0x90>)
 800116e:	4820      	ldr	r0, [pc, #128]	; (80011f0 <OpenFilesystem+0x94>)
 8001170:	f005 fab2 	bl	80066d8 <f_mount>
 8001174:	4603      	mov	r3, r0
 8001176:	461a      	mov	r2, r3
 8001178:	4b1e      	ldr	r3, [pc, #120]	; (80011f4 <OpenFilesystem+0x98>)
 800117a:	701a      	strb	r2, [r3, #0]
  	  if (fres != FR_OK)
 800117c:	4b1d      	ldr	r3, [pc, #116]	; (80011f4 <OpenFilesystem+0x98>)
 800117e:	781b      	ldrb	r3, [r3, #0]
 8001180:	2b00      	cmp	r3, #0
 8001182:	d003      	beq.n	800118c <OpenFilesystem+0x30>
  	  {
  		osDelay(50);
 8001184:	2032      	movs	r0, #50	; 0x32
 8001186:	f006 f9b1 	bl	80074ec <osDelay>
  		while(1);
 800118a:	e7fe      	b.n	800118a <OpenFilesystem+0x2e>
  	  //Let's get some statistics from the SD card
  	  DWORD free_clusters, free_sectors, total_sectors;

  	  FATFS* getFreeFs;

  	  fres = f_getfree("", &free_clusters, &getFreeFs);
 800118c:	463a      	mov	r2, r7
 800118e:	1d3b      	adds	r3, r7, #4
 8001190:	4619      	mov	r1, r3
 8001192:	4816      	ldr	r0, [pc, #88]	; (80011ec <OpenFilesystem+0x90>)
 8001194:	f005 feef 	bl	8006f76 <f_getfree>
 8001198:	4603      	mov	r3, r0
 800119a:	461a      	mov	r2, r3
 800119c:	4b15      	ldr	r3, [pc, #84]	; (80011f4 <OpenFilesystem+0x98>)
 800119e:	701a      	strb	r2, [r3, #0]
  	  if (fres != FR_OK) {
 80011a0:	4b14      	ldr	r3, [pc, #80]	; (80011f4 <OpenFilesystem+0x98>)
 80011a2:	781b      	ldrb	r3, [r3, #0]
 80011a4:	2b00      	cmp	r3, #0
 80011a6:	d006      	beq.n	80011b6 <OpenFilesystem+0x5a>
  		myprintf("f_getfree error (%i)\r\n", fres);
 80011a8:	4b12      	ldr	r3, [pc, #72]	; (80011f4 <OpenFilesystem+0x98>)
 80011aa:	781b      	ldrb	r3, [r3, #0]
 80011ac:	4619      	mov	r1, r3
 80011ae:	4812      	ldr	r0, [pc, #72]	; (80011f8 <OpenFilesystem+0x9c>)
 80011b0:	f7ff ffae 	bl	8001110 <myprintf>
  		while(1);
 80011b4:	e7fe      	b.n	80011b4 <OpenFilesystem+0x58>
  	  }

  	  //Formula comes from ChaN's documentation
  	  total_sectors = (getFreeFs->n_fatent - 2) * getFreeFs->csize;
 80011b6:	683b      	ldr	r3, [r7, #0]
 80011b8:	699b      	ldr	r3, [r3, #24]
 80011ba:	3b02      	subs	r3, #2
 80011bc:	683a      	ldr	r2, [r7, #0]
 80011be:	8952      	ldrh	r2, [r2, #10]
 80011c0:	fb02 f303 	mul.w	r3, r2, r3
 80011c4:	60fb      	str	r3, [r7, #12]
  	  free_sectors = free_clusters * getFreeFs->csize;
 80011c6:	683b      	ldr	r3, [r7, #0]
 80011c8:	895b      	ldrh	r3, [r3, #10]
 80011ca:	461a      	mov	r2, r3
 80011cc:	687b      	ldr	r3, [r7, #4]
 80011ce:	fb02 f303 	mul.w	r3, r2, r3
 80011d2:	60bb      	str	r3, [r7, #8]

  	  myprintf("SD card stats:\r\n%10lu KiB total drive space.\r\n%10lu KiB available.\r\n", total_sectors / 2, free_sectors / 2);
 80011d4:	68fb      	ldr	r3, [r7, #12]
 80011d6:	0859      	lsrs	r1, r3, #1
 80011d8:	68bb      	ldr	r3, [r7, #8]
 80011da:	085b      	lsrs	r3, r3, #1
 80011dc:	461a      	mov	r2, r3
 80011de:	4807      	ldr	r0, [pc, #28]	; (80011fc <OpenFilesystem+0xa0>)
 80011e0:	f7ff ff96 	bl	8001110 <myprintf>

  }
 80011e4:	bf00      	nop
 80011e6:	3710      	adds	r7, #16
 80011e8:	46bd      	mov	sp, r7
 80011ea:	bd80      	pop	{r7, pc}
 80011ec:	0800b394 	.word	0x0800b394
 80011f0:	20000200 	.word	0x20000200
 80011f4:	20000664 	.word	0x20000664
 80011f8:	0800b398 	.word	0x0800b398
 80011fc:	0800b3b0 	.word	0x0800b3b0

08001200 <Enqueue>:
        osDelay(500);
		}

}
void Enqueue(const char* line)// add gcode lines from the test.txt files to the queue.
{
 8001200:	b580      	push	{r7, lr}
 8001202:	b082      	sub	sp, #8
 8001204:	af00      	add	r7, sp, #0
 8001206:	6078      	str	r0, [r7, #4]
    // Add the line to the queue
    strncpy((char*)queue[queueRear], line, sizeof(queue[queueRear]));
 8001208:	4b13      	ldr	r3, [pc, #76]	; (8001258 <Enqueue+0x58>)
 800120a:	781b      	ldrb	r3, [r3, #0]
 800120c:	b2db      	uxtb	r3, r3
 800120e:	461a      	mov	r2, r3
 8001210:	4613      	mov	r3, r2
 8001212:	011b      	lsls	r3, r3, #4
 8001214:	1a9b      	subs	r3, r3, r2
 8001216:	009b      	lsls	r3, r3, #2
 8001218:	4a10      	ldr	r2, [pc, #64]	; (800125c <Enqueue+0x5c>)
 800121a:	4413      	add	r3, r2
 800121c:	223c      	movs	r2, #60	; 0x3c
 800121e:	6879      	ldr	r1, [r7, #4]
 8001220:	4618      	mov	r0, r3
 8001222:	f009 fbed 	bl	800aa00 <strncpy>
    queueRear = (queueRear + 1) % QUEUE_SIZE;
 8001226:	4b0c      	ldr	r3, [pc, #48]	; (8001258 <Enqueue+0x58>)
 8001228:	781b      	ldrb	r3, [r3, #0]
 800122a:	b2db      	uxtb	r3, r3
 800122c:	3301      	adds	r3, #1
 800122e:	4a0c      	ldr	r2, [pc, #48]	; (8001260 <Enqueue+0x60>)
 8001230:	fb82 1203 	smull	r1, r2, r2, r3
 8001234:	1151      	asrs	r1, r2, #5
 8001236:	17da      	asrs	r2, r3, #31
 8001238:	1a8a      	subs	r2, r1, r2
 800123a:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 800123e:	fb01 f202 	mul.w	r2, r1, r2
 8001242:	1a9a      	subs	r2, r3, r2
 8001244:	b2d2      	uxtb	r2, r2
 8001246:	4b04      	ldr	r3, [pc, #16]	; (8001258 <Enqueue+0x58>)
 8001248:	701a      	strb	r2, [r3, #0]
    queueFlag = 1;  // Set the flag to indicate there's something in the queue
 800124a:	4b06      	ldr	r3, [pc, #24]	; (8001264 <Enqueue+0x64>)
 800124c:	2201      	movs	r2, #1
 800124e:	701a      	strb	r2, [r3, #0]
}
 8001250:	bf00      	nop
 8001252:	3708      	adds	r7, #8
 8001254:	46bd      	mov	sp, r7
 8001256:	bd80      	pop	{r7, pc}
 8001258:	20007b98 	.word	0x20007b98
 800125c:	20000668 	.word	0x20000668
 8001260:	10624dd3 	.word	0x10624dd3
 8001264:	20000009 	.word	0x20000009

08001268 <GCodeEnqueueFromCard>:

        }
    }
}
void GCodeEnqueueFromCard(void)// will add all the lines from test.txt file to the queueue, so they can m=be read and dequeued once they are printed.
  {
 8001268:	b580      	push	{r7, lr}
 800126a:	b08e      	sub	sp, #56	; 0x38
 800126c:	af00      	add	r7, sp, #0
	myprintf("Starting Queues.\r\n");
 800126e:	482b      	ldr	r0, [pc, #172]	; (800131c <GCodeEnqueueFromCard+0xb4>)
 8001270:	f7ff ff4e 	bl	8001110 <myprintf>
	HAL_Delay(2000);
 8001274:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8001278:	f000 fa94 	bl	80017a4 <HAL_Delay>
  	fres = f_open(&fil, "test.txt", FA_READ);
 800127c:	2201      	movs	r2, #1
 800127e:	4928      	ldr	r1, [pc, #160]	; (8001320 <GCodeEnqueueFromCard+0xb8>)
 8001280:	4828      	ldr	r0, [pc, #160]	; (8001324 <GCodeEnqueueFromCard+0xbc>)
 8001282:	f005 fa8d 	bl	80067a0 <f_open>
 8001286:	4603      	mov	r3, r0
 8001288:	461a      	mov	r2, r3
 800128a:	4b27      	ldr	r3, [pc, #156]	; (8001328 <GCodeEnqueueFromCard+0xc0>)
 800128c:	701a      	strb	r2, [r3, #0]
  	  if (fres != FR_OK) {
 800128e:	4b26      	ldr	r3, [pc, #152]	; (8001328 <GCodeEnqueueFromCard+0xc0>)
 8001290:	781b      	ldrb	r3, [r3, #0]
 8001292:	2b00      	cmp	r3, #0
 8001294:	d006      	beq.n	80012a4 <GCodeEnqueueFromCard+0x3c>
  	      myprintf("f_open error (%i)\r\n", fres);
 8001296:	4b24      	ldr	r3, [pc, #144]	; (8001328 <GCodeEnqueueFromCard+0xc0>)
 8001298:	781b      	ldrb	r3, [r3, #0]
 800129a:	4619      	mov	r1, r3
 800129c:	4823      	ldr	r0, [pc, #140]	; (800132c <GCodeEnqueueFromCard+0xc4>)
 800129e:	f7ff ff37 	bl	8001110 <myprintf>
  	      while (1);
 80012a2:	e7fe      	b.n	80012a2 <GCodeEnqueueFromCard+0x3a>
  	  }
  	  myprintf("Reading from 'test.txt'\r\n");
 80012a4:	4822      	ldr	r0, [pc, #136]	; (8001330 <GCodeEnqueueFromCard+0xc8>)
 80012a6:	f7ff ff33 	bl	8001110 <myprintf>
  	  TCHAR* rres;

  	  while (1) {


  	      rres = f_gets((TCHAR*)readBuf, sizeof(readBuf), &fil);
 80012aa:	463b      	mov	r3, r7
 80012ac:	4a1d      	ldr	r2, [pc, #116]	; (8001324 <GCodeEnqueueFromCard+0xbc>)
 80012ae:	2132      	movs	r1, #50	; 0x32
 80012b0:	4618      	mov	r0, r3
 80012b2:	f005 ff1c 	bl	80070ee <f_gets>
 80012b6:	6378      	str	r0, [r7, #52]	; 0x34

  	      // Check if a line was successfully read
  	      if (rres != 0) {
 80012b8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80012ba:	2b00      	cmp	r3, #0
 80012bc:	d014      	beq.n	80012e8 <GCodeEnqueueFromCard+0x80>

  	          // Add the line to the queue
  	          Enqueue((const char*)readBuf);
 80012be:	463b      	mov	r3, r7
 80012c0:	4618      	mov	r0, r3
 80012c2:	f7ff ff9d 	bl	8001200 <Enqueue>
  	          myprintf("Enqueued Gcode Line %lu: %s\r", lineNumber, readBuf);
 80012c6:	4b1b      	ldr	r3, [pc, #108]	; (8001334 <GCodeEnqueueFromCard+0xcc>)
 80012c8:	781b      	ldrb	r3, [r3, #0]
 80012ca:	b2db      	uxtb	r3, r3
 80012cc:	4619      	mov	r1, r3
 80012ce:	463b      	mov	r3, r7
 80012d0:	461a      	mov	r2, r3
 80012d2:	4819      	ldr	r0, [pc, #100]	; (8001338 <GCodeEnqueueFromCard+0xd0>)
 80012d4:	f7ff ff1c 	bl	8001110 <myprintf>

  	          // Optionally, introduce a delay before reading the next line
  	          lineNumber++;
 80012d8:	4b16      	ldr	r3, [pc, #88]	; (8001334 <GCodeEnqueueFromCard+0xcc>)
 80012da:	781b      	ldrb	r3, [r3, #0]
 80012dc:	b2db      	uxtb	r3, r3
 80012de:	3301      	adds	r3, #1
 80012e0:	b2da      	uxtb	r2, r3
 80012e2:	4b14      	ldr	r3, [pc, #80]	; (8001334 <GCodeEnqueueFromCard+0xcc>)
 80012e4:	701a      	strb	r2, [r3, #0]
 80012e6:	e7e0      	b.n	80012aa <GCodeEnqueueFromCard+0x42>
  	      } else {
  	          // If we reach the end of the file, break out of the loop
  	          if (f_eof(&fil)) {
 80012e8:	4b0e      	ldr	r3, [pc, #56]	; (8001324 <GCodeEnqueueFromCard+0xbc>)
 80012ea:	699a      	ldr	r2, [r3, #24]
 80012ec:	4b0d      	ldr	r3, [pc, #52]	; (8001324 <GCodeEnqueueFromCard+0xbc>)
 80012ee:	68db      	ldr	r3, [r3, #12]
 80012f0:	429a      	cmp	r2, r3
 80012f2:	d106      	bne.n	8001302 <GCodeEnqueueFromCard+0x9a>
  	        	  lineNumber=1;
 80012f4:	4b0f      	ldr	r3, [pc, #60]	; (8001334 <GCodeEnqueueFromCard+0xcc>)
 80012f6:	2201      	movs	r2, #1
 80012f8:	701a      	strb	r2, [r3, #0]
  	        	  myprintf("Finished Enqueing");
 80012fa:	4810      	ldr	r0, [pc, #64]	; (800133c <GCodeEnqueueFromCard+0xd4>)
 80012fc:	f7ff ff08 	bl	8001110 <myprintf>
  	              break;
 8001300:	e005      	b.n	800130e <GCodeEnqueueFromCard+0xa6>
  	          } else {
  	              myprintf("f_gets error (%i)\r\n", fres);
 8001302:	4b09      	ldr	r3, [pc, #36]	; (8001328 <GCodeEnqueueFromCard+0xc0>)
 8001304:	781b      	ldrb	r3, [r3, #0]
 8001306:	4619      	mov	r1, r3
 8001308:	480d      	ldr	r0, [pc, #52]	; (8001340 <GCodeEnqueueFromCard+0xd8>)
 800130a:	f7ff ff01 	bl	8001110 <myprintf>
  	          }
  	      }
  	  }

  	  //Be a tidy kiwi - don't forget to close your file!
  	  f_close(&fil);
 800130e:	4805      	ldr	r0, [pc, #20]	; (8001324 <GCodeEnqueueFromCard+0xbc>)
 8001310:	f005 fe02 	bl	8006f18 <f_close>


  }
 8001314:	bf00      	nop
 8001316:	3738      	adds	r7, #56	; 0x38
 8001318:	46bd      	mov	sp, r7
 800131a:	bd80      	pop	{r7, pc}
 800131c:	0800b42c 	.word	0x0800b42c
 8001320:	0800b440 	.word	0x0800b440
 8001324:	20000434 	.word	0x20000434
 8001328:	20000664 	.word	0x20000664
 800132c:	0800b44c 	.word	0x0800b44c
 8001330:	0800b460 	.word	0x0800b460
 8001334:	20000008 	.word	0x20000008
 8001338:	0800b47c 	.word	0x0800b47c
 800133c:	0800b49c 	.word	0x0800b49c
 8001340:	0800b4b0 	.word	0x0800b4b0

08001344 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001344:	b580      	push	{r7, lr}
 8001346:	b082      	sub	sp, #8
 8001348:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800134a:	4b11      	ldr	r3, [pc, #68]	; (8001390 <HAL_MspInit+0x4c>)
 800134c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800134e:	4a10      	ldr	r2, [pc, #64]	; (8001390 <HAL_MspInit+0x4c>)
 8001350:	f043 0301 	orr.w	r3, r3, #1
 8001354:	6613      	str	r3, [r2, #96]	; 0x60
 8001356:	4b0e      	ldr	r3, [pc, #56]	; (8001390 <HAL_MspInit+0x4c>)
 8001358:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800135a:	f003 0301 	and.w	r3, r3, #1
 800135e:	607b      	str	r3, [r7, #4]
 8001360:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001362:	4b0b      	ldr	r3, [pc, #44]	; (8001390 <HAL_MspInit+0x4c>)
 8001364:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001366:	4a0a      	ldr	r2, [pc, #40]	; (8001390 <HAL_MspInit+0x4c>)
 8001368:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800136c:	6593      	str	r3, [r2, #88]	; 0x58
 800136e:	4b08      	ldr	r3, [pc, #32]	; (8001390 <HAL_MspInit+0x4c>)
 8001370:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001372:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001376:	603b      	str	r3, [r7, #0]
 8001378:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800137a:	2200      	movs	r2, #0
 800137c:	210f      	movs	r1, #15
 800137e:	f06f 0001 	mvn.w	r0, #1
 8001382:	f000 faeb 	bl	800195c <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001386:	bf00      	nop
 8001388:	3708      	adds	r7, #8
 800138a:	46bd      	mov	sp, r7
 800138c:	bd80      	pop	{r7, pc}
 800138e:	bf00      	nop
 8001390:	40021000 	.word	0x40021000

08001394 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001394:	b580      	push	{r7, lr}
 8001396:	b08a      	sub	sp, #40	; 0x28
 8001398:	af00      	add	r7, sp, #0
 800139a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800139c:	f107 0314 	add.w	r3, r7, #20
 80013a0:	2200      	movs	r2, #0
 80013a2:	601a      	str	r2, [r3, #0]
 80013a4:	605a      	str	r2, [r3, #4]
 80013a6:	609a      	str	r2, [r3, #8]
 80013a8:	60da      	str	r2, [r3, #12]
 80013aa:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 80013ac:	687b      	ldr	r3, [r7, #4]
 80013ae:	681b      	ldr	r3, [r3, #0]
 80013b0:	4a17      	ldr	r2, [pc, #92]	; (8001410 <HAL_SPI_MspInit+0x7c>)
 80013b2:	4293      	cmp	r3, r2
 80013b4:	d128      	bne.n	8001408 <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80013b6:	4b17      	ldr	r3, [pc, #92]	; (8001414 <HAL_SPI_MspInit+0x80>)
 80013b8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80013ba:	4a16      	ldr	r2, [pc, #88]	; (8001414 <HAL_SPI_MspInit+0x80>)
 80013bc:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80013c0:	6613      	str	r3, [r2, #96]	; 0x60
 80013c2:	4b14      	ldr	r3, [pc, #80]	; (8001414 <HAL_SPI_MspInit+0x80>)
 80013c4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80013c6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80013ca:	613b      	str	r3, [r7, #16]
 80013cc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80013ce:	4b11      	ldr	r3, [pc, #68]	; (8001414 <HAL_SPI_MspInit+0x80>)
 80013d0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80013d2:	4a10      	ldr	r2, [pc, #64]	; (8001414 <HAL_SPI_MspInit+0x80>)
 80013d4:	f043 0301 	orr.w	r3, r3, #1
 80013d8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80013da:	4b0e      	ldr	r3, [pc, #56]	; (8001414 <HAL_SPI_MspInit+0x80>)
 80013dc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80013de:	f003 0301 	and.w	r3, r3, #1
 80013e2:	60fb      	str	r3, [r7, #12]
 80013e4:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = SD_SCK_Pin|SD_MISO_Pin|SD_MOSI_Pin;
 80013e6:	23e0      	movs	r3, #224	; 0xe0
 80013e8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013ea:	2302      	movs	r3, #2
 80013ec:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013ee:	2300      	movs	r3, #0
 80013f0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80013f2:	2303      	movs	r3, #3
 80013f4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80013f6:	2305      	movs	r3, #5
 80013f8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80013fa:	f107 0314 	add.w	r3, r7, #20
 80013fe:	4619      	mov	r1, r3
 8001400:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001404:	f000 fad4 	bl	80019b0 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8001408:	bf00      	nop
 800140a:	3728      	adds	r7, #40	; 0x28
 800140c:	46bd      	mov	sp, r7
 800140e:	bd80      	pop	{r7, pc}
 8001410:	40013000 	.word	0x40013000
 8001414:	40021000 	.word	0x40021000

08001418 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001418:	b480      	push	{r7}
 800141a:	b085      	sub	sp, #20
 800141c:	af00      	add	r7, sp, #0
 800141e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8001420:	687b      	ldr	r3, [r7, #4]
 8001422:	681b      	ldr	r3, [r3, #0]
 8001424:	4a0a      	ldr	r2, [pc, #40]	; (8001450 <HAL_TIM_Base_MspInit+0x38>)
 8001426:	4293      	cmp	r3, r2
 8001428:	d10b      	bne.n	8001442 <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800142a:	4b0a      	ldr	r3, [pc, #40]	; (8001454 <HAL_TIM_Base_MspInit+0x3c>)
 800142c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800142e:	4a09      	ldr	r2, [pc, #36]	; (8001454 <HAL_TIM_Base_MspInit+0x3c>)
 8001430:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001434:	6613      	str	r3, [r2, #96]	; 0x60
 8001436:	4b07      	ldr	r3, [pc, #28]	; (8001454 <HAL_TIM_Base_MspInit+0x3c>)
 8001438:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800143a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800143e:	60fb      	str	r3, [r7, #12]
 8001440:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 8001442:	bf00      	nop
 8001444:	3714      	adds	r7, #20
 8001446:	46bd      	mov	sp, r7
 8001448:	f85d 7b04 	ldr.w	r7, [sp], #4
 800144c:	4770      	bx	lr
 800144e:	bf00      	nop
 8001450:	40012c00 	.word	0x40012c00
 8001454:	40021000 	.word	0x40021000

08001458 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001458:	b580      	push	{r7, lr}
 800145a:	b0ac      	sub	sp, #176	; 0xb0
 800145c:	af00      	add	r7, sp, #0
 800145e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001460:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8001464:	2200      	movs	r2, #0
 8001466:	601a      	str	r2, [r3, #0]
 8001468:	605a      	str	r2, [r3, #4]
 800146a:	609a      	str	r2, [r3, #8]
 800146c:	60da      	str	r2, [r3, #12]
 800146e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001470:	f107 0314 	add.w	r3, r7, #20
 8001474:	2288      	movs	r2, #136	; 0x88
 8001476:	2100      	movs	r1, #0
 8001478:	4618      	mov	r0, r3
 800147a:	f009 fab9 	bl	800a9f0 <memset>
  if(huart->Instance==USART2)
 800147e:	687b      	ldr	r3, [r7, #4]
 8001480:	681b      	ldr	r3, [r3, #0]
 8001482:	4a21      	ldr	r2, [pc, #132]	; (8001508 <HAL_UART_MspInit+0xb0>)
 8001484:	4293      	cmp	r3, r2
 8001486:	d13b      	bne.n	8001500 <HAL_UART_MspInit+0xa8>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8001488:	2302      	movs	r3, #2
 800148a:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 800148c:	2300      	movs	r3, #0
 800148e:	653b      	str	r3, [r7, #80]	; 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001490:	f107 0314 	add.w	r3, r7, #20
 8001494:	4618      	mov	r0, r3
 8001496:	f001 fafb 	bl	8002a90 <HAL_RCCEx_PeriphCLKConfig>
 800149a:	4603      	mov	r3, r0
 800149c:	2b00      	cmp	r3, #0
 800149e:	d001      	beq.n	80014a4 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 80014a0:	f7ff fe31 	bl	8001106 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80014a4:	4b19      	ldr	r3, [pc, #100]	; (800150c <HAL_UART_MspInit+0xb4>)
 80014a6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80014a8:	4a18      	ldr	r2, [pc, #96]	; (800150c <HAL_UART_MspInit+0xb4>)
 80014aa:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80014ae:	6593      	str	r3, [r2, #88]	; 0x58
 80014b0:	4b16      	ldr	r3, [pc, #88]	; (800150c <HAL_UART_MspInit+0xb4>)
 80014b2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80014b4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80014b8:	613b      	str	r3, [r7, #16]
 80014ba:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80014bc:	4b13      	ldr	r3, [pc, #76]	; (800150c <HAL_UART_MspInit+0xb4>)
 80014be:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80014c0:	4a12      	ldr	r2, [pc, #72]	; (800150c <HAL_UART_MspInit+0xb4>)
 80014c2:	f043 0301 	orr.w	r3, r3, #1
 80014c6:	64d3      	str	r3, [r2, #76]	; 0x4c
 80014c8:	4b10      	ldr	r3, [pc, #64]	; (800150c <HAL_UART_MspInit+0xb4>)
 80014ca:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80014cc:	f003 0301 	and.w	r3, r3, #1
 80014d0:	60fb      	str	r3, [r7, #12]
 80014d2:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80014d4:	230c      	movs	r3, #12
 80014d6:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014da:	2302      	movs	r3, #2
 80014dc:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014e0:	2300      	movs	r3, #0
 80014e2:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80014e6:	2303      	movs	r3, #3
 80014e8:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80014ec:	2307      	movs	r3, #7
 80014ee:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80014f2:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80014f6:	4619      	mov	r1, r3
 80014f8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80014fc:	f000 fa58 	bl	80019b0 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8001500:	bf00      	nop
 8001502:	37b0      	adds	r7, #176	; 0xb0
 8001504:	46bd      	mov	sp, r7
 8001506:	bd80      	pop	{r7, pc}
 8001508:	40004400 	.word	0x40004400
 800150c:	40021000 	.word	0x40021000

08001510 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001510:	b580      	push	{r7, lr}
 8001512:	b08e      	sub	sp, #56	; 0x38
 8001514:	af00      	add	r7, sp, #0
 8001516:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler;

  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status = HAL_OK;
 8001518:	2300      	movs	r3, #0
 800151a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33

  /* Enable TIM2 clock */
  __HAL_RCC_TIM2_CLK_ENABLE();
 800151e:	4b34      	ldr	r3, [pc, #208]	; (80015f0 <HAL_InitTick+0xe0>)
 8001520:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001522:	4a33      	ldr	r2, [pc, #204]	; (80015f0 <HAL_InitTick+0xe0>)
 8001524:	f043 0301 	orr.w	r3, r3, #1
 8001528:	6593      	str	r3, [r2, #88]	; 0x58
 800152a:	4b31      	ldr	r3, [pc, #196]	; (80015f0 <HAL_InitTick+0xe0>)
 800152c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800152e:	f003 0301 	and.w	r3, r3, #1
 8001532:	60fb      	str	r3, [r7, #12]
 8001534:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001536:	f107 0210 	add.w	r2, r7, #16
 800153a:	f107 0314 	add.w	r3, r7, #20
 800153e:	4611      	mov	r1, r2
 8001540:	4618      	mov	r0, r3
 8001542:	f001 fa13 	bl	800296c <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8001546:	6a3b      	ldr	r3, [r7, #32]
 8001548:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute TIM2 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 800154a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800154c:	2b00      	cmp	r3, #0
 800154e:	d103      	bne.n	8001558 <HAL_InitTick+0x48>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8001550:	f001 f9e0 	bl	8002914 <HAL_RCC_GetPCLK1Freq>
 8001554:	6378      	str	r0, [r7, #52]	; 0x34
 8001556:	e004      	b.n	8001562 <HAL_InitTick+0x52>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8001558:	f001 f9dc 	bl	8002914 <HAL_RCC_GetPCLK1Freq>
 800155c:	4603      	mov	r3, r0
 800155e:	005b      	lsls	r3, r3, #1
 8001560:	637b      	str	r3, [r7, #52]	; 0x34
  }

  /* Compute the prescaler value to have TIM2 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001562:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001564:	4a23      	ldr	r2, [pc, #140]	; (80015f4 <HAL_InitTick+0xe4>)
 8001566:	fba2 2303 	umull	r2, r3, r2, r3
 800156a:	0c9b      	lsrs	r3, r3, #18
 800156c:	3b01      	subs	r3, #1
 800156e:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM2 */
  htim2.Instance = TIM2;
 8001570:	4b21      	ldr	r3, [pc, #132]	; (80015f8 <HAL_InitTick+0xe8>)
 8001572:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001576:	601a      	str	r2, [r3, #0]
  + Period = [(TIM2CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim2.Init.Period = (1000000U / 1000U) - 1U;
 8001578:	4b1f      	ldr	r3, [pc, #124]	; (80015f8 <HAL_InitTick+0xe8>)
 800157a:	f240 32e7 	movw	r2, #999	; 0x3e7
 800157e:	60da      	str	r2, [r3, #12]
  htim2.Init.Prescaler = uwPrescalerValue;
 8001580:	4a1d      	ldr	r2, [pc, #116]	; (80015f8 <HAL_InitTick+0xe8>)
 8001582:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001584:	6053      	str	r3, [r2, #4]
  htim2.Init.ClockDivision = 0;
 8001586:	4b1c      	ldr	r3, [pc, #112]	; (80015f8 <HAL_InitTick+0xe8>)
 8001588:	2200      	movs	r2, #0
 800158a:	611a      	str	r2, [r3, #16]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800158c:	4b1a      	ldr	r3, [pc, #104]	; (80015f8 <HAL_InitTick+0xe8>)
 800158e:	2200      	movs	r2, #0
 8001590:	609a      	str	r2, [r3, #8]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001592:	4b19      	ldr	r3, [pc, #100]	; (80015f8 <HAL_InitTick+0xe8>)
 8001594:	2200      	movs	r2, #0
 8001596:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim2);
 8001598:	4817      	ldr	r0, [pc, #92]	; (80015f8 <HAL_InitTick+0xe8>)
 800159a:	f001 ffd8 	bl	800354e <HAL_TIM_Base_Init>
 800159e:	4603      	mov	r3, r0
 80015a0:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
  if (status == HAL_OK)
 80015a4:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 80015a8:	2b00      	cmp	r3, #0
 80015aa:	d11b      	bne.n	80015e4 <HAL_InitTick+0xd4>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim2);
 80015ac:	4812      	ldr	r0, [pc, #72]	; (80015f8 <HAL_InitTick+0xe8>)
 80015ae:	f002 f8b5 	bl	800371c <HAL_TIM_Base_Start_IT>
 80015b2:	4603      	mov	r3, r0
 80015b4:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
    if (status == HAL_OK)
 80015b8:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 80015bc:	2b00      	cmp	r3, #0
 80015be:	d111      	bne.n	80015e4 <HAL_InitTick+0xd4>
    {
    /* Enable the TIM2 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80015c0:	201c      	movs	r0, #28
 80015c2:	f000 f9e7 	bl	8001994 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80015c6:	687b      	ldr	r3, [r7, #4]
 80015c8:	2b0f      	cmp	r3, #15
 80015ca:	d808      	bhi.n	80015de <HAL_InitTick+0xce>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM2_IRQn, TickPriority, 0U);
 80015cc:	2200      	movs	r2, #0
 80015ce:	6879      	ldr	r1, [r7, #4]
 80015d0:	201c      	movs	r0, #28
 80015d2:	f000 f9c3 	bl	800195c <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80015d6:	4a09      	ldr	r2, [pc, #36]	; (80015fc <HAL_InitTick+0xec>)
 80015d8:	687b      	ldr	r3, [r7, #4]
 80015da:	6013      	str	r3, [r2, #0]
 80015dc:	e002      	b.n	80015e4 <HAL_InitTick+0xd4>
      }
      else
      {
        status = HAL_ERROR;
 80015de:	2301      	movs	r3, #1
 80015e0:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
      }
    }
  }

 /* Return function status */
  return status;
 80015e4:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
}
 80015e8:	4618      	mov	r0, r3
 80015ea:	3738      	adds	r7, #56	; 0x38
 80015ec:	46bd      	mov	sp, r7
 80015ee:	bd80      	pop	{r7, pc}
 80015f0:	40021000 	.word	0x40021000
 80015f4:	431bde83 	.word	0x431bde83
 80015f8:	20007c9c 	.word	0x20007c9c
 80015fc:	20000010 	.word	0x20000010

08001600 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001600:	b480      	push	{r7}
 8001602:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001604:	e7fe      	b.n	8001604 <NMI_Handler+0x4>

08001606 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001606:	b480      	push	{r7}
 8001608:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800160a:	e7fe      	b.n	800160a <HardFault_Handler+0x4>

0800160c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800160c:	b480      	push	{r7}
 800160e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001610:	e7fe      	b.n	8001610 <MemManage_Handler+0x4>

08001612 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001612:	b480      	push	{r7}
 8001614:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001616:	e7fe      	b.n	8001616 <BusFault_Handler+0x4>

08001618 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001618:	b480      	push	{r7}
 800161a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800161c:	e7fe      	b.n	800161c <UsageFault_Handler+0x4>

0800161e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800161e:	b480      	push	{r7}
 8001620:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001622:	bf00      	nop
 8001624:	46bd      	mov	sp, r7
 8001626:	f85d 7b04 	ldr.w	r7, [sp], #4
 800162a:	4770      	bx	lr

0800162c <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 800162c:	b580      	push	{r7, lr}
 800162e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001630:	4802      	ldr	r0, [pc, #8]	; (800163c <TIM2_IRQHandler+0x10>)
 8001632:	f002 f8e3 	bl	80037fc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001636:	bf00      	nop
 8001638:	bd80      	pop	{r7, pc}
 800163a:	bf00      	nop
 800163c:	20007c9c 	.word	0x20007c9c

08001640 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001640:	b580      	push	{r7, lr}
 8001642:	b086      	sub	sp, #24
 8001644:	af00      	add	r7, sp, #0
 8001646:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001648:	4a14      	ldr	r2, [pc, #80]	; (800169c <_sbrk+0x5c>)
 800164a:	4b15      	ldr	r3, [pc, #84]	; (80016a0 <_sbrk+0x60>)
 800164c:	1ad3      	subs	r3, r2, r3
 800164e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001650:	697b      	ldr	r3, [r7, #20]
 8001652:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001654:	4b13      	ldr	r3, [pc, #76]	; (80016a4 <_sbrk+0x64>)
 8001656:	681b      	ldr	r3, [r3, #0]
 8001658:	2b00      	cmp	r3, #0
 800165a:	d102      	bne.n	8001662 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800165c:	4b11      	ldr	r3, [pc, #68]	; (80016a4 <_sbrk+0x64>)
 800165e:	4a12      	ldr	r2, [pc, #72]	; (80016a8 <_sbrk+0x68>)
 8001660:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001662:	4b10      	ldr	r3, [pc, #64]	; (80016a4 <_sbrk+0x64>)
 8001664:	681a      	ldr	r2, [r3, #0]
 8001666:	687b      	ldr	r3, [r7, #4]
 8001668:	4413      	add	r3, r2
 800166a:	693a      	ldr	r2, [r7, #16]
 800166c:	429a      	cmp	r2, r3
 800166e:	d207      	bcs.n	8001680 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001670:	f009 f9da 	bl	800aa28 <__errno>
 8001674:	4603      	mov	r3, r0
 8001676:	220c      	movs	r2, #12
 8001678:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800167a:	f04f 33ff 	mov.w	r3, #4294967295
 800167e:	e009      	b.n	8001694 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001680:	4b08      	ldr	r3, [pc, #32]	; (80016a4 <_sbrk+0x64>)
 8001682:	681b      	ldr	r3, [r3, #0]
 8001684:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001686:	4b07      	ldr	r3, [pc, #28]	; (80016a4 <_sbrk+0x64>)
 8001688:	681a      	ldr	r2, [r3, #0]
 800168a:	687b      	ldr	r3, [r7, #4]
 800168c:	4413      	add	r3, r2
 800168e:	4a05      	ldr	r2, [pc, #20]	; (80016a4 <_sbrk+0x64>)
 8001690:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001692:	68fb      	ldr	r3, [r7, #12]
}
 8001694:	4618      	mov	r0, r3
 8001696:	3718      	adds	r7, #24
 8001698:	46bd      	mov	sp, r7
 800169a:	bd80      	pop	{r7, pc}
 800169c:	20018000 	.word	0x20018000
 80016a0:	00000400 	.word	0x00000400
 80016a4:	20007ce8 	.word	0x20007ce8
 80016a8:	20009f50 	.word	0x20009f50

080016ac <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 80016ac:	b480      	push	{r7}
 80016ae:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 80016b0:	4b06      	ldr	r3, [pc, #24]	; (80016cc <SystemInit+0x20>)
 80016b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80016b6:	4a05      	ldr	r2, [pc, #20]	; (80016cc <SystemInit+0x20>)
 80016b8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80016bc:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 80016c0:	bf00      	nop
 80016c2:	46bd      	mov	sp, r7
 80016c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016c8:	4770      	bx	lr
 80016ca:	bf00      	nop
 80016cc:	e000ed00 	.word	0xe000ed00

080016d0 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 80016d0:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001708 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 80016d4:	f7ff ffea 	bl	80016ac <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80016d8:	480c      	ldr	r0, [pc, #48]	; (800170c <LoopForever+0x6>)
  ldr r1, =_edata
 80016da:	490d      	ldr	r1, [pc, #52]	; (8001710 <LoopForever+0xa>)
  ldr r2, =_sidata
 80016dc:	4a0d      	ldr	r2, [pc, #52]	; (8001714 <LoopForever+0xe>)
  movs r3, #0
 80016de:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80016e0:	e002      	b.n	80016e8 <LoopCopyDataInit>

080016e2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80016e2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80016e4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80016e6:	3304      	adds	r3, #4

080016e8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80016e8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80016ea:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80016ec:	d3f9      	bcc.n	80016e2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80016ee:	4a0a      	ldr	r2, [pc, #40]	; (8001718 <LoopForever+0x12>)
  ldr r4, =_ebss
 80016f0:	4c0a      	ldr	r4, [pc, #40]	; (800171c <LoopForever+0x16>)
  movs r3, #0
 80016f2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80016f4:	e001      	b.n	80016fa <LoopFillZerobss>

080016f6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80016f6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80016f8:	3204      	adds	r2, #4

080016fa <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80016fa:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80016fc:	d3fb      	bcc.n	80016f6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80016fe:	f009 f999 	bl	800aa34 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001702:	f7ff fa0f 	bl	8000b24 <main>

08001706 <LoopForever>:

LoopForever:
    b LoopForever
 8001706:	e7fe      	b.n	8001706 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8001708:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 800170c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001710:	20000080 	.word	0x20000080
  ldr r2, =_sidata
 8001714:	0800b71c 	.word	0x0800b71c
  ldr r2, =_sbss
 8001718:	20000080 	.word	0x20000080
  ldr r4, =_ebss
 800171c:	20009f4c 	.word	0x20009f4c

08001720 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001720:	e7fe      	b.n	8001720 <ADC1_2_IRQHandler>
	...

08001724 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001724:	b580      	push	{r7, lr}
 8001726:	b082      	sub	sp, #8
 8001728:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800172a:	2300      	movs	r3, #0
 800172c:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800172e:	4b0c      	ldr	r3, [pc, #48]	; (8001760 <HAL_Init+0x3c>)
 8001730:	681b      	ldr	r3, [r3, #0]
 8001732:	4a0b      	ldr	r2, [pc, #44]	; (8001760 <HAL_Init+0x3c>)
 8001734:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001738:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800173a:	2003      	movs	r0, #3
 800173c:	f000 f903 	bl	8001946 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001740:	200f      	movs	r0, #15
 8001742:	f7ff fee5 	bl	8001510 <HAL_InitTick>
 8001746:	4603      	mov	r3, r0
 8001748:	2b00      	cmp	r3, #0
 800174a:	d002      	beq.n	8001752 <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 800174c:	2301      	movs	r3, #1
 800174e:	71fb      	strb	r3, [r7, #7]
 8001750:	e001      	b.n	8001756 <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001752:	f7ff fdf7 	bl	8001344 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001756:	79fb      	ldrb	r3, [r7, #7]
}
 8001758:	4618      	mov	r0, r3
 800175a:	3708      	adds	r7, #8
 800175c:	46bd      	mov	sp, r7
 800175e:	bd80      	pop	{r7, pc}
 8001760:	40022000 	.word	0x40022000

08001764 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001764:	b480      	push	{r7}
 8001766:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001768:	4b06      	ldr	r3, [pc, #24]	; (8001784 <HAL_IncTick+0x20>)
 800176a:	781b      	ldrb	r3, [r3, #0]
 800176c:	461a      	mov	r2, r3
 800176e:	4b06      	ldr	r3, [pc, #24]	; (8001788 <HAL_IncTick+0x24>)
 8001770:	681b      	ldr	r3, [r3, #0]
 8001772:	4413      	add	r3, r2
 8001774:	4a04      	ldr	r2, [pc, #16]	; (8001788 <HAL_IncTick+0x24>)
 8001776:	6013      	str	r3, [r2, #0]
}
 8001778:	bf00      	nop
 800177a:	46bd      	mov	sp, r7
 800177c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001780:	4770      	bx	lr
 8001782:	bf00      	nop
 8001784:	20000014 	.word	0x20000014
 8001788:	20007cec 	.word	0x20007cec

0800178c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800178c:	b480      	push	{r7}
 800178e:	af00      	add	r7, sp, #0
  return uwTick;
 8001790:	4b03      	ldr	r3, [pc, #12]	; (80017a0 <HAL_GetTick+0x14>)
 8001792:	681b      	ldr	r3, [r3, #0]
}
 8001794:	4618      	mov	r0, r3
 8001796:	46bd      	mov	sp, r7
 8001798:	f85d 7b04 	ldr.w	r7, [sp], #4
 800179c:	4770      	bx	lr
 800179e:	bf00      	nop
 80017a0:	20007cec 	.word	0x20007cec

080017a4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80017a4:	b580      	push	{r7, lr}
 80017a6:	b084      	sub	sp, #16
 80017a8:	af00      	add	r7, sp, #0
 80017aa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80017ac:	f7ff ffee 	bl	800178c <HAL_GetTick>
 80017b0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80017b2:	687b      	ldr	r3, [r7, #4]
 80017b4:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 80017b6:	68fb      	ldr	r3, [r7, #12]
 80017b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80017bc:	d005      	beq.n	80017ca <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 80017be:	4b0a      	ldr	r3, [pc, #40]	; (80017e8 <HAL_Delay+0x44>)
 80017c0:	781b      	ldrb	r3, [r3, #0]
 80017c2:	461a      	mov	r2, r3
 80017c4:	68fb      	ldr	r3, [r7, #12]
 80017c6:	4413      	add	r3, r2
 80017c8:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80017ca:	bf00      	nop
 80017cc:	f7ff ffde 	bl	800178c <HAL_GetTick>
 80017d0:	4602      	mov	r2, r0
 80017d2:	68bb      	ldr	r3, [r7, #8]
 80017d4:	1ad3      	subs	r3, r2, r3
 80017d6:	68fa      	ldr	r2, [r7, #12]
 80017d8:	429a      	cmp	r2, r3
 80017da:	d8f7      	bhi.n	80017cc <HAL_Delay+0x28>
  {
  }
}
 80017dc:	bf00      	nop
 80017de:	bf00      	nop
 80017e0:	3710      	adds	r7, #16
 80017e2:	46bd      	mov	sp, r7
 80017e4:	bd80      	pop	{r7, pc}
 80017e6:	bf00      	nop
 80017e8:	20000014 	.word	0x20000014

080017ec <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80017ec:	b480      	push	{r7}
 80017ee:	b085      	sub	sp, #20
 80017f0:	af00      	add	r7, sp, #0
 80017f2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	f003 0307 	and.w	r3, r3, #7
 80017fa:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80017fc:	4b0c      	ldr	r3, [pc, #48]	; (8001830 <__NVIC_SetPriorityGrouping+0x44>)
 80017fe:	68db      	ldr	r3, [r3, #12]
 8001800:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001802:	68ba      	ldr	r2, [r7, #8]
 8001804:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001808:	4013      	ands	r3, r2
 800180a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800180c:	68fb      	ldr	r3, [r7, #12]
 800180e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001810:	68bb      	ldr	r3, [r7, #8]
 8001812:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001814:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001818:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800181c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800181e:	4a04      	ldr	r2, [pc, #16]	; (8001830 <__NVIC_SetPriorityGrouping+0x44>)
 8001820:	68bb      	ldr	r3, [r7, #8]
 8001822:	60d3      	str	r3, [r2, #12]
}
 8001824:	bf00      	nop
 8001826:	3714      	adds	r7, #20
 8001828:	46bd      	mov	sp, r7
 800182a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800182e:	4770      	bx	lr
 8001830:	e000ed00 	.word	0xe000ed00

08001834 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001834:	b480      	push	{r7}
 8001836:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001838:	4b04      	ldr	r3, [pc, #16]	; (800184c <__NVIC_GetPriorityGrouping+0x18>)
 800183a:	68db      	ldr	r3, [r3, #12]
 800183c:	0a1b      	lsrs	r3, r3, #8
 800183e:	f003 0307 	and.w	r3, r3, #7
}
 8001842:	4618      	mov	r0, r3
 8001844:	46bd      	mov	sp, r7
 8001846:	f85d 7b04 	ldr.w	r7, [sp], #4
 800184a:	4770      	bx	lr
 800184c:	e000ed00 	.word	0xe000ed00

08001850 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001850:	b480      	push	{r7}
 8001852:	b083      	sub	sp, #12
 8001854:	af00      	add	r7, sp, #0
 8001856:	4603      	mov	r3, r0
 8001858:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800185a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800185e:	2b00      	cmp	r3, #0
 8001860:	db0b      	blt.n	800187a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001862:	79fb      	ldrb	r3, [r7, #7]
 8001864:	f003 021f 	and.w	r2, r3, #31
 8001868:	4907      	ldr	r1, [pc, #28]	; (8001888 <__NVIC_EnableIRQ+0x38>)
 800186a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800186e:	095b      	lsrs	r3, r3, #5
 8001870:	2001      	movs	r0, #1
 8001872:	fa00 f202 	lsl.w	r2, r0, r2
 8001876:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800187a:	bf00      	nop
 800187c:	370c      	adds	r7, #12
 800187e:	46bd      	mov	sp, r7
 8001880:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001884:	4770      	bx	lr
 8001886:	bf00      	nop
 8001888:	e000e100 	.word	0xe000e100

0800188c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800188c:	b480      	push	{r7}
 800188e:	b083      	sub	sp, #12
 8001890:	af00      	add	r7, sp, #0
 8001892:	4603      	mov	r3, r0
 8001894:	6039      	str	r1, [r7, #0]
 8001896:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001898:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800189c:	2b00      	cmp	r3, #0
 800189e:	db0a      	blt.n	80018b6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80018a0:	683b      	ldr	r3, [r7, #0]
 80018a2:	b2da      	uxtb	r2, r3
 80018a4:	490c      	ldr	r1, [pc, #48]	; (80018d8 <__NVIC_SetPriority+0x4c>)
 80018a6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018aa:	0112      	lsls	r2, r2, #4
 80018ac:	b2d2      	uxtb	r2, r2
 80018ae:	440b      	add	r3, r1
 80018b0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80018b4:	e00a      	b.n	80018cc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80018b6:	683b      	ldr	r3, [r7, #0]
 80018b8:	b2da      	uxtb	r2, r3
 80018ba:	4908      	ldr	r1, [pc, #32]	; (80018dc <__NVIC_SetPriority+0x50>)
 80018bc:	79fb      	ldrb	r3, [r7, #7]
 80018be:	f003 030f 	and.w	r3, r3, #15
 80018c2:	3b04      	subs	r3, #4
 80018c4:	0112      	lsls	r2, r2, #4
 80018c6:	b2d2      	uxtb	r2, r2
 80018c8:	440b      	add	r3, r1
 80018ca:	761a      	strb	r2, [r3, #24]
}
 80018cc:	bf00      	nop
 80018ce:	370c      	adds	r7, #12
 80018d0:	46bd      	mov	sp, r7
 80018d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018d6:	4770      	bx	lr
 80018d8:	e000e100 	.word	0xe000e100
 80018dc:	e000ed00 	.word	0xe000ed00

080018e0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80018e0:	b480      	push	{r7}
 80018e2:	b089      	sub	sp, #36	; 0x24
 80018e4:	af00      	add	r7, sp, #0
 80018e6:	60f8      	str	r0, [r7, #12]
 80018e8:	60b9      	str	r1, [r7, #8]
 80018ea:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80018ec:	68fb      	ldr	r3, [r7, #12]
 80018ee:	f003 0307 	and.w	r3, r3, #7
 80018f2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80018f4:	69fb      	ldr	r3, [r7, #28]
 80018f6:	f1c3 0307 	rsb	r3, r3, #7
 80018fa:	2b04      	cmp	r3, #4
 80018fc:	bf28      	it	cs
 80018fe:	2304      	movcs	r3, #4
 8001900:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001902:	69fb      	ldr	r3, [r7, #28]
 8001904:	3304      	adds	r3, #4
 8001906:	2b06      	cmp	r3, #6
 8001908:	d902      	bls.n	8001910 <NVIC_EncodePriority+0x30>
 800190a:	69fb      	ldr	r3, [r7, #28]
 800190c:	3b03      	subs	r3, #3
 800190e:	e000      	b.n	8001912 <NVIC_EncodePriority+0x32>
 8001910:	2300      	movs	r3, #0
 8001912:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001914:	f04f 32ff 	mov.w	r2, #4294967295
 8001918:	69bb      	ldr	r3, [r7, #24]
 800191a:	fa02 f303 	lsl.w	r3, r2, r3
 800191e:	43da      	mvns	r2, r3
 8001920:	68bb      	ldr	r3, [r7, #8]
 8001922:	401a      	ands	r2, r3
 8001924:	697b      	ldr	r3, [r7, #20]
 8001926:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001928:	f04f 31ff 	mov.w	r1, #4294967295
 800192c:	697b      	ldr	r3, [r7, #20]
 800192e:	fa01 f303 	lsl.w	r3, r1, r3
 8001932:	43d9      	mvns	r1, r3
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001938:	4313      	orrs	r3, r2
         );
}
 800193a:	4618      	mov	r0, r3
 800193c:	3724      	adds	r7, #36	; 0x24
 800193e:	46bd      	mov	sp, r7
 8001940:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001944:	4770      	bx	lr

08001946 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001946:	b580      	push	{r7, lr}
 8001948:	b082      	sub	sp, #8
 800194a:	af00      	add	r7, sp, #0
 800194c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800194e:	6878      	ldr	r0, [r7, #4]
 8001950:	f7ff ff4c 	bl	80017ec <__NVIC_SetPriorityGrouping>
}
 8001954:	bf00      	nop
 8001956:	3708      	adds	r7, #8
 8001958:	46bd      	mov	sp, r7
 800195a:	bd80      	pop	{r7, pc}

0800195c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800195c:	b580      	push	{r7, lr}
 800195e:	b086      	sub	sp, #24
 8001960:	af00      	add	r7, sp, #0
 8001962:	4603      	mov	r3, r0
 8001964:	60b9      	str	r1, [r7, #8]
 8001966:	607a      	str	r2, [r7, #4]
 8001968:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 800196a:	2300      	movs	r3, #0
 800196c:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800196e:	f7ff ff61 	bl	8001834 <__NVIC_GetPriorityGrouping>
 8001972:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001974:	687a      	ldr	r2, [r7, #4]
 8001976:	68b9      	ldr	r1, [r7, #8]
 8001978:	6978      	ldr	r0, [r7, #20]
 800197a:	f7ff ffb1 	bl	80018e0 <NVIC_EncodePriority>
 800197e:	4602      	mov	r2, r0
 8001980:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001984:	4611      	mov	r1, r2
 8001986:	4618      	mov	r0, r3
 8001988:	f7ff ff80 	bl	800188c <__NVIC_SetPriority>
}
 800198c:	bf00      	nop
 800198e:	3718      	adds	r7, #24
 8001990:	46bd      	mov	sp, r7
 8001992:	bd80      	pop	{r7, pc}

08001994 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001994:	b580      	push	{r7, lr}
 8001996:	b082      	sub	sp, #8
 8001998:	af00      	add	r7, sp, #0
 800199a:	4603      	mov	r3, r0
 800199c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800199e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019a2:	4618      	mov	r0, r3
 80019a4:	f7ff ff54 	bl	8001850 <__NVIC_EnableIRQ>
}
 80019a8:	bf00      	nop
 80019aa:	3708      	adds	r7, #8
 80019ac:	46bd      	mov	sp, r7
 80019ae:	bd80      	pop	{r7, pc}

080019b0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80019b0:	b480      	push	{r7}
 80019b2:	b087      	sub	sp, #28
 80019b4:	af00      	add	r7, sp, #0
 80019b6:	6078      	str	r0, [r7, #4]
 80019b8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80019ba:	2300      	movs	r3, #0
 80019bc:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80019be:	e17f      	b.n	8001cc0 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80019c0:	683b      	ldr	r3, [r7, #0]
 80019c2:	681a      	ldr	r2, [r3, #0]
 80019c4:	2101      	movs	r1, #1
 80019c6:	697b      	ldr	r3, [r7, #20]
 80019c8:	fa01 f303 	lsl.w	r3, r1, r3
 80019cc:	4013      	ands	r3, r2
 80019ce:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80019d0:	68fb      	ldr	r3, [r7, #12]
 80019d2:	2b00      	cmp	r3, #0
 80019d4:	f000 8171 	beq.w	8001cba <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80019d8:	683b      	ldr	r3, [r7, #0]
 80019da:	685b      	ldr	r3, [r3, #4]
 80019dc:	f003 0303 	and.w	r3, r3, #3
 80019e0:	2b01      	cmp	r3, #1
 80019e2:	d005      	beq.n	80019f0 <HAL_GPIO_Init+0x40>
 80019e4:	683b      	ldr	r3, [r7, #0]
 80019e6:	685b      	ldr	r3, [r3, #4]
 80019e8:	f003 0303 	and.w	r3, r3, #3
 80019ec:	2b02      	cmp	r3, #2
 80019ee:	d130      	bne.n	8001a52 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	689b      	ldr	r3, [r3, #8]
 80019f4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80019f6:	697b      	ldr	r3, [r7, #20]
 80019f8:	005b      	lsls	r3, r3, #1
 80019fa:	2203      	movs	r2, #3
 80019fc:	fa02 f303 	lsl.w	r3, r2, r3
 8001a00:	43db      	mvns	r3, r3
 8001a02:	693a      	ldr	r2, [r7, #16]
 8001a04:	4013      	ands	r3, r2
 8001a06:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001a08:	683b      	ldr	r3, [r7, #0]
 8001a0a:	68da      	ldr	r2, [r3, #12]
 8001a0c:	697b      	ldr	r3, [r7, #20]
 8001a0e:	005b      	lsls	r3, r3, #1
 8001a10:	fa02 f303 	lsl.w	r3, r2, r3
 8001a14:	693a      	ldr	r2, [r7, #16]
 8001a16:	4313      	orrs	r3, r2
 8001a18:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001a1a:	687b      	ldr	r3, [r7, #4]
 8001a1c:	693a      	ldr	r2, [r7, #16]
 8001a1e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	685b      	ldr	r3, [r3, #4]
 8001a24:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001a26:	2201      	movs	r2, #1
 8001a28:	697b      	ldr	r3, [r7, #20]
 8001a2a:	fa02 f303 	lsl.w	r3, r2, r3
 8001a2e:	43db      	mvns	r3, r3
 8001a30:	693a      	ldr	r2, [r7, #16]
 8001a32:	4013      	ands	r3, r2
 8001a34:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001a36:	683b      	ldr	r3, [r7, #0]
 8001a38:	685b      	ldr	r3, [r3, #4]
 8001a3a:	091b      	lsrs	r3, r3, #4
 8001a3c:	f003 0201 	and.w	r2, r3, #1
 8001a40:	697b      	ldr	r3, [r7, #20]
 8001a42:	fa02 f303 	lsl.w	r3, r2, r3
 8001a46:	693a      	ldr	r2, [r7, #16]
 8001a48:	4313      	orrs	r3, r2
 8001a4a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	693a      	ldr	r2, [r7, #16]
 8001a50:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8001a52:	683b      	ldr	r3, [r7, #0]
 8001a54:	685b      	ldr	r3, [r3, #4]
 8001a56:	f003 0303 	and.w	r3, r3, #3
 8001a5a:	2b03      	cmp	r3, #3
 8001a5c:	d118      	bne.n	8001a90 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001a62:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8001a64:	2201      	movs	r2, #1
 8001a66:	697b      	ldr	r3, [r7, #20]
 8001a68:	fa02 f303 	lsl.w	r3, r2, r3
 8001a6c:	43db      	mvns	r3, r3
 8001a6e:	693a      	ldr	r2, [r7, #16]
 8001a70:	4013      	ands	r3, r2
 8001a72:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8001a74:	683b      	ldr	r3, [r7, #0]
 8001a76:	685b      	ldr	r3, [r3, #4]
 8001a78:	08db      	lsrs	r3, r3, #3
 8001a7a:	f003 0201 	and.w	r2, r3, #1
 8001a7e:	697b      	ldr	r3, [r7, #20]
 8001a80:	fa02 f303 	lsl.w	r3, r2, r3
 8001a84:	693a      	ldr	r2, [r7, #16]
 8001a86:	4313      	orrs	r3, r2
 8001a88:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	693a      	ldr	r2, [r7, #16]
 8001a8e:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001a90:	683b      	ldr	r3, [r7, #0]
 8001a92:	685b      	ldr	r3, [r3, #4]
 8001a94:	f003 0303 	and.w	r3, r3, #3
 8001a98:	2b03      	cmp	r3, #3
 8001a9a:	d017      	beq.n	8001acc <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	68db      	ldr	r3, [r3, #12]
 8001aa0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001aa2:	697b      	ldr	r3, [r7, #20]
 8001aa4:	005b      	lsls	r3, r3, #1
 8001aa6:	2203      	movs	r2, #3
 8001aa8:	fa02 f303 	lsl.w	r3, r2, r3
 8001aac:	43db      	mvns	r3, r3
 8001aae:	693a      	ldr	r2, [r7, #16]
 8001ab0:	4013      	ands	r3, r2
 8001ab2:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001ab4:	683b      	ldr	r3, [r7, #0]
 8001ab6:	689a      	ldr	r2, [r3, #8]
 8001ab8:	697b      	ldr	r3, [r7, #20]
 8001aba:	005b      	lsls	r3, r3, #1
 8001abc:	fa02 f303 	lsl.w	r3, r2, r3
 8001ac0:	693a      	ldr	r2, [r7, #16]
 8001ac2:	4313      	orrs	r3, r2
 8001ac4:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	693a      	ldr	r2, [r7, #16]
 8001aca:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001acc:	683b      	ldr	r3, [r7, #0]
 8001ace:	685b      	ldr	r3, [r3, #4]
 8001ad0:	f003 0303 	and.w	r3, r3, #3
 8001ad4:	2b02      	cmp	r3, #2
 8001ad6:	d123      	bne.n	8001b20 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001ad8:	697b      	ldr	r3, [r7, #20]
 8001ada:	08da      	lsrs	r2, r3, #3
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	3208      	adds	r2, #8
 8001ae0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001ae4:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001ae6:	697b      	ldr	r3, [r7, #20]
 8001ae8:	f003 0307 	and.w	r3, r3, #7
 8001aec:	009b      	lsls	r3, r3, #2
 8001aee:	220f      	movs	r2, #15
 8001af0:	fa02 f303 	lsl.w	r3, r2, r3
 8001af4:	43db      	mvns	r3, r3
 8001af6:	693a      	ldr	r2, [r7, #16]
 8001af8:	4013      	ands	r3, r2
 8001afa:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001afc:	683b      	ldr	r3, [r7, #0]
 8001afe:	691a      	ldr	r2, [r3, #16]
 8001b00:	697b      	ldr	r3, [r7, #20]
 8001b02:	f003 0307 	and.w	r3, r3, #7
 8001b06:	009b      	lsls	r3, r3, #2
 8001b08:	fa02 f303 	lsl.w	r3, r2, r3
 8001b0c:	693a      	ldr	r2, [r7, #16]
 8001b0e:	4313      	orrs	r3, r2
 8001b10:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001b12:	697b      	ldr	r3, [r7, #20]
 8001b14:	08da      	lsrs	r2, r3, #3
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	3208      	adds	r2, #8
 8001b1a:	6939      	ldr	r1, [r7, #16]
 8001b1c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	681b      	ldr	r3, [r3, #0]
 8001b24:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001b26:	697b      	ldr	r3, [r7, #20]
 8001b28:	005b      	lsls	r3, r3, #1
 8001b2a:	2203      	movs	r2, #3
 8001b2c:	fa02 f303 	lsl.w	r3, r2, r3
 8001b30:	43db      	mvns	r3, r3
 8001b32:	693a      	ldr	r2, [r7, #16]
 8001b34:	4013      	ands	r3, r2
 8001b36:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001b38:	683b      	ldr	r3, [r7, #0]
 8001b3a:	685b      	ldr	r3, [r3, #4]
 8001b3c:	f003 0203 	and.w	r2, r3, #3
 8001b40:	697b      	ldr	r3, [r7, #20]
 8001b42:	005b      	lsls	r3, r3, #1
 8001b44:	fa02 f303 	lsl.w	r3, r2, r3
 8001b48:	693a      	ldr	r2, [r7, #16]
 8001b4a:	4313      	orrs	r3, r2
 8001b4c:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	693a      	ldr	r2, [r7, #16]
 8001b52:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001b54:	683b      	ldr	r3, [r7, #0]
 8001b56:	685b      	ldr	r3, [r3, #4]
 8001b58:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001b5c:	2b00      	cmp	r3, #0
 8001b5e:	f000 80ac 	beq.w	8001cba <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001b62:	4b5f      	ldr	r3, [pc, #380]	; (8001ce0 <HAL_GPIO_Init+0x330>)
 8001b64:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001b66:	4a5e      	ldr	r2, [pc, #376]	; (8001ce0 <HAL_GPIO_Init+0x330>)
 8001b68:	f043 0301 	orr.w	r3, r3, #1
 8001b6c:	6613      	str	r3, [r2, #96]	; 0x60
 8001b6e:	4b5c      	ldr	r3, [pc, #368]	; (8001ce0 <HAL_GPIO_Init+0x330>)
 8001b70:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001b72:	f003 0301 	and.w	r3, r3, #1
 8001b76:	60bb      	str	r3, [r7, #8]
 8001b78:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001b7a:	4a5a      	ldr	r2, [pc, #360]	; (8001ce4 <HAL_GPIO_Init+0x334>)
 8001b7c:	697b      	ldr	r3, [r7, #20]
 8001b7e:	089b      	lsrs	r3, r3, #2
 8001b80:	3302      	adds	r3, #2
 8001b82:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001b86:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001b88:	697b      	ldr	r3, [r7, #20]
 8001b8a:	f003 0303 	and.w	r3, r3, #3
 8001b8e:	009b      	lsls	r3, r3, #2
 8001b90:	220f      	movs	r2, #15
 8001b92:	fa02 f303 	lsl.w	r3, r2, r3
 8001b96:	43db      	mvns	r3, r3
 8001b98:	693a      	ldr	r2, [r7, #16]
 8001b9a:	4013      	ands	r3, r2
 8001b9c:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8001ba4:	d025      	beq.n	8001bf2 <HAL_GPIO_Init+0x242>
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	4a4f      	ldr	r2, [pc, #316]	; (8001ce8 <HAL_GPIO_Init+0x338>)
 8001baa:	4293      	cmp	r3, r2
 8001bac:	d01f      	beq.n	8001bee <HAL_GPIO_Init+0x23e>
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	4a4e      	ldr	r2, [pc, #312]	; (8001cec <HAL_GPIO_Init+0x33c>)
 8001bb2:	4293      	cmp	r3, r2
 8001bb4:	d019      	beq.n	8001bea <HAL_GPIO_Init+0x23a>
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	4a4d      	ldr	r2, [pc, #308]	; (8001cf0 <HAL_GPIO_Init+0x340>)
 8001bba:	4293      	cmp	r3, r2
 8001bbc:	d013      	beq.n	8001be6 <HAL_GPIO_Init+0x236>
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	4a4c      	ldr	r2, [pc, #304]	; (8001cf4 <HAL_GPIO_Init+0x344>)
 8001bc2:	4293      	cmp	r3, r2
 8001bc4:	d00d      	beq.n	8001be2 <HAL_GPIO_Init+0x232>
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	4a4b      	ldr	r2, [pc, #300]	; (8001cf8 <HAL_GPIO_Init+0x348>)
 8001bca:	4293      	cmp	r3, r2
 8001bcc:	d007      	beq.n	8001bde <HAL_GPIO_Init+0x22e>
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	4a4a      	ldr	r2, [pc, #296]	; (8001cfc <HAL_GPIO_Init+0x34c>)
 8001bd2:	4293      	cmp	r3, r2
 8001bd4:	d101      	bne.n	8001bda <HAL_GPIO_Init+0x22a>
 8001bd6:	2306      	movs	r3, #6
 8001bd8:	e00c      	b.n	8001bf4 <HAL_GPIO_Init+0x244>
 8001bda:	2307      	movs	r3, #7
 8001bdc:	e00a      	b.n	8001bf4 <HAL_GPIO_Init+0x244>
 8001bde:	2305      	movs	r3, #5
 8001be0:	e008      	b.n	8001bf4 <HAL_GPIO_Init+0x244>
 8001be2:	2304      	movs	r3, #4
 8001be4:	e006      	b.n	8001bf4 <HAL_GPIO_Init+0x244>
 8001be6:	2303      	movs	r3, #3
 8001be8:	e004      	b.n	8001bf4 <HAL_GPIO_Init+0x244>
 8001bea:	2302      	movs	r3, #2
 8001bec:	e002      	b.n	8001bf4 <HAL_GPIO_Init+0x244>
 8001bee:	2301      	movs	r3, #1
 8001bf0:	e000      	b.n	8001bf4 <HAL_GPIO_Init+0x244>
 8001bf2:	2300      	movs	r3, #0
 8001bf4:	697a      	ldr	r2, [r7, #20]
 8001bf6:	f002 0203 	and.w	r2, r2, #3
 8001bfa:	0092      	lsls	r2, r2, #2
 8001bfc:	4093      	lsls	r3, r2
 8001bfe:	693a      	ldr	r2, [r7, #16]
 8001c00:	4313      	orrs	r3, r2
 8001c02:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001c04:	4937      	ldr	r1, [pc, #220]	; (8001ce4 <HAL_GPIO_Init+0x334>)
 8001c06:	697b      	ldr	r3, [r7, #20]
 8001c08:	089b      	lsrs	r3, r3, #2
 8001c0a:	3302      	adds	r3, #2
 8001c0c:	693a      	ldr	r2, [r7, #16]
 8001c0e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001c12:	4b3b      	ldr	r3, [pc, #236]	; (8001d00 <HAL_GPIO_Init+0x350>)
 8001c14:	689b      	ldr	r3, [r3, #8]
 8001c16:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001c18:	68fb      	ldr	r3, [r7, #12]
 8001c1a:	43db      	mvns	r3, r3
 8001c1c:	693a      	ldr	r2, [r7, #16]
 8001c1e:	4013      	ands	r3, r2
 8001c20:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001c22:	683b      	ldr	r3, [r7, #0]
 8001c24:	685b      	ldr	r3, [r3, #4]
 8001c26:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001c2a:	2b00      	cmp	r3, #0
 8001c2c:	d003      	beq.n	8001c36 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8001c2e:	693a      	ldr	r2, [r7, #16]
 8001c30:	68fb      	ldr	r3, [r7, #12]
 8001c32:	4313      	orrs	r3, r2
 8001c34:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001c36:	4a32      	ldr	r2, [pc, #200]	; (8001d00 <HAL_GPIO_Init+0x350>)
 8001c38:	693b      	ldr	r3, [r7, #16]
 8001c3a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8001c3c:	4b30      	ldr	r3, [pc, #192]	; (8001d00 <HAL_GPIO_Init+0x350>)
 8001c3e:	68db      	ldr	r3, [r3, #12]
 8001c40:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001c42:	68fb      	ldr	r3, [r7, #12]
 8001c44:	43db      	mvns	r3, r3
 8001c46:	693a      	ldr	r2, [r7, #16]
 8001c48:	4013      	ands	r3, r2
 8001c4a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001c4c:	683b      	ldr	r3, [r7, #0]
 8001c4e:	685b      	ldr	r3, [r3, #4]
 8001c50:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001c54:	2b00      	cmp	r3, #0
 8001c56:	d003      	beq.n	8001c60 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8001c58:	693a      	ldr	r2, [r7, #16]
 8001c5a:	68fb      	ldr	r3, [r7, #12]
 8001c5c:	4313      	orrs	r3, r2
 8001c5e:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001c60:	4a27      	ldr	r2, [pc, #156]	; (8001d00 <HAL_GPIO_Init+0x350>)
 8001c62:	693b      	ldr	r3, [r7, #16]
 8001c64:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8001c66:	4b26      	ldr	r3, [pc, #152]	; (8001d00 <HAL_GPIO_Init+0x350>)
 8001c68:	685b      	ldr	r3, [r3, #4]
 8001c6a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001c6c:	68fb      	ldr	r3, [r7, #12]
 8001c6e:	43db      	mvns	r3, r3
 8001c70:	693a      	ldr	r2, [r7, #16]
 8001c72:	4013      	ands	r3, r2
 8001c74:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001c76:	683b      	ldr	r3, [r7, #0]
 8001c78:	685b      	ldr	r3, [r3, #4]
 8001c7a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001c7e:	2b00      	cmp	r3, #0
 8001c80:	d003      	beq.n	8001c8a <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8001c82:	693a      	ldr	r2, [r7, #16]
 8001c84:	68fb      	ldr	r3, [r7, #12]
 8001c86:	4313      	orrs	r3, r2
 8001c88:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001c8a:	4a1d      	ldr	r2, [pc, #116]	; (8001d00 <HAL_GPIO_Init+0x350>)
 8001c8c:	693b      	ldr	r3, [r7, #16]
 8001c8e:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8001c90:	4b1b      	ldr	r3, [pc, #108]	; (8001d00 <HAL_GPIO_Init+0x350>)
 8001c92:	681b      	ldr	r3, [r3, #0]
 8001c94:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001c96:	68fb      	ldr	r3, [r7, #12]
 8001c98:	43db      	mvns	r3, r3
 8001c9a:	693a      	ldr	r2, [r7, #16]
 8001c9c:	4013      	ands	r3, r2
 8001c9e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001ca0:	683b      	ldr	r3, [r7, #0]
 8001ca2:	685b      	ldr	r3, [r3, #4]
 8001ca4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001ca8:	2b00      	cmp	r3, #0
 8001caa:	d003      	beq.n	8001cb4 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8001cac:	693a      	ldr	r2, [r7, #16]
 8001cae:	68fb      	ldr	r3, [r7, #12]
 8001cb0:	4313      	orrs	r3, r2
 8001cb2:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001cb4:	4a12      	ldr	r2, [pc, #72]	; (8001d00 <HAL_GPIO_Init+0x350>)
 8001cb6:	693b      	ldr	r3, [r7, #16]
 8001cb8:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8001cba:	697b      	ldr	r3, [r7, #20]
 8001cbc:	3301      	adds	r3, #1
 8001cbe:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001cc0:	683b      	ldr	r3, [r7, #0]
 8001cc2:	681a      	ldr	r2, [r3, #0]
 8001cc4:	697b      	ldr	r3, [r7, #20]
 8001cc6:	fa22 f303 	lsr.w	r3, r2, r3
 8001cca:	2b00      	cmp	r3, #0
 8001ccc:	f47f ae78 	bne.w	80019c0 <HAL_GPIO_Init+0x10>
  }
}
 8001cd0:	bf00      	nop
 8001cd2:	bf00      	nop
 8001cd4:	371c      	adds	r7, #28
 8001cd6:	46bd      	mov	sp, r7
 8001cd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cdc:	4770      	bx	lr
 8001cde:	bf00      	nop
 8001ce0:	40021000 	.word	0x40021000
 8001ce4:	40010000 	.word	0x40010000
 8001ce8:	48000400 	.word	0x48000400
 8001cec:	48000800 	.word	0x48000800
 8001cf0:	48000c00 	.word	0x48000c00
 8001cf4:	48001000 	.word	0x48001000
 8001cf8:	48001400 	.word	0x48001400
 8001cfc:	48001800 	.word	0x48001800
 8001d00:	40010400 	.word	0x40010400

08001d04 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001d04:	b480      	push	{r7}
 8001d06:	b085      	sub	sp, #20
 8001d08:	af00      	add	r7, sp, #0
 8001d0a:	6078      	str	r0, [r7, #4]
 8001d0c:	460b      	mov	r3, r1
 8001d0e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	691a      	ldr	r2, [r3, #16]
 8001d14:	887b      	ldrh	r3, [r7, #2]
 8001d16:	4013      	ands	r3, r2
 8001d18:	2b00      	cmp	r3, #0
 8001d1a:	d002      	beq.n	8001d22 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001d1c:	2301      	movs	r3, #1
 8001d1e:	73fb      	strb	r3, [r7, #15]
 8001d20:	e001      	b.n	8001d26 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001d22:	2300      	movs	r3, #0
 8001d24:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001d26:	7bfb      	ldrb	r3, [r7, #15]
}
 8001d28:	4618      	mov	r0, r3
 8001d2a:	3714      	adds	r7, #20
 8001d2c:	46bd      	mov	sp, r7
 8001d2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d32:	4770      	bx	lr

08001d34 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001d34:	b480      	push	{r7}
 8001d36:	b083      	sub	sp, #12
 8001d38:	af00      	add	r7, sp, #0
 8001d3a:	6078      	str	r0, [r7, #4]
 8001d3c:	460b      	mov	r3, r1
 8001d3e:	807b      	strh	r3, [r7, #2]
 8001d40:	4613      	mov	r3, r2
 8001d42:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001d44:	787b      	ldrb	r3, [r7, #1]
 8001d46:	2b00      	cmp	r3, #0
 8001d48:	d003      	beq.n	8001d52 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001d4a:	887a      	ldrh	r2, [r7, #2]
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001d50:	e002      	b.n	8001d58 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001d52:	887a      	ldrh	r2, [r7, #2]
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001d58:	bf00      	nop
 8001d5a:	370c      	adds	r7, #12
 8001d5c:	46bd      	mov	sp, r7
 8001d5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d62:	4770      	bx	lr

08001d64 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8001d64:	b480      	push	{r7}
 8001d66:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8001d68:	4b04      	ldr	r3, [pc, #16]	; (8001d7c <HAL_PWREx_GetVoltageRange+0x18>)
 8001d6a:	681b      	ldr	r3, [r3, #0]
 8001d6c:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8001d70:	4618      	mov	r0, r3
 8001d72:	46bd      	mov	sp, r7
 8001d74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d78:	4770      	bx	lr
 8001d7a:	bf00      	nop
 8001d7c:	40007000 	.word	0x40007000

08001d80 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8001d80:	b480      	push	{r7}
 8001d82:	b085      	sub	sp, #20
 8001d84:	af00      	add	r7, sp, #0
 8001d86:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001d8e:	d130      	bne.n	8001df2 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8001d90:	4b23      	ldr	r3, [pc, #140]	; (8001e20 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001d92:	681b      	ldr	r3, [r3, #0]
 8001d94:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8001d98:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001d9c:	d038      	beq.n	8001e10 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8001d9e:	4b20      	ldr	r3, [pc, #128]	; (8001e20 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001da0:	681b      	ldr	r3, [r3, #0]
 8001da2:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8001da6:	4a1e      	ldr	r2, [pc, #120]	; (8001e20 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001da8:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001dac:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8001dae:	4b1d      	ldr	r3, [pc, #116]	; (8001e24 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8001db0:	681b      	ldr	r3, [r3, #0]
 8001db2:	2232      	movs	r2, #50	; 0x32
 8001db4:	fb02 f303 	mul.w	r3, r2, r3
 8001db8:	4a1b      	ldr	r2, [pc, #108]	; (8001e28 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8001dba:	fba2 2303 	umull	r2, r3, r2, r3
 8001dbe:	0c9b      	lsrs	r3, r3, #18
 8001dc0:	3301      	adds	r3, #1
 8001dc2:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001dc4:	e002      	b.n	8001dcc <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8001dc6:	68fb      	ldr	r3, [r7, #12]
 8001dc8:	3b01      	subs	r3, #1
 8001dca:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001dcc:	4b14      	ldr	r3, [pc, #80]	; (8001e20 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001dce:	695b      	ldr	r3, [r3, #20]
 8001dd0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001dd4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001dd8:	d102      	bne.n	8001de0 <HAL_PWREx_ControlVoltageScaling+0x60>
 8001dda:	68fb      	ldr	r3, [r7, #12]
 8001ddc:	2b00      	cmp	r3, #0
 8001dde:	d1f2      	bne.n	8001dc6 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001de0:	4b0f      	ldr	r3, [pc, #60]	; (8001e20 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001de2:	695b      	ldr	r3, [r3, #20]
 8001de4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001de8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001dec:	d110      	bne.n	8001e10 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8001dee:	2303      	movs	r3, #3
 8001df0:	e00f      	b.n	8001e12 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8001df2:	4b0b      	ldr	r3, [pc, #44]	; (8001e20 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001df4:	681b      	ldr	r3, [r3, #0]
 8001df6:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8001dfa:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001dfe:	d007      	beq.n	8001e10 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8001e00:	4b07      	ldr	r3, [pc, #28]	; (8001e20 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001e02:	681b      	ldr	r3, [r3, #0]
 8001e04:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8001e08:	4a05      	ldr	r2, [pc, #20]	; (8001e20 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001e0a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001e0e:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8001e10:	2300      	movs	r3, #0
}
 8001e12:	4618      	mov	r0, r3
 8001e14:	3714      	adds	r7, #20
 8001e16:	46bd      	mov	sp, r7
 8001e18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e1c:	4770      	bx	lr
 8001e1e:	bf00      	nop
 8001e20:	40007000 	.word	0x40007000
 8001e24:	2000000c 	.word	0x2000000c
 8001e28:	431bde83 	.word	0x431bde83

08001e2c <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001e2c:	b580      	push	{r7, lr}
 8001e2e:	b088      	sub	sp, #32
 8001e30:	af00      	add	r7, sp, #0
 8001e32:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	2b00      	cmp	r3, #0
 8001e38:	d101      	bne.n	8001e3e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001e3a:	2301      	movs	r3, #1
 8001e3c:	e3ca      	b.n	80025d4 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001e3e:	4b97      	ldr	r3, [pc, #604]	; (800209c <HAL_RCC_OscConfig+0x270>)
 8001e40:	689b      	ldr	r3, [r3, #8]
 8001e42:	f003 030c 	and.w	r3, r3, #12
 8001e46:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001e48:	4b94      	ldr	r3, [pc, #592]	; (800209c <HAL_RCC_OscConfig+0x270>)
 8001e4a:	68db      	ldr	r3, [r3, #12]
 8001e4c:	f003 0303 	and.w	r3, r3, #3
 8001e50:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	681b      	ldr	r3, [r3, #0]
 8001e56:	f003 0310 	and.w	r3, r3, #16
 8001e5a:	2b00      	cmp	r3, #0
 8001e5c:	f000 80e4 	beq.w	8002028 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8001e60:	69bb      	ldr	r3, [r7, #24]
 8001e62:	2b00      	cmp	r3, #0
 8001e64:	d007      	beq.n	8001e76 <HAL_RCC_OscConfig+0x4a>
 8001e66:	69bb      	ldr	r3, [r7, #24]
 8001e68:	2b0c      	cmp	r3, #12
 8001e6a:	f040 808b 	bne.w	8001f84 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8001e6e:	697b      	ldr	r3, [r7, #20]
 8001e70:	2b01      	cmp	r3, #1
 8001e72:	f040 8087 	bne.w	8001f84 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001e76:	4b89      	ldr	r3, [pc, #548]	; (800209c <HAL_RCC_OscConfig+0x270>)
 8001e78:	681b      	ldr	r3, [r3, #0]
 8001e7a:	f003 0302 	and.w	r3, r3, #2
 8001e7e:	2b00      	cmp	r3, #0
 8001e80:	d005      	beq.n	8001e8e <HAL_RCC_OscConfig+0x62>
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	699b      	ldr	r3, [r3, #24]
 8001e86:	2b00      	cmp	r3, #0
 8001e88:	d101      	bne.n	8001e8e <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8001e8a:	2301      	movs	r3, #1
 8001e8c:	e3a2      	b.n	80025d4 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	6a1a      	ldr	r2, [r3, #32]
 8001e92:	4b82      	ldr	r3, [pc, #520]	; (800209c <HAL_RCC_OscConfig+0x270>)
 8001e94:	681b      	ldr	r3, [r3, #0]
 8001e96:	f003 0308 	and.w	r3, r3, #8
 8001e9a:	2b00      	cmp	r3, #0
 8001e9c:	d004      	beq.n	8001ea8 <HAL_RCC_OscConfig+0x7c>
 8001e9e:	4b7f      	ldr	r3, [pc, #508]	; (800209c <HAL_RCC_OscConfig+0x270>)
 8001ea0:	681b      	ldr	r3, [r3, #0]
 8001ea2:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001ea6:	e005      	b.n	8001eb4 <HAL_RCC_OscConfig+0x88>
 8001ea8:	4b7c      	ldr	r3, [pc, #496]	; (800209c <HAL_RCC_OscConfig+0x270>)
 8001eaa:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001eae:	091b      	lsrs	r3, r3, #4
 8001eb0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001eb4:	4293      	cmp	r3, r2
 8001eb6:	d223      	bcs.n	8001f00 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	6a1b      	ldr	r3, [r3, #32]
 8001ebc:	4618      	mov	r0, r3
 8001ebe:	f000 fd87 	bl	80029d0 <RCC_SetFlashLatencyFromMSIRange>
 8001ec2:	4603      	mov	r3, r0
 8001ec4:	2b00      	cmp	r3, #0
 8001ec6:	d001      	beq.n	8001ecc <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8001ec8:	2301      	movs	r3, #1
 8001eca:	e383      	b.n	80025d4 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001ecc:	4b73      	ldr	r3, [pc, #460]	; (800209c <HAL_RCC_OscConfig+0x270>)
 8001ece:	681b      	ldr	r3, [r3, #0]
 8001ed0:	4a72      	ldr	r2, [pc, #456]	; (800209c <HAL_RCC_OscConfig+0x270>)
 8001ed2:	f043 0308 	orr.w	r3, r3, #8
 8001ed6:	6013      	str	r3, [r2, #0]
 8001ed8:	4b70      	ldr	r3, [pc, #448]	; (800209c <HAL_RCC_OscConfig+0x270>)
 8001eda:	681b      	ldr	r3, [r3, #0]
 8001edc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	6a1b      	ldr	r3, [r3, #32]
 8001ee4:	496d      	ldr	r1, [pc, #436]	; (800209c <HAL_RCC_OscConfig+0x270>)
 8001ee6:	4313      	orrs	r3, r2
 8001ee8:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001eea:	4b6c      	ldr	r3, [pc, #432]	; (800209c <HAL_RCC_OscConfig+0x270>)
 8001eec:	685b      	ldr	r3, [r3, #4]
 8001eee:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	69db      	ldr	r3, [r3, #28]
 8001ef6:	021b      	lsls	r3, r3, #8
 8001ef8:	4968      	ldr	r1, [pc, #416]	; (800209c <HAL_RCC_OscConfig+0x270>)
 8001efa:	4313      	orrs	r3, r2
 8001efc:	604b      	str	r3, [r1, #4]
 8001efe:	e025      	b.n	8001f4c <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001f00:	4b66      	ldr	r3, [pc, #408]	; (800209c <HAL_RCC_OscConfig+0x270>)
 8001f02:	681b      	ldr	r3, [r3, #0]
 8001f04:	4a65      	ldr	r2, [pc, #404]	; (800209c <HAL_RCC_OscConfig+0x270>)
 8001f06:	f043 0308 	orr.w	r3, r3, #8
 8001f0a:	6013      	str	r3, [r2, #0]
 8001f0c:	4b63      	ldr	r3, [pc, #396]	; (800209c <HAL_RCC_OscConfig+0x270>)
 8001f0e:	681b      	ldr	r3, [r3, #0]
 8001f10:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	6a1b      	ldr	r3, [r3, #32]
 8001f18:	4960      	ldr	r1, [pc, #384]	; (800209c <HAL_RCC_OscConfig+0x270>)
 8001f1a:	4313      	orrs	r3, r2
 8001f1c:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001f1e:	4b5f      	ldr	r3, [pc, #380]	; (800209c <HAL_RCC_OscConfig+0x270>)
 8001f20:	685b      	ldr	r3, [r3, #4]
 8001f22:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	69db      	ldr	r3, [r3, #28]
 8001f2a:	021b      	lsls	r3, r3, #8
 8001f2c:	495b      	ldr	r1, [pc, #364]	; (800209c <HAL_RCC_OscConfig+0x270>)
 8001f2e:	4313      	orrs	r3, r2
 8001f30:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001f32:	69bb      	ldr	r3, [r7, #24]
 8001f34:	2b00      	cmp	r3, #0
 8001f36:	d109      	bne.n	8001f4c <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	6a1b      	ldr	r3, [r3, #32]
 8001f3c:	4618      	mov	r0, r3
 8001f3e:	f000 fd47 	bl	80029d0 <RCC_SetFlashLatencyFromMSIRange>
 8001f42:	4603      	mov	r3, r0
 8001f44:	2b00      	cmp	r3, #0
 8001f46:	d001      	beq.n	8001f4c <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8001f48:	2301      	movs	r3, #1
 8001f4a:	e343      	b.n	80025d4 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001f4c:	f000 fc4a 	bl	80027e4 <HAL_RCC_GetSysClockFreq>
 8001f50:	4602      	mov	r2, r0
 8001f52:	4b52      	ldr	r3, [pc, #328]	; (800209c <HAL_RCC_OscConfig+0x270>)
 8001f54:	689b      	ldr	r3, [r3, #8]
 8001f56:	091b      	lsrs	r3, r3, #4
 8001f58:	f003 030f 	and.w	r3, r3, #15
 8001f5c:	4950      	ldr	r1, [pc, #320]	; (80020a0 <HAL_RCC_OscConfig+0x274>)
 8001f5e:	5ccb      	ldrb	r3, [r1, r3]
 8001f60:	f003 031f 	and.w	r3, r3, #31
 8001f64:	fa22 f303 	lsr.w	r3, r2, r3
 8001f68:	4a4e      	ldr	r2, [pc, #312]	; (80020a4 <HAL_RCC_OscConfig+0x278>)
 8001f6a:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8001f6c:	4b4e      	ldr	r3, [pc, #312]	; (80020a8 <HAL_RCC_OscConfig+0x27c>)
 8001f6e:	681b      	ldr	r3, [r3, #0]
 8001f70:	4618      	mov	r0, r3
 8001f72:	f7ff facd 	bl	8001510 <HAL_InitTick>
 8001f76:	4603      	mov	r3, r0
 8001f78:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8001f7a:	7bfb      	ldrb	r3, [r7, #15]
 8001f7c:	2b00      	cmp	r3, #0
 8001f7e:	d052      	beq.n	8002026 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8001f80:	7bfb      	ldrb	r3, [r7, #15]
 8001f82:	e327      	b.n	80025d4 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	699b      	ldr	r3, [r3, #24]
 8001f88:	2b00      	cmp	r3, #0
 8001f8a:	d032      	beq.n	8001ff2 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8001f8c:	4b43      	ldr	r3, [pc, #268]	; (800209c <HAL_RCC_OscConfig+0x270>)
 8001f8e:	681b      	ldr	r3, [r3, #0]
 8001f90:	4a42      	ldr	r2, [pc, #264]	; (800209c <HAL_RCC_OscConfig+0x270>)
 8001f92:	f043 0301 	orr.w	r3, r3, #1
 8001f96:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8001f98:	f7ff fbf8 	bl	800178c <HAL_GetTick>
 8001f9c:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001f9e:	e008      	b.n	8001fb2 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001fa0:	f7ff fbf4 	bl	800178c <HAL_GetTick>
 8001fa4:	4602      	mov	r2, r0
 8001fa6:	693b      	ldr	r3, [r7, #16]
 8001fa8:	1ad3      	subs	r3, r2, r3
 8001faa:	2b02      	cmp	r3, #2
 8001fac:	d901      	bls.n	8001fb2 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8001fae:	2303      	movs	r3, #3
 8001fb0:	e310      	b.n	80025d4 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001fb2:	4b3a      	ldr	r3, [pc, #232]	; (800209c <HAL_RCC_OscConfig+0x270>)
 8001fb4:	681b      	ldr	r3, [r3, #0]
 8001fb6:	f003 0302 	and.w	r3, r3, #2
 8001fba:	2b00      	cmp	r3, #0
 8001fbc:	d0f0      	beq.n	8001fa0 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001fbe:	4b37      	ldr	r3, [pc, #220]	; (800209c <HAL_RCC_OscConfig+0x270>)
 8001fc0:	681b      	ldr	r3, [r3, #0]
 8001fc2:	4a36      	ldr	r2, [pc, #216]	; (800209c <HAL_RCC_OscConfig+0x270>)
 8001fc4:	f043 0308 	orr.w	r3, r3, #8
 8001fc8:	6013      	str	r3, [r2, #0]
 8001fca:	4b34      	ldr	r3, [pc, #208]	; (800209c <HAL_RCC_OscConfig+0x270>)
 8001fcc:	681b      	ldr	r3, [r3, #0]
 8001fce:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	6a1b      	ldr	r3, [r3, #32]
 8001fd6:	4931      	ldr	r1, [pc, #196]	; (800209c <HAL_RCC_OscConfig+0x270>)
 8001fd8:	4313      	orrs	r3, r2
 8001fda:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001fdc:	4b2f      	ldr	r3, [pc, #188]	; (800209c <HAL_RCC_OscConfig+0x270>)
 8001fde:	685b      	ldr	r3, [r3, #4]
 8001fe0:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	69db      	ldr	r3, [r3, #28]
 8001fe8:	021b      	lsls	r3, r3, #8
 8001fea:	492c      	ldr	r1, [pc, #176]	; (800209c <HAL_RCC_OscConfig+0x270>)
 8001fec:	4313      	orrs	r3, r2
 8001fee:	604b      	str	r3, [r1, #4]
 8001ff0:	e01a      	b.n	8002028 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8001ff2:	4b2a      	ldr	r3, [pc, #168]	; (800209c <HAL_RCC_OscConfig+0x270>)
 8001ff4:	681b      	ldr	r3, [r3, #0]
 8001ff6:	4a29      	ldr	r2, [pc, #164]	; (800209c <HAL_RCC_OscConfig+0x270>)
 8001ff8:	f023 0301 	bic.w	r3, r3, #1
 8001ffc:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8001ffe:	f7ff fbc5 	bl	800178c <HAL_GetTick>
 8002002:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002004:	e008      	b.n	8002018 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002006:	f7ff fbc1 	bl	800178c <HAL_GetTick>
 800200a:	4602      	mov	r2, r0
 800200c:	693b      	ldr	r3, [r7, #16]
 800200e:	1ad3      	subs	r3, r2, r3
 8002010:	2b02      	cmp	r3, #2
 8002012:	d901      	bls.n	8002018 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8002014:	2303      	movs	r3, #3
 8002016:	e2dd      	b.n	80025d4 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002018:	4b20      	ldr	r3, [pc, #128]	; (800209c <HAL_RCC_OscConfig+0x270>)
 800201a:	681b      	ldr	r3, [r3, #0]
 800201c:	f003 0302 	and.w	r3, r3, #2
 8002020:	2b00      	cmp	r3, #0
 8002022:	d1f0      	bne.n	8002006 <HAL_RCC_OscConfig+0x1da>
 8002024:	e000      	b.n	8002028 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002026:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	681b      	ldr	r3, [r3, #0]
 800202c:	f003 0301 	and.w	r3, r3, #1
 8002030:	2b00      	cmp	r3, #0
 8002032:	d074      	beq.n	800211e <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8002034:	69bb      	ldr	r3, [r7, #24]
 8002036:	2b08      	cmp	r3, #8
 8002038:	d005      	beq.n	8002046 <HAL_RCC_OscConfig+0x21a>
 800203a:	69bb      	ldr	r3, [r7, #24]
 800203c:	2b0c      	cmp	r3, #12
 800203e:	d10e      	bne.n	800205e <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8002040:	697b      	ldr	r3, [r7, #20]
 8002042:	2b03      	cmp	r3, #3
 8002044:	d10b      	bne.n	800205e <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002046:	4b15      	ldr	r3, [pc, #84]	; (800209c <HAL_RCC_OscConfig+0x270>)
 8002048:	681b      	ldr	r3, [r3, #0]
 800204a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800204e:	2b00      	cmp	r3, #0
 8002050:	d064      	beq.n	800211c <HAL_RCC_OscConfig+0x2f0>
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	685b      	ldr	r3, [r3, #4]
 8002056:	2b00      	cmp	r3, #0
 8002058:	d160      	bne.n	800211c <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 800205a:	2301      	movs	r3, #1
 800205c:	e2ba      	b.n	80025d4 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	685b      	ldr	r3, [r3, #4]
 8002062:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002066:	d106      	bne.n	8002076 <HAL_RCC_OscConfig+0x24a>
 8002068:	4b0c      	ldr	r3, [pc, #48]	; (800209c <HAL_RCC_OscConfig+0x270>)
 800206a:	681b      	ldr	r3, [r3, #0]
 800206c:	4a0b      	ldr	r2, [pc, #44]	; (800209c <HAL_RCC_OscConfig+0x270>)
 800206e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002072:	6013      	str	r3, [r2, #0]
 8002074:	e026      	b.n	80020c4 <HAL_RCC_OscConfig+0x298>
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	685b      	ldr	r3, [r3, #4]
 800207a:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800207e:	d115      	bne.n	80020ac <HAL_RCC_OscConfig+0x280>
 8002080:	4b06      	ldr	r3, [pc, #24]	; (800209c <HAL_RCC_OscConfig+0x270>)
 8002082:	681b      	ldr	r3, [r3, #0]
 8002084:	4a05      	ldr	r2, [pc, #20]	; (800209c <HAL_RCC_OscConfig+0x270>)
 8002086:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800208a:	6013      	str	r3, [r2, #0]
 800208c:	4b03      	ldr	r3, [pc, #12]	; (800209c <HAL_RCC_OscConfig+0x270>)
 800208e:	681b      	ldr	r3, [r3, #0]
 8002090:	4a02      	ldr	r2, [pc, #8]	; (800209c <HAL_RCC_OscConfig+0x270>)
 8002092:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002096:	6013      	str	r3, [r2, #0]
 8002098:	e014      	b.n	80020c4 <HAL_RCC_OscConfig+0x298>
 800209a:	bf00      	nop
 800209c:	40021000 	.word	0x40021000
 80020a0:	0800b610 	.word	0x0800b610
 80020a4:	2000000c 	.word	0x2000000c
 80020a8:	20000010 	.word	0x20000010
 80020ac:	4ba0      	ldr	r3, [pc, #640]	; (8002330 <HAL_RCC_OscConfig+0x504>)
 80020ae:	681b      	ldr	r3, [r3, #0]
 80020b0:	4a9f      	ldr	r2, [pc, #636]	; (8002330 <HAL_RCC_OscConfig+0x504>)
 80020b2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80020b6:	6013      	str	r3, [r2, #0]
 80020b8:	4b9d      	ldr	r3, [pc, #628]	; (8002330 <HAL_RCC_OscConfig+0x504>)
 80020ba:	681b      	ldr	r3, [r3, #0]
 80020bc:	4a9c      	ldr	r2, [pc, #624]	; (8002330 <HAL_RCC_OscConfig+0x504>)
 80020be:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80020c2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	685b      	ldr	r3, [r3, #4]
 80020c8:	2b00      	cmp	r3, #0
 80020ca:	d013      	beq.n	80020f4 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80020cc:	f7ff fb5e 	bl	800178c <HAL_GetTick>
 80020d0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80020d2:	e008      	b.n	80020e6 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80020d4:	f7ff fb5a 	bl	800178c <HAL_GetTick>
 80020d8:	4602      	mov	r2, r0
 80020da:	693b      	ldr	r3, [r7, #16]
 80020dc:	1ad3      	subs	r3, r2, r3
 80020de:	2b64      	cmp	r3, #100	; 0x64
 80020e0:	d901      	bls.n	80020e6 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 80020e2:	2303      	movs	r3, #3
 80020e4:	e276      	b.n	80025d4 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80020e6:	4b92      	ldr	r3, [pc, #584]	; (8002330 <HAL_RCC_OscConfig+0x504>)
 80020e8:	681b      	ldr	r3, [r3, #0]
 80020ea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80020ee:	2b00      	cmp	r3, #0
 80020f0:	d0f0      	beq.n	80020d4 <HAL_RCC_OscConfig+0x2a8>
 80020f2:	e014      	b.n	800211e <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80020f4:	f7ff fb4a 	bl	800178c <HAL_GetTick>
 80020f8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80020fa:	e008      	b.n	800210e <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80020fc:	f7ff fb46 	bl	800178c <HAL_GetTick>
 8002100:	4602      	mov	r2, r0
 8002102:	693b      	ldr	r3, [r7, #16]
 8002104:	1ad3      	subs	r3, r2, r3
 8002106:	2b64      	cmp	r3, #100	; 0x64
 8002108:	d901      	bls.n	800210e <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 800210a:	2303      	movs	r3, #3
 800210c:	e262      	b.n	80025d4 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800210e:	4b88      	ldr	r3, [pc, #544]	; (8002330 <HAL_RCC_OscConfig+0x504>)
 8002110:	681b      	ldr	r3, [r3, #0]
 8002112:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002116:	2b00      	cmp	r3, #0
 8002118:	d1f0      	bne.n	80020fc <HAL_RCC_OscConfig+0x2d0>
 800211a:	e000      	b.n	800211e <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800211c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	681b      	ldr	r3, [r3, #0]
 8002122:	f003 0302 	and.w	r3, r3, #2
 8002126:	2b00      	cmp	r3, #0
 8002128:	d060      	beq.n	80021ec <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 800212a:	69bb      	ldr	r3, [r7, #24]
 800212c:	2b04      	cmp	r3, #4
 800212e:	d005      	beq.n	800213c <HAL_RCC_OscConfig+0x310>
 8002130:	69bb      	ldr	r3, [r7, #24]
 8002132:	2b0c      	cmp	r3, #12
 8002134:	d119      	bne.n	800216a <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8002136:	697b      	ldr	r3, [r7, #20]
 8002138:	2b02      	cmp	r3, #2
 800213a:	d116      	bne.n	800216a <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800213c:	4b7c      	ldr	r3, [pc, #496]	; (8002330 <HAL_RCC_OscConfig+0x504>)
 800213e:	681b      	ldr	r3, [r3, #0]
 8002140:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002144:	2b00      	cmp	r3, #0
 8002146:	d005      	beq.n	8002154 <HAL_RCC_OscConfig+0x328>
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	68db      	ldr	r3, [r3, #12]
 800214c:	2b00      	cmp	r3, #0
 800214e:	d101      	bne.n	8002154 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8002150:	2301      	movs	r3, #1
 8002152:	e23f      	b.n	80025d4 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002154:	4b76      	ldr	r3, [pc, #472]	; (8002330 <HAL_RCC_OscConfig+0x504>)
 8002156:	685b      	ldr	r3, [r3, #4]
 8002158:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	691b      	ldr	r3, [r3, #16]
 8002160:	061b      	lsls	r3, r3, #24
 8002162:	4973      	ldr	r1, [pc, #460]	; (8002330 <HAL_RCC_OscConfig+0x504>)
 8002164:	4313      	orrs	r3, r2
 8002166:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002168:	e040      	b.n	80021ec <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	68db      	ldr	r3, [r3, #12]
 800216e:	2b00      	cmp	r3, #0
 8002170:	d023      	beq.n	80021ba <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002172:	4b6f      	ldr	r3, [pc, #444]	; (8002330 <HAL_RCC_OscConfig+0x504>)
 8002174:	681b      	ldr	r3, [r3, #0]
 8002176:	4a6e      	ldr	r2, [pc, #440]	; (8002330 <HAL_RCC_OscConfig+0x504>)
 8002178:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800217c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800217e:	f7ff fb05 	bl	800178c <HAL_GetTick>
 8002182:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002184:	e008      	b.n	8002198 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002186:	f7ff fb01 	bl	800178c <HAL_GetTick>
 800218a:	4602      	mov	r2, r0
 800218c:	693b      	ldr	r3, [r7, #16]
 800218e:	1ad3      	subs	r3, r2, r3
 8002190:	2b02      	cmp	r3, #2
 8002192:	d901      	bls.n	8002198 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8002194:	2303      	movs	r3, #3
 8002196:	e21d      	b.n	80025d4 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002198:	4b65      	ldr	r3, [pc, #404]	; (8002330 <HAL_RCC_OscConfig+0x504>)
 800219a:	681b      	ldr	r3, [r3, #0]
 800219c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80021a0:	2b00      	cmp	r3, #0
 80021a2:	d0f0      	beq.n	8002186 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80021a4:	4b62      	ldr	r3, [pc, #392]	; (8002330 <HAL_RCC_OscConfig+0x504>)
 80021a6:	685b      	ldr	r3, [r3, #4]
 80021a8:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	691b      	ldr	r3, [r3, #16]
 80021b0:	061b      	lsls	r3, r3, #24
 80021b2:	495f      	ldr	r1, [pc, #380]	; (8002330 <HAL_RCC_OscConfig+0x504>)
 80021b4:	4313      	orrs	r3, r2
 80021b6:	604b      	str	r3, [r1, #4]
 80021b8:	e018      	b.n	80021ec <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80021ba:	4b5d      	ldr	r3, [pc, #372]	; (8002330 <HAL_RCC_OscConfig+0x504>)
 80021bc:	681b      	ldr	r3, [r3, #0]
 80021be:	4a5c      	ldr	r2, [pc, #368]	; (8002330 <HAL_RCC_OscConfig+0x504>)
 80021c0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80021c4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80021c6:	f7ff fae1 	bl	800178c <HAL_GetTick>
 80021ca:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80021cc:	e008      	b.n	80021e0 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80021ce:	f7ff fadd 	bl	800178c <HAL_GetTick>
 80021d2:	4602      	mov	r2, r0
 80021d4:	693b      	ldr	r3, [r7, #16]
 80021d6:	1ad3      	subs	r3, r2, r3
 80021d8:	2b02      	cmp	r3, #2
 80021da:	d901      	bls.n	80021e0 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 80021dc:	2303      	movs	r3, #3
 80021de:	e1f9      	b.n	80025d4 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80021e0:	4b53      	ldr	r3, [pc, #332]	; (8002330 <HAL_RCC_OscConfig+0x504>)
 80021e2:	681b      	ldr	r3, [r3, #0]
 80021e4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80021e8:	2b00      	cmp	r3, #0
 80021ea:	d1f0      	bne.n	80021ce <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	681b      	ldr	r3, [r3, #0]
 80021f0:	f003 0308 	and.w	r3, r3, #8
 80021f4:	2b00      	cmp	r3, #0
 80021f6:	d03c      	beq.n	8002272 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	695b      	ldr	r3, [r3, #20]
 80021fc:	2b00      	cmp	r3, #0
 80021fe:	d01c      	beq.n	800223a <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002200:	4b4b      	ldr	r3, [pc, #300]	; (8002330 <HAL_RCC_OscConfig+0x504>)
 8002202:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002206:	4a4a      	ldr	r2, [pc, #296]	; (8002330 <HAL_RCC_OscConfig+0x504>)
 8002208:	f043 0301 	orr.w	r3, r3, #1
 800220c:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002210:	f7ff fabc 	bl	800178c <HAL_GetTick>
 8002214:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002216:	e008      	b.n	800222a <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002218:	f7ff fab8 	bl	800178c <HAL_GetTick>
 800221c:	4602      	mov	r2, r0
 800221e:	693b      	ldr	r3, [r7, #16]
 8002220:	1ad3      	subs	r3, r2, r3
 8002222:	2b02      	cmp	r3, #2
 8002224:	d901      	bls.n	800222a <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8002226:	2303      	movs	r3, #3
 8002228:	e1d4      	b.n	80025d4 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800222a:	4b41      	ldr	r3, [pc, #260]	; (8002330 <HAL_RCC_OscConfig+0x504>)
 800222c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002230:	f003 0302 	and.w	r3, r3, #2
 8002234:	2b00      	cmp	r3, #0
 8002236:	d0ef      	beq.n	8002218 <HAL_RCC_OscConfig+0x3ec>
 8002238:	e01b      	b.n	8002272 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800223a:	4b3d      	ldr	r3, [pc, #244]	; (8002330 <HAL_RCC_OscConfig+0x504>)
 800223c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002240:	4a3b      	ldr	r2, [pc, #236]	; (8002330 <HAL_RCC_OscConfig+0x504>)
 8002242:	f023 0301 	bic.w	r3, r3, #1
 8002246:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800224a:	f7ff fa9f 	bl	800178c <HAL_GetTick>
 800224e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002250:	e008      	b.n	8002264 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002252:	f7ff fa9b 	bl	800178c <HAL_GetTick>
 8002256:	4602      	mov	r2, r0
 8002258:	693b      	ldr	r3, [r7, #16]
 800225a:	1ad3      	subs	r3, r2, r3
 800225c:	2b02      	cmp	r3, #2
 800225e:	d901      	bls.n	8002264 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8002260:	2303      	movs	r3, #3
 8002262:	e1b7      	b.n	80025d4 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002264:	4b32      	ldr	r3, [pc, #200]	; (8002330 <HAL_RCC_OscConfig+0x504>)
 8002266:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800226a:	f003 0302 	and.w	r3, r3, #2
 800226e:	2b00      	cmp	r3, #0
 8002270:	d1ef      	bne.n	8002252 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	681b      	ldr	r3, [r3, #0]
 8002276:	f003 0304 	and.w	r3, r3, #4
 800227a:	2b00      	cmp	r3, #0
 800227c:	f000 80a6 	beq.w	80023cc <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002280:	2300      	movs	r3, #0
 8002282:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8002284:	4b2a      	ldr	r3, [pc, #168]	; (8002330 <HAL_RCC_OscConfig+0x504>)
 8002286:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002288:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800228c:	2b00      	cmp	r3, #0
 800228e:	d10d      	bne.n	80022ac <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002290:	4b27      	ldr	r3, [pc, #156]	; (8002330 <HAL_RCC_OscConfig+0x504>)
 8002292:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002294:	4a26      	ldr	r2, [pc, #152]	; (8002330 <HAL_RCC_OscConfig+0x504>)
 8002296:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800229a:	6593      	str	r3, [r2, #88]	; 0x58
 800229c:	4b24      	ldr	r3, [pc, #144]	; (8002330 <HAL_RCC_OscConfig+0x504>)
 800229e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80022a0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80022a4:	60bb      	str	r3, [r7, #8]
 80022a6:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80022a8:	2301      	movs	r3, #1
 80022aa:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80022ac:	4b21      	ldr	r3, [pc, #132]	; (8002334 <HAL_RCC_OscConfig+0x508>)
 80022ae:	681b      	ldr	r3, [r3, #0]
 80022b0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80022b4:	2b00      	cmp	r3, #0
 80022b6:	d118      	bne.n	80022ea <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80022b8:	4b1e      	ldr	r3, [pc, #120]	; (8002334 <HAL_RCC_OscConfig+0x508>)
 80022ba:	681b      	ldr	r3, [r3, #0]
 80022bc:	4a1d      	ldr	r2, [pc, #116]	; (8002334 <HAL_RCC_OscConfig+0x508>)
 80022be:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80022c2:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80022c4:	f7ff fa62 	bl	800178c <HAL_GetTick>
 80022c8:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80022ca:	e008      	b.n	80022de <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80022cc:	f7ff fa5e 	bl	800178c <HAL_GetTick>
 80022d0:	4602      	mov	r2, r0
 80022d2:	693b      	ldr	r3, [r7, #16]
 80022d4:	1ad3      	subs	r3, r2, r3
 80022d6:	2b02      	cmp	r3, #2
 80022d8:	d901      	bls.n	80022de <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 80022da:	2303      	movs	r3, #3
 80022dc:	e17a      	b.n	80025d4 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80022de:	4b15      	ldr	r3, [pc, #84]	; (8002334 <HAL_RCC_OscConfig+0x508>)
 80022e0:	681b      	ldr	r3, [r3, #0]
 80022e2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80022e6:	2b00      	cmp	r3, #0
 80022e8:	d0f0      	beq.n	80022cc <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	689b      	ldr	r3, [r3, #8]
 80022ee:	2b01      	cmp	r3, #1
 80022f0:	d108      	bne.n	8002304 <HAL_RCC_OscConfig+0x4d8>
 80022f2:	4b0f      	ldr	r3, [pc, #60]	; (8002330 <HAL_RCC_OscConfig+0x504>)
 80022f4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80022f8:	4a0d      	ldr	r2, [pc, #52]	; (8002330 <HAL_RCC_OscConfig+0x504>)
 80022fa:	f043 0301 	orr.w	r3, r3, #1
 80022fe:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002302:	e029      	b.n	8002358 <HAL_RCC_OscConfig+0x52c>
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	689b      	ldr	r3, [r3, #8]
 8002308:	2b05      	cmp	r3, #5
 800230a:	d115      	bne.n	8002338 <HAL_RCC_OscConfig+0x50c>
 800230c:	4b08      	ldr	r3, [pc, #32]	; (8002330 <HAL_RCC_OscConfig+0x504>)
 800230e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002312:	4a07      	ldr	r2, [pc, #28]	; (8002330 <HAL_RCC_OscConfig+0x504>)
 8002314:	f043 0304 	orr.w	r3, r3, #4
 8002318:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800231c:	4b04      	ldr	r3, [pc, #16]	; (8002330 <HAL_RCC_OscConfig+0x504>)
 800231e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002322:	4a03      	ldr	r2, [pc, #12]	; (8002330 <HAL_RCC_OscConfig+0x504>)
 8002324:	f043 0301 	orr.w	r3, r3, #1
 8002328:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800232c:	e014      	b.n	8002358 <HAL_RCC_OscConfig+0x52c>
 800232e:	bf00      	nop
 8002330:	40021000 	.word	0x40021000
 8002334:	40007000 	.word	0x40007000
 8002338:	4b9c      	ldr	r3, [pc, #624]	; (80025ac <HAL_RCC_OscConfig+0x780>)
 800233a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800233e:	4a9b      	ldr	r2, [pc, #620]	; (80025ac <HAL_RCC_OscConfig+0x780>)
 8002340:	f023 0301 	bic.w	r3, r3, #1
 8002344:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002348:	4b98      	ldr	r3, [pc, #608]	; (80025ac <HAL_RCC_OscConfig+0x780>)
 800234a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800234e:	4a97      	ldr	r2, [pc, #604]	; (80025ac <HAL_RCC_OscConfig+0x780>)
 8002350:	f023 0304 	bic.w	r3, r3, #4
 8002354:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	689b      	ldr	r3, [r3, #8]
 800235c:	2b00      	cmp	r3, #0
 800235e:	d016      	beq.n	800238e <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002360:	f7ff fa14 	bl	800178c <HAL_GetTick>
 8002364:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002366:	e00a      	b.n	800237e <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002368:	f7ff fa10 	bl	800178c <HAL_GetTick>
 800236c:	4602      	mov	r2, r0
 800236e:	693b      	ldr	r3, [r7, #16]
 8002370:	1ad3      	subs	r3, r2, r3
 8002372:	f241 3288 	movw	r2, #5000	; 0x1388
 8002376:	4293      	cmp	r3, r2
 8002378:	d901      	bls.n	800237e <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 800237a:	2303      	movs	r3, #3
 800237c:	e12a      	b.n	80025d4 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800237e:	4b8b      	ldr	r3, [pc, #556]	; (80025ac <HAL_RCC_OscConfig+0x780>)
 8002380:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002384:	f003 0302 	and.w	r3, r3, #2
 8002388:	2b00      	cmp	r3, #0
 800238a:	d0ed      	beq.n	8002368 <HAL_RCC_OscConfig+0x53c>
 800238c:	e015      	b.n	80023ba <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800238e:	f7ff f9fd 	bl	800178c <HAL_GetTick>
 8002392:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002394:	e00a      	b.n	80023ac <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002396:	f7ff f9f9 	bl	800178c <HAL_GetTick>
 800239a:	4602      	mov	r2, r0
 800239c:	693b      	ldr	r3, [r7, #16]
 800239e:	1ad3      	subs	r3, r2, r3
 80023a0:	f241 3288 	movw	r2, #5000	; 0x1388
 80023a4:	4293      	cmp	r3, r2
 80023a6:	d901      	bls.n	80023ac <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 80023a8:	2303      	movs	r3, #3
 80023aa:	e113      	b.n	80025d4 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80023ac:	4b7f      	ldr	r3, [pc, #508]	; (80025ac <HAL_RCC_OscConfig+0x780>)
 80023ae:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80023b2:	f003 0302 	and.w	r3, r3, #2
 80023b6:	2b00      	cmp	r3, #0
 80023b8:	d1ed      	bne.n	8002396 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80023ba:	7ffb      	ldrb	r3, [r7, #31]
 80023bc:	2b01      	cmp	r3, #1
 80023be:	d105      	bne.n	80023cc <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80023c0:	4b7a      	ldr	r3, [pc, #488]	; (80025ac <HAL_RCC_OscConfig+0x780>)
 80023c2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80023c4:	4a79      	ldr	r2, [pc, #484]	; (80025ac <HAL_RCC_OscConfig+0x780>)
 80023c6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80023ca:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80023d0:	2b00      	cmp	r3, #0
 80023d2:	f000 80fe 	beq.w	80025d2 <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80023da:	2b02      	cmp	r3, #2
 80023dc:	f040 80d0 	bne.w	8002580 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 80023e0:	4b72      	ldr	r3, [pc, #456]	; (80025ac <HAL_RCC_OscConfig+0x780>)
 80023e2:	68db      	ldr	r3, [r3, #12]
 80023e4:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80023e6:	697b      	ldr	r3, [r7, #20]
 80023e8:	f003 0203 	and.w	r2, r3, #3
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80023f0:	429a      	cmp	r2, r3
 80023f2:	d130      	bne.n	8002456 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80023f4:	697b      	ldr	r3, [r7, #20]
 80023f6:	f003 0270 	and.w	r2, r3, #112	; 0x70
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023fe:	3b01      	subs	r3, #1
 8002400:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002402:	429a      	cmp	r2, r3
 8002404:	d127      	bne.n	8002456 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002406:	697b      	ldr	r3, [r7, #20]
 8002408:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002410:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002412:	429a      	cmp	r2, r3
 8002414:	d11f      	bne.n	8002456 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8002416:	697b      	ldr	r3, [r7, #20]
 8002418:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800241c:	687a      	ldr	r2, [r7, #4]
 800241e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8002420:	2a07      	cmp	r2, #7
 8002422:	bf14      	ite	ne
 8002424:	2201      	movne	r2, #1
 8002426:	2200      	moveq	r2, #0
 8002428:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800242a:	4293      	cmp	r3, r2
 800242c:	d113      	bne.n	8002456 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800242e:	697b      	ldr	r3, [r7, #20]
 8002430:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002438:	085b      	lsrs	r3, r3, #1
 800243a:	3b01      	subs	r3, #1
 800243c:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 800243e:	429a      	cmp	r2, r3
 8002440:	d109      	bne.n	8002456 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8002442:	697b      	ldr	r3, [r7, #20]
 8002444:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800244c:	085b      	lsrs	r3, r3, #1
 800244e:	3b01      	subs	r3, #1
 8002450:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002452:	429a      	cmp	r2, r3
 8002454:	d06e      	beq.n	8002534 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002456:	69bb      	ldr	r3, [r7, #24]
 8002458:	2b0c      	cmp	r3, #12
 800245a:	d069      	beq.n	8002530 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 800245c:	4b53      	ldr	r3, [pc, #332]	; (80025ac <HAL_RCC_OscConfig+0x780>)
 800245e:	681b      	ldr	r3, [r3, #0]
 8002460:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8002464:	2b00      	cmp	r3, #0
 8002466:	d105      	bne.n	8002474 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8002468:	4b50      	ldr	r3, [pc, #320]	; (80025ac <HAL_RCC_OscConfig+0x780>)
 800246a:	681b      	ldr	r3, [r3, #0]
 800246c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002470:	2b00      	cmp	r3, #0
 8002472:	d001      	beq.n	8002478 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8002474:	2301      	movs	r3, #1
 8002476:	e0ad      	b.n	80025d4 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8002478:	4b4c      	ldr	r3, [pc, #304]	; (80025ac <HAL_RCC_OscConfig+0x780>)
 800247a:	681b      	ldr	r3, [r3, #0]
 800247c:	4a4b      	ldr	r2, [pc, #300]	; (80025ac <HAL_RCC_OscConfig+0x780>)
 800247e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002482:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002484:	f7ff f982 	bl	800178c <HAL_GetTick>
 8002488:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800248a:	e008      	b.n	800249e <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800248c:	f7ff f97e 	bl	800178c <HAL_GetTick>
 8002490:	4602      	mov	r2, r0
 8002492:	693b      	ldr	r3, [r7, #16]
 8002494:	1ad3      	subs	r3, r2, r3
 8002496:	2b02      	cmp	r3, #2
 8002498:	d901      	bls.n	800249e <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 800249a:	2303      	movs	r3, #3
 800249c:	e09a      	b.n	80025d4 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800249e:	4b43      	ldr	r3, [pc, #268]	; (80025ac <HAL_RCC_OscConfig+0x780>)
 80024a0:	681b      	ldr	r3, [r3, #0]
 80024a2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80024a6:	2b00      	cmp	r3, #0
 80024a8:	d1f0      	bne.n	800248c <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80024aa:	4b40      	ldr	r3, [pc, #256]	; (80025ac <HAL_RCC_OscConfig+0x780>)
 80024ac:	68da      	ldr	r2, [r3, #12]
 80024ae:	4b40      	ldr	r3, [pc, #256]	; (80025b0 <HAL_RCC_OscConfig+0x784>)
 80024b0:	4013      	ands	r3, r2
 80024b2:	687a      	ldr	r2, [r7, #4]
 80024b4:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 80024b6:	687a      	ldr	r2, [r7, #4]
 80024b8:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80024ba:	3a01      	subs	r2, #1
 80024bc:	0112      	lsls	r2, r2, #4
 80024be:	4311      	orrs	r1, r2
 80024c0:	687a      	ldr	r2, [r7, #4]
 80024c2:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80024c4:	0212      	lsls	r2, r2, #8
 80024c6:	4311      	orrs	r1, r2
 80024c8:	687a      	ldr	r2, [r7, #4]
 80024ca:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 80024cc:	0852      	lsrs	r2, r2, #1
 80024ce:	3a01      	subs	r2, #1
 80024d0:	0552      	lsls	r2, r2, #21
 80024d2:	4311      	orrs	r1, r2
 80024d4:	687a      	ldr	r2, [r7, #4]
 80024d6:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80024d8:	0852      	lsrs	r2, r2, #1
 80024da:	3a01      	subs	r2, #1
 80024dc:	0652      	lsls	r2, r2, #25
 80024de:	4311      	orrs	r1, r2
 80024e0:	687a      	ldr	r2, [r7, #4]
 80024e2:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80024e4:	0912      	lsrs	r2, r2, #4
 80024e6:	0452      	lsls	r2, r2, #17
 80024e8:	430a      	orrs	r2, r1
 80024ea:	4930      	ldr	r1, [pc, #192]	; (80025ac <HAL_RCC_OscConfig+0x780>)
 80024ec:	4313      	orrs	r3, r2
 80024ee:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 80024f0:	4b2e      	ldr	r3, [pc, #184]	; (80025ac <HAL_RCC_OscConfig+0x780>)
 80024f2:	681b      	ldr	r3, [r3, #0]
 80024f4:	4a2d      	ldr	r2, [pc, #180]	; (80025ac <HAL_RCC_OscConfig+0x780>)
 80024f6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80024fa:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80024fc:	4b2b      	ldr	r3, [pc, #172]	; (80025ac <HAL_RCC_OscConfig+0x780>)
 80024fe:	68db      	ldr	r3, [r3, #12]
 8002500:	4a2a      	ldr	r2, [pc, #168]	; (80025ac <HAL_RCC_OscConfig+0x780>)
 8002502:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002506:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002508:	f7ff f940 	bl	800178c <HAL_GetTick>
 800250c:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800250e:	e008      	b.n	8002522 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002510:	f7ff f93c 	bl	800178c <HAL_GetTick>
 8002514:	4602      	mov	r2, r0
 8002516:	693b      	ldr	r3, [r7, #16]
 8002518:	1ad3      	subs	r3, r2, r3
 800251a:	2b02      	cmp	r3, #2
 800251c:	d901      	bls.n	8002522 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 800251e:	2303      	movs	r3, #3
 8002520:	e058      	b.n	80025d4 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002522:	4b22      	ldr	r3, [pc, #136]	; (80025ac <HAL_RCC_OscConfig+0x780>)
 8002524:	681b      	ldr	r3, [r3, #0]
 8002526:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800252a:	2b00      	cmp	r3, #0
 800252c:	d0f0      	beq.n	8002510 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800252e:	e050      	b.n	80025d2 <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8002530:	2301      	movs	r3, #1
 8002532:	e04f      	b.n	80025d4 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002534:	4b1d      	ldr	r3, [pc, #116]	; (80025ac <HAL_RCC_OscConfig+0x780>)
 8002536:	681b      	ldr	r3, [r3, #0]
 8002538:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800253c:	2b00      	cmp	r3, #0
 800253e:	d148      	bne.n	80025d2 <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8002540:	4b1a      	ldr	r3, [pc, #104]	; (80025ac <HAL_RCC_OscConfig+0x780>)
 8002542:	681b      	ldr	r3, [r3, #0]
 8002544:	4a19      	ldr	r2, [pc, #100]	; (80025ac <HAL_RCC_OscConfig+0x780>)
 8002546:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800254a:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800254c:	4b17      	ldr	r3, [pc, #92]	; (80025ac <HAL_RCC_OscConfig+0x780>)
 800254e:	68db      	ldr	r3, [r3, #12]
 8002550:	4a16      	ldr	r2, [pc, #88]	; (80025ac <HAL_RCC_OscConfig+0x780>)
 8002552:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002556:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8002558:	f7ff f918 	bl	800178c <HAL_GetTick>
 800255c:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800255e:	e008      	b.n	8002572 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002560:	f7ff f914 	bl	800178c <HAL_GetTick>
 8002564:	4602      	mov	r2, r0
 8002566:	693b      	ldr	r3, [r7, #16]
 8002568:	1ad3      	subs	r3, r2, r3
 800256a:	2b02      	cmp	r3, #2
 800256c:	d901      	bls.n	8002572 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 800256e:	2303      	movs	r3, #3
 8002570:	e030      	b.n	80025d4 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002572:	4b0e      	ldr	r3, [pc, #56]	; (80025ac <HAL_RCC_OscConfig+0x780>)
 8002574:	681b      	ldr	r3, [r3, #0]
 8002576:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800257a:	2b00      	cmp	r3, #0
 800257c:	d0f0      	beq.n	8002560 <HAL_RCC_OscConfig+0x734>
 800257e:	e028      	b.n	80025d2 <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002580:	69bb      	ldr	r3, [r7, #24]
 8002582:	2b0c      	cmp	r3, #12
 8002584:	d023      	beq.n	80025ce <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002586:	4b09      	ldr	r3, [pc, #36]	; (80025ac <HAL_RCC_OscConfig+0x780>)
 8002588:	681b      	ldr	r3, [r3, #0]
 800258a:	4a08      	ldr	r2, [pc, #32]	; (80025ac <HAL_RCC_OscConfig+0x780>)
 800258c:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002590:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002592:	f7ff f8fb 	bl	800178c <HAL_GetTick>
 8002596:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002598:	e00c      	b.n	80025b4 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800259a:	f7ff f8f7 	bl	800178c <HAL_GetTick>
 800259e:	4602      	mov	r2, r0
 80025a0:	693b      	ldr	r3, [r7, #16]
 80025a2:	1ad3      	subs	r3, r2, r3
 80025a4:	2b02      	cmp	r3, #2
 80025a6:	d905      	bls.n	80025b4 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 80025a8:	2303      	movs	r3, #3
 80025aa:	e013      	b.n	80025d4 <HAL_RCC_OscConfig+0x7a8>
 80025ac:	40021000 	.word	0x40021000
 80025b0:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80025b4:	4b09      	ldr	r3, [pc, #36]	; (80025dc <HAL_RCC_OscConfig+0x7b0>)
 80025b6:	681b      	ldr	r3, [r3, #0]
 80025b8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80025bc:	2b00      	cmp	r3, #0
 80025be:	d1ec      	bne.n	800259a <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 80025c0:	4b06      	ldr	r3, [pc, #24]	; (80025dc <HAL_RCC_OscConfig+0x7b0>)
 80025c2:	68da      	ldr	r2, [r3, #12]
 80025c4:	4905      	ldr	r1, [pc, #20]	; (80025dc <HAL_RCC_OscConfig+0x7b0>)
 80025c6:	4b06      	ldr	r3, [pc, #24]	; (80025e0 <HAL_RCC_OscConfig+0x7b4>)
 80025c8:	4013      	ands	r3, r2
 80025ca:	60cb      	str	r3, [r1, #12]
 80025cc:	e001      	b.n	80025d2 <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 80025ce:	2301      	movs	r3, #1
 80025d0:	e000      	b.n	80025d4 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 80025d2:	2300      	movs	r3, #0
}
 80025d4:	4618      	mov	r0, r3
 80025d6:	3720      	adds	r7, #32
 80025d8:	46bd      	mov	sp, r7
 80025da:	bd80      	pop	{r7, pc}
 80025dc:	40021000 	.word	0x40021000
 80025e0:	feeefffc 	.word	0xfeeefffc

080025e4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80025e4:	b580      	push	{r7, lr}
 80025e6:	b084      	sub	sp, #16
 80025e8:	af00      	add	r7, sp, #0
 80025ea:	6078      	str	r0, [r7, #4]
 80025ec:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	2b00      	cmp	r3, #0
 80025f2:	d101      	bne.n	80025f8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80025f4:	2301      	movs	r3, #1
 80025f6:	e0e7      	b.n	80027c8 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80025f8:	4b75      	ldr	r3, [pc, #468]	; (80027d0 <HAL_RCC_ClockConfig+0x1ec>)
 80025fa:	681b      	ldr	r3, [r3, #0]
 80025fc:	f003 0307 	and.w	r3, r3, #7
 8002600:	683a      	ldr	r2, [r7, #0]
 8002602:	429a      	cmp	r2, r3
 8002604:	d910      	bls.n	8002628 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002606:	4b72      	ldr	r3, [pc, #456]	; (80027d0 <HAL_RCC_ClockConfig+0x1ec>)
 8002608:	681b      	ldr	r3, [r3, #0]
 800260a:	f023 0207 	bic.w	r2, r3, #7
 800260e:	4970      	ldr	r1, [pc, #448]	; (80027d0 <HAL_RCC_ClockConfig+0x1ec>)
 8002610:	683b      	ldr	r3, [r7, #0]
 8002612:	4313      	orrs	r3, r2
 8002614:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002616:	4b6e      	ldr	r3, [pc, #440]	; (80027d0 <HAL_RCC_ClockConfig+0x1ec>)
 8002618:	681b      	ldr	r3, [r3, #0]
 800261a:	f003 0307 	and.w	r3, r3, #7
 800261e:	683a      	ldr	r2, [r7, #0]
 8002620:	429a      	cmp	r2, r3
 8002622:	d001      	beq.n	8002628 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8002624:	2301      	movs	r3, #1
 8002626:	e0cf      	b.n	80027c8 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	681b      	ldr	r3, [r3, #0]
 800262c:	f003 0302 	and.w	r3, r3, #2
 8002630:	2b00      	cmp	r3, #0
 8002632:	d010      	beq.n	8002656 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	689a      	ldr	r2, [r3, #8]
 8002638:	4b66      	ldr	r3, [pc, #408]	; (80027d4 <HAL_RCC_ClockConfig+0x1f0>)
 800263a:	689b      	ldr	r3, [r3, #8]
 800263c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002640:	429a      	cmp	r2, r3
 8002642:	d908      	bls.n	8002656 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002644:	4b63      	ldr	r3, [pc, #396]	; (80027d4 <HAL_RCC_ClockConfig+0x1f0>)
 8002646:	689b      	ldr	r3, [r3, #8]
 8002648:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	689b      	ldr	r3, [r3, #8]
 8002650:	4960      	ldr	r1, [pc, #384]	; (80027d4 <HAL_RCC_ClockConfig+0x1f0>)
 8002652:	4313      	orrs	r3, r2
 8002654:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	f003 0301 	and.w	r3, r3, #1
 800265e:	2b00      	cmp	r3, #0
 8002660:	d04c      	beq.n	80026fc <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	685b      	ldr	r3, [r3, #4]
 8002666:	2b03      	cmp	r3, #3
 8002668:	d107      	bne.n	800267a <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800266a:	4b5a      	ldr	r3, [pc, #360]	; (80027d4 <HAL_RCC_ClockConfig+0x1f0>)
 800266c:	681b      	ldr	r3, [r3, #0]
 800266e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002672:	2b00      	cmp	r3, #0
 8002674:	d121      	bne.n	80026ba <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8002676:	2301      	movs	r3, #1
 8002678:	e0a6      	b.n	80027c8 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	685b      	ldr	r3, [r3, #4]
 800267e:	2b02      	cmp	r3, #2
 8002680:	d107      	bne.n	8002692 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002682:	4b54      	ldr	r3, [pc, #336]	; (80027d4 <HAL_RCC_ClockConfig+0x1f0>)
 8002684:	681b      	ldr	r3, [r3, #0]
 8002686:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800268a:	2b00      	cmp	r3, #0
 800268c:	d115      	bne.n	80026ba <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800268e:	2301      	movs	r3, #1
 8002690:	e09a      	b.n	80027c8 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	685b      	ldr	r3, [r3, #4]
 8002696:	2b00      	cmp	r3, #0
 8002698:	d107      	bne.n	80026aa <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800269a:	4b4e      	ldr	r3, [pc, #312]	; (80027d4 <HAL_RCC_ClockConfig+0x1f0>)
 800269c:	681b      	ldr	r3, [r3, #0]
 800269e:	f003 0302 	and.w	r3, r3, #2
 80026a2:	2b00      	cmp	r3, #0
 80026a4:	d109      	bne.n	80026ba <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80026a6:	2301      	movs	r3, #1
 80026a8:	e08e      	b.n	80027c8 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80026aa:	4b4a      	ldr	r3, [pc, #296]	; (80027d4 <HAL_RCC_ClockConfig+0x1f0>)
 80026ac:	681b      	ldr	r3, [r3, #0]
 80026ae:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80026b2:	2b00      	cmp	r3, #0
 80026b4:	d101      	bne.n	80026ba <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80026b6:	2301      	movs	r3, #1
 80026b8:	e086      	b.n	80027c8 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80026ba:	4b46      	ldr	r3, [pc, #280]	; (80027d4 <HAL_RCC_ClockConfig+0x1f0>)
 80026bc:	689b      	ldr	r3, [r3, #8]
 80026be:	f023 0203 	bic.w	r2, r3, #3
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	685b      	ldr	r3, [r3, #4]
 80026c6:	4943      	ldr	r1, [pc, #268]	; (80027d4 <HAL_RCC_ClockConfig+0x1f0>)
 80026c8:	4313      	orrs	r3, r2
 80026ca:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80026cc:	f7ff f85e 	bl	800178c <HAL_GetTick>
 80026d0:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80026d2:	e00a      	b.n	80026ea <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80026d4:	f7ff f85a 	bl	800178c <HAL_GetTick>
 80026d8:	4602      	mov	r2, r0
 80026da:	68fb      	ldr	r3, [r7, #12]
 80026dc:	1ad3      	subs	r3, r2, r3
 80026de:	f241 3288 	movw	r2, #5000	; 0x1388
 80026e2:	4293      	cmp	r3, r2
 80026e4:	d901      	bls.n	80026ea <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 80026e6:	2303      	movs	r3, #3
 80026e8:	e06e      	b.n	80027c8 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80026ea:	4b3a      	ldr	r3, [pc, #232]	; (80027d4 <HAL_RCC_ClockConfig+0x1f0>)
 80026ec:	689b      	ldr	r3, [r3, #8]
 80026ee:	f003 020c 	and.w	r2, r3, #12
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	685b      	ldr	r3, [r3, #4]
 80026f6:	009b      	lsls	r3, r3, #2
 80026f8:	429a      	cmp	r2, r3
 80026fa:	d1eb      	bne.n	80026d4 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	681b      	ldr	r3, [r3, #0]
 8002700:	f003 0302 	and.w	r3, r3, #2
 8002704:	2b00      	cmp	r3, #0
 8002706:	d010      	beq.n	800272a <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	689a      	ldr	r2, [r3, #8]
 800270c:	4b31      	ldr	r3, [pc, #196]	; (80027d4 <HAL_RCC_ClockConfig+0x1f0>)
 800270e:	689b      	ldr	r3, [r3, #8]
 8002710:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002714:	429a      	cmp	r2, r3
 8002716:	d208      	bcs.n	800272a <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002718:	4b2e      	ldr	r3, [pc, #184]	; (80027d4 <HAL_RCC_ClockConfig+0x1f0>)
 800271a:	689b      	ldr	r3, [r3, #8]
 800271c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	689b      	ldr	r3, [r3, #8]
 8002724:	492b      	ldr	r1, [pc, #172]	; (80027d4 <HAL_RCC_ClockConfig+0x1f0>)
 8002726:	4313      	orrs	r3, r2
 8002728:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800272a:	4b29      	ldr	r3, [pc, #164]	; (80027d0 <HAL_RCC_ClockConfig+0x1ec>)
 800272c:	681b      	ldr	r3, [r3, #0]
 800272e:	f003 0307 	and.w	r3, r3, #7
 8002732:	683a      	ldr	r2, [r7, #0]
 8002734:	429a      	cmp	r2, r3
 8002736:	d210      	bcs.n	800275a <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002738:	4b25      	ldr	r3, [pc, #148]	; (80027d0 <HAL_RCC_ClockConfig+0x1ec>)
 800273a:	681b      	ldr	r3, [r3, #0]
 800273c:	f023 0207 	bic.w	r2, r3, #7
 8002740:	4923      	ldr	r1, [pc, #140]	; (80027d0 <HAL_RCC_ClockConfig+0x1ec>)
 8002742:	683b      	ldr	r3, [r7, #0]
 8002744:	4313      	orrs	r3, r2
 8002746:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002748:	4b21      	ldr	r3, [pc, #132]	; (80027d0 <HAL_RCC_ClockConfig+0x1ec>)
 800274a:	681b      	ldr	r3, [r3, #0]
 800274c:	f003 0307 	and.w	r3, r3, #7
 8002750:	683a      	ldr	r2, [r7, #0]
 8002752:	429a      	cmp	r2, r3
 8002754:	d001      	beq.n	800275a <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8002756:	2301      	movs	r3, #1
 8002758:	e036      	b.n	80027c8 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	f003 0304 	and.w	r3, r3, #4
 8002762:	2b00      	cmp	r3, #0
 8002764:	d008      	beq.n	8002778 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002766:	4b1b      	ldr	r3, [pc, #108]	; (80027d4 <HAL_RCC_ClockConfig+0x1f0>)
 8002768:	689b      	ldr	r3, [r3, #8]
 800276a:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	68db      	ldr	r3, [r3, #12]
 8002772:	4918      	ldr	r1, [pc, #96]	; (80027d4 <HAL_RCC_ClockConfig+0x1f0>)
 8002774:	4313      	orrs	r3, r2
 8002776:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	f003 0308 	and.w	r3, r3, #8
 8002780:	2b00      	cmp	r3, #0
 8002782:	d009      	beq.n	8002798 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002784:	4b13      	ldr	r3, [pc, #76]	; (80027d4 <HAL_RCC_ClockConfig+0x1f0>)
 8002786:	689b      	ldr	r3, [r3, #8]
 8002788:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	691b      	ldr	r3, [r3, #16]
 8002790:	00db      	lsls	r3, r3, #3
 8002792:	4910      	ldr	r1, [pc, #64]	; (80027d4 <HAL_RCC_ClockConfig+0x1f0>)
 8002794:	4313      	orrs	r3, r2
 8002796:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002798:	f000 f824 	bl	80027e4 <HAL_RCC_GetSysClockFreq>
 800279c:	4602      	mov	r2, r0
 800279e:	4b0d      	ldr	r3, [pc, #52]	; (80027d4 <HAL_RCC_ClockConfig+0x1f0>)
 80027a0:	689b      	ldr	r3, [r3, #8]
 80027a2:	091b      	lsrs	r3, r3, #4
 80027a4:	f003 030f 	and.w	r3, r3, #15
 80027a8:	490b      	ldr	r1, [pc, #44]	; (80027d8 <HAL_RCC_ClockConfig+0x1f4>)
 80027aa:	5ccb      	ldrb	r3, [r1, r3]
 80027ac:	f003 031f 	and.w	r3, r3, #31
 80027b0:	fa22 f303 	lsr.w	r3, r2, r3
 80027b4:	4a09      	ldr	r2, [pc, #36]	; (80027dc <HAL_RCC_ClockConfig+0x1f8>)
 80027b6:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80027b8:	4b09      	ldr	r3, [pc, #36]	; (80027e0 <HAL_RCC_ClockConfig+0x1fc>)
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	4618      	mov	r0, r3
 80027be:	f7fe fea7 	bl	8001510 <HAL_InitTick>
 80027c2:	4603      	mov	r3, r0
 80027c4:	72fb      	strb	r3, [r7, #11]

  return status;
 80027c6:	7afb      	ldrb	r3, [r7, #11]
}
 80027c8:	4618      	mov	r0, r3
 80027ca:	3710      	adds	r7, #16
 80027cc:	46bd      	mov	sp, r7
 80027ce:	bd80      	pop	{r7, pc}
 80027d0:	40022000 	.word	0x40022000
 80027d4:	40021000 	.word	0x40021000
 80027d8:	0800b610 	.word	0x0800b610
 80027dc:	2000000c 	.word	0x2000000c
 80027e0:	20000010 	.word	0x20000010

080027e4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80027e4:	b480      	push	{r7}
 80027e6:	b089      	sub	sp, #36	; 0x24
 80027e8:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 80027ea:	2300      	movs	r3, #0
 80027ec:	61fb      	str	r3, [r7, #28]
 80027ee:	2300      	movs	r3, #0
 80027f0:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80027f2:	4b3e      	ldr	r3, [pc, #248]	; (80028ec <HAL_RCC_GetSysClockFreq+0x108>)
 80027f4:	689b      	ldr	r3, [r3, #8]
 80027f6:	f003 030c 	and.w	r3, r3, #12
 80027fa:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80027fc:	4b3b      	ldr	r3, [pc, #236]	; (80028ec <HAL_RCC_GetSysClockFreq+0x108>)
 80027fe:	68db      	ldr	r3, [r3, #12]
 8002800:	f003 0303 	and.w	r3, r3, #3
 8002804:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002806:	693b      	ldr	r3, [r7, #16]
 8002808:	2b00      	cmp	r3, #0
 800280a:	d005      	beq.n	8002818 <HAL_RCC_GetSysClockFreq+0x34>
 800280c:	693b      	ldr	r3, [r7, #16]
 800280e:	2b0c      	cmp	r3, #12
 8002810:	d121      	bne.n	8002856 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8002812:	68fb      	ldr	r3, [r7, #12]
 8002814:	2b01      	cmp	r3, #1
 8002816:	d11e      	bne.n	8002856 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8002818:	4b34      	ldr	r3, [pc, #208]	; (80028ec <HAL_RCC_GetSysClockFreq+0x108>)
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	f003 0308 	and.w	r3, r3, #8
 8002820:	2b00      	cmp	r3, #0
 8002822:	d107      	bne.n	8002834 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8002824:	4b31      	ldr	r3, [pc, #196]	; (80028ec <HAL_RCC_GetSysClockFreq+0x108>)
 8002826:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800282a:	0a1b      	lsrs	r3, r3, #8
 800282c:	f003 030f 	and.w	r3, r3, #15
 8002830:	61fb      	str	r3, [r7, #28]
 8002832:	e005      	b.n	8002840 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8002834:	4b2d      	ldr	r3, [pc, #180]	; (80028ec <HAL_RCC_GetSysClockFreq+0x108>)
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	091b      	lsrs	r3, r3, #4
 800283a:	f003 030f 	and.w	r3, r3, #15
 800283e:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8002840:	4a2b      	ldr	r2, [pc, #172]	; (80028f0 <HAL_RCC_GetSysClockFreq+0x10c>)
 8002842:	69fb      	ldr	r3, [r7, #28]
 8002844:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002848:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800284a:	693b      	ldr	r3, [r7, #16]
 800284c:	2b00      	cmp	r3, #0
 800284e:	d10d      	bne.n	800286c <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8002850:	69fb      	ldr	r3, [r7, #28]
 8002852:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002854:	e00a      	b.n	800286c <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8002856:	693b      	ldr	r3, [r7, #16]
 8002858:	2b04      	cmp	r3, #4
 800285a:	d102      	bne.n	8002862 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800285c:	4b25      	ldr	r3, [pc, #148]	; (80028f4 <HAL_RCC_GetSysClockFreq+0x110>)
 800285e:	61bb      	str	r3, [r7, #24]
 8002860:	e004      	b.n	800286c <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8002862:	693b      	ldr	r3, [r7, #16]
 8002864:	2b08      	cmp	r3, #8
 8002866:	d101      	bne.n	800286c <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002868:	4b23      	ldr	r3, [pc, #140]	; (80028f8 <HAL_RCC_GetSysClockFreq+0x114>)
 800286a:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 800286c:	693b      	ldr	r3, [r7, #16]
 800286e:	2b0c      	cmp	r3, #12
 8002870:	d134      	bne.n	80028dc <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8002872:	4b1e      	ldr	r3, [pc, #120]	; (80028ec <HAL_RCC_GetSysClockFreq+0x108>)
 8002874:	68db      	ldr	r3, [r3, #12]
 8002876:	f003 0303 	and.w	r3, r3, #3
 800287a:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800287c:	68bb      	ldr	r3, [r7, #8]
 800287e:	2b02      	cmp	r3, #2
 8002880:	d003      	beq.n	800288a <HAL_RCC_GetSysClockFreq+0xa6>
 8002882:	68bb      	ldr	r3, [r7, #8]
 8002884:	2b03      	cmp	r3, #3
 8002886:	d003      	beq.n	8002890 <HAL_RCC_GetSysClockFreq+0xac>
 8002888:	e005      	b.n	8002896 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 800288a:	4b1a      	ldr	r3, [pc, #104]	; (80028f4 <HAL_RCC_GetSysClockFreq+0x110>)
 800288c:	617b      	str	r3, [r7, #20]
      break;
 800288e:	e005      	b.n	800289c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8002890:	4b19      	ldr	r3, [pc, #100]	; (80028f8 <HAL_RCC_GetSysClockFreq+0x114>)
 8002892:	617b      	str	r3, [r7, #20]
      break;
 8002894:	e002      	b.n	800289c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8002896:	69fb      	ldr	r3, [r7, #28]
 8002898:	617b      	str	r3, [r7, #20]
      break;
 800289a:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800289c:	4b13      	ldr	r3, [pc, #76]	; (80028ec <HAL_RCC_GetSysClockFreq+0x108>)
 800289e:	68db      	ldr	r3, [r3, #12]
 80028a0:	091b      	lsrs	r3, r3, #4
 80028a2:	f003 0307 	and.w	r3, r3, #7
 80028a6:	3301      	adds	r3, #1
 80028a8:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80028aa:	4b10      	ldr	r3, [pc, #64]	; (80028ec <HAL_RCC_GetSysClockFreq+0x108>)
 80028ac:	68db      	ldr	r3, [r3, #12]
 80028ae:	0a1b      	lsrs	r3, r3, #8
 80028b0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80028b4:	697a      	ldr	r2, [r7, #20]
 80028b6:	fb03 f202 	mul.w	r2, r3, r2
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	fbb2 f3f3 	udiv	r3, r2, r3
 80028c0:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80028c2:	4b0a      	ldr	r3, [pc, #40]	; (80028ec <HAL_RCC_GetSysClockFreq+0x108>)
 80028c4:	68db      	ldr	r3, [r3, #12]
 80028c6:	0e5b      	lsrs	r3, r3, #25
 80028c8:	f003 0303 	and.w	r3, r3, #3
 80028cc:	3301      	adds	r3, #1
 80028ce:	005b      	lsls	r3, r3, #1
 80028d0:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 80028d2:	697a      	ldr	r2, [r7, #20]
 80028d4:	683b      	ldr	r3, [r7, #0]
 80028d6:	fbb2 f3f3 	udiv	r3, r2, r3
 80028da:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 80028dc:	69bb      	ldr	r3, [r7, #24]
}
 80028de:	4618      	mov	r0, r3
 80028e0:	3724      	adds	r7, #36	; 0x24
 80028e2:	46bd      	mov	sp, r7
 80028e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028e8:	4770      	bx	lr
 80028ea:	bf00      	nop
 80028ec:	40021000 	.word	0x40021000
 80028f0:	0800b628 	.word	0x0800b628
 80028f4:	00f42400 	.word	0x00f42400
 80028f8:	007a1200 	.word	0x007a1200

080028fc <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80028fc:	b480      	push	{r7}
 80028fe:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002900:	4b03      	ldr	r3, [pc, #12]	; (8002910 <HAL_RCC_GetHCLKFreq+0x14>)
 8002902:	681b      	ldr	r3, [r3, #0]
}
 8002904:	4618      	mov	r0, r3
 8002906:	46bd      	mov	sp, r7
 8002908:	f85d 7b04 	ldr.w	r7, [sp], #4
 800290c:	4770      	bx	lr
 800290e:	bf00      	nop
 8002910:	2000000c 	.word	0x2000000c

08002914 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002914:	b580      	push	{r7, lr}
 8002916:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8002918:	f7ff fff0 	bl	80028fc <HAL_RCC_GetHCLKFreq>
 800291c:	4602      	mov	r2, r0
 800291e:	4b06      	ldr	r3, [pc, #24]	; (8002938 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002920:	689b      	ldr	r3, [r3, #8]
 8002922:	0a1b      	lsrs	r3, r3, #8
 8002924:	f003 0307 	and.w	r3, r3, #7
 8002928:	4904      	ldr	r1, [pc, #16]	; (800293c <HAL_RCC_GetPCLK1Freq+0x28>)
 800292a:	5ccb      	ldrb	r3, [r1, r3]
 800292c:	f003 031f 	and.w	r3, r3, #31
 8002930:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002934:	4618      	mov	r0, r3
 8002936:	bd80      	pop	{r7, pc}
 8002938:	40021000 	.word	0x40021000
 800293c:	0800b620 	.word	0x0800b620

08002940 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002940:	b580      	push	{r7, lr}
 8002942:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8002944:	f7ff ffda 	bl	80028fc <HAL_RCC_GetHCLKFreq>
 8002948:	4602      	mov	r2, r0
 800294a:	4b06      	ldr	r3, [pc, #24]	; (8002964 <HAL_RCC_GetPCLK2Freq+0x24>)
 800294c:	689b      	ldr	r3, [r3, #8]
 800294e:	0adb      	lsrs	r3, r3, #11
 8002950:	f003 0307 	and.w	r3, r3, #7
 8002954:	4904      	ldr	r1, [pc, #16]	; (8002968 <HAL_RCC_GetPCLK2Freq+0x28>)
 8002956:	5ccb      	ldrb	r3, [r1, r3]
 8002958:	f003 031f 	and.w	r3, r3, #31
 800295c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002960:	4618      	mov	r0, r3
 8002962:	bd80      	pop	{r7, pc}
 8002964:	40021000 	.word	0x40021000
 8002968:	0800b620 	.word	0x0800b620

0800296c <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 800296c:	b480      	push	{r7}
 800296e:	b083      	sub	sp, #12
 8002970:	af00      	add	r7, sp, #0
 8002972:	6078      	str	r0, [r7, #4]
 8002974:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	220f      	movs	r2, #15
 800297a:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 800297c:	4b12      	ldr	r3, [pc, #72]	; (80029c8 <HAL_RCC_GetClockConfig+0x5c>)
 800297e:	689b      	ldr	r3, [r3, #8]
 8002980:	f003 0203 	and.w	r2, r3, #3
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 8002988:	4b0f      	ldr	r3, [pc, #60]	; (80029c8 <HAL_RCC_GetClockConfig+0x5c>)
 800298a:	689b      	ldr	r3, [r3, #8]
 800298c:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 8002994:	4b0c      	ldr	r3, [pc, #48]	; (80029c8 <HAL_RCC_GetClockConfig+0x5c>)
 8002996:	689b      	ldr	r3, [r3, #8]
 8002998:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 80029a0:	4b09      	ldr	r3, [pc, #36]	; (80029c8 <HAL_RCC_GetClockConfig+0x5c>)
 80029a2:	689b      	ldr	r3, [r3, #8]
 80029a4:	08db      	lsrs	r3, r3, #3
 80029a6:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 80029ae:	4b07      	ldr	r3, [pc, #28]	; (80029cc <HAL_RCC_GetClockConfig+0x60>)
 80029b0:	681b      	ldr	r3, [r3, #0]
 80029b2:	f003 0207 	and.w	r2, r3, #7
 80029b6:	683b      	ldr	r3, [r7, #0]
 80029b8:	601a      	str	r2, [r3, #0]
}
 80029ba:	bf00      	nop
 80029bc:	370c      	adds	r7, #12
 80029be:	46bd      	mov	sp, r7
 80029c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029c4:	4770      	bx	lr
 80029c6:	bf00      	nop
 80029c8:	40021000 	.word	0x40021000
 80029cc:	40022000 	.word	0x40022000

080029d0 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 80029d0:	b580      	push	{r7, lr}
 80029d2:	b086      	sub	sp, #24
 80029d4:	af00      	add	r7, sp, #0
 80029d6:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80029d8:	2300      	movs	r3, #0
 80029da:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80029dc:	4b2a      	ldr	r3, [pc, #168]	; (8002a88 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80029de:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80029e0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80029e4:	2b00      	cmp	r3, #0
 80029e6:	d003      	beq.n	80029f0 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80029e8:	f7ff f9bc 	bl	8001d64 <HAL_PWREx_GetVoltageRange>
 80029ec:	6178      	str	r0, [r7, #20]
 80029ee:	e014      	b.n	8002a1a <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 80029f0:	4b25      	ldr	r3, [pc, #148]	; (8002a88 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80029f2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80029f4:	4a24      	ldr	r2, [pc, #144]	; (8002a88 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80029f6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80029fa:	6593      	str	r3, [r2, #88]	; 0x58
 80029fc:	4b22      	ldr	r3, [pc, #136]	; (8002a88 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80029fe:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002a00:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002a04:	60fb      	str	r3, [r7, #12]
 8002a06:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8002a08:	f7ff f9ac 	bl	8001d64 <HAL_PWREx_GetVoltageRange>
 8002a0c:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8002a0e:	4b1e      	ldr	r3, [pc, #120]	; (8002a88 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002a10:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002a12:	4a1d      	ldr	r2, [pc, #116]	; (8002a88 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002a14:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002a18:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002a1a:	697b      	ldr	r3, [r7, #20]
 8002a1c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002a20:	d10b      	bne.n	8002a3a <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	2b80      	cmp	r3, #128	; 0x80
 8002a26:	d919      	bls.n	8002a5c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	2ba0      	cmp	r3, #160	; 0xa0
 8002a2c:	d902      	bls.n	8002a34 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8002a2e:	2302      	movs	r3, #2
 8002a30:	613b      	str	r3, [r7, #16]
 8002a32:	e013      	b.n	8002a5c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002a34:	2301      	movs	r3, #1
 8002a36:	613b      	str	r3, [r7, #16]
 8002a38:	e010      	b.n	8002a5c <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	2b80      	cmp	r3, #128	; 0x80
 8002a3e:	d902      	bls.n	8002a46 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8002a40:	2303      	movs	r3, #3
 8002a42:	613b      	str	r3, [r7, #16]
 8002a44:	e00a      	b.n	8002a5c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	2b80      	cmp	r3, #128	; 0x80
 8002a4a:	d102      	bne.n	8002a52 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8002a4c:	2302      	movs	r3, #2
 8002a4e:	613b      	str	r3, [r7, #16]
 8002a50:	e004      	b.n	8002a5c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	2b70      	cmp	r3, #112	; 0x70
 8002a56:	d101      	bne.n	8002a5c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002a58:	2301      	movs	r3, #1
 8002a5a:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8002a5c:	4b0b      	ldr	r3, [pc, #44]	; (8002a8c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	f023 0207 	bic.w	r2, r3, #7
 8002a64:	4909      	ldr	r1, [pc, #36]	; (8002a8c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002a66:	693b      	ldr	r3, [r7, #16]
 8002a68:	4313      	orrs	r3, r2
 8002a6a:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8002a6c:	4b07      	ldr	r3, [pc, #28]	; (8002a8c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002a6e:	681b      	ldr	r3, [r3, #0]
 8002a70:	f003 0307 	and.w	r3, r3, #7
 8002a74:	693a      	ldr	r2, [r7, #16]
 8002a76:	429a      	cmp	r2, r3
 8002a78:	d001      	beq.n	8002a7e <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8002a7a:	2301      	movs	r3, #1
 8002a7c:	e000      	b.n	8002a80 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8002a7e:	2300      	movs	r3, #0
}
 8002a80:	4618      	mov	r0, r3
 8002a82:	3718      	adds	r7, #24
 8002a84:	46bd      	mov	sp, r7
 8002a86:	bd80      	pop	{r7, pc}
 8002a88:	40021000 	.word	0x40021000
 8002a8c:	40022000 	.word	0x40022000

08002a90 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002a90:	b580      	push	{r7, lr}
 8002a92:	b086      	sub	sp, #24
 8002a94:	af00      	add	r7, sp, #0
 8002a96:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8002a98:	2300      	movs	r3, #0
 8002a9a:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002a9c:	2300      	movs	r3, #0
 8002a9e:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002aa8:	2b00      	cmp	r3, #0
 8002aaa:	d041      	beq.n	8002b30 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002ab0:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8002ab4:	d02a      	beq.n	8002b0c <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8002ab6:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8002aba:	d824      	bhi.n	8002b06 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8002abc:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8002ac0:	d008      	beq.n	8002ad4 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8002ac2:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8002ac6:	d81e      	bhi.n	8002b06 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8002ac8:	2b00      	cmp	r3, #0
 8002aca:	d00a      	beq.n	8002ae2 <HAL_RCCEx_PeriphCLKConfig+0x52>
 8002acc:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002ad0:	d010      	beq.n	8002af4 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8002ad2:	e018      	b.n	8002b06 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8002ad4:	4b86      	ldr	r3, [pc, #536]	; (8002cf0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002ad6:	68db      	ldr	r3, [r3, #12]
 8002ad8:	4a85      	ldr	r2, [pc, #532]	; (8002cf0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002ada:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002ade:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002ae0:	e015      	b.n	8002b0e <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	3304      	adds	r3, #4
 8002ae6:	2100      	movs	r1, #0
 8002ae8:	4618      	mov	r0, r3
 8002aea:	f000 fabb 	bl	8003064 <RCCEx_PLLSAI1_Config>
 8002aee:	4603      	mov	r3, r0
 8002af0:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002af2:	e00c      	b.n	8002b0e <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	3320      	adds	r3, #32
 8002af8:	2100      	movs	r1, #0
 8002afa:	4618      	mov	r0, r3
 8002afc:	f000 fba6 	bl	800324c <RCCEx_PLLSAI2_Config>
 8002b00:	4603      	mov	r3, r0
 8002b02:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002b04:	e003      	b.n	8002b0e <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002b06:	2301      	movs	r3, #1
 8002b08:	74fb      	strb	r3, [r7, #19]
      break;
 8002b0a:	e000      	b.n	8002b0e <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8002b0c:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002b0e:	7cfb      	ldrb	r3, [r7, #19]
 8002b10:	2b00      	cmp	r3, #0
 8002b12:	d10b      	bne.n	8002b2c <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002b14:	4b76      	ldr	r3, [pc, #472]	; (8002cf0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002b16:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002b1a:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002b22:	4973      	ldr	r1, [pc, #460]	; (8002cf0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002b24:	4313      	orrs	r3, r2
 8002b26:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8002b2a:	e001      	b.n	8002b30 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002b2c:	7cfb      	ldrb	r3, [r7, #19]
 8002b2e:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002b38:	2b00      	cmp	r3, #0
 8002b3a:	d041      	beq.n	8002bc0 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8002b40:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8002b44:	d02a      	beq.n	8002b9c <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8002b46:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8002b4a:	d824      	bhi.n	8002b96 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8002b4c:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8002b50:	d008      	beq.n	8002b64 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8002b52:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8002b56:	d81e      	bhi.n	8002b96 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8002b58:	2b00      	cmp	r3, #0
 8002b5a:	d00a      	beq.n	8002b72 <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8002b5c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002b60:	d010      	beq.n	8002b84 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8002b62:	e018      	b.n	8002b96 <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8002b64:	4b62      	ldr	r3, [pc, #392]	; (8002cf0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002b66:	68db      	ldr	r3, [r3, #12]
 8002b68:	4a61      	ldr	r2, [pc, #388]	; (8002cf0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002b6a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002b6e:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002b70:	e015      	b.n	8002b9e <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	3304      	adds	r3, #4
 8002b76:	2100      	movs	r1, #0
 8002b78:	4618      	mov	r0, r3
 8002b7a:	f000 fa73 	bl	8003064 <RCCEx_PLLSAI1_Config>
 8002b7e:	4603      	mov	r3, r0
 8002b80:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002b82:	e00c      	b.n	8002b9e <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	3320      	adds	r3, #32
 8002b88:	2100      	movs	r1, #0
 8002b8a:	4618      	mov	r0, r3
 8002b8c:	f000 fb5e 	bl	800324c <RCCEx_PLLSAI2_Config>
 8002b90:	4603      	mov	r3, r0
 8002b92:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002b94:	e003      	b.n	8002b9e <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002b96:	2301      	movs	r3, #1
 8002b98:	74fb      	strb	r3, [r7, #19]
      break;
 8002b9a:	e000      	b.n	8002b9e <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8002b9c:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002b9e:	7cfb      	ldrb	r3, [r7, #19]
 8002ba0:	2b00      	cmp	r3, #0
 8002ba2:	d10b      	bne.n	8002bbc <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8002ba4:	4b52      	ldr	r3, [pc, #328]	; (8002cf0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002ba6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002baa:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8002bb2:	494f      	ldr	r1, [pc, #316]	; (8002cf0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002bb4:	4313      	orrs	r3, r2
 8002bb6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8002bba:	e001      	b.n	8002bc0 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002bbc:	7cfb      	ldrb	r3, [r7, #19]
 8002bbe:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	681b      	ldr	r3, [r3, #0]
 8002bc4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002bc8:	2b00      	cmp	r3, #0
 8002bca:	f000 80a0 	beq.w	8002d0e <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002bce:	2300      	movs	r3, #0
 8002bd0:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8002bd2:	4b47      	ldr	r3, [pc, #284]	; (8002cf0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002bd4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002bd6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002bda:	2b00      	cmp	r3, #0
 8002bdc:	d101      	bne.n	8002be2 <HAL_RCCEx_PeriphCLKConfig+0x152>
 8002bde:	2301      	movs	r3, #1
 8002be0:	e000      	b.n	8002be4 <HAL_RCCEx_PeriphCLKConfig+0x154>
 8002be2:	2300      	movs	r3, #0
 8002be4:	2b00      	cmp	r3, #0
 8002be6:	d00d      	beq.n	8002c04 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002be8:	4b41      	ldr	r3, [pc, #260]	; (8002cf0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002bea:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002bec:	4a40      	ldr	r2, [pc, #256]	; (8002cf0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002bee:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002bf2:	6593      	str	r3, [r2, #88]	; 0x58
 8002bf4:	4b3e      	ldr	r3, [pc, #248]	; (8002cf0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002bf6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002bf8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002bfc:	60bb      	str	r3, [r7, #8]
 8002bfe:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002c00:	2301      	movs	r3, #1
 8002c02:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002c04:	4b3b      	ldr	r3, [pc, #236]	; (8002cf4 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	4a3a      	ldr	r2, [pc, #232]	; (8002cf4 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8002c0a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002c0e:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002c10:	f7fe fdbc 	bl	800178c <HAL_GetTick>
 8002c14:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002c16:	e009      	b.n	8002c2c <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002c18:	f7fe fdb8 	bl	800178c <HAL_GetTick>
 8002c1c:	4602      	mov	r2, r0
 8002c1e:	68fb      	ldr	r3, [r7, #12]
 8002c20:	1ad3      	subs	r3, r2, r3
 8002c22:	2b02      	cmp	r3, #2
 8002c24:	d902      	bls.n	8002c2c <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 8002c26:	2303      	movs	r3, #3
 8002c28:	74fb      	strb	r3, [r7, #19]
        break;
 8002c2a:	e005      	b.n	8002c38 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002c2c:	4b31      	ldr	r3, [pc, #196]	; (8002cf4 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8002c2e:	681b      	ldr	r3, [r3, #0]
 8002c30:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002c34:	2b00      	cmp	r3, #0
 8002c36:	d0ef      	beq.n	8002c18 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8002c38:	7cfb      	ldrb	r3, [r7, #19]
 8002c3a:	2b00      	cmp	r3, #0
 8002c3c:	d15c      	bne.n	8002cf8 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8002c3e:	4b2c      	ldr	r3, [pc, #176]	; (8002cf0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002c40:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002c44:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002c48:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8002c4a:	697b      	ldr	r3, [r7, #20]
 8002c4c:	2b00      	cmp	r3, #0
 8002c4e:	d01f      	beq.n	8002c90 <HAL_RCCEx_PeriphCLKConfig+0x200>
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002c56:	697a      	ldr	r2, [r7, #20]
 8002c58:	429a      	cmp	r2, r3
 8002c5a:	d019      	beq.n	8002c90 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8002c5c:	4b24      	ldr	r3, [pc, #144]	; (8002cf0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002c5e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002c62:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002c66:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8002c68:	4b21      	ldr	r3, [pc, #132]	; (8002cf0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002c6a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002c6e:	4a20      	ldr	r2, [pc, #128]	; (8002cf0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002c70:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002c74:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8002c78:	4b1d      	ldr	r3, [pc, #116]	; (8002cf0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002c7a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002c7e:	4a1c      	ldr	r2, [pc, #112]	; (8002cf0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002c80:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002c84:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8002c88:	4a19      	ldr	r2, [pc, #100]	; (8002cf0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002c8a:	697b      	ldr	r3, [r7, #20]
 8002c8c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8002c90:	697b      	ldr	r3, [r7, #20]
 8002c92:	f003 0301 	and.w	r3, r3, #1
 8002c96:	2b00      	cmp	r3, #0
 8002c98:	d016      	beq.n	8002cc8 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002c9a:	f7fe fd77 	bl	800178c <HAL_GetTick>
 8002c9e:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002ca0:	e00b      	b.n	8002cba <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002ca2:	f7fe fd73 	bl	800178c <HAL_GetTick>
 8002ca6:	4602      	mov	r2, r0
 8002ca8:	68fb      	ldr	r3, [r7, #12]
 8002caa:	1ad3      	subs	r3, r2, r3
 8002cac:	f241 3288 	movw	r2, #5000	; 0x1388
 8002cb0:	4293      	cmp	r3, r2
 8002cb2:	d902      	bls.n	8002cba <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8002cb4:	2303      	movs	r3, #3
 8002cb6:	74fb      	strb	r3, [r7, #19]
            break;
 8002cb8:	e006      	b.n	8002cc8 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002cba:	4b0d      	ldr	r3, [pc, #52]	; (8002cf0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002cbc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002cc0:	f003 0302 	and.w	r3, r3, #2
 8002cc4:	2b00      	cmp	r3, #0
 8002cc6:	d0ec      	beq.n	8002ca2 <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8002cc8:	7cfb      	ldrb	r3, [r7, #19]
 8002cca:	2b00      	cmp	r3, #0
 8002ccc:	d10c      	bne.n	8002ce8 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002cce:	4b08      	ldr	r3, [pc, #32]	; (8002cf0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002cd0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002cd4:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002cde:	4904      	ldr	r1, [pc, #16]	; (8002cf0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002ce0:	4313      	orrs	r3, r2
 8002ce2:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8002ce6:	e009      	b.n	8002cfc <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8002ce8:	7cfb      	ldrb	r3, [r7, #19]
 8002cea:	74bb      	strb	r3, [r7, #18]
 8002cec:	e006      	b.n	8002cfc <HAL_RCCEx_PeriphCLKConfig+0x26c>
 8002cee:	bf00      	nop
 8002cf0:	40021000 	.word	0x40021000
 8002cf4:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002cf8:	7cfb      	ldrb	r3, [r7, #19]
 8002cfa:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002cfc:	7c7b      	ldrb	r3, [r7, #17]
 8002cfe:	2b01      	cmp	r3, #1
 8002d00:	d105      	bne.n	8002d0e <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002d02:	4b9e      	ldr	r3, [pc, #632]	; (8002f7c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002d04:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002d06:	4a9d      	ldr	r2, [pc, #628]	; (8002f7c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002d08:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002d0c:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	f003 0301 	and.w	r3, r3, #1
 8002d16:	2b00      	cmp	r3, #0
 8002d18:	d00a      	beq.n	8002d30 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002d1a:	4b98      	ldr	r3, [pc, #608]	; (8002f7c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002d1c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002d20:	f023 0203 	bic.w	r2, r3, #3
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002d28:	4994      	ldr	r1, [pc, #592]	; (8002f7c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002d2a:	4313      	orrs	r3, r2
 8002d2c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	f003 0302 	and.w	r3, r3, #2
 8002d38:	2b00      	cmp	r3, #0
 8002d3a:	d00a      	beq.n	8002d52 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002d3c:	4b8f      	ldr	r3, [pc, #572]	; (8002f7c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002d3e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002d42:	f023 020c 	bic.w	r2, r3, #12
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002d4a:	498c      	ldr	r1, [pc, #560]	; (8002f7c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002d4c:	4313      	orrs	r3, r2
 8002d4e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	681b      	ldr	r3, [r3, #0]
 8002d56:	f003 0304 	and.w	r3, r3, #4
 8002d5a:	2b00      	cmp	r3, #0
 8002d5c:	d00a      	beq.n	8002d74 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8002d5e:	4b87      	ldr	r3, [pc, #540]	; (8002f7c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002d60:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002d64:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d6c:	4983      	ldr	r1, [pc, #524]	; (8002f7c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002d6e:	4313      	orrs	r3, r2
 8002d70:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	f003 0308 	and.w	r3, r3, #8
 8002d7c:	2b00      	cmp	r3, #0
 8002d7e:	d00a      	beq.n	8002d96 <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8002d80:	4b7e      	ldr	r3, [pc, #504]	; (8002f7c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002d82:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002d86:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002d8e:	497b      	ldr	r1, [pc, #492]	; (8002f7c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002d90:	4313      	orrs	r3, r2
 8002d92:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	681b      	ldr	r3, [r3, #0]
 8002d9a:	f003 0310 	and.w	r3, r3, #16
 8002d9e:	2b00      	cmp	r3, #0
 8002da0:	d00a      	beq.n	8002db8 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8002da2:	4b76      	ldr	r3, [pc, #472]	; (8002f7c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002da4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002da8:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002db0:	4972      	ldr	r1, [pc, #456]	; (8002f7c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002db2:	4313      	orrs	r3, r2
 8002db4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	681b      	ldr	r3, [r3, #0]
 8002dbc:	f003 0320 	and.w	r3, r3, #32
 8002dc0:	2b00      	cmp	r3, #0
 8002dc2:	d00a      	beq.n	8002dda <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8002dc4:	4b6d      	ldr	r3, [pc, #436]	; (8002f7c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002dc6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002dca:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002dd2:	496a      	ldr	r1, [pc, #424]	; (8002f7c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002dd4:	4313      	orrs	r3, r2
 8002dd6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	681b      	ldr	r3, [r3, #0]
 8002dde:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002de2:	2b00      	cmp	r3, #0
 8002de4:	d00a      	beq.n	8002dfc <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8002de6:	4b65      	ldr	r3, [pc, #404]	; (8002f7c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002de8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002dec:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002df4:	4961      	ldr	r1, [pc, #388]	; (8002f7c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002df6:	4313      	orrs	r3, r2
 8002df8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002e04:	2b00      	cmp	r3, #0
 8002e06:	d00a      	beq.n	8002e1e <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8002e08:	4b5c      	ldr	r3, [pc, #368]	; (8002f7c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002e0a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002e0e:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002e16:	4959      	ldr	r1, [pc, #356]	; (8002f7c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002e18:	4313      	orrs	r3, r2
 8002e1a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	681b      	ldr	r3, [r3, #0]
 8002e22:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002e26:	2b00      	cmp	r3, #0
 8002e28:	d00a      	beq.n	8002e40 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002e2a:	4b54      	ldr	r3, [pc, #336]	; (8002f7c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002e2c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002e30:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002e38:	4950      	ldr	r1, [pc, #320]	; (8002f7c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002e3a:	4313      	orrs	r3, r2
 8002e3c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002e48:	2b00      	cmp	r3, #0
 8002e4a:	d00a      	beq.n	8002e62 <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8002e4c:	4b4b      	ldr	r3, [pc, #300]	; (8002f7c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002e4e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002e52:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002e5a:	4948      	ldr	r1, [pc, #288]	; (8002f7c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002e5c:	4313      	orrs	r3, r2
 8002e5e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002e6a:	2b00      	cmp	r3, #0
 8002e6c:	d00a      	beq.n	8002e84 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8002e6e:	4b43      	ldr	r3, [pc, #268]	; (8002f7c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002e70:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002e74:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002e7c:	493f      	ldr	r1, [pc, #252]	; (8002f7c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002e7e:	4313      	orrs	r3, r2
 8002e80:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002e8c:	2b00      	cmp	r3, #0
 8002e8e:	d028      	beq.n	8002ee2 <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002e90:	4b3a      	ldr	r3, [pc, #232]	; (8002f7c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002e92:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002e96:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002e9e:	4937      	ldr	r1, [pc, #220]	; (8002f7c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002ea0:	4313      	orrs	r3, r2
 8002ea2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002eaa:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002eae:	d106      	bne.n	8002ebe <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002eb0:	4b32      	ldr	r3, [pc, #200]	; (8002f7c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002eb2:	68db      	ldr	r3, [r3, #12]
 8002eb4:	4a31      	ldr	r2, [pc, #196]	; (8002f7c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002eb6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002eba:	60d3      	str	r3, [r2, #12]
 8002ebc:	e011      	b.n	8002ee2 <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002ec2:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8002ec6:	d10c      	bne.n	8002ee2 <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	3304      	adds	r3, #4
 8002ecc:	2101      	movs	r1, #1
 8002ece:	4618      	mov	r0, r3
 8002ed0:	f000 f8c8 	bl	8003064 <RCCEx_PLLSAI1_Config>
 8002ed4:	4603      	mov	r3, r0
 8002ed6:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8002ed8:	7cfb      	ldrb	r3, [r7, #19]
 8002eda:	2b00      	cmp	r3, #0
 8002edc:	d001      	beq.n	8002ee2 <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 8002ede:	7cfb      	ldrb	r3, [r7, #19]
 8002ee0:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002eea:	2b00      	cmp	r3, #0
 8002eec:	d028      	beq.n	8002f40 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8002eee:	4b23      	ldr	r3, [pc, #140]	; (8002f7c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002ef0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002ef4:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002efc:	491f      	ldr	r1, [pc, #124]	; (8002f7c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002efe:	4313      	orrs	r3, r2
 8002f00:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002f08:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002f0c:	d106      	bne.n	8002f1c <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002f0e:	4b1b      	ldr	r3, [pc, #108]	; (8002f7c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002f10:	68db      	ldr	r3, [r3, #12]
 8002f12:	4a1a      	ldr	r2, [pc, #104]	; (8002f7c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002f14:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002f18:	60d3      	str	r3, [r2, #12]
 8002f1a:	e011      	b.n	8002f40 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002f20:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8002f24:	d10c      	bne.n	8002f40 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	3304      	adds	r3, #4
 8002f2a:	2101      	movs	r1, #1
 8002f2c:	4618      	mov	r0, r3
 8002f2e:	f000 f899 	bl	8003064 <RCCEx_PLLSAI1_Config>
 8002f32:	4603      	mov	r3, r0
 8002f34:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002f36:	7cfb      	ldrb	r3, [r7, #19]
 8002f38:	2b00      	cmp	r3, #0
 8002f3a:	d001      	beq.n	8002f40 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 8002f3c:	7cfb      	ldrb	r3, [r7, #19]
 8002f3e:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002f48:	2b00      	cmp	r3, #0
 8002f4a:	d02b      	beq.n	8002fa4 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8002f4c:	4b0b      	ldr	r3, [pc, #44]	; (8002f7c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002f4e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002f52:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002f5a:	4908      	ldr	r1, [pc, #32]	; (8002f7c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002f5c:	4313      	orrs	r3, r2
 8002f5e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002f66:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002f6a:	d109      	bne.n	8002f80 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002f6c:	4b03      	ldr	r3, [pc, #12]	; (8002f7c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002f6e:	68db      	ldr	r3, [r3, #12]
 8002f70:	4a02      	ldr	r2, [pc, #8]	; (8002f7c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002f72:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002f76:	60d3      	str	r3, [r2, #12]
 8002f78:	e014      	b.n	8002fa4 <HAL_RCCEx_PeriphCLKConfig+0x514>
 8002f7a:	bf00      	nop
 8002f7c:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002f84:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8002f88:	d10c      	bne.n	8002fa4 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	3304      	adds	r3, #4
 8002f8e:	2101      	movs	r1, #1
 8002f90:	4618      	mov	r0, r3
 8002f92:	f000 f867 	bl	8003064 <RCCEx_PLLSAI1_Config>
 8002f96:	4603      	mov	r3, r0
 8002f98:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002f9a:	7cfb      	ldrb	r3, [r7, #19]
 8002f9c:	2b00      	cmp	r3, #0
 8002f9e:	d001      	beq.n	8002fa4 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8002fa0:	7cfb      	ldrb	r3, [r7, #19]
 8002fa2:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002fac:	2b00      	cmp	r3, #0
 8002fae:	d02f      	beq.n	8003010 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8002fb0:	4b2b      	ldr	r3, [pc, #172]	; (8003060 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002fb2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002fb6:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002fbe:	4928      	ldr	r1, [pc, #160]	; (8003060 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002fc0:	4313      	orrs	r3, r2
 8002fc2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002fca:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8002fce:	d10d      	bne.n	8002fec <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	3304      	adds	r3, #4
 8002fd4:	2102      	movs	r1, #2
 8002fd6:	4618      	mov	r0, r3
 8002fd8:	f000 f844 	bl	8003064 <RCCEx_PLLSAI1_Config>
 8002fdc:	4603      	mov	r3, r0
 8002fde:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002fe0:	7cfb      	ldrb	r3, [r7, #19]
 8002fe2:	2b00      	cmp	r3, #0
 8002fe4:	d014      	beq.n	8003010 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8002fe6:	7cfb      	ldrb	r3, [r7, #19]
 8002fe8:	74bb      	strb	r3, [r7, #18]
 8002fea:	e011      	b.n	8003010 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002ff0:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002ff4:	d10c      	bne.n	8003010 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	3320      	adds	r3, #32
 8002ffa:	2102      	movs	r1, #2
 8002ffc:	4618      	mov	r0, r3
 8002ffe:	f000 f925 	bl	800324c <RCCEx_PLLSAI2_Config>
 8003002:	4603      	mov	r3, r0
 8003004:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003006:	7cfb      	ldrb	r3, [r7, #19]
 8003008:	2b00      	cmp	r3, #0
 800300a:	d001      	beq.n	8003010 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 800300c:	7cfb      	ldrb	r3, [r7, #19]
 800300e:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	681b      	ldr	r3, [r3, #0]
 8003014:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003018:	2b00      	cmp	r3, #0
 800301a:	d00a      	beq.n	8003032 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800301c:	4b10      	ldr	r3, [pc, #64]	; (8003060 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800301e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003022:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800302a:	490d      	ldr	r1, [pc, #52]	; (8003060 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800302c:	4313      	orrs	r3, r2
 800302e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	681b      	ldr	r3, [r3, #0]
 8003036:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800303a:	2b00      	cmp	r3, #0
 800303c:	d00b      	beq.n	8003056 <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800303e:	4b08      	ldr	r3, [pc, #32]	; (8003060 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003040:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003044:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800304e:	4904      	ldr	r1, [pc, #16]	; (8003060 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003050:	4313      	orrs	r3, r2
 8003052:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8003056:	7cbb      	ldrb	r3, [r7, #18]
}
 8003058:	4618      	mov	r0, r3
 800305a:	3718      	adds	r7, #24
 800305c:	46bd      	mov	sp, r7
 800305e:	bd80      	pop	{r7, pc}
 8003060:	40021000 	.word	0x40021000

08003064 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8003064:	b580      	push	{r7, lr}
 8003066:	b084      	sub	sp, #16
 8003068:	af00      	add	r7, sp, #0
 800306a:	6078      	str	r0, [r7, #4]
 800306c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800306e:	2300      	movs	r3, #0
 8003070:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8003072:	4b75      	ldr	r3, [pc, #468]	; (8003248 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003074:	68db      	ldr	r3, [r3, #12]
 8003076:	f003 0303 	and.w	r3, r3, #3
 800307a:	2b00      	cmp	r3, #0
 800307c:	d018      	beq.n	80030b0 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 800307e:	4b72      	ldr	r3, [pc, #456]	; (8003248 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003080:	68db      	ldr	r3, [r3, #12]
 8003082:	f003 0203 	and.w	r2, r3, #3
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	681b      	ldr	r3, [r3, #0]
 800308a:	429a      	cmp	r2, r3
 800308c:	d10d      	bne.n	80030aa <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	681b      	ldr	r3, [r3, #0]
       ||
 8003092:	2b00      	cmp	r3, #0
 8003094:	d009      	beq.n	80030aa <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8003096:	4b6c      	ldr	r3, [pc, #432]	; (8003248 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003098:	68db      	ldr	r3, [r3, #12]
 800309a:	091b      	lsrs	r3, r3, #4
 800309c:	f003 0307 	and.w	r3, r3, #7
 80030a0:	1c5a      	adds	r2, r3, #1
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	685b      	ldr	r3, [r3, #4]
       ||
 80030a6:	429a      	cmp	r2, r3
 80030a8:	d047      	beq.n	800313a <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80030aa:	2301      	movs	r3, #1
 80030ac:	73fb      	strb	r3, [r7, #15]
 80030ae:	e044      	b.n	800313a <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	2b03      	cmp	r3, #3
 80030b6:	d018      	beq.n	80030ea <RCCEx_PLLSAI1_Config+0x86>
 80030b8:	2b03      	cmp	r3, #3
 80030ba:	d825      	bhi.n	8003108 <RCCEx_PLLSAI1_Config+0xa4>
 80030bc:	2b01      	cmp	r3, #1
 80030be:	d002      	beq.n	80030c6 <RCCEx_PLLSAI1_Config+0x62>
 80030c0:	2b02      	cmp	r3, #2
 80030c2:	d009      	beq.n	80030d8 <RCCEx_PLLSAI1_Config+0x74>
 80030c4:	e020      	b.n	8003108 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80030c6:	4b60      	ldr	r3, [pc, #384]	; (8003248 <RCCEx_PLLSAI1_Config+0x1e4>)
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	f003 0302 	and.w	r3, r3, #2
 80030ce:	2b00      	cmp	r3, #0
 80030d0:	d11d      	bne.n	800310e <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 80030d2:	2301      	movs	r3, #1
 80030d4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80030d6:	e01a      	b.n	800310e <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80030d8:	4b5b      	ldr	r3, [pc, #364]	; (8003248 <RCCEx_PLLSAI1_Config+0x1e4>)
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80030e0:	2b00      	cmp	r3, #0
 80030e2:	d116      	bne.n	8003112 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 80030e4:	2301      	movs	r3, #1
 80030e6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80030e8:	e013      	b.n	8003112 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80030ea:	4b57      	ldr	r3, [pc, #348]	; (8003248 <RCCEx_PLLSAI1_Config+0x1e4>)
 80030ec:	681b      	ldr	r3, [r3, #0]
 80030ee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80030f2:	2b00      	cmp	r3, #0
 80030f4:	d10f      	bne.n	8003116 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80030f6:	4b54      	ldr	r3, [pc, #336]	; (8003248 <RCCEx_PLLSAI1_Config+0x1e4>)
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80030fe:	2b00      	cmp	r3, #0
 8003100:	d109      	bne.n	8003116 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8003102:	2301      	movs	r3, #1
 8003104:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8003106:	e006      	b.n	8003116 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8003108:	2301      	movs	r3, #1
 800310a:	73fb      	strb	r3, [r7, #15]
      break;
 800310c:	e004      	b.n	8003118 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800310e:	bf00      	nop
 8003110:	e002      	b.n	8003118 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003112:	bf00      	nop
 8003114:	e000      	b.n	8003118 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003116:	bf00      	nop
    }

    if(status == HAL_OK)
 8003118:	7bfb      	ldrb	r3, [r7, #15]
 800311a:	2b00      	cmp	r3, #0
 800311c:	d10d      	bne.n	800313a <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800311e:	4b4a      	ldr	r3, [pc, #296]	; (8003248 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003120:	68db      	ldr	r3, [r3, #12]
 8003122:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	6819      	ldr	r1, [r3, #0]
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	685b      	ldr	r3, [r3, #4]
 800312e:	3b01      	subs	r3, #1
 8003130:	011b      	lsls	r3, r3, #4
 8003132:	430b      	orrs	r3, r1
 8003134:	4944      	ldr	r1, [pc, #272]	; (8003248 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003136:	4313      	orrs	r3, r2
 8003138:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800313a:	7bfb      	ldrb	r3, [r7, #15]
 800313c:	2b00      	cmp	r3, #0
 800313e:	d17d      	bne.n	800323c <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8003140:	4b41      	ldr	r3, [pc, #260]	; (8003248 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	4a40      	ldr	r2, [pc, #256]	; (8003248 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003146:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800314a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800314c:	f7fe fb1e 	bl	800178c <HAL_GetTick>
 8003150:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003152:	e009      	b.n	8003168 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003154:	f7fe fb1a 	bl	800178c <HAL_GetTick>
 8003158:	4602      	mov	r2, r0
 800315a:	68bb      	ldr	r3, [r7, #8]
 800315c:	1ad3      	subs	r3, r2, r3
 800315e:	2b02      	cmp	r3, #2
 8003160:	d902      	bls.n	8003168 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8003162:	2303      	movs	r3, #3
 8003164:	73fb      	strb	r3, [r7, #15]
        break;
 8003166:	e005      	b.n	8003174 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003168:	4b37      	ldr	r3, [pc, #220]	; (8003248 <RCCEx_PLLSAI1_Config+0x1e4>)
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003170:	2b00      	cmp	r3, #0
 8003172:	d1ef      	bne.n	8003154 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8003174:	7bfb      	ldrb	r3, [r7, #15]
 8003176:	2b00      	cmp	r3, #0
 8003178:	d160      	bne.n	800323c <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800317a:	683b      	ldr	r3, [r7, #0]
 800317c:	2b00      	cmp	r3, #0
 800317e:	d111      	bne.n	80031a4 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003180:	4b31      	ldr	r3, [pc, #196]	; (8003248 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003182:	691b      	ldr	r3, [r3, #16]
 8003184:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8003188:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800318c:	687a      	ldr	r2, [r7, #4]
 800318e:	6892      	ldr	r2, [r2, #8]
 8003190:	0211      	lsls	r1, r2, #8
 8003192:	687a      	ldr	r2, [r7, #4]
 8003194:	68d2      	ldr	r2, [r2, #12]
 8003196:	0912      	lsrs	r2, r2, #4
 8003198:	0452      	lsls	r2, r2, #17
 800319a:	430a      	orrs	r2, r1
 800319c:	492a      	ldr	r1, [pc, #168]	; (8003248 <RCCEx_PLLSAI1_Config+0x1e4>)
 800319e:	4313      	orrs	r3, r2
 80031a0:	610b      	str	r3, [r1, #16]
 80031a2:	e027      	b.n	80031f4 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 80031a4:	683b      	ldr	r3, [r7, #0]
 80031a6:	2b01      	cmp	r3, #1
 80031a8:	d112      	bne.n	80031d0 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80031aa:	4b27      	ldr	r3, [pc, #156]	; (8003248 <RCCEx_PLLSAI1_Config+0x1e4>)
 80031ac:	691b      	ldr	r3, [r3, #16]
 80031ae:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 80031b2:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80031b6:	687a      	ldr	r2, [r7, #4]
 80031b8:	6892      	ldr	r2, [r2, #8]
 80031ba:	0211      	lsls	r1, r2, #8
 80031bc:	687a      	ldr	r2, [r7, #4]
 80031be:	6912      	ldr	r2, [r2, #16]
 80031c0:	0852      	lsrs	r2, r2, #1
 80031c2:	3a01      	subs	r2, #1
 80031c4:	0552      	lsls	r2, r2, #21
 80031c6:	430a      	orrs	r2, r1
 80031c8:	491f      	ldr	r1, [pc, #124]	; (8003248 <RCCEx_PLLSAI1_Config+0x1e4>)
 80031ca:	4313      	orrs	r3, r2
 80031cc:	610b      	str	r3, [r1, #16]
 80031ce:	e011      	b.n	80031f4 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80031d0:	4b1d      	ldr	r3, [pc, #116]	; (8003248 <RCCEx_PLLSAI1_Config+0x1e4>)
 80031d2:	691b      	ldr	r3, [r3, #16]
 80031d4:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 80031d8:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80031dc:	687a      	ldr	r2, [r7, #4]
 80031de:	6892      	ldr	r2, [r2, #8]
 80031e0:	0211      	lsls	r1, r2, #8
 80031e2:	687a      	ldr	r2, [r7, #4]
 80031e4:	6952      	ldr	r2, [r2, #20]
 80031e6:	0852      	lsrs	r2, r2, #1
 80031e8:	3a01      	subs	r2, #1
 80031ea:	0652      	lsls	r2, r2, #25
 80031ec:	430a      	orrs	r2, r1
 80031ee:	4916      	ldr	r1, [pc, #88]	; (8003248 <RCCEx_PLLSAI1_Config+0x1e4>)
 80031f0:	4313      	orrs	r3, r2
 80031f2:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 80031f4:	4b14      	ldr	r3, [pc, #80]	; (8003248 <RCCEx_PLLSAI1_Config+0x1e4>)
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	4a13      	ldr	r2, [pc, #76]	; (8003248 <RCCEx_PLLSAI1_Config+0x1e4>)
 80031fa:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80031fe:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003200:	f7fe fac4 	bl	800178c <HAL_GetTick>
 8003204:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003206:	e009      	b.n	800321c <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003208:	f7fe fac0 	bl	800178c <HAL_GetTick>
 800320c:	4602      	mov	r2, r0
 800320e:	68bb      	ldr	r3, [r7, #8]
 8003210:	1ad3      	subs	r3, r2, r3
 8003212:	2b02      	cmp	r3, #2
 8003214:	d902      	bls.n	800321c <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 8003216:	2303      	movs	r3, #3
 8003218:	73fb      	strb	r3, [r7, #15]
          break;
 800321a:	e005      	b.n	8003228 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800321c:	4b0a      	ldr	r3, [pc, #40]	; (8003248 <RCCEx_PLLSAI1_Config+0x1e4>)
 800321e:	681b      	ldr	r3, [r3, #0]
 8003220:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003224:	2b00      	cmp	r3, #0
 8003226:	d0ef      	beq.n	8003208 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8003228:	7bfb      	ldrb	r3, [r7, #15]
 800322a:	2b00      	cmp	r3, #0
 800322c:	d106      	bne.n	800323c <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 800322e:	4b06      	ldr	r3, [pc, #24]	; (8003248 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003230:	691a      	ldr	r2, [r3, #16]
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	699b      	ldr	r3, [r3, #24]
 8003236:	4904      	ldr	r1, [pc, #16]	; (8003248 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003238:	4313      	orrs	r3, r2
 800323a:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 800323c:	7bfb      	ldrb	r3, [r7, #15]
}
 800323e:	4618      	mov	r0, r3
 8003240:	3710      	adds	r7, #16
 8003242:	46bd      	mov	sp, r7
 8003244:	bd80      	pop	{r7, pc}
 8003246:	bf00      	nop
 8003248:	40021000 	.word	0x40021000

0800324c <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 800324c:	b580      	push	{r7, lr}
 800324e:	b084      	sub	sp, #16
 8003250:	af00      	add	r7, sp, #0
 8003252:	6078      	str	r0, [r7, #4]
 8003254:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003256:	2300      	movs	r3, #0
 8003258:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800325a:	4b6a      	ldr	r3, [pc, #424]	; (8003404 <RCCEx_PLLSAI2_Config+0x1b8>)
 800325c:	68db      	ldr	r3, [r3, #12]
 800325e:	f003 0303 	and.w	r3, r3, #3
 8003262:	2b00      	cmp	r3, #0
 8003264:	d018      	beq.n	8003298 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8003266:	4b67      	ldr	r3, [pc, #412]	; (8003404 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003268:	68db      	ldr	r3, [r3, #12]
 800326a:	f003 0203 	and.w	r2, r3, #3
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	429a      	cmp	r2, r3
 8003274:	d10d      	bne.n	8003292 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	681b      	ldr	r3, [r3, #0]
       ||
 800327a:	2b00      	cmp	r3, #0
 800327c:	d009      	beq.n	8003292 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 800327e:	4b61      	ldr	r3, [pc, #388]	; (8003404 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003280:	68db      	ldr	r3, [r3, #12]
 8003282:	091b      	lsrs	r3, r3, #4
 8003284:	f003 0307 	and.w	r3, r3, #7
 8003288:	1c5a      	adds	r2, r3, #1
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	685b      	ldr	r3, [r3, #4]
       ||
 800328e:	429a      	cmp	r2, r3
 8003290:	d047      	beq.n	8003322 <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8003292:	2301      	movs	r3, #1
 8003294:	73fb      	strb	r3, [r7, #15]
 8003296:	e044      	b.n	8003322 <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	2b03      	cmp	r3, #3
 800329e:	d018      	beq.n	80032d2 <RCCEx_PLLSAI2_Config+0x86>
 80032a0:	2b03      	cmp	r3, #3
 80032a2:	d825      	bhi.n	80032f0 <RCCEx_PLLSAI2_Config+0xa4>
 80032a4:	2b01      	cmp	r3, #1
 80032a6:	d002      	beq.n	80032ae <RCCEx_PLLSAI2_Config+0x62>
 80032a8:	2b02      	cmp	r3, #2
 80032aa:	d009      	beq.n	80032c0 <RCCEx_PLLSAI2_Config+0x74>
 80032ac:	e020      	b.n	80032f0 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80032ae:	4b55      	ldr	r3, [pc, #340]	; (8003404 <RCCEx_PLLSAI2_Config+0x1b8>)
 80032b0:	681b      	ldr	r3, [r3, #0]
 80032b2:	f003 0302 	and.w	r3, r3, #2
 80032b6:	2b00      	cmp	r3, #0
 80032b8:	d11d      	bne.n	80032f6 <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 80032ba:	2301      	movs	r3, #1
 80032bc:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80032be:	e01a      	b.n	80032f6 <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80032c0:	4b50      	ldr	r3, [pc, #320]	; (8003404 <RCCEx_PLLSAI2_Config+0x1b8>)
 80032c2:	681b      	ldr	r3, [r3, #0]
 80032c4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80032c8:	2b00      	cmp	r3, #0
 80032ca:	d116      	bne.n	80032fa <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 80032cc:	2301      	movs	r3, #1
 80032ce:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80032d0:	e013      	b.n	80032fa <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80032d2:	4b4c      	ldr	r3, [pc, #304]	; (8003404 <RCCEx_PLLSAI2_Config+0x1b8>)
 80032d4:	681b      	ldr	r3, [r3, #0]
 80032d6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80032da:	2b00      	cmp	r3, #0
 80032dc:	d10f      	bne.n	80032fe <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80032de:	4b49      	ldr	r3, [pc, #292]	; (8003404 <RCCEx_PLLSAI2_Config+0x1b8>)
 80032e0:	681b      	ldr	r3, [r3, #0]
 80032e2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80032e6:	2b00      	cmp	r3, #0
 80032e8:	d109      	bne.n	80032fe <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 80032ea:	2301      	movs	r3, #1
 80032ec:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80032ee:	e006      	b.n	80032fe <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 80032f0:	2301      	movs	r3, #1
 80032f2:	73fb      	strb	r3, [r7, #15]
      break;
 80032f4:	e004      	b.n	8003300 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80032f6:	bf00      	nop
 80032f8:	e002      	b.n	8003300 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80032fa:	bf00      	nop
 80032fc:	e000      	b.n	8003300 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80032fe:	bf00      	nop
    }

    if(status == HAL_OK)
 8003300:	7bfb      	ldrb	r3, [r7, #15]
 8003302:	2b00      	cmp	r3, #0
 8003304:	d10d      	bne.n	8003322 <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8003306:	4b3f      	ldr	r3, [pc, #252]	; (8003404 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003308:	68db      	ldr	r3, [r3, #12]
 800330a:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	6819      	ldr	r1, [r3, #0]
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	685b      	ldr	r3, [r3, #4]
 8003316:	3b01      	subs	r3, #1
 8003318:	011b      	lsls	r3, r3, #4
 800331a:	430b      	orrs	r3, r1
 800331c:	4939      	ldr	r1, [pc, #228]	; (8003404 <RCCEx_PLLSAI2_Config+0x1b8>)
 800331e:	4313      	orrs	r3, r2
 8003320:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8003322:	7bfb      	ldrb	r3, [r7, #15]
 8003324:	2b00      	cmp	r3, #0
 8003326:	d167      	bne.n	80033f8 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8003328:	4b36      	ldr	r3, [pc, #216]	; (8003404 <RCCEx_PLLSAI2_Config+0x1b8>)
 800332a:	681b      	ldr	r3, [r3, #0]
 800332c:	4a35      	ldr	r2, [pc, #212]	; (8003404 <RCCEx_PLLSAI2_Config+0x1b8>)
 800332e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003332:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003334:	f7fe fa2a 	bl	800178c <HAL_GetTick>
 8003338:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800333a:	e009      	b.n	8003350 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 800333c:	f7fe fa26 	bl	800178c <HAL_GetTick>
 8003340:	4602      	mov	r2, r0
 8003342:	68bb      	ldr	r3, [r7, #8]
 8003344:	1ad3      	subs	r3, r2, r3
 8003346:	2b02      	cmp	r3, #2
 8003348:	d902      	bls.n	8003350 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 800334a:	2303      	movs	r3, #3
 800334c:	73fb      	strb	r3, [r7, #15]
        break;
 800334e:	e005      	b.n	800335c <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8003350:	4b2c      	ldr	r3, [pc, #176]	; (8003404 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003358:	2b00      	cmp	r3, #0
 800335a:	d1ef      	bne.n	800333c <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 800335c:	7bfb      	ldrb	r3, [r7, #15]
 800335e:	2b00      	cmp	r3, #0
 8003360:	d14a      	bne.n	80033f8 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8003362:	683b      	ldr	r3, [r7, #0]
 8003364:	2b00      	cmp	r3, #0
 8003366:	d111      	bne.n	800338c <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8003368:	4b26      	ldr	r3, [pc, #152]	; (8003404 <RCCEx_PLLSAI2_Config+0x1b8>)
 800336a:	695b      	ldr	r3, [r3, #20]
 800336c:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8003370:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003374:	687a      	ldr	r2, [r7, #4]
 8003376:	6892      	ldr	r2, [r2, #8]
 8003378:	0211      	lsls	r1, r2, #8
 800337a:	687a      	ldr	r2, [r7, #4]
 800337c:	68d2      	ldr	r2, [r2, #12]
 800337e:	0912      	lsrs	r2, r2, #4
 8003380:	0452      	lsls	r2, r2, #17
 8003382:	430a      	orrs	r2, r1
 8003384:	491f      	ldr	r1, [pc, #124]	; (8003404 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003386:	4313      	orrs	r3, r2
 8003388:	614b      	str	r3, [r1, #20]
 800338a:	e011      	b.n	80033b0 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800338c:	4b1d      	ldr	r3, [pc, #116]	; (8003404 <RCCEx_PLLSAI2_Config+0x1b8>)
 800338e:	695b      	ldr	r3, [r3, #20]
 8003390:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8003394:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8003398:	687a      	ldr	r2, [r7, #4]
 800339a:	6892      	ldr	r2, [r2, #8]
 800339c:	0211      	lsls	r1, r2, #8
 800339e:	687a      	ldr	r2, [r7, #4]
 80033a0:	6912      	ldr	r2, [r2, #16]
 80033a2:	0852      	lsrs	r2, r2, #1
 80033a4:	3a01      	subs	r2, #1
 80033a6:	0652      	lsls	r2, r2, #25
 80033a8:	430a      	orrs	r2, r1
 80033aa:	4916      	ldr	r1, [pc, #88]	; (8003404 <RCCEx_PLLSAI2_Config+0x1b8>)
 80033ac:	4313      	orrs	r3, r2
 80033ae:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 80033b0:	4b14      	ldr	r3, [pc, #80]	; (8003404 <RCCEx_PLLSAI2_Config+0x1b8>)
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	4a13      	ldr	r2, [pc, #76]	; (8003404 <RCCEx_PLLSAI2_Config+0x1b8>)
 80033b6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80033ba:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80033bc:	f7fe f9e6 	bl	800178c <HAL_GetTick>
 80033c0:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80033c2:	e009      	b.n	80033d8 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80033c4:	f7fe f9e2 	bl	800178c <HAL_GetTick>
 80033c8:	4602      	mov	r2, r0
 80033ca:	68bb      	ldr	r3, [r7, #8]
 80033cc:	1ad3      	subs	r3, r2, r3
 80033ce:	2b02      	cmp	r3, #2
 80033d0:	d902      	bls.n	80033d8 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 80033d2:	2303      	movs	r3, #3
 80033d4:	73fb      	strb	r3, [r7, #15]
          break;
 80033d6:	e005      	b.n	80033e4 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80033d8:	4b0a      	ldr	r3, [pc, #40]	; (8003404 <RCCEx_PLLSAI2_Config+0x1b8>)
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80033e0:	2b00      	cmp	r3, #0
 80033e2:	d0ef      	beq.n	80033c4 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 80033e4:	7bfb      	ldrb	r3, [r7, #15]
 80033e6:	2b00      	cmp	r3, #0
 80033e8:	d106      	bne.n	80033f8 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 80033ea:	4b06      	ldr	r3, [pc, #24]	; (8003404 <RCCEx_PLLSAI2_Config+0x1b8>)
 80033ec:	695a      	ldr	r2, [r3, #20]
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	695b      	ldr	r3, [r3, #20]
 80033f2:	4904      	ldr	r1, [pc, #16]	; (8003404 <RCCEx_PLLSAI2_Config+0x1b8>)
 80033f4:	4313      	orrs	r3, r2
 80033f6:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 80033f8:	7bfb      	ldrb	r3, [r7, #15]
}
 80033fa:	4618      	mov	r0, r3
 80033fc:	3710      	adds	r7, #16
 80033fe:	46bd      	mov	sp, r7
 8003400:	bd80      	pop	{r7, pc}
 8003402:	bf00      	nop
 8003404:	40021000 	.word	0x40021000

08003408 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003408:	b580      	push	{r7, lr}
 800340a:	b084      	sub	sp, #16
 800340c:	af00      	add	r7, sp, #0
 800340e:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	2b00      	cmp	r3, #0
 8003414:	d101      	bne.n	800341a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8003416:	2301      	movs	r3, #1
 8003418:	e095      	b.n	8003546 <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800341e:	2b00      	cmp	r3, #0
 8003420:	d108      	bne.n	8003434 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	685b      	ldr	r3, [r3, #4]
 8003426:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800342a:	d009      	beq.n	8003440 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	2200      	movs	r2, #0
 8003430:	61da      	str	r2, [r3, #28]
 8003432:	e005      	b.n	8003440 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	2200      	movs	r2, #0
 8003438:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	2200      	movs	r2, #0
 800343e:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	2200      	movs	r2, #0
 8003444:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800344c:	b2db      	uxtb	r3, r3
 800344e:	2b00      	cmp	r3, #0
 8003450:	d106      	bne.n	8003460 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	2200      	movs	r2, #0
 8003456:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800345a:	6878      	ldr	r0, [r7, #4]
 800345c:	f7fd ff9a 	bl	8001394 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	2202      	movs	r2, #2
 8003464:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	681a      	ldr	r2, [r3, #0]
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003476:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	68db      	ldr	r3, [r3, #12]
 800347c:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8003480:	d902      	bls.n	8003488 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8003482:	2300      	movs	r3, #0
 8003484:	60fb      	str	r3, [r7, #12]
 8003486:	e002      	b.n	800348e <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8003488:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800348c:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	68db      	ldr	r3, [r3, #12]
 8003492:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 8003496:	d007      	beq.n	80034a8 <HAL_SPI_Init+0xa0>
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	68db      	ldr	r3, [r3, #12]
 800349c:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80034a0:	d002      	beq.n	80034a8 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	2200      	movs	r2, #0
 80034a6:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	685b      	ldr	r3, [r3, #4]
 80034ac:	f403 7282 	and.w	r2, r3, #260	; 0x104
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	689b      	ldr	r3, [r3, #8]
 80034b4:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 80034b8:	431a      	orrs	r2, r3
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	691b      	ldr	r3, [r3, #16]
 80034be:	f003 0302 	and.w	r3, r3, #2
 80034c2:	431a      	orrs	r2, r3
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	695b      	ldr	r3, [r3, #20]
 80034c8:	f003 0301 	and.w	r3, r3, #1
 80034cc:	431a      	orrs	r2, r3
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	699b      	ldr	r3, [r3, #24]
 80034d2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80034d6:	431a      	orrs	r2, r3
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	69db      	ldr	r3, [r3, #28]
 80034dc:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80034e0:	431a      	orrs	r2, r3
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	6a1b      	ldr	r3, [r3, #32]
 80034e6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80034ea:	ea42 0103 	orr.w	r1, r2, r3
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80034f2:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	430a      	orrs	r2, r1
 80034fc:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	699b      	ldr	r3, [r3, #24]
 8003502:	0c1b      	lsrs	r3, r3, #16
 8003504:	f003 0204 	and.w	r2, r3, #4
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800350c:	f003 0310 	and.w	r3, r3, #16
 8003510:	431a      	orrs	r2, r3
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003516:	f003 0308 	and.w	r3, r3, #8
 800351a:	431a      	orrs	r2, r3
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	68db      	ldr	r3, [r3, #12]
 8003520:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8003524:	ea42 0103 	orr.w	r1, r2, r3
 8003528:	68fb      	ldr	r3, [r7, #12]
 800352a:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	430a      	orrs	r2, r1
 8003534:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	2200      	movs	r2, #0
 800353a:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	2201      	movs	r2, #1
 8003540:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 8003544:	2300      	movs	r3, #0
}
 8003546:	4618      	mov	r0, r3
 8003548:	3710      	adds	r7, #16
 800354a:	46bd      	mov	sp, r7
 800354c:	bd80      	pop	{r7, pc}

0800354e <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800354e:	b580      	push	{r7, lr}
 8003550:	b082      	sub	sp, #8
 8003552:	af00      	add	r7, sp, #0
 8003554:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	2b00      	cmp	r3, #0
 800355a:	d101      	bne.n	8003560 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800355c:	2301      	movs	r3, #1
 800355e:	e049      	b.n	80035f4 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003566:	b2db      	uxtb	r3, r3
 8003568:	2b00      	cmp	r3, #0
 800356a:	d106      	bne.n	800357a <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	2200      	movs	r2, #0
 8003570:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003574:	6878      	ldr	r0, [r7, #4]
 8003576:	f7fd ff4f 	bl	8001418 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	2202      	movs	r2, #2
 800357e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	681a      	ldr	r2, [r3, #0]
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	3304      	adds	r3, #4
 800358a:	4619      	mov	r1, r3
 800358c:	4610      	mov	r0, r2
 800358e:	f000 fb29 	bl	8003be4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	2201      	movs	r2, #1
 8003596:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	2201      	movs	r2, #1
 800359e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	2201      	movs	r2, #1
 80035a6:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	2201      	movs	r2, #1
 80035ae:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	2201      	movs	r2, #1
 80035b6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	2201      	movs	r2, #1
 80035be:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	2201      	movs	r2, #1
 80035c6:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	2201      	movs	r2, #1
 80035ce:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	2201      	movs	r2, #1
 80035d6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	2201      	movs	r2, #1
 80035de:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	2201      	movs	r2, #1
 80035e6:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	2201      	movs	r2, #1
 80035ee:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80035f2:	2300      	movs	r3, #0
}
 80035f4:	4618      	mov	r0, r3
 80035f6:	3708      	adds	r7, #8
 80035f8:	46bd      	mov	sp, r7
 80035fa:	bd80      	pop	{r7, pc}

080035fc <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80035fc:	b480      	push	{r7}
 80035fe:	b085      	sub	sp, #20
 8003600:	af00      	add	r7, sp, #0
 8003602:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800360a:	b2db      	uxtb	r3, r3
 800360c:	2b01      	cmp	r3, #1
 800360e:	d001      	beq.n	8003614 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8003610:	2301      	movs	r3, #1
 8003612:	e047      	b.n	80036a4 <HAL_TIM_Base_Start+0xa8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	2202      	movs	r2, #2
 8003618:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	4a23      	ldr	r2, [pc, #140]	; (80036b0 <HAL_TIM_Base_Start+0xb4>)
 8003622:	4293      	cmp	r3, r2
 8003624:	d01d      	beq.n	8003662 <HAL_TIM_Base_Start+0x66>
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	681b      	ldr	r3, [r3, #0]
 800362a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800362e:	d018      	beq.n	8003662 <HAL_TIM_Base_Start+0x66>
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	681b      	ldr	r3, [r3, #0]
 8003634:	4a1f      	ldr	r2, [pc, #124]	; (80036b4 <HAL_TIM_Base_Start+0xb8>)
 8003636:	4293      	cmp	r3, r2
 8003638:	d013      	beq.n	8003662 <HAL_TIM_Base_Start+0x66>
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	4a1e      	ldr	r2, [pc, #120]	; (80036b8 <HAL_TIM_Base_Start+0xbc>)
 8003640:	4293      	cmp	r3, r2
 8003642:	d00e      	beq.n	8003662 <HAL_TIM_Base_Start+0x66>
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	681b      	ldr	r3, [r3, #0]
 8003648:	4a1c      	ldr	r2, [pc, #112]	; (80036bc <HAL_TIM_Base_Start+0xc0>)
 800364a:	4293      	cmp	r3, r2
 800364c:	d009      	beq.n	8003662 <HAL_TIM_Base_Start+0x66>
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	4a1b      	ldr	r2, [pc, #108]	; (80036c0 <HAL_TIM_Base_Start+0xc4>)
 8003654:	4293      	cmp	r3, r2
 8003656:	d004      	beq.n	8003662 <HAL_TIM_Base_Start+0x66>
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	4a19      	ldr	r2, [pc, #100]	; (80036c4 <HAL_TIM_Base_Start+0xc8>)
 800365e:	4293      	cmp	r3, r2
 8003660:	d115      	bne.n	800368e <HAL_TIM_Base_Start+0x92>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	689a      	ldr	r2, [r3, #8]
 8003668:	4b17      	ldr	r3, [pc, #92]	; (80036c8 <HAL_TIM_Base_Start+0xcc>)
 800366a:	4013      	ands	r3, r2
 800366c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800366e:	68fb      	ldr	r3, [r7, #12]
 8003670:	2b06      	cmp	r3, #6
 8003672:	d015      	beq.n	80036a0 <HAL_TIM_Base_Start+0xa4>
 8003674:	68fb      	ldr	r3, [r7, #12]
 8003676:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800367a:	d011      	beq.n	80036a0 <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	681a      	ldr	r2, [r3, #0]
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	f042 0201 	orr.w	r2, r2, #1
 800368a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800368c:	e008      	b.n	80036a0 <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	681a      	ldr	r2, [r3, #0]
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	f042 0201 	orr.w	r2, r2, #1
 800369c:	601a      	str	r2, [r3, #0]
 800369e:	e000      	b.n	80036a2 <HAL_TIM_Base_Start+0xa6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80036a0:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80036a2:	2300      	movs	r3, #0
}
 80036a4:	4618      	mov	r0, r3
 80036a6:	3714      	adds	r7, #20
 80036a8:	46bd      	mov	sp, r7
 80036aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036ae:	4770      	bx	lr
 80036b0:	40012c00 	.word	0x40012c00
 80036b4:	40000400 	.word	0x40000400
 80036b8:	40000800 	.word	0x40000800
 80036bc:	40000c00 	.word	0x40000c00
 80036c0:	40013400 	.word	0x40013400
 80036c4:	40014000 	.word	0x40014000
 80036c8:	00010007 	.word	0x00010007

080036cc <HAL_TIM_Base_Stop>:
  * @brief  Stops the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop(TIM_HandleTypeDef *htim)
{
 80036cc:	b480      	push	{r7}
 80036ce:	b083      	sub	sp, #12
 80036d0:	af00      	add	r7, sp, #0
 80036d2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	681b      	ldr	r3, [r3, #0]
 80036d8:	6a1a      	ldr	r2, [r3, #32]
 80036da:	f241 1311 	movw	r3, #4369	; 0x1111
 80036de:	4013      	ands	r3, r2
 80036e0:	2b00      	cmp	r3, #0
 80036e2:	d10f      	bne.n	8003704 <HAL_TIM_Base_Stop+0x38>
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	681b      	ldr	r3, [r3, #0]
 80036e8:	6a1a      	ldr	r2, [r3, #32]
 80036ea:	f240 4344 	movw	r3, #1092	; 0x444
 80036ee:	4013      	ands	r3, r2
 80036f0:	2b00      	cmp	r3, #0
 80036f2:	d107      	bne.n	8003704 <HAL_TIM_Base_Stop+0x38>
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	681b      	ldr	r3, [r3, #0]
 80036f8:	681a      	ldr	r2, [r3, #0]
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	681b      	ldr	r3, [r3, #0]
 80036fe:	f022 0201 	bic.w	r2, r2, #1
 8003702:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	2201      	movs	r2, #1
 8003708:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 800370c:	2300      	movs	r3, #0
}
 800370e:	4618      	mov	r0, r3
 8003710:	370c      	adds	r7, #12
 8003712:	46bd      	mov	sp, r7
 8003714:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003718:	4770      	bx	lr
	...

0800371c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800371c:	b480      	push	{r7}
 800371e:	b085      	sub	sp, #20
 8003720:	af00      	add	r7, sp, #0
 8003722:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800372a:	b2db      	uxtb	r3, r3
 800372c:	2b01      	cmp	r3, #1
 800372e:	d001      	beq.n	8003734 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003730:	2301      	movs	r3, #1
 8003732:	e04f      	b.n	80037d4 <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	2202      	movs	r2, #2
 8003738:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	68da      	ldr	r2, [r3, #12]
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	f042 0201 	orr.w	r2, r2, #1
 800374a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	4a23      	ldr	r2, [pc, #140]	; (80037e0 <HAL_TIM_Base_Start_IT+0xc4>)
 8003752:	4293      	cmp	r3, r2
 8003754:	d01d      	beq.n	8003792 <HAL_TIM_Base_Start_IT+0x76>
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	681b      	ldr	r3, [r3, #0]
 800375a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800375e:	d018      	beq.n	8003792 <HAL_TIM_Base_Start_IT+0x76>
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	4a1f      	ldr	r2, [pc, #124]	; (80037e4 <HAL_TIM_Base_Start_IT+0xc8>)
 8003766:	4293      	cmp	r3, r2
 8003768:	d013      	beq.n	8003792 <HAL_TIM_Base_Start_IT+0x76>
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	681b      	ldr	r3, [r3, #0]
 800376e:	4a1e      	ldr	r2, [pc, #120]	; (80037e8 <HAL_TIM_Base_Start_IT+0xcc>)
 8003770:	4293      	cmp	r3, r2
 8003772:	d00e      	beq.n	8003792 <HAL_TIM_Base_Start_IT+0x76>
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	681b      	ldr	r3, [r3, #0]
 8003778:	4a1c      	ldr	r2, [pc, #112]	; (80037ec <HAL_TIM_Base_Start_IT+0xd0>)
 800377a:	4293      	cmp	r3, r2
 800377c:	d009      	beq.n	8003792 <HAL_TIM_Base_Start_IT+0x76>
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	4a1b      	ldr	r2, [pc, #108]	; (80037f0 <HAL_TIM_Base_Start_IT+0xd4>)
 8003784:	4293      	cmp	r3, r2
 8003786:	d004      	beq.n	8003792 <HAL_TIM_Base_Start_IT+0x76>
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	4a19      	ldr	r2, [pc, #100]	; (80037f4 <HAL_TIM_Base_Start_IT+0xd8>)
 800378e:	4293      	cmp	r3, r2
 8003790:	d115      	bne.n	80037be <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	681b      	ldr	r3, [r3, #0]
 8003796:	689a      	ldr	r2, [r3, #8]
 8003798:	4b17      	ldr	r3, [pc, #92]	; (80037f8 <HAL_TIM_Base_Start_IT+0xdc>)
 800379a:	4013      	ands	r3, r2
 800379c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800379e:	68fb      	ldr	r3, [r7, #12]
 80037a0:	2b06      	cmp	r3, #6
 80037a2:	d015      	beq.n	80037d0 <HAL_TIM_Base_Start_IT+0xb4>
 80037a4:	68fb      	ldr	r3, [r7, #12]
 80037a6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80037aa:	d011      	beq.n	80037d0 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	681a      	ldr	r2, [r3, #0]
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	f042 0201 	orr.w	r2, r2, #1
 80037ba:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80037bc:	e008      	b.n	80037d0 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	681a      	ldr	r2, [r3, #0]
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	681b      	ldr	r3, [r3, #0]
 80037c8:	f042 0201 	orr.w	r2, r2, #1
 80037cc:	601a      	str	r2, [r3, #0]
 80037ce:	e000      	b.n	80037d2 <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80037d0:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80037d2:	2300      	movs	r3, #0
}
 80037d4:	4618      	mov	r0, r3
 80037d6:	3714      	adds	r7, #20
 80037d8:	46bd      	mov	sp, r7
 80037da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037de:	4770      	bx	lr
 80037e0:	40012c00 	.word	0x40012c00
 80037e4:	40000400 	.word	0x40000400
 80037e8:	40000800 	.word	0x40000800
 80037ec:	40000c00 	.word	0x40000c00
 80037f0:	40013400 	.word	0x40013400
 80037f4:	40014000 	.word	0x40014000
 80037f8:	00010007 	.word	0x00010007

080037fc <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80037fc:	b580      	push	{r7, lr}
 80037fe:	b084      	sub	sp, #16
 8003800:	af00      	add	r7, sp, #0
 8003802:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	681b      	ldr	r3, [r3, #0]
 8003808:	68db      	ldr	r3, [r3, #12]
 800380a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	681b      	ldr	r3, [r3, #0]
 8003810:	691b      	ldr	r3, [r3, #16]
 8003812:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8003814:	68bb      	ldr	r3, [r7, #8]
 8003816:	f003 0302 	and.w	r3, r3, #2
 800381a:	2b00      	cmp	r3, #0
 800381c:	d020      	beq.n	8003860 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800381e:	68fb      	ldr	r3, [r7, #12]
 8003820:	f003 0302 	and.w	r3, r3, #2
 8003824:	2b00      	cmp	r3, #0
 8003826:	d01b      	beq.n	8003860 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	681b      	ldr	r3, [r3, #0]
 800382c:	f06f 0202 	mvn.w	r2, #2
 8003830:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	2201      	movs	r2, #1
 8003836:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	681b      	ldr	r3, [r3, #0]
 800383c:	699b      	ldr	r3, [r3, #24]
 800383e:	f003 0303 	and.w	r3, r3, #3
 8003842:	2b00      	cmp	r3, #0
 8003844:	d003      	beq.n	800384e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003846:	6878      	ldr	r0, [r7, #4]
 8003848:	f000 f9ad 	bl	8003ba6 <HAL_TIM_IC_CaptureCallback>
 800384c:	e005      	b.n	800385a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800384e:	6878      	ldr	r0, [r7, #4]
 8003850:	f000 f99f 	bl	8003b92 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003854:	6878      	ldr	r0, [r7, #4]
 8003856:	f000 f9b0 	bl	8003bba <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	2200      	movs	r2, #0
 800385e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8003860:	68bb      	ldr	r3, [r7, #8]
 8003862:	f003 0304 	and.w	r3, r3, #4
 8003866:	2b00      	cmp	r3, #0
 8003868:	d020      	beq.n	80038ac <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800386a:	68fb      	ldr	r3, [r7, #12]
 800386c:	f003 0304 	and.w	r3, r3, #4
 8003870:	2b00      	cmp	r3, #0
 8003872:	d01b      	beq.n	80038ac <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	f06f 0204 	mvn.w	r2, #4
 800387c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	2202      	movs	r2, #2
 8003882:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	699b      	ldr	r3, [r3, #24]
 800388a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800388e:	2b00      	cmp	r3, #0
 8003890:	d003      	beq.n	800389a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003892:	6878      	ldr	r0, [r7, #4]
 8003894:	f000 f987 	bl	8003ba6 <HAL_TIM_IC_CaptureCallback>
 8003898:	e005      	b.n	80038a6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800389a:	6878      	ldr	r0, [r7, #4]
 800389c:	f000 f979 	bl	8003b92 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80038a0:	6878      	ldr	r0, [r7, #4]
 80038a2:	f000 f98a 	bl	8003bba <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	2200      	movs	r2, #0
 80038aa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80038ac:	68bb      	ldr	r3, [r7, #8]
 80038ae:	f003 0308 	and.w	r3, r3, #8
 80038b2:	2b00      	cmp	r3, #0
 80038b4:	d020      	beq.n	80038f8 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80038b6:	68fb      	ldr	r3, [r7, #12]
 80038b8:	f003 0308 	and.w	r3, r3, #8
 80038bc:	2b00      	cmp	r3, #0
 80038be:	d01b      	beq.n	80038f8 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	f06f 0208 	mvn.w	r2, #8
 80038c8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	2204      	movs	r2, #4
 80038ce:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	681b      	ldr	r3, [r3, #0]
 80038d4:	69db      	ldr	r3, [r3, #28]
 80038d6:	f003 0303 	and.w	r3, r3, #3
 80038da:	2b00      	cmp	r3, #0
 80038dc:	d003      	beq.n	80038e6 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80038de:	6878      	ldr	r0, [r7, #4]
 80038e0:	f000 f961 	bl	8003ba6 <HAL_TIM_IC_CaptureCallback>
 80038e4:	e005      	b.n	80038f2 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80038e6:	6878      	ldr	r0, [r7, #4]
 80038e8:	f000 f953 	bl	8003b92 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80038ec:	6878      	ldr	r0, [r7, #4]
 80038ee:	f000 f964 	bl	8003bba <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	2200      	movs	r2, #0
 80038f6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80038f8:	68bb      	ldr	r3, [r7, #8]
 80038fa:	f003 0310 	and.w	r3, r3, #16
 80038fe:	2b00      	cmp	r3, #0
 8003900:	d020      	beq.n	8003944 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8003902:	68fb      	ldr	r3, [r7, #12]
 8003904:	f003 0310 	and.w	r3, r3, #16
 8003908:	2b00      	cmp	r3, #0
 800390a:	d01b      	beq.n	8003944 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	f06f 0210 	mvn.w	r2, #16
 8003914:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	2208      	movs	r2, #8
 800391a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	681b      	ldr	r3, [r3, #0]
 8003920:	69db      	ldr	r3, [r3, #28]
 8003922:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003926:	2b00      	cmp	r3, #0
 8003928:	d003      	beq.n	8003932 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800392a:	6878      	ldr	r0, [r7, #4]
 800392c:	f000 f93b 	bl	8003ba6 <HAL_TIM_IC_CaptureCallback>
 8003930:	e005      	b.n	800393e <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003932:	6878      	ldr	r0, [r7, #4]
 8003934:	f000 f92d 	bl	8003b92 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003938:	6878      	ldr	r0, [r7, #4]
 800393a:	f000 f93e 	bl	8003bba <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	2200      	movs	r2, #0
 8003942:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8003944:	68bb      	ldr	r3, [r7, #8]
 8003946:	f003 0301 	and.w	r3, r3, #1
 800394a:	2b00      	cmp	r3, #0
 800394c:	d00c      	beq.n	8003968 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800394e:	68fb      	ldr	r3, [r7, #12]
 8003950:	f003 0301 	and.w	r3, r3, #1
 8003954:	2b00      	cmp	r3, #0
 8003956:	d007      	beq.n	8003968 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	681b      	ldr	r3, [r3, #0]
 800395c:	f06f 0201 	mvn.w	r2, #1
 8003960:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003962:	6878      	ldr	r0, [r7, #4]
 8003964:	f7fd fbc0 	bl	80010e8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8003968:	68bb      	ldr	r3, [r7, #8]
 800396a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800396e:	2b00      	cmp	r3, #0
 8003970:	d00c      	beq.n	800398c <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8003972:	68fb      	ldr	r3, [r7, #12]
 8003974:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003978:	2b00      	cmp	r3, #0
 800397a:	d007      	beq.n	800398c <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	681b      	ldr	r3, [r3, #0]
 8003980:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8003984:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003986:	6878      	ldr	r0, [r7, #4]
 8003988:	f000 faf2 	bl	8003f70 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800398c:	68bb      	ldr	r3, [r7, #8]
 800398e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003992:	2b00      	cmp	r3, #0
 8003994:	d00c      	beq.n	80039b0 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8003996:	68fb      	ldr	r3, [r7, #12]
 8003998:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800399c:	2b00      	cmp	r3, #0
 800399e:	d007      	beq.n	80039b0 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	681b      	ldr	r3, [r3, #0]
 80039a4:	f46f 7280 	mvn.w	r2, #256	; 0x100
 80039a8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80039aa:	6878      	ldr	r0, [r7, #4]
 80039ac:	f000 faea 	bl	8003f84 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80039b0:	68bb      	ldr	r3, [r7, #8]
 80039b2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80039b6:	2b00      	cmp	r3, #0
 80039b8:	d00c      	beq.n	80039d4 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80039ba:	68fb      	ldr	r3, [r7, #12]
 80039bc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80039c0:	2b00      	cmp	r3, #0
 80039c2:	d007      	beq.n	80039d4 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	681b      	ldr	r3, [r3, #0]
 80039c8:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80039cc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80039ce:	6878      	ldr	r0, [r7, #4]
 80039d0:	f000 f8fd 	bl	8003bce <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80039d4:	68bb      	ldr	r3, [r7, #8]
 80039d6:	f003 0320 	and.w	r3, r3, #32
 80039da:	2b00      	cmp	r3, #0
 80039dc:	d00c      	beq.n	80039f8 <HAL_TIM_IRQHandler+0x1fc>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80039de:	68fb      	ldr	r3, [r7, #12]
 80039e0:	f003 0320 	and.w	r3, r3, #32
 80039e4:	2b00      	cmp	r3, #0
 80039e6:	d007      	beq.n	80039f8 <HAL_TIM_IRQHandler+0x1fc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	f06f 0220 	mvn.w	r2, #32
 80039f0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80039f2:	6878      	ldr	r0, [r7, #4]
 80039f4:	f000 fab2 	bl	8003f5c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80039f8:	bf00      	nop
 80039fa:	3710      	adds	r7, #16
 80039fc:	46bd      	mov	sp, r7
 80039fe:	bd80      	pop	{r7, pc}

08003a00 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003a00:	b580      	push	{r7, lr}
 8003a02:	b084      	sub	sp, #16
 8003a04:	af00      	add	r7, sp, #0
 8003a06:	6078      	str	r0, [r7, #4]
 8003a08:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003a0a:	2300      	movs	r3, #0
 8003a0c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003a14:	2b01      	cmp	r3, #1
 8003a16:	d101      	bne.n	8003a1c <HAL_TIM_ConfigClockSource+0x1c>
 8003a18:	2302      	movs	r3, #2
 8003a1a:	e0b6      	b.n	8003b8a <HAL_TIM_ConfigClockSource+0x18a>
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	2201      	movs	r2, #1
 8003a20:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	2202      	movs	r2, #2
 8003a28:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	689b      	ldr	r3, [r3, #8]
 8003a32:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003a34:	68bb      	ldr	r3, [r7, #8]
 8003a36:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003a3a:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8003a3e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003a40:	68bb      	ldr	r3, [r7, #8]
 8003a42:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003a46:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	681b      	ldr	r3, [r3, #0]
 8003a4c:	68ba      	ldr	r2, [r7, #8]
 8003a4e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003a50:	683b      	ldr	r3, [r7, #0]
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003a58:	d03e      	beq.n	8003ad8 <HAL_TIM_ConfigClockSource+0xd8>
 8003a5a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003a5e:	f200 8087 	bhi.w	8003b70 <HAL_TIM_ConfigClockSource+0x170>
 8003a62:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003a66:	f000 8086 	beq.w	8003b76 <HAL_TIM_ConfigClockSource+0x176>
 8003a6a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003a6e:	d87f      	bhi.n	8003b70 <HAL_TIM_ConfigClockSource+0x170>
 8003a70:	2b70      	cmp	r3, #112	; 0x70
 8003a72:	d01a      	beq.n	8003aaa <HAL_TIM_ConfigClockSource+0xaa>
 8003a74:	2b70      	cmp	r3, #112	; 0x70
 8003a76:	d87b      	bhi.n	8003b70 <HAL_TIM_ConfigClockSource+0x170>
 8003a78:	2b60      	cmp	r3, #96	; 0x60
 8003a7a:	d050      	beq.n	8003b1e <HAL_TIM_ConfigClockSource+0x11e>
 8003a7c:	2b60      	cmp	r3, #96	; 0x60
 8003a7e:	d877      	bhi.n	8003b70 <HAL_TIM_ConfigClockSource+0x170>
 8003a80:	2b50      	cmp	r3, #80	; 0x50
 8003a82:	d03c      	beq.n	8003afe <HAL_TIM_ConfigClockSource+0xfe>
 8003a84:	2b50      	cmp	r3, #80	; 0x50
 8003a86:	d873      	bhi.n	8003b70 <HAL_TIM_ConfigClockSource+0x170>
 8003a88:	2b40      	cmp	r3, #64	; 0x40
 8003a8a:	d058      	beq.n	8003b3e <HAL_TIM_ConfigClockSource+0x13e>
 8003a8c:	2b40      	cmp	r3, #64	; 0x40
 8003a8e:	d86f      	bhi.n	8003b70 <HAL_TIM_ConfigClockSource+0x170>
 8003a90:	2b30      	cmp	r3, #48	; 0x30
 8003a92:	d064      	beq.n	8003b5e <HAL_TIM_ConfigClockSource+0x15e>
 8003a94:	2b30      	cmp	r3, #48	; 0x30
 8003a96:	d86b      	bhi.n	8003b70 <HAL_TIM_ConfigClockSource+0x170>
 8003a98:	2b20      	cmp	r3, #32
 8003a9a:	d060      	beq.n	8003b5e <HAL_TIM_ConfigClockSource+0x15e>
 8003a9c:	2b20      	cmp	r3, #32
 8003a9e:	d867      	bhi.n	8003b70 <HAL_TIM_ConfigClockSource+0x170>
 8003aa0:	2b00      	cmp	r3, #0
 8003aa2:	d05c      	beq.n	8003b5e <HAL_TIM_ConfigClockSource+0x15e>
 8003aa4:	2b10      	cmp	r3, #16
 8003aa6:	d05a      	beq.n	8003b5e <HAL_TIM_ConfigClockSource+0x15e>
 8003aa8:	e062      	b.n	8003b70 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003aae:	683b      	ldr	r3, [r7, #0]
 8003ab0:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003ab2:	683b      	ldr	r3, [r7, #0]
 8003ab4:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003ab6:	683b      	ldr	r3, [r7, #0]
 8003ab8:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003aba:	f000 f9a7 	bl	8003e0c <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	681b      	ldr	r3, [r3, #0]
 8003ac2:	689b      	ldr	r3, [r3, #8]
 8003ac4:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003ac6:	68bb      	ldr	r3, [r7, #8]
 8003ac8:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8003acc:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	681b      	ldr	r3, [r3, #0]
 8003ad2:	68ba      	ldr	r2, [r7, #8]
 8003ad4:	609a      	str	r2, [r3, #8]
      break;
 8003ad6:	e04f      	b.n	8003b78 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003adc:	683b      	ldr	r3, [r7, #0]
 8003ade:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003ae0:	683b      	ldr	r3, [r7, #0]
 8003ae2:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003ae4:	683b      	ldr	r3, [r7, #0]
 8003ae6:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003ae8:	f000 f990 	bl	8003e0c <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	681b      	ldr	r3, [r3, #0]
 8003af0:	689a      	ldr	r2, [r3, #8]
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003afa:	609a      	str	r2, [r3, #8]
      break;
 8003afc:	e03c      	b.n	8003b78 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003b02:	683b      	ldr	r3, [r7, #0]
 8003b04:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003b06:	683b      	ldr	r3, [r7, #0]
 8003b08:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003b0a:	461a      	mov	r2, r3
 8003b0c:	f000 f904 	bl	8003d18 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	681b      	ldr	r3, [r3, #0]
 8003b14:	2150      	movs	r1, #80	; 0x50
 8003b16:	4618      	mov	r0, r3
 8003b18:	f000 f95d 	bl	8003dd6 <TIM_ITRx_SetConfig>
      break;
 8003b1c:	e02c      	b.n	8003b78 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003b22:	683b      	ldr	r3, [r7, #0]
 8003b24:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003b26:	683b      	ldr	r3, [r7, #0]
 8003b28:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8003b2a:	461a      	mov	r2, r3
 8003b2c:	f000 f923 	bl	8003d76 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	2160      	movs	r1, #96	; 0x60
 8003b36:	4618      	mov	r0, r3
 8003b38:	f000 f94d 	bl	8003dd6 <TIM_ITRx_SetConfig>
      break;
 8003b3c:	e01c      	b.n	8003b78 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003b42:	683b      	ldr	r3, [r7, #0]
 8003b44:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003b46:	683b      	ldr	r3, [r7, #0]
 8003b48:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003b4a:	461a      	mov	r2, r3
 8003b4c:	f000 f8e4 	bl	8003d18 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	681b      	ldr	r3, [r3, #0]
 8003b54:	2140      	movs	r1, #64	; 0x40
 8003b56:	4618      	mov	r0, r3
 8003b58:	f000 f93d 	bl	8003dd6 <TIM_ITRx_SetConfig>
      break;
 8003b5c:	e00c      	b.n	8003b78 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	681a      	ldr	r2, [r3, #0]
 8003b62:	683b      	ldr	r3, [r7, #0]
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	4619      	mov	r1, r3
 8003b68:	4610      	mov	r0, r2
 8003b6a:	f000 f934 	bl	8003dd6 <TIM_ITRx_SetConfig>
      break;
 8003b6e:	e003      	b.n	8003b78 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 8003b70:	2301      	movs	r3, #1
 8003b72:	73fb      	strb	r3, [r7, #15]
      break;
 8003b74:	e000      	b.n	8003b78 <HAL_TIM_ConfigClockSource+0x178>
      break;
 8003b76:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	2201      	movs	r2, #1
 8003b7c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	2200      	movs	r2, #0
 8003b84:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8003b88:	7bfb      	ldrb	r3, [r7, #15]
}
 8003b8a:	4618      	mov	r0, r3
 8003b8c:	3710      	adds	r7, #16
 8003b8e:	46bd      	mov	sp, r7
 8003b90:	bd80      	pop	{r7, pc}

08003b92 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003b92:	b480      	push	{r7}
 8003b94:	b083      	sub	sp, #12
 8003b96:	af00      	add	r7, sp, #0
 8003b98:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003b9a:	bf00      	nop
 8003b9c:	370c      	adds	r7, #12
 8003b9e:	46bd      	mov	sp, r7
 8003ba0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ba4:	4770      	bx	lr

08003ba6 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003ba6:	b480      	push	{r7}
 8003ba8:	b083      	sub	sp, #12
 8003baa:	af00      	add	r7, sp, #0
 8003bac:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003bae:	bf00      	nop
 8003bb0:	370c      	adds	r7, #12
 8003bb2:	46bd      	mov	sp, r7
 8003bb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bb8:	4770      	bx	lr

08003bba <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003bba:	b480      	push	{r7}
 8003bbc:	b083      	sub	sp, #12
 8003bbe:	af00      	add	r7, sp, #0
 8003bc0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003bc2:	bf00      	nop
 8003bc4:	370c      	adds	r7, #12
 8003bc6:	46bd      	mov	sp, r7
 8003bc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bcc:	4770      	bx	lr

08003bce <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003bce:	b480      	push	{r7}
 8003bd0:	b083      	sub	sp, #12
 8003bd2:	af00      	add	r7, sp, #0
 8003bd4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003bd6:	bf00      	nop
 8003bd8:	370c      	adds	r7, #12
 8003bda:	46bd      	mov	sp, r7
 8003bdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003be0:	4770      	bx	lr
	...

08003be4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003be4:	b480      	push	{r7}
 8003be6:	b085      	sub	sp, #20
 8003be8:	af00      	add	r7, sp, #0
 8003bea:	6078      	str	r0, [r7, #4]
 8003bec:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	681b      	ldr	r3, [r3, #0]
 8003bf2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	4a40      	ldr	r2, [pc, #256]	; (8003cf8 <TIM_Base_SetConfig+0x114>)
 8003bf8:	4293      	cmp	r3, r2
 8003bfa:	d013      	beq.n	8003c24 <TIM_Base_SetConfig+0x40>
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003c02:	d00f      	beq.n	8003c24 <TIM_Base_SetConfig+0x40>
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	4a3d      	ldr	r2, [pc, #244]	; (8003cfc <TIM_Base_SetConfig+0x118>)
 8003c08:	4293      	cmp	r3, r2
 8003c0a:	d00b      	beq.n	8003c24 <TIM_Base_SetConfig+0x40>
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	4a3c      	ldr	r2, [pc, #240]	; (8003d00 <TIM_Base_SetConfig+0x11c>)
 8003c10:	4293      	cmp	r3, r2
 8003c12:	d007      	beq.n	8003c24 <TIM_Base_SetConfig+0x40>
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	4a3b      	ldr	r2, [pc, #236]	; (8003d04 <TIM_Base_SetConfig+0x120>)
 8003c18:	4293      	cmp	r3, r2
 8003c1a:	d003      	beq.n	8003c24 <TIM_Base_SetConfig+0x40>
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	4a3a      	ldr	r2, [pc, #232]	; (8003d08 <TIM_Base_SetConfig+0x124>)
 8003c20:	4293      	cmp	r3, r2
 8003c22:	d108      	bne.n	8003c36 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003c24:	68fb      	ldr	r3, [r7, #12]
 8003c26:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003c2a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003c2c:	683b      	ldr	r3, [r7, #0]
 8003c2e:	685b      	ldr	r3, [r3, #4]
 8003c30:	68fa      	ldr	r2, [r7, #12]
 8003c32:	4313      	orrs	r3, r2
 8003c34:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	4a2f      	ldr	r2, [pc, #188]	; (8003cf8 <TIM_Base_SetConfig+0x114>)
 8003c3a:	4293      	cmp	r3, r2
 8003c3c:	d01f      	beq.n	8003c7e <TIM_Base_SetConfig+0x9a>
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003c44:	d01b      	beq.n	8003c7e <TIM_Base_SetConfig+0x9a>
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	4a2c      	ldr	r2, [pc, #176]	; (8003cfc <TIM_Base_SetConfig+0x118>)
 8003c4a:	4293      	cmp	r3, r2
 8003c4c:	d017      	beq.n	8003c7e <TIM_Base_SetConfig+0x9a>
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	4a2b      	ldr	r2, [pc, #172]	; (8003d00 <TIM_Base_SetConfig+0x11c>)
 8003c52:	4293      	cmp	r3, r2
 8003c54:	d013      	beq.n	8003c7e <TIM_Base_SetConfig+0x9a>
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	4a2a      	ldr	r2, [pc, #168]	; (8003d04 <TIM_Base_SetConfig+0x120>)
 8003c5a:	4293      	cmp	r3, r2
 8003c5c:	d00f      	beq.n	8003c7e <TIM_Base_SetConfig+0x9a>
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	4a29      	ldr	r2, [pc, #164]	; (8003d08 <TIM_Base_SetConfig+0x124>)
 8003c62:	4293      	cmp	r3, r2
 8003c64:	d00b      	beq.n	8003c7e <TIM_Base_SetConfig+0x9a>
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	4a28      	ldr	r2, [pc, #160]	; (8003d0c <TIM_Base_SetConfig+0x128>)
 8003c6a:	4293      	cmp	r3, r2
 8003c6c:	d007      	beq.n	8003c7e <TIM_Base_SetConfig+0x9a>
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	4a27      	ldr	r2, [pc, #156]	; (8003d10 <TIM_Base_SetConfig+0x12c>)
 8003c72:	4293      	cmp	r3, r2
 8003c74:	d003      	beq.n	8003c7e <TIM_Base_SetConfig+0x9a>
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	4a26      	ldr	r2, [pc, #152]	; (8003d14 <TIM_Base_SetConfig+0x130>)
 8003c7a:	4293      	cmp	r3, r2
 8003c7c:	d108      	bne.n	8003c90 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003c7e:	68fb      	ldr	r3, [r7, #12]
 8003c80:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003c84:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003c86:	683b      	ldr	r3, [r7, #0]
 8003c88:	68db      	ldr	r3, [r3, #12]
 8003c8a:	68fa      	ldr	r2, [r7, #12]
 8003c8c:	4313      	orrs	r3, r2
 8003c8e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003c90:	68fb      	ldr	r3, [r7, #12]
 8003c92:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8003c96:	683b      	ldr	r3, [r7, #0]
 8003c98:	695b      	ldr	r3, [r3, #20]
 8003c9a:	4313      	orrs	r3, r2
 8003c9c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	68fa      	ldr	r2, [r7, #12]
 8003ca2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003ca4:	683b      	ldr	r3, [r7, #0]
 8003ca6:	689a      	ldr	r2, [r3, #8]
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003cac:	683b      	ldr	r3, [r7, #0]
 8003cae:	681a      	ldr	r2, [r3, #0]
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	4a10      	ldr	r2, [pc, #64]	; (8003cf8 <TIM_Base_SetConfig+0x114>)
 8003cb8:	4293      	cmp	r3, r2
 8003cba:	d00f      	beq.n	8003cdc <TIM_Base_SetConfig+0xf8>
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	4a12      	ldr	r2, [pc, #72]	; (8003d08 <TIM_Base_SetConfig+0x124>)
 8003cc0:	4293      	cmp	r3, r2
 8003cc2:	d00b      	beq.n	8003cdc <TIM_Base_SetConfig+0xf8>
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	4a11      	ldr	r2, [pc, #68]	; (8003d0c <TIM_Base_SetConfig+0x128>)
 8003cc8:	4293      	cmp	r3, r2
 8003cca:	d007      	beq.n	8003cdc <TIM_Base_SetConfig+0xf8>
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	4a10      	ldr	r2, [pc, #64]	; (8003d10 <TIM_Base_SetConfig+0x12c>)
 8003cd0:	4293      	cmp	r3, r2
 8003cd2:	d003      	beq.n	8003cdc <TIM_Base_SetConfig+0xf8>
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	4a0f      	ldr	r2, [pc, #60]	; (8003d14 <TIM_Base_SetConfig+0x130>)
 8003cd8:	4293      	cmp	r3, r2
 8003cda:	d103      	bne.n	8003ce4 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003cdc:	683b      	ldr	r3, [r7, #0]
 8003cde:	691a      	ldr	r2, [r3, #16]
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	2201      	movs	r2, #1
 8003ce8:	615a      	str	r2, [r3, #20]
}
 8003cea:	bf00      	nop
 8003cec:	3714      	adds	r7, #20
 8003cee:	46bd      	mov	sp, r7
 8003cf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cf4:	4770      	bx	lr
 8003cf6:	bf00      	nop
 8003cf8:	40012c00 	.word	0x40012c00
 8003cfc:	40000400 	.word	0x40000400
 8003d00:	40000800 	.word	0x40000800
 8003d04:	40000c00 	.word	0x40000c00
 8003d08:	40013400 	.word	0x40013400
 8003d0c:	40014000 	.word	0x40014000
 8003d10:	40014400 	.word	0x40014400
 8003d14:	40014800 	.word	0x40014800

08003d18 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003d18:	b480      	push	{r7}
 8003d1a:	b087      	sub	sp, #28
 8003d1c:	af00      	add	r7, sp, #0
 8003d1e:	60f8      	str	r0, [r7, #12]
 8003d20:	60b9      	str	r1, [r7, #8]
 8003d22:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003d24:	68fb      	ldr	r3, [r7, #12]
 8003d26:	6a1b      	ldr	r3, [r3, #32]
 8003d28:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003d2a:	68fb      	ldr	r3, [r7, #12]
 8003d2c:	6a1b      	ldr	r3, [r3, #32]
 8003d2e:	f023 0201 	bic.w	r2, r3, #1
 8003d32:	68fb      	ldr	r3, [r7, #12]
 8003d34:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003d36:	68fb      	ldr	r3, [r7, #12]
 8003d38:	699b      	ldr	r3, [r3, #24]
 8003d3a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003d3c:	693b      	ldr	r3, [r7, #16]
 8003d3e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003d42:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	011b      	lsls	r3, r3, #4
 8003d48:	693a      	ldr	r2, [r7, #16]
 8003d4a:	4313      	orrs	r3, r2
 8003d4c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003d4e:	697b      	ldr	r3, [r7, #20]
 8003d50:	f023 030a 	bic.w	r3, r3, #10
 8003d54:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003d56:	697a      	ldr	r2, [r7, #20]
 8003d58:	68bb      	ldr	r3, [r7, #8]
 8003d5a:	4313      	orrs	r3, r2
 8003d5c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003d5e:	68fb      	ldr	r3, [r7, #12]
 8003d60:	693a      	ldr	r2, [r7, #16]
 8003d62:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003d64:	68fb      	ldr	r3, [r7, #12]
 8003d66:	697a      	ldr	r2, [r7, #20]
 8003d68:	621a      	str	r2, [r3, #32]
}
 8003d6a:	bf00      	nop
 8003d6c:	371c      	adds	r7, #28
 8003d6e:	46bd      	mov	sp, r7
 8003d70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d74:	4770      	bx	lr

08003d76 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003d76:	b480      	push	{r7}
 8003d78:	b087      	sub	sp, #28
 8003d7a:	af00      	add	r7, sp, #0
 8003d7c:	60f8      	str	r0, [r7, #12]
 8003d7e:	60b9      	str	r1, [r7, #8]
 8003d80:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8003d82:	68fb      	ldr	r3, [r7, #12]
 8003d84:	6a1b      	ldr	r3, [r3, #32]
 8003d86:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003d88:	68fb      	ldr	r3, [r7, #12]
 8003d8a:	6a1b      	ldr	r3, [r3, #32]
 8003d8c:	f023 0210 	bic.w	r2, r3, #16
 8003d90:	68fb      	ldr	r3, [r7, #12]
 8003d92:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003d94:	68fb      	ldr	r3, [r7, #12]
 8003d96:	699b      	ldr	r3, [r3, #24]
 8003d98:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003d9a:	693b      	ldr	r3, [r7, #16]
 8003d9c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8003da0:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	031b      	lsls	r3, r3, #12
 8003da6:	693a      	ldr	r2, [r7, #16]
 8003da8:	4313      	orrs	r3, r2
 8003daa:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003dac:	697b      	ldr	r3, [r7, #20]
 8003dae:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8003db2:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003db4:	68bb      	ldr	r3, [r7, #8]
 8003db6:	011b      	lsls	r3, r3, #4
 8003db8:	697a      	ldr	r2, [r7, #20]
 8003dba:	4313      	orrs	r3, r2
 8003dbc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003dbe:	68fb      	ldr	r3, [r7, #12]
 8003dc0:	693a      	ldr	r2, [r7, #16]
 8003dc2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003dc4:	68fb      	ldr	r3, [r7, #12]
 8003dc6:	697a      	ldr	r2, [r7, #20]
 8003dc8:	621a      	str	r2, [r3, #32]
}
 8003dca:	bf00      	nop
 8003dcc:	371c      	adds	r7, #28
 8003dce:	46bd      	mov	sp, r7
 8003dd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dd4:	4770      	bx	lr

08003dd6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8003dd6:	b480      	push	{r7}
 8003dd8:	b085      	sub	sp, #20
 8003dda:	af00      	add	r7, sp, #0
 8003ddc:	6078      	str	r0, [r7, #4]
 8003dde:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	689b      	ldr	r3, [r3, #8]
 8003de4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003de6:	68fb      	ldr	r3, [r7, #12]
 8003de8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003dec:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003dee:	683a      	ldr	r2, [r7, #0]
 8003df0:	68fb      	ldr	r3, [r7, #12]
 8003df2:	4313      	orrs	r3, r2
 8003df4:	f043 0307 	orr.w	r3, r3, #7
 8003df8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	68fa      	ldr	r2, [r7, #12]
 8003dfe:	609a      	str	r2, [r3, #8]
}
 8003e00:	bf00      	nop
 8003e02:	3714      	adds	r7, #20
 8003e04:	46bd      	mov	sp, r7
 8003e06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e0a:	4770      	bx	lr

08003e0c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003e0c:	b480      	push	{r7}
 8003e0e:	b087      	sub	sp, #28
 8003e10:	af00      	add	r7, sp, #0
 8003e12:	60f8      	str	r0, [r7, #12]
 8003e14:	60b9      	str	r1, [r7, #8]
 8003e16:	607a      	str	r2, [r7, #4]
 8003e18:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003e1a:	68fb      	ldr	r3, [r7, #12]
 8003e1c:	689b      	ldr	r3, [r3, #8]
 8003e1e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003e20:	697b      	ldr	r3, [r7, #20]
 8003e22:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003e26:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003e28:	683b      	ldr	r3, [r7, #0]
 8003e2a:	021a      	lsls	r2, r3, #8
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	431a      	orrs	r2, r3
 8003e30:	68bb      	ldr	r3, [r7, #8]
 8003e32:	4313      	orrs	r3, r2
 8003e34:	697a      	ldr	r2, [r7, #20]
 8003e36:	4313      	orrs	r3, r2
 8003e38:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003e3a:	68fb      	ldr	r3, [r7, #12]
 8003e3c:	697a      	ldr	r2, [r7, #20]
 8003e3e:	609a      	str	r2, [r3, #8]
}
 8003e40:	bf00      	nop
 8003e42:	371c      	adds	r7, #28
 8003e44:	46bd      	mov	sp, r7
 8003e46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e4a:	4770      	bx	lr

08003e4c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003e4c:	b480      	push	{r7}
 8003e4e:	b085      	sub	sp, #20
 8003e50:	af00      	add	r7, sp, #0
 8003e52:	6078      	str	r0, [r7, #4]
 8003e54:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003e5c:	2b01      	cmp	r3, #1
 8003e5e:	d101      	bne.n	8003e64 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003e60:	2302      	movs	r3, #2
 8003e62:	e068      	b.n	8003f36 <HAL_TIMEx_MasterConfigSynchronization+0xea>
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	2201      	movs	r2, #1
 8003e68:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	2202      	movs	r2, #2
 8003e70:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	685b      	ldr	r3, [r3, #4]
 8003e7a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	681b      	ldr	r3, [r3, #0]
 8003e80:	689b      	ldr	r3, [r3, #8]
 8003e82:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	4a2e      	ldr	r2, [pc, #184]	; (8003f44 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8003e8a:	4293      	cmp	r3, r2
 8003e8c:	d004      	beq.n	8003e98 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	681b      	ldr	r3, [r3, #0]
 8003e92:	4a2d      	ldr	r2, [pc, #180]	; (8003f48 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8003e94:	4293      	cmp	r3, r2
 8003e96:	d108      	bne.n	8003eaa <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8003e98:	68fb      	ldr	r3, [r7, #12]
 8003e9a:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8003e9e:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8003ea0:	683b      	ldr	r3, [r7, #0]
 8003ea2:	685b      	ldr	r3, [r3, #4]
 8003ea4:	68fa      	ldr	r2, [r7, #12]
 8003ea6:	4313      	orrs	r3, r2
 8003ea8:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003eaa:	68fb      	ldr	r3, [r7, #12]
 8003eac:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003eb0:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003eb2:	683b      	ldr	r3, [r7, #0]
 8003eb4:	681b      	ldr	r3, [r3, #0]
 8003eb6:	68fa      	ldr	r2, [r7, #12]
 8003eb8:	4313      	orrs	r3, r2
 8003eba:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	681b      	ldr	r3, [r3, #0]
 8003ec0:	68fa      	ldr	r2, [r7, #12]
 8003ec2:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	681b      	ldr	r3, [r3, #0]
 8003ec8:	4a1e      	ldr	r2, [pc, #120]	; (8003f44 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8003eca:	4293      	cmp	r3, r2
 8003ecc:	d01d      	beq.n	8003f0a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	681b      	ldr	r3, [r3, #0]
 8003ed2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003ed6:	d018      	beq.n	8003f0a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	4a1b      	ldr	r2, [pc, #108]	; (8003f4c <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8003ede:	4293      	cmp	r3, r2
 8003ee0:	d013      	beq.n	8003f0a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	681b      	ldr	r3, [r3, #0]
 8003ee6:	4a1a      	ldr	r2, [pc, #104]	; (8003f50 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8003ee8:	4293      	cmp	r3, r2
 8003eea:	d00e      	beq.n	8003f0a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	681b      	ldr	r3, [r3, #0]
 8003ef0:	4a18      	ldr	r2, [pc, #96]	; (8003f54 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8003ef2:	4293      	cmp	r3, r2
 8003ef4:	d009      	beq.n	8003f0a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	681b      	ldr	r3, [r3, #0]
 8003efa:	4a13      	ldr	r2, [pc, #76]	; (8003f48 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8003efc:	4293      	cmp	r3, r2
 8003efe:	d004      	beq.n	8003f0a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	681b      	ldr	r3, [r3, #0]
 8003f04:	4a14      	ldr	r2, [pc, #80]	; (8003f58 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8003f06:	4293      	cmp	r3, r2
 8003f08:	d10c      	bne.n	8003f24 <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003f0a:	68bb      	ldr	r3, [r7, #8]
 8003f0c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003f10:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003f12:	683b      	ldr	r3, [r7, #0]
 8003f14:	689b      	ldr	r3, [r3, #8]
 8003f16:	68ba      	ldr	r2, [r7, #8]
 8003f18:	4313      	orrs	r3, r2
 8003f1a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	681b      	ldr	r3, [r3, #0]
 8003f20:	68ba      	ldr	r2, [r7, #8]
 8003f22:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	2201      	movs	r2, #1
 8003f28:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	2200      	movs	r2, #0
 8003f30:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003f34:	2300      	movs	r3, #0
}
 8003f36:	4618      	mov	r0, r3
 8003f38:	3714      	adds	r7, #20
 8003f3a:	46bd      	mov	sp, r7
 8003f3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f40:	4770      	bx	lr
 8003f42:	bf00      	nop
 8003f44:	40012c00 	.word	0x40012c00
 8003f48:	40013400 	.word	0x40013400
 8003f4c:	40000400 	.word	0x40000400
 8003f50:	40000800 	.word	0x40000800
 8003f54:	40000c00 	.word	0x40000c00
 8003f58:	40014000 	.word	0x40014000

08003f5c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003f5c:	b480      	push	{r7}
 8003f5e:	b083      	sub	sp, #12
 8003f60:	af00      	add	r7, sp, #0
 8003f62:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003f64:	bf00      	nop
 8003f66:	370c      	adds	r7, #12
 8003f68:	46bd      	mov	sp, r7
 8003f6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f6e:	4770      	bx	lr

08003f70 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003f70:	b480      	push	{r7}
 8003f72:	b083      	sub	sp, #12
 8003f74:	af00      	add	r7, sp, #0
 8003f76:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003f78:	bf00      	nop
 8003f7a:	370c      	adds	r7, #12
 8003f7c:	46bd      	mov	sp, r7
 8003f7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f82:	4770      	bx	lr

08003f84 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8003f84:	b480      	push	{r7}
 8003f86:	b083      	sub	sp, #12
 8003f88:	af00      	add	r7, sp, #0
 8003f8a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8003f8c:	bf00      	nop
 8003f8e:	370c      	adds	r7, #12
 8003f90:	46bd      	mov	sp, r7
 8003f92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f96:	4770      	bx	lr

08003f98 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003f98:	b580      	push	{r7, lr}
 8003f9a:	b082      	sub	sp, #8
 8003f9c:	af00      	add	r7, sp, #0
 8003f9e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	2b00      	cmp	r3, #0
 8003fa4:	d101      	bne.n	8003faa <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003fa6:	2301      	movs	r3, #1
 8003fa8:	e040      	b.n	800402c <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003fae:	2b00      	cmp	r3, #0
 8003fb0:	d106      	bne.n	8003fc0 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	2200      	movs	r2, #0
 8003fb6:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003fba:	6878      	ldr	r0, [r7, #4]
 8003fbc:	f7fd fa4c 	bl	8001458 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	2224      	movs	r2, #36	; 0x24
 8003fc4:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	681a      	ldr	r2, [r3, #0]
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	681b      	ldr	r3, [r3, #0]
 8003fd0:	f022 0201 	bic.w	r2, r2, #1
 8003fd4:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003fda:	2b00      	cmp	r3, #0
 8003fdc:	d002      	beq.n	8003fe4 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8003fde:	6878      	ldr	r0, [r7, #4]
 8003fe0:	f000 fb6a 	bl	80046b8 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003fe4:	6878      	ldr	r0, [r7, #4]
 8003fe6:	f000 f8af 	bl	8004148 <UART_SetConfig>
 8003fea:	4603      	mov	r3, r0
 8003fec:	2b01      	cmp	r3, #1
 8003fee:	d101      	bne.n	8003ff4 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8003ff0:	2301      	movs	r3, #1
 8003ff2:	e01b      	b.n	800402c <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	681b      	ldr	r3, [r3, #0]
 8003ff8:	685a      	ldr	r2, [r3, #4]
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	681b      	ldr	r3, [r3, #0]
 8003ffe:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004002:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	681b      	ldr	r3, [r3, #0]
 8004008:	689a      	ldr	r2, [r3, #8]
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	681b      	ldr	r3, [r3, #0]
 800400e:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004012:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	681b      	ldr	r3, [r3, #0]
 8004018:	681a      	ldr	r2, [r3, #0]
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	681b      	ldr	r3, [r3, #0]
 800401e:	f042 0201 	orr.w	r2, r2, #1
 8004022:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004024:	6878      	ldr	r0, [r7, #4]
 8004026:	f000 fbe9 	bl	80047fc <UART_CheckIdleState>
 800402a:	4603      	mov	r3, r0
}
 800402c:	4618      	mov	r0, r3
 800402e:	3708      	adds	r7, #8
 8004030:	46bd      	mov	sp, r7
 8004032:	bd80      	pop	{r7, pc}

08004034 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004034:	b580      	push	{r7, lr}
 8004036:	b08a      	sub	sp, #40	; 0x28
 8004038:	af02      	add	r7, sp, #8
 800403a:	60f8      	str	r0, [r7, #12]
 800403c:	60b9      	str	r1, [r7, #8]
 800403e:	603b      	str	r3, [r7, #0]
 8004040:	4613      	mov	r3, r2
 8004042:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004044:	68fb      	ldr	r3, [r7, #12]
 8004046:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004048:	2b20      	cmp	r3, #32
 800404a:	d178      	bne.n	800413e <HAL_UART_Transmit+0x10a>
  {
    if ((pData == NULL) || (Size == 0U))
 800404c:	68bb      	ldr	r3, [r7, #8]
 800404e:	2b00      	cmp	r3, #0
 8004050:	d002      	beq.n	8004058 <HAL_UART_Transmit+0x24>
 8004052:	88fb      	ldrh	r3, [r7, #6]
 8004054:	2b00      	cmp	r3, #0
 8004056:	d101      	bne.n	800405c <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8004058:	2301      	movs	r3, #1
 800405a:	e071      	b.n	8004140 <HAL_UART_Transmit+0x10c>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800405c:	68fb      	ldr	r3, [r7, #12]
 800405e:	2200      	movs	r2, #0
 8004060:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004064:	68fb      	ldr	r3, [r7, #12]
 8004066:	2221      	movs	r2, #33	; 0x21
 8004068:	67da      	str	r2, [r3, #124]	; 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800406a:	f7fd fb8f 	bl	800178c <HAL_GetTick>
 800406e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8004070:	68fb      	ldr	r3, [r7, #12]
 8004072:	88fa      	ldrh	r2, [r7, #6]
 8004074:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8004078:	68fb      	ldr	r3, [r7, #12]
 800407a:	88fa      	ldrh	r2, [r7, #6]
 800407c:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004080:	68fb      	ldr	r3, [r7, #12]
 8004082:	689b      	ldr	r3, [r3, #8]
 8004084:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004088:	d108      	bne.n	800409c <HAL_UART_Transmit+0x68>
 800408a:	68fb      	ldr	r3, [r7, #12]
 800408c:	691b      	ldr	r3, [r3, #16]
 800408e:	2b00      	cmp	r3, #0
 8004090:	d104      	bne.n	800409c <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8004092:	2300      	movs	r3, #0
 8004094:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004096:	68bb      	ldr	r3, [r7, #8]
 8004098:	61bb      	str	r3, [r7, #24]
 800409a:	e003      	b.n	80040a4 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 800409c:	68bb      	ldr	r3, [r7, #8]
 800409e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80040a0:	2300      	movs	r3, #0
 80040a2:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80040a4:	e030      	b.n	8004108 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80040a6:	683b      	ldr	r3, [r7, #0]
 80040a8:	9300      	str	r3, [sp, #0]
 80040aa:	697b      	ldr	r3, [r7, #20]
 80040ac:	2200      	movs	r2, #0
 80040ae:	2180      	movs	r1, #128	; 0x80
 80040b0:	68f8      	ldr	r0, [r7, #12]
 80040b2:	f000 fc4b 	bl	800494c <UART_WaitOnFlagUntilTimeout>
 80040b6:	4603      	mov	r3, r0
 80040b8:	2b00      	cmp	r3, #0
 80040ba:	d004      	beq.n	80040c6 <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 80040bc:	68fb      	ldr	r3, [r7, #12]
 80040be:	2220      	movs	r2, #32
 80040c0:	67da      	str	r2, [r3, #124]	; 0x7c

        return HAL_TIMEOUT;
 80040c2:	2303      	movs	r3, #3
 80040c4:	e03c      	b.n	8004140 <HAL_UART_Transmit+0x10c>
      }
      if (pdata8bits == NULL)
 80040c6:	69fb      	ldr	r3, [r7, #28]
 80040c8:	2b00      	cmp	r3, #0
 80040ca:	d10b      	bne.n	80040e4 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80040cc:	69bb      	ldr	r3, [r7, #24]
 80040ce:	881a      	ldrh	r2, [r3, #0]
 80040d0:	68fb      	ldr	r3, [r7, #12]
 80040d2:	681b      	ldr	r3, [r3, #0]
 80040d4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80040d8:	b292      	uxth	r2, r2
 80040da:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 80040dc:	69bb      	ldr	r3, [r7, #24]
 80040de:	3302      	adds	r3, #2
 80040e0:	61bb      	str	r3, [r7, #24]
 80040e2:	e008      	b.n	80040f6 <HAL_UART_Transmit+0xc2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80040e4:	69fb      	ldr	r3, [r7, #28]
 80040e6:	781a      	ldrb	r2, [r3, #0]
 80040e8:	68fb      	ldr	r3, [r7, #12]
 80040ea:	681b      	ldr	r3, [r3, #0]
 80040ec:	b292      	uxth	r2, r2
 80040ee:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 80040f0:	69fb      	ldr	r3, [r7, #28]
 80040f2:	3301      	adds	r3, #1
 80040f4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80040f6:	68fb      	ldr	r3, [r7, #12]
 80040f8:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80040fc:	b29b      	uxth	r3, r3
 80040fe:	3b01      	subs	r3, #1
 8004100:	b29a      	uxth	r2, r3
 8004102:	68fb      	ldr	r3, [r7, #12]
 8004104:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8004108:	68fb      	ldr	r3, [r7, #12]
 800410a:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800410e:	b29b      	uxth	r3, r3
 8004110:	2b00      	cmp	r3, #0
 8004112:	d1c8      	bne.n	80040a6 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004114:	683b      	ldr	r3, [r7, #0]
 8004116:	9300      	str	r3, [sp, #0]
 8004118:	697b      	ldr	r3, [r7, #20]
 800411a:	2200      	movs	r2, #0
 800411c:	2140      	movs	r1, #64	; 0x40
 800411e:	68f8      	ldr	r0, [r7, #12]
 8004120:	f000 fc14 	bl	800494c <UART_WaitOnFlagUntilTimeout>
 8004124:	4603      	mov	r3, r0
 8004126:	2b00      	cmp	r3, #0
 8004128:	d004      	beq.n	8004134 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 800412a:	68fb      	ldr	r3, [r7, #12]
 800412c:	2220      	movs	r2, #32
 800412e:	67da      	str	r2, [r3, #124]	; 0x7c

      return HAL_TIMEOUT;
 8004130:	2303      	movs	r3, #3
 8004132:	e005      	b.n	8004140 <HAL_UART_Transmit+0x10c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004134:	68fb      	ldr	r3, [r7, #12]
 8004136:	2220      	movs	r2, #32
 8004138:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 800413a:	2300      	movs	r3, #0
 800413c:	e000      	b.n	8004140 <HAL_UART_Transmit+0x10c>
  }
  else
  {
    return HAL_BUSY;
 800413e:	2302      	movs	r3, #2
  }
}
 8004140:	4618      	mov	r0, r3
 8004142:	3720      	adds	r7, #32
 8004144:	46bd      	mov	sp, r7
 8004146:	bd80      	pop	{r7, pc}

08004148 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004148:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800414c:	b08a      	sub	sp, #40	; 0x28
 800414e:	af00      	add	r7, sp, #0
 8004150:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004152:	2300      	movs	r3, #0
 8004154:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004158:	68fb      	ldr	r3, [r7, #12]
 800415a:	689a      	ldr	r2, [r3, #8]
 800415c:	68fb      	ldr	r3, [r7, #12]
 800415e:	691b      	ldr	r3, [r3, #16]
 8004160:	431a      	orrs	r2, r3
 8004162:	68fb      	ldr	r3, [r7, #12]
 8004164:	695b      	ldr	r3, [r3, #20]
 8004166:	431a      	orrs	r2, r3
 8004168:	68fb      	ldr	r3, [r7, #12]
 800416a:	69db      	ldr	r3, [r3, #28]
 800416c:	4313      	orrs	r3, r2
 800416e:	627b      	str	r3, [r7, #36]	; 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004170:	68fb      	ldr	r3, [r7, #12]
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	681a      	ldr	r2, [r3, #0]
 8004176:	4ba4      	ldr	r3, [pc, #656]	; (8004408 <UART_SetConfig+0x2c0>)
 8004178:	4013      	ands	r3, r2
 800417a:	68fa      	ldr	r2, [r7, #12]
 800417c:	6812      	ldr	r2, [r2, #0]
 800417e:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8004180:	430b      	orrs	r3, r1
 8004182:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004184:	68fb      	ldr	r3, [r7, #12]
 8004186:	681b      	ldr	r3, [r3, #0]
 8004188:	685b      	ldr	r3, [r3, #4]
 800418a:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800418e:	68fb      	ldr	r3, [r7, #12]
 8004190:	68da      	ldr	r2, [r3, #12]
 8004192:	68fb      	ldr	r3, [r7, #12]
 8004194:	681b      	ldr	r3, [r3, #0]
 8004196:	430a      	orrs	r2, r1
 8004198:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800419a:	68fb      	ldr	r3, [r7, #12]
 800419c:	699b      	ldr	r3, [r3, #24]
 800419e:	627b      	str	r3, [r7, #36]	; 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80041a0:	68fb      	ldr	r3, [r7, #12]
 80041a2:	681b      	ldr	r3, [r3, #0]
 80041a4:	4a99      	ldr	r2, [pc, #612]	; (800440c <UART_SetConfig+0x2c4>)
 80041a6:	4293      	cmp	r3, r2
 80041a8:	d004      	beq.n	80041b4 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80041aa:	68fb      	ldr	r3, [r7, #12]
 80041ac:	6a1b      	ldr	r3, [r3, #32]
 80041ae:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80041b0:	4313      	orrs	r3, r2
 80041b2:	627b      	str	r3, [r7, #36]	; 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80041b4:	68fb      	ldr	r3, [r7, #12]
 80041b6:	681b      	ldr	r3, [r3, #0]
 80041b8:	689b      	ldr	r3, [r3, #8]
 80041ba:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 80041be:	68fb      	ldr	r3, [r7, #12]
 80041c0:	681b      	ldr	r3, [r3, #0]
 80041c2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80041c4:	430a      	orrs	r2, r1
 80041c6:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80041c8:	68fb      	ldr	r3, [r7, #12]
 80041ca:	681b      	ldr	r3, [r3, #0]
 80041cc:	4a90      	ldr	r2, [pc, #576]	; (8004410 <UART_SetConfig+0x2c8>)
 80041ce:	4293      	cmp	r3, r2
 80041d0:	d126      	bne.n	8004220 <UART_SetConfig+0xd8>
 80041d2:	4b90      	ldr	r3, [pc, #576]	; (8004414 <UART_SetConfig+0x2cc>)
 80041d4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80041d8:	f003 0303 	and.w	r3, r3, #3
 80041dc:	2b03      	cmp	r3, #3
 80041de:	d81b      	bhi.n	8004218 <UART_SetConfig+0xd0>
 80041e0:	a201      	add	r2, pc, #4	; (adr r2, 80041e8 <UART_SetConfig+0xa0>)
 80041e2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80041e6:	bf00      	nop
 80041e8:	080041f9 	.word	0x080041f9
 80041ec:	08004209 	.word	0x08004209
 80041f0:	08004201 	.word	0x08004201
 80041f4:	08004211 	.word	0x08004211
 80041f8:	2301      	movs	r3, #1
 80041fa:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80041fe:	e116      	b.n	800442e <UART_SetConfig+0x2e6>
 8004200:	2302      	movs	r3, #2
 8004202:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004206:	e112      	b.n	800442e <UART_SetConfig+0x2e6>
 8004208:	2304      	movs	r3, #4
 800420a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800420e:	e10e      	b.n	800442e <UART_SetConfig+0x2e6>
 8004210:	2308      	movs	r3, #8
 8004212:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004216:	e10a      	b.n	800442e <UART_SetConfig+0x2e6>
 8004218:	2310      	movs	r3, #16
 800421a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800421e:	e106      	b.n	800442e <UART_SetConfig+0x2e6>
 8004220:	68fb      	ldr	r3, [r7, #12]
 8004222:	681b      	ldr	r3, [r3, #0]
 8004224:	4a7c      	ldr	r2, [pc, #496]	; (8004418 <UART_SetConfig+0x2d0>)
 8004226:	4293      	cmp	r3, r2
 8004228:	d138      	bne.n	800429c <UART_SetConfig+0x154>
 800422a:	4b7a      	ldr	r3, [pc, #488]	; (8004414 <UART_SetConfig+0x2cc>)
 800422c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004230:	f003 030c 	and.w	r3, r3, #12
 8004234:	2b0c      	cmp	r3, #12
 8004236:	d82d      	bhi.n	8004294 <UART_SetConfig+0x14c>
 8004238:	a201      	add	r2, pc, #4	; (adr r2, 8004240 <UART_SetConfig+0xf8>)
 800423a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800423e:	bf00      	nop
 8004240:	08004275 	.word	0x08004275
 8004244:	08004295 	.word	0x08004295
 8004248:	08004295 	.word	0x08004295
 800424c:	08004295 	.word	0x08004295
 8004250:	08004285 	.word	0x08004285
 8004254:	08004295 	.word	0x08004295
 8004258:	08004295 	.word	0x08004295
 800425c:	08004295 	.word	0x08004295
 8004260:	0800427d 	.word	0x0800427d
 8004264:	08004295 	.word	0x08004295
 8004268:	08004295 	.word	0x08004295
 800426c:	08004295 	.word	0x08004295
 8004270:	0800428d 	.word	0x0800428d
 8004274:	2300      	movs	r3, #0
 8004276:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800427a:	e0d8      	b.n	800442e <UART_SetConfig+0x2e6>
 800427c:	2302      	movs	r3, #2
 800427e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004282:	e0d4      	b.n	800442e <UART_SetConfig+0x2e6>
 8004284:	2304      	movs	r3, #4
 8004286:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800428a:	e0d0      	b.n	800442e <UART_SetConfig+0x2e6>
 800428c:	2308      	movs	r3, #8
 800428e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004292:	e0cc      	b.n	800442e <UART_SetConfig+0x2e6>
 8004294:	2310      	movs	r3, #16
 8004296:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800429a:	e0c8      	b.n	800442e <UART_SetConfig+0x2e6>
 800429c:	68fb      	ldr	r3, [r7, #12]
 800429e:	681b      	ldr	r3, [r3, #0]
 80042a0:	4a5e      	ldr	r2, [pc, #376]	; (800441c <UART_SetConfig+0x2d4>)
 80042a2:	4293      	cmp	r3, r2
 80042a4:	d125      	bne.n	80042f2 <UART_SetConfig+0x1aa>
 80042a6:	4b5b      	ldr	r3, [pc, #364]	; (8004414 <UART_SetConfig+0x2cc>)
 80042a8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80042ac:	f003 0330 	and.w	r3, r3, #48	; 0x30
 80042b0:	2b30      	cmp	r3, #48	; 0x30
 80042b2:	d016      	beq.n	80042e2 <UART_SetConfig+0x19a>
 80042b4:	2b30      	cmp	r3, #48	; 0x30
 80042b6:	d818      	bhi.n	80042ea <UART_SetConfig+0x1a2>
 80042b8:	2b20      	cmp	r3, #32
 80042ba:	d00a      	beq.n	80042d2 <UART_SetConfig+0x18a>
 80042bc:	2b20      	cmp	r3, #32
 80042be:	d814      	bhi.n	80042ea <UART_SetConfig+0x1a2>
 80042c0:	2b00      	cmp	r3, #0
 80042c2:	d002      	beq.n	80042ca <UART_SetConfig+0x182>
 80042c4:	2b10      	cmp	r3, #16
 80042c6:	d008      	beq.n	80042da <UART_SetConfig+0x192>
 80042c8:	e00f      	b.n	80042ea <UART_SetConfig+0x1a2>
 80042ca:	2300      	movs	r3, #0
 80042cc:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80042d0:	e0ad      	b.n	800442e <UART_SetConfig+0x2e6>
 80042d2:	2302      	movs	r3, #2
 80042d4:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80042d8:	e0a9      	b.n	800442e <UART_SetConfig+0x2e6>
 80042da:	2304      	movs	r3, #4
 80042dc:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80042e0:	e0a5      	b.n	800442e <UART_SetConfig+0x2e6>
 80042e2:	2308      	movs	r3, #8
 80042e4:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80042e8:	e0a1      	b.n	800442e <UART_SetConfig+0x2e6>
 80042ea:	2310      	movs	r3, #16
 80042ec:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80042f0:	e09d      	b.n	800442e <UART_SetConfig+0x2e6>
 80042f2:	68fb      	ldr	r3, [r7, #12]
 80042f4:	681b      	ldr	r3, [r3, #0]
 80042f6:	4a4a      	ldr	r2, [pc, #296]	; (8004420 <UART_SetConfig+0x2d8>)
 80042f8:	4293      	cmp	r3, r2
 80042fa:	d125      	bne.n	8004348 <UART_SetConfig+0x200>
 80042fc:	4b45      	ldr	r3, [pc, #276]	; (8004414 <UART_SetConfig+0x2cc>)
 80042fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004302:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8004306:	2bc0      	cmp	r3, #192	; 0xc0
 8004308:	d016      	beq.n	8004338 <UART_SetConfig+0x1f0>
 800430a:	2bc0      	cmp	r3, #192	; 0xc0
 800430c:	d818      	bhi.n	8004340 <UART_SetConfig+0x1f8>
 800430e:	2b80      	cmp	r3, #128	; 0x80
 8004310:	d00a      	beq.n	8004328 <UART_SetConfig+0x1e0>
 8004312:	2b80      	cmp	r3, #128	; 0x80
 8004314:	d814      	bhi.n	8004340 <UART_SetConfig+0x1f8>
 8004316:	2b00      	cmp	r3, #0
 8004318:	d002      	beq.n	8004320 <UART_SetConfig+0x1d8>
 800431a:	2b40      	cmp	r3, #64	; 0x40
 800431c:	d008      	beq.n	8004330 <UART_SetConfig+0x1e8>
 800431e:	e00f      	b.n	8004340 <UART_SetConfig+0x1f8>
 8004320:	2300      	movs	r3, #0
 8004322:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004326:	e082      	b.n	800442e <UART_SetConfig+0x2e6>
 8004328:	2302      	movs	r3, #2
 800432a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800432e:	e07e      	b.n	800442e <UART_SetConfig+0x2e6>
 8004330:	2304      	movs	r3, #4
 8004332:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004336:	e07a      	b.n	800442e <UART_SetConfig+0x2e6>
 8004338:	2308      	movs	r3, #8
 800433a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800433e:	e076      	b.n	800442e <UART_SetConfig+0x2e6>
 8004340:	2310      	movs	r3, #16
 8004342:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004346:	e072      	b.n	800442e <UART_SetConfig+0x2e6>
 8004348:	68fb      	ldr	r3, [r7, #12]
 800434a:	681b      	ldr	r3, [r3, #0]
 800434c:	4a35      	ldr	r2, [pc, #212]	; (8004424 <UART_SetConfig+0x2dc>)
 800434e:	4293      	cmp	r3, r2
 8004350:	d12a      	bne.n	80043a8 <UART_SetConfig+0x260>
 8004352:	4b30      	ldr	r3, [pc, #192]	; (8004414 <UART_SetConfig+0x2cc>)
 8004354:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004358:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800435c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004360:	d01a      	beq.n	8004398 <UART_SetConfig+0x250>
 8004362:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004366:	d81b      	bhi.n	80043a0 <UART_SetConfig+0x258>
 8004368:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800436c:	d00c      	beq.n	8004388 <UART_SetConfig+0x240>
 800436e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004372:	d815      	bhi.n	80043a0 <UART_SetConfig+0x258>
 8004374:	2b00      	cmp	r3, #0
 8004376:	d003      	beq.n	8004380 <UART_SetConfig+0x238>
 8004378:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800437c:	d008      	beq.n	8004390 <UART_SetConfig+0x248>
 800437e:	e00f      	b.n	80043a0 <UART_SetConfig+0x258>
 8004380:	2300      	movs	r3, #0
 8004382:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004386:	e052      	b.n	800442e <UART_SetConfig+0x2e6>
 8004388:	2302      	movs	r3, #2
 800438a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800438e:	e04e      	b.n	800442e <UART_SetConfig+0x2e6>
 8004390:	2304      	movs	r3, #4
 8004392:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004396:	e04a      	b.n	800442e <UART_SetConfig+0x2e6>
 8004398:	2308      	movs	r3, #8
 800439a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800439e:	e046      	b.n	800442e <UART_SetConfig+0x2e6>
 80043a0:	2310      	movs	r3, #16
 80043a2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80043a6:	e042      	b.n	800442e <UART_SetConfig+0x2e6>
 80043a8:	68fb      	ldr	r3, [r7, #12]
 80043aa:	681b      	ldr	r3, [r3, #0]
 80043ac:	4a17      	ldr	r2, [pc, #92]	; (800440c <UART_SetConfig+0x2c4>)
 80043ae:	4293      	cmp	r3, r2
 80043b0:	d13a      	bne.n	8004428 <UART_SetConfig+0x2e0>
 80043b2:	4b18      	ldr	r3, [pc, #96]	; (8004414 <UART_SetConfig+0x2cc>)
 80043b4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80043b8:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80043bc:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80043c0:	d01a      	beq.n	80043f8 <UART_SetConfig+0x2b0>
 80043c2:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80043c6:	d81b      	bhi.n	8004400 <UART_SetConfig+0x2b8>
 80043c8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80043cc:	d00c      	beq.n	80043e8 <UART_SetConfig+0x2a0>
 80043ce:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80043d2:	d815      	bhi.n	8004400 <UART_SetConfig+0x2b8>
 80043d4:	2b00      	cmp	r3, #0
 80043d6:	d003      	beq.n	80043e0 <UART_SetConfig+0x298>
 80043d8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80043dc:	d008      	beq.n	80043f0 <UART_SetConfig+0x2a8>
 80043de:	e00f      	b.n	8004400 <UART_SetConfig+0x2b8>
 80043e0:	2300      	movs	r3, #0
 80043e2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80043e6:	e022      	b.n	800442e <UART_SetConfig+0x2e6>
 80043e8:	2302      	movs	r3, #2
 80043ea:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80043ee:	e01e      	b.n	800442e <UART_SetConfig+0x2e6>
 80043f0:	2304      	movs	r3, #4
 80043f2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80043f6:	e01a      	b.n	800442e <UART_SetConfig+0x2e6>
 80043f8:	2308      	movs	r3, #8
 80043fa:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80043fe:	e016      	b.n	800442e <UART_SetConfig+0x2e6>
 8004400:	2310      	movs	r3, #16
 8004402:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004406:	e012      	b.n	800442e <UART_SetConfig+0x2e6>
 8004408:	efff69f3 	.word	0xefff69f3
 800440c:	40008000 	.word	0x40008000
 8004410:	40013800 	.word	0x40013800
 8004414:	40021000 	.word	0x40021000
 8004418:	40004400 	.word	0x40004400
 800441c:	40004800 	.word	0x40004800
 8004420:	40004c00 	.word	0x40004c00
 8004424:	40005000 	.word	0x40005000
 8004428:	2310      	movs	r3, #16
 800442a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800442e:	68fb      	ldr	r3, [r7, #12]
 8004430:	681b      	ldr	r3, [r3, #0]
 8004432:	4a9f      	ldr	r2, [pc, #636]	; (80046b0 <UART_SetConfig+0x568>)
 8004434:	4293      	cmp	r3, r2
 8004436:	d17a      	bne.n	800452e <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8004438:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800443c:	2b08      	cmp	r3, #8
 800443e:	d824      	bhi.n	800448a <UART_SetConfig+0x342>
 8004440:	a201      	add	r2, pc, #4	; (adr r2, 8004448 <UART_SetConfig+0x300>)
 8004442:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004446:	bf00      	nop
 8004448:	0800446d 	.word	0x0800446d
 800444c:	0800448b 	.word	0x0800448b
 8004450:	08004475 	.word	0x08004475
 8004454:	0800448b 	.word	0x0800448b
 8004458:	0800447b 	.word	0x0800447b
 800445c:	0800448b 	.word	0x0800448b
 8004460:	0800448b 	.word	0x0800448b
 8004464:	0800448b 	.word	0x0800448b
 8004468:	08004483 	.word	0x08004483
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800446c:	f7fe fa52 	bl	8002914 <HAL_RCC_GetPCLK1Freq>
 8004470:	61f8      	str	r0, [r7, #28]
        break;
 8004472:	e010      	b.n	8004496 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004474:	4b8f      	ldr	r3, [pc, #572]	; (80046b4 <UART_SetConfig+0x56c>)
 8004476:	61fb      	str	r3, [r7, #28]
        break;
 8004478:	e00d      	b.n	8004496 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800447a:	f7fe f9b3 	bl	80027e4 <HAL_RCC_GetSysClockFreq>
 800447e:	61f8      	str	r0, [r7, #28]
        break;
 8004480:	e009      	b.n	8004496 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004482:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004486:	61fb      	str	r3, [r7, #28]
        break;
 8004488:	e005      	b.n	8004496 <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 800448a:	2300      	movs	r3, #0
 800448c:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800448e:	2301      	movs	r3, #1
 8004490:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8004494:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8004496:	69fb      	ldr	r3, [r7, #28]
 8004498:	2b00      	cmp	r3, #0
 800449a:	f000 80fb 	beq.w	8004694 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800449e:	68fb      	ldr	r3, [r7, #12]
 80044a0:	685a      	ldr	r2, [r3, #4]
 80044a2:	4613      	mov	r3, r2
 80044a4:	005b      	lsls	r3, r3, #1
 80044a6:	4413      	add	r3, r2
 80044a8:	69fa      	ldr	r2, [r7, #28]
 80044aa:	429a      	cmp	r2, r3
 80044ac:	d305      	bcc.n	80044ba <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 80044ae:	68fb      	ldr	r3, [r7, #12]
 80044b0:	685b      	ldr	r3, [r3, #4]
 80044b2:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80044b4:	69fa      	ldr	r2, [r7, #28]
 80044b6:	429a      	cmp	r2, r3
 80044b8:	d903      	bls.n	80044c2 <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 80044ba:	2301      	movs	r3, #1
 80044bc:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 80044c0:	e0e8      	b.n	8004694 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 80044c2:	69fb      	ldr	r3, [r7, #28]
 80044c4:	2200      	movs	r2, #0
 80044c6:	461c      	mov	r4, r3
 80044c8:	4615      	mov	r5, r2
 80044ca:	f04f 0200 	mov.w	r2, #0
 80044ce:	f04f 0300 	mov.w	r3, #0
 80044d2:	022b      	lsls	r3, r5, #8
 80044d4:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 80044d8:	0222      	lsls	r2, r4, #8
 80044da:	68f9      	ldr	r1, [r7, #12]
 80044dc:	6849      	ldr	r1, [r1, #4]
 80044de:	0849      	lsrs	r1, r1, #1
 80044e0:	2000      	movs	r0, #0
 80044e2:	4688      	mov	r8, r1
 80044e4:	4681      	mov	r9, r0
 80044e6:	eb12 0a08 	adds.w	sl, r2, r8
 80044ea:	eb43 0b09 	adc.w	fp, r3, r9
 80044ee:	68fb      	ldr	r3, [r7, #12]
 80044f0:	685b      	ldr	r3, [r3, #4]
 80044f2:	2200      	movs	r2, #0
 80044f4:	603b      	str	r3, [r7, #0]
 80044f6:	607a      	str	r2, [r7, #4]
 80044f8:	e9d7 2300 	ldrd	r2, r3, [r7]
 80044fc:	4650      	mov	r0, sl
 80044fe:	4659      	mov	r1, fp
 8004500:	f7fb febe 	bl	8000280 <__aeabi_uldivmod>
 8004504:	4602      	mov	r2, r0
 8004506:	460b      	mov	r3, r1
 8004508:	4613      	mov	r3, r2
 800450a:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800450c:	69bb      	ldr	r3, [r7, #24]
 800450e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004512:	d308      	bcc.n	8004526 <UART_SetConfig+0x3de>
 8004514:	69bb      	ldr	r3, [r7, #24]
 8004516:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800451a:	d204      	bcs.n	8004526 <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 800451c:	68fb      	ldr	r3, [r7, #12]
 800451e:	681b      	ldr	r3, [r3, #0]
 8004520:	69ba      	ldr	r2, [r7, #24]
 8004522:	60da      	str	r2, [r3, #12]
 8004524:	e0b6      	b.n	8004694 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 8004526:	2301      	movs	r3, #1
 8004528:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 800452c:	e0b2      	b.n	8004694 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800452e:	68fb      	ldr	r3, [r7, #12]
 8004530:	69db      	ldr	r3, [r3, #28]
 8004532:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004536:	d15e      	bne.n	80045f6 <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 8004538:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800453c:	2b08      	cmp	r3, #8
 800453e:	d828      	bhi.n	8004592 <UART_SetConfig+0x44a>
 8004540:	a201      	add	r2, pc, #4	; (adr r2, 8004548 <UART_SetConfig+0x400>)
 8004542:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004546:	bf00      	nop
 8004548:	0800456d 	.word	0x0800456d
 800454c:	08004575 	.word	0x08004575
 8004550:	0800457d 	.word	0x0800457d
 8004554:	08004593 	.word	0x08004593
 8004558:	08004583 	.word	0x08004583
 800455c:	08004593 	.word	0x08004593
 8004560:	08004593 	.word	0x08004593
 8004564:	08004593 	.word	0x08004593
 8004568:	0800458b 	.word	0x0800458b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800456c:	f7fe f9d2 	bl	8002914 <HAL_RCC_GetPCLK1Freq>
 8004570:	61f8      	str	r0, [r7, #28]
        break;
 8004572:	e014      	b.n	800459e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004574:	f7fe f9e4 	bl	8002940 <HAL_RCC_GetPCLK2Freq>
 8004578:	61f8      	str	r0, [r7, #28]
        break;
 800457a:	e010      	b.n	800459e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800457c:	4b4d      	ldr	r3, [pc, #308]	; (80046b4 <UART_SetConfig+0x56c>)
 800457e:	61fb      	str	r3, [r7, #28]
        break;
 8004580:	e00d      	b.n	800459e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004582:	f7fe f92f 	bl	80027e4 <HAL_RCC_GetSysClockFreq>
 8004586:	61f8      	str	r0, [r7, #28]
        break;
 8004588:	e009      	b.n	800459e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800458a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800458e:	61fb      	str	r3, [r7, #28]
        break;
 8004590:	e005      	b.n	800459e <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 8004592:	2300      	movs	r3, #0
 8004594:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8004596:	2301      	movs	r3, #1
 8004598:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 800459c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800459e:	69fb      	ldr	r3, [r7, #28]
 80045a0:	2b00      	cmp	r3, #0
 80045a2:	d077      	beq.n	8004694 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80045a4:	69fb      	ldr	r3, [r7, #28]
 80045a6:	005a      	lsls	r2, r3, #1
 80045a8:	68fb      	ldr	r3, [r7, #12]
 80045aa:	685b      	ldr	r3, [r3, #4]
 80045ac:	085b      	lsrs	r3, r3, #1
 80045ae:	441a      	add	r2, r3
 80045b0:	68fb      	ldr	r3, [r7, #12]
 80045b2:	685b      	ldr	r3, [r3, #4]
 80045b4:	fbb2 f3f3 	udiv	r3, r2, r3
 80045b8:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80045ba:	69bb      	ldr	r3, [r7, #24]
 80045bc:	2b0f      	cmp	r3, #15
 80045be:	d916      	bls.n	80045ee <UART_SetConfig+0x4a6>
 80045c0:	69bb      	ldr	r3, [r7, #24]
 80045c2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80045c6:	d212      	bcs.n	80045ee <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80045c8:	69bb      	ldr	r3, [r7, #24]
 80045ca:	b29b      	uxth	r3, r3
 80045cc:	f023 030f 	bic.w	r3, r3, #15
 80045d0:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80045d2:	69bb      	ldr	r3, [r7, #24]
 80045d4:	085b      	lsrs	r3, r3, #1
 80045d6:	b29b      	uxth	r3, r3
 80045d8:	f003 0307 	and.w	r3, r3, #7
 80045dc:	b29a      	uxth	r2, r3
 80045de:	8afb      	ldrh	r3, [r7, #22]
 80045e0:	4313      	orrs	r3, r2
 80045e2:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 80045e4:	68fb      	ldr	r3, [r7, #12]
 80045e6:	681b      	ldr	r3, [r3, #0]
 80045e8:	8afa      	ldrh	r2, [r7, #22]
 80045ea:	60da      	str	r2, [r3, #12]
 80045ec:	e052      	b.n	8004694 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 80045ee:	2301      	movs	r3, #1
 80045f0:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 80045f4:	e04e      	b.n	8004694 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 80045f6:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80045fa:	2b08      	cmp	r3, #8
 80045fc:	d827      	bhi.n	800464e <UART_SetConfig+0x506>
 80045fe:	a201      	add	r2, pc, #4	; (adr r2, 8004604 <UART_SetConfig+0x4bc>)
 8004600:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004604:	08004629 	.word	0x08004629
 8004608:	08004631 	.word	0x08004631
 800460c:	08004639 	.word	0x08004639
 8004610:	0800464f 	.word	0x0800464f
 8004614:	0800463f 	.word	0x0800463f
 8004618:	0800464f 	.word	0x0800464f
 800461c:	0800464f 	.word	0x0800464f
 8004620:	0800464f 	.word	0x0800464f
 8004624:	08004647 	.word	0x08004647
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004628:	f7fe f974 	bl	8002914 <HAL_RCC_GetPCLK1Freq>
 800462c:	61f8      	str	r0, [r7, #28]
        break;
 800462e:	e014      	b.n	800465a <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004630:	f7fe f986 	bl	8002940 <HAL_RCC_GetPCLK2Freq>
 8004634:	61f8      	str	r0, [r7, #28]
        break;
 8004636:	e010      	b.n	800465a <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004638:	4b1e      	ldr	r3, [pc, #120]	; (80046b4 <UART_SetConfig+0x56c>)
 800463a:	61fb      	str	r3, [r7, #28]
        break;
 800463c:	e00d      	b.n	800465a <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800463e:	f7fe f8d1 	bl	80027e4 <HAL_RCC_GetSysClockFreq>
 8004642:	61f8      	str	r0, [r7, #28]
        break;
 8004644:	e009      	b.n	800465a <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004646:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800464a:	61fb      	str	r3, [r7, #28]
        break;
 800464c:	e005      	b.n	800465a <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 800464e:	2300      	movs	r3, #0
 8004650:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8004652:	2301      	movs	r3, #1
 8004654:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8004658:	bf00      	nop
    }

    if (pclk != 0U)
 800465a:	69fb      	ldr	r3, [r7, #28]
 800465c:	2b00      	cmp	r3, #0
 800465e:	d019      	beq.n	8004694 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8004660:	68fb      	ldr	r3, [r7, #12]
 8004662:	685b      	ldr	r3, [r3, #4]
 8004664:	085a      	lsrs	r2, r3, #1
 8004666:	69fb      	ldr	r3, [r7, #28]
 8004668:	441a      	add	r2, r3
 800466a:	68fb      	ldr	r3, [r7, #12]
 800466c:	685b      	ldr	r3, [r3, #4]
 800466e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004672:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004674:	69bb      	ldr	r3, [r7, #24]
 8004676:	2b0f      	cmp	r3, #15
 8004678:	d909      	bls.n	800468e <UART_SetConfig+0x546>
 800467a:	69bb      	ldr	r3, [r7, #24]
 800467c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004680:	d205      	bcs.n	800468e <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8004682:	69bb      	ldr	r3, [r7, #24]
 8004684:	b29a      	uxth	r2, r3
 8004686:	68fb      	ldr	r3, [r7, #12]
 8004688:	681b      	ldr	r3, [r3, #0]
 800468a:	60da      	str	r2, [r3, #12]
 800468c:	e002      	b.n	8004694 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 800468e:	2301      	movs	r3, #1
 8004690:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004694:	68fb      	ldr	r3, [r7, #12]
 8004696:	2200      	movs	r2, #0
 8004698:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 800469a:	68fb      	ldr	r3, [r7, #12]
 800469c:	2200      	movs	r2, #0
 800469e:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 80046a0:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
}
 80046a4:	4618      	mov	r0, r3
 80046a6:	3728      	adds	r7, #40	; 0x28
 80046a8:	46bd      	mov	sp, r7
 80046aa:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80046ae:	bf00      	nop
 80046b0:	40008000 	.word	0x40008000
 80046b4:	00f42400 	.word	0x00f42400

080046b8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80046b8:	b480      	push	{r7}
 80046ba:	b083      	sub	sp, #12
 80046bc:	af00      	add	r7, sp, #0
 80046be:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80046c4:	f003 0308 	and.w	r3, r3, #8
 80046c8:	2b00      	cmp	r3, #0
 80046ca:	d00a      	beq.n	80046e2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	685b      	ldr	r3, [r3, #4]
 80046d2:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	681b      	ldr	r3, [r3, #0]
 80046de:	430a      	orrs	r2, r1
 80046e0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80046e6:	f003 0301 	and.w	r3, r3, #1
 80046ea:	2b00      	cmp	r3, #0
 80046ec:	d00a      	beq.n	8004704 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	681b      	ldr	r3, [r3, #0]
 80046f2:	685b      	ldr	r3, [r3, #4]
 80046f4:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	681b      	ldr	r3, [r3, #0]
 8004700:	430a      	orrs	r2, r1
 8004702:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004708:	f003 0302 	and.w	r3, r3, #2
 800470c:	2b00      	cmp	r3, #0
 800470e:	d00a      	beq.n	8004726 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	681b      	ldr	r3, [r3, #0]
 8004714:	685b      	ldr	r3, [r3, #4]
 8004716:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	681b      	ldr	r3, [r3, #0]
 8004722:	430a      	orrs	r2, r1
 8004724:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800472a:	f003 0304 	and.w	r3, r3, #4
 800472e:	2b00      	cmp	r3, #0
 8004730:	d00a      	beq.n	8004748 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	681b      	ldr	r3, [r3, #0]
 8004736:	685b      	ldr	r3, [r3, #4]
 8004738:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	681b      	ldr	r3, [r3, #0]
 8004744:	430a      	orrs	r2, r1
 8004746:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800474c:	f003 0310 	and.w	r3, r3, #16
 8004750:	2b00      	cmp	r3, #0
 8004752:	d00a      	beq.n	800476a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	681b      	ldr	r3, [r3, #0]
 8004758:	689b      	ldr	r3, [r3, #8]
 800475a:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	681b      	ldr	r3, [r3, #0]
 8004766:	430a      	orrs	r2, r1
 8004768:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800476e:	f003 0320 	and.w	r3, r3, #32
 8004772:	2b00      	cmp	r3, #0
 8004774:	d00a      	beq.n	800478c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	681b      	ldr	r3, [r3, #0]
 800477a:	689b      	ldr	r3, [r3, #8]
 800477c:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	681b      	ldr	r3, [r3, #0]
 8004788:	430a      	orrs	r2, r1
 800478a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004790:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004794:	2b00      	cmp	r3, #0
 8004796:	d01a      	beq.n	80047ce <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	681b      	ldr	r3, [r3, #0]
 800479c:	685b      	ldr	r3, [r3, #4]
 800479e:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	681b      	ldr	r3, [r3, #0]
 80047aa:	430a      	orrs	r2, r1
 80047ac:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80047b2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80047b6:	d10a      	bne.n	80047ce <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	681b      	ldr	r3, [r3, #0]
 80047bc:	685b      	ldr	r3, [r3, #4]
 80047be:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	681b      	ldr	r3, [r3, #0]
 80047ca:	430a      	orrs	r2, r1
 80047cc:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80047d2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80047d6:	2b00      	cmp	r3, #0
 80047d8:	d00a      	beq.n	80047f0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	681b      	ldr	r3, [r3, #0]
 80047de:	685b      	ldr	r3, [r3, #4]
 80047e0:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	681b      	ldr	r3, [r3, #0]
 80047ec:	430a      	orrs	r2, r1
 80047ee:	605a      	str	r2, [r3, #4]
  }
}
 80047f0:	bf00      	nop
 80047f2:	370c      	adds	r7, #12
 80047f4:	46bd      	mov	sp, r7
 80047f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047fa:	4770      	bx	lr

080047fc <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80047fc:	b580      	push	{r7, lr}
 80047fe:	b098      	sub	sp, #96	; 0x60
 8004800:	af02      	add	r7, sp, #8
 8004802:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	2200      	movs	r2, #0
 8004808:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800480c:	f7fc ffbe 	bl	800178c <HAL_GetTick>
 8004810:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	681b      	ldr	r3, [r3, #0]
 8004816:	681b      	ldr	r3, [r3, #0]
 8004818:	f003 0308 	and.w	r3, r3, #8
 800481c:	2b08      	cmp	r3, #8
 800481e:	d12e      	bne.n	800487e <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004820:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8004824:	9300      	str	r3, [sp, #0]
 8004826:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004828:	2200      	movs	r2, #0
 800482a:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800482e:	6878      	ldr	r0, [r7, #4]
 8004830:	f000 f88c 	bl	800494c <UART_WaitOnFlagUntilTimeout>
 8004834:	4603      	mov	r3, r0
 8004836:	2b00      	cmp	r3, #0
 8004838:	d021      	beq.n	800487e <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	681b      	ldr	r3, [r3, #0]
 800483e:	63bb      	str	r3, [r7, #56]	; 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004840:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004842:	e853 3f00 	ldrex	r3, [r3]
 8004846:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8004848:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800484a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800484e:	653b      	str	r3, [r7, #80]	; 0x50
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	461a      	mov	r2, r3
 8004856:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004858:	647b      	str	r3, [r7, #68]	; 0x44
 800485a:	643a      	str	r2, [r7, #64]	; 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800485c:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800485e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8004860:	e841 2300 	strex	r3, r2, [r1]
 8004864:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8004866:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004868:	2b00      	cmp	r3, #0
 800486a:	d1e6      	bne.n	800483a <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	2220      	movs	r2, #32
 8004870:	67da      	str	r2, [r3, #124]	; 0x7c

      __HAL_UNLOCK(huart);
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	2200      	movs	r2, #0
 8004876:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800487a:	2303      	movs	r3, #3
 800487c:	e062      	b.n	8004944 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	681b      	ldr	r3, [r3, #0]
 8004882:	681b      	ldr	r3, [r3, #0]
 8004884:	f003 0304 	and.w	r3, r3, #4
 8004888:	2b04      	cmp	r3, #4
 800488a:	d149      	bne.n	8004920 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800488c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8004890:	9300      	str	r3, [sp, #0]
 8004892:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004894:	2200      	movs	r2, #0
 8004896:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800489a:	6878      	ldr	r0, [r7, #4]
 800489c:	f000 f856 	bl	800494c <UART_WaitOnFlagUntilTimeout>
 80048a0:	4603      	mov	r3, r0
 80048a2:	2b00      	cmp	r3, #0
 80048a4:	d03c      	beq.n	8004920 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	681b      	ldr	r3, [r3, #0]
 80048aa:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80048ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80048ae:	e853 3f00 	ldrex	r3, [r3]
 80048b2:	623b      	str	r3, [r7, #32]
   return(result);
 80048b4:	6a3b      	ldr	r3, [r7, #32]
 80048b6:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80048ba:	64fb      	str	r3, [r7, #76]	; 0x4c
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	681b      	ldr	r3, [r3, #0]
 80048c0:	461a      	mov	r2, r3
 80048c2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80048c4:	633b      	str	r3, [r7, #48]	; 0x30
 80048c6:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80048c8:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80048ca:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80048cc:	e841 2300 	strex	r3, r2, [r1]
 80048d0:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80048d2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80048d4:	2b00      	cmp	r3, #0
 80048d6:	d1e6      	bne.n	80048a6 <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	681b      	ldr	r3, [r3, #0]
 80048dc:	3308      	adds	r3, #8
 80048de:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80048e0:	693b      	ldr	r3, [r7, #16]
 80048e2:	e853 3f00 	ldrex	r3, [r3]
 80048e6:	60fb      	str	r3, [r7, #12]
   return(result);
 80048e8:	68fb      	ldr	r3, [r7, #12]
 80048ea:	f023 0301 	bic.w	r3, r3, #1
 80048ee:	64bb      	str	r3, [r7, #72]	; 0x48
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	681b      	ldr	r3, [r3, #0]
 80048f4:	3308      	adds	r3, #8
 80048f6:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80048f8:	61fa      	str	r2, [r7, #28]
 80048fa:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80048fc:	69b9      	ldr	r1, [r7, #24]
 80048fe:	69fa      	ldr	r2, [r7, #28]
 8004900:	e841 2300 	strex	r3, r2, [r1]
 8004904:	617b      	str	r3, [r7, #20]
   return(result);
 8004906:	697b      	ldr	r3, [r7, #20]
 8004908:	2b00      	cmp	r3, #0
 800490a:	d1e5      	bne.n	80048d8 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	2220      	movs	r2, #32
 8004910:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      __HAL_UNLOCK(huart);
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	2200      	movs	r2, #0
 8004918:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800491c:	2303      	movs	r3, #3
 800491e:	e011      	b.n	8004944 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	2220      	movs	r2, #32
 8004924:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	2220      	movs	r2, #32
 800492a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	2200      	movs	r2, #0
 8004932:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	2200      	movs	r2, #0
 8004938:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	2200      	movs	r2, #0
 800493e:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

  return HAL_OK;
 8004942:	2300      	movs	r3, #0
}
 8004944:	4618      	mov	r0, r3
 8004946:	3758      	adds	r7, #88	; 0x58
 8004948:	46bd      	mov	sp, r7
 800494a:	bd80      	pop	{r7, pc}

0800494c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800494c:	b580      	push	{r7, lr}
 800494e:	b084      	sub	sp, #16
 8004950:	af00      	add	r7, sp, #0
 8004952:	60f8      	str	r0, [r7, #12]
 8004954:	60b9      	str	r1, [r7, #8]
 8004956:	603b      	str	r3, [r7, #0]
 8004958:	4613      	mov	r3, r2
 800495a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800495c:	e049      	b.n	80049f2 <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800495e:	69bb      	ldr	r3, [r7, #24]
 8004960:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004964:	d045      	beq.n	80049f2 <UART_WaitOnFlagUntilTimeout+0xa6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004966:	f7fc ff11 	bl	800178c <HAL_GetTick>
 800496a:	4602      	mov	r2, r0
 800496c:	683b      	ldr	r3, [r7, #0]
 800496e:	1ad3      	subs	r3, r2, r3
 8004970:	69ba      	ldr	r2, [r7, #24]
 8004972:	429a      	cmp	r2, r3
 8004974:	d302      	bcc.n	800497c <UART_WaitOnFlagUntilTimeout+0x30>
 8004976:	69bb      	ldr	r3, [r7, #24]
 8004978:	2b00      	cmp	r3, #0
 800497a:	d101      	bne.n	8004980 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800497c:	2303      	movs	r3, #3
 800497e:	e048      	b.n	8004a12 <UART_WaitOnFlagUntilTimeout+0xc6>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8004980:	68fb      	ldr	r3, [r7, #12]
 8004982:	681b      	ldr	r3, [r3, #0]
 8004984:	681b      	ldr	r3, [r3, #0]
 8004986:	f003 0304 	and.w	r3, r3, #4
 800498a:	2b00      	cmp	r3, #0
 800498c:	d031      	beq.n	80049f2 <UART_WaitOnFlagUntilTimeout+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800498e:	68fb      	ldr	r3, [r7, #12]
 8004990:	681b      	ldr	r3, [r3, #0]
 8004992:	69db      	ldr	r3, [r3, #28]
 8004994:	f003 0308 	and.w	r3, r3, #8
 8004998:	2b08      	cmp	r3, #8
 800499a:	d110      	bne.n	80049be <UART_WaitOnFlagUntilTimeout+0x72>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800499c:	68fb      	ldr	r3, [r7, #12]
 800499e:	681b      	ldr	r3, [r3, #0]
 80049a0:	2208      	movs	r2, #8
 80049a2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80049a4:	68f8      	ldr	r0, [r7, #12]
 80049a6:	f000 f838 	bl	8004a1a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80049aa:	68fb      	ldr	r3, [r7, #12]
 80049ac:	2208      	movs	r2, #8
 80049ae:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80049b2:	68fb      	ldr	r3, [r7, #12]
 80049b4:	2200      	movs	r2, #0
 80049b6:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_ERROR;
 80049ba:	2301      	movs	r3, #1
 80049bc:	e029      	b.n	8004a12 <UART_WaitOnFlagUntilTimeout+0xc6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80049be:	68fb      	ldr	r3, [r7, #12]
 80049c0:	681b      	ldr	r3, [r3, #0]
 80049c2:	69db      	ldr	r3, [r3, #28]
 80049c4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80049c8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80049cc:	d111      	bne.n	80049f2 <UART_WaitOnFlagUntilTimeout+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80049ce:	68fb      	ldr	r3, [r7, #12]
 80049d0:	681b      	ldr	r3, [r3, #0]
 80049d2:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80049d6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80049d8:	68f8      	ldr	r0, [r7, #12]
 80049da:	f000 f81e 	bl	8004a1a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80049de:	68fb      	ldr	r3, [r7, #12]
 80049e0:	2220      	movs	r2, #32
 80049e2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80049e6:	68fb      	ldr	r3, [r7, #12]
 80049e8:	2200      	movs	r2, #0
 80049ea:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_TIMEOUT;
 80049ee:	2303      	movs	r3, #3
 80049f0:	e00f      	b.n	8004a12 <UART_WaitOnFlagUntilTimeout+0xc6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80049f2:	68fb      	ldr	r3, [r7, #12]
 80049f4:	681b      	ldr	r3, [r3, #0]
 80049f6:	69da      	ldr	r2, [r3, #28]
 80049f8:	68bb      	ldr	r3, [r7, #8]
 80049fa:	4013      	ands	r3, r2
 80049fc:	68ba      	ldr	r2, [r7, #8]
 80049fe:	429a      	cmp	r2, r3
 8004a00:	bf0c      	ite	eq
 8004a02:	2301      	moveq	r3, #1
 8004a04:	2300      	movne	r3, #0
 8004a06:	b2db      	uxtb	r3, r3
 8004a08:	461a      	mov	r2, r3
 8004a0a:	79fb      	ldrb	r3, [r7, #7]
 8004a0c:	429a      	cmp	r2, r3
 8004a0e:	d0a6      	beq.n	800495e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004a10:	2300      	movs	r3, #0
}
 8004a12:	4618      	mov	r0, r3
 8004a14:	3710      	adds	r7, #16
 8004a16:	46bd      	mov	sp, r7
 8004a18:	bd80      	pop	{r7, pc}

08004a1a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004a1a:	b480      	push	{r7}
 8004a1c:	b095      	sub	sp, #84	; 0x54
 8004a1e:	af00      	add	r7, sp, #0
 8004a20:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	681b      	ldr	r3, [r3, #0]
 8004a26:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004a28:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004a2a:	e853 3f00 	ldrex	r3, [r3]
 8004a2e:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8004a30:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004a32:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8004a36:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	681b      	ldr	r3, [r3, #0]
 8004a3c:	461a      	mov	r2, r3
 8004a3e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004a40:	643b      	str	r3, [r7, #64]	; 0x40
 8004a42:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004a44:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8004a46:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8004a48:	e841 2300 	strex	r3, r2, [r1]
 8004a4c:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8004a4e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004a50:	2b00      	cmp	r3, #0
 8004a52:	d1e6      	bne.n	8004a22 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	681b      	ldr	r3, [r3, #0]
 8004a58:	3308      	adds	r3, #8
 8004a5a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004a5c:	6a3b      	ldr	r3, [r7, #32]
 8004a5e:	e853 3f00 	ldrex	r3, [r3]
 8004a62:	61fb      	str	r3, [r7, #28]
   return(result);
 8004a64:	69fb      	ldr	r3, [r7, #28]
 8004a66:	f023 0301 	bic.w	r3, r3, #1
 8004a6a:	64bb      	str	r3, [r7, #72]	; 0x48
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	681b      	ldr	r3, [r3, #0]
 8004a70:	3308      	adds	r3, #8
 8004a72:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004a74:	62fa      	str	r2, [r7, #44]	; 0x2c
 8004a76:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004a78:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004a7a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004a7c:	e841 2300 	strex	r3, r2, [r1]
 8004a80:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8004a82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a84:	2b00      	cmp	r3, #0
 8004a86:	d1e5      	bne.n	8004a54 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004a8c:	2b01      	cmp	r3, #1
 8004a8e:	d118      	bne.n	8004ac2 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	681b      	ldr	r3, [r3, #0]
 8004a94:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004a96:	68fb      	ldr	r3, [r7, #12]
 8004a98:	e853 3f00 	ldrex	r3, [r3]
 8004a9c:	60bb      	str	r3, [r7, #8]
   return(result);
 8004a9e:	68bb      	ldr	r3, [r7, #8]
 8004aa0:	f023 0310 	bic.w	r3, r3, #16
 8004aa4:	647b      	str	r3, [r7, #68]	; 0x44
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	681b      	ldr	r3, [r3, #0]
 8004aaa:	461a      	mov	r2, r3
 8004aac:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004aae:	61bb      	str	r3, [r7, #24]
 8004ab0:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004ab2:	6979      	ldr	r1, [r7, #20]
 8004ab4:	69ba      	ldr	r2, [r7, #24]
 8004ab6:	e841 2300 	strex	r3, r2, [r1]
 8004aba:	613b      	str	r3, [r7, #16]
   return(result);
 8004abc:	693b      	ldr	r3, [r7, #16]
 8004abe:	2b00      	cmp	r3, #0
 8004ac0:	d1e6      	bne.n	8004a90 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	2220      	movs	r2, #32
 8004ac6:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	2200      	movs	r2, #0
 8004ace:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	2200      	movs	r2, #0
 8004ad4:	669a      	str	r2, [r3, #104]	; 0x68
}
 8004ad6:	bf00      	nop
 8004ad8:	3754      	adds	r7, #84	; 0x54
 8004ada:	46bd      	mov	sp, r7
 8004adc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ae0:	4770      	bx	lr
	...

08004ae4 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 8004ae4:	b580      	push	{r7, lr}
 8004ae6:	af00      	add	r7, sp, #0
  /*## FatFS: Link the USER driver ###########################*/
  retUSER = FATFS_LinkDriver(&USER_Driver, USERPath);
 8004ae8:	4904      	ldr	r1, [pc, #16]	; (8004afc <MX_FATFS_Init+0x18>)
 8004aea:	4805      	ldr	r0, [pc, #20]	; (8004b00 <MX_FATFS_Init+0x1c>)
 8004aec:	f002 fb88 	bl	8007200 <FATFS_LinkDriver>
 8004af0:	4603      	mov	r3, r0
 8004af2:	461a      	mov	r2, r3
 8004af4:	4b03      	ldr	r3, [pc, #12]	; (8004b04 <MX_FATFS_Init+0x20>)
 8004af6:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 8004af8:	bf00      	nop
 8004afa:	bd80      	pop	{r7, pc}
 8004afc:	20007cf4 	.word	0x20007cf4
 8004b00:	20000018 	.word	0x20000018
 8004b04:	20007cf0 	.word	0x20007cf0

08004b08 <get_fattime>:
  * @brief  Gets Time from RTC
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 8004b08:	b480      	push	{r7}
 8004b0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 8004b0c:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */
}
 8004b0e:	4618      	mov	r0, r3
 8004b10:	46bd      	mov	sp, r7
 8004b12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b16:	4770      	bx	lr

08004b18 <USER_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
 8004b18:	b480      	push	{r7}
 8004b1a:	b083      	sub	sp, #12
 8004b1c:	af00      	add	r7, sp, #0
 8004b1e:	4603      	mov	r3, r0
 8004b20:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN INIT */
    Stat = STA_NOINIT;
 8004b22:	4b06      	ldr	r3, [pc, #24]	; (8004b3c <USER_initialize+0x24>)
 8004b24:	2201      	movs	r2, #1
 8004b26:	701a      	strb	r2, [r3, #0]
    return Stat;
 8004b28:	4b04      	ldr	r3, [pc, #16]	; (8004b3c <USER_initialize+0x24>)
 8004b2a:	781b      	ldrb	r3, [r3, #0]
 8004b2c:	b2db      	uxtb	r3, r3
  /* USER CODE END INIT */
}
 8004b2e:	4618      	mov	r0, r3
 8004b30:	370c      	adds	r7, #12
 8004b32:	46bd      	mov	sp, r7
 8004b34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b38:	4770      	bx	lr
 8004b3a:	bf00      	nop
 8004b3c:	20000015 	.word	0x20000015

08004b40 <USER_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_status (
	BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 8004b40:	b480      	push	{r7}
 8004b42:	b083      	sub	sp, #12
 8004b44:	af00      	add	r7, sp, #0
 8004b46:	4603      	mov	r3, r0
 8004b48:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN STATUS */
    Stat = STA_NOINIT;
 8004b4a:	4b06      	ldr	r3, [pc, #24]	; (8004b64 <USER_status+0x24>)
 8004b4c:	2201      	movs	r2, #1
 8004b4e:	701a      	strb	r2, [r3, #0]
    return Stat;
 8004b50:	4b04      	ldr	r3, [pc, #16]	; (8004b64 <USER_status+0x24>)
 8004b52:	781b      	ldrb	r3, [r3, #0]
 8004b54:	b2db      	uxtb	r3, r3
  /* USER CODE END STATUS */
}
 8004b56:	4618      	mov	r0, r3
 8004b58:	370c      	adds	r7, #12
 8004b5a:	46bd      	mov	sp, r7
 8004b5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b60:	4770      	bx	lr
 8004b62:	bf00      	nop
 8004b64:	20000015 	.word	0x20000015

08004b68 <USER_read>:
	BYTE pdrv,      /* Physical drive nmuber to identify the drive */
	BYTE *buff,     /* Data buffer to store read data */
	DWORD sector,   /* Sector address in LBA */
	UINT count      /* Number of sectors to read */
)
{
 8004b68:	b480      	push	{r7}
 8004b6a:	b085      	sub	sp, #20
 8004b6c:	af00      	add	r7, sp, #0
 8004b6e:	60b9      	str	r1, [r7, #8]
 8004b70:	607a      	str	r2, [r7, #4]
 8004b72:	603b      	str	r3, [r7, #0]
 8004b74:	4603      	mov	r3, r0
 8004b76:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN READ */
    return RES_OK;
 8004b78:	2300      	movs	r3, #0
  /* USER CODE END READ */
}
 8004b7a:	4618      	mov	r0, r3
 8004b7c:	3714      	adds	r7, #20
 8004b7e:	46bd      	mov	sp, r7
 8004b80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b84:	4770      	bx	lr

08004b86 <USER_write>:
	BYTE pdrv,          /* Physical drive nmuber to identify the drive */
	const BYTE *buff,   /* Data to be written */
	DWORD sector,       /* Sector address in LBA */
	UINT count          /* Number of sectors to write */
)
{
 8004b86:	b480      	push	{r7}
 8004b88:	b085      	sub	sp, #20
 8004b8a:	af00      	add	r7, sp, #0
 8004b8c:	60b9      	str	r1, [r7, #8]
 8004b8e:	607a      	str	r2, [r7, #4]
 8004b90:	603b      	str	r3, [r7, #0]
 8004b92:	4603      	mov	r3, r0
 8004b94:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN WRITE */
  /* USER CODE HERE */
    return RES_OK;
 8004b96:	2300      	movs	r3, #0
  /* USER CODE END WRITE */
}
 8004b98:	4618      	mov	r0, r3
 8004b9a:	3714      	adds	r7, #20
 8004b9c:	46bd      	mov	sp, r7
 8004b9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ba2:	4770      	bx	lr

08004ba4 <USER_ioctl>:
DRESULT USER_ioctl (
	BYTE pdrv,      /* Physical drive nmuber (0..) */
	BYTE cmd,       /* Control code */
	void *buff      /* Buffer to send/receive control data */
)
{
 8004ba4:	b480      	push	{r7}
 8004ba6:	b085      	sub	sp, #20
 8004ba8:	af00      	add	r7, sp, #0
 8004baa:	4603      	mov	r3, r0
 8004bac:	603a      	str	r2, [r7, #0]
 8004bae:	71fb      	strb	r3, [r7, #7]
 8004bb0:	460b      	mov	r3, r1
 8004bb2:	71bb      	strb	r3, [r7, #6]
  /* USER CODE BEGIN IOCTL */
    DRESULT res = RES_ERROR;
 8004bb4:	2301      	movs	r3, #1
 8004bb6:	73fb      	strb	r3, [r7, #15]
    return res;
 8004bb8:	7bfb      	ldrb	r3, [r7, #15]
  /* USER CODE END IOCTL */
}
 8004bba:	4618      	mov	r0, r3
 8004bbc:	3714      	adds	r7, #20
 8004bbe:	46bd      	mov	sp, r7
 8004bc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bc4:	4770      	bx	lr
	...

08004bc8 <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 8004bc8:	b580      	push	{r7, lr}
 8004bca:	b084      	sub	sp, #16
 8004bcc:	af00      	add	r7, sp, #0
 8004bce:	4603      	mov	r3, r0
 8004bd0:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 8004bd2:	79fb      	ldrb	r3, [r7, #7]
 8004bd4:	4a08      	ldr	r2, [pc, #32]	; (8004bf8 <disk_status+0x30>)
 8004bd6:	009b      	lsls	r3, r3, #2
 8004bd8:	4413      	add	r3, r2
 8004bda:	685b      	ldr	r3, [r3, #4]
 8004bdc:	685b      	ldr	r3, [r3, #4]
 8004bde:	79fa      	ldrb	r2, [r7, #7]
 8004be0:	4905      	ldr	r1, [pc, #20]	; (8004bf8 <disk_status+0x30>)
 8004be2:	440a      	add	r2, r1
 8004be4:	7a12      	ldrb	r2, [r2, #8]
 8004be6:	4610      	mov	r0, r2
 8004be8:	4798      	blx	r3
 8004bea:	4603      	mov	r3, r0
 8004bec:	73fb      	strb	r3, [r7, #15]
  return stat;
 8004bee:	7bfb      	ldrb	r3, [r7, #15]
}
 8004bf0:	4618      	mov	r0, r3
 8004bf2:	3710      	adds	r7, #16
 8004bf4:	46bd      	mov	sp, r7
 8004bf6:	bd80      	pop	{r7, pc}
 8004bf8:	20007d20 	.word	0x20007d20

08004bfc <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 8004bfc:	b580      	push	{r7, lr}
 8004bfe:	b084      	sub	sp, #16
 8004c00:	af00      	add	r7, sp, #0
 8004c02:	4603      	mov	r3, r0
 8004c04:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 8004c06:	2300      	movs	r3, #0
 8004c08:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 8004c0a:	79fb      	ldrb	r3, [r7, #7]
 8004c0c:	4a0d      	ldr	r2, [pc, #52]	; (8004c44 <disk_initialize+0x48>)
 8004c0e:	5cd3      	ldrb	r3, [r2, r3]
 8004c10:	2b00      	cmp	r3, #0
 8004c12:	d111      	bne.n	8004c38 <disk_initialize+0x3c>
  {
    disk.is_initialized[pdrv] = 1;
 8004c14:	79fb      	ldrb	r3, [r7, #7]
 8004c16:	4a0b      	ldr	r2, [pc, #44]	; (8004c44 <disk_initialize+0x48>)
 8004c18:	2101      	movs	r1, #1
 8004c1a:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 8004c1c:	79fb      	ldrb	r3, [r7, #7]
 8004c1e:	4a09      	ldr	r2, [pc, #36]	; (8004c44 <disk_initialize+0x48>)
 8004c20:	009b      	lsls	r3, r3, #2
 8004c22:	4413      	add	r3, r2
 8004c24:	685b      	ldr	r3, [r3, #4]
 8004c26:	681b      	ldr	r3, [r3, #0]
 8004c28:	79fa      	ldrb	r2, [r7, #7]
 8004c2a:	4906      	ldr	r1, [pc, #24]	; (8004c44 <disk_initialize+0x48>)
 8004c2c:	440a      	add	r2, r1
 8004c2e:	7a12      	ldrb	r2, [r2, #8]
 8004c30:	4610      	mov	r0, r2
 8004c32:	4798      	blx	r3
 8004c34:	4603      	mov	r3, r0
 8004c36:	73fb      	strb	r3, [r7, #15]
  }
  return stat;
 8004c38:	7bfb      	ldrb	r3, [r7, #15]
}
 8004c3a:	4618      	mov	r0, r3
 8004c3c:	3710      	adds	r7, #16
 8004c3e:	46bd      	mov	sp, r7
 8004c40:	bd80      	pop	{r7, pc}
 8004c42:	bf00      	nop
 8004c44:	20007d20 	.word	0x20007d20

08004c48 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 8004c48:	b590      	push	{r4, r7, lr}
 8004c4a:	b087      	sub	sp, #28
 8004c4c:	af00      	add	r7, sp, #0
 8004c4e:	60b9      	str	r1, [r7, #8]
 8004c50:	607a      	str	r2, [r7, #4]
 8004c52:	603b      	str	r3, [r7, #0]
 8004c54:	4603      	mov	r3, r0
 8004c56:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 8004c58:	7bfb      	ldrb	r3, [r7, #15]
 8004c5a:	4a0a      	ldr	r2, [pc, #40]	; (8004c84 <disk_read+0x3c>)
 8004c5c:	009b      	lsls	r3, r3, #2
 8004c5e:	4413      	add	r3, r2
 8004c60:	685b      	ldr	r3, [r3, #4]
 8004c62:	689c      	ldr	r4, [r3, #8]
 8004c64:	7bfb      	ldrb	r3, [r7, #15]
 8004c66:	4a07      	ldr	r2, [pc, #28]	; (8004c84 <disk_read+0x3c>)
 8004c68:	4413      	add	r3, r2
 8004c6a:	7a18      	ldrb	r0, [r3, #8]
 8004c6c:	683b      	ldr	r3, [r7, #0]
 8004c6e:	687a      	ldr	r2, [r7, #4]
 8004c70:	68b9      	ldr	r1, [r7, #8]
 8004c72:	47a0      	blx	r4
 8004c74:	4603      	mov	r3, r0
 8004c76:	75fb      	strb	r3, [r7, #23]
  return res;
 8004c78:	7dfb      	ldrb	r3, [r7, #23]
}
 8004c7a:	4618      	mov	r0, r3
 8004c7c:	371c      	adds	r7, #28
 8004c7e:	46bd      	mov	sp, r7
 8004c80:	bd90      	pop	{r4, r7, pc}
 8004c82:	bf00      	nop
 8004c84:	20007d20 	.word	0x20007d20

08004c88 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 8004c88:	b590      	push	{r4, r7, lr}
 8004c8a:	b087      	sub	sp, #28
 8004c8c:	af00      	add	r7, sp, #0
 8004c8e:	60b9      	str	r1, [r7, #8]
 8004c90:	607a      	str	r2, [r7, #4]
 8004c92:	603b      	str	r3, [r7, #0]
 8004c94:	4603      	mov	r3, r0
 8004c96:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 8004c98:	7bfb      	ldrb	r3, [r7, #15]
 8004c9a:	4a0a      	ldr	r2, [pc, #40]	; (8004cc4 <disk_write+0x3c>)
 8004c9c:	009b      	lsls	r3, r3, #2
 8004c9e:	4413      	add	r3, r2
 8004ca0:	685b      	ldr	r3, [r3, #4]
 8004ca2:	68dc      	ldr	r4, [r3, #12]
 8004ca4:	7bfb      	ldrb	r3, [r7, #15]
 8004ca6:	4a07      	ldr	r2, [pc, #28]	; (8004cc4 <disk_write+0x3c>)
 8004ca8:	4413      	add	r3, r2
 8004caa:	7a18      	ldrb	r0, [r3, #8]
 8004cac:	683b      	ldr	r3, [r7, #0]
 8004cae:	687a      	ldr	r2, [r7, #4]
 8004cb0:	68b9      	ldr	r1, [r7, #8]
 8004cb2:	47a0      	blx	r4
 8004cb4:	4603      	mov	r3, r0
 8004cb6:	75fb      	strb	r3, [r7, #23]
  return res;
 8004cb8:	7dfb      	ldrb	r3, [r7, #23]
}
 8004cba:	4618      	mov	r0, r3
 8004cbc:	371c      	adds	r7, #28
 8004cbe:	46bd      	mov	sp, r7
 8004cc0:	bd90      	pop	{r4, r7, pc}
 8004cc2:	bf00      	nop
 8004cc4:	20007d20 	.word	0x20007d20

08004cc8 <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 8004cc8:	b580      	push	{r7, lr}
 8004cca:	b084      	sub	sp, #16
 8004ccc:	af00      	add	r7, sp, #0
 8004cce:	4603      	mov	r3, r0
 8004cd0:	603a      	str	r2, [r7, #0]
 8004cd2:	71fb      	strb	r3, [r7, #7]
 8004cd4:	460b      	mov	r3, r1
 8004cd6:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 8004cd8:	79fb      	ldrb	r3, [r7, #7]
 8004cda:	4a09      	ldr	r2, [pc, #36]	; (8004d00 <disk_ioctl+0x38>)
 8004cdc:	009b      	lsls	r3, r3, #2
 8004cde:	4413      	add	r3, r2
 8004ce0:	685b      	ldr	r3, [r3, #4]
 8004ce2:	691b      	ldr	r3, [r3, #16]
 8004ce4:	79fa      	ldrb	r2, [r7, #7]
 8004ce6:	4906      	ldr	r1, [pc, #24]	; (8004d00 <disk_ioctl+0x38>)
 8004ce8:	440a      	add	r2, r1
 8004cea:	7a10      	ldrb	r0, [r2, #8]
 8004cec:	79b9      	ldrb	r1, [r7, #6]
 8004cee:	683a      	ldr	r2, [r7, #0]
 8004cf0:	4798      	blx	r3
 8004cf2:	4603      	mov	r3, r0
 8004cf4:	73fb      	strb	r3, [r7, #15]
  return res;
 8004cf6:	7bfb      	ldrb	r3, [r7, #15]
}
 8004cf8:	4618      	mov	r0, r3
 8004cfa:	3710      	adds	r7, #16
 8004cfc:	46bd      	mov	sp, r7
 8004cfe:	bd80      	pop	{r7, pc}
 8004d00:	20007d20 	.word	0x20007d20

08004d04 <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 8004d04:	b480      	push	{r7}
 8004d06:	b085      	sub	sp, #20
 8004d08:	af00      	add	r7, sp, #0
 8004d0a:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	3301      	adds	r3, #1
 8004d10:	781b      	ldrb	r3, [r3, #0]
 8004d12:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 8004d14:	89fb      	ldrh	r3, [r7, #14]
 8004d16:	021b      	lsls	r3, r3, #8
 8004d18:	b21a      	sxth	r2, r3
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	781b      	ldrb	r3, [r3, #0]
 8004d1e:	b21b      	sxth	r3, r3
 8004d20:	4313      	orrs	r3, r2
 8004d22:	b21b      	sxth	r3, r3
 8004d24:	81fb      	strh	r3, [r7, #14]
	return rv;
 8004d26:	89fb      	ldrh	r3, [r7, #14]
}
 8004d28:	4618      	mov	r0, r3
 8004d2a:	3714      	adds	r7, #20
 8004d2c:	46bd      	mov	sp, r7
 8004d2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d32:	4770      	bx	lr

08004d34 <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 8004d34:	b480      	push	{r7}
 8004d36:	b085      	sub	sp, #20
 8004d38:	af00      	add	r7, sp, #0
 8004d3a:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	3303      	adds	r3, #3
 8004d40:	781b      	ldrb	r3, [r3, #0]
 8004d42:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 8004d44:	68fb      	ldr	r3, [r7, #12]
 8004d46:	021b      	lsls	r3, r3, #8
 8004d48:	687a      	ldr	r2, [r7, #4]
 8004d4a:	3202      	adds	r2, #2
 8004d4c:	7812      	ldrb	r2, [r2, #0]
 8004d4e:	4313      	orrs	r3, r2
 8004d50:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 8004d52:	68fb      	ldr	r3, [r7, #12]
 8004d54:	021b      	lsls	r3, r3, #8
 8004d56:	687a      	ldr	r2, [r7, #4]
 8004d58:	3201      	adds	r2, #1
 8004d5a:	7812      	ldrb	r2, [r2, #0]
 8004d5c:	4313      	orrs	r3, r2
 8004d5e:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 8004d60:	68fb      	ldr	r3, [r7, #12]
 8004d62:	021b      	lsls	r3, r3, #8
 8004d64:	687a      	ldr	r2, [r7, #4]
 8004d66:	7812      	ldrb	r2, [r2, #0]
 8004d68:	4313      	orrs	r3, r2
 8004d6a:	60fb      	str	r3, [r7, #12]
	return rv;
 8004d6c:	68fb      	ldr	r3, [r7, #12]
}
 8004d6e:	4618      	mov	r0, r3
 8004d70:	3714      	adds	r7, #20
 8004d72:	46bd      	mov	sp, r7
 8004d74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d78:	4770      	bx	lr

08004d7a <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 8004d7a:	b480      	push	{r7}
 8004d7c:	b083      	sub	sp, #12
 8004d7e:	af00      	add	r7, sp, #0
 8004d80:	6078      	str	r0, [r7, #4]
 8004d82:	460b      	mov	r3, r1
 8004d84:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	1c5a      	adds	r2, r3, #1
 8004d8a:	607a      	str	r2, [r7, #4]
 8004d8c:	887a      	ldrh	r2, [r7, #2]
 8004d8e:	b2d2      	uxtb	r2, r2
 8004d90:	701a      	strb	r2, [r3, #0]
 8004d92:	887b      	ldrh	r3, [r7, #2]
 8004d94:	0a1b      	lsrs	r3, r3, #8
 8004d96:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	1c5a      	adds	r2, r3, #1
 8004d9c:	607a      	str	r2, [r7, #4]
 8004d9e:	887a      	ldrh	r2, [r7, #2]
 8004da0:	b2d2      	uxtb	r2, r2
 8004da2:	701a      	strb	r2, [r3, #0]
}
 8004da4:	bf00      	nop
 8004da6:	370c      	adds	r7, #12
 8004da8:	46bd      	mov	sp, r7
 8004daa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dae:	4770      	bx	lr

08004db0 <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 8004db0:	b480      	push	{r7}
 8004db2:	b083      	sub	sp, #12
 8004db4:	af00      	add	r7, sp, #0
 8004db6:	6078      	str	r0, [r7, #4]
 8004db8:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	1c5a      	adds	r2, r3, #1
 8004dbe:	607a      	str	r2, [r7, #4]
 8004dc0:	683a      	ldr	r2, [r7, #0]
 8004dc2:	b2d2      	uxtb	r2, r2
 8004dc4:	701a      	strb	r2, [r3, #0]
 8004dc6:	683b      	ldr	r3, [r7, #0]
 8004dc8:	0a1b      	lsrs	r3, r3, #8
 8004dca:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	1c5a      	adds	r2, r3, #1
 8004dd0:	607a      	str	r2, [r7, #4]
 8004dd2:	683a      	ldr	r2, [r7, #0]
 8004dd4:	b2d2      	uxtb	r2, r2
 8004dd6:	701a      	strb	r2, [r3, #0]
 8004dd8:	683b      	ldr	r3, [r7, #0]
 8004dda:	0a1b      	lsrs	r3, r3, #8
 8004ddc:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	1c5a      	adds	r2, r3, #1
 8004de2:	607a      	str	r2, [r7, #4]
 8004de4:	683a      	ldr	r2, [r7, #0]
 8004de6:	b2d2      	uxtb	r2, r2
 8004de8:	701a      	strb	r2, [r3, #0]
 8004dea:	683b      	ldr	r3, [r7, #0]
 8004dec:	0a1b      	lsrs	r3, r3, #8
 8004dee:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	1c5a      	adds	r2, r3, #1
 8004df4:	607a      	str	r2, [r7, #4]
 8004df6:	683a      	ldr	r2, [r7, #0]
 8004df8:	b2d2      	uxtb	r2, r2
 8004dfa:	701a      	strb	r2, [r3, #0]
}
 8004dfc:	bf00      	nop
 8004dfe:	370c      	adds	r7, #12
 8004e00:	46bd      	mov	sp, r7
 8004e02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e06:	4770      	bx	lr

08004e08 <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 8004e08:	b480      	push	{r7}
 8004e0a:	b087      	sub	sp, #28
 8004e0c:	af00      	add	r7, sp, #0
 8004e0e:	60f8      	str	r0, [r7, #12]
 8004e10:	60b9      	str	r1, [r7, #8]
 8004e12:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 8004e14:	68fb      	ldr	r3, [r7, #12]
 8004e16:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 8004e18:	68bb      	ldr	r3, [r7, #8]
 8004e1a:	613b      	str	r3, [r7, #16]

	if (cnt) {
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	2b00      	cmp	r3, #0
 8004e20:	d00d      	beq.n	8004e3e <mem_cpy+0x36>
		do {
			*d++ = *s++;
 8004e22:	693a      	ldr	r2, [r7, #16]
 8004e24:	1c53      	adds	r3, r2, #1
 8004e26:	613b      	str	r3, [r7, #16]
 8004e28:	697b      	ldr	r3, [r7, #20]
 8004e2a:	1c59      	adds	r1, r3, #1
 8004e2c:	6179      	str	r1, [r7, #20]
 8004e2e:	7812      	ldrb	r2, [r2, #0]
 8004e30:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	3b01      	subs	r3, #1
 8004e36:	607b      	str	r3, [r7, #4]
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	2b00      	cmp	r3, #0
 8004e3c:	d1f1      	bne.n	8004e22 <mem_cpy+0x1a>
	}
}
 8004e3e:	bf00      	nop
 8004e40:	371c      	adds	r7, #28
 8004e42:	46bd      	mov	sp, r7
 8004e44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e48:	4770      	bx	lr

08004e4a <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 8004e4a:	b480      	push	{r7}
 8004e4c:	b087      	sub	sp, #28
 8004e4e:	af00      	add	r7, sp, #0
 8004e50:	60f8      	str	r0, [r7, #12]
 8004e52:	60b9      	str	r1, [r7, #8]
 8004e54:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 8004e56:	68fb      	ldr	r3, [r7, #12]
 8004e58:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 8004e5a:	697b      	ldr	r3, [r7, #20]
 8004e5c:	1c5a      	adds	r2, r3, #1
 8004e5e:	617a      	str	r2, [r7, #20]
 8004e60:	68ba      	ldr	r2, [r7, #8]
 8004e62:	b2d2      	uxtb	r2, r2
 8004e64:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	3b01      	subs	r3, #1
 8004e6a:	607b      	str	r3, [r7, #4]
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	2b00      	cmp	r3, #0
 8004e70:	d1f3      	bne.n	8004e5a <mem_set+0x10>
}
 8004e72:	bf00      	nop
 8004e74:	bf00      	nop
 8004e76:	371c      	adds	r7, #28
 8004e78:	46bd      	mov	sp, r7
 8004e7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e7e:	4770      	bx	lr

08004e80 <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 8004e80:	b480      	push	{r7}
 8004e82:	b089      	sub	sp, #36	; 0x24
 8004e84:	af00      	add	r7, sp, #0
 8004e86:	60f8      	str	r0, [r7, #12]
 8004e88:	60b9      	str	r1, [r7, #8]
 8004e8a:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 8004e8c:	68fb      	ldr	r3, [r7, #12]
 8004e8e:	61fb      	str	r3, [r7, #28]
 8004e90:	68bb      	ldr	r3, [r7, #8]
 8004e92:	61bb      	str	r3, [r7, #24]
	int r = 0;
 8004e94:	2300      	movs	r3, #0
 8004e96:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 8004e98:	69fb      	ldr	r3, [r7, #28]
 8004e9a:	1c5a      	adds	r2, r3, #1
 8004e9c:	61fa      	str	r2, [r7, #28]
 8004e9e:	781b      	ldrb	r3, [r3, #0]
 8004ea0:	4619      	mov	r1, r3
 8004ea2:	69bb      	ldr	r3, [r7, #24]
 8004ea4:	1c5a      	adds	r2, r3, #1
 8004ea6:	61ba      	str	r2, [r7, #24]
 8004ea8:	781b      	ldrb	r3, [r3, #0]
 8004eaa:	1acb      	subs	r3, r1, r3
 8004eac:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	3b01      	subs	r3, #1
 8004eb2:	607b      	str	r3, [r7, #4]
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	2b00      	cmp	r3, #0
 8004eb8:	d002      	beq.n	8004ec0 <mem_cmp+0x40>
 8004eba:	697b      	ldr	r3, [r7, #20]
 8004ebc:	2b00      	cmp	r3, #0
 8004ebe:	d0eb      	beq.n	8004e98 <mem_cmp+0x18>

	return r;
 8004ec0:	697b      	ldr	r3, [r7, #20]
}
 8004ec2:	4618      	mov	r0, r3
 8004ec4:	3724      	adds	r7, #36	; 0x24
 8004ec6:	46bd      	mov	sp, r7
 8004ec8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ecc:	4770      	bx	lr

08004ece <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 8004ece:	b480      	push	{r7}
 8004ed0:	b083      	sub	sp, #12
 8004ed2:	af00      	add	r7, sp, #0
 8004ed4:	6078      	str	r0, [r7, #4]
 8004ed6:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 8004ed8:	e002      	b.n	8004ee0 <chk_chr+0x12>
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	3301      	adds	r3, #1
 8004ede:	607b      	str	r3, [r7, #4]
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	781b      	ldrb	r3, [r3, #0]
 8004ee4:	2b00      	cmp	r3, #0
 8004ee6:	d005      	beq.n	8004ef4 <chk_chr+0x26>
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	781b      	ldrb	r3, [r3, #0]
 8004eec:	461a      	mov	r2, r3
 8004eee:	683b      	ldr	r3, [r7, #0]
 8004ef0:	4293      	cmp	r3, r2
 8004ef2:	d1f2      	bne.n	8004eda <chk_chr+0xc>
	return *str;
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	781b      	ldrb	r3, [r3, #0]
}
 8004ef8:	4618      	mov	r0, r3
 8004efa:	370c      	adds	r7, #12
 8004efc:	46bd      	mov	sp, r7
 8004efe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f02:	4770      	bx	lr

08004f04 <lock_fs>:
/*-----------------------------------------------------------------------*/
static
int lock_fs (
	FATFS* fs		/* File system object */
)
{
 8004f04:	b580      	push	{r7, lr}
 8004f06:	b082      	sub	sp, #8
 8004f08:	af00      	add	r7, sp, #0
 8004f0a:	6078      	str	r0, [r7, #4]
	return (fs && ff_req_grant(fs->sobj)) ? 1 : 0;
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	2b00      	cmp	r3, #0
 8004f10:	d009      	beq.n	8004f26 <lock_fs+0x22>
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	68db      	ldr	r3, [r3, #12]
 8004f16:	4618      	mov	r0, r3
 8004f18:	f002 f9a8 	bl	800726c <ff_req_grant>
 8004f1c:	4603      	mov	r3, r0
 8004f1e:	2b00      	cmp	r3, #0
 8004f20:	d001      	beq.n	8004f26 <lock_fs+0x22>
 8004f22:	2301      	movs	r3, #1
 8004f24:	e000      	b.n	8004f28 <lock_fs+0x24>
 8004f26:	2300      	movs	r3, #0
}
 8004f28:	4618      	mov	r0, r3
 8004f2a:	3708      	adds	r7, #8
 8004f2c:	46bd      	mov	sp, r7
 8004f2e:	bd80      	pop	{r7, pc}

08004f30 <unlock_fs>:
static
void unlock_fs (
	FATFS* fs,		/* File system object */
	FRESULT res		/* Result code to be returned */
)
{
 8004f30:	b580      	push	{r7, lr}
 8004f32:	b082      	sub	sp, #8
 8004f34:	af00      	add	r7, sp, #0
 8004f36:	6078      	str	r0, [r7, #4]
 8004f38:	460b      	mov	r3, r1
 8004f3a:	70fb      	strb	r3, [r7, #3]
	if (fs && res != FR_NOT_ENABLED && res != FR_INVALID_DRIVE && res != FR_TIMEOUT) {
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	2b00      	cmp	r3, #0
 8004f40:	d00d      	beq.n	8004f5e <unlock_fs+0x2e>
 8004f42:	78fb      	ldrb	r3, [r7, #3]
 8004f44:	2b0c      	cmp	r3, #12
 8004f46:	d00a      	beq.n	8004f5e <unlock_fs+0x2e>
 8004f48:	78fb      	ldrb	r3, [r7, #3]
 8004f4a:	2b0b      	cmp	r3, #11
 8004f4c:	d007      	beq.n	8004f5e <unlock_fs+0x2e>
 8004f4e:	78fb      	ldrb	r3, [r7, #3]
 8004f50:	2b0f      	cmp	r3, #15
 8004f52:	d004      	beq.n	8004f5e <unlock_fs+0x2e>
		ff_rel_grant(fs->sobj);
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	68db      	ldr	r3, [r3, #12]
 8004f58:	4618      	mov	r0, r3
 8004f5a:	f002 f99c 	bl	8007296 <ff_rel_grant>
	}
}
 8004f5e:	bf00      	nop
 8004f60:	3708      	adds	r7, #8
 8004f62:	46bd      	mov	sp, r7
 8004f64:	bd80      	pop	{r7, pc}
	...

08004f68 <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8004f68:	b480      	push	{r7}
 8004f6a:	b085      	sub	sp, #20
 8004f6c:	af00      	add	r7, sp, #0
 8004f6e:	6078      	str	r0, [r7, #4]
 8004f70:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 8004f72:	2300      	movs	r3, #0
 8004f74:	60bb      	str	r3, [r7, #8]
 8004f76:	68bb      	ldr	r3, [r7, #8]
 8004f78:	60fb      	str	r3, [r7, #12]
 8004f7a:	e029      	b.n	8004fd0 <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 8004f7c:	4a27      	ldr	r2, [pc, #156]	; (800501c <chk_lock+0xb4>)
 8004f7e:	68fb      	ldr	r3, [r7, #12]
 8004f80:	011b      	lsls	r3, r3, #4
 8004f82:	4413      	add	r3, r2
 8004f84:	681b      	ldr	r3, [r3, #0]
 8004f86:	2b00      	cmp	r3, #0
 8004f88:	d01d      	beq.n	8004fc6 <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 8004f8a:	4a24      	ldr	r2, [pc, #144]	; (800501c <chk_lock+0xb4>)
 8004f8c:	68fb      	ldr	r3, [r7, #12]
 8004f8e:	011b      	lsls	r3, r3, #4
 8004f90:	4413      	add	r3, r2
 8004f92:	681a      	ldr	r2, [r3, #0]
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	681b      	ldr	r3, [r3, #0]
 8004f98:	429a      	cmp	r2, r3
 8004f9a:	d116      	bne.n	8004fca <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 8004f9c:	4a1f      	ldr	r2, [pc, #124]	; (800501c <chk_lock+0xb4>)
 8004f9e:	68fb      	ldr	r3, [r7, #12]
 8004fa0:	011b      	lsls	r3, r3, #4
 8004fa2:	4413      	add	r3, r2
 8004fa4:	3304      	adds	r3, #4
 8004fa6:	681a      	ldr	r2, [r3, #0]
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 8004fac:	429a      	cmp	r2, r3
 8004fae:	d10c      	bne.n	8004fca <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 8004fb0:	4a1a      	ldr	r2, [pc, #104]	; (800501c <chk_lock+0xb4>)
 8004fb2:	68fb      	ldr	r3, [r7, #12]
 8004fb4:	011b      	lsls	r3, r3, #4
 8004fb6:	4413      	add	r3, r2
 8004fb8:	3308      	adds	r3, #8
 8004fba:	681a      	ldr	r2, [r3, #0]
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 8004fc0:	429a      	cmp	r2, r3
 8004fc2:	d102      	bne.n	8004fca <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 8004fc4:	e007      	b.n	8004fd6 <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 8004fc6:	2301      	movs	r3, #1
 8004fc8:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 8004fca:	68fb      	ldr	r3, [r7, #12]
 8004fcc:	3301      	adds	r3, #1
 8004fce:	60fb      	str	r3, [r7, #12]
 8004fd0:	68fb      	ldr	r3, [r7, #12]
 8004fd2:	2b01      	cmp	r3, #1
 8004fd4:	d9d2      	bls.n	8004f7c <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 8004fd6:	68fb      	ldr	r3, [r7, #12]
 8004fd8:	2b02      	cmp	r3, #2
 8004fda:	d109      	bne.n	8004ff0 <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 8004fdc:	68bb      	ldr	r3, [r7, #8]
 8004fde:	2b00      	cmp	r3, #0
 8004fe0:	d102      	bne.n	8004fe8 <chk_lock+0x80>
 8004fe2:	683b      	ldr	r3, [r7, #0]
 8004fe4:	2b02      	cmp	r3, #2
 8004fe6:	d101      	bne.n	8004fec <chk_lock+0x84>
 8004fe8:	2300      	movs	r3, #0
 8004fea:	e010      	b.n	800500e <chk_lock+0xa6>
 8004fec:	2312      	movs	r3, #18
 8004fee:	e00e      	b.n	800500e <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 8004ff0:	683b      	ldr	r3, [r7, #0]
 8004ff2:	2b00      	cmp	r3, #0
 8004ff4:	d108      	bne.n	8005008 <chk_lock+0xa0>
 8004ff6:	4a09      	ldr	r2, [pc, #36]	; (800501c <chk_lock+0xb4>)
 8004ff8:	68fb      	ldr	r3, [r7, #12]
 8004ffa:	011b      	lsls	r3, r3, #4
 8004ffc:	4413      	add	r3, r2
 8004ffe:	330c      	adds	r3, #12
 8005000:	881b      	ldrh	r3, [r3, #0]
 8005002:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005006:	d101      	bne.n	800500c <chk_lock+0xa4>
 8005008:	2310      	movs	r3, #16
 800500a:	e000      	b.n	800500e <chk_lock+0xa6>
 800500c:	2300      	movs	r3, #0
}
 800500e:	4618      	mov	r0, r3
 8005010:	3714      	adds	r7, #20
 8005012:	46bd      	mov	sp, r7
 8005014:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005018:	4770      	bx	lr
 800501a:	bf00      	nop
 800501c:	20007d00 	.word	0x20007d00

08005020 <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 8005020:	b480      	push	{r7}
 8005022:	b083      	sub	sp, #12
 8005024:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 8005026:	2300      	movs	r3, #0
 8005028:	607b      	str	r3, [r7, #4]
 800502a:	e002      	b.n	8005032 <enq_lock+0x12>
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	3301      	adds	r3, #1
 8005030:	607b      	str	r3, [r7, #4]
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	2b01      	cmp	r3, #1
 8005036:	d806      	bhi.n	8005046 <enq_lock+0x26>
 8005038:	4a09      	ldr	r2, [pc, #36]	; (8005060 <enq_lock+0x40>)
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	011b      	lsls	r3, r3, #4
 800503e:	4413      	add	r3, r2
 8005040:	681b      	ldr	r3, [r3, #0]
 8005042:	2b00      	cmp	r3, #0
 8005044:	d1f2      	bne.n	800502c <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	2b02      	cmp	r3, #2
 800504a:	bf14      	ite	ne
 800504c:	2301      	movne	r3, #1
 800504e:	2300      	moveq	r3, #0
 8005050:	b2db      	uxtb	r3, r3
}
 8005052:	4618      	mov	r0, r3
 8005054:	370c      	adds	r7, #12
 8005056:	46bd      	mov	sp, r7
 8005058:	f85d 7b04 	ldr.w	r7, [sp], #4
 800505c:	4770      	bx	lr
 800505e:	bf00      	nop
 8005060:	20007d00 	.word	0x20007d00

08005064 <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8005064:	b480      	push	{r7}
 8005066:	b085      	sub	sp, #20
 8005068:	af00      	add	r7, sp, #0
 800506a:	6078      	str	r0, [r7, #4]
 800506c:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800506e:	2300      	movs	r3, #0
 8005070:	60fb      	str	r3, [r7, #12]
 8005072:	e01f      	b.n	80050b4 <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 8005074:	4a41      	ldr	r2, [pc, #260]	; (800517c <inc_lock+0x118>)
 8005076:	68fb      	ldr	r3, [r7, #12]
 8005078:	011b      	lsls	r3, r3, #4
 800507a:	4413      	add	r3, r2
 800507c:	681a      	ldr	r2, [r3, #0]
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	681b      	ldr	r3, [r3, #0]
 8005082:	429a      	cmp	r2, r3
 8005084:	d113      	bne.n	80050ae <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 8005086:	4a3d      	ldr	r2, [pc, #244]	; (800517c <inc_lock+0x118>)
 8005088:	68fb      	ldr	r3, [r7, #12]
 800508a:	011b      	lsls	r3, r3, #4
 800508c:	4413      	add	r3, r2
 800508e:	3304      	adds	r3, #4
 8005090:	681a      	ldr	r2, [r3, #0]
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 8005096:	429a      	cmp	r2, r3
 8005098:	d109      	bne.n	80050ae <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 800509a:	4a38      	ldr	r2, [pc, #224]	; (800517c <inc_lock+0x118>)
 800509c:	68fb      	ldr	r3, [r7, #12]
 800509e:	011b      	lsls	r3, r3, #4
 80050a0:	4413      	add	r3, r2
 80050a2:	3308      	adds	r3, #8
 80050a4:	681a      	ldr	r2, [r3, #0]
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 80050aa:	429a      	cmp	r2, r3
 80050ac:	d006      	beq.n	80050bc <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 80050ae:	68fb      	ldr	r3, [r7, #12]
 80050b0:	3301      	adds	r3, #1
 80050b2:	60fb      	str	r3, [r7, #12]
 80050b4:	68fb      	ldr	r3, [r7, #12]
 80050b6:	2b01      	cmp	r3, #1
 80050b8:	d9dc      	bls.n	8005074 <inc_lock+0x10>
 80050ba:	e000      	b.n	80050be <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 80050bc:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 80050be:	68fb      	ldr	r3, [r7, #12]
 80050c0:	2b02      	cmp	r3, #2
 80050c2:	d132      	bne.n	800512a <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 80050c4:	2300      	movs	r3, #0
 80050c6:	60fb      	str	r3, [r7, #12]
 80050c8:	e002      	b.n	80050d0 <inc_lock+0x6c>
 80050ca:	68fb      	ldr	r3, [r7, #12]
 80050cc:	3301      	adds	r3, #1
 80050ce:	60fb      	str	r3, [r7, #12]
 80050d0:	68fb      	ldr	r3, [r7, #12]
 80050d2:	2b01      	cmp	r3, #1
 80050d4:	d806      	bhi.n	80050e4 <inc_lock+0x80>
 80050d6:	4a29      	ldr	r2, [pc, #164]	; (800517c <inc_lock+0x118>)
 80050d8:	68fb      	ldr	r3, [r7, #12]
 80050da:	011b      	lsls	r3, r3, #4
 80050dc:	4413      	add	r3, r2
 80050de:	681b      	ldr	r3, [r3, #0]
 80050e0:	2b00      	cmp	r3, #0
 80050e2:	d1f2      	bne.n	80050ca <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 80050e4:	68fb      	ldr	r3, [r7, #12]
 80050e6:	2b02      	cmp	r3, #2
 80050e8:	d101      	bne.n	80050ee <inc_lock+0x8a>
 80050ea:	2300      	movs	r3, #0
 80050ec:	e040      	b.n	8005170 <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	681a      	ldr	r2, [r3, #0]
 80050f2:	4922      	ldr	r1, [pc, #136]	; (800517c <inc_lock+0x118>)
 80050f4:	68fb      	ldr	r3, [r7, #12]
 80050f6:	011b      	lsls	r3, r3, #4
 80050f8:	440b      	add	r3, r1
 80050fa:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	689a      	ldr	r2, [r3, #8]
 8005100:	491e      	ldr	r1, [pc, #120]	; (800517c <inc_lock+0x118>)
 8005102:	68fb      	ldr	r3, [r7, #12]
 8005104:	011b      	lsls	r3, r3, #4
 8005106:	440b      	add	r3, r1
 8005108:	3304      	adds	r3, #4
 800510a:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	695a      	ldr	r2, [r3, #20]
 8005110:	491a      	ldr	r1, [pc, #104]	; (800517c <inc_lock+0x118>)
 8005112:	68fb      	ldr	r3, [r7, #12]
 8005114:	011b      	lsls	r3, r3, #4
 8005116:	440b      	add	r3, r1
 8005118:	3308      	adds	r3, #8
 800511a:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 800511c:	4a17      	ldr	r2, [pc, #92]	; (800517c <inc_lock+0x118>)
 800511e:	68fb      	ldr	r3, [r7, #12]
 8005120:	011b      	lsls	r3, r3, #4
 8005122:	4413      	add	r3, r2
 8005124:	330c      	adds	r3, #12
 8005126:	2200      	movs	r2, #0
 8005128:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 800512a:	683b      	ldr	r3, [r7, #0]
 800512c:	2b00      	cmp	r3, #0
 800512e:	d009      	beq.n	8005144 <inc_lock+0xe0>
 8005130:	4a12      	ldr	r2, [pc, #72]	; (800517c <inc_lock+0x118>)
 8005132:	68fb      	ldr	r3, [r7, #12]
 8005134:	011b      	lsls	r3, r3, #4
 8005136:	4413      	add	r3, r2
 8005138:	330c      	adds	r3, #12
 800513a:	881b      	ldrh	r3, [r3, #0]
 800513c:	2b00      	cmp	r3, #0
 800513e:	d001      	beq.n	8005144 <inc_lock+0xe0>
 8005140:	2300      	movs	r3, #0
 8005142:	e015      	b.n	8005170 <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 8005144:	683b      	ldr	r3, [r7, #0]
 8005146:	2b00      	cmp	r3, #0
 8005148:	d108      	bne.n	800515c <inc_lock+0xf8>
 800514a:	4a0c      	ldr	r2, [pc, #48]	; (800517c <inc_lock+0x118>)
 800514c:	68fb      	ldr	r3, [r7, #12]
 800514e:	011b      	lsls	r3, r3, #4
 8005150:	4413      	add	r3, r2
 8005152:	330c      	adds	r3, #12
 8005154:	881b      	ldrh	r3, [r3, #0]
 8005156:	3301      	adds	r3, #1
 8005158:	b29a      	uxth	r2, r3
 800515a:	e001      	b.n	8005160 <inc_lock+0xfc>
 800515c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8005160:	4906      	ldr	r1, [pc, #24]	; (800517c <inc_lock+0x118>)
 8005162:	68fb      	ldr	r3, [r7, #12]
 8005164:	011b      	lsls	r3, r3, #4
 8005166:	440b      	add	r3, r1
 8005168:	330c      	adds	r3, #12
 800516a:	801a      	strh	r2, [r3, #0]

	return i + 1;
 800516c:	68fb      	ldr	r3, [r7, #12]
 800516e:	3301      	adds	r3, #1
}
 8005170:	4618      	mov	r0, r3
 8005172:	3714      	adds	r7, #20
 8005174:	46bd      	mov	sp, r7
 8005176:	f85d 7b04 	ldr.w	r7, [sp], #4
 800517a:	4770      	bx	lr
 800517c:	20007d00 	.word	0x20007d00

08005180 <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 8005180:	b480      	push	{r7}
 8005182:	b085      	sub	sp, #20
 8005184:	af00      	add	r7, sp, #0
 8005186:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	3b01      	subs	r3, #1
 800518c:	607b      	str	r3, [r7, #4]
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	2b01      	cmp	r3, #1
 8005192:	d825      	bhi.n	80051e0 <dec_lock+0x60>
		n = Files[i].ctr;
 8005194:	4a17      	ldr	r2, [pc, #92]	; (80051f4 <dec_lock+0x74>)
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	011b      	lsls	r3, r3, #4
 800519a:	4413      	add	r3, r2
 800519c:	330c      	adds	r3, #12
 800519e:	881b      	ldrh	r3, [r3, #0]
 80051a0:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 80051a2:	89fb      	ldrh	r3, [r7, #14]
 80051a4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80051a8:	d101      	bne.n	80051ae <dec_lock+0x2e>
 80051aa:	2300      	movs	r3, #0
 80051ac:	81fb      	strh	r3, [r7, #14]
		if (n > 0) n--;				/* Decrement read mode open count */
 80051ae:	89fb      	ldrh	r3, [r7, #14]
 80051b0:	2b00      	cmp	r3, #0
 80051b2:	d002      	beq.n	80051ba <dec_lock+0x3a>
 80051b4:	89fb      	ldrh	r3, [r7, #14]
 80051b6:	3b01      	subs	r3, #1
 80051b8:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 80051ba:	4a0e      	ldr	r2, [pc, #56]	; (80051f4 <dec_lock+0x74>)
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	011b      	lsls	r3, r3, #4
 80051c0:	4413      	add	r3, r2
 80051c2:	330c      	adds	r3, #12
 80051c4:	89fa      	ldrh	r2, [r7, #14]
 80051c6:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 80051c8:	89fb      	ldrh	r3, [r7, #14]
 80051ca:	2b00      	cmp	r3, #0
 80051cc:	d105      	bne.n	80051da <dec_lock+0x5a>
 80051ce:	4a09      	ldr	r2, [pc, #36]	; (80051f4 <dec_lock+0x74>)
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	011b      	lsls	r3, r3, #4
 80051d4:	4413      	add	r3, r2
 80051d6:	2200      	movs	r2, #0
 80051d8:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 80051da:	2300      	movs	r3, #0
 80051dc:	737b      	strb	r3, [r7, #13]
 80051de:	e001      	b.n	80051e4 <dec_lock+0x64>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 80051e0:	2302      	movs	r3, #2
 80051e2:	737b      	strb	r3, [r7, #13]
	}
	return res;
 80051e4:	7b7b      	ldrb	r3, [r7, #13]
}
 80051e6:	4618      	mov	r0, r3
 80051e8:	3714      	adds	r7, #20
 80051ea:	46bd      	mov	sp, r7
 80051ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051f0:	4770      	bx	lr
 80051f2:	bf00      	nop
 80051f4:	20007d00 	.word	0x20007d00

080051f8 <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 80051f8:	b480      	push	{r7}
 80051fa:	b085      	sub	sp, #20
 80051fc:	af00      	add	r7, sp, #0
 80051fe:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 8005200:	2300      	movs	r3, #0
 8005202:	60fb      	str	r3, [r7, #12]
 8005204:	e010      	b.n	8005228 <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 8005206:	4a0d      	ldr	r2, [pc, #52]	; (800523c <clear_lock+0x44>)
 8005208:	68fb      	ldr	r3, [r7, #12]
 800520a:	011b      	lsls	r3, r3, #4
 800520c:	4413      	add	r3, r2
 800520e:	681b      	ldr	r3, [r3, #0]
 8005210:	687a      	ldr	r2, [r7, #4]
 8005212:	429a      	cmp	r2, r3
 8005214:	d105      	bne.n	8005222 <clear_lock+0x2a>
 8005216:	4a09      	ldr	r2, [pc, #36]	; (800523c <clear_lock+0x44>)
 8005218:	68fb      	ldr	r3, [r7, #12]
 800521a:	011b      	lsls	r3, r3, #4
 800521c:	4413      	add	r3, r2
 800521e:	2200      	movs	r2, #0
 8005220:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 8005222:	68fb      	ldr	r3, [r7, #12]
 8005224:	3301      	adds	r3, #1
 8005226:	60fb      	str	r3, [r7, #12]
 8005228:	68fb      	ldr	r3, [r7, #12]
 800522a:	2b01      	cmp	r3, #1
 800522c:	d9eb      	bls.n	8005206 <clear_lock+0xe>
	}
}
 800522e:	bf00      	nop
 8005230:	bf00      	nop
 8005232:	3714      	adds	r7, #20
 8005234:	46bd      	mov	sp, r7
 8005236:	f85d 7b04 	ldr.w	r7, [sp], #4
 800523a:	4770      	bx	lr
 800523c:	20007d00 	.word	0x20007d00

08005240 <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 8005240:	b580      	push	{r7, lr}
 8005242:	b086      	sub	sp, #24
 8005244:	af00      	add	r7, sp, #0
 8005246:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 8005248:	2300      	movs	r3, #0
 800524a:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	78db      	ldrb	r3, [r3, #3]
 8005250:	2b00      	cmp	r3, #0
 8005252:	d034      	beq.n	80052be <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005258:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	7858      	ldrb	r0, [r3, #1]
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	f103 0134 	add.w	r1, r3, #52	; 0x34
 8005264:	2301      	movs	r3, #1
 8005266:	697a      	ldr	r2, [r7, #20]
 8005268:	f7ff fd0e 	bl	8004c88 <disk_write>
 800526c:	4603      	mov	r3, r0
 800526e:	2b00      	cmp	r3, #0
 8005270:	d002      	beq.n	8005278 <sync_window+0x38>
			res = FR_DISK_ERR;
 8005272:	2301      	movs	r3, #1
 8005274:	73fb      	strb	r3, [r7, #15]
 8005276:	e022      	b.n	80052be <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	2200      	movs	r2, #0
 800527c:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005282:	697a      	ldr	r2, [r7, #20]
 8005284:	1ad2      	subs	r2, r2, r3
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	69db      	ldr	r3, [r3, #28]
 800528a:	429a      	cmp	r2, r3
 800528c:	d217      	bcs.n	80052be <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	789b      	ldrb	r3, [r3, #2]
 8005292:	613b      	str	r3, [r7, #16]
 8005294:	e010      	b.n	80052b8 <sync_window+0x78>
					wsect += fs->fsize;
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	69db      	ldr	r3, [r3, #28]
 800529a:	697a      	ldr	r2, [r7, #20]
 800529c:	4413      	add	r3, r2
 800529e:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	7858      	ldrb	r0, [r3, #1]
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	f103 0134 	add.w	r1, r3, #52	; 0x34
 80052aa:	2301      	movs	r3, #1
 80052ac:	697a      	ldr	r2, [r7, #20]
 80052ae:	f7ff fceb 	bl	8004c88 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 80052b2:	693b      	ldr	r3, [r7, #16]
 80052b4:	3b01      	subs	r3, #1
 80052b6:	613b      	str	r3, [r7, #16]
 80052b8:	693b      	ldr	r3, [r7, #16]
 80052ba:	2b01      	cmp	r3, #1
 80052bc:	d8eb      	bhi.n	8005296 <sync_window+0x56>
				}
			}
		}
	}
	return res;
 80052be:	7bfb      	ldrb	r3, [r7, #15]
}
 80052c0:	4618      	mov	r0, r3
 80052c2:	3718      	adds	r7, #24
 80052c4:	46bd      	mov	sp, r7
 80052c6:	bd80      	pop	{r7, pc}

080052c8 <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 80052c8:	b580      	push	{r7, lr}
 80052ca:	b084      	sub	sp, #16
 80052cc:	af00      	add	r7, sp, #0
 80052ce:	6078      	str	r0, [r7, #4]
 80052d0:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 80052d2:	2300      	movs	r3, #0
 80052d4:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80052da:	683a      	ldr	r2, [r7, #0]
 80052dc:	429a      	cmp	r2, r3
 80052de:	d01b      	beq.n	8005318 <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 80052e0:	6878      	ldr	r0, [r7, #4]
 80052e2:	f7ff ffad 	bl	8005240 <sync_window>
 80052e6:	4603      	mov	r3, r0
 80052e8:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 80052ea:	7bfb      	ldrb	r3, [r7, #15]
 80052ec:	2b00      	cmp	r3, #0
 80052ee:	d113      	bne.n	8005318 <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	7858      	ldrb	r0, [r3, #1]
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	f103 0134 	add.w	r1, r3, #52	; 0x34
 80052fa:	2301      	movs	r3, #1
 80052fc:	683a      	ldr	r2, [r7, #0]
 80052fe:	f7ff fca3 	bl	8004c48 <disk_read>
 8005302:	4603      	mov	r3, r0
 8005304:	2b00      	cmp	r3, #0
 8005306:	d004      	beq.n	8005312 <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 8005308:	f04f 33ff 	mov.w	r3, #4294967295
 800530c:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 800530e:	2301      	movs	r3, #1
 8005310:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	683a      	ldr	r2, [r7, #0]
 8005316:	631a      	str	r2, [r3, #48]	; 0x30
		}
	}
	return res;
 8005318:	7bfb      	ldrb	r3, [r7, #15]
}
 800531a:	4618      	mov	r0, r3
 800531c:	3710      	adds	r7, #16
 800531e:	46bd      	mov	sp, r7
 8005320:	bd80      	pop	{r7, pc}
	...

08005324 <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 8005324:	b580      	push	{r7, lr}
 8005326:	b084      	sub	sp, #16
 8005328:	af00      	add	r7, sp, #0
 800532a:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 800532c:	6878      	ldr	r0, [r7, #4]
 800532e:	f7ff ff87 	bl	8005240 <sync_window>
 8005332:	4603      	mov	r3, r0
 8005334:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 8005336:	7bfb      	ldrb	r3, [r7, #15]
 8005338:	2b00      	cmp	r3, #0
 800533a:	d158      	bne.n	80053ee <sync_fs+0xca>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	781b      	ldrb	r3, [r3, #0]
 8005340:	2b03      	cmp	r3, #3
 8005342:	d148      	bne.n	80053d6 <sync_fs+0xb2>
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	791b      	ldrb	r3, [r3, #4]
 8005348:	2b01      	cmp	r3, #1
 800534a:	d144      	bne.n	80053d6 <sync_fs+0xb2>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	3334      	adds	r3, #52	; 0x34
 8005350:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005354:	2100      	movs	r1, #0
 8005356:	4618      	mov	r0, r3
 8005358:	f7ff fd77 	bl	8004e4a <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	3334      	adds	r3, #52	; 0x34
 8005360:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8005364:	f64a 2155 	movw	r1, #43605	; 0xaa55
 8005368:	4618      	mov	r0, r3
 800536a:	f7ff fd06 	bl	8004d7a <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	3334      	adds	r3, #52	; 0x34
 8005372:	4921      	ldr	r1, [pc, #132]	; (80053f8 <sync_fs+0xd4>)
 8005374:	4618      	mov	r0, r3
 8005376:	f7ff fd1b 	bl	8004db0 <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	3334      	adds	r3, #52	; 0x34
 800537e:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 8005382:	491e      	ldr	r1, [pc, #120]	; (80053fc <sync_fs+0xd8>)
 8005384:	4618      	mov	r0, r3
 8005386:	f7ff fd13 	bl	8004db0 <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	3334      	adds	r3, #52	; 0x34
 800538e:	f503 72f4 	add.w	r2, r3, #488	; 0x1e8
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	695b      	ldr	r3, [r3, #20]
 8005396:	4619      	mov	r1, r3
 8005398:	4610      	mov	r0, r2
 800539a:	f7ff fd09 	bl	8004db0 <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	3334      	adds	r3, #52	; 0x34
 80053a2:	f503 72f6 	add.w	r2, r3, #492	; 0x1ec
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	691b      	ldr	r3, [r3, #16]
 80053aa:	4619      	mov	r1, r3
 80053ac:	4610      	mov	r0, r2
 80053ae:	f7ff fcff 	bl	8004db0 <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	6a1b      	ldr	r3, [r3, #32]
 80053b6:	1c5a      	adds	r2, r3, #1
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	631a      	str	r2, [r3, #48]	; 0x30
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	7858      	ldrb	r0, [r3, #1]
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	f103 0134 	add.w	r1, r3, #52	; 0x34
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80053ca:	2301      	movs	r3, #1
 80053cc:	f7ff fc5c 	bl	8004c88 <disk_write>
			fs->fsi_flag = 0;
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	2200      	movs	r2, #0
 80053d4:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	785b      	ldrb	r3, [r3, #1]
 80053da:	2200      	movs	r2, #0
 80053dc:	2100      	movs	r1, #0
 80053de:	4618      	mov	r0, r3
 80053e0:	f7ff fc72 	bl	8004cc8 <disk_ioctl>
 80053e4:	4603      	mov	r3, r0
 80053e6:	2b00      	cmp	r3, #0
 80053e8:	d001      	beq.n	80053ee <sync_fs+0xca>
 80053ea:	2301      	movs	r3, #1
 80053ec:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 80053ee:	7bfb      	ldrb	r3, [r7, #15]
}
 80053f0:	4618      	mov	r0, r3
 80053f2:	3710      	adds	r7, #16
 80053f4:	46bd      	mov	sp, r7
 80053f6:	bd80      	pop	{r7, pc}
 80053f8:	41615252 	.word	0x41615252
 80053fc:	61417272 	.word	0x61417272

08005400 <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 8005400:	b480      	push	{r7}
 8005402:	b083      	sub	sp, #12
 8005404:	af00      	add	r7, sp, #0
 8005406:	6078      	str	r0, [r7, #4]
 8005408:	6039      	str	r1, [r7, #0]
	clst -= 2;
 800540a:	683b      	ldr	r3, [r7, #0]
 800540c:	3b02      	subs	r3, #2
 800540e:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	699b      	ldr	r3, [r3, #24]
 8005414:	3b02      	subs	r3, #2
 8005416:	683a      	ldr	r2, [r7, #0]
 8005418:	429a      	cmp	r2, r3
 800541a:	d301      	bcc.n	8005420 <clust2sect+0x20>
 800541c:	2300      	movs	r3, #0
 800541e:	e008      	b.n	8005432 <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	895b      	ldrh	r3, [r3, #10]
 8005424:	461a      	mov	r2, r3
 8005426:	683b      	ldr	r3, [r7, #0]
 8005428:	fb03 f202 	mul.w	r2, r3, r2
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005430:	4413      	add	r3, r2
}
 8005432:	4618      	mov	r0, r3
 8005434:	370c      	adds	r7, #12
 8005436:	46bd      	mov	sp, r7
 8005438:	f85d 7b04 	ldr.w	r7, [sp], #4
 800543c:	4770      	bx	lr

0800543e <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 800543e:	b580      	push	{r7, lr}
 8005440:	b086      	sub	sp, #24
 8005442:	af00      	add	r7, sp, #0
 8005444:	6078      	str	r0, [r7, #4]
 8005446:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	681b      	ldr	r3, [r3, #0]
 800544c:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 800544e:	683b      	ldr	r3, [r7, #0]
 8005450:	2b01      	cmp	r3, #1
 8005452:	d904      	bls.n	800545e <get_fat+0x20>
 8005454:	693b      	ldr	r3, [r7, #16]
 8005456:	699b      	ldr	r3, [r3, #24]
 8005458:	683a      	ldr	r2, [r7, #0]
 800545a:	429a      	cmp	r2, r3
 800545c:	d302      	bcc.n	8005464 <get_fat+0x26>
		val = 1;	/* Internal error */
 800545e:	2301      	movs	r3, #1
 8005460:	617b      	str	r3, [r7, #20]
 8005462:	e08f      	b.n	8005584 <get_fat+0x146>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 8005464:	f04f 33ff 	mov.w	r3, #4294967295
 8005468:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 800546a:	693b      	ldr	r3, [r7, #16]
 800546c:	781b      	ldrb	r3, [r3, #0]
 800546e:	2b03      	cmp	r3, #3
 8005470:	d062      	beq.n	8005538 <get_fat+0xfa>
 8005472:	2b03      	cmp	r3, #3
 8005474:	dc7c      	bgt.n	8005570 <get_fat+0x132>
 8005476:	2b01      	cmp	r3, #1
 8005478:	d002      	beq.n	8005480 <get_fat+0x42>
 800547a:	2b02      	cmp	r3, #2
 800547c:	d042      	beq.n	8005504 <get_fat+0xc6>
 800547e:	e077      	b.n	8005570 <get_fat+0x132>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 8005480:	683b      	ldr	r3, [r7, #0]
 8005482:	60fb      	str	r3, [r7, #12]
 8005484:	68fb      	ldr	r3, [r7, #12]
 8005486:	085b      	lsrs	r3, r3, #1
 8005488:	68fa      	ldr	r2, [r7, #12]
 800548a:	4413      	add	r3, r2
 800548c:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800548e:	693b      	ldr	r3, [r7, #16]
 8005490:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005492:	68fb      	ldr	r3, [r7, #12]
 8005494:	0a5b      	lsrs	r3, r3, #9
 8005496:	4413      	add	r3, r2
 8005498:	4619      	mov	r1, r3
 800549a:	6938      	ldr	r0, [r7, #16]
 800549c:	f7ff ff14 	bl	80052c8 <move_window>
 80054a0:	4603      	mov	r3, r0
 80054a2:	2b00      	cmp	r3, #0
 80054a4:	d167      	bne.n	8005576 <get_fat+0x138>
			wc = fs->win[bc++ % SS(fs)];
 80054a6:	68fb      	ldr	r3, [r7, #12]
 80054a8:	1c5a      	adds	r2, r3, #1
 80054aa:	60fa      	str	r2, [r7, #12]
 80054ac:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80054b0:	693a      	ldr	r2, [r7, #16]
 80054b2:	4413      	add	r3, r2
 80054b4:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80054b8:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 80054ba:	693b      	ldr	r3, [r7, #16]
 80054bc:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80054be:	68fb      	ldr	r3, [r7, #12]
 80054c0:	0a5b      	lsrs	r3, r3, #9
 80054c2:	4413      	add	r3, r2
 80054c4:	4619      	mov	r1, r3
 80054c6:	6938      	ldr	r0, [r7, #16]
 80054c8:	f7ff fefe 	bl	80052c8 <move_window>
 80054cc:	4603      	mov	r3, r0
 80054ce:	2b00      	cmp	r3, #0
 80054d0:	d153      	bne.n	800557a <get_fat+0x13c>
			wc |= fs->win[bc % SS(fs)] << 8;
 80054d2:	68fb      	ldr	r3, [r7, #12]
 80054d4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80054d8:	693a      	ldr	r2, [r7, #16]
 80054da:	4413      	add	r3, r2
 80054dc:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80054e0:	021b      	lsls	r3, r3, #8
 80054e2:	461a      	mov	r2, r3
 80054e4:	68bb      	ldr	r3, [r7, #8]
 80054e6:	4313      	orrs	r3, r2
 80054e8:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 80054ea:	683b      	ldr	r3, [r7, #0]
 80054ec:	f003 0301 	and.w	r3, r3, #1
 80054f0:	2b00      	cmp	r3, #0
 80054f2:	d002      	beq.n	80054fa <get_fat+0xbc>
 80054f4:	68bb      	ldr	r3, [r7, #8]
 80054f6:	091b      	lsrs	r3, r3, #4
 80054f8:	e002      	b.n	8005500 <get_fat+0xc2>
 80054fa:	68bb      	ldr	r3, [r7, #8]
 80054fc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005500:	617b      	str	r3, [r7, #20]
			break;
 8005502:	e03f      	b.n	8005584 <get_fat+0x146>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8005504:	693b      	ldr	r3, [r7, #16]
 8005506:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005508:	683b      	ldr	r3, [r7, #0]
 800550a:	0a1b      	lsrs	r3, r3, #8
 800550c:	4413      	add	r3, r2
 800550e:	4619      	mov	r1, r3
 8005510:	6938      	ldr	r0, [r7, #16]
 8005512:	f7ff fed9 	bl	80052c8 <move_window>
 8005516:	4603      	mov	r3, r0
 8005518:	2b00      	cmp	r3, #0
 800551a:	d130      	bne.n	800557e <get_fat+0x140>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 800551c:	693b      	ldr	r3, [r7, #16]
 800551e:	f103 0234 	add.w	r2, r3, #52	; 0x34
 8005522:	683b      	ldr	r3, [r7, #0]
 8005524:	005b      	lsls	r3, r3, #1
 8005526:	f403 73ff 	and.w	r3, r3, #510	; 0x1fe
 800552a:	4413      	add	r3, r2
 800552c:	4618      	mov	r0, r3
 800552e:	f7ff fbe9 	bl	8004d04 <ld_word>
 8005532:	4603      	mov	r3, r0
 8005534:	617b      	str	r3, [r7, #20]
			break;
 8005536:	e025      	b.n	8005584 <get_fat+0x146>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8005538:	693b      	ldr	r3, [r7, #16]
 800553a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800553c:	683b      	ldr	r3, [r7, #0]
 800553e:	09db      	lsrs	r3, r3, #7
 8005540:	4413      	add	r3, r2
 8005542:	4619      	mov	r1, r3
 8005544:	6938      	ldr	r0, [r7, #16]
 8005546:	f7ff febf 	bl	80052c8 <move_window>
 800554a:	4603      	mov	r3, r0
 800554c:	2b00      	cmp	r3, #0
 800554e:	d118      	bne.n	8005582 <get_fat+0x144>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 8005550:	693b      	ldr	r3, [r7, #16]
 8005552:	f103 0234 	add.w	r2, r3, #52	; 0x34
 8005556:	683b      	ldr	r3, [r7, #0]
 8005558:	009b      	lsls	r3, r3, #2
 800555a:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 800555e:	4413      	add	r3, r2
 8005560:	4618      	mov	r0, r3
 8005562:	f7ff fbe7 	bl	8004d34 <ld_dword>
 8005566:	4603      	mov	r3, r0
 8005568:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 800556c:	617b      	str	r3, [r7, #20]
			break;
 800556e:	e009      	b.n	8005584 <get_fat+0x146>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 8005570:	2301      	movs	r3, #1
 8005572:	617b      	str	r3, [r7, #20]
 8005574:	e006      	b.n	8005584 <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8005576:	bf00      	nop
 8005578:	e004      	b.n	8005584 <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800557a:	bf00      	nop
 800557c:	e002      	b.n	8005584 <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800557e:	bf00      	nop
 8005580:	e000      	b.n	8005584 <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8005582:	bf00      	nop
		}
	}

	return val;
 8005584:	697b      	ldr	r3, [r7, #20]
}
 8005586:	4618      	mov	r0, r3
 8005588:	3718      	adds	r7, #24
 800558a:	46bd      	mov	sp, r7
 800558c:	bd80      	pop	{r7, pc}

0800558e <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 800558e:	b590      	push	{r4, r7, lr}
 8005590:	b089      	sub	sp, #36	; 0x24
 8005592:	af00      	add	r7, sp, #0
 8005594:	60f8      	str	r0, [r7, #12]
 8005596:	60b9      	str	r1, [r7, #8]
 8005598:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 800559a:	2302      	movs	r3, #2
 800559c:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 800559e:	68bb      	ldr	r3, [r7, #8]
 80055a0:	2b01      	cmp	r3, #1
 80055a2:	f240 80d9 	bls.w	8005758 <put_fat+0x1ca>
 80055a6:	68fb      	ldr	r3, [r7, #12]
 80055a8:	699b      	ldr	r3, [r3, #24]
 80055aa:	68ba      	ldr	r2, [r7, #8]
 80055ac:	429a      	cmp	r2, r3
 80055ae:	f080 80d3 	bcs.w	8005758 <put_fat+0x1ca>
		switch (fs->fs_type) {
 80055b2:	68fb      	ldr	r3, [r7, #12]
 80055b4:	781b      	ldrb	r3, [r3, #0]
 80055b6:	2b03      	cmp	r3, #3
 80055b8:	f000 8096 	beq.w	80056e8 <put_fat+0x15a>
 80055bc:	2b03      	cmp	r3, #3
 80055be:	f300 80cb 	bgt.w	8005758 <put_fat+0x1ca>
 80055c2:	2b01      	cmp	r3, #1
 80055c4:	d002      	beq.n	80055cc <put_fat+0x3e>
 80055c6:	2b02      	cmp	r3, #2
 80055c8:	d06e      	beq.n	80056a8 <put_fat+0x11a>
 80055ca:	e0c5      	b.n	8005758 <put_fat+0x1ca>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 80055cc:	68bb      	ldr	r3, [r7, #8]
 80055ce:	61bb      	str	r3, [r7, #24]
 80055d0:	69bb      	ldr	r3, [r7, #24]
 80055d2:	085b      	lsrs	r3, r3, #1
 80055d4:	69ba      	ldr	r2, [r7, #24]
 80055d6:	4413      	add	r3, r2
 80055d8:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 80055da:	68fb      	ldr	r3, [r7, #12]
 80055dc:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80055de:	69bb      	ldr	r3, [r7, #24]
 80055e0:	0a5b      	lsrs	r3, r3, #9
 80055e2:	4413      	add	r3, r2
 80055e4:	4619      	mov	r1, r3
 80055e6:	68f8      	ldr	r0, [r7, #12]
 80055e8:	f7ff fe6e 	bl	80052c8 <move_window>
 80055ec:	4603      	mov	r3, r0
 80055ee:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 80055f0:	7ffb      	ldrb	r3, [r7, #31]
 80055f2:	2b00      	cmp	r3, #0
 80055f4:	f040 80a9 	bne.w	800574a <put_fat+0x1bc>
			p = fs->win + bc++ % SS(fs);
 80055f8:	68fb      	ldr	r3, [r7, #12]
 80055fa:	f103 0234 	add.w	r2, r3, #52	; 0x34
 80055fe:	69bb      	ldr	r3, [r7, #24]
 8005600:	1c59      	adds	r1, r3, #1
 8005602:	61b9      	str	r1, [r7, #24]
 8005604:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005608:	4413      	add	r3, r2
 800560a:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 800560c:	68bb      	ldr	r3, [r7, #8]
 800560e:	f003 0301 	and.w	r3, r3, #1
 8005612:	2b00      	cmp	r3, #0
 8005614:	d00d      	beq.n	8005632 <put_fat+0xa4>
 8005616:	697b      	ldr	r3, [r7, #20]
 8005618:	781b      	ldrb	r3, [r3, #0]
 800561a:	b25b      	sxtb	r3, r3
 800561c:	f003 030f 	and.w	r3, r3, #15
 8005620:	b25a      	sxtb	r2, r3
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	b2db      	uxtb	r3, r3
 8005626:	011b      	lsls	r3, r3, #4
 8005628:	b25b      	sxtb	r3, r3
 800562a:	4313      	orrs	r3, r2
 800562c:	b25b      	sxtb	r3, r3
 800562e:	b2db      	uxtb	r3, r3
 8005630:	e001      	b.n	8005636 <put_fat+0xa8>
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	b2db      	uxtb	r3, r3
 8005636:	697a      	ldr	r2, [r7, #20]
 8005638:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800563a:	68fb      	ldr	r3, [r7, #12]
 800563c:	2201      	movs	r2, #1
 800563e:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8005640:	68fb      	ldr	r3, [r7, #12]
 8005642:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005644:	69bb      	ldr	r3, [r7, #24]
 8005646:	0a5b      	lsrs	r3, r3, #9
 8005648:	4413      	add	r3, r2
 800564a:	4619      	mov	r1, r3
 800564c:	68f8      	ldr	r0, [r7, #12]
 800564e:	f7ff fe3b 	bl	80052c8 <move_window>
 8005652:	4603      	mov	r3, r0
 8005654:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8005656:	7ffb      	ldrb	r3, [r7, #31]
 8005658:	2b00      	cmp	r3, #0
 800565a:	d178      	bne.n	800574e <put_fat+0x1c0>
			p = fs->win + bc % SS(fs);
 800565c:	68fb      	ldr	r3, [r7, #12]
 800565e:	f103 0234 	add.w	r2, r3, #52	; 0x34
 8005662:	69bb      	ldr	r3, [r7, #24]
 8005664:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005668:	4413      	add	r3, r2
 800566a:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 800566c:	68bb      	ldr	r3, [r7, #8]
 800566e:	f003 0301 	and.w	r3, r3, #1
 8005672:	2b00      	cmp	r3, #0
 8005674:	d003      	beq.n	800567e <put_fat+0xf0>
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	091b      	lsrs	r3, r3, #4
 800567a:	b2db      	uxtb	r3, r3
 800567c:	e00e      	b.n	800569c <put_fat+0x10e>
 800567e:	697b      	ldr	r3, [r7, #20]
 8005680:	781b      	ldrb	r3, [r3, #0]
 8005682:	b25b      	sxtb	r3, r3
 8005684:	f023 030f 	bic.w	r3, r3, #15
 8005688:	b25a      	sxtb	r2, r3
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	0a1b      	lsrs	r3, r3, #8
 800568e:	b25b      	sxtb	r3, r3
 8005690:	f003 030f 	and.w	r3, r3, #15
 8005694:	b25b      	sxtb	r3, r3
 8005696:	4313      	orrs	r3, r2
 8005698:	b25b      	sxtb	r3, r3
 800569a:	b2db      	uxtb	r3, r3
 800569c:	697a      	ldr	r2, [r7, #20]
 800569e:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 80056a0:	68fb      	ldr	r3, [r7, #12]
 80056a2:	2201      	movs	r2, #1
 80056a4:	70da      	strb	r2, [r3, #3]
			break;
 80056a6:	e057      	b.n	8005758 <put_fat+0x1ca>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 80056a8:	68fb      	ldr	r3, [r7, #12]
 80056aa:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80056ac:	68bb      	ldr	r3, [r7, #8]
 80056ae:	0a1b      	lsrs	r3, r3, #8
 80056b0:	4413      	add	r3, r2
 80056b2:	4619      	mov	r1, r3
 80056b4:	68f8      	ldr	r0, [r7, #12]
 80056b6:	f7ff fe07 	bl	80052c8 <move_window>
 80056ba:	4603      	mov	r3, r0
 80056bc:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 80056be:	7ffb      	ldrb	r3, [r7, #31]
 80056c0:	2b00      	cmp	r3, #0
 80056c2:	d146      	bne.n	8005752 <put_fat+0x1c4>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 80056c4:	68fb      	ldr	r3, [r7, #12]
 80056c6:	f103 0234 	add.w	r2, r3, #52	; 0x34
 80056ca:	68bb      	ldr	r3, [r7, #8]
 80056cc:	005b      	lsls	r3, r3, #1
 80056ce:	f403 73ff 	and.w	r3, r3, #510	; 0x1fe
 80056d2:	4413      	add	r3, r2
 80056d4:	687a      	ldr	r2, [r7, #4]
 80056d6:	b292      	uxth	r2, r2
 80056d8:	4611      	mov	r1, r2
 80056da:	4618      	mov	r0, r3
 80056dc:	f7ff fb4d 	bl	8004d7a <st_word>
			fs->wflag = 1;
 80056e0:	68fb      	ldr	r3, [r7, #12]
 80056e2:	2201      	movs	r2, #1
 80056e4:	70da      	strb	r2, [r3, #3]
			break;
 80056e6:	e037      	b.n	8005758 <put_fat+0x1ca>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 80056e8:	68fb      	ldr	r3, [r7, #12]
 80056ea:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80056ec:	68bb      	ldr	r3, [r7, #8]
 80056ee:	09db      	lsrs	r3, r3, #7
 80056f0:	4413      	add	r3, r2
 80056f2:	4619      	mov	r1, r3
 80056f4:	68f8      	ldr	r0, [r7, #12]
 80056f6:	f7ff fde7 	bl	80052c8 <move_window>
 80056fa:	4603      	mov	r3, r0
 80056fc:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 80056fe:	7ffb      	ldrb	r3, [r7, #31]
 8005700:	2b00      	cmp	r3, #0
 8005702:	d128      	bne.n	8005756 <put_fat+0x1c8>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	f023 4470 	bic.w	r4, r3, #4026531840	; 0xf0000000
 800570a:	68fb      	ldr	r3, [r7, #12]
 800570c:	f103 0234 	add.w	r2, r3, #52	; 0x34
 8005710:	68bb      	ldr	r3, [r7, #8]
 8005712:	009b      	lsls	r3, r3, #2
 8005714:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 8005718:	4413      	add	r3, r2
 800571a:	4618      	mov	r0, r3
 800571c:	f7ff fb0a 	bl	8004d34 <ld_dword>
 8005720:	4603      	mov	r3, r0
 8005722:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 8005726:	4323      	orrs	r3, r4
 8005728:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 800572a:	68fb      	ldr	r3, [r7, #12]
 800572c:	f103 0234 	add.w	r2, r3, #52	; 0x34
 8005730:	68bb      	ldr	r3, [r7, #8]
 8005732:	009b      	lsls	r3, r3, #2
 8005734:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 8005738:	4413      	add	r3, r2
 800573a:	6879      	ldr	r1, [r7, #4]
 800573c:	4618      	mov	r0, r3
 800573e:	f7ff fb37 	bl	8004db0 <st_dword>
			fs->wflag = 1;
 8005742:	68fb      	ldr	r3, [r7, #12]
 8005744:	2201      	movs	r2, #1
 8005746:	70da      	strb	r2, [r3, #3]
			break;
 8005748:	e006      	b.n	8005758 <put_fat+0x1ca>
			if (res != FR_OK) break;
 800574a:	bf00      	nop
 800574c:	e004      	b.n	8005758 <put_fat+0x1ca>
			if (res != FR_OK) break;
 800574e:	bf00      	nop
 8005750:	e002      	b.n	8005758 <put_fat+0x1ca>
			if (res != FR_OK) break;
 8005752:	bf00      	nop
 8005754:	e000      	b.n	8005758 <put_fat+0x1ca>
			if (res != FR_OK) break;
 8005756:	bf00      	nop
		}
	}
	return res;
 8005758:	7ffb      	ldrb	r3, [r7, #31]
}
 800575a:	4618      	mov	r0, r3
 800575c:	3724      	adds	r7, #36	; 0x24
 800575e:	46bd      	mov	sp, r7
 8005760:	bd90      	pop	{r4, r7, pc}

08005762 <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 8005762:	b580      	push	{r7, lr}
 8005764:	b088      	sub	sp, #32
 8005766:	af00      	add	r7, sp, #0
 8005768:	60f8      	str	r0, [r7, #12]
 800576a:	60b9      	str	r1, [r7, #8]
 800576c:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 800576e:	2300      	movs	r3, #0
 8005770:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 8005772:	68fb      	ldr	r3, [r7, #12]
 8005774:	681b      	ldr	r3, [r3, #0]
 8005776:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 8005778:	68bb      	ldr	r3, [r7, #8]
 800577a:	2b01      	cmp	r3, #1
 800577c:	d904      	bls.n	8005788 <remove_chain+0x26>
 800577e:	69bb      	ldr	r3, [r7, #24]
 8005780:	699b      	ldr	r3, [r3, #24]
 8005782:	68ba      	ldr	r2, [r7, #8]
 8005784:	429a      	cmp	r2, r3
 8005786:	d301      	bcc.n	800578c <remove_chain+0x2a>
 8005788:	2302      	movs	r3, #2
 800578a:	e04b      	b.n	8005824 <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	2b00      	cmp	r3, #0
 8005790:	d00c      	beq.n	80057ac <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 8005792:	f04f 32ff 	mov.w	r2, #4294967295
 8005796:	6879      	ldr	r1, [r7, #4]
 8005798:	69b8      	ldr	r0, [r7, #24]
 800579a:	f7ff fef8 	bl	800558e <put_fat>
 800579e:	4603      	mov	r3, r0
 80057a0:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 80057a2:	7ffb      	ldrb	r3, [r7, #31]
 80057a4:	2b00      	cmp	r3, #0
 80057a6:	d001      	beq.n	80057ac <remove_chain+0x4a>
 80057a8:	7ffb      	ldrb	r3, [r7, #31]
 80057aa:	e03b      	b.n	8005824 <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 80057ac:	68b9      	ldr	r1, [r7, #8]
 80057ae:	68f8      	ldr	r0, [r7, #12]
 80057b0:	f7ff fe45 	bl	800543e <get_fat>
 80057b4:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 80057b6:	697b      	ldr	r3, [r7, #20]
 80057b8:	2b00      	cmp	r3, #0
 80057ba:	d031      	beq.n	8005820 <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 80057bc:	697b      	ldr	r3, [r7, #20]
 80057be:	2b01      	cmp	r3, #1
 80057c0:	d101      	bne.n	80057c6 <remove_chain+0x64>
 80057c2:	2302      	movs	r3, #2
 80057c4:	e02e      	b.n	8005824 <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 80057c6:	697b      	ldr	r3, [r7, #20]
 80057c8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80057cc:	d101      	bne.n	80057d2 <remove_chain+0x70>
 80057ce:	2301      	movs	r3, #1
 80057d0:	e028      	b.n	8005824 <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 80057d2:	2200      	movs	r2, #0
 80057d4:	68b9      	ldr	r1, [r7, #8]
 80057d6:	69b8      	ldr	r0, [r7, #24]
 80057d8:	f7ff fed9 	bl	800558e <put_fat>
 80057dc:	4603      	mov	r3, r0
 80057de:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 80057e0:	7ffb      	ldrb	r3, [r7, #31]
 80057e2:	2b00      	cmp	r3, #0
 80057e4:	d001      	beq.n	80057ea <remove_chain+0x88>
 80057e6:	7ffb      	ldrb	r3, [r7, #31]
 80057e8:	e01c      	b.n	8005824 <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 80057ea:	69bb      	ldr	r3, [r7, #24]
 80057ec:	695a      	ldr	r2, [r3, #20]
 80057ee:	69bb      	ldr	r3, [r7, #24]
 80057f0:	699b      	ldr	r3, [r3, #24]
 80057f2:	3b02      	subs	r3, #2
 80057f4:	429a      	cmp	r2, r3
 80057f6:	d20b      	bcs.n	8005810 <remove_chain+0xae>
			fs->free_clst++;
 80057f8:	69bb      	ldr	r3, [r7, #24]
 80057fa:	695b      	ldr	r3, [r3, #20]
 80057fc:	1c5a      	adds	r2, r3, #1
 80057fe:	69bb      	ldr	r3, [r7, #24]
 8005800:	615a      	str	r2, [r3, #20]
			fs->fsi_flag |= 1;
 8005802:	69bb      	ldr	r3, [r7, #24]
 8005804:	791b      	ldrb	r3, [r3, #4]
 8005806:	f043 0301 	orr.w	r3, r3, #1
 800580a:	b2da      	uxtb	r2, r3
 800580c:	69bb      	ldr	r3, [r7, #24]
 800580e:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 8005810:	697b      	ldr	r3, [r7, #20]
 8005812:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 8005814:	69bb      	ldr	r3, [r7, #24]
 8005816:	699b      	ldr	r3, [r3, #24]
 8005818:	68ba      	ldr	r2, [r7, #8]
 800581a:	429a      	cmp	r2, r3
 800581c:	d3c6      	bcc.n	80057ac <remove_chain+0x4a>
 800581e:	e000      	b.n	8005822 <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 8005820:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 8005822:	2300      	movs	r3, #0
}
 8005824:	4618      	mov	r0, r3
 8005826:	3720      	adds	r7, #32
 8005828:	46bd      	mov	sp, r7
 800582a:	bd80      	pop	{r7, pc}

0800582c <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 800582c:	b580      	push	{r7, lr}
 800582e:	b088      	sub	sp, #32
 8005830:	af00      	add	r7, sp, #0
 8005832:	6078      	str	r0, [r7, #4]
 8005834:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	681b      	ldr	r3, [r3, #0]
 800583a:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 800583c:	683b      	ldr	r3, [r7, #0]
 800583e:	2b00      	cmp	r3, #0
 8005840:	d10d      	bne.n	800585e <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 8005842:	693b      	ldr	r3, [r7, #16]
 8005844:	691b      	ldr	r3, [r3, #16]
 8005846:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 8005848:	69bb      	ldr	r3, [r7, #24]
 800584a:	2b00      	cmp	r3, #0
 800584c:	d004      	beq.n	8005858 <create_chain+0x2c>
 800584e:	693b      	ldr	r3, [r7, #16]
 8005850:	699b      	ldr	r3, [r3, #24]
 8005852:	69ba      	ldr	r2, [r7, #24]
 8005854:	429a      	cmp	r2, r3
 8005856:	d31b      	bcc.n	8005890 <create_chain+0x64>
 8005858:	2301      	movs	r3, #1
 800585a:	61bb      	str	r3, [r7, #24]
 800585c:	e018      	b.n	8005890 <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 800585e:	6839      	ldr	r1, [r7, #0]
 8005860:	6878      	ldr	r0, [r7, #4]
 8005862:	f7ff fdec 	bl	800543e <get_fat>
 8005866:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 8005868:	68fb      	ldr	r3, [r7, #12]
 800586a:	2b01      	cmp	r3, #1
 800586c:	d801      	bhi.n	8005872 <create_chain+0x46>
 800586e:	2301      	movs	r3, #1
 8005870:	e070      	b.n	8005954 <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 8005872:	68fb      	ldr	r3, [r7, #12]
 8005874:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005878:	d101      	bne.n	800587e <create_chain+0x52>
 800587a:	68fb      	ldr	r3, [r7, #12]
 800587c:	e06a      	b.n	8005954 <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 800587e:	693b      	ldr	r3, [r7, #16]
 8005880:	699b      	ldr	r3, [r3, #24]
 8005882:	68fa      	ldr	r2, [r7, #12]
 8005884:	429a      	cmp	r2, r3
 8005886:	d201      	bcs.n	800588c <create_chain+0x60>
 8005888:	68fb      	ldr	r3, [r7, #12]
 800588a:	e063      	b.n	8005954 <create_chain+0x128>
		scl = clst;
 800588c:	683b      	ldr	r3, [r7, #0]
 800588e:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 8005890:	69bb      	ldr	r3, [r7, #24]
 8005892:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 8005894:	69fb      	ldr	r3, [r7, #28]
 8005896:	3301      	adds	r3, #1
 8005898:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 800589a:	693b      	ldr	r3, [r7, #16]
 800589c:	699b      	ldr	r3, [r3, #24]
 800589e:	69fa      	ldr	r2, [r7, #28]
 80058a0:	429a      	cmp	r2, r3
 80058a2:	d307      	bcc.n	80058b4 <create_chain+0x88>
				ncl = 2;
 80058a4:	2302      	movs	r3, #2
 80058a6:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 80058a8:	69fa      	ldr	r2, [r7, #28]
 80058aa:	69bb      	ldr	r3, [r7, #24]
 80058ac:	429a      	cmp	r2, r3
 80058ae:	d901      	bls.n	80058b4 <create_chain+0x88>
 80058b0:	2300      	movs	r3, #0
 80058b2:	e04f      	b.n	8005954 <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 80058b4:	69f9      	ldr	r1, [r7, #28]
 80058b6:	6878      	ldr	r0, [r7, #4]
 80058b8:	f7ff fdc1 	bl	800543e <get_fat>
 80058bc:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 80058be:	68fb      	ldr	r3, [r7, #12]
 80058c0:	2b00      	cmp	r3, #0
 80058c2:	d00e      	beq.n	80058e2 <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 80058c4:	68fb      	ldr	r3, [r7, #12]
 80058c6:	2b01      	cmp	r3, #1
 80058c8:	d003      	beq.n	80058d2 <create_chain+0xa6>
 80058ca:	68fb      	ldr	r3, [r7, #12]
 80058cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80058d0:	d101      	bne.n	80058d6 <create_chain+0xaa>
 80058d2:	68fb      	ldr	r3, [r7, #12]
 80058d4:	e03e      	b.n	8005954 <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 80058d6:	69fa      	ldr	r2, [r7, #28]
 80058d8:	69bb      	ldr	r3, [r7, #24]
 80058da:	429a      	cmp	r2, r3
 80058dc:	d1da      	bne.n	8005894 <create_chain+0x68>
 80058de:	2300      	movs	r3, #0
 80058e0:	e038      	b.n	8005954 <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 80058e2:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 80058e4:	f04f 32ff 	mov.w	r2, #4294967295
 80058e8:	69f9      	ldr	r1, [r7, #28]
 80058ea:	6938      	ldr	r0, [r7, #16]
 80058ec:	f7ff fe4f 	bl	800558e <put_fat>
 80058f0:	4603      	mov	r3, r0
 80058f2:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 80058f4:	7dfb      	ldrb	r3, [r7, #23]
 80058f6:	2b00      	cmp	r3, #0
 80058f8:	d109      	bne.n	800590e <create_chain+0xe2>
 80058fa:	683b      	ldr	r3, [r7, #0]
 80058fc:	2b00      	cmp	r3, #0
 80058fe:	d006      	beq.n	800590e <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 8005900:	69fa      	ldr	r2, [r7, #28]
 8005902:	6839      	ldr	r1, [r7, #0]
 8005904:	6938      	ldr	r0, [r7, #16]
 8005906:	f7ff fe42 	bl	800558e <put_fat>
 800590a:	4603      	mov	r3, r0
 800590c:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 800590e:	7dfb      	ldrb	r3, [r7, #23]
 8005910:	2b00      	cmp	r3, #0
 8005912:	d116      	bne.n	8005942 <create_chain+0x116>
		fs->last_clst = ncl;
 8005914:	693b      	ldr	r3, [r7, #16]
 8005916:	69fa      	ldr	r2, [r7, #28]
 8005918:	611a      	str	r2, [r3, #16]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 800591a:	693b      	ldr	r3, [r7, #16]
 800591c:	695a      	ldr	r2, [r3, #20]
 800591e:	693b      	ldr	r3, [r7, #16]
 8005920:	699b      	ldr	r3, [r3, #24]
 8005922:	3b02      	subs	r3, #2
 8005924:	429a      	cmp	r2, r3
 8005926:	d804      	bhi.n	8005932 <create_chain+0x106>
 8005928:	693b      	ldr	r3, [r7, #16]
 800592a:	695b      	ldr	r3, [r3, #20]
 800592c:	1e5a      	subs	r2, r3, #1
 800592e:	693b      	ldr	r3, [r7, #16]
 8005930:	615a      	str	r2, [r3, #20]
		fs->fsi_flag |= 1;
 8005932:	693b      	ldr	r3, [r7, #16]
 8005934:	791b      	ldrb	r3, [r3, #4]
 8005936:	f043 0301 	orr.w	r3, r3, #1
 800593a:	b2da      	uxtb	r2, r3
 800593c:	693b      	ldr	r3, [r7, #16]
 800593e:	711a      	strb	r2, [r3, #4]
 8005940:	e007      	b.n	8005952 <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 8005942:	7dfb      	ldrb	r3, [r7, #23]
 8005944:	2b01      	cmp	r3, #1
 8005946:	d102      	bne.n	800594e <create_chain+0x122>
 8005948:	f04f 33ff 	mov.w	r3, #4294967295
 800594c:	e000      	b.n	8005950 <create_chain+0x124>
 800594e:	2301      	movs	r3, #1
 8005950:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 8005952:	69fb      	ldr	r3, [r7, #28]
}
 8005954:	4618      	mov	r0, r3
 8005956:	3720      	adds	r7, #32
 8005958:	46bd      	mov	sp, r7
 800595a:	bd80      	pop	{r7, pc}

0800595c <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 800595c:	b480      	push	{r7}
 800595e:	b087      	sub	sp, #28
 8005960:	af00      	add	r7, sp, #0
 8005962:	6078      	str	r0, [r7, #4]
 8005964:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	681b      	ldr	r3, [r3, #0]
 800596a:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005970:	3304      	adds	r3, #4
 8005972:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 8005974:	683b      	ldr	r3, [r7, #0]
 8005976:	0a5b      	lsrs	r3, r3, #9
 8005978:	68fa      	ldr	r2, [r7, #12]
 800597a:	8952      	ldrh	r2, [r2, #10]
 800597c:	fbb3 f3f2 	udiv	r3, r3, r2
 8005980:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8005982:	693b      	ldr	r3, [r7, #16]
 8005984:	1d1a      	adds	r2, r3, #4
 8005986:	613a      	str	r2, [r7, #16]
 8005988:	681b      	ldr	r3, [r3, #0]
 800598a:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 800598c:	68bb      	ldr	r3, [r7, #8]
 800598e:	2b00      	cmp	r3, #0
 8005990:	d101      	bne.n	8005996 <clmt_clust+0x3a>
 8005992:	2300      	movs	r3, #0
 8005994:	e010      	b.n	80059b8 <clmt_clust+0x5c>
		if (cl < ncl) break;	/* In this fragment? */
 8005996:	697a      	ldr	r2, [r7, #20]
 8005998:	68bb      	ldr	r3, [r7, #8]
 800599a:	429a      	cmp	r2, r3
 800599c:	d307      	bcc.n	80059ae <clmt_clust+0x52>
		cl -= ncl; tbl++;		/* Next fragment */
 800599e:	697a      	ldr	r2, [r7, #20]
 80059a0:	68bb      	ldr	r3, [r7, #8]
 80059a2:	1ad3      	subs	r3, r2, r3
 80059a4:	617b      	str	r3, [r7, #20]
 80059a6:	693b      	ldr	r3, [r7, #16]
 80059a8:	3304      	adds	r3, #4
 80059aa:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 80059ac:	e7e9      	b.n	8005982 <clmt_clust+0x26>
		if (cl < ncl) break;	/* In this fragment? */
 80059ae:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 80059b0:	693b      	ldr	r3, [r7, #16]
 80059b2:	681a      	ldr	r2, [r3, #0]
 80059b4:	697b      	ldr	r3, [r7, #20]
 80059b6:	4413      	add	r3, r2
}
 80059b8:	4618      	mov	r0, r3
 80059ba:	371c      	adds	r7, #28
 80059bc:	46bd      	mov	sp, r7
 80059be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059c2:	4770      	bx	lr

080059c4 <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 80059c4:	b580      	push	{r7, lr}
 80059c6:	b086      	sub	sp, #24
 80059c8:	af00      	add	r7, sp, #0
 80059ca:	6078      	str	r0, [r7, #4]
 80059cc:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	681b      	ldr	r3, [r3, #0]
 80059d2:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 80059d4:	683b      	ldr	r3, [r7, #0]
 80059d6:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80059da:	d204      	bcs.n	80059e6 <dir_sdi+0x22>
 80059dc:	683b      	ldr	r3, [r7, #0]
 80059de:	f003 031f 	and.w	r3, r3, #31
 80059e2:	2b00      	cmp	r3, #0
 80059e4:	d001      	beq.n	80059ea <dir_sdi+0x26>
		return FR_INT_ERR;
 80059e6:	2302      	movs	r3, #2
 80059e8:	e063      	b.n	8005ab2 <dir_sdi+0xee>
	}
	dp->dptr = ofs;				/* Set current offset */
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	683a      	ldr	r2, [r7, #0]
 80059ee:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	689b      	ldr	r3, [r3, #8]
 80059f4:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 80059f6:	697b      	ldr	r3, [r7, #20]
 80059f8:	2b00      	cmp	r3, #0
 80059fa:	d106      	bne.n	8005a0a <dir_sdi+0x46>
 80059fc:	693b      	ldr	r3, [r7, #16]
 80059fe:	781b      	ldrb	r3, [r3, #0]
 8005a00:	2b02      	cmp	r3, #2
 8005a02:	d902      	bls.n	8005a0a <dir_sdi+0x46>
		clst = fs->dirbase;
 8005a04:	693b      	ldr	r3, [r7, #16]
 8005a06:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005a08:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 8005a0a:	697b      	ldr	r3, [r7, #20]
 8005a0c:	2b00      	cmp	r3, #0
 8005a0e:	d10c      	bne.n	8005a2a <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 8005a10:	683b      	ldr	r3, [r7, #0]
 8005a12:	095b      	lsrs	r3, r3, #5
 8005a14:	693a      	ldr	r2, [r7, #16]
 8005a16:	8912      	ldrh	r2, [r2, #8]
 8005a18:	4293      	cmp	r3, r2
 8005a1a:	d301      	bcc.n	8005a20 <dir_sdi+0x5c>
 8005a1c:	2302      	movs	r3, #2
 8005a1e:	e048      	b.n	8005ab2 <dir_sdi+0xee>
		dp->sect = fs->dirbase;
 8005a20:	693b      	ldr	r3, [r7, #16]
 8005a22:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	61da      	str	r2, [r3, #28]
 8005a28:	e029      	b.n	8005a7e <dir_sdi+0xba>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 8005a2a:	693b      	ldr	r3, [r7, #16]
 8005a2c:	895b      	ldrh	r3, [r3, #10]
 8005a2e:	025b      	lsls	r3, r3, #9
 8005a30:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 8005a32:	e019      	b.n	8005a68 <dir_sdi+0xa4>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	6979      	ldr	r1, [r7, #20]
 8005a38:	4618      	mov	r0, r3
 8005a3a:	f7ff fd00 	bl	800543e <get_fat>
 8005a3e:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8005a40:	697b      	ldr	r3, [r7, #20]
 8005a42:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005a46:	d101      	bne.n	8005a4c <dir_sdi+0x88>
 8005a48:	2301      	movs	r3, #1
 8005a4a:	e032      	b.n	8005ab2 <dir_sdi+0xee>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 8005a4c:	697b      	ldr	r3, [r7, #20]
 8005a4e:	2b01      	cmp	r3, #1
 8005a50:	d904      	bls.n	8005a5c <dir_sdi+0x98>
 8005a52:	693b      	ldr	r3, [r7, #16]
 8005a54:	699b      	ldr	r3, [r3, #24]
 8005a56:	697a      	ldr	r2, [r7, #20]
 8005a58:	429a      	cmp	r2, r3
 8005a5a:	d301      	bcc.n	8005a60 <dir_sdi+0x9c>
 8005a5c:	2302      	movs	r3, #2
 8005a5e:	e028      	b.n	8005ab2 <dir_sdi+0xee>
			ofs -= csz;
 8005a60:	683a      	ldr	r2, [r7, #0]
 8005a62:	68fb      	ldr	r3, [r7, #12]
 8005a64:	1ad3      	subs	r3, r2, r3
 8005a66:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 8005a68:	683a      	ldr	r2, [r7, #0]
 8005a6a:	68fb      	ldr	r3, [r7, #12]
 8005a6c:	429a      	cmp	r2, r3
 8005a6e:	d2e1      	bcs.n	8005a34 <dir_sdi+0x70>
		}
		dp->sect = clust2sect(fs, clst);
 8005a70:	6979      	ldr	r1, [r7, #20]
 8005a72:	6938      	ldr	r0, [r7, #16]
 8005a74:	f7ff fcc4 	bl	8005400 <clust2sect>
 8005a78:	4602      	mov	r2, r0
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	697a      	ldr	r2, [r7, #20]
 8005a82:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	69db      	ldr	r3, [r3, #28]
 8005a88:	2b00      	cmp	r3, #0
 8005a8a:	d101      	bne.n	8005a90 <dir_sdi+0xcc>
 8005a8c:	2302      	movs	r3, #2
 8005a8e:	e010      	b.n	8005ab2 <dir_sdi+0xee>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	69da      	ldr	r2, [r3, #28]
 8005a94:	683b      	ldr	r3, [r7, #0]
 8005a96:	0a5b      	lsrs	r3, r3, #9
 8005a98:	441a      	add	r2, r3
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 8005a9e:	693b      	ldr	r3, [r7, #16]
 8005aa0:	f103 0234 	add.w	r2, r3, #52	; 0x34
 8005aa4:	683b      	ldr	r3, [r7, #0]
 8005aa6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005aaa:	441a      	add	r2, r3
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	621a      	str	r2, [r3, #32]

	return FR_OK;
 8005ab0:	2300      	movs	r3, #0
}
 8005ab2:	4618      	mov	r0, r3
 8005ab4:	3718      	adds	r7, #24
 8005ab6:	46bd      	mov	sp, r7
 8005ab8:	bd80      	pop	{r7, pc}

08005aba <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 8005aba:	b580      	push	{r7, lr}
 8005abc:	b086      	sub	sp, #24
 8005abe:	af00      	add	r7, sp, #0
 8005ac0:	6078      	str	r0, [r7, #4]
 8005ac2:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	681b      	ldr	r3, [r3, #0]
 8005ac8:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	695b      	ldr	r3, [r3, #20]
 8005ace:	3320      	adds	r3, #32
 8005ad0:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	69db      	ldr	r3, [r3, #28]
 8005ad6:	2b00      	cmp	r3, #0
 8005ad8:	d003      	beq.n	8005ae2 <dir_next+0x28>
 8005ada:	68bb      	ldr	r3, [r7, #8]
 8005adc:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8005ae0:	d301      	bcc.n	8005ae6 <dir_next+0x2c>
 8005ae2:	2304      	movs	r3, #4
 8005ae4:	e0aa      	b.n	8005c3c <dir_next+0x182>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 8005ae6:	68bb      	ldr	r3, [r7, #8]
 8005ae8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005aec:	2b00      	cmp	r3, #0
 8005aee:	f040 8098 	bne.w	8005c22 <dir_next+0x168>
		dp->sect++;				/* Next sector */
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	69db      	ldr	r3, [r3, #28]
 8005af6:	1c5a      	adds	r2, r3, #1
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	699b      	ldr	r3, [r3, #24]
 8005b00:	2b00      	cmp	r3, #0
 8005b02:	d10b      	bne.n	8005b1c <dir_next+0x62>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 8005b04:	68bb      	ldr	r3, [r7, #8]
 8005b06:	095b      	lsrs	r3, r3, #5
 8005b08:	68fa      	ldr	r2, [r7, #12]
 8005b0a:	8912      	ldrh	r2, [r2, #8]
 8005b0c:	4293      	cmp	r3, r2
 8005b0e:	f0c0 8088 	bcc.w	8005c22 <dir_next+0x168>
				dp->sect = 0; return FR_NO_FILE;
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	2200      	movs	r2, #0
 8005b16:	61da      	str	r2, [r3, #28]
 8005b18:	2304      	movs	r3, #4
 8005b1a:	e08f      	b.n	8005c3c <dir_next+0x182>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 8005b1c:	68bb      	ldr	r3, [r7, #8]
 8005b1e:	0a5b      	lsrs	r3, r3, #9
 8005b20:	68fa      	ldr	r2, [r7, #12]
 8005b22:	8952      	ldrh	r2, [r2, #10]
 8005b24:	3a01      	subs	r2, #1
 8005b26:	4013      	ands	r3, r2
 8005b28:	2b00      	cmp	r3, #0
 8005b2a:	d17a      	bne.n	8005c22 <dir_next+0x168>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 8005b2c:	687a      	ldr	r2, [r7, #4]
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	699b      	ldr	r3, [r3, #24]
 8005b32:	4619      	mov	r1, r3
 8005b34:	4610      	mov	r0, r2
 8005b36:	f7ff fc82 	bl	800543e <get_fat>
 8005b3a:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 8005b3c:	697b      	ldr	r3, [r7, #20]
 8005b3e:	2b01      	cmp	r3, #1
 8005b40:	d801      	bhi.n	8005b46 <dir_next+0x8c>
 8005b42:	2302      	movs	r3, #2
 8005b44:	e07a      	b.n	8005c3c <dir_next+0x182>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 8005b46:	697b      	ldr	r3, [r7, #20]
 8005b48:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005b4c:	d101      	bne.n	8005b52 <dir_next+0x98>
 8005b4e:	2301      	movs	r3, #1
 8005b50:	e074      	b.n	8005c3c <dir_next+0x182>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 8005b52:	68fb      	ldr	r3, [r7, #12]
 8005b54:	699b      	ldr	r3, [r3, #24]
 8005b56:	697a      	ldr	r2, [r7, #20]
 8005b58:	429a      	cmp	r2, r3
 8005b5a:	d358      	bcc.n	8005c0e <dir_next+0x154>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 8005b5c:	683b      	ldr	r3, [r7, #0]
 8005b5e:	2b00      	cmp	r3, #0
 8005b60:	d104      	bne.n	8005b6c <dir_next+0xb2>
						dp->sect = 0; return FR_NO_FILE;
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	2200      	movs	r2, #0
 8005b66:	61da      	str	r2, [r3, #28]
 8005b68:	2304      	movs	r3, #4
 8005b6a:	e067      	b.n	8005c3c <dir_next+0x182>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 8005b6c:	687a      	ldr	r2, [r7, #4]
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	699b      	ldr	r3, [r3, #24]
 8005b72:	4619      	mov	r1, r3
 8005b74:	4610      	mov	r0, r2
 8005b76:	f7ff fe59 	bl	800582c <create_chain>
 8005b7a:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 8005b7c:	697b      	ldr	r3, [r7, #20]
 8005b7e:	2b00      	cmp	r3, #0
 8005b80:	d101      	bne.n	8005b86 <dir_next+0xcc>
 8005b82:	2307      	movs	r3, #7
 8005b84:	e05a      	b.n	8005c3c <dir_next+0x182>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 8005b86:	697b      	ldr	r3, [r7, #20]
 8005b88:	2b01      	cmp	r3, #1
 8005b8a:	d101      	bne.n	8005b90 <dir_next+0xd6>
 8005b8c:	2302      	movs	r3, #2
 8005b8e:	e055      	b.n	8005c3c <dir_next+0x182>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8005b90:	697b      	ldr	r3, [r7, #20]
 8005b92:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005b96:	d101      	bne.n	8005b9c <dir_next+0xe2>
 8005b98:	2301      	movs	r3, #1
 8005b9a:	e04f      	b.n	8005c3c <dir_next+0x182>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 8005b9c:	68f8      	ldr	r0, [r7, #12]
 8005b9e:	f7ff fb4f 	bl	8005240 <sync_window>
 8005ba2:	4603      	mov	r3, r0
 8005ba4:	2b00      	cmp	r3, #0
 8005ba6:	d001      	beq.n	8005bac <dir_next+0xf2>
 8005ba8:	2301      	movs	r3, #1
 8005baa:	e047      	b.n	8005c3c <dir_next+0x182>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 8005bac:	68fb      	ldr	r3, [r7, #12]
 8005bae:	3334      	adds	r3, #52	; 0x34
 8005bb0:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005bb4:	2100      	movs	r1, #0
 8005bb6:	4618      	mov	r0, r3
 8005bb8:	f7ff f947 	bl	8004e4a <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 8005bbc:	2300      	movs	r3, #0
 8005bbe:	613b      	str	r3, [r7, #16]
 8005bc0:	6979      	ldr	r1, [r7, #20]
 8005bc2:	68f8      	ldr	r0, [r7, #12]
 8005bc4:	f7ff fc1c 	bl	8005400 <clust2sect>
 8005bc8:	4602      	mov	r2, r0
 8005bca:	68fb      	ldr	r3, [r7, #12]
 8005bcc:	631a      	str	r2, [r3, #48]	; 0x30
 8005bce:	e012      	b.n	8005bf6 <dir_next+0x13c>
						fs->wflag = 1;
 8005bd0:	68fb      	ldr	r3, [r7, #12]
 8005bd2:	2201      	movs	r2, #1
 8005bd4:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 8005bd6:	68f8      	ldr	r0, [r7, #12]
 8005bd8:	f7ff fb32 	bl	8005240 <sync_window>
 8005bdc:	4603      	mov	r3, r0
 8005bde:	2b00      	cmp	r3, #0
 8005be0:	d001      	beq.n	8005be6 <dir_next+0x12c>
 8005be2:	2301      	movs	r3, #1
 8005be4:	e02a      	b.n	8005c3c <dir_next+0x182>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 8005be6:	693b      	ldr	r3, [r7, #16]
 8005be8:	3301      	adds	r3, #1
 8005bea:	613b      	str	r3, [r7, #16]
 8005bec:	68fb      	ldr	r3, [r7, #12]
 8005bee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005bf0:	1c5a      	adds	r2, r3, #1
 8005bf2:	68fb      	ldr	r3, [r7, #12]
 8005bf4:	631a      	str	r2, [r3, #48]	; 0x30
 8005bf6:	68fb      	ldr	r3, [r7, #12]
 8005bf8:	895b      	ldrh	r3, [r3, #10]
 8005bfa:	461a      	mov	r2, r3
 8005bfc:	693b      	ldr	r3, [r7, #16]
 8005bfe:	4293      	cmp	r3, r2
 8005c00:	d3e6      	bcc.n	8005bd0 <dir_next+0x116>
					}
					fs->winsect -= n;							/* Restore window offset */
 8005c02:	68fb      	ldr	r3, [r7, #12]
 8005c04:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005c06:	693b      	ldr	r3, [r7, #16]
 8005c08:	1ad2      	subs	r2, r2, r3
 8005c0a:	68fb      	ldr	r3, [r7, #12]
 8005c0c:	631a      	str	r2, [r3, #48]	; 0x30
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	697a      	ldr	r2, [r7, #20]
 8005c12:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 8005c14:	6979      	ldr	r1, [r7, #20]
 8005c16:	68f8      	ldr	r0, [r7, #12]
 8005c18:	f7ff fbf2 	bl	8005400 <clust2sect>
 8005c1c:	4602      	mov	r2, r0
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	68ba      	ldr	r2, [r7, #8]
 8005c26:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 8005c28:	68fb      	ldr	r3, [r7, #12]
 8005c2a:	f103 0234 	add.w	r2, r3, #52	; 0x34
 8005c2e:	68bb      	ldr	r3, [r7, #8]
 8005c30:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005c34:	441a      	add	r2, r3
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	621a      	str	r2, [r3, #32]

	return FR_OK;
 8005c3a:	2300      	movs	r3, #0
}
 8005c3c:	4618      	mov	r0, r3
 8005c3e:	3718      	adds	r7, #24
 8005c40:	46bd      	mov	sp, r7
 8005c42:	bd80      	pop	{r7, pc}

08005c44 <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 8005c44:	b580      	push	{r7, lr}
 8005c46:	b086      	sub	sp, #24
 8005c48:	af00      	add	r7, sp, #0
 8005c4a:	6078      	str	r0, [r7, #4]
 8005c4c:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	681b      	ldr	r3, [r3, #0]
 8005c52:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 8005c54:	2100      	movs	r1, #0
 8005c56:	6878      	ldr	r0, [r7, #4]
 8005c58:	f7ff feb4 	bl	80059c4 <dir_sdi>
 8005c5c:	4603      	mov	r3, r0
 8005c5e:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 8005c60:	7dfb      	ldrb	r3, [r7, #23]
 8005c62:	2b00      	cmp	r3, #0
 8005c64:	d12b      	bne.n	8005cbe <dir_alloc+0x7a>
		n = 0;
 8005c66:	2300      	movs	r3, #0
 8005c68:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	69db      	ldr	r3, [r3, #28]
 8005c6e:	4619      	mov	r1, r3
 8005c70:	68f8      	ldr	r0, [r7, #12]
 8005c72:	f7ff fb29 	bl	80052c8 <move_window>
 8005c76:	4603      	mov	r3, r0
 8005c78:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 8005c7a:	7dfb      	ldrb	r3, [r7, #23]
 8005c7c:	2b00      	cmp	r3, #0
 8005c7e:	d11d      	bne.n	8005cbc <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	6a1b      	ldr	r3, [r3, #32]
 8005c84:	781b      	ldrb	r3, [r3, #0]
 8005c86:	2be5      	cmp	r3, #229	; 0xe5
 8005c88:	d004      	beq.n	8005c94 <dir_alloc+0x50>
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	6a1b      	ldr	r3, [r3, #32]
 8005c8e:	781b      	ldrb	r3, [r3, #0]
 8005c90:	2b00      	cmp	r3, #0
 8005c92:	d107      	bne.n	8005ca4 <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 8005c94:	693b      	ldr	r3, [r7, #16]
 8005c96:	3301      	adds	r3, #1
 8005c98:	613b      	str	r3, [r7, #16]
 8005c9a:	693a      	ldr	r2, [r7, #16]
 8005c9c:	683b      	ldr	r3, [r7, #0]
 8005c9e:	429a      	cmp	r2, r3
 8005ca0:	d102      	bne.n	8005ca8 <dir_alloc+0x64>
 8005ca2:	e00c      	b.n	8005cbe <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 8005ca4:	2300      	movs	r3, #0
 8005ca6:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 8005ca8:	2101      	movs	r1, #1
 8005caa:	6878      	ldr	r0, [r7, #4]
 8005cac:	f7ff ff05 	bl	8005aba <dir_next>
 8005cb0:	4603      	mov	r3, r0
 8005cb2:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 8005cb4:	7dfb      	ldrb	r3, [r7, #23]
 8005cb6:	2b00      	cmp	r3, #0
 8005cb8:	d0d7      	beq.n	8005c6a <dir_alloc+0x26>
 8005cba:	e000      	b.n	8005cbe <dir_alloc+0x7a>
			if (res != FR_OK) break;
 8005cbc:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 8005cbe:	7dfb      	ldrb	r3, [r7, #23]
 8005cc0:	2b04      	cmp	r3, #4
 8005cc2:	d101      	bne.n	8005cc8 <dir_alloc+0x84>
 8005cc4:	2307      	movs	r3, #7
 8005cc6:	75fb      	strb	r3, [r7, #23]
	return res;
 8005cc8:	7dfb      	ldrb	r3, [r7, #23]
}
 8005cca:	4618      	mov	r0, r3
 8005ccc:	3718      	adds	r7, #24
 8005cce:	46bd      	mov	sp, r7
 8005cd0:	bd80      	pop	{r7, pc}

08005cd2 <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 8005cd2:	b580      	push	{r7, lr}
 8005cd4:	b084      	sub	sp, #16
 8005cd6:	af00      	add	r7, sp, #0
 8005cd8:	6078      	str	r0, [r7, #4]
 8005cda:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 8005cdc:	683b      	ldr	r3, [r7, #0]
 8005cde:	331a      	adds	r3, #26
 8005ce0:	4618      	mov	r0, r3
 8005ce2:	f7ff f80f 	bl	8004d04 <ld_word>
 8005ce6:	4603      	mov	r3, r0
 8005ce8:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	781b      	ldrb	r3, [r3, #0]
 8005cee:	2b03      	cmp	r3, #3
 8005cf0:	d109      	bne.n	8005d06 <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 8005cf2:	683b      	ldr	r3, [r7, #0]
 8005cf4:	3314      	adds	r3, #20
 8005cf6:	4618      	mov	r0, r3
 8005cf8:	f7ff f804 	bl	8004d04 <ld_word>
 8005cfc:	4603      	mov	r3, r0
 8005cfe:	041b      	lsls	r3, r3, #16
 8005d00:	68fa      	ldr	r2, [r7, #12]
 8005d02:	4313      	orrs	r3, r2
 8005d04:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 8005d06:	68fb      	ldr	r3, [r7, #12]
}
 8005d08:	4618      	mov	r0, r3
 8005d0a:	3710      	adds	r7, #16
 8005d0c:	46bd      	mov	sp, r7
 8005d0e:	bd80      	pop	{r7, pc}

08005d10 <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 8005d10:	b580      	push	{r7, lr}
 8005d12:	b084      	sub	sp, #16
 8005d14:	af00      	add	r7, sp, #0
 8005d16:	60f8      	str	r0, [r7, #12]
 8005d18:	60b9      	str	r1, [r7, #8]
 8005d1a:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 8005d1c:	68bb      	ldr	r3, [r7, #8]
 8005d1e:	331a      	adds	r3, #26
 8005d20:	687a      	ldr	r2, [r7, #4]
 8005d22:	b292      	uxth	r2, r2
 8005d24:	4611      	mov	r1, r2
 8005d26:	4618      	mov	r0, r3
 8005d28:	f7ff f827 	bl	8004d7a <st_word>
	if (fs->fs_type == FS_FAT32) {
 8005d2c:	68fb      	ldr	r3, [r7, #12]
 8005d2e:	781b      	ldrb	r3, [r3, #0]
 8005d30:	2b03      	cmp	r3, #3
 8005d32:	d109      	bne.n	8005d48 <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 8005d34:	68bb      	ldr	r3, [r7, #8]
 8005d36:	f103 0214 	add.w	r2, r3, #20
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	0c1b      	lsrs	r3, r3, #16
 8005d3e:	b29b      	uxth	r3, r3
 8005d40:	4619      	mov	r1, r3
 8005d42:	4610      	mov	r0, r2
 8005d44:	f7ff f819 	bl	8004d7a <st_word>
	}
}
 8005d48:	bf00      	nop
 8005d4a:	3710      	adds	r7, #16
 8005d4c:	46bd      	mov	sp, r7
 8005d4e:	bd80      	pop	{r7, pc}

08005d50 <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 8005d50:	b580      	push	{r7, lr}
 8005d52:	b086      	sub	sp, #24
 8005d54:	af00      	add	r7, sp, #0
 8005d56:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	681b      	ldr	r3, [r3, #0]
 8005d5c:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 8005d5e:	2100      	movs	r1, #0
 8005d60:	6878      	ldr	r0, [r7, #4]
 8005d62:	f7ff fe2f 	bl	80059c4 <dir_sdi>
 8005d66:	4603      	mov	r3, r0
 8005d68:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 8005d6a:	7dfb      	ldrb	r3, [r7, #23]
 8005d6c:	2b00      	cmp	r3, #0
 8005d6e:	d001      	beq.n	8005d74 <dir_find+0x24>
 8005d70:	7dfb      	ldrb	r3, [r7, #23]
 8005d72:	e03e      	b.n	8005df2 <dir_find+0xa2>
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
#endif
	do {
		res = move_window(fs, dp->sect);
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	69db      	ldr	r3, [r3, #28]
 8005d78:	4619      	mov	r1, r3
 8005d7a:	6938      	ldr	r0, [r7, #16]
 8005d7c:	f7ff faa4 	bl	80052c8 <move_window>
 8005d80:	4603      	mov	r3, r0
 8005d82:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 8005d84:	7dfb      	ldrb	r3, [r7, #23]
 8005d86:	2b00      	cmp	r3, #0
 8005d88:	d12f      	bne.n	8005dea <dir_find+0x9a>
		c = dp->dir[DIR_Name];
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	6a1b      	ldr	r3, [r3, #32]
 8005d8e:	781b      	ldrb	r3, [r3, #0]
 8005d90:	73fb      	strb	r3, [r7, #15]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 8005d92:	7bfb      	ldrb	r3, [r7, #15]
 8005d94:	2b00      	cmp	r3, #0
 8005d96:	d102      	bne.n	8005d9e <dir_find+0x4e>
 8005d98:	2304      	movs	r3, #4
 8005d9a:	75fb      	strb	r3, [r7, #23]
 8005d9c:	e028      	b.n	8005df0 <dir_find+0xa0>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
			}
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	6a1b      	ldr	r3, [r3, #32]
 8005da2:	330b      	adds	r3, #11
 8005da4:	781b      	ldrb	r3, [r3, #0]
 8005da6:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005daa:	b2da      	uxtb	r2, r3
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	719a      	strb	r2, [r3, #6]
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	6a1b      	ldr	r3, [r3, #32]
 8005db4:	330b      	adds	r3, #11
 8005db6:	781b      	ldrb	r3, [r3, #0]
 8005db8:	f003 0308 	and.w	r3, r3, #8
 8005dbc:	2b00      	cmp	r3, #0
 8005dbe:	d10a      	bne.n	8005dd6 <dir_find+0x86>
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	6a18      	ldr	r0, [r3, #32]
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	3324      	adds	r3, #36	; 0x24
 8005dc8:	220b      	movs	r2, #11
 8005dca:	4619      	mov	r1, r3
 8005dcc:	f7ff f858 	bl	8004e80 <mem_cmp>
 8005dd0:	4603      	mov	r3, r0
 8005dd2:	2b00      	cmp	r3, #0
 8005dd4:	d00b      	beq.n	8005dee <dir_find+0x9e>
#endif
		res = dir_next(dp, 0);	/* Next entry */
 8005dd6:	2100      	movs	r1, #0
 8005dd8:	6878      	ldr	r0, [r7, #4]
 8005dda:	f7ff fe6e 	bl	8005aba <dir_next>
 8005dde:	4603      	mov	r3, r0
 8005de0:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 8005de2:	7dfb      	ldrb	r3, [r7, #23]
 8005de4:	2b00      	cmp	r3, #0
 8005de6:	d0c5      	beq.n	8005d74 <dir_find+0x24>
 8005de8:	e002      	b.n	8005df0 <dir_find+0xa0>
		if (res != FR_OK) break;
 8005dea:	bf00      	nop
 8005dec:	e000      	b.n	8005df0 <dir_find+0xa0>
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 8005dee:	bf00      	nop

	return res;
 8005df0:	7dfb      	ldrb	r3, [r7, #23]
}
 8005df2:	4618      	mov	r0, r3
 8005df4:	3718      	adds	r7, #24
 8005df6:	46bd      	mov	sp, r7
 8005df8:	bd80      	pop	{r7, pc}

08005dfa <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 8005dfa:	b580      	push	{r7, lr}
 8005dfc:	b084      	sub	sp, #16
 8005dfe:	af00      	add	r7, sp, #0
 8005e00:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	681b      	ldr	r3, [r3, #0]
 8005e06:	60bb      	str	r3, [r7, #8]
			} while (res == FR_OK && --nent);
		}
	}

#else	/* Non LFN configuration */
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */
 8005e08:	2101      	movs	r1, #1
 8005e0a:	6878      	ldr	r0, [r7, #4]
 8005e0c:	f7ff ff1a 	bl	8005c44 <dir_alloc>
 8005e10:	4603      	mov	r3, r0
 8005e12:	73fb      	strb	r3, [r7, #15]

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 8005e14:	7bfb      	ldrb	r3, [r7, #15]
 8005e16:	2b00      	cmp	r3, #0
 8005e18:	d11c      	bne.n	8005e54 <dir_register+0x5a>
		res = move_window(fs, dp->sect);
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	69db      	ldr	r3, [r3, #28]
 8005e1e:	4619      	mov	r1, r3
 8005e20:	68b8      	ldr	r0, [r7, #8]
 8005e22:	f7ff fa51 	bl	80052c8 <move_window>
 8005e26:	4603      	mov	r3, r0
 8005e28:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 8005e2a:	7bfb      	ldrb	r3, [r7, #15]
 8005e2c:	2b00      	cmp	r3, #0
 8005e2e:	d111      	bne.n	8005e54 <dir_register+0x5a>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	6a1b      	ldr	r3, [r3, #32]
 8005e34:	2220      	movs	r2, #32
 8005e36:	2100      	movs	r1, #0
 8005e38:	4618      	mov	r0, r3
 8005e3a:	f7ff f806 	bl	8004e4a <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	6a18      	ldr	r0, [r3, #32]
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	3324      	adds	r3, #36	; 0x24
 8005e46:	220b      	movs	r2, #11
 8005e48:	4619      	mov	r1, r3
 8005e4a:	f7fe ffdd 	bl	8004e08 <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
#endif
			fs->wflag = 1;
 8005e4e:	68bb      	ldr	r3, [r7, #8]
 8005e50:	2201      	movs	r2, #1
 8005e52:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 8005e54:	7bfb      	ldrb	r3, [r7, #15]
}
 8005e56:	4618      	mov	r0, r3
 8005e58:	3710      	adds	r7, #16
 8005e5a:	46bd      	mov	sp, r7
 8005e5c:	bd80      	pop	{r7, pc}
	...

08005e60 <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 8005e60:	b580      	push	{r7, lr}
 8005e62:	b088      	sub	sp, #32
 8005e64:	af00      	add	r7, sp, #0
 8005e66:	6078      	str	r0, [r7, #4]
 8005e68:	6039      	str	r1, [r7, #0]
	BYTE c, d, *sfn;
	UINT ni, si, i;
	const char *p;

	/* Create file name in directory form */
	p = *path; sfn = dp->fn;
 8005e6a:	683b      	ldr	r3, [r7, #0]
 8005e6c:	681b      	ldr	r3, [r3, #0]
 8005e6e:	60fb      	str	r3, [r7, #12]
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	3324      	adds	r3, #36	; 0x24
 8005e74:	60bb      	str	r3, [r7, #8]
	mem_set(sfn, ' ', 11);
 8005e76:	220b      	movs	r2, #11
 8005e78:	2120      	movs	r1, #32
 8005e7a:	68b8      	ldr	r0, [r7, #8]
 8005e7c:	f7fe ffe5 	bl	8004e4a <mem_set>
	si = i = 0; ni = 8;
 8005e80:	2300      	movs	r3, #0
 8005e82:	613b      	str	r3, [r7, #16]
 8005e84:	693b      	ldr	r3, [r7, #16]
 8005e86:	61fb      	str	r3, [r7, #28]
 8005e88:	2308      	movs	r3, #8
 8005e8a:	617b      	str	r3, [r7, #20]
		sfn[NSFLAG] = (c <= ' ') ? NS_LAST | NS_DOT : NS_DOT;	/* Set last segment flag if end of the path */
		return FR_OK;
	}
#endif
	for (;;) {
		c = (BYTE)p[si++];
 8005e8c:	69fb      	ldr	r3, [r7, #28]
 8005e8e:	1c5a      	adds	r2, r3, #1
 8005e90:	61fa      	str	r2, [r7, #28]
 8005e92:	68fa      	ldr	r2, [r7, #12]
 8005e94:	4413      	add	r3, r2
 8005e96:	781b      	ldrb	r3, [r3, #0]
 8005e98:	76fb      	strb	r3, [r7, #27]
		if (c <= ' ') break; 			/* Break if end of the path name */
 8005e9a:	7efb      	ldrb	r3, [r7, #27]
 8005e9c:	2b20      	cmp	r3, #32
 8005e9e:	d94e      	bls.n	8005f3e <create_name+0xde>
		if (c == '/' || c == '\\') {	/* Break if a separator is found */
 8005ea0:	7efb      	ldrb	r3, [r7, #27]
 8005ea2:	2b2f      	cmp	r3, #47	; 0x2f
 8005ea4:	d006      	beq.n	8005eb4 <create_name+0x54>
 8005ea6:	7efb      	ldrb	r3, [r7, #27]
 8005ea8:	2b5c      	cmp	r3, #92	; 0x5c
 8005eaa:	d110      	bne.n	8005ece <create_name+0x6e>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 8005eac:	e002      	b.n	8005eb4 <create_name+0x54>
 8005eae:	69fb      	ldr	r3, [r7, #28]
 8005eb0:	3301      	adds	r3, #1
 8005eb2:	61fb      	str	r3, [r7, #28]
 8005eb4:	68fa      	ldr	r2, [r7, #12]
 8005eb6:	69fb      	ldr	r3, [r7, #28]
 8005eb8:	4413      	add	r3, r2
 8005eba:	781b      	ldrb	r3, [r3, #0]
 8005ebc:	2b2f      	cmp	r3, #47	; 0x2f
 8005ebe:	d0f6      	beq.n	8005eae <create_name+0x4e>
 8005ec0:	68fa      	ldr	r2, [r7, #12]
 8005ec2:	69fb      	ldr	r3, [r7, #28]
 8005ec4:	4413      	add	r3, r2
 8005ec6:	781b      	ldrb	r3, [r3, #0]
 8005ec8:	2b5c      	cmp	r3, #92	; 0x5c
 8005eca:	d0f0      	beq.n	8005eae <create_name+0x4e>
			break;
 8005ecc:	e038      	b.n	8005f40 <create_name+0xe0>
		}
		if (c == '.' || i >= ni) {		/* End of body or over size? */
 8005ece:	7efb      	ldrb	r3, [r7, #27]
 8005ed0:	2b2e      	cmp	r3, #46	; 0x2e
 8005ed2:	d003      	beq.n	8005edc <create_name+0x7c>
 8005ed4:	693a      	ldr	r2, [r7, #16]
 8005ed6:	697b      	ldr	r3, [r7, #20]
 8005ed8:	429a      	cmp	r2, r3
 8005eda:	d30c      	bcc.n	8005ef6 <create_name+0x96>
			if (ni == 11 || c != '.') return FR_INVALID_NAME;	/* Over size or invalid dot */
 8005edc:	697b      	ldr	r3, [r7, #20]
 8005ede:	2b0b      	cmp	r3, #11
 8005ee0:	d002      	beq.n	8005ee8 <create_name+0x88>
 8005ee2:	7efb      	ldrb	r3, [r7, #27]
 8005ee4:	2b2e      	cmp	r3, #46	; 0x2e
 8005ee6:	d001      	beq.n	8005eec <create_name+0x8c>
 8005ee8:	2306      	movs	r3, #6
 8005eea:	e044      	b.n	8005f76 <create_name+0x116>
			i = 8; ni = 11;				/* Goto extension */
 8005eec:	2308      	movs	r3, #8
 8005eee:	613b      	str	r3, [r7, #16]
 8005ef0:	230b      	movs	r3, #11
 8005ef2:	617b      	str	r3, [r7, #20]
			continue;
 8005ef4:	e022      	b.n	8005f3c <create_name+0xdc>
		}
		if (c >= 0x80) {				/* Extended character? */
 8005ef6:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8005efa:	2b00      	cmp	r3, #0
 8005efc:	da04      	bge.n	8005f08 <create_name+0xa8>
#ifdef _EXCVT
			c = ExCvt[c - 0x80];		/* To upper extended characters (SBCS cfg) */
 8005efe:	7efb      	ldrb	r3, [r7, #27]
 8005f00:	3b80      	subs	r3, #128	; 0x80
 8005f02:	4a1f      	ldr	r2, [pc, #124]	; (8005f80 <create_name+0x120>)
 8005f04:	5cd3      	ldrb	r3, [r2, r3]
 8005f06:	76fb      	strb	r3, [r7, #27]
			d = (BYTE)p[si++];			/* Get 2nd byte */
			if (!IsDBCS2(d) || i >= ni - 1) return FR_INVALID_NAME;	/* Reject invalid DBC */
			sfn[i++] = c;
			sfn[i++] = d;
		} else {						/* SBC */
			if (chk_chr("\"*+,:;<=>\?[]|\x7F", c)) return FR_INVALID_NAME;	/* Reject illegal chrs for SFN */
 8005f08:	7efb      	ldrb	r3, [r7, #27]
 8005f0a:	4619      	mov	r1, r3
 8005f0c:	481d      	ldr	r0, [pc, #116]	; (8005f84 <create_name+0x124>)
 8005f0e:	f7fe ffde 	bl	8004ece <chk_chr>
 8005f12:	4603      	mov	r3, r0
 8005f14:	2b00      	cmp	r3, #0
 8005f16:	d001      	beq.n	8005f1c <create_name+0xbc>
 8005f18:	2306      	movs	r3, #6
 8005f1a:	e02c      	b.n	8005f76 <create_name+0x116>
			if (IsLower(c)) c -= 0x20;	/* To upper */
 8005f1c:	7efb      	ldrb	r3, [r7, #27]
 8005f1e:	2b60      	cmp	r3, #96	; 0x60
 8005f20:	d905      	bls.n	8005f2e <create_name+0xce>
 8005f22:	7efb      	ldrb	r3, [r7, #27]
 8005f24:	2b7a      	cmp	r3, #122	; 0x7a
 8005f26:	d802      	bhi.n	8005f2e <create_name+0xce>
 8005f28:	7efb      	ldrb	r3, [r7, #27]
 8005f2a:	3b20      	subs	r3, #32
 8005f2c:	76fb      	strb	r3, [r7, #27]
			sfn[i++] = c;
 8005f2e:	693b      	ldr	r3, [r7, #16]
 8005f30:	1c5a      	adds	r2, r3, #1
 8005f32:	613a      	str	r2, [r7, #16]
 8005f34:	68ba      	ldr	r2, [r7, #8]
 8005f36:	4413      	add	r3, r2
 8005f38:	7efa      	ldrb	r2, [r7, #27]
 8005f3a:	701a      	strb	r2, [r3, #0]
		c = (BYTE)p[si++];
 8005f3c:	e7a6      	b.n	8005e8c <create_name+0x2c>
		if (c <= ' ') break; 			/* Break if end of the path name */
 8005f3e:	bf00      	nop
		}
	}
	*path = p + si;						/* Return pointer to the next segment */
 8005f40:	68fa      	ldr	r2, [r7, #12]
 8005f42:	69fb      	ldr	r3, [r7, #28]
 8005f44:	441a      	add	r2, r3
 8005f46:	683b      	ldr	r3, [r7, #0]
 8005f48:	601a      	str	r2, [r3, #0]
	if (i == 0) return FR_INVALID_NAME;	/* Reject nul string */
 8005f4a:	693b      	ldr	r3, [r7, #16]
 8005f4c:	2b00      	cmp	r3, #0
 8005f4e:	d101      	bne.n	8005f54 <create_name+0xf4>
 8005f50:	2306      	movs	r3, #6
 8005f52:	e010      	b.n	8005f76 <create_name+0x116>

	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 8005f54:	68bb      	ldr	r3, [r7, #8]
 8005f56:	781b      	ldrb	r3, [r3, #0]
 8005f58:	2be5      	cmp	r3, #229	; 0xe5
 8005f5a:	d102      	bne.n	8005f62 <create_name+0x102>
 8005f5c:	68bb      	ldr	r3, [r7, #8]
 8005f5e:	2205      	movs	r2, #5
 8005f60:	701a      	strb	r2, [r3, #0]
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 8005f62:	7efb      	ldrb	r3, [r7, #27]
 8005f64:	2b20      	cmp	r3, #32
 8005f66:	d801      	bhi.n	8005f6c <create_name+0x10c>
 8005f68:	2204      	movs	r2, #4
 8005f6a:	e000      	b.n	8005f6e <create_name+0x10e>
 8005f6c:	2200      	movs	r2, #0
 8005f6e:	68bb      	ldr	r3, [r7, #8]
 8005f70:	330b      	adds	r3, #11
 8005f72:	701a      	strb	r2, [r3, #0]

	return FR_OK;
 8005f74:	2300      	movs	r3, #0
#endif /* _USE_LFN != 0 */
}
 8005f76:	4618      	mov	r0, r3
 8005f78:	3720      	adds	r7, #32
 8005f7a:	46bd      	mov	sp, r7
 8005f7c:	bd80      	pop	{r7, pc}
 8005f7e:	bf00      	nop
 8005f80:	0800b658 	.word	0x0800b658
 8005f84:	0800b4c4 	.word	0x0800b4c4

08005f88 <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 8005f88:	b580      	push	{r7, lr}
 8005f8a:	b086      	sub	sp, #24
 8005f8c:	af00      	add	r7, sp, #0
 8005f8e:	6078      	str	r0, [r7, #4]
 8005f90:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 8005f96:	693b      	ldr	r3, [r7, #16]
 8005f98:	681b      	ldr	r3, [r3, #0]
 8005f9a:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 8005f9c:	e002      	b.n	8005fa4 <follow_path+0x1c>
 8005f9e:	683b      	ldr	r3, [r7, #0]
 8005fa0:	3301      	adds	r3, #1
 8005fa2:	603b      	str	r3, [r7, #0]
 8005fa4:	683b      	ldr	r3, [r7, #0]
 8005fa6:	781b      	ldrb	r3, [r3, #0]
 8005fa8:	2b2f      	cmp	r3, #47	; 0x2f
 8005faa:	d0f8      	beq.n	8005f9e <follow_path+0x16>
 8005fac:	683b      	ldr	r3, [r7, #0]
 8005fae:	781b      	ldrb	r3, [r3, #0]
 8005fb0:	2b5c      	cmp	r3, #92	; 0x5c
 8005fb2:	d0f4      	beq.n	8005f9e <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 8005fb4:	693b      	ldr	r3, [r7, #16]
 8005fb6:	2200      	movs	r2, #0
 8005fb8:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 8005fba:	683b      	ldr	r3, [r7, #0]
 8005fbc:	781b      	ldrb	r3, [r3, #0]
 8005fbe:	2b1f      	cmp	r3, #31
 8005fc0:	d80a      	bhi.n	8005fd8 <follow_path+0x50>
		dp->fn[NSFLAG] = NS_NONAME;
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	2280      	movs	r2, #128	; 0x80
 8005fc6:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
		res = dir_sdi(dp, 0);
 8005fca:	2100      	movs	r1, #0
 8005fcc:	6878      	ldr	r0, [r7, #4]
 8005fce:	f7ff fcf9 	bl	80059c4 <dir_sdi>
 8005fd2:	4603      	mov	r3, r0
 8005fd4:	75fb      	strb	r3, [r7, #23]
 8005fd6:	e043      	b.n	8006060 <follow_path+0xd8>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 8005fd8:	463b      	mov	r3, r7
 8005fda:	4619      	mov	r1, r3
 8005fdc:	6878      	ldr	r0, [r7, #4]
 8005fde:	f7ff ff3f 	bl	8005e60 <create_name>
 8005fe2:	4603      	mov	r3, r0
 8005fe4:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 8005fe6:	7dfb      	ldrb	r3, [r7, #23]
 8005fe8:	2b00      	cmp	r3, #0
 8005fea:	d134      	bne.n	8006056 <follow_path+0xce>
			res = dir_find(dp);				/* Find an object with the segment name */
 8005fec:	6878      	ldr	r0, [r7, #4]
 8005fee:	f7ff feaf 	bl	8005d50 <dir_find>
 8005ff2:	4603      	mov	r3, r0
 8005ff4:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 8005ff6:	687b      	ldr	r3, [r7, #4]
 8005ff8:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8005ffc:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 8005ffe:	7dfb      	ldrb	r3, [r7, #23]
 8006000:	2b00      	cmp	r3, #0
 8006002:	d00a      	beq.n	800601a <follow_path+0x92>
				if (res == FR_NO_FILE) {	/* Object is not found */
 8006004:	7dfb      	ldrb	r3, [r7, #23]
 8006006:	2b04      	cmp	r3, #4
 8006008:	d127      	bne.n	800605a <follow_path+0xd2>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 800600a:	7afb      	ldrb	r3, [r7, #11]
 800600c:	f003 0304 	and.w	r3, r3, #4
 8006010:	2b00      	cmp	r3, #0
 8006012:	d122      	bne.n	800605a <follow_path+0xd2>
 8006014:	2305      	movs	r3, #5
 8006016:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 8006018:	e01f      	b.n	800605a <follow_path+0xd2>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800601a:	7afb      	ldrb	r3, [r7, #11]
 800601c:	f003 0304 	and.w	r3, r3, #4
 8006020:	2b00      	cmp	r3, #0
 8006022:	d11c      	bne.n	800605e <follow_path+0xd6>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 8006024:	693b      	ldr	r3, [r7, #16]
 8006026:	799b      	ldrb	r3, [r3, #6]
 8006028:	f003 0310 	and.w	r3, r3, #16
 800602c:	2b00      	cmp	r3, #0
 800602e:	d102      	bne.n	8006036 <follow_path+0xae>
				res = FR_NO_PATH; break;
 8006030:	2305      	movs	r3, #5
 8006032:	75fb      	strb	r3, [r7, #23]
 8006034:	e014      	b.n	8006060 <follow_path+0xd8>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 8006036:	68fb      	ldr	r3, [r7, #12]
 8006038:	f103 0234 	add.w	r2, r3, #52	; 0x34
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	695b      	ldr	r3, [r3, #20]
 8006040:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006044:	4413      	add	r3, r2
 8006046:	4619      	mov	r1, r3
 8006048:	68f8      	ldr	r0, [r7, #12]
 800604a:	f7ff fe42 	bl	8005cd2 <ld_clust>
 800604e:	4602      	mov	r2, r0
 8006050:	693b      	ldr	r3, [r7, #16]
 8006052:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 8006054:	e7c0      	b.n	8005fd8 <follow_path+0x50>
			if (res != FR_OK) break;
 8006056:	bf00      	nop
 8006058:	e002      	b.n	8006060 <follow_path+0xd8>
				break;
 800605a:	bf00      	nop
 800605c:	e000      	b.n	8006060 <follow_path+0xd8>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800605e:	bf00      	nop
			}
		}
	}

	return res;
 8006060:	7dfb      	ldrb	r3, [r7, #23]
}
 8006062:	4618      	mov	r0, r3
 8006064:	3718      	adds	r7, #24
 8006066:	46bd      	mov	sp, r7
 8006068:	bd80      	pop	{r7, pc}

0800606a <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 800606a:	b480      	push	{r7}
 800606c:	b087      	sub	sp, #28
 800606e:	af00      	add	r7, sp, #0
 8006070:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 8006072:	f04f 33ff 	mov.w	r3, #4294967295
 8006076:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	681b      	ldr	r3, [r3, #0]
 800607c:	2b00      	cmp	r3, #0
 800607e:	d031      	beq.n	80060e4 <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	681b      	ldr	r3, [r3, #0]
 8006084:	617b      	str	r3, [r7, #20]
 8006086:	e002      	b.n	800608e <get_ldnumber+0x24>
 8006088:	697b      	ldr	r3, [r7, #20]
 800608a:	3301      	adds	r3, #1
 800608c:	617b      	str	r3, [r7, #20]
 800608e:	697b      	ldr	r3, [r7, #20]
 8006090:	781b      	ldrb	r3, [r3, #0]
 8006092:	2b20      	cmp	r3, #32
 8006094:	d903      	bls.n	800609e <get_ldnumber+0x34>
 8006096:	697b      	ldr	r3, [r7, #20]
 8006098:	781b      	ldrb	r3, [r3, #0]
 800609a:	2b3a      	cmp	r3, #58	; 0x3a
 800609c:	d1f4      	bne.n	8006088 <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 800609e:	697b      	ldr	r3, [r7, #20]
 80060a0:	781b      	ldrb	r3, [r3, #0]
 80060a2:	2b3a      	cmp	r3, #58	; 0x3a
 80060a4:	d11c      	bne.n	80060e0 <get_ldnumber+0x76>
			tp = *path;
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	681b      	ldr	r3, [r3, #0]
 80060aa:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 80060ac:	68fb      	ldr	r3, [r7, #12]
 80060ae:	1c5a      	adds	r2, r3, #1
 80060b0:	60fa      	str	r2, [r7, #12]
 80060b2:	781b      	ldrb	r3, [r3, #0]
 80060b4:	3b30      	subs	r3, #48	; 0x30
 80060b6:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 80060b8:	68bb      	ldr	r3, [r7, #8]
 80060ba:	2b09      	cmp	r3, #9
 80060bc:	d80e      	bhi.n	80060dc <get_ldnumber+0x72>
 80060be:	68fa      	ldr	r2, [r7, #12]
 80060c0:	697b      	ldr	r3, [r7, #20]
 80060c2:	429a      	cmp	r2, r3
 80060c4:	d10a      	bne.n	80060dc <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 80060c6:	68bb      	ldr	r3, [r7, #8]
 80060c8:	2b00      	cmp	r3, #0
 80060ca:	d107      	bne.n	80060dc <get_ldnumber+0x72>
					vol = (int)i;
 80060cc:	68bb      	ldr	r3, [r7, #8]
 80060ce:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 80060d0:	697b      	ldr	r3, [r7, #20]
 80060d2:	3301      	adds	r3, #1
 80060d4:	617b      	str	r3, [r7, #20]
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	697a      	ldr	r2, [r7, #20]
 80060da:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 80060dc:	693b      	ldr	r3, [r7, #16]
 80060de:	e002      	b.n	80060e6 <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 80060e0:	2300      	movs	r3, #0
 80060e2:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 80060e4:	693b      	ldr	r3, [r7, #16]
}
 80060e6:	4618      	mov	r0, r3
 80060e8:	371c      	adds	r7, #28
 80060ea:	46bd      	mov	sp, r7
 80060ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060f0:	4770      	bx	lr
	...

080060f4 <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 80060f4:	b580      	push	{r7, lr}
 80060f6:	b082      	sub	sp, #8
 80060f8:	af00      	add	r7, sp, #0
 80060fa:	6078      	str	r0, [r7, #4]
 80060fc:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 80060fe:	687b      	ldr	r3, [r7, #4]
 8006100:	2200      	movs	r2, #0
 8006102:	70da      	strb	r2, [r3, #3]
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	f04f 32ff 	mov.w	r2, #4294967295
 800610a:	631a      	str	r2, [r3, #48]	; 0x30
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 800610c:	6839      	ldr	r1, [r7, #0]
 800610e:	6878      	ldr	r0, [r7, #4]
 8006110:	f7ff f8da 	bl	80052c8 <move_window>
 8006114:	4603      	mov	r3, r0
 8006116:	2b00      	cmp	r3, #0
 8006118:	d001      	beq.n	800611e <check_fs+0x2a>
 800611a:	2304      	movs	r3, #4
 800611c:	e038      	b.n	8006190 <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 800611e:	687b      	ldr	r3, [r7, #4]
 8006120:	3334      	adds	r3, #52	; 0x34
 8006122:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8006126:	4618      	mov	r0, r3
 8006128:	f7fe fdec 	bl	8004d04 <ld_word>
 800612c:	4603      	mov	r3, r0
 800612e:	461a      	mov	r2, r3
 8006130:	f64a 2355 	movw	r3, #43605	; 0xaa55
 8006134:	429a      	cmp	r2, r3
 8006136:	d001      	beq.n	800613c <check_fs+0x48>
 8006138:	2303      	movs	r3, #3
 800613a:	e029      	b.n	8006190 <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8006142:	2be9      	cmp	r3, #233	; 0xe9
 8006144:	d009      	beq.n	800615a <check_fs+0x66>
 8006146:	687b      	ldr	r3, [r7, #4]
 8006148:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800614c:	2beb      	cmp	r3, #235	; 0xeb
 800614e:	d11e      	bne.n	800618e <check_fs+0x9a>
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
 8006156:	2b90      	cmp	r3, #144	; 0x90
 8006158:	d119      	bne.n	800618e <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	3334      	adds	r3, #52	; 0x34
 800615e:	3336      	adds	r3, #54	; 0x36
 8006160:	4618      	mov	r0, r3
 8006162:	f7fe fde7 	bl	8004d34 <ld_dword>
 8006166:	4603      	mov	r3, r0
 8006168:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 800616c:	4a0a      	ldr	r2, [pc, #40]	; (8006198 <check_fs+0xa4>)
 800616e:	4293      	cmp	r3, r2
 8006170:	d101      	bne.n	8006176 <check_fs+0x82>
 8006172:	2300      	movs	r3, #0
 8006174:	e00c      	b.n	8006190 <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	3334      	adds	r3, #52	; 0x34
 800617a:	3352      	adds	r3, #82	; 0x52
 800617c:	4618      	mov	r0, r3
 800617e:	f7fe fdd9 	bl	8004d34 <ld_dword>
 8006182:	4603      	mov	r3, r0
 8006184:	4a05      	ldr	r2, [pc, #20]	; (800619c <check_fs+0xa8>)
 8006186:	4293      	cmp	r3, r2
 8006188:	d101      	bne.n	800618e <check_fs+0x9a>
 800618a:	2300      	movs	r3, #0
 800618c:	e000      	b.n	8006190 <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 800618e:	2302      	movs	r3, #2
}
 8006190:	4618      	mov	r0, r3
 8006192:	3708      	adds	r7, #8
 8006194:	46bd      	mov	sp, r7
 8006196:	bd80      	pop	{r7, pc}
 8006198:	00544146 	.word	0x00544146
 800619c:	33544146 	.word	0x33544146

080061a0 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 80061a0:	b580      	push	{r7, lr}
 80061a2:	b096      	sub	sp, #88	; 0x58
 80061a4:	af00      	add	r7, sp, #0
 80061a6:	60f8      	str	r0, [r7, #12]
 80061a8:	60b9      	str	r1, [r7, #8]
 80061aa:	4613      	mov	r3, r2
 80061ac:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 80061ae:	68bb      	ldr	r3, [r7, #8]
 80061b0:	2200      	movs	r2, #0
 80061b2:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 80061b4:	68f8      	ldr	r0, [r7, #12]
 80061b6:	f7ff ff58 	bl	800606a <get_ldnumber>
 80061ba:	63f8      	str	r0, [r7, #60]	; 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 80061bc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80061be:	2b00      	cmp	r3, #0
 80061c0:	da01      	bge.n	80061c6 <find_volume+0x26>
 80061c2:	230b      	movs	r3, #11
 80061c4:	e235      	b.n	8006632 <find_volume+0x492>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 80061c6:	4aa5      	ldr	r2, [pc, #660]	; (800645c <find_volume+0x2bc>)
 80061c8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80061ca:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80061ce:	63bb      	str	r3, [r7, #56]	; 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 80061d0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80061d2:	2b00      	cmp	r3, #0
 80061d4:	d101      	bne.n	80061da <find_volume+0x3a>
 80061d6:	230c      	movs	r3, #12
 80061d8:	e22b      	b.n	8006632 <find_volume+0x492>

	ENTER_FF(fs);						/* Lock the volume */
 80061da:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 80061dc:	f7fe fe92 	bl	8004f04 <lock_fs>
 80061e0:	4603      	mov	r3, r0
 80061e2:	2b00      	cmp	r3, #0
 80061e4:	d101      	bne.n	80061ea <find_volume+0x4a>
 80061e6:	230f      	movs	r3, #15
 80061e8:	e223      	b.n	8006632 <find_volume+0x492>
	*rfs = fs;							/* Return pointer to the file system object */
 80061ea:	68bb      	ldr	r3, [r7, #8]
 80061ec:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80061ee:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 80061f0:	79fb      	ldrb	r3, [r7, #7]
 80061f2:	f023 0301 	bic.w	r3, r3, #1
 80061f6:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 80061f8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80061fa:	781b      	ldrb	r3, [r3, #0]
 80061fc:	2b00      	cmp	r3, #0
 80061fe:	d01a      	beq.n	8006236 <find_volume+0x96>
		stat = disk_status(fs->drv);
 8006200:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006202:	785b      	ldrb	r3, [r3, #1]
 8006204:	4618      	mov	r0, r3
 8006206:	f7fe fcdf 	bl	8004bc8 <disk_status>
 800620a:	4603      	mov	r3, r0
 800620c:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 8006210:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8006214:	f003 0301 	and.w	r3, r3, #1
 8006218:	2b00      	cmp	r3, #0
 800621a:	d10c      	bne.n	8006236 <find_volume+0x96>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 800621c:	79fb      	ldrb	r3, [r7, #7]
 800621e:	2b00      	cmp	r3, #0
 8006220:	d007      	beq.n	8006232 <find_volume+0x92>
 8006222:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8006226:	f003 0304 	and.w	r3, r3, #4
 800622a:	2b00      	cmp	r3, #0
 800622c:	d001      	beq.n	8006232 <find_volume+0x92>
				return FR_WRITE_PROTECTED;
 800622e:	230a      	movs	r3, #10
 8006230:	e1ff      	b.n	8006632 <find_volume+0x492>
			}
			return FR_OK;				/* The file system object is valid */
 8006232:	2300      	movs	r3, #0
 8006234:	e1fd      	b.n	8006632 <find_volume+0x492>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 8006236:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006238:	2200      	movs	r2, #0
 800623a:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 800623c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800623e:	b2da      	uxtb	r2, r3
 8006240:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006242:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 8006244:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006246:	785b      	ldrb	r3, [r3, #1]
 8006248:	4618      	mov	r0, r3
 800624a:	f7fe fcd7 	bl	8004bfc <disk_initialize>
 800624e:	4603      	mov	r3, r0
 8006250:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 8006254:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8006258:	f003 0301 	and.w	r3, r3, #1
 800625c:	2b00      	cmp	r3, #0
 800625e:	d001      	beq.n	8006264 <find_volume+0xc4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 8006260:	2303      	movs	r3, #3
 8006262:	e1e6      	b.n	8006632 <find_volume+0x492>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 8006264:	79fb      	ldrb	r3, [r7, #7]
 8006266:	2b00      	cmp	r3, #0
 8006268:	d007      	beq.n	800627a <find_volume+0xda>
 800626a:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800626e:	f003 0304 	and.w	r3, r3, #4
 8006272:	2b00      	cmp	r3, #0
 8006274:	d001      	beq.n	800627a <find_volume+0xda>
		return FR_WRITE_PROTECTED;
 8006276:	230a      	movs	r3, #10
 8006278:	e1db      	b.n	8006632 <find_volume+0x492>
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 800627a:	2300      	movs	r3, #0
 800627c:	653b      	str	r3, [r7, #80]	; 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 800627e:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8006280:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8006282:	f7ff ff37 	bl	80060f4 <check_fs>
 8006286:	4603      	mov	r3, r0
 8006288:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 800628c:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8006290:	2b02      	cmp	r3, #2
 8006292:	d149      	bne.n	8006328 <find_volume+0x188>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 8006294:	2300      	movs	r3, #0
 8006296:	643b      	str	r3, [r7, #64]	; 0x40
 8006298:	e01e      	b.n	80062d8 <find_volume+0x138>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 800629a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800629c:	f103 0234 	add.w	r2, r3, #52	; 0x34
 80062a0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80062a2:	011b      	lsls	r3, r3, #4
 80062a4:	f503 73df 	add.w	r3, r3, #446	; 0x1be
 80062a8:	4413      	add	r3, r2
 80062aa:	633b      	str	r3, [r7, #48]	; 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 80062ac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80062ae:	3304      	adds	r3, #4
 80062b0:	781b      	ldrb	r3, [r3, #0]
 80062b2:	2b00      	cmp	r3, #0
 80062b4:	d006      	beq.n	80062c4 <find_volume+0x124>
 80062b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80062b8:	3308      	adds	r3, #8
 80062ba:	4618      	mov	r0, r3
 80062bc:	f7fe fd3a 	bl	8004d34 <ld_dword>
 80062c0:	4602      	mov	r2, r0
 80062c2:	e000      	b.n	80062c6 <find_volume+0x126>
 80062c4:	2200      	movs	r2, #0
 80062c6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80062c8:	009b      	lsls	r3, r3, #2
 80062ca:	3358      	adds	r3, #88	; 0x58
 80062cc:	443b      	add	r3, r7
 80062ce:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 80062d2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80062d4:	3301      	adds	r3, #1
 80062d6:	643b      	str	r3, [r7, #64]	; 0x40
 80062d8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80062da:	2b03      	cmp	r3, #3
 80062dc:	d9dd      	bls.n	800629a <find_volume+0xfa>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 80062de:	2300      	movs	r3, #0
 80062e0:	643b      	str	r3, [r7, #64]	; 0x40
		if (i) i--;
 80062e2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80062e4:	2b00      	cmp	r3, #0
 80062e6:	d002      	beq.n	80062ee <find_volume+0x14e>
 80062e8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80062ea:	3b01      	subs	r3, #1
 80062ec:	643b      	str	r3, [r7, #64]	; 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 80062ee:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80062f0:	009b      	lsls	r3, r3, #2
 80062f2:	3358      	adds	r3, #88	; 0x58
 80062f4:	443b      	add	r3, r7
 80062f6:	f853 3c44 	ldr.w	r3, [r3, #-68]
 80062fa:	653b      	str	r3, [r7, #80]	; 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 80062fc:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80062fe:	2b00      	cmp	r3, #0
 8006300:	d005      	beq.n	800630e <find_volume+0x16e>
 8006302:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8006304:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8006306:	f7ff fef5 	bl	80060f4 <check_fs>
 800630a:	4603      	mov	r3, r0
 800630c:	e000      	b.n	8006310 <find_volume+0x170>
 800630e:	2303      	movs	r3, #3
 8006310:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 8006314:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8006318:	2b01      	cmp	r3, #1
 800631a:	d905      	bls.n	8006328 <find_volume+0x188>
 800631c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800631e:	3301      	adds	r3, #1
 8006320:	643b      	str	r3, [r7, #64]	; 0x40
 8006322:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006324:	2b03      	cmp	r3, #3
 8006326:	d9e2      	bls.n	80062ee <find_volume+0x14e>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 8006328:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800632c:	2b04      	cmp	r3, #4
 800632e:	d101      	bne.n	8006334 <find_volume+0x194>
 8006330:	2301      	movs	r3, #1
 8006332:	e17e      	b.n	8006632 <find_volume+0x492>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 8006334:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8006338:	2b01      	cmp	r3, #1
 800633a:	d901      	bls.n	8006340 <find_volume+0x1a0>
 800633c:	230d      	movs	r3, #13
 800633e:	e178      	b.n	8006632 <find_volume+0x492>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 8006340:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006342:	3334      	adds	r3, #52	; 0x34
 8006344:	330b      	adds	r3, #11
 8006346:	4618      	mov	r0, r3
 8006348:	f7fe fcdc 	bl	8004d04 <ld_word>
 800634c:	4603      	mov	r3, r0
 800634e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006352:	d001      	beq.n	8006358 <find_volume+0x1b8>
 8006354:	230d      	movs	r3, #13
 8006356:	e16c      	b.n	8006632 <find_volume+0x492>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 8006358:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800635a:	3334      	adds	r3, #52	; 0x34
 800635c:	3316      	adds	r3, #22
 800635e:	4618      	mov	r0, r3
 8006360:	f7fe fcd0 	bl	8004d04 <ld_word>
 8006364:	4603      	mov	r3, r0
 8006366:	64fb      	str	r3, [r7, #76]	; 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 8006368:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800636a:	2b00      	cmp	r3, #0
 800636c:	d106      	bne.n	800637c <find_volume+0x1dc>
 800636e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006370:	3334      	adds	r3, #52	; 0x34
 8006372:	3324      	adds	r3, #36	; 0x24
 8006374:	4618      	mov	r0, r3
 8006376:	f7fe fcdd 	bl	8004d34 <ld_dword>
 800637a:	64f8      	str	r0, [r7, #76]	; 0x4c
		fs->fsize = fasize;
 800637c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800637e:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8006380:	61da      	str	r2, [r3, #28]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 8006382:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006384:	f893 2044 	ldrb.w	r2, [r3, #68]	; 0x44
 8006388:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800638a:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 800638c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800638e:	789b      	ldrb	r3, [r3, #2]
 8006390:	2b01      	cmp	r3, #1
 8006392:	d005      	beq.n	80063a0 <find_volume+0x200>
 8006394:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006396:	789b      	ldrb	r3, [r3, #2]
 8006398:	2b02      	cmp	r3, #2
 800639a:	d001      	beq.n	80063a0 <find_volume+0x200>
 800639c:	230d      	movs	r3, #13
 800639e:	e148      	b.n	8006632 <find_volume+0x492>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 80063a0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80063a2:	789b      	ldrb	r3, [r3, #2]
 80063a4:	461a      	mov	r2, r3
 80063a6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80063a8:	fb02 f303 	mul.w	r3, r2, r3
 80063ac:	64fb      	str	r3, [r7, #76]	; 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 80063ae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80063b0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80063b4:	b29a      	uxth	r2, r3
 80063b6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80063b8:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 80063ba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80063bc:	895b      	ldrh	r3, [r3, #10]
 80063be:	2b00      	cmp	r3, #0
 80063c0:	d008      	beq.n	80063d4 <find_volume+0x234>
 80063c2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80063c4:	895b      	ldrh	r3, [r3, #10]
 80063c6:	461a      	mov	r2, r3
 80063c8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80063ca:	895b      	ldrh	r3, [r3, #10]
 80063cc:	3b01      	subs	r3, #1
 80063ce:	4013      	ands	r3, r2
 80063d0:	2b00      	cmp	r3, #0
 80063d2:	d001      	beq.n	80063d8 <find_volume+0x238>
 80063d4:	230d      	movs	r3, #13
 80063d6:	e12c      	b.n	8006632 <find_volume+0x492>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 80063d8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80063da:	3334      	adds	r3, #52	; 0x34
 80063dc:	3311      	adds	r3, #17
 80063de:	4618      	mov	r0, r3
 80063e0:	f7fe fc90 	bl	8004d04 <ld_word>
 80063e4:	4603      	mov	r3, r0
 80063e6:	461a      	mov	r2, r3
 80063e8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80063ea:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 80063ec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80063ee:	891b      	ldrh	r3, [r3, #8]
 80063f0:	f003 030f 	and.w	r3, r3, #15
 80063f4:	b29b      	uxth	r3, r3
 80063f6:	2b00      	cmp	r3, #0
 80063f8:	d001      	beq.n	80063fe <find_volume+0x25e>
 80063fa:	230d      	movs	r3, #13
 80063fc:	e119      	b.n	8006632 <find_volume+0x492>

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 80063fe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006400:	3334      	adds	r3, #52	; 0x34
 8006402:	3313      	adds	r3, #19
 8006404:	4618      	mov	r0, r3
 8006406:	f7fe fc7d 	bl	8004d04 <ld_word>
 800640a:	4603      	mov	r3, r0
 800640c:	64bb      	str	r3, [r7, #72]	; 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 800640e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006410:	2b00      	cmp	r3, #0
 8006412:	d106      	bne.n	8006422 <find_volume+0x282>
 8006414:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006416:	3334      	adds	r3, #52	; 0x34
 8006418:	3320      	adds	r3, #32
 800641a:	4618      	mov	r0, r3
 800641c:	f7fe fc8a 	bl	8004d34 <ld_dword>
 8006420:	64b8      	str	r0, [r7, #72]	; 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 8006422:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006424:	3334      	adds	r3, #52	; 0x34
 8006426:	330e      	adds	r3, #14
 8006428:	4618      	mov	r0, r3
 800642a:	f7fe fc6b 	bl	8004d04 <ld_word>
 800642e:	4603      	mov	r3, r0
 8006430:	85fb      	strh	r3, [r7, #46]	; 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 8006432:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8006434:	2b00      	cmp	r3, #0
 8006436:	d101      	bne.n	800643c <find_volume+0x29c>
 8006438:	230d      	movs	r3, #13
 800643a:	e0fa      	b.n	8006632 <find_volume+0x492>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 800643c:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 800643e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006440:	4413      	add	r3, r2
 8006442:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8006444:	8912      	ldrh	r2, [r2, #8]
 8006446:	0912      	lsrs	r2, r2, #4
 8006448:	b292      	uxth	r2, r2
 800644a:	4413      	add	r3, r2
 800644c:	62bb      	str	r3, [r7, #40]	; 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 800644e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8006450:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006452:	429a      	cmp	r2, r3
 8006454:	d204      	bcs.n	8006460 <find_volume+0x2c0>
 8006456:	230d      	movs	r3, #13
 8006458:	e0eb      	b.n	8006632 <find_volume+0x492>
 800645a:	bf00      	nop
 800645c:	20007cf8 	.word	0x20007cf8
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 8006460:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8006462:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006464:	1ad3      	subs	r3, r2, r3
 8006466:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8006468:	8952      	ldrh	r2, [r2, #10]
 800646a:	fbb3 f3f2 	udiv	r3, r3, r2
 800646e:	627b      	str	r3, [r7, #36]	; 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 8006470:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006472:	2b00      	cmp	r3, #0
 8006474:	d101      	bne.n	800647a <find_volume+0x2da>
 8006476:	230d      	movs	r3, #13
 8006478:	e0db      	b.n	8006632 <find_volume+0x492>
		fmt = FS_FAT32;
 800647a:	2303      	movs	r3, #3
 800647c:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 8006480:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006482:	f64f 72f5 	movw	r2, #65525	; 0xfff5
 8006486:	4293      	cmp	r3, r2
 8006488:	d802      	bhi.n	8006490 <find_volume+0x2f0>
 800648a:	2302      	movs	r3, #2
 800648c:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 8006490:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006492:	f640 72f5 	movw	r2, #4085	; 0xff5
 8006496:	4293      	cmp	r3, r2
 8006498:	d802      	bhi.n	80064a0 <find_volume+0x300>
 800649a:	2301      	movs	r3, #1
 800649c:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 80064a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80064a2:	1c9a      	adds	r2, r3, #2
 80064a4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80064a6:	619a      	str	r2, [r3, #24]
		fs->volbase = bsect;							/* Volume start sector */
 80064a8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80064aa:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80064ac:	621a      	str	r2, [r3, #32]
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 80064ae:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 80064b0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80064b2:	441a      	add	r2, r3
 80064b4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80064b6:	625a      	str	r2, [r3, #36]	; 0x24
		fs->database = bsect + sysect;					/* Data start sector */
 80064b8:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80064ba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80064bc:	441a      	add	r2, r3
 80064be:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80064c0:	62da      	str	r2, [r3, #44]	; 0x2c
		if (fmt == FS_FAT32) {
 80064c2:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80064c6:	2b03      	cmp	r3, #3
 80064c8:	d11e      	bne.n	8006508 <find_volume+0x368>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 80064ca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80064cc:	3334      	adds	r3, #52	; 0x34
 80064ce:	332a      	adds	r3, #42	; 0x2a
 80064d0:	4618      	mov	r0, r3
 80064d2:	f7fe fc17 	bl	8004d04 <ld_word>
 80064d6:	4603      	mov	r3, r0
 80064d8:	2b00      	cmp	r3, #0
 80064da:	d001      	beq.n	80064e0 <find_volume+0x340>
 80064dc:	230d      	movs	r3, #13
 80064de:	e0a8      	b.n	8006632 <find_volume+0x492>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 80064e0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80064e2:	891b      	ldrh	r3, [r3, #8]
 80064e4:	2b00      	cmp	r3, #0
 80064e6:	d001      	beq.n	80064ec <find_volume+0x34c>
 80064e8:	230d      	movs	r3, #13
 80064ea:	e0a2      	b.n	8006632 <find_volume+0x492>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 80064ec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80064ee:	3334      	adds	r3, #52	; 0x34
 80064f0:	332c      	adds	r3, #44	; 0x2c
 80064f2:	4618      	mov	r0, r3
 80064f4:	f7fe fc1e 	bl	8004d34 <ld_dword>
 80064f8:	4602      	mov	r2, r0
 80064fa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80064fc:	629a      	str	r2, [r3, #40]	; 0x28
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 80064fe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006500:	699b      	ldr	r3, [r3, #24]
 8006502:	009b      	lsls	r3, r3, #2
 8006504:	647b      	str	r3, [r7, #68]	; 0x44
 8006506:	e01f      	b.n	8006548 <find_volume+0x3a8>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 8006508:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800650a:	891b      	ldrh	r3, [r3, #8]
 800650c:	2b00      	cmp	r3, #0
 800650e:	d101      	bne.n	8006514 <find_volume+0x374>
 8006510:	230d      	movs	r3, #13
 8006512:	e08e      	b.n	8006632 <find_volume+0x492>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 8006514:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006516:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8006518:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800651a:	441a      	add	r2, r3
 800651c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800651e:	629a      	str	r2, [r3, #40]	; 0x28
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 8006520:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8006524:	2b02      	cmp	r3, #2
 8006526:	d103      	bne.n	8006530 <find_volume+0x390>
 8006528:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800652a:	699b      	ldr	r3, [r3, #24]
 800652c:	005b      	lsls	r3, r3, #1
 800652e:	e00a      	b.n	8006546 <find_volume+0x3a6>
 8006530:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006532:	699a      	ldr	r2, [r3, #24]
 8006534:	4613      	mov	r3, r2
 8006536:	005b      	lsls	r3, r3, #1
 8006538:	4413      	add	r3, r2
 800653a:	085a      	lsrs	r2, r3, #1
 800653c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800653e:	699b      	ldr	r3, [r3, #24]
 8006540:	f003 0301 	and.w	r3, r3, #1
 8006544:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 8006546:	647b      	str	r3, [r7, #68]	; 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 8006548:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800654a:	69da      	ldr	r2, [r3, #28]
 800654c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800654e:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 8006552:	0a5b      	lsrs	r3, r3, #9
 8006554:	429a      	cmp	r2, r3
 8006556:	d201      	bcs.n	800655c <find_volume+0x3bc>
 8006558:	230d      	movs	r3, #13
 800655a:	e06a      	b.n	8006632 <find_volume+0x492>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 800655c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800655e:	f04f 32ff 	mov.w	r2, #4294967295
 8006562:	615a      	str	r2, [r3, #20]
 8006564:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006566:	695a      	ldr	r2, [r3, #20]
 8006568:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800656a:	611a      	str	r2, [r3, #16]
		fs->fsi_flag = 0x80;
 800656c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800656e:	2280      	movs	r2, #128	; 0x80
 8006570:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 8006572:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8006576:	2b03      	cmp	r3, #3
 8006578:	d149      	bne.n	800660e <find_volume+0x46e>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 800657a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800657c:	3334      	adds	r3, #52	; 0x34
 800657e:	3330      	adds	r3, #48	; 0x30
 8006580:	4618      	mov	r0, r3
 8006582:	f7fe fbbf 	bl	8004d04 <ld_word>
 8006586:	4603      	mov	r3, r0
 8006588:	2b01      	cmp	r3, #1
 800658a:	d140      	bne.n	800660e <find_volume+0x46e>
			&& move_window(fs, bsect + 1) == FR_OK)
 800658c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800658e:	3301      	adds	r3, #1
 8006590:	4619      	mov	r1, r3
 8006592:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8006594:	f7fe fe98 	bl	80052c8 <move_window>
 8006598:	4603      	mov	r3, r0
 800659a:	2b00      	cmp	r3, #0
 800659c:	d137      	bne.n	800660e <find_volume+0x46e>
		{
			fs->fsi_flag = 0;
 800659e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80065a0:	2200      	movs	r2, #0
 80065a2:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 80065a4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80065a6:	3334      	adds	r3, #52	; 0x34
 80065a8:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 80065ac:	4618      	mov	r0, r3
 80065ae:	f7fe fba9 	bl	8004d04 <ld_word>
 80065b2:	4603      	mov	r3, r0
 80065b4:	461a      	mov	r2, r3
 80065b6:	f64a 2355 	movw	r3, #43605	; 0xaa55
 80065ba:	429a      	cmp	r2, r3
 80065bc:	d127      	bne.n	800660e <find_volume+0x46e>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 80065be:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80065c0:	3334      	adds	r3, #52	; 0x34
 80065c2:	4618      	mov	r0, r3
 80065c4:	f7fe fbb6 	bl	8004d34 <ld_dword>
 80065c8:	4603      	mov	r3, r0
 80065ca:	4a1c      	ldr	r2, [pc, #112]	; (800663c <find_volume+0x49c>)
 80065cc:	4293      	cmp	r3, r2
 80065ce:	d11e      	bne.n	800660e <find_volume+0x46e>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 80065d0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80065d2:	3334      	adds	r3, #52	; 0x34
 80065d4:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 80065d8:	4618      	mov	r0, r3
 80065da:	f7fe fbab 	bl	8004d34 <ld_dword>
 80065de:	4603      	mov	r3, r0
 80065e0:	4a17      	ldr	r2, [pc, #92]	; (8006640 <find_volume+0x4a0>)
 80065e2:	4293      	cmp	r3, r2
 80065e4:	d113      	bne.n	800660e <find_volume+0x46e>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 80065e6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80065e8:	3334      	adds	r3, #52	; 0x34
 80065ea:	f503 73f4 	add.w	r3, r3, #488	; 0x1e8
 80065ee:	4618      	mov	r0, r3
 80065f0:	f7fe fba0 	bl	8004d34 <ld_dword>
 80065f4:	4602      	mov	r2, r0
 80065f6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80065f8:	615a      	str	r2, [r3, #20]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 80065fa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80065fc:	3334      	adds	r3, #52	; 0x34
 80065fe:	f503 73f6 	add.w	r3, r3, #492	; 0x1ec
 8006602:	4618      	mov	r0, r3
 8006604:	f7fe fb96 	bl	8004d34 <ld_dword>
 8006608:	4602      	mov	r2, r0
 800660a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800660c:	611a      	str	r2, [r3, #16]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 800660e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006610:	f897 2057 	ldrb.w	r2, [r7, #87]	; 0x57
 8006614:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 8006616:	4b0b      	ldr	r3, [pc, #44]	; (8006644 <find_volume+0x4a4>)
 8006618:	881b      	ldrh	r3, [r3, #0]
 800661a:	3301      	adds	r3, #1
 800661c:	b29a      	uxth	r2, r3
 800661e:	4b09      	ldr	r3, [pc, #36]	; (8006644 <find_volume+0x4a4>)
 8006620:	801a      	strh	r2, [r3, #0]
 8006622:	4b08      	ldr	r3, [pc, #32]	; (8006644 <find_volume+0x4a4>)
 8006624:	881a      	ldrh	r2, [r3, #0]
 8006626:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006628:	80da      	strh	r2, [r3, #6]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 800662a:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800662c:	f7fe fde4 	bl	80051f8 <clear_lock>
#endif
	return FR_OK;
 8006630:	2300      	movs	r3, #0
}
 8006632:	4618      	mov	r0, r3
 8006634:	3758      	adds	r7, #88	; 0x58
 8006636:	46bd      	mov	sp, r7
 8006638:	bd80      	pop	{r7, pc}
 800663a:	bf00      	nop
 800663c:	41615252 	.word	0x41615252
 8006640:	61417272 	.word	0x61417272
 8006644:	20007cfc 	.word	0x20007cfc

08006648 <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 8006648:	b580      	push	{r7, lr}
 800664a:	b084      	sub	sp, #16
 800664c:	af00      	add	r7, sp, #0
 800664e:	6078      	str	r0, [r7, #4]
 8006650:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 8006652:	2309      	movs	r3, #9
 8006654:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 8006656:	687b      	ldr	r3, [r7, #4]
 8006658:	2b00      	cmp	r3, #0
 800665a:	d02e      	beq.n	80066ba <validate+0x72>
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	681b      	ldr	r3, [r3, #0]
 8006660:	2b00      	cmp	r3, #0
 8006662:	d02a      	beq.n	80066ba <validate+0x72>
 8006664:	687b      	ldr	r3, [r7, #4]
 8006666:	681b      	ldr	r3, [r3, #0]
 8006668:	781b      	ldrb	r3, [r3, #0]
 800666a:	2b00      	cmp	r3, #0
 800666c:	d025      	beq.n	80066ba <validate+0x72>
 800666e:	687b      	ldr	r3, [r7, #4]
 8006670:	889a      	ldrh	r2, [r3, #4]
 8006672:	687b      	ldr	r3, [r7, #4]
 8006674:	681b      	ldr	r3, [r3, #0]
 8006676:	88db      	ldrh	r3, [r3, #6]
 8006678:	429a      	cmp	r2, r3
 800667a:	d11e      	bne.n	80066ba <validate+0x72>
#if _FS_REENTRANT
		if (lock_fs(obj->fs)) {	/* Obtain the filesystem object */
 800667c:	687b      	ldr	r3, [r7, #4]
 800667e:	681b      	ldr	r3, [r3, #0]
 8006680:	4618      	mov	r0, r3
 8006682:	f7fe fc3f 	bl	8004f04 <lock_fs>
 8006686:	4603      	mov	r3, r0
 8006688:	2b00      	cmp	r3, #0
 800668a:	d014      	beq.n	80066b6 <validate+0x6e>
			if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	681b      	ldr	r3, [r3, #0]
 8006690:	785b      	ldrb	r3, [r3, #1]
 8006692:	4618      	mov	r0, r3
 8006694:	f7fe fa98 	bl	8004bc8 <disk_status>
 8006698:	4603      	mov	r3, r0
 800669a:	f003 0301 	and.w	r3, r3, #1
 800669e:	2b00      	cmp	r3, #0
 80066a0:	d102      	bne.n	80066a8 <validate+0x60>
				res = FR_OK;
 80066a2:	2300      	movs	r3, #0
 80066a4:	73fb      	strb	r3, [r7, #15]
 80066a6:	e008      	b.n	80066ba <validate+0x72>
			} else {
				unlock_fs(obj->fs, FR_OK);
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	681b      	ldr	r3, [r3, #0]
 80066ac:	2100      	movs	r1, #0
 80066ae:	4618      	mov	r0, r3
 80066b0:	f7fe fc3e 	bl	8004f30 <unlock_fs>
 80066b4:	e001      	b.n	80066ba <validate+0x72>
			}
		} else {
			res = FR_TIMEOUT;
 80066b6:	230f      	movs	r3, #15
 80066b8:	73fb      	strb	r3, [r7, #15]
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
			res = FR_OK;
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 80066ba:	7bfb      	ldrb	r3, [r7, #15]
 80066bc:	2b00      	cmp	r3, #0
 80066be:	d102      	bne.n	80066c6 <validate+0x7e>
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	681b      	ldr	r3, [r3, #0]
 80066c4:	e000      	b.n	80066c8 <validate+0x80>
 80066c6:	2300      	movs	r3, #0
 80066c8:	683a      	ldr	r2, [r7, #0]
 80066ca:	6013      	str	r3, [r2, #0]
	return res;
 80066cc:	7bfb      	ldrb	r3, [r7, #15]
}
 80066ce:	4618      	mov	r0, r3
 80066d0:	3710      	adds	r7, #16
 80066d2:	46bd      	mov	sp, r7
 80066d4:	bd80      	pop	{r7, pc}
	...

080066d8 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 80066d8:	b580      	push	{r7, lr}
 80066da:	b088      	sub	sp, #32
 80066dc:	af00      	add	r7, sp, #0
 80066de:	60f8      	str	r0, [r7, #12]
 80066e0:	60b9      	str	r1, [r7, #8]
 80066e2:	4613      	mov	r3, r2
 80066e4:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 80066e6:	68bb      	ldr	r3, [r7, #8]
 80066e8:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 80066ea:	f107 0310 	add.w	r3, r7, #16
 80066ee:	4618      	mov	r0, r3
 80066f0:	f7ff fcbb 	bl	800606a <get_ldnumber>
 80066f4:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 80066f6:	69fb      	ldr	r3, [r7, #28]
 80066f8:	2b00      	cmp	r3, #0
 80066fa:	da01      	bge.n	8006700 <f_mount+0x28>
 80066fc:	230b      	movs	r3, #11
 80066fe:	e048      	b.n	8006792 <f_mount+0xba>
	cfs = FatFs[vol];					/* Pointer to fs object */
 8006700:	4a26      	ldr	r2, [pc, #152]	; (800679c <f_mount+0xc4>)
 8006702:	69fb      	ldr	r3, [r7, #28]
 8006704:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006708:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 800670a:	69bb      	ldr	r3, [r7, #24]
 800670c:	2b00      	cmp	r3, #0
 800670e:	d00f      	beq.n	8006730 <f_mount+0x58>
#if _FS_LOCK != 0
		clear_lock(cfs);
 8006710:	69b8      	ldr	r0, [r7, #24]
 8006712:	f7fe fd71 	bl	80051f8 <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
 8006716:	69bb      	ldr	r3, [r7, #24]
 8006718:	68db      	ldr	r3, [r3, #12]
 800671a:	4618      	mov	r0, r3
 800671c:	f000 fd9a 	bl	8007254 <ff_del_syncobj>
 8006720:	4603      	mov	r3, r0
 8006722:	2b00      	cmp	r3, #0
 8006724:	d101      	bne.n	800672a <f_mount+0x52>
 8006726:	2302      	movs	r3, #2
 8006728:	e033      	b.n	8006792 <f_mount+0xba>
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 800672a:	69bb      	ldr	r3, [r7, #24]
 800672c:	2200      	movs	r2, #0
 800672e:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 8006730:	68fb      	ldr	r3, [r7, #12]
 8006732:	2b00      	cmp	r3, #0
 8006734:	d00f      	beq.n	8006756 <f_mount+0x7e>
		fs->fs_type = 0;				/* Clear new fs object */
 8006736:	68fb      	ldr	r3, [r7, #12]
 8006738:	2200      	movs	r2, #0
 800673a:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
 800673c:	69fb      	ldr	r3, [r7, #28]
 800673e:	b2da      	uxtb	r2, r3
 8006740:	68fb      	ldr	r3, [r7, #12]
 8006742:	330c      	adds	r3, #12
 8006744:	4619      	mov	r1, r3
 8006746:	4610      	mov	r0, r2
 8006748:	f000 fd69 	bl	800721e <ff_cre_syncobj>
 800674c:	4603      	mov	r3, r0
 800674e:	2b00      	cmp	r3, #0
 8006750:	d101      	bne.n	8006756 <f_mount+0x7e>
 8006752:	2302      	movs	r3, #2
 8006754:	e01d      	b.n	8006792 <f_mount+0xba>
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 8006756:	68fa      	ldr	r2, [r7, #12]
 8006758:	4910      	ldr	r1, [pc, #64]	; (800679c <f_mount+0xc4>)
 800675a:	69fb      	ldr	r3, [r7, #28]
 800675c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 8006760:	68fb      	ldr	r3, [r7, #12]
 8006762:	2b00      	cmp	r3, #0
 8006764:	d002      	beq.n	800676c <f_mount+0x94>
 8006766:	79fb      	ldrb	r3, [r7, #7]
 8006768:	2b01      	cmp	r3, #1
 800676a:	d001      	beq.n	8006770 <f_mount+0x98>
 800676c:	2300      	movs	r3, #0
 800676e:	e010      	b.n	8006792 <f_mount+0xba>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 8006770:	f107 010c 	add.w	r1, r7, #12
 8006774:	f107 0308 	add.w	r3, r7, #8
 8006778:	2200      	movs	r2, #0
 800677a:	4618      	mov	r0, r3
 800677c:	f7ff fd10 	bl	80061a0 <find_volume>
 8006780:	4603      	mov	r3, r0
 8006782:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 8006784:	68fb      	ldr	r3, [r7, #12]
 8006786:	7dfa      	ldrb	r2, [r7, #23]
 8006788:	4611      	mov	r1, r2
 800678a:	4618      	mov	r0, r3
 800678c:	f7fe fbd0 	bl	8004f30 <unlock_fs>
 8006790:	7dfb      	ldrb	r3, [r7, #23]
}
 8006792:	4618      	mov	r0, r3
 8006794:	3720      	adds	r7, #32
 8006796:	46bd      	mov	sp, r7
 8006798:	bd80      	pop	{r7, pc}
 800679a:	bf00      	nop
 800679c:	20007cf8 	.word	0x20007cf8

080067a0 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 80067a0:	b580      	push	{r7, lr}
 80067a2:	b098      	sub	sp, #96	; 0x60
 80067a4:	af00      	add	r7, sp, #0
 80067a6:	60f8      	str	r0, [r7, #12]
 80067a8:	60b9      	str	r1, [r7, #8]
 80067aa:	4613      	mov	r3, r2
 80067ac:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 80067ae:	68fb      	ldr	r3, [r7, #12]
 80067b0:	2b00      	cmp	r3, #0
 80067b2:	d101      	bne.n	80067b8 <f_open+0x18>
 80067b4:	2309      	movs	r3, #9
 80067b6:	e1b4      	b.n	8006b22 <f_open+0x382>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 80067b8:	79fb      	ldrb	r3, [r7, #7]
 80067ba:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80067be:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 80067c0:	79fa      	ldrb	r2, [r7, #7]
 80067c2:	f107 0110 	add.w	r1, r7, #16
 80067c6:	f107 0308 	add.w	r3, r7, #8
 80067ca:	4618      	mov	r0, r3
 80067cc:	f7ff fce8 	bl	80061a0 <find_volume>
 80067d0:	4603      	mov	r3, r0
 80067d2:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
	if (res == FR_OK) {
 80067d6:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80067da:	2b00      	cmp	r3, #0
 80067dc:	f040 8191 	bne.w	8006b02 <f_open+0x362>
		dj.obj.fs = fs;
 80067e0:	693b      	ldr	r3, [r7, #16]
 80067e2:	617b      	str	r3, [r7, #20]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 80067e4:	68ba      	ldr	r2, [r7, #8]
 80067e6:	f107 0314 	add.w	r3, r7, #20
 80067ea:	4611      	mov	r1, r2
 80067ec:	4618      	mov	r0, r3
 80067ee:	f7ff fbcb 	bl	8005f88 <follow_path>
 80067f2:	4603      	mov	r3, r0
 80067f4:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 80067f8:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80067fc:	2b00      	cmp	r3, #0
 80067fe:	d11a      	bne.n	8006836 <f_open+0x96>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 8006800:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 8006804:	b25b      	sxtb	r3, r3
 8006806:	2b00      	cmp	r3, #0
 8006808:	da03      	bge.n	8006812 <f_open+0x72>
				res = FR_INVALID_NAME;
 800680a:	2306      	movs	r3, #6
 800680c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 8006810:	e011      	b.n	8006836 <f_open+0x96>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8006812:	79fb      	ldrb	r3, [r7, #7]
 8006814:	f023 0301 	bic.w	r3, r3, #1
 8006818:	2b00      	cmp	r3, #0
 800681a:	bf14      	ite	ne
 800681c:	2301      	movne	r3, #1
 800681e:	2300      	moveq	r3, #0
 8006820:	b2db      	uxtb	r3, r3
 8006822:	461a      	mov	r2, r3
 8006824:	f107 0314 	add.w	r3, r7, #20
 8006828:	4611      	mov	r1, r2
 800682a:	4618      	mov	r0, r3
 800682c:	f7fe fb9c 	bl	8004f68 <chk_lock>
 8006830:	4603      	mov	r3, r0
 8006832:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 8006836:	79fb      	ldrb	r3, [r7, #7]
 8006838:	f003 031c 	and.w	r3, r3, #28
 800683c:	2b00      	cmp	r3, #0
 800683e:	d07f      	beq.n	8006940 <f_open+0x1a0>
			if (res != FR_OK) {					/* No file, create new */
 8006840:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8006844:	2b00      	cmp	r3, #0
 8006846:	d017      	beq.n	8006878 <f_open+0xd8>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 8006848:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800684c:	2b04      	cmp	r3, #4
 800684e:	d10e      	bne.n	800686e <f_open+0xce>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 8006850:	f7fe fbe6 	bl	8005020 <enq_lock>
 8006854:	4603      	mov	r3, r0
 8006856:	2b00      	cmp	r3, #0
 8006858:	d006      	beq.n	8006868 <f_open+0xc8>
 800685a:	f107 0314 	add.w	r3, r7, #20
 800685e:	4618      	mov	r0, r3
 8006860:	f7ff facb 	bl	8005dfa <dir_register>
 8006864:	4603      	mov	r3, r0
 8006866:	e000      	b.n	800686a <f_open+0xca>
 8006868:	2312      	movs	r3, #18
 800686a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 800686e:	79fb      	ldrb	r3, [r7, #7]
 8006870:	f043 0308 	orr.w	r3, r3, #8
 8006874:	71fb      	strb	r3, [r7, #7]
 8006876:	e010      	b.n	800689a <f_open+0xfa>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 8006878:	7ebb      	ldrb	r3, [r7, #26]
 800687a:	f003 0311 	and.w	r3, r3, #17
 800687e:	2b00      	cmp	r3, #0
 8006880:	d003      	beq.n	800688a <f_open+0xea>
					res = FR_DENIED;
 8006882:	2307      	movs	r3, #7
 8006884:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 8006888:	e007      	b.n	800689a <f_open+0xfa>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 800688a:	79fb      	ldrb	r3, [r7, #7]
 800688c:	f003 0304 	and.w	r3, r3, #4
 8006890:	2b00      	cmp	r3, #0
 8006892:	d002      	beq.n	800689a <f_open+0xfa>
 8006894:	2308      	movs	r3, #8
 8006896:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 800689a:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800689e:	2b00      	cmp	r3, #0
 80068a0:	d168      	bne.n	8006974 <f_open+0x1d4>
 80068a2:	79fb      	ldrb	r3, [r7, #7]
 80068a4:	f003 0308 	and.w	r3, r3, #8
 80068a8:	2b00      	cmp	r3, #0
 80068aa:	d063      	beq.n	8006974 <f_open+0x1d4>
				dw = GET_FATTIME();
 80068ac:	f7fe f92c 	bl	8004b08 <get_fattime>
 80068b0:	6538      	str	r0, [r7, #80]	; 0x50
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 80068b2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80068b4:	330e      	adds	r3, #14
 80068b6:	6d39      	ldr	r1, [r7, #80]	; 0x50
 80068b8:	4618      	mov	r0, r3
 80068ba:	f7fe fa79 	bl	8004db0 <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 80068be:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80068c0:	3316      	adds	r3, #22
 80068c2:	6d39      	ldr	r1, [r7, #80]	; 0x50
 80068c4:	4618      	mov	r0, r3
 80068c6:	f7fe fa73 	bl	8004db0 <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 80068ca:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80068cc:	330b      	adds	r3, #11
 80068ce:	2220      	movs	r2, #32
 80068d0:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 80068d2:	693b      	ldr	r3, [r7, #16]
 80068d4:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80068d6:	4611      	mov	r1, r2
 80068d8:	4618      	mov	r0, r3
 80068da:	f7ff f9fa 	bl	8005cd2 <ld_clust>
 80068de:	64f8      	str	r0, [r7, #76]	; 0x4c
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 80068e0:	693b      	ldr	r3, [r7, #16]
 80068e2:	6b79      	ldr	r1, [r7, #52]	; 0x34
 80068e4:	2200      	movs	r2, #0
 80068e6:	4618      	mov	r0, r3
 80068e8:	f7ff fa12 	bl	8005d10 <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 80068ec:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80068ee:	331c      	adds	r3, #28
 80068f0:	2100      	movs	r1, #0
 80068f2:	4618      	mov	r0, r3
 80068f4:	f7fe fa5c 	bl	8004db0 <st_dword>
					fs->wflag = 1;
 80068f8:	693b      	ldr	r3, [r7, #16]
 80068fa:	2201      	movs	r2, #1
 80068fc:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 80068fe:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006900:	2b00      	cmp	r3, #0
 8006902:	d037      	beq.n	8006974 <f_open+0x1d4>
						dw = fs->winsect;
 8006904:	693b      	ldr	r3, [r7, #16]
 8006906:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006908:	653b      	str	r3, [r7, #80]	; 0x50
						res = remove_chain(&dj.obj, cl, 0);
 800690a:	f107 0314 	add.w	r3, r7, #20
 800690e:	2200      	movs	r2, #0
 8006910:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 8006912:	4618      	mov	r0, r3
 8006914:	f7fe ff25 	bl	8005762 <remove_chain>
 8006918:	4603      	mov	r3, r0
 800691a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
						if (res == FR_OK) {
 800691e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8006922:	2b00      	cmp	r3, #0
 8006924:	d126      	bne.n	8006974 <f_open+0x1d4>
							res = move_window(fs, dw);
 8006926:	693b      	ldr	r3, [r7, #16]
 8006928:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800692a:	4618      	mov	r0, r3
 800692c:	f7fe fccc 	bl	80052c8 <move_window>
 8006930:	4603      	mov	r3, r0
 8006932:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 8006936:	693b      	ldr	r3, [r7, #16]
 8006938:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800693a:	3a01      	subs	r2, #1
 800693c:	611a      	str	r2, [r3, #16]
 800693e:	e019      	b.n	8006974 <f_open+0x1d4>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 8006940:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8006944:	2b00      	cmp	r3, #0
 8006946:	d115      	bne.n	8006974 <f_open+0x1d4>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 8006948:	7ebb      	ldrb	r3, [r7, #26]
 800694a:	f003 0310 	and.w	r3, r3, #16
 800694e:	2b00      	cmp	r3, #0
 8006950:	d003      	beq.n	800695a <f_open+0x1ba>
					res = FR_NO_FILE;
 8006952:	2304      	movs	r3, #4
 8006954:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 8006958:	e00c      	b.n	8006974 <f_open+0x1d4>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 800695a:	79fb      	ldrb	r3, [r7, #7]
 800695c:	f003 0302 	and.w	r3, r3, #2
 8006960:	2b00      	cmp	r3, #0
 8006962:	d007      	beq.n	8006974 <f_open+0x1d4>
 8006964:	7ebb      	ldrb	r3, [r7, #26]
 8006966:	f003 0301 	and.w	r3, r3, #1
 800696a:	2b00      	cmp	r3, #0
 800696c:	d002      	beq.n	8006974 <f_open+0x1d4>
						res = FR_DENIED;
 800696e:	2307      	movs	r3, #7
 8006970:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
					}
				}
			}
		}
		if (res == FR_OK) {
 8006974:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8006978:	2b00      	cmp	r3, #0
 800697a:	d128      	bne.n	80069ce <f_open+0x22e>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 800697c:	79fb      	ldrb	r3, [r7, #7]
 800697e:	f003 0308 	and.w	r3, r3, #8
 8006982:	2b00      	cmp	r3, #0
 8006984:	d003      	beq.n	800698e <f_open+0x1ee>
				mode |= FA_MODIFIED;
 8006986:	79fb      	ldrb	r3, [r7, #7]
 8006988:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800698c:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 800698e:	693b      	ldr	r3, [r7, #16]
 8006990:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006992:	68fb      	ldr	r3, [r7, #12]
 8006994:	625a      	str	r2, [r3, #36]	; 0x24
			fp->dir_ptr = dj.dir;
 8006996:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8006998:	68fb      	ldr	r3, [r7, #12]
 800699a:	629a      	str	r2, [r3, #40]	; 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800699c:	79fb      	ldrb	r3, [r7, #7]
 800699e:	f023 0301 	bic.w	r3, r3, #1
 80069a2:	2b00      	cmp	r3, #0
 80069a4:	bf14      	ite	ne
 80069a6:	2301      	movne	r3, #1
 80069a8:	2300      	moveq	r3, #0
 80069aa:	b2db      	uxtb	r3, r3
 80069ac:	461a      	mov	r2, r3
 80069ae:	f107 0314 	add.w	r3, r7, #20
 80069b2:	4611      	mov	r1, r2
 80069b4:	4618      	mov	r0, r3
 80069b6:	f7fe fb55 	bl	8005064 <inc_lock>
 80069ba:	4602      	mov	r2, r0
 80069bc:	68fb      	ldr	r3, [r7, #12]
 80069be:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 80069c0:	68fb      	ldr	r3, [r7, #12]
 80069c2:	691b      	ldr	r3, [r3, #16]
 80069c4:	2b00      	cmp	r3, #0
 80069c6:	d102      	bne.n	80069ce <f_open+0x22e>
 80069c8:	2302      	movs	r3, #2
 80069ca:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				}
			}
		}
#endif

		if (res == FR_OK) {
 80069ce:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80069d2:	2b00      	cmp	r3, #0
 80069d4:	f040 8095 	bne.w	8006b02 <f_open+0x362>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 80069d8:	693b      	ldr	r3, [r7, #16]
 80069da:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80069dc:	4611      	mov	r1, r2
 80069de:	4618      	mov	r0, r3
 80069e0:	f7ff f977 	bl	8005cd2 <ld_clust>
 80069e4:	4602      	mov	r2, r0
 80069e6:	68fb      	ldr	r3, [r7, #12]
 80069e8:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 80069ea:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80069ec:	331c      	adds	r3, #28
 80069ee:	4618      	mov	r0, r3
 80069f0:	f7fe f9a0 	bl	8004d34 <ld_dword>
 80069f4:	4602      	mov	r2, r0
 80069f6:	68fb      	ldr	r3, [r7, #12]
 80069f8:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 80069fa:	68fb      	ldr	r3, [r7, #12]
 80069fc:	2200      	movs	r2, #0
 80069fe:	62da      	str	r2, [r3, #44]	; 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 8006a00:	693a      	ldr	r2, [r7, #16]
 8006a02:	68fb      	ldr	r3, [r7, #12]
 8006a04:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 8006a06:	693b      	ldr	r3, [r7, #16]
 8006a08:	88da      	ldrh	r2, [r3, #6]
 8006a0a:	68fb      	ldr	r3, [r7, #12]
 8006a0c:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 8006a0e:	68fb      	ldr	r3, [r7, #12]
 8006a10:	79fa      	ldrb	r2, [r7, #7]
 8006a12:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 8006a14:	68fb      	ldr	r3, [r7, #12]
 8006a16:	2200      	movs	r2, #0
 8006a18:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 8006a1a:	68fb      	ldr	r3, [r7, #12]
 8006a1c:	2200      	movs	r2, #0
 8006a1e:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 8006a20:	68fb      	ldr	r3, [r7, #12]
 8006a22:	2200      	movs	r2, #0
 8006a24:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 8006a26:	68fb      	ldr	r3, [r7, #12]
 8006a28:	3330      	adds	r3, #48	; 0x30
 8006a2a:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006a2e:	2100      	movs	r1, #0
 8006a30:	4618      	mov	r0, r3
 8006a32:	f7fe fa0a 	bl	8004e4a <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 8006a36:	79fb      	ldrb	r3, [r7, #7]
 8006a38:	f003 0320 	and.w	r3, r3, #32
 8006a3c:	2b00      	cmp	r3, #0
 8006a3e:	d060      	beq.n	8006b02 <f_open+0x362>
 8006a40:	68fb      	ldr	r3, [r7, #12]
 8006a42:	68db      	ldr	r3, [r3, #12]
 8006a44:	2b00      	cmp	r3, #0
 8006a46:	d05c      	beq.n	8006b02 <f_open+0x362>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 8006a48:	68fb      	ldr	r3, [r7, #12]
 8006a4a:	68da      	ldr	r2, [r3, #12]
 8006a4c:	68fb      	ldr	r3, [r7, #12]
 8006a4e:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 8006a50:	693b      	ldr	r3, [r7, #16]
 8006a52:	895b      	ldrh	r3, [r3, #10]
 8006a54:	025b      	lsls	r3, r3, #9
 8006a56:	64bb      	str	r3, [r7, #72]	; 0x48
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 8006a58:	68fb      	ldr	r3, [r7, #12]
 8006a5a:	689b      	ldr	r3, [r3, #8]
 8006a5c:	65bb      	str	r3, [r7, #88]	; 0x58
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 8006a5e:	68fb      	ldr	r3, [r7, #12]
 8006a60:	68db      	ldr	r3, [r3, #12]
 8006a62:	657b      	str	r3, [r7, #84]	; 0x54
 8006a64:	e016      	b.n	8006a94 <f_open+0x2f4>
					clst = get_fat(&fp->obj, clst);
 8006a66:	68fb      	ldr	r3, [r7, #12]
 8006a68:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8006a6a:	4618      	mov	r0, r3
 8006a6c:	f7fe fce7 	bl	800543e <get_fat>
 8006a70:	65b8      	str	r0, [r7, #88]	; 0x58
					if (clst <= 1) res = FR_INT_ERR;
 8006a72:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8006a74:	2b01      	cmp	r3, #1
 8006a76:	d802      	bhi.n	8006a7e <f_open+0x2de>
 8006a78:	2302      	movs	r3, #2
 8006a7a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 8006a7e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8006a80:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006a84:	d102      	bne.n	8006a8c <f_open+0x2ec>
 8006a86:	2301      	movs	r3, #1
 8006a88:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 8006a8c:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8006a8e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006a90:	1ad3      	subs	r3, r2, r3
 8006a92:	657b      	str	r3, [r7, #84]	; 0x54
 8006a94:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8006a98:	2b00      	cmp	r3, #0
 8006a9a:	d103      	bne.n	8006aa4 <f_open+0x304>
 8006a9c:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8006a9e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006aa0:	429a      	cmp	r2, r3
 8006aa2:	d8e0      	bhi.n	8006a66 <f_open+0x2c6>
				}
				fp->clust = clst;
 8006aa4:	68fb      	ldr	r3, [r7, #12]
 8006aa6:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8006aa8:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 8006aaa:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8006aae:	2b00      	cmp	r3, #0
 8006ab0:	d127      	bne.n	8006b02 <f_open+0x362>
 8006ab2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006ab4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006ab8:	2b00      	cmp	r3, #0
 8006aba:	d022      	beq.n	8006b02 <f_open+0x362>
					if ((sc = clust2sect(fs, clst)) == 0) {
 8006abc:	693b      	ldr	r3, [r7, #16]
 8006abe:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8006ac0:	4618      	mov	r0, r3
 8006ac2:	f7fe fc9d 	bl	8005400 <clust2sect>
 8006ac6:	6478      	str	r0, [r7, #68]	; 0x44
 8006ac8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006aca:	2b00      	cmp	r3, #0
 8006acc:	d103      	bne.n	8006ad6 <f_open+0x336>
						res = FR_INT_ERR;
 8006ace:	2302      	movs	r3, #2
 8006ad0:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 8006ad4:	e015      	b.n	8006b02 <f_open+0x362>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 8006ad6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006ad8:	0a5a      	lsrs	r2, r3, #9
 8006ada:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006adc:	441a      	add	r2, r3
 8006ade:	68fb      	ldr	r3, [r7, #12]
 8006ae0:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 8006ae2:	693b      	ldr	r3, [r7, #16]
 8006ae4:	7858      	ldrb	r0, [r3, #1]
 8006ae6:	68fb      	ldr	r3, [r7, #12]
 8006ae8:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8006aec:	68fb      	ldr	r3, [r7, #12]
 8006aee:	6a1a      	ldr	r2, [r3, #32]
 8006af0:	2301      	movs	r3, #1
 8006af2:	f7fe f8a9 	bl	8004c48 <disk_read>
 8006af6:	4603      	mov	r3, r0
 8006af8:	2b00      	cmp	r3, #0
 8006afa:	d002      	beq.n	8006b02 <f_open+0x362>
 8006afc:	2301      	movs	r3, #1
 8006afe:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 8006b02:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8006b06:	2b00      	cmp	r3, #0
 8006b08:	d002      	beq.n	8006b10 <f_open+0x370>
 8006b0a:	68fb      	ldr	r3, [r7, #12]
 8006b0c:	2200      	movs	r2, #0
 8006b0e:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 8006b10:	693b      	ldr	r3, [r7, #16]
 8006b12:	f897 205f 	ldrb.w	r2, [r7, #95]	; 0x5f
 8006b16:	4611      	mov	r1, r2
 8006b18:	4618      	mov	r0, r3
 8006b1a:	f7fe fa09 	bl	8004f30 <unlock_fs>
 8006b1e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
}
 8006b22:	4618      	mov	r0, r3
 8006b24:	3760      	adds	r7, #96	; 0x60
 8006b26:	46bd      	mov	sp, r7
 8006b28:	bd80      	pop	{r7, pc}

08006b2a <f_read>:
	FIL* fp, 	/* Pointer to the file object */
	void* buff,	/* Pointer to data buffer */
	UINT btr,	/* Number of bytes to read */
	UINT* br	/* Pointer to number of bytes read */
)
{
 8006b2a:	b580      	push	{r7, lr}
 8006b2c:	b08e      	sub	sp, #56	; 0x38
 8006b2e:	af00      	add	r7, sp, #0
 8006b30:	60f8      	str	r0, [r7, #12]
 8006b32:	60b9      	str	r1, [r7, #8]
 8006b34:	607a      	str	r2, [r7, #4]
 8006b36:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	FSIZE_t remain;
	UINT rcnt, cc, csect;
	BYTE *rbuff = (BYTE*)buff;
 8006b38:	68bb      	ldr	r3, [r7, #8]
 8006b3a:	627b      	str	r3, [r7, #36]	; 0x24


	*br = 0;	/* Clear read byte counter */
 8006b3c:	683b      	ldr	r3, [r7, #0]
 8006b3e:	2200      	movs	r2, #0
 8006b40:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);				/* Check validity of the file object */
 8006b42:	68fb      	ldr	r3, [r7, #12]
 8006b44:	f107 0214 	add.w	r2, r7, #20
 8006b48:	4611      	mov	r1, r2
 8006b4a:	4618      	mov	r0, r3
 8006b4c:	f7ff fd7c 	bl	8006648 <validate>
 8006b50:	4603      	mov	r3, r0
 8006b52:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 8006b56:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8006b5a:	2b00      	cmp	r3, #0
 8006b5c:	d107      	bne.n	8006b6e <f_read+0x44>
 8006b5e:	68fb      	ldr	r3, [r7, #12]
 8006b60:	7d5b      	ldrb	r3, [r3, #21]
 8006b62:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 8006b66:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8006b6a:	2b00      	cmp	r3, #0
 8006b6c:	d009      	beq.n	8006b82 <f_read+0x58>
 8006b6e:	697b      	ldr	r3, [r7, #20]
 8006b70:	f897 2037 	ldrb.w	r2, [r7, #55]	; 0x37
 8006b74:	4611      	mov	r1, r2
 8006b76:	4618      	mov	r0, r3
 8006b78:	f7fe f9da 	bl	8004f30 <unlock_fs>
 8006b7c:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8006b80:	e13d      	b.n	8006dfe <f_read+0x2d4>
	if (!(fp->flag & FA_READ)) LEAVE_FF(fs, FR_DENIED); /* Check access mode */
 8006b82:	68fb      	ldr	r3, [r7, #12]
 8006b84:	7d1b      	ldrb	r3, [r3, #20]
 8006b86:	f003 0301 	and.w	r3, r3, #1
 8006b8a:	2b00      	cmp	r3, #0
 8006b8c:	d106      	bne.n	8006b9c <f_read+0x72>
 8006b8e:	697b      	ldr	r3, [r7, #20]
 8006b90:	2107      	movs	r1, #7
 8006b92:	4618      	mov	r0, r3
 8006b94:	f7fe f9cc 	bl	8004f30 <unlock_fs>
 8006b98:	2307      	movs	r3, #7
 8006b9a:	e130      	b.n	8006dfe <f_read+0x2d4>
	remain = fp->obj.objsize - fp->fptr;
 8006b9c:	68fb      	ldr	r3, [r7, #12]
 8006b9e:	68da      	ldr	r2, [r3, #12]
 8006ba0:	68fb      	ldr	r3, [r7, #12]
 8006ba2:	699b      	ldr	r3, [r3, #24]
 8006ba4:	1ad3      	subs	r3, r2, r3
 8006ba6:	623b      	str	r3, [r7, #32]
	if (btr > remain) btr = (UINT)remain;		/* Truncate btr by remaining bytes */
 8006ba8:	687a      	ldr	r2, [r7, #4]
 8006baa:	6a3b      	ldr	r3, [r7, #32]
 8006bac:	429a      	cmp	r2, r3
 8006bae:	f240 811c 	bls.w	8006dea <f_read+0x2c0>
 8006bb2:	6a3b      	ldr	r3, [r7, #32]
 8006bb4:	607b      	str	r3, [r7, #4]

	for ( ;  btr;								/* Repeat until all data read */
 8006bb6:	e118      	b.n	8006dea <f_read+0x2c0>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
		if (fp->fptr % SS(fs) == 0) {			/* On the sector boundary? */
 8006bb8:	68fb      	ldr	r3, [r7, #12]
 8006bba:	699b      	ldr	r3, [r3, #24]
 8006bbc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006bc0:	2b00      	cmp	r3, #0
 8006bc2:	f040 80e4 	bne.w	8006d8e <f_read+0x264>
			csect = (UINT)(fp->fptr / SS(fs) & (fs->csize - 1));	/* Sector offset in the cluster */
 8006bc6:	68fb      	ldr	r3, [r7, #12]
 8006bc8:	699b      	ldr	r3, [r3, #24]
 8006bca:	0a5b      	lsrs	r3, r3, #9
 8006bcc:	697a      	ldr	r2, [r7, #20]
 8006bce:	8952      	ldrh	r2, [r2, #10]
 8006bd0:	3a01      	subs	r2, #1
 8006bd2:	4013      	ands	r3, r2
 8006bd4:	61fb      	str	r3, [r7, #28]
			if (csect == 0) {					/* On the cluster boundary? */
 8006bd6:	69fb      	ldr	r3, [r7, #28]
 8006bd8:	2b00      	cmp	r3, #0
 8006bda:	d139      	bne.n	8006c50 <f_read+0x126>
				if (fp->fptr == 0) {			/* On the top of the file? */
 8006bdc:	68fb      	ldr	r3, [r7, #12]
 8006bde:	699b      	ldr	r3, [r3, #24]
 8006be0:	2b00      	cmp	r3, #0
 8006be2:	d103      	bne.n	8006bec <f_read+0xc2>
					clst = fp->obj.sclust;		/* Follow cluster chain from the origin */
 8006be4:	68fb      	ldr	r3, [r7, #12]
 8006be6:	689b      	ldr	r3, [r3, #8]
 8006be8:	633b      	str	r3, [r7, #48]	; 0x30
 8006bea:	e013      	b.n	8006c14 <f_read+0xea>
				} else {						/* Middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 8006bec:	68fb      	ldr	r3, [r7, #12]
 8006bee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006bf0:	2b00      	cmp	r3, #0
 8006bf2:	d007      	beq.n	8006c04 <f_read+0xda>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 8006bf4:	68fb      	ldr	r3, [r7, #12]
 8006bf6:	699b      	ldr	r3, [r3, #24]
 8006bf8:	4619      	mov	r1, r3
 8006bfa:	68f8      	ldr	r0, [r7, #12]
 8006bfc:	f7fe feae 	bl	800595c <clmt_clust>
 8006c00:	6338      	str	r0, [r7, #48]	; 0x30
 8006c02:	e007      	b.n	8006c14 <f_read+0xea>
					} else
#endif
					{
						clst = get_fat(&fp->obj, fp->clust);	/* Follow cluster chain on the FAT */
 8006c04:	68fa      	ldr	r2, [r7, #12]
 8006c06:	68fb      	ldr	r3, [r7, #12]
 8006c08:	69db      	ldr	r3, [r3, #28]
 8006c0a:	4619      	mov	r1, r3
 8006c0c:	4610      	mov	r0, r2
 8006c0e:	f7fe fc16 	bl	800543e <get_fat>
 8006c12:	6338      	str	r0, [r7, #48]	; 0x30
					}
				}
				if (clst < 2) ABORT(fs, FR_INT_ERR);
 8006c14:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006c16:	2b01      	cmp	r3, #1
 8006c18:	d809      	bhi.n	8006c2e <f_read+0x104>
 8006c1a:	68fb      	ldr	r3, [r7, #12]
 8006c1c:	2202      	movs	r2, #2
 8006c1e:	755a      	strb	r2, [r3, #21]
 8006c20:	697b      	ldr	r3, [r7, #20]
 8006c22:	2102      	movs	r1, #2
 8006c24:	4618      	mov	r0, r3
 8006c26:	f7fe f983 	bl	8004f30 <unlock_fs>
 8006c2a:	2302      	movs	r3, #2
 8006c2c:	e0e7      	b.n	8006dfe <f_read+0x2d4>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8006c2e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006c30:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006c34:	d109      	bne.n	8006c4a <f_read+0x120>
 8006c36:	68fb      	ldr	r3, [r7, #12]
 8006c38:	2201      	movs	r2, #1
 8006c3a:	755a      	strb	r2, [r3, #21]
 8006c3c:	697b      	ldr	r3, [r7, #20]
 8006c3e:	2101      	movs	r1, #1
 8006c40:	4618      	mov	r0, r3
 8006c42:	f7fe f975 	bl	8004f30 <unlock_fs>
 8006c46:	2301      	movs	r3, #1
 8006c48:	e0d9      	b.n	8006dfe <f_read+0x2d4>
				fp->clust = clst;				/* Update current cluster */
 8006c4a:	68fb      	ldr	r3, [r7, #12]
 8006c4c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006c4e:	61da      	str	r2, [r3, #28]
			}
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 8006c50:	697a      	ldr	r2, [r7, #20]
 8006c52:	68fb      	ldr	r3, [r7, #12]
 8006c54:	69db      	ldr	r3, [r3, #28]
 8006c56:	4619      	mov	r1, r3
 8006c58:	4610      	mov	r0, r2
 8006c5a:	f7fe fbd1 	bl	8005400 <clust2sect>
 8006c5e:	61b8      	str	r0, [r7, #24]
			if (!sect) ABORT(fs, FR_INT_ERR);
 8006c60:	69bb      	ldr	r3, [r7, #24]
 8006c62:	2b00      	cmp	r3, #0
 8006c64:	d109      	bne.n	8006c7a <f_read+0x150>
 8006c66:	68fb      	ldr	r3, [r7, #12]
 8006c68:	2202      	movs	r2, #2
 8006c6a:	755a      	strb	r2, [r3, #21]
 8006c6c:	697b      	ldr	r3, [r7, #20]
 8006c6e:	2102      	movs	r1, #2
 8006c70:	4618      	mov	r0, r3
 8006c72:	f7fe f95d 	bl	8004f30 <unlock_fs>
 8006c76:	2302      	movs	r3, #2
 8006c78:	e0c1      	b.n	8006dfe <f_read+0x2d4>
			sect += csect;
 8006c7a:	69ba      	ldr	r2, [r7, #24]
 8006c7c:	69fb      	ldr	r3, [r7, #28]
 8006c7e:	4413      	add	r3, r2
 8006c80:	61bb      	str	r3, [r7, #24]
			cc = btr / SS(fs);					/* When remaining bytes >= sector size, */
 8006c82:	687b      	ldr	r3, [r7, #4]
 8006c84:	0a5b      	lsrs	r3, r3, #9
 8006c86:	62bb      	str	r3, [r7, #40]	; 0x28
			if (cc) {							/* Read maximum contiguous sectors directly */
 8006c88:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006c8a:	2b00      	cmp	r3, #0
 8006c8c:	d03e      	beq.n	8006d0c <f_read+0x1e2>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 8006c8e:	69fa      	ldr	r2, [r7, #28]
 8006c90:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006c92:	4413      	add	r3, r2
 8006c94:	697a      	ldr	r2, [r7, #20]
 8006c96:	8952      	ldrh	r2, [r2, #10]
 8006c98:	4293      	cmp	r3, r2
 8006c9a:	d905      	bls.n	8006ca8 <f_read+0x17e>
					cc = fs->csize - csect;
 8006c9c:	697b      	ldr	r3, [r7, #20]
 8006c9e:	895b      	ldrh	r3, [r3, #10]
 8006ca0:	461a      	mov	r2, r3
 8006ca2:	69fb      	ldr	r3, [r7, #28]
 8006ca4:	1ad3      	subs	r3, r2, r3
 8006ca6:	62bb      	str	r3, [r7, #40]	; 0x28
				}
				if (disk_read(fs->drv, rbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8006ca8:	697b      	ldr	r3, [r7, #20]
 8006caa:	7858      	ldrb	r0, [r3, #1]
 8006cac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006cae:	69ba      	ldr	r2, [r7, #24]
 8006cb0:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8006cb2:	f7fd ffc9 	bl	8004c48 <disk_read>
 8006cb6:	4603      	mov	r3, r0
 8006cb8:	2b00      	cmp	r3, #0
 8006cba:	d009      	beq.n	8006cd0 <f_read+0x1a6>
 8006cbc:	68fb      	ldr	r3, [r7, #12]
 8006cbe:	2201      	movs	r2, #1
 8006cc0:	755a      	strb	r2, [r3, #21]
 8006cc2:	697b      	ldr	r3, [r7, #20]
 8006cc4:	2101      	movs	r1, #1
 8006cc6:	4618      	mov	r0, r3
 8006cc8:	f7fe f932 	bl	8004f30 <unlock_fs>
 8006ccc:	2301      	movs	r3, #1
 8006cce:	e096      	b.n	8006dfe <f_read+0x2d4>
#if _FS_TINY
				if (fs->wflag && fs->winsect - sect < cc) {
					mem_cpy(rbuff + ((fs->winsect - sect) * SS(fs)), fs->win, SS(fs));
				}
#else
				if ((fp->flag & FA_DIRTY) && fp->sect - sect < cc) {
 8006cd0:	68fb      	ldr	r3, [r7, #12]
 8006cd2:	7d1b      	ldrb	r3, [r3, #20]
 8006cd4:	b25b      	sxtb	r3, r3
 8006cd6:	2b00      	cmp	r3, #0
 8006cd8:	da14      	bge.n	8006d04 <f_read+0x1da>
 8006cda:	68fb      	ldr	r3, [r7, #12]
 8006cdc:	6a1a      	ldr	r2, [r3, #32]
 8006cde:	69bb      	ldr	r3, [r7, #24]
 8006ce0:	1ad3      	subs	r3, r2, r3
 8006ce2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006ce4:	429a      	cmp	r2, r3
 8006ce6:	d90d      	bls.n	8006d04 <f_read+0x1da>
					mem_cpy(rbuff + ((fp->sect - sect) * SS(fs)), fp->buf, SS(fs));
 8006ce8:	68fb      	ldr	r3, [r7, #12]
 8006cea:	6a1a      	ldr	r2, [r3, #32]
 8006cec:	69bb      	ldr	r3, [r7, #24]
 8006cee:	1ad3      	subs	r3, r2, r3
 8006cf0:	025b      	lsls	r3, r3, #9
 8006cf2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006cf4:	18d0      	adds	r0, r2, r3
 8006cf6:	68fb      	ldr	r3, [r7, #12]
 8006cf8:	3330      	adds	r3, #48	; 0x30
 8006cfa:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006cfe:	4619      	mov	r1, r3
 8006d00:	f7fe f882 	bl	8004e08 <mem_cpy>
				}
#endif
#endif
				rcnt = SS(fs) * cc;				/* Number of bytes transferred */
 8006d04:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006d06:	025b      	lsls	r3, r3, #9
 8006d08:	62fb      	str	r3, [r7, #44]	; 0x2c
				continue;
 8006d0a:	e05a      	b.n	8006dc2 <f_read+0x298>
			}
#if !_FS_TINY
			if (fp->sect != sect) {			/* Load data sector if not in cache */
 8006d0c:	68fb      	ldr	r3, [r7, #12]
 8006d0e:	6a1b      	ldr	r3, [r3, #32]
 8006d10:	69ba      	ldr	r2, [r7, #24]
 8006d12:	429a      	cmp	r2, r3
 8006d14:	d038      	beq.n	8006d88 <f_read+0x25e>
#if !_FS_READONLY
				if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 8006d16:	68fb      	ldr	r3, [r7, #12]
 8006d18:	7d1b      	ldrb	r3, [r3, #20]
 8006d1a:	b25b      	sxtb	r3, r3
 8006d1c:	2b00      	cmp	r3, #0
 8006d1e:	da1d      	bge.n	8006d5c <f_read+0x232>
					if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8006d20:	697b      	ldr	r3, [r7, #20]
 8006d22:	7858      	ldrb	r0, [r3, #1]
 8006d24:	68fb      	ldr	r3, [r7, #12]
 8006d26:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8006d2a:	68fb      	ldr	r3, [r7, #12]
 8006d2c:	6a1a      	ldr	r2, [r3, #32]
 8006d2e:	2301      	movs	r3, #1
 8006d30:	f7fd ffaa 	bl	8004c88 <disk_write>
 8006d34:	4603      	mov	r3, r0
 8006d36:	2b00      	cmp	r3, #0
 8006d38:	d009      	beq.n	8006d4e <f_read+0x224>
 8006d3a:	68fb      	ldr	r3, [r7, #12]
 8006d3c:	2201      	movs	r2, #1
 8006d3e:	755a      	strb	r2, [r3, #21]
 8006d40:	697b      	ldr	r3, [r7, #20]
 8006d42:	2101      	movs	r1, #1
 8006d44:	4618      	mov	r0, r3
 8006d46:	f7fe f8f3 	bl	8004f30 <unlock_fs>
 8006d4a:	2301      	movs	r3, #1
 8006d4c:	e057      	b.n	8006dfe <f_read+0x2d4>
					fp->flag &= (BYTE)~FA_DIRTY;
 8006d4e:	68fb      	ldr	r3, [r7, #12]
 8006d50:	7d1b      	ldrb	r3, [r3, #20]
 8006d52:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006d56:	b2da      	uxtb	r2, r3
 8006d58:	68fb      	ldr	r3, [r7, #12]
 8006d5a:	751a      	strb	r2, [r3, #20]
				}
#endif
				if (disk_read(fs->drv, fp->buf, sect, 1) != RES_OK)	ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 8006d5c:	697b      	ldr	r3, [r7, #20]
 8006d5e:	7858      	ldrb	r0, [r3, #1]
 8006d60:	68fb      	ldr	r3, [r7, #12]
 8006d62:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8006d66:	2301      	movs	r3, #1
 8006d68:	69ba      	ldr	r2, [r7, #24]
 8006d6a:	f7fd ff6d 	bl	8004c48 <disk_read>
 8006d6e:	4603      	mov	r3, r0
 8006d70:	2b00      	cmp	r3, #0
 8006d72:	d009      	beq.n	8006d88 <f_read+0x25e>
 8006d74:	68fb      	ldr	r3, [r7, #12]
 8006d76:	2201      	movs	r2, #1
 8006d78:	755a      	strb	r2, [r3, #21]
 8006d7a:	697b      	ldr	r3, [r7, #20]
 8006d7c:	2101      	movs	r1, #1
 8006d7e:	4618      	mov	r0, r3
 8006d80:	f7fe f8d6 	bl	8004f30 <unlock_fs>
 8006d84:	2301      	movs	r3, #1
 8006d86:	e03a      	b.n	8006dfe <f_read+0x2d4>
			}
#endif
			fp->sect = sect;
 8006d88:	68fb      	ldr	r3, [r7, #12]
 8006d8a:	69ba      	ldr	r2, [r7, #24]
 8006d8c:	621a      	str	r2, [r3, #32]
		}
		rcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 8006d8e:	68fb      	ldr	r3, [r7, #12]
 8006d90:	699b      	ldr	r3, [r3, #24]
 8006d92:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006d96:	f5c3 7300 	rsb	r3, r3, #512	; 0x200
 8006d9a:	62fb      	str	r3, [r7, #44]	; 0x2c
		if (rcnt > btr) rcnt = btr;					/* Clip it by btr if needed */
 8006d9c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006d9e:	687b      	ldr	r3, [r7, #4]
 8006da0:	429a      	cmp	r2, r3
 8006da2:	d901      	bls.n	8006da8 <f_read+0x27e>
 8006da4:	687b      	ldr	r3, [r7, #4]
 8006da6:	62fb      	str	r3, [r7, #44]	; 0x2c
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(rbuff, fs->win + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
#else
		mem_cpy(rbuff, fp->buf + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
 8006da8:	68fb      	ldr	r3, [r7, #12]
 8006daa:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8006dae:	68fb      	ldr	r3, [r7, #12]
 8006db0:	699b      	ldr	r3, [r3, #24]
 8006db2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006db6:	4413      	add	r3, r2
 8006db8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006dba:	4619      	mov	r1, r3
 8006dbc:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8006dbe:	f7fe f823 	bl	8004e08 <mem_cpy>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
 8006dc2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006dc4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006dc6:	4413      	add	r3, r2
 8006dc8:	627b      	str	r3, [r7, #36]	; 0x24
 8006dca:	68fb      	ldr	r3, [r7, #12]
 8006dcc:	699a      	ldr	r2, [r3, #24]
 8006dce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006dd0:	441a      	add	r2, r3
 8006dd2:	68fb      	ldr	r3, [r7, #12]
 8006dd4:	619a      	str	r2, [r3, #24]
 8006dd6:	683b      	ldr	r3, [r7, #0]
 8006dd8:	681a      	ldr	r2, [r3, #0]
 8006dda:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006ddc:	441a      	add	r2, r3
 8006dde:	683b      	ldr	r3, [r7, #0]
 8006de0:	601a      	str	r2, [r3, #0]
 8006de2:	687a      	ldr	r2, [r7, #4]
 8006de4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006de6:	1ad3      	subs	r3, r2, r3
 8006de8:	607b      	str	r3, [r7, #4]
	for ( ;  btr;								/* Repeat until all data read */
 8006dea:	687b      	ldr	r3, [r7, #4]
 8006dec:	2b00      	cmp	r3, #0
 8006dee:	f47f aee3 	bne.w	8006bb8 <f_read+0x8e>
#endif
	}

	LEAVE_FF(fs, FR_OK);
 8006df2:	697b      	ldr	r3, [r7, #20]
 8006df4:	2100      	movs	r1, #0
 8006df6:	4618      	mov	r0, r3
 8006df8:	f7fe f89a 	bl	8004f30 <unlock_fs>
 8006dfc:	2300      	movs	r3, #0
}
 8006dfe:	4618      	mov	r0, r3
 8006e00:	3738      	adds	r7, #56	; 0x38
 8006e02:	46bd      	mov	sp, r7
 8006e04:	bd80      	pop	{r7, pc}

08006e06 <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 8006e06:	b580      	push	{r7, lr}
 8006e08:	b086      	sub	sp, #24
 8006e0a:	af00      	add	r7, sp, #0
 8006e0c:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 8006e0e:	687b      	ldr	r3, [r7, #4]
 8006e10:	f107 0208 	add.w	r2, r7, #8
 8006e14:	4611      	mov	r1, r2
 8006e16:	4618      	mov	r0, r3
 8006e18:	f7ff fc16 	bl	8006648 <validate>
 8006e1c:	4603      	mov	r3, r0
 8006e1e:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 8006e20:	7dfb      	ldrb	r3, [r7, #23]
 8006e22:	2b00      	cmp	r3, #0
 8006e24:	d16d      	bne.n	8006f02 <f_sync+0xfc>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 8006e26:	687b      	ldr	r3, [r7, #4]
 8006e28:	7d1b      	ldrb	r3, [r3, #20]
 8006e2a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006e2e:	2b00      	cmp	r3, #0
 8006e30:	d067      	beq.n	8006f02 <f_sync+0xfc>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 8006e32:	687b      	ldr	r3, [r7, #4]
 8006e34:	7d1b      	ldrb	r3, [r3, #20]
 8006e36:	b25b      	sxtb	r3, r3
 8006e38:	2b00      	cmp	r3, #0
 8006e3a:	da1a      	bge.n	8006e72 <f_sync+0x6c>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 8006e3c:	68bb      	ldr	r3, [r7, #8]
 8006e3e:	7858      	ldrb	r0, [r3, #1]
 8006e40:	687b      	ldr	r3, [r7, #4]
 8006e42:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8006e46:	687b      	ldr	r3, [r7, #4]
 8006e48:	6a1a      	ldr	r2, [r3, #32]
 8006e4a:	2301      	movs	r3, #1
 8006e4c:	f7fd ff1c 	bl	8004c88 <disk_write>
 8006e50:	4603      	mov	r3, r0
 8006e52:	2b00      	cmp	r3, #0
 8006e54:	d006      	beq.n	8006e64 <f_sync+0x5e>
 8006e56:	68bb      	ldr	r3, [r7, #8]
 8006e58:	2101      	movs	r1, #1
 8006e5a:	4618      	mov	r0, r3
 8006e5c:	f7fe f868 	bl	8004f30 <unlock_fs>
 8006e60:	2301      	movs	r3, #1
 8006e62:	e055      	b.n	8006f10 <f_sync+0x10a>
				fp->flag &= (BYTE)~FA_DIRTY;
 8006e64:	687b      	ldr	r3, [r7, #4]
 8006e66:	7d1b      	ldrb	r3, [r3, #20]
 8006e68:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006e6c:	b2da      	uxtb	r2, r3
 8006e6e:	687b      	ldr	r3, [r7, #4]
 8006e70:	751a      	strb	r2, [r3, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 8006e72:	f7fd fe49 	bl	8004b08 <get_fattime>
 8006e76:	6138      	str	r0, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 8006e78:	68ba      	ldr	r2, [r7, #8]
 8006e7a:	687b      	ldr	r3, [r7, #4]
 8006e7c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006e7e:	4619      	mov	r1, r3
 8006e80:	4610      	mov	r0, r2
 8006e82:	f7fe fa21 	bl	80052c8 <move_window>
 8006e86:	4603      	mov	r3, r0
 8006e88:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 8006e8a:	7dfb      	ldrb	r3, [r7, #23]
 8006e8c:	2b00      	cmp	r3, #0
 8006e8e:	d138      	bne.n	8006f02 <f_sync+0xfc>
					dir = fp->dir_ptr;
 8006e90:	687b      	ldr	r3, [r7, #4]
 8006e92:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006e94:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 8006e96:	68fb      	ldr	r3, [r7, #12]
 8006e98:	330b      	adds	r3, #11
 8006e9a:	781a      	ldrb	r2, [r3, #0]
 8006e9c:	68fb      	ldr	r3, [r7, #12]
 8006e9e:	330b      	adds	r3, #11
 8006ea0:	f042 0220 	orr.w	r2, r2, #32
 8006ea4:	b2d2      	uxtb	r2, r2
 8006ea6:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 8006ea8:	687b      	ldr	r3, [r7, #4]
 8006eaa:	6818      	ldr	r0, [r3, #0]
 8006eac:	687b      	ldr	r3, [r7, #4]
 8006eae:	689b      	ldr	r3, [r3, #8]
 8006eb0:	461a      	mov	r2, r3
 8006eb2:	68f9      	ldr	r1, [r7, #12]
 8006eb4:	f7fe ff2c 	bl	8005d10 <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 8006eb8:	68fb      	ldr	r3, [r7, #12]
 8006eba:	f103 021c 	add.w	r2, r3, #28
 8006ebe:	687b      	ldr	r3, [r7, #4]
 8006ec0:	68db      	ldr	r3, [r3, #12]
 8006ec2:	4619      	mov	r1, r3
 8006ec4:	4610      	mov	r0, r2
 8006ec6:	f7fd ff73 	bl	8004db0 <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 8006eca:	68fb      	ldr	r3, [r7, #12]
 8006ecc:	3316      	adds	r3, #22
 8006ece:	6939      	ldr	r1, [r7, #16]
 8006ed0:	4618      	mov	r0, r3
 8006ed2:	f7fd ff6d 	bl	8004db0 <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 8006ed6:	68fb      	ldr	r3, [r7, #12]
 8006ed8:	3312      	adds	r3, #18
 8006eda:	2100      	movs	r1, #0
 8006edc:	4618      	mov	r0, r3
 8006ede:	f7fd ff4c 	bl	8004d7a <st_word>
					fs->wflag = 1;
 8006ee2:	68bb      	ldr	r3, [r7, #8]
 8006ee4:	2201      	movs	r2, #1
 8006ee6:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 8006ee8:	68bb      	ldr	r3, [r7, #8]
 8006eea:	4618      	mov	r0, r3
 8006eec:	f7fe fa1a 	bl	8005324 <sync_fs>
 8006ef0:	4603      	mov	r3, r0
 8006ef2:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 8006ef4:	687b      	ldr	r3, [r7, #4]
 8006ef6:	7d1b      	ldrb	r3, [r3, #20]
 8006ef8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006efc:	b2da      	uxtb	r2, r3
 8006efe:	687b      	ldr	r3, [r7, #4]
 8006f00:	751a      	strb	r2, [r3, #20]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 8006f02:	68bb      	ldr	r3, [r7, #8]
 8006f04:	7dfa      	ldrb	r2, [r7, #23]
 8006f06:	4611      	mov	r1, r2
 8006f08:	4618      	mov	r0, r3
 8006f0a:	f7fe f811 	bl	8004f30 <unlock_fs>
 8006f0e:	7dfb      	ldrb	r3, [r7, #23]
}
 8006f10:	4618      	mov	r0, r3
 8006f12:	3718      	adds	r7, #24
 8006f14:	46bd      	mov	sp, r7
 8006f16:	bd80      	pop	{r7, pc}

08006f18 <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 8006f18:	b580      	push	{r7, lr}
 8006f1a:	b084      	sub	sp, #16
 8006f1c:	af00      	add	r7, sp, #0
 8006f1e:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 8006f20:	6878      	ldr	r0, [r7, #4]
 8006f22:	f7ff ff70 	bl	8006e06 <f_sync>
 8006f26:	4603      	mov	r3, r0
 8006f28:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 8006f2a:	7bfb      	ldrb	r3, [r7, #15]
 8006f2c:	2b00      	cmp	r3, #0
 8006f2e:	d11d      	bne.n	8006f6c <f_close+0x54>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 8006f30:	687b      	ldr	r3, [r7, #4]
 8006f32:	f107 0208 	add.w	r2, r7, #8
 8006f36:	4611      	mov	r1, r2
 8006f38:	4618      	mov	r0, r3
 8006f3a:	f7ff fb85 	bl	8006648 <validate>
 8006f3e:	4603      	mov	r3, r0
 8006f40:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 8006f42:	7bfb      	ldrb	r3, [r7, #15]
 8006f44:	2b00      	cmp	r3, #0
 8006f46:	d111      	bne.n	8006f6c <f_close+0x54>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 8006f48:	687b      	ldr	r3, [r7, #4]
 8006f4a:	691b      	ldr	r3, [r3, #16]
 8006f4c:	4618      	mov	r0, r3
 8006f4e:	f7fe f917 	bl	8005180 <dec_lock>
 8006f52:	4603      	mov	r3, r0
 8006f54:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 8006f56:	7bfb      	ldrb	r3, [r7, #15]
 8006f58:	2b00      	cmp	r3, #0
 8006f5a:	d102      	bne.n	8006f62 <f_close+0x4a>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 8006f5c:	687b      	ldr	r3, [r7, #4]
 8006f5e:	2200      	movs	r2, #0
 8006f60:	601a      	str	r2, [r3, #0]
			}
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
 8006f62:	68bb      	ldr	r3, [r7, #8]
 8006f64:	2100      	movs	r1, #0
 8006f66:	4618      	mov	r0, r3
 8006f68:	f7fd ffe2 	bl	8004f30 <unlock_fs>
#endif
		}
	}
	return res;
 8006f6c:	7bfb      	ldrb	r3, [r7, #15]
}
 8006f6e:	4618      	mov	r0, r3
 8006f70:	3710      	adds	r7, #16
 8006f72:	46bd      	mov	sp, r7
 8006f74:	bd80      	pop	{r7, pc}

08006f76 <f_getfree>:
FRESULT f_getfree (
	const TCHAR* path,	/* Path name of the logical drive number */
	DWORD* nclst,		/* Pointer to a variable to return number of free clusters */
	FATFS** fatfs		/* Pointer to return pointer to corresponding file system object */
)
{
 8006f76:	b580      	push	{r7, lr}
 8006f78:	b092      	sub	sp, #72	; 0x48
 8006f7a:	af00      	add	r7, sp, #0
 8006f7c:	60f8      	str	r0, [r7, #12]
 8006f7e:	60b9      	str	r1, [r7, #8]
 8006f80:	607a      	str	r2, [r7, #4]
	BYTE *p;
	_FDID obj;


	/* Get logical drive */
	res = find_volume(&path, &fs, 0);
 8006f82:	f107 0128 	add.w	r1, r7, #40	; 0x28
 8006f86:	f107 030c 	add.w	r3, r7, #12
 8006f8a:	2200      	movs	r2, #0
 8006f8c:	4618      	mov	r0, r3
 8006f8e:	f7ff f907 	bl	80061a0 <find_volume>
 8006f92:	4603      	mov	r3, r0
 8006f94:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
	if (res == FR_OK) {
 8006f98:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8006f9c:	2b00      	cmp	r3, #0
 8006f9e:	f040 8099 	bne.w	80070d4 <f_getfree+0x15e>
		*fatfs = fs;				/* Return ptr to the fs object */
 8006fa2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006fa4:	687b      	ldr	r3, [r7, #4]
 8006fa6:	601a      	str	r2, [r3, #0]
		/* If free_clst is valid, return it without full cluster scan */
		if (fs->free_clst <= fs->n_fatent - 2) {
 8006fa8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006faa:	695a      	ldr	r2, [r3, #20]
 8006fac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006fae:	699b      	ldr	r3, [r3, #24]
 8006fb0:	3b02      	subs	r3, #2
 8006fb2:	429a      	cmp	r2, r3
 8006fb4:	d804      	bhi.n	8006fc0 <f_getfree+0x4a>
			*nclst = fs->free_clst;
 8006fb6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006fb8:	695a      	ldr	r2, [r3, #20]
 8006fba:	68bb      	ldr	r3, [r7, #8]
 8006fbc:	601a      	str	r2, [r3, #0]
 8006fbe:	e089      	b.n	80070d4 <f_getfree+0x15e>
		} else {
			/* Get number of free clusters */
			nfree = 0;
 8006fc0:	2300      	movs	r3, #0
 8006fc2:	643b      	str	r3, [r7, #64]	; 0x40
			if (fs->fs_type == FS_FAT12) {	/* FAT12: Sector unalighed FAT entries */
 8006fc4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006fc6:	781b      	ldrb	r3, [r3, #0]
 8006fc8:	2b01      	cmp	r3, #1
 8006fca:	d128      	bne.n	800701e <f_getfree+0xa8>
				clst = 2; obj.fs = fs;
 8006fcc:	2302      	movs	r3, #2
 8006fce:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006fd0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006fd2:	617b      	str	r3, [r7, #20]
				do {
					stat = get_fat(&obj, clst);
 8006fd4:	f107 0314 	add.w	r3, r7, #20
 8006fd8:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8006fda:	4618      	mov	r0, r3
 8006fdc:	f7fe fa2f 	bl	800543e <get_fat>
 8006fe0:	62f8      	str	r0, [r7, #44]	; 0x2c
					if (stat == 0xFFFFFFFF) { res = FR_DISK_ERR; break; }
 8006fe2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006fe4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006fe8:	d103      	bne.n	8006ff2 <f_getfree+0x7c>
 8006fea:	2301      	movs	r3, #1
 8006fec:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 8006ff0:	e063      	b.n	80070ba <f_getfree+0x144>
					if (stat == 1) { res = FR_INT_ERR; break; }
 8006ff2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006ff4:	2b01      	cmp	r3, #1
 8006ff6:	d103      	bne.n	8007000 <f_getfree+0x8a>
 8006ff8:	2302      	movs	r3, #2
 8006ffa:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 8006ffe:	e05c      	b.n	80070ba <f_getfree+0x144>
					if (stat == 0) nfree++;
 8007000:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007002:	2b00      	cmp	r3, #0
 8007004:	d102      	bne.n	800700c <f_getfree+0x96>
 8007006:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007008:	3301      	adds	r3, #1
 800700a:	643b      	str	r3, [r7, #64]	; 0x40
				} while (++clst < fs->n_fatent);
 800700c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800700e:	3301      	adds	r3, #1
 8007010:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007012:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007014:	699b      	ldr	r3, [r3, #24]
 8007016:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8007018:	429a      	cmp	r2, r3
 800701a:	d3db      	bcc.n	8006fd4 <f_getfree+0x5e>
 800701c:	e04d      	b.n	80070ba <f_getfree+0x144>
						i = (i + 1) % SS(fs);
					} while (clst);
				} else
#endif
				{	/* FAT16/32: Sector alighed FAT entries */
					clst = fs->n_fatent; sect = fs->fatbase;
 800701e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007020:	699b      	ldr	r3, [r3, #24]
 8007022:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007024:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007026:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007028:	63bb      	str	r3, [r7, #56]	; 0x38
					i = 0; p = 0;
 800702a:	2300      	movs	r3, #0
 800702c:	637b      	str	r3, [r7, #52]	; 0x34
 800702e:	2300      	movs	r3, #0
 8007030:	633b      	str	r3, [r7, #48]	; 0x30
					do {
						if (i == 0) {
 8007032:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007034:	2b00      	cmp	r3, #0
 8007036:	d113      	bne.n	8007060 <f_getfree+0xea>
							res = move_window(fs, sect++);
 8007038:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800703a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800703c:	1c5a      	adds	r2, r3, #1
 800703e:	63ba      	str	r2, [r7, #56]	; 0x38
 8007040:	4619      	mov	r1, r3
 8007042:	f7fe f941 	bl	80052c8 <move_window>
 8007046:	4603      	mov	r3, r0
 8007048:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
							if (res != FR_OK) break;
 800704c:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8007050:	2b00      	cmp	r3, #0
 8007052:	d131      	bne.n	80070b8 <f_getfree+0x142>
							p = fs->win;
 8007054:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007056:	3334      	adds	r3, #52	; 0x34
 8007058:	633b      	str	r3, [r7, #48]	; 0x30
							i = SS(fs);
 800705a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800705e:	637b      	str	r3, [r7, #52]	; 0x34
						}
						if (fs->fs_type == FS_FAT16) {
 8007060:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007062:	781b      	ldrb	r3, [r3, #0]
 8007064:	2b02      	cmp	r3, #2
 8007066:	d10f      	bne.n	8007088 <f_getfree+0x112>
							if (ld_word(p) == 0) nfree++;
 8007068:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800706a:	f7fd fe4b 	bl	8004d04 <ld_word>
 800706e:	4603      	mov	r3, r0
 8007070:	2b00      	cmp	r3, #0
 8007072:	d102      	bne.n	800707a <f_getfree+0x104>
 8007074:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007076:	3301      	adds	r3, #1
 8007078:	643b      	str	r3, [r7, #64]	; 0x40
							p += 2; i -= 2;
 800707a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800707c:	3302      	adds	r3, #2
 800707e:	633b      	str	r3, [r7, #48]	; 0x30
 8007080:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007082:	3b02      	subs	r3, #2
 8007084:	637b      	str	r3, [r7, #52]	; 0x34
 8007086:	e010      	b.n	80070aa <f_getfree+0x134>
						} else {
							if ((ld_dword(p) & 0x0FFFFFFF) == 0) nfree++;
 8007088:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800708a:	f7fd fe53 	bl	8004d34 <ld_dword>
 800708e:	4603      	mov	r3, r0
 8007090:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8007094:	2b00      	cmp	r3, #0
 8007096:	d102      	bne.n	800709e <f_getfree+0x128>
 8007098:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800709a:	3301      	adds	r3, #1
 800709c:	643b      	str	r3, [r7, #64]	; 0x40
							p += 4; i -= 4;
 800709e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80070a0:	3304      	adds	r3, #4
 80070a2:	633b      	str	r3, [r7, #48]	; 0x30
 80070a4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80070a6:	3b04      	subs	r3, #4
 80070a8:	637b      	str	r3, [r7, #52]	; 0x34
						}
					} while (--clst);
 80070aa:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80070ac:	3b01      	subs	r3, #1
 80070ae:	63fb      	str	r3, [r7, #60]	; 0x3c
 80070b0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80070b2:	2b00      	cmp	r3, #0
 80070b4:	d1bd      	bne.n	8007032 <f_getfree+0xbc>
 80070b6:	e000      	b.n	80070ba <f_getfree+0x144>
							if (res != FR_OK) break;
 80070b8:	bf00      	nop
				}
			}
			*nclst = nfree;			/* Return the free clusters */
 80070ba:	68bb      	ldr	r3, [r7, #8]
 80070bc:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80070be:	601a      	str	r2, [r3, #0]
			fs->free_clst = nfree;	/* Now free_clst is valid */
 80070c0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80070c2:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80070c4:	615a      	str	r2, [r3, #20]
			fs->fsi_flag |= 1;		/* FSInfo is to be updated */
 80070c6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80070c8:	791a      	ldrb	r2, [r3, #4]
 80070ca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80070cc:	f042 0201 	orr.w	r2, r2, #1
 80070d0:	b2d2      	uxtb	r2, r2
 80070d2:	711a      	strb	r2, [r3, #4]
		}
	}

	LEAVE_FF(fs, res);
 80070d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80070d6:	f897 2047 	ldrb.w	r2, [r7, #71]	; 0x47
 80070da:	4611      	mov	r1, r2
 80070dc:	4618      	mov	r0, r3
 80070de:	f7fd ff27 	bl	8004f30 <unlock_fs>
 80070e2:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
}
 80070e6:	4618      	mov	r0, r3
 80070e8:	3748      	adds	r7, #72	; 0x48
 80070ea:	46bd      	mov	sp, r7
 80070ec:	bd80      	pop	{r7, pc}

080070ee <f_gets>:
TCHAR* f_gets (
	TCHAR* buff,	/* Pointer to the string buffer to read */
	int len,		/* Size of string buffer (characters) */
	FIL* fp			/* Pointer to the file object */
)
{
 80070ee:	b580      	push	{r7, lr}
 80070f0:	b088      	sub	sp, #32
 80070f2:	af00      	add	r7, sp, #0
 80070f4:	60f8      	str	r0, [r7, #12]
 80070f6:	60b9      	str	r1, [r7, #8]
 80070f8:	607a      	str	r2, [r7, #4]
	int n = 0;
 80070fa:	2300      	movs	r3, #0
 80070fc:	61fb      	str	r3, [r7, #28]
	TCHAR c, *p = buff;
 80070fe:	68fb      	ldr	r3, [r7, #12]
 8007100:	61bb      	str	r3, [r7, #24]
	BYTE s[2];
	UINT rc;


	while (n < len - 1) {	/* Read characters until buffer gets filled */
 8007102:	e01b      	b.n	800713c <f_gets+0x4e>
		}
		c = ff_convert(c, 1);	/* OEM -> Unicode */
		if (!c) c = '?';
#endif
#else						/* Read a character without conversion */
		f_read(fp, s, 1, &rc);
 8007104:	f107 0310 	add.w	r3, r7, #16
 8007108:	f107 0114 	add.w	r1, r7, #20
 800710c:	2201      	movs	r2, #1
 800710e:	6878      	ldr	r0, [r7, #4]
 8007110:	f7ff fd0b 	bl	8006b2a <f_read>
		if (rc != 1) break;
 8007114:	693b      	ldr	r3, [r7, #16]
 8007116:	2b01      	cmp	r3, #1
 8007118:	d116      	bne.n	8007148 <f_gets+0x5a>
		c = s[0];
 800711a:	7d3b      	ldrb	r3, [r7, #20]
 800711c:	75fb      	strb	r3, [r7, #23]
#endif
		if (_USE_STRFUNC == 2 && c == '\r') continue;	/* Strip '\r' */
 800711e:	7dfb      	ldrb	r3, [r7, #23]
 8007120:	2b0d      	cmp	r3, #13
 8007122:	d100      	bne.n	8007126 <f_gets+0x38>
 8007124:	e00a      	b.n	800713c <f_gets+0x4e>
		*p++ = c;
 8007126:	69bb      	ldr	r3, [r7, #24]
 8007128:	1c5a      	adds	r2, r3, #1
 800712a:	61ba      	str	r2, [r7, #24]
 800712c:	7dfa      	ldrb	r2, [r7, #23]
 800712e:	701a      	strb	r2, [r3, #0]
		n++;
 8007130:	69fb      	ldr	r3, [r7, #28]
 8007132:	3301      	adds	r3, #1
 8007134:	61fb      	str	r3, [r7, #28]
		if (c == '\n') break;		/* Break on EOL */
 8007136:	7dfb      	ldrb	r3, [r7, #23]
 8007138:	2b0a      	cmp	r3, #10
 800713a:	d007      	beq.n	800714c <f_gets+0x5e>
	while (n < len - 1) {	/* Read characters until buffer gets filled */
 800713c:	68bb      	ldr	r3, [r7, #8]
 800713e:	3b01      	subs	r3, #1
 8007140:	69fa      	ldr	r2, [r7, #28]
 8007142:	429a      	cmp	r2, r3
 8007144:	dbde      	blt.n	8007104 <f_gets+0x16>
 8007146:	e002      	b.n	800714e <f_gets+0x60>
		if (rc != 1) break;
 8007148:	bf00      	nop
 800714a:	e000      	b.n	800714e <f_gets+0x60>
		if (c == '\n') break;		/* Break on EOL */
 800714c:	bf00      	nop
	}
	*p = 0;
 800714e:	69bb      	ldr	r3, [r7, #24]
 8007150:	2200      	movs	r2, #0
 8007152:	701a      	strb	r2, [r3, #0]
	return n ? buff : 0;			/* When no data read (eof or error), return with error. */
 8007154:	69fb      	ldr	r3, [r7, #28]
 8007156:	2b00      	cmp	r3, #0
 8007158:	d001      	beq.n	800715e <f_gets+0x70>
 800715a:	68fb      	ldr	r3, [r7, #12]
 800715c:	e000      	b.n	8007160 <f_gets+0x72>
 800715e:	2300      	movs	r3, #0
}
 8007160:	4618      	mov	r0, r3
 8007162:	3720      	adds	r7, #32
 8007164:	46bd      	mov	sp, r7
 8007166:	bd80      	pop	{r7, pc}

08007168 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 8007168:	b480      	push	{r7}
 800716a:	b087      	sub	sp, #28
 800716c:	af00      	add	r7, sp, #0
 800716e:	60f8      	str	r0, [r7, #12]
 8007170:	60b9      	str	r1, [r7, #8]
 8007172:	4613      	mov	r3, r2
 8007174:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 8007176:	2301      	movs	r3, #1
 8007178:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 800717a:	2300      	movs	r3, #0
 800717c:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 800717e:	4b1f      	ldr	r3, [pc, #124]	; (80071fc <FATFS_LinkDriverEx+0x94>)
 8007180:	7a5b      	ldrb	r3, [r3, #9]
 8007182:	b2db      	uxtb	r3, r3
 8007184:	2b00      	cmp	r3, #0
 8007186:	d131      	bne.n	80071ec <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 8007188:	4b1c      	ldr	r3, [pc, #112]	; (80071fc <FATFS_LinkDriverEx+0x94>)
 800718a:	7a5b      	ldrb	r3, [r3, #9]
 800718c:	b2db      	uxtb	r3, r3
 800718e:	461a      	mov	r2, r3
 8007190:	4b1a      	ldr	r3, [pc, #104]	; (80071fc <FATFS_LinkDriverEx+0x94>)
 8007192:	2100      	movs	r1, #0
 8007194:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 8007196:	4b19      	ldr	r3, [pc, #100]	; (80071fc <FATFS_LinkDriverEx+0x94>)
 8007198:	7a5b      	ldrb	r3, [r3, #9]
 800719a:	b2db      	uxtb	r3, r3
 800719c:	4a17      	ldr	r2, [pc, #92]	; (80071fc <FATFS_LinkDriverEx+0x94>)
 800719e:	009b      	lsls	r3, r3, #2
 80071a0:	4413      	add	r3, r2
 80071a2:	68fa      	ldr	r2, [r7, #12]
 80071a4:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 80071a6:	4b15      	ldr	r3, [pc, #84]	; (80071fc <FATFS_LinkDriverEx+0x94>)
 80071a8:	7a5b      	ldrb	r3, [r3, #9]
 80071aa:	b2db      	uxtb	r3, r3
 80071ac:	461a      	mov	r2, r3
 80071ae:	4b13      	ldr	r3, [pc, #76]	; (80071fc <FATFS_LinkDriverEx+0x94>)
 80071b0:	4413      	add	r3, r2
 80071b2:	79fa      	ldrb	r2, [r7, #7]
 80071b4:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 80071b6:	4b11      	ldr	r3, [pc, #68]	; (80071fc <FATFS_LinkDriverEx+0x94>)
 80071b8:	7a5b      	ldrb	r3, [r3, #9]
 80071ba:	b2db      	uxtb	r3, r3
 80071bc:	1c5a      	adds	r2, r3, #1
 80071be:	b2d1      	uxtb	r1, r2
 80071c0:	4a0e      	ldr	r2, [pc, #56]	; (80071fc <FATFS_LinkDriverEx+0x94>)
 80071c2:	7251      	strb	r1, [r2, #9]
 80071c4:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 80071c6:	7dbb      	ldrb	r3, [r7, #22]
 80071c8:	3330      	adds	r3, #48	; 0x30
 80071ca:	b2da      	uxtb	r2, r3
 80071cc:	68bb      	ldr	r3, [r7, #8]
 80071ce:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 80071d0:	68bb      	ldr	r3, [r7, #8]
 80071d2:	3301      	adds	r3, #1
 80071d4:	223a      	movs	r2, #58	; 0x3a
 80071d6:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 80071d8:	68bb      	ldr	r3, [r7, #8]
 80071da:	3302      	adds	r3, #2
 80071dc:	222f      	movs	r2, #47	; 0x2f
 80071de:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 80071e0:	68bb      	ldr	r3, [r7, #8]
 80071e2:	3303      	adds	r3, #3
 80071e4:	2200      	movs	r2, #0
 80071e6:	701a      	strb	r2, [r3, #0]
    ret = 0;
 80071e8:	2300      	movs	r3, #0
 80071ea:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 80071ec:	7dfb      	ldrb	r3, [r7, #23]
}
 80071ee:	4618      	mov	r0, r3
 80071f0:	371c      	adds	r7, #28
 80071f2:	46bd      	mov	sp, r7
 80071f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071f8:	4770      	bx	lr
 80071fa:	bf00      	nop
 80071fc:	20007d20 	.word	0x20007d20

08007200 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 8007200:	b580      	push	{r7, lr}
 8007202:	b082      	sub	sp, #8
 8007204:	af00      	add	r7, sp, #0
 8007206:	6078      	str	r0, [r7, #4]
 8007208:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 800720a:	2200      	movs	r2, #0
 800720c:	6839      	ldr	r1, [r7, #0]
 800720e:	6878      	ldr	r0, [r7, #4]
 8007210:	f7ff ffaa 	bl	8007168 <FATFS_LinkDriverEx>
 8007214:	4603      	mov	r3, r0
}
 8007216:	4618      	mov	r0, r3
 8007218:	3708      	adds	r7, #8
 800721a:	46bd      	mov	sp, r7
 800721c:	bd80      	pop	{r7, pc}

0800721e <ff_cre_syncobj>:

int ff_cre_syncobj (	/* 1:Function succeeded, 0:Could not create the sync object */
	BYTE vol,			/* Corresponding volume (logical drive number) */
	_SYNC_t *sobj		/* Pointer to return the created sync object */
)
{
 800721e:	b580      	push	{r7, lr}
 8007220:	b084      	sub	sp, #16
 8007222:	af00      	add	r7, sp, #0
 8007224:	4603      	mov	r3, r0
 8007226:	6039      	str	r1, [r7, #0]
 8007228:	71fb      	strb	r3, [r7, #7]

#if (osCMSIS < 0x20000U)
    osSemaphoreDef(SEM);
    *sobj = osSemaphoreCreate(osSemaphore(SEM), 1);
#else
    *sobj = osSemaphoreNew(1, 1, NULL);
 800722a:	2200      	movs	r2, #0
 800722c:	2101      	movs	r1, #1
 800722e:	2001      	movs	r0, #1
 8007230:	f000 f977 	bl	8007522 <osSemaphoreNew>
 8007234:	4602      	mov	r2, r0
 8007236:	683b      	ldr	r3, [r7, #0]
 8007238:	601a      	str	r2, [r3, #0]
#endif

#endif
    ret = (*sobj != NULL);
 800723a:	683b      	ldr	r3, [r7, #0]
 800723c:	681b      	ldr	r3, [r3, #0]
 800723e:	2b00      	cmp	r3, #0
 8007240:	bf14      	ite	ne
 8007242:	2301      	movne	r3, #1
 8007244:	2300      	moveq	r3, #0
 8007246:	b2db      	uxtb	r3, r3
 8007248:	60fb      	str	r3, [r7, #12]

    return ret;
 800724a:	68fb      	ldr	r3, [r7, #12]
}
 800724c:	4618      	mov	r0, r3
 800724e:	3710      	adds	r7, #16
 8007250:	46bd      	mov	sp, r7
 8007252:	bd80      	pop	{r7, pc}

08007254 <ff_del_syncobj>:
*/

int ff_del_syncobj (	/* 1:Function succeeded, 0:Could not delete due to any error */
	_SYNC_t sobj		/* Sync object tied to the logical drive to be deleted */
)
{
 8007254:	b580      	push	{r7, lr}
 8007256:	b082      	sub	sp, #8
 8007258:	af00      	add	r7, sp, #0
 800725a:	6078      	str	r0, [r7, #4]
#if _USE_MUTEX
    osMutexDelete (sobj);
#else
    osSemaphoreDelete (sobj);
 800725c:	6878      	ldr	r0, [r7, #4]
 800725e:	f000 fa7f 	bl	8007760 <osSemaphoreDelete>
#endif
    return 1;
 8007262:	2301      	movs	r3, #1
}
 8007264:	4618      	mov	r0, r3
 8007266:	3708      	adds	r7, #8
 8007268:	46bd      	mov	sp, r7
 800726a:	bd80      	pop	{r7, pc}

0800726c <ff_req_grant>:
*/

int ff_req_grant (	/* 1:Got a grant to access the volume, 0:Could not get a grant */
	_SYNC_t sobj	/* Sync object to wait */
)
{
 800726c:	b580      	push	{r7, lr}
 800726e:	b084      	sub	sp, #16
 8007270:	af00      	add	r7, sp, #0
 8007272:	6078      	str	r0, [r7, #4]
  int ret = 0;
 8007274:	2300      	movs	r3, #0
 8007276:	60fb      	str	r3, [r7, #12]
#else

#if _USE_MUTEX
   if(osMutexAcquire(sobj, _FS_TIMEOUT) == osOK)
#else
   if(osSemaphoreAcquire(sobj, _FS_TIMEOUT) == osOK)
 8007278:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 800727c:	6878      	ldr	r0, [r7, #4]
 800727e:	f000 f9d9 	bl	8007634 <osSemaphoreAcquire>
 8007282:	4603      	mov	r3, r0
 8007284:	2b00      	cmp	r3, #0
 8007286:	d101      	bne.n	800728c <ff_req_grant+0x20>
#endif

#endif
  {
    ret = 1;
 8007288:	2301      	movs	r3, #1
 800728a:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 800728c:	68fb      	ldr	r3, [r7, #12]
}
 800728e:	4618      	mov	r0, r3
 8007290:	3710      	adds	r7, #16
 8007292:	46bd      	mov	sp, r7
 8007294:	bd80      	pop	{r7, pc}

08007296 <ff_rel_grant>:
*/

void ff_rel_grant (
	_SYNC_t sobj	/* Sync object to be signaled */
)
{
 8007296:	b580      	push	{r7, lr}
 8007298:	b082      	sub	sp, #8
 800729a:	af00      	add	r7, sp, #0
 800729c:	6078      	str	r0, [r7, #4]
#if _USE_MUTEX
  osMutexRelease(sobj);
#else
  osSemaphoreRelease(sobj);
 800729e:	6878      	ldr	r0, [r7, #4]
 80072a0:	f000 fa1a 	bl	80076d8 <osSemaphoreRelease>
#endif
}
 80072a4:	bf00      	nop
 80072a6:	3708      	adds	r7, #8
 80072a8:	46bd      	mov	sp, r7
 80072aa:	bd80      	pop	{r7, pc}

080072ac <__NVIC_SetPriority>:
{
 80072ac:	b480      	push	{r7}
 80072ae:	b083      	sub	sp, #12
 80072b0:	af00      	add	r7, sp, #0
 80072b2:	4603      	mov	r3, r0
 80072b4:	6039      	str	r1, [r7, #0]
 80072b6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80072b8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80072bc:	2b00      	cmp	r3, #0
 80072be:	db0a      	blt.n	80072d6 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80072c0:	683b      	ldr	r3, [r7, #0]
 80072c2:	b2da      	uxtb	r2, r3
 80072c4:	490c      	ldr	r1, [pc, #48]	; (80072f8 <__NVIC_SetPriority+0x4c>)
 80072c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80072ca:	0112      	lsls	r2, r2, #4
 80072cc:	b2d2      	uxtb	r2, r2
 80072ce:	440b      	add	r3, r1
 80072d0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 80072d4:	e00a      	b.n	80072ec <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80072d6:	683b      	ldr	r3, [r7, #0]
 80072d8:	b2da      	uxtb	r2, r3
 80072da:	4908      	ldr	r1, [pc, #32]	; (80072fc <__NVIC_SetPriority+0x50>)
 80072dc:	79fb      	ldrb	r3, [r7, #7]
 80072de:	f003 030f 	and.w	r3, r3, #15
 80072e2:	3b04      	subs	r3, #4
 80072e4:	0112      	lsls	r2, r2, #4
 80072e6:	b2d2      	uxtb	r2, r2
 80072e8:	440b      	add	r3, r1
 80072ea:	761a      	strb	r2, [r3, #24]
}
 80072ec:	bf00      	nop
 80072ee:	370c      	adds	r7, #12
 80072f0:	46bd      	mov	sp, r7
 80072f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072f6:	4770      	bx	lr
 80072f8:	e000e100 	.word	0xe000e100
 80072fc:	e000ed00 	.word	0xe000ed00

08007300 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8007300:	b580      	push	{r7, lr}
 8007302:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8007304:	4b05      	ldr	r3, [pc, #20]	; (800731c <SysTick_Handler+0x1c>)
 8007306:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8007308:	f002 f9d6 	bl	80096b8 <xTaskGetSchedulerState>
 800730c:	4603      	mov	r3, r0
 800730e:	2b01      	cmp	r3, #1
 8007310:	d001      	beq.n	8007316 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8007312:	f003 f8b9 	bl	800a488 <xPortSysTickHandler>
  }
}
 8007316:	bf00      	nop
 8007318:	bd80      	pop	{r7, pc}
 800731a:	bf00      	nop
 800731c:	e000e010 	.word	0xe000e010

08007320 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8007320:	b580      	push	{r7, lr}
 8007322:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8007324:	2100      	movs	r1, #0
 8007326:	f06f 0004 	mvn.w	r0, #4
 800732a:	f7ff ffbf 	bl	80072ac <__NVIC_SetPriority>
#endif
}
 800732e:	bf00      	nop
 8007330:	bd80      	pop	{r7, pc}
	...

08007334 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8007334:	b480      	push	{r7}
 8007336:	b083      	sub	sp, #12
 8007338:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800733a:	f3ef 8305 	mrs	r3, IPSR
 800733e:	603b      	str	r3, [r7, #0]
  return(result);
 8007340:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8007342:	2b00      	cmp	r3, #0
 8007344:	d003      	beq.n	800734e <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8007346:	f06f 0305 	mvn.w	r3, #5
 800734a:	607b      	str	r3, [r7, #4]
 800734c:	e00c      	b.n	8007368 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 800734e:	4b0a      	ldr	r3, [pc, #40]	; (8007378 <osKernelInitialize+0x44>)
 8007350:	681b      	ldr	r3, [r3, #0]
 8007352:	2b00      	cmp	r3, #0
 8007354:	d105      	bne.n	8007362 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8007356:	4b08      	ldr	r3, [pc, #32]	; (8007378 <osKernelInitialize+0x44>)
 8007358:	2201      	movs	r2, #1
 800735a:	601a      	str	r2, [r3, #0]
      stat = osOK;
 800735c:	2300      	movs	r3, #0
 800735e:	607b      	str	r3, [r7, #4]
 8007360:	e002      	b.n	8007368 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8007362:	f04f 33ff 	mov.w	r3, #4294967295
 8007366:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8007368:	687b      	ldr	r3, [r7, #4]
}
 800736a:	4618      	mov	r0, r3
 800736c:	370c      	adds	r7, #12
 800736e:	46bd      	mov	sp, r7
 8007370:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007374:	4770      	bx	lr
 8007376:	bf00      	nop
 8007378:	20007d2c 	.word	0x20007d2c

0800737c <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 800737c:	b580      	push	{r7, lr}
 800737e:	b082      	sub	sp, #8
 8007380:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007382:	f3ef 8305 	mrs	r3, IPSR
 8007386:	603b      	str	r3, [r7, #0]
  return(result);
 8007388:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800738a:	2b00      	cmp	r3, #0
 800738c:	d003      	beq.n	8007396 <osKernelStart+0x1a>
    stat = osErrorISR;
 800738e:	f06f 0305 	mvn.w	r3, #5
 8007392:	607b      	str	r3, [r7, #4]
 8007394:	e010      	b.n	80073b8 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8007396:	4b0b      	ldr	r3, [pc, #44]	; (80073c4 <osKernelStart+0x48>)
 8007398:	681b      	ldr	r3, [r3, #0]
 800739a:	2b01      	cmp	r3, #1
 800739c:	d109      	bne.n	80073b2 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800739e:	f7ff ffbf 	bl	8007320 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 80073a2:	4b08      	ldr	r3, [pc, #32]	; (80073c4 <osKernelStart+0x48>)
 80073a4:	2202      	movs	r2, #2
 80073a6:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 80073a8:	f001 fd3e 	bl	8008e28 <vTaskStartScheduler>
      stat = osOK;
 80073ac:	2300      	movs	r3, #0
 80073ae:	607b      	str	r3, [r7, #4]
 80073b0:	e002      	b.n	80073b8 <osKernelStart+0x3c>
    } else {
      stat = osError;
 80073b2:	f04f 33ff 	mov.w	r3, #4294967295
 80073b6:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 80073b8:	687b      	ldr	r3, [r7, #4]
}
 80073ba:	4618      	mov	r0, r3
 80073bc:	3708      	adds	r7, #8
 80073be:	46bd      	mov	sp, r7
 80073c0:	bd80      	pop	{r7, pc}
 80073c2:	bf00      	nop
 80073c4:	20007d2c 	.word	0x20007d2c

080073c8 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 80073c8:	b580      	push	{r7, lr}
 80073ca:	b08e      	sub	sp, #56	; 0x38
 80073cc:	af04      	add	r7, sp, #16
 80073ce:	60f8      	str	r0, [r7, #12]
 80073d0:	60b9      	str	r1, [r7, #8]
 80073d2:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 80073d4:	2300      	movs	r3, #0
 80073d6:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80073d8:	f3ef 8305 	mrs	r3, IPSR
 80073dc:	617b      	str	r3, [r7, #20]
  return(result);
 80073de:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 80073e0:	2b00      	cmp	r3, #0
 80073e2:	d17e      	bne.n	80074e2 <osThreadNew+0x11a>
 80073e4:	68fb      	ldr	r3, [r7, #12]
 80073e6:	2b00      	cmp	r3, #0
 80073e8:	d07b      	beq.n	80074e2 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 80073ea:	2380      	movs	r3, #128	; 0x80
 80073ec:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 80073ee:	2318      	movs	r3, #24
 80073f0:	61fb      	str	r3, [r7, #28]

    name = NULL;
 80073f2:	2300      	movs	r3, #0
 80073f4:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 80073f6:	f04f 33ff 	mov.w	r3, #4294967295
 80073fa:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 80073fc:	687b      	ldr	r3, [r7, #4]
 80073fe:	2b00      	cmp	r3, #0
 8007400:	d045      	beq.n	800748e <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8007402:	687b      	ldr	r3, [r7, #4]
 8007404:	681b      	ldr	r3, [r3, #0]
 8007406:	2b00      	cmp	r3, #0
 8007408:	d002      	beq.n	8007410 <osThreadNew+0x48>
        name = attr->name;
 800740a:	687b      	ldr	r3, [r7, #4]
 800740c:	681b      	ldr	r3, [r3, #0]
 800740e:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 8007410:	687b      	ldr	r3, [r7, #4]
 8007412:	699b      	ldr	r3, [r3, #24]
 8007414:	2b00      	cmp	r3, #0
 8007416:	d002      	beq.n	800741e <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8007418:	687b      	ldr	r3, [r7, #4]
 800741a:	699b      	ldr	r3, [r3, #24]
 800741c:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800741e:	69fb      	ldr	r3, [r7, #28]
 8007420:	2b00      	cmp	r3, #0
 8007422:	d008      	beq.n	8007436 <osThreadNew+0x6e>
 8007424:	69fb      	ldr	r3, [r7, #28]
 8007426:	2b38      	cmp	r3, #56	; 0x38
 8007428:	d805      	bhi.n	8007436 <osThreadNew+0x6e>
 800742a:	687b      	ldr	r3, [r7, #4]
 800742c:	685b      	ldr	r3, [r3, #4]
 800742e:	f003 0301 	and.w	r3, r3, #1
 8007432:	2b00      	cmp	r3, #0
 8007434:	d001      	beq.n	800743a <osThreadNew+0x72>
        return (NULL);
 8007436:	2300      	movs	r3, #0
 8007438:	e054      	b.n	80074e4 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 800743a:	687b      	ldr	r3, [r7, #4]
 800743c:	695b      	ldr	r3, [r3, #20]
 800743e:	2b00      	cmp	r3, #0
 8007440:	d003      	beq.n	800744a <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8007442:	687b      	ldr	r3, [r7, #4]
 8007444:	695b      	ldr	r3, [r3, #20]
 8007446:	089b      	lsrs	r3, r3, #2
 8007448:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800744a:	687b      	ldr	r3, [r7, #4]
 800744c:	689b      	ldr	r3, [r3, #8]
 800744e:	2b00      	cmp	r3, #0
 8007450:	d00e      	beq.n	8007470 <osThreadNew+0xa8>
 8007452:	687b      	ldr	r3, [r7, #4]
 8007454:	68db      	ldr	r3, [r3, #12]
 8007456:	2b5b      	cmp	r3, #91	; 0x5b
 8007458:	d90a      	bls.n	8007470 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800745a:	687b      	ldr	r3, [r7, #4]
 800745c:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800745e:	2b00      	cmp	r3, #0
 8007460:	d006      	beq.n	8007470 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8007462:	687b      	ldr	r3, [r7, #4]
 8007464:	695b      	ldr	r3, [r3, #20]
 8007466:	2b00      	cmp	r3, #0
 8007468:	d002      	beq.n	8007470 <osThreadNew+0xa8>
        mem = 1;
 800746a:	2301      	movs	r3, #1
 800746c:	61bb      	str	r3, [r7, #24]
 800746e:	e010      	b.n	8007492 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8007470:	687b      	ldr	r3, [r7, #4]
 8007472:	689b      	ldr	r3, [r3, #8]
 8007474:	2b00      	cmp	r3, #0
 8007476:	d10c      	bne.n	8007492 <osThreadNew+0xca>
 8007478:	687b      	ldr	r3, [r7, #4]
 800747a:	68db      	ldr	r3, [r3, #12]
 800747c:	2b00      	cmp	r3, #0
 800747e:	d108      	bne.n	8007492 <osThreadNew+0xca>
 8007480:	687b      	ldr	r3, [r7, #4]
 8007482:	691b      	ldr	r3, [r3, #16]
 8007484:	2b00      	cmp	r3, #0
 8007486:	d104      	bne.n	8007492 <osThreadNew+0xca>
          mem = 0;
 8007488:	2300      	movs	r3, #0
 800748a:	61bb      	str	r3, [r7, #24]
 800748c:	e001      	b.n	8007492 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 800748e:	2300      	movs	r3, #0
 8007490:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8007492:	69bb      	ldr	r3, [r7, #24]
 8007494:	2b01      	cmp	r3, #1
 8007496:	d110      	bne.n	80074ba <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8007498:	687b      	ldr	r3, [r7, #4]
 800749a:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 800749c:	687a      	ldr	r2, [r7, #4]
 800749e:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80074a0:	9202      	str	r2, [sp, #8]
 80074a2:	9301      	str	r3, [sp, #4]
 80074a4:	69fb      	ldr	r3, [r7, #28]
 80074a6:	9300      	str	r3, [sp, #0]
 80074a8:	68bb      	ldr	r3, [r7, #8]
 80074aa:	6a3a      	ldr	r2, [r7, #32]
 80074ac:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80074ae:	68f8      	ldr	r0, [r7, #12]
 80074b0:	f001 fae4 	bl	8008a7c <xTaskCreateStatic>
 80074b4:	4603      	mov	r3, r0
 80074b6:	613b      	str	r3, [r7, #16]
 80074b8:	e013      	b.n	80074e2 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 80074ba:	69bb      	ldr	r3, [r7, #24]
 80074bc:	2b00      	cmp	r3, #0
 80074be:	d110      	bne.n	80074e2 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 80074c0:	6a3b      	ldr	r3, [r7, #32]
 80074c2:	b29a      	uxth	r2, r3
 80074c4:	f107 0310 	add.w	r3, r7, #16
 80074c8:	9301      	str	r3, [sp, #4]
 80074ca:	69fb      	ldr	r3, [r7, #28]
 80074cc:	9300      	str	r3, [sp, #0]
 80074ce:	68bb      	ldr	r3, [r7, #8]
 80074d0:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80074d2:	68f8      	ldr	r0, [r7, #12]
 80074d4:	f001 fb2f 	bl	8008b36 <xTaskCreate>
 80074d8:	4603      	mov	r3, r0
 80074da:	2b01      	cmp	r3, #1
 80074dc:	d001      	beq.n	80074e2 <osThreadNew+0x11a>
            hTask = NULL;
 80074de:	2300      	movs	r3, #0
 80074e0:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 80074e2:	693b      	ldr	r3, [r7, #16]
}
 80074e4:	4618      	mov	r0, r3
 80074e6:	3728      	adds	r7, #40	; 0x28
 80074e8:	46bd      	mov	sp, r7
 80074ea:	bd80      	pop	{r7, pc}

080074ec <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 80074ec:	b580      	push	{r7, lr}
 80074ee:	b084      	sub	sp, #16
 80074f0:	af00      	add	r7, sp, #0
 80074f2:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80074f4:	f3ef 8305 	mrs	r3, IPSR
 80074f8:	60bb      	str	r3, [r7, #8]
  return(result);
 80074fa:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 80074fc:	2b00      	cmp	r3, #0
 80074fe:	d003      	beq.n	8007508 <osDelay+0x1c>
    stat = osErrorISR;
 8007500:	f06f 0305 	mvn.w	r3, #5
 8007504:	60fb      	str	r3, [r7, #12]
 8007506:	e007      	b.n	8007518 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8007508:	2300      	movs	r3, #0
 800750a:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 800750c:	687b      	ldr	r3, [r7, #4]
 800750e:	2b00      	cmp	r3, #0
 8007510:	d002      	beq.n	8007518 <osDelay+0x2c>
      vTaskDelay(ticks);
 8007512:	6878      	ldr	r0, [r7, #4]
 8007514:	f001 fc54 	bl	8008dc0 <vTaskDelay>
    }
  }

  return (stat);
 8007518:	68fb      	ldr	r3, [r7, #12]
}
 800751a:	4618      	mov	r0, r3
 800751c:	3710      	adds	r7, #16
 800751e:	46bd      	mov	sp, r7
 8007520:	bd80      	pop	{r7, pc}

08007522 <osSemaphoreNew>:
}
#endif /* (configUSE_OS2_MUTEX == 1) */

/*---------------------------------------------------------------------------*/

osSemaphoreId_t osSemaphoreNew (uint32_t max_count, uint32_t initial_count, const osSemaphoreAttr_t *attr) {
 8007522:	b580      	push	{r7, lr}
 8007524:	b08a      	sub	sp, #40	; 0x28
 8007526:	af02      	add	r7, sp, #8
 8007528:	60f8      	str	r0, [r7, #12]
 800752a:	60b9      	str	r1, [r7, #8]
 800752c:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hSemaphore = NULL;
 800752e:	2300      	movs	r3, #0
 8007530:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007532:	f3ef 8305 	mrs	r3, IPSR
 8007536:	613b      	str	r3, [r7, #16]
  return(result);
 8007538:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (max_count > 0U) && (initial_count <= max_count)) {
 800753a:	2b00      	cmp	r3, #0
 800753c:	d175      	bne.n	800762a <osSemaphoreNew+0x108>
 800753e:	68fb      	ldr	r3, [r7, #12]
 8007540:	2b00      	cmp	r3, #0
 8007542:	d072      	beq.n	800762a <osSemaphoreNew+0x108>
 8007544:	68ba      	ldr	r2, [r7, #8]
 8007546:	68fb      	ldr	r3, [r7, #12]
 8007548:	429a      	cmp	r2, r3
 800754a:	d86e      	bhi.n	800762a <osSemaphoreNew+0x108>
    mem = -1;
 800754c:	f04f 33ff 	mov.w	r3, #4294967295
 8007550:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8007552:	687b      	ldr	r3, [r7, #4]
 8007554:	2b00      	cmp	r3, #0
 8007556:	d015      	beq.n	8007584 <osSemaphoreNew+0x62>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 8007558:	687b      	ldr	r3, [r7, #4]
 800755a:	689b      	ldr	r3, [r3, #8]
 800755c:	2b00      	cmp	r3, #0
 800755e:	d006      	beq.n	800756e <osSemaphoreNew+0x4c>
 8007560:	687b      	ldr	r3, [r7, #4]
 8007562:	68db      	ldr	r3, [r3, #12]
 8007564:	2b4f      	cmp	r3, #79	; 0x4f
 8007566:	d902      	bls.n	800756e <osSemaphoreNew+0x4c>
        mem = 1;
 8007568:	2301      	movs	r3, #1
 800756a:	61bb      	str	r3, [r7, #24]
 800756c:	e00c      	b.n	8007588 <osSemaphoreNew+0x66>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 800756e:	687b      	ldr	r3, [r7, #4]
 8007570:	689b      	ldr	r3, [r3, #8]
 8007572:	2b00      	cmp	r3, #0
 8007574:	d108      	bne.n	8007588 <osSemaphoreNew+0x66>
 8007576:	687b      	ldr	r3, [r7, #4]
 8007578:	68db      	ldr	r3, [r3, #12]
 800757a:	2b00      	cmp	r3, #0
 800757c:	d104      	bne.n	8007588 <osSemaphoreNew+0x66>
          mem = 0;
 800757e:	2300      	movs	r3, #0
 8007580:	61bb      	str	r3, [r7, #24]
 8007582:	e001      	b.n	8007588 <osSemaphoreNew+0x66>
        }
      }
    }
    else {
      mem = 0;
 8007584:	2300      	movs	r3, #0
 8007586:	61bb      	str	r3, [r7, #24]
    }

    if (mem != -1) {
 8007588:	69bb      	ldr	r3, [r7, #24]
 800758a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800758e:	d04c      	beq.n	800762a <osSemaphoreNew+0x108>
      if (max_count == 1U) {
 8007590:	68fb      	ldr	r3, [r7, #12]
 8007592:	2b01      	cmp	r3, #1
 8007594:	d128      	bne.n	80075e8 <osSemaphoreNew+0xc6>
        if (mem == 1) {
 8007596:	69bb      	ldr	r3, [r7, #24]
 8007598:	2b01      	cmp	r3, #1
 800759a:	d10a      	bne.n	80075b2 <osSemaphoreNew+0x90>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinaryStatic ((StaticSemaphore_t *)attr->cb_mem);
 800759c:	687b      	ldr	r3, [r7, #4]
 800759e:	689b      	ldr	r3, [r3, #8]
 80075a0:	2203      	movs	r2, #3
 80075a2:	9200      	str	r2, [sp, #0]
 80075a4:	2200      	movs	r2, #0
 80075a6:	2100      	movs	r1, #0
 80075a8:	2001      	movs	r0, #1
 80075aa:	f000 fac1 	bl	8007b30 <xQueueGenericCreateStatic>
 80075ae:	61f8      	str	r0, [r7, #28]
 80075b0:	e005      	b.n	80075be <osSemaphoreNew+0x9c>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinary();
 80075b2:	2203      	movs	r2, #3
 80075b4:	2100      	movs	r1, #0
 80075b6:	2001      	movs	r0, #1
 80075b8:	f000 fb32 	bl	8007c20 <xQueueGenericCreate>
 80075bc:	61f8      	str	r0, [r7, #28]
          #endif
        }

        if ((hSemaphore != NULL) && (initial_count != 0U)) {
 80075be:	69fb      	ldr	r3, [r7, #28]
 80075c0:	2b00      	cmp	r3, #0
 80075c2:	d022      	beq.n	800760a <osSemaphoreNew+0xe8>
 80075c4:	68bb      	ldr	r3, [r7, #8]
 80075c6:	2b00      	cmp	r3, #0
 80075c8:	d01f      	beq.n	800760a <osSemaphoreNew+0xe8>
          if (xSemaphoreGive (hSemaphore) != pdPASS) {
 80075ca:	2300      	movs	r3, #0
 80075cc:	2200      	movs	r2, #0
 80075ce:	2100      	movs	r1, #0
 80075d0:	69f8      	ldr	r0, [r7, #28]
 80075d2:	f000 fbed 	bl	8007db0 <xQueueGenericSend>
 80075d6:	4603      	mov	r3, r0
 80075d8:	2b01      	cmp	r3, #1
 80075da:	d016      	beq.n	800760a <osSemaphoreNew+0xe8>
            vSemaphoreDelete (hSemaphore);
 80075dc:	69f8      	ldr	r0, [r7, #28]
 80075de:	f001 f879 	bl	80086d4 <vQueueDelete>
            hSemaphore = NULL;
 80075e2:	2300      	movs	r3, #0
 80075e4:	61fb      	str	r3, [r7, #28]
 80075e6:	e010      	b.n	800760a <osSemaphoreNew+0xe8>
          }
        }
      }
      else {
        if (mem == 1) {
 80075e8:	69bb      	ldr	r3, [r7, #24]
 80075ea:	2b01      	cmp	r3, #1
 80075ec:	d108      	bne.n	8007600 <osSemaphoreNew+0xde>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCountingStatic (max_count, initial_count, (StaticSemaphore_t *)attr->cb_mem);
 80075ee:	687b      	ldr	r3, [r7, #4]
 80075f0:	689b      	ldr	r3, [r3, #8]
 80075f2:	461a      	mov	r2, r3
 80075f4:	68b9      	ldr	r1, [r7, #8]
 80075f6:	68f8      	ldr	r0, [r7, #12]
 80075f8:	f000 fb6f 	bl	8007cda <xQueueCreateCountingSemaphoreStatic>
 80075fc:	61f8      	str	r0, [r7, #28]
 80075fe:	e004      	b.n	800760a <osSemaphoreNew+0xe8>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCounting (max_count, initial_count);
 8007600:	68b9      	ldr	r1, [r7, #8]
 8007602:	68f8      	ldr	r0, [r7, #12]
 8007604:	f000 fba0 	bl	8007d48 <xQueueCreateCountingSemaphore>
 8007608:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }
      
      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hSemaphore != NULL) {
 800760a:	69fb      	ldr	r3, [r7, #28]
 800760c:	2b00      	cmp	r3, #0
 800760e:	d00c      	beq.n	800762a <osSemaphoreNew+0x108>
        if (attr != NULL) {
 8007610:	687b      	ldr	r3, [r7, #4]
 8007612:	2b00      	cmp	r3, #0
 8007614:	d003      	beq.n	800761e <osSemaphoreNew+0xfc>
          name = attr->name;
 8007616:	687b      	ldr	r3, [r7, #4]
 8007618:	681b      	ldr	r3, [r3, #0]
 800761a:	617b      	str	r3, [r7, #20]
 800761c:	e001      	b.n	8007622 <osSemaphoreNew+0x100>
        } else {
          name = NULL;
 800761e:	2300      	movs	r3, #0
 8007620:	617b      	str	r3, [r7, #20]
        }
        vQueueAddToRegistry (hSemaphore, name);
 8007622:	6979      	ldr	r1, [r7, #20]
 8007624:	69f8      	ldr	r0, [r7, #28]
 8007626:	f001 f9a1 	bl	800896c <vQueueAddToRegistry>
      }
      #endif
    }
  }

  return ((osSemaphoreId_t)hSemaphore);
 800762a:	69fb      	ldr	r3, [r7, #28]
}
 800762c:	4618      	mov	r0, r3
 800762e:	3720      	adds	r7, #32
 8007630:	46bd      	mov	sp, r7
 8007632:	bd80      	pop	{r7, pc}

08007634 <osSemaphoreAcquire>:

osStatus_t osSemaphoreAcquire (osSemaphoreId_t semaphore_id, uint32_t timeout) {
 8007634:	b580      	push	{r7, lr}
 8007636:	b086      	sub	sp, #24
 8007638:	af00      	add	r7, sp, #0
 800763a:	6078      	str	r0, [r7, #4]
 800763c:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 800763e:	687b      	ldr	r3, [r7, #4]
 8007640:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 8007642:	2300      	movs	r3, #0
 8007644:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 8007646:	693b      	ldr	r3, [r7, #16]
 8007648:	2b00      	cmp	r3, #0
 800764a:	d103      	bne.n	8007654 <osSemaphoreAcquire+0x20>
    stat = osErrorParameter;
 800764c:	f06f 0303 	mvn.w	r3, #3
 8007650:	617b      	str	r3, [r7, #20]
 8007652:	e039      	b.n	80076c8 <osSemaphoreAcquire+0x94>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007654:	f3ef 8305 	mrs	r3, IPSR
 8007658:	60fb      	str	r3, [r7, #12]
  return(result);
 800765a:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 800765c:	2b00      	cmp	r3, #0
 800765e:	d022      	beq.n	80076a6 <osSemaphoreAcquire+0x72>
    if (timeout != 0U) {
 8007660:	683b      	ldr	r3, [r7, #0]
 8007662:	2b00      	cmp	r3, #0
 8007664:	d003      	beq.n	800766e <osSemaphoreAcquire+0x3a>
      stat = osErrorParameter;
 8007666:	f06f 0303 	mvn.w	r3, #3
 800766a:	617b      	str	r3, [r7, #20]
 800766c:	e02c      	b.n	80076c8 <osSemaphoreAcquire+0x94>
    }
    else {
      yield = pdFALSE;
 800766e:	2300      	movs	r3, #0
 8007670:	60bb      	str	r3, [r7, #8]

      if (xSemaphoreTakeFromISR (hSemaphore, &yield) != pdPASS) {
 8007672:	f107 0308 	add.w	r3, r7, #8
 8007676:	461a      	mov	r2, r3
 8007678:	2100      	movs	r1, #0
 800767a:	6938      	ldr	r0, [r7, #16]
 800767c:	f000 ffaa 	bl	80085d4 <xQueueReceiveFromISR>
 8007680:	4603      	mov	r3, r0
 8007682:	2b01      	cmp	r3, #1
 8007684:	d003      	beq.n	800768e <osSemaphoreAcquire+0x5a>
        stat = osErrorResource;
 8007686:	f06f 0302 	mvn.w	r3, #2
 800768a:	617b      	str	r3, [r7, #20]
 800768c:	e01c      	b.n	80076c8 <osSemaphoreAcquire+0x94>
      } else {
        portYIELD_FROM_ISR (yield);
 800768e:	68bb      	ldr	r3, [r7, #8]
 8007690:	2b00      	cmp	r3, #0
 8007692:	d019      	beq.n	80076c8 <osSemaphoreAcquire+0x94>
 8007694:	4b0f      	ldr	r3, [pc, #60]	; (80076d4 <osSemaphoreAcquire+0xa0>)
 8007696:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800769a:	601a      	str	r2, [r3, #0]
 800769c:	f3bf 8f4f 	dsb	sy
 80076a0:	f3bf 8f6f 	isb	sy
 80076a4:	e010      	b.n	80076c8 <osSemaphoreAcquire+0x94>
      }
    }
  }
  else {
    if (xSemaphoreTake (hSemaphore, (TickType_t)timeout) != pdPASS) {
 80076a6:	6839      	ldr	r1, [r7, #0]
 80076a8:	6938      	ldr	r0, [r7, #16]
 80076aa:	f000 fe87 	bl	80083bc <xQueueSemaphoreTake>
 80076ae:	4603      	mov	r3, r0
 80076b0:	2b01      	cmp	r3, #1
 80076b2:	d009      	beq.n	80076c8 <osSemaphoreAcquire+0x94>
      if (timeout != 0U) {
 80076b4:	683b      	ldr	r3, [r7, #0]
 80076b6:	2b00      	cmp	r3, #0
 80076b8:	d003      	beq.n	80076c2 <osSemaphoreAcquire+0x8e>
        stat = osErrorTimeout;
 80076ba:	f06f 0301 	mvn.w	r3, #1
 80076be:	617b      	str	r3, [r7, #20]
 80076c0:	e002      	b.n	80076c8 <osSemaphoreAcquire+0x94>
      } else {
        stat = osErrorResource;
 80076c2:	f06f 0302 	mvn.w	r3, #2
 80076c6:	617b      	str	r3, [r7, #20]
      }
    }
  }

  return (stat);
 80076c8:	697b      	ldr	r3, [r7, #20]
}
 80076ca:	4618      	mov	r0, r3
 80076cc:	3718      	adds	r7, #24
 80076ce:	46bd      	mov	sp, r7
 80076d0:	bd80      	pop	{r7, pc}
 80076d2:	bf00      	nop
 80076d4:	e000ed04 	.word	0xe000ed04

080076d8 <osSemaphoreRelease>:

osStatus_t osSemaphoreRelease (osSemaphoreId_t semaphore_id) {
 80076d8:	b580      	push	{r7, lr}
 80076da:	b086      	sub	sp, #24
 80076dc:	af00      	add	r7, sp, #0
 80076de:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 80076e0:	687b      	ldr	r3, [r7, #4]
 80076e2:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 80076e4:	2300      	movs	r3, #0
 80076e6:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 80076e8:	693b      	ldr	r3, [r7, #16]
 80076ea:	2b00      	cmp	r3, #0
 80076ec:	d103      	bne.n	80076f6 <osSemaphoreRelease+0x1e>
    stat = osErrorParameter;
 80076ee:	f06f 0303 	mvn.w	r3, #3
 80076f2:	617b      	str	r3, [r7, #20]
 80076f4:	e02c      	b.n	8007750 <osSemaphoreRelease+0x78>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80076f6:	f3ef 8305 	mrs	r3, IPSR
 80076fa:	60fb      	str	r3, [r7, #12]
  return(result);
 80076fc:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 80076fe:	2b00      	cmp	r3, #0
 8007700:	d01a      	beq.n	8007738 <osSemaphoreRelease+0x60>
    yield = pdFALSE;
 8007702:	2300      	movs	r3, #0
 8007704:	60bb      	str	r3, [r7, #8]

    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 8007706:	f107 0308 	add.w	r3, r7, #8
 800770a:	4619      	mov	r1, r3
 800770c:	6938      	ldr	r0, [r7, #16]
 800770e:	f000 fce8 	bl	80080e2 <xQueueGiveFromISR>
 8007712:	4603      	mov	r3, r0
 8007714:	2b01      	cmp	r3, #1
 8007716:	d003      	beq.n	8007720 <osSemaphoreRelease+0x48>
      stat = osErrorResource;
 8007718:	f06f 0302 	mvn.w	r3, #2
 800771c:	617b      	str	r3, [r7, #20]
 800771e:	e017      	b.n	8007750 <osSemaphoreRelease+0x78>
    } else {
      portYIELD_FROM_ISR (yield);
 8007720:	68bb      	ldr	r3, [r7, #8]
 8007722:	2b00      	cmp	r3, #0
 8007724:	d014      	beq.n	8007750 <osSemaphoreRelease+0x78>
 8007726:	4b0d      	ldr	r3, [pc, #52]	; (800775c <osSemaphoreRelease+0x84>)
 8007728:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800772c:	601a      	str	r2, [r3, #0]
 800772e:	f3bf 8f4f 	dsb	sy
 8007732:	f3bf 8f6f 	isb	sy
 8007736:	e00b      	b.n	8007750 <osSemaphoreRelease+0x78>
    }
  }
  else {
    if (xSemaphoreGive (hSemaphore) != pdPASS) {
 8007738:	2300      	movs	r3, #0
 800773a:	2200      	movs	r2, #0
 800773c:	2100      	movs	r1, #0
 800773e:	6938      	ldr	r0, [r7, #16]
 8007740:	f000 fb36 	bl	8007db0 <xQueueGenericSend>
 8007744:	4603      	mov	r3, r0
 8007746:	2b01      	cmp	r3, #1
 8007748:	d002      	beq.n	8007750 <osSemaphoreRelease+0x78>
      stat = osErrorResource;
 800774a:	f06f 0302 	mvn.w	r3, #2
 800774e:	617b      	str	r3, [r7, #20]
    }
  }

  return (stat);
 8007750:	697b      	ldr	r3, [r7, #20]
}
 8007752:	4618      	mov	r0, r3
 8007754:	3718      	adds	r7, #24
 8007756:	46bd      	mov	sp, r7
 8007758:	bd80      	pop	{r7, pc}
 800775a:	bf00      	nop
 800775c:	e000ed04 	.word	0xe000ed04

08007760 <osSemaphoreDelete>:
  }

  return (count);
}

osStatus_t osSemaphoreDelete (osSemaphoreId_t semaphore_id) {
 8007760:	b580      	push	{r7, lr}
 8007762:	b086      	sub	sp, #24
 8007764:	af00      	add	r7, sp, #0
 8007766:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 8007768:	687b      	ldr	r3, [r7, #4]
 800776a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800776c:	f3ef 8305 	mrs	r3, IPSR
 8007770:	60fb      	str	r3, [r7, #12]
  return(result);
 8007772:	68fb      	ldr	r3, [r7, #12]
  osStatus_t stat;

#ifndef USE_FreeRTOS_HEAP_1
  if (IS_IRQ()) {
 8007774:	2b00      	cmp	r3, #0
 8007776:	d003      	beq.n	8007780 <osSemaphoreDelete+0x20>
    stat = osErrorISR;
 8007778:	f06f 0305 	mvn.w	r3, #5
 800777c:	617b      	str	r3, [r7, #20]
 800777e:	e00e      	b.n	800779e <osSemaphoreDelete+0x3e>
  }
  else if (hSemaphore == NULL) {
 8007780:	693b      	ldr	r3, [r7, #16]
 8007782:	2b00      	cmp	r3, #0
 8007784:	d103      	bne.n	800778e <osSemaphoreDelete+0x2e>
    stat = osErrorParameter;
 8007786:	f06f 0303 	mvn.w	r3, #3
 800778a:	617b      	str	r3, [r7, #20]
 800778c:	e007      	b.n	800779e <osSemaphoreDelete+0x3e>
  }
  else {
    #if (configQUEUE_REGISTRY_SIZE > 0)
    vQueueUnregisterQueue (hSemaphore);
 800778e:	6938      	ldr	r0, [r7, #16]
 8007790:	f001 f916 	bl	80089c0 <vQueueUnregisterQueue>
    #endif

    stat = osOK;
 8007794:	2300      	movs	r3, #0
 8007796:	617b      	str	r3, [r7, #20]
    vSemaphoreDelete (hSemaphore);
 8007798:	6938      	ldr	r0, [r7, #16]
 800779a:	f000 ff9b 	bl	80086d4 <vQueueDelete>
  }
#else
  stat = osError;
#endif

  return (stat);
 800779e:	697b      	ldr	r3, [r7, #20]
}
 80077a0:	4618      	mov	r0, r3
 80077a2:	3718      	adds	r7, #24
 80077a4:	46bd      	mov	sp, r7
 80077a6:	bd80      	pop	{r7, pc}

080077a8 <osMessageQueueNew>:

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 80077a8:	b580      	push	{r7, lr}
 80077aa:	b08a      	sub	sp, #40	; 0x28
 80077ac:	af02      	add	r7, sp, #8
 80077ae:	60f8      	str	r0, [r7, #12]
 80077b0:	60b9      	str	r1, [r7, #8]
 80077b2:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 80077b4:	2300      	movs	r3, #0
 80077b6:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80077b8:	f3ef 8305 	mrs	r3, IPSR
 80077bc:	613b      	str	r3, [r7, #16]
  return(result);
 80077be:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 80077c0:	2b00      	cmp	r3, #0
 80077c2:	d15f      	bne.n	8007884 <osMessageQueueNew+0xdc>
 80077c4:	68fb      	ldr	r3, [r7, #12]
 80077c6:	2b00      	cmp	r3, #0
 80077c8:	d05c      	beq.n	8007884 <osMessageQueueNew+0xdc>
 80077ca:	68bb      	ldr	r3, [r7, #8]
 80077cc:	2b00      	cmp	r3, #0
 80077ce:	d059      	beq.n	8007884 <osMessageQueueNew+0xdc>
    mem = -1;
 80077d0:	f04f 33ff 	mov.w	r3, #4294967295
 80077d4:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 80077d6:	687b      	ldr	r3, [r7, #4]
 80077d8:	2b00      	cmp	r3, #0
 80077da:	d029      	beq.n	8007830 <osMessageQueueNew+0x88>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 80077dc:	687b      	ldr	r3, [r7, #4]
 80077de:	689b      	ldr	r3, [r3, #8]
 80077e0:	2b00      	cmp	r3, #0
 80077e2:	d012      	beq.n	800780a <osMessageQueueNew+0x62>
 80077e4:	687b      	ldr	r3, [r7, #4]
 80077e6:	68db      	ldr	r3, [r3, #12]
 80077e8:	2b4f      	cmp	r3, #79	; 0x4f
 80077ea:	d90e      	bls.n	800780a <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 80077ec:	687b      	ldr	r3, [r7, #4]
 80077ee:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 80077f0:	2b00      	cmp	r3, #0
 80077f2:	d00a      	beq.n	800780a <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 80077f4:	687b      	ldr	r3, [r7, #4]
 80077f6:	695a      	ldr	r2, [r3, #20]
 80077f8:	68fb      	ldr	r3, [r7, #12]
 80077fa:	68b9      	ldr	r1, [r7, #8]
 80077fc:	fb01 f303 	mul.w	r3, r1, r3
 8007800:	429a      	cmp	r2, r3
 8007802:	d302      	bcc.n	800780a <osMessageQueueNew+0x62>
        mem = 1;
 8007804:	2301      	movs	r3, #1
 8007806:	61bb      	str	r3, [r7, #24]
 8007808:	e014      	b.n	8007834 <osMessageQueueNew+0x8c>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 800780a:	687b      	ldr	r3, [r7, #4]
 800780c:	689b      	ldr	r3, [r3, #8]
 800780e:	2b00      	cmp	r3, #0
 8007810:	d110      	bne.n	8007834 <osMessageQueueNew+0x8c>
 8007812:	687b      	ldr	r3, [r7, #4]
 8007814:	68db      	ldr	r3, [r3, #12]
 8007816:	2b00      	cmp	r3, #0
 8007818:	d10c      	bne.n	8007834 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 800781a:	687b      	ldr	r3, [r7, #4]
 800781c:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 800781e:	2b00      	cmp	r3, #0
 8007820:	d108      	bne.n	8007834 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8007822:	687b      	ldr	r3, [r7, #4]
 8007824:	695b      	ldr	r3, [r3, #20]
 8007826:	2b00      	cmp	r3, #0
 8007828:	d104      	bne.n	8007834 <osMessageQueueNew+0x8c>
          mem = 0;
 800782a:	2300      	movs	r3, #0
 800782c:	61bb      	str	r3, [r7, #24]
 800782e:	e001      	b.n	8007834 <osMessageQueueNew+0x8c>
        }
      }
    }
    else {
      mem = 0;
 8007830:	2300      	movs	r3, #0
 8007832:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8007834:	69bb      	ldr	r3, [r7, #24]
 8007836:	2b01      	cmp	r3, #1
 8007838:	d10b      	bne.n	8007852 <osMessageQueueNew+0xaa>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 800783a:	687b      	ldr	r3, [r7, #4]
 800783c:	691a      	ldr	r2, [r3, #16]
 800783e:	687b      	ldr	r3, [r7, #4]
 8007840:	689b      	ldr	r3, [r3, #8]
 8007842:	2100      	movs	r1, #0
 8007844:	9100      	str	r1, [sp, #0]
 8007846:	68b9      	ldr	r1, [r7, #8]
 8007848:	68f8      	ldr	r0, [r7, #12]
 800784a:	f000 f971 	bl	8007b30 <xQueueGenericCreateStatic>
 800784e:	61f8      	str	r0, [r7, #28]
 8007850:	e008      	b.n	8007864 <osMessageQueueNew+0xbc>
      #endif
    }
    else {
      if (mem == 0) {
 8007852:	69bb      	ldr	r3, [r7, #24]
 8007854:	2b00      	cmp	r3, #0
 8007856:	d105      	bne.n	8007864 <osMessageQueueNew+0xbc>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hQueue = xQueueCreate (msg_count, msg_size);
 8007858:	2200      	movs	r2, #0
 800785a:	68b9      	ldr	r1, [r7, #8]
 800785c:	68f8      	ldr	r0, [r7, #12]
 800785e:	f000 f9df 	bl	8007c20 <xQueueGenericCreate>
 8007862:	61f8      	str	r0, [r7, #28]
        #endif
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 8007864:	69fb      	ldr	r3, [r7, #28]
 8007866:	2b00      	cmp	r3, #0
 8007868:	d00c      	beq.n	8007884 <osMessageQueueNew+0xdc>
      if (attr != NULL) {
 800786a:	687b      	ldr	r3, [r7, #4]
 800786c:	2b00      	cmp	r3, #0
 800786e:	d003      	beq.n	8007878 <osMessageQueueNew+0xd0>
        name = attr->name;
 8007870:	687b      	ldr	r3, [r7, #4]
 8007872:	681b      	ldr	r3, [r3, #0]
 8007874:	617b      	str	r3, [r7, #20]
 8007876:	e001      	b.n	800787c <osMessageQueueNew+0xd4>
      } else {
        name = NULL;
 8007878:	2300      	movs	r3, #0
 800787a:	617b      	str	r3, [r7, #20]
      }
      vQueueAddToRegistry (hQueue, name);
 800787c:	6979      	ldr	r1, [r7, #20]
 800787e:	69f8      	ldr	r0, [r7, #28]
 8007880:	f001 f874 	bl	800896c <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 8007884:	69fb      	ldr	r3, [r7, #28]
}
 8007886:	4618      	mov	r0, r3
 8007888:	3720      	adds	r7, #32
 800788a:	46bd      	mov	sp, r7
 800788c:	bd80      	pop	{r7, pc}
	...

08007890 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8007890:	b480      	push	{r7}
 8007892:	b085      	sub	sp, #20
 8007894:	af00      	add	r7, sp, #0
 8007896:	60f8      	str	r0, [r7, #12]
 8007898:	60b9      	str	r1, [r7, #8]
 800789a:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 800789c:	68fb      	ldr	r3, [r7, #12]
 800789e:	4a07      	ldr	r2, [pc, #28]	; (80078bc <vApplicationGetIdleTaskMemory+0x2c>)
 80078a0:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 80078a2:	68bb      	ldr	r3, [r7, #8]
 80078a4:	4a06      	ldr	r2, [pc, #24]	; (80078c0 <vApplicationGetIdleTaskMemory+0x30>)
 80078a6:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 80078a8:	687b      	ldr	r3, [r7, #4]
 80078aa:	2280      	movs	r2, #128	; 0x80
 80078ac:	601a      	str	r2, [r3, #0]
}
 80078ae:	bf00      	nop
 80078b0:	3714      	adds	r7, #20
 80078b2:	46bd      	mov	sp, r7
 80078b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078b8:	4770      	bx	lr
 80078ba:	bf00      	nop
 80078bc:	20007d30 	.word	0x20007d30
 80078c0:	20007d8c 	.word	0x20007d8c

080078c4 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 80078c4:	b480      	push	{r7}
 80078c6:	b085      	sub	sp, #20
 80078c8:	af00      	add	r7, sp, #0
 80078ca:	60f8      	str	r0, [r7, #12]
 80078cc:	60b9      	str	r1, [r7, #8]
 80078ce:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 80078d0:	68fb      	ldr	r3, [r7, #12]
 80078d2:	4a07      	ldr	r2, [pc, #28]	; (80078f0 <vApplicationGetTimerTaskMemory+0x2c>)
 80078d4:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 80078d6:	68bb      	ldr	r3, [r7, #8]
 80078d8:	4a06      	ldr	r2, [pc, #24]	; (80078f4 <vApplicationGetTimerTaskMemory+0x30>)
 80078da:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 80078dc:	687b      	ldr	r3, [r7, #4]
 80078de:	f44f 7280 	mov.w	r2, #256	; 0x100
 80078e2:	601a      	str	r2, [r3, #0]
}
 80078e4:	bf00      	nop
 80078e6:	3714      	adds	r7, #20
 80078e8:	46bd      	mov	sp, r7
 80078ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078ee:	4770      	bx	lr
 80078f0:	20007f8c 	.word	0x20007f8c
 80078f4:	20007fe8 	.word	0x20007fe8

080078f8 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80078f8:	b480      	push	{r7}
 80078fa:	b083      	sub	sp, #12
 80078fc:	af00      	add	r7, sp, #0
 80078fe:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007900:	687b      	ldr	r3, [r7, #4]
 8007902:	f103 0208 	add.w	r2, r3, #8
 8007906:	687b      	ldr	r3, [r7, #4]
 8007908:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800790a:	687b      	ldr	r3, [r7, #4]
 800790c:	f04f 32ff 	mov.w	r2, #4294967295
 8007910:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007912:	687b      	ldr	r3, [r7, #4]
 8007914:	f103 0208 	add.w	r2, r3, #8
 8007918:	687b      	ldr	r3, [r7, #4]
 800791a:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800791c:	687b      	ldr	r3, [r7, #4]
 800791e:	f103 0208 	add.w	r2, r3, #8
 8007922:	687b      	ldr	r3, [r7, #4]
 8007924:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8007926:	687b      	ldr	r3, [r7, #4]
 8007928:	2200      	movs	r2, #0
 800792a:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800792c:	bf00      	nop
 800792e:	370c      	adds	r7, #12
 8007930:	46bd      	mov	sp, r7
 8007932:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007936:	4770      	bx	lr

08007938 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8007938:	b480      	push	{r7}
 800793a:	b083      	sub	sp, #12
 800793c:	af00      	add	r7, sp, #0
 800793e:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8007940:	687b      	ldr	r3, [r7, #4]
 8007942:	2200      	movs	r2, #0
 8007944:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8007946:	bf00      	nop
 8007948:	370c      	adds	r7, #12
 800794a:	46bd      	mov	sp, r7
 800794c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007950:	4770      	bx	lr

08007952 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8007952:	b480      	push	{r7}
 8007954:	b085      	sub	sp, #20
 8007956:	af00      	add	r7, sp, #0
 8007958:	6078      	str	r0, [r7, #4]
 800795a:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800795c:	687b      	ldr	r3, [r7, #4]
 800795e:	685b      	ldr	r3, [r3, #4]
 8007960:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8007962:	683b      	ldr	r3, [r7, #0]
 8007964:	68fa      	ldr	r2, [r7, #12]
 8007966:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8007968:	68fb      	ldr	r3, [r7, #12]
 800796a:	689a      	ldr	r2, [r3, #8]
 800796c:	683b      	ldr	r3, [r7, #0]
 800796e:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8007970:	68fb      	ldr	r3, [r7, #12]
 8007972:	689b      	ldr	r3, [r3, #8]
 8007974:	683a      	ldr	r2, [r7, #0]
 8007976:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8007978:	68fb      	ldr	r3, [r7, #12]
 800797a:	683a      	ldr	r2, [r7, #0]
 800797c:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800797e:	683b      	ldr	r3, [r7, #0]
 8007980:	687a      	ldr	r2, [r7, #4]
 8007982:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8007984:	687b      	ldr	r3, [r7, #4]
 8007986:	681b      	ldr	r3, [r3, #0]
 8007988:	1c5a      	adds	r2, r3, #1
 800798a:	687b      	ldr	r3, [r7, #4]
 800798c:	601a      	str	r2, [r3, #0]
}
 800798e:	bf00      	nop
 8007990:	3714      	adds	r7, #20
 8007992:	46bd      	mov	sp, r7
 8007994:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007998:	4770      	bx	lr

0800799a <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800799a:	b480      	push	{r7}
 800799c:	b085      	sub	sp, #20
 800799e:	af00      	add	r7, sp, #0
 80079a0:	6078      	str	r0, [r7, #4]
 80079a2:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80079a4:	683b      	ldr	r3, [r7, #0]
 80079a6:	681b      	ldr	r3, [r3, #0]
 80079a8:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80079aa:	68bb      	ldr	r3, [r7, #8]
 80079ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 80079b0:	d103      	bne.n	80079ba <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80079b2:	687b      	ldr	r3, [r7, #4]
 80079b4:	691b      	ldr	r3, [r3, #16]
 80079b6:	60fb      	str	r3, [r7, #12]
 80079b8:	e00c      	b.n	80079d4 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80079ba:	687b      	ldr	r3, [r7, #4]
 80079bc:	3308      	adds	r3, #8
 80079be:	60fb      	str	r3, [r7, #12]
 80079c0:	e002      	b.n	80079c8 <vListInsert+0x2e>
 80079c2:	68fb      	ldr	r3, [r7, #12]
 80079c4:	685b      	ldr	r3, [r3, #4]
 80079c6:	60fb      	str	r3, [r7, #12]
 80079c8:	68fb      	ldr	r3, [r7, #12]
 80079ca:	685b      	ldr	r3, [r3, #4]
 80079cc:	681b      	ldr	r3, [r3, #0]
 80079ce:	68ba      	ldr	r2, [r7, #8]
 80079d0:	429a      	cmp	r2, r3
 80079d2:	d2f6      	bcs.n	80079c2 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80079d4:	68fb      	ldr	r3, [r7, #12]
 80079d6:	685a      	ldr	r2, [r3, #4]
 80079d8:	683b      	ldr	r3, [r7, #0]
 80079da:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80079dc:	683b      	ldr	r3, [r7, #0]
 80079de:	685b      	ldr	r3, [r3, #4]
 80079e0:	683a      	ldr	r2, [r7, #0]
 80079e2:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80079e4:	683b      	ldr	r3, [r7, #0]
 80079e6:	68fa      	ldr	r2, [r7, #12]
 80079e8:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80079ea:	68fb      	ldr	r3, [r7, #12]
 80079ec:	683a      	ldr	r2, [r7, #0]
 80079ee:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 80079f0:	683b      	ldr	r3, [r7, #0]
 80079f2:	687a      	ldr	r2, [r7, #4]
 80079f4:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80079f6:	687b      	ldr	r3, [r7, #4]
 80079f8:	681b      	ldr	r3, [r3, #0]
 80079fa:	1c5a      	adds	r2, r3, #1
 80079fc:	687b      	ldr	r3, [r7, #4]
 80079fe:	601a      	str	r2, [r3, #0]
}
 8007a00:	bf00      	nop
 8007a02:	3714      	adds	r7, #20
 8007a04:	46bd      	mov	sp, r7
 8007a06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a0a:	4770      	bx	lr

08007a0c <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8007a0c:	b480      	push	{r7}
 8007a0e:	b085      	sub	sp, #20
 8007a10:	af00      	add	r7, sp, #0
 8007a12:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8007a14:	687b      	ldr	r3, [r7, #4]
 8007a16:	691b      	ldr	r3, [r3, #16]
 8007a18:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8007a1a:	687b      	ldr	r3, [r7, #4]
 8007a1c:	685b      	ldr	r3, [r3, #4]
 8007a1e:	687a      	ldr	r2, [r7, #4]
 8007a20:	6892      	ldr	r2, [r2, #8]
 8007a22:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8007a24:	687b      	ldr	r3, [r7, #4]
 8007a26:	689b      	ldr	r3, [r3, #8]
 8007a28:	687a      	ldr	r2, [r7, #4]
 8007a2a:	6852      	ldr	r2, [r2, #4]
 8007a2c:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8007a2e:	68fb      	ldr	r3, [r7, #12]
 8007a30:	685b      	ldr	r3, [r3, #4]
 8007a32:	687a      	ldr	r2, [r7, #4]
 8007a34:	429a      	cmp	r2, r3
 8007a36:	d103      	bne.n	8007a40 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8007a38:	687b      	ldr	r3, [r7, #4]
 8007a3a:	689a      	ldr	r2, [r3, #8]
 8007a3c:	68fb      	ldr	r3, [r7, #12]
 8007a3e:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8007a40:	687b      	ldr	r3, [r7, #4]
 8007a42:	2200      	movs	r2, #0
 8007a44:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8007a46:	68fb      	ldr	r3, [r7, #12]
 8007a48:	681b      	ldr	r3, [r3, #0]
 8007a4a:	1e5a      	subs	r2, r3, #1
 8007a4c:	68fb      	ldr	r3, [r7, #12]
 8007a4e:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8007a50:	68fb      	ldr	r3, [r7, #12]
 8007a52:	681b      	ldr	r3, [r3, #0]
}
 8007a54:	4618      	mov	r0, r3
 8007a56:	3714      	adds	r7, #20
 8007a58:	46bd      	mov	sp, r7
 8007a5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a5e:	4770      	bx	lr

08007a60 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8007a60:	b580      	push	{r7, lr}
 8007a62:	b084      	sub	sp, #16
 8007a64:	af00      	add	r7, sp, #0
 8007a66:	6078      	str	r0, [r7, #4]
 8007a68:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8007a6a:	687b      	ldr	r3, [r7, #4]
 8007a6c:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8007a6e:	68fb      	ldr	r3, [r7, #12]
 8007a70:	2b00      	cmp	r3, #0
 8007a72:	d10a      	bne.n	8007a8a <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8007a74:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007a78:	f383 8811 	msr	BASEPRI, r3
 8007a7c:	f3bf 8f6f 	isb	sy
 8007a80:	f3bf 8f4f 	dsb	sy
 8007a84:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8007a86:	bf00      	nop
 8007a88:	e7fe      	b.n	8007a88 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8007a8a:	f002 fc6b 	bl	800a364 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8007a8e:	68fb      	ldr	r3, [r7, #12]
 8007a90:	681a      	ldr	r2, [r3, #0]
 8007a92:	68fb      	ldr	r3, [r7, #12]
 8007a94:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007a96:	68f9      	ldr	r1, [r7, #12]
 8007a98:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8007a9a:	fb01 f303 	mul.w	r3, r1, r3
 8007a9e:	441a      	add	r2, r3
 8007aa0:	68fb      	ldr	r3, [r7, #12]
 8007aa2:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8007aa4:	68fb      	ldr	r3, [r7, #12]
 8007aa6:	2200      	movs	r2, #0
 8007aa8:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8007aaa:	68fb      	ldr	r3, [r7, #12]
 8007aac:	681a      	ldr	r2, [r3, #0]
 8007aae:	68fb      	ldr	r3, [r7, #12]
 8007ab0:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8007ab2:	68fb      	ldr	r3, [r7, #12]
 8007ab4:	681a      	ldr	r2, [r3, #0]
 8007ab6:	68fb      	ldr	r3, [r7, #12]
 8007ab8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007aba:	3b01      	subs	r3, #1
 8007abc:	68f9      	ldr	r1, [r7, #12]
 8007abe:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8007ac0:	fb01 f303 	mul.w	r3, r1, r3
 8007ac4:	441a      	add	r2, r3
 8007ac6:	68fb      	ldr	r3, [r7, #12]
 8007ac8:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8007aca:	68fb      	ldr	r3, [r7, #12]
 8007acc:	22ff      	movs	r2, #255	; 0xff
 8007ace:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8007ad2:	68fb      	ldr	r3, [r7, #12]
 8007ad4:	22ff      	movs	r2, #255	; 0xff
 8007ad6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8007ada:	683b      	ldr	r3, [r7, #0]
 8007adc:	2b00      	cmp	r3, #0
 8007ade:	d114      	bne.n	8007b0a <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007ae0:	68fb      	ldr	r3, [r7, #12]
 8007ae2:	691b      	ldr	r3, [r3, #16]
 8007ae4:	2b00      	cmp	r3, #0
 8007ae6:	d01a      	beq.n	8007b1e <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007ae8:	68fb      	ldr	r3, [r7, #12]
 8007aea:	3310      	adds	r3, #16
 8007aec:	4618      	mov	r0, r3
 8007aee:	f001 fc25 	bl	800933c <xTaskRemoveFromEventList>
 8007af2:	4603      	mov	r3, r0
 8007af4:	2b00      	cmp	r3, #0
 8007af6:	d012      	beq.n	8007b1e <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8007af8:	4b0c      	ldr	r3, [pc, #48]	; (8007b2c <xQueueGenericReset+0xcc>)
 8007afa:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007afe:	601a      	str	r2, [r3, #0]
 8007b00:	f3bf 8f4f 	dsb	sy
 8007b04:	f3bf 8f6f 	isb	sy
 8007b08:	e009      	b.n	8007b1e <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8007b0a:	68fb      	ldr	r3, [r7, #12]
 8007b0c:	3310      	adds	r3, #16
 8007b0e:	4618      	mov	r0, r3
 8007b10:	f7ff fef2 	bl	80078f8 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8007b14:	68fb      	ldr	r3, [r7, #12]
 8007b16:	3324      	adds	r3, #36	; 0x24
 8007b18:	4618      	mov	r0, r3
 8007b1a:	f7ff feed 	bl	80078f8 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8007b1e:	f002 fc51 	bl	800a3c4 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8007b22:	2301      	movs	r3, #1
}
 8007b24:	4618      	mov	r0, r3
 8007b26:	3710      	adds	r7, #16
 8007b28:	46bd      	mov	sp, r7
 8007b2a:	bd80      	pop	{r7, pc}
 8007b2c:	e000ed04 	.word	0xe000ed04

08007b30 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8007b30:	b580      	push	{r7, lr}
 8007b32:	b08e      	sub	sp, #56	; 0x38
 8007b34:	af02      	add	r7, sp, #8
 8007b36:	60f8      	str	r0, [r7, #12]
 8007b38:	60b9      	str	r1, [r7, #8]
 8007b3a:	607a      	str	r2, [r7, #4]
 8007b3c:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8007b3e:	68fb      	ldr	r3, [r7, #12]
 8007b40:	2b00      	cmp	r3, #0
 8007b42:	d10a      	bne.n	8007b5a <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 8007b44:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007b48:	f383 8811 	msr	BASEPRI, r3
 8007b4c:	f3bf 8f6f 	isb	sy
 8007b50:	f3bf 8f4f 	dsb	sy
 8007b54:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8007b56:	bf00      	nop
 8007b58:	e7fe      	b.n	8007b58 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8007b5a:	683b      	ldr	r3, [r7, #0]
 8007b5c:	2b00      	cmp	r3, #0
 8007b5e:	d10a      	bne.n	8007b76 <xQueueGenericCreateStatic+0x46>
	__asm volatile
 8007b60:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007b64:	f383 8811 	msr	BASEPRI, r3
 8007b68:	f3bf 8f6f 	isb	sy
 8007b6c:	f3bf 8f4f 	dsb	sy
 8007b70:	627b      	str	r3, [r7, #36]	; 0x24
}
 8007b72:	bf00      	nop
 8007b74:	e7fe      	b.n	8007b74 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8007b76:	687b      	ldr	r3, [r7, #4]
 8007b78:	2b00      	cmp	r3, #0
 8007b7a:	d002      	beq.n	8007b82 <xQueueGenericCreateStatic+0x52>
 8007b7c:	68bb      	ldr	r3, [r7, #8]
 8007b7e:	2b00      	cmp	r3, #0
 8007b80:	d001      	beq.n	8007b86 <xQueueGenericCreateStatic+0x56>
 8007b82:	2301      	movs	r3, #1
 8007b84:	e000      	b.n	8007b88 <xQueueGenericCreateStatic+0x58>
 8007b86:	2300      	movs	r3, #0
 8007b88:	2b00      	cmp	r3, #0
 8007b8a:	d10a      	bne.n	8007ba2 <xQueueGenericCreateStatic+0x72>
	__asm volatile
 8007b8c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007b90:	f383 8811 	msr	BASEPRI, r3
 8007b94:	f3bf 8f6f 	isb	sy
 8007b98:	f3bf 8f4f 	dsb	sy
 8007b9c:	623b      	str	r3, [r7, #32]
}
 8007b9e:	bf00      	nop
 8007ba0:	e7fe      	b.n	8007ba0 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8007ba2:	687b      	ldr	r3, [r7, #4]
 8007ba4:	2b00      	cmp	r3, #0
 8007ba6:	d102      	bne.n	8007bae <xQueueGenericCreateStatic+0x7e>
 8007ba8:	68bb      	ldr	r3, [r7, #8]
 8007baa:	2b00      	cmp	r3, #0
 8007bac:	d101      	bne.n	8007bb2 <xQueueGenericCreateStatic+0x82>
 8007bae:	2301      	movs	r3, #1
 8007bb0:	e000      	b.n	8007bb4 <xQueueGenericCreateStatic+0x84>
 8007bb2:	2300      	movs	r3, #0
 8007bb4:	2b00      	cmp	r3, #0
 8007bb6:	d10a      	bne.n	8007bce <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 8007bb8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007bbc:	f383 8811 	msr	BASEPRI, r3
 8007bc0:	f3bf 8f6f 	isb	sy
 8007bc4:	f3bf 8f4f 	dsb	sy
 8007bc8:	61fb      	str	r3, [r7, #28]
}
 8007bca:	bf00      	nop
 8007bcc:	e7fe      	b.n	8007bcc <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8007bce:	2350      	movs	r3, #80	; 0x50
 8007bd0:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8007bd2:	697b      	ldr	r3, [r7, #20]
 8007bd4:	2b50      	cmp	r3, #80	; 0x50
 8007bd6:	d00a      	beq.n	8007bee <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 8007bd8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007bdc:	f383 8811 	msr	BASEPRI, r3
 8007be0:	f3bf 8f6f 	isb	sy
 8007be4:	f3bf 8f4f 	dsb	sy
 8007be8:	61bb      	str	r3, [r7, #24]
}
 8007bea:	bf00      	nop
 8007bec:	e7fe      	b.n	8007bec <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8007bee:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8007bf0:	683b      	ldr	r3, [r7, #0]
 8007bf2:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8007bf4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007bf6:	2b00      	cmp	r3, #0
 8007bf8:	d00d      	beq.n	8007c16 <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8007bfa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007bfc:	2201      	movs	r2, #1
 8007bfe:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8007c02:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8007c06:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007c08:	9300      	str	r3, [sp, #0]
 8007c0a:	4613      	mov	r3, r2
 8007c0c:	687a      	ldr	r2, [r7, #4]
 8007c0e:	68b9      	ldr	r1, [r7, #8]
 8007c10:	68f8      	ldr	r0, [r7, #12]
 8007c12:	f000 f83f 	bl	8007c94 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8007c16:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8007c18:	4618      	mov	r0, r3
 8007c1a:	3730      	adds	r7, #48	; 0x30
 8007c1c:	46bd      	mov	sp, r7
 8007c1e:	bd80      	pop	{r7, pc}

08007c20 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8007c20:	b580      	push	{r7, lr}
 8007c22:	b08a      	sub	sp, #40	; 0x28
 8007c24:	af02      	add	r7, sp, #8
 8007c26:	60f8      	str	r0, [r7, #12]
 8007c28:	60b9      	str	r1, [r7, #8]
 8007c2a:	4613      	mov	r3, r2
 8007c2c:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8007c2e:	68fb      	ldr	r3, [r7, #12]
 8007c30:	2b00      	cmp	r3, #0
 8007c32:	d10a      	bne.n	8007c4a <xQueueGenericCreate+0x2a>
	__asm volatile
 8007c34:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007c38:	f383 8811 	msr	BASEPRI, r3
 8007c3c:	f3bf 8f6f 	isb	sy
 8007c40:	f3bf 8f4f 	dsb	sy
 8007c44:	613b      	str	r3, [r7, #16]
}
 8007c46:	bf00      	nop
 8007c48:	e7fe      	b.n	8007c48 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007c4a:	68fb      	ldr	r3, [r7, #12]
 8007c4c:	68ba      	ldr	r2, [r7, #8]
 8007c4e:	fb02 f303 	mul.w	r3, r2, r3
 8007c52:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8007c54:	69fb      	ldr	r3, [r7, #28]
 8007c56:	3350      	adds	r3, #80	; 0x50
 8007c58:	4618      	mov	r0, r3
 8007c5a:	f002 fca5 	bl	800a5a8 <pvPortMalloc>
 8007c5e:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8007c60:	69bb      	ldr	r3, [r7, #24]
 8007c62:	2b00      	cmp	r3, #0
 8007c64:	d011      	beq.n	8007c8a <xQueueGenericCreate+0x6a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8007c66:	69bb      	ldr	r3, [r7, #24]
 8007c68:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8007c6a:	697b      	ldr	r3, [r7, #20]
 8007c6c:	3350      	adds	r3, #80	; 0x50
 8007c6e:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8007c70:	69bb      	ldr	r3, [r7, #24]
 8007c72:	2200      	movs	r2, #0
 8007c74:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8007c78:	79fa      	ldrb	r2, [r7, #7]
 8007c7a:	69bb      	ldr	r3, [r7, #24]
 8007c7c:	9300      	str	r3, [sp, #0]
 8007c7e:	4613      	mov	r3, r2
 8007c80:	697a      	ldr	r2, [r7, #20]
 8007c82:	68b9      	ldr	r1, [r7, #8]
 8007c84:	68f8      	ldr	r0, [r7, #12]
 8007c86:	f000 f805 	bl	8007c94 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8007c8a:	69bb      	ldr	r3, [r7, #24]
	}
 8007c8c:	4618      	mov	r0, r3
 8007c8e:	3720      	adds	r7, #32
 8007c90:	46bd      	mov	sp, r7
 8007c92:	bd80      	pop	{r7, pc}

08007c94 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8007c94:	b580      	push	{r7, lr}
 8007c96:	b084      	sub	sp, #16
 8007c98:	af00      	add	r7, sp, #0
 8007c9a:	60f8      	str	r0, [r7, #12]
 8007c9c:	60b9      	str	r1, [r7, #8]
 8007c9e:	607a      	str	r2, [r7, #4]
 8007ca0:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8007ca2:	68bb      	ldr	r3, [r7, #8]
 8007ca4:	2b00      	cmp	r3, #0
 8007ca6:	d103      	bne.n	8007cb0 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8007ca8:	69bb      	ldr	r3, [r7, #24]
 8007caa:	69ba      	ldr	r2, [r7, #24]
 8007cac:	601a      	str	r2, [r3, #0]
 8007cae:	e002      	b.n	8007cb6 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8007cb0:	69bb      	ldr	r3, [r7, #24]
 8007cb2:	687a      	ldr	r2, [r7, #4]
 8007cb4:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8007cb6:	69bb      	ldr	r3, [r7, #24]
 8007cb8:	68fa      	ldr	r2, [r7, #12]
 8007cba:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8007cbc:	69bb      	ldr	r3, [r7, #24]
 8007cbe:	68ba      	ldr	r2, [r7, #8]
 8007cc0:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8007cc2:	2101      	movs	r1, #1
 8007cc4:	69b8      	ldr	r0, [r7, #24]
 8007cc6:	f7ff fecb 	bl	8007a60 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8007cca:	69bb      	ldr	r3, [r7, #24]
 8007ccc:	78fa      	ldrb	r2, [r7, #3]
 8007cce:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8007cd2:	bf00      	nop
 8007cd4:	3710      	adds	r7, #16
 8007cd6:	46bd      	mov	sp, r7
 8007cd8:	bd80      	pop	{r7, pc}

08007cda <xQueueCreateCountingSemaphoreStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphoreStatic( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount, StaticQueue_t *pxStaticQueue )
	{
 8007cda:	b580      	push	{r7, lr}
 8007cdc:	b08a      	sub	sp, #40	; 0x28
 8007cde:	af02      	add	r7, sp, #8
 8007ce0:	60f8      	str	r0, [r7, #12]
 8007ce2:	60b9      	str	r1, [r7, #8]
 8007ce4:	607a      	str	r2, [r7, #4]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 8007ce6:	68fb      	ldr	r3, [r7, #12]
 8007ce8:	2b00      	cmp	r3, #0
 8007cea:	d10a      	bne.n	8007d02 <xQueueCreateCountingSemaphoreStatic+0x28>
	__asm volatile
 8007cec:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007cf0:	f383 8811 	msr	BASEPRI, r3
 8007cf4:	f3bf 8f6f 	isb	sy
 8007cf8:	f3bf 8f4f 	dsb	sy
 8007cfc:	61bb      	str	r3, [r7, #24]
}
 8007cfe:	bf00      	nop
 8007d00:	e7fe      	b.n	8007d00 <xQueueCreateCountingSemaphoreStatic+0x26>
		configASSERT( uxInitialCount <= uxMaxCount );
 8007d02:	68ba      	ldr	r2, [r7, #8]
 8007d04:	68fb      	ldr	r3, [r7, #12]
 8007d06:	429a      	cmp	r2, r3
 8007d08:	d90a      	bls.n	8007d20 <xQueueCreateCountingSemaphoreStatic+0x46>
	__asm volatile
 8007d0a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007d0e:	f383 8811 	msr	BASEPRI, r3
 8007d12:	f3bf 8f6f 	isb	sy
 8007d16:	f3bf 8f4f 	dsb	sy
 8007d1a:	617b      	str	r3, [r7, #20]
}
 8007d1c:	bf00      	nop
 8007d1e:	e7fe      	b.n	8007d1e <xQueueCreateCountingSemaphoreStatic+0x44>

		xHandle = xQueueGenericCreateStatic( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, NULL, pxStaticQueue, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 8007d20:	2302      	movs	r3, #2
 8007d22:	9300      	str	r3, [sp, #0]
 8007d24:	687b      	ldr	r3, [r7, #4]
 8007d26:	2200      	movs	r2, #0
 8007d28:	2100      	movs	r1, #0
 8007d2a:	68f8      	ldr	r0, [r7, #12]
 8007d2c:	f7ff ff00 	bl	8007b30 <xQueueGenericCreateStatic>
 8007d30:	61f8      	str	r0, [r7, #28]

		if( xHandle != NULL )
 8007d32:	69fb      	ldr	r3, [r7, #28]
 8007d34:	2b00      	cmp	r3, #0
 8007d36:	d002      	beq.n	8007d3e <xQueueCreateCountingSemaphoreStatic+0x64>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 8007d38:	69fb      	ldr	r3, [r7, #28]
 8007d3a:	68ba      	ldr	r2, [r7, #8]
 8007d3c:	639a      	str	r2, [r3, #56]	; 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 8007d3e:	69fb      	ldr	r3, [r7, #28]
	}
 8007d40:	4618      	mov	r0, r3
 8007d42:	3720      	adds	r7, #32
 8007d44:	46bd      	mov	sp, r7
 8007d46:	bd80      	pop	{r7, pc}

08007d48 <xQueueCreateCountingSemaphore>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount )
	{
 8007d48:	b580      	push	{r7, lr}
 8007d4a:	b086      	sub	sp, #24
 8007d4c:	af00      	add	r7, sp, #0
 8007d4e:	6078      	str	r0, [r7, #4]
 8007d50:	6039      	str	r1, [r7, #0]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 8007d52:	687b      	ldr	r3, [r7, #4]
 8007d54:	2b00      	cmp	r3, #0
 8007d56:	d10a      	bne.n	8007d6e <xQueueCreateCountingSemaphore+0x26>
	__asm volatile
 8007d58:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007d5c:	f383 8811 	msr	BASEPRI, r3
 8007d60:	f3bf 8f6f 	isb	sy
 8007d64:	f3bf 8f4f 	dsb	sy
 8007d68:	613b      	str	r3, [r7, #16]
}
 8007d6a:	bf00      	nop
 8007d6c:	e7fe      	b.n	8007d6c <xQueueCreateCountingSemaphore+0x24>
		configASSERT( uxInitialCount <= uxMaxCount );
 8007d6e:	683a      	ldr	r2, [r7, #0]
 8007d70:	687b      	ldr	r3, [r7, #4]
 8007d72:	429a      	cmp	r2, r3
 8007d74:	d90a      	bls.n	8007d8c <xQueueCreateCountingSemaphore+0x44>
	__asm volatile
 8007d76:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007d7a:	f383 8811 	msr	BASEPRI, r3
 8007d7e:	f3bf 8f6f 	isb	sy
 8007d82:	f3bf 8f4f 	dsb	sy
 8007d86:	60fb      	str	r3, [r7, #12]
}
 8007d88:	bf00      	nop
 8007d8a:	e7fe      	b.n	8007d8a <xQueueCreateCountingSemaphore+0x42>

		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 8007d8c:	2202      	movs	r2, #2
 8007d8e:	2100      	movs	r1, #0
 8007d90:	6878      	ldr	r0, [r7, #4]
 8007d92:	f7ff ff45 	bl	8007c20 <xQueueGenericCreate>
 8007d96:	6178      	str	r0, [r7, #20]

		if( xHandle != NULL )
 8007d98:	697b      	ldr	r3, [r7, #20]
 8007d9a:	2b00      	cmp	r3, #0
 8007d9c:	d002      	beq.n	8007da4 <xQueueCreateCountingSemaphore+0x5c>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 8007d9e:	697b      	ldr	r3, [r7, #20]
 8007da0:	683a      	ldr	r2, [r7, #0]
 8007da2:	639a      	str	r2, [r3, #56]	; 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 8007da4:	697b      	ldr	r3, [r7, #20]
	}
 8007da6:	4618      	mov	r0, r3
 8007da8:	3718      	adds	r7, #24
 8007daa:	46bd      	mov	sp, r7
 8007dac:	bd80      	pop	{r7, pc}
	...

08007db0 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8007db0:	b580      	push	{r7, lr}
 8007db2:	b08e      	sub	sp, #56	; 0x38
 8007db4:	af00      	add	r7, sp, #0
 8007db6:	60f8      	str	r0, [r7, #12]
 8007db8:	60b9      	str	r1, [r7, #8]
 8007dba:	607a      	str	r2, [r7, #4]
 8007dbc:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8007dbe:	2300      	movs	r3, #0
 8007dc0:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8007dc2:	68fb      	ldr	r3, [r7, #12]
 8007dc4:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8007dc6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007dc8:	2b00      	cmp	r3, #0
 8007dca:	d10a      	bne.n	8007de2 <xQueueGenericSend+0x32>
	__asm volatile
 8007dcc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007dd0:	f383 8811 	msr	BASEPRI, r3
 8007dd4:	f3bf 8f6f 	isb	sy
 8007dd8:	f3bf 8f4f 	dsb	sy
 8007ddc:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8007dde:	bf00      	nop
 8007de0:	e7fe      	b.n	8007de0 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007de2:	68bb      	ldr	r3, [r7, #8]
 8007de4:	2b00      	cmp	r3, #0
 8007de6:	d103      	bne.n	8007df0 <xQueueGenericSend+0x40>
 8007de8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007dea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007dec:	2b00      	cmp	r3, #0
 8007dee:	d101      	bne.n	8007df4 <xQueueGenericSend+0x44>
 8007df0:	2301      	movs	r3, #1
 8007df2:	e000      	b.n	8007df6 <xQueueGenericSend+0x46>
 8007df4:	2300      	movs	r3, #0
 8007df6:	2b00      	cmp	r3, #0
 8007df8:	d10a      	bne.n	8007e10 <xQueueGenericSend+0x60>
	__asm volatile
 8007dfa:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007dfe:	f383 8811 	msr	BASEPRI, r3
 8007e02:	f3bf 8f6f 	isb	sy
 8007e06:	f3bf 8f4f 	dsb	sy
 8007e0a:	627b      	str	r3, [r7, #36]	; 0x24
}
 8007e0c:	bf00      	nop
 8007e0e:	e7fe      	b.n	8007e0e <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8007e10:	683b      	ldr	r3, [r7, #0]
 8007e12:	2b02      	cmp	r3, #2
 8007e14:	d103      	bne.n	8007e1e <xQueueGenericSend+0x6e>
 8007e16:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007e18:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007e1a:	2b01      	cmp	r3, #1
 8007e1c:	d101      	bne.n	8007e22 <xQueueGenericSend+0x72>
 8007e1e:	2301      	movs	r3, #1
 8007e20:	e000      	b.n	8007e24 <xQueueGenericSend+0x74>
 8007e22:	2300      	movs	r3, #0
 8007e24:	2b00      	cmp	r3, #0
 8007e26:	d10a      	bne.n	8007e3e <xQueueGenericSend+0x8e>
	__asm volatile
 8007e28:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007e2c:	f383 8811 	msr	BASEPRI, r3
 8007e30:	f3bf 8f6f 	isb	sy
 8007e34:	f3bf 8f4f 	dsb	sy
 8007e38:	623b      	str	r3, [r7, #32]
}
 8007e3a:	bf00      	nop
 8007e3c:	e7fe      	b.n	8007e3c <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8007e3e:	f001 fc3b 	bl	80096b8 <xTaskGetSchedulerState>
 8007e42:	4603      	mov	r3, r0
 8007e44:	2b00      	cmp	r3, #0
 8007e46:	d102      	bne.n	8007e4e <xQueueGenericSend+0x9e>
 8007e48:	687b      	ldr	r3, [r7, #4]
 8007e4a:	2b00      	cmp	r3, #0
 8007e4c:	d101      	bne.n	8007e52 <xQueueGenericSend+0xa2>
 8007e4e:	2301      	movs	r3, #1
 8007e50:	e000      	b.n	8007e54 <xQueueGenericSend+0xa4>
 8007e52:	2300      	movs	r3, #0
 8007e54:	2b00      	cmp	r3, #0
 8007e56:	d10a      	bne.n	8007e6e <xQueueGenericSend+0xbe>
	__asm volatile
 8007e58:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007e5c:	f383 8811 	msr	BASEPRI, r3
 8007e60:	f3bf 8f6f 	isb	sy
 8007e64:	f3bf 8f4f 	dsb	sy
 8007e68:	61fb      	str	r3, [r7, #28]
}
 8007e6a:	bf00      	nop
 8007e6c:	e7fe      	b.n	8007e6c <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8007e6e:	f002 fa79 	bl	800a364 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8007e72:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007e74:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007e76:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007e78:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007e7a:	429a      	cmp	r2, r3
 8007e7c:	d302      	bcc.n	8007e84 <xQueueGenericSend+0xd4>
 8007e7e:	683b      	ldr	r3, [r7, #0]
 8007e80:	2b02      	cmp	r3, #2
 8007e82:	d129      	bne.n	8007ed8 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8007e84:	683a      	ldr	r2, [r7, #0]
 8007e86:	68b9      	ldr	r1, [r7, #8]
 8007e88:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8007e8a:	f000 fc5e 	bl	800874a <prvCopyDataToQueue>
 8007e8e:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007e90:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007e92:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007e94:	2b00      	cmp	r3, #0
 8007e96:	d010      	beq.n	8007eba <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007e98:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007e9a:	3324      	adds	r3, #36	; 0x24
 8007e9c:	4618      	mov	r0, r3
 8007e9e:	f001 fa4d 	bl	800933c <xTaskRemoveFromEventList>
 8007ea2:	4603      	mov	r3, r0
 8007ea4:	2b00      	cmp	r3, #0
 8007ea6:	d013      	beq.n	8007ed0 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8007ea8:	4b3f      	ldr	r3, [pc, #252]	; (8007fa8 <xQueueGenericSend+0x1f8>)
 8007eaa:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007eae:	601a      	str	r2, [r3, #0]
 8007eb0:	f3bf 8f4f 	dsb	sy
 8007eb4:	f3bf 8f6f 	isb	sy
 8007eb8:	e00a      	b.n	8007ed0 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8007eba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007ebc:	2b00      	cmp	r3, #0
 8007ebe:	d007      	beq.n	8007ed0 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8007ec0:	4b39      	ldr	r3, [pc, #228]	; (8007fa8 <xQueueGenericSend+0x1f8>)
 8007ec2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007ec6:	601a      	str	r2, [r3, #0]
 8007ec8:	f3bf 8f4f 	dsb	sy
 8007ecc:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8007ed0:	f002 fa78 	bl	800a3c4 <vPortExitCritical>
				return pdPASS;
 8007ed4:	2301      	movs	r3, #1
 8007ed6:	e063      	b.n	8007fa0 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8007ed8:	687b      	ldr	r3, [r7, #4]
 8007eda:	2b00      	cmp	r3, #0
 8007edc:	d103      	bne.n	8007ee6 <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8007ede:	f002 fa71 	bl	800a3c4 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8007ee2:	2300      	movs	r3, #0
 8007ee4:	e05c      	b.n	8007fa0 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 8007ee6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007ee8:	2b00      	cmp	r3, #0
 8007eea:	d106      	bne.n	8007efa <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8007eec:	f107 0314 	add.w	r3, r7, #20
 8007ef0:	4618      	mov	r0, r3
 8007ef2:	f001 fa87 	bl	8009404 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8007ef6:	2301      	movs	r3, #1
 8007ef8:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8007efa:	f002 fa63 	bl	800a3c4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8007efe:	f000 fff9 	bl	8008ef4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8007f02:	f002 fa2f 	bl	800a364 <vPortEnterCritical>
 8007f06:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007f08:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8007f0c:	b25b      	sxtb	r3, r3
 8007f0e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007f12:	d103      	bne.n	8007f1c <xQueueGenericSend+0x16c>
 8007f14:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007f16:	2200      	movs	r2, #0
 8007f18:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007f1c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007f1e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8007f22:	b25b      	sxtb	r3, r3
 8007f24:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007f28:	d103      	bne.n	8007f32 <xQueueGenericSend+0x182>
 8007f2a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007f2c:	2200      	movs	r2, #0
 8007f2e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8007f32:	f002 fa47 	bl	800a3c4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8007f36:	1d3a      	adds	r2, r7, #4
 8007f38:	f107 0314 	add.w	r3, r7, #20
 8007f3c:	4611      	mov	r1, r2
 8007f3e:	4618      	mov	r0, r3
 8007f40:	f001 fa76 	bl	8009430 <xTaskCheckForTimeOut>
 8007f44:	4603      	mov	r3, r0
 8007f46:	2b00      	cmp	r3, #0
 8007f48:	d124      	bne.n	8007f94 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8007f4a:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8007f4c:	f000 fcf5 	bl	800893a <prvIsQueueFull>
 8007f50:	4603      	mov	r3, r0
 8007f52:	2b00      	cmp	r3, #0
 8007f54:	d018      	beq.n	8007f88 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8007f56:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007f58:	3310      	adds	r3, #16
 8007f5a:	687a      	ldr	r2, [r7, #4]
 8007f5c:	4611      	mov	r1, r2
 8007f5e:	4618      	mov	r0, r3
 8007f60:	f001 f99c 	bl	800929c <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8007f64:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8007f66:	f000 fc80 	bl	800886a <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8007f6a:	f000 ffd1 	bl	8008f10 <xTaskResumeAll>
 8007f6e:	4603      	mov	r3, r0
 8007f70:	2b00      	cmp	r3, #0
 8007f72:	f47f af7c 	bne.w	8007e6e <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 8007f76:	4b0c      	ldr	r3, [pc, #48]	; (8007fa8 <xQueueGenericSend+0x1f8>)
 8007f78:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007f7c:	601a      	str	r2, [r3, #0]
 8007f7e:	f3bf 8f4f 	dsb	sy
 8007f82:	f3bf 8f6f 	isb	sy
 8007f86:	e772      	b.n	8007e6e <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8007f88:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8007f8a:	f000 fc6e 	bl	800886a <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8007f8e:	f000 ffbf 	bl	8008f10 <xTaskResumeAll>
 8007f92:	e76c      	b.n	8007e6e <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8007f94:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8007f96:	f000 fc68 	bl	800886a <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8007f9a:	f000 ffb9 	bl	8008f10 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8007f9e:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8007fa0:	4618      	mov	r0, r3
 8007fa2:	3738      	adds	r7, #56	; 0x38
 8007fa4:	46bd      	mov	sp, r7
 8007fa6:	bd80      	pop	{r7, pc}
 8007fa8:	e000ed04 	.word	0xe000ed04

08007fac <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8007fac:	b580      	push	{r7, lr}
 8007fae:	b090      	sub	sp, #64	; 0x40
 8007fb0:	af00      	add	r7, sp, #0
 8007fb2:	60f8      	str	r0, [r7, #12]
 8007fb4:	60b9      	str	r1, [r7, #8]
 8007fb6:	607a      	str	r2, [r7, #4]
 8007fb8:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8007fba:	68fb      	ldr	r3, [r7, #12]
 8007fbc:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 8007fbe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007fc0:	2b00      	cmp	r3, #0
 8007fc2:	d10a      	bne.n	8007fda <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 8007fc4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007fc8:	f383 8811 	msr	BASEPRI, r3
 8007fcc:	f3bf 8f6f 	isb	sy
 8007fd0:	f3bf 8f4f 	dsb	sy
 8007fd4:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8007fd6:	bf00      	nop
 8007fd8:	e7fe      	b.n	8007fd8 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007fda:	68bb      	ldr	r3, [r7, #8]
 8007fdc:	2b00      	cmp	r3, #0
 8007fde:	d103      	bne.n	8007fe8 <xQueueGenericSendFromISR+0x3c>
 8007fe0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007fe2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007fe4:	2b00      	cmp	r3, #0
 8007fe6:	d101      	bne.n	8007fec <xQueueGenericSendFromISR+0x40>
 8007fe8:	2301      	movs	r3, #1
 8007fea:	e000      	b.n	8007fee <xQueueGenericSendFromISR+0x42>
 8007fec:	2300      	movs	r3, #0
 8007fee:	2b00      	cmp	r3, #0
 8007ff0:	d10a      	bne.n	8008008 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 8007ff2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007ff6:	f383 8811 	msr	BASEPRI, r3
 8007ffa:	f3bf 8f6f 	isb	sy
 8007ffe:	f3bf 8f4f 	dsb	sy
 8008002:	627b      	str	r3, [r7, #36]	; 0x24
}
 8008004:	bf00      	nop
 8008006:	e7fe      	b.n	8008006 <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8008008:	683b      	ldr	r3, [r7, #0]
 800800a:	2b02      	cmp	r3, #2
 800800c:	d103      	bne.n	8008016 <xQueueGenericSendFromISR+0x6a>
 800800e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008010:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008012:	2b01      	cmp	r3, #1
 8008014:	d101      	bne.n	800801a <xQueueGenericSendFromISR+0x6e>
 8008016:	2301      	movs	r3, #1
 8008018:	e000      	b.n	800801c <xQueueGenericSendFromISR+0x70>
 800801a:	2300      	movs	r3, #0
 800801c:	2b00      	cmp	r3, #0
 800801e:	d10a      	bne.n	8008036 <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 8008020:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008024:	f383 8811 	msr	BASEPRI, r3
 8008028:	f3bf 8f6f 	isb	sy
 800802c:	f3bf 8f4f 	dsb	sy
 8008030:	623b      	str	r3, [r7, #32]
}
 8008032:	bf00      	nop
 8008034:	e7fe      	b.n	8008034 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8008036:	f002 fa77 	bl	800a528 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800803a:	f3ef 8211 	mrs	r2, BASEPRI
 800803e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008042:	f383 8811 	msr	BASEPRI, r3
 8008046:	f3bf 8f6f 	isb	sy
 800804a:	f3bf 8f4f 	dsb	sy
 800804e:	61fa      	str	r2, [r7, #28]
 8008050:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8008052:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8008054:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8008056:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008058:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800805a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800805c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800805e:	429a      	cmp	r2, r3
 8008060:	d302      	bcc.n	8008068 <xQueueGenericSendFromISR+0xbc>
 8008062:	683b      	ldr	r3, [r7, #0]
 8008064:	2b02      	cmp	r3, #2
 8008066:	d12f      	bne.n	80080c8 <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8008068:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800806a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800806e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8008072:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008074:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008076:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8008078:	683a      	ldr	r2, [r7, #0]
 800807a:	68b9      	ldr	r1, [r7, #8]
 800807c:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800807e:	f000 fb64 	bl	800874a <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8008082:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 8008086:	f1b3 3fff 	cmp.w	r3, #4294967295
 800808a:	d112      	bne.n	80080b2 <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800808c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800808e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008090:	2b00      	cmp	r3, #0
 8008092:	d016      	beq.n	80080c2 <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8008094:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008096:	3324      	adds	r3, #36	; 0x24
 8008098:	4618      	mov	r0, r3
 800809a:	f001 f94f 	bl	800933c <xTaskRemoveFromEventList>
 800809e:	4603      	mov	r3, r0
 80080a0:	2b00      	cmp	r3, #0
 80080a2:	d00e      	beq.n	80080c2 <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80080a4:	687b      	ldr	r3, [r7, #4]
 80080a6:	2b00      	cmp	r3, #0
 80080a8:	d00b      	beq.n	80080c2 <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80080aa:	687b      	ldr	r3, [r7, #4]
 80080ac:	2201      	movs	r2, #1
 80080ae:	601a      	str	r2, [r3, #0]
 80080b0:	e007      	b.n	80080c2 <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80080b2:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 80080b6:	3301      	adds	r3, #1
 80080b8:	b2db      	uxtb	r3, r3
 80080ba:	b25a      	sxtb	r2, r3
 80080bc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80080be:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 80080c2:	2301      	movs	r3, #1
 80080c4:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 80080c6:	e001      	b.n	80080cc <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80080c8:	2300      	movs	r3, #0
 80080ca:	63fb      	str	r3, [r7, #60]	; 0x3c
 80080cc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80080ce:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80080d0:	697b      	ldr	r3, [r7, #20]
 80080d2:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 80080d6:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80080d8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 80080da:	4618      	mov	r0, r3
 80080dc:	3740      	adds	r7, #64	; 0x40
 80080de:	46bd      	mov	sp, r7
 80080e0:	bd80      	pop	{r7, pc}

080080e2 <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 80080e2:	b580      	push	{r7, lr}
 80080e4:	b08e      	sub	sp, #56	; 0x38
 80080e6:	af00      	add	r7, sp, #0
 80080e8:	6078      	str	r0, [r7, #4]
 80080ea:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80080ec:	687b      	ldr	r3, [r7, #4]
 80080ee:	633b      	str	r3, [r7, #48]	; 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 80080f0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80080f2:	2b00      	cmp	r3, #0
 80080f4:	d10a      	bne.n	800810c <xQueueGiveFromISR+0x2a>
	__asm volatile
 80080f6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80080fa:	f383 8811 	msr	BASEPRI, r3
 80080fe:	f3bf 8f6f 	isb	sy
 8008102:	f3bf 8f4f 	dsb	sy
 8008106:	623b      	str	r3, [r7, #32]
}
 8008108:	bf00      	nop
 800810a:	e7fe      	b.n	800810a <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800810c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800810e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008110:	2b00      	cmp	r3, #0
 8008112:	d00a      	beq.n	800812a <xQueueGiveFromISR+0x48>
	__asm volatile
 8008114:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008118:	f383 8811 	msr	BASEPRI, r3
 800811c:	f3bf 8f6f 	isb	sy
 8008120:	f3bf 8f4f 	dsb	sy
 8008124:	61fb      	str	r3, [r7, #28]
}
 8008126:	bf00      	nop
 8008128:	e7fe      	b.n	8008128 <xQueueGiveFromISR+0x46>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 800812a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800812c:	681b      	ldr	r3, [r3, #0]
 800812e:	2b00      	cmp	r3, #0
 8008130:	d103      	bne.n	800813a <xQueueGiveFromISR+0x58>
 8008132:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008134:	689b      	ldr	r3, [r3, #8]
 8008136:	2b00      	cmp	r3, #0
 8008138:	d101      	bne.n	800813e <xQueueGiveFromISR+0x5c>
 800813a:	2301      	movs	r3, #1
 800813c:	e000      	b.n	8008140 <xQueueGiveFromISR+0x5e>
 800813e:	2300      	movs	r3, #0
 8008140:	2b00      	cmp	r3, #0
 8008142:	d10a      	bne.n	800815a <xQueueGiveFromISR+0x78>
	__asm volatile
 8008144:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008148:	f383 8811 	msr	BASEPRI, r3
 800814c:	f3bf 8f6f 	isb	sy
 8008150:	f3bf 8f4f 	dsb	sy
 8008154:	61bb      	str	r3, [r7, #24]
}
 8008156:	bf00      	nop
 8008158:	e7fe      	b.n	8008158 <xQueueGiveFromISR+0x76>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800815a:	f002 f9e5 	bl	800a528 <vPortValidateInterruptPriority>
	__asm volatile
 800815e:	f3ef 8211 	mrs	r2, BASEPRI
 8008162:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008166:	f383 8811 	msr	BASEPRI, r3
 800816a:	f3bf 8f6f 	isb	sy
 800816e:	f3bf 8f4f 	dsb	sy
 8008172:	617a      	str	r2, [r7, #20]
 8008174:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 8008176:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8008178:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800817a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800817c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800817e:	62bb      	str	r3, [r7, #40]	; 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 8008180:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008182:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008184:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8008186:	429a      	cmp	r2, r3
 8008188:	d22b      	bcs.n	80081e2 <xQueueGiveFromISR+0x100>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800818a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800818c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8008190:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8008194:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008196:	1c5a      	adds	r2, r3, #1
 8008198:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800819a:	639a      	str	r2, [r3, #56]	; 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800819c:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 80081a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80081a4:	d112      	bne.n	80081cc <xQueueGiveFromISR+0xea>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80081a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80081a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80081aa:	2b00      	cmp	r3, #0
 80081ac:	d016      	beq.n	80081dc <xQueueGiveFromISR+0xfa>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80081ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80081b0:	3324      	adds	r3, #36	; 0x24
 80081b2:	4618      	mov	r0, r3
 80081b4:	f001 f8c2 	bl	800933c <xTaskRemoveFromEventList>
 80081b8:	4603      	mov	r3, r0
 80081ba:	2b00      	cmp	r3, #0
 80081bc:	d00e      	beq.n	80081dc <xQueueGiveFromISR+0xfa>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80081be:	683b      	ldr	r3, [r7, #0]
 80081c0:	2b00      	cmp	r3, #0
 80081c2:	d00b      	beq.n	80081dc <xQueueGiveFromISR+0xfa>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80081c4:	683b      	ldr	r3, [r7, #0]
 80081c6:	2201      	movs	r2, #1
 80081c8:	601a      	str	r2, [r3, #0]
 80081ca:	e007      	b.n	80081dc <xQueueGiveFromISR+0xfa>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80081cc:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80081d0:	3301      	adds	r3, #1
 80081d2:	b2db      	uxtb	r3, r3
 80081d4:	b25a      	sxtb	r2, r3
 80081d6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80081d8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 80081dc:	2301      	movs	r3, #1
 80081de:	637b      	str	r3, [r7, #52]	; 0x34
 80081e0:	e001      	b.n	80081e6 <xQueueGiveFromISR+0x104>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80081e2:	2300      	movs	r3, #0
 80081e4:	637b      	str	r3, [r7, #52]	; 0x34
 80081e6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80081e8:	60fb      	str	r3, [r7, #12]
	__asm volatile
 80081ea:	68fb      	ldr	r3, [r7, #12]
 80081ec:	f383 8811 	msr	BASEPRI, r3
}
 80081f0:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80081f2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 80081f4:	4618      	mov	r0, r3
 80081f6:	3738      	adds	r7, #56	; 0x38
 80081f8:	46bd      	mov	sp, r7
 80081fa:	bd80      	pop	{r7, pc}

080081fc <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 80081fc:	b580      	push	{r7, lr}
 80081fe:	b08c      	sub	sp, #48	; 0x30
 8008200:	af00      	add	r7, sp, #0
 8008202:	60f8      	str	r0, [r7, #12]
 8008204:	60b9      	str	r1, [r7, #8]
 8008206:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8008208:	2300      	movs	r3, #0
 800820a:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800820c:	68fb      	ldr	r3, [r7, #12]
 800820e:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8008210:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008212:	2b00      	cmp	r3, #0
 8008214:	d10a      	bne.n	800822c <xQueueReceive+0x30>
	__asm volatile
 8008216:	f04f 0350 	mov.w	r3, #80	; 0x50
 800821a:	f383 8811 	msr	BASEPRI, r3
 800821e:	f3bf 8f6f 	isb	sy
 8008222:	f3bf 8f4f 	dsb	sy
 8008226:	623b      	str	r3, [r7, #32]
}
 8008228:	bf00      	nop
 800822a:	e7fe      	b.n	800822a <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800822c:	68bb      	ldr	r3, [r7, #8]
 800822e:	2b00      	cmp	r3, #0
 8008230:	d103      	bne.n	800823a <xQueueReceive+0x3e>
 8008232:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008234:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008236:	2b00      	cmp	r3, #0
 8008238:	d101      	bne.n	800823e <xQueueReceive+0x42>
 800823a:	2301      	movs	r3, #1
 800823c:	e000      	b.n	8008240 <xQueueReceive+0x44>
 800823e:	2300      	movs	r3, #0
 8008240:	2b00      	cmp	r3, #0
 8008242:	d10a      	bne.n	800825a <xQueueReceive+0x5e>
	__asm volatile
 8008244:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008248:	f383 8811 	msr	BASEPRI, r3
 800824c:	f3bf 8f6f 	isb	sy
 8008250:	f3bf 8f4f 	dsb	sy
 8008254:	61fb      	str	r3, [r7, #28]
}
 8008256:	bf00      	nop
 8008258:	e7fe      	b.n	8008258 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800825a:	f001 fa2d 	bl	80096b8 <xTaskGetSchedulerState>
 800825e:	4603      	mov	r3, r0
 8008260:	2b00      	cmp	r3, #0
 8008262:	d102      	bne.n	800826a <xQueueReceive+0x6e>
 8008264:	687b      	ldr	r3, [r7, #4]
 8008266:	2b00      	cmp	r3, #0
 8008268:	d101      	bne.n	800826e <xQueueReceive+0x72>
 800826a:	2301      	movs	r3, #1
 800826c:	e000      	b.n	8008270 <xQueueReceive+0x74>
 800826e:	2300      	movs	r3, #0
 8008270:	2b00      	cmp	r3, #0
 8008272:	d10a      	bne.n	800828a <xQueueReceive+0x8e>
	__asm volatile
 8008274:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008278:	f383 8811 	msr	BASEPRI, r3
 800827c:	f3bf 8f6f 	isb	sy
 8008280:	f3bf 8f4f 	dsb	sy
 8008284:	61bb      	str	r3, [r7, #24]
}
 8008286:	bf00      	nop
 8008288:	e7fe      	b.n	8008288 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800828a:	f002 f86b 	bl	800a364 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800828e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008290:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008292:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8008294:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008296:	2b00      	cmp	r3, #0
 8008298:	d01f      	beq.n	80082da <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800829a:	68b9      	ldr	r1, [r7, #8]
 800829c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800829e:	f000 fabe 	bl	800881e <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80082a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80082a4:	1e5a      	subs	r2, r3, #1
 80082a6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80082a8:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80082aa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80082ac:	691b      	ldr	r3, [r3, #16]
 80082ae:	2b00      	cmp	r3, #0
 80082b0:	d00f      	beq.n	80082d2 <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80082b2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80082b4:	3310      	adds	r3, #16
 80082b6:	4618      	mov	r0, r3
 80082b8:	f001 f840 	bl	800933c <xTaskRemoveFromEventList>
 80082bc:	4603      	mov	r3, r0
 80082be:	2b00      	cmp	r3, #0
 80082c0:	d007      	beq.n	80082d2 <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80082c2:	4b3d      	ldr	r3, [pc, #244]	; (80083b8 <xQueueReceive+0x1bc>)
 80082c4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80082c8:	601a      	str	r2, [r3, #0]
 80082ca:	f3bf 8f4f 	dsb	sy
 80082ce:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80082d2:	f002 f877 	bl	800a3c4 <vPortExitCritical>
				return pdPASS;
 80082d6:	2301      	movs	r3, #1
 80082d8:	e069      	b.n	80083ae <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80082da:	687b      	ldr	r3, [r7, #4]
 80082dc:	2b00      	cmp	r3, #0
 80082de:	d103      	bne.n	80082e8 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80082e0:	f002 f870 	bl	800a3c4 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80082e4:	2300      	movs	r3, #0
 80082e6:	e062      	b.n	80083ae <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 80082e8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80082ea:	2b00      	cmp	r3, #0
 80082ec:	d106      	bne.n	80082fc <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80082ee:	f107 0310 	add.w	r3, r7, #16
 80082f2:	4618      	mov	r0, r3
 80082f4:	f001 f886 	bl	8009404 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80082f8:	2301      	movs	r3, #1
 80082fa:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80082fc:	f002 f862 	bl	800a3c4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8008300:	f000 fdf8 	bl	8008ef4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8008304:	f002 f82e 	bl	800a364 <vPortEnterCritical>
 8008308:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800830a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800830e:	b25b      	sxtb	r3, r3
 8008310:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008314:	d103      	bne.n	800831e <xQueueReceive+0x122>
 8008316:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008318:	2200      	movs	r2, #0
 800831a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800831e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008320:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8008324:	b25b      	sxtb	r3, r3
 8008326:	f1b3 3fff 	cmp.w	r3, #4294967295
 800832a:	d103      	bne.n	8008334 <xQueueReceive+0x138>
 800832c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800832e:	2200      	movs	r2, #0
 8008330:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8008334:	f002 f846 	bl	800a3c4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8008338:	1d3a      	adds	r2, r7, #4
 800833a:	f107 0310 	add.w	r3, r7, #16
 800833e:	4611      	mov	r1, r2
 8008340:	4618      	mov	r0, r3
 8008342:	f001 f875 	bl	8009430 <xTaskCheckForTimeOut>
 8008346:	4603      	mov	r3, r0
 8008348:	2b00      	cmp	r3, #0
 800834a:	d123      	bne.n	8008394 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800834c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800834e:	f000 fade 	bl	800890e <prvIsQueueEmpty>
 8008352:	4603      	mov	r3, r0
 8008354:	2b00      	cmp	r3, #0
 8008356:	d017      	beq.n	8008388 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8008358:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800835a:	3324      	adds	r3, #36	; 0x24
 800835c:	687a      	ldr	r2, [r7, #4]
 800835e:	4611      	mov	r1, r2
 8008360:	4618      	mov	r0, r3
 8008362:	f000 ff9b 	bl	800929c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8008366:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008368:	f000 fa7f 	bl	800886a <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800836c:	f000 fdd0 	bl	8008f10 <xTaskResumeAll>
 8008370:	4603      	mov	r3, r0
 8008372:	2b00      	cmp	r3, #0
 8008374:	d189      	bne.n	800828a <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 8008376:	4b10      	ldr	r3, [pc, #64]	; (80083b8 <xQueueReceive+0x1bc>)
 8008378:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800837c:	601a      	str	r2, [r3, #0]
 800837e:	f3bf 8f4f 	dsb	sy
 8008382:	f3bf 8f6f 	isb	sy
 8008386:	e780      	b.n	800828a <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8008388:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800838a:	f000 fa6e 	bl	800886a <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800838e:	f000 fdbf 	bl	8008f10 <xTaskResumeAll>
 8008392:	e77a      	b.n	800828a <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8008394:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008396:	f000 fa68 	bl	800886a <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800839a:	f000 fdb9 	bl	8008f10 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800839e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80083a0:	f000 fab5 	bl	800890e <prvIsQueueEmpty>
 80083a4:	4603      	mov	r3, r0
 80083a6:	2b00      	cmp	r3, #0
 80083a8:	f43f af6f 	beq.w	800828a <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80083ac:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80083ae:	4618      	mov	r0, r3
 80083b0:	3730      	adds	r7, #48	; 0x30
 80083b2:	46bd      	mov	sp, r7
 80083b4:	bd80      	pop	{r7, pc}
 80083b6:	bf00      	nop
 80083b8:	e000ed04 	.word	0xe000ed04

080083bc <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 80083bc:	b580      	push	{r7, lr}
 80083be:	b08e      	sub	sp, #56	; 0x38
 80083c0:	af00      	add	r7, sp, #0
 80083c2:	6078      	str	r0, [r7, #4]
 80083c4:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 80083c6:	2300      	movs	r3, #0
 80083c8:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80083ca:	687b      	ldr	r3, [r7, #4]
 80083cc:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 80083ce:	2300      	movs	r3, #0
 80083d0:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80083d2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80083d4:	2b00      	cmp	r3, #0
 80083d6:	d10a      	bne.n	80083ee <xQueueSemaphoreTake+0x32>
	__asm volatile
 80083d8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80083dc:	f383 8811 	msr	BASEPRI, r3
 80083e0:	f3bf 8f6f 	isb	sy
 80083e4:	f3bf 8f4f 	dsb	sy
 80083e8:	623b      	str	r3, [r7, #32]
}
 80083ea:	bf00      	nop
 80083ec:	e7fe      	b.n	80083ec <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 80083ee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80083f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80083f2:	2b00      	cmp	r3, #0
 80083f4:	d00a      	beq.n	800840c <xQueueSemaphoreTake+0x50>
	__asm volatile
 80083f6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80083fa:	f383 8811 	msr	BASEPRI, r3
 80083fe:	f3bf 8f6f 	isb	sy
 8008402:	f3bf 8f4f 	dsb	sy
 8008406:	61fb      	str	r3, [r7, #28]
}
 8008408:	bf00      	nop
 800840a:	e7fe      	b.n	800840a <xQueueSemaphoreTake+0x4e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800840c:	f001 f954 	bl	80096b8 <xTaskGetSchedulerState>
 8008410:	4603      	mov	r3, r0
 8008412:	2b00      	cmp	r3, #0
 8008414:	d102      	bne.n	800841c <xQueueSemaphoreTake+0x60>
 8008416:	683b      	ldr	r3, [r7, #0]
 8008418:	2b00      	cmp	r3, #0
 800841a:	d101      	bne.n	8008420 <xQueueSemaphoreTake+0x64>
 800841c:	2301      	movs	r3, #1
 800841e:	e000      	b.n	8008422 <xQueueSemaphoreTake+0x66>
 8008420:	2300      	movs	r3, #0
 8008422:	2b00      	cmp	r3, #0
 8008424:	d10a      	bne.n	800843c <xQueueSemaphoreTake+0x80>
	__asm volatile
 8008426:	f04f 0350 	mov.w	r3, #80	; 0x50
 800842a:	f383 8811 	msr	BASEPRI, r3
 800842e:	f3bf 8f6f 	isb	sy
 8008432:	f3bf 8f4f 	dsb	sy
 8008436:	61bb      	str	r3, [r7, #24]
}
 8008438:	bf00      	nop
 800843a:	e7fe      	b.n	800843a <xQueueSemaphoreTake+0x7e>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800843c:	f001 ff92 	bl	800a364 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8008440:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008442:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008444:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8008446:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008448:	2b00      	cmp	r3, #0
 800844a:	d024      	beq.n	8008496 <xQueueSemaphoreTake+0xda>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 800844c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800844e:	1e5a      	subs	r2, r3, #1
 8008450:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008452:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8008454:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008456:	681b      	ldr	r3, [r3, #0]
 8008458:	2b00      	cmp	r3, #0
 800845a:	d104      	bne.n	8008466 <xQueueSemaphoreTake+0xaa>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 800845c:	f001 faa2 	bl	80099a4 <pvTaskIncrementMutexHeldCount>
 8008460:	4602      	mov	r2, r0
 8008462:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008464:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008466:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008468:	691b      	ldr	r3, [r3, #16]
 800846a:	2b00      	cmp	r3, #0
 800846c:	d00f      	beq.n	800848e <xQueueSemaphoreTake+0xd2>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800846e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008470:	3310      	adds	r3, #16
 8008472:	4618      	mov	r0, r3
 8008474:	f000 ff62 	bl	800933c <xTaskRemoveFromEventList>
 8008478:	4603      	mov	r3, r0
 800847a:	2b00      	cmp	r3, #0
 800847c:	d007      	beq.n	800848e <xQueueSemaphoreTake+0xd2>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800847e:	4b54      	ldr	r3, [pc, #336]	; (80085d0 <xQueueSemaphoreTake+0x214>)
 8008480:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008484:	601a      	str	r2, [r3, #0]
 8008486:	f3bf 8f4f 	dsb	sy
 800848a:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800848e:	f001 ff99 	bl	800a3c4 <vPortExitCritical>
				return pdPASS;
 8008492:	2301      	movs	r3, #1
 8008494:	e097      	b.n	80085c6 <xQueueSemaphoreTake+0x20a>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8008496:	683b      	ldr	r3, [r7, #0]
 8008498:	2b00      	cmp	r3, #0
 800849a:	d111      	bne.n	80084c0 <xQueueSemaphoreTake+0x104>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 800849c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800849e:	2b00      	cmp	r3, #0
 80084a0:	d00a      	beq.n	80084b8 <xQueueSemaphoreTake+0xfc>
	__asm volatile
 80084a2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80084a6:	f383 8811 	msr	BASEPRI, r3
 80084aa:	f3bf 8f6f 	isb	sy
 80084ae:	f3bf 8f4f 	dsb	sy
 80084b2:	617b      	str	r3, [r7, #20]
}
 80084b4:	bf00      	nop
 80084b6:	e7fe      	b.n	80084b6 <xQueueSemaphoreTake+0xfa>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 80084b8:	f001 ff84 	bl	800a3c4 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80084bc:	2300      	movs	r3, #0
 80084be:	e082      	b.n	80085c6 <xQueueSemaphoreTake+0x20a>
				}
				else if( xEntryTimeSet == pdFALSE )
 80084c0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80084c2:	2b00      	cmp	r3, #0
 80084c4:	d106      	bne.n	80084d4 <xQueueSemaphoreTake+0x118>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80084c6:	f107 030c 	add.w	r3, r7, #12
 80084ca:	4618      	mov	r0, r3
 80084cc:	f000 ff9a 	bl	8009404 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80084d0:	2301      	movs	r3, #1
 80084d2:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80084d4:	f001 ff76 	bl	800a3c4 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 80084d8:	f000 fd0c 	bl	8008ef4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80084dc:	f001 ff42 	bl	800a364 <vPortEnterCritical>
 80084e0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80084e2:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80084e6:	b25b      	sxtb	r3, r3
 80084e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80084ec:	d103      	bne.n	80084f6 <xQueueSemaphoreTake+0x13a>
 80084ee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80084f0:	2200      	movs	r2, #0
 80084f2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80084f6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80084f8:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80084fc:	b25b      	sxtb	r3, r3
 80084fe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008502:	d103      	bne.n	800850c <xQueueSemaphoreTake+0x150>
 8008504:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008506:	2200      	movs	r2, #0
 8008508:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800850c:	f001 ff5a 	bl	800a3c4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8008510:	463a      	mov	r2, r7
 8008512:	f107 030c 	add.w	r3, r7, #12
 8008516:	4611      	mov	r1, r2
 8008518:	4618      	mov	r0, r3
 800851a:	f000 ff89 	bl	8009430 <xTaskCheckForTimeOut>
 800851e:	4603      	mov	r3, r0
 8008520:	2b00      	cmp	r3, #0
 8008522:	d132      	bne.n	800858a <xQueueSemaphoreTake+0x1ce>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8008524:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8008526:	f000 f9f2 	bl	800890e <prvIsQueueEmpty>
 800852a:	4603      	mov	r3, r0
 800852c:	2b00      	cmp	r3, #0
 800852e:	d026      	beq.n	800857e <xQueueSemaphoreTake+0x1c2>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8008530:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008532:	681b      	ldr	r3, [r3, #0]
 8008534:	2b00      	cmp	r3, #0
 8008536:	d109      	bne.n	800854c <xQueueSemaphoreTake+0x190>
					{
						taskENTER_CRITICAL();
 8008538:	f001 ff14 	bl	800a364 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 800853c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800853e:	689b      	ldr	r3, [r3, #8]
 8008540:	4618      	mov	r0, r3
 8008542:	f001 f8d7 	bl	80096f4 <xTaskPriorityInherit>
 8008546:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
 8008548:	f001 ff3c 	bl	800a3c4 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800854c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800854e:	3324      	adds	r3, #36	; 0x24
 8008550:	683a      	ldr	r2, [r7, #0]
 8008552:	4611      	mov	r1, r2
 8008554:	4618      	mov	r0, r3
 8008556:	f000 fea1 	bl	800929c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800855a:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800855c:	f000 f985 	bl	800886a <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8008560:	f000 fcd6 	bl	8008f10 <xTaskResumeAll>
 8008564:	4603      	mov	r3, r0
 8008566:	2b00      	cmp	r3, #0
 8008568:	f47f af68 	bne.w	800843c <xQueueSemaphoreTake+0x80>
				{
					portYIELD_WITHIN_API();
 800856c:	4b18      	ldr	r3, [pc, #96]	; (80085d0 <xQueueSemaphoreTake+0x214>)
 800856e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008572:	601a      	str	r2, [r3, #0]
 8008574:	f3bf 8f4f 	dsb	sy
 8008578:	f3bf 8f6f 	isb	sy
 800857c:	e75e      	b.n	800843c <xQueueSemaphoreTake+0x80>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 800857e:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8008580:	f000 f973 	bl	800886a <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8008584:	f000 fcc4 	bl	8008f10 <xTaskResumeAll>
 8008588:	e758      	b.n	800843c <xQueueSemaphoreTake+0x80>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 800858a:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800858c:	f000 f96d 	bl	800886a <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8008590:	f000 fcbe 	bl	8008f10 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8008594:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8008596:	f000 f9ba 	bl	800890e <prvIsQueueEmpty>
 800859a:	4603      	mov	r3, r0
 800859c:	2b00      	cmp	r3, #0
 800859e:	f43f af4d 	beq.w	800843c <xQueueSemaphoreTake+0x80>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 80085a2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80085a4:	2b00      	cmp	r3, #0
 80085a6:	d00d      	beq.n	80085c4 <xQueueSemaphoreTake+0x208>
					{
						taskENTER_CRITICAL();
 80085a8:	f001 fedc 	bl	800a364 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 80085ac:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80085ae:	f000 f8b4 	bl	800871a <prvGetDisinheritPriorityAfterTimeout>
 80085b2:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 80085b4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80085b6:	689b      	ldr	r3, [r3, #8]
 80085b8:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80085ba:	4618      	mov	r0, r3
 80085bc:	f001 f970 	bl	80098a0 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 80085c0:	f001 ff00 	bl	800a3c4 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80085c4:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80085c6:	4618      	mov	r0, r3
 80085c8:	3738      	adds	r7, #56	; 0x38
 80085ca:	46bd      	mov	sp, r7
 80085cc:	bd80      	pop	{r7, pc}
 80085ce:	bf00      	nop
 80085d0:	e000ed04 	.word	0xe000ed04

080085d4 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 80085d4:	b580      	push	{r7, lr}
 80085d6:	b08e      	sub	sp, #56	; 0x38
 80085d8:	af00      	add	r7, sp, #0
 80085da:	60f8      	str	r0, [r7, #12]
 80085dc:	60b9      	str	r1, [r7, #8]
 80085de:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80085e0:	68fb      	ldr	r3, [r7, #12]
 80085e2:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 80085e4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80085e6:	2b00      	cmp	r3, #0
 80085e8:	d10a      	bne.n	8008600 <xQueueReceiveFromISR+0x2c>
	__asm volatile
 80085ea:	f04f 0350 	mov.w	r3, #80	; 0x50
 80085ee:	f383 8811 	msr	BASEPRI, r3
 80085f2:	f3bf 8f6f 	isb	sy
 80085f6:	f3bf 8f4f 	dsb	sy
 80085fa:	623b      	str	r3, [r7, #32]
}
 80085fc:	bf00      	nop
 80085fe:	e7fe      	b.n	80085fe <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8008600:	68bb      	ldr	r3, [r7, #8]
 8008602:	2b00      	cmp	r3, #0
 8008604:	d103      	bne.n	800860e <xQueueReceiveFromISR+0x3a>
 8008606:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008608:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800860a:	2b00      	cmp	r3, #0
 800860c:	d101      	bne.n	8008612 <xQueueReceiveFromISR+0x3e>
 800860e:	2301      	movs	r3, #1
 8008610:	e000      	b.n	8008614 <xQueueReceiveFromISR+0x40>
 8008612:	2300      	movs	r3, #0
 8008614:	2b00      	cmp	r3, #0
 8008616:	d10a      	bne.n	800862e <xQueueReceiveFromISR+0x5a>
	__asm volatile
 8008618:	f04f 0350 	mov.w	r3, #80	; 0x50
 800861c:	f383 8811 	msr	BASEPRI, r3
 8008620:	f3bf 8f6f 	isb	sy
 8008624:	f3bf 8f4f 	dsb	sy
 8008628:	61fb      	str	r3, [r7, #28]
}
 800862a:	bf00      	nop
 800862c:	e7fe      	b.n	800862c <xQueueReceiveFromISR+0x58>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800862e:	f001 ff7b 	bl	800a528 <vPortValidateInterruptPriority>
	__asm volatile
 8008632:	f3ef 8211 	mrs	r2, BASEPRI
 8008636:	f04f 0350 	mov.w	r3, #80	; 0x50
 800863a:	f383 8811 	msr	BASEPRI, r3
 800863e:	f3bf 8f6f 	isb	sy
 8008642:	f3bf 8f4f 	dsb	sy
 8008646:	61ba      	str	r2, [r7, #24]
 8008648:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 800864a:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800864c:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800864e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008650:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008652:	62bb      	str	r3, [r7, #40]	; 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8008654:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008656:	2b00      	cmp	r3, #0
 8008658:	d02f      	beq.n	80086ba <xQueueReceiveFromISR+0xe6>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 800865a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800865c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8008660:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8008664:	68b9      	ldr	r1, [r7, #8]
 8008666:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8008668:	f000 f8d9 	bl	800881e <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800866c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800866e:	1e5a      	subs	r2, r3, #1
 8008670:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008672:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 8008674:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8008678:	f1b3 3fff 	cmp.w	r3, #4294967295
 800867c:	d112      	bne.n	80086a4 <xQueueReceiveFromISR+0xd0>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800867e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008680:	691b      	ldr	r3, [r3, #16]
 8008682:	2b00      	cmp	r3, #0
 8008684:	d016      	beq.n	80086b4 <xQueueReceiveFromISR+0xe0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008686:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008688:	3310      	adds	r3, #16
 800868a:	4618      	mov	r0, r3
 800868c:	f000 fe56 	bl	800933c <xTaskRemoveFromEventList>
 8008690:	4603      	mov	r3, r0
 8008692:	2b00      	cmp	r3, #0
 8008694:	d00e      	beq.n	80086b4 <xQueueReceiveFromISR+0xe0>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 8008696:	687b      	ldr	r3, [r7, #4]
 8008698:	2b00      	cmp	r3, #0
 800869a:	d00b      	beq.n	80086b4 <xQueueReceiveFromISR+0xe0>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 800869c:	687b      	ldr	r3, [r7, #4]
 800869e:	2201      	movs	r2, #1
 80086a0:	601a      	str	r2, [r3, #0]
 80086a2:	e007      	b.n	80086b4 <xQueueReceiveFromISR+0xe0>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 80086a4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80086a8:	3301      	adds	r3, #1
 80086aa:	b2db      	uxtb	r3, r3
 80086ac:	b25a      	sxtb	r2, r3
 80086ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80086b0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
			}

			xReturn = pdPASS;
 80086b4:	2301      	movs	r3, #1
 80086b6:	637b      	str	r3, [r7, #52]	; 0x34
 80086b8:	e001      	b.n	80086be <xQueueReceiveFromISR+0xea>
		}
		else
		{
			xReturn = pdFAIL;
 80086ba:	2300      	movs	r3, #0
 80086bc:	637b      	str	r3, [r7, #52]	; 0x34
 80086be:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80086c0:	613b      	str	r3, [r7, #16]
	__asm volatile
 80086c2:	693b      	ldr	r3, [r7, #16]
 80086c4:	f383 8811 	msr	BASEPRI, r3
}
 80086c8:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80086ca:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 80086cc:	4618      	mov	r0, r3
 80086ce:	3738      	adds	r7, #56	; 0x38
 80086d0:	46bd      	mov	sp, r7
 80086d2:	bd80      	pop	{r7, pc}

080086d4 <vQueueDelete>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 80086d4:	b580      	push	{r7, lr}
 80086d6:	b084      	sub	sp, #16
 80086d8:	af00      	add	r7, sp, #0
 80086da:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = xQueue;
 80086dc:	687b      	ldr	r3, [r7, #4]
 80086de:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80086e0:	68fb      	ldr	r3, [r7, #12]
 80086e2:	2b00      	cmp	r3, #0
 80086e4:	d10a      	bne.n	80086fc <vQueueDelete+0x28>
	__asm volatile
 80086e6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80086ea:	f383 8811 	msr	BASEPRI, r3
 80086ee:	f3bf 8f6f 	isb	sy
 80086f2:	f3bf 8f4f 	dsb	sy
 80086f6:	60bb      	str	r3, [r7, #8]
}
 80086f8:	bf00      	nop
 80086fa:	e7fe      	b.n	80086fa <vQueueDelete+0x26>
	traceQUEUE_DELETE( pxQueue );

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 80086fc:	68f8      	ldr	r0, [r7, #12]
 80086fe:	f000 f95f 	bl	80089c0 <vQueueUnregisterQueue>
	}
	#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
	{
		/* The queue could have been allocated statically or dynamically, so
		check before attempting to free the memory. */
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 8008702:	68fb      	ldr	r3, [r7, #12]
 8008704:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 8008708:	2b00      	cmp	r3, #0
 800870a:	d102      	bne.n	8008712 <vQueueDelete+0x3e>
		{
			vPortFree( pxQueue );
 800870c:	68f8      	ldr	r0, [r7, #12]
 800870e:	f002 f817 	bl	800a740 <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 8008712:	bf00      	nop
 8008714:	3710      	adds	r7, #16
 8008716:	46bd      	mov	sp, r7
 8008718:	bd80      	pop	{r7, pc}

0800871a <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 800871a:	b480      	push	{r7}
 800871c:	b085      	sub	sp, #20
 800871e:	af00      	add	r7, sp, #0
 8008720:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8008722:	687b      	ldr	r3, [r7, #4]
 8008724:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008726:	2b00      	cmp	r3, #0
 8008728:	d006      	beq.n	8008738 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 800872a:	687b      	ldr	r3, [r7, #4]
 800872c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800872e:	681b      	ldr	r3, [r3, #0]
 8008730:	f1c3 0338 	rsb	r3, r3, #56	; 0x38
 8008734:	60fb      	str	r3, [r7, #12]
 8008736:	e001      	b.n	800873c <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8008738:	2300      	movs	r3, #0
 800873a:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 800873c:	68fb      	ldr	r3, [r7, #12]
	}
 800873e:	4618      	mov	r0, r3
 8008740:	3714      	adds	r7, #20
 8008742:	46bd      	mov	sp, r7
 8008744:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008748:	4770      	bx	lr

0800874a <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800874a:	b580      	push	{r7, lr}
 800874c:	b086      	sub	sp, #24
 800874e:	af00      	add	r7, sp, #0
 8008750:	60f8      	str	r0, [r7, #12]
 8008752:	60b9      	str	r1, [r7, #8]
 8008754:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8008756:	2300      	movs	r3, #0
 8008758:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800875a:	68fb      	ldr	r3, [r7, #12]
 800875c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800875e:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8008760:	68fb      	ldr	r3, [r7, #12]
 8008762:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008764:	2b00      	cmp	r3, #0
 8008766:	d10d      	bne.n	8008784 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8008768:	68fb      	ldr	r3, [r7, #12]
 800876a:	681b      	ldr	r3, [r3, #0]
 800876c:	2b00      	cmp	r3, #0
 800876e:	d14d      	bne.n	800880c <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8008770:	68fb      	ldr	r3, [r7, #12]
 8008772:	689b      	ldr	r3, [r3, #8]
 8008774:	4618      	mov	r0, r3
 8008776:	f001 f825 	bl	80097c4 <xTaskPriorityDisinherit>
 800877a:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800877c:	68fb      	ldr	r3, [r7, #12]
 800877e:	2200      	movs	r2, #0
 8008780:	609a      	str	r2, [r3, #8]
 8008782:	e043      	b.n	800880c <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8008784:	687b      	ldr	r3, [r7, #4]
 8008786:	2b00      	cmp	r3, #0
 8008788:	d119      	bne.n	80087be <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800878a:	68fb      	ldr	r3, [r7, #12]
 800878c:	6858      	ldr	r0, [r3, #4]
 800878e:	68fb      	ldr	r3, [r7, #12]
 8008790:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008792:	461a      	mov	r2, r3
 8008794:	68b9      	ldr	r1, [r7, #8]
 8008796:	f002 f973 	bl	800aa80 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800879a:	68fb      	ldr	r3, [r7, #12]
 800879c:	685a      	ldr	r2, [r3, #4]
 800879e:	68fb      	ldr	r3, [r7, #12]
 80087a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80087a2:	441a      	add	r2, r3
 80087a4:	68fb      	ldr	r3, [r7, #12]
 80087a6:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80087a8:	68fb      	ldr	r3, [r7, #12]
 80087aa:	685a      	ldr	r2, [r3, #4]
 80087ac:	68fb      	ldr	r3, [r7, #12]
 80087ae:	689b      	ldr	r3, [r3, #8]
 80087b0:	429a      	cmp	r2, r3
 80087b2:	d32b      	bcc.n	800880c <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80087b4:	68fb      	ldr	r3, [r7, #12]
 80087b6:	681a      	ldr	r2, [r3, #0]
 80087b8:	68fb      	ldr	r3, [r7, #12]
 80087ba:	605a      	str	r2, [r3, #4]
 80087bc:	e026      	b.n	800880c <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 80087be:	68fb      	ldr	r3, [r7, #12]
 80087c0:	68d8      	ldr	r0, [r3, #12]
 80087c2:	68fb      	ldr	r3, [r7, #12]
 80087c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80087c6:	461a      	mov	r2, r3
 80087c8:	68b9      	ldr	r1, [r7, #8]
 80087ca:	f002 f959 	bl	800aa80 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80087ce:	68fb      	ldr	r3, [r7, #12]
 80087d0:	68da      	ldr	r2, [r3, #12]
 80087d2:	68fb      	ldr	r3, [r7, #12]
 80087d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80087d6:	425b      	negs	r3, r3
 80087d8:	441a      	add	r2, r3
 80087da:	68fb      	ldr	r3, [r7, #12]
 80087dc:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80087de:	68fb      	ldr	r3, [r7, #12]
 80087e0:	68da      	ldr	r2, [r3, #12]
 80087e2:	68fb      	ldr	r3, [r7, #12]
 80087e4:	681b      	ldr	r3, [r3, #0]
 80087e6:	429a      	cmp	r2, r3
 80087e8:	d207      	bcs.n	80087fa <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 80087ea:	68fb      	ldr	r3, [r7, #12]
 80087ec:	689a      	ldr	r2, [r3, #8]
 80087ee:	68fb      	ldr	r3, [r7, #12]
 80087f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80087f2:	425b      	negs	r3, r3
 80087f4:	441a      	add	r2, r3
 80087f6:	68fb      	ldr	r3, [r7, #12]
 80087f8:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80087fa:	687b      	ldr	r3, [r7, #4]
 80087fc:	2b02      	cmp	r3, #2
 80087fe:	d105      	bne.n	800880c <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8008800:	693b      	ldr	r3, [r7, #16]
 8008802:	2b00      	cmp	r3, #0
 8008804:	d002      	beq.n	800880c <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8008806:	693b      	ldr	r3, [r7, #16]
 8008808:	3b01      	subs	r3, #1
 800880a:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800880c:	693b      	ldr	r3, [r7, #16]
 800880e:	1c5a      	adds	r2, r3, #1
 8008810:	68fb      	ldr	r3, [r7, #12]
 8008812:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8008814:	697b      	ldr	r3, [r7, #20]
}
 8008816:	4618      	mov	r0, r3
 8008818:	3718      	adds	r7, #24
 800881a:	46bd      	mov	sp, r7
 800881c:	bd80      	pop	{r7, pc}

0800881e <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800881e:	b580      	push	{r7, lr}
 8008820:	b082      	sub	sp, #8
 8008822:	af00      	add	r7, sp, #0
 8008824:	6078      	str	r0, [r7, #4]
 8008826:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8008828:	687b      	ldr	r3, [r7, #4]
 800882a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800882c:	2b00      	cmp	r3, #0
 800882e:	d018      	beq.n	8008862 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8008830:	687b      	ldr	r3, [r7, #4]
 8008832:	68da      	ldr	r2, [r3, #12]
 8008834:	687b      	ldr	r3, [r7, #4]
 8008836:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008838:	441a      	add	r2, r3
 800883a:	687b      	ldr	r3, [r7, #4]
 800883c:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800883e:	687b      	ldr	r3, [r7, #4]
 8008840:	68da      	ldr	r2, [r3, #12]
 8008842:	687b      	ldr	r3, [r7, #4]
 8008844:	689b      	ldr	r3, [r3, #8]
 8008846:	429a      	cmp	r2, r3
 8008848:	d303      	bcc.n	8008852 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800884a:	687b      	ldr	r3, [r7, #4]
 800884c:	681a      	ldr	r2, [r3, #0]
 800884e:	687b      	ldr	r3, [r7, #4]
 8008850:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8008852:	687b      	ldr	r3, [r7, #4]
 8008854:	68d9      	ldr	r1, [r3, #12]
 8008856:	687b      	ldr	r3, [r7, #4]
 8008858:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800885a:	461a      	mov	r2, r3
 800885c:	6838      	ldr	r0, [r7, #0]
 800885e:	f002 f90f 	bl	800aa80 <memcpy>
	}
}
 8008862:	bf00      	nop
 8008864:	3708      	adds	r7, #8
 8008866:	46bd      	mov	sp, r7
 8008868:	bd80      	pop	{r7, pc}

0800886a <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800886a:	b580      	push	{r7, lr}
 800886c:	b084      	sub	sp, #16
 800886e:	af00      	add	r7, sp, #0
 8008870:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8008872:	f001 fd77 	bl	800a364 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8008876:	687b      	ldr	r3, [r7, #4]
 8008878:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800887c:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800887e:	e011      	b.n	80088a4 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8008880:	687b      	ldr	r3, [r7, #4]
 8008882:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008884:	2b00      	cmp	r3, #0
 8008886:	d012      	beq.n	80088ae <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8008888:	687b      	ldr	r3, [r7, #4]
 800888a:	3324      	adds	r3, #36	; 0x24
 800888c:	4618      	mov	r0, r3
 800888e:	f000 fd55 	bl	800933c <xTaskRemoveFromEventList>
 8008892:	4603      	mov	r3, r0
 8008894:	2b00      	cmp	r3, #0
 8008896:	d001      	beq.n	800889c <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8008898:	f000 fe2c 	bl	80094f4 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800889c:	7bfb      	ldrb	r3, [r7, #15]
 800889e:	3b01      	subs	r3, #1
 80088a0:	b2db      	uxtb	r3, r3
 80088a2:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80088a4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80088a8:	2b00      	cmp	r3, #0
 80088aa:	dce9      	bgt.n	8008880 <prvUnlockQueue+0x16>
 80088ac:	e000      	b.n	80088b0 <prvUnlockQueue+0x46>
					break;
 80088ae:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80088b0:	687b      	ldr	r3, [r7, #4]
 80088b2:	22ff      	movs	r2, #255	; 0xff
 80088b4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 80088b8:	f001 fd84 	bl	800a3c4 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80088bc:	f001 fd52 	bl	800a364 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80088c0:	687b      	ldr	r3, [r7, #4]
 80088c2:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80088c6:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 80088c8:	e011      	b.n	80088ee <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80088ca:	687b      	ldr	r3, [r7, #4]
 80088cc:	691b      	ldr	r3, [r3, #16]
 80088ce:	2b00      	cmp	r3, #0
 80088d0:	d012      	beq.n	80088f8 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80088d2:	687b      	ldr	r3, [r7, #4]
 80088d4:	3310      	adds	r3, #16
 80088d6:	4618      	mov	r0, r3
 80088d8:	f000 fd30 	bl	800933c <xTaskRemoveFromEventList>
 80088dc:	4603      	mov	r3, r0
 80088de:	2b00      	cmp	r3, #0
 80088e0:	d001      	beq.n	80088e6 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 80088e2:	f000 fe07 	bl	80094f4 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80088e6:	7bbb      	ldrb	r3, [r7, #14]
 80088e8:	3b01      	subs	r3, #1
 80088ea:	b2db      	uxtb	r3, r3
 80088ec:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80088ee:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80088f2:	2b00      	cmp	r3, #0
 80088f4:	dce9      	bgt.n	80088ca <prvUnlockQueue+0x60>
 80088f6:	e000      	b.n	80088fa <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 80088f8:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80088fa:	687b      	ldr	r3, [r7, #4]
 80088fc:	22ff      	movs	r2, #255	; 0xff
 80088fe:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8008902:	f001 fd5f 	bl	800a3c4 <vPortExitCritical>
}
 8008906:	bf00      	nop
 8008908:	3710      	adds	r7, #16
 800890a:	46bd      	mov	sp, r7
 800890c:	bd80      	pop	{r7, pc}

0800890e <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800890e:	b580      	push	{r7, lr}
 8008910:	b084      	sub	sp, #16
 8008912:	af00      	add	r7, sp, #0
 8008914:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8008916:	f001 fd25 	bl	800a364 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800891a:	687b      	ldr	r3, [r7, #4]
 800891c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800891e:	2b00      	cmp	r3, #0
 8008920:	d102      	bne.n	8008928 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8008922:	2301      	movs	r3, #1
 8008924:	60fb      	str	r3, [r7, #12]
 8008926:	e001      	b.n	800892c <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8008928:	2300      	movs	r3, #0
 800892a:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800892c:	f001 fd4a 	bl	800a3c4 <vPortExitCritical>

	return xReturn;
 8008930:	68fb      	ldr	r3, [r7, #12]
}
 8008932:	4618      	mov	r0, r3
 8008934:	3710      	adds	r7, #16
 8008936:	46bd      	mov	sp, r7
 8008938:	bd80      	pop	{r7, pc}

0800893a <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800893a:	b580      	push	{r7, lr}
 800893c:	b084      	sub	sp, #16
 800893e:	af00      	add	r7, sp, #0
 8008940:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8008942:	f001 fd0f 	bl	800a364 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8008946:	687b      	ldr	r3, [r7, #4]
 8008948:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800894a:	687b      	ldr	r3, [r7, #4]
 800894c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800894e:	429a      	cmp	r2, r3
 8008950:	d102      	bne.n	8008958 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8008952:	2301      	movs	r3, #1
 8008954:	60fb      	str	r3, [r7, #12]
 8008956:	e001      	b.n	800895c <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8008958:	2300      	movs	r3, #0
 800895a:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800895c:	f001 fd32 	bl	800a3c4 <vPortExitCritical>

	return xReturn;
 8008960:	68fb      	ldr	r3, [r7, #12]
}
 8008962:	4618      	mov	r0, r3
 8008964:	3710      	adds	r7, #16
 8008966:	46bd      	mov	sp, r7
 8008968:	bd80      	pop	{r7, pc}
	...

0800896c <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800896c:	b480      	push	{r7}
 800896e:	b085      	sub	sp, #20
 8008970:	af00      	add	r7, sp, #0
 8008972:	6078      	str	r0, [r7, #4]
 8008974:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8008976:	2300      	movs	r3, #0
 8008978:	60fb      	str	r3, [r7, #12]
 800897a:	e014      	b.n	80089a6 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800897c:	4a0f      	ldr	r2, [pc, #60]	; (80089bc <vQueueAddToRegistry+0x50>)
 800897e:	68fb      	ldr	r3, [r7, #12]
 8008980:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8008984:	2b00      	cmp	r3, #0
 8008986:	d10b      	bne.n	80089a0 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8008988:	490c      	ldr	r1, [pc, #48]	; (80089bc <vQueueAddToRegistry+0x50>)
 800898a:	68fb      	ldr	r3, [r7, #12]
 800898c:	683a      	ldr	r2, [r7, #0]
 800898e:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8008992:	4a0a      	ldr	r2, [pc, #40]	; (80089bc <vQueueAddToRegistry+0x50>)
 8008994:	68fb      	ldr	r3, [r7, #12]
 8008996:	00db      	lsls	r3, r3, #3
 8008998:	4413      	add	r3, r2
 800899a:	687a      	ldr	r2, [r7, #4]
 800899c:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800899e:	e006      	b.n	80089ae <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80089a0:	68fb      	ldr	r3, [r7, #12]
 80089a2:	3301      	adds	r3, #1
 80089a4:	60fb      	str	r3, [r7, #12]
 80089a6:	68fb      	ldr	r3, [r7, #12]
 80089a8:	2b07      	cmp	r3, #7
 80089aa:	d9e7      	bls.n	800897c <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 80089ac:	bf00      	nop
 80089ae:	bf00      	nop
 80089b0:	3714      	adds	r7, #20
 80089b2:	46bd      	mov	sp, r7
 80089b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089b8:	4770      	bx	lr
 80089ba:	bf00      	nop
 80089bc:	200083e8 	.word	0x200083e8

080089c0 <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 80089c0:	b480      	push	{r7}
 80089c2:	b085      	sub	sp, #20
 80089c4:	af00      	add	r7, sp, #0
 80089c6:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80089c8:	2300      	movs	r3, #0
 80089ca:	60fb      	str	r3, [r7, #12]
 80089cc:	e016      	b.n	80089fc <vQueueUnregisterQueue+0x3c>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 80089ce:	4a10      	ldr	r2, [pc, #64]	; (8008a10 <vQueueUnregisterQueue+0x50>)
 80089d0:	68fb      	ldr	r3, [r7, #12]
 80089d2:	00db      	lsls	r3, r3, #3
 80089d4:	4413      	add	r3, r2
 80089d6:	685b      	ldr	r3, [r3, #4]
 80089d8:	687a      	ldr	r2, [r7, #4]
 80089da:	429a      	cmp	r2, r3
 80089dc:	d10b      	bne.n	80089f6 <vQueueUnregisterQueue+0x36>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 80089de:	4a0c      	ldr	r2, [pc, #48]	; (8008a10 <vQueueUnregisterQueue+0x50>)
 80089e0:	68fb      	ldr	r3, [r7, #12]
 80089e2:	2100      	movs	r1, #0
 80089e4:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 80089e8:	4a09      	ldr	r2, [pc, #36]	; (8008a10 <vQueueUnregisterQueue+0x50>)
 80089ea:	68fb      	ldr	r3, [r7, #12]
 80089ec:	00db      	lsls	r3, r3, #3
 80089ee:	4413      	add	r3, r2
 80089f0:	2200      	movs	r2, #0
 80089f2:	605a      	str	r2, [r3, #4]
				break;
 80089f4:	e006      	b.n	8008a04 <vQueueUnregisterQueue+0x44>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80089f6:	68fb      	ldr	r3, [r7, #12]
 80089f8:	3301      	adds	r3, #1
 80089fa:	60fb      	str	r3, [r7, #12]
 80089fc:	68fb      	ldr	r3, [r7, #12]
 80089fe:	2b07      	cmp	r3, #7
 8008a00:	d9e5      	bls.n	80089ce <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 8008a02:	bf00      	nop
 8008a04:	bf00      	nop
 8008a06:	3714      	adds	r7, #20
 8008a08:	46bd      	mov	sp, r7
 8008a0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a0e:	4770      	bx	lr
 8008a10:	200083e8 	.word	0x200083e8

08008a14 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8008a14:	b580      	push	{r7, lr}
 8008a16:	b086      	sub	sp, #24
 8008a18:	af00      	add	r7, sp, #0
 8008a1a:	60f8      	str	r0, [r7, #12]
 8008a1c:	60b9      	str	r1, [r7, #8]
 8008a1e:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8008a20:	68fb      	ldr	r3, [r7, #12]
 8008a22:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8008a24:	f001 fc9e 	bl	800a364 <vPortEnterCritical>
 8008a28:	697b      	ldr	r3, [r7, #20]
 8008a2a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8008a2e:	b25b      	sxtb	r3, r3
 8008a30:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008a34:	d103      	bne.n	8008a3e <vQueueWaitForMessageRestricted+0x2a>
 8008a36:	697b      	ldr	r3, [r7, #20]
 8008a38:	2200      	movs	r2, #0
 8008a3a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8008a3e:	697b      	ldr	r3, [r7, #20]
 8008a40:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8008a44:	b25b      	sxtb	r3, r3
 8008a46:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008a4a:	d103      	bne.n	8008a54 <vQueueWaitForMessageRestricted+0x40>
 8008a4c:	697b      	ldr	r3, [r7, #20]
 8008a4e:	2200      	movs	r2, #0
 8008a50:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8008a54:	f001 fcb6 	bl	800a3c4 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8008a58:	697b      	ldr	r3, [r7, #20]
 8008a5a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008a5c:	2b00      	cmp	r3, #0
 8008a5e:	d106      	bne.n	8008a6e <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8008a60:	697b      	ldr	r3, [r7, #20]
 8008a62:	3324      	adds	r3, #36	; 0x24
 8008a64:	687a      	ldr	r2, [r7, #4]
 8008a66:	68b9      	ldr	r1, [r7, #8]
 8008a68:	4618      	mov	r0, r3
 8008a6a:	f000 fc3b 	bl	80092e4 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8008a6e:	6978      	ldr	r0, [r7, #20]
 8008a70:	f7ff fefb 	bl	800886a <prvUnlockQueue>
	}
 8008a74:	bf00      	nop
 8008a76:	3718      	adds	r7, #24
 8008a78:	46bd      	mov	sp, r7
 8008a7a:	bd80      	pop	{r7, pc}

08008a7c <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8008a7c:	b580      	push	{r7, lr}
 8008a7e:	b08e      	sub	sp, #56	; 0x38
 8008a80:	af04      	add	r7, sp, #16
 8008a82:	60f8      	str	r0, [r7, #12]
 8008a84:	60b9      	str	r1, [r7, #8]
 8008a86:	607a      	str	r2, [r7, #4]
 8008a88:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8008a8a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008a8c:	2b00      	cmp	r3, #0
 8008a8e:	d10a      	bne.n	8008aa6 <xTaskCreateStatic+0x2a>
	__asm volatile
 8008a90:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008a94:	f383 8811 	msr	BASEPRI, r3
 8008a98:	f3bf 8f6f 	isb	sy
 8008a9c:	f3bf 8f4f 	dsb	sy
 8008aa0:	623b      	str	r3, [r7, #32]
}
 8008aa2:	bf00      	nop
 8008aa4:	e7fe      	b.n	8008aa4 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8008aa6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008aa8:	2b00      	cmp	r3, #0
 8008aaa:	d10a      	bne.n	8008ac2 <xTaskCreateStatic+0x46>
	__asm volatile
 8008aac:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008ab0:	f383 8811 	msr	BASEPRI, r3
 8008ab4:	f3bf 8f6f 	isb	sy
 8008ab8:	f3bf 8f4f 	dsb	sy
 8008abc:	61fb      	str	r3, [r7, #28]
}
 8008abe:	bf00      	nop
 8008ac0:	e7fe      	b.n	8008ac0 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8008ac2:	235c      	movs	r3, #92	; 0x5c
 8008ac4:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8008ac6:	693b      	ldr	r3, [r7, #16]
 8008ac8:	2b5c      	cmp	r3, #92	; 0x5c
 8008aca:	d00a      	beq.n	8008ae2 <xTaskCreateStatic+0x66>
	__asm volatile
 8008acc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008ad0:	f383 8811 	msr	BASEPRI, r3
 8008ad4:	f3bf 8f6f 	isb	sy
 8008ad8:	f3bf 8f4f 	dsb	sy
 8008adc:	61bb      	str	r3, [r7, #24]
}
 8008ade:	bf00      	nop
 8008ae0:	e7fe      	b.n	8008ae0 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8008ae2:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8008ae4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008ae6:	2b00      	cmp	r3, #0
 8008ae8:	d01e      	beq.n	8008b28 <xTaskCreateStatic+0xac>
 8008aea:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008aec:	2b00      	cmp	r3, #0
 8008aee:	d01b      	beq.n	8008b28 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8008af0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008af2:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8008af4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008af6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8008af8:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8008afa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008afc:	2202      	movs	r2, #2
 8008afe:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8008b02:	2300      	movs	r3, #0
 8008b04:	9303      	str	r3, [sp, #12]
 8008b06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008b08:	9302      	str	r3, [sp, #8]
 8008b0a:	f107 0314 	add.w	r3, r7, #20
 8008b0e:	9301      	str	r3, [sp, #4]
 8008b10:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008b12:	9300      	str	r3, [sp, #0]
 8008b14:	683b      	ldr	r3, [r7, #0]
 8008b16:	687a      	ldr	r2, [r7, #4]
 8008b18:	68b9      	ldr	r1, [r7, #8]
 8008b1a:	68f8      	ldr	r0, [r7, #12]
 8008b1c:	f000 f850 	bl	8008bc0 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8008b20:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8008b22:	f000 f8dd 	bl	8008ce0 <prvAddNewTaskToReadyList>
 8008b26:	e001      	b.n	8008b2c <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 8008b28:	2300      	movs	r3, #0
 8008b2a:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8008b2c:	697b      	ldr	r3, [r7, #20]
	}
 8008b2e:	4618      	mov	r0, r3
 8008b30:	3728      	adds	r7, #40	; 0x28
 8008b32:	46bd      	mov	sp, r7
 8008b34:	bd80      	pop	{r7, pc}

08008b36 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8008b36:	b580      	push	{r7, lr}
 8008b38:	b08c      	sub	sp, #48	; 0x30
 8008b3a:	af04      	add	r7, sp, #16
 8008b3c:	60f8      	str	r0, [r7, #12]
 8008b3e:	60b9      	str	r1, [r7, #8]
 8008b40:	603b      	str	r3, [r7, #0]
 8008b42:	4613      	mov	r3, r2
 8008b44:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8008b46:	88fb      	ldrh	r3, [r7, #6]
 8008b48:	009b      	lsls	r3, r3, #2
 8008b4a:	4618      	mov	r0, r3
 8008b4c:	f001 fd2c 	bl	800a5a8 <pvPortMalloc>
 8008b50:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8008b52:	697b      	ldr	r3, [r7, #20]
 8008b54:	2b00      	cmp	r3, #0
 8008b56:	d00e      	beq.n	8008b76 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8008b58:	205c      	movs	r0, #92	; 0x5c
 8008b5a:	f001 fd25 	bl	800a5a8 <pvPortMalloc>
 8008b5e:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8008b60:	69fb      	ldr	r3, [r7, #28]
 8008b62:	2b00      	cmp	r3, #0
 8008b64:	d003      	beq.n	8008b6e <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8008b66:	69fb      	ldr	r3, [r7, #28]
 8008b68:	697a      	ldr	r2, [r7, #20]
 8008b6a:	631a      	str	r2, [r3, #48]	; 0x30
 8008b6c:	e005      	b.n	8008b7a <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8008b6e:	6978      	ldr	r0, [r7, #20]
 8008b70:	f001 fde6 	bl	800a740 <vPortFree>
 8008b74:	e001      	b.n	8008b7a <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8008b76:	2300      	movs	r3, #0
 8008b78:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8008b7a:	69fb      	ldr	r3, [r7, #28]
 8008b7c:	2b00      	cmp	r3, #0
 8008b7e:	d017      	beq.n	8008bb0 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8008b80:	69fb      	ldr	r3, [r7, #28]
 8008b82:	2200      	movs	r2, #0
 8008b84:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8008b88:	88fa      	ldrh	r2, [r7, #6]
 8008b8a:	2300      	movs	r3, #0
 8008b8c:	9303      	str	r3, [sp, #12]
 8008b8e:	69fb      	ldr	r3, [r7, #28]
 8008b90:	9302      	str	r3, [sp, #8]
 8008b92:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008b94:	9301      	str	r3, [sp, #4]
 8008b96:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008b98:	9300      	str	r3, [sp, #0]
 8008b9a:	683b      	ldr	r3, [r7, #0]
 8008b9c:	68b9      	ldr	r1, [r7, #8]
 8008b9e:	68f8      	ldr	r0, [r7, #12]
 8008ba0:	f000 f80e 	bl	8008bc0 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8008ba4:	69f8      	ldr	r0, [r7, #28]
 8008ba6:	f000 f89b 	bl	8008ce0 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8008baa:	2301      	movs	r3, #1
 8008bac:	61bb      	str	r3, [r7, #24]
 8008bae:	e002      	b.n	8008bb6 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8008bb0:	f04f 33ff 	mov.w	r3, #4294967295
 8008bb4:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8008bb6:	69bb      	ldr	r3, [r7, #24]
	}
 8008bb8:	4618      	mov	r0, r3
 8008bba:	3720      	adds	r7, #32
 8008bbc:	46bd      	mov	sp, r7
 8008bbe:	bd80      	pop	{r7, pc}

08008bc0 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8008bc0:	b580      	push	{r7, lr}
 8008bc2:	b088      	sub	sp, #32
 8008bc4:	af00      	add	r7, sp, #0
 8008bc6:	60f8      	str	r0, [r7, #12]
 8008bc8:	60b9      	str	r1, [r7, #8]
 8008bca:	607a      	str	r2, [r7, #4]
 8008bcc:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8008bce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008bd0:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8008bd2:	687b      	ldr	r3, [r7, #4]
 8008bd4:	009b      	lsls	r3, r3, #2
 8008bd6:	461a      	mov	r2, r3
 8008bd8:	21a5      	movs	r1, #165	; 0xa5
 8008bda:	f001 ff09 	bl	800a9f0 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8008bde:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008be0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8008be2:	687b      	ldr	r3, [r7, #4]
 8008be4:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8008be8:	3b01      	subs	r3, #1
 8008bea:	009b      	lsls	r3, r3, #2
 8008bec:	4413      	add	r3, r2
 8008bee:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8008bf0:	69bb      	ldr	r3, [r7, #24]
 8008bf2:	f023 0307 	bic.w	r3, r3, #7
 8008bf6:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8008bf8:	69bb      	ldr	r3, [r7, #24]
 8008bfa:	f003 0307 	and.w	r3, r3, #7
 8008bfe:	2b00      	cmp	r3, #0
 8008c00:	d00a      	beq.n	8008c18 <prvInitialiseNewTask+0x58>
	__asm volatile
 8008c02:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008c06:	f383 8811 	msr	BASEPRI, r3
 8008c0a:	f3bf 8f6f 	isb	sy
 8008c0e:	f3bf 8f4f 	dsb	sy
 8008c12:	617b      	str	r3, [r7, #20]
}
 8008c14:	bf00      	nop
 8008c16:	e7fe      	b.n	8008c16 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8008c18:	68bb      	ldr	r3, [r7, #8]
 8008c1a:	2b00      	cmp	r3, #0
 8008c1c:	d01f      	beq.n	8008c5e <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8008c1e:	2300      	movs	r3, #0
 8008c20:	61fb      	str	r3, [r7, #28]
 8008c22:	e012      	b.n	8008c4a <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8008c24:	68ba      	ldr	r2, [r7, #8]
 8008c26:	69fb      	ldr	r3, [r7, #28]
 8008c28:	4413      	add	r3, r2
 8008c2a:	7819      	ldrb	r1, [r3, #0]
 8008c2c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008c2e:	69fb      	ldr	r3, [r7, #28]
 8008c30:	4413      	add	r3, r2
 8008c32:	3334      	adds	r3, #52	; 0x34
 8008c34:	460a      	mov	r2, r1
 8008c36:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8008c38:	68ba      	ldr	r2, [r7, #8]
 8008c3a:	69fb      	ldr	r3, [r7, #28]
 8008c3c:	4413      	add	r3, r2
 8008c3e:	781b      	ldrb	r3, [r3, #0]
 8008c40:	2b00      	cmp	r3, #0
 8008c42:	d006      	beq.n	8008c52 <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8008c44:	69fb      	ldr	r3, [r7, #28]
 8008c46:	3301      	adds	r3, #1
 8008c48:	61fb      	str	r3, [r7, #28]
 8008c4a:	69fb      	ldr	r3, [r7, #28]
 8008c4c:	2b0f      	cmp	r3, #15
 8008c4e:	d9e9      	bls.n	8008c24 <prvInitialiseNewTask+0x64>
 8008c50:	e000      	b.n	8008c54 <prvInitialiseNewTask+0x94>
			{
				break;
 8008c52:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8008c54:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008c56:	2200      	movs	r2, #0
 8008c58:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8008c5c:	e003      	b.n	8008c66 <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8008c5e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008c60:	2200      	movs	r2, #0
 8008c62:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8008c66:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008c68:	2b37      	cmp	r3, #55	; 0x37
 8008c6a:	d901      	bls.n	8008c70 <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8008c6c:	2337      	movs	r3, #55	; 0x37
 8008c6e:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8008c70:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008c72:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8008c74:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8008c76:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008c78:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8008c7a:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8008c7c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008c7e:	2200      	movs	r2, #0
 8008c80:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8008c82:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008c84:	3304      	adds	r3, #4
 8008c86:	4618      	mov	r0, r3
 8008c88:	f7fe fe56 	bl	8007938 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8008c8c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008c8e:	3318      	adds	r3, #24
 8008c90:	4618      	mov	r0, r3
 8008c92:	f7fe fe51 	bl	8007938 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8008c96:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008c98:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008c9a:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008c9c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008c9e:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8008ca2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008ca4:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8008ca6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008ca8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008caa:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8008cac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008cae:	2200      	movs	r2, #0
 8008cb0:	655a      	str	r2, [r3, #84]	; 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8008cb2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008cb4:	2200      	movs	r2, #0
 8008cb6:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8008cba:	683a      	ldr	r2, [r7, #0]
 8008cbc:	68f9      	ldr	r1, [r7, #12]
 8008cbe:	69b8      	ldr	r0, [r7, #24]
 8008cc0:	f001 fa26 	bl	800a110 <pxPortInitialiseStack>
 8008cc4:	4602      	mov	r2, r0
 8008cc6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008cc8:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8008cca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008ccc:	2b00      	cmp	r3, #0
 8008cce:	d002      	beq.n	8008cd6 <prvInitialiseNewTask+0x116>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8008cd0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008cd2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008cd4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008cd6:	bf00      	nop
 8008cd8:	3720      	adds	r7, #32
 8008cda:	46bd      	mov	sp, r7
 8008cdc:	bd80      	pop	{r7, pc}
	...

08008ce0 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8008ce0:	b580      	push	{r7, lr}
 8008ce2:	b082      	sub	sp, #8
 8008ce4:	af00      	add	r7, sp, #0
 8008ce6:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8008ce8:	f001 fb3c 	bl	800a364 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8008cec:	4b2d      	ldr	r3, [pc, #180]	; (8008da4 <prvAddNewTaskToReadyList+0xc4>)
 8008cee:	681b      	ldr	r3, [r3, #0]
 8008cf0:	3301      	adds	r3, #1
 8008cf2:	4a2c      	ldr	r2, [pc, #176]	; (8008da4 <prvAddNewTaskToReadyList+0xc4>)
 8008cf4:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8008cf6:	4b2c      	ldr	r3, [pc, #176]	; (8008da8 <prvAddNewTaskToReadyList+0xc8>)
 8008cf8:	681b      	ldr	r3, [r3, #0]
 8008cfa:	2b00      	cmp	r3, #0
 8008cfc:	d109      	bne.n	8008d12 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8008cfe:	4a2a      	ldr	r2, [pc, #168]	; (8008da8 <prvAddNewTaskToReadyList+0xc8>)
 8008d00:	687b      	ldr	r3, [r7, #4]
 8008d02:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8008d04:	4b27      	ldr	r3, [pc, #156]	; (8008da4 <prvAddNewTaskToReadyList+0xc4>)
 8008d06:	681b      	ldr	r3, [r3, #0]
 8008d08:	2b01      	cmp	r3, #1
 8008d0a:	d110      	bne.n	8008d2e <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8008d0c:	f000 fc16 	bl	800953c <prvInitialiseTaskLists>
 8008d10:	e00d      	b.n	8008d2e <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8008d12:	4b26      	ldr	r3, [pc, #152]	; (8008dac <prvAddNewTaskToReadyList+0xcc>)
 8008d14:	681b      	ldr	r3, [r3, #0]
 8008d16:	2b00      	cmp	r3, #0
 8008d18:	d109      	bne.n	8008d2e <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8008d1a:	4b23      	ldr	r3, [pc, #140]	; (8008da8 <prvAddNewTaskToReadyList+0xc8>)
 8008d1c:	681b      	ldr	r3, [r3, #0]
 8008d1e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008d20:	687b      	ldr	r3, [r7, #4]
 8008d22:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008d24:	429a      	cmp	r2, r3
 8008d26:	d802      	bhi.n	8008d2e <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8008d28:	4a1f      	ldr	r2, [pc, #124]	; (8008da8 <prvAddNewTaskToReadyList+0xc8>)
 8008d2a:	687b      	ldr	r3, [r7, #4]
 8008d2c:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8008d2e:	4b20      	ldr	r3, [pc, #128]	; (8008db0 <prvAddNewTaskToReadyList+0xd0>)
 8008d30:	681b      	ldr	r3, [r3, #0]
 8008d32:	3301      	adds	r3, #1
 8008d34:	4a1e      	ldr	r2, [pc, #120]	; (8008db0 <prvAddNewTaskToReadyList+0xd0>)
 8008d36:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8008d38:	4b1d      	ldr	r3, [pc, #116]	; (8008db0 <prvAddNewTaskToReadyList+0xd0>)
 8008d3a:	681a      	ldr	r2, [r3, #0]
 8008d3c:	687b      	ldr	r3, [r7, #4]
 8008d3e:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8008d40:	687b      	ldr	r3, [r7, #4]
 8008d42:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008d44:	4b1b      	ldr	r3, [pc, #108]	; (8008db4 <prvAddNewTaskToReadyList+0xd4>)
 8008d46:	681b      	ldr	r3, [r3, #0]
 8008d48:	429a      	cmp	r2, r3
 8008d4a:	d903      	bls.n	8008d54 <prvAddNewTaskToReadyList+0x74>
 8008d4c:	687b      	ldr	r3, [r7, #4]
 8008d4e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008d50:	4a18      	ldr	r2, [pc, #96]	; (8008db4 <prvAddNewTaskToReadyList+0xd4>)
 8008d52:	6013      	str	r3, [r2, #0]
 8008d54:	687b      	ldr	r3, [r7, #4]
 8008d56:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008d58:	4613      	mov	r3, r2
 8008d5a:	009b      	lsls	r3, r3, #2
 8008d5c:	4413      	add	r3, r2
 8008d5e:	009b      	lsls	r3, r3, #2
 8008d60:	4a15      	ldr	r2, [pc, #84]	; (8008db8 <prvAddNewTaskToReadyList+0xd8>)
 8008d62:	441a      	add	r2, r3
 8008d64:	687b      	ldr	r3, [r7, #4]
 8008d66:	3304      	adds	r3, #4
 8008d68:	4619      	mov	r1, r3
 8008d6a:	4610      	mov	r0, r2
 8008d6c:	f7fe fdf1 	bl	8007952 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8008d70:	f001 fb28 	bl	800a3c4 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8008d74:	4b0d      	ldr	r3, [pc, #52]	; (8008dac <prvAddNewTaskToReadyList+0xcc>)
 8008d76:	681b      	ldr	r3, [r3, #0]
 8008d78:	2b00      	cmp	r3, #0
 8008d7a:	d00e      	beq.n	8008d9a <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8008d7c:	4b0a      	ldr	r3, [pc, #40]	; (8008da8 <prvAddNewTaskToReadyList+0xc8>)
 8008d7e:	681b      	ldr	r3, [r3, #0]
 8008d80:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008d82:	687b      	ldr	r3, [r7, #4]
 8008d84:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008d86:	429a      	cmp	r2, r3
 8008d88:	d207      	bcs.n	8008d9a <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8008d8a:	4b0c      	ldr	r3, [pc, #48]	; (8008dbc <prvAddNewTaskToReadyList+0xdc>)
 8008d8c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008d90:	601a      	str	r2, [r3, #0]
 8008d92:	f3bf 8f4f 	dsb	sy
 8008d96:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008d9a:	bf00      	nop
 8008d9c:	3708      	adds	r7, #8
 8008d9e:	46bd      	mov	sp, r7
 8008da0:	bd80      	pop	{r7, pc}
 8008da2:	bf00      	nop
 8008da4:	200088fc 	.word	0x200088fc
 8008da8:	20008428 	.word	0x20008428
 8008dac:	20008908 	.word	0x20008908
 8008db0:	20008918 	.word	0x20008918
 8008db4:	20008904 	.word	0x20008904
 8008db8:	2000842c 	.word	0x2000842c
 8008dbc:	e000ed04 	.word	0xe000ed04

08008dc0 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8008dc0:	b580      	push	{r7, lr}
 8008dc2:	b084      	sub	sp, #16
 8008dc4:	af00      	add	r7, sp, #0
 8008dc6:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8008dc8:	2300      	movs	r3, #0
 8008dca:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8008dcc:	687b      	ldr	r3, [r7, #4]
 8008dce:	2b00      	cmp	r3, #0
 8008dd0:	d017      	beq.n	8008e02 <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8008dd2:	4b13      	ldr	r3, [pc, #76]	; (8008e20 <vTaskDelay+0x60>)
 8008dd4:	681b      	ldr	r3, [r3, #0]
 8008dd6:	2b00      	cmp	r3, #0
 8008dd8:	d00a      	beq.n	8008df0 <vTaskDelay+0x30>
	__asm volatile
 8008dda:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008dde:	f383 8811 	msr	BASEPRI, r3
 8008de2:	f3bf 8f6f 	isb	sy
 8008de6:	f3bf 8f4f 	dsb	sy
 8008dea:	60bb      	str	r3, [r7, #8]
}
 8008dec:	bf00      	nop
 8008dee:	e7fe      	b.n	8008dee <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8008df0:	f000 f880 	bl	8008ef4 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8008df4:	2100      	movs	r1, #0
 8008df6:	6878      	ldr	r0, [r7, #4]
 8008df8:	f000 fde8 	bl	80099cc <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8008dfc:	f000 f888 	bl	8008f10 <xTaskResumeAll>
 8008e00:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8008e02:	68fb      	ldr	r3, [r7, #12]
 8008e04:	2b00      	cmp	r3, #0
 8008e06:	d107      	bne.n	8008e18 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 8008e08:	4b06      	ldr	r3, [pc, #24]	; (8008e24 <vTaskDelay+0x64>)
 8008e0a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008e0e:	601a      	str	r2, [r3, #0]
 8008e10:	f3bf 8f4f 	dsb	sy
 8008e14:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8008e18:	bf00      	nop
 8008e1a:	3710      	adds	r7, #16
 8008e1c:	46bd      	mov	sp, r7
 8008e1e:	bd80      	pop	{r7, pc}
 8008e20:	20008924 	.word	0x20008924
 8008e24:	e000ed04 	.word	0xe000ed04

08008e28 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8008e28:	b580      	push	{r7, lr}
 8008e2a:	b08a      	sub	sp, #40	; 0x28
 8008e2c:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8008e2e:	2300      	movs	r3, #0
 8008e30:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8008e32:	2300      	movs	r3, #0
 8008e34:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8008e36:	463a      	mov	r2, r7
 8008e38:	1d39      	adds	r1, r7, #4
 8008e3a:	f107 0308 	add.w	r3, r7, #8
 8008e3e:	4618      	mov	r0, r3
 8008e40:	f7fe fd26 	bl	8007890 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8008e44:	6839      	ldr	r1, [r7, #0]
 8008e46:	687b      	ldr	r3, [r7, #4]
 8008e48:	68ba      	ldr	r2, [r7, #8]
 8008e4a:	9202      	str	r2, [sp, #8]
 8008e4c:	9301      	str	r3, [sp, #4]
 8008e4e:	2300      	movs	r3, #0
 8008e50:	9300      	str	r3, [sp, #0]
 8008e52:	2300      	movs	r3, #0
 8008e54:	460a      	mov	r2, r1
 8008e56:	4921      	ldr	r1, [pc, #132]	; (8008edc <vTaskStartScheduler+0xb4>)
 8008e58:	4821      	ldr	r0, [pc, #132]	; (8008ee0 <vTaskStartScheduler+0xb8>)
 8008e5a:	f7ff fe0f 	bl	8008a7c <xTaskCreateStatic>
 8008e5e:	4603      	mov	r3, r0
 8008e60:	4a20      	ldr	r2, [pc, #128]	; (8008ee4 <vTaskStartScheduler+0xbc>)
 8008e62:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8008e64:	4b1f      	ldr	r3, [pc, #124]	; (8008ee4 <vTaskStartScheduler+0xbc>)
 8008e66:	681b      	ldr	r3, [r3, #0]
 8008e68:	2b00      	cmp	r3, #0
 8008e6a:	d002      	beq.n	8008e72 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8008e6c:	2301      	movs	r3, #1
 8008e6e:	617b      	str	r3, [r7, #20]
 8008e70:	e001      	b.n	8008e76 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8008e72:	2300      	movs	r3, #0
 8008e74:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8008e76:	697b      	ldr	r3, [r7, #20]
 8008e78:	2b01      	cmp	r3, #1
 8008e7a:	d102      	bne.n	8008e82 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8008e7c:	f000 fdfa 	bl	8009a74 <xTimerCreateTimerTask>
 8008e80:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8008e82:	697b      	ldr	r3, [r7, #20]
 8008e84:	2b01      	cmp	r3, #1
 8008e86:	d116      	bne.n	8008eb6 <vTaskStartScheduler+0x8e>
	__asm volatile
 8008e88:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008e8c:	f383 8811 	msr	BASEPRI, r3
 8008e90:	f3bf 8f6f 	isb	sy
 8008e94:	f3bf 8f4f 	dsb	sy
 8008e98:	613b      	str	r3, [r7, #16]
}
 8008e9a:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8008e9c:	4b12      	ldr	r3, [pc, #72]	; (8008ee8 <vTaskStartScheduler+0xc0>)
 8008e9e:	f04f 32ff 	mov.w	r2, #4294967295
 8008ea2:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8008ea4:	4b11      	ldr	r3, [pc, #68]	; (8008eec <vTaskStartScheduler+0xc4>)
 8008ea6:	2201      	movs	r2, #1
 8008ea8:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8008eaa:	4b11      	ldr	r3, [pc, #68]	; (8008ef0 <vTaskStartScheduler+0xc8>)
 8008eac:	2200      	movs	r2, #0
 8008eae:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8008eb0:	f001 f9b6 	bl	800a220 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8008eb4:	e00e      	b.n	8008ed4 <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8008eb6:	697b      	ldr	r3, [r7, #20]
 8008eb8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008ebc:	d10a      	bne.n	8008ed4 <vTaskStartScheduler+0xac>
	__asm volatile
 8008ebe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008ec2:	f383 8811 	msr	BASEPRI, r3
 8008ec6:	f3bf 8f6f 	isb	sy
 8008eca:	f3bf 8f4f 	dsb	sy
 8008ece:	60fb      	str	r3, [r7, #12]
}
 8008ed0:	bf00      	nop
 8008ed2:	e7fe      	b.n	8008ed2 <vTaskStartScheduler+0xaa>
}
 8008ed4:	bf00      	nop
 8008ed6:	3718      	adds	r7, #24
 8008ed8:	46bd      	mov	sp, r7
 8008eda:	bd80      	pop	{r7, pc}
 8008edc:	0800b508 	.word	0x0800b508
 8008ee0:	0800950d 	.word	0x0800950d
 8008ee4:	20008920 	.word	0x20008920
 8008ee8:	2000891c 	.word	0x2000891c
 8008eec:	20008908 	.word	0x20008908
 8008ef0:	20008900 	.word	0x20008900

08008ef4 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8008ef4:	b480      	push	{r7}
 8008ef6:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8008ef8:	4b04      	ldr	r3, [pc, #16]	; (8008f0c <vTaskSuspendAll+0x18>)
 8008efa:	681b      	ldr	r3, [r3, #0]
 8008efc:	3301      	adds	r3, #1
 8008efe:	4a03      	ldr	r2, [pc, #12]	; (8008f0c <vTaskSuspendAll+0x18>)
 8008f00:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8008f02:	bf00      	nop
 8008f04:	46bd      	mov	sp, r7
 8008f06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f0a:	4770      	bx	lr
 8008f0c:	20008924 	.word	0x20008924

08008f10 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8008f10:	b580      	push	{r7, lr}
 8008f12:	b084      	sub	sp, #16
 8008f14:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8008f16:	2300      	movs	r3, #0
 8008f18:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8008f1a:	2300      	movs	r3, #0
 8008f1c:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8008f1e:	4b42      	ldr	r3, [pc, #264]	; (8009028 <xTaskResumeAll+0x118>)
 8008f20:	681b      	ldr	r3, [r3, #0]
 8008f22:	2b00      	cmp	r3, #0
 8008f24:	d10a      	bne.n	8008f3c <xTaskResumeAll+0x2c>
	__asm volatile
 8008f26:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008f2a:	f383 8811 	msr	BASEPRI, r3
 8008f2e:	f3bf 8f6f 	isb	sy
 8008f32:	f3bf 8f4f 	dsb	sy
 8008f36:	603b      	str	r3, [r7, #0]
}
 8008f38:	bf00      	nop
 8008f3a:	e7fe      	b.n	8008f3a <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8008f3c:	f001 fa12 	bl	800a364 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8008f40:	4b39      	ldr	r3, [pc, #228]	; (8009028 <xTaskResumeAll+0x118>)
 8008f42:	681b      	ldr	r3, [r3, #0]
 8008f44:	3b01      	subs	r3, #1
 8008f46:	4a38      	ldr	r2, [pc, #224]	; (8009028 <xTaskResumeAll+0x118>)
 8008f48:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008f4a:	4b37      	ldr	r3, [pc, #220]	; (8009028 <xTaskResumeAll+0x118>)
 8008f4c:	681b      	ldr	r3, [r3, #0]
 8008f4e:	2b00      	cmp	r3, #0
 8008f50:	d162      	bne.n	8009018 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8008f52:	4b36      	ldr	r3, [pc, #216]	; (800902c <xTaskResumeAll+0x11c>)
 8008f54:	681b      	ldr	r3, [r3, #0]
 8008f56:	2b00      	cmp	r3, #0
 8008f58:	d05e      	beq.n	8009018 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8008f5a:	e02f      	b.n	8008fbc <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008f5c:	4b34      	ldr	r3, [pc, #208]	; (8009030 <xTaskResumeAll+0x120>)
 8008f5e:	68db      	ldr	r3, [r3, #12]
 8008f60:	68db      	ldr	r3, [r3, #12]
 8008f62:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8008f64:	68fb      	ldr	r3, [r7, #12]
 8008f66:	3318      	adds	r3, #24
 8008f68:	4618      	mov	r0, r3
 8008f6a:	f7fe fd4f 	bl	8007a0c <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008f6e:	68fb      	ldr	r3, [r7, #12]
 8008f70:	3304      	adds	r3, #4
 8008f72:	4618      	mov	r0, r3
 8008f74:	f7fe fd4a 	bl	8007a0c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8008f78:	68fb      	ldr	r3, [r7, #12]
 8008f7a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008f7c:	4b2d      	ldr	r3, [pc, #180]	; (8009034 <xTaskResumeAll+0x124>)
 8008f7e:	681b      	ldr	r3, [r3, #0]
 8008f80:	429a      	cmp	r2, r3
 8008f82:	d903      	bls.n	8008f8c <xTaskResumeAll+0x7c>
 8008f84:	68fb      	ldr	r3, [r7, #12]
 8008f86:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008f88:	4a2a      	ldr	r2, [pc, #168]	; (8009034 <xTaskResumeAll+0x124>)
 8008f8a:	6013      	str	r3, [r2, #0]
 8008f8c:	68fb      	ldr	r3, [r7, #12]
 8008f8e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008f90:	4613      	mov	r3, r2
 8008f92:	009b      	lsls	r3, r3, #2
 8008f94:	4413      	add	r3, r2
 8008f96:	009b      	lsls	r3, r3, #2
 8008f98:	4a27      	ldr	r2, [pc, #156]	; (8009038 <xTaskResumeAll+0x128>)
 8008f9a:	441a      	add	r2, r3
 8008f9c:	68fb      	ldr	r3, [r7, #12]
 8008f9e:	3304      	adds	r3, #4
 8008fa0:	4619      	mov	r1, r3
 8008fa2:	4610      	mov	r0, r2
 8008fa4:	f7fe fcd5 	bl	8007952 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8008fa8:	68fb      	ldr	r3, [r7, #12]
 8008faa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008fac:	4b23      	ldr	r3, [pc, #140]	; (800903c <xTaskResumeAll+0x12c>)
 8008fae:	681b      	ldr	r3, [r3, #0]
 8008fb0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008fb2:	429a      	cmp	r2, r3
 8008fb4:	d302      	bcc.n	8008fbc <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 8008fb6:	4b22      	ldr	r3, [pc, #136]	; (8009040 <xTaskResumeAll+0x130>)
 8008fb8:	2201      	movs	r2, #1
 8008fba:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8008fbc:	4b1c      	ldr	r3, [pc, #112]	; (8009030 <xTaskResumeAll+0x120>)
 8008fbe:	681b      	ldr	r3, [r3, #0]
 8008fc0:	2b00      	cmp	r3, #0
 8008fc2:	d1cb      	bne.n	8008f5c <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8008fc4:	68fb      	ldr	r3, [r7, #12]
 8008fc6:	2b00      	cmp	r3, #0
 8008fc8:	d001      	beq.n	8008fce <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8008fca:	f000 fb55 	bl	8009678 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8008fce:	4b1d      	ldr	r3, [pc, #116]	; (8009044 <xTaskResumeAll+0x134>)
 8008fd0:	681b      	ldr	r3, [r3, #0]
 8008fd2:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8008fd4:	687b      	ldr	r3, [r7, #4]
 8008fd6:	2b00      	cmp	r3, #0
 8008fd8:	d010      	beq.n	8008ffc <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8008fda:	f000 f847 	bl	800906c <xTaskIncrementTick>
 8008fde:	4603      	mov	r3, r0
 8008fe0:	2b00      	cmp	r3, #0
 8008fe2:	d002      	beq.n	8008fea <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8008fe4:	4b16      	ldr	r3, [pc, #88]	; (8009040 <xTaskResumeAll+0x130>)
 8008fe6:	2201      	movs	r2, #1
 8008fe8:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8008fea:	687b      	ldr	r3, [r7, #4]
 8008fec:	3b01      	subs	r3, #1
 8008fee:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8008ff0:	687b      	ldr	r3, [r7, #4]
 8008ff2:	2b00      	cmp	r3, #0
 8008ff4:	d1f1      	bne.n	8008fda <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 8008ff6:	4b13      	ldr	r3, [pc, #76]	; (8009044 <xTaskResumeAll+0x134>)
 8008ff8:	2200      	movs	r2, #0
 8008ffa:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8008ffc:	4b10      	ldr	r3, [pc, #64]	; (8009040 <xTaskResumeAll+0x130>)
 8008ffe:	681b      	ldr	r3, [r3, #0]
 8009000:	2b00      	cmp	r3, #0
 8009002:	d009      	beq.n	8009018 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8009004:	2301      	movs	r3, #1
 8009006:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8009008:	4b0f      	ldr	r3, [pc, #60]	; (8009048 <xTaskResumeAll+0x138>)
 800900a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800900e:	601a      	str	r2, [r3, #0]
 8009010:	f3bf 8f4f 	dsb	sy
 8009014:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8009018:	f001 f9d4 	bl	800a3c4 <vPortExitCritical>

	return xAlreadyYielded;
 800901c:	68bb      	ldr	r3, [r7, #8]
}
 800901e:	4618      	mov	r0, r3
 8009020:	3710      	adds	r7, #16
 8009022:	46bd      	mov	sp, r7
 8009024:	bd80      	pop	{r7, pc}
 8009026:	bf00      	nop
 8009028:	20008924 	.word	0x20008924
 800902c:	200088fc 	.word	0x200088fc
 8009030:	200088bc 	.word	0x200088bc
 8009034:	20008904 	.word	0x20008904
 8009038:	2000842c 	.word	0x2000842c
 800903c:	20008428 	.word	0x20008428
 8009040:	20008910 	.word	0x20008910
 8009044:	2000890c 	.word	0x2000890c
 8009048:	e000ed04 	.word	0xe000ed04

0800904c <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800904c:	b480      	push	{r7}
 800904e:	b083      	sub	sp, #12
 8009050:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8009052:	4b05      	ldr	r3, [pc, #20]	; (8009068 <xTaskGetTickCount+0x1c>)
 8009054:	681b      	ldr	r3, [r3, #0]
 8009056:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8009058:	687b      	ldr	r3, [r7, #4]
}
 800905a:	4618      	mov	r0, r3
 800905c:	370c      	adds	r7, #12
 800905e:	46bd      	mov	sp, r7
 8009060:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009064:	4770      	bx	lr
 8009066:	bf00      	nop
 8009068:	20008900 	.word	0x20008900

0800906c <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800906c:	b580      	push	{r7, lr}
 800906e:	b086      	sub	sp, #24
 8009070:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8009072:	2300      	movs	r3, #0
 8009074:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009076:	4b4f      	ldr	r3, [pc, #316]	; (80091b4 <xTaskIncrementTick+0x148>)
 8009078:	681b      	ldr	r3, [r3, #0]
 800907a:	2b00      	cmp	r3, #0
 800907c:	f040 808f 	bne.w	800919e <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8009080:	4b4d      	ldr	r3, [pc, #308]	; (80091b8 <xTaskIncrementTick+0x14c>)
 8009082:	681b      	ldr	r3, [r3, #0]
 8009084:	3301      	adds	r3, #1
 8009086:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8009088:	4a4b      	ldr	r2, [pc, #300]	; (80091b8 <xTaskIncrementTick+0x14c>)
 800908a:	693b      	ldr	r3, [r7, #16]
 800908c:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800908e:	693b      	ldr	r3, [r7, #16]
 8009090:	2b00      	cmp	r3, #0
 8009092:	d120      	bne.n	80090d6 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8009094:	4b49      	ldr	r3, [pc, #292]	; (80091bc <xTaskIncrementTick+0x150>)
 8009096:	681b      	ldr	r3, [r3, #0]
 8009098:	681b      	ldr	r3, [r3, #0]
 800909a:	2b00      	cmp	r3, #0
 800909c:	d00a      	beq.n	80090b4 <xTaskIncrementTick+0x48>
	__asm volatile
 800909e:	f04f 0350 	mov.w	r3, #80	; 0x50
 80090a2:	f383 8811 	msr	BASEPRI, r3
 80090a6:	f3bf 8f6f 	isb	sy
 80090aa:	f3bf 8f4f 	dsb	sy
 80090ae:	603b      	str	r3, [r7, #0]
}
 80090b0:	bf00      	nop
 80090b2:	e7fe      	b.n	80090b2 <xTaskIncrementTick+0x46>
 80090b4:	4b41      	ldr	r3, [pc, #260]	; (80091bc <xTaskIncrementTick+0x150>)
 80090b6:	681b      	ldr	r3, [r3, #0]
 80090b8:	60fb      	str	r3, [r7, #12]
 80090ba:	4b41      	ldr	r3, [pc, #260]	; (80091c0 <xTaskIncrementTick+0x154>)
 80090bc:	681b      	ldr	r3, [r3, #0]
 80090be:	4a3f      	ldr	r2, [pc, #252]	; (80091bc <xTaskIncrementTick+0x150>)
 80090c0:	6013      	str	r3, [r2, #0]
 80090c2:	4a3f      	ldr	r2, [pc, #252]	; (80091c0 <xTaskIncrementTick+0x154>)
 80090c4:	68fb      	ldr	r3, [r7, #12]
 80090c6:	6013      	str	r3, [r2, #0]
 80090c8:	4b3e      	ldr	r3, [pc, #248]	; (80091c4 <xTaskIncrementTick+0x158>)
 80090ca:	681b      	ldr	r3, [r3, #0]
 80090cc:	3301      	adds	r3, #1
 80090ce:	4a3d      	ldr	r2, [pc, #244]	; (80091c4 <xTaskIncrementTick+0x158>)
 80090d0:	6013      	str	r3, [r2, #0]
 80090d2:	f000 fad1 	bl	8009678 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80090d6:	4b3c      	ldr	r3, [pc, #240]	; (80091c8 <xTaskIncrementTick+0x15c>)
 80090d8:	681b      	ldr	r3, [r3, #0]
 80090da:	693a      	ldr	r2, [r7, #16]
 80090dc:	429a      	cmp	r2, r3
 80090de:	d349      	bcc.n	8009174 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80090e0:	4b36      	ldr	r3, [pc, #216]	; (80091bc <xTaskIncrementTick+0x150>)
 80090e2:	681b      	ldr	r3, [r3, #0]
 80090e4:	681b      	ldr	r3, [r3, #0]
 80090e6:	2b00      	cmp	r3, #0
 80090e8:	d104      	bne.n	80090f4 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80090ea:	4b37      	ldr	r3, [pc, #220]	; (80091c8 <xTaskIncrementTick+0x15c>)
 80090ec:	f04f 32ff 	mov.w	r2, #4294967295
 80090f0:	601a      	str	r2, [r3, #0]
					break;
 80090f2:	e03f      	b.n	8009174 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80090f4:	4b31      	ldr	r3, [pc, #196]	; (80091bc <xTaskIncrementTick+0x150>)
 80090f6:	681b      	ldr	r3, [r3, #0]
 80090f8:	68db      	ldr	r3, [r3, #12]
 80090fa:	68db      	ldr	r3, [r3, #12]
 80090fc:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80090fe:	68bb      	ldr	r3, [r7, #8]
 8009100:	685b      	ldr	r3, [r3, #4]
 8009102:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8009104:	693a      	ldr	r2, [r7, #16]
 8009106:	687b      	ldr	r3, [r7, #4]
 8009108:	429a      	cmp	r2, r3
 800910a:	d203      	bcs.n	8009114 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800910c:	4a2e      	ldr	r2, [pc, #184]	; (80091c8 <xTaskIncrementTick+0x15c>)
 800910e:	687b      	ldr	r3, [r7, #4]
 8009110:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8009112:	e02f      	b.n	8009174 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009114:	68bb      	ldr	r3, [r7, #8]
 8009116:	3304      	adds	r3, #4
 8009118:	4618      	mov	r0, r3
 800911a:	f7fe fc77 	bl	8007a0c <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800911e:	68bb      	ldr	r3, [r7, #8]
 8009120:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009122:	2b00      	cmp	r3, #0
 8009124:	d004      	beq.n	8009130 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8009126:	68bb      	ldr	r3, [r7, #8]
 8009128:	3318      	adds	r3, #24
 800912a:	4618      	mov	r0, r3
 800912c:	f7fe fc6e 	bl	8007a0c <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8009130:	68bb      	ldr	r3, [r7, #8]
 8009132:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009134:	4b25      	ldr	r3, [pc, #148]	; (80091cc <xTaskIncrementTick+0x160>)
 8009136:	681b      	ldr	r3, [r3, #0]
 8009138:	429a      	cmp	r2, r3
 800913a:	d903      	bls.n	8009144 <xTaskIncrementTick+0xd8>
 800913c:	68bb      	ldr	r3, [r7, #8]
 800913e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009140:	4a22      	ldr	r2, [pc, #136]	; (80091cc <xTaskIncrementTick+0x160>)
 8009142:	6013      	str	r3, [r2, #0]
 8009144:	68bb      	ldr	r3, [r7, #8]
 8009146:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009148:	4613      	mov	r3, r2
 800914a:	009b      	lsls	r3, r3, #2
 800914c:	4413      	add	r3, r2
 800914e:	009b      	lsls	r3, r3, #2
 8009150:	4a1f      	ldr	r2, [pc, #124]	; (80091d0 <xTaskIncrementTick+0x164>)
 8009152:	441a      	add	r2, r3
 8009154:	68bb      	ldr	r3, [r7, #8]
 8009156:	3304      	adds	r3, #4
 8009158:	4619      	mov	r1, r3
 800915a:	4610      	mov	r0, r2
 800915c:	f7fe fbf9 	bl	8007952 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8009160:	68bb      	ldr	r3, [r7, #8]
 8009162:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009164:	4b1b      	ldr	r3, [pc, #108]	; (80091d4 <xTaskIncrementTick+0x168>)
 8009166:	681b      	ldr	r3, [r3, #0]
 8009168:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800916a:	429a      	cmp	r2, r3
 800916c:	d3b8      	bcc.n	80090e0 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 800916e:	2301      	movs	r3, #1
 8009170:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8009172:	e7b5      	b.n	80090e0 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8009174:	4b17      	ldr	r3, [pc, #92]	; (80091d4 <xTaskIncrementTick+0x168>)
 8009176:	681b      	ldr	r3, [r3, #0]
 8009178:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800917a:	4915      	ldr	r1, [pc, #84]	; (80091d0 <xTaskIncrementTick+0x164>)
 800917c:	4613      	mov	r3, r2
 800917e:	009b      	lsls	r3, r3, #2
 8009180:	4413      	add	r3, r2
 8009182:	009b      	lsls	r3, r3, #2
 8009184:	440b      	add	r3, r1
 8009186:	681b      	ldr	r3, [r3, #0]
 8009188:	2b01      	cmp	r3, #1
 800918a:	d901      	bls.n	8009190 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 800918c:	2301      	movs	r3, #1
 800918e:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8009190:	4b11      	ldr	r3, [pc, #68]	; (80091d8 <xTaskIncrementTick+0x16c>)
 8009192:	681b      	ldr	r3, [r3, #0]
 8009194:	2b00      	cmp	r3, #0
 8009196:	d007      	beq.n	80091a8 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 8009198:	2301      	movs	r3, #1
 800919a:	617b      	str	r3, [r7, #20]
 800919c:	e004      	b.n	80091a8 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800919e:	4b0f      	ldr	r3, [pc, #60]	; (80091dc <xTaskIncrementTick+0x170>)
 80091a0:	681b      	ldr	r3, [r3, #0]
 80091a2:	3301      	adds	r3, #1
 80091a4:	4a0d      	ldr	r2, [pc, #52]	; (80091dc <xTaskIncrementTick+0x170>)
 80091a6:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 80091a8:	697b      	ldr	r3, [r7, #20]
}
 80091aa:	4618      	mov	r0, r3
 80091ac:	3718      	adds	r7, #24
 80091ae:	46bd      	mov	sp, r7
 80091b0:	bd80      	pop	{r7, pc}
 80091b2:	bf00      	nop
 80091b4:	20008924 	.word	0x20008924
 80091b8:	20008900 	.word	0x20008900
 80091bc:	200088b4 	.word	0x200088b4
 80091c0:	200088b8 	.word	0x200088b8
 80091c4:	20008914 	.word	0x20008914
 80091c8:	2000891c 	.word	0x2000891c
 80091cc:	20008904 	.word	0x20008904
 80091d0:	2000842c 	.word	0x2000842c
 80091d4:	20008428 	.word	0x20008428
 80091d8:	20008910 	.word	0x20008910
 80091dc:	2000890c 	.word	0x2000890c

080091e0 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80091e0:	b480      	push	{r7}
 80091e2:	b085      	sub	sp, #20
 80091e4:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80091e6:	4b28      	ldr	r3, [pc, #160]	; (8009288 <vTaskSwitchContext+0xa8>)
 80091e8:	681b      	ldr	r3, [r3, #0]
 80091ea:	2b00      	cmp	r3, #0
 80091ec:	d003      	beq.n	80091f6 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80091ee:	4b27      	ldr	r3, [pc, #156]	; (800928c <vTaskSwitchContext+0xac>)
 80091f0:	2201      	movs	r2, #1
 80091f2:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80091f4:	e041      	b.n	800927a <vTaskSwitchContext+0x9a>
		xYieldPending = pdFALSE;
 80091f6:	4b25      	ldr	r3, [pc, #148]	; (800928c <vTaskSwitchContext+0xac>)
 80091f8:	2200      	movs	r2, #0
 80091fa:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80091fc:	4b24      	ldr	r3, [pc, #144]	; (8009290 <vTaskSwitchContext+0xb0>)
 80091fe:	681b      	ldr	r3, [r3, #0]
 8009200:	60fb      	str	r3, [r7, #12]
 8009202:	e010      	b.n	8009226 <vTaskSwitchContext+0x46>
 8009204:	68fb      	ldr	r3, [r7, #12]
 8009206:	2b00      	cmp	r3, #0
 8009208:	d10a      	bne.n	8009220 <vTaskSwitchContext+0x40>
	__asm volatile
 800920a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800920e:	f383 8811 	msr	BASEPRI, r3
 8009212:	f3bf 8f6f 	isb	sy
 8009216:	f3bf 8f4f 	dsb	sy
 800921a:	607b      	str	r3, [r7, #4]
}
 800921c:	bf00      	nop
 800921e:	e7fe      	b.n	800921e <vTaskSwitchContext+0x3e>
 8009220:	68fb      	ldr	r3, [r7, #12]
 8009222:	3b01      	subs	r3, #1
 8009224:	60fb      	str	r3, [r7, #12]
 8009226:	491b      	ldr	r1, [pc, #108]	; (8009294 <vTaskSwitchContext+0xb4>)
 8009228:	68fa      	ldr	r2, [r7, #12]
 800922a:	4613      	mov	r3, r2
 800922c:	009b      	lsls	r3, r3, #2
 800922e:	4413      	add	r3, r2
 8009230:	009b      	lsls	r3, r3, #2
 8009232:	440b      	add	r3, r1
 8009234:	681b      	ldr	r3, [r3, #0]
 8009236:	2b00      	cmp	r3, #0
 8009238:	d0e4      	beq.n	8009204 <vTaskSwitchContext+0x24>
 800923a:	68fa      	ldr	r2, [r7, #12]
 800923c:	4613      	mov	r3, r2
 800923e:	009b      	lsls	r3, r3, #2
 8009240:	4413      	add	r3, r2
 8009242:	009b      	lsls	r3, r3, #2
 8009244:	4a13      	ldr	r2, [pc, #76]	; (8009294 <vTaskSwitchContext+0xb4>)
 8009246:	4413      	add	r3, r2
 8009248:	60bb      	str	r3, [r7, #8]
 800924a:	68bb      	ldr	r3, [r7, #8]
 800924c:	685b      	ldr	r3, [r3, #4]
 800924e:	685a      	ldr	r2, [r3, #4]
 8009250:	68bb      	ldr	r3, [r7, #8]
 8009252:	605a      	str	r2, [r3, #4]
 8009254:	68bb      	ldr	r3, [r7, #8]
 8009256:	685a      	ldr	r2, [r3, #4]
 8009258:	68bb      	ldr	r3, [r7, #8]
 800925a:	3308      	adds	r3, #8
 800925c:	429a      	cmp	r2, r3
 800925e:	d104      	bne.n	800926a <vTaskSwitchContext+0x8a>
 8009260:	68bb      	ldr	r3, [r7, #8]
 8009262:	685b      	ldr	r3, [r3, #4]
 8009264:	685a      	ldr	r2, [r3, #4]
 8009266:	68bb      	ldr	r3, [r7, #8]
 8009268:	605a      	str	r2, [r3, #4]
 800926a:	68bb      	ldr	r3, [r7, #8]
 800926c:	685b      	ldr	r3, [r3, #4]
 800926e:	68db      	ldr	r3, [r3, #12]
 8009270:	4a09      	ldr	r2, [pc, #36]	; (8009298 <vTaskSwitchContext+0xb8>)
 8009272:	6013      	str	r3, [r2, #0]
 8009274:	4a06      	ldr	r2, [pc, #24]	; (8009290 <vTaskSwitchContext+0xb0>)
 8009276:	68fb      	ldr	r3, [r7, #12]
 8009278:	6013      	str	r3, [r2, #0]
}
 800927a:	bf00      	nop
 800927c:	3714      	adds	r7, #20
 800927e:	46bd      	mov	sp, r7
 8009280:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009284:	4770      	bx	lr
 8009286:	bf00      	nop
 8009288:	20008924 	.word	0x20008924
 800928c:	20008910 	.word	0x20008910
 8009290:	20008904 	.word	0x20008904
 8009294:	2000842c 	.word	0x2000842c
 8009298:	20008428 	.word	0x20008428

0800929c <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800929c:	b580      	push	{r7, lr}
 800929e:	b084      	sub	sp, #16
 80092a0:	af00      	add	r7, sp, #0
 80092a2:	6078      	str	r0, [r7, #4]
 80092a4:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 80092a6:	687b      	ldr	r3, [r7, #4]
 80092a8:	2b00      	cmp	r3, #0
 80092aa:	d10a      	bne.n	80092c2 <vTaskPlaceOnEventList+0x26>
	__asm volatile
 80092ac:	f04f 0350 	mov.w	r3, #80	; 0x50
 80092b0:	f383 8811 	msr	BASEPRI, r3
 80092b4:	f3bf 8f6f 	isb	sy
 80092b8:	f3bf 8f4f 	dsb	sy
 80092bc:	60fb      	str	r3, [r7, #12]
}
 80092be:	bf00      	nop
 80092c0:	e7fe      	b.n	80092c0 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80092c2:	4b07      	ldr	r3, [pc, #28]	; (80092e0 <vTaskPlaceOnEventList+0x44>)
 80092c4:	681b      	ldr	r3, [r3, #0]
 80092c6:	3318      	adds	r3, #24
 80092c8:	4619      	mov	r1, r3
 80092ca:	6878      	ldr	r0, [r7, #4]
 80092cc:	f7fe fb65 	bl	800799a <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80092d0:	2101      	movs	r1, #1
 80092d2:	6838      	ldr	r0, [r7, #0]
 80092d4:	f000 fb7a 	bl	80099cc <prvAddCurrentTaskToDelayedList>
}
 80092d8:	bf00      	nop
 80092da:	3710      	adds	r7, #16
 80092dc:	46bd      	mov	sp, r7
 80092de:	bd80      	pop	{r7, pc}
 80092e0:	20008428 	.word	0x20008428

080092e4 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80092e4:	b580      	push	{r7, lr}
 80092e6:	b086      	sub	sp, #24
 80092e8:	af00      	add	r7, sp, #0
 80092ea:	60f8      	str	r0, [r7, #12]
 80092ec:	60b9      	str	r1, [r7, #8]
 80092ee:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 80092f0:	68fb      	ldr	r3, [r7, #12]
 80092f2:	2b00      	cmp	r3, #0
 80092f4:	d10a      	bne.n	800930c <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 80092f6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80092fa:	f383 8811 	msr	BASEPRI, r3
 80092fe:	f3bf 8f6f 	isb	sy
 8009302:	f3bf 8f4f 	dsb	sy
 8009306:	617b      	str	r3, [r7, #20]
}
 8009308:	bf00      	nop
 800930a:	e7fe      	b.n	800930a <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800930c:	4b0a      	ldr	r3, [pc, #40]	; (8009338 <vTaskPlaceOnEventListRestricted+0x54>)
 800930e:	681b      	ldr	r3, [r3, #0]
 8009310:	3318      	adds	r3, #24
 8009312:	4619      	mov	r1, r3
 8009314:	68f8      	ldr	r0, [r7, #12]
 8009316:	f7fe fb1c 	bl	8007952 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800931a:	687b      	ldr	r3, [r7, #4]
 800931c:	2b00      	cmp	r3, #0
 800931e:	d002      	beq.n	8009326 <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 8009320:	f04f 33ff 	mov.w	r3, #4294967295
 8009324:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8009326:	6879      	ldr	r1, [r7, #4]
 8009328:	68b8      	ldr	r0, [r7, #8]
 800932a:	f000 fb4f 	bl	80099cc <prvAddCurrentTaskToDelayedList>
	}
 800932e:	bf00      	nop
 8009330:	3718      	adds	r7, #24
 8009332:	46bd      	mov	sp, r7
 8009334:	bd80      	pop	{r7, pc}
 8009336:	bf00      	nop
 8009338:	20008428 	.word	0x20008428

0800933c <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800933c:	b580      	push	{r7, lr}
 800933e:	b086      	sub	sp, #24
 8009340:	af00      	add	r7, sp, #0
 8009342:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009344:	687b      	ldr	r3, [r7, #4]
 8009346:	68db      	ldr	r3, [r3, #12]
 8009348:	68db      	ldr	r3, [r3, #12]
 800934a:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800934c:	693b      	ldr	r3, [r7, #16]
 800934e:	2b00      	cmp	r3, #0
 8009350:	d10a      	bne.n	8009368 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 8009352:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009356:	f383 8811 	msr	BASEPRI, r3
 800935a:	f3bf 8f6f 	isb	sy
 800935e:	f3bf 8f4f 	dsb	sy
 8009362:	60fb      	str	r3, [r7, #12]
}
 8009364:	bf00      	nop
 8009366:	e7fe      	b.n	8009366 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8009368:	693b      	ldr	r3, [r7, #16]
 800936a:	3318      	adds	r3, #24
 800936c:	4618      	mov	r0, r3
 800936e:	f7fe fb4d 	bl	8007a0c <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009372:	4b1e      	ldr	r3, [pc, #120]	; (80093ec <xTaskRemoveFromEventList+0xb0>)
 8009374:	681b      	ldr	r3, [r3, #0]
 8009376:	2b00      	cmp	r3, #0
 8009378:	d11d      	bne.n	80093b6 <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800937a:	693b      	ldr	r3, [r7, #16]
 800937c:	3304      	adds	r3, #4
 800937e:	4618      	mov	r0, r3
 8009380:	f7fe fb44 	bl	8007a0c <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8009384:	693b      	ldr	r3, [r7, #16]
 8009386:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009388:	4b19      	ldr	r3, [pc, #100]	; (80093f0 <xTaskRemoveFromEventList+0xb4>)
 800938a:	681b      	ldr	r3, [r3, #0]
 800938c:	429a      	cmp	r2, r3
 800938e:	d903      	bls.n	8009398 <xTaskRemoveFromEventList+0x5c>
 8009390:	693b      	ldr	r3, [r7, #16]
 8009392:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009394:	4a16      	ldr	r2, [pc, #88]	; (80093f0 <xTaskRemoveFromEventList+0xb4>)
 8009396:	6013      	str	r3, [r2, #0]
 8009398:	693b      	ldr	r3, [r7, #16]
 800939a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800939c:	4613      	mov	r3, r2
 800939e:	009b      	lsls	r3, r3, #2
 80093a0:	4413      	add	r3, r2
 80093a2:	009b      	lsls	r3, r3, #2
 80093a4:	4a13      	ldr	r2, [pc, #76]	; (80093f4 <xTaskRemoveFromEventList+0xb8>)
 80093a6:	441a      	add	r2, r3
 80093a8:	693b      	ldr	r3, [r7, #16]
 80093aa:	3304      	adds	r3, #4
 80093ac:	4619      	mov	r1, r3
 80093ae:	4610      	mov	r0, r2
 80093b0:	f7fe facf 	bl	8007952 <vListInsertEnd>
 80093b4:	e005      	b.n	80093c2 <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80093b6:	693b      	ldr	r3, [r7, #16]
 80093b8:	3318      	adds	r3, #24
 80093ba:	4619      	mov	r1, r3
 80093bc:	480e      	ldr	r0, [pc, #56]	; (80093f8 <xTaskRemoveFromEventList+0xbc>)
 80093be:	f7fe fac8 	bl	8007952 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80093c2:	693b      	ldr	r3, [r7, #16]
 80093c4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80093c6:	4b0d      	ldr	r3, [pc, #52]	; (80093fc <xTaskRemoveFromEventList+0xc0>)
 80093c8:	681b      	ldr	r3, [r3, #0]
 80093ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80093cc:	429a      	cmp	r2, r3
 80093ce:	d905      	bls.n	80093dc <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 80093d0:	2301      	movs	r3, #1
 80093d2:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 80093d4:	4b0a      	ldr	r3, [pc, #40]	; (8009400 <xTaskRemoveFromEventList+0xc4>)
 80093d6:	2201      	movs	r2, #1
 80093d8:	601a      	str	r2, [r3, #0]
 80093da:	e001      	b.n	80093e0 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 80093dc:	2300      	movs	r3, #0
 80093de:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 80093e0:	697b      	ldr	r3, [r7, #20]
}
 80093e2:	4618      	mov	r0, r3
 80093e4:	3718      	adds	r7, #24
 80093e6:	46bd      	mov	sp, r7
 80093e8:	bd80      	pop	{r7, pc}
 80093ea:	bf00      	nop
 80093ec:	20008924 	.word	0x20008924
 80093f0:	20008904 	.word	0x20008904
 80093f4:	2000842c 	.word	0x2000842c
 80093f8:	200088bc 	.word	0x200088bc
 80093fc:	20008428 	.word	0x20008428
 8009400:	20008910 	.word	0x20008910

08009404 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8009404:	b480      	push	{r7}
 8009406:	b083      	sub	sp, #12
 8009408:	af00      	add	r7, sp, #0
 800940a:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800940c:	4b06      	ldr	r3, [pc, #24]	; (8009428 <vTaskInternalSetTimeOutState+0x24>)
 800940e:	681a      	ldr	r2, [r3, #0]
 8009410:	687b      	ldr	r3, [r7, #4]
 8009412:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8009414:	4b05      	ldr	r3, [pc, #20]	; (800942c <vTaskInternalSetTimeOutState+0x28>)
 8009416:	681a      	ldr	r2, [r3, #0]
 8009418:	687b      	ldr	r3, [r7, #4]
 800941a:	605a      	str	r2, [r3, #4]
}
 800941c:	bf00      	nop
 800941e:	370c      	adds	r7, #12
 8009420:	46bd      	mov	sp, r7
 8009422:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009426:	4770      	bx	lr
 8009428:	20008914 	.word	0x20008914
 800942c:	20008900 	.word	0x20008900

08009430 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8009430:	b580      	push	{r7, lr}
 8009432:	b088      	sub	sp, #32
 8009434:	af00      	add	r7, sp, #0
 8009436:	6078      	str	r0, [r7, #4]
 8009438:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800943a:	687b      	ldr	r3, [r7, #4]
 800943c:	2b00      	cmp	r3, #0
 800943e:	d10a      	bne.n	8009456 <xTaskCheckForTimeOut+0x26>
	__asm volatile
 8009440:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009444:	f383 8811 	msr	BASEPRI, r3
 8009448:	f3bf 8f6f 	isb	sy
 800944c:	f3bf 8f4f 	dsb	sy
 8009450:	613b      	str	r3, [r7, #16]
}
 8009452:	bf00      	nop
 8009454:	e7fe      	b.n	8009454 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8009456:	683b      	ldr	r3, [r7, #0]
 8009458:	2b00      	cmp	r3, #0
 800945a:	d10a      	bne.n	8009472 <xTaskCheckForTimeOut+0x42>
	__asm volatile
 800945c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009460:	f383 8811 	msr	BASEPRI, r3
 8009464:	f3bf 8f6f 	isb	sy
 8009468:	f3bf 8f4f 	dsb	sy
 800946c:	60fb      	str	r3, [r7, #12]
}
 800946e:	bf00      	nop
 8009470:	e7fe      	b.n	8009470 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 8009472:	f000 ff77 	bl	800a364 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8009476:	4b1d      	ldr	r3, [pc, #116]	; (80094ec <xTaskCheckForTimeOut+0xbc>)
 8009478:	681b      	ldr	r3, [r3, #0]
 800947a:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800947c:	687b      	ldr	r3, [r7, #4]
 800947e:	685b      	ldr	r3, [r3, #4]
 8009480:	69ba      	ldr	r2, [r7, #24]
 8009482:	1ad3      	subs	r3, r2, r3
 8009484:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8009486:	683b      	ldr	r3, [r7, #0]
 8009488:	681b      	ldr	r3, [r3, #0]
 800948a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800948e:	d102      	bne.n	8009496 <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8009490:	2300      	movs	r3, #0
 8009492:	61fb      	str	r3, [r7, #28]
 8009494:	e023      	b.n	80094de <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8009496:	687b      	ldr	r3, [r7, #4]
 8009498:	681a      	ldr	r2, [r3, #0]
 800949a:	4b15      	ldr	r3, [pc, #84]	; (80094f0 <xTaskCheckForTimeOut+0xc0>)
 800949c:	681b      	ldr	r3, [r3, #0]
 800949e:	429a      	cmp	r2, r3
 80094a0:	d007      	beq.n	80094b2 <xTaskCheckForTimeOut+0x82>
 80094a2:	687b      	ldr	r3, [r7, #4]
 80094a4:	685b      	ldr	r3, [r3, #4]
 80094a6:	69ba      	ldr	r2, [r7, #24]
 80094a8:	429a      	cmp	r2, r3
 80094aa:	d302      	bcc.n	80094b2 <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 80094ac:	2301      	movs	r3, #1
 80094ae:	61fb      	str	r3, [r7, #28]
 80094b0:	e015      	b.n	80094de <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 80094b2:	683b      	ldr	r3, [r7, #0]
 80094b4:	681b      	ldr	r3, [r3, #0]
 80094b6:	697a      	ldr	r2, [r7, #20]
 80094b8:	429a      	cmp	r2, r3
 80094ba:	d20b      	bcs.n	80094d4 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 80094bc:	683b      	ldr	r3, [r7, #0]
 80094be:	681a      	ldr	r2, [r3, #0]
 80094c0:	697b      	ldr	r3, [r7, #20]
 80094c2:	1ad2      	subs	r2, r2, r3
 80094c4:	683b      	ldr	r3, [r7, #0]
 80094c6:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 80094c8:	6878      	ldr	r0, [r7, #4]
 80094ca:	f7ff ff9b 	bl	8009404 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 80094ce:	2300      	movs	r3, #0
 80094d0:	61fb      	str	r3, [r7, #28]
 80094d2:	e004      	b.n	80094de <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 80094d4:	683b      	ldr	r3, [r7, #0]
 80094d6:	2200      	movs	r2, #0
 80094d8:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 80094da:	2301      	movs	r3, #1
 80094dc:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 80094de:	f000 ff71 	bl	800a3c4 <vPortExitCritical>

	return xReturn;
 80094e2:	69fb      	ldr	r3, [r7, #28]
}
 80094e4:	4618      	mov	r0, r3
 80094e6:	3720      	adds	r7, #32
 80094e8:	46bd      	mov	sp, r7
 80094ea:	bd80      	pop	{r7, pc}
 80094ec:	20008900 	.word	0x20008900
 80094f0:	20008914 	.word	0x20008914

080094f4 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 80094f4:	b480      	push	{r7}
 80094f6:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 80094f8:	4b03      	ldr	r3, [pc, #12]	; (8009508 <vTaskMissedYield+0x14>)
 80094fa:	2201      	movs	r2, #1
 80094fc:	601a      	str	r2, [r3, #0]
}
 80094fe:	bf00      	nop
 8009500:	46bd      	mov	sp, r7
 8009502:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009506:	4770      	bx	lr
 8009508:	20008910 	.word	0x20008910

0800950c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800950c:	b580      	push	{r7, lr}
 800950e:	b082      	sub	sp, #8
 8009510:	af00      	add	r7, sp, #0
 8009512:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8009514:	f000 f852 	bl	80095bc <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8009518:	4b06      	ldr	r3, [pc, #24]	; (8009534 <prvIdleTask+0x28>)
 800951a:	681b      	ldr	r3, [r3, #0]
 800951c:	2b01      	cmp	r3, #1
 800951e:	d9f9      	bls.n	8009514 <prvIdleTask+0x8>
			{
				taskYIELD();
 8009520:	4b05      	ldr	r3, [pc, #20]	; (8009538 <prvIdleTask+0x2c>)
 8009522:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009526:	601a      	str	r2, [r3, #0]
 8009528:	f3bf 8f4f 	dsb	sy
 800952c:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8009530:	e7f0      	b.n	8009514 <prvIdleTask+0x8>
 8009532:	bf00      	nop
 8009534:	2000842c 	.word	0x2000842c
 8009538:	e000ed04 	.word	0xe000ed04

0800953c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800953c:	b580      	push	{r7, lr}
 800953e:	b082      	sub	sp, #8
 8009540:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8009542:	2300      	movs	r3, #0
 8009544:	607b      	str	r3, [r7, #4]
 8009546:	e00c      	b.n	8009562 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8009548:	687a      	ldr	r2, [r7, #4]
 800954a:	4613      	mov	r3, r2
 800954c:	009b      	lsls	r3, r3, #2
 800954e:	4413      	add	r3, r2
 8009550:	009b      	lsls	r3, r3, #2
 8009552:	4a12      	ldr	r2, [pc, #72]	; (800959c <prvInitialiseTaskLists+0x60>)
 8009554:	4413      	add	r3, r2
 8009556:	4618      	mov	r0, r3
 8009558:	f7fe f9ce 	bl	80078f8 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800955c:	687b      	ldr	r3, [r7, #4]
 800955e:	3301      	adds	r3, #1
 8009560:	607b      	str	r3, [r7, #4]
 8009562:	687b      	ldr	r3, [r7, #4]
 8009564:	2b37      	cmp	r3, #55	; 0x37
 8009566:	d9ef      	bls.n	8009548 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8009568:	480d      	ldr	r0, [pc, #52]	; (80095a0 <prvInitialiseTaskLists+0x64>)
 800956a:	f7fe f9c5 	bl	80078f8 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800956e:	480d      	ldr	r0, [pc, #52]	; (80095a4 <prvInitialiseTaskLists+0x68>)
 8009570:	f7fe f9c2 	bl	80078f8 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8009574:	480c      	ldr	r0, [pc, #48]	; (80095a8 <prvInitialiseTaskLists+0x6c>)
 8009576:	f7fe f9bf 	bl	80078f8 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800957a:	480c      	ldr	r0, [pc, #48]	; (80095ac <prvInitialiseTaskLists+0x70>)
 800957c:	f7fe f9bc 	bl	80078f8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8009580:	480b      	ldr	r0, [pc, #44]	; (80095b0 <prvInitialiseTaskLists+0x74>)
 8009582:	f7fe f9b9 	bl	80078f8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8009586:	4b0b      	ldr	r3, [pc, #44]	; (80095b4 <prvInitialiseTaskLists+0x78>)
 8009588:	4a05      	ldr	r2, [pc, #20]	; (80095a0 <prvInitialiseTaskLists+0x64>)
 800958a:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800958c:	4b0a      	ldr	r3, [pc, #40]	; (80095b8 <prvInitialiseTaskLists+0x7c>)
 800958e:	4a05      	ldr	r2, [pc, #20]	; (80095a4 <prvInitialiseTaskLists+0x68>)
 8009590:	601a      	str	r2, [r3, #0]
}
 8009592:	bf00      	nop
 8009594:	3708      	adds	r7, #8
 8009596:	46bd      	mov	sp, r7
 8009598:	bd80      	pop	{r7, pc}
 800959a:	bf00      	nop
 800959c:	2000842c 	.word	0x2000842c
 80095a0:	2000888c 	.word	0x2000888c
 80095a4:	200088a0 	.word	0x200088a0
 80095a8:	200088bc 	.word	0x200088bc
 80095ac:	200088d0 	.word	0x200088d0
 80095b0:	200088e8 	.word	0x200088e8
 80095b4:	200088b4 	.word	0x200088b4
 80095b8:	200088b8 	.word	0x200088b8

080095bc <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80095bc:	b580      	push	{r7, lr}
 80095be:	b082      	sub	sp, #8
 80095c0:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80095c2:	e019      	b.n	80095f8 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 80095c4:	f000 fece 	bl	800a364 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80095c8:	4b10      	ldr	r3, [pc, #64]	; (800960c <prvCheckTasksWaitingTermination+0x50>)
 80095ca:	68db      	ldr	r3, [r3, #12]
 80095cc:	68db      	ldr	r3, [r3, #12]
 80095ce:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80095d0:	687b      	ldr	r3, [r7, #4]
 80095d2:	3304      	adds	r3, #4
 80095d4:	4618      	mov	r0, r3
 80095d6:	f7fe fa19 	bl	8007a0c <uxListRemove>
				--uxCurrentNumberOfTasks;
 80095da:	4b0d      	ldr	r3, [pc, #52]	; (8009610 <prvCheckTasksWaitingTermination+0x54>)
 80095dc:	681b      	ldr	r3, [r3, #0]
 80095de:	3b01      	subs	r3, #1
 80095e0:	4a0b      	ldr	r2, [pc, #44]	; (8009610 <prvCheckTasksWaitingTermination+0x54>)
 80095e2:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80095e4:	4b0b      	ldr	r3, [pc, #44]	; (8009614 <prvCheckTasksWaitingTermination+0x58>)
 80095e6:	681b      	ldr	r3, [r3, #0]
 80095e8:	3b01      	subs	r3, #1
 80095ea:	4a0a      	ldr	r2, [pc, #40]	; (8009614 <prvCheckTasksWaitingTermination+0x58>)
 80095ec:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 80095ee:	f000 fee9 	bl	800a3c4 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80095f2:	6878      	ldr	r0, [r7, #4]
 80095f4:	f000 f810 	bl	8009618 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80095f8:	4b06      	ldr	r3, [pc, #24]	; (8009614 <prvCheckTasksWaitingTermination+0x58>)
 80095fa:	681b      	ldr	r3, [r3, #0]
 80095fc:	2b00      	cmp	r3, #0
 80095fe:	d1e1      	bne.n	80095c4 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8009600:	bf00      	nop
 8009602:	bf00      	nop
 8009604:	3708      	adds	r7, #8
 8009606:	46bd      	mov	sp, r7
 8009608:	bd80      	pop	{r7, pc}
 800960a:	bf00      	nop
 800960c:	200088d0 	.word	0x200088d0
 8009610:	200088fc 	.word	0x200088fc
 8009614:	200088e4 	.word	0x200088e4

08009618 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8009618:	b580      	push	{r7, lr}
 800961a:	b084      	sub	sp, #16
 800961c:	af00      	add	r7, sp, #0
 800961e:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8009620:	687b      	ldr	r3, [r7, #4]
 8009622:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8009626:	2b00      	cmp	r3, #0
 8009628:	d108      	bne.n	800963c <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800962a:	687b      	ldr	r3, [r7, #4]
 800962c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800962e:	4618      	mov	r0, r3
 8009630:	f001 f886 	bl	800a740 <vPortFree>
				vPortFree( pxTCB );
 8009634:	6878      	ldr	r0, [r7, #4]
 8009636:	f001 f883 	bl	800a740 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800963a:	e018      	b.n	800966e <prvDeleteTCB+0x56>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800963c:	687b      	ldr	r3, [r7, #4]
 800963e:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8009642:	2b01      	cmp	r3, #1
 8009644:	d103      	bne.n	800964e <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8009646:	6878      	ldr	r0, [r7, #4]
 8009648:	f001 f87a 	bl	800a740 <vPortFree>
	}
 800964c:	e00f      	b.n	800966e <prvDeleteTCB+0x56>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800964e:	687b      	ldr	r3, [r7, #4]
 8009650:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8009654:	2b02      	cmp	r3, #2
 8009656:	d00a      	beq.n	800966e <prvDeleteTCB+0x56>
	__asm volatile
 8009658:	f04f 0350 	mov.w	r3, #80	; 0x50
 800965c:	f383 8811 	msr	BASEPRI, r3
 8009660:	f3bf 8f6f 	isb	sy
 8009664:	f3bf 8f4f 	dsb	sy
 8009668:	60fb      	str	r3, [r7, #12]
}
 800966a:	bf00      	nop
 800966c:	e7fe      	b.n	800966c <prvDeleteTCB+0x54>
	}
 800966e:	bf00      	nop
 8009670:	3710      	adds	r7, #16
 8009672:	46bd      	mov	sp, r7
 8009674:	bd80      	pop	{r7, pc}
	...

08009678 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8009678:	b480      	push	{r7}
 800967a:	b083      	sub	sp, #12
 800967c:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800967e:	4b0c      	ldr	r3, [pc, #48]	; (80096b0 <prvResetNextTaskUnblockTime+0x38>)
 8009680:	681b      	ldr	r3, [r3, #0]
 8009682:	681b      	ldr	r3, [r3, #0]
 8009684:	2b00      	cmp	r3, #0
 8009686:	d104      	bne.n	8009692 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8009688:	4b0a      	ldr	r3, [pc, #40]	; (80096b4 <prvResetNextTaskUnblockTime+0x3c>)
 800968a:	f04f 32ff 	mov.w	r2, #4294967295
 800968e:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8009690:	e008      	b.n	80096a4 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009692:	4b07      	ldr	r3, [pc, #28]	; (80096b0 <prvResetNextTaskUnblockTime+0x38>)
 8009694:	681b      	ldr	r3, [r3, #0]
 8009696:	68db      	ldr	r3, [r3, #12]
 8009698:	68db      	ldr	r3, [r3, #12]
 800969a:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800969c:	687b      	ldr	r3, [r7, #4]
 800969e:	685b      	ldr	r3, [r3, #4]
 80096a0:	4a04      	ldr	r2, [pc, #16]	; (80096b4 <prvResetNextTaskUnblockTime+0x3c>)
 80096a2:	6013      	str	r3, [r2, #0]
}
 80096a4:	bf00      	nop
 80096a6:	370c      	adds	r7, #12
 80096a8:	46bd      	mov	sp, r7
 80096aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096ae:	4770      	bx	lr
 80096b0:	200088b4 	.word	0x200088b4
 80096b4:	2000891c 	.word	0x2000891c

080096b8 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 80096b8:	b480      	push	{r7}
 80096ba:	b083      	sub	sp, #12
 80096bc:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 80096be:	4b0b      	ldr	r3, [pc, #44]	; (80096ec <xTaskGetSchedulerState+0x34>)
 80096c0:	681b      	ldr	r3, [r3, #0]
 80096c2:	2b00      	cmp	r3, #0
 80096c4:	d102      	bne.n	80096cc <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 80096c6:	2301      	movs	r3, #1
 80096c8:	607b      	str	r3, [r7, #4]
 80096ca:	e008      	b.n	80096de <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80096cc:	4b08      	ldr	r3, [pc, #32]	; (80096f0 <xTaskGetSchedulerState+0x38>)
 80096ce:	681b      	ldr	r3, [r3, #0]
 80096d0:	2b00      	cmp	r3, #0
 80096d2:	d102      	bne.n	80096da <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 80096d4:	2302      	movs	r3, #2
 80096d6:	607b      	str	r3, [r7, #4]
 80096d8:	e001      	b.n	80096de <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 80096da:	2300      	movs	r3, #0
 80096dc:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 80096de:	687b      	ldr	r3, [r7, #4]
	}
 80096e0:	4618      	mov	r0, r3
 80096e2:	370c      	adds	r7, #12
 80096e4:	46bd      	mov	sp, r7
 80096e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096ea:	4770      	bx	lr
 80096ec:	20008908 	.word	0x20008908
 80096f0:	20008924 	.word	0x20008924

080096f4 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 80096f4:	b580      	push	{r7, lr}
 80096f6:	b084      	sub	sp, #16
 80096f8:	af00      	add	r7, sp, #0
 80096fa:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 80096fc:	687b      	ldr	r3, [r7, #4]
 80096fe:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8009700:	2300      	movs	r3, #0
 8009702:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8009704:	687b      	ldr	r3, [r7, #4]
 8009706:	2b00      	cmp	r3, #0
 8009708:	d051      	beq.n	80097ae <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 800970a:	68bb      	ldr	r3, [r7, #8]
 800970c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800970e:	4b2a      	ldr	r3, [pc, #168]	; (80097b8 <xTaskPriorityInherit+0xc4>)
 8009710:	681b      	ldr	r3, [r3, #0]
 8009712:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009714:	429a      	cmp	r2, r3
 8009716:	d241      	bcs.n	800979c <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8009718:	68bb      	ldr	r3, [r7, #8]
 800971a:	699b      	ldr	r3, [r3, #24]
 800971c:	2b00      	cmp	r3, #0
 800971e:	db06      	blt.n	800972e <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009720:	4b25      	ldr	r3, [pc, #148]	; (80097b8 <xTaskPriorityInherit+0xc4>)
 8009722:	681b      	ldr	r3, [r3, #0]
 8009724:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009726:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800972a:	68bb      	ldr	r3, [r7, #8]
 800972c:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 800972e:	68bb      	ldr	r3, [r7, #8]
 8009730:	6959      	ldr	r1, [r3, #20]
 8009732:	68bb      	ldr	r3, [r7, #8]
 8009734:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009736:	4613      	mov	r3, r2
 8009738:	009b      	lsls	r3, r3, #2
 800973a:	4413      	add	r3, r2
 800973c:	009b      	lsls	r3, r3, #2
 800973e:	4a1f      	ldr	r2, [pc, #124]	; (80097bc <xTaskPriorityInherit+0xc8>)
 8009740:	4413      	add	r3, r2
 8009742:	4299      	cmp	r1, r3
 8009744:	d122      	bne.n	800978c <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8009746:	68bb      	ldr	r3, [r7, #8]
 8009748:	3304      	adds	r3, #4
 800974a:	4618      	mov	r0, r3
 800974c:	f7fe f95e 	bl	8007a0c <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8009750:	4b19      	ldr	r3, [pc, #100]	; (80097b8 <xTaskPriorityInherit+0xc4>)
 8009752:	681b      	ldr	r3, [r3, #0]
 8009754:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009756:	68bb      	ldr	r3, [r7, #8]
 8009758:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 800975a:	68bb      	ldr	r3, [r7, #8]
 800975c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800975e:	4b18      	ldr	r3, [pc, #96]	; (80097c0 <xTaskPriorityInherit+0xcc>)
 8009760:	681b      	ldr	r3, [r3, #0]
 8009762:	429a      	cmp	r2, r3
 8009764:	d903      	bls.n	800976e <xTaskPriorityInherit+0x7a>
 8009766:	68bb      	ldr	r3, [r7, #8]
 8009768:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800976a:	4a15      	ldr	r2, [pc, #84]	; (80097c0 <xTaskPriorityInherit+0xcc>)
 800976c:	6013      	str	r3, [r2, #0]
 800976e:	68bb      	ldr	r3, [r7, #8]
 8009770:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009772:	4613      	mov	r3, r2
 8009774:	009b      	lsls	r3, r3, #2
 8009776:	4413      	add	r3, r2
 8009778:	009b      	lsls	r3, r3, #2
 800977a:	4a10      	ldr	r2, [pc, #64]	; (80097bc <xTaskPriorityInherit+0xc8>)
 800977c:	441a      	add	r2, r3
 800977e:	68bb      	ldr	r3, [r7, #8]
 8009780:	3304      	adds	r3, #4
 8009782:	4619      	mov	r1, r3
 8009784:	4610      	mov	r0, r2
 8009786:	f7fe f8e4 	bl	8007952 <vListInsertEnd>
 800978a:	e004      	b.n	8009796 <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800978c:	4b0a      	ldr	r3, [pc, #40]	; (80097b8 <xTaskPriorityInherit+0xc4>)
 800978e:	681b      	ldr	r3, [r3, #0]
 8009790:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009792:	68bb      	ldr	r3, [r7, #8]
 8009794:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 8009796:	2301      	movs	r3, #1
 8009798:	60fb      	str	r3, [r7, #12]
 800979a:	e008      	b.n	80097ae <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 800979c:	68bb      	ldr	r3, [r7, #8]
 800979e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80097a0:	4b05      	ldr	r3, [pc, #20]	; (80097b8 <xTaskPriorityInherit+0xc4>)
 80097a2:	681b      	ldr	r3, [r3, #0]
 80097a4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80097a6:	429a      	cmp	r2, r3
 80097a8:	d201      	bcs.n	80097ae <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 80097aa:	2301      	movs	r3, #1
 80097ac:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80097ae:	68fb      	ldr	r3, [r7, #12]
	}
 80097b0:	4618      	mov	r0, r3
 80097b2:	3710      	adds	r7, #16
 80097b4:	46bd      	mov	sp, r7
 80097b6:	bd80      	pop	{r7, pc}
 80097b8:	20008428 	.word	0x20008428
 80097bc:	2000842c 	.word	0x2000842c
 80097c0:	20008904 	.word	0x20008904

080097c4 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 80097c4:	b580      	push	{r7, lr}
 80097c6:	b086      	sub	sp, #24
 80097c8:	af00      	add	r7, sp, #0
 80097ca:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 80097cc:	687b      	ldr	r3, [r7, #4]
 80097ce:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 80097d0:	2300      	movs	r3, #0
 80097d2:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80097d4:	687b      	ldr	r3, [r7, #4]
 80097d6:	2b00      	cmp	r3, #0
 80097d8:	d056      	beq.n	8009888 <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 80097da:	4b2e      	ldr	r3, [pc, #184]	; (8009894 <xTaskPriorityDisinherit+0xd0>)
 80097dc:	681b      	ldr	r3, [r3, #0]
 80097de:	693a      	ldr	r2, [r7, #16]
 80097e0:	429a      	cmp	r2, r3
 80097e2:	d00a      	beq.n	80097fa <xTaskPriorityDisinherit+0x36>
	__asm volatile
 80097e4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80097e8:	f383 8811 	msr	BASEPRI, r3
 80097ec:	f3bf 8f6f 	isb	sy
 80097f0:	f3bf 8f4f 	dsb	sy
 80097f4:	60fb      	str	r3, [r7, #12]
}
 80097f6:	bf00      	nop
 80097f8:	e7fe      	b.n	80097f8 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 80097fa:	693b      	ldr	r3, [r7, #16]
 80097fc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80097fe:	2b00      	cmp	r3, #0
 8009800:	d10a      	bne.n	8009818 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 8009802:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009806:	f383 8811 	msr	BASEPRI, r3
 800980a:	f3bf 8f6f 	isb	sy
 800980e:	f3bf 8f4f 	dsb	sy
 8009812:	60bb      	str	r3, [r7, #8]
}
 8009814:	bf00      	nop
 8009816:	e7fe      	b.n	8009816 <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 8009818:	693b      	ldr	r3, [r7, #16]
 800981a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800981c:	1e5a      	subs	r2, r3, #1
 800981e:	693b      	ldr	r3, [r7, #16]
 8009820:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8009822:	693b      	ldr	r3, [r7, #16]
 8009824:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009826:	693b      	ldr	r3, [r7, #16]
 8009828:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800982a:	429a      	cmp	r2, r3
 800982c:	d02c      	beq.n	8009888 <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800982e:	693b      	ldr	r3, [r7, #16]
 8009830:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009832:	2b00      	cmp	r3, #0
 8009834:	d128      	bne.n	8009888 <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8009836:	693b      	ldr	r3, [r7, #16]
 8009838:	3304      	adds	r3, #4
 800983a:	4618      	mov	r0, r3
 800983c:	f7fe f8e6 	bl	8007a0c <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8009840:	693b      	ldr	r3, [r7, #16]
 8009842:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8009844:	693b      	ldr	r3, [r7, #16]
 8009846:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009848:	693b      	ldr	r3, [r7, #16]
 800984a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800984c:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8009850:	693b      	ldr	r3, [r7, #16]
 8009852:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8009854:	693b      	ldr	r3, [r7, #16]
 8009856:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009858:	4b0f      	ldr	r3, [pc, #60]	; (8009898 <xTaskPriorityDisinherit+0xd4>)
 800985a:	681b      	ldr	r3, [r3, #0]
 800985c:	429a      	cmp	r2, r3
 800985e:	d903      	bls.n	8009868 <xTaskPriorityDisinherit+0xa4>
 8009860:	693b      	ldr	r3, [r7, #16]
 8009862:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009864:	4a0c      	ldr	r2, [pc, #48]	; (8009898 <xTaskPriorityDisinherit+0xd4>)
 8009866:	6013      	str	r3, [r2, #0]
 8009868:	693b      	ldr	r3, [r7, #16]
 800986a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800986c:	4613      	mov	r3, r2
 800986e:	009b      	lsls	r3, r3, #2
 8009870:	4413      	add	r3, r2
 8009872:	009b      	lsls	r3, r3, #2
 8009874:	4a09      	ldr	r2, [pc, #36]	; (800989c <xTaskPriorityDisinherit+0xd8>)
 8009876:	441a      	add	r2, r3
 8009878:	693b      	ldr	r3, [r7, #16]
 800987a:	3304      	adds	r3, #4
 800987c:	4619      	mov	r1, r3
 800987e:	4610      	mov	r0, r2
 8009880:	f7fe f867 	bl	8007952 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8009884:	2301      	movs	r3, #1
 8009886:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8009888:	697b      	ldr	r3, [r7, #20]
	}
 800988a:	4618      	mov	r0, r3
 800988c:	3718      	adds	r7, #24
 800988e:	46bd      	mov	sp, r7
 8009890:	bd80      	pop	{r7, pc}
 8009892:	bf00      	nop
 8009894:	20008428 	.word	0x20008428
 8009898:	20008904 	.word	0x20008904
 800989c:	2000842c 	.word	0x2000842c

080098a0 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 80098a0:	b580      	push	{r7, lr}
 80098a2:	b088      	sub	sp, #32
 80098a4:	af00      	add	r7, sp, #0
 80098a6:	6078      	str	r0, [r7, #4]
 80098a8:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 80098aa:	687b      	ldr	r3, [r7, #4]
 80098ac:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 80098ae:	2301      	movs	r3, #1
 80098b0:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80098b2:	687b      	ldr	r3, [r7, #4]
 80098b4:	2b00      	cmp	r3, #0
 80098b6:	d06a      	beq.n	800998e <vTaskPriorityDisinheritAfterTimeout+0xee>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 80098b8:	69bb      	ldr	r3, [r7, #24]
 80098ba:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80098bc:	2b00      	cmp	r3, #0
 80098be:	d10a      	bne.n	80098d6 <vTaskPriorityDisinheritAfterTimeout+0x36>
	__asm volatile
 80098c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80098c4:	f383 8811 	msr	BASEPRI, r3
 80098c8:	f3bf 8f6f 	isb	sy
 80098cc:	f3bf 8f4f 	dsb	sy
 80098d0:	60fb      	str	r3, [r7, #12]
}
 80098d2:	bf00      	nop
 80098d4:	e7fe      	b.n	80098d4 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 80098d6:	69bb      	ldr	r3, [r7, #24]
 80098d8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80098da:	683a      	ldr	r2, [r7, #0]
 80098dc:	429a      	cmp	r2, r3
 80098de:	d902      	bls.n	80098e6 <vTaskPriorityDisinheritAfterTimeout+0x46>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 80098e0:	683b      	ldr	r3, [r7, #0]
 80098e2:	61fb      	str	r3, [r7, #28]
 80098e4:	e002      	b.n	80098ec <vTaskPriorityDisinheritAfterTimeout+0x4c>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 80098e6:	69bb      	ldr	r3, [r7, #24]
 80098e8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80098ea:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 80098ec:	69bb      	ldr	r3, [r7, #24]
 80098ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80098f0:	69fa      	ldr	r2, [r7, #28]
 80098f2:	429a      	cmp	r2, r3
 80098f4:	d04b      	beq.n	800998e <vTaskPriorityDisinheritAfterTimeout+0xee>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 80098f6:	69bb      	ldr	r3, [r7, #24]
 80098f8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80098fa:	697a      	ldr	r2, [r7, #20]
 80098fc:	429a      	cmp	r2, r3
 80098fe:	d146      	bne.n	800998e <vTaskPriorityDisinheritAfterTimeout+0xee>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 8009900:	4b25      	ldr	r3, [pc, #148]	; (8009998 <vTaskPriorityDisinheritAfterTimeout+0xf8>)
 8009902:	681b      	ldr	r3, [r3, #0]
 8009904:	69ba      	ldr	r2, [r7, #24]
 8009906:	429a      	cmp	r2, r3
 8009908:	d10a      	bne.n	8009920 <vTaskPriorityDisinheritAfterTimeout+0x80>
	__asm volatile
 800990a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800990e:	f383 8811 	msr	BASEPRI, r3
 8009912:	f3bf 8f6f 	isb	sy
 8009916:	f3bf 8f4f 	dsb	sy
 800991a:	60bb      	str	r3, [r7, #8]
}
 800991c:	bf00      	nop
 800991e:	e7fe      	b.n	800991e <vTaskPriorityDisinheritAfterTimeout+0x7e>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8009920:	69bb      	ldr	r3, [r7, #24]
 8009922:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009924:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 8009926:	69bb      	ldr	r3, [r7, #24]
 8009928:	69fa      	ldr	r2, [r7, #28]
 800992a:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800992c:	69bb      	ldr	r3, [r7, #24]
 800992e:	699b      	ldr	r3, [r3, #24]
 8009930:	2b00      	cmp	r3, #0
 8009932:	db04      	blt.n	800993e <vTaskPriorityDisinheritAfterTimeout+0x9e>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009934:	69fb      	ldr	r3, [r7, #28]
 8009936:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800993a:	69bb      	ldr	r3, [r7, #24]
 800993c:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 800993e:	69bb      	ldr	r3, [r7, #24]
 8009940:	6959      	ldr	r1, [r3, #20]
 8009942:	693a      	ldr	r2, [r7, #16]
 8009944:	4613      	mov	r3, r2
 8009946:	009b      	lsls	r3, r3, #2
 8009948:	4413      	add	r3, r2
 800994a:	009b      	lsls	r3, r3, #2
 800994c:	4a13      	ldr	r2, [pc, #76]	; (800999c <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 800994e:	4413      	add	r3, r2
 8009950:	4299      	cmp	r1, r3
 8009952:	d11c      	bne.n	800998e <vTaskPriorityDisinheritAfterTimeout+0xee>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8009954:	69bb      	ldr	r3, [r7, #24]
 8009956:	3304      	adds	r3, #4
 8009958:	4618      	mov	r0, r3
 800995a:	f7fe f857 	bl	8007a0c <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 800995e:	69bb      	ldr	r3, [r7, #24]
 8009960:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009962:	4b0f      	ldr	r3, [pc, #60]	; (80099a0 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 8009964:	681b      	ldr	r3, [r3, #0]
 8009966:	429a      	cmp	r2, r3
 8009968:	d903      	bls.n	8009972 <vTaskPriorityDisinheritAfterTimeout+0xd2>
 800996a:	69bb      	ldr	r3, [r7, #24]
 800996c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800996e:	4a0c      	ldr	r2, [pc, #48]	; (80099a0 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 8009970:	6013      	str	r3, [r2, #0]
 8009972:	69bb      	ldr	r3, [r7, #24]
 8009974:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009976:	4613      	mov	r3, r2
 8009978:	009b      	lsls	r3, r3, #2
 800997a:	4413      	add	r3, r2
 800997c:	009b      	lsls	r3, r3, #2
 800997e:	4a07      	ldr	r2, [pc, #28]	; (800999c <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 8009980:	441a      	add	r2, r3
 8009982:	69bb      	ldr	r3, [r7, #24]
 8009984:	3304      	adds	r3, #4
 8009986:	4619      	mov	r1, r3
 8009988:	4610      	mov	r0, r2
 800998a:	f7fd ffe2 	bl	8007952 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800998e:	bf00      	nop
 8009990:	3720      	adds	r7, #32
 8009992:	46bd      	mov	sp, r7
 8009994:	bd80      	pop	{r7, pc}
 8009996:	bf00      	nop
 8009998:	20008428 	.word	0x20008428
 800999c:	2000842c 	.word	0x2000842c
 80099a0:	20008904 	.word	0x20008904

080099a4 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 80099a4:	b480      	push	{r7}
 80099a6:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 80099a8:	4b07      	ldr	r3, [pc, #28]	; (80099c8 <pvTaskIncrementMutexHeldCount+0x24>)
 80099aa:	681b      	ldr	r3, [r3, #0]
 80099ac:	2b00      	cmp	r3, #0
 80099ae:	d004      	beq.n	80099ba <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 80099b0:	4b05      	ldr	r3, [pc, #20]	; (80099c8 <pvTaskIncrementMutexHeldCount+0x24>)
 80099b2:	681b      	ldr	r3, [r3, #0]
 80099b4:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80099b6:	3201      	adds	r2, #1
 80099b8:	651a      	str	r2, [r3, #80]	; 0x50
		}

		return pxCurrentTCB;
 80099ba:	4b03      	ldr	r3, [pc, #12]	; (80099c8 <pvTaskIncrementMutexHeldCount+0x24>)
 80099bc:	681b      	ldr	r3, [r3, #0]
	}
 80099be:	4618      	mov	r0, r3
 80099c0:	46bd      	mov	sp, r7
 80099c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099c6:	4770      	bx	lr
 80099c8:	20008428 	.word	0x20008428

080099cc <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80099cc:	b580      	push	{r7, lr}
 80099ce:	b084      	sub	sp, #16
 80099d0:	af00      	add	r7, sp, #0
 80099d2:	6078      	str	r0, [r7, #4]
 80099d4:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80099d6:	4b21      	ldr	r3, [pc, #132]	; (8009a5c <prvAddCurrentTaskToDelayedList+0x90>)
 80099d8:	681b      	ldr	r3, [r3, #0]
 80099da:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80099dc:	4b20      	ldr	r3, [pc, #128]	; (8009a60 <prvAddCurrentTaskToDelayedList+0x94>)
 80099de:	681b      	ldr	r3, [r3, #0]
 80099e0:	3304      	adds	r3, #4
 80099e2:	4618      	mov	r0, r3
 80099e4:	f7fe f812 	bl	8007a0c <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80099e8:	687b      	ldr	r3, [r7, #4]
 80099ea:	f1b3 3fff 	cmp.w	r3, #4294967295
 80099ee:	d10a      	bne.n	8009a06 <prvAddCurrentTaskToDelayedList+0x3a>
 80099f0:	683b      	ldr	r3, [r7, #0]
 80099f2:	2b00      	cmp	r3, #0
 80099f4:	d007      	beq.n	8009a06 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80099f6:	4b1a      	ldr	r3, [pc, #104]	; (8009a60 <prvAddCurrentTaskToDelayedList+0x94>)
 80099f8:	681b      	ldr	r3, [r3, #0]
 80099fa:	3304      	adds	r3, #4
 80099fc:	4619      	mov	r1, r3
 80099fe:	4819      	ldr	r0, [pc, #100]	; (8009a64 <prvAddCurrentTaskToDelayedList+0x98>)
 8009a00:	f7fd ffa7 	bl	8007952 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8009a04:	e026      	b.n	8009a54 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8009a06:	68fa      	ldr	r2, [r7, #12]
 8009a08:	687b      	ldr	r3, [r7, #4]
 8009a0a:	4413      	add	r3, r2
 8009a0c:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8009a0e:	4b14      	ldr	r3, [pc, #80]	; (8009a60 <prvAddCurrentTaskToDelayedList+0x94>)
 8009a10:	681b      	ldr	r3, [r3, #0]
 8009a12:	68ba      	ldr	r2, [r7, #8]
 8009a14:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8009a16:	68ba      	ldr	r2, [r7, #8]
 8009a18:	68fb      	ldr	r3, [r7, #12]
 8009a1a:	429a      	cmp	r2, r3
 8009a1c:	d209      	bcs.n	8009a32 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009a1e:	4b12      	ldr	r3, [pc, #72]	; (8009a68 <prvAddCurrentTaskToDelayedList+0x9c>)
 8009a20:	681a      	ldr	r2, [r3, #0]
 8009a22:	4b0f      	ldr	r3, [pc, #60]	; (8009a60 <prvAddCurrentTaskToDelayedList+0x94>)
 8009a24:	681b      	ldr	r3, [r3, #0]
 8009a26:	3304      	adds	r3, #4
 8009a28:	4619      	mov	r1, r3
 8009a2a:	4610      	mov	r0, r2
 8009a2c:	f7fd ffb5 	bl	800799a <vListInsert>
}
 8009a30:	e010      	b.n	8009a54 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009a32:	4b0e      	ldr	r3, [pc, #56]	; (8009a6c <prvAddCurrentTaskToDelayedList+0xa0>)
 8009a34:	681a      	ldr	r2, [r3, #0]
 8009a36:	4b0a      	ldr	r3, [pc, #40]	; (8009a60 <prvAddCurrentTaskToDelayedList+0x94>)
 8009a38:	681b      	ldr	r3, [r3, #0]
 8009a3a:	3304      	adds	r3, #4
 8009a3c:	4619      	mov	r1, r3
 8009a3e:	4610      	mov	r0, r2
 8009a40:	f7fd ffab 	bl	800799a <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8009a44:	4b0a      	ldr	r3, [pc, #40]	; (8009a70 <prvAddCurrentTaskToDelayedList+0xa4>)
 8009a46:	681b      	ldr	r3, [r3, #0]
 8009a48:	68ba      	ldr	r2, [r7, #8]
 8009a4a:	429a      	cmp	r2, r3
 8009a4c:	d202      	bcs.n	8009a54 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8009a4e:	4a08      	ldr	r2, [pc, #32]	; (8009a70 <prvAddCurrentTaskToDelayedList+0xa4>)
 8009a50:	68bb      	ldr	r3, [r7, #8]
 8009a52:	6013      	str	r3, [r2, #0]
}
 8009a54:	bf00      	nop
 8009a56:	3710      	adds	r7, #16
 8009a58:	46bd      	mov	sp, r7
 8009a5a:	bd80      	pop	{r7, pc}
 8009a5c:	20008900 	.word	0x20008900
 8009a60:	20008428 	.word	0x20008428
 8009a64:	200088e8 	.word	0x200088e8
 8009a68:	200088b8 	.word	0x200088b8
 8009a6c:	200088b4 	.word	0x200088b4
 8009a70:	2000891c 	.word	0x2000891c

08009a74 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8009a74:	b580      	push	{r7, lr}
 8009a76:	b08a      	sub	sp, #40	; 0x28
 8009a78:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8009a7a:	2300      	movs	r3, #0
 8009a7c:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8009a7e:	f000 fb07 	bl	800a090 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8009a82:	4b1c      	ldr	r3, [pc, #112]	; (8009af4 <xTimerCreateTimerTask+0x80>)
 8009a84:	681b      	ldr	r3, [r3, #0]
 8009a86:	2b00      	cmp	r3, #0
 8009a88:	d021      	beq.n	8009ace <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8009a8a:	2300      	movs	r3, #0
 8009a8c:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8009a8e:	2300      	movs	r3, #0
 8009a90:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8009a92:	1d3a      	adds	r2, r7, #4
 8009a94:	f107 0108 	add.w	r1, r7, #8
 8009a98:	f107 030c 	add.w	r3, r7, #12
 8009a9c:	4618      	mov	r0, r3
 8009a9e:	f7fd ff11 	bl	80078c4 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8009aa2:	6879      	ldr	r1, [r7, #4]
 8009aa4:	68bb      	ldr	r3, [r7, #8]
 8009aa6:	68fa      	ldr	r2, [r7, #12]
 8009aa8:	9202      	str	r2, [sp, #8]
 8009aaa:	9301      	str	r3, [sp, #4]
 8009aac:	2302      	movs	r3, #2
 8009aae:	9300      	str	r3, [sp, #0]
 8009ab0:	2300      	movs	r3, #0
 8009ab2:	460a      	mov	r2, r1
 8009ab4:	4910      	ldr	r1, [pc, #64]	; (8009af8 <xTimerCreateTimerTask+0x84>)
 8009ab6:	4811      	ldr	r0, [pc, #68]	; (8009afc <xTimerCreateTimerTask+0x88>)
 8009ab8:	f7fe ffe0 	bl	8008a7c <xTaskCreateStatic>
 8009abc:	4603      	mov	r3, r0
 8009abe:	4a10      	ldr	r2, [pc, #64]	; (8009b00 <xTimerCreateTimerTask+0x8c>)
 8009ac0:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8009ac2:	4b0f      	ldr	r3, [pc, #60]	; (8009b00 <xTimerCreateTimerTask+0x8c>)
 8009ac4:	681b      	ldr	r3, [r3, #0]
 8009ac6:	2b00      	cmp	r3, #0
 8009ac8:	d001      	beq.n	8009ace <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8009aca:	2301      	movs	r3, #1
 8009acc:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8009ace:	697b      	ldr	r3, [r7, #20]
 8009ad0:	2b00      	cmp	r3, #0
 8009ad2:	d10a      	bne.n	8009aea <xTimerCreateTimerTask+0x76>
	__asm volatile
 8009ad4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009ad8:	f383 8811 	msr	BASEPRI, r3
 8009adc:	f3bf 8f6f 	isb	sy
 8009ae0:	f3bf 8f4f 	dsb	sy
 8009ae4:	613b      	str	r3, [r7, #16]
}
 8009ae6:	bf00      	nop
 8009ae8:	e7fe      	b.n	8009ae8 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8009aea:	697b      	ldr	r3, [r7, #20]
}
 8009aec:	4618      	mov	r0, r3
 8009aee:	3718      	adds	r7, #24
 8009af0:	46bd      	mov	sp, r7
 8009af2:	bd80      	pop	{r7, pc}
 8009af4:	20008958 	.word	0x20008958
 8009af8:	0800b510 	.word	0x0800b510
 8009afc:	08009c39 	.word	0x08009c39
 8009b00:	2000895c 	.word	0x2000895c

08009b04 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8009b04:	b580      	push	{r7, lr}
 8009b06:	b08a      	sub	sp, #40	; 0x28
 8009b08:	af00      	add	r7, sp, #0
 8009b0a:	60f8      	str	r0, [r7, #12]
 8009b0c:	60b9      	str	r1, [r7, #8]
 8009b0e:	607a      	str	r2, [r7, #4]
 8009b10:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8009b12:	2300      	movs	r3, #0
 8009b14:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8009b16:	68fb      	ldr	r3, [r7, #12]
 8009b18:	2b00      	cmp	r3, #0
 8009b1a:	d10a      	bne.n	8009b32 <xTimerGenericCommand+0x2e>
	__asm volatile
 8009b1c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009b20:	f383 8811 	msr	BASEPRI, r3
 8009b24:	f3bf 8f6f 	isb	sy
 8009b28:	f3bf 8f4f 	dsb	sy
 8009b2c:	623b      	str	r3, [r7, #32]
}
 8009b2e:	bf00      	nop
 8009b30:	e7fe      	b.n	8009b30 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8009b32:	4b1a      	ldr	r3, [pc, #104]	; (8009b9c <xTimerGenericCommand+0x98>)
 8009b34:	681b      	ldr	r3, [r3, #0]
 8009b36:	2b00      	cmp	r3, #0
 8009b38:	d02a      	beq.n	8009b90 <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8009b3a:	68bb      	ldr	r3, [r7, #8]
 8009b3c:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8009b3e:	687b      	ldr	r3, [r7, #4]
 8009b40:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8009b42:	68fb      	ldr	r3, [r7, #12]
 8009b44:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8009b46:	68bb      	ldr	r3, [r7, #8]
 8009b48:	2b05      	cmp	r3, #5
 8009b4a:	dc18      	bgt.n	8009b7e <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8009b4c:	f7ff fdb4 	bl	80096b8 <xTaskGetSchedulerState>
 8009b50:	4603      	mov	r3, r0
 8009b52:	2b02      	cmp	r3, #2
 8009b54:	d109      	bne.n	8009b6a <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8009b56:	4b11      	ldr	r3, [pc, #68]	; (8009b9c <xTimerGenericCommand+0x98>)
 8009b58:	6818      	ldr	r0, [r3, #0]
 8009b5a:	f107 0110 	add.w	r1, r7, #16
 8009b5e:	2300      	movs	r3, #0
 8009b60:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009b62:	f7fe f925 	bl	8007db0 <xQueueGenericSend>
 8009b66:	6278      	str	r0, [r7, #36]	; 0x24
 8009b68:	e012      	b.n	8009b90 <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8009b6a:	4b0c      	ldr	r3, [pc, #48]	; (8009b9c <xTimerGenericCommand+0x98>)
 8009b6c:	6818      	ldr	r0, [r3, #0]
 8009b6e:	f107 0110 	add.w	r1, r7, #16
 8009b72:	2300      	movs	r3, #0
 8009b74:	2200      	movs	r2, #0
 8009b76:	f7fe f91b 	bl	8007db0 <xQueueGenericSend>
 8009b7a:	6278      	str	r0, [r7, #36]	; 0x24
 8009b7c:	e008      	b.n	8009b90 <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8009b7e:	4b07      	ldr	r3, [pc, #28]	; (8009b9c <xTimerGenericCommand+0x98>)
 8009b80:	6818      	ldr	r0, [r3, #0]
 8009b82:	f107 0110 	add.w	r1, r7, #16
 8009b86:	2300      	movs	r3, #0
 8009b88:	683a      	ldr	r2, [r7, #0]
 8009b8a:	f7fe fa0f 	bl	8007fac <xQueueGenericSendFromISR>
 8009b8e:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8009b90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8009b92:	4618      	mov	r0, r3
 8009b94:	3728      	adds	r7, #40	; 0x28
 8009b96:	46bd      	mov	sp, r7
 8009b98:	bd80      	pop	{r7, pc}
 8009b9a:	bf00      	nop
 8009b9c:	20008958 	.word	0x20008958

08009ba0 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8009ba0:	b580      	push	{r7, lr}
 8009ba2:	b088      	sub	sp, #32
 8009ba4:	af02      	add	r7, sp, #8
 8009ba6:	6078      	str	r0, [r7, #4]
 8009ba8:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009baa:	4b22      	ldr	r3, [pc, #136]	; (8009c34 <prvProcessExpiredTimer+0x94>)
 8009bac:	681b      	ldr	r3, [r3, #0]
 8009bae:	68db      	ldr	r3, [r3, #12]
 8009bb0:	68db      	ldr	r3, [r3, #12]
 8009bb2:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8009bb4:	697b      	ldr	r3, [r7, #20]
 8009bb6:	3304      	adds	r3, #4
 8009bb8:	4618      	mov	r0, r3
 8009bba:	f7fd ff27 	bl	8007a0c <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8009bbe:	697b      	ldr	r3, [r7, #20]
 8009bc0:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8009bc4:	f003 0304 	and.w	r3, r3, #4
 8009bc8:	2b00      	cmp	r3, #0
 8009bca:	d022      	beq.n	8009c12 <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8009bcc:	697b      	ldr	r3, [r7, #20]
 8009bce:	699a      	ldr	r2, [r3, #24]
 8009bd0:	687b      	ldr	r3, [r7, #4]
 8009bd2:	18d1      	adds	r1, r2, r3
 8009bd4:	687b      	ldr	r3, [r7, #4]
 8009bd6:	683a      	ldr	r2, [r7, #0]
 8009bd8:	6978      	ldr	r0, [r7, #20]
 8009bda:	f000 f8d1 	bl	8009d80 <prvInsertTimerInActiveList>
 8009bde:	4603      	mov	r3, r0
 8009be0:	2b00      	cmp	r3, #0
 8009be2:	d01f      	beq.n	8009c24 <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8009be4:	2300      	movs	r3, #0
 8009be6:	9300      	str	r3, [sp, #0]
 8009be8:	2300      	movs	r3, #0
 8009bea:	687a      	ldr	r2, [r7, #4]
 8009bec:	2100      	movs	r1, #0
 8009bee:	6978      	ldr	r0, [r7, #20]
 8009bf0:	f7ff ff88 	bl	8009b04 <xTimerGenericCommand>
 8009bf4:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8009bf6:	693b      	ldr	r3, [r7, #16]
 8009bf8:	2b00      	cmp	r3, #0
 8009bfa:	d113      	bne.n	8009c24 <prvProcessExpiredTimer+0x84>
	__asm volatile
 8009bfc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009c00:	f383 8811 	msr	BASEPRI, r3
 8009c04:	f3bf 8f6f 	isb	sy
 8009c08:	f3bf 8f4f 	dsb	sy
 8009c0c:	60fb      	str	r3, [r7, #12]
}
 8009c0e:	bf00      	nop
 8009c10:	e7fe      	b.n	8009c10 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8009c12:	697b      	ldr	r3, [r7, #20]
 8009c14:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8009c18:	f023 0301 	bic.w	r3, r3, #1
 8009c1c:	b2da      	uxtb	r2, r3
 8009c1e:	697b      	ldr	r3, [r7, #20]
 8009c20:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8009c24:	697b      	ldr	r3, [r7, #20]
 8009c26:	6a1b      	ldr	r3, [r3, #32]
 8009c28:	6978      	ldr	r0, [r7, #20]
 8009c2a:	4798      	blx	r3
}
 8009c2c:	bf00      	nop
 8009c2e:	3718      	adds	r7, #24
 8009c30:	46bd      	mov	sp, r7
 8009c32:	bd80      	pop	{r7, pc}
 8009c34:	20008950 	.word	0x20008950

08009c38 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8009c38:	b580      	push	{r7, lr}
 8009c3a:	b084      	sub	sp, #16
 8009c3c:	af00      	add	r7, sp, #0
 8009c3e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8009c40:	f107 0308 	add.w	r3, r7, #8
 8009c44:	4618      	mov	r0, r3
 8009c46:	f000 f857 	bl	8009cf8 <prvGetNextExpireTime>
 8009c4a:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8009c4c:	68bb      	ldr	r3, [r7, #8]
 8009c4e:	4619      	mov	r1, r3
 8009c50:	68f8      	ldr	r0, [r7, #12]
 8009c52:	f000 f803 	bl	8009c5c <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8009c56:	f000 f8d5 	bl	8009e04 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8009c5a:	e7f1      	b.n	8009c40 <prvTimerTask+0x8>

08009c5c <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8009c5c:	b580      	push	{r7, lr}
 8009c5e:	b084      	sub	sp, #16
 8009c60:	af00      	add	r7, sp, #0
 8009c62:	6078      	str	r0, [r7, #4]
 8009c64:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8009c66:	f7ff f945 	bl	8008ef4 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8009c6a:	f107 0308 	add.w	r3, r7, #8
 8009c6e:	4618      	mov	r0, r3
 8009c70:	f000 f866 	bl	8009d40 <prvSampleTimeNow>
 8009c74:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8009c76:	68bb      	ldr	r3, [r7, #8]
 8009c78:	2b00      	cmp	r3, #0
 8009c7a:	d130      	bne.n	8009cde <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8009c7c:	683b      	ldr	r3, [r7, #0]
 8009c7e:	2b00      	cmp	r3, #0
 8009c80:	d10a      	bne.n	8009c98 <prvProcessTimerOrBlockTask+0x3c>
 8009c82:	687a      	ldr	r2, [r7, #4]
 8009c84:	68fb      	ldr	r3, [r7, #12]
 8009c86:	429a      	cmp	r2, r3
 8009c88:	d806      	bhi.n	8009c98 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8009c8a:	f7ff f941 	bl	8008f10 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8009c8e:	68f9      	ldr	r1, [r7, #12]
 8009c90:	6878      	ldr	r0, [r7, #4]
 8009c92:	f7ff ff85 	bl	8009ba0 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8009c96:	e024      	b.n	8009ce2 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8009c98:	683b      	ldr	r3, [r7, #0]
 8009c9a:	2b00      	cmp	r3, #0
 8009c9c:	d008      	beq.n	8009cb0 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8009c9e:	4b13      	ldr	r3, [pc, #76]	; (8009cec <prvProcessTimerOrBlockTask+0x90>)
 8009ca0:	681b      	ldr	r3, [r3, #0]
 8009ca2:	681b      	ldr	r3, [r3, #0]
 8009ca4:	2b00      	cmp	r3, #0
 8009ca6:	d101      	bne.n	8009cac <prvProcessTimerOrBlockTask+0x50>
 8009ca8:	2301      	movs	r3, #1
 8009caa:	e000      	b.n	8009cae <prvProcessTimerOrBlockTask+0x52>
 8009cac:	2300      	movs	r3, #0
 8009cae:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8009cb0:	4b0f      	ldr	r3, [pc, #60]	; (8009cf0 <prvProcessTimerOrBlockTask+0x94>)
 8009cb2:	6818      	ldr	r0, [r3, #0]
 8009cb4:	687a      	ldr	r2, [r7, #4]
 8009cb6:	68fb      	ldr	r3, [r7, #12]
 8009cb8:	1ad3      	subs	r3, r2, r3
 8009cba:	683a      	ldr	r2, [r7, #0]
 8009cbc:	4619      	mov	r1, r3
 8009cbe:	f7fe fea9 	bl	8008a14 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8009cc2:	f7ff f925 	bl	8008f10 <xTaskResumeAll>
 8009cc6:	4603      	mov	r3, r0
 8009cc8:	2b00      	cmp	r3, #0
 8009cca:	d10a      	bne.n	8009ce2 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8009ccc:	4b09      	ldr	r3, [pc, #36]	; (8009cf4 <prvProcessTimerOrBlockTask+0x98>)
 8009cce:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009cd2:	601a      	str	r2, [r3, #0]
 8009cd4:	f3bf 8f4f 	dsb	sy
 8009cd8:	f3bf 8f6f 	isb	sy
}
 8009cdc:	e001      	b.n	8009ce2 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8009cde:	f7ff f917 	bl	8008f10 <xTaskResumeAll>
}
 8009ce2:	bf00      	nop
 8009ce4:	3710      	adds	r7, #16
 8009ce6:	46bd      	mov	sp, r7
 8009ce8:	bd80      	pop	{r7, pc}
 8009cea:	bf00      	nop
 8009cec:	20008954 	.word	0x20008954
 8009cf0:	20008958 	.word	0x20008958
 8009cf4:	e000ed04 	.word	0xe000ed04

08009cf8 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8009cf8:	b480      	push	{r7}
 8009cfa:	b085      	sub	sp, #20
 8009cfc:	af00      	add	r7, sp, #0
 8009cfe:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8009d00:	4b0e      	ldr	r3, [pc, #56]	; (8009d3c <prvGetNextExpireTime+0x44>)
 8009d02:	681b      	ldr	r3, [r3, #0]
 8009d04:	681b      	ldr	r3, [r3, #0]
 8009d06:	2b00      	cmp	r3, #0
 8009d08:	d101      	bne.n	8009d0e <prvGetNextExpireTime+0x16>
 8009d0a:	2201      	movs	r2, #1
 8009d0c:	e000      	b.n	8009d10 <prvGetNextExpireTime+0x18>
 8009d0e:	2200      	movs	r2, #0
 8009d10:	687b      	ldr	r3, [r7, #4]
 8009d12:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8009d14:	687b      	ldr	r3, [r7, #4]
 8009d16:	681b      	ldr	r3, [r3, #0]
 8009d18:	2b00      	cmp	r3, #0
 8009d1a:	d105      	bne.n	8009d28 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8009d1c:	4b07      	ldr	r3, [pc, #28]	; (8009d3c <prvGetNextExpireTime+0x44>)
 8009d1e:	681b      	ldr	r3, [r3, #0]
 8009d20:	68db      	ldr	r3, [r3, #12]
 8009d22:	681b      	ldr	r3, [r3, #0]
 8009d24:	60fb      	str	r3, [r7, #12]
 8009d26:	e001      	b.n	8009d2c <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8009d28:	2300      	movs	r3, #0
 8009d2a:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8009d2c:	68fb      	ldr	r3, [r7, #12]
}
 8009d2e:	4618      	mov	r0, r3
 8009d30:	3714      	adds	r7, #20
 8009d32:	46bd      	mov	sp, r7
 8009d34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d38:	4770      	bx	lr
 8009d3a:	bf00      	nop
 8009d3c:	20008950 	.word	0x20008950

08009d40 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8009d40:	b580      	push	{r7, lr}
 8009d42:	b084      	sub	sp, #16
 8009d44:	af00      	add	r7, sp, #0
 8009d46:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8009d48:	f7ff f980 	bl	800904c <xTaskGetTickCount>
 8009d4c:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8009d4e:	4b0b      	ldr	r3, [pc, #44]	; (8009d7c <prvSampleTimeNow+0x3c>)
 8009d50:	681b      	ldr	r3, [r3, #0]
 8009d52:	68fa      	ldr	r2, [r7, #12]
 8009d54:	429a      	cmp	r2, r3
 8009d56:	d205      	bcs.n	8009d64 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8009d58:	f000 f936 	bl	8009fc8 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8009d5c:	687b      	ldr	r3, [r7, #4]
 8009d5e:	2201      	movs	r2, #1
 8009d60:	601a      	str	r2, [r3, #0]
 8009d62:	e002      	b.n	8009d6a <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8009d64:	687b      	ldr	r3, [r7, #4]
 8009d66:	2200      	movs	r2, #0
 8009d68:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8009d6a:	4a04      	ldr	r2, [pc, #16]	; (8009d7c <prvSampleTimeNow+0x3c>)
 8009d6c:	68fb      	ldr	r3, [r7, #12]
 8009d6e:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8009d70:	68fb      	ldr	r3, [r7, #12]
}
 8009d72:	4618      	mov	r0, r3
 8009d74:	3710      	adds	r7, #16
 8009d76:	46bd      	mov	sp, r7
 8009d78:	bd80      	pop	{r7, pc}
 8009d7a:	bf00      	nop
 8009d7c:	20008960 	.word	0x20008960

08009d80 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8009d80:	b580      	push	{r7, lr}
 8009d82:	b086      	sub	sp, #24
 8009d84:	af00      	add	r7, sp, #0
 8009d86:	60f8      	str	r0, [r7, #12]
 8009d88:	60b9      	str	r1, [r7, #8]
 8009d8a:	607a      	str	r2, [r7, #4]
 8009d8c:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8009d8e:	2300      	movs	r3, #0
 8009d90:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8009d92:	68fb      	ldr	r3, [r7, #12]
 8009d94:	68ba      	ldr	r2, [r7, #8]
 8009d96:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8009d98:	68fb      	ldr	r3, [r7, #12]
 8009d9a:	68fa      	ldr	r2, [r7, #12]
 8009d9c:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8009d9e:	68ba      	ldr	r2, [r7, #8]
 8009da0:	687b      	ldr	r3, [r7, #4]
 8009da2:	429a      	cmp	r2, r3
 8009da4:	d812      	bhi.n	8009dcc <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009da6:	687a      	ldr	r2, [r7, #4]
 8009da8:	683b      	ldr	r3, [r7, #0]
 8009daa:	1ad2      	subs	r2, r2, r3
 8009dac:	68fb      	ldr	r3, [r7, #12]
 8009dae:	699b      	ldr	r3, [r3, #24]
 8009db0:	429a      	cmp	r2, r3
 8009db2:	d302      	bcc.n	8009dba <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8009db4:	2301      	movs	r3, #1
 8009db6:	617b      	str	r3, [r7, #20]
 8009db8:	e01b      	b.n	8009df2 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8009dba:	4b10      	ldr	r3, [pc, #64]	; (8009dfc <prvInsertTimerInActiveList+0x7c>)
 8009dbc:	681a      	ldr	r2, [r3, #0]
 8009dbe:	68fb      	ldr	r3, [r7, #12]
 8009dc0:	3304      	adds	r3, #4
 8009dc2:	4619      	mov	r1, r3
 8009dc4:	4610      	mov	r0, r2
 8009dc6:	f7fd fde8 	bl	800799a <vListInsert>
 8009dca:	e012      	b.n	8009df2 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8009dcc:	687a      	ldr	r2, [r7, #4]
 8009dce:	683b      	ldr	r3, [r7, #0]
 8009dd0:	429a      	cmp	r2, r3
 8009dd2:	d206      	bcs.n	8009de2 <prvInsertTimerInActiveList+0x62>
 8009dd4:	68ba      	ldr	r2, [r7, #8]
 8009dd6:	683b      	ldr	r3, [r7, #0]
 8009dd8:	429a      	cmp	r2, r3
 8009dda:	d302      	bcc.n	8009de2 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8009ddc:	2301      	movs	r3, #1
 8009dde:	617b      	str	r3, [r7, #20]
 8009de0:	e007      	b.n	8009df2 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8009de2:	4b07      	ldr	r3, [pc, #28]	; (8009e00 <prvInsertTimerInActiveList+0x80>)
 8009de4:	681a      	ldr	r2, [r3, #0]
 8009de6:	68fb      	ldr	r3, [r7, #12]
 8009de8:	3304      	adds	r3, #4
 8009dea:	4619      	mov	r1, r3
 8009dec:	4610      	mov	r0, r2
 8009dee:	f7fd fdd4 	bl	800799a <vListInsert>
		}
	}

	return xProcessTimerNow;
 8009df2:	697b      	ldr	r3, [r7, #20]
}
 8009df4:	4618      	mov	r0, r3
 8009df6:	3718      	adds	r7, #24
 8009df8:	46bd      	mov	sp, r7
 8009dfa:	bd80      	pop	{r7, pc}
 8009dfc:	20008954 	.word	0x20008954
 8009e00:	20008950 	.word	0x20008950

08009e04 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8009e04:	b580      	push	{r7, lr}
 8009e06:	b08e      	sub	sp, #56	; 0x38
 8009e08:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8009e0a:	e0ca      	b.n	8009fa2 <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8009e0c:	687b      	ldr	r3, [r7, #4]
 8009e0e:	2b00      	cmp	r3, #0
 8009e10:	da18      	bge.n	8009e44 <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8009e12:	1d3b      	adds	r3, r7, #4
 8009e14:	3304      	adds	r3, #4
 8009e16:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8009e18:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009e1a:	2b00      	cmp	r3, #0
 8009e1c:	d10a      	bne.n	8009e34 <prvProcessReceivedCommands+0x30>
	__asm volatile
 8009e1e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009e22:	f383 8811 	msr	BASEPRI, r3
 8009e26:	f3bf 8f6f 	isb	sy
 8009e2a:	f3bf 8f4f 	dsb	sy
 8009e2e:	61fb      	str	r3, [r7, #28]
}
 8009e30:	bf00      	nop
 8009e32:	e7fe      	b.n	8009e32 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8009e34:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009e36:	681b      	ldr	r3, [r3, #0]
 8009e38:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8009e3a:	6850      	ldr	r0, [r2, #4]
 8009e3c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8009e3e:	6892      	ldr	r2, [r2, #8]
 8009e40:	4611      	mov	r1, r2
 8009e42:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8009e44:	687b      	ldr	r3, [r7, #4]
 8009e46:	2b00      	cmp	r3, #0
 8009e48:	f2c0 80ab 	blt.w	8009fa2 <prvProcessReceivedCommands+0x19e>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8009e4c:	68fb      	ldr	r3, [r7, #12]
 8009e4e:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8009e50:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009e52:	695b      	ldr	r3, [r3, #20]
 8009e54:	2b00      	cmp	r3, #0
 8009e56:	d004      	beq.n	8009e62 <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8009e58:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009e5a:	3304      	adds	r3, #4
 8009e5c:	4618      	mov	r0, r3
 8009e5e:	f7fd fdd5 	bl	8007a0c <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8009e62:	463b      	mov	r3, r7
 8009e64:	4618      	mov	r0, r3
 8009e66:	f7ff ff6b 	bl	8009d40 <prvSampleTimeNow>
 8009e6a:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 8009e6c:	687b      	ldr	r3, [r7, #4]
 8009e6e:	2b09      	cmp	r3, #9
 8009e70:	f200 8096 	bhi.w	8009fa0 <prvProcessReceivedCommands+0x19c>
 8009e74:	a201      	add	r2, pc, #4	; (adr r2, 8009e7c <prvProcessReceivedCommands+0x78>)
 8009e76:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009e7a:	bf00      	nop
 8009e7c:	08009ea5 	.word	0x08009ea5
 8009e80:	08009ea5 	.word	0x08009ea5
 8009e84:	08009ea5 	.word	0x08009ea5
 8009e88:	08009f19 	.word	0x08009f19
 8009e8c:	08009f2d 	.word	0x08009f2d
 8009e90:	08009f77 	.word	0x08009f77
 8009e94:	08009ea5 	.word	0x08009ea5
 8009e98:	08009ea5 	.word	0x08009ea5
 8009e9c:	08009f19 	.word	0x08009f19
 8009ea0:	08009f2d 	.word	0x08009f2d
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8009ea4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009ea6:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8009eaa:	f043 0301 	orr.w	r3, r3, #1
 8009eae:	b2da      	uxtb	r2, r3
 8009eb0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009eb2:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8009eb6:	68ba      	ldr	r2, [r7, #8]
 8009eb8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009eba:	699b      	ldr	r3, [r3, #24]
 8009ebc:	18d1      	adds	r1, r2, r3
 8009ebe:	68bb      	ldr	r3, [r7, #8]
 8009ec0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009ec2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009ec4:	f7ff ff5c 	bl	8009d80 <prvInsertTimerInActiveList>
 8009ec8:	4603      	mov	r3, r0
 8009eca:	2b00      	cmp	r3, #0
 8009ecc:	d069      	beq.n	8009fa2 <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8009ece:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009ed0:	6a1b      	ldr	r3, [r3, #32]
 8009ed2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009ed4:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8009ed6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009ed8:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8009edc:	f003 0304 	and.w	r3, r3, #4
 8009ee0:	2b00      	cmp	r3, #0
 8009ee2:	d05e      	beq.n	8009fa2 <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8009ee4:	68ba      	ldr	r2, [r7, #8]
 8009ee6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009ee8:	699b      	ldr	r3, [r3, #24]
 8009eea:	441a      	add	r2, r3
 8009eec:	2300      	movs	r3, #0
 8009eee:	9300      	str	r3, [sp, #0]
 8009ef0:	2300      	movs	r3, #0
 8009ef2:	2100      	movs	r1, #0
 8009ef4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009ef6:	f7ff fe05 	bl	8009b04 <xTimerGenericCommand>
 8009efa:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8009efc:	6a3b      	ldr	r3, [r7, #32]
 8009efe:	2b00      	cmp	r3, #0
 8009f00:	d14f      	bne.n	8009fa2 <prvProcessReceivedCommands+0x19e>
	__asm volatile
 8009f02:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009f06:	f383 8811 	msr	BASEPRI, r3
 8009f0a:	f3bf 8f6f 	isb	sy
 8009f0e:	f3bf 8f4f 	dsb	sy
 8009f12:	61bb      	str	r3, [r7, #24]
}
 8009f14:	bf00      	nop
 8009f16:	e7fe      	b.n	8009f16 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8009f18:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009f1a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8009f1e:	f023 0301 	bic.w	r3, r3, #1
 8009f22:	b2da      	uxtb	r2, r3
 8009f24:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009f26:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 8009f2a:	e03a      	b.n	8009fa2 <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8009f2c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009f2e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8009f32:	f043 0301 	orr.w	r3, r3, #1
 8009f36:	b2da      	uxtb	r2, r3
 8009f38:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009f3a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8009f3e:	68ba      	ldr	r2, [r7, #8]
 8009f40:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009f42:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8009f44:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009f46:	699b      	ldr	r3, [r3, #24]
 8009f48:	2b00      	cmp	r3, #0
 8009f4a:	d10a      	bne.n	8009f62 <prvProcessReceivedCommands+0x15e>
	__asm volatile
 8009f4c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009f50:	f383 8811 	msr	BASEPRI, r3
 8009f54:	f3bf 8f6f 	isb	sy
 8009f58:	f3bf 8f4f 	dsb	sy
 8009f5c:	617b      	str	r3, [r7, #20]
}
 8009f5e:	bf00      	nop
 8009f60:	e7fe      	b.n	8009f60 <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8009f62:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009f64:	699a      	ldr	r2, [r3, #24]
 8009f66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009f68:	18d1      	adds	r1, r2, r3
 8009f6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009f6c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009f6e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009f70:	f7ff ff06 	bl	8009d80 <prvInsertTimerInActiveList>
					break;
 8009f74:	e015      	b.n	8009fa2 <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8009f76:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009f78:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8009f7c:	f003 0302 	and.w	r3, r3, #2
 8009f80:	2b00      	cmp	r3, #0
 8009f82:	d103      	bne.n	8009f8c <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 8009f84:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009f86:	f000 fbdb 	bl	800a740 <vPortFree>
 8009f8a:	e00a      	b.n	8009fa2 <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8009f8c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009f8e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8009f92:	f023 0301 	bic.w	r3, r3, #1
 8009f96:	b2da      	uxtb	r2, r3
 8009f98:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009f9a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8009f9e:	e000      	b.n	8009fa2 <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
 8009fa0:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8009fa2:	4b08      	ldr	r3, [pc, #32]	; (8009fc4 <prvProcessReceivedCommands+0x1c0>)
 8009fa4:	681b      	ldr	r3, [r3, #0]
 8009fa6:	1d39      	adds	r1, r7, #4
 8009fa8:	2200      	movs	r2, #0
 8009faa:	4618      	mov	r0, r3
 8009fac:	f7fe f926 	bl	80081fc <xQueueReceive>
 8009fb0:	4603      	mov	r3, r0
 8009fb2:	2b00      	cmp	r3, #0
 8009fb4:	f47f af2a 	bne.w	8009e0c <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8009fb8:	bf00      	nop
 8009fba:	bf00      	nop
 8009fbc:	3730      	adds	r7, #48	; 0x30
 8009fbe:	46bd      	mov	sp, r7
 8009fc0:	bd80      	pop	{r7, pc}
 8009fc2:	bf00      	nop
 8009fc4:	20008958 	.word	0x20008958

08009fc8 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8009fc8:	b580      	push	{r7, lr}
 8009fca:	b088      	sub	sp, #32
 8009fcc:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8009fce:	e048      	b.n	800a062 <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8009fd0:	4b2d      	ldr	r3, [pc, #180]	; (800a088 <prvSwitchTimerLists+0xc0>)
 8009fd2:	681b      	ldr	r3, [r3, #0]
 8009fd4:	68db      	ldr	r3, [r3, #12]
 8009fd6:	681b      	ldr	r3, [r3, #0]
 8009fd8:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009fda:	4b2b      	ldr	r3, [pc, #172]	; (800a088 <prvSwitchTimerLists+0xc0>)
 8009fdc:	681b      	ldr	r3, [r3, #0]
 8009fde:	68db      	ldr	r3, [r3, #12]
 8009fe0:	68db      	ldr	r3, [r3, #12]
 8009fe2:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8009fe4:	68fb      	ldr	r3, [r7, #12]
 8009fe6:	3304      	adds	r3, #4
 8009fe8:	4618      	mov	r0, r3
 8009fea:	f7fd fd0f 	bl	8007a0c <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8009fee:	68fb      	ldr	r3, [r7, #12]
 8009ff0:	6a1b      	ldr	r3, [r3, #32]
 8009ff2:	68f8      	ldr	r0, [r7, #12]
 8009ff4:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8009ff6:	68fb      	ldr	r3, [r7, #12]
 8009ff8:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8009ffc:	f003 0304 	and.w	r3, r3, #4
 800a000:	2b00      	cmp	r3, #0
 800a002:	d02e      	beq.n	800a062 <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800a004:	68fb      	ldr	r3, [r7, #12]
 800a006:	699b      	ldr	r3, [r3, #24]
 800a008:	693a      	ldr	r2, [r7, #16]
 800a00a:	4413      	add	r3, r2
 800a00c:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800a00e:	68ba      	ldr	r2, [r7, #8]
 800a010:	693b      	ldr	r3, [r7, #16]
 800a012:	429a      	cmp	r2, r3
 800a014:	d90e      	bls.n	800a034 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800a016:	68fb      	ldr	r3, [r7, #12]
 800a018:	68ba      	ldr	r2, [r7, #8]
 800a01a:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800a01c:	68fb      	ldr	r3, [r7, #12]
 800a01e:	68fa      	ldr	r2, [r7, #12]
 800a020:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800a022:	4b19      	ldr	r3, [pc, #100]	; (800a088 <prvSwitchTimerLists+0xc0>)
 800a024:	681a      	ldr	r2, [r3, #0]
 800a026:	68fb      	ldr	r3, [r7, #12]
 800a028:	3304      	adds	r3, #4
 800a02a:	4619      	mov	r1, r3
 800a02c:	4610      	mov	r0, r2
 800a02e:	f7fd fcb4 	bl	800799a <vListInsert>
 800a032:	e016      	b.n	800a062 <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800a034:	2300      	movs	r3, #0
 800a036:	9300      	str	r3, [sp, #0]
 800a038:	2300      	movs	r3, #0
 800a03a:	693a      	ldr	r2, [r7, #16]
 800a03c:	2100      	movs	r1, #0
 800a03e:	68f8      	ldr	r0, [r7, #12]
 800a040:	f7ff fd60 	bl	8009b04 <xTimerGenericCommand>
 800a044:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800a046:	687b      	ldr	r3, [r7, #4]
 800a048:	2b00      	cmp	r3, #0
 800a04a:	d10a      	bne.n	800a062 <prvSwitchTimerLists+0x9a>
	__asm volatile
 800a04c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a050:	f383 8811 	msr	BASEPRI, r3
 800a054:	f3bf 8f6f 	isb	sy
 800a058:	f3bf 8f4f 	dsb	sy
 800a05c:	603b      	str	r3, [r7, #0]
}
 800a05e:	bf00      	nop
 800a060:	e7fe      	b.n	800a060 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800a062:	4b09      	ldr	r3, [pc, #36]	; (800a088 <prvSwitchTimerLists+0xc0>)
 800a064:	681b      	ldr	r3, [r3, #0]
 800a066:	681b      	ldr	r3, [r3, #0]
 800a068:	2b00      	cmp	r3, #0
 800a06a:	d1b1      	bne.n	8009fd0 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800a06c:	4b06      	ldr	r3, [pc, #24]	; (800a088 <prvSwitchTimerLists+0xc0>)
 800a06e:	681b      	ldr	r3, [r3, #0]
 800a070:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800a072:	4b06      	ldr	r3, [pc, #24]	; (800a08c <prvSwitchTimerLists+0xc4>)
 800a074:	681b      	ldr	r3, [r3, #0]
 800a076:	4a04      	ldr	r2, [pc, #16]	; (800a088 <prvSwitchTimerLists+0xc0>)
 800a078:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800a07a:	4a04      	ldr	r2, [pc, #16]	; (800a08c <prvSwitchTimerLists+0xc4>)
 800a07c:	697b      	ldr	r3, [r7, #20]
 800a07e:	6013      	str	r3, [r2, #0]
}
 800a080:	bf00      	nop
 800a082:	3718      	adds	r7, #24
 800a084:	46bd      	mov	sp, r7
 800a086:	bd80      	pop	{r7, pc}
 800a088:	20008950 	.word	0x20008950
 800a08c:	20008954 	.word	0x20008954

0800a090 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800a090:	b580      	push	{r7, lr}
 800a092:	b082      	sub	sp, #8
 800a094:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800a096:	f000 f965 	bl	800a364 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800a09a:	4b15      	ldr	r3, [pc, #84]	; (800a0f0 <prvCheckForValidListAndQueue+0x60>)
 800a09c:	681b      	ldr	r3, [r3, #0]
 800a09e:	2b00      	cmp	r3, #0
 800a0a0:	d120      	bne.n	800a0e4 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800a0a2:	4814      	ldr	r0, [pc, #80]	; (800a0f4 <prvCheckForValidListAndQueue+0x64>)
 800a0a4:	f7fd fc28 	bl	80078f8 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800a0a8:	4813      	ldr	r0, [pc, #76]	; (800a0f8 <prvCheckForValidListAndQueue+0x68>)
 800a0aa:	f7fd fc25 	bl	80078f8 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800a0ae:	4b13      	ldr	r3, [pc, #76]	; (800a0fc <prvCheckForValidListAndQueue+0x6c>)
 800a0b0:	4a10      	ldr	r2, [pc, #64]	; (800a0f4 <prvCheckForValidListAndQueue+0x64>)
 800a0b2:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800a0b4:	4b12      	ldr	r3, [pc, #72]	; (800a100 <prvCheckForValidListAndQueue+0x70>)
 800a0b6:	4a10      	ldr	r2, [pc, #64]	; (800a0f8 <prvCheckForValidListAndQueue+0x68>)
 800a0b8:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800a0ba:	2300      	movs	r3, #0
 800a0bc:	9300      	str	r3, [sp, #0]
 800a0be:	4b11      	ldr	r3, [pc, #68]	; (800a104 <prvCheckForValidListAndQueue+0x74>)
 800a0c0:	4a11      	ldr	r2, [pc, #68]	; (800a108 <prvCheckForValidListAndQueue+0x78>)
 800a0c2:	2110      	movs	r1, #16
 800a0c4:	200a      	movs	r0, #10
 800a0c6:	f7fd fd33 	bl	8007b30 <xQueueGenericCreateStatic>
 800a0ca:	4603      	mov	r3, r0
 800a0cc:	4a08      	ldr	r2, [pc, #32]	; (800a0f0 <prvCheckForValidListAndQueue+0x60>)
 800a0ce:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800a0d0:	4b07      	ldr	r3, [pc, #28]	; (800a0f0 <prvCheckForValidListAndQueue+0x60>)
 800a0d2:	681b      	ldr	r3, [r3, #0]
 800a0d4:	2b00      	cmp	r3, #0
 800a0d6:	d005      	beq.n	800a0e4 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800a0d8:	4b05      	ldr	r3, [pc, #20]	; (800a0f0 <prvCheckForValidListAndQueue+0x60>)
 800a0da:	681b      	ldr	r3, [r3, #0]
 800a0dc:	490b      	ldr	r1, [pc, #44]	; (800a10c <prvCheckForValidListAndQueue+0x7c>)
 800a0de:	4618      	mov	r0, r3
 800a0e0:	f7fe fc44 	bl	800896c <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800a0e4:	f000 f96e 	bl	800a3c4 <vPortExitCritical>
}
 800a0e8:	bf00      	nop
 800a0ea:	46bd      	mov	sp, r7
 800a0ec:	bd80      	pop	{r7, pc}
 800a0ee:	bf00      	nop
 800a0f0:	20008958 	.word	0x20008958
 800a0f4:	20008928 	.word	0x20008928
 800a0f8:	2000893c 	.word	0x2000893c
 800a0fc:	20008950 	.word	0x20008950
 800a100:	20008954 	.word	0x20008954
 800a104:	20008a04 	.word	0x20008a04
 800a108:	20008964 	.word	0x20008964
 800a10c:	0800b518 	.word	0x0800b518

0800a110 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800a110:	b480      	push	{r7}
 800a112:	b085      	sub	sp, #20
 800a114:	af00      	add	r7, sp, #0
 800a116:	60f8      	str	r0, [r7, #12]
 800a118:	60b9      	str	r1, [r7, #8]
 800a11a:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800a11c:	68fb      	ldr	r3, [r7, #12]
 800a11e:	3b04      	subs	r3, #4
 800a120:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800a122:	68fb      	ldr	r3, [r7, #12]
 800a124:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800a128:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800a12a:	68fb      	ldr	r3, [r7, #12]
 800a12c:	3b04      	subs	r3, #4
 800a12e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800a130:	68bb      	ldr	r3, [r7, #8]
 800a132:	f023 0201 	bic.w	r2, r3, #1
 800a136:	68fb      	ldr	r3, [r7, #12]
 800a138:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800a13a:	68fb      	ldr	r3, [r7, #12]
 800a13c:	3b04      	subs	r3, #4
 800a13e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800a140:	4a0c      	ldr	r2, [pc, #48]	; (800a174 <pxPortInitialiseStack+0x64>)
 800a142:	68fb      	ldr	r3, [r7, #12]
 800a144:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800a146:	68fb      	ldr	r3, [r7, #12]
 800a148:	3b14      	subs	r3, #20
 800a14a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800a14c:	687a      	ldr	r2, [r7, #4]
 800a14e:	68fb      	ldr	r3, [r7, #12]
 800a150:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800a152:	68fb      	ldr	r3, [r7, #12]
 800a154:	3b04      	subs	r3, #4
 800a156:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800a158:	68fb      	ldr	r3, [r7, #12]
 800a15a:	f06f 0202 	mvn.w	r2, #2
 800a15e:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800a160:	68fb      	ldr	r3, [r7, #12]
 800a162:	3b20      	subs	r3, #32
 800a164:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800a166:	68fb      	ldr	r3, [r7, #12]
}
 800a168:	4618      	mov	r0, r3
 800a16a:	3714      	adds	r7, #20
 800a16c:	46bd      	mov	sp, r7
 800a16e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a172:	4770      	bx	lr
 800a174:	0800a179 	.word	0x0800a179

0800a178 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800a178:	b480      	push	{r7}
 800a17a:	b085      	sub	sp, #20
 800a17c:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800a17e:	2300      	movs	r3, #0
 800a180:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800a182:	4b12      	ldr	r3, [pc, #72]	; (800a1cc <prvTaskExitError+0x54>)
 800a184:	681b      	ldr	r3, [r3, #0]
 800a186:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a18a:	d00a      	beq.n	800a1a2 <prvTaskExitError+0x2a>
	__asm volatile
 800a18c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a190:	f383 8811 	msr	BASEPRI, r3
 800a194:	f3bf 8f6f 	isb	sy
 800a198:	f3bf 8f4f 	dsb	sy
 800a19c:	60fb      	str	r3, [r7, #12]
}
 800a19e:	bf00      	nop
 800a1a0:	e7fe      	b.n	800a1a0 <prvTaskExitError+0x28>
	__asm volatile
 800a1a2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a1a6:	f383 8811 	msr	BASEPRI, r3
 800a1aa:	f3bf 8f6f 	isb	sy
 800a1ae:	f3bf 8f4f 	dsb	sy
 800a1b2:	60bb      	str	r3, [r7, #8]
}
 800a1b4:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800a1b6:	bf00      	nop
 800a1b8:	687b      	ldr	r3, [r7, #4]
 800a1ba:	2b00      	cmp	r3, #0
 800a1bc:	d0fc      	beq.n	800a1b8 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800a1be:	bf00      	nop
 800a1c0:	bf00      	nop
 800a1c2:	3714      	adds	r7, #20
 800a1c4:	46bd      	mov	sp, r7
 800a1c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1ca:	4770      	bx	lr
 800a1cc:	2000002c 	.word	0x2000002c

0800a1d0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800a1d0:	4b07      	ldr	r3, [pc, #28]	; (800a1f0 <pxCurrentTCBConst2>)
 800a1d2:	6819      	ldr	r1, [r3, #0]
 800a1d4:	6808      	ldr	r0, [r1, #0]
 800a1d6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a1da:	f380 8809 	msr	PSP, r0
 800a1de:	f3bf 8f6f 	isb	sy
 800a1e2:	f04f 0000 	mov.w	r0, #0
 800a1e6:	f380 8811 	msr	BASEPRI, r0
 800a1ea:	4770      	bx	lr
 800a1ec:	f3af 8000 	nop.w

0800a1f0 <pxCurrentTCBConst2>:
 800a1f0:	20008428 	.word	0x20008428
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800a1f4:	bf00      	nop
 800a1f6:	bf00      	nop

0800a1f8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800a1f8:	4808      	ldr	r0, [pc, #32]	; (800a21c <prvPortStartFirstTask+0x24>)
 800a1fa:	6800      	ldr	r0, [r0, #0]
 800a1fc:	6800      	ldr	r0, [r0, #0]
 800a1fe:	f380 8808 	msr	MSP, r0
 800a202:	f04f 0000 	mov.w	r0, #0
 800a206:	f380 8814 	msr	CONTROL, r0
 800a20a:	b662      	cpsie	i
 800a20c:	b661      	cpsie	f
 800a20e:	f3bf 8f4f 	dsb	sy
 800a212:	f3bf 8f6f 	isb	sy
 800a216:	df00      	svc	0
 800a218:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800a21a:	bf00      	nop
 800a21c:	e000ed08 	.word	0xe000ed08

0800a220 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800a220:	b580      	push	{r7, lr}
 800a222:	b086      	sub	sp, #24
 800a224:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800a226:	4b46      	ldr	r3, [pc, #280]	; (800a340 <xPortStartScheduler+0x120>)
 800a228:	681b      	ldr	r3, [r3, #0]
 800a22a:	4a46      	ldr	r2, [pc, #280]	; (800a344 <xPortStartScheduler+0x124>)
 800a22c:	4293      	cmp	r3, r2
 800a22e:	d10a      	bne.n	800a246 <xPortStartScheduler+0x26>
	__asm volatile
 800a230:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a234:	f383 8811 	msr	BASEPRI, r3
 800a238:	f3bf 8f6f 	isb	sy
 800a23c:	f3bf 8f4f 	dsb	sy
 800a240:	613b      	str	r3, [r7, #16]
}
 800a242:	bf00      	nop
 800a244:	e7fe      	b.n	800a244 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800a246:	4b3e      	ldr	r3, [pc, #248]	; (800a340 <xPortStartScheduler+0x120>)
 800a248:	681b      	ldr	r3, [r3, #0]
 800a24a:	4a3f      	ldr	r2, [pc, #252]	; (800a348 <xPortStartScheduler+0x128>)
 800a24c:	4293      	cmp	r3, r2
 800a24e:	d10a      	bne.n	800a266 <xPortStartScheduler+0x46>
	__asm volatile
 800a250:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a254:	f383 8811 	msr	BASEPRI, r3
 800a258:	f3bf 8f6f 	isb	sy
 800a25c:	f3bf 8f4f 	dsb	sy
 800a260:	60fb      	str	r3, [r7, #12]
}
 800a262:	bf00      	nop
 800a264:	e7fe      	b.n	800a264 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800a266:	4b39      	ldr	r3, [pc, #228]	; (800a34c <xPortStartScheduler+0x12c>)
 800a268:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800a26a:	697b      	ldr	r3, [r7, #20]
 800a26c:	781b      	ldrb	r3, [r3, #0]
 800a26e:	b2db      	uxtb	r3, r3
 800a270:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800a272:	697b      	ldr	r3, [r7, #20]
 800a274:	22ff      	movs	r2, #255	; 0xff
 800a276:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800a278:	697b      	ldr	r3, [r7, #20]
 800a27a:	781b      	ldrb	r3, [r3, #0]
 800a27c:	b2db      	uxtb	r3, r3
 800a27e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800a280:	78fb      	ldrb	r3, [r7, #3]
 800a282:	b2db      	uxtb	r3, r3
 800a284:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800a288:	b2da      	uxtb	r2, r3
 800a28a:	4b31      	ldr	r3, [pc, #196]	; (800a350 <xPortStartScheduler+0x130>)
 800a28c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800a28e:	4b31      	ldr	r3, [pc, #196]	; (800a354 <xPortStartScheduler+0x134>)
 800a290:	2207      	movs	r2, #7
 800a292:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800a294:	e009      	b.n	800a2aa <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 800a296:	4b2f      	ldr	r3, [pc, #188]	; (800a354 <xPortStartScheduler+0x134>)
 800a298:	681b      	ldr	r3, [r3, #0]
 800a29a:	3b01      	subs	r3, #1
 800a29c:	4a2d      	ldr	r2, [pc, #180]	; (800a354 <xPortStartScheduler+0x134>)
 800a29e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800a2a0:	78fb      	ldrb	r3, [r7, #3]
 800a2a2:	b2db      	uxtb	r3, r3
 800a2a4:	005b      	lsls	r3, r3, #1
 800a2a6:	b2db      	uxtb	r3, r3
 800a2a8:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800a2aa:	78fb      	ldrb	r3, [r7, #3]
 800a2ac:	b2db      	uxtb	r3, r3
 800a2ae:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a2b2:	2b80      	cmp	r3, #128	; 0x80
 800a2b4:	d0ef      	beq.n	800a296 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800a2b6:	4b27      	ldr	r3, [pc, #156]	; (800a354 <xPortStartScheduler+0x134>)
 800a2b8:	681b      	ldr	r3, [r3, #0]
 800a2ba:	f1c3 0307 	rsb	r3, r3, #7
 800a2be:	2b04      	cmp	r3, #4
 800a2c0:	d00a      	beq.n	800a2d8 <xPortStartScheduler+0xb8>
	__asm volatile
 800a2c2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a2c6:	f383 8811 	msr	BASEPRI, r3
 800a2ca:	f3bf 8f6f 	isb	sy
 800a2ce:	f3bf 8f4f 	dsb	sy
 800a2d2:	60bb      	str	r3, [r7, #8]
}
 800a2d4:	bf00      	nop
 800a2d6:	e7fe      	b.n	800a2d6 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800a2d8:	4b1e      	ldr	r3, [pc, #120]	; (800a354 <xPortStartScheduler+0x134>)
 800a2da:	681b      	ldr	r3, [r3, #0]
 800a2dc:	021b      	lsls	r3, r3, #8
 800a2de:	4a1d      	ldr	r2, [pc, #116]	; (800a354 <xPortStartScheduler+0x134>)
 800a2e0:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800a2e2:	4b1c      	ldr	r3, [pc, #112]	; (800a354 <xPortStartScheduler+0x134>)
 800a2e4:	681b      	ldr	r3, [r3, #0]
 800a2e6:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800a2ea:	4a1a      	ldr	r2, [pc, #104]	; (800a354 <xPortStartScheduler+0x134>)
 800a2ec:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800a2ee:	687b      	ldr	r3, [r7, #4]
 800a2f0:	b2da      	uxtb	r2, r3
 800a2f2:	697b      	ldr	r3, [r7, #20]
 800a2f4:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800a2f6:	4b18      	ldr	r3, [pc, #96]	; (800a358 <xPortStartScheduler+0x138>)
 800a2f8:	681b      	ldr	r3, [r3, #0]
 800a2fa:	4a17      	ldr	r2, [pc, #92]	; (800a358 <xPortStartScheduler+0x138>)
 800a2fc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800a300:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800a302:	4b15      	ldr	r3, [pc, #84]	; (800a358 <xPortStartScheduler+0x138>)
 800a304:	681b      	ldr	r3, [r3, #0]
 800a306:	4a14      	ldr	r2, [pc, #80]	; (800a358 <xPortStartScheduler+0x138>)
 800a308:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800a30c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800a30e:	f000 f8dd 	bl	800a4cc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800a312:	4b12      	ldr	r3, [pc, #72]	; (800a35c <xPortStartScheduler+0x13c>)
 800a314:	2200      	movs	r2, #0
 800a316:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800a318:	f000 f8fc 	bl	800a514 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800a31c:	4b10      	ldr	r3, [pc, #64]	; (800a360 <xPortStartScheduler+0x140>)
 800a31e:	681b      	ldr	r3, [r3, #0]
 800a320:	4a0f      	ldr	r2, [pc, #60]	; (800a360 <xPortStartScheduler+0x140>)
 800a322:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800a326:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800a328:	f7ff ff66 	bl	800a1f8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800a32c:	f7fe ff58 	bl	80091e0 <vTaskSwitchContext>
	prvTaskExitError();
 800a330:	f7ff ff22 	bl	800a178 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800a334:	2300      	movs	r3, #0
}
 800a336:	4618      	mov	r0, r3
 800a338:	3718      	adds	r7, #24
 800a33a:	46bd      	mov	sp, r7
 800a33c:	bd80      	pop	{r7, pc}
 800a33e:	bf00      	nop
 800a340:	e000ed00 	.word	0xe000ed00
 800a344:	410fc271 	.word	0x410fc271
 800a348:	410fc270 	.word	0x410fc270
 800a34c:	e000e400 	.word	0xe000e400
 800a350:	20008a54 	.word	0x20008a54
 800a354:	20008a58 	.word	0x20008a58
 800a358:	e000ed20 	.word	0xe000ed20
 800a35c:	2000002c 	.word	0x2000002c
 800a360:	e000ef34 	.word	0xe000ef34

0800a364 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800a364:	b480      	push	{r7}
 800a366:	b083      	sub	sp, #12
 800a368:	af00      	add	r7, sp, #0
	__asm volatile
 800a36a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a36e:	f383 8811 	msr	BASEPRI, r3
 800a372:	f3bf 8f6f 	isb	sy
 800a376:	f3bf 8f4f 	dsb	sy
 800a37a:	607b      	str	r3, [r7, #4]
}
 800a37c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800a37e:	4b0f      	ldr	r3, [pc, #60]	; (800a3bc <vPortEnterCritical+0x58>)
 800a380:	681b      	ldr	r3, [r3, #0]
 800a382:	3301      	adds	r3, #1
 800a384:	4a0d      	ldr	r2, [pc, #52]	; (800a3bc <vPortEnterCritical+0x58>)
 800a386:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800a388:	4b0c      	ldr	r3, [pc, #48]	; (800a3bc <vPortEnterCritical+0x58>)
 800a38a:	681b      	ldr	r3, [r3, #0]
 800a38c:	2b01      	cmp	r3, #1
 800a38e:	d10f      	bne.n	800a3b0 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800a390:	4b0b      	ldr	r3, [pc, #44]	; (800a3c0 <vPortEnterCritical+0x5c>)
 800a392:	681b      	ldr	r3, [r3, #0]
 800a394:	b2db      	uxtb	r3, r3
 800a396:	2b00      	cmp	r3, #0
 800a398:	d00a      	beq.n	800a3b0 <vPortEnterCritical+0x4c>
	__asm volatile
 800a39a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a39e:	f383 8811 	msr	BASEPRI, r3
 800a3a2:	f3bf 8f6f 	isb	sy
 800a3a6:	f3bf 8f4f 	dsb	sy
 800a3aa:	603b      	str	r3, [r7, #0]
}
 800a3ac:	bf00      	nop
 800a3ae:	e7fe      	b.n	800a3ae <vPortEnterCritical+0x4a>
	}
}
 800a3b0:	bf00      	nop
 800a3b2:	370c      	adds	r7, #12
 800a3b4:	46bd      	mov	sp, r7
 800a3b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3ba:	4770      	bx	lr
 800a3bc:	2000002c 	.word	0x2000002c
 800a3c0:	e000ed04 	.word	0xe000ed04

0800a3c4 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800a3c4:	b480      	push	{r7}
 800a3c6:	b083      	sub	sp, #12
 800a3c8:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800a3ca:	4b12      	ldr	r3, [pc, #72]	; (800a414 <vPortExitCritical+0x50>)
 800a3cc:	681b      	ldr	r3, [r3, #0]
 800a3ce:	2b00      	cmp	r3, #0
 800a3d0:	d10a      	bne.n	800a3e8 <vPortExitCritical+0x24>
	__asm volatile
 800a3d2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a3d6:	f383 8811 	msr	BASEPRI, r3
 800a3da:	f3bf 8f6f 	isb	sy
 800a3de:	f3bf 8f4f 	dsb	sy
 800a3e2:	607b      	str	r3, [r7, #4]
}
 800a3e4:	bf00      	nop
 800a3e6:	e7fe      	b.n	800a3e6 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800a3e8:	4b0a      	ldr	r3, [pc, #40]	; (800a414 <vPortExitCritical+0x50>)
 800a3ea:	681b      	ldr	r3, [r3, #0]
 800a3ec:	3b01      	subs	r3, #1
 800a3ee:	4a09      	ldr	r2, [pc, #36]	; (800a414 <vPortExitCritical+0x50>)
 800a3f0:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800a3f2:	4b08      	ldr	r3, [pc, #32]	; (800a414 <vPortExitCritical+0x50>)
 800a3f4:	681b      	ldr	r3, [r3, #0]
 800a3f6:	2b00      	cmp	r3, #0
 800a3f8:	d105      	bne.n	800a406 <vPortExitCritical+0x42>
 800a3fa:	2300      	movs	r3, #0
 800a3fc:	603b      	str	r3, [r7, #0]
	__asm volatile
 800a3fe:	683b      	ldr	r3, [r7, #0]
 800a400:	f383 8811 	msr	BASEPRI, r3
}
 800a404:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800a406:	bf00      	nop
 800a408:	370c      	adds	r7, #12
 800a40a:	46bd      	mov	sp, r7
 800a40c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a410:	4770      	bx	lr
 800a412:	bf00      	nop
 800a414:	2000002c 	.word	0x2000002c
	...

0800a420 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800a420:	f3ef 8009 	mrs	r0, PSP
 800a424:	f3bf 8f6f 	isb	sy
 800a428:	4b15      	ldr	r3, [pc, #84]	; (800a480 <pxCurrentTCBConst>)
 800a42a:	681a      	ldr	r2, [r3, #0]
 800a42c:	f01e 0f10 	tst.w	lr, #16
 800a430:	bf08      	it	eq
 800a432:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800a436:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a43a:	6010      	str	r0, [r2, #0]
 800a43c:	e92d 0009 	stmdb	sp!, {r0, r3}
 800a440:	f04f 0050 	mov.w	r0, #80	; 0x50
 800a444:	f380 8811 	msr	BASEPRI, r0
 800a448:	f3bf 8f4f 	dsb	sy
 800a44c:	f3bf 8f6f 	isb	sy
 800a450:	f7fe fec6 	bl	80091e0 <vTaskSwitchContext>
 800a454:	f04f 0000 	mov.w	r0, #0
 800a458:	f380 8811 	msr	BASEPRI, r0
 800a45c:	bc09      	pop	{r0, r3}
 800a45e:	6819      	ldr	r1, [r3, #0]
 800a460:	6808      	ldr	r0, [r1, #0]
 800a462:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a466:	f01e 0f10 	tst.w	lr, #16
 800a46a:	bf08      	it	eq
 800a46c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800a470:	f380 8809 	msr	PSP, r0
 800a474:	f3bf 8f6f 	isb	sy
 800a478:	4770      	bx	lr
 800a47a:	bf00      	nop
 800a47c:	f3af 8000 	nop.w

0800a480 <pxCurrentTCBConst>:
 800a480:	20008428 	.word	0x20008428
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800a484:	bf00      	nop
 800a486:	bf00      	nop

0800a488 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800a488:	b580      	push	{r7, lr}
 800a48a:	b082      	sub	sp, #8
 800a48c:	af00      	add	r7, sp, #0
	__asm volatile
 800a48e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a492:	f383 8811 	msr	BASEPRI, r3
 800a496:	f3bf 8f6f 	isb	sy
 800a49a:	f3bf 8f4f 	dsb	sy
 800a49e:	607b      	str	r3, [r7, #4]
}
 800a4a0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800a4a2:	f7fe fde3 	bl	800906c <xTaskIncrementTick>
 800a4a6:	4603      	mov	r3, r0
 800a4a8:	2b00      	cmp	r3, #0
 800a4aa:	d003      	beq.n	800a4b4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800a4ac:	4b06      	ldr	r3, [pc, #24]	; (800a4c8 <xPortSysTickHandler+0x40>)
 800a4ae:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a4b2:	601a      	str	r2, [r3, #0]
 800a4b4:	2300      	movs	r3, #0
 800a4b6:	603b      	str	r3, [r7, #0]
	__asm volatile
 800a4b8:	683b      	ldr	r3, [r7, #0]
 800a4ba:	f383 8811 	msr	BASEPRI, r3
}
 800a4be:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800a4c0:	bf00      	nop
 800a4c2:	3708      	adds	r7, #8
 800a4c4:	46bd      	mov	sp, r7
 800a4c6:	bd80      	pop	{r7, pc}
 800a4c8:	e000ed04 	.word	0xe000ed04

0800a4cc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800a4cc:	b480      	push	{r7}
 800a4ce:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800a4d0:	4b0b      	ldr	r3, [pc, #44]	; (800a500 <vPortSetupTimerInterrupt+0x34>)
 800a4d2:	2200      	movs	r2, #0
 800a4d4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800a4d6:	4b0b      	ldr	r3, [pc, #44]	; (800a504 <vPortSetupTimerInterrupt+0x38>)
 800a4d8:	2200      	movs	r2, #0
 800a4da:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800a4dc:	4b0a      	ldr	r3, [pc, #40]	; (800a508 <vPortSetupTimerInterrupt+0x3c>)
 800a4de:	681b      	ldr	r3, [r3, #0]
 800a4e0:	4a0a      	ldr	r2, [pc, #40]	; (800a50c <vPortSetupTimerInterrupt+0x40>)
 800a4e2:	fba2 2303 	umull	r2, r3, r2, r3
 800a4e6:	099b      	lsrs	r3, r3, #6
 800a4e8:	4a09      	ldr	r2, [pc, #36]	; (800a510 <vPortSetupTimerInterrupt+0x44>)
 800a4ea:	3b01      	subs	r3, #1
 800a4ec:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800a4ee:	4b04      	ldr	r3, [pc, #16]	; (800a500 <vPortSetupTimerInterrupt+0x34>)
 800a4f0:	2207      	movs	r2, #7
 800a4f2:	601a      	str	r2, [r3, #0]
}
 800a4f4:	bf00      	nop
 800a4f6:	46bd      	mov	sp, r7
 800a4f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4fc:	4770      	bx	lr
 800a4fe:	bf00      	nop
 800a500:	e000e010 	.word	0xe000e010
 800a504:	e000e018 	.word	0xe000e018
 800a508:	2000000c 	.word	0x2000000c
 800a50c:	10624dd3 	.word	0x10624dd3
 800a510:	e000e014 	.word	0xe000e014

0800a514 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800a514:	f8df 000c 	ldr.w	r0, [pc, #12]	; 800a524 <vPortEnableVFP+0x10>
 800a518:	6801      	ldr	r1, [r0, #0]
 800a51a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800a51e:	6001      	str	r1, [r0, #0]
 800a520:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800a522:	bf00      	nop
 800a524:	e000ed88 	.word	0xe000ed88

0800a528 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800a528:	b480      	push	{r7}
 800a52a:	b085      	sub	sp, #20
 800a52c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800a52e:	f3ef 8305 	mrs	r3, IPSR
 800a532:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800a534:	68fb      	ldr	r3, [r7, #12]
 800a536:	2b0f      	cmp	r3, #15
 800a538:	d914      	bls.n	800a564 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800a53a:	4a17      	ldr	r2, [pc, #92]	; (800a598 <vPortValidateInterruptPriority+0x70>)
 800a53c:	68fb      	ldr	r3, [r7, #12]
 800a53e:	4413      	add	r3, r2
 800a540:	781b      	ldrb	r3, [r3, #0]
 800a542:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800a544:	4b15      	ldr	r3, [pc, #84]	; (800a59c <vPortValidateInterruptPriority+0x74>)
 800a546:	781b      	ldrb	r3, [r3, #0]
 800a548:	7afa      	ldrb	r2, [r7, #11]
 800a54a:	429a      	cmp	r2, r3
 800a54c:	d20a      	bcs.n	800a564 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 800a54e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a552:	f383 8811 	msr	BASEPRI, r3
 800a556:	f3bf 8f6f 	isb	sy
 800a55a:	f3bf 8f4f 	dsb	sy
 800a55e:	607b      	str	r3, [r7, #4]
}
 800a560:	bf00      	nop
 800a562:	e7fe      	b.n	800a562 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800a564:	4b0e      	ldr	r3, [pc, #56]	; (800a5a0 <vPortValidateInterruptPriority+0x78>)
 800a566:	681b      	ldr	r3, [r3, #0]
 800a568:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800a56c:	4b0d      	ldr	r3, [pc, #52]	; (800a5a4 <vPortValidateInterruptPriority+0x7c>)
 800a56e:	681b      	ldr	r3, [r3, #0]
 800a570:	429a      	cmp	r2, r3
 800a572:	d90a      	bls.n	800a58a <vPortValidateInterruptPriority+0x62>
	__asm volatile
 800a574:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a578:	f383 8811 	msr	BASEPRI, r3
 800a57c:	f3bf 8f6f 	isb	sy
 800a580:	f3bf 8f4f 	dsb	sy
 800a584:	603b      	str	r3, [r7, #0]
}
 800a586:	bf00      	nop
 800a588:	e7fe      	b.n	800a588 <vPortValidateInterruptPriority+0x60>
	}
 800a58a:	bf00      	nop
 800a58c:	3714      	adds	r7, #20
 800a58e:	46bd      	mov	sp, r7
 800a590:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a594:	4770      	bx	lr
 800a596:	bf00      	nop
 800a598:	e000e3f0 	.word	0xe000e3f0
 800a59c:	20008a54 	.word	0x20008a54
 800a5a0:	e000ed0c 	.word	0xe000ed0c
 800a5a4:	20008a58 	.word	0x20008a58

0800a5a8 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800a5a8:	b580      	push	{r7, lr}
 800a5aa:	b08a      	sub	sp, #40	; 0x28
 800a5ac:	af00      	add	r7, sp, #0
 800a5ae:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800a5b0:	2300      	movs	r3, #0
 800a5b2:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800a5b4:	f7fe fc9e 	bl	8008ef4 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800a5b8:	4b5b      	ldr	r3, [pc, #364]	; (800a728 <pvPortMalloc+0x180>)
 800a5ba:	681b      	ldr	r3, [r3, #0]
 800a5bc:	2b00      	cmp	r3, #0
 800a5be:	d101      	bne.n	800a5c4 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800a5c0:	f000 f920 	bl	800a804 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800a5c4:	4b59      	ldr	r3, [pc, #356]	; (800a72c <pvPortMalloc+0x184>)
 800a5c6:	681a      	ldr	r2, [r3, #0]
 800a5c8:	687b      	ldr	r3, [r7, #4]
 800a5ca:	4013      	ands	r3, r2
 800a5cc:	2b00      	cmp	r3, #0
 800a5ce:	f040 8093 	bne.w	800a6f8 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800a5d2:	687b      	ldr	r3, [r7, #4]
 800a5d4:	2b00      	cmp	r3, #0
 800a5d6:	d01d      	beq.n	800a614 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 800a5d8:	2208      	movs	r2, #8
 800a5da:	687b      	ldr	r3, [r7, #4]
 800a5dc:	4413      	add	r3, r2
 800a5de:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800a5e0:	687b      	ldr	r3, [r7, #4]
 800a5e2:	f003 0307 	and.w	r3, r3, #7
 800a5e6:	2b00      	cmp	r3, #0
 800a5e8:	d014      	beq.n	800a614 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800a5ea:	687b      	ldr	r3, [r7, #4]
 800a5ec:	f023 0307 	bic.w	r3, r3, #7
 800a5f0:	3308      	adds	r3, #8
 800a5f2:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800a5f4:	687b      	ldr	r3, [r7, #4]
 800a5f6:	f003 0307 	and.w	r3, r3, #7
 800a5fa:	2b00      	cmp	r3, #0
 800a5fc:	d00a      	beq.n	800a614 <pvPortMalloc+0x6c>
	__asm volatile
 800a5fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a602:	f383 8811 	msr	BASEPRI, r3
 800a606:	f3bf 8f6f 	isb	sy
 800a60a:	f3bf 8f4f 	dsb	sy
 800a60e:	617b      	str	r3, [r7, #20]
}
 800a610:	bf00      	nop
 800a612:	e7fe      	b.n	800a612 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800a614:	687b      	ldr	r3, [r7, #4]
 800a616:	2b00      	cmp	r3, #0
 800a618:	d06e      	beq.n	800a6f8 <pvPortMalloc+0x150>
 800a61a:	4b45      	ldr	r3, [pc, #276]	; (800a730 <pvPortMalloc+0x188>)
 800a61c:	681b      	ldr	r3, [r3, #0]
 800a61e:	687a      	ldr	r2, [r7, #4]
 800a620:	429a      	cmp	r2, r3
 800a622:	d869      	bhi.n	800a6f8 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800a624:	4b43      	ldr	r3, [pc, #268]	; (800a734 <pvPortMalloc+0x18c>)
 800a626:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800a628:	4b42      	ldr	r3, [pc, #264]	; (800a734 <pvPortMalloc+0x18c>)
 800a62a:	681b      	ldr	r3, [r3, #0]
 800a62c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800a62e:	e004      	b.n	800a63a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 800a630:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a632:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800a634:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a636:	681b      	ldr	r3, [r3, #0]
 800a638:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800a63a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a63c:	685b      	ldr	r3, [r3, #4]
 800a63e:	687a      	ldr	r2, [r7, #4]
 800a640:	429a      	cmp	r2, r3
 800a642:	d903      	bls.n	800a64c <pvPortMalloc+0xa4>
 800a644:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a646:	681b      	ldr	r3, [r3, #0]
 800a648:	2b00      	cmp	r3, #0
 800a64a:	d1f1      	bne.n	800a630 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800a64c:	4b36      	ldr	r3, [pc, #216]	; (800a728 <pvPortMalloc+0x180>)
 800a64e:	681b      	ldr	r3, [r3, #0]
 800a650:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a652:	429a      	cmp	r2, r3
 800a654:	d050      	beq.n	800a6f8 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800a656:	6a3b      	ldr	r3, [r7, #32]
 800a658:	681b      	ldr	r3, [r3, #0]
 800a65a:	2208      	movs	r2, #8
 800a65c:	4413      	add	r3, r2
 800a65e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800a660:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a662:	681a      	ldr	r2, [r3, #0]
 800a664:	6a3b      	ldr	r3, [r7, #32]
 800a666:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800a668:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a66a:	685a      	ldr	r2, [r3, #4]
 800a66c:	687b      	ldr	r3, [r7, #4]
 800a66e:	1ad2      	subs	r2, r2, r3
 800a670:	2308      	movs	r3, #8
 800a672:	005b      	lsls	r3, r3, #1
 800a674:	429a      	cmp	r2, r3
 800a676:	d91f      	bls.n	800a6b8 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800a678:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a67a:	687b      	ldr	r3, [r7, #4]
 800a67c:	4413      	add	r3, r2
 800a67e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800a680:	69bb      	ldr	r3, [r7, #24]
 800a682:	f003 0307 	and.w	r3, r3, #7
 800a686:	2b00      	cmp	r3, #0
 800a688:	d00a      	beq.n	800a6a0 <pvPortMalloc+0xf8>
	__asm volatile
 800a68a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a68e:	f383 8811 	msr	BASEPRI, r3
 800a692:	f3bf 8f6f 	isb	sy
 800a696:	f3bf 8f4f 	dsb	sy
 800a69a:	613b      	str	r3, [r7, #16]
}
 800a69c:	bf00      	nop
 800a69e:	e7fe      	b.n	800a69e <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800a6a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a6a2:	685a      	ldr	r2, [r3, #4]
 800a6a4:	687b      	ldr	r3, [r7, #4]
 800a6a6:	1ad2      	subs	r2, r2, r3
 800a6a8:	69bb      	ldr	r3, [r7, #24]
 800a6aa:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800a6ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a6ae:	687a      	ldr	r2, [r7, #4]
 800a6b0:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800a6b2:	69b8      	ldr	r0, [r7, #24]
 800a6b4:	f000 f908 	bl	800a8c8 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800a6b8:	4b1d      	ldr	r3, [pc, #116]	; (800a730 <pvPortMalloc+0x188>)
 800a6ba:	681a      	ldr	r2, [r3, #0]
 800a6bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a6be:	685b      	ldr	r3, [r3, #4]
 800a6c0:	1ad3      	subs	r3, r2, r3
 800a6c2:	4a1b      	ldr	r2, [pc, #108]	; (800a730 <pvPortMalloc+0x188>)
 800a6c4:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800a6c6:	4b1a      	ldr	r3, [pc, #104]	; (800a730 <pvPortMalloc+0x188>)
 800a6c8:	681a      	ldr	r2, [r3, #0]
 800a6ca:	4b1b      	ldr	r3, [pc, #108]	; (800a738 <pvPortMalloc+0x190>)
 800a6cc:	681b      	ldr	r3, [r3, #0]
 800a6ce:	429a      	cmp	r2, r3
 800a6d0:	d203      	bcs.n	800a6da <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800a6d2:	4b17      	ldr	r3, [pc, #92]	; (800a730 <pvPortMalloc+0x188>)
 800a6d4:	681b      	ldr	r3, [r3, #0]
 800a6d6:	4a18      	ldr	r2, [pc, #96]	; (800a738 <pvPortMalloc+0x190>)
 800a6d8:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800a6da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a6dc:	685a      	ldr	r2, [r3, #4]
 800a6de:	4b13      	ldr	r3, [pc, #76]	; (800a72c <pvPortMalloc+0x184>)
 800a6e0:	681b      	ldr	r3, [r3, #0]
 800a6e2:	431a      	orrs	r2, r3
 800a6e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a6e6:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800a6e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a6ea:	2200      	movs	r2, #0
 800a6ec:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800a6ee:	4b13      	ldr	r3, [pc, #76]	; (800a73c <pvPortMalloc+0x194>)
 800a6f0:	681b      	ldr	r3, [r3, #0]
 800a6f2:	3301      	adds	r3, #1
 800a6f4:	4a11      	ldr	r2, [pc, #68]	; (800a73c <pvPortMalloc+0x194>)
 800a6f6:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800a6f8:	f7fe fc0a 	bl	8008f10 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800a6fc:	69fb      	ldr	r3, [r7, #28]
 800a6fe:	f003 0307 	and.w	r3, r3, #7
 800a702:	2b00      	cmp	r3, #0
 800a704:	d00a      	beq.n	800a71c <pvPortMalloc+0x174>
	__asm volatile
 800a706:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a70a:	f383 8811 	msr	BASEPRI, r3
 800a70e:	f3bf 8f6f 	isb	sy
 800a712:	f3bf 8f4f 	dsb	sy
 800a716:	60fb      	str	r3, [r7, #12]
}
 800a718:	bf00      	nop
 800a71a:	e7fe      	b.n	800a71a <pvPortMalloc+0x172>
	return pvReturn;
 800a71c:	69fb      	ldr	r3, [r7, #28]
}
 800a71e:	4618      	mov	r0, r3
 800a720:	3728      	adds	r7, #40	; 0x28
 800a722:	46bd      	mov	sp, r7
 800a724:	bd80      	pop	{r7, pc}
 800a726:	bf00      	nop
 800a728:	20009dec 	.word	0x20009dec
 800a72c:	20009e00 	.word	0x20009e00
 800a730:	20009df0 	.word	0x20009df0
 800a734:	20009de4 	.word	0x20009de4
 800a738:	20009df4 	.word	0x20009df4
 800a73c:	20009df8 	.word	0x20009df8

0800a740 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800a740:	b580      	push	{r7, lr}
 800a742:	b086      	sub	sp, #24
 800a744:	af00      	add	r7, sp, #0
 800a746:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800a748:	687b      	ldr	r3, [r7, #4]
 800a74a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800a74c:	687b      	ldr	r3, [r7, #4]
 800a74e:	2b00      	cmp	r3, #0
 800a750:	d04d      	beq.n	800a7ee <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800a752:	2308      	movs	r3, #8
 800a754:	425b      	negs	r3, r3
 800a756:	697a      	ldr	r2, [r7, #20]
 800a758:	4413      	add	r3, r2
 800a75a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800a75c:	697b      	ldr	r3, [r7, #20]
 800a75e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800a760:	693b      	ldr	r3, [r7, #16]
 800a762:	685a      	ldr	r2, [r3, #4]
 800a764:	4b24      	ldr	r3, [pc, #144]	; (800a7f8 <vPortFree+0xb8>)
 800a766:	681b      	ldr	r3, [r3, #0]
 800a768:	4013      	ands	r3, r2
 800a76a:	2b00      	cmp	r3, #0
 800a76c:	d10a      	bne.n	800a784 <vPortFree+0x44>
	__asm volatile
 800a76e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a772:	f383 8811 	msr	BASEPRI, r3
 800a776:	f3bf 8f6f 	isb	sy
 800a77a:	f3bf 8f4f 	dsb	sy
 800a77e:	60fb      	str	r3, [r7, #12]
}
 800a780:	bf00      	nop
 800a782:	e7fe      	b.n	800a782 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800a784:	693b      	ldr	r3, [r7, #16]
 800a786:	681b      	ldr	r3, [r3, #0]
 800a788:	2b00      	cmp	r3, #0
 800a78a:	d00a      	beq.n	800a7a2 <vPortFree+0x62>
	__asm volatile
 800a78c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a790:	f383 8811 	msr	BASEPRI, r3
 800a794:	f3bf 8f6f 	isb	sy
 800a798:	f3bf 8f4f 	dsb	sy
 800a79c:	60bb      	str	r3, [r7, #8]
}
 800a79e:	bf00      	nop
 800a7a0:	e7fe      	b.n	800a7a0 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800a7a2:	693b      	ldr	r3, [r7, #16]
 800a7a4:	685a      	ldr	r2, [r3, #4]
 800a7a6:	4b14      	ldr	r3, [pc, #80]	; (800a7f8 <vPortFree+0xb8>)
 800a7a8:	681b      	ldr	r3, [r3, #0]
 800a7aa:	4013      	ands	r3, r2
 800a7ac:	2b00      	cmp	r3, #0
 800a7ae:	d01e      	beq.n	800a7ee <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800a7b0:	693b      	ldr	r3, [r7, #16]
 800a7b2:	681b      	ldr	r3, [r3, #0]
 800a7b4:	2b00      	cmp	r3, #0
 800a7b6:	d11a      	bne.n	800a7ee <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800a7b8:	693b      	ldr	r3, [r7, #16]
 800a7ba:	685a      	ldr	r2, [r3, #4]
 800a7bc:	4b0e      	ldr	r3, [pc, #56]	; (800a7f8 <vPortFree+0xb8>)
 800a7be:	681b      	ldr	r3, [r3, #0]
 800a7c0:	43db      	mvns	r3, r3
 800a7c2:	401a      	ands	r2, r3
 800a7c4:	693b      	ldr	r3, [r7, #16]
 800a7c6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800a7c8:	f7fe fb94 	bl	8008ef4 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800a7cc:	693b      	ldr	r3, [r7, #16]
 800a7ce:	685a      	ldr	r2, [r3, #4]
 800a7d0:	4b0a      	ldr	r3, [pc, #40]	; (800a7fc <vPortFree+0xbc>)
 800a7d2:	681b      	ldr	r3, [r3, #0]
 800a7d4:	4413      	add	r3, r2
 800a7d6:	4a09      	ldr	r2, [pc, #36]	; (800a7fc <vPortFree+0xbc>)
 800a7d8:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800a7da:	6938      	ldr	r0, [r7, #16]
 800a7dc:	f000 f874 	bl	800a8c8 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800a7e0:	4b07      	ldr	r3, [pc, #28]	; (800a800 <vPortFree+0xc0>)
 800a7e2:	681b      	ldr	r3, [r3, #0]
 800a7e4:	3301      	adds	r3, #1
 800a7e6:	4a06      	ldr	r2, [pc, #24]	; (800a800 <vPortFree+0xc0>)
 800a7e8:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800a7ea:	f7fe fb91 	bl	8008f10 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800a7ee:	bf00      	nop
 800a7f0:	3718      	adds	r7, #24
 800a7f2:	46bd      	mov	sp, r7
 800a7f4:	bd80      	pop	{r7, pc}
 800a7f6:	bf00      	nop
 800a7f8:	20009e00 	.word	0x20009e00
 800a7fc:	20009df0 	.word	0x20009df0
 800a800:	20009dfc 	.word	0x20009dfc

0800a804 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800a804:	b480      	push	{r7}
 800a806:	b085      	sub	sp, #20
 800a808:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800a80a:	f241 3388 	movw	r3, #5000	; 0x1388
 800a80e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800a810:	4b27      	ldr	r3, [pc, #156]	; (800a8b0 <prvHeapInit+0xac>)
 800a812:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800a814:	68fb      	ldr	r3, [r7, #12]
 800a816:	f003 0307 	and.w	r3, r3, #7
 800a81a:	2b00      	cmp	r3, #0
 800a81c:	d00c      	beq.n	800a838 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800a81e:	68fb      	ldr	r3, [r7, #12]
 800a820:	3307      	adds	r3, #7
 800a822:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800a824:	68fb      	ldr	r3, [r7, #12]
 800a826:	f023 0307 	bic.w	r3, r3, #7
 800a82a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800a82c:	68ba      	ldr	r2, [r7, #8]
 800a82e:	68fb      	ldr	r3, [r7, #12]
 800a830:	1ad3      	subs	r3, r2, r3
 800a832:	4a1f      	ldr	r2, [pc, #124]	; (800a8b0 <prvHeapInit+0xac>)
 800a834:	4413      	add	r3, r2
 800a836:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800a838:	68fb      	ldr	r3, [r7, #12]
 800a83a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800a83c:	4a1d      	ldr	r2, [pc, #116]	; (800a8b4 <prvHeapInit+0xb0>)
 800a83e:	687b      	ldr	r3, [r7, #4]
 800a840:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800a842:	4b1c      	ldr	r3, [pc, #112]	; (800a8b4 <prvHeapInit+0xb0>)
 800a844:	2200      	movs	r2, #0
 800a846:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800a848:	687b      	ldr	r3, [r7, #4]
 800a84a:	68ba      	ldr	r2, [r7, #8]
 800a84c:	4413      	add	r3, r2
 800a84e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800a850:	2208      	movs	r2, #8
 800a852:	68fb      	ldr	r3, [r7, #12]
 800a854:	1a9b      	subs	r3, r3, r2
 800a856:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800a858:	68fb      	ldr	r3, [r7, #12]
 800a85a:	f023 0307 	bic.w	r3, r3, #7
 800a85e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800a860:	68fb      	ldr	r3, [r7, #12]
 800a862:	4a15      	ldr	r2, [pc, #84]	; (800a8b8 <prvHeapInit+0xb4>)
 800a864:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800a866:	4b14      	ldr	r3, [pc, #80]	; (800a8b8 <prvHeapInit+0xb4>)
 800a868:	681b      	ldr	r3, [r3, #0]
 800a86a:	2200      	movs	r2, #0
 800a86c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800a86e:	4b12      	ldr	r3, [pc, #72]	; (800a8b8 <prvHeapInit+0xb4>)
 800a870:	681b      	ldr	r3, [r3, #0]
 800a872:	2200      	movs	r2, #0
 800a874:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800a876:	687b      	ldr	r3, [r7, #4]
 800a878:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800a87a:	683b      	ldr	r3, [r7, #0]
 800a87c:	68fa      	ldr	r2, [r7, #12]
 800a87e:	1ad2      	subs	r2, r2, r3
 800a880:	683b      	ldr	r3, [r7, #0]
 800a882:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800a884:	4b0c      	ldr	r3, [pc, #48]	; (800a8b8 <prvHeapInit+0xb4>)
 800a886:	681a      	ldr	r2, [r3, #0]
 800a888:	683b      	ldr	r3, [r7, #0]
 800a88a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800a88c:	683b      	ldr	r3, [r7, #0]
 800a88e:	685b      	ldr	r3, [r3, #4]
 800a890:	4a0a      	ldr	r2, [pc, #40]	; (800a8bc <prvHeapInit+0xb8>)
 800a892:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800a894:	683b      	ldr	r3, [r7, #0]
 800a896:	685b      	ldr	r3, [r3, #4]
 800a898:	4a09      	ldr	r2, [pc, #36]	; (800a8c0 <prvHeapInit+0xbc>)
 800a89a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800a89c:	4b09      	ldr	r3, [pc, #36]	; (800a8c4 <prvHeapInit+0xc0>)
 800a89e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800a8a2:	601a      	str	r2, [r3, #0]
}
 800a8a4:	bf00      	nop
 800a8a6:	3714      	adds	r7, #20
 800a8a8:	46bd      	mov	sp, r7
 800a8aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8ae:	4770      	bx	lr
 800a8b0:	20008a5c 	.word	0x20008a5c
 800a8b4:	20009de4 	.word	0x20009de4
 800a8b8:	20009dec 	.word	0x20009dec
 800a8bc:	20009df4 	.word	0x20009df4
 800a8c0:	20009df0 	.word	0x20009df0
 800a8c4:	20009e00 	.word	0x20009e00

0800a8c8 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800a8c8:	b480      	push	{r7}
 800a8ca:	b085      	sub	sp, #20
 800a8cc:	af00      	add	r7, sp, #0
 800a8ce:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800a8d0:	4b28      	ldr	r3, [pc, #160]	; (800a974 <prvInsertBlockIntoFreeList+0xac>)
 800a8d2:	60fb      	str	r3, [r7, #12]
 800a8d4:	e002      	b.n	800a8dc <prvInsertBlockIntoFreeList+0x14>
 800a8d6:	68fb      	ldr	r3, [r7, #12]
 800a8d8:	681b      	ldr	r3, [r3, #0]
 800a8da:	60fb      	str	r3, [r7, #12]
 800a8dc:	68fb      	ldr	r3, [r7, #12]
 800a8de:	681b      	ldr	r3, [r3, #0]
 800a8e0:	687a      	ldr	r2, [r7, #4]
 800a8e2:	429a      	cmp	r2, r3
 800a8e4:	d8f7      	bhi.n	800a8d6 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800a8e6:	68fb      	ldr	r3, [r7, #12]
 800a8e8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800a8ea:	68fb      	ldr	r3, [r7, #12]
 800a8ec:	685b      	ldr	r3, [r3, #4]
 800a8ee:	68ba      	ldr	r2, [r7, #8]
 800a8f0:	4413      	add	r3, r2
 800a8f2:	687a      	ldr	r2, [r7, #4]
 800a8f4:	429a      	cmp	r2, r3
 800a8f6:	d108      	bne.n	800a90a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800a8f8:	68fb      	ldr	r3, [r7, #12]
 800a8fa:	685a      	ldr	r2, [r3, #4]
 800a8fc:	687b      	ldr	r3, [r7, #4]
 800a8fe:	685b      	ldr	r3, [r3, #4]
 800a900:	441a      	add	r2, r3
 800a902:	68fb      	ldr	r3, [r7, #12]
 800a904:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800a906:	68fb      	ldr	r3, [r7, #12]
 800a908:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800a90a:	687b      	ldr	r3, [r7, #4]
 800a90c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800a90e:	687b      	ldr	r3, [r7, #4]
 800a910:	685b      	ldr	r3, [r3, #4]
 800a912:	68ba      	ldr	r2, [r7, #8]
 800a914:	441a      	add	r2, r3
 800a916:	68fb      	ldr	r3, [r7, #12]
 800a918:	681b      	ldr	r3, [r3, #0]
 800a91a:	429a      	cmp	r2, r3
 800a91c:	d118      	bne.n	800a950 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800a91e:	68fb      	ldr	r3, [r7, #12]
 800a920:	681a      	ldr	r2, [r3, #0]
 800a922:	4b15      	ldr	r3, [pc, #84]	; (800a978 <prvInsertBlockIntoFreeList+0xb0>)
 800a924:	681b      	ldr	r3, [r3, #0]
 800a926:	429a      	cmp	r2, r3
 800a928:	d00d      	beq.n	800a946 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800a92a:	687b      	ldr	r3, [r7, #4]
 800a92c:	685a      	ldr	r2, [r3, #4]
 800a92e:	68fb      	ldr	r3, [r7, #12]
 800a930:	681b      	ldr	r3, [r3, #0]
 800a932:	685b      	ldr	r3, [r3, #4]
 800a934:	441a      	add	r2, r3
 800a936:	687b      	ldr	r3, [r7, #4]
 800a938:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800a93a:	68fb      	ldr	r3, [r7, #12]
 800a93c:	681b      	ldr	r3, [r3, #0]
 800a93e:	681a      	ldr	r2, [r3, #0]
 800a940:	687b      	ldr	r3, [r7, #4]
 800a942:	601a      	str	r2, [r3, #0]
 800a944:	e008      	b.n	800a958 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800a946:	4b0c      	ldr	r3, [pc, #48]	; (800a978 <prvInsertBlockIntoFreeList+0xb0>)
 800a948:	681a      	ldr	r2, [r3, #0]
 800a94a:	687b      	ldr	r3, [r7, #4]
 800a94c:	601a      	str	r2, [r3, #0]
 800a94e:	e003      	b.n	800a958 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800a950:	68fb      	ldr	r3, [r7, #12]
 800a952:	681a      	ldr	r2, [r3, #0]
 800a954:	687b      	ldr	r3, [r7, #4]
 800a956:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800a958:	68fa      	ldr	r2, [r7, #12]
 800a95a:	687b      	ldr	r3, [r7, #4]
 800a95c:	429a      	cmp	r2, r3
 800a95e:	d002      	beq.n	800a966 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800a960:	68fb      	ldr	r3, [r7, #12]
 800a962:	687a      	ldr	r2, [r7, #4]
 800a964:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800a966:	bf00      	nop
 800a968:	3714      	adds	r7, #20
 800a96a:	46bd      	mov	sp, r7
 800a96c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a970:	4770      	bx	lr
 800a972:	bf00      	nop
 800a974:	20009de4 	.word	0x20009de4
 800a978:	20009dec 	.word	0x20009dec

0800a97c <_vsniprintf_r>:
 800a97c:	b530      	push	{r4, r5, lr}
 800a97e:	4614      	mov	r4, r2
 800a980:	2c00      	cmp	r4, #0
 800a982:	b09b      	sub	sp, #108	; 0x6c
 800a984:	4605      	mov	r5, r0
 800a986:	461a      	mov	r2, r3
 800a988:	da05      	bge.n	800a996 <_vsniprintf_r+0x1a>
 800a98a:	238b      	movs	r3, #139	; 0x8b
 800a98c:	6003      	str	r3, [r0, #0]
 800a98e:	f04f 30ff 	mov.w	r0, #4294967295
 800a992:	b01b      	add	sp, #108	; 0x6c
 800a994:	bd30      	pop	{r4, r5, pc}
 800a996:	f44f 7302 	mov.w	r3, #520	; 0x208
 800a99a:	f8ad 300c 	strh.w	r3, [sp, #12]
 800a99e:	bf14      	ite	ne
 800a9a0:	f104 33ff 	addne.w	r3, r4, #4294967295
 800a9a4:	4623      	moveq	r3, r4
 800a9a6:	9302      	str	r3, [sp, #8]
 800a9a8:	9305      	str	r3, [sp, #20]
 800a9aa:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800a9ae:	9100      	str	r1, [sp, #0]
 800a9b0:	9104      	str	r1, [sp, #16]
 800a9b2:	f8ad 300e 	strh.w	r3, [sp, #14]
 800a9b6:	4669      	mov	r1, sp
 800a9b8:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800a9ba:	f000 f9c1 	bl	800ad40 <_svfiprintf_r>
 800a9be:	1c43      	adds	r3, r0, #1
 800a9c0:	bfbc      	itt	lt
 800a9c2:	238b      	movlt	r3, #139	; 0x8b
 800a9c4:	602b      	strlt	r3, [r5, #0]
 800a9c6:	2c00      	cmp	r4, #0
 800a9c8:	d0e3      	beq.n	800a992 <_vsniprintf_r+0x16>
 800a9ca:	9b00      	ldr	r3, [sp, #0]
 800a9cc:	2200      	movs	r2, #0
 800a9ce:	701a      	strb	r2, [r3, #0]
 800a9d0:	e7df      	b.n	800a992 <_vsniprintf_r+0x16>
	...

0800a9d4 <vsniprintf>:
 800a9d4:	b507      	push	{r0, r1, r2, lr}
 800a9d6:	9300      	str	r3, [sp, #0]
 800a9d8:	4613      	mov	r3, r2
 800a9da:	460a      	mov	r2, r1
 800a9dc:	4601      	mov	r1, r0
 800a9de:	4803      	ldr	r0, [pc, #12]	; (800a9ec <vsniprintf+0x18>)
 800a9e0:	6800      	ldr	r0, [r0, #0]
 800a9e2:	f7ff ffcb 	bl	800a97c <_vsniprintf_r>
 800a9e6:	b003      	add	sp, #12
 800a9e8:	f85d fb04 	ldr.w	pc, [sp], #4
 800a9ec:	2000007c 	.word	0x2000007c

0800a9f0 <memset>:
 800a9f0:	4402      	add	r2, r0
 800a9f2:	4603      	mov	r3, r0
 800a9f4:	4293      	cmp	r3, r2
 800a9f6:	d100      	bne.n	800a9fa <memset+0xa>
 800a9f8:	4770      	bx	lr
 800a9fa:	f803 1b01 	strb.w	r1, [r3], #1
 800a9fe:	e7f9      	b.n	800a9f4 <memset+0x4>

0800aa00 <strncpy>:
 800aa00:	b510      	push	{r4, lr}
 800aa02:	3901      	subs	r1, #1
 800aa04:	4603      	mov	r3, r0
 800aa06:	b132      	cbz	r2, 800aa16 <strncpy+0x16>
 800aa08:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800aa0c:	f803 4b01 	strb.w	r4, [r3], #1
 800aa10:	3a01      	subs	r2, #1
 800aa12:	2c00      	cmp	r4, #0
 800aa14:	d1f7      	bne.n	800aa06 <strncpy+0x6>
 800aa16:	441a      	add	r2, r3
 800aa18:	2100      	movs	r1, #0
 800aa1a:	4293      	cmp	r3, r2
 800aa1c:	d100      	bne.n	800aa20 <strncpy+0x20>
 800aa1e:	bd10      	pop	{r4, pc}
 800aa20:	f803 1b01 	strb.w	r1, [r3], #1
 800aa24:	e7f9      	b.n	800aa1a <strncpy+0x1a>
	...

0800aa28 <__errno>:
 800aa28:	4b01      	ldr	r3, [pc, #4]	; (800aa30 <__errno+0x8>)
 800aa2a:	6818      	ldr	r0, [r3, #0]
 800aa2c:	4770      	bx	lr
 800aa2e:	bf00      	nop
 800aa30:	2000007c 	.word	0x2000007c

0800aa34 <__libc_init_array>:
 800aa34:	b570      	push	{r4, r5, r6, lr}
 800aa36:	4d0d      	ldr	r5, [pc, #52]	; (800aa6c <__libc_init_array+0x38>)
 800aa38:	4c0d      	ldr	r4, [pc, #52]	; (800aa70 <__libc_init_array+0x3c>)
 800aa3a:	1b64      	subs	r4, r4, r5
 800aa3c:	10a4      	asrs	r4, r4, #2
 800aa3e:	2600      	movs	r6, #0
 800aa40:	42a6      	cmp	r6, r4
 800aa42:	d109      	bne.n	800aa58 <__libc_init_array+0x24>
 800aa44:	4d0b      	ldr	r5, [pc, #44]	; (800aa74 <__libc_init_array+0x40>)
 800aa46:	4c0c      	ldr	r4, [pc, #48]	; (800aa78 <__libc_init_array+0x44>)
 800aa48:	f000 fc6a 	bl	800b320 <_init>
 800aa4c:	1b64      	subs	r4, r4, r5
 800aa4e:	10a4      	asrs	r4, r4, #2
 800aa50:	2600      	movs	r6, #0
 800aa52:	42a6      	cmp	r6, r4
 800aa54:	d105      	bne.n	800aa62 <__libc_init_array+0x2e>
 800aa56:	bd70      	pop	{r4, r5, r6, pc}
 800aa58:	f855 3b04 	ldr.w	r3, [r5], #4
 800aa5c:	4798      	blx	r3
 800aa5e:	3601      	adds	r6, #1
 800aa60:	e7ee      	b.n	800aa40 <__libc_init_array+0xc>
 800aa62:	f855 3b04 	ldr.w	r3, [r5], #4
 800aa66:	4798      	blx	r3
 800aa68:	3601      	adds	r6, #1
 800aa6a:	e7f2      	b.n	800aa52 <__libc_init_array+0x1e>
 800aa6c:	0800b714 	.word	0x0800b714
 800aa70:	0800b714 	.word	0x0800b714
 800aa74:	0800b714 	.word	0x0800b714
 800aa78:	0800b718 	.word	0x0800b718

0800aa7c <__retarget_lock_acquire_recursive>:
 800aa7c:	4770      	bx	lr

0800aa7e <__retarget_lock_release_recursive>:
 800aa7e:	4770      	bx	lr

0800aa80 <memcpy>:
 800aa80:	440a      	add	r2, r1
 800aa82:	4291      	cmp	r1, r2
 800aa84:	f100 33ff 	add.w	r3, r0, #4294967295
 800aa88:	d100      	bne.n	800aa8c <memcpy+0xc>
 800aa8a:	4770      	bx	lr
 800aa8c:	b510      	push	{r4, lr}
 800aa8e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800aa92:	f803 4f01 	strb.w	r4, [r3, #1]!
 800aa96:	4291      	cmp	r1, r2
 800aa98:	d1f9      	bne.n	800aa8e <memcpy+0xe>
 800aa9a:	bd10      	pop	{r4, pc}

0800aa9c <_free_r>:
 800aa9c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800aa9e:	2900      	cmp	r1, #0
 800aaa0:	d044      	beq.n	800ab2c <_free_r+0x90>
 800aaa2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800aaa6:	9001      	str	r0, [sp, #4]
 800aaa8:	2b00      	cmp	r3, #0
 800aaaa:	f1a1 0404 	sub.w	r4, r1, #4
 800aaae:	bfb8      	it	lt
 800aab0:	18e4      	addlt	r4, r4, r3
 800aab2:	f000 f8df 	bl	800ac74 <__malloc_lock>
 800aab6:	4a1e      	ldr	r2, [pc, #120]	; (800ab30 <_free_r+0x94>)
 800aab8:	9801      	ldr	r0, [sp, #4]
 800aaba:	6813      	ldr	r3, [r2, #0]
 800aabc:	b933      	cbnz	r3, 800aacc <_free_r+0x30>
 800aabe:	6063      	str	r3, [r4, #4]
 800aac0:	6014      	str	r4, [r2, #0]
 800aac2:	b003      	add	sp, #12
 800aac4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800aac8:	f000 b8da 	b.w	800ac80 <__malloc_unlock>
 800aacc:	42a3      	cmp	r3, r4
 800aace:	d908      	bls.n	800aae2 <_free_r+0x46>
 800aad0:	6825      	ldr	r5, [r4, #0]
 800aad2:	1961      	adds	r1, r4, r5
 800aad4:	428b      	cmp	r3, r1
 800aad6:	bf01      	itttt	eq
 800aad8:	6819      	ldreq	r1, [r3, #0]
 800aada:	685b      	ldreq	r3, [r3, #4]
 800aadc:	1949      	addeq	r1, r1, r5
 800aade:	6021      	streq	r1, [r4, #0]
 800aae0:	e7ed      	b.n	800aabe <_free_r+0x22>
 800aae2:	461a      	mov	r2, r3
 800aae4:	685b      	ldr	r3, [r3, #4]
 800aae6:	b10b      	cbz	r3, 800aaec <_free_r+0x50>
 800aae8:	42a3      	cmp	r3, r4
 800aaea:	d9fa      	bls.n	800aae2 <_free_r+0x46>
 800aaec:	6811      	ldr	r1, [r2, #0]
 800aaee:	1855      	adds	r5, r2, r1
 800aaf0:	42a5      	cmp	r5, r4
 800aaf2:	d10b      	bne.n	800ab0c <_free_r+0x70>
 800aaf4:	6824      	ldr	r4, [r4, #0]
 800aaf6:	4421      	add	r1, r4
 800aaf8:	1854      	adds	r4, r2, r1
 800aafa:	42a3      	cmp	r3, r4
 800aafc:	6011      	str	r1, [r2, #0]
 800aafe:	d1e0      	bne.n	800aac2 <_free_r+0x26>
 800ab00:	681c      	ldr	r4, [r3, #0]
 800ab02:	685b      	ldr	r3, [r3, #4]
 800ab04:	6053      	str	r3, [r2, #4]
 800ab06:	440c      	add	r4, r1
 800ab08:	6014      	str	r4, [r2, #0]
 800ab0a:	e7da      	b.n	800aac2 <_free_r+0x26>
 800ab0c:	d902      	bls.n	800ab14 <_free_r+0x78>
 800ab0e:	230c      	movs	r3, #12
 800ab10:	6003      	str	r3, [r0, #0]
 800ab12:	e7d6      	b.n	800aac2 <_free_r+0x26>
 800ab14:	6825      	ldr	r5, [r4, #0]
 800ab16:	1961      	adds	r1, r4, r5
 800ab18:	428b      	cmp	r3, r1
 800ab1a:	bf04      	itt	eq
 800ab1c:	6819      	ldreq	r1, [r3, #0]
 800ab1e:	685b      	ldreq	r3, [r3, #4]
 800ab20:	6063      	str	r3, [r4, #4]
 800ab22:	bf04      	itt	eq
 800ab24:	1949      	addeq	r1, r1, r5
 800ab26:	6021      	streq	r1, [r4, #0]
 800ab28:	6054      	str	r4, [r2, #4]
 800ab2a:	e7ca      	b.n	800aac2 <_free_r+0x26>
 800ab2c:	b003      	add	sp, #12
 800ab2e:	bd30      	pop	{r4, r5, pc}
 800ab30:	20009f44 	.word	0x20009f44

0800ab34 <sbrk_aligned>:
 800ab34:	b570      	push	{r4, r5, r6, lr}
 800ab36:	4e0e      	ldr	r6, [pc, #56]	; (800ab70 <sbrk_aligned+0x3c>)
 800ab38:	460c      	mov	r4, r1
 800ab3a:	6831      	ldr	r1, [r6, #0]
 800ab3c:	4605      	mov	r5, r0
 800ab3e:	b911      	cbnz	r1, 800ab46 <sbrk_aligned+0x12>
 800ab40:	f000 fba6 	bl	800b290 <_sbrk_r>
 800ab44:	6030      	str	r0, [r6, #0]
 800ab46:	4621      	mov	r1, r4
 800ab48:	4628      	mov	r0, r5
 800ab4a:	f000 fba1 	bl	800b290 <_sbrk_r>
 800ab4e:	1c43      	adds	r3, r0, #1
 800ab50:	d00a      	beq.n	800ab68 <sbrk_aligned+0x34>
 800ab52:	1cc4      	adds	r4, r0, #3
 800ab54:	f024 0403 	bic.w	r4, r4, #3
 800ab58:	42a0      	cmp	r0, r4
 800ab5a:	d007      	beq.n	800ab6c <sbrk_aligned+0x38>
 800ab5c:	1a21      	subs	r1, r4, r0
 800ab5e:	4628      	mov	r0, r5
 800ab60:	f000 fb96 	bl	800b290 <_sbrk_r>
 800ab64:	3001      	adds	r0, #1
 800ab66:	d101      	bne.n	800ab6c <sbrk_aligned+0x38>
 800ab68:	f04f 34ff 	mov.w	r4, #4294967295
 800ab6c:	4620      	mov	r0, r4
 800ab6e:	bd70      	pop	{r4, r5, r6, pc}
 800ab70:	20009f48 	.word	0x20009f48

0800ab74 <_malloc_r>:
 800ab74:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ab78:	1ccd      	adds	r5, r1, #3
 800ab7a:	f025 0503 	bic.w	r5, r5, #3
 800ab7e:	3508      	adds	r5, #8
 800ab80:	2d0c      	cmp	r5, #12
 800ab82:	bf38      	it	cc
 800ab84:	250c      	movcc	r5, #12
 800ab86:	2d00      	cmp	r5, #0
 800ab88:	4607      	mov	r7, r0
 800ab8a:	db01      	blt.n	800ab90 <_malloc_r+0x1c>
 800ab8c:	42a9      	cmp	r1, r5
 800ab8e:	d905      	bls.n	800ab9c <_malloc_r+0x28>
 800ab90:	230c      	movs	r3, #12
 800ab92:	603b      	str	r3, [r7, #0]
 800ab94:	2600      	movs	r6, #0
 800ab96:	4630      	mov	r0, r6
 800ab98:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ab9c:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 800ac70 <_malloc_r+0xfc>
 800aba0:	f000 f868 	bl	800ac74 <__malloc_lock>
 800aba4:	f8d8 3000 	ldr.w	r3, [r8]
 800aba8:	461c      	mov	r4, r3
 800abaa:	bb5c      	cbnz	r4, 800ac04 <_malloc_r+0x90>
 800abac:	4629      	mov	r1, r5
 800abae:	4638      	mov	r0, r7
 800abb0:	f7ff ffc0 	bl	800ab34 <sbrk_aligned>
 800abb4:	1c43      	adds	r3, r0, #1
 800abb6:	4604      	mov	r4, r0
 800abb8:	d155      	bne.n	800ac66 <_malloc_r+0xf2>
 800abba:	f8d8 4000 	ldr.w	r4, [r8]
 800abbe:	4626      	mov	r6, r4
 800abc0:	2e00      	cmp	r6, #0
 800abc2:	d145      	bne.n	800ac50 <_malloc_r+0xdc>
 800abc4:	2c00      	cmp	r4, #0
 800abc6:	d048      	beq.n	800ac5a <_malloc_r+0xe6>
 800abc8:	6823      	ldr	r3, [r4, #0]
 800abca:	4631      	mov	r1, r6
 800abcc:	4638      	mov	r0, r7
 800abce:	eb04 0903 	add.w	r9, r4, r3
 800abd2:	f000 fb5d 	bl	800b290 <_sbrk_r>
 800abd6:	4581      	cmp	r9, r0
 800abd8:	d13f      	bne.n	800ac5a <_malloc_r+0xe6>
 800abda:	6821      	ldr	r1, [r4, #0]
 800abdc:	1a6d      	subs	r5, r5, r1
 800abde:	4629      	mov	r1, r5
 800abe0:	4638      	mov	r0, r7
 800abe2:	f7ff ffa7 	bl	800ab34 <sbrk_aligned>
 800abe6:	3001      	adds	r0, #1
 800abe8:	d037      	beq.n	800ac5a <_malloc_r+0xe6>
 800abea:	6823      	ldr	r3, [r4, #0]
 800abec:	442b      	add	r3, r5
 800abee:	6023      	str	r3, [r4, #0]
 800abf0:	f8d8 3000 	ldr.w	r3, [r8]
 800abf4:	2b00      	cmp	r3, #0
 800abf6:	d038      	beq.n	800ac6a <_malloc_r+0xf6>
 800abf8:	685a      	ldr	r2, [r3, #4]
 800abfa:	42a2      	cmp	r2, r4
 800abfc:	d12b      	bne.n	800ac56 <_malloc_r+0xe2>
 800abfe:	2200      	movs	r2, #0
 800ac00:	605a      	str	r2, [r3, #4]
 800ac02:	e00f      	b.n	800ac24 <_malloc_r+0xb0>
 800ac04:	6822      	ldr	r2, [r4, #0]
 800ac06:	1b52      	subs	r2, r2, r5
 800ac08:	d41f      	bmi.n	800ac4a <_malloc_r+0xd6>
 800ac0a:	2a0b      	cmp	r2, #11
 800ac0c:	d917      	bls.n	800ac3e <_malloc_r+0xca>
 800ac0e:	1961      	adds	r1, r4, r5
 800ac10:	42a3      	cmp	r3, r4
 800ac12:	6025      	str	r5, [r4, #0]
 800ac14:	bf18      	it	ne
 800ac16:	6059      	strne	r1, [r3, #4]
 800ac18:	6863      	ldr	r3, [r4, #4]
 800ac1a:	bf08      	it	eq
 800ac1c:	f8c8 1000 	streq.w	r1, [r8]
 800ac20:	5162      	str	r2, [r4, r5]
 800ac22:	604b      	str	r3, [r1, #4]
 800ac24:	4638      	mov	r0, r7
 800ac26:	f104 060b 	add.w	r6, r4, #11
 800ac2a:	f000 f829 	bl	800ac80 <__malloc_unlock>
 800ac2e:	f026 0607 	bic.w	r6, r6, #7
 800ac32:	1d23      	adds	r3, r4, #4
 800ac34:	1af2      	subs	r2, r6, r3
 800ac36:	d0ae      	beq.n	800ab96 <_malloc_r+0x22>
 800ac38:	1b9b      	subs	r3, r3, r6
 800ac3a:	50a3      	str	r3, [r4, r2]
 800ac3c:	e7ab      	b.n	800ab96 <_malloc_r+0x22>
 800ac3e:	42a3      	cmp	r3, r4
 800ac40:	6862      	ldr	r2, [r4, #4]
 800ac42:	d1dd      	bne.n	800ac00 <_malloc_r+0x8c>
 800ac44:	f8c8 2000 	str.w	r2, [r8]
 800ac48:	e7ec      	b.n	800ac24 <_malloc_r+0xb0>
 800ac4a:	4623      	mov	r3, r4
 800ac4c:	6864      	ldr	r4, [r4, #4]
 800ac4e:	e7ac      	b.n	800abaa <_malloc_r+0x36>
 800ac50:	4634      	mov	r4, r6
 800ac52:	6876      	ldr	r6, [r6, #4]
 800ac54:	e7b4      	b.n	800abc0 <_malloc_r+0x4c>
 800ac56:	4613      	mov	r3, r2
 800ac58:	e7cc      	b.n	800abf4 <_malloc_r+0x80>
 800ac5a:	230c      	movs	r3, #12
 800ac5c:	603b      	str	r3, [r7, #0]
 800ac5e:	4638      	mov	r0, r7
 800ac60:	f000 f80e 	bl	800ac80 <__malloc_unlock>
 800ac64:	e797      	b.n	800ab96 <_malloc_r+0x22>
 800ac66:	6025      	str	r5, [r4, #0]
 800ac68:	e7dc      	b.n	800ac24 <_malloc_r+0xb0>
 800ac6a:	605b      	str	r3, [r3, #4]
 800ac6c:	deff      	udf	#255	; 0xff
 800ac6e:	bf00      	nop
 800ac70:	20009f44 	.word	0x20009f44

0800ac74 <__malloc_lock>:
 800ac74:	4801      	ldr	r0, [pc, #4]	; (800ac7c <__malloc_lock+0x8>)
 800ac76:	f7ff bf01 	b.w	800aa7c <__retarget_lock_acquire_recursive>
 800ac7a:	bf00      	nop
 800ac7c:	20009f40 	.word	0x20009f40

0800ac80 <__malloc_unlock>:
 800ac80:	4801      	ldr	r0, [pc, #4]	; (800ac88 <__malloc_unlock+0x8>)
 800ac82:	f7ff befc 	b.w	800aa7e <__retarget_lock_release_recursive>
 800ac86:	bf00      	nop
 800ac88:	20009f40 	.word	0x20009f40

0800ac8c <__ssputs_r>:
 800ac8c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ac90:	688e      	ldr	r6, [r1, #8]
 800ac92:	461f      	mov	r7, r3
 800ac94:	42be      	cmp	r6, r7
 800ac96:	680b      	ldr	r3, [r1, #0]
 800ac98:	4682      	mov	sl, r0
 800ac9a:	460c      	mov	r4, r1
 800ac9c:	4690      	mov	r8, r2
 800ac9e:	d82c      	bhi.n	800acfa <__ssputs_r+0x6e>
 800aca0:	898a      	ldrh	r2, [r1, #12]
 800aca2:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800aca6:	d026      	beq.n	800acf6 <__ssputs_r+0x6a>
 800aca8:	6965      	ldr	r5, [r4, #20]
 800acaa:	6909      	ldr	r1, [r1, #16]
 800acac:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800acb0:	eba3 0901 	sub.w	r9, r3, r1
 800acb4:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800acb8:	1c7b      	adds	r3, r7, #1
 800acba:	444b      	add	r3, r9
 800acbc:	106d      	asrs	r5, r5, #1
 800acbe:	429d      	cmp	r5, r3
 800acc0:	bf38      	it	cc
 800acc2:	461d      	movcc	r5, r3
 800acc4:	0553      	lsls	r3, r2, #21
 800acc6:	d527      	bpl.n	800ad18 <__ssputs_r+0x8c>
 800acc8:	4629      	mov	r1, r5
 800acca:	f7ff ff53 	bl	800ab74 <_malloc_r>
 800acce:	4606      	mov	r6, r0
 800acd0:	b360      	cbz	r0, 800ad2c <__ssputs_r+0xa0>
 800acd2:	6921      	ldr	r1, [r4, #16]
 800acd4:	464a      	mov	r2, r9
 800acd6:	f7ff fed3 	bl	800aa80 <memcpy>
 800acda:	89a3      	ldrh	r3, [r4, #12]
 800acdc:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800ace0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ace4:	81a3      	strh	r3, [r4, #12]
 800ace6:	6126      	str	r6, [r4, #16]
 800ace8:	6165      	str	r5, [r4, #20]
 800acea:	444e      	add	r6, r9
 800acec:	eba5 0509 	sub.w	r5, r5, r9
 800acf0:	6026      	str	r6, [r4, #0]
 800acf2:	60a5      	str	r5, [r4, #8]
 800acf4:	463e      	mov	r6, r7
 800acf6:	42be      	cmp	r6, r7
 800acf8:	d900      	bls.n	800acfc <__ssputs_r+0x70>
 800acfa:	463e      	mov	r6, r7
 800acfc:	6820      	ldr	r0, [r4, #0]
 800acfe:	4632      	mov	r2, r6
 800ad00:	4641      	mov	r1, r8
 800ad02:	f000 faab 	bl	800b25c <memmove>
 800ad06:	68a3      	ldr	r3, [r4, #8]
 800ad08:	1b9b      	subs	r3, r3, r6
 800ad0a:	60a3      	str	r3, [r4, #8]
 800ad0c:	6823      	ldr	r3, [r4, #0]
 800ad0e:	4433      	add	r3, r6
 800ad10:	6023      	str	r3, [r4, #0]
 800ad12:	2000      	movs	r0, #0
 800ad14:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ad18:	462a      	mov	r2, r5
 800ad1a:	f000 fac9 	bl	800b2b0 <_realloc_r>
 800ad1e:	4606      	mov	r6, r0
 800ad20:	2800      	cmp	r0, #0
 800ad22:	d1e0      	bne.n	800ace6 <__ssputs_r+0x5a>
 800ad24:	6921      	ldr	r1, [r4, #16]
 800ad26:	4650      	mov	r0, sl
 800ad28:	f7ff feb8 	bl	800aa9c <_free_r>
 800ad2c:	230c      	movs	r3, #12
 800ad2e:	f8ca 3000 	str.w	r3, [sl]
 800ad32:	89a3      	ldrh	r3, [r4, #12]
 800ad34:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ad38:	81a3      	strh	r3, [r4, #12]
 800ad3a:	f04f 30ff 	mov.w	r0, #4294967295
 800ad3e:	e7e9      	b.n	800ad14 <__ssputs_r+0x88>

0800ad40 <_svfiprintf_r>:
 800ad40:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ad44:	4698      	mov	r8, r3
 800ad46:	898b      	ldrh	r3, [r1, #12]
 800ad48:	061b      	lsls	r3, r3, #24
 800ad4a:	b09d      	sub	sp, #116	; 0x74
 800ad4c:	4607      	mov	r7, r0
 800ad4e:	460d      	mov	r5, r1
 800ad50:	4614      	mov	r4, r2
 800ad52:	d50e      	bpl.n	800ad72 <_svfiprintf_r+0x32>
 800ad54:	690b      	ldr	r3, [r1, #16]
 800ad56:	b963      	cbnz	r3, 800ad72 <_svfiprintf_r+0x32>
 800ad58:	2140      	movs	r1, #64	; 0x40
 800ad5a:	f7ff ff0b 	bl	800ab74 <_malloc_r>
 800ad5e:	6028      	str	r0, [r5, #0]
 800ad60:	6128      	str	r0, [r5, #16]
 800ad62:	b920      	cbnz	r0, 800ad6e <_svfiprintf_r+0x2e>
 800ad64:	230c      	movs	r3, #12
 800ad66:	603b      	str	r3, [r7, #0]
 800ad68:	f04f 30ff 	mov.w	r0, #4294967295
 800ad6c:	e0d0      	b.n	800af10 <_svfiprintf_r+0x1d0>
 800ad6e:	2340      	movs	r3, #64	; 0x40
 800ad70:	616b      	str	r3, [r5, #20]
 800ad72:	2300      	movs	r3, #0
 800ad74:	9309      	str	r3, [sp, #36]	; 0x24
 800ad76:	2320      	movs	r3, #32
 800ad78:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800ad7c:	f8cd 800c 	str.w	r8, [sp, #12]
 800ad80:	2330      	movs	r3, #48	; 0x30
 800ad82:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 800af28 <_svfiprintf_r+0x1e8>
 800ad86:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800ad8a:	f04f 0901 	mov.w	r9, #1
 800ad8e:	4623      	mov	r3, r4
 800ad90:	469a      	mov	sl, r3
 800ad92:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ad96:	b10a      	cbz	r2, 800ad9c <_svfiprintf_r+0x5c>
 800ad98:	2a25      	cmp	r2, #37	; 0x25
 800ad9a:	d1f9      	bne.n	800ad90 <_svfiprintf_r+0x50>
 800ad9c:	ebba 0b04 	subs.w	fp, sl, r4
 800ada0:	d00b      	beq.n	800adba <_svfiprintf_r+0x7a>
 800ada2:	465b      	mov	r3, fp
 800ada4:	4622      	mov	r2, r4
 800ada6:	4629      	mov	r1, r5
 800ada8:	4638      	mov	r0, r7
 800adaa:	f7ff ff6f 	bl	800ac8c <__ssputs_r>
 800adae:	3001      	adds	r0, #1
 800adb0:	f000 80a9 	beq.w	800af06 <_svfiprintf_r+0x1c6>
 800adb4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800adb6:	445a      	add	r2, fp
 800adb8:	9209      	str	r2, [sp, #36]	; 0x24
 800adba:	f89a 3000 	ldrb.w	r3, [sl]
 800adbe:	2b00      	cmp	r3, #0
 800adc0:	f000 80a1 	beq.w	800af06 <_svfiprintf_r+0x1c6>
 800adc4:	2300      	movs	r3, #0
 800adc6:	f04f 32ff 	mov.w	r2, #4294967295
 800adca:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800adce:	f10a 0a01 	add.w	sl, sl, #1
 800add2:	9304      	str	r3, [sp, #16]
 800add4:	9307      	str	r3, [sp, #28]
 800add6:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800adda:	931a      	str	r3, [sp, #104]	; 0x68
 800addc:	4654      	mov	r4, sl
 800adde:	2205      	movs	r2, #5
 800ade0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ade4:	4850      	ldr	r0, [pc, #320]	; (800af28 <_svfiprintf_r+0x1e8>)
 800ade6:	f7f5 f9fb 	bl	80001e0 <memchr>
 800adea:	9a04      	ldr	r2, [sp, #16]
 800adec:	b9d8      	cbnz	r0, 800ae26 <_svfiprintf_r+0xe6>
 800adee:	06d0      	lsls	r0, r2, #27
 800adf0:	bf44      	itt	mi
 800adf2:	2320      	movmi	r3, #32
 800adf4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800adf8:	0711      	lsls	r1, r2, #28
 800adfa:	bf44      	itt	mi
 800adfc:	232b      	movmi	r3, #43	; 0x2b
 800adfe:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800ae02:	f89a 3000 	ldrb.w	r3, [sl]
 800ae06:	2b2a      	cmp	r3, #42	; 0x2a
 800ae08:	d015      	beq.n	800ae36 <_svfiprintf_r+0xf6>
 800ae0a:	9a07      	ldr	r2, [sp, #28]
 800ae0c:	4654      	mov	r4, sl
 800ae0e:	2000      	movs	r0, #0
 800ae10:	f04f 0c0a 	mov.w	ip, #10
 800ae14:	4621      	mov	r1, r4
 800ae16:	f811 3b01 	ldrb.w	r3, [r1], #1
 800ae1a:	3b30      	subs	r3, #48	; 0x30
 800ae1c:	2b09      	cmp	r3, #9
 800ae1e:	d94d      	bls.n	800aebc <_svfiprintf_r+0x17c>
 800ae20:	b1b0      	cbz	r0, 800ae50 <_svfiprintf_r+0x110>
 800ae22:	9207      	str	r2, [sp, #28]
 800ae24:	e014      	b.n	800ae50 <_svfiprintf_r+0x110>
 800ae26:	eba0 0308 	sub.w	r3, r0, r8
 800ae2a:	fa09 f303 	lsl.w	r3, r9, r3
 800ae2e:	4313      	orrs	r3, r2
 800ae30:	9304      	str	r3, [sp, #16]
 800ae32:	46a2      	mov	sl, r4
 800ae34:	e7d2      	b.n	800addc <_svfiprintf_r+0x9c>
 800ae36:	9b03      	ldr	r3, [sp, #12]
 800ae38:	1d19      	adds	r1, r3, #4
 800ae3a:	681b      	ldr	r3, [r3, #0]
 800ae3c:	9103      	str	r1, [sp, #12]
 800ae3e:	2b00      	cmp	r3, #0
 800ae40:	bfbb      	ittet	lt
 800ae42:	425b      	neglt	r3, r3
 800ae44:	f042 0202 	orrlt.w	r2, r2, #2
 800ae48:	9307      	strge	r3, [sp, #28]
 800ae4a:	9307      	strlt	r3, [sp, #28]
 800ae4c:	bfb8      	it	lt
 800ae4e:	9204      	strlt	r2, [sp, #16]
 800ae50:	7823      	ldrb	r3, [r4, #0]
 800ae52:	2b2e      	cmp	r3, #46	; 0x2e
 800ae54:	d10c      	bne.n	800ae70 <_svfiprintf_r+0x130>
 800ae56:	7863      	ldrb	r3, [r4, #1]
 800ae58:	2b2a      	cmp	r3, #42	; 0x2a
 800ae5a:	d134      	bne.n	800aec6 <_svfiprintf_r+0x186>
 800ae5c:	9b03      	ldr	r3, [sp, #12]
 800ae5e:	1d1a      	adds	r2, r3, #4
 800ae60:	681b      	ldr	r3, [r3, #0]
 800ae62:	9203      	str	r2, [sp, #12]
 800ae64:	2b00      	cmp	r3, #0
 800ae66:	bfb8      	it	lt
 800ae68:	f04f 33ff 	movlt.w	r3, #4294967295
 800ae6c:	3402      	adds	r4, #2
 800ae6e:	9305      	str	r3, [sp, #20]
 800ae70:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 800af38 <_svfiprintf_r+0x1f8>
 800ae74:	7821      	ldrb	r1, [r4, #0]
 800ae76:	2203      	movs	r2, #3
 800ae78:	4650      	mov	r0, sl
 800ae7a:	f7f5 f9b1 	bl	80001e0 <memchr>
 800ae7e:	b138      	cbz	r0, 800ae90 <_svfiprintf_r+0x150>
 800ae80:	9b04      	ldr	r3, [sp, #16]
 800ae82:	eba0 000a 	sub.w	r0, r0, sl
 800ae86:	2240      	movs	r2, #64	; 0x40
 800ae88:	4082      	lsls	r2, r0
 800ae8a:	4313      	orrs	r3, r2
 800ae8c:	3401      	adds	r4, #1
 800ae8e:	9304      	str	r3, [sp, #16]
 800ae90:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ae94:	4825      	ldr	r0, [pc, #148]	; (800af2c <_svfiprintf_r+0x1ec>)
 800ae96:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800ae9a:	2206      	movs	r2, #6
 800ae9c:	f7f5 f9a0 	bl	80001e0 <memchr>
 800aea0:	2800      	cmp	r0, #0
 800aea2:	d038      	beq.n	800af16 <_svfiprintf_r+0x1d6>
 800aea4:	4b22      	ldr	r3, [pc, #136]	; (800af30 <_svfiprintf_r+0x1f0>)
 800aea6:	bb1b      	cbnz	r3, 800aef0 <_svfiprintf_r+0x1b0>
 800aea8:	9b03      	ldr	r3, [sp, #12]
 800aeaa:	3307      	adds	r3, #7
 800aeac:	f023 0307 	bic.w	r3, r3, #7
 800aeb0:	3308      	adds	r3, #8
 800aeb2:	9303      	str	r3, [sp, #12]
 800aeb4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800aeb6:	4433      	add	r3, r6
 800aeb8:	9309      	str	r3, [sp, #36]	; 0x24
 800aeba:	e768      	b.n	800ad8e <_svfiprintf_r+0x4e>
 800aebc:	fb0c 3202 	mla	r2, ip, r2, r3
 800aec0:	460c      	mov	r4, r1
 800aec2:	2001      	movs	r0, #1
 800aec4:	e7a6      	b.n	800ae14 <_svfiprintf_r+0xd4>
 800aec6:	2300      	movs	r3, #0
 800aec8:	3401      	adds	r4, #1
 800aeca:	9305      	str	r3, [sp, #20]
 800aecc:	4619      	mov	r1, r3
 800aece:	f04f 0c0a 	mov.w	ip, #10
 800aed2:	4620      	mov	r0, r4
 800aed4:	f810 2b01 	ldrb.w	r2, [r0], #1
 800aed8:	3a30      	subs	r2, #48	; 0x30
 800aeda:	2a09      	cmp	r2, #9
 800aedc:	d903      	bls.n	800aee6 <_svfiprintf_r+0x1a6>
 800aede:	2b00      	cmp	r3, #0
 800aee0:	d0c6      	beq.n	800ae70 <_svfiprintf_r+0x130>
 800aee2:	9105      	str	r1, [sp, #20]
 800aee4:	e7c4      	b.n	800ae70 <_svfiprintf_r+0x130>
 800aee6:	fb0c 2101 	mla	r1, ip, r1, r2
 800aeea:	4604      	mov	r4, r0
 800aeec:	2301      	movs	r3, #1
 800aeee:	e7f0      	b.n	800aed2 <_svfiprintf_r+0x192>
 800aef0:	ab03      	add	r3, sp, #12
 800aef2:	9300      	str	r3, [sp, #0]
 800aef4:	462a      	mov	r2, r5
 800aef6:	4b0f      	ldr	r3, [pc, #60]	; (800af34 <_svfiprintf_r+0x1f4>)
 800aef8:	a904      	add	r1, sp, #16
 800aefa:	4638      	mov	r0, r7
 800aefc:	f3af 8000 	nop.w
 800af00:	1c42      	adds	r2, r0, #1
 800af02:	4606      	mov	r6, r0
 800af04:	d1d6      	bne.n	800aeb4 <_svfiprintf_r+0x174>
 800af06:	89ab      	ldrh	r3, [r5, #12]
 800af08:	065b      	lsls	r3, r3, #25
 800af0a:	f53f af2d 	bmi.w	800ad68 <_svfiprintf_r+0x28>
 800af0e:	9809      	ldr	r0, [sp, #36]	; 0x24
 800af10:	b01d      	add	sp, #116	; 0x74
 800af12:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800af16:	ab03      	add	r3, sp, #12
 800af18:	9300      	str	r3, [sp, #0]
 800af1a:	462a      	mov	r2, r5
 800af1c:	4b05      	ldr	r3, [pc, #20]	; (800af34 <_svfiprintf_r+0x1f4>)
 800af1e:	a904      	add	r1, sp, #16
 800af20:	4638      	mov	r0, r7
 800af22:	f000 f879 	bl	800b018 <_printf_i>
 800af26:	e7eb      	b.n	800af00 <_svfiprintf_r+0x1c0>
 800af28:	0800b6d8 	.word	0x0800b6d8
 800af2c:	0800b6e2 	.word	0x0800b6e2
 800af30:	00000000 	.word	0x00000000
 800af34:	0800ac8d 	.word	0x0800ac8d
 800af38:	0800b6de 	.word	0x0800b6de

0800af3c <_printf_common>:
 800af3c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800af40:	4616      	mov	r6, r2
 800af42:	4699      	mov	r9, r3
 800af44:	688a      	ldr	r2, [r1, #8]
 800af46:	690b      	ldr	r3, [r1, #16]
 800af48:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800af4c:	4293      	cmp	r3, r2
 800af4e:	bfb8      	it	lt
 800af50:	4613      	movlt	r3, r2
 800af52:	6033      	str	r3, [r6, #0]
 800af54:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800af58:	4607      	mov	r7, r0
 800af5a:	460c      	mov	r4, r1
 800af5c:	b10a      	cbz	r2, 800af62 <_printf_common+0x26>
 800af5e:	3301      	adds	r3, #1
 800af60:	6033      	str	r3, [r6, #0]
 800af62:	6823      	ldr	r3, [r4, #0]
 800af64:	0699      	lsls	r1, r3, #26
 800af66:	bf42      	ittt	mi
 800af68:	6833      	ldrmi	r3, [r6, #0]
 800af6a:	3302      	addmi	r3, #2
 800af6c:	6033      	strmi	r3, [r6, #0]
 800af6e:	6825      	ldr	r5, [r4, #0]
 800af70:	f015 0506 	ands.w	r5, r5, #6
 800af74:	d106      	bne.n	800af84 <_printf_common+0x48>
 800af76:	f104 0a19 	add.w	sl, r4, #25
 800af7a:	68e3      	ldr	r3, [r4, #12]
 800af7c:	6832      	ldr	r2, [r6, #0]
 800af7e:	1a9b      	subs	r3, r3, r2
 800af80:	42ab      	cmp	r3, r5
 800af82:	dc26      	bgt.n	800afd2 <_printf_common+0x96>
 800af84:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800af88:	1e13      	subs	r3, r2, #0
 800af8a:	6822      	ldr	r2, [r4, #0]
 800af8c:	bf18      	it	ne
 800af8e:	2301      	movne	r3, #1
 800af90:	0692      	lsls	r2, r2, #26
 800af92:	d42b      	bmi.n	800afec <_printf_common+0xb0>
 800af94:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800af98:	4649      	mov	r1, r9
 800af9a:	4638      	mov	r0, r7
 800af9c:	47c0      	blx	r8
 800af9e:	3001      	adds	r0, #1
 800afa0:	d01e      	beq.n	800afe0 <_printf_common+0xa4>
 800afa2:	6823      	ldr	r3, [r4, #0]
 800afa4:	6922      	ldr	r2, [r4, #16]
 800afa6:	f003 0306 	and.w	r3, r3, #6
 800afaa:	2b04      	cmp	r3, #4
 800afac:	bf02      	ittt	eq
 800afae:	68e5      	ldreq	r5, [r4, #12]
 800afb0:	6833      	ldreq	r3, [r6, #0]
 800afb2:	1aed      	subeq	r5, r5, r3
 800afb4:	68a3      	ldr	r3, [r4, #8]
 800afb6:	bf0c      	ite	eq
 800afb8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800afbc:	2500      	movne	r5, #0
 800afbe:	4293      	cmp	r3, r2
 800afc0:	bfc4      	itt	gt
 800afc2:	1a9b      	subgt	r3, r3, r2
 800afc4:	18ed      	addgt	r5, r5, r3
 800afc6:	2600      	movs	r6, #0
 800afc8:	341a      	adds	r4, #26
 800afca:	42b5      	cmp	r5, r6
 800afcc:	d11a      	bne.n	800b004 <_printf_common+0xc8>
 800afce:	2000      	movs	r0, #0
 800afd0:	e008      	b.n	800afe4 <_printf_common+0xa8>
 800afd2:	2301      	movs	r3, #1
 800afd4:	4652      	mov	r2, sl
 800afd6:	4649      	mov	r1, r9
 800afd8:	4638      	mov	r0, r7
 800afda:	47c0      	blx	r8
 800afdc:	3001      	adds	r0, #1
 800afde:	d103      	bne.n	800afe8 <_printf_common+0xac>
 800afe0:	f04f 30ff 	mov.w	r0, #4294967295
 800afe4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800afe8:	3501      	adds	r5, #1
 800afea:	e7c6      	b.n	800af7a <_printf_common+0x3e>
 800afec:	18e1      	adds	r1, r4, r3
 800afee:	1c5a      	adds	r2, r3, #1
 800aff0:	2030      	movs	r0, #48	; 0x30
 800aff2:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800aff6:	4422      	add	r2, r4
 800aff8:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800affc:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800b000:	3302      	adds	r3, #2
 800b002:	e7c7      	b.n	800af94 <_printf_common+0x58>
 800b004:	2301      	movs	r3, #1
 800b006:	4622      	mov	r2, r4
 800b008:	4649      	mov	r1, r9
 800b00a:	4638      	mov	r0, r7
 800b00c:	47c0      	blx	r8
 800b00e:	3001      	adds	r0, #1
 800b010:	d0e6      	beq.n	800afe0 <_printf_common+0xa4>
 800b012:	3601      	adds	r6, #1
 800b014:	e7d9      	b.n	800afca <_printf_common+0x8e>
	...

0800b018 <_printf_i>:
 800b018:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b01c:	7e0f      	ldrb	r7, [r1, #24]
 800b01e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800b020:	2f78      	cmp	r7, #120	; 0x78
 800b022:	4691      	mov	r9, r2
 800b024:	4680      	mov	r8, r0
 800b026:	460c      	mov	r4, r1
 800b028:	469a      	mov	sl, r3
 800b02a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800b02e:	d807      	bhi.n	800b040 <_printf_i+0x28>
 800b030:	2f62      	cmp	r7, #98	; 0x62
 800b032:	d80a      	bhi.n	800b04a <_printf_i+0x32>
 800b034:	2f00      	cmp	r7, #0
 800b036:	f000 80d4 	beq.w	800b1e2 <_printf_i+0x1ca>
 800b03a:	2f58      	cmp	r7, #88	; 0x58
 800b03c:	f000 80c0 	beq.w	800b1c0 <_printf_i+0x1a8>
 800b040:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800b044:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800b048:	e03a      	b.n	800b0c0 <_printf_i+0xa8>
 800b04a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800b04e:	2b15      	cmp	r3, #21
 800b050:	d8f6      	bhi.n	800b040 <_printf_i+0x28>
 800b052:	a101      	add	r1, pc, #4	; (adr r1, 800b058 <_printf_i+0x40>)
 800b054:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800b058:	0800b0b1 	.word	0x0800b0b1
 800b05c:	0800b0c5 	.word	0x0800b0c5
 800b060:	0800b041 	.word	0x0800b041
 800b064:	0800b041 	.word	0x0800b041
 800b068:	0800b041 	.word	0x0800b041
 800b06c:	0800b041 	.word	0x0800b041
 800b070:	0800b0c5 	.word	0x0800b0c5
 800b074:	0800b041 	.word	0x0800b041
 800b078:	0800b041 	.word	0x0800b041
 800b07c:	0800b041 	.word	0x0800b041
 800b080:	0800b041 	.word	0x0800b041
 800b084:	0800b1c9 	.word	0x0800b1c9
 800b088:	0800b0f1 	.word	0x0800b0f1
 800b08c:	0800b183 	.word	0x0800b183
 800b090:	0800b041 	.word	0x0800b041
 800b094:	0800b041 	.word	0x0800b041
 800b098:	0800b1eb 	.word	0x0800b1eb
 800b09c:	0800b041 	.word	0x0800b041
 800b0a0:	0800b0f1 	.word	0x0800b0f1
 800b0a4:	0800b041 	.word	0x0800b041
 800b0a8:	0800b041 	.word	0x0800b041
 800b0ac:	0800b18b 	.word	0x0800b18b
 800b0b0:	682b      	ldr	r3, [r5, #0]
 800b0b2:	1d1a      	adds	r2, r3, #4
 800b0b4:	681b      	ldr	r3, [r3, #0]
 800b0b6:	602a      	str	r2, [r5, #0]
 800b0b8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800b0bc:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800b0c0:	2301      	movs	r3, #1
 800b0c2:	e09f      	b.n	800b204 <_printf_i+0x1ec>
 800b0c4:	6820      	ldr	r0, [r4, #0]
 800b0c6:	682b      	ldr	r3, [r5, #0]
 800b0c8:	0607      	lsls	r7, r0, #24
 800b0ca:	f103 0104 	add.w	r1, r3, #4
 800b0ce:	6029      	str	r1, [r5, #0]
 800b0d0:	d501      	bpl.n	800b0d6 <_printf_i+0xbe>
 800b0d2:	681e      	ldr	r6, [r3, #0]
 800b0d4:	e003      	b.n	800b0de <_printf_i+0xc6>
 800b0d6:	0646      	lsls	r6, r0, #25
 800b0d8:	d5fb      	bpl.n	800b0d2 <_printf_i+0xba>
 800b0da:	f9b3 6000 	ldrsh.w	r6, [r3]
 800b0de:	2e00      	cmp	r6, #0
 800b0e0:	da03      	bge.n	800b0ea <_printf_i+0xd2>
 800b0e2:	232d      	movs	r3, #45	; 0x2d
 800b0e4:	4276      	negs	r6, r6
 800b0e6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b0ea:	485a      	ldr	r0, [pc, #360]	; (800b254 <_printf_i+0x23c>)
 800b0ec:	230a      	movs	r3, #10
 800b0ee:	e012      	b.n	800b116 <_printf_i+0xfe>
 800b0f0:	682b      	ldr	r3, [r5, #0]
 800b0f2:	6820      	ldr	r0, [r4, #0]
 800b0f4:	1d19      	adds	r1, r3, #4
 800b0f6:	6029      	str	r1, [r5, #0]
 800b0f8:	0605      	lsls	r5, r0, #24
 800b0fa:	d501      	bpl.n	800b100 <_printf_i+0xe8>
 800b0fc:	681e      	ldr	r6, [r3, #0]
 800b0fe:	e002      	b.n	800b106 <_printf_i+0xee>
 800b100:	0641      	lsls	r1, r0, #25
 800b102:	d5fb      	bpl.n	800b0fc <_printf_i+0xe4>
 800b104:	881e      	ldrh	r6, [r3, #0]
 800b106:	4853      	ldr	r0, [pc, #332]	; (800b254 <_printf_i+0x23c>)
 800b108:	2f6f      	cmp	r7, #111	; 0x6f
 800b10a:	bf0c      	ite	eq
 800b10c:	2308      	moveq	r3, #8
 800b10e:	230a      	movne	r3, #10
 800b110:	2100      	movs	r1, #0
 800b112:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800b116:	6865      	ldr	r5, [r4, #4]
 800b118:	60a5      	str	r5, [r4, #8]
 800b11a:	2d00      	cmp	r5, #0
 800b11c:	bfa2      	ittt	ge
 800b11e:	6821      	ldrge	r1, [r4, #0]
 800b120:	f021 0104 	bicge.w	r1, r1, #4
 800b124:	6021      	strge	r1, [r4, #0]
 800b126:	b90e      	cbnz	r6, 800b12c <_printf_i+0x114>
 800b128:	2d00      	cmp	r5, #0
 800b12a:	d04b      	beq.n	800b1c4 <_printf_i+0x1ac>
 800b12c:	4615      	mov	r5, r2
 800b12e:	fbb6 f1f3 	udiv	r1, r6, r3
 800b132:	fb03 6711 	mls	r7, r3, r1, r6
 800b136:	5dc7      	ldrb	r7, [r0, r7]
 800b138:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800b13c:	4637      	mov	r7, r6
 800b13e:	42bb      	cmp	r3, r7
 800b140:	460e      	mov	r6, r1
 800b142:	d9f4      	bls.n	800b12e <_printf_i+0x116>
 800b144:	2b08      	cmp	r3, #8
 800b146:	d10b      	bne.n	800b160 <_printf_i+0x148>
 800b148:	6823      	ldr	r3, [r4, #0]
 800b14a:	07de      	lsls	r6, r3, #31
 800b14c:	d508      	bpl.n	800b160 <_printf_i+0x148>
 800b14e:	6923      	ldr	r3, [r4, #16]
 800b150:	6861      	ldr	r1, [r4, #4]
 800b152:	4299      	cmp	r1, r3
 800b154:	bfde      	ittt	le
 800b156:	2330      	movle	r3, #48	; 0x30
 800b158:	f805 3c01 	strble.w	r3, [r5, #-1]
 800b15c:	f105 35ff 	addle.w	r5, r5, #4294967295
 800b160:	1b52      	subs	r2, r2, r5
 800b162:	6122      	str	r2, [r4, #16]
 800b164:	f8cd a000 	str.w	sl, [sp]
 800b168:	464b      	mov	r3, r9
 800b16a:	aa03      	add	r2, sp, #12
 800b16c:	4621      	mov	r1, r4
 800b16e:	4640      	mov	r0, r8
 800b170:	f7ff fee4 	bl	800af3c <_printf_common>
 800b174:	3001      	adds	r0, #1
 800b176:	d14a      	bne.n	800b20e <_printf_i+0x1f6>
 800b178:	f04f 30ff 	mov.w	r0, #4294967295
 800b17c:	b004      	add	sp, #16
 800b17e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b182:	6823      	ldr	r3, [r4, #0]
 800b184:	f043 0320 	orr.w	r3, r3, #32
 800b188:	6023      	str	r3, [r4, #0]
 800b18a:	4833      	ldr	r0, [pc, #204]	; (800b258 <_printf_i+0x240>)
 800b18c:	2778      	movs	r7, #120	; 0x78
 800b18e:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800b192:	6823      	ldr	r3, [r4, #0]
 800b194:	6829      	ldr	r1, [r5, #0]
 800b196:	061f      	lsls	r7, r3, #24
 800b198:	f851 6b04 	ldr.w	r6, [r1], #4
 800b19c:	d402      	bmi.n	800b1a4 <_printf_i+0x18c>
 800b19e:	065f      	lsls	r7, r3, #25
 800b1a0:	bf48      	it	mi
 800b1a2:	b2b6      	uxthmi	r6, r6
 800b1a4:	07df      	lsls	r7, r3, #31
 800b1a6:	bf48      	it	mi
 800b1a8:	f043 0320 	orrmi.w	r3, r3, #32
 800b1ac:	6029      	str	r1, [r5, #0]
 800b1ae:	bf48      	it	mi
 800b1b0:	6023      	strmi	r3, [r4, #0]
 800b1b2:	b91e      	cbnz	r6, 800b1bc <_printf_i+0x1a4>
 800b1b4:	6823      	ldr	r3, [r4, #0]
 800b1b6:	f023 0320 	bic.w	r3, r3, #32
 800b1ba:	6023      	str	r3, [r4, #0]
 800b1bc:	2310      	movs	r3, #16
 800b1be:	e7a7      	b.n	800b110 <_printf_i+0xf8>
 800b1c0:	4824      	ldr	r0, [pc, #144]	; (800b254 <_printf_i+0x23c>)
 800b1c2:	e7e4      	b.n	800b18e <_printf_i+0x176>
 800b1c4:	4615      	mov	r5, r2
 800b1c6:	e7bd      	b.n	800b144 <_printf_i+0x12c>
 800b1c8:	682b      	ldr	r3, [r5, #0]
 800b1ca:	6826      	ldr	r6, [r4, #0]
 800b1cc:	6961      	ldr	r1, [r4, #20]
 800b1ce:	1d18      	adds	r0, r3, #4
 800b1d0:	6028      	str	r0, [r5, #0]
 800b1d2:	0635      	lsls	r5, r6, #24
 800b1d4:	681b      	ldr	r3, [r3, #0]
 800b1d6:	d501      	bpl.n	800b1dc <_printf_i+0x1c4>
 800b1d8:	6019      	str	r1, [r3, #0]
 800b1da:	e002      	b.n	800b1e2 <_printf_i+0x1ca>
 800b1dc:	0670      	lsls	r0, r6, #25
 800b1de:	d5fb      	bpl.n	800b1d8 <_printf_i+0x1c0>
 800b1e0:	8019      	strh	r1, [r3, #0]
 800b1e2:	2300      	movs	r3, #0
 800b1e4:	6123      	str	r3, [r4, #16]
 800b1e6:	4615      	mov	r5, r2
 800b1e8:	e7bc      	b.n	800b164 <_printf_i+0x14c>
 800b1ea:	682b      	ldr	r3, [r5, #0]
 800b1ec:	1d1a      	adds	r2, r3, #4
 800b1ee:	602a      	str	r2, [r5, #0]
 800b1f0:	681d      	ldr	r5, [r3, #0]
 800b1f2:	6862      	ldr	r2, [r4, #4]
 800b1f4:	2100      	movs	r1, #0
 800b1f6:	4628      	mov	r0, r5
 800b1f8:	f7f4 fff2 	bl	80001e0 <memchr>
 800b1fc:	b108      	cbz	r0, 800b202 <_printf_i+0x1ea>
 800b1fe:	1b40      	subs	r0, r0, r5
 800b200:	6060      	str	r0, [r4, #4]
 800b202:	6863      	ldr	r3, [r4, #4]
 800b204:	6123      	str	r3, [r4, #16]
 800b206:	2300      	movs	r3, #0
 800b208:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b20c:	e7aa      	b.n	800b164 <_printf_i+0x14c>
 800b20e:	6923      	ldr	r3, [r4, #16]
 800b210:	462a      	mov	r2, r5
 800b212:	4649      	mov	r1, r9
 800b214:	4640      	mov	r0, r8
 800b216:	47d0      	blx	sl
 800b218:	3001      	adds	r0, #1
 800b21a:	d0ad      	beq.n	800b178 <_printf_i+0x160>
 800b21c:	6823      	ldr	r3, [r4, #0]
 800b21e:	079b      	lsls	r3, r3, #30
 800b220:	d413      	bmi.n	800b24a <_printf_i+0x232>
 800b222:	68e0      	ldr	r0, [r4, #12]
 800b224:	9b03      	ldr	r3, [sp, #12]
 800b226:	4298      	cmp	r0, r3
 800b228:	bfb8      	it	lt
 800b22a:	4618      	movlt	r0, r3
 800b22c:	e7a6      	b.n	800b17c <_printf_i+0x164>
 800b22e:	2301      	movs	r3, #1
 800b230:	4632      	mov	r2, r6
 800b232:	4649      	mov	r1, r9
 800b234:	4640      	mov	r0, r8
 800b236:	47d0      	blx	sl
 800b238:	3001      	adds	r0, #1
 800b23a:	d09d      	beq.n	800b178 <_printf_i+0x160>
 800b23c:	3501      	adds	r5, #1
 800b23e:	68e3      	ldr	r3, [r4, #12]
 800b240:	9903      	ldr	r1, [sp, #12]
 800b242:	1a5b      	subs	r3, r3, r1
 800b244:	42ab      	cmp	r3, r5
 800b246:	dcf2      	bgt.n	800b22e <_printf_i+0x216>
 800b248:	e7eb      	b.n	800b222 <_printf_i+0x20a>
 800b24a:	2500      	movs	r5, #0
 800b24c:	f104 0619 	add.w	r6, r4, #25
 800b250:	e7f5      	b.n	800b23e <_printf_i+0x226>
 800b252:	bf00      	nop
 800b254:	0800b6e9 	.word	0x0800b6e9
 800b258:	0800b6fa 	.word	0x0800b6fa

0800b25c <memmove>:
 800b25c:	4288      	cmp	r0, r1
 800b25e:	b510      	push	{r4, lr}
 800b260:	eb01 0402 	add.w	r4, r1, r2
 800b264:	d902      	bls.n	800b26c <memmove+0x10>
 800b266:	4284      	cmp	r4, r0
 800b268:	4623      	mov	r3, r4
 800b26a:	d807      	bhi.n	800b27c <memmove+0x20>
 800b26c:	1e43      	subs	r3, r0, #1
 800b26e:	42a1      	cmp	r1, r4
 800b270:	d008      	beq.n	800b284 <memmove+0x28>
 800b272:	f811 2b01 	ldrb.w	r2, [r1], #1
 800b276:	f803 2f01 	strb.w	r2, [r3, #1]!
 800b27a:	e7f8      	b.n	800b26e <memmove+0x12>
 800b27c:	4402      	add	r2, r0
 800b27e:	4601      	mov	r1, r0
 800b280:	428a      	cmp	r2, r1
 800b282:	d100      	bne.n	800b286 <memmove+0x2a>
 800b284:	bd10      	pop	{r4, pc}
 800b286:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800b28a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800b28e:	e7f7      	b.n	800b280 <memmove+0x24>

0800b290 <_sbrk_r>:
 800b290:	b538      	push	{r3, r4, r5, lr}
 800b292:	4d06      	ldr	r5, [pc, #24]	; (800b2ac <_sbrk_r+0x1c>)
 800b294:	2300      	movs	r3, #0
 800b296:	4604      	mov	r4, r0
 800b298:	4608      	mov	r0, r1
 800b29a:	602b      	str	r3, [r5, #0]
 800b29c:	f7f6 f9d0 	bl	8001640 <_sbrk>
 800b2a0:	1c43      	adds	r3, r0, #1
 800b2a2:	d102      	bne.n	800b2aa <_sbrk_r+0x1a>
 800b2a4:	682b      	ldr	r3, [r5, #0]
 800b2a6:	b103      	cbz	r3, 800b2aa <_sbrk_r+0x1a>
 800b2a8:	6023      	str	r3, [r4, #0]
 800b2aa:	bd38      	pop	{r3, r4, r5, pc}
 800b2ac:	20009f3c 	.word	0x20009f3c

0800b2b0 <_realloc_r>:
 800b2b0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b2b4:	4680      	mov	r8, r0
 800b2b6:	4614      	mov	r4, r2
 800b2b8:	460e      	mov	r6, r1
 800b2ba:	b921      	cbnz	r1, 800b2c6 <_realloc_r+0x16>
 800b2bc:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b2c0:	4611      	mov	r1, r2
 800b2c2:	f7ff bc57 	b.w	800ab74 <_malloc_r>
 800b2c6:	b92a      	cbnz	r2, 800b2d4 <_realloc_r+0x24>
 800b2c8:	f7ff fbe8 	bl	800aa9c <_free_r>
 800b2cc:	4625      	mov	r5, r4
 800b2ce:	4628      	mov	r0, r5
 800b2d0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b2d4:	f000 f81b 	bl	800b30e <_malloc_usable_size_r>
 800b2d8:	4284      	cmp	r4, r0
 800b2da:	4607      	mov	r7, r0
 800b2dc:	d802      	bhi.n	800b2e4 <_realloc_r+0x34>
 800b2de:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800b2e2:	d812      	bhi.n	800b30a <_realloc_r+0x5a>
 800b2e4:	4621      	mov	r1, r4
 800b2e6:	4640      	mov	r0, r8
 800b2e8:	f7ff fc44 	bl	800ab74 <_malloc_r>
 800b2ec:	4605      	mov	r5, r0
 800b2ee:	2800      	cmp	r0, #0
 800b2f0:	d0ed      	beq.n	800b2ce <_realloc_r+0x1e>
 800b2f2:	42bc      	cmp	r4, r7
 800b2f4:	4622      	mov	r2, r4
 800b2f6:	4631      	mov	r1, r6
 800b2f8:	bf28      	it	cs
 800b2fa:	463a      	movcs	r2, r7
 800b2fc:	f7ff fbc0 	bl	800aa80 <memcpy>
 800b300:	4631      	mov	r1, r6
 800b302:	4640      	mov	r0, r8
 800b304:	f7ff fbca 	bl	800aa9c <_free_r>
 800b308:	e7e1      	b.n	800b2ce <_realloc_r+0x1e>
 800b30a:	4635      	mov	r5, r6
 800b30c:	e7df      	b.n	800b2ce <_realloc_r+0x1e>

0800b30e <_malloc_usable_size_r>:
 800b30e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b312:	1f18      	subs	r0, r3, #4
 800b314:	2b00      	cmp	r3, #0
 800b316:	bfbc      	itt	lt
 800b318:	580b      	ldrlt	r3, [r1, r0]
 800b31a:	18c0      	addlt	r0, r0, r3
 800b31c:	4770      	bx	lr
	...

0800b320 <_init>:
 800b320:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b322:	bf00      	nop
 800b324:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b326:	bc08      	pop	{r3}
 800b328:	469e      	mov	lr, r3
 800b32a:	4770      	bx	lr

0800b32c <_fini>:
 800b32c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b32e:	bf00      	nop
 800b330:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b332:	bc08      	pop	{r3}
 800b334:	469e      	mov	lr, r3
 800b336:	4770      	bx	lr
