# DESCRIPTION: Verilator output: Timestamp data for --skip-identical.  Delete at will.
C "-y /home/weinijuan/cpu/IP/myCPU -y /home/weinijuan/cpu/IP/CONFREG -y /home/weinijuan/cpu/IP/AXI_DELAY_RAND -y /home/weinijuan/cpu/IP/AXI_SRAM_BRIDGE -y /home/weinijuan/cpu/IP/AMBA -y /home/weinijuan/cpu/IP/APB_DEV -y /home/weinijuan/cpu/IP/APB_DEV/URT -y /home/weinijuan/cpu/IP/APB_DEV/NAND -y ../testbench -y /home/weinijuan/cpu/chip/soc_demo/sim --trace-fst --error-limit 1000 --trace-structs --savable --threads 1 -O3 -Wno-fatal -DSIMU -DSIMULATION=1 -Wall --trace -cc -DDIFFTEST_EN simu_top.v difftest.v /home/weinijuan/cpu/IP/myCPU/Comparator.sv /home/weinijuan/cpu/IP/myCPU/Control.sv /home/weinijuan/cpu/IP/myCPU/Forwarding.sv /home/weinijuan/cpu/IP/myCPU/HazardDetect.sv /home/weinijuan/cpu/IP/myCPU/ImmGen.sv /home/weinijuan/cpu/IP/myCPU/Pipeline.sv /home/weinijuan/cpu/IP/myCPU/addr_trans.sv /home/weinijuan/cpu/IP/myCPU/alu.sv /home/weinijuan/cpu/IP/myCPU/cpu_sram.sv /home/weinijuan/cpu/IP/myCPU/csr_.sv /home/weinijuan/cpu/IP/myCPU/extend_memData.sv /home/weinijuan/cpu/IP/myCPU/extend_store.sv /home/weinijuan/cpu/IP/myCPU/mycpu_top.sv /home/weinijuan/cpu/IP/myCPU/regfile.sv /home/weinijuan/cpu/IP/myCPU/signed_to_abs.sv /home/weinijuan/cpu/IP/myCPU/tlb_.sv /home/weinijuan/cpu/IP/myCPU/addr_parse.v /home/weinijuan/cpu/IP/myCPU/axi_wr.v /home/weinijuan/cpu/IP/myCPU/bin_to_1h.v /home/weinijuan/cpu/IP/myCPU/bram.v /home/weinijuan/cpu/IP/myCPU/cache.v /home/weinijuan/cpu/IP/myCPU/cache_table.v /home/weinijuan/cpu/IP/myCPU/cpu_axi_interface.v /home/weinijuan/cpu/IP/myCPU/div.v /home/weinijuan/cpu/IP/myCPU/isolate_rightmost.v /home/weinijuan/cpu/IP/myCPU/lfsr.v /home/weinijuan/cpu/IP/myCPU/mux_1h.v /home/weinijuan/cpu/IP/myCPU/replace_way_gen.v /home/weinijuan/cpu/IP/myCPU/sram_to_axi.v /home/weinijuan/cpu/IP/CONFREG/confreg_sim.v /home/weinijuan/cpu/IP/AXI_DELAY_RAND/soc_axi_delay_rand.v /home/weinijuan/cpu/IP/AXI_SRAM_BRIDGE/soc_axi_sram_bridge.v /home/weinijuan/cpu/IP/AMBA/axi2apb.v /home/weinijuan/cpu/IP/AMBA/axi_mux_sim.v /home/weinijuan/cpu/IP/APB_DEV/apb_dev_top.v /home/weinijuan/cpu/IP/APB_DEV/apb_mux2.v /home/weinijuan/cpu/IP/APB_DEV/URT/raminfr.v /home/weinijuan/cpu/IP/APB_DEV/URT/uart_receiver.v /home/weinijuan/cpu/IP/APB_DEV/URT/uart_regs.v /home/weinijuan/cpu/IP/APB_DEV/URT/uart_rfifo.v /home/weinijuan/cpu/IP/APB_DEV/URT/uart_sync_flops.v /home/weinijuan/cpu/IP/APB_DEV/URT/uart_tfifo.v /home/weinijuan/cpu/IP/APB_DEV/URT/uart_top.v /home/weinijuan/cpu/IP/APB_DEV/URT/uart_transmitter.v /home/weinijuan/cpu/IP/APB_DEV/NAND/nand.v"
S      9436  3020865  1682333758   321437393  1682333758   317437309 "../testbench/difftest.v"
S      4003  3020914  1681923394   139818438  1681923394   139818438 "../testbench/simu_top.v"
S     33567  3020609  1681923394    59818362  1681923394    59818362 "/home/weinijuan/cpu/IP/AMBA/axi2apb.v"
S     31969  3020611  1681923394    59818362  1681923394    59818362 "/home/weinijuan/cpu/IP/AMBA/axi_mux_sim.v"
S     77690  3020615  1681923394    59818362  1681923394    59818362 "/home/weinijuan/cpu/IP/APB_DEV/NAND/nand.v"
S      2451  3020617  1681923394    59818362  1681923394    59818362 "/home/weinijuan/cpu/IP/APB_DEV/URT/raminfr.v"
S      4885  3020618  1681923394    59818362  1681923394    59818362 "/home/weinijuan/cpu/IP/APB_DEV/URT/uart_defines.h"
S     11576  3020619  1681923394    59818362  1681923394    59818362 "/home/weinijuan/cpu/IP/APB_DEV/URT/uart_receiver.v"
S     18592  3020620  1681923394    59818362  1681923394    59818362 "/home/weinijuan/cpu/IP/APB_DEV/URT/uart_regs.v"
S      5178  3020621  1681923394    59818362  1681923394    59818362 "/home/weinijuan/cpu/IP/APB_DEV/URT/uart_rfifo.v"
S      2831  3020622  1681923394    59818362  1681923394    59818362 "/home/weinijuan/cpu/IP/APB_DEV/URT/uart_sync_flops.v"
S      3598  3020623  1681923394    59818362  1681923394    59818362 "/home/weinijuan/cpu/IP/APB_DEV/URT/uart_tfifo.v"
S      3471  3020624  1681923394    59818362  1681923394    59818362 "/home/weinijuan/cpu/IP/APB_DEV/URT/uart_top.v"
S      8347  3020625  1681923394    59818362  1681923394    59818362 "/home/weinijuan/cpu/IP/APB_DEV/URT/uart_transmitter.v"
S     12956  3020626  1681923394    59818362  1681923394    59818362 "/home/weinijuan/cpu/IP/APB_DEV/apb_dev_top.v"
S      6307  3020629  1681923394    59818362  1681923394    59818362 "/home/weinijuan/cpu/IP/APB_DEV/apb_mux2.v"
S      4053  3020630  1681923394    59818362  1681923394    59818362 "/home/weinijuan/cpu/IP/APB_DEV/nand_module.v"
S      8630  3020632  1681923394    59818362  1681923394    59818362 "/home/weinijuan/cpu/IP/AXI_DELAY_RAND/soc_axi_delay_rand.v"
S     20670  3020634  1681923394    59818362  1681923394    59818362 "/home/weinijuan/cpu/IP/AXI_SRAM_BRIDGE/soc_axi_sram_bridge.v"
S     23583  3020638  1681923394    59818362  1681923394    59818362 "/home/weinijuan/cpu/IP/CONFREG/confreg_sim.v"
S       310  3067307  1688182378   679676034  1684226506           0 "/home/weinijuan/cpu/IP/myCPU/Comparator.sv"
S     16122  3067309  1688182378   679676034  1688102017           0 "/home/weinijuan/cpu/IP/myCPU/Control.sv"
S      3554  3067316  1688182378   679676034  1688009164           0 "/home/weinijuan/cpu/IP/myCPU/Forwarding.sv"
S      6079  3067317  1688182378   679676034  1688171647           0 "/home/weinijuan/cpu/IP/myCPU/HazardDetect.sv"
S      1443  3067319  1688182378   679676034  1683968396           0 "/home/weinijuan/cpu/IP/myCPU/ImmGen.sv"
S      2392  3067321  1688182378   679676034  1688022255           0 "/home/weinijuan/cpu/IP/myCPU/Pipeline.sv"
S       577  3067296  1688182378   675676052  1680146434           0 "/home/weinijuan/cpu/IP/myCPU/addr_parse.v"
S      1228  3067281  1688182378   675676052  1687830728           0 "/home/weinijuan/cpu/IP/myCPU/addr_trans.sv"
S      5300  3067306  1688182378   679676034  1687595295           0 "/home/weinijuan/cpu/IP/myCPU/alu.sv"
S      5423  3067298  1688182378   675676052  1687832492           0 "/home/weinijuan/cpu/IP/myCPU/axi_wr.v"
S       339  3067290  1688182378   675676052  1680146434           0 "/home/weinijuan/cpu/IP/myCPU/bin_to_1h.v"
S      3845  3067300  1688182378   675676052  1687748816           0 "/home/weinijuan/cpu/IP/myCPU/bram.v"
S     22602  3067301  1688182378   675676052  1688126722           0 "/home/weinijuan/cpu/IP/myCPU/cache.v"
S      4180  3067302  1688182378   675676052  1688124592           0 "/home/weinijuan/cpu/IP/myCPU/cache_table.v"
S     15355  3067310  1688182378   679676034  1688179904           0 "/home/weinijuan/cpu/IP/myCPU/cpu.svh"
S      6537  3067311  1688182378   679676034  1681923394           0 "/home/weinijuan/cpu/IP/myCPU/cpu_axi_interface.v"
S     58271  3067312  1688182378   679676034  1688180191           0 "/home/weinijuan/cpu/IP/myCPU/cpu_sram.sv"
S     11531  3067313  1688182378   679676034  1688048192           0 "/home/weinijuan/cpu/IP/myCPU/csr_.sv"
S      2962  3067314  1688182378   679676034  1681923394           0 "/home/weinijuan/cpu/IP/myCPU/div.v"
S      2921  3067297  1688182378   675676052  1681923394           0 "/home/weinijuan/cpu/IP/myCPU/extend_memData.sv"
S      1320  3067315  1688182378   679676034  1683970359           0 "/home/weinijuan/cpu/IP/myCPU/extend_store.sv"
S       310  3067293  1688182378   675676052  1680146434           0 "/home/weinijuan/cpu/IP/myCPU/isolate_rightmost.v"
S      1400  3067303  1688182378   679676034  1687832504           0 "/home/weinijuan/cpu/IP/myCPU/lfsr.v"
S       723  3067295  1688182378   675676052  1680146434           0 "/home/weinijuan/cpu/IP/myCPU/mux_1h.v"
S      7848  3067320  1688182378   679676034  1688131590           0 "/home/weinijuan/cpu/IP/myCPU/mycpu_top.sv"
S      1681  3067322  1688184177   828478667  1688184177   828478667 "/home/weinijuan/cpu/IP/myCPU/regfile.sv"
S      1531  3067304  1688182378   679676034  1687832534           0 "/home/weinijuan/cpu/IP/myCPU/replace_way_gen.v"
S       228  3067324  1688182378   679676034  1681923394           0 "/home/weinijuan/cpu/IP/myCPU/signed_to_abs.sv"
S     14111  3067305  1688182378   679676034  1688125565           0 "/home/weinijuan/cpu/IP/myCPU/sram_to_axi.v"
S      5252  3067325  1688182378   679676034  1687572454           0 "/home/weinijuan/cpu/IP/myCPU/tlb_.sv"
S      3536  3020760  1681923394    91818392  1681923394    91818392 "/home/weinijuan/cpu/chip/soc_demo/sim/config.h"
S     34089  3020761  1681923394    91818392  1681923394    91818392 "/home/weinijuan/cpu/chip/soc_demo/sim/soc_top.v"
S  11259800  2364023  1681976773   888364682  1680199511           0 "/usr/bin/verilator_bin"
T      8622  3026636  1688184281   132385714  1688184281   132385714 "obj_dir/Vsimu_top.cpp"
T      5661  3026617  1688184281   132385714  1688184281   132385714 "obj_dir/Vsimu_top.h"
T      1503  3026743  1688184281   200385654  1688184281   200385654 "obj_dir/Vsimu_top.mk"
T     31191  3026616  1688184281   132385714  1688184281   132385714 "obj_dir/Vsimu_top__ConstPool_0.cpp"
T       684  3020857  1688184281   132385714  1688184281   132385714 "obj_dir/Vsimu_top__Dpi.cpp"
T      2822  3020855  1688184281   132385714  1688184281   132385714 "obj_dir/Vsimu_top__Dpi.h"
T      1505  3020846  1688184281   132385714  1688184281   132385714 "obj_dir/Vsimu_top__Syms.cpp"
T      1354  3020854  1688184281   132385714  1688184281   132385714 "obj_dir/Vsimu_top__Syms.h"
T    774969  3026741  1688184281   200385654  1688184281   200385654 "obj_dir/Vsimu_top__Trace__0.cpp"
T   1318033  3026740  1688184281   192385661  1688184281   192385661 "obj_dir/Vsimu_top__Trace__0__Slow.cpp"
T       980  3067436  1688184281   200385654  1688184281   200385654 "obj_dir/Vsimu_top__Trace__1.cpp"
T    126612  3026637  1688184281   136385710  1688184281   136385710 "obj_dir/Vsimu_top___024root.h"
T   1091210  3026647  1688184281   164385685  1688184281   164385685 "obj_dir/Vsimu_top___024root__DepSet_h01c9ced2__0.cpp"
T      1996  3026645  1688184281   140385707  1688184281   140385707 "obj_dir/Vsimu_top___024root__DepSet_h01c9ced2__0__Slow.cpp"
T    923581  3026652  1688184281   172385678  1688184281   172385678 "obj_dir/Vsimu_top___024root__DepSet_h93a688e3__0.cpp"
T    654891  3026646  1688184281   148385700  1688184281   148385700 "obj_dir/Vsimu_top___024root__DepSet_h93a688e3__0__Slow.cpp"
T     94525  3067435  1688184281   172385678  1688184281   172385678 "obj_dir/Vsimu_top___024root__DepSet_h93a688e3__1.cpp"
T    146790  3020864  1688184281   148385700  1688184281   148385700 "obj_dir/Vsimu_top___024root__DepSet_h93a688e3__1__Slow.cpp"
T    225080  3026643  1688184281   136385710  1688184281   136385710 "obj_dir/Vsimu_top___024root__Slow.cpp"
T       810  3026639  1688184281   136385710  1688184281   136385710 "obj_dir/Vsimu_top___024unit.h"
T       525  3026738  1688184281   172385678  1688184281   172385678 "obj_dir/Vsimu_top___024unit__DepSet_h82bd2113__0__Slow.cpp"
T     19168  3026739  1688184281   176385675  1688184281   176385675 "obj_dir/Vsimu_top___024unit__DepSet_hf2f07682__0.cpp"
T      1076  3026737  1688184281   172385678  1688184281   172385678 "obj_dir/Vsimu_top___024unit__Slow.cpp"
T      3235  3026744  1688184281   200385654  1688184281   200385654 "obj_dir/Vsimu_top__ver.d"
T         0        0  1688184281   200385654  1688184281   200385654 "obj_dir/Vsimu_top__verFiles.dat"
T      2051  3026742  1688184281   200385654  1688184281   200385654 "obj_dir/Vsimu_top_classes.mk"
