<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Tue Nov 26 12:58:47 2019" VIVADOVERSION="2019.1">

  <SYSTEMINFO ARCH="zynq" DEVICE="7z020" NAME="COUNTER" PACKAGE="clg400" SPEEDGRADE="-1"/>

  <EXTERNALPORTS>
    <PORT DIR="I" NAME="TCLK" SIGIS="undef" SIGNAME="External_Ports_TCLK">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DIG_TIMER_0" PORT="MCLK"/>
        <CONNECTION INSTANCE="CTR_CTL_0" PORT="CLK"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="PCLK" SIGIS="undef"/>
    <PORT DIR="I" NAME="P_SIG_EX" SIGIS="undef" SIGNAME="External_Ports_P_SIG_EX">
      <CONNECTIONS>
        <CONNECTION INSTANCE="CTR_CTL_0" PORT="P_SIG_IN"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="s_axi_rst" SIGIS="undef" SIGNAME="External_Ports_s_axi_rst">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_gpio_data" PORT="s_axi_aresetn"/>
        <CONNECTION INSTANCE="axi_gpio_util" PORT="s_axi_aresetn"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="s_axi_clk" SIGIS="undef" SIGNAME="External_Ports_s_axi_clk">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_gpio_data" PORT="s_axi_aclk"/>
        <CONNECTION INSTANCE="axi_gpio_util" PORT="s_axi_aclk"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="8" NAME="S_AXI_0_tlm_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_data_s_axi_araddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_gpio_data" PORT="s_axi_araddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="S_AXI_0_tlm_arready" SIGIS="undef" SIGNAME="axi_gpio_data_s_axi_arready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_gpio_data" PORT="s_axi_arready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="S_AXI_0_tlm_arvalid" SIGIS="undef" SIGNAME="axi_gpio_data_s_axi_arvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_gpio_data" PORT="s_axi_arvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="8" NAME="S_AXI_0_tlm_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_data_s_axi_awaddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_gpio_data" PORT="s_axi_awaddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="S_AXI_0_tlm_awready" SIGIS="undef" SIGNAME="axi_gpio_data_s_axi_awready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_gpio_data" PORT="s_axi_awready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="S_AXI_0_tlm_awvalid" SIGIS="undef" SIGNAME="axi_gpio_data_s_axi_awvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_gpio_data" PORT="s_axi_awvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="S_AXI_0_tlm_bready" SIGIS="undef" SIGNAME="axi_gpio_data_s_axi_bready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_gpio_data" PORT="s_axi_bready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="S_AXI_0_tlm_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_data_s_axi_bresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_gpio_data" PORT="s_axi_bresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="S_AXI_0_tlm_bvalid" SIGIS="undef" SIGNAME="axi_gpio_data_s_axi_bvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_gpio_data" PORT="s_axi_bvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="S_AXI_0_tlm_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_data_s_axi_rdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_gpio_data" PORT="s_axi_rdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="S_AXI_0_tlm_rready" SIGIS="undef" SIGNAME="axi_gpio_data_s_axi_rready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_gpio_data" PORT="s_axi_rready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="S_AXI_0_tlm_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_data_s_axi_rresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_gpio_data" PORT="s_axi_rresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="S_AXI_0_tlm_rvalid" SIGIS="undef" SIGNAME="axi_gpio_data_s_axi_rvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_gpio_data" PORT="s_axi_rvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="31" NAME="S_AXI_0_tlm_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_data_s_axi_wdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_gpio_data" PORT="s_axi_wdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="S_AXI_0_tlm_wready" SIGIS="undef" SIGNAME="axi_gpio_data_s_axi_wready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_gpio_data" PORT="s_axi_wready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="S_AXI_0_tlm_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_data_s_axi_wstrb">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_gpio_data" PORT="s_axi_wstrb"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="S_AXI_0_tlm_wvalid" SIGIS="undef" SIGNAME="axi_gpio_data_s_axi_wvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_gpio_data" PORT="s_axi_wvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="8" NAME="s_axi_1_tlm_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_util_s_axi_araddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_gpio_util" PORT="s_axi_araddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="s_axi_1_tlm_arready" SIGIS="undef" SIGNAME="axi_gpio_util_s_axi_arready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_gpio_util" PORT="s_axi_arready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="s_axi_1_tlm_arvalid" SIGIS="undef" SIGNAME="axi_gpio_util_s_axi_arvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_gpio_util" PORT="s_axi_arvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="8" NAME="s_axi_1_tlm_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_util_s_axi_awaddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_gpio_util" PORT="s_axi_awaddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="s_axi_1_tlm_awready" SIGIS="undef" SIGNAME="axi_gpio_util_s_axi_awready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_gpio_util" PORT="s_axi_awready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="s_axi_1_tlm_awvalid" SIGIS="undef" SIGNAME="axi_gpio_util_s_axi_awvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_gpio_util" PORT="s_axi_awvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="s_axi_1_tlm_bready" SIGIS="undef" SIGNAME="axi_gpio_util_s_axi_bready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_gpio_util" PORT="s_axi_bready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="s_axi_1_tlm_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_util_s_axi_bresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_gpio_util" PORT="s_axi_bresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="s_axi_1_tlm_bvalid" SIGIS="undef" SIGNAME="axi_gpio_util_s_axi_bvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_gpio_util" PORT="s_axi_bvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="s_axi_1_tlm_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_util_s_axi_rdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_gpio_util" PORT="s_axi_rdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="s_axi_1_tlm_rready" SIGIS="undef" SIGNAME="axi_gpio_util_s_axi_rready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_gpio_util" PORT="s_axi_rready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="s_axi_1_tlm_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_util_s_axi_rresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_gpio_util" PORT="s_axi_rresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="s_axi_1_tlm_rvalid" SIGIS="undef" SIGNAME="axi_gpio_util_s_axi_rvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_gpio_util" PORT="s_axi_rvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="31" NAME="s_axi_1_tlm_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_util_s_axi_wdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_gpio_util" PORT="s_axi_wdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="s_axi_1_tlm_wready" SIGIS="undef" SIGNAME="axi_gpio_util_s_axi_wready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_gpio_util" PORT="s_axi_wready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="s_axi_1_tlm_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_util_s_axi_wstrb">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_gpio_util" PORT="s_axi_wstrb"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="s_axi_1_tlm_wvalid" SIGIS="undef" SIGNAME="axi_gpio_util_s_axi_wvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_gpio_util" PORT="s_axi_wvalid"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES>
    <BUSINTERFACE BUSNAME="External_Interface_S_AXI_0_tlm" DATAWIDTH="32" NAME="S_AXI_0_tlm" TYPE="SLAVE">
      <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
      <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
      <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ADDR_WIDTH" VALUE="9"/>
      <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
      <PARAMETER NAME="HAS_BURST" VALUE="0"/>
      <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
      <PARAMETER NAME="HAS_PROT" VALUE="0"/>
      <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
      <PARAMETER NAME="HAS_QOS" VALUE="0"/>
      <PARAMETER NAME="HAS_REGION" VALUE="0"/>
      <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
      <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
      <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
      <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
      <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
      <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
      <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
      <PARAMETER NAME="PHASE" VALUE="0.000"/>
      <PARAMETER NAME="CLK_DOMAIN"/>
      <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
      <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
      <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="ARADDR" PHYSICAL="S_AXI_0_tlm_araddr"/>
        <PORTMAP LOGICAL="ARREADY" PHYSICAL="S_AXI_0_tlm_arready"/>
        <PORTMAP LOGICAL="ARVALID" PHYSICAL="S_AXI_0_tlm_arvalid"/>
        <PORTMAP LOGICAL="AWADDR" PHYSICAL="S_AXI_0_tlm_awaddr"/>
        <PORTMAP LOGICAL="AWREADY" PHYSICAL="S_AXI_0_tlm_awready"/>
        <PORTMAP LOGICAL="AWVALID" PHYSICAL="S_AXI_0_tlm_awvalid"/>
        <PORTMAP LOGICAL="BREADY" PHYSICAL="S_AXI_0_tlm_bready"/>
        <PORTMAP LOGICAL="BRESP" PHYSICAL="S_AXI_0_tlm_bresp"/>
        <PORTMAP LOGICAL="BVALID" PHYSICAL="S_AXI_0_tlm_bvalid"/>
        <PORTMAP LOGICAL="RDATA" PHYSICAL="S_AXI_0_tlm_rdata"/>
        <PORTMAP LOGICAL="RREADY" PHYSICAL="S_AXI_0_tlm_rready"/>
        <PORTMAP LOGICAL="RRESP" PHYSICAL="S_AXI_0_tlm_rresp"/>
        <PORTMAP LOGICAL="RVALID" PHYSICAL="S_AXI_0_tlm_rvalid"/>
        <PORTMAP LOGICAL="WDATA" PHYSICAL="S_AXI_0_tlm_wdata"/>
        <PORTMAP LOGICAL="WREADY" PHYSICAL="S_AXI_0_tlm_wready"/>
        <PORTMAP LOGICAL="WSTRB" PHYSICAL="S_AXI_0_tlm_wstrb"/>
        <PORTMAP LOGICAL="WVALID" PHYSICAL="S_AXI_0_tlm_wvalid"/>
      </PORTMAPS>
      <MEMORYMAP/>
      <PERIPHERALS/>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="External_Interface_s_axi_1_tlm" DATAWIDTH="32" NAME="s_axi_1_tlm" TYPE="SLAVE">
      <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
      <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
      <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ADDR_WIDTH" VALUE="9"/>
      <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
      <PARAMETER NAME="HAS_BURST" VALUE="0"/>
      <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
      <PARAMETER NAME="HAS_PROT" VALUE="0"/>
      <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
      <PARAMETER NAME="HAS_QOS" VALUE="0"/>
      <PARAMETER NAME="HAS_REGION" VALUE="0"/>
      <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
      <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
      <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
      <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
      <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
      <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
      <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
      <PARAMETER NAME="PHASE" VALUE="0.000"/>
      <PARAMETER NAME="CLK_DOMAIN"/>
      <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
      <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
      <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_1_tlm_araddr"/>
        <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_1_tlm_arready"/>
        <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_1_tlm_arvalid"/>
        <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_1_tlm_awaddr"/>
        <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_1_tlm_awready"/>
        <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_1_tlm_awvalid"/>
        <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_1_tlm_bready"/>
        <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_1_tlm_bresp"/>
        <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_1_tlm_bvalid"/>
        <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_1_tlm_rdata"/>
        <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_1_tlm_rready"/>
        <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_1_tlm_rresp"/>
        <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_1_tlm_rvalid"/>
        <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_1_tlm_wdata"/>
        <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_1_tlm_wready"/>
        <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_1_tlm_wstrb"/>
        <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_1_tlm_wvalid"/>
      </PORTMAPS>
      <MEMORYMAP/>
      <PERIPHERALS/>
    </BUSINTERFACE>
  </EXTERNALINTERFACES>

  <MODULES>
    <MODULE COREREVISION="1" FULLNAME="/CTR_CTL_0" HWVERSION="1.0" INSTANCE="CTR_CTL_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="CTR_CTL" VLNV="xilinx.com:module_ref:CTR_CTL:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="COUNTER_CTR_CTL_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="RST" SIGIS="rst" SIGNAME="axi_gpio_util_gpio_io_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_gpio_util" PORT="gpio_io_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="CLK" SIGIS="clk" SIGNAME="External_Ports_TCLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="TCLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="O" NAME="O_CLK" SIGIS="clk" SIGNAME="CTR_CTL_0_O_CLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="c_counter_binary_0" PORT="CLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="P_SIG_IN" SIGIS="undef" SIGNAME="External_Ports_P_SIG_EX">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="P_SIG_EX"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="SCLR_O" SIGIS="undef" SIGNAME="CTR_CTL_0_SCLR_O">
          <CONNECTIONS>
            <CONNECTION INSTANCE="c_counter_binary_0" PORT="SCLR"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/DIG_TIMER_0" HWVERSION="1.0" INSTANCE="DIG_TIMER_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="DIG_TIMER" VLNV="xilinx.com:module_ref:DIG_TIMER:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="COUNTER_DIG_TIMER_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="MCLK" SIGIS="undef" SIGNAME="External_Ports_TCLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="TCLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="LIM" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_data_gpio2_io_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_gpio_data" PORT="gpio2_io_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="CUR_VAL" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="CARRY" SIGIS="undef"/>
        <PORT DIR="I" NAME="RST" SIGIS="rst" SIGNAME="axi_gpio_util_gpio_io_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_gpio_util" PORT="gpio_io_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="DATA_IND" SIGIS="undef" SIGNAME="DIG_TIMER_0_DATA_IND">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_gpio_util" PORT="gpio2_io_i"/>
            <CONNECTION INSTANCE="c_counter_binary_0" PORT="CE"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="21" FULLNAME="/axi_gpio_data" HWVERSION="2.0" INSTANCE="axi_gpio_data" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="axi_gpio" VLNV="xilinx.com:ip:axi_gpio:2.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_gpio;v=v2_0;d=pg144-axi-gpio.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="zynq"/>
        <PARAMETER NAME="C_S_AXI_ADDR_WIDTH" VALUE="9"/>
        <PARAMETER NAME="C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_GPIO_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_GPIO2_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_ALL_INPUTS" VALUE="1"/>
        <PARAMETER NAME="C_ALL_INPUTS_2" VALUE="0"/>
        <PARAMETER NAME="C_ALL_OUTPUTS" VALUE="0"/>
        <PARAMETER NAME="C_ALL_OUTPUTS_2" VALUE="1"/>
        <PARAMETER NAME="C_INTERRUPT_PRESENT" VALUE="0"/>
        <PARAMETER NAME="C_DOUT_DEFAULT" VALUE="0x00000000"/>
        <PARAMETER NAME="C_TRI_DEFAULT" VALUE="0xFFFFFFFF"/>
        <PARAMETER NAME="C_IS_DUAL" VALUE="1"/>
        <PARAMETER NAME="C_DOUT_DEFAULT_2" VALUE="0x00000000"/>
        <PARAMETER NAME="C_TRI_DEFAULT_2" VALUE="0xFFFFFFFF"/>
        <PARAMETER NAME="Component_Name" VALUE="COUNTER_axi_gpio_0_0"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="GPIO_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="GPIO2_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="External_Ports_s_axi_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="s_axi_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" SIGIS="rst" SIGNAME="External_Ports_s_axi_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="s_axi_rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_data_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="COUNTER_imp" PORT="S_AXI_0_tlm_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="axi_gpio_data_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="COUNTER_imp" PORT="S_AXI_0_tlm_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="axi_gpio_data_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="COUNTER_imp" PORT="S_AXI_0_tlm_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_data_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="COUNTER_imp" PORT="S_AXI_0_tlm_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_data_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="COUNTER_imp" PORT="S_AXI_0_tlm_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="axi_gpio_data_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="COUNTER_imp" PORT="S_AXI_0_tlm_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="axi_gpio_data_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="COUNTER_imp" PORT="S_AXI_0_tlm_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_data_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="COUNTER_imp" PORT="S_AXI_0_tlm_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="axi_gpio_data_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="COUNTER_imp" PORT="S_AXI_0_tlm_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="axi_gpio_data_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="COUNTER_imp" PORT="S_AXI_0_tlm_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_data_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="COUNTER_imp" PORT="S_AXI_0_tlm_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="axi_gpio_data_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="COUNTER_imp" PORT="S_AXI_0_tlm_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="axi_gpio_data_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="COUNTER_imp" PORT="S_AXI_0_tlm_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_data_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="COUNTER_imp" PORT="S_AXI_0_tlm_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_data_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="COUNTER_imp" PORT="S_AXI_0_tlm_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="axi_gpio_data_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="COUNTER_imp" PORT="S_AXI_0_tlm_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="axi_gpio_data_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="COUNTER_imp" PORT="S_AXI_0_tlm_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="gpio_io_i" RIGHT="0" SIGIS="undef" SIGNAME="c_counter_binary_0_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="c_counter_binary_0" PORT="Q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="gpio2_io_o" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_data_gpio2_io_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DIG_TIMER_0" PORT="LIM"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="External_Interface_S_AXI_0_tlm" DATAWIDTH="32" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="9"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="GPIO" TYPE="INITIATOR" VLNV="xilinx.com:interface:gpio:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="TRI_I" PHYSICAL="gpio_io_i"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="GPIO2" TYPE="INITIATOR" VLNV="xilinx.com:interface:gpio:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="TRI_O" PHYSICAL="gpio2_io_o"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="21" FULLNAME="/axi_gpio_util" HWVERSION="2.0" INSTANCE="axi_gpio_util" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="axi_gpio" VLNV="xilinx.com:ip:axi_gpio:2.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_gpio;v=v2_0;d=pg144-axi-gpio.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="zynq"/>
        <PARAMETER NAME="C_S_AXI_ADDR_WIDTH" VALUE="9"/>
        <PARAMETER NAME="C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_GPIO_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_GPIO2_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_ALL_INPUTS" VALUE="0"/>
        <PARAMETER NAME="C_ALL_INPUTS_2" VALUE="1"/>
        <PARAMETER NAME="C_ALL_OUTPUTS" VALUE="1"/>
        <PARAMETER NAME="C_ALL_OUTPUTS_2" VALUE="0"/>
        <PARAMETER NAME="C_INTERRUPT_PRESENT" VALUE="0"/>
        <PARAMETER NAME="C_DOUT_DEFAULT" VALUE="0x00000000"/>
        <PARAMETER NAME="C_TRI_DEFAULT" VALUE="0xFFFFFFFF"/>
        <PARAMETER NAME="C_IS_DUAL" VALUE="1"/>
        <PARAMETER NAME="C_DOUT_DEFAULT_2" VALUE="0x00000000"/>
        <PARAMETER NAME="C_TRI_DEFAULT_2" VALUE="0xFFFFFFFF"/>
        <PARAMETER NAME="Component_Name" VALUE="COUNTER_axi_gpio_0_1"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="GPIO_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="GPIO2_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="External_Ports_s_axi_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="s_axi_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" SIGIS="rst" SIGNAME="External_Ports_s_axi_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="s_axi_rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_util_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="COUNTER_imp" PORT="s_axi_1_tlm_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="axi_gpio_util_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="COUNTER_imp" PORT="s_axi_1_tlm_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="axi_gpio_util_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="COUNTER_imp" PORT="s_axi_1_tlm_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_util_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="COUNTER_imp" PORT="s_axi_1_tlm_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_util_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="COUNTER_imp" PORT="s_axi_1_tlm_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="axi_gpio_util_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="COUNTER_imp" PORT="s_axi_1_tlm_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="axi_gpio_util_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="COUNTER_imp" PORT="s_axi_1_tlm_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_util_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="COUNTER_imp" PORT="s_axi_1_tlm_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="axi_gpio_util_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="COUNTER_imp" PORT="s_axi_1_tlm_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="axi_gpio_util_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="COUNTER_imp" PORT="s_axi_1_tlm_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_util_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="COUNTER_imp" PORT="s_axi_1_tlm_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="axi_gpio_util_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="COUNTER_imp" PORT="s_axi_1_tlm_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="axi_gpio_util_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="COUNTER_imp" PORT="s_axi_1_tlm_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_util_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="COUNTER_imp" PORT="s_axi_1_tlm_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_util_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="COUNTER_imp" PORT="s_axi_1_tlm_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="axi_gpio_util_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="COUNTER_imp" PORT="s_axi_1_tlm_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="axi_gpio_util_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="COUNTER_imp" PORT="s_axi_1_tlm_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="gpio_io_o" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_util_gpio_io_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DIG_TIMER_0" PORT="RST"/>
            <CONNECTION INSTANCE="CTR_CTL_0" PORT="RST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="gpio2_io_i" RIGHT="0" SIGIS="undef" SIGNAME="DIG_TIMER_0_DATA_IND">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DIG_TIMER_0" PORT="DATA_IND"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="External_Interface_s_axi_1_tlm" DATAWIDTH="32" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="9"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="GPIO" TYPE="INITIATOR" VLNV="xilinx.com:interface:gpio:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="TRI_O" PHYSICAL="gpio_io_o"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="GPIO2" TYPE="INITIATOR" VLNV="xilinx.com:interface:gpio:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="TRI_I" PHYSICAL="gpio2_io_i"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="13" FULLNAME="/c_counter_binary_0" HWVERSION="12.0" INSTANCE="c_counter_binary_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="c_counter_binary" VLNV="xilinx.com:ip:c_counter_binary:12.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=c_counter_binary;v=v12_0;d=pg121-c-counter-binary.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_IMPLEMENTATION" VALUE="1"/>
        <PARAMETER NAME="C_VERBOSITY" VALUE="0"/>
        <PARAMETER NAME="C_XDEVICEFAMILY" VALUE="zynq"/>
        <PARAMETER NAME="C_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_HAS_CE" VALUE="1"/>
        <PARAMETER NAME="C_HAS_SCLR" VALUE="1"/>
        <PARAMETER NAME="C_RESTRICT_COUNT" VALUE="0"/>
        <PARAMETER NAME="C_COUNT_TO" VALUE="1"/>
        <PARAMETER NAME="C_COUNT_BY" VALUE="1"/>
        <PARAMETER NAME="C_COUNT_MODE" VALUE="0"/>
        <PARAMETER NAME="C_THRESH0_VALUE" VALUE="1"/>
        <PARAMETER NAME="C_CE_OVERRIDES_SYNC" VALUE="0"/>
        <PARAMETER NAME="C_HAS_THRESH0" VALUE="0"/>
        <PARAMETER NAME="C_HAS_LOAD" VALUE="0"/>
        <PARAMETER NAME="C_LOAD_LOW" VALUE="0"/>
        <PARAMETER NAME="C_LATENCY" VALUE="1"/>
        <PARAMETER NAME="C_FB_LATENCY" VALUE="0"/>
        <PARAMETER NAME="C_AINIT_VAL" VALUE="0"/>
        <PARAMETER NAME="C_SINIT_VAL" VALUE="0"/>
        <PARAMETER NAME="C_SCLR_OVERRIDES_SSET" VALUE="1"/>
        <PARAMETER NAME="C_HAS_SSET" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SINIT" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="COUNTER_c_counter_binary_0_0"/>
        <PARAMETER NAME="Implementation" VALUE="DSP48"/>
        <PARAMETER NAME="Output_Width" VALUE="32"/>
        <PARAMETER NAME="Increment_Value" VALUE="1"/>
        <PARAMETER NAME="Restrict_Count" VALUE="false"/>
        <PARAMETER NAME="Final_Count_Value" VALUE="1"/>
        <PARAMETER NAME="Count_Mode" VALUE="UP"/>
        <PARAMETER NAME="Sync_Threshold_Output" VALUE="false"/>
        <PARAMETER NAME="Threshold_Value" VALUE="1"/>
        <PARAMETER NAME="CE" VALUE="true"/>
        <PARAMETER NAME="SCLR" VALUE="true"/>
        <PARAMETER NAME="SSET" VALUE="false"/>
        <PARAMETER NAME="SINIT" VALUE="false"/>
        <PARAMETER NAME="SINIT_Value" VALUE="0"/>
        <PARAMETER NAME="SyncCtrlPriority" VALUE="Reset_Overrides_Set"/>
        <PARAMETER NAME="Sync_CE_Priority" VALUE="Sync_Overrides_CE"/>
        <PARAMETER NAME="AINIT_Value" VALUE="0"/>
        <PARAMETER NAME="Load" VALUE="false"/>
        <PARAMETER NAME="Latency_Configuration" VALUE="Manual"/>
        <PARAMETER NAME="Latency" VALUE="1"/>
        <PARAMETER NAME="Fb_Latency_Configuration" VALUE="Manual"/>
        <PARAMETER NAME="Fb_Latency" VALUE="0"/>
        <PARAMETER NAME="Load_Sense" VALUE="Active_High"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="CLK" SIGIS="clk" SIGNAME="CTR_CTL_0_O_CLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CTR_CTL_0" PORT="O_CLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="CE" SIGIS="ce" SIGNAME="DIG_TIMER_0_DATA_IND">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DIG_TIMER_0" PORT="DATA_IND"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="SCLR" SIGIS="rst" SIGNAME="CTR_CTL_0_SCLR_O">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CTR_CTL_0" PORT="SCLR_O"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="Q" RIGHT="0" SIGIS="data" SIGNAME="c_counter_binary_0_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_gpio_data" PORT="gpio_io_i"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
