// Seed: 3572786311
module module_0;
  rpmos (id_1, id_1, "");
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_6;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = "";
  wire id_7;
endmodule
module module_2 (
    output tri   id_0,
    input  tri1  id_1,
    output tri1  id_2,
    output tri0  id_3,
    output logic id_4,
    input  wor   id_5,
    output tri   id_6,
    input  tri   id_7,
    input  wire  id_8,
    input  wor   id_9
);
  initial begin : LABEL_0
    id_4 <= id_7 - id_9;
  end
  module_0 modCall_1 ();
  assign modCall_1.id_1 = "";
  assign id_3 = id_7;
endmodule
