Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.1 (win64) Build 1538259 Fri Apr  8 15:45:27 MDT 2016
| Date         : Wed Jun 01 22:14:48 2016
| Host         : Calvin-PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file clock_timing_summary_routed.rpt -rpx clock_timing_summary_routed.rpx
| Design       : clock
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 16 register/latch pins with no clock driven by root clock pin: sw[13] (HIGH)

 There are 284 register/latch pins with no clock driven by root clock pin: msTimer/freq_reg/C (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: refTimer/freq_reg/C (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: secTimer/clk_div_reg/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: timeCounter/uhr_reg[0]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: timeCounter/uhr_reg[1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: timeCounter/uhr_reg[2]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: timeCounter/uhr_reg[3]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: timeCounter/uhr_reg[4]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: timeCounter/uhr_reg[5]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: timeCounter/uhr_reg[6]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: timeCounter/uhr_reg[7]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: timeCounter/umin_reg[0]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: timeCounter/umin_reg[1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: timeCounter/umin_reg[2]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: timeCounter/umin_reg[3]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: timeCounter/umin_reg[4]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: timeCounter/umin_reg[5]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: timeCounter/umin_reg[6]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: timeCounter/umin_reg[7]/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 952 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 43 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.624        0.000                      0                  371        0.090        0.000                      0                  371        4.500        0.000                       0                   239  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.624        0.000                      0                  371        0.090        0.000                      0                  371        4.500        0.000                       0                   239  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.624ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.090ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.624ns  (required time - arrival time)
  Source:                 dbbtnL/btnOut_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timeCounter/uhr_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.770ns  (logic 1.120ns (23.479%)  route 3.650ns (76.521%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=238, routed)         1.562     5.083    dbbtnL/clk_IBUF_BUFG
    SLICE_X46Y13         FDRE                                         r  dbbtnL/btnOut_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y13         FDRE (Prop_fdre_C_Q)         0.518     5.601 r  dbbtnL/btnOut_reg/Q
                         net (fo=25, routed)          1.799     7.400    timeCounter/db_btnL
    SLICE_X39Y19         LUT2 (Prop_lut2_I1_O)        0.152     7.552 f  timeCounter/uhr[7]_i_8/O
                         net (fo=1, routed)           0.354     7.906    timeCounter/uhr[7]_i_8_n_0
    SLICE_X38Y19         LUT6 (Prop_lut6_I5_O)        0.326     8.232 f  timeCounter/uhr[7]_i_4/O
                         net (fo=2, routed)           0.829     9.061    timeCounter/uhr[7]_i_4_n_0
    SLICE_X38Y18         LUT6 (Prop_lut6_I4_O)        0.124     9.185 r  timeCounter/uhr[7]_i_1/O
                         net (fo=4, routed)           0.668     9.853    timeCounter/uhr0_in[3]
    SLICE_X38Y18         FDRE                                         r  timeCounter/uhr_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=238, routed)         1.435    14.776    timeCounter/clk_IBUF_BUFG
    SLICE_X38Y18         FDRE                                         r  timeCounter/uhr_reg[3]/C
                         clock pessimism              0.260    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X38Y18         FDRE (Setup_fdre_C_R)       -0.524    14.477    timeCounter/uhr_reg[3]
  -------------------------------------------------------------------
                         required time                         14.477    
                         arrival time                          -9.853    
  -------------------------------------------------------------------
                         slack                                  4.624    

Slack (MET) :             4.624ns  (required time - arrival time)
  Source:                 dbbtnL/btnOut_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timeCounter/uhr_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.770ns  (logic 1.120ns (23.479%)  route 3.650ns (76.521%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=238, routed)         1.562     5.083    dbbtnL/clk_IBUF_BUFG
    SLICE_X46Y13         FDRE                                         r  dbbtnL/btnOut_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y13         FDRE (Prop_fdre_C_Q)         0.518     5.601 r  dbbtnL/btnOut_reg/Q
                         net (fo=25, routed)          1.799     7.400    timeCounter/db_btnL
    SLICE_X39Y19         LUT2 (Prop_lut2_I1_O)        0.152     7.552 f  timeCounter/uhr[7]_i_8/O
                         net (fo=1, routed)           0.354     7.906    timeCounter/uhr[7]_i_8_n_0
    SLICE_X38Y19         LUT6 (Prop_lut6_I5_O)        0.326     8.232 f  timeCounter/uhr[7]_i_4/O
                         net (fo=2, routed)           0.829     9.061    timeCounter/uhr[7]_i_4_n_0
    SLICE_X38Y18         LUT6 (Prop_lut6_I4_O)        0.124     9.185 r  timeCounter/uhr[7]_i_1/O
                         net (fo=4, routed)           0.668     9.853    timeCounter/uhr0_in[3]
    SLICE_X38Y18         FDRE                                         r  timeCounter/uhr_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=238, routed)         1.435    14.776    timeCounter/clk_IBUF_BUFG
    SLICE_X38Y18         FDRE                                         r  timeCounter/uhr_reg[6]/C
                         clock pessimism              0.260    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X38Y18         FDRE (Setup_fdre_C_R)       -0.524    14.477    timeCounter/uhr_reg[6]
  -------------------------------------------------------------------
                         required time                         14.477    
                         arrival time                          -9.853    
  -------------------------------------------------------------------
                         slack                                  4.624    

Slack (MET) :             4.770ns  (required time - arrival time)
  Source:                 dbbtnL/btnOut_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timeCounter/uhr_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.623ns  (logic 1.120ns (24.228%)  route 3.503ns (75.772%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=238, routed)         1.562     5.083    dbbtnL/clk_IBUF_BUFG
    SLICE_X46Y13         FDRE                                         r  dbbtnL/btnOut_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y13         FDRE (Prop_fdre_C_Q)         0.518     5.601 r  dbbtnL/btnOut_reg/Q
                         net (fo=25, routed)          1.799     7.400    timeCounter/db_btnL
    SLICE_X39Y19         LUT2 (Prop_lut2_I1_O)        0.152     7.552 f  timeCounter/uhr[7]_i_8/O
                         net (fo=1, routed)           0.354     7.906    timeCounter/uhr[7]_i_8_n_0
    SLICE_X38Y19         LUT6 (Prop_lut6_I5_O)        0.326     8.232 f  timeCounter/uhr[7]_i_4/O
                         net (fo=2, routed)           0.829     9.061    timeCounter/uhr[7]_i_4_n_0
    SLICE_X38Y18         LUT6 (Prop_lut6_I4_O)        0.124     9.185 r  timeCounter/uhr[7]_i_1/O
                         net (fo=4, routed)           0.521     9.706    timeCounter/uhr0_in[3]
    SLICE_X38Y19         FDRE                                         r  timeCounter/uhr_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=238, routed)         1.434    14.775    timeCounter/clk_IBUF_BUFG
    SLICE_X38Y19         FDRE                                         r  timeCounter/uhr_reg[5]/C
                         clock pessimism              0.260    15.035    
                         clock uncertainty           -0.035    15.000    
    SLICE_X38Y19         FDRE (Setup_fdre_C_R)       -0.524    14.476    timeCounter/uhr_reg[5]
  -------------------------------------------------------------------
                         required time                         14.476    
                         arrival time                          -9.706    
  -------------------------------------------------------------------
                         slack                                  4.770    

Slack (MET) :             4.770ns  (required time - arrival time)
  Source:                 dbbtnL/btnOut_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timeCounter/uhr_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.623ns  (logic 1.120ns (24.228%)  route 3.503ns (75.772%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=238, routed)         1.562     5.083    dbbtnL/clk_IBUF_BUFG
    SLICE_X46Y13         FDRE                                         r  dbbtnL/btnOut_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y13         FDRE (Prop_fdre_C_Q)         0.518     5.601 r  dbbtnL/btnOut_reg/Q
                         net (fo=25, routed)          1.799     7.400    timeCounter/db_btnL
    SLICE_X39Y19         LUT2 (Prop_lut2_I1_O)        0.152     7.552 f  timeCounter/uhr[7]_i_8/O
                         net (fo=1, routed)           0.354     7.906    timeCounter/uhr[7]_i_8_n_0
    SLICE_X38Y19         LUT6 (Prop_lut6_I5_O)        0.326     8.232 f  timeCounter/uhr[7]_i_4/O
                         net (fo=2, routed)           0.829     9.061    timeCounter/uhr[7]_i_4_n_0
    SLICE_X38Y18         LUT6 (Prop_lut6_I4_O)        0.124     9.185 r  timeCounter/uhr[7]_i_1/O
                         net (fo=4, routed)           0.521     9.706    timeCounter/uhr0_in[3]
    SLICE_X38Y19         FDRE                                         r  timeCounter/uhr_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=238, routed)         1.434    14.775    timeCounter/clk_IBUF_BUFG
    SLICE_X38Y19         FDRE                                         r  timeCounter/uhr_reg[7]/C
                         clock pessimism              0.260    15.035    
                         clock uncertainty           -0.035    15.000    
    SLICE_X38Y19         FDRE (Setup_fdre_C_R)       -0.524    14.476    timeCounter/uhr_reg[7]
  -------------------------------------------------------------------
                         required time                         14.476    
                         arrival time                          -9.706    
  -------------------------------------------------------------------
                         slack                                  4.770    

Slack (MET) :             4.912ns  (required time - arrival time)
  Source:                 downtimer/dmin_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            downtimer/down_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.085ns  (logic 1.416ns (27.846%)  route 3.669ns (72.154%))
  Logic Levels:           4  (CARRY4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=238, routed)         1.564     5.085    downtimer/clk_IBUF_BUFG
    SLICE_X52Y15         FDRE                                         r  downtimer/dmin_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y15         FDRE (Prop_fdre_C_Q)         0.518     5.603 f  downtimer/dmin_reg[0]/Q
                         net (fo=13, routed)          1.482     7.085    timeCounter/dmin_reg[7][0]
    SLICE_X49Y19         LUT6 (Prop_lut6_I5_O)        0.124     7.209 r  timeCounter/down1_inferred__0_carry_i_4/O
                         net (fo=1, routed)           0.480     7.689    downtimer/dmin_reg[7]_0[0]
    SLICE_X51Y20         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     8.215 r  downtimer/down1_inferred__0_carry/CO[3]
                         net (fo=1, routed)           1.269     9.483    timeCounter/dmin_reg[7]_0[0]
    SLICE_X41Y16         LUT5 (Prop_lut5_I1_O)        0.124     9.607 r  timeCounter/down_i_4/O
                         net (fo=1, routed)           0.439    10.046    timeCounter/down_i_4_n_0
    SLICE_X42Y17         LUT6 (Prop_lut6_I3_O)        0.124    10.170 r  timeCounter/down_i_1/O
                         net (fo=1, routed)           0.000    10.170    downtimer/bhr_reg[1]_0
    SLICE_X42Y17         FDRE                                         r  downtimer/down_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=238, routed)         1.439    14.780    downtimer/clk_IBUF_BUFG
    SLICE_X42Y17         FDRE                                         r  downtimer/down_reg/C
                         clock pessimism              0.260    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X42Y17         FDRE (Setup_fdre_C_D)        0.077    15.082    downtimer/down_reg
  -------------------------------------------------------------------
                         required time                         15.082    
                         arrival time                         -10.170    
  -------------------------------------------------------------------
                         slack                                  4.912    

Slack (MET) :             5.015ns  (required time - arrival time)
  Source:                 timeCounter/last_btnL_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timeCounter/umin_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.940ns  (logic 1.178ns (23.848%)  route 3.762ns (76.152%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=238, routed)         1.556     5.077    timeCounter/clk_IBUF_BUFG
    SLICE_X36Y17         FDRE                                         r  timeCounter/last_btnL_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y17         FDRE (Prop_fdre_C_Q)         0.456     5.533 f  timeCounter/last_btnL_reg/Q
                         net (fo=16, routed)          1.663     7.197    dbbtnL/last_btnL_reg
    SLICE_X46Y13         LUT3 (Prop_lut3_I2_O)        0.146     7.343 r  dbbtnL/umin[5]_i_4/O
                         net (fo=3, routed)           1.049     8.392    timeCounter/last_btnL013_out
    SLICE_X47Y18         LUT6 (Prop_lut6_I0_O)        0.328     8.720 f  timeCounter/umin[5]_i_1/O
                         net (fo=6, routed)           0.610     9.330    timeCounter/umin0_in[5]
    SLICE_X45Y19         LUT2 (Prop_lut2_I1_O)        0.124     9.454 f  timeCounter/umin[7]_i_4/O
                         net (fo=3, routed)           0.439     9.893    timeCounter/umin0_in[7]
    SLICE_X47Y20         LUT6 (Prop_lut6_I5_O)        0.124    10.017 r  timeCounter/umin[2]_i_1/O
                         net (fo=1, routed)           0.000    10.017    timeCounter/umin[2]_i_1_n_0
    SLICE_X47Y20         FDRE                                         r  timeCounter/umin_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=238, routed)         1.437    14.778    timeCounter/clk_IBUF_BUFG
    SLICE_X47Y20         FDRE                                         r  timeCounter/umin_reg[2]/C
                         clock pessimism              0.260    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X47Y20         FDRE (Setup_fdre_C_D)        0.029    15.032    timeCounter/umin_reg[2]
  -------------------------------------------------------------------
                         required time                         15.032    
                         arrival time                         -10.017    
  -------------------------------------------------------------------
                         slack                                  5.015    

Slack (MET) :             5.025ns  (required time - arrival time)
  Source:                 timeCounter/last_btnL_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timeCounter/umin_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.931ns  (logic 1.178ns (23.889%)  route 3.753ns (76.111%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=238, routed)         1.556     5.077    timeCounter/clk_IBUF_BUFG
    SLICE_X36Y17         FDRE                                         r  timeCounter/last_btnL_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y17         FDRE (Prop_fdre_C_Q)         0.456     5.533 f  timeCounter/last_btnL_reg/Q
                         net (fo=16, routed)          1.663     7.197    dbbtnL/last_btnL_reg
    SLICE_X46Y13         LUT3 (Prop_lut3_I2_O)        0.146     7.343 r  dbbtnL/umin[5]_i_4/O
                         net (fo=3, routed)           1.049     8.392    timeCounter/last_btnL013_out
    SLICE_X47Y18         LUT6 (Prop_lut6_I0_O)        0.328     8.720 f  timeCounter/umin[5]_i_1/O
                         net (fo=6, routed)           0.610     9.330    timeCounter/umin0_in[5]
    SLICE_X45Y19         LUT2 (Prop_lut2_I1_O)        0.124     9.454 f  timeCounter/umin[7]_i_4/O
                         net (fo=3, routed)           0.430     9.884    timeCounter/umin0_in[7]
    SLICE_X47Y20         LUT6 (Prop_lut6_I5_O)        0.124    10.008 r  timeCounter/umin[6]_i_1/O
                         net (fo=1, routed)           0.000    10.008    timeCounter/umin[6]_i_1_n_0
    SLICE_X47Y20         FDRE                                         r  timeCounter/umin_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=238, routed)         1.437    14.778    timeCounter/clk_IBUF_BUFG
    SLICE_X47Y20         FDRE                                         r  timeCounter/umin_reg[6]/C
                         clock pessimism              0.260    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X47Y20         FDRE (Setup_fdre_C_D)        0.031    15.034    timeCounter/umin_reg[6]
  -------------------------------------------------------------------
                         required time                         15.034    
                         arrival time                         -10.008    
  -------------------------------------------------------------------
                         slack                                  5.025    

Slack (MET) :             5.141ns  (required time - arrival time)
  Source:                 timeCounter/last_btnL_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timeCounter/umin_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.815ns  (logic 1.178ns (24.464%)  route 3.637ns (75.536%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=238, routed)         1.556     5.077    timeCounter/clk_IBUF_BUFG
    SLICE_X36Y17         FDRE                                         r  timeCounter/last_btnL_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y17         FDRE (Prop_fdre_C_Q)         0.456     5.533 f  timeCounter/last_btnL_reg/Q
                         net (fo=16, routed)          1.663     7.197    dbbtnL/last_btnL_reg
    SLICE_X46Y13         LUT3 (Prop_lut3_I2_O)        0.146     7.343 r  dbbtnL/umin[5]_i_4/O
                         net (fo=3, routed)           1.049     8.392    timeCounter/last_btnL013_out
    SLICE_X47Y18         LUT6 (Prop_lut6_I0_O)        0.328     8.720 f  timeCounter/umin[5]_i_1/O
                         net (fo=6, routed)           0.610     9.330    timeCounter/umin0_in[5]
    SLICE_X45Y19         LUT2 (Prop_lut2_I1_O)        0.124     9.454 f  timeCounter/umin[7]_i_4/O
                         net (fo=3, routed)           0.314     9.768    timeCounter/umin0_in[7]
    SLICE_X47Y20         LUT6 (Prop_lut6_I5_O)        0.124     9.892 r  timeCounter/umin[7]_i_1/O
                         net (fo=1, routed)           0.000     9.892    timeCounter/umin[7]_i_1_n_0
    SLICE_X47Y20         FDRE                                         r  timeCounter/umin_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=238, routed)         1.437    14.778    timeCounter/clk_IBUF_BUFG
    SLICE_X47Y20         FDRE                                         r  timeCounter/umin_reg[7]/C
                         clock pessimism              0.260    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X47Y20         FDRE (Setup_fdre_C_D)        0.031    15.034    timeCounter/umin_reg[7]
  -------------------------------------------------------------------
                         required time                         15.034    
                         arrival time                          -9.892    
  -------------------------------------------------------------------
                         slack                                  5.141    

Slack (MET) :             5.170ns  (required time - arrival time)
  Source:                 timeCounter/last_btnL_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timeCounter/umin_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.326ns  (logic 0.930ns (21.496%)  route 3.396ns (78.504%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=238, routed)         1.556     5.077    timeCounter/clk_IBUF_BUFG
    SLICE_X36Y17         FDRE                                         r  timeCounter/last_btnL_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y17         FDRE (Prop_fdre_C_Q)         0.456     5.533 r  timeCounter/last_btnL_reg/Q
                         net (fo=16, routed)          1.663     7.197    dbbtnL/last_btnL_reg
    SLICE_X46Y13         LUT3 (Prop_lut3_I2_O)        0.146     7.343 f  dbbtnL/umin[5]_i_4/O
                         net (fo=3, routed)           1.049     8.392    timeCounter/last_btnL013_out
    SLICE_X47Y18         LUT6 (Prop_lut6_I0_O)        0.328     8.720 r  timeCounter/umin[5]_i_1/O
                         net (fo=6, routed)           0.684     9.404    timeCounter/umin0_in[5]
    SLICE_X47Y19         FDRE                                         r  timeCounter/umin_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=238, routed)         1.437    14.778    timeCounter/clk_IBUF_BUFG
    SLICE_X47Y19         FDRE                                         r  timeCounter/umin_reg[3]/C
                         clock pessimism              0.260    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X47Y19         FDRE (Setup_fdre_C_R)       -0.429    14.574    timeCounter/umin_reg[3]
  -------------------------------------------------------------------
                         required time                         14.574    
                         arrival time                          -9.404    
  -------------------------------------------------------------------
                         slack                                  5.170    

Slack (MET) :             5.170ns  (required time - arrival time)
  Source:                 timeCounter/last_btnL_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timeCounter/umin_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.326ns  (logic 0.930ns (21.496%)  route 3.396ns (78.504%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=238, routed)         1.556     5.077    timeCounter/clk_IBUF_BUFG
    SLICE_X36Y17         FDRE                                         r  timeCounter/last_btnL_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y17         FDRE (Prop_fdre_C_Q)         0.456     5.533 r  timeCounter/last_btnL_reg/Q
                         net (fo=16, routed)          1.663     7.197    dbbtnL/last_btnL_reg
    SLICE_X46Y13         LUT3 (Prop_lut3_I2_O)        0.146     7.343 f  dbbtnL/umin[5]_i_4/O
                         net (fo=3, routed)           1.049     8.392    timeCounter/last_btnL013_out
    SLICE_X47Y18         LUT6 (Prop_lut6_I0_O)        0.328     8.720 r  timeCounter/umin[5]_i_1/O
                         net (fo=6, routed)           0.684     9.404    timeCounter/umin0_in[5]
    SLICE_X47Y19         FDRE                                         r  timeCounter/umin_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=238, routed)         1.437    14.778    timeCounter/clk_IBUF_BUFG
    SLICE_X47Y19         FDRE                                         r  timeCounter/umin_reg[4]/C
                         clock pessimism              0.260    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X47Y19         FDRE (Setup_fdre_C_R)       -0.429    14.574    timeCounter/umin_reg[4]
  -------------------------------------------------------------------
                         required time                         14.574    
                         arrival time                          -9.404    
  -------------------------------------------------------------------
                         slack                                  5.170    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 dbbtnU/btnFilter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbbtnU/btnFilter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.141ns (33.020%)  route 0.286ns (66.980%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=238, routed)         0.559     1.442    dbbtnU/clk_IBUF_BUFG
    SLICE_X32Y15         FDRE                                         r  dbbtnU/btnFilter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y15         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  dbbtnU/btnFilter_reg[0]/Q
                         net (fo=3, routed)           0.286     1.869    dbbtnU/p_0_in[1]
    SLICE_X36Y8          FDRE                                         r  dbbtnU/btnFilter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=238, routed)         0.831     1.958    dbbtnU/clk_IBUF_BUFG
    SLICE_X36Y8          FDRE                                         r  dbbtnU/btnFilter_reg[1]/C
                         clock pessimism             -0.249     1.709    
    SLICE_X36Y8          FDRE (Hold_fdre_C_D)         0.070     1.779    dbbtnU/btnFilter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.779    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 refTimer/count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            refTimer/count_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.355ns (74.570%)  route 0.121ns (25.430%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=238, routed)         0.563     1.446    refTimer/clk_IBUF_BUFG
    SLICE_X35Y49         FDRE                                         r  refTimer/count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  refTimer/count_reg[28]/Q
                         net (fo=2, routed)           0.120     1.707    refTimer/count_reg_n_0_[28]
    SLICE_X35Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.867 r  refTimer/count_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.868    refTimer/count_reg[28]_i_1_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.922 r  refTimer/count_reg[31]_i_2/O[0]
                         net (fo=1, routed)           0.000     1.922    refTimer/count_reg[31]_i_2_n_7
    SLICE_X35Y50         FDRE                                         r  refTimer/count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=238, routed)         0.829     1.957    refTimer/clk_IBUF_BUFG
    SLICE_X35Y50         FDRE                                         r  refTimer/count_reg[29]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X35Y50         FDRE (Hold_fdre_C_D)         0.105     1.818    refTimer/count_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 refTimer/count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            refTimer/count_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.366ns (75.144%)  route 0.121ns (24.856%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=238, routed)         0.563     1.446    refTimer/clk_IBUF_BUFG
    SLICE_X35Y49         FDRE                                         r  refTimer/count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  refTimer/count_reg[28]/Q
                         net (fo=2, routed)           0.120     1.707    refTimer/count_reg_n_0_[28]
    SLICE_X35Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.867 r  refTimer/count_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.868    refTimer/count_reg[28]_i_1_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.933 r  refTimer/count_reg[31]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.933    refTimer/count_reg[31]_i_2_n_5
    SLICE_X35Y50         FDRE                                         r  refTimer/count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=238, routed)         0.829     1.957    refTimer/clk_IBUF_BUFG
    SLICE_X35Y50         FDRE                                         r  refTimer/count_reg[31]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X35Y50         FDRE (Hold_fdre_C_D)         0.105     1.818    refTimer/count_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           1.933    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 refTimer/count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            refTimer/count_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.358%)  route 0.121ns (23.642%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=238, routed)         0.563     1.446    refTimer/clk_IBUF_BUFG
    SLICE_X35Y49         FDRE                                         r  refTimer/count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  refTimer/count_reg[28]/Q
                         net (fo=2, routed)           0.120     1.707    refTimer/count_reg_n_0_[28]
    SLICE_X35Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.867 r  refTimer/count_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.868    refTimer/count_reg[28]_i_1_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.958 r  refTimer/count_reg[31]_i_2/O[1]
                         net (fo=1, routed)           0.000     1.958    refTimer/count_reg[31]_i_2_n_6
    SLICE_X35Y50         FDRE                                         r  refTimer/count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=238, routed)         0.829     1.957    refTimer/clk_IBUF_BUFG
    SLICE_X35Y50         FDRE                                         r  refTimer/count_reg[30]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X35Y50         FDRE (Hold_fdre_C_D)         0.105     1.818    refTimer/count_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           1.958    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 dbbtnL/btnFilter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbbtnL/btnFilter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.559%)  route 0.127ns (47.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=238, routed)         0.561     1.444    dbbtnL/clk_IBUF_BUFG
    SLICE_X47Y12         FDRE                                         r  dbbtnL/btnFilter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y12         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  dbbtnL/btnFilter_reg[5]/Q
                         net (fo=3, routed)           0.127     1.712    dbbtnL/p_0_in[6]
    SLICE_X46Y12         FDRE                                         r  dbbtnL/btnFilter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=238, routed)         0.830     1.957    dbbtnL/clk_IBUF_BUFG
    SLICE_X46Y12         FDRE                                         r  dbbtnL/btnFilter_reg[6]/C
                         clock pessimism             -0.500     1.457    
    SLICE_X46Y12         FDRE (Hold_fdre_C_D)         0.059     1.516    dbbtnL/btnFilter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.516    
                         arrival time                           1.712    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 dbbtnR/btnFilter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbbtnR/btnFilter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.368%)  route 0.145ns (50.632%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=238, routed)         0.564     1.447    dbbtnR/clk_IBUF_BUFG
    SLICE_X49Y11         FDRE                                         r  dbbtnR/btnFilter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y11         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  dbbtnR/btnFilter_reg[11]/Q
                         net (fo=3, routed)           0.145     1.733    dbbtnR/p_0_in[12]
    SLICE_X48Y11         FDRE                                         r  dbbtnR/btnFilter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=238, routed)         0.834     1.961    dbbtnR/clk_IBUF_BUFG
    SLICE_X48Y11         FDRE                                         r  dbbtnR/btnFilter_reg[12]/C
                         clock pessimism             -0.501     1.460    
    SLICE_X48Y11         FDRE (Hold_fdre_C_D)         0.070     1.530    dbbtnR/btnFilter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.530    
                         arrival time                           1.733    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 dbbtnL/btnFilter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbbtnL/btnFilter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.141ns (50.030%)  route 0.141ns (49.970%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=238, routed)         0.561     1.444    dbbtnL/clk_IBUF_BUFG
    SLICE_X44Y12         FDRE                                         r  dbbtnL/btnFilter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y12         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  dbbtnL/btnFilter_reg[14]/Q
                         net (fo=3, routed)           0.141     1.726    dbbtnL/p_0_in[15]
    SLICE_X44Y12         FDRE                                         r  dbbtnL/btnFilter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=238, routed)         0.830     1.957    dbbtnL/clk_IBUF_BUFG
    SLICE_X44Y12         FDRE                                         r  dbbtnL/btnFilter_reg[15]/C
                         clock pessimism             -0.513     1.444    
    SLICE_X44Y12         FDRE (Hold_fdre_C_D)         0.075     1.519    dbbtnL/btnFilter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.519    
                         arrival time                           1.726    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 dbbtnU/btnFilter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbbtnU/btnFilter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.402%)  route 0.139ns (49.598%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=238, routed)         0.562     1.445    dbbtnU/clk_IBUF_BUFG
    SLICE_X39Y8          FDRE                                         r  dbbtnU/btnFilter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y8          FDRE (Prop_fdre_C_Q)         0.141     1.586 r  dbbtnU/btnFilter_reg[11]/Q
                         net (fo=3, routed)           0.139     1.725    dbbtnU/p_0_in[12]
    SLICE_X38Y8          FDRE                                         r  dbbtnU/btnFilter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=238, routed)         0.831     1.958    dbbtnU/clk_IBUF_BUFG
    SLICE_X38Y8          FDRE                                         r  dbbtnU/btnFilter_reg[12]/C
                         clock pessimism             -0.500     1.458    
    SLICE_X38Y8          FDRE (Hold_fdre_C_D)         0.059     1.517    dbbtnU/btnFilter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.517    
                         arrival time                           1.725    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 dbbtnD/btnFilter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbbtnD/btnFilter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.164ns (54.237%)  route 0.138ns (45.763%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=238, routed)         0.563     1.446    dbbtnD/clk_IBUF_BUFG
    SLICE_X14Y12         FDRE                                         r  dbbtnD/btnFilter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y12         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  dbbtnD/btnFilter_reg[11]/Q
                         net (fo=3, routed)           0.138     1.749    dbbtnD/p_0_in[12]
    SLICE_X15Y12         FDRE                                         r  dbbtnD/btnFilter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=238, routed)         0.832     1.959    dbbtnD/clk_IBUF_BUFG
    SLICE_X15Y12         FDRE                                         r  dbbtnD/btnFilter_reg[12]/C
                         clock pessimism             -0.500     1.459    
    SLICE_X15Y12         FDRE (Hold_fdre_C_D)         0.070     1.529    dbbtnD/btnFilter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.529    
                         arrival time                           1.749    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 dbbtnD/btnFilter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbbtnD/btnFilter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.164ns (54.994%)  route 0.134ns (45.006%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=238, routed)         0.564     1.447    dbbtnD/clk_IBUF_BUFG
    SLICE_X14Y11         FDRE                                         r  dbbtnD/btnFilter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y11         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  dbbtnD/btnFilter_reg[7]/Q
                         net (fo=3, routed)           0.134     1.745    dbbtnD/p_0_in[8]
    SLICE_X14Y11         FDRE                                         r  dbbtnD/btnFilter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=238, routed)         0.834     1.961    dbbtnD/clk_IBUF_BUFG
    SLICE_X14Y11         FDRE                                         r  dbbtnD/btnFilter_reg[8]/C
                         clock pessimism             -0.514     1.447    
    SLICE_X14Y11         FDRE (Hold_fdre_C_D)         0.060     1.507    dbbtnD/btnFilter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.507    
                         arrival time                           1.745    
  -------------------------------------------------------------------
                         slack                                  0.238    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X49Y10   dbbtnR/btnFilter_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X49Y10   dbbtnR/btnFilter_reg[8]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X49Y10   dbbtnR/btnFilter_reg[9]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y10   dbbtnR/btnOut_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y15   dbbtnU/btnFilter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y8    dbbtnU/btnFilter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y8    dbbtnU/btnFilter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y8    dbbtnU/btnFilter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y15   downtimer/bmin_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y15   downtimer/bmin_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y15   downtimer/bmin_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y13   downtimer/bmin_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y14   downtimer/bmin_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y14   downtimer/bmin_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y14   downtimer/bmin_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y14   downtimer/bmin_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y14   downtimer/bmin_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y15   downtimer/dmin_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y15   downtimer/dmin_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y15   dbbtnU/btnFilter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y14   downtimer/dhr_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y14   downtimer/dhr_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y14   downtimer/dhr_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y14   downtimer/dhr_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y14   downtimer/dhr_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y15   downtimer/dhr_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y15   downtimer/dhr_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y15   downtimer/dhr_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y15   ledpwm/last_btnD_reg/C



