{
    "nl": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/runs/RUN_2025-11-22_23-07-09/43-openroad-detailedrouting/tt_um_felixfeierabend.nl.v",
    "pnl": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/runs/RUN_2025-11-22_23-07-09/43-openroad-detailedrouting/tt_um_felixfeierabend.pnl.v",
    "pnl-sdf-friendly": null,
    "pnl-npc": null,
    "def": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/runs/RUN_2025-11-22_23-07-09/47-odb-reportdisconnectedpins/tt_um_felixfeierabend.def",
    "lef": null,
    "openroad-lef": null,
    "odb": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/runs/RUN_2025-11-22_23-07-09/47-odb-reportdisconnectedpins/tt_um_felixfeierabend.odb",
    "sdc": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/runs/RUN_2025-11-22_23-07-09/43-openroad-detailedrouting/tt_um_felixfeierabend.sdc",
    "sdf": {
        "nom_tt_025C_5v00": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/runs/RUN_2025-11-22_23-07-09/12-openroad-staprepnr/nom_tt_025C_5v00/tt_um_felixfeierabend__nom_tt_025C_5v00.sdf",
        "nom_ss_125C_4v50": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/runs/RUN_2025-11-22_23-07-09/12-openroad-staprepnr/nom_ss_125C_4v50/tt_um_felixfeierabend__nom_ss_125C_4v50.sdf",
        "nom_ff_n40C_5v50": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/runs/RUN_2025-11-22_23-07-09/12-openroad-staprepnr/nom_ff_n40C_5v50/tt_um_felixfeierabend__nom_ff_n40C_5v50.sdf"
    },
    "spef": null,
    "lib": null,
    "spice": null,
    "mag": null,
    "gds": null,
    "mag_gds": null,
    "klayout_gds": null,
    "json_h": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/runs/RUN_2025-11-22_23-07-09/05-yosys-jsonheader/tt_um_felixfeierabend.h.json",
    "vh": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/runs/RUN_2025-11-22_23-07-09/28-odb-writeverilogheader/tt_um_felixfeierabend.vh",
    "metrics": {
        "design__lint_error__count": 0,
        "design__lint_timing_construct__count": 0,
        "design__lint_warning__count": 34,
        "design__inferred_latch__count": 0,
        "design__instance__count": 157,
        "design__instance__area": 794.662,
        "design__instance_unmapped__count": 0,
        "synthesis__check_error__count": 0,
        "design__max_slew_violation__count__corner:nom_tt_025C_5v00": 0,
        "design__max_fanout_violation__count__corner:nom_tt_025C_5v00": 0,
        "design__max_cap_violation__count__corner:nom_tt_025C_5v00": 0,
        "power__internal__total": 0,
        "power__switching__total": 0,
        "power__leakage__total": 7.84846e-09,
        "power__total": 7.84846e-09,
        "clock__skew__worst_hold__corner:nom_tt_025C_5v00": 0,
        "clock__skew__worst_setup__corner:nom_tt_025C_5v00": 0,
        "timing__hold__ws__corner:nom_tt_025C_5v00": 1000000000000000000000000000000000000000,
        "timing__setup__ws__corner:nom_tt_025C_5v00": 1000000000000000000000000000000000000000,
        "timing__hold__tns__corner:nom_tt_025C_5v00": 0,
        "timing__setup__tns__corner:nom_tt_025C_5v00": 0,
        "timing__hold__wns__corner:nom_tt_025C_5v00": 0,
        "timing__setup__wns__corner:nom_tt_025C_5v00": 0,
        "timing__hold_vio__count__corner:nom_tt_025C_5v00": 0,
        "timing__hold_r2r__ws__corner:nom_tt_025C_5v00": 1000000000000000000000000000000,
        "timing__hold_r2r_vio__count__corner:nom_tt_025C_5v00": 0,
        "timing__setup_vio__count__corner:nom_tt_025C_5v00": 0,
        "timing__setup_r2r__ws__corner:nom_tt_025C_5v00": 1000000000000000000000000000000,
        "timing__setup_r2r_vio__count__corner:nom_tt_025C_5v00": 0,
        "design__max_slew_violation__count__corner:nom_ss_125C_4v50": 0,
        "design__max_fanout_violation__count__corner:nom_ss_125C_4v50": 0,
        "design__max_cap_violation__count__corner:nom_ss_125C_4v50": 0,
        "clock__skew__worst_hold__corner:nom_ss_125C_4v50": 0,
        "clock__skew__worst_setup__corner:nom_ss_125C_4v50": 0,
        "timing__hold__ws__corner:nom_ss_125C_4v50": 1000000043329398900000000000000000000000,
        "timing__setup__ws__corner:nom_ss_125C_4v50": 1000000043329398900000000000000000000000,
        "timing__hold__tns__corner:nom_ss_125C_4v50": 0,
        "timing__setup__tns__corner:nom_ss_125C_4v50": 0,
        "timing__hold__wns__corner:nom_ss_125C_4v50": 0,
        "timing__setup__wns__corner:nom_ss_125C_4v50": 0,
        "timing__hold_vio__count__corner:nom_ss_125C_4v50": 0,
        "timing__hold_r2r__ws__corner:nom_ss_125C_4v50": Infinity,
        "timing__hold_r2r_vio__count__corner:nom_ss_125C_4v50": 0,
        "timing__setup_vio__count__corner:nom_ss_125C_4v50": 0,
        "timing__setup_r2r__ws__corner:nom_ss_125C_4v50": Infinity,
        "timing__setup_r2r_vio__count__corner:nom_ss_125C_4v50": 0,
        "design__max_slew_violation__count__corner:nom_ff_n40C_5v50": 0,
        "design__max_fanout_violation__count__corner:nom_ff_n40C_5v50": 0,
        "design__max_cap_violation__count__corner:nom_ff_n40C_5v50": 0,
        "clock__skew__worst_hold__corner:nom_ff_n40C_5v50": 0,
        "clock__skew__worst_setup__corner:nom_ff_n40C_5v50": 0,
        "timing__hold__ws__corner:nom_ff_n40C_5v50": 1000000043329398900000000000000000000000,
        "timing__setup__ws__corner:nom_ff_n40C_5v50": 1000000043329398900000000000000000000000,
        "timing__hold__tns__corner:nom_ff_n40C_5v50": 0,
        "timing__setup__tns__corner:nom_ff_n40C_5v50": 0,
        "timing__hold__wns__corner:nom_ff_n40C_5v50": 0,
        "timing__setup__wns__corner:nom_ff_n40C_5v50": 0,
        "timing__hold_vio__count__corner:nom_ff_n40C_5v50": 0,
        "timing__hold_r2r__ws__corner:nom_ff_n40C_5v50": Infinity,
        "timing__hold_r2r_vio__count__corner:nom_ff_n40C_5v50": 0,
        "timing__setup_vio__count__corner:nom_ff_n40C_5v50": 0,
        "timing__setup_r2r__ws__corner:nom_ff_n40C_5v50": Infinity,
        "timing__setup_r2r_vio__count__corner:nom_ff_n40C_5v50": 0,
        "design__max_slew_violation__count": 0,
        "design__max_fanout_violation__count": 0,
        "design__max_cap_violation__count": 0,
        "clock__skew__worst_hold": 0,
        "clock__skew__worst_setup": 0,
        "timing__hold__ws": 1000000000000000000000000000000000000000,
        "timing__setup__ws": 1000000000000000000000000000000000000000,
        "timing__hold__tns": 0,
        "timing__setup__tns": 0,
        "timing__hold__wns": 0,
        "timing__setup__wns": 0,
        "timing__hold_vio__count": 0,
        "timing__hold_r2r__ws": 1000000000000000000000000000000,
        "timing__hold_r2r_vio__count": 0,
        "timing__setup_vio__count": 0,
        "timing__setup_r2r__ws": 1000000000000000000000000000000,
        "timing__setup_r2r_vio__count": 0,
        "design__die__bbox": "0.0 0.0 160.0 100.0",
        "design__core__bbox": "3.36 3.92 156.24 94.08",
        "design__io": 45,
        "design__die__area": 16000,
        "design__core__area": 13783.7,
        "design__instance__count__stdcell": 157,
        "design__instance__area__stdcell": 794.662,
        "design__instance__count__macros": 0,
        "design__instance__area__macros": 0,
        "design__instance__utilization": 0.0576525,
        "design__instance__utilization__stdcell": 0.0576525,
        "design__instance__count__class:tie_cell": 24,
        "flow__warnings__count": 1,
        "flow__errors__count": 0,
        "design__instance__count__class:endcap_cell": 46,
        "design__instance__count__class:tap_cell": 87,
        "design__power_grid_violation__count__net:VDD": 0,
        "design__power_grid_violation__count__net:VSS": 0,
        "design__power_grid_violation__count": 0,
        "floorplan__design__io": 43,
        "design__io__hpwl": 2551505,
        "timing__drv__floating__nets": 0,
        "timing__drv__floating__pins": 0,
        "design__instance__displacement__total": 0,
        "design__instance__displacement__mean": 0,
        "design__instance__displacement__max": 0,
        "route__wirelength__estimated": 179.46,
        "design__violations": 0,
        "design__instance__count__setup_buffer": 0,
        "design__instance__count__hold_buffer": 0,
        "antenna__violating__nets": 0,
        "antenna__violating__pins": 0,
        "route__antenna_violation__count": 0,
        "antenna_diodes_count": 0,
        "route__net": 43,
        "route__net__special": 2,
        "route__drc_errors__iter:1": 3,
        "route__wirelength__iter:1": 147,
        "route__drc_errors__iter:2": 0,
        "route__wirelength__iter:2": 146,
        "route__drc_errors": 0,
        "route__wirelength": 146,
        "route__vias": 28,
        "route__vias__singlecut": 28,
        "route__vias__multicut": 0,
        "design__disconnected_pin__count": 19,
        "design__critical_disconnected_pin__count": 19
    }
}