Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date              : Fri Nov 25 21:24:16 2022
| Host              : LEGION-BIANXINQUAN running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : design_1_wrapper
| Device            : xck26-sfvc784
| Speed File        : -2LV  PRODUCTION 1.29 08-03-2020
| Temperature Grade : C
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                                                            Violations  
---------  ----------------  -----------------------------------------------------------------------------------------------------  ----------  
TIMING-2   Critical Warning  Invalid primary clock source pin                                                                       1           
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree                                                     1           
TIMING-14  Critical Warning  LUT on the clock tree                                                                                  9           
DPIR-2     Warning           Asynchronous driver check                                                                              1262        
LUTAR-1    Warning           LUT drives async reset alert                                                                           32          
TIMING-9   Warning           Unknown CDC Logic                                                                                      1           
TIMING-10  Warning           Missing property on synchronizer                                                                       1           
TIMING-18  Warning           Missing input or output delay                                                                          12          
TIMING-28  Warning           Auto-derived clock referenced by a timing constraint                                                   4           
TIMING-47  Warning           False path, asynchronous clock group or max delay datapath only constraint between synchronous clocks  2           
XDCC-1     Warning           Scoped Clock constraint overwritten with the same name                                                 1           
XDCC-7     Warning           Scoped Clock constraint overwritten on the same source                                                 2           
CLKC-56    Advisory          MMCME4 with global clock driver has no LOC                                                             1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (8)
6. checking no_output_delay (5)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (5)
-------------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.473        0.000                      0               119820        0.010        0.000                      0               119820        0.280        0.000                       0                 44103  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                             Waveform(ns)         Period(ns)      Frequency(MHz)
-----                             ------------         ----------      --------------
clk_pl_0                          {0.000 5.000}        10.000          100.000         
design_1_i/clk_wiz/inst/clk_in1   {0.000 5.000}        10.000          100.000         
  clk_isp_design_1_clk_wiz_0_0    {0.000 4.016}        8.032           124.495         
  clk_sys_design_1_clk_wiz_0_0    {0.000 3.332}        6.663           150.076         
mipi_ias1_clk_bit                 {0.000 1.000}        2.000           500.000         
  mipi_rx_to_video_ias1_vid_clk   {0.000 4.000}        8.000           125.000         
mipi_rpi_clk_bit                  {0.000 1.000}        2.000           500.000         
  mipi_rx_to_video_rpi_vid_clk_1  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
design_1_i/clk_wiz/inst/clk_in1                                                                                                                                                     2.000        0.000                       0                     1  
  clk_isp_design_1_clk_wiz_0_0          0.473        0.000                      0                18501        0.010        0.000                      0                18501        3.254        0.000                       0                 12666  
  clk_sys_design_1_clk_wiz_0_0          1.357        0.000                      0                87747        0.010        0.000                      0                87747        1.832        0.000                       0                 29826  
mipi_ias1_clk_bit                                                                                                                                                                   0.280        0.000                       0                    10  
  mipi_rx_to_video_ias1_vid_clk         2.925        0.000                      0                 1309        0.015        0.000                      0                 1309        2.560        0.000                       0                   980  
mipi_rpi_clk_bit                                                                                                                                                                    0.280        0.000                       0                     6  
  mipi_rx_to_video_rpi_vid_clk_1        4.136        0.000                      0                  894        0.016        0.000                      0                  894        2.560        0.000                       0                   630  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                      From Clock                      To Clock                            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                      ----------                      --------                            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**               clk_isp_design_1_clk_wiz_0_0    clk_isp_design_1_clk_wiz_0_0          1.815        0.000                      0                11332        0.248        0.000                      0                11332  
**async_default**               clk_sys_design_1_clk_wiz_0_0    clk_sys_design_1_clk_wiz_0_0          2.308        0.000                      0                  237        0.238        0.000                      0                  237  
**async_default**               mipi_rx_to_video_ias1_vid_clk   mipi_rx_to_video_ias1_vid_clk         5.535        0.000                      0                   76        0.405        0.000                      0                   76  
**async_default**               mipi_rx_to_video_rpi_vid_clk_1  mipi_rx_to_video_rpi_vid_clk_1        6.751        0.000                      0                   56        0.173        0.000                      0                   56  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                      From Clock                      To Clock                      
----------                      ----------                      --------                      
(none)                                                          clk_isp_design_1_clk_wiz_0_0    
(none)                          clk_sys_design_1_clk_wiz_0_0    clk_isp_design_1_clk_wiz_0_0    
(none)                                                          clk_sys_design_1_clk_wiz_0_0    
(none)                          clk_isp_design_1_clk_wiz_0_0    clk_sys_design_1_clk_wiz_0_0    
(none)                          clk_sys_design_1_clk_wiz_0_0    clk_sys_design_1_clk_wiz_0_0    
(none)                          mipi_rx_to_video_ias1_vid_clk   clk_sys_design_1_clk_wiz_0_0    
(none)                          mipi_rx_to_video_rpi_vid_clk_1  clk_sys_design_1_clk_wiz_0_0    
(none)                          clk_sys_design_1_clk_wiz_0_0    mipi_rx_to_video_ias1_vid_clk   
(none)                          clk_sys_design_1_clk_wiz_0_0    mipi_rx_to_video_rpi_vid_clk_1  


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                      From Clock                      To Clock                      
----------                      ----------                      --------                      
(none)                          clk_sys_design_1_clk_wiz_0_0                                    
(none)                          mipi_rx_to_video_ias1_vid_clk                                   
(none)                          mipi_rx_to_video_rpi_vid_clk_1                                  
(none)                                                          clk_sys_design_1_clk_wiz_0_0    
(none)                                                          mipi_ias1_clk_bit               
(none)                                                          mipi_rpi_clk_bit                
(none)                                                          mipi_rx_to_video_ias1_vid_clk   
(none)                                                          mipi_rx_to_video_rpi_vid_clk_1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  design_1_i/clk_wiz/inst/clk_in1
  To Clock:  design_1_i/clk_wiz/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_1_i/clk_wiz/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location   Pin
Min Period        n/a     MMCME4_ADV/CLKIN1  n/a            1.071         10.000      8.929      MMCM_X0Y1  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKIN1
Max Period        n/a     MMCME4_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCM_X0Y1  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X0Y1  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X0Y1  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X0Y1  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X0Y1  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_isp_design_1_clk_wiz_0_0
  To Clock:  clk_isp_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        0.473ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.254ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.473ns  (required time - arrival time)
  Source:                 design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/s_osd_y_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.016ns period=8.032ns})
  Destination:            design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_y1_r_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.016ns period=8.032ns})
  Path Group:             clk_isp_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.032ns  (clk_isp_design_1_clk_wiz_0_0 rise@8.032ns - clk_isp_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.838ns  (logic 1.058ns (10.754%)  route 8.780ns (89.246%))
  Logic Levels:           7  (CARRY8=3 LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        2.333ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.769ns = ( 15.802 - 8.032 ) 
    Source Clock Delay      (SCD):    4.930ns
    Clock Pessimism Removal (CPR):    -0.506ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.209ns (routing 0.724ns, distribution 1.485ns)
  Clock Net Delay (Destination): 1.469ns (routing 0.231ns, distribution 1.238ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     2.425    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.322 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     2.677    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.721 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12595, routed)       2.209     4.930    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/pclk
    SLICE_X14Y124        FDRE                                         r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/s_osd_y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y124        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.116     5.046 r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/s_osd_y_reg[0]/Q
                         net (fo=14, routed)          3.555     8.601    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_y0_r_reg[10]_0[0]
    SLICE_X12Y121        LUT2 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.083     8.684 r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_y1_r[10]_i_22/O
                         net (fo=1, routed)           0.017     8.701    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0_n_82
    SLICE_X12Y121        CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[2])
                                                      0.187     8.888 f  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/osd_y1_r_reg[10]_i_11/O[2]
                         net (fo=1, routed)           2.995    11.883    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_y1_r3[2]
    SLICE_X12Y120        LUT4 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.082    11.965 f  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_y1_r[10]_i_10/O
                         net (fo=1, routed)           1.231    13.196    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_y1_r[10]_i_10_n_0
    SLICE_X12Y122        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.060    13.256 f  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_y1_r[10]_i_7/O
                         net (fo=21, routed)          0.890    14.146    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_y1_r[10]_i_7_n_0
    SLICE_X13Y121        LUT3 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.186    14.332 r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_y1_r[7]_i_12/O
                         net (fo=1, routed)           0.029    14.361    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_y1_r[7]_i_12_n_0
    SLICE_X13Y121        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.238    14.599 r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_y1_r_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.030    14.629    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_y1_r_reg[7]_i_1_n_0
    SLICE_X13Y122        CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.106    14.735 r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_y1_r_reg[10]_i_1/O[1]
                         net (fo=1, routed)           0.033    14.768    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_y1_r_reg[10]_i_1_n_14
    SLICE_X13Y122        FDCE                                         r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_y1_r_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      8.032     8.032 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     8.032 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.195    10.227    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739    10.966 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312    11.278    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    11.317 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=12595, routed)       2.007    13.324    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/pclk
    SLICE_X17Y119        LUT3 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.120    13.444 r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_INST_0/O
                         net (fo=1, routed)           0.849    14.293    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_r_reg_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    14.332 r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_r_reg_0_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=446, routed)         1.469    15.802    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/mem_reg_bram_0
    SLICE_X13Y122        FDCE                                         r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_y1_r_reg[9]/C
                         clock pessimism             -0.506    15.296    
                         clock uncertainty           -0.098    15.198    
    SLICE_X13Y122        FDCE (Setup_BFF_SLICEM_C_D)
                                                      0.043    15.241    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_y1_r_reg[9]
  -------------------------------------------------------------------
                         required time                         15.241    
                         arrival time                         -14.768    
  -------------------------------------------------------------------
                         slack                                  0.473    

Slack (MET) :             0.485ns  (required time - arrival time)
  Source:                 design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/s_osd_y_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.016ns period=8.032ns})
  Destination:            design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_y1_r_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.016ns period=8.032ns})
  Path Group:             clk_isp_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.032ns  (clk_isp_design_1_clk_wiz_0_0 rise@8.032ns - clk_isp_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.826ns  (logic 1.045ns (10.635%)  route 8.781ns (89.365%))
  Logic Levels:           7  (CARRY8=3 LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        2.333ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.769ns = ( 15.802 - 8.032 ) 
    Source Clock Delay      (SCD):    4.930ns
    Clock Pessimism Removal (CPR):    -0.506ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.209ns (routing 0.724ns, distribution 1.485ns)
  Clock Net Delay (Destination): 1.469ns (routing 0.231ns, distribution 1.238ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     2.425    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.322 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     2.677    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.721 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12595, routed)       2.209     4.930    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/pclk
    SLICE_X14Y124        FDRE                                         r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/s_osd_y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y124        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.116     5.046 r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/s_osd_y_reg[0]/Q
                         net (fo=14, routed)          3.555     8.601    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_y0_r_reg[10]_0[0]
    SLICE_X12Y121        LUT2 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.083     8.684 r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_y1_r[10]_i_22/O
                         net (fo=1, routed)           0.017     8.701    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0_n_82
    SLICE_X12Y121        CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[2])
                                                      0.187     8.888 f  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/osd_y1_r_reg[10]_i_11/O[2]
                         net (fo=1, routed)           2.995    11.883    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_y1_r3[2]
    SLICE_X12Y120        LUT4 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.082    11.965 f  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_y1_r[10]_i_10/O
                         net (fo=1, routed)           1.231    13.196    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_y1_r[10]_i_10_n_0
    SLICE_X12Y122        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.060    13.256 f  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_y1_r[10]_i_7/O
                         net (fo=21, routed)          0.890    14.146    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_y1_r[10]_i_7_n_0
    SLICE_X13Y121        LUT3 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.186    14.332 r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_y1_r[7]_i_12/O
                         net (fo=1, routed)           0.029    14.361    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_y1_r[7]_i_12_n_0
    SLICE_X13Y121        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.238    14.599 r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_y1_r_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.030    14.629    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_y1_r_reg[7]_i_1_n_0
    SLICE_X13Y122        CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.093    14.722 r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_y1_r_reg[10]_i_1/O[2]
                         net (fo=1, routed)           0.034    14.756    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_y1_r_reg[10]_i_1_n_13
    SLICE_X13Y122        FDCE                                         r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_y1_r_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      8.032     8.032 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     8.032 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.195    10.227    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739    10.966 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312    11.278    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    11.317 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=12595, routed)       2.007    13.324    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/pclk
    SLICE_X17Y119        LUT3 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.120    13.444 r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_INST_0/O
                         net (fo=1, routed)           0.849    14.293    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_r_reg_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    14.332 r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_r_reg_0_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=446, routed)         1.469    15.802    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/mem_reg_bram_0
    SLICE_X13Y122        FDCE                                         r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_y1_r_reg[10]/C
                         clock pessimism             -0.506    15.296    
                         clock uncertainty           -0.098    15.198    
    SLICE_X13Y122        FDCE (Setup_CFF_SLICEM_C_D)
                                                      0.043    15.241    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_y1_r_reg[10]
  -------------------------------------------------------------------
                         required time                         15.241    
                         arrival time                         -14.756    
  -------------------------------------------------------------------
                         slack                                  0.485    

Slack (MET) :             0.503ns  (required time - arrival time)
  Source:                 design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/s_osd_y_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.016ns period=8.032ns})
  Destination:            design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_y1_r_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.016ns period=8.032ns})
  Path Group:             clk_isp_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.032ns  (clk_isp_design_1_clk_wiz_0_0 rise@8.032ns - clk_isp_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.809ns  (logic 1.030ns (10.501%)  route 8.779ns (89.499%))
  Logic Levels:           7  (CARRY8=3 LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        2.333ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.769ns = ( 15.802 - 8.032 ) 
    Source Clock Delay      (SCD):    4.930ns
    Clock Pessimism Removal (CPR):    -0.506ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.209ns (routing 0.724ns, distribution 1.485ns)
  Clock Net Delay (Destination): 1.469ns (routing 0.231ns, distribution 1.238ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     2.425    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.322 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     2.677    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.721 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12595, routed)       2.209     4.930    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/pclk
    SLICE_X14Y124        FDRE                                         r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/s_osd_y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y124        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.116     5.046 r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/s_osd_y_reg[0]/Q
                         net (fo=14, routed)          3.555     8.601    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_y0_r_reg[10]_0[0]
    SLICE_X12Y121        LUT2 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.083     8.684 r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_y1_r[10]_i_22/O
                         net (fo=1, routed)           0.017     8.701    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0_n_82
    SLICE_X12Y121        CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[2])
                                                      0.187     8.888 f  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/osd_y1_r_reg[10]_i_11/O[2]
                         net (fo=1, routed)           2.995    11.883    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_y1_r3[2]
    SLICE_X12Y120        LUT4 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.082    11.965 f  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_y1_r[10]_i_10/O
                         net (fo=1, routed)           1.231    13.196    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_y1_r[10]_i_10_n_0
    SLICE_X12Y122        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.060    13.256 f  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_y1_r[10]_i_7/O
                         net (fo=21, routed)          0.890    14.146    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_y1_r[10]_i_7_n_0
    SLICE_X13Y121        LUT3 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.186    14.332 r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_y1_r[7]_i_12/O
                         net (fo=1, routed)           0.029    14.361    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_y1_r[7]_i_12_n_0
    SLICE_X13Y121        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.238    14.599 r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_y1_r_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.030    14.629    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_y1_r_reg[7]_i_1_n_0
    SLICE_X13Y122        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.078    14.707 r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_y1_r_reg[10]_i_1/O[0]
                         net (fo=1, routed)           0.032    14.739    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_y1_r_reg[10]_i_1_n_15
    SLICE_X13Y122        FDCE                                         r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_y1_r_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      8.032     8.032 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     8.032 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.195    10.227    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739    10.966 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312    11.278    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    11.317 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=12595, routed)       2.007    13.324    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/pclk
    SLICE_X17Y119        LUT3 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.120    13.444 r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_INST_0/O
                         net (fo=1, routed)           0.849    14.293    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_r_reg_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    14.332 r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_r_reg_0_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=446, routed)         1.469    15.802    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/mem_reg_bram_0
    SLICE_X13Y122        FDCE                                         r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_y1_r_reg[8]/C
                         clock pessimism             -0.506    15.296    
                         clock uncertainty           -0.098    15.198    
    SLICE_X13Y122        FDCE (Setup_AFF_SLICEM_C_D)
                                                      0.044    15.242    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_y1_r_reg[8]
  -------------------------------------------------------------------
                         required time                         15.242    
                         arrival time                         -14.739    
  -------------------------------------------------------------------
                         slack                                  0.503    

Slack (MET) :             0.551ns  (required time - arrival time)
  Source:                 design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/s_osd_x_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.016ns period=8.032ns})
  Destination:            design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.016ns period=8.032ns})
  Path Group:             clk_isp_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.032ns  (clk_isp_design_1_clk_wiz_0_0 rise@8.032ns - clk_isp_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.736ns  (logic 1.189ns (12.212%)  route 8.547ns (87.788%))
  Logic Levels:           6  (CARRY8=3 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        2.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.760ns = ( 15.792 - 8.032 ) 
    Source Clock Delay      (SCD):    4.945ns
    Clock Pessimism Removal (CPR):    -0.506ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.224ns (routing 0.724ns, distribution 1.500ns)
  Clock Net Delay (Destination): 1.460ns (routing 0.231ns, distribution 1.229ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     2.425    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.322 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     2.677    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.721 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12595, routed)       2.224     4.945    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/pclk
    SLICE_X14Y123        FDRE                                         r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/s_osd_x_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y123        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.113     5.058 r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/s_osd_x_reg[8]/Q
                         net (fo=4, routed)           3.629     8.687    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/s_osd_x[8]
    SLICE_X11Y125        CARRY8 (Prop_CARRY8_SLICEL_DI[0]_O[2])
                                                      0.156     8.843 f  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/osd_x1_r_reg[11]_i_13/O[2]
                         net (fo=1, routed)           2.254    11.097    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r3[10]
    SLICE_X10Y125        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.154    11.251 f  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r[11]_i_11/O
                         net (fo=1, routed)           1.386    12.637    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r[11]_i_11_n_0
    SLICE_X12Y125        LUT5 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.228    12.865 f  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r[11]_i_10/O
                         net (fo=23, routed)          1.185    14.050    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r[11]_i_10_n_0
    SLICE_X12Y124        LUT3 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.186    14.236 r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r[7]_i_12/O
                         net (fo=1, routed)           0.029    14.265    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r[7]_i_12_n_0
    SLICE_X12Y124        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.238    14.503 r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.030    14.533    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r_reg[7]_i_1_n_0
    SLICE_X12Y125        CARRY8 (Prop_CARRY8_SLICEM_CI_O[3])
                                                      0.114    14.647 r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r_reg[11]_i_2/O[3]
                         net (fo=1, routed)           0.034    14.681    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r_reg[11]_i_2_n_12
    SLICE_X12Y125        FDCE                                         r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      8.032     8.032 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     8.032 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.195    10.227    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739    10.966 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312    11.278    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    11.317 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=12595, routed)       2.007    13.324    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/pclk
    SLICE_X17Y119        LUT3 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.120    13.444 r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_INST_0/O
                         net (fo=1, routed)           0.849    14.293    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_r_reg_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    14.332 r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_r_reg_0_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=446, routed)         1.460    15.792    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/mem_reg_bram_0
    SLICE_X12Y125        FDCE                                         r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r_reg[11]/C
                         clock pessimism             -0.506    15.286    
                         clock uncertainty           -0.098    15.188    
    SLICE_X12Y125        FDCE (Setup_DFF_SLICEM_C_D)
                                                      0.043    15.231    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r_reg[11]
  -------------------------------------------------------------------
                         required time                         15.231    
                         arrival time                         -14.681    
  -------------------------------------------------------------------
                         slack                                  0.551    

Slack (MET) :             0.560ns  (required time - arrival time)
  Source:                 design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/s_osd_x_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.016ns period=8.032ns})
  Destination:            design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.016ns period=8.032ns})
  Path Group:             clk_isp_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.032ns  (clk_isp_design_1_clk_wiz_0_0 rise@8.032ns - clk_isp_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.727ns  (logic 1.181ns (12.142%)  route 8.546ns (87.858%))
  Logic Levels:           6  (CARRY8=3 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        2.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.760ns = ( 15.792 - 8.032 ) 
    Source Clock Delay      (SCD):    4.945ns
    Clock Pessimism Removal (CPR):    -0.506ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.224ns (routing 0.724ns, distribution 1.500ns)
  Clock Net Delay (Destination): 1.460ns (routing 0.231ns, distribution 1.229ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     2.425    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.322 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     2.677    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.721 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12595, routed)       2.224     4.945    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/pclk
    SLICE_X14Y123        FDRE                                         r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/s_osd_x_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y123        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.113     5.058 r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/s_osd_x_reg[8]/Q
                         net (fo=4, routed)           3.629     8.687    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/s_osd_x[8]
    SLICE_X11Y125        CARRY8 (Prop_CARRY8_SLICEL_DI[0]_O[2])
                                                      0.156     8.843 f  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/osd_x1_r_reg[11]_i_13/O[2]
                         net (fo=1, routed)           2.254    11.097    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r3[10]
    SLICE_X10Y125        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.154    11.251 f  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r[11]_i_11/O
                         net (fo=1, routed)           1.386    12.637    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r[11]_i_11_n_0
    SLICE_X12Y125        LUT5 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.228    12.865 f  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r[11]_i_10/O
                         net (fo=23, routed)          1.185    14.050    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r[11]_i_10_n_0
    SLICE_X12Y124        LUT3 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.186    14.236 r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r[7]_i_12/O
                         net (fo=1, routed)           0.029    14.265    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r[7]_i_12_n_0
    SLICE_X12Y124        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.238    14.503 r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.030    14.533    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r_reg[7]_i_1_n_0
    SLICE_X12Y125        CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.106    14.639 r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r_reg[11]_i_2/O[1]
                         net (fo=1, routed)           0.033    14.672    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r_reg[11]_i_2_n_14
    SLICE_X12Y125        FDCE                                         r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      8.032     8.032 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     8.032 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.195    10.227    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739    10.966 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312    11.278    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    11.317 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=12595, routed)       2.007    13.324    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/pclk
    SLICE_X17Y119        LUT3 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.120    13.444 r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_INST_0/O
                         net (fo=1, routed)           0.849    14.293    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_r_reg_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    14.332 r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_r_reg_0_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=446, routed)         1.460    15.792    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/mem_reg_bram_0
    SLICE_X12Y125        FDCE                                         r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r_reg[9]/C
                         clock pessimism             -0.506    15.286    
                         clock uncertainty           -0.098    15.188    
    SLICE_X12Y125        FDCE (Setup_BFF_SLICEM_C_D)
                                                      0.043    15.231    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r_reg[9]
  -------------------------------------------------------------------
                         required time                         15.231    
                         arrival time                         -14.672    
  -------------------------------------------------------------------
                         slack                                  0.560    

Slack (MET) :             0.572ns  (required time - arrival time)
  Source:                 design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/s_osd_x_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.016ns period=8.032ns})
  Destination:            design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.016ns period=8.032ns})
  Path Group:             clk_isp_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.032ns  (clk_isp_design_1_clk_wiz_0_0 rise@8.032ns - clk_isp_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.715ns  (logic 1.168ns (12.023%)  route 8.547ns (87.977%))
  Logic Levels:           6  (CARRY8=3 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        2.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.760ns = ( 15.792 - 8.032 ) 
    Source Clock Delay      (SCD):    4.945ns
    Clock Pessimism Removal (CPR):    -0.506ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.224ns (routing 0.724ns, distribution 1.500ns)
  Clock Net Delay (Destination): 1.460ns (routing 0.231ns, distribution 1.229ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     2.425    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.322 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     2.677    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.721 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12595, routed)       2.224     4.945    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/pclk
    SLICE_X14Y123        FDRE                                         r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/s_osd_x_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y123        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.113     5.058 r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/s_osd_x_reg[8]/Q
                         net (fo=4, routed)           3.629     8.687    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/s_osd_x[8]
    SLICE_X11Y125        CARRY8 (Prop_CARRY8_SLICEL_DI[0]_O[2])
                                                      0.156     8.843 f  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/osd_x1_r_reg[11]_i_13/O[2]
                         net (fo=1, routed)           2.254    11.097    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r3[10]
    SLICE_X10Y125        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.154    11.251 f  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r[11]_i_11/O
                         net (fo=1, routed)           1.386    12.637    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r[11]_i_11_n_0
    SLICE_X12Y125        LUT5 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.228    12.865 f  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r[11]_i_10/O
                         net (fo=23, routed)          1.185    14.050    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r[11]_i_10_n_0
    SLICE_X12Y124        LUT3 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.186    14.236 r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r[7]_i_12/O
                         net (fo=1, routed)           0.029    14.265    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r[7]_i_12_n_0
    SLICE_X12Y124        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.238    14.503 r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.030    14.533    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r_reg[7]_i_1_n_0
    SLICE_X12Y125        CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.093    14.626 r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r_reg[11]_i_2/O[2]
                         net (fo=1, routed)           0.034    14.660    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r_reg[11]_i_2_n_13
    SLICE_X12Y125        FDCE                                         r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      8.032     8.032 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     8.032 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.195    10.227    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739    10.966 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312    11.278    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    11.317 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=12595, routed)       2.007    13.324    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/pclk
    SLICE_X17Y119        LUT3 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.120    13.444 r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_INST_0/O
                         net (fo=1, routed)           0.849    14.293    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_r_reg_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    14.332 r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_r_reg_0_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=446, routed)         1.460    15.792    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/mem_reg_bram_0
    SLICE_X12Y125        FDCE                                         r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r_reg[10]/C
                         clock pessimism             -0.506    15.286    
                         clock uncertainty           -0.098    15.188    
    SLICE_X12Y125        FDCE (Setup_CFF_SLICEM_C_D)
                                                      0.043    15.231    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r_reg[10]
  -------------------------------------------------------------------
                         required time                         15.231    
                         arrival time                         -14.660    
  -------------------------------------------------------------------
                         slack                                  0.572    

Slack (MET) :             0.578ns  (required time - arrival time)
  Source:                 design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/s_osd_y_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.016ns period=8.032ns})
  Destination:            design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_y1_r_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.016ns period=8.032ns})
  Path Group:             clk_isp_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.032ns  (clk_isp_design_1_clk_wiz_0_0 rise@8.032ns - clk_isp_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.728ns  (logic 0.999ns (10.270%)  route 8.729ns (89.730%))
  Logic Levels:           6  (CARRY8=2 LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        2.327ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.763ns = ( 15.796 - 8.032 ) 
    Source Clock Delay      (SCD):    4.930ns
    Clock Pessimism Removal (CPR):    -0.506ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.209ns (routing 0.724ns, distribution 1.485ns)
  Clock Net Delay (Destination): 1.463ns (routing 0.231ns, distribution 1.232ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     2.425    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.322 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     2.677    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.721 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12595, routed)       2.209     4.930    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/pclk
    SLICE_X14Y124        FDRE                                         r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/s_osd_y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y124        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.116     5.046 r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/s_osd_y_reg[0]/Q
                         net (fo=14, routed)          3.555     8.601    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_y0_r_reg[10]_0[0]
    SLICE_X12Y121        LUT2 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.083     8.684 r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_y1_r[10]_i_22/O
                         net (fo=1, routed)           0.017     8.701    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0_n_82
    SLICE_X12Y121        CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[2])
                                                      0.187     8.888 f  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/osd_y1_r_reg[10]_i_11/O[2]
                         net (fo=1, routed)           2.995    11.883    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_y1_r3[2]
    SLICE_X12Y120        LUT4 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.082    11.965 f  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_y1_r[10]_i_10/O
                         net (fo=1, routed)           1.231    13.196    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_y1_r[10]_i_10_n_0
    SLICE_X12Y122        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.060    13.256 f  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_y1_r[10]_i_7/O
                         net (fo=21, routed)          0.874    14.131    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_y1_r[10]_i_7_n_0
    SLICE_X13Y121        LUT3 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.137    14.268 r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_y1_r[7]_i_16/O
                         net (fo=1, routed)           0.022    14.290    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_y1_r[7]_i_16_n_0
    SLICE_X13Y121        CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[7])
                                                      0.334    14.624 r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_y1_r_reg[7]_i_1/O[7]
                         net (fo=1, routed)           0.034    14.658    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_y1_r_reg[7]_i_1_n_8
    SLICE_X13Y121        FDCE                                         r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_y1_r_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      8.032     8.032 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     8.032 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.195    10.227    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739    10.966 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312    11.278    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    11.317 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=12595, routed)       2.007    13.324    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/pclk
    SLICE_X17Y119        LUT3 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.120    13.444 r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_INST_0/O
                         net (fo=1, routed)           0.849    14.293    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_r_reg_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    14.332 r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_r_reg_0_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=446, routed)         1.463    15.796    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/mem_reg_bram_0
    SLICE_X13Y121        FDCE                                         r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_y1_r_reg[7]/C
                         clock pessimism             -0.506    15.290    
                         clock uncertainty           -0.098    15.191    
    SLICE_X13Y121        FDCE (Setup_HFF_SLICEM_C_D)
                                                      0.044    15.235    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_y1_r_reg[7]
  -------------------------------------------------------------------
                         required time                         15.235    
                         arrival time                         -14.658    
  -------------------------------------------------------------------
                         slack                                  0.578    

Slack (MET) :             0.579ns  (required time - arrival time)
  Source:                 design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/s_osd_y_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.016ns period=8.032ns})
  Destination:            design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_y1_r_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.016ns period=8.032ns})
  Path Group:             clk_isp_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.032ns  (clk_isp_design_1_clk_wiz_0_0 rise@8.032ns - clk_isp_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.726ns  (logic 0.998ns (10.261%)  route 8.728ns (89.739%))
  Logic Levels:           6  (CARRY8=2 LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        2.327ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.763ns = ( 15.796 - 8.032 ) 
    Source Clock Delay      (SCD):    4.930ns
    Clock Pessimism Removal (CPR):    -0.506ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.209ns (routing 0.724ns, distribution 1.485ns)
  Clock Net Delay (Destination): 1.463ns (routing 0.231ns, distribution 1.232ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     2.425    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.322 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     2.677    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.721 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12595, routed)       2.209     4.930    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/pclk
    SLICE_X14Y124        FDRE                                         r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/s_osd_y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y124        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.116     5.046 r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/s_osd_y_reg[0]/Q
                         net (fo=14, routed)          3.555     8.601    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_y0_r_reg[10]_0[0]
    SLICE_X12Y121        LUT2 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.083     8.684 r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_y1_r[10]_i_22/O
                         net (fo=1, routed)           0.017     8.701    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0_n_82
    SLICE_X12Y121        CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[2])
                                                      0.187     8.888 f  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/osd_y1_r_reg[10]_i_11/O[2]
                         net (fo=1, routed)           2.995    11.883    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_y1_r3[2]
    SLICE_X12Y120        LUT4 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.082    11.965 f  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_y1_r[10]_i_10/O
                         net (fo=1, routed)           1.231    13.196    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_y1_r[10]_i_10_n_0
    SLICE_X12Y122        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.060    13.256 f  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_y1_r[10]_i_7/O
                         net (fo=21, routed)          0.874    14.131    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_y1_r[10]_i_7_n_0
    SLICE_X13Y121        LUT3 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.137    14.268 r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_y1_r[7]_i_16/O
                         net (fo=1, routed)           0.022    14.290    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_y1_r[7]_i_16_n_0
    SLICE_X13Y121        CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[5])
                                                      0.333    14.623 r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_y1_r_reg[7]_i_1/O[5]
                         net (fo=1, routed)           0.033    14.656    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_y1_r_reg[7]_i_1_n_10
    SLICE_X13Y121        FDCE                                         r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_y1_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      8.032     8.032 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     8.032 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.195    10.227    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739    10.966 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312    11.278    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    11.317 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=12595, routed)       2.007    13.324    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/pclk
    SLICE_X17Y119        LUT3 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.120    13.444 r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_INST_0/O
                         net (fo=1, routed)           0.849    14.293    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_r_reg_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    14.332 r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_r_reg_0_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=446, routed)         1.463    15.796    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/mem_reg_bram_0
    SLICE_X13Y121        FDCE                                         r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_y1_r_reg[5]/C
                         clock pessimism             -0.506    15.290    
                         clock uncertainty           -0.098    15.191    
    SLICE_X13Y121        FDCE (Setup_FFF_SLICEM_C_D)
                                                      0.043    15.234    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_y1_r_reg[5]
  -------------------------------------------------------------------
                         required time                         15.234    
                         arrival time                         -14.656    
  -------------------------------------------------------------------
                         slack                                  0.579    

Slack (MET) :             0.590ns  (required time - arrival time)
  Source:                 design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/s_osd_x_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.016ns period=8.032ns})
  Destination:            design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.016ns period=8.032ns})
  Path Group:             clk_isp_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.032ns  (clk_isp_design_1_clk_wiz_0_0 rise@8.032ns - clk_isp_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.698ns  (logic 1.153ns (11.889%)  route 8.545ns (88.111%))
  Logic Levels:           6  (CARRY8=3 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        2.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.760ns = ( 15.792 - 8.032 ) 
    Source Clock Delay      (SCD):    4.945ns
    Clock Pessimism Removal (CPR):    -0.506ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.224ns (routing 0.724ns, distribution 1.500ns)
  Clock Net Delay (Destination): 1.460ns (routing 0.231ns, distribution 1.229ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     2.425    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.322 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     2.677    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.721 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12595, routed)       2.224     4.945    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/pclk
    SLICE_X14Y123        FDRE                                         r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/s_osd_x_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y123        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.113     5.058 r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/s_osd_x_reg[8]/Q
                         net (fo=4, routed)           3.629     8.687    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/s_osd_x[8]
    SLICE_X11Y125        CARRY8 (Prop_CARRY8_SLICEL_DI[0]_O[2])
                                                      0.156     8.843 f  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/osd_x1_r_reg[11]_i_13/O[2]
                         net (fo=1, routed)           2.254    11.097    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r3[10]
    SLICE_X10Y125        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.154    11.251 f  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r[11]_i_11/O
                         net (fo=1, routed)           1.386    12.637    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r[11]_i_11_n_0
    SLICE_X12Y125        LUT5 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.228    12.865 f  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r[11]_i_10/O
                         net (fo=23, routed)          1.185    14.050    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r[11]_i_10_n_0
    SLICE_X12Y124        LUT3 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.186    14.236 r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r[7]_i_12/O
                         net (fo=1, routed)           0.029    14.265    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r[7]_i_12_n_0
    SLICE_X12Y124        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.238    14.503 r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.030    14.533    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r_reg[7]_i_1_n_0
    SLICE_X12Y125        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.078    14.611 r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r_reg[11]_i_2/O[0]
                         net (fo=1, routed)           0.032    14.643    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r_reg[11]_i_2_n_15
    SLICE_X12Y125        FDCE                                         r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      8.032     8.032 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     8.032 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.195    10.227    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739    10.966 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312    11.278    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    11.317 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=12595, routed)       2.007    13.324    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/pclk
    SLICE_X17Y119        LUT3 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.120    13.444 r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_INST_0/O
                         net (fo=1, routed)           0.849    14.293    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_r_reg_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    14.332 r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_r_reg_0_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=446, routed)         1.460    15.792    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/mem_reg_bram_0
    SLICE_X12Y125        FDCE                                         r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r_reg[8]/C
                         clock pessimism             -0.506    15.286    
                         clock uncertainty           -0.098    15.188    
    SLICE_X12Y125        FDCE (Setup_AFF_SLICEM_C_D)
                                                      0.044    15.232    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r_reg[8]
  -------------------------------------------------------------------
                         required time                         15.232    
                         arrival time                         -14.643    
  -------------------------------------------------------------------
                         slack                                  0.590    

Slack (MET) :             0.598ns  (required time - arrival time)
  Source:                 design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/s_osd_y_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.016ns period=8.032ns})
  Destination:            design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_y1_r_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.016ns period=8.032ns})
  Path Group:             clk_isp_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.032ns  (clk_isp_design_1_clk_wiz_0_0 rise@8.032ns - clk_isp_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.707ns  (logic 0.978ns (10.075%)  route 8.729ns (89.925%))
  Logic Levels:           6  (CARRY8=2 LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        2.327ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.763ns = ( 15.796 - 8.032 ) 
    Source Clock Delay      (SCD):    4.930ns
    Clock Pessimism Removal (CPR):    -0.506ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.209ns (routing 0.724ns, distribution 1.485ns)
  Clock Net Delay (Destination): 1.463ns (routing 0.231ns, distribution 1.232ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     2.425    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.322 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     2.677    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.721 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12595, routed)       2.209     4.930    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/pclk
    SLICE_X14Y124        FDRE                                         r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/s_osd_y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y124        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.116     5.046 r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/s_osd_y_reg[0]/Q
                         net (fo=14, routed)          3.555     8.601    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_y0_r_reg[10]_0[0]
    SLICE_X12Y121        LUT2 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.083     8.684 r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_y1_r[10]_i_22/O
                         net (fo=1, routed)           0.017     8.701    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0_n_82
    SLICE_X12Y121        CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[2])
                                                      0.187     8.888 f  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/osd_y1_r_reg[10]_i_11/O[2]
                         net (fo=1, routed)           2.995    11.883    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_y1_r3[2]
    SLICE_X12Y120        LUT4 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.082    11.965 f  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_y1_r[10]_i_10/O
                         net (fo=1, routed)           1.231    13.196    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_y1_r[10]_i_10_n_0
    SLICE_X12Y122        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.060    13.256 f  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_y1_r[10]_i_7/O
                         net (fo=21, routed)          0.874    14.131    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_y1_r[10]_i_7_n_0
    SLICE_X13Y121        LUT3 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.137    14.268 r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_y1_r[7]_i_16/O
                         net (fo=1, routed)           0.022    14.290    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_y1_r[7]_i_16_n_0
    SLICE_X13Y121        CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[6])
                                                      0.313    14.603 r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_y1_r_reg[7]_i_1/O[6]
                         net (fo=1, routed)           0.034    14.637    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_y1_r_reg[7]_i_1_n_9
    SLICE_X13Y121        FDCE                                         r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_y1_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      8.032     8.032 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     8.032 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.195    10.227    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739    10.966 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312    11.278    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    11.317 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=12595, routed)       2.007    13.324    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/pclk
    SLICE_X17Y119        LUT3 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.120    13.444 r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_INST_0/O
                         net (fo=1, routed)           0.849    14.293    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_r_reg_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    14.332 r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_r_reg_0_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=446, routed)         1.463    15.796    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/mem_reg_bram_0
    SLICE_X13Y121        FDCE                                         r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_y1_r_reg[6]/C
                         clock pessimism             -0.506    15.290    
                         clock uncertainty           -0.098    15.191    
    SLICE_X13Y121        FDCE (Setup_GFF_SLICEM_C_D)
                                                      0.043    15.234    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_y1_r_reg[6]
  -------------------------------------------------------------------
                         required time                         15.234    
                         arrival time                         -14.637    
  -------------------------------------------------------------------
                         slack                                  0.598    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/demosaic_i0/t1_rb3_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.016ns period=8.032ns})
  Destination:            design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/demosaic_i0/t2_rb3_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.016ns period=8.032ns})
  Path Group:             clk_isp_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_isp_design_1_clk_wiz_0_0 rise@0.000ns - clk_isp_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.111ns (53.623%)  route 0.096ns (46.377%))
  Logic Levels:           0  
  Clock Path Skew:        0.094ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.779ns
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    -0.464ns
  Clock Net Delay (Source):      1.864ns (routing 0.669ns, distribution 1.195ns)
  Clock Net Delay (Destination): 2.058ns (routing 0.724ns, distribution 1.334ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.195     2.195    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     2.934 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312     3.246    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.285 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12595, routed)       1.864     5.149    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/demosaic_i0/pclk
    SLICE_X37Y115        FDCE                                         r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/demosaic_i0/t1_rb3_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y115        FDCE (Prop_FFF_SLICEM_C_Q)
                                                      0.111     5.260 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/demosaic_i0/t1_rb3_reg[7]/Q
                         net (fo=1, routed)           0.096     5.356    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/demosaic_i0/t1_rb3[7]
    SLICE_X36Y115        FDCE                                         r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/demosaic_i0/t2_rb3_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     2.425    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.322 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     2.677    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.721 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12595, routed)       2.058     4.779    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/demosaic_i0/pclk
    SLICE_X36Y115        FDCE                                         r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/demosaic_i0/t2_rb3_reg[7]/C
                         clock pessimism              0.464     5.243    
    SLICE_X36Y115        FDCE (Hold_FFF2_SLICEL_C_D)
                                                      0.103     5.346    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/demosaic_i0/t2_rb3_reg[7]
  -------------------------------------------------------------------
                         required time                         -5.346    
                         arrival time                           5.356    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/linebuffer/in_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.016ns period=8.032ns})
  Destination:            design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/linebuffer/gen_ram_inst[0].u_ram/mem_reg_bram_0/DINADIN[0]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.016ns period=8.032ns})
  Path Group:             clk_isp_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_isp_design_1_clk_wiz_0_0 rise@0.000ns - clk_isp_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.112ns (35.897%)  route 0.200ns (64.103%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.963ns
    Source Clock Delay      (SCD):    5.123ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Net Delay (Source):      1.838ns (routing 0.669ns, distribution 1.169ns)
  Clock Net Delay (Destination): 2.242ns (routing 0.724ns, distribution 1.518ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.195     2.195    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     2.934 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312     3.246    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.285 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12595, routed)       1.838     5.123    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/linebuffer/pclk
    SLICE_X27Y175        FDRE                                         r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/linebuffer/in_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y175        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.112     5.235 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/linebuffer/in_r_reg[0]/Q
                         net (fo=1, routed)           0.200     5.435    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/linebuffer/gen_ram_inst[0].u_ram/mem_reg_bram_0_0[0]
    RAMB36_X0Y36         RAMB36E2                                     r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/linebuffer/gen_ram_inst[0].u_ram/mem_reg_bram_0/DINADIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     2.425    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.322 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     2.677    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.721 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12595, routed)       2.242     4.963    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/linebuffer/gen_ram_inst[0].u_ram/pclk
    RAMB36_X0Y36         RAMB36E2                                     r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/linebuffer/gen_ram_inst[0].u_ram/mem_reg_bram_0/CLKARDCLK
                         clock pessimism              0.509     5.472    
    RAMB36_X0Y36         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[0])
                                                     -0.048     5.424    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/linebuffer/gen_ram_inst[0].u_ram/mem_reg_bram_0
  -------------------------------------------------------------------
                         required time                         -5.424    
                         arrival time                           5.435    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/div_hist_sum_3/den_tmp_reg[9][53]/C
                            (rising edge-triggered cell FDCE clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.016ns period=8.032ns})
  Destination:            design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/div_hist_sum_3/den_tmp_reg[10][53]/D
                            (rising edge-triggered cell FDCE clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.016ns period=8.032ns})
  Path Group:             clk_isp_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_isp_design_1_clk_wiz_0_0 rise@0.000ns - clk_isp_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.111ns (44.470%)  route 0.139ns (55.530%))
  Logic Levels:           0  
  Clock Path Skew:        0.136ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.051ns
    Source Clock Delay      (SCD):    5.366ns
    Clock Pessimism Removal (CPR):    -0.451ns
  Clock Net Delay (Source):      2.081ns (routing 0.669ns, distribution 1.412ns)
  Clock Net Delay (Destination): 2.330ns (routing 0.724ns, distribution 1.606ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.195     2.195    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     2.934 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312     3.246    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.285 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12595, routed)       2.081     5.366    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/div_hist_sum_3/pclk
    SLICE_X4Y190         FDCE                                         r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/div_hist_sum_3/den_tmp_reg[9][53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y190         FDCE (Prop_FFF_SLICEM_C_Q)
                                                      0.111     5.477 r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/div_hist_sum_3/den_tmp_reg[9][53]/Q
                         net (fo=4, routed)           0.139     5.616    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/div_hist_sum_3/den_tmp_reg_n_0_[9][53]
    SLICE_X3Y191         FDCE                                         r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/div_hist_sum_3/den_tmp_reg[10][53]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     2.425    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.322 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     2.677    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.721 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12595, routed)       2.330     5.051    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/div_hist_sum_3/pclk
    SLICE_X3Y191         FDCE                                         r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/div_hist_sum_3/den_tmp_reg[10][53]/C
                         clock pessimism              0.451     5.502    
    SLICE_X3Y191         FDCE (Hold_EFF2_SLICEL_C_D)
                                                      0.102     5.604    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/div_hist_sum_3/den_tmp_reg[10][53]
  -------------------------------------------------------------------
                         required time                         -5.604    
                         arrival time                           5.616    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/div_hist_sum_3/num_tmp_reg[3][10]/C
                            (rising edge-triggered cell FDCE clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.016ns period=8.032ns})
  Destination:            design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/div_hist_sum_3/num_tmp_reg[4][11]/D
                            (rising edge-triggered cell FDCE clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.016ns period=8.032ns})
  Path Group:             clk_isp_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_isp_design_1_clk_wiz_0_0 rise@0.000ns - clk_isp_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.112ns (47.197%)  route 0.125ns (52.803%))
  Logic Levels:           0  
  Clock Path Skew:        0.121ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.039ns
    Source Clock Delay      (SCD):    5.369ns
    Clock Pessimism Removal (CPR):    -0.451ns
  Clock Net Delay (Source):      2.084ns (routing 0.669ns, distribution 1.415ns)
  Clock Net Delay (Destination): 2.318ns (routing 0.724ns, distribution 1.594ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.195     2.195    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     2.934 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312     3.246    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.285 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12595, routed)       2.084     5.369    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/div_hist_sum_3/pclk
    SLICE_X4Y180         FDCE                                         r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/div_hist_sum_3/num_tmp_reg[3][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y180         FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.112     5.481 r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/div_hist_sum_3/num_tmp_reg[3][10]/Q
                         net (fo=3, routed)           0.125     5.606    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/div_hist_sum_3/num_tmp_reg_n_0_[3][10]
    SLICE_X2Y180         FDCE                                         r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/div_hist_sum_3/num_tmp_reg[4][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     2.425    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.322 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     2.677    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.721 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12595, routed)       2.318     5.039    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/div_hist_sum_3/pclk
    SLICE_X2Y180         FDCE                                         r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/div_hist_sum_3/num_tmp_reg[4][11]/C
                         clock pessimism              0.451     5.490    
    SLICE_X2Y180         FDCE (Hold_EFF2_SLICEM_C_D)
                                                      0.102     5.592    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/div_hist_sum_3/num_tmp_reg[4][11]
  -------------------------------------------------------------------
                         required time                         -5.592    
                         arrival time                           5.606    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/div_hist_sum_3/num_tmp_reg[26][34]/C
                            (rising edge-triggered cell FDCE clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.016ns period=8.032ns})
  Destination:            design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/div_hist_sum_3/num_tmp_reg[27][35]/D
                            (rising edge-triggered cell FDCE clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.016ns period=8.032ns})
  Path Group:             clk_isp_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_isp_design_1_clk_wiz_0_0 rise@0.000ns - clk_isp_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.114ns (45.005%)  route 0.139ns (54.995%))
  Logic Levels:           0  
  Clock Path Skew:        0.137ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.043ns
    Source Clock Delay      (SCD):    5.357ns
    Clock Pessimism Removal (CPR):    -0.451ns
  Clock Net Delay (Source):      2.072ns (routing 0.669ns, distribution 1.403ns)
  Clock Net Delay (Destination): 2.322ns (routing 0.724ns, distribution 1.598ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.195     2.195    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     2.934 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312     3.246    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.285 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12595, routed)       2.072     5.357    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/div_hist_sum_3/pclk
    SLICE_X4Y202         FDCE                                         r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/div_hist_sum_3/num_tmp_reg[26][34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y202         FDCE (Prop_BFF2_SLICEM_C_Q)
                                                      0.114     5.471 r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/div_hist_sum_3/num_tmp_reg[26][34]/Q
                         net (fo=3, routed)           0.139     5.610    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/div_hist_sum_3/num_tmp_reg_n_0_[26][34]
    SLICE_X2Y200         FDCE                                         r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/div_hist_sum_3/num_tmp_reg[27][35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     2.425    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.322 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     2.677    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.721 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12595, routed)       2.322     5.043    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/div_hist_sum_3/pclk
    SLICE_X2Y200         FDCE                                         r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/div_hist_sum_3/num_tmp_reg[27][35]/C
                         clock pessimism              0.451     5.494    
    SLICE_X2Y200         FDCE (Hold_GFF2_SLICEM_C_D)
                                                      0.102     5.596    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/div_hist_sum_3/num_tmp_reg[27][35]
  -------------------------------------------------------------------
                         required time                         -5.596    
                         arrival time                           5.610    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 design_1_i/isp_pipe/isp/inst/value_sum_x_t6_reg[2][22]_i_17/C
                            (rising edge-triggered cell FDCE clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.016ns period=8.032ns})
  Destination:            design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/value_sum_x_t6_reg[2][13]/D
                            (rising edge-triggered cell FDCE clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.016ns period=8.032ns})
  Path Group:             clk_isp_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_isp_design_1_clk_wiz_0_0 rise@0.000ns - clk_isp_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.200ns (61.818%)  route 0.124ns (38.182%))
  Logic Levels:           2  (CARRY8=1 LUT5=1)
  Clock Path Skew:        0.207ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.831ns
    Source Clock Delay      (SCD):    5.133ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Net Delay (Source):      1.848ns (routing 0.669ns, distribution 1.179ns)
  Clock Net Delay (Destination): 2.110ns (routing 0.724ns, distribution 1.386ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.195     2.195    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     2.934 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312     3.246    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.285 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12595, routed)       1.848     5.133    design_1_i/isp_pipe/isp/inst/pclk
    SLICE_X36Y179        FDCE                                         r  design_1_i/isp_pipe/isp/inst/value_sum_x_t6_reg[2][22]_i_17/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y179        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.112     5.245 r  design_1_i/isp_pipe/isp/inst/value_sum_x_t6_reg[2][22]_i_17/Q
                         net (fo=40, routed)          0.099     5.344    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/value_sum_x_t6_reg[2][22]_0
    SLICE_X36Y181        LUT5 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.051     5.395 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/value_sum_x_t6[2][15]_i_12/O
                         net (fo=1, routed)           0.013     5.408    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/value_sum_x_t6[2][15]_i_12_n_0
    SLICE_X36Y181        CARRY8 (Prop_CARRY8_SLICEL_S[5]_O[5])
                                                      0.037     5.445 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/value_sum_x_t6_reg[2][15]_i_1/O[5]
                         net (fo=1, routed)           0.012     5.457    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/value_sum_x_t6_reg[2][15]_i_1_n_10
    SLICE_X36Y181        FDCE                                         r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/value_sum_x_t6_reg[2][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     2.425    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.322 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     2.677    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.721 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12595, routed)       2.110     4.831    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/pclk
    SLICE_X36Y181        FDCE                                         r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/value_sum_x_t6_reg[2][13]/C
                         clock pessimism              0.509     5.340    
    SLICE_X36Y181        FDCE (Hold_FFF_SLICEL_C_D)
                                                      0.101     5.441    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/value_sum_x_t6_reg[2][13]
  -------------------------------------------------------------------
                         required time                         -5.441    
                         arrival time                           5.457    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/p_t1_reg[47][3]/C
                            (rising edge-triggered cell FDCE clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.016ns period=8.032ns})
  Destination:            design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/p_t1_reg[46][3]/D
                            (rising edge-triggered cell FDCE clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.016ns period=8.032ns})
  Path Group:             clk_isp_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_isp_design_1_clk_wiz_0_0 rise@0.000ns - clk_isp_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.114ns (46.163%)  route 0.133ns (53.837%))
  Logic Levels:           0  
  Clock Path Skew:        0.129ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.960ns
    Source Clock Delay      (SCD):    5.284ns
    Clock Pessimism Removal (CPR):    -0.454ns
  Clock Net Delay (Source):      1.999ns (routing 0.669ns, distribution 1.330ns)
  Clock Net Delay (Destination): 2.239ns (routing 0.724ns, distribution 1.515ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.195     2.195    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     2.934 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312     3.246    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.285 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12595, routed)       1.999     5.284    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/pclk
    SLICE_X17Y170        FDCE                                         r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/p_t1_reg[47][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y170        FDCE (Prop_EFF2_SLICEM_C_Q)
                                                      0.114     5.398 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/p_t1_reg[47][3]/Q
                         net (fo=5, routed)           0.133     5.531    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/p_t1_reg[47]_34[3]
    SLICE_X16Y171        FDCE                                         r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/p_t1_reg[46][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     2.425    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.322 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     2.677    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.721 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12595, routed)       2.239     4.960    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/pclk
    SLICE_X16Y171        FDCE                                         r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/p_t1_reg[46][3]/C
                         clock pessimism              0.454     5.413    
    SLICE_X16Y171        FDCE (Hold_AFF2_SLICEL_C_D)
                                                      0.102     5.515    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/p_t1_reg[46][3]
  -------------------------------------------------------------------
                         required time                         -5.515    
                         arrival time                           5.531    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/sobel_i0/p21_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.016ns period=8.032ns})
  Destination:            design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/sobel_i0/p22_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.016ns period=8.032ns})
  Path Group:             clk_isp_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_isp_design_1_clk_wiz_0_0 rise@0.000ns - clk_isp_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.114ns (44.479%)  route 0.142ns (55.521%))
  Logic Levels:           0  
  Clock Path Skew:        0.138ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.945ns
    Source Clock Delay      (SCD):    5.260ns
    Clock Pessimism Removal (CPR):    -0.454ns
  Clock Net Delay (Source):      1.975ns (routing 0.669ns, distribution 1.306ns)
  Clock Net Delay (Destination): 2.224ns (routing 0.724ns, distribution 1.500ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.195     2.195    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     2.934 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312     3.246    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.285 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12595, routed)       1.975     5.260    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/sobel_i0/pclk
    SLICE_X20Y160        FDCE                                         r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/sobel_i0/p21_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y160        FDCE (Prop_BFF2_SLICEM_C_Q)
                                                      0.114     5.374 r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/sobel_i0/p21_reg[5]/Q
                         net (fo=3, routed)           0.142     5.516    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/sobel_i0/gx12[6]
    SLICE_X18Y158        FDCE                                         r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/sobel_i0/p22_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     2.425    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.322 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     2.677    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.721 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12595, routed)       2.224     4.945    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/sobel_i0/pclk
    SLICE_X18Y158        FDCE                                         r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/sobel_i0/p22_reg[5]/C
                         clock pessimism              0.454     5.398    
    SLICE_X18Y158        FDCE (Hold_GFF2_SLICEM_C_D)
                                                      0.102     5.500    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/sobel_i0/p22_reg[5]
  -------------------------------------------------------------------
                         required time                         -5.500    
                         arrival time                           5.516    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/sobel_i0/p11_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.016ns period=8.032ns})
  Destination:            design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/sobel_i0/p12_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.016ns period=8.032ns})
  Path Group:             clk_isp_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_isp_design_1_clk_wiz_0_0 rise@0.000ns - clk_isp_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.114ns (46.021%)  route 0.134ns (53.979%))
  Logic Levels:           0  
  Clock Path Skew:        0.129ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.940ns
    Source Clock Delay      (SCD):    5.264ns
    Clock Pessimism Removal (CPR):    -0.454ns
  Clock Net Delay (Source):      1.979ns (routing 0.669ns, distribution 1.310ns)
  Clock Net Delay (Destination): 2.219ns (routing 0.724ns, distribution 1.495ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.195     2.195    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     2.934 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312     3.246    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.285 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12595, routed)       1.979     5.264    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/sobel_i0/pclk
    SLICE_X20Y158        FDCE                                         r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/sobel_i0/p11_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y158        FDCE (Prop_EFF2_SLICEM_C_Q)
                                                      0.114     5.378 r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/sobel_i0/p11_reg[1]/Q
                         net (fo=5, routed)           0.134     5.512    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/sobel_i0/p11[1]
    SLICE_X19Y159        FDCE                                         r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/sobel_i0/p12_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     2.425    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.322 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     2.677    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.721 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12595, routed)       2.219     4.940    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/sobel_i0/pclk
    SLICE_X19Y159        FDCE                                         r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/sobel_i0/p12_reg[1]/C
                         clock pessimism              0.454     5.393    
    SLICE_X19Y159        FDCE (Hold_BFF2_SLICEL_C_D)
                                                      0.102     5.495    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/sobel_i0/p12_reg[1]
  -------------------------------------------------------------------
                         required time                         -5.495    
                         arrival time                           5.512    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/sobel_i0/p31_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.016ns period=8.032ns})
  Destination:            design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/sobel_i0/p32_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.016ns period=8.032ns})
  Path Group:             clk_isp_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_isp_design_1_clk_wiz_0_0 rise@0.000ns - clk_isp_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.115ns (44.521%)  route 0.143ns (55.479%))
  Logic Levels:           0  
  Clock Path Skew:        0.138ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.945ns
    Source Clock Delay      (SCD):    5.260ns
    Clock Pessimism Removal (CPR):    -0.454ns
  Clock Net Delay (Source):      1.975ns (routing 0.669ns, distribution 1.306ns)
  Clock Net Delay (Destination): 2.224ns (routing 0.724ns, distribution 1.500ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.195     2.195    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     2.934 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312     3.246    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.285 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12595, routed)       1.975     5.260    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/sobel_i0/pclk
    SLICE_X20Y160        FDCE                                         r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/sobel_i0/p31_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y160        FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.115     5.375 r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/sobel_i0/p31_reg[8]/Q
                         net (fo=5, routed)           0.143     5.518    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/sobel_i0/p31[8]
    SLICE_X18Y158        FDCE                                         r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/sobel_i0/p32_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     2.425    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.322 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     2.677    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.721 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12595, routed)       2.224     4.945    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/sobel_i0/pclk
    SLICE_X18Y158        FDCE                                         r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/sobel_i0/p32_reg[8]/C
                         clock pessimism              0.454     5.398    
    SLICE_X18Y158        FDCE (Hold_HFF2_SLICEM_C_D)
                                                      0.103     5.501    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/sobel_i0/p32_reg[8]
  -------------------------------------------------------------------
                         required time                         -5.501    
                         arrival time                           5.518    
  -------------------------------------------------------------------
                         slack                                  0.017    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_isp_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 4.016 }
Period(ns):         8.032
Sources:            { design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.960         8.032       6.072      RAMB36_X1Y17   design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/bnr_i0/linebuffer/gen_ram_inst[0].u_ram/mem_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.960         8.032       6.072      RAMB36_X1Y16   design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/bnr_i0/linebuffer/gen_ram_inst[1].u_ram/mem_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.960         8.032       6.072      RAMB36_X2Y16   design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/bnr_i0/linebuffer/gen_ram_inst[2].u_ram/mem_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.960         8.032       6.072      RAMB36_X1Y15   design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/bnr_i0/linebuffer/gen_ram_inst[3].u_ram/mem_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.960         8.032       6.072      RAMB36_X1Y21   design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/demosaic_i0/linebuffer/gen_ram_inst[0].u_ram/mem_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.960         8.032       6.072      RAMB36_X1Y20   design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/demosaic_i0/linebuffer/gen_ram_inst[1].u_ram/mem_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.960         8.032       6.072      RAMB36_X1Y19   design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/demosaic_i0/linebuffer/gen_ram_inst[2].u_ram/mem_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.960         8.032       6.072      RAMB36_X2Y19   design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/demosaic_i0/linebuffer/gen_ram_inst[3].u_ram/mem_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.960         8.032       6.072      RAMB36_X1Y18   design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/demosaic_i0/linebuffer/gen_ram_inst[4].u_ram/mem_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.960         8.032       6.072      RAMB36_X2Y18   design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/demosaic_i0/linebuffer/gen_ram_inst[5].u_ram/mem_reg_bram_0/CLKARDCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.762         4.016       3.254      SLICE_X32Y117  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/bnr_i0/href_dly_reg[4]_srl4_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_bnr_i0_vsync_dly_reg_c_58/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.762         4.016       3.254      SLICE_X32Y117  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/bnr_i0/href_dly_reg[4]_srl4_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_bnr_i0_vsync_dly_reg_c_58/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.762         4.016       3.254      SLICE_X32Y117  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/bnr_i0/vsync_dly_reg[4]_srl5_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_bnr_i0_vsync_dly_reg_c_59/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.762         4.016       3.254      SLICE_X32Y117  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/bnr_i0/vsync_dly_reg[4]_srl5_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_bnr_i0_vsync_dly_reg_c_59/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.762         4.016       3.254      SLICE_X34Y140  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/ccm_i0/href_dly_reg[1]_srl2_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_ccm_i0_href_dly_reg_c_39/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.762         4.016       3.254      SLICE_X34Y140  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/ccm_i0/href_dly_reg[1]_srl2_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_ccm_i0_href_dly_reg_c_39/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.762         4.016       3.254      SLICE_X34Y140  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/ccm_i0/vsync_dly_reg[1]_srl2_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_ccm_i0_href_dly_reg_c_39/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.762         4.016       3.254      SLICE_X34Y140  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/ccm_i0/vsync_dly_reg[1]_srl2_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_ccm_i0_href_dly_reg_c_39/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.762         4.016       3.254      SLICE_X35Y128  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/demosaic_i0/href_dly_reg[6]_srl6_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_demosaic_i0_vsync_dly_reg_c_45/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.762         4.016       3.254      SLICE_X35Y128  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/demosaic_i0/href_dly_reg[6]_srl6_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_demosaic_i0_vsync_dly_reg_c_45/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.762         4.016       3.254      SLICE_X32Y117  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/bnr_i0/href_dly_reg[4]_srl4_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_bnr_i0_vsync_dly_reg_c_58/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.762         4.016       3.254      SLICE_X32Y117  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/bnr_i0/href_dly_reg[4]_srl4_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_bnr_i0_vsync_dly_reg_c_58/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.762         4.016       3.254      SLICE_X32Y117  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/bnr_i0/vsync_dly_reg[4]_srl5_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_bnr_i0_vsync_dly_reg_c_59/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.762         4.016       3.254      SLICE_X32Y117  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/bnr_i0/vsync_dly_reg[4]_srl5_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_bnr_i0_vsync_dly_reg_c_59/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.762         4.016       3.254      SLICE_X34Y140  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/ccm_i0/href_dly_reg[1]_srl2_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_ccm_i0_href_dly_reg_c_39/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.762         4.016       3.254      SLICE_X34Y140  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/ccm_i0/href_dly_reg[1]_srl2_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_ccm_i0_href_dly_reg_c_39/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.762         4.016       3.254      SLICE_X34Y140  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/ccm_i0/vsync_dly_reg[1]_srl2_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_ccm_i0_href_dly_reg_c_39/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.762         4.016       3.254      SLICE_X34Y140  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/ccm_i0/vsync_dly_reg[1]_srl2_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_ccm_i0_href_dly_reg_c_39/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.762         4.016       3.254      SLICE_X35Y128  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/demosaic_i0/href_dly_reg[6]_srl6_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_demosaic_i0_vsync_dly_reg_c_45/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.762         4.016       3.254      SLICE_X35Y128  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/demosaic_i0/href_dly_reg[6]_srl6_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_demosaic_i0_vsync_dly_reg_c_45/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_sys_design_1_clk_wiz_0_0
  To Clock:  clk_sys_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        1.357ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.832ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.357ns  (required time - arrival time)
  Source:                 design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS8 clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Destination:            design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/stat_ae_en_reg/CE
                            (rising edge-triggered cell FDSE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Path Group:             clk_sys_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.663ns  (clk_sys_design_1_clk_wiz_0_0 rise@6.663ns - clk_sys_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.880ns  (logic 1.168ns (23.934%)  route 3.712ns (76.066%))
  Logic Levels:           6  (LUT2=1 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.732ns = ( 11.395 - 6.663 ) 
    Source Clock Delay      (SCD):    4.432ns
    Clock Pessimism Removal (CPR):    -0.551ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.178ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.717ns (routing 0.246ns, distribution 1.471ns)
  Clock Net Delay (Destination): 1.451ns (routing 0.231ns, distribution 1.220ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     2.425    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.322 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349     2.671    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.715 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29840, routed)       1.717     4.432    design_1_i/zynq_ultra_ps_e_0/inst/maxihpm0_fpd_aclk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      0.457     4.889 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0WVALID
                         net (fo=3, routed)           0.689     5.578    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wvalid
    SLICE_X6Y113         LUT2 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.057     5.635 r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wvalid_INST_0/O
                         net (fo=13, routed)          0.628     6.264    design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X20Y121        LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.080     6.344 r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[5]_INST_0/O
                         net (fo=14, routed)          0.463     6.807    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X21Y134        LUT4 (Prop_B5LUT_SLICEM_I2_O)
                                                      0.141     6.948 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/nr2d_color_curve_x[69]_i_2/O
                         net (fo=5, routed)           0.714     7.662    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/nr2d_color_curve_x[69]_i_2_n_0
    SLICE_X25Y146        LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.149     7.811 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/dpc_threshold[9]_i_2/O
                         net (fo=22, routed)          0.555     8.366    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/dpc_threshold[9]_i_2_n_0
    SLICE_X33Y145        LUT4 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.187     8.553 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/dpc_en_i_2/O
                         net (fo=8, routed)           0.215     8.768    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/dpc_en_i_2_n_0
    SLICE_X33Y141        LUT5 (Prop_B5LUT_SLICEL_I2_O)
                                                      0.097     8.865 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/dpc_en_i_1/O
                         net (fo=13, routed)          0.447     9.312    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/dpc_en_i_1_n_0
    SLICE_X30Y142        FDSE                                         r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/stat_ae_en_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      6.663     6.663 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     6.663 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.195     8.858    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     9.597 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.308     9.905    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     9.944 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29840, routed)       1.451    11.395    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X30Y142        FDSE                                         r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/stat_ae_en_reg/C
                         clock pessimism             -0.551    10.844    
                         clock uncertainty           -0.096    10.748    
    SLICE_X30Y142        FDSE (Setup_AFF_SLICEL_C_CE)
                                                     -0.079    10.669    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/stat_ae_en_reg
  -------------------------------------------------------------------
                         required time                         10.669    
                         arrival time                          -9.312    
  -------------------------------------------------------------------
                         slack                                  1.357    

Slack (MET) :             1.358ns  (required time - arrival time)
  Source:                 design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS8 clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Destination:            design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/stat_awb_en_reg/CE
                            (rising edge-triggered cell FDSE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Path Group:             clk_sys_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.663ns  (clk_sys_design_1_clk_wiz_0_0 rise@6.663ns - clk_sys_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.880ns  (logic 1.168ns (23.934%)  route 3.712ns (76.066%))
  Logic Levels:           6  (LUT2=1 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.732ns = ( 11.395 - 6.663 ) 
    Source Clock Delay      (SCD):    4.432ns
    Clock Pessimism Removal (CPR):    -0.551ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.178ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.717ns (routing 0.246ns, distribution 1.471ns)
  Clock Net Delay (Destination): 1.451ns (routing 0.231ns, distribution 1.220ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     2.425    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.322 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349     2.671    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.715 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29840, routed)       1.717     4.432    design_1_i/zynq_ultra_ps_e_0/inst/maxihpm0_fpd_aclk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      0.457     4.889 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0WVALID
                         net (fo=3, routed)           0.689     5.578    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wvalid
    SLICE_X6Y113         LUT2 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.057     5.635 r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wvalid_INST_0/O
                         net (fo=13, routed)          0.628     6.264    design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X20Y121        LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.080     6.344 r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[5]_INST_0/O
                         net (fo=14, routed)          0.463     6.807    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X21Y134        LUT4 (Prop_B5LUT_SLICEM_I2_O)
                                                      0.141     6.948 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/nr2d_color_curve_x[69]_i_2/O
                         net (fo=5, routed)           0.714     7.662    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/nr2d_color_curve_x[69]_i_2_n_0
    SLICE_X25Y146        LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.149     7.811 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/dpc_threshold[9]_i_2/O
                         net (fo=22, routed)          0.555     8.366    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/dpc_threshold[9]_i_2_n_0
    SLICE_X33Y145        LUT4 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.187     8.553 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/dpc_en_i_2/O
                         net (fo=8, routed)           0.215     8.768    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/dpc_en_i_2_n_0
    SLICE_X33Y141        LUT5 (Prop_B5LUT_SLICEL_I2_O)
                                                      0.097     8.865 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/dpc_en_i_1/O
                         net (fo=13, routed)          0.447     9.312    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/dpc_en_i_1_n_0
    SLICE_X30Y142        FDSE                                         r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/stat_awb_en_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      6.663     6.663 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     6.663 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.195     8.858    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     9.597 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.308     9.905    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     9.944 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29840, routed)       1.451    11.395    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X30Y142        FDSE                                         r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/stat_awb_en_reg/C
                         clock pessimism             -0.551    10.844    
                         clock uncertainty           -0.096    10.748    
    SLICE_X30Y142        FDSE (Setup_AFF2_SLICEL_C_CE)
                                                     -0.078    10.670    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/stat_awb_en_reg
  -------------------------------------------------------------------
                         required time                         10.670    
                         arrival time                          -9.312    
  -------------------------------------------------------------------
                         slack                                  1.358    

Slack (MET) :             1.362ns  (required time - arrival time)
  Source:                 design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS8 clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Destination:            design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/nr2d_en_reg/CE
                            (rising edge-triggered cell FDSE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Path Group:             clk_sys_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.663ns  (clk_sys_design_1_clk_wiz_0_0 rise@6.663ns - clk_sys_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.876ns  (logic 1.168ns (23.956%)  route 3.708ns (76.044%))
  Logic Levels:           6  (LUT2=1 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.733ns = ( 11.396 - 6.663 ) 
    Source Clock Delay      (SCD):    4.432ns
    Clock Pessimism Removal (CPR):    -0.551ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.178ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.717ns (routing 0.246ns, distribution 1.471ns)
  Clock Net Delay (Destination): 1.452ns (routing 0.231ns, distribution 1.221ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     2.425    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.322 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349     2.671    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.715 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29840, routed)       1.717     4.432    design_1_i/zynq_ultra_ps_e_0/inst/maxihpm0_fpd_aclk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      0.457     4.889 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0WVALID
                         net (fo=3, routed)           0.689     5.578    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wvalid
    SLICE_X6Y113         LUT2 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.057     5.635 r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wvalid_INST_0/O
                         net (fo=13, routed)          0.628     6.264    design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X20Y121        LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.080     6.344 r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[5]_INST_0/O
                         net (fo=14, routed)          0.463     6.807    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X21Y134        LUT4 (Prop_B5LUT_SLICEM_I2_O)
                                                      0.141     6.948 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/nr2d_color_curve_x[69]_i_2/O
                         net (fo=5, routed)           0.714     7.662    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/nr2d_color_curve_x[69]_i_2_n_0
    SLICE_X25Y146        LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.149     7.811 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/dpc_threshold[9]_i_2/O
                         net (fo=22, routed)          0.555     8.366    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/dpc_threshold[9]_i_2_n_0
    SLICE_X33Y145        LUT4 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.187     8.553 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/dpc_en_i_2/O
                         net (fo=8, routed)           0.215     8.768    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/dpc_en_i_2_n_0
    SLICE_X33Y141        LUT5 (Prop_B5LUT_SLICEL_I2_O)
                                                      0.097     8.865 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/dpc_en_i_1/O
                         net (fo=13, routed)          0.443     9.308    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/dpc_en_i_1_n_0
    SLICE_X29Y139        FDSE                                         r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/nr2d_en_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      6.663     6.663 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     6.663 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.195     8.858    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     9.597 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.308     9.905    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     9.944 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29840, routed)       1.452    11.396    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y139        FDSE                                         r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/nr2d_en_reg/C
                         clock pessimism             -0.551    10.845    
                         clock uncertainty           -0.096    10.749    
    SLICE_X29Y139        FDSE (Setup_DFF_SLICEM_C_CE)
                                                     -0.080    10.669    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/nr2d_en_reg
  -------------------------------------------------------------------
                         required time                         10.669    
                         arrival time                          -9.308    
  -------------------------------------------------------------------
                         slack                                  1.362    

Slack (MET) :             1.362ns  (required time - arrival time)
  Source:                 design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS8 clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Destination:            design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/wb_en_reg/CE
                            (rising edge-triggered cell FDSE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Path Group:             clk_sys_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.663ns  (clk_sys_design_1_clk_wiz_0_0 rise@6.663ns - clk_sys_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.876ns  (logic 1.168ns (23.956%)  route 3.708ns (76.044%))
  Logic Levels:           6  (LUT2=1 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.733ns = ( 11.396 - 6.663 ) 
    Source Clock Delay      (SCD):    4.432ns
    Clock Pessimism Removal (CPR):    -0.551ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.178ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.717ns (routing 0.246ns, distribution 1.471ns)
  Clock Net Delay (Destination): 1.452ns (routing 0.231ns, distribution 1.221ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     2.425    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.322 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349     2.671    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.715 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29840, routed)       1.717     4.432    design_1_i/zynq_ultra_ps_e_0/inst/maxihpm0_fpd_aclk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      0.457     4.889 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0WVALID
                         net (fo=3, routed)           0.689     5.578    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wvalid
    SLICE_X6Y113         LUT2 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.057     5.635 r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wvalid_INST_0/O
                         net (fo=13, routed)          0.628     6.264    design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X20Y121        LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.080     6.344 r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[5]_INST_0/O
                         net (fo=14, routed)          0.463     6.807    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X21Y134        LUT4 (Prop_B5LUT_SLICEM_I2_O)
                                                      0.141     6.948 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/nr2d_color_curve_x[69]_i_2/O
                         net (fo=5, routed)           0.714     7.662    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/nr2d_color_curve_x[69]_i_2_n_0
    SLICE_X25Y146        LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.149     7.811 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/dpc_threshold[9]_i_2/O
                         net (fo=22, routed)          0.555     8.366    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/dpc_threshold[9]_i_2_n_0
    SLICE_X33Y145        LUT4 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.187     8.553 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/dpc_en_i_2/O
                         net (fo=8, routed)           0.215     8.768    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/dpc_en_i_2_n_0
    SLICE_X33Y141        LUT5 (Prop_B5LUT_SLICEL_I2_O)
                                                      0.097     8.865 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/dpc_en_i_1/O
                         net (fo=13, routed)          0.443     9.308    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/dpc_en_i_1_n_0
    SLICE_X29Y139        FDSE                                         r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/wb_en_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      6.663     6.663 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     6.663 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.195     8.858    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     9.597 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.308     9.905    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     9.944 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29840, routed)       1.452    11.396    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y139        FDSE                                         r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/wb_en_reg/C
                         clock pessimism             -0.551    10.845    
                         clock uncertainty           -0.096    10.749    
    SLICE_X29Y139        FDSE (Setup_CFF_SLICEM_C_CE)
                                                     -0.080    10.669    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/wb_en_reg
  -------------------------------------------------------------------
                         required time                         10.669    
                         arrival time                          -9.308    
  -------------------------------------------------------------------
                         slack                                  1.362    

Slack (MET) :             1.365ns  (required time - arrival time)
  Source:                 design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS8 clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Destination:            design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/bnr_en_reg/CE
                            (rising edge-triggered cell FDSE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Path Group:             clk_sys_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.663ns  (clk_sys_design_1_clk_wiz_0_0 rise@6.663ns - clk_sys_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.876ns  (logic 1.168ns (23.956%)  route 3.708ns (76.044%))
  Logic Levels:           6  (LUT2=1 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.735ns = ( 11.398 - 6.663 ) 
    Source Clock Delay      (SCD):    4.432ns
    Clock Pessimism Removal (CPR):    -0.551ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.178ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.717ns (routing 0.246ns, distribution 1.471ns)
  Clock Net Delay (Destination): 1.454ns (routing 0.231ns, distribution 1.223ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     2.425    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.322 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349     2.671    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.715 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29840, routed)       1.717     4.432    design_1_i/zynq_ultra_ps_e_0/inst/maxihpm0_fpd_aclk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      0.457     4.889 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0WVALID
                         net (fo=3, routed)           0.689     5.578    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wvalid
    SLICE_X6Y113         LUT2 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.057     5.635 r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wvalid_INST_0/O
                         net (fo=13, routed)          0.628     6.264    design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X20Y121        LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.080     6.344 r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[5]_INST_0/O
                         net (fo=14, routed)          0.463     6.807    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X21Y134        LUT4 (Prop_B5LUT_SLICEM_I2_O)
                                                      0.141     6.948 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/nr2d_color_curve_x[69]_i_2/O
                         net (fo=5, routed)           0.714     7.662    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/nr2d_color_curve_x[69]_i_2_n_0
    SLICE_X25Y146        LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.149     7.811 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/dpc_threshold[9]_i_2/O
                         net (fo=22, routed)          0.555     8.366    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/dpc_threshold[9]_i_2_n_0
    SLICE_X33Y145        LUT4 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.187     8.553 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/dpc_en_i_2/O
                         net (fo=8, routed)           0.215     8.768    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/dpc_en_i_2_n_0
    SLICE_X33Y141        LUT5 (Prop_B5LUT_SLICEL_I2_O)
                                                      0.097     8.865 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/dpc_en_i_1/O
                         net (fo=13, routed)          0.443     9.308    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/dpc_en_i_1_n_0
    SLICE_X31Y138        FDSE                                         r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/bnr_en_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      6.663     6.663 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     6.663 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.195     8.858    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     9.597 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.308     9.905    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     9.944 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29840, routed)       1.454    11.398    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y138        FDSE                                         r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/bnr_en_reg/C
                         clock pessimism             -0.551    10.847    
                         clock uncertainty           -0.096    10.751    
    SLICE_X31Y138        FDSE (Setup_DFF2_SLICEM_C_CE)
                                                     -0.079    10.672    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/bnr_en_reg
  -------------------------------------------------------------------
                         required time                         10.672    
                         arrival time                          -9.308    
  -------------------------------------------------------------------
                         slack                                  1.365    

Slack (MET) :             1.365ns  (required time - arrival time)
  Source:                 design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS8 clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Destination:            design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/csc_en_reg/CE
                            (rising edge-triggered cell FDSE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Path Group:             clk_sys_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.663ns  (clk_sys_design_1_clk_wiz_0_0 rise@6.663ns - clk_sys_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.876ns  (logic 1.168ns (23.956%)  route 3.708ns (76.044%))
  Logic Levels:           6  (LUT2=1 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.735ns = ( 11.398 - 6.663 ) 
    Source Clock Delay      (SCD):    4.432ns
    Clock Pessimism Removal (CPR):    -0.551ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.178ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.717ns (routing 0.246ns, distribution 1.471ns)
  Clock Net Delay (Destination): 1.454ns (routing 0.231ns, distribution 1.223ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     2.425    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.322 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349     2.671    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.715 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29840, routed)       1.717     4.432    design_1_i/zynq_ultra_ps_e_0/inst/maxihpm0_fpd_aclk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      0.457     4.889 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0WVALID
                         net (fo=3, routed)           0.689     5.578    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wvalid
    SLICE_X6Y113         LUT2 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.057     5.635 r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wvalid_INST_0/O
                         net (fo=13, routed)          0.628     6.264    design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X20Y121        LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.080     6.344 r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[5]_INST_0/O
                         net (fo=14, routed)          0.463     6.807    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X21Y134        LUT4 (Prop_B5LUT_SLICEM_I2_O)
                                                      0.141     6.948 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/nr2d_color_curve_x[69]_i_2/O
                         net (fo=5, routed)           0.714     7.662    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/nr2d_color_curve_x[69]_i_2_n_0
    SLICE_X25Y146        LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.149     7.811 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/dpc_threshold[9]_i_2/O
                         net (fo=22, routed)          0.555     8.366    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/dpc_threshold[9]_i_2_n_0
    SLICE_X33Y145        LUT4 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.187     8.553 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/dpc_en_i_2/O
                         net (fo=8, routed)           0.215     8.768    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/dpc_en_i_2_n_0
    SLICE_X33Y141        LUT5 (Prop_B5LUT_SLICEL_I2_O)
                                                      0.097     8.865 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/dpc_en_i_1/O
                         net (fo=13, routed)          0.443     9.308    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/dpc_en_i_1_n_0
    SLICE_X31Y138        FDSE                                         r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/csc_en_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      6.663     6.663 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     6.663 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.195     8.858    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     9.597 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.308     9.905    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     9.944 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29840, routed)       1.454    11.398    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y138        FDSE                                         r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/csc_en_reg/C
                         clock pessimism             -0.551    10.847    
                         clock uncertainty           -0.096    10.751    
    SLICE_X31Y138        FDSE (Setup_CFF2_SLICEM_C_CE)
                                                     -0.079    10.672    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/csc_en_reg
  -------------------------------------------------------------------
                         required time                         10.672    
                         arrival time                          -9.308    
  -------------------------------------------------------------------
                         slack                                  1.365    

Slack (MET) :             1.365ns  (required time - arrival time)
  Source:                 design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS8 clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Destination:            design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/demosic_en_reg/CE
                            (rising edge-triggered cell FDSE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Path Group:             clk_sys_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.663ns  (clk_sys_design_1_clk_wiz_0_0 rise@6.663ns - clk_sys_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.876ns  (logic 1.168ns (23.956%)  route 3.708ns (76.044%))
  Logic Levels:           6  (LUT2=1 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.735ns = ( 11.398 - 6.663 ) 
    Source Clock Delay      (SCD):    4.432ns
    Clock Pessimism Removal (CPR):    -0.551ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.178ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.717ns (routing 0.246ns, distribution 1.471ns)
  Clock Net Delay (Destination): 1.454ns (routing 0.231ns, distribution 1.223ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     2.425    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.322 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349     2.671    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.715 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29840, routed)       1.717     4.432    design_1_i/zynq_ultra_ps_e_0/inst/maxihpm0_fpd_aclk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      0.457     4.889 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0WVALID
                         net (fo=3, routed)           0.689     5.578    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wvalid
    SLICE_X6Y113         LUT2 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.057     5.635 r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wvalid_INST_0/O
                         net (fo=13, routed)          0.628     6.264    design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X20Y121        LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.080     6.344 r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[5]_INST_0/O
                         net (fo=14, routed)          0.463     6.807    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X21Y134        LUT4 (Prop_B5LUT_SLICEM_I2_O)
                                                      0.141     6.948 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/nr2d_color_curve_x[69]_i_2/O
                         net (fo=5, routed)           0.714     7.662    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/nr2d_color_curve_x[69]_i_2_n_0
    SLICE_X25Y146        LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.149     7.811 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/dpc_threshold[9]_i_2/O
                         net (fo=22, routed)          0.555     8.366    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/dpc_threshold[9]_i_2_n_0
    SLICE_X33Y145        LUT4 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.187     8.553 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/dpc_en_i_2/O
                         net (fo=8, routed)           0.215     8.768    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/dpc_en_i_2_n_0
    SLICE_X33Y141        LUT5 (Prop_B5LUT_SLICEL_I2_O)
                                                      0.097     8.865 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/dpc_en_i_1/O
                         net (fo=13, routed)          0.443     9.308    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/dpc_en_i_1_n_0
    SLICE_X31Y138        FDSE                                         r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/demosic_en_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      6.663     6.663 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     6.663 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.195     8.858    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     9.597 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.308     9.905    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     9.944 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29840, routed)       1.454    11.398    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y138        FDSE                                         r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/demosic_en_reg/C
                         clock pessimism             -0.551    10.847    
                         clock uncertainty           -0.096    10.751    
    SLICE_X31Y138        FDSE (Setup_BFF2_SLICEM_C_CE)
                                                     -0.079    10.672    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/demosic_en_reg
  -------------------------------------------------------------------
                         required time                         10.672    
                         arrival time                          -9.308    
  -------------------------------------------------------------------
                         slack                                  1.365    

Slack (MET) :             1.373ns  (required time - arrival time)
  Source:                 design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS8 clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Destination:            design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/blc_gb_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Path Group:             clk_sys_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.663ns  (clk_sys_design_1_clk_wiz_0_0 rise@6.663ns - clk_sys_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.872ns  (logic 1.154ns (23.688%)  route 3.718ns (76.312%))
  Logic Levels:           6  (LUT2=1 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.242ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.741ns = ( 11.404 - 6.663 ) 
    Source Clock Delay      (SCD):    4.432ns
    Clock Pessimism Removal (CPR):    -0.551ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.178ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.717ns (routing 0.246ns, distribution 1.471ns)
  Clock Net Delay (Destination): 1.460ns (routing 0.231ns, distribution 1.229ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     2.425    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.322 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349     2.671    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.715 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29840, routed)       1.717     4.432    design_1_i/zynq_ultra_ps_e_0/inst/maxihpm0_fpd_aclk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      0.457     4.889 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0WVALID
                         net (fo=3, routed)           0.689     5.578    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wvalid
    SLICE_X6Y113         LUT2 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.057     5.635 r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wvalid_INST_0/O
                         net (fo=13, routed)          0.628     6.264    design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X20Y121        LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.080     6.344 r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[5]_INST_0/O
                         net (fo=14, routed)          0.463     6.807    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X21Y134        LUT4 (Prop_B5LUT_SLICEM_I2_O)
                                                      0.141     6.948 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/nr2d_color_curve_x[69]_i_2/O
                         net (fo=5, routed)           0.714     7.662    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/nr2d_color_curve_x[69]_i_2_n_0
    SLICE_X25Y146        LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.149     7.811 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/dpc_threshold[9]_i_2/O
                         net (fo=22, routed)          0.555     8.366    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/dpc_threshold[9]_i_2_n_0
    SLICE_X33Y145        LUT4 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.187     8.553 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/dpc_en_i_2/O
                         net (fo=8, routed)           0.277     8.831    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/dpc_en_i_2_n_0
    SLICE_X32Y139        LUT5 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.083     8.914 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/blc_gb[9]_i_1/O
                         net (fo=10, routed)          0.390     9.304    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/blc_gb[9]_i_1_n_0
    SLICE_X29Y137        FDRE                                         r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/blc_gb_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      6.663     6.663 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     6.663 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.195     8.858    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     9.597 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.308     9.905    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     9.944 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29840, routed)       1.460    11.404    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y137        FDRE                                         r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/blc_gb_reg[0]/C
                         clock pessimism             -0.551    10.853    
                         clock uncertainty           -0.096    10.757    
    SLICE_X29Y137        FDRE (Setup_HFF_SLICEM_C_CE)
                                                     -0.081    10.676    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/blc_gb_reg[0]
  -------------------------------------------------------------------
                         required time                         10.676    
                         arrival time                          -9.304    
  -------------------------------------------------------------------
                         slack                                  1.373    

Slack (MET) :             1.373ns  (required time - arrival time)
  Source:                 design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS8 clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Destination:            design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/blc_gb_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Path Group:             clk_sys_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.663ns  (clk_sys_design_1_clk_wiz_0_0 rise@6.663ns - clk_sys_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.872ns  (logic 1.154ns (23.688%)  route 3.718ns (76.312%))
  Logic Levels:           6  (LUT2=1 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.242ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.741ns = ( 11.404 - 6.663 ) 
    Source Clock Delay      (SCD):    4.432ns
    Clock Pessimism Removal (CPR):    -0.551ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.178ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.717ns (routing 0.246ns, distribution 1.471ns)
  Clock Net Delay (Destination): 1.460ns (routing 0.231ns, distribution 1.229ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     2.425    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.322 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349     2.671    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.715 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29840, routed)       1.717     4.432    design_1_i/zynq_ultra_ps_e_0/inst/maxihpm0_fpd_aclk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      0.457     4.889 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0WVALID
                         net (fo=3, routed)           0.689     5.578    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wvalid
    SLICE_X6Y113         LUT2 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.057     5.635 r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wvalid_INST_0/O
                         net (fo=13, routed)          0.628     6.264    design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X20Y121        LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.080     6.344 r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[5]_INST_0/O
                         net (fo=14, routed)          0.463     6.807    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X21Y134        LUT4 (Prop_B5LUT_SLICEM_I2_O)
                                                      0.141     6.948 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/nr2d_color_curve_x[69]_i_2/O
                         net (fo=5, routed)           0.714     7.662    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/nr2d_color_curve_x[69]_i_2_n_0
    SLICE_X25Y146        LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.149     7.811 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/dpc_threshold[9]_i_2/O
                         net (fo=22, routed)          0.555     8.366    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/dpc_threshold[9]_i_2_n_0
    SLICE_X33Y145        LUT4 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.187     8.553 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/dpc_en_i_2/O
                         net (fo=8, routed)           0.277     8.831    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/dpc_en_i_2_n_0
    SLICE_X32Y139        LUT5 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.083     8.914 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/blc_gb[9]_i_1/O
                         net (fo=10, routed)          0.390     9.304    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/blc_gb[9]_i_1_n_0
    SLICE_X29Y137        FDRE                                         r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/blc_gb_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      6.663     6.663 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     6.663 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.195     8.858    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     9.597 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.308     9.905    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     9.944 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29840, routed)       1.460    11.404    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y137        FDRE                                         r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/blc_gb_reg[1]/C
                         clock pessimism             -0.551    10.853    
                         clock uncertainty           -0.096    10.757    
    SLICE_X29Y137        FDRE (Setup_GFF_SLICEM_C_CE)
                                                     -0.081    10.676    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/blc_gb_reg[1]
  -------------------------------------------------------------------
                         required time                         10.676    
                         arrival time                          -9.304    
  -------------------------------------------------------------------
                         slack                                  1.373    

Slack (MET) :             1.373ns  (required time - arrival time)
  Source:                 design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS8 clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Destination:            design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/blc_gb_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Path Group:             clk_sys_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.663ns  (clk_sys_design_1_clk_wiz_0_0 rise@6.663ns - clk_sys_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.872ns  (logic 1.154ns (23.688%)  route 3.718ns (76.312%))
  Logic Levels:           6  (LUT2=1 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.242ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.741ns = ( 11.404 - 6.663 ) 
    Source Clock Delay      (SCD):    4.432ns
    Clock Pessimism Removal (CPR):    -0.551ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.178ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.717ns (routing 0.246ns, distribution 1.471ns)
  Clock Net Delay (Destination): 1.460ns (routing 0.231ns, distribution 1.229ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     2.425    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.322 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349     2.671    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.715 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29840, routed)       1.717     4.432    design_1_i/zynq_ultra_ps_e_0/inst/maxihpm0_fpd_aclk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      0.457     4.889 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0WVALID
                         net (fo=3, routed)           0.689     5.578    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wvalid
    SLICE_X6Y113         LUT2 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.057     5.635 r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wvalid_INST_0/O
                         net (fo=13, routed)          0.628     6.264    design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X20Y121        LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.080     6.344 r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[5]_INST_0/O
                         net (fo=14, routed)          0.463     6.807    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X21Y134        LUT4 (Prop_B5LUT_SLICEM_I2_O)
                                                      0.141     6.948 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/nr2d_color_curve_x[69]_i_2/O
                         net (fo=5, routed)           0.714     7.662    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/nr2d_color_curve_x[69]_i_2_n_0
    SLICE_X25Y146        LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.149     7.811 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/dpc_threshold[9]_i_2/O
                         net (fo=22, routed)          0.555     8.366    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/dpc_threshold[9]_i_2_n_0
    SLICE_X33Y145        LUT4 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.187     8.553 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/dpc_en_i_2/O
                         net (fo=8, routed)           0.277     8.831    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/dpc_en_i_2_n_0
    SLICE_X32Y139        LUT5 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.083     8.914 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/blc_gb[9]_i_1/O
                         net (fo=10, routed)          0.390     9.304    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/blc_gb[9]_i_1_n_0
    SLICE_X29Y137        FDRE                                         r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/blc_gb_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      6.663     6.663 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     6.663 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.195     8.858    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     9.597 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.308     9.905    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     9.944 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29840, routed)       1.460    11.404    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y137        FDRE                                         r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/blc_gb_reg[5]/C
                         clock pessimism             -0.551    10.853    
                         clock uncertainty           -0.096    10.757    
    SLICE_X29Y137        FDRE (Setup_FFF_SLICEM_C_CE)
                                                     -0.081    10.676    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/blc_gb_reg[5]
  -------------------------------------------------------------------
                         required time                         10.676    
                         arrival time                          -9.304    
  -------------------------------------------------------------------
                         slack                                  1.373    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/s02_entry_pipeline/s02_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/m_vector_i_reg[1089]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Destination:            design_1_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_139/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Path Group:             clk_sys_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_sys_design_1_clk_wiz_0_0 rise@0.000ns - clk_sys_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.111ns (31.988%)  route 0.236ns (68.011%))
  Logic Levels:           0  
  Clock Path Skew:        0.233ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.532ns
    Source Clock Delay      (SCD):    4.849ns
    Clock Pessimism Removal (CPR):    -0.551ns
  Clock Net Delay (Source):      1.568ns (routing 0.231ns, distribution 1.337ns)
  Clock Net Delay (Destination): 1.817ns (routing 0.246ns, distribution 1.571ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.195     2.195    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.934 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.308     3.242    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.281 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29840, routed)       1.568     4.849    design_1_i/axi_smc/inst/s02_entry_pipeline/s02_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/aclk
    SLICE_X18Y59         FDRE                                         r  design_1_i/axi_smc/inst/s02_entry_pipeline/s02_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/m_vector_i_reg[1089]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y59         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.111     4.960 r  design_1_i/axi_smc/inst/s02_entry_pipeline/s02_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/m_vector_i_reg[1089]/Q
                         net (fo=1, routed)           0.236     5.196    design_1_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_139/DIB0
    SLICE_X18Y67         RAMD32                                       r  design_1_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_139/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     2.425    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.322 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349     2.671    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.715 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29840, routed)       1.817     4.532    design_1_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_139/WCLK
    SLICE_X18Y67         RAMD32                                       r  design_1_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_139/RAMB/CLK
                         clock pessimism              0.551     5.083    
    SLICE_X18Y67         RAMD32 (Hold_B5LUT_SLICEM_CLK_I)
                                                      0.104     5.187    design_1_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_139/RAMB
  -------------------------------------------------------------------
                         required time                         -5.187    
                         arrival time                           5.196    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/w_sreg/m_vector_i_reg[1277]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Destination:            design_1_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_140_151/RAME/I
                            (rising edge-triggered cell RAMD32 clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Path Group:             clk_sys_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_sys_design_1_clk_wiz_0_0 rise@0.000ns - clk_sys_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.113ns (48.707%)  route 0.119ns (51.293%))
  Logic Levels:           0  
  Clock Path Skew:        0.119ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.340ns
    Source Clock Delay      (SCD):    4.715ns
    Clock Pessimism Removal (CPR):    -0.494ns
  Clock Net Delay (Source):      1.434ns (routing 0.231ns, distribution 1.203ns)
  Clock Net Delay (Destination): 1.625ns (routing 0.246ns, distribution 1.379ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.195     2.195    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.934 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.308     3.242    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.281 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29840, routed)       1.434     4.715    design_1_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/w_sreg/aclk
    SLICE_X33Y24         FDRE                                         r  design_1_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/w_sreg/m_vector_i_reg[1277]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y24         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.113     4.828 r  design_1_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/w_sreg/m_vector_i_reg[1277]/Q
                         net (fo=1, routed)           0.119     4.947    design_1_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_140_151/DIE0
    SLICE_X31Y24         RAMD32                                       r  design_1_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_140_151/RAME/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     2.425    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.322 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349     2.671    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.715 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29840, routed)       1.625     4.340    design_1_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_140_151/WCLK
    SLICE_X31Y24         RAMD32                                       r  design_1_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_140_151/RAME/CLK
                         clock pessimism              0.494     4.834    
    SLICE_X31Y24         RAMD32 (Hold_E5LUT_SLICEM_CLK_I)
                                                      0.103     4.937    design_1_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_140_151/RAME
  -------------------------------------------------------------------
                         required time                         -4.937    
                         arrival time                           4.947    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][16]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Destination:            design_1_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_14_27/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Path Group:             clk_sys_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_sys_design_1_clk_wiz_0_0 rise@0.000ns - clk_sys_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.114ns (40.226%)  route 0.169ns (59.774%))
  Logic Levels:           0  
  Clock Path Skew:        0.169ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.568ns
    Source Clock Delay      (SCD):    4.884ns
    Clock Pessimism Removal (CPR):    -0.485ns
  Clock Net Delay (Source):      1.603ns (routing 0.231ns, distribution 1.372ns)
  Clock Net Delay (Destination): 1.853ns (routing 0.246ns, distribution 1.607ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.195     2.195    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.934 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.308     3.242    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.281 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29840, routed)       1.603     4.884    design_1_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X3Y78          FDRE                                         r  design_1_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y78          FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.114     4.998 r  design_1_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][16]/Q
                         net (fo=4, routed)           0.169     5.167    design_1_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_14_27/DIB0
    SLICE_X5Y78          RAMD32                                       r  design_1_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_14_27/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     2.425    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.322 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349     2.671    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.715 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29840, routed)       1.853     4.568    design_1_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_14_27/WCLK
    SLICE_X5Y78          RAMD32                                       r  design_1_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_14_27/RAMB/CLK
                         clock pessimism              0.485     5.053    
    SLICE_X5Y78          RAMD32 (Hold_B5LUT_SLICEM_CLK_I)
                                                      0.104     5.157    design_1_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_14_27/RAMB
  -------------------------------------------------------------------
                         required time                         -5.157    
                         arrival time                           5.167    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Path Group:             clk_sys_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_sys_design_1_clk_wiz_0_0 rise@0.000ns - clk_sys_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.114ns (46.341%)  route 0.132ns (53.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.134ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.522ns
    Source Clock Delay      (SCD):    4.873ns
    Clock Pessimism Removal (CPR):    -0.485ns
  Clock Net Delay (Source):      1.592ns (routing 0.231ns, distribution 1.361ns)
  Clock Net Delay (Destination): 1.807ns (routing 0.246ns, distribution 1.561ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.195     2.195    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.934 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.308     3.242    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.281 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29840, routed)       1.592     4.873    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/clk
    SLICE_X4Y113         FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y113         FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.114     4.987 r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[16]/Q
                         net (fo=1, routed)           0.132     5.119    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i[16]
    SLICE_X6Y113         FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     2.425    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.322 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349     2.671    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.715 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29840, routed)       1.807     4.522    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X6Y113         FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[16]/C
                         clock pessimism              0.485     5.007    
    SLICE_X6Y113         FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.102     5.109    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[16]
  -------------------------------------------------------------------
                         required time                         -5.109    
                         arrival time                           5.119    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Path Group:             clk_sys_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_sys_design_1_clk_wiz_0_0 rise@0.000ns - clk_sys_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.165ns (47.298%)  route 0.184ns (52.702%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.238ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.573ns
    Source Clock Delay      (SCD):    4.885ns
    Clock Pessimism Removal (CPR):    -0.551ns
  Clock Net Delay (Source):      1.604ns (routing 0.231ns, distribution 1.373ns)
  Clock Net Delay (Destination): 1.858ns (routing 0.246ns, distribution 1.612ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.195     2.195    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.934 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.308     3.242    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.281 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29840, routed)       1.604     4.885    design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X5Y115         FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y115         FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.114     4.999 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[53]/Q
                         net (fo=10, routed)          0.136     5.135    design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/Q[48]
    SLICE_X5Y121         LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.051     5.186 r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/wrap_boundary_axaddr_r[3]_i_1/O
                         net (fo=1, routed)           0.048     5.234    design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[6]_0[3]
    SLICE_X5Y121         FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     2.425    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.322 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349     2.671    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.715 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29840, routed)       1.858     4.573    design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X5Y121         FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[3]/C
                         clock pessimism              0.551     5.124    
    SLICE_X5Y121         FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.100     5.224    design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[3]
  -------------------------------------------------------------------
                         required time                         -5.224    
                         arrival time                           5.234    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][101]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Destination:            design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_98_111/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Path Group:             clk_sys_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_sys_design_1_clk_wiz_0_0 rise@0.000ns - clk_sys_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.112ns (51.613%)  route 0.105ns (48.387%))
  Logic Levels:           0  
  Clock Path Skew:        0.126ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.498ns
    Source Clock Delay      (SCD):    4.857ns
    Clock Pessimism Removal (CPR):    -0.485ns
  Clock Net Delay (Source):      1.576ns (routing 0.231ns, distribution 1.345ns)
  Clock Net Delay (Destination): 1.783ns (routing 0.246ns, distribution 1.537ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.195     2.195    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.934 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.308     3.242    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.281 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29840, routed)       1.576     4.857    design_1_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X15Y71         FDRE                                         r  design_1_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][101]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y71         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.112     4.969 r  design_1_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][101]/Q
                         net (fo=1, routed)           0.105     5.074    design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_98_111/DIB1
    SLICE_X13Y72         RAMD32                                       r  design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_98_111/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     2.425    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.322 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349     2.671    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.715 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29840, routed)       1.783     4.498    design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_98_111/WCLK
    SLICE_X13Y72         RAMD32                                       r  design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_98_111/RAMB_D1/CLK
                         clock pessimism              0.485     4.983    
    SLICE_X13Y72         RAMD32 (Hold_B6LUT_SLICEM_CLK_I)
                                                      0.081     5.064    design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_98_111/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -5.064    
                         arrival time                           5.074    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][25][userdata][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Destination:            design_1_i/axi_smc/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_97/RAMD/I
                            (rising edge-triggered cell RAMD32 clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Path Group:             clk_sys_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_sys_design_1_clk_wiz_0_0 rise@0.000ns - clk_sys_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.112ns (48.485%)  route 0.119ns (51.515%))
  Logic Levels:           0  
  Clock Path Skew:        0.118ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.476ns
    Source Clock Delay      (SCD):    4.847ns
    Clock Pessimism Removal (CPR):    -0.490ns
  Clock Net Delay (Source):      1.566ns (routing 0.231ns, distribution 1.335ns)
  Clock Net Delay (Destination): 1.761ns (routing 0.246ns, distribution 1.515ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.195     2.195    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.934 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.308     3.242    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.281 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29840, routed)       1.566     4.847    design_1_i/axi_smc/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/s_sc_aclk
    SLICE_X19Y15         FDRE                                         r  design_1_i/axi_smc/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][25][userdata][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y15         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.112     4.959 r  design_1_i/axi_smc/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][25][userdata][0]/Q
                         net (fo=1, routed)           0.119     5.078    design_1_i/axi_smc/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_97/DID0
    SLICE_X20Y15         RAMD32                                       r  design_1_i/axi_smc/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_97/RAMD/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     2.425    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.322 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349     2.671    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.715 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29840, routed)       1.761     4.476    design_1_i/axi_smc/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_97/WCLK
    SLICE_X20Y15         RAMD32                                       r  design_1_i/axi_smc/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_97/RAMD/CLK
                         clock pessimism              0.490     4.966    
    SLICE_X20Y15         RAMD32 (Hold_D5LUT_SLICEM_CLK_I)
                                                      0.102     5.068    design_1_i/axi_smc/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_97/RAMD
  -------------------------------------------------------------------
                         required time                         -5.068    
                         arrival time                           5.078    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 design_1_i/camif_ias1/vfrm_wr_ias1/inst/mm_video_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/dout_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Destination:            design_1_i/camif_ias1/vfrm_wr_ias1/inst/mm_video_m_axi_U/bus_write/wreq_throttle/rs_req/data_p2_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Path Group:             clk_sys_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_sys_design_1_clk_wiz_0_0 rise@0.000ns - clk_sys_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.114ns (44.757%)  route 0.141ns (55.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.142ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.287ns
    Source Clock Delay      (SCD):    4.696ns
    Clock Pessimism Removal (CPR):    -0.551ns
  Clock Net Delay (Source):      1.415ns (routing 0.231ns, distribution 1.184ns)
  Clock Net Delay (Destination): 1.572ns (routing 0.246ns, distribution 1.326ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.195     2.195    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.934 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.308     3.242    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.281 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29840, routed)       1.415     4.696    design_1_i/camif_ias1/vfrm_wr_ias1/inst/mm_video_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/ap_clk
    SLICE_X24Y60         FDRE                                         r  design_1_i/camif_ias1/vfrm_wr_ias1/inst/mm_video_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/dout_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y60         FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.114     4.810 r  design_1_i/camif_ias1/vfrm_wr_ias1/inst/mm_video_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/dout_reg[19]/Q
                         net (fo=2, routed)           0.141     4.951    design_1_i/camif_ias1/vfrm_wr_ias1/inst/mm_video_m_axi_U/bus_write/wreq_throttle/rs_req/D[14]
    SLICE_X23Y58         FDRE                                         r  design_1_i/camif_ias1/vfrm_wr_ias1/inst/mm_video_m_axi_U/bus_write/wreq_throttle/rs_req/data_p2_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     2.425    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.322 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349     2.671    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.715 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29840, routed)       1.572     4.287    design_1_i/camif_ias1/vfrm_wr_ias1/inst/mm_video_m_axi_U/bus_write/wreq_throttle/rs_req/ap_clk
    SLICE_X23Y58         FDRE                                         r  design_1_i/camif_ias1/vfrm_wr_ias1/inst/mm_video_m_axi_U/bus_write/wreq_throttle/rs_req/data_p2_reg[19]/C
                         clock pessimism              0.551     4.838    
    SLICE_X23Y58         FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.102     4.940    design_1_i/camif_ias1/vfrm_wr_ias1/inst/mm_video_m_axi_U/bus_write/wreq_throttle/rs_req/data_p2_reg[19]
  -------------------------------------------------------------------
                         required time                         -4.940    
                         arrival time                           4.951    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum_reg[bytes][8][userdata][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Destination:            design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_97/RAME_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Path Group:             clk_sys_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_sys_design_1_clk_wiz_0_0 rise@0.000ns - clk_sys_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.225ns  (logic 0.111ns (49.333%)  route 0.114ns (50.667%))
  Logic Levels:           0  
  Clock Path Skew:        0.133ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.500ns
    Source Clock Delay      (SCD):    4.852ns
    Clock Pessimism Removal (CPR):    -0.485ns
  Clock Net Delay (Source):      1.571ns (routing 0.231ns, distribution 1.340ns)
  Clock Net Delay (Destination): 1.785ns (routing 0.246ns, distribution 1.539ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.195     2.195    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.934 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.308     3.242    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.281 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29840, routed)       1.571     4.852    design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/s_sc_aclk
    SLICE_X7Y90          FDRE                                         r  design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum_reg[bytes][8][userdata][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y90          FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.111     4.963 r  design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum_reg[bytes][8][userdata][4]/Q
                         net (fo=1, routed)           0.114     5.077    design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_97/DIE1
    SLICE_X8Y90          RAMD32                                       r  design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_97/RAME_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     2.425    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.322 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349     2.671    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.715 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29840, routed)       1.785     4.500    design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_97/WCLK
    SLICE_X8Y90          RAMD32                                       r  design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_97/RAME_D1/CLK
                         clock pessimism              0.485     4.985    
    SLICE_X8Y90          RAMD32 (Hold_E6LUT_SLICEM_CLK_I)
                                                      0.081     5.066    design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_97/RAME_D1
  -------------------------------------------------------------------
                         required time                         -5.066    
                         arrival time                           5.077    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/w_sreg/m_vector_i_reg[1112]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Destination:            design_1_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_112_125/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Path Group:             clk_sys_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_sys_design_1_clk_wiz_0_0 rise@0.000ns - clk_sys_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.114ns (36.538%)  route 0.198ns (63.462%))
  Logic Levels:           0  
  Clock Path Skew:        0.197ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.556ns
    Source Clock Delay      (SCD):    4.849ns
    Clock Pessimism Removal (CPR):    -0.490ns
  Clock Net Delay (Source):      1.568ns (routing 0.231ns, distribution 1.337ns)
  Clock Net Delay (Destination): 1.841ns (routing 0.246ns, distribution 1.595ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.195     2.195    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.934 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.308     3.242    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.281 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29840, routed)       1.568     4.849    design_1_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/w_sreg/aclk
    SLICE_X18Y14         FDRE                                         r  design_1_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/w_sreg/m_vector_i_reg[1112]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y14         FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.114     4.963 r  design_1_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/w_sreg/m_vector_i_reg[1112]/Q
                         net (fo=1, routed)           0.198     5.161    design_1_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_112_125/DIB0
    SLICE_X13Y15         RAMD32                                       r  design_1_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_112_125/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     2.425    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.322 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349     2.671    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.715 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29840, routed)       1.841     4.556    design_1_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_112_125/WCLK
    SLICE_X13Y15         RAMD32                                       r  design_1_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_112_125/RAMB/CLK
                         clock pessimism              0.490     5.046    
    SLICE_X13Y15         RAMD32 (Hold_B5LUT_SLICEM_CLK_I)
                                                      0.104     5.150    design_1_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_112_125/RAMB
  -------------------------------------------------------------------
                         required time                         -5.150    
                         arrival time                           5.161    
  -------------------------------------------------------------------
                         slack                                  0.011    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_sys_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 3.332 }
Period(ns):         6.663
Sources:            { design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     PS8/MAXIGP0ACLK     n/a            3.000         6.663       3.663      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Min Period        n/a     PS8/SAXIGP2RCLK     n/a            3.000         6.663       3.663      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
Min Period        n/a     PS8/SAXIGP2WCLK     n/a            3.000         6.663       3.663      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.960         6.663       4.703      RAMB36_X0Y1   design_1_i/camif_ias1/vfrm_wr_ias1/inst/grp_FrmbufWrHlsDataFlow_fu_186/bytePlanes_plane0_U/U_design_1_v_frmbuf_wr_0_0_fifo_w256_d264_B_ram/mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.960         6.663       4.703      RAMB36_X0Y1   design_1_i/camif_ias1/vfrm_wr_ias1/inst/grp_FrmbufWrHlsDataFlow_fu_186/bytePlanes_plane0_U/U_design_1_v_frmbuf_wr_0_0_fifo_w256_d264_B_ram/mem_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.960         6.663       4.703      RAMB36_X0Y4   design_1_i/camif_ias1/vfrm_wr_ias1/inst/grp_FrmbufWrHlsDataFlow_fu_186/bytePlanes_plane0_U/U_design_1_v_frmbuf_wr_0_0_fifo_w256_d264_B_ram/mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.960         6.663       4.703      RAMB36_X0Y4   design_1_i/camif_ias1/vfrm_wr_ias1/inst/grp_FrmbufWrHlsDataFlow_fu_186/bytePlanes_plane0_U/U_design_1_v_frmbuf_wr_0_0_fifo_w256_d264_B_ram/mem_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.960         6.663       4.703      RAMB36_X0Y0   design_1_i/camif_ias1/vfrm_wr_ias1/inst/grp_FrmbufWrHlsDataFlow_fu_186/bytePlanes_plane0_U/U_design_1_v_frmbuf_wr_0_0_fifo_w256_d264_B_ram/mem_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.960         6.663       4.703      RAMB36_X0Y0   design_1_i/camif_ias1/vfrm_wr_ias1/inst/grp_FrmbufWrHlsDataFlow_fu_186/bytePlanes_plane0_U/U_design_1_v_frmbuf_wr_0_0_fifo_w256_d264_B_ram/mem_reg_2/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.960         6.663       4.703      RAMB36_X1Y2   design_1_i/camif_ias1/vfrm_wr_ias1/inst/grp_FrmbufWrHlsDataFlow_fu_186/bytePlanes_plane0_U/U_design_1_v_frmbuf_wr_0_0_fifo_w256_d264_B_ram/mem_reg_3/CLKARDCLK
Low Pulse Width   Slow    PS8/MAXIGP0ACLK     n/a            1.500         3.332       1.832      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Low Pulse Width   Fast    PS8/MAXIGP0ACLK     n/a            1.500         3.332       1.832      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Low Pulse Width   Slow    PS8/SAXIGP2RCLK     n/a            1.500         3.332       1.832      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
Low Pulse Width   Fast    PS8/SAXIGP2RCLK     n/a            1.500         3.332       1.832      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
Low Pulse Width   Slow    PS8/SAXIGP2WCLK     n/a            1.500         3.332       1.832      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
Low Pulse Width   Fast    PS8/SAXIGP2WCLK     n/a            1.500         3.332       1.832      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.762         3.332       2.570      SLICE_X7Y144  design_1_i/axi_iic/U0/X_IIC/READ_FIFO_I/FIFO_RAM[0].SRL16E_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.762         3.332       2.570      SLICE_X7Y144  design_1_i/axi_iic/U0/X_IIC/READ_FIFO_I/FIFO_RAM[0].SRL16E_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.762         3.332       2.570      SLICE_X7Y144  design_1_i/axi_iic/U0/X_IIC/READ_FIFO_I/FIFO_RAM[1].SRL16E_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.762         3.332       2.570      SLICE_X7Y144  design_1_i/axi_iic/U0/X_IIC/READ_FIFO_I/FIFO_RAM[1].SRL16E_I/CLK
High Pulse Width  Slow    PS8/MAXIGP0ACLK     n/a            1.500         3.332       1.832      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
High Pulse Width  Fast    PS8/MAXIGP0ACLK     n/a            1.500         3.332       1.832      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
High Pulse Width  Slow    PS8/SAXIGP2RCLK     n/a            1.500         3.332       1.832      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
High Pulse Width  Fast    PS8/SAXIGP2RCLK     n/a            1.500         3.332       1.832      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
High Pulse Width  Slow    PS8/SAXIGP2WCLK     n/a            1.500         3.332       1.832      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
High Pulse Width  Fast    PS8/SAXIGP2WCLK     n/a            1.500         3.332       1.832      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.762         3.332       2.570      SLICE_X7Y144  design_1_i/axi_iic/U0/X_IIC/READ_FIFO_I/FIFO_RAM[0].SRL16E_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.762         3.332       2.570      SLICE_X7Y144  design_1_i/axi_iic/U0/X_IIC/READ_FIFO_I/FIFO_RAM[0].SRL16E_I/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.762         3.332       2.570      SLICE_X7Y144  design_1_i/axi_iic/U0/X_IIC/READ_FIFO_I/FIFO_RAM[1].SRL16E_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.762         3.332       2.570      SLICE_X7Y144  design_1_i/axi_iic/U0/X_IIC/READ_FIFO_I/FIFO_RAM[1].SRL16E_I/CLK



---------------------------------------------------------------------------------------------------
From Clock:  mipi_ias1_clk_bit
  To Clock:  mipi_ias1_clk_bit

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.280ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mipi_ias1_clk_bit
Waveform(ns):       { 0.000 1.000 }
Period(ns):         2.000
Sources:            { mipi_rx_ias1_clk_p }

Check Type        Corner  Lib Pin          Reference Pin    Required(ns)  Actual(ns)  Slack(ns)  Location               Pin
Min Period        n/a     ISERDESE3/CLK    n/a              1.600         2.000       0.400      BITSLICE_RX_TX_X0Y171  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/u_ISERDESE3/CLK
Min Period        n/a     ISERDESE3/CLK_B  n/a              1.600         2.000       0.400      BITSLICE_RX_TX_X0Y171  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/u_ISERDESE3/CLK_B
Min Period        n/a     ISERDESE3/CLK    n/a              1.600         2.000       0.400      BITSLICE_RX_TX_X0Y173  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/u_ISERDESE3/CLK
Min Period        n/a     ISERDESE3/CLK_B  n/a              1.600         2.000       0.400      BITSLICE_RX_TX_X0Y173  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/u_ISERDESE3/CLK_B
Min Period        n/a     ISERDESE3/CLK    n/a              1.600         2.000       0.400      BITSLICE_RX_TX_X0Y175  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[2].u_dphy_rx_to_byte/u_ISERDESE3/CLK
Min Period        n/a     ISERDESE3/CLK_B  n/a              1.600         2.000       0.400      BITSLICE_RX_TX_X0Y175  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[2].u_dphy_rx_to_byte/u_ISERDESE3/CLK_B
Min Period        n/a     ISERDESE3/CLK    n/a              1.600         2.000       0.400      BITSLICE_RX_TX_X0Y177  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[3].u_dphy_rx_to_byte/u_ISERDESE3/CLK
Min Period        n/a     ISERDESE3/CLK_B  n/a              1.600         2.000       0.400      BITSLICE_RX_TX_X0Y177  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[3].u_dphy_rx_to_byte/u_ISERDESE3/CLK_B
Min Period        n/a     BUFGCE_DIV/I     n/a              1.379         2.000       0.621      BUFGCE_DIV_X0Y12       design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV1/I
Min Period        n/a     BUFGCE_DIV/I     n/a              1.071         2.000       0.929      BUFGCE_DIV_X0Y7        design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/I
Low Pulse Width   Slow    ISERDESE3/CLK    n/a              0.720         1.000       0.280      BITSLICE_RX_TX_X0Y171  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/u_ISERDESE3/CLK
Low Pulse Width   Fast    ISERDESE3/CLK    n/a              0.720         1.000       0.280      BITSLICE_RX_TX_X0Y171  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/u_ISERDESE3/CLK
Low Pulse Width   Slow    ISERDESE3/CLK_B  n/a              0.720         1.000       0.280      BITSLICE_RX_TX_X0Y171  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/u_ISERDESE3/CLK_B
Low Pulse Width   Fast    ISERDESE3/CLK_B  n/a              0.720         1.000       0.280      BITSLICE_RX_TX_X0Y171  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/u_ISERDESE3/CLK_B
Low Pulse Width   Slow    ISERDESE3/CLK    n/a              0.720         1.000       0.280      BITSLICE_RX_TX_X0Y173  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/u_ISERDESE3/CLK
Low Pulse Width   Fast    ISERDESE3/CLK    n/a              0.720         1.000       0.280      BITSLICE_RX_TX_X0Y173  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/u_ISERDESE3/CLK
Low Pulse Width   Slow    ISERDESE3/CLK_B  n/a              0.720         1.000       0.280      BITSLICE_RX_TX_X0Y173  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/u_ISERDESE3/CLK_B
Low Pulse Width   Fast    ISERDESE3/CLK_B  n/a              0.720         1.000       0.280      BITSLICE_RX_TX_X0Y173  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/u_ISERDESE3/CLK_B
Low Pulse Width   Slow    ISERDESE3/CLK    n/a              0.720         1.000       0.280      BITSLICE_RX_TX_X0Y175  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[2].u_dphy_rx_to_byte/u_ISERDESE3/CLK
Low Pulse Width   Fast    ISERDESE3/CLK    n/a              0.720         1.000       0.280      BITSLICE_RX_TX_X0Y175  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[2].u_dphy_rx_to_byte/u_ISERDESE3/CLK
High Pulse Width  Slow    ISERDESE3/CLK    n/a              0.720         1.000       0.280      BITSLICE_RX_TX_X0Y171  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/u_ISERDESE3/CLK
High Pulse Width  Fast    ISERDESE3/CLK    n/a              0.720         1.000       0.280      BITSLICE_RX_TX_X0Y171  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/u_ISERDESE3/CLK
High Pulse Width  Slow    ISERDESE3/CLK_B  n/a              0.720         1.000       0.280      BITSLICE_RX_TX_X0Y171  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/u_ISERDESE3/CLK_B
High Pulse Width  Fast    ISERDESE3/CLK_B  n/a              0.720         1.000       0.280      BITSLICE_RX_TX_X0Y171  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/u_ISERDESE3/CLK_B
High Pulse Width  Slow    ISERDESE3/CLK    n/a              0.720         1.000       0.280      BITSLICE_RX_TX_X0Y173  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/u_ISERDESE3/CLK
High Pulse Width  Fast    ISERDESE3/CLK    n/a              0.720         1.000       0.280      BITSLICE_RX_TX_X0Y173  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/u_ISERDESE3/CLK
High Pulse Width  Slow    ISERDESE3/CLK_B  n/a              0.720         1.000       0.280      BITSLICE_RX_TX_X0Y173  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/u_ISERDESE3/CLK_B
High Pulse Width  Fast    ISERDESE3/CLK_B  n/a              0.720         1.000       0.280      BITSLICE_RX_TX_X0Y173  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/u_ISERDESE3/CLK_B
High Pulse Width  Slow    ISERDESE3/CLK    n/a              0.720         1.000       0.280      BITSLICE_RX_TX_X0Y175  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[2].u_dphy_rx_to_byte/u_ISERDESE3/CLK
High Pulse Width  Fast    ISERDESE3/CLK    n/a              0.720         1.000       0.280      BITSLICE_RX_TX_X0Y175  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[2].u_dphy_rx_to_byte/u_ISERDESE3/CLK
Max Skew          Slow    ISERDESE3/CLK_B  ISERDESE3/CLK    0.625         0.063       0.562      BITSLICE_RX_TX_X0Y177  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[3].u_dphy_rx_to_byte/u_ISERDESE3/CLK_B
Max Skew          Slow    ISERDESE3/CLK_B  ISERDESE3/CLK    0.625         0.062       0.563      BITSLICE_RX_TX_X0Y173  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/u_ISERDESE3/CLK_B
Max Skew          Slow    ISERDESE3/CLK_B  ISERDESE3/CLK    0.625         0.062       0.563      BITSLICE_RX_TX_X0Y175  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[2].u_dphy_rx_to_byte/u_ISERDESE3/CLK_B
Max Skew          Slow    ISERDESE3/CLK    ISERDESE3/CLK_B  0.625         0.061       0.564      BITSLICE_RX_TX_X0Y171  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/u_ISERDESE3/CLK
Max Skew          Slow    ISERDESE3/CLK_B  ISERDESE3/CLK    0.625         0.060       0.565      BITSLICE_RX_TX_X0Y171  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/u_ISERDESE3/CLK_B
Max Skew          Slow    ISERDESE3/CLK    ISERDESE3/CLK_B  0.625         0.058       0.567      BITSLICE_RX_TX_X0Y177  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[3].u_dphy_rx_to_byte/u_ISERDESE3/CLK
Max Skew          Slow    ISERDESE3/CLK    ISERDESE3/CLK_B  0.625         0.057       0.568      BITSLICE_RX_TX_X0Y175  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[2].u_dphy_rx_to_byte/u_ISERDESE3/CLK
Max Skew          Slow    ISERDESE3/CLK    ISERDESE3/CLK_B  0.625         0.056       0.569      BITSLICE_RX_TX_X0Y173  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/u_ISERDESE3/CLK
Max Skew          Fast    ISERDESE3/CLK_B  ISERDESE3/CLK    0.625         0.041       0.584      BITSLICE_RX_TX_X0Y177  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[3].u_dphy_rx_to_byte/u_ISERDESE3/CLK_B
Max Skew          Fast    ISERDESE3/CLK_B  ISERDESE3/CLK    0.625         0.040       0.585      BITSLICE_RX_TX_X0Y175  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[2].u_dphy_rx_to_byte/u_ISERDESE3/CLK_B



---------------------------------------------------------------------------------------------------
From Clock:  mipi_rx_to_video_ias1_vid_clk
  To Clock:  mipi_rx_to_video_ias1_vid_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.925ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.015ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.560ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.925ns  (required time - arrival time)
  Source:                 design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/reg_ce_reg/C
                            (rising edge-triggered cell FDPE clocked by mipi_rx_to_video_ias1_vid_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/ram/mem_reg_bram_0/WEA[2]
                            (rising edge-triggered cell RAMB36E2 clocked by mipi_rx_to_video_ias1_vid_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mipi_rx_to_video_ias1_vid_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (mipi_rx_to_video_ias1_vid_clk rise@8.000ns - mipi_rx_to_video_ias1_vid_clk rise@0.000ns)
  Data Path Delay:        4.459ns  (logic 0.251ns (5.628%)  route 4.208ns (94.372%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.417ns = ( 12.417 - 8.000 ) 
    Source Clock Delay      (SCD):    5.330ns
    Clock Pessimism Removal (CPR):    0.944ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.464ns (routing 1.111ns, distribution 1.353ns)
  Clock Net Delay (Destination): 2.404ns (routing 1.023ns, distribution 1.381ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_ias1_vid_clk rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           2.187     2.623    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.243     2.866 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=980, routed)         2.464     5.330    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/clk_hs_byte
    SLICE_X22Y148        FDPE                                         r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/reg_ce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y148        FDPE (Prop_AFF_SLICEL_C_Q)
                                                      0.114     5.444 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/reg_ce_reg/Q
                         net (fo=51, routed)          3.185     8.629    design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/ram/vid_ce
    SLICE_X26Y91         LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.137     8.766 r  design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/ram/mem_reg_bram_1_i_3/O
                         net (fo=17, routed)          1.024     9.790    design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/ram/wr_flag
    RAMB36_X0Y15         RAMB36E2                                     r  design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/ram/mem_reg_bram_0/WEA[2]
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_ias1_vid_clk rise edge)
                                                      8.000     8.000 r  
    C1                                                0.000     8.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     8.305 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     8.345    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.345 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.459     9.804    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209    10.013 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=980, routed)         2.404    12.417    design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/ram/vid_clk
    RAMB36_X0Y15         RAMB36E2                                     r  design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/ram/mem_reg_bram_0/CLKARDCLK
                         clock pessimism              0.944    13.361    
                         clock uncertainty           -0.035    13.326    
    RAMB36_X0Y15         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_WEA[2])
                                                     -0.611    12.715    design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/ram/mem_reg_bram_0
  -------------------------------------------------------------------
                         required time                         12.715    
                         arrival time                          -9.790    
  -------------------------------------------------------------------
                         slack                                  2.925    

Slack (MET) :             2.996ns  (required time - arrival time)
  Source:                 design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/reg_ce_reg/C
                            (rising edge-triggered cell FDPE clocked by mipi_rx_to_video_ias1_vid_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/ram/mem_reg_bram_0/WEA[1]
                            (rising edge-triggered cell RAMB36E2 clocked by mipi_rx_to_video_ias1_vid_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mipi_rx_to_video_ias1_vid_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (mipi_rx_to_video_ias1_vid_clk rise@8.000ns - mipi_rx_to_video_ias1_vid_clk rise@0.000ns)
  Data Path Delay:        4.388ns  (logic 0.251ns (5.720%)  route 4.137ns (94.280%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.417ns = ( 12.417 - 8.000 ) 
    Source Clock Delay      (SCD):    5.330ns
    Clock Pessimism Removal (CPR):    0.944ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.464ns (routing 1.111ns, distribution 1.353ns)
  Clock Net Delay (Destination): 2.404ns (routing 1.023ns, distribution 1.381ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_ias1_vid_clk rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           2.187     2.623    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.243     2.866 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=980, routed)         2.464     5.330    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/clk_hs_byte
    SLICE_X22Y148        FDPE                                         r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/reg_ce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y148        FDPE (Prop_AFF_SLICEL_C_Q)
                                                      0.114     5.444 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/reg_ce_reg/Q
                         net (fo=51, routed)          3.185     8.629    design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/ram/vid_ce
    SLICE_X26Y91         LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.137     8.766 r  design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/ram/mem_reg_bram_1_i_3/O
                         net (fo=17, routed)          0.953     9.719    design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/ram/wr_flag
    RAMB36_X0Y15         RAMB36E2                                     r  design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/ram/mem_reg_bram_0/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_ias1_vid_clk rise edge)
                                                      8.000     8.000 r  
    C1                                                0.000     8.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     8.305 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     8.345    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.345 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.459     9.804    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209    10.013 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=980, routed)         2.404    12.417    design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/ram/vid_clk
    RAMB36_X0Y15         RAMB36E2                                     r  design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/ram/mem_reg_bram_0/CLKARDCLK
                         clock pessimism              0.944    13.361    
                         clock uncertainty           -0.035    13.326    
    RAMB36_X0Y15         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_WEA[1])
                                                     -0.611    12.715    design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/ram/mem_reg_bram_0
  -------------------------------------------------------------------
                         required time                         12.715    
                         arrival time                          -9.719    
  -------------------------------------------------------------------
                         slack                                  2.996    

Slack (MET) :             3.008ns  (required time - arrival time)
  Source:                 design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/reg_ce_reg/C
                            (rising edge-triggered cell FDPE clocked by mipi_rx_to_video_ias1_vid_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/ram/mem_reg_bram_0/WEA[0]
                            (rising edge-triggered cell RAMB36E2 clocked by mipi_rx_to_video_ias1_vid_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mipi_rx_to_video_ias1_vid_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (mipi_rx_to_video_ias1_vid_clk rise@8.000ns - mipi_rx_to_video_ias1_vid_clk rise@0.000ns)
  Data Path Delay:        4.376ns  (logic 0.251ns (5.735%)  route 4.125ns (94.265%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.417ns = ( 12.417 - 8.000 ) 
    Source Clock Delay      (SCD):    5.330ns
    Clock Pessimism Removal (CPR):    0.944ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.464ns (routing 1.111ns, distribution 1.353ns)
  Clock Net Delay (Destination): 2.404ns (routing 1.023ns, distribution 1.381ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_ias1_vid_clk rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           2.187     2.623    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.243     2.866 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=980, routed)         2.464     5.330    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/clk_hs_byte
    SLICE_X22Y148        FDPE                                         r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/reg_ce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y148        FDPE (Prop_AFF_SLICEL_C_Q)
                                                      0.114     5.444 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/reg_ce_reg/Q
                         net (fo=51, routed)          3.185     8.629    design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/ram/vid_ce
    SLICE_X26Y91         LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.137     8.766 r  design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/ram/mem_reg_bram_1_i_3/O
                         net (fo=17, routed)          0.941     9.707    design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/ram/wr_flag
    RAMB36_X0Y15         RAMB36E2                                     r  design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/ram/mem_reg_bram_0/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_ias1_vid_clk rise edge)
                                                      8.000     8.000 r  
    C1                                                0.000     8.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     8.305 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     8.345    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.345 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.459     9.804    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209    10.013 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=980, routed)         2.404    12.417    design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/ram/vid_clk
    RAMB36_X0Y15         RAMB36E2                                     r  design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/ram/mem_reg_bram_0/CLKARDCLK
                         clock pessimism              0.944    13.361    
                         clock uncertainty           -0.035    13.326    
    RAMB36_X0Y15         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_WEA[0])
                                                     -0.611    12.715    design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/ram/mem_reg_bram_0
  -------------------------------------------------------------------
                         required time                         12.715    
                         arrival time                          -9.707    
  -------------------------------------------------------------------
                         slack                                  3.008    

Slack (MET) :             3.026ns  (required time - arrival time)
  Source:                 design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/reg_ce_reg/C
                            (rising edge-triggered cell FDPE clocked by mipi_rx_to_video_ias1_vid_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/ram/mem_reg_bram_1/WEA[0]
                            (rising edge-triggered cell RAMB18E2 clocked by mipi_rx_to_video_ias1_vid_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mipi_rx_to_video_ias1_vid_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (mipi_rx_to_video_ias1_vid_clk rise@8.000ns - mipi_rx_to_video_ias1_vid_clk rise@0.000ns)
  Data Path Delay:        4.354ns  (logic 0.251ns (5.764%)  route 4.103ns (94.236%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.413ns = ( 12.413 - 8.000 ) 
    Source Clock Delay      (SCD):    5.330ns
    Clock Pessimism Removal (CPR):    0.944ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.464ns (routing 1.111ns, distribution 1.353ns)
  Clock Net Delay (Destination): 2.400ns (routing 1.023ns, distribution 1.377ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_ias1_vid_clk rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           2.187     2.623    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.243     2.866 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=980, routed)         2.464     5.330    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/clk_hs_byte
    SLICE_X22Y148        FDPE                                         r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/reg_ce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y148        FDPE (Prop_AFF_SLICEL_C_Q)
                                                      0.114     5.444 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/reg_ce_reg/Q
                         net (fo=51, routed)          3.185     8.629    design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/ram/vid_ce
    SLICE_X26Y91         LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.137     8.766 r  design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/ram/mem_reg_bram_1_i_3/O
                         net (fo=17, routed)          0.919     9.684    design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/ram/wr_flag
    RAMB18_X0Y32         RAMB18E2                                     r  design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/ram/mem_reg_bram_1/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_ias1_vid_clk rise edge)
                                                      8.000     8.000 r  
    C1                                                0.000     8.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     8.305 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     8.345    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.345 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.459     9.804    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209    10.013 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=980, routed)         2.400    12.413    design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/ram/vid_clk
    RAMB18_X0Y32         RAMB18E2                                     r  design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/ram/mem_reg_bram_1/CLKARDCLK
                         clock pessimism              0.944    13.357    
                         clock uncertainty           -0.035    13.322    
    RAMB18_X0Y32         RAMB18E2 (Setup_RAMB18E2_L_RAMB180_CLKARDCLK_WEA[0])
                                                     -0.611    12.711    design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/ram/mem_reg_bram_1
  -------------------------------------------------------------------
                         required time                         12.711    
                         arrival time                          -9.684    
  -------------------------------------------------------------------
                         slack                                  3.026    

Slack (MET) :             3.205ns  (required time - arrival time)
  Source:                 design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/reg_ce_reg/C
                            (rising edge-triggered cell FDPE clocked by mipi_rx_to_video_ias1_vid_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/ram/mem_reg_bram_0/ENARDEN
                            (rising edge-triggered cell RAMB36E2 clocked by mipi_rx_to_video_ias1_vid_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mipi_rx_to_video_ias1_vid_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (mipi_rx_to_video_ias1_vid_clk rise@8.000ns - mipi_rx_to_video_ias1_vid_clk rise@0.000ns)
  Data Path Delay:        4.328ns  (logic 0.251ns (5.799%)  route 4.077ns (94.201%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.417ns = ( 12.417 - 8.000 ) 
    Source Clock Delay      (SCD):    5.330ns
    Clock Pessimism Removal (CPR):    0.944ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.464ns (routing 1.111ns, distribution 1.353ns)
  Clock Net Delay (Destination): 2.404ns (routing 1.023ns, distribution 1.381ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_ias1_vid_clk rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           2.187     2.623    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.243     2.866 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=980, routed)         2.464     5.330    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/clk_hs_byte
    SLICE_X22Y148        FDPE                                         r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/reg_ce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y148        FDPE (Prop_AFF_SLICEL_C_Q)
                                                      0.114     5.444 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/reg_ce_reg/Q
                         net (fo=51, routed)          3.185     8.629    design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/ram/vid_ce
    SLICE_X26Y91         LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.137     8.766 r  design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/ram/mem_reg_bram_1_i_3/O
                         net (fo=17, routed)          0.893     9.658    design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/ram/wr_flag
    RAMB36_X0Y15         RAMB36E2                                     r  design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/ram/mem_reg_bram_0/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_ias1_vid_clk rise edge)
                                                      8.000     8.000 r  
    C1                                                0.000     8.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     8.305 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     8.345    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.345 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.459     9.804    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209    10.013 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=980, routed)         2.404    12.417    design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/ram/vid_clk
    RAMB36_X0Y15         RAMB36E2                                     r  design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/ram/mem_reg_bram_0/CLKARDCLK
                         clock pessimism              0.944    13.361    
                         clock uncertainty           -0.035    13.326    
    RAMB36_X0Y15         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ENARDEN)
                                                     -0.462    12.864    design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/ram/mem_reg_bram_0
  -------------------------------------------------------------------
                         required time                         12.864    
                         arrival time                          -9.658    
  -------------------------------------------------------------------
                         slack                                  3.205    

Slack (MET) :             3.240ns  (required time - arrival time)
  Source:                 design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/reg_ce_reg/C
                            (rising edge-triggered cell FDPE clocked by mipi_rx_to_video_ias1_vid_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/ram/mem_reg_bram_1/ENARDEN
                            (rising edge-triggered cell RAMB18E2 clocked by mipi_rx_to_video_ias1_vid_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mipi_rx_to_video_ias1_vid_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (mipi_rx_to_video_ias1_vid_clk rise@8.000ns - mipi_rx_to_video_ias1_vid_clk rise@0.000ns)
  Data Path Delay:        4.290ns  (logic 0.251ns (5.851%)  route 4.039ns (94.149%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.413ns = ( 12.413 - 8.000 ) 
    Source Clock Delay      (SCD):    5.330ns
    Clock Pessimism Removal (CPR):    0.944ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.464ns (routing 1.111ns, distribution 1.353ns)
  Clock Net Delay (Destination): 2.400ns (routing 1.023ns, distribution 1.377ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_ias1_vid_clk rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           2.187     2.623    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.243     2.866 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=980, routed)         2.464     5.330    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/clk_hs_byte
    SLICE_X22Y148        FDPE                                         r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/reg_ce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y148        FDPE (Prop_AFF_SLICEL_C_Q)
                                                      0.114     5.444 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/reg_ce_reg/Q
                         net (fo=51, routed)          3.185     8.629    design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/ram/vid_ce
    SLICE_X26Y91         LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.137     8.766 r  design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/ram/mem_reg_bram_1_i_3/O
                         net (fo=17, routed)          0.854     9.620    design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/ram/wr_flag
    RAMB18_X0Y32         RAMB18E2                                     r  design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/ram/mem_reg_bram_1/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_ias1_vid_clk rise edge)
                                                      8.000     8.000 r  
    C1                                                0.000     8.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     8.305 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     8.345    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.345 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.459     9.804    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209    10.013 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=980, routed)         2.400    12.413    design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/ram/vid_clk
    RAMB18_X0Y32         RAMB18E2                                     r  design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/ram/mem_reg_bram_1/CLKARDCLK
                         clock pessimism              0.944    13.357    
                         clock uncertainty           -0.035    13.322    
    RAMB18_X0Y32         RAMB18E2 (Setup_RAMB18E2_L_RAMB180_CLKARDCLK_ENARDEN)
                                                     -0.462    12.860    design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/ram/mem_reg_bram_1
  -------------------------------------------------------------------
                         required time                         12.860    
                         arrival time                          -9.620    
  -------------------------------------------------------------------
                         slack                                  3.240    

Slack (MET) :             3.691ns  (required time - arrival time)
  Source:                 design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/reg_ce_reg/C
                            (rising edge-triggered cell FDPE clocked by mipi_rx_to_video_ias1_vid_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_ias1_vid_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mipi_rx_to_video_ias1_vid_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (mipi_rx_to_video_ias1_vid_clk rise@8.000ns - mipi_rx_to_video_ias1_vid_clk rise@0.000ns)
  Data Path Delay:        4.187ns  (logic 0.251ns (5.995%)  route 3.936ns (94.005%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.378ns = ( 12.378 - 8.000 ) 
    Source Clock Delay      (SCD):    5.330ns
    Clock Pessimism Removal (CPR):    0.944ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.464ns (routing 1.111ns, distribution 1.353ns)
  Clock Net Delay (Destination): 2.365ns (routing 1.023ns, distribution 1.342ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_ias1_vid_clk rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           2.187     2.623    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.243     2.866 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=980, routed)         2.464     5.330    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/clk_hs_byte
    SLICE_X22Y148        FDPE                                         r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/reg_ce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y148        FDPE (Prop_AFF_SLICEL_C_Q)
                                                      0.114     5.444 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/reg_ce_reg/Q
                         net (fo=51, routed)          3.185     8.629    design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/ram/vid_ce
    SLICE_X26Y91         LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.137     8.766 r  design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/ram/mem_reg_bram_1_i_3/O
                         net (fo=17, routed)          0.751     9.517    design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/wr_flag
    SLICE_X27Y89         FDCE                                         r  design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_ias1_vid_clk rise edge)
                                                      8.000     8.000 r  
    C1                                                0.000     8.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     8.305 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     8.345    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.345 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.459     9.804    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209    10.013 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=980, routed)         2.365    12.378    design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/vid_clk
    SLICE_X27Y89         FDCE                                         r  design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[7]/C
                         clock pessimism              0.944    13.322    
                         clock uncertainty           -0.035    13.287    
    SLICE_X27Y89         FDCE (Setup_HFF2_SLICEL_C_CE)
                                                     -0.079    13.208    design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[7]
  -------------------------------------------------------------------
                         required time                         13.208    
                         arrival time                          -9.517    
  -------------------------------------------------------------------
                         slack                                  3.691    

Slack (MET) :             3.691ns  (required time - arrival time)
  Source:                 design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/reg_ce_reg/C
                            (rising edge-triggered cell FDPE clocked by mipi_rx_to_video_ias1_vid_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_ias1_vid_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mipi_rx_to_video_ias1_vid_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (mipi_rx_to_video_ias1_vid_clk rise@8.000ns - mipi_rx_to_video_ias1_vid_clk rise@0.000ns)
  Data Path Delay:        4.187ns  (logic 0.251ns (5.995%)  route 3.936ns (94.005%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.378ns = ( 12.378 - 8.000 ) 
    Source Clock Delay      (SCD):    5.330ns
    Clock Pessimism Removal (CPR):    0.944ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.464ns (routing 1.111ns, distribution 1.353ns)
  Clock Net Delay (Destination): 2.365ns (routing 1.023ns, distribution 1.342ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_ias1_vid_clk rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           2.187     2.623    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.243     2.866 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=980, routed)         2.464     5.330    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/clk_hs_byte
    SLICE_X22Y148        FDPE                                         r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/reg_ce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y148        FDPE (Prop_AFF_SLICEL_C_Q)
                                                      0.114     5.444 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/reg_ce_reg/Q
                         net (fo=51, routed)          3.185     8.629    design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/ram/vid_ce
    SLICE_X26Y91         LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.137     8.766 r  design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/ram/mem_reg_bram_1_i_3/O
                         net (fo=17, routed)          0.751     9.517    design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/wr_flag
    SLICE_X27Y89         FDCE                                         r  design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_ias1_vid_clk rise edge)
                                                      8.000     8.000 r  
    C1                                                0.000     8.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     8.305 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     8.345    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.345 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.459     9.804    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209    10.013 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=980, routed)         2.365    12.378    design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/vid_clk
    SLICE_X27Y89         FDCE                                         r  design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[9]/C
                         clock pessimism              0.944    13.322    
                         clock uncertainty           -0.035    13.287    
    SLICE_X27Y89         FDCE (Setup_GFF2_SLICEL_C_CE)
                                                     -0.079    13.208    design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[9]
  -------------------------------------------------------------------
                         required time                         13.208    
                         arrival time                          -9.517    
  -------------------------------------------------------------------
                         slack                                  3.691    

Slack (MET) :             3.693ns  (required time - arrival time)
  Source:                 design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/reg_ce_reg/C
                            (rising edge-triggered cell FDPE clocked by mipi_rx_to_video_ias1_vid_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_ias1_vid_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mipi_rx_to_video_ias1_vid_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (mipi_rx_to_video_ias1_vid_clk rise@8.000ns - mipi_rx_to_video_ias1_vid_clk rise@0.000ns)
  Data Path Delay:        4.185ns  (logic 0.251ns (5.998%)  route 3.934ns (94.002%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.378ns = ( 12.378 - 8.000 ) 
    Source Clock Delay      (SCD):    5.330ns
    Clock Pessimism Removal (CPR):    0.944ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.464ns (routing 1.111ns, distribution 1.353ns)
  Clock Net Delay (Destination): 2.365ns (routing 1.023ns, distribution 1.342ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_ias1_vid_clk rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           2.187     2.623    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.243     2.866 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=980, routed)         2.464     5.330    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/clk_hs_byte
    SLICE_X22Y148        FDPE                                         r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/reg_ce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y148        FDPE (Prop_AFF_SLICEL_C_Q)
                                                      0.114     5.444 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/reg_ce_reg/Q
                         net (fo=51, routed)          3.185     8.629    design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/ram/vid_ce
    SLICE_X26Y91         LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.137     8.766 r  design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/ram/mem_reg_bram_1_i_3/O
                         net (fo=17, routed)          0.749     9.515    design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/wr_flag
    SLICE_X27Y89         FDCE                                         r  design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_ias1_vid_clk rise edge)
                                                      8.000     8.000 r  
    C1                                                0.000     8.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     8.305 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     8.345    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.345 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.459     9.804    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209    10.013 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=980, routed)         2.365    12.378    design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/vid_clk
    SLICE_X27Y89         FDCE                                         r  design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[10]/C
                         clock pessimism              0.944    13.322    
                         clock uncertainty           -0.035    13.287    
    SLICE_X27Y89         FDCE (Setup_FFF_SLICEL_C_CE)
                                                     -0.079    13.208    design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[10]
  -------------------------------------------------------------------
                         required time                         13.208    
                         arrival time                          -9.515    
  -------------------------------------------------------------------
                         slack                                  3.693    

Slack (MET) :             3.693ns  (required time - arrival time)
  Source:                 design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/reg_ce_reg/C
                            (rising edge-triggered cell FDPE clocked by mipi_rx_to_video_ias1_vid_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_ias1_vid_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mipi_rx_to_video_ias1_vid_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (mipi_rx_to_video_ias1_vid_clk rise@8.000ns - mipi_rx_to_video_ias1_vid_clk rise@0.000ns)
  Data Path Delay:        4.185ns  (logic 0.251ns (5.998%)  route 3.934ns (94.002%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.378ns = ( 12.378 - 8.000 ) 
    Source Clock Delay      (SCD):    5.330ns
    Clock Pessimism Removal (CPR):    0.944ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.464ns (routing 1.111ns, distribution 1.353ns)
  Clock Net Delay (Destination): 2.365ns (routing 1.023ns, distribution 1.342ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_ias1_vid_clk rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           2.187     2.623    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.243     2.866 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=980, routed)         2.464     5.330    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/clk_hs_byte
    SLICE_X22Y148        FDPE                                         r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/reg_ce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y148        FDPE (Prop_AFF_SLICEL_C_Q)
                                                      0.114     5.444 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/reg_ce_reg/Q
                         net (fo=51, routed)          3.185     8.629    design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/ram/vid_ce
    SLICE_X26Y91         LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.137     8.766 r  design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/ram/mem_reg_bram_1_i_3/O
                         net (fo=17, routed)          0.749     9.515    design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/wr_flag
    SLICE_X27Y89         FDCE                                         r  design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_ias1_vid_clk rise edge)
                                                      8.000     8.000 r  
    C1                                                0.000     8.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     8.305 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     8.345    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.345 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.459     9.804    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209    10.013 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=980, routed)         2.365    12.378    design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/vid_clk
    SLICE_X27Y89         FDCE                                         r  design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[6]/C
                         clock pessimism              0.944    13.322    
                         clock uncertainty           -0.035    13.287    
    SLICE_X27Y89         FDCE (Setup_HFF_SLICEL_C_CE)
                                                     -0.079    13.208    design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[6]
  -------------------------------------------------------------------
                         required time                         13.208    
                         arrival time                          -9.515    
  -------------------------------------------------------------------
                         slack                                  3.693    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/line_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_ias1_vid_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_height_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_ias1_vid_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mipi_rx_to_video_ias1_vid_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mipi_rx_to_video_ias1_vid_clk rise@0.000ns - mipi_rx_to_video_ias1_vid_clk rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.111ns (52.284%)  route 0.101ns (47.716%))
  Logic Levels:           0  
  Clock Path Skew:        0.095ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.487ns
    Source Clock Delay      (SCD):    4.395ns
    Clock Pessimism Removal (CPR):    0.997ns
  Clock Net Delay (Source):      2.382ns (routing 1.023ns, distribution 1.359ns)
  Clock Net Delay (Destination): 2.621ns (routing 1.111ns, distribution 1.510ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_ias1_vid_clk rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     0.305 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.345    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.459     1.804    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.013 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=980, routed)         2.382     4.395    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/clk_byte
    SLICE_X28Y112        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/line_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y112        FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.111     4.506 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/line_cnt_reg[3]/Q
                         net (fo=5, routed)           0.101     4.608    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/line_cnt_reg[3]
    SLICE_X27Y112        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_height_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_ias1_vid_clk rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           2.187     2.623    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.243     2.866 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=980, routed)         2.621     5.487    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/clk_byte
    SLICE_X27Y112        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_height_reg[3]/C
                         clock pessimism             -0.997     4.490    
    SLICE_X27Y112        FDCE (Hold_AFF2_SLICEL_C_D)
                                                      0.102     4.592    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_height_reg[3]
  -------------------------------------------------------------------
                         required time                         -4.592    
                         arrival time                           4.608    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_raw10_unpack/reg_pix_data_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_ias1_vid_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/reg_pix_data_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_ias1_vid_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mipi_rx_to_video_ias1_vid_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mipi_rx_to_video_ias1_vid_clk rise@0.000ns - mipi_rx_to_video_ias1_vid_clk rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.145ns (58.233%)  route 0.104ns (41.767%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.124ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.440ns
    Source Clock Delay      (SCD):    4.321ns
    Clock Pessimism Removal (CPR):    0.994ns
  Clock Net Delay (Source):      2.308ns (routing 1.023ns, distribution 1.285ns)
  Clock Net Delay (Destination): 2.574ns (routing 1.111ns, distribution 1.463ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_ias1_vid_clk rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     0.305 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.345    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.459     1.804    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.013 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=980, routed)         2.308     4.321    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_raw10_unpack/clk_hs_byte
    SLICE_X20Y181        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_raw10_unpack/reg_pix_data_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y181        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.112     4.433 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_raw10_unpack/reg_pix_data_reg[21]/Q
                         net (fo=1, routed)           0.075     4.508    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_raw10_unpack/raw10_pix_data[21]
    SLICE_X19Y181        LUT4 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.033     4.541 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_raw10_unpack/reg_pix_data[21]_i_1__0/O
                         net (fo=1, routed)           0.029     4.570    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_raw10_unpack_n_30
    SLICE_X19Y181        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/reg_pix_data_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_ias1_vid_clk rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           2.187     2.623    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.243     2.866 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=980, routed)         2.574     5.440    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/clk_hs_byte
    SLICE_X19Y181        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/reg_pix_data_reg[21]/C
                         clock pessimism             -0.994     4.446    
    SLICE_X19Y181        FDCE (Hold_DFF_SLICEL_C_D)
                                                      0.101     4.547    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/reg_pix_data_reg[21]
  -------------------------------------------------------------------
                         required time                         -4.547    
                         arrival time                           4.570    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/line_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_ias1_vid_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_height_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_ias1_vid_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mipi_rx_to_video_ias1_vid_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mipi_rx_to_video_ias1_vid_clk rise@0.000ns - mipi_rx_to_video_ias1_vid_clk rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.112ns (48.446%)  route 0.119ns (51.554%))
  Logic Levels:           0  
  Clock Path Skew:        0.101ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.493ns
    Source Clock Delay      (SCD):    4.395ns
    Clock Pessimism Removal (CPR):    0.997ns
  Clock Net Delay (Source):      2.382ns (routing 1.023ns, distribution 1.359ns)
  Clock Net Delay (Destination): 2.627ns (routing 1.111ns, distribution 1.516ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_ias1_vid_clk rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     0.305 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.345    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.459     1.804    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.013 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=980, routed)         2.382     4.395    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/clk_byte
    SLICE_X28Y112        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/line_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y112        FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.112     4.507 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/line_cnt_reg[4]/Q
                         net (fo=4, routed)           0.119     4.626    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/line_cnt_reg[4]
    SLICE_X27Y112        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_height_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_ias1_vid_clk rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           2.187     2.623    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.243     2.866 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=980, routed)         2.627     5.493    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/clk_byte
    SLICE_X27Y112        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_height_reg[4]/C
                         clock pessimism             -0.997     4.496    
    SLICE_X27Y112        FDCE (Hold_FFF_SLICEL_C_D)
                                                      0.101     4.597    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_height_reg[4]
  -------------------------------------------------------------------
                         required time                         -4.597    
                         arrival time                           4.626    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/line_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_ias1_vid_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_height_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_ias1_vid_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mipi_rx_to_video_ias1_vid_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mipi_rx_to_video_ias1_vid_clk rise@0.000ns - mipi_rx_to_video_ias1_vid_clk rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.112ns (49.330%)  route 0.115ns (50.670%))
  Logic Levels:           0  
  Clock Path Skew:        0.095ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.487ns
    Source Clock Delay      (SCD):    4.395ns
    Clock Pessimism Removal (CPR):    0.997ns
  Clock Net Delay (Source):      2.382ns (routing 1.023ns, distribution 1.359ns)
  Clock Net Delay (Destination): 2.621ns (routing 1.111ns, distribution 1.510ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_ias1_vid_clk rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     0.305 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.345    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.459     1.804    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.013 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=980, routed)         2.382     4.395    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/clk_byte
    SLICE_X28Y112        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/line_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y112        FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.112     4.507 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/line_cnt_reg[1]/Q
                         net (fo=7, routed)           0.115     4.622    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/line_cnt_reg[1]
    SLICE_X27Y112        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_height_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_ias1_vid_clk rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           2.187     2.623    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.243     2.866 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=980, routed)         2.621     5.487    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/clk_byte
    SLICE_X27Y112        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_height_reg[1]/C
                         clock pessimism             -0.997     4.490    
    SLICE_X27Y112        FDCE (Hold_AFF_SLICEL_C_D)
                                                      0.101     4.591    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_height_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.591    
                         arrival time                           4.622    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/reg_pix_data_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_ias1_vid_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/reg_pix_data_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_ias1_vid_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mipi_rx_to_video_ias1_vid_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mipi_rx_to_video_ias1_vid_clk rise@0.000ns - mipi_rx_to_video_ias1_vid_clk rise@0.000ns)
  Data Path Delay:        0.215ns  (logic 0.112ns (52.093%)  route 0.103ns (47.907%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.431ns
    Source Clock Delay      (SCD):    4.321ns
    Clock Pessimism Removal (CPR):    1.065ns
  Clock Net Delay (Source):      2.308ns (routing 1.023ns, distribution 1.285ns)
  Clock Net Delay (Destination): 2.565ns (routing 1.111ns, distribution 1.454ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_ias1_vid_clk rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     0.305 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.345    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.459     1.804    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.013 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=980, routed)         2.308     4.321    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/clk_hs_byte
    SLICE_X19Y182        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/reg_pix_data_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y182        FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.112     4.433 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/reg_pix_data_reg[18]/Q
                         net (fo=1, routed)           0.103     4.536    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/reg_pix_data_reg[39]_1[18]
    SLICE_X19Y182        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/reg_pix_data_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_ias1_vid_clk rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           2.187     2.623    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.243     2.866 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=980, routed)         2.565     5.431    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/clk_hs_byte
    SLICE_X19Y182        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/reg_pix_data_reg[18]/C
                         clock pessimism             -1.065     4.366    
    SLICE_X19Y182        FDCE (Hold_EFF2_SLICEL_C_D)
                                                      0.102     4.468    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/reg_pix_data_reg[18]
  -------------------------------------------------------------------
                         required time                         -4.468    
                         arrival time                           4.536    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/reg_pix_di_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_ias1_vid_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/reg_pix_di_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_ias1_vid_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mipi_rx_to_video_ias1_vid_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mipi_rx_to_video_ias1_vid_clk rise@0.000ns - mipi_rx_to_video_ias1_vid_clk rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.111ns (43.023%)  route 0.147ns (56.977%))
  Logic Levels:           0  
  Clock Path Skew:        0.086ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.348ns
    Source Clock Delay      (SCD):    4.321ns
    Clock Pessimism Removal (CPR):    0.941ns
  Clock Net Delay (Source):      2.308ns (routing 1.023ns, distribution 1.285ns)
  Clock Net Delay (Destination): 2.482ns (routing 1.111ns, distribution 1.371ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_ias1_vid_clk rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     0.305 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.345    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.459     1.804    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.013 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=980, routed)         2.308     4.321    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/clk_hs_byte
    SLICE_X20Y180        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/reg_pix_di_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y180        FDCE (Prop_FFF_SLICEM_C_Q)
                                                      0.111     4.432 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/reg_pix_di_reg[3]/Q
                         net (fo=1, routed)           0.147     4.579    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/reg_pix_di_reg[7]_0[3]
    SLICE_X20Y175        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/reg_pix_di_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_ias1_vid_clk rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           2.187     2.623    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.243     2.866 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=980, routed)         2.482     5.348    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/clk_hs_byte
    SLICE_X20Y175        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/reg_pix_di_reg[3]/C
                         clock pessimism             -0.941     4.407    
    SLICE_X20Y175        FDCE (Hold_GFF2_SLICEM_C_D)
                                                      0.102     4.509    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/reg_pix_di_reg[3]
  -------------------------------------------------------------------
                         required time                         -4.509    
                         arrival time                           4.579    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_raw10_unpack/last_size_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_ias1_vid_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_raw10_unpack/pixel_data_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_ias1_vid_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mipi_rx_to_video_ias1_vid_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mipi_rx_to_video_ias1_vid_clk rise@0.000ns - mipi_rx_to_video_ias1_vid_clk rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.163ns (52.926%)  route 0.145ns (47.074%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.137ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.447ns
    Source Clock Delay      (SCD):    4.315ns
    Clock Pessimism Removal (CPR):    0.994ns
  Clock Net Delay (Source):      2.302ns (routing 1.023ns, distribution 1.279ns)
  Clock Net Delay (Destination): 2.581ns (routing 1.111ns, distribution 1.470ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_ias1_vid_clk rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     0.305 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.345    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.459     1.804    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.013 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=980, routed)         2.302     4.315    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_raw10_unpack/clk_hs_byte
    SLICE_X17Y184        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_raw10_unpack/last_size_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y184        FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.112     4.427 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_raw10_unpack/last_size_reg[2]/Q
                         net (fo=56, routed)          0.097     4.524    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_raw10_unpack/last_size_reg[2]
    SLICE_X18Y184        LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.051     4.575 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_raw10_unpack/pixel_data[2]_i_1/O
                         net (fo=1, routed)           0.048     4.623    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_raw10_unpack/pixel_data[2]_i_1_n_0
    SLICE_X18Y184        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_raw10_unpack/pixel_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_ias1_vid_clk rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           2.187     2.623    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.243     2.866 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=980, routed)         2.581     5.447    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_raw10_unpack/clk_hs_byte
    SLICE_X18Y184        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_raw10_unpack/pixel_data_reg[2]/C
                         clock pessimism             -0.994     4.453    
    SLICE_X18Y184        FDCE (Hold_DFF_SLICEM_C_D)
                                                      0.100     4.553    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_raw10_unpack/pixel_data_reg[2]
  -------------------------------------------------------------------
                         required time                         -4.553    
                         arrival time                           4.623    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/lane_buf_reg[3][1]/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_ias1_vid_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/lane_buf_reg[4][1]/D
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_ias1_vid_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mipi_rx_to_video_ias1_vid_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mipi_rx_to_video_ias1_vid_clk rise@0.000ns - mipi_rx_to_video_ias1_vid_clk rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.160ns (65.762%)  route 0.083ns (34.238%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.435ns
    Source Clock Delay      (SCD):    4.309ns
    Clock Pessimism Removal (CPR):    1.056ns
  Clock Net Delay (Source):      2.296ns (routing 1.023ns, distribution 1.273ns)
  Clock Net Delay (Destination): 2.569ns (routing 1.111ns, distribution 1.458ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_ias1_vid_clk rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     0.305 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.345    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.459     1.804    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.013 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=980, routed)         2.296     4.309    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/clk_hs_byte
    SLICE_X19Y195        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/lane_buf_reg[3][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y195        FDCE (Prop_BFF2_SLICEL_C_Q)
                                                      0.113     4.422 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/lane_buf_reg[3][1]/Q
                         net (fo=2, routed)           0.072     4.495    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/lane_buf_reg[3]_4[1]
    SLICE_X19Y194        LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.047     4.542 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/lane_buf[4][1]_i_1/O
                         net (fo=1, routed)           0.011     4.553    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/lane_buf[4][1]_i_1_n_0
    SLICE_X19Y194        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/lane_buf_reg[4][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_ias1_vid_clk rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           2.187     2.623    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.243     2.866 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=980, routed)         2.569     5.435    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/clk_hs_byte
    SLICE_X19Y194        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/lane_buf_reg[4][1]/C
                         clock pessimism             -1.056     4.379    
    SLICE_X19Y194        FDCE (Hold_DFF2_SLICEL_C_D)
                                                      0.102     4.481    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/lane_buf_reg[4][1]
  -------------------------------------------------------------------
                         required time                         -4.481    
                         arrival time                           4.553    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/pix_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_ias1_vid_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_width_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_ias1_vid_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mipi_rx_to_video_ias1_vid_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mipi_rx_to_video_ias1_vid_clk rise@0.000ns - mipi_rx_to_video_ias1_vid_clk rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.113ns (50.615%)  route 0.110ns (49.385%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.484ns
    Source Clock Delay      (SCD):    4.381ns
    Clock Pessimism Removal (CPR):    1.052ns
  Clock Net Delay (Source):      2.368ns (routing 1.023ns, distribution 1.345ns)
  Clock Net Delay (Destination): 2.618ns (routing 1.111ns, distribution 1.507ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_ias1_vid_clk rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     0.305 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.345    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.459     1.804    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.013 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=980, routed)         2.368     4.381    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/clk_byte
    SLICE_X26Y111        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/pix_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y111        FDCE (Prop_BFF2_SLICEL_C_Q)
                                                      0.113     4.494 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/pix_cnt_reg[0]/Q
                         net (fo=8, routed)           0.110     4.605    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/pix_cnt_reg[0]
    SLICE_X26Y112        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_width_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_ias1_vid_clk rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           2.187     2.623    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.243     2.866 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=980, routed)         2.618     5.484    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/clk_byte
    SLICE_X26Y112        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_width_reg[2]/C
                         clock pessimism             -1.052     4.432    
    SLICE_X26Y112        FDCE (Hold_EFF_SLICEL_C_D)
                                                      0.101     4.533    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_width_reg[2]
  -------------------------------------------------------------------
                         required time                         -4.533    
                         arrival time                           4.605    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_ias1_vid_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/ram/mem_reg_bram_1/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E2 clocked by mipi_rx_to_video_ias1_vid_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mipi_rx_to_video_ias1_vid_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mipi_rx_to_video_ias1_vid_clk rise@0.000ns - mipi_rx_to_video_ias1_vid_clk rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.084ns (41.859%)  route 0.117ns (58.141%))
  Logic Levels:           0  
  Clock Path Skew:        0.122ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.632ns
    Source Clock Delay      (SCD):    2.674ns
    Clock Pessimism Removal (CPR):    0.837ns
  Clock Net Delay (Source):      1.443ns (routing 0.626ns, distribution 0.817ns)
  Clock Net Delay (Destination): 1.643ns (routing 0.680ns, distribution 0.963ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_ias1_vid_clk rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.186     0.186 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.226    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.226 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.885     1.111    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     1.231 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=980, routed)         1.443     2.674    design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/vid_clk
    SLICE_X26Y85         FDCE                                         r  design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y85         FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.084     2.758 r  design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[3]/Q
                         net (fo=10, routed)          0.117     2.875    design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/ram/waddr_reg[3]
    RAMB18_X0Y32         RAMB18E2                                     r  design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/ram/mem_reg_bram_1/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_ias1_vid_clk rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.285 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.335    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.335 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.518     1.853    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     1.989 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=980, routed)         1.643     3.632    design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/ram/vid_clk
    RAMB18_X0Y32         RAMB18E2                                     r  design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/ram/mem_reg_bram_1/CLKARDCLK
                         clock pessimism             -0.837     2.796    
    RAMB18_X0Y32         RAMB18E2 (Hold_RAMB18E2_L_RAMB180_CLKARDCLK_ADDRARDADDR[7])
                                                      0.007     2.803    design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/ram/mem_reg_bram_1
  -------------------------------------------------------------------
                         required time                         -2.803    
                         arrival time                           2.875    
  -------------------------------------------------------------------
                         slack                                  0.072    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mipi_rx_to_video_ias1_vid_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location               Pin
Min Period        n/a     ISERDESE3/CLKDIV    n/a            3.200         8.000       4.800      BITSLICE_RX_TX_X0Y171  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/u_ISERDESE3/CLKDIV
Min Period        n/a     ISERDESE3/CLKDIV    n/a            3.200         8.000       4.800      BITSLICE_RX_TX_X0Y173  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/u_ISERDESE3/CLKDIV
Min Period        n/a     ISERDESE3/CLKDIV    n/a            3.200         8.000       4.800      BITSLICE_RX_TX_X0Y175  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[2].u_dphy_rx_to_byte/u_ISERDESE3/CLKDIV
Min Period        n/a     ISERDESE3/CLKDIV    n/a            3.200         8.000       4.800      BITSLICE_RX_TX_X0Y177  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[3].u_dphy_rx_to_byte/u_ISERDESE3/CLKDIV
Min Period        n/a     IDELAYE3/CLK        n/a            3.195         8.000       4.805      BITSLICE_RX_TX_X0Y171  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/u_IDELAYE3/CLK
Min Period        n/a     IDELAYE3/CLK        n/a            3.195         8.000       4.805      BITSLICE_RX_TX_X0Y173  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/u_IDELAYE3/CLK
Min Period        n/a     IDELAYE3/CLK        n/a            3.195         8.000       4.805      BITSLICE_RX_TX_X0Y175  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[2].u_dphy_rx_to_byte/u_IDELAYE3/CLK
Min Period        n/a     IDELAYE3/CLK        n/a            3.195         8.000       4.805      BITSLICE_RX_TX_X0Y177  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[3].u_dphy_rx_to_byte/u_IDELAYE3/CLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.709         8.000       6.291      RAMB36_X0Y15           design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/ram/mem_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.709         8.000       6.291      RAMB18_X0Y32           design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/ram/mem_reg_bram_1/CLKARDCLK
Low Pulse Width   Slow    ISERDESE3/CLKDIV    n/a            1.440         4.000       2.560      BITSLICE_RX_TX_X0Y171  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/u_ISERDESE3/CLKDIV
Low Pulse Width   Fast    ISERDESE3/CLKDIV    n/a            1.440         4.000       2.560      BITSLICE_RX_TX_X0Y171  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/u_ISERDESE3/CLKDIV
Low Pulse Width   Slow    ISERDESE3/CLKDIV    n/a            1.440         4.000       2.560      BITSLICE_RX_TX_X0Y173  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/u_ISERDESE3/CLKDIV
Low Pulse Width   Fast    ISERDESE3/CLKDIV    n/a            1.440         4.000       2.560      BITSLICE_RX_TX_X0Y173  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/u_ISERDESE3/CLKDIV
Low Pulse Width   Slow    ISERDESE3/CLKDIV    n/a            1.440         4.000       2.560      BITSLICE_RX_TX_X0Y175  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[2].u_dphy_rx_to_byte/u_ISERDESE3/CLKDIV
Low Pulse Width   Fast    ISERDESE3/CLKDIV    n/a            1.440         4.000       2.560      BITSLICE_RX_TX_X0Y175  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[2].u_dphy_rx_to_byte/u_ISERDESE3/CLKDIV
Low Pulse Width   Slow    ISERDESE3/CLKDIV    n/a            1.440         4.000       2.560      BITSLICE_RX_TX_X0Y177  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[3].u_dphy_rx_to_byte/u_ISERDESE3/CLKDIV
Low Pulse Width   Fast    ISERDESE3/CLKDIV    n/a            1.440         4.000       2.560      BITSLICE_RX_TX_X0Y177  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[3].u_dphy_rx_to_byte/u_ISERDESE3/CLKDIV
Low Pulse Width   Slow    IDELAYE3/CLK        n/a            1.438         4.000       2.562      BITSLICE_RX_TX_X0Y171  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/u_IDELAYE3/CLK
Low Pulse Width   Fast    IDELAYE3/CLK        n/a            1.438         4.000       2.562      BITSLICE_RX_TX_X0Y171  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/u_IDELAYE3/CLK
High Pulse Width  Slow    ISERDESE3/CLKDIV    n/a            1.440         4.000       2.560      BITSLICE_RX_TX_X0Y171  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/u_ISERDESE3/CLKDIV
High Pulse Width  Fast    ISERDESE3/CLKDIV    n/a            1.440         4.000       2.560      BITSLICE_RX_TX_X0Y171  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/u_ISERDESE3/CLKDIV
High Pulse Width  Slow    ISERDESE3/CLKDIV    n/a            1.440         4.000       2.560      BITSLICE_RX_TX_X0Y173  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/u_ISERDESE3/CLKDIV
High Pulse Width  Fast    ISERDESE3/CLKDIV    n/a            1.440         4.000       2.560      BITSLICE_RX_TX_X0Y173  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/u_ISERDESE3/CLKDIV
High Pulse Width  Slow    ISERDESE3/CLKDIV    n/a            1.440         4.000       2.560      BITSLICE_RX_TX_X0Y175  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[2].u_dphy_rx_to_byte/u_ISERDESE3/CLKDIV
High Pulse Width  Fast    ISERDESE3/CLKDIV    n/a            1.440         4.000       2.560      BITSLICE_RX_TX_X0Y175  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[2].u_dphy_rx_to_byte/u_ISERDESE3/CLKDIV
High Pulse Width  Slow    ISERDESE3/CLKDIV    n/a            1.440         4.000       2.560      BITSLICE_RX_TX_X0Y177  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[3].u_dphy_rx_to_byte/u_ISERDESE3/CLKDIV
High Pulse Width  Fast    ISERDESE3/CLKDIV    n/a            1.440         4.000       2.560      BITSLICE_RX_TX_X0Y177  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[3].u_dphy_rx_to_byte/u_ISERDESE3/CLKDIV
High Pulse Width  Slow    IDELAYE3/CLK        n/a            1.438         4.000       2.562      BITSLICE_RX_TX_X0Y171  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/u_IDELAYE3/CLK
High Pulse Width  Fast    IDELAYE3/CLK        n/a            1.438         4.000       2.562      BITSLICE_RX_TX_X0Y171  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/u_IDELAYE3/CLK



---------------------------------------------------------------------------------------------------
From Clock:  mipi_rpi_clk_bit
  To Clock:  mipi_rpi_clk_bit

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.280ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mipi_rpi_clk_bit
Waveform(ns):       { 0.000 1.000 }
Period(ns):         2.000
Sources:            { mipi_rx_rpi_clk_p }

Check Type        Corner  Lib Pin          Reference Pin    Required(ns)  Actual(ns)  Slack(ns)  Location               Pin
Min Period        n/a     ISERDESE3/CLK    n/a              1.600         2.000       0.400      BITSLICE_RX_TX_X0Y184  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/u_ISERDESE3/CLK
Min Period        n/a     ISERDESE3/CLK_B  n/a              1.600         2.000       0.400      BITSLICE_RX_TX_X0Y184  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/u_ISERDESE3/CLK_B
Min Period        n/a     ISERDESE3/CLK    n/a              1.600         2.000       0.400      BITSLICE_RX_TX_X0Y186  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/u_ISERDESE3/CLK
Min Period        n/a     ISERDESE3/CLK_B  n/a              1.600         2.000       0.400      BITSLICE_RX_TX_X0Y186  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/u_ISERDESE3/CLK_B
Min Period        n/a     BUFGCE_DIV/I     n/a              1.379         2.000       0.621      BUFGCE_DIV_X0Y15       design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV1/I
Min Period        n/a     BUFGCE_DIV/I     n/a              1.071         2.000       0.929      BUFGCE_DIV_X0Y13       design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/I
Low Pulse Width   Slow    ISERDESE3/CLK    n/a              0.720         1.000       0.280      BITSLICE_RX_TX_X0Y184  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/u_ISERDESE3/CLK
Low Pulse Width   Fast    ISERDESE3/CLK    n/a              0.720         1.000       0.280      BITSLICE_RX_TX_X0Y184  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/u_ISERDESE3/CLK
Low Pulse Width   Slow    ISERDESE3/CLK_B  n/a              0.720         1.000       0.280      BITSLICE_RX_TX_X0Y184  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/u_ISERDESE3/CLK_B
Low Pulse Width   Fast    ISERDESE3/CLK_B  n/a              0.720         1.000       0.280      BITSLICE_RX_TX_X0Y184  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/u_ISERDESE3/CLK_B
Low Pulse Width   Slow    ISERDESE3/CLK    n/a              0.720         1.000       0.280      BITSLICE_RX_TX_X0Y186  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/u_ISERDESE3/CLK
Low Pulse Width   Fast    ISERDESE3/CLK    n/a              0.720         1.000       0.280      BITSLICE_RX_TX_X0Y186  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/u_ISERDESE3/CLK
Low Pulse Width   Slow    ISERDESE3/CLK_B  n/a              0.720         1.000       0.280      BITSLICE_RX_TX_X0Y186  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/u_ISERDESE3/CLK_B
Low Pulse Width   Fast    ISERDESE3/CLK_B  n/a              0.720         1.000       0.280      BITSLICE_RX_TX_X0Y186  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/u_ISERDESE3/CLK_B
High Pulse Width  Slow    ISERDESE3/CLK    n/a              0.720         1.000       0.280      BITSLICE_RX_TX_X0Y184  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/u_ISERDESE3/CLK
High Pulse Width  Fast    ISERDESE3/CLK    n/a              0.720         1.000       0.280      BITSLICE_RX_TX_X0Y184  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/u_ISERDESE3/CLK
High Pulse Width  Slow    ISERDESE3/CLK_B  n/a              0.720         1.000       0.280      BITSLICE_RX_TX_X0Y184  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/u_ISERDESE3/CLK_B
High Pulse Width  Fast    ISERDESE3/CLK_B  n/a              0.720         1.000       0.280      BITSLICE_RX_TX_X0Y184  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/u_ISERDESE3/CLK_B
High Pulse Width  Slow    ISERDESE3/CLK    n/a              0.720         1.000       0.280      BITSLICE_RX_TX_X0Y186  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/u_ISERDESE3/CLK
High Pulse Width  Fast    ISERDESE3/CLK    n/a              0.720         1.000       0.280      BITSLICE_RX_TX_X0Y186  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/u_ISERDESE3/CLK
High Pulse Width  Slow    ISERDESE3/CLK_B  n/a              0.720         1.000       0.280      BITSLICE_RX_TX_X0Y186  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/u_ISERDESE3/CLK_B
High Pulse Width  Fast    ISERDESE3/CLK_B  n/a              0.720         1.000       0.280      BITSLICE_RX_TX_X0Y186  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/u_ISERDESE3/CLK_B
Max Skew          Slow    ISERDESE3/CLK_B  ISERDESE3/CLK    0.625         0.062       0.563      BITSLICE_RX_TX_X0Y186  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/u_ISERDESE3/CLK_B
Max Skew          Slow    ISERDESE3/CLK    ISERDESE3/CLK_B  0.625         0.061       0.564      BITSLICE_RX_TX_X0Y184  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/u_ISERDESE3/CLK
Max Skew          Slow    ISERDESE3/CLK_B  ISERDESE3/CLK    0.625         0.060       0.565      BITSLICE_RX_TX_X0Y184  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/u_ISERDESE3/CLK_B
Max Skew          Slow    ISERDESE3/CLK    ISERDESE3/CLK_B  0.625         0.056       0.569      BITSLICE_RX_TX_X0Y186  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/u_ISERDESE3/CLK
Max Skew          Fast    ISERDESE3/CLK    ISERDESE3/CLK_B  0.625         0.039       0.586      BITSLICE_RX_TX_X0Y184  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/u_ISERDESE3/CLK
Max Skew          Fast    ISERDESE3/CLK_B  ISERDESE3/CLK    0.625         0.038       0.587      BITSLICE_RX_TX_X0Y186  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/u_ISERDESE3/CLK_B
Max Skew          Fast    ISERDESE3/CLK_B  ISERDESE3/CLK    0.625         0.036       0.589      BITSLICE_RX_TX_X0Y184  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/u_ISERDESE3/CLK_B
Max Skew          Fast    ISERDESE3/CLK    ISERDESE3/CLK_B  0.625         0.033       0.592      BITSLICE_RX_TX_X0Y186  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/u_ISERDESE3/CLK



---------------------------------------------------------------------------------------------------
From Clock:  mipi_rx_to_video_rpi_vid_clk_1
  To Clock:  mipi_rx_to_video_rpi_vid_clk_1

Setup :            0  Failing Endpoints,  Worst Slack        4.136ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.016ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.560ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.136ns  (required time - arrival time)
  Source:                 design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/u_ISERDESE3/FIFO_RD_CLK
                            (rising edge-triggered cell ISERDESE3 clocked by mipi_rx_to_video_rpi_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/data_byte_aligned_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_rpi_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mipi_rx_to_video_rpi_vid_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (mipi_rx_to_video_rpi_vid_clk_1 rise@8.000ns - mipi_rx_to_video_rpi_vid_clk_1 rise@0.000ns)
  Data Path Delay:        3.384ns  (logic 1.331ns (39.335%)  route 2.053ns (60.665%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.365ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.419ns = ( 11.419 - 8.000 ) 
    Source Clock Delay      (SCD):    4.174ns
    Clock Pessimism Removal (CPR):    0.390ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.034ns (routing 1.341ns, distribution 1.693ns)
  Clock Net Delay (Destination): 2.504ns (routing 1.233ns, distribution 1.271ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_rpi_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.461     0.897    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.243     1.140 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         3.034     4.174    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/clk_hs_byte
    BITSLICE_RX_TX_X0Y186
                         ISERDESE3                                    r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/u_ISERDESE3/FIFO_RD_CLK
  -------------------------------------------------------------------    -------------------
    BITSLICE_RX_TX_X0Y186
                         ISERDESE3 (Prop_ISERDES_BITSLICE_COMPONENT_RX_TX_FIFO_RD_CLK_Q[1])
                                                      0.683     4.857 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/u_ISERDESE3/Q[1]
                         net (fo=13, routed)          1.343     6.200    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/Q[1]
    SLICE_X18Y215        LUT4 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.225     6.425 f  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/align_offset[2]_i_10__0/O
                         net (fo=1, routed)           0.055     6.480    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/align_offset[2]_i_10__0_n_0
    SLICE_X18Y215        LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.152     6.632 f  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/align_offset[2]_i_5__0/O
                         net (fo=6, routed)           0.112     6.744    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/align_offset_reg[1]
    SLICE_X18Y214        LUT4 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.135     6.879 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/align_offset[2]_i_3__0/O
                         net (fo=4, routed)           0.113     6.992    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/align_offset[2]_i_3__0_n_0
    SLICE_X18Y216        LUT3 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.136     7.128 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/data_byte_aligned[7]_i_1__0/O
                         net (fo=8, routed)           0.430     7.558    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/data_byte_aligned_reg[0]_5[0]
    SLICE_X18Y214        FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/data_byte_aligned_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_rpi_vid_clk_1 rise edge)
                                                      8.000     8.000 r  
    D7                                                0.000     8.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     8.305 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     8.345    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.345 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.361     8.706    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     8.915 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         2.504    11.419    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/clk_hs_byte
    SLICE_X18Y214        FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/data_byte_aligned_reg[2]/C
                         clock pessimism              0.390    11.809    
                         clock uncertainty           -0.035    11.774    
    SLICE_X18Y214        FDCE (Setup_BFF_SLICEM_C_CE)
                                                     -0.080    11.694    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/data_byte_aligned_reg[2]
  -------------------------------------------------------------------
                         required time                         11.694    
                         arrival time                          -7.558    
  -------------------------------------------------------------------
                         slack                                  4.136    

Slack (MET) :             4.136ns  (required time - arrival time)
  Source:                 design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/u_ISERDESE3/FIFO_RD_CLK
                            (rising edge-triggered cell ISERDESE3 clocked by mipi_rx_to_video_rpi_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/data_byte_aligned_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_rpi_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mipi_rx_to_video_rpi_vid_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (mipi_rx_to_video_rpi_vid_clk_1 rise@8.000ns - mipi_rx_to_video_rpi_vid_clk_1 rise@0.000ns)
  Data Path Delay:        3.385ns  (logic 1.331ns (39.323%)  route 2.054ns (60.677%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.365ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.419ns = ( 11.419 - 8.000 ) 
    Source Clock Delay      (SCD):    4.174ns
    Clock Pessimism Removal (CPR):    0.390ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.034ns (routing 1.341ns, distribution 1.693ns)
  Clock Net Delay (Destination): 2.504ns (routing 1.233ns, distribution 1.271ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_rpi_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.461     0.897    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.243     1.140 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         3.034     4.174    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/clk_hs_byte
    BITSLICE_RX_TX_X0Y186
                         ISERDESE3                                    r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/u_ISERDESE3/FIFO_RD_CLK
  -------------------------------------------------------------------    -------------------
    BITSLICE_RX_TX_X0Y186
                         ISERDESE3 (Prop_ISERDES_BITSLICE_COMPONENT_RX_TX_FIFO_RD_CLK_Q[1])
                                                      0.683     4.857 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/u_ISERDESE3/Q[1]
                         net (fo=13, routed)          1.343     6.200    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/Q[1]
    SLICE_X18Y215        LUT4 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.225     6.425 f  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/align_offset[2]_i_10__0/O
                         net (fo=1, routed)           0.055     6.480    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/align_offset[2]_i_10__0_n_0
    SLICE_X18Y215        LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.152     6.632 f  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/align_offset[2]_i_5__0/O
                         net (fo=6, routed)           0.112     6.744    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/align_offset_reg[1]
    SLICE_X18Y214        LUT4 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.135     6.879 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/align_offset[2]_i_3__0/O
                         net (fo=4, routed)           0.113     6.992    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/align_offset[2]_i_3__0_n_0
    SLICE_X18Y216        LUT3 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.136     7.128 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/data_byte_aligned[7]_i_1__0/O
                         net (fo=8, routed)           0.431     7.559    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/data_byte_aligned_reg[0]_5[0]
    SLICE_X18Y214        FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/data_byte_aligned_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_rpi_vid_clk_1 rise edge)
                                                      8.000     8.000 r  
    D7                                                0.000     8.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     8.305 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     8.345    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.345 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.361     8.706    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     8.915 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         2.504    11.419    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/clk_hs_byte
    SLICE_X18Y214        FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/data_byte_aligned_reg[4]/C
                         clock pessimism              0.390    11.809    
                         clock uncertainty           -0.035    11.774    
    SLICE_X18Y214        FDCE (Setup_BFF2_SLICEM_C_CE)
                                                     -0.079    11.695    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/data_byte_aligned_reg[4]
  -------------------------------------------------------------------
                         required time                         11.695    
                         arrival time                          -7.559    
  -------------------------------------------------------------------
                         slack                                  4.136    

Slack (MET) :             4.136ns  (required time - arrival time)
  Source:                 design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/u_ISERDESE3/FIFO_RD_CLK
                            (rising edge-triggered cell ISERDESE3 clocked by mipi_rx_to_video_rpi_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/data_byte_aligned_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_rpi_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mipi_rx_to_video_rpi_vid_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (mipi_rx_to_video_rpi_vid_clk_1 rise@8.000ns - mipi_rx_to_video_rpi_vid_clk_1 rise@0.000ns)
  Data Path Delay:        3.384ns  (logic 1.331ns (39.335%)  route 2.053ns (60.665%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.365ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.419ns = ( 11.419 - 8.000 ) 
    Source Clock Delay      (SCD):    4.174ns
    Clock Pessimism Removal (CPR):    0.390ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.034ns (routing 1.341ns, distribution 1.693ns)
  Clock Net Delay (Destination): 2.504ns (routing 1.233ns, distribution 1.271ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_rpi_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.461     0.897    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.243     1.140 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         3.034     4.174    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/clk_hs_byte
    BITSLICE_RX_TX_X0Y186
                         ISERDESE3                                    r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/u_ISERDESE3/FIFO_RD_CLK
  -------------------------------------------------------------------    -------------------
    BITSLICE_RX_TX_X0Y186
                         ISERDESE3 (Prop_ISERDES_BITSLICE_COMPONENT_RX_TX_FIFO_RD_CLK_Q[1])
                                                      0.683     4.857 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/u_ISERDESE3/Q[1]
                         net (fo=13, routed)          1.343     6.200    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/Q[1]
    SLICE_X18Y215        LUT4 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.225     6.425 f  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/align_offset[2]_i_10__0/O
                         net (fo=1, routed)           0.055     6.480    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/align_offset[2]_i_10__0_n_0
    SLICE_X18Y215        LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.152     6.632 f  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/align_offset[2]_i_5__0/O
                         net (fo=6, routed)           0.112     6.744    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/align_offset_reg[1]
    SLICE_X18Y214        LUT4 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.135     6.879 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/align_offset[2]_i_3__0/O
                         net (fo=4, routed)           0.113     6.992    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/align_offset[2]_i_3__0_n_0
    SLICE_X18Y216        LUT3 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.136     7.128 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/data_byte_aligned[7]_i_1__0/O
                         net (fo=8, routed)           0.430     7.558    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/data_byte_aligned_reg[0]_5[0]
    SLICE_X18Y214        FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/data_byte_aligned_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_rpi_vid_clk_1 rise edge)
                                                      8.000     8.000 r  
    D7                                                0.000     8.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     8.305 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     8.345    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.345 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.361     8.706    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     8.915 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         2.504    11.419    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/clk_hs_byte
    SLICE_X18Y214        FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/data_byte_aligned_reg[5]/C
                         clock pessimism              0.390    11.809    
                         clock uncertainty           -0.035    11.774    
    SLICE_X18Y214        FDCE (Setup_AFF_SLICEM_C_CE)
                                                     -0.080    11.694    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/data_byte_aligned_reg[5]
  -------------------------------------------------------------------
                         required time                         11.694    
                         arrival time                          -7.558    
  -------------------------------------------------------------------
                         slack                                  4.136    

Slack (MET) :             4.136ns  (required time - arrival time)
  Source:                 design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/u_ISERDESE3/FIFO_RD_CLK
                            (rising edge-triggered cell ISERDESE3 clocked by mipi_rx_to_video_rpi_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/data_byte_aligned_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_rpi_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mipi_rx_to_video_rpi_vid_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (mipi_rx_to_video_rpi_vid_clk_1 rise@8.000ns - mipi_rx_to_video_rpi_vid_clk_1 rise@0.000ns)
  Data Path Delay:        3.385ns  (logic 1.331ns (39.323%)  route 2.054ns (60.677%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.365ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.419ns = ( 11.419 - 8.000 ) 
    Source Clock Delay      (SCD):    4.174ns
    Clock Pessimism Removal (CPR):    0.390ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.034ns (routing 1.341ns, distribution 1.693ns)
  Clock Net Delay (Destination): 2.504ns (routing 1.233ns, distribution 1.271ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_rpi_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.461     0.897    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.243     1.140 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         3.034     4.174    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/clk_hs_byte
    BITSLICE_RX_TX_X0Y186
                         ISERDESE3                                    r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/u_ISERDESE3/FIFO_RD_CLK
  -------------------------------------------------------------------    -------------------
    BITSLICE_RX_TX_X0Y186
                         ISERDESE3 (Prop_ISERDES_BITSLICE_COMPONENT_RX_TX_FIFO_RD_CLK_Q[1])
                                                      0.683     4.857 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/u_ISERDESE3/Q[1]
                         net (fo=13, routed)          1.343     6.200    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/Q[1]
    SLICE_X18Y215        LUT4 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.225     6.425 f  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/align_offset[2]_i_10__0/O
                         net (fo=1, routed)           0.055     6.480    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/align_offset[2]_i_10__0_n_0
    SLICE_X18Y215        LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.152     6.632 f  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/align_offset[2]_i_5__0/O
                         net (fo=6, routed)           0.112     6.744    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/align_offset_reg[1]
    SLICE_X18Y214        LUT4 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.135     6.879 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/align_offset[2]_i_3__0/O
                         net (fo=4, routed)           0.113     6.992    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/align_offset[2]_i_3__0_n_0
    SLICE_X18Y216        LUT3 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.136     7.128 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/data_byte_aligned[7]_i_1__0/O
                         net (fo=8, routed)           0.431     7.559    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/data_byte_aligned_reg[0]_5[0]
    SLICE_X18Y214        FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/data_byte_aligned_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_rpi_vid_clk_1 rise edge)
                                                      8.000     8.000 r  
    D7                                                0.000     8.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     8.305 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     8.345    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.345 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.361     8.706    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     8.915 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         2.504    11.419    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/clk_hs_byte
    SLICE_X18Y214        FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/data_byte_aligned_reg[6]/C
                         clock pessimism              0.390    11.809    
                         clock uncertainty           -0.035    11.774    
    SLICE_X18Y214        FDCE (Setup_AFF2_SLICEM_C_CE)
                                                     -0.079    11.695    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/data_byte_aligned_reg[6]
  -------------------------------------------------------------------
                         required time                         11.695    
                         arrival time                          -7.559    
  -------------------------------------------------------------------
                         slack                                  4.136    

Slack (MET) :             4.138ns  (required time - arrival time)
  Source:                 design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/u_ISERDESE3/FIFO_RD_CLK
                            (rising edge-triggered cell ISERDESE3 clocked by mipi_rx_to_video_rpi_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/data_byte_aligned_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_rpi_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mipi_rx_to_video_rpi_vid_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (mipi_rx_to_video_rpi_vid_clk_1 rise@8.000ns - mipi_rx_to_video_rpi_vid_clk_1 rise@0.000ns)
  Data Path Delay:        3.379ns  (logic 1.331ns (39.393%)  route 2.048ns (60.607%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.369ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.415ns = ( 11.415 - 8.000 ) 
    Source Clock Delay      (SCD):    4.174ns
    Clock Pessimism Removal (CPR):    0.390ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.034ns (routing 1.341ns, distribution 1.693ns)
  Clock Net Delay (Destination): 2.500ns (routing 1.233ns, distribution 1.267ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_rpi_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.461     0.897    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.243     1.140 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         3.034     4.174    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/clk_hs_byte
    BITSLICE_RX_TX_X0Y186
                         ISERDESE3                                    r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/u_ISERDESE3/FIFO_RD_CLK
  -------------------------------------------------------------------    -------------------
    BITSLICE_RX_TX_X0Y186
                         ISERDESE3 (Prop_ISERDES_BITSLICE_COMPONENT_RX_TX_FIFO_RD_CLK_Q[1])
                                                      0.683     4.857 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/u_ISERDESE3/Q[1]
                         net (fo=13, routed)          1.343     6.200    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/Q[1]
    SLICE_X18Y215        LUT4 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.225     6.425 f  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/align_offset[2]_i_10__0/O
                         net (fo=1, routed)           0.055     6.480    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/align_offset[2]_i_10__0_n_0
    SLICE_X18Y215        LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.152     6.632 f  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/align_offset[2]_i_5__0/O
                         net (fo=6, routed)           0.112     6.744    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/align_offset_reg[1]
    SLICE_X18Y214        LUT4 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.135     6.879 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/align_offset[2]_i_3__0/O
                         net (fo=4, routed)           0.113     6.992    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/align_offset[2]_i_3__0_n_0
    SLICE_X18Y216        LUT3 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.136     7.128 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/data_byte_aligned[7]_i_1__0/O
                         net (fo=8, routed)           0.425     7.553    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/data_byte_aligned_reg[0]_5[0]
    SLICE_X19Y214        FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/data_byte_aligned_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_rpi_vid_clk_1 rise edge)
                                                      8.000     8.000 r  
    D7                                                0.000     8.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     8.305 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     8.345    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.345 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.361     8.706    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     8.915 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         2.500    11.415    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/clk_hs_byte
    SLICE_X19Y214        FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/data_byte_aligned_reg[0]/C
                         clock pessimism              0.390    11.805    
                         clock uncertainty           -0.035    11.770    
    SLICE_X19Y214        FDCE (Setup_DFF_SLICEL_C_CE)
                                                     -0.079    11.691    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/data_byte_aligned_reg[0]
  -------------------------------------------------------------------
                         required time                         11.691    
                         arrival time                          -7.553    
  -------------------------------------------------------------------
                         slack                                  4.138    

Slack (MET) :             4.139ns  (required time - arrival time)
  Source:                 design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/u_ISERDESE3/FIFO_RD_CLK
                            (rising edge-triggered cell ISERDESE3 clocked by mipi_rx_to_video_rpi_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/data_byte_aligned_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_rpi_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mipi_rx_to_video_rpi_vid_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (mipi_rx_to_video_rpi_vid_clk_1 rise@8.000ns - mipi_rx_to_video_rpi_vid_clk_1 rise@0.000ns)
  Data Path Delay:        3.379ns  (logic 1.331ns (39.393%)  route 2.048ns (60.607%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.369ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.415ns = ( 11.415 - 8.000 ) 
    Source Clock Delay      (SCD):    4.174ns
    Clock Pessimism Removal (CPR):    0.390ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.034ns (routing 1.341ns, distribution 1.693ns)
  Clock Net Delay (Destination): 2.500ns (routing 1.233ns, distribution 1.267ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_rpi_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.461     0.897    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.243     1.140 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         3.034     4.174    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/clk_hs_byte
    BITSLICE_RX_TX_X0Y186
                         ISERDESE3                                    r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/u_ISERDESE3/FIFO_RD_CLK
  -------------------------------------------------------------------    -------------------
    BITSLICE_RX_TX_X0Y186
                         ISERDESE3 (Prop_ISERDES_BITSLICE_COMPONENT_RX_TX_FIFO_RD_CLK_Q[1])
                                                      0.683     4.857 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/u_ISERDESE3/Q[1]
                         net (fo=13, routed)          1.343     6.200    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/Q[1]
    SLICE_X18Y215        LUT4 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.225     6.425 f  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/align_offset[2]_i_10__0/O
                         net (fo=1, routed)           0.055     6.480    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/align_offset[2]_i_10__0_n_0
    SLICE_X18Y215        LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.152     6.632 f  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/align_offset[2]_i_5__0/O
                         net (fo=6, routed)           0.112     6.744    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/align_offset_reg[1]
    SLICE_X18Y214        LUT4 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.135     6.879 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/align_offset[2]_i_3__0/O
                         net (fo=4, routed)           0.113     6.992    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/align_offset[2]_i_3__0_n_0
    SLICE_X18Y216        LUT3 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.136     7.128 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/data_byte_aligned[7]_i_1__0/O
                         net (fo=8, routed)           0.425     7.553    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/data_byte_aligned_reg[0]_5[0]
    SLICE_X19Y214        FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/data_byte_aligned_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_rpi_vid_clk_1 rise edge)
                                                      8.000     8.000 r  
    D7                                                0.000     8.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     8.305 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     8.345    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.345 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.361     8.706    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     8.915 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         2.500    11.415    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/clk_hs_byte
    SLICE_X19Y214        FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/data_byte_aligned_reg[1]/C
                         clock pessimism              0.390    11.805    
                         clock uncertainty           -0.035    11.770    
    SLICE_X19Y214        FDCE (Setup_CFF2_SLICEL_C_CE)
                                                     -0.078    11.692    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/data_byte_aligned_reg[1]
  -------------------------------------------------------------------
                         required time                         11.692    
                         arrival time                          -7.553    
  -------------------------------------------------------------------
                         slack                                  4.139    

Slack (MET) :             4.239ns  (required time - arrival time)
  Source:                 design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/u_ISERDESE3/FIFO_RD_CLK
                            (rising edge-triggered cell ISERDESE3 clocked by mipi_rx_to_video_rpi_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/data_byte_aligned_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_rpi_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mipi_rx_to_video_rpi_vid_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (mipi_rx_to_video_rpi_vid_clk_1 rise@8.000ns - mipi_rx_to_video_rpi_vid_clk_1 rise@0.000ns)
  Data Path Delay:        3.257ns  (logic 1.180ns (36.224%)  route 2.077ns (63.776%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.388ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.413ns = ( 11.413 - 8.000 ) 
    Source Clock Delay      (SCD):    4.191ns
    Clock Pessimism Removal (CPR):    0.390ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.051ns (routing 1.341ns, distribution 1.710ns)
  Clock Net Delay (Destination): 2.498ns (routing 1.233ns, distribution 1.265ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_rpi_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.461     0.897    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.243     1.140 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         3.051     4.191    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/clk_hs_byte
    BITSLICE_RX_TX_X0Y184
                         ISERDESE3                                    r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/u_ISERDESE3/FIFO_RD_CLK
  -------------------------------------------------------------------    -------------------
    BITSLICE_RX_TX_X0Y184
                         ISERDESE3 (Prop_ISERDES_BITSLICE_COMPONENT_RX_TX_FIFO_RD_CLK_Q[1])
                                                      0.652     4.843 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/u_ISERDESE3/Q[1]
                         net (fo=13, routed)          1.338     6.181    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/Q[1]
    SLICE_X19Y212        LUT4 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.135     6.316 f  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/align_offset[2]_i_16/O
                         net (fo=1, routed)           0.139     6.455    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/align_offset[2]_i_16_n_0
    SLICE_X19Y212        LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.152     6.607 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/align_offset[2]_i_13/O
                         net (fo=1, routed)           0.052     6.659    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/align_offset_reg[1]_1
    SLICE_X19Y212        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.153     6.812 f  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/align_offset[2]_i_4/O
                         net (fo=10, routed)          0.201     7.013    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/data_byte_aligned_reg[7]
    SLICE_X19Y210        LUT5 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.088     7.101 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/data_byte_aligned[7]_i_1/O
                         net (fo=8, routed)           0.348     7.448    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/data_byte_aligned_reg[7]_1[0]
    SLICE_X18Y209        FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/data_byte_aligned_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_rpi_vid_clk_1 rise edge)
                                                      8.000     8.000 r  
    D7                                                0.000     8.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     8.305 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     8.345    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.345 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.361     8.706    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     8.915 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         2.498    11.413    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/clk_hs_byte
    SLICE_X18Y209        FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/data_byte_aligned_reg[5]/C
                         clock pessimism              0.390    11.803    
                         clock uncertainty           -0.035    11.768    
    SLICE_X18Y209        FDCE (Setup_DFF_SLICEM_C_CE)
                                                     -0.080    11.688    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/data_byte_aligned_reg[5]
  -------------------------------------------------------------------
                         required time                         11.688    
                         arrival time                          -7.448    
  -------------------------------------------------------------------
                         slack                                  4.239    

Slack (MET) :             4.239ns  (required time - arrival time)
  Source:                 design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/u_ISERDESE3/FIFO_RD_CLK
                            (rising edge-triggered cell ISERDESE3 clocked by mipi_rx_to_video_rpi_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/data_byte_aligned_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_rpi_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mipi_rx_to_video_rpi_vid_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (mipi_rx_to_video_rpi_vid_clk_1 rise@8.000ns - mipi_rx_to_video_rpi_vid_clk_1 rise@0.000ns)
  Data Path Delay:        3.257ns  (logic 1.180ns (36.224%)  route 2.077ns (63.776%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.388ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.413ns = ( 11.413 - 8.000 ) 
    Source Clock Delay      (SCD):    4.191ns
    Clock Pessimism Removal (CPR):    0.390ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.051ns (routing 1.341ns, distribution 1.710ns)
  Clock Net Delay (Destination): 2.498ns (routing 1.233ns, distribution 1.265ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_rpi_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.461     0.897    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.243     1.140 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         3.051     4.191    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/clk_hs_byte
    BITSLICE_RX_TX_X0Y184
                         ISERDESE3                                    r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/u_ISERDESE3/FIFO_RD_CLK
  -------------------------------------------------------------------    -------------------
    BITSLICE_RX_TX_X0Y184
                         ISERDESE3 (Prop_ISERDES_BITSLICE_COMPONENT_RX_TX_FIFO_RD_CLK_Q[1])
                                                      0.652     4.843 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/u_ISERDESE3/Q[1]
                         net (fo=13, routed)          1.338     6.181    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/Q[1]
    SLICE_X19Y212        LUT4 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.135     6.316 f  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/align_offset[2]_i_16/O
                         net (fo=1, routed)           0.139     6.455    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/align_offset[2]_i_16_n_0
    SLICE_X19Y212        LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.152     6.607 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/align_offset[2]_i_13/O
                         net (fo=1, routed)           0.052     6.659    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/align_offset_reg[1]_1
    SLICE_X19Y212        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.153     6.812 f  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/align_offset[2]_i_4/O
                         net (fo=10, routed)          0.201     7.013    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/data_byte_aligned_reg[7]
    SLICE_X19Y210        LUT5 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.088     7.101 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/data_byte_aligned[7]_i_1/O
                         net (fo=8, routed)           0.348     7.448    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/data_byte_aligned_reg[7]_1[0]
    SLICE_X18Y209        FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/data_byte_aligned_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_rpi_vid_clk_1 rise edge)
                                                      8.000     8.000 r  
    D7                                                0.000     8.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     8.305 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     8.345    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.345 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.361     8.706    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     8.915 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         2.498    11.413    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/clk_hs_byte
    SLICE_X18Y209        FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/data_byte_aligned_reg[6]/C
                         clock pessimism              0.390    11.803    
                         clock uncertainty           -0.035    11.768    
    SLICE_X18Y209        FDCE (Setup_CFF_SLICEM_C_CE)
                                                     -0.080    11.688    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/data_byte_aligned_reg[6]
  -------------------------------------------------------------------
                         required time                         11.688    
                         arrival time                          -7.448    
  -------------------------------------------------------------------
                         slack                                  4.239    

Slack (MET) :             4.241ns  (required time - arrival time)
  Source:                 design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/u_ISERDESE3/FIFO_RD_CLK
                            (rising edge-triggered cell ISERDESE3 clocked by mipi_rx_to_video_rpi_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/data_byte_aligned_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_rpi_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mipi_rx_to_video_rpi_vid_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (mipi_rx_to_video_rpi_vid_clk_1 rise@8.000ns - mipi_rx_to_video_rpi_vid_clk_1 rise@0.000ns)
  Data Path Delay:        3.252ns  (logic 1.180ns (36.280%)  route 2.072ns (63.720%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.392ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.409ns = ( 11.409 - 8.000 ) 
    Source Clock Delay      (SCD):    4.191ns
    Clock Pessimism Removal (CPR):    0.390ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.051ns (routing 1.341ns, distribution 1.710ns)
  Clock Net Delay (Destination): 2.494ns (routing 1.233ns, distribution 1.261ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_rpi_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.461     0.897    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.243     1.140 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         3.051     4.191    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/clk_hs_byte
    BITSLICE_RX_TX_X0Y184
                         ISERDESE3                                    r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/u_ISERDESE3/FIFO_RD_CLK
  -------------------------------------------------------------------    -------------------
    BITSLICE_RX_TX_X0Y184
                         ISERDESE3 (Prop_ISERDES_BITSLICE_COMPONENT_RX_TX_FIFO_RD_CLK_Q[1])
                                                      0.652     4.843 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/u_ISERDESE3/Q[1]
                         net (fo=13, routed)          1.338     6.181    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/Q[1]
    SLICE_X19Y212        LUT4 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.135     6.316 f  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/align_offset[2]_i_16/O
                         net (fo=1, routed)           0.139     6.455    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/align_offset[2]_i_16_n_0
    SLICE_X19Y212        LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.152     6.607 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/align_offset[2]_i_13/O
                         net (fo=1, routed)           0.052     6.659    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/align_offset_reg[1]_1
    SLICE_X19Y212        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.153     6.812 f  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/align_offset[2]_i_4/O
                         net (fo=10, routed)          0.201     7.013    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/data_byte_aligned_reg[7]
    SLICE_X19Y210        LUT5 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.088     7.101 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/data_byte_aligned[7]_i_1/O
                         net (fo=8, routed)           0.343     7.443    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/data_byte_aligned_reg[7]_1[0]
    SLICE_X19Y209        FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/data_byte_aligned_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_rpi_vid_clk_1 rise edge)
                                                      8.000     8.000 r  
    D7                                                0.000     8.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     8.305 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     8.345    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.345 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.361     8.706    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     8.915 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         2.494    11.409    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/clk_hs_byte
    SLICE_X19Y209        FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/data_byte_aligned_reg[3]/C
                         clock pessimism              0.390    11.799    
                         clock uncertainty           -0.035    11.764    
    SLICE_X19Y209        FDCE (Setup_DFF_SLICEL_C_CE)
                                                     -0.079    11.685    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/data_byte_aligned_reg[3]
  -------------------------------------------------------------------
                         required time                         11.685    
                         arrival time                          -7.443    
  -------------------------------------------------------------------
                         slack                                  4.241    

Slack (MET) :             4.241ns  (required time - arrival time)
  Source:                 design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/u_ISERDESE3/FIFO_RD_CLK
                            (rising edge-triggered cell ISERDESE3 clocked by mipi_rx_to_video_rpi_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/data_byte_aligned_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_rpi_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mipi_rx_to_video_rpi_vid_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (mipi_rx_to_video_rpi_vid_clk_1 rise@8.000ns - mipi_rx_to_video_rpi_vid_clk_1 rise@0.000ns)
  Data Path Delay:        3.252ns  (logic 1.180ns (36.280%)  route 2.072ns (63.720%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.392ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.409ns = ( 11.409 - 8.000 ) 
    Source Clock Delay      (SCD):    4.191ns
    Clock Pessimism Removal (CPR):    0.390ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.051ns (routing 1.341ns, distribution 1.710ns)
  Clock Net Delay (Destination): 2.494ns (routing 1.233ns, distribution 1.261ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_rpi_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.461     0.897    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.243     1.140 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         3.051     4.191    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/clk_hs_byte
    BITSLICE_RX_TX_X0Y184
                         ISERDESE3                                    r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/u_ISERDESE3/FIFO_RD_CLK
  -------------------------------------------------------------------    -------------------
    BITSLICE_RX_TX_X0Y184
                         ISERDESE3 (Prop_ISERDES_BITSLICE_COMPONENT_RX_TX_FIFO_RD_CLK_Q[1])
                                                      0.652     4.843 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/u_ISERDESE3/Q[1]
                         net (fo=13, routed)          1.338     6.181    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/Q[1]
    SLICE_X19Y212        LUT4 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.135     6.316 f  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/align_offset[2]_i_16/O
                         net (fo=1, routed)           0.139     6.455    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/align_offset[2]_i_16_n_0
    SLICE_X19Y212        LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.152     6.607 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/align_offset[2]_i_13/O
                         net (fo=1, routed)           0.052     6.659    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/align_offset_reg[1]_1
    SLICE_X19Y212        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.153     6.812 f  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/align_offset[2]_i_4/O
                         net (fo=10, routed)          0.201     7.013    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/data_byte_aligned_reg[7]
    SLICE_X19Y210        LUT5 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.088     7.101 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/data_byte_aligned[7]_i_1/O
                         net (fo=8, routed)           0.343     7.443    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/data_byte_aligned_reg[7]_1[0]
    SLICE_X19Y209        FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/data_byte_aligned_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_rpi_vid_clk_1 rise edge)
                                                      8.000     8.000 r  
    D7                                                0.000     8.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     8.305 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     8.345    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.345 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.361     8.706    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     8.915 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         2.494    11.409    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/clk_hs_byte
    SLICE_X19Y209        FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/data_byte_aligned_reg[4]/C
                         clock pessimism              0.390    11.799    
                         clock uncertainty           -0.035    11.764    
    SLICE_X19Y209        FDCE (Setup_CFF_SLICEL_C_CE)
                                                     -0.079    11.685    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/data_byte_aligned_reg[4]
  -------------------------------------------------------------------
                         required time                         11.685    
                         arrival time                          -7.443    
  -------------------------------------------------------------------
                         slack                                  4.241    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/lane_buf_reg[5][7]/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_rpi_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/lane_buf_reg[6][7]/D
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_rpi_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mipi_rx_to_video_rpi_vid_clk_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mipi_rx_to_video_rpi_vid_clk_1 rise@0.000ns - mipi_rx_to_video_rpi_vid_clk_1 rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.160ns (65.319%)  route 0.085ns (34.681%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.127ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.919ns
    Source Clock Delay      (SCD):    3.405ns
    Clock Pessimism Removal (CPR):    0.386ns
  Clock Net Delay (Source):      2.490ns (routing 1.233ns, distribution 1.257ns)
  Clock Net Delay (Destination): 2.779ns (routing 1.341ns, distribution 1.438ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_rpi_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     0.305 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.345    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.361     0.706    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     0.915 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         2.490     3.405    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/clk_hs_byte
    SLICE_X14Y202        FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/lane_buf_reg[5][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y202        FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.113     3.518 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/lane_buf_reg[5][7]/Q
                         net (fo=2, routed)           0.073     3.591    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/lane_buf_reg[6][15][7]
    SLICE_X15Y202        LUT3 (Prop_B5LUT_SLICEL_I2_O)
                                                      0.047     3.638 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/lane_buf[6][7]_i_1/O
                         net (fo=1, routed)           0.012     3.650    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/lane_buf_reg[6][15]_1[7]
    SLICE_X15Y202        FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/lane_buf_reg[6][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_rpi_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.461     0.897    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.243     1.140 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         2.779     3.919    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/clk_hs_byte
    SLICE_X15Y202        FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/lane_buf_reg[6][7]/C
                         clock pessimism             -0.386     3.532    
    SLICE_X15Y202        FDCE (Hold_BFF2_SLICEL_C_D)
                                                      0.102     3.634    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/lane_buf_reg[6][7]
  -------------------------------------------------------------------
                         required time                         -3.634    
                         arrival time                           3.650    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/line_cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_rpi_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_height_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_rpi_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mipi_rx_to_video_rpi_vid_clk_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mipi_rx_to_video_rpi_vid_clk_1 rise@0.000ns - mipi_rx_to_video_rpi_vid_clk_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.112ns (50.937%)  route 0.108ns (49.063%))
  Logic Levels:           0  
  Clock Path Skew:        0.094ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.988ns
    Source Clock Delay      (SCD):    3.507ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Net Delay (Source):      2.592ns (routing 1.233ns, distribution 1.359ns)
  Clock Net Delay (Destination): 2.848ns (routing 1.341ns, distribution 1.507ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_rpi_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     0.305 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.345    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.361     0.706    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     0.915 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         2.592     3.507    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/clk_hs_byte
    SLICE_X28Y107        FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/line_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y107        FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.112     3.619 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/line_cnt_reg[11]/Q
                         net (fo=6, routed)           0.108     3.727    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/line_cnt_reg[11]
    SLICE_X27Y107        FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_height_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_rpi_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.461     0.897    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.243     1.140 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         2.848     3.988    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/clk_hs_byte
    SLICE_X27Y107        FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_height_reg[11]/C
                         clock pessimism             -0.387     3.601    
    SLICE_X27Y107        FDCE (Hold_GFF2_SLICEL_C_D)
                                                      0.103     3.704    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_height_reg[11]
  -------------------------------------------------------------------
                         required time                         -3.704    
                         arrival time                           3.727    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_raw10_unpack/pixel_data_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_rpi_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_raw10_unpack/reg_pix_data_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_rpi_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mipi_rx_to_video_rpi_vid_clk_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mipi_rx_to_video_rpi_vid_clk_1 rise@0.000ns - mipi_rx_to_video_rpi_vid_clk_1 rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.162ns (64.800%)  route 0.088ns (35.200%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.866ns
    Source Clock Delay      (SCD):    3.385ns
    Clock Pessimism Removal (CPR):    0.382ns
  Clock Net Delay (Source):      2.470ns (routing 1.233ns, distribution 1.237ns)
  Clock Net Delay (Destination): 2.726ns (routing 1.341ns, distribution 1.385ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_rpi_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     0.305 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.345    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.361     0.706    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     0.915 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         2.470     3.385    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_raw10_unpack/clk_hs_byte
    SLICE_X19Y129        FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_raw10_unpack/pixel_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y129        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.112     3.497 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_raw10_unpack/pixel_data_reg[3]/Q
                         net (fo=1, routed)           0.077     3.574    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_raw10_unpack/pixel_data[3]
    SLICE_X20Y129        LUT3 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.050     3.624 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_raw10_unpack/reg_pix_data[3]_i_1/O
                         net (fo=1, routed)           0.011     3.635    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_raw10_unpack/reg_pix_data[3]_i_1_n_0
    SLICE_X20Y129        FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_raw10_unpack/reg_pix_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_rpi_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.461     0.897    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.243     1.140 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         2.726     3.866    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_raw10_unpack/clk_hs_byte
    SLICE_X20Y129        FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_raw10_unpack/reg_pix_data_reg[3]/C
                         clock pessimism             -0.382     3.483    
    SLICE_X20Y129        FDCE (Hold_HFF2_SLICEM_C_D)
                                                      0.103     3.586    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_raw10_unpack/reg_pix_data_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.586    
                         arrival time                           3.635    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/lane_buf_reg[1][11]/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_rpi_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/lane_buf_reg[2][11]/D
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_rpi_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mipi_rx_to_video_rpi_vid_clk_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mipi_rx_to_video_rpi_vid_clk_1 rise@0.000ns - mipi_rx_to_video_rpi_vid_clk_1 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.165ns (64.834%)  route 0.089ns (35.166%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.096ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.880ns
    Source Clock Delay      (SCD):    3.397ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Net Delay (Source):      2.482ns (routing 1.233ns, distribution 1.249ns)
  Clock Net Delay (Destination): 2.740ns (routing 1.341ns, distribution 1.399ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_rpi_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     0.305 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.345    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.361     0.706    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     0.915 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         2.482     3.397    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/clk_hs_byte
    SLICE_X16Y204        FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/lane_buf_reg[1][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y204        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.115     3.512 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/lane_buf_reg[1][11]/Q
                         net (fo=2, routed)           0.078     3.590    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/lane_buf_reg[2][15][11]
    SLICE_X17Y204        LUT3 (Prop_H5LUT_SLICEM_I2_O)
                                                      0.050     3.640 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/lane_buf[2][11]_i_1/O
                         net (fo=1, routed)           0.011     3.651    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/lane_buf_reg[2][15]_1[11]
    SLICE_X17Y204        FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/lane_buf_reg[2][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_rpi_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.461     0.897    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.243     1.140 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         2.740     3.880    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/clk_hs_byte
    SLICE_X17Y204        FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/lane_buf_reg[2][11]/C
                         clock pessimism             -0.387     3.493    
    SLICE_X17Y204        FDCE (Hold_HFF2_SLICEM_C_D)
                                                      0.103     3.596    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/lane_buf_reg[2][11]
  -------------------------------------------------------------------
                         required time                         -3.596    
                         arrival time                           3.651    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/reg_data_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_rpi_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/prev_data_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_rpi_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mipi_rx_to_video_rpi_vid_clk_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mipi_rx_to_video_rpi_vid_clk_1 rise@0.000ns - mipi_rx_to_video_rpi_vid_clk_1 rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.114ns (56.158%)  route 0.089ns (43.842%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.972ns
    Source Clock Delay      (SCD):    3.480ns
    Clock Pessimism Removal (CPR):    0.447ns
  Clock Net Delay (Source):      2.565ns (routing 1.233ns, distribution 1.332ns)
  Clock Net Delay (Destination): 2.832ns (routing 1.341ns, distribution 1.491ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_rpi_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     0.305 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.345    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.361     0.706    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     0.915 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         2.565     3.480    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/clk_hs_byte
    SLICE_X23Y130        FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/reg_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y130        FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.114     3.594 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/reg_data_reg[6]/Q
                         net (fo=1, routed)           0.089     3.683    design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/vid_data[6]
    SLICE_X23Y131        FDCE                                         r  design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/prev_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_rpi_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.461     0.897    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.243     1.140 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         2.832     3.972    design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/vid_clk
    SLICE_X23Y131        FDCE                                         r  design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/prev_data_reg[6]/C
                         clock pessimism             -0.447     3.525    
    SLICE_X23Y131        FDCE (Hold_HFF2_SLICEL_C_D)
                                                      0.103     3.628    design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/prev_data_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.628    
                         arrival time                           3.683    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/line_cnt_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_rpi_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_height_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_rpi_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mipi_rx_to_video_rpi_vid_clk_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mipi_rx_to_video_rpi_vid_clk_1 rise@0.000ns - mipi_rx_to_video_rpi_vid_clk_1 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.113ns (43.454%)  route 0.147ns (56.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.094ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.988ns
    Source Clock Delay      (SCD):    3.507ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Net Delay (Source):      2.592ns (routing 1.233ns, distribution 1.359ns)
  Clock Net Delay (Destination): 2.848ns (routing 1.341ns, distribution 1.507ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_rpi_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     0.305 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.345    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.361     0.706    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     0.915 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         2.592     3.507    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/clk_hs_byte
    SLICE_X28Y107        FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/line_cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y107        FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.113     3.620 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/line_cnt_reg[12]/Q
                         net (fo=5, routed)           0.147     3.767    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/line_cnt_reg[12]
    SLICE_X27Y107        FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_height_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_rpi_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.461     0.897    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.243     1.140 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         2.848     3.988    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/clk_hs_byte
    SLICE_X27Y107        FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_height_reg[12]/C
                         clock pessimism             -0.387     3.601    
    SLICE_X27Y107        FDCE (Hold_FFF2_SLICEL_C_D)
                                                      0.103     3.704    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_height_reg[12]
  -------------------------------------------------------------------
                         required time                         -3.704    
                         arrival time                           3.767    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/line_cnt_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_rpi_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_height_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_rpi_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mipi_rx_to_video_rpi_vid_clk_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mipi_rx_to_video_rpi_vid_clk_1 rise@0.000ns - mipi_rx_to_video_rpi_vid_clk_1 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.112ns (53.829%)  route 0.096ns (46.171%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.988ns
    Source Clock Delay      (SCD):    3.504ns
    Clock Pessimism Removal (CPR):    0.442ns
  Clock Net Delay (Source):      2.589ns (routing 1.233ns, distribution 1.356ns)
  Clock Net Delay (Destination): 2.848ns (routing 1.341ns, distribution 1.507ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_rpi_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     0.305 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.345    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.361     0.706    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     0.915 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         2.589     3.504    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/clk_hs_byte
    SLICE_X27Y108        FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/line_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y108        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.112     3.616 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/line_cnt_reg[10]/Q
                         net (fo=3, routed)           0.096     3.712    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/line_cnt_reg[10]
    SLICE_X27Y107        FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_height_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_rpi_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.461     0.897    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.243     1.140 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         2.848     3.988    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/clk_hs_byte
    SLICE_X27Y107        FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_height_reg[10]/C
                         clock pessimism             -0.442     3.546    
    SLICE_X27Y107        FDCE (Hold_HFF2_SLICEL_C_D)
                                                      0.103     3.649    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_height_reg[10]
  -------------------------------------------------------------------
                         required time                         -3.649    
                         arrival time                           3.712    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/line_cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_rpi_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/line_cnt_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_rpi_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mipi_rx_to_video_rpi_vid_clk_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mipi_rx_to_video_rpi_vid_clk_1 rise@0.000ns - mipi_rx_to_video_rpi_vid_clk_1 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.146ns (56.140%)  route 0.114ns (43.860%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.094ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.982ns
    Source Clock Delay      (SCD):    3.501ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Net Delay (Source):      2.586ns (routing 1.233ns, distribution 1.353ns)
  Clock Net Delay (Destination): 2.842ns (routing 1.341ns, distribution 1.501ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_rpi_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     0.305 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.345    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.361     0.706    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     0.915 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         2.586     3.501    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/clk_hs_byte
    SLICE_X28Y108        FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/line_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y108        FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.112     3.613 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/line_cnt_reg[6]/Q
                         net (fo=7, routed)           0.085     3.698    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/line_cnt_reg[15][6]
    SLICE_X27Y108        LUT5 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.034     3.732 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/line_cnt[8]_i_1/O
                         net (fo=1, routed)           0.029     3.761    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst_n_19
    SLICE_X27Y108        FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/line_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_rpi_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.461     0.897    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.243     1.140 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         2.842     3.982    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/clk_hs_byte
    SLICE_X27Y108        FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/line_cnt_reg[8]/C
                         clock pessimism             -0.387     3.595    
    SLICE_X27Y108        FDCE (Hold_BFF_SLICEL_C_D)
                                                      0.101     3.696    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/line_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -3.696    
                         arrival time                           3.761    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/line_cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_rpi_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/line_cnt_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_rpi_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mipi_rx_to_video_rpi_vid_clk_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mipi_rx_to_video_rpi_vid_clk_1 rise@0.000ns - mipi_rx_to_video_rpi_vid_clk_1 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.145ns (55.542%)  route 0.116ns (44.459%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.094ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.982ns
    Source Clock Delay      (SCD):    3.501ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Net Delay (Source):      2.586ns (routing 1.233ns, distribution 1.353ns)
  Clock Net Delay (Destination): 2.842ns (routing 1.341ns, distribution 1.501ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_rpi_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     0.305 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.345    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.361     0.706    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     0.915 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         2.586     3.501    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/clk_hs_byte
    SLICE_X28Y108        FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/line_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y108        FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.112     3.613 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/line_cnt_reg[6]/Q
                         net (fo=7, routed)           0.087     3.700    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/line_cnt_reg[15][6]
    SLICE_X27Y108        LUT6 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.033     3.733 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/line_cnt[9]_i_1/O
                         net (fo=1, routed)           0.029     3.762    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst_n_18
    SLICE_X27Y108        FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/line_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_rpi_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.461     0.897    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.243     1.140 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         2.842     3.982    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/clk_hs_byte
    SLICE_X27Y108        FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/line_cnt_reg[9]/C
                         clock pessimism             -0.387     3.595    
    SLICE_X27Y108        FDCE (Hold_AFF_SLICEL_C_D)
                                                      0.101     3.696    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/line_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -3.696    
                         arrival time                           3.762    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/pix_cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_rpi_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_width_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_rpi_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mipi_rx_to_video_rpi_vid_clk_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mipi_rx_to_video_rpi_vid_clk_1 rise@0.000ns - mipi_rx_to_video_rpi_vid_clk_1 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.112ns (46.020%)  route 0.131ns (53.980%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.965ns
    Source Clock Delay      (SCD):    3.504ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Net Delay (Source):      2.589ns (routing 1.233ns, distribution 1.356ns)
  Clock Net Delay (Destination): 2.825ns (routing 1.341ns, distribution 1.484ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_rpi_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     0.305 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.345    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.361     0.706    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     0.915 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         2.589     3.504    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/clk_hs_byte
    SLICE_X27Y107        FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/pix_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y107        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.112     3.616 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/pix_cnt_reg[8]/Q
                         net (fo=5, routed)           0.131     3.747    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/pix_cnt_reg[8]
    SLICE_X26Y107        FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_width_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_rpi_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.461     0.897    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.243     1.140 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         2.825     3.965    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/clk_hs_byte
    SLICE_X26Y107        FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_width_reg[9]/C
                         clock pessimism             -0.387     3.578    
    SLICE_X26Y107        FDCE (Hold_FFF2_SLICEL_C_D)
                                                      0.103     3.681    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_width_reg[9]
  -------------------------------------------------------------------
                         required time                         -3.681    
                         arrival time                           3.747    
  -------------------------------------------------------------------
                         slack                                  0.066    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mipi_rx_to_video_rpi_vid_clk_1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O }

Check Type        Corner  Lib Pin                Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location               Pin
Min Period        n/a     ISERDESE3/CLKDIV       n/a            3.200         8.000       4.800      BITSLICE_RX_TX_X0Y184  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/u_ISERDESE3/CLKDIV
Min Period        n/a     ISERDESE3/CLKDIV       n/a            3.200         8.000       4.800      BITSLICE_RX_TX_X0Y186  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/u_ISERDESE3/CLKDIV
Min Period        n/a     IDELAYE3/CLK           n/a            3.195         8.000       4.805      BITSLICE_RX_TX_X0Y184  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/u_IDELAYE3/CLK
Min Period        n/a     IDELAYE3/CLK           n/a            3.195         8.000       4.805      BITSLICE_RX_TX_X0Y186  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/u_IDELAYE3/CLK
Min Period        n/a     RAMB36E2/CLKARDCLK     n/a            1.709         8.000       6.291      RAMB36_X0Y27           design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/ram/mem_reg_bram_0/CLKARDCLK
Min Period        n/a     ISERDESE3/FIFO_RD_CLK  n/a            1.694         8.000       6.306      BITSLICE_RX_TX_X0Y184  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/u_ISERDESE3/FIFO_RD_CLK
Min Period        n/a     ISERDESE3/FIFO_RD_CLK  n/a            1.694         8.000       6.306      BITSLICE_RX_TX_X0Y186  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/u_ISERDESE3/FIFO_RD_CLK
Min Period        n/a     FDCE/C                 n/a            0.550         8.000       7.450      SLICE_X26Y108          design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/line_cnt_reg[0]/C
Min Period        n/a     FDCE/C                 n/a            0.550         8.000       7.450      SLICE_X27Y108          design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/line_cnt_reg[10]/C
Min Period        n/a     FDCE/C                 n/a            0.550         8.000       7.450      SLICE_X28Y107          design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/line_cnt_reg[11]/C
Low Pulse Width   Slow    ISERDESE3/CLKDIV       n/a            1.440         4.000       2.560      BITSLICE_RX_TX_X0Y184  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/u_ISERDESE3/CLKDIV
Low Pulse Width   Fast    ISERDESE3/CLKDIV       n/a            1.440         4.000       2.560      BITSLICE_RX_TX_X0Y184  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/u_ISERDESE3/CLKDIV
Low Pulse Width   Slow    ISERDESE3/CLKDIV       n/a            1.440         4.000       2.560      BITSLICE_RX_TX_X0Y186  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/u_ISERDESE3/CLKDIV
Low Pulse Width   Fast    ISERDESE3/CLKDIV       n/a            1.440         4.000       2.560      BITSLICE_RX_TX_X0Y186  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/u_ISERDESE3/CLKDIV
Low Pulse Width   Slow    IDELAYE3/CLK           n/a            1.438         4.000       2.562      BITSLICE_RX_TX_X0Y184  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/u_IDELAYE3/CLK
Low Pulse Width   Fast    IDELAYE3/CLK           n/a            1.438         4.000       2.562      BITSLICE_RX_TX_X0Y184  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/u_IDELAYE3/CLK
Low Pulse Width   Slow    IDELAYE3/CLK           n/a            1.438         4.000       2.562      BITSLICE_RX_TX_X0Y186  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/u_IDELAYE3/CLK
Low Pulse Width   Fast    IDELAYE3/CLK           n/a            1.438         4.000       2.562      BITSLICE_RX_TX_X0Y186  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/u_IDELAYE3/CLK
Low Pulse Width   Slow    ISERDESE3/FIFO_RD_CLK  n/a            0.762         4.000       3.238      BITSLICE_RX_TX_X0Y184  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/u_ISERDESE3/FIFO_RD_CLK
Low Pulse Width   Fast    ISERDESE3/FIFO_RD_CLK  n/a            0.762         4.000       3.238      BITSLICE_RX_TX_X0Y184  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/u_ISERDESE3/FIFO_RD_CLK
High Pulse Width  Slow    ISERDESE3/CLKDIV       n/a            1.440         4.000       2.560      BITSLICE_RX_TX_X0Y184  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/u_ISERDESE3/CLKDIV
High Pulse Width  Fast    ISERDESE3/CLKDIV       n/a            1.440         4.000       2.560      BITSLICE_RX_TX_X0Y184  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/u_ISERDESE3/CLKDIV
High Pulse Width  Slow    ISERDESE3/CLKDIV       n/a            1.440         4.000       2.560      BITSLICE_RX_TX_X0Y186  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/u_ISERDESE3/CLKDIV
High Pulse Width  Fast    ISERDESE3/CLKDIV       n/a            1.440         4.000       2.560      BITSLICE_RX_TX_X0Y186  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/u_ISERDESE3/CLKDIV
High Pulse Width  Slow    IDELAYE3/CLK           n/a            1.438         4.000       2.562      BITSLICE_RX_TX_X0Y184  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/u_IDELAYE3/CLK
High Pulse Width  Fast    IDELAYE3/CLK           n/a            1.438         4.000       2.562      BITSLICE_RX_TX_X0Y184  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/u_IDELAYE3/CLK
High Pulse Width  Slow    IDELAYE3/CLK           n/a            1.438         4.000       2.562      BITSLICE_RX_TX_X0Y186  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/u_IDELAYE3/CLK
High Pulse Width  Fast    IDELAYE3/CLK           n/a            1.438         4.000       2.562      BITSLICE_RX_TX_X0Y186  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/u_IDELAYE3/CLK
High Pulse Width  Slow    ISERDESE3/FIFO_RD_CLK  n/a            0.762         4.000       3.238      BITSLICE_RX_TX_X0Y184  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/u_ISERDESE3/FIFO_RD_CLK
High Pulse Width  Fast    ISERDESE3/FIFO_RD_CLK  n/a            0.762         4.000       3.238      BITSLICE_RX_TX_X0Y184  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/u_ISERDESE3/FIFO_RD_CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_isp_design_1_clk_wiz_0_0
  To Clock:  clk_isp_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        1.815ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.248ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.815ns  (required time - arrival time)
  Source:                 design_1_i/isp_pipe/axis_to_video_0/inst/axis_to_video_inst/locked_r_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.016ns period=8.032ns})
  Destination:            design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_pix_buf_t5_reg[20]/CLR
                            (recovery check against rising-edge clock clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.016ns period=8.032ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.032ns  (clk_isp_design_1_clk_wiz_0_0 rise@8.032ns - clk_isp_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.208ns  (logic 0.195ns (2.376%)  route 8.013ns (97.624%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.617ns = ( 15.650 - 8.032 ) 
    Source Clock Delay      (SCD):    4.930ns
    Clock Pessimism Removal (CPR):    -0.506ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.209ns (routing 0.724ns, distribution 1.485ns)
  Clock Net Delay (Destination): 1.317ns (routing 0.231ns, distribution 1.086ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     2.425    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.322 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     2.677    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.721 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12595, routed)       2.209     4.930    design_1_i/isp_pipe/axis_to_video_0/inst/axis_to_video_inst/vid_clk
    SLICE_X11Y132        FDCE                                         r  design_1_i/isp_pipe/axis_to_video_0/inst/axis_to_video_inst/locked_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y132        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.115     5.045 r  design_1_i/isp_pipe/axis_to_video_0/inst/axis_to_video_inst/locked_r_reg/Q
                         net (fo=116, routed)         2.780     7.825    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/rst_n
    SLICE_X18Y122        LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.080     7.905 f  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/href_t1_i_1/O
                         net (fo=235, routed)         5.232    13.138    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/href_t1_i_1_n_0
    SLICE_X27Y123        FDCE                                         f  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_pix_buf_t5_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      8.032     8.032 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     8.032 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.195    10.227    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739    10.966 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312    11.278    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    11.317 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=12595, routed)       2.007    13.324    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/pclk
    SLICE_X17Y119        LUT3 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.120    13.444 r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_INST_0/O
                         net (fo=1, routed)           0.849    14.293    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_r_reg_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    14.332 r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_r_reg_0_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=446, routed)         1.317    15.650    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/mem_reg_bram_0
    SLICE_X27Y123        FDCE                                         r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_pix_buf_t5_reg[20]/C
                         clock pessimism             -0.506    15.144    
                         clock uncertainty           -0.098    15.046    
    SLICE_X27Y123        FDCE (Recov_BFF_SLICEL_C_CLR)
                                                     -0.093    14.953    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_pix_buf_t5_reg[20]
  -------------------------------------------------------------------
                         required time                         14.953    
                         arrival time                         -13.138    
  -------------------------------------------------------------------
                         slack                                  1.815    

Slack (MET) :             1.815ns  (required time - arrival time)
  Source:                 design_1_i/isp_pipe/axis_to_video_0/inst/axis_to_video_inst/locked_r_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.016ns period=8.032ns})
  Destination:            design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_pix_buf_t5_reg[21]/CLR
                            (recovery check against rising-edge clock clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.016ns period=8.032ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.032ns  (clk_isp_design_1_clk_wiz_0_0 rise@8.032ns - clk_isp_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.208ns  (logic 0.195ns (2.376%)  route 8.013ns (97.624%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.617ns = ( 15.650 - 8.032 ) 
    Source Clock Delay      (SCD):    4.930ns
    Clock Pessimism Removal (CPR):    -0.506ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.209ns (routing 0.724ns, distribution 1.485ns)
  Clock Net Delay (Destination): 1.317ns (routing 0.231ns, distribution 1.086ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     2.425    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.322 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     2.677    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.721 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12595, routed)       2.209     4.930    design_1_i/isp_pipe/axis_to_video_0/inst/axis_to_video_inst/vid_clk
    SLICE_X11Y132        FDCE                                         r  design_1_i/isp_pipe/axis_to_video_0/inst/axis_to_video_inst/locked_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y132        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.115     5.045 r  design_1_i/isp_pipe/axis_to_video_0/inst/axis_to_video_inst/locked_r_reg/Q
                         net (fo=116, routed)         2.780     7.825    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/rst_n
    SLICE_X18Y122        LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.080     7.905 f  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/href_t1_i_1/O
                         net (fo=235, routed)         5.232    13.138    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/href_t1_i_1_n_0
    SLICE_X27Y123        FDCE                                         f  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_pix_buf_t5_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      8.032     8.032 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     8.032 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.195    10.227    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739    10.966 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312    11.278    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    11.317 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=12595, routed)       2.007    13.324    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/pclk
    SLICE_X17Y119        LUT3 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.120    13.444 r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_INST_0/O
                         net (fo=1, routed)           0.849    14.293    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_r_reg_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    14.332 r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_r_reg_0_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=446, routed)         1.317    15.650    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/mem_reg_bram_0
    SLICE_X27Y123        FDCE                                         r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_pix_buf_t5_reg[21]/C
                         clock pessimism             -0.506    15.144    
                         clock uncertainty           -0.098    15.046    
    SLICE_X27Y123        FDCE (Recov_BFF2_SLICEL_C_CLR)
                                                     -0.093    14.953    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_pix_buf_t5_reg[21]
  -------------------------------------------------------------------
                         required time                         14.953    
                         arrival time                         -13.138    
  -------------------------------------------------------------------
                         slack                                  1.815    

Slack (MET) :             1.818ns  (required time - arrival time)
  Source:                 design_1_i/isp_pipe/axis_to_video_0/inst/axis_to_video_inst/locked_r_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.016ns period=8.032ns})
  Destination:            design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_pix_buf_t5_reg[23]/CLR
                            (recovery check against rising-edge clock clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.016ns period=8.032ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.032ns  (clk_isp_design_1_clk_wiz_0_0 rise@8.032ns - clk_isp_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.208ns  (logic 0.195ns (2.376%)  route 8.013ns (97.624%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.620ns = ( 15.653 - 8.032 ) 
    Source Clock Delay      (SCD):    4.930ns
    Clock Pessimism Removal (CPR):    -0.506ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.209ns (routing 0.724ns, distribution 1.485ns)
  Clock Net Delay (Destination): 1.320ns (routing 0.231ns, distribution 1.089ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     2.425    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.322 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     2.677    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.721 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12595, routed)       2.209     4.930    design_1_i/isp_pipe/axis_to_video_0/inst/axis_to_video_inst/vid_clk
    SLICE_X11Y132        FDCE                                         r  design_1_i/isp_pipe/axis_to_video_0/inst/axis_to_video_inst/locked_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y132        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.115     5.045 r  design_1_i/isp_pipe/axis_to_video_0/inst/axis_to_video_inst/locked_r_reg/Q
                         net (fo=116, routed)         2.780     7.825    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/rst_n
    SLICE_X18Y122        LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.080     7.905 f  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/href_t1_i_1/O
                         net (fo=235, routed)         5.232    13.138    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/href_t1_i_1_n_0
    SLICE_X27Y123        FDCE                                         f  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_pix_buf_t5_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      8.032     8.032 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     8.032 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.195    10.227    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739    10.966 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312    11.278    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    11.317 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=12595, routed)       2.007    13.324    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/pclk
    SLICE_X17Y119        LUT3 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.120    13.444 r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_INST_0/O
                         net (fo=1, routed)           0.849    14.293    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_r_reg_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    14.332 r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_r_reg_0_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=446, routed)         1.320    15.653    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/mem_reg_bram_0
    SLICE_X27Y123        FDCE                                         r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_pix_buf_t5_reg[23]/C
                         clock pessimism             -0.506    15.147    
                         clock uncertainty           -0.098    15.049    
    SLICE_X27Y123        FDCE (Recov_HFF_SLICEL_C_CLR)
                                                     -0.093    14.956    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_pix_buf_t5_reg[23]
  -------------------------------------------------------------------
                         required time                         14.956    
                         arrival time                         -13.138    
  -------------------------------------------------------------------
                         slack                                  1.818    

Slack (MET) :             1.818ns  (required time - arrival time)
  Source:                 design_1_i/isp_pipe/axis_to_video_0/inst/axis_to_video_inst/locked_r_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.016ns period=8.032ns})
  Destination:            design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_pix_buf_t5_reg[24]/CLR
                            (recovery check against rising-edge clock clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.016ns period=8.032ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.032ns  (clk_isp_design_1_clk_wiz_0_0 rise@8.032ns - clk_isp_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.208ns  (logic 0.195ns (2.376%)  route 8.013ns (97.624%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.620ns = ( 15.653 - 8.032 ) 
    Source Clock Delay      (SCD):    4.930ns
    Clock Pessimism Removal (CPR):    -0.506ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.209ns (routing 0.724ns, distribution 1.485ns)
  Clock Net Delay (Destination): 1.320ns (routing 0.231ns, distribution 1.089ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     2.425    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.322 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     2.677    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.721 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12595, routed)       2.209     4.930    design_1_i/isp_pipe/axis_to_video_0/inst/axis_to_video_inst/vid_clk
    SLICE_X11Y132        FDCE                                         r  design_1_i/isp_pipe/axis_to_video_0/inst/axis_to_video_inst/locked_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y132        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.115     5.045 r  design_1_i/isp_pipe/axis_to_video_0/inst/axis_to_video_inst/locked_r_reg/Q
                         net (fo=116, routed)         2.780     7.825    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/rst_n
    SLICE_X18Y122        LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.080     7.905 f  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/href_t1_i_1/O
                         net (fo=235, routed)         5.232    13.138    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/href_t1_i_1_n_0
    SLICE_X27Y123        FDCE                                         f  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_pix_buf_t5_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      8.032     8.032 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     8.032 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.195    10.227    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739    10.966 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312    11.278    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    11.317 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=12595, routed)       2.007    13.324    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/pclk
    SLICE_X17Y119        LUT3 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.120    13.444 r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_INST_0/O
                         net (fo=1, routed)           0.849    14.293    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_r_reg_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    14.332 r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_r_reg_0_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=446, routed)         1.320    15.653    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/mem_reg_bram_0
    SLICE_X27Y123        FDCE                                         r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_pix_buf_t5_reg[24]/C
                         clock pessimism             -0.506    15.147    
                         clock uncertainty           -0.098    15.049    
    SLICE_X27Y123        FDCE (Recov_HFF2_SLICEL_C_CLR)
                                                     -0.093    14.956    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_pix_buf_t5_reg[24]
  -------------------------------------------------------------------
                         required time                         14.956    
                         arrival time                         -13.138    
  -------------------------------------------------------------------
                         slack                                  1.818    

Slack (MET) :             1.839ns  (required time - arrival time)
  Source:                 design_1_i/isp_pipe/axis_to_video_0/inst/axis_to_video_inst/locked_r_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.016ns period=8.032ns})
  Destination:            design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/href_t3_reg/CLR
                            (recovery check against rising-edge clock clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.016ns period=8.032ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.032ns  (clk_isp_design_1_clk_wiz_0_0 rise@8.032ns - clk_isp_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.174ns  (logic 0.195ns (2.386%)  route 7.979ns (97.614%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.608ns = ( 15.641 - 8.032 ) 
    Source Clock Delay      (SCD):    4.930ns
    Clock Pessimism Removal (CPR):    -0.506ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.209ns (routing 0.724ns, distribution 1.485ns)
  Clock Net Delay (Destination): 1.308ns (routing 0.231ns, distribution 1.077ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     2.425    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.322 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     2.677    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.721 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12595, routed)       2.209     4.930    design_1_i/isp_pipe/axis_to_video_0/inst/axis_to_video_inst/vid_clk
    SLICE_X11Y132        FDCE                                         r  design_1_i/isp_pipe/axis_to_video_0/inst/axis_to_video_inst/locked_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y132        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.115     5.045 r  design_1_i/isp_pipe/axis_to_video_0/inst/axis_to_video_inst/locked_r_reg/Q
                         net (fo=116, routed)         2.780     7.825    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/rst_n
    SLICE_X18Y122        LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.080     7.905 f  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/href_t1_i_1/O
                         net (fo=235, routed)         5.199    13.104    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/href_t1_i_1_n_0
    SLICE_X25Y121        FDCE                                         f  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/href_t3_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      8.032     8.032 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     8.032 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.195    10.227    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739    10.966 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312    11.278    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    11.317 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=12595, routed)       2.007    13.324    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/pclk
    SLICE_X17Y119        LUT3 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.120    13.444 r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_INST_0/O
                         net (fo=1, routed)           0.849    14.293    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_r_reg_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    14.332 r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_r_reg_0_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=446, routed)         1.308    15.641    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/mem_reg_bram_0
    SLICE_X25Y121        FDCE                                         r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/href_t3_reg/C
                         clock pessimism             -0.506    15.135    
                         clock uncertainty           -0.098    15.036    
    SLICE_X25Y121        FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.093    14.943    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/href_t3_reg
  -------------------------------------------------------------------
                         required time                         14.943    
                         arrival time                         -13.104    
  -------------------------------------------------------------------
                         slack                                  1.839    

Slack (MET) :             1.839ns  (required time - arrival time)
  Source:                 design_1_i/isp_pipe/axis_to_video_0/inst/axis_to_video_inst/locked_r_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.016ns period=8.032ns})
  Destination:            design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/href_t4_reg/CLR
                            (recovery check against rising-edge clock clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.016ns period=8.032ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.032ns  (clk_isp_design_1_clk_wiz_0_0 rise@8.032ns - clk_isp_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.174ns  (logic 0.195ns (2.386%)  route 7.979ns (97.614%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.608ns = ( 15.641 - 8.032 ) 
    Source Clock Delay      (SCD):    4.930ns
    Clock Pessimism Removal (CPR):    -0.506ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.209ns (routing 0.724ns, distribution 1.485ns)
  Clock Net Delay (Destination): 1.308ns (routing 0.231ns, distribution 1.077ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     2.425    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.322 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     2.677    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.721 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12595, routed)       2.209     4.930    design_1_i/isp_pipe/axis_to_video_0/inst/axis_to_video_inst/vid_clk
    SLICE_X11Y132        FDCE                                         r  design_1_i/isp_pipe/axis_to_video_0/inst/axis_to_video_inst/locked_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y132        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.115     5.045 r  design_1_i/isp_pipe/axis_to_video_0/inst/axis_to_video_inst/locked_r_reg/Q
                         net (fo=116, routed)         2.780     7.825    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/rst_n
    SLICE_X18Y122        LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.080     7.905 f  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/href_t1_i_1/O
                         net (fo=235, routed)         5.199    13.104    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/href_t1_i_1_n_0
    SLICE_X25Y121        FDCE                                         f  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/href_t4_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      8.032     8.032 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     8.032 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.195    10.227    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739    10.966 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312    11.278    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    11.317 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=12595, routed)       2.007    13.324    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/pclk
    SLICE_X17Y119        LUT3 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.120    13.444 r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_INST_0/O
                         net (fo=1, routed)           0.849    14.293    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_r_reg_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    14.332 r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_r_reg_0_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=446, routed)         1.308    15.641    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/mem_reg_bram_0
    SLICE_X25Y121        FDCE                                         r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/href_t4_reg/C
                         clock pessimism             -0.506    15.135    
                         clock uncertainty           -0.098    15.036    
    SLICE_X25Y121        FDCE (Recov_EFF2_SLICEM_C_CLR)
                                                     -0.093    14.943    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/href_t4_reg
  -------------------------------------------------------------------
                         required time                         14.943    
                         arrival time                         -13.104    
  -------------------------------------------------------------------
                         slack                                  1.839    

Slack (MET) :             1.839ns  (required time - arrival time)
  Source:                 design_1_i/isp_pipe/axis_to_video_0/inst/axis_to_video_inst/locked_r_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.016ns period=8.032ns})
  Destination:            design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/href_t5_reg/CLR
                            (recovery check against rising-edge clock clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.016ns period=8.032ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.032ns  (clk_isp_design_1_clk_wiz_0_0 rise@8.032ns - clk_isp_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.174ns  (logic 0.195ns (2.386%)  route 7.979ns (97.614%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.608ns = ( 15.641 - 8.032 ) 
    Source Clock Delay      (SCD):    4.930ns
    Clock Pessimism Removal (CPR):    -0.506ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.209ns (routing 0.724ns, distribution 1.485ns)
  Clock Net Delay (Destination): 1.308ns (routing 0.231ns, distribution 1.077ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     2.425    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.322 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     2.677    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.721 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12595, routed)       2.209     4.930    design_1_i/isp_pipe/axis_to_video_0/inst/axis_to_video_inst/vid_clk
    SLICE_X11Y132        FDCE                                         r  design_1_i/isp_pipe/axis_to_video_0/inst/axis_to_video_inst/locked_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y132        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.115     5.045 r  design_1_i/isp_pipe/axis_to_video_0/inst/axis_to_video_inst/locked_r_reg/Q
                         net (fo=116, routed)         2.780     7.825    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/rst_n
    SLICE_X18Y122        LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.080     7.905 f  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/href_t1_i_1/O
                         net (fo=235, routed)         5.199    13.104    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/href_t1_i_1_n_0
    SLICE_X25Y121        FDCE                                         f  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/href_t5_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      8.032     8.032 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     8.032 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.195    10.227    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739    10.966 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312    11.278    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    11.317 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=12595, routed)       2.007    13.324    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/pclk
    SLICE_X17Y119        LUT3 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.120    13.444 r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_INST_0/O
                         net (fo=1, routed)           0.849    14.293    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_r_reg_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    14.332 r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_r_reg_0_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=446, routed)         1.308    15.641    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/mem_reg_bram_0
    SLICE_X25Y121        FDCE                                         r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/href_t5_reg/C
                         clock pessimism             -0.506    15.135    
                         clock uncertainty           -0.098    15.036    
    SLICE_X25Y121        FDCE (Recov_FFF_SLICEM_C_CLR)
                                                     -0.093    14.943    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/href_t5_reg
  -------------------------------------------------------------------
                         required time                         14.943    
                         arrival time                         -13.104    
  -------------------------------------------------------------------
                         slack                                  1.839    

Slack (MET) :             1.839ns  (required time - arrival time)
  Source:                 design_1_i/isp_pipe/axis_to_video_0/inst/axis_to_video_inst/locked_r_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.016ns period=8.032ns})
  Destination:            design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_on_t3_reg/CLR
                            (recovery check against rising-edge clock clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.016ns period=8.032ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.032ns  (clk_isp_design_1_clk_wiz_0_0 rise@8.032ns - clk_isp_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.174ns  (logic 0.195ns (2.386%)  route 7.979ns (97.614%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.608ns = ( 15.641 - 8.032 ) 
    Source Clock Delay      (SCD):    4.930ns
    Clock Pessimism Removal (CPR):    -0.506ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.209ns (routing 0.724ns, distribution 1.485ns)
  Clock Net Delay (Destination): 1.308ns (routing 0.231ns, distribution 1.077ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     2.425    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.322 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     2.677    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.721 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12595, routed)       2.209     4.930    design_1_i/isp_pipe/axis_to_video_0/inst/axis_to_video_inst/vid_clk
    SLICE_X11Y132        FDCE                                         r  design_1_i/isp_pipe/axis_to_video_0/inst/axis_to_video_inst/locked_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y132        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.115     5.045 r  design_1_i/isp_pipe/axis_to_video_0/inst/axis_to_video_inst/locked_r_reg/Q
                         net (fo=116, routed)         2.780     7.825    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/rst_n
    SLICE_X18Y122        LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.080     7.905 f  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/href_t1_i_1/O
                         net (fo=235, routed)         5.199    13.104    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/href_t1_i_1_n_0
    SLICE_X25Y121        FDCE                                         f  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_on_t3_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      8.032     8.032 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     8.032 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.195    10.227    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739    10.966 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312    11.278    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    11.317 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=12595, routed)       2.007    13.324    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/pclk
    SLICE_X17Y119        LUT3 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.120    13.444 r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_INST_0/O
                         net (fo=1, routed)           0.849    14.293    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_r_reg_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    14.332 r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_r_reg_0_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=446, routed)         1.308    15.641    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/mem_reg_bram_0
    SLICE_X25Y121        FDCE                                         r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_on_t3_reg/C
                         clock pessimism             -0.506    15.135    
                         clock uncertainty           -0.098    15.036    
    SLICE_X25Y121        FDCE (Recov_FFF2_SLICEM_C_CLR)
                                                     -0.093    14.943    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_on_t3_reg
  -------------------------------------------------------------------
                         required time                         14.943    
                         arrival time                         -13.104    
  -------------------------------------------------------------------
                         slack                                  1.839    

Slack (MET) :             1.839ns  (required time - arrival time)
  Source:                 design_1_i/isp_pipe/axis_to_video_0/inst/axis_to_video_inst/locked_r_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.016ns period=8.032ns})
  Destination:            design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_on_t4_reg/CLR
                            (recovery check against rising-edge clock clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.016ns period=8.032ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.032ns  (clk_isp_design_1_clk_wiz_0_0 rise@8.032ns - clk_isp_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.174ns  (logic 0.195ns (2.386%)  route 7.979ns (97.614%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.608ns = ( 15.641 - 8.032 ) 
    Source Clock Delay      (SCD):    4.930ns
    Clock Pessimism Removal (CPR):    -0.506ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.209ns (routing 0.724ns, distribution 1.485ns)
  Clock Net Delay (Destination): 1.308ns (routing 0.231ns, distribution 1.077ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     2.425    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.322 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     2.677    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.721 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12595, routed)       2.209     4.930    design_1_i/isp_pipe/axis_to_video_0/inst/axis_to_video_inst/vid_clk
    SLICE_X11Y132        FDCE                                         r  design_1_i/isp_pipe/axis_to_video_0/inst/axis_to_video_inst/locked_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y132        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.115     5.045 r  design_1_i/isp_pipe/axis_to_video_0/inst/axis_to_video_inst/locked_r_reg/Q
                         net (fo=116, routed)         2.780     7.825    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/rst_n
    SLICE_X18Y122        LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.080     7.905 f  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/href_t1_i_1/O
                         net (fo=235, routed)         5.199    13.104    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/href_t1_i_1_n_0
    SLICE_X25Y121        FDCE                                         f  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_on_t4_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      8.032     8.032 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     8.032 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.195    10.227    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739    10.966 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312    11.278    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    11.317 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=12595, routed)       2.007    13.324    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/pclk
    SLICE_X17Y119        LUT3 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.120    13.444 r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_INST_0/O
                         net (fo=1, routed)           0.849    14.293    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_r_reg_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    14.332 r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_r_reg_0_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=446, routed)         1.308    15.641    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/mem_reg_bram_0
    SLICE_X25Y121        FDCE                                         r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_on_t4_reg/C
                         clock pessimism             -0.506    15.135    
                         clock uncertainty           -0.098    15.036    
    SLICE_X25Y121        FDCE (Recov_GFF_SLICEM_C_CLR)
                                                     -0.093    14.943    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_on_t4_reg
  -------------------------------------------------------------------
                         required time                         14.943    
                         arrival time                         -13.104    
  -------------------------------------------------------------------
                         slack                                  1.839    

Slack (MET) :             1.839ns  (required time - arrival time)
  Source:                 design_1_i/isp_pipe/axis_to_video_0/inst/axis_to_video_inst/locked_r_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.016ns period=8.032ns})
  Destination:            design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_on_t5_reg/CLR
                            (recovery check against rising-edge clock clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.016ns period=8.032ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.032ns  (clk_isp_design_1_clk_wiz_0_0 rise@8.032ns - clk_isp_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.174ns  (logic 0.195ns (2.386%)  route 7.979ns (97.614%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.608ns = ( 15.641 - 8.032 ) 
    Source Clock Delay      (SCD):    4.930ns
    Clock Pessimism Removal (CPR):    -0.506ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.209ns (routing 0.724ns, distribution 1.485ns)
  Clock Net Delay (Destination): 1.308ns (routing 0.231ns, distribution 1.077ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     2.425    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.322 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     2.677    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.721 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12595, routed)       2.209     4.930    design_1_i/isp_pipe/axis_to_video_0/inst/axis_to_video_inst/vid_clk
    SLICE_X11Y132        FDCE                                         r  design_1_i/isp_pipe/axis_to_video_0/inst/axis_to_video_inst/locked_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y132        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.115     5.045 r  design_1_i/isp_pipe/axis_to_video_0/inst/axis_to_video_inst/locked_r_reg/Q
                         net (fo=116, routed)         2.780     7.825    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/rst_n
    SLICE_X18Y122        LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.080     7.905 f  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/href_t1_i_1/O
                         net (fo=235, routed)         5.199    13.104    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/href_t1_i_1_n_0
    SLICE_X25Y121        FDCE                                         f  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_on_t5_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      8.032     8.032 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     8.032 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.195    10.227    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739    10.966 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312    11.278    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    11.317 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=12595, routed)       2.007    13.324    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/pclk
    SLICE_X17Y119        LUT3 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.120    13.444 r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_INST_0/O
                         net (fo=1, routed)           0.849    14.293    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_r_reg_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    14.332 r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_r_reg_0_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=446, routed)         1.308    15.641    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/mem_reg_bram_0
    SLICE_X25Y121        FDCE                                         r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_on_t5_reg/C
                         clock pessimism             -0.506    15.135    
                         clock uncertainty           -0.098    15.036    
    SLICE_X25Y121        FDCE (Recov_GFF2_SLICEM_C_CLR)
                                                     -0.093    14.943    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_on_t5_reg
  -------------------------------------------------------------------
                         required time                         14.943    
                         arrival time                         -13.104    
  -------------------------------------------------------------------
                         slack                                  1.839    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/s_module_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.016ns period=8.032ns})
  Destination:            design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/mux_dscale_i0/data_reg_reg[22]/CLR
                            (removal check against rising-edge clock clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.016ns period=8.032ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_isp_design_1_clk_wiz_0_0 rise@0.000ns - clk_isp_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.273ns  (logic 0.139ns (6.114%)  route 2.134ns (93.886%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.881ns
    Source Clock Delay      (SCD):    3.297ns
    Clock Pessimism Removal (CPR):    -0.459ns
  Clock Net Delay (Source):      1.197ns (routing 0.396ns, distribution 0.801ns)
  Clock Net Delay (Destination): 0.924ns (routing 0.133ns, distribution 0.791ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.329     1.329    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     1.895 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.182     2.077    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.100 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12595, routed)       1.197     3.297    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/pclk
    SLICE_X16Y122        FDRE                                         r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/s_module_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y122        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.084     3.381 f  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/s_module_reset_reg/Q
                         net (fo=8, routed)           0.260     3.641    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/mux_in/s_module_reset
    SLICE_X18Y142        LUT2 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.055     3.696 f  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/mux_in/href_reg_i_2/O
                         net (fo=226, routed)         1.874     5.570    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/mux_dscale_i0/data_reg_reg[2]_0
    SLICE_X20Y135        FDCE                                         f  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/mux_dscale_i0/data_reg_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.453     1.453    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     1.374 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208     1.582    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.608 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=12595, routed)       1.311     2.919    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/pclk
    SLICE_X17Y119        LUT3 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.170     3.089 r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_INST_0/O
                         net (fo=1, routed)           0.842     3.931    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_r_reg_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     3.957 r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_r_reg_0_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=446, routed)         0.924     4.881    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/mux_dscale_i0/data_reg_reg[29]_0
    SLICE_X20Y135        FDCE                                         r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/mux_dscale_i0/data_reg_reg[22]/C
                         clock pessimism              0.459     5.340    
    SLICE_X20Y135        FDCE (Remov_DFF_SLICEM_C_CLR)
                                                     -0.018     5.322    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/mux_dscale_i0/data_reg_reg[22]
  -------------------------------------------------------------------
                         required time                         -5.322    
                         arrival time                           5.570    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/s_module_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.016ns period=8.032ns})
  Destination:            design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/mux_dscale_i0/data_reg_reg[25]/CLR
                            (removal check against rising-edge clock clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.016ns period=8.032ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_isp_design_1_clk_wiz_0_0 rise@0.000ns - clk_isp_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.273ns  (logic 0.139ns (6.114%)  route 2.134ns (93.886%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.881ns
    Source Clock Delay      (SCD):    3.297ns
    Clock Pessimism Removal (CPR):    -0.459ns
  Clock Net Delay (Source):      1.197ns (routing 0.396ns, distribution 0.801ns)
  Clock Net Delay (Destination): 0.924ns (routing 0.133ns, distribution 0.791ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.329     1.329    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     1.895 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.182     2.077    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.100 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12595, routed)       1.197     3.297    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/pclk
    SLICE_X16Y122        FDRE                                         r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/s_module_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y122        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.084     3.381 f  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/s_module_reset_reg/Q
                         net (fo=8, routed)           0.260     3.641    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/mux_in/s_module_reset
    SLICE_X18Y142        LUT2 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.055     3.696 f  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/mux_in/href_reg_i_2/O
                         net (fo=226, routed)         1.874     5.570    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/mux_dscale_i0/data_reg_reg[2]_0
    SLICE_X20Y135        FDCE                                         f  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/mux_dscale_i0/data_reg_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.453     1.453    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     1.374 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208     1.582    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.608 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=12595, routed)       1.311     2.919    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/pclk
    SLICE_X17Y119        LUT3 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.170     3.089 r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_INST_0/O
                         net (fo=1, routed)           0.842     3.931    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_r_reg_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     3.957 r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_r_reg_0_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=446, routed)         0.924     4.881    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/mux_dscale_i0/data_reg_reg[29]_0
    SLICE_X20Y135        FDCE                                         r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/mux_dscale_i0/data_reg_reg[25]/C
                         clock pessimism              0.459     5.340    
    SLICE_X20Y135        FDCE (Remov_CFF_SLICEM_C_CLR)
                                                     -0.018     5.322    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/mux_dscale_i0/data_reg_reg[25]
  -------------------------------------------------------------------
                         required time                         -5.322    
                         arrival time                           5.570    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/s_module_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.016ns period=8.032ns})
  Destination:            design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/mux_dscale_i0/data_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.016ns period=8.032ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_isp_design_1_clk_wiz_0_0 rise@0.000ns - clk_isp_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.273ns  (logic 0.139ns (6.114%)  route 2.134ns (93.886%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.881ns
    Source Clock Delay      (SCD):    3.297ns
    Clock Pessimism Removal (CPR):    -0.459ns
  Clock Net Delay (Source):      1.197ns (routing 0.396ns, distribution 0.801ns)
  Clock Net Delay (Destination): 0.924ns (routing 0.133ns, distribution 0.791ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.329     1.329    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     1.895 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.182     2.077    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.100 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12595, routed)       1.197     3.297    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/pclk
    SLICE_X16Y122        FDRE                                         r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/s_module_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y122        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.084     3.381 f  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/s_module_reset_reg/Q
                         net (fo=8, routed)           0.260     3.641    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/mux_in/s_module_reset
    SLICE_X18Y142        LUT2 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.055     3.696 f  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/mux_in/href_reg_i_2/O
                         net (fo=226, routed)         1.874     5.570    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/mux_dscale_i0/data_reg_reg[2]_0
    SLICE_X20Y135        FDCE                                         f  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/mux_dscale_i0/data_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.453     1.453    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     1.374 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208     1.582    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.608 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=12595, routed)       1.311     2.919    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/pclk
    SLICE_X17Y119        LUT3 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.170     3.089 r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_INST_0/O
                         net (fo=1, routed)           0.842     3.931    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_r_reg_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     3.957 r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_r_reg_0_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=446, routed)         0.924     4.881    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/mux_dscale_i0/data_reg_reg[29]_0
    SLICE_X20Y135        FDCE                                         r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/mux_dscale_i0/data_reg_reg[3]/C
                         clock pessimism              0.459     5.340    
    SLICE_X20Y135        FDCE (Remov_BFF_SLICEM_C_CLR)
                                                     -0.018     5.322    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/mux_dscale_i0/data_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -5.322    
                         arrival time                           5.570    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/s_module_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.016ns period=8.032ns})
  Destination:            design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/mux_dscale_i0/data_reg_reg[9]/CLR
                            (removal check against rising-edge clock clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.016ns period=8.032ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_isp_design_1_clk_wiz_0_0 rise@0.000ns - clk_isp_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.273ns  (logic 0.139ns (6.114%)  route 2.134ns (93.886%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.881ns
    Source Clock Delay      (SCD):    3.297ns
    Clock Pessimism Removal (CPR):    -0.459ns
  Clock Net Delay (Source):      1.197ns (routing 0.396ns, distribution 0.801ns)
  Clock Net Delay (Destination): 0.924ns (routing 0.133ns, distribution 0.791ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.329     1.329    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     1.895 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.182     2.077    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.100 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12595, routed)       1.197     3.297    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/pclk
    SLICE_X16Y122        FDRE                                         r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/s_module_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y122        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.084     3.381 f  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/s_module_reset_reg/Q
                         net (fo=8, routed)           0.260     3.641    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/mux_in/s_module_reset
    SLICE_X18Y142        LUT2 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.055     3.696 f  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/mux_in/href_reg_i_2/O
                         net (fo=226, routed)         1.874     5.570    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/mux_dscale_i0/data_reg_reg[2]_0
    SLICE_X20Y135        FDCE                                         f  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/mux_dscale_i0/data_reg_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.453     1.453    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     1.374 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208     1.582    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.608 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=12595, routed)       1.311     2.919    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/pclk
    SLICE_X17Y119        LUT3 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.170     3.089 r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_INST_0/O
                         net (fo=1, routed)           0.842     3.931    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_r_reg_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     3.957 r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_r_reg_0_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=446, routed)         0.924     4.881    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/mux_dscale_i0/data_reg_reg[29]_0
    SLICE_X20Y135        FDCE                                         r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/mux_dscale_i0/data_reg_reg[9]/C
                         clock pessimism              0.459     5.340    
    SLICE_X20Y135        FDCE (Remov_AFF_SLICEM_C_CLR)
                                                     -0.018     5.322    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/mux_dscale_i0/data_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -5.322    
                         arrival time                           5.570    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/s_blc_en_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.016ns period=8.032ns})
  Destination:            design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/blc_i0/odd_line_reg/CLR
                            (removal check against rising-edge clock clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.016ns period=8.032ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_isp_design_1_clk_wiz_0_0 rise@0.000ns - clk_isp_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.119ns (42.594%)  route 0.160ns (57.406%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.817ns
    Source Clock Delay      (SCD):    3.204ns
    Clock Pessimism Removal (CPR):    -0.434ns
  Clock Net Delay (Source):      1.104ns (routing 0.396ns, distribution 0.708ns)
  Clock Net Delay (Destination): 1.209ns (routing 0.428ns, distribution 0.781ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.329     1.329    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     1.895 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.182     2.077    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.100 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12595, routed)       1.104     3.204    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/pclk
    SLICE_X31Y140        FDRE                                         r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/s_blc_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y140        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.082     3.286 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/s_blc_en_reg/Q
                         net (fo=13, routed)          0.053     3.339    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/blc_i0/s_blc_en
    SLICE_X31Y139        LUT3 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.037     3.376 f  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/blc_i0/odd_pix_i_2/O
                         net (fo=13, routed)          0.108     3.483    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/blc_i0/odd_pix_i_2_n_0
    SLICE_X30Y140        FDCE                                         f  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/blc_i0/odd_line_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.453     1.453    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     1.374 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208     1.582    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.608 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12595, routed)       1.209     2.817    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/blc_i0/pclk
    SLICE_X30Y140        FDCE                                         r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/blc_i0/odd_line_reg/C
                         clock pessimism              0.434     3.251    
    SLICE_X30Y140        FDCE (Remov_BFF_SLICEL_C_CLR)
                                                     -0.018     3.233    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/blc_i0/odd_line_reg
  -------------------------------------------------------------------
                         required time                         -3.233    
                         arrival time                           3.483    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/s_blc_en_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.016ns period=8.032ns})
  Destination:            design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/blc_i0/odd_pix_reg/CLR
                            (removal check against rising-edge clock clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.016ns period=8.032ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_isp_design_1_clk_wiz_0_0 rise@0.000ns - clk_isp_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.119ns (42.594%)  route 0.160ns (57.406%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.817ns
    Source Clock Delay      (SCD):    3.204ns
    Clock Pessimism Removal (CPR):    -0.434ns
  Clock Net Delay (Source):      1.104ns (routing 0.396ns, distribution 0.708ns)
  Clock Net Delay (Destination): 1.209ns (routing 0.428ns, distribution 0.781ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.329     1.329    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     1.895 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.182     2.077    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.100 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12595, routed)       1.104     3.204    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/pclk
    SLICE_X31Y140        FDRE                                         r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/s_blc_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y140        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.082     3.286 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/s_blc_en_reg/Q
                         net (fo=13, routed)          0.053     3.339    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/blc_i0/s_blc_en
    SLICE_X31Y139        LUT3 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.037     3.376 f  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/blc_i0/odd_pix_i_2/O
                         net (fo=13, routed)          0.108     3.483    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/blc_i0/odd_pix_i_2_n_0
    SLICE_X30Y140        FDCE                                         f  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/blc_i0/odd_pix_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.453     1.453    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     1.374 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208     1.582    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.608 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12595, routed)       1.209     2.817    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/blc_i0/pclk
    SLICE_X30Y140        FDCE                                         r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/blc_i0/odd_pix_reg/C
                         clock pessimism              0.434     3.251    
    SLICE_X30Y140        FDCE (Remov_BFF2_SLICEL_C_CLR)
                                                     -0.018     3.233    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/blc_i0/odd_pix_reg
  -------------------------------------------------------------------
                         required time                         -3.233    
                         arrival time                           3.483    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/s_blc_en_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.016ns period=8.032ns})
  Destination:            design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/blc_i0/prev_href_reg/CLR
                            (removal check against rising-edge clock clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.016ns period=8.032ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_isp_design_1_clk_wiz_0_0 rise@0.000ns - clk_isp_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.119ns (42.594%)  route 0.160ns (57.406%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.817ns
    Source Clock Delay      (SCD):    3.204ns
    Clock Pessimism Removal (CPR):    -0.434ns
  Clock Net Delay (Source):      1.104ns (routing 0.396ns, distribution 0.708ns)
  Clock Net Delay (Destination): 1.209ns (routing 0.428ns, distribution 0.781ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.329     1.329    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     1.895 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.182     2.077    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.100 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12595, routed)       1.104     3.204    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/pclk
    SLICE_X31Y140        FDRE                                         r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/s_blc_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y140        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.082     3.286 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/s_blc_en_reg/Q
                         net (fo=13, routed)          0.053     3.339    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/blc_i0/s_blc_en
    SLICE_X31Y139        LUT3 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.037     3.376 f  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/blc_i0/odd_pix_i_2/O
                         net (fo=13, routed)          0.108     3.483    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/blc_i0/odd_pix_i_2_n_0
    SLICE_X30Y140        FDCE                                         f  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/blc_i0/prev_href_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.453     1.453    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     1.374 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208     1.582    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.608 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12595, routed)       1.209     2.817    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/blc_i0/pclk
    SLICE_X30Y140        FDCE                                         r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/blc_i0/prev_href_reg/C
                         clock pessimism              0.434     3.251    
    SLICE_X30Y140        FDCE (Remov_AFF_SLICEL_C_CLR)
                                                     -0.018     3.233    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/blc_i0/prev_href_reg
  -------------------------------------------------------------------
                         required time                         -3.233    
                         arrival time                           3.483    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/s_module_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.016ns period=8.032ns})
  Destination:            design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/mux_dscale_i0/data_reg_reg[18]/CLR
                            (removal check against rising-edge clock clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.016ns period=8.032ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_isp_design_1_clk_wiz_0_0 rise@0.000ns - clk_isp_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.281ns  (logic 0.139ns (6.093%)  route 2.142ns (93.907%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.882ns
    Source Clock Delay      (SCD):    3.297ns
    Clock Pessimism Removal (CPR):    -0.459ns
  Clock Net Delay (Source):      1.197ns (routing 0.396ns, distribution 0.801ns)
  Clock Net Delay (Destination): 0.925ns (routing 0.133ns, distribution 0.792ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.329     1.329    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     1.895 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.182     2.077    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.100 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12595, routed)       1.197     3.297    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/pclk
    SLICE_X16Y122        FDRE                                         r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/s_module_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y122        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.084     3.381 f  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/s_module_reset_reg/Q
                         net (fo=8, routed)           0.260     3.641    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/mux_in/s_module_reset
    SLICE_X18Y142        LUT2 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.055     3.696 f  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/mux_in/href_reg_i_2/O
                         net (fo=226, routed)         1.882     5.578    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/mux_dscale_i0/data_reg_reg[2]_0
    SLICE_X20Y134        FDCE                                         f  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/mux_dscale_i0/data_reg_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.453     1.453    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     1.374 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208     1.582    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.608 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=12595, routed)       1.311     2.919    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/pclk
    SLICE_X17Y119        LUT3 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.170     3.089 r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_INST_0/O
                         net (fo=1, routed)           0.842     3.931    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_r_reg_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     3.957 r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_r_reg_0_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=446, routed)         0.925     4.882    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/mux_dscale_i0/data_reg_reg[29]_0
    SLICE_X20Y134        FDCE                                         r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/mux_dscale_i0/data_reg_reg[18]/C
                         clock pessimism              0.459     5.341    
    SLICE_X20Y134        FDCE (Remov_DFF_SLICEM_C_CLR)
                                                     -0.018     5.323    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/mux_dscale_i0/data_reg_reg[18]
  -------------------------------------------------------------------
                         required time                         -5.323    
                         arrival time                           5.578    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/s_module_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.016ns period=8.032ns})
  Destination:            design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/mux_dscale_i0/data_reg_reg[19]/CLR
                            (removal check against rising-edge clock clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.016ns period=8.032ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_isp_design_1_clk_wiz_0_0 rise@0.000ns - clk_isp_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.281ns  (logic 0.139ns (6.093%)  route 2.142ns (93.907%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.882ns
    Source Clock Delay      (SCD):    3.297ns
    Clock Pessimism Removal (CPR):    -0.459ns
  Clock Net Delay (Source):      1.197ns (routing 0.396ns, distribution 0.801ns)
  Clock Net Delay (Destination): 0.925ns (routing 0.133ns, distribution 0.792ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.329     1.329    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     1.895 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.182     2.077    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.100 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12595, routed)       1.197     3.297    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/pclk
    SLICE_X16Y122        FDRE                                         r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/s_module_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y122        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.084     3.381 f  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/s_module_reset_reg/Q
                         net (fo=8, routed)           0.260     3.641    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/mux_in/s_module_reset
    SLICE_X18Y142        LUT2 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.055     3.696 f  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/mux_in/href_reg_i_2/O
                         net (fo=226, routed)         1.882     5.578    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/mux_dscale_i0/data_reg_reg[2]_0
    SLICE_X20Y134        FDCE                                         f  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/mux_dscale_i0/data_reg_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.453     1.453    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     1.374 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208     1.582    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.608 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=12595, routed)       1.311     2.919    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/pclk
    SLICE_X17Y119        LUT3 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.170     3.089 r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_INST_0/O
                         net (fo=1, routed)           0.842     3.931    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_r_reg_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     3.957 r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_r_reg_0_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=446, routed)         0.925     4.882    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/mux_dscale_i0/data_reg_reg[29]_0
    SLICE_X20Y134        FDCE                                         r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/mux_dscale_i0/data_reg_reg[19]/C
                         clock pessimism              0.459     5.341    
    SLICE_X20Y134        FDCE (Remov_CFF_SLICEM_C_CLR)
                                                     -0.018     5.323    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/mux_dscale_i0/data_reg_reg[19]
  -------------------------------------------------------------------
                         required time                         -5.323    
                         arrival time                           5.578    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/s_module_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.016ns period=8.032ns})
  Destination:            design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/mux_dscale_i0/data_reg_reg[24]/CLR
                            (removal check against rising-edge clock clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.016ns period=8.032ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_isp_design_1_clk_wiz_0_0 rise@0.000ns - clk_isp_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.281ns  (logic 0.139ns (6.093%)  route 2.142ns (93.907%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.882ns
    Source Clock Delay      (SCD):    3.297ns
    Clock Pessimism Removal (CPR):    -0.459ns
  Clock Net Delay (Source):      1.197ns (routing 0.396ns, distribution 0.801ns)
  Clock Net Delay (Destination): 0.925ns (routing 0.133ns, distribution 0.792ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.329     1.329    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     1.895 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.182     2.077    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.100 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12595, routed)       1.197     3.297    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/pclk
    SLICE_X16Y122        FDRE                                         r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/s_module_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y122        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.084     3.381 f  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/s_module_reset_reg/Q
                         net (fo=8, routed)           0.260     3.641    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/mux_in/s_module_reset
    SLICE_X18Y142        LUT2 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.055     3.696 f  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/mux_in/href_reg_i_2/O
                         net (fo=226, routed)         1.882     5.578    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/mux_dscale_i0/data_reg_reg[2]_0
    SLICE_X20Y134        FDCE                                         f  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/mux_dscale_i0/data_reg_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.453     1.453    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     1.374 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208     1.582    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.608 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=12595, routed)       1.311     2.919    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/pclk
    SLICE_X17Y119        LUT3 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.170     3.089 r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_INST_0/O
                         net (fo=1, routed)           0.842     3.931    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_r_reg_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     3.957 r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_r_reg_0_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=446, routed)         0.925     4.882    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/mux_dscale_i0/data_reg_reg[29]_0
    SLICE_X20Y134        FDCE                                         r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/mux_dscale_i0/data_reg_reg[24]/C
                         clock pessimism              0.459     5.341    
    SLICE_X20Y134        FDCE (Remov_BFF_SLICEM_C_CLR)
                                                     -0.018     5.323    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/mux_dscale_i0/data_reg_reg[24]
  -------------------------------------------------------------------
                         required time                         -5.323    
                         arrival time                           5.578    
  -------------------------------------------------------------------
                         slack                                  0.255    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_sys_design_1_clk_wiz_0_0
  To Clock:  clk_sys_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        2.308ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.238ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.308ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_sys/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Destination:            design_1_i/isp_pipe/video_to_axis_1/inst/video_to_axis_inst/fifo/w2r_wptr1_reg[0]/CLR
                            (recovery check against rising-edge clock clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.663ns  (clk_sys_design_1_clk_wiz_0_0 rise@6.663ns - clk_sys_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.793ns  (logic 0.157ns (4.139%)  route 3.636ns (95.861%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.374ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.694ns = ( 11.358 - 6.663 ) 
    Source Clock Delay      (SCD):    4.517ns
    Clock Pessimism Removal (CPR):    -0.551ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.178ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.802ns (routing 0.246ns, distribution 1.556ns)
  Clock Net Delay (Destination): 1.413ns (routing 0.231ns, distribution 1.182ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     2.425    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.322 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349     2.671    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.715 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29840, routed)       1.802     4.517    design_1_i/rst_clk_sys/U0/slowest_sync_clk
    SLICE_X1Y156         FDRE                                         r  design_1_i/rst_clk_sys/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y156         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     4.630 r  design_1_i/rst_clk_sys/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.916     6.546    design_1_i/rst_clk_sys/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     6.590 r  design_1_i/rst_clk_sys/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=1622, routed)        1.720     8.310    design_1_i/isp_pipe/video_to_axis_1/inst/video_to_axis_inst/fifo/aresetn
    SLICE_X25Y102        FDCE                                         f  design_1_i/isp_pipe/video_to_axis_1/inst/video_to_axis_inst/fifo/w2r_wptr1_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      6.663     6.663 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     6.663 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.195     8.858    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     9.597 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.308     9.905    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     9.944 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29840, routed)       1.413    11.358    design_1_i/isp_pipe/video_to_axis_1/inst/video_to_axis_inst/fifo/aclk
    SLICE_X25Y102        FDCE                                         r  design_1_i/isp_pipe/video_to_axis_1/inst/video_to_axis_inst/fifo/w2r_wptr1_reg[0]/C
                         clock pessimism             -0.551    10.807    
                         clock uncertainty           -0.096    10.711    
    SLICE_X25Y102        FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.093    10.618    design_1_i/isp_pipe/video_to_axis_1/inst/video_to_axis_inst/fifo/w2r_wptr1_reg[0]
  -------------------------------------------------------------------
                         required time                         10.618    
                         arrival time                          -8.310    
  -------------------------------------------------------------------
                         slack                                  2.308    

Slack (MET) :             2.308ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_sys/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Destination:            design_1_i/isp_pipe/video_to_axis_1/inst/video_to_axis_inst/fifo/w2r_wptr1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.663ns  (clk_sys_design_1_clk_wiz_0_0 rise@6.663ns - clk_sys_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.793ns  (logic 0.157ns (4.139%)  route 3.636ns (95.861%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.374ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.694ns = ( 11.358 - 6.663 ) 
    Source Clock Delay      (SCD):    4.517ns
    Clock Pessimism Removal (CPR):    -0.551ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.178ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.802ns (routing 0.246ns, distribution 1.556ns)
  Clock Net Delay (Destination): 1.413ns (routing 0.231ns, distribution 1.182ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     2.425    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.322 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349     2.671    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.715 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29840, routed)       1.802     4.517    design_1_i/rst_clk_sys/U0/slowest_sync_clk
    SLICE_X1Y156         FDRE                                         r  design_1_i/rst_clk_sys/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y156         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     4.630 r  design_1_i/rst_clk_sys/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.916     6.546    design_1_i/rst_clk_sys/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     6.590 r  design_1_i/rst_clk_sys/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=1622, routed)        1.720     8.310    design_1_i/isp_pipe/video_to_axis_1/inst/video_to_axis_inst/fifo/aresetn
    SLICE_X25Y102        FDCE                                         f  design_1_i/isp_pipe/video_to_axis_1/inst/video_to_axis_inst/fifo/w2r_wptr1_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      6.663     6.663 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     6.663 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.195     8.858    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     9.597 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.308     9.905    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     9.944 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29840, routed)       1.413    11.358    design_1_i/isp_pipe/video_to_axis_1/inst/video_to_axis_inst/fifo/aclk
    SLICE_X25Y102        FDCE                                         r  design_1_i/isp_pipe/video_to_axis_1/inst/video_to_axis_inst/fifo/w2r_wptr1_reg[1]/C
                         clock pessimism             -0.551    10.807    
                         clock uncertainty           -0.096    10.711    
    SLICE_X25Y102        FDCE (Recov_CFF_SLICEM_C_CLR)
                                                     -0.093    10.618    design_1_i/isp_pipe/video_to_axis_1/inst/video_to_axis_inst/fifo/w2r_wptr1_reg[1]
  -------------------------------------------------------------------
                         required time                         10.618    
                         arrival time                          -8.310    
  -------------------------------------------------------------------
                         slack                                  2.308    

Slack (MET) :             2.308ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_sys/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Destination:            design_1_i/isp_pipe/video_to_axis_1/inst/video_to_axis_inst/fifo/w2r_wptr1_reg[2]/CLR
                            (recovery check against rising-edge clock clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.663ns  (clk_sys_design_1_clk_wiz_0_0 rise@6.663ns - clk_sys_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.793ns  (logic 0.157ns (4.139%)  route 3.636ns (95.861%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.374ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.694ns = ( 11.358 - 6.663 ) 
    Source Clock Delay      (SCD):    4.517ns
    Clock Pessimism Removal (CPR):    -0.551ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.178ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.802ns (routing 0.246ns, distribution 1.556ns)
  Clock Net Delay (Destination): 1.413ns (routing 0.231ns, distribution 1.182ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     2.425    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.322 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349     2.671    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.715 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29840, routed)       1.802     4.517    design_1_i/rst_clk_sys/U0/slowest_sync_clk
    SLICE_X1Y156         FDRE                                         r  design_1_i/rst_clk_sys/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y156         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     4.630 r  design_1_i/rst_clk_sys/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.916     6.546    design_1_i/rst_clk_sys/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     6.590 r  design_1_i/rst_clk_sys/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=1622, routed)        1.720     8.310    design_1_i/isp_pipe/video_to_axis_1/inst/video_to_axis_inst/fifo/aresetn
    SLICE_X25Y102        FDCE                                         f  design_1_i/isp_pipe/video_to_axis_1/inst/video_to_axis_inst/fifo/w2r_wptr1_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      6.663     6.663 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     6.663 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.195     8.858    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     9.597 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.308     9.905    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     9.944 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29840, routed)       1.413    11.358    design_1_i/isp_pipe/video_to_axis_1/inst/video_to_axis_inst/fifo/aclk
    SLICE_X25Y102        FDCE                                         r  design_1_i/isp_pipe/video_to_axis_1/inst/video_to_axis_inst/fifo/w2r_wptr1_reg[2]/C
                         clock pessimism             -0.551    10.807    
                         clock uncertainty           -0.096    10.711    
    SLICE_X25Y102        FDCE (Recov_CFF2_SLICEM_C_CLR)
                                                     -0.093    10.618    design_1_i/isp_pipe/video_to_axis_1/inst/video_to_axis_inst/fifo/w2r_wptr1_reg[2]
  -------------------------------------------------------------------
                         required time                         10.618    
                         arrival time                          -8.310    
  -------------------------------------------------------------------
                         slack                                  2.308    

Slack (MET) :             2.308ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_sys/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Destination:            design_1_i/isp_pipe/video_to_axis_1/inst/video_to_axis_inst/fifo/w2r_wptr1_reg[3]/CLR
                            (recovery check against rising-edge clock clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.663ns  (clk_sys_design_1_clk_wiz_0_0 rise@6.663ns - clk_sys_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.793ns  (logic 0.157ns (4.139%)  route 3.636ns (95.861%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.374ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.694ns = ( 11.358 - 6.663 ) 
    Source Clock Delay      (SCD):    4.517ns
    Clock Pessimism Removal (CPR):    -0.551ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.178ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.802ns (routing 0.246ns, distribution 1.556ns)
  Clock Net Delay (Destination): 1.413ns (routing 0.231ns, distribution 1.182ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     2.425    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.322 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349     2.671    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.715 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29840, routed)       1.802     4.517    design_1_i/rst_clk_sys/U0/slowest_sync_clk
    SLICE_X1Y156         FDRE                                         r  design_1_i/rst_clk_sys/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y156         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     4.630 r  design_1_i/rst_clk_sys/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.916     6.546    design_1_i/rst_clk_sys/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     6.590 r  design_1_i/rst_clk_sys/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=1622, routed)        1.720     8.310    design_1_i/isp_pipe/video_to_axis_1/inst/video_to_axis_inst/fifo/aresetn
    SLICE_X25Y102        FDCE                                         f  design_1_i/isp_pipe/video_to_axis_1/inst/video_to_axis_inst/fifo/w2r_wptr1_reg[3]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      6.663     6.663 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     6.663 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.195     8.858    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     9.597 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.308     9.905    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     9.944 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29840, routed)       1.413    11.358    design_1_i/isp_pipe/video_to_axis_1/inst/video_to_axis_inst/fifo/aclk
    SLICE_X25Y102        FDCE                                         r  design_1_i/isp_pipe/video_to_axis_1/inst/video_to_axis_inst/fifo/w2r_wptr1_reg[3]/C
                         clock pessimism             -0.551    10.807    
                         clock uncertainty           -0.096    10.711    
    SLICE_X25Y102        FDCE (Recov_DFF2_SLICEM_C_CLR)
                                                     -0.093    10.618    design_1_i/isp_pipe/video_to_axis_1/inst/video_to_axis_inst/fifo/w2r_wptr1_reg[3]
  -------------------------------------------------------------------
                         required time                         10.618    
                         arrival time                          -8.310    
  -------------------------------------------------------------------
                         slack                                  2.308    

Slack (MET) :             2.311ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_sys/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Destination:            design_1_i/isp_pipe/video_to_axis_1/inst/video_to_axis_inst/fifo/w2r_wptr2_reg[0]/CLR
                            (recovery check against rising-edge clock clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.663ns  (clk_sys_design_1_clk_wiz_0_0 rise@6.663ns - clk_sys_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.790ns  (logic 0.157ns (4.143%)  route 3.633ns (95.857%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.374ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.694ns = ( 11.358 - 6.663 ) 
    Source Clock Delay      (SCD):    4.517ns
    Clock Pessimism Removal (CPR):    -0.551ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.178ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.802ns (routing 0.246ns, distribution 1.556ns)
  Clock Net Delay (Destination): 1.413ns (routing 0.231ns, distribution 1.182ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     2.425    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.322 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349     2.671    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.715 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29840, routed)       1.802     4.517    design_1_i/rst_clk_sys/U0/slowest_sync_clk
    SLICE_X1Y156         FDRE                                         r  design_1_i/rst_clk_sys/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y156         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     4.630 r  design_1_i/rst_clk_sys/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.916     6.546    design_1_i/rst_clk_sys/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     6.590 r  design_1_i/rst_clk_sys/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=1622, routed)        1.717     8.307    design_1_i/isp_pipe/video_to_axis_1/inst/video_to_axis_inst/fifo/aresetn
    SLICE_X25Y102        FDCE                                         f  design_1_i/isp_pipe/video_to_axis_1/inst/video_to_axis_inst/fifo/w2r_wptr2_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      6.663     6.663 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     6.663 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.195     8.858    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     9.597 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.308     9.905    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     9.944 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29840, routed)       1.413    11.358    design_1_i/isp_pipe/video_to_axis_1/inst/video_to_axis_inst/fifo/aclk
    SLICE_X25Y102        FDCE                                         r  design_1_i/isp_pipe/video_to_axis_1/inst/video_to_axis_inst/fifo/w2r_wptr2_reg[0]/C
                         clock pessimism             -0.551    10.807    
                         clock uncertainty           -0.096    10.711    
    SLICE_X25Y102        FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.093    10.618    design_1_i/isp_pipe/video_to_axis_1/inst/video_to_axis_inst/fifo/w2r_wptr2_reg[0]
  -------------------------------------------------------------------
                         required time                         10.618    
                         arrival time                          -8.307    
  -------------------------------------------------------------------
                         slack                                  2.311    

Slack (MET) :             2.311ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_sys/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Destination:            design_1_i/isp_pipe/video_to_axis_1/inst/video_to_axis_inst/fifo/w2r_wptr2_reg[1]/CLR
                            (recovery check against rising-edge clock clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.663ns  (clk_sys_design_1_clk_wiz_0_0 rise@6.663ns - clk_sys_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.790ns  (logic 0.157ns (4.143%)  route 3.633ns (95.857%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.374ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.694ns = ( 11.358 - 6.663 ) 
    Source Clock Delay      (SCD):    4.517ns
    Clock Pessimism Removal (CPR):    -0.551ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.178ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.802ns (routing 0.246ns, distribution 1.556ns)
  Clock Net Delay (Destination): 1.413ns (routing 0.231ns, distribution 1.182ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     2.425    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.322 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349     2.671    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.715 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29840, routed)       1.802     4.517    design_1_i/rst_clk_sys/U0/slowest_sync_clk
    SLICE_X1Y156         FDRE                                         r  design_1_i/rst_clk_sys/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y156         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     4.630 r  design_1_i/rst_clk_sys/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.916     6.546    design_1_i/rst_clk_sys/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     6.590 r  design_1_i/rst_clk_sys/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=1622, routed)        1.717     8.307    design_1_i/isp_pipe/video_to_axis_1/inst/video_to_axis_inst/fifo/aresetn
    SLICE_X25Y102        FDCE                                         f  design_1_i/isp_pipe/video_to_axis_1/inst/video_to_axis_inst/fifo/w2r_wptr2_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      6.663     6.663 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     6.663 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.195     8.858    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     9.597 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.308     9.905    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     9.944 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29840, routed)       1.413    11.358    design_1_i/isp_pipe/video_to_axis_1/inst/video_to_axis_inst/fifo/aclk
    SLICE_X25Y102        FDCE                                         r  design_1_i/isp_pipe/video_to_axis_1/inst/video_to_axis_inst/fifo/w2r_wptr2_reg[1]/C
                         clock pessimism             -0.551    10.807    
                         clock uncertainty           -0.096    10.711    
    SLICE_X25Y102        FDCE (Recov_EFF2_SLICEM_C_CLR)
                                                     -0.093    10.618    design_1_i/isp_pipe/video_to_axis_1/inst/video_to_axis_inst/fifo/w2r_wptr2_reg[1]
  -------------------------------------------------------------------
                         required time                         10.618    
                         arrival time                          -8.307    
  -------------------------------------------------------------------
                         slack                                  2.311    

Slack (MET) :             2.311ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_sys/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Destination:            design_1_i/isp_pipe/video_to_axis_1/inst/video_to_axis_inst/fifo/w2r_wptr2_reg[2]/CLR
                            (recovery check against rising-edge clock clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.663ns  (clk_sys_design_1_clk_wiz_0_0 rise@6.663ns - clk_sys_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.790ns  (logic 0.157ns (4.143%)  route 3.633ns (95.857%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.374ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.694ns = ( 11.358 - 6.663 ) 
    Source Clock Delay      (SCD):    4.517ns
    Clock Pessimism Removal (CPR):    -0.551ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.178ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.802ns (routing 0.246ns, distribution 1.556ns)
  Clock Net Delay (Destination): 1.413ns (routing 0.231ns, distribution 1.182ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     2.425    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.322 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349     2.671    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.715 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29840, routed)       1.802     4.517    design_1_i/rst_clk_sys/U0/slowest_sync_clk
    SLICE_X1Y156         FDRE                                         r  design_1_i/rst_clk_sys/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y156         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     4.630 r  design_1_i/rst_clk_sys/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.916     6.546    design_1_i/rst_clk_sys/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     6.590 r  design_1_i/rst_clk_sys/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=1622, routed)        1.717     8.307    design_1_i/isp_pipe/video_to_axis_1/inst/video_to_axis_inst/fifo/aresetn
    SLICE_X25Y102        FDCE                                         f  design_1_i/isp_pipe/video_to_axis_1/inst/video_to_axis_inst/fifo/w2r_wptr2_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      6.663     6.663 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     6.663 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.195     8.858    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     9.597 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.308     9.905    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     9.944 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29840, routed)       1.413    11.358    design_1_i/isp_pipe/video_to_axis_1/inst/video_to_axis_inst/fifo/aclk
    SLICE_X25Y102        FDCE                                         r  design_1_i/isp_pipe/video_to_axis_1/inst/video_to_axis_inst/fifo/w2r_wptr2_reg[2]/C
                         clock pessimism             -0.551    10.807    
                         clock uncertainty           -0.096    10.711    
    SLICE_X25Y102        FDCE (Recov_FFF_SLICEM_C_CLR)
                                                     -0.093    10.618    design_1_i/isp_pipe/video_to_axis_1/inst/video_to_axis_inst/fifo/w2r_wptr2_reg[2]
  -------------------------------------------------------------------
                         required time                         10.618    
                         arrival time                          -8.307    
  -------------------------------------------------------------------
                         slack                                  2.311    

Slack (MET) :             2.311ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_sys/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Destination:            design_1_i/isp_pipe/video_to_axis_1/inst/video_to_axis_inst/fifo/w2r_wptr2_reg[3]/CLR
                            (recovery check against rising-edge clock clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.663ns  (clk_sys_design_1_clk_wiz_0_0 rise@6.663ns - clk_sys_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.790ns  (logic 0.157ns (4.143%)  route 3.633ns (95.857%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.374ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.694ns = ( 11.358 - 6.663 ) 
    Source Clock Delay      (SCD):    4.517ns
    Clock Pessimism Removal (CPR):    -0.551ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.178ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.802ns (routing 0.246ns, distribution 1.556ns)
  Clock Net Delay (Destination): 1.413ns (routing 0.231ns, distribution 1.182ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     2.425    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.322 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349     2.671    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.715 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29840, routed)       1.802     4.517    design_1_i/rst_clk_sys/U0/slowest_sync_clk
    SLICE_X1Y156         FDRE                                         r  design_1_i/rst_clk_sys/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y156         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     4.630 r  design_1_i/rst_clk_sys/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.916     6.546    design_1_i/rst_clk_sys/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     6.590 r  design_1_i/rst_clk_sys/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=1622, routed)        1.717     8.307    design_1_i/isp_pipe/video_to_axis_1/inst/video_to_axis_inst/fifo/aresetn
    SLICE_X25Y102        FDCE                                         f  design_1_i/isp_pipe/video_to_axis_1/inst/video_to_axis_inst/fifo/w2r_wptr2_reg[3]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      6.663     6.663 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     6.663 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.195     8.858    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     9.597 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.308     9.905    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     9.944 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29840, routed)       1.413    11.358    design_1_i/isp_pipe/video_to_axis_1/inst/video_to_axis_inst/fifo/aclk
    SLICE_X25Y102        FDCE                                         r  design_1_i/isp_pipe/video_to_axis_1/inst/video_to_axis_inst/fifo/w2r_wptr2_reg[3]/C
                         clock pessimism             -0.551    10.807    
                         clock uncertainty           -0.096    10.711    
    SLICE_X25Y102        FDCE (Recov_FFF2_SLICEM_C_CLR)
                                                     -0.093    10.618    design_1_i/isp_pipe/video_to_axis_1/inst/video_to_axis_inst/fifo/w2r_wptr2_reg[3]
  -------------------------------------------------------------------
                         required time                         10.618    
                         arrival time                          -8.307    
  -------------------------------------------------------------------
                         slack                                  2.311    

Slack (MET) :             2.314ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_sys/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Destination:            design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/raddr_reg[0]/CLR
                            (recovery check against rising-edge clock clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.663ns  (clk_sys_design_1_clk_wiz_0_0 rise@6.663ns - clk_sys_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.786ns  (logic 0.157ns (4.147%)  route 3.629ns (95.853%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.375ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.693ns = ( 11.356 - 6.663 ) 
    Source Clock Delay      (SCD):    4.517ns
    Clock Pessimism Removal (CPR):    -0.551ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.178ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.802ns (routing 0.246ns, distribution 1.556ns)
  Clock Net Delay (Destination): 1.412ns (routing 0.231ns, distribution 1.181ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     2.425    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.322 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349     2.671    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.715 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29840, routed)       1.802     4.517    design_1_i/rst_clk_sys/U0/slowest_sync_clk
    SLICE_X1Y156         FDRE                                         r  design_1_i/rst_clk_sys/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y156         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     4.630 r  design_1_i/rst_clk_sys/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.916     6.546    design_1_i/rst_clk_sys/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     6.590 r  design_1_i/rst_clk_sys/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=1622, routed)        1.713     8.303    design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/aresetn
    SLICE_X28Y87         FDCE                                         f  design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/raddr_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      6.663     6.663 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     6.663 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.195     8.858    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     9.597 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.308     9.905    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     9.944 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29840, routed)       1.412    11.356    design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/aclk
    SLICE_X28Y87         FDCE                                         r  design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/raddr_reg[0]/C
                         clock pessimism             -0.551    10.805    
                         clock uncertainty           -0.096    10.709    
    SLICE_X28Y87         FDCE (Recov_CFF2_SLICEM_C_CLR)
                                                     -0.093    10.616    design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/raddr_reg[0]
  -------------------------------------------------------------------
                         required time                         10.616    
                         arrival time                          -8.303    
  -------------------------------------------------------------------
                         slack                                  2.314    

Slack (MET) :             2.314ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_sys/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Destination:            design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/raddr_reg[3]/CLR
                            (recovery check against rising-edge clock clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.663ns  (clk_sys_design_1_clk_wiz_0_0 rise@6.663ns - clk_sys_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.786ns  (logic 0.157ns (4.147%)  route 3.629ns (95.853%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.375ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.693ns = ( 11.356 - 6.663 ) 
    Source Clock Delay      (SCD):    4.517ns
    Clock Pessimism Removal (CPR):    -0.551ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.178ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.802ns (routing 0.246ns, distribution 1.556ns)
  Clock Net Delay (Destination): 1.412ns (routing 0.231ns, distribution 1.181ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     2.425    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.322 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349     2.671    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.715 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29840, routed)       1.802     4.517    design_1_i/rst_clk_sys/U0/slowest_sync_clk
    SLICE_X1Y156         FDRE                                         r  design_1_i/rst_clk_sys/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y156         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     4.630 r  design_1_i/rst_clk_sys/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.916     6.546    design_1_i/rst_clk_sys/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     6.590 r  design_1_i/rst_clk_sys/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=1622, routed)        1.713     8.303    design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/aresetn
    SLICE_X28Y87         FDCE                                         f  design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/raddr_reg[3]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      6.663     6.663 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     6.663 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.195     8.858    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     9.597 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.308     9.905    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     9.944 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29840, routed)       1.412    11.356    design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/aclk
    SLICE_X28Y87         FDCE                                         r  design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/raddr_reg[3]/C
                         clock pessimism             -0.551    10.805    
                         clock uncertainty           -0.096    10.709    
    SLICE_X28Y87         FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.093    10.616    design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/raddr_reg[3]
  -------------------------------------------------------------------
                         required time                         10.616    
                         arrival time                          -8.303    
  -------------------------------------------------------------------
                         slack                                  2.314    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_design_1_clk_wiz_0_0 rise@0.000ns - clk_sys_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.122ns (44.476%)  route 0.152ns (55.524%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.670ns
    Source Clock Delay      (SCD):    3.071ns
    Clock Pessimism Removal (CPR):    -0.455ns
  Clock Net Delay (Source):      0.973ns (routing 0.126ns, distribution 0.847ns)
  Clock Net Delay (Destination): 1.066ns (routing 0.133ns, distribution 0.933ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.329     1.329    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.895 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.180     2.075    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.098 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29840, routed)       0.973     3.071    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X0Y130         FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y130         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.085     3.156 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.077     3.233    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X1Y130         LUT3 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.037     3.270 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.075     3.345    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X1Y130         FDPE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.453     1.453    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.374 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.578    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.604 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29840, routed)       1.066     2.670    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X1Y130         FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism              0.455     3.126    
    SLICE_X1Y130         FDPE (Remov_EFF_SLICEM_C_PRE)
                                                     -0.018     3.108    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -3.108    
                         arrival time                           3.345    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
                            (removal check against rising-edge clock clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_design_1_clk_wiz_0_0 rise@0.000ns - clk_sys_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.122ns (44.476%)  route 0.152ns (55.524%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.670ns
    Source Clock Delay      (SCD):    3.071ns
    Clock Pessimism Removal (CPR):    -0.455ns
  Clock Net Delay (Source):      0.973ns (routing 0.126ns, distribution 0.847ns)
  Clock Net Delay (Destination): 1.066ns (routing 0.133ns, distribution 0.933ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.329     1.329    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.895 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.180     2.075    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.098 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29840, routed)       0.973     3.071    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X0Y130         FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y130         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.085     3.156 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.077     3.233    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X1Y130         LUT3 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.037     3.270 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.075     3.345    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X1Y130         FDPE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.453     1.453    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.374 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.578    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.604 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29840, routed)       1.066     2.670    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X1Y130         FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                         clock pessimism              0.455     3.126    
    SLICE_X1Y130         FDPE (Remov_EFF2_SLICEM_C_PRE)
                                                     -0.018     3.108    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -3.108    
                         arrival time                           3.345    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_design_1_clk_wiz_0_0 rise@0.000ns - clk_sys_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.122ns (49.469%)  route 0.125ns (50.531%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.651ns
    Source Clock Delay      (SCD):    3.055ns
    Clock Pessimism Removal (CPR):    -0.420ns
  Clock Net Delay (Source):      0.957ns (routing 0.126ns, distribution 0.831ns)
  Clock Net Delay (Destination): 1.047ns (routing 0.133ns, distribution 0.914ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.329     1.329    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.895 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.180     2.075    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.098 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29840, routed)       0.957     3.055    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X6Y105         FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y105         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.084     3.139 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.028     3.167    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X6Y105         LUT3 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.038     3.205 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.097     3.301    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X6Y105         FDCE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.453     1.453    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.374 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.578    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.604 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29840, routed)       1.047     2.651    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X6Y105         FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism              0.420     3.071    
    SLICE_X6Y105         FDCE (Remov_HFF_SLICEL_C_CLR)
                                                     -0.018     3.053    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.053    
                         arrival time                           3.301    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_design_1_clk_wiz_0_0 rise@0.000ns - clk_sys_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.122ns (49.469%)  route 0.125ns (50.531%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.651ns
    Source Clock Delay      (SCD):    3.055ns
    Clock Pessimism Removal (CPR):    -0.420ns
  Clock Net Delay (Source):      0.957ns (routing 0.126ns, distribution 0.831ns)
  Clock Net Delay (Destination): 1.047ns (routing 0.133ns, distribution 0.914ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.329     1.329    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.895 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.180     2.075    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.098 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29840, routed)       0.957     3.055    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X6Y105         FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y105         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.084     3.139 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.028     3.167    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X6Y105         LUT3 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.038     3.205 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.097     3.301    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X6Y105         FDCE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.453     1.453    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.374 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.578    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.604 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29840, routed)       1.047     2.651    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X6Y105         FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism              0.420     3.071    
    SLICE_X6Y105         FDCE (Remov_HFF2_SLICEL_C_CLR)
                                                     -0.018     3.053    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.053    
                         arrival time                           3.301    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (removal check against rising-edge clock clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_design_1_clk_wiz_0_0 rise@0.000ns - clk_sys_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.122ns (49.469%)  route 0.125ns (50.531%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.651ns
    Source Clock Delay      (SCD):    3.055ns
    Clock Pessimism Removal (CPR):    -0.420ns
  Clock Net Delay (Source):      0.957ns (routing 0.126ns, distribution 0.831ns)
  Clock Net Delay (Destination): 1.047ns (routing 0.133ns, distribution 0.914ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.329     1.329    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.895 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.180     2.075    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.098 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29840, routed)       0.957     3.055    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X6Y105         FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y105         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.084     3.139 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.028     3.167    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X6Y105         LUT3 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.038     3.205 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.097     3.301    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X6Y105         FDCE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.453     1.453    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.374 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.578    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.604 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29840, routed)       1.047     2.651    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X6Y105         FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism              0.420     3.071    
    SLICE_X6Y105         FDCE (Remov_GFF2_SLICEL_C_CLR)
                                                     -0.018     3.053    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                         -3.053    
                         arrival time                           3.301    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_design_1_clk_wiz_0_0 rise@0.000ns - clk_sys_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.122ns (49.469%)  route 0.125ns (50.531%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.651ns
    Source Clock Delay      (SCD):    3.055ns
    Clock Pessimism Removal (CPR):    -0.420ns
  Clock Net Delay (Source):      0.957ns (routing 0.126ns, distribution 0.831ns)
  Clock Net Delay (Destination): 1.047ns (routing 0.133ns, distribution 0.914ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.329     1.329    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.895 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.180     2.075    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.098 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29840, routed)       0.957     3.055    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X6Y105         FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y105         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.084     3.139 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.028     3.167    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X6Y105         LUT3 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.038     3.205 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.097     3.301    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg_1
    SLICE_X6Y105         FDPE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.453     1.453    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.374 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.578    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.604 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29840, routed)       1.047     2.651    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X6Y105         FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
                         clock pessimism              0.420     3.071    
    SLICE_X6Y105         FDPE (Remov_EFF_SLICEL_C_PRE)
                                                     -0.018     3.053    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -3.053    
                         arrival time                           3.301    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE
                            (removal check against rising-edge clock clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_design_1_clk_wiz_0_0 rise@0.000ns - clk_sys_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.122ns (49.469%)  route 0.125ns (50.531%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.651ns
    Source Clock Delay      (SCD):    3.055ns
    Clock Pessimism Removal (CPR):    -0.420ns
  Clock Net Delay (Source):      0.957ns (routing 0.126ns, distribution 0.831ns)
  Clock Net Delay (Destination): 1.047ns (routing 0.133ns, distribution 0.914ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.329     1.329    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.895 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.180     2.075    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.098 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29840, routed)       0.957     3.055    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X6Y105         FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y105         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.084     3.139 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.028     3.167    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X6Y105         LUT3 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.038     3.205 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.097     3.301    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg_1
    SLICE_X6Y105         FDPE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.453     1.453    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.374 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.578    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.604 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29840, routed)       1.047     2.651    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X6Y105         FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
                         clock pessimism              0.420     3.071    
    SLICE_X6Y105         FDPE (Remov_EFF2_SLICEL_C_PRE)
                                                     -0.018     3.053    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         -3.053    
                         arrival time                           3.301    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
                            (removal check against rising-edge clock clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_design_1_clk_wiz_0_0 rise@0.000ns - clk_sys_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.122ns (49.469%)  route 0.125ns (50.531%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.651ns
    Source Clock Delay      (SCD):    3.055ns
    Clock Pessimism Removal (CPR):    -0.420ns
  Clock Net Delay (Source):      0.957ns (routing 0.126ns, distribution 0.831ns)
  Clock Net Delay (Destination): 1.047ns (routing 0.133ns, distribution 0.914ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.329     1.329    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.895 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.180     2.075    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.098 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29840, routed)       0.957     3.055    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X6Y105         FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y105         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.084     3.139 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.028     3.167    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X6Y105         LUT3 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.038     3.205 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.097     3.301    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/AR[0]
    SLICE_X6Y105         FDCE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.453     1.453    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.374 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.578    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.604 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29840, routed)       1.047     2.651    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X6Y105         FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.420     3.071    
    SLICE_X6Y105         FDCE (Remov_FFF_SLICEL_C_CLR)
                                                     -0.018     3.053    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -3.053    
                         arrival time                           3.301    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_design_1_clk_wiz_0_0 rise@0.000ns - clk_sys_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.122ns (46.895%)  route 0.138ns (53.105%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.652ns
    Source Clock Delay      (SCD):    3.055ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Net Delay (Source):      0.957ns (routing 0.126ns, distribution 0.831ns)
  Clock Net Delay (Destination): 1.048ns (routing 0.133ns, distribution 0.915ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.329     1.329    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.895 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.180     2.075    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.098 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29840, routed)       0.957     3.055    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X6Y105         FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y105         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.084     3.139 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.028     3.167    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X6Y105         LUT3 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.038     3.205 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.110     3.315    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X6Y108         FDPE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.453     1.453    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.374 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.578    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.604 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29840, routed)       1.048     2.652    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X6Y108         FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism              0.427     3.079    
    SLICE_X6Y108         FDPE (Remov_EFF_SLICEL_C_PRE)
                                                     -0.018     3.061    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -3.061    
                         arrival time                           3.315    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
                            (removal check against rising-edge clock clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_design_1_clk_wiz_0_0 rise@0.000ns - clk_sys_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.122ns (46.895%)  route 0.138ns (53.105%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.652ns
    Source Clock Delay      (SCD):    3.055ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Net Delay (Source):      0.957ns (routing 0.126ns, distribution 0.831ns)
  Clock Net Delay (Destination): 1.048ns (routing 0.133ns, distribution 0.915ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.329     1.329    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.895 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.180     2.075    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.098 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29840, routed)       0.957     3.055    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X6Y105         FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y105         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.084     3.139 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.028     3.167    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X6Y105         LUT3 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.038     3.205 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.110     3.315    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X6Y108         FDPE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.453     1.453    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.374 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.578    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.604 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29840, routed)       1.048     2.652    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X6Y108         FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
                         clock pessimism              0.427     3.079    
    SLICE_X6Y108         FDPE (Remov_EFF2_SLICEL_C_PRE)
                                                     -0.018     3.061    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -3.061    
                         arrival time                           3.315    
  -------------------------------------------------------------------
                         slack                                  0.254    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  mipi_rx_to_video_ias1_vid_clk
  To Clock:  mipi_rx_to_video_ias1_vid_clk

Setup :            0  Failing Endpoints,  Worst Slack        5.535ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.405ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.535ns  (required time - arrival time)
  Source:                 design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_ias1_vid_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[6]/CLR
                            (recovery check against rising-edge clock mipi_rx_to_video_ias1_vid_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (mipi_rx_to_video_ias1_vid_clk rise@8.000ns - mipi_rx_to_video_ias1_vid_clk rise@0.000ns)
  Data Path Delay:        2.302ns  (logic 0.115ns (4.996%)  route 2.187ns (95.004%))
  Logic Levels:           0  
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.369ns = ( 12.369 - 8.000 ) 
    Source Clock Delay      (SCD):    5.348ns
    Clock Pessimism Removal (CPR):    0.944ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.482ns (routing 1.111ns, distribution 1.371ns)
  Clock Net Delay (Destination): 2.356ns (routing 1.023ns, distribution 1.333ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_ias1_vid_clk rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           2.187     2.623    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.243     2.866 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=980, routed)         2.482     5.348    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/clk_hs_byte
    SLICE_X22Y153        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y153        FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.115     5.463 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/Q
                         net (fo=83, routed)          2.187     7.650    design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/vid_rstn
    SLICE_X26Y91         FDCE                                         f  design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[6]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_ias1_vid_clk rise edge)
                                                      8.000     8.000 r  
    C1                                                0.000     8.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     8.305 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     8.345    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.345 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.459     9.804    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209    10.013 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=980, routed)         2.356    12.369    design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/vid_clk
    SLICE_X26Y91         FDCE                                         r  design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[6]/C
                         clock pessimism              0.944    13.313    
                         clock uncertainty           -0.035    13.278    
    SLICE_X26Y91         FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.093    13.185    design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[6]
  -------------------------------------------------------------------
                         required time                         13.185    
                         arrival time                          -7.650    
  -------------------------------------------------------------------
                         slack                                  5.535    

Slack (MET) :             5.535ns  (required time - arrival time)
  Source:                 design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_ias1_vid_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[7]/CLR
                            (recovery check against rising-edge clock mipi_rx_to_video_ias1_vid_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (mipi_rx_to_video_ias1_vid_clk rise@8.000ns - mipi_rx_to_video_ias1_vid_clk rise@0.000ns)
  Data Path Delay:        2.302ns  (logic 0.115ns (4.996%)  route 2.187ns (95.004%))
  Logic Levels:           0  
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.369ns = ( 12.369 - 8.000 ) 
    Source Clock Delay      (SCD):    5.348ns
    Clock Pessimism Removal (CPR):    0.944ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.482ns (routing 1.111ns, distribution 1.371ns)
  Clock Net Delay (Destination): 2.356ns (routing 1.023ns, distribution 1.333ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_ias1_vid_clk rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           2.187     2.623    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.243     2.866 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=980, routed)         2.482     5.348    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/clk_hs_byte
    SLICE_X22Y153        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y153        FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.115     5.463 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/Q
                         net (fo=83, routed)          2.187     7.650    design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/vid_rstn
    SLICE_X26Y91         FDCE                                         f  design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[7]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_ias1_vid_clk rise edge)
                                                      8.000     8.000 r  
    C1                                                0.000     8.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     8.305 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     8.345    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.345 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.459     9.804    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209    10.013 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=980, routed)         2.356    12.369    design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/vid_clk
    SLICE_X26Y91         FDCE                                         r  design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[7]/C
                         clock pessimism              0.944    13.313    
                         clock uncertainty           -0.035    13.278    
    SLICE_X26Y91         FDCE (Recov_DFF2_SLICEL_C_CLR)
                                                     -0.093    13.185    design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[7]
  -------------------------------------------------------------------
                         required time                         13.185    
                         arrival time                          -7.650    
  -------------------------------------------------------------------
                         slack                                  5.535    

Slack (MET) :             5.535ns  (required time - arrival time)
  Source:                 design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_ias1_vid_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[8]/CLR
                            (recovery check against rising-edge clock mipi_rx_to_video_ias1_vid_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (mipi_rx_to_video_ias1_vid_clk rise@8.000ns - mipi_rx_to_video_ias1_vid_clk rise@0.000ns)
  Data Path Delay:        2.302ns  (logic 0.115ns (4.996%)  route 2.187ns (95.004%))
  Logic Levels:           0  
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.369ns = ( 12.369 - 8.000 ) 
    Source Clock Delay      (SCD):    5.348ns
    Clock Pessimism Removal (CPR):    0.944ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.482ns (routing 1.111ns, distribution 1.371ns)
  Clock Net Delay (Destination): 2.356ns (routing 1.023ns, distribution 1.333ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_ias1_vid_clk rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           2.187     2.623    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.243     2.866 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=980, routed)         2.482     5.348    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/clk_hs_byte
    SLICE_X22Y153        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y153        FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.115     5.463 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/Q
                         net (fo=83, routed)          2.187     7.650    design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/vid_rstn
    SLICE_X26Y91         FDCE                                         f  design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[8]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_ias1_vid_clk rise edge)
                                                      8.000     8.000 r  
    C1                                                0.000     8.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     8.305 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     8.345    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.345 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.459     9.804    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209    10.013 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=980, routed)         2.356    12.369    design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/vid_clk
    SLICE_X26Y91         FDCE                                         r  design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[8]/C
                         clock pessimism              0.944    13.313    
                         clock uncertainty           -0.035    13.278    
    SLICE_X26Y91         FDCE (Recov_CFF_SLICEL_C_CLR)
                                                     -0.093    13.185    design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[8]
  -------------------------------------------------------------------
                         required time                         13.185    
                         arrival time                          -7.650    
  -------------------------------------------------------------------
                         slack                                  5.535    

Slack (MET) :             5.535ns  (required time - arrival time)
  Source:                 design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_ias1_vid_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[9]/CLR
                            (recovery check against rising-edge clock mipi_rx_to_video_ias1_vid_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (mipi_rx_to_video_ias1_vid_clk rise@8.000ns - mipi_rx_to_video_ias1_vid_clk rise@0.000ns)
  Data Path Delay:        2.302ns  (logic 0.115ns (4.996%)  route 2.187ns (95.004%))
  Logic Levels:           0  
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.369ns = ( 12.369 - 8.000 ) 
    Source Clock Delay      (SCD):    5.348ns
    Clock Pessimism Removal (CPR):    0.944ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.482ns (routing 1.111ns, distribution 1.371ns)
  Clock Net Delay (Destination): 2.356ns (routing 1.023ns, distribution 1.333ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_ias1_vid_clk rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           2.187     2.623    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.243     2.866 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=980, routed)         2.482     5.348    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/clk_hs_byte
    SLICE_X22Y153        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y153        FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.115     5.463 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/Q
                         net (fo=83, routed)          2.187     7.650    design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/vid_rstn
    SLICE_X26Y91         FDCE                                         f  design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[9]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_ias1_vid_clk rise edge)
                                                      8.000     8.000 r  
    C1                                                0.000     8.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     8.305 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     8.345    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.345 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.459     9.804    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209    10.013 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=980, routed)         2.356    12.369    design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/vid_clk
    SLICE_X26Y91         FDCE                                         r  design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[9]/C
                         clock pessimism              0.944    13.313    
                         clock uncertainty           -0.035    13.278    
    SLICE_X26Y91         FDCE (Recov_CFF2_SLICEL_C_CLR)
                                                     -0.093    13.185    design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[9]
  -------------------------------------------------------------------
                         required time                         13.185    
                         arrival time                          -7.650    
  -------------------------------------------------------------------
                         slack                                  5.535    

Slack (MET) :             5.536ns  (required time - arrival time)
  Source:                 design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_ias1_vid_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[0]/CLR
                            (recovery check against rising-edge clock mipi_rx_to_video_ias1_vid_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (mipi_rx_to_video_ias1_vid_clk rise@8.000ns - mipi_rx_to_video_ias1_vid_clk rise@0.000ns)
  Data Path Delay:        2.300ns  (logic 0.115ns (5.001%)  route 2.185ns (94.999%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.368ns = ( 12.368 - 8.000 ) 
    Source Clock Delay      (SCD):    5.348ns
    Clock Pessimism Removal (CPR):    0.944ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.482ns (routing 1.111ns, distribution 1.371ns)
  Clock Net Delay (Destination): 2.355ns (routing 1.023ns, distribution 1.332ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_ias1_vid_clk rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           2.187     2.623    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.243     2.866 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=980, routed)         2.482     5.348    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/clk_hs_byte
    SLICE_X22Y153        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y153        FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.115     5.463 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/Q
                         net (fo=83, routed)          2.185     7.648    design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/vid_rstn
    SLICE_X26Y90         FDCE                                         f  design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_ias1_vid_clk rise edge)
                                                      8.000     8.000 r  
    C1                                                0.000     8.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     8.305 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     8.345    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.345 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.459     9.804    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209    10.013 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=980, routed)         2.355    12.368    design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/vid_clk
    SLICE_X26Y90         FDCE                                         r  design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[0]/C
                         clock pessimism              0.944    13.312    
                         clock uncertainty           -0.035    13.277    
    SLICE_X26Y90         FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.093    13.184    design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[0]
  -------------------------------------------------------------------
                         required time                         13.184    
                         arrival time                          -7.648    
  -------------------------------------------------------------------
                         slack                                  5.536    

Slack (MET) :             5.536ns  (required time - arrival time)
  Source:                 design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_ias1_vid_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[1]/CLR
                            (recovery check against rising-edge clock mipi_rx_to_video_ias1_vid_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (mipi_rx_to_video_ias1_vid_clk rise@8.000ns - mipi_rx_to_video_ias1_vid_clk rise@0.000ns)
  Data Path Delay:        2.300ns  (logic 0.115ns (5.001%)  route 2.185ns (94.999%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.368ns = ( 12.368 - 8.000 ) 
    Source Clock Delay      (SCD):    5.348ns
    Clock Pessimism Removal (CPR):    0.944ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.482ns (routing 1.111ns, distribution 1.371ns)
  Clock Net Delay (Destination): 2.355ns (routing 1.023ns, distribution 1.332ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_ias1_vid_clk rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           2.187     2.623    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.243     2.866 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=980, routed)         2.482     5.348    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/clk_hs_byte
    SLICE_X22Y153        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y153        FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.115     5.463 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/Q
                         net (fo=83, routed)          2.185     7.648    design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/vid_rstn
    SLICE_X26Y90         FDCE                                         f  design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_ias1_vid_clk rise edge)
                                                      8.000     8.000 r  
    C1                                                0.000     8.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     8.305 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     8.345    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.345 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.459     9.804    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209    10.013 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=980, routed)         2.355    12.368    design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/vid_clk
    SLICE_X26Y90         FDCE                                         r  design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[1]/C
                         clock pessimism              0.944    13.312    
                         clock uncertainty           -0.035    13.277    
    SLICE_X26Y90         FDCE (Recov_DFF2_SLICEL_C_CLR)
                                                     -0.093    13.184    design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[1]
  -------------------------------------------------------------------
                         required time                         13.184    
                         arrival time                          -7.648    
  -------------------------------------------------------------------
                         slack                                  5.536    

Slack (MET) :             5.536ns  (required time - arrival time)
  Source:                 design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_ias1_vid_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[2]/CLR
                            (recovery check against rising-edge clock mipi_rx_to_video_ias1_vid_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (mipi_rx_to_video_ias1_vid_clk rise@8.000ns - mipi_rx_to_video_ias1_vid_clk rise@0.000ns)
  Data Path Delay:        2.300ns  (logic 0.115ns (5.001%)  route 2.185ns (94.999%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.368ns = ( 12.368 - 8.000 ) 
    Source Clock Delay      (SCD):    5.348ns
    Clock Pessimism Removal (CPR):    0.944ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.482ns (routing 1.111ns, distribution 1.371ns)
  Clock Net Delay (Destination): 2.355ns (routing 1.023ns, distribution 1.332ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_ias1_vid_clk rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           2.187     2.623    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.243     2.866 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=980, routed)         2.482     5.348    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/clk_hs_byte
    SLICE_X22Y153        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y153        FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.115     5.463 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/Q
                         net (fo=83, routed)          2.185     7.648    design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/vid_rstn
    SLICE_X26Y90         FDCE                                         f  design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_ias1_vid_clk rise edge)
                                                      8.000     8.000 r  
    C1                                                0.000     8.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     8.305 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     8.345    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.345 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.459     9.804    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209    10.013 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=980, routed)         2.355    12.368    design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/vid_clk
    SLICE_X26Y90         FDCE                                         r  design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[2]/C
                         clock pessimism              0.944    13.312    
                         clock uncertainty           -0.035    13.277    
    SLICE_X26Y90         FDCE (Recov_CFF_SLICEL_C_CLR)
                                                     -0.093    13.184    design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[2]
  -------------------------------------------------------------------
                         required time                         13.184    
                         arrival time                          -7.648    
  -------------------------------------------------------------------
                         slack                                  5.536    

Slack (MET) :             5.536ns  (required time - arrival time)
  Source:                 design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_ias1_vid_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[3]/CLR
                            (recovery check against rising-edge clock mipi_rx_to_video_ias1_vid_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (mipi_rx_to_video_ias1_vid_clk rise@8.000ns - mipi_rx_to_video_ias1_vid_clk rise@0.000ns)
  Data Path Delay:        2.300ns  (logic 0.115ns (5.001%)  route 2.185ns (94.999%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.368ns = ( 12.368 - 8.000 ) 
    Source Clock Delay      (SCD):    5.348ns
    Clock Pessimism Removal (CPR):    0.944ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.482ns (routing 1.111ns, distribution 1.371ns)
  Clock Net Delay (Destination): 2.355ns (routing 1.023ns, distribution 1.332ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_ias1_vid_clk rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           2.187     2.623    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.243     2.866 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=980, routed)         2.482     5.348    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/clk_hs_byte
    SLICE_X22Y153        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y153        FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.115     5.463 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/Q
                         net (fo=83, routed)          2.185     7.648    design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/vid_rstn
    SLICE_X26Y90         FDCE                                         f  design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[3]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_ias1_vid_clk rise edge)
                                                      8.000     8.000 r  
    C1                                                0.000     8.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     8.305 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     8.345    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.345 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.459     9.804    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209    10.013 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=980, routed)         2.355    12.368    design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/vid_clk
    SLICE_X26Y90         FDCE                                         r  design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[3]/C
                         clock pessimism              0.944    13.312    
                         clock uncertainty           -0.035    13.277    
    SLICE_X26Y90         FDCE (Recov_CFF2_SLICEL_C_CLR)
                                                     -0.093    13.184    design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[3]
  -------------------------------------------------------------------
                         required time                         13.184    
                         arrival time                          -7.648    
  -------------------------------------------------------------------
                         slack                                  5.536    

Slack (MET) :             5.536ns  (required time - arrival time)
  Source:                 design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_ias1_vid_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[4]/CLR
                            (recovery check against rising-edge clock mipi_rx_to_video_ias1_vid_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (mipi_rx_to_video_ias1_vid_clk rise@8.000ns - mipi_rx_to_video_ias1_vid_clk rise@0.000ns)
  Data Path Delay:        2.300ns  (logic 0.115ns (5.001%)  route 2.185ns (94.999%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.368ns = ( 12.368 - 8.000 ) 
    Source Clock Delay      (SCD):    5.348ns
    Clock Pessimism Removal (CPR):    0.944ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.482ns (routing 1.111ns, distribution 1.371ns)
  Clock Net Delay (Destination): 2.355ns (routing 1.023ns, distribution 1.332ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_ias1_vid_clk rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           2.187     2.623    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.243     2.866 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=980, routed)         2.482     5.348    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/clk_hs_byte
    SLICE_X22Y153        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y153        FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.115     5.463 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/Q
                         net (fo=83, routed)          2.185     7.648    design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/vid_rstn
    SLICE_X26Y90         FDCE                                         f  design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[4]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_ias1_vid_clk rise edge)
                                                      8.000     8.000 r  
    C1                                                0.000     8.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     8.305 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     8.345    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.345 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.459     9.804    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209    10.013 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=980, routed)         2.355    12.368    design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/vid_clk
    SLICE_X26Y90         FDCE                                         r  design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[4]/C
                         clock pessimism              0.944    13.312    
                         clock uncertainty           -0.035    13.277    
    SLICE_X26Y90         FDCE (Recov_BFF_SLICEL_C_CLR)
                                                     -0.093    13.184    design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[4]
  -------------------------------------------------------------------
                         required time                         13.184    
                         arrival time                          -7.648    
  -------------------------------------------------------------------
                         slack                                  5.536    

Slack (MET) :             5.536ns  (required time - arrival time)
  Source:                 design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_ias1_vid_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[5]/CLR
                            (recovery check against rising-edge clock mipi_rx_to_video_ias1_vid_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (mipi_rx_to_video_ias1_vid_clk rise@8.000ns - mipi_rx_to_video_ias1_vid_clk rise@0.000ns)
  Data Path Delay:        2.300ns  (logic 0.115ns (5.001%)  route 2.185ns (94.999%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.368ns = ( 12.368 - 8.000 ) 
    Source Clock Delay      (SCD):    5.348ns
    Clock Pessimism Removal (CPR):    0.944ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.482ns (routing 1.111ns, distribution 1.371ns)
  Clock Net Delay (Destination): 2.355ns (routing 1.023ns, distribution 1.332ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_ias1_vid_clk rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           2.187     2.623    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.243     2.866 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=980, routed)         2.482     5.348    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/clk_hs_byte
    SLICE_X22Y153        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y153        FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.115     5.463 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/Q
                         net (fo=83, routed)          2.185     7.648    design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/vid_rstn
    SLICE_X26Y90         FDCE                                         f  design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[5]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_ias1_vid_clk rise edge)
                                                      8.000     8.000 r  
    C1                                                0.000     8.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     8.305 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     8.345    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.345 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.459     9.804    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209    10.013 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=980, routed)         2.355    12.368    design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/vid_clk
    SLICE_X26Y90         FDCE                                         r  design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[5]/C
                         clock pessimism              0.944    13.312    
                         clock uncertainty           -0.035    13.277    
    SLICE_X26Y90         FDCE (Recov_BFF2_SLICEL_C_CLR)
                                                     -0.093    13.184    design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[5]
  -------------------------------------------------------------------
                         required time                         13.184    
                         arrival time                          -7.648    
  -------------------------------------------------------------------
                         slack                                  5.536    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.405ns  (arrival time - required time)
  Source:                 design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_ias1_vid_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/prev_data_reg[38]/CLR
                            (removal check against rising-edge clock mipi_rx_to_video_ias1_vid_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mipi_rx_to_video_ias1_vid_clk rise@0.000ns - mipi_rx_to_video_ias1_vid_clk rise@0.000ns)
  Data Path Delay:        0.495ns  (logic 0.084ns (16.986%)  route 0.411ns (83.014%))
  Logic Levels:           0  
  Clock Path Skew:        0.107ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.542ns
    Source Clock Delay      (SCD):    2.596ns
    Clock Pessimism Removal (CPR):    0.839ns
  Clock Net Delay (Source):      1.365ns (routing 0.626ns, distribution 0.739ns)
  Clock Net Delay (Destination): 1.553ns (routing 0.680ns, distribution 0.873ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_ias1_vid_clk rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.186     0.186 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.226    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.226 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.885     1.111    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     1.231 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=980, routed)         1.365     2.596    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/clk_hs_byte
    SLICE_X22Y153        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y153        FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.084     2.680 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/Q
                         net (fo=83, routed)          0.411     3.090    design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo_n_1
    SLICE_X25Y148        FDCE                                         f  design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/prev_data_reg[38]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_ias1_vid_clk rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.285 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.335    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.335 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.518     1.853    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     1.989 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=980, routed)         1.553     3.542    design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/vid_clk
    SLICE_X25Y148        FDCE                                         r  design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/prev_data_reg[38]/C
                         clock pessimism             -0.839     2.703    
    SLICE_X25Y148        FDCE (Remov_EFF_SLICEM_C_CLR)
                                                     -0.018     2.685    design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/prev_data_reg[38]
  -------------------------------------------------------------------
                         required time                         -2.685    
                         arrival time                           3.090    
  -------------------------------------------------------------------
                         slack                                  0.405    

Slack (MET) :             0.417ns  (arrival time - required time)
  Source:                 design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_ias1_vid_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/prev_data_reg[37]/CLR
                            (removal check against rising-edge clock mipi_rx_to_video_ias1_vid_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mipi_rx_to_video_ias1_vid_clk rise@0.000ns - mipi_rx_to_video_ias1_vid_clk rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.084ns (16.554%)  route 0.423ns (83.446%))
  Logic Levels:           0  
  Clock Path Skew:        0.108ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.543ns
    Source Clock Delay      (SCD):    2.596ns
    Clock Pessimism Removal (CPR):    0.839ns
  Clock Net Delay (Source):      1.365ns (routing 0.626ns, distribution 0.739ns)
  Clock Net Delay (Destination): 1.554ns (routing 0.680ns, distribution 0.874ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_ias1_vid_clk rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.186     0.186 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.226    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.226 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.885     1.111    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     1.231 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=980, routed)         1.365     2.596    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/clk_hs_byte
    SLICE_X22Y153        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y153        FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.084     2.680 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/Q
                         net (fo=83, routed)          0.423     3.103    design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo_n_1
    SLICE_X26Y147        FDCE                                         f  design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/prev_data_reg[37]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_ias1_vid_clk rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.285 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.335    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.335 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.518     1.853    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     1.989 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=980, routed)         1.554     3.543    design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/vid_clk
    SLICE_X26Y147        FDCE                                         r  design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/prev_data_reg[37]/C
                         clock pessimism             -0.839     2.704    
    SLICE_X26Y147        FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.018     2.686    design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/prev_data_reg[37]
  -------------------------------------------------------------------
                         required time                         -2.686    
                         arrival time                           3.103    
  -------------------------------------------------------------------
                         slack                                  0.417    

Slack (MET) :             0.432ns  (arrival time - required time)
  Source:                 design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_ias1_vid_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/prev_data_reg[25]/CLR
                            (removal check against rising-edge clock mipi_rx_to_video_ias1_vid_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mipi_rx_to_video_ias1_vid_clk rise@0.000ns - mipi_rx_to_video_ias1_vid_clk rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.084ns (17.816%)  route 0.387ns (82.184%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.491ns
    Source Clock Delay      (SCD):    2.596ns
    Clock Pessimism Removal (CPR):    0.837ns
  Clock Net Delay (Source):      1.365ns (routing 0.626ns, distribution 0.739ns)
  Clock Net Delay (Destination): 1.501ns (routing 0.680ns, distribution 0.821ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_ias1_vid_clk rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.186     0.186 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.226    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.226 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.885     1.111    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     1.231 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=980, routed)         1.365     2.596    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/clk_hs_byte
    SLICE_X22Y153        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y153        FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.084     2.680 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/Q
                         net (fo=83, routed)          0.387     3.067    design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo_n_1
    SLICE_X22Y133        FDCE                                         f  design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/prev_data_reg[25]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_ias1_vid_clk rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.285 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.335    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.335 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.518     1.853    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     1.989 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=980, routed)         1.501     3.491    design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/vid_clk
    SLICE_X22Y133        FDCE                                         r  design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/prev_data_reg[25]/C
                         clock pessimism             -0.837     2.653    
    SLICE_X22Y133        FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.018     2.635    design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/prev_data_reg[25]
  -------------------------------------------------------------------
                         required time                         -2.635    
                         arrival time                           3.067    
  -------------------------------------------------------------------
                         slack                                  0.432    

Slack (MET) :             0.432ns  (arrival time - required time)
  Source:                 design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_ias1_vid_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/prev_data_reg[11]/CLR
                            (removal check against rising-edge clock mipi_rx_to_video_ias1_vid_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mipi_rx_to_video_ias1_vid_clk rise@0.000ns - mipi_rx_to_video_ias1_vid_clk rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.084ns (17.969%)  route 0.383ns (82.031%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.487ns
    Source Clock Delay      (SCD):    2.596ns
    Clock Pessimism Removal (CPR):    0.837ns
  Clock Net Delay (Source):      1.365ns (routing 0.626ns, distribution 0.739ns)
  Clock Net Delay (Destination): 1.497ns (routing 0.680ns, distribution 0.817ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_ias1_vid_clk rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.186     0.186 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.226    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.226 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.885     1.111    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     1.231 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=980, routed)         1.365     2.596    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/clk_hs_byte
    SLICE_X22Y153        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y153        FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.084     2.680 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/Q
                         net (fo=83, routed)          0.383     3.063    design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo_n_1
    SLICE_X22Y140        FDCE                                         f  design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/prev_data_reg[11]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_ias1_vid_clk rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.285 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.335    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.335 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.518     1.853    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     1.989 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=980, routed)         1.497     3.487    design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/vid_clk
    SLICE_X22Y140        FDCE                                         r  design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/prev_data_reg[11]/C
                         clock pessimism             -0.837     2.649    
    SLICE_X22Y140        FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.018     2.631    design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/prev_data_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.631    
                         arrival time                           3.063    
  -------------------------------------------------------------------
                         slack                                  0.432    

Slack (MET) :             0.432ns  (arrival time - required time)
  Source:                 design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_ias1_vid_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/prev_data_reg[12]/CLR
                            (removal check against rising-edge clock mipi_rx_to_video_ias1_vid_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mipi_rx_to_video_ias1_vid_clk rise@0.000ns - mipi_rx_to_video_ias1_vid_clk rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.084ns (17.969%)  route 0.383ns (82.031%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.487ns
    Source Clock Delay      (SCD):    2.596ns
    Clock Pessimism Removal (CPR):    0.837ns
  Clock Net Delay (Source):      1.365ns (routing 0.626ns, distribution 0.739ns)
  Clock Net Delay (Destination): 1.497ns (routing 0.680ns, distribution 0.817ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_ias1_vid_clk rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.186     0.186 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.226    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.226 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.885     1.111    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     1.231 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=980, routed)         1.365     2.596    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/clk_hs_byte
    SLICE_X22Y153        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y153        FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.084     2.680 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/Q
                         net (fo=83, routed)          0.383     3.063    design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo_n_1
    SLICE_X22Y140        FDCE                                         f  design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/prev_data_reg[12]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_ias1_vid_clk rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.285 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.335    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.335 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.518     1.853    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     1.989 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=980, routed)         1.497     3.487    design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/vid_clk
    SLICE_X22Y140        FDCE                                         r  design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/prev_data_reg[12]/C
                         clock pessimism             -0.837     2.649    
    SLICE_X22Y140        FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                     -0.018     2.631    design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/prev_data_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.631    
                         arrival time                           3.063    
  -------------------------------------------------------------------
                         slack                                  0.432    

Slack (MET) :             0.432ns  (arrival time - required time)
  Source:                 design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_ias1_vid_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/prev_data_reg[13]/CLR
                            (removal check against rising-edge clock mipi_rx_to_video_ias1_vid_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mipi_rx_to_video_ias1_vid_clk rise@0.000ns - mipi_rx_to_video_ias1_vid_clk rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.084ns (17.969%)  route 0.383ns (82.031%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.487ns
    Source Clock Delay      (SCD):    2.596ns
    Clock Pessimism Removal (CPR):    0.837ns
  Clock Net Delay (Source):      1.365ns (routing 0.626ns, distribution 0.739ns)
  Clock Net Delay (Destination): 1.497ns (routing 0.680ns, distribution 0.817ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_ias1_vid_clk rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.186     0.186 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.226    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.226 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.885     1.111    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     1.231 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=980, routed)         1.365     2.596    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/clk_hs_byte
    SLICE_X22Y153        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y153        FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.084     2.680 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/Q
                         net (fo=83, routed)          0.383     3.063    design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo_n_1
    SLICE_X22Y140        FDCE                                         f  design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/prev_data_reg[13]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_ias1_vid_clk rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.285 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.335    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.335 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.518     1.853    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     1.989 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=980, routed)         1.497     3.487    design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/vid_clk
    SLICE_X22Y140        FDCE                                         r  design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/prev_data_reg[13]/C
                         clock pessimism             -0.837     2.649    
    SLICE_X22Y140        FDCE (Remov_FFF_SLICEL_C_CLR)
                                                     -0.018     2.631    design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/prev_data_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.631    
                         arrival time                           3.063    
  -------------------------------------------------------------------
                         slack                                  0.432    

Slack (MET) :             0.432ns  (arrival time - required time)
  Source:                 design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_ias1_vid_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/prev_data_reg[14]/CLR
                            (removal check against rising-edge clock mipi_rx_to_video_ias1_vid_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mipi_rx_to_video_ias1_vid_clk rise@0.000ns - mipi_rx_to_video_ias1_vid_clk rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.084ns (17.969%)  route 0.383ns (82.031%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.487ns
    Source Clock Delay      (SCD):    2.596ns
    Clock Pessimism Removal (CPR):    0.837ns
  Clock Net Delay (Source):      1.365ns (routing 0.626ns, distribution 0.739ns)
  Clock Net Delay (Destination): 1.497ns (routing 0.680ns, distribution 0.817ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_ias1_vid_clk rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.186     0.186 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.226    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.226 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.885     1.111    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     1.231 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=980, routed)         1.365     2.596    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/clk_hs_byte
    SLICE_X22Y153        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y153        FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.084     2.680 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/Q
                         net (fo=83, routed)          0.383     3.063    design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo_n_1
    SLICE_X22Y140        FDCE                                         f  design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/prev_data_reg[14]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_ias1_vid_clk rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.285 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.335    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.335 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.518     1.853    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     1.989 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=980, routed)         1.497     3.487    design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/vid_clk
    SLICE_X22Y140        FDCE                                         r  design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/prev_data_reg[14]/C
                         clock pessimism             -0.837     2.649    
    SLICE_X22Y140        FDCE (Remov_FFF2_SLICEL_C_CLR)
                                                     -0.018     2.631    design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/prev_data_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.631    
                         arrival time                           3.063    
  -------------------------------------------------------------------
                         slack                                  0.432    

Slack (MET) :             0.432ns  (arrival time - required time)
  Source:                 design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_ias1_vid_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/prev_data_reg[19]/CLR
                            (removal check against rising-edge clock mipi_rx_to_video_ias1_vid_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mipi_rx_to_video_ias1_vid_clk rise@0.000ns - mipi_rx_to_video_ias1_vid_clk rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.084ns (17.969%)  route 0.383ns (82.031%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.487ns
    Source Clock Delay      (SCD):    2.596ns
    Clock Pessimism Removal (CPR):    0.837ns
  Clock Net Delay (Source):      1.365ns (routing 0.626ns, distribution 0.739ns)
  Clock Net Delay (Destination): 1.497ns (routing 0.680ns, distribution 0.817ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_ias1_vid_clk rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.186     0.186 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.226    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.226 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.885     1.111    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     1.231 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=980, routed)         1.365     2.596    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/clk_hs_byte
    SLICE_X22Y153        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y153        FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.084     2.680 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/Q
                         net (fo=83, routed)          0.383     3.063    design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo_n_1
    SLICE_X22Y140        FDCE                                         f  design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/prev_data_reg[19]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_ias1_vid_clk rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.285 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.335    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.335 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.518     1.853    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     1.989 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=980, routed)         1.497     3.487    design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/vid_clk
    SLICE_X22Y140        FDCE                                         r  design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/prev_data_reg[19]/C
                         clock pessimism             -0.837     2.649    
    SLICE_X22Y140        FDCE (Remov_GFF_SLICEL_C_CLR)
                                                     -0.018     2.631    design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/prev_data_reg[19]
  -------------------------------------------------------------------
                         required time                         -2.631    
                         arrival time                           3.063    
  -------------------------------------------------------------------
                         slack                                  0.432    

Slack (MET) :             0.432ns  (arrival time - required time)
  Source:                 design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_ias1_vid_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/prev_data_reg[20]/CLR
                            (removal check against rising-edge clock mipi_rx_to_video_ias1_vid_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mipi_rx_to_video_ias1_vid_clk rise@0.000ns - mipi_rx_to_video_ias1_vid_clk rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.084ns (17.969%)  route 0.383ns (82.031%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.487ns
    Source Clock Delay      (SCD):    2.596ns
    Clock Pessimism Removal (CPR):    0.837ns
  Clock Net Delay (Source):      1.365ns (routing 0.626ns, distribution 0.739ns)
  Clock Net Delay (Destination): 1.497ns (routing 0.680ns, distribution 0.817ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_ias1_vid_clk rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.186     0.186 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.226    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.226 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.885     1.111    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     1.231 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=980, routed)         1.365     2.596    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/clk_hs_byte
    SLICE_X22Y153        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y153        FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.084     2.680 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/Q
                         net (fo=83, routed)          0.383     3.063    design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo_n_1
    SLICE_X22Y140        FDCE                                         f  design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/prev_data_reg[20]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_ias1_vid_clk rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.285 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.335    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.335 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.518     1.853    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     1.989 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=980, routed)         1.497     3.487    design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/vid_clk
    SLICE_X22Y140        FDCE                                         r  design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/prev_data_reg[20]/C
                         clock pessimism             -0.837     2.649    
    SLICE_X22Y140        FDCE (Remov_GFF2_SLICEL_C_CLR)
                                                     -0.018     2.631    design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/prev_data_reg[20]
  -------------------------------------------------------------------
                         required time                         -2.631    
                         arrival time                           3.063    
  -------------------------------------------------------------------
                         slack                                  0.432    

Slack (MET) :             0.432ns  (arrival time - required time)
  Source:                 design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_ias1_vid_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/prev_data_reg[29]/CLR
                            (removal check against rising-edge clock mipi_rx_to_video_ias1_vid_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mipi_rx_to_video_ias1_vid_clk rise@0.000ns - mipi_rx_to_video_ias1_vid_clk rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.084ns (17.969%)  route 0.383ns (82.031%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.487ns
    Source Clock Delay      (SCD):    2.596ns
    Clock Pessimism Removal (CPR):    0.837ns
  Clock Net Delay (Source):      1.365ns (routing 0.626ns, distribution 0.739ns)
  Clock Net Delay (Destination): 1.497ns (routing 0.680ns, distribution 0.817ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_ias1_vid_clk rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.186     0.186 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.226    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.226 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.885     1.111    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     1.231 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=980, routed)         1.365     2.596    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/clk_hs_byte
    SLICE_X22Y153        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y153        FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.084     2.680 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/Q
                         net (fo=83, routed)          0.383     3.063    design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo_n_1
    SLICE_X22Y140        FDCE                                         f  design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/prev_data_reg[29]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_ias1_vid_clk rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.285 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.335    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.335 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.518     1.853    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     1.989 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=980, routed)         1.497     3.487    design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/vid_clk
    SLICE_X22Y140        FDCE                                         r  design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/prev_data_reg[29]/C
                         clock pessimism             -0.837     2.649    
    SLICE_X22Y140        FDCE (Remov_HFF_SLICEL_C_CLR)
                                                     -0.018     2.631    design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/prev_data_reg[29]
  -------------------------------------------------------------------
                         required time                         -2.631    
                         arrival time                           3.063    
  -------------------------------------------------------------------
                         slack                                  0.432    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  mipi_rx_to_video_rpi_vid_clk_1
  To Clock:  mipi_rx_to_video_rpi_vid_clk_1

Setup :            0  Failing Endpoints,  Worst Slack        6.751ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.173ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.751ns  (required time - arrival time)
  Source:                 design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_rpi_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[6]/CLR
                            (recovery check against rising-edge clock mipi_rx_to_video_rpi_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (mipi_rx_to_video_rpi_vid_clk_1 rise@8.000ns - mipi_rx_to_video_rpi_vid_clk_1 rise@0.000ns)
  Data Path Delay:        0.920ns  (logic 0.115ns (12.495%)  route 0.805ns (87.505%))
  Logic Levels:           0  
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.387ns = ( 11.387 - 8.000 ) 
    Source Clock Delay      (SCD):    3.973ns
    Clock Pessimism Removal (CPR):    0.386ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.833ns (routing 1.341ns, distribution 1.492ns)
  Clock Net Delay (Destination): 2.472ns (routing 1.233ns, distribution 1.239ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_rpi_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.461     0.897    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.243     1.140 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         2.833     3.973    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/clk_hs_byte
    SLICE_X23Y127        FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y127        FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.115     4.088 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/Q
                         net (fo=62, routed)          0.805     4.893    design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/vid_rstn
    SLICE_X21Y123        FDCE                                         f  design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[6]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_rpi_vid_clk_1 rise edge)
                                                      8.000     8.000 r  
    D7                                                0.000     8.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     8.305 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     8.345    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.345 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.361     8.706    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     8.915 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         2.472    11.387    design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/vid_clk
    SLICE_X21Y123        FDCE                                         r  design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[6]/C
                         clock pessimism              0.386    11.773    
                         clock uncertainty           -0.035    11.738    
    SLICE_X21Y123        FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.093    11.645    design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[6]
  -------------------------------------------------------------------
                         required time                         11.645    
                         arrival time                          -4.893    
  -------------------------------------------------------------------
                         slack                                  6.751    

Slack (MET) :             6.751ns  (required time - arrival time)
  Source:                 design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_rpi_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[7]/CLR
                            (recovery check against rising-edge clock mipi_rx_to_video_rpi_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (mipi_rx_to_video_rpi_vid_clk_1 rise@8.000ns - mipi_rx_to_video_rpi_vid_clk_1 rise@0.000ns)
  Data Path Delay:        0.920ns  (logic 0.115ns (12.495%)  route 0.805ns (87.505%))
  Logic Levels:           0  
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.387ns = ( 11.387 - 8.000 ) 
    Source Clock Delay      (SCD):    3.973ns
    Clock Pessimism Removal (CPR):    0.386ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.833ns (routing 1.341ns, distribution 1.492ns)
  Clock Net Delay (Destination): 2.472ns (routing 1.233ns, distribution 1.239ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_rpi_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.461     0.897    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.243     1.140 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         2.833     3.973    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/clk_hs_byte
    SLICE_X23Y127        FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y127        FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.115     4.088 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/Q
                         net (fo=62, routed)          0.805     4.893    design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/vid_rstn
    SLICE_X21Y123        FDCE                                         f  design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[7]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_rpi_vid_clk_1 rise edge)
                                                      8.000     8.000 r  
    D7                                                0.000     8.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     8.305 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     8.345    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.345 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.361     8.706    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     8.915 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         2.472    11.387    design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/vid_clk
    SLICE_X21Y123        FDCE                                         r  design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[7]/C
                         clock pessimism              0.386    11.773    
                         clock uncertainty           -0.035    11.738    
    SLICE_X21Y123        FDCE (Recov_DFF2_SLICEM_C_CLR)
                                                     -0.093    11.645    design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[7]
  -------------------------------------------------------------------
                         required time                         11.645    
                         arrival time                          -4.893    
  -------------------------------------------------------------------
                         slack                                  6.751    

Slack (MET) :             6.751ns  (required time - arrival time)
  Source:                 design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_rpi_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[8]/CLR
                            (recovery check against rising-edge clock mipi_rx_to_video_rpi_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (mipi_rx_to_video_rpi_vid_clk_1 rise@8.000ns - mipi_rx_to_video_rpi_vid_clk_1 rise@0.000ns)
  Data Path Delay:        0.920ns  (logic 0.115ns (12.495%)  route 0.805ns (87.505%))
  Logic Levels:           0  
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.387ns = ( 11.387 - 8.000 ) 
    Source Clock Delay      (SCD):    3.973ns
    Clock Pessimism Removal (CPR):    0.386ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.833ns (routing 1.341ns, distribution 1.492ns)
  Clock Net Delay (Destination): 2.472ns (routing 1.233ns, distribution 1.239ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_rpi_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.461     0.897    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.243     1.140 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         2.833     3.973    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/clk_hs_byte
    SLICE_X23Y127        FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y127        FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.115     4.088 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/Q
                         net (fo=62, routed)          0.805     4.893    design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/vid_rstn
    SLICE_X21Y123        FDCE                                         f  design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[8]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_rpi_vid_clk_1 rise edge)
                                                      8.000     8.000 r  
    D7                                                0.000     8.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     8.305 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     8.345    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.345 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.361     8.706    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     8.915 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         2.472    11.387    design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/vid_clk
    SLICE_X21Y123        FDCE                                         r  design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[8]/C
                         clock pessimism              0.386    11.773    
                         clock uncertainty           -0.035    11.738    
    SLICE_X21Y123        FDCE (Recov_CFF_SLICEM_C_CLR)
                                                     -0.093    11.645    design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[8]
  -------------------------------------------------------------------
                         required time                         11.645    
                         arrival time                          -4.893    
  -------------------------------------------------------------------
                         slack                                  6.751    

Slack (MET) :             6.751ns  (required time - arrival time)
  Source:                 design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_rpi_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[9]/CLR
                            (recovery check against rising-edge clock mipi_rx_to_video_rpi_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (mipi_rx_to_video_rpi_vid_clk_1 rise@8.000ns - mipi_rx_to_video_rpi_vid_clk_1 rise@0.000ns)
  Data Path Delay:        0.920ns  (logic 0.115ns (12.495%)  route 0.805ns (87.505%))
  Logic Levels:           0  
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.387ns = ( 11.387 - 8.000 ) 
    Source Clock Delay      (SCD):    3.973ns
    Clock Pessimism Removal (CPR):    0.386ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.833ns (routing 1.341ns, distribution 1.492ns)
  Clock Net Delay (Destination): 2.472ns (routing 1.233ns, distribution 1.239ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_rpi_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.461     0.897    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.243     1.140 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         2.833     3.973    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/clk_hs_byte
    SLICE_X23Y127        FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y127        FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.115     4.088 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/Q
                         net (fo=62, routed)          0.805     4.893    design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/vid_rstn
    SLICE_X21Y123        FDCE                                         f  design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[9]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_rpi_vid_clk_1 rise edge)
                                                      8.000     8.000 r  
    D7                                                0.000     8.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     8.305 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     8.345    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.345 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.361     8.706    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     8.915 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         2.472    11.387    design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/vid_clk
    SLICE_X21Y123        FDCE                                         r  design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[9]/C
                         clock pessimism              0.386    11.773    
                         clock uncertainty           -0.035    11.738    
    SLICE_X21Y123        FDCE (Recov_CFF2_SLICEM_C_CLR)
                                                     -0.093    11.645    design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[9]
  -------------------------------------------------------------------
                         required time                         11.645    
                         arrival time                          -4.893    
  -------------------------------------------------------------------
                         slack                                  6.751    

Slack (MET) :             6.754ns  (required time - arrival time)
  Source:                 design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_rpi_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[10]/CLR
                            (recovery check against rising-edge clock mipi_rx_to_video_rpi_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (mipi_rx_to_video_rpi_vid_clk_1 rise@8.000ns - mipi_rx_to_video_rpi_vid_clk_1 rise@0.000ns)
  Data Path Delay:        0.917ns  (logic 0.115ns (12.536%)  route 0.802ns (87.464%))
  Logic Levels:           0  
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.387ns = ( 11.387 - 8.000 ) 
    Source Clock Delay      (SCD):    3.973ns
    Clock Pessimism Removal (CPR):    0.386ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.833ns (routing 1.341ns, distribution 1.492ns)
  Clock Net Delay (Destination): 2.472ns (routing 1.233ns, distribution 1.239ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_rpi_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.461     0.897    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.243     1.140 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         2.833     3.973    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/clk_hs_byte
    SLICE_X23Y127        FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y127        FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.115     4.088 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/Q
                         net (fo=62, routed)          0.802     4.890    design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/vid_rstn
    SLICE_X21Y123        FDCE                                         f  design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[10]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_rpi_vid_clk_1 rise edge)
                                                      8.000     8.000 r  
    D7                                                0.000     8.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     8.305 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     8.345    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.345 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.361     8.706    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     8.915 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         2.472    11.387    design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/vid_clk
    SLICE_X21Y123        FDCE                                         r  design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[10]/C
                         clock pessimism              0.386    11.773    
                         clock uncertainty           -0.035    11.738    
    SLICE_X21Y123        FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.093    11.645    design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[10]
  -------------------------------------------------------------------
                         required time                         11.645    
                         arrival time                          -4.890    
  -------------------------------------------------------------------
                         slack                                  6.754    

Slack (MET) :             6.754ns  (required time - arrival time)
  Source:                 design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_rpi_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/r2w_rptr2_reg[10]/CLR
                            (recovery check against rising-edge clock mipi_rx_to_video_rpi_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (mipi_rx_to_video_rpi_vid_clk_1 rise@8.000ns - mipi_rx_to_video_rpi_vid_clk_1 rise@0.000ns)
  Data Path Delay:        0.917ns  (logic 0.115ns (12.536%)  route 0.802ns (87.464%))
  Logic Levels:           0  
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.387ns = ( 11.387 - 8.000 ) 
    Source Clock Delay      (SCD):    3.973ns
    Clock Pessimism Removal (CPR):    0.386ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.833ns (routing 1.341ns, distribution 1.492ns)
  Clock Net Delay (Destination): 2.472ns (routing 1.233ns, distribution 1.239ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_rpi_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.461     0.897    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.243     1.140 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         2.833     3.973    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/clk_hs_byte
    SLICE_X23Y127        FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y127        FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.115     4.088 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/Q
                         net (fo=62, routed)          0.802     4.890    design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/vid_rstn
    SLICE_X21Y123        FDCE                                         f  design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/r2w_rptr2_reg[10]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_rpi_vid_clk_1 rise edge)
                                                      8.000     8.000 r  
    D7                                                0.000     8.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     8.305 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     8.345    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.345 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.361     8.706    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     8.915 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         2.472    11.387    design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/vid_clk
    SLICE_X21Y123        FDCE                                         r  design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/r2w_rptr2_reg[10]/C
                         clock pessimism              0.386    11.773    
                         clock uncertainty           -0.035    11.738    
    SLICE_X21Y123        FDCE (Recov_EFF2_SLICEM_C_CLR)
                                                     -0.093    11.645    design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/r2w_rptr2_reg[10]
  -------------------------------------------------------------------
                         required time                         11.645    
                         arrival time                          -4.890    
  -------------------------------------------------------------------
                         slack                                  6.754    

Slack (MET) :             6.754ns  (required time - arrival time)
  Source:                 design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_rpi_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/r2w_rptr2_reg[6]/CLR
                            (recovery check against rising-edge clock mipi_rx_to_video_rpi_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (mipi_rx_to_video_rpi_vid_clk_1 rise@8.000ns - mipi_rx_to_video_rpi_vid_clk_1 rise@0.000ns)
  Data Path Delay:        0.917ns  (logic 0.115ns (12.536%)  route 0.802ns (87.464%))
  Logic Levels:           0  
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.387ns = ( 11.387 - 8.000 ) 
    Source Clock Delay      (SCD):    3.973ns
    Clock Pessimism Removal (CPR):    0.386ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.833ns (routing 1.341ns, distribution 1.492ns)
  Clock Net Delay (Destination): 2.472ns (routing 1.233ns, distribution 1.239ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_rpi_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.461     0.897    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.243     1.140 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         2.833     3.973    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/clk_hs_byte
    SLICE_X23Y127        FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y127        FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.115     4.088 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/Q
                         net (fo=62, routed)          0.802     4.890    design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/vid_rstn
    SLICE_X21Y123        FDCE                                         f  design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/r2w_rptr2_reg[6]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_rpi_vid_clk_1 rise edge)
                                                      8.000     8.000 r  
    D7                                                0.000     8.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     8.305 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     8.345    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.345 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.361     8.706    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     8.915 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         2.472    11.387    design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/vid_clk
    SLICE_X21Y123        FDCE                                         r  design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/r2w_rptr2_reg[6]/C
                         clock pessimism              0.386    11.773    
                         clock uncertainty           -0.035    11.738    
    SLICE_X21Y123        FDCE (Recov_FFF_SLICEM_C_CLR)
                                                     -0.093    11.645    design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/r2w_rptr2_reg[6]
  -------------------------------------------------------------------
                         required time                         11.645    
                         arrival time                          -4.890    
  -------------------------------------------------------------------
                         slack                                  6.754    

Slack (MET) :             6.754ns  (required time - arrival time)
  Source:                 design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_rpi_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/r2w_rptr2_reg[7]/CLR
                            (recovery check against rising-edge clock mipi_rx_to_video_rpi_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (mipi_rx_to_video_rpi_vid_clk_1 rise@8.000ns - mipi_rx_to_video_rpi_vid_clk_1 rise@0.000ns)
  Data Path Delay:        0.917ns  (logic 0.115ns (12.536%)  route 0.802ns (87.464%))
  Logic Levels:           0  
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.387ns = ( 11.387 - 8.000 ) 
    Source Clock Delay      (SCD):    3.973ns
    Clock Pessimism Removal (CPR):    0.386ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.833ns (routing 1.341ns, distribution 1.492ns)
  Clock Net Delay (Destination): 2.472ns (routing 1.233ns, distribution 1.239ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_rpi_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.461     0.897    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.243     1.140 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         2.833     3.973    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/clk_hs_byte
    SLICE_X23Y127        FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y127        FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.115     4.088 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/Q
                         net (fo=62, routed)          0.802     4.890    design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/vid_rstn
    SLICE_X21Y123        FDCE                                         f  design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/r2w_rptr2_reg[7]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_rpi_vid_clk_1 rise edge)
                                                      8.000     8.000 r  
    D7                                                0.000     8.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     8.305 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     8.345    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.345 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.361     8.706    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     8.915 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         2.472    11.387    design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/vid_clk
    SLICE_X21Y123        FDCE                                         r  design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/r2w_rptr2_reg[7]/C
                         clock pessimism              0.386    11.773    
                         clock uncertainty           -0.035    11.738    
    SLICE_X21Y123        FDCE (Recov_FFF2_SLICEM_C_CLR)
                                                     -0.093    11.645    design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/r2w_rptr2_reg[7]
  -------------------------------------------------------------------
                         required time                         11.645    
                         arrival time                          -4.890    
  -------------------------------------------------------------------
                         slack                                  6.754    

Slack (MET) :             6.754ns  (required time - arrival time)
  Source:                 design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_rpi_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/r2w_rptr2_reg[8]/CLR
                            (recovery check against rising-edge clock mipi_rx_to_video_rpi_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (mipi_rx_to_video_rpi_vid_clk_1 rise@8.000ns - mipi_rx_to_video_rpi_vid_clk_1 rise@0.000ns)
  Data Path Delay:        0.917ns  (logic 0.115ns (12.536%)  route 0.802ns (87.464%))
  Logic Levels:           0  
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.387ns = ( 11.387 - 8.000 ) 
    Source Clock Delay      (SCD):    3.973ns
    Clock Pessimism Removal (CPR):    0.386ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.833ns (routing 1.341ns, distribution 1.492ns)
  Clock Net Delay (Destination): 2.472ns (routing 1.233ns, distribution 1.239ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_rpi_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.461     0.897    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.243     1.140 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         2.833     3.973    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/clk_hs_byte
    SLICE_X23Y127        FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y127        FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.115     4.088 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/Q
                         net (fo=62, routed)          0.802     4.890    design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/vid_rstn
    SLICE_X21Y123        FDCE                                         f  design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/r2w_rptr2_reg[8]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_rpi_vid_clk_1 rise edge)
                                                      8.000     8.000 r  
    D7                                                0.000     8.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     8.305 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     8.345    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.345 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.361     8.706    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     8.915 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         2.472    11.387    design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/vid_clk
    SLICE_X21Y123        FDCE                                         r  design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/r2w_rptr2_reg[8]/C
                         clock pessimism              0.386    11.773    
                         clock uncertainty           -0.035    11.738    
    SLICE_X21Y123        FDCE (Recov_GFF_SLICEM_C_CLR)
                                                     -0.093    11.645    design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/r2w_rptr2_reg[8]
  -------------------------------------------------------------------
                         required time                         11.645    
                         arrival time                          -4.890    
  -------------------------------------------------------------------
                         slack                                  6.754    

Slack (MET) :             6.754ns  (required time - arrival time)
  Source:                 design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_rpi_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/r2w_rptr2_reg[9]/CLR
                            (recovery check against rising-edge clock mipi_rx_to_video_rpi_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (mipi_rx_to_video_rpi_vid_clk_1 rise@8.000ns - mipi_rx_to_video_rpi_vid_clk_1 rise@0.000ns)
  Data Path Delay:        0.917ns  (logic 0.115ns (12.536%)  route 0.802ns (87.464%))
  Logic Levels:           0  
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.387ns = ( 11.387 - 8.000 ) 
    Source Clock Delay      (SCD):    3.973ns
    Clock Pessimism Removal (CPR):    0.386ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.833ns (routing 1.341ns, distribution 1.492ns)
  Clock Net Delay (Destination): 2.472ns (routing 1.233ns, distribution 1.239ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_rpi_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.461     0.897    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.243     1.140 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         2.833     3.973    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/clk_hs_byte
    SLICE_X23Y127        FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y127        FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.115     4.088 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/Q
                         net (fo=62, routed)          0.802     4.890    design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/vid_rstn
    SLICE_X21Y123        FDCE                                         f  design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/r2w_rptr2_reg[9]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_rpi_vid_clk_1 rise edge)
                                                      8.000     8.000 r  
    D7                                                0.000     8.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     8.305 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     8.345    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.345 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.361     8.706    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     8.915 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         2.472    11.387    design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/vid_clk
    SLICE_X21Y123        FDCE                                         r  design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/r2w_rptr2_reg[9]/C
                         clock pessimism              0.386    11.773    
                         clock uncertainty           -0.035    11.738    
    SLICE_X21Y123        FDCE (Recov_GFF2_SLICEM_C_CLR)
                                                     -0.093    11.645    design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/r2w_rptr2_reg[9]
  -------------------------------------------------------------------
                         required time                         11.645    
                         arrival time                          -4.890    
  -------------------------------------------------------------------
                         slack                                  6.754    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_rpi_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[1]/CLR
                            (removal check against rising-edge clock mipi_rx_to_video_rpi_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mipi_rx_to_video_rpi_vid_clk_1 rise@0.000ns - mipi_rx_to_video_rpi_vid_clk_1 rise@0.000ns)
  Data Path Delay:        0.164ns  (logic 0.084ns (51.207%)  route 0.080ns (48.793%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.467ns
    Source Clock Delay      (SCD):    2.076ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Net Delay (Source):      1.553ns (routing 0.746ns, distribution 0.807ns)
  Clock Net Delay (Destination): 1.690ns (routing 0.813ns, distribution 0.877ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_rpi_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.186     0.186 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.226    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.226 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.177     0.403    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     0.523 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         1.553     2.076    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/clk_hs_byte
    SLICE_X23Y127        FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y127        FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.084     2.160 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/Q
                         net (fo=62, routed)          0.080     2.240    design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/vid_rstn
    SLICE_X23Y127        FDCE                                         f  design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_rpi_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.285 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.335    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.335 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.306     0.641    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     0.777 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         1.690     2.467    design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/vid_clk
    SLICE_X23Y127        FDCE                                         r  design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[1]/C
                         clock pessimism             -0.383     2.084    
    SLICE_X23Y127        FDCE (Remov_DFF_SLICEL_C_CLR)
                                                     -0.018     2.066    design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.066    
                         arrival time                           2.240    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_rpi_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[2]/CLR
                            (removal check against rising-edge clock mipi_rx_to_video_rpi_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mipi_rx_to_video_rpi_vid_clk_1 rise@0.000ns - mipi_rx_to_video_rpi_vid_clk_1 rise@0.000ns)
  Data Path Delay:        0.164ns  (logic 0.084ns (51.207%)  route 0.080ns (48.793%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.467ns
    Source Clock Delay      (SCD):    2.076ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Net Delay (Source):      1.553ns (routing 0.746ns, distribution 0.807ns)
  Clock Net Delay (Destination): 1.690ns (routing 0.813ns, distribution 0.877ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_rpi_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.186     0.186 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.226    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.226 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.177     0.403    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     0.523 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         1.553     2.076    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/clk_hs_byte
    SLICE_X23Y127        FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y127        FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.084     2.160 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/Q
                         net (fo=62, routed)          0.080     2.240    design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/vid_rstn
    SLICE_X23Y127        FDCE                                         f  design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_rpi_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.285 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.335    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.335 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.306     0.641    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     0.777 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         1.690     2.467    design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/vid_clk
    SLICE_X23Y127        FDCE                                         r  design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[2]/C
                         clock pessimism             -0.383     2.084    
    SLICE_X23Y127        FDCE (Remov_DFF2_SLICEL_C_CLR)
                                                     -0.018     2.066    design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.066    
                         arrival time                           2.240    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_rpi_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[3]/CLR
                            (removal check against rising-edge clock mipi_rx_to_video_rpi_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mipi_rx_to_video_rpi_vid_clk_1 rise@0.000ns - mipi_rx_to_video_rpi_vid_clk_1 rise@0.000ns)
  Data Path Delay:        0.164ns  (logic 0.084ns (51.207%)  route 0.080ns (48.793%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.467ns
    Source Clock Delay      (SCD):    2.076ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Net Delay (Source):      1.553ns (routing 0.746ns, distribution 0.807ns)
  Clock Net Delay (Destination): 1.690ns (routing 0.813ns, distribution 0.877ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_rpi_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.186     0.186 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.226    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.226 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.177     0.403    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     0.523 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         1.553     2.076    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/clk_hs_byte
    SLICE_X23Y127        FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y127        FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.084     2.160 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/Q
                         net (fo=62, routed)          0.080     2.240    design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/vid_rstn
    SLICE_X23Y127        FDCE                                         f  design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[3]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_rpi_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.285 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.335    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.335 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.306     0.641    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     0.777 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         1.690     2.467    design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/vid_clk
    SLICE_X23Y127        FDCE                                         r  design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[3]/C
                         clock pessimism             -0.383     2.084    
    SLICE_X23Y127        FDCE (Remov_CFF_SLICEL_C_CLR)
                                                     -0.018     2.066    design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.066    
                         arrival time                           2.240    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_rpi_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[4]/CLR
                            (removal check against rising-edge clock mipi_rx_to_video_rpi_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mipi_rx_to_video_rpi_vid_clk_1 rise@0.000ns - mipi_rx_to_video_rpi_vid_clk_1 rise@0.000ns)
  Data Path Delay:        0.164ns  (logic 0.084ns (51.207%)  route 0.080ns (48.793%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.467ns
    Source Clock Delay      (SCD):    2.076ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Net Delay (Source):      1.553ns (routing 0.746ns, distribution 0.807ns)
  Clock Net Delay (Destination): 1.690ns (routing 0.813ns, distribution 0.877ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_rpi_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.186     0.186 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.226    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.226 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.177     0.403    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     0.523 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         1.553     2.076    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/clk_hs_byte
    SLICE_X23Y127        FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y127        FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.084     2.160 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/Q
                         net (fo=62, routed)          0.080     2.240    design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/vid_rstn
    SLICE_X23Y127        FDCE                                         f  design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[4]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_rpi_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.285 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.335    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.335 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.306     0.641    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     0.777 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         1.690     2.467    design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/vid_clk
    SLICE_X23Y127        FDCE                                         r  design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[4]/C
                         clock pessimism             -0.383     2.084    
    SLICE_X23Y127        FDCE (Remov_CFF2_SLICEL_C_CLR)
                                                     -0.018     2.066    design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.066    
                         arrival time                           2.240    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_rpi_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/frmsync_reg/CLR
                            (removal check against rising-edge clock mipi_rx_to_video_rpi_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mipi_rx_to_video_rpi_vid_clk_1 rise@0.000ns - mipi_rx_to_video_rpi_vid_clk_1 rise@0.000ns)
  Data Path Delay:        0.180ns  (logic 0.084ns (46.755%)  route 0.096ns (53.245%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.470ns
    Source Clock Delay      (SCD):    2.076ns
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Net Delay (Source):      1.553ns (routing 0.746ns, distribution 0.807ns)
  Clock Net Delay (Destination): 1.693ns (routing 0.813ns, distribution 0.880ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_rpi_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.186     0.186 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.226    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.226 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.177     0.403    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     0.523 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         1.553     2.076    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/clk_hs_byte
    SLICE_X23Y127        FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y127        FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.084     2.160 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/Q
                         net (fo=62, routed)          0.096     2.255    design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo_n_23
    SLICE_X23Y129        FDCE                                         f  design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/frmsync_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_rpi_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.285 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.335    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.335 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.306     0.641    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     0.777 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         1.693     2.470    design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/vid_clk
    SLICE_X23Y129        FDCE                                         r  design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/frmsync_reg/C
                         clock pessimism             -0.376     2.094    
    SLICE_X23Y129        FDCE (Remov_HFF_SLICEL_C_CLR)
                                                     -0.018     2.076    design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/frmsync_reg
  -------------------------------------------------------------------
                         required time                         -2.076    
                         arrival time                           2.255    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_rpi_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/prev_active_video_reg/CLR
                            (removal check against rising-edge clock mipi_rx_to_video_rpi_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mipi_rx_to_video_rpi_vid_clk_1 rise@0.000ns - mipi_rx_to_video_rpi_vid_clk_1 rise@0.000ns)
  Data Path Delay:        0.180ns  (logic 0.084ns (46.755%)  route 0.096ns (53.245%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.470ns
    Source Clock Delay      (SCD):    2.076ns
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Net Delay (Source):      1.553ns (routing 0.746ns, distribution 0.807ns)
  Clock Net Delay (Destination): 1.693ns (routing 0.813ns, distribution 0.880ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_rpi_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.186     0.186 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.226    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.226 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.177     0.403    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     0.523 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         1.553     2.076    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/clk_hs_byte
    SLICE_X23Y127        FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y127        FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.084     2.160 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/Q
                         net (fo=62, routed)          0.096     2.255    design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo_n_23
    SLICE_X23Y129        FDCE                                         f  design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/prev_active_video_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_rpi_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.285 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.335    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.335 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.306     0.641    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     0.777 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         1.693     2.470    design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/vid_clk
    SLICE_X23Y129        FDCE                                         r  design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/prev_active_video_reg/C
                         clock pessimism             -0.376     2.094    
    SLICE_X23Y129        FDCE (Remov_HFF2_SLICEL_C_CLR)
                                                     -0.018     2.076    design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/prev_active_video_reg
  -------------------------------------------------------------------
                         required time                         -2.076    
                         arrival time                           2.255    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_rpi_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/prev_data_reg[17]/CLR
                            (removal check against rising-edge clock mipi_rx_to_video_rpi_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mipi_rx_to_video_rpi_vid_clk_1 rise@0.000ns - mipi_rx_to_video_rpi_vid_clk_1 rise@0.000ns)
  Data Path Delay:        0.180ns  (logic 0.084ns (46.755%)  route 0.096ns (53.245%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.470ns
    Source Clock Delay      (SCD):    2.076ns
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Net Delay (Source):      1.553ns (routing 0.746ns, distribution 0.807ns)
  Clock Net Delay (Destination): 1.693ns (routing 0.813ns, distribution 0.880ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_rpi_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.186     0.186 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.226    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.226 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.177     0.403    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     0.523 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         1.553     2.076    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/clk_hs_byte
    SLICE_X23Y127        FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y127        FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.084     2.160 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/Q
                         net (fo=62, routed)          0.096     2.255    design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo_n_23
    SLICE_X23Y129        FDCE                                         f  design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/prev_data_reg[17]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_rpi_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.285 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.335    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.335 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.306     0.641    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     0.777 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         1.693     2.470    design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/vid_clk
    SLICE_X23Y129        FDCE                                         r  design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/prev_data_reg[17]/C
                         clock pessimism             -0.376     2.094    
    SLICE_X23Y129        FDCE (Remov_GFF2_SLICEL_C_CLR)
                                                     -0.018     2.076    design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/prev_data_reg[17]
  -------------------------------------------------------------------
                         required time                         -2.076    
                         arrival time                           2.255    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_rpi_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/prev_data_reg[18]/CLR
                            (removal check against rising-edge clock mipi_rx_to_video_rpi_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mipi_rx_to_video_rpi_vid_clk_1 rise@0.000ns - mipi_rx_to_video_rpi_vid_clk_1 rise@0.000ns)
  Data Path Delay:        0.180ns  (logic 0.084ns (46.755%)  route 0.096ns (53.245%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.470ns
    Source Clock Delay      (SCD):    2.076ns
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Net Delay (Source):      1.553ns (routing 0.746ns, distribution 0.807ns)
  Clock Net Delay (Destination): 1.693ns (routing 0.813ns, distribution 0.880ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_rpi_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.186     0.186 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.226    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.226 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.177     0.403    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     0.523 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         1.553     2.076    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/clk_hs_byte
    SLICE_X23Y127        FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y127        FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.084     2.160 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/Q
                         net (fo=62, routed)          0.096     2.255    design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo_n_23
    SLICE_X23Y129        FDCE                                         f  design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/prev_data_reg[18]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_rpi_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.285 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.335    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.335 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.306     0.641    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     0.777 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         1.693     2.470    design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/vid_clk
    SLICE_X23Y129        FDCE                                         r  design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/prev_data_reg[18]/C
                         clock pessimism             -0.376     2.094    
    SLICE_X23Y129        FDCE (Remov_FFF2_SLICEL_C_CLR)
                                                     -0.018     2.076    design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/prev_data_reg[18]
  -------------------------------------------------------------------
                         required time                         -2.076    
                         arrival time                           2.255    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_rpi_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/prev_vsync_reg/CLR
                            (removal check against rising-edge clock mipi_rx_to_video_rpi_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mipi_rx_to_video_rpi_vid_clk_1 rise@0.000ns - mipi_rx_to_video_rpi_vid_clk_1 rise@0.000ns)
  Data Path Delay:        0.180ns  (logic 0.084ns (46.755%)  route 0.096ns (53.245%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.470ns
    Source Clock Delay      (SCD):    2.076ns
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Net Delay (Source):      1.553ns (routing 0.746ns, distribution 0.807ns)
  Clock Net Delay (Destination): 1.693ns (routing 0.813ns, distribution 0.880ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_rpi_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.186     0.186 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.226    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.226 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.177     0.403    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     0.523 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         1.553     2.076    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/clk_hs_byte
    SLICE_X23Y127        FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y127        FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.084     2.160 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/Q
                         net (fo=62, routed)          0.096     2.255    design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo_n_23
    SLICE_X23Y129        FDCE                                         f  design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/prev_vsync_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_rpi_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.285 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.335    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.335 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.306     0.641    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     0.777 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         1.693     2.470    design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/vid_clk
    SLICE_X23Y129        FDCE                                         r  design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/prev_vsync_reg/C
                         clock pessimism             -0.376     2.094    
    SLICE_X23Y129        FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                     -0.018     2.076    design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/prev_vsync_reg
  -------------------------------------------------------------------
                         required time                         -2.076    
                         arrival time                           2.255    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_rpi_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/prev_data_reg[13]/CLR
                            (removal check against rising-edge clock mipi_rx_to_video_rpi_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mipi_rx_to_video_rpi_vid_clk_1 rise@0.000ns - mipi_rx_to_video_rpi_vid_clk_1 rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.084ns (41.563%)  route 0.118ns (58.437%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.470ns
    Source Clock Delay      (SCD):    2.076ns
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Net Delay (Source):      1.553ns (routing 0.746ns, distribution 0.807ns)
  Clock Net Delay (Destination): 1.693ns (routing 0.813ns, distribution 0.880ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_rpi_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.186     0.186 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.226    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.226 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.177     0.403    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     0.523 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         1.553     2.076    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/clk_hs_byte
    SLICE_X23Y127        FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y127        FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.084     2.160 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/Q
                         net (fo=62, routed)          0.118     2.278    design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo_n_23
    SLICE_X23Y131        FDCE                                         f  design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/prev_data_reg[13]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_rpi_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.285 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.335    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.335 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.306     0.641    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     0.777 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         1.693     2.470    design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/vid_clk
    SLICE_X23Y131        FDCE                                         r  design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/prev_data_reg[13]/C
                         clock pessimism             -0.376     2.094    
    SLICE_X23Y131        FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.018     2.076    design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/prev_data_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.076    
                         arrival time                           2.278    
  -------------------------------------------------------------------
                         slack                                  0.202    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_isp_design_1_clk_wiz_0_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            design_1_i/rst_clk_isp/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.016ns period=8.032ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.591ns  (logic 0.137ns (8.611%)  route 1.454ns (91.389%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.377ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.290ns
  Clock Net Delay (Destination): 2.012ns (routing 0.669ns, distribution 1.343ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=2, routed)           1.186     1.186    design_1_i/rst_clk_isp/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X2Y156         LUT1 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.137     1.323 r  design_1_i/rst_clk_isp/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.268     1.591    design_1_i/rst_clk_isp/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X3Y155         FDRE                                         r  design_1_i/rst_clk_isp/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.195     2.195    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     2.934 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312     3.246    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.285 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12595, routed)       2.012     5.297    design_1_i/rst_clk_isp/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X3Y155         FDRE                                         r  design_1_i/rst_clk_isp/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            design_1_i/rst_clk_isp/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.016ns period=8.032ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.617ns  (logic 0.067ns (10.859%)  route 0.550ns (89.141%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.377ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.290ns
  Clock Net Delay (Destination): 1.307ns (routing 0.428ns, distribution 0.879ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=2, routed)           0.476     0.476    design_1_i/rst_clk_isp/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X2Y156         LUT1 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.067     0.543 r  design_1_i/rst_clk_isp/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.074     0.617    design_1_i/rst_clk_isp/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X3Y155         FDRE                                         r  design_1_i/rst_clk_isp/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.453     1.453    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     1.374 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208     1.582    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.608 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12595, routed)       1.307     2.915    design_1_i/rst_clk_isp/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X3Y155         FDRE                                         r  design_1_i/rst_clk_isp/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_sys_design_1_clk_wiz_0_0
  To Clock:  clk_isp_design_1_clk_wiz_0_0

Max Delay          1406 Endpoints
Min Delay          1406 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/mem_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Destination:            design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/mem_reg_bram_0/DINADIN[30]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.016ns period=8.032ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.968ns  (logic 2.218ns (55.903%)  route 1.750ns (44.097%))
  Logic Levels:           6  (CARRY8=4 LUT3=1 LUT5=1)
  Clock Path Skew:        0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.433ns
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.678ns (routing 0.246ns, distribution 1.432ns)
  Clock Net Delay (Destination): 1.843ns (routing 0.669ns, distribution 1.174ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     2.425    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.322 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349     2.671    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.715 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29840, routed)       1.678     4.393    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/s00_axi_aclk
    SLICE_X29Y112        LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.185     4.578 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/mem_reg_bram_0_i_1__2/O
                         net (fo=2, routed)           0.632     5.209    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/ping_clk
    RAMB36_X0Y22         RAMB36E2                                     r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/mem_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y22         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[0])
                                                      1.382     6.591 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/mem_reg_bram_0/DOUTBDOUT[0]
                         net (fo=4, routed)           0.371     6.963    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram/DOUTBDOUT[0]
    SLICE_X29Y115        LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.186     7.149 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram/_carry_i_1/O
                         net (fo=1, routed)           0.386     7.535    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram_n_34
    SLICE_X27Y113        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.223     7.758 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry/CO[7]
                         net (fo=1, routed)           0.030     7.788    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry_n_0
    SLICE_X27Y114        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     7.853 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry__0/CO[7]
                         net (fo=1, routed)           0.030     7.883    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry__0_n_0
    SLICE_X27Y115        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     7.948 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry__1/CO[7]
                         net (fo=1, routed)           0.030     7.978    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry__1_n_0
    SLICE_X27Y116        CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.161     8.139 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry__2/O[5]
                         net (fo=3, routed)           0.416     8.555    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/mem_reg_bram_0_3[5]
    SLICE_X28Y116        LUT3 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.136     8.691 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/mem_reg_bram_0_i_24/O
                         net (fo=1, routed)           0.486     9.177    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/mem_reg_bram_0_i_24_n_0
    RAMB36_X0Y22         RAMB36E2                                     r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/mem_reg_bram_0/DINADIN[30]
  -------------------------------------------------------------------    -------------------

                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.195     2.195    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     2.934 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312     3.246    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.285 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12595, routed)       1.843     5.128    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/pclk
    SLICE_X29Y112        LUT3 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.051     5.179 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/mem_reg_bram_0_i_1__2/O
                         net (fo=2, routed)           0.254     5.433    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/ping_clk
    RAMB36_X0Y22         RAMB36E2                                     r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/mem_reg_bram_0/CLKARDCLK

Slack:                    inf
  Source:                 design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/mem_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Destination:            design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram/mem_reg_bram_0/DINADIN[16]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.016ns period=8.032ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.882ns  (logic 2.055ns (52.943%)  route 1.827ns (47.057%))
  Logic Levels:           4  (CARRY8=2 LUT3=1 LUT5=1)
  Clock Path Skew:        0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.469ns
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.678ns (routing 0.246ns, distribution 1.432ns)
  Clock Net Delay (Destination): 1.846ns (routing 0.669ns, distribution 1.177ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     2.425    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.322 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349     2.671    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.715 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29840, routed)       1.678     4.393    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/s00_axi_aclk
    SLICE_X29Y112        LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.185     4.578 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/mem_reg_bram_0_i_1__2/O
                         net (fo=2, routed)           0.632     5.209    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/ping_clk
    RAMB36_X0Y22         RAMB36E2                                     r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/mem_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y22         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[0])
                                                      1.382     6.591 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/mem_reg_bram_0/DOUTBDOUT[0]
                         net (fo=4, routed)           0.371     6.963    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram/DOUTBDOUT[0]
    SLICE_X29Y115        LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.186     7.149 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram/_carry_i_1/O
                         net (fo=1, routed)           0.386     7.535    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram_n_34
    SLICE_X27Y113        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.223     7.758 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry/CO[7]
                         net (fo=1, routed)           0.030     7.788    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry_n_0
    SLICE_X27Y114        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.171     7.959 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry__0/O[7]
                         net (fo=3, routed)           0.644     8.603    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram/mem_reg_bram_0_3[7]
    SLICE_X28Y115        LUT3 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.093     8.696 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram/mem_reg_bram_0_i_38__0/O
                         net (fo=1, routed)           0.395     9.091    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram/mem_reg_bram_0_i_38__0_n_0
    RAMB36_X0Y23         RAMB36E2                                     r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram/mem_reg_bram_0/DINADIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.195     2.195    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     2.934 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312     3.246    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.285 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12595, routed)       1.846     5.131    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram/pclk
    SLICE_X28Y117        LUT3 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.121     5.252 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram/mem_reg_bram_0_i_1__1/O
                         net (fo=2, routed)           0.217     5.469    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram/pong_clk
    RAMB36_X0Y23         RAMB36E2                                     r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram/mem_reg_bram_0/CLKARDCLK

Slack:                    inf
  Source:                 design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/mem_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Destination:            design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/mem_reg_bram_0/DINADIN[23]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.016ns period=8.032ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.854ns  (logic 2.104ns (54.591%)  route 1.750ns (45.409%))
  Logic Levels:           5  (CARRY8=3 LUT3=1 LUT5=1)
  Clock Path Skew:        0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.433ns
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.678ns (routing 0.246ns, distribution 1.432ns)
  Clock Net Delay (Destination): 1.843ns (routing 0.669ns, distribution 1.174ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     2.425    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.322 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349     2.671    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.715 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29840, routed)       1.678     4.393    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/s00_axi_aclk
    SLICE_X29Y112        LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.185     4.578 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/mem_reg_bram_0_i_1__2/O
                         net (fo=2, routed)           0.632     5.209    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/ping_clk
    RAMB36_X0Y22         RAMB36E2                                     r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/mem_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y22         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[0])
                                                      1.382     6.591 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/mem_reg_bram_0/DOUTBDOUT[0]
                         net (fo=4, routed)           0.371     6.963    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram/DOUTBDOUT[0]
    SLICE_X29Y115        LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.186     7.149 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram/_carry_i_1/O
                         net (fo=1, routed)           0.386     7.535    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram_n_34
    SLICE_X27Y113        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.223     7.758 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry/CO[7]
                         net (fo=1, routed)           0.030     7.788    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry_n_0
    SLICE_X27Y114        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     7.853 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry__0/CO[7]
                         net (fo=1, routed)           0.030     7.883    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry__0_n_0
    SLICE_X27Y115        CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.157     8.040 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry__1/O[6]
                         net (fo=3, routed)           0.455     8.495    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/mem_reg_bram_0_2[6]
    SLICE_X29Y114        LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.091     8.586 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/mem_reg_bram_0_i_31/O
                         net (fo=1, routed)           0.478     9.064    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/mem_reg_bram_0_i_31_n_0
    RAMB36_X0Y22         RAMB36E2                                     r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/mem_reg_bram_0/DINADIN[23]
  -------------------------------------------------------------------    -------------------

                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.195     2.195    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     2.934 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312     3.246    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.285 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12595, routed)       1.843     5.128    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/pclk
    SLICE_X29Y112        LUT3 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.051     5.179 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/mem_reg_bram_0_i_1__2/O
                         net (fo=2, routed)           0.254     5.433    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/ping_clk
    RAMB36_X0Y22         RAMB36E2                                     r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/mem_reg_bram_0/CLKARDCLK

Slack:                    inf
  Source:                 design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/mem_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Destination:            design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/mem_reg_bram_0/DINADIN[24]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.016ns period=8.032ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.849ns  (logic 2.109ns (54.793%)  route 1.740ns (45.207%))
  Logic Levels:           5  (CARRY8=3 LUT3=1 LUT5=1)
  Clock Path Skew:        0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.433ns
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.678ns (routing 0.246ns, distribution 1.432ns)
  Clock Net Delay (Destination): 1.843ns (routing 0.669ns, distribution 1.174ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     2.425    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.322 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349     2.671    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.715 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29840, routed)       1.678     4.393    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/s00_axi_aclk
    SLICE_X29Y112        LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.185     4.578 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/mem_reg_bram_0_i_1__2/O
                         net (fo=2, routed)           0.632     5.209    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/ping_clk
    RAMB36_X0Y22         RAMB36E2                                     r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/mem_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y22         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[0])
                                                      1.382     6.591 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/mem_reg_bram_0/DOUTBDOUT[0]
                         net (fo=4, routed)           0.371     6.963    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram/DOUTBDOUT[0]
    SLICE_X29Y115        LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.186     7.149 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram/_carry_i_1/O
                         net (fo=1, routed)           0.386     7.535    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram_n_34
    SLICE_X27Y113        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.223     7.758 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry/CO[7]
                         net (fo=1, routed)           0.030     7.788    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry_n_0
    SLICE_X27Y114        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     7.853 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry__0/CO[7]
                         net (fo=1, routed)           0.030     7.883    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry__0_n_0
    SLICE_X27Y115        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.171     8.054 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry__1/O[7]
                         net (fo=3, routed)           0.477     8.530    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/mem_reg_bram_0_2[7]
    SLICE_X29Y116        LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.082     8.612 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/mem_reg_bram_0_i_30/O
                         net (fo=1, routed)           0.446     9.058    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/mem_reg_bram_0_i_30_n_0
    RAMB36_X0Y22         RAMB36E2                                     r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/mem_reg_bram_0/DINADIN[24]
  -------------------------------------------------------------------    -------------------

                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.195     2.195    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     2.934 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312     3.246    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.285 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12595, routed)       1.843     5.128    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/pclk
    SLICE_X29Y112        LUT3 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.051     5.179 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/mem_reg_bram_0_i_1__2/O
                         net (fo=2, routed)           0.254     5.433    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/ping_clk
    RAMB36_X0Y22         RAMB36E2                                     r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/mem_reg_bram_0/CLKARDCLK

Slack:                    inf
  Source:                 design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/mem_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Destination:            design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/mem_reg_bram_0/DINADIN[25]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.016ns period=8.032ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.827ns  (logic 2.148ns (56.133%)  route 1.679ns (43.867%))
  Logic Levels:           6  (CARRY8=4 LUT3=1 LUT5=1)
  Clock Path Skew:        0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.433ns
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.678ns (routing 0.246ns, distribution 1.432ns)
  Clock Net Delay (Destination): 1.843ns (routing 0.669ns, distribution 1.174ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     2.425    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.322 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349     2.671    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.715 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29840, routed)       1.678     4.393    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/s00_axi_aclk
    SLICE_X29Y112        LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.185     4.578 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/mem_reg_bram_0_i_1__2/O
                         net (fo=2, routed)           0.632     5.209    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/ping_clk
    RAMB36_X0Y22         RAMB36E2                                     r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/mem_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y22         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[0])
                                                      1.382     6.591 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/mem_reg_bram_0/DOUTBDOUT[0]
                         net (fo=4, routed)           0.371     6.963    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram/DOUTBDOUT[0]
    SLICE_X29Y115        LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.186     7.149 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram/_carry_i_1/O
                         net (fo=1, routed)           0.386     7.535    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram_n_34
    SLICE_X27Y113        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.223     7.758 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry/CO[7]
                         net (fo=1, routed)           0.030     7.788    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry_n_0
    SLICE_X27Y114        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     7.853 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry__0/CO[7]
                         net (fo=1, routed)           0.030     7.883    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry__0_n_0
    SLICE_X27Y115        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     7.948 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry__1/CO[7]
                         net (fo=1, routed)           0.030     7.978    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry__1_n_0
    SLICE_X27Y116        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.078     8.056 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry__2/O[0]
                         net (fo=3, routed)           0.349     8.405    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/mem_reg_bram_0_3[0]
    SLICE_X29Y115        LUT3 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.149     8.554 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/mem_reg_bram_0_i_29/O
                         net (fo=1, routed)           0.482     9.036    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/mem_reg_bram_0_i_29_n_0
    RAMB36_X0Y22         RAMB36E2                                     r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/mem_reg_bram_0/DINADIN[25]
  -------------------------------------------------------------------    -------------------

                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.195     2.195    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     2.934 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312     3.246    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.285 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12595, routed)       1.843     5.128    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/pclk
    SLICE_X29Y112        LUT3 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.051     5.179 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/mem_reg_bram_0_i_1__2/O
                         net (fo=2, routed)           0.254     5.433    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/ping_clk
    RAMB36_X0Y22         RAMB36E2                                     r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/mem_reg_bram_0/CLKARDCLK

Slack:                    inf
  Source:                 design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/mem_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Destination:            design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/mem_reg_bram_0/DINADIN[28]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.016ns period=8.032ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.815ns  (logic 2.189ns (57.375%)  route 1.626ns (42.625%))
  Logic Levels:           6  (CARRY8=4 LUT3=1 LUT5=1)
  Clock Path Skew:        0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.433ns
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.678ns (routing 0.246ns, distribution 1.432ns)
  Clock Net Delay (Destination): 1.843ns (routing 0.669ns, distribution 1.174ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     2.425    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.322 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349     2.671    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.715 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29840, routed)       1.678     4.393    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/s00_axi_aclk
    SLICE_X29Y112        LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.185     4.578 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/mem_reg_bram_0_i_1__2/O
                         net (fo=2, routed)           0.632     5.209    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/ping_clk
    RAMB36_X0Y22         RAMB36E2                                     r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/mem_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y22         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[0])
                                                      1.382     6.591 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/mem_reg_bram_0/DOUTBDOUT[0]
                         net (fo=4, routed)           0.371     6.963    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram/DOUTBDOUT[0]
    SLICE_X29Y115        LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.186     7.149 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram/_carry_i_1/O
                         net (fo=1, routed)           0.386     7.535    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram_n_34
    SLICE_X27Y113        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.223     7.758 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry/CO[7]
                         net (fo=1, routed)           0.030     7.788    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry_n_0
    SLICE_X27Y114        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     7.853 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry__0/CO[7]
                         net (fo=1, routed)           0.030     7.883    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry__0_n_0
    SLICE_X27Y115        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     7.948 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry__1/CO[7]
                         net (fo=1, routed)           0.030     7.978    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry__1_n_0
    SLICE_X27Y116        CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.114     8.092 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry__2/O[3]
                         net (fo=3, routed)           0.382     8.474    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/mem_reg_bram_0_3[3]
    SLICE_X29Y116        LUT3 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.154     8.628 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/mem_reg_bram_0_i_26/O
                         net (fo=1, routed)           0.397     9.025    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/mem_reg_bram_0_i_26_n_0
    RAMB36_X0Y22         RAMB36E2                                     r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/mem_reg_bram_0/DINADIN[28]
  -------------------------------------------------------------------    -------------------

                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.195     2.195    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     2.934 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312     3.246    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.285 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12595, routed)       1.843     5.128    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/pclk
    SLICE_X29Y112        LUT3 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.051     5.179 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/mem_reg_bram_0_i_1__2/O
                         net (fo=2, routed)           0.254     5.433    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/ping_clk
    RAMB36_X0Y22         RAMB36E2                                     r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/mem_reg_bram_0/CLKARDCLK

Slack:                    inf
  Source:                 design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/mem_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Destination:            design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/mem_reg_bram_0/DINADIN[31]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.016ns period=8.032ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.797ns  (logic 2.229ns (58.709%)  route 1.568ns (41.291%))
  Logic Levels:           6  (CARRY8=4 LUT3=1 LUT5=1)
  Clock Path Skew:        0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.433ns
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.678ns (routing 0.246ns, distribution 1.432ns)
  Clock Net Delay (Destination): 1.843ns (routing 0.669ns, distribution 1.174ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     2.425    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.322 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349     2.671    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.715 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29840, routed)       1.678     4.393    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/s00_axi_aclk
    SLICE_X29Y112        LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.185     4.578 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/mem_reg_bram_0_i_1__2/O
                         net (fo=2, routed)           0.632     5.209    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/ping_clk
    RAMB36_X0Y22         RAMB36E2                                     r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/mem_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y22         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[0])
                                                      1.382     6.591 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/mem_reg_bram_0/DOUTBDOUT[0]
                         net (fo=4, routed)           0.371     6.963    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram/DOUTBDOUT[0]
    SLICE_X29Y115        LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.186     7.149 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram/_carry_i_1/O
                         net (fo=1, routed)           0.386     7.535    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram_n_34
    SLICE_X27Y113        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.223     7.758 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry/CO[7]
                         net (fo=1, routed)           0.030     7.788    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry_n_0
    SLICE_X27Y114        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     7.853 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry__0/CO[7]
                         net (fo=1, routed)           0.030     7.883    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry__0_n_0
    SLICE_X27Y115        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     7.948 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry__1/CO[7]
                         net (fo=1, routed)           0.030     7.978    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry__1_n_0
    SLICE_X27Y116        CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.157     8.135 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry__2/O[6]
                         net (fo=3, routed)           0.455     8.590    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/mem_reg_bram_0_3[6]
    SLICE_X29Y115        LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.151     8.741 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/mem_reg_bram_0_i_23/O
                         net (fo=1, routed)           0.265     9.006    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/mem_reg_bram_0_i_23_n_0
    RAMB36_X0Y22         RAMB36E2                                     r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/mem_reg_bram_0/DINADIN[31]
  -------------------------------------------------------------------    -------------------

                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.195     2.195    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     2.934 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312     3.246    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.285 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12595, routed)       1.843     5.128    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/pclk
    SLICE_X29Y112        LUT3 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.051     5.179 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/mem_reg_bram_0_i_1__2/O
                         net (fo=2, routed)           0.254     5.433    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/ping_clk
    RAMB36_X0Y22         RAMB36E2                                     r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/mem_reg_bram_0/CLKARDCLK

Slack:                    inf
  Source:                 design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/mem_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Destination:            design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram/mem_reg_bram_0/DINADIN[23]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.016ns period=8.032ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.795ns  (logic 2.164ns (57.020%)  route 1.631ns (42.980%))
  Logic Levels:           5  (CARRY8=3 LUT3=1 LUT5=1)
  Clock Path Skew:        0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.469ns
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.678ns (routing 0.246ns, distribution 1.432ns)
  Clock Net Delay (Destination): 1.846ns (routing 0.669ns, distribution 1.177ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     2.425    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.322 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349     2.671    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.715 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29840, routed)       1.678     4.393    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/s00_axi_aclk
    SLICE_X29Y112        LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.185     4.578 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/mem_reg_bram_0_i_1__2/O
                         net (fo=2, routed)           0.632     5.209    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/ping_clk
    RAMB36_X0Y22         RAMB36E2                                     r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/mem_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y22         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[0])
                                                      1.382     6.591 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/mem_reg_bram_0/DOUTBDOUT[0]
                         net (fo=4, routed)           0.371     6.963    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram/DOUTBDOUT[0]
    SLICE_X29Y115        LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.186     7.149 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram/_carry_i_1/O
                         net (fo=1, routed)           0.386     7.535    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram_n_34
    SLICE_X27Y113        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.223     7.758 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry/CO[7]
                         net (fo=1, routed)           0.030     7.788    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry_n_0
    SLICE_X27Y114        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     7.853 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry__0/CO[7]
                         net (fo=1, routed)           0.030     7.883    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry__0_n_0
    SLICE_X27Y115        CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.157     8.040 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry__1/O[6]
                         net (fo=3, routed)           0.528     8.568    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram/mem_reg_bram_0_4[6]
    SLICE_X28Y117        LUT3 (Prop_H5LUT_SLICEM_I1_O)
                                                      0.151     8.719 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram/mem_reg_bram_0_i_31__0/O
                         net (fo=1, routed)           0.286     9.005    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram/mem_reg_bram_0_i_31__0_n_0
    RAMB36_X0Y23         RAMB36E2                                     r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram/mem_reg_bram_0/DINADIN[23]
  -------------------------------------------------------------------    -------------------

                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.195     2.195    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     2.934 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312     3.246    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.285 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12595, routed)       1.846     5.131    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram/pclk
    SLICE_X28Y117        LUT3 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.121     5.252 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram/mem_reg_bram_0_i_1__1/O
                         net (fo=2, routed)           0.217     5.469    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram/pong_clk
    RAMB36_X0Y23         RAMB36E2                                     r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram/mem_reg_bram_0/CLKARDCLK

Slack:                    inf
  Source:                 design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Destination:            design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/ping_ram/mem_reg/DINBDIN[12]
                            (rising edge-triggered cell RAMB18E2 clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.016ns period=8.032ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.967ns  (logic 1.828ns (46.082%)  route 2.139ns (53.918%))
  Logic Levels:           6  (CARRY8=4 LUT3=1 LUT5=1)
  Clock Path Skew:        0.433ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.465ns
    Source Clock Delay      (SCD):    5.032ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.610ns (routing 0.246ns, distribution 1.364ns)
  Clock Net Delay (Destination): 1.855ns (routing 0.669ns, distribution 1.186ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     2.425    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.322 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349     2.671    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.715 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29840, routed)       1.610     4.325    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/s00_axi_aclk
    SLICE_X25Y128        LUT3 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.152     4.477 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/mem_reg_i_1__1/O
                         net (fo=2, routed)           0.555     5.032    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/pong_clk
    RAMB18_X0Y51         RAMB18E2                                     r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y51         RAMB18E2 (Prop_RAMB18E2_U_RAMB181_CLKARDCLK_DOUTADOUT[0])
                                                      1.208     6.240 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/mem_reg/DOUTADOUT[0]
                         net (fo=4, routed)           0.578     6.818    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/DOUTADOUT[0]
    SLICE_X30Y128        LUT5 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.056     6.874 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/_carry_i_1__1/O
                         net (fo=1, routed)           0.399     7.273    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram_n_1
    SLICE_X27Y126        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.223     7.496 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/_carry/CO[7]
                         net (fo=1, routed)           0.030     7.526    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/_carry_n_0
    SLICE_X27Y127        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     7.591 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/_carry__0/CO[7]
                         net (fo=1, routed)           0.030     7.621    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/_carry__0_n_0
    SLICE_X27Y128        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     7.686 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/_carry__1/CO[7]
                         net (fo=1, routed)           0.030     7.716    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/_carry__1_n_0
    SLICE_X27Y129        CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.114     7.830 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/_carry__2/O[3]
                         net (fo=3, routed)           0.617     8.447    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/ping_ram/O[3]
    SLICE_X25Y130        LUT3 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.097     8.544 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/ping_ram/mem_reg_i_38__0/O
                         net (fo=1, routed)           0.455     8.999    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/ping_ram/mem_reg_i_38__0_n_0
    RAMB18_X0Y53         RAMB18E2                                     r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/ping_ram/mem_reg/DINBDIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.195     2.195    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     2.934 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312     3.246    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.285 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12595, routed)       1.855     5.140    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/ping_ram/pclk
    SLICE_X27Y132        LUT3 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.139     5.279 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/ping_ram/mem_reg_i_1__2/O
                         net (fo=2, routed)           0.186     5.465    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/ping_ram/ping_clk
    RAMB18_X0Y53         RAMB18E2                                     r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/ping_ram/mem_reg/CLKBWRCLK

Slack:                    inf
  Source:                 design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/mem_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Destination:            design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/mem_reg_bram_0/DINADIN[16]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.016ns period=8.032ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.777ns  (logic 2.152ns (56.984%)  route 1.625ns (43.016%))
  Logic Levels:           4  (CARRY8=2 LUT3=1 LUT5=1)
  Clock Path Skew:        0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.433ns
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.678ns (routing 0.246ns, distribution 1.432ns)
  Clock Net Delay (Destination): 1.843ns (routing 0.669ns, distribution 1.174ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     2.425    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.322 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349     2.671    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.715 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29840, routed)       1.678     4.393    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/s00_axi_aclk
    SLICE_X29Y112        LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.185     4.578 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/mem_reg_bram_0_i_1__2/O
                         net (fo=2, routed)           0.632     5.209    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/ping_clk
    RAMB36_X0Y22         RAMB36E2                                     r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/mem_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y22         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[0])
                                                      1.382     6.591 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/mem_reg_bram_0/DOUTBDOUT[0]
                         net (fo=4, routed)           0.371     6.963    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram/DOUTBDOUT[0]
    SLICE_X29Y115        LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.186     7.149 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram/_carry_i_1/O
                         net (fo=1, routed)           0.386     7.535    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram_n_34
    SLICE_X27Y113        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.223     7.758 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry/CO[7]
                         net (fo=1, routed)           0.030     7.788    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry_n_0
    SLICE_X27Y114        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.171     7.959 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry__0/O[7]
                         net (fo=3, routed)           0.373     8.332    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/mem_reg_bram_0_1[7]
    SLICE_X28Y113        LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.190     8.522 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/mem_reg_bram_0_i_38/O
                         net (fo=1, routed)           0.464     8.986    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/mem_reg_bram_0_i_38_n_0
    RAMB36_X0Y22         RAMB36E2                                     r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/mem_reg_bram_0/DINADIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.195     2.195    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     2.934 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312     3.246    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.285 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12595, routed)       1.843     5.128    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/pclk
    SLICE_X29Y112        LUT3 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.051     5.179 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/mem_reg_bram_0_i_1__2/O
                         net (fo=2, routed)           0.254     5.433    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/ping_clk
    RAMB36_X0Y22         RAMB36E2                                     r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/mem_reg_bram_0/CLKARDCLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/osd_color_bg_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Destination:            design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/s_osd_color_bg_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.016ns period=8.032ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.153ns  (logic 0.084ns (55.033%)  route 0.069ns (44.967%))
  Logic Levels:           0  
  Clock Path Skew:        -0.133ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.806ns
    Source Clock Delay      (SCD):    2.939ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.841ns (routing 0.126ns, distribution 0.715ns)
  Clock Net Delay (Destination): 1.198ns (routing 0.428ns, distribution 0.770ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.329     1.329    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.895 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.180     2.075    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.098 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29840, routed)       0.841     2.939    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X23Y118        FDRE                                         r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/osd_color_bg_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y118        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.084     3.023 r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/osd_color_bg_reg[18]/Q
                         net (fo=2, routed)           0.069     3.091    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/osd_color_bg[18]
    SLICE_X23Y120        FDRE                                         r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/s_osd_color_bg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.453     1.453    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     1.374 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208     1.582    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.608 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12595, routed)       1.198     2.806    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/pclk
    SLICE_X23Y120        FDRE                                         r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/s_osd_color_bg_reg[18]/C

Slack:                    inf
  Source:                 design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/nr2d_color_curve_y_reg[41]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Destination:            design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/s_nr2d_color_curve_y_reg[41]/D
                            (rising edge-triggered cell FDRE clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.016ns period=8.032ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.143ns  (logic 0.084ns (58.741%)  route 0.059ns (41.259%))
  Logic Levels:           0  
  Clock Path Skew:        -0.157ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.792ns
    Source Clock Delay      (SCD):    2.949ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.851ns (routing 0.126ns, distribution 0.725ns)
  Clock Net Delay (Destination): 1.184ns (routing 0.428ns, distribution 0.756ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.329     1.329    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.895 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.180     2.075    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.098 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29840, routed)       0.851     2.949    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X23Y147        FDRE                                         r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/nr2d_color_curve_y_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y147        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.084     3.033 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/nr2d_color_curve_y_reg[41]/Q
                         net (fo=2, routed)           0.059     3.092    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/data57[17]
    SLICE_X23Y149        FDRE                                         r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/s_nr2d_color_curve_y_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.453     1.453    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     1.374 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208     1.582    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.608 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12595, routed)       1.184     2.792    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/pclk
    SLICE_X23Y149        FDRE                                         r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/s_nr2d_color_curve_y_reg[41]/C

Slack:                    inf
  Source:                 design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/nr2d_color_curve_x_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Destination:            design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/s_nr2d_color_curve_x_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.016ns period=8.032ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.145ns  (logic 0.084ns (57.862%)  route 0.061ns (42.138%))
  Logic Levels:           0  
  Clock Path Skew:        -0.152ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.797ns
    Source Clock Delay      (SCD):    2.949ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.851ns (routing 0.126ns, distribution 0.725ns)
  Clock Net Delay (Destination): 1.189ns (routing 0.428ns, distribution 0.761ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.329     1.329    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.895 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.180     2.075    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.098 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29840, routed)       0.851     2.949    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X23Y159        FDSE                                         r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/nr2d_color_curve_x_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y159        FDSE (Prop_AFF_SLICEL_C_Q)
                                                      0.084     3.033 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/nr2d_color_curve_x_reg[3]/Q
                         net (fo=2, routed)           0.061     3.094    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/data49[3]
    SLICE_X23Y160        FDRE                                         r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/s_nr2d_color_curve_x_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.453     1.453    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     1.374 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208     1.582    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.608 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12595, routed)       1.189     2.797    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/pclk
    SLICE_X23Y160        FDRE                                         r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/s_nr2d_color_curve_x_reg[3]/C

Slack:                    inf
  Source:                 design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/nr2d_color_curve_x_reg[49]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Destination:            design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/s_nr2d_color_curve_x_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.016ns period=8.032ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.140ns  (logic 0.082ns (58.724%)  route 0.058ns (41.276%))
  Logic Levels:           0  
  Clock Path Skew:        -0.154ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.801ns
    Source Clock Delay      (SCD):    2.955ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.857ns (routing 0.126ns, distribution 0.731ns)
  Clock Net Delay (Destination): 1.193ns (routing 0.428ns, distribution 0.765ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.329     1.329    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.895 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.180     2.075    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.098 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29840, routed)       0.857     2.955    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X25Y157        FDRE                                         r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/nr2d_color_curve_x_reg[49]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y157        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.082     3.037 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/nr2d_color_curve_x_reg[49]/Q
                         net (fo=2, routed)           0.058     3.095    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/data53[9]
    SLICE_X25Y158        FDRE                                         r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/s_nr2d_color_curve_x_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.453     1.453    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     1.374 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208     1.582    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.608 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12595, routed)       1.193     2.801    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/pclk
    SLICE_X25Y158        FDRE                                         r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/s_nr2d_color_curve_x_reg[49]/C

Slack:                    inf
  Source:                 design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/nr2d_color_curve_x_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Destination:            design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/s_nr2d_color_curve_x_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.016ns period=8.032ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.150ns  (logic 0.085ns (56.804%)  route 0.065ns (43.195%))
  Logic Levels:           0  
  Clock Path Skew:        -0.157ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.789ns
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.848ns (routing 0.126ns, distribution 0.722ns)
  Clock Net Delay (Destination): 1.181ns (routing 0.428ns, distribution 0.753ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.329     1.329    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.895 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.180     2.075    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.098 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29840, routed)       0.848     2.946    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X23Y152        FDRE                                         r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/nr2d_color_curve_x_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y152        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.085     3.031 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/nr2d_color_curve_x_reg[27]/Q
                         net (fo=2, routed)           0.065     3.096    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/data51[7]
    SLICE_X23Y151        FDRE                                         r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/s_nr2d_color_curve_x_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.453     1.453    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     1.374 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208     1.582    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.608 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12595, routed)       1.181     2.789    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/pclk
    SLICE_X23Y151        FDRE                                         r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/s_nr2d_color_curve_x_reg[27]/C

Slack:                    inf
  Source:                 design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/nr2d_color_curve_x_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Destination:            design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/s_nr2d_color_curve_x_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.016ns period=8.032ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.155ns  (logic 0.084ns (54.321%)  route 0.071ns (45.679%))
  Logic Levels:           0  
  Clock Path Skew:        -0.156ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.789ns
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.847ns (routing 0.126ns, distribution 0.721ns)
  Clock Net Delay (Destination): 1.181ns (routing 0.428ns, distribution 0.753ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.329     1.329    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.895 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.180     2.075    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.098 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29840, routed)       0.847     2.945    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X23Y151        FDRE                                         r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/nr2d_color_curve_x_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y151        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.084     3.029 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/nr2d_color_curve_x_reg[16]/Q
                         net (fo=2, routed)           0.071     3.100    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/data50[6]
    SLICE_X23Y151        FDRE                                         r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/s_nr2d_color_curve_x_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.453     1.453    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     1.374 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208     1.582    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.608 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12595, routed)       1.181     2.789    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/pclk
    SLICE_X23Y151        FDRE                                         r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/s_nr2d_color_curve_x_reg[16]/C

Slack:                    inf
  Source:                 design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/nr2d_color_curve_x_reg[25]/C
                            (rising edge-triggered cell FDSE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Destination:            design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/s_nr2d_color_curve_x_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.016ns period=8.032ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.156ns  (logic 0.084ns (53.759%)  route 0.072ns (46.241%))
  Logic Levels:           0  
  Clock Path Skew:        -0.146ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.800ns
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.848ns (routing 0.126ns, distribution 0.722ns)
  Clock Net Delay (Destination): 1.192ns (routing 0.428ns, distribution 0.764ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.329     1.329    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.895 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.180     2.075    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.098 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29840, routed)       0.848     2.946    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X23Y152        FDSE                                         r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/nr2d_color_curve_x_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y152        FDSE (Prop_HFF2_SLICEL_C_Q)
                                                      0.084     3.030 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/nr2d_color_curve_x_reg[25]/Q
                         net (fo=2, routed)           0.072     3.102    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/data51[5]
    SLICE_X23Y153        FDRE                                         r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/s_nr2d_color_curve_x_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.453     1.453    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     1.374 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208     1.582    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.608 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12595, routed)       1.192     2.800    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/pclk
    SLICE_X23Y153        FDRE                                         r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/s_nr2d_color_curve_x_reg[25]/C

Slack:                    inf
  Source:                 design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/nr2d_color_curve_x_reg[47]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Destination:            design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/s_nr2d_color_curve_x_reg[47]/D
                            (rising edge-triggered cell FDRE clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.016ns period=8.032ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.152ns  (logic 0.083ns (54.514%)  route 0.069ns (45.486%))
  Logic Levels:           0  
  Clock Path Skew:        -0.159ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.792ns
    Source Clock Delay      (SCD):    2.951ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.853ns (routing 0.126ns, distribution 0.727ns)
  Clock Net Delay (Destination): 1.184ns (routing 0.428ns, distribution 0.756ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.329     1.329    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.895 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.180     2.075    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.098 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29840, routed)       0.853     2.951    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X24Y150        FDRE                                         r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/nr2d_color_curve_x_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y150        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.083     3.034 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/nr2d_color_curve_x_reg[47]/Q
                         net (fo=2, routed)           0.069     3.103    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/data53[7]
    SLICE_X24Y151        FDRE                                         r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/s_nr2d_color_curve_x_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.453     1.453    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     1.374 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208     1.582    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.608 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12595, routed)       1.184     2.792    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/pclk
    SLICE_X24Y151        FDRE                                         r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/s_nr2d_color_curve_x_reg[47]/C

Slack:                    inf
  Source:                 design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/nr2d_color_curve_x_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Destination:            design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/s_nr2d_color_curve_x_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.016ns period=8.032ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.155ns  (logic 0.084ns (54.321%)  route 0.071ns (45.679%))
  Logic Levels:           0  
  Clock Path Skew:        -0.155ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.794ns
    Source Clock Delay      (SCD):    2.949ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.851ns (routing 0.126ns, distribution 0.725ns)
  Clock Net Delay (Destination): 1.186ns (routing 0.428ns, distribution 0.758ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.329     1.329    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.895 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.180     2.075    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.098 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29840, routed)       0.851     2.949    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X23Y156        FDRE                                         r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/nr2d_color_curve_x_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y156        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.084     3.033 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/nr2d_color_curve_x_reg[19]/Q
                         net (fo=2, routed)           0.071     3.104    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/data50[9]
    SLICE_X23Y156        FDRE                                         r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/s_nr2d_color_curve_x_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.453     1.453    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     1.374 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208     1.582    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.608 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12595, routed)       1.186     2.794    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/pclk
    SLICE_X23Y156        FDRE                                         r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/s_nr2d_color_curve_x_reg[19]/C

Slack:                    inf
  Source:                 design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/nr2d_color_curve_x_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Destination:            design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/s_nr2d_color_curve_x_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.016ns period=8.032ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.155ns  (logic 0.084ns (54.321%)  route 0.071ns (45.679%))
  Logic Levels:           0  
  Clock Path Skew:        -0.155ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.795ns
    Source Clock Delay      (SCD):    2.950ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.852ns (routing 0.126ns, distribution 0.726ns)
  Clock Net Delay (Destination): 1.187ns (routing 0.428ns, distribution 0.759ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.329     1.329    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.895 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.180     2.075    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.098 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29840, routed)       0.852     2.950    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X23Y157        FDRE                                         r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/nr2d_color_curve_x_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y157        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.084     3.034 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/nr2d_color_curve_x_reg[18]/Q
                         net (fo=2, routed)           0.071     3.105    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/data50[8]
    SLICE_X23Y157        FDRE                                         r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/s_nr2d_color_curve_x_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.453     1.453    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     1.374 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208     1.582    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.608 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12595, routed)       1.187     2.795    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/pclk
    SLICE_X23Y157        FDRE                                         r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/s_nr2d_color_curve_x_reg[18]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_sys_design_1_clk_wiz_0_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            design_1_i/rst_clk_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.656ns  (logic 0.141ns (8.514%)  route 1.515ns (91.485%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.290ns
  Clock Net Delay (Destination): 1.615ns (routing 0.231ns, distribution 1.384ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=2, routed)           1.186     1.186    design_1_i/rst_clk_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X2Y156         LUT1 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.141     1.327 r  design_1_i/rst_clk_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.329     1.656    design_1_i/rst_clk_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X2Y156         FDRE                                         r  design_1_i/rst_clk_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.195     2.195    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.934 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.308     3.242    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.281 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29840, routed)       1.615     4.896    design_1_i/rst_clk_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X2Y156         FDRE                                         r  design_1_i/rst_clk_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            design_1_i/rst_clk_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.617ns  (logic 0.039ns (6.321%)  route 0.578ns (93.679%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.290ns
  Clock Net Delay (Destination): 1.058ns (routing 0.133ns, distribution 0.925ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=2, routed)           0.476     0.476    design_1_i/rst_clk_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X2Y156         LUT1 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.039     0.515 r  design_1_i/rst_clk_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.102     0.617    design_1_i/rst_clk_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X2Y156         FDRE                                         r  design_1_i/rst_clk_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.453     1.453    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.374 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.578    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.604 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29840, routed)       1.058     2.662    design_1_i/rst_clk_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X2Y156         FDRE                                         r  design_1_i/rst_clk_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_isp_design_1_clk_wiz_0_0
  To Clock:  clk_sys_design_1_clk_wiz_0_0

Max Delay           564 Endpoints
Min Delay           564 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.016ns period=8.032ns})
  Destination:            design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.259ns  (logic 1.834ns (43.065%)  route 2.425ns (56.935%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.662ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    5.520ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.168ns (routing 0.724ns, distribution 1.444ns)
  Clock Net Delay (Destination): 1.577ns (routing 0.231ns, distribution 1.346ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     2.425    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.322 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     2.677    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.721 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12595, routed)       2.168     4.889    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/pclk
    SLICE_X47Y120        LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.137     5.026 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/mem_reg_i_1__0/O
                         net (fo=2, routed)           0.494     5.520    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/ping_clk
    RAMB18_X1Y48         RAMB18E2                                     r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y48         RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKARDCLK_DOUTBDOUT[11])
                                                      1.215     6.735 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/mem_reg/DOUTBDOUT[11]
                         net (fo=2, routed)           0.348     7.083    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/ping_rdata[27]
    SLICE_X45Y122        LUT3 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.189     7.272 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/s00_axi_rdata[27]_INST_0_i_5/O
                         net (fo=1, routed)           0.605     7.877    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/s00_axi_rdata[27]_0
    SLICE_X29Y122        LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.084     7.961 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/s00_axi_rdata[27]_INST_0_i_2/O
                         net (fo=1, routed)           0.353     8.314    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/stat_awb_hist_data[19]
    SLICE_X26Y119        LUT5 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.057     8.371 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/s00_axi_rdata[27]_INST_0/O
                         net (fo=1, routed)           0.051     8.422    design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[187]
    SLICE_X26Y119        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.153     8.575 r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[30]_i_3/O
                         net (fo=1, routed)           0.045     8.620    design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[30]_i_3_n_0
    SLICE_X26Y119        LUT4 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.136     8.756 r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[30]_i_1/O
                         net (fo=2, routed)           1.023     9.779    design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[30]
    SLICE_X13Y118        FDRE                                         r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.195     2.195    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.934 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.308     3.242    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.281 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29840, routed)       1.577     4.858    design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X13Y118        FDRE                                         r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[30]/C

Slack:                    inf
  Source:                 design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.016ns period=8.032ns})
  Destination:            design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.252ns  (logic 1.744ns (41.017%)  route 2.508ns (58.983%))
  Logic Levels:           5  (LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.556ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.865ns
    Source Clock Delay      (SCD):    5.420ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.172ns (routing 0.724ns, distribution 1.448ns)
  Clock Net Delay (Destination): 1.584ns (routing 0.231ns, distribution 1.353ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     2.425    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.322 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     2.677    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.721 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12595, routed)       2.172     4.893    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/pclk
    SLICE_X47Y123        LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.152     5.045 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/mem_reg_i_1/O
                         net (fo=2, routed)           0.375     5.420    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/pong_clk
    RAMB18_X1Y49         RAMB18E2                                     r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y49         RAMB18E2 (Prop_RAMB18E2_U_RAMB181_CLKARDCLK_DOUTADOUT[9])
                                                      1.214     6.634 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/mem_reg/DOUTADOUT[9]
                         net (fo=2, routed)           0.405     7.039    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/pong_rdata[9]
    SLICE_X44Y120        LUT3 (Prop_B5LUT_SLICEL_I2_O)
                                                      0.159     7.198 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/s00_axi_rdata[9]_INST_0_i_5/O
                         net (fo=1, routed)           0.629     7.827    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/s00_axi_rdata[9]_0
    SLICE_X29Y120        LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.149     7.976 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/s00_axi_rdata[9]_INST_0_i_2/O
                         net (fo=1, routed)           0.123     8.099    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/stat_awb_hist_data[1]
    SLICE_X28Y119        LUT5 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.057     8.156 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/s00_axi_rdata[9]_INST_0/O
                         net (fo=1, routed)           0.335     8.491    design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[169]
    SLICE_X24Y115        LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.082     8.573 r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[12]_i_3/O
                         net (fo=1, routed)           0.105     8.678    design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[12]_i_3_n_0
    SLICE_X23Y115        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.083     8.761 r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[12]_i_1/O
                         net (fo=2, routed)           0.911     9.672    design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[12]
    SLICE_X13Y115        FDRE                                         r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.195     2.195    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.934 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.308     3.242    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.281 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29840, routed)       1.584     4.865    design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X13Y115        FDRE                                         r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/C

Slack:                    inf
  Source:                 design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.016ns period=8.032ns})
  Destination:            design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.147ns  (logic 1.750ns (42.197%)  route 2.397ns (57.803%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.662ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    5.520ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.168ns (routing 0.724ns, distribution 1.444ns)
  Clock Net Delay (Destination): 1.577ns (routing 0.231ns, distribution 1.346ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     2.425    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.322 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     2.677    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.721 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12595, routed)       2.168     4.889    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/pclk
    SLICE_X47Y120        LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.137     5.026 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/mem_reg_i_1__0/O
                         net (fo=2, routed)           0.494     5.520    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/ping_clk
    RAMB18_X1Y48         RAMB18E2                                     r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y48         RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKARDCLK_DOUTADOUT[6])
                                                      1.201     6.721 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/mem_reg/DOUTADOUT[6]
                         net (fo=2, routed)           0.299     7.020    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/ping_rdata[6]
    SLICE_X45Y123        LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.190     7.210 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/s00_axi_rdata[6]_INST_0_i_5/O
                         net (fo=1, routed)           0.644     7.854    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/s00_axi_rdata[6]_0
    SLICE_X28Y123        LUT5 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.189     8.043 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/s00_axi_rdata[6]_INST_0_i_2/O
                         net (fo=1, routed)           0.268     8.311    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/gamma_i0/table_ram/stat_awb_hist_data[6]
    SLICE_X26Y123        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.058     8.369 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/gamma_i0/table_ram/s00_axi_rdata[6]_INST_0/O
                         net (fo=1, routed)           0.225     8.594    design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[166]
    SLICE_X25Y120        LUT6 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.056     8.650 r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[9]_i_3/O
                         net (fo=1, routed)           0.051     8.701    design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[9]_i_3_n_0
    SLICE_X25Y120        LUT6 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.056     8.757 r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[9]_i_1/O
                         net (fo=2, routed)           0.910     9.668    design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[9]
    SLICE_X13Y118        FDRE                                         r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.195     2.195    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.934 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.308     3.242    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.281 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29840, routed)       1.577     4.858    design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X13Y118        FDRE                                         r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[9]/C

Slack:                    inf
  Source:                 design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.016ns period=8.032ns})
  Destination:            design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.244ns  (logic 1.866ns (43.963%)  route 2.378ns (56.037%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.562ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    5.420ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.172ns (routing 0.724ns, distribution 1.448ns)
  Clock Net Delay (Destination): 1.577ns (routing 0.231ns, distribution 1.346ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     2.425    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.322 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     2.677    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.721 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12595, routed)       2.172     4.893    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/pclk
    SLICE_X47Y123        LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.152     5.045 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/mem_reg_i_1/O
                         net (fo=2, routed)           0.375     5.420    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/pong_clk
    RAMB18_X1Y49         RAMB18E2                                     r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y49         RAMB18E2 (Prop_RAMB18E2_U_RAMB181_CLKARDCLK_DOUTBDOUT[3])
                                                      1.202     6.622 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/mem_reg/DOUTBDOUT[3]
                         net (fo=2, routed)           0.514     7.136    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/pong_rdata[19]
    SLICE_X44Y120        LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.188     7.324 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/s00_axi_rdata[19]_INST_0_i_5/O
                         net (fo=1, routed)           0.581     7.905    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/s00_axi_rdata[19]_0
    SLICE_X28Y120        LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.149     8.054 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/s00_axi_rdata[19]_INST_0_i_2/O
                         net (fo=1, routed)           0.106     8.160    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/stat_awb_hist_data[11]
    SLICE_X28Y119        LUT5 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.060     8.220 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/s00_axi_rdata[19]_INST_0/O
                         net (fo=1, routed)           0.315     8.535    design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[179]
    SLICE_X23Y119        LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.185     8.720 r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[22]_i_3/O
                         net (fo=1, routed)           0.045     8.765    design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[22]_i_3_n_0
    SLICE_X23Y119        LUT4 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.082     8.847 r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[22]_i_1/O
                         net (fo=2, routed)           0.817     9.665    design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[22]
    SLICE_X13Y118        FDRE                                         r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.195     2.195    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.934 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.308     3.242    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.281 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29840, routed)       1.577     4.858    design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X13Y118        FDRE                                         r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[22]/C

Slack:                    inf
  Source:                 design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.016ns period=8.032ns})
  Destination:            design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.140ns  (logic 1.766ns (42.656%)  route 2.374ns (57.344%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.662ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    5.520ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.168ns (routing 0.724ns, distribution 1.444ns)
  Clock Net Delay (Destination): 1.577ns (routing 0.231ns, distribution 1.346ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     2.425    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.322 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     2.677    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.721 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12595, routed)       2.168     4.889    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/pclk
    SLICE_X47Y120        LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.137     5.026 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/mem_reg_i_1__0/O
                         net (fo=2, routed)           0.494     5.520    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/ping_clk
    RAMB18_X1Y48         RAMB18E2                                     r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y48         RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKARDCLK_DOUTADOUT[0])
                                                      1.206     6.726 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/mem_reg/DOUTADOUT[0]
                         net (fo=4, routed)           0.327     7.053    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/ping_rdata[0]
    SLICE_X45Y122        LUT3 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.186     7.239 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/s00_axi_rdata[0]_INST_0_i_5/O
                         net (fo=1, routed)           0.579     7.818    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/s00_axi_rdata[0]_0
    SLICE_X29Y122        LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.151     7.969 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/s00_axi_rdata[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.205     8.174    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/gamma_i0/table_ram/stat_awb_hist_data[0]
    SLICE_X28Y120        LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.080     8.254 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/gamma_i0/table_ram/s00_axi_rdata[0]_INST_0/O
                         net (fo=1, routed)           0.312     8.566    design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[160]
    SLICE_X23Y120        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.083     8.649 r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[3]_i_3/O
                         net (fo=1, routed)           0.105     8.754    design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[3]_i_3_n_0
    SLICE_X24Y120        LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.060     8.814 r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[3]_i_1/O
                         net (fo=2, routed)           0.846     9.661    design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[3]
    SLICE_X13Y118        FDRE                                         r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.195     2.195    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.934 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.308     3.242    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.281 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29840, routed)       1.577     4.858    design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X13Y118        FDRE                                         r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[3]/C

Slack:                    inf
  Source:                 design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.016ns period=8.032ns})
  Destination:            design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.135ns  (logic 1.623ns (39.249%)  route 2.512ns (60.751%))
  Logic Levels:           5  (LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.662ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    5.520ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.168ns (routing 0.724ns, distribution 1.444ns)
  Clock Net Delay (Destination): 1.577ns (routing 0.231ns, distribution 1.346ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     2.425    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.322 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     2.677    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.721 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12595, routed)       2.168     4.889    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/pclk
    SLICE_X47Y120        LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.137     5.026 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/mem_reg_i_1__0/O
                         net (fo=2, routed)           0.494     5.520    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/ping_clk
    RAMB18_X1Y48         RAMB18E2                                     r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y48         RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKARDCLK_DOUTBDOUT[0])
                                                      1.190     6.710 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/mem_reg/DOUTBDOUT[0]
                         net (fo=2, routed)           0.289     6.999    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/ping_rdata[16]
    SLICE_X45Y121        LUT3 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.156     7.155 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/s00_axi_rdata[16]_INST_0_i_5/O
                         net (fo=1, routed)           0.619     7.774    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/s00_axi_rdata[16]_0
    SLICE_X29Y121        LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.057     7.831 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/s00_axi_rdata[16]_INST_0_i_2/O
                         net (fo=1, routed)           0.251     8.082    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/stat_awb_hist_data[8]
    SLICE_X25Y121        LUT5 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.082     8.164 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/s00_axi_rdata[16]_INST_0/O
                         net (fo=1, routed)           0.266     8.430    design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[176]
    SLICE_X24Y119        LUT6 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.082     8.512 r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[19]_i_3/O
                         net (fo=1, routed)           0.157     8.669    design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[19]_i_3_n_0
    SLICE_X24Y119        LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.056     8.725 r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[19]_i_1/O
                         net (fo=2, routed)           0.930     9.656    design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[19]
    SLICE_X13Y118        FDRE                                         r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.195     2.195    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.934 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.308     3.242    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.281 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29840, routed)       1.577     4.858    design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X13Y118        FDRE                                         r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[19]/C

Slack:                    inf
  Source:                 design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.016ns period=8.032ns})
  Destination:            design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.099ns  (logic 1.750ns (42.697%)  route 2.349ns (57.303%))
  Logic Levels:           5  (LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.669ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns
    Source Clock Delay      (SCD):    5.520ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.168ns (routing 0.724ns, distribution 1.444ns)
  Clock Net Delay (Destination): 1.570ns (routing 0.231ns, distribution 1.339ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     2.425    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.322 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     2.677    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.721 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12595, routed)       2.168     4.889    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/pclk
    SLICE_X47Y120        LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.137     5.026 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/mem_reg_i_1__0/O
                         net (fo=2, routed)           0.494     5.520    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/ping_clk
    RAMB18_X1Y48         RAMB18E2                                     r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y48         RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKARDCLK_DOUTBDOUT[9])
                                                      1.206     6.726 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/mem_reg/DOUTBDOUT[9]
                         net (fo=2, routed)           0.343     7.070    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/ping_rdata[25]
    SLICE_X44Y121        LUT3 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.081     7.151 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/s00_axi_rdata[25]_INST_0_i_5/O
                         net (fo=1, routed)           0.558     7.709    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/s00_axi_rdata[25]_0
    SLICE_X29Y124        LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.189     7.898 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/s00_axi_rdata[25]_INST_0_i_2/O
                         net (fo=1, routed)           0.308     8.206    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/stat_awb_hist_data[17]
    SLICE_X26Y121        LUT5 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.138     8.344 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/s00_axi_rdata[25]_INST_0/O
                         net (fo=1, routed)           0.277     8.621    design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[185]
    SLICE_X24Y118        LUT6 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.080     8.701 r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[28]_i_3/O
                         net (fo=1, routed)           0.051     8.752    design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[28]_i_3_n_0
    SLICE_X24Y118        LUT6 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.056     8.808 r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[28]_i_1/O
                         net (fo=2, routed)           0.811     9.619    design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[28]
    SLICE_X12Y118        FDRE                                         r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.195     2.195    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.934 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.308     3.242    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.281 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29840, routed)       1.570     4.851    design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X12Y118        FDRE                                         r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[28]/C

Slack:                    inf
  Source:                 design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.016ns period=8.032ns})
  Destination:            design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.190ns  (logic 1.782ns (42.532%)  route 2.408ns (57.468%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.562ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    5.420ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.172ns (routing 0.724ns, distribution 1.448ns)
  Clock Net Delay (Destination): 1.577ns (routing 0.231ns, distribution 1.346ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     2.425    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.322 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     2.677    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.721 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12595, routed)       2.172     4.893    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/pclk
    SLICE_X47Y123        LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.152     5.045 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/mem_reg_i_1/O
                         net (fo=2, routed)           0.375     5.420    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/pong_clk
    RAMB18_X1Y49         RAMB18E2                                     r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y49         RAMB18E2 (Prop_RAMB18E2_U_RAMB181_CLKARDCLK_DOUTADOUT[7])
                                                      1.213     6.633 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/mem_reg/DOUTADOUT[7]
                         net (fo=2, routed)           0.359     6.992    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/pong_rdata[7]
    SLICE_X44Y122        LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.187     7.179 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/s00_axi_rdata[7]_INST_0_i_5/O
                         net (fo=1, routed)           0.551     7.730    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/s00_axi_rdata[7]_0
    SLICE_X29Y123        LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.056     7.786 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/s00_axi_rdata[7]_INST_0_i_2/O
                         net (fo=1, routed)           0.253     8.039    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/gamma_i0/table_ram/stat_awb_hist_data[7]
    SLICE_X25Y123        LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.186     8.225 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/gamma_i0/table_ram/s00_axi_rdata[7]_INST_0/O
                         net (fo=1, routed)           0.300     8.525    design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[167]
    SLICE_X23Y118        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.057     8.582 r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[10]_i_3/O
                         net (fo=1, routed)           0.054     8.636    design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[10]_i_3_n_0
    SLICE_X23Y118        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.083     8.719 r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[10]_i_1/O
                         net (fo=2, routed)           0.891     9.610    design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[10]
    SLICE_X13Y118        FDRE                                         r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.195     2.195    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.934 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.308     3.242    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.281 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29840, routed)       1.577     4.858    design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X13Y118        FDRE                                         r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[10]/C

Slack:                    inf
  Source:                 design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.016ns period=8.032ns})
  Destination:            design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.162ns  (logic 1.954ns (46.952%)  route 2.208ns (53.048%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.562ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    5.420ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.172ns (routing 0.724ns, distribution 1.448ns)
  Clock Net Delay (Destination): 1.577ns (routing 0.231ns, distribution 1.346ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     2.425    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.322 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     2.677    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.721 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12595, routed)       2.172     4.893    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/pclk
    SLICE_X47Y123        LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.152     5.045 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/mem_reg_i_1/O
                         net (fo=2, routed)           0.375     5.420    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/pong_clk
    RAMB18_X1Y49         RAMB18E2                                     r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y49         RAMB18E2 (Prop_RAMB18E2_U_RAMB181_CLKARDCLK_DOUTADOUT[14])
                                                      1.210     6.630 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/mem_reg/DOUTADOUT[14]
                         net (fo=2, routed)           0.356     6.986    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/pong_rdata[14]
    SLICE_X44Y122        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.187     7.173 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/s00_axi_rdata[14]_INST_0_i_5/O
                         net (fo=1, routed)           0.549     7.722    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/s00_axi_rdata[14]_0
    SLICE_X30Y122        LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.226     7.948 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/s00_axi_rdata[14]_INST_0_i_2/O
                         net (fo=1, routed)           0.250     8.198    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/stat_awb_hist_data[6]
    SLICE_X27Y120        LUT5 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.136     8.334 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/s00_axi_rdata[14]_INST_0/O
                         net (fo=1, routed)           0.196     8.530    design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[174]
    SLICE_X25Y120        LUT4 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.057     8.587 r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[17]_i_3/O
                         net (fo=1, routed)           0.103     8.690    design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[17]_i_3_n_0
    SLICE_X25Y120        LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.138     8.828 r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[17]_i_1/O
                         net (fo=2, routed)           0.754     9.582    design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[17]
    SLICE_X13Y118        FDRE                                         r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.195     2.195    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.934 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.308     3.242    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.281 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29840, routed)       1.577     4.858    design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X13Y118        FDRE                                         r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[17]/C

Slack:                    inf
  Source:                 design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.016ns period=8.032ns})
  Destination:            design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/ping_ram/mem_reg/DINBDIN[12]
                            (rising edge-triggered cell RAMB18E2 clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.967ns  (logic 1.828ns (46.082%)  route 2.139ns (53.918%))
  Logic Levels:           6  (CARRY8=4 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.535ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns
    Source Clock Delay      (SCD):    5.547ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.046ns (routing 0.724ns, distribution 1.322ns)
  Clock Net Delay (Destination): 1.447ns (routing 0.231ns, distribution 1.216ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     2.425    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.322 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     2.677    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.721 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12595, routed)       2.046     4.767    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/pclk
    SLICE_X25Y128        LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.225     4.992 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/mem_reg_i_1__1/O
                         net (fo=2, routed)           0.555     5.547    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/pong_clk
    RAMB18_X0Y51         RAMB18E2                                     r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y51         RAMB18E2 (Prop_RAMB18E2_U_RAMB181_CLKARDCLK_DOUTADOUT[0])
                                                      1.208     6.755 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/mem_reg/DOUTADOUT[0]
                         net (fo=4, routed)           0.578     7.333    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/DOUTADOUT[0]
    SLICE_X30Y128        LUT5 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.056     7.389 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/_carry_i_1__1/O
                         net (fo=1, routed)           0.399     7.788    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram_n_1
    SLICE_X27Y126        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.223     8.011 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/_carry/CO[7]
                         net (fo=1, routed)           0.030     8.041    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/_carry_n_0
    SLICE_X27Y127        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     8.106 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/_carry__0/CO[7]
                         net (fo=1, routed)           0.030     8.136    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/_carry__0_n_0
    SLICE_X27Y128        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     8.201 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/_carry__1/CO[7]
                         net (fo=1, routed)           0.030     8.231    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/_carry__1_n_0
    SLICE_X27Y129        CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.114     8.345 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/_carry__2/O[3]
                         net (fo=3, routed)           0.617     8.962    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/ping_ram/O[3]
    SLICE_X25Y130        LUT3 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.097     9.059 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/ping_ram/mem_reg_i_38__0/O
                         net (fo=1, routed)           0.455     9.514    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/ping_ram/mem_reg_i_38__0_n_0
    RAMB18_X0Y53         RAMB18E2                                     r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/ping_ram/mem_reg/DINBDIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.195     2.195    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.934 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.308     3.242    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.281 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29840, routed)       1.447     4.728    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/ping_ram/s00_axi_aclk
    SLICE_X27Y132        LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.098     4.826 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/ping_ram/mem_reg_i_1__2/O
                         net (fo=2, routed)           0.186     5.012    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/ping_ram/ping_clk
    RAMB18_X0Y53         RAMB18E2                                     r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/ping_ram/mem_reg/CLKBWRCLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/done_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.016ns period=8.032ns})
  Destination:            design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/int_ae_done_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.176ns  (logic 0.121ns (68.750%)  route 0.055ns (31.250%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.656ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.540ns
    Source Clock Delay      (SCD):    3.197ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.097ns (routing 0.396ns, distribution 0.701ns)
  Clock Net Delay (Destination): 0.936ns (routing 0.133ns, distribution 0.803ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.329     1.329    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     1.895 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.182     2.077    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.100 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12595, routed)       1.097     3.197    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/pclk
    SLICE_X23Y143        FDCE                                         r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y143        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.084     3.281 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/done_reg/Q
                         net (fo=1, routed)           0.048     3.329    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/stat_ae_done
    SLICE_X23Y142        LUT3 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.037     3.366 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/int_ae_done_i_1/O
                         net (fo=1, routed)           0.007     3.373    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0_n_184
    SLICE_X23Y142        FDRE                                         r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/int_ae_done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.453     1.453    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.374 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.578    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.604 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29840, routed)       0.936     2.540    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X23Y142        FDRE                                         r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/int_ae_done_reg/C

Slack:                    inf
  Source:                 design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/pix_cnt_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.016ns period=8.032ns})
  Destination:            design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/axi_rdata_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.221ns  (logic 0.106ns (47.964%)  route 0.115ns (52.036%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.642ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.553ns
    Source Clock Delay      (SCD):    3.195ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.095ns (routing 0.396ns, distribution 0.699ns)
  Clock Net Delay (Destination): 0.949ns (routing 0.133ns, distribution 0.816ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.329     1.329    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     1.895 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.182     2.077    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.100 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12595, routed)       1.095     3.195    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/pclk
    SLICE_X27Y145        FDCE                                         r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/pix_cnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y145        FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.085     3.280 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/pix_cnt_reg[23]/Q
                         net (fo=1, routed)           0.099     3.379    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/axi_rdata_reg[24]_0[4]
    SLICE_X27Y139        LUT6 (Prop_E6LUT_SLICEL_I5_O)
                                                      0.021     3.400 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/axi_rdata[23]_i_1/O
                         net (fo=1, routed)           0.016     3.416    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0_n_194
    SLICE_X27Y139        FDRE                                         r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/axi_rdata_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.453     1.453    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.374 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.578    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.604 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29840, routed)       0.949     2.553    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X27Y139        FDRE                                         r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/axi_rdata_reg[23]/C

Slack:                    inf
  Source:                 design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/pix_cnt_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.016ns period=8.032ns})
  Destination:            design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/axi_rdata_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.221ns  (logic 0.151ns (68.326%)  route 0.070ns (31.674%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.662ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.541ns
    Source Clock Delay      (SCD):    3.203ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.103ns (routing 0.396ns, distribution 0.707ns)
  Clock Net Delay (Destination): 0.937ns (routing 0.133ns, distribution 0.804ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.329     1.329    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     1.895 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.182     2.077    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.100 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12595, routed)       1.103     3.203    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/pclk
    SLICE_X26Y142        FDCE                                         r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/pix_cnt_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y142        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.084     3.287 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/pix_cnt_reg[24]/Q
                         net (fo=1, routed)           0.052     3.339    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/axi_rdata_reg[24]_0[5]
    SLICE_X26Y142        LUT6 (Prop_A6LUT_SLICEL_I5_O)
                                                      0.067     3.406 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/axi_rdata[24]_i_1/O
                         net (fo=1, routed)           0.018     3.424    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0_n_193
    SLICE_X26Y142        FDRE                                         r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/axi_rdata_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.453     1.453    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.374 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.578    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.604 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29840, routed)       0.937     2.541    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X26Y142        FDRE                                         r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/axi_rdata_reg[24]/C

Slack:                    inf
  Source:                 design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/pix_cnt_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.016ns period=8.032ns})
  Destination:            design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/axi_rdata_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.258ns  (logic 0.150ns (58.140%)  route 0.108ns (41.860%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.640ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.555ns
    Source Clock Delay      (SCD):    3.195ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.095ns (routing 0.396ns, distribution 0.699ns)
  Clock Net Delay (Destination): 0.951ns (routing 0.133ns, distribution 0.818ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.329     1.329    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     1.895 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.182     2.077    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.100 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12595, routed)       1.095     3.195    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/pclk
    SLICE_X27Y145        FDCE                                         r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/pix_cnt_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y145        FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.083     3.278 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/pix_cnt_reg[29]/Q
                         net (fo=1, routed)           0.090     3.368    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/stat_ae_pix_cnt[29]
    SLICE_X27Y138        LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.067     3.435 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/axi_rdata[29]_i_1/O
                         net (fo=1, routed)           0.018     3.453    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0_n_188
    SLICE_X27Y138        FDRE                                         r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/axi_rdata_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.453     1.453    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.374 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.578    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.604 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29840, routed)       0.951     2.555    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X27Y138        FDRE                                         r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/axi_rdata_reg[29]/C

Slack:                    inf
  Source:                 design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/pix_cnt_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.016ns period=8.032ns})
  Destination:            design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/axi_rdata_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.274ns  (logic 0.174ns (63.504%)  route 0.100ns (36.496%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.659ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.549ns
    Source Clock Delay      (SCD):    3.208ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.108ns (routing 0.396ns, distribution 0.712ns)
  Clock Net Delay (Destination): 0.945ns (routing 0.133ns, distribution 0.812ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.329     1.329    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     1.895 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.182     2.077    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.100 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12595, routed)       1.108     3.208    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/pclk
    SLICE_X25Y146        FDCE                                         r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/pix_cnt_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y146        FDCE (Prop_AFF2_SLICEM_C_Q)
                                                      0.084     3.292 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/pix_cnt_reg[30]/Q
                         net (fo=1, routed)           0.071     3.363    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/stat_ae_pix_cnt[30]
    SLICE_X25Y143        LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.090     3.453 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/axi_rdata[30]_i_1/O
                         net (fo=1, routed)           0.029     3.482    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0_n_187
    SLICE_X25Y143        FDRE                                         r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/axi_rdata_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.453     1.453    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.374 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.578    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.604 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29840, routed)       0.945     2.549    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X25Y143        FDRE                                         r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/axi_rdata_reg[30]/C

Slack:                    inf
  Source:                 design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/pix_cnt_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.016ns period=8.032ns})
  Destination:            design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/axi_rdata_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.284ns  (logic 0.188ns (66.197%)  route 0.096ns (33.803%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.662ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.541ns
    Source Clock Delay      (SCD):    3.203ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.103ns (routing 0.396ns, distribution 0.707ns)
  Clock Net Delay (Destination): 0.937ns (routing 0.133ns, distribution 0.804ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.329     1.329    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     1.895 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.182     2.077    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.100 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12595, routed)       1.103     3.203    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/pclk
    SLICE_X26Y142        FDCE                                         r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/pix_cnt_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y142        FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.085     3.288 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/pix_cnt_reg[25]/Q
                         net (fo=1, routed)           0.078     3.366    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/stat_ae_pix_cnt[25]
    SLICE_X26Y142        LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.103     3.469 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/axi_rdata[25]_i_1/O
                         net (fo=1, routed)           0.018     3.487    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0_n_192
    SLICE_X26Y142        FDRE                                         r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/axi_rdata_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.453     1.453    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.374 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.578    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.604 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29840, routed)       0.937     2.541    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X26Y142        FDRE                                         r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/axi_rdata_reg[25]/C

Slack:                    inf
  Source:                 design_1_i/isp_pipe/axis_to_video_0/inst/axis_to_video_inst/fifo/raddr_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.016ns period=8.032ns})
  Destination:            design_1_i/isp_pipe/axis_to_video_0/inst/axis_to_video_inst/fifo/r2w_rptr1_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.198ns  (logic 0.109ns (55.132%)  route 0.089ns (44.868%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.650ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.656ns
    Source Clock Delay      (SCD):    3.306ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.206ns (routing 0.396ns, distribution 0.810ns)
  Clock Net Delay (Destination): 1.052ns (routing 0.133ns, distribution 0.919ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.329     1.329    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     1.895 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.182     2.077    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.100 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12595, routed)       1.206     3.306    design_1_i/isp_pipe/axis_to_video_0/inst/axis_to_video_inst/fifo/vid_clk
    SLICE_X13Y133        FDCE                                         r  design_1_i/isp_pipe/axis_to_video_0/inst/axis_to_video_inst/fifo/raddr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y133        FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.082     3.388 r  design_1_i/isp_pipe/axis_to_video_0/inst/axis_to_video_inst/fifo/raddr_reg[9]/Q
                         net (fo=6, routed)           0.079     3.467    design_1_i/isp_pipe/axis_to_video_0/inst/axis_to_video_inst/fifo/raddr_reg[9]
    SLICE_X12Y132        LUT2 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.027     3.494 r  design_1_i/isp_pipe/axis_to_video_0/inst/axis_to_video_inst/fifo/r2w_rptr1[9]_i_1/O
                         net (fo=1, routed)           0.010     3.504    design_1_i/isp_pipe/axis_to_video_0/inst/axis_to_video_inst/fifo/rptr[9]
    SLICE_X12Y132        FDCE                                         r  design_1_i/isp_pipe/axis_to_video_0/inst/axis_to_video_inst/fifo/r2w_rptr1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.453     1.453    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.374 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.578    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.604 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29840, routed)       1.052     2.656    design_1_i/isp_pipe/axis_to_video_0/inst/axis_to_video_inst/fifo/aclk
    SLICE_X12Y132        FDCE                                         r  design_1_i/isp_pipe/axis_to_video_0/inst/axis_to_video_inst/fifo/r2w_rptr1_reg[9]/C

Slack:                    inf
  Source:                 design_1_i/isp_pipe/axis_to_video_0/inst/axis_to_video_inst/fifo/raddr_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.016ns period=8.032ns})
  Destination:            design_1_i/isp_pipe/axis_to_video_0/inst/axis_to_video_inst/fifo/r2w_rptr1_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.216ns  (logic 0.121ns (55.912%)  route 0.095ns (44.088%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.644ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.656ns
    Source Clock Delay      (SCD):    3.301ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.201ns (routing 0.396ns, distribution 0.805ns)
  Clock Net Delay (Destination): 1.052ns (routing 0.133ns, distribution 0.919ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.329     1.329    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     1.895 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.182     2.077    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.100 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12595, routed)       1.201     3.301    design_1_i/isp_pipe/axis_to_video_0/inst/axis_to_video_inst/fifo/vid_clk
    SLICE_X13Y132        FDCE                                         r  design_1_i/isp_pipe/axis_to_video_0/inst/axis_to_video_inst/fifo/raddr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y132        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.082     3.383 r  design_1_i/isp_pipe/axis_to_video_0/inst/axis_to_video_inst/fifo/raddr_reg[5]/Q
                         net (fo=5, routed)           0.086     3.469    design_1_i/isp_pipe/axis_to_video_0/inst/axis_to_video_inst/fifo/raddr_reg[5]
    SLICE_X12Y133        LUT2 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.039     3.508 r  design_1_i/isp_pipe/axis_to_video_0/inst/axis_to_video_inst/fifo/r2w_rptr1[5]_i_1/O
                         net (fo=1, routed)           0.009     3.517    design_1_i/isp_pipe/axis_to_video_0/inst/axis_to_video_inst/fifo/rptr[5]
    SLICE_X12Y133        FDCE                                         r  design_1_i/isp_pipe/axis_to_video_0/inst/axis_to_video_inst/fifo/r2w_rptr1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.453     1.453    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.374 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.578    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.604 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29840, routed)       1.052     2.656    design_1_i/isp_pipe/axis_to_video_0/inst/axis_to_video_inst/fifo/aclk
    SLICE_X12Y133        FDCE                                         r  design_1_i/isp_pipe/axis_to_video_0/inst/axis_to_video_inst/fifo/r2w_rptr1_reg[5]/C

Slack:                    inf
  Source:                 design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/pix_sum_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.016ns period=8.032ns})
  Destination:            design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/axi_rdata_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.317ns  (logic 0.125ns (39.432%)  route 0.192ns (60.568%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.648ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.553ns
    Source Clock Delay      (SCD):    3.201ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.101ns (routing 0.396ns, distribution 0.705ns)
  Clock Net Delay (Destination): 0.949ns (routing 0.133ns, distribution 0.816ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.329     1.329    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     1.895 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.182     2.077    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.100 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12595, routed)       1.101     3.201    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/pclk
    SLICE_X23Y137        FDCE                                         r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/pix_sum_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y137        FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.084     3.285 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/pix_sum_reg[12]/Q
                         net (fo=1, routed)           0.075     3.360    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/axi_rdata[31]_i_5_0[2]
    SLICE_X23Y139        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.021     3.381 f  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/axi_rdata[12]_i_3/O
                         net (fo=1, routed)           0.099     3.480    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/axi_rdata_reg[12]_0
    SLICE_X27Y139        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.020     3.500 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/axi_rdata[12]_i_1/O
                         net (fo=1, routed)           0.018     3.518    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0_n_205
    SLICE_X27Y139        FDRE                                         r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/axi_rdata_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.453     1.453    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.374 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.578    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.604 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29840, routed)       0.949     2.553    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X27Y139        FDRE                                         r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/axi_rdata_reg[12]/C

Slack:                    inf
  Source:                 design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/pix_cnt_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.016ns period=8.032ns})
  Destination:            design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/axi_rdata_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.312ns  (logic 0.123ns (39.423%)  route 0.189ns (60.577%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.662ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.546ns
    Source Clock Delay      (SCD):    3.208ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.108ns (routing 0.396ns, distribution 0.712ns)
  Clock Net Delay (Destination): 0.942ns (routing 0.133ns, distribution 0.809ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.329     1.329    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     1.895 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.182     2.077    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.100 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12595, routed)       1.108     3.208    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/pclk
    SLICE_X26Y132        FDCE                                         r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/pix_cnt_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y132        FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.085     3.293 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/pix_cnt_reg[31]/Q
                         net (fo=1, routed)           0.172     3.465    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/stat_ae_pix_cnt[31]
    SLICE_X26Y132        LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.038     3.503 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/axi_rdata[31]_i_2/O
                         net (fo=1, routed)           0.017     3.520    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0_n_186
    SLICE_X26Y132        FDRE                                         r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/axi_rdata_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.453     1.453    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.374 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.578    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.604 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29840, routed)       0.942     2.546    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X26Y132        FDRE                                         r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/axi_rdata_reg[31]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_sys_design_1_clk_wiz_0_0
  To Clock:  clk_sys_design_1_clk_wiz_0_0

Max Delay          1173 Endpoints
Min Delay          1173 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/rst_clk_sys/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.973ns  (logic 0.157ns (3.952%)  route 3.816ns (96.048%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.367ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.884ns
    Source Clock Delay      (SCD):    4.517ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.178ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.802ns (routing 0.246ns, distribution 1.556ns)
  Clock Net Delay (Destination): 1.603ns (routing 0.231ns, distribution 1.372ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     2.425    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.322 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349     2.671    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.715 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29840, routed)       1.802     4.517    design_1_i/rst_clk_sys/U0/slowest_sync_clk
    SLICE_X1Y156         FDRE                                         r  design_1_i/rst_clk_sys/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y156         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     4.630 r  design_1_i/rst_clk_sys/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.916     6.546    design_1_i/rst_clk_sys/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     6.590 r  design_1_i/rst_clk_sys/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=1622, routed)        1.900     8.490    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X5Y111         FDPE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.195     2.195    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.934 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.308     3.242    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.281 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29840, routed)       1.603     4.884    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X5Y111         FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/rst_clk_sys/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.973ns  (logic 0.157ns (3.952%)  route 3.816ns (96.048%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.367ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.884ns
    Source Clock Delay      (SCD):    4.517ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.178ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.802ns (routing 0.246ns, distribution 1.556ns)
  Clock Net Delay (Destination): 1.603ns (routing 0.231ns, distribution 1.372ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     2.425    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.322 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349     2.671    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.715 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29840, routed)       1.802     4.517    design_1_i/rst_clk_sys/U0/slowest_sync_clk
    SLICE_X1Y156         FDRE                                         r  design_1_i/rst_clk_sys/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y156         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     4.630 r  design_1_i/rst_clk_sys/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.916     6.546    design_1_i/rst_clk_sys/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     6.590 r  design_1_i/rst_clk_sys/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=1622, routed)        1.900     8.490    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X5Y111         FDPE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.195     2.195    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.934 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.308     3.242    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.281 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29840, routed)       1.603     4.884    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X5Y111         FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/rst_clk_sys/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.951ns  (logic 0.157ns (3.974%)  route 3.794ns (96.026%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.870ns
    Source Clock Delay      (SCD):    4.517ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.178ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.802ns (routing 0.246ns, distribution 1.556ns)
  Clock Net Delay (Destination): 1.589ns (routing 0.231ns, distribution 1.358ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     2.425    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.322 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349     2.671    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.715 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29840, routed)       1.802     4.517    design_1_i/rst_clk_sys/U0/slowest_sync_clk
    SLICE_X1Y156         FDRE                                         r  design_1_i/rst_clk_sys/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y156         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     4.630 r  design_1_i/rst_clk_sys/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.916     6.546    design_1_i/rst_clk_sys/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     6.590 r  design_1_i/rst_clk_sys/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=1622, routed)        1.878     8.468    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X6Y104         FDPE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.195     2.195    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.934 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.308     3.242    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.281 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29840, routed)       1.589     4.870    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X6Y104         FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/rst_clk_sys/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.951ns  (logic 0.157ns (3.974%)  route 3.794ns (96.026%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.870ns
    Source Clock Delay      (SCD):    4.517ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.178ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.802ns (routing 0.246ns, distribution 1.556ns)
  Clock Net Delay (Destination): 1.589ns (routing 0.231ns, distribution 1.358ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     2.425    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.322 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349     2.671    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.715 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29840, routed)       1.802     4.517    design_1_i/rst_clk_sys/U0/slowest_sync_clk
    SLICE_X1Y156         FDRE                                         r  design_1_i/rst_clk_sys/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y156         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     4.630 r  design_1_i/rst_clk_sys/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.916     6.546    design_1_i/rst_clk_sys/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     6.590 r  design_1_i/rst_clk_sys/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=1622, routed)        1.878     8.468    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X6Y104         FDPE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.195     2.195    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.934 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.308     3.242    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.281 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29840, routed)       1.589     4.870    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X6Y104         FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/rst_clk_sys/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.809ns  (logic 0.157ns (4.122%)  route 3.652ns (95.878%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.384ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.901ns
    Source Clock Delay      (SCD):    4.517ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.178ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.802ns (routing 0.246ns, distribution 1.556ns)
  Clock Net Delay (Destination): 1.620ns (routing 0.231ns, distribution 1.389ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     2.425    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.322 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349     2.671    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.715 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29840, routed)       1.802     4.517    design_1_i/rst_clk_sys/U0/slowest_sync_clk
    SLICE_X1Y156         FDRE                                         r  design_1_i/rst_clk_sys/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y156         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     4.630 r  design_1_i/rst_clk_sys/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.916     6.546    design_1_i/rst_clk_sys/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     6.590 r  design_1_i/rst_clk_sys/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=1622, routed)        1.736     8.326    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X0Y130         FDPE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.195     2.195    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.934 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.308     3.242    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.281 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29840, routed)       1.620     4.901    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X0Y130         FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/rst_clk_sys/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.809ns  (logic 0.157ns (4.122%)  route 3.652ns (95.878%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.384ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.901ns
    Source Clock Delay      (SCD):    4.517ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.178ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.802ns (routing 0.246ns, distribution 1.556ns)
  Clock Net Delay (Destination): 1.620ns (routing 0.231ns, distribution 1.389ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     2.425    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.322 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349     2.671    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.715 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29840, routed)       1.802     4.517    design_1_i/rst_clk_sys/U0/slowest_sync_clk
    SLICE_X1Y156         FDRE                                         r  design_1_i/rst_clk_sys/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y156         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     4.630 r  design_1_i/rst_clk_sys/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.916     6.546    design_1_i/rst_clk_sys/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     6.590 r  design_1_i/rst_clk_sys/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=1622, routed)        1.736     8.326    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X0Y130         FDPE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.195     2.195    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.934 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.308     3.242    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.281 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29840, routed)       1.620     4.901    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X0Y130         FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Destination:            design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.124ns  (logic 0.114ns (5.367%)  route 2.010ns (94.633%))
  Logic Levels:           0  
  Clock Path Skew:        0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns
    Source Clock Delay      (SCD):    4.562ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.178ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.847ns (routing 0.246ns, distribution 1.601ns)
  Clock Net Delay (Destination): 1.579ns (routing 0.231ns, distribution 1.348ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     2.425    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.322 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349     2.671    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.715 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29840, routed)       1.847     4.562    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X8Y120         FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y120         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     4.676 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=114, routed)         2.010     6.686    design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X15Y60         FDCE                                         f  design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.195     2.195    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.934 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.308     3.242    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.281 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29840, routed)       1.579     4.860    design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X15Y60         FDCE                                         r  design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Destination:            design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (recovery check against rising-edge clock clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.124ns  (logic 0.114ns (5.367%)  route 2.010ns (94.633%))
  Logic Levels:           0  
  Clock Path Skew:        0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns
    Source Clock Delay      (SCD):    4.562ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.178ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.847ns (routing 0.246ns, distribution 1.601ns)
  Clock Net Delay (Destination): 1.579ns (routing 0.231ns, distribution 1.348ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     2.425    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.322 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349     2.671    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.715 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29840, routed)       1.847     4.562    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X8Y120         FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y120         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     4.676 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=114, routed)         2.010     6.686    design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X15Y60         FDCE                                         f  design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.195     2.195    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.934 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.308     3.242    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.281 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29840, routed)       1.579     4.860    design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X15Y60         FDCE                                         r  design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Destination:            design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (recovery check against rising-edge clock clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.124ns  (logic 0.114ns (5.367%)  route 2.010ns (94.633%))
  Logic Levels:           0  
  Clock Path Skew:        0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns
    Source Clock Delay      (SCD):    4.562ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.178ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.847ns (routing 0.246ns, distribution 1.601ns)
  Clock Net Delay (Destination): 1.579ns (routing 0.231ns, distribution 1.348ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     2.425    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.322 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349     2.671    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.715 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29840, routed)       1.847     4.562    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X8Y120         FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y120         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     4.676 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=114, routed)         2.010     6.686    design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X15Y60         FDCE                                         f  design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.195     2.195    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.934 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.308     3.242    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.281 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29840, routed)       1.579     4.860    design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X15Y60         FDCE                                         r  design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Destination:            design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.120ns  (logic 0.114ns (5.378%)  route 2.006ns (94.622%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns
    Source Clock Delay      (SCD):    4.562ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.178ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.847ns (routing 0.246ns, distribution 1.601ns)
  Clock Net Delay (Destination): 1.597ns (routing 0.231ns, distribution 1.366ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     2.425    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.322 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349     2.671    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.715 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29840, routed)       1.847     4.562    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X8Y120         FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y120         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     4.676 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=114, routed)         2.006     6.681    design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X9Y51          FDCE                                         f  design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.195     2.195    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.934 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.308     3.242    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.281 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29840, routed)       1.597     4.878    design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X9Y51          FDCE                                         r  design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/camif_ias1/vfrm_wr_ias1/inst/CTRL_s_axi_U/int_height_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Destination:            design_1_i/camif_ias1/vfrm_wr_ias1/inst/empty_63_reg_334_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.148ns  (logic 0.084ns (56.843%)  route 0.064ns (43.157%))
  Logic Levels:           0  
  Clock Path Skew:        -0.416ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.515ns
    Source Clock Delay      (SCD):    2.932ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.178ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.834ns (routing 0.126ns, distribution 0.708ns)
  Clock Net Delay (Destination): 0.911ns (routing 0.133ns, distribution 0.778ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.329     1.329    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.895 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.180     2.075    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.098 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29840, routed)       0.834     2.932    design_1_i/camif_ias1/vfrm_wr_ias1/inst/CTRL_s_axi_U/ap_clk
    SLICE_X23Y84         FDRE                                         r  design_1_i/camif_ias1/vfrm_wr_ias1/inst/CTRL_s_axi_U/int_height_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y84         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.084     3.016 r  design_1_i/camif_ias1/vfrm_wr_ias1/inst/CTRL_s_axi_U/int_height_reg[6]/Q
                         net (fo=3, routed)           0.064     3.079    design_1_i/camif_ias1/vfrm_wr_ias1/inst/height[6]
    SLICE_X23Y83         FDRE                                         r  design_1_i/camif_ias1/vfrm_wr_ias1/inst/empty_63_reg_334_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.453     1.453    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.374 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.578    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.604 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29840, routed)       0.911     2.515    design_1_i/camif_ias1/vfrm_wr_ias1/inst/ap_clk
    SLICE_X23Y83         FDRE                                         r  design_1_i/camif_ias1/vfrm_wr_ias1/inst/empty_63_reg_334_reg[6]/C

Slack:                    inf
  Source:                 design_1_i/camif_ias1/vfrm_wr_ias1/inst/CTRL_s_axi_U/int_height_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Destination:            design_1_i/camif_ias1/vfrm_wr_ias1/inst/empty_63_reg_334_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.150ns  (logic 0.084ns (56.084%)  route 0.066ns (43.916%))
  Logic Levels:           0  
  Clock Path Skew:        -0.416ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.515ns
    Source Clock Delay      (SCD):    2.932ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.178ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.834ns (routing 0.126ns, distribution 0.708ns)
  Clock Net Delay (Destination): 0.911ns (routing 0.133ns, distribution 0.778ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.329     1.329    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.895 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.180     2.075    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.098 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29840, routed)       0.834     2.932    design_1_i/camif_ias1/vfrm_wr_ias1/inst/CTRL_s_axi_U/ap_clk
    SLICE_X23Y84         FDRE                                         r  design_1_i/camif_ias1/vfrm_wr_ias1/inst/CTRL_s_axi_U/int_height_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y84         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.084     3.016 r  design_1_i/camif_ias1/vfrm_wr_ias1/inst/CTRL_s_axi_U/int_height_reg[7]/Q
                         net (fo=3, routed)           0.066     3.081    design_1_i/camif_ias1/vfrm_wr_ias1/inst/height[7]
    SLICE_X23Y83         FDRE                                         r  design_1_i/camif_ias1/vfrm_wr_ias1/inst/empty_63_reg_334_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.453     1.453    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.374 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.578    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.604 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29840, routed)       0.911     2.515    design_1_i/camif_ias1/vfrm_wr_ias1/inst/ap_clk
    SLICE_X23Y83         FDRE                                         r  design_1_i/camif_ias1/vfrm_wr_ias1/inst/empty_63_reg_334_reg[7]/C

Slack:                    inf
  Source:                 design_1_i/camif_ias1/vfrm_wr_ias1/inst/CTRL_s_axi_U/int_stride_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Destination:            design_1_i/camif_ias1/vfrm_wr_ias1/inst/stride_read_reg_324_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.157ns  (logic 0.085ns (54.266%)  route 0.072ns (45.734%))
  Logic Levels:           0  
  Clock Path Skew:        -0.411ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.520ns
    Source Clock Delay      (SCD):    2.932ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.178ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.834ns (routing 0.126ns, distribution 0.708ns)
  Clock Net Delay (Destination): 0.916ns (routing 0.133ns, distribution 0.783ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.329     1.329    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.895 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.180     2.075    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.098 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29840, routed)       0.834     2.932    design_1_i/camif_ias1/vfrm_wr_ias1/inst/CTRL_s_axi_U/ap_clk
    SLICE_X23Y84         FDRE                                         r  design_1_i/camif_ias1/vfrm_wr_ias1/inst/CTRL_s_axi_U/int_stride_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y84         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.085     3.017 r  design_1_i/camif_ias1/vfrm_wr_ias1/inst/CTRL_s_axi_U/int_stride_reg[5]/Q
                         net (fo=3, routed)           0.072     3.088    design_1_i/camif_ias1/vfrm_wr_ias1/inst/stride[5]
    SLICE_X23Y82         FDRE                                         r  design_1_i/camif_ias1/vfrm_wr_ias1/inst/stride_read_reg_324_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.453     1.453    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.374 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.578    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.604 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29840, routed)       0.916     2.520    design_1_i/camif_ias1/vfrm_wr_ias1/inst/ap_clk
    SLICE_X23Y82         FDRE                                         r  design_1_i/camif_ias1/vfrm_wr_ias1/inst/stride_read_reg_324_reg[5]/C

Slack:                    inf
  Source:                 design_1_i/camif_ias1/vfrm_wr_ias1/inst/CTRL_s_axi_U/int_stride_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Destination:            design_1_i/camif_ias1/vfrm_wr_ias1/inst/stride_read_reg_324_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.157ns  (logic 0.085ns (54.178%)  route 0.072ns (45.822%))
  Logic Levels:           0  
  Clock Path Skew:        -0.414ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.517ns
    Source Clock Delay      (SCD):    2.932ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.178ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.834ns (routing 0.126ns, distribution 0.708ns)
  Clock Net Delay (Destination): 0.913ns (routing 0.133ns, distribution 0.780ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.329     1.329    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.895 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.180     2.075    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.098 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29840, routed)       0.834     2.932    design_1_i/camif_ias1/vfrm_wr_ias1/inst/CTRL_s_axi_U/ap_clk
    SLICE_X23Y84         FDRE                                         r  design_1_i/camif_ias1/vfrm_wr_ias1/inst/CTRL_s_axi_U/int_stride_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y84         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.085     3.017 r  design_1_i/camif_ias1/vfrm_wr_ias1/inst/CTRL_s_axi_U/int_stride_reg[6]/Q
                         net (fo=3, routed)           0.072     3.088    design_1_i/camif_ias1/vfrm_wr_ias1/inst/stride[6]
    SLICE_X23Y85         FDRE                                         r  design_1_i/camif_ias1/vfrm_wr_ias1/inst/stride_read_reg_324_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.453     1.453    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.374 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.578    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.604 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29840, routed)       0.913     2.517    design_1_i/camif_ias1/vfrm_wr_ias1/inst/ap_clk
    SLICE_X23Y85         FDRE                                         r  design_1_i/camif_ias1/vfrm_wr_ias1/inst/stride_read_reg_324_reg[6]/C

Slack:                    inf
  Source:                 design_1_i/camif_ias1/vfrm_wr_ias1/inst/CTRL_s_axi_U/int_height_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Destination:            design_1_i/camif_ias1/vfrm_wr_ias1/inst/empty_63_reg_334_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.160ns  (logic 0.084ns (52.371%)  route 0.076ns (47.629%))
  Logic Levels:           0  
  Clock Path Skew:        -0.414ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.517ns
    Source Clock Delay      (SCD):    2.932ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.178ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.834ns (routing 0.126ns, distribution 0.708ns)
  Clock Net Delay (Destination): 0.913ns (routing 0.133ns, distribution 0.780ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.329     1.329    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.895 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.180     2.075    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.098 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29840, routed)       0.834     2.932    design_1_i/camif_ias1/vfrm_wr_ias1/inst/CTRL_s_axi_U/ap_clk
    SLICE_X23Y84         FDRE                                         r  design_1_i/camif_ias1/vfrm_wr_ias1/inst/CTRL_s_axi_U/int_height_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y84         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.084     3.016 r  design_1_i/camif_ias1/vfrm_wr_ias1/inst/CTRL_s_axi_U/int_height_reg[5]/Q
                         net (fo=3, routed)           0.076     3.092    design_1_i/camif_ias1/vfrm_wr_ias1/inst/height[5]
    SLICE_X23Y85         FDRE                                         r  design_1_i/camif_ias1/vfrm_wr_ias1/inst/empty_63_reg_334_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.453     1.453    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.374 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.578    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.604 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29840, routed)       0.913     2.517    design_1_i/camif_ias1/vfrm_wr_ias1/inst/ap_clk
    SLICE_X23Y85         FDRE                                         r  design_1_i/camif_ias1/vfrm_wr_ias1/inst/empty_63_reg_334_reg[5]/C

Slack:                    inf
  Source:                 design_1_i/camif_rpi/vfrm_wr_rpi/inst/CTRL_s_axi_U/int_frm_buffer_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Destination:            design_1_i/camif_rpi/vfrm_wr_rpi/inst/frm_buffer_read_reg_317_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.160ns  (logic 0.084ns (52.606%)  route 0.076ns (47.394%))
  Logic Levels:           0  
  Clock Path Skew:        -0.413ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.520ns
    Source Clock Delay      (SCD):    2.934ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.178ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.836ns (routing 0.126ns, distribution 0.710ns)
  Clock Net Delay (Destination): 0.916ns (routing 0.133ns, distribution 0.783ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.329     1.329    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.895 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.180     2.075    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.098 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29840, routed)       0.836     2.934    design_1_i/camif_rpi/vfrm_wr_rpi/inst/CTRL_s_axi_U/ap_clk
    SLICE_X23Y104        FDRE                                         r  design_1_i/camif_rpi/vfrm_wr_rpi/inst/CTRL_s_axi_U/int_frm_buffer_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y104        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.084     3.018 r  design_1_i/camif_rpi/vfrm_wr_rpi/inst/CTRL_s_axi_U/int_frm_buffer_reg[30]/Q
                         net (fo=3, routed)           0.076     3.093    design_1_i/camif_rpi/vfrm_wr_rpi/inst/frm_buffer[30]
    SLICE_X23Y104        FDRE                                         r  design_1_i/camif_rpi/vfrm_wr_rpi/inst/frm_buffer_read_reg_317_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.453     1.453    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.374 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.578    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.604 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29840, routed)       0.916     2.520    design_1_i/camif_rpi/vfrm_wr_rpi/inst/ap_clk
    SLICE_X23Y104        FDRE                                         r  design_1_i/camif_rpi/vfrm_wr_rpi/inst/frm_buffer_read_reg_317_reg[30]/C

Slack:                    inf
  Source:                 design_1_i/isp_pipe/vfrm_wr_isp/inst/CTRL_s_axi_U/int_height_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Destination:            design_1_i/isp_pipe/vfrm_wr_isp/inst/empty_65_reg_249_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.151ns  (logic 0.083ns (54.866%)  route 0.068ns (45.134%))
  Logic Levels:           0  
  Clock Path Skew:        -0.402ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.543ns
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.178ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.847ns (routing 0.126ns, distribution 0.721ns)
  Clock Net Delay (Destination): 0.939ns (routing 0.133ns, distribution 0.806ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.329     1.329    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.895 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.180     2.075    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.098 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29840, routed)       0.847     2.945    design_1_i/isp_pipe/vfrm_wr_isp/inst/CTRL_s_axi_U/ap_clk
    SLICE_X34Y89         FDRE                                         r  design_1_i/isp_pipe/vfrm_wr_isp/inst/CTRL_s_axi_U/int_height_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y89         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.083     3.028 r  design_1_i/isp_pipe/vfrm_wr_isp/inst/CTRL_s_axi_U/int_height_reg[4]/Q
                         net (fo=3, routed)           0.068     3.096    design_1_i/isp_pipe/vfrm_wr_isp/inst/height[4]
    SLICE_X33Y89         FDRE                                         r  design_1_i/isp_pipe/vfrm_wr_isp/inst/empty_65_reg_249_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.453     1.453    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.374 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.578    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.604 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29840, routed)       0.939     2.543    design_1_i/isp_pipe/vfrm_wr_isp/inst/ap_clk
    SLICE_X33Y89         FDRE                                         r  design_1_i/isp_pipe/vfrm_wr_isp/inst/empty_65_reg_249_reg[4]/C

Slack:                    inf
  Source:                 design_1_i/camif_ias1/vfrm_wr_ias1/inst/CTRL_s_axi_U/int_frm_buffer2_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Destination:            design_1_i/camif_ias1/vfrm_wr_ias1/inst/CTRL_s_axi_U/int_frm_buffer2_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.167ns  (logic 0.121ns (72.613%)  route 0.046ns (27.387%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.417ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.514ns
    Source Clock Delay      (SCD):    2.932ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.178ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.834ns (routing 0.126ns, distribution 0.708ns)
  Clock Net Delay (Destination): 0.910ns (routing 0.133ns, distribution 0.777ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.329     1.329    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.895 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.180     2.075    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.098 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29840, routed)       0.834     2.932    design_1_i/camif_ias1/vfrm_wr_ias1/inst/CTRL_s_axi_U/ap_clk
    SLICE_X23Y100        FDRE                                         r  design_1_i/camif_ias1/vfrm_wr_ias1/inst/CTRL_s_axi_U/int_frm_buffer2_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y100        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.084     3.016 r  design_1_i/camif_ias1/vfrm_wr_ias1/inst/CTRL_s_axi_U/int_frm_buffer2_reg[30]/Q
                         net (fo=2, routed)           0.028     3.043    design_1_i/camif_ias1/vfrm_wr_ias1/inst/CTRL_s_axi_U/int_frm_buffer2_reg_n_3_[30]
    SLICE_X23Y100        LUT3 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.037     3.080 r  design_1_i/camif_ias1/vfrm_wr_ias1/inst/CTRL_s_axi_U/int_frm_buffer2[30]_i_1/O
                         net (fo=1, routed)           0.018     3.098    design_1_i/camif_ias1/vfrm_wr_ias1/inst/CTRL_s_axi_U/int_frm_buffer20[30]
    SLICE_X23Y100        FDRE                                         r  design_1_i/camif_ias1/vfrm_wr_ias1/inst/CTRL_s_axi_U/int_frm_buffer2_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.453     1.453    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.374 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.578    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.604 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29840, routed)       0.910     2.514    design_1_i/camif_ias1/vfrm_wr_ias1/inst/CTRL_s_axi_U/ap_clk
    SLICE_X23Y100        FDRE                                         r  design_1_i/camif_ias1/vfrm_wr_ias1/inst/CTRL_s_axi_U/int_frm_buffer2_reg[30]/C

Slack:                    inf
  Source:                 design_1_i/camif_rpi/vfrm_wr_rpi/inst/CTRL_s_axi_U/int_frm_buffer2_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Destination:            design_1_i/camif_rpi/vfrm_wr_rpi/inst/CTRL_s_axi_U/int_frm_buffer2_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.166ns  (logic 0.122ns (73.656%)  route 0.044ns (26.345%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.417ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.515ns
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.178ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.835ns (routing 0.126ns, distribution 0.709ns)
  Clock Net Delay (Destination): 0.911ns (routing 0.133ns, distribution 0.778ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.329     1.329    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.895 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.180     2.075    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.098 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29840, routed)       0.835     2.933    design_1_i/camif_rpi/vfrm_wr_rpi/inst/CTRL_s_axi_U/ap_clk
    SLICE_X23Y102        FDRE                                         r  design_1_i/camif_rpi/vfrm_wr_rpi/inst/CTRL_s_axi_U/int_frm_buffer2_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y102        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.084     3.017 r  design_1_i/camif_rpi/vfrm_wr_rpi/inst/CTRL_s_axi_U/int_frm_buffer2_reg[28]/Q
                         net (fo=2, routed)           0.027     3.043    design_1_i/camif_rpi/vfrm_wr_rpi/inst/CTRL_s_axi_U/int_frm_buffer2_reg_n_3_[28]
    SLICE_X23Y102        LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.038     3.081 r  design_1_i/camif_rpi/vfrm_wr_rpi/inst/CTRL_s_axi_U/int_frm_buffer2[28]_i_1/O
                         net (fo=1, routed)           0.017     3.098    design_1_i/camif_rpi/vfrm_wr_rpi/inst/CTRL_s_axi_U/int_frm_buffer20[28]
    SLICE_X23Y102        FDRE                                         r  design_1_i/camif_rpi/vfrm_wr_rpi/inst/CTRL_s_axi_U/int_frm_buffer2_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.453     1.453    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.374 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.578    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.604 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29840, routed)       0.911     2.515    design_1_i/camif_rpi/vfrm_wr_rpi/inst/CTRL_s_axi_U/ap_clk
    SLICE_X23Y102        FDRE                                         r  design_1_i/camif_rpi/vfrm_wr_rpi/inst/CTRL_s_axi_U/int_frm_buffer2_reg[28]/C

Slack:                    inf
  Source:                 design_1_i/isp_pipe/vfrm_wr_isp/inst/CTRL_s_axi_U/int_frm_buffer2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Destination:            design_1_i/isp_pipe/vfrm_wr_isp/inst/frm_buffer2_read_reg_223_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.147ns  (logic 0.084ns (57.089%)  route 0.063ns (42.911%))
  Logic Levels:           0  
  Clock Path Skew:        -0.408ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.544ns
    Source Clock Delay      (SCD):    2.952ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.178ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.854ns (routing 0.126ns, distribution 0.728ns)
  Clock Net Delay (Destination): 0.940ns (routing 0.133ns, distribution 0.807ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.329     1.329    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.895 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.180     2.075    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.098 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29840, routed)       0.854     2.952    design_1_i/isp_pipe/vfrm_wr_isp/inst/CTRL_s_axi_U/ap_clk
    SLICE_X30Y87         FDRE                                         r  design_1_i/isp_pipe/vfrm_wr_isp/inst/CTRL_s_axi_U/int_frm_buffer2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y87         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.084     3.036 r  design_1_i/isp_pipe/vfrm_wr_isp/inst/CTRL_s_axi_U/int_frm_buffer2_reg[6]/Q
                         net (fo=3, routed)           0.063     3.099    design_1_i/isp_pipe/vfrm_wr_isp/inst/frm_buffer2[6]
    SLICE_X29Y87         FDRE                                         r  design_1_i/isp_pipe/vfrm_wr_isp/inst/frm_buffer2_read_reg_223_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.453     1.453    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.374 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.578    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.604 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29840, routed)       0.940     2.544    design_1_i/isp_pipe/vfrm_wr_isp/inst/ap_clk
    SLICE_X29Y87         FDRE                                         r  design_1_i/isp_pipe/vfrm_wr_isp/inst/frm_buffer2_read_reg_223_reg[6]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  mipi_rx_to_video_ias1_vid_clk
  To Clock:  clk_sys_design_1_clk_wiz_0_0

Max Delay            44 Endpoints
Min Delay            44 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_ias1_vid_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.854ns  (logic 0.351ns (12.299%)  route 2.503ns (87.701%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.660ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.688ns
    Source Clock Delay      (SCD):    5.348ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.379ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.290ns
  Clock Net Delay (Source):      2.482ns (routing 1.111ns, distribution 1.371ns)
  Clock Net Delay (Destination): 1.407ns (routing 0.231ns, distribution 1.176ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_ias1_vid_clk rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           2.187     2.623    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.243     2.866 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=980, routed)         2.482     5.348    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/clk_hs_byte
    SLICE_X22Y153        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y153        FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.115     5.463 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/Q
                         net (fo=83, routed)          2.424     7.887    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg_0
    SLICE_X26Y113        LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.083     7.970 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/axi_rdata[0]_i_2/O
                         net (fo=1, routed)           0.054     8.024    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/axi_rdata[0]_i_2_n_0
    SLICE_X26Y113        LUT5 (Prop_G5LUT_SLICEL_I0_O)
                                                      0.153     8.177 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/axi_rdata[0]_i_1/O
                         net (fo=1, routed)           0.025     8.202    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst_n_29
    SLICE_X26Y113        FDRE                                         r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.195     2.195    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.934 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.308     3.242    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.281 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29840, routed)       1.407     4.688    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X26Y113        FDRE                                         r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/reg_vsync_reg/C
                            (rising edge-triggered cell FDPE clocked by mipi_rx_to_video_ias1_vid_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/aclk_vsync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.770ns  (logic 0.115ns (6.496%)  route 1.655ns (93.504%))
  Logic Levels:           0  
  Clock Path Skew:        -0.629ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.697ns
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.379ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.290ns
  Clock Net Delay (Source):      2.460ns (routing 1.111ns, distribution 1.349ns)
  Clock Net Delay (Destination): 1.416ns (routing 0.231ns, distribution 1.185ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_ias1_vid_clk rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           2.187     2.623    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.243     2.866 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=980, routed)         2.460     5.326    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/clk_hs_byte
    SLICE_X22Y152        FDPE                                         r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/reg_vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y152        FDPE (Prop_CFF2_SLICEL_C_Q)
                                                      0.115     5.441 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/reg_vsync_reg/Q
                         net (fo=18, routed)          1.655     7.097    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/reg_vsync_reg
    SLICE_X28Y108        FDRE                                         r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/aclk_vsync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.195     2.195    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.934 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.308     3.242    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.281 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29840, routed)       1.416     4.697    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X28Y108        FDRE                                         r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/aclk_vsync_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_height_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_ias1_vid_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.364ns  (logic 0.265ns (19.428%)  route 1.099ns (80.572%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.764ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.691ns
    Source Clock Delay      (SCD):    5.455ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.379ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.290ns
  Clock Net Delay (Source):      2.589ns (routing 1.111ns, distribution 1.478ns)
  Clock Net Delay (Destination): 1.410ns (routing 0.231ns, distribution 1.179ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_ias1_vid_clk rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           2.187     2.623    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.243     2.866 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=980, routed)         2.589     5.455    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/clk_byte
    SLICE_X23Y115        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_height_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y115        FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     5.568 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_height_reg[9]/Q
                         net (fo=1, routed)           1.018     6.586    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_height[9]
    SLICE_X24Y115        LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.152     6.738 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata[9]_i_1/O
                         net (fo=1, routed)           0.081     6.819    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata[9]_i_1_n_0
    SLICE_X24Y115        FDRE                                         r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.195     2.195    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.934 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.308     3.242    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.281 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29840, routed)       1.410     4.691    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X24Y115        FDRE                                         r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata_reg[9]/C

Slack:                    inf
  Source:                 design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_height_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_ias1_vid_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.080ns  (logic 0.566ns (52.407%)  route 0.514ns (47.593%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.787ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.700ns
    Source Clock Delay      (SCD):    5.487ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.379ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.290ns
  Clock Net Delay (Source):      2.621ns (routing 1.111ns, distribution 1.510ns)
  Clock Net Delay (Destination): 1.419ns (routing 0.231ns, distribution 1.188ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_ias1_vid_clk rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           2.187     2.623    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.243     2.866 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=980, routed)         2.621     5.487    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/clk_byte
    SLICE_X27Y112        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_height_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y112        FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     5.600 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_height_reg[5]/Q
                         net (fo=1, routed)           0.360     5.960    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_height[5]
    SLICE_X25Y112        LUT5 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.228     6.188 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata[5]_i_2/O
                         net (fo=1, routed)           0.073     6.261    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata[5]_i_2_n_0
    SLICE_X25Y112        LUT6 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.225     6.486 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata[5]_i_1/O
                         net (fo=1, routed)           0.081     6.567    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata[5]_i_1_n_0
    SLICE_X25Y112        FDRE                                         r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.195     2.195    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.934 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.308     3.242    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.281 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29840, routed)       1.419     4.700    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X25Y112        FDRE                                         r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata_reg[5]/C

Slack:                    inf
  Source:                 design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_frame_cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_ias1_vid_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.057ns  (logic 0.335ns (31.681%)  route 0.722ns (68.319%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.809ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.691ns
    Source Clock Delay      (SCD):    5.500ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.379ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.290ns
  Clock Net Delay (Source):      2.634ns (routing 1.111ns, distribution 1.523ns)
  Clock Net Delay (Destination): 1.410ns (routing 0.231ns, distribution 1.179ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_ias1_vid_clk rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           2.187     2.623    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.243     2.866 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=980, routed)         2.634     5.500    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/clk_byte
    SLICE_X25Y113        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_frame_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y113        FDCE (Prop_GFF_SLICEM_C_Q)
                                                      0.116     5.616 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_frame_cnt_reg[6]/Q
                         net (fo=2, routed)           0.607     6.223    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_frame_cnt_reg[6]
    SLICE_X26Y112        LUT5 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.083     6.306 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata[6]_i_2/O
                         net (fo=1, routed)           0.048     6.354    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata[6]_i_2_n_0
    SLICE_X26Y112        LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.136     6.490 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata[6]_i_1/O
                         net (fo=1, routed)           0.067     6.557    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata[6]_i_1_n_0
    SLICE_X26Y112        FDRE                                         r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.195     2.195    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.934 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.308     3.242    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.281 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29840, routed)       1.410     4.691    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X26Y112        FDRE                                         r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata_reg[6]/C

Slack:                    inf
  Source:                 design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_ias1_vid_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/w2r_wptr1_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.078ns  (logic 0.267ns (24.763%)  route 0.811ns (75.237%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.764ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.689ns
    Source Clock Delay      (SCD):    5.453ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.379ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.290ns
  Clock Net Delay (Source):      2.587ns (routing 1.111ns, distribution 1.476ns)
  Clock Net Delay (Destination): 1.408ns (routing 0.231ns, distribution 1.177ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_ias1_vid_clk rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           2.187     2.623    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.243     2.866 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=980, routed)         2.587     5.453    design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/vid_clk
    SLICE_X26Y85         FDCE                                         r  design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y85         FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.115     5.568 r  design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[4]/Q
                         net (fo=9, routed)           0.744     6.312    design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[4]
    SLICE_X26Y89         LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.152     6.464 r  design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/w2r_wptr1[4]_i_1/O
                         net (fo=1, routed)           0.067     6.531    design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/wptr[4]
    SLICE_X26Y89         FDCE                                         r  design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/w2r_wptr1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.195     2.195    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.934 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.308     3.242    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.281 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29840, routed)       1.408     4.689    design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/aclk
    SLICE_X26Y89         FDCE                                         r  design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/w2r_wptr1_reg[4]/C

Slack:                    inf
  Source:                 design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_height_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_ias1_vid_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.022ns  (logic 0.529ns (51.761%)  route 0.493ns (48.239%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.793ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.700ns
    Source Clock Delay      (SCD):    5.493ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.379ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.290ns
  Clock Net Delay (Source):      2.627ns (routing 1.111ns, distribution 1.516ns)
  Clock Net Delay (Destination): 1.419ns (routing 0.231ns, distribution 1.188ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_ias1_vid_clk rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           2.187     2.623    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.243     2.866 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=980, routed)         2.627     5.493    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/clk_byte
    SLICE_X27Y112        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_height_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y112        FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     5.607 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_height_reg[7]/Q
                         net (fo=1, routed)           0.361     5.968    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_height[7]
    SLICE_X25Y112        LUT5 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.226     6.194 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata[7]_i_3/O
                         net (fo=1, routed)           0.059     6.253    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata[7]_i_3_n_0
    SLICE_X25Y112        LUT6 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.189     6.442 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata[7]_i_1/O
                         net (fo=1, routed)           0.073     6.515    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata[7]_i_1_n_0
    SLICE_X25Y112        FDRE                                         r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.195     2.195    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.934 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.308     3.242    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.281 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29840, routed)       1.419     4.700    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X25Y112        FDRE                                         r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata_reg[7]/C

Slack:                    inf
  Source:                 design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_frame_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_ias1_vid_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.987ns  (logic 0.420ns (42.544%)  route 0.567ns (57.456%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.802ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.700ns
    Source Clock Delay      (SCD):    5.502ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.379ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.290ns
  Clock Net Delay (Source):      2.636ns (routing 1.111ns, distribution 1.525ns)
  Clock Net Delay (Destination): 1.419ns (routing 0.231ns, distribution 1.188ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_ias1_vid_clk rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           2.187     2.623    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.243     2.866 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=980, routed)         2.636     5.502    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/clk_byte
    SLICE_X25Y113        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_frame_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y113        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     5.618 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_frame_cnt_reg[3]/Q
                         net (fo=2, routed)           0.264     5.882    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_frame_cnt_reg[3]
    SLICE_X26Y112        LUT5 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.224     6.106 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata[3]_i_2/O
                         net (fo=1, routed)           0.208     6.314    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata[3]_i_2_n_0
    SLICE_X25Y112        LUT6 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.080     6.394 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata[3]_i_1/O
                         net (fo=1, routed)           0.095     6.489    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata[3]_i_1_n_0
    SLICE_X25Y112        FDRE                                         r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.195     2.195    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.934 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.308     3.242    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.281 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29840, routed)       1.419     4.700    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X25Y112        FDRE                                         r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata_reg[3]/C

Slack:                    inf
  Source:                 design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_height_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_ias1_vid_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.970ns  (logic 0.434ns (44.742%)  route 0.536ns (55.258%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.792ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.701ns
    Source Clock Delay      (SCD):    5.493ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.379ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.290ns
  Clock Net Delay (Source):      2.627ns (routing 1.111ns, distribution 1.516ns)
  Clock Net Delay (Destination): 1.420ns (routing 0.231ns, distribution 1.189ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_ias1_vid_clk rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           2.187     2.623    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.243     2.866 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=980, routed)         2.627     5.493    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/clk_byte
    SLICE_X27Y112        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_height_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y112        FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.113     5.606 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_height_reg[4]/Q
                         net (fo=1, routed)           0.269     5.875    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_height[4]
    SLICE_X26Y114        LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.187     6.062 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata[4]_i_2/O
                         net (fo=1, routed)           0.171     6.233    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata[4]_i_2_n_0
    SLICE_X25Y118        LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.134     6.367 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata[4]_i_1/O
                         net (fo=1, routed)           0.096     6.463    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata[4]_i_1_n_0
    SLICE_X25Y118        FDRE                                         r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.195     2.195    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.934 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.308     3.242    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.281 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29840, routed)       1.420     4.701    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X25Y118        FDRE                                         r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata_reg[4]/C

Slack:                    inf
  Source:                 design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_height_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_ias1_vid_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.847ns  (logic 0.422ns (49.823%)  route 0.425ns (50.177%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.793ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.700ns
    Source Clock Delay      (SCD):    5.493ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.379ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.290ns
  Clock Net Delay (Source):      2.627ns (routing 1.111ns, distribution 1.516ns)
  Clock Net Delay (Destination): 1.419ns (routing 0.231ns, distribution 1.188ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_ias1_vid_clk rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           2.187     2.623    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.243     2.866 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=980, routed)         2.627     5.493    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/clk_byte
    SLICE_X27Y112        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_height_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y112        FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     5.609 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_height_reg[2]/Q
                         net (fo=1, routed)           0.226     5.835    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_height[2]
    SLICE_X26Y112        LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.226     6.061 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata[2]_i_2/O
                         net (fo=1, routed)           0.103     6.164    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata[2]_i_2_n_0
    SLICE_X25Y112        LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.080     6.244 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata[2]_i_1/O
                         net (fo=1, routed)           0.096     6.340    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata[2]_i_1_n_0
    SLICE_X25Y112        FDRE                                         r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.195     2.195    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.934 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.308     3.242    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.281 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29840, routed)       1.419     4.700    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X25Y112        FDRE                                         r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_di_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_ias1_vid_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.174ns  (logic 0.120ns (68.966%)  route 0.054ns (31.034%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.152ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.535ns
    Source Clock Delay      (SCD):    2.687ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.379ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.290ns
  Clock Net Delay (Source):      1.456ns (routing 0.626ns, distribution 0.830ns)
  Clock Net Delay (Destination): 0.931ns (routing 0.133ns, distribution 0.798ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_ias1_vid_clk rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.186     0.186 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.226    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.226 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.885     1.111    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     1.231 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=980, routed)         1.456     2.687    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/clk_byte
    SLICE_X25Y118        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_di_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y118        FDCE (Prop_GFF_SLICEM_C_Q)
                                                      0.083     2.770 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_di_reg[4]/Q
                         net (fo=1, routed)           0.025     2.795    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_di[4]
    SLICE_X25Y118        LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.037     2.832 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata[4]_i_1/O
                         net (fo=1, routed)           0.029     2.861    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata[4]_i_1_n_0
    SLICE_X25Y118        FDRE                                         r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.453     1.453    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.374 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.578    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.604 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29840, routed)       0.931     2.535    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X25Y118        FDRE                                         r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata_reg[4]/C

Slack:                    inf
  Source:                 design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_frame_cnt_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_ias1_vid_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.174ns  (logic 0.104ns (59.722%)  route 0.070ns (40.278%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.162ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.526ns
    Source Clock Delay      (SCD):    2.688ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.379ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.290ns
  Clock Net Delay (Source):      1.457ns (routing 0.626ns, distribution 0.831ns)
  Clock Net Delay (Destination): 0.922ns (routing 0.133ns, distribution 0.789ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_ias1_vid_clk rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.186     0.186 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.226    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.226 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.885     1.111    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     1.231 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=980, routed)         1.457     2.688    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/clk_byte
    SLICE_X25Y115        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_frame_cnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y115        FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.083     2.771 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_frame_cnt_reg[18]/Q
                         net (fo=2, routed)           0.051     2.822    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_frame_cnt_reg[18]
    SLICE_X26Y115        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.021     2.843 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata[18]_i_1/O
                         net (fo=1, routed)           0.019     2.862    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata[18]_i_1_n_0
    SLICE_X26Y115        FDRE                                         r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.453     1.453    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.374 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.578    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.604 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29840, routed)       0.922     2.526    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X26Y115        FDRE                                         r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata_reg[18]/C

Slack:                    inf
  Source:                 design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_ias1_vid_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/w2r_wptr1_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.185ns  (logic 0.083ns (44.857%)  route 0.102ns (55.143%))
  Logic Levels:           0  
  Clock Path Skew:        -0.147ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.531ns
    Source Clock Delay      (SCD):    2.678ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.379ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.290ns
  Clock Net Delay (Source):      1.447ns (routing 0.626ns, distribution 0.821ns)
  Clock Net Delay (Destination): 0.927ns (routing 0.133ns, distribution 0.794ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_ias1_vid_clk rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.186     0.186 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.226    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.226 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.885     1.111    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     1.231 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=980, routed)         1.447     2.678    design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/vid_clk
    SLICE_X27Y89         FDCE                                         r  design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y89         FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.083     2.761 r  design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[10]/Q
                         net (fo=4, routed)           0.102     2.863    design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg__0[10]
    SLICE_X26Y89         FDCE                                         r  design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/w2r_wptr1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.453     1.453    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.374 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.578    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.604 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29840, routed)       0.927     2.531    design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/aclk
    SLICE_X26Y89         FDCE                                         r  design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/w2r_wptr1_reg[10]/C

Slack:                    inf
  Source:                 design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_ias1_vid_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/w2r_wptr1_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.198ns  (logic 0.107ns (54.168%)  route 0.091ns (45.832%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.151ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.527ns
    Source Clock Delay      (SCD):    2.678ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.379ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.290ns
  Clock Net Delay (Source):      1.447ns (routing 0.626ns, distribution 0.821ns)
  Clock Net Delay (Destination): 0.923ns (routing 0.133ns, distribution 0.790ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_ias1_vid_clk rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.186     0.186 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.226    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.226 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.885     1.111    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     1.231 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=980, routed)         1.447     2.678    design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/vid_clk
    SLICE_X27Y89         FDCE                                         r  design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y89         FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.084     2.762 r  design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[8]/Q
                         net (fo=8, routed)           0.084     2.846    design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[8]
    SLICE_X26Y89         LUT2 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.023     2.869 r  design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/w2r_wptr1[7]_i_1/O
                         net (fo=1, routed)           0.007     2.876    design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/wptr[7]
    SLICE_X26Y89         FDCE                                         r  design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/w2r_wptr1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.453     1.453    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.374 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.578    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.604 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29840, routed)       0.923     2.527    design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/aclk
    SLICE_X26Y89         FDCE                                         r  design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/w2r_wptr1_reg[7]/C

Slack:                    inf
  Source:                 design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_ias1_vid_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/w2r_wptr1_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.202ns  (logic 0.121ns (59.930%)  route 0.081ns (40.070%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.146ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.528ns
    Source Clock Delay      (SCD):    2.674ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.379ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.290ns
  Clock Net Delay (Source):      1.443ns (routing 0.626ns, distribution 0.817ns)
  Clock Net Delay (Destination): 0.924ns (routing 0.133ns, distribution 0.791ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_ias1_vid_clk rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.186     0.186 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.226    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.226 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.885     1.111    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     1.231 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=980, routed)         1.443     2.674    design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/vid_clk
    SLICE_X26Y85         FDCE                                         r  design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y85         FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.084     2.758 r  design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[3]/Q
                         net (fo=10, routed)          0.074     2.832    design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[3]
    SLICE_X26Y88         LUT2 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.037     2.869 r  design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/w2r_wptr1[3]_i_1/O
                         net (fo=1, routed)           0.007     2.876    design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/wptr[3]
    SLICE_X26Y88         FDCE                                         r  design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/w2r_wptr1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.453     1.453    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.374 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.578    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.604 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29840, routed)       0.924     2.528    design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/aclk
    SLICE_X26Y88         FDCE                                         r  design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/w2r_wptr1_reg[3]/C

Slack:                    inf
  Source:                 design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_ias1_vid_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/w2r_wptr1_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.205ns  (logic 0.122ns (59.618%)  route 0.083ns (40.382%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.151ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.527ns
    Source Clock Delay      (SCD):    2.678ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.379ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.290ns
  Clock Net Delay (Source):      1.447ns (routing 0.626ns, distribution 0.821ns)
  Clock Net Delay (Destination): 0.923ns (routing 0.133ns, distribution 0.790ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_ias1_vid_clk rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.186     0.186 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.226    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.226 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.885     1.111    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     1.231 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=980, routed)         1.447     2.678    design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/vid_clk
    SLICE_X27Y89         FDCE                                         r  design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y89         FDCE (Prop_GFF2_SLICEL_C_Q)
                                                      0.085     2.763 r  design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[9]/Q
                         net (fo=8, routed)           0.075     2.838    design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[9]
    SLICE_X26Y89         LUT2 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.037     2.875 r  design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/w2r_wptr1[9]_i_1/O
                         net (fo=1, routed)           0.008     2.883    design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/wptr[9]
    SLICE_X26Y89         FDCE                                         r  design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/w2r_wptr1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.453     1.453    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.374 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.578    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.604 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29840, routed)       0.923     2.527    design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/aclk
    SLICE_X26Y89         FDCE                                         r  design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/w2r_wptr1_reg[9]/C

Slack:                    inf
  Source:                 design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_frame_cnt_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_ias1_vid_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.203ns  (logic 0.120ns (59.212%)  route 0.083ns (40.788%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.162ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.526ns
    Source Clock Delay      (SCD):    2.688ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.379ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.290ns
  Clock Net Delay (Source):      1.457ns (routing 0.626ns, distribution 0.831ns)
  Clock Net Delay (Destination): 0.922ns (routing 0.133ns, distribution 0.789ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_ias1_vid_clk rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.186     0.186 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.226    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.226 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.885     1.111    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     1.231 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=980, routed)         1.457     2.688    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/clk_byte
    SLICE_X25Y115        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_frame_cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y115        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.083     2.771 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_frame_cnt_reg[19]/Q
                         net (fo=2, routed)           0.064     2.834    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_frame_cnt_reg[19]
    SLICE_X26Y114        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.037     2.871 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata[19]_i_1/O
                         net (fo=1, routed)           0.019     2.890    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata[19]_i_1_n_0
    SLICE_X26Y114        FDRE                                         r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.453     1.453    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.374 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.578    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.604 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29840, routed)       0.922     2.526    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X26Y114        FDRE                                         r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata_reg[19]/C

Slack:                    inf
  Source:                 design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_ias1_vid_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/w2r_wptr1_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.221ns  (logic 0.107ns (48.377%)  route 0.114ns (51.623%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.147ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.527ns
    Source Clock Delay      (SCD):    2.674ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.379ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.290ns
  Clock Net Delay (Source):      1.443ns (routing 0.626ns, distribution 0.817ns)
  Clock Net Delay (Destination): 0.923ns (routing 0.133ns, distribution 0.790ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_ias1_vid_clk rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.186     0.186 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.226    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.226 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.885     1.111    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     1.231 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=980, routed)         1.443     2.674    design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/vid_clk
    SLICE_X26Y85         FDCE                                         r  design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y85         FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.084     2.758 r  design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[5]/Q
                         net (fo=7, routed)           0.107     2.865    design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[5]
    SLICE_X26Y89         LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.023     2.888 r  design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/w2r_wptr1[5]_i_1/O
                         net (fo=1, routed)           0.007     2.895    design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/wptr[5]
    SLICE_X26Y89         FDCE                                         r  design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/w2r_wptr1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.453     1.453    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.374 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.578    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.604 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29840, routed)       0.923     2.527    design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/aclk
    SLICE_X26Y89         FDCE                                         r  design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/w2r_wptr1_reg[5]/C

Slack:                    inf
  Source:                 design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_ias1_vid_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/w2r_wptr1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.222ns  (logic 0.139ns (62.704%)  route 0.083ns (37.296%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.146ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.528ns
    Source Clock Delay      (SCD):    2.674ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.379ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.290ns
  Clock Net Delay (Source):      1.443ns (routing 0.626ns, distribution 0.817ns)
  Clock Net Delay (Destination): 0.924ns (routing 0.133ns, distribution 0.791ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_ias1_vid_clk rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.186     0.186 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.226    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.226 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.885     1.111    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     1.231 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=980, routed)         1.443     2.674    design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/vid_clk
    SLICE_X26Y85         FDCE                                         r  design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y85         FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.086     2.760 r  design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[2]/Q
                         net (fo=10, routed)          0.076     2.836    design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[2]
    SLICE_X26Y88         LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.053     2.889 r  design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/w2r_wptr1[1]_i_1/O
                         net (fo=1, routed)           0.007     2.896    design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/wptr[1]
    SLICE_X26Y88         FDCE                                         r  design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/w2r_wptr1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.453     1.453    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.374 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.578    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.604 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29840, routed)       0.924     2.528    design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/aclk
    SLICE_X26Y88         FDCE                                         r  design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/w2r_wptr1_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_frame_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_ias1_vid_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.204ns  (logic 0.125ns (61.233%)  route 0.079ns (38.767%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.168ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.524ns
    Source Clock Delay      (SCD):    2.692ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.379ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.290ns
  Clock Net Delay (Source):      1.461ns (routing 0.626ns, distribution 0.835ns)
  Clock Net Delay (Destination): 0.920ns (routing 0.133ns, distribution 0.787ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_ias1_vid_clk rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.186     0.186 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.226    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.226 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.885     1.111    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     1.231 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=980, routed)         1.461     2.692    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/clk_byte
    SLICE_X25Y113        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_frame_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y113        FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.082     2.774 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_frame_cnt_reg[0]/Q
                         net (fo=2, routed)           0.050     2.824    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_frame_cnt_reg[0]
    SLICE_X26Y113        LUT5 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.021     2.845 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata[0]_i_3/O
                         net (fo=1, routed)           0.022     2.867    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/axi_rdata_reg[0]
    SLICE_X26Y113        LUT5 (Prop_G5LUT_SLICEL_I1_O)
                                                      0.022     2.889 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/axi_rdata[0]_i_1/O
                         net (fo=1, routed)           0.007     2.896    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst_n_29
    SLICE_X26Y113        FDRE                                         r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.453     1.453    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.374 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.578    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.604 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29840, routed)       0.920     2.524    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X26Y113        FDRE                                         r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  mipi_rx_to_video_rpi_vid_clk_1
  To Clock:  clk_sys_design_1_clk_wiz_0_0

Max Delay            44 Endpoints
Min Delay            44 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_frame_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_rpi_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.597ns  (logic 0.488ns (30.549%)  route 1.109ns (69.451%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.709ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.684ns
    Source Clock Delay      (SCD):    3.975ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.379ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.290ns
  Clock Net Delay (Source):      2.835ns (routing 1.341ns, distribution 1.494ns)
  Clock Net Delay (Destination): 1.403ns (routing 0.231ns, distribution 1.172ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_rpi_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.461     0.897    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.243     1.140 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         2.835     3.975    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/clk_hs_byte
    SLICE_X24Y107        FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_frame_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y107        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     4.088 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_frame_cnt_reg[4]/Q
                         net (fo=2, routed)           0.734     4.822    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_frame_cnt_reg[4]
    SLICE_X23Y107        LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.150     4.972 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata[4]_i_2/O
                         net (fo=1, routed)           0.294     5.266    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata[4]_i_2_n_0
    SLICE_X24Y111        LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.225     5.491 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata[4]_i_1/O
                         net (fo=1, routed)           0.081     5.572    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/p_1_in[4]
    SLICE_X24Y111        FDRE                                         r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.195     2.195    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.934 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.308     3.242    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.281 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29840, routed)       1.403     4.684    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X24Y111        FDRE                                         r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata_reg[4]/C

Slack:                    inf
  Source:                 design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_di_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_rpi_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.512ns  (logic 0.334ns (22.090%)  route 1.178ns (77.910%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.722ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.680ns
    Source Clock Delay      (SCD):    3.958ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.379ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.290ns
  Clock Net Delay (Source):      2.818ns (routing 1.341ns, distribution 1.477ns)
  Clock Net Delay (Destination): 1.399ns (routing 0.231ns, distribution 1.168ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_rpi_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.461     0.897    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.243     1.140 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         2.818     3.958    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/clk_hs_byte
    SLICE_X23Y116        FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_di_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y116        FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.113     4.071 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_di_reg[2]/Q
                         net (fo=1, routed)           1.109     5.180    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_di[2]
    SLICE_X23Y108        LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.221     5.401 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata[2]_i_1/O
                         net (fo=1, routed)           0.069     5.470    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/p_1_in[2]
    SLICE_X23Y108        FDRE                                         r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.195     2.195    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.934 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.308     3.242    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.281 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29840, routed)       1.399     4.680    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X23Y108        FDRE                                         r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_rpi_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.449ns  (logic 0.420ns (28.992%)  route 1.029ns (71.008%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.708ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.681ns
    Source Clock Delay      (SCD):    3.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.379ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.290ns
  Clock Net Delay (Source):      2.833ns (routing 1.341ns, distribution 1.492ns)
  Clock Net Delay (Destination): 1.400ns (routing 0.231ns, distribution 1.169ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_rpi_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.461     0.897    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.243     1.140 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         2.833     3.973    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/clk_hs_byte
    SLICE_X23Y127        FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y127        FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.115     4.088 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/Q
                         net (fo=62, routed)          0.662     4.750    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg_0
    SLICE_X23Y116        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.153     4.903 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/axi_rdata[0]_i_3/O
                         net (fo=1, routed)           0.342     5.245    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/axi_rdata[0]_i_3_n_0
    SLICE_X23Y110        LUT5 (Prop_C5LUT_SLICEL_I4_O)
                                                      0.152     5.397 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/axi_rdata[0]_i_1/O
                         net (fo=1, routed)           0.025     5.422    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/p_1_in[0]
    SLICE_X23Y110        FDRE                                         r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.195     2.195    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.934 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.308     3.242    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.281 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29840, routed)       1.400     4.681    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X23Y110        FDRE                                         r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_rpi_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/w2r_wptr1_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.363ns  (logic 0.250ns (18.344%)  route 1.113ns (81.656%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.889ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns
    Source Clock Delay      (SCD):    3.967ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.379ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.290ns
  Clock Net Delay (Source):      2.827ns (routing 1.341ns, distribution 1.486ns)
  Clock Net Delay (Destination): 1.575ns (routing 0.231ns, distribution 1.344ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_rpi_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.461     0.897    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.243     1.140 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         2.827     3.967    design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/vid_clk
    SLICE_X23Y127        FDCE                                         r  design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y127        FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.115     4.082 r  design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[4]/Q
                         net (fo=8, routed)           1.088     5.170    design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[4]
    SLICE_X22Y123        LUT2 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.135     5.305 r  design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/w2r_wptr1[3]_i_1/O
                         net (fo=1, routed)           0.025     5.330    design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/wptr[3]
    SLICE_X22Y123        FDCE                                         r  design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/w2r_wptr1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.195     2.195    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.934 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.308     3.242    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.281 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29840, routed)       1.575     4.856    design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/aclk
    SLICE_X22Y123        FDCE                                         r  design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/w2r_wptr1_reg[3]/C

Slack:                    inf
  Source:                 design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_rpi_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/w2r_wptr1_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.355ns  (logic 0.198ns (14.614%)  route 1.157ns (85.386%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.889ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns
    Source Clock Delay      (SCD):    3.967ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.379ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.290ns
  Clock Net Delay (Source):      2.827ns (routing 1.341ns, distribution 1.486ns)
  Clock Net Delay (Destination): 1.575ns (routing 0.231ns, distribution 1.344ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_rpi_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.461     0.897    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.243     1.140 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         2.827     3.967    design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/vid_clk
    SLICE_X23Y127        FDCE                                         r  design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y127        FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.115     4.082 r  design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[4]/Q
                         net (fo=8, routed)           1.090     5.172    design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[4]
    SLICE_X22Y123        LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.083     5.255 r  design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/w2r_wptr1[4]_i_1/O
                         net (fo=1, routed)           0.067     5.322    design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/wptr[4]
    SLICE_X22Y123        FDCE                                         r  design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/w2r_wptr1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.195     2.195    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.934 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.308     3.242    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.281 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29840, routed)       1.575     4.856    design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/aclk
    SLICE_X22Y123        FDCE                                         r  design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/w2r_wptr1_reg[4]/C

Slack:                    inf
  Source:                 design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_di_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_rpi_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.303ns  (logic 0.473ns (36.301%)  route 0.830ns (63.699%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.746ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.704ns
    Source Clock Delay      (SCD):    3.958ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.379ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.290ns
  Clock Net Delay (Source):      2.818ns (routing 1.341ns, distribution 1.477ns)
  Clock Net Delay (Destination): 1.423ns (routing 0.231ns, distribution 1.192ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_rpi_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.461     0.897    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.243     1.140 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         2.818     3.958    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/clk_hs_byte
    SLICE_X23Y116        FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_di_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y116        FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     4.074 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_di_reg[1]/Q
                         net (fo=1, routed)           0.259     4.333    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_di[1]
    SLICE_X23Y116        LUT5 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.137     4.470 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata[1]_i_3/O
                         net (fo=1, routed)           0.478     4.948    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata[1]_i_3_n_0
    SLICE_X25Y107        LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.220     5.168 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata[1]_i_1/O
                         net (fo=1, routed)           0.093     5.261    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/p_1_in[1]
    SLICE_X25Y107        FDRE                                         r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.195     2.195    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.934 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.308     3.242    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.281 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29840, routed)       1.423     4.704    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X25Y107        FDRE                                         r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_rpi_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/w2r_wptr1_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.104ns  (logic 0.335ns (30.331%)  route 0.769ns (69.669%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.889ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns
    Source Clock Delay      (SCD):    3.967ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.379ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.290ns
  Clock Net Delay (Source):      2.827ns (routing 1.341ns, distribution 1.486ns)
  Clock Net Delay (Destination): 1.575ns (routing 0.231ns, distribution 1.344ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_rpi_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.461     0.897    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.243     1.140 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         2.827     3.967    design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/vid_clk
    SLICE_X23Y127        FDCE                                         r  design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y127        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     4.081 r  design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[3]/Q
                         net (fo=9, routed)           0.700     4.781    design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[3]
    SLICE_X22Y123        LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.221     5.002 r  design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/w2r_wptr1[2]_i_1/O
                         net (fo=1, routed)           0.069     5.071    design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/wptr[2]
    SLICE_X22Y123        FDCE                                         r  design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/w2r_wptr1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.195     2.195    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.934 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.308     3.242    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.281 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29840, routed)       1.575     4.856    design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/aclk
    SLICE_X22Y123        FDCE                                         r  design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/w2r_wptr1_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_rpi_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/w2r_wptr1_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.075ns  (logic 0.335ns (31.150%)  route 0.740ns (68.850%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.889ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns
    Source Clock Delay      (SCD):    3.967ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.379ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.290ns
  Clock Net Delay (Source):      2.827ns (routing 1.341ns, distribution 1.486ns)
  Clock Net Delay (Destination): 1.575ns (routing 0.231ns, distribution 1.344ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_rpi_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.461     0.897    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.243     1.140 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         2.827     3.967    design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/vid_clk
    SLICE_X23Y127        FDCE                                         r  design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y127        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     4.081 r  design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[1]/Q
                         net (fo=11, routed)          0.673     4.754    design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[1]
    SLICE_X22Y123        LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.221     4.975 r  design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/w2r_wptr1[0]_i_1/O
                         net (fo=1, routed)           0.067     5.042    design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/wptr[0]
    SLICE_X22Y123        FDCE                                         r  design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/w2r_wptr1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.195     2.195    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.934 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.308     3.242    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.281 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29840, routed)       1.575     4.856    design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/aclk
    SLICE_X22Y123        FDCE                                         r  design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/w2r_wptr1_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_rpi_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/w2r_wptr1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.028ns  (logic 0.331ns (32.184%)  route 0.697ns (67.816%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.889ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns
    Source Clock Delay      (SCD):    3.967ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.379ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.290ns
  Clock Net Delay (Source):      2.827ns (routing 1.341ns, distribution 1.486ns)
  Clock Net Delay (Destination): 1.575ns (routing 0.231ns, distribution 1.344ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_rpi_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.461     0.897    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.243     1.140 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         2.827     3.967    design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/vid_clk
    SLICE_X23Y127        FDCE                                         r  design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y127        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     4.081 r  design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[1]/Q
                         net (fo=11, routed)          0.673     4.754    design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[1]
    SLICE_X22Y123        LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.217     4.971 r  design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/w2r_wptr1[1]_i_1/O
                         net (fo=1, routed)           0.024     4.995    design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/wptr[1]
    SLICE_X22Y123        FDCE                                         r  design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/w2r_wptr1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.195     2.195    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.934 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.308     3.242    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.281 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29840, routed)       1.575     4.856    design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/aclk
    SLICE_X22Y123        FDCE                                         r  design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/w2r_wptr1_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_width_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_rpi_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.926ns  (logic 0.456ns (49.244%)  route 0.470ns (50.756%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.717ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.676ns
    Source Clock Delay      (SCD):    3.959ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.379ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.290ns
  Clock Net Delay (Source):      2.819ns (routing 1.341ns, distribution 1.478ns)
  Clock Net Delay (Destination): 1.395ns (routing 0.231ns, distribution 1.164ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_rpi_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.461     0.897    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.243     1.140 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         2.819     3.959    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/clk_hs_byte
    SLICE_X24Y106        FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_width_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y106        FDCE (Prop_FFF2_SLICEM_C_Q)
                                                      0.116     4.075 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_width_reg[7]/Q
                         net (fo=1, routed)           0.238     4.313    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_width[7]
    SLICE_X24Y106        LUT5 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.187     4.500 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata[7]_i_3/O
                         net (fo=1, routed)           0.162     4.662    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata[7]_i_3_n_0
    SLICE_X23Y106        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.153     4.815 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata[7]_i_1/O
                         net (fo=1, routed)           0.070     4.885    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/p_1_in[7]
    SLICE_X23Y106        FDRE                                         r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.195     2.195    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.934 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.308     3.242    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.281 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29840, routed)       1.395     4.676    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X23Y106        FDRE                                         r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata_reg[7]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_rpi_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/w2r_wptr1_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.199ns  (logic 0.120ns (60.216%)  route 0.079ns (39.784%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.602ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.629ns
    Source Clock Delay      (SCD):    2.028ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.379ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.290ns
  Clock Net Delay (Source):      1.505ns (routing 0.746ns, distribution 0.759ns)
  Clock Net Delay (Destination): 1.025ns (routing 0.133ns, distribution 0.892ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_rpi_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.186     0.186 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.226    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.226 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.177     0.403    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     0.523 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         1.505     2.028    design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/vid_clk
    SLICE_X21Y124        FDCE                                         r  design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y124        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.083     2.111 r  design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[5]/Q
                         net (fo=6, routed)           0.071     2.182    design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[5]
    SLICE_X22Y123        LUT2 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.037     2.219 r  design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/w2r_wptr1[5]_i_1/O
                         net (fo=1, routed)           0.008     2.227    design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/wptr[5]
    SLICE_X22Y123        FDCE                                         r  design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/w2r_wptr1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.453     1.453    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.374 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.578    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.604 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29840, routed)       1.025     2.629    design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/aclk
    SLICE_X22Y123        FDCE                                         r  design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/w2r_wptr1_reg[5]/C

Slack:                    inf
  Source:                 design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_rpi_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/w2r_wptr1_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.199ns  (logic 0.082ns (41.126%)  route 0.117ns (58.874%))
  Logic Levels:           0  
  Clock Path Skew:        0.615ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.642ns
    Source Clock Delay      (SCD):    2.028ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.379ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.290ns
  Clock Net Delay (Source):      1.505ns (routing 0.746ns, distribution 0.759ns)
  Clock Net Delay (Destination): 1.038ns (routing 0.133ns, distribution 0.905ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_rpi_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.186     0.186 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.226    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.226 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.177     0.403    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     0.523 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         1.505     2.028    design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/vid_clk
    SLICE_X21Y124        FDCE                                         r  design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y124        FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.082     2.110 r  design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[10]/Q
                         net (fo=4, routed)           0.117     2.227    design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg__0[10]
    SLICE_X20Y123        FDCE                                         r  design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/w2r_wptr1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.453     1.453    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.374 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.578    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.604 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29840, routed)       1.038     2.642    design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/aclk
    SLICE_X20Y123        FDCE                                         r  design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/w2r_wptr1_reg[10]/C

Slack:                    inf
  Source:                 design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_rpi_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/w2r_wptr1_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.205ns  (logic 0.108ns (52.584%)  route 0.097ns (47.416%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.616ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.643ns
    Source Clock Delay      (SCD):    2.028ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.379ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.290ns
  Clock Net Delay (Source):      1.505ns (routing 0.746ns, distribution 0.759ns)
  Clock Net Delay (Destination): 1.039ns (routing 0.133ns, distribution 0.906ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_rpi_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.186     0.186 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.226    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.226 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.177     0.403    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     0.523 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         1.505     2.028    design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/vid_clk
    SLICE_X21Y124        FDCE                                         r  design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y124        FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.082     2.110 r  design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[10]/Q
                         net (fo=4, routed)           0.088     2.198    design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg__0[10]
    SLICE_X20Y123        LUT2 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.026     2.224 r  design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/w2r_wptr1[9]_i_1/O
                         net (fo=1, routed)           0.009     2.233    design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/wptr[9]
    SLICE_X20Y123        FDCE                                         r  design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/w2r_wptr1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.453     1.453    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.374 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.578    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.604 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29840, routed)       1.039     2.643    design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/aclk
    SLICE_X20Y123        FDCE                                         r  design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/w2r_wptr1_reg[9]/C

Slack:                    inf
  Source:                 design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_rpi_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/w2r_wptr1_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.213ns  (logic 0.123ns (57.761%)  route 0.090ns (42.239%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.616ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.643ns
    Source Clock Delay      (SCD):    2.028ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.379ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.290ns
  Clock Net Delay (Source):      1.505ns (routing 0.746ns, distribution 0.759ns)
  Clock Net Delay (Destination): 1.039ns (routing 0.133ns, distribution 0.906ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_rpi_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.186     0.186 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.226    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.226 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.177     0.403    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     0.523 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         1.505     2.028    design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/vid_clk
    SLICE_X21Y124        FDCE                                         r  design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y124        FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.082     2.110 r  design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[8]/Q
                         net (fo=7, routed)           0.080     2.190    design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[8]
    SLICE_X20Y123        LUT2 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.041     2.231 r  design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/w2r_wptr1[7]_i_1/O
                         net (fo=1, routed)           0.010     2.241    design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/wptr[7]
    SLICE_X20Y123        FDCE                                         r  design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/w2r_wptr1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.453     1.453    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.374 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.578    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.604 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29840, routed)       1.039     2.643    design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/aclk
    SLICE_X20Y123        FDCE                                         r  design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/w2r_wptr1_reg[7]/C

Slack:                    inf
  Source:                 design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_rpi_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/w2r_wptr1_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.215ns  (logic 0.120ns (55.933%)  route 0.095ns (44.067%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.603ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.629ns
    Source Clock Delay      (SCD):    2.027ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.379ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.290ns
  Clock Net Delay (Source):      1.504ns (routing 0.746ns, distribution 0.758ns)
  Clock Net Delay (Destination): 1.025ns (routing 0.133ns, distribution 0.892ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_rpi_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.186     0.186 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.226    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.226 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.177     0.403    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     0.523 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         1.504     2.027    design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/vid_clk
    SLICE_X21Y124        FDCE                                         r  design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y124        FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.083     2.110 r  design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[0]/Q
                         net (fo=10, routed)          0.077     2.186    design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[0]
    SLICE_X22Y123        LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.037     2.223 r  design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/w2r_wptr1[0]_i_1/O
                         net (fo=1, routed)           0.018     2.241    design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/wptr[0]
    SLICE_X22Y123        FDCE                                         r  design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/w2r_wptr1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.453     1.453    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.374 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.578    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.604 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29840, routed)       1.025     2.629    design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/aclk
    SLICE_X22Y123        FDCE                                         r  design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/w2r_wptr1_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_rpi_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/w2r_wptr1_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.239ns  (logic 0.151ns (63.105%)  route 0.088ns (36.895%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.602ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.629ns
    Source Clock Delay      (SCD):    2.028ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.379ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.290ns
  Clock Net Delay (Source):      1.505ns (routing 0.746ns, distribution 0.759ns)
  Clock Net Delay (Destination): 1.025ns (routing 0.133ns, distribution 0.892ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_rpi_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.186     0.186 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.226    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.226 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.177     0.403    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     0.523 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         1.505     2.028    design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/vid_clk
    SLICE_X21Y124        FDCE                                         r  design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y124        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.083     2.111 r  design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[5]/Q
                         net (fo=6, routed)           0.071     2.182    design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[5]
    SLICE_X22Y123        LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.068     2.250 r  design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/w2r_wptr1[4]_i_1/O
                         net (fo=1, routed)           0.017     2.267    design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/wptr[4]
    SLICE_X22Y123        FDCE                                         r  design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/w2r_wptr1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.453     1.453    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.374 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.578    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.604 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29840, routed)       1.025     2.629    design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/aclk
    SLICE_X22Y123        FDCE                                         r  design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/w2r_wptr1_reg[4]/C

Slack:                    inf
  Source:                 design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_width_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_rpi_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.199ns  (logic 0.107ns (53.769%)  route 0.092ns (46.231%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.439ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.528ns
    Source Clock Delay      (SCD):    2.089ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.379ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.290ns
  Clock Net Delay (Source):      1.566ns (routing 0.746ns, distribution 0.820ns)
  Clock Net Delay (Destination): 0.924ns (routing 0.133ns, distribution 0.791ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_rpi_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.186     0.186 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.226    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.226 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.177     0.403    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     0.523 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         1.566     2.089    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/clk_hs_byte
    SLICE_X26Y107        FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_width_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y107        FDCE (Prop_FFF2_SLICEL_C_Q)
                                                      0.085     2.174 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_width_reg[9]/Q
                         net (fo=1, routed)           0.075     2.249    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_width[9]
    SLICE_X26Y107        LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.022     2.271 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata[9]_i_1/O
                         net (fo=1, routed)           0.017     2.288    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata[9]_i_1_n_0
    SLICE_X26Y107        FDRE                                         r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.453     1.453    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.374 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.578    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.604 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29840, routed)       0.924     2.528    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X26Y107        FDRE                                         r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata_reg[9]/C

Slack:                    inf
  Source:                 design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_frame_cnt_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_rpi_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.205ns  (logic 0.119ns (58.009%)  route 0.086ns (41.991%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.436ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.528ns
    Source Clock Delay      (SCD):    2.092ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.379ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.290ns
  Clock Net Delay (Source):      1.569ns (routing 0.746ns, distribution 0.823ns)
  Clock Net Delay (Destination): 0.924ns (routing 0.133ns, distribution 0.791ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_rpi_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.186     0.186 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.226    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.226 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.177     0.403    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     0.523 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         1.569     2.092    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/clk_hs_byte
    SLICE_X24Y110        FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_frame_cnt_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y110        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.082     2.174 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_frame_cnt_reg[28]/Q
                         net (fo=2, routed)           0.063     2.237    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_frame_cnt_reg[28]
    SLICE_X25Y110        LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.037     2.274 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata[28]_i_1/O
                         net (fo=1, routed)           0.023     2.297    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/p_1_in[28]
    SLICE_X25Y110        FDRE                                         r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.453     1.453    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.374 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.578    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.604 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29840, routed)       0.924     2.528    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X25Y110        FDRE                                         r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata_reg[28]/C

Slack:                    inf
  Source:                 design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_rpi_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/w2r_wptr1_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.269ns  (logic 0.152ns (56.449%)  route 0.117ns (43.552%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.616ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.643ns
    Source Clock Delay      (SCD):    2.028ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.379ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.290ns
  Clock Net Delay (Source):      1.505ns (routing 0.746ns, distribution 0.759ns)
  Clock Net Delay (Destination): 1.039ns (routing 0.133ns, distribution 0.906ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_rpi_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.186     0.186 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.226    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.226 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.177     0.403    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     0.523 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         1.505     2.028    design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/vid_clk
    SLICE_X21Y124        FDCE                                         r  design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y124        FDCE (Prop_BFF2_SLICEM_C_Q)
                                                      0.085     2.113 r  design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[9]/Q
                         net (fo=7, routed)           0.090     2.203    design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[9]
    SLICE_X20Y123        LUT2 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.067     2.270 r  design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/w2r_wptr1[8]_i_1/O
                         net (fo=1, routed)           0.027     2.297    design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/wptr[8]
    SLICE_X20Y123        FDCE                                         r  design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/w2r_wptr1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.453     1.453    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.374 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.578    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.604 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29840, routed)       1.039     2.643    design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/aclk
    SLICE_X20Y123        FDCE                                         r  design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/w2r_wptr1_reg[8]/C

Slack:                    inf
  Source:                 design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_width_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_rpi_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.211ns  (logic 0.122ns (57.820%)  route 0.089ns (42.180%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.439ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.528ns
    Source Clock Delay      (SCD):    2.089ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.379ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.290ns
  Clock Net Delay (Source):      1.566ns (routing 0.746ns, distribution 0.820ns)
  Clock Net Delay (Destination): 0.924ns (routing 0.133ns, distribution 0.791ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_rpi_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.186     0.186 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.226    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.226 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.177     0.403    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     0.523 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         1.566     2.089    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/clk_hs_byte
    SLICE_X26Y107        FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_width_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y107        FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.085     2.174 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_width_reg[12]/Q
                         net (fo=1, routed)           0.071     2.245    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_width[12]
    SLICE_X26Y107        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.037     2.282 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata[12]_i_1/O
                         net (fo=1, routed)           0.018     2.300    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata[12]_i_1_n_0
    SLICE_X26Y107        FDRE                                         r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.453     1.453    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.374 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.578    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.604 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29840, routed)       0.924     2.528    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X26Y107        FDRE                                         r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata_reg[12]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_sys_design_1_clk_wiz_0_0
  To Clock:  mipi_rx_to_video_ias1_vid_clk

Max Delay           791 Endpoints
Min Delay           791 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/rst_clk_sys/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Destination:            design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/lane_buf_reg[0][8]/CLR
                            (recovery check against rising-edge clock mipi_rx_to_video_ias1_vid_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.714ns  (logic 0.303ns (6.427%)  route 4.411ns (93.573%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.422ns
    Source Clock Delay      (SCD):    4.510ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.379ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.290ns
  Clock Net Delay (Source):      1.795ns (routing 0.246ns, distribution 1.549ns)
  Clock Net Delay (Destination): 2.409ns (routing 1.023ns, distribution 1.386ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     2.425    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.322 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349     2.671    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.715 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29840, routed)       1.795     4.510    design_1_i/rst_clk_sys/U0/slowest_sync_clk
    SLICE_X4Y142         FDRE                                         r  design_1_i/rst_clk_sys/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y142         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.118     4.628 r  design_1_i/rst_clk_sys/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=110, routed)         1.307     5.935    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/peripheral_aresetn[0]_bufg_place_replica
    SLICE_X23Y123        LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.185     6.120 f  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/reg_ce_i_2/O
                         net (fo=680, routed)         3.104     9.224    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/module_reset_reg
    SLICE_X24Y195        FDCE                                         f  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/lane_buf_reg[0][8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_ias1_vid_clk rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     0.305 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.345    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.459     1.804    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.013 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=980, routed)         2.409     4.422    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/clk_hs_byte
    SLICE_X24Y195        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/lane_buf_reg[0][8]/C

Slack:                    inf
  Source:                 design_1_i/rst_clk_sys/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Destination:            design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/lane_buf_reg[0][9]/CLR
                            (recovery check against rising-edge clock mipi_rx_to_video_ias1_vid_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.714ns  (logic 0.303ns (6.427%)  route 4.411ns (93.573%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.422ns
    Source Clock Delay      (SCD):    4.510ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.379ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.290ns
  Clock Net Delay (Source):      1.795ns (routing 0.246ns, distribution 1.549ns)
  Clock Net Delay (Destination): 2.409ns (routing 1.023ns, distribution 1.386ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     2.425    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.322 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349     2.671    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.715 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29840, routed)       1.795     4.510    design_1_i/rst_clk_sys/U0/slowest_sync_clk
    SLICE_X4Y142         FDRE                                         r  design_1_i/rst_clk_sys/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y142         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.118     4.628 r  design_1_i/rst_clk_sys/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=110, routed)         1.307     5.935    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/peripheral_aresetn[0]_bufg_place_replica
    SLICE_X23Y123        LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.185     6.120 f  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/reg_ce_i_2/O
                         net (fo=680, routed)         3.104     9.224    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/module_reset_reg
    SLICE_X24Y195        FDCE                                         f  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/lane_buf_reg[0][9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_ias1_vid_clk rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     0.305 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.345    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.459     1.804    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.013 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=980, routed)         2.409     4.422    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/clk_hs_byte
    SLICE_X24Y195        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/lane_buf_reg[0][9]/C

Slack:                    inf
  Source:                 design_1_i/rst_clk_sys/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Destination:            design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/lane_buf_reg[1][8]/CLR
                            (recovery check against rising-edge clock mipi_rx_to_video_ias1_vid_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.714ns  (logic 0.303ns (6.427%)  route 4.411ns (93.573%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.422ns
    Source Clock Delay      (SCD):    4.510ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.379ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.290ns
  Clock Net Delay (Source):      1.795ns (routing 0.246ns, distribution 1.549ns)
  Clock Net Delay (Destination): 2.409ns (routing 1.023ns, distribution 1.386ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     2.425    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.322 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349     2.671    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.715 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29840, routed)       1.795     4.510    design_1_i/rst_clk_sys/U0/slowest_sync_clk
    SLICE_X4Y142         FDRE                                         r  design_1_i/rst_clk_sys/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y142         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.118     4.628 r  design_1_i/rst_clk_sys/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=110, routed)         1.307     5.935    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/peripheral_aresetn[0]_bufg_place_replica
    SLICE_X23Y123        LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.185     6.120 f  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/reg_ce_i_2/O
                         net (fo=680, routed)         3.104     9.224    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/module_reset_reg
    SLICE_X24Y195        FDCE                                         f  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/lane_buf_reg[1][8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_ias1_vid_clk rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     0.305 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.345    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.459     1.804    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.013 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=980, routed)         2.409     4.422    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/clk_hs_byte
    SLICE_X24Y195        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/lane_buf_reg[1][8]/C

Slack:                    inf
  Source:                 design_1_i/rst_clk_sys/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Destination:            design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/lane_buf_reg[1][9]/CLR
                            (recovery check against rising-edge clock mipi_rx_to_video_ias1_vid_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.714ns  (logic 0.303ns (6.427%)  route 4.411ns (93.573%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.422ns
    Source Clock Delay      (SCD):    4.510ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.379ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.290ns
  Clock Net Delay (Source):      1.795ns (routing 0.246ns, distribution 1.549ns)
  Clock Net Delay (Destination): 2.409ns (routing 1.023ns, distribution 1.386ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     2.425    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.322 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349     2.671    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.715 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29840, routed)       1.795     4.510    design_1_i/rst_clk_sys/U0/slowest_sync_clk
    SLICE_X4Y142         FDRE                                         r  design_1_i/rst_clk_sys/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y142         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.118     4.628 r  design_1_i/rst_clk_sys/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=110, routed)         1.307     5.935    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/peripheral_aresetn[0]_bufg_place_replica
    SLICE_X23Y123        LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.185     6.120 f  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/reg_ce_i_2/O
                         net (fo=680, routed)         3.104     9.224    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/module_reset_reg
    SLICE_X24Y195        FDCE                                         f  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/lane_buf_reg[1][9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_ias1_vid_clk rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     0.305 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.345    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.459     1.804    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.013 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=980, routed)         2.409     4.422    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/clk_hs_byte
    SLICE_X24Y195        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/lane_buf_reg[1][9]/C

Slack:                    inf
  Source:                 design_1_i/rst_clk_sys/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Destination:            design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/lane_buf_reg[2][8]/CLR
                            (recovery check against rising-edge clock mipi_rx_to_video_ias1_vid_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.714ns  (logic 0.303ns (6.427%)  route 4.411ns (93.573%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.422ns
    Source Clock Delay      (SCD):    4.510ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.379ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.290ns
  Clock Net Delay (Source):      1.795ns (routing 0.246ns, distribution 1.549ns)
  Clock Net Delay (Destination): 2.409ns (routing 1.023ns, distribution 1.386ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     2.425    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.322 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349     2.671    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.715 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29840, routed)       1.795     4.510    design_1_i/rst_clk_sys/U0/slowest_sync_clk
    SLICE_X4Y142         FDRE                                         r  design_1_i/rst_clk_sys/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y142         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.118     4.628 r  design_1_i/rst_clk_sys/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=110, routed)         1.307     5.935    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/peripheral_aresetn[0]_bufg_place_replica
    SLICE_X23Y123        LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.185     6.120 f  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/reg_ce_i_2/O
                         net (fo=680, routed)         3.104     9.224    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/module_reset_reg
    SLICE_X24Y195        FDCE                                         f  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/lane_buf_reg[2][8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_ias1_vid_clk rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     0.305 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.345    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.459     1.804    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.013 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=980, routed)         2.409     4.422    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/clk_hs_byte
    SLICE_X24Y195        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/lane_buf_reg[2][8]/C

Slack:                    inf
  Source:                 design_1_i/rst_clk_sys/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Destination:            design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/lane_buf_reg[2][9]/CLR
                            (recovery check against rising-edge clock mipi_rx_to_video_ias1_vid_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.714ns  (logic 0.303ns (6.427%)  route 4.411ns (93.573%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.422ns
    Source Clock Delay      (SCD):    4.510ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.379ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.290ns
  Clock Net Delay (Source):      1.795ns (routing 0.246ns, distribution 1.549ns)
  Clock Net Delay (Destination): 2.409ns (routing 1.023ns, distribution 1.386ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     2.425    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.322 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349     2.671    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.715 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29840, routed)       1.795     4.510    design_1_i/rst_clk_sys/U0/slowest_sync_clk
    SLICE_X4Y142         FDRE                                         r  design_1_i/rst_clk_sys/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y142         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.118     4.628 r  design_1_i/rst_clk_sys/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=110, routed)         1.307     5.935    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/peripheral_aresetn[0]_bufg_place_replica
    SLICE_X23Y123        LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.185     6.120 f  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/reg_ce_i_2/O
                         net (fo=680, routed)         3.104     9.224    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/module_reset_reg
    SLICE_X24Y195        FDCE                                         f  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/lane_buf_reg[2][9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_ias1_vid_clk rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     0.305 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.345    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.459     1.804    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.013 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=980, routed)         2.409     4.422    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/clk_hs_byte
    SLICE_X24Y195        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/lane_buf_reg[2][9]/C

Slack:                    inf
  Source:                 design_1_i/rst_clk_sys/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Destination:            design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/lane_buf_reg[3][8]/CLR
                            (recovery check against rising-edge clock mipi_rx_to_video_ias1_vid_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.714ns  (logic 0.303ns (6.427%)  route 4.411ns (93.573%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.422ns
    Source Clock Delay      (SCD):    4.510ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.379ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.290ns
  Clock Net Delay (Source):      1.795ns (routing 0.246ns, distribution 1.549ns)
  Clock Net Delay (Destination): 2.409ns (routing 1.023ns, distribution 1.386ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     2.425    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.322 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349     2.671    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.715 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29840, routed)       1.795     4.510    design_1_i/rst_clk_sys/U0/slowest_sync_clk
    SLICE_X4Y142         FDRE                                         r  design_1_i/rst_clk_sys/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y142         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.118     4.628 r  design_1_i/rst_clk_sys/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=110, routed)         1.307     5.935    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/peripheral_aresetn[0]_bufg_place_replica
    SLICE_X23Y123        LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.185     6.120 f  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/reg_ce_i_2/O
                         net (fo=680, routed)         3.104     9.224    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/module_reset_reg
    SLICE_X24Y195        FDCE                                         f  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/lane_buf_reg[3][8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_ias1_vid_clk rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     0.305 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.345    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.459     1.804    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.013 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=980, routed)         2.409     4.422    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/clk_hs_byte
    SLICE_X24Y195        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/lane_buf_reg[3][8]/C

Slack:                    inf
  Source:                 design_1_i/rst_clk_sys/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Destination:            design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/lane_buf_reg[3][9]/CLR
                            (recovery check against rising-edge clock mipi_rx_to_video_ias1_vid_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.714ns  (logic 0.303ns (6.427%)  route 4.411ns (93.573%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.422ns
    Source Clock Delay      (SCD):    4.510ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.379ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.290ns
  Clock Net Delay (Source):      1.795ns (routing 0.246ns, distribution 1.549ns)
  Clock Net Delay (Destination): 2.409ns (routing 1.023ns, distribution 1.386ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     2.425    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.322 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349     2.671    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.715 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29840, routed)       1.795     4.510    design_1_i/rst_clk_sys/U0/slowest_sync_clk
    SLICE_X4Y142         FDRE                                         r  design_1_i/rst_clk_sys/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y142         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.118     4.628 r  design_1_i/rst_clk_sys/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=110, routed)         1.307     5.935    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/peripheral_aresetn[0]_bufg_place_replica
    SLICE_X23Y123        LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.185     6.120 f  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/reg_ce_i_2/O
                         net (fo=680, routed)         3.104     9.224    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/module_reset_reg
    SLICE_X24Y195        FDCE                                         f  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/lane_buf_reg[3][9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_ias1_vid_clk rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     0.305 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.345    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.459     1.804    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.013 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=980, routed)         2.409     4.422    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/clk_hs_byte
    SLICE_X24Y195        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/lane_buf_reg[3][9]/C

Slack:                    inf
  Source:                 design_1_i/rst_clk_sys/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Destination:            design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/lane_buf_reg[4][8]/CLR
                            (recovery check against rising-edge clock mipi_rx_to_video_ias1_vid_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.711ns  (logic 0.303ns (6.431%)  route 4.408ns (93.569%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.422ns
    Source Clock Delay      (SCD):    4.510ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.379ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.290ns
  Clock Net Delay (Source):      1.795ns (routing 0.246ns, distribution 1.549ns)
  Clock Net Delay (Destination): 2.409ns (routing 1.023ns, distribution 1.386ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     2.425    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.322 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349     2.671    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.715 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29840, routed)       1.795     4.510    design_1_i/rst_clk_sys/U0/slowest_sync_clk
    SLICE_X4Y142         FDRE                                         r  design_1_i/rst_clk_sys/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y142         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.118     4.628 r  design_1_i/rst_clk_sys/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=110, routed)         1.307     5.935    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/peripheral_aresetn[0]_bufg_place_replica
    SLICE_X23Y123        LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.185     6.120 f  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/reg_ce_i_2/O
                         net (fo=680, routed)         3.101     9.221    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/module_reset_reg
    SLICE_X24Y195        FDCE                                         f  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/lane_buf_reg[4][8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_ias1_vid_clk rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     0.305 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.345    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.459     1.804    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.013 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=980, routed)         2.409     4.422    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/clk_hs_byte
    SLICE_X24Y195        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/lane_buf_reg[4][8]/C

Slack:                    inf
  Source:                 design_1_i/rst_clk_sys/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Destination:            design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/lane_buf_reg[4][9]/CLR
                            (recovery check against rising-edge clock mipi_rx_to_video_ias1_vid_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.711ns  (logic 0.303ns (6.431%)  route 4.408ns (93.569%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.422ns
    Source Clock Delay      (SCD):    4.510ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.379ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.290ns
  Clock Net Delay (Source):      1.795ns (routing 0.246ns, distribution 1.549ns)
  Clock Net Delay (Destination): 2.409ns (routing 1.023ns, distribution 1.386ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     2.425    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.322 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349     2.671    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.715 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29840, routed)       1.795     4.510    design_1_i/rst_clk_sys/U0/slowest_sync_clk
    SLICE_X4Y142         FDRE                                         r  design_1_i/rst_clk_sys/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y142         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.118     4.628 r  design_1_i/rst_clk_sys/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=110, routed)         1.307     5.935    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/peripheral_aresetn[0]_bufg_place_replica
    SLICE_X23Y123        LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.185     6.120 f  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/reg_ce_i_2/O
                         net (fo=680, routed)         3.101     9.221    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/module_reset_reg
    SLICE_X24Y195        FDCE                                         f  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/lane_buf_reg[4][9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_ias1_vid_clk rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     0.305 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.345    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.459     1.804    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.013 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=980, routed)         2.409     4.422    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/clk_hs_byte
    SLICE_X24Y195        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/lane_buf_reg[4][9]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/raddr_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Destination:            design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_ias1_vid_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.229ns  (logic 0.108ns (47.248%)  route 0.121ns (52.752%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.605ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.549ns
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.379ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.290ns
  Clock Net Delay (Source):      0.846ns (routing 0.126ns, distribution 0.720ns)
  Clock Net Delay (Destination): 1.559ns (routing 0.680ns, distribution 0.879ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.329     1.329    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.895 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.180     2.075    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.098 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29840, routed)       0.846     2.944    design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/aclk
    SLICE_X26Y87         FDCE                                         r  design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/raddr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y87         FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.085     3.029 r  design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/raddr_reg[9]/Q
                         net (fo=8, routed)           0.114     3.142    design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/raddr_reg[9]
    SLICE_X26Y91         LUT2 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.023     3.165 r  design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/r2w_rptr1[9]_i_1/O
                         net (fo=1, routed)           0.007     3.172    design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/rptr[9]
    SLICE_X26Y91         FDCE                                         r  design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_ias1_vid_clk rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.285 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.335    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.335 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.518     1.853    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     1.989 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=980, routed)         1.559     3.549    design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/vid_clk
    SLICE_X26Y91         FDCE                                         r  design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[9]/C

Slack:                    inf
  Source:                 design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/raddr_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Destination:            design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_ias1_vid_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.234ns  (logic 0.084ns (35.858%)  route 0.150ns (64.142%))
  Logic Levels:           0  
  Clock Path Skew:        0.609ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.553ns
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.379ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.290ns
  Clock Net Delay (Source):      0.846ns (routing 0.126ns, distribution 0.720ns)
  Clock Net Delay (Destination): 1.563ns (routing 0.680ns, distribution 0.883ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.329     1.329    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.895 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.180     2.075    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.098 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29840, routed)       0.846     2.944    design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/aclk
    SLICE_X26Y87         FDCE                                         r  design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/raddr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y87         FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.084     3.028 r  design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/raddr_reg[10]/Q
                         net (fo=4, routed)           0.150     3.178    design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/raddr_reg__0[10]
    SLICE_X26Y91         FDCE                                         r  design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_ias1_vid_clk rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.285 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.335    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.335 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.518     1.853    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     1.989 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=980, routed)         1.563     3.553    design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/vid_clk
    SLICE_X26Y91         FDCE                                         r  design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[10]/C

Slack:                    inf
  Source:                 design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/raddr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Destination:            design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_ias1_vid_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.233ns  (logic 0.106ns (45.587%)  route 0.127ns (54.413%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.603ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.549ns
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.379ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.290ns
  Clock Net Delay (Source):      0.848ns (routing 0.126ns, distribution 0.722ns)
  Clock Net Delay (Destination): 1.559ns (routing 0.680ns, distribution 0.879ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.329     1.329    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.895 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.180     2.075    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.098 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29840, routed)       0.848     2.946    design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/aclk
    SLICE_X25Y86         FDCE                                         r  design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/raddr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y86         FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.083     3.029 r  design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/raddr_reg[2]/Q
                         net (fo=10, routed)          0.120     3.148    design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/raddr_reg[2]
    SLICE_X26Y90         LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.023     3.171 r  design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/r2w_rptr1[1]_i_1/O
                         net (fo=1, routed)           0.007     3.178    design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/rptr[1]
    SLICE_X26Y90         FDCE                                         r  design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_ias1_vid_clk rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.285 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.335    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.335 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.518     1.853    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     1.989 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=980, routed)         1.559     3.549    design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/vid_clk
    SLICE_X26Y90         FDCE                                         r  design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/raddr_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Destination:            design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_ias1_vid_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.243ns  (logic 0.127ns (52.174%)  route 0.116ns (47.826%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.605ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.549ns
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.379ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.290ns
  Clock Net Delay (Source):      0.846ns (routing 0.126ns, distribution 0.720ns)
  Clock Net Delay (Destination): 1.559ns (routing 0.680ns, distribution 0.879ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.329     1.329    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.895 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.180     2.075    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.098 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29840, routed)       0.846     2.944    design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/aclk
    SLICE_X26Y87         FDCE                                         r  design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/raddr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y87         FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.084     3.028 r  design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/raddr_reg[6]/Q
                         net (fo=11, routed)          0.108     3.136    design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/raddr_reg[6]
    SLICE_X26Y90         LUT2 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.043     3.179 r  design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/r2w_rptr1[5]_i_1/O
                         net (fo=1, routed)           0.008     3.187    design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/rptr[5]
    SLICE_X26Y90         FDCE                                         r  design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_ias1_vid_clk rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.285 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.335    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.335 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.518     1.853    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     1.989 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=980, routed)         1.559     3.549    design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/vid_clk
    SLICE_X26Y90         FDCE                                         r  design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[5]/C

Slack:                    inf
  Source:                 design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/raddr_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Destination:            design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_ias1_vid_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.249ns  (logic 0.127ns (50.904%)  route 0.122ns (49.096%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.605ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.549ns
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.379ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.290ns
  Clock Net Delay (Source):      0.846ns (routing 0.126ns, distribution 0.720ns)
  Clock Net Delay (Destination): 1.559ns (routing 0.680ns, distribution 0.879ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.329     1.329    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.895 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.180     2.075    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.098 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29840, routed)       0.846     2.944    design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/aclk
    SLICE_X26Y87         FDCE                                         r  design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/raddr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y87         FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.084     3.028 r  design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/raddr_reg[8]/Q
                         net (fo=8, routed)           0.115     3.143    design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/raddr_reg[8]
    SLICE_X26Y91         LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.043     3.186 r  design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/r2w_rptr1[7]_i_1/O
                         net (fo=1, routed)           0.007     3.193    design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/rptr[7]
    SLICE_X26Y91         FDCE                                         r  design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_ias1_vid_clk rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.285 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.335    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.335 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.518     1.853    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     1.989 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=980, routed)         1.559     3.549    design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/vid_clk
    SLICE_X26Y91         FDCE                                         r  design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[7]/C

Slack:                    inf
  Source:                 design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/raddr_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Destination:            design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_ias1_vid_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.255ns  (logic 0.122ns (47.922%)  route 0.133ns (52.078%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.605ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.549ns
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.379ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.290ns
  Clock Net Delay (Source):      0.846ns (routing 0.126ns, distribution 0.720ns)
  Clock Net Delay (Destination): 1.559ns (routing 0.680ns, distribution 0.879ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.329     1.329    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.895 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.180     2.075    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.098 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29840, routed)       0.846     2.944    design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/aclk
    SLICE_X26Y87         FDCE                                         r  design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/raddr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y87         FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.085     3.029 r  design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/raddr_reg[9]/Q
                         net (fo=8, routed)           0.114     3.142    design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/raddr_reg[9]
    SLICE_X26Y91         LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.037     3.179 r  design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/r2w_rptr1[8]_i_1/O
                         net (fo=1, routed)           0.019     3.198    design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/rptr[8]
    SLICE_X26Y91         FDCE                                         r  design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_ias1_vid_clk rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.285 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.335    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.335 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.518     1.853    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     1.989 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=980, routed)         1.559     3.549    design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/vid_clk
    SLICE_X26Y91         FDCE                                         r  design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[8]/C

Slack:                    inf
  Source:                 design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/module_reset_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Destination:            design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/line_cnt_reg[10]/CLR
                            (removal check against rising-edge clock mipi_rx_to_video_ias1_vid_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.245ns  (logic 0.084ns (34.223%)  route 0.161ns (65.777%))
  Logic Levels:           0  
  Clock Path Skew:        0.606ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.561ns
    Source Clock Delay      (SCD):    2.955ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.379ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.290ns
  Clock Net Delay (Source):      0.857ns (routing 0.126ns, distribution 0.731ns)
  Clock Net Delay (Destination): 1.572ns (routing 0.680ns, distribution 0.892ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.329     1.329    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.895 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.180     2.075    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.098 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29840, routed)       0.857     2.955    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y111        FDSE                                         r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/module_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y111        FDSE (Prop_FFF2_SLICEM_C_Q)
                                                      0.084     3.039 f  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/module_reset_reg/Q
                         net (fo=103, routed)         0.161     3.200    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/module_reset
    SLICE_X27Y110        FDCE                                         f  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/line_cnt_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_ias1_vid_clk rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.285 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.335    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.335 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.518     1.853    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     1.989 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=980, routed)         1.572     3.561    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/clk_byte
    SLICE_X27Y110        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/line_cnt_reg[10]/C

Slack:                    inf
  Source:                 design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/module_reset_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Destination:            design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/line_cnt_reg[6]/CLR
                            (removal check against rising-edge clock mipi_rx_to_video_ias1_vid_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.245ns  (logic 0.084ns (34.223%)  route 0.161ns (65.777%))
  Logic Levels:           0  
  Clock Path Skew:        0.606ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.561ns
    Source Clock Delay      (SCD):    2.955ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.379ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.290ns
  Clock Net Delay (Source):      0.857ns (routing 0.126ns, distribution 0.731ns)
  Clock Net Delay (Destination): 1.572ns (routing 0.680ns, distribution 0.892ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.329     1.329    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.895 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.180     2.075    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.098 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29840, routed)       0.857     2.955    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y111        FDSE                                         r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/module_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y111        FDSE (Prop_FFF2_SLICEM_C_Q)
                                                      0.084     3.039 f  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/module_reset_reg/Q
                         net (fo=103, routed)         0.161     3.200    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/module_reset
    SLICE_X27Y110        FDCE                                         f  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/line_cnt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_ias1_vid_clk rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.285 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.335    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.335 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.518     1.853    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     1.989 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=980, routed)         1.572     3.561    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/clk_byte
    SLICE_X27Y110        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/line_cnt_reg[6]/C

Slack:                    inf
  Source:                 design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/module_reset_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Destination:            design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/line_cnt_reg[7]/CLR
                            (removal check against rising-edge clock mipi_rx_to_video_ias1_vid_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.245ns  (logic 0.084ns (34.223%)  route 0.161ns (65.777%))
  Logic Levels:           0  
  Clock Path Skew:        0.606ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.561ns
    Source Clock Delay      (SCD):    2.955ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.379ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.290ns
  Clock Net Delay (Source):      0.857ns (routing 0.126ns, distribution 0.731ns)
  Clock Net Delay (Destination): 1.572ns (routing 0.680ns, distribution 0.892ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.329     1.329    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.895 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.180     2.075    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.098 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29840, routed)       0.857     2.955    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y111        FDSE                                         r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/module_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y111        FDSE (Prop_FFF2_SLICEM_C_Q)
                                                      0.084     3.039 f  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/module_reset_reg/Q
                         net (fo=103, routed)         0.161     3.200    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/module_reset
    SLICE_X27Y110        FDCE                                         f  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/line_cnt_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_ias1_vid_clk rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.285 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.335    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.335 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.518     1.853    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     1.989 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=980, routed)         1.572     3.561    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/clk_byte
    SLICE_X27Y110        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/line_cnt_reg[7]/C

Slack:                    inf
  Source:                 design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/module_reset_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Destination:            design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/line_cnt_reg[8]/CLR
                            (removal check against rising-edge clock mipi_rx_to_video_ias1_vid_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.245ns  (logic 0.084ns (34.223%)  route 0.161ns (65.777%))
  Logic Levels:           0  
  Clock Path Skew:        0.606ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.561ns
    Source Clock Delay      (SCD):    2.955ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.379ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.290ns
  Clock Net Delay (Source):      0.857ns (routing 0.126ns, distribution 0.731ns)
  Clock Net Delay (Destination): 1.572ns (routing 0.680ns, distribution 0.892ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.329     1.329    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.895 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.180     2.075    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.098 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29840, routed)       0.857     2.955    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y111        FDSE                                         r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/module_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y111        FDSE (Prop_FFF2_SLICEM_C_Q)
                                                      0.084     3.039 f  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/module_reset_reg/Q
                         net (fo=103, routed)         0.161     3.200    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/module_reset
    SLICE_X27Y110        FDCE                                         f  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/line_cnt_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_ias1_vid_clk rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.285 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.335    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.335 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.518     1.853    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     1.989 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=980, routed)         1.572     3.561    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/clk_byte
    SLICE_X27Y110        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/line_cnt_reg[8]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_sys_design_1_clk_wiz_0_0
  To Clock:  mipi_rx_to_video_rpi_vid_clk_1

Max Delay           537 Endpoints
Min Delay           537 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/rst_clk_sys/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Destination:            design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/lane_buf_reg[0][0]/CLR
                            (recovery check against rising-edge clock mipi_rx_to_video_rpi_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.670ns  (logic 0.305ns (6.531%)  route 4.365ns (93.469%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.407ns
    Source Clock Delay      (SCD):    4.510ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.379ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.290ns
  Clock Net Delay (Source):      1.795ns (routing 0.246ns, distribution 1.549ns)
  Clock Net Delay (Destination): 2.492ns (routing 1.233ns, distribution 1.259ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     2.425    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.322 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349     2.671    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.715 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29840, routed)       1.795     4.510    design_1_i/rst_clk_sys/U0/slowest_sync_clk
    SLICE_X4Y142         FDRE                                         r  design_1_i/rst_clk_sys/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y142         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.118     4.628 r  design_1_i/rst_clk_sys/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=110, routed)         1.307     5.935    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/peripheral_aresetn[0]_bufg_place_replica
    SLICE_X23Y123        LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.187     6.122 f  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/reg_ce_i_2/O
                         net (fo=424, routed)         3.058     9.180    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/module_reset_reg
    SLICE_X17Y200        FDCE                                         f  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/lane_buf_reg[0][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_rpi_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     0.305 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.345    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.361     0.706    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     0.915 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         2.492     3.407    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/clk_hs_byte
    SLICE_X17Y200        FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/lane_buf_reg[0][0]/C

Slack:                    inf
  Source:                 design_1_i/rst_clk_sys/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Destination:            design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/lane_buf_reg[0][1]/CLR
                            (recovery check against rising-edge clock mipi_rx_to_video_rpi_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.670ns  (logic 0.305ns (6.531%)  route 4.365ns (93.469%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.407ns
    Source Clock Delay      (SCD):    4.510ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.379ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.290ns
  Clock Net Delay (Source):      1.795ns (routing 0.246ns, distribution 1.549ns)
  Clock Net Delay (Destination): 2.492ns (routing 1.233ns, distribution 1.259ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     2.425    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.322 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349     2.671    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.715 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29840, routed)       1.795     4.510    design_1_i/rst_clk_sys/U0/slowest_sync_clk
    SLICE_X4Y142         FDRE                                         r  design_1_i/rst_clk_sys/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y142         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.118     4.628 r  design_1_i/rst_clk_sys/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=110, routed)         1.307     5.935    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/peripheral_aresetn[0]_bufg_place_replica
    SLICE_X23Y123        LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.187     6.122 f  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/reg_ce_i_2/O
                         net (fo=424, routed)         3.058     9.180    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/module_reset_reg
    SLICE_X17Y200        FDCE                                         f  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/lane_buf_reg[0][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_rpi_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     0.305 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.345    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.361     0.706    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     0.915 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         2.492     3.407    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/clk_hs_byte
    SLICE_X17Y200        FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/lane_buf_reg[0][1]/C

Slack:                    inf
  Source:                 design_1_i/rst_clk_sys/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Destination:            design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/lane_buf_reg[2][0]/CLR
                            (recovery check against rising-edge clock mipi_rx_to_video_rpi_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.667ns  (logic 0.305ns (6.536%)  route 4.362ns (93.464%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.411ns
    Source Clock Delay      (SCD):    4.510ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.379ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.290ns
  Clock Net Delay (Source):      1.795ns (routing 0.246ns, distribution 1.549ns)
  Clock Net Delay (Destination): 2.496ns (routing 1.233ns, distribution 1.263ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     2.425    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.322 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349     2.671    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.715 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29840, routed)       1.795     4.510    design_1_i/rst_clk_sys/U0/slowest_sync_clk
    SLICE_X4Y142         FDRE                                         r  design_1_i/rst_clk_sys/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y142         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.118     4.628 r  design_1_i/rst_clk_sys/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=110, routed)         1.307     5.935    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/peripheral_aresetn[0]_bufg_place_replica
    SLICE_X23Y123        LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.187     6.122 f  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/reg_ce_i_2/O
                         net (fo=424, routed)         3.054     9.177    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/module_reset_reg
    SLICE_X16Y199        FDCE                                         f  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/lane_buf_reg[2][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_rpi_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     0.305 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.345    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.361     0.706    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     0.915 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         2.496     3.411    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/clk_hs_byte
    SLICE_X16Y199        FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/lane_buf_reg[2][0]/C

Slack:                    inf
  Source:                 design_1_i/rst_clk_sys/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Destination:            design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/lane_buf_reg[2][1]/CLR
                            (recovery check against rising-edge clock mipi_rx_to_video_rpi_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.667ns  (logic 0.305ns (6.536%)  route 4.362ns (93.464%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.411ns
    Source Clock Delay      (SCD):    4.510ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.379ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.290ns
  Clock Net Delay (Source):      1.795ns (routing 0.246ns, distribution 1.549ns)
  Clock Net Delay (Destination): 2.496ns (routing 1.233ns, distribution 1.263ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     2.425    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.322 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349     2.671    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.715 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29840, routed)       1.795     4.510    design_1_i/rst_clk_sys/U0/slowest_sync_clk
    SLICE_X4Y142         FDRE                                         r  design_1_i/rst_clk_sys/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y142         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.118     4.628 r  design_1_i/rst_clk_sys/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=110, routed)         1.307     5.935    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/peripheral_aresetn[0]_bufg_place_replica
    SLICE_X23Y123        LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.187     6.122 f  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/reg_ce_i_2/O
                         net (fo=424, routed)         3.054     9.177    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/module_reset_reg
    SLICE_X16Y199        FDCE                                         f  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/lane_buf_reg[2][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_rpi_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     0.305 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.345    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.361     0.706    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     0.915 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         2.496     3.411    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/clk_hs_byte
    SLICE_X16Y199        FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/lane_buf_reg[2][1]/C

Slack:                    inf
  Source:                 design_1_i/rst_clk_sys/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Destination:            design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/lane_buf_reg[3][0]/CLR
                            (recovery check against rising-edge clock mipi_rx_to_video_rpi_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.667ns  (logic 0.305ns (6.536%)  route 4.362ns (93.464%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.408ns
    Source Clock Delay      (SCD):    4.510ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.379ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.290ns
  Clock Net Delay (Source):      1.795ns (routing 0.246ns, distribution 1.549ns)
  Clock Net Delay (Destination): 2.493ns (routing 1.233ns, distribution 1.260ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     2.425    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.322 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349     2.671    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.715 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29840, routed)       1.795     4.510    design_1_i/rst_clk_sys/U0/slowest_sync_clk
    SLICE_X4Y142         FDRE                                         r  design_1_i/rst_clk_sys/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y142         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.118     4.628 r  design_1_i/rst_clk_sys/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=110, routed)         1.307     5.935    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/peripheral_aresetn[0]_bufg_place_replica
    SLICE_X23Y123        LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.187     6.122 f  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/reg_ce_i_2/O
                         net (fo=424, routed)         3.054     9.177    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/module_reset_reg
    SLICE_X16Y199        FDCE                                         f  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/lane_buf_reg[3][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_rpi_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     0.305 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.345    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.361     0.706    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     0.915 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         2.493     3.408    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/clk_hs_byte
    SLICE_X16Y199        FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/lane_buf_reg[3][0]/C

Slack:                    inf
  Source:                 design_1_i/rst_clk_sys/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Destination:            design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/lane_buf_reg[3][1]/CLR
                            (recovery check against rising-edge clock mipi_rx_to_video_rpi_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.667ns  (logic 0.305ns (6.536%)  route 4.362ns (93.464%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.408ns
    Source Clock Delay      (SCD):    4.510ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.379ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.290ns
  Clock Net Delay (Source):      1.795ns (routing 0.246ns, distribution 1.549ns)
  Clock Net Delay (Destination): 2.493ns (routing 1.233ns, distribution 1.260ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     2.425    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.322 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349     2.671    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.715 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29840, routed)       1.795     4.510    design_1_i/rst_clk_sys/U0/slowest_sync_clk
    SLICE_X4Y142         FDRE                                         r  design_1_i/rst_clk_sys/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y142         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.118     4.628 r  design_1_i/rst_clk_sys/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=110, routed)         1.307     5.935    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/peripheral_aresetn[0]_bufg_place_replica
    SLICE_X23Y123        LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.187     6.122 f  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/reg_ce_i_2/O
                         net (fo=424, routed)         3.054     9.177    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/module_reset_reg
    SLICE_X16Y199        FDCE                                         f  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/lane_buf_reg[3][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_rpi_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     0.305 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.345    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.361     0.706    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     0.915 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         2.493     3.408    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/clk_hs_byte
    SLICE_X16Y199        FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/lane_buf_reg[3][1]/C

Slack:                    inf
  Source:                 design_1_i/rst_clk_sys/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Destination:            design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/lane_buf_reg[4][0]/CLR
                            (recovery check against rising-edge clock mipi_rx_to_video_rpi_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.667ns  (logic 0.305ns (6.536%)  route 4.362ns (93.464%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.408ns
    Source Clock Delay      (SCD):    4.510ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.379ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.290ns
  Clock Net Delay (Source):      1.795ns (routing 0.246ns, distribution 1.549ns)
  Clock Net Delay (Destination): 2.493ns (routing 1.233ns, distribution 1.260ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     2.425    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.322 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349     2.671    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.715 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29840, routed)       1.795     4.510    design_1_i/rst_clk_sys/U0/slowest_sync_clk
    SLICE_X4Y142         FDRE                                         r  design_1_i/rst_clk_sys/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y142         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.118     4.628 r  design_1_i/rst_clk_sys/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=110, routed)         1.307     5.935    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/peripheral_aresetn[0]_bufg_place_replica
    SLICE_X23Y123        LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.187     6.122 f  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/reg_ce_i_2/O
                         net (fo=424, routed)         3.054     9.177    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/module_reset_reg
    SLICE_X16Y199        FDCE                                         f  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/lane_buf_reg[4][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_rpi_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     0.305 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.345    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.361     0.706    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     0.915 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         2.493     3.408    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/clk_hs_byte
    SLICE_X16Y199        FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/lane_buf_reg[4][0]/C

Slack:                    inf
  Source:                 design_1_i/rst_clk_sys/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Destination:            design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/lane_buf_reg[4][1]/CLR
                            (recovery check against rising-edge clock mipi_rx_to_video_rpi_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.667ns  (logic 0.305ns (6.536%)  route 4.362ns (93.464%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.408ns
    Source Clock Delay      (SCD):    4.510ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.379ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.290ns
  Clock Net Delay (Source):      1.795ns (routing 0.246ns, distribution 1.549ns)
  Clock Net Delay (Destination): 2.493ns (routing 1.233ns, distribution 1.260ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     2.425    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.322 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349     2.671    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.715 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29840, routed)       1.795     4.510    design_1_i/rst_clk_sys/U0/slowest_sync_clk
    SLICE_X4Y142         FDRE                                         r  design_1_i/rst_clk_sys/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y142         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.118     4.628 r  design_1_i/rst_clk_sys/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=110, routed)         1.307     5.935    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/peripheral_aresetn[0]_bufg_place_replica
    SLICE_X23Y123        LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.187     6.122 f  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/reg_ce_i_2/O
                         net (fo=424, routed)         3.054     9.177    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/module_reset_reg
    SLICE_X16Y199        FDCE                                         f  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/lane_buf_reg[4][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_rpi_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     0.305 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.345    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.361     0.706    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     0.915 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         2.493     3.408    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/clk_hs_byte
    SLICE_X16Y199        FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/lane_buf_reg[4][1]/C

Slack:                    inf
  Source:                 design_1_i/rst_clk_sys/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Destination:            design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/lane_buf_reg[1][0]/CLR
                            (recovery check against rising-edge clock mipi_rx_to_video_rpi_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.635ns  (logic 0.305ns (6.580%)  route 4.330ns (93.420%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.401ns
    Source Clock Delay      (SCD):    4.510ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.379ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.290ns
  Clock Net Delay (Source):      1.795ns (routing 0.246ns, distribution 1.549ns)
  Clock Net Delay (Destination): 2.486ns (routing 1.233ns, distribution 1.253ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     2.425    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.322 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349     2.671    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.715 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29840, routed)       1.795     4.510    design_1_i/rst_clk_sys/U0/slowest_sync_clk
    SLICE_X4Y142         FDRE                                         r  design_1_i/rst_clk_sys/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y142         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.118     4.628 r  design_1_i/rst_clk_sys/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=110, routed)         1.307     5.935    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/peripheral_aresetn[0]_bufg_place_replica
    SLICE_X23Y123        LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.187     6.122 f  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/reg_ce_i_2/O
                         net (fo=424, routed)         3.023     9.145    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/module_reset_reg
    SLICE_X16Y200        FDCE                                         f  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/lane_buf_reg[1][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_rpi_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     0.305 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.345    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.361     0.706    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     0.915 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         2.486     3.401    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/clk_hs_byte
    SLICE_X16Y200        FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/lane_buf_reg[1][0]/C

Slack:                    inf
  Source:                 design_1_i/rst_clk_sys/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Destination:            design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/lane_buf_reg[1][1]/CLR
                            (recovery check against rising-edge clock mipi_rx_to_video_rpi_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.635ns  (logic 0.305ns (6.580%)  route 4.330ns (93.420%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.401ns
    Source Clock Delay      (SCD):    4.510ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.379ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.290ns
  Clock Net Delay (Source):      1.795ns (routing 0.246ns, distribution 1.549ns)
  Clock Net Delay (Destination): 2.486ns (routing 1.233ns, distribution 1.253ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     2.425    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.322 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349     2.671    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.715 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29840, routed)       1.795     4.510    design_1_i/rst_clk_sys/U0/slowest_sync_clk
    SLICE_X4Y142         FDRE                                         r  design_1_i/rst_clk_sys/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y142         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.118     4.628 r  design_1_i/rst_clk_sys/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=110, routed)         1.307     5.935    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/peripheral_aresetn[0]_bufg_place_replica
    SLICE_X23Y123        LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.187     6.122 f  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/reg_ce_i_2/O
                         net (fo=424, routed)         3.023     9.145    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/module_reset_reg
    SLICE_X16Y200        FDCE                                         f  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/lane_buf_reg[1][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_rpi_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     0.305 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.345    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.361     0.706    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     0.915 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         2.486     3.401    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/clk_hs_byte
    SLICE_X16Y200        FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/lane_buf_reg[1][1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/module_reset_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Destination:            design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_di_reg[0]/CLR
                            (removal check against rising-edge clock mipi_rx_to_video_rpi_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.194ns  (logic 0.083ns (42.791%)  route 0.111ns (57.209%))
  Logic Levels:           0  
  Clock Path Skew:        -0.468ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.473ns
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.379ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.290ns
  Clock Net Delay (Source):      0.843ns (routing 0.126ns, distribution 0.717ns)
  Clock Net Delay (Destination): 1.696ns (routing 0.813ns, distribution 0.883ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.329     1.329    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.895 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.180     2.075    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.098 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29840, routed)       0.843     2.941    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X24Y117        FDSE                                         r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/module_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y117        FDSE (Prop_HFF2_SLICEM_C_Q)
                                                      0.083     3.024 f  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/module_reset_reg/Q
                         net (fo=105, routed)         0.111     3.134    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/module_reset
    SLICE_X23Y116        FDCE                                         f  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_di_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_rpi_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.285 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.335    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.335 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.306     0.641    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     0.777 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         1.696     2.473    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/clk_hs_byte
    SLICE_X23Y116        FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_di_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/module_reset_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Destination:            design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_di_reg[1]/CLR
                            (removal check against rising-edge clock mipi_rx_to_video_rpi_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.194ns  (logic 0.083ns (42.791%)  route 0.111ns (57.209%))
  Logic Levels:           0  
  Clock Path Skew:        -0.468ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.473ns
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.379ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.290ns
  Clock Net Delay (Source):      0.843ns (routing 0.126ns, distribution 0.717ns)
  Clock Net Delay (Destination): 1.696ns (routing 0.813ns, distribution 0.883ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.329     1.329    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.895 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.180     2.075    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.098 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29840, routed)       0.843     2.941    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X24Y117        FDSE                                         r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/module_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y117        FDSE (Prop_HFF2_SLICEM_C_Q)
                                                      0.083     3.024 f  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/module_reset_reg/Q
                         net (fo=105, routed)         0.111     3.134    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/module_reset
    SLICE_X23Y116        FDCE                                         f  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_di_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_rpi_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.285 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.335    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.335 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.306     0.641    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     0.777 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         1.696     2.473    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/clk_hs_byte
    SLICE_X23Y116        FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_di_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/module_reset_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Destination:            design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_di_reg[2]/CLR
                            (removal check against rising-edge clock mipi_rx_to_video_rpi_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.194ns  (logic 0.083ns (42.791%)  route 0.111ns (57.209%))
  Logic Levels:           0  
  Clock Path Skew:        -0.468ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.473ns
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.379ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.290ns
  Clock Net Delay (Source):      0.843ns (routing 0.126ns, distribution 0.717ns)
  Clock Net Delay (Destination): 1.696ns (routing 0.813ns, distribution 0.883ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.329     1.329    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.895 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.180     2.075    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.098 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29840, routed)       0.843     2.941    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X24Y117        FDSE                                         r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/module_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y117        FDSE (Prop_HFF2_SLICEM_C_Q)
                                                      0.083     3.024 f  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/module_reset_reg/Q
                         net (fo=105, routed)         0.111     3.134    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/module_reset
    SLICE_X23Y116        FDCE                                         f  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_di_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_rpi_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.285 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.335    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.335 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.306     0.641    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     0.777 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         1.696     2.473    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/clk_hs_byte
    SLICE_X23Y116        FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_di_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/module_reset_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Destination:            design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_di_reg[7]/CLR
                            (removal check against rising-edge clock mipi_rx_to_video_rpi_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.194ns  (logic 0.083ns (42.791%)  route 0.111ns (57.209%))
  Logic Levels:           0  
  Clock Path Skew:        -0.468ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.473ns
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.379ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.290ns
  Clock Net Delay (Source):      0.843ns (routing 0.126ns, distribution 0.717ns)
  Clock Net Delay (Destination): 1.696ns (routing 0.813ns, distribution 0.883ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.329     1.329    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.895 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.180     2.075    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.098 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29840, routed)       0.843     2.941    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X24Y117        FDSE                                         r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/module_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y117        FDSE (Prop_HFF2_SLICEM_C_Q)
                                                      0.083     3.024 f  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/module_reset_reg/Q
                         net (fo=105, routed)         0.111     3.134    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/module_reset
    SLICE_X23Y116        FDCE                                         f  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_di_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_rpi_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.285 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.335    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.335 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.306     0.641    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     0.777 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         1.696     2.473    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/clk_hs_byte
    SLICE_X23Y116        FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_di_reg[7]/C

Slack:                    inf
  Source:                 design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/raddr_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Destination:            design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_rpi_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.170ns  (logic 0.107ns (62.789%)  route 0.063ns (37.211%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.627ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.419ns
    Source Clock Delay      (SCD):    3.046ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.379ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.290ns
  Clock Net Delay (Source):      0.948ns (routing 0.126ns, distribution 0.822ns)
  Clock Net Delay (Destination): 1.642ns (routing 0.813ns, distribution 0.829ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.329     1.329    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.895 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.180     2.075    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.098 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29840, routed)       0.948     3.046    design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/aclk
    SLICE_X22Y125        FDCE                                         r  design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/raddr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y125        FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.084     3.130 r  design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/raddr_reg[5]/Q
                         net (fo=6, routed)           0.056     3.186    design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/raddr_reg[5]
    SLICE_X22Y124        LUT2 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.023     3.209 r  design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/r2w_rptr1[5]_i_1/O
                         net (fo=1, routed)           0.007     3.216    design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/rptr[5]
    SLICE_X22Y124        FDCE                                         r  design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_rpi_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.285 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.335    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.335 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.306     0.641    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     0.777 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         1.642     2.419    design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/vid_clk
    SLICE_X22Y124        FDCE                                         r  design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[5]/C

Slack:                    inf
  Source:                 design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/raddr_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Destination:            design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_rpi_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.194ns  (logic 0.123ns (63.564%)  route 0.071ns (36.436%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.634ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.414ns
    Source Clock Delay      (SCD):    3.048ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.379ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.290ns
  Clock Net Delay (Source):      0.950ns (routing 0.126ns, distribution 0.824ns)
  Clock Net Delay (Destination): 1.637ns (routing 0.813ns, distribution 0.824ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.329     1.329    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.895 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.180     2.075    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.098 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29840, routed)       0.950     3.048    design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/aclk
    SLICE_X21Y125        FDCE                                         r  design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/raddr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y125        FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.083     3.131 r  design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/raddr_reg[9]/Q
                         net (fo=7, routed)           0.062     3.193    design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/raddr_reg[9]
    SLICE_X21Y123        LUT2 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.040     3.233 r  design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/r2w_rptr1[9]_i_1/O
                         net (fo=1, routed)           0.009     3.242    design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/rptr[9]
    SLICE_X21Y123        FDCE                                         r  design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_rpi_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.285 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.335    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.335 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.306     0.641    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     0.777 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         1.637     2.414    design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/vid_clk
    SLICE_X21Y123        FDCE                                         r  design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[9]/C

Slack:                    inf
  Source:                 design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/raddr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Destination:            design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_rpi_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.196ns  (logic 0.121ns (61.690%)  route 0.075ns (38.310%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.627ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.419ns
    Source Clock Delay      (SCD):    3.046ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.379ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.290ns
  Clock Net Delay (Source):      0.948ns (routing 0.126ns, distribution 0.822ns)
  Clock Net Delay (Destination): 1.642ns (routing 0.813ns, distribution 0.829ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.329     1.329    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.895 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.180     2.075    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.098 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29840, routed)       0.948     3.046    design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/aclk
    SLICE_X22Y125        FDCE                                         r  design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/raddr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y125        FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.084     3.130 r  design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/raddr_reg[2]/Q
                         net (fo=9, routed)           0.057     3.187    design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/raddr_reg[2]
    SLICE_X22Y124        LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.037     3.224 r  design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/r2w_rptr1[2]_i_1/O
                         net (fo=1, routed)           0.018     3.242    design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/rptr[2]
    SLICE_X22Y124        FDCE                                         r  design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_rpi_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.285 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.335    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.335 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.306     0.641    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     0.777 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         1.642     2.419    design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/vid_clk
    SLICE_X22Y124        FDCE                                         r  design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/raddr_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Destination:            design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_rpi_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.196ns  (logic 0.121ns (61.606%)  route 0.075ns (38.395%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.627ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.419ns
    Source Clock Delay      (SCD):    3.046ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.379ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.290ns
  Clock Net Delay (Source):      0.948ns (routing 0.126ns, distribution 0.822ns)
  Clock Net Delay (Destination): 1.642ns (routing 0.813ns, distribution 0.829ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.329     1.329    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.895 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.180     2.075    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.098 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29840, routed)       0.948     3.046    design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/aclk
    SLICE_X22Y125        FDCE                                         r  design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/raddr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y125        FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.084     3.130 r  design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/raddr_reg[5]/Q
                         net (fo=6, routed)           0.056     3.186    design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/raddr_reg[5]
    SLICE_X22Y124        LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.037     3.223 r  design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/r2w_rptr1[4]_i_1/O
                         net (fo=1, routed)           0.019     3.242    design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/rptr[4]
    SLICE_X22Y124        FDCE                                         r  design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_rpi_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.285 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.335    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.335 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.306     0.641    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     0.777 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         1.642     2.419    design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/vid_clk
    SLICE_X22Y124        FDCE                                         r  design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[4]/C

Slack:                    inf
  Source:                 design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/raddr_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Destination:            design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_rpi_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.214ns  (logic 0.120ns (56.181%)  route 0.094ns (43.819%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.635ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.414ns
    Source Clock Delay      (SCD):    3.049ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.379ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.290ns
  Clock Net Delay (Source):      0.951ns (routing 0.126ns, distribution 0.825ns)
  Clock Net Delay (Destination): 1.637ns (routing 0.813ns, distribution 0.824ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.329     1.329    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.895 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.180     2.075    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.098 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29840, routed)       0.951     3.049    design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/aclk
    SLICE_X21Y125        FDCE                                         r  design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/raddr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y125        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.083     3.132 r  design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/raddr_reg[6]/Q
                         net (fo=10, routed)          0.065     3.197    design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/raddr_reg[6]
    SLICE_X21Y123        LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.037     3.234 r  design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/r2w_rptr1[6]_i_1/O
                         net (fo=1, routed)           0.029     3.263    design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/rptr[6]
    SLICE_X21Y123        FDCE                                         r  design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_rpi_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.285 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.335    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.335 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.306     0.641    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     0.777 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         1.637     2.414    design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/vid_clk
    SLICE_X21Y123        FDCE                                         r  design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[6]/C

Slack:                    inf
  Source:                 design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/raddr_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Destination:            design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_rpi_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.216ns  (logic 0.141ns (65.148%)  route 0.075ns (34.852%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.634ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.414ns
    Source Clock Delay      (SCD):    3.048ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.379ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.290ns
  Clock Net Delay (Source):      0.950ns (routing 0.126ns, distribution 0.824ns)
  Clock Net Delay (Destination): 1.637ns (routing 0.813ns, distribution 0.824ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.329     1.329    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.895 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.180     2.075    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.098 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29840, routed)       0.950     3.048    design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/aclk
    SLICE_X21Y125        FDCE                                         r  design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/raddr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y125        FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.083     3.131 r  design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/raddr_reg[8]/Q
                         net (fo=7, routed)           0.065     3.196    design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/raddr_reg[8]
    SLICE_X21Y123        LUT2 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.058     3.254 r  design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/r2w_rptr1[7]_i_1/O
                         net (fo=1, routed)           0.010     3.264    design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/rptr[7]
    SLICE_X21Y123        FDCE                                         r  design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_rpi_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.285 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.335    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.335 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.306     0.641    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     0.777 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         1.637     2.414    design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/vid_clk
    SLICE_X21Y123        FDCE                                         r  design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[7]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_sys_design_1_clk_wiz_0_0
  To Clock:  

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/axi_iic/U0/X_IIC/REG_INTERFACE_I/RD_FIFO_CNTRL.ro_prev_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Destination:            iic_scl_io
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.050ns  (logic 6.501ns (80.758%)  route 1.549ns (19.242%))
  Logic Levels:           2  (LUT4=1 OBUFT=1)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.290ns
  Clock Net Delay (Source):      1.812ns (routing 0.246ns, distribution 1.566ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     2.425    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.322 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349     2.671    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.715 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29840, routed)       1.812     4.527    design_1_i/axi_iic/U0/X_IIC/REG_INTERFACE_I/s_axi_aclk
    SLICE_X7Y143         FDRE                                         r  design_1_i/axi_iic/U0/X_IIC/REG_INTERFACE_I/RD_FIFO_CNTRL.ro_prev_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y143         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     4.643 f  design_1_i/axi_iic/U0/X_IIC/REG_INTERFACE_I/RD_FIFO_CNTRL.ro_prev_i_reg/Q
                         net (fo=11, routed)          0.611     5.254    design_1_i/axi_iic/U0/X_IIC/IIC_CONTROL_I/Ro_prev
    SLICE_X9Y150         LUT4 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.224     5.478 r  design_1_i/axi_iic/U0/X_IIC/IIC_CONTROL_I/scl_t_INST_0/O
                         net (fo=2, routed)           0.938     6.416    iic_scl_iobuf/T
    G11                  OBUFT (TriStatD_OUTBUF_HDIOB_M_T_O)
                                                      6.161    12.578 r  iic_scl_iobuf/OBUFT/O
                         net (fo=1, unset)            0.000    12.578    iic_scl_io
    G11                                                               r  iic_scl_io (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_iic/U0/X_IIC/IIC_CONTROL_I/master_slave_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Destination:            iic_sda_io
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.691ns  (logic 6.465ns (84.050%)  route 1.227ns (15.950%))
  Logic Levels:           2  (LUT5=1 OBUFT=1)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.290ns
  Clock Net Delay (Source):      1.789ns (routing 0.246ns, distribution 1.543ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     2.425    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.322 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349     2.671    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.715 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29840, routed)       1.789     4.504    design_1_i/axi_iic/U0/X_IIC/IIC_CONTROL_I/s_axi_aclk
    SLICE_X10Y150        FDRE                                         r  design_1_i/axi_iic/U0/X_IIC/IIC_CONTROL_I/master_slave_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y150        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     4.620 r  design_1_i/axi_iic/U0/X_IIC/IIC_CONTROL_I/master_slave_reg/Q
                         net (fo=17, routed)          0.366     4.986    design_1_i/axi_iic/U0/X_IIC/IIC_CONTROL_I/master_slave
    SLICE_X9Y150         LUT5 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.187     5.173 r  design_1_i/axi_iic/U0/X_IIC/IIC_CONTROL_I/sda_t_INST_0/O
                         net (fo=2, routed)           0.861     6.034    iic_sda_iobuf/T
    F10                  OBUFT (TriStatD_OUTBUF_HDIOB_S_T_O)
                                                      6.162    12.195 r  iic_sda_iobuf/OBUFT/O
                         net (fo=1, unset)            0.000    12.195    iic_sda_io
    F10                                                               r  iic_sda_io (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_gpio/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Destination:            gpio[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.923ns  (logic 3.609ns (73.310%)  route 1.314ns (26.690%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.290ns
  Clock Net Delay (Source):      1.752ns (routing 0.246ns, distribution 1.506ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     2.425    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.322 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349     2.671    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.715 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29840, routed)       1.752     4.467    design_1_i/axi_gpio/U0/gpio_core_1/s_axi_aclk
    SLICE_X22Y113        FDRE                                         r  design_1_i/axi_gpio/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y113        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.116     4.583 r  design_1_i/axi_gpio/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           1.314     5.897    lopt_1
    F11                  OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      3.493     9.390 r  gpio_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.390    gpio[1]
    F11                                                               r  gpio[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_gpio/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Destination:            gpio[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.901ns  (logic 3.605ns (73.555%)  route 1.296ns (26.445%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.290ns
  Clock Net Delay (Source):      1.752ns (routing 0.246ns, distribution 1.506ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     2.425    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.322 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349     2.671    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.715 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29840, routed)       1.752     4.467    design_1_i/axi_gpio/U0/gpio_core_1/s_axi_aclk
    SLICE_X22Y114        FDRE                                         r  design_1_i/axi_gpio/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y114        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.116     4.583 r  design_1_i/axi_gpio/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           1.296     5.879    lopt_2
    J12                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      3.489     9.367 r  gpio_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.367    gpio[2]
    J12                                                               r  gpio[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_gpio/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Destination:            gpio[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.808ns  (logic 3.611ns (75.105%)  route 1.197ns (24.895%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.290ns
  Clock Net Delay (Source):      1.752ns (routing 0.246ns, distribution 1.506ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     2.425    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.322 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349     2.671    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.715 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29840, routed)       1.752     4.467    design_1_i/axi_gpio/U0/gpio_core_1/s_axi_aclk
    SLICE_X22Y114        FDRE                                         r  design_1_i/axi_gpio/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y114        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     4.583 r  design_1_i/axi_gpio/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           1.197     5.780    lopt
    K13                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      3.495     9.275 r  gpio_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.275    gpio[0]
    K13                                                               r  gpio[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/axi_iic/U0/X_IIC/IIC_CONTROL_I/slave_sda_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Destination:            iic_sda_io
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.047ns  (logic 1.689ns (82.508%)  route 0.358ns (17.492%))
  Logic Levels:           2  (LUT5=1 OBUFT=1)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.290ns
  Clock Net Delay (Source):      0.970ns (routing 0.126ns, distribution 0.844ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.329     1.329    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.895 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.180     2.075    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.098 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29840, routed)       0.970     3.068    design_1_i/axi_iic/U0/X_IIC/IIC_CONTROL_I/s_axi_aclk
    SLICE_X8Y150         FDSE                                         r  design_1_i/axi_iic/U0/X_IIC/IIC_CONTROL_I/slave_sda_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y150         FDSE (Prop_DFF_SLICEM_C_Q)
                                                      0.083     3.151 f  design_1_i/axi_iic/U0/X_IIC/IIC_CONTROL_I/slave_sda_reg/Q
                         net (fo=1, routed)           0.049     3.200    design_1_i/axi_iic/U0/X_IIC/IIC_CONTROL_I/slave_sda_reg_n_0
    SLICE_X9Y150         LUT5 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.021     3.221 f  design_1_i/axi_iic/U0/X_IIC/IIC_CONTROL_I/sda_t_INST_0/O
                         net (fo=2, routed)           0.309     3.530    iic_sda_iobuf/T
    F10                  OBUFT (TriStatE_OUTBUF_HDIOB_S_T_O)
                                                      1.585     5.114 r  iic_sda_iobuf/OBUFT/O
                         net (fo=1, unset)            0.000     5.114    iic_sda_io
    F10                                                               r  iic_sda_io (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_iic/U0/X_IIC/IIC_CONTROL_I/sda_setup_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Destination:            iic_scl_io
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.112ns  (logic 1.736ns (82.200%)  route 0.376ns (17.800%))
  Logic Levels:           2  (LUT4=1 OBUFT=1)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.290ns
  Clock Net Delay (Source):      0.968ns (routing 0.126ns, distribution 0.842ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.329     1.329    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.895 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.180     2.075    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.098 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29840, routed)       0.968     3.066    design_1_i/axi_iic/U0/X_IIC/IIC_CONTROL_I/s_axi_aclk
    SLICE_X9Y150         FDRE                                         r  design_1_i/axi_iic/U0/X_IIC/IIC_CONTROL_I/sda_setup_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y150         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.084     3.150 r  design_1_i/axi_iic/U0/X_IIC/IIC_CONTROL_I/sda_setup_reg/Q
                         net (fo=3, routed)           0.026     3.176    design_1_i/axi_iic/U0/X_IIC/IIC_CONTROL_I/sda_setup
    SLICE_X9Y150         LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.068     3.244 f  design_1_i/axi_iic/U0/X_IIC/IIC_CONTROL_I/scl_t_INST_0/O
                         net (fo=2, routed)           0.350     3.594    iic_scl_iobuf/T
    G11                  OBUFT (TriStatE_OUTBUF_HDIOB_M_T_O)
                                                      1.584     5.178 r  iic_scl_iobuf/OBUFT/O
                         net (fo=1, unset)            0.000     5.178    iic_scl_io
    G11                                                               r  iic_scl_io (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_gpio/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Destination:            gpio[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.454ns  (logic 1.973ns (80.400%)  route 0.481ns (19.600%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.290ns
  Clock Net Delay (Source):      0.927ns (routing 0.126ns, distribution 0.801ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.329     1.329    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.895 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.180     2.075    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.098 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29840, routed)       0.927     3.025    design_1_i/axi_gpio/U0/gpio_core_1/s_axi_aclk
    SLICE_X22Y113        FDRE                                         r  design_1_i/axi_gpio/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y113        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.085     3.110 r  design_1_i/axi_gpio/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           0.481     3.591    lopt_1
    F11                  OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      1.888     5.479 r  gpio_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.479    gpio[1]
    F11                                                               r  gpio[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_gpio/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Destination:            gpio[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.468ns  (logic 1.975ns (80.025%)  route 0.493ns (19.975%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.290ns
  Clock Net Delay (Source):      0.927ns (routing 0.126ns, distribution 0.801ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.329     1.329    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.895 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.180     2.075    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.098 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29840, routed)       0.927     3.025    design_1_i/axi_gpio/U0/gpio_core_1/s_axi_aclk
    SLICE_X22Y114        FDRE                                         r  design_1_i/axi_gpio/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y114        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.085     3.110 r  design_1_i/axi_gpio/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           0.493     3.603    lopt
    K13                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      1.890     5.493 r  gpio_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.493    gpio[0]
    K13                                                               r  gpio[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_gpio/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Destination:            gpio[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.508ns  (logic 1.969ns (78.506%)  route 0.539ns (21.494%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.290ns
  Clock Net Delay (Source):      0.927ns (routing 0.126ns, distribution 0.801ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.329     1.329    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.895 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.180     2.075    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.098 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29840, routed)       0.927     3.025    design_1_i/axi_gpio/U0/gpio_core_1/s_axi_aclk
    SLICE_X22Y114        FDRE                                         r  design_1_i/axi_gpio/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y114        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.085     3.110 r  design_1_i/axi_gpio/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           0.539     3.649    lopt_2
    J12                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      1.884     5.532 r  gpio_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.532    gpio[2]
    J12                                                               r  gpio[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  mipi_rx_to_video_ias1_vid_clk
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
                            (clock source 'mipi_rx_to_video_ias1_vid_clk'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[3].u_dphy_rx_to_byte/u_ISERDESE3/CLKDIV
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.643ns  (logic 0.000ns (0.000%)  route 2.643ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_ias1_vid_clk fall edge)
                                                      4.000     4.000 f  
    C1                                                0.000     4.000 f  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     4.386 f  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     4.436    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.436 f  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           2.187     6.623    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
  -------------------------------------------------------------------    -------------------
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.243     6.866 f  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
                         net (fo=980, routed)         2.643     9.509    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[3].u_dphy_rx_to_byte/clk_hs_byte
    BITSLICE_RX_TX_X0Y177
                         ISERDESE3                                    f  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[3].u_dphy_rx_to_byte/u_ISERDESE3/CLKDIV
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
                            (clock source 'mipi_rx_to_video_ias1_vid_clk'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/u_ISERDESE3/CLKDIV
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.604ns  (logic 0.000ns (0.000%)  route 2.604ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_ias1_vid_clk fall edge)
                                                      4.000     4.000 f  
    C1                                                0.000     4.000 f  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     4.386 f  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     4.436    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.436 f  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           2.187     6.623    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
  -------------------------------------------------------------------    -------------------
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.243     6.866 f  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
                         net (fo=980, routed)         2.604     9.470    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/clk_hs_byte
    BITSLICE_RX_TX_X0Y171
                         ISERDESE3                                    f  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/u_ISERDESE3/CLKDIV
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
                            (clock source 'mipi_rx_to_video_ias1_vid_clk'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/u_ISERDESE3/CLKDIV
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.598ns  (logic 0.000ns (0.000%)  route 2.598ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_ias1_vid_clk fall edge)
                                                      4.000     4.000 f  
    C1                                                0.000     4.000 f  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     4.386 f  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     4.436    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.436 f  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           2.187     6.623    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
  -------------------------------------------------------------------    -------------------
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.243     6.866 f  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
                         net (fo=980, routed)         2.598     9.464    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/clk_hs_byte
    BITSLICE_RX_TX_X0Y173
                         ISERDESE3                                    f  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/u_ISERDESE3/CLKDIV
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
                            (clock source 'mipi_rx_to_video_ias1_vid_clk'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[2].u_dphy_rx_to_byte/u_ISERDESE3/CLKDIV
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.593ns  (logic 0.000ns (0.000%)  route 2.593ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_ias1_vid_clk fall edge)
                                                      4.000     4.000 f  
    C1                                                0.000     4.000 f  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     4.386 f  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     4.436    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.436 f  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           2.187     6.623    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
  -------------------------------------------------------------------    -------------------
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.243     6.866 f  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
                         net (fo=980, routed)         2.593     9.459    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[2].u_dphy_rx_to_byte/clk_hs_byte
    BITSLICE_RX_TX_X0Y175
                         ISERDESE3                                    f  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[2].u_dphy_rx_to_byte/u_ISERDESE3/CLKDIV
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
                            (clock source 'mipi_rx_to_video_ias1_vid_clk'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[2].u_dphy_rx_to_byte/u_ISERDESE3/CLKDIV
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.363ns  (logic 0.000ns (0.000%)  route 1.363ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_ias1_vid_clk rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.186     0.186 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.226    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.226 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.885     1.111    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
  -------------------------------------------------------------------    -------------------
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     1.231 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
                         net (fo=980, routed)         1.363     2.594    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[2].u_dphy_rx_to_byte/clk_hs_byte
    BITSLICE_RX_TX_X0Y175
                         ISERDESE3                                    r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[2].u_dphy_rx_to_byte/u_ISERDESE3/CLKDIV
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
                            (clock source 'mipi_rx_to_video_ias1_vid_clk'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/u_ISERDESE3/CLKDIV
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.366ns  (logic 0.000ns (0.000%)  route 1.366ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_ias1_vid_clk rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.186     0.186 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.226    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.226 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.885     1.111    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
  -------------------------------------------------------------------    -------------------
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     1.231 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
                         net (fo=980, routed)         1.366     2.597    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/clk_hs_byte
    BITSLICE_RX_TX_X0Y173
                         ISERDESE3                                    r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/u_ISERDESE3/CLKDIV
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
                            (clock source 'mipi_rx_to_video_ias1_vid_clk'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/u_ISERDESE3/CLKDIV
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.370ns  (logic 0.000ns (0.000%)  route 1.370ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_ias1_vid_clk rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.186     0.186 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.226    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.226 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.885     1.111    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
  -------------------------------------------------------------------    -------------------
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     1.231 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
                         net (fo=980, routed)         1.370     2.601    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/clk_hs_byte
    BITSLICE_RX_TX_X0Y171
                         ISERDESE3                                    r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/u_ISERDESE3/CLKDIV
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
                            (clock source 'mipi_rx_to_video_ias1_vid_clk'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[3].u_dphy_rx_to_byte/u_ISERDESE3/CLKDIV
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.396ns  (logic 0.000ns (0.000%)  route 1.396ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_ias1_vid_clk rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.186     0.186 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.226    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.226 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.885     1.111    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
  -------------------------------------------------------------------    -------------------
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     1.231 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
                         net (fo=980, routed)         1.396     2.627    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[3].u_dphy_rx_to_byte/clk_hs_byte
    BITSLICE_RX_TX_X0Y177
                         ISERDESE3                                    r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[3].u_dphy_rx_to_byte/u_ISERDESE3/CLKDIV
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  mipi_rx_to_video_rpi_vid_clk_1
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
                            (clock source 'mipi_rx_to_video_rpi_vid_clk_1'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/u_ISERDESE3/CLKDIV
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.823ns  (logic 0.000ns (0.000%)  route 2.823ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_rpi_vid_clk_1 fall edge)
                                                      4.000     4.000 f  
    D7                                                0.000     4.000 f  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     4.386 f  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     4.436    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.436 f  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.461     4.897    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
  -------------------------------------------------------------------    -------------------
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.243     5.140 f  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
                         net (fo=630, routed)         2.823     7.963    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/clk_hs_byte
    BITSLICE_RX_TX_X0Y184
                         ISERDESE3                                    f  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/u_ISERDESE3/CLKDIV
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
                            (clock source 'mipi_rx_to_video_rpi_vid_clk_1'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/u_ISERDESE3/CLKDIV
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.817ns  (logic 0.000ns (0.000%)  route 2.817ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_rpi_vid_clk_1 fall edge)
                                                      4.000     4.000 f  
    D7                                                0.000     4.000 f  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     4.386 f  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     4.436    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.436 f  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.461     4.897    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
  -------------------------------------------------------------------    -------------------
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.243     5.140 f  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
                         net (fo=630, routed)         2.817     7.957    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/clk_hs_byte
    BITSLICE_RX_TX_X0Y186
                         ISERDESE3                                    f  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/u_ISERDESE3/CLKDIV
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
                            (clock source 'mipi_rx_to_video_rpi_vid_clk_1'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/u_ISERDESE3/CLKDIV
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.481ns  (logic 0.000ns (0.000%)  route 1.481ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_rpi_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.186     0.186 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.226    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.226 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.177     0.403    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
  -------------------------------------------------------------------    -------------------
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     0.523 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
                         net (fo=630, routed)         1.481     2.004    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/clk_hs_byte
    BITSLICE_RX_TX_X0Y186
                         ISERDESE3                                    r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/u_ISERDESE3/CLKDIV
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
                            (clock source 'mipi_rx_to_video_rpi_vid_clk_1'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/u_ISERDESE3/CLKDIV
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.485ns  (logic 0.000ns (0.000%)  route 1.485ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_rpi_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.186     0.186 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.226    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.226 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.177     0.403    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
  -------------------------------------------------------------------    -------------------
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     0.523 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
                         net (fo=630, routed)         1.485     2.008    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/clk_hs_byte
    BITSLICE_RX_TX_X0Y184
                         ISERDESE3                                    r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/u_ISERDESE3/CLKDIV
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_sys_design_1_clk_wiz_0_0

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 iic_sda_io
                            (input port)
  Destination:            design_1_i/axi_iic/U0/X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.160ns  (logic 1.257ns (58.187%)  route 0.903ns (41.813%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        4.894ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.894ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.376ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.290ns
  Clock Net Delay (Destination): 1.613ns (routing 0.231ns, distribution 1.382ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F10                                               0.000     0.000 r  iic_sda_io (INOUT)
                         net (fo=1, unset)            0.000     0.000    iic_sda_iobuf/IO
    F10                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.257     1.257 r  iic_sda_iobuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.257    iic_sda_iobuf/OUT
    F10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.257 r  iic_sda_iobuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.903     2.160    design_1_i/axi_iic/U0/X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/sda_i
    SLICE_X10Y143        FDRE                                         r  design_1_i/axi_iic/U0/X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.195     2.195    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.934 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.308     3.242    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.281 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29840, routed)       1.613     4.894    design_1_i/axi_iic/U0/X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/s_axi_aclk
    SLICE_X10Y143        FDRE                                         r  design_1_i/axi_iic/U0/X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 iic_scl_io
                            (input port)
  Destination:            design_1_i/axi_iic/U0/X_IIC/FILTER_I/SCL_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.957ns  (logic 1.256ns (64.186%)  route 0.701ns (35.814%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        4.902ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.902ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.376ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.290ns
  Clock Net Delay (Destination): 1.621ns (routing 0.231ns, distribution 1.390ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G11                                               0.000     0.000 r  iic_scl_io (INOUT)
                         net (fo=1, unset)            0.000     0.000    iic_scl_iobuf/IO
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.256     1.256 r  iic_scl_iobuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.256    iic_scl_iobuf/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.256 r  iic_scl_iobuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.701     1.957    design_1_i/axi_iic/U0/X_IIC/FILTER_I/SCL_DEBOUNCE/INPUT_DOUBLE_REGS/scl_i
    SLICE_X9Y139         FDRE                                         r  design_1_i/axi_iic/U0/X_IIC/FILTER_I/SCL_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.195     2.195    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.934 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.308     3.242    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.281 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29840, routed)       1.621     4.902    design_1_i/axi_iic/U0/X_IIC/FILTER_I/SCL_DEBOUNCE/INPUT_DOUBLE_REGS/s_axi_aclk
    SLICE_X9Y139         FDRE                                         r  design_1_i/axi_iic/U0/X_IIC/FILTER_I/SCL_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 iic_scl_io
                            (input port)
  Destination:            design_1_i/axi_iic/U0/X_IIC/FILTER_I/SCL_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.316ns  (logic 1.063ns (80.780%)  route 0.253ns (19.220%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.663ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.663ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.059ns (routing 0.133ns, distribution 0.926ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G11                                               0.000     0.000 r  iic_scl_io (INOUT)
                         net (fo=1, unset)            0.000     0.000    iic_scl_iobuf/IO
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.063     1.063 r  iic_scl_iobuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.063    iic_scl_iobuf/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.063 r  iic_scl_iobuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.253     1.316    design_1_i/axi_iic/U0/X_IIC/FILTER_I/SCL_DEBOUNCE/INPUT_DOUBLE_REGS/scl_i
    SLICE_X9Y139         FDRE                                         r  design_1_i/axi_iic/U0/X_IIC/FILTER_I/SCL_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.453     1.453    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.374 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.578    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.604 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29840, routed)       1.059     2.663    design_1_i/axi_iic/U0/X_IIC/FILTER_I/SCL_DEBOUNCE/INPUT_DOUBLE_REGS/s_axi_aclk
    SLICE_X9Y139         FDRE                                         r  design_1_i/axi_iic/U0/X_IIC/FILTER_I/SCL_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 iic_sda_io
                            (input port)
  Destination:            design_1_i/axi_iic/U0/X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.363ns  (logic 1.064ns (78.057%)  route 0.299ns (21.943%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.658ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.658ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.054ns (routing 0.133ns, distribution 0.921ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F10                                               0.000     0.000 r  iic_sda_io (INOUT)
                         net (fo=1, unset)            0.000     0.000    iic_sda_iobuf/IO
    F10                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.064     1.064 r  iic_sda_iobuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.064    iic_sda_iobuf/OUT
    F10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.064 r  iic_sda_iobuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.299     1.363    design_1_i/axi_iic/U0/X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/sda_i
    SLICE_X10Y143        FDRE                                         r  design_1_i/axi_iic/U0/X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.453     1.453    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.374 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.578    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.604 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29840, routed)       1.054     2.658    design_1_i/axi_iic/U0/X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/s_axi_aclk
    SLICE_X10Y143        FDRE                                         r  design_1_i/axi_iic/U0/X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  mipi_ias1_clk_bit

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mipi_rx_ias1_data_p[2]
                            (input port)
  Destination:            design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[2].u_dphy_rx_to_byte/u_ISERDESE3/D
                            (falling edge-triggered cell ISERDESE3 clocked by mipi_ias1_clk_bit  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.651ns  (logic 1.519ns (92.003%)  route 0.132ns (7.996%))
  Logic Levels:           3  (DPHY_DIFFINBUF=1 IBUFCTRL=1 IDELAYE3=1)
  Clock Path Skew:        2.629ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.629ns = ( 3.629 - 1.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.662ns (routing 0.009ns, distribution 0.653ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 r  mipi_rx_ias1_data_p[2] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[2].u_dphy_rx_data_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y81 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[2].u_dphy_rx_data_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[2].u_dphy_rx_data_io/u_IBUFDS_DPHY/OUT
    B4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[2].u_dphy_rx_data_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.082     0.518    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[2].u_dphy_rx_to_byte/data_hs_bit_2
    BITSLICE_RX_TX_X0Y175
                         IDELAYE3 (Prop_IDELAY_BITSLICE_COMPONENT_RX_TX_IDATAIN_DATAOUT)
                                                      1.133     1.651 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[2].u_dphy_rx_to_byte/u_IDELAYE3/DATAOUT
                         net (fo=1, routed)           0.000     1.651    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[2].u_dphy_rx_to_byte/data_bit_delayed
    BITSLICE_RX_TX_X0Y175
                         ISERDESE3                                    r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[2].u_dphy_rx_to_byte/u_ISERDESE3/D
  -------------------------------------------------------------------    -------------------

                         (clock mipi_ias1_clk_bit fall edge)
                                                      1.000     1.000 f  
    C1                                                0.000     1.000 f  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     1.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     1.305 f  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     1.345    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.345 f  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.413     2.758    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.967 f  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV1/O
    X1Y3 (CLOCK_ROOT)    net (fo=8, routed)           0.662     3.629    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[2].u_dphy_rx_to_byte/clk_hs_bit
    BITSLICE_RX_TX_X0Y175
                         ISERDESE3                                    r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[2].u_dphy_rx_to_byte/u_ISERDESE3/CLK_B  (IS_INVERTED)

Slack:                    inf
  Source:                 mipi_rx_ias1_data_p[0]
                            (input port)
  Destination:            design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/u_ISERDESE3/D
                            (falling edge-triggered cell ISERDESE3 clocked by mipi_ias1_clk_bit  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.621ns  (logic 1.518ns (93.645%)  route 0.103ns (6.355%))
  Logic Levels:           3  (DPHY_DIFFINBUF=1 IBUFCTRL=1 IDELAYE3=1)
  Clock Path Skew:        2.628ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.628ns = ( 3.628 - 1.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.661ns (routing 0.009ns, distribution 0.652ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  mipi_rx_ias1_data_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[0].u_dphy_rx_data_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y79 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[0].u_dphy_rx_data_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[0].u_dphy_rx_data_io/u_IBUFDS_DPHY/OUT
    A2                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[0].u_dphy_rx_data_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.053     0.489    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/data_hs_bit_0
    BITSLICE_RX_TX_X0Y171
                         IDELAYE3 (Prop_IDELAY_BITSLICE_COMPONENT_RX_TX_IDATAIN_DATAOUT)
                                                      1.132     1.621 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/u_IDELAYE3/DATAOUT
                         net (fo=1, routed)           0.000     1.621    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/data_bit_delayed
    BITSLICE_RX_TX_X0Y171
                         ISERDESE3                                    r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/u_ISERDESE3/D
  -------------------------------------------------------------------    -------------------

                         (clock mipi_ias1_clk_bit fall edge)
                                                      1.000     1.000 f  
    C1                                                0.000     1.000 f  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     1.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     1.305 f  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     1.345    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.345 f  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.413     2.758    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.967 f  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV1/O
    X1Y3 (CLOCK_ROOT)    net (fo=8, routed)           0.661     3.628    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/clk_hs_bit
    BITSLICE_RX_TX_X0Y171
                         ISERDESE3                                    r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/u_ISERDESE3/CLK_B  (IS_INVERTED)

Slack:                    inf
  Source:                 mipi_rx_ias1_data_p[1]
                            (input port)
  Destination:            design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/u_ISERDESE3/D
                            (falling edge-triggered cell ISERDESE3 clocked by mipi_ias1_clk_bit  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.621ns  (logic 1.518ns (93.645%)  route 0.103ns (6.355%))
  Logic Levels:           3  (DPHY_DIFFINBUF=1 IBUFCTRL=1 IDELAYE3=1)
  Clock Path Skew:        2.629ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.629ns = ( 3.629 - 1.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.662ns (routing 0.009ns, distribution 0.653ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B3                                                0.000     0.000 r  mipi_rx_ias1_data_p[1] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[1].u_dphy_rx_data_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y80 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[1].u_dphy_rx_data_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[1].u_dphy_rx_data_io/u_IBUFDS_DPHY/OUT
    B3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[1].u_dphy_rx_data_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.053     0.489    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/data_hs_bit_1
    BITSLICE_RX_TX_X0Y173
                         IDELAYE3 (Prop_IDELAY_BITSLICE_COMPONENT_RX_TX_IDATAIN_DATAOUT)
                                                      1.132     1.621 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/u_IDELAYE3/DATAOUT
                         net (fo=1, routed)           0.000     1.621    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/data_bit_delayed
    BITSLICE_RX_TX_X0Y173
                         ISERDESE3                                    r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/u_ISERDESE3/D
  -------------------------------------------------------------------    -------------------

                         (clock mipi_ias1_clk_bit fall edge)
                                                      1.000     1.000 f  
    C1                                                0.000     1.000 f  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     1.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     1.305 f  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     1.345    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.345 f  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.413     2.758    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.967 f  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV1/O
    X1Y3 (CLOCK_ROOT)    net (fo=8, routed)           0.662     3.629    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/clk_hs_bit
    BITSLICE_RX_TX_X0Y173
                         ISERDESE3                                    r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/u_ISERDESE3/CLK_B  (IS_INVERTED)

Slack:                    inf
  Source:                 mipi_rx_ias1_data_p[3]
                            (input port)
  Destination:            design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[3].u_dphy_rx_to_byte/u_ISERDESE3/D
                            (falling edge-triggered cell ISERDESE3 clocked by mipi_ias1_clk_bit  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.621ns  (logic 1.518ns (93.645%)  route 0.103ns (6.355%))
  Logic Levels:           3  (DPHY_DIFFINBUF=1 IBUFCTRL=1 IDELAYE3=1)
  Clock Path Skew:        2.630ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.630ns = ( 3.630 - 1.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.663ns (routing 0.009ns, distribution 0.654ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D4                                                0.000     0.000 r  mipi_rx_ias1_data_p[3] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[3].u_dphy_rx_data_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y82 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[3].u_dphy_rx_data_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[3].u_dphy_rx_data_io/u_IBUFDS_DPHY/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[3].u_dphy_rx_data_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.053     0.489    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[3].u_dphy_rx_to_byte/data_hs_bit_3
    BITSLICE_RX_TX_X0Y177
                         IDELAYE3 (Prop_IDELAY_BITSLICE_COMPONENT_RX_TX_IDATAIN_DATAOUT)
                                                      1.132     1.621 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[3].u_dphy_rx_to_byte/u_IDELAYE3/DATAOUT
                         net (fo=1, routed)           0.000     1.621    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[3].u_dphy_rx_to_byte/data_bit_delayed
    BITSLICE_RX_TX_X0Y177
                         ISERDESE3                                    r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[3].u_dphy_rx_to_byte/u_ISERDESE3/D
  -------------------------------------------------------------------    -------------------

                         (clock mipi_ias1_clk_bit fall edge)
                                                      1.000     1.000 f  
    C1                                                0.000     1.000 f  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     1.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     1.305 f  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     1.345    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.345 f  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.413     2.758    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.967 f  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV1/O
    X1Y3 (CLOCK_ROOT)    net (fo=8, routed)           0.663     3.630    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[3].u_dphy_rx_to_byte/clk_hs_bit
    BITSLICE_RX_TX_X0Y177
                         ISERDESE3                                    r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[3].u_dphy_rx_to_byte/u_ISERDESE3/CLK_B  (IS_INVERTED)





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mipi_rx_ias1_data_p[0]
                            (input port)
  Destination:            design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/u_ISERDESE3/D
                            (falling edge-triggered cell ISERDESE3 clocked by mipi_ias1_clk_bit  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.899ns  (logic 0.831ns (92.432%)  route 0.068ns (7.568%))
  Logic Levels:           3  (DPHY_DIFFINBUF=1 IBUFCTRL=1 IDELAYE3=1)
  Clock Path Skew:        2.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.271ns = ( 3.271 - 1.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.463ns (routing 0.008ns, distribution 0.455ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  mipi_rx_ias1_data_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[0].u_dphy_rx_data_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y79 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.186     0.186 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[0].u_dphy_rx_data_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.226    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[0].u_dphy_rx_data_io/u_IBUFDS_DPHY/OUT
    A2                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.226 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[0].u_dphy_rx_data_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.028     0.254    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/data_hs_bit_0
    BITSLICE_RX_TX_X0Y171
                         IDELAYE3 (Prop_IDELAY_BITSLICE_COMPONENT_RX_TX_IDATAIN_DATAOUT)
                                                      0.645     0.899 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/u_IDELAYE3/DATAOUT
                         net (fo=1, routed)           0.000     0.899    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/data_bit_delayed
    BITSLICE_RX_TX_X0Y171
                         ISERDESE3                                    r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/u_ISERDESE3/D
  -------------------------------------------------------------------    -------------------

                         (clock mipi_ias1_clk_bit fall edge)
                                                      1.000     1.000 f  
    C1                                                0.000     1.000 f  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     1.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     1.285 f  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     1.335    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.335 f  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.337     2.672    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     2.808 f  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV1/O
    X1Y3 (CLOCK_ROOT)    net (fo=8, routed)           0.463     3.271    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/clk_hs_bit
    BITSLICE_RX_TX_X0Y171
                         ISERDESE3                                    r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/u_ISERDESE3/CLK_B  (IS_INVERTED)

Slack:                    inf
  Source:                 mipi_rx_ias1_data_p[1]
                            (input port)
  Destination:            design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/u_ISERDESE3/D
                            (falling edge-triggered cell ISERDESE3 clocked by mipi_ias1_clk_bit  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.899ns  (logic 0.831ns (92.432%)  route 0.068ns (7.568%))
  Logic Levels:           3  (DPHY_DIFFINBUF=1 IBUFCTRL=1 IDELAYE3=1)
  Clock Path Skew:        2.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.271ns = ( 3.271 - 1.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.463ns (routing 0.008ns, distribution 0.455ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B3                                                0.000     0.000 r  mipi_rx_ias1_data_p[1] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[1].u_dphy_rx_data_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y80 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.186     0.186 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[1].u_dphy_rx_data_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.226    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[1].u_dphy_rx_data_io/u_IBUFDS_DPHY/OUT
    B3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.226 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[1].u_dphy_rx_data_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.028     0.254    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/data_hs_bit_1
    BITSLICE_RX_TX_X0Y173
                         IDELAYE3 (Prop_IDELAY_BITSLICE_COMPONENT_RX_TX_IDATAIN_DATAOUT)
                                                      0.645     0.899 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/u_IDELAYE3/DATAOUT
                         net (fo=1, routed)           0.000     0.899    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/data_bit_delayed
    BITSLICE_RX_TX_X0Y173
                         ISERDESE3                                    r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/u_ISERDESE3/D
  -------------------------------------------------------------------    -------------------

                         (clock mipi_ias1_clk_bit fall edge)
                                                      1.000     1.000 f  
    C1                                                0.000     1.000 f  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     1.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     1.285 f  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     1.335    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.335 f  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.337     2.672    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     2.808 f  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV1/O
    X1Y3 (CLOCK_ROOT)    net (fo=8, routed)           0.463     3.271    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/clk_hs_bit
    BITSLICE_RX_TX_X0Y173
                         ISERDESE3                                    r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/u_ISERDESE3/CLK_B  (IS_INVERTED)

Slack:                    inf
  Source:                 mipi_rx_ias1_data_p[3]
                            (input port)
  Destination:            design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[3].u_dphy_rx_to_byte/u_ISERDESE3/D
                            (falling edge-triggered cell ISERDESE3 clocked by mipi_ias1_clk_bit  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.900ns  (logic 0.831ns (92.329%)  route 0.069ns (7.671%))
  Logic Levels:           3  (DPHY_DIFFINBUF=1 IBUFCTRL=1 IDELAYE3=1)
  Clock Path Skew:        2.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.273ns = ( 3.273 - 1.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.465ns (routing 0.008ns, distribution 0.457ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D4                                                0.000     0.000 r  mipi_rx_ias1_data_p[3] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[3].u_dphy_rx_data_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y82 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.186     0.186 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[3].u_dphy_rx_data_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.226    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[3].u_dphy_rx_data_io/u_IBUFDS_DPHY/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.226 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[3].u_dphy_rx_data_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.029     0.255    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[3].u_dphy_rx_to_byte/data_hs_bit_3
    BITSLICE_RX_TX_X0Y177
                         IDELAYE3 (Prop_IDELAY_BITSLICE_COMPONENT_RX_TX_IDATAIN_DATAOUT)
                                                      0.645     0.900 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[3].u_dphy_rx_to_byte/u_IDELAYE3/DATAOUT
                         net (fo=1, routed)           0.000     0.900    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[3].u_dphy_rx_to_byte/data_bit_delayed
    BITSLICE_RX_TX_X0Y177
                         ISERDESE3                                    r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[3].u_dphy_rx_to_byte/u_ISERDESE3/D
  -------------------------------------------------------------------    -------------------

                         (clock mipi_ias1_clk_bit fall edge)
                                                      1.000     1.000 f  
    C1                                                0.000     1.000 f  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     1.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     1.285 f  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     1.335    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.335 f  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.337     2.672    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     2.808 f  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV1/O
    X1Y3 (CLOCK_ROOT)    net (fo=8, routed)           0.465     3.273    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[3].u_dphy_rx_to_byte/clk_hs_bit
    BITSLICE_RX_TX_X0Y177
                         ISERDESE3                                    r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[3].u_dphy_rx_to_byte/u_ISERDESE3/CLK_B  (IS_INVERTED)

Slack:                    inf
  Source:                 mipi_rx_ias1_data_p[2]
                            (input port)
  Destination:            design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[2].u_dphy_rx_to_byte/u_ISERDESE3/D
                            (falling edge-triggered cell ISERDESE3 clocked by mipi_ias1_clk_bit  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.910ns  (logic 0.832ns (91.424%)  route 0.078ns (8.576%))
  Logic Levels:           3  (DPHY_DIFFINBUF=1 IBUFCTRL=1 IDELAYE3=1)
  Clock Path Skew:        2.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.271ns = ( 3.271 - 1.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.463ns (routing 0.008ns, distribution 0.455ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 r  mipi_rx_ias1_data_p[2] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[2].u_dphy_rx_data_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y81 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.186     0.186 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[2].u_dphy_rx_data_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.226    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[2].u_dphy_rx_data_io/u_IBUFDS_DPHY/OUT
    B4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.226 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[2].u_dphy_rx_data_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.038     0.264    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[2].u_dphy_rx_to_byte/data_hs_bit_2
    BITSLICE_RX_TX_X0Y175
                         IDELAYE3 (Prop_IDELAY_BITSLICE_COMPONENT_RX_TX_IDATAIN_DATAOUT)
                                                      0.646     0.910 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[2].u_dphy_rx_to_byte/u_IDELAYE3/DATAOUT
                         net (fo=1, routed)           0.000     0.910    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[2].u_dphy_rx_to_byte/data_bit_delayed
    BITSLICE_RX_TX_X0Y175
                         ISERDESE3                                    r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[2].u_dphy_rx_to_byte/u_ISERDESE3/D
  -------------------------------------------------------------------    -------------------

                         (clock mipi_ias1_clk_bit fall edge)
                                                      1.000     1.000 f  
    C1                                                0.000     1.000 f  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     1.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     1.285 f  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     1.335    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.335 f  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.337     2.672    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     2.808 f  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV1/O
    X1Y3 (CLOCK_ROOT)    net (fo=8, routed)           0.463     3.271    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[2].u_dphy_rx_to_byte/clk_hs_bit
    BITSLICE_RX_TX_X0Y175
                         ISERDESE3                                    r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[2].u_dphy_rx_to_byte/u_ISERDESE3/CLK_B  (IS_INVERTED)





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  mipi_rpi_clk_bit

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mipi_rx_rpi_data_p[0]
                            (input port)
  Destination:            design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/u_ISERDESE3/D
                            (falling edge-triggered cell ISERDESE3 clocked by mipi_rpi_clk_bit  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.622ns  (logic 1.518ns (93.587%)  route 0.104ns (6.413%))
  Logic Levels:           3  (DPHY_DIFFINBUF=1 IBUFCTRL=1 IDELAYE3=1)
  Clock Path Skew:        1.570ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.570ns = ( 2.570 - 1.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.655ns (routing 0.009ns, distribution 0.646ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E5                                                0.000     0.000 r  mipi_rx_rpi_data_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[0].u_dphy_rx_data_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y85 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[0].u_dphy_rx_data_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[0].u_dphy_rx_data_io/u_IBUFDS_DPHY/OUT
    E5                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[0].u_dphy_rx_data_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.054     0.490    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/data_hs_bit_0
    BITSLICE_RX_TX_X0Y184
                         IDELAYE3 (Prop_IDELAY_BITSLICE_COMPONENT_RX_TX_IDATAIN_DATAOUT)
                                                      1.132     1.622 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/u_IDELAYE3/DATAOUT
                         net (fo=1, routed)           0.000     1.622    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/data_bit_delayed
    BITSLICE_RX_TX_X0Y184
                         ISERDESE3                                    r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/u_ISERDESE3/D
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rpi_clk_bit fall edge)
                                                      1.000     1.000 f  
    D7                                                0.000     1.000 f  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     1.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     1.305 f  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     1.345    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.345 f  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.361     1.706    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y15     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     1.915 f  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV1/O
    X1Y3 (CLOCK_ROOT)    net (fo=4, routed)           0.655     2.570    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/clk_hs_bit
    BITSLICE_RX_TX_X0Y184
                         ISERDESE3                                    r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/u_ISERDESE3/CLK_B  (IS_INVERTED)

Slack:                    inf
  Source:                 mipi_rx_rpi_data_p[1]
                            (input port)
  Destination:            design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/u_ISERDESE3/D
                            (falling edge-triggered cell ISERDESE3 clocked by mipi_rpi_clk_bit  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.621ns  (logic 1.518ns (93.645%)  route 0.103ns (6.355%))
  Logic Levels:           3  (DPHY_DIFFINBUF=1 IBUFCTRL=1 IDELAYE3=1)
  Clock Path Skew:        1.571ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.571ns = ( 2.571 - 1.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.656ns (routing 0.009ns, distribution 0.647ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G6                                                0.000     0.000 r  mipi_rx_rpi_data_p[1] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[1].u_dphy_rx_data_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y86 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[1].u_dphy_rx_data_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[1].u_dphy_rx_data_io/u_IBUFDS_DPHY/OUT
    G6                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[1].u_dphy_rx_data_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.053     0.489    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/data_hs_bit_1
    BITSLICE_RX_TX_X0Y186
                         IDELAYE3 (Prop_IDELAY_BITSLICE_COMPONENT_RX_TX_IDATAIN_DATAOUT)
                                                      1.132     1.621 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/u_IDELAYE3/DATAOUT
                         net (fo=1, routed)           0.000     1.621    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/data_bit_delayed
    BITSLICE_RX_TX_X0Y186
                         ISERDESE3                                    r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/u_ISERDESE3/D
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rpi_clk_bit fall edge)
                                                      1.000     1.000 f  
    D7                                                0.000     1.000 f  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     1.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     1.305 f  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     1.345    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.345 f  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.361     1.706    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y15     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     1.915 f  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV1/O
    X1Y3 (CLOCK_ROOT)    net (fo=4, routed)           0.656     2.571    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/clk_hs_bit
    BITSLICE_RX_TX_X0Y186
                         ISERDESE3                                    r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/u_ISERDESE3/CLK_B  (IS_INVERTED)





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mipi_rx_rpi_data_p[1]
                            (input port)
  Destination:            design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/u_ISERDESE3/D
                            (falling edge-triggered cell ISERDESE3 clocked by mipi_rpi_clk_bit  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.899ns  (logic 0.831ns (92.432%)  route 0.068ns (7.568%))
  Logic Levels:           3  (DPHY_DIFFINBUF=1 IBUFCTRL=1 IDELAYE3=1)
  Clock Path Skew:        1.235ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.235ns = ( 2.235 - 1.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.458ns (routing 0.008ns, distribution 0.450ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G6                                                0.000     0.000 r  mipi_rx_rpi_data_p[1] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[1].u_dphy_rx_data_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y86 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.186     0.186 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[1].u_dphy_rx_data_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.226    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[1].u_dphy_rx_data_io/u_IBUFDS_DPHY/OUT
    G6                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.226 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[1].u_dphy_rx_data_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.028     0.254    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/data_hs_bit_1
    BITSLICE_RX_TX_X0Y186
                         IDELAYE3 (Prop_IDELAY_BITSLICE_COMPONENT_RX_TX_IDATAIN_DATAOUT)
                                                      0.645     0.899 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/u_IDELAYE3/DATAOUT
                         net (fo=1, routed)           0.000     0.899    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/data_bit_delayed
    BITSLICE_RX_TX_X0Y186
                         ISERDESE3                                    r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/u_ISERDESE3/D
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rpi_clk_bit fall edge)
                                                      1.000     1.000 f  
    D7                                                0.000     1.000 f  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     1.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     1.285 f  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     1.335    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.335 f  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.306     1.641    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y15     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     1.777 f  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV1/O
    X1Y3 (CLOCK_ROOT)    net (fo=4, routed)           0.458     2.235    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/clk_hs_bit
    BITSLICE_RX_TX_X0Y186
                         ISERDESE3                                    r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/u_ISERDESE3/CLK_B  (IS_INVERTED)

Slack:                    inf
  Source:                 mipi_rx_rpi_data_p[0]
                            (input port)
  Destination:            design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/u_ISERDESE3/D
                            (falling edge-triggered cell ISERDESE3 clocked by mipi_rpi_clk_bit  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.901ns  (logic 0.831ns (92.227%)  route 0.070ns (7.773%))
  Logic Levels:           3  (DPHY_DIFFINBUF=1 IBUFCTRL=1 IDELAYE3=1)
  Clock Path Skew:        1.235ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.235ns = ( 2.235 - 1.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.458ns (routing 0.008ns, distribution 0.450ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E5                                                0.000     0.000 r  mipi_rx_rpi_data_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[0].u_dphy_rx_data_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y85 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.186     0.186 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[0].u_dphy_rx_data_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.226    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[0].u_dphy_rx_data_io/u_IBUFDS_DPHY/OUT
    E5                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.226 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[0].u_dphy_rx_data_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.030     0.256    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/data_hs_bit_0
    BITSLICE_RX_TX_X0Y184
                         IDELAYE3 (Prop_IDELAY_BITSLICE_COMPONENT_RX_TX_IDATAIN_DATAOUT)
                                                      0.645     0.901 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/u_IDELAYE3/DATAOUT
                         net (fo=1, routed)           0.000     0.901    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/data_bit_delayed
    BITSLICE_RX_TX_X0Y184
                         ISERDESE3                                    r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/u_ISERDESE3/D
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rpi_clk_bit fall edge)
                                                      1.000     1.000 f  
    D7                                                0.000     1.000 f  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     1.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     1.285 f  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     1.335    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.335 f  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.306     1.641    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y15     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     1.777 f  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV1/O
    X1Y3 (CLOCK_ROOT)    net (fo=4, routed)           0.458     2.235    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/clk_hs_bit
    BITSLICE_RX_TX_X0Y184
                         ISERDESE3                                    r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/u_ISERDESE3/CLK_B  (IS_INVERTED)





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  mipi_rx_to_video_ias1_vid_clk

Max Delay           108 Endpoints
Min Delay           108 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mipi_rx_ias1_data_n[0]
                            (input port)
  Destination:            design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/hs_settle_count_reg[0]/CLR
                            (recovery check against rising-edge clock mipi_rx_to_video_ias1_vid_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.550ns  (logic 8.635ns (81.852%)  route 1.915ns (18.148%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        4.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.296ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.283ns (routing 1.023ns, distribution 1.260ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A1                                                0.000     0.000 f  mipi_rx_ias1_data_n[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[0].u_dphy_rx_data_io/u_IBUFDS_DPHY/IB
    HPIOBDIFFINBUF_X0Y79 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_LPRX_O_N)
                                                      8.412     8.412 f  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[0].u_dphy_rx_data_io/u_IBUFDS_DPHY/DIFFINBUF_INST/LPRX_O_N
                         net (fo=1, routed)           0.686     9.098    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/data_lp_n_0
    SLICE_X23Y199        LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.223     9.321 f  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_IDELAYE3_i_1/O
                         net (fo=29, routed)          1.229    10.550    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/AR[0]
    SLICE_X13Y198        FDCE                                         f  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/hs_settle_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_ias1_vid_clk rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     0.305 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.345    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.459     1.804    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.013 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=980, routed)         2.283     4.296    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/clk_hs_byte
    SLICE_X13Y198        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/hs_settle_count_reg[0]/C

Slack:                    inf
  Source:                 mipi_rx_ias1_data_n[0]
                            (input port)
  Destination:            design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/hs_settle_count_reg[1]/CLR
                            (recovery check against rising-edge clock mipi_rx_to_video_ias1_vid_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.550ns  (logic 8.635ns (81.852%)  route 1.915ns (18.148%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        4.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.296ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.283ns (routing 1.023ns, distribution 1.260ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A1                                                0.000     0.000 f  mipi_rx_ias1_data_n[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[0].u_dphy_rx_data_io/u_IBUFDS_DPHY/IB
    HPIOBDIFFINBUF_X0Y79 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_LPRX_O_N)
                                                      8.412     8.412 f  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[0].u_dphy_rx_data_io/u_IBUFDS_DPHY/DIFFINBUF_INST/LPRX_O_N
                         net (fo=1, routed)           0.686     9.098    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/data_lp_n_0
    SLICE_X23Y199        LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.223     9.321 f  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_IDELAYE3_i_1/O
                         net (fo=29, routed)          1.229    10.550    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/AR[0]
    SLICE_X13Y198        FDCE                                         f  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/hs_settle_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_ias1_vid_clk rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     0.305 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.345    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.459     1.804    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.013 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=980, routed)         2.283     4.296    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/clk_hs_byte
    SLICE_X13Y198        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/hs_settle_count_reg[1]/C

Slack:                    inf
  Source:                 mipi_rx_ias1_data_n[0]
                            (input port)
  Destination:            design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/hs_settle_count_reg[2]/CLR
                            (recovery check against rising-edge clock mipi_rx_to_video_ias1_vid_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.550ns  (logic 8.635ns (81.852%)  route 1.915ns (18.148%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        4.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.296ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.283ns (routing 1.023ns, distribution 1.260ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A1                                                0.000     0.000 f  mipi_rx_ias1_data_n[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[0].u_dphy_rx_data_io/u_IBUFDS_DPHY/IB
    HPIOBDIFFINBUF_X0Y79 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_LPRX_O_N)
                                                      8.412     8.412 f  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[0].u_dphy_rx_data_io/u_IBUFDS_DPHY/DIFFINBUF_INST/LPRX_O_N
                         net (fo=1, routed)           0.686     9.098    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/data_lp_n_0
    SLICE_X23Y199        LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.223     9.321 f  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_IDELAYE3_i_1/O
                         net (fo=29, routed)          1.229    10.550    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/AR[0]
    SLICE_X13Y198        FDCE                                         f  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/hs_settle_count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_ias1_vid_clk rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     0.305 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.345    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.459     1.804    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.013 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=980, routed)         2.283     4.296    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/clk_hs_byte
    SLICE_X13Y198        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/hs_settle_count_reg[2]/C

Slack:                    inf
  Source:                 mipi_rx_ias1_data_n[0]
                            (input port)
  Destination:            design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/hs_settle_count_reg[3]/CLR
                            (recovery check against rising-edge clock mipi_rx_to_video_ias1_vid_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.550ns  (logic 8.635ns (81.852%)  route 1.915ns (18.148%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        4.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.296ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.283ns (routing 1.023ns, distribution 1.260ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A1                                                0.000     0.000 f  mipi_rx_ias1_data_n[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[0].u_dphy_rx_data_io/u_IBUFDS_DPHY/IB
    HPIOBDIFFINBUF_X0Y79 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_LPRX_O_N)
                                                      8.412     8.412 f  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[0].u_dphy_rx_data_io/u_IBUFDS_DPHY/DIFFINBUF_INST/LPRX_O_N
                         net (fo=1, routed)           0.686     9.098    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/data_lp_n_0
    SLICE_X23Y199        LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.223     9.321 f  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_IDELAYE3_i_1/O
                         net (fo=29, routed)          1.229    10.550    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/AR[0]
    SLICE_X13Y198        FDCE                                         f  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/hs_settle_count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_ias1_vid_clk rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     0.305 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.345    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.459     1.804    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.013 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=980, routed)         2.283     4.296    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/clk_hs_byte
    SLICE_X13Y198        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/hs_settle_count_reg[3]/C

Slack:                    inf
  Source:                 mipi_rx_ias1_data_n[0]
                            (input port)
  Destination:            design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/hs_settle_count_reg[4]/CLR
                            (recovery check against rising-edge clock mipi_rx_to_video_ias1_vid_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.550ns  (logic 8.635ns (81.852%)  route 1.915ns (18.148%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        4.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.296ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.283ns (routing 1.023ns, distribution 1.260ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A1                                                0.000     0.000 f  mipi_rx_ias1_data_n[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[0].u_dphy_rx_data_io/u_IBUFDS_DPHY/IB
    HPIOBDIFFINBUF_X0Y79 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_LPRX_O_N)
                                                      8.412     8.412 f  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[0].u_dphy_rx_data_io/u_IBUFDS_DPHY/DIFFINBUF_INST/LPRX_O_N
                         net (fo=1, routed)           0.686     9.098    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/data_lp_n_0
    SLICE_X23Y199        LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.223     9.321 f  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_IDELAYE3_i_1/O
                         net (fo=29, routed)          1.229    10.550    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/AR[0]
    SLICE_X13Y198        FDCE                                         f  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/hs_settle_count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_ias1_vid_clk rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     0.305 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.345    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.459     1.804    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.013 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=980, routed)         2.283     4.296    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/clk_hs_byte
    SLICE_X13Y198        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/hs_settle_count_reg[4]/C

Slack:                    inf
  Source:                 mipi_rx_ias1_data_n[0]
                            (input port)
  Destination:            design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/hs_settle_count_reg[5]/CLR
                            (recovery check against rising-edge clock mipi_rx_to_video_ias1_vid_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.550ns  (logic 8.635ns (81.852%)  route 1.915ns (18.148%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        4.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.296ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.283ns (routing 1.023ns, distribution 1.260ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A1                                                0.000     0.000 f  mipi_rx_ias1_data_n[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[0].u_dphy_rx_data_io/u_IBUFDS_DPHY/IB
    HPIOBDIFFINBUF_X0Y79 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_LPRX_O_N)
                                                      8.412     8.412 f  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[0].u_dphy_rx_data_io/u_IBUFDS_DPHY/DIFFINBUF_INST/LPRX_O_N
                         net (fo=1, routed)           0.686     9.098    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/data_lp_n_0
    SLICE_X23Y199        LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.223     9.321 f  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_IDELAYE3_i_1/O
                         net (fo=29, routed)          1.229    10.550    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/AR[0]
    SLICE_X13Y198        FDCE                                         f  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/hs_settle_count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_ias1_vid_clk rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     0.305 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.345    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.459     1.804    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.013 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=980, routed)         2.283     4.296    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/clk_hs_byte
    SLICE_X13Y198        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/hs_settle_count_reg[5]/C

Slack:                    inf
  Source:                 mipi_rx_ias1_data_n[2]
                            (input port)
  Destination:            design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[2].u_dphy_rx_data_byte_aligner/last_byte_reg[0]/CLR
                            (recovery check against rising-edge clock mipi_rx_to_video_ias1_vid_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.540ns  (logic 8.599ns (81.588%)  route 1.941ns (18.412%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        4.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.303ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.290ns (routing 1.023ns, distribution 1.267ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A4                                                0.000     0.000 f  mipi_rx_ias1_data_n[2] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[2].u_dphy_rx_data_io/u_IBUFDS_DPHY/IB
    HPIOBDIFFINBUF_X0Y81 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_LPRX_O_N)
                                                      8.412     8.412 f  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[2].u_dphy_rx_data_io/u_IBUFDS_DPHY/DIFFINBUF_INST/LPRX_O_N
                         net (fo=1, routed)           1.252     9.664    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/data_lp_n_2
    SLICE_X22Y203        LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.187     9.851 f  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_IDELAYE3_i_1__1/O
                         net (fo=29, routed)          0.689    10.540    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[2].u_dphy_rx_data_byte_aligner/data_byte_valid_reg_1[0]
    SLICE_X19Y199        FDCE                                         f  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[2].u_dphy_rx_data_byte_aligner/last_byte_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_ias1_vid_clk rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     0.305 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.345    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.459     1.804    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.013 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=980, routed)         2.290     4.303    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[2].u_dphy_rx_data_byte_aligner/clk_hs_byte
    SLICE_X19Y199        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[2].u_dphy_rx_data_byte_aligner/last_byte_reg[0]/C

Slack:                    inf
  Source:                 mipi_rx_ias1_data_p[1]
                            (input port)
  Destination:            design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/align_offset_reg[0]/CLR
                            (recovery check against rising-edge clock mipi_rx_to_video_ias1_vid_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.529ns  (logic 8.665ns (82.297%)  route 1.864ns (17.703%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        4.414ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.414ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.401ns (routing 1.023ns, distribution 1.378ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B3                                                0.000     0.000 f  mipi_rx_ias1_data_p[1] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[1].u_dphy_rx_data_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y80 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      8.438     8.438 f  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[1].u_dphy_rx_data_io/u_IBUFDS_DPHY/DIFFINBUF_INST/LPRX_O_P
                         net (fo=1, routed)           0.868     9.306    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/data_lp_p_1
    SLICE_X22Y202        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.227     9.533 f  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_IDELAYE3_i_1__0/O
                         net (fo=29, routed)          0.996    10.529    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/data_byte_valid_reg_1[0]
    SLICE_X25Y202        FDCE                                         f  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/align_offset_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_ias1_vid_clk rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     0.305 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.345    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.459     1.804    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.013 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=980, routed)         2.401     4.414    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/clk_hs_byte
    SLICE_X25Y202        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/align_offset_reg[0]/C

Slack:                    inf
  Source:                 mipi_rx_ias1_data_p[1]
                            (input port)
  Destination:            design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/last_byte_reg[2]/CLR
                            (recovery check against rising-edge clock mipi_rx_to_video_ias1_vid_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.529ns  (logic 8.665ns (82.297%)  route 1.864ns (17.703%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        4.414ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.414ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.401ns (routing 1.023ns, distribution 1.378ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B3                                                0.000     0.000 f  mipi_rx_ias1_data_p[1] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[1].u_dphy_rx_data_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y80 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      8.438     8.438 f  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[1].u_dphy_rx_data_io/u_IBUFDS_DPHY/DIFFINBUF_INST/LPRX_O_P
                         net (fo=1, routed)           0.868     9.306    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/data_lp_p_1
    SLICE_X22Y202        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.227     9.533 f  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_IDELAYE3_i_1__0/O
                         net (fo=29, routed)          0.996    10.529    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/data_byte_valid_reg_1[0]
    SLICE_X25Y202        FDCE                                         f  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/last_byte_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_ias1_vid_clk rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     0.305 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.345    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.459     1.804    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.013 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=980, routed)         2.401     4.414    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/clk_hs_byte
    SLICE_X25Y202        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/last_byte_reg[2]/C

Slack:                    inf
  Source:                 mipi_rx_ias1_data_p[1]
                            (input port)
  Destination:            design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/last_byte_reg[3]/CLR
                            (recovery check against rising-edge clock mipi_rx_to_video_ias1_vid_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.529ns  (logic 8.665ns (82.297%)  route 1.864ns (17.703%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        4.414ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.414ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.401ns (routing 1.023ns, distribution 1.378ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B3                                                0.000     0.000 f  mipi_rx_ias1_data_p[1] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[1].u_dphy_rx_data_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y80 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      8.438     8.438 f  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[1].u_dphy_rx_data_io/u_IBUFDS_DPHY/DIFFINBUF_INST/LPRX_O_P
                         net (fo=1, routed)           0.868     9.306    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/data_lp_p_1
    SLICE_X22Y202        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.227     9.533 f  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_IDELAYE3_i_1__0/O
                         net (fo=29, routed)          0.996    10.529    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/data_byte_valid_reg_1[0]
    SLICE_X25Y202        FDCE                                         f  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/last_byte_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_ias1_vid_clk rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     0.305 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.345    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.459     1.804    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.013 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=980, routed)         2.401     4.414    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/clk_hs_byte
    SLICE_X25Y202        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/last_byte_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mipi_rx_ias1_data_p[2]
                            (input port)
  Destination:            design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[2].u_dphy_rx_data_byte_aligner/last_byte_reg[6]/CLR
                            (removal check against rising-edge clock mipi_rx_to_video_ias1_vid_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        6.813ns  (logic 6.098ns (89.508%)  route 0.715ns (10.492%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        3.516ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.516ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.527ns (routing 0.680ns, distribution 0.847ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  mipi_rx_ias1_data_p[2] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[2].u_dphy_rx_data_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y81 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      5.995     5.995 f  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[2].u_dphy_rx_data_io/u_IBUFDS_DPHY/DIFFINBUF_INST/LPRX_O_P
                         net (fo=1, routed)           0.622     6.617    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/data_lp_p_2
    SLICE_X22Y203        LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.103     6.720 f  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_IDELAYE3_i_1__1/O
                         net (fo=29, routed)          0.093     6.813    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[2].u_dphy_rx_data_byte_aligner/data_byte_valid_reg_1[0]
    SLICE_X21Y202        FDCE                                         f  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[2].u_dphy_rx_data_byte_aligner/last_byte_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_ias1_vid_clk rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.285 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.335    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.335 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.518     1.853    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     1.989 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=980, routed)         1.527     3.516    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[2].u_dphy_rx_data_byte_aligner/clk_hs_byte
    SLICE_X21Y202        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[2].u_dphy_rx_data_byte_aligner/last_byte_reg[6]/C

Slack:                    inf
  Source:                 mipi_rx_ias1_data_p[2]
                            (input port)
  Destination:            design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[2].u_dphy_rx_data_byte_aligner/last_byte_reg[7]/CLR
                            (removal check against rising-edge clock mipi_rx_to_video_ias1_vid_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        6.813ns  (logic 6.098ns (89.508%)  route 0.715ns (10.492%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        3.516ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.516ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.527ns (routing 0.680ns, distribution 0.847ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  mipi_rx_ias1_data_p[2] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[2].u_dphy_rx_data_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y81 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      5.995     5.995 f  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[2].u_dphy_rx_data_io/u_IBUFDS_DPHY/DIFFINBUF_INST/LPRX_O_P
                         net (fo=1, routed)           0.622     6.617    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/data_lp_p_2
    SLICE_X22Y203        LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.103     6.720 f  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_IDELAYE3_i_1__1/O
                         net (fo=29, routed)          0.093     6.813    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[2].u_dphy_rx_data_byte_aligner/data_byte_valid_reg_1[0]
    SLICE_X21Y202        FDCE                                         f  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[2].u_dphy_rx_data_byte_aligner/last_byte_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_ias1_vid_clk rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.285 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.335    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.335 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.518     1.853    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     1.989 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=980, routed)         1.527     3.516    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[2].u_dphy_rx_data_byte_aligner/clk_hs_byte
    SLICE_X21Y202        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[2].u_dphy_rx_data_byte_aligner/last_byte_reg[7]/C

Slack:                    inf
  Source:                 mipi_rx_ias1_data_n[1]
                            (input port)
  Destination:            design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/last_byte_reg[6]/CLR
                            (removal check against rising-edge clock mipi_rx_to_video_ias1_vid_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        6.816ns  (logic 6.031ns (88.489%)  route 0.785ns (11.511%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        3.577ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.577ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.588ns (routing 0.680ns, distribution 0.908ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 f  mipi_rx_ias1_data_n[1] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[1].u_dphy_rx_data_io/u_IBUFDS_DPHY/IB
    HPIOBDIFFINBUF_X0Y80 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_LPRX_O_N)
                                                      6.010     6.010 f  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[1].u_dphy_rx_data_io/u_IBUFDS_DPHY/DIFFINBUF_INST/LPRX_O_N
                         net (fo=1, routed)           0.565     6.575    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/data_lp_n_1
    SLICE_X22Y202        LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.021     6.596 f  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_IDELAYE3_i_1__0/O
                         net (fo=29, routed)          0.220     6.816    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/data_byte_valid_reg_1[0]
    SLICE_X23Y202        FDCE                                         f  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/last_byte_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_ias1_vid_clk rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.285 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.335    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.335 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.518     1.853    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     1.989 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=980, routed)         1.588     3.577    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/clk_hs_byte
    SLICE_X23Y202        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/last_byte_reg[6]/C

Slack:                    inf
  Source:                 mipi_rx_ias1_data_p[2]
                            (input port)
  Destination:            design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[2].u_dphy_rx_data_byte_aligner/last_byte_reg[3]/CLR
                            (removal check against rising-edge clock mipi_rx_to_video_ias1_vid_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        6.827ns  (logic 6.098ns (89.325%)  route 0.729ns (10.675%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        3.507ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.507ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.518ns (routing 0.680ns, distribution 0.838ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  mipi_rx_ias1_data_p[2] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[2].u_dphy_rx_data_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y81 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      5.995     5.995 f  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[2].u_dphy_rx_data_io/u_IBUFDS_DPHY/DIFFINBUF_INST/LPRX_O_P
                         net (fo=1, routed)           0.622     6.617    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/data_lp_p_2
    SLICE_X22Y203        LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.103     6.720 f  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_IDELAYE3_i_1__1/O
                         net (fo=29, routed)          0.107     6.827    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[2].u_dphy_rx_data_byte_aligner/data_byte_valid_reg_1[0]
    SLICE_X19Y204        FDCE                                         f  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[2].u_dphy_rx_data_byte_aligner/last_byte_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_ias1_vid_clk rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.285 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.335    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.335 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.518     1.853    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     1.989 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=980, routed)         1.518     3.507    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[2].u_dphy_rx_data_byte_aligner/clk_hs_byte
    SLICE_X19Y204        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[2].u_dphy_rx_data_byte_aligner/last_byte_reg[3]/C

Slack:                    inf
  Source:                 mipi_rx_ias1_data_p[2]
                            (input port)
  Destination:            design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[2].u_dphy_rx_data_byte_aligner/last_byte_reg[4]/CLR
                            (removal check against rising-edge clock mipi_rx_to_video_ias1_vid_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        6.827ns  (logic 6.098ns (89.325%)  route 0.729ns (10.675%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        3.507ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.507ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.518ns (routing 0.680ns, distribution 0.838ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  mipi_rx_ias1_data_p[2] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[2].u_dphy_rx_data_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y81 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      5.995     5.995 f  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[2].u_dphy_rx_data_io/u_IBUFDS_DPHY/DIFFINBUF_INST/LPRX_O_P
                         net (fo=1, routed)           0.622     6.617    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/data_lp_p_2
    SLICE_X22Y203        LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.103     6.720 f  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_IDELAYE3_i_1__1/O
                         net (fo=29, routed)          0.107     6.827    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[2].u_dphy_rx_data_byte_aligner/data_byte_valid_reg_1[0]
    SLICE_X19Y204        FDCE                                         f  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[2].u_dphy_rx_data_byte_aligner/last_byte_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_ias1_vid_clk rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.285 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.335    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.335 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.518     1.853    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     1.989 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=980, routed)         1.518     3.507    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[2].u_dphy_rx_data_byte_aligner/clk_hs_byte
    SLICE_X19Y204        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[2].u_dphy_rx_data_byte_aligner/last_byte_reg[4]/C

Slack:                    inf
  Source:                 mipi_rx_ias1_data_p[2]
                            (input port)
  Destination:            design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[2].u_dphy_rx_data_byte_aligner/hs_settle_count_reg[0]/CLR
                            (removal check against rising-edge clock mipi_rx_to_video_ias1_vid_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        6.836ns  (logic 6.098ns (89.209%)  route 0.738ns (10.791%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        3.519ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.519ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.530ns (routing 0.680ns, distribution 0.850ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  mipi_rx_ias1_data_p[2] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[2].u_dphy_rx_data_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y81 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      5.995     5.995 f  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[2].u_dphy_rx_data_io/u_IBUFDS_DPHY/DIFFINBUF_INST/LPRX_O_P
                         net (fo=1, routed)           0.622     6.617    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/data_lp_p_2
    SLICE_X22Y203        LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.103     6.720 f  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_IDELAYE3_i_1__1/O
                         net (fo=29, routed)          0.116     6.836    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[2].u_dphy_rx_data_byte_aligner/data_byte_valid_reg_1[0]
    SLICE_X21Y200        FDCE                                         f  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[2].u_dphy_rx_data_byte_aligner/hs_settle_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_ias1_vid_clk rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.285 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.335    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.335 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.518     1.853    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     1.989 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=980, routed)         1.530     3.519    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[2].u_dphy_rx_data_byte_aligner/clk_hs_byte
    SLICE_X21Y200        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[2].u_dphy_rx_data_byte_aligner/hs_settle_count_reg[0]/C

Slack:                    inf
  Source:                 mipi_rx_ias1_data_p[2]
                            (input port)
  Destination:            design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[2].u_dphy_rx_data_byte_aligner/hs_settle_count_reg[1]/CLR
                            (removal check against rising-edge clock mipi_rx_to_video_ias1_vid_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        6.836ns  (logic 6.098ns (89.209%)  route 0.738ns (10.791%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        3.519ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.519ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.530ns (routing 0.680ns, distribution 0.850ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  mipi_rx_ias1_data_p[2] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[2].u_dphy_rx_data_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y81 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      5.995     5.995 f  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[2].u_dphy_rx_data_io/u_IBUFDS_DPHY/DIFFINBUF_INST/LPRX_O_P
                         net (fo=1, routed)           0.622     6.617    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/data_lp_p_2
    SLICE_X22Y203        LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.103     6.720 f  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_IDELAYE3_i_1__1/O
                         net (fo=29, routed)          0.116     6.836    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[2].u_dphy_rx_data_byte_aligner/data_byte_valid_reg_1[0]
    SLICE_X21Y200        FDCE                                         f  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[2].u_dphy_rx_data_byte_aligner/hs_settle_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_ias1_vid_clk rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.285 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.335    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.335 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.518     1.853    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     1.989 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=980, routed)         1.530     3.519    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[2].u_dphy_rx_data_byte_aligner/clk_hs_byte
    SLICE_X21Y200        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[2].u_dphy_rx_data_byte_aligner/hs_settle_count_reg[1]/C

Slack:                    inf
  Source:                 mipi_rx_ias1_data_p[2]
                            (input port)
  Destination:            design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[2].u_dphy_rx_data_byte_aligner/hs_settle_count_reg[2]/CLR
                            (removal check against rising-edge clock mipi_rx_to_video_ias1_vid_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        6.836ns  (logic 6.098ns (89.209%)  route 0.738ns (10.791%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        3.519ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.519ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.530ns (routing 0.680ns, distribution 0.850ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  mipi_rx_ias1_data_p[2] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[2].u_dphy_rx_data_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y81 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      5.995     5.995 f  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[2].u_dphy_rx_data_io/u_IBUFDS_DPHY/DIFFINBUF_INST/LPRX_O_P
                         net (fo=1, routed)           0.622     6.617    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/data_lp_p_2
    SLICE_X22Y203        LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.103     6.720 f  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_IDELAYE3_i_1__1/O
                         net (fo=29, routed)          0.116     6.836    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[2].u_dphy_rx_data_byte_aligner/data_byte_valid_reg_1[0]
    SLICE_X21Y200        FDCE                                         f  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[2].u_dphy_rx_data_byte_aligner/hs_settle_count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_ias1_vid_clk rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.285 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.335    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.335 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.518     1.853    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     1.989 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=980, routed)         1.530     3.519    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[2].u_dphy_rx_data_byte_aligner/clk_hs_byte
    SLICE_X21Y200        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[2].u_dphy_rx_data_byte_aligner/hs_settle_count_reg[2]/C

Slack:                    inf
  Source:                 mipi_rx_ias1_data_p[2]
                            (input port)
  Destination:            design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[2].u_dphy_rx_data_byte_aligner/hs_settle_count_reg[3]/CLR
                            (removal check against rising-edge clock mipi_rx_to_video_ias1_vid_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        6.836ns  (logic 6.098ns (89.209%)  route 0.738ns (10.791%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        3.519ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.519ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.530ns (routing 0.680ns, distribution 0.850ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  mipi_rx_ias1_data_p[2] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[2].u_dphy_rx_data_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y81 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      5.995     5.995 f  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[2].u_dphy_rx_data_io/u_IBUFDS_DPHY/DIFFINBUF_INST/LPRX_O_P
                         net (fo=1, routed)           0.622     6.617    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/data_lp_p_2
    SLICE_X22Y203        LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.103     6.720 f  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_IDELAYE3_i_1__1/O
                         net (fo=29, routed)          0.116     6.836    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[2].u_dphy_rx_data_byte_aligner/data_byte_valid_reg_1[0]
    SLICE_X21Y200        FDCE                                         f  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[2].u_dphy_rx_data_byte_aligner/hs_settle_count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_ias1_vid_clk rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.285 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.335    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.335 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.518     1.853    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     1.989 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=980, routed)         1.530     3.519    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[2].u_dphy_rx_data_byte_aligner/clk_hs_byte
    SLICE_X21Y200        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[2].u_dphy_rx_data_byte_aligner/hs_settle_count_reg[3]/C

Slack:                    inf
  Source:                 mipi_rx_ias1_data_p[2]
                            (input port)
  Destination:            design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[2].u_dphy_rx_data_byte_aligner/hs_settle_count_reg[4]/CLR
                            (removal check against rising-edge clock mipi_rx_to_video_ias1_vid_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        6.836ns  (logic 6.098ns (89.209%)  route 0.738ns (10.791%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        3.519ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.519ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.530ns (routing 0.680ns, distribution 0.850ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  mipi_rx_ias1_data_p[2] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[2].u_dphy_rx_data_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y81 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      5.995     5.995 f  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[2].u_dphy_rx_data_io/u_IBUFDS_DPHY/DIFFINBUF_INST/LPRX_O_P
                         net (fo=1, routed)           0.622     6.617    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/data_lp_p_2
    SLICE_X22Y203        LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.103     6.720 f  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_IDELAYE3_i_1__1/O
                         net (fo=29, routed)          0.116     6.836    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[2].u_dphy_rx_data_byte_aligner/data_byte_valid_reg_1[0]
    SLICE_X21Y200        FDCE                                         f  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[2].u_dphy_rx_data_byte_aligner/hs_settle_count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_ias1_vid_clk rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.285 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.335    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.335 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.518     1.853    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     1.989 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=980, routed)         1.530     3.519    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[2].u_dphy_rx_data_byte_aligner/clk_hs_byte
    SLICE_X21Y200        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[2].u_dphy_rx_data_byte_aligner/hs_settle_count_reg[4]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  mipi_rx_to_video_rpi_vid_clk_1

Max Delay            39 Endpoints
Min Delay            39 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mipi_rx_rpi_data_n[1]
                            (input port)
  Destination:            design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/last_byte_reg[4]/CLR
                            (recovery check against rising-edge clock mipi_rx_to_video_rpi_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.455ns  (logic 8.639ns (82.630%)  route 1.816ns (17.370%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        3.403ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.403ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.488ns (routing 1.233ns, distribution 1.255ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F6                                                0.000     0.000 f  mipi_rx_rpi_data_n[1] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[1].u_dphy_rx_data_io/u_IBUFDS_DPHY/IB
    HPIOBDIFFINBUF_X0Y86 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_LPRX_O_N)
                                                      8.412     8.412 f  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[1].u_dphy_rx_data_io/u_IBUFDS_DPHY/DIFFINBUF_INST/LPRX_O_N
                         net (fo=1, routed)           0.691     9.103    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[1].u_dphy_rx_data_io/data_lp_n_1
    SLICE_X23Y216        LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.227     9.330 f  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[1].u_dphy_rx_data_io/u_IDELAYE3_i_1__0/O
                         net (fo=22, routed)          1.125    10.455    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/AR[0]
    SLICE_X20Y214        FDCE                                         f  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/last_byte_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_rpi_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     0.305 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.345    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.361     0.706    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     0.915 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         2.488     3.403    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/clk_hs_byte
    SLICE_X20Y214        FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/last_byte_reg[4]/C

Slack:                    inf
  Source:                 mipi_rx_rpi_data_n[1]
                            (input port)
  Destination:            design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/align_offset_reg[0]/CLR
                            (recovery check against rising-edge clock mipi_rx_to_video_rpi_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.453ns  (logic 8.639ns (82.643%)  route 1.814ns (17.357%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        3.408ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.408ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.493ns (routing 1.233ns, distribution 1.260ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F6                                                0.000     0.000 f  mipi_rx_rpi_data_n[1] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[1].u_dphy_rx_data_io/u_IBUFDS_DPHY/IB
    HPIOBDIFFINBUF_X0Y86 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_LPRX_O_N)
                                                      8.412     8.412 f  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[1].u_dphy_rx_data_io/u_IBUFDS_DPHY/DIFFINBUF_INST/LPRX_O_N
                         net (fo=1, routed)           0.691     9.103    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[1].u_dphy_rx_data_io/data_lp_n_1
    SLICE_X23Y216        LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.227     9.330 f  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[1].u_dphy_rx_data_io/u_IDELAYE3_i_1__0/O
                         net (fo=22, routed)          1.123    10.453    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/AR[0]
    SLICE_X18Y215        FDCE                                         f  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/align_offset_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_rpi_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     0.305 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.345    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.361     0.706    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     0.915 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         2.493     3.408    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/clk_hs_byte
    SLICE_X18Y215        FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/align_offset_reg[0]/C

Slack:                    inf
  Source:                 mipi_rx_rpi_data_n[1]
                            (input port)
  Destination:            design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/last_byte_reg[2]/CLR
                            (recovery check against rising-edge clock mipi_rx_to_video_rpi_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.450ns  (logic 8.639ns (82.666%)  route 1.811ns (17.334%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        3.408ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.408ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.493ns (routing 1.233ns, distribution 1.260ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F6                                                0.000     0.000 f  mipi_rx_rpi_data_n[1] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[1].u_dphy_rx_data_io/u_IBUFDS_DPHY/IB
    HPIOBDIFFINBUF_X0Y86 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_LPRX_O_N)
                                                      8.412     8.412 f  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[1].u_dphy_rx_data_io/u_IBUFDS_DPHY/DIFFINBUF_INST/LPRX_O_N
                         net (fo=1, routed)           0.691     9.103    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[1].u_dphy_rx_data_io/data_lp_n_1
    SLICE_X23Y216        LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.227     9.330 f  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[1].u_dphy_rx_data_io/u_IDELAYE3_i_1__0/O
                         net (fo=22, routed)          1.120    10.450    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/AR[0]
    SLICE_X18Y215        FDCE                                         f  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/last_byte_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_rpi_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     0.305 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.345    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.361     0.706    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     0.915 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         2.493     3.408    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/clk_hs_byte
    SLICE_X18Y215        FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/last_byte_reg[2]/C

Slack:                    inf
  Source:                 mipi_rx_rpi_data_n[1]
                            (input port)
  Destination:            design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/last_byte_reg[3]/CLR
                            (recovery check against rising-edge clock mipi_rx_to_video_rpi_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.450ns  (logic 8.639ns (82.666%)  route 1.811ns (17.334%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        3.408ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.408ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.493ns (routing 1.233ns, distribution 1.260ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F6                                                0.000     0.000 f  mipi_rx_rpi_data_n[1] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[1].u_dphy_rx_data_io/u_IBUFDS_DPHY/IB
    HPIOBDIFFINBUF_X0Y86 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_LPRX_O_N)
                                                      8.412     8.412 f  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[1].u_dphy_rx_data_io/u_IBUFDS_DPHY/DIFFINBUF_INST/LPRX_O_N
                         net (fo=1, routed)           0.691     9.103    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[1].u_dphy_rx_data_io/data_lp_n_1
    SLICE_X23Y216        LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.227     9.330 f  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[1].u_dphy_rx_data_io/u_IDELAYE3_i_1__0/O
                         net (fo=22, routed)          1.120    10.450    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/AR[0]
    SLICE_X18Y215        FDCE                                         f  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/last_byte_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_rpi_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     0.305 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.345    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.361     0.706    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     0.915 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         2.493     3.408    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/clk_hs_byte
    SLICE_X18Y215        FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/last_byte_reg[3]/C

Slack:                    inf
  Source:                 mipi_rx_rpi_data_n[1]
                            (input port)
  Destination:            design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/data_byte_aligned_reg[2]/CLR
                            (recovery check against rising-edge clock mipi_rx_to_video_rpi_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.397ns  (logic 8.639ns (83.091%)  route 1.758ns (16.909%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        3.419ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.419ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.504ns (routing 1.233ns, distribution 1.271ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F6                                                0.000     0.000 f  mipi_rx_rpi_data_n[1] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[1].u_dphy_rx_data_io/u_IBUFDS_DPHY/IB
    HPIOBDIFFINBUF_X0Y86 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_LPRX_O_N)
                                                      8.412     8.412 f  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[1].u_dphy_rx_data_io/u_IBUFDS_DPHY/DIFFINBUF_INST/LPRX_O_N
                         net (fo=1, routed)           0.691     9.103    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[1].u_dphy_rx_data_io/data_lp_n_1
    SLICE_X23Y216        LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.227     9.330 f  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[1].u_dphy_rx_data_io/u_IDELAYE3_i_1__0/O
                         net (fo=22, routed)          1.067    10.397    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/AR[0]
    SLICE_X18Y214        FDCE                                         f  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/data_byte_aligned_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_rpi_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     0.305 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.345    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.361     0.706    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     0.915 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         2.504     3.419    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/clk_hs_byte
    SLICE_X18Y214        FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/data_byte_aligned_reg[2]/C

Slack:                    inf
  Source:                 mipi_rx_rpi_data_n[1]
                            (input port)
  Destination:            design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/data_byte_aligned_reg[4]/CLR
                            (recovery check against rising-edge clock mipi_rx_to_video_rpi_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.397ns  (logic 8.639ns (83.091%)  route 1.758ns (16.909%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        3.419ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.419ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.504ns (routing 1.233ns, distribution 1.271ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F6                                                0.000     0.000 f  mipi_rx_rpi_data_n[1] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[1].u_dphy_rx_data_io/u_IBUFDS_DPHY/IB
    HPIOBDIFFINBUF_X0Y86 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_LPRX_O_N)
                                                      8.412     8.412 f  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[1].u_dphy_rx_data_io/u_IBUFDS_DPHY/DIFFINBUF_INST/LPRX_O_N
                         net (fo=1, routed)           0.691     9.103    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[1].u_dphy_rx_data_io/data_lp_n_1
    SLICE_X23Y216        LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.227     9.330 f  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[1].u_dphy_rx_data_io/u_IDELAYE3_i_1__0/O
                         net (fo=22, routed)          1.067    10.397    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/AR[0]
    SLICE_X18Y214        FDCE                                         f  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/data_byte_aligned_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_rpi_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     0.305 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.345    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.361     0.706    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     0.915 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         2.504     3.419    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/clk_hs_byte
    SLICE_X18Y214        FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/data_byte_aligned_reg[4]/C

Slack:                    inf
  Source:                 mipi_rx_rpi_data_n[1]
                            (input port)
  Destination:            design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/data_byte_aligned_reg[5]/CLR
                            (recovery check against rising-edge clock mipi_rx_to_video_rpi_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.397ns  (logic 8.639ns (83.091%)  route 1.758ns (16.909%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        3.419ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.419ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.504ns (routing 1.233ns, distribution 1.271ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F6                                                0.000     0.000 f  mipi_rx_rpi_data_n[1] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[1].u_dphy_rx_data_io/u_IBUFDS_DPHY/IB
    HPIOBDIFFINBUF_X0Y86 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_LPRX_O_N)
                                                      8.412     8.412 f  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[1].u_dphy_rx_data_io/u_IBUFDS_DPHY/DIFFINBUF_INST/LPRX_O_N
                         net (fo=1, routed)           0.691     9.103    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[1].u_dphy_rx_data_io/data_lp_n_1
    SLICE_X23Y216        LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.227     9.330 f  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[1].u_dphy_rx_data_io/u_IDELAYE3_i_1__0/O
                         net (fo=22, routed)          1.067    10.397    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/AR[0]
    SLICE_X18Y214        FDCE                                         f  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/data_byte_aligned_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_rpi_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     0.305 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.345    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.361     0.706    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     0.915 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         2.504     3.419    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/clk_hs_byte
    SLICE_X18Y214        FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/data_byte_aligned_reg[5]/C

Slack:                    inf
  Source:                 mipi_rx_rpi_data_n[1]
                            (input port)
  Destination:            design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/data_byte_aligned_reg[6]/CLR
                            (recovery check against rising-edge clock mipi_rx_to_video_rpi_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.397ns  (logic 8.639ns (83.091%)  route 1.758ns (16.909%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        3.419ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.419ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.504ns (routing 1.233ns, distribution 1.271ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F6                                                0.000     0.000 f  mipi_rx_rpi_data_n[1] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[1].u_dphy_rx_data_io/u_IBUFDS_DPHY/IB
    HPIOBDIFFINBUF_X0Y86 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_LPRX_O_N)
                                                      8.412     8.412 f  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[1].u_dphy_rx_data_io/u_IBUFDS_DPHY/DIFFINBUF_INST/LPRX_O_N
                         net (fo=1, routed)           0.691     9.103    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[1].u_dphy_rx_data_io/data_lp_n_1
    SLICE_X23Y216        LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.227     9.330 f  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[1].u_dphy_rx_data_io/u_IDELAYE3_i_1__0/O
                         net (fo=22, routed)          1.067    10.397    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/AR[0]
    SLICE_X18Y214        FDCE                                         f  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/data_byte_aligned_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_rpi_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     0.305 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.345    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.361     0.706    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     0.915 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         2.504     3.419    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/clk_hs_byte
    SLICE_X18Y214        FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/data_byte_aligned_reg[6]/C

Slack:                    inf
  Source:                 mipi_rx_rpi_data_n[1]
                            (input port)
  Destination:            design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/align_offset_reg[1]/CLR
                            (recovery check against rising-edge clock mipi_rx_to_video_rpi_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.394ns  (logic 8.639ns (83.115%)  route 1.755ns (16.885%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        3.419ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.419ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.504ns (routing 1.233ns, distribution 1.271ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F6                                                0.000     0.000 f  mipi_rx_rpi_data_n[1] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[1].u_dphy_rx_data_io/u_IBUFDS_DPHY/IB
    HPIOBDIFFINBUF_X0Y86 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_LPRX_O_N)
                                                      8.412     8.412 f  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[1].u_dphy_rx_data_io/u_IBUFDS_DPHY/DIFFINBUF_INST/LPRX_O_N
                         net (fo=1, routed)           0.691     9.103    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[1].u_dphy_rx_data_io/data_lp_n_1
    SLICE_X23Y216        LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.227     9.330 f  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[1].u_dphy_rx_data_io/u_IDELAYE3_i_1__0/O
                         net (fo=22, routed)          1.064    10.394    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/AR[0]
    SLICE_X18Y214        FDCE                                         f  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/align_offset_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_rpi_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     0.305 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.345    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.361     0.706    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     0.915 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         2.504     3.419    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/clk_hs_byte
    SLICE_X18Y214        FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/align_offset_reg[1]/C

Slack:                    inf
  Source:                 mipi_rx_rpi_data_n[1]
                            (input port)
  Destination:            design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/data_byte_valid_reg/CLR
                            (recovery check against rising-edge clock mipi_rx_to_video_rpi_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.394ns  (logic 8.639ns (83.115%)  route 1.755ns (16.885%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        3.419ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.419ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.504ns (routing 1.233ns, distribution 1.271ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F6                                                0.000     0.000 f  mipi_rx_rpi_data_n[1] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[1].u_dphy_rx_data_io/u_IBUFDS_DPHY/IB
    HPIOBDIFFINBUF_X0Y86 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_LPRX_O_N)
                                                      8.412     8.412 f  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[1].u_dphy_rx_data_io/u_IBUFDS_DPHY/DIFFINBUF_INST/LPRX_O_N
                         net (fo=1, routed)           0.691     9.103    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[1].u_dphy_rx_data_io/data_lp_n_1
    SLICE_X23Y216        LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.227     9.330 f  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[1].u_dphy_rx_data_io/u_IDELAYE3_i_1__0/O
                         net (fo=22, routed)          1.064    10.394    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/AR[0]
    SLICE_X18Y214        FDCE                                         f  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/data_byte_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_rpi_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     0.305 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.345    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.361     0.706    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     0.915 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         2.504     3.419    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/clk_hs_byte
    SLICE_X18Y214        FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/data_byte_valid_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mipi_rx_rpi_data_p[1]
                            (input port)
  Destination:            design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/data_byte_aligned_reg[3]/CLR
                            (removal check against rising-edge clock mipi_rx_to_video_rpi_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        6.808ns  (logic 6.063ns (89.061%)  route 0.745ns (10.939%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        2.427ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.427ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.650ns (routing 0.813ns, distribution 0.837ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G6                                                0.000     0.000 f  mipi_rx_rpi_data_p[1] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[1].u_dphy_rx_data_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y86 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      5.995     5.995 f  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[1].u_dphy_rx_data_io/u_IBUFDS_DPHY/DIFFINBUF_INST/LPRX_O_P
                         net (fo=1, routed)           0.457     6.452    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[1].u_dphy_rx_data_io/data_lp_p_1
    SLICE_X23Y216        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.068     6.520 f  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[1].u_dphy_rx_data_io/u_IDELAYE3_i_1__0/O
                         net (fo=22, routed)          0.288     6.808    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/AR[0]
    SLICE_X18Y216        FDCE                                         f  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/data_byte_aligned_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_rpi_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.285 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.335    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.335 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.306     0.641    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     0.777 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         1.650     2.427    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/clk_hs_byte
    SLICE_X18Y216        FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/data_byte_aligned_reg[3]/C

Slack:                    inf
  Source:                 mipi_rx_rpi_data_p[1]
                            (input port)
  Destination:            design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/data_byte_aligned_reg[7]/CLR
                            (removal check against rising-edge clock mipi_rx_to_video_rpi_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        6.808ns  (logic 6.063ns (89.061%)  route 0.745ns (10.939%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        2.427ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.427ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.650ns (routing 0.813ns, distribution 0.837ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G6                                                0.000     0.000 f  mipi_rx_rpi_data_p[1] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[1].u_dphy_rx_data_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y86 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      5.995     5.995 f  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[1].u_dphy_rx_data_io/u_IBUFDS_DPHY/DIFFINBUF_INST/LPRX_O_P
                         net (fo=1, routed)           0.457     6.452    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[1].u_dphy_rx_data_io/data_lp_p_1
    SLICE_X23Y216        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.068     6.520 f  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[1].u_dphy_rx_data_io/u_IDELAYE3_i_1__0/O
                         net (fo=22, routed)          0.288     6.808    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/AR[0]
    SLICE_X18Y216        FDCE                                         f  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/data_byte_aligned_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_rpi_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.285 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.335    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.335 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.306     0.641    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     0.777 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         1.650     2.427    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/clk_hs_byte
    SLICE_X18Y216        FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/data_byte_aligned_reg[7]/C

Slack:                    inf
  Source:                 mipi_rx_rpi_data_p[0]
                            (input port)
  Destination:            design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/align_offset_reg[0]/CLR
                            (removal check against rising-edge clock mipi_rx_to_video_rpi_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        6.829ns  (logic 6.099ns (89.314%)  route 0.730ns (10.686%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        2.428ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.428ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.651ns (routing 0.813ns, distribution 0.838ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E5                                                0.000     0.000 f  mipi_rx_rpi_data_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[0].u_dphy_rx_data_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y85 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      5.995     5.995 f  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[0].u_dphy_rx_data_io/u_IBUFDS_DPHY/DIFFINBUF_INST/LPRX_O_P
                         net (fo=1, routed)           0.437     6.432    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[0].u_dphy_rx_data_io/data_lp_p_0
    SLICE_X23Y213        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.104     6.536 f  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[0].u_dphy_rx_data_io/u_IDELAYE3_i_1/O
                         net (fo=21, routed)          0.293     6.829    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/AR[0]
    SLICE_X19Y210        FDCE                                         f  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/align_offset_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_rpi_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.285 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.335    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.335 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.306     0.641    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     0.777 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         1.651     2.428    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/clk_hs_byte
    SLICE_X19Y210        FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/align_offset_reg[0]/C

Slack:                    inf
  Source:                 mipi_rx_rpi_data_p[0]
                            (input port)
  Destination:            design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/align_offset_reg[1]/CLR
                            (removal check against rising-edge clock mipi_rx_to_video_rpi_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        6.829ns  (logic 6.099ns (89.314%)  route 0.730ns (10.686%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        2.428ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.428ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.651ns (routing 0.813ns, distribution 0.838ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E5                                                0.000     0.000 f  mipi_rx_rpi_data_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[0].u_dphy_rx_data_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y85 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      5.995     5.995 f  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[0].u_dphy_rx_data_io/u_IBUFDS_DPHY/DIFFINBUF_INST/LPRX_O_P
                         net (fo=1, routed)           0.437     6.432    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[0].u_dphy_rx_data_io/data_lp_p_0
    SLICE_X23Y213        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.104     6.536 f  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[0].u_dphy_rx_data_io/u_IDELAYE3_i_1/O
                         net (fo=21, routed)          0.293     6.829    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/AR[0]
    SLICE_X19Y210        FDCE                                         f  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/align_offset_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_rpi_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.285 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.335    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.335 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.306     0.641    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     0.777 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         1.651     2.428    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/clk_hs_byte
    SLICE_X19Y210        FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/align_offset_reg[1]/C

Slack:                    inf
  Source:                 mipi_rx_rpi_data_p[0]
                            (input port)
  Destination:            design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/last_byte_reg[7]/CLR
                            (removal check against rising-edge clock mipi_rx_to_video_rpi_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        6.829ns  (logic 6.099ns (89.314%)  route 0.730ns (10.686%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        2.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.655ns (routing 0.813ns, distribution 0.842ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E5                                                0.000     0.000 f  mipi_rx_rpi_data_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[0].u_dphy_rx_data_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y85 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      5.995     5.995 f  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[0].u_dphy_rx_data_io/u_IBUFDS_DPHY/DIFFINBUF_INST/LPRX_O_P
                         net (fo=1, routed)           0.437     6.432    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[0].u_dphy_rx_data_io/data_lp_p_0
    SLICE_X23Y213        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.104     6.536 f  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[0].u_dphy_rx_data_io/u_IDELAYE3_i_1/O
                         net (fo=21, routed)          0.293     6.829    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/AR[0]
    SLICE_X19Y210        FDCE                                         f  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/last_byte_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_rpi_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.285 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.335    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.335 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.306     0.641    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     0.777 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         1.655     2.432    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/clk_hs_byte
    SLICE_X19Y210        FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/last_byte_reg[7]/C

Slack:                    inf
  Source:                 mipi_rx_rpi_data_p[0]
                            (input port)
  Destination:            design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/data_byte_aligned_reg[1]/CLR
                            (removal check against rising-edge clock mipi_rx_to_video_rpi_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        6.836ns  (logic 6.099ns (89.222%)  route 0.737ns (10.778%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        2.434ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.434ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.657ns (routing 0.813ns, distribution 0.844ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E5                                                0.000     0.000 f  mipi_rx_rpi_data_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[0].u_dphy_rx_data_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y85 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      5.995     5.995 f  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[0].u_dphy_rx_data_io/u_IBUFDS_DPHY/DIFFINBUF_INST/LPRX_O_P
                         net (fo=1, routed)           0.437     6.432    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[0].u_dphy_rx_data_io/data_lp_p_0
    SLICE_X23Y213        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.104     6.536 f  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[0].u_dphy_rx_data_io/u_IDELAYE3_i_1/O
                         net (fo=21, routed)          0.300     6.836    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/AR[0]
    SLICE_X18Y210        FDCE                                         f  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/data_byte_aligned_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_rpi_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.285 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.335    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.335 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.306     0.641    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     0.777 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         1.657     2.434    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/clk_hs_byte
    SLICE_X18Y210        FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/data_byte_aligned_reg[1]/C

Slack:                    inf
  Source:                 mipi_rx_rpi_data_p[0]
                            (input port)
  Destination:            design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/data_byte_aligned_reg[2]/CLR
                            (removal check against rising-edge clock mipi_rx_to_video_rpi_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        6.836ns  (logic 6.099ns (89.222%)  route 0.737ns (10.778%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        2.434ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.434ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.657ns (routing 0.813ns, distribution 0.844ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E5                                                0.000     0.000 f  mipi_rx_rpi_data_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[0].u_dphy_rx_data_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y85 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      5.995     5.995 f  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[0].u_dphy_rx_data_io/u_IBUFDS_DPHY/DIFFINBUF_INST/LPRX_O_P
                         net (fo=1, routed)           0.437     6.432    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[0].u_dphy_rx_data_io/data_lp_p_0
    SLICE_X23Y213        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.104     6.536 f  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[0].u_dphy_rx_data_io/u_IDELAYE3_i_1/O
                         net (fo=21, routed)          0.300     6.836    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/AR[0]
    SLICE_X18Y210        FDCE                                         f  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/data_byte_aligned_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_rpi_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.285 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.335    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.335 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.306     0.641    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     0.777 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         1.657     2.434    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/clk_hs_byte
    SLICE_X18Y210        FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/data_byte_aligned_reg[2]/C

Slack:                    inf
  Source:                 mipi_rx_rpi_data_p[0]
                            (input port)
  Destination:            design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/last_byte_reg[2]/CLR
                            (removal check against rising-edge clock mipi_rx_to_video_rpi_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        6.845ns  (logic 6.099ns (89.106%)  route 0.746ns (10.894%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        2.427ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.427ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.650ns (routing 0.813ns, distribution 0.837ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E5                                                0.000     0.000 f  mipi_rx_rpi_data_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[0].u_dphy_rx_data_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y85 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      5.995     5.995 f  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[0].u_dphy_rx_data_io/u_IBUFDS_DPHY/DIFFINBUF_INST/LPRX_O_P
                         net (fo=1, routed)           0.437     6.432    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[0].u_dphy_rx_data_io/data_lp_p_0
    SLICE_X23Y213        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.104     6.536 f  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[0].u_dphy_rx_data_io/u_IDELAYE3_i_1/O
                         net (fo=21, routed)          0.309     6.845    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/AR[0]
    SLICE_X18Y211        FDCE                                         f  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/last_byte_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_rpi_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.285 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.335    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.335 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.306     0.641    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     0.777 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         1.650     2.427    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/clk_hs_byte
    SLICE_X18Y211        FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/last_byte_reg[2]/C

Slack:                    inf
  Source:                 mipi_rx_rpi_data_p[0]
                            (input port)
  Destination:            design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/last_byte_reg[3]/CLR
                            (removal check against rising-edge clock mipi_rx_to_video_rpi_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        6.845ns  (logic 6.099ns (89.106%)  route 0.746ns (10.894%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        2.427ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.427ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.650ns (routing 0.813ns, distribution 0.837ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E5                                                0.000     0.000 f  mipi_rx_rpi_data_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[0].u_dphy_rx_data_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y85 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      5.995     5.995 f  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[0].u_dphy_rx_data_io/u_IBUFDS_DPHY/DIFFINBUF_INST/LPRX_O_P
                         net (fo=1, routed)           0.437     6.432    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[0].u_dphy_rx_data_io/data_lp_p_0
    SLICE_X23Y213        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.104     6.536 f  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[0].u_dphy_rx_data_io/u_IDELAYE3_i_1/O
                         net (fo=21, routed)          0.309     6.845    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/AR[0]
    SLICE_X18Y211        FDCE                                         f  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/last_byte_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_rpi_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.285 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.335    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.335 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.306     0.641    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     0.777 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         1.650     2.427    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/clk_hs_byte
    SLICE_X18Y211        FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/last_byte_reg[3]/C

Slack:                    inf
  Source:                 mipi_rx_rpi_data_p[0]
                            (input port)
  Destination:            design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/last_byte_reg[4]/CLR
                            (removal check against rising-edge clock mipi_rx_to_video_rpi_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        6.845ns  (logic 6.099ns (89.106%)  route 0.746ns (10.894%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        2.427ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.427ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.650ns (routing 0.813ns, distribution 0.837ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E5                                                0.000     0.000 f  mipi_rx_rpi_data_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[0].u_dphy_rx_data_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y85 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      5.995     5.995 f  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[0].u_dphy_rx_data_io/u_IBUFDS_DPHY/DIFFINBUF_INST/LPRX_O_P
                         net (fo=1, routed)           0.437     6.432    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[0].u_dphy_rx_data_io/data_lp_p_0
    SLICE_X23Y213        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.104     6.536 f  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[0].u_dphy_rx_data_io/u_IDELAYE3_i_1/O
                         net (fo=21, routed)          0.309     6.845    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/AR[0]
    SLICE_X18Y211        FDCE                                         f  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/last_byte_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_rpi_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.285 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.335    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.335 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.306     0.641    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     0.777 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         1.650     2.427    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/clk_hs_byte
    SLICE_X18Y211        FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/last_byte_reg[4]/C





