#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001fedb56ebd0 .scope module, "top_module" "top_module" 2 2;
 .timescale -9 -12;
v000001fedb5828e0_0 .var "in", 1 0;
v000001fedb582980_0 .net "out", 0 0, L_000001fedb5b6250;  1 drivers
S_000001fedb56ed60 .scope module, "dut" "ANDgate" 2 6, 3 1 0, S_000001fedb56ebd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
L_000001fedb5b6250 .functor AND 1, L_000001fedb582a20, L_000001fedb582ac0, C4<1>, C4<1>;
v000001fedb56eef0_0 .net *"_ivl_1", 0 0, L_000001fedb582a20;  1 drivers
v000001fedb582700_0 .net *"_ivl_3", 0 0, L_000001fedb582ac0;  1 drivers
v000001fedb5827a0_0 .net "in", 1 0, v000001fedb5828e0_0;  1 drivers
v000001fedb582840_0 .net "out", 0 0, L_000001fedb5b6250;  alias, 1 drivers
L_000001fedb582a20 .part v000001fedb5828e0_0, 1, 1;
L_000001fedb582ac0 .part v000001fedb5828e0_0, 0, 1;
    .scope S_000001fedb56ebd0;
T_0 ;
    %vpi_call 2 9 "$dumpfile", "dump.vcd" {0 0 0};
    %vpi_call 2 10 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001fedb56ebd0 {0 0 0};
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001fedb5828e0_0, 0, 2;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001fedb5828e0_0, 0, 2;
    %delay 10000, 0;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001fedb5828e0_0, 0, 2;
    %delay 10000, 0;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000001fedb5828e0_0, 0, 2;
    %vpi_call 2 17 "$finish" {0 0 0};
    %end;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "ANDgatetb.v";
    "ANDgate.v";
