var a32266 =
[
    [ "ADC Peripheral Access Layer", "d7/d3a/a32267.html", "d7/d3a/a32267" ],
    [ "CMP Peripheral Access Layer", "d4/d44/a32269.html", "d4/d44/a32269" ],
    [ "DAC Peripheral Access Layer", "d8/dce/a32271.html", "d8/dce/a32271" ],
    [ "DMA Peripheral Access Layer", "de/ddc/a32273.html", "de/ddc/a32273" ],
    [ "DMAMUX Peripheral Access Layer", "d0/d4a/a32275.html", "d0/d4a/a32275" ],
    [ "FGPIO Peripheral Access Layer", "d2/d1d/a32277.html", "d2/d1d/a32277" ],
    [ "FTFA Peripheral Access Layer", "d9/d8f/a32279.html", "d9/d8f/a32279" ],
    [ "GPIO Peripheral Access Layer", "db/d02/a32281.html", "db/d02/a32281" ],
    [ "I2C Peripheral Access Layer", "dc/d2c/a32283.html", "dc/d2c/a32283" ],
    [ "I2S Peripheral Access Layer", "d9/dba/a32285.html", "d9/dba/a32285" ],
    [ "LLWU Peripheral Access Layer", "df/de0/a32287.html", "df/de0/a32287" ],
    [ "LPTMR Peripheral Access Layer", "d3/de5/a32289.html", "d3/de5/a32289" ],
    [ "MCG Peripheral Access Layer", "df/d86/a32291.html", "df/d86/a32291" ],
    [ "MCM Peripheral Access Layer", "da/d81/a32293.html", "da/d81/a32293" ],
    [ "MTB Peripheral Access Layer", "d0/dd7/a32295.html", "d0/dd7/a32295" ],
    [ "MTBDWT Peripheral Access Layer", "d6/d3f/a32297.html", "d6/d3f/a32297" ],
    [ "NV Peripheral Access Layer", "d4/d8a/a32299.html", "d4/d8a/a32299" ],
    [ "OSC Peripheral Access Layer", "d8/db7/a32301.html", "d8/db7/a32301" ],
    [ "PIT Peripheral Access Layer", "d2/d4e/a32303.html", "d2/d4e/a32303" ],
    [ "PMC Peripheral Access Layer", "d8/d4e/a32305.html", "d8/d4e/a32305" ],
    [ "PORT Peripheral Access Layer", "da/d54/a32307.html", "da/d54/a32307" ],
    [ "RCM Peripheral Access Layer", "d5/dc6/a32309.html", "d5/dc6/a32309" ],
    [ "ROM Peripheral Access Layer", "d6/d81/a32311.html", "d6/d81/a32311" ],
    [ "RTC Peripheral Access Layer", "da/d27/a32313.html", "da/d27/a32313" ],
    [ "SIM Peripheral Access Layer", "db/d9b/a32315.html", "db/d9b/a32315" ],
    [ "SMC Peripheral Access Layer", "d4/de5/a32317.html", "d4/de5/a32317" ],
    [ "SPI Peripheral Access Layer", "de/dd8/a32319.html", "de/dd8/a32319" ],
    [ "TPM Peripheral Access Layer", "d7/dec/a32321.html", "d7/dec/a32321" ],
    [ "TSI Peripheral Access Layer", "d3/d80/a32323.html", "d3/d80/a32323" ],
    [ "UART Peripheral Access Layer", "d9/d44/a32325.html", "d9/d44/a32325" ],
    [ "UART0 Peripheral Access Layer", "d4/d7f/a32327.html", "d4/d7f/a32327" ],
    [ "USB Peripheral Access Layer", "d3/da9/a32329.html", "d3/da9/a32329" ]
];