

================================================================
== Vivado HLS Report for 'myproject'
================================================================
* Date:           Fri Sep 22 04:21:07 2023

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.066 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |        9|        9| 45.000 ns | 45.000 ns |    1|    1| function |
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+----------+
        |                                                                                                   |                                                                                   |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
        |                                              Instance                                             |                                       Module                                      |   min   |   max   |    min    |    max    | min | max |   Type   |
        +---------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+----------+
        |call_ret2_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_97  |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1  |        0|        0|    0 ns   |    0 ns   |    1|    1| function |
        |call_ret_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_159  |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s  |        0|        0|    0 ns   |    0 ns   |    1|    1| function |
        |call_ret4_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_165   |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0    |        0|        0|    0 ns   |    0 ns   |    1|    1| function |
        |call_ret1_relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s_fu_196                       |relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s                        |        0|        0|    0 ns   |    0 ns   |    1|    1| function |
        |call_ret3_relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config7_s_fu_258                       |relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config7_s                        |        0|        0|    0 ns   |    0 ns   |    1|    1| function |
        |call_ret5_relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config10_s_fu_289                      |relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config10_s                       |        0|        0|    0 ns   |    0 ns   |    1|    1| function |
        |call_ret6_dense_latency_ap_ufixed_ap_fixed_16_6_5_3_0_config11_0_0_0_0_0_0_fu_318                  |dense_latency_ap_ufixed_ap_fixed_16_6_5_3_0_config11_0_0_0_0_0_0                   |        0|        0|    0 ns   |    0 ns   |    1|    1| function |
        |grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config13_s_fu_347                          |softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config13_s                     |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
        +---------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|        6|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        4|     23|      144|    32153|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        -|       36|     -|
|Register             |        -|      -|     2618|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        4|     23|     2762|    32195|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |    ~0   |   ~0  |    ~0   |        7|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |    ~0   |   ~0  |    ~0   |        1|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +---------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+---------+-------+-----+------+-----+
    |                                              Instance                                             |                                       Module                                      | BRAM_18K| DSP48E|  FF |  LUT | URAM|
    +---------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+---------+-------+-----+------+-----+
    |call_ret4_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_165   |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0    |        0|      0|    0|  5882|    0|
    |call_ret2_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_97  |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1  |        0|      0|    0|  9813|    0|
    |call_ret_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_159  |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s  |        0|     18|    0|  7095|    0|
    |call_ret6_dense_latency_ap_ufixed_ap_fixed_16_6_5_3_0_config11_0_0_0_0_0_0_fu_318                  |dense_latency_ap_ufixed_ap_fixed_16_6_5_3_0_config11_0_0_0_0_0_0                   |        0|      0|    0|   959|    0|
    |call_ret5_relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config10_s_fu_289                      |relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config10_s                       |        0|      0|    0|  1800|    0|
    |call_ret1_relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s_fu_196                       |relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s                        |        0|      0|    0|  4176|    0|
    |call_ret3_relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config7_s_fu_258                       |relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config7_s                        |        0|      0|    0|  1944|    0|
    |grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config13_s_fu_347                          |softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config13_s                     |        4|      5|  144|   484|    0|
    +---------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+---------+-------+-----+------+-----+
    |Total                                                                                              |                                                                                   |        4|     23|  144| 32153|    0|
    +---------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+---------+-------+-----+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |ap_block_pp0_stage0_01001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0|   6|           3|           4|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |fc1_input_V_ap_vld_in_sig  |   9|          2|    1|          2|
    |fc1_input_V_ap_vld_preg    |   9|          2|    1|          2|
    |fc1_input_V_blk_n          |   9|          2|    1|          2|
    |fc1_input_V_in_sig         |   9|          2|  256|        512|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      |  36|          8|  259|        518|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------------------------------+-----+----+-----+-----------+
    |                                          Name                                          |  FF | LUT| Bits| Const Bits|
    +----------------------------------------------------------------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                                                                               |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                                                                 |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                                                                 |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                                                                 |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                                                                 |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                                                                 |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                                                                 |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                                                                 |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                                                                 |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9                                                                 |    1|   0|    1|          0|
    |fc1_input_V_ap_vld_preg                                                                 |    1|   0|    1|          0|
    |fc1_input_V_preg                                                                        |  256|   0|  256|          0|
    |grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config13_s_fu_347_ap_start_reg  |    1|   0|    1|          0|
    |layer11_out_0_V_reg_2285                                                                |   16|   0|   16|          0|
    |layer11_out_1_V_reg_2290                                                                |   16|   0|   16|          0|
    |layer11_out_2_V_reg_2295                                                                |   16|   0|   16|          0|
    |layer11_out_3_V_reg_2300                                                                |   16|   0|   16|          0|
    |layer11_out_4_V_reg_2305                                                                |   16|   0|   16|          0|
    |layer2_out_0_V_reg_1310                                                                 |   16|   0|   16|          0|
    |layer2_out_10_V_reg_1360                                                                |   16|   0|   16|          0|
    |layer2_out_11_V_reg_1365                                                                |   16|   0|   16|          0|
    |layer2_out_12_V_reg_1370                                                                |   16|   0|   16|          0|
    |layer2_out_14_V_reg_1375                                                                |   16|   0|   16|          0|
    |layer2_out_15_V_reg_1380                                                                |   16|   0|   16|          0|
    |layer2_out_16_V_reg_1385                                                                |   16|   0|   16|          0|
    |layer2_out_19_V_reg_1390                                                                |   16|   0|   16|          0|
    |layer2_out_1_V_reg_1315                                                                 |   16|   0|   16|          0|
    |layer2_out_20_V_reg_1395                                                                |   16|   0|   16|          0|
    |layer2_out_21_V_reg_1400                                                                |   16|   0|   16|          0|
    |layer2_out_22_V_reg_1405                                                                |   16|   0|   16|          0|
    |layer2_out_23_V_reg_1410                                                                |   16|   0|   16|          0|
    |layer2_out_24_V_reg_1415                                                                |   16|   0|   16|          0|
    |layer2_out_25_V_reg_1420                                                                |   16|   0|   16|          0|
    |layer2_out_26_V_reg_1425                                                                |   16|   0|   16|          0|
    |layer2_out_27_V_reg_1430                                                                |   16|   0|   16|          0|
    |layer2_out_28_V_reg_1435                                                                |   16|   0|   16|          0|
    |layer2_out_29_V_reg_1440                                                                |   16|   0|   16|          0|
    |layer2_out_2_V_reg_1320                                                                 |   16|   0|   16|          0|
    |layer2_out_30_V_reg_1445                                                                |   16|   0|   16|          0|
    |layer2_out_31_V_reg_1450                                                                |   16|   0|   16|          0|
    |layer2_out_32_V_reg_1455                                                                |   16|   0|   16|          0|
    |layer2_out_33_V_reg_1460                                                                |   16|   0|   16|          0|
    |layer2_out_34_V_reg_1465                                                                |   16|   0|   16|          0|
    |layer2_out_35_V_reg_1470                                                                |   16|   0|   16|          0|
    |layer2_out_36_V_reg_1475                                                                |   16|   0|   16|          0|
    |layer2_out_37_V_reg_1480                                                                |   16|   0|   16|          0|
    |layer2_out_38_V_reg_1485                                                                |   16|   0|   16|          0|
    |layer2_out_39_V_reg_1490                                                                |   16|   0|   16|          0|
    |layer2_out_3_V_reg_1325                                                                 |   16|   0|   16|          0|
    |layer2_out_40_V_reg_1495                                                                |   16|   0|   16|          0|
    |layer2_out_41_V_reg_1500                                                                |   16|   0|   16|          0|
    |layer2_out_42_V_reg_1505                                                                |   16|   0|   16|          0|
    |layer2_out_43_V_reg_1510                                                                |   16|   0|   16|          0|
    |layer2_out_44_V_reg_1515                                                                |   16|   0|   16|          0|
    |layer2_out_45_V_reg_1520                                                                |   16|   0|   16|          0|
    |layer2_out_46_V_reg_1525                                                                |   16|   0|   16|          0|
    |layer2_out_47_V_reg_1530                                                                |   16|   0|   16|          0|
    |layer2_out_48_V_reg_1535                                                                |   16|   0|   16|          0|
    |layer2_out_4_V_reg_1330                                                                 |   16|   0|   16|          0|
    |layer2_out_50_V_reg_1540                                                                |   16|   0|   16|          0|
    |layer2_out_51_V_reg_1545                                                                |   16|   0|   16|          0|
    |layer2_out_52_V_reg_1550                                                                |   16|   0|   16|          0|
    |layer2_out_53_V_reg_1555                                                                |   16|   0|   16|          0|
    |layer2_out_54_V_reg_1560                                                                |   16|   0|   16|          0|
    |layer2_out_55_V_reg_1565                                                                |   16|   0|   16|          0|
    |layer2_out_57_V_reg_1570                                                                |   16|   0|   16|          0|
    |layer2_out_59_V_reg_1575                                                                |   16|   0|   16|          0|
    |layer2_out_5_V_reg_1335                                                                 |   16|   0|   16|          0|
    |layer2_out_60_V_reg_1580                                                                |   16|   0|   16|          0|
    |layer2_out_61_V_reg_1585                                                                |   16|   0|   16|          0|
    |layer2_out_62_V_reg_1590                                                                |   16|   0|   16|          0|
    |layer2_out_63_V_reg_1595                                                                |   16|   0|   16|          0|
    |layer2_out_6_V_reg_1340                                                                 |   16|   0|   16|          0|
    |layer2_out_7_V_reg_1345                                                                 |   16|   0|   16|          0|
    |layer2_out_8_V_reg_1350                                                                 |   16|   0|   16|          0|
    |layer2_out_9_V_reg_1355                                                                 |   16|   0|   16|          0|
    |layer4_out_0_V_reg_1600                                                                 |    6|   0|    6|          0|
    |layer4_out_10_V_reg_1650                                                                |    6|   0|    6|          0|
    |layer4_out_11_V_reg_1655                                                                |    6|   0|    6|          0|
    |layer4_out_12_V_reg_1660                                                                |    6|   0|    6|          0|
    |layer4_out_14_V_reg_1665                                                                |    6|   0|    6|          0|
    |layer4_out_15_V_reg_1670                                                                |    6|   0|    6|          0|
    |layer4_out_16_V_reg_1675                                                                |    6|   0|    6|          0|
    |layer4_out_19_V_reg_1680                                                                |    6|   0|    6|          0|
    |layer4_out_1_V_reg_1605                                                                 |    6|   0|    6|          0|
    |layer4_out_20_V_reg_1685                                                                |    6|   0|    6|          0|
    |layer4_out_21_V_reg_1690                                                                |    6|   0|    6|          0|
    |layer4_out_22_V_reg_1695                                                                |    6|   0|    6|          0|
    |layer4_out_23_V_reg_1700                                                                |    6|   0|    6|          0|
    |layer4_out_24_V_reg_1705                                                                |    6|   0|    6|          0|
    |layer4_out_25_V_reg_1710                                                                |    6|   0|    6|          0|
    |layer4_out_26_V_reg_1715                                                                |    6|   0|    6|          0|
    |layer4_out_27_V_reg_1720                                                                |    6|   0|    6|          0|
    |layer4_out_28_V_reg_1725                                                                |    6|   0|    6|          0|
    |layer4_out_29_V_reg_1730                                                                |    6|   0|    6|          0|
    |layer4_out_2_V_reg_1610                                                                 |    6|   0|    6|          0|
    |layer4_out_30_V_reg_1735                                                                |    6|   0|    6|          0|
    |layer4_out_31_V_reg_1740                                                                |    6|   0|    6|          0|
    |layer4_out_32_V_reg_1745                                                                |    6|   0|    6|          0|
    |layer4_out_33_V_reg_1750                                                                |    6|   0|    6|          0|
    |layer4_out_34_V_reg_1755                                                                |    6|   0|    6|          0|
    |layer4_out_35_V_reg_1760                                                                |    6|   0|    6|          0|
    |layer4_out_36_V_reg_1765                                                                |    6|   0|    6|          0|
    |layer4_out_37_V_reg_1770                                                                |    6|   0|    6|          0|
    |layer4_out_38_V_reg_1775                                                                |    6|   0|    6|          0|
    |layer4_out_39_V_reg_1780                                                                |    6|   0|    6|          0|
    |layer4_out_3_V_reg_1615                                                                 |    6|   0|    6|          0|
    |layer4_out_40_V_reg_1785                                                                |    6|   0|    6|          0|
    |layer4_out_41_V_reg_1790                                                                |    6|   0|    6|          0|
    |layer4_out_42_V_reg_1795                                                                |    6|   0|    6|          0|
    |layer4_out_43_V_reg_1800                                                                |    6|   0|    6|          0|
    |layer4_out_44_V_reg_1805                                                                |    6|   0|    6|          0|
    |layer4_out_45_V_reg_1810                                                                |    6|   0|    6|          0|
    |layer4_out_46_V_reg_1815                                                                |    6|   0|    6|          0|
    |layer4_out_47_V_reg_1820                                                                |    6|   0|    6|          0|
    |layer4_out_48_V_reg_1825                                                                |    6|   0|    6|          0|
    |layer4_out_4_V_reg_1620                                                                 |    6|   0|    6|          0|
    |layer4_out_50_V_reg_1830                                                                |    6|   0|    6|          0|
    |layer4_out_51_V_reg_1835                                                                |    6|   0|    6|          0|
    |layer4_out_52_V_reg_1840                                                                |    6|   0|    6|          0|
    |layer4_out_53_V_reg_1845                                                                |    6|   0|    6|          0|
    |layer4_out_54_V_reg_1850                                                                |    6|   0|    6|          0|
    |layer4_out_55_V_reg_1855                                                                |    6|   0|    6|          0|
    |layer4_out_57_V_reg_1860                                                                |    6|   0|    6|          0|
    |layer4_out_59_V_reg_1865                                                                |    6|   0|    6|          0|
    |layer4_out_5_V_reg_1625                                                                 |    6|   0|    6|          0|
    |layer4_out_60_V_reg_1870                                                                |    6|   0|    6|          0|
    |layer4_out_61_V_reg_1875                                                                |    6|   0|    6|          0|
    |layer4_out_62_V_reg_1880                                                                |    6|   0|    6|          0|
    |layer4_out_63_V_reg_1885                                                                |    6|   0|    6|          0|
    |layer4_out_6_V_reg_1630                                                                 |    6|   0|    6|          0|
    |layer4_out_7_V_reg_1635                                                                 |    6|   0|    6|          0|
    |layer4_out_8_V_reg_1640                                                                 |    6|   0|    6|          0|
    |layer4_out_9_V_reg_1645                                                                 |    6|   0|    6|          0|
    |layer5_out_0_V_reg_1890                                                                 |   16|   0|   16|          0|
    |layer5_out_11_V_reg_1930                                                                |   16|   0|   16|          0|
    |layer5_out_12_V_reg_1935                                                                |   16|   0|   16|          0|
    |layer5_out_13_V_reg_1940                                                                |   16|   0|   16|          0|
    |layer5_out_14_V_reg_1945                                                                |   16|   0|   16|          0|
    |layer5_out_15_V_reg_1950                                                                |   16|   0|   16|          0|
    |layer5_out_16_V_reg_1955                                                                |   16|   0|   16|          0|
    |layer5_out_17_V_reg_1960                                                                |   16|   0|   16|          0|
    |layer5_out_18_V_reg_1965                                                                |   16|   0|   16|          0|
    |layer5_out_19_V_reg_1970                                                                |   16|   0|   16|          0|
    |layer5_out_1_V_reg_1895                                                                 |   16|   0|   16|          0|
    |layer5_out_20_V_reg_1975                                                                |   16|   0|   16|          0|
    |layer5_out_21_V_reg_1980                                                                |   16|   0|   16|          0|
    |layer5_out_22_V_reg_1985                                                                |   16|   0|   16|          0|
    |layer5_out_23_V_reg_1990                                                                |   16|   0|   16|          0|
    |layer5_out_24_V_reg_1995                                                                |   16|   0|   16|          0|
    |layer5_out_25_V_reg_2000                                                                |   16|   0|   16|          0|
    |layer5_out_26_V_reg_2005                                                                |   16|   0|   16|          0|
    |layer5_out_27_V_reg_2010                                                                |   16|   0|   16|          0|
    |layer5_out_2_V_reg_1900                                                                 |   16|   0|   16|          0|
    |layer5_out_30_V_reg_2015                                                                |   16|   0|   16|          0|
    |layer5_out_31_V_reg_2020                                                                |   16|   0|   16|          0|
    |layer5_out_3_V_reg_1905                                                                 |   16|   0|   16|          0|
    |layer5_out_4_V_reg_1910                                                                 |   16|   0|   16|          0|
    |layer5_out_7_V_reg_1915                                                                 |   16|   0|   16|          0|
    |layer5_out_8_V_reg_1920                                                                 |   16|   0|   16|          0|
    |layer5_out_9_V_reg_1925                                                                 |   16|   0|   16|          0|
    |layer7_out_0_V_reg_2025                                                                 |    6|   0|    6|          0|
    |layer7_out_11_V_reg_2065                                                                |    6|   0|    6|          0|
    |layer7_out_12_V_reg_2070                                                                |    6|   0|    6|          0|
    |layer7_out_13_V_reg_2075                                                                |    6|   0|    6|          0|
    |layer7_out_14_V_reg_2080                                                                |    6|   0|    6|          0|
    |layer7_out_15_V_reg_2085                                                                |    6|   0|    6|          0|
    |layer7_out_16_V_reg_2090                                                                |    6|   0|    6|          0|
    |layer7_out_17_V_reg_2095                                                                |    6|   0|    6|          0|
    |layer7_out_18_V_reg_2100                                                                |    6|   0|    6|          0|
    |layer7_out_19_V_reg_2105                                                                |    6|   0|    6|          0|
    |layer7_out_1_V_reg_2030                                                                 |    6|   0|    6|          0|
    |layer7_out_20_V_reg_2110                                                                |    6|   0|    6|          0|
    |layer7_out_21_V_reg_2115                                                                |    6|   0|    6|          0|
    |layer7_out_22_V_reg_2120                                                                |    6|   0|    6|          0|
    |layer7_out_23_V_reg_2125                                                                |    6|   0|    6|          0|
    |layer7_out_24_V_reg_2130                                                                |    6|   0|    6|          0|
    |layer7_out_25_V_reg_2135                                                                |    6|   0|    6|          0|
    |layer7_out_26_V_reg_2140                                                                |    6|   0|    6|          0|
    |layer7_out_27_V_reg_2145                                                                |    6|   0|    6|          0|
    |layer7_out_2_V_reg_2035                                                                 |    6|   0|    6|          0|
    |layer7_out_30_V_reg_2150                                                                |    6|   0|    6|          0|
    |layer7_out_31_V_reg_2155                                                                |    6|   0|    6|          0|
    |layer7_out_3_V_reg_2040                                                                 |    6|   0|    6|          0|
    |layer7_out_4_V_reg_2045                                                                 |    6|   0|    6|          0|
    |layer7_out_7_V_reg_2050                                                                 |    6|   0|    6|          0|
    |layer7_out_8_V_reg_2055                                                                 |    6|   0|    6|          0|
    |layer7_out_9_V_reg_2060                                                                 |    6|   0|    6|          0|
    |layer8_out_0_V_reg_2160                                                                 |   16|   0|   16|          0|
    |layer8_out_10_V_reg_2205                                                                |   16|   0|   16|          0|
    |layer8_out_12_V_reg_2210                                                                |   16|   0|   16|          0|
    |layer8_out_13_V_reg_2215                                                                |   16|   0|   16|          0|
    |layer8_out_15_V_reg_2220                                                                |   16|   0|   16|          0|
    |layer8_out_16_V_reg_2225                                                                |   16|   0|   16|          0|
    |layer8_out_17_V_reg_2230                                                                |   16|   0|   16|          0|
    |layer8_out_18_V_reg_2235                                                                |   16|   0|   16|          0|
    |layer8_out_19_V_reg_2240                                                                |   16|   0|   16|          0|
    |layer8_out_20_V_reg_2245                                                                |   16|   0|   16|          0|
    |layer8_out_21_V_reg_2250                                                                |   16|   0|   16|          0|
    |layer8_out_22_V_reg_2255                                                                |   16|   0|   16|          0|
    |layer8_out_24_V_reg_2260                                                                |   16|   0|   16|          0|
    |layer8_out_25_V_reg_2265                                                                |   16|   0|   16|          0|
    |layer8_out_26_V_reg_2270                                                                |   16|   0|   16|          0|
    |layer8_out_29_V_reg_2275                                                                |   16|   0|   16|          0|
    |layer8_out_2_V_reg_2165                                                                 |   16|   0|   16|          0|
    |layer8_out_31_V_reg_2280                                                                |   16|   0|   16|          0|
    |layer8_out_3_V_reg_2170                                                                 |   16|   0|   16|          0|
    |layer8_out_4_V_reg_2175                                                                 |   16|   0|   16|          0|
    |layer8_out_5_V_reg_2180                                                                 |   16|   0|   16|          0|
    |layer8_out_6_V_reg_2185                                                                 |   16|   0|   16|          0|
    |layer8_out_7_V_reg_2190                                                                 |   16|   0|   16|          0|
    |layer8_out_8_V_reg_2195                                                                 |   16|   0|   16|          0|
    |layer8_out_9_V_reg_2200                                                                 |   16|   0|   16|          0|
    +----------------------------------------------------------------------------------------+-----+----+-----+-----------+
    |Total                                                                                   | 2618|   0| 2618|          0|
    +----------------------------------------------------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+-----------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+------------------------+-----+-----+------------+-----------------+--------------+
|ap_clk                  |  in |    1| ap_ctrl_hs |    myproject    | return value |
|ap_rst                  |  in |    1| ap_ctrl_hs |    myproject    | return value |
|ap_start                |  in |    1| ap_ctrl_hs |    myproject    | return value |
|ap_done                 | out |    1| ap_ctrl_hs |    myproject    | return value |
|ap_idle                 | out |    1| ap_ctrl_hs |    myproject    | return value |
|ap_ready                | out |    1| ap_ctrl_hs |    myproject    | return value |
|fc1_input_V_ap_vld      |  in |    1|   ap_vld   |   fc1_input_V   |    pointer   |
|fc1_input_V             |  in |  256|   ap_vld   |   fc1_input_V   |    pointer   |
|layer13_out_0_V         | out |   16|   ap_vld   | layer13_out_0_V |    pointer   |
|layer13_out_0_V_ap_vld  | out |    1|   ap_vld   | layer13_out_0_V |    pointer   |
|layer13_out_1_V         | out |   16|   ap_vld   | layer13_out_1_V |    pointer   |
|layer13_out_1_V_ap_vld  | out |    1|   ap_vld   | layer13_out_1_V |    pointer   |
|layer13_out_2_V         | out |   16|   ap_vld   | layer13_out_2_V |    pointer   |
|layer13_out_2_V_ap_vld  | out |    1|   ap_vld   | layer13_out_2_V |    pointer   |
|layer13_out_3_V         | out |   16|   ap_vld   | layer13_out_3_V |    pointer   |
|layer13_out_3_V_ap_vld  | out |    1|   ap_vld   | layer13_out_3_V |    pointer   |
|layer13_out_4_V         | out |   16|   ap_vld   | layer13_out_4_V |    pointer   |
|layer13_out_4_V_ap_vld  | out |    1|   ap_vld   | layer13_out_4_V |    pointer   |
+------------------------+-----+-----+------------+-----------------+--------------+

