// ==============================================================
// Generated by Vitis HLS v2024.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module denoise_top_Block_entry_frame_counter_wr_proc_Pipeline_FINALIZE_NOISE (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        zext_ln330,
        denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_sp_1_address1,
        denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_sp_1_ce1,
        denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_sp_1_we1,
        denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_sp_1_d1,
        denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_ac_3_address0,
        denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_ac_3_ce0,
        denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_ac_3_q0,
        denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_ac_2_address0,
        denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_ac_2_ce0,
        denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_ac_2_q0,
        denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_ac_1_address0,
        denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_ac_1_ce0,
        denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_ac_1_q0,
        denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_ac_address0,
        denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_ac_ce0,
        denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_ac_q0,
        denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_sp_2_address1,
        denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_sp_2_ce1,
        denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_sp_2_we1,
        denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_sp_2_d1,
        denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_sp_3_address1,
        denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_sp_3_ce1,
        denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_sp_3_we1,
        denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_sp_3_d1,
        denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_sp_address1,
        denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_sp_ce1,
        denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_sp_we1,
        denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_sp_d1
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [23:0] zext_ln330;
output  [7:0] denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_sp_1_address1;
output   denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_sp_1_ce1;
output   denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_sp_1_we1;
output  [23:0] denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_sp_1_d1;
output  [7:0] denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_ac_3_address0;
output   denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_ac_3_ce0;
input  [23:0] denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_ac_3_q0;
output  [7:0] denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_ac_2_address0;
output   denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_ac_2_ce0;
input  [23:0] denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_ac_2_q0;
output  [7:0] denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_ac_1_address0;
output   denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_ac_1_ce0;
input  [23:0] denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_ac_1_q0;
output  [7:0] denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_ac_address0;
output   denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_ac_ce0;
input  [23:0] denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_ac_q0;
output  [7:0] denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_sp_2_address1;
output   denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_sp_2_ce1;
output   denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_sp_2_we1;
output  [23:0] denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_sp_2_d1;
output  [7:0] denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_sp_3_address1;
output   denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_sp_3_ce1;
output   denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_sp_3_we1;
output  [23:0] denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_sp_3_d1;
output  [7:0] denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_sp_address1;
output   denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_sp_ce1;
output   denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_sp_we1;
output  [23:0] denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_sp_d1;

reg ap_idle;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_idle_pp0;
wire    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln328_fu_218_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire   [43:0] zext_ln330_cast_fu_206_p1;
reg   [43:0] zext_ln330_cast_reg_305;
wire    ap_block_pp0_stage0_11001;
wire   [1:0] trunc_ln328_fu_230_p1;
reg   [1:0] trunc_ln328_reg_314;
reg   [1:0] trunc_ln328_reg_314_pp0_iter1_reg;
reg   [1:0] trunc_ln328_reg_314_pp0_iter2_reg;
reg   [7:0] denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_sp_16_reg_339;
reg   [7:0] denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_sp_16_reg_339_pp0_iter1_reg;
reg   [7:0] denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_sp_16_reg_339_pp0_iter2_reg;
reg   [7:0] denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_sp_17_reg_344;
reg   [7:0] denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_sp_17_reg_344_pp0_iter1_reg;
reg   [7:0] denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_sp_17_reg_344_pp0_iter2_reg;
reg   [7:0] denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_sp_18_reg_349;
reg   [7:0] denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_sp_18_reg_349_pp0_iter1_reg;
reg   [7:0] denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_sp_18_reg_349_pp0_iter2_reg;
reg   [7:0] denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_sp_19_reg_354;
reg   [7:0] denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_sp_19_reg_354_pp0_iter1_reg;
reg   [7:0] denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_sp_19_reg_354_pp0_iter2_reg;
wire   [23:0] tmp_i_fu_261_p11;
reg   [23:0] tmp_i_reg_359;
reg   [23:0] trunc_ln2_reg_364;
wire   [63:0] zext_ln328_fu_244_p1;
wire    ap_block_pp0_stage0;
reg   [10:0] i_fu_76;
wire   [10:0] add_ln328_fu_224_p2;
wire    ap_loop_init;
reg   [10:0] ap_sig_allocacmp_i_4;
reg    denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_ac_3_ce0_local;
reg    denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_ac_2_ce0_local;
reg    denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_ac_1_ce0_local;
reg    denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_ac_ce0_local;
reg    denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_sp_1_we1_local;
reg    denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_sp_1_ce1_local;
reg    denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_sp_2_we1_local;
reg    denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_sp_2_ce1_local;
reg    denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_sp_3_we1_local;
reg    denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_sp_3_ce1_local;
reg    denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_sp_we1_local;
reg    denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_sp_ce1_local;
wire   [23:0] mul_ln330_fu_202_p0;
wire   [23:0] mul_ln330_fu_202_p1;
wire   [7:0] lshr_ln1_fu_234_p4;
wire   [23:0] tmp_i_fu_261_p9;
wire   [43:0] mul_ln330_fu_202_p2;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ready_sig;
wire    ap_done_sig;
wire   [43:0] mul_ln330_fu_202_p00;
wire   [1:0] tmp_i_fu_261_p1;
wire   [1:0] tmp_i_fu_261_p3;
wire  signed [1:0] tmp_i_fu_261_p5;
wire  signed [1:0] tmp_i_fu_261_p7;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 zext_ln330_cast_reg_305 = 44'd0;
#0 trunc_ln328_reg_314 = 2'd0;
#0 trunc_ln328_reg_314_pp0_iter1_reg = 2'd0;
#0 trunc_ln328_reg_314_pp0_iter2_reg = 2'd0;
#0 denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_sp_16_reg_339 = 8'd0;
#0 denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_sp_16_reg_339_pp0_iter1_reg = 8'd0;
#0 denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_sp_16_reg_339_pp0_iter2_reg = 8'd0;
#0 denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_sp_17_reg_344 = 8'd0;
#0 denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_sp_17_reg_344_pp0_iter1_reg = 8'd0;
#0 denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_sp_17_reg_344_pp0_iter2_reg = 8'd0;
#0 denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_sp_18_reg_349 = 8'd0;
#0 denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_sp_18_reg_349_pp0_iter1_reg = 8'd0;
#0 denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_sp_18_reg_349_pp0_iter2_reg = 8'd0;
#0 denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_sp_19_reg_354 = 8'd0;
#0 denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_sp_19_reg_354_pp0_iter1_reg = 8'd0;
#0 denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_sp_19_reg_354_pp0_iter2_reg = 8'd0;
#0 tmp_i_reg_359 = 24'd0;
#0 trunc_ln2_reg_364 = 24'd0;
#0 i_fu_76 = 11'd0;
#0 ap_done_reg = 1'b0;
#0 ap_loop_exit_ready_pp0_iter1_reg = 1'b0;
#0 ap_loop_exit_ready_pp0_iter2_reg = 1'b0;
end

denoise_top_mul_24ns_24ns_44_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 44 ))
mul_24ns_24ns_44_1_1_U53(
    .din0(mul_ln330_fu_202_p0),
    .din1(mul_ln330_fu_202_p1),
    .dout(mul_ln330_fu_202_p2)
);

(* dissolve_hierarchy = "yes" *) denoise_top_sparsemux_9_2_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 24 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 24 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 24 ),
    .CASE3( 2'h3 ),
    .din3_WIDTH( 24 ),
    .def_WIDTH( 24 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 24 ))
sparsemux_9_2_24_1_1_U54(
    .din0(denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_ac_3_q0),
    .din1(denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_ac_2_q0),
    .din2(denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_ac_1_q0),
    .din3(denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_ac_q0),
    .def(tmp_i_fu_261_p9),
    .sel(trunc_ln328_reg_314),
    .dout(tmp_i_fu_261_p11)
);

denoise_top_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready_sig),
    .ap_done(ap_done_sig),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_rst or posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_rst or posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter2_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_rst or posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_rst or posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_rst or posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_rst or posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_loop_exit_ready_pp0_iter1_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        end
    end
end

always @ (posedge ap_rst or posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_loop_exit_ready_pp0_iter2_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        end
    end
end

always @ (posedge ap_rst or posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_sp_16_reg_339 <= 8'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_sp_16_reg_339 <= zext_ln328_fu_244_p1;
        end
    end
end

always @ (posedge ap_rst or posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_sp_16_reg_339_pp0_iter1_reg <= 8'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_sp_16_reg_339_pp0_iter1_reg <= denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_sp_16_reg_339;
        end
    end
end

always @ (posedge ap_rst or posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_sp_16_reg_339_pp0_iter2_reg <= 8'd0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_11001)) begin
            denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_sp_16_reg_339_pp0_iter2_reg <= denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_sp_16_reg_339_pp0_iter1_reg;
        end
    end
end

always @ (posedge ap_rst or posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_sp_17_reg_344 <= 8'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_sp_17_reg_344 <= zext_ln328_fu_244_p1;
        end
    end
end

always @ (posedge ap_rst or posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_sp_17_reg_344_pp0_iter1_reg <= 8'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_sp_17_reg_344_pp0_iter1_reg <= denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_sp_17_reg_344;
        end
    end
end

always @ (posedge ap_rst or posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_sp_17_reg_344_pp0_iter2_reg <= 8'd0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_11001)) begin
            denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_sp_17_reg_344_pp0_iter2_reg <= denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_sp_17_reg_344_pp0_iter1_reg;
        end
    end
end

always @ (posedge ap_rst or posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_sp_18_reg_349 <= 8'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_sp_18_reg_349 <= zext_ln328_fu_244_p1;
        end
    end
end

always @ (posedge ap_rst or posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_sp_18_reg_349_pp0_iter1_reg <= 8'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_sp_18_reg_349_pp0_iter1_reg <= denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_sp_18_reg_349;
        end
    end
end

always @ (posedge ap_rst or posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_sp_18_reg_349_pp0_iter2_reg <= 8'd0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_11001)) begin
            denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_sp_18_reg_349_pp0_iter2_reg <= denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_sp_18_reg_349_pp0_iter1_reg;
        end
    end
end

always @ (posedge ap_rst or posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_sp_19_reg_354 <= 8'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_sp_19_reg_354 <= zext_ln328_fu_244_p1;
        end
    end
end

always @ (posedge ap_rst or posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_sp_19_reg_354_pp0_iter1_reg <= 8'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_sp_19_reg_354_pp0_iter1_reg <= denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_sp_19_reg_354;
        end
    end
end

always @ (posedge ap_rst or posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_sp_19_reg_354_pp0_iter2_reg <= 8'd0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_11001)) begin
            denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_sp_19_reg_354_pp0_iter2_reg <= denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_sp_19_reg_354_pp0_iter1_reg;
        end
    end
end

always @ (posedge ap_rst or posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        i_fu_76 <= 11'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            if (((icmp_ln328_fu_218_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
                i_fu_76 <= add_ln328_fu_224_p2;
            end else if ((ap_loop_init == 1'b1)) begin
                i_fu_76 <= 11'd0;
            end
        end
    end
end

always @ (posedge ap_rst or posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        tmp_i_reg_359 <= 24'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            tmp_i_reg_359 <= tmp_i_fu_261_p11;
        end
    end
end

always @ (posedge ap_rst or posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        trunc_ln2_reg_364 <= 24'd0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_11001)) begin
            trunc_ln2_reg_364 <= {{mul_ln330_fu_202_p2[43:20]}};
        end
    end
end

always @ (posedge ap_rst or posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        trunc_ln328_reg_314 <= 2'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            trunc_ln328_reg_314 <= trunc_ln328_fu_230_p1;
        end
    end
end

always @ (posedge ap_rst or posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        trunc_ln328_reg_314_pp0_iter1_reg <= 2'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            trunc_ln328_reg_314_pp0_iter1_reg <= trunc_ln328_reg_314;
        end
    end
end

always @ (posedge ap_rst or posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        trunc_ln328_reg_314_pp0_iter2_reg <= 2'd0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_11001)) begin
            trunc_ln328_reg_314_pp0_iter2_reg <= trunc_ln328_reg_314_pp0_iter1_reg;
        end
    end
end

always @ (posedge ap_rst or posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
                zext_ln330_cast_reg_305[0] <= 1'b0;
        zext_ln330_cast_reg_305[1] <= 1'b0;
        zext_ln330_cast_reg_305[2] <= 1'b0;
        zext_ln330_cast_reg_305[3] <= 1'b0;
        zext_ln330_cast_reg_305[4] <= 1'b0;
        zext_ln330_cast_reg_305[5] <= 1'b0;
        zext_ln330_cast_reg_305[6] <= 1'b0;
        zext_ln330_cast_reg_305[7] <= 1'b0;
        zext_ln330_cast_reg_305[8] <= 1'b0;
        zext_ln330_cast_reg_305[9] <= 1'b0;
        zext_ln330_cast_reg_305[10] <= 1'b0;
        zext_ln330_cast_reg_305[11] <= 1'b0;
        zext_ln330_cast_reg_305[12] <= 1'b0;
        zext_ln330_cast_reg_305[13] <= 1'b0;
        zext_ln330_cast_reg_305[14] <= 1'b0;
        zext_ln330_cast_reg_305[15] <= 1'b0;
        zext_ln330_cast_reg_305[16] <= 1'b0;
        zext_ln330_cast_reg_305[17] <= 1'b0;
        zext_ln330_cast_reg_305[18] <= 1'b0;
        zext_ln330_cast_reg_305[19] <= 1'b0;
        zext_ln330_cast_reg_305[20] <= 1'b0;
        zext_ln330_cast_reg_305[21] <= 1'b0;
        zext_ln330_cast_reg_305[22] <= 1'b0;
        zext_ln330_cast_reg_305[23] <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
                        zext_ln330_cast_reg_305[23 : 0] <= zext_ln330_cast_fu_206_p1[23 : 0];
        end
    end
end

always @ (*) begin
    if (((icmp_ln328_fu_218_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter2_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_i_4 = 11'd0;
    end else begin
        ap_sig_allocacmp_i_4 = i_fu_76;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_ac_1_ce0_local = 1'b1;
    end else begin
        denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_ac_1_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_ac_2_ce0_local = 1'b1;
    end else begin
        denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_ac_2_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_ac_3_ce0_local = 1'b1;
    end else begin
        denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_ac_3_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_ac_ce0_local = 1'b1;
    end else begin
        denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_ac_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_sp_1_ce1_local = 1'b1;
    end else begin
        denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_sp_1_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (trunc_ln328_reg_314_pp0_iter2_reg == 2'd2))) begin
        denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_sp_1_we1_local = 1'b1;
    end else begin
        denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_sp_1_we1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_sp_2_ce1_local = 1'b1;
    end else begin
        denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_sp_2_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (trunc_ln328_reg_314_pp0_iter2_reg == 2'd1))) begin
        denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_sp_2_we1_local = 1'b1;
    end else begin
        denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_sp_2_we1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_sp_3_ce1_local = 1'b1;
    end else begin
        denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_sp_3_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (trunc_ln328_reg_314_pp0_iter2_reg == 2'd0))) begin
        denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_sp_3_we1_local = 1'b1;
    end else begin
        denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_sp_3_we1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_sp_ce1_local = 1'b1;
    end else begin
        denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_sp_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (trunc_ln328_reg_314_pp0_iter2_reg == 2'd3))) begin
        denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_sp_we1_local = 1'b1;
    end else begin
        denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_sp_we1_local = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln328_fu_224_p2 = (ap_sig_allocacmp_i_4 + 11'd1);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_done = ap_done_sig;

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_ready = ap_ready_sig;

assign denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_ac_1_address0 = zext_ln328_fu_244_p1;

assign denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_ac_1_ce0 = denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_ac_1_ce0_local;

assign denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_ac_2_address0 = zext_ln328_fu_244_p1;

assign denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_ac_2_ce0 = denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_ac_2_ce0_local;

assign denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_ac_3_address0 = zext_ln328_fu_244_p1;

assign denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_ac_3_ce0 = denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_ac_3_ce0_local;

assign denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_ac_address0 = zext_ln328_fu_244_p1;

assign denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_ac_ce0 = denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_ac_ce0_local;

assign denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_sp_1_address1 = denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_sp_18_reg_349_pp0_iter2_reg;

assign denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_sp_1_ce1 = denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_sp_1_ce1_local;

assign denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_sp_1_d1 = trunc_ln2_reg_364;

assign denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_sp_1_we1 = denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_sp_1_we1_local;

assign denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_sp_2_address1 = denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_sp_17_reg_344_pp0_iter2_reg;

assign denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_sp_2_ce1 = denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_sp_2_ce1_local;

assign denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_sp_2_d1 = trunc_ln2_reg_364;

assign denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_sp_2_we1 = denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_sp_2_we1_local;

assign denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_sp_3_address1 = denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_sp_16_reg_339_pp0_iter2_reg;

assign denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_sp_3_ce1 = denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_sp_3_ce1_local;

assign denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_sp_3_d1 = trunc_ln2_reg_364;

assign denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_sp_3_we1 = denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_sp_3_we1_local;

assign denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_sp_address1 = denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_sp_19_reg_354_pp0_iter2_reg;

assign denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_sp_ce1 = denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_sp_ce1_local;

assign denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_sp_d1 = trunc_ln2_reg_364;

assign denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_sp_we1 = denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_sp_we1_local;

assign icmp_ln328_fu_218_p2 = ((ap_sig_allocacmp_i_4 == 11'd1024) ? 1'b1 : 1'b0);

assign lshr_ln1_fu_234_p4 = {{ap_sig_allocacmp_i_4[9:2]}};

assign mul_ln330_fu_202_p0 = mul_ln330_fu_202_p00;

assign mul_ln330_fu_202_p00 = tmp_i_reg_359;

assign mul_ln330_fu_202_p1 = zext_ln330_cast_reg_305;

assign tmp_i_fu_261_p9 = 'bx;

assign trunc_ln328_fu_230_p1 = ap_sig_allocacmp_i_4[1:0];

assign zext_ln328_fu_244_p1 = lshr_ln1_fu_234_p4;

assign zext_ln330_cast_fu_206_p1 = zext_ln330;

always @ (posedge ap_clk) begin
    zext_ln330_cast_reg_305[43:24] <= 20'b00000000000000000000;
end

endmodule //denoise_top_Block_entry_frame_counter_wr_proc_Pipeline_FINALIZE_NOISE
