{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1503504317692 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1503504317693 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 23 12:05:17 2017 " "Processing started: Wed Aug 23 12:05:17 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1503504317693 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503504317693 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503504317693 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1503504317952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RS232UART/synthesis/submodules/RS232UART_rs232_0.v 1 1 " "Found 1 design units, including 1 entities, in source file RS232UART/synthesis/submodules/RS232UART_rs232_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 RS232UART_rs232_0 " "Found entity 1: RS232UART_rs232_0" {  } { { "RS232UART/synthesis/submodules/RS232UART_rs232_0.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/TESTS/RS232UART/synthesis/submodules/RS232UART_rs232_0.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503504327490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503504327490 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "altera_up_sync_fifo.v(138) " "Verilog HDL Module Instantiation warning at altera_up_sync_fifo.v(138): ignored dangling comma in List of Port Connections" {  } { { "RS232UART/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/TESTS/RS232UART/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1503504327491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RS232UART/synthesis/submodules/altera_up_sync_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file RS232UART/synthesis/submodules/altera_up_sync_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_sync_fifo " "Found entity 1: altera_up_sync_fifo" {  } { { "RS232UART/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/TESTS/RS232UART/synthesis/submodules/altera_up_sync_fifo.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503504327491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503504327491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RS232UART/synthesis/submodules/altera_up_rs232_out_serializer.v 1 1 " "Found 1 design units, including 1 entities, in source file RS232UART/synthesis/submodules/altera_up_rs232_out_serializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_rs232_out_serializer " "Found entity 1: altera_up_rs232_out_serializer" {  } { { "RS232UART/synthesis/submodules/altera_up_rs232_out_serializer.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/TESTS/RS232UART/synthesis/submodules/altera_up_rs232_out_serializer.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503504327492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503504327492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RS232UART/synthesis/submodules/altera_up_rs232_in_deserializer.v 1 1 " "Found 1 design units, including 1 entities, in source file RS232UART/synthesis/submodules/altera_up_rs232_in_deserializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_rs232_in_deserializer " "Found entity 1: altera_up_rs232_in_deserializer" {  } { { "RS232UART/synthesis/submodules/altera_up_rs232_in_deserializer.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/TESTS/RS232UART/synthesis/submodules/altera_up_rs232_in_deserializer.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503504327493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503504327493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RS232UART/synthesis/submodules/altera_up_rs232_counters.v 1 1 " "Found 1 design units, including 1 entities, in source file RS232UART/synthesis/submodules/altera_up_rs232_counters.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_rs232_counters " "Found entity 1: altera_up_rs232_counters" {  } { { "RS232UART/synthesis/submodules/altera_up_rs232_counters.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/TESTS/RS232UART/synthesis/submodules/altera_up_rs232_counters.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503504327493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503504327493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RS232UART/synthesis/RS232UART.v 1 1 " "Found 1 design units, including 1 entities, in source file RS232UART/synthesis/RS232UART.v" { { "Info" "ISGN_ENTITY_NAME" "1 RS232UART " "Found entity 1: RS232UART" {  } { { "RS232UART/synthesis/RS232UART.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/TESTS/RS232UART/synthesis/RS232UART.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503504327494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503504327494 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/jmeijers/Documents/BRAM/Individual_Tests/TESTS/RS232UART_rs232_0.v /home/jmeijers/Documents/BRAM/Individual_Tests/TESTS/RS232UART/synthesis/submodules/RS232UART_rs232_0.v " "File \"/home/jmeijers/Documents/BRAM/Individual_Tests/TESTS/RS232UART_rs232_0.v\" is a duplicate of already analyzed file \"/home/jmeijers/Documents/BRAM/Individual_Tests/TESTS/RS232UART/synthesis/submodules/RS232UART_rs232_0.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1503504327494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RS232UART_rs232_0.v 0 0 " "Found 0 design units, including 0 entities, in source file RS232UART_rs232_0.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503504327494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_1_port.v 1 1 " "Found 1 design units, including 1 entities, in source file ram_1_port.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram_1_port " "Found entity 1: ram_1_port" {  } { { "ram_1_port.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/TESTS/ram_1_port.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503504327495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503504327495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_reconfig.v 2 2 " "Found 2 design units, including 2 entities, in source file pll_reconfig.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_reconfig_pllrcfg_kr01 " "Found entity 1: pll_reconfig_pllrcfg_kr01" {  } { { "pll_reconfig.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/TESTS/pll_reconfig.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503504327533 ""} { "Info" "ISGN_ENTITY_NAME" "2 pll_reconfig " "Found entity 2: pll_reconfig" {  } { { "pll_reconfig.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/TESTS/pll_reconfig.v" 1329 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503504327533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503504327533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reconfig_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file reconfig_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 reconfig_pll " "Found entity 1: reconfig_pll" {  } { { "reconfig_pll.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/TESTS/reconfig_pll.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503504327534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503504327534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Error_Check_Tree.v 1 1 " "Found 1 design units, including 1 entities, in source file Error_Check_Tree.v" { { "Info" "ISGN_ENTITY_NAME" "1 error_check_tree " "Found entity 1: error_check_tree" {  } { { "Error_Check_Tree.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/TESTS/Error_Check_Tree.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503504327535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503504327535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/TESTS/pll.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503504327536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503504327536 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX0 hex0 top.v(7) " "Verilog HDL Declaration information at top.v(7): object \"HEX0\" differs only in case from object \"hex0\" in the same scope" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/TESTS/top.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1503504327536 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX1 hex1 top.v(8) " "Verilog HDL Declaration information at top.v(8): object \"HEX1\" differs only in case from object \"hex1\" in the same scope" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/TESTS/top.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1503504327537 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX2 hex2 top.v(9) " "Verilog HDL Declaration information at top.v(9): object \"HEX2\" differs only in case from object \"hex2\" in the same scope" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/TESTS/top.v" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1503504327537 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX3 hex3 top.v(10) " "Verilog HDL Declaration information at top.v(10): object \"HEX3\" differs only in case from object \"hex3\" in the same scope" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/TESTS/top.v" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1503504327537 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX4 hex4 top.v(11) " "Verilog HDL Declaration information at top.v(11): object \"HEX4\" differs only in case from object \"hex4\" in the same scope" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/TESTS/top.v" 11 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1503504327537 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX5 hex5 top.v(14) " "Verilog HDL Declaration information at top.v(14): object \"HEX5\" differs only in case from object \"hex5\" in the same scope" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/TESTS/top.v" 14 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1503504327537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.v 3 3 " "Found 3 design units, including 3 entities, in source file top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/TESTS/top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503504327537 ""} { "Info" "ISGN_ENTITY_NAME" "2 ram_top " "Found entity 2: ram_top" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/TESTS/top.v" 192 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503504327537 ""} { "Info" "ISGN_ENTITY_NAME" "3 hex_display " "Found entity 3: hex_display" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/TESTS/top.v" 335 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503504327537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503504327537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RAM_Controller.v 1 1 " "Found 1 design units, including 1 entities, in source file RAM_Controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM_Controller " "Found entity 1: RAM_Controller" {  } { { "RAM_Controller.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/TESTS/RAM_Controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503504327538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503504327538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RAM.v 1 1 " "Found 1 design units, including 1 entities, in source file RAM.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "RAM.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/TESTS/RAM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503504327538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503504327538 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1503504327608 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG top.v(5) " "Output port \"LEDG\" at top.v(5) has no driver" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/TESTS/top.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1503504327610 "|top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR top.v(6) " "Output port \"LEDR\" at top.v(6) has no driver" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/TESTS/top.v" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1503504327610 "|top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:pll1 " "Elaborating entity \"pll\" for hierarchy \"pll:pll1\"" {  } { { "top.v" "pll1" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/TESTS/top.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503504327611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reconfig_pll pll:pll1\|reconfig_pll:pll1 " "Elaborating entity \"reconfig_pll\" for hierarchy \"pll:pll1\|reconfig_pll:pll1\"" {  } { { "pll.v" "pll1" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/TESTS/pll.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503504327612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll:pll1\|reconfig_pll:pll1\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll:pll1\|reconfig_pll:pll1\|altpll:altpll_component\"" {  } { { "reconfig_pll.v" "altpll_component" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/TESTS/reconfig_pll.v" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503504327664 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:pll1\|reconfig_pll:pll1\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll:pll1\|reconfig_pll:pll1\|altpll:altpll_component\"" {  } { { "reconfig_pll.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/TESTS/reconfig_pll.v" 131 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503504327665 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:pll1\|reconfig_pll:pll1\|altpll:altpll_component " "Instantiated megafunction \"pll:pll1\|reconfig_pll:pll1\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "charge_pump_current_bits 1 " "Parameter \"charge_pump_current_bits\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503504327665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503504327665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503504327665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503504327665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loop_filter_c_bits 0 " "Parameter \"loop_filter_c_bits\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503504327665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loop_filter_r_bits 19 " "Parameter \"loop_filter_r_bits\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503504327665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=reconfig_pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=reconfig_pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503504327665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503504327665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "m 101 " "Parameter \"m\" = \"101\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503504327665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "m_initial 1 " "Parameter \"m_initial\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503504327665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "m_ph 0 " "Parameter \"m_ph\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503504327665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "n 5 " "Parameter \"n\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503504327665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503504327665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503504327665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503504327665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503504327665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503504327665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503504327665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503504327665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503504327665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_USED " "Parameter \"port_configupdate\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503504327665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503504327665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503504327665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503504327665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503504327665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503504327665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503504327665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503504327665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503504327665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503504327665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503504327665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503504327665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_USED " "Parameter \"port_scanclk\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503504327665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_USED " "Parameter \"port_scanclkena\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503504327665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_USED " "Parameter \"port_scandata\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503504327665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_USED " "Parameter \"port_scandataout\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503504327665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_USED " "Parameter \"port_scandone\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503504327665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503504327665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503504327665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503504327665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503504327665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503504327665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503504327665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503504327665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503504327665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503504327665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503504327665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503504327665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503504327665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503504327665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503504327665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503504327665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503504327665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503504327665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503504327665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503504327665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "vco_post_scale 1 " "Parameter \"vco_post_scale\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503504327665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503504327665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c0_high 5 " "Parameter \"c0_high\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503504327665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c0_initial 1 " "Parameter \"c0_initial\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503504327665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c0_low 5 " "Parameter \"c0_low\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503504327665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c0_mode even " "Parameter \"c0_mode\" = \"even\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503504327665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c0_ph 0 " "Parameter \"c0_ph\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503504327665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c1_high 10 " "Parameter \"c1_high\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503504327665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c1_initial 1 " "Parameter \"c1_initial\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503504327665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c1_low 10 " "Parameter \"c1_low\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503504327665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c1_mode even " "Parameter \"c1_mode\" = \"even\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503504327665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c1_ph 0 " "Parameter \"c1_ph\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503504327665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c2_high 10 " "Parameter \"c2_high\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503504327665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c2_initial 11 " "Parameter \"c2_initial\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503504327665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c2_low 10 " "Parameter \"c2_low\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503504327665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c2_mode even " "Parameter \"c2_mode\" = \"even\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503504327665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c2_ph 0 " "Parameter \"c2_ph\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503504327665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_counter c0 " "Parameter \"clk0_counter\" = \"c0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503504327665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_counter c1 " "Parameter \"clk1_counter\" = \"c1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503504327665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_counter c2 " "Parameter \"clk2_counter\" = \"c2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503504327665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "scan_chain_mif_file reconfig_pll.mif " "Parameter \"scan_chain_mif_file\" = \"reconfig_pll.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503504327665 ""}  } { { "reconfig_pll.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/TESTS/reconfig_pll.v" 131 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1503504327665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/reconfig_pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/reconfig_pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 reconfig_pll_altpll " "Found entity 1: reconfig_pll_altpll" {  } { { "db/reconfig_pll_altpll.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/TESTS/db/reconfig_pll_altpll.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503504327705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503504327705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reconfig_pll_altpll pll:pll1\|reconfig_pll:pll1\|altpll:altpll_component\|reconfig_pll_altpll:auto_generated " "Elaborating entity \"reconfig_pll_altpll\" for hierarchy \"pll:pll1\|reconfig_pll:pll1\|altpll:altpll_component\|reconfig_pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "/home/jmeijers/altera/15.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503504327706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_reconfig pll:pll1\|pll_reconfig:pll_reconfig_inst " "Elaborating entity \"pll_reconfig\" for hierarchy \"pll:pll1\|pll_reconfig:pll_reconfig_inst\"" {  } { { "pll.v" "pll_reconfig_inst" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/TESTS/pll.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503504327708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_reconfig_pllrcfg_kr01 pll:pll1\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component " "Elaborating entity \"pll_reconfig_pllrcfg_kr01\" for hierarchy \"pll:pll1\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component\"" {  } { { "pll_reconfig.v" "pll_reconfig_pllrcfg_kr01_component" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/TESTS/pll_reconfig.v" 1408 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503504327708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram pll:pll1\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component\|altsyncram:altsyncram4 " "Elaborating entity \"altsyncram\" for hierarchy \"pll:pll1\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component\|altsyncram:altsyncram4\"" {  } { { "pll_reconfig.v" "altsyncram4" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/TESTS/pll_reconfig.v" 327 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503504327731 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:pll1\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component\|altsyncram:altsyncram4 " "Elaborated megafunction instantiation \"pll:pll1\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component\|altsyncram:altsyncram4\"" {  } { { "pll_reconfig.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/TESTS/pll_reconfig.v" 327 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503504327732 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:pll1\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component\|altsyncram:altsyncram4 " "Instantiated megafunction \"pll:pll1\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component\|altsyncram:altsyncram4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file /home/meijersj/PLL/reconfig_pll.mif " "Parameter \"init_file\" = \"/home/meijersj/PLL/reconfig_pll.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503504327732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 144 " "Parameter \"numwords_a\" = \"144\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503504327732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503504327732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 1 " "Parameter \"width_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503504327732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503504327732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503504327732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503504327732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503504327732 ""}  } { { "pll_reconfig.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/TESTS/pll_reconfig.v" 327 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1503504327732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5lv.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5lv.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5lv " "Found entity 1: altsyncram_5lv" {  } { { "db/altsyncram_5lv.tdf" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/TESTS/db/altsyncram_5lv.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503504327769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503504327769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5lv pll:pll1\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component\|altsyncram:altsyncram4\|altsyncram_5lv:auto_generated " "Elaborating entity \"altsyncram_5lv\" for hierarchy \"pll:pll1\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component\|altsyncram:altsyncram4\|altsyncram_5lv:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/jmeijers/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503504327770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub pll:pll1\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component\|lpm_add_sub:add_sub5 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"pll:pll1\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component\|lpm_add_sub:add_sub5\"" {  } { { "pll_reconfig.v" "add_sub5" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/TESTS/pll_reconfig.v" 947 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503504327779 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:pll1\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component\|lpm_add_sub:add_sub5 " "Elaborated megafunction instantiation \"pll:pll1\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component\|lpm_add_sub:add_sub5\"" {  } { { "pll_reconfig.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/TESTS/pll_reconfig.v" 947 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503504327779 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:pll1\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component\|lpm_add_sub:add_sub5 " "Instantiated megafunction \"pll:pll1\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component\|lpm_add_sub:add_sub5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 9 " "Parameter \"lpm_width\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503504327779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503504327779 ""}  } { { "pll_reconfig.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/TESTS/pll_reconfig.v" 947 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1503504327779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_qqa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_qqa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_qqa " "Found entity 1: add_sub_qqa" {  } { { "db/add_sub_qqa.tdf" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/TESTS/db/add_sub_qqa.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503504327814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503504327814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_qqa pll:pll1\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component\|lpm_add_sub:add_sub5\|add_sub_qqa:auto_generated " "Elaborating entity \"add_sub_qqa\" for hierarchy \"pll:pll1\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component\|lpm_add_sub:add_sub5\|add_sub_qqa:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/home/jmeijers/altera/15.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503504327815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub pll:pll1\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component\|lpm_add_sub:add_sub6 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"pll:pll1\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component\|lpm_add_sub:add_sub6\"" {  } { { "pll_reconfig.v" "add_sub6" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/TESTS/pll_reconfig.v" 970 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503504327817 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:pll1\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component\|lpm_add_sub:add_sub6 " "Elaborated megafunction instantiation \"pll:pll1\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component\|lpm_add_sub:add_sub6\"" {  } { { "pll_reconfig.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/TESTS/pll_reconfig.v" 970 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503504327817 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:pll1\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component\|lpm_add_sub:add_sub6 " "Instantiated megafunction \"pll:pll1\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component\|lpm_add_sub:add_sub6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503504327818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503504327818 ""}  } { { "pll_reconfig.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/TESTS/pll_reconfig.v" 970 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1503504327818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_t9a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_t9a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_t9a " "Found entity 1: add_sub_t9a" {  } { { "db/add_sub_t9a.tdf" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/TESTS/db/add_sub_t9a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503504327853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503504327853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_t9a pll:pll1\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component\|lpm_add_sub:add_sub6\|add_sub_t9a:auto_generated " "Elaborating entity \"add_sub_t9a\" for hierarchy \"pll:pll1\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component\|lpm_add_sub:add_sub6\|add_sub_t9a:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/home/jmeijers/altera/15.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503504327853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare pll:pll1\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component\|lpm_compare:cmpr7 " "Elaborating entity \"lpm_compare\" for hierarchy \"pll:pll1\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component\|lpm_compare:cmpr7\"" {  } { { "pll_reconfig.v" "cmpr7" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/TESTS/pll_reconfig.v" 994 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503504327860 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:pll1\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component\|lpm_compare:cmpr7 " "Elaborated megafunction instantiation \"pll:pll1\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component\|lpm_compare:cmpr7\"" {  } { { "pll_reconfig.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/TESTS/pll_reconfig.v" 994 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503504327861 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:pll1\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component\|lpm_compare:cmpr7 " "Instantiated megafunction \"pll:pll1\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component\|lpm_compare:cmpr7\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503504327861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503504327861 ""}  } { { "pll_reconfig.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/TESTS/pll_reconfig.v" 994 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1503504327861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_6pd.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_6pd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_6pd " "Found entity 1: cmpr_6pd" {  } { { "db/cmpr_6pd.tdf" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/TESTS/db/cmpr_6pd.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503504327895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503504327895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_6pd pll:pll1\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component\|lpm_compare:cmpr7\|cmpr_6pd:auto_generated " "Elaborating entity \"cmpr_6pd\" for hierarchy \"pll:pll1\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component\|lpm_compare:cmpr7\|cmpr_6pd:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "/home/jmeijers/altera/15.1/quartus/libraries/megafunctions/lpm_compare.tdf" 281 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503504327896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter pll:pll1\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component\|lpm_counter:cntr1 " "Elaborating entity \"lpm_counter\" for hierarchy \"pll:pll1\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component\|lpm_counter:cntr1\"" {  } { { "pll_reconfig.v" "cntr1" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/TESTS/pll_reconfig.v" 1022 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503504327906 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:pll1\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component\|lpm_counter:cntr1 " "Elaborated megafunction instantiation \"pll:pll1\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component\|lpm_counter:cntr1\"" {  } { { "pll_reconfig.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/TESTS/pll_reconfig.v" 1022 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503504327907 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:pll1\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component\|lpm_counter:cntr1 " "Instantiated megafunction \"pll:pll1\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component\|lpm_counter:cntr1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction DOWN " "Parameter \"lpm_direction\" = \"DOWN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503504327907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_modulus 144 " "Parameter \"lpm_modulus\" = \"144\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503504327907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503504327907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503504327907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_counter " "Parameter \"lpm_type\" = \"lpm_counter\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503504327907 ""}  } { { "pll_reconfig.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/TESTS/pll_reconfig.v" 1022 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1503504327907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_c1l.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_c1l.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_c1l " "Found entity 1: cntr_c1l" {  } { { "db/cntr_c1l.tdf" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/TESTS/db/cntr_c1l.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503504327942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503504327942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_c1l pll:pll1\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component\|lpm_counter:cntr1\|cntr_c1l:auto_generated " "Elaborating entity \"cntr_c1l\" for hierarchy \"pll:pll1\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component\|lpm_counter:cntr1\|cntr_c1l:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "/home/jmeijers/altera/15.1/quartus/libraries/megafunctions/lpm_counter.tdf" 259 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503504327943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter pll:pll1\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component\|lpm_counter:cntr13 " "Elaborating entity \"lpm_counter\" for hierarchy \"pll:pll1\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component\|lpm_counter:cntr13\"" {  } { { "pll_reconfig.v" "cntr13" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/TESTS/pll_reconfig.v" 1084 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503504327950 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:pll1\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component\|lpm_counter:cntr13 " "Elaborated megafunction instantiation \"pll:pll1\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component\|lpm_counter:cntr13\"" {  } { { "pll_reconfig.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/TESTS/pll_reconfig.v" 1084 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503504327950 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:pll1\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component\|lpm_counter:cntr13 " "Instantiated megafunction \"pll:pll1\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component\|lpm_counter:cntr13\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction DOWN " "Parameter \"lpm_direction\" = \"DOWN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503504327950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503504327950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 6 " "Parameter \"lpm_width\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503504327950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_counter " "Parameter \"lpm_type\" = \"lpm_counter\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503504327950 ""}  } { { "pll_reconfig.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/TESTS/pll_reconfig.v" 1084 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1503504327950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_3kj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_3kj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_3kj " "Found entity 1: cntr_3kj" {  } { { "db/cntr_3kj.tdf" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/TESTS/db/cntr_3kj.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503504327985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503504327985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_3kj pll:pll1\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component\|lpm_counter:cntr13\|cntr_3kj:auto_generated " "Elaborating entity \"cntr_3kj\" for hierarchy \"pll:pll1\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component\|lpm_counter:cntr13\|cntr_3kj:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "/home/jmeijers/altera/15.1/quartus/libraries/megafunctions/lpm_counter.tdf" 259 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503504327985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter pll:pll1\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component\|lpm_counter:cntr14 " "Elaborating entity \"lpm_counter\" for hierarchy \"pll:pll1\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component\|lpm_counter:cntr14\"" {  } { { "pll_reconfig.v" "cntr14" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/TESTS/pll_reconfig.v" 1114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503504327989 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:pll1\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component\|lpm_counter:cntr14 " "Elaborated megafunction instantiation \"pll:pll1\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component\|lpm_counter:cntr14\"" {  } { { "pll_reconfig.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/TESTS/pll_reconfig.v" 1114 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503504327989 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:pll1\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component\|lpm_counter:cntr14 " "Instantiated megafunction \"pll:pll1\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component\|lpm_counter:cntr14\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction DOWN " "Parameter \"lpm_direction\" = \"DOWN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503504327989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503504327989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 5 " "Parameter \"lpm_width\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503504327989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_counter " "Parameter \"lpm_type\" = \"lpm_counter\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503504327989 ""}  } { { "pll_reconfig.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/TESTS/pll_reconfig.v" 1114 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1503504327989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_2kj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_2kj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_2kj " "Found entity 1: cntr_2kj" {  } { { "db/cntr_2kj.tdf" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/TESTS/db/cntr_2kj.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503504328023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503504328023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_2kj pll:pll1\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component\|lpm_counter:cntr14\|cntr_2kj:auto_generated " "Elaborating entity \"cntr_2kj\" for hierarchy \"pll:pll1\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component\|lpm_counter:cntr14\|cntr_2kj:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "/home/jmeijers/altera/15.1/quartus/libraries/megafunctions/lpm_counter.tdf" 259 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503504328023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter pll:pll1\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component\|lpm_counter:cntr2 " "Elaborating entity \"lpm_counter\" for hierarchy \"pll:pll1\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component\|lpm_counter:cntr2\"" {  } { { "pll_reconfig.v" "cntr2" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/TESTS/pll_reconfig.v" 1175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503504328030 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:pll1\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component\|lpm_counter:cntr2 " "Elaborated megafunction instantiation \"pll:pll1\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component\|lpm_counter:cntr2\"" {  } { { "pll_reconfig.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/TESTS/pll_reconfig.v" 1175 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503504328031 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:pll1\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component\|lpm_counter:cntr2 " "Instantiated megafunction \"pll:pll1\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component\|lpm_counter:cntr2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503504328031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503504328031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503504328031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_counter " "Parameter \"lpm_type\" = \"lpm_counter\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503504328031 ""}  } { { "pll_reconfig.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/TESTS/pll_reconfig.v" 1175 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1503504328031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_idj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_idj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_idj " "Found entity 1: cntr_idj" {  } { { "db/cntr_idj.tdf" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/TESTS/db/cntr_idj.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503504328066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503504328066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_idj pll:pll1\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component\|lpm_counter:cntr2\|cntr_idj:auto_generated " "Elaborating entity \"cntr_idj\" for hierarchy \"pll:pll1\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component\|lpm_counter:cntr2\|cntr_idj:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "/home/jmeijers/altera/15.1/quartus/libraries/megafunctions/lpm_counter.tdf" 259 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503504328066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_decode pll:pll1\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component\|lpm_decode:decode11 " "Elaborating entity \"lpm_decode\" for hierarchy \"pll:pll1\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component\|lpm_decode:decode11\"" {  } { { "pll_reconfig.v" "decode11" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/TESTS/pll_reconfig.v" 1226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503504328077 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:pll1\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component\|lpm_decode:decode11 " "Elaborated megafunction instantiation \"pll:pll1\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component\|lpm_decode:decode11\"" {  } { { "pll_reconfig.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/TESTS/pll_reconfig.v" 1226 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503504328078 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:pll1\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component\|lpm_decode:decode11 " "Instantiated megafunction \"pll:pll1\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component\|lpm_decode:decode11\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_decodes 5 " "Parameter \"lpm_decodes\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503504328078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 3 " "Parameter \"lpm_width\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503504328078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_decode " "Parameter \"lpm_type\" = \"lpm_decode\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503504328078 ""}  } { { "pll_reconfig.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/TESTS/pll_reconfig.v" 1226 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1503504328078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_bbf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_bbf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_bbf " "Found entity 1: decode_bbf" {  } { { "db/decode_bbf.tdf" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/TESTS/db/decode_bbf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503504328112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503504328112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_bbf pll:pll1\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component\|lpm_decode:decode11\|decode_bbf:auto_generated " "Elaborating entity \"decode_bbf\" for hierarchy \"pll:pll1\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component\|lpm_decode:decode11\|decode_bbf:auto_generated\"" {  } { { "lpm_decode.tdf" "auto_generated" { Text "/home/jmeijers/altera/15.1/quartus/libraries/megafunctions/lpm_decode.tdf" 77 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503504328112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_top ram_top:ram_top1 " "Elaborating entity \"ram_top\" for hierarchy \"ram_top:ram_top1\"" {  } { { "top.v" "ram_top1" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/TESTS/top.v" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503504328114 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[6..2\] top.v(195) " "Output port \"LEDR\[6..2\]\" at top.v(195) has no driver" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/TESTS/top.v" 195 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1503504328115 "|top|ram_top:ram_top1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM_Controller ram_top:ram_top1\|RAM_Controller:RAM_Controller1 " "Elaborating entity \"RAM_Controller\" for hierarchy \"ram_top:ram_top1\|RAM_Controller:RAM_Controller1\"" {  } { { "top.v" "RAM_Controller1" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/TESTS/top.v" 223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503504328116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM ram_top:ram_top1\|RAM_Controller:RAM_Controller1\|RAM:RAM1 " "Elaborating entity \"RAM\" for hierarchy \"ram_top:ram_top1\|RAM_Controller:RAM_Controller1\|RAM:RAM1\"" {  } { { "RAM_Controller.v" "RAM1" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/TESTS/RAM_Controller.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503504328122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_1_port ram_top:ram_top1\|RAM_Controller:RAM_Controller1\|RAM:RAM1\|ram_1_port:the_ram " "Elaborating entity \"ram_1_port\" for hierarchy \"ram_top:ram_top1\|RAM_Controller:RAM_Controller1\|RAM:RAM1\|ram_1_port:the_ram\"" {  } { { "RAM.v" "the_ram" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/TESTS/RAM.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503504328130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ram_top:ram_top1\|RAM_Controller:RAM_Controller1\|RAM:RAM1\|ram_1_port:the_ram\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ram_top:ram_top1\|RAM_Controller:RAM_Controller1\|RAM:RAM1\|ram_1_port:the_ram\|altsyncram:altsyncram_component\"" {  } { { "ram_1_port.v" "altsyncram_component" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/TESTS/ram_1_port.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503504328135 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram_top:ram_top1\|RAM_Controller:RAM_Controller1\|RAM:RAM1\|ram_1_port:the_ram\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ram_top:ram_top1\|RAM_Controller:RAM_Controller1\|RAM:RAM1\|ram_1_port:the_ram\|altsyncram:altsyncram_component\"" {  } { { "ram_1_port.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/TESTS/ram_1_port.v" 89 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503504328136 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram_top:ram_top1\|RAM_Controller:RAM_Controller1\|RAM:RAM1\|ram_1_port:the_ram\|altsyncram:altsyncram_component " "Instantiated megafunction \"ram_top:ram_top1\|RAM_Controller:RAM_Controller1\|RAM:RAM1\|ram_1_port:the_ram\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503504328136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503504328136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ram.mif " "Parameter \"init_file\" = \"ram.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503504328136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503504328136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503504328136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503504328136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503504328136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503504328136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503504328136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503504328136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503504328136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503504328136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503504328136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503504328136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503504328136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503504328136 ""}  } { { "ram_1_port.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/TESTS/ram_1_port.v" 89 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1503504328136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ttj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ttj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ttj1 " "Found entity 1: altsyncram_ttj1" {  } { { "db/altsyncram_ttj1.tdf" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/TESTS/db/altsyncram_ttj1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503504328172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503504328172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ttj1 ram_top:ram_top1\|RAM_Controller:RAM_Controller1\|RAM:RAM1\|ram_1_port:the_ram\|altsyncram:altsyncram_component\|altsyncram_ttj1:auto_generated " "Elaborating entity \"altsyncram_ttj1\" for hierarchy \"ram_top:ram_top1\|RAM_Controller:RAM_Controller1\|RAM:RAM1\|ram_1_port:the_ram\|altsyncram:altsyncram_component\|altsyncram_ttj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/jmeijers/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503504328173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "error_check_tree ram_top:ram_top1\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena " "Elaborating entity \"error_check_tree\" for hierarchy \"ram_top:ram_top1\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\"" {  } { { "RAM_Controller.v" "check_evena" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/TESTS/RAM_Controller.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503504328175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex_display ram_top:ram_top1\|hex_display:hexa0 " "Elaborating entity \"hex_display\" for hierarchy \"ram_top:ram_top1\|hex_display:hexa0\"" {  } { { "top.v" "hexa0" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/TESTS/top.v" 322 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503504328177 ""}
{ "Info" "ISGN_QIC_SYNTHESIS_TOP_SEVERAL" "5 " "5 design partitions require synthesis" { { "Info" "ISGN_QIC_SYNTHESIS_REASON_SOURCE" "Top " "Partition \"Top\" requires synthesis because its netlist type is Source File" {  } {  } 0 12210 "Partition \"%1!s!\" requires synthesis because its netlist type is Source File" 0 0 "Design Software" 0 -1 1503504328378 ""} { "Info" "ISGN_QIC_SYNTHESIS_REASON_FILE_CHANGE" "ram_top:ram_top3 " "Partition \"ram_top:ram_top3\" requires synthesis because there were changes to its dependent source files" {  } {  } 0 12211 "Partition \"%1!s!\" requires synthesis because there were changes to its dependent source files" 0 0 "Design Software" 0 -1 1503504328378 ""} { "Info" "ISGN_QIC_SYNTHESIS_REASON_FILE_CHANGE" "ram_top:ram_top4 " "Partition \"ram_top:ram_top4\" requires synthesis because there were changes to its dependent source files" {  } {  } 0 12211 "Partition \"%1!s!\" requires synthesis because there were changes to its dependent source files" 0 0 "Design Software" 0 -1 1503504328378 ""} { "Info" "ISGN_QIC_SYNTHESIS_REASON_FILE_CHANGE" "ram_top:ram_top1 " "Partition \"ram_top:ram_top1\" requires synthesis because there were changes to its dependent source files" {  } {  } 0 12211 "Partition \"%1!s!\" requires synthesis because there were changes to its dependent source files" 0 0 "Design Software" 0 -1 1503504328378 ""} { "Info" "ISGN_QIC_SYNTHESIS_REASON_FILE_CHANGE" "ram_top:ram_top2 " "Partition \"ram_top:ram_top2\" requires synthesis because there were changes to its dependent source files" {  } {  } 0 12211 "Partition \"%1!s!\" requires synthesis because there were changes to its dependent source files" 0 0 "Design Software" 0 -1 1503504328378 ""}  } {  } 0 12206 "%1!d! design partitions require synthesis" 0 0 "Analysis & Synthesis" 0 -1 1503504328378 ""}
{ "Info" "ISGN_QIC_NO_SYNTHESIS_TOP_SEVERAL" "4 " "4 design partitions do not require synthesis" { { "Info" "ISGN_QIC_NO_SYNTHESIS_NO_CHANGE" "ram_1_port:the_ram_3 " "Partition \"ram_1_port:the_ram_3\" does not require synthesis because there were no relevant design changes" {  } {  } 0 12229 "Partition \"%1!s!\" does not require synthesis because there were no relevant design changes" 0 0 "Design Software" 0 -1 1503504328378 ""} { "Info" "ISGN_QIC_NO_SYNTHESIS_NO_CHANGE" "ram_1_port:the_ram_4 " "Partition \"ram_1_port:the_ram_4\" does not require synthesis because there were no relevant design changes" {  } {  } 0 12229 "Partition \"%1!s!\" does not require synthesis because there were no relevant design changes" 0 0 "Design Software" 0 -1 1503504328378 ""} { "Info" "ISGN_QIC_NO_SYNTHESIS_NO_CHANGE" "ram_1_port:the_ram " "Partition \"ram_1_port:the_ram\" does not require synthesis because there were no relevant design changes" {  } {  } 0 12229 "Partition \"%1!s!\" does not require synthesis because there were no relevant design changes" 0 0 "Design Software" 0 -1 1503504328378 ""} { "Info" "ISGN_QIC_NO_SYNTHESIS_NO_CHANGE" "ram_1_port:the_ram_2 " "Partition \"ram_1_port:the_ram_2\" does not require synthesis because there were no relevant design changes" {  } {  } 0 12229 "Partition \"%1!s!\" does not require synthesis because there were no relevant design changes" 0 0 "Design Software" 0 -1 1503504328378 ""}  } {  } 0 12208 "%1!d! design partitions do not require synthesis" 0 0 "Analysis & Synthesis" 0 -1 1503504328378 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1503504328652 ""}
{ "Info" "IQSYN_PARALLEL_SYNTHESIS" "4 5 " "Using 4 processors to synthesize 5 partitions in parallel" {  } {  } 0 281037 "Using %1!d! processors to synthesize %2!d! partitions in parallel" 0 0 "Analysis & Synthesis" 0 -1 1503504328662 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 0 1503504339565 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 0 1503504339567 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 23 12:05:39 2017 " "Processing started: Wed Aug 23 12:05:39 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 0 1503504339567 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 0 1503504339567 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --parallel=1 --helper=0 --helper_type=user_partition --partition=Top top -c top " "Command: quartus_map --parallel=1 --helper=0 --helper_type=user_partition --partition=Top top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 0 1503504339567 ""}
{ "Info" "IQSYN_SYNTHESIZE_TOP_PARTITION" "" "Starting Logic Optimization and Technology Mapping for Top Partition" {  } {  } 0 281020 "Starting Logic Optimization and Technology Mapping for Top Partition" 0 0 "Analysis & Synthesis" 0 0 1503504340473 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "pll_reconfig.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/TESTS/pll_reconfig.v" 172 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 0 1503504340547 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 0 1503504340547 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[0\] GND " "Pin \"LEDG\[0\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/TESTS/top.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 0 1503504340701 "|top|LEDG[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[1\] GND " "Pin \"LEDG\[1\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/TESTS/top.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 0 1503504340701 "|top|LEDG[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[2\] GND " "Pin \"LEDG\[2\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/TESTS/top.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 0 1503504340701 "|top|LEDG[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/TESTS/top.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 0 1503504340701 "|top|LEDG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/TESTS/top.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 0 1503504340701 "|top|LEDG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/TESTS/top.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 0 1503504340701 "|top|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/TESTS/top.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 0 1503504340701 "|top|LEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[7\] GND " "Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/TESTS/top.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 0 1503504340701 "|top|LEDG[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/TESTS/top.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 0 1503504340701 "|top|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/TESTS/top.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 0 1503504340701 "|top|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/TESTS/top.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 0 1503504340701 "|top|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/TESTS/top.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 0 1503504340701 "|top|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/TESTS/top.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 0 1503504340701 "|top|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/TESTS/top.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 0 1503504340701 "|top|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/TESTS/top.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 0 1503504340701 "|top|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/TESTS/top.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 0 1503504340701 "|top|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/TESTS/top.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 0 1503504340701 "|top|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/TESTS/top.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 0 1503504340701 "|top|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[10\] GND " "Pin \"LEDR\[10\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/TESTS/top.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 0 1503504340701 "|top|LEDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[11\] GND " "Pin \"LEDR\[11\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/TESTS/top.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 0 1503504340701 "|top|LEDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[12\] GND " "Pin \"LEDR\[12\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/TESTS/top.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 0 1503504340701 "|top|LEDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[13\] GND " "Pin \"LEDR\[13\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/TESTS/top.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 0 1503504340701 "|top|LEDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[14\] GND " "Pin \"LEDR\[14\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/TESTS/top.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 0 1503504340701 "|top|LEDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[15\] GND " "Pin \"LEDR\[15\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/TESTS/top.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 0 1503504340701 "|top|LEDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[16\] GND " "Pin \"LEDR\[16\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/TESTS/top.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 0 1503504340701 "|top|LEDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[17\] GND " "Pin \"LEDR\[17\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/TESTS/top.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 0 1503504340701 "|top|LEDR[17]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 0 1503504340701 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 0 1503504340789 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "pll:pll1\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component\|cuda_combout_wire\[0\] " "Logic cell \"pll:pll1\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component\|cuda_combout_wire\[0\]\"" {  } { { "pll_reconfig.v" "le_comb8" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/TESTS/pll_reconfig.v" 361 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 0 1503504341797 ""} { "Info" "ISCL_SCL_CELL_NAME" "pll:pll1\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component\|cuda_combout_wire\[1\] " "Logic cell \"pll:pll1\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component\|cuda_combout_wire\[1\]\"" {  } { { "pll_reconfig.v" "le_comb9" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/TESTS/pll_reconfig.v" 376 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 0 1503504341797 ""} { "Info" "ISCL_SCL_CELL_NAME" "pll:pll1\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component\|cuda_combout_wire\[2\] " "Logic cell \"pll:pll1\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component\|cuda_combout_wire\[2\]\"" {  } { { "pll_reconfig.v" "le_comb10" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/TESTS/pll_reconfig.v" 346 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 0 1503504341797 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 0 1503504341797 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "533 " "Implemented 533 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "24 " "Implemented 24 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 0 1503504341799 ""} { "Info" "ICUT_CUT_TM_OPINS" "68 " "Implemented 68 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 0 1503504341799 ""} { "Info" "ICUT_CUT_TM_LCELLS" "435 " "Implemented 435 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 0 1503504341799 ""} { "Info" "ICUT_CUT_TM_RAMS" "1 " "Implemented 1 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 0 1503504341799 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 0 1503504341799 ""} { "Info" "ICUT_CUT_TM_BLACKBOX" "4 " "Implemented 4 partitions" {  } {  } 0 21071 "Implemented %1!d! partitions" 0 0 "Design Software" 0 0 1503504341799 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 0 1503504341799 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 27 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 27 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1166 " "Peak virtual memory: 1166 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 0 1503504341837 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug 23 12:05:41 2017 " "Processing ended: Wed Aug 23 12:05:41 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 0 1503504341837 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 0 1503504341837 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 0 1503504341837 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 0 1503504341837 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 5 1503504338641 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 5 1503504338641 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 23 12:05:38 2017 " "Processing started: Wed Aug 23 12:05:38 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 5 1503504338641 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 5 1503504338641 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --parallel=1 --helper=5 --helper_type=user_partition --partition=ram_top:ram_top1 top -c top " "Command: quartus_map --parallel=1 --helper=5 --helper_type=user_partition --partition=ram_top:ram_top1 top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 5 1503504338642 ""}
{ "Info" "IQSYN_SYNTHESIZE_PARTITION" "ram_top:ram_top1 " "Starting Logic Optimization and Technology Mapping for Partition ram_top:ram_top1" {  } { { "top.v" "ram_top1" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/TESTS/top.v" 126 0 0 } }  } 0 281019 "Starting Logic Optimization and Technology Mapping for Partition %1!s!" 0 0 "Analysis & Synthesis" 0 5 1503504339283 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:ram_top1\|LEDR\[2\] GND " "Pin \"ram_top:ram_top1\|LEDR\[2\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/TESTS/top.v" 195 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 5 1503504339378 "|top|ram_top:ram_top1|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:ram_top1\|LEDR\[3\] GND " "Pin \"ram_top:ram_top1\|LEDR\[3\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/TESTS/top.v" 195 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 5 1503504339378 "|top|ram_top:ram_top1|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:ram_top1\|LEDR\[4\] GND " "Pin \"ram_top:ram_top1\|LEDR\[4\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/TESTS/top.v" 195 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 5 1503504339378 "|top|ram_top:ram_top1|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:ram_top1\|LEDR\[5\] GND " "Pin \"ram_top:ram_top1\|LEDR\[5\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/TESTS/top.v" 195 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 5 1503504339378 "|top|ram_top:ram_top1|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:ram_top1\|LEDR\[6\] GND " "Pin \"ram_top:ram_top1\|LEDR\[6\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/TESTS/top.v" 195 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 5 1503504339378 "|top|ram_top:ram_top1|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:ram_top1\|HEX2\[1\] GND " "Pin \"ram_top:ram_top1\|HEX2\[1\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/TESTS/top.v" 198 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 5 1503504339378 "|top|ram_top:ram_top1|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:ram_top1\|HEX2\[2\] GND " "Pin \"ram_top:ram_top1\|HEX2\[2\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/TESTS/top.v" 198 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 5 1503504339378 "|top|ram_top:ram_top1|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:ram_top1\|HEX2\[6\] VCC " "Pin \"ram_top:ram_top1\|HEX2\[6\]\" is stuck at VCC" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/TESTS/top.v" 198 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 5 1503504339378 "|top|ram_top:ram_top1|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:ram_top1\|HEX5\[1\] GND " "Pin \"ram_top:ram_top1\|HEX5\[1\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/TESTS/top.v" 201 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 5 1503504339378 "|top|ram_top:ram_top1|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:ram_top1\|HEX5\[2\] GND " "Pin \"ram_top:ram_top1\|HEX5\[2\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/TESTS/top.v" 201 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 5 1503504339378 "|top|ram_top:ram_top1|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:ram_top1\|HEX5\[6\] VCC " "Pin \"ram_top:ram_top1\|HEX5\[6\]\" is stuck at VCC" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/TESTS/top.v" 201 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 5 1503504339378 "|top|ram_top:ram_top1|HEX5[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 5 1503504339378 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "ram_top:ram_top1 " "Timing-Driven Synthesis is running on partition \"ram_top:ram_top1\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 5 1503504339447 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "252 " "Implemented 252 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "52 " "Implemented 52 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 5 1503504339750 ""} { "Info" "ICUT_CUT_TM_OPINS" "62 " "Implemented 62 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 5 1503504339750 ""} { "Info" "ICUT_CUT_TM_LCELLS" "137 " "Implemented 137 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 5 1503504339750 ""} { "Info" "ICUT_CUT_TM_BLACKBOX" "1 " "Implemented 1 partitions" {  } {  } 0 21071 "Implemented %1!d! partitions" 0 0 "Design Software" 0 5 1503504339750 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 5 1503504339750 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1162 " "Peak virtual memory: 1162 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 5 1503504339787 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug 23 12:05:39 2017 " "Processing ended: Wed Aug 23 12:05:39 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 5 1503504339787 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 5 1503504339787 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 5 1503504339787 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 5 1503504339787 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 6 1503504340136 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 6 1503504340136 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 23 12:05:39 2017 " "Processing started: Wed Aug 23 12:05:39 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 6 1503504340136 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 6 1503504340136 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --parallel=1 --helper=6 --helper_type=user_partition --partition=ram_top:ram_top2 top -c top " "Command: quartus_map --parallel=1 --helper=6 --helper_type=user_partition --partition=ram_top:ram_top2 top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 6 1503504340137 ""}
{ "Info" "IQSYN_SYNTHESIZE_PARTITION" "ram_top:ram_top2 " "Starting Logic Optimization and Technology Mapping for Partition ram_top:ram_top2" {  } { { "top.v" "ram_top2" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/TESTS/top.v" 145 0 0 } }  } 0 281019 "Starting Logic Optimization and Technology Mapping for Partition %1!s!" 0 0 "Analysis & Synthesis" 0 6 1503504340758 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:ram_top2\|LEDR\[2\] GND " "Pin \"ram_top:ram_top2\|LEDR\[2\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/TESTS/top.v" 195 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 6 1503504340858 "|top|ram_top:ram_top2|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:ram_top2\|LEDR\[3\] GND " "Pin \"ram_top:ram_top2\|LEDR\[3\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/TESTS/top.v" 195 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 6 1503504340858 "|top|ram_top:ram_top2|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:ram_top2\|LEDR\[4\] GND " "Pin \"ram_top:ram_top2\|LEDR\[4\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/TESTS/top.v" 195 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 6 1503504340858 "|top|ram_top:ram_top2|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:ram_top2\|LEDR\[5\] GND " "Pin \"ram_top:ram_top2\|LEDR\[5\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/TESTS/top.v" 195 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 6 1503504340858 "|top|ram_top:ram_top2|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:ram_top2\|LEDR\[6\] GND " "Pin \"ram_top:ram_top2\|LEDR\[6\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/TESTS/top.v" 195 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 6 1503504340858 "|top|ram_top:ram_top2|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:ram_top2\|HEX2\[1\] GND " "Pin \"ram_top:ram_top2\|HEX2\[1\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/TESTS/top.v" 198 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 6 1503504340858 "|top|ram_top:ram_top2|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:ram_top2\|HEX2\[2\] GND " "Pin \"ram_top:ram_top2\|HEX2\[2\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/TESTS/top.v" 198 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 6 1503504340858 "|top|ram_top:ram_top2|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:ram_top2\|HEX2\[6\] VCC " "Pin \"ram_top:ram_top2\|HEX2\[6\]\" is stuck at VCC" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/TESTS/top.v" 198 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 6 1503504340858 "|top|ram_top:ram_top2|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:ram_top2\|HEX5\[1\] GND " "Pin \"ram_top:ram_top2\|HEX5\[1\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/TESTS/top.v" 201 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 6 1503504340858 "|top|ram_top:ram_top2|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:ram_top2\|HEX5\[2\] GND " "Pin \"ram_top:ram_top2\|HEX5\[2\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/TESTS/top.v" 201 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 6 1503504340858 "|top|ram_top:ram_top2|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:ram_top2\|HEX5\[6\] VCC " "Pin \"ram_top:ram_top2\|HEX5\[6\]\" is stuck at VCC" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/TESTS/top.v" 201 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 6 1503504340858 "|top|ram_top:ram_top2|HEX5[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 6 1503504340858 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "ram_top:ram_top2 " "Timing-Driven Synthesis is running on partition \"ram_top:ram_top2\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 6 1503504340931 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "252 " "Implemented 252 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "52 " "Implemented 52 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 6 1503504341222 ""} { "Info" "ICUT_CUT_TM_OPINS" "62 " "Implemented 62 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 6 1503504341222 ""} { "Info" "ICUT_CUT_TM_LCELLS" "137 " "Implemented 137 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 6 1503504341222 ""} { "Info" "ICUT_CUT_TM_BLACKBOX" "1 " "Implemented 1 partitions" {  } {  } 0 21071 "Implemented %1!d! partitions" 0 0 "Design Software" 0 6 1503504341222 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 6 1503504341222 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1164 " "Peak virtual memory: 1164 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 6 1503504341253 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug 23 12:05:41 2017 " "Processing ended: Wed Aug 23 12:05:41 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 6 1503504341253 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 6 1503504341253 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 6 1503504341253 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 6 1503504341253 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 7 1503504339217 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 7 1503504339217 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 23 12:05:39 2017 " "Processing started: Wed Aug 23 12:05:39 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 7 1503504339217 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 7 1503504339217 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --parallel=1 --helper=7 --helper_type=user_partition --partition=ram_top:ram_top3 top -c top " "Command: quartus_map --parallel=1 --helper=7 --helper_type=user_partition --partition=ram_top:ram_top3 top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 7 1503504339217 ""}
{ "Info" "IQSYN_SYNTHESIZE_PARTITION" "ram_top:ram_top3 " "Starting Logic Optimization and Technology Mapping for Partition ram_top:ram_top3" {  } { { "top.v" "ram_top3" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/TESTS/top.v" 164 0 0 } }  } 0 281019 "Starting Logic Optimization and Technology Mapping for Partition %1!s!" 0 0 "Analysis & Synthesis" 0 7 1503504339918 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:ram_top3\|LEDR\[2\] GND " "Pin \"ram_top:ram_top3\|LEDR\[2\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/TESTS/top.v" 195 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 7 1503504340010 "|top|ram_top:ram_top3|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:ram_top3\|LEDR\[3\] GND " "Pin \"ram_top:ram_top3\|LEDR\[3\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/TESTS/top.v" 195 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 7 1503504340010 "|top|ram_top:ram_top3|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:ram_top3\|LEDR\[4\] GND " "Pin \"ram_top:ram_top3\|LEDR\[4\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/TESTS/top.v" 195 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 7 1503504340010 "|top|ram_top:ram_top3|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:ram_top3\|LEDR\[5\] GND " "Pin \"ram_top:ram_top3\|LEDR\[5\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/TESTS/top.v" 195 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 7 1503504340010 "|top|ram_top:ram_top3|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:ram_top3\|LEDR\[6\] GND " "Pin \"ram_top:ram_top3\|LEDR\[6\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/TESTS/top.v" 195 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 7 1503504340010 "|top|ram_top:ram_top3|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:ram_top3\|HEX2\[1\] GND " "Pin \"ram_top:ram_top3\|HEX2\[1\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/TESTS/top.v" 198 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 7 1503504340010 "|top|ram_top:ram_top3|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:ram_top3\|HEX2\[2\] GND " "Pin \"ram_top:ram_top3\|HEX2\[2\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/TESTS/top.v" 198 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 7 1503504340010 "|top|ram_top:ram_top3|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:ram_top3\|HEX2\[6\] VCC " "Pin \"ram_top:ram_top3\|HEX2\[6\]\" is stuck at VCC" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/TESTS/top.v" 198 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 7 1503504340010 "|top|ram_top:ram_top3|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:ram_top3\|HEX5\[1\] GND " "Pin \"ram_top:ram_top3\|HEX5\[1\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/TESTS/top.v" 201 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 7 1503504340010 "|top|ram_top:ram_top3|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:ram_top3\|HEX5\[2\] GND " "Pin \"ram_top:ram_top3\|HEX5\[2\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/TESTS/top.v" 201 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 7 1503504340010 "|top|ram_top:ram_top3|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:ram_top3\|HEX5\[6\] VCC " "Pin \"ram_top:ram_top3\|HEX5\[6\]\" is stuck at VCC" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/TESTS/top.v" 201 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 7 1503504340010 "|top|ram_top:ram_top3|HEX5[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 7 1503504340010 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "ram_top:ram_top3 " "Timing-Driven Synthesis is running on partition \"ram_top:ram_top3\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 7 1503504340078 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "252 " "Implemented 252 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "52 " "Implemented 52 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 7 1503504340364 ""} { "Info" "ICUT_CUT_TM_OPINS" "62 " "Implemented 62 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 7 1503504340364 ""} { "Info" "ICUT_CUT_TM_LCELLS" "137 " "Implemented 137 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 7 1503504340364 ""} { "Info" "ICUT_CUT_TM_BLACKBOX" "1 " "Implemented 1 partitions" {  } {  } 0 21071 "Implemented %1!d! partitions" 0 0 "Design Software" 0 7 1503504340364 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 7 1503504340364 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1162 " "Peak virtual memory: 1162 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 7 1503504340396 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug 23 12:05:40 2017 " "Processing ended: Wed Aug 23 12:05:40 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 7 1503504340396 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 7 1503504340396 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 7 1503504340396 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 7 1503504340396 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 8 1503504344932 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 8 1503504344933 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 23 12:05:44 2017 " "Processing started: Wed Aug 23 12:05:44 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 8 1503504344933 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 8 1503504344933 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --parallel=1 --helper=8 --helper_type=user_partition --partition=ram_top:ram_top4 top -c top " "Command: quartus_map --parallel=1 --helper=8 --helper_type=user_partition --partition=ram_top:ram_top4 top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 8 1503504344933 ""}
{ "Info" "IQSYN_SYNTHESIZE_PARTITION" "ram_top:ram_top4 " "Starting Logic Optimization and Technology Mapping for Partition ram_top:ram_top4" {  } { { "top.v" "ram_top4" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/TESTS/top.v" 183 0 0 } }  } 0 281019 "Starting Logic Optimization and Technology Mapping for Partition %1!s!" 0 0 "Analysis & Synthesis" 0 8 1503504345485 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:ram_top4\|LEDR\[2\] GND " "Pin \"ram_top:ram_top4\|LEDR\[2\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/TESTS/top.v" 195 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 8 1503504345576 "|top|ram_top:ram_top4|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:ram_top4\|LEDR\[3\] GND " "Pin \"ram_top:ram_top4\|LEDR\[3\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/TESTS/top.v" 195 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 8 1503504345576 "|top|ram_top:ram_top4|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:ram_top4\|LEDR\[4\] GND " "Pin \"ram_top:ram_top4\|LEDR\[4\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/TESTS/top.v" 195 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 8 1503504345576 "|top|ram_top:ram_top4|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:ram_top4\|LEDR\[5\] GND " "Pin \"ram_top:ram_top4\|LEDR\[5\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/TESTS/top.v" 195 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 8 1503504345576 "|top|ram_top:ram_top4|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:ram_top4\|LEDR\[6\] GND " "Pin \"ram_top:ram_top4\|LEDR\[6\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/TESTS/top.v" 195 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 8 1503504345576 "|top|ram_top:ram_top4|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:ram_top4\|HEX2\[1\] GND " "Pin \"ram_top:ram_top4\|HEX2\[1\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/TESTS/top.v" 198 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 8 1503504345576 "|top|ram_top:ram_top4|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:ram_top4\|HEX2\[2\] GND " "Pin \"ram_top:ram_top4\|HEX2\[2\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/TESTS/top.v" 198 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 8 1503504345576 "|top|ram_top:ram_top4|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:ram_top4\|HEX2\[6\] VCC " "Pin \"ram_top:ram_top4\|HEX2\[6\]\" is stuck at VCC" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/TESTS/top.v" 198 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 8 1503504345576 "|top|ram_top:ram_top4|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:ram_top4\|HEX5\[1\] GND " "Pin \"ram_top:ram_top4\|HEX5\[1\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/TESTS/top.v" 201 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 8 1503504345576 "|top|ram_top:ram_top4|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:ram_top4\|HEX5\[2\] GND " "Pin \"ram_top:ram_top4\|HEX5\[2\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/TESTS/top.v" 201 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 8 1503504345576 "|top|ram_top:ram_top4|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:ram_top4\|HEX5\[6\] VCC " "Pin \"ram_top:ram_top4\|HEX5\[6\]\" is stuck at VCC" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/TESTS/top.v" 201 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 8 1503504345576 "|top|ram_top:ram_top4|HEX5[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 8 1503504345576 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "ram_top:ram_top4 " "Timing-Driven Synthesis is running on partition \"ram_top:ram_top4\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 8 1503504345642 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "252 " "Implemented 252 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "52 " "Implemented 52 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 8 1503504345904 ""} { "Info" "ICUT_CUT_TM_OPINS" "62 " "Implemented 62 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 8 1503504345904 ""} { "Info" "ICUT_CUT_TM_LCELLS" "137 " "Implemented 137 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 8 1503504345904 ""} { "Info" "ICUT_CUT_TM_BLACKBOX" "1 " "Implemented 1 partitions" {  } {  } 0 21071 "Implemented %1!d! partitions" 0 0 "Design Software" 0 8 1503504345904 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 8 1503504345904 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1162 " "Peak virtual memory: 1162 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 8 1503504345933 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug 23 12:05:45 2017 " "Processing ended: Wed Aug 23 12:05:45 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 8 1503504345933 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 8 1503504345933 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 8 1503504345933 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 8 1503504345933 ""}
{ "Info" "IQSYN_PARALLEL_SYNTHESIS_SUCCESS" "" "Finished parallel synthesis of all partitions" {  } {  } 0 281038 "Finished parallel synthesis of all partitions" 0 0 "Analysis & Synthesis" 0 -1 1503504346507 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/jmeijers/Documents/BRAM/Individual_Tests/TESTS/output_files/top.map.smsg " "Generated suppressed messages file /home/jmeijers/Documents/BRAM/Individual_Tests/TESTS/output_files/top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503504346601 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 80 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 80 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1283 " "Peak virtual memory: 1283 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1503504346716 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug 23 12:05:46 2017 " "Processing ended: Wed Aug 23 12:05:46 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1503504346716 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:29 " "Elapsed time: 00:00:29" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1503504346716 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:17 " "Total CPU time (on all processors): 00:01:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1503504346716 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1503504346716 ""}
