// Seed: 612004612
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  always begin
    id_2 <= 1;
  end
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_1 = 1;
  id_6 :
  assert property (@(negedge id_2 or posedge 1) 1)
  else;
  module_0(
      id_4, id_6, id_1, id_4
  );
  wire id_7;
  always id_6 <= 1;
endmodule
