# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do cpu_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/kusha/OneDrive/Desktop/final_cpu/CPU/CPU/SE9_16.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:47:20 on Dec 05,2024
# vcom -reportprogress 300 -93 -work work C:/Users/kusha/OneDrive/Desktop/final_cpu/CPU/CPU/SE9_16.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity SE9_16
# -- Compiling architecture struct of SE9_16
# End time: 00:47:20 on Dec 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/kusha/OneDrive/Desktop/final_cpu/CPU/CPU/SE6_16.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:47:20 on Dec 05,2024
# vcom -reportprogress 300 -93 -work work C:/Users/kusha/OneDrive/Desktop/final_cpu/CPU/CPU/SE6_16.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity SE6_16
# -- Compiling architecture struct of SE6_16
# End time: 00:47:20 on Dec 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/kusha/OneDrive/Desktop/final_cpu/CPU/CPU/register_file.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:47:21 on Dec 05,2024
# vcom -reportprogress 300 -93 -work work C:/Users/kusha/OneDrive/Desktop/final_cpu/CPU/CPU/register_file.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity register_file
# -- Compiling architecture design of register_file
# End time: 00:47:21 on Dec 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/kusha/OneDrive/Desktop/final_cpu/CPU/CPU/reg.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:47:21 on Dec 05,2024
# vcom -reportprogress 300 -93 -work work C:/Users/kusha/OneDrive/Desktop/final_cpu/CPU/CPU/reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity reg
# -- Compiling architecture design of reg
# End time: 00:47:21 on Dec 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/kusha/OneDrive/Desktop/final_cpu/CPU/CPU/pad_lli.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:47:21 on Dec 05,2024
# vcom -reportprogress 300 -93 -work work C:/Users/kusha/OneDrive/Desktop/final_cpu/CPU/CPU/pad_lli.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity pad_lli
# -- Compiling architecture Behavioral of pad_lli
# End time: 00:47:21 on Dec 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/kusha/OneDrive/Desktop/final_cpu/CPU/CPU/n_bit_register.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:47:21 on Dec 05,2024
# vcom -reportprogress 300 -93 -work work C:/Users/kusha/OneDrive/Desktop/final_cpu/CPU/CPU/n_bit_register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity n_bit_register
# -- Compiling architecture Behavioral of n_bit_register
# End time: 00:47:21 on Dec 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/kusha/OneDrive/Desktop/final_cpu/CPU/CPU/n_bit_or.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:47:21 on Dec 05,2024
# vcom -reportprogress 300 -93 -work work C:/Users/kusha/OneDrive/Desktop/final_cpu/CPU/CPU/n_bit_or.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity n_bit_or
# -- Compiling architecture dataflow of n_bit_or
# End time: 00:47:21 on Dec 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/kusha/OneDrive/Desktop/final_cpu/CPU/CPU/n_bit_inverter.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:47:22 on Dec 05,2024
# vcom -reportprogress 300 -93 -work work C:/Users/kusha/OneDrive/Desktop/final_cpu/CPU/CPU/n_bit_inverter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity n_bit_inverter
# -- Compiling architecture dataflow of n_bit_inverter
# End time: 00:47:22 on Dec 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/kusha/OneDrive/Desktop/final_cpu/CPU/CPU/n_bit_imply.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:47:22 on Dec 05,2024
# vcom -reportprogress 300 -93 -work work C:/Users/kusha/OneDrive/Desktop/final_cpu/CPU/CPU/n_bit_imply.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity n_bit_imply
# -- Compiling architecture dataflow of n_bit_imply
# End time: 00:47:22 on Dec 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/kusha/OneDrive/Desktop/final_cpu/CPU/CPU/n_bit_and.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:47:22 on Dec 05,2024
# vcom -reportprogress 300 -93 -work work C:/Users/kusha/OneDrive/Desktop/final_cpu/CPU/CPU/n_bit_and.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity n_bit_and
# -- Compiling architecture dataflow of n_bit_and
# End time: 00:47:22 on Dec 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/kusha/OneDrive/Desktop/final_cpu/CPU/CPU/mux16bit8to1.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:47:22 on Dec 05,2024
# vcom -reportprogress 300 -93 -work work C:/Users/kusha/OneDrive/Desktop/final_cpu/CPU/CPU/mux16bit8to1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux16bit8to1
# -- Compiling architecture Behavioral of mux16bit8to1
# End time: 00:47:22 on Dec 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/kusha/OneDrive/Desktop/final_cpu/CPU/CPU/mux16bit4to1.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:47:22 on Dec 05,2024
# vcom -reportprogress 300 -93 -work work C:/Users/kusha/OneDrive/Desktop/final_cpu/CPU/CPU/mux16bit4to1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux16bit4to1
# -- Compiling architecture Behavioral of mux16bit4to1
# End time: 00:47:22 on Dec 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/kusha/OneDrive/Desktop/final_cpu/CPU/CPU/mux16bit2to1.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:47:22 on Dec 05,2024
# vcom -reportprogress 300 -93 -work work C:/Users/kusha/OneDrive/Desktop/final_cpu/CPU/CPU/mux16bit2to1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux16bit2to1
# -- Compiling architecture Behavioral of mux16bit2to1
# End time: 00:47:23 on Dec 05,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/kusha/OneDrive/Desktop/final_cpu/CPU/CPU/mux8x1.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:47:23 on Dec 05,2024
# vcom -reportprogress 300 -93 -work work C:/Users/kusha/OneDrive/Desktop/final_cpu/CPU/CPU/mux8x1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux8x1
# -- Compiling architecture design of mux8x1
# End time: 00:47:23 on Dec 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/kusha/OneDrive/Desktop/final_cpu/CPU/CPU/mux3bit4to1.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:47:23 on Dec 05,2024
# vcom -reportprogress 300 -93 -work work C:/Users/kusha/OneDrive/Desktop/final_cpu/CPU/CPU/mux3bit4to1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux3bit4to1
# -- Compiling architecture Behavioral of mux3bit4to1
# End time: 00:47:23 on Dec 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/kusha/OneDrive/Desktop/final_cpu/CPU/CPU/memory.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:47:23 on Dec 05,2024
# vcom -reportprogress 300 -93 -work work C:/Users/kusha/OneDrive/Desktop/final_cpu/CPU/CPU/memory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity memory
# -- Compiling architecture design of memory
# End time: 00:47:23 on Dec 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/kusha/OneDrive/Desktop/final_cpu/CPU/CPU/LHI.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:47:23 on Dec 05,2024
# vcom -reportprogress 300 -93 -work work C:/Users/kusha/OneDrive/Desktop/final_cpu/CPU/CPU/LHI.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity LHI
# -- Compiling architecture struct of LHI
# End time: 00:47:23 on Dec 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/kusha/OneDrive/Desktop/final_cpu/CPU/CPU/instruction_register.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:47:23 on Dec 05,2024
# vcom -reportprogress 300 -93 -work work C:/Users/kusha/OneDrive/Desktop/final_cpu/CPU/CPU/instruction_register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity instruction_register
# -- Compiling architecture Behavioral of instruction_register
# End time: 00:47:23 on Dec 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/kusha/OneDrive/Desktop/final_cpu/CPU/CPU/full_adder.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:47:23 on Dec 05,2024
# vcom -reportprogress 300 -93 -work work C:/Users/kusha/OneDrive/Desktop/final_cpu/CPU/CPU/full_adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity full_adder
# -- Compiling architecture full_adder_arc of full_adder
# End time: 00:47:24 on Dec 05,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/kusha/OneDrive/Desktop/final_cpu/CPU/CPU/demux1x8.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:47:24 on Dec 05,2024
# vcom -reportprogress 300 -93 -work work C:/Users/kusha/OneDrive/Desktop/final_cpu/CPU/CPU/demux1x8.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity demux1x8
# -- Compiling architecture combinational of demux1x8
# End time: 00:47:24 on Dec 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/kusha/OneDrive/Desktop/final_cpu/CPU/CPU/ConditionCodeRegister.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:47:24 on Dec 05,2024
# vcom -reportprogress 300 -93 -work work C:/Users/kusha/OneDrive/Desktop/final_cpu/CPU/CPU/ConditionCodeRegister.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ConditionCodeRegister
# -- Compiling architecture Behavioral of ConditionCodeRegister
# End time: 00:47:24 on Dec 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/kusha/OneDrive/Desktop/final_cpu/CPU/CPU/n_bit_full_adder.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:47:24 on Dec 05,2024
# vcom -reportprogress 300 -93 -work work C:/Users/kusha/OneDrive/Desktop/final_cpu/CPU/CPU/n_bit_full_adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity n_bit_full_adder
# -- Compiling architecture structural of n_bit_full_adder
# -- Loading entity full_adder
# End time: 00:47:24 on Dec 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/kusha/OneDrive/Desktop/final_cpu/CPU/CPU/n_bit_adder_subtractor.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:47:24 on Dec 05,2024
# vcom -reportprogress 300 -93 -work work C:/Users/kusha/OneDrive/Desktop/final_cpu/CPU/CPU/n_bit_adder_subtractor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity n_bit_adder_subtractor
# -- Compiling architecture structural of n_bit_adder_subtractor
# -- Loading entity n_bit_inverter
# -- Loading entity n_bit_full_adder
# End time: 00:47:24 on Dec 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/kusha/OneDrive/Desktop/final_cpu/CPU/CPU/four_bit_multiplier.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:47:24 on Dec 05,2024
# vcom -reportprogress 300 -93 -work work C:/Users/kusha/OneDrive/Desktop/final_cpu/CPU/CPU/four_bit_multiplier.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity four_bit_multiplier
# -- Compiling architecture multiply of four_bit_multiplier
# -- Loading entity n_bit_full_adder
# End time: 00:47:24 on Dec 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/kusha/OneDrive/Desktop/final_cpu/CPU/CPU/alu.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:47:24 on Dec 05,2024
# vcom -reportprogress 300 -93 -work work C:/Users/kusha/OneDrive/Desktop/final_cpu/CPU/CPU/alu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity alu
# -- Compiling architecture manyoperationsatoncewow of alu
# -- Loading entity mux16bit8to1
# -- Loading entity n_bit_adder_subtractor
# -- Loading entity four_bit_multiplier
# -- Loading entity n_bit_or
# -- Loading entity n_bit_and
# -- Loading entity n_bit_imply
# End time: 00:47:25 on Dec 05,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/kusha/OneDrive/Desktop/final_cpu/CPU/CPU/datapath.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:47:25 on Dec 05,2024
# vcom -reportprogress 300 -93 -work work C:/Users/kusha/OneDrive/Desktop/final_cpu/CPU/CPU/datapath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity datapath
# -- Compiling architecture structure of datapath
# -- Loading entity ConditionCodeRegister
# -- Loading entity n_bit_register
# -- Loading entity instruction_register
# -- Loading entity memory
# -- Loading entity register_file
# -- Loading entity alu
# -- Loading entity mux16bit2to1
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity SE6_16
# -- Loading entity SE9_16
# -- Loading entity mux16bit4to1
# -- Loading entity LHI
# -- Loading entity pad_lli
# -- Loading entity mux3bit4to1
# End time: 00:47:25 on Dec 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/kusha/OneDrive/Desktop/final_cpu/CPU/CPU/fsm.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:47:25 on Dec 05,2024
# vcom -reportprogress 300 -93 -work work C:/Users/kusha/OneDrive/Desktop/final_cpu/CPU/CPU/fsm.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity fsm
# -- Compiling architecture cocacola of fsm
# -- Loading entity datapath
# End time: 00:47:25 on Dec 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/Users/kusha/OneDrive/Desktop/final_cpu/CPU/CPU/fsm_tb.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:47:25 on Dec 05,2024
# vcom -reportprogress 300 -93 -work work C:/Users/kusha/OneDrive/Desktop/final_cpu/CPU/CPU/fsm_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading entity fsm
# -- Compiling entity fsm_tb
# -- Compiling architecture Behavioral of fsm_tb
# End time: 00:47:25 on Dec 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -voptargs="+acc"  fsm_tb
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -voptargs=""+acc"" fsm_tb 
# Start time: 00:47:25 on Dec 05,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_textio(body)
# Loading work.fsm_tb(behavioral)
# Loading work.fsm(cocacola)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.datapath(structure)
# Loading work.conditioncoderegister(behavioral)
# Loading work.n_bit_register(behavioral)
# Loading work.instruction_register(behavioral)
# Loading work.memory(design)
# Loading work.register_file(design)
# Loading work.demux1x8(combinational)
# Loading work.mux8x1(design)
# Loading work.reg(design)
# Loading work.alu(manyoperationsatoncewow)
# Loading work.mux16bit8to1(behavioral)
# Loading work.n_bit_adder_subtractor(structural)
# Loading work.n_bit_inverter(dataflow)
# Loading work.n_bit_full_adder(structural)
# Loading work.full_adder(full_adder_arc)
# Loading work.four_bit_multiplier(multiply)
# Loading work.n_bit_or(dataflow)
# Loading work.n_bit_and(dataflow)
# Loading work.n_bit_imply(dataflow)
# Loading work.mux16bit2to1(behavioral)
# Loading work.se6_16(struct)
# Loading work.se9_16(struct)
# Loading work.mux16bit4to1(behavioral)
# Loading work.lhi(struct)
# Loading work.pad_lli(behavioral)
# Loading work.mux3bit4to1(behavioral)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /fsm_tb/uut/cpu_datapath/SE9_16_1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /fsm_tb/uut/cpu_datapath/SE6_16_1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /fsm_tb/uut/cpu_datapath/memory
# ** Note: R0 = 0
#    Time: 40 ns  Iteration: 0  Instance: /fsm_tb
# ** Note: R1 = 0
#    Time: 40 ns  Iteration: 0  Instance: /fsm_tb
# ** Note: R2 = 0
#    Time: 40 ns  Iteration: 0  Instance: /fsm_tb
# ** Note: R3 = 0
#    Time: 40 ns  Iteration: 0  Instance: /fsm_tb
# ** Note: R4 = 0
#    Time: 40 ns  Iteration: 0  Instance: /fsm_tb
# ** Note: R5 = 0
#    Time: 40 ns  Iteration: 0  Instance: /fsm_tb
# ** Note: R6 = 0
#    Time: 40 ns  Iteration: 0  Instance: /fsm_tb
# ** Note: R7 = 0
#    Time: 40 ns  Iteration: 0  Instance: /fsm_tb
# ** Note: R0 = 0
#    Time: 60 ns  Iteration: 0  Instance: /fsm_tb
# ** Note: R1 = 0
#    Time: 60 ns  Iteration: 0  Instance: /fsm_tb
# ** Note: R2 = 0
#    Time: 60 ns  Iteration: 0  Instance: /fsm_tb
# ** Note: R3 = 0
#    Time: 60 ns  Iteration: 0  Instance: /fsm_tb
# ** Note: R4 = 0
#    Time: 60 ns  Iteration: 0  Instance: /fsm_tb
# ** Note: R5 = 0
#    Time: 60 ns  Iteration: 0  Instance: /fsm_tb
# ** Note: R6 = 0
#    Time: 60 ns  Iteration: 0  Instance: /fsm_tb
# ** Note: R7 = 0
#    Time: 60 ns  Iteration: 0  Instance: /fsm_tb
# ** Note: R0 = 0
#    Time: 80 ns  Iteration: 0  Instance: /fsm_tb
# ** Note: R1 = 0
#    Time: 80 ns  Iteration: 0  Instance: /fsm_tb
# ** Note: R2 = 0
#    Time: 80 ns  Iteration: 0  Instance: /fsm_tb
# ** Note: R3 = 0
#    Time: 80 ns  Iteration: 0  Instance: /fsm_tb
# ** Note: R4 = 0
#    Time: 80 ns  Iteration: 0  Instance: /fsm_tb
# ** Note: R5 = 0
#    Time: 80 ns  Iteration: 0  Instance: /fsm_tb
# ** Note: R6 = 0
#    Time: 80 ns  Iteration: 0  Instance: /fsm_tb
# ** Note: R7 = 0
#    Time: 80 ns  Iteration: 0  Instance: /fsm_tb
# ** Note: R0 = 0
#    Time: 100 ns  Iteration: 0  Instance: /fsm_tb
# ** Note: R1 = 0
#    Time: 100 ns  Iteration: 0  Instance: /fsm_tb
# ** Note: R2 = 0
#    Time: 100 ns  Iteration: 0  Instance: /fsm_tb
# ** Note: R3 = 0
#    Time: 100 ns  Iteration: 0  Instance: /fsm_tb
# ** Note: R4 = 0
#    Time: 100 ns  Iteration: 0  Instance: /fsm_tb
# ** Note: R5 = 0
#    Time: 100 ns  Iteration: 0  Instance: /fsm_tb
# ** Note: R6 = 0
#    Time: 100 ns  Iteration: 0  Instance: /fsm_tb
# ** Note: R7 = 0
#    Time: 100 ns  Iteration: 0  Instance: /fsm_tb
# ** Note: R0 = 0
#    Time: 120 ns  Iteration: 0  Instance: /fsm_tb
# ** Note: R1 = 0
#    Time: 120 ns  Iteration: 0  Instance: /fsm_tb
# ** Note: R2 = 0
#    Time: 120 ns  Iteration: 0  Instance: /fsm_tb
# ** Note: R3 = 0
#    Time: 120 ns  Iteration: 0  Instance: /fsm_tb
# ** Note: R4 = 0
#    Time: 120 ns  Iteration: 0  Instance: /fsm_tb
# ** Note: R5 = 0
#    Time: 120 ns  Iteration: 0  Instance: /fsm_tb
# ** Note: R6 = 0
#    Time: 120 ns  Iteration: 0  Instance: /fsm_tb
# ** Note: R7 = 0
#    Time: 120 ns  Iteration: 0  Instance: /fsm_tb
# ** Note: R0 = 0
#    Time: 140 ns  Iteration: 0  Instance: /fsm_tb
# ** Note: R1 = 0
#    Time: 140 ns  Iteration: 0  Instance: /fsm_tb
# ** Note: R2 = 0
#    Time: 140 ns  Iteration: 0  Instance: /fsm_tb
# ** Note: R3 = 0
#    Time: 140 ns  Iteration: 0  Instance: /fsm_tb
# ** Note: R4 = 0
#    Time: 140 ns  Iteration: 0  Instance: /fsm_tb
# ** Note: R5 = 0
#    Time: 140 ns  Iteration: 0  Instance: /fsm_tb
# ** Note: R6 = 0
#    Time: 140 ns  Iteration: 0  Instance: /fsm_tb
# ** Note: R7 = 0
#    Time: 140 ns  Iteration: 0  Instance: /fsm_tb
# ** Note: R0 = 0
#    Time: 160 ns  Iteration: 0  Instance: /fsm_tb
# ** Note: R1 = 0
#    Time: 160 ns  Iteration: 0  Instance: /fsm_tb
# ** Note: R2 = 0
#    Time: 160 ns  Iteration: 0  Instance: /fsm_tb
# ** Note: R3 = 0
#    Time: 160 ns  Iteration: 0  Instance: /fsm_tb
# ** Note: R4 = 0
#    Time: 160 ns  Iteration: 0  Instance: /fsm_tb
# ** Note: R5 = 0
#    Time: 160 ns  Iteration: 0  Instance: /fsm_tb
# ** Note: R6 = 0
#    Time: 160 ns  Iteration: 0  Instance: /fsm_tb
# ** Note: R7 = 0
#    Time: 160 ns  Iteration: 0  Instance: /fsm_tb
# ** Note: R0 = 0
#    Time: 180 ns  Iteration: 0  Instance: /fsm_tb
# ** Note: R1 = 0
#    Time: 180 ns  Iteration: 0  Instance: /fsm_tb
# ** Note: R2 = 0
#    Time: 180 ns  Iteration: 0  Instance: /fsm_tb
# ** Note: R3 = 0
#    Time: 180 ns  Iteration: 0  Instance: /fsm_tb
# ** Note: R4 = 0
#    Time: 180 ns  Iteration: 0  Instance: /fsm_tb
# ** Note: R5 = 0
#    Time: 180 ns  Iteration: 0  Instance: /fsm_tb
# ** Note: R6 = 0
#    Time: 180 ns  Iteration: 0  Instance: /fsm_tb
# ** Note: R7 = 0
#    Time: 180 ns  Iteration: 0  Instance: /fsm_tb
# ** Note: R0 = 0
#    Time: 200 ns  Iteration: 0  Instance: /fsm_tb
# ** Note: R1 = 0
#    Time: 200 ns  Iteration: 0  Instance: /fsm_tb
# ** Note: R2 = 0
#    Time: 200 ns  Iteration: 0  Instance: /fsm_tb
# ** Note: R3 = 0
#    Time: 200 ns  Iteration: 0  Instance: /fsm_tb
# ** Note: R4 = 0
#    Time: 200 ns  Iteration: 0  Instance: /fsm_tb
# ** Note: R5 = 0
#    Time: 200 ns  Iteration: 0  Instance: /fsm_tb
# ** Note: R6 = 0
#    Time: 200 ns  Iteration: 0  Instance: /fsm_tb
# ** Note: R7 = 0
#    Time: 200 ns  Iteration: 0  Instance: /fsm_tb
# ** Note: R0 = 0
#    Time: 220 ns  Iteration: 0  Instance: /fsm_tb
# ** Note: R1 = 0
#    Time: 220 ns  Iteration: 0  Instance: /fsm_tb
# ** Note: R2 = 0
#    Time: 220 ns  Iteration: 0  Instance: /fsm_tb
# ** Note: R3 = 0
#    Time: 220 ns  Iteration: 0  Instance: /fsm_tb
# ** Note: R4 = 0
#    Time: 220 ns  Iteration: 0  Instance: /fsm_tb
# ** Note: R5 = 0
#    Time: 220 ns  Iteration: 0  Instance: /fsm_tb
# ** Note: R6 = 0
#    Time: 220 ns  Iteration: 0  Instance: /fsm_tb
# ** Note: R7 = 0
#    Time: 220 ns  Iteration: 0  Instance: /fsm_tb
# ** Note: R0 = 245
#    Time: 240 ns  Iteration: 0  Instance: /fsm_tb
# ** Note: R1 = 0
#    Time: 240 ns  Iteration: 0  Instance: /fsm_tb
# ** Note: R2 = 0
#    Time: 240 ns  Iteration: 0  Instance: /fsm_tb
# ** Note: R3 = 0
#    Time: 240 ns  Iteration: 0  Instance: /fsm_tb
# ** Note: R4 = 0
#    Time: 240 ns  Iteration: 0  Instance: /fsm_tb
# ** Note: R5 = 0
#    Time: 240 ns  Iteration: 0  Instance: /fsm_tb
# ** Note: R6 = 0
#    Time: 240 ns  Iteration: 0  Instance: /fsm_tb
# ** Note: R7 = 0
#    Time: 240 ns  Iteration: 0  Instance: /fsm_tb
# ** Note: R0 = 245
#    Time: 260 ns  Iteration: 0  Instance: /fsm_tb
# ** Note: R1 = 0
#    Time: 260 ns  Iteration: 0  Instance: /fsm_tb
# ** Note: R2 = 0
#    Time: 260 ns  Iteration: 0  Instance: /fsm_tb
# ** Note: R3 = 0
#    Time: 260 ns  Iteration: 0  Instance: /fsm_tb
# ** Note: R4 = 0
#    Time: 260 ns  Iteration: 0  Instance: /fsm_tb
# ** Note: R5 = 0
#    Time: 260 ns  Iteration: 0  Instance: /fsm_tb
# ** Note: R6 = 0
#    Time: 260 ns  Iteration: 0  Instance: /fsm_tb
# ** Note: R7 = 0
#    Time: 260 ns  Iteration: 0  Instance: /fsm_tb
# ** Note: R0 = 245
#    Time: 280 ns  Iteration: 0  Instance: /fsm_tb
# ** Note: R1 = 0
#    Time: 280 ns  Iteration: 0  Instance: /fsm_tb
# ** Note: R2 = 0
#    Time: 280 ns  Iteration: 0  Instance: /fsm_tb
# ** Note: R3 = 0
#    Time: 280 ns  Iteration: 0  Instance: /fsm_tb
# ** Note: R4 = 0
#    Time: 280 ns  Iteration: 0  Instance: /fsm_tb
# ** Note: R5 = 0
#    Time: 280 ns  Iteration: 0  Instance: /fsm_tb
# ** Note: R6 = 0
#    Time: 280 ns  Iteration: 0  Instance: /fsm_tb
# ** Note: R7 = 0
#    Time: 280 ns  Iteration: 0  Instance: /fsm_tb
# ** Note: R0 = 245
#    Time: 300 ns  Iteration: 0  Instance: /fsm_tb
# ** Note: R1 = 171
#    Time: 300 ns  Iteration: 0  Instance: /fsm_tb
# ** Note: R2 = 0
#    Time: 300 ns  Iteration: 0  Instance: /fsm_tb
# ** Note: R3 = 0
#    Time: 300 ns  Iteration: 0  Instance: /fsm_tb
# ** Note: R4 = 0
#    Time: 300 ns  Iteration: 0  Instance: /fsm_tb
# ** Note: R5 = 0
#    Time: 300 ns  Iteration: 0  Instance: /fsm_tb
# ** Note: R6 = 0
#    Time: 300 ns  Iteration: 0  Instance: /fsm_tb
# ** Note: R7 = 0
#    Time: 300 ns  Iteration: 0  Instance: /fsm_tb
# ** Note: R0 = 245
#    Time: 320 ns  Iteration: 0  Instance: /fsm_tb
# ** Note: R1 = 171
#    Time: 320 ns  Iteration: 0  Instance: /fsm_tb
# ** Note: R2 = 0
#    Time: 320 ns  Iteration: 0  Instance: /fsm_tb
# ** Note: R3 = 0
#    Time: 320 ns  Iteration: 0  Instance: /fsm_tb
# ** Note: R4 = 0
#    Time: 320 ns  Iteration: 0  Instance: /fsm_tb
# ** Note: R5 = 0
#    Time: 320 ns  Iteration: 0  Instance: /fsm_tb
# ** Note: R6 = 0
#    Time: 320 ns  Iteration: 0  Instance: /fsm_tb
# ** Note: R7 = 0
#    Time: 320 ns  Iteration: 0  Instance: /fsm_tb
# ** Note: R0 = 245
#    Time: 340 ns  Iteration: 0  Instance: /fsm_tb
# ** Note: R1 = 171
#    Time: 340 ns  Iteration: 0  Instance: /fsm_tb
# ** Note: R2 = 0
#    Time: 340 ns  Iteration: 0  Instance: /fsm_tb
# ** Note: R3 = 0
#    Time: 340 ns  Iteration: 0  Instance: /fsm_tb
# ** Note: R4 = 0
#    Time: 340 ns  Iteration: 0  Instance: /fsm_tb
# ** Note: R5 = 0
#    Time: 340 ns  Iteration: 0  Instance: /fsm_tb
# ** Note: R6 = 0
#    Time: 340 ns  Iteration: 0  Instance: /fsm_tb
# ** Note: R7 = 0
#    Time: 340 ns  Iteration: 0  Instance: /fsm_tb
# ** Note: R0 = 245
#    Time: 360 ns  Iteration: 0  Instance: /fsm_tb
# ** Note: R1 = 171
#    Time: 360 ns  Iteration: 0  Instance: /fsm_tb
# ** Note: R2 = 0
#    Time: 360 ns  Iteration: 0  Instance: /fsm_tb
# ** Note: R3 = 0
#    Time: 360 ns  Iteration: 0  Instance: /fsm_tb
# ** Note: R4 = 0
#    Time: 360 ns  Iteration: 0  Instance: /fsm_tb
# ** Note: R5 = 0
#    Time: 360 ns  Iteration: 0  Instance: /fsm_tb
# ** Note: R6 = 0
#    Time: 360 ns  Iteration: 0  Instance: /fsm_tb
# ** Note: R7 = 0
#    Time: 360 ns  Iteration: 0  Instance: /fsm_tb
# ** Note: R0 = 245
#    Time: 380 ns  Iteration: 0  Instance: /fsm_tb
# ** Note: R1 = 171
#    Time: 380 ns  Iteration: 0  Instance: /fsm_tb
# ** Note: R2 = 161
#    Time: 380 ns  Iteration: 0  Instance: /fsm_tb
# ** Note: R3 = 0
#    Time: 380 ns  Iteration: 0  Instance: /fsm_tb
# ** Note: R4 = 0
#    Time: 380 ns  Iteration: 0  Instance: /fsm_tb
# ** Note: R5 = 0
#    Time: 380 ns  Iteration: 0  Instance: /fsm_tb
# ** Note: R6 = 0
#    Time: 380 ns  Iteration: 0  Instance: /fsm_tb
# ** Note: R7 = 0
#    Time: 380 ns  Iteration: 0  Instance: /fsm_tb
# ** Note: R0 = 245
#    Time: 400 ns  Iteration: 0  Instance: /fsm_tb
# ** Note: R1 = 171
#    Time: 400 ns  Iteration: 0  Instance: /fsm_tb
# ** Note: R2 = 161
#    Time: 400 ns  Iteration: 0  Instance: /fsm_tb
# ** Note: R3 = 0
#    Time: 400 ns  Iteration: 0  Instance: /fsm_tb
# ** Note: R4 = 0
#    Time: 400 ns  Iteration: 0  Instance: /fsm_tb
# ** Note: R5 = 0
#    Time: 400 ns  Iteration: 0  Instance: /fsm_tb
# ** Note: R6 = 0
#    Time: 400 ns  Iteration: 0  Instance: /fsm_tb
# ** Note: R7 = 0
#    Time: 400 ns  Iteration: 0  Instance: /fsm_tb
# ** Note: R0 = 245
#    Time: 420 ns  Iteration: 0  Instance: /fsm_tb
# ** Note: R1 = 171
#    Time: 420 ns  Iteration: 0  Instance: /fsm_tb
# ** Note: R2 = 161
#    Time: 420 ns  Iteration: 0  Instance: /fsm_tb
# ** Note: R3 = 0
#    Time: 420 ns  Iteration: 0  Instance: /fsm_tb
# ** Note: R4 = 0
#    Time: 420 ns  Iteration: 0  Instance: /fsm_tb
# ** Note: R5 = 0
#    Time: 420 ns  Iteration: 0  Instance: /fsm_tb
# ** Note: R6 = 0
#    Time: 420 ns  Iteration: 0  Instance: /fsm_tb
# ** Note: R7 = 0
#    Time: 420 ns  Iteration: 0  Instance: /fsm_tb
# ** Note: R0 = 245
#    Time: 440 ns  Iteration: 0  Instance: /fsm_tb
# ** Note: R1 = 171
#    Time: 440 ns  Iteration: 0  Instance: /fsm_tb
# ** Note: R2 = 161
#    Time: 440 ns  Iteration: 0  Instance: /fsm_tb
# ** Note: R3 = 0
#    Time: 440 ns  Iteration: 0  Instance: /fsm_tb
# ** Note: R4 = 0
#    Time: 440 ns  Iteration: 0  Instance: /fsm_tb
# ** Note: R5 = 0
#    Time: 440 ns  Iteration: 0  Instance: /fsm_tb
# ** Note: R6 = 0
#    Time: 440 ns  Iteration: 0  Instance: /fsm_tb
# ** Note: R7 = 0
#    Time: 440 ns  Iteration: 0  Instance: /fsm_tb
# ** Note: R0 = 245
#    Time: 460 ns  Iteration: 0  Instance: /fsm_tb
# ** Note: R1 = 171
#    Time: 460 ns  Iteration: 0  Instance: /fsm_tb
# ** Note: R2 = 161
#    Time: 460 ns  Iteration: 0  Instance: /fsm_tb
# ** Note: R3 = 0
#    Time: 460 ns  Iteration: 0  Instance: /fsm_tb
# ** Note: R4 = 0
#    Time: 460 ns  Iteration: 0  Instance: /fsm_tb
# ** Note: R5 = 0
#    Time: 460 ns  Iteration: 0  Instance: /fsm_tb
# ** Note: R6 = 0
#    Time: 460 ns  Iteration: 0  Instance: /fsm_tb
# ** Note: R7 = 0
#    Time: 460 ns  Iteration: 0  Instance: /fsm_tb
# ** Note: R0 = 245
#    Time: 480 ns  Iteration: 0  Instance: /fsm_tb
# ** Note: R1 = 171
#    Time: 480 ns  Iteration: 0  Instance: /fsm_tb
# ** Note: R2 = 161
#    Time: 480 ns  Iteration: 0  Instance: /fsm_tb
# ** Note: R3 = 0
#    Time: 480 ns  Iteration: 0  Instance: /fsm_tb
# ** Note: R4 = 0
#    Time: 480 ns  Iteration: 0  Instance: /fsm_tb
# ** Note: R5 = 0
#    Time: 480 ns  Iteration: 0  Instance: /fsm_tb
# ** Note: R6 = 0
#    Time: 480 ns  Iteration: 0  Instance: /fsm_tb
# ** Note: R7 = 0
#    Time: 480 ns  Iteration: 0  Instance: /fsm_tb
# ** Note: R0 = 245
#    Time: 500 ns  Iteration: 0  Instance: /fsm_tb
# ** Note: R1 = 171
#    Time: 500 ns  Iteration: 0  Instance: /fsm_tb
# ** Note: R2 = 161
#    Time: 500 ns  Iteration: 0  Instance: /fsm_tb
# ** Note: R3 = 0
#    Time: 500 ns  Iteration: 0  Instance: /fsm_tb
# ** Note: R4 = 0
#    Time: 500 ns  Iteration: 0  Instance: /fsm_tb
# ** Note: R5 = 0
#    Time: 500 ns  Iteration: 0  Instance: /fsm_tb
# ** Note: R6 = 0
#    Time: 500 ns  Iteration: 0  Instance: /fsm_tb
# ** Note: R7 = 0
#    Time: 500 ns  Iteration: 0  Instance: /fsm_tb
# ** Note: R0 = 245
#    Time: 520 ns  Iteration: 0  Instance: /fsm_tb
# ** Note: R1 = 171
#    Time: 520 ns  Iteration: 0  Instance: /fsm_tb
# ** Note: R2 = 161
#    Time: 520 ns  Iteration: 0  Instance: /fsm_tb
# ** Note: R3 = 0
#    Time: 520 ns  Iteration: 0  Instance: /fsm_tb
# ** Note: R4 = 0
#    Time: 520 ns  Iteration: 0  Instance: /fsm_tb
# ** Note: R5 = 0
#    Time: 520 ns  Iteration: 0  Instance: /fsm_tb
# ** Note: R6 = 0
#    Time: 520 ns  Iteration: 0  Instance: /fsm_tb
# ** Note: R7 = 0
#    Time: 520 ns  Iteration: 0  Instance: /fsm_tb
# ** Note: R0 = 245
#    Time: 540 ns  Iteration: 0  Instance: /fsm_tb
# ** Note: R1 = 171
#    Time: 540 ns  Iteration: 0  Instance: /fsm_tb
# ** Note: R2 = 161
#    Time: 540 ns  Iteration: 0  Instance: /fsm_tb
# ** Note: R3 = 0
#    Time: 540 ns  Iteration: 0  Instance: /fsm_tb
# ** Note: R4 = 0
#    Time: 540 ns  Iteration: 0  Instance: /fsm_tb
# ** Note: R5 = 0
#    Time: 540 ns  Iteration: 0  Instance: /fsm_tb
# ** Note: R6 = 0
#    Time: 540 ns  Iteration: 0  Instance: /fsm_tb
# ** Note: R7 = 0
#    Time: 540 ns  Iteration: 0  Instance: /fsm_tb
# ** Fatal: (vsim-3734) Index value 8 is out of range 0 to 7.
#    Time: 550 ns  Iteration: 5  Process: /fsm_tb/uut/cpu_datapath/memory/line__28 File: C:/Users/kusha/OneDrive/Desktop/final_cpu/CPU/CPU/memory.vhd
# Fatal error in Architecture design at C:/Users/kusha/OneDrive/Desktop/final_cpu/CPU/CPU/memory.vhd line 28
# 
# HDL call sequence:
# Stopped at C:/Users/kusha/OneDrive/Desktop/final_cpu/CPU/CPU/memory.vhd 28 Architecture design
# 
# End time: 01:01:04 on Dec 05,2024, Elapsed time: 0:13:39
# Errors: 2, Warnings: 3
