Classic Timing Analyzer report for Timer
Sun Dec 12 20:52:39 2021
Quartus II Version 8.1 Build 163 10/28/2008 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Clock Setup: 'Main_PLL:PLL|altpll:altpll_component|_clk0'
  6. Clock Setup: 'clk_i'
  7. Clock Hold: 'Main_PLL:PLL|altpll:altpll_component|_clk0'
  8. Clock Hold: 'clk_i'
  9. tsu
 10. tco
 11. th
 12. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2008 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                                                     ;
+-----------------------------------------------------------+-----------+----------------------------------+-------------+---------------------------------------------------------------------+---------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+
; Type                                                      ; Slack     ; Required Time                    ; Actual Time ; From                                                                ; To                                                                  ; From Clock                                 ; To Clock                                   ; Failed Paths ;
+-----------------------------------------------------------+-----------+----------------------------------+-------------+---------------------------------------------------------------------+---------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+
; Worst-case tsu                                            ; N/A       ; None                             ; 4.928 ns    ; button_1_1                                                          ; btn_0_s                                                             ; --                                         ; clk_i                                      ; 0            ;
; Worst-case tco                                            ; N/A       ; None                             ; 8.980 ns    ; Seven_Segment:\Indicator:2:SS_Display|lpm_shiftreg:Data_Reg|dffs[2] ; SS_Pin[2][2]                                                        ; clk_i                                      ; --                                         ; 0            ;
; Worst-case th                                             ; N/A       ; None                             ; -0.434 ns   ; switch_1_1                                                          ; switch_s                                                            ; --                                         ; clk_i                                      ; 0            ;
; Clock Setup: 'clk_i'                                      ; 1.508 ns  ; 50.00 MHz ( period = 20.000 ns ) ; N/A         ; Number_s[3][1]                                                      ; Seven_Segment:\Indicator:3:SS_Display|lpm_shiftreg:Data_Reg|dffs[1] ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; clk_i                                      ; 0            ;
; Clock Setup: 'Main_PLL:PLL|altpll:altpll_component|_clk0' ; 14.530 ns ; 50.00 MHz ( period = 20.000 ns ) ; N/A         ; btn_s                                                               ; cnt_sec_0x_carry_s                                                  ; clk_i                                      ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0            ;
; Clock Hold: 'Main_PLL:PLL|altpll:altpll_component|_clk0'  ; 0.445 ns  ; 50.00 MHz ( period = 20.000 ns ) ; N/A         ; cnt_sec_0x_s[0]                                                     ; cnt_sec_0x_s[0]                                                     ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0            ;
; Clock Hold: 'clk_i'                                       ; 0.445 ns  ; 50.00 MHz ( period = 20.000 ns ) ; N/A         ; prescaler_increment_s                                               ; prescaler_increment_s                                               ; clk_i                                      ; clk_i                                      ; 0            ;
; Total number of failed paths                              ;           ;                                  ;             ;                                                                     ;                                                                     ;                                            ;                                            ; 0            ;
+-----------------------------------------------------------+-----------+----------------------------------+-------------+---------------------------------------------------------------------+---------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C20F484C7       ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                                                             ;
+--------------------------------------------+--------------------+------------+------------------+---------------+--------------+----------+-----------------------+---------------------+-----------+--------------+
; Clock Node Name                            ; Clock Setting Name ; Type       ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset    ; Phase offset ;
+--------------------------------------------+--------------------+------------+------------------+---------------+--------------+----------+-----------------------+---------------------+-----------+--------------+
; Main_PLL:PLL|altpll:altpll_component|_clk0 ;                    ; PLL output ; 50.0 MHz         ; 0.000 ns      ; 0.000 ns     ; clk_i    ; 1                     ; 1                   ; -2.419 ns ;              ;
; clk_i                                      ;                    ; User Pin   ; 50.0 MHz         ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A       ;              ;
+--------------------------------------------+--------------------+------------+------------------+---------------+--------------+----------+-----------------------+---------------------+-----------+--------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'Main_PLL:PLL|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                ;
+-----------------------------------------+-----------------------------------------------------+-----------------------+--------------------+--------------------------------------------+--------------------------------------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                  ; To                 ; From Clock                                 ; To Clock                                   ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-----------------------+--------------------+--------------------------------------------+--------------------------------------------+-----------------------------+---------------------------+-------------------------+
; 14.530 ns                               ; None                                                ; btn_s                 ; cnt_sec_0x_carry_s ; clk_i                                      ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 17.581 ns                   ; 17.008 ns                 ; 2.478 ns                ;
; 14.530 ns                               ; None                                                ; btn_s                 ; cnt_sec_x0_s[0]    ; clk_i                                      ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 17.581 ns                   ; 17.008 ns                 ; 2.478 ns                ;
; 14.530 ns                               ; None                                                ; btn_s                 ; cnt_sec_x0_s[1]    ; clk_i                                      ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 17.581 ns                   ; 17.008 ns                 ; 2.478 ns                ;
; 14.530 ns                               ; None                                                ; btn_s                 ; cnt_sec_0x_s[0]    ; clk_i                                      ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 17.581 ns                   ; 17.008 ns                 ; 2.478 ns                ;
; 14.530 ns                               ; None                                                ; btn_s                 ; cnt_sec_0x_s[1]    ; clk_i                                      ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 17.581 ns                   ; 17.008 ns                 ; 2.478 ns                ;
; 14.530 ns                               ; None                                                ; btn_s                 ; cnt_sec_0x_s[3]    ; clk_i                                      ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 17.581 ns                   ; 17.008 ns                 ; 2.478 ns                ;
; 14.530 ns                               ; None                                                ; btn_s                 ; cnt_min_0x_s[3]    ; clk_i                                      ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 17.581 ns                   ; 17.008 ns                 ; 2.478 ns                ;
; 14.530 ns                               ; None                                                ; btn_s                 ; cnt_min_0x_s[1]    ; clk_i                                      ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 17.581 ns                   ; 17.008 ns                 ; 2.478 ns                ;
; 14.530 ns                               ; None                                                ; btn_s                 ; cnt_min_0x_s[2]    ; clk_i                                      ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 17.581 ns                   ; 17.008 ns                 ; 2.478 ns                ;
; 14.530 ns                               ; None                                                ; btn_s                 ; cnt_sec_x0_s[3]    ; clk_i                                      ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 17.581 ns                   ; 17.008 ns                 ; 2.478 ns                ;
; 14.530 ns                               ; None                                                ; btn_s                 ; cnt_sec_x0_s[2]    ; clk_i                                      ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 17.581 ns                   ; 17.008 ns                 ; 2.478 ns                ;
; 14.530 ns                               ; None                                                ; btn_s                 ; cnt_sec_xx_carry_s ; clk_i                                      ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 17.581 ns                   ; 17.008 ns                 ; 2.478 ns                ;
; 14.530 ns                               ; None                                                ; btn_s                 ; cnt_min_0x_s[0]    ; clk_i                                      ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 17.581 ns                   ; 17.008 ns                 ; 2.478 ns                ;
; 14.579 ns                               ; None                                                ; prescaler_increment_s ; cnt_min_xx_carry_s ; clk_i                                      ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 17.581 ns                   ; 17.012 ns                 ; 2.433 ns                ;
; 14.579 ns                               ; None                                                ; prescaler_increment_s ; cnt_min_0x_carry_s ; clk_i                                      ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 17.581 ns                   ; 17.012 ns                 ; 2.433 ns                ;
; 14.579 ns                               ; None                                                ; prescaler_increment_s ; cnt_min_x0_s[3]    ; clk_i                                      ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 17.581 ns                   ; 17.012 ns                 ; 2.433 ns                ;
; 14.579 ns                               ; None                                                ; prescaler_increment_s ; cnt_min_x0_s[2]    ; clk_i                                      ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 17.581 ns                   ; 17.012 ns                 ; 2.433 ns                ;
; 14.579 ns                               ; None                                                ; prescaler_increment_s ; cnt_min_x0_s[1]    ; clk_i                                      ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 17.581 ns                   ; 17.012 ns                 ; 2.433 ns                ;
; 14.579 ns                               ; None                                                ; prescaler_increment_s ; cnt_min_x0_s[0]    ; clk_i                                      ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 17.581 ns                   ; 17.012 ns                 ; 2.433 ns                ;
; 14.614 ns                               ; None                                                ; switch_s              ; cnt_min_xx_carry_s ; clk_i                                      ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 17.581 ns                   ; 17.012 ns                 ; 2.398 ns                ;
; 14.614 ns                               ; None                                                ; switch_s              ; cnt_min_0x_carry_s ; clk_i                                      ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 17.581 ns                   ; 17.012 ns                 ; 2.398 ns                ;
; 14.614 ns                               ; None                                                ; switch_s              ; cnt_min_x0_s[3]    ; clk_i                                      ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 17.581 ns                   ; 17.012 ns                 ; 2.398 ns                ;
; 14.614 ns                               ; None                                                ; switch_s              ; cnt_min_x0_s[2]    ; clk_i                                      ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 17.581 ns                   ; 17.012 ns                 ; 2.398 ns                ;
; 14.614 ns                               ; None                                                ; switch_s              ; cnt_min_x0_s[1]    ; clk_i                                      ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 17.581 ns                   ; 17.012 ns                 ; 2.398 ns                ;
; 14.614 ns                               ; None                                                ; switch_s              ; cnt_min_x0_s[0]    ; clk_i                                      ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 17.581 ns                   ; 17.012 ns                 ; 2.398 ns                ;
; 14.747 ns                               ; 190.37 MHz ( period = 5.253 ns )                    ; cnt_sec_x0_s[1]       ; cnt_min_0x_s[3]    ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.761 ns                 ; 5.014 ns                ;
; 14.799 ns                               ; None                                                ; btn_s                 ; cnt_min_xx_carry_s ; clk_i                                      ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 17.581 ns                   ; 17.012 ns                 ; 2.213 ns                ;
; 14.799 ns                               ; None                                                ; btn_s                 ; cnt_min_0x_carry_s ; clk_i                                      ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 17.581 ns                   ; 17.012 ns                 ; 2.213 ns                ;
; 14.799 ns                               ; None                                                ; btn_s                 ; cnt_min_x0_s[3]    ; clk_i                                      ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 17.581 ns                   ; 17.012 ns                 ; 2.213 ns                ;
; 14.799 ns                               ; None                                                ; btn_s                 ; cnt_min_x0_s[2]    ; clk_i                                      ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 17.581 ns                   ; 17.012 ns                 ; 2.213 ns                ;
; 14.799 ns                               ; None                                                ; btn_s                 ; cnt_min_x0_s[1]    ; clk_i                                      ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 17.581 ns                   ; 17.012 ns                 ; 2.213 ns                ;
; 14.799 ns                               ; None                                                ; btn_s                 ; cnt_min_x0_s[0]    ; clk_i                                      ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 17.581 ns                   ; 17.012 ns                 ; 2.213 ns                ;
; 14.870 ns                               ; None                                                ; btn_s                 ; cnt_sec_0x_s[2]    ; clk_i                                      ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 17.581 ns                   ; 17.007 ns                 ; 2.137 ns                ;
; 14.879 ns                               ; 195.27 MHz ( period = 5.121 ns )                    ; cnt_sec_x0_s[0]       ; cnt_min_0x_s[3]    ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.761 ns                 ; 4.882 ns                ;
; 14.902 ns                               ; None                                                ; prescaler_increment_s ; cnt_sec_0x_carry_s ; clk_i                                      ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 17.581 ns                   ; 17.008 ns                 ; 2.106 ns                ;
; 14.902 ns                               ; None                                                ; prescaler_increment_s ; cnt_sec_x0_s[0]    ; clk_i                                      ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 17.581 ns                   ; 17.008 ns                 ; 2.106 ns                ;
; 14.902 ns                               ; None                                                ; prescaler_increment_s ; cnt_sec_x0_s[1]    ; clk_i                                      ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 17.581 ns                   ; 17.008 ns                 ; 2.106 ns                ;
; 14.902 ns                               ; None                                                ; prescaler_increment_s ; cnt_sec_0x_s[0]    ; clk_i                                      ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 17.581 ns                   ; 17.008 ns                 ; 2.106 ns                ;
; 14.902 ns                               ; None                                                ; prescaler_increment_s ; cnt_sec_0x_s[1]    ; clk_i                                      ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 17.581 ns                   ; 17.008 ns                 ; 2.106 ns                ;
; 14.902 ns                               ; None                                                ; prescaler_increment_s ; cnt_sec_0x_s[3]    ; clk_i                                      ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 17.581 ns                   ; 17.008 ns                 ; 2.106 ns                ;
; 14.902 ns                               ; None                                                ; prescaler_increment_s ; cnt_min_0x_s[3]    ; clk_i                                      ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 17.581 ns                   ; 17.008 ns                 ; 2.106 ns                ;
; 14.902 ns                               ; None                                                ; prescaler_increment_s ; cnt_min_0x_s[1]    ; clk_i                                      ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 17.581 ns                   ; 17.008 ns                 ; 2.106 ns                ;
; 14.902 ns                               ; None                                                ; prescaler_increment_s ; cnt_min_0x_s[2]    ; clk_i                                      ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 17.581 ns                   ; 17.008 ns                 ; 2.106 ns                ;
; 14.902 ns                               ; None                                                ; prescaler_increment_s ; cnt_sec_x0_s[3]    ; clk_i                                      ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 17.581 ns                   ; 17.008 ns                 ; 2.106 ns                ;
; 14.902 ns                               ; None                                                ; prescaler_increment_s ; cnt_sec_x0_s[2]    ; clk_i                                      ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 17.581 ns                   ; 17.008 ns                 ; 2.106 ns                ;
; 14.902 ns                               ; None                                                ; prescaler_increment_s ; cnt_sec_xx_carry_s ; clk_i                                      ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 17.581 ns                   ; 17.008 ns                 ; 2.106 ns                ;
; 14.902 ns                               ; None                                                ; prescaler_increment_s ; cnt_min_0x_s[0]    ; clk_i                                      ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 17.581 ns                   ; 17.008 ns                 ; 2.106 ns                ;
; 14.921 ns                               ; 196.89 MHz ( period = 5.079 ns )                    ; cnt_sec_x0_s[1]       ; cnt_min_0x_s[2]    ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.761 ns                 ; 4.840 ns                ;
; 15.001 ns                               ; 200.04 MHz ( period = 4.999 ns )                    ; cnt_sec_x0_s[1]       ; cnt_min_0x_s[1]    ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.761 ns                 ; 4.760 ns                ;
; 15.053 ns                               ; 202.14 MHz ( period = 4.947 ns )                    ; cnt_sec_x0_s[0]       ; cnt_min_0x_s[2]    ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.761 ns                 ; 4.708 ns                ;
; 15.090 ns                               ; 203.67 MHz ( period = 4.910 ns )                    ; cnt_min_x0_s[0]       ; cnt_min_x0_s[2]    ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.761 ns                 ; 4.671 ns                ;
; 15.090 ns                               ; 203.67 MHz ( period = 4.910 ns )                    ; cnt_min_x0_s[0]       ; cnt_min_x0_s[1]    ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.761 ns                 ; 4.671 ns                ;
; 15.104 ns                               ; None                                                ; switch_s              ; cnt_sec_0x_carry_s ; clk_i                                      ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 17.581 ns                   ; 17.008 ns                 ; 1.904 ns                ;
; 15.104 ns                               ; None                                                ; switch_s              ; cnt_sec_x0_s[0]    ; clk_i                                      ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 17.581 ns                   ; 17.008 ns                 ; 1.904 ns                ;
; 15.104 ns                               ; None                                                ; switch_s              ; cnt_sec_x0_s[1]    ; clk_i                                      ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 17.581 ns                   ; 17.008 ns                 ; 1.904 ns                ;
; 15.104 ns                               ; None                                                ; switch_s              ; cnt_sec_0x_s[0]    ; clk_i                                      ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 17.581 ns                   ; 17.008 ns                 ; 1.904 ns                ;
; 15.104 ns                               ; None                                                ; switch_s              ; cnt_sec_0x_s[1]    ; clk_i                                      ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 17.581 ns                   ; 17.008 ns                 ; 1.904 ns                ;
; 15.104 ns                               ; None                                                ; switch_s              ; cnt_sec_0x_s[3]    ; clk_i                                      ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 17.581 ns                   ; 17.008 ns                 ; 1.904 ns                ;
; 15.104 ns                               ; None                                                ; switch_s              ; cnt_min_0x_s[3]    ; clk_i                                      ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 17.581 ns                   ; 17.008 ns                 ; 1.904 ns                ;
; 15.104 ns                               ; None                                                ; switch_s              ; cnt_min_0x_s[1]    ; clk_i                                      ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 17.581 ns                   ; 17.008 ns                 ; 1.904 ns                ;
; 15.104 ns                               ; None                                                ; switch_s              ; cnt_min_0x_s[2]    ; clk_i                                      ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 17.581 ns                   ; 17.008 ns                 ; 1.904 ns                ;
; 15.104 ns                               ; None                                                ; switch_s              ; cnt_sec_x0_s[3]    ; clk_i                                      ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 17.581 ns                   ; 17.008 ns                 ; 1.904 ns                ;
; 15.104 ns                               ; None                                                ; switch_s              ; cnt_sec_x0_s[2]    ; clk_i                                      ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 17.581 ns                   ; 17.008 ns                 ; 1.904 ns                ;
; 15.104 ns                               ; None                                                ; switch_s              ; cnt_sec_xx_carry_s ; clk_i                                      ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 17.581 ns                   ; 17.008 ns                 ; 1.904 ns                ;
; 15.104 ns                               ; None                                                ; switch_s              ; cnt_min_0x_s[0]    ; clk_i                                      ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 17.581 ns                   ; 17.008 ns                 ; 1.904 ns                ;
; 15.133 ns                               ; 205.47 MHz ( period = 4.867 ns )                    ; cnt_sec_x0_s[0]       ; cnt_min_0x_s[1]    ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.761 ns                 ; 4.628 ns                ;
; 15.242 ns                               ; None                                                ; prescaler_increment_s ; cnt_sec_0x_s[2]    ; clk_i                                      ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 17.581 ns                   ; 17.007 ns                 ; 1.765 ns                ;
; 15.302 ns                               ; 212.86 MHz ( period = 4.698 ns )                    ; cnt_min_x0_s[1]       ; cnt_min_x0_s[2]    ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.761 ns                 ; 4.459 ns                ;
; 15.302 ns                               ; 212.86 MHz ( period = 4.698 ns )                    ; cnt_min_x0_s[1]       ; cnt_min_x0_s[1]    ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.761 ns                 ; 4.459 ns                ;
; 15.433 ns                               ; 218.96 MHz ( period = 4.567 ns )                    ; cnt_sec_x0_s[1]       ; cnt_min_0x_s[0]    ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.761 ns                 ; 4.328 ns                ;
; 15.444 ns                               ; None                                                ; switch_s              ; cnt_sec_0x_s[2]    ; clk_i                                      ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 17.581 ns                   ; 17.007 ns                 ; 1.563 ns                ;
; 15.565 ns                               ; 225.48 MHz ( period = 4.435 ns )                    ; cnt_sec_x0_s[0]       ; cnt_min_0x_s[0]    ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.761 ns                 ; 4.196 ns                ;
; 15.626 ns                               ; 228.62 MHz ( period = 4.374 ns )                    ; cnt_sec_x0_s[1]       ; cnt_sec_x0_s[2]    ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.761 ns                 ; 4.135 ns                ;
; 15.628 ns                               ; 228.73 MHz ( period = 4.372 ns )                    ; cnt_sec_x0_s[1]       ; cnt_sec_x0_s[1]    ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.761 ns                 ; 4.133 ns                ;
; 15.758 ns                               ; 235.74 MHz ( period = 4.242 ns )                    ; cnt_sec_x0_s[0]       ; cnt_sec_x0_s[2]    ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.761 ns                 ; 4.003 ns                ;
; 15.760 ns                               ; 235.85 MHz ( period = 4.240 ns )                    ; cnt_sec_x0_s[0]       ; cnt_sec_x0_s[1]    ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.761 ns                 ; 4.001 ns                ;
; 15.827 ns                               ; 239.64 MHz ( period = 4.173 ns )                    ; cnt_min_x0_s[0]       ; cnt_min_xx_carry_s ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.761 ns                 ; 3.934 ns                ;
; 16.009 ns                               ; 250.56 MHz ( period = 3.991 ns )                    ; cnt_sec_0x_s[2]       ; cnt_min_0x_s[3]    ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.762 ns                 ; 3.753 ns                ;
; 16.039 ns                               ; 252.46 MHz ( period = 3.961 ns )                    ; cnt_min_x0_s[1]       ; cnt_min_xx_carry_s ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.761 ns                 ; 3.722 ns                ;
; 16.158 ns                               ; 260.28 MHz ( period = 3.842 ns )                    ; cnt_min_0x_s[0]       ; cnt_min_x0_s[2]    ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.765 ns                 ; 3.607 ns                ;
; 16.177 ns                               ; 261.57 MHz ( period = 3.823 ns )                    ; cnt_min_0x_s[2]       ; cnt_min_x0_s[2]    ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.765 ns                 ; 3.588 ns                ;
; 16.183 ns                               ; 261.99 MHz ( period = 3.817 ns )                    ; cnt_sec_0x_s[2]       ; cnt_min_0x_s[2]    ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.762 ns                 ; 3.579 ns                ;
; 16.238 ns                               ; 265.82 MHz ( period = 3.762 ns )                    ; cnt_min_0x_s[0]       ; cnt_min_x0_s[1]    ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.765 ns                 ; 3.527 ns                ;
; 16.257 ns                               ; 267.17 MHz ( period = 3.743 ns )                    ; cnt_min_0x_s[2]       ; cnt_min_x0_s[1]    ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.765 ns                 ; 3.508 ns                ;
; 16.263 ns                               ; 267.59 MHz ( period = 3.737 ns )                    ; cnt_sec_0x_s[2]       ; cnt_min_0x_s[1]    ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.762 ns                 ; 3.499 ns                ;
; 16.271 ns                               ; 268.17 MHz ( period = 3.729 ns )                    ; cnt_sec_x0_s[1]       ; cnt_sec_xx_carry_s ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.761 ns                 ; 3.490 ns                ;
; 16.376 ns                               ; 275.94 MHz ( period = 3.624 ns )                    ; cnt_min_0x_s[0]       ; cnt_min_0x_s[3]    ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.761 ns                 ; 3.385 ns                ;
; 16.376 ns                               ; 275.94 MHz ( period = 3.624 ns )                    ; cnt_min_0x_s[0]       ; cnt_min_0x_s[1]    ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.761 ns                 ; 3.385 ns                ;
; 16.376 ns                               ; 275.94 MHz ( period = 3.624 ns )                    ; cnt_min_0x_s[0]       ; cnt_min_0x_s[2]    ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.761 ns                 ; 3.385 ns                ;
; 16.376 ns                               ; 275.94 MHz ( period = 3.624 ns )                    ; cnt_min_0x_s[0]       ; cnt_min_0x_s[0]    ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.761 ns                 ; 3.385 ns                ;
; 16.395 ns                               ; 277.39 MHz ( period = 3.605 ns )                    ; cnt_min_0x_s[2]       ; cnt_min_0x_s[3]    ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.761 ns                 ; 3.366 ns                ;
; 16.395 ns                               ; 277.39 MHz ( period = 3.605 ns )                    ; cnt_min_0x_s[2]       ; cnt_min_0x_s[1]    ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.761 ns                 ; 3.366 ns                ;
; 16.395 ns                               ; 277.39 MHz ( period = 3.605 ns )                    ; cnt_min_0x_s[2]       ; cnt_min_0x_s[2]    ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.761 ns                 ; 3.366 ns                ;
; 16.395 ns                               ; 277.39 MHz ( period = 3.605 ns )                    ; cnt_min_0x_s[2]       ; cnt_min_0x_s[0]    ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.761 ns                 ; 3.366 ns                ;
; 16.403 ns                               ; 278.01 MHz ( period = 3.597 ns )                    ; cnt_sec_x0_s[0]       ; cnt_sec_xx_carry_s ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.761 ns                 ; 3.358 ns                ;
; 16.420 ns                               ; 279.33 MHz ( period = 3.580 ns )                    ; cnt_sec_0x_s[3]       ; cnt_min_0x_s[3]    ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.761 ns                 ; 3.341 ns                ;
; 16.437 ns                               ; 280.66 MHz ( period = 3.563 ns )                    ; cnt_min_0x_s[1]       ; cnt_min_x0_s[2]    ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.765 ns                 ; 3.328 ns                ;
; 16.517 ns                               ; 287.11 MHz ( period = 3.483 ns )                    ; cnt_min_0x_s[1]       ; cnt_min_x0_s[1]    ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.765 ns                 ; 3.248 ns                ;
; 16.536 ns                               ; 288.68 MHz ( period = 3.464 ns )                    ; cnt_min_0x_s[3]       ; cnt_min_x0_s[2]    ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.765 ns                 ; 3.229 ns                ;
; 16.542 ns                               ; 289.18 MHz ( period = 3.458 ns )                    ; cnt_sec_0x_s[2]       ; cnt_sec_x0_s[2]    ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.762 ns                 ; 3.220 ns                ;
; 16.547 ns                               ; 289.60 MHz ( period = 3.453 ns )                    ; cnt_min_0x_s[0]       ; cnt_min_x0_s[3]    ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.765 ns                 ; 3.218 ns                ;
; 16.566 ns                               ; 291.21 MHz ( period = 3.434 ns )                    ; cnt_min_0x_s[2]       ; cnt_min_x0_s[3]    ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.765 ns                 ; 3.199 ns                ;
; 16.594 ns                               ; 293.60 MHz ( period = 3.406 ns )                    ; cnt_sec_0x_s[3]       ; cnt_min_0x_s[2]    ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.761 ns                 ; 3.167 ns                ;
; 16.608 ns                               ; 294.81 MHz ( period = 3.392 ns )                    ; cnt_sec_0x_s[1]       ; cnt_min_0x_s[3]    ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.761 ns                 ; 3.153 ns                ;
; 16.616 ns                               ; 295.51 MHz ( period = 3.384 ns )                    ; cnt_min_0x_s[3]       ; cnt_min_x0_s[1]    ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.765 ns                 ; 3.149 ns                ;
; 16.620 ns                               ; 295.86 MHz ( period = 3.380 ns )                    ; cnt_sec_0x_s[2]       ; cnt_sec_x0_s[1]    ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.762 ns                 ; 3.142 ns                ;
; 16.655 ns                               ; 298.95 MHz ( period = 3.345 ns )                    ; cnt_min_0x_s[1]       ; cnt_min_0x_s[3]    ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.761 ns                 ; 3.106 ns                ;
; 16.655 ns                               ; 298.95 MHz ( period = 3.345 ns )                    ; cnt_min_0x_s[1]       ; cnt_min_0x_s[1]    ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.761 ns                 ; 3.106 ns                ;
; 16.655 ns                               ; 298.95 MHz ( period = 3.345 ns )                    ; cnt_min_0x_s[1]       ; cnt_min_0x_s[2]    ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.761 ns                 ; 3.106 ns                ;
; 16.655 ns                               ; 298.95 MHz ( period = 3.345 ns )                    ; cnt_min_0x_s[1]       ; cnt_min_0x_s[0]    ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.761 ns                 ; 3.106 ns                ;
; 16.674 ns                               ; 300.66 MHz ( period = 3.326 ns )                    ; cnt_sec_0x_s[3]       ; cnt_min_0x_s[1]    ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.761 ns                 ; 3.087 ns                ;
; 16.695 ns                               ; 302.57 MHz ( period = 3.305 ns )                    ; cnt_sec_0x_s[2]       ; cnt_min_0x_s[0]    ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.762 ns                 ; 3.067 ns                ;
; 16.754 ns                               ; 308.07 MHz ( period = 3.246 ns )                    ; cnt_min_0x_s[3]       ; cnt_min_0x_s[3]    ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.761 ns                 ; 3.007 ns                ;
; 16.754 ns                               ; 308.07 MHz ( period = 3.246 ns )                    ; cnt_min_0x_s[3]       ; cnt_min_0x_s[1]    ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.761 ns                 ; 3.007 ns                ;
; 16.754 ns                               ; 308.07 MHz ( period = 3.246 ns )                    ; cnt_min_0x_s[3]       ; cnt_min_0x_s[2]    ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.761 ns                 ; 3.007 ns                ;
; 16.754 ns                               ; 308.07 MHz ( period = 3.246 ns )                    ; cnt_min_0x_s[3]       ; cnt_min_0x_s[0]    ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.761 ns                 ; 3.007 ns                ;
; 16.759 ns                               ; 308.55 MHz ( period = 3.241 ns )                    ; cnt_sec_0x_s[0]       ; cnt_min_0x_s[3]    ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.761 ns                 ; 3.002 ns                ;
; 16.782 ns                               ; 310.75 MHz ( period = 3.218 ns )                    ; cnt_sec_0x_s[1]       ; cnt_min_0x_s[2]    ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.761 ns                 ; 2.979 ns                ;
; 16.826 ns                               ; 315.06 MHz ( period = 3.174 ns )                    ; cnt_min_0x_s[1]       ; cnt_min_x0_s[3]    ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.765 ns                 ; 2.939 ns                ;
; 16.862 ns                               ; 318.67 MHz ( period = 3.138 ns )                    ; cnt_sec_0x_s[1]       ; cnt_min_0x_s[1]    ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.761 ns                 ; 2.899 ns                ;
; 16.863 ns                               ; 318.78 MHz ( period = 3.137 ns )                    ; cnt_sec_xx_carry_s    ; cnt_min_0x_s[3]    ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.761 ns                 ; 2.898 ns                ;
; 16.863 ns                               ; 318.78 MHz ( period = 3.137 ns )                    ; cnt_sec_xx_carry_s    ; cnt_min_0x_s[1]    ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.761 ns                 ; 2.898 ns                ;
; 16.863 ns                               ; 318.78 MHz ( period = 3.137 ns )                    ; cnt_sec_xx_carry_s    ; cnt_min_0x_s[2]    ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.761 ns                 ; 2.898 ns                ;
; 16.863 ns                               ; 318.78 MHz ( period = 3.137 ns )                    ; cnt_sec_xx_carry_s    ; cnt_min_0x_s[0]    ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.761 ns                 ; 2.898 ns                ;
; 16.925 ns                               ; 325.20 MHz ( period = 3.075 ns )                    ; cnt_min_0x_s[3]       ; cnt_min_x0_s[3]    ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.765 ns                 ; 2.840 ns                ;
; 16.933 ns                               ; 326.05 MHz ( period = 3.067 ns )                    ; cnt_sec_0x_s[0]       ; cnt_min_0x_s[2]    ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.761 ns                 ; 2.828 ns                ;
; 16.938 ns                               ; 326.58 MHz ( period = 3.062 ns )                    ; cnt_sec_0x_s[2]       ; cnt_sec_x0_s[3]    ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.762 ns                 ; 2.824 ns                ;
; 16.953 ns                               ; 328.19 MHz ( period = 3.047 ns )                    ; cnt_sec_0x_s[3]       ; cnt_sec_x0_s[2]    ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.761 ns                 ; 2.808 ns                ;
; 17.013 ns                               ; 334.78 MHz ( period = 2.987 ns )                    ; cnt_sec_0x_s[0]       ; cnt_min_0x_s[1]    ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.761 ns                 ; 2.748 ns                ;
; 17.031 ns                               ; 336.81 MHz ( period = 2.969 ns )                    ; cnt_sec_0x_s[3]       ; cnt_sec_x0_s[1]    ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.761 ns                 ; 2.730 ns                ;
; 17.106 ns                               ; 345.54 MHz ( period = 2.894 ns )                    ; cnt_sec_0x_s[3]       ; cnt_min_0x_s[0]    ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.761 ns                 ; 2.655 ns                ;
; 17.141 ns                               ; 349.77 MHz ( period = 2.859 ns )                    ; cnt_sec_0x_s[1]       ; cnt_sec_x0_s[2]    ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.761 ns                 ; 2.620 ns                ;
; 17.169 ns                               ; 353.23 MHz ( period = 2.831 ns )                    ; cnt_min_0x_s[0]       ; cnt_min_x0_s[0]    ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.765 ns                 ; 2.596 ns                ;
; 17.188 ns                               ; 355.62 MHz ( period = 2.812 ns )                    ; cnt_min_0x_s[2]       ; cnt_min_x0_s[0]    ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.765 ns                 ; 2.577 ns                ;
; 17.199 ns                               ; 357.02 MHz ( period = 2.801 ns )                    ; cnt_sec_x0_s[2]       ; cnt_min_0x_s[3]    ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.761 ns                 ; 2.562 ns                ;
; 17.206 ns                               ; 357.91 MHz ( period = 2.794 ns )                    ; cnt_sec_xx_carry_s    ; cnt_min_xx_carry_s ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.765 ns                 ; 2.559 ns                ;
; 17.206 ns                               ; 357.91 MHz ( period = 2.794 ns )                    ; cnt_sec_xx_carry_s    ; cnt_min_0x_carry_s ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.765 ns                 ; 2.559 ns                ;
; 17.206 ns                               ; 357.91 MHz ( period = 2.794 ns )                    ; cnt_sec_xx_carry_s    ; cnt_min_x0_s[3]    ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.765 ns                 ; 2.559 ns                ;
; 17.206 ns                               ; 357.91 MHz ( period = 2.794 ns )                    ; cnt_sec_xx_carry_s    ; cnt_min_x0_s[2]    ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.765 ns                 ; 2.559 ns                ;
; 17.206 ns                               ; 357.91 MHz ( period = 2.794 ns )                    ; cnt_sec_xx_carry_s    ; cnt_min_x0_s[1]    ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.765 ns                 ; 2.559 ns                ;
; 17.206 ns                               ; 357.91 MHz ( period = 2.794 ns )                    ; cnt_sec_xx_carry_s    ; cnt_min_x0_s[0]    ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.765 ns                 ; 2.559 ns                ;
; 17.219 ns                               ; 359.58 MHz ( period = 2.781 ns )                    ; cnt_sec_0x_s[1]       ; cnt_sec_x0_s[1]    ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.761 ns                 ; 2.542 ns                ;
; 17.292 ns                               ; 369.28 MHz ( period = 2.708 ns )                    ; cnt_sec_0x_s[0]       ; cnt_sec_x0_s[2]    ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.761 ns                 ; 2.469 ns                ;
; 17.294 ns                               ; 369.55 MHz ( period = 2.706 ns )                    ; cnt_sec_0x_s[1]       ; cnt_min_0x_s[0]    ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.761 ns                 ; 2.467 ns                ;
; 17.349 ns                               ; 377.22 MHz ( period = 2.651 ns )                    ; cnt_sec_0x_s[3]       ; cnt_sec_x0_s[3]    ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.761 ns                 ; 2.412 ns                ;
; 17.370 ns                               ; 380.23 MHz ( period = 2.630 ns )                    ; cnt_sec_0x_s[0]       ; cnt_sec_x0_s[1]    ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.761 ns                 ; 2.391 ns                ;
; 17.373 ns                               ; 380.66 MHz ( period = 2.627 ns )                    ; cnt_sec_x0_s[2]       ; cnt_min_0x_s[2]    ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.761 ns                 ; 2.388 ns                ;
; 17.445 ns                               ; 391.39 MHz ( period = 2.555 ns )                    ; cnt_sec_0x_s[0]       ; cnt_min_0x_s[0]    ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.761 ns                 ; 2.316 ns                ;
; 17.448 ns                               ; 391.85 MHz ( period = 2.552 ns )                    ; cnt_min_0x_s[1]       ; cnt_min_x0_s[0]    ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.765 ns                 ; 2.317 ns                ;
; 17.453 ns                               ; 392.62 MHz ( period = 2.547 ns )                    ; cnt_sec_x0_s[2]       ; cnt_min_0x_s[1]    ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.761 ns                 ; 2.308 ns                ;
; 17.482 ns                               ; 397.14 MHz ( period = 2.518 ns )                    ; cnt_min_0x_s[0]       ; cnt_min_xx_carry_s ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.765 ns                 ; 2.283 ns                ;
; 17.482 ns                               ; 397.14 MHz ( period = 2.518 ns )                    ; cnt_min_0x_s[0]       ; cnt_min_0x_carry_s ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.765 ns                 ; 2.283 ns                ;
; 17.501 ns                               ; 400.16 MHz ( period = 2.499 ns )                    ; cnt_min_0x_s[2]       ; cnt_min_xx_carry_s ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.765 ns                 ; 2.264 ns                ;
; 17.501 ns                               ; 400.16 MHz ( period = 2.499 ns )                    ; cnt_min_0x_s[2]       ; cnt_min_0x_carry_s ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.765 ns                 ; 2.264 ns                ;
; 17.530 ns                               ; 404.86 MHz ( period = 2.470 ns )                    ; cnt_sec_0x_s[2]       ; cnt_sec_x0_s[0]    ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.762 ns                 ; 2.232 ns                ;
; 17.533 ns                               ; 405.35 MHz ( period = 2.467 ns )                    ; cnt_sec_0x_s[2]       ; cnt_sec_xx_carry_s ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.762 ns                 ; 2.229 ns                ;
; 17.537 ns                               ; 406.01 MHz ( period = 2.463 ns )                    ; cnt_sec_0x_s[1]       ; cnt_sec_x0_s[3]    ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.761 ns                 ; 2.224 ns                ;
; 17.547 ns                               ; 407.66 MHz ( period = 2.453 ns )                    ; cnt_min_0x_s[3]       ; cnt_min_x0_s[0]    ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.765 ns                 ; 2.218 ns                ;
; 17.591 ns                               ; 415.11 MHz ( period = 2.409 ns )                    ; cnt_sec_x0_s[3]       ; cnt_min_0x_s[3]    ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.761 ns                 ; 2.170 ns                ;
; 17.688 ns                               ; 432.53 MHz ( period = 2.312 ns )                    ; cnt_sec_0x_s[0]       ; cnt_sec_x0_s[3]    ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.761 ns                 ; 2.073 ns                ;
; 17.761 ns                               ; 446.63 MHz ( period = 2.239 ns )                    ; cnt_min_0x_s[1]       ; cnt_min_xx_carry_s ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.765 ns                 ; 2.004 ns                ;
; 17.761 ns                               ; 446.63 MHz ( period = 2.239 ns )                    ; cnt_min_0x_s[1]       ; cnt_min_0x_carry_s ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.765 ns                 ; 2.004 ns                ;
; 17.765 ns                               ; 447.43 MHz ( period = 2.235 ns )                    ; cnt_sec_x0_s[3]       ; cnt_min_0x_s[2]    ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.761 ns                 ; 1.996 ns                ;
; 17.845 ns                               ; Restricted to 450.05 MHz ( period = 2.22 ns )       ; cnt_sec_x0_s[3]       ; cnt_min_0x_s[1]    ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.761 ns                 ; 1.916 ns                ;
; 17.860 ns                               ; Restricted to 450.05 MHz ( period = 2.22 ns )       ; cnt_min_0x_s[3]       ; cnt_min_xx_carry_s ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.765 ns                 ; 1.905 ns                ;
; 17.860 ns                               ; Restricted to 450.05 MHz ( period = 2.22 ns )       ; cnt_min_0x_s[3]       ; cnt_min_0x_carry_s ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.765 ns                 ; 1.905 ns                ;
; 17.885 ns                               ; Restricted to 450.05 MHz ( period = 2.22 ns )       ; cnt_sec_x0_s[2]       ; cnt_min_0x_s[0]    ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.761 ns                 ; 1.876 ns                ;
; 17.902 ns                               ; Restricted to 450.05 MHz ( period = 2.22 ns )       ; cnt_min_x0_s[0]       ; Number_s[3][0]     ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.753 ns                 ; 1.851 ns                ;
; 17.916 ns                               ; Restricted to 450.05 MHz ( period = 2.22 ns )       ; cnt_min_x0_s[1]       ; Number_s[3][1]     ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.753 ns                 ; 1.837 ns                ;
; 17.923 ns                               ; Restricted to 450.05 MHz ( period = 2.22 ns )       ; cnt_sec_x0_s[1]       ; Number_s[1][1]     ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.751 ns                 ; 1.828 ns                ;
; 17.926 ns                               ; Restricted to 450.05 MHz ( period = 2.22 ns )       ; cnt_min_x0_s[0]       ; cnt_min_x0_s[3]    ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.761 ns                 ; 1.835 ns                ;
; 17.941 ns                               ; Restricted to 450.05 MHz ( period = 2.22 ns )       ; cnt_sec_0x_s[3]       ; cnt_sec_x0_s[0]    ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.761 ns                 ; 1.820 ns                ;
; 17.943 ns                               ; Restricted to 450.05 MHz ( period = 2.22 ns )       ; cnt_min_x0_s[2]       ; Number_s[3][2]     ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.753 ns                 ; 1.810 ns                ;
; 17.944 ns                               ; Restricted to 450.05 MHz ( period = 2.22 ns )       ; cnt_sec_0x_s[3]       ; cnt_sec_xx_carry_s ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.761 ns                 ; 1.817 ns                ;
; 18.018 ns                               ; Restricted to 450.05 MHz ( period = 2.22 ns )       ; cnt_sec_x0_s[3]       ; Number_s[1][3]     ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.751 ns                 ; 1.733 ns                ;
; 18.027 ns                               ; Restricted to 450.05 MHz ( period = 2.22 ns )       ; cnt_min_x0_s[2]       ; cnt_min_x0_s[2]    ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.761 ns                 ; 1.734 ns                ;
; 18.027 ns                               ; Restricted to 450.05 MHz ( period = 2.22 ns )       ; cnt_min_x0_s[2]       ; cnt_min_x0_s[1]    ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.761 ns                 ; 1.734 ns                ;
; 18.030 ns                               ; Restricted to 450.05 MHz ( period = 2.22 ns )       ; cnt_min_x0_s[3]       ; Number_s[3][3]     ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.753 ns                 ; 1.723 ns                ;
; 18.045 ns                               ; Restricted to 450.05 MHz ( period = 2.22 ns )       ; cnt_sec_x0_s[0]       ; Number_s[1][0]     ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.751 ns                 ; 1.706 ns                ;
; 18.068 ns                               ; Restricted to 450.05 MHz ( period = 2.22 ns )       ; cnt_sec_x0_s[2]       ; Number_s[1][2]     ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.751 ns                 ; 1.683 ns                ;
; 18.078 ns                               ; Restricted to 450.05 MHz ( period = 2.22 ns )       ; cnt_sec_x0_s[2]       ; cnt_sec_x0_s[2]    ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.761 ns                 ; 1.683 ns                ;
; 18.080 ns                               ; Restricted to 450.05 MHz ( period = 2.22 ns )       ; cnt_sec_x0_s[2]       ; cnt_sec_x0_s[1]    ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.761 ns                 ; 1.681 ns                ;
; 18.129 ns                               ; Restricted to 450.05 MHz ( period = 2.22 ns )       ; cnt_sec_0x_s[1]       ; cnt_sec_x0_s[0]    ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.761 ns                 ; 1.632 ns                ;
; 18.132 ns                               ; Restricted to 450.05 MHz ( period = 2.22 ns )       ; cnt_sec_0x_s[1]       ; cnt_sec_xx_carry_s ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.761 ns                 ; 1.629 ns                ;
; 18.139 ns                               ; Restricted to 450.05 MHz ( period = 2.22 ns )       ; cnt_sec_x0_s[0]       ; cnt_sec_x0_s[3]    ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.761 ns                 ; 1.622 ns                ;
; 18.233 ns                               ; Restricted to 450.05 MHz ( period = 2.22 ns )       ; cnt_sec_0x_s[2]       ; cnt_sec_0x_s[3]    ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.762 ns                 ; 1.529 ns                ;
; 18.234 ns                               ; Restricted to 450.05 MHz ( period = 2.22 ns )       ; cnt_min_x0_s[3]       ; cnt_min_x0_s[2]    ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.761 ns                 ; 1.527 ns                ;
; 18.234 ns                               ; Restricted to 450.05 MHz ( period = 2.22 ns )       ; cnt_min_x0_s[3]       ; cnt_min_x0_s[1]    ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.761 ns                 ; 1.527 ns                ;
; 18.256 ns                               ; Restricted to 450.05 MHz ( period = 2.22 ns )       ; cnt_sec_x0_s[1]       ; cnt_sec_x0_s[3]    ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.761 ns                 ; 1.505 ns                ;
; 18.258 ns                               ; Restricted to 450.05 MHz ( period = 2.22 ns )       ; cnt_sec_0x_s[2]       ; cnt_sec_0x_s[1]    ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.762 ns                 ; 1.504 ns                ;
; 18.268 ns                               ; Restricted to 450.05 MHz ( period = 2.22 ns )       ; cnt_sec_0x_s[1]       ; cnt_sec_0x_s[2]    ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.760 ns                 ; 1.492 ns                ;
; 18.271 ns                               ; Restricted to 450.05 MHz ( period = 2.22 ns )       ; cnt_min_x0_s[1]       ; cnt_min_x0_s[3]    ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.761 ns                 ; 1.490 ns                ;
; 18.277 ns                               ; Restricted to 450.05 MHz ( period = 2.22 ns )       ; cnt_sec_x0_s[3]       ; cnt_min_0x_s[0]    ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.761 ns                 ; 1.484 ns                ;
; 18.280 ns                               ; Restricted to 450.05 MHz ( period = 2.22 ns )       ; cnt_sec_0x_s[0]       ; cnt_sec_x0_s[0]    ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.761 ns                 ; 1.481 ns                ;
; 18.283 ns                               ; Restricted to 450.05 MHz ( period = 2.22 ns )       ; cnt_sec_0x_s[0]       ; cnt_sec_xx_carry_s ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.761 ns                 ; 1.478 ns                ;
; 18.294 ns                               ; Restricted to 450.05 MHz ( period = 2.22 ns )       ; cnt_sec_x0_s[2]       ; cnt_sec_x0_s[3]    ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.761 ns                 ; 1.467 ns                ;
; 18.333 ns                               ; Restricted to 450.05 MHz ( period = 2.22 ns )       ; cnt_min_x0_s[2]       ; cnt_min_x0_s[3]    ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.761 ns                 ; 1.428 ns                ;
; 18.356 ns                               ; Restricted to 450.05 MHz ( period = 2.22 ns )       ; cnt_sec_0x_s[2]       ; cnt_sec_0x_carry_s ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.762 ns                 ; 1.406 ns                ;
; 18.382 ns                               ; Restricted to 450.05 MHz ( period = 2.22 ns )       ; cnt_min_0x_s[2]       ; Number_s[2][2]     ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.765 ns                 ; 1.383 ns                ;
; 18.401 ns                               ; Restricted to 450.05 MHz ( period = 2.22 ns )       ; cnt_min_0x_s[1]       ; Number_s[2][1]     ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.765 ns                 ; 1.364 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                       ;                    ;                                            ;                                            ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-----------------------+--------------------+--------------------------------------------+--------------------------------------------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk_i'                                                                                                                                                                                                                                                                                ;
+-----------+-----------------------------------------------+-----------------------+---------------------------------------------------------------------+--------------------------------------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack     ; Actual fmax (period)                          ; From                  ; To                                                                  ; From Clock                                 ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------+-----------------------------------------------+-----------------------+---------------------------------------------------------------------+--------------------------------------------+----------+-----------------------------+---------------------------+-------------------------+
; 1.508 ns  ; None                                          ; Number_s[3][1]        ; Seven_Segment:\Indicator:3:SS_Display|lpm_shiftreg:Data_Reg|dffs[1] ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; clk_i    ; 2.419 ns                    ; 2.515 ns                  ; 1.007 ns                ;
; 1.518 ns  ; None                                          ; Number_s[1][1]        ; Seven_Segment:\Indicator:1:SS_Display|lpm_shiftreg:Data_Reg|dffs[1] ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; clk_i    ; 2.419 ns                    ; 2.515 ns                  ; 0.997 ns                ;
; 1.729 ns  ; None                                          ; Number_s[0][2]        ; Seven_Segment:\Indicator:0:SS_Display|lpm_shiftreg:Data_Reg|dffs[2] ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; clk_i    ; 2.419 ns                    ; 2.515 ns                  ; 0.786 ns                ;
; 1.737 ns  ; None                                          ; Number_s[2][1]        ; Seven_Segment:\Indicator:2:SS_Display|lpm_shiftreg:Data_Reg|dffs[1] ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; clk_i    ; 2.419 ns                    ; 2.515 ns                  ; 0.778 ns                ;
; 1.737 ns  ; None                                          ; Number_s[2][2]        ; Seven_Segment:\Indicator:2:SS_Display|lpm_shiftreg:Data_Reg|dffs[2] ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; clk_i    ; 2.419 ns                    ; 2.515 ns                  ; 0.778 ns                ;
; 1.737 ns  ; None                                          ; Number_s[0][0]        ; Seven_Segment:\Indicator:0:SS_Display|lpm_shiftreg:Data_Reg|dffs[0] ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; clk_i    ; 2.419 ns                    ; 2.515 ns                  ; 0.778 ns                ;
; 1.737 ns  ; None                                          ; Number_s[0][3]        ; Seven_Segment:\Indicator:0:SS_Display|lpm_shiftreg:Data_Reg|dffs[3] ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; clk_i    ; 2.419 ns                    ; 2.515 ns                  ; 0.778 ns                ;
; 1.738 ns  ; None                                          ; Number_s[3][2]        ; Seven_Segment:\Indicator:3:SS_Display|lpm_shiftreg:Data_Reg|dffs[2] ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; clk_i    ; 2.419 ns                    ; 2.515 ns                  ; 0.777 ns                ;
; 1.738 ns  ; None                                          ; Number_s[0][1]        ; Seven_Segment:\Indicator:0:SS_Display|lpm_shiftreg:Data_Reg|dffs[1] ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; clk_i    ; 2.419 ns                    ; 2.515 ns                  ; 0.777 ns                ;
; 1.739 ns  ; None                                          ; Number_s[3][0]        ; Seven_Segment:\Indicator:3:SS_Display|lpm_shiftreg:Data_Reg|dffs[0] ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; clk_i    ; 2.419 ns                    ; 2.515 ns                  ; 0.776 ns                ;
; 1.739 ns  ; None                                          ; Number_s[2][3]        ; Seven_Segment:\Indicator:2:SS_Display|lpm_shiftreg:Data_Reg|dffs[3] ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; clk_i    ; 2.419 ns                    ; 2.515 ns                  ; 0.776 ns                ;
; 1.739 ns  ; None                                          ; Number_s[1][0]        ; Seven_Segment:\Indicator:1:SS_Display|lpm_shiftreg:Data_Reg|dffs[0] ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; clk_i    ; 2.419 ns                    ; 2.515 ns                  ; 0.776 ns                ;
; 1.742 ns  ; None                                          ; Number_s[1][2]        ; Seven_Segment:\Indicator:1:SS_Display|lpm_shiftreg:Data_Reg|dffs[2] ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; clk_i    ; 2.419 ns                    ; 2.515 ns                  ; 0.773 ns                ;
; 1.745 ns  ; None                                          ; Number_s[3][3]        ; Seven_Segment:\Indicator:3:SS_Display|lpm_shiftreg:Data_Reg|dffs[3] ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; clk_i    ; 2.419 ns                    ; 2.515 ns                  ; 0.770 ns                ;
; 1.745 ns  ; None                                          ; Number_s[2][0]        ; Seven_Segment:\Indicator:2:SS_Display|lpm_shiftreg:Data_Reg|dffs[0] ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; clk_i    ; 2.419 ns                    ; 2.515 ns                  ; 0.770 ns                ;
; 1.745 ns  ; None                                          ; Number_s[1][3]        ; Seven_Segment:\Indicator:1:SS_Display|lpm_shiftreg:Data_Reg|dffs[3] ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; clk_i    ; 2.419 ns                    ; 2.515 ns                  ; 0.770 ns                ;
; 18.563 ns ; Restricted to 380.08 MHz ( period = 2.63 ns ) ; btn_1_s               ; btn_s                                                               ; clk_i                                      ; clk_i    ; 20.000 ns                   ; 19.757 ns                 ; 1.194 ns                ;
; 18.746 ns ; Restricted to 380.08 MHz ( period = 2.63 ns ) ; btn_0_s               ; btn_s                                                               ; clk_i                                      ; clk_i    ; 20.000 ns                   ; 19.757 ns                 ; 1.011 ns                ;
; 18.982 ns ; Restricted to 380.08 MHz ( period = 2.63 ns ) ; btn_0_s               ; btn_1_s                                                             ; clk_i                                      ; clk_i    ; 20.000 ns                   ; 19.761 ns                 ; 0.779 ns                ;
; 19.307 ns ; Restricted to 380.08 MHz ( period = 2.63 ns ) ; prescaler_increment_s ; prescaler_increment_s                                               ; clk_i                                      ; clk_i    ; 20.000 ns                   ; 19.761 ns                 ; 0.454 ns                ;
+-----------+-----------------------------------------------+-----------------------+---------------------------------------------------------------------+--------------------------------------------+----------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'Main_PLL:PLL|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                          ;
+-----------------------------------------+-----------------------------------------------------+--------------------+--------------------------------------------+--------------------------------------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                ; To                 ; From Clock                                 ; To Clock                                   ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+--------------------+--------------------------------------------+--------------------------------------------+----------------------------+----------------------------+--------------------------+
; 0.445 ns                                ; cnt_sec_0x_s[0]                                     ; cnt_sec_0x_s[0]    ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.454 ns                 ;
; 0.445 ns                                ; cnt_sec_0x_s[1]                                     ; cnt_sec_0x_s[1]    ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.454 ns                 ;
; 0.445 ns                                ; cnt_sec_0x_s[2]                                     ; cnt_sec_0x_s[2]    ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.454 ns                 ;
; 0.445 ns                                ; cnt_sec_0x_s[3]                                     ; cnt_sec_0x_s[3]    ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.454 ns                 ;
; 0.636 ns                                ; cnt_sec_x0_s[3]                                     ; cnt_sec_x0_s[3]    ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.645 ns                 ;
; 0.637 ns                                ; cnt_sec_x0_s[3]                                     ; cnt_sec_xx_carry_s ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.646 ns                 ;
; 0.645 ns                                ; cnt_sec_0x_s[0]                                     ; cnt_sec_0x_s[1]    ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.654 ns                 ;
; 0.645 ns                                ; cnt_sec_0x_s[0]                                     ; cnt_sec_0x_s[3]    ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.654 ns                 ;
; 0.646 ns                                ; cnt_sec_0x_s[0]                                     ; cnt_sec_0x_carry_s ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.655 ns                 ;
; 0.779 ns                                ; cnt_sec_0x_s[2]                                     ; Number_s[0][2]     ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.788 ns                 ;
; 0.781 ns                                ; cnt_min_x0_s[3]                                     ; cnt_min_xx_carry_s ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.790 ns                 ;
; 0.797 ns                                ; cnt_sec_0x_s[1]                                     ; cnt_sec_0x_carry_s ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.806 ns                 ;
; 0.976 ns                                ; cnt_min_x0_s[3]                                     ; cnt_min_x0_s[3]    ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.985 ns                 ;
; 0.985 ns                                ; cnt_sec_0x_s[3]                                     ; cnt_sec_0x_carry_s ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.994 ns                 ;
; 0.988 ns                                ; cnt_min_x0_s[2]                                     ; cnt_min_xx_carry_s ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.997 ns                 ;
; 0.989 ns                                ; cnt_min_0x_s[2]                                     ; cnt_min_0x_s[2]    ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.998 ns                 ;
; 0.992 ns                                ; cnt_sec_0x_s[1]                                     ; cnt_sec_0x_s[3]    ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.001 ns                 ;
; 1.018 ns                                ; cnt_min_0x_s[0]                                     ; cnt_min_0x_s[0]    ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.027 ns                 ;
; 1.019 ns                                ; cnt_min_0x_s[3]                                     ; cnt_min_0x_s[3]    ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.028 ns                 ;
; 1.022 ns                                ; cnt_sec_x0_s[0]                                     ; cnt_sec_x0_s[0]    ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.031 ns                 ;
; 1.022 ns                                ; cnt_sec_0x_s[3]                                     ; cnt_sec_0x_s[1]    ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.031 ns                 ;
; 1.029 ns                                ; cnt_sec_x0_s[2]                                     ; cnt_sec_xx_carry_s ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.038 ns                 ;
; 1.129 ns                                ; cnt_sec_0x_s[3]                                     ; Number_s[0][3]     ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.008 ns                   ; 1.137 ns                 ;
; 1.146 ns                                ; cnt_sec_0x_s[0]                                     ; cnt_sec_0x_s[2]    ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.008 ns                   ; 1.154 ns                 ;
; 1.150 ns                                ; cnt_sec_0x_s[0]                                     ; Number_s[0][0]     ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.008 ns                   ; 1.158 ns                 ;
; 1.203 ns                                ; cnt_min_0x_s[1]                                     ; cnt_min_0x_s[1]    ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.212 ns                 ;
; 1.204 ns                                ; cnt_min_0x_s[0]                                     ; Number_s[2][0]     ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.013 ns                   ; 1.217 ns                 ;
; 1.216 ns                                ; cnt_min_0x_s[3]                                     ; Number_s[2][3]     ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.013 ns                   ; 1.229 ns                 ;
; 1.236 ns                                ; cnt_min_x0_s[0]                                     ; cnt_min_x0_s[0]    ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.245 ns                 ;
; 1.280 ns                                ; cnt_sec_0x_s[1]                                     ; Number_s[0][1]     ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.008 ns                   ; 1.288 ns                 ;
; 1.280 ns                                ; cnt_sec_x0_s[3]                                     ; cnt_sec_x0_s[1]    ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.289 ns                 ;
; 1.282 ns                                ; cnt_sec_x0_s[3]                                     ; cnt_sec_x0_s[2]    ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.291 ns                 ;
; 1.351 ns                                ; cnt_min_0x_s[1]                                     ; Number_s[2][1]     ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.013 ns                   ; 1.364 ns                 ;
; 1.370 ns                                ; cnt_min_0x_s[2]                                     ; Number_s[2][2]     ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.013 ns                   ; 1.383 ns                 ;
; 1.396 ns                                ; cnt_sec_0x_s[2]                                     ; cnt_sec_0x_carry_s ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.010 ns                   ; 1.406 ns                 ;
; 1.419 ns                                ; cnt_min_x0_s[2]                                     ; cnt_min_x0_s[3]    ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.428 ns                 ;
; 1.438 ns                                ; cnt_min_x0_s[1]                                     ; cnt_min_x0_s[1]    ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.447 ns                 ;
; 1.449 ns                                ; cnt_min_0x_s[0]                                     ; cnt_min_0x_s[1]    ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.458 ns                 ;
; 1.456 ns                                ; cnt_min_x0_s[2]                                     ; cnt_min_x0_s[2]    ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.465 ns                 ;
; 1.458 ns                                ; cnt_sec_x0_s[2]                                     ; cnt_sec_x0_s[3]    ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.467 ns                 ;
; 1.462 ns                                ; cnt_sec_x0_s[1]                                     ; cnt_sec_x0_s[1]    ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.471 ns                 ;
; 1.469 ns                                ; cnt_sec_0x_s[0]                                     ; cnt_sec_xx_carry_s ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.478 ns                 ;
; 1.472 ns                                ; cnt_sec_0x_s[0]                                     ; cnt_sec_x0_s[0]    ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.481 ns                 ;
; 1.475 ns                                ; cnt_sec_x0_s[3]                                     ; cnt_min_0x_s[0]    ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.484 ns                 ;
; 1.481 ns                                ; cnt_min_x0_s[1]                                     ; cnt_min_x0_s[3]    ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.490 ns                 ;
; 1.484 ns                                ; cnt_sec_0x_s[1]                                     ; cnt_sec_0x_s[2]    ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.008 ns                   ; 1.492 ns                 ;
; 1.494 ns                                ; cnt_sec_0x_s[2]                                     ; cnt_sec_0x_s[1]    ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.010 ns                   ; 1.504 ns                 ;
; 1.496 ns                                ; cnt_sec_x0_s[1]                                     ; cnt_sec_x0_s[3]    ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.505 ns                 ;
; 1.501 ns                                ; cnt_sec_x0_s[2]                                     ; cnt_sec_x0_s[2]    ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.510 ns                 ;
; 1.518 ns                                ; cnt_min_x0_s[3]                                     ; cnt_min_x0_s[2]    ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.527 ns                 ;
; 1.518 ns                                ; cnt_min_x0_s[3]                                     ; cnt_min_x0_s[1]    ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.527 ns                 ;
; 1.519 ns                                ; cnt_sec_0x_s[2]                                     ; cnt_sec_0x_s[3]    ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.010 ns                   ; 1.529 ns                 ;
; 1.522 ns                                ; cnt_min_0x_s[2]                                     ; cnt_min_0x_s[3]    ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.531 ns                 ;
; 1.529 ns                                ; cnt_min_0x_s[0]                                     ; cnt_min_0x_s[2]    ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.538 ns                 ;
; 1.613 ns                                ; cnt_sec_x0_s[0]                                     ; cnt_sec_x0_s[3]    ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.622 ns                 ;
; 1.620 ns                                ; cnt_sec_0x_s[1]                                     ; cnt_sec_xx_carry_s ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.629 ns                 ;
; 1.623 ns                                ; cnt_sec_0x_s[1]                                     ; cnt_sec_x0_s[0]    ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.632 ns                 ;
; 1.635 ns                                ; cnt_min_0x_s[1]                                     ; cnt_min_0x_s[2]    ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.644 ns                 ;
; 1.672 ns                                ; cnt_sec_x0_s[2]                                     ; cnt_sec_x0_s[1]    ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.681 ns                 ;
; 1.684 ns                                ; cnt_sec_x0_s[2]                                     ; Number_s[1][2]     ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.001 ns                  ; 1.683 ns                 ;
; 1.703 ns                                ; cnt_min_0x_s[0]                                     ; cnt_min_0x_s[3]    ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.712 ns                 ;
; 1.707 ns                                ; cnt_sec_x0_s[0]                                     ; Number_s[1][0]     ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.001 ns                  ; 1.706 ns                 ;
; 1.722 ns                                ; cnt_min_x0_s[3]                                     ; Number_s[3][3]     ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.001 ns                   ; 1.723 ns                 ;
; 1.725 ns                                ; cnt_min_x0_s[2]                                     ; cnt_min_x0_s[1]    ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.734 ns                 ;
; 1.734 ns                                ; cnt_sec_x0_s[3]                                     ; Number_s[1][3]     ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.001 ns                  ; 1.733 ns                 ;
; 1.808 ns                                ; cnt_sec_0x_s[3]                                     ; cnt_sec_xx_carry_s ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.817 ns                 ;
; 1.809 ns                                ; cnt_min_x0_s[2]                                     ; Number_s[3][2]     ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.001 ns                   ; 1.810 ns                 ;
; 1.809 ns                                ; cnt_min_0x_s[1]                                     ; cnt_min_0x_s[3]    ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.818 ns                 ;
; 1.811 ns                                ; cnt_sec_0x_s[3]                                     ; cnt_sec_x0_s[0]    ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.820 ns                 ;
; 1.826 ns                                ; cnt_min_x0_s[0]                                     ; cnt_min_x0_s[3]    ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.835 ns                 ;
; 1.829 ns                                ; cnt_sec_x0_s[1]                                     ; Number_s[1][1]     ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.001 ns                  ; 1.828 ns                 ;
; 1.836 ns                                ; cnt_min_x0_s[1]                                     ; Number_s[3][1]     ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.001 ns                   ; 1.837 ns                 ;
; 1.850 ns                                ; cnt_min_x0_s[0]                                     ; Number_s[3][0]     ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.001 ns                   ; 1.851 ns                 ;
; 1.867 ns                                ; cnt_sec_x0_s[2]                                     ; cnt_min_0x_s[0]    ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.876 ns                 ;
; 1.870 ns                                ; cnt_min_x0_s[1]                                     ; cnt_min_x0_s[2]    ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.879 ns                 ;
; 1.892 ns                                ; cnt_min_0x_s[3]                                     ; cnt_min_xx_carry_s ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.013 ns                   ; 1.905 ns                 ;
; 1.892 ns                                ; cnt_min_0x_s[3]                                     ; cnt_min_0x_carry_s ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.013 ns                   ; 1.905 ns                 ;
; 1.892 ns                                ; cnt_sec_x0_s[1]                                     ; cnt_sec_x0_s[2]    ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.901 ns                 ;
; 1.907 ns                                ; cnt_sec_x0_s[3]                                     ; cnt_min_0x_s[1]    ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.916 ns                 ;
; 1.931 ns                                ; cnt_sec_x0_s[0]                                     ; cnt_sec_x0_s[1]    ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.940 ns                 ;
; 1.987 ns                                ; cnt_sec_x0_s[3]                                     ; cnt_min_0x_s[2]    ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.996 ns                 ;
; 1.991 ns                                ; cnt_min_0x_s[1]                                     ; cnt_min_xx_carry_s ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.013 ns                   ; 2.004 ns                 ;
; 1.991 ns                                ; cnt_min_0x_s[1]                                     ; cnt_min_0x_carry_s ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.013 ns                   ; 2.004 ns                 ;
; 2.009 ns                                ; cnt_sec_x0_s[0]                                     ; cnt_sec_x0_s[2]    ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.018 ns                 ;
; 2.064 ns                                ; cnt_sec_0x_s[0]                                     ; cnt_sec_x0_s[3]    ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.073 ns                 ;
; 2.112 ns                                ; cnt_sec_0x_s[0]                                     ; cnt_sec_x0_s[1]    ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.121 ns                 ;
; 2.114 ns                                ; cnt_sec_0x_s[0]                                     ; cnt_sec_x0_s[2]    ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.123 ns                 ;
; 2.135 ns                                ; cnt_min_x0_s[0]                                     ; cnt_min_x0_s[1]    ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.144 ns                 ;
; 2.161 ns                                ; cnt_sec_x0_s[3]                                     ; cnt_min_0x_s[3]    ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.170 ns                 ;
; 2.205 ns                                ; cnt_min_0x_s[3]                                     ; cnt_min_x0_s[0]    ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.013 ns                   ; 2.218 ns                 ;
; 2.215 ns                                ; cnt_min_x0_s[0]                                     ; cnt_min_x0_s[2]    ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.224 ns                 ;
; 2.215 ns                                ; cnt_sec_0x_s[1]                                     ; cnt_sec_x0_s[3]    ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.224 ns                 ;
; 2.219 ns                                ; cnt_sec_0x_s[2]                                     ; cnt_sec_xx_carry_s ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.010 ns                   ; 2.229 ns                 ;
; 2.222 ns                                ; cnt_sec_0x_s[2]                                     ; cnt_sec_x0_s[0]    ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.010 ns                   ; 2.232 ns                 ;
; 2.251 ns                                ; cnt_min_0x_s[2]                                     ; cnt_min_xx_carry_s ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.013 ns                   ; 2.264 ns                 ;
; 2.251 ns                                ; cnt_min_0x_s[2]                                     ; cnt_min_0x_carry_s ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.013 ns                   ; 2.264 ns                 ;
; 2.263 ns                                ; cnt_sec_0x_s[1]                                     ; cnt_sec_x0_s[1]    ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.272 ns                 ;
; 2.265 ns                                ; cnt_sec_0x_s[1]                                     ; cnt_sec_x0_s[2]    ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.274 ns                 ;
; 2.270 ns                                ; cnt_min_0x_s[0]                                     ; cnt_min_xx_carry_s ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.013 ns                   ; 2.283 ns                 ;
; 2.270 ns                                ; cnt_min_0x_s[0]                                     ; cnt_min_0x_carry_s ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.013 ns                   ; 2.283 ns                 ;
; 2.299 ns                                ; cnt_sec_x0_s[2]                                     ; cnt_min_0x_s[1]    ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.308 ns                 ;
; 2.304 ns                                ; cnt_min_0x_s[1]                                     ; cnt_min_x0_s[0]    ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.013 ns                   ; 2.317 ns                 ;
; 2.307 ns                                ; cnt_sec_0x_s[0]                                     ; cnt_min_0x_s[0]    ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.316 ns                 ;
; 2.379 ns                                ; cnt_sec_x0_s[2]                                     ; cnt_min_0x_s[2]    ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.388 ns                 ;
; 2.403 ns                                ; cnt_sec_0x_s[3]                                     ; cnt_sec_x0_s[3]    ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.412 ns                 ;
; 2.451 ns                                ; cnt_sec_0x_s[3]                                     ; cnt_sec_x0_s[1]    ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.460 ns                 ;
; 2.453 ns                                ; cnt_sec_0x_s[3]                                     ; cnt_sec_x0_s[2]    ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.462 ns                 ;
; 2.458 ns                                ; cnt_sec_0x_s[1]                                     ; cnt_min_0x_s[0]    ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.467 ns                 ;
; 2.546 ns                                ; cnt_sec_xx_carry_s                                  ; cnt_min_xx_carry_s ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.013 ns                   ; 2.559 ns                 ;
; 2.546 ns                                ; cnt_sec_xx_carry_s                                  ; cnt_min_0x_carry_s ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.013 ns                   ; 2.559 ns                 ;
; 2.546 ns                                ; cnt_sec_xx_carry_s                                  ; cnt_min_x0_s[3]    ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.013 ns                   ; 2.559 ns                 ;
; 2.546 ns                                ; cnt_sec_xx_carry_s                                  ; cnt_min_x0_s[2]    ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.013 ns                   ; 2.559 ns                 ;
; 2.546 ns                                ; cnt_sec_xx_carry_s                                  ; cnt_min_x0_s[1]    ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.013 ns                   ; 2.559 ns                 ;
; 2.546 ns                                ; cnt_sec_xx_carry_s                                  ; cnt_min_x0_s[0]    ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.013 ns                   ; 2.559 ns                 ;
; 2.553 ns                                ; cnt_sec_x0_s[2]                                     ; cnt_min_0x_s[3]    ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.562 ns                 ;
; 2.564 ns                                ; cnt_min_0x_s[2]                                     ; cnt_min_x0_s[0]    ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.013 ns                   ; 2.577 ns                 ;
; 2.583 ns                                ; cnt_min_0x_s[0]                                     ; cnt_min_x0_s[0]    ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.013 ns                   ; 2.596 ns                 ;
; 2.629 ns                                ; cnt_min_0x_s[3]                                     ; cnt_min_x0_s[2]    ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.013 ns                   ; 2.642 ns                 ;
; 2.629 ns                                ; cnt_min_0x_s[3]                                     ; cnt_min_x0_s[1]    ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.013 ns                   ; 2.642 ns                 ;
; 2.646 ns                                ; cnt_sec_0x_s[3]                                     ; cnt_min_0x_s[0]    ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.655 ns                 ;
; 2.728 ns                                ; cnt_min_0x_s[1]                                     ; cnt_min_x0_s[2]    ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.013 ns                   ; 2.741 ns                 ;
; 2.728 ns                                ; cnt_min_0x_s[1]                                     ; cnt_min_x0_s[1]    ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.013 ns                   ; 2.741 ns                 ;
; 2.739 ns                                ; cnt_sec_0x_s[0]                                     ; cnt_min_0x_s[1]    ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.748 ns                 ;
; 2.814 ns                                ; cnt_sec_0x_s[2]                                     ; cnt_sec_x0_s[3]    ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.010 ns                   ; 2.824 ns                 ;
; 2.819 ns                                ; cnt_sec_0x_s[0]                                     ; cnt_min_0x_s[2]    ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.828 ns                 ;
; 2.827 ns                                ; cnt_min_0x_s[3]                                     ; cnt_min_x0_s[3]    ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.013 ns                   ; 2.840 ns                 ;
; 2.862 ns                                ; cnt_sec_0x_s[2]                                     ; cnt_sec_x0_s[1]    ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.010 ns                   ; 2.872 ns                 ;
; 2.864 ns                                ; cnt_sec_0x_s[2]                                     ; cnt_sec_x0_s[2]    ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.010 ns                   ; 2.874 ns                 ;
; 2.889 ns                                ; cnt_sec_xx_carry_s                                  ; cnt_min_0x_s[3]    ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.898 ns                 ;
; 2.889 ns                                ; cnt_sec_xx_carry_s                                  ; cnt_min_0x_s[1]    ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.898 ns                 ;
; 2.889 ns                                ; cnt_sec_xx_carry_s                                  ; cnt_min_0x_s[2]    ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.898 ns                 ;
; 2.889 ns                                ; cnt_sec_xx_carry_s                                  ; cnt_min_0x_s[0]    ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.898 ns                 ;
; 2.890 ns                                ; cnt_sec_0x_s[1]                                     ; cnt_min_0x_s[1]    ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.899 ns                 ;
; 2.926 ns                                ; cnt_min_0x_s[1]                                     ; cnt_min_x0_s[3]    ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.013 ns                   ; 2.939 ns                 ;
; 2.970 ns                                ; cnt_sec_0x_s[1]                                     ; cnt_min_0x_s[2]    ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.979 ns                 ;
; 2.988 ns                                ; cnt_min_0x_s[2]                                     ; cnt_min_x0_s[2]    ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.013 ns                   ; 3.001 ns                 ;
; 2.988 ns                                ; cnt_min_0x_s[2]                                     ; cnt_min_x0_s[1]    ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.013 ns                   ; 3.001 ns                 ;
; 2.993 ns                                ; cnt_sec_0x_s[0]                                     ; cnt_min_0x_s[3]    ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 3.002 ns                 ;
; 2.998 ns                                ; cnt_min_0x_s[3]                                     ; cnt_min_0x_s[1]    ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 3.007 ns                 ;
; 2.998 ns                                ; cnt_min_0x_s[3]                                     ; cnt_min_0x_s[2]    ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 3.007 ns                 ;
; 2.998 ns                                ; cnt_min_0x_s[3]                                     ; cnt_min_0x_s[0]    ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 3.007 ns                 ;
; 3.007 ns                                ; cnt_min_0x_s[0]                                     ; cnt_min_x0_s[2]    ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.013 ns                   ; 3.020 ns                 ;
; 3.007 ns                                ; cnt_min_0x_s[0]                                     ; cnt_min_x0_s[1]    ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.013 ns                   ; 3.020 ns                 ;
; 3.057 ns                                ; cnt_sec_0x_s[2]                                     ; cnt_min_0x_s[0]    ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.010 ns                   ; 3.067 ns                 ;
; 3.078 ns                                ; cnt_sec_0x_s[3]                                     ; cnt_min_0x_s[1]    ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 3.087 ns                 ;
; 3.097 ns                                ; cnt_min_0x_s[1]                                     ; cnt_min_0x_s[0]    ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 3.106 ns                 ;
; 3.144 ns                                ; cnt_sec_0x_s[1]                                     ; cnt_min_0x_s[3]    ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 3.153 ns                 ;
; 3.158 ns                                ; cnt_sec_0x_s[3]                                     ; cnt_min_0x_s[2]    ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 3.167 ns                 ;
; 3.186 ns                                ; cnt_min_0x_s[2]                                     ; cnt_min_x0_s[3]    ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.013 ns                   ; 3.199 ns                 ;
; 3.205 ns                                ; cnt_min_0x_s[0]                                     ; cnt_min_x0_s[3]    ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.013 ns                   ; 3.218 ns                 ;
; 3.332 ns                                ; cnt_sec_0x_s[3]                                     ; cnt_min_0x_s[3]    ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 3.341 ns                 ;
; 3.349 ns                                ; cnt_sec_x0_s[0]                                     ; cnt_sec_xx_carry_s ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 3.358 ns                 ;
; 3.357 ns                                ; cnt_min_0x_s[2]                                     ; cnt_min_0x_s[1]    ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 3.366 ns                 ;
; 3.357 ns                                ; cnt_min_0x_s[2]                                     ; cnt_min_0x_s[0]    ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 3.366 ns                 ;
; 3.481 ns                                ; cnt_sec_x0_s[1]                                     ; cnt_sec_xx_carry_s ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 3.490 ns                 ;
; 3.489 ns                                ; cnt_sec_0x_s[2]                                     ; cnt_min_0x_s[1]    ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.010 ns                   ; 3.499 ns                 ;
; 3.569 ns                                ; cnt_sec_0x_s[2]                                     ; cnt_min_0x_s[2]    ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.010 ns                   ; 3.579 ns                 ;
; 3.713 ns                                ; cnt_min_x0_s[1]                                     ; cnt_min_xx_carry_s ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 3.722 ns                 ;
; 3.743 ns                                ; cnt_sec_0x_s[2]                                     ; cnt_min_0x_s[3]    ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.010 ns                   ; 3.753 ns                 ;
; 3.925 ns                                ; cnt_min_x0_s[0]                                     ; cnt_min_xx_carry_s ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 3.934 ns                 ;
; 4.187 ns                                ; cnt_sec_x0_s[0]                                     ; cnt_min_0x_s[0]    ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 4.196 ns                 ;
; 4.308 ns                                ; switch_s                                            ; cnt_sec_0x_s[2]    ; clk_i                                      ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; -2.419 ns                  ; -2.745 ns                  ; 1.563 ns                 ;
; 4.319 ns                                ; cnt_sec_x0_s[1]                                     ; cnt_min_0x_s[0]    ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 4.328 ns                 ;
; 4.510 ns                                ; prescaler_increment_s                               ; cnt_sec_0x_s[2]    ; clk_i                                      ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; -2.419 ns                  ; -2.745 ns                  ; 1.765 ns                 ;
; 4.619 ns                                ; cnt_sec_x0_s[0]                                     ; cnt_min_0x_s[1]    ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 4.628 ns                 ;
; 4.648 ns                                ; switch_s                                            ; cnt_sec_0x_carry_s ; clk_i                                      ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; -2.419 ns                  ; -2.744 ns                  ; 1.904 ns                 ;
; 4.648 ns                                ; switch_s                                            ; cnt_sec_x0_s[0]    ; clk_i                                      ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; -2.419 ns                  ; -2.744 ns                  ; 1.904 ns                 ;
; 4.648 ns                                ; switch_s                                            ; cnt_sec_x0_s[1]    ; clk_i                                      ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; -2.419 ns                  ; -2.744 ns                  ; 1.904 ns                 ;
; 4.648 ns                                ; switch_s                                            ; cnt_sec_0x_s[0]    ; clk_i                                      ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; -2.419 ns                  ; -2.744 ns                  ; 1.904 ns                 ;
; 4.648 ns                                ; switch_s                                            ; cnt_sec_0x_s[1]    ; clk_i                                      ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; -2.419 ns                  ; -2.744 ns                  ; 1.904 ns                 ;
; 4.648 ns                                ; switch_s                                            ; cnt_sec_0x_s[3]    ; clk_i                                      ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; -2.419 ns                  ; -2.744 ns                  ; 1.904 ns                 ;
; 4.648 ns                                ; switch_s                                            ; cnt_min_0x_s[3]    ; clk_i                                      ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; -2.419 ns                  ; -2.744 ns                  ; 1.904 ns                 ;
; 4.648 ns                                ; switch_s                                            ; cnt_min_0x_s[1]    ; clk_i                                      ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; -2.419 ns                  ; -2.744 ns                  ; 1.904 ns                 ;
; 4.648 ns                                ; switch_s                                            ; cnt_min_0x_s[2]    ; clk_i                                      ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; -2.419 ns                  ; -2.744 ns                  ; 1.904 ns                 ;
; 4.648 ns                                ; switch_s                                            ; cnt_sec_x0_s[3]    ; clk_i                                      ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; -2.419 ns                  ; -2.744 ns                  ; 1.904 ns                 ;
; 4.648 ns                                ; switch_s                                            ; cnt_sec_x0_s[2]    ; clk_i                                      ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; -2.419 ns                  ; -2.744 ns                  ; 1.904 ns                 ;
; 4.648 ns                                ; switch_s                                            ; cnt_sec_xx_carry_s ; clk_i                                      ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; -2.419 ns                  ; -2.744 ns                  ; 1.904 ns                 ;
; 4.648 ns                                ; switch_s                                            ; cnt_min_0x_s[0]    ; clk_i                                      ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; -2.419 ns                  ; -2.744 ns                  ; 1.904 ns                 ;
; 4.699 ns                                ; cnt_sec_x0_s[0]                                     ; cnt_min_0x_s[2]    ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 4.708 ns                 ;
; 4.751 ns                                ; cnt_sec_x0_s[1]                                     ; cnt_min_0x_s[1]    ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 4.760 ns                 ;
; 4.831 ns                                ; cnt_sec_x0_s[1]                                     ; cnt_min_0x_s[2]    ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 4.840 ns                 ;
; 4.850 ns                                ; prescaler_increment_s                               ; cnt_sec_0x_carry_s ; clk_i                                      ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; -2.419 ns                  ; -2.744 ns                  ; 2.106 ns                 ;
; 4.850 ns                                ; prescaler_increment_s                               ; cnt_sec_x0_s[0]    ; clk_i                                      ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; -2.419 ns                  ; -2.744 ns                  ; 2.106 ns                 ;
; 4.850 ns                                ; prescaler_increment_s                               ; cnt_sec_x0_s[1]    ; clk_i                                      ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; -2.419 ns                  ; -2.744 ns                  ; 2.106 ns                 ;
; 4.850 ns                                ; prescaler_increment_s                               ; cnt_sec_0x_s[0]    ; clk_i                                      ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; -2.419 ns                  ; -2.744 ns                  ; 2.106 ns                 ;
; 4.850 ns                                ; prescaler_increment_s                               ; cnt_sec_0x_s[1]    ; clk_i                                      ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; -2.419 ns                  ; -2.744 ns                  ; 2.106 ns                 ;
; 4.850 ns                                ; prescaler_increment_s                               ; cnt_sec_0x_s[3]    ; clk_i                                      ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; -2.419 ns                  ; -2.744 ns                  ; 2.106 ns                 ;
; 4.850 ns                                ; prescaler_increment_s                               ; cnt_min_0x_s[3]    ; clk_i                                      ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; -2.419 ns                  ; -2.744 ns                  ; 2.106 ns                 ;
; 4.850 ns                                ; prescaler_increment_s                               ; cnt_min_0x_s[1]    ; clk_i                                      ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; -2.419 ns                  ; -2.744 ns                  ; 2.106 ns                 ;
; 4.850 ns                                ; prescaler_increment_s                               ; cnt_min_0x_s[2]    ; clk_i                                      ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; -2.419 ns                  ; -2.744 ns                  ; 2.106 ns                 ;
; 4.850 ns                                ; prescaler_increment_s                               ; cnt_sec_x0_s[3]    ; clk_i                                      ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; -2.419 ns                  ; -2.744 ns                  ; 2.106 ns                 ;
; 4.850 ns                                ; prescaler_increment_s                               ; cnt_sec_x0_s[2]    ; clk_i                                      ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; -2.419 ns                  ; -2.744 ns                  ; 2.106 ns                 ;
; 4.850 ns                                ; prescaler_increment_s                               ; cnt_sec_xx_carry_s ; clk_i                                      ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; -2.419 ns                  ; -2.744 ns                  ; 2.106 ns                 ;
; 4.850 ns                                ; prescaler_increment_s                               ; cnt_min_0x_s[0]    ; clk_i                                      ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; -2.419 ns                  ; -2.744 ns                  ; 2.106 ns                 ;
; 4.873 ns                                ; cnt_sec_x0_s[0]                                     ; cnt_min_0x_s[3]    ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 4.882 ns                 ;
; 4.882 ns                                ; btn_s                                               ; cnt_sec_0x_s[2]    ; clk_i                                      ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; -2.419 ns                  ; -2.745 ns                  ; 2.137 ns                 ;
; 4.953 ns                                ; btn_s                                               ; cnt_min_xx_carry_s ; clk_i                                      ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; -2.419 ns                  ; -2.740 ns                  ; 2.213 ns                 ;
; 4.953 ns                                ; btn_s                                               ; cnt_min_0x_carry_s ; clk_i                                      ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; -2.419 ns                  ; -2.740 ns                  ; 2.213 ns                 ;
; 4.953 ns                                ; btn_s                                               ; cnt_min_x0_s[3]    ; clk_i                                      ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; -2.419 ns                  ; -2.740 ns                  ; 2.213 ns                 ;
; 4.953 ns                                ; btn_s                                               ; cnt_min_x0_s[2]    ; clk_i                                      ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; -2.419 ns                  ; -2.740 ns                  ; 2.213 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                    ;                                            ;                                            ;                            ;                            ;                          ;
+-----------------------------------------+-----------------------------------------------------+--------------------+--------------------------------------------+--------------------------------------------+----------------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'clk_i'                                                                                                                                                                                                                                      ;
+---------------+-----------------------+---------------------------------------------------------------------+--------------------------------------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack ; From                  ; To                                                                  ; From Clock                                 ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+---------------+-----------------------+---------------------------------------------------------------------+--------------------------------------------+----------+----------------------------+----------------------------+--------------------------+
; 0.445 ns      ; prescaler_increment_s ; prescaler_increment_s                                               ; clk_i                                      ; clk_i    ; 0.000 ns                   ; 0.009 ns                   ; 0.454 ns                 ;
; 0.770 ns      ; btn_0_s               ; btn_1_s                                                             ; clk_i                                      ; clk_i    ; 0.000 ns                   ; 0.009 ns                   ; 0.779 ns                 ;
; 1.006 ns      ; btn_0_s               ; btn_s                                                               ; clk_i                                      ; clk_i    ; 0.000 ns                   ; 0.005 ns                   ; 1.011 ns                 ;
; 1.189 ns      ; btn_1_s               ; btn_s                                                               ; clk_i                                      ; clk_i    ; 0.000 ns                   ; 0.005 ns                   ; 1.194 ns                 ;
; 18.007 ns     ; Number_s[3][3]        ; Seven_Segment:\Indicator:3:SS_Display|lpm_shiftreg:Data_Reg|dffs[3] ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; clk_i    ; -17.581 ns                 ; -17.237 ns                 ; 0.770 ns                 ;
; 18.007 ns     ; Number_s[2][0]        ; Seven_Segment:\Indicator:2:SS_Display|lpm_shiftreg:Data_Reg|dffs[0] ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; clk_i    ; -17.581 ns                 ; -17.237 ns                 ; 0.770 ns                 ;
; 18.007 ns     ; Number_s[1][3]        ; Seven_Segment:\Indicator:1:SS_Display|lpm_shiftreg:Data_Reg|dffs[3] ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; clk_i    ; -17.581 ns                 ; -17.237 ns                 ; 0.770 ns                 ;
; 18.010 ns     ; Number_s[1][2]        ; Seven_Segment:\Indicator:1:SS_Display|lpm_shiftreg:Data_Reg|dffs[2] ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; clk_i    ; -17.581 ns                 ; -17.237 ns                 ; 0.773 ns                 ;
; 18.013 ns     ; Number_s[3][0]        ; Seven_Segment:\Indicator:3:SS_Display|lpm_shiftreg:Data_Reg|dffs[0] ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; clk_i    ; -17.581 ns                 ; -17.237 ns                 ; 0.776 ns                 ;
; 18.013 ns     ; Number_s[2][3]        ; Seven_Segment:\Indicator:2:SS_Display|lpm_shiftreg:Data_Reg|dffs[3] ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; clk_i    ; -17.581 ns                 ; -17.237 ns                 ; 0.776 ns                 ;
; 18.013 ns     ; Number_s[1][0]        ; Seven_Segment:\Indicator:1:SS_Display|lpm_shiftreg:Data_Reg|dffs[0] ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; clk_i    ; -17.581 ns                 ; -17.237 ns                 ; 0.776 ns                 ;
; 18.014 ns     ; Number_s[3][2]        ; Seven_Segment:\Indicator:3:SS_Display|lpm_shiftreg:Data_Reg|dffs[2] ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; clk_i    ; -17.581 ns                 ; -17.237 ns                 ; 0.777 ns                 ;
; 18.014 ns     ; Number_s[0][1]        ; Seven_Segment:\Indicator:0:SS_Display|lpm_shiftreg:Data_Reg|dffs[1] ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; clk_i    ; -17.581 ns                 ; -17.237 ns                 ; 0.777 ns                 ;
; 18.015 ns     ; Number_s[2][1]        ; Seven_Segment:\Indicator:2:SS_Display|lpm_shiftreg:Data_Reg|dffs[1] ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; clk_i    ; -17.581 ns                 ; -17.237 ns                 ; 0.778 ns                 ;
; 18.015 ns     ; Number_s[2][2]        ; Seven_Segment:\Indicator:2:SS_Display|lpm_shiftreg:Data_Reg|dffs[2] ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; clk_i    ; -17.581 ns                 ; -17.237 ns                 ; 0.778 ns                 ;
; 18.015 ns     ; Number_s[0][0]        ; Seven_Segment:\Indicator:0:SS_Display|lpm_shiftreg:Data_Reg|dffs[0] ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; clk_i    ; -17.581 ns                 ; -17.237 ns                 ; 0.778 ns                 ;
; 18.015 ns     ; Number_s[0][3]        ; Seven_Segment:\Indicator:0:SS_Display|lpm_shiftreg:Data_Reg|dffs[3] ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; clk_i    ; -17.581 ns                 ; -17.237 ns                 ; 0.778 ns                 ;
; 18.023 ns     ; Number_s[0][2]        ; Seven_Segment:\Indicator:0:SS_Display|lpm_shiftreg:Data_Reg|dffs[2] ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; clk_i    ; -17.581 ns                 ; -17.237 ns                 ; 0.786 ns                 ;
; 18.234 ns     ; Number_s[1][1]        ; Seven_Segment:\Indicator:1:SS_Display|lpm_shiftreg:Data_Reg|dffs[1] ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; clk_i    ; -17.581 ns                 ; -17.237 ns                 ; 0.997 ns                 ;
; 18.244 ns     ; Number_s[3][1]        ; Seven_Segment:\Indicator:3:SS_Display|lpm_shiftreg:Data_Reg|dffs[1] ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; clk_i    ; -17.581 ns                 ; -17.237 ns                 ; 1.007 ns                 ;
+---------------+-----------------------+---------------------------------------------------------------------+--------------------------------------------+----------+----------------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------+
; tsu                                                                  ;
+-------+--------------+------------+------------+----------+----------+
; Slack ; Required tsu ; Actual tsu ; From       ; To       ; To Clock ;
+-------+--------------+------------+------------+----------+----------+
; N/A   ; None         ; 4.928 ns   ; button_1_1 ; btn_0_s  ; clk_i    ;
; N/A   ; None         ; 0.682 ns   ; switch_1_1 ; switch_s ; clk_i    ;
+-------+--------------+------------+------------+----------+----------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                        ;
+-------+--------------+------------+---------------------------------------------------------------------+---------------------+------------+
; Slack ; Required tco ; Actual tco ; From                                                                ; To                  ; From Clock ;
+-------+--------------+------------+---------------------------------------------------------------------+---------------------+------------+
; N/A   ; None         ; 8.980 ns   ; Seven_Segment:\Indicator:2:SS_Display|lpm_shiftreg:Data_Reg|dffs[2] ; SS_Pin[2][2]        ; clk_i      ;
; N/A   ; None         ; 8.927 ns   ; Seven_Segment:\Indicator:0:SS_Display|lpm_shiftreg:Data_Reg|dffs[0] ; SS_Pin[0][2]        ; clk_i      ;
; N/A   ; None         ; 8.879 ns   ; Seven_Segment:\Indicator:2:SS_Display|lpm_shiftreg:Data_Reg|dffs[2] ; SS_Pin[2][6]        ; clk_i      ;
; N/A   ; None         ; 8.782 ns   ; Seven_Segment:\Indicator:2:SS_Display|lpm_shiftreg:Data_Reg|dffs[2] ; SS_Pin[2][3]        ; clk_i      ;
; N/A   ; None         ; 8.755 ns   ; Seven_Segment:\Indicator:2:SS_Display|lpm_shiftreg:Data_Reg|dffs[2] ; SS_Pin[2][4]        ; clk_i      ;
; N/A   ; None         ; 8.703 ns   ; Seven_Segment:\Indicator:0:SS_Display|lpm_shiftreg:Data_Reg|dffs[1] ; SS_Pin[0][1]        ; clk_i      ;
; N/A   ; None         ; 8.697 ns   ; Seven_Segment:\Indicator:0:SS_Display|lpm_shiftreg:Data_Reg|dffs[2] ; SS_Pin[0][2]        ; clk_i      ;
; N/A   ; None         ; 8.661 ns   ; Seven_Segment:\Indicator:0:SS_Display|lpm_shiftreg:Data_Reg|dffs[0] ; SS_Pin[0][1]        ; clk_i      ;
; N/A   ; None         ; 8.633 ns   ; Seven_Segment:\Indicator:2:SS_Display|lpm_shiftreg:Data_Reg|dffs[0] ; SS_Pin[2][5]        ; clk_i      ;
; N/A   ; None         ; 8.632 ns   ; Seven_Segment:\Indicator:2:SS_Display|lpm_shiftreg:Data_Reg|dffs[0] ; SS_Pin[2][6]        ; clk_i      ;
; N/A   ; None         ; 8.626 ns   ; Seven_Segment:\Indicator:0:SS_Display|lpm_shiftreg:Data_Reg|dffs[1] ; SS_Pin[0][3]        ; clk_i      ;
; N/A   ; None         ; 8.614 ns   ; Seven_Segment:\Indicator:0:SS_Display|lpm_shiftreg:Data_Reg|dffs[1] ; SS_Pin[0][4]        ; clk_i      ;
; N/A   ; None         ; 8.614 ns   ; Seven_Segment:\Indicator:0:SS_Display|lpm_shiftreg:Data_Reg|dffs[1] ; SS_Pin[0][0]        ; clk_i      ;
; N/A   ; None         ; 8.612 ns   ; Seven_Segment:\Indicator:2:SS_Display|lpm_shiftreg:Data_Reg|dffs[1] ; SS_Pin[2][6]        ; clk_i      ;
; N/A   ; None         ; 8.607 ns   ; Seven_Segment:\Indicator:0:SS_Display|lpm_shiftreg:Data_Reg|dffs[1] ; SS_Pin[0][6]        ; clk_i      ;
; N/A   ; None         ; 8.600 ns   ; Seven_Segment:\Indicator:0:SS_Display|lpm_shiftreg:Data_Reg|dffs[1] ; SS_Pin[0][5]        ; clk_i      ;
; N/A   ; None         ; 8.592 ns   ; Seven_Segment:\Indicator:2:SS_Display|lpm_shiftreg:Data_Reg|dffs[0] ; SS_Pin[2][0]        ; clk_i      ;
; N/A   ; None         ; 8.579 ns   ; Seven_Segment:\Indicator:0:SS_Display|lpm_shiftreg:Data_Reg|dffs[2] ; SS_Pin[0][3]        ; clk_i      ;
; N/A   ; None         ; 8.578 ns   ; Seven_Segment:\Indicator:2:SS_Display|lpm_shiftreg:Data_Reg|dffs[2] ; SS_Pin[2][5]        ; clk_i      ;
; N/A   ; None         ; 8.571 ns   ; Seven_Segment:\Indicator:0:SS_Display|lpm_shiftreg:Data_Reg|dffs[0] ; SS_Pin[0][0]        ; clk_i      ;
; N/A   ; None         ; 8.564 ns   ; Seven_Segment:\Indicator:0:SS_Display|lpm_shiftreg:Data_Reg|dffs[2] ; SS_Pin[0][4]        ; clk_i      ;
; N/A   ; None         ; 8.557 ns   ; Seven_Segment:\Indicator:0:SS_Display|lpm_shiftreg:Data_Reg|dffs[2] ; SS_Pin[0][6]        ; clk_i      ;
; N/A   ; None         ; 8.547 ns   ; Seven_Segment:\Indicator:2:SS_Display|lpm_shiftreg:Data_Reg|dffs[1] ; SS_Pin[2][0]        ; clk_i      ;
; N/A   ; None         ; 8.546 ns   ; Seven_Segment:\Indicator:0:SS_Display|lpm_shiftreg:Data_Reg|dffs[2] ; SS_Pin[0][5]        ; clk_i      ;
; N/A   ; None         ; 8.545 ns   ; Seven_Segment:\Indicator:0:SS_Display|lpm_shiftreg:Data_Reg|dffs[0] ; SS_Pin[0][6]        ; clk_i      ;
; N/A   ; None         ; 8.541 ns   ; Seven_Segment:\Indicator:0:SS_Display|lpm_shiftreg:Data_Reg|dffs[0] ; SS_Pin[0][5]        ; clk_i      ;
; N/A   ; None         ; 8.535 ns   ; Seven_Segment:\Indicator:2:SS_Display|lpm_shiftreg:Data_Reg|dffs[0] ; SS_Pin[2][3]        ; clk_i      ;
; N/A   ; None         ; 8.515 ns   ; Seven_Segment:\Indicator:2:SS_Display|lpm_shiftreg:Data_Reg|dffs[1] ; SS_Pin[2][3]        ; clk_i      ;
; N/A   ; None         ; 8.508 ns   ; Seven_Segment:\Indicator:0:SS_Display|lpm_shiftreg:Data_Reg|dffs[0] ; SS_Pin[0][4]        ; clk_i      ;
; N/A   ; None         ; 8.504 ns   ; Seven_Segment:\Indicator:2:SS_Display|lpm_shiftreg:Data_Reg|dffs[1] ; SS_Pin[2][2]        ; clk_i      ;
; N/A   ; None         ; 8.500 ns   ; Seven_Segment:\Indicator:2:SS_Display|lpm_shiftreg:Data_Reg|dffs[0] ; SS_Pin[2][4]        ; clk_i      ;
; N/A   ; None         ; 8.492 ns   ; Seven_Segment:\Indicator:2:SS_Display|lpm_shiftreg:Data_Reg|dffs[1] ; SS_Pin[2][4]        ; clk_i      ;
; N/A   ; None         ; 8.477 ns   ; Seven_Segment:\Indicator:2:SS_Display|lpm_shiftreg:Data_Reg|dffs[0] ; SS_Pin[2][1]        ; clk_i      ;
; N/A   ; None         ; 8.417 ns   ; Seven_Segment:\Indicator:2:SS_Display|lpm_shiftreg:Data_Reg|dffs[2] ; SS_Pin[2][1]        ; clk_i      ;
; N/A   ; None         ; 8.398 ns   ; Seven_Segment:\Indicator:0:SS_Display|lpm_shiftreg:Data_Reg|dffs[3] ; SS_Pin[0][2]        ; clk_i      ;
; N/A   ; None         ; 8.381 ns   ; Seven_Segment:\Indicator:3:SS_Display|lpm_shiftreg:Data_Reg|dffs[1] ; SS_Pin[3][3]        ; clk_i      ;
; N/A   ; None         ; 8.324 ns   ; Seven_Segment:\Indicator:0:SS_Display|lpm_shiftreg:Data_Reg|dffs[3] ; SS_Pin[0][1]        ; clk_i      ;
; N/A   ; None         ; 8.323 ns   ; Seven_Segment:\Indicator:3:SS_Display|lpm_shiftreg:Data_Reg|dffs[3] ; SS_Pin[3][3]        ; clk_i      ;
; N/A   ; None         ; 8.278 ns   ; Seven_Segment:\Indicator:2:SS_Display|lpm_shiftreg:Data_Reg|dffs[1] ; SS_Pin[2][5]        ; clk_i      ;
; N/A   ; None         ; 8.275 ns   ; Seven_Segment:\Indicator:2:SS_Display|lpm_shiftreg:Data_Reg|dffs[3] ; SS_Pin[2][6]        ; clk_i      ;
; N/A   ; None         ; 8.265 ns   ; Seven_Segment:\Indicator:3:SS_Display|lpm_shiftreg:Data_Reg|dffs[0] ; SS_Pin[3][2]        ; clk_i      ;
; N/A   ; None         ; 8.241 ns   ; Seven_Segment:\Indicator:0:SS_Display|lpm_shiftreg:Data_Reg|dffs[3] ; SS_Pin[0][3]        ; clk_i      ;
; N/A   ; None         ; 8.236 ns   ; Seven_Segment:\Indicator:2:SS_Display|lpm_shiftreg:Data_Reg|dffs[3] ; SS_Pin[2][0]        ; clk_i      ;
; N/A   ; None         ; 8.227 ns   ; Seven_Segment:\Indicator:3:SS_Display|lpm_shiftreg:Data_Reg|dffs[1] ; SS_Pin[3][1]        ; clk_i      ;
; N/A   ; None         ; 8.225 ns   ; Seven_Segment:\Indicator:0:SS_Display|lpm_shiftreg:Data_Reg|dffs[3] ; SS_Pin[0][4]        ; clk_i      ;
; N/A   ; None         ; 8.220 ns   ; Seven_Segment:\Indicator:0:SS_Display|lpm_shiftreg:Data_Reg|dffs[3] ; SS_Pin[0][5]        ; clk_i      ;
; N/A   ; None         ; 8.219 ns   ; Seven_Segment:\Indicator:0:SS_Display|lpm_shiftreg:Data_Reg|dffs[3] ; SS_Pin[0][6]        ; clk_i      ;
; N/A   ; None         ; 8.219 ns   ; Seven_Segment:\Indicator:0:SS_Display|lpm_shiftreg:Data_Reg|dffs[2] ; SS_Pin[0][0]        ; clk_i      ;
; N/A   ; None         ; 8.213 ns   ; Seven_Segment:\Indicator:3:SS_Display|lpm_shiftreg:Data_Reg|dffs[3] ; SS_Pin[3][2]        ; clk_i      ;
; N/A   ; None         ; 8.177 ns   ; Seven_Segment:\Indicator:2:SS_Display|lpm_shiftreg:Data_Reg|dffs[3] ; SS_Pin[2][3]        ; clk_i      ;
; N/A   ; None         ; 8.175 ns   ; Seven_Segment:\Indicator:0:SS_Display|lpm_shiftreg:Data_Reg|dffs[1] ; SS_Pin[0][2]        ; clk_i      ;
; N/A   ; None         ; 8.165 ns   ; Seven_Segment:\Indicator:3:SS_Display|lpm_shiftreg:Data_Reg|dffs[3] ; SS_Pin[3][1]        ; clk_i      ;
; N/A   ; None         ; 8.158 ns   ; Seven_Segment:\Indicator:2:SS_Display|lpm_shiftreg:Data_Reg|dffs[3] ; SS_Pin[2][2]        ; clk_i      ;
; N/A   ; None         ; 8.133 ns   ; Seven_Segment:\Indicator:2:SS_Display|lpm_shiftreg:Data_Reg|dffs[3] ; SS_Pin[2][4]        ; clk_i      ;
; N/A   ; None         ; 8.122 ns   ; Seven_Segment:\Indicator:2:SS_Display|lpm_shiftreg:Data_Reg|dffs[3] ; SS_Pin[2][1]        ; clk_i      ;
; N/A   ; None         ; 8.099 ns   ; Seven_Segment:\Indicator:0:SS_Display|lpm_shiftreg:Data_Reg|dffs[2] ; SS_Pin[0][1]        ; clk_i      ;
; N/A   ; None         ; 8.062 ns   ; Seven_Segment:\Indicator:3:SS_Display|lpm_shiftreg:Data_Reg|dffs[0] ; SS_Pin[3][5]        ; clk_i      ;
; N/A   ; None         ; 8.059 ns   ; Seven_Segment:\Indicator:3:SS_Display|lpm_shiftreg:Data_Reg|dffs[0] ; SS_Pin[3][6]        ; clk_i      ;
; N/A   ; None         ; 8.059 ns   ; Seven_Segment:\Indicator:3:SS_Display|lpm_shiftreg:Data_Reg|dffs[0] ; SS_Pin[3][4]        ; clk_i      ;
; N/A   ; None         ; 8.040 ns   ; Seven_Segment:\Indicator:2:SS_Display|lpm_shiftreg:Data_Reg|dffs[3] ; SS_Pin[2][5]        ; clk_i      ;
; N/A   ; None         ; 8.038 ns   ; Seven_Segment:\Indicator:3:SS_Display|lpm_shiftreg:Data_Reg|dffs[1] ; SS_Pin[3][5]        ; clk_i      ;
; N/A   ; None         ; 8.036 ns   ; Seven_Segment:\Indicator:3:SS_Display|lpm_shiftreg:Data_Reg|dffs[1] ; SS_Pin[3][6]        ; clk_i      ;
; N/A   ; None         ; 8.035 ns   ; Seven_Segment:\Indicator:3:SS_Display|lpm_shiftreg:Data_Reg|dffs[1] ; SS_Pin[3][4]        ; clk_i      ;
; N/A   ; None         ; 8.021 ns   ; Seven_Segment:\Indicator:0:SS_Display|lpm_shiftreg:Data_Reg|dffs[0] ; SS_Pin[0][3]        ; clk_i      ;
; N/A   ; None         ; 8.009 ns   ; Seven_Segment:\Indicator:3:SS_Display|lpm_shiftreg:Data_Reg|dffs[2] ; SS_Pin[3][5]        ; clk_i      ;
; N/A   ; None         ; 8.007 ns   ; Seven_Segment:\Indicator:3:SS_Display|lpm_shiftreg:Data_Reg|dffs[2] ; SS_Pin[3][6]        ; clk_i      ;
; N/A   ; None         ; 8.007 ns   ; Seven_Segment:\Indicator:3:SS_Display|lpm_shiftreg:Data_Reg|dffs[2] ; SS_Pin[3][4]        ; clk_i      ;
; N/A   ; None         ; 8.007 ns   ; Seven_Segment:\Indicator:0:SS_Display|lpm_shiftreg:Data_Reg|dffs[3] ; SS_Pin[0][0]        ; clk_i      ;
; N/A   ; None         ; 8.002 ns   ; Seven_Segment:\Indicator:1:SS_Display|lpm_shiftreg:Data_Reg|dffs[0] ; SS_Pin[1][1]        ; clk_i      ;
; N/A   ; None         ; 7.997 ns   ; Seven_Segment:\Indicator:2:SS_Display|lpm_shiftreg:Data_Reg|dffs[2] ; SS_Pin[2][0]        ; clk_i      ;
; N/A   ; None         ; 7.995 ns   ; Seven_Segment:\Indicator:1:SS_Display|lpm_shiftreg:Data_Reg|dffs[2] ; SS_Pin[1][3]        ; clk_i      ;
; N/A   ; None         ; 7.978 ns   ; Seven_Segment:\Indicator:3:SS_Display|lpm_shiftreg:Data_Reg|dffs[2] ; SS_Pin[3][3]        ; clk_i      ;
; N/A   ; None         ; 7.960 ns   ; Seven_Segment:\Indicator:1:SS_Display|lpm_shiftreg:Data_Reg|dffs[1] ; SS_Pin[1][1]        ; clk_i      ;
; N/A   ; None         ; 7.925 ns   ; Seven_Segment:\Indicator:2:SS_Display|lpm_shiftreg:Data_Reg|dffs[0] ; SS_Pin[2][2]        ; clk_i      ;
; N/A   ; None         ; 7.882 ns   ; Seven_Segment:\Indicator:2:SS_Display|lpm_shiftreg:Data_Reg|dffs[1] ; SS_Pin[2][1]        ; clk_i      ;
; N/A   ; None         ; 7.865 ns   ; Seven_Segment:\Indicator:3:SS_Display|lpm_shiftreg:Data_Reg|dffs[2] ; SS_Pin[3][2]        ; clk_i      ;
; N/A   ; None         ; 7.834 ns   ; Seven_Segment:\Indicator:3:SS_Display|lpm_shiftreg:Data_Reg|dffs[0] ; SS_Pin[3][1]        ; clk_i      ;
; N/A   ; None         ; 7.812 ns   ; Seven_Segment:\Indicator:1:SS_Display|lpm_shiftreg:Data_Reg|dffs[0] ; SS_Pin[1][0]        ; clk_i      ;
; N/A   ; None         ; 7.781 ns   ; Seven_Segment:\Indicator:1:SS_Display|lpm_shiftreg:Data_Reg|dffs[2] ; SS_Pin[1][0]        ; clk_i      ;
; N/A   ; None         ; 7.772 ns   ; Seven_Segment:\Indicator:3:SS_Display|lpm_shiftreg:Data_Reg|dffs[0] ; SS_Pin[3][3]        ; clk_i      ;
; N/A   ; None         ; 7.740 ns   ; Seven_Segment:\Indicator:1:SS_Display|lpm_shiftreg:Data_Reg|dffs[1] ; SS_Pin[1][3]        ; clk_i      ;
; N/A   ; None         ; 7.736 ns   ; Seven_Segment:\Indicator:1:SS_Display|lpm_shiftreg:Data_Reg|dffs[0] ; SS_Pin[1][2]        ; clk_i      ;
; N/A   ; None         ; 7.707 ns   ; Seven_Segment:\Indicator:3:SS_Display|lpm_shiftreg:Data_Reg|dffs[1] ; SS_Pin[3][0]        ; clk_i      ;
; N/A   ; None         ; 7.695 ns   ; Seven_Segment:\Indicator:1:SS_Display|lpm_shiftreg:Data_Reg|dffs[2] ; SS_Pin[1][2]        ; clk_i      ;
; N/A   ; None         ; 7.670 ns   ; Seven_Segment:\Indicator:1:SS_Display|lpm_shiftreg:Data_Reg|dffs[0] ; SS_Pin[1][4]        ; clk_i      ;
; N/A   ; None         ; 7.662 ns   ; Seven_Segment:\Indicator:3:SS_Display|lpm_shiftreg:Data_Reg|dffs[3] ; SS_Pin[3][5]        ; clk_i      ;
; N/A   ; None         ; 7.660 ns   ; Seven_Segment:\Indicator:3:SS_Display|lpm_shiftreg:Data_Reg|dffs[3] ; SS_Pin[3][6]        ; clk_i      ;
; N/A   ; None         ; 7.660 ns   ; Seven_Segment:\Indicator:3:SS_Display|lpm_shiftreg:Data_Reg|dffs[3] ; SS_Pin[3][4]        ; clk_i      ;
; N/A   ; None         ; 7.656 ns   ; Seven_Segment:\Indicator:3:SS_Display|lpm_shiftreg:Data_Reg|dffs[1] ; SS_Pin[3][2]        ; clk_i      ;
; N/A   ; None         ; 7.648 ns   ; Seven_Segment:\Indicator:1:SS_Display|lpm_shiftreg:Data_Reg|dffs[2] ; SS_Pin[1][4]        ; clk_i      ;
; N/A   ; None         ; 7.645 ns   ; Seven_Segment:\Indicator:3:SS_Display|lpm_shiftreg:Data_Reg|dffs[2] ; SS_Pin[3][0]        ; clk_i      ;
; N/A   ; None         ; 7.633 ns   ; Seven_Segment:\Indicator:1:SS_Display|lpm_shiftreg:Data_Reg|dffs[1] ; SS_Pin[1][4]        ; clk_i      ;
; N/A   ; None         ; 7.616 ns   ; Seven_Segment:\Indicator:3:SS_Display|lpm_shiftreg:Data_Reg|dffs[2] ; SS_Pin[3][1]        ; clk_i      ;
; N/A   ; None         ; 7.615 ns   ; Seven_Segment:\Indicator:1:SS_Display|lpm_shiftreg:Data_Reg|dffs[3] ; SS_Pin[1][1]        ; clk_i      ;
; N/A   ; None         ; 7.460 ns   ; Seven_Segment:\Indicator:1:SS_Display|lpm_shiftreg:Data_Reg|dffs[0] ; SS_Pin[1][6]        ; clk_i      ;
; N/A   ; None         ; 7.459 ns   ; Seven_Segment:\Indicator:1:SS_Display|lpm_shiftreg:Data_Reg|dffs[0] ; SS_Pin[1][5]        ; clk_i      ;
; N/A   ; None         ; 7.446 ns   ; Seven_Segment:\Indicator:1:SS_Display|lpm_shiftreg:Data_Reg|dffs[2] ; SS_Pin[1][5]        ; clk_i      ;
; N/A   ; None         ; 7.445 ns   ; Seven_Segment:\Indicator:1:SS_Display|lpm_shiftreg:Data_Reg|dffs[2] ; SS_Pin[1][6]        ; clk_i      ;
; N/A   ; None         ; 7.440 ns   ; Seven_Segment:\Indicator:1:SS_Display|lpm_shiftreg:Data_Reg|dffs[1] ; SS_Pin[1][0]        ; clk_i      ;
; N/A   ; None         ; 7.432 ns   ; Seven_Segment:\Indicator:1:SS_Display|lpm_shiftreg:Data_Reg|dffs[1] ; SS_Pin[1][5]        ; clk_i      ;
; N/A   ; None         ; 7.431 ns   ; Seven_Segment:\Indicator:1:SS_Display|lpm_shiftreg:Data_Reg|dffs[1] ; SS_Pin[1][6]        ; clk_i      ;
; N/A   ; None         ; 7.403 ns   ; Seven_Segment:\Indicator:1:SS_Display|lpm_shiftreg:Data_Reg|dffs[2] ; SS_Pin[1][1]        ; clk_i      ;
; N/A   ; None         ; 7.381 ns   ; Seven_Segment:\Indicator:1:SS_Display|lpm_shiftreg:Data_Reg|dffs[3] ; SS_Pin[1][2]        ; clk_i      ;
; N/A   ; None         ; 7.378 ns   ; Seven_Segment:\Indicator:1:SS_Display|lpm_shiftreg:Data_Reg|dffs[3] ; SS_Pin[1][3]        ; clk_i      ;
; N/A   ; None         ; 7.314 ns   ; Seven_Segment:\Indicator:3:SS_Display|lpm_shiftreg:Data_Reg|dffs[0] ; SS_Pin[3][0]        ; clk_i      ;
; N/A   ; None         ; 7.283 ns   ; Seven_Segment:\Indicator:1:SS_Display|lpm_shiftreg:Data_Reg|dffs[3] ; SS_Pin[1][4]        ; clk_i      ;
; N/A   ; None         ; 7.220 ns   ; Seven_Segment:\Indicator:1:SS_Display|lpm_shiftreg:Data_Reg|dffs[3] ; SS_Pin[1][0]        ; clk_i      ;
; N/A   ; None         ; 7.173 ns   ; Seven_Segment:\Indicator:1:SS_Display|lpm_shiftreg:Data_Reg|dffs[0] ; SS_Pin[1][3]        ; clk_i      ;
; N/A   ; None         ; 7.169 ns   ; Seven_Segment:\Indicator:1:SS_Display|lpm_shiftreg:Data_Reg|dffs[1] ; SS_Pin[1][2]        ; clk_i      ;
; N/A   ; None         ; 7.096 ns   ; Seven_Segment:\Indicator:3:SS_Display|lpm_shiftreg:Data_Reg|dffs[3] ; SS_Pin[3][0]        ; clk_i      ;
; N/A   ; None         ; 7.074 ns   ; Seven_Segment:\Indicator:1:SS_Display|lpm_shiftreg:Data_Reg|dffs[3] ; SS_Pin[1][6]        ; clk_i      ;
; N/A   ; None         ; 7.072 ns   ; Seven_Segment:\Indicator:1:SS_Display|lpm_shiftreg:Data_Reg|dffs[3] ; SS_Pin[1][5]        ; clk_i      ;
; N/A   ; None         ; 7.035 ns   ; cnt_sec_0x_s[2]                                                     ; cur_sec_0x_o_val[2] ; clk_i      ;
; N/A   ; None         ; 6.896 ns   ; cnt_min_0x_s[0]                                                     ; cur_min_0x_o_val[0] ; clk_i      ;
; N/A   ; None         ; 6.567 ns   ; cnt_sec_x0_s[1]                                                     ; cur_sec_x0_o_val[1] ; clk_i      ;
; N/A   ; None         ; 6.415 ns   ; cnt_sec_xx_carry_s                                                  ; cnt_sec_x0_o        ; clk_i      ;
; N/A   ; None         ; 6.379 ns   ; cnt_min_x0_s[0]                                                     ; cur_min_x0_o_val[0] ; clk_i      ;
; N/A   ; None         ; 6.147 ns   ; cnt_min_0x_s[2]                                                     ; cur_min_0x_o_val[2] ; clk_i      ;
; N/A   ; None         ; 5.996 ns   ; cnt_sec_0x_s[1]                                                     ; cur_sec_0x_o_val[1] ; clk_i      ;
; N/A   ; None         ; 5.943 ns   ; cnt_sec_0x_s[0]                                                     ; cur_sec_0x_o_val[0] ; clk_i      ;
; N/A   ; None         ; 5.929 ns   ; cnt_min_0x_s[3]                                                     ; cur_min_0x_o_val[3] ; clk_i      ;
; N/A   ; None         ; 5.914 ns   ; cnt_sec_0x_carry_s                                                  ; cnt_sec_0x_o        ; clk_i      ;
; N/A   ; None         ; 5.860 ns   ; cnt_min_x0_s[3]                                                     ; cur_min_x0_o_val[3] ; clk_i      ;
; N/A   ; None         ; 5.365 ns   ; cnt_sec_x0_s[2]                                                     ; cur_sec_x0_o_val[2] ; clk_i      ;
; N/A   ; None         ; 5.354 ns   ; cnt_min_xx_carry_s                                                  ; cnt_min_x0_o        ; clk_i      ;
; N/A   ; None         ; 5.253 ns   ; cnt_min_0x_s[1]                                                     ; cur_min_0x_o_val[1] ; clk_i      ;
; N/A   ; None         ; 5.115 ns   ; cnt_min_x0_s[2]                                                     ; cur_min_x0_o_val[2] ; clk_i      ;
; N/A   ; None         ; 5.011 ns   ; cnt_sec_0x_s[3]                                                     ; cur_sec_0x_o_val[3] ; clk_i      ;
; N/A   ; None         ; 4.858 ns   ; cnt_sec_x0_s[3]                                                     ; cur_sec_x0_o_val[3] ; clk_i      ;
; N/A   ; None         ; 4.783 ns   ; cnt_min_x0_s[1]                                                     ; cur_min_x0_o_val[1] ; clk_i      ;
; N/A   ; None         ; 4.506 ns   ; cnt_sec_x0_s[0]                                                     ; cur_sec_x0_o_val[0] ; clk_i      ;
; N/A   ; None         ; 4.201 ns   ; cnt_min_0x_carry_s                                                  ; cnt_min_0x_o        ; clk_i      ;
; N/A   ; None         ; -0.129 ns  ; Main_PLL:PLL|altpll:altpll_component|_clk0                          ; ref_freq_vp         ; clk_i      ;
+-------+--------------+------------+---------------------------------------------------------------------+---------------------+------------+


+----------------------------------------------------------------------------+
; th                                                                         ;
+---------------+-------------+-----------+------------+----------+----------+
; Minimum Slack ; Required th ; Actual th ; From       ; To       ; To Clock ;
+---------------+-------------+-----------+------------+----------+----------+
; N/A           ; None        ; -0.434 ns ; switch_1_1 ; switch_s ; clk_i    ;
; N/A           ; None        ; -4.680 ns ; button_1_1 ; btn_0_s  ; clk_i    ;
+---------------+-------------+-----------+------------+----------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 8.1 Build 163 10/28/2008 SJ Full Version
    Info: Processing started: Sun Dec 12 20:52:38 2021
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Timer -c Timer --timing_analysis_only
Info: Parallel compilation is enabled and will use 4 of the 12 processors detected
Warning: Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled
Info: Found timing assignments -- calculating delays
Info: Slack time is 14.53 ns for clock "Main_PLL:PLL|altpll:altpll_component|_clk0" between source register "btn_s" and destination register "cnt_sec_0x_carry_s"
    Info: + Largest register to register requirement is 17.008 ns
        Info: + Setup relationship between source and destination is 17.581 ns
            Info: + Latch edge is 17.581 ns
                Info: Clock period of Destination clock "Main_PLL:PLL|altpll:altpll_component|_clk0" is 20.000 ns with  offset of -2.419 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "clk_i" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is -0.334 ns
            Info: + Shortest clock path from clock "Main_PLL:PLL|altpll:altpll_component|_clk0" to destination register is 2.525 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'Main_PLL:PLL|altpll:altpll_component|_clk0'
                Info: 2: + IC(0.929 ns) + CELL(0.000 ns) = 0.929 ns; Loc. = CLKCTRL_G3; Fanout = 37; COMB Node = 'Main_PLL:PLL|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(0.994 ns) + CELL(0.602 ns) = 2.525 ns; Loc. = LCFF_X13_Y22_N1; Fanout = 1; REG Node = 'cnt_sec_0x_carry_s'
                Info: Total cell delay = 0.602 ns ( 23.84 % )
                Info: Total interconnect delay = 1.923 ns ( 76.16 % )
            Info: - Longest clock path from clock "clk_i" to source register is 2.859 ns
                Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 2; CLK Node = 'clk_i'
                Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G2; Fanout = 21; COMB Node = 'clk_i~clkctrl'
                Info: 3: + IC(0.993 ns) + CELL(0.602 ns) = 2.859 ns; Loc. = LCFF_X11_Y22_N25; Fanout = 2; REG Node = 'btn_s'
                Info: Total cell delay = 1.628 ns ( 56.94 % )
                Info: Total interconnect delay = 1.231 ns ( 43.06 % )
        Info: - Micro clock to output delay of source is 0.277 ns
        Info: - Micro setup delay of destination is -0.038 ns
    Info: - Longest register to register delay is 2.478 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X11_Y22_N25; Fanout = 2; REG Node = 'btn_s'
        Info: 2: + IC(0.387 ns) + CELL(0.545 ns) = 0.932 ns; Loc. = LCCOMB_X11_Y22_N26; Fanout = 14; COMB Node = 'Ref_Freq_s~7'
        Info: 3: + IC(0.788 ns) + CELL(0.758 ns) = 2.478 ns; Loc. = LCFF_X13_Y22_N1; Fanout = 1; REG Node = 'cnt_sec_0x_carry_s'
        Info: Total cell delay = 1.303 ns ( 52.58 % )
        Info: Total interconnect delay = 1.175 ns ( 47.42 % )
Info: Slack time is 1.508 ns for clock "clk_i" between source register "Number_s[3][1]" and destination register "Seven_Segment:\Indicator:3:SS_Display|lpm_shiftreg:Data_Reg|dffs[1]"
    Info: + Largest register to register requirement is 2.515 ns
        Info: + Setup relationship between source and destination is 2.419 ns
            Info: + Latch edge is 20.000 ns
                Info: Clock period of Destination clock "clk_i" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 17.581 ns
                Info: Clock period of Source clock "Main_PLL:PLL|altpll:altpll_component|_clk0" is 20.000 ns with  offset of -2.419 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is 0.335 ns
            Info: + Shortest clock path from clock "clk_i" to destination register is 2.856 ns
                Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 2; CLK Node = 'clk_i'
                Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G2; Fanout = 21; COMB Node = 'clk_i~clkctrl'
                Info: 3: + IC(0.990 ns) + CELL(0.602 ns) = 2.856 ns; Loc. = LCFF_X3_Y23_N13; Fanout = 7; REG Node = 'Seven_Segment:\Indicator:3:SS_Display|lpm_shiftreg:Data_Reg|dffs[1]'
                Info: Total cell delay = 1.628 ns ( 57.00 % )
                Info: Total interconnect delay = 1.228 ns ( 43.00 % )
            Info: - Longest clock path from clock "Main_PLL:PLL|altpll:altpll_component|_clk0" to source register is 2.521 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'Main_PLL:PLL|altpll:altpll_component|_clk0'
                Info: 2: + IC(0.929 ns) + CELL(0.000 ns) = 0.929 ns; Loc. = CLKCTRL_G3; Fanout = 37; COMB Node = 'Main_PLL:PLL|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(0.990 ns) + CELL(0.602 ns) = 2.521 ns; Loc. = LCFF_X3_Y23_N19; Fanout = 1; REG Node = 'Number_s[3][1]'
                Info: Total cell delay = 0.602 ns ( 23.88 % )
                Info: Total interconnect delay = 1.919 ns ( 76.12 % )
        Info: - Micro clock to output delay of source is 0.277 ns
        Info: - Micro setup delay of destination is -0.038 ns
    Info: - Longest register to register delay is 1.007 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X3_Y23_N19; Fanout = 1; REG Node = 'Number_s[3][1]'
        Info: 2: + IC(0.594 ns) + CELL(0.413 ns) = 1.007 ns; Loc. = LCFF_X3_Y23_N13; Fanout = 7; REG Node = 'Seven_Segment:\Indicator:3:SS_Display|lpm_shiftreg:Data_Reg|dffs[1]'
        Info: Total cell delay = 0.413 ns ( 41.01 % )
        Info: Total interconnect delay = 0.594 ns ( 58.99 % )
Info: Minimum slack time is 445 ps for clock "Main_PLL:PLL|altpll:altpll_component|_clk0" between source register "cnt_sec_0x_s[0]" and destination register "cnt_sec_0x_s[0]"
    Info: + Shortest register to register delay is 0.454 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X13_Y22_N19; Fanout = 7; REG Node = 'cnt_sec_0x_s[0]'
        Info: 2: + IC(0.000 ns) + CELL(0.358 ns) = 0.358 ns; Loc. = LCCOMB_X13_Y22_N18; Fanout = 1; COMB Node = 'cnt_sec_0x_s[0]~149'
        Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 0.454 ns; Loc. = LCFF_X13_Y22_N19; Fanout = 7; REG Node = 'cnt_sec_0x_s[0]'
        Info: Total cell delay = 0.454 ns ( 100.00 % )
    Info: - Smallest register to register requirement is 0.009 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is -2.419 ns
                Info: Clock period of Destination clock "Main_PLL:PLL|altpll:altpll_component|_clk0" is 20.000 ns with  offset of -2.419 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is -2.419 ns
                Info: Clock period of Source clock "Main_PLL:PLL|altpll:altpll_component|_clk0" is 20.000 ns with  offset of -2.419 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "Main_PLL:PLL|altpll:altpll_component|_clk0" to destination register is 2.525 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'Main_PLL:PLL|altpll:altpll_component|_clk0'
                Info: 2: + IC(0.929 ns) + CELL(0.000 ns) = 0.929 ns; Loc. = CLKCTRL_G3; Fanout = 37; COMB Node = 'Main_PLL:PLL|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(0.994 ns) + CELL(0.602 ns) = 2.525 ns; Loc. = LCFF_X13_Y22_N19; Fanout = 7; REG Node = 'cnt_sec_0x_s[0]'
                Info: Total cell delay = 0.602 ns ( 23.84 % )
                Info: Total interconnect delay = 1.923 ns ( 76.16 % )
            Info: - Shortest clock path from clock "Main_PLL:PLL|altpll:altpll_component|_clk0" to source register is 2.525 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'Main_PLL:PLL|altpll:altpll_component|_clk0'
                Info: 2: + IC(0.929 ns) + CELL(0.000 ns) = 0.929 ns; Loc. = CLKCTRL_G3; Fanout = 37; COMB Node = 'Main_PLL:PLL|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(0.994 ns) + CELL(0.602 ns) = 2.525 ns; Loc. = LCFF_X13_Y22_N19; Fanout = 7; REG Node = 'cnt_sec_0x_s[0]'
                Info: Total cell delay = 0.602 ns ( 23.84 % )
                Info: Total interconnect delay = 1.923 ns ( 76.16 % )
        Info: - Micro clock to output delay of source is 0.277 ns
        Info: + Micro hold delay of destination is 0.286 ns
Info: Minimum slack time is 445 ps for clock "clk_i" between source register "prescaler_increment_s" and destination register "prescaler_increment_s"
    Info: + Shortest register to register delay is 0.454 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X11_Y22_N13; Fanout = 3; REG Node = 'prescaler_increment_s'
        Info: 2: + IC(0.000 ns) + CELL(0.358 ns) = 0.358 ns; Loc. = LCCOMB_X11_Y22_N12; Fanout = 1; COMB Node = 'prescaler_increment_s~2'
        Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 0.454 ns; Loc. = LCFF_X11_Y22_N13; Fanout = 3; REG Node = 'prescaler_increment_s'
        Info: Total cell delay = 0.454 ns ( 100.00 % )
    Info: - Smallest register to register requirement is 0.009 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "clk_i" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "clk_i" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "clk_i" to destination register is 2.859 ns
                Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 2; CLK Node = 'clk_i'
                Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G2; Fanout = 21; COMB Node = 'clk_i~clkctrl'
                Info: 3: + IC(0.993 ns) + CELL(0.602 ns) = 2.859 ns; Loc. = LCFF_X11_Y22_N13; Fanout = 3; REG Node = 'prescaler_increment_s'
                Info: Total cell delay = 1.628 ns ( 56.94 % )
                Info: Total interconnect delay = 1.231 ns ( 43.06 % )
            Info: - Shortest clock path from clock "clk_i" to source register is 2.859 ns
                Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 2; CLK Node = 'clk_i'
                Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G2; Fanout = 21; COMB Node = 'clk_i~clkctrl'
                Info: 3: + IC(0.993 ns) + CELL(0.602 ns) = 2.859 ns; Loc. = LCFF_X11_Y22_N13; Fanout = 3; REG Node = 'prescaler_increment_s'
                Info: Total cell delay = 1.628 ns ( 56.94 % )
                Info: Total interconnect delay = 1.231 ns ( 43.06 % )
        Info: - Micro clock to output delay of source is 0.277 ns
        Info: + Micro hold delay of destination is 0.286 ns
Info: tsu for register "btn_0_s" (data pin = "button_1_1", clock pin = "clk_i") is 4.928 ns
    Info: + Longest pin to register delay is 7.829 ns
        Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_R22; Fanout = 1; PIN Node = 'button_1_1'
        Info: 2: + IC(6.692 ns) + CELL(0.177 ns) = 7.733 ns; Loc. = LCCOMB_X11_Y23_N16; Fanout = 1; COMB Node = 'btn_0_s~2'
        Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 7.829 ns; Loc. = LCFF_X11_Y23_N17; Fanout = 2; REG Node = 'btn_0_s'
        Info: Total cell delay = 1.137 ns ( 14.52 % )
        Info: Total interconnect delay = 6.692 ns ( 85.48 % )
    Info: + Micro setup delay of destination is -0.038 ns
    Info: - Shortest clock path from clock "clk_i" to destination register is 2.863 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 2; CLK Node = 'clk_i'
        Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G2; Fanout = 21; COMB Node = 'clk_i~clkctrl'
        Info: 3: + IC(0.997 ns) + CELL(0.602 ns) = 2.863 ns; Loc. = LCFF_X11_Y23_N17; Fanout = 2; REG Node = 'btn_0_s'
        Info: Total cell delay = 1.628 ns ( 56.86 % )
        Info: Total interconnect delay = 1.235 ns ( 43.14 % )
Info: tco from clock "clk_i" to destination pin "SS_Pin[2][2]" through register "Seven_Segment:\Indicator:2:SS_Display|lpm_shiftreg:Data_Reg|dffs[2]" is 8.980 ns
    Info: + Longest clock path from clock "clk_i" to source register is 2.864 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 2; CLK Node = 'clk_i'
        Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G2; Fanout = 21; COMB Node = 'clk_i~clkctrl'
        Info: 3: + IC(0.998 ns) + CELL(0.602 ns) = 2.864 ns; Loc. = LCFF_X13_Y23_N27; Fanout = 7; REG Node = 'Seven_Segment:\Indicator:2:SS_Display|lpm_shiftreg:Data_Reg|dffs[2]'
        Info: Total cell delay = 1.628 ns ( 56.84 % )
        Info: Total interconnect delay = 1.236 ns ( 43.16 % )
    Info: + Micro clock to output delay of source is 0.277 ns
    Info: + Longest register to pin delay is 5.839 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X13_Y23_N27; Fanout = 7; REG Node = 'Seven_Segment:\Indicator:2:SS_Display|lpm_shiftreg:Data_Reg|dffs[2]'
        Info: 2: + IC(0.900 ns) + CELL(0.513 ns) = 1.413 ns; Loc. = LCCOMB_X13_Y23_N10; Fanout = 1; COMB Node = 'Seven_Segment:\Indicator:2:SS_Display|Segment[2]'
        Info: 3: + IC(1.566 ns) + CELL(2.860 ns) = 5.839 ns; Loc. = PIN_C2; Fanout = 0; PIN Node = 'SS_Pin[2][2]'
        Info: Total cell delay = 3.373 ns ( 57.77 % )
        Info: Total interconnect delay = 2.466 ns ( 42.23 % )
Info: th for register "switch_s" (data pin = "switch_1_1", clock pin = "clk_i") is -0.434 ns
    Info: + Longest clock path from clock "clk_i" to destination register is 2.859 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 2; CLK Node = 'clk_i'
        Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G2; Fanout = 21; COMB Node = 'clk_i~clkctrl'
        Info: 3: + IC(0.993 ns) + CELL(0.602 ns) = 2.859 ns; Loc. = LCFF_X11_Y22_N27; Fanout = 2; REG Node = 'switch_s'
        Info: Total cell delay = 1.628 ns ( 56.94 % )
        Info: Total interconnect delay = 1.231 ns ( 43.06 % )
    Info: + Micro hold delay of destination is 0.286 ns
    Info: - Shortest pin to register delay is 3.579 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L22; Fanout = 1; PIN Node = 'switch_1_1'
        Info: 2: + IC(2.140 ns) + CELL(0.413 ns) = 3.579 ns; Loc. = LCFF_X11_Y22_N27; Fanout = 2; REG Node = 'switch_s'
        Info: Total cell delay = 1.439 ns ( 40.21 % )
        Info: Total interconnect delay = 2.140 ns ( 59.79 % )
Info: All timing requirements were met for slow timing model timing analysis. See Report window for more details.
Info: Parallel compilation was enabled but no parallel operations were performed
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 201 megabytes
    Info: Processing ended: Sun Dec 12 20:52:39 2021
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


