Microchip MPLAB XC8 Compiler V2.31

Linker command line:

-W-3 --edf=C:\Program Files\Microchip\xc8\v2.31\pic\dat\en_msgs.txt -cn \
  -h+dist/default/production\Lab3_Maestro.X.production.sym \
  --cmf=dist/default/production\Lab3_Maestro.X.production.cmf -z -Q16F887 \
  -oC:\Users\ANDYBO~1\AppData\Local\Temp\sm9s.2 --defsym=__MPLAB_BUILD=1 \
  -Mdist/default/production/Lab3_Maestro.X.production.map -E1 \
  -ver=XC8 Compiler --acfsm=1493 -ASTACK=0110h-016Fh -pstack=STACK \
  -ACODE=00h-07FFhx4 -ASTRCODE=00h-01FFFh -ASTRING=00h-0FFhx32 \
  -ACONST=00h-0FFhx32 -AENTRY=00h-0FFhx32 -ACOMMON=070h-07Fh \
  -ABANK0=020h-06Fh -ABANK1=0A0h-0EFh -ABANK2=0110h-016Fh \
  -ABANK3=0190h-01EFh -ARAM=020h-06Fh,0A0h-0EFh,0110h-016Fh,0190h-01EFh \
  -AABS1=020h-07Fh,0A0h-0EFh,0110h-016Fh,0190h-01EFh -ASFR0=00h-01Fh \
  -ASFR1=080h-09Fh -ASFR2=0100h-010Fh -ASFR3=0180h-018Fh \
  -ACONFIG=02007h-02008h -DCONFIG=2 -AIDLOC=02000h-02003h -DIDLOC=2 \
  -AEEDATA=00h-0FFh/02100h -peeprom_data=EEDATA -DEEDATA=2 -DCODE=2 \
  -DSTRCODE=2 -DSTRING=2 -DCONST=2 -DENTRY=2 \
  -preset_vec=00h,intentry=04h,init,end_init -ppowerup=CODE -pcinit=CODE \
  -pfunctab=ENTRY -k C:\Users\ANDYBO~1\AppData\Local\Temp\sm9s.o \
  dist/default/production\Lab3_Maestro.X.production.o 

Object code version is 3.11

Machine type is 16F887



                Name                               Link     Load   Length Selector   Space Scale
C:\Users\ANDYBO~1\AppData\Local\Temp\sm9s.o
                end_init                              C        C        3        8       0
                reset_vec                             0        0        3        0       0
                config                             2007     2007        2        0       4
dist/default/production\Lab3_Maestro.X.production.o
                cinit                                 F        F        8        8       0
                intentry                              4        4        8        8       0
                config                             2007     2007        2        0       4
                text8                                DB       DB       18        8       0
                text7                                A4       A4       37        8       0
                text6                                F3       F3       16        8       0
                text5                               109      109        E        8       0
                text4                                68       68       3C        8       0
                text3                               120      120        7        8       0
                text2                               117      117        9        8       0
                text1                               127      127        6        8       0
                maintext                             17       17       51        8       0
                cstackBANK0                          20       20        2       20       1
                cstackCOMMON                         70       70        7       70       1
                bssCOMMON                            77       77        4       70       1

TOTAL           Name                               Link     Load   Length     Space
        CLASS   STACK          

        CLASS   CODE           
                end_init                              C        C        3         0
                cinit                                 F        F        8         0
                intentry                              4        4        8         0
                reset_vec                             0        0        3         0
                text8                                DB       DB       18         0
                text7                                A4       A4       37         0
                text6                                F3       F3       16         0
                text5                               109      109        E         0
                text4                                68       68       3C         0
                text3                               120      120        7         0
                text2                               117      117        9         0
                text1                               127      127        6         0
                maintext                             17       17       51         0

        CLASS   STRCODE        

        CLASS   STRING         

        CLASS   CONST          

        CLASS   ENTRY          

        CLASS   COMMON         
                cstackCOMMON                         70       70        7         1
                bssCOMMON                            77       77        4         1

        CLASS   BANK0          
                cstackBANK0                          20       20        2         1

        CLASS   BANK1          

        CLASS   BANK2          

        CLASS   BANK3          

        CLASS   RAM            

        CLASS   ABS1           
                abs_s1                               7E       7E        2         1

        CLASS   SFR0           

        CLASS   SFR1           

        CLASS   SFR2           

        CLASS   SFR3           

        CLASS   CONFIG         
                config                             2007     2007        2         4

        CLASS   IDLOC          

        CLASS   EEDATA         



SEGMENTS        Name                           Load    Length   Top    Selector   Space  Class     Delta

                reset_vec                      000000  000003  000003         0       0  CODE        2
                intentry                       000004  000129  00012D         8       0  CODE        2
                cstackBANK0                    000020  000002  000022        20       1  BANK0       1
                cstackCOMMON                   000070  00000B  00007B        70       1  COMMON      1


UNUSED ADDRESS RANGES

        Name                Unused          Largest block    Delta
        BANK0            0022-006F             4E           1
        BANK1            00A0-00EF             50           1
        BANK2            0110-016F             60           1
        BANK3            0190-01EF             60           1
        CODE             0003-0003              1           2
                         012D-1FFF            800
        COMMON           007B-007D              3           1
        CONST            0003-0003              1           2
                         012D-1FFF            100
        EEDATA           2100-21FF            100           2
        ENTRY            0003-0003              1           2
                         012D-1FFF            100
        IDLOC            2000-2003              4           2
        RAM              0022-006F             4E           1
                         00A0-00EF             50
                         0110-016F             60
                         0190-01EF             60
        SFR0             0000-001F             20           1
        SFR1             0080-009F             20           1
        SFR2             0100-010F             10           1
        SFR3             0180-018F             10           1
        STACK            0110-016F             60           1
        STRCODE          0003-0003              1           2
                         012D-1FFF           1ED3
        STRING           0003-0003              1           2
                         012D-1FFF            100

                                  Symbol Table

_ADCON0bits              (abs)        001F
_ADCON1bits              (abs)        009F
_ANSEL                   (abs)        0188
_ANSELH                  (abs)        0189
_BAUDCTLbits             (abs)        0187
_INTCONbits              (abs)        000B
_OPTION_REGbits          (abs)        0081
_OSCCONbits              (abs)        008F
_PIE1bits                (abs)        008C
_PIR1bits                (abs)        000C
_PORTB                   (abs)        0006
_PORTCbits               (abs)        0007
_PORTD                   (abs)        0008
_RCSTAbits               (abs)        0018
_SPBRG                   (abs)        0099
_SPBRGH                  (abs)        009A
_SSPBUF                  (abs)        0013
_SSPCON                  (abs)        0014
_SSPSTAT                 (abs)        0094
_SSPSTATbits             (abs)        0094
_TMR0                    (abs)        0001
_TRISB                   (abs)        0086
_TRISC3                  (abs)        043B
_TRISCbits               (abs)        0087
_TRISD                   (abs)        0088
_TXIF                    (abs)        0064
_TXREG                   (abs)        0019
__Habs1                  abs1         0000
__Hbank0                 bank0        0000
__Hbank1                 bank1        0000
__Hbank2                 bank2        0000
__Hbank3                 bank3        0000
__HbssCOMMON             bssCOMMON    0000
__Hcinit                 cinit        0017
__Hclrtext               clrtext      0000
__Hcode                  code         0000
__Hcommon                common       0000
__Hconfig                config       2009
__HcstackBANK0           cstackBANK0  0000
__HcstackCOMMON          cstackCOMMON 0000
__Heeprom_data           eeprom_data  0000
__Hend_init              end_init     000F
__Hfunctab               functab      0000
__Hinit                  init         000C
__Hintentry              intentry     000C
__Hmaintext              maintext     0000
__Hpowerup               powerup      0000
__Hram                   ram          0000
__Hreset_vec             reset_vec    0003
__Hsfr0                  sfr0         0000
__Hsfr1                  sfr1         0000
__Hsfr2                  sfr2         0000
__Hsfr3                  sfr3         0000
__Hspace_0               (abs)        012D
__Hspace_1               (abs)        007B
__Hspace_2               (abs)        0000
__Hspace_3               (abs)        0000
__Hspace_4               (abs)        4010
__Hstack                 stack        0000
__Hstrings               strings      0000
__Htext                  text         0000
__Labs1                  abs1         0000
__Lbank0                 bank0        0000
__Lbank1                 bank1        0000
__Lbank2                 bank2        0000
__Lbank3                 bank3        0000
__LbssCOMMON             bssCOMMON    0000
__Lcinit                 cinit        000F
__Lclrtext               clrtext      0000
__Lcode                  code         0000
__Lcommon                common       0000
__Lconfig                config       0000
__LcstackBANK0           cstackBANK0  0000
__LcstackCOMMON          cstackCOMMON 0000
__Leeprom_data           eeprom_data  0000
__Lend_init              end_init     000C
__Lfunctab               functab      0000
__Linit                  init         000C
__Lintentry              intentry     0004
__Lmaintext              maintext     0000
__Lpowerup               powerup      0000
__Lram                   ram          0000
__Lreset_vec             reset_vec    0000
__Lsfr0                  sfr0         0000
__Lsfr1                  sfr1         0000
__Lsfr2                  sfr2         0000
__Lsfr3                  sfr3         0000
__Lspace_0               (abs)        0000
__Lspace_1               (abs)        0000
__Lspace_2               (abs)        0000
__Lspace_3               (abs)        0000
__Lspace_4               (abs)        0000
__Lstack                 stack        0000
__Lstrings               strings      0000
__Ltext                  text         0000
__S0                     (abs)        012D
__S1                     (abs)        007B
__S2                     (abs)        0000
__S3                     (abs)        0000
___int_sp                stack        0000
___latbits               (abs)        0002
___sp                    stack        0000
___stackhi               (abs)        0000
___stacklo               (abs)        0000
__end_of__initialization cinit        0013
__end_of_isr             text8        00F3
__end_of_main            maintext     0068
__end_of_osc_config      text7        00DB
__end_of_setup           text4        00A4
__end_of_spiInit         text6        0109
__end_of_spiRead         text2        0120
__end_of_spiReceiveWait  text3        0127
__end_of_spiWrite        text1        012D
__end_of_uart_config     text5        0117
__initialization         cinit        000F
__pbssCOMMON             bssCOMMON    0077
__pcstackBANK0           cstackBANK0  0020
__pcstackCOMMON          cstackCOMMON 0070
__pintentry              intentry     0004
__pmaintext              maintext     0017
__ptext1                 text1        0127
__ptext2                 text2        0117
__ptext3                 text3        0120
__ptext4                 text4        0068
__ptext5                 text5        0109
__ptext6                 text6        00F3
__ptext7                 text7        00A4
__ptext8                 text8        00DB
__size_of_isr            (abs)        0000
__size_of_main           (abs)        0000
__size_of_osc_config     (abs)        0000
__size_of_setup          (abs)        0000
__size_of_spiInit        (abs)        0000
__size_of_spiRead        (abs)        0000
__size_of_spiReceiveWait (abs)        0000
__size_of_spiWrite       (abs)        0000
__size_of_uart_config    (abs)        0000
_cuenta1_timer0          bssCOMMON    007A
_cuenta2_timer0          bssCOMMON    0079
_isr                     text8        00DB
_main                    maintext     0017
_osc_config              text7        00A4
_setup                   text4        0068
_spiInit                 text6        00F3
_spiRead                 text2        0117
_spiReceiveWait          text3        0120
_spiWrite                text1        0127
_uart_config             text5        0109
_uart_recibido1          bssCOMMON    0078
_uart_recibido2          bssCOMMON    0077
btemp                    (abs)        007E
end_of_initialization    cinit        0013
interrupt_function       intentry     0004
intlevel0                functab      0000
intlevel1                functab      0000
intlevel2                functab      0000
intlevel3                functab      0000
intlevel4                functab      0000
intlevel5                functab      0000
osc_config@freq          cstackCOMMON 0075
reset_vec                reset_vec    0000
saved_w                  (abs)        007E
spiInit@sClockIdle       cstackCOMMON 0074
spiInit@sDataSample      cstackCOMMON 0073
spiInit@sTransmitEdge    cstackCOMMON 0075
spiInit@sType            cstackCOMMON 0076
spiWrite@dat             cstackCOMMON 0073
start                    init         000C
start_initialization     cinit        000F
wtemp0                   (abs)        007E


FUNCTION INFORMATION:

 *************** function _main *****************
 Defined at:
		line 77 in file "Main_maestro.c"
 Parameters:    Size  Location     Type
		None
 Auto vars:     Size  Location     Type
		None
 Return value:  Size  Location     Type
                  1    wreg      void 
 Registers used:
		wreg, fsr0l, fsr0h, status,2, status,0, pclath, cstack
 Tracked objects:
		On entry : 
		On exit  : 
		Unchanged: 
 Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
      Params:         0       0       0       0       0
      Locals:         0       0       0       0       0
      Temps:          0       2       0       0       0
      Totals:         0       2       0       0       0
Total ram usage:        2 bytes
 Hardware stack levels required when called:    3
 This function calls:
		_setup
		_spiRead
		_spiWrite
 This function is called by:
		Startup code after reset
 This function uses a non-reentrant model


 *************** function _spiWrite *****************
 Defined at:
		line 43 in file "C:/Users/Andy Bonilla/Documents/GitHub/ED2/Lab3_ED2/Lab3_Maestro.X/SPI_config.c"
 Parameters:    Size  Location     Type
  dat             1    wreg     unsigned char 
 Auto vars:     Size  Location     Type
  dat             1    3[COMMON] unsigned char 
 Return value:  Size  Location     Type
                  1    wreg      void 
 Registers used:
		wreg
 Tracked objects:
		On entry : 
		On exit  : 
		Unchanged: 
 Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
      Params:         0       0       0       0       0
      Locals:         1       0       0       0       0
      Temps:          0       0       0       0       0
      Totals:         1       0       0       0       0
Total ram usage:        1 bytes
 Hardware stack levels used:    1
 Hardware stack levels required when called:    1
 This function calls:
		Nothing
 This function is called by:
		_main
 This function uses a non-reentrant model


 *************** function _spiRead *****************
 Defined at:
		line 56 in file "C:/Users/Andy Bonilla/Documents/GitHub/ED2/Lab3_ED2/Lab3_Maestro.X/SPI_config.c"
 Parameters:    Size  Location     Type
		None
 Auto vars:     Size  Location     Type
		None
 Return value:  Size  Location     Type
                  1    wreg      unsigned char 
 Registers used:
		wreg, status,2, status,0, pclath, cstack
 Tracked objects:
		On entry : 
		On exit  : 
		Unchanged: 
 Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
      Params:         0       0       0       0       0
      Locals:         0       0       0       0       0
      Temps:          0       0       0       0       0
      Totals:         0       0       0       0       0
Total ram usage:        0 bytes
 Hardware stack levels used:    1
 Hardware stack levels required when called:    2
 This function calls:
		_spiReceiveWait
 This function is called by:
		_main
 This function uses a non-reentrant model


 *************** function _spiReceiveWait *****************
 Defined at:
		line 38 in file "C:/Users/Andy Bonilla/Documents/GitHub/ED2/Lab3_ED2/Lab3_Maestro.X/SPI_config.c"
 Parameters:    Size  Location     Type
		None
 Auto vars:     Size  Location     Type
		None
 Return value:  Size  Location     Type
                  1    wreg      void 
 Registers used:
		None
 Tracked objects:
		On entry : 
		On exit  : 
		Unchanged: 
 Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
      Params:         0       0       0       0       0
      Locals:         0       0       0       0       0
      Temps:          0       0       0       0       0
      Totals:         0       0       0       0       0
Total ram usage:        0 bytes
 Hardware stack levels used:    1
 Hardware stack levels required when called:    1
 This function calls:
		Nothing
 This function is called by:
		_spiRead
 This function uses a non-reentrant model


 *************** function _setup *****************
 Defined at:
		line 122 in file "Main_maestro.c"
 Parameters:    Size  Location     Type
		None
 Auto vars:     Size  Location     Type
		None
 Return value:  Size  Location     Type
                  1    wreg      void 
 Registers used:
		wreg, fsr0l, fsr0h, status,2, status,0, pclath, cstack
 Tracked objects:
		On entry : 
		On exit  : 
		Unchanged: 
 Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
      Params:         0       0       0       0       0
      Locals:         0       0       0       0       0
      Temps:          0       0       0       0       0
      Totals:         0       0       0       0       0
Total ram usage:        0 bytes
 Hardware stack levels used:    1
 Hardware stack levels required when called:    2
 This function calls:
		_osc_config
		_spiInit
		_uart_config
 This function is called by:
		_main
 This function uses a non-reentrant model


 *************** function _uart_config *****************
 Defined at:
		line 19 in file "C:/Users/Andy Bonilla/Documents/GitHub/ED2/Lab2.1_ED2/lab2.1_ED2.X/UART_CONFIG.c"
 Parameters:    Size  Location     Type
		None
 Auto vars:     Size  Location     Type
		None
 Return value:  Size  Location     Type
                  1    wreg      void 
 Registers used:
		wreg, status,2
 Tracked objects:
		On entry : 
		On exit  : 
		Unchanged: 
 Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
      Params:         0       0       0       0       0
      Locals:         0       0       0       0       0
      Temps:          0       0       0       0       0
      Totals:         0       0       0       0       0
Total ram usage:        0 bytes
 Hardware stack levels used:    1
 Hardware stack levels required when called:    1
 This function calls:
		Nothing
 This function is called by:
		_setup
 This function uses a non-reentrant model


 *************** function _spiInit *****************
 Defined at:
		line 21 in file "C:/Users/Andy Bonilla/Documents/GitHub/ED2/Lab3_ED2/Lab3_Maestro.X/SPI_config.c"
 Parameters:    Size  Location     Type
  sType           1    wreg     enum E1292
  sDataSample     1    3[COMMON] enum E1300
  sClockIdle      1    4[COMMON] enum E1304
  sTransmitEdg    1    5[COMMON] enum E1308
 Auto vars:     Size  Location     Type
  sType           1    6[COMMON] enum E1292
 Return value:  Size  Location     Type
                  1    wreg      void 
 Registers used:
		wreg, status,2, status,0
 Tracked objects:
		On entry : 
		On exit  : 
		Unchanged: 
 Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
      Params:         3       0       0       0       0
      Locals:         1       0       0       0       0
      Temps:          0       0       0       0       0
      Totals:         4       0       0       0       0
Total ram usage:        4 bytes
 Hardware stack levels used:    1
 Hardware stack levels required when called:    1
 This function calls:
		Nothing
 This function is called by:
		_setup
 This function uses a non-reentrant model


 *************** function _osc_config *****************
 Defined at:
		line 16 in file "C:/Users/Andy Bonilla/Documents/GitHub/ED2/Lab3_ED2/Lab3_Maestro.X/Osc_config.c"
 Parameters:    Size  Location     Type
  freq            1    wreg     unsigned char 
 Auto vars:     Size  Location     Type
  freq            1    5[COMMON] unsigned char 
 Return value:  Size  Location     Type
                  1    wreg      void 
 Registers used:
		wreg, fsr0l, fsr0h, status,2, status,0
 Tracked objects:
		On entry : 
		On exit  : 
		Unchanged: 
 Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
      Params:         0       0       0       0       0
      Locals:         1       0       0       0       0
      Temps:          2       0       0       0       0
      Totals:         3       0       0       0       0
Total ram usage:        3 bytes
 Hardware stack levels used:    1
 Hardware stack levels required when called:    1
 This function calls:
		Nothing
 This function is called by:
		_setup
 This function uses a non-reentrant model


 *************** function _isr *****************
 Defined at:
		line 62 in file "Main_maestro.c"
 Parameters:    Size  Location     Type
		None
 Auto vars:     Size  Location     Type
		None
 Return value:  Size  Location     Type
                  1    wreg      void 
 Registers used:
		wreg, status,2, status,0
 Tracked objects:
		On entry : 
		On exit  : 
		Unchanged: 
 Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
      Params:         0       0       0       0       0
      Locals:         0       0       0       0       0
      Temps:          3       0       0       0       0
      Totals:         3       0       0       0       0
Total ram usage:        3 bytes
 Hardware stack levels used:    1
 This function calls:
		Nothing
 This function is called by:
		Interrupt level 1
 This function uses a non-reentrant model



MODULE INFORMATION

Module		Function		Class		Link	Load	Size
C:/Users/Andy Bonilla/Documents/GitHub/ED2/Lab3_ED2/Lab3_Maestro.X/SPI_config.c
		_spiWrite      		CODE           	0127	0000	6
		_spiInit       		CODE           	00F3	0000	22
		_spiReceiveWait		CODE           	0120	0000	7
		_spiRead       		CODE           	0117	0000	9

C:/Users/Andy Bonilla/Documents/GitHub/ED2/Lab3_ED2/Lab3_Maestro.X/SPI_config.c estimated size: 44

shared
		__initialization		CODE           	000F	0000	4

shared estimated size: 4

C:/Users/Andy Bonilla/Documents/GitHub/ED2/Lab3_ED2/Lab3_Maestro.X/Osc_config.c
		_osc_config    		CODE           	00A4	0000	55

C:/Users/Andy Bonilla/Documents/GitHub/ED2/Lab3_ED2/Lab3_Maestro.X/Osc_config.c estimated size: 55

Main_maestro.c
		_main          		CODE           	0017	0000	81
		_isr           		CODE           	00DB	0000	24
		_setup         		CODE           	0068	0000	60

Main_maestro.c estimated size: 165

C:/Users/Andy Bonilla/Documents/GitHub/ED2/Lab2.1_ED2/lab2.1_ED2.X/UART_CONFIG.c
		_uart_config   		CODE           	0109	0000	14

C:/Users/Andy Bonilla/Documents/GitHub/ED2/Lab2.1_ED2/lab2.1_ED2.X/UART_CONFIG.c estimated size: 14

