{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1474606631458 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 178 05/31/2012 SJ Full Version " "Version 12.0 Build 178 05/31/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1474606631459 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 23 16:57:11 2016 " "Processing started: Fri Sep 23 16:57:11 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1474606631459 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1474606631459 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off testing -c testing " "Command: quartus_map --read_settings_files=on --write_settings_files=off testing -c testing" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1474606631460 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1474606632151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testing.v 1 1 " "Found 1 design units, including 1 entities, in source file testing.v" { { "Info" "ISGN_ENTITY_NAME" "1 testing " "Found entity 1: testing" {  } { { "testing.v" "" { Text "D:/testingModules/testing.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1474606632201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1474606632201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexencoder.v 1 1 " "Found 1 design units, including 1 entities, in source file hexencoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 hexEncoder " "Found entity 1: hexEncoder" {  } { { "hexEncoder.v" "" { Text "D:/testingModules/hexEncoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1474606632203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1474606632203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addern.v 1 1 " "Found 1 design units, including 1 entities, in source file addern.v" { { "Info" "ISGN_ENTITY_NAME" "1 addern " "Found entity 1: addern" {  } { { "addern.v" "" { Text "D:/testingModules/addern.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1474606632205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1474606632205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subtract.v 1 1 " "Found 1 design units, including 1 entities, in source file subtract.v" { { "Info" "ISGN_ENTITY_NAME" "1 subtract " "Found entity 1: subtract" {  } { { "subtract.v" "" { Text "D:/testingModules/subtract.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1474606632207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1474606632207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd2bin.v 1 1 " "Found 1 design units, including 1 entities, in source file bcd2bin.v" { { "Info" "ISGN_ENTITY_NAME" "1 bcd2bin " "Found entity 1: bcd2bin" {  } { { "bcd2bin.v" "" { Text "D:/testingModules/bcd2bin.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1474606632210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1474606632210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin2bcd.v 1 1 " "Found 1 design units, including 1 entities, in source file bin2bcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 bin2bcd " "Found entity 1: bin2bcd" {  } { { "bin2bcd.v" "" { Text "D:/testingModules/bin2bcd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1474606632212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1474606632212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_div.v 1 1 " "Found 1 design units, including 1 entities, in source file clk_div.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_div " "Found entity 1: clk_div" {  } { { "clk_div.v" "" { Text "D:/testingModules/clk_div.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1474606632214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1474606632214 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "testing " "Elaborating entity \"testing\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1474606632240 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR testing.v(4) " "Output port \"LEDR\" at testing.v(4) has no driver" {  } { { "testing.v" "" { Text "D:/testingModules/testing.v" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1474606632242 "|testing"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd2bin bcd2bin:b1 " "Elaborating entity \"bcd2bin\" for hierarchy \"bcd2bin:b1\"" {  } { { "testing.v" "b1" { Text "D:/testingModules/testing.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1474606632253 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "bcdIn bcd2bin.v(11) " "Verilog HDL Always Construct warning at bcd2bin.v(11): variable \"bcdIn\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "bcd2bin.v" "" { Text "D:/testingModules/bcd2bin.v" 11 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1474606632255 "|testing|bcd2bin:b1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 bcd2bin.v(12) " "Verilog HDL assignment warning at bcd2bin.v(12): truncated value with size 32 to match size of target (9)" {  } { { "bcd2bin.v" "" { Text "D:/testingModules/bcd2bin.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1474606632255 "|testing|bcd2bin:b1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 bcd2bin.v(13) " "Verilog HDL assignment warning at bcd2bin.v(13): truncated value with size 32 to match size of target (9)" {  } { { "bcd2bin.v" "" { Text "D:/testingModules/bcd2bin.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1474606632256 "|testing|bcd2bin:b1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 bcd2bin.v(14) " "Verilog HDL assignment warning at bcd2bin.v(14): truncated value with size 32 to match size of target (9)" {  } { { "bcd2bin.v" "" { Text "D:/testingModules/bcd2bin.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1474606632256 "|testing|bcd2bin:b1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 bcd2bin.v(15) " "Verilog HDL assignment warning at bcd2bin.v(15): truncated value with size 32 to match size of target (9)" {  } { { "bcd2bin.v" "" { Text "D:/testingModules/bcd2bin.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1474606632256 "|testing|bcd2bin:b1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 bcd2bin.v(16) " "Verilog HDL assignment warning at bcd2bin.v(16): truncated value with size 32 to match size of target (9)" {  } { { "bcd2bin.v" "" { Text "D:/testingModules/bcd2bin.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1474606632256 "|testing|bcd2bin:b1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 bcd2bin.v(17) " "Verilog HDL assignment warning at bcd2bin.v(17): truncated value with size 32 to match size of target (9)" {  } { { "bcd2bin.v" "" { Text "D:/testingModules/bcd2bin.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1474606632256 "|testing|bcd2bin:b1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 bcd2bin.v(18) " "Verilog HDL assignment warning at bcd2bin.v(18): truncated value with size 32 to match size of target (9)" {  } { { "bcd2bin.v" "" { Text "D:/testingModules/bcd2bin.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1474606632256 "|testing|bcd2bin:b1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 bcd2bin.v(19) " "Verilog HDL assignment warning at bcd2bin.v(19): truncated value with size 32 to match size of target (9)" {  } { { "bcd2bin.v" "" { Text "D:/testingModules/bcd2bin.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1474606632256 "|testing|bcd2bin:b1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 bcd2bin.v(20) " "Verilog HDL assignment warning at bcd2bin.v(20): truncated value with size 32 to match size of target (9)" {  } { { "bcd2bin.v" "" { Text "D:/testingModules/bcd2bin.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1474606632256 "|testing|bcd2bin:b1"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "bcd2bin.v(11) " "Verilog HDL Case Statement warning at bcd2bin.v(11): incomplete case statement has no default case item" {  } { { "bcd2bin.v" "" { Text "D:/testingModules/bcd2bin.v" 11 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1 1474606632256 "|testing|bcd2bin:b1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "bcdIn bcd2bin.v(23) " "Verilog HDL Always Construct warning at bcd2bin.v(23): variable \"bcdIn\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "bcd2bin.v" "" { Text "D:/testingModules/bcd2bin.v" 23 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1474606632256 "|testing|bcd2bin:b1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 bcd2bin.v(24) " "Verilog HDL assignment warning at bcd2bin.v(24): truncated value with size 32 to match size of target (9)" {  } { { "bcd2bin.v" "" { Text "D:/testingModules/bcd2bin.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1474606632256 "|testing|bcd2bin:b1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 bcd2bin.v(25) " "Verilog HDL assignment warning at bcd2bin.v(25): truncated value with size 32 to match size of target (9)" {  } { { "bcd2bin.v" "" { Text "D:/testingModules/bcd2bin.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1474606632256 "|testing|bcd2bin:b1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 bcd2bin.v(26) " "Verilog HDL assignment warning at bcd2bin.v(26): truncated value with size 32 to match size of target (9)" {  } { { "bcd2bin.v" "" { Text "D:/testingModules/bcd2bin.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1474606632256 "|testing|bcd2bin:b1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 bcd2bin.v(27) " "Verilog HDL assignment warning at bcd2bin.v(27): truncated value with size 32 to match size of target (9)" {  } { { "bcd2bin.v" "" { Text "D:/testingModules/bcd2bin.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1474606632256 "|testing|bcd2bin:b1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 bcd2bin.v(28) " "Verilog HDL assignment warning at bcd2bin.v(28): truncated value with size 32 to match size of target (9)" {  } { { "bcd2bin.v" "" { Text "D:/testingModules/bcd2bin.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1474606632256 "|testing|bcd2bin:b1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 bcd2bin.v(29) " "Verilog HDL assignment warning at bcd2bin.v(29): truncated value with size 32 to match size of target (9)" {  } { { "bcd2bin.v" "" { Text "D:/testingModules/bcd2bin.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1474606632256 "|testing|bcd2bin:b1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 bcd2bin.v(30) " "Verilog HDL assignment warning at bcd2bin.v(30): truncated value with size 32 to match size of target (9)" {  } { { "bcd2bin.v" "" { Text "D:/testingModules/bcd2bin.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1474606632256 "|testing|bcd2bin:b1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 bcd2bin.v(31) " "Verilog HDL assignment warning at bcd2bin.v(31): truncated value with size 32 to match size of target (9)" {  } { { "bcd2bin.v" "" { Text "D:/testingModules/bcd2bin.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1474606632256 "|testing|bcd2bin:b1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 bcd2bin.v(32) " "Verilog HDL assignment warning at bcd2bin.v(32): truncated value with size 32 to match size of target (9)" {  } { { "bcd2bin.v" "" { Text "D:/testingModules/bcd2bin.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1474606632256 "|testing|bcd2bin:b1"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "bcd2bin.v(23) " "Verilog HDL Case Statement warning at bcd2bin.v(23): incomplete case statement has no default case item" {  } { { "bcd2bin.v" "" { Text "D:/testingModules/bcd2bin.v" 23 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1 1474606632256 "|testing|bcd2bin:b1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "bcdIn bcd2bin.v(34) " "Verilog HDL Always Construct warning at bcd2bin.v(34): variable \"bcdIn\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "bcd2bin.v" "" { Text "D:/testingModules/bcd2bin.v" 34 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1474606632256 "|testing|bcd2bin:b1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addern addern:a1 " "Elaborating entity \"addern\" for hierarchy \"addern:a1\"" {  } { { "testing.v" "a1" { Text "D:/testingModules/testing.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1474606632258 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "minEn addern.v(32) " "Verilog HDL Always Construct warning at addern.v(32): variable \"minEn\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "addern.v" "" { Text "D:/testingModules/addern.v" 32 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1474606632259 "|testing|addern:a1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin2bcd bin2bcd:b3 " "Elaborating entity \"bin2bcd\" for hierarchy \"bin2bcd:b3\"" {  } { { "testing.v" "b3" { Text "D:/testingModules/testing.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1474606632260 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bin2bcd.v(14) " "Verilog HDL assignment warning at bin2bcd.v(14): truncated value with size 32 to match size of target (4)" {  } { { "bin2bcd.v" "" { Text "D:/testingModules/bin2bcd.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1474606632261 "|testing|bin2bcd:b3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bin2bcd.v(16) " "Verilog HDL assignment warning at bin2bcd.v(16): truncated value with size 32 to match size of target (4)" {  } { { "bin2bcd.v" "" { Text "D:/testingModules/bin2bcd.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1474606632261 "|testing|bin2bcd:b3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hexEncoder hexEncoder:H0 " "Elaborating entity \"hexEncoder\" for hierarchy \"hexEncoder:H0\"" {  } { { "testing.v" "H0" { Text "D:/testingModules/testing.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1474606632263 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "hexEncoder.v(8) " "Verilog HDL Case Statement warning at hexEncoder.v(8): incomplete case statement has no default case item" {  } { { "hexEncoder.v" "" { Text "D:/testingModules/hexEncoder.v" 8 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1 1474606632264 "|testing|hexEncoder:H0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "HEX hexEncoder.v(7) " "Verilog HDL Always Construct warning at hexEncoder.v(7): inferring latch(es) for variable \"HEX\", which holds its previous value in one or more paths through the always construct" {  } { { "hexEncoder.v" "" { Text "D:/testingModules/hexEncoder.v" 7 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1474606632264 "|testing|hexEncoder:H0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX\[0\] hexEncoder.v(7) " "Inferred latch for \"HEX\[0\]\" at hexEncoder.v(7)" {  } { { "hexEncoder.v" "" { Text "D:/testingModules/hexEncoder.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1474606632264 "|testing|hexEncoder:H0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX\[1\] hexEncoder.v(7) " "Inferred latch for \"HEX\[1\]\" at hexEncoder.v(7)" {  } { { "hexEncoder.v" "" { Text "D:/testingModules/hexEncoder.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1474606632264 "|testing|hexEncoder:H0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX\[2\] hexEncoder.v(7) " "Inferred latch for \"HEX\[2\]\" at hexEncoder.v(7)" {  } { { "hexEncoder.v" "" { Text "D:/testingModules/hexEncoder.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1474606632264 "|testing|hexEncoder:H0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX\[3\] hexEncoder.v(7) " "Inferred latch for \"HEX\[3\]\" at hexEncoder.v(7)" {  } { { "hexEncoder.v" "" { Text "D:/testingModules/hexEncoder.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1474606632264 "|testing|hexEncoder:H0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX\[4\] hexEncoder.v(7) " "Inferred latch for \"HEX\[4\]\" at hexEncoder.v(7)" {  } { { "hexEncoder.v" "" { Text "D:/testingModules/hexEncoder.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1474606632264 "|testing|hexEncoder:H0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX\[5\] hexEncoder.v(7) " "Inferred latch for \"HEX\[5\]\" at hexEncoder.v(7)" {  } { { "hexEncoder.v" "" { Text "D:/testingModules/hexEncoder.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1474606632264 "|testing|hexEncoder:H0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX\[6\] hexEncoder.v(7) " "Inferred latch for \"HEX\[6\]\" at hexEncoder.v(7)" {  } { { "hexEncoder.v" "" { Text "D:/testingModules/hexEncoder.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1474606632264 "|testing|hexEncoder:H0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_div clk_div:c1 " "Elaborating entity \"clk_div\" for hierarchy \"clk_div:c1\"" {  } { { "testing.v" "c1" { Text "D:/testingModules/testing.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1474606632269 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 clk_div.v(24) " "Verilog HDL assignment warning at clk_div.v(24): truncated value with size 32 to match size of target (26)" {  } { { "clk_div.v" "" { Text "D:/testingModules/clk_div.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1474606632270 "|testing|clk_div:c1"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "hexEncoder:H7\|HEX\[6\] " "LATCH primitive \"hexEncoder:H7\|HEX\[6\]\" is permanently enabled" {  } { { "hexEncoder.v" "" { Text "D:/testingModules/hexEncoder.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1 1474606632362 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "hexEncoder:H4\|HEX\[0\] " "LATCH primitive \"hexEncoder:H4\|HEX\[0\]\" is permanently enabled" {  } { { "hexEncoder.v" "" { Text "D:/testingModules/hexEncoder.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1 1474606632500 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "hexEncoder:H4\|HEX\[2\] " "LATCH primitive \"hexEncoder:H4\|HEX\[2\]\" is permanently enabled" {  } { { "hexEncoder.v" "" { Text "D:/testingModules/hexEncoder.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1 1474606632500 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "hexEncoder:H4\|HEX\[3\] " "LATCH primitive \"hexEncoder:H4\|HEX\[3\]\" is permanently enabled" {  } { { "hexEncoder.v" "" { Text "D:/testingModules/hexEncoder.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1 1474606632500 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "hexEncoder:H4\|HEX\[4\] " "LATCH primitive \"hexEncoder:H4\|HEX\[4\]\" is permanently enabled" {  } { { "hexEncoder.v" "" { Text "D:/testingModules/hexEncoder.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1 1474606632500 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "hexEncoder:H4\|HEX\[5\] " "LATCH primitive \"hexEncoder:H4\|HEX\[5\]\" is permanently enabled" {  } { { "hexEncoder.v" "" { Text "D:/testingModules/hexEncoder.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1 1474606632500 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "hexEncoder:H4\|HEX\[6\] " "LATCH primitive \"hexEncoder:H4\|HEX\[6\]\" is permanently enabled" {  } { { "hexEncoder.v" "" { Text "D:/testingModules/hexEncoder.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1 1474606632500 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hexEncoder:H0\|HEX\[0\] " "Latch hexEncoder:H0\|HEX\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[13\] " "Ports D and ENA on the latch are fed by the same signal SW\[13\]" {  } { { "testing.v" "" { Text "D:/testingModules/testing.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1474606632826 ""}  } { { "hexEncoder.v" "" { Text "D:/testingModules/hexEncoder.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1474606632826 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hexEncoder:H0\|HEX\[1\] " "Latch hexEncoder:H0\|HEX\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[13\] " "Ports D and ENA on the latch are fed by the same signal SW\[13\]" {  } { { "testing.v" "" { Text "D:/testingModules/testing.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1474606632827 ""}  } { { "hexEncoder.v" "" { Text "D:/testingModules/hexEncoder.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1474606632827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hexEncoder:H0\|HEX\[2\] " "Latch hexEncoder:H0\|HEX\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[13\] " "Ports D and ENA on the latch are fed by the same signal SW\[13\]" {  } { { "testing.v" "" { Text "D:/testingModules/testing.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1474606632827 ""}  } { { "hexEncoder.v" "" { Text "D:/testingModules/hexEncoder.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1474606632827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hexEncoder:H0\|HEX\[3\] " "Latch hexEncoder:H0\|HEX\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[13\] " "Ports D and ENA on the latch are fed by the same signal SW\[13\]" {  } { { "testing.v" "" { Text "D:/testingModules/testing.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1474606632827 ""}  } { { "hexEncoder.v" "" { Text "D:/testingModules/hexEncoder.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1474606632827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hexEncoder:H0\|HEX\[4\] " "Latch hexEncoder:H0\|HEX\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[13\] " "Ports D and ENA on the latch are fed by the same signal SW\[13\]" {  } { { "testing.v" "" { Text "D:/testingModules/testing.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1474606632827 ""}  } { { "hexEncoder.v" "" { Text "D:/testingModules/hexEncoder.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1474606632827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hexEncoder:H0\|HEX\[5\] " "Latch hexEncoder:H0\|HEX\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[13\] " "Ports D and ENA on the latch are fed by the same signal SW\[13\]" {  } { { "testing.v" "" { Text "D:/testingModules/testing.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1474606632827 ""}  } { { "hexEncoder.v" "" { Text "D:/testingModules/hexEncoder.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1474606632827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hexEncoder:H0\|HEX\[6\] " "Latch hexEncoder:H0\|HEX\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[13\] " "Ports D and ENA on the latch are fed by the same signal SW\[13\]" {  } { { "testing.v" "" { Text "D:/testingModules/testing.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1474606632827 ""}  } { { "hexEncoder.v" "" { Text "D:/testingModules/hexEncoder.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1474606632827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hexEncoder:H1\|HEX\[0\] " "Latch hexEncoder:H1\|HEX\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[9\] " "Ports D and ENA on the latch are fed by the same signal SW\[9\]" {  } { { "testing.v" "" { Text "D:/testingModules/testing.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1474606632828 ""}  } { { "hexEncoder.v" "" { Text "D:/testingModules/hexEncoder.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1474606632828 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hexEncoder:H1\|HEX\[1\] " "Latch hexEncoder:H1\|HEX\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[9\] " "Ports D and ENA on the latch are fed by the same signal SW\[9\]" {  } { { "testing.v" "" { Text "D:/testingModules/testing.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1474606632828 ""}  } { { "hexEncoder.v" "" { Text "D:/testingModules/hexEncoder.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1474606632828 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hexEncoder:H1\|HEX\[2\] " "Latch hexEncoder:H1\|HEX\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[9\] " "Ports D and ENA on the latch are fed by the same signal SW\[9\]" {  } { { "testing.v" "" { Text "D:/testingModules/testing.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1474606632828 ""}  } { { "hexEncoder.v" "" { Text "D:/testingModules/hexEncoder.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1474606632828 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hexEncoder:H1\|HEX\[3\] " "Latch hexEncoder:H1\|HEX\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[9\] " "Ports D and ENA on the latch are fed by the same signal SW\[9\]" {  } { { "testing.v" "" { Text "D:/testingModules/testing.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1474606632828 ""}  } { { "hexEncoder.v" "" { Text "D:/testingModules/hexEncoder.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1474606632828 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hexEncoder:H1\|HEX\[4\] " "Latch hexEncoder:H1\|HEX\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[9\] " "Ports D and ENA on the latch are fed by the same signal SW\[9\]" {  } { { "testing.v" "" { Text "D:/testingModules/testing.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1474606632828 ""}  } { { "hexEncoder.v" "" { Text "D:/testingModules/hexEncoder.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1474606632828 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hexEncoder:H1\|HEX\[5\] " "Latch hexEncoder:H1\|HEX\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[9\] " "Ports D and ENA on the latch are fed by the same signal SW\[9\]" {  } { { "testing.v" "" { Text "D:/testingModules/testing.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1474606632829 ""}  } { { "hexEncoder.v" "" { Text "D:/testingModules/hexEncoder.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1474606632829 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hexEncoder:H1\|HEX\[6\] " "Latch hexEncoder:H1\|HEX\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[9\] " "Ports D and ENA on the latch are fed by the same signal SW\[9\]" {  } { { "testing.v" "" { Text "D:/testingModules/testing.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1474606632829 ""}  } { { "hexEncoder.v" "" { Text "D:/testingModules/hexEncoder.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1474606632829 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hexEncoder:H2\|HEX\[0\] " "Latch hexEncoder:H2\|HEX\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[4\] " "Ports D and ENA on the latch are fed by the same signal SW\[4\]" {  } { { "testing.v" "" { Text "D:/testingModules/testing.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1474606632829 ""}  } { { "hexEncoder.v" "" { Text "D:/testingModules/hexEncoder.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1474606632829 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hexEncoder:H2\|HEX\[1\] " "Latch hexEncoder:H2\|HEX\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[4\] " "Ports D and ENA on the latch are fed by the same signal SW\[4\]" {  } { { "testing.v" "" { Text "D:/testingModules/testing.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1474606632829 ""}  } { { "hexEncoder.v" "" { Text "D:/testingModules/hexEncoder.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1474606632829 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hexEncoder:H2\|HEX\[2\] " "Latch hexEncoder:H2\|HEX\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[4\] " "Ports D and ENA on the latch are fed by the same signal SW\[4\]" {  } { { "testing.v" "" { Text "D:/testingModules/testing.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1474606632829 ""}  } { { "hexEncoder.v" "" { Text "D:/testingModules/hexEncoder.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1474606632829 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hexEncoder:H2\|HEX\[3\] " "Latch hexEncoder:H2\|HEX\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[4\] " "Ports D and ENA on the latch are fed by the same signal SW\[4\]" {  } { { "testing.v" "" { Text "D:/testingModules/testing.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1474606632829 ""}  } { { "hexEncoder.v" "" { Text "D:/testingModules/hexEncoder.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1474606632829 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hexEncoder:H2\|HEX\[4\] " "Latch hexEncoder:H2\|HEX\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[4\] " "Ports D and ENA on the latch are fed by the same signal SW\[4\]" {  } { { "testing.v" "" { Text "D:/testingModules/testing.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1474606632830 ""}  } { { "hexEncoder.v" "" { Text "D:/testingModules/hexEncoder.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1474606632830 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hexEncoder:H2\|HEX\[5\] " "Latch hexEncoder:H2\|HEX\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[4\] " "Ports D and ENA on the latch are fed by the same signal SW\[4\]" {  } { { "testing.v" "" { Text "D:/testingModules/testing.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1474606632830 ""}  } { { "hexEncoder.v" "" { Text "D:/testingModules/hexEncoder.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1474606632830 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hexEncoder:H2\|HEX\[6\] " "Latch hexEncoder:H2\|HEX\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[4\] " "Ports D and ENA on the latch are fed by the same signal SW\[4\]" {  } { { "testing.v" "" { Text "D:/testingModules/testing.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1474606632830 ""}  } { { "hexEncoder.v" "" { Text "D:/testingModules/hexEncoder.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1474606632830 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hexEncoder:H3\|HEX\[0\] " "Latch hexEncoder:H3\|HEX\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "testing.v" "" { Text "D:/testingModules/testing.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1474606632830 ""}  } { { "hexEncoder.v" "" { Text "D:/testingModules/hexEncoder.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1474606632830 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hexEncoder:H3\|HEX\[1\] " "Latch hexEncoder:H3\|HEX\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "testing.v" "" { Text "D:/testingModules/testing.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1474606632830 ""}  } { { "hexEncoder.v" "" { Text "D:/testingModules/hexEncoder.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1474606632830 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hexEncoder:H3\|HEX\[2\] " "Latch hexEncoder:H3\|HEX\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "testing.v" "" { Text "D:/testingModules/testing.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1474606632830 ""}  } { { "hexEncoder.v" "" { Text "D:/testingModules/hexEncoder.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1474606632830 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hexEncoder:H3\|HEX\[3\] " "Latch hexEncoder:H3\|HEX\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "testing.v" "" { Text "D:/testingModules/testing.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1474606632831 ""}  } { { "hexEncoder.v" "" { Text "D:/testingModules/hexEncoder.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1474606632831 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hexEncoder:H3\|HEX\[4\] " "Latch hexEncoder:H3\|HEX\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "testing.v" "" { Text "D:/testingModules/testing.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1474606632831 ""}  } { { "hexEncoder.v" "" { Text "D:/testingModules/hexEncoder.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1474606632831 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hexEncoder:H3\|HEX\[5\] " "Latch hexEncoder:H3\|HEX\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "testing.v" "" { Text "D:/testingModules/testing.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1474606632831 ""}  } { { "hexEncoder.v" "" { Text "D:/testingModules/hexEncoder.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1474606632831 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hexEncoder:H3\|HEX\[6\] " "Latch hexEncoder:H3\|HEX\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "testing.v" "" { Text "D:/testingModules/testing.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1474606632831 ""}  } { { "hexEncoder.v" "" { Text "D:/testingModules/hexEncoder.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1474606632831 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hexEncoder:H5\|HEX\[0\] " "Latch hexEncoder:H5\|HEX\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bin2bcd:b3\|bcdOut\[4\]~synth " "Ports D and ENA on the latch are fed by the same signal bin2bcd:b3\|bcdOut\[4\]~synth" {  } { { "bin2bcd.v" "" { Text "D:/testingModules/bin2bcd.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1474606632831 ""}  } { { "hexEncoder.v" "" { Text "D:/testingModules/hexEncoder.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1474606632831 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hexEncoder:H5\|HEX\[1\] " "Latch hexEncoder:H5\|HEX\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bin2bcd:b3\|bcdOut\[4\]~synth " "Ports D and ENA on the latch are fed by the same signal bin2bcd:b3\|bcdOut\[4\]~synth" {  } { { "bin2bcd.v" "" { Text "D:/testingModules/bin2bcd.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1474606632831 ""}  } { { "hexEncoder.v" "" { Text "D:/testingModules/hexEncoder.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1474606632831 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hexEncoder:H5\|HEX\[2\] " "Latch hexEncoder:H5\|HEX\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bin2bcd:b3\|bcdOut\[4\]~synth " "Ports D and ENA on the latch are fed by the same signal bin2bcd:b3\|bcdOut\[4\]~synth" {  } { { "bin2bcd.v" "" { Text "D:/testingModules/bin2bcd.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1474606632832 ""}  } { { "hexEncoder.v" "" { Text "D:/testingModules/hexEncoder.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1474606632832 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hexEncoder:H5\|HEX\[3\] " "Latch hexEncoder:H5\|HEX\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bin2bcd:b3\|bcdOut\[4\]~synth " "Ports D and ENA on the latch are fed by the same signal bin2bcd:b3\|bcdOut\[4\]~synth" {  } { { "bin2bcd.v" "" { Text "D:/testingModules/bin2bcd.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1474606632832 ""}  } { { "hexEncoder.v" "" { Text "D:/testingModules/hexEncoder.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1474606632832 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hexEncoder:H5\|HEX\[4\] " "Latch hexEncoder:H5\|HEX\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bin2bcd:b3\|bcdOut\[4\]~synth " "Ports D and ENA on the latch are fed by the same signal bin2bcd:b3\|bcdOut\[4\]~synth" {  } { { "bin2bcd.v" "" { Text "D:/testingModules/bin2bcd.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1474606632832 ""}  } { { "hexEncoder.v" "" { Text "D:/testingModules/hexEncoder.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1474606632832 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hexEncoder:H5\|HEX\[5\] " "Latch hexEncoder:H5\|HEX\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bin2bcd:b3\|bcdOut\[4\]~synth " "Ports D and ENA on the latch are fed by the same signal bin2bcd:b3\|bcdOut\[4\]~synth" {  } { { "bin2bcd.v" "" { Text "D:/testingModules/bin2bcd.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1474606632832 ""}  } { { "hexEncoder.v" "" { Text "D:/testingModules/hexEncoder.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1474606632832 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hexEncoder:H5\|HEX\[6\] " "Latch hexEncoder:H5\|HEX\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bin2bcd:b3\|bcdOut\[4\]~synth " "Ports D and ENA on the latch are fed by the same signal bin2bcd:b3\|bcdOut\[4\]~synth" {  } { { "bin2bcd.v" "" { Text "D:/testingModules/bin2bcd.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1474606632832 ""}  } { { "hexEncoder.v" "" { Text "D:/testingModules/hexEncoder.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1474606632832 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hexEncoder:H6\|HEX\[0\] " "Latch hexEncoder:H6\|HEX\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[8\] " "Ports D and ENA on the latch are fed by the same signal SW\[8\]" {  } { { "testing.v" "" { Text "D:/testingModules/testing.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1474606632833 ""}  } { { "hexEncoder.v" "" { Text "D:/testingModules/hexEncoder.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1474606632833 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hexEncoder:H6\|HEX\[1\] " "Latch hexEncoder:H6\|HEX\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[8\] " "Ports D and ENA on the latch are fed by the same signal SW\[8\]" {  } { { "testing.v" "" { Text "D:/testingModules/testing.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1474606632833 ""}  } { { "hexEncoder.v" "" { Text "D:/testingModules/hexEncoder.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1474606632833 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hexEncoder:H6\|HEX\[2\] " "Latch hexEncoder:H6\|HEX\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[8\] " "Ports D and ENA on the latch are fed by the same signal SW\[8\]" {  } { { "testing.v" "" { Text "D:/testingModules/testing.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1474606632833 ""}  } { { "hexEncoder.v" "" { Text "D:/testingModules/hexEncoder.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1474606632833 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hexEncoder:H6\|HEX\[3\] " "Latch hexEncoder:H6\|HEX\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[8\] " "Ports D and ENA on the latch are fed by the same signal SW\[8\]" {  } { { "testing.v" "" { Text "D:/testingModules/testing.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1474606632833 ""}  } { { "hexEncoder.v" "" { Text "D:/testingModules/hexEncoder.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1474606632833 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hexEncoder:H6\|HEX\[4\] " "Latch hexEncoder:H6\|HEX\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[8\] " "Ports D and ENA on the latch are fed by the same signal SW\[8\]" {  } { { "testing.v" "" { Text "D:/testingModules/testing.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1474606632833 ""}  } { { "hexEncoder.v" "" { Text "D:/testingModules/hexEncoder.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1474606632833 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hexEncoder:H6\|HEX\[5\] " "Latch hexEncoder:H6\|HEX\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[8\] " "Ports D and ENA on the latch are fed by the same signal SW\[8\]" {  } { { "testing.v" "" { Text "D:/testingModules/testing.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1474606632833 ""}  } { { "hexEncoder.v" "" { Text "D:/testingModules/hexEncoder.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1474606632833 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hexEncoder:H6\|HEX\[6\] " "Latch hexEncoder:H6\|HEX\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[8\] " "Ports D and ENA on the latch are fed by the same signal SW\[8\]" {  } { { "testing.v" "" { Text "D:/testingModules/testing.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1474606632834 ""}  } { { "hexEncoder.v" "" { Text "D:/testingModules/hexEncoder.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1474606632834 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] VCC " "Pin \"HEX3\[0\]\" is stuck at VCC" {  } { { "testing.v" "" { Text "D:/testingModules/testing.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1474606633037 "|testing|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] VCC " "Pin \"HEX3\[1\]\" is stuck at VCC" {  } { { "testing.v" "" { Text "D:/testingModules/testing.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1474606633037 "|testing|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] VCC " "Pin \"HEX3\[2\]\" is stuck at VCC" {  } { { "testing.v" "" { Text "D:/testingModules/testing.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1474606633037 "|testing|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] VCC " "Pin \"HEX3\[3\]\" is stuck at VCC" {  } { { "testing.v" "" { Text "D:/testingModules/testing.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1474606633037 "|testing|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] VCC " "Pin \"HEX3\[4\]\" is stuck at VCC" {  } { { "testing.v" "" { Text "D:/testingModules/testing.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1474606633037 "|testing|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] VCC " "Pin \"HEX3\[5\]\" is stuck at VCC" {  } { { "testing.v" "" { Text "D:/testingModules/testing.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1474606633037 "|testing|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "testing.v" "" { Text "D:/testingModules/testing.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1474606633037 "|testing|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "testing.v" "" { Text "D:/testingModules/testing.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1474606633037 "|testing|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "testing.v" "" { Text "D:/testingModules/testing.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1474606633037 "|testing|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "testing.v" "" { Text "D:/testingModules/testing.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1474606633037 "|testing|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "testing.v" "" { Text "D:/testingModules/testing.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1474606633037 "|testing|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "testing.v" "" { Text "D:/testingModules/testing.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1474606633037 "|testing|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "testing.v" "" { Text "D:/testingModules/testing.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1474606633037 "|testing|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "testing.v" "" { Text "D:/testingModules/testing.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1474606633037 "|testing|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "testing.v" "" { Text "D:/testingModules/testing.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1474606633037 "|testing|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "testing.v" "" { Text "D:/testingModules/testing.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1474606633037 "|testing|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "testing.v" "" { Text "D:/testingModules/testing.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1474606633037 "|testing|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[10\] GND " "Pin \"LEDR\[10\]\" is stuck at GND" {  } { { "testing.v" "" { Text "D:/testingModules/testing.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1474606633037 "|testing|LEDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[11\] GND " "Pin \"LEDR\[11\]\" is stuck at GND" {  } { { "testing.v" "" { Text "D:/testingModules/testing.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1474606633037 "|testing|LEDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[12\] GND " "Pin \"LEDR\[12\]\" is stuck at GND" {  } { { "testing.v" "" { Text "D:/testingModules/testing.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1474606633037 "|testing|LEDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[13\] GND " "Pin \"LEDR\[13\]\" is stuck at GND" {  } { { "testing.v" "" { Text "D:/testingModules/testing.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1474606633037 "|testing|LEDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[14\] GND " "Pin \"LEDR\[14\]\" is stuck at GND" {  } { { "testing.v" "" { Text "D:/testingModules/testing.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1474606633037 "|testing|LEDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[15\] GND " "Pin \"LEDR\[15\]\" is stuck at GND" {  } { { "testing.v" "" { Text "D:/testingModules/testing.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1474606633037 "|testing|LEDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[16\] GND " "Pin \"LEDR\[16\]\" is stuck at GND" {  } { { "testing.v" "" { Text "D:/testingModules/testing.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1474606633037 "|testing|LEDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[17\] GND " "Pin \"LEDR\[17\]\" is stuck at GND" {  } { { "testing.v" "" { Text "D:/testingModules/testing.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1474606633037 "|testing|LEDR[17]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1 1474606633037 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "hexEncoder:H5\|HEX\[0\] " "LATCH primitive \"hexEncoder:H5\|HEX\[0\]\" is permanently enabled" {  } { { "hexEncoder.v" "" { Text "D:/testingModules/hexEncoder.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1 1474606633164 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "hexEncoder:H5\|HEX\[1\] " "LATCH primitive \"hexEncoder:H5\|HEX\[1\]\" is permanently enabled" {  } { { "hexEncoder.v" "" { Text "D:/testingModules/hexEncoder.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1 1474606633164 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "hexEncoder:H5\|HEX\[2\] " "LATCH primitive \"hexEncoder:H5\|HEX\[2\]\" is permanently enabled" {  } { { "hexEncoder.v" "" { Text "D:/testingModules/hexEncoder.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1 1474606633164 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "hexEncoder:H5\|HEX\[3\] " "LATCH primitive \"hexEncoder:H5\|HEX\[3\]\" is permanently enabled" {  } { { "hexEncoder.v" "" { Text "D:/testingModules/hexEncoder.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1 1474606633164 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "hexEncoder:H5\|HEX\[4\] " "LATCH primitive \"hexEncoder:H5\|HEX\[4\]\" is permanently enabled" {  } { { "hexEncoder.v" "" { Text "D:/testingModules/hexEncoder.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1 1474606633164 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "hexEncoder:H5\|HEX\[5\] " "LATCH primitive \"hexEncoder:H5\|HEX\[5\]\" is permanently enabled" {  } { { "hexEncoder.v" "" { Text "D:/testingModules/hexEncoder.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1 1474606633165 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "hexEncoder:H5\|HEX\[6\] " "LATCH primitive \"hexEncoder:H5\|HEX\[6\]\" is permanently enabled" {  } { { "hexEncoder.v" "" { Text "D:/testingModules/hexEncoder.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1 1474606633165 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1474606633486 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1474606633486 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_50 " "No output dependent on input pin \"CLOCK_50\"" {  } { { "testing.v" "" { Text "D:/testingModules/testing.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1474606633517 "|testing|CLOCK_50"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1 1474606633517 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "317 " "Implemented 317 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1474606633518 ""} { "Info" "ICUT_CUT_TM_OPINS" "74 " "Implemented 74 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1474606633518 ""} { "Info" "ICUT_CUT_TM_LCELLS" "224 " "Implemented 224 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1474606633518 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1474606633518 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 156 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 156 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "410 " "Peak virtual memory: 410 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1474606633549 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 23 16:57:13 2016 " "Processing ended: Fri Sep 23 16:57:13 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1474606633549 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1474606633549 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1474606633549 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1474606633549 ""}
