/**
 * @file
 * @brief Implements MMU core interface @link #mmu_core.h @endllink
 *        for X86 architecture.
 *
 * @date 19.03.12
 * @author Gleb Efimov
 */

#include <embox/unit.h>

#include <hal/mm/mmu_core.h>
#include <asm/hal/mm/mmu_core.h>
#include <mem/vmem/virtalloc.h>
#include <asm/flags.h>
#include <string.h>
//http://rus-linux.net/MyLDP/kernel/toyos/sozdaem-unix-like-os-06.html


//http://www.acm.uiuc.edu/sigops/roll_your_own/i386/vm.html
//http://citforum.ru/operating_systems/sos/glava_8.shtml
//http://nuclight.livejournal.com/129544.html


//http://elancev.narod.ru/texno/zr_vved/zr_vved.htm
//http://css.csail.mit.edu/6.858/2012/readings/i386/s04_01.htm

EMBOX_UNIT_INIT(mmu_init);

static void set_cr3(unsigned int pagedir)
{
   asm ("mov %0, %%cr3": :"r" (pagedir));
}

static unsigned int get_cr3(void)
{
   unsigned int _cr3;

   asm ("mov %%cr3, %0":"=r" (_cr3));
   return _cr3;
}
//http://tldp.org/HOWTO/Linux-i386-Boot-Code-HOWTO/kernel_head.html
static void set_cr0(unsigned int val)
{
   asm ("mov %0, %%cr0" : :"r" (val));
}


static unsigned int get_cr0(void)
{
   unsigned int _cr0;

   asm ("mov %%cr0, %0":"=r" (_cr0));
   return _cr0;
}

static unsigned int get_cr2(void) {
    unsigned int _cr2;

    asm ("mov %%cr2, %0":"=r" (_cr2):);
    return _cr2;
}

//static void set_tr6(unsigned int val)
//{
//   asm ("mov %0, %%tr6": :"r" (val));
//}
//
//static unsigned int get_tr7(void) {
//    unsigned int _tr7;
//
//    asm ("mov %%tr7, %0":"=r" (_tr7):);
//    return _tr7;
//}

static uint32_t ctx_table[0x100] __attribute__((aligned(MMU_PAGE_SIZE)));

mmu_pgd_t *mmu_get_root(mmu_ctx_t ctx) {
	return (mmu_pgd_t *)ctx_table[ctx];
}

void mmu_flush_tlb(void) {
	set_cr3(get_cr3());
}

static int ctx_counter = 0;

mmu_ctx_t mmu_create_context(void) {
	mmu_ctx_t ctx = (mmu_ctx_t) (ctx_counter++);
	mmu_pmd_t *pmd = alloc_pmd_table();
	ctx_table[ctx] = (uint32_t) pmd;
	return ctx;
}

static int mmu_init(void) {
	return 0;
}

void mmu_on(void) {
    set_cr0(get_cr0() | X86_CR0_PG);
}

void mmu_off(void) {
	set_cr0(get_cr0() & ~X86_CR0_PG);

}

vaddr_t mmu_get_fault_address(void) {
	return get_cr2();
}

void switch_mm(mmu_ctx_t prev, mmu_ctx_t next) {
	set_cr3((uint32_t) mmu_get_root(next));
}

void mmu_flush_tlb_single(unsigned long addr) {
   asm volatile("invlpg (%0)" ::"r" (addr) : "memory");
}

