[View]
Entity=ControlLogic_tb
Architecture=
TopLevelType=3
[file:.\src\decoder.v]
Enabled=1
[file:.\src\ControlLogic.v]
Enabled=1
[file:.\src\ControlLogic_tb.v]
Enabled=1
[file:.\src\untitled.asdb]
Enabled=1
[file:.\src\untitled.awc]
Enabled=1
[file:.\src\clock.v]
Enabled=1
[file:.\src\multiplier_4bit.v]
Enabled=1
[file:.\src\ALU.v]
Enabled=1
[file:.\src\d_1bit.v]
Enabled=1
[file:.\src\d_8bit.v]
Enabled=1
[file:.\src\d_1bit_2.v]
Enabled=1
[file:.\src\d_8bit_2.v]
Enabled=1
[file:.\src\sub_8bit.v]
Enabled=1
[file:.\src\adder_8bit.v]
Enabled=1
[file:.\src\full_adder_1bit.v]
Enabled=1
[file:.\src\half_adder.v]
Enabled=1
[file:.\src\adder_look_ahead.v]
Enabled=1
[file:.\src\sub_4bit_1bit.v]
Enabled=1
[file:.\src\look_ahead.v]
Enabled=1
[file:.\src\comp_1bit.v]
Enabled=1
[file:.\src\comp_8bit.v]
Enabled=1
[file:.\src\eq_all.v]
Enabled=1
[file:.\src\bus_mux.v]
Enabled=1
[file:.\src\gcd.v]
Enabled=1
[file:.\src\comparator_8bit_equal_basic.v]
Enabled=1
[file:.\src\tb_comparator_8bit_equal_basic.v]
Enabled=1
[file:.\src\register_load.v]
Enabled=1
[file:.\src\mod.v]
Enabled=1
[file:.\src\power_module .v]
Enabled=1
[file:.\src\ControlLogic_tb_2.v]
Enabled=1
[file:.\src\control_logic_tb_2.v]
Enabled=1
[file:.\src\control_logic_sim.asdb]
Enabled=1
[file:.\src\control_logic_sim.awc]
Enabled=1
[file:.\src\ALU_with_control_logic.asdb]
Enabled=1
[file:.\src\ALU_with_control_logic.awc]
Enabled=1
[file:.\src\gcd_tb.v]
Enabled=1
[file:.\src\gcd_tb_sim.asdb]
Enabled=1
[file:.\src\gcd_tb_sim.awc]
Enabled=1
