# FPGA Wordle Game

‡πÇ‡∏õ‡∏£‡πÄ‡∏à‡∏Å‡∏ï‡πå‡πÄ‡∏Å‡∏° Wordle ‡∏ö‡∏ô FPGA 2 ‡∏ö‡∏≠‡∏£‡πå‡∏î ‡πÉ‡∏ä‡πâ VHDL ‡πÅ‡∏•‡∏∞ Xilinx ISE

## ‡∏™‡∏ñ‡∏≤‡∏õ‡∏±‡∏ï‡∏¢‡∏Å‡∏£‡∏£‡∏°

### FPGA Board #1: Game Logic
- ‡∏ï‡∏£‡∏ß‡∏à‡∏™‡∏≠‡∏ö‡∏Ñ‡∏≥‡∏ó‡∏≤‡∏¢ (Word Comparator)
- ‡πÄ‡∏Å‡πá‡∏ö‡∏Ñ‡∏≥‡∏ï‡∏≠‡∏ö (Word ROM)
- ‡∏à‡∏±‡∏î‡∏Å‡∏≤‡∏£‡∏™‡∏ñ‡∏≤‡∏ô‡∏∞‡πÄ‡∏Å‡∏° (FSM)
- Serial Communication Transmitter

**‡πÑ‡∏ü‡∏•‡πå‡∏´‡∏•‡∏±‡∏Å:**
- `fpga1_logic/fpga1_top_serial.vhd` - Top-level entity
- `fpga1_logic/word_comparator_20mhz.vhd` - ‡πÄ‡∏õ‡∏£‡∏µ‡∏¢‡∏ö‡πÄ‡∏ó‡∏µ‡∏¢‡∏ö‡∏Ñ‡∏≥
- `fpga1_logic/word_rom_20mhz.vhd` - ‡πÄ‡∏Å‡πá‡∏ö‡∏Ñ‡∏≥‡∏ï‡∏≠‡∏ö 16 ‡∏Ñ‡∏≥
- `fpga1_logic/fpga1_constraints_final.ucf` - Pin constraints

### FPGA Board #2: Display & Input
- VGA Display (3-bit RGB, 8 ‡∏™‡∏µ)
- PS/2 Keyboard Input
- Display Renderer
- Serial Communication Receiver

**‡πÑ‡∏ü‡∏•‡πå‡∏´‡∏•‡∏±‡∏Å:**
- `fpga2_vga/fpga2_top_3bit_rgb_Version2.vhd` - Top-level entity
- `fpga2_vga/display_renderer_3bit_rgb_Version2.vhd` - ‡πÅ‡∏™‡∏î‡∏á‡∏ú‡∏•‡∏ï‡∏≤‡∏£‡∏≤‡∏á
- `fpga2_vga/vga_controller_20mhz.vhd` - VGA timing
- `fpga2_vga/ps2_keyboard_20mhz.vhd` - Keyboard input
- `fpga2_vga/char_rom.vhd` - Character ROM
- `fpga2_vga/fpga2_constraints_3bit_rgb_Version2.ucf` - Pin constraints

### Serial Communication
- **FPGA2 ‚Üí FPGA1**: ‡∏™‡πà‡∏á‡∏Ñ‡∏≥‡∏ó‡∏≤‡∏¢ (40 bits = 5 letters)
- **FPGA1 ‚Üí FPGA2**: ‡∏™‡πà‡∏á‡∏ú‡∏•‡∏•‡∏±‡∏û‡∏ò‡πå (15 bits = 5√ó3 bits ‡∏™‡∏µ)

**‡πÑ‡∏ü‡∏•‡πå‡∏ó‡∏µ‡πà‡πÉ‡∏ä‡πâ‡∏£‡πà‡∏ß‡∏°‡∏Å‡∏±‡∏ô:**
- `serial_receiver.vhd` - ‡∏£‡∏±‡∏ö‡∏Ç‡πâ‡∏≠‡∏°‡∏π‡∏• serial
- `serial_transmitter.vhd` - ‡∏™‡πà‡∏á‡∏Ç‡πâ‡∏≠‡∏°‡∏π‡∏• serial
- `serial_communication_tb.vhd` - Testbench

## ‡∏™‡∏µ (3-bit RGB)
- üü© **‡πÄ‡∏Ç‡∏µ‡∏¢‡∏ß (010)**: ‡∏ï‡∏±‡∏ß‡∏≠‡∏±‡∏Å‡∏©‡∏£‡∏ñ‡∏π‡∏Å‡∏ï‡πâ‡∏≠‡∏á‡πÅ‡∏•‡∏∞‡∏ï‡∏≥‡πÅ‡∏´‡∏ô‡πà‡∏á‡∏ñ‡∏π‡∏Å
- üü® **‡πÄ‡∏´‡∏•‡∏∑‡∏≠‡∏á (110)**: ‡∏ï‡∏±‡∏ß‡∏≠‡∏±‡∏Å‡∏©‡∏£‡∏ñ‡∏π‡∏Å‡∏ï‡πâ‡∏≠‡∏á‡πÅ‡∏ï‡πà‡∏ï‡∏≥‡πÅ‡∏´‡∏ô‡πà‡∏á‡∏ú‡∏¥‡∏î
- üü£ **‡∏°‡πà‡∏ß‡∏á (101)**: ‡∏ï‡∏±‡∏ß‡∏≠‡∏±‡∏Å‡∏©‡∏£‡πÑ‡∏°‡πà‡∏°‡∏µ‡πÉ‡∏ô‡∏Ñ‡∏≥‡∏ï‡∏≠‡∏ö (‡πÅ‡∏ó‡∏ô‡∏™‡∏µ‡πÄ‡∏ó‡∏≤)
- ‚ö™ **‡∏Ç‡∏≤‡∏ß (111)**: ‡∏Ç‡∏≠‡∏ö‡πÅ‡∏•‡∏∞‡∏ï‡∏±‡∏ß‡∏≠‡∏±‡∏Å‡∏©‡∏£
- ‚ö´ **‡∏î‡∏≥ (000)**: ‡∏û‡∏∑‡πâ‡∏ô‡∏´‡∏•‡∏±‡∏á

## Clock
- ‡∏ó‡∏±‡πâ‡∏á 2 FPGA ‡πÉ‡∏ä‡πâ Clock 20 MHz
- Serial Clock: 2.5 MHz (‡∏™‡∏≥‡∏´‡∏£‡∏±‡∏ö‡∏Å‡∏≤‡∏£‡∏™‡∏∑‡πà‡∏≠‡∏™‡∏≤‡∏£)
- VGA Pixel Clock: 10 MHz (divider ‡∏à‡∏≤‡∏Å 20 MHz)

## ‡∏Å‡∏≤‡∏£‡πÉ‡∏ä‡πâ‡∏á‡∏≤‡∏ô
1. ‡πÄ‡∏õ‡∏¥‡∏î‡πÇ‡∏õ‡∏£‡πÄ‡∏à‡∏Å‡∏ï‡πå‡∏î‡πâ‡∏ß‡∏¢ Xilinx ISE
2. Synthesize ‡πÅ‡∏ï‡πà‡∏•‡∏∞ FPGA ‡πÅ‡∏¢‡∏Å‡∏Å‡∏±‡∏ô
3. Program ‡∏•‡∏á FPGA board
4. ‡πÄ‡∏ä‡∏∑‡πà‡∏≠‡∏°‡∏ï‡πà‡∏≠‡∏™‡∏≤‡∏¢ serial ‡∏£‡∏∞‡∏´‡∏ß‡πà‡∏≤‡∏á 2 ‡∏ö‡∏≠‡∏£‡πå‡∏î
5. ‡πÄ‡∏•‡πà‡∏ô‡πÄ‡∏Å‡∏° Wordle!

## ‡∏Å‡∏≤‡∏£‡∏û‡∏±‡∏í‡∏ô‡∏≤
- **‡∏†‡∏≤‡∏©‡∏≤**: VHDL
- **‡πÄ‡∏Ñ‡∏£‡∏∑‡πà‡∏≠‡∏á‡∏°‡∏∑‡∏≠**: Xilinx ISE
- **FPGA**: Spartan-3E ‡∏´‡∏£‡∏∑‡∏≠ Spartan-6

## License
MIT License
