# 4-Bit-Binary-Subtarctor
Design and simulation of 4 Bit Subtarctor using Verilog HDL, implemented with Dataflow and Behavioral Modelling, full subtractor instantiation modules and a verified testbench.
