{
  "family": "STM32L0",
  "architecture": "arm-cortex-m0plus",
  "vendor": "Unknown",
  "mcus": {
    "STM32L0x1": {
      "flash": {
        "size_kb": 64,
        "base_address": "0x08000000",
        "page_size_kb": 1
      },
      "ram": {
        "size_kb": 20,
        "base_address": "0x20000000"
      },
      "peripherals": {
        "CRYPTO": {
          "instances": [
            {
              "name": "AES",
              "base": "0x40026000",
              "irq": 29
            }
          ],
          "registers": {
            "CR": {
              "offset": "0x00",
              "size": 32,
              "description": "control register"
            },
            "SR": {
              "offset": "0x04",
              "size": 32,
              "description": "status register"
            },
            "DINR": {
              "offset": "0x08",
              "size": 32,
              "description": "data input register"
            },
            "DOUTR": {
              "offset": "0x0C",
              "size": 32,
              "description": "data output register"
            },
            "KEYR0": {
              "offset": "0x10",
              "size": 32,
              "description": "key register 0"
            },
            "KEYR1": {
              "offset": "0x14",
              "size": 32,
              "description": "key register 1"
            },
            "KEYR2": {
              "offset": "0x18",
              "size": 32,
              "description": "key register 2"
            },
            "KEYR3": {
              "offset": "0x1C",
              "size": 32,
              "description": "key register 3"
            },
            "IVR0": {
              "offset": "0x20",
              "size": 32,
              "description": "initialization vector register\n          0"
            },
            "IVR1": {
              "offset": "0x24",
              "size": 32,
              "description": "initialization vector register\n          1"
            },
            "IVR2": {
              "offset": "0x28",
              "size": 32,
              "description": "initialization vector register\n          2"
            },
            "IVR3": {
              "offset": "0x2C",
              "size": 32,
              "description": "initialization vector register\n          3"
            }
          },
          "bits": {
            "CR": {
              "DMAOUTEN": {
                "bit": 12,
                "description": "Enable DMA management of data output\n              phase"
              },
              "DMAINEN": {
                "bit": 11,
                "description": "Enable DMA management of data input\n              phase"
              },
              "ERRIE": {
                "bit": 10,
                "description": "Error interrupt enable"
              },
              "CCFIE": {
                "bit": 9,
                "description": "CCF flag interrupt enable"
              },
              "ERRC": {
                "bit": 8,
                "description": "Error clear"
              },
              "CCFC": {
                "bit": 7,
                "description": "Computation Complete Flag\n              Clear"
              },
              "CHMOD": {
                "bit": 5,
                "description": "AES chaining mode",
                "width": 2
              },
              "MODE": {
                "bit": 3,
                "description": "AES operating mode",
                "width": 2
              },
              "DATATYPE": {
                "bit": 1,
                "description": "Data type selection (for data in and\n              data out to/from the cryptographic\n              block)",
                "width": 2
              },
              "EN": {
                "bit": 0,
                "description": "AES enable"
              }
            },
            "SR": {
              "WRERR": {
                "bit": 2,
                "description": "Write error flag"
              },
              "RDERR": {
                "bit": 1,
                "description": "Read error flag"
              },
              "CCF": {
                "bit": 0,
                "description": "Computation complete flag"
              }
            },
            "DINR": {
              "AES_DINR": {
                "bit": 0,
                "description": "Data Input Register.",
                "width": 32
              }
            },
            "DOUTR": {
              "AES_DOUTR": {
                "bit": 0,
                "description": "Data output register",
                "width": 32
              }
            },
            "KEYR0": {
              "AES_KEYR0": {
                "bit": 0,
                "description": "Data Output Register (LSB key\n              [31:0])",
                "width": 32
              }
            },
            "KEYR1": {
              "AES_KEYR1": {
                "bit": 0,
                "description": "AES key register (key\n              [63:32])",
                "width": 32
              }
            },
            "KEYR2": {
              "AES_KEYR2": {
                "bit": 0,
                "description": "AES key register (key\n              [95:64])",
                "width": 32
              }
            },
            "KEYR3": {
              "AES_KEYR3": {
                "bit": 0,
                "description": "AES key register (MSB key\n              [127:96])",
                "width": 32
              }
            },
            "IVR0": {
              "AES_IVR0": {
                "bit": 0,
                "description": "initialization vector register (LSB IVR\n              [31:0])",
                "width": 32
              }
            },
            "IVR1": {
              "AES_IVR1": {
                "bit": 0,
                "description": "Initialization Vector Register (IVR\n              [63:32])",
                "width": 32
              }
            },
            "IVR2": {
              "AES_IVR2": {
                "bit": 0,
                "description": "Initialization Vector Register (IVR\n              [95:64])",
                "width": 32
              }
            },
            "IVR3": {
              "AES_IVR3": {
                "bit": 0,
                "description": "Initialization Vector Register (MSB IVR\n              [127:96])",
                "width": 32
              }
            }
          }
        },
        "DMA": {
          "instances": [
            {
              "name": "DMA1",
              "base": "0x40020000",
              "irq": 9
            }
          ],
          "registers": {
            "ISR": {
              "offset": "0x00",
              "size": 32,
              "description": "interrupt status register"
            },
            "IFCR": {
              "offset": "0x04",
              "size": 32,
              "description": "interrupt flag clear register"
            },
            "CCR1": {
              "offset": "0x08",
              "size": 32,
              "description": "channel x configuration\n          register"
            },
            "CNDTR1": {
              "offset": "0x0C",
              "size": 32,
              "description": "channel x number of data\n          register"
            },
            "CPAR1": {
              "offset": "0x10",
              "size": 32,
              "description": "channel x peripheral address\n          register"
            },
            "CMAR1": {
              "offset": "0x14",
              "size": 32,
              "description": "channel x memory address\n          register"
            },
            "CCR2": {
              "offset": "0x1C",
              "size": 32,
              "description": "channel x configuration\n          register"
            },
            "CNDTR2": {
              "offset": "0x20",
              "size": 32,
              "description": "channel x number of data\n          register"
            },
            "CPAR2": {
              "offset": "0x24",
              "size": 32,
              "description": "channel x peripheral address\n          register"
            },
            "CMAR2": {
              "offset": "0x28",
              "size": 32,
              "description": "channel x memory address\n          register"
            },
            "CCR3": {
              "offset": "0x30",
              "size": 32,
              "description": "channel x configuration\n          register"
            },
            "CNDTR3": {
              "offset": "0x34",
              "size": 32,
              "description": "channel x number of data\n          register"
            },
            "CPAR3": {
              "offset": "0x38",
              "size": 32,
              "description": "channel x peripheral address\n          register"
            },
            "CMAR3": {
              "offset": "0x3C",
              "size": 32,
              "description": "channel x memory address\n          register"
            },
            "CCR4": {
              "offset": "0x44",
              "size": 32,
              "description": "channel x configuration\n          register"
            },
            "CNDTR4": {
              "offset": "0x48",
              "size": 32,
              "description": "channel x number of data\n          register"
            },
            "CPAR4": {
              "offset": "0x4C",
              "size": 32,
              "description": "channel x peripheral address\n          register"
            },
            "CMAR4": {
              "offset": "0x50",
              "size": 32,
              "description": "channel x memory address\n          register"
            },
            "CCR5": {
              "offset": "0x58",
              "size": 32,
              "description": "channel x configuration\n          register"
            },
            "CNDTR5": {
              "offset": "0x5C",
              "size": 32,
              "description": "channel x number of data\n          register"
            },
            "CPAR5": {
              "offset": "0x60",
              "size": 32,
              "description": "channel x peripheral address\n          register"
            },
            "CMAR5": {
              "offset": "0x64",
              "size": 32,
              "description": "channel x memory address\n          register"
            },
            "CCR6": {
              "offset": "0x6C",
              "size": 32,
              "description": "channel x configuration\n          register"
            },
            "CNDTR6": {
              "offset": "0x70",
              "size": 32,
              "description": "channel x number of data\n          register"
            },
            "CPAR6": {
              "offset": "0x74",
              "size": 32,
              "description": "channel x peripheral address\n          register"
            },
            "CMAR6": {
              "offset": "0x78",
              "size": 32,
              "description": "channel x memory address\n          register"
            },
            "CCR7": {
              "offset": "0x80",
              "size": 32,
              "description": "channel x configuration\n          register"
            },
            "CNDTR7": {
              "offset": "0x84",
              "size": 32,
              "description": "channel x number of data\n          register"
            },
            "CPAR7": {
              "offset": "0x88",
              "size": 32,
              "description": "channel x peripheral address\n          register"
            },
            "CMAR7": {
              "offset": "0x8C",
              "size": 32,
              "description": "channel x memory address\n          register"
            },
            "CSELR": {
              "offset": "0xA8",
              "size": 32,
              "description": "channel selection register"
            }
          },
          "bits": {
            "ISR": {
              "TEIF7": {
                "bit": 27,
                "description": "Channel x transfer error flag (x = 1\n              ..7)"
              },
              "HTIF7": {
                "bit": 26,
                "description": "Channel x half transfer flag (x = 1\n              ..7)"
              },
              "TCIF7": {
                "bit": 25,
                "description": "Channel x transfer complete flag (x = 1\n              ..7)"
              },
              "GIF7": {
                "bit": 24,
                "description": "Channel x global interrupt flag (x = 1\n              ..7)"
              },
              "TEIF6": {
                "bit": 23,
                "description": "Channel x transfer error flag (x = 1\n              ..7)"
              },
              "HTIF6": {
                "bit": 22,
                "description": "Channel x half transfer flag (x = 1\n              ..7)"
              },
              "TCIF6": {
                "bit": 21,
                "description": "Channel x transfer complete flag (x = 1\n              ..7)"
              },
              "GIF6": {
                "bit": 20,
                "description": "Channel x global interrupt flag (x = 1\n              ..7)"
              },
              "TEIF5": {
                "bit": 19,
                "description": "Channel x transfer error flag (x = 1\n              ..7)"
              },
              "HTIF5": {
                "bit": 18,
                "description": "Channel x half transfer flag (x = 1\n              ..7)"
              },
              "TCIF5": {
                "bit": 17,
                "description": "Channel x transfer complete flag (x = 1\n              ..7)"
              },
              "GIF5": {
                "bit": 16,
                "description": "Channel x global interrupt flag (x = 1\n              ..7)"
              },
              "TEIF4": {
                "bit": 15,
                "description": "Channel x transfer error flag (x = 1\n              ..7)"
              },
              "HTIF4": {
                "bit": 14,
                "description": "Channel x half transfer flag (x = 1\n              ..7)"
              },
              "TCIF4": {
                "bit": 13,
                "description": "Channel x transfer complete flag (x = 1\n              ..7)"
              },
              "GIF4": {
                "bit": 12,
                "description": "Channel x global interrupt flag (x = 1\n              ..7)"
              },
              "TEIF3": {
                "bit": 11,
                "description": "Channel x transfer error flag (x = 1\n              ..7)"
              },
              "HTIF3": {
                "bit": 10,
                "description": "Channel x half transfer flag (x = 1\n              ..7)"
              },
              "TCIF3": {
                "bit": 9,
                "description": "Channel x transfer complete flag (x = 1\n              ..7)"
              },
              "GIF3": {
                "bit": 8,
                "description": "Channel x global interrupt flag (x = 1\n              ..7)"
              },
              "TEIF2": {
                "bit": 7,
                "description": "Channel x transfer error flag (x = 1\n              ..7)"
              },
              "HTIF2": {
                "bit": 6,
                "description": "Channel x half transfer flag (x = 1\n              ..7)"
              },
              "TCIF2": {
                "bit": 5,
                "description": "Channel x transfer complete flag (x = 1\n              ..7)"
              },
              "GIF2": {
                "bit": 4,
                "description": "Channel x global interrupt flag (x = 1\n              ..7)"
              },
              "TEIF1": {
                "bit": 3,
                "description": "Channel x transfer error flag (x = 1\n              ..7)"
              },
              "HTIF1": {
                "bit": 2,
                "description": "Channel x half transfer flag (x = 1\n              ..7)"
              },
              "TCIF1": {
                "bit": 1,
                "description": "Channel x transfer complete flag (x = 1\n              ..7)"
              },
              "GIF1": {
                "bit": 0,
                "description": "Channel x global interrupt flag (x = 1\n              ..7)"
              }
            },
            "IFCR": {
              "CTEIF7": {
                "bit": 27,
                "description": "Channel x transfer error clear (x = 1\n              ..7)"
              },
              "CHTIF7": {
                "bit": 26,
                "description": "Channel x half transfer clear (x = 1\n              ..7)"
              },
              "CTCIF7": {
                "bit": 25,
                "description": "Channel x transfer complete clear (x = 1\n              ..7)"
              },
              "CGIF7": {
                "bit": 24,
                "description": "Channel x global interrupt clear (x = 1\n              ..7)"
              },
              "CTEIF6": {
                "bit": 23,
                "description": "Channel x transfer error clear (x = 1\n              ..7)"
              },
              "CHTIF6": {
                "bit": 22,
                "description": "Channel x half transfer clear (x = 1\n              ..7)"
              },
              "CTCIF6": {
                "bit": 21,
                "description": "Channel x transfer complete clear (x = 1\n              ..7)"
              },
              "CGIF6": {
                "bit": 20,
                "description": "Channel x global interrupt clear (x = 1\n              ..7)"
              },
              "CTEIF5": {
                "bit": 19,
                "description": "Channel x transfer error clear (x = 1\n              ..7)"
              },
              "CHTIF5": {
                "bit": 18,
                "description": "Channel x half transfer clear (x = 1\n              ..7)"
              },
              "CTCIF5": {
                "bit": 17,
                "description": "Channel x transfer complete clear (x = 1\n              ..7)"
              },
              "CGIF5": {
                "bit": 16,
                "description": "Channel x global interrupt clear (x = 1\n              ..7)"
              },
              "CTEIF4": {
                "bit": 15,
                "description": "Channel x transfer error clear (x = 1\n              ..7)"
              },
              "CHTIF4": {
                "bit": 14,
                "description": "Channel x half transfer clear (x = 1\n              ..7)"
              },
              "CTCIF4": {
                "bit": 13,
                "description": "Channel x transfer complete clear (x = 1\n              ..7)"
              },
              "CGIF4": {
                "bit": 12,
                "description": "Channel x global interrupt clear (x = 1\n              ..7)"
              },
              "CTEIF3": {
                "bit": 11,
                "description": "Channel x transfer error clear (x = 1\n              ..7)"
              },
              "CHTIF3": {
                "bit": 10,
                "description": "Channel x half transfer clear (x = 1\n              ..7)"
              },
              "CTCIF3": {
                "bit": 9,
                "description": "Channel x transfer complete clear (x = 1\n              ..7)"
              },
              "CGIF3": {
                "bit": 8,
                "description": "Channel x global interrupt clear (x = 1\n              ..7)"
              },
              "CTEIF2": {
                "bit": 7,
                "description": "Channel x transfer error clear (x = 1\n              ..7)"
              },
              "CHTIF2": {
                "bit": 6,
                "description": "Channel x half transfer clear (x = 1\n              ..7)"
              },
              "CTCIF2": {
                "bit": 5,
                "description": "Channel x transfer complete clear (x = 1\n              ..7)"
              },
              "CGIF2": {
                "bit": 4,
                "description": "Channel x global interrupt clear (x = 1\n              ..7)"
              },
              "CTEIF1": {
                "bit": 3,
                "description": "Channel x transfer error clear (x = 1\n              ..7)"
              },
              "CHTIF1": {
                "bit": 2,
                "description": "Channel x half transfer clear (x = 1\n              ..7)"
              },
              "CTCIF1": {
                "bit": 1,
                "description": "Channel x transfer complete clear (x = 1\n              ..7)"
              },
              "CGIF1": {
                "bit": 0,
                "description": "Channel x global interrupt clear (x = 1\n              ..7)"
              }
            },
            "CCR1": {
              "MEM2MEM": {
                "bit": 14,
                "description": "Memory to memory mode"
              },
              "PL": {
                "bit": 12,
                "description": "Channel priority level",
                "width": 2
              },
              "MSIZE": {
                "bit": 10,
                "description": "Memory size",
                "width": 2
              },
              "PSIZE": {
                "bit": 8,
                "description": "Peripheral size",
                "width": 2
              },
              "MINC": {
                "bit": 7,
                "description": "Memory increment mode"
              },
              "PINC": {
                "bit": 6,
                "description": "Peripheral increment mode"
              },
              "CIRC": {
                "bit": 5,
                "description": "Circular mode"
              },
              "DIR": {
                "bit": 4,
                "description": "Data transfer direction"
              },
              "TEIE": {
                "bit": 3,
                "description": "Transfer error interrupt\n              enable"
              },
              "HTIE": {
                "bit": 2,
                "description": "Half transfer interrupt\n              enable"
              },
              "TCIE": {
                "bit": 1,
                "description": "Transfer complete interrupt\n              enable"
              },
              "EN": {
                "bit": 0,
                "description": "Channel enable"
              }
            },
            "CNDTR1": {
              "NDT": {
                "bit": 0,
                "description": "Number of data to transfer",
                "width": 16
              }
            },
            "CPAR1": {
              "PA": {
                "bit": 0,
                "description": "Peripheral address",
                "width": 32
              }
            },
            "CMAR1": {
              "MA": {
                "bit": 0,
                "description": "Memory address",
                "width": 32
              }
            },
            "CCR2": {
              "MEM2MEM": {
                "bit": 14,
                "description": "Memory to memory mode"
              },
              "PL": {
                "bit": 12,
                "description": "Channel priority level",
                "width": 2
              },
              "MSIZE": {
                "bit": 10,
                "description": "Memory size",
                "width": 2
              },
              "PSIZE": {
                "bit": 8,
                "description": "Peripheral size",
                "width": 2
              },
              "MINC": {
                "bit": 7,
                "description": "Memory increment mode"
              },
              "PINC": {
                "bit": 6,
                "description": "Peripheral increment mode"
              },
              "CIRC": {
                "bit": 5,
                "description": "Circular mode"
              },
              "DIR": {
                "bit": 4,
                "description": "Data transfer direction"
              },
              "TEIE": {
                "bit": 3,
                "description": "Transfer error interrupt\n              enable"
              },
              "HTIE": {
                "bit": 2,
                "description": "Half transfer interrupt\n              enable"
              },
              "TCIE": {
                "bit": 1,
                "description": "Transfer complete interrupt\n              enable"
              },
              "EN": {
                "bit": 0,
                "description": "Channel enable"
              }
            },
            "CNDTR2": {
              "NDT": {
                "bit": 0,
                "description": "Number of data to transfer",
                "width": 16
              }
            },
            "CPAR2": {
              "PA": {
                "bit": 0,
                "description": "Peripheral address",
                "width": 32
              }
            },
            "CMAR2": {
              "MA": {
                "bit": 0,
                "description": "Memory address",
                "width": 32
              }
            },
            "CCR3": {
              "MEM2MEM": {
                "bit": 14,
                "description": "Memory to memory mode"
              },
              "PL": {
                "bit": 12,
                "description": "Channel priority level",
                "width": 2
              },
              "MSIZE": {
                "bit": 10,
                "description": "Memory size",
                "width": 2
              },
              "PSIZE": {
                "bit": 8,
                "description": "Peripheral size",
                "width": 2
              },
              "MINC": {
                "bit": 7,
                "description": "Memory increment mode"
              },
              "PINC": {
                "bit": 6,
                "description": "Peripheral increment mode"
              },
              "CIRC": {
                "bit": 5,
                "description": "Circular mode"
              },
              "DIR": {
                "bit": 4,
                "description": "Data transfer direction"
              },
              "TEIE": {
                "bit": 3,
                "description": "Transfer error interrupt\n              enable"
              },
              "HTIE": {
                "bit": 2,
                "description": "Half transfer interrupt\n              enable"
              },
              "TCIE": {
                "bit": 1,
                "description": "Transfer complete interrupt\n              enable"
              },
              "EN": {
                "bit": 0,
                "description": "Channel enable"
              }
            },
            "CNDTR3": {
              "NDT": {
                "bit": 0,
                "description": "Number of data to transfer",
                "width": 16
              }
            },
            "CPAR3": {
              "PA": {
                "bit": 0,
                "description": "Peripheral address",
                "width": 32
              }
            },
            "CMAR3": {
              "MA": {
                "bit": 0,
                "description": "Memory address",
                "width": 32
              }
            },
            "CCR4": {
              "MEM2MEM": {
                "bit": 14,
                "description": "Memory to memory mode"
              },
              "PL": {
                "bit": 12,
                "description": "Channel priority level",
                "width": 2
              },
              "MSIZE": {
                "bit": 10,
                "description": "Memory size",
                "width": 2
              },
              "PSIZE": {
                "bit": 8,
                "description": "Peripheral size",
                "width": 2
              },
              "MINC": {
                "bit": 7,
                "description": "Memory increment mode"
              },
              "PINC": {
                "bit": 6,
                "description": "Peripheral increment mode"
              },
              "CIRC": {
                "bit": 5,
                "description": "Circular mode"
              },
              "DIR": {
                "bit": 4,
                "description": "Data transfer direction"
              },
              "TEIE": {
                "bit": 3,
                "description": "Transfer error interrupt\n              enable"
              },
              "HTIE": {
                "bit": 2,
                "description": "Half transfer interrupt\n              enable"
              },
              "TCIE": {
                "bit": 1,
                "description": "Transfer complete interrupt\n              enable"
              },
              "EN": {
                "bit": 0,
                "description": "Channel enable"
              }
            },
            "CNDTR4": {
              "NDT": {
                "bit": 0,
                "description": "Number of data to transfer",
                "width": 16
              }
            },
            "CPAR4": {
              "PA": {
                "bit": 0,
                "description": "Peripheral address",
                "width": 32
              }
            },
            "CMAR4": {
              "MA": {
                "bit": 0,
                "description": "Memory address",
                "width": 32
              }
            },
            "CCR5": {
              "MEM2MEM": {
                "bit": 14,
                "description": "Memory to memory mode"
              },
              "PL": {
                "bit": 12,
                "description": "Channel priority level",
                "width": 2
              },
              "MSIZE": {
                "bit": 10,
                "description": "Memory size",
                "width": 2
              },
              "PSIZE": {
                "bit": 8,
                "description": "Peripheral size",
                "width": 2
              },
              "MINC": {
                "bit": 7,
                "description": "Memory increment mode"
              },
              "PINC": {
                "bit": 6,
                "description": "Peripheral increment mode"
              },
              "CIRC": {
                "bit": 5,
                "description": "Circular mode"
              },
              "DIR": {
                "bit": 4,
                "description": "Data transfer direction"
              },
              "TEIE": {
                "bit": 3,
                "description": "Transfer error interrupt\n              enable"
              },
              "HTIE": {
                "bit": 2,
                "description": "Half transfer interrupt\n              enable"
              },
              "TCIE": {
                "bit": 1,
                "description": "Transfer complete interrupt\n              enable"
              },
              "EN": {
                "bit": 0,
                "description": "Channel enable"
              }
            },
            "CNDTR5": {
              "NDT": {
                "bit": 0,
                "description": "Number of data to transfer",
                "width": 16
              }
            },
            "CPAR5": {
              "PA": {
                "bit": 0,
                "description": "Peripheral address",
                "width": 32
              }
            },
            "CMAR5": {
              "MA": {
                "bit": 0,
                "description": "Memory address",
                "width": 32
              }
            },
            "CCR6": {
              "MEM2MEM": {
                "bit": 14,
                "description": "Memory to memory mode"
              },
              "PL": {
                "bit": 12,
                "description": "Channel priority level",
                "width": 2
              },
              "MSIZE": {
                "bit": 10,
                "description": "Memory size",
                "width": 2
              },
              "PSIZE": {
                "bit": 8,
                "description": "Peripheral size",
                "width": 2
              },
              "MINC": {
                "bit": 7,
                "description": "Memory increment mode"
              },
              "PINC": {
                "bit": 6,
                "description": "Peripheral increment mode"
              },
              "CIRC": {
                "bit": 5,
                "description": "Circular mode"
              },
              "DIR": {
                "bit": 4,
                "description": "Data transfer direction"
              },
              "TEIE": {
                "bit": 3,
                "description": "Transfer error interrupt\n              enable"
              },
              "HTIE": {
                "bit": 2,
                "description": "Half transfer interrupt\n              enable"
              },
              "TCIE": {
                "bit": 1,
                "description": "Transfer complete interrupt\n              enable"
              },
              "EN": {
                "bit": 0,
                "description": "Channel enable"
              }
            },
            "CNDTR6": {
              "NDT": {
                "bit": 0,
                "description": "Number of data to transfer",
                "width": 16
              }
            },
            "CPAR6": {
              "PA": {
                "bit": 0,
                "description": "Peripheral address",
                "width": 32
              }
            },
            "CMAR6": {
              "MA": {
                "bit": 0,
                "description": "Memory address",
                "width": 32
              }
            },
            "CCR7": {
              "MEM2MEM": {
                "bit": 14,
                "description": "Memory to memory mode"
              },
              "PL": {
                "bit": 12,
                "description": "Channel priority level",
                "width": 2
              },
              "MSIZE": {
                "bit": 10,
                "description": "Memory size",
                "width": 2
              },
              "PSIZE": {
                "bit": 8,
                "description": "Peripheral size",
                "width": 2
              },
              "MINC": {
                "bit": 7,
                "description": "Memory increment mode"
              },
              "PINC": {
                "bit": 6,
                "description": "Peripheral increment mode"
              },
              "CIRC": {
                "bit": 5,
                "description": "Circular mode"
              },
              "DIR": {
                "bit": 4,
                "description": "Data transfer direction"
              },
              "TEIE": {
                "bit": 3,
                "description": "Transfer error interrupt\n              enable"
              },
              "HTIE": {
                "bit": 2,
                "description": "Half transfer interrupt\n              enable"
              },
              "TCIE": {
                "bit": 1,
                "description": "Transfer complete interrupt\n              enable"
              },
              "EN": {
                "bit": 0,
                "description": "Channel enable"
              }
            },
            "CNDTR7": {
              "NDT": {
                "bit": 0,
                "description": "Number of data to transfer",
                "width": 16
              }
            },
            "CPAR7": {
              "PA": {
                "bit": 0,
                "description": "Peripheral address",
                "width": 32
              }
            },
            "CMAR7": {
              "MA": {
                "bit": 0,
                "description": "Memory address",
                "width": 32
              }
            },
            "CSELR": {
              "C7S": {
                "bit": 24,
                "description": "DMA channel 7 selection",
                "width": 4
              },
              "C6S": {
                "bit": 20,
                "description": "DMA channel 6 selection",
                "width": 4
              },
              "C5S": {
                "bit": 16,
                "description": "DMA channel 5 selection",
                "width": 4
              },
              "C4S": {
                "bit": 12,
                "description": "DMA channel 4 selection",
                "width": 4
              },
              "C3S": {
                "bit": 8,
                "description": "DMA channel 3 selection",
                "width": 4
              },
              "C2S": {
                "bit": 4,
                "description": "DMA channel 2 selection",
                "width": 4
              },
              "C1S": {
                "bit": 0,
                "description": "DMA channel 1 selection",
                "width": 4
              }
            }
          }
        },
        "CRC": {
          "instances": [
            {
              "name": "CRC",
              "base": "0x40023000"
            }
          ],
          "registers": {
            "DR": {
              "offset": "0x00",
              "size": 32,
              "description": "Data register"
            },
            "IDR": {
              "offset": "0x04",
              "size": 32,
              "description": "Independent data register"
            },
            "CR": {
              "offset": "0x08",
              "size": 32,
              "description": "Control register"
            },
            "INIT": {
              "offset": "0x10",
              "size": 32,
              "description": "Initial CRC value"
            },
            "POL": {
              "offset": "0x14",
              "size": 32,
              "description": "polynomial"
            }
          },
          "bits": {
            "DR": {
              "DR": {
                "bit": 0,
                "description": "Data register bits",
                "width": 32
              }
            },
            "IDR": {
              "IDR": {
                "bit": 0,
                "description": "General-purpose 8-bit data register\n              bits",
                "width": 8
              }
            },
            "CR": {
              "REV_OUT": {
                "bit": 7,
                "description": "Reverse output data"
              },
              "REV_IN": {
                "bit": 5,
                "description": "Reverse input data",
                "width": 2
              },
              "POLYSIZE": {
                "bit": 3,
                "description": "Polynomial size",
                "width": 2
              },
              "RESET": {
                "bit": 0,
                "description": "RESET bit"
              }
            },
            "INIT": {
              "CRC_INIT": {
                "bit": 0,
                "description": "Programmable initial CRC\n              value",
                "width": 32
              }
            },
            "POL": {
              "Polynomialcoefficients": {
                "bit": 0,
                "description": "Programmable polynomial",
                "width": 32
              }
            }
          }
        },
        "GPIO": {
          "instances": [
            {
              "name": "GPIOA",
              "base": "0x50000000"
            },
            {
              "name": "GPIOB",
              "base": "0x50000400"
            },
            {
              "name": "GPIOC",
              "base": "0x50000800"
            },
            {
              "name": "GPIOD",
              "base": "0x50000C00"
            },
            {
              "name": "GPIOH",
              "base": "0x50001C00"
            },
            {
              "name": "GPIOE",
              "base": "0x50001000"
            }
          ],
          "registers": {
            "MODER": {
              "offset": "0x00",
              "size": 32,
              "description": "GPIO port mode register"
            },
            "OTYPER": {
              "offset": "0x04",
              "size": 32,
              "description": "GPIO port output type register"
            },
            "OSPEEDR": {
              "offset": "0x08",
              "size": 32,
              "description": "GPIO port output speed\n          register"
            },
            "PUPDR": {
              "offset": "0x0C",
              "size": 32,
              "description": "GPIO port pull-up/pull-down\n          register"
            },
            "IDR": {
              "offset": "0x10",
              "size": 32,
              "description": "GPIO port input data register"
            },
            "ODR": {
              "offset": "0x14",
              "size": 32,
              "description": "GPIO port output data register"
            },
            "BSRR": {
              "offset": "0x18",
              "size": 32,
              "description": "GPIO port bit set/reset\n          register"
            },
            "LCKR": {
              "offset": "0x1C",
              "size": 32,
              "description": "GPIO port configuration lock\n          register"
            },
            "AFRL": {
              "offset": "0x20",
              "size": 32,
              "description": "GPIO alternate function low\n          register"
            },
            "AFRH": {
              "offset": "0x24",
              "size": 32,
              "description": "GPIO alternate function high\n          register"
            },
            "BRR": {
              "offset": "0x28",
              "size": 32,
              "description": "GPIO port bit reset register"
            }
          },
          "bits": {
            "MODER": {
              "MODE0": {
                "bit": 0,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              },
              "MODE1": {
                "bit": 2,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              },
              "MODE2": {
                "bit": 4,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              },
              "MODE3": {
                "bit": 6,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              },
              "MODE4": {
                "bit": 8,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              },
              "MODE5": {
                "bit": 10,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              },
              "MODE6": {
                "bit": 12,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              },
              "MODE7": {
                "bit": 14,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              },
              "MODE8": {
                "bit": 16,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              },
              "MODE9": {
                "bit": 18,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              },
              "MODE10": {
                "bit": 20,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              },
              "MODE11": {
                "bit": 22,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              },
              "MODE12": {
                "bit": 24,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              },
              "MODE13": {
                "bit": 26,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              },
              "MODE14": {
                "bit": 28,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              },
              "MODE15": {
                "bit": 30,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              }
            },
            "OTYPER": {
              "OT15": {
                "bit": 15,
                "description": "Port x configuration bits (y =\n              0..15)"
              },
              "OT14": {
                "bit": 14,
                "description": "Port x configuration bits (y =\n              0..15)"
              },
              "OT13": {
                "bit": 13,
                "description": "Port x configuration bits (y =\n              0..15)"
              },
              "OT12": {
                "bit": 12,
                "description": "Port x configuration bits (y =\n              0..15)"
              },
              "OT11": {
                "bit": 11,
                "description": "Port x configuration bits (y =\n              0..15)"
              },
              "OT10": {
                "bit": 10,
                "description": "Port x configuration bits (y =\n              0..15)"
              },
              "OT9": {
                "bit": 9,
                "description": "Port x configuration bits (y =\n              0..15)"
              },
              "OT8": {
                "bit": 8,
                "description": "Port x configuration bits (y =\n              0..15)"
              },
              "OT7": {
                "bit": 7,
                "description": "Port x configuration bits (y =\n              0..15)"
              },
              "OT6": {
                "bit": 6,
                "description": "Port x configuration bits (y =\n              0..15)"
              },
              "OT5": {
                "bit": 5,
                "description": "Port x configuration bits (y =\n              0..15)"
              },
              "OT4": {
                "bit": 4,
                "description": "Port x configuration bits (y =\n              0..15)"
              },
              "OT3": {
                "bit": 3,
                "description": "Port x configuration bits (y =\n              0..15)"
              },
              "OT2": {
                "bit": 2,
                "description": "Port x configuration bits (y =\n              0..15)"
              },
              "OT1": {
                "bit": 1,
                "description": "Port x configuration bits (y =\n              0..15)"
              },
              "OT0": {
                "bit": 0,
                "description": "Port x configuration bits (y =\n              0..15)"
              }
            },
            "OSPEEDR": {
              "OSPEED15": {
                "bit": 30,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              },
              "OSPEED14": {
                "bit": 28,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              },
              "OSPEED13": {
                "bit": 26,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              },
              "OSPEED12": {
                "bit": 24,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              },
              "OSPEED11": {
                "bit": 22,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              },
              "OSPEED10": {
                "bit": 20,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              },
              "OSPEED9": {
                "bit": 18,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              },
              "OSPEED8": {
                "bit": 16,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              },
              "OSPEED7": {
                "bit": 14,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              },
              "OSPEED6": {
                "bit": 12,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              },
              "OSPEED5": {
                "bit": 10,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              },
              "OSPEED4": {
                "bit": 8,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              },
              "OSPEED3": {
                "bit": 6,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              },
              "OSPEED2": {
                "bit": 4,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              },
              "OSPEED1": {
                "bit": 2,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              },
              "OSPEED0": {
                "bit": 0,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              }
            },
            "PUPDR": {
              "PUPD15": {
                "bit": 30,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              },
              "PUPD14": {
                "bit": 28,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              },
              "PUPD13": {
                "bit": 26,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              },
              "PUPD12": {
                "bit": 24,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              },
              "PUPD11": {
                "bit": 22,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              },
              "PUPD10": {
                "bit": 20,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              },
              "PUPD9": {
                "bit": 18,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              },
              "PUPD8": {
                "bit": 16,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              },
              "PUPD7": {
                "bit": 14,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              },
              "PUPD6": {
                "bit": 12,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              },
              "PUPD5": {
                "bit": 10,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              },
              "PUPD4": {
                "bit": 8,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              },
              "PUPD3": {
                "bit": 6,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              },
              "PUPD2": {
                "bit": 4,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              },
              "PUPD1": {
                "bit": 2,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              },
              "PUPD0": {
                "bit": 0,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              }
            },
            "IDR": {
              "ID15": {
                "bit": 15,
                "description": "Port input data bit (y =\n              0..15)"
              },
              "ID14": {
                "bit": 14,
                "description": "Port input data bit (y =\n              0..15)"
              },
              "ID13": {
                "bit": 13,
                "description": "Port input data bit (y =\n              0..15)"
              },
              "ID12": {
                "bit": 12,
                "description": "Port input data bit (y =\n              0..15)"
              },
              "ID11": {
                "bit": 11,
                "description": "Port input data bit (y =\n              0..15)"
              },
              "ID10": {
                "bit": 10,
                "description": "Port input data bit (y =\n              0..15)"
              },
              "ID9": {
                "bit": 9,
                "description": "Port input data bit (y =\n              0..15)"
              },
              "ID8": {
                "bit": 8,
                "description": "Port input data bit (y =\n              0..15)"
              },
              "ID7": {
                "bit": 7,
                "description": "Port input data bit (y =\n              0..15)"
              },
              "ID6": {
                "bit": 6,
                "description": "Port input data bit (y =\n              0..15)"
              },
              "ID5": {
                "bit": 5,
                "description": "Port input data bit (y =\n              0..15)"
              },
              "ID4": {
                "bit": 4,
                "description": "Port input data bit (y =\n              0..15)"
              },
              "ID3": {
                "bit": 3,
                "description": "Port input data bit (y =\n              0..15)"
              },
              "ID2": {
                "bit": 2,
                "description": "Port input data bit (y =\n              0..15)"
              },
              "ID1": {
                "bit": 1,
                "description": "Port input data bit (y =\n              0..15)"
              },
              "ID0": {
                "bit": 0,
                "description": "Port input data bit (y =\n              0..15)"
              }
            },
            "ODR": {
              "OD15": {
                "bit": 15,
                "description": "Port output data bit (y =\n              0..15)"
              },
              "OD14": {
                "bit": 14,
                "description": "Port output data bit (y =\n              0..15)"
              },
              "OD13": {
                "bit": 13,
                "description": "Port output data bit (y =\n              0..15)"
              },
              "OD12": {
                "bit": 12,
                "description": "Port output data bit (y =\n              0..15)"
              },
              "OD11": {
                "bit": 11,
                "description": "Port output data bit (y =\n              0..15)"
              },
              "OD10": {
                "bit": 10,
                "description": "Port output data bit (y =\n              0..15)"
              },
              "OD9": {
                "bit": 9,
                "description": "Port output data bit (y =\n              0..15)"
              },
              "OD8": {
                "bit": 8,
                "description": "Port output data bit (y =\n              0..15)"
              },
              "OD7": {
                "bit": 7,
                "description": "Port output data bit (y =\n              0..15)"
              },
              "OD6": {
                "bit": 6,
                "description": "Port output data bit (y =\n              0..15)"
              },
              "OD5": {
                "bit": 5,
                "description": "Port output data bit (y =\n              0..15)"
              },
              "OD4": {
                "bit": 4,
                "description": "Port output data bit (y =\n              0..15)"
              },
              "OD3": {
                "bit": 3,
                "description": "Port output data bit (y =\n              0..15)"
              },
              "OD2": {
                "bit": 2,
                "description": "Port output data bit (y =\n              0..15)"
              },
              "OD1": {
                "bit": 1,
                "description": "Port output data bit (y =\n              0..15)"
              },
              "OD0": {
                "bit": 0,
                "description": "Port output data bit (y =\n              0..15)"
              }
            },
            "BSRR": {
              "BR15": {
                "bit": 31,
                "description": "Port x reset bit y (y =\n              0..15)"
              },
              "BR14": {
                "bit": 30,
                "description": "Port x reset bit y (y =\n              0..15)"
              },
              "BR13": {
                "bit": 29,
                "description": "Port x reset bit y (y =\n              0..15)"
              },
              "BR12": {
                "bit": 28,
                "description": "Port x reset bit y (y =\n              0..15)"
              },
              "BR11": {
                "bit": 27,
                "description": "Port x reset bit y (y =\n              0..15)"
              },
              "BR10": {
                "bit": 26,
                "description": "Port x reset bit y (y =\n              0..15)"
              },
              "BR9": {
                "bit": 25,
                "description": "Port x reset bit y (y =\n              0..15)"
              },
              "BR8": {
                "bit": 24,
                "description": "Port x reset bit y (y =\n              0..15)"
              },
              "BR7": {
                "bit": 23,
                "description": "Port x reset bit y (y =\n              0..15)"
              },
              "BR6": {
                "bit": 22,
                "description": "Port x reset bit y (y =\n              0..15)"
              },
              "BR5": {
                "bit": 21,
                "description": "Port x reset bit y (y =\n              0..15)"
              },
              "BR4": {
                "bit": 20,
                "description": "Port x reset bit y (y =\n              0..15)"
              },
              "BR3": {
                "bit": 19,
                "description": "Port x reset bit y (y =\n              0..15)"
              },
              "BR2": {
                "bit": 18,
                "description": "Port x reset bit y (y =\n              0..15)"
              },
              "BR1": {
                "bit": 17,
                "description": "Port x reset bit y (y =\n              0..15)"
              },
              "BR0": {
                "bit": 16,
                "description": "Port x reset bit y (y =\n              0..15)"
              },
              "BS15": {
                "bit": 15,
                "description": "Port x set bit y (y=\n              0..15)"
              },
              "BS14": {
                "bit": 14,
                "description": "Port x set bit y (y=\n              0..15)"
              },
              "BS13": {
                "bit": 13,
                "description": "Port x set bit y (y=\n              0..15)"
              },
              "BS12": {
                "bit": 12,
                "description": "Port x set bit y (y=\n              0..15)"
              },
              "BS11": {
                "bit": 11,
                "description": "Port x set bit y (y=\n              0..15)"
              },
              "BS10": {
                "bit": 10,
                "description": "Port x set bit y (y=\n              0..15)"
              },
              "BS9": {
                "bit": 9,
                "description": "Port x set bit y (y=\n              0..15)"
              },
              "BS8": {
                "bit": 8,
                "description": "Port x set bit y (y=\n              0..15)"
              },
              "BS7": {
                "bit": 7,
                "description": "Port x set bit y (y=\n              0..15)"
              },
              "BS6": {
                "bit": 6,
                "description": "Port x set bit y (y=\n              0..15)"
              },
              "BS5": {
                "bit": 5,
                "description": "Port x set bit y (y=\n              0..15)"
              },
              "BS4": {
                "bit": 4,
                "description": "Port x set bit y (y=\n              0..15)"
              },
              "BS3": {
                "bit": 3,
                "description": "Port x set bit y (y=\n              0..15)"
              },
              "BS2": {
                "bit": 2,
                "description": "Port x set bit y (y=\n              0..15)"
              },
              "BS1": {
                "bit": 1,
                "description": "Port x set bit y (y=\n              0..15)"
              },
              "BS0": {
                "bit": 0,
                "description": "Port x set bit y (y=\n              0..15)"
              }
            },
            "LCKR": {
              "LCKK": {
                "bit": 16,
                "description": "Port x lock bit y (y=\n              0..15)"
              },
              "LCK15": {
                "bit": 15,
                "description": "Port x lock bit y (y=\n              0..15)"
              },
              "LCK14": {
                "bit": 14,
                "description": "Port x lock bit y (y=\n              0..15)"
              },
              "LCK13": {
                "bit": 13,
                "description": "Port x lock bit y (y=\n              0..15)"
              },
              "LCK12": {
                "bit": 12,
                "description": "Port x lock bit y (y=\n              0..15)"
              },
              "LCK11": {
                "bit": 11,
                "description": "Port x lock bit y (y=\n              0..15)"
              },
              "LCK10": {
                "bit": 10,
                "description": "Port x lock bit y (y=\n              0..15)"
              },
              "LCK9": {
                "bit": 9,
                "description": "Port x lock bit y (y=\n              0..15)"
              },
              "LCK8": {
                "bit": 8,
                "description": "Port x lock bit y (y=\n              0..15)"
              },
              "LCK7": {
                "bit": 7,
                "description": "Port x lock bit y (y=\n              0..15)"
              },
              "LCK6": {
                "bit": 6,
                "description": "Port x lock bit y (y=\n              0..15)"
              },
              "LCK5": {
                "bit": 5,
                "description": "Port x lock bit y (y=\n              0..15)"
              },
              "LCK4": {
                "bit": 4,
                "description": "Port x lock bit y (y=\n              0..15)"
              },
              "LCK3": {
                "bit": 3,
                "description": "Port x lock bit y (y=\n              0..15)"
              },
              "LCK2": {
                "bit": 2,
                "description": "Port x lock bit y (y=\n              0..15)"
              },
              "LCK1": {
                "bit": 1,
                "description": "Port x lock bit y (y=\n              0..15)"
              },
              "LCK0": {
                "bit": 0,
                "description": "Port x lock bit y (y=\n              0..15)"
              }
            },
            "AFRL": {
              "AFSEL7": {
                "bit": 28,
                "description": "Alternate function selection for port x\n              pin y (y = 0..7)",
                "width": 4
              },
              "AFSEL6": {
                "bit": 24,
                "description": "Alternate function selection for port x\n              pin y (y = 0..7)",
                "width": 4
              },
              "AFSEL5": {
                "bit": 20,
                "description": "Alternate function selection for port x\n              pin y (y = 0..7)",
                "width": 4
              },
              "AFSEL4": {
                "bit": 16,
                "description": "Alternate function selection for port x\n              pin y (y = 0..7)",
                "width": 4
              },
              "AFSEL3": {
                "bit": 12,
                "description": "Alternate function selection for port x\n              pin y (y = 0..7)",
                "width": 4
              },
              "AFSEL2": {
                "bit": 8,
                "description": "Alternate function selection for port x\n              pin y (y = 0..7)",
                "width": 4
              },
              "AFSEL1": {
                "bit": 4,
                "description": "Alternate function selection for port x\n              pin y (y = 0..7)",
                "width": 4
              },
              "AFSEL0": {
                "bit": 0,
                "description": "Alternate function selection for port x\n              pin y (y = 0..7)",
                "width": 4
              }
            },
            "AFRH": {
              "AFSEL15": {
                "bit": 28,
                "description": "Alternate function selection for port x\n              pin y (y = 8..15)",
                "width": 4
              },
              "AFSEL14": {
                "bit": 24,
                "description": "Alternate function selection for port x\n              pin y (y = 8..15)",
                "width": 4
              },
              "AFSEL13": {
                "bit": 20,
                "description": "Alternate function selection for port x\n              pin y (y = 8..15)",
                "width": 4
              },
              "AFSEL12": {
                "bit": 16,
                "description": "Alternate function selection for port x\n              pin y (y = 8..15)",
                "width": 4
              },
              "AFSEL11": {
                "bit": 12,
                "description": "Alternate function selection for port x\n              pin y (y = 8..15)",
                "width": 4
              },
              "AFSEL10": {
                "bit": 8,
                "description": "Alternate function selection for port x\n              pin y (y = 8..15)",
                "width": 4
              },
              "AFSEL9": {
                "bit": 4,
                "description": "Alternate function selection for port x\n              pin y (y = 8..15)",
                "width": 4
              },
              "AFSEL8": {
                "bit": 0,
                "description": "Alternate function selection for port x\n              pin y (y = 8..15)",
                "width": 4
              }
            },
            "BRR": {
              "BR15": {
                "bit": 15,
                "description": "Port x Reset bit y (y= 0 ..\n              15)"
              },
              "BR14": {
                "bit": 14,
                "description": "Port x Reset bit y (y= 0 ..\n              15)"
              },
              "BR13": {
                "bit": 13,
                "description": "Port x Reset bit y (y= 0 ..\n              15)"
              },
              "BR12": {
                "bit": 12,
                "description": "Port x Reset bit y (y= 0 ..\n              15)"
              },
              "BR11": {
                "bit": 11,
                "description": "Port x Reset bit y (y= 0 ..\n              15)"
              },
              "BR10": {
                "bit": 10,
                "description": "Port x Reset bit y (y= 0 ..\n              15)"
              },
              "BR9": {
                "bit": 9,
                "description": "Port x Reset bit y (y= 0 ..\n              15)"
              },
              "BR8": {
                "bit": 8,
                "description": "Port x Reset bit y (y= 0 ..\n              15)"
              },
              "BR7": {
                "bit": 7,
                "description": "Port x Reset bit y (y= 0 ..\n              15)"
              },
              "BR6": {
                "bit": 6,
                "description": "Port x Reset bit y (y= 0 ..\n              15)"
              },
              "BR5": {
                "bit": 5,
                "description": "Port x Reset bit y (y= 0 ..\n              15)"
              },
              "BR4": {
                "bit": 4,
                "description": "Port x Reset bit y (y= 0 ..\n              15)"
              },
              "BR3": {
                "bit": 3,
                "description": "Port x Reset bit y (y= 0 ..\n              15)"
              },
              "BR2": {
                "bit": 2,
                "description": "Port x Reset bit y (y= 0 ..\n              15)"
              },
              "BR1": {
                "bit": 1,
                "description": "Port x Reset bit y (y= 0 ..\n              15)"
              },
              "BR0": {
                "bit": 0,
                "description": "Port x Reset bit y (y= 0 ..\n              15)"
              }
            }
          }
        },
        "TIM": {
          "instances": [
            {
              "name": "LPTIM",
              "base": "0x40007C00",
              "irq": 13
            },
            {
              "name": "TIM2",
              "base": "0x40000000",
              "irq": 15
            },
            {
              "name": "TIM3",
              "base": "0x40000400",
              "irq": 16
            },
            {
              "name": "TIM6",
              "base": "0x40001000",
              "irq": 17
            },
            {
              "name": "TIM7",
              "base": "0x40001400",
              "irq": 18
            },
            {
              "name": "TIM21",
              "base": "0x40010800",
              "irq": 20
            },
            {
              "name": "TIM22",
              "base": "0x40011400",
              "irq": 22
            }
          ],
          "registers": {
            "ISR": {
              "offset": "0x00",
              "size": 32,
              "description": "Interrupt and Status Register"
            },
            "ICR": {
              "offset": "0x04",
              "size": 32,
              "description": "Interrupt Clear Register"
            },
            "IER": {
              "offset": "0x08",
              "size": 32,
              "description": "Interrupt Enable Register"
            },
            "CFGR": {
              "offset": "0x0C",
              "size": 32,
              "description": "Configuration Register"
            },
            "CR": {
              "offset": "0x10",
              "size": 32,
              "description": "Control Register"
            },
            "CMP": {
              "offset": "0x14",
              "size": 32,
              "description": "Compare Register"
            },
            "ARR": {
              "offset": "0x18",
              "size": 32,
              "description": "Autoreload Register"
            },
            "CNT": {
              "offset": "0x1C",
              "size": 32,
              "description": "Counter Register"
            }
          },
          "bits": {
            "ISR": {
              "DOWN": {
                "bit": 6,
                "description": "Counter direction change up to\n              down"
              },
              "UP": {
                "bit": 5,
                "description": "Counter direction change down to\n              up"
              },
              "ARROK": {
                "bit": 4,
                "description": "Autoreload register update\n              OK"
              },
              "CMPOK": {
                "bit": 3,
                "description": "Compare register update OK"
              },
              "EXTTRIG": {
                "bit": 2,
                "description": "External trigger edge\n              event"
              },
              "ARRM": {
                "bit": 1,
                "description": "Autoreload match"
              },
              "CMPM": {
                "bit": 0,
                "description": "Compare match"
              }
            },
            "ICR": {
              "DOWNCF": {
                "bit": 6,
                "description": "Direction change to down Clear\n              Flag"
              },
              "UPCF": {
                "bit": 5,
                "description": "Direction change to UP Clear\n              Flag"
              },
              "ARROKCF": {
                "bit": 4,
                "description": "Autoreload register update OK Clear\n              Flag"
              },
              "CMPOKCF": {
                "bit": 3,
                "description": "Compare register update OK Clear\n              Flag"
              },
              "EXTTRIGCF": {
                "bit": 2,
                "description": "External trigger valid edge Clear\n              Flag"
              },
              "ARRMCF": {
                "bit": 1,
                "description": "Autoreload match Clear\n              Flag"
              },
              "CMPMCF": {
                "bit": 0,
                "description": "compare match Clear Flag"
              }
            },
            "IER": {
              "DOWNIE": {
                "bit": 6,
                "description": "Direction change to down Interrupt\n              Enable"
              },
              "UPIE": {
                "bit": 5,
                "description": "Direction change to UP Interrupt\n              Enable"
              },
              "ARROKIE": {
                "bit": 4,
                "description": "Autoreload register update OK Interrupt\n              Enable"
              },
              "CMPOKIE": {
                "bit": 3,
                "description": "Compare register update OK Interrupt\n              Enable"
              },
              "EXTTRIGIE": {
                "bit": 2,
                "description": "External trigger valid edge Interrupt\n              Enable"
              },
              "ARRMIE": {
                "bit": 1,
                "description": "Autoreload match Interrupt\n              Enable"
              },
              "CMPMIE": {
                "bit": 0,
                "description": "Compare match Interrupt\n              Enable"
              }
            },
            "CFGR": {
              "ENC": {
                "bit": 24,
                "description": "Encoder mode enable"
              },
              "COUNTMODE": {
                "bit": 23,
                "description": "counter mode enabled"
              },
              "PRELOAD": {
                "bit": 22,
                "description": "Registers update mode"
              },
              "WAVPOL": {
                "bit": 21,
                "description": "Waveform shape polarity"
              },
              "WAVE": {
                "bit": 20,
                "description": "Waveform shape"
              },
              "TIMOUT": {
                "bit": 19,
                "description": "Timeout enable"
              },
              "TRIGEN": {
                "bit": 17,
                "description": "Trigger enable and\n              polarity",
                "width": 2
              },
              "TRIGSEL": {
                "bit": 13,
                "description": "Trigger selector",
                "width": 3
              },
              "PRESC": {
                "bit": 9,
                "description": "Clock prescaler",
                "width": 3
              },
              "TRGFLT": {
                "bit": 6,
                "description": "Configurable digital filter for\n              trigger",
                "width": 2
              },
              "CKFLT": {
                "bit": 3,
                "description": "Configurable digital filter for external\n              clock",
                "width": 2
              },
              "CKPOL": {
                "bit": 1,
                "description": "Clock Polarity",
                "width": 2
              },
              "CKSEL": {
                "bit": 0,
                "description": "Clock selector"
              }
            },
            "CR": {
              "CNTSTRT": {
                "bit": 2,
                "description": "Timer start in continuous\n              mode"
              },
              "SNGSTRT": {
                "bit": 1,
                "description": "LPTIM start in single mode"
              },
              "ENABLE": {
                "bit": 0,
                "description": "LPTIM Enable"
              }
            },
            "CMP": {
              "CMP": {
                "bit": 0,
                "description": "Compare value.",
                "width": 16
              }
            },
            "ARR": {
              "ARR": {
                "bit": 0,
                "description": "Auto reload value.",
                "width": 16
              }
            },
            "CNT": {
              "CNT": {
                "bit": 0,
                "description": "Counter value.",
                "width": 16
              }
            }
          }
        },
        "RTC": {
          "instances": [
            {
              "name": "RTC",
              "base": "0x40002800",
              "irq": 2
            }
          ],
          "registers": {
            "TR": {
              "offset": "0x00",
              "size": 32,
              "description": "RTC time register"
            },
            "DR": {
              "offset": "0x04",
              "size": 32,
              "description": "RTC date register"
            },
            "CR": {
              "offset": "0x08",
              "size": 32,
              "description": "RTC control register"
            },
            "ISR": {
              "offset": "0x0C",
              "size": 32,
              "description": "RTC initialization and status\n          register"
            },
            "PRER": {
              "offset": "0x10",
              "size": 32,
              "description": "RTC prescaler register"
            },
            "WUTR": {
              "offset": "0x14",
              "size": 32,
              "description": "RTC wakeup timer register"
            },
            "ALRMAR": {
              "offset": "0x1C",
              "size": 32,
              "description": "RTC alarm A register"
            },
            "ALRMBR": {
              "offset": "0x20",
              "size": 32,
              "description": "RTC alarm B register"
            },
            "WPR": {
              "offset": "0x24",
              "size": 32,
              "description": "write protection register"
            },
            "SSR": {
              "offset": "0x28",
              "size": 32,
              "description": "RTC sub second register"
            },
            "SHIFTR": {
              "offset": "0x2C",
              "size": 32,
              "description": "RTC shift control register"
            },
            "TSTR": {
              "offset": "0x30",
              "size": 32,
              "description": "RTC timestamp time register"
            },
            "TSDR": {
              "offset": "0x34",
              "size": 32,
              "description": "RTC timestamp date register"
            },
            "TSSSR": {
              "offset": "0x38",
              "size": 32,
              "description": "RTC time-stamp sub second\n          register"
            },
            "CALR": {
              "offset": "0x3C",
              "size": 32,
              "description": "RTC calibration register"
            },
            "TAMPCR": {
              "offset": "0x40",
              "size": 32,
              "description": "RTC tamper configuration\n          register"
            },
            "ALRMASSR": {
              "offset": "0x44",
              "size": 32,
              "description": "RTC alarm A sub second\n          register"
            },
            "ALRMBSSR": {
              "offset": "0x48",
              "size": 32,
              "description": "RTC alarm B sub second\n          register"
            },
            "OR": {
              "offset": "0x4C",
              "size": 32,
              "description": "option register"
            },
            "BKP0R": {
              "offset": "0x50",
              "size": 32,
              "description": "RTC backup registers"
            },
            "BKP1R": {
              "offset": "0x54",
              "size": 32,
              "description": "RTC backup registers"
            },
            "BKP2R": {
              "offset": "0x58",
              "size": 32,
              "description": "RTC backup registers"
            },
            "BKP3R": {
              "offset": "0x5C",
              "size": 32,
              "description": "RTC backup registers"
            },
            "BKP4R": {
              "offset": "0x60",
              "size": 32,
              "description": "RTC backup registers"
            }
          },
          "bits": {
            "TR": {
              "PM": {
                "bit": 22,
                "description": "AM/PM notation"
              },
              "HT": {
                "bit": 20,
                "description": "Hour tens in BCD format",
                "width": 2
              },
              "HU": {
                "bit": 16,
                "description": "Hour units in BCD format",
                "width": 4
              },
              "MNT": {
                "bit": 12,
                "description": "Minute tens in BCD format",
                "width": 3
              },
              "MNU": {
                "bit": 8,
                "description": "Minute units in BCD format",
                "width": 4
              },
              "ST": {
                "bit": 4,
                "description": "Second tens in BCD format",
                "width": 3
              },
              "SU": {
                "bit": 0,
                "description": "Second units in BCD format",
                "width": 4
              }
            },
            "DR": {
              "YT": {
                "bit": 20,
                "description": "Year tens in BCD format",
                "width": 4
              },
              "YU": {
                "bit": 16,
                "description": "Year units in BCD format",
                "width": 4
              },
              "WDU": {
                "bit": 13,
                "description": "Week day units",
                "width": 3
              },
              "MT": {
                "bit": 12,
                "description": "Month tens in BCD format"
              },
              "MU": {
                "bit": 8,
                "description": "Month units in BCD format",
                "width": 4
              },
              "DT": {
                "bit": 4,
                "description": "Date tens in BCD format",
                "width": 2
              },
              "DU": {
                "bit": 0,
                "description": "Date units in BCD format",
                "width": 4
              }
            },
            "CR": {
              "COE": {
                "bit": 23,
                "description": "Calibration output enable"
              },
              "OSEL": {
                "bit": 21,
                "description": "Output selection",
                "width": 2
              },
              "POL": {
                "bit": 20,
                "description": "Output polarity"
              },
              "COSEL": {
                "bit": 19,
                "description": "Calibration output\n              selection"
              },
              "BKP": {
                "bit": 18,
                "description": "Backup"
              },
              "SUB1H": {
                "bit": 17,
                "description": "Subtract 1 hour (winter time\n              change)"
              },
              "ADD1H": {
                "bit": 16,
                "description": "Add 1 hour (summer time\n              change)"
              },
              "TSIE": {
                "bit": 15,
                "description": "Time-stamp interrupt\n              enable"
              },
              "WUTIE": {
                "bit": 14,
                "description": "Wakeup timer interrupt\n              enable"
              },
              "ALRBIE": {
                "bit": 13,
                "description": "Alarm B interrupt enable"
              },
              "ALRAIE": {
                "bit": 12,
                "description": "Alarm A interrupt enable"
              },
              "TSE": {
                "bit": 11,
                "description": "timestamp enable"
              },
              "WUTE": {
                "bit": 10,
                "description": "Wakeup timer enable"
              },
              "ALRBE": {
                "bit": 9,
                "description": "Alarm B enable"
              },
              "ALRAE": {
                "bit": 8,
                "description": "Alarm A enable"
              },
              "FMT": {
                "bit": 6,
                "description": "Hour format"
              },
              "BYPSHAD": {
                "bit": 5,
                "description": "Bypass the shadow\n              registers"
              },
              "REFCKON": {
                "bit": 4,
                "description": "RTC_REFIN reference clock detection\n              enable (50 or 60 Hz)"
              },
              "TSEDGE": {
                "bit": 3,
                "description": "Time-stamp event active\n              edge"
              },
              "WUCKSEL": {
                "bit": 0,
                "description": "Wakeup clock selection",
                "width": 3
              }
            },
            "ISR": {
              "TAMP2F": {
                "bit": 14,
                "description": "RTC_TAMP2 detection flag"
              },
              "TAMP1F": {
                "bit": 13,
                "description": "RTC_TAMP1 detection flag"
              },
              "TSOVF": {
                "bit": 12,
                "description": "Time-stamp overflow flag"
              },
              "TSF": {
                "bit": 11,
                "description": "Time-stamp flag"
              },
              "WUTF": {
                "bit": 10,
                "description": "Wakeup timer flag"
              },
              "ALRBF": {
                "bit": 9,
                "description": "Alarm B flag"
              },
              "ALRAF": {
                "bit": 8,
                "description": "Alarm A flag"
              },
              "INIT": {
                "bit": 7,
                "description": "Initialization mode"
              },
              "INITF": {
                "bit": 6,
                "description": "Initialization flag"
              },
              "RSF": {
                "bit": 5,
                "description": "Registers synchronization\n              flag"
              },
              "INITS": {
                "bit": 4,
                "description": "Initialization status flag"
              },
              "SHPF": {
                "bit": 3,
                "description": "Shift operation pending"
              },
              "WUTWF": {
                "bit": 2,
                "description": "Wakeup timer write flag"
              },
              "ALRBWF": {
                "bit": 1,
                "description": "Alarm B write flag"
              },
              "ALRAWF": {
                "bit": 0,
                "description": "Alarm A write flag"
              }
            },
            "PRER": {
              "PREDIV_A": {
                "bit": 16,
                "description": "Asynchronous prescaler\n              factor",
                "width": 7
              },
              "PREDIV_S": {
                "bit": 0,
                "description": "Synchronous prescaler\n              factor",
                "width": 16
              }
            },
            "WUTR": {
              "WUT": {
                "bit": 0,
                "description": "Wakeup auto-reload value\n              bits",
                "width": 16
              }
            },
            "ALRMAR": {
              "MSK4": {
                "bit": 31,
                "description": "Alarm A date mask"
              },
              "WDSEL": {
                "bit": 30,
                "description": "Week day selection"
              },
              "DT": {
                "bit": 28,
                "description": "Date tens in BCD format.",
                "width": 2
              },
              "DU": {
                "bit": 24,
                "description": "Date units or day in BCD\n              format.",
                "width": 4
              },
              "MSK3": {
                "bit": 23,
                "description": "Alarm A hours mask"
              },
              "PM": {
                "bit": 22,
                "description": "AM/PM notation"
              },
              "HT": {
                "bit": 20,
                "description": "Hour tens in BCD format.",
                "width": 2
              },
              "HU": {
                "bit": 16,
                "description": "Hour units in BCD format.",
                "width": 4
              },
              "MSK2": {
                "bit": 15,
                "description": "Alarm A minutes mask"
              },
              "MNT": {
                "bit": 12,
                "description": "Minute tens in BCD format.",
                "width": 3
              },
              "MNU": {
                "bit": 8,
                "description": "Minute units in BCD\n              format.",
                "width": 4
              },
              "MSK1": {
                "bit": 7,
                "description": "Alarm A seconds mask"
              },
              "ST": {
                "bit": 4,
                "description": "Second tens in BCD format.",
                "width": 3
              },
              "SU": {
                "bit": 0,
                "description": "Second units in BCD\n              format.",
                "width": 4
              }
            },
            "ALRMBR": {
              "MSK4": {
                "bit": 31,
                "description": "Alarm B date mask"
              },
              "WDSEL": {
                "bit": 30,
                "description": "Week day selection"
              },
              "DT": {
                "bit": 28,
                "description": "Date tens in BCD format",
                "width": 2
              },
              "DU": {
                "bit": 24,
                "description": "Date units or day in BCD\n              format",
                "width": 4
              },
              "MSK3": {
                "bit": 23,
                "description": "Alarm B hours mask"
              },
              "PM": {
                "bit": 22,
                "description": "AM/PM notation"
              },
              "HT": {
                "bit": 20,
                "description": "Hour tens in BCD format",
                "width": 2
              },
              "HU": {
                "bit": 16,
                "description": "Hour units in BCD format",
                "width": 4
              },
              "MSK2": {
                "bit": 15,
                "description": "Alarm B minutes mask"
              },
              "MNT": {
                "bit": 12,
                "description": "Minute tens in BCD format",
                "width": 3
              },
              "MNU": {
                "bit": 8,
                "description": "Minute units in BCD format",
                "width": 4
              },
              "MSK1": {
                "bit": 7,
                "description": "Alarm B seconds mask"
              },
              "ST": {
                "bit": 4,
                "description": "Second tens in BCD format",
                "width": 3
              },
              "SU": {
                "bit": 0,
                "description": "Second units in BCD format",
                "width": 4
              }
            },
            "WPR": {
              "KEY": {
                "bit": 0,
                "description": "Write protection key",
                "width": 8
              }
            },
            "SSR": {
              "SS": {
                "bit": 0,
                "description": "Sub second value",
                "width": 16
              }
            },
            "SHIFTR": {
              "ADD1S": {
                "bit": 31,
                "description": "Add one second"
              },
              "SUBFS": {
                "bit": 0,
                "description": "Subtract a fraction of a\n              second",
                "width": 15
              }
            },
            "TSTR": {
              "PM": {
                "bit": 22,
                "description": "AM/PM notation"
              },
              "HT": {
                "bit": 20,
                "description": "Hour tens in BCD format.",
                "width": 2
              },
              "HU": {
                "bit": 16,
                "description": "Hour units in BCD format.",
                "width": 4
              },
              "MNT": {
                "bit": 12,
                "description": "Minute tens in BCD format.",
                "width": 3
              },
              "MNU": {
                "bit": 8,
                "description": "Minute units in BCD\n              format.",
                "width": 4
              },
              "ST": {
                "bit": 4,
                "description": "Second tens in BCD format.",
                "width": 3
              },
              "SU": {
                "bit": 0,
                "description": "Second units in BCD\n              format.",
                "width": 4
              }
            },
            "TSDR": {
              "WDU": {
                "bit": 13,
                "description": "Week day units",
                "width": 3
              },
              "MT": {
                "bit": 12,
                "description": "Month tens in BCD format"
              },
              "MU": {
                "bit": 8,
                "description": "Month units in BCD format",
                "width": 4
              },
              "DT": {
                "bit": 4,
                "description": "Date tens in BCD format",
                "width": 2
              },
              "DU": {
                "bit": 0,
                "description": "Date units in BCD format",
                "width": 4
              }
            },
            "TSSSR": {
              "SS": {
                "bit": 0,
                "description": "Sub second value",
                "width": 16
              }
            },
            "CALR": {
              "CALP": {
                "bit": 15,
                "description": "Increase frequency of RTC by 488.5\n              ppm"
              },
              "CALW8": {
                "bit": 14,
                "description": "Use an 8-second calibration cycle\n              period"
              },
              "CALW16": {
                "bit": 13,
                "description": "Use a 16-second calibration cycle\n              period"
              },
              "CALM": {
                "bit": 0,
                "description": "Calibration minus",
                "width": 9
              }
            },
            "TAMPCR": {
              "TAMP2MF": {
                "bit": 21,
                "description": "Tamper 2 mask flag"
              },
              "TAMP2NOERASE": {
                "bit": 20,
                "description": "Tamper 2 no erase"
              },
              "TAMP2IE": {
                "bit": 19,
                "description": "Tamper 2 interrupt enable"
              },
              "TAMP1MF": {
                "bit": 18,
                "description": "Tamper 1 mask flag"
              },
              "TAMP1NOERASE": {
                "bit": 17,
                "description": "Tamper 1 no erase"
              },
              "TAMP1IE": {
                "bit": 16,
                "description": "Tamper 1 interrupt enable"
              },
              "TAMPPUDIS": {
                "bit": 15,
                "description": "RTC_TAMPx pull-up disable"
              },
              "TAMPPRCH": {
                "bit": 13,
                "description": "RTC_TAMPx precharge\n              duration",
                "width": 2
              },
              "TAMPFLT": {
                "bit": 11,
                "description": "RTC_TAMPx filter count",
                "width": 2
              },
              "TAMPFREQ": {
                "bit": 8,
                "description": "Tamper sampling frequency",
                "width": 3
              },
              "TAMPTS": {
                "bit": 7,
                "description": "Activate timestamp on tamper detection\n              event"
              },
              "TAMP2_TRG": {
                "bit": 4,
                "description": "Active level for RTC_TAMP2\n              input"
              },
              "TAMP2E": {
                "bit": 3,
                "description": "RTC_TAMP2 input detection\n              enable"
              },
              "TAMPIE": {
                "bit": 2,
                "description": "Tamper interrupt enable"
              },
              "TAMP1TRG": {
                "bit": 1,
                "description": "Active level for RTC_TAMP1\n              input"
              },
              "TAMP1E": {
                "bit": 0,
                "description": "RTC_TAMP1 input detection\n              enable"
              }
            },
            "ALRMASSR": {
              "MASKSS": {
                "bit": 24,
                "description": "Mask the most-significant bits starting\n              at this bit",
                "width": 4
              },
              "SS": {
                "bit": 0,
                "description": "Sub seconds value",
                "width": 15
              }
            },
            "ALRMBSSR": {
              "MASKSS": {
                "bit": 24,
                "description": "Mask the most-significant bits starting\n              at this bit",
                "width": 4
              },
              "SS": {
                "bit": 0,
                "description": "Sub seconds value",
                "width": 15
              }
            },
            "OR": {
              "RTC_OUT_RMP": {
                "bit": 1,
                "description": "RTC_ALARM on PC13 output\n              type"
              },
              "RTC_ALARM_TYPE": {
                "bit": 0,
                "description": "RTC_ALARM on PC13 output\n              type"
              }
            },
            "BKP0R": {
              "BKP": {
                "bit": 0,
                "description": "BKP",
                "width": 32
              }
            },
            "BKP1R": {
              "BKP": {
                "bit": 0,
                "description": "BKP",
                "width": 32
              }
            },
            "BKP2R": {
              "BKP": {
                "bit": 0,
                "description": "BKP",
                "width": 32
              }
            },
            "BKP3R": {
              "BKP": {
                "bit": 0,
                "description": "BKP",
                "width": 32
              }
            },
            "BKP4R": {
              "BKP": {
                "bit": 0,
                "description": "BKP",
                "width": 32
              }
            }
          }
        },
        "USART": {
          "instances": [
            {
              "name": "USART1",
              "base": "0x40013800",
              "irq": 27
            },
            {
              "name": "USART2",
              "base": "0x40004400"
            },
            {
              "name": "USART4",
              "base": "0x40004C00",
              "irq": 14
            },
            {
              "name": "USART5",
              "base": "0x40005000",
              "irq": 28
            },
            {
              "name": "LPUART1",
              "base": "0x40004800"
            }
          ],
          "registers": {
            "CR1": {
              "offset": "0x00",
              "size": 32,
              "description": "Control register 1"
            },
            "CR2": {
              "offset": "0x04",
              "size": 32,
              "description": "Control register 2"
            },
            "CR3": {
              "offset": "0x08",
              "size": 32,
              "description": "Control register 3"
            },
            "BRR": {
              "offset": "0x0C",
              "size": 32,
              "description": "Baud rate register"
            },
            "GTPR": {
              "offset": "0x10",
              "size": 32,
              "description": "Guard time and prescaler\n          register"
            },
            "RTOR": {
              "offset": "0x14",
              "size": 32,
              "description": "Receiver timeout register"
            },
            "RQR": {
              "offset": "0x18",
              "size": 32,
              "description": "Request register"
            },
            "ISR": {
              "offset": "0x1C",
              "size": 32,
              "description": "Interrupt & status\n          register"
            },
            "ICR": {
              "offset": "0x20",
              "size": 32,
              "description": "Interrupt flag clear register"
            },
            "RDR": {
              "offset": "0x24",
              "size": 32,
              "description": "Receive data register"
            },
            "TDR": {
              "offset": "0x28",
              "size": 32,
              "description": "Transmit data register"
            }
          },
          "bits": {
            "CR1": {
              "M1": {
                "bit": 28,
                "description": "Word length"
              },
              "EOBIE": {
                "bit": 27,
                "description": "End of Block interrupt\n              enable"
              },
              "RTOIE": {
                "bit": 26,
                "description": "Receiver timeout interrupt\n              enable"
              },
              "DEAT4": {
                "bit": 25,
                "description": "Driver Enable assertion\n              time"
              },
              "DEAT3": {
                "bit": 24,
                "description": "DEAT3"
              },
              "DEAT2": {
                "bit": 23,
                "description": "DEAT2"
              },
              "DEAT1": {
                "bit": 22,
                "description": "DEAT1"
              },
              "DEAT0": {
                "bit": 21,
                "description": "DEAT0"
              },
              "DEDT4": {
                "bit": 20,
                "description": "Driver Enable de-assertion\n              time"
              },
              "DEDT3": {
                "bit": 19,
                "description": "DEDT3"
              },
              "DEDT2": {
                "bit": 18,
                "description": "DEDT2"
              },
              "DEDT1": {
                "bit": 17,
                "description": "DEDT1"
              },
              "DEDT0": {
                "bit": 16,
                "description": "DEDT0"
              },
              "OVER8": {
                "bit": 15,
                "description": "Oversampling mode"
              },
              "CMIE": {
                "bit": 14,
                "description": "Character match interrupt\n              enable"
              },
              "MME": {
                "bit": 13,
                "description": "Mute mode enable"
              },
              "M0": {
                "bit": 12,
                "description": "Word length"
              },
              "WAKE": {
                "bit": 11,
                "description": "Receiver wakeup method"
              },
              "PCE": {
                "bit": 10,
                "description": "Parity control enable"
              },
              "PS": {
                "bit": 9,
                "description": "Parity selection"
              },
              "PEIE": {
                "bit": 8,
                "description": "PE interrupt enable"
              },
              "TXEIE": {
                "bit": 7,
                "description": "interrupt enable"
              },
              "TCIE": {
                "bit": 6,
                "description": "Transmission complete interrupt\n              enable"
              },
              "RXNEIE": {
                "bit": 5,
                "description": "RXNE interrupt enable"
              },
              "IDLEIE": {
                "bit": 4,
                "description": "IDLE interrupt enable"
              },
              "TE": {
                "bit": 3,
                "description": "Transmitter enable"
              },
              "RE": {
                "bit": 2,
                "description": "Receiver enable"
              },
              "UESM": {
                "bit": 1,
                "description": "USART enable in Stop mode"
              },
              "UE": {
                "bit": 0,
                "description": "USART enable"
              }
            },
            "CR2": {
              "ADD4_7": {
                "bit": 28,
                "description": "Address of the USART node",
                "width": 4
              },
              "ADD0_3": {
                "bit": 24,
                "description": "Address of the USART node",
                "width": 4
              },
              "RTOEN": {
                "bit": 23,
                "description": "Receiver timeout enable"
              },
              "ABRMOD1": {
                "bit": 22,
                "description": "Auto baud rate mode"
              },
              "ABRMOD0": {
                "bit": 21,
                "description": "ABRMOD0"
              },
              "ABREN": {
                "bit": 20,
                "description": "Auto baud rate enable"
              },
              "MSBFIRST": {
                "bit": 19,
                "description": "Most significant bit first"
              },
              "TAINV": {
                "bit": 18,
                "description": "Binary data inversion"
              },
              "TXINV": {
                "bit": 17,
                "description": "TX pin active level\n              inversion"
              },
              "RXINV": {
                "bit": 16,
                "description": "RX pin active level\n              inversion"
              },
              "SWAP": {
                "bit": 15,
                "description": "Swap TX/RX pins"
              },
              "LINEN": {
                "bit": 14,
                "description": "LIN mode enable"
              },
              "STOP": {
                "bit": 12,
                "description": "STOP bits",
                "width": 2
              },
              "CLKEN": {
                "bit": 11,
                "description": "Clock enable"
              },
              "CPOL": {
                "bit": 10,
                "description": "Clock polarity"
              },
              "CPHA": {
                "bit": 9,
                "description": "Clock phase"
              },
              "LBCL": {
                "bit": 8,
                "description": "Last bit clock pulse"
              },
              "LBDIE": {
                "bit": 6,
                "description": "LIN break detection interrupt\n              enable"
              },
              "LBDL": {
                "bit": 5,
                "description": "LIN break detection length"
              },
              "ADDM7": {
                "bit": 4,
                "description": "7-bit Address Detection/4-bit Address\n              Detection"
              }
            },
            "CR3": {
              "WUFIE": {
                "bit": 22,
                "description": "Wakeup from Stop mode interrupt\n              enable"
              },
              "WUS": {
                "bit": 20,
                "description": "Wakeup from Stop mode interrupt flag\n              selection",
                "width": 2
              },
              "SCARCNT": {
                "bit": 17,
                "description": "Smartcard auto-retry count",
                "width": 3
              },
              "DEP": {
                "bit": 15,
                "description": "Driver enable polarity\n              selection"
              },
              "DEM": {
                "bit": 14,
                "description": "Driver enable mode"
              },
              "DDRE": {
                "bit": 13,
                "description": "DMA Disable on Reception\n              Error"
              },
              "OVRDIS": {
                "bit": 12,
                "description": "Overrun Disable"
              },
              "ONEBIT": {
                "bit": 11,
                "description": "One sample bit method\n              enable"
              },
              "CTSIE": {
                "bit": 10,
                "description": "CTS interrupt enable"
              },
              "CTSE": {
                "bit": 9,
                "description": "CTS enable"
              },
              "RTSE": {
                "bit": 8,
                "description": "RTS enable"
              },
              "DMAT": {
                "bit": 7,
                "description": "DMA enable transmitter"
              },
              "DMAR": {
                "bit": 6,
                "description": "DMA enable receiver"
              },
              "SCEN": {
                "bit": 5,
                "description": "Smartcard mode enable"
              },
              "NACK": {
                "bit": 4,
                "description": "Smartcard NACK enable"
              },
              "HDSEL": {
                "bit": 3,
                "description": "Half-duplex selection"
              },
              "IRLP": {
                "bit": 2,
                "description": "Ir low-power"
              },
              "IREN": {
                "bit": 1,
                "description": "Ir mode enable"
              },
              "EIE": {
                "bit": 0,
                "description": "Error interrupt enable"
              }
            },
            "BRR": {
              "DIV_Mantissa": {
                "bit": 4,
                "description": "DIV_Mantissa",
                "width": 12
              },
              "DIV_Fraction": {
                "bit": 0,
                "description": "DIV_Fraction",
                "width": 4
              }
            },
            "GTPR": {
              "GT": {
                "bit": 8,
                "description": "Guard time value",
                "width": 8
              },
              "PSC": {
                "bit": 0,
                "description": "Prescaler value",
                "width": 8
              }
            },
            "RTOR": {
              "BLEN": {
                "bit": 24,
                "description": "Block Length",
                "width": 8
              },
              "RTO": {
                "bit": 0,
                "description": "Receiver timeout value",
                "width": 24
              }
            },
            "RQR": {
              "TXFRQ": {
                "bit": 4,
                "description": "Transmit data flush\n              request"
              },
              "RXFRQ": {
                "bit": 3,
                "description": "Receive data flush request"
              },
              "MMRQ": {
                "bit": 2,
                "description": "Mute mode request"
              },
              "SBKRQ": {
                "bit": 1,
                "description": "Send break request"
              },
              "ABRRQ": {
                "bit": 0,
                "description": "Auto baud rate request"
              }
            },
            "ISR": {
              "REACK": {
                "bit": 22,
                "description": "REACK"
              },
              "TEACK": {
                "bit": 21,
                "description": "TEACK"
              },
              "WUF": {
                "bit": 20,
                "description": "WUF"
              },
              "RWU": {
                "bit": 19,
                "description": "RWU"
              },
              "SBKF": {
                "bit": 18,
                "description": "SBKF"
              },
              "CMF": {
                "bit": 17,
                "description": "CMF"
              },
              "BUSY": {
                "bit": 16,
                "description": "BUSY"
              },
              "ABRF": {
                "bit": 15,
                "description": "ABRF"
              },
              "ABRE": {
                "bit": 14,
                "description": "ABRE"
              },
              "EOBF": {
                "bit": 12,
                "description": "EOBF"
              },
              "RTOF": {
                "bit": 11,
                "description": "RTOF"
              },
              "CTS": {
                "bit": 10,
                "description": "CTS"
              },
              "CTSIF": {
                "bit": 9,
                "description": "CTSIF"
              },
              "LBDF": {
                "bit": 8,
                "description": "LBDF"
              },
              "TXE": {
                "bit": 7,
                "description": "TXE"
              },
              "TC": {
                "bit": 6,
                "description": "TC"
              },
              "RXNE": {
                "bit": 5,
                "description": "RXNE"
              },
              "IDLE": {
                "bit": 4,
                "description": "IDLE"
              },
              "ORE": {
                "bit": 3,
                "description": "ORE"
              },
              "NF": {
                "bit": 2,
                "description": "NF"
              },
              "FE": {
                "bit": 1,
                "description": "FE"
              },
              "PE": {
                "bit": 0,
                "description": "PE"
              }
            },
            "ICR": {
              "WUCF": {
                "bit": 20,
                "description": "Wakeup from Stop mode clear\n              flag"
              },
              "CMCF": {
                "bit": 17,
                "description": "Character match clear flag"
              },
              "EOBCF": {
                "bit": 12,
                "description": "End of block clear flag"
              },
              "RTOCF": {
                "bit": 11,
                "description": "Receiver timeout clear\n              flag"
              },
              "CTSCF": {
                "bit": 9,
                "description": "CTS clear flag"
              },
              "LBDCF": {
                "bit": 8,
                "description": "LIN break detection clear\n              flag"
              },
              "TCCF": {
                "bit": 6,
                "description": "Transmission complete clear\n              flag"
              },
              "IDLECF": {
                "bit": 4,
                "description": "Idle line detected clear\n              flag"
              },
              "ORECF": {
                "bit": 3,
                "description": "Overrun error clear flag"
              },
              "NCF": {
                "bit": 2,
                "description": "Noise detected clear flag"
              },
              "FECF": {
                "bit": 1,
                "description": "Framing error clear flag"
              },
              "PECF": {
                "bit": 0,
                "description": "Parity error clear flag"
              }
            },
            "RDR": {
              "RDR": {
                "bit": 0,
                "description": "Receive data value",
                "width": 9
              }
            },
            "TDR": {
              "TDR": {
                "bit": 0,
                "description": "Transmit data value",
                "width": 9
              }
            }
          }
        },
        "WDG": {
          "instances": [
            {
              "name": "IWDG",
              "base": "0x40003000"
            },
            {
              "name": "WWDG",
              "base": "0x40002C00",
              "irq": 0
            }
          ],
          "registers": {
            "KR": {
              "offset": "0x00",
              "size": 32,
              "description": "Key register"
            },
            "PR": {
              "offset": "0x04",
              "size": 32,
              "description": "Prescaler register"
            },
            "RLR": {
              "offset": "0x08",
              "size": 32,
              "description": "Reload register"
            },
            "SR": {
              "offset": "0x0C",
              "size": 32,
              "description": "Status register"
            },
            "WINR": {
              "offset": "0x10",
              "size": 32,
              "description": "Window register"
            }
          },
          "bits": {
            "KR": {
              "KEY": {
                "bit": 0,
                "description": "Key value (write only, read\n              0x0000)",
                "width": 16
              }
            },
            "PR": {
              "PR": {
                "bit": 0,
                "description": "Prescaler divider",
                "width": 3
              }
            },
            "RLR": {
              "RL": {
                "bit": 0,
                "description": "Watchdog counter reload\n              value",
                "width": 12
              }
            },
            "SR": {
              "WVU": {
                "bit": 2,
                "description": "Watchdog counter window value\n              update"
              },
              "RVU": {
                "bit": 1,
                "description": "Watchdog counter reload value\n              update"
              },
              "PVU": {
                "bit": 0,
                "description": "Watchdog prescaler value\n              update"
              }
            },
            "WINR": {
              "WIN": {
                "bit": 0,
                "description": "Watchdog counter window\n              value",
                "width": 12
              }
            }
          }
        },
        "Firewall": {
          "instances": [
            {
              "name": "Firewall",
              "base": "0x40011C00"
            }
          ],
          "registers": {
            "FIREWALL_CSSA": {
              "offset": "0x00",
              "size": 32,
              "description": "Code segment start address"
            },
            "FIREWALL_CSL": {
              "offset": "0x04",
              "size": 32,
              "description": "Code segment length"
            },
            "FIREWALL_NVDSSA": {
              "offset": "0x08",
              "size": 32,
              "description": "Non-volatile data segment start\n          address"
            },
            "FIREWALL_NVDSL": {
              "offset": "0x0C",
              "size": 32,
              "description": "Non-volatile data segment\n          length"
            },
            "FIREWALL_VDSSA": {
              "offset": "0x10",
              "size": 32,
              "description": "Volatile data segment start\n          address"
            },
            "FIREWALL_VDSL": {
              "offset": "0x14",
              "size": 32,
              "description": "Volatile data segment length"
            },
            "FIREWALL_CR": {
              "offset": "0x20",
              "size": 32,
              "description": "Configuration register"
            }
          },
          "bits": {
            "FIREWALL_CSSA": {
              "ADD": {
                "bit": 8,
                "description": "code segment start address",
                "width": 16
              }
            },
            "FIREWALL_CSL": {
              "LENG": {
                "bit": 8,
                "description": "code segment length",
                "width": 14
              }
            },
            "FIREWALL_NVDSSA": {
              "ADD": {
                "bit": 8,
                "description": "Non-volatile data segment start\n              address",
                "width": 16
              }
            },
            "FIREWALL_NVDSL": {
              "LENG": {
                "bit": 8,
                "description": "Non-volatile data segment\n              length",
                "width": 14
              }
            },
            "FIREWALL_VDSSA": {
              "ADD": {
                "bit": 6,
                "description": "Volatile data segment start\n              address",
                "width": 10
              }
            },
            "FIREWALL_VDSL": {
              "LENG": {
                "bit": 6,
                "description": "Non-volatile data segment\n              length",
                "width": 10
              }
            },
            "FIREWALL_CR": {
              "VDE": {
                "bit": 2,
                "description": "Volatile data execution"
              },
              "VDS": {
                "bit": 1,
                "description": "Volatile data shared"
              },
              "FPA": {
                "bit": 0,
                "description": "Firewall pre alarm"
              }
            }
          }
        },
        "RCC": {
          "instances": [
            {
              "name": "RCC",
              "base": "0x40021000",
              "irq": 4
            }
          ],
          "registers": {
            "CR": {
              "offset": "0x00",
              "size": 32,
              "description": "Clock control register"
            },
            "ICSCR": {
              "offset": "0x04",
              "size": 32,
              "description": "Internal clock sources calibration\n          register"
            },
            "CFGR": {
              "offset": "0x0C",
              "size": 32,
              "description": "Clock configuration register"
            },
            "CIER": {
              "offset": "0x10",
              "size": 32,
              "description": "Clock interrupt enable\n          register"
            },
            "CIFR": {
              "offset": "0x14",
              "size": 32,
              "description": "Clock interrupt flag register"
            },
            "CICR": {
              "offset": "0x18",
              "size": 32,
              "description": "Clock interrupt clear register"
            },
            "IOPRSTR": {
              "offset": "0x1C",
              "size": 32,
              "description": "GPIO reset register"
            },
            "AHBRSTR": {
              "offset": "0x20",
              "size": 32,
              "description": "AHB peripheral reset register"
            },
            "APB2RSTR": {
              "offset": "0x24",
              "size": 32,
              "description": "APB2 peripheral reset register"
            },
            "APB1RSTR": {
              "offset": "0x28",
              "size": 32,
              "description": "APB1 peripheral reset register"
            },
            "IOPENR": {
              "offset": "0x2C",
              "size": 32,
              "description": "GPIO clock enable register"
            },
            "AHBENR": {
              "offset": "0x30",
              "size": 32,
              "description": "AHB peripheral clock enable\n          register"
            },
            "APB2ENR": {
              "offset": "0x34",
              "size": 32,
              "description": "APB2 peripheral clock enable\n          register"
            },
            "APB1ENR": {
              "offset": "0x38",
              "size": 32,
              "description": "APB1 peripheral clock enable\n          register"
            },
            "IOPSMEN": {
              "offset": "0x3C",
              "size": 32,
              "description": "GPIO clock enable in sleep mode\n          register"
            },
            "AHBSMENR": {
              "offset": "0x40",
              "size": 32,
              "description": "AHB peripheral clock enable in sleep mode\n          register"
            },
            "APB2SMENR": {
              "offset": "0x44",
              "size": 32,
              "description": "APB2 peripheral clock enable in sleep mode\n          register"
            },
            "APB1SMENR": {
              "offset": "0x48",
              "size": 32,
              "description": "APB1 peripheral clock enable in sleep mode\n          register"
            },
            "CCIPR": {
              "offset": "0x4C",
              "size": 32,
              "description": "Clock configuration register"
            },
            "CSR": {
              "offset": "0x50",
              "size": 32,
              "description": "Control and status register"
            }
          },
          "bits": {
            "CR": {
              "PLLRDY": {
                "bit": 25,
                "description": "PLL clock ready flag"
              },
              "PLLON": {
                "bit": 24,
                "description": "PLL enable bit"
              },
              "RTCPRE": {
                "bit": 20,
                "description": "TC/LCD prescaler",
                "width": 2
              },
              "CSSLSEON": {
                "bit": 19,
                "description": "Clock security system on HSE enable\n              bit"
              },
              "HSEBYP": {
                "bit": 18,
                "description": "HSE clock bypass bit"
              },
              "HSERDY": {
                "bit": 17,
                "description": "HSE clock ready flag"
              },
              "HSEON": {
                "bit": 16,
                "description": "HSE clock enable bit"
              },
              "MSIRDY": {
                "bit": 9,
                "description": "MSI clock ready flag"
              },
              "MSION": {
                "bit": 8,
                "description": "MSI clock enable bit"
              },
              "HSI16DIVF": {
                "bit": 4,
                "description": "HSI16DIVF"
              },
              "HSI16DIVEN": {
                "bit": 3,
                "description": "HSI16DIVEN"
              },
              "HSI16RDYF": {
                "bit": 2,
                "description": "Internal high-speed clock ready\n              flag"
              },
              "HSI16KERON": {
                "bit": 1,
                "description": "High-speed internal clock enable bit for\n              some IP kernels"
              },
              "HSI16ON": {
                "bit": 0,
                "description": "16 MHz high-speed internal clock\n              enable"
              },
              "HSI16OUTEN": {
                "bit": 5,
                "description": "16 MHz high-speed internal clock output\n              enable"
              }
            },
            "ICSCR": {
              "MSITRIM": {
                "bit": 24,
                "description": "MSI clock trimming",
                "width": 8
              },
              "MSICAL": {
                "bit": 16,
                "description": "MSI clock calibration",
                "width": 8
              },
              "MSIRANGE": {
                "bit": 13,
                "description": "MSI clock ranges",
                "width": 3
              },
              "HSI16TRIM": {
                "bit": 8,
                "description": "High speed internal clock\n              trimming",
                "width": 5
              },
              "HSI16CAL": {
                "bit": 0,
                "description": "nternal high speed clock\n              calibration",
                "width": 8
              }
            },
            "CFGR": {
              "MCOPRE": {
                "bit": 28,
                "description": "Microcontroller clock output\n              prescaler",
                "width": 3
              },
              "MCOSEL": {
                "bit": 24,
                "description": "Microcontroller clock output\n              selection",
                "width": 3
              },
              "PLLDIV": {
                "bit": 22,
                "description": "PLL output division",
                "width": 2
              },
              "PLLMUL": {
                "bit": 18,
                "description": "PLL multiplication factor",
                "width": 4
              },
              "PLLSRC": {
                "bit": 16,
                "description": "PLL entry clock source"
              },
              "STOPWUCK": {
                "bit": 15,
                "description": "Wake-up from stop clock\n              selection"
              },
              "PPRE2": {
                "bit": 11,
                "description": "APB high-speed prescaler\n              (APB2)",
                "width": 3
              },
              "PPRE1": {
                "bit": 8,
                "description": "APB low-speed prescaler\n              (APB1)",
                "width": 3
              },
              "HPRE": {
                "bit": 4,
                "description": "AHB prescaler",
                "width": 4
              },
              "SWS": {
                "bit": 2,
                "description": "System clock switch status",
                "width": 2
              },
              "SW": {
                "bit": 0,
                "description": "System clock switch",
                "width": 2
              }
            },
            "CIER": {
              "CSSLSE": {
                "bit": 7,
                "description": "LSE CSS interrupt flag"
              },
              "MSIRDYIE": {
                "bit": 5,
                "description": "MSI ready interrupt flag"
              },
              "PLLRDYIE": {
                "bit": 4,
                "description": "PLL ready interrupt flag"
              },
              "HSERDYIE": {
                "bit": 3,
                "description": "HSE ready interrupt flag"
              },
              "HSI16RDYIE": {
                "bit": 2,
                "description": "HSI16 ready interrupt flag"
              },
              "LSERDYIE": {
                "bit": 1,
                "description": "LSE ready interrupt flag"
              },
              "LSIRDYIE": {
                "bit": 0,
                "description": "LSI ready interrupt flag"
              }
            },
            "CIFR": {
              "CSSHSEF": {
                "bit": 8,
                "description": "Clock Security System Interrupt\n              flag"
              },
              "CSSLSEF": {
                "bit": 7,
                "description": "LSE Clock Security System Interrupt\n              flag"
              },
              "MSIRDYF": {
                "bit": 5,
                "description": "MSI ready interrupt flag"
              },
              "PLLRDYF": {
                "bit": 4,
                "description": "PLL ready interrupt flag"
              },
              "HSERDYF": {
                "bit": 3,
                "description": "HSE ready interrupt flag"
              },
              "HSI16RDYF": {
                "bit": 2,
                "description": "HSI16 ready interrupt flag"
              },
              "LSERDYF": {
                "bit": 1,
                "description": "LSE ready interrupt flag"
              },
              "LSIRDYF": {
                "bit": 0,
                "description": "LSI ready interrupt flag"
              }
            },
            "CICR": {
              "CSSHSEC": {
                "bit": 8,
                "description": "Clock Security System Interrupt\n              clear"
              },
              "CSSLSEC": {
                "bit": 7,
                "description": "LSE Clock Security System Interrupt\n              clear"
              },
              "MSIRDYC": {
                "bit": 5,
                "description": "MSI ready Interrupt clear"
              },
              "PLLRDYC": {
                "bit": 4,
                "description": "PLL ready Interrupt clear"
              },
              "HSERDYC": {
                "bit": 3,
                "description": "HSE ready Interrupt clear"
              },
              "HSI16RDYC": {
                "bit": 2,
                "description": "HSI16 ready Interrupt\n              clear"
              },
              "LSERDYC": {
                "bit": 1,
                "description": "LSE ready Interrupt clear"
              },
              "LSIRDYC": {
                "bit": 0,
                "description": "LSI ready Interrupt clear"
              }
            },
            "IOPRSTR": {
              "IOPHRST": {
                "bit": 7,
                "description": "I/O port H reset"
              },
              "IOPDRST": {
                "bit": 3,
                "description": "I/O port D reset"
              },
              "IOPCRST": {
                "bit": 2,
                "description": "I/O port A reset"
              },
              "IOPBRST": {
                "bit": 1,
                "description": "I/O port B reset"
              },
              "IOPARST": {
                "bit": 0,
                "description": "I/O port A reset"
              },
              "IOPERST": {
                "bit": 4,
                "description": "I/O port E reset"
              }
            },
            "AHBRSTR": {
              "CRYPRST": {
                "bit": 24,
                "description": "Crypto module reset"
              },
              "CRCRST": {
                "bit": 12,
                "description": "Test integration module\n              reset"
              },
              "MIFRST": {
                "bit": 8,
                "description": "Memory interface reset"
              },
              "DMARST": {
                "bit": 0,
                "description": "DMA reset"
              }
            },
            "APB2RSTR": {
              "DBGRST": {
                "bit": 22,
                "description": "DBG reset"
              },
              "USART1RST": {
                "bit": 14,
                "description": "USART1 reset"
              },
              "SPI1RST": {
                "bit": 12,
                "description": "SPI 1 reset"
              },
              "ADCRST": {
                "bit": 9,
                "description": "ADC interface reset"
              },
              "TIM22RST": {
                "bit": 5,
                "description": "TIM22 timer reset"
              },
              "TIM21RST": {
                "bit": 2,
                "description": "TIM21 timer reset"
              },
              "SYSCFGRST": {
                "bit": 0,
                "description": "System configuration controller\n              reset"
              }
            },
            "APB1RSTR": {
              "LPTIM1RST": {
                "bit": 31,
                "description": "Low power timer reset"
              },
              "PWRRST": {
                "bit": 28,
                "description": "Power interface reset"
              },
              "I2C2RST": {
                "bit": 22,
                "description": "I2C2 reset"
              },
              "I2C1RST": {
                "bit": 21,
                "description": "I2C1 reset"
              },
              "LPUART1RST": {
                "bit": 18,
                "description": "LPUART1 reset"
              },
              "USART2RST": {
                "bit": 17,
                "description": "USART2 reset"
              },
              "SPI2RST": {
                "bit": 14,
                "description": "SPI2 reset"
              },
              "WWDGRST": {
                "bit": 11,
                "description": "Window watchdog reset"
              },
              "TIM6RST": {
                "bit": 4,
                "description": "Timer 6 reset"
              },
              "TIM2RST": {
                "bit": 0,
                "description": "Timer 2 reset"
              },
              "TIM3RST": {
                "bit": 1,
                "description": "Timer 3 reset"
              },
              "TIM7RST": {
                "bit": 5,
                "description": "Timer 7 reset"
              },
              "USART4RST": {
                "bit": 19,
                "description": "USART4 reset"
              },
              "USART5RST": {
                "bit": 20,
                "description": "USART5 reset"
              },
              "CRCRST": {
                "bit": 27,
                "description": "CRC reset"
              },
              "I2C3": {
                "bit": 30,
                "description": "I2C3 reset"
              }
            },
            "IOPENR": {
              "IOPHEN": {
                "bit": 7,
                "description": "I/O port H clock enable\n              bit"
              },
              "IOPDEN": {
                "bit": 3,
                "description": "I/O port D clock enable\n              bit"
              },
              "IOPCEN": {
                "bit": 2,
                "description": "IO port A clock enable bit"
              },
              "IOPBEN": {
                "bit": 1,
                "description": "IO port B clock enable bit"
              },
              "IOPAEN": {
                "bit": 0,
                "description": "IO port A clock enable bit"
              },
              "IOPEEN": {
                "bit": 4,
                "description": "IO port E clock enable bit"
              }
            },
            "AHBENR": {
              "CRYPEN": {
                "bit": 24,
                "description": "Crypto clock enable bit"
              },
              "CRCEN": {
                "bit": 12,
                "description": "CRC clock enable bit"
              },
              "MIFEN": {
                "bit": 8,
                "description": "NVM interface clock enable\n              bit"
              },
              "DMAEN": {
                "bit": 0,
                "description": "DMA clock enable bit"
              }
            },
            "APB2ENR": {
              "DBGEN": {
                "bit": 22,
                "description": "DBG clock enable bit"
              },
              "USART1EN": {
                "bit": 14,
                "description": "USART1 clock enable bit"
              },
              "SPI1EN": {
                "bit": 12,
                "description": "SPI1 clock enable bit"
              },
              "ADCEN": {
                "bit": 9,
                "description": "ADC clock enable bit"
              },
              "FWEN": {
                "bit": 7,
                "description": "Firewall clock enable bit"
              },
              "TIM22EN": {
                "bit": 5,
                "description": "TIM22 timer clock enable\n              bit"
              },
              "TIM21EN": {
                "bit": 2,
                "description": "TIM21 timer clock enable\n              bit"
              },
              "SYSCFGEN": {
                "bit": 0,
                "description": "System configuration controller clock\n              enable bit"
              }
            },
            "APB1ENR": {
              "LPTIM1EN": {
                "bit": 31,
                "description": "Low power timer clock enable\n              bit"
              },
              "PWREN": {
                "bit": 28,
                "description": "Power interface clock enable\n              bit"
              },
              "I2C2EN": {
                "bit": 22,
                "description": "I2C2 clock enable bit"
              },
              "I2C1EN": {
                "bit": 21,
                "description": "I2C1 clock enable bit"
              },
              "LPUART1EN": {
                "bit": 18,
                "description": "LPUART1 clock enable bit"
              },
              "USART2EN": {
                "bit": 17,
                "description": "UART2 clock enable bit"
              },
              "SPI2EN": {
                "bit": 14,
                "description": "SPI2 clock enable bit"
              },
              "WWDGEN": {
                "bit": 11,
                "description": "Window watchdog clock enable\n              bit"
              },
              "TIM6EN": {
                "bit": 4,
                "description": "Timer 6 clock enable bit"
              },
              "TIM2EN": {
                "bit": 0,
                "description": "Timer2 clock enable bit"
              },
              "TIM3EN": {
                "bit": 2,
                "description": "Timer 3 clock enbale bit"
              },
              "TIM7EN": {
                "bit": 5,
                "description": "Timer 7 clock enable bit"
              },
              "USART4EN": {
                "bit": 19,
                "description": "USART4 clock enable bit"
              },
              "USART5EN": {
                "bit": 20,
                "description": "USART5 clock enable bit"
              },
              "I2C3EN": {
                "bit": 30,
                "description": "I2C3 clock enable bit"
              }
            },
            "IOPSMEN": {
              "IOPHSMEN": {
                "bit": 7,
                "description": "Port H clock enable during Sleep mode\n              bit"
              },
              "IOPDSMEN": {
                "bit": 3,
                "description": "Port D clock enable during Sleep mode\n              bit"
              },
              "IOPCSMEN": {
                "bit": 2,
                "description": "Port C clock enable during Sleep mode\n              bit"
              },
              "IOPBSMEN": {
                "bit": 1,
                "description": "Port B clock enable during Sleep mode\n              bit"
              },
              "IOPASMEN": {
                "bit": 0,
                "description": "Port A clock enable during Sleep mode\n              bit"
              },
              "IOPESMEN": {
                "bit": 4,
                "description": "Port E clock enable during Sleep mode\n              bit"
              }
            },
            "AHBSMENR": {
              "CRYPTSMEN": {
                "bit": 24,
                "description": "Crypto clock enable during sleep mode\n              bit"
              },
              "CRCSMEN": {
                "bit": 12,
                "description": "CRC clock enable during sleep mode\n              bit"
              },
              "SRAMSMEN": {
                "bit": 9,
                "description": "SRAM interface clock enable during sleep\n              mode bit"
              },
              "MIFSMEN": {
                "bit": 8,
                "description": "NVM interface clock enable during sleep\n              mode bit"
              },
              "DMASMEN": {
                "bit": 0,
                "description": "DMA clock enable during sleep mode\n              bit"
              }
            },
            "APB2SMENR": {
              "DBGSMEN": {
                "bit": 22,
                "description": "DBG clock enable during sleep mode\n              bit"
              },
              "USART1SMEN": {
                "bit": 14,
                "description": "USART1 clock enable during sleep mode\n              bit"
              },
              "SPI1SMEN": {
                "bit": 12,
                "description": "SPI1 clock enable during sleep mode\n              bit"
              },
              "ADCSMEN": {
                "bit": 9,
                "description": "ADC clock enable during sleep mode\n              bit"
              },
              "TIM22SMEN": {
                "bit": 5,
                "description": "TIM22 timer clock enable during sleep\n              mode bit"
              },
              "TIM21SMEN": {
                "bit": 2,
                "description": "TIM21 timer clock enable during sleep\n              mode bit"
              },
              "SYSCFGSMEN": {
                "bit": 0,
                "description": "System configuration controller clock\n              enable during sleep mode bit"
              }
            },
            "APB1SMENR": {
              "LPTIM1SMEN": {
                "bit": 31,
                "description": "Low power timer clock enable during\n              sleep mode bit"
              },
              "PWRSMEN": {
                "bit": 28,
                "description": "Power interface clock enable during\n              sleep mode bit"
              },
              "CRSSMEN": {
                "bit": 27,
                "description": "Clock recovery system clock enable\n              during sleep mode bit"
              },
              "I2C2SMEN": {
                "bit": 22,
                "description": "I2C2 clock enable during sleep mode\n              bit"
              },
              "I2C1SMEN": {
                "bit": 21,
                "description": "I2C1 clock enable during sleep mode\n              bit"
              },
              "LPUART1SMEN": {
                "bit": 18,
                "description": "LPUART1 clock enable during sleep mode\n              bit"
              },
              "USART2SMEN": {
                "bit": 17,
                "description": "UART2 clock enable during sleep mode\n              bit"
              },
              "SPI2SMEN": {
                "bit": 14,
                "description": "SPI2 clock enable during sleep mode\n              bit"
              },
              "WWDGSMEN": {
                "bit": 11,
                "description": "Window watchdog clock enable during\n              sleep mode bit"
              },
              "TIM6SMEN": {
                "bit": 4,
                "description": "Timer 6 clock enable during sleep mode\n              bit"
              },
              "TIM2SMEN": {
                "bit": 0,
                "description": "Timer2 clock enable during sleep mode\n              bit"
              },
              "TIM3SMEN": {
                "bit": 1,
                "description": "Timer 3 clock enable during sleep mode\n              bit"
              },
              "TIM7SMEN": {
                "bit": 5,
                "description": "Timer 7 clock enable during sleep mode\n              bit"
              },
              "USART4SMEN": {
                "bit": 19,
                "description": "USART4 clock enabe during sleep mode\n              bit"
              },
              "USART5SMEN": {
                "bit": 20,
                "description": "USART5 clock enable during sleep mode\n              bit"
              },
              "I2C3SMEN": {
                "bit": 30,
                "description": "I2C3 clock enable during sleep mode\n              bit"
              }
            },
            "CCIPR": {
              "LPTIM1SEL1": {
                "bit": 19,
                "description": "Low Power Timer clock source selection\n              bits"
              },
              "LPTIM1SEL0": {
                "bit": 18,
                "description": "LPTIM1SEL0"
              },
              "I2C1SEL1": {
                "bit": 13,
                "description": "I2C1 clock source selection\n              bits"
              },
              "I2C1SEL0": {
                "bit": 12,
                "description": "I2C1SEL0"
              },
              "LPUART1SEL1": {
                "bit": 11,
                "description": "LPUART1 clock source selection\n              bits"
              },
              "LPUART1SEL0": {
                "bit": 10,
                "description": "LPUART1SEL0"
              },
              "USART2SEL1": {
                "bit": 3,
                "description": "USART2 clock source selection\n              bits"
              },
              "USART2SEL0": {
                "bit": 2,
                "description": "USART2SEL0"
              },
              "USART1SEL1": {
                "bit": 1,
                "description": "USART1 clock source selection\n              bits"
              },
              "USART1SEL0": {
                "bit": 0,
                "description": "USART1SEL0"
              },
              "I2C3SEL0": {
                "bit": 16,
                "description": "I2C3 clock source selection\n              bits"
              },
              "I2C3SEL1": {
                "bit": 17,
                "description": "I2C3 clock source selection\n              bits"
              }
            },
            "CSR": {
              "LPWRSTF": {
                "bit": 31,
                "description": "Low-power reset flag"
              },
              "WWDGRSTF": {
                "bit": 30,
                "description": "Window watchdog reset flag"
              },
              "IWDGRSTF": {
                "bit": 29,
                "description": "Independent watchdog reset\n              flag"
              },
              "SFTRSTF": {
                "bit": 28,
                "description": "Software reset flag"
              },
              "PORRSTF": {
                "bit": 27,
                "description": "POR/PDR reset flag"
              },
              "PINRSTF": {
                "bit": 26,
                "description": "PIN reset flag"
              },
              "OBLRSTF": {
                "bit": 25,
                "description": "OBLRSTF"
              },
              "FWRSTF": {
                "bit": 24,
                "description": "Firewall reset flag"
              },
              "RTCRST": {
                "bit": 19,
                "description": "RTC software reset bit"
              },
              "RTCEN": {
                "bit": 18,
                "description": "RTC clock enable bit"
              },
              "RTCSEL": {
                "bit": 16,
                "description": "RTC and LCD clock source selection\n              bits",
                "width": 2
              },
              "CSSLSED": {
                "bit": 14,
                "description": "CSS on LSE failure detection\n              flag"
              },
              "CSSLSEON": {
                "bit": 13,
                "description": "CSSLSEON"
              },
              "LSEDRV": {
                "bit": 11,
                "description": "LSEDRV",
                "width": 2
              },
              "LSEBYP": {
                "bit": 10,
                "description": "External low-speed oscillator bypass\n              bit"
              },
              "LSERDY": {
                "bit": 9,
                "description": "External low-speed oscillator ready\n              bit"
              },
              "LSEON": {
                "bit": 8,
                "description": "External low-speed oscillator enable\n              bit"
              },
              "LSIRDY": {
                "bit": 1,
                "description": "Internal low-speed oscillator ready\n              bit"
              },
              "LSION": {
                "bit": 0,
                "description": "Internal low-speed oscillator\n              enable"
              },
              "LSIIWDGLP": {
                "bit": 2,
                "description": "LSI clock input to IWDG in\n              Ultra-low-power mode (Stop and Standby) enable\n              bit"
              },
              "RMVF": {
                "bit": 23,
                "description": "Remove reset flag"
              }
            }
          }
        },
        "COMP": {
          "instances": [
            {
              "name": "SYSCFG_COMP",
              "base": "0x40010000"
            }
          ],
          "registers": {
            "CFGR1": {
              "offset": "0x00",
              "size": 32,
              "description": "SYSCFG configuration register\n          1"
            },
            "CFGR2": {
              "offset": "0x04",
              "size": 32,
              "description": "SYSCFG configuration register\n          2"
            },
            "EXTICR1": {
              "offset": "0x08",
              "size": 32,
              "description": "external interrupt configuration register\n          1"
            },
            "EXTICR2": {
              "offset": "0x0C",
              "size": 32,
              "description": "external interrupt configuration register\n          2"
            },
            "EXTICR3": {
              "offset": "0x10",
              "size": 32,
              "description": "external interrupt configuration register\n          3"
            },
            "EXTICR4": {
              "offset": "0x14",
              "size": 32,
              "description": "external interrupt configuration register\n          4"
            },
            "CFGR3": {
              "offset": "0x20",
              "size": 32,
              "description": "SYSCFG configuration register\n          3"
            },
            "COMP1_CTRL": {
              "offset": "0x18",
              "size": 32,
              "description": "Comparator 1 control and status\n          register"
            },
            "COMP2_CTRL": {
              "offset": "0x1C",
              "size": 32,
              "description": "Comparator 2 control and status\n          register"
            }
          },
          "bits": {
            "CFGR1": {
              "BOOT_MODE": {
                "bit": 8,
                "description": "Boot mode selected by the boot pins\n              status bits",
                "width": 2
              },
              "MEM_MODE": {
                "bit": 0,
                "description": "Memory mapping selection\n              bits",
                "width": 2
              }
            },
            "CFGR2": {
              "I2C2_FMP": {
                "bit": 13,
                "description": "I2C2 Fm+ drive capability enable\n              bit"
              },
              "I2C1_FMP": {
                "bit": 12,
                "description": "I2C1 Fm+ drive capability enable\n              bit"
              },
              "I2C_PB9_FMP": {
                "bit": 11,
                "description": "Fm+ drive capability on PB9 enable\n              bit"
              },
              "I2C_PB8_FMP": {
                "bit": 10,
                "description": "Fm+ drive capability on PB8 enable\n              bit"
              },
              "I2C_PB7_FMP": {
                "bit": 9,
                "description": "Fm+ drive capability on PB7 enable\n              bit"
              },
              "I2C_PB6_FMP": {
                "bit": 8,
                "description": "Fm+ drive capability on PB6 enable\n              bit"
              },
              "CAPA": {
                "bit": 1,
                "description": "Configuration of internal VLCD rail\n              connection to optional external\n              capacitor",
                "width": 3
              },
              "FWDISEN": {
                "bit": 0,
                "description": "Firewall disable bit"
              }
            },
            "EXTICR1": {
              "EXTI3": {
                "bit": 12,
                "description": "EXTI x configuration (x = 0 to\n              3)",
                "width": 4
              },
              "EXTI2": {
                "bit": 8,
                "description": "EXTI x configuration (x = 0 to\n              3)",
                "width": 4
              },
              "EXTI1": {
                "bit": 4,
                "description": "EXTI x configuration (x = 0 to\n              3)",
                "width": 4
              },
              "EXTI0": {
                "bit": 0,
                "description": "EXTI x configuration (x = 0 to\n              3)",
                "width": 4
              }
            },
            "EXTICR2": {
              "EXTI7": {
                "bit": 12,
                "description": "EXTI x configuration (x = 4 to\n              7)",
                "width": 4
              },
              "EXTI6": {
                "bit": 8,
                "description": "EXTI x configuration (x = 4 to\n              7)",
                "width": 4
              },
              "EXTI5": {
                "bit": 4,
                "description": "EXTI x configuration (x = 4 to\n              7)",
                "width": 4
              },
              "EXTI4": {
                "bit": 0,
                "description": "EXTI x configuration (x = 4 to\n              7)",
                "width": 4
              }
            },
            "EXTICR3": {
              "EXTI11": {
                "bit": 12,
                "description": "EXTI x configuration (x = 8 to\n              11)",
                "width": 4
              },
              "EXTI10": {
                "bit": 8,
                "description": "EXTI10",
                "width": 4
              },
              "EXTI9": {
                "bit": 4,
                "description": "EXTI x configuration (x = 8 to\n              11)",
                "width": 4
              },
              "EXTI8": {
                "bit": 0,
                "description": "EXTI x configuration (x = 8 to\n              11)",
                "width": 4
              }
            },
            "EXTICR4": {
              "EXTI15": {
                "bit": 12,
                "description": "EXTI x configuration (x = 12 to\n              15)",
                "width": 4
              },
              "EXTI14": {
                "bit": 8,
                "description": "EXTI14",
                "width": 4
              },
              "EXTI13": {
                "bit": 4,
                "description": "EXTI13",
                "width": 4
              },
              "EXTI12": {
                "bit": 0,
                "description": "EXTI12",
                "width": 4
              }
            },
            "CFGR3": {
              "REF_LOCK": {
                "bit": 31,
                "description": "REF_CTRL lock bit"
              },
              "VREFINT_RDYF": {
                "bit": 30,
                "description": "VREFINT ready flag"
              },
              "VREFINT_COMP_RDYF": {
                "bit": 29,
                "description": "VREFINT for comparator ready\n              flag"
              },
              "VREFINT_ADC_RDYF": {
                "bit": 28,
                "description": "VREFINT for ADC ready flag"
              },
              "SENSOR_ADC_RDYF": {
                "bit": 27,
                "description": "Sensor for ADC ready flag"
              },
              "REF_RC48MHz_RDYF": {
                "bit": 26,
                "description": "VREFINT for 48 MHz RC oscillator ready\n              flag"
              },
              "ENREF_RC48MHz": {
                "bit": 13,
                "description": "VREFINT reference for 48 MHz RC\n              oscillator enable bit"
              },
              "ENBUF_VREFINT_COMP": {
                "bit": 12,
                "description": "VREFINT reference for comparator 2\n              enable bit"
              },
              "ENBUF_SENSOR_ADC": {
                "bit": 9,
                "description": "Sensor reference for ADC enable\n              bit"
              },
              "ENBUF_BGAP_ADC": {
                "bit": 8,
                "description": "VREFINT reference for ADC enable\n              bit"
              },
              "SEL_VREF_OUT": {
                "bit": 4,
                "description": "BGAP_ADC connection bit",
                "width": 2
              },
              "EN_BGAP": {
                "bit": 0,
                "description": "Vref Enable bit"
              }
            },
            "COMP1_CTRL": {
              "COMP1EN": {
                "bit": 0,
                "description": "Comparator 1 enable bit"
              },
              "COMP1INNSEL": {
                "bit": 4,
                "description": "Comparator 1 Input Minus connection\n              configuration bit",
                "width": 2
              },
              "COMP1WM": {
                "bit": 8,
                "description": "Comparator 1 window mode selection\n              bit"
              },
              "COMP1LPTIMIN1": {
                "bit": 12,
                "description": "Comparator 1 LPTIM input propagation\n              bit"
              },
              "COMP1POLARITY": {
                "bit": 15,
                "description": "Comparator 1 polarity selection\n              bit"
              },
              "COMP1VALUE": {
                "bit": 30,
                "description": "Comparator 1 output status\n              bit"
              },
              "COMP1LOCK": {
                "bit": 31,
                "description": "COMP1_CSR register lock\n              bit"
              }
            },
            "COMP2_CTRL": {
              "COMP2EN": {
                "bit": 0,
                "description": "Comparator 2 enable bit"
              },
              "COMP2SPEED": {
                "bit": 3,
                "description": "Comparator 2 power mode selection\n              bit"
              },
              "COMP2INNSEL": {
                "bit": 4,
                "description": "Comparator 2 Input Minus connection\n              configuration bit",
                "width": 3
              },
              "COMP2INPSEL": {
                "bit": 8,
                "description": "Comparator 2 Input Plus connection\n              configuration bit",
                "width": 3
              },
              "COMP2LPTIMIN2": {
                "bit": 12,
                "description": "Comparator 2 LPTIM input 2 propagation\n              bit"
              },
              "COMP2LPTIMIN1": {
                "bit": 13,
                "description": "Comparator 2 LPTIM input 1 propagation\n              bit"
              },
              "COMP2POLARITY": {
                "bit": 15,
                "description": "Comparator 2 polarity selection\n              bit"
              },
              "COMP2VALUE": {
                "bit": 30,
                "description": "Comparator 2 output status\n              bit"
              },
              "COMP2LOCK": {
                "bit": 31,
                "description": "COMP2_CSR register lock\n              bit"
              }
            }
          }
        },
        "SPI": {
          "instances": [
            {
              "name": "SPI1",
              "base": "0x40013000",
              "irq": 25
            },
            {
              "name": "SPI2",
              "base": "0x40003800",
              "irq": 26
            }
          ],
          "registers": {
            "CR1": {
              "offset": "0x00",
              "size": 32,
              "description": "control register 1"
            },
            "CR2": {
              "offset": "0x04",
              "size": 32,
              "description": "control register 2"
            },
            "SR": {
              "offset": "0x08",
              "size": 32,
              "description": "status register"
            },
            "DR": {
              "offset": "0x0C",
              "size": 32,
              "description": "data register"
            },
            "CRCPR": {
              "offset": "0x10",
              "size": 32,
              "description": "CRC polynomial register"
            },
            "RXCRCR": {
              "offset": "0x14",
              "size": 32,
              "description": "RX CRC register"
            },
            "TXCRCR": {
              "offset": "0x18",
              "size": 32,
              "description": "TX CRC register"
            },
            "I2SCFGR": {
              "offset": "0x1C",
              "size": 32,
              "description": "I2S configuration register"
            },
            "I2SPR": {
              "offset": "0x20",
              "size": 32,
              "description": "I2S prescaler register"
            }
          },
          "bits": {
            "CR1": {
              "BIDIMODE": {
                "bit": 15,
                "description": "Bidirectional data mode\n              enable"
              },
              "BIDIOE": {
                "bit": 14,
                "description": "Output enable in bidirectional\n              mode"
              },
              "CRCEN": {
                "bit": 13,
                "description": "Hardware CRC calculation\n              enable"
              },
              "CRCNEXT": {
                "bit": 12,
                "description": "CRC transfer next"
              },
              "DFF": {
                "bit": 11,
                "description": "Data frame format"
              },
              "RXONLY": {
                "bit": 10,
                "description": "Receive only"
              },
              "SSM": {
                "bit": 9,
                "description": "Software slave management"
              },
              "SSI": {
                "bit": 8,
                "description": "Internal slave select"
              },
              "LSBFIRST": {
                "bit": 7,
                "description": "Frame format"
              },
              "SPE": {
                "bit": 6,
                "description": "SPI enable"
              },
              "BR": {
                "bit": 3,
                "description": "Baud rate control",
                "width": 3
              },
              "MSTR": {
                "bit": 2,
                "description": "Master selection"
              },
              "CPOL": {
                "bit": 1,
                "description": "Clock polarity"
              },
              "CPHA": {
                "bit": 0,
                "description": "Clock phase"
              }
            },
            "CR2": {
              "RXDMAEN": {
                "bit": 0,
                "description": "Rx buffer DMA enable"
              },
              "TXDMAEN": {
                "bit": 1,
                "description": "Tx buffer DMA enable"
              },
              "SSOE": {
                "bit": 2,
                "description": "SS output enable"
              },
              "FRF": {
                "bit": 4,
                "description": "Frame format"
              },
              "ERRIE": {
                "bit": 5,
                "description": "Error interrupt enable"
              },
              "RXNEIE": {
                "bit": 6,
                "description": "RX buffer not empty interrupt\n              enable"
              },
              "TXEIE": {
                "bit": 7,
                "description": "Tx buffer empty interrupt\n              enable"
              }
            },
            "SR": {
              "RXNE": {
                "bit": 0,
                "description": "Receive buffer not empty"
              },
              "TXE": {
                "bit": 1,
                "description": "Transmit buffer empty"
              },
              "CHSIDE": {
                "bit": 2,
                "description": "Channel side"
              },
              "UDR": {
                "bit": 3,
                "description": "Underrun flag"
              },
              "CRCERR": {
                "bit": 4,
                "description": "CRC error flag"
              },
              "MODF": {
                "bit": 5,
                "description": "Mode fault"
              },
              "OVR": {
                "bit": 6,
                "description": "Overrun flag"
              },
              "BSY": {
                "bit": 7,
                "description": "Busy flag"
              },
              "TIFRFE": {
                "bit": 8,
                "description": "TI frame format error"
              }
            },
            "DR": {
              "DR": {
                "bit": 0,
                "description": "Data register",
                "width": 16
              }
            },
            "CRCPR": {
              "CRCPOLY": {
                "bit": 0,
                "description": "CRC polynomial register",
                "width": 16
              }
            },
            "RXCRCR": {
              "RxCRC": {
                "bit": 0,
                "description": "Rx CRC register",
                "width": 16
              }
            },
            "TXCRCR": {
              "TxCRC": {
                "bit": 0,
                "description": "Tx CRC register",
                "width": 16
              }
            },
            "I2SCFGR": {
              "I2SMOD": {
                "bit": 11,
                "description": "I2S mode selection"
              },
              "I2SE": {
                "bit": 10,
                "description": "I2S Enable"
              },
              "I2SCFG": {
                "bit": 8,
                "description": "I2S configuration mode",
                "width": 2
              },
              "PCMSYNC": {
                "bit": 7,
                "description": "PCM frame synchronization"
              },
              "I2SSTD": {
                "bit": 4,
                "description": "I2S standard selection",
                "width": 2
              },
              "CKPOL": {
                "bit": 3,
                "description": "Steady state clock\n              polarity"
              },
              "DATLEN": {
                "bit": 1,
                "description": "Data length to be\n              transferred",
                "width": 2
              },
              "CHLEN": {
                "bit": 0,
                "description": "Channel length (number of bits per audio\n              channel)"
              }
            },
            "I2SPR": {
              "MCKOE": {
                "bit": 9,
                "description": "Master clock output enable"
              },
              "ODD": {
                "bit": 8,
                "description": "Odd factor for the\n              prescaler"
              },
              "I2SDIV": {
                "bit": 0,
                "description": "I2S Linear prescaler",
                "width": 8
              }
            }
          }
        },
        "I2C": {
          "instances": [
            {
              "name": "I2C1",
              "base": "0x40005400",
              "irq": 23
            },
            {
              "name": "I2C2",
              "base": "0x40005800",
              "irq": 24
            },
            {
              "name": "I2C3",
              "base": "0x40007800",
              "irq": 21
            }
          ],
          "registers": {
            "CR1": {
              "offset": "0x00",
              "size": 32,
              "description": "Control register 1"
            },
            "CR2": {
              "offset": "0x04",
              "size": 32,
              "description": "Control register 2"
            },
            "OAR1": {
              "offset": "0x08",
              "size": 32,
              "description": "Own address register 1"
            },
            "OAR2": {
              "offset": "0x0C",
              "size": 32,
              "description": "Own address register 2"
            },
            "TIMINGR": {
              "offset": "0x10",
              "size": 32,
              "description": "Timing register"
            },
            "TIMEOUTR": {
              "offset": "0x14",
              "size": 32,
              "description": "Status register 1"
            },
            "ISR": {
              "offset": "0x18",
              "size": 32,
              "description": "Interrupt and Status register"
            },
            "ICR": {
              "offset": "0x1C",
              "size": 32,
              "description": "Interrupt clear register"
            },
            "PECR": {
              "offset": "0x20",
              "size": 32,
              "description": "PEC register"
            },
            "RXDR": {
              "offset": "0x24",
              "size": 32,
              "description": "Receive data register"
            },
            "TXDR": {
              "offset": "0x28",
              "size": 32,
              "description": "Transmit data register"
            }
          },
          "bits": {
            "CR1": {
              "PE": {
                "bit": 0,
                "description": "Peripheral enable"
              },
              "TXIE": {
                "bit": 1,
                "description": "TX Interrupt enable"
              },
              "RXIE": {
                "bit": 2,
                "description": "RX Interrupt enable"
              },
              "ADDRIE": {
                "bit": 3,
                "description": "Address match interrupt enable (slave\n              only)"
              },
              "NACKIE": {
                "bit": 4,
                "description": "Not acknowledge received interrupt\n              enable"
              },
              "STOPIE": {
                "bit": 5,
                "description": "STOP detection Interrupt\n              enable"
              },
              "TCIE": {
                "bit": 6,
                "description": "Transfer Complete interrupt\n              enable"
              },
              "ERRIE": {
                "bit": 7,
                "description": "Error interrupts enable"
              },
              "DNF": {
                "bit": 8,
                "description": "Digital noise filter",
                "width": 4
              },
              "ANFOFF": {
                "bit": 12,
                "description": "Analog noise filter OFF"
              },
              "TXDMAEN": {
                "bit": 14,
                "description": "DMA transmission requests\n              enable"
              },
              "RXDMAEN": {
                "bit": 15,
                "description": "DMA reception requests\n              enable"
              },
              "SBC": {
                "bit": 16,
                "description": "Slave byte control"
              },
              "NOSTRETCH": {
                "bit": 17,
                "description": "Clock stretching disable"
              },
              "WUPEN": {
                "bit": 18,
                "description": "Wakeup from STOP enable"
              },
              "GCEN": {
                "bit": 19,
                "description": "General call enable"
              },
              "SMBHEN": {
                "bit": 20,
                "description": "SMBus Host address enable"
              },
              "SMBDEN": {
                "bit": 21,
                "description": "SMBus Device Default address\n              enable"
              },
              "ALERTEN": {
                "bit": 22,
                "description": "SMBUS alert enable"
              },
              "PECEN": {
                "bit": 23,
                "description": "PEC enable"
              }
            },
            "CR2": {
              "PECBYTE": {
                "bit": 26,
                "description": "Packet error checking byte"
              },
              "AUTOEND": {
                "bit": 25,
                "description": "Automatic end mode (master\n              mode)"
              },
              "RELOAD": {
                "bit": 24,
                "description": "NBYTES reload mode"
              },
              "NBYTES": {
                "bit": 16,
                "description": "Number of bytes",
                "width": 8
              },
              "NACK": {
                "bit": 15,
                "description": "NACK generation (slave\n              mode)"
              },
              "STOP": {
                "bit": 14,
                "description": "Stop generation (master\n              mode)"
              },
              "START": {
                "bit": 13,
                "description": "Start generation"
              },
              "HEAD10R": {
                "bit": 12,
                "description": "10-bit address header only read\n              direction (master receiver mode)"
              },
              "ADD10": {
                "bit": 11,
                "description": "10-bit addressing mode (master\n              mode)"
              },
              "RD_WRN": {
                "bit": 10,
                "description": "Transfer direction (master\n              mode)"
              },
              "SADD": {
                "bit": 0,
                "description": "Slave address bit (master\n              mode)",
                "width": 10
              }
            },
            "OAR1": {
              "OA1": {
                "bit": 0,
                "description": "Interface address",
                "width": 10
              },
              "OA1MODE": {
                "bit": 10,
                "description": "Own Address 1 10-bit mode"
              },
              "OA1EN": {
                "bit": 15,
                "description": "Own Address 1 enable"
              }
            },
            "OAR2": {
              "OA2": {
                "bit": 1,
                "description": "Interface address",
                "width": 7
              },
              "OA2MSK": {
                "bit": 8,
                "description": "Own Address 2 masks",
                "width": 3
              },
              "OA2EN": {
                "bit": 15,
                "description": "Own Address 2 enable"
              }
            },
            "TIMINGR": {
              "SCLL": {
                "bit": 0,
                "description": "SCL low period (master\n              mode)",
                "width": 8
              },
              "SCLH": {
                "bit": 8,
                "description": "SCL high period (master\n              mode)",
                "width": 8
              },
              "SDADEL": {
                "bit": 16,
                "description": "Data hold time",
                "width": 4
              },
              "SCLDEL": {
                "bit": 20,
                "description": "Data setup time",
                "width": 4
              },
              "PRESC": {
                "bit": 28,
                "description": "Timing prescaler",
                "width": 4
              }
            },
            "TIMEOUTR": {
              "TIMEOUTA": {
                "bit": 0,
                "description": "Bus timeout A",
                "width": 12
              },
              "TIDLE": {
                "bit": 12,
                "description": "Idle clock timeout\n              detection"
              },
              "TIMOUTEN": {
                "bit": 15,
                "description": "Clock timeout enable"
              },
              "TIMEOUTB": {
                "bit": 16,
                "description": "Bus timeout B",
                "width": 12
              },
              "TEXTEN": {
                "bit": 31,
                "description": "Extended clock timeout\n              enable"
              }
            },
            "ISR": {
              "ADDCODE": {
                "bit": 17,
                "description": "Address match code (Slave\n              mode)",
                "width": 7
              },
              "DIR": {
                "bit": 16,
                "description": "Transfer direction (Slave\n              mode)"
              },
              "BUSY": {
                "bit": 15,
                "description": "Bus busy"
              },
              "ALERT": {
                "bit": 13,
                "description": "SMBus alert"
              },
              "TIMEOUT": {
                "bit": 12,
                "description": "Timeout or t_low detection\n              flag"
              },
              "PECERR": {
                "bit": 11,
                "description": "PEC Error in reception"
              },
              "OVR": {
                "bit": 10,
                "description": "Overrun/Underrun (slave\n              mode)"
              },
              "ARLO": {
                "bit": 9,
                "description": "Arbitration lost"
              },
              "BERR": {
                "bit": 8,
                "description": "Bus error"
              },
              "TCR": {
                "bit": 7,
                "description": "Transfer Complete Reload"
              },
              "TC": {
                "bit": 6,
                "description": "Transfer Complete (master\n              mode)"
              },
              "STOPF": {
                "bit": 5,
                "description": "Stop detection flag"
              },
              "NACKF": {
                "bit": 4,
                "description": "Not acknowledge received\n              flag"
              },
              "ADDR": {
                "bit": 3,
                "description": "Address matched (slave\n              mode)"
              },
              "RXNE": {
                "bit": 2,
                "description": "Receive data register not empty\n              (receivers)"
              },
              "TXIS": {
                "bit": 1,
                "description": "Transmit interrupt status\n              (transmitters)"
              },
              "TXE": {
                "bit": 0,
                "description": "Transmit data register empty\n              (transmitters)"
              }
            },
            "ICR": {
              "ALERTCF": {
                "bit": 13,
                "description": "Alert flag clear"
              },
              "TIMOUTCF": {
                "bit": 12,
                "description": "Timeout detection flag\n              clear"
              },
              "PECCF": {
                "bit": 11,
                "description": "PEC Error flag clear"
              },
              "OVRCF": {
                "bit": 10,
                "description": "Overrun/Underrun flag\n              clear"
              },
              "ARLOCF": {
                "bit": 9,
                "description": "Arbitration lost flag\n              clear"
              },
              "BERRCF": {
                "bit": 8,
                "description": "Bus error flag clear"
              },
              "STOPCF": {
                "bit": 5,
                "description": "Stop detection flag clear"
              },
              "NACKCF": {
                "bit": 4,
                "description": "Not Acknowledge flag clear"
              },
              "ADDRCF": {
                "bit": 3,
                "description": "Address Matched flag clear"
              }
            },
            "PECR": {
              "PEC": {
                "bit": 0,
                "description": "Packet error checking\n              register",
                "width": 8
              }
            },
            "RXDR": {
              "RXDATA": {
                "bit": 0,
                "description": "8-bit receive data",
                "width": 8
              }
            },
            "TXDR": {
              "TXDATA": {
                "bit": 0,
                "description": "8-bit transmit data",
                "width": 8
              }
            }
          }
        },
        "PWR": {
          "instances": [
            {
              "name": "PWR",
              "base": "0x40007000"
            }
          ],
          "registers": {
            "CR": {
              "offset": "0x00",
              "size": 32,
              "description": "power control register"
            },
            "CSR": {
              "offset": "0x04",
              "size": 32,
              "description": "power control/status register"
            }
          },
          "bits": {
            "CR": {
              "LPDS": {
                "bit": 0,
                "description": "Low-power deep sleep"
              },
              "PDDS": {
                "bit": 1,
                "description": "Power down deepsleep"
              },
              "CWUF": {
                "bit": 2,
                "description": "Clear wakeup flag"
              },
              "CSBF": {
                "bit": 3,
                "description": "Clear standby flag"
              },
              "PVDE": {
                "bit": 4,
                "description": "Power voltage detector\n              enable"
              },
              "PLS": {
                "bit": 5,
                "description": "PVD level selection",
                "width": 3
              },
              "DBP": {
                "bit": 8,
                "description": "Disable backup domain write\n              protection"
              },
              "ULP": {
                "bit": 9,
                "description": "Ultra-low-power mode"
              },
              "FWU": {
                "bit": 10,
                "description": "Fast wakeup"
              },
              "VOS": {
                "bit": 11,
                "description": "Voltage scaling range\n              selection",
                "width": 2
              },
              "DS_EE_KOFF": {
                "bit": 13,
                "description": "Deep sleep mode with Flash memory kept\n              off"
              },
              "LPRUN": {
                "bit": 14,
                "description": "Low power run mode"
              }
            },
            "CSR": {
              "BRE": {
                "bit": 9,
                "description": "Backup regulator enable"
              },
              "EWUP": {
                "bit": 8,
                "description": "Enable WKUP pin"
              },
              "BRR": {
                "bit": 3,
                "description": "Backup regulator ready"
              },
              "PVDO": {
                "bit": 2,
                "description": "PVD output"
              },
              "SBF": {
                "bit": 1,
                "description": "Standby flag"
              },
              "WUF": {
                "bit": 0,
                "description": "Wakeup flag"
              },
              "VOSF": {
                "bit": 4,
                "description": "Voltage Scaling select\n              flag"
              },
              "REGLPF": {
                "bit": 5,
                "description": "Regulator LP flag"
              }
            }
          }
        },
        "FLASH": {
          "instances": [
            {
              "name": "Flash",
              "base": "0x40022000",
              "irq": 3
            }
          ],
          "registers": {
            "ACR": {
              "offset": "0x00",
              "size": 32,
              "description": "Access control register"
            },
            "PECR": {
              "offset": "0x04",
              "size": 32,
              "description": "Program/erase control register"
            },
            "PDKEYR": {
              "offset": "0x08",
              "size": 32,
              "description": "Power down key register"
            },
            "PEKEYR": {
              "offset": "0x0C",
              "size": 32,
              "description": "Program/erase key register"
            },
            "PRGKEYR": {
              "offset": "0x10",
              "size": 32,
              "description": "Program memory key register"
            },
            "OPTKEYR": {
              "offset": "0x14",
              "size": 32,
              "description": "Option byte key register"
            },
            "SR": {
              "offset": "0x18",
              "size": 32,
              "description": "Status register"
            },
            "OBR": {
              "offset": "0x1C",
              "size": 32,
              "description": "Option byte register"
            },
            "WRPR": {
              "offset": "0x20",
              "size": 32,
              "description": "Write protection register"
            }
          },
          "bits": {
            "ACR": {
              "LATENCY": {
                "bit": 0,
                "description": "Latency"
              },
              "PRFTEN": {
                "bit": 1,
                "description": "Prefetch enable"
              },
              "SLEEP_PD": {
                "bit": 3,
                "description": "Flash mode during Sleep"
              },
              "RUN_PD": {
                "bit": 4,
                "description": "Flash mode during Run"
              },
              "DESAB_BUF": {
                "bit": 5,
                "description": "Disable Buffer"
              },
              "PRE_READ": {
                "bit": 6,
                "description": "Pre-read data address"
              }
            },
            "PECR": {
              "PELOCK": {
                "bit": 0,
                "description": "FLASH_PECR and data EEPROM\n              lock"
              },
              "PRGLOCK": {
                "bit": 1,
                "description": "Program memory lock"
              },
              "OPTLOCK": {
                "bit": 2,
                "description": "Option bytes block lock"
              },
              "PROG": {
                "bit": 3,
                "description": "Program memory selection"
              },
              "DATA": {
                "bit": 4,
                "description": "Data EEPROM selection"
              },
              "FTDW": {
                "bit": 8,
                "description": "Fixed time data write for Byte, Half\n              Word and Word programming"
              },
              "ERASE": {
                "bit": 9,
                "description": "Page or Double Word erase\n              mode"
              },
              "FPRG": {
                "bit": 10,
                "description": "Half Page/Double Word programming\n              mode"
              },
              "PARALLELBANK": {
                "bit": 15,
                "description": "Parallel bank mode"
              },
              "EOPIE": {
                "bit": 16,
                "description": "End of programming interrupt\n              enable"
              },
              "ERRIE": {
                "bit": 17,
                "description": "Error interrupt enable"
              },
              "OBL_LAUNCH": {
                "bit": 18,
                "description": "Launch the option byte\n              loading"
              }
            },
            "PDKEYR": {
              "PDKEYR": {
                "bit": 0,
                "description": "RUN_PD in FLASH_ACR key",
                "width": 32
              }
            },
            "PEKEYR": {
              "PEKEYR": {
                "bit": 0,
                "description": "FLASH_PEC and data EEPROM\n              key",
                "width": 32
              }
            },
            "PRGKEYR": {
              "PRGKEYR": {
                "bit": 0,
                "description": "Program memory key",
                "width": 32
              }
            },
            "OPTKEYR": {
              "OPTKEYR": {
                "bit": 0,
                "description": "Option byte key",
                "width": 32
              }
            },
            "SR": {
              "BSY": {
                "bit": 0,
                "description": "Write/erase operations in\n              progress"
              },
              "EOP": {
                "bit": 1,
                "description": "End of operation"
              },
              "ENDHV": {
                "bit": 2,
                "description": "End of high voltage"
              },
              "READY": {
                "bit": 3,
                "description": "Flash memory module ready after low\n              power mode"
              },
              "WRPERR": {
                "bit": 8,
                "description": "Write protected error"
              },
              "PGAERR": {
                "bit": 9,
                "description": "Programming alignment\n              error"
              },
              "SIZERR": {
                "bit": 10,
                "description": "Size error"
              },
              "OPTVERR": {
                "bit": 11,
                "description": "Option validity error"
              },
              "RDERR": {
                "bit": 14,
                "description": "RDERR"
              },
              "NOTZEROERR": {
                "bit": 16,
                "description": "NOTZEROERR"
              },
              "FWWERR": {
                "bit": 17,
                "description": "FWWERR"
              }
            },
            "OBR": {
              "RDPRT": {
                "bit": 0,
                "description": "Read protection",
                "width": 8
              },
              "BOR_LEV": {
                "bit": 16,
                "description": "BOR_LEV",
                "width": 4
              },
              "SPRMOD": {
                "bit": 8,
                "description": "Selection of protection mode of WPR\n              bits"
              }
            },
            "WRPR": {
              "WRP": {
                "bit": 0,
                "description": "Write protection",
                "width": 16
              }
            }
          }
        },
        "EXTI": {
          "instances": [
            {
              "name": "EXTI",
              "base": "0x40010400",
              "irq": 1
            }
          ],
          "registers": {
            "IMR": {
              "offset": "0x00",
              "size": 32,
              "description": "Interrupt mask register\n          (EXTI_IMR)"
            },
            "EMR": {
              "offset": "0x04",
              "size": 32,
              "description": "Event mask register (EXTI_EMR)"
            },
            "RTSR": {
              "offset": "0x08",
              "size": 32,
              "description": "Rising Trigger selection register\n          (EXTI_RTSR)"
            },
            "FTSR": {
              "offset": "0x0C",
              "size": 32,
              "description": "Falling Trigger selection register\n          (EXTI_FTSR)"
            },
            "SWIER": {
              "offset": "0x10",
              "size": 32,
              "description": "Software interrupt event register\n          (EXTI_SWIER)"
            },
            "PR": {
              "offset": "0x14",
              "size": 32,
              "description": "Pending register (EXTI_PR)"
            }
          },
          "bits": {
            "IMR": {
              "IM0": {
                "bit": 0,
                "description": "Interrupt Mask on line 0"
              },
              "IM1": {
                "bit": 1,
                "description": "Interrupt Mask on line 1"
              },
              "IM2": {
                "bit": 2,
                "description": "Interrupt Mask on line 2"
              },
              "IM3": {
                "bit": 3,
                "description": "Interrupt Mask on line 3"
              },
              "IM4": {
                "bit": 4,
                "description": "Interrupt Mask on line 4"
              },
              "IM5": {
                "bit": 5,
                "description": "Interrupt Mask on line 5"
              },
              "IM6": {
                "bit": 6,
                "description": "Interrupt Mask on line 6"
              },
              "IM7": {
                "bit": 7,
                "description": "Interrupt Mask on line 7"
              },
              "IM8": {
                "bit": 8,
                "description": "Interrupt Mask on line 8"
              },
              "IM9": {
                "bit": 9,
                "description": "Interrupt Mask on line 9"
              },
              "IM10": {
                "bit": 10,
                "description": "Interrupt Mask on line 10"
              },
              "IM11": {
                "bit": 11,
                "description": "Interrupt Mask on line 11"
              },
              "IM12": {
                "bit": 12,
                "description": "Interrupt Mask on line 12"
              },
              "IM13": {
                "bit": 13,
                "description": "Interrupt Mask on line 13"
              },
              "IM14": {
                "bit": 14,
                "description": "Interrupt Mask on line 14"
              },
              "IM15": {
                "bit": 15,
                "description": "Interrupt Mask on line 15"
              },
              "IM16": {
                "bit": 16,
                "description": "Interrupt Mask on line 16"
              },
              "IM17": {
                "bit": 17,
                "description": "Interrupt Mask on line 17"
              },
              "IM18": {
                "bit": 18,
                "description": "Interrupt Mask on line 18"
              },
              "IM19": {
                "bit": 19,
                "description": "Interrupt Mask on line 19"
              },
              "IM20": {
                "bit": 20,
                "description": "Interrupt Mask on line 20"
              },
              "IM21": {
                "bit": 21,
                "description": "Interrupt Mask on line 21"
              },
              "IM22": {
                "bit": 22,
                "description": "Interrupt Mask on line 22"
              },
              "IM23": {
                "bit": 23,
                "description": "Interrupt Mask on line 23"
              },
              "IM24": {
                "bit": 24,
                "description": "Interrupt Mask on line 24"
              },
              "IM25": {
                "bit": 25,
                "description": "Interrupt Mask on line 25"
              },
              "IM26": {
                "bit": 26,
                "description": "Interrupt Mask on line 27"
              },
              "IM28": {
                "bit": 28,
                "description": "Interrupt Mask on line 27"
              },
              "IM29": {
                "bit": 29,
                "description": "Interrupt Mask on line 27"
              }
            },
            "EMR": {
              "EM0": {
                "bit": 0,
                "description": "Event Mask on line 0"
              },
              "EM1": {
                "bit": 1,
                "description": "Event Mask on line 1"
              },
              "EM2": {
                "bit": 2,
                "description": "Event Mask on line 2"
              },
              "EM3": {
                "bit": 3,
                "description": "Event Mask on line 3"
              },
              "EM4": {
                "bit": 4,
                "description": "Event Mask on line 4"
              },
              "EM5": {
                "bit": 5,
                "description": "Event Mask on line 5"
              },
              "EM6": {
                "bit": 6,
                "description": "Event Mask on line 6"
              },
              "EM7": {
                "bit": 7,
                "description": "Event Mask on line 7"
              },
              "EM8": {
                "bit": 8,
                "description": "Event Mask on line 8"
              },
              "EM9": {
                "bit": 9,
                "description": "Event Mask on line 9"
              },
              "EM10": {
                "bit": 10,
                "description": "Event Mask on line 10"
              },
              "EM11": {
                "bit": 11,
                "description": "Event Mask on line 11"
              },
              "EM12": {
                "bit": 12,
                "description": "Event Mask on line 12"
              },
              "EM13": {
                "bit": 13,
                "description": "Event Mask on line 13"
              },
              "EM14": {
                "bit": 14,
                "description": "Event Mask on line 14"
              },
              "EM15": {
                "bit": 15,
                "description": "Event Mask on line 15"
              },
              "EM16": {
                "bit": 16,
                "description": "Event Mask on line 16"
              },
              "EM17": {
                "bit": 17,
                "description": "Event Mask on line 17"
              },
              "EM18": {
                "bit": 18,
                "description": "Event Mask on line 18"
              },
              "EM19": {
                "bit": 19,
                "description": "Event Mask on line 19"
              },
              "EM20": {
                "bit": 20,
                "description": "Event Mask on line 20"
              },
              "EM21": {
                "bit": 21,
                "description": "Event Mask on line 21"
              },
              "EM22": {
                "bit": 22,
                "description": "Event Mask on line 22"
              },
              "EM23": {
                "bit": 23,
                "description": "Event Mask on line 23"
              },
              "EM24": {
                "bit": 24,
                "description": "Event Mask on line 24"
              },
              "EM25": {
                "bit": 25,
                "description": "Event Mask on line 25"
              },
              "EM26": {
                "bit": 26,
                "description": "Event Mask on line 26"
              },
              "EM28": {
                "bit": 28,
                "description": "Event Mask on line 28"
              },
              "EM29": {
                "bit": 29,
                "description": "Event Mask on line 29"
              }
            },
            "RTSR": {
              "RT0": {
                "bit": 0,
                "description": "Rising trigger event configuration of\n              line 0"
              },
              "RT1": {
                "bit": 1,
                "description": "Rising trigger event configuration of\n              line 1"
              },
              "RT2": {
                "bit": 2,
                "description": "Rising trigger event configuration of\n              line 2"
              },
              "RT3": {
                "bit": 3,
                "description": "Rising trigger event configuration of\n              line 3"
              },
              "RT4": {
                "bit": 4,
                "description": "Rising trigger event configuration of\n              line 4"
              },
              "RT5": {
                "bit": 5,
                "description": "Rising trigger event configuration of\n              line 5"
              },
              "RT6": {
                "bit": 6,
                "description": "Rising trigger event configuration of\n              line 6"
              },
              "RT7": {
                "bit": 7,
                "description": "Rising trigger event configuration of\n              line 7"
              },
              "RT8": {
                "bit": 8,
                "description": "Rising trigger event configuration of\n              line 8"
              },
              "RT9": {
                "bit": 9,
                "description": "Rising trigger event configuration of\n              line 9"
              },
              "RT10": {
                "bit": 10,
                "description": "Rising trigger event configuration of\n              line 10"
              },
              "RT11": {
                "bit": 11,
                "description": "Rising trigger event configuration of\n              line 11"
              },
              "RT12": {
                "bit": 12,
                "description": "Rising trigger event configuration of\n              line 12"
              },
              "RT13": {
                "bit": 13,
                "description": "Rising trigger event configuration of\n              line 13"
              },
              "RT14": {
                "bit": 14,
                "description": "Rising trigger event configuration of\n              line 14"
              },
              "RT15": {
                "bit": 15,
                "description": "Rising trigger event configuration of\n              line 15"
              },
              "RT16": {
                "bit": 16,
                "description": "Rising trigger event configuration of\n              line 16"
              },
              "RT17": {
                "bit": 17,
                "description": "Rising trigger event configuration of\n              line 17"
              },
              "RT19": {
                "bit": 19,
                "description": "Rising trigger event configuration of\n              line 19"
              },
              "RT20": {
                "bit": 20,
                "description": "Rising trigger event configuration of\n              line 20"
              },
              "RT21": {
                "bit": 21,
                "description": "Rising trigger event configuration of\n              line 21"
              },
              "RT22": {
                "bit": 22,
                "description": "Rising trigger event configuration of\n              line 22"
              }
            },
            "FTSR": {
              "FT0": {
                "bit": 0,
                "description": "Falling trigger event configuration of\n              line 0"
              },
              "FT1": {
                "bit": 1,
                "description": "Falling trigger event configuration of\n              line 1"
              },
              "FT2": {
                "bit": 2,
                "description": "Falling trigger event configuration of\n              line 2"
              },
              "FT3": {
                "bit": 3,
                "description": "Falling trigger event configuration of\n              line 3"
              },
              "FT4": {
                "bit": 4,
                "description": "Falling trigger event configuration of\n              line 4"
              },
              "FT5": {
                "bit": 5,
                "description": "Falling trigger event configuration of\n              line 5"
              },
              "FT6": {
                "bit": 6,
                "description": "Falling trigger event configuration of\n              line 6"
              },
              "FT7": {
                "bit": 7,
                "description": "Falling trigger event configuration of\n              line 7"
              },
              "FT8": {
                "bit": 8,
                "description": "Falling trigger event configuration of\n              line 8"
              },
              "FT9": {
                "bit": 9,
                "description": "Falling trigger event configuration of\n              line 9"
              },
              "FT10": {
                "bit": 10,
                "description": "Falling trigger event configuration of\n              line 10"
              },
              "FT11": {
                "bit": 11,
                "description": "Falling trigger event configuration of\n              line 11"
              },
              "FT12": {
                "bit": 12,
                "description": "Falling trigger event configuration of\n              line 12"
              },
              "FT13": {
                "bit": 13,
                "description": "Falling trigger event configuration of\n              line 13"
              },
              "FT14": {
                "bit": 14,
                "description": "Falling trigger event configuration of\n              line 14"
              },
              "FT15": {
                "bit": 15,
                "description": "Falling trigger event configuration of\n              line 15"
              },
              "FT16": {
                "bit": 16,
                "description": "Falling trigger event configuration of\n              line 16"
              },
              "FT17": {
                "bit": 17,
                "description": "Falling trigger event configuration of\n              line 17"
              },
              "FT19": {
                "bit": 19,
                "description": "Falling trigger event configuration of\n              line 19"
              },
              "FT20": {
                "bit": 20,
                "description": "Falling trigger event configuration of\n              line 20"
              },
              "FT21": {
                "bit": 21,
                "description": "Falling trigger event configuration of\n              line 21"
              },
              "FT22": {
                "bit": 22,
                "description": "Falling trigger event configuration of\n              line 22"
              }
            },
            "SWIER": {
              "SWI0": {
                "bit": 0,
                "description": "Software Interrupt on line\n              0"
              },
              "SWI1": {
                "bit": 1,
                "description": "Software Interrupt on line\n              1"
              },
              "SWI2": {
                "bit": 2,
                "description": "Software Interrupt on line\n              2"
              },
              "SWI3": {
                "bit": 3,
                "description": "Software Interrupt on line\n              3"
              },
              "SWI4": {
                "bit": 4,
                "description": "Software Interrupt on line\n              4"
              },
              "SWI5": {
                "bit": 5,
                "description": "Software Interrupt on line\n              5"
              },
              "SWI6": {
                "bit": 6,
                "description": "Software Interrupt on line\n              6"
              },
              "SWI7": {
                "bit": 7,
                "description": "Software Interrupt on line\n              7"
              },
              "SWI8": {
                "bit": 8,
                "description": "Software Interrupt on line\n              8"
              },
              "SWI9": {
                "bit": 9,
                "description": "Software Interrupt on line\n              9"
              },
              "SWI10": {
                "bit": 10,
                "description": "Software Interrupt on line\n              10"
              },
              "SWI11": {
                "bit": 11,
                "description": "Software Interrupt on line\n              11"
              },
              "SWI12": {
                "bit": 12,
                "description": "Software Interrupt on line\n              12"
              },
              "SWI13": {
                "bit": 13,
                "description": "Software Interrupt on line\n              13"
              },
              "SWI14": {
                "bit": 14,
                "description": "Software Interrupt on line\n              14"
              },
              "SWI15": {
                "bit": 15,
                "description": "Software Interrupt on line\n              15"
              },
              "SWI16": {
                "bit": 16,
                "description": "Software Interrupt on line\n              16"
              },
              "SWI17": {
                "bit": 17,
                "description": "Software Interrupt on line\n              17"
              },
              "SWI19": {
                "bit": 19,
                "description": "Software Interrupt on line\n              19"
              },
              "SWI20": {
                "bit": 20,
                "description": "Software Interrupt on line\n              20"
              },
              "SWI21": {
                "bit": 21,
                "description": "Software Interrupt on line\n              21"
              },
              "SWI22": {
                "bit": 22,
                "description": "Software Interrupt on line\n              22"
              }
            },
            "PR": {
              "PIF0": {
                "bit": 0,
                "description": "Pending bit 0"
              },
              "PIF1": {
                "bit": 1,
                "description": "Pending bit 1"
              },
              "PIF2": {
                "bit": 2,
                "description": "Pending bit 2"
              },
              "PIF3": {
                "bit": 3,
                "description": "Pending bit 3"
              },
              "PIF4": {
                "bit": 4,
                "description": "Pending bit 4"
              },
              "PIF5": {
                "bit": 5,
                "description": "Pending bit 5"
              },
              "PIF6": {
                "bit": 6,
                "description": "Pending bit 6"
              },
              "PIF7": {
                "bit": 7,
                "description": "Pending bit 7"
              },
              "PIF8": {
                "bit": 8,
                "description": "Pending bit 8"
              },
              "PIF9": {
                "bit": 9,
                "description": "Pending bit 9"
              },
              "PIF10": {
                "bit": 10,
                "description": "Pending bit 10"
              },
              "PIF11": {
                "bit": 11,
                "description": "Pending bit 11"
              },
              "PIF12": {
                "bit": 12,
                "description": "Pending bit 12"
              },
              "PIF13": {
                "bit": 13,
                "description": "Pending bit 13"
              },
              "PIF14": {
                "bit": 14,
                "description": "Pending bit 14"
              },
              "PIF15": {
                "bit": 15,
                "description": "Pending bit 15"
              },
              "PIF16": {
                "bit": 16,
                "description": "Pending bit 16"
              },
              "PIF17": {
                "bit": 17,
                "description": "Pending bit 17"
              },
              "PIF19": {
                "bit": 19,
                "description": "Pending bit 19"
              },
              "PIF20": {
                "bit": 20,
                "description": "Pending bit 20"
              },
              "PIF21": {
                "bit": 21,
                "description": "Pending bit 21"
              },
              "PIF22": {
                "bit": 22,
                "description": "Pending bit 22"
              }
            }
          }
        },
        "ADC": {
          "instances": [
            {
              "name": "ADC",
              "base": "0x40012400",
              "irq": 12
            }
          ],
          "registers": {
            "ISR": {
              "offset": "0x00",
              "size": 32,
              "description": "interrupt and status register"
            },
            "IER": {
              "offset": "0x04",
              "size": 32,
              "description": "interrupt enable register"
            },
            "CR": {
              "offset": "0x08",
              "size": 32,
              "description": "control register"
            },
            "CFGR1": {
              "offset": "0x0C",
              "size": 32,
              "description": "configuration register 1"
            },
            "CFGR2": {
              "offset": "0x10",
              "size": 32,
              "description": "configuration register 2"
            },
            "SMPR": {
              "offset": "0x14",
              "size": 32,
              "description": "sampling time register"
            },
            "TR": {
              "offset": "0x20",
              "size": 32,
              "description": "watchdog threshold register"
            },
            "CHSELR": {
              "offset": "0x28",
              "size": 32,
              "description": "channel selection register"
            },
            "DR": {
              "offset": "0x40",
              "size": 32,
              "description": "data register"
            },
            "CALFACT": {
              "offset": "0xB4",
              "size": 32,
              "description": "ADC Calibration factor"
            },
            "CCR": {
              "offset": "0x308",
              "size": 32,
              "description": "ADC common configuration\n          register"
            }
          },
          "bits": {
            "ISR": {
              "ADRDY": {
                "bit": 0,
                "description": "ADC ready"
              },
              "EOSMP": {
                "bit": 1,
                "description": "End of sampling flag"
              },
              "EOC": {
                "bit": 2,
                "description": "End of conversion flag"
              },
              "EOS": {
                "bit": 3,
                "description": "End of sequence flag"
              },
              "OVR": {
                "bit": 4,
                "description": "ADC overrun"
              },
              "AWD": {
                "bit": 7,
                "description": "Analog watchdog flag"
              },
              "EOCAL": {
                "bit": 11,
                "description": "End Of Calibration flag"
              }
            },
            "IER": {
              "ADRDYIE": {
                "bit": 0,
                "description": "ADC ready interrupt enable"
              },
              "EOSMPIE": {
                "bit": 1,
                "description": "End of sampling flag interrupt\n              enable"
              },
              "EOCIE": {
                "bit": 2,
                "description": "End of conversion interrupt\n              enable"
              },
              "EOSIE": {
                "bit": 3,
                "description": "End of conversion sequence interrupt\n              enable"
              },
              "OVRIE": {
                "bit": 4,
                "description": "Overrun interrupt enable"
              },
              "AWDIE": {
                "bit": 7,
                "description": "Analog watchdog interrupt\n              enable"
              },
              "EOCALIE": {
                "bit": 11,
                "description": "End of calibration interrupt\n              enable"
              }
            },
            "CR": {
              "ADEN": {
                "bit": 0,
                "description": "ADC enable command"
              },
              "ADDIS": {
                "bit": 1,
                "description": "ADC disable command"
              },
              "ADSTART": {
                "bit": 2,
                "description": "ADC start conversion\n              command"
              },
              "ADSTP": {
                "bit": 4,
                "description": "ADC stop conversion\n              command"
              },
              "ADVREGEN": {
                "bit": 28,
                "description": "ADC Voltage Regulator\n              Enable"
              },
              "ADCAL": {
                "bit": 31,
                "description": "ADC calibration"
              }
            },
            "CFGR1": {
              "AWDCH": {
                "bit": 26,
                "description": "Analog watchdog channel\n              selection",
                "width": 5
              },
              "AWDEN": {
                "bit": 23,
                "description": "Analog watchdog enable"
              },
              "AWDSGL": {
                "bit": 22,
                "description": "Enable the watchdog on a single channel\n              or on all channels"
              },
              "DISCEN": {
                "bit": 16,
                "description": "Discontinuous mode"
              },
              "AUTOFF": {
                "bit": 15,
                "description": "Auto-off mode"
              },
              "AUTDLY": {
                "bit": 14,
                "description": "Auto-delayed conversion\n              mode"
              },
              "CONT": {
                "bit": 13,
                "description": "Single / continuous conversion\n              mode"
              },
              "OVRMOD": {
                "bit": 12,
                "description": "Overrun management mode"
              },
              "EXTEN": {
                "bit": 10,
                "description": "External trigger enable and polarity\n              selection",
                "width": 2
              },
              "EXTSEL": {
                "bit": 6,
                "description": "External trigger selection",
                "width": 3
              },
              "ALIGN": {
                "bit": 5,
                "description": "Data alignment"
              },
              "RES": {
                "bit": 3,
                "description": "Data resolution",
                "width": 2
              },
              "SCANDIR": {
                "bit": 2,
                "description": "Scan sequence direction"
              },
              "DMACFG": {
                "bit": 1,
                "description": "Direct memery access\n              configuration"
              },
              "DMAEN": {
                "bit": 0,
                "description": "Direct memory access\n              enable"
              }
            },
            "CFGR2": {
              "OVSE": {
                "bit": 0,
                "description": "Oversampler Enable"
              },
              "OVSR": {
                "bit": 2,
                "description": "Oversampling ratio",
                "width": 3
              },
              "OVSS": {
                "bit": 5,
                "description": "Oversampling shift",
                "width": 4
              },
              "TOVS": {
                "bit": 9,
                "description": "Triggered Oversampling"
              },
              "CKMODE": {
                "bit": 30,
                "description": "ADC clock mode",
                "width": 2
              }
            },
            "SMPR": {
              "SMPR": {
                "bit": 0,
                "description": "Sampling time selection",
                "width": 3
              }
            },
            "TR": {
              "HT": {
                "bit": 16,
                "description": "Analog watchdog higher\n              threshold",
                "width": 12
              },
              "LT": {
                "bit": 0,
                "description": "Analog watchdog lower\n              threshold",
                "width": 12
              }
            },
            "CHSELR": {
              "CHSEL18": {
                "bit": 18,
                "description": "Channel-x selection"
              },
              "CHSEL17": {
                "bit": 17,
                "description": "Channel-x selection"
              },
              "CHSEL16": {
                "bit": 16,
                "description": "Channel-x selection"
              },
              "CHSEL15": {
                "bit": 15,
                "description": "Channel-x selection"
              },
              "CHSEL14": {
                "bit": 14,
                "description": "Channel-x selection"
              },
              "CHSEL13": {
                "bit": 13,
                "description": "Channel-x selection"
              },
              "CHSEL12": {
                "bit": 12,
                "description": "Channel-x selection"
              },
              "CHSEL11": {
                "bit": 11,
                "description": "Channel-x selection"
              },
              "CHSEL10": {
                "bit": 10,
                "description": "Channel-x selection"
              },
              "CHSEL9": {
                "bit": 9,
                "description": "Channel-x selection"
              },
              "CHSEL8": {
                "bit": 8,
                "description": "Channel-x selection"
              },
              "CHSEL7": {
                "bit": 7,
                "description": "Channel-x selection"
              },
              "CHSEL6": {
                "bit": 6,
                "description": "Channel-x selection"
              },
              "CHSEL5": {
                "bit": 5,
                "description": "Channel-x selection"
              },
              "CHSEL4": {
                "bit": 4,
                "description": "Channel-x selection"
              },
              "CHSEL3": {
                "bit": 3,
                "description": "Channel-x selection"
              },
              "CHSEL2": {
                "bit": 2,
                "description": "Channel-x selection"
              },
              "CHSEL1": {
                "bit": 1,
                "description": "Channel-x selection"
              },
              "CHSEL0": {
                "bit": 0,
                "description": "Channel-x selection"
              }
            },
            "DR": {
              "DATA": {
                "bit": 0,
                "description": "Converted data",
                "width": 16
              }
            },
            "CALFACT": {
              "CALFACT": {
                "bit": 0,
                "description": "Calibration factor",
                "width": 7
              }
            },
            "CCR": {
              "PRESC": {
                "bit": 18,
                "description": "ADC prescaler",
                "width": 4
              },
              "VREFEN": {
                "bit": 22,
                "description": "VREFINT enable"
              },
              "TSEN": {
                "bit": 23,
                "description": "Temperature sensor enable"
              },
              "VLCDEN": {
                "bit": 24,
                "description": "VLCD enable"
              },
              "LFMEN": {
                "bit": 25,
                "description": "Low Frequency Mode enable"
              }
            }
          }
        },
        "DBG": {
          "instances": [
            {
              "name": "DBG",
              "base": "0x40015800"
            }
          ],
          "registers": {
            "IDCODE": {
              "offset": "0x00",
              "size": 32,
              "description": "MCU Device ID Code Register"
            },
            "CR": {
              "offset": "0x04",
              "size": 32,
              "description": "Debug MCU Configuration\n          Register"
            },
            "APB1_FZ": {
              "offset": "0x08",
              "size": 32,
              "description": "APB Low Freeze Register"
            },
            "APB2_FZ": {
              "offset": "0x0C",
              "size": 32,
              "description": "APB High Freeze Register"
            }
          },
          "bits": {
            "IDCODE": {
              "DEV_ID": {
                "bit": 0,
                "description": "Device Identifier",
                "width": 12
              },
              "REV_ID": {
                "bit": 16,
                "description": "Revision Identifier",
                "width": 16
              }
            },
            "CR": {
              "DBG_STOP": {
                "bit": 1,
                "description": "Debug Stop Mode"
              },
              "DBG_STANDBY": {
                "bit": 2,
                "description": "Debug Standby Mode"
              },
              "DBG_SLEEP": {
                "bit": 0,
                "description": "Debug Sleep Mode"
              }
            },
            "APB1_FZ": {
              "DBG_TIMER2_STOP": {
                "bit": 0,
                "description": "Debug Timer 2 stopped when Core is\n              halted"
              },
              "DBG_TIMER6_STOP": {
                "bit": 4,
                "description": "Debug Timer 6 stopped when Core is\n              halted"
              },
              "DBG_RTC_STOP": {
                "bit": 10,
                "description": "Debug RTC stopped when Core is\n              halted"
              },
              "DBG_WWDG_STOP": {
                "bit": 11,
                "description": "Debug Window Wachdog stopped when Core\n              is halted"
              },
              "DBG_IWDG_STOP": {
                "bit": 12,
                "description": "Debug Independent Wachdog stopped when\n              Core is halted"
              },
              "DBG_I2C1_STOP": {
                "bit": 21,
                "description": "I2C1 SMBUS timeout mode stopped when\n              core is halted"
              },
              "DBG_I2C2_STOP": {
                "bit": 22,
                "description": "I2C2 SMBUS timeout mode stopped when\n              core is halted"
              },
              "DBG_LPTIMER_STOP": {
                "bit": 31,
                "description": "LPTIM1 counter stopped when core is\n              halted"
              }
            },
            "APB2_FZ": {
              "DBG_TIMER21_STOP": {
                "bit": 2,
                "description": "Debug Timer 21 stopped when Core is\n              halted"
              },
              "DBG_TIMER22_STO": {
                "bit": 6,
                "description": "Debug Timer 22 stopped when Core is\n              halted"
              }
            }
          }
        },
        "NVIC": {
          "instances": [
            {
              "name": "NVIC",
              "base": "0xE000E100"
            }
          ],
          "registers": {
            "ISER": {
              "offset": "0x00",
              "size": 32,
              "description": "Interrupt Set Enable Register"
            },
            "ICER": {
              "offset": "0x80",
              "size": 32,
              "description": "Interrupt Clear Enable\n          Register"
            },
            "ISPR": {
              "offset": "0x100",
              "size": 32,
              "description": "Interrupt Set-Pending Register"
            },
            "ICPR": {
              "offset": "0x180",
              "size": 32,
              "description": "Interrupt Clear-Pending\n          Register"
            },
            "IPR0": {
              "offset": "0x300",
              "size": 32,
              "description": "Interrupt Priority Register 0"
            },
            "IPR1": {
              "offset": "0x304",
              "size": 32,
              "description": "Interrupt Priority Register 1"
            },
            "IPR2": {
              "offset": "0x308",
              "size": 32,
              "description": "Interrupt Priority Register 2"
            },
            "IPR3": {
              "offset": "0x30C",
              "size": 32,
              "description": "Interrupt Priority Register 3"
            },
            "IPR4": {
              "offset": "0x310",
              "size": 32,
              "description": "Interrupt Priority Register 4"
            },
            "IPR5": {
              "offset": "0x314",
              "size": 32,
              "description": "Interrupt Priority Register 5"
            },
            "IPR6": {
              "offset": "0x318",
              "size": 32,
              "description": "Interrupt Priority Register 6"
            },
            "IPR7": {
              "offset": "0x31C",
              "size": 32,
              "description": "Interrupt Priority Register 7"
            }
          },
          "bits": {
            "ISER": {
              "SETENA": {
                "bit": 0,
                "description": "SETENA",
                "width": 32
              }
            },
            "ICER": {
              "CLRENA": {
                "bit": 0,
                "description": "CLRENA",
                "width": 32
              }
            },
            "ISPR": {
              "SETPEND": {
                "bit": 0,
                "description": "SETPEND",
                "width": 32
              }
            },
            "ICPR": {
              "CLRPEND": {
                "bit": 0,
                "description": "CLRPEND",
                "width": 32
              }
            },
            "IPR0": {
              "PRI_0": {
                "bit": 0,
                "description": "priority for interrupt 0",
                "width": 8
              },
              "PRI_1": {
                "bit": 8,
                "description": "priority for interrupt 1",
                "width": 8
              },
              "PRI_2": {
                "bit": 16,
                "description": "priority for interrupt 2",
                "width": 8
              },
              "PRI_3": {
                "bit": 24,
                "description": "priority for interrupt 3",
                "width": 8
              }
            },
            "IPR1": {
              "PRI_4": {
                "bit": 0,
                "description": "priority for interrupt n",
                "width": 8
              },
              "PRI_5": {
                "bit": 8,
                "description": "priority for interrupt n",
                "width": 8
              },
              "PRI_6": {
                "bit": 16,
                "description": "priority for interrupt n",
                "width": 8
              },
              "PRI_7": {
                "bit": 24,
                "description": "priority for interrupt n",
                "width": 8
              }
            },
            "IPR2": {
              "PRI_8": {
                "bit": 0,
                "description": "priority for interrupt n",
                "width": 8
              },
              "PRI_9": {
                "bit": 8,
                "description": "priority for interrupt n",
                "width": 8
              },
              "PRI_10": {
                "bit": 16,
                "description": "priority for interrupt n",
                "width": 8
              },
              "PRI_11": {
                "bit": 24,
                "description": "priority for interrupt n",
                "width": 8
              }
            },
            "IPR3": {
              "PRI_12": {
                "bit": 0,
                "description": "priority for interrupt n",
                "width": 8
              },
              "PRI_13": {
                "bit": 8,
                "description": "priority for interrupt n",
                "width": 8
              },
              "PRI_14": {
                "bit": 16,
                "description": "priority for interrupt n",
                "width": 8
              },
              "PRI_15": {
                "bit": 24,
                "description": "priority for interrupt n",
                "width": 8
              }
            },
            "IPR4": {
              "PRI_16": {
                "bit": 0,
                "description": "priority for interrupt n",
                "width": 8
              },
              "PRI_17": {
                "bit": 8,
                "description": "priority for interrupt n",
                "width": 8
              },
              "PRI_18": {
                "bit": 16,
                "description": "priority for interrupt n",
                "width": 8
              },
              "PRI_19": {
                "bit": 24,
                "description": "priority for interrupt n",
                "width": 8
              }
            },
            "IPR5": {
              "PRI_20": {
                "bit": 0,
                "description": "priority for interrupt n",
                "width": 8
              },
              "PRI_21": {
                "bit": 8,
                "description": "priority for interrupt n",
                "width": 8
              },
              "PRI_22": {
                "bit": 16,
                "description": "priority for interrupt n",
                "width": 8
              },
              "PRI_23": {
                "bit": 24,
                "description": "priority for interrupt n",
                "width": 8
              }
            },
            "IPR6": {
              "PRI_24": {
                "bit": 0,
                "description": "priority for interrupt n",
                "width": 8
              },
              "PRI_25": {
                "bit": 8,
                "description": "priority for interrupt n",
                "width": 8
              },
              "PRI_26": {
                "bit": 16,
                "description": "priority for interrupt n",
                "width": 8
              },
              "PRI_27": {
                "bit": 24,
                "description": "priority for interrupt n",
                "width": 8
              }
            },
            "IPR7": {
              "PRI_28": {
                "bit": 0,
                "description": "priority for interrupt n",
                "width": 8
              },
              "PRI_29": {
                "bit": 8,
                "description": "priority for interrupt n",
                "width": 8
              },
              "PRI_30": {
                "bit": 16,
                "description": "priority for interrupt n",
                "width": 8
              },
              "PRI_31": {
                "bit": 24,
                "description": "priority for interrupt n",
                "width": 8
              }
            }
          }
        },
        "MPU": {
          "instances": [
            {
              "name": "MPU",
              "base": "0xE000ED90"
            }
          ],
          "registers": {
            "MPU_TYPER": {
              "offset": "0x00",
              "size": 32,
              "description": "MPU type register"
            },
            "MPU_CTRL": {
              "offset": "0x04",
              "size": 32,
              "description": "MPU control register"
            },
            "MPU_RNR": {
              "offset": "0x08",
              "size": 32,
              "description": "MPU region number register"
            },
            "MPU_RBAR": {
              "offset": "0x0C",
              "size": 32,
              "description": "MPU region base address\n          register"
            },
            "MPU_RASR": {
              "offset": "0x10",
              "size": 32,
              "description": "MPU region attribute and size\n          register"
            }
          },
          "bits": {
            "MPU_TYPER": {
              "SEPARATE": {
                "bit": 0,
                "description": "Separate flag"
              },
              "DREGION": {
                "bit": 8,
                "description": "Number of MPU data regions",
                "width": 8
              },
              "IREGION": {
                "bit": 16,
                "description": "Number of MPU instruction\n              regions",
                "width": 8
              }
            },
            "MPU_CTRL": {
              "ENABLE": {
                "bit": 0,
                "description": "Enables the MPU"
              },
              "HFNMIENA": {
                "bit": 1,
                "description": "Enables the operation of MPU during hard\n              fault"
              },
              "PRIVDEFENA": {
                "bit": 2,
                "description": "Enable priviliged software access to\n              default memory map"
              }
            },
            "MPU_RNR": {
              "REGION": {
                "bit": 0,
                "description": "MPU region",
                "width": 8
              }
            },
            "MPU_RBAR": {
              "REGION": {
                "bit": 0,
                "description": "MPU region field",
                "width": 4
              },
              "VALID": {
                "bit": 4,
                "description": "MPU region number valid"
              },
              "ADDR": {
                "bit": 5,
                "description": "Region base address field",
                "width": 27
              }
            },
            "MPU_RASR": {
              "ENABLE": {
                "bit": 0,
                "description": "Region enable bit."
              },
              "SIZE": {
                "bit": 1,
                "description": "Size of the MPU protection\n              region",
                "width": 5
              },
              "SRD": {
                "bit": 8,
                "description": "Subregion disable bits",
                "width": 8
              },
              "B": {
                "bit": 16,
                "description": "memory attribute"
              },
              "C": {
                "bit": 17,
                "description": "memory attribute"
              },
              "S": {
                "bit": 18,
                "description": "Shareable memory attribute"
              },
              "TEX": {
                "bit": 19,
                "description": "memory attribute",
                "width": 3
              },
              "AP": {
                "bit": 24,
                "description": "Access permission",
                "width": 3
              },
              "XN": {
                "bit": 28,
                "description": "Instruction access disable\n              bit"
              }
            }
          }
        },
        "STK": {
          "instances": [
            {
              "name": "STK",
              "base": "0xE000E010"
            }
          ],
          "registers": {
            "CSR": {
              "offset": "0x00",
              "size": 32,
              "description": "SysTick control and status\n          register"
            },
            "RVR": {
              "offset": "0x04",
              "size": 32,
              "description": "SysTick reload value register"
            },
            "CVR": {
              "offset": "0x08",
              "size": 32,
              "description": "SysTick current value register"
            },
            "CALIB": {
              "offset": "0x0C",
              "size": 32,
              "description": "SysTick calibration value\n          register"
            }
          },
          "bits": {
            "CSR": {
              "ENABLE": {
                "bit": 0,
                "description": "Counter enable"
              },
              "TICKINT": {
                "bit": 1,
                "description": "SysTick exception request\n              enable"
              },
              "CLKSOURCE": {
                "bit": 2,
                "description": "Clock source selection"
              },
              "COUNTFLAG": {
                "bit": 16,
                "description": "COUNTFLAG"
              }
            },
            "RVR": {
              "RELOAD": {
                "bit": 0,
                "description": "RELOAD value",
                "width": 24
              }
            },
            "CVR": {
              "CURRENT": {
                "bit": 0,
                "description": "Current counter value",
                "width": 24
              }
            },
            "CALIB": {
              "TENMS": {
                "bit": 0,
                "description": "Calibration value",
                "width": 24
              },
              "SKEW": {
                "bit": 30,
                "description": "SKEW flag: Indicates whether the TENMS\n              value is exact"
              },
              "NOREF": {
                "bit": 31,
                "description": "NOREF flag. Reads as zero"
              }
            }
          }
        },
        "SCB": {
          "instances": [
            {
              "name": "SCB",
              "base": "0xE000ED00"
            }
          ],
          "registers": {
            "CPUID": {
              "offset": "0x00",
              "size": 32,
              "description": "CPUID base register"
            },
            "ICSR": {
              "offset": "0x04",
              "size": 32,
              "description": "Interrupt control and state\n          register"
            },
            "VTOR": {
              "offset": "0x08",
              "size": 32,
              "description": "Vector table offset register"
            },
            "AIRCR": {
              "offset": "0x0C",
              "size": 32,
              "description": "Application interrupt and reset control\n          register"
            },
            "SCR": {
              "offset": "0x10",
              "size": 32,
              "description": "System control register"
            },
            "CCR": {
              "offset": "0x14",
              "size": 32,
              "description": "Configuration and control\n          register"
            },
            "SHPR2": {
              "offset": "0x1C",
              "size": 32,
              "description": "System handler priority\n          registers"
            },
            "SHPR3": {
              "offset": "0x20",
              "size": 32,
              "description": "System handler priority\n          registers"
            }
          },
          "bits": {
            "CPUID": {
              "Revision": {
                "bit": 0,
                "description": "Revision number",
                "width": 4
              },
              "PartNo": {
                "bit": 4,
                "description": "Part number of the\n              processor",
                "width": 12
              },
              "Architecture": {
                "bit": 16,
                "description": "Reads as 0xF",
                "width": 4
              },
              "Variant": {
                "bit": 20,
                "description": "Variant number",
                "width": 4
              },
              "Implementer": {
                "bit": 24,
                "description": "Implementer code",
                "width": 8
              }
            },
            "ICSR": {
              "VECTACTIVE": {
                "bit": 0,
                "description": "Active vector",
                "width": 9
              },
              "RETTOBASE": {
                "bit": 11,
                "description": "Return to base level"
              },
              "VECTPENDING": {
                "bit": 12,
                "description": "Pending vector",
                "width": 7
              },
              "ISRPENDING": {
                "bit": 22,
                "description": "Interrupt pending flag"
              },
              "PENDSTCLR": {
                "bit": 25,
                "description": "SysTick exception clear-pending\n              bit"
              },
              "PENDSTSET": {
                "bit": 26,
                "description": "SysTick exception set-pending\n              bit"
              },
              "PENDSVCLR": {
                "bit": 27,
                "description": "PendSV clear-pending bit"
              },
              "PENDSVSET": {
                "bit": 28,
                "description": "PendSV set-pending bit"
              },
              "NMIPENDSET": {
                "bit": 31,
                "description": "NMI set-pending bit."
              }
            },
            "VTOR": {
              "TBLOFF": {
                "bit": 7,
                "description": "Vector table base offset\n              field",
                "width": 25
              }
            },
            "AIRCR": {
              "VECTCLRACTIVE": {
                "bit": 1,
                "description": "VECTCLRACTIVE"
              },
              "SYSRESETREQ": {
                "bit": 2,
                "description": "SYSRESETREQ"
              },
              "ENDIANESS": {
                "bit": 15,
                "description": "ENDIANESS"
              },
              "VECTKEYSTAT": {
                "bit": 16,
                "description": "Register key",
                "width": 16
              }
            },
            "SCR": {
              "SLEEPONEXIT": {
                "bit": 1,
                "description": "SLEEPONEXIT"
              },
              "SLEEPDEEP": {
                "bit": 2,
                "description": "SLEEPDEEP"
              },
              "SEVEONPEND": {
                "bit": 4,
                "description": "Send Event on Pending bit"
              }
            },
            "CCR": {
              "NONBASETHRDENA": {
                "bit": 0,
                "description": "Configures how the processor enters\n              Thread mode"
              },
              "USERSETMPEND": {
                "bit": 1,
                "description": "USERSETMPEND"
              },
              "UNALIGN__TRP": {
                "bit": 3,
                "description": "UNALIGN_ TRP"
              },
              "DIV_0_TRP": {
                "bit": 4,
                "description": "DIV_0_TRP"
              },
              "BFHFNMIGN": {
                "bit": 8,
                "description": "BFHFNMIGN"
              },
              "STKALIGN": {
                "bit": 9,
                "description": "STKALIGN"
              }
            },
            "SHPR2": {
              "PRI_11": {
                "bit": 24,
                "description": "Priority of system handler\n              11",
                "width": 8
              }
            },
            "SHPR3": {
              "PRI_14": {
                "bit": 16,
                "description": "Priority of system handler\n              14",
                "width": 8
              },
              "PRI_15": {
                "bit": 24,
                "description": "Priority of system handler\n              15",
                "width": 8
              }
            }
          }
        }
      },
      "interrupts": {
        "count": 46,
        "vectors": [
          {
            "number": 0,
            "name": "Initial_SP"
          },
          {
            "number": 1,
            "name": "Reset_Handler"
          },
          {
            "number": 2,
            "name": "NMI_Handler"
          },
          {
            "number": 3,
            "name": "HardFault_Handler"
          },
          {
            "number": 4,
            "name": "MemManage_Handler"
          },
          {
            "number": 5,
            "name": "BusFault_Handler"
          },
          {
            "number": 6,
            "name": "UsageFault_Handler"
          },
          {
            "number": 11,
            "name": "SVC_Handler"
          },
          {
            "number": 12,
            "name": "DebugMon_Handler"
          },
          {
            "number": 14,
            "name": "PendSV_Handler"
          },
          {
            "number": 15,
            "name": "SysTick_Handler"
          },
          {
            "number": 16,
            "name": "WWDG_IRQHandler"
          },
          {
            "number": 17,
            "name": "PVD_IRQHandler"
          },
          {
            "number": 18,
            "name": "RTC_IRQHandler"
          },
          {
            "number": 19,
            "name": "FLASH_IRQHandler"
          },
          {
            "number": 20,
            "name": "RCC_IRQHandler"
          },
          {
            "number": 21,
            "name": "EXTI0_1_IRQHandler"
          },
          {
            "number": 22,
            "name": "EXTI2_3_IRQHandler"
          },
          {
            "number": 23,
            "name": "EXTI4_15_IRQHandler"
          },
          {
            "number": 25,
            "name": "DMA1_Channel1_IRQHandler"
          },
          {
            "number": 26,
            "name": "DMA1_Channel2_3_IRQHandler"
          },
          {
            "number": 27,
            "name": "DMA1_Channel4_7_IRQHandler"
          },
          {
            "number": 28,
            "name": "ADC_COMP_IRQHandler"
          },
          {
            "number": 29,
            "name": "LPTIM1_IRQHandler"
          },
          {
            "number": 30,
            "name": "USART4_USART5_IRQHandler"
          },
          {
            "number": 31,
            "name": "TIM2_IRQHandler"
          },
          {
            "number": 32,
            "name": "TIM3_IRQHandler"
          },
          {
            "number": 33,
            "name": "TIM6_IRQHandler"
          },
          {
            "number": 34,
            "name": "TIM7_IRQHandler"
          },
          {
            "number": 36,
            "name": "TIM21_IRQHandler"
          },
          {
            "number": 37,
            "name": "I2C3_IRQHandler"
          },
          {
            "number": 38,
            "name": "TIM22_IRQHandler"
          },
          {
            "number": 39,
            "name": "I2C1_IRQHandler"
          },
          {
            "number": 40,
            "name": "I2C2_IRQHandler"
          },
          {
            "number": 41,
            "name": "SPI1_IRQHandler"
          },
          {
            "number": 42,
            "name": "SPI2_IRQHandler"
          },
          {
            "number": 43,
            "name": "USART1_IRQHandler"
          },
          {
            "number": 44,
            "name": "USART2_IRQHandler"
          },
          {
            "number": 45,
            "name": "AES_RNG_LPUART1_IRQHandler"
          }
        ]
      }
    }
  }
}