C:\Gowin\1.8\SynplifyPro\bin64\m_generic.exe  -prodtype  synplify_pro  -encrypt  -pro  -rundir  G:\gowin_test\DBSTAR_RGMII\par\fpga_project_1\impl\synthesize\rev_1   -part GW2AR_18  -package LQFP144  -grade -8    -maxfan 10000 -RWCheckOnRam 1 -pipe -fixgatedclocks 1 -fixgeneratedclocks 1 -csa_carry_chain_maxlen 0 -infer_seqShift -enable_gcc_in_premap -summaryfile G:\gowin_test\DBSTAR_RGMII\par\fpga_project_1\impl\synthesize\rev_1\synlog\report\fpga_project_1_fpga_mapper.xml -merge_inferred_clocks 0  -flow mapping  -multisrs  -ovm  G:\gowin_test\DBSTAR_RGMII\par\fpga_project_1\impl\synthesize\rev_1\fpga_project_1.vm   -autoconstraint  -freq 150.000   G:\gowin_test\DBSTAR_RGMII\par\fpga_project_1\impl\synthesize\rev_1\synwork\fpga_project_1_prem.srd  -sap  G:\gowin_test\DBSTAR_RGMII\par\fpga_project_1\impl\synthesize\rev_1\fpga_project_1.sap  -otap  G:\gowin_test\DBSTAR_RGMII\par\fpga_project_1\impl\synthesize\rev_1\fpga_project_1.tap  -omap  G:\gowin_test\DBSTAR_RGMII\par\fpga_project_1\impl\synthesize\rev_1\fpga_project_1.map  -devicelib  C:\Gowin\1.8\SynplifyPro\lib\generic\gw2a.v  -sap  G:\gowin_test\DBSTAR_RGMII\par\fpga_project_1\impl\synthesize\rev_1\fpga_project_1.sap  -ologparam  G:\gowin_test\DBSTAR_RGMII\par\fpga_project_1\impl\synthesize\rev_1\syntmp\fpga_project_1.plg  -osyn  G:\gowin_test\DBSTAR_RGMII\par\fpga_project_1\impl\synthesize\rev_1\fpga_project_1.srm  -prjdir  G:\gowin_test\DBSTAR_RGMII\par\fpga_project_1\impl\synthesize\  -prjname  fpga_project_1  -log  G:\gowin_test\DBSTAR_RGMII\par\fpga_project_1\impl\synthesize\rev_1\synlog\fpga_project_1_fpga_mapper.srr  -sn  2018.03  -jobname  "fpga_mapper" 
relcom:C:\Gowin\1.8\SynplifyPro\bin64\m_generic.exe -prodtype synplify_pro -encrypt -pro -rundir ..\..\rev_1 -part GW2AR_18 -package LQFP144 -grade -8 -maxfan 10000 -RWCheckOnRam 1 -pipe -fixgatedclocks 1 -fixgeneratedclocks 1 -csa_carry_chain_maxlen 0 -infer_seqShift -enable_gcc_in_premap -summaryfile ..\synlog\report\fpga_project_1_fpga_mapper.xml -merge_inferred_clocks 0 -flow mapping -multisrs -ovm ..\fpga_project_1.vm -autoconstraint -freq 150.000 ..\synwork\fpga_project_1_prem.srd -sap ..\fpga_project_1.sap -otap ..\fpga_project_1.tap -omap ..\fpga_project_1.map -devicelib C:\Gowin\1.8\SynplifyPro\lib\generic\gw2a.v -sap ..\fpga_project_1.sap -ologparam fpga_project_1.plg -osyn ..\fpga_project_1.srm -prjdir ..\..\ -prjname fpga_project_1 -log ..\synlog\fpga_project_1_fpga_mapper.srr -sn 2018.03 -jobname "fpga_mapper"
rc:0 success:1 runtime:0
file:..\fpga_project_1.vm|io:o|time:1530533462|size:53312|exec:0|csum:
file:..\synwork\fpga_project_1_prem.srd|io:i|time:1530533456|size:18788|exec:0|csum:BC00F56B7065421FDCD9F0ED45501C8E
file:..\fpga_project_1.sap|io:o|time:1530533457|size:1612|exec:0|csum:
file:..\fpga_project_1.tap|io:o|time:0|size:-1|exec:0|csum:
file:..\fpga_project_1.map|io:o|time:1530533463|size:28|exec:0|csum:
file:C:\Gowin\1.8\SynplifyPro\lib\generic\gw2a.v|io:i|time:1526403274|size:92562|exec:0|csum:4F6541DFE13358801385153728E57221
file:..\fpga_project_1.sap|io:o|time:1530533457|size:1612|exec:0|csum:
file:fpga_project_1.plg|io:o|time:1530533463|size:977|exec:0|csum:
file:..\fpga_project_1.srm|io:o|time:1530533460|size:27796|exec:0|csum:
file:..\synlog\fpga_project_1_fpga_mapper.srr|io:o|time:1530533463|size:71291|exec:0|csum:
file:C:\Gowin\1.8\SynplifyPro\bin64\m_generic.exe|io:i|time:1526578602|size:35019776|exec:1|csum:A38C8B64A54826308121AE5A158D9B58
