---
layout: archive
title: "Course Projects"
permalink: /course_projects/
author_profile: true

---



<br>
<b>[MOPO: Model-based Offline Policy Optimization](http://lantaoyu.com/publications/MOPO)</b> <br> 
Tianhe Yu\*, Garrett Thomas\*, <b>Lantao Yu</b>, Stefano Ermon, James Zou, Sergey Levine, Chelsea Finn, Tengyu Ma.
<i>ArXiv 2020</i>.



| :----------------------------------------------------------: | ------------------------------------------------------------ |
| <img src="https://raw.githubusercontent.com/lhy9816/lhy9816.github.io/master/images/arch.png" align="left" width="300"> | <b><font font-weight=bold color=black size=5 >Physical Adversarial Attack</font></b><br> A course project about generating patches to fool object-detection algorithm based surveillance cameras. |
| <img src="https://raw.githubusercontent.com/lhy9816/lhy9816.github.io/master/images/compiler_01.png" align="left" width="300"> | <b><font  color=black size=5>C0 Compiler</font></b><br> C0 Compiler is a naive-C compiler which includes basic structures of a normal compiler. such as lexical analysis, syntax analysis, semantic analysis, symbom tab consturction, mid-code generation, object-code generation and some selected optimization. |
| <img src="https://raw.githubusercontent.com/lhy9816/lhy9816.github.io/master/images/computer_organized_P3.png" align="left" width="300"> | <b><font  color=black size=5>Physical Adversarial Attack</font></b> <br> Pipelined 5-stage CPU** is a mips CPU with the architecture of 5-stage pipeline -- **IF, RB, ALU, DM and WB**. This CPU also solves instruction hazards with halts and forwards. External devices, interuptions and exceptions are allowed in the meanwhile. |

