$date
        2019-Dec-11 20:25:01
$end
$version
        Vivado v2019.1.3 (64-bit)
$end
$timescale
        1ps
$end
$scope module dut $end
$var reg 32 " pcie/design_1_i/myip_0_slv_reg0 [31:0] $end
$var reg 32 B pcie/design_1_i/myip_0_slv_reg1 [31:0] $end
$var reg 32 b pcie/design_1_i/to_slv_reg2_0_1 [31:0] $end
$var reg 32 $" pcie/design_1_i/to_slv_reg3_0_1 [31:0] $end
$var reg 32 D" pcie/design_1_i/probe4_0_1 [31:0] $end
$var reg 1 d" _TRIGGER $end
$var reg 1 e" _WINDOW $end
$var reg 1 f" _GAP $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b10000 "
b1 B
b0 b
b110 $"
b10000000000000001 D"
0d"
1e"
0f"
$end
#1
b11001000001111111100000110100 D"
1d"
#2
b11001000001111111100000110100 b
b10000 $"
b10000000000000001 D"
#3
b100010000 $"
#76
b10000 $"
#97
b100010000 $"
#194
b10000 $"
#215
b100010000 $"
#312
b10000 $"
#333
b100010000 $"
#430
b10000 $"
#451
b100010000 $"
#524
b10000 $"
#545
b100010000 $"
#642
b10000 $"
#663
b100010000 $"
#760
b10000 $"
#781
b100010000 $"
#878
b10000 $"
#899
b100010000 $"
#972
b10000 $"
#993
b100010000 $"
