{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1465109307184 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.1 Build 189 12/02/2015 SJ Standard Edition " "Version 15.1.1 Build 189 12/02/2015 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1465109307184 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 04 23:48:26 2016 " "Processing started: Sat Jun 04 23:48:26 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1465109307184 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1465109307184 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Computer_Integration_HW_test -c Computer_Integration_HW_test " "Command: quartus_map --read_settings_files=on --write_settings_files=off Computer_Integration_HW_test -c Computer_Integration_HW_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1465109307184 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1465109308074 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sram.v(30) " "Verilog HDL warning at sram.v(30): extended using \"x\" or \"z\"" {  } { { "../sram/sram.v" "" { Text "C:/git/EE469/Lab5/verilog/sram/sram.v" 30 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1465109316948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git/ee469/lab5/verilog/sram/sram.v 1 1 " "Found 1 design units, including 1 entities, in source file /git/ee469/lab5/verilog/sram/sram.v" { { "Info" "ISGN_ENTITY_NAME" "1 sram " "Found entity 1: sram" {  } { { "../sram/sram.v" "" { Text "C:/git/EE469/Lab5/verilog/sram/sram.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1465109316948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1465109316948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git/ee469/lab5/verilog/shared_modules/mux_2to1/mux_2to1.v 1 1 " "Found 1 design units, including 1 entities, in source file /git/ee469/lab5/verilog/shared_modules/mux_2to1/mux_2to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2to1 " "Found entity 1: mux_2to1" {  } { { "../shared_modules/mux_2to1/mux_2to1.v" "" { Text "C:/git/EE469/Lab5/verilog/shared_modules/mux_2to1/mux_2to1.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1465109316948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1465109316948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git/ee469/lab5/verilog/program_control/program_control.v 1 1 " "Found 1 design units, including 1 entities, in source file /git/ee469/lab5/verilog/program_control/program_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 Program_Control " "Found entity 1: Program_Control" {  } { { "../Program_Control/Program_Control.v" "" { Text "C:/git/EE469/Lab5/verilog/Program_Control/Program_Control.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1465109316948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1465109316948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git/ee469/lab5/verilog/instruction_memory/decoder_7bit/decoder_7bit.v 1 1 " "Found 1 design units, including 1 entities, in source file /git/ee469/lab5/verilog/instruction_memory/decoder_7bit/decoder_7bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_7bit " "Found entity 1: decoder_7bit" {  } { { "../Instruction_Memory/decoder_7bit/decoder_7bit.v" "" { Text "C:/git/EE469/Lab5/verilog/Instruction_Memory/decoder_7bit/decoder_7bit.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1465109316948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1465109316948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git/ee469/lab5/verilog/instruction_memory/instruction_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file /git/ee469/lab5/verilog/instruction_memory/instruction_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_memory " "Found entity 1: instruction_memory" {  } { { "../Instruction_Memory/instruction_memory.v" "" { Text "C:/git/EE469/Lab5/verilog/Instruction_Memory/instruction_memory.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1465109316948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1465109316948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git/ee469/lab5/verilog/file_register/decoder_5bit/decoder_5bit.v 1 1 " "Found 1 design units, including 1 entities, in source file /git/ee469/lab5/verilog/file_register/decoder_5bit/decoder_5bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_5bit " "Found entity 1: decoder_5bit" {  } { { "../file_register/decoder_5bit/decoder_5bit.v" "" { Text "C:/git/EE469/Lab5/verilog/file_register/decoder_5bit/decoder_5bit.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1465109316958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1465109316958 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "write_addr WRITE_ADDR file_register.v(49) " "Verilog HDL Declaration information at file_register.v(49): object \"write_addr\" differs only in case from object \"WRITE_ADDR\" in the same scope" {  } { { "../file_register/file_register.v" "" { Text "C:/git/EE469/Lab5/verilog/file_register/file_register.v" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1465109316958 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "write_data WRITE_DATA file_register.v(48) " "Verilog HDL Declaration information at file_register.v(48): object \"write_data\" differs only in case from object \"WRITE_DATA\" in the same scope" {  } { { "../file_register/file_register.v" "" { Text "C:/git/EE469/Lab5/verilog/file_register/file_register.v" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1465109316958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git/ee469/lab5/verilog/file_register/file_register.v 1 1 " "Found 1 design units, including 1 entities, in source file /git/ee469/lab5/verilog/file_register/file_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 file_register " "Found entity 1: file_register" {  } { { "../file_register/file_register.v" "" { Text "C:/git/EE469/Lab5/verilog/file_register/file_register.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1465109316958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1465109316958 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "jump JUMP control_signals.v(16) " "Verilog HDL Declaration information at control_signals.v(16): object \"jump\" differs only in case from object \"JUMP\" in the same scope" {  } { { "../Control_Signals/control_signals.v" "" { Text "C:/git/EE469/Lab5/verilog/Control_Signals/control_signals.v" 16 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1465109316958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git/ee469/lab5/verilog/control_signals/control_signals.v 1 1 " "Found 1 design units, including 1 entities, in source file /git/ee469/lab5/verilog/control_signals/control_signals.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_signals " "Found entity 1: control_signals" {  } { { "../Control_Signals/control_signals.v" "" { Text "C:/git/EE469/Lab5/verilog/Control_Signals/control_signals.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1465109316958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1465109316958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git/ee469/lab5/verilog/computer_integration/computer_integration.v 1 1 " "Found 1 design units, including 1 entities, in source file /git/ee469/lab5/verilog/computer_integration/computer_integration.v" { { "Info" "ISGN_ENTITY_NAME" "1 computer_integration " "Found entity 1: computer_integration" {  } { { "../computer_integration/computer_integration.v" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration/computer_integration.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1465109316958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1465109316958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git/ee469/lab5/verilog/alu/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file /git/ee469/lab5/verilog/alu/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "../alu/alu.v" "" { Text "C:/git/EE469/Lab5/verilog/alu/alu.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1465109316958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1465109316958 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "computer_integration_HW_test.sv(145) " "Verilog HDL information at computer_integration_HW_test.sv(145): always construct contains both blocking and non-blocking assignments" {  } { { "computer_integration_HW_test.sv" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv" 145 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1465109316958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_integration_hw_test.sv 3 3 " "Found 3 design units, including 3 entities, in source file computer_integration_hw_test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 computer_integration_HW_test " "Found entity 1: computer_integration_HW_test" {  } { { "computer_integration_HW_test.sv" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1465109316968 ""} { "Info" "ISGN_ENTITY_NAME" "2 computer_integration_HW_SM " "Found entity 2: computer_integration_HW_SM" {  } { { "computer_integration_HW_test.sv" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv" 102 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1465109316968 ""} { "Info" "ISGN_ENTITY_NAME" "3 div_clock " "Found entity 3: div_clock" {  } { { "computer_integration_HW_test.sv" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv" 527 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1465109316968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1465109316968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git/ee469/lab5/verilog/shared_modules/synch_register_32bit/synch_register_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file /git/ee469/lab5/verilog/shared_modules/synch_register_32bit/synch_register_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 synch_register_32bit " "Found entity 1: synch_register_32bit" {  } { { "../shared_modules/synch_register_32bit/synch_register_32bit.v" "" { Text "C:/git/EE469/Lab5/verilog/shared_modules/synch_register_32bit/synch_register_32bit.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1465109316968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1465109316968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git/ee469/lab5/verilog/shared_modules/synch_register_32bit/d_flipflop/d_flipflop.v 1 1 " "Found 1 design units, including 1 entities, in source file /git/ee469/lab5/verilog/shared_modules/synch_register_32bit/d_flipflop/d_flipflop.v" { { "Info" "ISGN_ENTITY_NAME" "1 d_flipflop " "Found entity 1: d_flipflop" {  } { { "../shared_modules/synch_register_32bit/d_flipflop/d_flipflop.v" "" { Text "C:/git/EE469/Lab5/verilog/shared_modules/synch_register_32bit/d_flipflop/d_flipflop.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1465109316968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1465109316968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git/ee469/lab5/verilog/dataforwarding/dataforwarding.v 1 1 " "Found 1 design units, including 1 entities, in source file /git/ee469/lab5/verilog/dataforwarding/dataforwarding.v" { { "Info" "ISGN_ENTITY_NAME" "1 dataForwarding " "Found entity 1: dataForwarding" {  } { { "../dataForwarding/dataForwarding.v" "" { Text "C:/git/EE469/Lab5/verilog/dataForwarding/dataForwarding.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1465109316968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1465109316968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git/ee469/lab5/verilog/buffers/mem_wb_buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file /git/ee469/lab5/verilog/buffers/mem_wb_buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem_wb_buffer " "Found entity 1: mem_wb_buffer" {  } { { "../buffers/mem_wb_buffer.v" "" { Text "C:/git/EE469/Lab5/verilog/buffers/mem_wb_buffer.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1465109316968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1465109316968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git/ee469/lab5/verilog/buffers/if_id_buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file /git/ee469/lab5/verilog/buffers/if_id_buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 if_id_buffer " "Found entity 1: if_id_buffer" {  } { { "../buffers/if_id_buffer.v" "" { Text "C:/git/EE469/Lab5/verilog/buffers/if_id_buffer.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1465109316968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1465109316968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git/ee469/lab5/verilog/buffers/id_ex_buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file /git/ee469/lab5/verilog/buffers/id_ex_buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 id_ex_buffer " "Found entity 1: id_ex_buffer" {  } { { "../buffers/id_ex_buffer.v" "" { Text "C:/git/EE469/Lab5/verilog/buffers/id_ex_buffer.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1465109316978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1465109316978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git/ee469/lab5/verilog/buffers/ex_mem_buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file /git/ee469/lab5/verilog/buffers/ex_mem_buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 ex_mem_buffer " "Found entity 1: ex_mem_buffer" {  } { { "../buffers/ex_mem_buffer.v" "" { Text "C:/git/EE469/Lab5/verilog/buffers/ex_mem_buffer.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1465109316978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1465109316978 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "computer_integration_HW_test " "Elaborating entity \"computer_integration_HW_test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1465109317038 ""}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "computer_integration_HW_test.sv(64) " "Verilog HDL or VHDL warning at the computer_integration_HW_test.sv(64): index expression is not wide enough to address all of the elements in the array" {  } { { "computer_integration_HW_test.sv" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv" 64 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1465109317038 "|computer_integration_HW_test"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_clock div_clock:clock_divider " "Elaborating entity \"div_clock\" for hierarchy \"div_clock:clock_divider\"" {  } { { "computer_integration_HW_test.sv" "clock_divider" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1465109317058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "computer_integration computer_integration:Computer " "Elaborating entity \"computer_integration\" for hierarchy \"computer_integration:Computer\"" {  } { { "computer_integration_HW_test.sv" "Computer" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1465109317068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Program_Control computer_integration:Computer\|Program_Control:PC_InstrMem " "Elaborating entity \"Program_Control\" for hierarchy \"computer_integration:Computer\|Program_Control:PC_InstrMem\"" {  } { { "../computer_integration/computer_integration.v" "PC_InstrMem" { Text "C:/git/EE469/Lab5/verilog/computer_integration/computer_integration.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1465109317108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_memory computer_integration:Computer\|Program_Control:PC_InstrMem\|instruction_memory:inst_mem " "Elaborating entity \"instruction_memory\" for hierarchy \"computer_integration:Computer\|Program_Control:PC_InstrMem\|instruction_memory:inst_mem\"" {  } { { "../Program_Control/Program_Control.v" "inst_mem" { Text "C:/git/EE469/Lab5/verilog/Program_Control/Program_Control.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1465109317138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2to1 computer_integration:Computer\|Program_Control:PC_InstrMem\|instruction_memory:inst_mem\|mux_2to1:WRITE\[0\].mux " "Elaborating entity \"mux_2to1\" for hierarchy \"computer_integration:Computer\|Program_Control:PC_InstrMem\|instruction_memory:inst_mem\|mux_2to1:WRITE\[0\].mux\"" {  } { { "../Instruction_Memory/instruction_memory.v" "WRITE\[0\].mux" { Text "C:/git/EE469/Lab5/verilog/Instruction_Memory/instruction_memory.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1465109317238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_7bit computer_integration:Computer\|Program_Control:PC_InstrMem\|instruction_memory:inst_mem\|decoder_7bit:write_decoder " "Elaborating entity \"decoder_7bit\" for hierarchy \"computer_integration:Computer\|Program_Control:PC_InstrMem\|instruction_memory:inst_mem\|decoder_7bit:write_decoder\"" {  } { { "../Instruction_Memory/instruction_memory.v" "write_decoder" { Text "C:/git/EE469/Lab5/verilog/Instruction_Memory/instruction_memory.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1465109317318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "synch_register_32bit computer_integration:Computer\|Program_Control:PC_InstrMem\|instruction_memory:inst_mem\|synch_register_32bit:FILE_REGISTER\[0\].F_REG " "Elaborating entity \"synch_register_32bit\" for hierarchy \"computer_integration:Computer\|Program_Control:PC_InstrMem\|instruction_memory:inst_mem\|synch_register_32bit:FILE_REGISTER\[0\].F_REG\"" {  } { { "../Instruction_Memory/instruction_memory.v" "FILE_REGISTER\[0\].F_REG" { Text "C:/git/EE469/Lab5/verilog/Instruction_Memory/instruction_memory.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1465109317938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "d_flipflop computer_integration:Computer\|Program_Control:PC_InstrMem\|instruction_memory:inst_mem\|synch_register_32bit:FILE_REGISTER\[0\].F_REG\|d_flipflop:REGISTER\[0\].FF " "Elaborating entity \"d_flipflop\" for hierarchy \"computer_integration:Computer\|Program_Control:PC_InstrMem\|instruction_memory:inst_mem\|synch_register_32bit:FILE_REGISTER\[0\].F_REG\|d_flipflop:REGISTER\[0\].FF\"" {  } { { "../shared_modules/synch_register_32bit/synch_register_32bit.v" "REGISTER\[0\].FF" { Text "C:/git/EE469/Lab5/verilog/shared_modules/synch_register_32bit/synch_register_32bit.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1465109317968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "if_id_buffer computer_integration:Computer\|if_id_buffer:IFID " "Elaborating entity \"if_id_buffer\" for hierarchy \"computer_integration:Computer\|if_id_buffer:IFID\"" {  } { { "../computer_integration/computer_integration.v" "IFID" { Text "C:/git/EE469/Lab5/verilog/computer_integration/computer_integration.v" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1465109323448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_signals computer_integration:Computer\|control_signals:Control " "Elaborating entity \"control_signals\" for hierarchy \"computer_integration:Computer\|control_signals:Control\"" {  } { { "../computer_integration/computer_integration.v" "Control" { Text "C:/git/EE469/Lab5/verilog/computer_integration/computer_integration.v" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1465109323458 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "reg_dst control_signals.v(60) " "Verilog HDL Always Construct warning at control_signals.v(60): inferring latch(es) for variable \"reg_dst\", which holds its previous value in one or more paths through the always construct" {  } { { "../Control_Signals/control_signals.v" "" { Text "C:/git/EE469/Lab5/verilog/Control_Signals/control_signals.v" 60 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1465109323458 "|computer_integration_HW_test|computer_integration:Computer|control_signals:Control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "jump_reg control_signals.v(60) " "Verilog HDL Always Construct warning at control_signals.v(60): inferring latch(es) for variable \"jump_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "../Control_Signals/control_signals.v" "" { Text "C:/git/EE469/Lab5/verilog/Control_Signals/control_signals.v" 60 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1465109323458 "|computer_integration_HW_test|computer_integration:Computer|control_signals:Control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mem_to_reg control_signals.v(60) " "Verilog HDL Always Construct warning at control_signals.v(60): inferring latch(es) for variable \"mem_to_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "../Control_Signals/control_signals.v" "" { Text "C:/git/EE469/Lab5/verilog/Control_Signals/control_signals.v" 60 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1465109323458 "|computer_integration_HW_test|computer_integration:Computer|control_signals:Control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "alu_op control_signals.v(60) " "Verilog HDL Always Construct warning at control_signals.v(60): inferring latch(es) for variable \"alu_op\", which holds its previous value in one or more paths through the always construct" {  } { { "../Control_Signals/control_signals.v" "" { Text "C:/git/EE469/Lab5/verilog/Control_Signals/control_signals.v" 60 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1465109323458 "|computer_integration_HW_test|computer_integration:Computer|control_signals:Control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "alu_src control_signals.v(60) " "Verilog HDL Always Construct warning at control_signals.v(60): inferring latch(es) for variable \"alu_src\", which holds its previous value in one or more paths through the always construct" {  } { { "../Control_Signals/control_signals.v" "" { Text "C:/git/EE469/Lab5/verilog/Control_Signals/control_signals.v" 60 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1465109323458 "|computer_integration_HW_test|computer_integration:Computer|control_signals:Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_src control_signals.v(60) " "Inferred latch for \"alu_src\" at control_signals.v(60)" {  } { { "../Control_Signals/control_signals.v" "" { Text "C:/git/EE469/Lab5/verilog/Control_Signals/control_signals.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465109323468 "|computer_integration_HW_test|computer_integration:Computer|control_signals:Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_op\[0\] control_signals.v(60) " "Inferred latch for \"alu_op\[0\]\" at control_signals.v(60)" {  } { { "../Control_Signals/control_signals.v" "" { Text "C:/git/EE469/Lab5/verilog/Control_Signals/control_signals.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465109323468 "|computer_integration_HW_test|computer_integration:Computer|control_signals:Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_op\[1\] control_signals.v(60) " "Inferred latch for \"alu_op\[1\]\" at control_signals.v(60)" {  } { { "../Control_Signals/control_signals.v" "" { Text "C:/git/EE469/Lab5/verilog/Control_Signals/control_signals.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465109323468 "|computer_integration_HW_test|computer_integration:Computer|control_signals:Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_op\[2\] control_signals.v(60) " "Inferred latch for \"alu_op\[2\]\" at control_signals.v(60)" {  } { { "../Control_Signals/control_signals.v" "" { Text "C:/git/EE469/Lab5/verilog/Control_Signals/control_signals.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465109323468 "|computer_integration_HW_test|computer_integration:Computer|control_signals:Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_op\[3\] control_signals.v(60) " "Inferred latch for \"alu_op\[3\]\" at control_signals.v(60)" {  } { { "../Control_Signals/control_signals.v" "" { Text "C:/git/EE469/Lab5/verilog/Control_Signals/control_signals.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465109323468 "|computer_integration_HW_test|computer_integration:Computer|control_signals:Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_op\[4\] control_signals.v(60) " "Inferred latch for \"alu_op\[4\]\" at control_signals.v(60)" {  } { { "../Control_Signals/control_signals.v" "" { Text "C:/git/EE469/Lab5/verilog/Control_Signals/control_signals.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465109323468 "|computer_integration_HW_test|computer_integration:Computer|control_signals:Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_op\[5\] control_signals.v(60) " "Inferred latch for \"alu_op\[5\]\" at control_signals.v(60)" {  } { { "../Control_Signals/control_signals.v" "" { Text "C:/git/EE469/Lab5/verilog/Control_Signals/control_signals.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465109323468 "|computer_integration_HW_test|computer_integration:Computer|control_signals:Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_to_reg control_signals.v(60) " "Inferred latch for \"mem_to_reg\" at control_signals.v(60)" {  } { { "../Control_Signals/control_signals.v" "" { Text "C:/git/EE469/Lab5/verilog/Control_Signals/control_signals.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465109323468 "|computer_integration_HW_test|computer_integration:Computer|control_signals:Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_reg control_signals.v(60) " "Inferred latch for \"jump_reg\" at control_signals.v(60)" {  } { { "../Control_Signals/control_signals.v" "" { Text "C:/git/EE469/Lab5/verilog/Control_Signals/control_signals.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465109323468 "|computer_integration_HW_test|computer_integration:Computer|control_signals:Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_dst control_signals.v(60) " "Inferred latch for \"reg_dst\" at control_signals.v(60)" {  } { { "../Control_Signals/control_signals.v" "" { Text "C:/git/EE469/Lab5/verilog/Control_Signals/control_signals.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465109323468 "|computer_integration_HW_test|computer_integration:Computer|control_signals:Control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "file_register computer_integration:Computer\|file_register:General_Registers " "Elaborating entity \"file_register\" for hierarchy \"computer_integration:Computer\|file_register:General_Registers\"" {  } { { "../computer_integration/computer_integration.v" "General_Registers" { Text "C:/git/EE469/Lab5/verilog/computer_integration/computer_integration.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1465109323478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_5bit computer_integration:Computer\|file_register:General_Registers\|decoder_5bit:write_decoder " "Elaborating entity \"decoder_5bit\" for hierarchy \"computer_integration:Computer\|file_register:General_Registers\|decoder_5bit:write_decoder\"" {  } { { "../file_register/file_register.v" "write_decoder" { Text "C:/git/EE469/Lab5/verilog/file_register/file_register.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1465109323528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "id_ex_buffer computer_integration:Computer\|id_ex_buffer:IDEX " "Elaborating entity \"id_ex_buffer\" for hierarchy \"computer_integration:Computer\|id_ex_buffer:IDEX\"" {  } { { "../computer_integration/computer_integration.v" "IDEX" { Text "C:/git/EE469/Lab5/verilog/computer_integration/computer_integration.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1465109325098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu computer_integration:Computer\|alu:Arithmetic " "Elaborating entity \"alu\" for hierarchy \"computer_integration:Computer\|alu:Arithmetic\"" {  } { { "../computer_integration/computer_integration.v" "Arithmetic" { Text "C:/git/EE469/Lab5/verilog/computer_integration/computer_integration.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1465109325118 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "alu.v(63) " "Verilog HDL Case Statement warning at alu.v(63): incomplete case statement has no default case item" {  } { { "../alu/alu.v" "" { Text "C:/git/EE469/Lab5/verilog/alu/alu.v" 63 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1465109325128 "|computer_integration_HW_test|computer_integration:Computer|alu:Arithmetic"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "result alu.v(63) " "Verilog HDL Always Construct warning at alu.v(63): inferring latch(es) for variable \"result\", which holds its previous value in one or more paths through the always construct" {  } { { "../alu/alu.v" "" { Text "C:/git/EE469/Lab5/verilog/alu/alu.v" 63 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1465109325128 "|computer_integration_HW_test|computer_integration:Computer|alu:Arithmetic"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Z alu.v(63) " "Verilog HDL Always Construct warning at alu.v(63): inferring latch(es) for variable \"Z\", which holds its previous value in one or more paths through the always construct" {  } { { "../alu/alu.v" "" { Text "C:/git/EE469/Lab5/verilog/alu/alu.v" 63 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1465109325128 "|computer_integration_HW_test|computer_integration:Computer|alu:Arithmetic"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "V alu.v(63) " "Verilog HDL Always Construct warning at alu.v(63): inferring latch(es) for variable \"V\", which holds its previous value in one or more paths through the always construct" {  } { { "../alu/alu.v" "" { Text "C:/git/EE469/Lab5/verilog/alu/alu.v" 63 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1465109325128 "|computer_integration_HW_test|computer_integration:Computer|alu:Arithmetic"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "C alu.v(63) " "Verilog HDL Always Construct warning at alu.v(63): inferring latch(es) for variable \"C\", which holds its previous value in one or more paths through the always construct" {  } { { "../alu/alu.v" "" { Text "C:/git/EE469/Lab5/verilog/alu/alu.v" 63 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1465109325128 "|computer_integration_HW_test|computer_integration:Computer|alu:Arithmetic"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "N alu.v(63) " "Verilog HDL Always Construct warning at alu.v(63): inferring latch(es) for variable \"N\", which holds its previous value in one or more paths through the always construct" {  } { { "../alu/alu.v" "" { Text "C:/git/EE469/Lab5/verilog/alu/alu.v" 63 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1465109325128 "|computer_integration_HW_test|computer_integration:Computer|alu:Arithmetic"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "twos_comp_op1 alu.v(63) " "Verilog HDL Always Construct warning at alu.v(63): inferring latch(es) for variable \"twos_comp_op1\", which holds its previous value in one or more paths through the always construct" {  } { { "../alu/alu.v" "" { Text "C:/git/EE469/Lab5/verilog/alu/alu.v" 63 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1465109325128 "|computer_integration_HW_test|computer_integration:Computer|alu:Arithmetic"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "result_manip alu.v(63) " "Verilog HDL Always Construct warning at alu.v(63): inferring latch(es) for variable \"result_manip\", which holds its previous value in one or more paths through the always construct" {  } { { "../alu/alu.v" "" { Text "C:/git/EE469/Lab5/verilog/alu/alu.v" 63 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1465109325128 "|computer_integration_HW_test|computer_integration:Computer|alu:Arithmetic"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "op0_msb alu.v(63) " "Verilog HDL Always Construct warning at alu.v(63): inferring latch(es) for variable \"op0_msb\", which holds its previous value in one or more paths through the always construct" {  } { { "../alu/alu.v" "" { Text "C:/git/EE469/Lab5/verilog/alu/alu.v" 63 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1465109325128 "|computer_integration_HW_test|computer_integration:Computer|alu:Arithmetic"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "op1_msb alu.v(63) " "Verilog HDL Always Construct warning at alu.v(63): inferring latch(es) for variable \"op1_msb\", which holds its previous value in one or more paths through the always construct" {  } { { "../alu/alu.v" "" { Text "C:/git/EE469/Lab5/verilog/alu/alu.v" 63 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1465109325128 "|computer_integration_HW_test|computer_integration:Computer|alu:Arithmetic"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "result_msb alu.v(63) " "Verilog HDL Always Construct warning at alu.v(63): inferring latch(es) for variable \"result_msb\", which holds its previous value in one or more paths through the always construct" {  } { { "../alu/alu.v" "" { Text "C:/git/EE469/Lab5/verilog/alu/alu.v" 63 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1465109325128 "|computer_integration_HW_test|computer_integration:Computer|alu:Arithmetic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N alu.v(63) " "Inferred latch for \"N\" at alu.v(63)" {  } { { "../alu/alu.v" "" { Text "C:/git/EE469/Lab5/verilog/alu/alu.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465109325128 "|computer_integration_HW_test|computer_integration:Computer|alu:Arithmetic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C alu.v(63) " "Inferred latch for \"C\" at alu.v(63)" {  } { { "../alu/alu.v" "" { Text "C:/git/EE469/Lab5/verilog/alu/alu.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465109325128 "|computer_integration_HW_test|computer_integration:Computer|alu:Arithmetic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "V alu.v(63) " "Inferred latch for \"V\" at alu.v(63)" {  } { { "../alu/alu.v" "" { Text "C:/git/EE469/Lab5/verilog/alu/alu.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465109325128 "|computer_integration_HW_test|computer_integration:Computer|alu:Arithmetic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z alu.v(63) " "Inferred latch for \"Z\" at alu.v(63)" {  } { { "../alu/alu.v" "" { Text "C:/git/EE469/Lab5/verilog/alu/alu.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465109325128 "|computer_integration_HW_test|computer_integration:Computer|alu:Arithmetic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[0\] alu.v(63) " "Inferred latch for \"result\[0\]\" at alu.v(63)" {  } { { "../alu/alu.v" "" { Text "C:/git/EE469/Lab5/verilog/alu/alu.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465109325128 "|computer_integration_HW_test|computer_integration:Computer|alu:Arithmetic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[1\] alu.v(63) " "Inferred latch for \"result\[1\]\" at alu.v(63)" {  } { { "../alu/alu.v" "" { Text "C:/git/EE469/Lab5/verilog/alu/alu.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465109325128 "|computer_integration_HW_test|computer_integration:Computer|alu:Arithmetic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[2\] alu.v(63) " "Inferred latch for \"result\[2\]\" at alu.v(63)" {  } { { "../alu/alu.v" "" { Text "C:/git/EE469/Lab5/verilog/alu/alu.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465109325128 "|computer_integration_HW_test|computer_integration:Computer|alu:Arithmetic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[3\] alu.v(63) " "Inferred latch for \"result\[3\]\" at alu.v(63)" {  } { { "../alu/alu.v" "" { Text "C:/git/EE469/Lab5/verilog/alu/alu.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465109325128 "|computer_integration_HW_test|computer_integration:Computer|alu:Arithmetic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[4\] alu.v(63) " "Inferred latch for \"result\[4\]\" at alu.v(63)" {  } { { "../alu/alu.v" "" { Text "C:/git/EE469/Lab5/verilog/alu/alu.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465109325128 "|computer_integration_HW_test|computer_integration:Computer|alu:Arithmetic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[5\] alu.v(63) " "Inferred latch for \"result\[5\]\" at alu.v(63)" {  } { { "../alu/alu.v" "" { Text "C:/git/EE469/Lab5/verilog/alu/alu.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465109325128 "|computer_integration_HW_test|computer_integration:Computer|alu:Arithmetic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[6\] alu.v(63) " "Inferred latch for \"result\[6\]\" at alu.v(63)" {  } { { "../alu/alu.v" "" { Text "C:/git/EE469/Lab5/verilog/alu/alu.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465109325128 "|computer_integration_HW_test|computer_integration:Computer|alu:Arithmetic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[7\] alu.v(63) " "Inferred latch for \"result\[7\]\" at alu.v(63)" {  } { { "../alu/alu.v" "" { Text "C:/git/EE469/Lab5/verilog/alu/alu.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465109325128 "|computer_integration_HW_test|computer_integration:Computer|alu:Arithmetic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[8\] alu.v(63) " "Inferred latch for \"result\[8\]\" at alu.v(63)" {  } { { "../alu/alu.v" "" { Text "C:/git/EE469/Lab5/verilog/alu/alu.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465109325128 "|computer_integration_HW_test|computer_integration:Computer|alu:Arithmetic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[9\] alu.v(63) " "Inferred latch for \"result\[9\]\" at alu.v(63)" {  } { { "../alu/alu.v" "" { Text "C:/git/EE469/Lab5/verilog/alu/alu.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465109325128 "|computer_integration_HW_test|computer_integration:Computer|alu:Arithmetic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[10\] alu.v(63) " "Inferred latch for \"result\[10\]\" at alu.v(63)" {  } { { "../alu/alu.v" "" { Text "C:/git/EE469/Lab5/verilog/alu/alu.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465109325128 "|computer_integration_HW_test|computer_integration:Computer|alu:Arithmetic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[11\] alu.v(63) " "Inferred latch for \"result\[11\]\" at alu.v(63)" {  } { { "../alu/alu.v" "" { Text "C:/git/EE469/Lab5/verilog/alu/alu.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465109325128 "|computer_integration_HW_test|computer_integration:Computer|alu:Arithmetic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[12\] alu.v(63) " "Inferred latch for \"result\[12\]\" at alu.v(63)" {  } { { "../alu/alu.v" "" { Text "C:/git/EE469/Lab5/verilog/alu/alu.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465109325128 "|computer_integration_HW_test|computer_integration:Computer|alu:Arithmetic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[13\] alu.v(63) " "Inferred latch for \"result\[13\]\" at alu.v(63)" {  } { { "../alu/alu.v" "" { Text "C:/git/EE469/Lab5/verilog/alu/alu.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465109325128 "|computer_integration_HW_test|computer_integration:Computer|alu:Arithmetic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[14\] alu.v(63) " "Inferred latch for \"result\[14\]\" at alu.v(63)" {  } { { "../alu/alu.v" "" { Text "C:/git/EE469/Lab5/verilog/alu/alu.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465109325128 "|computer_integration_HW_test|computer_integration:Computer|alu:Arithmetic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[15\] alu.v(63) " "Inferred latch for \"result\[15\]\" at alu.v(63)" {  } { { "../alu/alu.v" "" { Text "C:/git/EE469/Lab5/verilog/alu/alu.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465109325128 "|computer_integration_HW_test|computer_integration:Computer|alu:Arithmetic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[16\] alu.v(63) " "Inferred latch for \"result\[16\]\" at alu.v(63)" {  } { { "../alu/alu.v" "" { Text "C:/git/EE469/Lab5/verilog/alu/alu.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465109325128 "|computer_integration_HW_test|computer_integration:Computer|alu:Arithmetic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[17\] alu.v(63) " "Inferred latch for \"result\[17\]\" at alu.v(63)" {  } { { "../alu/alu.v" "" { Text "C:/git/EE469/Lab5/verilog/alu/alu.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465109325128 "|computer_integration_HW_test|computer_integration:Computer|alu:Arithmetic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[18\] alu.v(63) " "Inferred latch for \"result\[18\]\" at alu.v(63)" {  } { { "../alu/alu.v" "" { Text "C:/git/EE469/Lab5/verilog/alu/alu.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465109325128 "|computer_integration_HW_test|computer_integration:Computer|alu:Arithmetic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[19\] alu.v(63) " "Inferred latch for \"result\[19\]\" at alu.v(63)" {  } { { "../alu/alu.v" "" { Text "C:/git/EE469/Lab5/verilog/alu/alu.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465109325128 "|computer_integration_HW_test|computer_integration:Computer|alu:Arithmetic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[20\] alu.v(63) " "Inferred latch for \"result\[20\]\" at alu.v(63)" {  } { { "../alu/alu.v" "" { Text "C:/git/EE469/Lab5/verilog/alu/alu.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465109325128 "|computer_integration_HW_test|computer_integration:Computer|alu:Arithmetic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[21\] alu.v(63) " "Inferred latch for \"result\[21\]\" at alu.v(63)" {  } { { "../alu/alu.v" "" { Text "C:/git/EE469/Lab5/verilog/alu/alu.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465109325128 "|computer_integration_HW_test|computer_integration:Computer|alu:Arithmetic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[22\] alu.v(63) " "Inferred latch for \"result\[22\]\" at alu.v(63)" {  } { { "../alu/alu.v" "" { Text "C:/git/EE469/Lab5/verilog/alu/alu.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465109325128 "|computer_integration_HW_test|computer_integration:Computer|alu:Arithmetic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[23\] alu.v(63) " "Inferred latch for \"result\[23\]\" at alu.v(63)" {  } { { "../alu/alu.v" "" { Text "C:/git/EE469/Lab5/verilog/alu/alu.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465109325128 "|computer_integration_HW_test|computer_integration:Computer|alu:Arithmetic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[24\] alu.v(63) " "Inferred latch for \"result\[24\]\" at alu.v(63)" {  } { { "../alu/alu.v" "" { Text "C:/git/EE469/Lab5/verilog/alu/alu.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465109325128 "|computer_integration_HW_test|computer_integration:Computer|alu:Arithmetic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[25\] alu.v(63) " "Inferred latch for \"result\[25\]\" at alu.v(63)" {  } { { "../alu/alu.v" "" { Text "C:/git/EE469/Lab5/verilog/alu/alu.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465109325128 "|computer_integration_HW_test|computer_integration:Computer|alu:Arithmetic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[26\] alu.v(63) " "Inferred latch for \"result\[26\]\" at alu.v(63)" {  } { { "../alu/alu.v" "" { Text "C:/git/EE469/Lab5/verilog/alu/alu.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465109325128 "|computer_integration_HW_test|computer_integration:Computer|alu:Arithmetic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[27\] alu.v(63) " "Inferred latch for \"result\[27\]\" at alu.v(63)" {  } { { "../alu/alu.v" "" { Text "C:/git/EE469/Lab5/verilog/alu/alu.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465109325128 "|computer_integration_HW_test|computer_integration:Computer|alu:Arithmetic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[28\] alu.v(63) " "Inferred latch for \"result\[28\]\" at alu.v(63)" {  } { { "../alu/alu.v" "" { Text "C:/git/EE469/Lab5/verilog/alu/alu.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465109325128 "|computer_integration_HW_test|computer_integration:Computer|alu:Arithmetic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[29\] alu.v(63) " "Inferred latch for \"result\[29\]\" at alu.v(63)" {  } { { "../alu/alu.v" "" { Text "C:/git/EE469/Lab5/verilog/alu/alu.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465109325128 "|computer_integration_HW_test|computer_integration:Computer|alu:Arithmetic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[30\] alu.v(63) " "Inferred latch for \"result\[30\]\" at alu.v(63)" {  } { { "../alu/alu.v" "" { Text "C:/git/EE469/Lab5/verilog/alu/alu.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465109325128 "|computer_integration_HW_test|computer_integration:Computer|alu:Arithmetic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[31\] alu.v(63) " "Inferred latch for \"result\[31\]\" at alu.v(63)" {  } { { "../alu/alu.v" "" { Text "C:/git/EE469/Lab5/verilog/alu/alu.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465109325128 "|computer_integration_HW_test|computer_integration:Computer|alu:Arithmetic"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ex_mem_buffer computer_integration:Computer\|ex_mem_buffer:EXMEM " "Elaborating entity \"ex_mem_buffer\" for hierarchy \"computer_integration:Computer\|ex_mem_buffer:EXMEM\"" {  } { { "../computer_integration/computer_integration.v" "EXMEM" { Text "C:/git/EE469/Lab5/verilog/computer_integration/computer_integration.v" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1465109325158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sram computer_integration:Computer\|sram:Memory " "Elaborating entity \"sram\" for hierarchy \"computer_integration:Computer\|sram:Memory\"" {  } { { "../computer_integration/computer_integration.v" "Memory" { Text "C:/git/EE469/Lab5/verilog/computer_integration/computer_integration.v" 239 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1465109325178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_wb_buffer computer_integration:Computer\|mem_wb_buffer:MEMWB " "Elaborating entity \"mem_wb_buffer\" for hierarchy \"computer_integration:Computer\|mem_wb_buffer:MEMWB\"" {  } { { "../computer_integration/computer_integration.v" "MEMWB" { Text "C:/git/EE469/Lab5/verilog/computer_integration/computer_integration.v" 254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1465109325568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dataForwarding computer_integration:Computer\|dataForwarding:DF_HAZ_CONTROL " "Elaborating entity \"dataForwarding\" for hierarchy \"computer_integration:Computer\|dataForwarding:DF_HAZ_CONTROL\"" {  } { { "../computer_integration/computer_integration.v" "DF_HAZ_CONTROL" { Text "C:/git/EE469/Lab5/verilog/computer_integration/computer_integration.v" 281 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1465109325588 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "op_IFID_is_alui_rd dataForwarding.v(125) " "Verilog HDL or VHDL warning at dataForwarding.v(125): object \"op_IFID_is_alui_rd\" assigned a value but never read" {  } { { "../dataForwarding/dataForwarding.v" "" { Text "C:/git/EE469/Lab5/verilog/dataForwarding/dataForwarding.v" 125 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1465109325588 "|computer_integration_HW_test|computer_integration:Computer|dataForwarding:DF_HAZ_CONTROL"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "op_EXMEM_is_alui_rd dataForwarding.v(127) " "Verilog HDL or VHDL warning at dataForwarding.v(127): object \"op_EXMEM_is_alui_rd\" assigned a value but never read" {  } { { "../dataForwarding/dataForwarding.v" "" { Text "C:/git/EE469/Lab5/verilog/dataForwarding/dataForwarding.v" 127 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1465109325588 "|computer_integration_HW_test|computer_integration:Computer|dataForwarding:DF_HAZ_CONTROL"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "op_MEMWB_is_alui_rd dataForwarding.v(128) " "Verilog HDL or VHDL warning at dataForwarding.v(128): object \"op_MEMWB_is_alui_rd\" assigned a value but never read" {  } { { "../dataForwarding/dataForwarding.v" "" { Text "C:/git/EE469/Lab5/verilog/dataForwarding/dataForwarding.v" 128 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1465109325588 "|computer_integration_HW_test|computer_integration:Computer|dataForwarding:DF_HAZ_CONTROL"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "op_IFID_is_alui_wr dataForwarding.v(130) " "Verilog HDL or VHDL warning at dataForwarding.v(130): object \"op_IFID_is_alui_wr\" assigned a value but never read" {  } { { "../dataForwarding/dataForwarding.v" "" { Text "C:/git/EE469/Lab5/verilog/dataForwarding/dataForwarding.v" 130 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1465109325588 "|computer_integration_HW_test|computer_integration:Computer|dataForwarding:DF_HAZ_CONTROL"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IFID_is_alur dataForwarding.v(136) " "Verilog HDL or VHDL warning at dataForwarding.v(136): object \"IFID_is_alur\" assigned a value but never read" {  } { { "../dataForwarding/dataForwarding.v" "" { Text "C:/git/EE469/Lab5/verilog/dataForwarding/dataForwarding.v" 136 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1465109325588 "|computer_integration_HW_test|computer_integration:Computer|dataForwarding:DF_HAZ_CONTROL"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rs_EXMEM dataForwarding.v(147) " "Verilog HDL or VHDL warning at dataForwarding.v(147): object \"rs_EXMEM\" assigned a value but never read" {  } { { "../dataForwarding/dataForwarding.v" "" { Text "C:/git/EE469/Lab5/verilog/dataForwarding/dataForwarding.v" 147 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1465109325588 "|computer_integration_HW_test|computer_integration:Computer|dataForwarding:DF_HAZ_CONTROL"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rs_MEMWB dataForwarding.v(148) " "Verilog HDL or VHDL warning at dataForwarding.v(148): object \"rs_MEMWB\" assigned a value but never read" {  } { { "../dataForwarding/dataForwarding.v" "" { Text "C:/git/EE469/Lab5/verilog/dataForwarding/dataForwarding.v" 148 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1465109325588 "|computer_integration_HW_test|computer_integration:Computer|dataForwarding:DF_HAZ_CONTROL"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rd_IFID dataForwarding.v(153) " "Verilog HDL or VHDL warning at dataForwarding.v(153): object \"rd_IFID\" assigned a value but never read" {  } { { "../dataForwarding/dataForwarding.v" "" { Text "C:/git/EE469/Lab5/verilog/dataForwarding/dataForwarding.v" 153 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1465109325588 "|computer_integration_HW_test|computer_integration:Computer|dataForwarding:DF_HAZ_CONTROL"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "aluD1 dataForwarding.v(300) " "Verilog HDL Always Construct warning at dataForwarding.v(300): inferring latch(es) for variable \"aluD1\", which holds its previous value in one or more paths through the always construct" {  } { { "../dataForwarding/dataForwarding.v" "" { Text "C:/git/EE469/Lab5/verilog/dataForwarding/dataForwarding.v" 300 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1465109325598 "|computer_integration_HW_test|computer_integration:Computer|dataForwarding:DF_HAZ_CONTROL"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "exmem dataForwarding.v(300) " "Verilog HDL Always Construct warning at dataForwarding.v(300): inferring latch(es) for variable \"exmem\", which holds its previous value in one or more paths through the always construct" {  } { { "../dataForwarding/dataForwarding.v" "" { Text "C:/git/EE469/Lab5/verilog/dataForwarding/dataForwarding.v" 300 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1465109325598 "|computer_integration_HW_test|computer_integration:Computer|dataForwarding:DF_HAZ_CONTROL"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "exmemD dataForwarding.v(300) " "Verilog HDL Always Construct warning at dataForwarding.v(300): inferring latch(es) for variable \"exmemD\", which holds its previous value in one or more paths through the always construct" {  } { { "../dataForwarding/dataForwarding.v" "" { Text "C:/git/EE469/Lab5/verilog/dataForwarding/dataForwarding.v" 300 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1465109325598 "|computer_integration_HW_test|computer_integration:Computer|dataForwarding:DF_HAZ_CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "exmemD\[0\] dataForwarding.v(458) " "Inferred latch for \"exmemD\[0\]\" at dataForwarding.v(458)" {  } { { "../dataForwarding/dataForwarding.v" "" { Text "C:/git/EE469/Lab5/verilog/dataForwarding/dataForwarding.v" 458 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465109325598 "|computer_integration_HW_test|computer_integration:Computer|dataForwarding:DF_HAZ_CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "exmemD\[1\] dataForwarding.v(458) " "Inferred latch for \"exmemD\[1\]\" at dataForwarding.v(458)" {  } { { "../dataForwarding/dataForwarding.v" "" { Text "C:/git/EE469/Lab5/verilog/dataForwarding/dataForwarding.v" 458 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465109325598 "|computer_integration_HW_test|computer_integration:Computer|dataForwarding:DF_HAZ_CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "exmemD\[2\] dataForwarding.v(458) " "Inferred latch for \"exmemD\[2\]\" at dataForwarding.v(458)" {  } { { "../dataForwarding/dataForwarding.v" "" { Text "C:/git/EE469/Lab5/verilog/dataForwarding/dataForwarding.v" 458 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465109325598 "|computer_integration_HW_test|computer_integration:Computer|dataForwarding:DF_HAZ_CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "exmemD\[3\] dataForwarding.v(458) " "Inferred latch for \"exmemD\[3\]\" at dataForwarding.v(458)" {  } { { "../dataForwarding/dataForwarding.v" "" { Text "C:/git/EE469/Lab5/verilog/dataForwarding/dataForwarding.v" 458 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465109325598 "|computer_integration_HW_test|computer_integration:Computer|dataForwarding:DF_HAZ_CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "exmemD\[4\] dataForwarding.v(458) " "Inferred latch for \"exmemD\[4\]\" at dataForwarding.v(458)" {  } { { "../dataForwarding/dataForwarding.v" "" { Text "C:/git/EE469/Lab5/verilog/dataForwarding/dataForwarding.v" 458 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465109325598 "|computer_integration_HW_test|computer_integration:Computer|dataForwarding:DF_HAZ_CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "exmemD\[5\] dataForwarding.v(458) " "Inferred latch for \"exmemD\[5\]\" at dataForwarding.v(458)" {  } { { "../dataForwarding/dataForwarding.v" "" { Text "C:/git/EE469/Lab5/verilog/dataForwarding/dataForwarding.v" 458 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465109325598 "|computer_integration_HW_test|computer_integration:Computer|dataForwarding:DF_HAZ_CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "exmemD\[6\] dataForwarding.v(458) " "Inferred latch for \"exmemD\[6\]\" at dataForwarding.v(458)" {  } { { "../dataForwarding/dataForwarding.v" "" { Text "C:/git/EE469/Lab5/verilog/dataForwarding/dataForwarding.v" 458 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465109325598 "|computer_integration_HW_test|computer_integration:Computer|dataForwarding:DF_HAZ_CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "exmemD\[7\] dataForwarding.v(458) " "Inferred latch for \"exmemD\[7\]\" at dataForwarding.v(458)" {  } { { "../dataForwarding/dataForwarding.v" "" { Text "C:/git/EE469/Lab5/verilog/dataForwarding/dataForwarding.v" 458 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465109325598 "|computer_integration_HW_test|computer_integration:Computer|dataForwarding:DF_HAZ_CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "exmemD\[8\] dataForwarding.v(458) " "Inferred latch for \"exmemD\[8\]\" at dataForwarding.v(458)" {  } { { "../dataForwarding/dataForwarding.v" "" { Text "C:/git/EE469/Lab5/verilog/dataForwarding/dataForwarding.v" 458 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465109325598 "|computer_integration_HW_test|computer_integration:Computer|dataForwarding:DF_HAZ_CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "exmemD\[9\] dataForwarding.v(458) " "Inferred latch for \"exmemD\[9\]\" at dataForwarding.v(458)" {  } { { "../dataForwarding/dataForwarding.v" "" { Text "C:/git/EE469/Lab5/verilog/dataForwarding/dataForwarding.v" 458 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465109325598 "|computer_integration_HW_test|computer_integration:Computer|dataForwarding:DF_HAZ_CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "exmemD\[10\] dataForwarding.v(458) " "Inferred latch for \"exmemD\[10\]\" at dataForwarding.v(458)" {  } { { "../dataForwarding/dataForwarding.v" "" { Text "C:/git/EE469/Lab5/verilog/dataForwarding/dataForwarding.v" 458 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465109325598 "|computer_integration_HW_test|computer_integration:Computer|dataForwarding:DF_HAZ_CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "exmemD\[11\] dataForwarding.v(458) " "Inferred latch for \"exmemD\[11\]\" at dataForwarding.v(458)" {  } { { "../dataForwarding/dataForwarding.v" "" { Text "C:/git/EE469/Lab5/verilog/dataForwarding/dataForwarding.v" 458 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465109325598 "|computer_integration_HW_test|computer_integration:Computer|dataForwarding:DF_HAZ_CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "exmemD\[12\] dataForwarding.v(458) " "Inferred latch for \"exmemD\[12\]\" at dataForwarding.v(458)" {  } { { "../dataForwarding/dataForwarding.v" "" { Text "C:/git/EE469/Lab5/verilog/dataForwarding/dataForwarding.v" 458 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465109325598 "|computer_integration_HW_test|computer_integration:Computer|dataForwarding:DF_HAZ_CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "exmemD\[13\] dataForwarding.v(458) " "Inferred latch for \"exmemD\[13\]\" at dataForwarding.v(458)" {  } { { "../dataForwarding/dataForwarding.v" "" { Text "C:/git/EE469/Lab5/verilog/dataForwarding/dataForwarding.v" 458 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465109325598 "|computer_integration_HW_test|computer_integration:Computer|dataForwarding:DF_HAZ_CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "exmemD\[14\] dataForwarding.v(458) " "Inferred latch for \"exmemD\[14\]\" at dataForwarding.v(458)" {  } { { "../dataForwarding/dataForwarding.v" "" { Text "C:/git/EE469/Lab5/verilog/dataForwarding/dataForwarding.v" 458 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465109325598 "|computer_integration_HW_test|computer_integration:Computer|dataForwarding:DF_HAZ_CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "exmemD\[15\] dataForwarding.v(458) " "Inferred latch for \"exmemD\[15\]\" at dataForwarding.v(458)" {  } { { "../dataForwarding/dataForwarding.v" "" { Text "C:/git/EE469/Lab5/verilog/dataForwarding/dataForwarding.v" 458 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465109325598 "|computer_integration_HW_test|computer_integration:Computer|dataForwarding:DF_HAZ_CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "exmemD\[16\] dataForwarding.v(458) " "Inferred latch for \"exmemD\[16\]\" at dataForwarding.v(458)" {  } { { "../dataForwarding/dataForwarding.v" "" { Text "C:/git/EE469/Lab5/verilog/dataForwarding/dataForwarding.v" 458 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465109325598 "|computer_integration_HW_test|computer_integration:Computer|dataForwarding:DF_HAZ_CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "exmemD\[17\] dataForwarding.v(458) " "Inferred latch for \"exmemD\[17\]\" at dataForwarding.v(458)" {  } { { "../dataForwarding/dataForwarding.v" "" { Text "C:/git/EE469/Lab5/verilog/dataForwarding/dataForwarding.v" 458 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465109325598 "|computer_integration_HW_test|computer_integration:Computer|dataForwarding:DF_HAZ_CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "exmemD\[18\] dataForwarding.v(458) " "Inferred latch for \"exmemD\[18\]\" at dataForwarding.v(458)" {  } { { "../dataForwarding/dataForwarding.v" "" { Text "C:/git/EE469/Lab5/verilog/dataForwarding/dataForwarding.v" 458 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465109325598 "|computer_integration_HW_test|computer_integration:Computer|dataForwarding:DF_HAZ_CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "exmemD\[19\] dataForwarding.v(458) " "Inferred latch for \"exmemD\[19\]\" at dataForwarding.v(458)" {  } { { "../dataForwarding/dataForwarding.v" "" { Text "C:/git/EE469/Lab5/verilog/dataForwarding/dataForwarding.v" 458 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465109325598 "|computer_integration_HW_test|computer_integration:Computer|dataForwarding:DF_HAZ_CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "exmemD\[20\] dataForwarding.v(458) " "Inferred latch for \"exmemD\[20\]\" at dataForwarding.v(458)" {  } { { "../dataForwarding/dataForwarding.v" "" { Text "C:/git/EE469/Lab5/verilog/dataForwarding/dataForwarding.v" 458 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465109325598 "|computer_integration_HW_test|computer_integration:Computer|dataForwarding:DF_HAZ_CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "exmemD\[21\] dataForwarding.v(458) " "Inferred latch for \"exmemD\[21\]\" at dataForwarding.v(458)" {  } { { "../dataForwarding/dataForwarding.v" "" { Text "C:/git/EE469/Lab5/verilog/dataForwarding/dataForwarding.v" 458 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465109325598 "|computer_integration_HW_test|computer_integration:Computer|dataForwarding:DF_HAZ_CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "exmemD\[22\] dataForwarding.v(458) " "Inferred latch for \"exmemD\[22\]\" at dataForwarding.v(458)" {  } { { "../dataForwarding/dataForwarding.v" "" { Text "C:/git/EE469/Lab5/verilog/dataForwarding/dataForwarding.v" 458 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465109325598 "|computer_integration_HW_test|computer_integration:Computer|dataForwarding:DF_HAZ_CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "exmemD\[23\] dataForwarding.v(458) " "Inferred latch for \"exmemD\[23\]\" at dataForwarding.v(458)" {  } { { "../dataForwarding/dataForwarding.v" "" { Text "C:/git/EE469/Lab5/verilog/dataForwarding/dataForwarding.v" 458 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465109325598 "|computer_integration_HW_test|computer_integration:Computer|dataForwarding:DF_HAZ_CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "exmemD\[24\] dataForwarding.v(458) " "Inferred latch for \"exmemD\[24\]\" at dataForwarding.v(458)" {  } { { "../dataForwarding/dataForwarding.v" "" { Text "C:/git/EE469/Lab5/verilog/dataForwarding/dataForwarding.v" 458 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465109325598 "|computer_integration_HW_test|computer_integration:Computer|dataForwarding:DF_HAZ_CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "exmemD\[25\] dataForwarding.v(458) " "Inferred latch for \"exmemD\[25\]\" at dataForwarding.v(458)" {  } { { "../dataForwarding/dataForwarding.v" "" { Text "C:/git/EE469/Lab5/verilog/dataForwarding/dataForwarding.v" 458 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465109325598 "|computer_integration_HW_test|computer_integration:Computer|dataForwarding:DF_HAZ_CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "exmemD\[26\] dataForwarding.v(458) " "Inferred latch for \"exmemD\[26\]\" at dataForwarding.v(458)" {  } { { "../dataForwarding/dataForwarding.v" "" { Text "C:/git/EE469/Lab5/verilog/dataForwarding/dataForwarding.v" 458 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465109325598 "|computer_integration_HW_test|computer_integration:Computer|dataForwarding:DF_HAZ_CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "exmemD\[27\] dataForwarding.v(458) " "Inferred latch for \"exmemD\[27\]\" at dataForwarding.v(458)" {  } { { "../dataForwarding/dataForwarding.v" "" { Text "C:/git/EE469/Lab5/verilog/dataForwarding/dataForwarding.v" 458 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465109325598 "|computer_integration_HW_test|computer_integration:Computer|dataForwarding:DF_HAZ_CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "exmemD\[28\] dataForwarding.v(458) " "Inferred latch for \"exmemD\[28\]\" at dataForwarding.v(458)" {  } { { "../dataForwarding/dataForwarding.v" "" { Text "C:/git/EE469/Lab5/verilog/dataForwarding/dataForwarding.v" 458 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465109325598 "|computer_integration_HW_test|computer_integration:Computer|dataForwarding:DF_HAZ_CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "exmemD\[29\] dataForwarding.v(458) " "Inferred latch for \"exmemD\[29\]\" at dataForwarding.v(458)" {  } { { "../dataForwarding/dataForwarding.v" "" { Text "C:/git/EE469/Lab5/verilog/dataForwarding/dataForwarding.v" 458 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465109325598 "|computer_integration_HW_test|computer_integration:Computer|dataForwarding:DF_HAZ_CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "exmemD\[30\] dataForwarding.v(458) " "Inferred latch for \"exmemD\[30\]\" at dataForwarding.v(458)" {  } { { "../dataForwarding/dataForwarding.v" "" { Text "C:/git/EE469/Lab5/verilog/dataForwarding/dataForwarding.v" 458 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465109325598 "|computer_integration_HW_test|computer_integration:Computer|dataForwarding:DF_HAZ_CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "exmemD\[31\] dataForwarding.v(458) " "Inferred latch for \"exmemD\[31\]\" at dataForwarding.v(458)" {  } { { "../dataForwarding/dataForwarding.v" "" { Text "C:/git/EE469/Lab5/verilog/dataForwarding/dataForwarding.v" 458 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465109325598 "|computer_integration_HW_test|computer_integration:Computer|dataForwarding:DF_HAZ_CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "exmem dataForwarding.v(442) " "Inferred latch for \"exmem\" at dataForwarding.v(442)" {  } { { "../dataForwarding/dataForwarding.v" "" { Text "C:/git/EE469/Lab5/verilog/dataForwarding/dataForwarding.v" 442 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465109325608 "|computer_integration_HW_test|computer_integration:Computer|dataForwarding:DF_HAZ_CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluD1\[0\] dataForwarding.v(330) " "Inferred latch for \"aluD1\[0\]\" at dataForwarding.v(330)" {  } { { "../dataForwarding/dataForwarding.v" "" { Text "C:/git/EE469/Lab5/verilog/dataForwarding/dataForwarding.v" 330 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465109325608 "|computer_integration_HW_test|computer_integration:Computer|dataForwarding:DF_HAZ_CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluD1\[1\] dataForwarding.v(330) " "Inferred latch for \"aluD1\[1\]\" at dataForwarding.v(330)" {  } { { "../dataForwarding/dataForwarding.v" "" { Text "C:/git/EE469/Lab5/verilog/dataForwarding/dataForwarding.v" 330 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465109325608 "|computer_integration_HW_test|computer_integration:Computer|dataForwarding:DF_HAZ_CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluD1\[2\] dataForwarding.v(330) " "Inferred latch for \"aluD1\[2\]\" at dataForwarding.v(330)" {  } { { "../dataForwarding/dataForwarding.v" "" { Text "C:/git/EE469/Lab5/verilog/dataForwarding/dataForwarding.v" 330 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465109325608 "|computer_integration_HW_test|computer_integration:Computer|dataForwarding:DF_HAZ_CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluD1\[3\] dataForwarding.v(330) " "Inferred latch for \"aluD1\[3\]\" at dataForwarding.v(330)" {  } { { "../dataForwarding/dataForwarding.v" "" { Text "C:/git/EE469/Lab5/verilog/dataForwarding/dataForwarding.v" 330 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465109325608 "|computer_integration_HW_test|computer_integration:Computer|dataForwarding:DF_HAZ_CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluD1\[4\] dataForwarding.v(330) " "Inferred latch for \"aluD1\[4\]\" at dataForwarding.v(330)" {  } { { "../dataForwarding/dataForwarding.v" "" { Text "C:/git/EE469/Lab5/verilog/dataForwarding/dataForwarding.v" 330 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465109325608 "|computer_integration_HW_test|computer_integration:Computer|dataForwarding:DF_HAZ_CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluD1\[5\] dataForwarding.v(330) " "Inferred latch for \"aluD1\[5\]\" at dataForwarding.v(330)" {  } { { "../dataForwarding/dataForwarding.v" "" { Text "C:/git/EE469/Lab5/verilog/dataForwarding/dataForwarding.v" 330 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465109325608 "|computer_integration_HW_test|computer_integration:Computer|dataForwarding:DF_HAZ_CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluD1\[6\] dataForwarding.v(330) " "Inferred latch for \"aluD1\[6\]\" at dataForwarding.v(330)" {  } { { "../dataForwarding/dataForwarding.v" "" { Text "C:/git/EE469/Lab5/verilog/dataForwarding/dataForwarding.v" 330 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465109325608 "|computer_integration_HW_test|computer_integration:Computer|dataForwarding:DF_HAZ_CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluD1\[7\] dataForwarding.v(330) " "Inferred latch for \"aluD1\[7\]\" at dataForwarding.v(330)" {  } { { "../dataForwarding/dataForwarding.v" "" { Text "C:/git/EE469/Lab5/verilog/dataForwarding/dataForwarding.v" 330 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465109325608 "|computer_integration_HW_test|computer_integration:Computer|dataForwarding:DF_HAZ_CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluD1\[8\] dataForwarding.v(330) " "Inferred latch for \"aluD1\[8\]\" at dataForwarding.v(330)" {  } { { "../dataForwarding/dataForwarding.v" "" { Text "C:/git/EE469/Lab5/verilog/dataForwarding/dataForwarding.v" 330 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465109325608 "|computer_integration_HW_test|computer_integration:Computer|dataForwarding:DF_HAZ_CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluD1\[9\] dataForwarding.v(330) " "Inferred latch for \"aluD1\[9\]\" at dataForwarding.v(330)" {  } { { "../dataForwarding/dataForwarding.v" "" { Text "C:/git/EE469/Lab5/verilog/dataForwarding/dataForwarding.v" 330 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465109325608 "|computer_integration_HW_test|computer_integration:Computer|dataForwarding:DF_HAZ_CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluD1\[10\] dataForwarding.v(330) " "Inferred latch for \"aluD1\[10\]\" at dataForwarding.v(330)" {  } { { "../dataForwarding/dataForwarding.v" "" { Text "C:/git/EE469/Lab5/verilog/dataForwarding/dataForwarding.v" 330 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465109325608 "|computer_integration_HW_test|computer_integration:Computer|dataForwarding:DF_HAZ_CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluD1\[11\] dataForwarding.v(330) " "Inferred latch for \"aluD1\[11\]\" at dataForwarding.v(330)" {  } { { "../dataForwarding/dataForwarding.v" "" { Text "C:/git/EE469/Lab5/verilog/dataForwarding/dataForwarding.v" 330 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465109325608 "|computer_integration_HW_test|computer_integration:Computer|dataForwarding:DF_HAZ_CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluD1\[12\] dataForwarding.v(330) " "Inferred latch for \"aluD1\[12\]\" at dataForwarding.v(330)" {  } { { "../dataForwarding/dataForwarding.v" "" { Text "C:/git/EE469/Lab5/verilog/dataForwarding/dataForwarding.v" 330 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465109325608 "|computer_integration_HW_test|computer_integration:Computer|dataForwarding:DF_HAZ_CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluD1\[13\] dataForwarding.v(330) " "Inferred latch for \"aluD1\[13\]\" at dataForwarding.v(330)" {  } { { "../dataForwarding/dataForwarding.v" "" { Text "C:/git/EE469/Lab5/verilog/dataForwarding/dataForwarding.v" 330 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465109325608 "|computer_integration_HW_test|computer_integration:Computer|dataForwarding:DF_HAZ_CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluD1\[14\] dataForwarding.v(330) " "Inferred latch for \"aluD1\[14\]\" at dataForwarding.v(330)" {  } { { "../dataForwarding/dataForwarding.v" "" { Text "C:/git/EE469/Lab5/verilog/dataForwarding/dataForwarding.v" 330 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465109325608 "|computer_integration_HW_test|computer_integration:Computer|dataForwarding:DF_HAZ_CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluD1\[15\] dataForwarding.v(330) " "Inferred latch for \"aluD1\[15\]\" at dataForwarding.v(330)" {  } { { "../dataForwarding/dataForwarding.v" "" { Text "C:/git/EE469/Lab5/verilog/dataForwarding/dataForwarding.v" 330 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465109325608 "|computer_integration_HW_test|computer_integration:Computer|dataForwarding:DF_HAZ_CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluD1\[16\] dataForwarding.v(330) " "Inferred latch for \"aluD1\[16\]\" at dataForwarding.v(330)" {  } { { "../dataForwarding/dataForwarding.v" "" { Text "C:/git/EE469/Lab5/verilog/dataForwarding/dataForwarding.v" 330 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465109325608 "|computer_integration_HW_test|computer_integration:Computer|dataForwarding:DF_HAZ_CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluD1\[17\] dataForwarding.v(330) " "Inferred latch for \"aluD1\[17\]\" at dataForwarding.v(330)" {  } { { "../dataForwarding/dataForwarding.v" "" { Text "C:/git/EE469/Lab5/verilog/dataForwarding/dataForwarding.v" 330 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465109325608 "|computer_integration_HW_test|computer_integration:Computer|dataForwarding:DF_HAZ_CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluD1\[18\] dataForwarding.v(330) " "Inferred latch for \"aluD1\[18\]\" at dataForwarding.v(330)" {  } { { "../dataForwarding/dataForwarding.v" "" { Text "C:/git/EE469/Lab5/verilog/dataForwarding/dataForwarding.v" 330 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465109325608 "|computer_integration_HW_test|computer_integration:Computer|dataForwarding:DF_HAZ_CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluD1\[19\] dataForwarding.v(330) " "Inferred latch for \"aluD1\[19\]\" at dataForwarding.v(330)" {  } { { "../dataForwarding/dataForwarding.v" "" { Text "C:/git/EE469/Lab5/verilog/dataForwarding/dataForwarding.v" 330 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465109325608 "|computer_integration_HW_test|computer_integration:Computer|dataForwarding:DF_HAZ_CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluD1\[20\] dataForwarding.v(330) " "Inferred latch for \"aluD1\[20\]\" at dataForwarding.v(330)" {  } { { "../dataForwarding/dataForwarding.v" "" { Text "C:/git/EE469/Lab5/verilog/dataForwarding/dataForwarding.v" 330 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465109325608 "|computer_integration_HW_test|computer_integration:Computer|dataForwarding:DF_HAZ_CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluD1\[21\] dataForwarding.v(330) " "Inferred latch for \"aluD1\[21\]\" at dataForwarding.v(330)" {  } { { "../dataForwarding/dataForwarding.v" "" { Text "C:/git/EE469/Lab5/verilog/dataForwarding/dataForwarding.v" 330 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465109325608 "|computer_integration_HW_test|computer_integration:Computer|dataForwarding:DF_HAZ_CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluD1\[22\] dataForwarding.v(330) " "Inferred latch for \"aluD1\[22\]\" at dataForwarding.v(330)" {  } { { "../dataForwarding/dataForwarding.v" "" { Text "C:/git/EE469/Lab5/verilog/dataForwarding/dataForwarding.v" 330 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465109325608 "|computer_integration_HW_test|computer_integration:Computer|dataForwarding:DF_HAZ_CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluD1\[23\] dataForwarding.v(330) " "Inferred latch for \"aluD1\[23\]\" at dataForwarding.v(330)" {  } { { "../dataForwarding/dataForwarding.v" "" { Text "C:/git/EE469/Lab5/verilog/dataForwarding/dataForwarding.v" 330 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465109325608 "|computer_integration_HW_test|computer_integration:Computer|dataForwarding:DF_HAZ_CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluD1\[24\] dataForwarding.v(330) " "Inferred latch for \"aluD1\[24\]\" at dataForwarding.v(330)" {  } { { "../dataForwarding/dataForwarding.v" "" { Text "C:/git/EE469/Lab5/verilog/dataForwarding/dataForwarding.v" 330 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465109325608 "|computer_integration_HW_test|computer_integration:Computer|dataForwarding:DF_HAZ_CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluD1\[25\] dataForwarding.v(330) " "Inferred latch for \"aluD1\[25\]\" at dataForwarding.v(330)" {  } { { "../dataForwarding/dataForwarding.v" "" { Text "C:/git/EE469/Lab5/verilog/dataForwarding/dataForwarding.v" 330 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465109325608 "|computer_integration_HW_test|computer_integration:Computer|dataForwarding:DF_HAZ_CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluD1\[26\] dataForwarding.v(330) " "Inferred latch for \"aluD1\[26\]\" at dataForwarding.v(330)" {  } { { "../dataForwarding/dataForwarding.v" "" { Text "C:/git/EE469/Lab5/verilog/dataForwarding/dataForwarding.v" 330 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465109325608 "|computer_integration_HW_test|computer_integration:Computer|dataForwarding:DF_HAZ_CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluD1\[27\] dataForwarding.v(330) " "Inferred latch for \"aluD1\[27\]\" at dataForwarding.v(330)" {  } { { "../dataForwarding/dataForwarding.v" "" { Text "C:/git/EE469/Lab5/verilog/dataForwarding/dataForwarding.v" 330 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465109325608 "|computer_integration_HW_test|computer_integration:Computer|dataForwarding:DF_HAZ_CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluD1\[28\] dataForwarding.v(330) " "Inferred latch for \"aluD1\[28\]\" at dataForwarding.v(330)" {  } { { "../dataForwarding/dataForwarding.v" "" { Text "C:/git/EE469/Lab5/verilog/dataForwarding/dataForwarding.v" 330 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465109325608 "|computer_integration_HW_test|computer_integration:Computer|dataForwarding:DF_HAZ_CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluD1\[29\] dataForwarding.v(330) " "Inferred latch for \"aluD1\[29\]\" at dataForwarding.v(330)" {  } { { "../dataForwarding/dataForwarding.v" "" { Text "C:/git/EE469/Lab5/verilog/dataForwarding/dataForwarding.v" 330 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465109325608 "|computer_integration_HW_test|computer_integration:Computer|dataForwarding:DF_HAZ_CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluD1\[30\] dataForwarding.v(330) " "Inferred latch for \"aluD1\[30\]\" at dataForwarding.v(330)" {  } { { "../dataForwarding/dataForwarding.v" "" { Text "C:/git/EE469/Lab5/verilog/dataForwarding/dataForwarding.v" 330 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465109325608 "|computer_integration_HW_test|computer_integration:Computer|dataForwarding:DF_HAZ_CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluD1\[31\] dataForwarding.v(330) " "Inferred latch for \"aluD1\[31\]\" at dataForwarding.v(330)" {  } { { "../dataForwarding/dataForwarding.v" "" { Text "C:/git/EE469/Lab5/verilog/dataForwarding/dataForwarding.v" 330 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465109325608 "|computer_integration_HW_test|computer_integration:Computer|dataForwarding:DF_HAZ_CONTROL"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "computer_integration_HW_SM computer_integration_HW_SM:Computer_Control_SM " "Elaborating entity \"computer_integration_HW_SM\" for hierarchy \"computer_integration_HW_SM:Computer_Control_SM\"" {  } { { "computer_integration_HW_test.sv" "Computer_Control_SM" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1465109325628 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "computer_integration_HW_test.sv(210) " "Verilog HDL Case Statement warning at computer_integration_HW_test.sv(210): incomplete case statement has no default case item" {  } { { "computer_integration_HW_test.sv" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv" 210 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1465109325638 "|computer_integration_HW_test|computer_integration_HW_SM:Computer_Control_SM"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "instr_to_write computer_integration_HW_test.sv(210) " "Verilog HDL Always Construct warning at computer_integration_HW_test.sv(210): inferring latch(es) for variable \"instr_to_write\", which holds its previous value in one or more paths through the always construct" {  } { { "computer_integration_HW_test.sv" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv" 210 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1465109325638 "|computer_integration_HW_test|computer_integration_HW_SM:Computer_Control_SM"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "num_of_instr computer_integration_HW_test.sv(210) " "Verilog HDL Always Construct warning at computer_integration_HW_test.sv(210): inferring latch(es) for variable \"num_of_instr\", which holds its previous value in one or more paths through the always construct" {  } { { "computer_integration_HW_test.sv" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv" 210 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1465109325638 "|computer_integration_HW_test|computer_integration_HW_SM:Computer_Control_SM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_of_instr\[0\] computer_integration_HW_test.sv(210) " "Inferred latch for \"num_of_instr\[0\]\" at computer_integration_HW_test.sv(210)" {  } { { "computer_integration_HW_test.sv" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv" 210 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465109325648 "|computer_integration_HW_test|computer_integration_HW_SM:Computer_Control_SM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_of_instr\[1\] computer_integration_HW_test.sv(210) " "Inferred latch for \"num_of_instr\[1\]\" at computer_integration_HW_test.sv(210)" {  } { { "computer_integration_HW_test.sv" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv" 210 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465109325648 "|computer_integration_HW_test|computer_integration_HW_SM:Computer_Control_SM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_of_instr\[2\] computer_integration_HW_test.sv(210) " "Inferred latch for \"num_of_instr\[2\]\" at computer_integration_HW_test.sv(210)" {  } { { "computer_integration_HW_test.sv" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv" 210 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465109325648 "|computer_integration_HW_test|computer_integration_HW_SM:Computer_Control_SM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_of_instr\[3\] computer_integration_HW_test.sv(210) " "Inferred latch for \"num_of_instr\[3\]\" at computer_integration_HW_test.sv(210)" {  } { { "computer_integration_HW_test.sv" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv" 210 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465109325648 "|computer_integration_HW_test|computer_integration_HW_SM:Computer_Control_SM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_of_instr\[4\] computer_integration_HW_test.sv(210) " "Inferred latch for \"num_of_instr\[4\]\" at computer_integration_HW_test.sv(210)" {  } { { "computer_integration_HW_test.sv" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv" 210 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465109325648 "|computer_integration_HW_test|computer_integration_HW_SM:Computer_Control_SM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_of_instr\[5\] computer_integration_HW_test.sv(210) " "Inferred latch for \"num_of_instr\[5\]\" at computer_integration_HW_test.sv(210)" {  } { { "computer_integration_HW_test.sv" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv" 210 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465109325648 "|computer_integration_HW_test|computer_integration_HW_SM:Computer_Control_SM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_of_instr\[6\] computer_integration_HW_test.sv(210) " "Inferred latch for \"num_of_instr\[6\]\" at computer_integration_HW_test.sv(210)" {  } { { "computer_integration_HW_test.sv" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv" 210 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465109325648 "|computer_integration_HW_test|computer_integration_HW_SM:Computer_Control_SM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_of_instr\[7\] computer_integration_HW_test.sv(210) " "Inferred latch for \"num_of_instr\[7\]\" at computer_integration_HW_test.sv(210)" {  } { { "computer_integration_HW_test.sv" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv" 210 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465109325648 "|computer_integration_HW_test|computer_integration_HW_SM:Computer_Control_SM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_of_instr\[8\] computer_integration_HW_test.sv(210) " "Inferred latch for \"num_of_instr\[8\]\" at computer_integration_HW_test.sv(210)" {  } { { "computer_integration_HW_test.sv" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv" 210 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465109325648 "|computer_integration_HW_test|computer_integration_HW_SM:Computer_Control_SM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_of_instr\[9\] computer_integration_HW_test.sv(210) " "Inferred latch for \"num_of_instr\[9\]\" at computer_integration_HW_test.sv(210)" {  } { { "computer_integration_HW_test.sv" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv" 210 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465109325648 "|computer_integration_HW_test|computer_integration_HW_SM:Computer_Control_SM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_of_instr\[10\] computer_integration_HW_test.sv(210) " "Inferred latch for \"num_of_instr\[10\]\" at computer_integration_HW_test.sv(210)" {  } { { "computer_integration_HW_test.sv" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv" 210 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465109325648 "|computer_integration_HW_test|computer_integration_HW_SM:Computer_Control_SM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_of_instr\[11\] computer_integration_HW_test.sv(210) " "Inferred latch for \"num_of_instr\[11\]\" at computer_integration_HW_test.sv(210)" {  } { { "computer_integration_HW_test.sv" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv" 210 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465109325648 "|computer_integration_HW_test|computer_integration_HW_SM:Computer_Control_SM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_of_instr\[12\] computer_integration_HW_test.sv(210) " "Inferred latch for \"num_of_instr\[12\]\" at computer_integration_HW_test.sv(210)" {  } { { "computer_integration_HW_test.sv" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv" 210 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465109325648 "|computer_integration_HW_test|computer_integration_HW_SM:Computer_Control_SM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_of_instr\[13\] computer_integration_HW_test.sv(210) " "Inferred latch for \"num_of_instr\[13\]\" at computer_integration_HW_test.sv(210)" {  } { { "computer_integration_HW_test.sv" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv" 210 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465109325648 "|computer_integration_HW_test|computer_integration_HW_SM:Computer_Control_SM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_of_instr\[14\] computer_integration_HW_test.sv(210) " "Inferred latch for \"num_of_instr\[14\]\" at computer_integration_HW_test.sv(210)" {  } { { "computer_integration_HW_test.sv" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv" 210 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465109325648 "|computer_integration_HW_test|computer_integration_HW_SM:Computer_Control_SM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_of_instr\[15\] computer_integration_HW_test.sv(210) " "Inferred latch for \"num_of_instr\[15\]\" at computer_integration_HW_test.sv(210)" {  } { { "computer_integration_HW_test.sv" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv" 210 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465109325648 "|computer_integration_HW_test|computer_integration_HW_SM:Computer_Control_SM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_of_instr\[16\] computer_integration_HW_test.sv(210) " "Inferred latch for \"num_of_instr\[16\]\" at computer_integration_HW_test.sv(210)" {  } { { "computer_integration_HW_test.sv" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv" 210 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465109325648 "|computer_integration_HW_test|computer_integration_HW_SM:Computer_Control_SM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_of_instr\[17\] computer_integration_HW_test.sv(210) " "Inferred latch for \"num_of_instr\[17\]\" at computer_integration_HW_test.sv(210)" {  } { { "computer_integration_HW_test.sv" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv" 210 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465109325648 "|computer_integration_HW_test|computer_integration_HW_SM:Computer_Control_SM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_of_instr\[18\] computer_integration_HW_test.sv(210) " "Inferred latch for \"num_of_instr\[18\]\" at computer_integration_HW_test.sv(210)" {  } { { "computer_integration_HW_test.sv" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv" 210 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465109325648 "|computer_integration_HW_test|computer_integration_HW_SM:Computer_Control_SM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_of_instr\[19\] computer_integration_HW_test.sv(210) " "Inferred latch for \"num_of_instr\[19\]\" at computer_integration_HW_test.sv(210)" {  } { { "computer_integration_HW_test.sv" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv" 210 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465109325648 "|computer_integration_HW_test|computer_integration_HW_SM:Computer_Control_SM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_of_instr\[20\] computer_integration_HW_test.sv(210) " "Inferred latch for \"num_of_instr\[20\]\" at computer_integration_HW_test.sv(210)" {  } { { "computer_integration_HW_test.sv" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv" 210 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465109325648 "|computer_integration_HW_test|computer_integration_HW_SM:Computer_Control_SM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_of_instr\[21\] computer_integration_HW_test.sv(210) " "Inferred latch for \"num_of_instr\[21\]\" at computer_integration_HW_test.sv(210)" {  } { { "computer_integration_HW_test.sv" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv" 210 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465109325648 "|computer_integration_HW_test|computer_integration_HW_SM:Computer_Control_SM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_of_instr\[22\] computer_integration_HW_test.sv(210) " "Inferred latch for \"num_of_instr\[22\]\" at computer_integration_HW_test.sv(210)" {  } { { "computer_integration_HW_test.sv" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv" 210 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465109325648 "|computer_integration_HW_test|computer_integration_HW_SM:Computer_Control_SM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_of_instr\[23\] computer_integration_HW_test.sv(210) " "Inferred latch for \"num_of_instr\[23\]\" at computer_integration_HW_test.sv(210)" {  } { { "computer_integration_HW_test.sv" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv" 210 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465109325648 "|computer_integration_HW_test|computer_integration_HW_SM:Computer_Control_SM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_of_instr\[24\] computer_integration_HW_test.sv(210) " "Inferred latch for \"num_of_instr\[24\]\" at computer_integration_HW_test.sv(210)" {  } { { "computer_integration_HW_test.sv" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv" 210 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465109325648 "|computer_integration_HW_test|computer_integration_HW_SM:Computer_Control_SM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_of_instr\[25\] computer_integration_HW_test.sv(210) " "Inferred latch for \"num_of_instr\[25\]\" at computer_integration_HW_test.sv(210)" {  } { { "computer_integration_HW_test.sv" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv" 210 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465109325648 "|computer_integration_HW_test|computer_integration_HW_SM:Computer_Control_SM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_of_instr\[26\] computer_integration_HW_test.sv(210) " "Inferred latch for \"num_of_instr\[26\]\" at computer_integration_HW_test.sv(210)" {  } { { "computer_integration_HW_test.sv" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv" 210 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465109325648 "|computer_integration_HW_test|computer_integration_HW_SM:Computer_Control_SM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_of_instr\[27\] computer_integration_HW_test.sv(210) " "Inferred latch for \"num_of_instr\[27\]\" at computer_integration_HW_test.sv(210)" {  } { { "computer_integration_HW_test.sv" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv" 210 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465109325648 "|computer_integration_HW_test|computer_integration_HW_SM:Computer_Control_SM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_of_instr\[28\] computer_integration_HW_test.sv(210) " "Inferred latch for \"num_of_instr\[28\]\" at computer_integration_HW_test.sv(210)" {  } { { "computer_integration_HW_test.sv" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv" 210 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465109325648 "|computer_integration_HW_test|computer_integration_HW_SM:Computer_Control_SM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_of_instr\[29\] computer_integration_HW_test.sv(210) " "Inferred latch for \"num_of_instr\[29\]\" at computer_integration_HW_test.sv(210)" {  } { { "computer_integration_HW_test.sv" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv" 210 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465109325648 "|computer_integration_HW_test|computer_integration_HW_SM:Computer_Control_SM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_of_instr\[30\] computer_integration_HW_test.sv(210) " "Inferred latch for \"num_of_instr\[30\]\" at computer_integration_HW_test.sv(210)" {  } { { "computer_integration_HW_test.sv" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv" 210 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465109325648 "|computer_integration_HW_test|computer_integration_HW_SM:Computer_Control_SM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_of_instr\[31\] computer_integration_HW_test.sv(210) " "Inferred latch for \"num_of_instr\[31\]\" at computer_integration_HW_test.sv(210)" {  } { { "computer_integration_HW_test.sv" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv" 210 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465109325648 "|computer_integration_HW_test|computer_integration_HW_SM:Computer_Control_SM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr_to_write\[0\] computer_integration_HW_test.sv(210) " "Inferred latch for \"instr_to_write\[0\]\" at computer_integration_HW_test.sv(210)" {  } { { "computer_integration_HW_test.sv" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv" 210 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465109325648 "|computer_integration_HW_test|computer_integration_HW_SM:Computer_Control_SM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr_to_write\[1\] computer_integration_HW_test.sv(210) " "Inferred latch for \"instr_to_write\[1\]\" at computer_integration_HW_test.sv(210)" {  } { { "computer_integration_HW_test.sv" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv" 210 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465109325648 "|computer_integration_HW_test|computer_integration_HW_SM:Computer_Control_SM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr_to_write\[2\] computer_integration_HW_test.sv(210) " "Inferred latch for \"instr_to_write\[2\]\" at computer_integration_HW_test.sv(210)" {  } { { "computer_integration_HW_test.sv" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv" 210 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465109325648 "|computer_integration_HW_test|computer_integration_HW_SM:Computer_Control_SM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr_to_write\[3\] computer_integration_HW_test.sv(210) " "Inferred latch for \"instr_to_write\[3\]\" at computer_integration_HW_test.sv(210)" {  } { { "computer_integration_HW_test.sv" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv" 210 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465109325648 "|computer_integration_HW_test|computer_integration_HW_SM:Computer_Control_SM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr_to_write\[4\] computer_integration_HW_test.sv(210) " "Inferred latch for \"instr_to_write\[4\]\" at computer_integration_HW_test.sv(210)" {  } { { "computer_integration_HW_test.sv" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv" 210 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465109325648 "|computer_integration_HW_test|computer_integration_HW_SM:Computer_Control_SM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr_to_write\[5\] computer_integration_HW_test.sv(210) " "Inferred latch for \"instr_to_write\[5\]\" at computer_integration_HW_test.sv(210)" {  } { { "computer_integration_HW_test.sv" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv" 210 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465109325648 "|computer_integration_HW_test|computer_integration_HW_SM:Computer_Control_SM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr_to_write\[6\] computer_integration_HW_test.sv(210) " "Inferred latch for \"instr_to_write\[6\]\" at computer_integration_HW_test.sv(210)" {  } { { "computer_integration_HW_test.sv" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv" 210 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465109325648 "|computer_integration_HW_test|computer_integration_HW_SM:Computer_Control_SM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr_to_write\[7\] computer_integration_HW_test.sv(210) " "Inferred latch for \"instr_to_write\[7\]\" at computer_integration_HW_test.sv(210)" {  } { { "computer_integration_HW_test.sv" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv" 210 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465109325648 "|computer_integration_HW_test|computer_integration_HW_SM:Computer_Control_SM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr_to_write\[8\] computer_integration_HW_test.sv(210) " "Inferred latch for \"instr_to_write\[8\]\" at computer_integration_HW_test.sv(210)" {  } { { "computer_integration_HW_test.sv" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv" 210 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465109325648 "|computer_integration_HW_test|computer_integration_HW_SM:Computer_Control_SM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr_to_write\[9\] computer_integration_HW_test.sv(210) " "Inferred latch for \"instr_to_write\[9\]\" at computer_integration_HW_test.sv(210)" {  } { { "computer_integration_HW_test.sv" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv" 210 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465109325648 "|computer_integration_HW_test|computer_integration_HW_SM:Computer_Control_SM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr_to_write\[10\] computer_integration_HW_test.sv(210) " "Inferred latch for \"instr_to_write\[10\]\" at computer_integration_HW_test.sv(210)" {  } { { "computer_integration_HW_test.sv" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv" 210 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465109325648 "|computer_integration_HW_test|computer_integration_HW_SM:Computer_Control_SM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr_to_write\[11\] computer_integration_HW_test.sv(210) " "Inferred latch for \"instr_to_write\[11\]\" at computer_integration_HW_test.sv(210)" {  } { { "computer_integration_HW_test.sv" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv" 210 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465109325648 "|computer_integration_HW_test|computer_integration_HW_SM:Computer_Control_SM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr_to_write\[12\] computer_integration_HW_test.sv(210) " "Inferred latch for \"instr_to_write\[12\]\" at computer_integration_HW_test.sv(210)" {  } { { "computer_integration_HW_test.sv" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv" 210 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465109325648 "|computer_integration_HW_test|computer_integration_HW_SM:Computer_Control_SM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr_to_write\[13\] computer_integration_HW_test.sv(210) " "Inferred latch for \"instr_to_write\[13\]\" at computer_integration_HW_test.sv(210)" {  } { { "computer_integration_HW_test.sv" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv" 210 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465109325648 "|computer_integration_HW_test|computer_integration_HW_SM:Computer_Control_SM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr_to_write\[14\] computer_integration_HW_test.sv(210) " "Inferred latch for \"instr_to_write\[14\]\" at computer_integration_HW_test.sv(210)" {  } { { "computer_integration_HW_test.sv" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv" 210 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465109325648 "|computer_integration_HW_test|computer_integration_HW_SM:Computer_Control_SM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr_to_write\[15\] computer_integration_HW_test.sv(210) " "Inferred latch for \"instr_to_write\[15\]\" at computer_integration_HW_test.sv(210)" {  } { { "computer_integration_HW_test.sv" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv" 210 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465109325648 "|computer_integration_HW_test|computer_integration_HW_SM:Computer_Control_SM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr_to_write\[16\] computer_integration_HW_test.sv(210) " "Inferred latch for \"instr_to_write\[16\]\" at computer_integration_HW_test.sv(210)" {  } { { "computer_integration_HW_test.sv" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv" 210 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465109325648 "|computer_integration_HW_test|computer_integration_HW_SM:Computer_Control_SM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr_to_write\[17\] computer_integration_HW_test.sv(210) " "Inferred latch for \"instr_to_write\[17\]\" at computer_integration_HW_test.sv(210)" {  } { { "computer_integration_HW_test.sv" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv" 210 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465109325648 "|computer_integration_HW_test|computer_integration_HW_SM:Computer_Control_SM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr_to_write\[18\] computer_integration_HW_test.sv(210) " "Inferred latch for \"instr_to_write\[18\]\" at computer_integration_HW_test.sv(210)" {  } { { "computer_integration_HW_test.sv" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv" 210 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465109325648 "|computer_integration_HW_test|computer_integration_HW_SM:Computer_Control_SM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr_to_write\[19\] computer_integration_HW_test.sv(210) " "Inferred latch for \"instr_to_write\[19\]\" at computer_integration_HW_test.sv(210)" {  } { { "computer_integration_HW_test.sv" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv" 210 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465109325648 "|computer_integration_HW_test|computer_integration_HW_SM:Computer_Control_SM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr_to_write\[20\] computer_integration_HW_test.sv(210) " "Inferred latch for \"instr_to_write\[20\]\" at computer_integration_HW_test.sv(210)" {  } { { "computer_integration_HW_test.sv" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv" 210 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465109325648 "|computer_integration_HW_test|computer_integration_HW_SM:Computer_Control_SM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr_to_write\[21\] computer_integration_HW_test.sv(210) " "Inferred latch for \"instr_to_write\[21\]\" at computer_integration_HW_test.sv(210)" {  } { { "computer_integration_HW_test.sv" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv" 210 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465109325648 "|computer_integration_HW_test|computer_integration_HW_SM:Computer_Control_SM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr_to_write\[22\] computer_integration_HW_test.sv(210) " "Inferred latch for \"instr_to_write\[22\]\" at computer_integration_HW_test.sv(210)" {  } { { "computer_integration_HW_test.sv" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv" 210 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465109325648 "|computer_integration_HW_test|computer_integration_HW_SM:Computer_Control_SM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr_to_write\[23\] computer_integration_HW_test.sv(210) " "Inferred latch for \"instr_to_write\[23\]\" at computer_integration_HW_test.sv(210)" {  } { { "computer_integration_HW_test.sv" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv" 210 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465109325648 "|computer_integration_HW_test|computer_integration_HW_SM:Computer_Control_SM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr_to_write\[24\] computer_integration_HW_test.sv(210) " "Inferred latch for \"instr_to_write\[24\]\" at computer_integration_HW_test.sv(210)" {  } { { "computer_integration_HW_test.sv" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv" 210 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465109325648 "|computer_integration_HW_test|computer_integration_HW_SM:Computer_Control_SM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr_to_write\[25\] computer_integration_HW_test.sv(210) " "Inferred latch for \"instr_to_write\[25\]\" at computer_integration_HW_test.sv(210)" {  } { { "computer_integration_HW_test.sv" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv" 210 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465109325648 "|computer_integration_HW_test|computer_integration_HW_SM:Computer_Control_SM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr_to_write\[26\] computer_integration_HW_test.sv(210) " "Inferred latch for \"instr_to_write\[26\]\" at computer_integration_HW_test.sv(210)" {  } { { "computer_integration_HW_test.sv" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv" 210 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465109325648 "|computer_integration_HW_test|computer_integration_HW_SM:Computer_Control_SM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr_to_write\[27\] computer_integration_HW_test.sv(210) " "Inferred latch for \"instr_to_write\[27\]\" at computer_integration_HW_test.sv(210)" {  } { { "computer_integration_HW_test.sv" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv" 210 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465109325648 "|computer_integration_HW_test|computer_integration_HW_SM:Computer_Control_SM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr_to_write\[28\] computer_integration_HW_test.sv(210) " "Inferred latch for \"instr_to_write\[28\]\" at computer_integration_HW_test.sv(210)" {  } { { "computer_integration_HW_test.sv" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv" 210 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465109325648 "|computer_integration_HW_test|computer_integration_HW_SM:Computer_Control_SM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr_to_write\[29\] computer_integration_HW_test.sv(210) " "Inferred latch for \"instr_to_write\[29\]\" at computer_integration_HW_test.sv(210)" {  } { { "computer_integration_HW_test.sv" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv" 210 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465109325648 "|computer_integration_HW_test|computer_integration_HW_SM:Computer_Control_SM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr_to_write\[30\] computer_integration_HW_test.sv(210) " "Inferred latch for \"instr_to_write\[30\]\" at computer_integration_HW_test.sv(210)" {  } { { "computer_integration_HW_test.sv" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv" 210 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465109325648 "|computer_integration_HW_test|computer_integration_HW_SM:Computer_Control_SM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr_to_write\[31\] computer_integration_HW_test.sv(210) " "Inferred latch for \"instr_to_write\[31\]\" at computer_integration_HW_test.sv(210)" {  } { { "computer_integration_HW_test.sv" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv" 210 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465109325648 "|computer_integration_HW_test|computer_integration_HW_SM:Computer_Control_SM"}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_l884.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_l884.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_l884 " "Found entity 1: altsyncram_l884" {  } { { "db/altsyncram_l884.tdf" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/db/altsyncram_l884.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1465109331216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1465109331216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_glc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_glc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_glc " "Found entity 1: mux_glc" {  } { { "db/mux_glc.tdf" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/db/mux_glc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1465109331676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1465109331676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_vnf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_vnf " "Found entity 1: decode_vnf" {  } { { "db/decode_vnf.tdf" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/db/decode_vnf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1465109331756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1465109331756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_cci.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_cci.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_cci " "Found entity 1: cntr_cci" {  } { { "db/cntr_cci.tdf" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/db/cntr_cci.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1465109331886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1465109331886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_pac.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_pac.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_pac " "Found entity 1: cmpr_pac" {  } { { "db/cmpr_pac.tdf" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/db/cmpr_pac.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1465109331937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1465109331937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_7vi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_7vi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_7vi " "Found entity 1: cntr_7vi" {  } { { "db/cntr_7vi.tdf" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/db/cntr_7vi.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1465109331999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1465109331999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_39i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_39i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_39i " "Found entity 1: cntr_39i" {  } { { "db/cntr_39i.tdf" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/db/cntr_39i.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1465109332149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1465109332149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_d9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_d9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_d9c " "Found entity 1: cmpr_d9c" {  } { { "db/cmpr_d9c.tdf" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/db/cmpr_d9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1465109332199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1465109332199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kri.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kri " "Found entity 1: cntr_kri" {  } { { "db/cntr_kri.tdf" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/db/cntr_kri.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1465109332269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1465109332269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_99c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_99c " "Found entity 1: cmpr_99c" {  } { { "db/cmpr_99c.tdf" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/db/cmpr_99c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1465109332329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1465109332329 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1465109333339 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "sld_hub " "Start IP generation for the debug fabric within sld_hub." {  } {  } 0 11170 "Start IP generation for the debug fabric within %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1465109333519 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2016.06.04.23:48:57 Progress: Loading sldfdbd6f1e/alt_sld_fab_wrapper_hw.tcl " "2016.06.04.23:48:57 Progress: Loading sldfdbd6f1e/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1465109337379 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1465109339559 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1465109339709 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1465109340933 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1465109340993 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1465109341053 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1465109341133 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1465109341143 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1465109341143 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "sld_hub " "Finished IP generation for the debug fabric within sld_hub." {  } {  } 0 11171 "Finished IP generation for the debug fabric within %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1465109341843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldfdbd6f1e/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldfdbd6f1e/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldfdbd6f1e/alt_sld_fab.v" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/db/ip/sldfdbd6f1e/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1465109341993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1465109341993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldfdbd6f1e/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldfdbd6f1e/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldfdbd6f1e/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/db/ip/sldfdbd6f1e/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1465109342043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1465109342043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldfdbd6f1e/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldfdbd6f1e/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldfdbd6f1e/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/db/ip/sldfdbd6f1e/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1465109342043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1465109342043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldfdbd6f1e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldfdbd6f1e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldfdbd6f1e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/db/ip/sldfdbd6f1e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1465109342083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1465109342083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldfdbd6f1e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldfdbd6f1e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldfdbd6f1e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/db/ip/sldfdbd6f1e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 92 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1465109342133 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldfdbd6f1e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/db/ip/sldfdbd6f1e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1465109342133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1465109342133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldfdbd6f1e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldfdbd6f1e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldfdbd6f1e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/db/ip/sldfdbd6f1e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1465109342173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1465109342173 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "sys_clk " "Found clock multiplexer sys_clk" {  } { { "computer_integration_HW_test.sv" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv" 32 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1465109347073 "|computer_integration_HW_test|sys_clk"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Mux0 " "Found clock multiplexer Mux0" {  } { { "computer_integration_HW_test.sv" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv" 64 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1465109347073 "|computer_integration_HW_test|Mux0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Mux1 " "Found clock multiplexer Mux1" {  } { { "computer_integration_HW_test.sv" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv" 64 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1465109347073 "|computer_integration_HW_test|Mux1"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1465109347073 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "32 " "Ignored 32 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "32 " "Ignored 32 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1465109347103 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1465109347103 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "computer_integration:Computer\|sram:Memory\|read_data\[0\] " "Converted tri-state buffer \"computer_integration:Computer\|sram:Memory\|read_data\[0\]\" feeding internal logic into a wire" {  } { { "../sram/sram.v" "" { Text "C:/git/EE469/Lab5/verilog/sram/sram.v" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1465109355783 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "computer_integration:Computer\|sram:Memory\|read_data\[1\] " "Converted tri-state buffer \"computer_integration:Computer\|sram:Memory\|read_data\[1\]\" feeding internal logic into a wire" {  } { { "../sram/sram.v" "" { Text "C:/git/EE469/Lab5/verilog/sram/sram.v" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1465109355783 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "computer_integration:Computer\|sram:Memory\|read_data\[2\] " "Converted tri-state buffer \"computer_integration:Computer\|sram:Memory\|read_data\[2\]\" feeding internal logic into a wire" {  } { { "../sram/sram.v" "" { Text "C:/git/EE469/Lab5/verilog/sram/sram.v" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1465109355783 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "computer_integration:Computer\|sram:Memory\|read_data\[3\] " "Converted tri-state buffer \"computer_integration:Computer\|sram:Memory\|read_data\[3\]\" feeding internal logic into a wire" {  } { { "../sram/sram.v" "" { Text "C:/git/EE469/Lab5/verilog/sram/sram.v" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1465109355783 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "computer_integration:Computer\|sram:Memory\|read_data\[4\] " "Converted tri-state buffer \"computer_integration:Computer\|sram:Memory\|read_data\[4\]\" feeding internal logic into a wire" {  } { { "../sram/sram.v" "" { Text "C:/git/EE469/Lab5/verilog/sram/sram.v" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1465109355783 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "computer_integration:Computer\|sram:Memory\|read_data\[5\] " "Converted tri-state buffer \"computer_integration:Computer\|sram:Memory\|read_data\[5\]\" feeding internal logic into a wire" {  } { { "../sram/sram.v" "" { Text "C:/git/EE469/Lab5/verilog/sram/sram.v" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1465109355783 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "computer_integration:Computer\|sram:Memory\|read_data\[6\] " "Converted tri-state buffer \"computer_integration:Computer\|sram:Memory\|read_data\[6\]\" feeding internal logic into a wire" {  } { { "../sram/sram.v" "" { Text "C:/git/EE469/Lab5/verilog/sram/sram.v" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1465109355783 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "computer_integration:Computer\|sram:Memory\|read_data\[7\] " "Converted tri-state buffer \"computer_integration:Computer\|sram:Memory\|read_data\[7\]\" feeding internal logic into a wire" {  } { { "../sram/sram.v" "" { Text "C:/git/EE469/Lab5/verilog/sram/sram.v" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1465109355783 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "computer_integration:Computer\|sram:Memory\|read_data\[8\] " "Converted tri-state buffer \"computer_integration:Computer\|sram:Memory\|read_data\[8\]\" feeding internal logic into a wire" {  } { { "../sram/sram.v" "" { Text "C:/git/EE469/Lab5/verilog/sram/sram.v" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1465109355783 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "computer_integration:Computer\|sram:Memory\|read_data\[9\] " "Converted tri-state buffer \"computer_integration:Computer\|sram:Memory\|read_data\[9\]\" feeding internal logic into a wire" {  } { { "../sram/sram.v" "" { Text "C:/git/EE469/Lab5/verilog/sram/sram.v" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1465109355783 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "computer_integration:Computer\|sram:Memory\|read_data\[10\] " "Converted tri-state buffer \"computer_integration:Computer\|sram:Memory\|read_data\[10\]\" feeding internal logic into a wire" {  } { { "../sram/sram.v" "" { Text "C:/git/EE469/Lab5/verilog/sram/sram.v" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1465109355783 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "computer_integration:Computer\|sram:Memory\|read_data\[11\] " "Converted tri-state buffer \"computer_integration:Computer\|sram:Memory\|read_data\[11\]\" feeding internal logic into a wire" {  } { { "../sram/sram.v" "" { Text "C:/git/EE469/Lab5/verilog/sram/sram.v" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1465109355783 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "computer_integration:Computer\|sram:Memory\|read_data\[12\] " "Converted tri-state buffer \"computer_integration:Computer\|sram:Memory\|read_data\[12\]\" feeding internal logic into a wire" {  } { { "../sram/sram.v" "" { Text "C:/git/EE469/Lab5/verilog/sram/sram.v" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1465109355783 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "computer_integration:Computer\|sram:Memory\|read_data\[13\] " "Converted tri-state buffer \"computer_integration:Computer\|sram:Memory\|read_data\[13\]\" feeding internal logic into a wire" {  } { { "../sram/sram.v" "" { Text "C:/git/EE469/Lab5/verilog/sram/sram.v" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1465109355783 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "computer_integration:Computer\|sram:Memory\|read_data\[14\] " "Converted tri-state buffer \"computer_integration:Computer\|sram:Memory\|read_data\[14\]\" feeding internal logic into a wire" {  } { { "../sram/sram.v" "" { Text "C:/git/EE469/Lab5/verilog/sram/sram.v" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1465109355783 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "computer_integration:Computer\|sram:Memory\|read_data\[15\] " "Converted tri-state buffer \"computer_integration:Computer\|sram:Memory\|read_data\[15\]\" feeding internal logic into a wire" {  } { { "../sram/sram.v" "" { Text "C:/git/EE469/Lab5/verilog/sram/sram.v" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1465109355783 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "computer_integration:Computer\|sram:Memory\|read_data\[16\] " "Converted tri-state buffer \"computer_integration:Computer\|sram:Memory\|read_data\[16\]\" feeding internal logic into a wire" {  } { { "../sram/sram.v" "" { Text "C:/git/EE469/Lab5/verilog/sram/sram.v" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1465109355783 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "computer_integration:Computer\|sram:Memory\|read_data\[17\] " "Converted tri-state buffer \"computer_integration:Computer\|sram:Memory\|read_data\[17\]\" feeding internal logic into a wire" {  } { { "../sram/sram.v" "" { Text "C:/git/EE469/Lab5/verilog/sram/sram.v" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1465109355783 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "computer_integration:Computer\|sram:Memory\|read_data\[18\] " "Converted tri-state buffer \"computer_integration:Computer\|sram:Memory\|read_data\[18\]\" feeding internal logic into a wire" {  } { { "../sram/sram.v" "" { Text "C:/git/EE469/Lab5/verilog/sram/sram.v" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1465109355783 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "computer_integration:Computer\|sram:Memory\|read_data\[19\] " "Converted tri-state buffer \"computer_integration:Computer\|sram:Memory\|read_data\[19\]\" feeding internal logic into a wire" {  } { { "../sram/sram.v" "" { Text "C:/git/EE469/Lab5/verilog/sram/sram.v" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1465109355783 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "computer_integration:Computer\|sram:Memory\|read_data\[20\] " "Converted tri-state buffer \"computer_integration:Computer\|sram:Memory\|read_data\[20\]\" feeding internal logic into a wire" {  } { { "../sram/sram.v" "" { Text "C:/git/EE469/Lab5/verilog/sram/sram.v" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1465109355783 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "computer_integration:Computer\|sram:Memory\|read_data\[21\] " "Converted tri-state buffer \"computer_integration:Computer\|sram:Memory\|read_data\[21\]\" feeding internal logic into a wire" {  } { { "../sram/sram.v" "" { Text "C:/git/EE469/Lab5/verilog/sram/sram.v" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1465109355783 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "computer_integration:Computer\|sram:Memory\|read_data\[22\] " "Converted tri-state buffer \"computer_integration:Computer\|sram:Memory\|read_data\[22\]\" feeding internal logic into a wire" {  } { { "../sram/sram.v" "" { Text "C:/git/EE469/Lab5/verilog/sram/sram.v" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1465109355783 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "computer_integration:Computer\|sram:Memory\|read_data\[23\] " "Converted tri-state buffer \"computer_integration:Computer\|sram:Memory\|read_data\[23\]\" feeding internal logic into a wire" {  } { { "../sram/sram.v" "" { Text "C:/git/EE469/Lab5/verilog/sram/sram.v" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1465109355783 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "computer_integration:Computer\|sram:Memory\|read_data\[24\] " "Converted tri-state buffer \"computer_integration:Computer\|sram:Memory\|read_data\[24\]\" feeding internal logic into a wire" {  } { { "../sram/sram.v" "" { Text "C:/git/EE469/Lab5/verilog/sram/sram.v" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1465109355783 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "computer_integration:Computer\|sram:Memory\|read_data\[25\] " "Converted tri-state buffer \"computer_integration:Computer\|sram:Memory\|read_data\[25\]\" feeding internal logic into a wire" {  } { { "../sram/sram.v" "" { Text "C:/git/EE469/Lab5/verilog/sram/sram.v" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1465109355783 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "computer_integration:Computer\|sram:Memory\|read_data\[26\] " "Converted tri-state buffer \"computer_integration:Computer\|sram:Memory\|read_data\[26\]\" feeding internal logic into a wire" {  } { { "../sram/sram.v" "" { Text "C:/git/EE469/Lab5/verilog/sram/sram.v" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1465109355783 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "computer_integration:Computer\|sram:Memory\|read_data\[27\] " "Converted tri-state buffer \"computer_integration:Computer\|sram:Memory\|read_data\[27\]\" feeding internal logic into a wire" {  } { { "../sram/sram.v" "" { Text "C:/git/EE469/Lab5/verilog/sram/sram.v" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1465109355783 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "computer_integration:Computer\|sram:Memory\|read_data\[28\] " "Converted tri-state buffer \"computer_integration:Computer\|sram:Memory\|read_data\[28\]\" feeding internal logic into a wire" {  } { { "../sram/sram.v" "" { Text "C:/git/EE469/Lab5/verilog/sram/sram.v" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1465109355783 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "computer_integration:Computer\|sram:Memory\|read_data\[29\] " "Converted tri-state buffer \"computer_integration:Computer\|sram:Memory\|read_data\[29\]\" feeding internal logic into a wire" {  } { { "../sram/sram.v" "" { Text "C:/git/EE469/Lab5/verilog/sram/sram.v" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1465109355783 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "computer_integration:Computer\|sram:Memory\|read_data\[30\] " "Converted tri-state buffer \"computer_integration:Computer\|sram:Memory\|read_data\[30\]\" feeding internal logic into a wire" {  } { { "../sram/sram.v" "" { Text "C:/git/EE469/Lab5/verilog/sram/sram.v" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1465109355783 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "computer_integration:Computer\|sram:Memory\|read_data\[31\] " "Converted tri-state buffer \"computer_integration:Computer\|sram:Memory\|read_data\[31\]\" feeding internal logic into a wire" {  } { { "../sram/sram.v" "" { Text "C:/git/EE469/Lab5/verilog/sram/sram.v" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1465109355783 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 2 1465109355783 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "computer_integration_HW_SM:Computer_Control_SM\|instr_to_write\[29\] " "Latch computer_integration_HW_SM:Computer_Control_SM\|instr_to_write\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[1\] " "Ports D and ENA on the latch are fed by the same signal SW\[1\]" {  } { { "computer_integration_HW_test.sv" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 0 1465109364309 ""}  } { { "computer_integration_HW_test.sv" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv" 210 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 0 1465109364309 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "computer_integration_HW_SM:Computer_Control_SM\|instr_to_write\[31\] " "Latch computer_integration_HW_SM:Computer_Control_SM\|instr_to_write\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[1\] " "Ports D and ENA on the latch are fed by the same signal SW\[1\]" {  } { { "computer_integration_HW_test.sv" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 0 1465109364319 ""}  } { { "computer_integration_HW_test.sv" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv" 210 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 0 1465109364319 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "computer_integration_HW_SM:Computer_Control_SM\|instr_to_write\[10\] " "Latch computer_integration_HW_SM:Computer_Control_SM\|instr_to_write\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[1\] " "Ports D and ENA on the latch are fed by the same signal SW\[1\]" {  } { { "computer_integration_HW_test.sv" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 0 1465109364319 ""}  } { { "computer_integration_HW_test.sv" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv" 210 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 0 1465109364319 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "computer_integration_HW_SM:Computer_Control_SM\|instr_to_write\[11\] " "Latch computer_integration_HW_SM:Computer_Control_SM\|instr_to_write\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[1\] " "Ports D and ENA on the latch are fed by the same signal SW\[1\]" {  } { { "computer_integration_HW_test.sv" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 0 1465109364319 ""}  } { { "computer_integration_HW_test.sv" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv" 210 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 0 1465109364319 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "computer_integration_HW_SM:Computer_Control_SM\|instr_to_write\[12\] " "Latch computer_integration_HW_SM:Computer_Control_SM\|instr_to_write\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[1\] " "Ports D and ENA on the latch are fed by the same signal SW\[1\]" {  } { { "computer_integration_HW_test.sv" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 0 1465109364319 ""}  } { { "computer_integration_HW_test.sv" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv" 210 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 0 1465109364319 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "computer_integration_HW_SM:Computer_Control_SM\|instr_to_write\[13\] " "Latch computer_integration_HW_SM:Computer_Control_SM\|instr_to_write\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[2\] " "Ports D and ENA on the latch are fed by the same signal SW\[2\]" {  } { { "computer_integration_HW_test.sv" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 0 1465109364319 ""}  } { { "computer_integration_HW_test.sv" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv" 210 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 0 1465109364319 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "computer_integration_HW_SM:Computer_Control_SM\|instr_to_write\[14\] " "Latch computer_integration_HW_SM:Computer_Control_SM\|instr_to_write\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[1\] " "Ports D and ENA on the latch are fed by the same signal SW\[1\]" {  } { { "computer_integration_HW_test.sv" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 0 1465109364329 ""}  } { { "computer_integration_HW_test.sv" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv" 210 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 0 1465109364329 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "computer_integration_HW_SM:Computer_Control_SM\|instr_to_write\[16\] " "Latch computer_integration_HW_SM:Computer_Control_SM\|instr_to_write\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[2\] " "Ports D and ENA on the latch are fed by the same signal SW\[2\]" {  } { { "computer_integration_HW_test.sv" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 0 1465109364339 ""}  } { { "computer_integration_HW_test.sv" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv" 210 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 0 1465109364339 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "computer_integration_HW_SM:Computer_Control_SM\|instr_to_write\[17\] " "Latch computer_integration_HW_SM:Computer_Control_SM\|instr_to_write\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[2\] " "Ports D and ENA on the latch are fed by the same signal SW\[2\]" {  } { { "computer_integration_HW_test.sv" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 0 1465109364339 ""}  } { { "computer_integration_HW_test.sv" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv" 210 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 0 1465109364339 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "computer_integration_HW_SM:Computer_Control_SM\|instr_to_write\[19\] " "Latch computer_integration_HW_SM:Computer_Control_SM\|instr_to_write\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[1\] " "Ports D and ENA on the latch are fed by the same signal SW\[1\]" {  } { { "computer_integration_HW_test.sv" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 0 1465109364349 ""}  } { { "computer_integration_HW_test.sv" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv" 210 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 0 1465109364349 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "computer_integration_HW_SM:Computer_Control_SM\|instr_to_write\[28\] " "Latch computer_integration_HW_SM:Computer_Control_SM\|instr_to_write\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[1\] " "Ports D and ENA on the latch are fed by the same signal SW\[1\]" {  } { { "computer_integration_HW_test.sv" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 0 1465109364359 ""}  } { { "computer_integration_HW_test.sv" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv" 210 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 0 1465109364359 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "computer_integration_HW_SM:Computer_Control_SM\|instr_to_write\[9\] " "Latch computer_integration_HW_SM:Computer_Control_SM\|instr_to_write\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[1\] " "Ports D and ENA on the latch are fed by the same signal SW\[1\]" {  } { { "computer_integration_HW_test.sv" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 0 1465109364369 ""}  } { { "computer_integration_HW_test.sv" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv" 210 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 0 1465109364369 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "computer_integration_HW_SM:Computer_Control_SM\|num_of_instr\[2\] computer_integration_HW_SM:Computer_Control_SM\|num_of_instr\[5\] " "Duplicate LATCH primitive \"computer_integration_HW_SM:Computer_Control_SM\|num_of_instr\[2\]\" merged with LATCH primitive \"computer_integration_HW_SM:Computer_Control_SM\|num_of_instr\[5\]\"" {  } { { "computer_integration_HW_test.sv" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv" 210 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 1 1465109364539 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "computer_integration_HW_SM:Computer_Control_SM\|num_of_instr\[0\] computer_integration_HW_SM:Computer_Control_SM\|num_of_instr\[3\] " "Duplicate LATCH primitive \"computer_integration_HW_SM:Computer_Control_SM\|num_of_instr\[0\]\" merged with LATCH primitive \"computer_integration_HW_SM:Computer_Control_SM\|num_of_instr\[3\]\"" {  } { { "computer_integration_HW_test.sv" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv" 210 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 1 1465109364539 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 1 1465109364539 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] VCC " "Pin \"HEX1\[3\]\" is stuck at VCC" {  } { { "computer_integration_HW_test.sv" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1465109365979 "|computer_integration_HW_test|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] VCC " "Pin \"HEX1\[4\]\" is stuck at VCC" {  } { { "computer_integration_HW_test.sv" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1465109365979 "|computer_integration_HW_test|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] VCC " "Pin \"HEX1\[5\]\" is stuck at VCC" {  } { { "computer_integration_HW_test.sv" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1465109365979 "|computer_integration_HW_test|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] VCC " "Pin \"HEX1\[6\]\" is stuck at VCC" {  } { { "computer_integration_HW_test.sv" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1465109365979 "|computer_integration_HW_test|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] VCC " "Pin \"HEX2\[0\]\" is stuck at VCC" {  } { { "computer_integration_HW_test.sv" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1465109365979 "|computer_integration_HW_test|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] VCC " "Pin \"HEX2\[1\]\" is stuck at VCC" {  } { { "computer_integration_HW_test.sv" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1465109365979 "|computer_integration_HW_test|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] VCC " "Pin \"HEX2\[2\]\" is stuck at VCC" {  } { { "computer_integration_HW_test.sv" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1465109365979 "|computer_integration_HW_test|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] VCC " "Pin \"HEX2\[3\]\" is stuck at VCC" {  } { { "computer_integration_HW_test.sv" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1465109365979 "|computer_integration_HW_test|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] VCC " "Pin \"HEX2\[4\]\" is stuck at VCC" {  } { { "computer_integration_HW_test.sv" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1465109365979 "|computer_integration_HW_test|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] VCC " "Pin \"HEX2\[5\]\" is stuck at VCC" {  } { { "computer_integration_HW_test.sv" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1465109365979 "|computer_integration_HW_test|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] VCC " "Pin \"HEX2\[6\]\" is stuck at VCC" {  } { { "computer_integration_HW_test.sv" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1465109365979 "|computer_integration_HW_test|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] VCC " "Pin \"HEX3\[0\]\" is stuck at VCC" {  } { { "computer_integration_HW_test.sv" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1465109365979 "|computer_integration_HW_test|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] VCC " "Pin \"HEX3\[1\]\" is stuck at VCC" {  } { { "computer_integration_HW_test.sv" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1465109365979 "|computer_integration_HW_test|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] VCC " "Pin \"HEX3\[2\]\" is stuck at VCC" {  } { { "computer_integration_HW_test.sv" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1465109365979 "|computer_integration_HW_test|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] VCC " "Pin \"HEX3\[3\]\" is stuck at VCC" {  } { { "computer_integration_HW_test.sv" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1465109365979 "|computer_integration_HW_test|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] VCC " "Pin \"HEX3\[4\]\" is stuck at VCC" {  } { { "computer_integration_HW_test.sv" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1465109365979 "|computer_integration_HW_test|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] VCC " "Pin \"HEX3\[5\]\" is stuck at VCC" {  } { { "computer_integration_HW_test.sv" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1465109365979 "|computer_integration_HW_test|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] VCC " "Pin \"HEX3\[6\]\" is stuck at VCC" {  } { { "computer_integration_HW_test.sv" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1465109365979 "|computer_integration_HW_test|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] VCC " "Pin \"HEX4\[0\]\" is stuck at VCC" {  } { { "computer_integration_HW_test.sv" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1465109365979 "|computer_integration_HW_test|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] VCC " "Pin \"HEX4\[1\]\" is stuck at VCC" {  } { { "computer_integration_HW_test.sv" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1465109365979 "|computer_integration_HW_test|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] VCC " "Pin \"HEX4\[2\]\" is stuck at VCC" {  } { { "computer_integration_HW_test.sv" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1465109365979 "|computer_integration_HW_test|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] VCC " "Pin \"HEX4\[3\]\" is stuck at VCC" {  } { { "computer_integration_HW_test.sv" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1465109365979 "|computer_integration_HW_test|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] VCC " "Pin \"HEX4\[4\]\" is stuck at VCC" {  } { { "computer_integration_HW_test.sv" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1465109365979 "|computer_integration_HW_test|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] VCC " "Pin \"HEX4\[5\]\" is stuck at VCC" {  } { { "computer_integration_HW_test.sv" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1465109365979 "|computer_integration_HW_test|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] VCC " "Pin \"HEX4\[6\]\" is stuck at VCC" {  } { { "computer_integration_HW_test.sv" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1465109365979 "|computer_integration_HW_test|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] VCC " "Pin \"HEX5\[0\]\" is stuck at VCC" {  } { { "computer_integration_HW_test.sv" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1465109365979 "|computer_integration_HW_test|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] VCC " "Pin \"HEX5\[1\]\" is stuck at VCC" {  } { { "computer_integration_HW_test.sv" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1465109365979 "|computer_integration_HW_test|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] VCC " "Pin \"HEX5\[2\]\" is stuck at VCC" {  } { { "computer_integration_HW_test.sv" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1465109365979 "|computer_integration_HW_test|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] VCC " "Pin \"HEX5\[3\]\" is stuck at VCC" {  } { { "computer_integration_HW_test.sv" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1465109365979 "|computer_integration_HW_test|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] VCC " "Pin \"HEX5\[4\]\" is stuck at VCC" {  } { { "computer_integration_HW_test.sv" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1465109365979 "|computer_integration_HW_test|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] VCC " "Pin \"HEX5\[5\]\" is stuck at VCC" {  } { { "computer_integration_HW_test.sv" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1465109365979 "|computer_integration_HW_test|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] VCC " "Pin \"HEX5\[6\]\" is stuck at VCC" {  } { { "computer_integration_HW_test.sv" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1465109365979 "|computer_integration_HW_test|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "computer_integration_HW_test.sv" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1465109365979 "|computer_integration_HW_test|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "computer_integration_HW_test.sv" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1465109365979 "|computer_integration_HW_test|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "computer_integration_HW_test.sv" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1465109365979 "|computer_integration_HW_test|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "computer_integration_HW_test.sv" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1465109365979 "|computer_integration_HW_test|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "computer_integration_HW_test.sv" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1465109365979 "|computer_integration_HW_test|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "computer_integration_HW_test.sv" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1465109365979 "|computer_integration_HW_test|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "computer_integration_HW_test.sv" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1465109365979 "|computer_integration_HW_test|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "computer_integration_HW_test.sv" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1465109365979 "|computer_integration_HW_test|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "computer_integration_HW_test.sv" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1465109365979 "|computer_integration_HW_test|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "computer_integration_HW_test.sv" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1465109365979 "|computer_integration_HW_test|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] VCC " "Pin \"HEX0\[0\]\" is stuck at VCC" {  } { { "computer_integration_HW_test.sv" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1465109365979 "|computer_integration_HW_test|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] VCC " "Pin \"HEX0\[1\]\" is stuck at VCC" {  } { { "computer_integration_HW_test.sv" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1465109365979 "|computer_integration_HW_test|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] VCC " "Pin \"HEX0\[2\]\" is stuck at VCC" {  } { { "computer_integration_HW_test.sv" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1465109365979 "|computer_integration_HW_test|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] VCC " "Pin \"HEX0\[3\]\" is stuck at VCC" {  } { { "computer_integration_HW_test.sv" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1465109365979 "|computer_integration_HW_test|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] VCC " "Pin \"HEX0\[4\]\" is stuck at VCC" {  } { { "computer_integration_HW_test.sv" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1465109365979 "|computer_integration_HW_test|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] VCC " "Pin \"HEX0\[5\]\" is stuck at VCC" {  } { { "computer_integration_HW_test.sv" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1465109365979 "|computer_integration_HW_test|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] VCC " "Pin \"HEX0\[6\]\" is stuck at VCC" {  } { { "computer_integration_HW_test.sv" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1465109365979 "|computer_integration_HW_test|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] VCC " "Pin \"HEX1\[0\]\" is stuck at VCC" {  } { { "computer_integration_HW_test.sv" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1465109365979 "|computer_integration_HW_test|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] VCC " "Pin \"HEX1\[1\]\" is stuck at VCC" {  } { { "computer_integration_HW_test.sv" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1465109365979 "|computer_integration_HW_test|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] VCC " "Pin \"HEX1\[2\]\" is stuck at VCC" {  } { { "computer_integration_HW_test.sv" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1465109365979 "|computer_integration_HW_test|HEX1[2]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1465109365979 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1465109366369 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "769 " "769 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1465109373245 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/git/EE469/Lab5/verilog/computer_integration_HW/output_files/Computer_Integration_HW_test.map.smsg " "Generated suppressed messages file C:/git/EE469/Lab5/verilog/computer_integration_HW/output_files/Computer_Integration_HW_test.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1465109373685 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 1465 " "Successfully connected in-system debug instance \"auto_signaltap_0\" to all 1465 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Analysis & Synthesis" 0 -1 1465109377657 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "9 0 0 0 0 " "Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1465109378127 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1465109378127 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "5 " "Design contains 5 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "computer_integration_HW_test.sv" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1465109379687 "|computer_integration_HW_test|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "computer_integration_HW_test.sv" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1465109379687 "|computer_integration_HW_test|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "computer_integration_HW_test.sv" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1465109379687 "|computer_integration_HW_test|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "computer_integration_HW_test.sv" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1465109379687 "|computer_integration_HW_test|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "computer_integration_HW_test.sv" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1465109379687 "|computer_integration_HW_test|KEY[2]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1465109379687 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "17502 " "Implemented 17502 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1465109379737 ""} { "Info" "ICUT_CUT_TM_OPINS" "53 " "Implemented 53 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1465109379737 ""} { "Info" "ICUT_CUT_TM_LCELLS" "16714 " "Implemented 16714 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1465109379737 ""} { "Info" "ICUT_CUT_TM_RAMS" "716 " "Implemented 716 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1465109379737 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1465109379737 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 151 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 151 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1256 " "Peak virtual memory: 1256 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1465109379897 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 04 23:49:39 2016 " "Processing ended: Sat Jun 04 23:49:39 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1465109379897 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:13 " "Elapsed time: 00:01:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1465109379897 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:14 " "Total CPU time (on all processors): 00:02:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1465109379897 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1465109379897 ""}
