
---------- Begin Simulation Statistics ----------
final_tick                               1291500919500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  59617                       # Simulator instruction rate (inst/s)
host_mem_usage                                 702164                       # Number of bytes of host memory used
host_op_rate                                    59791                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 24097.34                       # Real time elapsed on the host
host_tick_rate                               53595160                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1436601720                       # Number of instructions simulated
sim_ops                                    1440805467                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.291501                       # Number of seconds simulated
sim_ticks                                1291500919500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            85.514395                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              190109108                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           222312404                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         22897239                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        283186910                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          26692760                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       27932647                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses         1239887                       # Number of indirect misses.
system.cpu0.branchPred.lookups              368762649                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      2188748                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       2100287                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts         11934635                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 329546843                       # Number of branches committed
system.cpu0.commit.bw_lim_events             41179853                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        6309739                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      140530371                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          1316560858                       # Number of instructions committed
system.cpu0.commit.committedOps            1318664426                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   2344369036                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.562482                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.360932                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1731375527     73.85%     73.85% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    357537100     15.25%     89.10% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     82612400      3.52%     92.63% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     85179934      3.63%     96.26% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     31774459      1.36%     97.62% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      6687788      0.29%     97.90% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      5766701      0.25%     98.15% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      2255274      0.10%     98.24% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     41179853      1.76%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   2344369036                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            25143380                       # Number of function calls committed.
system.cpu0.commit.int_insts               1273932639                       # Number of committed integer instructions.
system.cpu0.commit.loads                    405171109                       # Number of loads committed
system.cpu0.commit.membars                    4203722                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      4203728      0.32%      0.32% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       742071108     56.27%     56.59% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult       11833032      0.90%     57.49% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         2099835      0.16%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      407271388     30.89%     88.53% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     151185285     11.47%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       1318664426                       # Class of committed instruction
system.cpu0.commit.refs                     558456701                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 1316560858                       # Number of Instructions Simulated
system.cpu0.committedOps                   1318664426                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.955531                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.955531                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            502511101                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred             11013980                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           182697036                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1486205259                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               838089509                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles               1011082640                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles              11945089                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             19525025                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              7778973                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  368762649                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                258938332                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1529534027                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              9451209                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          125                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1531424349                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  36                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles           43                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               45815400                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.143232                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         818965381                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         216801868                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.594826                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        2371407312                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.646674                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.904138                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              1298611176     54.76%     54.76% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               787999017     33.23%     87.99% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               145742528      6.15%     94.14% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3               114004906      4.81%     98.94% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                19878432      0.84%     99.78% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 2722972      0.11%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  342491      0.01%     99.91% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                     419      0.00%     99.91% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 2105371      0.09%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          2371407312                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       44                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      23                       # number of floating regfile writes
system.cpu0.idleCycles                      203167764                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            12068892                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               345766640                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.561366                       # Inst execution rate
system.cpu0.iew.exec_refs                   641633335                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 170405731                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              384078375                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            467942977                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           2106216                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          7747113                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           171619185                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1459118993                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            471227604                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts         10389400                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           1445279330                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1955910                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             11657366                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles              11945089                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             15961009                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       350922                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        27944746                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        84036                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         9441                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      8486283                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     62771868                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores     18333593                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          9441                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       758431                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect      11310461                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                665711388                       # num instructions consuming a value
system.cpu0.iew.wb_count                   1428712933                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.835995                       # average fanout of values written-back
system.cpu0.iew.wb_producers                556531107                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.554932                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    1428877338                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1768140546                       # number of integer regfile reads
system.cpu0.int_regfile_writes              924359340                       # number of integer regfile writes
system.cpu0.ipc                              0.511370                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.511370                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          4205594      0.29%      0.29% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            794745529     54.60%     54.89% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult            11848428      0.81%     55.70% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              2100473      0.14%     55.84% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     55.84% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     55.84% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     55.84% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     55.84% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     55.84% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     55.84% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     55.84% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     55.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     55.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     55.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     55.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     55.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     55.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     55.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     55.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     55.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     55.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     55.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     55.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     55.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     55.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     55.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     55.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     55.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     55.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     55.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     55.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     55.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     55.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     55.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     55.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     55.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     55.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     55.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     55.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     55.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     55.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     55.84% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           474272483     32.58%     88.42% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          168496172     11.58%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              9      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            1455668730                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     55                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                106                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           51                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                52                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    3390109                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.002329                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 676464     19.95%     19.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     1      0.00%     19.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     19.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     19.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     19.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     19.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     19.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     19.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     19.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     19.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     19.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     19.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     19.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     19.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     19.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     19.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     19.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     19.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     19.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     19.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     19.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     19.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     19.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     19.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     19.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     19.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     19.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     19.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     19.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     19.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     19.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     19.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     19.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     19.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     19.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     19.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     19.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     19.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     19.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     19.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     19.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     19.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     19.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     19.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     19.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     19.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               2101864     62.00%     81.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               611776     18.05%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1454853190                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        5286387706                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   1428712882                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1599582519                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1452808870                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               1455668730                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            6310123                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      140454564                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           252931                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           384                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     26671767                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   2371407312                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.613842                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.866069                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1360489347     57.37%     57.37% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          689654320     29.08%     86.45% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          225619484      9.51%     95.97% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           75255226      3.17%     99.14% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           16352077      0.69%     99.83% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            1646004      0.07%     99.90% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            1694051      0.07%     99.97% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             367294      0.02%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             329509      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     2371407312                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.565402                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         19515614                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         3567716                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           467942977                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          171619185                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1892                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      2574575076                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     8426765                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              416339069                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            845205558                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              14927392                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               849841586                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              28380188                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                29812                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1809316563                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1479425623                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          966824269                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles               1006009086                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              43485991                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles              11945089                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             87113882                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               121618707                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               44                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1809316519                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        158600                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              5808                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 31434360                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          5794                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  3762359826                       # The number of ROB reads
system.cpu0.rob.rob_writes                 2945459712                       # The number of ROB writes
system.cpu0.timesIdled                       25261519                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1859                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            90.376899                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               20746769                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            22955832                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          2794715                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         30522213                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits           1081002                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups        1109579                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           28577                       # Number of indirect misses.
system.cpu1.branchPred.lookups               35163631                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        52994                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       2100000                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1990350                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  28114593                       # Number of branches committed
system.cpu1.commit.bw_lim_events              3863954                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        6300677                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       16415106                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           120040862                       # Number of instructions committed
system.cpu1.commit.committedOps             122141041                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    489758034                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.249391                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.001531                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    439704081     89.78%     89.78% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     25249044      5.16%     94.94% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      8844114      1.81%     96.74% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      6809338      1.39%     98.13% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      1758849      0.36%     98.49% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       902762      0.18%     98.67% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      2066327      0.42%     99.10% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       559565      0.11%     99.21% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      3863954      0.79%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    489758034                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1797319                       # Number of function calls committed.
system.cpu1.commit.int_insts                116578566                       # Number of committed integer instructions.
system.cpu1.commit.loads                     30172060                       # Number of loads committed
system.cpu1.commit.membars                    4200127                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      4200127      3.44%      3.44% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        76651274     62.76%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             44      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              88      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       32272060     26.42%     92.62% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       9017436      7.38%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        122141041                       # Class of committed instruction
system.cpu1.commit.refs                      41289508                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  120040862                       # Number of Instructions Simulated
system.cpu1.committedOps                    122141041                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              4.115515                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        4.115515                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            393704984                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               850827                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            19705248                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             145281144                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                26533806                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 65672933                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1991949                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              2133919                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              5275713                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   35163631                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 25364131                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    462285113                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               483465                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     151125051                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                5592628                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.071177                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          28097957                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          21827771                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.305903                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         493179385                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.310689                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.730077                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               393889878     79.87%     79.87% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                64161103     13.01%     92.88% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                20320163      4.12%     97.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                12185710      2.47%     99.47% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 1749673      0.35%     99.82% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  369231      0.07%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  503381      0.10%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                       9      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     237      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           493179385                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         850621                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             2087517                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                30445007                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.270410                       # Inst execution rate
system.cpu1.iew.exec_refs                    45841462                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  11549281                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              320070212                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             34650300                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           2100708                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          2060029                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            12022679                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          138514427                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             34292181                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1990337                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            133590750                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               1758111                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              6936831                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1991949                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             11441875                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked       167810                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads         1168052                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        50603                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         2100                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads        14222                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      4478240                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       905231                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          2100                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       548030                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1539487                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 79208591                       # num instructions consuming a value
system.cpu1.iew.wb_count                    131790246                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.822367                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 65138498                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.266766                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     131869416                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               169283211                       # number of integer regfile reads
system.cpu1.int_regfile_writes               88802068                       # number of integer regfile writes
system.cpu1.ipc                              0.242983                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.242983                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          4200227      3.10%      3.10% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             84950472     62.66%     65.75% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  47      0.00%     65.75% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   90      0.00%     65.75% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     65.75% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     65.75% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     65.75% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     65.75% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     65.75% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     65.75% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     65.75% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     65.75% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     65.75% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     65.75% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     65.75% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     65.75% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     65.75% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     65.75% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     65.75% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     65.75% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     65.75% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.75% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     65.75% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     65.75% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.75% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.75% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.75% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.75% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.75% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.75% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     65.75% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.75% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.75% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.75% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.75% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.75% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.75% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.75% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     65.75% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     65.75% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.75% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.75% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.75% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.75% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.75% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.75% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     65.75% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            36892544     27.21%     92.97% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            9537695      7.03%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             135581087                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    3082704                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.022737                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 653386     21.20%     21.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     21.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     21.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     21.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     21.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     21.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     21.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     21.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     21.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     21.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     21.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     21.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     21.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     21.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     21.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     21.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     21.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     21.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     21.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     21.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     21.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     21.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     21.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     21.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     21.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     21.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     21.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     21.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     21.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     21.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     21.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     21.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     21.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     21.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     21.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     21.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     21.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     21.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     21.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     21.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     21.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     21.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     21.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     21.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     21.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     21.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               1890147     61.31%     82.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               539167     17.49%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             134463548                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         767654830                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    131790234                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        154889450                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 132213443                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                135581087                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            6300984                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       16373385                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           230595                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           307                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      7257013                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    493179385                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.274912                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.763589                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          410411072     83.22%     83.22% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           53217012     10.79%     94.01% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           17257245      3.50%     97.51% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            5882569      1.19%     98.70% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            3985390      0.81%     99.51% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             983621      0.20%     99.71% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             964677      0.20%     99.90% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             268241      0.05%     99.96% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             209558      0.04%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      493179385                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.274439                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         13798191                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         1455432                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            34650300                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           12022679                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    100                       # number of misc regfile reads
system.cpu1.numCycles                       494030006                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  2088953306                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              345736525                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             81673148                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              13916713                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                30039655                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               4454354                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                36298                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            182012276                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             142984892                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           96305708                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 65891526                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              30155703                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1991949                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             49502554                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                14632560                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       182012264                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         17176                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               620                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 30439890                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           620                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   624450058                       # The number of ROB reads
system.cpu1.rob.rob_writes                  280541997                       # The number of ROB writes
system.cpu1.timesIdled                          76141                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          9255212                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit              1881513                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            12180783                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull              39251                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               2110699                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     12141091                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      24242697                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       323772                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        41991                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     66139185                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      5933369                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    132278287                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        5975360                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1291500919500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            8706744                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      3785324                       # Transaction distribution
system.membus.trans_dist::CleanEvict          8316137                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              328                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            256                       # Transaction distribution
system.membus.trans_dist::ReadExReq           3433612                       # Transaction distribution
system.membus.trans_dist::ReadExResp          3433603                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       8706744                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           291                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     36383039                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               36383039                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1019242944                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1019242944                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              528                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          12141231                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                12141231    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            12141231                       # Request fanout histogram
system.membus.respLayer1.occupancy        63290843028                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.9                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         41828677727                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   1291500919500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1291500919500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1291500919500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1291500919500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1291500919500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   1291500919500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1291500919500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1291500919500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1291500919500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1291500919500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                  6                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            3                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    1404461333.333333                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   680682480.784971                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            3    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value    903924500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   2179540000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              3                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1287287535500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   4213384000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1291500919500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    224079033                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       224079033                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    224079033                       # number of overall hits
system.cpu0.icache.overall_hits::total      224079033                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     34859298                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      34859298                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     34859298                       # number of overall misses
system.cpu0.icache.overall_misses::total     34859298                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 512886690998                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 512886690998                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 512886690998                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 512886690998                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    258938331                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    258938331                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    258938331                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    258938331                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.134624                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.134624                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.134624                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.134624                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 14713.052770                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 14713.052770                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 14713.052770                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 14713.052770                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         3672                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               62                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    59.225806                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     30706524                       # number of writebacks
system.cpu0.icache.writebacks::total         30706524                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      4152741                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      4152741                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      4152741                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      4152741                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     30706557                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     30706557                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     30706557                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     30706557                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 413658794998                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 413658794998                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 413658794998                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 413658794998                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.118586                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.118586                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.118586                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.118586                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 13471.350598                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 13471.350598                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 13471.350598                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 13471.350598                       # average overall mshr miss latency
system.cpu0.icache.replacements              30706524                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    224079033                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      224079033                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     34859298                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     34859298                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 512886690998                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 512886690998                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    258938331                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    258938331                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.134624                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.134624                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 14713.052770                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 14713.052770                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      4152741                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      4152741                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     30706557                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     30706557                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 413658794998                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 413658794998                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.118586                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.118586                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 13471.350598                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 13471.350598                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1291500919500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999958                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          254784165                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         30706524                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             8.297395                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999958                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        548583218                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       548583218                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1291500919500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    532680438                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       532680438                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    532680438                       # number of overall hits
system.cpu0.dcache.overall_hits::total      532680438                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     52257173                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      52257173                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     52257173                       # number of overall misses
system.cpu0.dcache.overall_misses::total     52257173                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 2024420060125                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 2024420060125                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 2024420060125                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 2024420060125                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    584937611                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    584937611                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    584937611                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    584937611                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.089338                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.089338                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.089338                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.089338                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 38739.563277                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 38739.563277                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 38739.563277                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 38739.563277                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     22364820                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       681736                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           391328                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           7153                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    57.151086                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    95.307703                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     32723676                       # number of writebacks
system.cpu0.dcache.writebacks::total         32723676                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     20442314                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     20442314                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     20442314                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     20442314                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     31814859                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     31814859                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     31814859                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     31814859                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 740796658448                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 740796658448                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 740796658448                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 740796658448                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.054390                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.054390                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.054390                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.054390                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 23284.612339                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 23284.612339                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 23284.612339                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 23284.612339                       # average overall mshr miss latency
system.cpu0.dcache.replacements              32723676                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    393175053                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      393175053                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     40581119                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     40581119                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 1229187777000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1229187777000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    433756172                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    433756172                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.093557                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.093557                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 30289.647188                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 30289.647188                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     12600741                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     12600741                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     27980378                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     27980378                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 568013335500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 568013335500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.064507                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.064507                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 20300.416796                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 20300.416796                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    139505385                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     139505385                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     11676054                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     11676054                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 795232283125                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 795232283125                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    151181439                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    151181439                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.077232                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.077232                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 68107.965510                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 68107.965510                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      7841573                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      7841573                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      3834481                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      3834481                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 172783322948                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 172783322948                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.025363                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.025363                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 45060.419636                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 45060.419636                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         2192                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         2192                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1736                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1736                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     11476000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     11476000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         3928                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         3928                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.441955                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.441955                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  6610.599078                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  6610.599078                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1723                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1723                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           13                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           13                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1011500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1011500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.003310                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.003310                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 77807.692308                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 77807.692308                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         3725                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         3725                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          140                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          140                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       679500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       679500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         3865                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         3865                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.036223                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.036223                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4853.571429                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4853.571429                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          140                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          140                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       539500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       539500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.036223                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.036223                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3853.571429                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3853.571429                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data      1190616                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total        1190616                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       909671                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       909671                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  92382495000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  92382495000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      2100287                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      2100287                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.433117                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.433117                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 101555.941654                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 101555.941654                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       909671                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       909671                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  91472824000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  91472824000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.433117                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.433117                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 100555.941654                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 100555.941654                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1291500919500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.999380                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          566601649                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         32724297                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            17.314402                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.999380                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999981                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999981                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       1206815711                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      1206815711                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1291500919500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            30568824                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            29327303                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               86459                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              320913                       # number of demand (read+write) hits
system.l2.demand_hits::total                 60303499                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           30568824                       # number of overall hits
system.l2.overall_hits::.cpu0.data           29327303                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              86459                       # number of overall hits
system.l2.overall_hits::.cpu1.data             320913                       # number of overall hits
system.l2.overall_hits::total                60303499                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            137733                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           3395705                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              3615                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           2295603                       # number of demand (read+write) misses
system.l2.demand_misses::total                5832656                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           137733                       # number of overall misses
system.l2.overall_misses::.cpu0.data          3395705                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             3615                       # number of overall misses
system.l2.overall_misses::.cpu1.data          2295603                       # number of overall misses
system.l2.overall_misses::total               5832656                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst  11527870499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 372711861976                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    334022499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 254911831068                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     639485586042                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst  11527870499                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 372711861976                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    334022499                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 254911831068                       # number of overall miss cycles
system.l2.overall_miss_latency::total    639485586042                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        30706557                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        32723008                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           90074                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         2616516                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             66136155                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       30706557                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       32723008                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          90074                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        2616516                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            66136155                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.004485                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.103771                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.040134                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.877351                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.088192                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.004485                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.103771                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.040134                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.877351                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.088192                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 83697.229415                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 109759.788314                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 92399.031535                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 111043.517136                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 109638.831099                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 83697.229415                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 109759.788314                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 92399.031535                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 111043.517136                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 109638.831099                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             222321                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                      6836                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      32.522089                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   6161778                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             3785324                       # number of writebacks
system.l2.writebacks::total                   3785324                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             13                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         135045                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             51                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          11379                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              146488                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            13                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        135045                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            51                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         11379                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             146488                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst       137720                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      3260660                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         3564                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      2284224                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           5686168                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       137720                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      3260660                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         3564                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      2284224                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      6495746                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         12181914                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst  10150145500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 330445227312                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    295908499                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 231212000609                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 572103281920                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst  10150145500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 330445227312                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    295908499                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 231212000609                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 635271956597                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1207375238517                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.004485                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.099644                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.039567                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.873002                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.085977                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.004485                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.099644                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.039567                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.873002                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.184194                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 73701.317891                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 101343.049356                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 83027.076038                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 101221.246519                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 100613.151409                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 73701.317891                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 101343.049356                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 83027.076038                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 101221.246519                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 97798.152298                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 99112.113131                       # average overall mshr miss latency
system.l2.replacements                       17987905                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      8693656                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          8693656                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      8693656                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      8693656                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     57123230                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         57123230                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     57123230                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     57123230                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      6495746                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        6495746                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 635271956597                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 635271956597                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 97798.152298                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 97798.152298                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data               7                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    9                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            26                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            18                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 44                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       181500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       181500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           28                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           25                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               53                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.928571                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.720000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.830189                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  6980.769231                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total         4125                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           26                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           18                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            44                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       523000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       353500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       876500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.928571                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.720000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.830189                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20115.384615                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 19638.888889                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19920.454545                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_misses::.cpu0.data            4                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           14                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               18                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           14                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             18                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total             1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            4                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           14                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           18                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        84500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       278000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       362500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        21125                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 19857.142857                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20138.888889                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          2681387                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           114461                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               2795848                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        2061736                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        1460886                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             3522622                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 225819300019                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 162621035805                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  388440335824                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      4743123                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      1575347                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           6318470                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.434679                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.927342                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.557512                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 109528.717556                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 111316.718625                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 110270.229342                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        80870                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data         9573                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            90443                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      1980866                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      1451313                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        3432179                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 199379032146                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 147360412332                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 346739444478                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.417629                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.921266                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.543198                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 100652.458140                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 101535.928040                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 101026.037534                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      30568824                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         86459                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           30655283                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       137733                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         3615                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           141348                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst  11527870499                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    334022499                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  11861892998                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     30706557                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        90074                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       30796631                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.004485                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.040134                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.004590                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 83697.229415                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 92399.031535                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 83919.779537                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           13                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           51                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            64                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       137720                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         3564                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       141284                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst  10150145500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    295908499                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  10446053999                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.004485                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.039567                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.004588                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 73701.317891                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 83027.076038                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 73936.567474                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     26645916                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       206452                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          26852368                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      1333969                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       834717                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         2168686                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 146892561957                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  92290795263                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 239183357220                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     27979885                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      1041169                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      29021054                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.047676                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.801711                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.074728                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 110116.923225                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 110565.371573                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 110289.528876                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        54175                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data         1806                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        55981                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      1279794                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       832911                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      2112705                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 131066195166                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  83851588277                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 214917783443                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.045740                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.799977                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.072799                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 102411.946896                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 100672.926972                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 101726.357179                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data           47                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data            8                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                55                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          269                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           70                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             339                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      2463485                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data       464996                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      2928481                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          316                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           78                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           394                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.851266                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.897436                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.860406                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data  9157.936803                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data  6642.800000                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total  8638.587021                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data           39                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data            9                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total           48                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          230                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           61                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          291                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      4602979                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data      1298973                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      5901952                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.727848                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.782051                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.738579                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 20012.952174                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 21294.639344                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 20281.621993                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1291500919500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1291500919500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999925                       # Cycle average of tags in use
system.l2.tags.total_refs                   138260576                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  17988008                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      7.686264                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      30.242506                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        5.857446                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       13.632273                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.108277                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        2.606249                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    11.553175                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.472539                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.091523                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.213004                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.001692                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.040723                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.180518                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            46                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            18                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           46                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.718750                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.281250                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1073616128                       # Number of tag accesses
system.l2.tags.data_accesses               1073616128                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1291500919500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       8814016                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     208768256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        228096                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     146202048                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    412969792                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          776982208                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      8814016                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       228096                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       9042112                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    242260736                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       242260736                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         137719                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        3262004                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           3564                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        2284407                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      6452653                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            12140347                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      3785324                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            3785324                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          6824630                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        161647780                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           176613                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        113203209                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    319759580                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             601611812                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      6824630                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       176613                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          7001243                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      187580769                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            187580769                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      187580769                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         6824630                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       161647780                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          176613                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       113203209                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    319759580                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            789192581                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   3723306.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    137719.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   3190110.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      3564.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   2269503.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   6452240.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006098365250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       228779                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       228779                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            21711094                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            3504754                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    12140347                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    3785324                       # Number of write requests accepted
system.mem_ctrls.readBursts                  12140347                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  3785324                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  87211                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 62018                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            613403                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            620565                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            716969                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           2522723                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            610867                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            681891                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            627464                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            617392                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            614090                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            614052                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           670657                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           620842                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           664775                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           615500                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           613976                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           627970                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            233123                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            232831                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            229902                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            229782                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            230527                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            232269                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            232359                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            230416                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            230492                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            230874                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           235864                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           242447                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           234182                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           232614                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           232276                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           233323                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       7.68                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.11                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 540666108669                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                60265680000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            766662408669                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     44856.88                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                63606.88                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         5                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  8224802                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1713250                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 68.24                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                46.01                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              12140347                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              3785324                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 3055173                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1884153                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  936006                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  839487                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  689037                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  569130                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  506985                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  473548                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  433096                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  401608                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 422806                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 706336                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 378772                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 255767                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 205807                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 153383                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  99567                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  39390                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   2648                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                    437                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  20921                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  22940                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  80977                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 182204                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 212548                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 224708                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 225943                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 225247                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 226083                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 228074                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 229895                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 234737                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 232011                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 232862                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 230006                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 224750                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 224096                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 225030                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  19444                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  15787                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  13303                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  11766                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  10614                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   9672                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   9673                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                  10704                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                  12038                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                  11956                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                  11415                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                  10677                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                  10281                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                  10220                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   9856                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   9641                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   8520                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   8090                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   7893                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   7854                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   7912                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   7754                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   3570                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1036                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    294                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     74                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     64                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     11                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      5838360                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    172.940544                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    99.808059                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   264.809880                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      4127955     70.70%     70.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       928708     15.91%     86.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        93996      1.61%     88.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        63334      1.08%     89.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        67461      1.16%     90.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        63833      1.09%     91.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        58830      1.01%     92.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        59995      1.03%     93.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       374248      6.41%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      5838360                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       228779                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      52.684578                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     28.402860                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    489.112336                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-4095       228774    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::90112-94207            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::94208-98303            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::126976-131071            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        228779                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       228779                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.274575                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.256281                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.810474                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           201608     88.12%     88.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             2860      1.25%     89.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            16539      7.23%     96.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             5427      2.37%     98.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1530      0.67%     99.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              543      0.24%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              180      0.08%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               65      0.03%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               19      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                6      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        228779                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              771400704                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 5581504                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               238289984                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               776982208                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            242260736                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       597.29                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       184.51                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    601.61                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    187.58                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.11                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.67                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.44                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1291500901500                       # Total gap between requests
system.mem_ctrls.avgGap                      81095.54                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      8814016                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    204167040                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       228096                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    145248192                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    412943360                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    238289984                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 6824630.061751961708                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 158085090.701323330402                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 176613.114676144847                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 112464644.668028831482                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 319739114.208195507526                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 184506244.170738279819                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       137719                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      3262004                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         3564                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      2284407                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      6452653                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      3785324                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   4461139882                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 195537262609                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    146840861                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 136552772111                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 429964393206                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 31137350903981                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     32393.06                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     59943.91                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     41201.14                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     59776.03                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     66633.74                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8225808.65                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    62.99                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          20253131220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          10764783150                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         35998894680                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         9772215840                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     101949722160.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     284830081860                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     256079442240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       719648271150                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        557.218551                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 661933718509                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  43125940000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 586441260991                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          21432794880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          11391793050                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         50060496360                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         9663310980                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     101949722160.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     440844743670                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     124698674400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       760041535500                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        588.494769                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 318182189386                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  43125940000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 930192790114                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                173                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           87                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    12001684862.068966                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   60280967099.723679                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           83     95.40%     95.40% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.15%     96.55% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.15%     97.70% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      1.15%     98.85% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::4.5e+11-5e+11            1      1.15%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        65000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 496223787000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             87                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   247354336500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 1044146583000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1291500919500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     25267320                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        25267320                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     25267320                       # number of overall hits
system.cpu1.icache.overall_hits::total       25267320                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        96811                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         96811                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        96811                       # number of overall misses
system.cpu1.icache.overall_misses::total        96811                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1595564000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1595564000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1595564000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1595564000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     25364131                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     25364131                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     25364131                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     25364131                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.003817                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.003817                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.003817                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.003817                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 16481.226307                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 16481.226307                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 16481.226307                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 16481.226307                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs           16                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs           16                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        90042                       # number of writebacks
system.cpu1.icache.writebacks::total            90042                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         6737                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         6737                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         6737                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         6737                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        90074                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        90074                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        90074                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        90074                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1440662000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1440662000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1440662000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1440662000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.003551                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.003551                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.003551                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.003551                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 15994.204765                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 15994.204765                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 15994.204765                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 15994.204765                       # average overall mshr miss latency
system.cpu1.icache.replacements                 90042                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     25267320                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       25267320                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        96811                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        96811                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1595564000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1595564000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     25364131                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     25364131                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.003817                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.003817                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 16481.226307                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 16481.226307                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         6737                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         6737                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        90074                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        90074                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1440662000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1440662000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.003551                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.003551                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 15994.204765                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 15994.204765                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1291500919500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.991554                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           24920869                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            90042                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           276.769385                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        339478500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.991554                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999736                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999736                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           11                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           10                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         50818336                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        50818336                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1291500919500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     31630335                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        31630335                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     31630335                       # number of overall hits
system.cpu1.dcache.overall_hits::total       31630335                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      9841669                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       9841669                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      9841669                       # number of overall misses
system.cpu1.dcache.overall_misses::total      9841669                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 979518891730                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 979518891730                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 979518891730                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 979518891730                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     41472004                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     41472004                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     41472004                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     41472004                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.237309                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.237309                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.237309                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.237309                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 99527.721541                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 99527.721541                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 99527.721541                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 99527.721541                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs     13117240                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       538593                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           172960                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           6360                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    75.839732                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    84.684434                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      2616520                       # number of writebacks
system.cpu1.dcache.writebacks::total          2616520                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      7995946                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      7995946                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      7995946                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      7995946                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1845723                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1845723                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1845723                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1845723                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 187414946047                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 187414946047                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 187414946047                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 187414946047                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.044505                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.044505                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.044505                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.044505                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 101540.126036                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 101540.126036                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 101540.126036                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 101540.126036                       # average overall mshr miss latency
system.cpu1.dcache.replacements               2616520                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     26777178                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       26777178                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      5677828                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      5677828                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 454263819000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 454263819000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     32455006                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     32455006                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.174945                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.174945                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 80006.618552                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 80006.618552                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      4636207                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      4636207                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      1041621                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1041621                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  96647417000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  96647417000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.032094                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.032094                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 92785.588040                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 92785.588040                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      4853157                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       4853157                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      4163841                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      4163841                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 525255072730                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 525255072730                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      9016998                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      9016998                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.461777                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.461777                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 126146.765145                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 126146.765145                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      3359739                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      3359739                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       804102                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       804102                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  90767529047                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  90767529047                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.089176                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.089176                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 112880.615950                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 112880.615950                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          303                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          303                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          166                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          166                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      7008500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      7008500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          469                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          469                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.353945                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.353945                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 42219.879518                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 42219.879518                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          120                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          120                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           46                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           46                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      3209500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      3209500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.098081                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.098081                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 69771.739130                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 69771.739130                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          334                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          334                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          116                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          116                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       862500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       862500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          450                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          450                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.257778                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.257778                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  7435.344828                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  7435.344828                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          116                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          116                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       746500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       746500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.257778                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.257778                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  6435.344828                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  6435.344828                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data      1328170                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total        1328170                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       771830                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       771830                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  76813228500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  76813228500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      2100000                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      2100000                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.367538                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.367538                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 99520.915875                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 99520.915875                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       771830                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       771830                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  76041398500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  76041398500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.367538                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.367538                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 98520.915875                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 98520.915875                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1291500919500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           28.774984                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           35574498                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          2617450                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            13.591281                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        339490000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    28.774984                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.899218                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.899218                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           26                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         89763325                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        89763325                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1291500919500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          59818679                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     12478980                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     57443106                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        14202581                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         12063276                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             334                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           256                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            590                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          6319365                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         6319365                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      30796631                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     29022049                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          394                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          394                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     92119637                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     98171715                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       270190                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      7850868                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             198412410                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   3930437120                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   4188587776                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side     11527424                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    334914304                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             8465466624                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        30053590                       # Total snoops (count)
system.tol2bus.snoopTraffic                 242381696                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         96191805                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.065937                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.249924                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               89891232     93.45%     93.45% # Request fanout histogram
system.tol2bus.snoop_fanout::1                6258582      6.51%     99.96% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  41991      0.04%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           96191805                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       132277105593                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             10.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       49088481231                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       46092971591                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.6                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        3927491027                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy         135201818                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               1369902919000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 622849                       # Simulator instruction rate (inst/s)
host_mem_usage                                 706348                       # Number of bytes of host memory used
host_op_rate                                   624604                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  2470.42                       # Real time elapsed on the host
host_tick_rate                               31736348                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1538697222                       # Number of instructions simulated
sim_ops                                    1543031549                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.078402                       # Number of seconds simulated
sim_ticks                                 78401999500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            99.074643                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               29725701                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            30003339                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          3202937                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         36834399                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits             24555                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups          37079                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           12524                       # Number of indirect misses.
system.cpu0.branchPred.lookups               36962387                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         6195                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                          2005                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          3170360                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  14228147                       # Number of branches committed
system.cpu0.commit.bw_lim_events               666516                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls         131965                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       49680042                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts            51843772                       # Number of instructions committed
system.cpu0.commit.committedOps              51907393                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    140654360                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.369042                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     0.965466                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    110806729     78.78%     78.78% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     19422070     13.81%     92.59% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      5837883      4.15%     96.74% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      1622054      1.15%     97.89% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      1202693      0.86%     98.75% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       817129      0.58%     99.33% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       240152      0.17%     99.50% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7        39134      0.03%     99.53% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8       666516      0.47%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    140654360                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                      2131                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               41944                       # Number of function calls committed.
system.cpu0.commit.int_insts                 51787459                       # Number of committed integer instructions.
system.cpu0.commit.loads                     10961105                       # Number of loads committed
system.cpu0.commit.membars                      95490                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass        95913      0.18%      0.18% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        35706489     68.79%     68.97% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           4355      0.01%     68.98% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv            1300      0.00%     68.98% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     68.98% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           282      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt           847      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv           141      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          223      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       10962710     21.12%     90.11% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       5134495      9.89%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead          400      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite          222      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         51907393                       # Class of committed instruction
system.cpu0.commit.refs                      16097827                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                   51843772                       # Number of Instructions Simulated
system.cpu0.committedOps                     51907393                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              3.011300                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        3.011300                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles             49700861                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                33392                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            26129296                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             112073913                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                12763762                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 81700050                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               3171547                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts                60511                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              1155044                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   36962387                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                  9050187                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    134432082                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes                65125                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          667                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     127629116                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 145                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.SquashCycles                6408248                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.236761                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          10854246                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          29750256                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.817521                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         148491264                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.863820                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.780477                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                48570966     32.71%     32.71% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                77143375     51.95%     84.66% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                18381615     12.38%     97.04% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 3986166      2.68%     99.72% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                   82298      0.06%     99.78% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                   13921      0.01%     99.79% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  240573      0.16%     99.95% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                   16437      0.01%     99.96% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                   55913      0.04%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           148491264                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                     1843                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                    1345                       # number of floating regfile writes
system.cpu0.idleCycles                        7625873                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             3648950                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                23422813                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.558129                       # Inst execution rate
system.cpu0.iew.exec_refs                    29360380                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   8364989                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               35627498                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             20963144                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts             79208                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          2004826                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            10669021                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          101557304                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             20995391                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          2251187                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts             87133540                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                 64941                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              3035744                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               3171547                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              3321956                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked        89529                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads            5492                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          124                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          266                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads            9                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     10002039                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      5532299                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           266                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      1631765                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       2017185                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                 43614958                       # num instructions consuming a value
system.cpu0.iew.wb_count                     81104298                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.741517                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 32341236                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.519509                       # insts written-back per cycle
system.cpu0.iew.wb_sent                      82924111                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               126691688                       # number of integer regfile reads
system.cpu0.int_regfile_writes               51099808                       # number of integer regfile writes
system.cpu0.ipc                              0.332083                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.332083                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass            96887      0.11%      0.11% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             59289725     66.33%     66.44% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                5444      0.01%     66.45% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                 1384      0.00%     66.45% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 16      0.00%     66.45% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                282      0.00%     66.45% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                850      0.00%     66.45% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     66.45% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     66.45% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                141      0.00%     66.45% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc               223      0.00%     66.45% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     66.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     66.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     66.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     66.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     66.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     66.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     66.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     66.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     66.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     66.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     66.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     66.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     66.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     66.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     66.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     66.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     66.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     66.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     66.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     66.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     66.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     66.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     66.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     66.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     66.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     66.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     66.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     66.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     66.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     66.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     66.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     66.45% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            21198936     23.72%     90.17% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            8790197      9.83%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead            408      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite           234      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total              89384727                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                   2213                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads               4391                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses         2146                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes              2249                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     656215                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.007341                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 562187     85.67%     85.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    16      0.00%     85.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                     83      0.01%     85.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     85.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     85.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     85.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     85.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     85.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     85.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                  16      0.00%     85.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     85.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     85.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     85.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     85.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     85.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     85.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     85.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     85.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     85.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     85.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     85.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     85.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     85.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     85.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     85.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     85.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     85.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     85.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     85.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     85.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     85.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     85.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     85.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     85.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     85.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     85.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     85.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     85.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     85.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     85.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     85.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     85.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     85.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     85.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     85.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     85.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                 66003     10.06%     95.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                27867      4.25%     99.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead               36      0.01%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               7      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses              89941842                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         328336244                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses     81102152                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        151205200                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 101323194                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                 89384727                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded             234110                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       49649913                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           423702                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved        102145                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     29235982                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    148491264                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.601953                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.908404                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0           85695313     57.71%     57.71% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           45964721     30.95%     88.67% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           11506801      7.75%     96.41% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            2584604      1.74%     98.15% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            1860455      1.25%     99.41% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             232815      0.16%     99.56% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             502772      0.34%     99.90% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             120199      0.08%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              23584      0.02%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      148491264                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.572549                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads            90225                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores            4078                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            20963144                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           10669021                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   3206                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                  1509                       # number of misc regfile writes
system.cpu0.numCycles                       156117137                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                      686864                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles               40179025                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             32503662                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents                404510                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                15956055                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               1396629                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                16196                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            161430343                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             107675490                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands           65413552                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 78859396                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents                919395                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               3171547                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles              3660613                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                32909894                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups             1873                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       161428470                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles       6664628                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts             78933                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                  2539660                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts         79049                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   241563072                       # The number of ROB reads
system.cpu0.rob.rob_writes                  211012123                       # The number of ROB writes
system.cpu0.timesIdled                          76629                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  974                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            99.411792                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               28437262                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            28605522                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          2291066                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         32043023                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits             14120                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          16381                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            2261                       # Number of indirect misses.
system.cpu1.branchPred.lookups               32127376                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted          782                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                          1581                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          2276426                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  14050897                       # Number of branches committed
system.cpu1.commit.bw_lim_events              1051274                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls         137232                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       42388572                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            50251730                       # Number of instructions committed
system.cpu1.commit.committedOps              50318689                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    127713676                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.393996                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.080628                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    100881489     78.99%     78.99% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     17476755     13.68%     92.67% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      4279024      3.35%     96.03% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      1972363      1.54%     97.57% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       648659      0.51%     98.08% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5      1113377      0.87%     98.95% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       240061      0.19%     99.14% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        50674      0.04%     99.18% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      1051274      0.82%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    127713676                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls               11229                       # Number of function calls committed.
system.cpu1.commit.int_insts                 50201749                       # Number of committed integer instructions.
system.cpu1.commit.loads                     10804397                       # Number of loads committed
system.cpu1.commit.membars                     100627                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass       100627      0.20%      0.20% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        35189966     69.93%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            140      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             280      0.00%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       10805978     21.48%     91.61% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       4221698      8.39%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         50318689                       # Class of committed instruction
system.cpu1.commit.refs                      15027676                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   50251730                       # Number of Instructions Simulated
system.cpu1.committedOps                     50318689                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              2.703158                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        2.703158                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles             46254069                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                15215                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            25370558                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             100583304                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                12062694                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 72510441                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               2276962                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                30168                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              1105306                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   32127376                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 10977128                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    120482102                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                60529                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     113378785                       # Number of instructions fetch has processed
system.cpu1.fetch.SquashCycles                4583204                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.236512                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          11435768                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          28451382                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.834660                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         134209472                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.847561                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.757215                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                45045569     33.56%     33.56% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                68054012     50.71%     84.27% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                18363369     13.68%     97.95% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 2514763      1.87%     99.83% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                   48028      0.04%     99.86% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                    6845      0.01%     99.87% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                   99375      0.07%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                   17019      0.01%     99.95% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                   60492      0.05%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           134209472                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                        1628878                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             2646378                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                21779130                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.594494                       # Inst execution rate
system.cpu1.iew.exec_refs                    26665654                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   6900734                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               33774515                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             19491704                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts             70176                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1180142                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             8281887                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           92679395                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             19764920                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1691000                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             80755045                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                 89272                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              2448164                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               2276962                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              2753530                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked       109536                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads              94                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses           14                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation            4                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      8687307                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      4058608                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents             4                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       953348                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1693030                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 41273955                       # num instructions consuming a value
system.cpu1.iew.wb_count                     75512528                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.732194                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 30220557                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.555900                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      76975141                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               117227244                       # number of integer regfile reads
system.cpu1.int_regfile_writes               48241275                       # number of integer regfile writes
system.cpu1.ipc                              0.369938                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.369938                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass           101160      0.12%      0.12% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             55361430     67.15%     67.27% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 250      0.00%     67.27% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  280      0.00%     67.27% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     67.27% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     67.27% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     67.27% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     67.27% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     67.27% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     67.27% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     67.27% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     67.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     67.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     67.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     67.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     67.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     67.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     67.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     67.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     67.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     67.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     67.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     67.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     67.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     67.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     67.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     67.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     67.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     67.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     67.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     67.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     67.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     67.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     67.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     67.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     67.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     67.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     67.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     67.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     67.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     67.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     67.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     67.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     67.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     67.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     67.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     67.27% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            19933581     24.18%     91.45% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            7049344      8.55%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              82446045                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     776292                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.009416                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 677720     87.30%     87.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     87.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     87.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     87.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     87.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     87.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     87.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     87.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     87.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     87.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     87.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     87.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     87.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     87.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     87.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     87.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     87.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     87.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     87.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     87.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     87.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     87.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     87.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     87.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     87.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     87.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     87.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     87.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     87.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     87.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     87.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     87.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     87.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     87.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     87.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     87.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     87.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     87.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     87.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     87.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     87.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     87.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     87.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     87.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     87.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     87.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                 96526     12.43%     99.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                 2046      0.26%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              83121177                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         300277267                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     75512528                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        135040104                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  92454122                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 82446045                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded             225273                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       42360706                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           399413                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved         88041                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     24266145                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    134209472                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.614309                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.950267                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0           77717639     57.91%     57.91% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           40920147     30.49%     88.40% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           10355617      7.72%     96.11% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            2051162      1.53%     97.64% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            2146080      1.60%     99.24% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             222139      0.17%     99.41% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             633892      0.47%     99.88% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             139557      0.10%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              23239      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      134209472                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.606942                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads           115517                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores           14467                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            19491704                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            8281887                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    533                       # number of misc regfile reads
system.cpu1.numCycles                       135838350                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    20875036                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               37307419                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             31986074                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents                339101                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                14368113                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               1414171                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                 5905                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            144836873                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              97063770                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           60749754                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 70604085                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents                130946                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               2276962                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles              2758599                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                28763680                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups       144836873                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles       6894294                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts             71048                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  2352687                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts         71432                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   219366907                       # The number of ROB reads
system.cpu1.rob.rob_writes                  191910570                       # The number of ROB writes
system.cpu1.timesIdled                          15905                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          1374174                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit               563509                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             2290886                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull              17050                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                236328                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      2784341                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       5543189                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests        39069                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        23435                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2125343                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      1871809                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      4250993                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        1895244                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  78401999500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            2364789                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       924953                       # Transaction distribution
system.membus.trans_dist::WritebackClean            1                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1833989                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             1785                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           1555                       # Transaction distribution
system.membus.trans_dist::ReadExReq            414738                       # Transaction distribution
system.membus.trans_dist::ReadExResp           414718                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       2364790                       # Transaction distribution
system.membus.trans_dist::InvalidateReq          1378                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      8322696                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                8322696                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    237085504                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               237085504                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             2784                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2784246                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2784246    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             2784246                       # Request fanout histogram
system.membus.respLayer1.occupancy        14569283388                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             18.6                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          9822444943                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              12.5                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON    78401999500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED  78401999500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED  78401999500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED  78401999500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED  78401999500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON    78401999500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED  78401999500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED  78401999500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED  78401999500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED  78401999500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 70                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           35                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    9812842.857143                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   15850268.320596                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           35    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        18500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value     66446500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             35                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON    78058550000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED    343449500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED  78401999500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst      8973787                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         8973787                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      8973787                       # number of overall hits
system.cpu0.icache.overall_hits::total        8973787                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        76399                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         76399                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        76399                       # number of overall misses
system.cpu0.icache.overall_misses::total        76399                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   5663271496                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   5663271496                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   5663271496                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   5663271496                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      9050186                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      9050186                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      9050186                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      9050186                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.008442                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.008442                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.008442                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.008442                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 74127.560518                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 74127.560518                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 74127.560518                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 74127.560518                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs        16508                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs              230                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    71.773913                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        71053                       # number of writebacks
system.cpu0.icache.writebacks::total            71053                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         5345                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         5345                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         5345                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         5345                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        71054                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        71054                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        71054                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        71054                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   5270508997                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   5270508997                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   5270508997                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   5270508997                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.007851                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.007851                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.007851                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.007851                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 74176.105455                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 74176.105455                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 74176.105455                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 74176.105455                       # average overall mshr miss latency
system.cpu0.icache.replacements                 71053                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      8973787                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        8973787                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        76399                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        76399                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   5663271496                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   5663271496                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      9050186                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      9050186                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.008442                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.008442                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 74127.560518                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 74127.560518                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         5345                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         5345                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        71054                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        71054                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   5270508997                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   5270508997                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.007851                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.007851                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 74176.105455                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 74176.105455                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED  78401999500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            9046264                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            71085                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           127.259816                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         18171425                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        18171425                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED  78401999500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     14757234                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        14757234                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     14757234                       # number of overall hits
system.cpu0.dcache.overall_hits::total       14757234                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     10844428                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      10844428                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     10844428                       # number of overall misses
system.cpu0.dcache.overall_misses::total     10844428                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 811895291566                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 811895291566                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 811895291566                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 811895291566                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     25601662                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     25601662                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     25601662                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     25601662                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.423583                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.423583                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.423583                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.423583                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 74867.507218                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 74867.507218                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 74867.507218                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 74867.507218                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      3531339                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets      3530869                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs            55971                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets          45419                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    63.092298                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    77.739911                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      1045010                       # number of writebacks
system.cpu0.dcache.writebacks::total          1045010                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      9797443                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      9797443                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      9797443                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      9797443                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      1046985                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      1046985                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      1046985                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      1046985                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data  97099978387                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  97099978387                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data  97099978387                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  97099978387                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.040895                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.040895                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.040895                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.040895                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 92742.473280                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 92742.473280                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 92742.473280                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 92742.473280                       # average overall mshr miss latency
system.cpu0.dcache.replacements               1045010                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     11980492                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       11980492                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      8519525                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      8519525                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 652520883500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 652520883500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     20500017                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     20500017                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.415586                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.415586                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 76591.228208                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 76591.228208                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      7728999                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      7728999                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data       790526                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       790526                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data  74550127000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  74550127000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.038562                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.038562                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 94304.459309                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 94304.459309                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      2776742                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       2776742                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      2324903                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      2324903                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 159374408066                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 159374408066                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      5101645                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      5101645                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.455716                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.455716                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 68550.992478                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 68550.992478                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      2068444                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      2068444                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       256459                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       256459                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  22549851387                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  22549851387                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.050270                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.050270                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 87927.705353                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 87927.705353                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data        32783                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        32783                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          672                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          672                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     23117500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     23117500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data        33455                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        33455                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.020087                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.020087                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 34401.041667                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 34401.041667                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          579                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          579                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           93                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           93                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1603000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1603000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.002780                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.002780                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 17236.559140                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 17236.559140                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data        32135                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        32135                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          932                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          932                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      9162500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      9162500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data        33067                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        33067                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.028185                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.028185                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  9831.008584                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  9831.008584                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          928                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          928                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      8236500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      8236500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.028064                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.028064                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  8875.538793                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  8875.538793                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data        49000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        49000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data        47000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        47000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         1371                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           1371                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data          634                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total          634                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data      8561500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total      8561500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data         2005                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total         2005                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.316209                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.316209                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 13503.943218                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 13503.943218                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data          634                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total          634                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data      7927500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total      7927500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.316209                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.316209                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 12503.943218                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 12503.943218                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED  78401999500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.975595                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           15872779                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          1046654                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            15.165259                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.975595                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999237                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999237                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         52387000                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        52387000                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  78401999500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst                9102                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data               86191                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                2602                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data               88646                       # number of demand (read+write) hits
system.l2.demand_hits::total                   186541                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst               9102                       # number of overall hits
system.l2.overall_hits::.cpu0.data              86191                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               2602                       # number of overall hits
system.l2.overall_hits::.cpu1.data              88646                       # number of overall hits
system.l2.overall_hits::total                  186541                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             61951                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            954575                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             12380                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            902288                       # number of demand (read+write) misses
system.l2.demand_misses::total                1931194                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            61951                       # number of overall misses
system.l2.overall_misses::.cpu0.data           954575                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            12380                       # number of overall misses
system.l2.overall_misses::.cpu1.data           902288                       # number of overall misses
system.l2.overall_misses::total               1931194                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   5056520493                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  94394685840                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   1064416491                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  88172380867                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     188688003691                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   5056520493                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  94394685840                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   1064416491                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  88172380867                       # number of overall miss cycles
system.l2.overall_miss_latency::total    188688003691                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           71053                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         1040766                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           14982                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          990934                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2117735                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          71053                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        1040766                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          14982                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         990934                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2117735                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.871898                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.917185                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.826325                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.910543                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.911915                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.871898                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.917185                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.826325                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.910543                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.911915                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 81621.289293                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 98886.610104                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 85978.714943                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 97720.883872                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 97705.359322                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 81621.289293                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 98886.610104                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 85978.714943                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 97720.883872                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 97705.359322                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs              48705                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                      1529                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      31.854153                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                    749696                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks              924955                       # number of writebacks
system.l2.writebacks::total                    924955                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            103                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          24817                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            210                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          13712                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               38842                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           103                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         24817                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           210                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         13712                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              38842                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        61848                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       929758                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        12170                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       888576                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1892352                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        61848                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       929758                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        12170                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       888576                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher       887804                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          2780156                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   4431191995                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  83550977357                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    932780496                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  78481292391                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 167396242239                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   4431191995                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  83550977357                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    932780496                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  78481292391                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher  80644817533                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 248041059772                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.870449                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.893340                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.812308                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.896706                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.893574                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.870449                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.893340                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.812308                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.896706                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.312797                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 71646.488084                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 89863.144342                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 76645.891208                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 88322.543475                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 88459.357582                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 71646.488084                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 89863.144342                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 76645.891208                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 88322.543475                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 90836.285411                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 89218.396296                       # average overall mshr miss latency
system.l2.replacements                        4651028                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       935180                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           935180                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       935180                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       935180                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      1153833                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1153833                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks            1                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total              1                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks      1153834                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1153834                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000001                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000001                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks            1                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total            1                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000001                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000001                       # mshr miss rate for WritebackClean accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher       887804                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total         887804                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher  80644817533                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total  80644817533                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 90836.285411                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 90836.285411                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data              23                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data             131                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  154                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data           105                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data           130                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                235                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       627000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data       356500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       983500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data          128                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data          261                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              389                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.820312                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.498084                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.604113                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  5971.428571                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  2742.307692                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  4185.106383                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data          105                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data          130                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           235                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      2106500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data      2594000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      4700500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.820312                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.498084                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.604113                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20061.904762                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 19953.846154                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20002.127660                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data            33                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data             6                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 39                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data          180                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data          106                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              286                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data       571000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data       452500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total      1023500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data          213                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data          112                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            325                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.845070                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.946429                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.880000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  3172.222222                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  4268.867925                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  3578.671329                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data            3                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             3                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data          180                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data          103                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          283                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data      3582000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data      2107500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      5689500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.845070                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.919643                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.870769                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        19900                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20461.165049                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20104.240283                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data            27586                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            20448                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 48034                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         224962                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         199969                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              424931                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  21745272959                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  19047303459                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   40792576418                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       252548                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       220417                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            472965                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.890769                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.907230                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.898441                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 96661.982730                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 95251.281244                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 95998.118325                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data         9459                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data         1044                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            10503                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       215503                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       198925                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         414428                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  18829740469                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  16991419973                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  35821160442                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.853315                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.902494                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.876234                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 87375.769567                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 85416.212005                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 86435.184017                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst          9102                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          2602                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              11704                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        61951                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        12380                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            74331                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   5056520493                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   1064416491                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   6120936984                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        71053                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        14982                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          86035                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.871898                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.826325                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.863962                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 81621.289293                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 85978.714943                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 82347.028615                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          103                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          210                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           313                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        61848                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        12170                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        74018                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   4431191995                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    932780496                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   5363972491                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.870449                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.812308                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.860324                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 71646.488084                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 76645.891208                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 72468.487273                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data        58605                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data        68198                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            126803                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       729613                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       702319                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1431932                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  72649412881                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  69125077408                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 141774490289                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data       788218                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       770517                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1558735                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.925649                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.911491                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.918650                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 99572.530754                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 98424.045780                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 99009.233881                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        15358                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        12668                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        28026                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       714255                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       689651                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1403906                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  64721236888                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  61489872418                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 126211109306                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.906164                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.895050                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.900670                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 90613.628029                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 89160.854429                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 89899.971441                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data         1123                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           46                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total              1169                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data         2070                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           81                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total            2151                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     59595500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data       209499                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     59804999                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data         3193                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data          127                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          3320                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.648293                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.637795                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.647892                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 28790.096618                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data  2586.407407                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 27803.346815                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          791                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data            4                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          795                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data         1279                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           77                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total         1356                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data     25098977                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data      1482500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     26581477                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.400564                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.606299                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.408434                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19623.906959                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19253.246753                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19602.859145                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED  78401999500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  78401999500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999216                       # Cycle average of tags in use
system.l2.tags.total_refs                     5056766                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   4653034                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.086767                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      17.082325                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.663186                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        7.746790                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.222360                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        7.551314                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    30.733240                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.266911                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.010362                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.121044                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.003474                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.117989                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.480207                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999988                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022             1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            63                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           31                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.015625                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.984375                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  38339234                       # Number of tag accesses
system.l2.tags.data_accesses                 38339234                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  78401999500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       3958272                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      59523328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        778880                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      56869760                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher     56758208                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          177888448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      3958272                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       778880                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       4737152                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     59196992                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        59196992                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          61848                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         930052                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          12170                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         888590                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher       886847                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2779507                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       924953                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             924953                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         50486876                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        759206760                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          9934441                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        725361092                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    723938271                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2268927440                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     50486876                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      9934441                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         60421316                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      755044417                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            755044417                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      755044417                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        50486876                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       759206760                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         9934441                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       725361092                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    723938271                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3023971857                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    922947.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     61849.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    925343.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     12170.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    886479.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples    886682.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000101006750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        54994                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        54994                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             5486827                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             871219                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     2779508                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     924954                       # Number of write requests accepted
system.mem_ctrls.readBursts                   2779508                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   924954                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   6985                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2007                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            166038                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            182614                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            175551                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            169328                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            186483                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            175516                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            179797                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            168637                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            179226                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            178525                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           189729                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           168017                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           167028                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           164506                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           158114                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           163414                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             55586                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             55748                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             54663                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             55556                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             59622                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             60722                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             59001                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             58073                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             58852                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             57533                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            59802                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            61404                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            56494                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            56692                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            56613                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            56583                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.33                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.82                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  89642899119                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                13862615000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            141627705369                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32332.61                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                51082.61                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  2001968                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  824062                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 72.21                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                89.29                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               2779508                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               924954                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  783809                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  674975                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  345192                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  195826                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  144775                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  121939                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  107146                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   91564                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   74564                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   57207                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  48091                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  52142                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  28595                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  16460                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  11932                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   8582                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                   6030                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                   3131                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                    423                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                    140                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  11160                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  12442                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  31294                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  45613                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  51355                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  54879                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  57618                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  57496                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  58253                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  58884                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  60337                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  66707                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  58872                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  57793                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  57339                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  56818                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  56535                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  56416                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   3464                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1785                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1192                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    827                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    632                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    525                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    433                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    366                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    349                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    350                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    341                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    327                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    336                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    294                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    277                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    267                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    243                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    234                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    213                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    200                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    182                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    204                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     72                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       869429                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    272.027365                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   142.859275                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   354.749966                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       410671     47.23%     47.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       256997     29.56%     76.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        17463      2.01%     78.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        12228      1.41%     80.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        10259      1.18%     81.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         8546      0.98%     82.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         6318      0.73%     83.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         5150      0.59%     83.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       141797     16.31%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       869429                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        54994                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      50.413591                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     41.613578                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     34.698266                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           1525      2.77%      2.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31         18918     34.40%     37.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47         10594     19.26%     56.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63          7860     14.29%     70.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79          7476     13.59%     84.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95          4360      7.93%     92.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111         2027      3.69%     95.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127          884      1.61%     97.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143          461      0.84%     98.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159          258      0.47%     98.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175          149      0.27%     99.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191           89      0.16%     99.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207           61      0.11%     99.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::208-223           57      0.10%     99.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-239           37      0.07%     99.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::240-255           51      0.09%     99.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271           41      0.07%     99.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::272-287           25      0.05%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-303           28      0.05%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::304-319           16      0.03%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-335           27      0.05%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::336-351           15      0.03%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-367           17      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::368-383            6      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-399            3      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::400-415            4      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-431            3      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::432-447            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-463            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         54994                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        54994                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.782631                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.716821                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.579304                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            41394     75.27%     75.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1156      2.10%     77.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             4324      7.86%     85.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             3612      6.57%     91.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             2327      4.23%     96.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21             1130      2.05%     98.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              458      0.83%     98.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              279      0.51%     99.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24              168      0.31%     99.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               89      0.16%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               40      0.07%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27               13      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         54994                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              177441472                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  447040                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                59068416                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               177888512                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             59197056                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2263.23                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       753.40                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2268.93                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    755.05                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        23.57                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    17.68                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.89                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   78401995000                       # Total gap between requests
system.mem_ctrls.avgGap                      21164.21                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      3958336                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     59221952                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       778880                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     56734656                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher     56747648                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     59068416                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 50487691.962498992682                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 755362776.175115227699                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 9934440.511303542182                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 723637870.995879411697                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 723803581.055353045464                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 753404458.772763848305                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        61849                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       930052                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        12170                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       888590                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher       886847                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       924954                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   1874281532                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  45111877427                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    428184253                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  41755749484                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher  52457612673                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1955992430321                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     30304.15                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     48504.68                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     35183.59                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     46991.02                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     59150.69                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2114691.57                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    76.47                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           3066008820                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1629614745                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          9771511260                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         2421939060                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     6188810160.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      33374090520                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       2001870720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        58453845285                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        745.565747                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   4723766049                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2617940000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  71060293451                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           3141771360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1669868310                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         10024302960                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         2395828620                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     6188810160.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      32809216530                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       2477554080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        58707352020                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        748.799168                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   5724319121                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2617940000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  70059740379                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                642                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          322                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    32555854.037267                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   62423464.025474                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          322    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        24000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value    376811500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            322                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    67919014500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED  10482985000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED  78401999500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     10961339                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        10961339                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     10961339                       # number of overall hits
system.cpu1.icache.overall_hits::total       10961339                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        15789                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         15789                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        15789                       # number of overall misses
system.cpu1.icache.overall_misses::total        15789                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1185459500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1185459500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1185459500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1185459500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     10977128                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     10977128                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     10977128                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     10977128                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.001438                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.001438                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.001438                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.001438                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 75081.354107                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 75081.354107                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 75081.354107                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 75081.354107                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          528                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                7                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    75.428571                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        14982                       # number of writebacks
system.cpu1.icache.writebacks::total            14982                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          807                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          807                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          807                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          807                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        14982                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        14982                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        14982                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        14982                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1117262000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1117262000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1117262000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1117262000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.001365                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.001365                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.001365                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.001365                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 74573.621679                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 74573.621679                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 74573.621679                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 74573.621679                       # average overall mshr miss latency
system.cpu1.icache.replacements                 14982                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     10961339                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       10961339                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        15789                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        15789                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1185459500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1185459500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     10977128                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     10977128                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.001438                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.001438                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 75081.354107                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 75081.354107                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          807                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          807                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        14982                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        14982                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1117262000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1117262000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.001365                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.001365                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 74573.621679                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 74573.621679                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED  78401999500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           11412846                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            15014                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           760.146930                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           19                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         21969238                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        21969238                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED  78401999500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     12425574                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        12425574                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     12425574                       # number of overall hits
system.cpu1.dcache.overall_hits::total       12425574                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     10850620                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      10850620                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     10850620                       # number of overall misses
system.cpu1.dcache.overall_misses::total     10850620                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 790316090998                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 790316090998                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 790316090998                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 790316090998                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     23276194                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     23276194                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     23276194                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     23276194                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.466168                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.466168                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.466168                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.466168                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 72836.030660                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 72836.030660                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 72836.030660                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 72836.030660                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      2725730                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets      5718602                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            39387                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets          75907                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    69.203798                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    75.336952                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       990365                       # number of writebacks
system.cpu1.dcache.writebacks::total           990365                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      9857803                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      9857803                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      9857803                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      9857803                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       992817                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       992817                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       992817                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       992817                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  90700360391                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  90700360391                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  90700360391                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  90700360391                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.042654                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.042654                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.042654                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.042654                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 91356.574667                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 91356.574667                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 91356.574667                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 91356.574667                       # average overall mshr miss latency
system.cpu1.dcache.replacements                990365                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     10361852                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10361852                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      8727135                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      8727135                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 645449587500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 645449587500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     19088987                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     19088987                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.457182                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.457182                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 73958.932399                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 73958.932399                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      7955242                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      7955242                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       771893                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       771893                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  71091946000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  71091946000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.040437                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.040437                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 92100.778217                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 92100.778217                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      2063722                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       2063722                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      2123485                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      2123485                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 144866503498                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 144866503498                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      4187207                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      4187207                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.507136                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.507136                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 68221.109873                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 68221.109873                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      1902561                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      1902561                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       220924                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       220924                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  19608414391                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  19608414391                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.052762                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.052762                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 88756.379529                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 88756.379529                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data        34170                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        34170                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          461                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          461                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     28855500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     28855500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data        34631                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        34631                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.013312                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.013312                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 62593.275488                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 62593.275488                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          226                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          226                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          235                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          235                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data     13672500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     13672500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.006786                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.006786                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 58180.851064                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 58180.851064                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data        33808                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        33808                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          672                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          672                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      5989500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      5989500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data        34480                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        34480                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.019490                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.019490                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  8912.946429                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  8912.946429                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          671                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          671                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      5319500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      5319500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.019461                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.019461                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  7927.719821                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  7927.719821                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data         6000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total         6000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data         5000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total         5000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data          920                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total            920                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data          661                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total          661                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data      6442000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total      6442000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data         1581                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total         1581                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.418090                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.418090                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data  9745.839637                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total  9745.839637                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data          661                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total          661                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data      5781000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total      5781000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.418090                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.418090                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data  8745.839637                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total  8745.839637                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED  78401999500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.727504                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           13491352                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           992955                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            13.587073                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.727504                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.991485                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.991485                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           25                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         47686698                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        47686698                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  78401999500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           1648781                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1860135                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      1186230                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         3726073                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          1630130                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1882                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          1596                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           3478                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            3                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            3                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           473479                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          473479                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         86035                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1562746                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         3320                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         3320                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       213159                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      3137951                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        44946                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      2976185                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               6372241                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      9094784                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    133489728                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      1917696                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    126803136                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              271305344                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         6288451                       # Total snoops (count)
system.tol2bus.snoopTraffic                  59486976                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          8410524                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.233164                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.429385                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                6472925     76.96%     76.96% # Request fanout histogram
system.tol2bus.snoop_fanout::1                1914164     22.76%     99.72% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  23435      0.28%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            8410524                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         4247164483                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1568023450                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         106645368                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        1490180628                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             1.9                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          22590265                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             1503                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
