================================================================================ 
Commit: d04629aca281c24f7420e8f911fdaf259c0ea65e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 15 17:59:22 2022 +0530 
-------------------------------------------------------------------------------- 
Updated files. 
Code Clean Up. Removed redundat files.

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.dec
AlderLakeBoardPkg/BoardPkg.dsc
AlderLakeBoardPkg/BoardPkg.fdf
AlderLakeBoardPkg/Include/PlatformBoardConfig.h
AlderLakeBoardPkg/Library/PeiBoardConfigLib/PeiBoardConfigLib.c
AlderLakeBoardPkg/Library/PeiBoardConfigLib/PeiBoardConfigLib.inf
AlderLakeBoardPkg/Library/PeiDxeBoardIdsLib/PeiDxeBoardIdsLib.c
AlderLakeBoardPkg/Library/PeiPolicyBoardConfigLib/PeiPolicyBoardConfigLib.inf
AlderLakeBoardPkg/Library/PeiPolicyBoardConfigLib/PeiPolicyBoardConfigLibFsp.inf
AlderLakeBoardPkg/Library/PeiPolicyBoardConfigLib/PeiSaPolicyBoardConfig.c
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLibFsp.inf
AlderLakePlatSamplePkg/Platform/PlatformSetup/Dxe/PlatformSetup.c
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMem.c
ClientOneSiliconPkg/Fru/AdlCpu/IncludePrivate/CpuGenInfoFruLib.h
ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c
ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.inf
ClientOneSiliconPkg/Fru/AdlCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c
ClientOneSiliconPkg/Fru/AdlCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.inf
ClientOneSiliconPkg/Fru/AdlPch/Library/PeiDxeSmmPchInfoLib/PchInfoLibAdl.c
ClientOneSiliconPkg/Fru/AdlPch/Library/PeiDxeSmmPchInfoLib/PeiDxeSmmPchInfoLibAdl.inf
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioPrivateLibVer2.c
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/PeiDxeSmmGpioPrivateLibVer2.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/PeiMemoryInitLib.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/PeiMemoryInitLibFsp.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/MrcChipApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcDdrIoOffsets.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/CPU/UCODE/m_01_b06e0_00000002.inc
ClientOneSiliconPkg/IpBlock/Sps/Library/PeiFiaMuxConfigInitLibNull/PeiFiaMuxConfigInitLibNull.c
ClientOneSiliconPkg/IpBlock/Sps/Library/PeiFiaMuxConfigInitLibNull/PeiFiaMuxConfigInitLibNull.inf
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc
ClientOneSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 73285f24ec59b164ddb801d93577f76cacb340d6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 15 17:46:13 2022 +0530 
-------------------------------------------------------------------------------- 
[ADLN]: Updating Minor Version from 02 to 03

Updating Minor Version from 02 to 03.

Hsd-es-id: N/A
Original commit date: Mon Mar 7 12:32:39 2022 +0530
Change-Id: I2049d5937e522216ddec8d89470e99b58a3dd3f7
Original commit hash: ce58b64333fbbecb7931ad57e7116441837d499d

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 264a594730d26a790770b8cc3a4256628bd13202 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 15 17:46:07 2022 +0530 
-------------------------------------------------------------------------------- 
Revert "[ADLN] 6W Freq Clipping"

This reverts commit c334c91fd349da9ee47625a929f8024c029111b7.

Hsd-es-id: 16015984992
Original commit date: Sun Mar 6 22:09:14 2022 +0530
Change-Id: I252db65b7e73c21953a7dc97a035a3f3e5ee2627
Original commit hash: 3839775016667edad1629bc0391164a98a545af5

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/CpuSetup.hfr
AlderLakePlatSamplePkg/Setup/PchSetup.hfr

================================================================================ 
Commit: c033ad6ad4f376479c58e2153bb61f6ae4f69d65 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 15 17:46:03 2022 +0530 
-------------------------------------------------------------------------------- 
Integrate ADL P/M/N GOP 1049.

Hsd-es-id: 16015997450
Original commit date: Fri Mar 4 17:31:10 2022 +0530
Change-Id: Idea02b0941a3cb6ca1950c78766d15fcd32c047c
Original commit hash: 3f59f0fdee36acf70ca2dccfdc56ab6c4aac8a99

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspBinPkg/SampleCode/Vbt/VbtAdlP.bin
AlderLakeFspBinPkg/SampleCode/Vbt/VbtAdlP.json
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimAdlP.efi
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimAdlPDebug.efi

================================================================================ 
Commit: 8b6955082c5ff3ecd3b34c81c3086d0413f4432e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 15 17:46:00 2022 +0530 
-------------------------------------------------------------------------------- 
[ISE][15010826081][ADLN]: VDDQ update and disable DCM

[Feature Description]
Change the VDDQ to 0.5 if frequency <= 2400.
Disable DCM for ADL-N

[Resolution]
Set Vddq to 0.5v for Lp5 freq <= f2400
Set IccMax to 0xf.

[Impacted Area]
VDDQ, DCM

[Register Impacted]
PHY

Hsd-es-id: 15010826081
Original commit date: Fri Mar 4 15:22:40 2022 +0800
Change-Id: I9333967cf793bfb208fc17e1823832e364c4029d
Original commit hash: 86398974e02144dcf832e3789804f206183172dc

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: 39d035c4ea665d4b8f1a7817cbdcac4a99e59866 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 15 17:45:56 2022 +0530 
-------------------------------------------------------------------------------- 
[ADLN] Updating minorId

From 01 to 02

Hsd-es-id: NA
Original commit date: Fri Feb 25 18:38:32 2022 +0530
Change-Id: I4633cf64c1f3934f172bd4ddee7476a15aa597a8
Original commit hash: 88631cb72391f471aa254a0dc00a3e4a9bc0b680

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: fb641e4795070bb436002773aa7cb1c39ff5a4d5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 15 17:45:53 2022 +0530 
-------------------------------------------------------------------------------- 
Revert "ClientOneSiliconPkg/Fru : BIOS ACPI code will suppress PCIe device 25-28,"

This reverts commit cc154a856dba1406e907512793dfaba68543be79.

Hsd-es-id: NA
Original commit date: Fri Feb 25 18:33:09 2022 +0530
Change-Id: I67fa34f83f3c78df87fdd6aef3cf247b1a69e9a6
Original commit hash: b53e68984d507b8d907a50b1049f52e0123d13fa

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/Dsdt.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/PchRpPxsxWrapper.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/WwanFlash.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3Vmd.asl
AlderLakePlatSamplePkg/Features/Pep/AcpiTables/Pep.asl
ClientOneSiliconPkg/Fru/AdlPch/Include/AcpiTables/Dsdt/PcieAdl.asl
ClientOneSiliconPkg/IpBlock/Vmd/AcpiTables/Vmd.asl
ClientOneSiliconPkg/IpBlock/Vmd/AcpiTables/VmdRaid.asl

================================================================================ 
Commit: d617a721438144675404f09cdc726e2ae671e3e7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 15 17:45:47 2022 +0530 
-------------------------------------------------------------------------------- 
[ADLN] Fix ADLN external build failure caused by Islote ADLN only code with adln pcd.

Hsd-es-id: NA
Original commit date: Wed Feb 23 19:45:40 2022 +0530
Change-Id: I73d2efd5a46728cc6434e3fb0131d8382c4a4278
Original commit hash: b5d1d71e5810ed110c4cda18850773f7d54975b1

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/VTd/PlatformVTdSampleDxe/PlatformVTdSampleDxe.inf

================================================================================ 
Commit: cfe5a9738e50a0aef44be15cc6c2f7bc97011ed8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 15 17:45:44 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.136

(cherry picked from commit 0d2c617114d6dc1a6199be8b0f4f9614a83906ce)

Wed Feb 23 13:40:57 2022 +0000
Original commit date: Wed Feb 23 13:40:57 2022 +0000
Original commit hash: 1cf6750dab34ec2a51d23cef611da298a8482be3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 619dc335f7bbc78d67aa64b314e259151a85ac20 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 15 17:45:38 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL-N]Enable MiniBIOS for ADL-N

[Issue/Feature Description]
  add microcode for ADL-N CPU
  disable Controller 1 on ADL-N

Hsd-es-id: 15010766420
Original commit date: Tue Feb 22 14:15:00 2022 +0800
Change-Id: If47f80941dee90eb60720903302f029eec4efd97
Original commit hash: a7031b0b961e74ff28fccd9b87b1bab49d6e83b6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/CPU/UCODE/m_01_b06e0_00000002.inc

================================================================================ 
Commit: 6e50c7b7982409a43949374e880b4cfcd995aeac 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 15 17:45:34 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.135

(cherry picked from commit 104dc947ace85e3dfa4145005055533f1138e299)

Wed Feb 23 13:01:30 2022 +0000
Original commit date: Wed Feb 23 13:01:30 2022 +0000
Original commit hash: cb5af30251b8cf3f56e17ac1e01aa487763ec7df

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 61a863b308b19addac37f9200ee9ec6e4fa63c43 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 15 17:45:24 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.134

(cherry picked from commit 7dd02087c4de2c6479aa51cb8cd03cfb3d50feed)

Wed Feb 23 11:47:34 2022 +0000
Original commit date: Wed Feb 23 11:47:34 2022 +0000
Original commit hash: 634255208b17412ef8f1d3483cca26d498d997f0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 46cbd9078600d4bb948e46afa624be6e7852ccec 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 15 17:45:21 2022 +0530 
-------------------------------------------------------------------------------- 
Revert "[RPL] Integrate Bios Guard Module 0xB8 (2.0.184) for RPL"

This reverts commit 93abe05d77ddb737f49565adb1e722122b46ae51.

The original code will cause device hung at postcode 0036 if
enable HSTI in IFWI.

Hsd-es-id: 16015903978
Original commit date: Wed Feb 23 00:16:58 2022 -0700
Change-Id: I2c569c187b908bc1bf35f8cf50fe3db47a61b7a7
Original commit hash: 54e4af86261d3844163a7a71a9197d0de2ddad35

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLibFsp.inf
ClientOneSiliconPkg/Cpu/Library/PeiDxeSmmCpuPlatformLib/CpuPlatformLibrary.c

================================================================================ 
Commit: be15b6ee9c7e71131941925a77fbb57ca7bfcd57 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 15 17:45:17 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][16015912809][ADL-N | DDR5 DDR4 LP5] Enable all CCC Pins

[Issue/Feature Description]
  Failure in ADL-N, Due to disabling unused CCC pin.

[Resolution]
  Unblock by enabling all the CCC pins.

[Impacted Area]
  ADL-N | DDR5 DDR4 LP5

 [Registers impacted]
   MC [ ] Phy [x] Both [ ]

Hsd-es-id: 16015912809
Original commit date: Wed Feb 23 13:29:53 2022 +0530
Change-Id: Ibcc54459657c633d5ee665b47b15438b1d068ecd
Original commit hash: c57b1afff5606e40d2a8a4c0b2c8a4e28c701bab

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 4a6c826c398ed79ccf212fe9a771f5f314ff0e1a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 15 17:45:14 2022 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/Fru : BIOS ACPI code will suppress PCIe device 25-28,
if they are not supported.

Hsd-es-id: 16015799200
Original commit date: Wed Feb 23 10:50:35 2022 +0530
Change-Id: I325dcdebbd6e30f350d0559c992a6089a9a3993c
Original commit hash: cc154a856dba1406e907512793dfaba68543be79

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/Dsdt.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/PchRpPxsxWrapper.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/WwanFlash.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3Vmd.asl
AlderLakePlatSamplePkg/Features/Pep/AcpiTables/Pep.asl
ClientOneSiliconPkg/Fru/AdlPch/Include/AcpiTables/Dsdt/PcieAdl.asl
ClientOneSiliconPkg/IpBlock/Vmd/AcpiTables/Vmd.asl
ClientOneSiliconPkg/IpBlock/Vmd/AcpiTables/VmdRaid.asl

================================================================================ 
Commit: 4ca1443f7cd9cc975535406ef03d079c1292527b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 15 17:45:10 2022 +0530 
-------------------------------------------------------------------------------- 
Islote ADLN only code with adln pcd.

Islote ADLN only code with adln pcd for optimizing binary size.

Hsd-es-id: 15010747557
Original commit date: Thu Feb 17 18:55:32 2022 +0800
Change-Id: I3d0eb63cc920f53e7a103d37864f759ee88208a4
Original commit hash: 684b6e9bd0c7728092108322d829a29dd4bbfcce

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Library/PeiBoardConfigLib/PeiBoardConfigLib.c
AlderLakeBoardPkg/Library/PeiPolicyBoardConfigLib/PeiSaPolicyBoardConfig.c
AlderLakePlatSamplePkg/Features/VTd/PlatformVTdSampleDxe/PlatformVTdSampleDxe.inf
AlderLakePlatSamplePkg/Platform/PlatformSetup/Dxe/PlatformSetup.c
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMem.c
ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c
ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.inf
ClientOneSiliconPkg/Fru/AdlCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c
ClientOneSiliconPkg/Fru/AdlCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.inf
ClientOneSiliconPkg/Fru/AdlPch/Library/PeiDxeSmmPchInfoLib/PchInfoLibAdl.c
ClientOneSiliconPkg/Fru/AdlPch/Library/PeiDxeSmmPchInfoLib/PeiDxeSmmPchInfoLibAdl.inf
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioPrivateLibVer2.c
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/PeiDxeSmmGpioPrivateLibVer2.inf

================================================================================ 
Commit: 205f987b280d876ee2196a996bc4d6b1a04db927 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 15 17:45:01 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL-S]Microcode patch 0x1E update

Hsd-es-id: 22014692740
Original commit date: Tue Feb 22 11:55:39 2022 -0800
Change-Id: I05dd868cc06cf58cd18ec47aaa458f5a24b4e167
Original commit hash: bb09bccbb77fc494b39bed7ba170b198e60f0ddf

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 1c62ac4e92627b5b9db0f76805812ff14b799357 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 15 17:44:52 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Tue Feb 22 13:56:10 2022 -0800
Change-Id: Iffec3d4226e6f285ba5d5ed25c8caaa668240ed4
Original commit hash: a2354ea1a8f82d20150426ffcf03f1283dfb8ee5

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 519acd77db3791500bf375bb6b2d883bc46be441 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 15 17:44:47 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3092_01

Hsd-es-id: N/A
Original commit date: Tue Feb 22 09:16:21 2022 -0800
Change-Id: Ic375c91c45afc1a9d46647d626eb2aa57ecb7c23
Original commit hash: 71f256e4ba367d3d989e91d581875369f5203476

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 9d0824c02a000f0616a9782d4aa3a27d4331c7b7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 15 17:44:44 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3092_00

Hsd-es-id: N/A
Original commit date: Tue Feb 22 08:49:45 2022 -0800
Change-Id: I6e434822f80c0d48685b18b4d53839574d7b418d
Original commit hash: 47d10b8d56e448b758d21b7cb9dc160f6c20af65

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 8ea886c8d95b2733cf40e3488e599e3e9d30f12c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 15 17:44:34 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.133

(cherry picked from commit c9fd82dd01bf7d27ec02ea9e2169904158e75ca0)

Tue Feb 22 13:56:07 2022 +0000
Original commit date: Tue Feb 22 13:56:07 2022 +0000
Original commit hash: 2525a41779540ff3c08c84cf1e7df78e2e924cb5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 1127e2aa5b94343c9cc83bd3936a24f74634c99d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 15 17:44:31 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][15010717160][ADL-P ADL-M | DDR5 DDR4 LP5 LP4] Disable unused CCC Pins

[Feature Description]
  Disable unused CCC Buffer Pins.
  Disable CK1 & CS1 for 1 Rank Systems in DDR5.

[Impacted Area]
  ADL-P ADL-M | DDR5 DDR4 LP5 LP4

 [Registers impacted]
   MC [ ] Phy [x] Both [ ]

Hsd-es-id: 15010717160
Original commit date: Wed Jan 19 10:40:51 2022 +0530
Change-Id: Ifb84b0562f14c7d6303e1c143da659e1d850136a
Original commit hash: 8a70e46bcf3950b4d52305bee24d363a713b5011

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: f5b316972a26f7ac6cce24541fb860bb6e0e5b19 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 15 17:44:28 2022 +0530 
-------------------------------------------------------------------------------- 
Revert "[ADL] The PCI DEVICE 26 configuration are different between ADL-S and "ADL-M/ADL-P/ADL-N""

This reverts commit 9b06ac7255efa11b8895d2ec522b63d8302decc5.

Reverting this commit as this change caused a regression "While waking from S3 cycle SUT is restarting"

Hsd-es-id: 16015848312
Original commit date: Mon Feb 21 07:01:22 2022 -0700
Change-Id: I17ae7f1f62080494a8dcc512bc14dd9caffd14d1
Original commit hash: 03a6882080d169a7eecb9786d10c2041d32fb2cc

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/Dsdt.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/PchRpPxsxWrapper.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/WwanFlash.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3Vmd.asl
AlderLakePlatSamplePkg/Features/Pep/AcpiTables/Pep.asl
ClientOneSiliconPkg/Fru/AdlPch/Include/AcpiTables/Dsdt/PcieAdl.asl
ClientOneSiliconPkg/IpBlock/Vmd/AcpiTables/Vmd.asl
ClientOneSiliconPkg/IpBlock/Vmd/AcpiTables/VmdRaid.asl

================================================================================ 
Commit: 2060f69f451287b7799261c02fec4c3cb1b250e4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 15 17:44:25 2022 +0530 
-------------------------------------------------------------------------------- 
[Catlow][SPS]: Added SPS support for Catlow

Added SPS drivers, libs
Added Server ME-BIOS setup pages

Hsd-es-id: 18019717632
Original commit date: Fri Dec 17 10:57:24 2021 +0100
Change-Id: Icdf1ab39b03e01aa39a1720364e889ba2c33e7b1
Original commit hash: 987e41b6ed37035bb0c670bb079e009724730a0d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fsp/FspInit/Pei/FspInitPreMem.inf
ClientOneSiliconPkg/IpBlock/Rst/LibraryPrivate/PeiHybridStorageLib/PeiHybridStorageLib.inf
ClientOneSiliconPkg/IpBlock/Sps/Library/PeiFiaMuxConfigInitLibNull/PeiFiaMuxConfigInitLibNull.c
ClientOneSiliconPkg/IpBlock/Sps/Library/PeiFiaMuxConfigInitLibNull/PeiFiaMuxConfigInitLibNull.inf

================================================================================ 
Commit: 0e57647b85874dbaf6cd569f48334cf0d22ad8d8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 15 17:44:22 2022 +0530 
-------------------------------------------------------------------------------- 
[RPL-S][LPE] Improper pop up message for LPE erase actions.

Actual Behavior
---------------
When LPE is complete, on screen message displays
like"All RPE Actions are completed. System requires restart.

Expected Behavior
-----------------
message modifyed as
"All Triggered Platform Actions are completed. System requires restart."

Hsd-es-id: 22014659246
Original commit date: Wed Feb 16 17:42:33 2022 +0530
Change-Id: I106e4b26c21fe9e36d37b95597b41e046c03758f
Original commit hash: 1488ed750e7e1b123558c66049131ef213630c79

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Rpe/RemotePlatformErase.c

================================================================================ 
Commit: 4c4b2a1d7449eef056955f5440d5cc1a943d6d7e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 15 17:44:19 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3091_02

Hsd-es-id: N/A
Original commit date: Mon Feb 21 22:03:33 2022 -0800
Change-Id: I10d8f170c15653c5fa09650b5492e353ae00a109
Original commit hash: 32c3720500771ab75bbee4d07c28a4424391fde0

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 6cd5b74049caaf4af6a57a0a68c0cdff0519a009 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 15 17:44:16 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.132

(cherry picked from commit 0bb59f5f918dfdc30e8a9c93ef328dfae9601b02)

Tue Feb 22 05:49:21 2022 +0000
Original commit date: Tue Feb 22 05:49:21 2022 +0000
Original commit hash: d5a367caf48a82da22ac47526752d00d5f766d2f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: d20ab664f6caf5e4c4d5d2c73423f4db5b9553dc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 15 17:44:13 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL/RPL]:Clears all unattended SCI interrupt when wake flow of RTC is enabled .

1.To clear only RTC sts bit.
2.Check if Rtc sts bit is set.If set clear AIE bit clear RTC sts bit and set back AIE bit.

Hsd-es-id: 15010713694
Original commit date: Mon Feb 14 10:15:00 2022 +0530
Change-Id: I7c62f272a8020da2392fb9585600cfb6276215d4
Original commit hash: f033e53729a8253e3b72b11eccfd3da87475e557

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedSmm/PlatformInitAdvancedSmm.c

================================================================================ 
Commit: adc98a0d5473a1e19ff3f08647d06d54584cb4df 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 15 17:44:10 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL-M | LP4 LP5] Update the CSR value as the feature description

Hsd-es-id: 16015768473
Original commit date: Tue Feb 8 13:35:58 2022 +0530
Change-Id: Ia80073a5a3d18f51501eb73c570ff6cac54f9ac4
Original commit hash: c325ec159198602860199a5f09387e5b7101eedb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcPowerModes.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcSchedulerParameters.c

================================================================================ 
Commit: 940a78f7b0e19233278895847b50f101f612a7a6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 15 17:44:07 2022 +0530 
-------------------------------------------------------------------------------- 
[ADLN] Increase PcdFlashFvPreMemorySize to 0x000B0000

Reduce PcdFlashFvMicrocodeSize from 0x000A0000to 0x00090000
IncreasePcdFlashFvPreMemorySize from 0x000A0000 to 0x000B0000
To fix build error:
Error while patch FIT Table Data or reset vector data.
Error. The boot firmware volume (BFV) has only the spare space 0x22e8 bytes.
But the default setting data takes 0x2634 bytes, which can't be inserted into BFV.

Hsd-es-id: 15010546437
Original commit date: Mon Feb 21 12:14:18 2022 +0530
Change-Id: I61e19bdcba376741aa334ea2907994459321fb55
Original commit hash: 4728c96346c864c73ba66dbf281a8df397b80667

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Include/Fdf/FlashMapIncludeAdlN.fdf

================================================================================ 
Commit: b7938a655d91c5b5cd03eff5bbe03c57c7ffae3b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 15 17:44:05 2022 +0530 
-------------------------------------------------------------------------------- 
CatlowPlatSamplePkg : [E3_SERVER] Disable non-POR CNVI from C1S Pkg

Change : 1. Remove Platform Pcd dependency for CNVI Init.
         2. Add Platform Default Config.

Hsd-es-id: 16015869194
Original commit date: Fri Feb 18 17:24:22 2022 +0530
Change-Id: If40a43907da075cab7b075f7558549134f2d1b86
Original commit hash: ad94a4b52f8d91f2be1393ca54cb7e1d513abbb6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiPchInitLib/PchInit.c

================================================================================ 
Commit: 35bd7a38277856017c6aa454ed712d4e05bd77f5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 15 17:44:02 2022 +0530 
-------------------------------------------------------------------------------- 
AlderLakePlatSamplePkg/WifiConnectionManager:

Issue fix : This assert occurs in PBA OCR WLAN flows due to AMT only passing the one NiC.

Hsd-es-id: 16015883075
Original commit date: Tue Feb 15 15:44:01 2022 -0800
Change-Id: I7cdfb877f2d9419c98e19c290918a2a8dbe75d5c
Original commit hash: d40a8f4df35f43a9aa956ba8f1014b5232cda898

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Amt/WifiProfileSync/WifiProfileSync.c
AlderLakePlatSamplePkg/Features/WifiConnectionManagerDxe/WifiConnectionMgrDriver.c

================================================================================ 
Commit: 870f2b34e5c1c9ae691fd9d06ac1f58e770daad5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 15 17:43:59 2022 +0530 
-------------------------------------------------------------------------------- 
AlderLakePlatSamplePkg/Vtd: Set PEI phase host address width

Set the Host Address Width to GetMaxPhysicalAddressSize () - 1.

Hsd-es-id: 16015858915
Original commit date: Fri Feb 11 09:16:45 2022 +0800
Change-Id: I64dd04acbd17f63f2645e9f80c08ef2a979e89d9
Original commit hash: a9c229238a68b4f3a7fc8ee9661da38b14f021c3

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/VTd/PlatformVTdInfoSamplePei/PlatformVTdInfoSamplePei.c

================================================================================ 
Commit: 2bee161d6b02afa1dc0b05a3af1e903d3d882df9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 15 17:43:56 2022 +0530 
-------------------------------------------------------------------------------- 
PlatformPkg/FastBoot: AMT Boot Fail with BIOS FastBoot is Enabled

Issue: When use MeshCommander to trigger power reset, CSME will request Media Table Push or set ASF BootOptions if KVM is connected.
       If FastBoot is enabled, FastBoot exeception is raised and system keeps reboot.
Solution: ASF boot and CSME Media Table Push should not raise FastBoot exeception.

Hsd-es-id: 15010556932
Original commit date: Wed Feb 9 18:58:21 2022 +0800
Change-Id: I7d02db74f88f0d5e476f885f6fc90b302f2b8da7
Original commit hash: a57d5cf70d3cf5f9f307353c94ce7eb8486b7128

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/FastBoot/FastBootHandlerDxe/FastBootHandlerDxe.c
AlderLakePlatSamplePkg/Features/FastBoot/FastBootHandlerDxe/FastBootHandlerDxe.inf
AlderLakePlatSamplePkg/Features/FastBoot/FastBootSetupDxe/FastBootSetupDxe.c
AlderLakePlatSamplePkg/Features/FastBoot/FastBootSetupDxe/FastBootSetupDxe.h
AlderLakePlatSamplePkg/Features/FastBoot/FastBootSetupDxe/FastBootSetupDxe.inf

================================================================================ 
Commit: b8781c1dfe833195e4f8026412a02e06e298c1a5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 15 17:43:50 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3091_01

Hsd-es-id: N/A
Original commit date: Mon Feb 21 09:11:32 2022 -0800
Change-Id: Ic5db286fca2b29fb16ea6f563c8376aa37af2f2f
Original commit hash: 79ef90574be757931e593fd58b7b034712da5e72

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: ba4d9e3169204e6e1c056391846b1a80250b20da 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 15 17:43:48 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3091_00

Hsd-es-id: N/A
Original commit date: Mon Feb 21 08:49:06 2022 -0800
Change-Id: I4fd00d85b5d50ec0bd152d727711845b3291e83a
Original commit hash: 0daa3721e38ed9f22aee542665ffb32f32630be7

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: ba67ebbe9c40cb76c72298158d96dfa9ffb9909b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 15 17:43:39 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL-P/M][Lx/Rx] Integrate 0x419 Microcode patch for ADL-P/M

Hsd-es-id: 16015884528
Original commit date: Mon Feb 21 11:32:38 2022 +0530
Change-Id: I7c851c550252599af9fc84cbe30521bdc44e3ae4
Original commit hash: d2ba87043d73c5fb8fa1151a686e10a5ebe6b415

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 9996d13e2a36473fc0173a6bce1c5a7c1c0d9493 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 15 17:43:36 2022 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/Fru/AdlPch: [E3_SERVER] Disable HDA.

Change : 1. Added code load Hda Defaults in sync with platform requirement.
            Now with these default Hda disable flow is executing as expected.
         2. For Simics issue where on disabling HDA also it was getting listed
            under PCI config added Psf Hide functionality on Disabling for
            new platform builds only.

Hsd-es-id: 16015789500
Original commit date: Thu Feb 17 17:15:50 2022 +0530
Change-Id: Ifcd5cef5b6faa47dc39973ebbfa28c27a934bd5f
Original commit hash: 097941408756fa924908eb1c7fa5ace8f30395ca

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlPch/IncludePrivate/Library/PsfSocLib.h
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/HdaSocLib/HdaSocLib.c
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/HdaSocLib/HdaSocLib.inf
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiDxeSmmPsfSocLib/PsfSocLibAdlP.c
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiDxeSmmPsfSocLib/PsfSocLibAdlS.c

================================================================================ 
Commit: 7121596a3d9f53e6e6d2950bd2f0db06065217f8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 15 17:43:32 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.131

(cherry picked from commit 7b3707074fd272aebc69a04c49d8d2603a012364)

Mon Feb 21 06:01:35 2022 +0000
Original commit date: Mon Feb 21 06:01:35 2022 +0000
Original commit hash: 10a11faad060e72a42d395be5ab913af449f0385

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 9af85dc50f243ebc1e55863260e54f325075c872 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 15 17:43:29 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][15010634140]Skip Full MRC Training on "Coin-battery" Less Design

[Feature Description]
  When RTC power loss is occurs, Memory supposed to be re-trained.

[Resolution]
  PcdSaMiscDisableMrcRetrainingOnRtcPowerLoss
  0 = (Default) MRC memory training is forced after RTC power loss
  1 = RTC power loss is ignored when determining MRC boot mode

Hsd-es-id: 15010634140
Original commit date: Sat Dec 25 21:40:05 2021 +0800
Change-Id: I8f3f702fe0cf8d886af7a32005c0c7afc9a678ec
Original commit hash: 79f1626e8892be6ccf2fac2ae5dcb30f98f5a789

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.dec
AlderLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
AlderLakeFspPkg/Upd/FspmUpd.dsc
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLibFsp.inf
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/SystemAgent/Include/ConfigBlock/SaMiscPeiPreMemConfig.h

================================================================================ 
Commit: 6512cfb36598b53b43083d05fde1fd9120e6e751 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 15 17:43:25 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL] Bug fix for TurboRatioLimitRatio

TurboRatioLimitRatio should init from MaxTurboGroup0 to MaxTurboGroup7

Hsd-es-id: 15010752305
Original commit date: Fri Feb 18 15:22:01 2022 +0800
Change-Id: I8548db654d1cf60eef3f63d45e30e5ebef4045a6
Original commit hash: cae491d6d3a795727aefb461531a42a9784d254b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/PeiCpuInitFruLib/PeiCpuInitFruLib.c

================================================================================ 
Commit: 15cda3c3ff53c3d785f38f5932bcda56945d48a1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 15 17:43:22 2022 +0530 
-------------------------------------------------------------------------------- 
[RPL] Include BasePerformanceLibNull when PcdFspPerformanceEnable is set to False.

Assign null PerformanceLib instance for non-performance build to reduce the code size for FSP-M

Hsd-es-id: 15010732064
Original commit date: Fri Feb 18 15:44:05 2022 +0800
Change-Id: I782be8063658d335238093a799ea024b7a55c7fa
Original commit hash: df8b38be63a7cb7ef051ccdcfcd1abf9ff232a4b

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/AlderLakeFspPkg.dsc

================================================================================ 
Commit: e55f5ab89d504b4783f3999156b9379710b0fcf2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 15 17:43:17 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Sun Feb 20 11:17:36 2022 -0800
Change-Id: I9afc82dd530c0a8156dffc81c061833b23906e41
Original commit hash: 10e0dc8590ca9b98a37150910e663d8b54f816dc

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 538119b1b738d877a793364244839de1c44a7d34 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 15 17:43:14 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3087_01

Hsd-es-id: N/A
Original commit date: Sun Feb 20 09:11:21 2022 -0800
Change-Id: Iccf39e28c9fb9356dc0f41324c981e26d6861406
Original commit hash: 875954c173f16332aff25c9b3ff3535cae1df1be

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: d75563e43946df0457dc190ef6e7483d27d980db 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 15 17:43:11 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3087_00

Hsd-es-id: N/A
Original commit date: Sun Feb 20 08:51:54 2022 -0800
Change-Id: I7ad65e59bd927211d0d0d38ce5294b525fc7342f
Original commit hash: c71eb35532330d4bfacb844e17b9a4fdf7cb5ee5

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 6421b6a069ebf90ad60482d4e5d39895c29708cb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 15 17:43:05 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3086_01

Hsd-es-id: N/A
Original commit date: Sat Feb 19 09:10:21 2022 -0800
Change-Id: Ia9e6f3ce2f2eca1e9ece8b6efff4cafad8e25b85
Original commit hash: f534d3fa31bffc5ae53d16233cb34ed134830822

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: be7f12e62ae772f07e570744974d38f4e4b1b75c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 15 17:43:02 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3086_00

Hsd-es-id: N/A
Original commit date: Sat Feb 19 08:51:17 2022 -0800
Change-Id: Iaba463c8e2c55941fe1b89e0cf1b423fa98e07b8
Original commit hash: 737ca3f505415375eb564e5aff5c8a99cc383667

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 30f13bbf69bb5aa7b848c82e1eec74779e465b65 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 15 17:42:58 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.130

(cherry picked from commit f26a764adb12b1b468e3adc3d43a7428065d98e4)

Sat Feb 19 15:36:20 2022 +0000
Original commit date: Sat Feb 19 15:36:20 2022 +0000
Original commit hash: 077810dbbc6b4f72f000591f19889c9fb1eb08ca

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 6df99cfe08fbd6fc4818334004712d3e7026acee 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 15 17:42:55 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][15010755214][LPDDR5] Disable write 0 for BG mode.

[Feature Description]
Disable write 0 for BG mode.

[Resolution]
Disable write 0 for BG mode.

[Impacted Area]
LPDDR5 write 0

[Register Impacted]
MC

Hsd-es-id: 15010755214
Original commit date: Fri Feb 18 19:41:44 2022 +0800
Change-Id: I2d5f637155e419b5491693c27a22ac5ffcc70eb3
Original commit hash: 47d27ea106dcfc0dadbb0e38722856b552b0fa1d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: ed2c091c3ef0ee383a113a8a04230eafe7693ad9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 15 17:42:50 2022 +0530 
-------------------------------------------------------------------------------- 
[RPL-S Upgrade][RPL_P][LPE]: LPE is not getting triggered with latest Bios : v3077_00_408 .

Hsd-es-id: 16015841829
Original commit date: Fri Feb 18 17:15:04 2022 +0530
Change-Id: Id26d76119c38a5002e91270917ba8f7cf9947a5d
Original commit hash: 260efda1c00d7113f88791285e9a448dad75f7cb

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Rpe/RemotePlatformErase.c

================================================================================ 
Commit: c16a2fbf031d4dbc11810262ba98e53dc29277d1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 15 17:42:46 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.129

(cherry picked from commit a319ac61aadc5cc39c72cb1d64067a4978553ec6)

Sat Feb 19 12:26:47 2022 +0000
Original commit date: Sat Feb 19 12:26:47 2022 +0000
Original commit hash: 2ddb9e2267b539fac9ace0c0493d2691c520e42b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 8308dac8085125e1468a4cc71b1eea85b61f70cb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 15 17:42:42 2022 +0530 
-------------------------------------------------------------------------------- 
[ISE][15010751929][ADLN]: use PcdAdlNSupport to isolate adln code

[Changes]
use PcdAdlNSupport macro to not build adln code to other platform
thus saves about 2k in final image.

[Impact]
Bios, MiniBios.

Hsd-es-id: 15010751929
Original commit date: Thu Feb 17 14:27:45 2022 +0800
Change-Id: I5a6f42097ff2ac9a513c8f7d8675fd99870afa49
Original commit hash: 4f62d665bf2403f7a3b938a48d01f7d32af4469a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcTypes.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/MrcChipApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcDdrIoOffsets.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 129fc0b084c0d3927a3558654a399e991bb637f4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 15 17:42:36 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Fri Feb 18 19:44:55 2022 -0800
Change-Id: I76e5626643cacc557930d6984fde5278f1805403
Original commit hash: cb4dcce0e314f519598db4bdc302cce3964ab07a

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: e03373c885c00bf4334a4a76ee49f4c7ae47ced3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 15 17:42:32 2022 +0530 
-------------------------------------------------------------------------------- 
[RPL] Integrate Bios Guard Module 0xB8 (2.0.184) for RPL

Integrate Bios Guard module  0xB8 (2.0.184) - Debug Signed
Module 0xB8 supports RPL-S/P CPU
Add Cpu generation dependent Bios Guard module switching in bios

Hsd-es-id: 1309531764
Original commit date: Wed Feb 16 15:03:13 2022 +0100
Change-Id: I494810137ec99dda0b4b542b6e8be39adbab7367
Original commit hash: 3e4def1e34bb7f3cd36789f0d828f0705603e929

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLibFsp.inf
ClientOneSiliconPkg/Cpu/Library/PeiDxeSmmCpuPlatformLib/CpuPlatformLibrary.c

================================================================================ 
Commit: eeb51d8b094bbfbe05cb815bd2ac19a089bdaa23 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 15 17:42:25 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3085_01

Hsd-es-id: N/A
Original commit date: Fri Feb 18 09:12:49 2022 -0800
Change-Id: If4b5657e096755ff34f424245e542168cac1657f
Original commit hash: 3a04b36cbc3cbd9de060cc640f1a3fa30b23b0d7

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 3a52ee24cea66df0bb2b744e823c8b70888dc870 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 15 17:42:22 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3085_00

Hsd-es-id: N/A
Original commit date: Fri Feb 18 08:54:25 2022 -0800
Change-Id: I4e30e1c9349454fc648e1e5d3156246ebbcdc407
Original commit hash: 6689526b8af2245ec723e0ca1fbfb81157564d3a

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: d677f1c11f207fd064a90137962cfcbcacc25f40 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 15 17:42:17 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3084_03

Hsd-es-id: N/A
Original commit date: Thu Feb 17 22:54:00 2022 -0800
Change-Id: I8f72939aef6b39f65bdb7d78136006d23698dac2
Original commit hash: 54db6cb1c0fe6c9a7c706eb191533122e8e14faa

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: d4474728bb5e2e1b2256c0b7df44d690544efbec 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 15 17:42:14 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3084_02

Hsd-es-id: N/A
Original commit date: Thu Feb 17 21:10:08 2022 -0800
Change-Id: If4f8e147fb22a5ff87eb9cfcee2901553d3d9b46
Original commit hash: ce596a2eb0ee445b46db0928f11ecfee4c554d69

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 4c69cc67b67a50efb45ce57ad93dcabe32903945 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 15 17:42:11 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL-S]Microcode patch 0x0000001D update for ADLS C0

Updated the Ucode 0x0000001d of Cx

Hsd-es-id: 15010747677
Original commit date: Thu Feb 17 16:46:00 2022 +0800
Change-Id: Ie77884fa4b15cd93aea37842552cf88b5d8a4987
Original commit hash: 8edbd415ba9bcc77b004fb7f57752215f18cd2a0

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: bee3724206bf987608ee96a43cd4faf88216f5f7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 15 17:41:59 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3084_01

Hsd-es-id: N/A
Original commit date: Thu Feb 17 09:15:18 2022 -0800
Change-Id: I894d351b6ee96dab4c67bfac3ba65fa69c4d2859
Original commit hash: 221244a7457085b3bc1c61c9951de234baf95203

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: fa56769d7617b41245ca36e5445ddeba6239a7d0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 15 17:41:56 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3084_00

Hsd-es-id: N/A
Original commit date: Thu Feb 17 08:53:30 2022 -0800
Change-Id: I50f50dc90e3a54ef55e711602566e0d4949c5a9e
Original commit hash: 806445c9824604823d2d1563bb9d7e39143ac83a

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 53ac67a726c5efa94a63a0645c3b608b38b4eec1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 15 17:41:50 2022 +0530 
-------------------------------------------------------------------------------- 
[RPL][RPE]: PET messages are not shown for Reload to Golden Config when selected
  along with Erase all NVM.
Current Problem:
1. Some PET messages will be missed once clear NVM / BIOS reload of Gold
   Config is taken place.so that end User/Admin might not aware what is
   happening really on the system and doesn't know the status succesfull
   or not.
2. BIOS Reload Gold Config will not be attempted in case of Clear BIOS
   NVM is taken place.
3. RPE flow will be terminated if BIOS reload Gold Config or Clear BIOS
   NVM is taken place.
4. Attempting to create a setup variable in NVRAM when clearBIOSNVM and
   BIOS reload Golden Config is done.

solution:
1. BIOS sends PET alert for BIOS Reload to Golden Config though
   ClearNVM is attempted.

Hsd-es-id: 16015796154
Original commit date: Thu Feb 10 12:44:59 2022 +0530
Change-Id: Ibfcc41241944d898a735db7a87278d9029b78266
Original commit hash: 2c769a3cb133994427d3b6131cb576d4112e46af

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Rpe/RemotePlatformErase.c

================================================================================ 
Commit: 7c5a8aa836d789cc02bbb9972275922be154d490 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 15 17:41:47 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL-HX] This reverts commit 54ca4bfc832819affc110c01fe05ce25d2cfa185.

Hsd-es-id: 16015785465
Original commit date: Wed Feb 16 19:45:27 2022 -0700
Change-Id: I83d2e85199e66c26eb27e3c0575259fccd6959e0
Original commit hash: 9bdbe420a4f7eb3ac1c7010d50cd7b020314cac3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Espi/LibraryPrivate/PeiEspiInitLib/PeiEspiInitLib.c

================================================================================ 
Commit: e28eab1e0a748470df98f8b049ff7035402658d5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 15 17:41:44 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.128

(cherry picked from commit 73a1027b9b994afbff25501772d21d27c3145bdc)

Thu Feb 17 06:18:51 2022 +0000
Original commit date: Thu Feb 17 06:18:51 2022 +0000
Original commit hash: af4334b2ec52b0262832f8d7a70fa47759bec11a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 58024c95f29c3c5fd14eae33f4651103fa124b29 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 15 17:41:41 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][16015836687][ADL-P ADL-M LPDDR5] Update VccIO target code to 870mV on Lpddr5 for frequency > 4800

[Feature Description]
Update VccIO to 870 mV on Lpddr5 for Frequency > 4800.

[Resolution]
1. Add logic to update Target code in pcode, using new Write mail box command
2. Read back and check if write was successful
3. If any error go back to default flow, using old Read mail box command

Other:
Update Max requested frequency in Outputs parameter

[Impacted Area]
Ddr IO Initiazation

[Register Impacted]
PHY

Hsd-es-id: 16015836687
Original commit date: Tue Feb 15 15:42:57 2022 +0530
Change-Id: Ic162802c5b44f3b990762c179ec469e5b7f96031
Original commit hash: 4a590ad92ff275c309d2aacbe17540755e1a9b6f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: e9d8ee338810f8edf06026fb197616debb5e27ad 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 15 17:41:37 2022 +0530 
-------------------------------------------------------------------------------- 
[RPL] BIOS shall configure the VR parameters as per VR Spec WW07'22

Hsd-es-id: 15010697121
Original commit date: Sat Feb 12 01:18:45 2022 +0800
Change-Id: I318c3ff9e46d43c3084d5a540c5ad5014ba9ff74
Original commit hash: 3715f1566827f7b5edc9adb38a7e90b66fdfaf26

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/CpuSetup.c
AlderLakePlatSamplePkg/Setup/CpuSetup.uni
ClientOneSiliconPkg/Cpu/IncludePrivate/Library/CpuInfoFruLib.h
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PowerLimits.c
ClientOneSiliconPkg/Fru/AdlCpu/IncludePrivate/CpuGenInfoFruLib.h
ClientOneSiliconPkg/Fru/AdlCpu/IncludePrivate/Library/VoltageRegulatorDomains.h
ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c
ClientOneSiliconPkg/Fru/AdlCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c
ClientOneSiliconPkg/Include/CpuDataHob.h
ClientOneSiliconPkg/IpBlock/VoltageRegulator/IncludePrivate/Library/PeiVrLib.h
ClientOneSiliconPkg/IpBlock/VoltageRegulator/LibraryPrivate/PeiVrLib/PeiVrLib.c

================================================================================ 
Commit: 908347c9d0a9e34a6557bba241be26f90ed0edba 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 15 17:41:32 2022 +0530 
-------------------------------------------------------------------------------- 
PlatformPkg/PSR: Chassis Intrusion is getting detected in the second boot once PSR is enabled in Debug BIOS

Issue: GetPsrData command is getting wrong CSME response.
Solution: BIOS should retreive HeciSendChassisIntrDetEvent response to prevent following commands get wrong response.

Hsd-es-id: 16015106453
Original commit date: Tue Feb 15 15:30:08 2022 +0800
Change-Id: Ib1b4f24f4164cf07d6d5c378f221de39103b26bb
Original commit hash: a72e374fba9175af6a0018bf488be929852b77e5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/PsrMsgs.h
ClientOneSiliconPkg/IpBlock/Me/Library/DxeMeLib/HeciMsgDxeLib.c

================================================================================ 
Commit: 2dec1c34e11df31fbd41f4991cc9ab7c9b3bb1a5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 15 17:41:29 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Wed Feb 16 16:34:21 2022 -0800
Change-Id: Ia1869916d07a4446bb7076d3af4c1714e96310ce
Original commit hash: 40eb74bffcad73c8e40da81fd1adadecf0d4facd

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 0e4d99eced899eee934ffeb32d8f53a5277e4c4e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 15 17:41:20 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3083_01

Hsd-es-id: N/A
Original commit date: Wed Feb 16 09:14:38 2022 -0800
Change-Id: Iece9f05a4a57587de830e6fb4fe2b146b7006b2e
Original commit hash: 247bd1856f00a27acb88c94fd0e684d97f77427f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 6284ae43ff2cd8bd67dbfa4ad90a7402c052fe8a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 15 17:41:18 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3083_00

Hsd-es-id: N/A
Original commit date: Wed Feb 16 08:49:21 2022 -0800
Change-Id: I5816f5a78778b435c77b02c81a33354396350370
Original commit hash: 27696c6fb000cce2def6e6c2f343d3e680bc3280

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 050a1b4f8f24405861f261a436a7213e4996d377 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 15 17:41:12 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.127

(cherry picked from commit a9bd04acab852be226c188da89f771e82276351d)

Wed Feb 16 12:04:48 2022 +0000
Original commit date: Wed Feb 16 12:04:48 2022 +0000
Original commit hash: c86ca3dee7cc7e46dac40fb3101a95bed10fefc0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 61032c2dc938eee0e00e5d2b42119ae106ca4f82 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 15 17:41:09 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][ADL-M ADL-P ADL-S | LP4 LP5 DDR4 DDR5] VCCDLL Comp values are only Saved for highest GV Point

[Issue Description]
    -> System Shows constant failures with single sagv transition post boot.
    -> Issue is observed on G4 Only

[RootCause]
    -> Initial calculated comp code values at the the beginning of RdOdt Training are too high
    -> Low comp odt values are leading to failure
    -> If Mrc training is disabling the static legs, then values are not being restored properly in fast/warm boot
    -> This is causing the post training comp to calculate new comp based on the wrong VREF-COMP Curve, thus leading to much lower comp values

[Resolution]
    -> Update Reserved Comp code value to 6 from 3
    -> Save and Resotre DDRPHY_COMP_NEW_CR_VCCDLLCOMPDATACCC1 value for each SAGV point

[Impacted Area]
    MRC SaveRestore, RdOdt Training

[Register Impacted]
    PHY

Hsd-es-id: 15010726096
Original commit date: Mon Feb 14 16:02:08 2022 +0530
Change-Id: I7516c683af4ec7833487968e1dba007058eefbac
Original commit hash: a194c04f400401a2bdf8119a5b2e75b0afae8e31

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c

================================================================================ 
Commit: 07fe8f768c5e892161acec1c2d6c6aded10ed2c8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 15 17:41:03 2022 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/Smbus: Remove use of PcdCtlSupport from SMBUS IP Block.

Change : Remove use of PcdCtlSupport from SMBUS IP Block.

Hsd-es-id: 15010726188
Original commit date: Mon Feb 14 19:25:40 2022 +0530
Change-Id: I44b40ad33e6e9d70ca5bd91f7361b3893f8ccb3c
Original commit hash: 8dea3c7db1b0e4a5eb7acff0cec23f812ee44538

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiPchInitLib/PchSmbus.c
ClientOneSiliconPkg/IpBlock/Smbus/IncludePrivate/Library/PeiSmbusLib.h
ClientOneSiliconPkg/IpBlock/Smbus/LibraryPrivate/PeiSmbusLib/PeiSmbusLib.c
ClientOneSiliconPkg/IpBlock/Smbus/LibraryPrivate/PeiSmbusLib/PeiSmbusLib.inf

================================================================================ 
Commit: 4d827dda799e5d650edec0fa9ca639439b1ab8fc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 15 17:41:00 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.126

(cherry picked from commit 3cd07bb9e4429d9117dd55627eddfadafc9e8000)

Wed Feb 16 10:21:35 2022 +0000
Original commit date: Wed Feb 16 10:21:35 2022 +0000
Original commit hash: 3a725de7cba32b3ccf03edeb413f134010e8b9a8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: aeaa1ddbf25994b89e84fe99680ff14553a3cf39 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 15 17:40:57 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][16015817053][ADL-S ADL-S BGA| DDR4] DIMM ODT, Read ODT and Read Amplifier training update for DDR4.

[Feature Description]
DIMM ODT, Read ODT and Read Amplifier training update for BGA.

[Resolution]
1. Update the RdOdt and WrDS in RcompTargetSDdr4, and RcompTargetSDdr4Sn641A2.
2. Add RcompTargetSDdr4Sn638A2
3. Adjust the training order for Read ODT training and Read Amplifier Power for ADL-S BGA DDR4.
4. Change the RttWr from 120 to 80
5. Enable the Cliff filter for ADL-S BGA DDR4.
6. Update the ReadEQTraining range to (0, 14).
7. Update the rxbias_cmn_tailctl and dqsrx_cmn_rxmctleeq for ADL-S BGA DDR4.
8. Update the rxbias_cmn_biasicomp and rxbias_cmn_vrefsel for DDR4.
9. Enable the UPMFilterEnable for ADL-S BGA DDR4.

[Impacted Area]
Read ODT and Read Amplifier training

[Register Impacted]
PHY

Hsd-es-id: 16015817053
Original commit date: Mon Feb 14 21:37:09 2022 +0800
Change-Id: I75fcae05d8c1239cffed5ba1293a4f9f14e16ecd
Original commit hash: 909f53f7032b7d978135c1d2697d2ce961ad2c23

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr4.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c

================================================================================ 
Commit: 0e126c61804732f1f51811af3a50015bc7ee29e1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 15 17:40:51 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL-P][L0][GCS] Board Name and Board ID are incorrect in Platform Information Menu

Set Board Name to "AlderLake-P LP5 GCS", and the Board ID is updated by Board Name.

Hsd-es-id: 15010705835
Original commit date: Fri Feb 11 20:03:14 2022 +0800
Change-Id: I4e07f27a47cedb71123aa128ab97fcdf4eaacb08
Original commit hash: 2b0346f7cba5b7cf4b07c8ce0558cfc18bca1456

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Library/PeiDxeBoardIdsLib/PeiDxeBoardIdsLib.c

================================================================================ 
Commit: ab64a7de8d347719c55dac80e51a2f3145e9c740 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 15 17:40:40 2022 +0530 
-------------------------------------------------------------------------------- 
This reverts commit c4041062bf82cdaad0bfe0be849ee1b935b8cfa9

This change restores the following PnP recommended settings that need to be configured for ADL-N
  - External Bypass settings enabled by default for PCH rails
  - External VNN voltage configured to 0.78V-0.78V-1.05V

Hsd-es-id: 16014233510
Original commit date: Tue Feb 15 00:24:17 2022 -0700
Change-Id: Iec16091e2ce8698ae5716980379391f312937170
Original commit hash: 38b9a24d662bb326edbb6c18c674605979387b3d

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/PchSetup.hfr
AlderLakePlatSamplePkg/Setup/PmcFivrSetup.hfr

================================================================================ 
Commit: 8ad1a345f8f37d68945d82ec5a4ac583fc94cbfe 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 15 17:40:32 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.125

(cherry picked from commit 6d669acc0d3472fc6e92424aae057c0525d97f48)

Wed Feb 16 01:44:18 2022 +0000
Original commit date: Wed Feb 16 01:44:18 2022 +0000
Original commit hash: b67257a13ae5c1cccd05333b26d4c0b25fdb9918

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 86d6351f3575d8c4c8cd528b8e55ef8662dd7bc2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 15 17:40:29 2022 +0530 
-------------------------------------------------------------------------------- 
[bug][15010716471][Adl] fix bug in if condition

[issue]
use & as bool AND in if condition.

[fix]
change to use &&.

Hsd-es-id: 15010716471
Original commit date: Mon Feb 14 14:08:48 2022 +0800
Change-Id: Ie44c3fab893a8929ef9bb930c89747455ba1740f
Original commit hash: 0853845e7b7b7efed9d0247fdb8ce95aa83025b6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: a032c870609bbd15e25326ca982098d4aa4a9b24 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 15 17:40:24 2022 +0530 
-------------------------------------------------------------------------------- 
[ADLN] Fix KW reported issues for PCH

Addressed NULL pointer dereferencing

Hsd-es-id: 16015739970
Original commit date: Mon Feb 14 17:57:25 2022 +0530
Change-Id: I0c66876e09433988bc29b49a20816be60d6e86c5
Original commit hash: d68aad21e3bf832e220c08979051a2ba1f17b202

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PchDmi/LibraryPrivate/PeiDxeSmmPchDmiLib/PeiPchDmi15.c

================================================================================ 
Commit: ab337336da8656c36f9333bf5c373bfb3d60f1f7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 15 17:40:21 2022 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: xHCI updates IP v19.0

Updated LTR parameters to align with latest recommendations.

Hsd-es-id: 22014655702
Original commit date: Tue Feb 15 13:33:52 2022 +0100
Change-Id: I795acd71b3cddecf54a1d0d257bc44da2c848b99
Original commit hash: 7744b1ba8206970d2326f24b3764a0061e8b4114

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiPchInitLib/PchUsb.c
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbHostControllerInitLib/UsbHostControllerInit.c

================================================================================ 
Commit: da516c972545551c0330a87f29d40cd4640f88ad 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 15 17:40:17 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3082_01

Hsd-es-id: N/A
Original commit date: Tue Feb 15 09:12:54 2022 -0800
Change-Id: Ie4928180fc0bdc3f9a54896422d4ac56b0c8bd91
Original commit hash: 43f2b0e95e3eb4f20a9e55d214c8076500df1897

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: d46072f934145a5db67b82e9f100fb8460eb8ffe 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 15 17:40:15 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3082_00

Hsd-es-id: N/A
Original commit date: Tue Feb 15 08:51:41 2022 -0800
Change-Id: I7910da301603c792fad0b5674968f2c392f70b6d
Original commit hash: ffbf4a67892058eeed85adf4243328e013cefafa

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 03886e4dacc8634f983af346461d58b36d9ea74c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 15 17:40:12 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.124

(cherry picked from commit 60d6641dd4625e8c520dab77a433d4725955ce3a)

Tue Feb 15 13:20:51 2022 +0000
Original commit date: Tue Feb 15 13:20:51 2022 +0000
Original commit hash: ad7b82f7b196127c3411047f12bdb1919142f54e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 29459c938a64976beab51619566300e9a73dce57 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 15 17:40:09 2022 +0530 
-------------------------------------------------------------------------------- 
HMP - PO changes and bug fixes

Hsd-es-id: 1309451982
Original commit date: Sun Jan 16 10:00:26 2022 +0200
Change-Id: Ib24a473ba7d6c621945b9a842ea04a66efcbfc98
Original commit hash: c2f48a1d2e0c5e442550fa438e3d3580f61fa0df

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Library/PeiBoardConfigLib/PeiBoardConfigLib.c

================================================================================ 
Commit: 19abfd9e805c4e917cc33058b9d63279794d3d1f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 15 17:40:06 2022 +0530 
-------------------------------------------------------------------------------- 
[USB4 Ver2][SW CM][POC] Move Barlow Ridge detect function to DTbtCommonLib

Move Barlow Ridge detect function to DTbtCommonLib from DUsb4HrPeiLib and DTbtDxe.

Hsd-es-id: 15010694637
Original commit date: Thu Feb 10 10:01:02 2022 +0800
Change-Id: I4856e4f72917629048aa693f2512dfbdff78aac7
Original commit hash: 85a3249b83566e609da26e5d71e238459c9f928a

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Tbt/Include/Library/DTbtCommonLib.h
AlderLakePlatSamplePkg/Features/Tbt/Library/DTbtCommonLib/DTbtCommonLib.inf
AlderLakePlatSamplePkg/Features/Tbt/Library/DTbtCommonLibNull/DTbtCommonLibNull.inf
AlderLakePlatSamplePkg/Features/Usb4Cm/Library/DUsb4HrPeiLib/DUsb4HrPeiLib.c

================================================================================ 
Commit: d59c4888f34e6eee6b0696fcf83a0978ef958122 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 15 17:40:03 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL-N][Part-2]AlderLakeFspPkg: ADD EMMC UPD to ADLN partial headers

Add following Upds to FSPS ADLN partial header.
ScsEmmcEnabled  <- opened in JSL
ScsEmmcHs400Enabled <- opened in JSL
EmmcUseCustomDlls <- opened in JSL
EmmcTxCmdDelayRegValue <- opened in JSL
EmmcTxDataDelay1RegValue <- opened in JSL
EmmcTxDataDelay2RegValue <- opened in JSL
EmmcRxCmdDataDelay1RegValue <- opened in JSL
EmmcRxCmdDataDelay2RegValue <- opened in JSL
EmmcRxStrobeDelayRegValue <- opened in JSL

Hsd-es-id: 16015768904
Original commit date: Fri Feb 11 15:17:20 2022 +0530
Change-Id: Iecf28abddf3f06566834490d0f5c1f0ef66a1b5c
Original commit hash: c8d8157f00377885a68e0a4bbab4448a25d5eda4

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Upd/UpdListAdln/FSPS.txt

================================================================================ 
Commit: 9e37f38fd427b7e561c709117b2b508d588d4352 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 15 17:40:00 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL] The PCI DEVICE 26 configuration are different between ADL-S and "ADL-M/ADL-P/ADL-N"

Remove RP25 to RP28 for ADL-M/ADL-P/ADL-N in ASL code.

Hsd-es-id: 15010703589
Original commit date: Fri Feb 11 17:42:06 2022 +0800
Change-Id: I3e79492716f298f8fb4b11ab84c551599cbf7316
Original commit hash: b7bdca8a9dccca894ab75dbb7afa7a1006019cb1

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/Dsdt.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/PchRpPxsxWrapper.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/WwanFlash.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3Vmd.asl
AlderLakePlatSamplePkg/Features/Pep/AcpiTables/Pep.asl
ClientOneSiliconPkg/Fru/AdlPch/Include/AcpiTables/Dsdt/PcieAdl.asl
ClientOneSiliconPkg/IpBlock/Vmd/AcpiTables/Vmd.asl
ClientOneSiliconPkg/IpBlock/Vmd/AcpiTables/VmdRaid.asl

================================================================================ 
Commit: 252a2140403133fc419897ae43f56fccd81e5aa1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 15 17:39:57 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3081_01

Hsd-es-id: N/A
Original commit date: Mon Feb 14 18:59:36 2022 -0800
Change-Id: Iba75822cdae8b67f5593ab80e6bcd2a611dcda83
Original commit hash: 8ed138f83156b15524b93959d5dc6e43d3208f13

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: f71af7d6677387e7e5d3603407622bc01d81b286 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 15 17:39:54 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL] Update ACPI processor _OSC to not clear bit 13 and bit 12

update code for AP

Hsd-es-id: 22014638759
Original commit date: Mon Feb 14 13:57:45 2022 +0800
Change-Id: Ie1f55309f467061a196faf276580056ca3f5f539
Original commit hash: 6deceb2c735918ba6da317635a581c4e678c08fc

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/AcpiTables/CpuSsdt/CpuSsdt.asl

================================================================================ 
Commit: a049e87ecf50ab57f79572ba091188ba023a5116 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 15 17:39:51 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Mon Feb 14 16:59:07 2022 -0800
Change-Id: I3c67323732ce438a46f732df6edcb51991818ec4
Original commit hash: 5ce11f8e8833c57f1ffd745555f25cd593618a0d

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 5d1c9aa1cd078f770569f657aa5be0341abbf986 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 15 17:39:48 2022 +0530 
-------------------------------------------------------------------------------- 
Many errors and Recoveries with L0s BIOS change to increase Gen3 nFTS from 0x90 to 0xA5

Hsd-es-id: 22014646342
Original commit date: Mon Jan 31 12:44:15 2022 +0530
Change-Id: I2705e286715f9d4e1a588545841bdfe3765d8a03
Original commit hash: f653472041fb01b4a6a330e8fcf77f743e8caa91

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieSip17InitLib/PeiCpuPcieSip17InitLib.c

================================================================================ 
Commit: 4e5169904b4291bbf38b53222ac62a3ac4f98666 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 15 17:39:45 2022 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/Pch/Smm: Adding support for both a DataPort write and a CommandPort write to SMM Trigger ()

 - Adding an additional Command parameter to SmmTrigger () and updating its function calls
 - Adding an additional write in SmmTrigger() to R_PCH_IO_APM_STS

Hsd-es-id: 22014531284
Original commit date: Wed Feb 2 12:21:33 2022 -0800
Change-Id: Ia2be4905c40e1d46ab11695b6fb83a274de76dea
Original commit hash: fa9276c49e8906656ff2774c50fdcd97acaa5654

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Pch/Library/PeiPchSmmControlLib/PeiPchSmmControlLib.c
ClientOneSiliconPkg/Pch/SmmControl/RuntimeDxe/SmmControlDriver.c
ClientOneSiliconPkg/Pch/SmmControl/RuntimeDxe/SmmControlDriver.h

================================================================================ 
Commit: c396a34de724a07280eb6467228948c281b5522f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 15 17:39:42 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3081_00

Hsd-es-id: N/A
Original commit date: Mon Feb 14 09:00:45 2022 -0800
Change-Id: I344484995a5487e8ea401d0695e78e3a198e92a5
Original commit hash: 950f2e11f672ed861261106805379b282999a509

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: ee9b780f9e35e1ff930d882775c7bb9146343d31 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 15 17:39:39 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.123

(cherry picked from commit f2eca3b336d9d289db5e935ea49bd3f0f305a128)

Mon Feb 14 12:41:36 2022 +0000
Original commit date: Mon Feb 14 12:41:36 2022 +0000
Original commit hash: 85d5f6a8728ad49def449e4cbd0a860e55a0b928

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 4f7353f02fb978bb159a9e8bbdb058676a6fe064 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 15 17:39:37 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][15010721813][ADL-P ADL-M | LP5] Enable WeakReadDqDqs- Weak Read Timing Centering before Early 2Ds for LP5 Higher Frequency

[Feature Description]
Enable WeakReadDqDqs for LP5 Frequencies 4800 and above

[Resolution]
Enable WeakReadDqDqs for LP5 Frequencies 4800 and above. The boot time impact is 35ms on LP5 2R.

[Impacted Area]
WeakReadDqDqs Training

[Register Impacted]
PHY

Hsd-es-id: 15010721813
Original commit date: Mon Feb 14 12:33:57 2022 +0530
Change-Id: Ia684321d76a12348dede39ec9b95657b25b231ea
Original commit hash: b9a0c793fe4f6fa669053a5da5459dda7584e465

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c

================================================================================ 
Commit: 6a54364ae0a5481d8508951f9e413210f5b5c6b7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 15 17:39:31 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL-S]Fix VGA dGFX detection failure on PCIe slot in PEI phase

PERST de-assert of PCIe Slot is in GPIO PreMem config, to add delay after it.
The defalut delay is 30ms.

Hsd-es-id: 22014287217
Original commit date: Tue Feb 8 11:31:03 2022 +0800
Change-Id: I3b0895ac801ebe7cfdc6c21dff7565a16e73b36b
Original commit hash: 07b4c2754ea6b6edb5a4ad890a347073c28dc76f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c

================================================================================ 
Commit: a78a59ad78781fd6b2227cca56a31509b0a8b887 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 15 17:39:28 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.122

(cherry picked from commit cc69b8a621517a32d2e384c702474ffbb7f3af3b)

Mon Feb 14 07:05:50 2022 +0000
Original commit date: Mon Feb 14 07:05:50 2022 +0000
Original commit hash: 781d0a6e70a42b3c526e72ba750992daeed78675

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: b805b39329deb3df0447dab5e1a221a5e7015880 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 15 17:39:25 2022 +0530 
-------------------------------------------------------------------------------- 
[15010707356][ADL-S BGA| DDR5] DIMM ODT, Read ODT and Read Amplifier training update for BGA.

Hsd-es-id: 15010707356
Original commit date: Mon Jan 31 18:18:00 2022 +0530
Change-Id: I9596e6cbcb99c50a6ad7d40c49a53e0bfe77c151
Original commit hash: b12ace5eda1feda2674136640245459b816087a9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommon.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCrosser.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcGlobal.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c

================================================================================ 
Commit: f943870664b36c0d99e2427b6042de5a0549361c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 15 17:39:21 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.121

(cherry picked from commit 91f65ab95f745901ba6ce4b30481608b94d62826)

Mon Feb 14 06:29:35 2022 +0000
Original commit date: Mon Feb 14 06:29:35 2022 +0000
Original commit hash: 9eb4f922bd8ba387d0a154cf818791996965fff9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: af6ffb809eefa543ce6520a6fc16cf2c4cf3e9f1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 15 17:39:18 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][22014650754][LP5] During Freq switch flow bg mode MR isn't getting programmed correctly after switch

[Feature Description]
During Freq switch flow bg mode MR isn't getting programmed correctly after switching.

[Resolution]
During Freq switch flow bg mode MR isn't getting programmed correctly after switching.
During the LP5 Jedec Init, the MR values should be based on the High frequency, not the current frequency. Since
LP5 switches to low frequency to do jedec init, if the current frequency is used to evaluate
MR values, than the MRs will not be programmed properly for POR frequency.

[Impacted Area]
LP5 Bank Mode

[Register Impacted]
DRAM

Hsd-es-id: 22014650754
Original commit date: Sun Feb 13 16:43:10 2022 +0800
Change-Id: Icbe41fea7a092cc72bc05d65ccf840022be21525
Original commit hash: abc3fc4f5a6fc19535e906eba073387787b623e8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5.c

================================================================================ 
Commit: f6a100858b6c16f836889631c8af23b34008f9bf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 15 17:39:15 2022 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/IpBlock/Me/HeciInit/Dxe/EndOfPost.c: Stale comment removed

Stale FSP comment which was applicable prior to SKL (2015 product,
mostly applicable for BDW etc.) removed. CF9 lockdown register configuration
had moved from LPC/eSPI to PMC PWRMBASE as per Intel Management Engine
(Intel ME) 16.0 under section 3.5.1 System Global Reset on Intel Management Engine
Enabled System.

Hsd-es-id: 16015747814
Original commit date: Tue Feb 1 22:36:22 2022 +0530
Change-Id: I54a38cb838106ec039cec89309b7602ada7f5025
Original commit hash: 7474015ca744a352e8f6ba780a69608c4cb961de

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Me/HeciInit/Dxe/EndOfPost.c

================================================================================ 
Commit: 1452da5e8d5d5f769ab89393277a6a5dffdd1e7e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 15 17:39:10 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3077_01

Hsd-es-id: N/A
Original commit date: Sun Feb 13 09:13:57 2022 -0800
Change-Id: Id0a07c3a1c624194ab6bbd30079de047c1ebf9ea
Original commit hash: 4b4bd733223e566205bd9b12090f6060cd797163

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: d46275b0aae3f1eb892ba108bafb623f0f37b8e4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 15 17:39:07 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3077_00

Hsd-es-id: N/A
Original commit date: Sun Feb 13 08:51:18 2022 -0800
Change-Id: I5cb91f8f6ef2742fb7b74ba56c16304c09c3b871
Original commit hash: e1024a4467fa4eaac735c57588791aa56da381e7

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: a4146311d4d8ebcce028f9dfd3e838ed7bdccc75 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 15 17:39:04 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Sun Feb 13 00:18:05 2022 -0800
Change-Id: Idf08d449acee14e711adb15f839216d6da2b2286
Original commit hash: 75c04c1e60e7f6d6f8e95aa97ac3f43acc448b23

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 0adcbe2abc6d25f44bbc38fd9dc3ff9bd5f63d1f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 15 17:39:01 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3076_01

Hsd-es-id: N/A
Original commit date: Sat Feb 12 09:11:07 2022 -0800
Change-Id: I38275e346756d32740ce6971922ae7e06fe451bd
Original commit hash: f88884711c311a6d65d26f8950883ad4adbc023c

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: dd17fe5cd20685748e2bc806b3849c797076653b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 15 17:38:58 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3076_00

Hsd-es-id: N/A
Original commit date: Sat Feb 12 08:53:02 2022 -0800
Change-Id: Idd240a8075efd6b63a521568f0df032d9d0642cd
Original commit hash: 6a570fcd2ee302812709c3e574e3ded7f255e043

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 19e07b597bdcde17062b6cead15b89c16b35195b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 15 17:38:56 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Fri Feb 11 10:30:15 2022 -0800
Change-Id: I1033e0624716468bd3e69f74e9d4bfae57ccc70b
Original commit hash: 460e182ba357e8f78ec0626d18154c9c60cedadf

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 71d6d139d926fb170e98e548692b7283d4718dd6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 15 17:38:53 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3075_01

Hsd-es-id: N/A
Original commit date: Fri Feb 11 09:11:16 2022 -0800
Change-Id: I56d441e4782d35f58ff0d0cdb1b2ed5c80a013c4
Original commit hash: d227df2ddcbbb450c953372b72af441a548441ae

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: c4c13970cff779eb8b8b52c9e95af45fcc9912de 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 15 17:38:50 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3075_00

Hsd-es-id: N/A
Original commit date: Fri Feb 11 08:49:31 2022 -0800
Change-Id: I6b2098c51c623301527f706ef044cb36717657ce
Original commit hash: 6d3f3065e81dd1bad96d105f1883f82f7a2a3407

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 1c32a8ae91e7d460e70b7c6d00a1e48765589311 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 15 17:38:47 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.120

(cherry picked from commit 1b7e2c101b3281c62acc5184abe4523d9158af7f)

Fri Feb 11 09:56:07 2022 +0000
Original commit date: Fri Feb 11 09:56:07 2022 +0000
Original commit hash: 163a771ba51b423575a0b18fcfa2d21f8022592c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: cc86d89683aa372cacc5828dfd02028428c8fc77 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 15 17:38:44 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL-N]AlderLakeFspPkg: Create ADLN partial header UPD list

In ADLN Some of the UPDs are new which is not there in ADLP like
UPDs related to EMMC. If we add those UPD in partial header list,
ADLP partial header will give error because those UPD is not part
of ADLP to solve this we need to maintain separate list for ADLN.
This patch Include all the UPDs from ADLP list and Emmc UPDs which
already open in JSL.

Add following Upds to FSPS partial header.
ScsEmmcEnabled  <- opened in JSL
ScsEmmcHs400Enabled <- opened in JSL
EmmcUseCustomDlls <- opened in JSL
EmmcTxCmdDelayRegValue <- opened in JSL
EmmcTxDataDelay1RegValue <- opened in JSL
EmmcTxDataDelay2RegValue <- opened in JSL
EmmcRxCmdDataDelay1RegValue <- opened in JSL
EmmcRxCmdDataDelay2RegValue <- opened in JSL
EmmcRxStrobeDelayRegValue <- opened in JSL

Hsd-es-id: 16015768904
Original commit date: Thu Feb 3 12:49:06 2022 +0530
Change-Id: I08ab88ba0197f867b1b3782a8c1f87e37bd6c404
Original commit hash: cf02927ab87cde0941ae2644ba490dca21427cfc

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Upd/UpdListAdln/FSPM.txt
AlderLakeFspPkg/Upd/UpdListAdln/FSPS.txt

================================================================================ 
Commit: a7ca95fcb474330afbc497105109eb53f312b42c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 15 17:38:39 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL-P][L0][GCS] System cannot enter into Connect Standby when RTD3 is enabled.

I2C0 touch pad interrupt is required to be GPIO mode.

Hsd-es-id: 15010687463
Original commit date: Tue Feb 8 20:02:05 2022 +0800
Change-Id: Ifac5562ad4f7e1a2dac6c48a0f3150832ccc9e1a
Original commit hash: e7c3304f4bf80952c3892322af192d8be30a5327

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakePBoards/Include/AlderLakePRvpBoardConfigPatchTable.h

================================================================================ 
Commit: 4b192b80a7895a98e00f30c4c04c9d880b63124d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 15 17:38:36 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL] Update ACPI processor _OSC to not clear bit 13 and bit 12

Update the processor _OSC code to not clear out bits 13 and bits 12 (see below):
      If (And(STS0, 1))
      {
        And(CAP0, 0x3BFF, CAP0)
        Return()
      }

Hsd-es-id: 22014638759
Original commit date: Thu Feb 10 13:30:06 2022 +0800
Change-Id: I432e5a116be90e08f90b2a3905afed332f6d2d4c
Original commit hash: 57316f482aca174375580952e36f1f4417414409

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/AcpiTables/CpuSsdt/CpuSsdt.asl

================================================================================ 
Commit: b5b02c3be3b3964f679b46e6f4488bce6fb7c8f6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 15 17:38:33 2022 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg:DMI: ADP-S D2 UPDMI DPCCAPR.RPEFDPC programming mismatch

This change is fixing programming of DPCCAPR register for PCH UPDMI in accordance with BWG 2.5.

Hsd-es-id: 18020544915
Original commit date: Wed Feb 9 17:18:37 2022 +0100
Change-Id: I7c0da4bf138966c7bae4e30e8fbe4ac1882e3a0d
Original commit hash: a1988a1597a9945cf76033111e68a334c29d5236

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PchDmi/LibraryPrivate/PeiDxeSmmPchDmiLib/PeiPchDmi15.c

================================================================================ 
Commit: dca1a95de1bcbd2a1e230036982de7b2cc004c47 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 15 17:38:27 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.119

(cherry picked from commit fa1021a19c6b1da3b9506a99a2fdeaf2130dc604)

Fri Feb 11 05:28:36 2022 +0000
Original commit date: Fri Feb 11 05:28:36 2022 +0000
Original commit hash: f33933c630dc72288c096e638e829ac3a5ff3000

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: e6995f0728233c23fda64a403a1b396058befbea 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 15 17:38:19 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL-S/P/M][RPL-P] vPRO Enable/Disable notification from BIOS to PD

Notify EC to PD firmware for enabling or disabling vPRO.

Hsd-es-id: 22014475501, 15010612443
Original commit date: Fri Jan 28 17:09:02 2022 +0800
Change-Id: I7f72e365c74234807886fdc4de7efa19c6ecfc55
Original commit hash: c00bcc89e36b3eefa2aa10b87fed5881027fe22b

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeMBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/AlderLakeMBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
AlderLakeBoardPkg/AlderLakeMBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
AlderLakeBoardPkg/Include/PlatformBoardConfig.h
AlderLakePlatSamplePkg/Include/Library/EcMiscLib.h
AlderLakePlatSamplePkg/Library/BaseEcMiscLib/BaseEcMiscLib.c
AlderLakePlatSamplePkg/Library/BaseEcMiscLibNull/BaseEcMiscLibNull.c
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLibFsp.inf
AlderLakePlatSamplePkg/PlatformPkg.dec
AlderLakePlatSamplePkg/Setup/MeSetup.uni

================================================================================ 
Commit: d75e418516220e65180bc43bb88192b69dfbcc3a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 15 17:38:16 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.118

(cherry picked from commit d4babc4d9b7a48bc1a1d48e3735350856086c314)

Thu Feb 10 17:35:14 2022 +0000
Original commit date: Thu Feb 10 17:35:14 2022 +0000
Original commit hash: f0fb3d84fbb8f7d74daeb570944f8137571d7838

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 037f68eaad9e1f863b352df05c8600439b6994df 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 15 17:38:13 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3074_02

Hsd-es-id: N/A
Original commit date: Thu Feb 10 09:26:31 2022 -0800
Change-Id: I23770d5966235b43e3167eb69655ca780274a7c9
Original commit hash: 1bce6740fa7bb435a2a407b8ba1c47e9897ae06c

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: d041477bcbf6d22c9c95ecf021dbaa275971290e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 15 17:38:10 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][22014472572][ADL-S ADL-P ADL-M | LP4 LP5] Enable LPDDR for MATS8 MemTest

[Feature Description]
1. Support LP4/5 in CPGC-based MATS8 memtest for use in Post Package Repair

[Resolution]
1. Enable CPGC tests on a per-SubChannel basis, including individual Channel 1 and Channel 3 tests for LPDDR
2. Program correct starting Bank Address for LPDDR

[Impacted Area]
LP4/5 with PPR enabled

[Register Impacted]
CPGC

Hsd-es-id: 22014472572
Original commit date: Fri Jan 14 11:02:52 2022 -0800
Change-Id: Ibd501d53e3dcd41ea698866094bd8df00d81eac9
Original commit hash: bdd43dfb94902f02eef594892e6dc8f17984fc2b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/Cpgc20/Cpgc20TestCtl.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/Cpgc20/Cpgc20TestCtl.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/MrcCpgcApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/MrcCpgcApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommon.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcPpr.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcPpr.c

================================================================================ 
Commit: 67aaefddf6723bc580d1291ba89d09ea4ab23969 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 15 17:38:06 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3074_01

Hsd-es-id: N/A
Original commit date: Thu Feb 10 08:51:06 2022 -0800
Change-Id: Ifca5cb7e12f92ad17415a0faa46c4dc3026bc7ba
Original commit hash: dec8c677f041625aaf21d8d47809cfcecd474ee8

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 19274e2ca49e53c4bd3851ef66ae30c974d40b57 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 15 17:38:03 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.117

(cherry picked from commit b6e2aeee9bbf9b1249396ac2b22e9a00f2761814)

Thu Feb 10 13:58:13 2022 +0000
Original commit date: Thu Feb 10 13:58:13 2022 +0000
Original commit hash: 396e0d755023e78b2b0fcacd8ad725edf00e4c4a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: f99b2b6560a2168f2b13bf24ebc751e63df5a8b4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 15 17:37:50 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3074_00

Hsd-es-id: N/A
Original commit date: Thu Feb 10 01:00:28 2022 -0800
Change-Id: Ie0fff840581d1703ea7e9e516f0a1ee4f927a936
Original commit hash: bfdbc9aa2e312a529e4e295eb99f37da064cec95

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: f21c879e08a5b03d0db612e142208b50b1b278bf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 15 17:37:47 2022 +0530 
-------------------------------------------------------------------------------- 
This reverts commit 2e12e84623276a8d108defdfa6013b4a934f6854.

The original code will cause FSP API mode BIOS can't boot to OS.

Hsd-es-id: 16015767815
Original commit date: Thu Feb 10 09:52:34 2022 +0800
Change-Id: If2395cb0f13a80cedfffb66e326a882addad4edf
Original commit hash: 424288a1613f22872f8bbf51e401d3a7a256323f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/AlderLakeFspPkg.dsc
ClientOneSiliconPkg/Fru/AdlCpu/PeiLib.dsc
ClientOneSiliconPkg/Include/CpuPcieHob.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/IncludePrivate/Library/PeiCpuPcieRpInitLib.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLibVer3.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLibVer3.inf
ClientOneSiliconPkg/Product/AlderLake/SiInit/Pei/SiInit.c
ClientOneSiliconPkg/Product/AlderLake/SiInit/Pei/SiInit.inf
ClientOneSiliconPkg/Product/AlderLake/SiInit/Pei/SiInitFsp.inf

================================================================================ 
Commit: 81c994b8963a07f383cd7f31ed4a7995fded79d5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 15 17:37:44 2022 +0530 
-------------------------------------------------------------------------------- 
[RPL-S] Dailybuild v3073 FSP_Wrapper_Resiliency_VS_Debug_RPLS build failed

Resiliency debug build does not have sufficient free space in PreMemory FV.
Remove debug messages in certain PreMem PEIM to mitigate.

Hsd-es-id: 15010694729
Original commit date: Wed Feb 9 20:34:03 2022 +0800
Change-Id: I426429cd7a2568ab6bec5a5ec0566f40acf4d84f
Original commit hash: bd723dba9cc2865d8b0bdf1b78a46421819bb9f1

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.dsc

================================================================================ 
Commit: 73b8d8734ac8b6a0b31de9a5b825e62ebbd92ebd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 15 17:37:41 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL N] VPD pcd variabe stucture change
  - VPD Pcd VpdPcdTpm2IntGpio structure change.

Hsd-es-id: 16013246886
Original commit date: Mon Feb 7 11:16:00 2022 +0530
Change-Id: Id9d754bd51453e7808fd6c789812fcde5f51ecb8
Original commit hash: 52b5f67eaa92dea59e547200402fcfb74e2ef971

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeNBoards/BoardVpdPcdsInit/BoardVpdPcd.dec

================================================================================ 
Commit: 6158daa9b940f949c497ae2ca9a960bd617c54f0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 15 17:37:38 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3073_02

Hsd-es-id: N/A
Original commit date: Wed Feb 9 21:15:02 2022 -0800
Change-Id: I935acfe0b13db860d786f1d990272ff530184b90
Original commit hash: b00721ce331ef445ad762fe601f89bd46168df14

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 9c3e87723973ab7aa1682287f8f8b5e57b3a2abd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 15 17:37:32 2022 +0530 
-------------------------------------------------------------------------------- 
C1S/ME: HeciUpdateUpidOemPlatformId() fails with DEVICE_ERROR

Issue: Command returns DEVICE_ERROR because command format is not correct.
Solution: Change ManufacturingType to UINT32 to align CSME spec.

Hsd-es-id: 22014623133
Original commit date: Tue Feb 8 10:59:06 2022 +0800
Change-Id: Iaeb3bdcfde5a7002e217ba51d155241f0e6f5f8a
Original commit hash: 017f0e5e39de1f049c06b4c075056cf3755273d6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Library/DxeMeLib.h
ClientOneSiliconPkg/Include/UpidMsgs.h
ClientOneSiliconPkg/IpBlock/Me/Library/DxeMeLib/HeciMsgDxeLib.c

================================================================================ 
Commit: 964d96073b613765f4c9ac79444147c42741f6a4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 15 17:37:29 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Wed Feb 9 14:41:38 2022 -0800
Change-Id: I45feda6e1c75f99f7232f1854587231aac758491
Original commit hash: 5a06be77ba5e8b8688ce60da7307db2f794021ac

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 9e739115acee2be6900cacdb91e65ff7814061a8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 15 17:37:26 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3073_01

Hsd-es-id: N/A
Original commit date: Wed Feb 9 09:13:16 2022 -0800
Change-Id: I81d81155b9ee3a373fff378fbf0624f7a50c067a
Original commit hash: 9ca2c08c03b0cc110651526fa927224664b93405

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 6478ae7f8590ddd428d61b3118ceeff0e45aff1e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 15 17:37:23 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3073_00

Hsd-es-id: N/A
Original commit date: Wed Feb 9 08:48:38 2022 -0800
Change-Id: I642459a3f12640bd01d291a2f3cbb93ecd67f71b
Original commit hash: 99f3fe73d5e4171b27ffc25c3d81dfe64e3d1f9c

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 28cb0a3d0031ff5f1e455b13128e613303f8679a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 15 17:37:20 2022 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/CatlowPlatSamplePkg : 

1. Enabled PECI interface by sending mailbox command to PCODE
2. Configured HWP OOB mode where we have set MISC_PWR_MGMT[8]=1

Hsd-es-id: 14015882286
Original commit date: Sat Jan 22 00:45:00 2022 +0530
Change-Id: I8e54037fbd2bdde273c2afe53cda9dc35846d8a8
Original commit hash: 9197de8617f2e180d7032127251b69d0444cf40e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PerformanceStates.c

================================================================================ 
Commit: aa8164b2a4606520639f5929f5088e2defa756ea 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 15 17:37:17 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL SBGA][USB4] PCIe disabled notification from BIOS to PD

Notify EC to PD firmware for enabling or disabling PCIE.

Hsd-es-id: 22014522024
Original commit date: Thu Jan 20 11:40:53 2022 +0800
Change-Id: Ieeb8f1b942aedf711d618c3f9820162104f144b2
Original commit hash: 7c217f9aaa9eb8fce177c132c86f5ebfda1d594d

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c

================================================================================ 
Commit: 1bef2d723cd17a3d0d2e05407244eda703e85231 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 15 17:37:12 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3072_01

Hsd-es-id: N/A
Original commit date: Tue Feb 8 09:11:36 2022 -0800
Change-Id: Ief5eacfd20f3c16b0dd68faaf589f604d7a3d8d6
Original commit hash: 0bc1b95de98e11b92cc5cb4688cd46a80dec0c6a

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 41d4375c37cd511afc537645856b79d6d7133ea1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 15 17:37:09 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3072_00

Hsd-es-id: N/A
Original commit date: Tue Feb 8 08:51:37 2022 -0800
Change-Id: I62a46e8766cb3f47be2da89f33cbe1ec27615cba
Original commit hash: c6479dc4b5549daf96151f69d4dd427869838eb9

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 5cd2a47e6d88c4703a44caf23630f2b53fbd2b39 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 15 17:37:06 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL] BWG2.5 changes

Hsd-es-id: 14015949269
Original commit date: Mon Dec 27 15:24:26 2021 +0530
Change-Id: Ib73b191f88cf81fd88063f542244d6d11f5e2377
Original commit hash: c11faf47c7c218267ec06a2b0b0c43820113f71d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/IncludePrivate/Register/CpuPcieRegs.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLibVer2.c

================================================================================ 
Commit: 937d3eab9186a31f8cc75998f333cd45a6712ad3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 15 17:37:02 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL][TCSS] Fix MPHY FW components version in FVI HOB

Hsd-es-id: 16013674613
Original commit date: Tue Feb 8 09:50:26 2022 +0530
Change-Id: I166940340bfc6eb77f62b8e72741da555cb9c09d
Original commit hash: e984097cc918d0b7f5ce872e5e9c72521acb2f27

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Telemetry/SiFirmwareVersionDxe/SiFirmwareVersionDxe.c
ClientOneSiliconPkg/LibraryPrivate/PeiSiFviInitLib/PeiSiFvi.c

================================================================================ 
Commit: 2e33042e9f08f2eb4154e805489f311abec952fc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 15 17:36:58 2022 +0530 
-------------------------------------------------------------------------------- 
Revert "Integrate ADL  P/M/N GOP 1047."

This reverts commit d2738faa74d192e405074628a33b1b9ba3796938.

Hsd-es-id: 16015763424
Original commit date: Mon Feb 7 23:01:03 2022 -0700
Change-Id: Ib0f575796e4d9d632b3113a353ecae62afbb5824
Original commit hash: 4f6cdf74cb649772e8814f79c99d2976e2849ac9

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspBinPkg/SampleCode/Vbt/VbtAdlP.bin
AlderLakeFspBinPkg/SampleCode/Vbt/VbtAdlP.json
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimAdlP.efi
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimAdlPDebug.efi

================================================================================ 
Commit: bf947d1bc66c1e4c1e707027019cf49d8df1d4f4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 15 17:36:48 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL-P/M] Add new microcode for L0/R0 Production patchID 0x00000418

Hsd-es-id: N/A
Original commit date: Tue Feb 8 10:06:31 2022 +0530
Change-Id: Iecbccf48528f3f7583bf7b3822aa0a4cc53024a7
Original commit hash: a1fba93cdf4e1ec7d61709b89db336a1f8257a7e

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 0f0c0f44ea2f2d16dbb88005f2461650a4e8f4c7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 15 17:36:45 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Mon Feb 7 21:28:32 2022 -0800
Change-Id: Iae888d6e12c355924871e647620a3f554b5f531b
Original commit hash: fda026554abb5579e5a377dc8f1927784c10e84d

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 7bad73f264711c1765b2b01c3181947c9a0c20f4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 15 17:36:42 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.116

(cherry picked from commit 28787905101ee223dccf6841ec66e0c8fa1af262)

Tue Feb 8 05:05:10 2022 +0000
Original commit date: Tue Feb 8 05:05:10 2022 +0000
Original commit hash: b961d6e09b1d9a4fbb35ad2e5b680ebd94bd4526

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: f9e0a6cba2067ca6d0a441e0db4c6bed215e3fe1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 15 17:36:39 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][15010681389][ADL-P ADL-M | DDR5 DDR4 LP5 LP4] Fix MRC FLL 

[Impacted Area]
COMP

[Register Impacted]
PHY

Hsd-es-id: 15010681389
Original commit date: Tue Jan 25 15:00:56 2022 +0800
Change-Id: I44c24276dfd8627dee75916b2b3f919069981c91
Original commit hash: 9b0fae22443e285688d38a063c556b19281e9fb7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 5eaaf4a9d51925a9d8d794c5007abd7aa56e7b59 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 15 17:36:34 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL-S]Updated the ucode for ADL-S Cx

Updated the Ucode 0x0000001c of Cx

Hsd-es-id: 15010682167
Original commit date: Mon Feb 7 17:58:09 2022 +0800
Change-Id: I87abe40e2dba43657d4fc4826fa27523f88aae2b
Original commit hash: 84781dc5e91345ba71206cd64e558b59b42074b5

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 958357b8c1a10dd006d4dae1c1cd0b5fd78967fc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 15 17:36:25 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL-S] BIOS Guide Updates for ADL CPU, ADPLP and ADPS (v19) Programs (Rev22)

Hsd-es-id: 15010682200
Original commit date: Mon Feb 7 19:44:56 2022 +0800
Change-Id: I2dbb1cff21c0826546f32b600057934613533677
Original commit hash: bdc26018b69433503e16eaed9449ab561b9f6723

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiPchInitLib/PchUsb.c
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbHostControllerInitLib/UsbHostControllerInit.c

================================================================================ 
Commit: 195339b4631491de3d21acf62e00fa7fa0f08c74 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 15 17:36:22 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3071_01

Hsd-es-id: N/A
Original commit date: Mon Feb 7 09:12:24 2022 -0800
Change-Id: I7d97e16d94ba14aa3cc0a77e541c031d9d7d8702
Original commit hash: a3aeda7cace1582a5a2e1d749ba403ffdab79c00

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: b3e3dd09f016df9e7f12f0024451909becffcf8b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 15 17:36:19 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL-SBGA][DDR4]Change PadRstCfg of GPD_1 to GpioDswReset

GPD_1 is not used as native AC present function, instead it is used as LAN disable.
Change to GpioDswReset, its GPIO mode will be reset only at G3.

Hsd-es-id: 14015949098
Original commit date: Fri Jan 28 13:26:51 2022 +0800
Change-Id: I5996b7f87e60d3f257f007ad22f23b3499e2c607
Original commit hash: 2ca7cb79d0255aacc513279aebd972085ab8a008

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableAdlSPostMem.dsc

================================================================================ 
Commit: dfa202c276755d54b04e32e13d1bb17e98beb858 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 15 17:36:16 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3071_00

Hsd-es-id: N/A
Original commit date: Mon Feb 7 08:51:05 2022 -0800
Change-Id: Ia82bf41a936d23eed063b039b57f9223789299ca
Original commit hash: 8b65665ae44aea06d556213d6a769cbc0f92a2f9

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 348a75c6c7a0e37c47ce10e49665750e46859e0c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 15 17:36:12 2022 +0530 
-------------------------------------------------------------------------------- 
[RPL] Optimize SA PCIe Init to use Code-Execution delays in-place of polling for Events.

Hsd-es-id: 16015347418
Original commit date: Tue Jan 18 22:01:53 2022 +0530
Change-Id: I3e618f06685d0fc2efd3f6984da2bb40f0216c08
Original commit hash: c9d154dadb857779d6e501fd5053400622ad92c6

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/AlderLakeFspPkg.dsc
ClientOneSiliconPkg/Fru/AdlCpu/PeiLib.dsc
ClientOneSiliconPkg/Include/CpuPcieHob.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/IncludePrivate/Library/PeiCpuPcieRpInitLib.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLibVer3.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLibVer3.inf
ClientOneSiliconPkg/Product/AlderLake/SiInit/Pei/SiInit.c
ClientOneSiliconPkg/Product/AlderLake/SiInit/Pei/SiInit.inf
ClientOneSiliconPkg/Product/AlderLake/SiInit/Pei/SiInitFsp.inf

================================================================================ 
Commit: bda69c493191daad6d18139e21b9cc03e2378b4b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 15 17:36:09 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL-P][L1][GC2][Cobalt][Display] Display Brightness option not Showing in Display settings with external GFX card(GN20) connected

Hsd-es-id: 16015742525
Original commit date: Mon Feb 7 13:45:46 2022 +0530
Change-Id: Ia3dbc731d1d2ea8865a40ea7d7851e8a5d646340
Original commit hash: 1bb3255e42a02070aa01423c045de4e4d01723c1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/HybridGraphics/LibraryPrivate/DxeHybridGraphicsInitLib/DxeHybridGraphicsInitLib.c

================================================================================ 
Commit: 170764775e00cb367b1283ecb2735103da92db77 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 15 17:36:05 2022 +0530 
-------------------------------------------------------------------------------- 
[LPE]  LPE - Allow CSME Unconfigure to select along with Erase All option

Hsd-es-id: 16015693458
Original commit date: Fri Feb 4 21:59:03 2022 +0530
Change-Id: Ic166de5efc4888884576227d18e1cc5e1a8145c3
Original commit hash: 8242607d06122c59de1f4d29513e12bba0f541db

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Rpe/RemotePlatformErase.c

================================================================================ 
Commit: 382c4586f16b26e4e4fc24e289c96ac03f4f87f9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 15 17:36:02 2022 +0530 
-------------------------------------------------------------------------------- 
[RPL-P/RPL-Px] GPIO Mapping for RPL-P and RPL-Px.
GPIO mapping for RPL-P is same as ADL-P and RPL-Px is using diffrent
GPIO.

Hsd-es-id: 16015629955
Original commit date: Thu Jan 20 12:11:11 2022 +0530
Change-Id: I98609771ccb34abe961590e4ca5af2f0f795b7f6
Original commit hash: aa5f8f89525dca14ecb6206d8f3ce0a74bb8a0eb

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/Cvf.asl

================================================================================ 
Commit: 83d917d33c31ee2d77f94b06fc2688f63add534d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 15 17:35:56 2022 +0530 
-------------------------------------------------------------------------------- 
PlatformPkg/AMT: "Dynamic Lan Switch" option appears in RPL BIOS menu on ADL CPU.

Add CPU generation check to suppress this setup option.

Hsd-es-id: 1309487882
Original commit date: Thu Jan 27 16:07:17 2022 +0800
Change-Id: Ia6c86b74e3ee898d37c27318cc388b4035fd23f4
Original commit hash: 465a6fb0f2c69c07e96c4d2dac4626a3191c2ca8

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/AmtSetup.hfr
AlderLakePlatSamplePkg/Setup/MeSetup.c
AlderLakePlatSamplePkg/Setup/MeSetup.h

================================================================================ 
Commit: 25d6fd4b021bf7e54e00d86c17be923d12ce6677 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 15 17:35:53 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3067_01

Hsd-es-id: N/A
Original commit date: Sun Feb 6 09:12:36 2022 -0800
Change-Id: I5092459718b1ab82982c2241442f0d53597866b1
Original commit hash: f13e70d7e160d2ec018626365023d639c77c883a

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: c745b9a07f6497d5aad2d711b63481f69860e949 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 15 17:35:50 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3067_00

Hsd-es-id: N/A
Original commit date: Sun Feb 6 08:48:49 2022 -0800
Change-Id: I1e90bc2584611f7045aa2a7d102052bb569a8fa3
Original commit hash: 7b1a115ba0f87a68b7776a448286831844eb2c3f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: d154554fa1bdec674e0f67bf6d29b2055cd14564 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 15 17:35:47 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Sun Feb 6 07:39:23 2022 -0800
Change-Id: I6f81ceda24c3768a808d0083c320cbfcec4e1b7e
Original commit hash: 71a85152d0bcec4515485dd34e66a05e8b149cac

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: f4e0298b93b65f23202d5cb7942bd2d6941bf3cb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 15 17:35:43 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3066_01

Hsd-es-id: N/A
Original commit date: Sat Feb 5 09:11:10 2022 -0800
Change-Id: I7aa8924f336500562e0006b7ce92d3fa14ab5d5b
Original commit hash: c7d7b6460f25fd4605c8266d2beecc5e43db1e92

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: e753c8f765f2d41a9c016ec6c1b8c1b932de6fa4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 15 17:35:40 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3066_00

Hsd-es-id: N/A
Original commit date: Sat Feb 5 08:52:05 2022 -0800
Change-Id: I7cb994a79ea227e38e5d7489cbca6a61acbec946
Original commit hash: 04d6a3c917b5c8cf6b405c09a35045c25da0abfb

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: aaf2b7cfa0458a9fcead7f056d9eb96da2af2ee2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 15 17:35:37 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Fri Feb 4 21:00:38 2022 -0800
Change-Id: I122281f9069e2e9c6a97ceb29be5c47ac7311722
Original commit hash: 8253915d6eca41aac1f6083bd08f51ac596c1fd5

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: a7ba93624414796a707a5c07ace512a1a08ab21d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 15 17:35:33 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.115

(cherry picked from commit 1631fba600f850ead042afa15d1e037683e38e65)

Fri Feb 4 18:11:24 2022 +0000
Original commit date: Fri Feb 4 18:11:24 2022 +0000
Original commit hash: c46f376a7390f9665c68ccd240fc66bb54986f04

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 01fc97586beff90e12b3d38a3854bbfda56b85ed 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 15 17:35:30 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL-M | LP4 LP5] Update the CSR value as the feature description

Hsd-es-id: 16015735121
Original commit date: Thu Feb 3 15:56:29 2022 +0530
Change-Id: Ibd878a5e4696771dec6c51413295d6924d921c9b
Original commit hash: 6e3d99c4546b74523446f586f06fd511e1700c39

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcPowerModes.c

================================================================================ 
Commit: cf547ff4573ab1a5b05904acf59318ff3e2dbaab 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 15 17:35:27 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3065_01

Hsd-es-id: N/A
Original commit date: Fri Feb 4 09:11:15 2022 -0800
Change-Id: Ibf0044c3dbba133fc46f58148b9c46a519d1c1cd
Original commit hash: 585efdbbc60e65dc97790c04b74d481694ff567b

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: c9f99ce78fd97c9d1191ae8f36ec2472f92c87ba 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 15 17:35:23 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3065_00

Hsd-es-id: N/A
Original commit date: Fri Feb 4 08:51:34 2022 -0800
Change-Id: I203692a8c69a5c757e0edfe123587004eb2689f5
Original commit hash: ea0806158f88e5f01e02ba00667818ac493a02dc

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env
