

================================================================
== Vivado HLS Report for 'conv_1'
================================================================
* Date:           Wed Jul 31 21:02:18 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        cnn
* Solution:       conv_1_fp3
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|    16.781|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  20320|  20320|  20320|  20320|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------------+-------+-------+----------+-----------+-----------+------+----------+
        |                                  |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name            |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------------+-------+-------+----------+-----------+-----------+------+----------+
        |- Row_Loop_Col_Loop_Filter1_Loop  |  20318|  20318|        44|          5|          1|  4056|    yes   |
        +----------------------------------+-------+-------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 5, depth = 44


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 46
* Pipeline : 1
  Pipeline-0 : II = 5, D = 44, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 46 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 2 
46 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 47 [1/1] (1.76ns)   --->   "br label %1" [cnn/conv_1.cpp:8]   --->   Operation 47 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 10.6>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%indvar_flatten30 = phi i12 [ 0, %0 ], [ %add_ln8, %Filter1_Loop ]" [cnn/conv_1.cpp:8]   --->   Operation 48 'phi' 'indvar_flatten30' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%r_0 = phi i5 [ 0, %0 ], [ %select_ln30_1, %Filter1_Loop ]" [cnn/conv_1.cpp:30]   --->   Operation 49 'phi' 'r_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i8 [ 0, %0 ], [ %select_ln11, %Filter1_Loop ]" [cnn/conv_1.cpp:11]   --->   Operation 50 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%c_0 = phi i5 [ 0, %0 ], [ %select_ln30_7, %Filter1_Loop ]" [cnn/conv_1.cpp:30]   --->   Operation 51 'phi' 'c_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%f_0 = phi i3 [ 0, %0 ], [ %f, %Filter1_Loop ]"   --->   Operation 52 'phi' 'f_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (1.78ns)   --->   "%r = add i5 %r_0, 1" [cnn/conv_1.cpp:23]   --->   Operation 53 'add' 'r' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (1.78ns)   --->   "%c = add i5 %c_0, 1" [cnn/conv_1.cpp:23]   --->   Operation 54 'add' 'c' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (1.78ns)   --->   "%add_ln23_1 = add i5 %c_0, 2" [cnn/conv_1.cpp:23]   --->   Operation 55 'add' 'add_ln23_1' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (1.99ns)   --->   "%icmp_ln8 = icmp eq i12 %indvar_flatten30, -40" [cnn/conv_1.cpp:8]   --->   Operation 56 'icmp' 'icmp_ln8' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (1.54ns)   --->   "%add_ln8 = add i12 %indvar_flatten30, 1" [cnn/conv_1.cpp:8]   --->   Operation 57 'add' 'add_ln8' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "br i1 %icmp_ln8, label %2, label %Filter1_Loop" [cnn/conv_1.cpp:8]   --->   Operation 58 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (1.55ns)   --->   "%icmp_ln11 = icmp eq i8 %indvar_flatten, -100" [cnn/conv_1.cpp:11]   --->   Operation 59 'icmp' 'icmp_ln11' <Predicate = (!icmp_ln8)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (1.21ns)   --->   "%select_ln30 = select i1 %icmp_ln11, i5 0, i5 %c_0" [cnn/conv_1.cpp:30]   --->   Operation 60 'select' 'select_ln30' <Predicate = (!icmp_ln8)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (1.21ns)   --->   "%select_ln30_1 = select i1 %icmp_ln11, i5 %r, i5 %r_0" [cnn/conv_1.cpp:30]   --->   Operation 61 'select' 'select_ln30_1' <Predicate = (!icmp_ln8)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_11 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %select_ln30_1, i5 0)" [cnn/conv_1.cpp:23]   --->   Operation 62 'bitconcatenate' 'tmp_11' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln23_1 = zext i10 %tmp_11 to i11" [cnn/conv_1.cpp:23]   --->   Operation 63 'zext' 'zext_ln23_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_12 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %select_ln30_1, i2 0)" [cnn/conv_1.cpp:23]   --->   Operation 64 'bitconcatenate' 'tmp_12' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln23_2 = zext i7 %tmp_12 to i11" [cnn/conv_1.cpp:23]   --->   Operation 65 'zext' 'zext_ln23_2' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (1.73ns)   --->   "%sub_ln23 = sub i11 %zext_ln23_1, %zext_ln23_2" [cnn/conv_1.cpp:23]   --->   Operation 66 'sub' 'sub_ln23' <Predicate = (!icmp_ln8)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node select_ln30_8)   --->   "%select_ln30_4 = select i1 %icmp_ln11, i5 1, i5 %c" [cnn/conv_1.cpp:30]   --->   Operation 67 'select' 'select_ln30_4' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node select_ln30_9)   --->   "%select_ln30_5 = select i1 %icmp_ln11, i5 2, i5 %add_ln23_1" [cnn/conv_1.cpp:30]   --->   Operation 68 'select' 'select_ln30_5' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node and_ln30)   --->   "%xor_ln30 = xor i1 %icmp_ln11, true" [cnn/conv_1.cpp:30]   --->   Operation 69 'xor' 'xor_ln30' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (1.13ns)   --->   "%icmp_ln14 = icmp eq i3 %f_0, -2" [cnn/conv_1.cpp:14]   --->   Operation 70 'icmp' 'icmp_ln14' <Predicate = (!icmp_ln8)> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln30 = and i1 %icmp_ln14, %xor_ln30" [cnn/conv_1.cpp:30]   --->   Operation 71 'and' 'and_ln30' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (1.78ns)   --->   "%add_ln23_3 = add i5 1, %select_ln30" [cnn/conv_1.cpp:23]   --->   Operation 72 'add' 'add_ln23_3' <Predicate = (!icmp_ln8)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node select_ln30_6)   --->   "%or_ln30 = or i1 %and_ln30, %icmp_ln11" [cnn/conv_1.cpp:30]   --->   Operation 73 'or' 'or_ln30' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (0.98ns) (out node of the LUT)   --->   "%select_ln30_6 = select i1 %or_ln30, i3 0, i3 %f_0" [cnn/conv_1.cpp:30]   --->   Operation 74 'select' 'select_ln30_6' <Predicate = (!icmp_ln8)> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 75 [1/1] (1.21ns)   --->   "%select_ln30_7 = select i1 %and_ln30, i5 %add_ln23_3, i5 %select_ln30" [cnn/conv_1.cpp:30]   --->   Operation 75 'select' 'select_ln30_7' <Predicate = (!icmp_ln8)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln30_2 = zext i5 %select_ln30_7 to i11" [cnn/conv_1.cpp:30]   --->   Operation 76 'zext' 'zext_ln30_2' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (1.63ns)   --->   "%add_ln23_4 = add i11 %sub_ln23, %zext_ln30_2" [cnn/conv_1.cpp:23]   --->   Operation 77 'add' 'add_ln23_4' <Predicate = (!icmp_ln8)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln23_7 = zext i11 %add_ln23_4 to i64" [cnn/conv_1.cpp:23]   --->   Operation 78 'zext' 'zext_ln23_7' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%input_addr = getelementptr [784 x float]* %input_r, i64 0, i64 %zext_ln23_7" [cnn/conv_1.cpp:23]   --->   Operation 79 'getelementptr' 'input_addr' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (1.78ns)   --->   "%add_ln23_7 = add i5 2, %select_ln30" [cnn/conv_1.cpp:23]   --->   Operation 80 'add' 'add_ln23_7' <Predicate = (!icmp_ln8)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 81 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln30_8 = select i1 %and_ln30, i5 %add_ln23_7, i5 %select_ln30_4" [cnn/conv_1.cpp:30]   --->   Operation 81 'select' 'select_ln30_8' <Predicate = (!icmp_ln8)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln30_4 = zext i5 %select_ln30_8 to i11" [cnn/conv_1.cpp:30]   --->   Operation 82 'zext' 'zext_ln30_4' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (1.63ns)   --->   "%add_ln23_8 = add i11 %sub_ln23, %zext_ln30_4" [cnn/conv_1.cpp:23]   --->   Operation 83 'add' 'add_ln23_8' <Predicate = (!icmp_ln8)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln23_9 = zext i11 %add_ln23_8 to i64" [cnn/conv_1.cpp:23]   --->   Operation 84 'zext' 'zext_ln23_9' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%input_addr_3 = getelementptr [784 x float]* %input_r, i64 0, i64 %zext_ln23_9" [cnn/conv_1.cpp:23]   --->   Operation 85 'getelementptr' 'input_addr_3' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (1.78ns)   --->   "%add_ln23_11 = add i5 3, %select_ln30" [cnn/conv_1.cpp:23]   --->   Operation 86 'add' 'add_ln23_11' <Predicate = (!icmp_ln8)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 87 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln30_9 = select i1 %and_ln30, i5 %add_ln23_11, i5 %select_ln30_5" [cnn/conv_1.cpp:30]   --->   Operation 87 'select' 'select_ln30_9' <Predicate = (!icmp_ln8)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%zext_ln23 = zext i3 %select_ln30_6 to i64" [cnn/conv_1.cpp:23]   --->   Operation 88 'zext' 'zext_ln23' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%conv_1_weights_0_0_a = getelementptr [6 x float]* @conv_1_weights_0_0, i64 0, i64 %zext_ln23" [cnn/conv_1.cpp:23]   --->   Operation 89 'getelementptr' 'conv_1_weights_0_0_a' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 90 [2/2] (3.25ns)   --->   "%conv_1_weights_0_0_l = load float* %conv_1_weights_0_0_a, align 4" [cnn/conv_1.cpp:23]   --->   Operation 90 'load' 'conv_1_weights_0_0_l' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 6> <ROM>
ST_2 : Operation 91 [2/2] (3.25ns)   --->   "%input_load = load float* %input_addr, align 4" [cnn/conv_1.cpp:23]   --->   Operation 91 'load' 'input_load' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4056> <RAM>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%conv_1_weights_0_1_a = getelementptr [6 x float]* @conv_1_weights_0_1, i64 0, i64 %zext_ln23" [cnn/conv_1.cpp:23]   --->   Operation 92 'getelementptr' 'conv_1_weights_0_1_a' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 93 [2/2] (3.25ns)   --->   "%conv_1_weights_0_1_l = load float* %conv_1_weights_0_1_a, align 4" [cnn/conv_1.cpp:23]   --->   Operation 93 'load' 'conv_1_weights_0_1_l' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 6> <ROM>
ST_2 : Operation 94 [2/2] (3.25ns)   --->   "%input_load_1 = load float* %input_addr_3, align 4" [cnn/conv_1.cpp:23]   --->   Operation 94 'load' 'input_load_1' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4056> <RAM>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%conv_1_weights_0_2_a = getelementptr [6 x float]* @conv_1_weights_0_2, i64 0, i64 %zext_ln23" [cnn/conv_1.cpp:23]   --->   Operation 95 'getelementptr' 'conv_1_weights_0_2_a' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 96 [2/2] (3.25ns)   --->   "%conv_1_weights_0_2_l = load float* %conv_1_weights_0_2_a, align 4" [cnn/conv_1.cpp:23]   --->   Operation 96 'load' 'conv_1_weights_0_2_l' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 6> <ROM>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%conv_1_weights_1_0_a = getelementptr [6 x float]* @conv_1_weights_1_0, i64 0, i64 %zext_ln23" [cnn/conv_1.cpp:23]   --->   Operation 97 'getelementptr' 'conv_1_weights_1_0_a' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 98 [2/2] (3.25ns)   --->   "%conv_1_weights_1_0_l = load float* %conv_1_weights_1_0_a, align 4" [cnn/conv_1.cpp:23]   --->   Operation 98 'load' 'conv_1_weights_1_0_l' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 6> <ROM>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%conv_1_weights_1_1_a = getelementptr [6 x float]* @conv_1_weights_1_1, i64 0, i64 %zext_ln23" [cnn/conv_1.cpp:23]   --->   Operation 99 'getelementptr' 'conv_1_weights_1_1_a' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 100 [2/2] (3.25ns)   --->   "%conv_1_weights_1_1_l = load float* %conv_1_weights_1_1_a, align 4" [cnn/conv_1.cpp:23]   --->   Operation 100 'load' 'conv_1_weights_1_1_l' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 6> <ROM>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%conv_1_weights_1_2_a = getelementptr [6 x float]* @conv_1_weights_1_2, i64 0, i64 %zext_ln23" [cnn/conv_1.cpp:23]   --->   Operation 101 'getelementptr' 'conv_1_weights_1_2_a' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 102 [2/2] (3.25ns)   --->   "%conv_1_weights_1_2_l = load float* %conv_1_weights_1_2_a, align 4" [cnn/conv_1.cpp:23]   --->   Operation 102 'load' 'conv_1_weights_1_2_l' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 6> <ROM>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%conv_1_weights_2_0_a = getelementptr [6 x float]* @conv_1_weights_2_0, i64 0, i64 %zext_ln23" [cnn/conv_1.cpp:23]   --->   Operation 103 'getelementptr' 'conv_1_weights_2_0_a' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 104 [2/2] (3.25ns)   --->   "%conv_1_weights_2_0_l = load float* %conv_1_weights_2_0_a, align 4" [cnn/conv_1.cpp:23]   --->   Operation 104 'load' 'conv_1_weights_2_0_l' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 6> <ROM>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%conv_1_weights_2_1_a = getelementptr [6 x float]* @conv_1_weights_2_1, i64 0, i64 %zext_ln23" [cnn/conv_1.cpp:23]   --->   Operation 105 'getelementptr' 'conv_1_weights_2_1_a' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 106 [2/2] (3.25ns)   --->   "%conv_1_weights_2_1_l = load float* %conv_1_weights_2_1_a, align 4" [cnn/conv_1.cpp:23]   --->   Operation 106 'load' 'conv_1_weights_2_1_l' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 6> <ROM>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%conv_1_weights_2_2_a = getelementptr [6 x float]* @conv_1_weights_2_2, i64 0, i64 %zext_ln23" [cnn/conv_1.cpp:23]   --->   Operation 107 'getelementptr' 'conv_1_weights_2_2_a' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 108 [2/2] (3.25ns)   --->   "%conv_1_weights_2_2_l = load float* %conv_1_weights_2_2_a, align 4" [cnn/conv_1.cpp:23]   --->   Operation 108 'load' 'conv_1_weights_2_2_l' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 6> <ROM>

State 3 <SV = 2> <Delay = 16.7>
ST_3 : Operation 109 [1/1] (1.78ns)   --->   "%add_ln23 = add i5 2, %r_0" [cnn/conv_1.cpp:23]   --->   Operation 109 'add' 'add_ln23' <Predicate = (!icmp_ln8 & icmp_ln11)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 110 [1/1] (1.21ns)   --->   "%select_ln30_2 = select i1 %icmp_ln11, i5 %add_ln23, i5 %r" [cnn/conv_1.cpp:30]   --->   Operation 110 'select' 'select_ln30_2' <Predicate = (!icmp_ln8)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 111 [1/1] (0.00ns)   --->   "%tmp_13 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %select_ln30_2, i5 0)" [cnn/conv_1.cpp:23]   --->   Operation 111 'bitconcatenate' 'tmp_13' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 112 [1/1] (0.00ns)   --->   "%zext_ln23_3 = zext i10 %tmp_13 to i11" [cnn/conv_1.cpp:23]   --->   Operation 112 'zext' 'zext_ln23_3' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 113 [1/1] (0.00ns)   --->   "%tmp_14 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %select_ln30_2, i2 0)" [cnn/conv_1.cpp:23]   --->   Operation 113 'bitconcatenate' 'tmp_14' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 114 [1/1] (0.00ns)   --->   "%zext_ln23_4 = zext i7 %tmp_14 to i11" [cnn/conv_1.cpp:23]   --->   Operation 114 'zext' 'zext_ln23_4' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 115 [1/1] (1.73ns)   --->   "%sub_ln23_1 = sub i11 %zext_ln23_3, %zext_ln23_4" [cnn/conv_1.cpp:23]   --->   Operation 115 'sub' 'sub_ln23_1' <Predicate = (!icmp_ln8)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node add_ln30)   --->   "%select_ln30_3 = select i1 %icmp_ln11, i5 3, i5 2" [cnn/conv_1.cpp:30]   --->   Operation 116 'select' 'select_ln30_3' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 117 [1/1] (1.78ns) (out node of the LUT)   --->   "%add_ln30 = add i5 %r_0, %select_ln30_3" [cnn/conv_1.cpp:30]   --->   Operation 117 'add' 'add_ln30' <Predicate = (!icmp_ln8)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 118 [1/1] (1.63ns)   --->   "%add_ln23_5 = add i11 %sub_ln23_1, %zext_ln30_2" [cnn/conv_1.cpp:23]   --->   Operation 118 'add' 'add_ln23_5' <Predicate = (!icmp_ln8)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 119 [1/1] (0.00ns)   --->   "%zext_ln23_8 = zext i11 %add_ln23_5 to i64" [cnn/conv_1.cpp:23]   --->   Operation 119 'zext' 'zext_ln23_8' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 120 [1/1] (0.00ns)   --->   "%input_addr_1 = getelementptr [784 x float]* %input_r, i64 0, i64 %zext_ln23_8" [cnn/conv_1.cpp:23]   --->   Operation 120 'getelementptr' 'input_addr_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 121 [1/1] (0.00ns)   --->   "%zext_ln30_5 = zext i5 %select_ln30_9 to i11" [cnn/conv_1.cpp:30]   --->   Operation 121 'zext' 'zext_ln30_5' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 122 [1/1] (1.63ns)   --->   "%add_ln23_12 = add i11 %sub_ln23, %zext_ln30_5" [cnn/conv_1.cpp:23]   --->   Operation 122 'add' 'add_ln23_12' <Predicate = (!icmp_ln8)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 123 [1/1] (0.00ns)   --->   "%zext_ln23_11 = zext i11 %add_ln23_12 to i64" [cnn/conv_1.cpp:23]   --->   Operation 123 'zext' 'zext_ln23_11' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 124 [1/1] (0.00ns)   --->   "%input_addr_6 = getelementptr [784 x float]* %input_r, i64 0, i64 %zext_ln23_11" [cnn/conv_1.cpp:23]   --->   Operation 124 'getelementptr' 'input_addr_6' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 125 [1/2] (3.25ns)   --->   "%conv_1_weights_0_0_l = load float* %conv_1_weights_0_0_a, align 4" [cnn/conv_1.cpp:23]   --->   Operation 125 'load' 'conv_1_weights_0_0_l' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 6> <ROM>
ST_3 : Operation 126 [1/2] (3.25ns)   --->   "%input_load = load float* %input_addr, align 4" [cnn/conv_1.cpp:23]   --->   Operation 126 'load' 'input_load' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4056> <RAM>
ST_3 : Operation 127 [2/2] (13.5ns)   --->   "%tmp_8 = fmul float %conv_1_weights_0_0_l, %input_load" [cnn/conv_1.cpp:23]   --->   Operation 127 'fmul' 'tmp_8' <Predicate = (!icmp_ln8)> <Delay = 13.5> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 128 [1/2] (3.25ns)   --->   "%conv_1_weights_0_1_l = load float* %conv_1_weights_0_1_a, align 4" [cnn/conv_1.cpp:23]   --->   Operation 128 'load' 'conv_1_weights_0_1_l' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 6> <ROM>
ST_3 : Operation 129 [1/2] (3.25ns)   --->   "%input_load_1 = load float* %input_addr_3, align 4" [cnn/conv_1.cpp:23]   --->   Operation 129 'load' 'input_load_1' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4056> <RAM>
ST_3 : Operation 130 [2/2] (12.3ns)   --->   "%tmp_0_1 = fmul float %conv_1_weights_0_1_l, %input_load_1" [cnn/conv_1.cpp:23]   --->   Operation 130 'fmul' 'tmp_0_1' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 131 [1/2] (3.25ns)   --->   "%conv_1_weights_0_2_l = load float* %conv_1_weights_0_2_a, align 4" [cnn/conv_1.cpp:23]   --->   Operation 131 'load' 'conv_1_weights_0_2_l' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 6> <ROM>
ST_3 : Operation 132 [2/2] (3.25ns)   --->   "%input_load_2 = load float* %input_addr_6, align 4" [cnn/conv_1.cpp:23]   --->   Operation 132 'load' 'input_load_2' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4056> <RAM>
ST_3 : Operation 133 [1/2] (3.25ns)   --->   "%conv_1_weights_1_0_l = load float* %conv_1_weights_1_0_a, align 4" [cnn/conv_1.cpp:23]   --->   Operation 133 'load' 'conv_1_weights_1_0_l' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 6> <ROM>
ST_3 : Operation 134 [2/2] (3.25ns)   --->   "%input_load_3 = load float* %input_addr_1, align 4" [cnn/conv_1.cpp:23]   --->   Operation 134 'load' 'input_load_3' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4056> <RAM>
ST_3 : Operation 135 [1/2] (3.25ns)   --->   "%conv_1_weights_1_1_l = load float* %conv_1_weights_1_1_a, align 4" [cnn/conv_1.cpp:23]   --->   Operation 135 'load' 'conv_1_weights_1_1_l' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 6> <ROM>
ST_3 : Operation 136 [1/2] (3.25ns)   --->   "%conv_1_weights_1_2_l = load float* %conv_1_weights_1_2_a, align 4" [cnn/conv_1.cpp:23]   --->   Operation 136 'load' 'conv_1_weights_1_2_l' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 6> <ROM>
ST_3 : Operation 137 [1/2] (3.25ns)   --->   "%conv_1_weights_2_0_l = load float* %conv_1_weights_2_0_a, align 4" [cnn/conv_1.cpp:23]   --->   Operation 137 'load' 'conv_1_weights_2_0_l' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 6> <ROM>
ST_3 : Operation 138 [1/2] (3.25ns)   --->   "%conv_1_weights_2_1_l = load float* %conv_1_weights_2_1_a, align 4" [cnn/conv_1.cpp:23]   --->   Operation 138 'load' 'conv_1_weights_2_1_l' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 6> <ROM>
ST_3 : Operation 139 [1/2] (3.25ns)   --->   "%conv_1_weights_2_2_l = load float* %conv_1_weights_2_2_a, align 4" [cnn/conv_1.cpp:23]   --->   Operation 139 'load' 'conv_1_weights_2_2_l' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 6> <ROM>
ST_3 : Operation 140 [1/1] (1.91ns)   --->   "%add_ln11 = add i8 1, %indvar_flatten" [cnn/conv_1.cpp:11]   --->   Operation 140 'add' 'add_ln11' <Predicate = (!icmp_ln8 & !icmp_ln11)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 16.7>
ST_4 : Operation 141 [1/1] (0.00ns)   --->   "%tmp_9 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %add_ln30, i5 0)" [cnn/conv_1.cpp:23]   --->   Operation 141 'bitconcatenate' 'tmp_9' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 142 [1/1] (0.00ns)   --->   "%zext_ln23_5 = zext i10 %tmp_9 to i11" [cnn/conv_1.cpp:23]   --->   Operation 142 'zext' 'zext_ln23_5' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 143 [1/1] (0.00ns)   --->   "%tmp_10 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %add_ln30, i2 0)" [cnn/conv_1.cpp:23]   --->   Operation 143 'bitconcatenate' 'tmp_10' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 144 [1/1] (0.00ns)   --->   "%zext_ln23_6 = zext i7 %tmp_10 to i11" [cnn/conv_1.cpp:23]   --->   Operation 144 'zext' 'zext_ln23_6' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 145 [1/1] (1.73ns)   --->   "%sub_ln23_2 = sub i11 %zext_ln23_5, %zext_ln23_6" [cnn/conv_1.cpp:23]   --->   Operation 145 'sub' 'sub_ln23_2' <Predicate = (!icmp_ln8)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 146 [1/1] (1.63ns)   --->   "%add_ln23_6 = add i11 %sub_ln23_2, %zext_ln30_2" [cnn/conv_1.cpp:23]   --->   Operation 146 'add' 'add_ln23_6' <Predicate = (!icmp_ln8)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 147 [1/1] (1.63ns)   --->   "%add_ln23_9 = add i11 %sub_ln23_1, %zext_ln30_4" [cnn/conv_1.cpp:23]   --->   Operation 147 'add' 'add_ln23_9' <Predicate = (!icmp_ln8)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 148 [1/1] (0.00ns)   --->   "%zext_ln23_10 = zext i11 %add_ln23_9 to i64" [cnn/conv_1.cpp:23]   --->   Operation 148 'zext' 'zext_ln23_10' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 149 [1/1] (0.00ns)   --->   "%input_addr_4 = getelementptr [784 x float]* %input_r, i64 0, i64 %zext_ln23_10" [cnn/conv_1.cpp:23]   --->   Operation 149 'getelementptr' 'input_addr_4' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 150 [1/1] (1.63ns)   --->   "%add_ln23_10 = add i11 %sub_ln23_2, %zext_ln30_4" [cnn/conv_1.cpp:23]   --->   Operation 150 'add' 'add_ln23_10' <Predicate = (!icmp_ln8)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 151 [1/1] (1.63ns)   --->   "%add_ln23_13 = add i11 %sub_ln23_1, %zext_ln30_5" [cnn/conv_1.cpp:23]   --->   Operation 151 'add' 'add_ln23_13' <Predicate = (!icmp_ln8)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 152 [1/1] (0.00ns)   --->   "%zext_ln23_12 = zext i11 %add_ln23_13 to i64" [cnn/conv_1.cpp:23]   --->   Operation 152 'zext' 'zext_ln23_12' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 153 [1/1] (0.00ns)   --->   "%input_addr_7 = getelementptr [784 x float]* %input_r, i64 0, i64 %zext_ln23_12" [cnn/conv_1.cpp:23]   --->   Operation 153 'getelementptr' 'input_addr_7' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 154 [1/1] (1.63ns)   --->   "%add_ln23_14 = add i11 %sub_ln23_2, %zext_ln30_5" [cnn/conv_1.cpp:23]   --->   Operation 154 'add' 'add_ln23_14' <Predicate = (!icmp_ln8)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 155 [1/2] (12.3ns)   --->   "%tmp_8 = fmul float %conv_1_weights_0_0_l, %input_load" [cnn/conv_1.cpp:23]   --->   Operation 155 'fmul' 'tmp_8' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 156 [1/2] (12.3ns)   --->   "%tmp_0_1 = fmul float %conv_1_weights_0_1_l, %input_load_1" [cnn/conv_1.cpp:23]   --->   Operation 156 'fmul' 'tmp_0_1' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 157 [1/2] (3.25ns)   --->   "%input_load_2 = load float* %input_addr_6, align 4" [cnn/conv_1.cpp:23]   --->   Operation 157 'load' 'input_load_2' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4056> <RAM>
ST_4 : Operation 158 [2/2] (13.5ns)   --->   "%tmp_0_2 = fmul float %conv_1_weights_0_2_l, %input_load_2" [cnn/conv_1.cpp:23]   --->   Operation 158 'fmul' 'tmp_0_2' <Predicate = (!icmp_ln8)> <Delay = 13.5> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 159 [1/2] (3.25ns)   --->   "%input_load_3 = load float* %input_addr_1, align 4" [cnn/conv_1.cpp:23]   --->   Operation 159 'load' 'input_load_3' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4056> <RAM>
ST_4 : Operation 160 [2/2] (12.3ns)   --->   "%tmp_1 = fmul float %conv_1_weights_1_0_l, %input_load_3" [cnn/conv_1.cpp:23]   --->   Operation 160 'fmul' 'tmp_1' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 161 [2/2] (3.25ns)   --->   "%input_load_4 = load float* %input_addr_4, align 4" [cnn/conv_1.cpp:23]   --->   Operation 161 'load' 'input_load_4' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4056> <RAM>
ST_4 : Operation 162 [2/2] (3.25ns)   --->   "%input_load_5 = load float* %input_addr_7, align 4" [cnn/conv_1.cpp:23]   --->   Operation 162 'load' 'input_load_5' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4056> <RAM>

State 5 <SV = 4> <Delay = 16.7>
ST_5 : Operation 163 [1/1] (0.00ns)   --->   "%sext_ln23 = sext i11 %add_ln23_6 to i64" [cnn/conv_1.cpp:23]   --->   Operation 163 'sext' 'sext_ln23' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 164 [1/1] (0.00ns)   --->   "%input_addr_2 = getelementptr [784 x float]* %input_r, i64 0, i64 %sext_ln23" [cnn/conv_1.cpp:23]   --->   Operation 164 'getelementptr' 'input_addr_2' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 165 [1/1] (0.00ns)   --->   "%sext_ln23_1 = sext i11 %add_ln23_10 to i64" [cnn/conv_1.cpp:23]   --->   Operation 165 'sext' 'sext_ln23_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 166 [1/1] (0.00ns)   --->   "%input_addr_5 = getelementptr [784 x float]* %input_r, i64 0, i64 %sext_ln23_1" [cnn/conv_1.cpp:23]   --->   Operation 166 'getelementptr' 'input_addr_5' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 167 [4/4] (11.6ns)   --->   "%w_sum_4 = fadd float %tmp_8, 0.000000e+00" [cnn/conv_1.cpp:23]   --->   Operation 167 'fadd' 'w_sum_4' <Predicate = (!icmp_ln8)> <Delay = 11.6> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 168 [1/2] (12.3ns)   --->   "%tmp_0_2 = fmul float %conv_1_weights_0_2_l, %input_load_2" [cnn/conv_1.cpp:23]   --->   Operation 168 'fmul' 'tmp_0_2' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 169 [1/2] (12.3ns)   --->   "%tmp_1 = fmul float %conv_1_weights_1_0_l, %input_load_3" [cnn/conv_1.cpp:23]   --->   Operation 169 'fmul' 'tmp_1' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 170 [1/2] (3.25ns)   --->   "%input_load_4 = load float* %input_addr_4, align 4" [cnn/conv_1.cpp:23]   --->   Operation 170 'load' 'input_load_4' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4056> <RAM>
ST_5 : Operation 171 [2/2] (13.5ns)   --->   "%tmp_1_1 = fmul float %conv_1_weights_1_1_l, %input_load_4" [cnn/conv_1.cpp:23]   --->   Operation 171 'fmul' 'tmp_1_1' <Predicate = (!icmp_ln8)> <Delay = 13.5> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 172 [1/2] (3.25ns)   --->   "%input_load_5 = load float* %input_addr_7, align 4" [cnn/conv_1.cpp:23]   --->   Operation 172 'load' 'input_load_5' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4056> <RAM>
ST_5 : Operation 173 [2/2] (12.3ns)   --->   "%tmp_1_2 = fmul float %conv_1_weights_1_2_l, %input_load_5" [cnn/conv_1.cpp:23]   --->   Operation 173 'fmul' 'tmp_1_2' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 174 [2/2] (3.25ns)   --->   "%input_load_6 = load float* %input_addr_2, align 4" [cnn/conv_1.cpp:23]   --->   Operation 174 'load' 'input_load_6' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4056> <RAM>
ST_5 : Operation 175 [2/2] (3.25ns)   --->   "%input_load_7 = load float* %input_addr_5, align 4" [cnn/conv_1.cpp:23]   --->   Operation 175 'load' 'input_load_7' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4056> <RAM>

State 6 <SV = 5> <Delay = 16.7>
ST_6 : Operation 176 [1/1] (0.00ns)   --->   "%zext_ln23_13 = zext i11 %add_ln23_14 to i64" [cnn/conv_1.cpp:23]   --->   Operation 176 'zext' 'zext_ln23_13' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 177 [1/1] (0.00ns)   --->   "%input_addr_8 = getelementptr [784 x float]* %input_r, i64 0, i64 %zext_ln23_13" [cnn/conv_1.cpp:23]   --->   Operation 177 'getelementptr' 'input_addr_8' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 178 [3/4] (10.5ns)   --->   "%w_sum_4 = fadd float %tmp_8, 0.000000e+00" [cnn/conv_1.cpp:23]   --->   Operation 178 'fadd' 'w_sum_4' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 179 [1/2] (12.3ns)   --->   "%tmp_1_1 = fmul float %conv_1_weights_1_1_l, %input_load_4" [cnn/conv_1.cpp:23]   --->   Operation 179 'fmul' 'tmp_1_1' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 180 [1/2] (12.3ns)   --->   "%tmp_1_2 = fmul float %conv_1_weights_1_2_l, %input_load_5" [cnn/conv_1.cpp:23]   --->   Operation 180 'fmul' 'tmp_1_2' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 181 [1/2] (3.25ns)   --->   "%input_load_6 = load float* %input_addr_2, align 4" [cnn/conv_1.cpp:23]   --->   Operation 181 'load' 'input_load_6' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4056> <RAM>
ST_6 : Operation 182 [2/2] (13.5ns)   --->   "%tmp_2 = fmul float %conv_1_weights_2_0_l, %input_load_6" [cnn/conv_1.cpp:23]   --->   Operation 182 'fmul' 'tmp_2' <Predicate = (!icmp_ln8)> <Delay = 13.5> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 183 [1/2] (3.25ns)   --->   "%input_load_7 = load float* %input_addr_5, align 4" [cnn/conv_1.cpp:23]   --->   Operation 183 'load' 'input_load_7' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4056> <RAM>
ST_6 : Operation 184 [2/2] (12.3ns)   --->   "%tmp_2_1 = fmul float %conv_1_weights_2_1_l, %input_load_7" [cnn/conv_1.cpp:23]   --->   Operation 184 'fmul' 'tmp_2_1' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 185 [2/2] (3.25ns)   --->   "%input_load_8 = load float* %input_addr_8, align 4" [cnn/conv_1.cpp:23]   --->   Operation 185 'load' 'input_load_8' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4056> <RAM>
ST_6 : Operation 186 [1/1] (1.65ns)   --->   "%f = add i3 1, %select_ln30_6" [cnn/conv_1.cpp:14]   --->   Operation 186 'add' 'f' <Predicate = (!icmp_ln8)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 187 [1/1] (1.24ns)   --->   "%select_ln11 = select i1 %icmp_ln11, i8 1, i8 %add_ln11" [cnn/conv_1.cpp:11]   --->   Operation 187 'select' 'select_ln11' <Predicate = (!icmp_ln8)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 7 <SV = 6> <Delay = 16.7>
ST_7 : Operation 188 [2/4] (10.5ns)   --->   "%w_sum_4 = fadd float %tmp_8, 0.000000e+00" [cnn/conv_1.cpp:23]   --->   Operation 188 'fadd' 'w_sum_4' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 189 [1/2] (12.3ns)   --->   "%tmp_2 = fmul float %conv_1_weights_2_0_l, %input_load_6" [cnn/conv_1.cpp:23]   --->   Operation 189 'fmul' 'tmp_2' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 190 [1/2] (12.3ns)   --->   "%tmp_2_1 = fmul float %conv_1_weights_2_1_l, %input_load_7" [cnn/conv_1.cpp:23]   --->   Operation 190 'fmul' 'tmp_2_1' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 191 [1/2] (3.25ns)   --->   "%input_load_8 = load float* %input_addr_8, align 4" [cnn/conv_1.cpp:23]   --->   Operation 191 'load' 'input_load_8' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4056> <RAM>
ST_7 : Operation 192 [2/2] (13.5ns)   --->   "%tmp_2_2 = fmul float %conv_1_weights_2_2_l, %input_load_8" [cnn/conv_1.cpp:23]   --->   Operation 192 'fmul' 'tmp_2_2' <Predicate = (!icmp_ln8)> <Delay = 13.5> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 12.3>
ST_8 : Operation 193 [1/4] (10.5ns)   --->   "%w_sum_4 = fadd float %tmp_8, 0.000000e+00" [cnn/conv_1.cpp:23]   --->   Operation 193 'fadd' 'w_sum_4' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 194 [1/2] (12.3ns)   --->   "%tmp_2_2 = fmul float %conv_1_weights_2_2_l, %input_load_8" [cnn/conv_1.cpp:23]   --->   Operation 194 'fmul' 'tmp_2_2' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 11.6>
ST_9 : Operation 195 [4/4] (11.6ns)   --->   "%w_sum_4_0_1 = fadd float %w_sum_4, %tmp_0_1" [cnn/conv_1.cpp:23]   --->   Operation 195 'fadd' 'w_sum_4_0_1' <Predicate = (!icmp_ln8)> <Delay = 11.6> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 10.5>
ST_10 : Operation 196 [3/4] (10.5ns)   --->   "%w_sum_4_0_1 = fadd float %w_sum_4, %tmp_0_1" [cnn/conv_1.cpp:23]   --->   Operation 196 'fadd' 'w_sum_4_0_1' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 10.5>
ST_11 : Operation 197 [2/4] (10.5ns)   --->   "%w_sum_4_0_1 = fadd float %w_sum_4, %tmp_0_1" [cnn/conv_1.cpp:23]   --->   Operation 197 'fadd' 'w_sum_4_0_1' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 10.5>
ST_12 : Operation 198 [1/4] (10.5ns)   --->   "%w_sum_4_0_1 = fadd float %w_sum_4, %tmp_0_1" [cnn/conv_1.cpp:23]   --->   Operation 198 'fadd' 'w_sum_4_0_1' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 11.6>
ST_13 : Operation 199 [4/4] (11.6ns)   --->   "%w_sum_4_0_2 = fadd float %w_sum_4_0_1, %tmp_0_2" [cnn/conv_1.cpp:23]   --->   Operation 199 'fadd' 'w_sum_4_0_2' <Predicate = (!icmp_ln8)> <Delay = 11.6> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 10.5>
ST_14 : Operation 200 [3/4] (10.5ns)   --->   "%w_sum_4_0_2 = fadd float %w_sum_4_0_1, %tmp_0_2" [cnn/conv_1.cpp:23]   --->   Operation 200 'fadd' 'w_sum_4_0_2' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 10.5>
ST_15 : Operation 201 [2/4] (10.5ns)   --->   "%w_sum_4_0_2 = fadd float %w_sum_4_0_1, %tmp_0_2" [cnn/conv_1.cpp:23]   --->   Operation 201 'fadd' 'w_sum_4_0_2' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 10.5>
ST_16 : Operation 202 [1/4] (10.5ns)   --->   "%w_sum_4_0_2 = fadd float %w_sum_4_0_1, %tmp_0_2" [cnn/conv_1.cpp:23]   --->   Operation 202 'fadd' 'w_sum_4_0_2' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 11.6>
ST_17 : Operation 203 [4/4] (11.6ns)   --->   "%w_sum_4_1 = fadd float %w_sum_4_0_2, %tmp_1" [cnn/conv_1.cpp:23]   --->   Operation 203 'fadd' 'w_sum_4_1' <Predicate = (!icmp_ln8)> <Delay = 11.6> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 10.5>
ST_18 : Operation 204 [3/4] (10.5ns)   --->   "%w_sum_4_1 = fadd float %w_sum_4_0_2, %tmp_1" [cnn/conv_1.cpp:23]   --->   Operation 204 'fadd' 'w_sum_4_1' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 10.5>
ST_19 : Operation 205 [2/4] (10.5ns)   --->   "%w_sum_4_1 = fadd float %w_sum_4_0_2, %tmp_1" [cnn/conv_1.cpp:23]   --->   Operation 205 'fadd' 'w_sum_4_1' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 10.5>
ST_20 : Operation 206 [1/4] (10.5ns)   --->   "%w_sum_4_1 = fadd float %w_sum_4_0_2, %tmp_1" [cnn/conv_1.cpp:23]   --->   Operation 206 'fadd' 'w_sum_4_1' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 11.6>
ST_21 : Operation 207 [4/4] (11.6ns)   --->   "%w_sum_4_1_1 = fadd float %w_sum_4_1, %tmp_1_1" [cnn/conv_1.cpp:23]   --->   Operation 207 'fadd' 'w_sum_4_1_1' <Predicate = (!icmp_ln8)> <Delay = 11.6> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 10.5>
ST_22 : Operation 208 [3/4] (10.5ns)   --->   "%w_sum_4_1_1 = fadd float %w_sum_4_1, %tmp_1_1" [cnn/conv_1.cpp:23]   --->   Operation 208 'fadd' 'w_sum_4_1_1' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 10.5>
ST_23 : Operation 209 [2/4] (10.5ns)   --->   "%w_sum_4_1_1 = fadd float %w_sum_4_1, %tmp_1_1" [cnn/conv_1.cpp:23]   --->   Operation 209 'fadd' 'w_sum_4_1_1' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 10.5>
ST_24 : Operation 210 [1/4] (10.5ns)   --->   "%w_sum_4_1_1 = fadd float %w_sum_4_1, %tmp_1_1" [cnn/conv_1.cpp:23]   --->   Operation 210 'fadd' 'w_sum_4_1_1' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 11.6>
ST_25 : Operation 211 [4/4] (11.6ns)   --->   "%w_sum_4_1_2 = fadd float %w_sum_4_1_1, %tmp_1_2" [cnn/conv_1.cpp:23]   --->   Operation 211 'fadd' 'w_sum_4_1_2' <Predicate = (!icmp_ln8)> <Delay = 11.6> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 10.5>
ST_26 : Operation 212 [3/4] (10.5ns)   --->   "%w_sum_4_1_2 = fadd float %w_sum_4_1_1, %tmp_1_2" [cnn/conv_1.cpp:23]   --->   Operation 212 'fadd' 'w_sum_4_1_2' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 10.5>
ST_27 : Operation 213 [2/4] (10.5ns)   --->   "%w_sum_4_1_2 = fadd float %w_sum_4_1_1, %tmp_1_2" [cnn/conv_1.cpp:23]   --->   Operation 213 'fadd' 'w_sum_4_1_2' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 10.5>
ST_28 : Operation 214 [1/4] (10.5ns)   --->   "%w_sum_4_1_2 = fadd float %w_sum_4_1_1, %tmp_1_2" [cnn/conv_1.cpp:23]   --->   Operation 214 'fadd' 'w_sum_4_1_2' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 11.6>
ST_29 : Operation 215 [4/4] (11.6ns)   --->   "%w_sum_4_2 = fadd float %w_sum_4_1_2, %tmp_2" [cnn/conv_1.cpp:23]   --->   Operation 215 'fadd' 'w_sum_4_2' <Predicate = (!icmp_ln8)> <Delay = 11.6> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 10.5>
ST_30 : Operation 216 [3/4] (10.5ns)   --->   "%w_sum_4_2 = fadd float %w_sum_4_1_2, %tmp_2" [cnn/conv_1.cpp:23]   --->   Operation 216 'fadd' 'w_sum_4_2' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 10.5>
ST_31 : Operation 217 [2/4] (10.5ns)   --->   "%w_sum_4_2 = fadd float %w_sum_4_1_2, %tmp_2" [cnn/conv_1.cpp:23]   --->   Operation 217 'fadd' 'w_sum_4_2' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 10.5>
ST_32 : Operation 218 [1/4] (10.5ns)   --->   "%w_sum_4_2 = fadd float %w_sum_4_1_2, %tmp_2" [cnn/conv_1.cpp:23]   --->   Operation 218 'fadd' 'w_sum_4_2' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 11.6>
ST_33 : Operation 219 [4/4] (11.6ns)   --->   "%w_sum_4_2_1 = fadd float %w_sum_4_2, %tmp_2_1" [cnn/conv_1.cpp:23]   --->   Operation 219 'fadd' 'w_sum_4_2_1' <Predicate = (!icmp_ln8)> <Delay = 11.6> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 10.5>
ST_34 : Operation 220 [3/4] (10.5ns)   --->   "%w_sum_4_2_1 = fadd float %w_sum_4_2, %tmp_2_1" [cnn/conv_1.cpp:23]   --->   Operation 220 'fadd' 'w_sum_4_2_1' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 10.5>
ST_35 : Operation 221 [2/4] (10.5ns)   --->   "%w_sum_4_2_1 = fadd float %w_sum_4_2, %tmp_2_1" [cnn/conv_1.cpp:23]   --->   Operation 221 'fadd' 'w_sum_4_2_1' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 10.5>
ST_36 : Operation 222 [1/4] (10.5ns)   --->   "%w_sum_4_2_1 = fadd float %w_sum_4_2, %tmp_2_1" [cnn/conv_1.cpp:23]   --->   Operation 222 'fadd' 'w_sum_4_2_1' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 11.6>
ST_37 : Operation 223 [4/4] (11.6ns)   --->   "%w_sum_4_2_2 = fadd float %w_sum_4_2_1, %tmp_2_2" [cnn/conv_1.cpp:23]   --->   Operation 223 'fadd' 'w_sum_4_2_2' <Predicate = (!icmp_ln8)> <Delay = 11.6> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 224 [1/1] (0.00ns)   --->   "%conv_1_bias_addr = getelementptr inbounds [6 x float]* @conv_1_bias, i64 0, i64 %zext_ln23" [cnn/conv_1.cpp:26]   --->   Operation 224 'getelementptr' 'conv_1_bias_addr' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_37 : Operation 225 [2/2] (3.25ns)   --->   "%conv_1_bias_load = load float* %conv_1_bias_addr, align 4" [cnn/conv_1.cpp:26]   --->   Operation 225 'load' 'conv_1_bias_load' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 6> <ROM>

State 38 <SV = 37> <Delay = 10.5>
ST_38 : Operation 226 [3/4] (10.5ns)   --->   "%w_sum_4_2_2 = fadd float %w_sum_4_2_1, %tmp_2_2" [cnn/conv_1.cpp:23]   --->   Operation 226 'fadd' 'w_sum_4_2_2' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 227 [1/2] (3.25ns)   --->   "%conv_1_bias_load = load float* %conv_1_bias_addr, align 4" [cnn/conv_1.cpp:26]   --->   Operation 227 'load' 'conv_1_bias_load' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 6> <ROM>

State 39 <SV = 38> <Delay = 10.5>
ST_39 : Operation 228 [2/4] (10.5ns)   --->   "%w_sum_4_2_2 = fadd float %w_sum_4_2_1, %tmp_2_2" [cnn/conv_1.cpp:23]   --->   Operation 228 'fadd' 'w_sum_4_2_2' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 10.5>
ST_40 : Operation 229 [1/4] (10.5ns)   --->   "%w_sum_4_2_2 = fadd float %w_sum_4_2_1, %tmp_2_2" [cnn/conv_1.cpp:23]   --->   Operation 229 'fadd' 'w_sum_4_2_2' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 11.6>
ST_41 : Operation 230 [4/4] (11.6ns)   --->   "%w_sum = fadd float %w_sum_4_2_2, %conv_1_bias_load" [cnn/conv_1.cpp:26]   --->   Operation 230 'fadd' 'w_sum' <Predicate = (!icmp_ln8)> <Delay = 11.6> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 10.5>
ST_42 : Operation 231 [3/4] (10.5ns)   --->   "%w_sum = fadd float %w_sum_4_2_2, %conv_1_bias_load" [cnn/conv_1.cpp:26]   --->   Operation 231 'fadd' 'w_sum' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 10.5>
ST_43 : Operation 232 [2/4] (10.5ns)   --->   "%w_sum = fadd float %w_sum_4_2_2, %conv_1_bias_load" [cnn/conv_1.cpp:26]   --->   Operation 232 'fadd' 'w_sum' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 15.9>
ST_44 : Operation 233 [1/4] (10.5ns)   --->   "%w_sum = fadd float %w_sum_4_2_2, %conv_1_bias_load" [cnn/conv_1.cpp:26]   --->   Operation 233 'fadd' 'w_sum' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 234 [2/2] (5.43ns)   --->   "%tmp_s = fcmp ogt float %w_sum, 0.000000e+00" [cnn/conv_1.cpp:29]   --->   Operation 234 'fcmp' 'tmp_s' <Predicate = (!icmp_ln8)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 13.4>
ST_45 : Operation 235 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([31 x i8]* @Row_Loop_Col_Loop_Fi)"   --->   Operation 235 'specloopname' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_45 : Operation 236 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4056, i64 4056, i64 4056)"   --->   Operation 236 'speclooptripcount' 'empty' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_45 : Operation 237 [1/1] (0.00ns)   --->   "%zext_ln30 = zext i5 %select_ln30_1 to i10" [cnn/conv_1.cpp:30]   --->   Operation 237 'zext' 'zext_ln30' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_45 : Operation 238 [1/1] (3.36ns) (grouped into DSP with root node add_ln30_1)   --->   "%mul_ln30 = mul i10 26, %zext_ln30" [cnn/conv_1.cpp:30]   --->   Operation 238 'mul' 'mul_ln30' <Predicate = (!icmp_ln8)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_45 : Operation 239 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([22 x i8]* @Col_Loop_Filter1_Loo)"   --->   Operation 239 'specloopname' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_45 : Operation 240 [1/1] (0.00ns)   --->   "%zext_ln30_1 = zext i5 %select_ln30_7 to i10" [cnn/conv_1.cpp:30]   --->   Operation 240 'zext' 'zext_ln30_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_45 : Operation 241 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln30_1 = add i10 %mul_ln30, %zext_ln30_1" [cnn/conv_1.cpp:30]   --->   Operation 241 'add' 'add_ln30_1' <Predicate = (!icmp_ln8)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_45 : Operation 242 [1/1] (0.00ns)   --->   "%p_shl_cast = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %add_ln30_1, i3 0)" [cnn/conv_1.cpp:30]   --->   Operation 242 'bitconcatenate' 'p_shl_cast' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_45 : Operation 243 [1/1] (0.00ns)   --->   "%tmp_15 = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %add_ln30_1, i1 false)" [cnn/conv_1.cpp:30]   --->   Operation 243 'bitconcatenate' 'tmp_15' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_45 : Operation 244 [1/1] (0.00ns)   --->   "%zext_ln30_3 = zext i11 %tmp_15 to i13" [cnn/conv_1.cpp:30]   --->   Operation 244 'zext' 'zext_ln30_3' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_45 : Operation 245 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln30 = sub i13 %p_shl_cast, %zext_ln30_3" [cnn/conv_1.cpp:30]   --->   Operation 245 'sub' 'sub_ln30' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_45 : Operation 246 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str26) nounwind" [cnn/conv_1.cpp:15]   --->   Operation 246 'specloopname' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_45 : Operation 247 [1/1] (0.00ns)   --->   "%tmp_7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str26)" [cnn/conv_1.cpp:15]   --->   Operation 247 'specregionbegin' 'tmp_7' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_45 : Operation 248 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str37) nounwind" [cnn/conv_1.cpp:16]   --->   Operation 248 'specpipeline' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_45 : Operation 249 [1/1] (0.00ns)   --->   "%zext_ln30_6 = zext i3 %select_ln30_6 to i13" [cnn/conv_1.cpp:30]   --->   Operation 249 'zext' 'zext_ln30_6' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_45 : Operation 250 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln30_2 = add i13 %sub_ln30, %zext_ln30_6" [cnn/conv_1.cpp:30]   --->   Operation 250 'add' 'add_ln30_2' <Predicate = (!icmp_ln8)> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_45 : Operation 251 [1/1] (0.00ns)   --->   "%zext_ln30_7 = zext i13 %add_ln30_2 to i64" [cnn/conv_1.cpp:30]   --->   Operation 251 'zext' 'zext_ln30_7' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_45 : Operation 252 [1/1] (0.00ns)   --->   "%conv_out_addr = getelementptr [4056 x float]* %conv_out, i64 0, i64 %zext_ln30_7" [cnn/conv_1.cpp:30]   --->   Operation 252 'getelementptr' 'conv_out_addr' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_45 : Operation 253 [1/1] (0.00ns)   --->   "%bitcast_ln29 = bitcast float %w_sum to i32" [cnn/conv_1.cpp:29]   --->   Operation 253 'bitcast' 'bitcast_ln29' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_45 : Operation 254 [1/1] (0.00ns)   --->   "%tmp = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29, i32 23, i32 30)" [cnn/conv_1.cpp:29]   --->   Operation 254 'partselect' 'tmp' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_45 : Operation 255 [1/1] (0.00ns)   --->   "%trunc_ln29 = trunc i32 %bitcast_ln29 to i23" [cnn/conv_1.cpp:29]   --->   Operation 255 'trunc' 'trunc_ln29' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_45 : Operation 256 [1/1] (1.55ns)   --->   "%icmp_ln29 = icmp ne i8 %tmp, -1" [cnn/conv_1.cpp:29]   --->   Operation 256 'icmp' 'icmp_ln29' <Predicate = (!icmp_ln8)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 257 [1/1] (2.44ns)   --->   "%icmp_ln29_7 = icmp eq i23 %trunc_ln29, 0" [cnn/conv_1.cpp:29]   --->   Operation 257 'icmp' 'icmp_ln29_7' <Predicate = (!icmp_ln8)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 258 [1/1] (0.00ns) (grouped into LUT with out node w_sum_5)   --->   "%or_ln29 = or i1 %icmp_ln29_7, %icmp_ln29" [cnn/conv_1.cpp:29]   --->   Operation 258 'or' 'or_ln29' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 259 [1/2] (5.43ns)   --->   "%tmp_s = fcmp ogt float %w_sum, 0.000000e+00" [cnn/conv_1.cpp:29]   --->   Operation 259 'fcmp' 'tmp_s' <Predicate = (!icmp_ln8)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 260 [1/1] (0.00ns) (grouped into LUT with out node w_sum_5)   --->   "%and_ln29 = and i1 %or_ln29, %tmp_s" [cnn/conv_1.cpp:29]   --->   Operation 260 'and' 'and_ln29' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 261 [1/1] (0.97ns) (out node of the LUT)   --->   "%w_sum_5 = select i1 %and_ln29, float %w_sum, float 0.000000e+00" [cnn/conv_1.cpp:29]   --->   Operation 261 'select' 'w_sum_5' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_45 : Operation 262 [1/1] (3.25ns)   --->   "store float %w_sum_5, float* %conv_out_addr, align 4" [cnn/conv_1.cpp:30]   --->   Operation 262 'store' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4056> <RAM>
ST_45 : Operation 263 [1/1] (0.00ns)   --->   "%empty_38 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str26, i32 %tmp_7)" [cnn/conv_1.cpp:34]   --->   Operation 263 'specregionend' 'empty_38' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_45 : Operation 264 [1/1] (0.00ns)   --->   "br label %1"   --->   Operation 264 'br' <Predicate = (!icmp_ln8)> <Delay = 0.00>

State 46 <SV = 2> <Delay = 0.00>
ST_46 : Operation 265 [1/1] (0.00ns)   --->   "ret void" [cnn/conv_1.cpp:37]   --->   Operation 265 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ conv_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ conv_1_weights_0_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_1_weights_0_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_1_weights_0_2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_1_weights_1_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_1_weights_1_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_1_weights_1_2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_1_weights_2_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_1_weights_2_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_1_weights_2_2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_1_bias]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
br_ln8               (br               ) [ 01111111111111111111111111111111111111111111110]
indvar_flatten30     (phi              ) [ 00100000000000000000000000000000000000000000000]
r_0                  (phi              ) [ 00110000000000000000000000000000000000000000000]
indvar_flatten       (phi              ) [ 00110000000000000000000000000000000000000000000]
c_0                  (phi              ) [ 00100000000000000000000000000000000000000000000]
f_0                  (phi              ) [ 00100000000000000000000000000000000000000000000]
r                    (add              ) [ 00010000000000000000000000000000000000000000000]
c                    (add              ) [ 00000000000000000000000000000000000000000000000]
add_ln23_1           (add              ) [ 00000000000000000000000000000000000000000000000]
icmp_ln8             (icmp             ) [ 00111111111111111111111111111111111111111111110]
add_ln8              (add              ) [ 01111111111111111111111111111111111111111111110]
br_ln8               (br               ) [ 00000000000000000000000000000000000000000000000]
icmp_ln11            (icmp             ) [ 00011110000000000000000000000000000000000000000]
select_ln30          (select           ) [ 00000000000000000000000000000000000000000000000]
select_ln30_1        (select           ) [ 01111111111111111111111111111111111111111111110]
tmp_11               (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000]
zext_ln23_1          (zext             ) [ 00000000000000000000000000000000000000000000000]
tmp_12               (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000]
zext_ln23_2          (zext             ) [ 00000000000000000000000000000000000000000000000]
sub_ln23             (sub              ) [ 00010000000000000000000000000000000000000000000]
select_ln30_4        (select           ) [ 00000000000000000000000000000000000000000000000]
select_ln30_5        (select           ) [ 00000000000000000000000000000000000000000000000]
xor_ln30             (xor              ) [ 00000000000000000000000000000000000000000000000]
icmp_ln14            (icmp             ) [ 00000000000000000000000000000000000000000000000]
and_ln30             (and              ) [ 00000000000000000000000000000000000000000000000]
add_ln23_3           (add              ) [ 00000000000000000000000000000000000000000000000]
or_ln30              (or               ) [ 00000000000000000000000000000000000000000000000]
select_ln30_6        (select           ) [ 00111111111111111111111111111111111111111111110]
select_ln30_7        (select           ) [ 01111111111111111111111111111111111111111111110]
zext_ln30_2          (zext             ) [ 00011000000000000000000000000000000000000000000]
add_ln23_4           (add              ) [ 00000000000000000000000000000000000000000000000]
zext_ln23_7          (zext             ) [ 00000000000000000000000000000000000000000000000]
input_addr           (getelementptr    ) [ 00010000000000000000000000000000000000000000000]
add_ln23_7           (add              ) [ 00000000000000000000000000000000000000000000000]
select_ln30_8        (select           ) [ 00000000000000000000000000000000000000000000000]
zext_ln30_4          (zext             ) [ 00011000000000000000000000000000000000000000000]
add_ln23_8           (add              ) [ 00000000000000000000000000000000000000000000000]
zext_ln23_9          (zext             ) [ 00000000000000000000000000000000000000000000000]
input_addr_3         (getelementptr    ) [ 00010000000000000000000000000000000000000000000]
add_ln23_11          (add              ) [ 00000000000000000000000000000000000000000000000]
select_ln30_9        (select           ) [ 00010000000000000000000000000000000000000000000]
zext_ln23            (zext             ) [ 00111111111111111111111111111111111111000000000]
conv_1_weights_0_0_a (getelementptr    ) [ 00010000000000000000000000000000000000000000000]
conv_1_weights_0_1_a (getelementptr    ) [ 00010000000000000000000000000000000000000000000]
conv_1_weights_0_2_a (getelementptr    ) [ 00010000000000000000000000000000000000000000000]
conv_1_weights_1_0_a (getelementptr    ) [ 00010000000000000000000000000000000000000000000]
conv_1_weights_1_1_a (getelementptr    ) [ 00010000000000000000000000000000000000000000000]
conv_1_weights_1_2_a (getelementptr    ) [ 00010000000000000000000000000000000000000000000]
conv_1_weights_2_0_a (getelementptr    ) [ 00010000000000000000000000000000000000000000000]
conv_1_weights_2_1_a (getelementptr    ) [ 00010000000000000000000000000000000000000000000]
conv_1_weights_2_2_a (getelementptr    ) [ 00010000000000000000000000000000000000000000000]
add_ln23             (add              ) [ 00000000000000000000000000000000000000000000000]
select_ln30_2        (select           ) [ 00000000000000000000000000000000000000000000000]
tmp_13               (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000]
zext_ln23_3          (zext             ) [ 00000000000000000000000000000000000000000000000]
tmp_14               (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000]
zext_ln23_4          (zext             ) [ 00000000000000000000000000000000000000000000000]
sub_ln23_1           (sub              ) [ 00001000000000000000000000000000000000000000000]
select_ln30_3        (select           ) [ 00000000000000000000000000000000000000000000000]
add_ln30             (add              ) [ 00001000000000000000000000000000000000000000000]
add_ln23_5           (add              ) [ 00000000000000000000000000000000000000000000000]
zext_ln23_8          (zext             ) [ 00000000000000000000000000000000000000000000000]
input_addr_1         (getelementptr    ) [ 00001000000000000000000000000000000000000000000]
zext_ln30_5          (zext             ) [ 00001000000000000000000000000000000000000000000]
add_ln23_12          (add              ) [ 00000000000000000000000000000000000000000000000]
zext_ln23_11         (zext             ) [ 00000000000000000000000000000000000000000000000]
input_addr_6         (getelementptr    ) [ 00001000000000000000000000000000000000000000000]
conv_1_weights_0_0_l (load             ) [ 00001000000000000000000000000000000000000000000]
input_load           (load             ) [ 00001000000000000000000000000000000000000000000]
conv_1_weights_0_1_l (load             ) [ 00001000000000000000000000000000000000000000000]
input_load_1         (load             ) [ 00001000000000000000000000000000000000000000000]
conv_1_weights_0_2_l (load             ) [ 00001100000000000000000000000000000000000000000]
conv_1_weights_1_0_l (load             ) [ 00001100000000000000000000000000000000000000000]
conv_1_weights_1_1_l (load             ) [ 00001110000000000000000000000000000000000000000]
conv_1_weights_1_2_l (load             ) [ 00001110000000000000000000000000000000000000000]
conv_1_weights_2_0_l (load             ) [ 00101111000000000000000000000000000000000000000]
conv_1_weights_2_1_l (load             ) [ 00101111000000000000000000000000000000000000000]
conv_1_weights_2_2_l (load             ) [ 00111111100000000000000000000000000000000000000]
add_ln11             (add              ) [ 00001110000000000000000000000000000000000000000]
tmp_9                (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000]
zext_ln23_5          (zext             ) [ 00000000000000000000000000000000000000000000000]
tmp_10               (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000]
zext_ln23_6          (zext             ) [ 00000000000000000000000000000000000000000000000]
sub_ln23_2           (sub              ) [ 00000000000000000000000000000000000000000000000]
add_ln23_6           (add              ) [ 00000100000000000000000000000000000000000000000]
add_ln23_9           (add              ) [ 00000000000000000000000000000000000000000000000]
zext_ln23_10         (zext             ) [ 00000000000000000000000000000000000000000000000]
input_addr_4         (getelementptr    ) [ 00000100000000000000000000000000000000000000000]
add_ln23_10          (add              ) [ 00000100000000000000000000000000000000000000000]
add_ln23_13          (add              ) [ 00000000000000000000000000000000000000000000000]
zext_ln23_12         (zext             ) [ 00000000000000000000000000000000000000000000000]
input_addr_7         (getelementptr    ) [ 00000100000000000000000000000000000000000000000]
add_ln23_14          (add              ) [ 00000110000000000000000000000000000000000000000]
tmp_8                (fmul             ) [ 00110111100000000000000000000000000000000000000]
tmp_0_1              (fmul             ) [ 00111111111110000000000000000000000000000000000]
input_load_2         (load             ) [ 00000100000000000000000000000000000000000000000]
input_load_3         (load             ) [ 00000100000000000000000000000000000000000000000]
sext_ln23            (sext             ) [ 00000000000000000000000000000000000000000000000]
input_addr_2         (getelementptr    ) [ 00000010000000000000000000000000000000000000000]
sext_ln23_1          (sext             ) [ 00000000000000000000000000000000000000000000000]
input_addr_5         (getelementptr    ) [ 00000010000000000000000000000000000000000000000]
tmp_0_2              (fmul             ) [ 00111111111111111000000000000000000000000000000]
tmp_1                (fmul             ) [ 00111111111111111111100000000000000000000000000]
input_load_4         (load             ) [ 00000010000000000000000000000000000000000000000]
input_load_5         (load             ) [ 00000010000000000000000000000000000000000000000]
zext_ln23_13         (zext             ) [ 00000000000000000000000000000000000000000000000]
input_addr_8         (getelementptr    ) [ 00100001000000000000000000000000000000000000000]
tmp_1_1              (fmul             ) [ 00111111111111111111111110000000000000000000000]
tmp_1_2              (fmul             ) [ 00111111111111111111111111111000000000000000000]
input_load_6         (load             ) [ 00100001000000000000000000000000000000000000000]
input_load_7         (load             ) [ 00100001000000000000000000000000000000000000000]
f                    (add              ) [ 01111111111111111111111111111111111111111111110]
select_ln11          (select           ) [ 01111111111111111111111111111111111111111111110]
tmp_2                (fmul             ) [ 00111110111111111111111111111111100000000000000]
tmp_2_1              (fmul             ) [ 00111110111111111111111111111111111110000000000]
input_load_8         (load             ) [ 00010000100000000000000000000000000000000000000]
w_sum_4              (fadd             ) [ 00101110011110000000000000000000000000000000000]
tmp_2_2              (fmul             ) [ 00111110011111111111111111111111111111111000000]
w_sum_4_0_1          (fadd             ) [ 00011110000001111000000000000000000000000000000]
w_sum_4_0_2          (fadd             ) [ 00111100000000000111100000000000000000000000000]
w_sum_4_1            (fadd             ) [ 00111010000000000000011110000000000000000000000]
w_sum_4_1_1          (fadd             ) [ 00110110000000000000000001111000000000000000000]
w_sum_4_1_2          (fadd             ) [ 00101110000000000000000000000111100000000000000]
w_sum_4_2            (fadd             ) [ 00011110000000000000000000000000011110000000000]
w_sum_4_2_1          (fadd             ) [ 00111100000000000000000000000000000001111000000]
conv_1_bias_addr     (getelementptr    ) [ 00010000000000000000000000000000000000100000000]
conv_1_bias_load     (load             ) [ 00111110000000000000000000000000000000011111100]
w_sum_4_2_2          (fadd             ) [ 00111010000000000000000000000000000000000111100]
w_sum                (fadd             ) [ 00000100000000000000000000000000000000000000010]
specloopname_ln0     (specloopname     ) [ 00000000000000000000000000000000000000000000000]
empty                (speclooptripcount) [ 00000000000000000000000000000000000000000000000]
zext_ln30            (zext             ) [ 00000000000000000000000000000000000000000000000]
mul_ln30             (mul              ) [ 00000000000000000000000000000000000000000000000]
specloopname_ln0     (specloopname     ) [ 00000000000000000000000000000000000000000000000]
zext_ln30_1          (zext             ) [ 00000000000000000000000000000000000000000000000]
add_ln30_1           (add              ) [ 00000000000000000000000000000000000000000000000]
p_shl_cast           (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000]
tmp_15               (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000]
zext_ln30_3          (zext             ) [ 00000000000000000000000000000000000000000000000]
sub_ln30             (sub              ) [ 00000000000000000000000000000000000000000000000]
specloopname_ln15    (specloopname     ) [ 00000000000000000000000000000000000000000000000]
tmp_7                (specregionbegin  ) [ 00000000000000000000000000000000000000000000000]
specpipeline_ln16    (specpipeline     ) [ 00000000000000000000000000000000000000000000000]
zext_ln30_6          (zext             ) [ 00000000000000000000000000000000000000000000000]
add_ln30_2           (add              ) [ 00000000000000000000000000000000000000000000000]
zext_ln30_7          (zext             ) [ 00000000000000000000000000000000000000000000000]
conv_out_addr        (getelementptr    ) [ 00000000000000000000000000000000000000000000000]
bitcast_ln29         (bitcast          ) [ 00000000000000000000000000000000000000000000000]
tmp                  (partselect       ) [ 00000000000000000000000000000000000000000000000]
trunc_ln29           (trunc            ) [ 00000000000000000000000000000000000000000000000]
icmp_ln29            (icmp             ) [ 00000000000000000000000000000000000000000000000]
icmp_ln29_7          (icmp             ) [ 00000000000000000000000000000000000000000000000]
or_ln29              (or               ) [ 00000000000000000000000000000000000000000000000]
tmp_s                (fcmp             ) [ 00000000000000000000000000000000000000000000000]
and_ln29             (and              ) [ 00000000000000000000000000000000000000000000000]
w_sum_5              (select           ) [ 00000000000000000000000000000000000000000000000]
store_ln30           (store            ) [ 00000000000000000000000000000000000000000000000]
empty_38             (specregionend    ) [ 00000000000000000000000000000000000000000000000]
br_ln0               (br               ) [ 01111111111111111111111111111111111111111111110]
ret_ln37             (ret              ) [ 00000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="conv_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_out"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="conv_1_weights_0_0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1_weights_0_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="conv_1_weights_0_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1_weights_0_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="conv_1_weights_0_2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1_weights_0_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="conv_1_weights_1_0">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1_weights_1_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="conv_1_weights_1_1">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1_weights_1_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="conv_1_weights_1_2">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1_weights_1_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="conv_1_weights_2_0">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1_weights_2_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="conv_1_weights_2_1">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1_weights_2_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="conv_1_weights_2_2">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1_weights_2_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="conv_1_bias">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1_bias"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i5.i5"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i5.i2"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Row_Loop_Col_Loop_Fi"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Col_Loop_Filter1_Loo"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i10.i3"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i10.i1"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str26"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str37"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="106" class="1004" name="input_addr_gep_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="32" slack="0"/>
<pin id="108" dir="0" index="1" bw="1" slack="0"/>
<pin id="109" dir="0" index="2" bw="11" slack="0"/>
<pin id="110" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr/2 "/>
</bind>
</comp>

<comp id="113" class="1004" name="input_addr_3_gep_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="32" slack="0"/>
<pin id="115" dir="0" index="1" bw="1" slack="0"/>
<pin id="116" dir="0" index="2" bw="11" slack="0"/>
<pin id="117" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_3/2 "/>
</bind>
</comp>

<comp id="120" class="1004" name="conv_1_weights_0_0_a_gep_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="32" slack="0"/>
<pin id="122" dir="0" index="1" bw="1" slack="0"/>
<pin id="123" dir="0" index="2" bw="3" slack="0"/>
<pin id="124" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_weights_0_0_a/2 "/>
</bind>
</comp>

<comp id="127" class="1004" name="grp_access_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="3" slack="0"/>
<pin id="129" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="130" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="131" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_1_weights_0_0_l/2 "/>
</bind>
</comp>

<comp id="133" class="1004" name="grp_access_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="10" slack="0"/>
<pin id="135" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="136" dir="0" index="2" bw="0" slack="0"/>
<pin id="152" dir="0" index="4" bw="10" slack="2147483647"/>
<pin id="153" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="154" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="137" dir="1" index="3" bw="32" slack="0"/>
<pin id="155" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_load/2 input_load_1/2 input_load_2/3 input_load_3/3 input_load_4/4 input_load_5/4 input_load_6/5 input_load_7/5 input_load_8/6 "/>
</bind>
</comp>

<comp id="139" class="1004" name="conv_1_weights_0_1_a_gep_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="32" slack="0"/>
<pin id="141" dir="0" index="1" bw="1" slack="0"/>
<pin id="142" dir="0" index="2" bw="3" slack="0"/>
<pin id="143" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_weights_0_1_a/2 "/>
</bind>
</comp>

<comp id="146" class="1004" name="grp_access_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="3" slack="0"/>
<pin id="148" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="149" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="150" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_1_weights_0_1_l/2 "/>
</bind>
</comp>

<comp id="157" class="1004" name="conv_1_weights_0_2_a_gep_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="32" slack="0"/>
<pin id="159" dir="0" index="1" bw="1" slack="0"/>
<pin id="160" dir="0" index="2" bw="3" slack="0"/>
<pin id="161" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_weights_0_2_a/2 "/>
</bind>
</comp>

<comp id="164" class="1004" name="grp_access_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="3" slack="0"/>
<pin id="166" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="167" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="168" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_1_weights_0_2_l/2 "/>
</bind>
</comp>

<comp id="170" class="1004" name="conv_1_weights_1_0_a_gep_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="32" slack="0"/>
<pin id="172" dir="0" index="1" bw="1" slack="0"/>
<pin id="173" dir="0" index="2" bw="3" slack="0"/>
<pin id="174" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_weights_1_0_a/2 "/>
</bind>
</comp>

<comp id="177" class="1004" name="grp_access_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="3" slack="0"/>
<pin id="179" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="180" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="181" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_1_weights_1_0_l/2 "/>
</bind>
</comp>

<comp id="183" class="1004" name="conv_1_weights_1_1_a_gep_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="32" slack="0"/>
<pin id="185" dir="0" index="1" bw="1" slack="0"/>
<pin id="186" dir="0" index="2" bw="3" slack="0"/>
<pin id="187" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_weights_1_1_a/2 "/>
</bind>
</comp>

<comp id="190" class="1004" name="grp_access_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="3" slack="0"/>
<pin id="192" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="193" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="194" dir="1" index="3" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_1_weights_1_1_l/2 "/>
</bind>
</comp>

<comp id="196" class="1004" name="conv_1_weights_1_2_a_gep_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="32" slack="0"/>
<pin id="198" dir="0" index="1" bw="1" slack="0"/>
<pin id="199" dir="0" index="2" bw="3" slack="0"/>
<pin id="200" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_weights_1_2_a/2 "/>
</bind>
</comp>

<comp id="203" class="1004" name="grp_access_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="3" slack="0"/>
<pin id="205" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="206" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="207" dir="1" index="3" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_1_weights_1_2_l/2 "/>
</bind>
</comp>

<comp id="209" class="1004" name="conv_1_weights_2_0_a_gep_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="32" slack="0"/>
<pin id="211" dir="0" index="1" bw="1" slack="0"/>
<pin id="212" dir="0" index="2" bw="3" slack="0"/>
<pin id="213" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_weights_2_0_a/2 "/>
</bind>
</comp>

<comp id="216" class="1004" name="grp_access_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="3" slack="0"/>
<pin id="218" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="219" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="220" dir="1" index="3" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_1_weights_2_0_l/2 "/>
</bind>
</comp>

<comp id="222" class="1004" name="conv_1_weights_2_1_a_gep_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="32" slack="0"/>
<pin id="224" dir="0" index="1" bw="1" slack="0"/>
<pin id="225" dir="0" index="2" bw="3" slack="0"/>
<pin id="226" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_weights_2_1_a/2 "/>
</bind>
</comp>

<comp id="229" class="1004" name="grp_access_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="3" slack="0"/>
<pin id="231" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="232" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="233" dir="1" index="3" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_1_weights_2_1_l/2 "/>
</bind>
</comp>

<comp id="235" class="1004" name="conv_1_weights_2_2_a_gep_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="32" slack="0"/>
<pin id="237" dir="0" index="1" bw="1" slack="0"/>
<pin id="238" dir="0" index="2" bw="3" slack="0"/>
<pin id="239" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_weights_2_2_a/2 "/>
</bind>
</comp>

<comp id="242" class="1004" name="grp_access_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="3" slack="0"/>
<pin id="244" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="245" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="246" dir="1" index="3" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_1_weights_2_2_l/2 "/>
</bind>
</comp>

<comp id="248" class="1004" name="input_addr_1_gep_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="32" slack="0"/>
<pin id="250" dir="0" index="1" bw="1" slack="0"/>
<pin id="251" dir="0" index="2" bw="11" slack="0"/>
<pin id="252" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_1/3 "/>
</bind>
</comp>

<comp id="255" class="1004" name="input_addr_6_gep_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="32" slack="0"/>
<pin id="257" dir="0" index="1" bw="1" slack="0"/>
<pin id="258" dir="0" index="2" bw="11" slack="0"/>
<pin id="259" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_6/3 "/>
</bind>
</comp>

<comp id="264" class="1004" name="input_addr_4_gep_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="32" slack="0"/>
<pin id="266" dir="0" index="1" bw="1" slack="0"/>
<pin id="267" dir="0" index="2" bw="11" slack="0"/>
<pin id="268" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_4/4 "/>
</bind>
</comp>

<comp id="271" class="1004" name="input_addr_7_gep_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="32" slack="0"/>
<pin id="273" dir="0" index="1" bw="1" slack="0"/>
<pin id="274" dir="0" index="2" bw="11" slack="0"/>
<pin id="275" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_7/4 "/>
</bind>
</comp>

<comp id="280" class="1004" name="input_addr_2_gep_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="32" slack="0"/>
<pin id="282" dir="0" index="1" bw="1" slack="0"/>
<pin id="283" dir="0" index="2" bw="11" slack="0"/>
<pin id="284" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_2/5 "/>
</bind>
</comp>

<comp id="287" class="1004" name="input_addr_5_gep_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="32" slack="0"/>
<pin id="289" dir="0" index="1" bw="1" slack="0"/>
<pin id="290" dir="0" index="2" bw="11" slack="0"/>
<pin id="291" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_5/5 "/>
</bind>
</comp>

<comp id="296" class="1004" name="input_addr_8_gep_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="32" slack="0"/>
<pin id="298" dir="0" index="1" bw="1" slack="0"/>
<pin id="299" dir="0" index="2" bw="11" slack="0"/>
<pin id="300" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_8/6 "/>
</bind>
</comp>

<comp id="304" class="1004" name="conv_1_bias_addr_gep_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="32" slack="0"/>
<pin id="306" dir="0" index="1" bw="1" slack="0"/>
<pin id="307" dir="0" index="2" bw="3" slack="35"/>
<pin id="308" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_bias_addr/37 "/>
</bind>
</comp>

<comp id="311" class="1004" name="grp_access_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="3" slack="0"/>
<pin id="313" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="314" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="315" dir="1" index="3" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_1_bias_load/37 "/>
</bind>
</comp>

<comp id="317" class="1004" name="conv_out_addr_gep_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="32" slack="0"/>
<pin id="319" dir="0" index="1" bw="1" slack="0"/>
<pin id="320" dir="0" index="2" bw="13" slack="0"/>
<pin id="321" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_out_addr/45 "/>
</bind>
</comp>

<comp id="324" class="1004" name="store_ln30_access_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="12" slack="0"/>
<pin id="326" dir="0" index="1" bw="32" slack="0"/>
<pin id="327" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="328" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln30/45 "/>
</bind>
</comp>

<comp id="330" class="1005" name="indvar_flatten30_reg_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="12" slack="1"/>
<pin id="332" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten30 (phireg) "/>
</bind>
</comp>

<comp id="334" class="1004" name="indvar_flatten30_phi_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="1" slack="1"/>
<pin id="336" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="337" dir="0" index="2" bw="12" slack="0"/>
<pin id="338" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="339" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten30/2 "/>
</bind>
</comp>

<comp id="341" class="1005" name="r_0_reg_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="5" slack="1"/>
<pin id="343" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="r_0 (phireg) "/>
</bind>
</comp>

<comp id="345" class="1004" name="r_0_phi_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="1" slack="1"/>
<pin id="347" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="348" dir="0" index="2" bw="5" slack="0"/>
<pin id="349" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="350" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r_0/2 "/>
</bind>
</comp>

<comp id="353" class="1005" name="indvar_flatten_reg_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="8" slack="1"/>
<pin id="355" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="357" class="1004" name="indvar_flatten_phi_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="1" slack="1"/>
<pin id="359" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="360" dir="0" index="2" bw="8" slack="1"/>
<pin id="361" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="362" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="365" class="1005" name="c_0_reg_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="5" slack="1"/>
<pin id="367" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="c_0 (phireg) "/>
</bind>
</comp>

<comp id="369" class="1004" name="c_0_phi_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="1" slack="1"/>
<pin id="371" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="372" dir="0" index="2" bw="5" slack="0"/>
<pin id="373" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="374" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c_0/2 "/>
</bind>
</comp>

<comp id="376" class="1005" name="f_0_reg_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="3" slack="1"/>
<pin id="378" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="f_0 (phireg) "/>
</bind>
</comp>

<comp id="380" class="1004" name="f_0_phi_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="1" slack="1"/>
<pin id="382" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="383" dir="0" index="2" bw="3" slack="1"/>
<pin id="384" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="385" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="f_0/2 "/>
</bind>
</comp>

<comp id="387" class="1004" name="grp_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="32" slack="1"/>
<pin id="389" dir="0" index="1" bw="32" slack="0"/>
<pin id="390" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="w_sum_4/5 w_sum_4_0_1/9 w_sum_4_0_2/13 w_sum_4_1/17 w_sum_4_1_1/21 "/>
</bind>
</comp>

<comp id="392" class="1004" name="grp_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="32" slack="1"/>
<pin id="394" dir="0" index="1" bw="32" slack="3"/>
<pin id="395" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="w_sum_4_1_2/25 w_sum_4_2/29 w_sum_4_2_1/33 w_sum_4_2_2/37 w_sum/41 "/>
</bind>
</comp>

<comp id="396" class="1004" name="grp_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="32" slack="0"/>
<pin id="398" dir="0" index="1" bw="32" slack="0"/>
<pin id="399" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_8/3 tmp_0_2/4 tmp_1_1/5 tmp_2/6 tmp_2_2/7 "/>
</bind>
</comp>

<comp id="402" class="1004" name="grp_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="32" slack="0"/>
<pin id="404" dir="0" index="1" bw="32" slack="0"/>
<pin id="405" dir="1" index="2" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_0_1/3 tmp_1/4 tmp_1_2/5 tmp_2_1/6 "/>
</bind>
</comp>

<comp id="408" class="1004" name="grp_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="32" slack="0"/>
<pin id="410" dir="0" index="1" bw="32" slack="0"/>
<pin id="411" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_s/44 "/>
</bind>
</comp>

<comp id="414" class="1005" name="reg_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="32" slack="1"/>
<pin id="416" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="input_load input_load_2 input_load_4 input_load_6 input_load_8 "/>
</bind>
</comp>

<comp id="419" class="1005" name="reg_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="32" slack="1"/>
<pin id="421" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="input_load_1 input_load_3 input_load_5 input_load_7 "/>
</bind>
</comp>

<comp id="424" class="1005" name="reg_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="32" slack="1"/>
<pin id="426" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_sum_4_2_2 w_sum "/>
</bind>
</comp>

<comp id="430" class="1004" name="r_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="5" slack="0"/>
<pin id="432" dir="0" index="1" bw="1" slack="0"/>
<pin id="433" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r/2 "/>
</bind>
</comp>

<comp id="436" class="1004" name="c_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="5" slack="0"/>
<pin id="438" dir="0" index="1" bw="1" slack="0"/>
<pin id="439" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c/2 "/>
</bind>
</comp>

<comp id="442" class="1004" name="add_ln23_1_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="5" slack="0"/>
<pin id="444" dir="0" index="1" bw="3" slack="0"/>
<pin id="445" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln23_1/2 "/>
</bind>
</comp>

<comp id="448" class="1004" name="icmp_ln8_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="12" slack="0"/>
<pin id="450" dir="0" index="1" bw="7" slack="0"/>
<pin id="451" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln8/2 "/>
</bind>
</comp>

<comp id="454" class="1004" name="add_ln8_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="12" slack="0"/>
<pin id="456" dir="0" index="1" bw="1" slack="0"/>
<pin id="457" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln8/2 "/>
</bind>
</comp>

<comp id="460" class="1004" name="icmp_ln11_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="8" slack="0"/>
<pin id="462" dir="0" index="1" bw="8" slack="0"/>
<pin id="463" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln11/2 "/>
</bind>
</comp>

<comp id="466" class="1004" name="select_ln30_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="1" slack="0"/>
<pin id="468" dir="0" index="1" bw="1" slack="0"/>
<pin id="469" dir="0" index="2" bw="5" slack="0"/>
<pin id="470" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln30/2 "/>
</bind>
</comp>

<comp id="474" class="1004" name="select_ln30_1_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="1" slack="0"/>
<pin id="476" dir="0" index="1" bw="5" slack="0"/>
<pin id="477" dir="0" index="2" bw="5" slack="0"/>
<pin id="478" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln30_1/2 "/>
</bind>
</comp>

<comp id="482" class="1004" name="tmp_11_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="10" slack="0"/>
<pin id="484" dir="0" index="1" bw="5" slack="0"/>
<pin id="485" dir="0" index="2" bw="1" slack="0"/>
<pin id="486" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_11/2 "/>
</bind>
</comp>

<comp id="490" class="1004" name="zext_ln23_1_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="10" slack="0"/>
<pin id="492" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23_1/2 "/>
</bind>
</comp>

<comp id="494" class="1004" name="tmp_12_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="7" slack="0"/>
<pin id="496" dir="0" index="1" bw="5" slack="0"/>
<pin id="497" dir="0" index="2" bw="1" slack="0"/>
<pin id="498" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_12/2 "/>
</bind>
</comp>

<comp id="502" class="1004" name="zext_ln23_2_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="7" slack="0"/>
<pin id="504" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23_2/2 "/>
</bind>
</comp>

<comp id="506" class="1004" name="sub_ln23_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="10" slack="0"/>
<pin id="508" dir="0" index="1" bw="7" slack="0"/>
<pin id="509" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln23/2 "/>
</bind>
</comp>

<comp id="512" class="1004" name="select_ln30_4_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="1" slack="0"/>
<pin id="514" dir="0" index="1" bw="1" slack="0"/>
<pin id="515" dir="0" index="2" bw="5" slack="0"/>
<pin id="516" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln30_4/2 "/>
</bind>
</comp>

<comp id="520" class="1004" name="select_ln30_5_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="1" slack="0"/>
<pin id="522" dir="0" index="1" bw="3" slack="0"/>
<pin id="523" dir="0" index="2" bw="5" slack="0"/>
<pin id="524" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln30_5/2 "/>
</bind>
</comp>

<comp id="528" class="1004" name="xor_ln30_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="1" slack="0"/>
<pin id="530" dir="0" index="1" bw="1" slack="0"/>
<pin id="531" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln30/2 "/>
</bind>
</comp>

<comp id="534" class="1004" name="icmp_ln14_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="3" slack="0"/>
<pin id="536" dir="0" index="1" bw="2" slack="0"/>
<pin id="537" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln14/2 "/>
</bind>
</comp>

<comp id="540" class="1004" name="and_ln30_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="1" slack="0"/>
<pin id="542" dir="0" index="1" bw="1" slack="0"/>
<pin id="543" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln30/2 "/>
</bind>
</comp>

<comp id="546" class="1004" name="add_ln23_3_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="1" slack="0"/>
<pin id="548" dir="0" index="1" bw="5" slack="0"/>
<pin id="549" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln23_3/2 "/>
</bind>
</comp>

<comp id="552" class="1004" name="or_ln30_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="1" slack="0"/>
<pin id="554" dir="0" index="1" bw="1" slack="0"/>
<pin id="555" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln30/2 "/>
</bind>
</comp>

<comp id="558" class="1004" name="select_ln30_6_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="1" slack="0"/>
<pin id="560" dir="0" index="1" bw="1" slack="0"/>
<pin id="561" dir="0" index="2" bw="3" slack="0"/>
<pin id="562" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln30_6/2 "/>
</bind>
</comp>

<comp id="566" class="1004" name="select_ln30_7_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="1" slack="0"/>
<pin id="568" dir="0" index="1" bw="5" slack="0"/>
<pin id="569" dir="0" index="2" bw="5" slack="0"/>
<pin id="570" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln30_7/2 "/>
</bind>
</comp>

<comp id="574" class="1004" name="zext_ln30_2_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="5" slack="0"/>
<pin id="576" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln30_2/2 "/>
</bind>
</comp>

<comp id="578" class="1004" name="add_ln23_4_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="11" slack="0"/>
<pin id="580" dir="0" index="1" bw="5" slack="0"/>
<pin id="581" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln23_4/2 "/>
</bind>
</comp>

<comp id="584" class="1004" name="zext_ln23_7_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="11" slack="0"/>
<pin id="586" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23_7/2 "/>
</bind>
</comp>

<comp id="589" class="1004" name="add_ln23_7_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="3" slack="0"/>
<pin id="591" dir="0" index="1" bw="5" slack="0"/>
<pin id="592" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln23_7/2 "/>
</bind>
</comp>

<comp id="595" class="1004" name="select_ln30_8_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="1" slack="0"/>
<pin id="597" dir="0" index="1" bw="5" slack="0"/>
<pin id="598" dir="0" index="2" bw="5" slack="0"/>
<pin id="599" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln30_8/2 "/>
</bind>
</comp>

<comp id="603" class="1004" name="zext_ln30_4_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="5" slack="0"/>
<pin id="605" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln30_4/2 "/>
</bind>
</comp>

<comp id="607" class="1004" name="add_ln23_8_fu_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="11" slack="0"/>
<pin id="609" dir="0" index="1" bw="5" slack="0"/>
<pin id="610" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln23_8/2 "/>
</bind>
</comp>

<comp id="613" class="1004" name="zext_ln23_9_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="11" slack="0"/>
<pin id="615" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23_9/2 "/>
</bind>
</comp>

<comp id="618" class="1004" name="add_ln23_11_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="3" slack="0"/>
<pin id="620" dir="0" index="1" bw="5" slack="0"/>
<pin id="621" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln23_11/2 "/>
</bind>
</comp>

<comp id="624" class="1004" name="select_ln30_9_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="1" slack="0"/>
<pin id="626" dir="0" index="1" bw="5" slack="0"/>
<pin id="627" dir="0" index="2" bw="5" slack="0"/>
<pin id="628" dir="1" index="3" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln30_9/2 "/>
</bind>
</comp>

<comp id="632" class="1004" name="zext_ln23_fu_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="3" slack="0"/>
<pin id="634" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23/2 "/>
</bind>
</comp>

<comp id="645" class="1004" name="add_ln23_fu_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="3" slack="0"/>
<pin id="647" dir="0" index="1" bw="5" slack="1"/>
<pin id="648" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln23/3 "/>
</bind>
</comp>

<comp id="651" class="1004" name="select_ln30_2_fu_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="1" slack="1"/>
<pin id="653" dir="0" index="1" bw="5" slack="0"/>
<pin id="654" dir="0" index="2" bw="5" slack="1"/>
<pin id="655" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln30_2/3 "/>
</bind>
</comp>

<comp id="657" class="1004" name="tmp_13_fu_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="10" slack="0"/>
<pin id="659" dir="0" index="1" bw="5" slack="0"/>
<pin id="660" dir="0" index="2" bw="1" slack="0"/>
<pin id="661" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_13/3 "/>
</bind>
</comp>

<comp id="665" class="1004" name="zext_ln23_3_fu_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="10" slack="0"/>
<pin id="667" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23_3/3 "/>
</bind>
</comp>

<comp id="669" class="1004" name="tmp_14_fu_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="7" slack="0"/>
<pin id="671" dir="0" index="1" bw="5" slack="0"/>
<pin id="672" dir="0" index="2" bw="1" slack="0"/>
<pin id="673" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_14/3 "/>
</bind>
</comp>

<comp id="677" class="1004" name="zext_ln23_4_fu_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="7" slack="0"/>
<pin id="679" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23_4/3 "/>
</bind>
</comp>

<comp id="681" class="1004" name="sub_ln23_1_fu_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="10" slack="0"/>
<pin id="683" dir="0" index="1" bw="7" slack="0"/>
<pin id="684" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln23_1/3 "/>
</bind>
</comp>

<comp id="687" class="1004" name="select_ln30_3_fu_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="1" slack="1"/>
<pin id="689" dir="0" index="1" bw="3" slack="0"/>
<pin id="690" dir="0" index="2" bw="3" slack="0"/>
<pin id="691" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln30_3/3 "/>
</bind>
</comp>

<comp id="694" class="1004" name="add_ln30_fu_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="5" slack="1"/>
<pin id="696" dir="0" index="1" bw="3" slack="0"/>
<pin id="697" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln30/3 "/>
</bind>
</comp>

<comp id="700" class="1004" name="add_ln23_5_fu_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="11" slack="0"/>
<pin id="702" dir="0" index="1" bw="5" slack="1"/>
<pin id="703" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln23_5/3 "/>
</bind>
</comp>

<comp id="705" class="1004" name="zext_ln23_8_fu_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="11" slack="0"/>
<pin id="707" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23_8/3 "/>
</bind>
</comp>

<comp id="710" class="1004" name="zext_ln30_5_fu_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="5" slack="1"/>
<pin id="712" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln30_5/3 "/>
</bind>
</comp>

<comp id="713" class="1004" name="add_ln23_12_fu_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="11" slack="1"/>
<pin id="715" dir="0" index="1" bw="5" slack="0"/>
<pin id="716" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln23_12/3 "/>
</bind>
</comp>

<comp id="718" class="1004" name="zext_ln23_11_fu_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="11" slack="0"/>
<pin id="720" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23_11/3 "/>
</bind>
</comp>

<comp id="723" class="1004" name="add_ln11_fu_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="1" slack="0"/>
<pin id="725" dir="0" index="1" bw="8" slack="1"/>
<pin id="726" dir="1" index="2" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln11/3 "/>
</bind>
</comp>

<comp id="729" class="1004" name="tmp_9_fu_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="10" slack="0"/>
<pin id="731" dir="0" index="1" bw="5" slack="1"/>
<pin id="732" dir="0" index="2" bw="1" slack="0"/>
<pin id="733" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_9/4 "/>
</bind>
</comp>

<comp id="736" class="1004" name="zext_ln23_5_fu_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="10" slack="0"/>
<pin id="738" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23_5/4 "/>
</bind>
</comp>

<comp id="740" class="1004" name="tmp_10_fu_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="7" slack="0"/>
<pin id="742" dir="0" index="1" bw="5" slack="1"/>
<pin id="743" dir="0" index="2" bw="1" slack="0"/>
<pin id="744" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_10/4 "/>
</bind>
</comp>

<comp id="747" class="1004" name="zext_ln23_6_fu_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="7" slack="0"/>
<pin id="749" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23_6/4 "/>
</bind>
</comp>

<comp id="751" class="1004" name="sub_ln23_2_fu_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="10" slack="0"/>
<pin id="753" dir="0" index="1" bw="7" slack="0"/>
<pin id="754" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln23_2/4 "/>
</bind>
</comp>

<comp id="757" class="1004" name="add_ln23_6_fu_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="11" slack="0"/>
<pin id="759" dir="0" index="1" bw="5" slack="2"/>
<pin id="760" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln23_6/4 "/>
</bind>
</comp>

<comp id="762" class="1004" name="add_ln23_9_fu_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="11" slack="1"/>
<pin id="764" dir="0" index="1" bw="5" slack="2"/>
<pin id="765" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln23_9/4 "/>
</bind>
</comp>

<comp id="766" class="1004" name="zext_ln23_10_fu_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="11" slack="0"/>
<pin id="768" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23_10/4 "/>
</bind>
</comp>

<comp id="771" class="1004" name="add_ln23_10_fu_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="11" slack="0"/>
<pin id="773" dir="0" index="1" bw="5" slack="2"/>
<pin id="774" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln23_10/4 "/>
</bind>
</comp>

<comp id="776" class="1004" name="add_ln23_13_fu_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="11" slack="1"/>
<pin id="778" dir="0" index="1" bw="5" slack="1"/>
<pin id="779" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln23_13/4 "/>
</bind>
</comp>

<comp id="780" class="1004" name="zext_ln23_12_fu_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="11" slack="0"/>
<pin id="782" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23_12/4 "/>
</bind>
</comp>

<comp id="785" class="1004" name="add_ln23_14_fu_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="11" slack="0"/>
<pin id="787" dir="0" index="1" bw="5" slack="1"/>
<pin id="788" dir="1" index="2" bw="11" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln23_14/4 "/>
</bind>
</comp>

<comp id="790" class="1004" name="sext_ln23_fu_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="11" slack="1"/>
<pin id="792" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln23/5 "/>
</bind>
</comp>

<comp id="794" class="1004" name="sext_ln23_1_fu_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="11" slack="1"/>
<pin id="796" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln23_1/5 "/>
</bind>
</comp>

<comp id="798" class="1004" name="zext_ln23_13_fu_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="11" slack="2"/>
<pin id="800" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23_13/6 "/>
</bind>
</comp>

<comp id="802" class="1004" name="f_fu_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="1" slack="0"/>
<pin id="804" dir="0" index="1" bw="3" slack="4"/>
<pin id="805" dir="1" index="2" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="f/6 "/>
</bind>
</comp>

<comp id="807" class="1004" name="select_ln11_fu_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="1" slack="4"/>
<pin id="809" dir="0" index="1" bw="1" slack="0"/>
<pin id="810" dir="0" index="2" bw="8" slack="3"/>
<pin id="811" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln11/6 "/>
</bind>
</comp>

<comp id="813" class="1004" name="zext_ln30_fu_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="5" slack="43"/>
<pin id="815" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln30/45 "/>
</bind>
</comp>

<comp id="816" class="1004" name="zext_ln30_1_fu_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="5" slack="43"/>
<pin id="818" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln30_1/45 "/>
</bind>
</comp>

<comp id="819" class="1004" name="p_shl_cast_fu_819">
<pin_list>
<pin id="820" dir="0" index="0" bw="13" slack="0"/>
<pin id="821" dir="0" index="1" bw="10" slack="0"/>
<pin id="822" dir="0" index="2" bw="1" slack="0"/>
<pin id="823" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl_cast/45 "/>
</bind>
</comp>

<comp id="826" class="1004" name="tmp_15_fu_826">
<pin_list>
<pin id="827" dir="0" index="0" bw="11" slack="0"/>
<pin id="828" dir="0" index="1" bw="10" slack="0"/>
<pin id="829" dir="0" index="2" bw="1" slack="0"/>
<pin id="830" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_15/45 "/>
</bind>
</comp>

<comp id="833" class="1004" name="zext_ln30_3_fu_833">
<pin_list>
<pin id="834" dir="0" index="0" bw="11" slack="0"/>
<pin id="835" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln30_3/45 "/>
</bind>
</comp>

<comp id="837" class="1004" name="sub_ln30_fu_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="13" slack="0"/>
<pin id="839" dir="0" index="1" bw="11" slack="0"/>
<pin id="840" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln30/45 "/>
</bind>
</comp>

<comp id="843" class="1004" name="zext_ln30_6_fu_843">
<pin_list>
<pin id="844" dir="0" index="0" bw="3" slack="43"/>
<pin id="845" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln30_6/45 "/>
</bind>
</comp>

<comp id="846" class="1004" name="add_ln30_2_fu_846">
<pin_list>
<pin id="847" dir="0" index="0" bw="13" slack="0"/>
<pin id="848" dir="0" index="1" bw="3" slack="0"/>
<pin id="849" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln30_2/45 "/>
</bind>
</comp>

<comp id="852" class="1004" name="zext_ln30_7_fu_852">
<pin_list>
<pin id="853" dir="0" index="0" bw="13" slack="0"/>
<pin id="854" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln30_7/45 "/>
</bind>
</comp>

<comp id="857" class="1004" name="bitcast_ln29_fu_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="32" slack="1"/>
<pin id="859" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln29/45 "/>
</bind>
</comp>

<comp id="861" class="1004" name="tmp_fu_861">
<pin_list>
<pin id="862" dir="0" index="0" bw="8" slack="0"/>
<pin id="863" dir="0" index="1" bw="32" slack="0"/>
<pin id="864" dir="0" index="2" bw="6" slack="0"/>
<pin id="865" dir="0" index="3" bw="6" slack="0"/>
<pin id="866" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/45 "/>
</bind>
</comp>

<comp id="871" class="1004" name="trunc_ln29_fu_871">
<pin_list>
<pin id="872" dir="0" index="0" bw="32" slack="0"/>
<pin id="873" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln29/45 "/>
</bind>
</comp>

<comp id="875" class="1004" name="icmp_ln29_fu_875">
<pin_list>
<pin id="876" dir="0" index="0" bw="8" slack="0"/>
<pin id="877" dir="0" index="1" bw="1" slack="0"/>
<pin id="878" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln29/45 "/>
</bind>
</comp>

<comp id="881" class="1004" name="icmp_ln29_7_fu_881">
<pin_list>
<pin id="882" dir="0" index="0" bw="23" slack="0"/>
<pin id="883" dir="0" index="1" bw="1" slack="0"/>
<pin id="884" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln29_7/45 "/>
</bind>
</comp>

<comp id="887" class="1004" name="or_ln29_fu_887">
<pin_list>
<pin id="888" dir="0" index="0" bw="1" slack="0"/>
<pin id="889" dir="0" index="1" bw="1" slack="0"/>
<pin id="890" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln29/45 "/>
</bind>
</comp>

<comp id="893" class="1004" name="and_ln29_fu_893">
<pin_list>
<pin id="894" dir="0" index="0" bw="1" slack="0"/>
<pin id="895" dir="0" index="1" bw="1" slack="0"/>
<pin id="896" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln29/45 "/>
</bind>
</comp>

<comp id="899" class="1004" name="w_sum_5_fu_899">
<pin_list>
<pin id="900" dir="0" index="0" bw="1" slack="0"/>
<pin id="901" dir="0" index="1" bw="32" slack="1"/>
<pin id="902" dir="0" index="2" bw="32" slack="0"/>
<pin id="903" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="w_sum_5/45 "/>
</bind>
</comp>

<comp id="908" class="1007" name="grp_fu_908">
<pin_list>
<pin id="909" dir="0" index="0" bw="10" slack="0"/>
<pin id="910" dir="0" index="1" bw="5" slack="0"/>
<pin id="911" dir="0" index="2" bw="5" slack="0"/>
<pin id="912" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln30/45 add_ln30_1/45 "/>
</bind>
</comp>

<comp id="918" class="1005" name="r_reg_918">
<pin_list>
<pin id="919" dir="0" index="0" bw="5" slack="1"/>
<pin id="920" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="r "/>
</bind>
</comp>

<comp id="923" class="1005" name="icmp_ln8_reg_923">
<pin_list>
<pin id="924" dir="0" index="0" bw="1" slack="1"/>
<pin id="925" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln8 "/>
</bind>
</comp>

<comp id="927" class="1005" name="add_ln8_reg_927">
<pin_list>
<pin id="928" dir="0" index="0" bw="12" slack="0"/>
<pin id="929" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="add_ln8 "/>
</bind>
</comp>

<comp id="932" class="1005" name="icmp_ln11_reg_932">
<pin_list>
<pin id="933" dir="0" index="0" bw="1" slack="1"/>
<pin id="934" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln11 "/>
</bind>
</comp>

<comp id="939" class="1005" name="select_ln30_1_reg_939">
<pin_list>
<pin id="940" dir="0" index="0" bw="5" slack="0"/>
<pin id="941" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="select_ln30_1 "/>
</bind>
</comp>

<comp id="945" class="1005" name="sub_ln23_reg_945">
<pin_list>
<pin id="946" dir="0" index="0" bw="11" slack="1"/>
<pin id="947" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln23 "/>
</bind>
</comp>

<comp id="950" class="1005" name="select_ln30_6_reg_950">
<pin_list>
<pin id="951" dir="0" index="0" bw="3" slack="4"/>
<pin id="952" dir="1" index="1" bw="3" slack="4"/>
</pin_list>
<bind>
<opset="select_ln30_6 "/>
</bind>
</comp>

<comp id="956" class="1005" name="select_ln30_7_reg_956">
<pin_list>
<pin id="957" dir="0" index="0" bw="5" slack="0"/>
<pin id="958" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="select_ln30_7 "/>
</bind>
</comp>

<comp id="962" class="1005" name="zext_ln30_2_reg_962">
<pin_list>
<pin id="963" dir="0" index="0" bw="11" slack="1"/>
<pin id="964" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln30_2 "/>
</bind>
</comp>

<comp id="968" class="1005" name="input_addr_reg_968">
<pin_list>
<pin id="969" dir="0" index="0" bw="10" slack="1"/>
<pin id="970" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="input_addr "/>
</bind>
</comp>

<comp id="973" class="1005" name="zext_ln30_4_reg_973">
<pin_list>
<pin id="974" dir="0" index="0" bw="11" slack="2"/>
<pin id="975" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln30_4 "/>
</bind>
</comp>

<comp id="979" class="1005" name="input_addr_3_reg_979">
<pin_list>
<pin id="980" dir="0" index="0" bw="10" slack="1"/>
<pin id="981" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_3 "/>
</bind>
</comp>

<comp id="984" class="1005" name="select_ln30_9_reg_984">
<pin_list>
<pin id="985" dir="0" index="0" bw="5" slack="1"/>
<pin id="986" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="select_ln30_9 "/>
</bind>
</comp>

<comp id="989" class="1005" name="zext_ln23_reg_989">
<pin_list>
<pin id="990" dir="0" index="0" bw="64" slack="35"/>
<pin id="991" dir="1" index="1" bw="64" slack="35"/>
</pin_list>
<bind>
<opset="zext_ln23 "/>
</bind>
</comp>

<comp id="994" class="1005" name="conv_1_weights_0_0_a_reg_994">
<pin_list>
<pin id="995" dir="0" index="0" bw="3" slack="1"/>
<pin id="996" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_weights_0_0_a "/>
</bind>
</comp>

<comp id="999" class="1005" name="conv_1_weights_0_1_a_reg_999">
<pin_list>
<pin id="1000" dir="0" index="0" bw="3" slack="1"/>
<pin id="1001" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_weights_0_1_a "/>
</bind>
</comp>

<comp id="1004" class="1005" name="conv_1_weights_0_2_a_reg_1004">
<pin_list>
<pin id="1005" dir="0" index="0" bw="3" slack="1"/>
<pin id="1006" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_weights_0_2_a "/>
</bind>
</comp>

<comp id="1009" class="1005" name="conv_1_weights_1_0_a_reg_1009">
<pin_list>
<pin id="1010" dir="0" index="0" bw="3" slack="1"/>
<pin id="1011" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_weights_1_0_a "/>
</bind>
</comp>

<comp id="1014" class="1005" name="conv_1_weights_1_1_a_reg_1014">
<pin_list>
<pin id="1015" dir="0" index="0" bw="3" slack="1"/>
<pin id="1016" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_weights_1_1_a "/>
</bind>
</comp>

<comp id="1019" class="1005" name="conv_1_weights_1_2_a_reg_1019">
<pin_list>
<pin id="1020" dir="0" index="0" bw="3" slack="1"/>
<pin id="1021" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_weights_1_2_a "/>
</bind>
</comp>

<comp id="1024" class="1005" name="conv_1_weights_2_0_a_reg_1024">
<pin_list>
<pin id="1025" dir="0" index="0" bw="3" slack="1"/>
<pin id="1026" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_weights_2_0_a "/>
</bind>
</comp>

<comp id="1029" class="1005" name="conv_1_weights_2_1_a_reg_1029">
<pin_list>
<pin id="1030" dir="0" index="0" bw="3" slack="1"/>
<pin id="1031" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_weights_2_1_a "/>
</bind>
</comp>

<comp id="1034" class="1005" name="conv_1_weights_2_2_a_reg_1034">
<pin_list>
<pin id="1035" dir="0" index="0" bw="3" slack="1"/>
<pin id="1036" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_weights_2_2_a "/>
</bind>
</comp>

<comp id="1039" class="1005" name="sub_ln23_1_reg_1039">
<pin_list>
<pin id="1040" dir="0" index="0" bw="11" slack="1"/>
<pin id="1041" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln23_1 "/>
</bind>
</comp>

<comp id="1045" class="1005" name="add_ln30_reg_1045">
<pin_list>
<pin id="1046" dir="0" index="0" bw="5" slack="1"/>
<pin id="1047" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="add_ln30 "/>
</bind>
</comp>

<comp id="1051" class="1005" name="input_addr_1_reg_1051">
<pin_list>
<pin id="1052" dir="0" index="0" bw="10" slack="1"/>
<pin id="1053" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_1 "/>
</bind>
</comp>

<comp id="1056" class="1005" name="zext_ln30_5_reg_1056">
<pin_list>
<pin id="1057" dir="0" index="0" bw="11" slack="1"/>
<pin id="1058" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln30_5 "/>
</bind>
</comp>

<comp id="1062" class="1005" name="input_addr_6_reg_1062">
<pin_list>
<pin id="1063" dir="0" index="0" bw="10" slack="1"/>
<pin id="1064" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_6 "/>
</bind>
</comp>

<comp id="1067" class="1005" name="conv_1_weights_0_0_l_reg_1067">
<pin_list>
<pin id="1068" dir="0" index="0" bw="32" slack="1"/>
<pin id="1069" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_weights_0_0_l "/>
</bind>
</comp>

<comp id="1072" class="1005" name="conv_1_weights_0_1_l_reg_1072">
<pin_list>
<pin id="1073" dir="0" index="0" bw="32" slack="1"/>
<pin id="1074" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_weights_0_1_l "/>
</bind>
</comp>

<comp id="1077" class="1005" name="conv_1_weights_0_2_l_reg_1077">
<pin_list>
<pin id="1078" dir="0" index="0" bw="32" slack="1"/>
<pin id="1079" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_weights_0_2_l "/>
</bind>
</comp>

<comp id="1082" class="1005" name="conv_1_weights_1_0_l_reg_1082">
<pin_list>
<pin id="1083" dir="0" index="0" bw="32" slack="1"/>
<pin id="1084" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_weights_1_0_l "/>
</bind>
</comp>

<comp id="1087" class="1005" name="conv_1_weights_1_1_l_reg_1087">
<pin_list>
<pin id="1088" dir="0" index="0" bw="32" slack="2"/>
<pin id="1089" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="conv_1_weights_1_1_l "/>
</bind>
</comp>

<comp id="1092" class="1005" name="conv_1_weights_1_2_l_reg_1092">
<pin_list>
<pin id="1093" dir="0" index="0" bw="32" slack="2"/>
<pin id="1094" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="conv_1_weights_1_2_l "/>
</bind>
</comp>

<comp id="1097" class="1005" name="conv_1_weights_2_0_l_reg_1097">
<pin_list>
<pin id="1098" dir="0" index="0" bw="32" slack="3"/>
<pin id="1099" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="conv_1_weights_2_0_l "/>
</bind>
</comp>

<comp id="1102" class="1005" name="conv_1_weights_2_1_l_reg_1102">
<pin_list>
<pin id="1103" dir="0" index="0" bw="32" slack="3"/>
<pin id="1104" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="conv_1_weights_2_1_l "/>
</bind>
</comp>

<comp id="1107" class="1005" name="conv_1_weights_2_2_l_reg_1107">
<pin_list>
<pin id="1108" dir="0" index="0" bw="32" slack="4"/>
<pin id="1109" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="conv_1_weights_2_2_l "/>
</bind>
</comp>

<comp id="1112" class="1005" name="add_ln11_reg_1112">
<pin_list>
<pin id="1113" dir="0" index="0" bw="8" slack="3"/>
<pin id="1114" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="add_ln11 "/>
</bind>
</comp>

<comp id="1117" class="1005" name="add_ln23_6_reg_1117">
<pin_list>
<pin id="1118" dir="0" index="0" bw="11" slack="1"/>
<pin id="1119" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="add_ln23_6 "/>
</bind>
</comp>

<comp id="1122" class="1005" name="input_addr_4_reg_1122">
<pin_list>
<pin id="1123" dir="0" index="0" bw="10" slack="1"/>
<pin id="1124" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_4 "/>
</bind>
</comp>

<comp id="1127" class="1005" name="add_ln23_10_reg_1127">
<pin_list>
<pin id="1128" dir="0" index="0" bw="11" slack="1"/>
<pin id="1129" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="add_ln23_10 "/>
</bind>
</comp>

<comp id="1132" class="1005" name="input_addr_7_reg_1132">
<pin_list>
<pin id="1133" dir="0" index="0" bw="10" slack="1"/>
<pin id="1134" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_7 "/>
</bind>
</comp>

<comp id="1137" class="1005" name="add_ln23_14_reg_1137">
<pin_list>
<pin id="1138" dir="0" index="0" bw="11" slack="2"/>
<pin id="1139" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opset="add_ln23_14 "/>
</bind>
</comp>

<comp id="1142" class="1005" name="tmp_8_reg_1142">
<pin_list>
<pin id="1143" dir="0" index="0" bw="32" slack="1"/>
<pin id="1144" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8 "/>
</bind>
</comp>

<comp id="1147" class="1005" name="tmp_0_1_reg_1147">
<pin_list>
<pin id="1148" dir="0" index="0" bw="32" slack="5"/>
<pin id="1149" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="tmp_0_1 "/>
</bind>
</comp>

<comp id="1152" class="1005" name="input_addr_2_reg_1152">
<pin_list>
<pin id="1153" dir="0" index="0" bw="10" slack="1"/>
<pin id="1154" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_2 "/>
</bind>
</comp>

<comp id="1157" class="1005" name="input_addr_5_reg_1157">
<pin_list>
<pin id="1158" dir="0" index="0" bw="10" slack="1"/>
<pin id="1159" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_5 "/>
</bind>
</comp>

<comp id="1162" class="1005" name="tmp_0_2_reg_1162">
<pin_list>
<pin id="1163" dir="0" index="0" bw="32" slack="8"/>
<pin id="1164" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opset="tmp_0_2 "/>
</bind>
</comp>

<comp id="1167" class="1005" name="tmp_1_reg_1167">
<pin_list>
<pin id="1168" dir="0" index="0" bw="32" slack="12"/>
<pin id="1169" dir="1" index="1" bw="32" slack="12"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="1172" class="1005" name="input_addr_8_reg_1172">
<pin_list>
<pin id="1173" dir="0" index="0" bw="10" slack="1"/>
<pin id="1174" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_8 "/>
</bind>
</comp>

<comp id="1177" class="1005" name="tmp_1_1_reg_1177">
<pin_list>
<pin id="1178" dir="0" index="0" bw="32" slack="15"/>
<pin id="1179" dir="1" index="1" bw="32" slack="15"/>
</pin_list>
<bind>
<opset="tmp_1_1 "/>
</bind>
</comp>

<comp id="1182" class="1005" name="tmp_1_2_reg_1182">
<pin_list>
<pin id="1183" dir="0" index="0" bw="32" slack="19"/>
<pin id="1184" dir="1" index="1" bw="32" slack="19"/>
</pin_list>
<bind>
<opset="tmp_1_2 "/>
</bind>
</comp>

<comp id="1187" class="1005" name="f_reg_1187">
<pin_list>
<pin id="1188" dir="0" index="0" bw="3" slack="1"/>
<pin id="1189" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="f "/>
</bind>
</comp>

<comp id="1192" class="1005" name="select_ln11_reg_1192">
<pin_list>
<pin id="1193" dir="0" index="0" bw="8" slack="1"/>
<pin id="1194" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="select_ln11 "/>
</bind>
</comp>

<comp id="1197" class="1005" name="tmp_2_reg_1197">
<pin_list>
<pin id="1198" dir="0" index="0" bw="32" slack="22"/>
<pin id="1199" dir="1" index="1" bw="32" slack="22"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="1202" class="1005" name="tmp_2_1_reg_1202">
<pin_list>
<pin id="1203" dir="0" index="0" bw="32" slack="26"/>
<pin id="1204" dir="1" index="1" bw="32" slack="26"/>
</pin_list>
<bind>
<opset="tmp_2_1 "/>
</bind>
</comp>

<comp id="1207" class="1005" name="w_sum_4_reg_1207">
<pin_list>
<pin id="1208" dir="0" index="0" bw="32" slack="1"/>
<pin id="1209" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_sum_4 "/>
</bind>
</comp>

<comp id="1212" class="1005" name="tmp_2_2_reg_1212">
<pin_list>
<pin id="1213" dir="0" index="0" bw="32" slack="29"/>
<pin id="1214" dir="1" index="1" bw="32" slack="29"/>
</pin_list>
<bind>
<opset="tmp_2_2 "/>
</bind>
</comp>

<comp id="1217" class="1005" name="w_sum_4_0_1_reg_1217">
<pin_list>
<pin id="1218" dir="0" index="0" bw="32" slack="1"/>
<pin id="1219" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_sum_4_0_1 "/>
</bind>
</comp>

<comp id="1222" class="1005" name="w_sum_4_0_2_reg_1222">
<pin_list>
<pin id="1223" dir="0" index="0" bw="32" slack="1"/>
<pin id="1224" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_sum_4_0_2 "/>
</bind>
</comp>

<comp id="1227" class="1005" name="w_sum_4_1_reg_1227">
<pin_list>
<pin id="1228" dir="0" index="0" bw="32" slack="1"/>
<pin id="1229" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_sum_4_1 "/>
</bind>
</comp>

<comp id="1232" class="1005" name="w_sum_4_1_1_reg_1232">
<pin_list>
<pin id="1233" dir="0" index="0" bw="32" slack="1"/>
<pin id="1234" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_sum_4_1_1 "/>
</bind>
</comp>

<comp id="1237" class="1005" name="w_sum_4_1_2_reg_1237">
<pin_list>
<pin id="1238" dir="0" index="0" bw="32" slack="1"/>
<pin id="1239" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_sum_4_1_2 "/>
</bind>
</comp>

<comp id="1242" class="1005" name="w_sum_4_2_reg_1242">
<pin_list>
<pin id="1243" dir="0" index="0" bw="32" slack="1"/>
<pin id="1244" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_sum_4_2 "/>
</bind>
</comp>

<comp id="1247" class="1005" name="w_sum_4_2_1_reg_1247">
<pin_list>
<pin id="1248" dir="0" index="0" bw="32" slack="1"/>
<pin id="1249" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_sum_4_2_1 "/>
</bind>
</comp>

<comp id="1252" class="1005" name="conv_1_bias_addr_reg_1252">
<pin_list>
<pin id="1253" dir="0" index="0" bw="3" slack="1"/>
<pin id="1254" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_bias_addr "/>
</bind>
</comp>

<comp id="1257" class="1005" name="conv_1_bias_load_reg_1257">
<pin_list>
<pin id="1258" dir="0" index="0" bw="32" slack="3"/>
<pin id="1259" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="conv_1_bias_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="111"><net_src comp="0" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="112"><net_src comp="52" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="118"><net_src comp="0" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="119"><net_src comp="52" pin="0"/><net_sink comp="113" pin=1"/></net>

<net id="125"><net_src comp="4" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="126"><net_src comp="52" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="132"><net_src comp="120" pin="3"/><net_sink comp="127" pin=0"/></net>

<net id="138"><net_src comp="106" pin="3"/><net_sink comp="133" pin=0"/></net>

<net id="144"><net_src comp="6" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="145"><net_src comp="52" pin="0"/><net_sink comp="139" pin=1"/></net>

<net id="151"><net_src comp="139" pin="3"/><net_sink comp="146" pin=0"/></net>

<net id="156"><net_src comp="113" pin="3"/><net_sink comp="133" pin=2"/></net>

<net id="162"><net_src comp="8" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="163"><net_src comp="52" pin="0"/><net_sink comp="157" pin=1"/></net>

<net id="169"><net_src comp="157" pin="3"/><net_sink comp="164" pin=0"/></net>

<net id="175"><net_src comp="10" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="176"><net_src comp="52" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="182"><net_src comp="170" pin="3"/><net_sink comp="177" pin=0"/></net>

<net id="188"><net_src comp="12" pin="0"/><net_sink comp="183" pin=0"/></net>

<net id="189"><net_src comp="52" pin="0"/><net_sink comp="183" pin=1"/></net>

<net id="195"><net_src comp="183" pin="3"/><net_sink comp="190" pin=0"/></net>

<net id="201"><net_src comp="14" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="202"><net_src comp="52" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="208"><net_src comp="196" pin="3"/><net_sink comp="203" pin=0"/></net>

<net id="214"><net_src comp="16" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="215"><net_src comp="52" pin="0"/><net_sink comp="209" pin=1"/></net>

<net id="221"><net_src comp="209" pin="3"/><net_sink comp="216" pin=0"/></net>

<net id="227"><net_src comp="18" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="228"><net_src comp="52" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="234"><net_src comp="222" pin="3"/><net_sink comp="229" pin=0"/></net>

<net id="240"><net_src comp="20" pin="0"/><net_sink comp="235" pin=0"/></net>

<net id="241"><net_src comp="52" pin="0"/><net_sink comp="235" pin=1"/></net>

<net id="247"><net_src comp="235" pin="3"/><net_sink comp="242" pin=0"/></net>

<net id="253"><net_src comp="0" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="254"><net_src comp="52" pin="0"/><net_sink comp="248" pin=1"/></net>

<net id="260"><net_src comp="0" pin="0"/><net_sink comp="255" pin=0"/></net>

<net id="261"><net_src comp="52" pin="0"/><net_sink comp="255" pin=1"/></net>

<net id="262"><net_src comp="255" pin="3"/><net_sink comp="133" pin=0"/></net>

<net id="263"><net_src comp="248" pin="3"/><net_sink comp="133" pin=2"/></net>

<net id="269"><net_src comp="0" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="270"><net_src comp="52" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="276"><net_src comp="0" pin="0"/><net_sink comp="271" pin=0"/></net>

<net id="277"><net_src comp="52" pin="0"/><net_sink comp="271" pin=1"/></net>

<net id="278"><net_src comp="264" pin="3"/><net_sink comp="133" pin=0"/></net>

<net id="279"><net_src comp="271" pin="3"/><net_sink comp="133" pin=2"/></net>

<net id="285"><net_src comp="0" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="286"><net_src comp="52" pin="0"/><net_sink comp="280" pin=1"/></net>

<net id="292"><net_src comp="0" pin="0"/><net_sink comp="287" pin=0"/></net>

<net id="293"><net_src comp="52" pin="0"/><net_sink comp="287" pin=1"/></net>

<net id="294"><net_src comp="280" pin="3"/><net_sink comp="133" pin=0"/></net>

<net id="295"><net_src comp="287" pin="3"/><net_sink comp="133" pin=2"/></net>

<net id="301"><net_src comp="0" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="302"><net_src comp="52" pin="0"/><net_sink comp="296" pin=1"/></net>

<net id="303"><net_src comp="296" pin="3"/><net_sink comp="133" pin=0"/></net>

<net id="309"><net_src comp="22" pin="0"/><net_sink comp="304" pin=0"/></net>

<net id="310"><net_src comp="52" pin="0"/><net_sink comp="304" pin=1"/></net>

<net id="316"><net_src comp="304" pin="3"/><net_sink comp="311" pin=0"/></net>

<net id="322"><net_src comp="2" pin="0"/><net_sink comp="317" pin=0"/></net>

<net id="323"><net_src comp="52" pin="0"/><net_sink comp="317" pin=1"/></net>

<net id="329"><net_src comp="317" pin="3"/><net_sink comp="324" pin=0"/></net>

<net id="333"><net_src comp="24" pin="0"/><net_sink comp="330" pin=0"/></net>

<net id="340"><net_src comp="330" pin="1"/><net_sink comp="334" pin=0"/></net>

<net id="344"><net_src comp="26" pin="0"/><net_sink comp="341" pin=0"/></net>

<net id="351"><net_src comp="341" pin="1"/><net_sink comp="345" pin=0"/></net>

<net id="352"><net_src comp="345" pin="4"/><net_sink comp="341" pin=0"/></net>

<net id="356"><net_src comp="28" pin="0"/><net_sink comp="353" pin=0"/></net>

<net id="363"><net_src comp="353" pin="1"/><net_sink comp="357" pin=0"/></net>

<net id="364"><net_src comp="357" pin="4"/><net_sink comp="353" pin=0"/></net>

<net id="368"><net_src comp="26" pin="0"/><net_sink comp="365" pin=0"/></net>

<net id="375"><net_src comp="365" pin="1"/><net_sink comp="369" pin=0"/></net>

<net id="379"><net_src comp="30" pin="0"/><net_sink comp="376" pin=0"/></net>

<net id="386"><net_src comp="376" pin="1"/><net_sink comp="380" pin=0"/></net>

<net id="391"><net_src comp="58" pin="0"/><net_sink comp="387" pin=1"/></net>

<net id="400"><net_src comp="127" pin="3"/><net_sink comp="396" pin=0"/></net>

<net id="401"><net_src comp="133" pin="3"/><net_sink comp="396" pin=1"/></net>

<net id="406"><net_src comp="146" pin="3"/><net_sink comp="402" pin=0"/></net>

<net id="407"><net_src comp="133" pin="7"/><net_sink comp="402" pin=1"/></net>

<net id="412"><net_src comp="392" pin="2"/><net_sink comp="408" pin=0"/></net>

<net id="413"><net_src comp="58" pin="0"/><net_sink comp="408" pin=1"/></net>

<net id="417"><net_src comp="133" pin="3"/><net_sink comp="414" pin=0"/></net>

<net id="418"><net_src comp="414" pin="1"/><net_sink comp="396" pin=1"/></net>

<net id="422"><net_src comp="133" pin="7"/><net_sink comp="419" pin=0"/></net>

<net id="423"><net_src comp="419" pin="1"/><net_sink comp="402" pin=1"/></net>

<net id="427"><net_src comp="392" pin="2"/><net_sink comp="424" pin=0"/></net>

<net id="428"><net_src comp="424" pin="1"/><net_sink comp="392" pin=0"/></net>

<net id="429"><net_src comp="424" pin="1"/><net_sink comp="408" pin=0"/></net>

<net id="434"><net_src comp="345" pin="4"/><net_sink comp="430" pin=0"/></net>

<net id="435"><net_src comp="32" pin="0"/><net_sink comp="430" pin=1"/></net>

<net id="440"><net_src comp="369" pin="4"/><net_sink comp="436" pin=0"/></net>

<net id="441"><net_src comp="32" pin="0"/><net_sink comp="436" pin=1"/></net>

<net id="446"><net_src comp="369" pin="4"/><net_sink comp="442" pin=0"/></net>

<net id="447"><net_src comp="34" pin="0"/><net_sink comp="442" pin=1"/></net>

<net id="452"><net_src comp="334" pin="4"/><net_sink comp="448" pin=0"/></net>

<net id="453"><net_src comp="36" pin="0"/><net_sink comp="448" pin=1"/></net>

<net id="458"><net_src comp="334" pin="4"/><net_sink comp="454" pin=0"/></net>

<net id="459"><net_src comp="38" pin="0"/><net_sink comp="454" pin=1"/></net>

<net id="464"><net_src comp="357" pin="4"/><net_sink comp="460" pin=0"/></net>

<net id="465"><net_src comp="40" pin="0"/><net_sink comp="460" pin=1"/></net>

<net id="471"><net_src comp="460" pin="2"/><net_sink comp="466" pin=0"/></net>

<net id="472"><net_src comp="26" pin="0"/><net_sink comp="466" pin=1"/></net>

<net id="473"><net_src comp="369" pin="4"/><net_sink comp="466" pin=2"/></net>

<net id="479"><net_src comp="460" pin="2"/><net_sink comp="474" pin=0"/></net>

<net id="480"><net_src comp="430" pin="2"/><net_sink comp="474" pin=1"/></net>

<net id="481"><net_src comp="345" pin="4"/><net_sink comp="474" pin=2"/></net>

<net id="487"><net_src comp="42" pin="0"/><net_sink comp="482" pin=0"/></net>

<net id="488"><net_src comp="474" pin="3"/><net_sink comp="482" pin=1"/></net>

<net id="489"><net_src comp="26" pin="0"/><net_sink comp="482" pin=2"/></net>

<net id="493"><net_src comp="482" pin="3"/><net_sink comp="490" pin=0"/></net>

<net id="499"><net_src comp="44" pin="0"/><net_sink comp="494" pin=0"/></net>

<net id="500"><net_src comp="474" pin="3"/><net_sink comp="494" pin=1"/></net>

<net id="501"><net_src comp="46" pin="0"/><net_sink comp="494" pin=2"/></net>

<net id="505"><net_src comp="494" pin="3"/><net_sink comp="502" pin=0"/></net>

<net id="510"><net_src comp="490" pin="1"/><net_sink comp="506" pin=0"/></net>

<net id="511"><net_src comp="502" pin="1"/><net_sink comp="506" pin=1"/></net>

<net id="517"><net_src comp="460" pin="2"/><net_sink comp="512" pin=0"/></net>

<net id="518"><net_src comp="32" pin="0"/><net_sink comp="512" pin=1"/></net>

<net id="519"><net_src comp="436" pin="2"/><net_sink comp="512" pin=2"/></net>

<net id="525"><net_src comp="460" pin="2"/><net_sink comp="520" pin=0"/></net>

<net id="526"><net_src comp="34" pin="0"/><net_sink comp="520" pin=1"/></net>

<net id="527"><net_src comp="442" pin="2"/><net_sink comp="520" pin=2"/></net>

<net id="532"><net_src comp="460" pin="2"/><net_sink comp="528" pin=0"/></net>

<net id="533"><net_src comp="48" pin="0"/><net_sink comp="528" pin=1"/></net>

<net id="538"><net_src comp="380" pin="4"/><net_sink comp="534" pin=0"/></net>

<net id="539"><net_src comp="50" pin="0"/><net_sink comp="534" pin=1"/></net>

<net id="544"><net_src comp="534" pin="2"/><net_sink comp="540" pin=0"/></net>

<net id="545"><net_src comp="528" pin="2"/><net_sink comp="540" pin=1"/></net>

<net id="550"><net_src comp="32" pin="0"/><net_sink comp="546" pin=0"/></net>

<net id="551"><net_src comp="466" pin="3"/><net_sink comp="546" pin=1"/></net>

<net id="556"><net_src comp="540" pin="2"/><net_sink comp="552" pin=0"/></net>

<net id="557"><net_src comp="460" pin="2"/><net_sink comp="552" pin=1"/></net>

<net id="563"><net_src comp="552" pin="2"/><net_sink comp="558" pin=0"/></net>

<net id="564"><net_src comp="30" pin="0"/><net_sink comp="558" pin=1"/></net>

<net id="565"><net_src comp="380" pin="4"/><net_sink comp="558" pin=2"/></net>

<net id="571"><net_src comp="540" pin="2"/><net_sink comp="566" pin=0"/></net>

<net id="572"><net_src comp="546" pin="2"/><net_sink comp="566" pin=1"/></net>

<net id="573"><net_src comp="466" pin="3"/><net_sink comp="566" pin=2"/></net>

<net id="577"><net_src comp="566" pin="3"/><net_sink comp="574" pin=0"/></net>

<net id="582"><net_src comp="506" pin="2"/><net_sink comp="578" pin=0"/></net>

<net id="583"><net_src comp="574" pin="1"/><net_sink comp="578" pin=1"/></net>

<net id="587"><net_src comp="578" pin="2"/><net_sink comp="584" pin=0"/></net>

<net id="588"><net_src comp="584" pin="1"/><net_sink comp="106" pin=2"/></net>

<net id="593"><net_src comp="34" pin="0"/><net_sink comp="589" pin=0"/></net>

<net id="594"><net_src comp="466" pin="3"/><net_sink comp="589" pin=1"/></net>

<net id="600"><net_src comp="540" pin="2"/><net_sink comp="595" pin=0"/></net>

<net id="601"><net_src comp="589" pin="2"/><net_sink comp="595" pin=1"/></net>

<net id="602"><net_src comp="512" pin="3"/><net_sink comp="595" pin=2"/></net>

<net id="606"><net_src comp="595" pin="3"/><net_sink comp="603" pin=0"/></net>

<net id="611"><net_src comp="506" pin="2"/><net_sink comp="607" pin=0"/></net>

<net id="612"><net_src comp="603" pin="1"/><net_sink comp="607" pin=1"/></net>

<net id="616"><net_src comp="607" pin="2"/><net_sink comp="613" pin=0"/></net>

<net id="617"><net_src comp="613" pin="1"/><net_sink comp="113" pin=2"/></net>

<net id="622"><net_src comp="54" pin="0"/><net_sink comp="618" pin=0"/></net>

<net id="623"><net_src comp="466" pin="3"/><net_sink comp="618" pin=1"/></net>

<net id="629"><net_src comp="540" pin="2"/><net_sink comp="624" pin=0"/></net>

<net id="630"><net_src comp="618" pin="2"/><net_sink comp="624" pin=1"/></net>

<net id="631"><net_src comp="520" pin="3"/><net_sink comp="624" pin=2"/></net>

<net id="635"><net_src comp="558" pin="3"/><net_sink comp="632" pin=0"/></net>

<net id="636"><net_src comp="632" pin="1"/><net_sink comp="120" pin=2"/></net>

<net id="637"><net_src comp="632" pin="1"/><net_sink comp="139" pin=2"/></net>

<net id="638"><net_src comp="632" pin="1"/><net_sink comp="157" pin=2"/></net>

<net id="639"><net_src comp="632" pin="1"/><net_sink comp="170" pin=2"/></net>

<net id="640"><net_src comp="632" pin="1"/><net_sink comp="183" pin=2"/></net>

<net id="641"><net_src comp="632" pin="1"/><net_sink comp="196" pin=2"/></net>

<net id="642"><net_src comp="632" pin="1"/><net_sink comp="209" pin=2"/></net>

<net id="643"><net_src comp="632" pin="1"/><net_sink comp="222" pin=2"/></net>

<net id="644"><net_src comp="632" pin="1"/><net_sink comp="235" pin=2"/></net>

<net id="649"><net_src comp="34" pin="0"/><net_sink comp="645" pin=0"/></net>

<net id="650"><net_src comp="341" pin="1"/><net_sink comp="645" pin=1"/></net>

<net id="656"><net_src comp="645" pin="2"/><net_sink comp="651" pin=1"/></net>

<net id="662"><net_src comp="42" pin="0"/><net_sink comp="657" pin=0"/></net>

<net id="663"><net_src comp="651" pin="3"/><net_sink comp="657" pin=1"/></net>

<net id="664"><net_src comp="26" pin="0"/><net_sink comp="657" pin=2"/></net>

<net id="668"><net_src comp="657" pin="3"/><net_sink comp="665" pin=0"/></net>

<net id="674"><net_src comp="44" pin="0"/><net_sink comp="669" pin=0"/></net>

<net id="675"><net_src comp="651" pin="3"/><net_sink comp="669" pin=1"/></net>

<net id="676"><net_src comp="46" pin="0"/><net_sink comp="669" pin=2"/></net>

<net id="680"><net_src comp="669" pin="3"/><net_sink comp="677" pin=0"/></net>

<net id="685"><net_src comp="665" pin="1"/><net_sink comp="681" pin=0"/></net>

<net id="686"><net_src comp="677" pin="1"/><net_sink comp="681" pin=1"/></net>

<net id="692"><net_src comp="54" pin="0"/><net_sink comp="687" pin=1"/></net>

<net id="693"><net_src comp="34" pin="0"/><net_sink comp="687" pin=2"/></net>

<net id="698"><net_src comp="341" pin="1"/><net_sink comp="694" pin=0"/></net>

<net id="699"><net_src comp="687" pin="3"/><net_sink comp="694" pin=1"/></net>

<net id="704"><net_src comp="681" pin="2"/><net_sink comp="700" pin=0"/></net>

<net id="708"><net_src comp="700" pin="2"/><net_sink comp="705" pin=0"/></net>

<net id="709"><net_src comp="705" pin="1"/><net_sink comp="248" pin=2"/></net>

<net id="717"><net_src comp="710" pin="1"/><net_sink comp="713" pin=1"/></net>

<net id="721"><net_src comp="713" pin="2"/><net_sink comp="718" pin=0"/></net>

<net id="722"><net_src comp="718" pin="1"/><net_sink comp="255" pin=2"/></net>

<net id="727"><net_src comp="56" pin="0"/><net_sink comp="723" pin=0"/></net>

<net id="728"><net_src comp="353" pin="1"/><net_sink comp="723" pin=1"/></net>

<net id="734"><net_src comp="42" pin="0"/><net_sink comp="729" pin=0"/></net>

<net id="735"><net_src comp="26" pin="0"/><net_sink comp="729" pin=2"/></net>

<net id="739"><net_src comp="729" pin="3"/><net_sink comp="736" pin=0"/></net>

<net id="745"><net_src comp="44" pin="0"/><net_sink comp="740" pin=0"/></net>

<net id="746"><net_src comp="46" pin="0"/><net_sink comp="740" pin=2"/></net>

<net id="750"><net_src comp="740" pin="3"/><net_sink comp="747" pin=0"/></net>

<net id="755"><net_src comp="736" pin="1"/><net_sink comp="751" pin=0"/></net>

<net id="756"><net_src comp="747" pin="1"/><net_sink comp="751" pin=1"/></net>

<net id="761"><net_src comp="751" pin="2"/><net_sink comp="757" pin=0"/></net>

<net id="769"><net_src comp="762" pin="2"/><net_sink comp="766" pin=0"/></net>

<net id="770"><net_src comp="766" pin="1"/><net_sink comp="264" pin=2"/></net>

<net id="775"><net_src comp="751" pin="2"/><net_sink comp="771" pin=0"/></net>

<net id="783"><net_src comp="776" pin="2"/><net_sink comp="780" pin=0"/></net>

<net id="784"><net_src comp="780" pin="1"/><net_sink comp="271" pin=2"/></net>

<net id="789"><net_src comp="751" pin="2"/><net_sink comp="785" pin=0"/></net>

<net id="793"><net_src comp="790" pin="1"/><net_sink comp="280" pin=2"/></net>

<net id="797"><net_src comp="794" pin="1"/><net_sink comp="287" pin=2"/></net>

<net id="801"><net_src comp="798" pin="1"/><net_sink comp="296" pin=2"/></net>

<net id="806"><net_src comp="60" pin="0"/><net_sink comp="802" pin=0"/></net>

<net id="812"><net_src comp="56" pin="0"/><net_sink comp="807" pin=1"/></net>

<net id="824"><net_src comp="74" pin="0"/><net_sink comp="819" pin=0"/></net>

<net id="825"><net_src comp="30" pin="0"/><net_sink comp="819" pin=2"/></net>

<net id="831"><net_src comp="76" pin="0"/><net_sink comp="826" pin=0"/></net>

<net id="832"><net_src comp="78" pin="0"/><net_sink comp="826" pin=2"/></net>

<net id="836"><net_src comp="826" pin="3"/><net_sink comp="833" pin=0"/></net>

<net id="841"><net_src comp="819" pin="3"/><net_sink comp="837" pin=0"/></net>

<net id="842"><net_src comp="833" pin="1"/><net_sink comp="837" pin=1"/></net>

<net id="850"><net_src comp="837" pin="2"/><net_sink comp="846" pin=0"/></net>

<net id="851"><net_src comp="843" pin="1"/><net_sink comp="846" pin=1"/></net>

<net id="855"><net_src comp="846" pin="2"/><net_sink comp="852" pin=0"/></net>

<net id="856"><net_src comp="852" pin="1"/><net_sink comp="317" pin=2"/></net>

<net id="860"><net_src comp="424" pin="1"/><net_sink comp="857" pin=0"/></net>

<net id="867"><net_src comp="94" pin="0"/><net_sink comp="861" pin=0"/></net>

<net id="868"><net_src comp="857" pin="1"/><net_sink comp="861" pin=1"/></net>

<net id="869"><net_src comp="96" pin="0"/><net_sink comp="861" pin=2"/></net>

<net id="870"><net_src comp="98" pin="0"/><net_sink comp="861" pin=3"/></net>

<net id="874"><net_src comp="857" pin="1"/><net_sink comp="871" pin=0"/></net>

<net id="879"><net_src comp="861" pin="4"/><net_sink comp="875" pin=0"/></net>

<net id="880"><net_src comp="100" pin="0"/><net_sink comp="875" pin=1"/></net>

<net id="885"><net_src comp="871" pin="1"/><net_sink comp="881" pin=0"/></net>

<net id="886"><net_src comp="102" pin="0"/><net_sink comp="881" pin=1"/></net>

<net id="891"><net_src comp="881" pin="2"/><net_sink comp="887" pin=0"/></net>

<net id="892"><net_src comp="875" pin="2"/><net_sink comp="887" pin=1"/></net>

<net id="897"><net_src comp="887" pin="2"/><net_sink comp="893" pin=0"/></net>

<net id="898"><net_src comp="408" pin="2"/><net_sink comp="893" pin=1"/></net>

<net id="904"><net_src comp="893" pin="2"/><net_sink comp="899" pin=0"/></net>

<net id="905"><net_src comp="424" pin="1"/><net_sink comp="899" pin=1"/></net>

<net id="906"><net_src comp="58" pin="0"/><net_sink comp="899" pin=2"/></net>

<net id="907"><net_src comp="899" pin="3"/><net_sink comp="324" pin=1"/></net>

<net id="913"><net_src comp="70" pin="0"/><net_sink comp="908" pin=0"/></net>

<net id="914"><net_src comp="813" pin="1"/><net_sink comp="908" pin=1"/></net>

<net id="915"><net_src comp="816" pin="1"/><net_sink comp="908" pin=2"/></net>

<net id="916"><net_src comp="908" pin="3"/><net_sink comp="819" pin=1"/></net>

<net id="917"><net_src comp="908" pin="3"/><net_sink comp="826" pin=1"/></net>

<net id="921"><net_src comp="430" pin="2"/><net_sink comp="918" pin=0"/></net>

<net id="922"><net_src comp="918" pin="1"/><net_sink comp="651" pin=2"/></net>

<net id="926"><net_src comp="448" pin="2"/><net_sink comp="923" pin=0"/></net>

<net id="930"><net_src comp="454" pin="2"/><net_sink comp="927" pin=0"/></net>

<net id="931"><net_src comp="927" pin="1"/><net_sink comp="334" pin=2"/></net>

<net id="935"><net_src comp="460" pin="2"/><net_sink comp="932" pin=0"/></net>

<net id="936"><net_src comp="932" pin="1"/><net_sink comp="651" pin=0"/></net>

<net id="937"><net_src comp="932" pin="1"/><net_sink comp="687" pin=0"/></net>

<net id="938"><net_src comp="932" pin="1"/><net_sink comp="807" pin=0"/></net>

<net id="942"><net_src comp="474" pin="3"/><net_sink comp="939" pin=0"/></net>

<net id="943"><net_src comp="939" pin="1"/><net_sink comp="345" pin=2"/></net>

<net id="944"><net_src comp="939" pin="1"/><net_sink comp="813" pin=0"/></net>

<net id="948"><net_src comp="506" pin="2"/><net_sink comp="945" pin=0"/></net>

<net id="949"><net_src comp="945" pin="1"/><net_sink comp="713" pin=0"/></net>

<net id="953"><net_src comp="558" pin="3"/><net_sink comp="950" pin=0"/></net>

<net id="954"><net_src comp="950" pin="1"/><net_sink comp="802" pin=1"/></net>

<net id="955"><net_src comp="950" pin="1"/><net_sink comp="843" pin=0"/></net>

<net id="959"><net_src comp="566" pin="3"/><net_sink comp="956" pin=0"/></net>

<net id="960"><net_src comp="956" pin="1"/><net_sink comp="369" pin=2"/></net>

<net id="961"><net_src comp="956" pin="1"/><net_sink comp="816" pin=0"/></net>

<net id="965"><net_src comp="574" pin="1"/><net_sink comp="962" pin=0"/></net>

<net id="966"><net_src comp="962" pin="1"/><net_sink comp="700" pin=1"/></net>

<net id="967"><net_src comp="962" pin="1"/><net_sink comp="757" pin=1"/></net>

<net id="971"><net_src comp="106" pin="3"/><net_sink comp="968" pin=0"/></net>

<net id="972"><net_src comp="968" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="976"><net_src comp="603" pin="1"/><net_sink comp="973" pin=0"/></net>

<net id="977"><net_src comp="973" pin="1"/><net_sink comp="762" pin=1"/></net>

<net id="978"><net_src comp="973" pin="1"/><net_sink comp="771" pin=1"/></net>

<net id="982"><net_src comp="113" pin="3"/><net_sink comp="979" pin=0"/></net>

<net id="983"><net_src comp="979" pin="1"/><net_sink comp="133" pin=2"/></net>

<net id="987"><net_src comp="624" pin="3"/><net_sink comp="984" pin=0"/></net>

<net id="988"><net_src comp="984" pin="1"/><net_sink comp="710" pin=0"/></net>

<net id="992"><net_src comp="632" pin="1"/><net_sink comp="989" pin=0"/></net>

<net id="993"><net_src comp="989" pin="1"/><net_sink comp="304" pin=2"/></net>

<net id="997"><net_src comp="120" pin="3"/><net_sink comp="994" pin=0"/></net>

<net id="998"><net_src comp="994" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="1002"><net_src comp="139" pin="3"/><net_sink comp="999" pin=0"/></net>

<net id="1003"><net_src comp="999" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="1007"><net_src comp="157" pin="3"/><net_sink comp="1004" pin=0"/></net>

<net id="1008"><net_src comp="1004" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="1012"><net_src comp="170" pin="3"/><net_sink comp="1009" pin=0"/></net>

<net id="1013"><net_src comp="1009" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="1017"><net_src comp="183" pin="3"/><net_sink comp="1014" pin=0"/></net>

<net id="1018"><net_src comp="1014" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="1022"><net_src comp="196" pin="3"/><net_sink comp="1019" pin=0"/></net>

<net id="1023"><net_src comp="1019" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="1027"><net_src comp="209" pin="3"/><net_sink comp="1024" pin=0"/></net>

<net id="1028"><net_src comp="1024" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="1032"><net_src comp="222" pin="3"/><net_sink comp="1029" pin=0"/></net>

<net id="1033"><net_src comp="1029" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="1037"><net_src comp="235" pin="3"/><net_sink comp="1034" pin=0"/></net>

<net id="1038"><net_src comp="1034" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="1042"><net_src comp="681" pin="2"/><net_sink comp="1039" pin=0"/></net>

<net id="1043"><net_src comp="1039" pin="1"/><net_sink comp="762" pin=0"/></net>

<net id="1044"><net_src comp="1039" pin="1"/><net_sink comp="776" pin=0"/></net>

<net id="1048"><net_src comp="694" pin="2"/><net_sink comp="1045" pin=0"/></net>

<net id="1049"><net_src comp="1045" pin="1"/><net_sink comp="729" pin=1"/></net>

<net id="1050"><net_src comp="1045" pin="1"/><net_sink comp="740" pin=1"/></net>

<net id="1054"><net_src comp="248" pin="3"/><net_sink comp="1051" pin=0"/></net>

<net id="1055"><net_src comp="1051" pin="1"/><net_sink comp="133" pin=2"/></net>

<net id="1059"><net_src comp="710" pin="1"/><net_sink comp="1056" pin=0"/></net>

<net id="1060"><net_src comp="1056" pin="1"/><net_sink comp="776" pin=1"/></net>

<net id="1061"><net_src comp="1056" pin="1"/><net_sink comp="785" pin=1"/></net>

<net id="1065"><net_src comp="255" pin="3"/><net_sink comp="1062" pin=0"/></net>

<net id="1066"><net_src comp="1062" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="1070"><net_src comp="127" pin="3"/><net_sink comp="1067" pin=0"/></net>

<net id="1071"><net_src comp="1067" pin="1"/><net_sink comp="396" pin=0"/></net>

<net id="1075"><net_src comp="146" pin="3"/><net_sink comp="1072" pin=0"/></net>

<net id="1076"><net_src comp="1072" pin="1"/><net_sink comp="402" pin=0"/></net>

<net id="1080"><net_src comp="164" pin="3"/><net_sink comp="1077" pin=0"/></net>

<net id="1081"><net_src comp="1077" pin="1"/><net_sink comp="396" pin=0"/></net>

<net id="1085"><net_src comp="177" pin="3"/><net_sink comp="1082" pin=0"/></net>

<net id="1086"><net_src comp="1082" pin="1"/><net_sink comp="402" pin=0"/></net>

<net id="1090"><net_src comp="190" pin="3"/><net_sink comp="1087" pin=0"/></net>

<net id="1091"><net_src comp="1087" pin="1"/><net_sink comp="396" pin=0"/></net>

<net id="1095"><net_src comp="203" pin="3"/><net_sink comp="1092" pin=0"/></net>

<net id="1096"><net_src comp="1092" pin="1"/><net_sink comp="402" pin=0"/></net>

<net id="1100"><net_src comp="216" pin="3"/><net_sink comp="1097" pin=0"/></net>

<net id="1101"><net_src comp="1097" pin="1"/><net_sink comp="396" pin=0"/></net>

<net id="1105"><net_src comp="229" pin="3"/><net_sink comp="1102" pin=0"/></net>

<net id="1106"><net_src comp="1102" pin="1"/><net_sink comp="402" pin=0"/></net>

<net id="1110"><net_src comp="242" pin="3"/><net_sink comp="1107" pin=0"/></net>

<net id="1111"><net_src comp="1107" pin="1"/><net_sink comp="396" pin=0"/></net>

<net id="1115"><net_src comp="723" pin="2"/><net_sink comp="1112" pin=0"/></net>

<net id="1116"><net_src comp="1112" pin="1"/><net_sink comp="807" pin=2"/></net>

<net id="1120"><net_src comp="757" pin="2"/><net_sink comp="1117" pin=0"/></net>

<net id="1121"><net_src comp="1117" pin="1"/><net_sink comp="790" pin=0"/></net>

<net id="1125"><net_src comp="264" pin="3"/><net_sink comp="1122" pin=0"/></net>

<net id="1126"><net_src comp="1122" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="1130"><net_src comp="771" pin="2"/><net_sink comp="1127" pin=0"/></net>

<net id="1131"><net_src comp="1127" pin="1"/><net_sink comp="794" pin=0"/></net>

<net id="1135"><net_src comp="271" pin="3"/><net_sink comp="1132" pin=0"/></net>

<net id="1136"><net_src comp="1132" pin="1"/><net_sink comp="133" pin=2"/></net>

<net id="1140"><net_src comp="785" pin="2"/><net_sink comp="1137" pin=0"/></net>

<net id="1141"><net_src comp="1137" pin="1"/><net_sink comp="798" pin=0"/></net>

<net id="1145"><net_src comp="396" pin="2"/><net_sink comp="1142" pin=0"/></net>

<net id="1146"><net_src comp="1142" pin="1"/><net_sink comp="387" pin=0"/></net>

<net id="1150"><net_src comp="402" pin="2"/><net_sink comp="1147" pin=0"/></net>

<net id="1151"><net_src comp="1147" pin="1"/><net_sink comp="387" pin=1"/></net>

<net id="1155"><net_src comp="280" pin="3"/><net_sink comp="1152" pin=0"/></net>

<net id="1156"><net_src comp="1152" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="1160"><net_src comp="287" pin="3"/><net_sink comp="1157" pin=0"/></net>

<net id="1161"><net_src comp="1157" pin="1"/><net_sink comp="133" pin=2"/></net>

<net id="1165"><net_src comp="396" pin="2"/><net_sink comp="1162" pin=0"/></net>

<net id="1166"><net_src comp="1162" pin="1"/><net_sink comp="387" pin=1"/></net>

<net id="1170"><net_src comp="402" pin="2"/><net_sink comp="1167" pin=0"/></net>

<net id="1171"><net_src comp="1167" pin="1"/><net_sink comp="387" pin=1"/></net>

<net id="1175"><net_src comp="296" pin="3"/><net_sink comp="1172" pin=0"/></net>

<net id="1176"><net_src comp="1172" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="1180"><net_src comp="396" pin="2"/><net_sink comp="1177" pin=0"/></net>

<net id="1181"><net_src comp="1177" pin="1"/><net_sink comp="387" pin=1"/></net>

<net id="1185"><net_src comp="402" pin="2"/><net_sink comp="1182" pin=0"/></net>

<net id="1186"><net_src comp="1182" pin="1"/><net_sink comp="392" pin=1"/></net>

<net id="1190"><net_src comp="802" pin="2"/><net_sink comp="1187" pin=0"/></net>

<net id="1191"><net_src comp="1187" pin="1"/><net_sink comp="380" pin=2"/></net>

<net id="1195"><net_src comp="807" pin="3"/><net_sink comp="1192" pin=0"/></net>

<net id="1196"><net_src comp="1192" pin="1"/><net_sink comp="357" pin=2"/></net>

<net id="1200"><net_src comp="396" pin="2"/><net_sink comp="1197" pin=0"/></net>

<net id="1201"><net_src comp="1197" pin="1"/><net_sink comp="392" pin=1"/></net>

<net id="1205"><net_src comp="402" pin="2"/><net_sink comp="1202" pin=0"/></net>

<net id="1206"><net_src comp="1202" pin="1"/><net_sink comp="392" pin=1"/></net>

<net id="1210"><net_src comp="387" pin="2"/><net_sink comp="1207" pin=0"/></net>

<net id="1211"><net_src comp="1207" pin="1"/><net_sink comp="387" pin=0"/></net>

<net id="1215"><net_src comp="396" pin="2"/><net_sink comp="1212" pin=0"/></net>

<net id="1216"><net_src comp="1212" pin="1"/><net_sink comp="392" pin=1"/></net>

<net id="1220"><net_src comp="387" pin="2"/><net_sink comp="1217" pin=0"/></net>

<net id="1221"><net_src comp="1217" pin="1"/><net_sink comp="387" pin=0"/></net>

<net id="1225"><net_src comp="387" pin="2"/><net_sink comp="1222" pin=0"/></net>

<net id="1226"><net_src comp="1222" pin="1"/><net_sink comp="387" pin=0"/></net>

<net id="1230"><net_src comp="387" pin="2"/><net_sink comp="1227" pin=0"/></net>

<net id="1231"><net_src comp="1227" pin="1"/><net_sink comp="387" pin=0"/></net>

<net id="1235"><net_src comp="387" pin="2"/><net_sink comp="1232" pin=0"/></net>

<net id="1236"><net_src comp="1232" pin="1"/><net_sink comp="392" pin=0"/></net>

<net id="1240"><net_src comp="392" pin="2"/><net_sink comp="1237" pin=0"/></net>

<net id="1241"><net_src comp="1237" pin="1"/><net_sink comp="392" pin=0"/></net>

<net id="1245"><net_src comp="392" pin="2"/><net_sink comp="1242" pin=0"/></net>

<net id="1246"><net_src comp="1242" pin="1"/><net_sink comp="392" pin=0"/></net>

<net id="1250"><net_src comp="392" pin="2"/><net_sink comp="1247" pin=0"/></net>

<net id="1251"><net_src comp="1247" pin="1"/><net_sink comp="392" pin=0"/></net>

<net id="1255"><net_src comp="304" pin="3"/><net_sink comp="1252" pin=0"/></net>

<net id="1256"><net_src comp="1252" pin="1"/><net_sink comp="311" pin=0"/></net>

<net id="1260"><net_src comp="311" pin="3"/><net_sink comp="1257" pin=0"/></net>

<net id="1261"><net_src comp="1257" pin="1"/><net_sink comp="392" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: conv_out | {45 }
 - Input state : 
	Port: conv_1 : input_r | {2 3 4 5 6 7 }
	Port: conv_1 : conv_1_weights_0_0 | {2 3 }
	Port: conv_1 : conv_1_weights_0_1 | {2 3 }
	Port: conv_1 : conv_1_weights_0_2 | {2 3 }
	Port: conv_1 : conv_1_weights_1_0 | {2 3 }
	Port: conv_1 : conv_1_weights_1_1 | {2 3 }
	Port: conv_1 : conv_1_weights_1_2 | {2 3 }
	Port: conv_1 : conv_1_weights_2_0 | {2 3 }
	Port: conv_1 : conv_1_weights_2_1 | {2 3 }
	Port: conv_1 : conv_1_weights_2_2 | {2 3 }
	Port: conv_1 : conv_1_bias | {37 38 }
  - Chain level:
	State 1
	State 2
		r : 1
		c : 1
		add_ln23_1 : 1
		icmp_ln8 : 1
		add_ln8 : 1
		br_ln8 : 2
		icmp_ln11 : 1
		select_ln30 : 2
		select_ln30_1 : 2
		tmp_11 : 3
		zext_ln23_1 : 4
		tmp_12 : 3
		zext_ln23_2 : 4
		sub_ln23 : 5
		select_ln30_4 : 2
		select_ln30_5 : 2
		xor_ln30 : 2
		icmp_ln14 : 1
		and_ln30 : 2
		add_ln23_3 : 3
		or_ln30 : 2
		select_ln30_6 : 2
		select_ln30_7 : 2
		zext_ln30_2 : 3
		add_ln23_4 : 4
		zext_ln23_7 : 5
		input_addr : 6
		add_ln23_7 : 3
		select_ln30_8 : 2
		zext_ln30_4 : 3
		add_ln23_8 : 4
		zext_ln23_9 : 5
		input_addr_3 : 6
		add_ln23_11 : 3
		select_ln30_9 : 2
		zext_ln23 : 3
		conv_1_weights_0_0_a : 4
		conv_1_weights_0_0_l : 5
		input_load : 7
		conv_1_weights_0_1_a : 4
		conv_1_weights_0_1_l : 5
		input_load_1 : 7
		conv_1_weights_0_2_a : 4
		conv_1_weights_0_2_l : 5
		conv_1_weights_1_0_a : 4
		conv_1_weights_1_0_l : 5
		conv_1_weights_1_1_a : 4
		conv_1_weights_1_1_l : 5
		conv_1_weights_1_2_a : 4
		conv_1_weights_1_2_l : 5
		conv_1_weights_2_0_a : 4
		conv_1_weights_2_0_l : 5
		conv_1_weights_2_1_a : 4
		conv_1_weights_2_1_l : 5
		conv_1_weights_2_2_a : 4
		conv_1_weights_2_2_l : 5
	State 3
		select_ln30_2 : 1
		tmp_13 : 2
		zext_ln23_3 : 3
		tmp_14 : 2
		zext_ln23_4 : 3
		sub_ln23_1 : 4
		add_ln30 : 1
		add_ln23_5 : 5
		zext_ln23_8 : 6
		input_addr_1 : 7
		add_ln23_12 : 1
		zext_ln23_11 : 2
		input_addr_6 : 3
		tmp_8 : 1
		tmp_0_1 : 1
		input_load_2 : 4
		input_load_3 : 8
	State 4
		zext_ln23_5 : 1
		zext_ln23_6 : 1
		sub_ln23_2 : 2
		add_ln23_6 : 3
		zext_ln23_10 : 1
		input_addr_4 : 2
		add_ln23_10 : 3
		zext_ln23_12 : 1
		input_addr_7 : 2
		add_ln23_14 : 3
		tmp_0_2 : 1
		tmp_1 : 1
		input_load_4 : 3
		input_load_5 : 3
	State 5
		input_addr_2 : 1
		input_addr_5 : 1
		tmp_1_1 : 1
		tmp_1_2 : 1
		input_load_6 : 2
		input_load_7 : 2
	State 6
		input_addr_8 : 1
		tmp_2 : 1
		tmp_2_1 : 1
		input_load_8 : 2
	State 7
		tmp_2_2 : 1
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
		conv_1_bias_load : 1
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
		tmp_s : 1
	State 45
		mul_ln30 : 1
		add_ln30_1 : 2
		p_shl_cast : 3
		tmp_15 : 3
		zext_ln30_3 : 4
		sub_ln30 : 5
		add_ln30_2 : 6
		zext_ln30_7 : 7
		conv_out_addr : 8
		tmp : 1
		trunc_ln29 : 1
		icmp_ln29 : 2
		icmp_ln29_7 : 2
		or_ln29 : 3
		and_ln29 : 3
		w_sum_5 : 3
		store_ln30 : 9
		empty_38 : 1
	State 46


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|---------|
| Operation|    Functional Unit   |  DSP48E |    FF   |   LUT   |
|----------|----------------------|---------|---------|---------|
|   fadd   |      grp_fu_387      |    2    |   227   |   403   |
|          |      grp_fu_392      |    2    |   227   |   403   |
|----------|----------------------|---------|---------|---------|
|   fmul   |      grp_fu_396      |    3    |   128   |   320   |
|          |      grp_fu_402      |    3    |   128   |   320   |
|----------|----------------------|---------|---------|---------|
|   fcmp   |      grp_fu_408      |    0    |    66   |   239   |
|----------|----------------------|---------|---------|---------|
|          |       r_fu_430       |    0    |    0    |    15   |
|          |       c_fu_436       |    0    |    0    |    15   |
|          |   add_ln23_1_fu_442  |    0    |    0    |    15   |
|          |    add_ln8_fu_454    |    0    |    0    |    12   |
|          |   add_ln23_3_fu_546  |    0    |    0    |    15   |
|          |   add_ln23_4_fu_578  |    0    |    0    |    13   |
|          |   add_ln23_7_fu_589  |    0    |    0    |    15   |
|          |   add_ln23_8_fu_607  |    0    |    0    |    13   |
|          |  add_ln23_11_fu_618  |    0    |    0    |    15   |
|          |    add_ln23_fu_645   |    0    |    0    |    15   |
|    add   |    add_ln30_fu_694   |    0    |    0    |    15   |
|          |   add_ln23_5_fu_700  |    0    |    0    |    13   |
|          |  add_ln23_12_fu_713  |    0    |    0    |    13   |
|          |    add_ln11_fu_723   |    0    |    0    |    15   |
|          |   add_ln23_6_fu_757  |    0    |    0    |    13   |
|          |   add_ln23_9_fu_762  |    0    |    0    |    13   |
|          |  add_ln23_10_fu_771  |    0    |    0    |    13   |
|          |  add_ln23_13_fu_776  |    0    |    0    |    13   |
|          |  add_ln23_14_fu_785  |    0    |    0    |    13   |
|          |       f_fu_802       |    0    |    0    |    12   |
|          |   add_ln30_2_fu_846  |    0    |    0    |    13   |
|----------|----------------------|---------|---------|---------|
|          |  select_ln30_fu_466  |    0    |    0    |    5    |
|          | select_ln30_1_fu_474 |    0    |    0    |    5    |
|          | select_ln30_4_fu_512 |    0    |    0    |    5    |
|          | select_ln30_5_fu_520 |    0    |    0    |    5    |
|          | select_ln30_6_fu_558 |    0    |    0    |    3    |
|  select  | select_ln30_7_fu_566 |    0    |    0    |    5    |
|          | select_ln30_8_fu_595 |    0    |    0    |    5    |
|          | select_ln30_9_fu_624 |    0    |    0    |    5    |
|          | select_ln30_2_fu_651 |    0    |    0    |    5    |
|          | select_ln30_3_fu_687 |    0    |    0    |    3    |
|          |  select_ln11_fu_807  |    0    |    0    |    8    |
|          |    w_sum_5_fu_899    |    0    |    0    |    32   |
|----------|----------------------|---------|---------|---------|
|          |    icmp_ln8_fu_448   |    0    |    0    |    13   |
|          |   icmp_ln11_fu_460   |    0    |    0    |    11   |
|   icmp   |   icmp_ln14_fu_534   |    0    |    0    |    9    |
|          |   icmp_ln29_fu_875   |    0    |    0    |    11   |
|          |  icmp_ln29_7_fu_881  |    0    |    0    |    18   |
|----------|----------------------|---------|---------|---------|
|          |    sub_ln23_fu_506   |    0    |    0    |    14   |
|    sub   |   sub_ln23_1_fu_681  |    0    |    0    |    14   |
|          |   sub_ln23_2_fu_751  |    0    |    0    |    14   |
|          |    sub_ln30_fu_837   |    0    |    0    |    13   |
|----------|----------------------|---------|---------|---------|
|    and   |    and_ln30_fu_540   |    0    |    0    |    2    |
|          |    and_ln29_fu_893   |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|    or    |    or_ln30_fu_552    |    0    |    0    |    2    |
|          |    or_ln29_fu_887    |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|    xor   |    xor_ln30_fu_528   |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|  muladd  |      grp_fu_908      |    1    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |     tmp_11_fu_482    |    0    |    0    |    0    |
|          |     tmp_12_fu_494    |    0    |    0    |    0    |
|          |     tmp_13_fu_657    |    0    |    0    |    0    |
|bitconcatenate|     tmp_14_fu_669    |    0    |    0    |    0    |
|          |     tmp_9_fu_729     |    0    |    0    |    0    |
|          |     tmp_10_fu_740    |    0    |    0    |    0    |
|          |   p_shl_cast_fu_819  |    0    |    0    |    0    |
|          |     tmp_15_fu_826    |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |  zext_ln23_1_fu_490  |    0    |    0    |    0    |
|          |  zext_ln23_2_fu_502  |    0    |    0    |    0    |
|          |  zext_ln30_2_fu_574  |    0    |    0    |    0    |
|          |  zext_ln23_7_fu_584  |    0    |    0    |    0    |
|          |  zext_ln30_4_fu_603  |    0    |    0    |    0    |
|          |  zext_ln23_9_fu_613  |    0    |    0    |    0    |
|          |   zext_ln23_fu_632   |    0    |    0    |    0    |
|          |  zext_ln23_3_fu_665  |    0    |    0    |    0    |
|          |  zext_ln23_4_fu_677  |    0    |    0    |    0    |
|          |  zext_ln23_8_fu_705  |    0    |    0    |    0    |
|   zext   |  zext_ln30_5_fu_710  |    0    |    0    |    0    |
|          |  zext_ln23_11_fu_718 |    0    |    0    |    0    |
|          |  zext_ln23_5_fu_736  |    0    |    0    |    0    |
|          |  zext_ln23_6_fu_747  |    0    |    0    |    0    |
|          |  zext_ln23_10_fu_766 |    0    |    0    |    0    |
|          |  zext_ln23_12_fu_780 |    0    |    0    |    0    |
|          |  zext_ln23_13_fu_798 |    0    |    0    |    0    |
|          |   zext_ln30_fu_813   |    0    |    0    |    0    |
|          |  zext_ln30_1_fu_816  |    0    |    0    |    0    |
|          |  zext_ln30_3_fu_833  |    0    |    0    |    0    |
|          |  zext_ln30_6_fu_843  |    0    |    0    |    0    |
|          |  zext_ln30_7_fu_852  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   sext   |   sext_ln23_fu_790   |    0    |    0    |    0    |
|          |  sext_ln23_1_fu_794  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|partselect|      tmp_fu_861      |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   trunc  |   trunc_ln29_fu_871  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   Total  |                      |    11   |   776   |   2187  |
|----------|----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|      add_ln11_reg_1112      |    8   |
|     add_ln23_10_reg_1127    |   11   |
|     add_ln23_14_reg_1137    |   11   |
|     add_ln23_6_reg_1117     |   11   |
|      add_ln30_reg_1045      |    5   |
|       add_ln8_reg_927       |   12   |
|         c_0_reg_365         |    5   |
|  conv_1_bias_addr_reg_1252  |    3   |
|  conv_1_bias_load_reg_1257  |   32   |
| conv_1_weights_0_0_a_reg_994|    3   |
|conv_1_weights_0_0_l_reg_1067|   32   |
| conv_1_weights_0_1_a_reg_999|    3   |
|conv_1_weights_0_1_l_reg_1072|   32   |
|conv_1_weights_0_2_a_reg_1004|    3   |
|conv_1_weights_0_2_l_reg_1077|   32   |
|conv_1_weights_1_0_a_reg_1009|    3   |
|conv_1_weights_1_0_l_reg_1082|   32   |
|conv_1_weights_1_1_a_reg_1014|    3   |
|conv_1_weights_1_1_l_reg_1087|   32   |
|conv_1_weights_1_2_a_reg_1019|    3   |
|conv_1_weights_1_2_l_reg_1092|   32   |
|conv_1_weights_2_0_a_reg_1024|    3   |
|conv_1_weights_2_0_l_reg_1097|   32   |
|conv_1_weights_2_1_a_reg_1029|    3   |
|conv_1_weights_2_1_l_reg_1102|   32   |
|conv_1_weights_2_2_a_reg_1034|    3   |
|conv_1_weights_2_2_l_reg_1107|   32   |
|         f_0_reg_376         |    3   |
|          f_reg_1187         |    3   |
|      icmp_ln11_reg_932      |    1   |
|       icmp_ln8_reg_923      |    1   |
|   indvar_flatten30_reg_330  |   12   |
|    indvar_flatten_reg_353   |    8   |
|    input_addr_1_reg_1051    |   10   |
|    input_addr_2_reg_1152    |   10   |
|     input_addr_3_reg_979    |   10   |
|    input_addr_4_reg_1122    |   10   |
|    input_addr_5_reg_1157    |   10   |
|    input_addr_6_reg_1062    |   10   |
|    input_addr_7_reg_1132    |   10   |
|    input_addr_8_reg_1172    |   10   |
|      input_addr_reg_968     |   10   |
|         r_0_reg_341         |    5   |
|          r_reg_918          |    5   |
|           reg_414           |   32   |
|           reg_419           |   32   |
|           reg_424           |   32   |
|     select_ln11_reg_1192    |    8   |
|    select_ln30_1_reg_939    |    5   |
|    select_ln30_6_reg_950    |    3   |
|    select_ln30_7_reg_956    |    5   |
|    select_ln30_9_reg_984    |    5   |
|     sub_ln23_1_reg_1039     |   11   |
|       sub_ln23_reg_945      |   11   |
|       tmp_0_1_reg_1147      |   32   |
|       tmp_0_2_reg_1162      |   32   |
|       tmp_1_1_reg_1177      |   32   |
|       tmp_1_2_reg_1182      |   32   |
|        tmp_1_reg_1167       |   32   |
|       tmp_2_1_reg_1202      |   32   |
|       tmp_2_2_reg_1212      |   32   |
|        tmp_2_reg_1197       |   32   |
|        tmp_8_reg_1142       |   32   |
|     w_sum_4_0_1_reg_1217    |   32   |
|     w_sum_4_0_2_reg_1222    |   32   |
|     w_sum_4_1_1_reg_1232    |   32   |
|     w_sum_4_1_2_reg_1237    |   32   |
|      w_sum_4_1_reg_1227     |   32   |
|     w_sum_4_2_1_reg_1247    |   32   |
|      w_sum_4_2_reg_1242     |   32   |
|       w_sum_4_reg_1207      |   32   |
|      zext_ln23_reg_989      |   64   |
|     zext_ln30_2_reg_962     |   11   |
|     zext_ln30_4_reg_973     |   11   |
|     zext_ln30_5_reg_1056    |   11   |
+-----------------------------+--------+
|            Total            |  1326  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|------------------------|------|------|------|--------||---------||---------|
|          Comp          |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------------|------|------|------|--------||---------||---------|
|    grp_access_fu_127   |  p0  |   2  |   3  |    6   ||    9    |
|    grp_access_fu_133   |  p0  |  10  |  10  |   100  ||    47   |
|    grp_access_fu_133   |  p2  |   8  |   0  |    0   ||    41   |
|    grp_access_fu_146   |  p0  |   2  |   3  |    6   ||    9    |
|    grp_access_fu_164   |  p0  |   2  |   3  |    6   ||    9    |
|    grp_access_fu_177   |  p0  |   2  |   3  |    6   ||    9    |
|    grp_access_fu_190   |  p0  |   2  |   3  |    6   ||    9    |
|    grp_access_fu_203   |  p0  |   2  |   3  |    6   ||    9    |
|    grp_access_fu_216   |  p0  |   2  |   3  |    6   ||    9    |
|    grp_access_fu_229   |  p0  |   2  |   3  |    6   ||    9    |
|    grp_access_fu_242   |  p0  |   2  |   3  |    6   ||    9    |
|    grp_access_fu_311   |  p0  |   2  |   3  |    6   ||    9    |
|       r_0_reg_341      |  p0  |   2  |   5  |   10   ||    9    |
| indvar_flatten_reg_353 |  p0  |   2  |   8  |   16   ||    9    |
|       grp_fu_387       |  p0  |   5  |  32  |   160  ||    27   |
|       grp_fu_387       |  p1  |   5  |  32  |   160  ||    27   |
|       grp_fu_392       |  p0  |   5  |  32  |   160  ||    27   |
|       grp_fu_392       |  p1  |   5  |  32  |   160  ||    27   |
|       grp_fu_396       |  p0  |   6  |  32  |   192  ||    33   |
|       grp_fu_396       |  p1  |   2  |  32  |   64   ||    9    |
|       grp_fu_402       |  p0  |   5  |  32  |   160  ||    27   |
|       grp_fu_402       |  p1  |   2  |  32  |   64   ||    9    |
|       grp_fu_408       |  p0  |   2  |  32  |   64   ||    9    |
|------------------------|------|------|------|--------||---------||---------|
|          Total         |      |      |      |  1370  || 42.0704 ||   391   |
|------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   11   |    -   |   776  |  2187  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   42   |    -   |   391  |
|  Register |    -   |    -   |  1326  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   11   |   42   |  2102  |  2578  |
+-----------+--------+--------+--------+--------+
