{"auto_keywords": [{"score": 0.00481495049065317, "phrase": "sigma_delta-modulator"}, {"score": 0.004756030119751394, "phrase": "adc"}, {"score": 0.004362564831572539, "phrase": "double-sampling_split"}, {"score": 0.004101579688745222, "phrase": "bilinear_integrators"}, {"score": 0.0036703791815812328, "phrase": "third_order_noise"}, {"score": 0.0034935290662899488, "phrase": "second_order"}, {"score": 0.0033664873319204027, "phrase": "quantization_noise-coupling"}, {"score": 0.0029027394930867902, "phrase": "clock_frequency"}, {"score": 0.002728847267539957, "phrase": "oversampling_ratio"}], "paper_keywords": ["Analog-to-digital converters", " Double sampling", " Sigma Delta-modulation", " Noise-coupling", " 130 nm CMOS technology"], "paper_abstract": "A double-sampling split I I\"-ADC pound with bilinear integrators and a 7-level quantizer is presented. It achieves third order noise shaping with a second order modulator through quantization noise-coupling. The modulator is integrated in a 130 nm CMOS technology. For a clock frequency of 48 MHz and an oversampling ratio of 20 (2.4 MHz signal bandwidth), it achieves 72 dB DR and 68 dB SNR. The prototype consumes 8 mW from a 1.2 V voltage supply.", "paper_title": "A 8 mW 72 dB Sigma Delta-modulator ADC with 2.4 MHz BW in 130 nm CMOS", "paper_id": "WOS:000307285700005"}