$date
	Thu Apr 14 17:41:15 2011
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module teste $end
$var wire 1 ! clock $end
$upscope $end
$scope module teste $end
$var wire 1 " saida $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x"
0!
$end
#12
1"
1!
#15
0"
#24
0!
#36
1"
1!
#39
0"
#48
0!
#60
1"
1!
#63
0"
#72
0!
#84
1"
1!
#87
0"
#96
0!
#108
1"
1!
#111
0"
#120
0!
