\doxysection{TIM Output Compare and PWM modes}
\label{group___t_i_m___output___compare__and___p_w_m__modes}\index{TIM Output Compare and PWM modes@{TIM Output Compare and PWM modes}}
Collaboration diagram for TIM Output Compare and PWM modes\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=345pt]{group___t_i_m___output___compare__and___p_w_m__modes}
\end{center}
\end{figure}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \textbf{ TIM\+\_\+\+OCMODE\+\_\+\+TIMING}~((uint32\+\_\+t)0x00000000U)
\item 
\#define \textbf{ TIM\+\_\+\+OCMODE\+\_\+\+ACTIVE}~(\textbf{ TIM\+\_\+\+CCMR1\+\_\+\+OC1\+M\+\_\+0})
\item 
\#define \textbf{ TIM\+\_\+\+OCMODE\+\_\+\+INACTIVE}~(\textbf{ TIM\+\_\+\+CCMR1\+\_\+\+OC1\+M\+\_\+1})
\item 
\#define \textbf{ TIM\+\_\+\+OCMODE\+\_\+\+TOGGLE}~(\textbf{ TIM\+\_\+\+CCMR1\+\_\+\+OC1\+M\+\_\+0} $\vert$ \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+OC1\+M\+\_\+1})
\item 
\#define \textbf{ TIM\+\_\+\+OCMODE\+\_\+\+PWM1}~(\textbf{ TIM\+\_\+\+CCMR1\+\_\+\+OC1\+M\+\_\+1} $\vert$ \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+OC1\+M\+\_\+2})
\item 
\#define \textbf{ TIM\+\_\+\+OCMODE\+\_\+\+PWM2}~(\textbf{ TIM\+\_\+\+CCMR1\+\_\+\+OC1M})
\item 
\#define \textbf{ TIM\+\_\+\+OCMODE\+\_\+\+FORCED\+\_\+\+ACTIVE}~(\textbf{ TIM\+\_\+\+CCMR1\+\_\+\+OC1\+M\+\_\+0} $\vert$ \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+OC1\+M\+\_\+2})
\item 
\#define \textbf{ TIM\+\_\+\+OCMODE\+\_\+\+FORCED\+\_\+\+INACTIVE}~(\textbf{ TIM\+\_\+\+CCMR1\+\_\+\+OC1\+M\+\_\+2})
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


\doxysubsection{Macro Definition Documentation}
\mbox{\label{group___t_i_m___output___compare__and___p_w_m__modes_ga111d1023e3ac6ef5544775c3863b4b12}} 
\index{TIM Output Compare and PWM modes@{TIM Output Compare and PWM modes}!TIM\_OCMODE\_ACTIVE@{TIM\_OCMODE\_ACTIVE}}
\index{TIM\_OCMODE\_ACTIVE@{TIM\_OCMODE\_ACTIVE}!TIM Output Compare and PWM modes@{TIM Output Compare and PWM modes}}
\doxysubsubsection{TIM\_OCMODE\_ACTIVE}
{\footnotesize\ttfamily \#define TIM\+\_\+\+OCMODE\+\_\+\+ACTIVE~(\textbf{ TIM\+\_\+\+CCMR1\+\_\+\+OC1\+M\+\_\+0})}



Definition at line 364 of file stm32f4xx\+\_\+hal\+\_\+tim.\+h.

\mbox{\label{group___t_i_m___output___compare__and___p_w_m__modes_ga0a78cecaf884a89963e2a8e6af7e6128}} 
\index{TIM Output Compare and PWM modes@{TIM Output Compare and PWM modes}!TIM\_OCMODE\_FORCED\_ACTIVE@{TIM\_OCMODE\_FORCED\_ACTIVE}}
\index{TIM\_OCMODE\_FORCED\_ACTIVE@{TIM\_OCMODE\_FORCED\_ACTIVE}!TIM Output Compare and PWM modes@{TIM Output Compare and PWM modes}}
\doxysubsubsection{TIM\_OCMODE\_FORCED\_ACTIVE}
{\footnotesize\ttfamily \#define TIM\+\_\+\+OCMODE\+\_\+\+FORCED\+\_\+\+ACTIVE~(\textbf{ TIM\+\_\+\+CCMR1\+\_\+\+OC1\+M\+\_\+0} $\vert$ \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+OC1\+M\+\_\+2})}



Definition at line 369 of file stm32f4xx\+\_\+hal\+\_\+tim.\+h.

\mbox{\label{group___t_i_m___output___compare__and___p_w_m__modes_ga4572f724ce30ce45557f1dc5141afb3e}} 
\index{TIM Output Compare and PWM modes@{TIM Output Compare and PWM modes}!TIM\_OCMODE\_FORCED\_INACTIVE@{TIM\_OCMODE\_FORCED\_INACTIVE}}
\index{TIM\_OCMODE\_FORCED\_INACTIVE@{TIM\_OCMODE\_FORCED\_INACTIVE}!TIM Output Compare and PWM modes@{TIM Output Compare and PWM modes}}
\doxysubsubsection{TIM\_OCMODE\_FORCED\_INACTIVE}
{\footnotesize\ttfamily \#define TIM\+\_\+\+OCMODE\+\_\+\+FORCED\+\_\+\+INACTIVE~(\textbf{ TIM\+\_\+\+CCMR1\+\_\+\+OC1\+M\+\_\+2})}



Definition at line 370 of file stm32f4xx\+\_\+hal\+\_\+tim.\+h.

\mbox{\label{group___t_i_m___output___compare__and___p_w_m__modes_ga890fbb44fd16f2bce962983352d23f53}} 
\index{TIM Output Compare and PWM modes@{TIM Output Compare and PWM modes}!TIM\_OCMODE\_INACTIVE@{TIM\_OCMODE\_INACTIVE}}
\index{TIM\_OCMODE\_INACTIVE@{TIM\_OCMODE\_INACTIVE}!TIM Output Compare and PWM modes@{TIM Output Compare and PWM modes}}
\doxysubsubsection{TIM\_OCMODE\_INACTIVE}
{\footnotesize\ttfamily \#define TIM\+\_\+\+OCMODE\+\_\+\+INACTIVE~(\textbf{ TIM\+\_\+\+CCMR1\+\_\+\+OC1\+M\+\_\+1})}



Definition at line 365 of file stm32f4xx\+\_\+hal\+\_\+tim.\+h.

\mbox{\label{group___t_i_m___output___compare__and___p_w_m__modes_ga766271da571888dfecd9130c3887e9c6}} 
\index{TIM Output Compare and PWM modes@{TIM Output Compare and PWM modes}!TIM\_OCMODE\_PWM1@{TIM\_OCMODE\_PWM1}}
\index{TIM\_OCMODE\_PWM1@{TIM\_OCMODE\_PWM1}!TIM Output Compare and PWM modes@{TIM Output Compare and PWM modes}}
\doxysubsubsection{TIM\_OCMODE\_PWM1}
{\footnotesize\ttfamily \#define TIM\+\_\+\+OCMODE\+\_\+\+PWM1~(\textbf{ TIM\+\_\+\+CCMR1\+\_\+\+OC1\+M\+\_\+1} $\vert$ \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+OC1\+M\+\_\+2})}



Definition at line 367 of file stm32f4xx\+\_\+hal\+\_\+tim.\+h.

\mbox{\label{group___t_i_m___output___compare__and___p_w_m__modes_ga88ce4251743c2c07e19fdd5a0a310580}} 
\index{TIM Output Compare and PWM modes@{TIM Output Compare and PWM modes}!TIM\_OCMODE\_PWM2@{TIM\_OCMODE\_PWM2}}
\index{TIM\_OCMODE\_PWM2@{TIM\_OCMODE\_PWM2}!TIM Output Compare and PWM modes@{TIM Output Compare and PWM modes}}
\doxysubsubsection{TIM\_OCMODE\_PWM2}
{\footnotesize\ttfamily \#define TIM\+\_\+\+OCMODE\+\_\+\+PWM2~(\textbf{ TIM\+\_\+\+CCMR1\+\_\+\+OC1M})}



Definition at line 368 of file stm32f4xx\+\_\+hal\+\_\+tim.\+h.

\mbox{\label{group___t_i_m___output___compare__and___p_w_m__modes_gafae6b98b4b854fbfffd9a5ebc59c8f61}} 
\index{TIM Output Compare and PWM modes@{TIM Output Compare and PWM modes}!TIM\_OCMODE\_TIMING@{TIM\_OCMODE\_TIMING}}
\index{TIM\_OCMODE\_TIMING@{TIM\_OCMODE\_TIMING}!TIM Output Compare and PWM modes@{TIM Output Compare and PWM modes}}
\doxysubsubsection{TIM\_OCMODE\_TIMING}
{\footnotesize\ttfamily \#define TIM\+\_\+\+OCMODE\+\_\+\+TIMING~((uint32\+\_\+t)0x00000000U)}



Definition at line 363 of file stm32f4xx\+\_\+hal\+\_\+tim.\+h.

\mbox{\label{group___t_i_m___output___compare__and___p_w_m__modes_ga368f80fad76018e2bf76084522e47536}} 
\index{TIM Output Compare and PWM modes@{TIM Output Compare and PWM modes}!TIM\_OCMODE\_TOGGLE@{TIM\_OCMODE\_TOGGLE}}
\index{TIM\_OCMODE\_TOGGLE@{TIM\_OCMODE\_TOGGLE}!TIM Output Compare and PWM modes@{TIM Output Compare and PWM modes}}
\doxysubsubsection{TIM\_OCMODE\_TOGGLE}
{\footnotesize\ttfamily \#define TIM\+\_\+\+OCMODE\+\_\+\+TOGGLE~(\textbf{ TIM\+\_\+\+CCMR1\+\_\+\+OC1\+M\+\_\+0} $\vert$ \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+OC1\+M\+\_\+1})}



Definition at line 366 of file stm32f4xx\+\_\+hal\+\_\+tim.\+h.

