
****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/ecg_submodules/f3m_inv/run_tcl.tcl
# set outputDir /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/ecg_submodules/f3m_inv
# file mkdir $outputDir
# read_verilog -quiet /misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/ecg_submodules/f3m_inv.v
# synth_design -part xc7z020clg484-3 -top f3m_inv -mode out_of_context
Command: synth_design -part xc7z020clg484-3 -top f3m_inv -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 150174 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1500.531 ; gain = 26.895 ; free physical = 253755 ; free virtual = 314623
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'f3m_inv' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/ecg_submodules/f3m_inv.v:10]
INFO: [Synth 8-6157] synthesizing module 'f3_mult' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/ecg_submodules/f3m_inv.v:147]
INFO: [Synth 8-6155] done synthesizing module 'f3_mult' (1#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/ecg_submodules/f3m_inv.v:147]
INFO: [Synth 8-6157] synthesizing module 'func1' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/ecg_submodules/f3m_inv.v:120]
INFO: [Synth 8-6157] synthesizing module 'f3_sub' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/ecg_submodules/f3m_inv.v:158]
INFO: [Synth 8-6157] synthesizing module 'f3_add' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/ecg_submodules/f3m_inv.v:132]
INFO: [Synth 8-6155] done synthesizing module 'f3_add' (2#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/ecg_submodules/f3m_inv.v:132]
INFO: [Synth 8-6155] done synthesizing module 'f3_sub' (3#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/ecg_submodules/f3m_inv.v:158]
INFO: [Synth 8-6157] synthesizing module 'func4' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/ecg_submodules/f3m_inv.v:88]
INFO: [Synth 8-6155] done synthesizing module 'func4' (4#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/ecg_submodules/f3m_inv.v:88]
INFO: [Synth 8-6155] done synthesizing module 'func1' (5#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/ecg_submodules/f3m_inv.v:120]
INFO: [Synth 8-6157] synthesizing module 'func2' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/ecg_submodules/f3m_inv.v:115]
INFO: [Synth 8-6155] done synthesizing module 'func2' (6#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/ecg_submodules/f3m_inv.v:115]
INFO: [Synth 8-6157] synthesizing module 'func3' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/ecg_submodules/f3m_inv.v:100]
INFO: [Synth 8-6155] done synthesizing module 'func3' (7#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/ecg_submodules/f3m_inv.v:100]
INFO: [Synth 8-6157] synthesizing module 'func5' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/ecg_submodules/f3m_inv.v:79]
INFO: [Synth 8-6155] done synthesizing module 'func5' (8#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/ecg_submodules/f3m_inv.v:79]
INFO: [Synth 8-6155] done synthesizing module 'f3m_inv' (9#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/ecg_submodules/f3m_inv.v:10]
WARNING: [Synth 8-3331] design func5 has unconnected port A[195]
WARNING: [Synth 8-3331] design func5 has unconnected port A[194]
WARNING: [Synth 8-3331] design func3 has unconnected port B[195]
WARNING: [Synth 8-3331] design func3 has unconnected port B[194]
WARNING: [Synth 8-3331] design func2 has unconnected port A[195]
WARNING: [Synth 8-3331] design func2 has unconnected port A[194]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1546.297 ; gain = 72.660 ; free physical = 253667 ; free virtual = 314536
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1546.297 ; gain = 72.660 ; free physical = 253701 ; free virtual = 314570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1554.293 ; gain = 80.656 ; free physical = 253700 ; free virtual = 314569
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-3
INFO: [Synth 8-5544] ROM "S" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "d" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1573.434 ; gain = 99.797 ; free physical = 253484 ; free virtual = 314352
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	              196 Bit    Registers := 5     
	              195 Bit    Registers := 1     
	              194 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input    196 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module f3m_inv 
Detailed RTL Component Info : 
+---Registers : 
	              196 Bit    Registers := 5     
	              195 Bit    Registers := 1     
	              194 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input    196 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design func3 has unconnected port B[195]
WARNING: [Synth 8-3331] design func3 has unconnected port B[194]
INFO: [Synth 8-3886] merging instance 'U_reg[194]' (FDR) to 'U_reg[195]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U_reg[195] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 1777.074 ; gain = 303.438 ; free physical = 251994 ; free virtual = 312963
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 1777.078 ; gain = 303.441 ; free physical = 251955 ; free virtual = 312924
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 1785.082 ; gain = 311.445 ; free physical = 251803 ; free virtual = 312773
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:21 ; elapsed = 00:00:26 . Memory (MB): peak = 1785.086 ; gain = 311.449 ; free physical = 251784 ; free virtual = 312753
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:21 ; elapsed = 00:00:26 . Memory (MB): peak = 1785.086 ; gain = 311.449 ; free physical = 251784 ; free virtual = 312753
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:21 ; elapsed = 00:00:26 . Memory (MB): peak = 1785.086 ; gain = 311.449 ; free physical = 251782 ; free virtual = 312751
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:21 ; elapsed = 00:00:26 . Memory (MB): peak = 1785.086 ; gain = 311.449 ; free physical = 251782 ; free virtual = 312752
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 1785.086 ; gain = 311.449 ; free physical = 251771 ; free virtual = 312741
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 1785.086 ; gain = 311.449 ; free physical = 251771 ; free virtual = 312741
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT2 |    11|
|2     |LUT3 |     7|
|3     |LUT4 |   790|
|4     |LUT5 |   384|
|5     |LUT6 |   784|
|6     |FDRE |  1363|
|7     |FDSE |     5|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |  3344|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 1785.086 ; gain = 311.449 ; free physical = 251771 ; free virtual = 312741
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 8 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 1785.086 ; gain = 311.449 ; free physical = 251772 ; free virtual = 312742
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 1785.090 ; gain = 311.449 ; free physical = 251777 ; free virtual = 312747
INFO: [Project 1-571] Translating synthesized netlist
WARNING: [Netlist 29-101] Netlist 'f3m_inv' is not ideal for floorplanning, since the cellview 'f3m_inv' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1864.254 ; gain = 0.000 ; free physical = 252696 ; free virtual = 313679
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
29 Infos, 9 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 1864.254 ; gain = 390.715 ; free physical = 252754 ; free virtual = 313736
# set_units -power mW
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
set_units: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2422.910 ; gain = 558.656 ; free physical = 252590 ; free virtual = 313477
# create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]
# write_checkpoint -force $outputDir/post_synth
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2422.910 ; gain = 0.000 ; free physical = 252589 ; free virtual = 313476
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2446.922 ; gain = 0.000 ; free physical = 252571 ; free virtual = 313459
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/ecg_submodules/f3m_inv/post_synth.dcp' has been generated.
# report_timing_summary -file $outputDir/post_synth_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_power -file $outputDir/post_synth_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/ecg_submodules/f3m_inv/post_synth_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 2518.984 ; gain = 0.000 ; free physical = 253247 ; free virtual = 314226

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: de90d5c1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2518.984 ; gain = 0.000 ; free physical = 253246 ; free virtual = 314225

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: de90d5c1

Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2518.984 ; gain = 0.000 ; free physical = 253148 ; free virtual = 314126
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: de90d5c1

Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2518.984 ; gain = 0.000 ; free physical = 253147 ; free virtual = 314125
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: de90d5c1

Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2518.984 ; gain = 0.000 ; free physical = 253146 ; free virtual = 314124
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: de90d5c1

Time (s): cpu = 00:00:00.30 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2518.984 ; gain = 0.000 ; free physical = 253143 ; free virtual = 314121
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: de90d5c1

Time (s): cpu = 00:00:00.40 ; elapsed = 00:00:00.31 . Memory (MB): peak = 2518.984 ; gain = 0.000 ; free physical = 253153 ; free virtual = 314131
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: de90d5c1

Time (s): cpu = 00:00:00.41 ; elapsed = 00:00:00.32 . Memory (MB): peak = 2518.984 ; gain = 0.000 ; free physical = 253160 ; free virtual = 314138
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2518.984 ; gain = 0.000 ; free physical = 253169 ; free virtual = 314147
Ending Logic Optimization Task | Checksum: de90d5c1

Time (s): cpu = 00:00:00.41 ; elapsed = 00:00:00.33 . Memory (MB): peak = 2518.984 ; gain = 0.000 ; free physical = 253173 ; free virtual = 314151

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: de90d5c1

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2518.984 ; gain = 0.000 ; free physical = 253191 ; free virtual = 314169

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: de90d5c1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2518.984 ; gain = 0.000 ; free physical = 253191 ; free virtual = 314169

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2518.984 ; gain = 0.000 ; free physical = 253191 ; free virtual = 314169
Ending Netlist Obfuscation Task | Checksum: de90d5c1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2518.984 ; gain = 0.000 ; free physical = 253190 ; free virtual = 314168
INFO: [Common 17-83] Releasing license: Implementation
15 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2518.984 ; gain = 0.000 ; free physical = 253191 ; free virtual = 314169
# power_opt_design
Command: power_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Timing 38-35] Done setting XDC timing constraints.
Begin power optimizations | Checksum: de90d5c1
WARNING: [Pwropt 34-141] Param pwropt.runOnPwroptedDesign is set. Skipped checking if power_opt_design has been performed earlier.
INFO: [Pwropt 34-50] Optimizing power for module f3m_inv ...
INFO: [Pwropt 34-207] Design is in pre-place state. Running in pre-place mode.
Pre-processing: Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2534.965 ; gain = 0.000 ; free physical = 253127 ; free virtual = 314106
INFO: [Pwropt 34-9] Applying IDT optimizations ...
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=7.306 | TNS=0.000 |
PSMgr Creation: Time (s): cpu = 00:00:00.97 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2534.965 ; gain = 0.000 ; free physical = 253092 ; free virtual = 314071
IDT: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2703.078 ; gain = 168.113 ; free physical = 253033 ; free virtual = 314012
INFO: [Pwropt 34-10] Applying ODC optimizations ...
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-215] Skipped ODC enables for 0 nets in BRAM flops in bus-based analysis.
INFO: [Pwropt 34-214] Skipped ODC enables for 0 nets in BRAM address flops in bus-based analysis.
ODC: Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2725.133 ; gain = 22.055 ; free physical = 252979 ; free virtual = 313958
Power optimization passes: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2725.133 ; gain = 190.168 ; free physical = 252978 ; free virtual = 313957

INFO: [Pwropt 34-77] Creating clock enable groups ...
INFO: [Pwropt 34-96] Including small groups for filtering based on enable probabilities.
 Done
Grouping enables: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2725.133 ; gain = 0.000 ; free physical = 252984 ; free virtual = 313963


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-26] Patching clock gating enable signals for design f3m_inv ...
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 0 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports

Number of Slice Registers augmented: 0 newly gated: 0 Total: 1368
Number of SRLs augmented: 0  newly gated: 0 Total: 0
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 0
Number of Flops added for Enable Generation: 0

Flops dropped: 0/0 RAMS dropped: 0/0 Clusters dropped: 0/0 Enables dropped: 0
Patching clock gating enables finished successfully.
Ending PowerOpt Patch Enables Task | Checksum: de90d5c1

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2725.133 ; gain = 0.000 ; free physical = 252980 ; free virtual = 313960
INFO: [Pwropt 34-30] Power optimization finished successfully.
End power optimizations | Checksum: de90d5c1
Power optimization: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2725.133 ; gain = 206.148 ; free physical = 252987 ; free virtual = 313967
INFO: [Pwropt 34-198] Malloced memory gain at end of power optimization: 27361232 bytes

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: de90d5c1

Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2725.133 ; gain = 0.000 ; free physical = 253012 ; free virtual = 313992
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 BUFG optimization
Phase 2 BUFG optimization | Checksum: de90d5c1

Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2725.133 ; gain = 0.000 ; free physical = 253010 ; free virtual = 313990
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 3 Remap
Phase 3 Remap | Checksum: de90d5c1

Time (s): cpu = 00:00:00.45 ; elapsed = 00:00:00.32 . Memory (MB): peak = 2725.133 ; gain = 0.000 ; free physical = 252979 ; free virtual = 313959
INFO: [Opt 31-389] Phase Remap created 0 cells and removed 0 cells

Phase 4 Post Processing Netlist
Phase 4 Post Processing Netlist | Checksum: de90d5c1

Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.33 . Memory (MB): peak = 2725.133 ; gain = 0.000 ; free physical = 252975 ; free virtual = 313955
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


---------------------------------------------------------------------------------------------------------------------
|  Phase                    |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
---------------------------------------------------------------------------------------------------------------------
|  Retarget                 |               0  |               0  |                                              0  |
|  BUFG optimization        |               0  |               0  |                                              0  |
|  Remap                    |               0  |               0  |                                              0  |
|  Post Processing Netlist  |               0  |               0  |                                              0  |
---------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: de90d5c1

Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.34 . Memory (MB): peak = 2725.133 ; gain = 0.000 ; free physical = 252990 ; free virtual = 313970

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2725.133 ; gain = 0.000 ; free physical = 252991 ; free virtual = 313971
Ending Netlist Obfuscation Task | Checksum: de90d5c1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2725.133 ; gain = 0.000 ; free physical = 252991 ; free virtual = 313971
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
power_opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2725.133 ; gain = 0.000 ; free physical = 252535 ; free virtual = 313515
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: d8a61738

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2725.133 ; gain = 0.000 ; free physical = 252534 ; free virtual = 313515
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2725.133 ; gain = 0.000 ; free physical = 252531 ; free virtual = 313512

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 03078538

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.60 . Memory (MB): peak = 2725.133 ; gain = 0.000 ; free physical = 252419 ; free virtual = 313401

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: d38efb2d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2725.133 ; gain = 0.000 ; free physical = 252319 ; free virtual = 313300

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: d38efb2d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2725.133 ; gain = 0.000 ; free physical = 252318 ; free virtual = 313300
Phase 1 Placer Initialization | Checksum: d38efb2d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2725.133 ; gain = 0.000 ; free physical = 252317 ; free virtual = 313298

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 81d60201

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2725.133 ; gain = 0.000 ; free physical = 252236 ; free virtual = 313217

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2725.133 ; gain = 0.000 ; free physical = 253254 ; free virtual = 314237

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: a14b98d9

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 2725.133 ; gain = 0.000 ; free physical = 253268 ; free virtual = 314250
Phase 2 Global Placement | Checksum: 5355c38b

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 2725.133 ; gain = 0.000 ; free physical = 253254 ; free virtual = 314236

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 5355c38b

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 2725.133 ; gain = 0.000 ; free physical = 253252 ; free virtual = 314234

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 2fae4e60

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 2725.133 ; gain = 0.000 ; free physical = 253227 ; free virtual = 314209

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 2447d5f0

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 2725.133 ; gain = 0.000 ; free physical = 253239 ; free virtual = 314222

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 83468cdb

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 2725.133 ; gain = 0.000 ; free physical = 253239 ; free virtual = 314221

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 7eeeea90

Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 2725.133 ; gain = 0.000 ; free physical = 253178 ; free virtual = 314160

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 132d0d259

Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 2725.133 ; gain = 0.000 ; free physical = 253176 ; free virtual = 314159

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 16b38102e

Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 2725.133 ; gain = 0.000 ; free physical = 253175 ; free virtual = 314158
Phase 3 Detail Placement | Checksum: 16b38102e

Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 2725.133 ; gain = 0.000 ; free physical = 253173 ; free virtual = 314156

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1e69d4491

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 1e69d4491

Time (s): cpu = 00:00:14 ; elapsed = 00:00:05 . Memory (MB): peak = 2725.133 ; gain = 0.000 ; free physical = 253162 ; free virtual = 314145
INFO: [Place 30-746] Post Placement Timing Summary WNS=6.915. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 191e531c2

Time (s): cpu = 00:00:14 ; elapsed = 00:00:05 . Memory (MB): peak = 2725.133 ; gain = 0.000 ; free physical = 253156 ; free virtual = 314139
Phase 4.1 Post Commit Optimization | Checksum: 191e531c2

Time (s): cpu = 00:00:14 ; elapsed = 00:00:05 . Memory (MB): peak = 2725.133 ; gain = 0.000 ; free physical = 253153 ; free virtual = 314136

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 191e531c2

Time (s): cpu = 00:00:14 ; elapsed = 00:00:05 . Memory (MB): peak = 2725.133 ; gain = 0.000 ; free physical = 253151 ; free virtual = 314134

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 191e531c2

Time (s): cpu = 00:00:14 ; elapsed = 00:00:05 . Memory (MB): peak = 2725.133 ; gain = 0.000 ; free physical = 253148 ; free virtual = 314130

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2725.133 ; gain = 0.000 ; free physical = 253146 ; free virtual = 314129
Phase 4.4 Final Placement Cleanup | Checksum: 1ac6b6feb

Time (s): cpu = 00:00:14 ; elapsed = 00:00:05 . Memory (MB): peak = 2725.133 ; gain = 0.000 ; free physical = 253144 ; free virtual = 314127
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1ac6b6feb

Time (s): cpu = 00:00:14 ; elapsed = 00:00:05 . Memory (MB): peak = 2725.133 ; gain = 0.000 ; free physical = 253144 ; free virtual = 314127
Ending Placer Task | Checksum: 146a50047

Time (s): cpu = 00:00:14 ; elapsed = 00:00:05 . Memory (MB): peak = 2725.133 ; gain = 0.000 ; free physical = 253157 ; free virtual = 314140
INFO: [Common 17-83] Releasing license: Implementation
21 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 2725.133 ; gain = 0.000 ; free physical = 253157 ; free virtual = 314140
# phys_opt_design
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.250 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
4 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
# write_checkpoint -force $outputDir/post_place
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2725.133 ; gain = 0.000 ; free physical = 253111 ; free virtual = 314094
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2725.133 ; gain = 0.000 ; free physical = 253102 ; free virtual = 314084
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.96 ; elapsed = 00:00:00.76 . Memory (MB): peak = 2725.133 ; gain = 0.000 ; free physical = 253013 ; free virtual = 314004
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/ecg_submodules/f3m_inv/post_place.dcp' has been generated.
# report_timing_summary -file $outputDir/post_place_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: d3acf6d2 ConstDB: 0 ShapeSum: 72f80975 RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-197] Clock port "clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "reset" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "reset". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[78]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[78]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[88]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[88]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[86]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[86]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[87]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[87]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[79]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[79]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[80]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[80]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[192]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[192]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[193]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[193]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[89]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[89]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[84]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[84]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[85]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[85]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[81]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[81]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[188]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[188]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[189]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[189]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[96]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[96]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[98]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[98]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[95]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[95]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[94]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[94]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[92]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[92]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[93]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[93]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[82]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[82]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[83]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[83]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[70]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[70]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[71]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[71]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[72]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[72]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[73]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[73]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[74]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[74]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[75]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[75]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[190]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[190]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[191]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[191]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[186]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[186]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[187]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[187]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[117]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[117]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[112]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[112]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[115]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[115]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[97]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[97]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[90]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[90]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[38]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[38]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[39]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[39]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[114]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[114]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[116]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[116]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[113]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[113]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[100]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[100]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[101]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[101]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[91]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[91]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[67]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[67]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[76]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[76]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[77]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[77]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[37]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[37]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[40]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[40]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[41]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[41]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[42]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[42]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[43]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[43]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[44]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[44]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[45]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[45]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[184]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[184]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[99]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[99]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[68]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[68]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[69]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[69]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[66]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[66]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[34]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[34]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[35]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[35]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[36]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[36]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[182]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[182]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[183]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[183]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[185]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[185]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[118]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[118]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[119]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[119]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[110]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[110]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[111]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[111]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[102]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[102]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[103]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[103]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[32]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[32]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[33]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[33]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[65]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[65]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[62]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[62]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[63]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[63]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[120]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[120]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[121]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[121]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[122]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[122]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[123]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[123]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[104]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[104]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[64]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[64]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[46]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[46]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[47]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[47]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[174]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[174]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[175]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[175]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[176]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[176]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[177]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[177]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[124]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[124]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[126]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[126]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[105]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[105]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
INFO: [Common 17-14] Message 'Route 35-198' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Phase 1 Build RT Design | Checksum: 73b57ba2

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2725.133 ; gain = 0.000 ; free physical = 253028 ; free virtual = 313938
Post Restoration Checksum: NetGraph: 46457ac9 NumContArr: 2d7000d9 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 73b57ba2

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2725.133 ; gain = 0.000 ; free physical = 253023 ; free virtual = 313933

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 73b57ba2

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2725.133 ; gain = 0.000 ; free physical = 253003 ; free virtual = 313913

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 73b57ba2

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2725.133 ; gain = 0.000 ; free physical = 253003 ; free virtual = 313913
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: ccb36833

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2725.133 ; gain = 0.000 ; free physical = 252938 ; free virtual = 313848
INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.092  | TNS=0.000  | WHS=0.084  | THS=0.000  |

Phase 2 Router Initialization | Checksum: d9165982

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2725.133 ; gain = 0.000 ; free physical = 252923 ; free virtual = 313833

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 204af4651

Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 2725.133 ; gain = 0.000 ; free physical = 252873 ; free virtual = 313783

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 234
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.020  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 13e42afa6

Time (s): cpu = 00:00:26 ; elapsed = 00:00:20 . Memory (MB): peak = 2725.133 ; gain = 0.000 ; free physical = 252749 ; free virtual = 313659
Phase 4 Rip-up And Reroute | Checksum: 13e42afa6

Time (s): cpu = 00:00:26 ; elapsed = 00:00:20 . Memory (MB): peak = 2725.133 ; gain = 0.000 ; free physical = 252748 ; free virtual = 313658

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 13e42afa6

Time (s): cpu = 00:00:26 ; elapsed = 00:00:20 . Memory (MB): peak = 2725.133 ; gain = 0.000 ; free physical = 252746 ; free virtual = 313656

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 13e42afa6

Time (s): cpu = 00:00:26 ; elapsed = 00:00:20 . Memory (MB): peak = 2725.133 ; gain = 0.000 ; free physical = 252743 ; free virtual = 313653
Phase 5 Delay and Skew Optimization | Checksum: 13e42afa6

Time (s): cpu = 00:00:26 ; elapsed = 00:00:20 . Memory (MB): peak = 2725.133 ; gain = 0.000 ; free physical = 252744 ; free virtual = 313654

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1caa3950c

Time (s): cpu = 00:00:26 ; elapsed = 00:00:20 . Memory (MB): peak = 2725.133 ; gain = 0.000 ; free physical = 252742 ; free virtual = 313652
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.020  | TNS=0.000  | WHS=0.140  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1caa3950c

Time (s): cpu = 00:00:26 ; elapsed = 00:00:20 . Memory (MB): peak = 2725.133 ; gain = 0.000 ; free physical = 252737 ; free virtual = 313647
Phase 6 Post Hold Fix | Checksum: 1caa3950c

Time (s): cpu = 00:00:26 ; elapsed = 00:00:20 . Memory (MB): peak = 2725.133 ; gain = 0.000 ; free physical = 252733 ; free virtual = 313643

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.187688 %
  Global Horizontal Routing Utilization  = 0.243492 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 14a799622

Time (s): cpu = 00:00:26 ; elapsed = 00:00:20 . Memory (MB): peak = 2725.133 ; gain = 0.000 ; free physical = 252688 ; free virtual = 313598

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 14a799622

Time (s): cpu = 00:00:26 ; elapsed = 00:00:20 . Memory (MB): peak = 2725.133 ; gain = 0.000 ; free physical = 252678 ; free virtual = 313588

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 19fc02294

Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 2725.133 ; gain = 0.000 ; free physical = 252435 ; free virtual = 313345

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=4.020  | TNS=0.000  | WHS=0.140  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 19fc02294

Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 2725.133 ; gain = 0.000 ; free physical = 252448 ; free virtual = 313359
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 2725.133 ; gain = 0.000 ; free physical = 252480 ; free virtual = 313390

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
13 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:25 . Memory (MB): peak = 2725.133 ; gain = 0.000 ; free physical = 252478 ; free virtual = 313389
# write_checkpoint -force $outputDir/post_route
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2725.133 ; gain = 0.000 ; free physical = 252472 ; free virtual = 313382
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2725.133 ; gain = 0.000 ; free physical = 252433 ; free virtual = 313344
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.60 ; elapsed = 00:00:00.23 . Memory (MB): peak = 2725.133 ; gain = 0.000 ; free physical = 252413 ; free virtual = 313327
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/ecg_submodules/f3m_inv/post_route.dcp' has been generated.
# report_timing_summary -file $outputDir/post_route_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_timing -sort_by group -max_paths 100 -path_type summary -file $outputDir/post_route_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 100 -nworst 1 -delay_type max -sort_by group.
# report_clock_utilization -file $outputDir/clock_util.rpt
# report_utilization -file $outputDir/post_route_util.rpt
# report_power -file $outputDir/post_route_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/ecg_submodules/f3m_inv/post_route_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_drc -file $outputDir/post_imp_drc.rpt
Command: report_drc -file /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/ecg_submodules/f3m_inv/post_imp_drc.rpt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/local/packages/xilinx_2018/vivado_hl/Vivado/2018.3/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/ecg_submodules/f3m_inv/post_imp_drc.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2758.582 ; gain = 0.000 ; free physical = 252562 ; free virtual = 313425
INFO: [Common 17-206] Exiting Vivado at Tue Jan 11 21:30:21 2022...
