INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/renato/MemorEDF/MemorEDF/rtl/MemorEDF/MemorEDF.ip_user_files/bd/design_static_bleacher/ip/design_static_bleacher_axi_vip_0_0/sim/design_static_bleacher_axi_vip_0_0_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/renato/MemorEDF/MemorEDF/rtl/MemorEDF/MemorEDF.ip_user_files/bd/design_static_bleacher/ip/design_static_bleacher_axi_vip_0_0/sim/design_static_bleacher_axi_vip_0_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_static_bleacher_axi_vip_0_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/renato/MemorEDF/MemorEDF/rtl/MemorEDF/MemorEDF.ip_user_files/bd/design_static_bleacher/ip/design_static_bleacher_axi_vip_0_1/sim/design_static_bleacher_axi_vip_0_1_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/renato/MemorEDF/MemorEDF/rtl/MemorEDF/MemorEDF.ip_user_files/bd/design_static_bleacher/ip/design_static_bleacher_axi_vip_0_1/sim/design_static_bleacher_axi_vip_0_1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_static_bleacher_axi_vip_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/renato/MemorEDF/MemorEDF/rtl/MemorEDF/MemorEDF.ip_user_files/bd/design_static_bleacher/sim/design_static_bleacher.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_static_bleacher
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/renato/MemorEDF/MemorEDF/rtl/MemorEDF/MemorEDF.ip_user_files/bd/design_static_bleacher/ipshared/0d6a/hdl/porttoportmapping_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module porttoportmapping_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/renato/MemorEDF/MemorEDF/rtl/MemorEDF/MemorEDF.ip_user_files/bd/design_static_bleacher/ip/design_static_bleacher_porttoportmapping_v1_0_0_0/sim/design_static_bleacher_porttoportmapping_v1_0_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_static_bleacher_porttoportmapping_v1_0_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/renato/MemorEDF/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/sources_1/bd/design_static_bleacher/hdl/design_static_bleacher_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_static_bleacher_wrapper
