$comment
	File created using the following command:
		vcd file ALU.msim.vcd -direction
$end
$date
	Tue Sep 15 18:11:28 2015
$end
$version
	ModelSim Version 10.3d
$end
$timescale
	1ps
$end

$scope module ALU_vlg_vec_tst $end
$var reg 4 ! A [3:0] $end
$var reg 4 " B [3:0] $end
$var reg 4 # opCode [3:0] $end
$var wire 1 $ cout $end
$var wire 1 % F [3] $end
$var wire 1 & F [2] $end
$var wire 1 ' F [1] $end
$var wire 1 ( F [0] $end
$var wire 1 ) sampler $end

$scope module i1 $end
$var wire 1 * gnd $end
$var wire 1 + vcc $end
$var wire 1 , unknown $end
$var tri1 1 - devclrn $end
$var tri1 1 . devpor $end
$var tri1 1 / devoe $end
$var wire 1 0 ~QUARTUS_CREATED_GND~I_combout $end
$var wire 1 1 B[0]~input_o $end
$var wire 1 2 opCode[1]~input_o $end
$var wire 1 3 opCode[2]~input_o $end
$var wire 1 4 A[0]~input_o $end
$var wire 1 5 opCode[0]~input_o $end
$var wire 1 6 opCode[3]~input_o $end
$var wire 1 7 MUX_2|y[0]~0_combout $end
$var wire 1 8 A[1]~input_o $end
$var wire 1 9 B[1]~input_o $end
$var wire 1 : Arithmetic_Unit_1|full_adder_1|cout~0_combout $end
$var wire 1 ; MUX_2|y[1]~6_combout $end
$var wire 1 < B[2]~input_o $end
$var wire 1 = A[2]~input_o $end
$var wire 1 > Logic_Unit_1|Mux1~0_combout $end
$var wire 1 ? rtl~4_combout $end
$var wire 1 @ mux_1|Mux2~0_combout $end
$var wire 1 A MUX_2|y[2]~1_combout $end
$var wire 1 B B[3]~input_o $end
$var wire 1 C A[3]~input_o $end
$var wire 1 D mux_1|Mux1~0_combout $end
$var wire 1 E Arithmetic_Unit_1|full_adder_3|cout~0_combout $end
$var wire 1 F MUX_2|y[3]~2_combout $end
$var wire 1 G Arithmetic_Unit_1|full_adder_4|cout~0_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1101 !
b1010 "
b0 #
0$
1(
0'
1&
1%
x)
0*
1+
x,
1-
1.
1/
00
01
02
03
14
05
06
17
08
19
0:
0;
0<
1=
0>
1?
0@
1A
1B
1C
0D
0E
1F
0G
$end
#50000
b1 #
15
0)
1>
1:
07
0(
1;
1'
#100000
b11 #
b10 #
05
12
1)
1@
0:
1G
0F
0;
17
1(
0'
0%
1$
1;
1'
#150000
b11 #
15
0)
0>
1:
07
1E
0(
0A
0;
0'
0&
1F
1%
#200000
b111 #
b101 #
b100 #
05
02
13
1)
1D
0@
0?
1>
0F
1;
1'
0%
#250000
b101 #
15
0)
0>
17
1(
#300000
b111 #
b110 #
05
12
1)
1@
1F
0;
07
0(
0'
1%
1A
1&
#350000
b111 #
15
0)
1>
17
1(
#400000
b1111 #
b1011 #
b1001 #
b1000 #
05
02
03
16
1)
0D
0@
1?
0>
0:
07
0E
0(
0A
0&
0G
0$
#450000
b1001 #
15
0)
1>
1:
0F
1;
17
1(
1'
0%
1A
1&
#500000
b1011 #
b1010 #
05
12
1)
1@
0:
1G
1F
1%
1$
#550000
b1011 #
15
0)
0>
1:
0F
0;
07
1E
0(
0'
0%
0A
0&
#600000
b1111 #
b1101 #
b1100 #
05
02
13
1)
1D
0@
0?
1>
1;
17
1(
1'
1A
1&
#650000
b1101 #
15
0)
0>
1F
0;
07
0(
0'
1%
0A
0&
#700000
b1111 #
b1110 #
05
12
1)
1@
0F
1;
1'
0%
#750000
b1111 #
15
0)
1>
0;
17
1(
0'
1A
1&
#800000
b111 #
b11 #
b1 #
b0 #
05
02
03
06
1)
0D
0@
1?
0>
0:
1;
0E
1'
0;
0'
0G
1F
1%
0$
#850000
b1 #
15
0)
1>
1:
07
0(
1;
1'
#900000
b11 #
b10 #
05
12
1)
1@
0:
1G
0F
0;
17
1(
0'
0%
1$
1;
1'
#950000
b11 #
15
0)
0>
1:
07
1E
0(
0A
0;
0'
0&
1F
1%
#1000000
