# Reading C:/altera/13.0sp1/modelsim_ase/tcl/vsim/pref.tcl 
# do FPGA4U_DE0_run_msim_rtl_vhdl.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {C:/Users/romac/Documents/GitHub/ArchOrd-Labos/Lab_6-MulticycleNiosII/quartus/rgb_led96.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling package pack
# -- Compiling package body pack
# -- Loading package pack
# -- Loading package pack
# -- Compiling entity rgb_led96
# -- Compiling architecture arch of rgb_led96
# vcom -93 -work work {C:/Users/romac/Documents/GitHub/ArchOrd-Labos/Lab_6-MulticycleNiosII/vhdl/add_sub.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity add_sub
# -- Compiling architecture synth of add_sub
# vcom -93 -work work {C:/Users/romac/Documents/GitHub/ArchOrd-Labos/Lab_6-MulticycleNiosII/vhdl/buttons.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity buttons
# -- Compiling architecture synth of buttons
# vcom -93 -work work {C:/Users/romac/Documents/GitHub/ArchOrd-Labos/Lab_6-MulticycleNiosII/vhdl/comparator.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity comparator
# -- Compiling architecture synth of comparator
# vcom -93 -work work {C:/Users/romac/Documents/GitHub/ArchOrd-Labos/Lab_6-MulticycleNiosII/vhdl/controller.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity controller
# -- Compiling architecture synth of controller
# ** Warning: C:/Users/romac/Documents/GitHub/ArchOrd-Labos/Lab_6-MulticycleNiosII/vhdl/controller.vhd(106): (vcom-1186) Array type case expression must be of a locally static subtype.
# 
# ** Warning: C:/Users/romac/Documents/GitHub/ArchOrd-Labos/Lab_6-MulticycleNiosII/vhdl/controller.vhd(110): (vcom-1186) Array type case expression must be of a locally static subtype.
# 
# ** Warning: C:/Users/romac/Documents/GitHub/ArchOrd-Labos/Lab_6-MulticycleNiosII/vhdl/controller.vhd(272): (vcom-1186) Array type case expression must be of a locally static subtype.
# 
# ** Warning: C:/Users/romac/Documents/GitHub/ArchOrd-Labos/Lab_6-MulticycleNiosII/vhdl/controller.vhd(314): (vcom-1186) Array type case expression must be of a locally static subtype.
# 
# vcom -93 -work work {C:/Users/romac/Documents/GitHub/ArchOrd-Labos/Lab_6-MulticycleNiosII/vhdl/decoder.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity decoder
# -- Compiling architecture synth of decoder
# vcom -93 -work work {C:/Users/romac/Documents/GitHub/ArchOrd-Labos/Lab_6-MulticycleNiosII/vhdl/extend.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity extend
# -- Compiling architecture synth of extend
# vcom -93 -work work {C:/Users/romac/Documents/GitHub/ArchOrd-Labos/Lab_6-MulticycleNiosII/vhdl/IR.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity IR
# -- Compiling architecture synth of IR
# vcom -93 -work work {C:/Users/romac/Documents/GitHub/ArchOrd-Labos/Lab_6-MulticycleNiosII/vhdl/LEDs.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity LEDs
# -- Compiling architecture synth of LEDs
# vcom -93 -work work {C:/Users/romac/Documents/GitHub/ArchOrd-Labos/Lab_6-MulticycleNiosII/vhdl/logic_unit.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity logic_unit
# -- Compiling architecture synth of logic_unit
# vcom -93 -work work {C:/Users/romac/Documents/GitHub/ArchOrd-Labos/Lab_6-MulticycleNiosII/vhdl/multiplexer.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity multiplexer
# -- Compiling architecture synth of multiplexer
# vcom -93 -work work {C:/Users/romac/Documents/GitHub/ArchOrd-Labos/Lab_6-MulticycleNiosII/vhdl/mux2x5.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity mux2x5
# -- Compiling architecture synth of mux2x5
# vcom -93 -work work {C:/Users/romac/Documents/GitHub/ArchOrd-Labos/Lab_6-MulticycleNiosII/vhdl/mux2x16.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity mux2x16
# -- Compiling architecture synth of mux2x16
# vcom -93 -work work {C:/Users/romac/Documents/GitHub/ArchOrd-Labos/Lab_6-MulticycleNiosII/vhdl/mux2x32.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity mux2x32
# -- Compiling architecture synth of mux2x32
# vcom -93 -work work {C:/Users/romac/Documents/GitHub/ArchOrd-Labos/Lab_6-MulticycleNiosII/vhdl/PC.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PC
# -- Compiling architecture synth of PC
# vcom -93 -work work {C:/Users/romac/Documents/GitHub/ArchOrd-Labos/Lab_6-MulticycleNiosII/vhdl/RAM.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity RAM
# -- Compiling architecture synth of RAM
# vcom -93 -work work {C:/Users/romac/Documents/GitHub/ArchOrd-Labos/Lab_6-MulticycleNiosII/vhdl/register_file.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity register_file
# -- Compiling architecture synth of register_file
# vcom -93 -work work {C:/Users/romac/Documents/GitHub/ArchOrd-Labos/Lab_6-MulticycleNiosII/vhdl/ROM.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ROM
# -- Compiling architecture synth of ROM
# vcom -93 -work work {C:/Users/romac/Documents/GitHub/ArchOrd-Labos/Lab_6-MulticycleNiosII/vhdl/ROM_Block.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity ROM_Block
# -- Compiling architecture SYN of rom_block
# vcom -93 -work work {C:/Users/romac/Documents/GitHub/ArchOrd-Labos/Lab_6-MulticycleNiosII/vhdl/shift_unit.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity shift_unit
# -- Compiling architecture synth of shift_unit
# 
cd ../../../modelsim
# reading modelsim.ini
do test_Controller.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Modifying modelsim.ini
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity controller
# -- Compiling architecture synth of controller
# ** Warning: ../vhdl/controller.vhd(106): (vcom-1186) Array type case expression must be of a locally static subtype.
# 
# ** Warning: ../vhdl/controller.vhd(110): (vcom-1186) Array type case expression must be of a locally static subtype.
# 
# ** Warning: ../vhdl/controller.vhd(272): (vcom-1186) Array type case expression must be of a locally static subtype.
# 
# ** Warning: ../vhdl/controller.vhd(314): (vcom-1186) Array type case expression must be of a locally static subtype.
# 
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Compiling package check_functions
# -- Compiling package body check_functions
# -- Loading package check_functions
# ** Warning: ../testbench/check_functions.vhd(56): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# 
# ** Warning: ../testbench/check_functions.vhd(66): (vcom-1283) Cannot reference file "text_report" inside pure function "scheck".
# 
# ** Warning: ../testbench/check_functions.vhd(72): (vcom-1283) Cannot reference file "text_report" inside pure function "scheck".
# 
# ** Warning: ../testbench/check_functions.vhd(74): (vcom-1283) Cannot reference file "text_report" inside pure function "scheck".
# 
# ** Warning: ../testbench/check_functions.vhd(75): (vcom-1283) Cannot reference file "text_report" inside pure function "scheck".
# 
# ** Warning: ../testbench/check_functions.vhd(91): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# 
# ** Warning: ../testbench/check_functions.vhd(101): (vcom-1283) Cannot reference file "text_report" inside pure function "icheck".
# 
# ** Warning: ../testbench/check_functions.vhd(107): (vcom-1283) Cannot reference file "text_report" inside pure function "icheck".
# 
# ** Warning: ../testbench/check_functions.vhd(109): (vcom-1283) Cannot reference file "text_report" inside pure function "icheck".
# 
# ** Warning: ../testbench/check_functions.vhd(110): (vcom-1283) Cannot reference file "text_report" inside pure function "icheck".
# 
# ** Warning: ../testbench/check_functions.vhd(126): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# 
# ** Warning: ../testbench/check_functions.vhd(136): (vcom-1283) Cannot reference file "text_report" inside pure function "hcheck".
# 
# ** Warning: ../testbench/check_functions.vhd(142): (vcom-1283) Cannot reference file "text_report" inside pure function "hcheck".
# 
# ** Warning: ../testbench/check_functions.vhd(144): (vcom-1283) Cannot reference file "text_report" inside pure function "hcheck".
# 
# ** Warning: ../testbench/check_functions.vhd(145): (vcom-1283) Cannot reference file "text_report" inside pure function "hcheck".
# 
# ** Warning: ../testbench/check_functions.vhd(161): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# 
# ** Warning: ../testbench/check_functions.vhd(171): (vcom-1283) Cannot reference file "text_report" inside pure function "bcheck".
# 
# ** Warning: ../testbench/check_functions.vhd(177): (vcom-1283) Cannot reference file "text_report" inside pure function "bcheck".
# 
# ** Warning: ../testbench/check_functions.vhd(179): (vcom-1283) Cannot reference file "text_report" inside pure function "bcheck".
# 
# ** Warning: ../testbench/check_functions.vhd(180): (vcom-1283) Cannot reference file "text_report" inside pure function "bcheck".
# 
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Loading package check_functions
# -- Compiling entity tb_Controller
# -- Compiling architecture testbench of tb_Controller
# ** Warning: ../testbench/tb_Controller.vhd(123): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# 
# ** Warning: ../testbench/tb_Controller.vhd(124): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# 
# vsim -Gtext_in=Controller/in.txt tb_Controller 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading ieee.std_logic_textio(body)
# Loading work.check_functions(body)
# Loading work.tb_controller(testbench)
# Loading work.controller(synth)
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: romac  Hostname: WINDAUBE  ProcessID: 1812
# 
#           Attempting to use alternate WLF file "./wlftrk45wx".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlftrk45wx
# 
# -=Controller test:======================================================
# --R_OP test:------------------------------------------------------------
# ** Error: Unexpected output value for op_alu
#    Time: 22500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for op_alu
#    Time: 42500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for op_alu
#    Time: 62500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for op_alu
#    Time: 82500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for op_alu
#    Time: 102500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for op_alu
#    Time: 122500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for op_alu
#    Time: 142500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for op_alu
#    Time: 162500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for op_alu
#    Time: 202500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for op_alu
#    Time: 222500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for op_alu
#    Time: 242500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for op_alu
#    Time: 262500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for op_alu
#    Time: 282500 ps  Iteration: 1  Instance: /tb_controller
# --I_OP test:------------------------------------------------------------
# --UI_OP test:-----------------------------------------------------------
# ** Error: Unexpected output value for rf_wren
#    Time: 322500 ps  Iteration: 1  Instance: /tb_controller
# ===================================================================
# IR has not been activated... Simulation aborted.
# ===================================================================
vcom -93 -O0 C:/Users/romac/Documents/GitHub/ArchOrd-Labos/Lab_6-MulticycleNiosII/vhdl/controller.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity controller
# -- Compiling architecture synth of controller
# ** Warning: C:/Users/romac/Documents/GitHub/ArchOrd-Labos/Lab_6-MulticycleNiosII/vhdl/controller.vhd(106): (vcom-1186) Array type case expression must be of a locally static subtype.
# 
# ** Warning: C:/Users/romac/Documents/GitHub/ArchOrd-Labos/Lab_6-MulticycleNiosII/vhdl/controller.vhd(110): (vcom-1186) Array type case expression must be of a locally static subtype.
# 
# ** Warning: C:/Users/romac/Documents/GitHub/ArchOrd-Labos/Lab_6-MulticycleNiosII/vhdl/controller.vhd(276): (vcom-1186) Array type case expression must be of a locally static subtype.
# 
# ** Warning: C:/Users/romac/Documents/GitHub/ArchOrd-Labos/Lab_6-MulticycleNiosII/vhdl/controller.vhd(318): (vcom-1186) Array type case expression must be of a locally static subtype.
# 
do test_Controller.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Modifying modelsim.ini
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity controller
# -- Compiling architecture synth of controller
# ** Warning: ../vhdl/controller.vhd(106): (vcom-1186) Array type case expression must be of a locally static subtype.
# 
# ** Warning: ../vhdl/controller.vhd(110): (vcom-1186) Array type case expression must be of a locally static subtype.
# 
# ** Warning: ../vhdl/controller.vhd(276): (vcom-1186) Array type case expression must be of a locally static subtype.
# 
# ** Warning: ../vhdl/controller.vhd(318): (vcom-1186) Array type case expression must be of a locally static subtype.
# 
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Compiling package check_functions
# -- Compiling package body check_functions
# -- Loading package check_functions
# ** Warning: ../testbench/check_functions.vhd(56): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# 
# ** Warning: ../testbench/check_functions.vhd(66): (vcom-1283) Cannot reference file "text_report" inside pure function "scheck".
# 
# ** Warning: ../testbench/check_functions.vhd(72): (vcom-1283) Cannot reference file "text_report" inside pure function "scheck".
# 
# ** Warning: ../testbench/check_functions.vhd(74): (vcom-1283) Cannot reference file "text_report" inside pure function "scheck".
# 
# ** Warning: ../testbench/check_functions.vhd(75): (vcom-1283) Cannot reference file "text_report" inside pure function "scheck".
# 
# ** Warning: ../testbench/check_functions.vhd(91): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# 
# ** Warning: ../testbench/check_functions.vhd(101): (vcom-1283) Cannot reference file "text_report" inside pure function "icheck".
# 
# ** Warning: ../testbench/check_functions.vhd(107): (vcom-1283) Cannot reference file "text_report" inside pure function "icheck".
# 
# ** Warning: ../testbench/check_functions.vhd(109): (vcom-1283) Cannot reference file "text_report" inside pure function "icheck".
# 
# ** Warning: ../testbench/check_functions.vhd(110): (vcom-1283) Cannot reference file "text_report" inside pure function "icheck".
# 
# ** Warning: ../testbench/check_functions.vhd(126): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# 
# ** Warning: ../testbench/check_functions.vhd(136): (vcom-1283) Cannot reference file "text_report" inside pure function "hcheck".
# 
# ** Warning: ../testbench/check_functions.vhd(142): (vcom-1283) Cannot reference file "text_report" inside pure function "hcheck".
# 
# ** Warning: ../testbench/check_functions.vhd(144): (vcom-1283) Cannot reference file "text_report" inside pure function "hcheck".
# 
# ** Warning: ../testbench/check_functions.vhd(145): (vcom-1283) Cannot reference file "text_report" inside pure function "hcheck".
# 
# ** Warning: ../testbench/check_functions.vhd(161): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# 
# ** Warning: ../testbench/check_functions.vhd(171): (vcom-1283) Cannot reference file "text_report" inside pure function "bcheck".
# 
# ** Warning: ../testbench/check_functions.vhd(177): (vcom-1283) Cannot reference file "text_report" inside pure function "bcheck".
# 
# ** Warning: ../testbench/check_functions.vhd(179): (vcom-1283) Cannot reference file "text_report" inside pure function "bcheck".
# 
# ** Warning: ../testbench/check_functions.vhd(180): (vcom-1283) Cannot reference file "text_report" inside pure function "bcheck".
# 
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Loading package check_functions
# -- Compiling entity tb_Controller
# -- Compiling architecture testbench of tb_Controller
# ** Warning: ../testbench/tb_Controller.vhd(123): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# 
# ** Warning: ../testbench/tb_Controller.vhd(124): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# 
# vsim -Gtext_in=Controller/in.txt tb_Controller 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading ieee.std_logic_textio(body)
# Loading work.check_functions(body)
# Loading work.tb_controller(testbench)
# Loading work.controller(synth)
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: romac  Hostname: WINDAUBE  ProcessID: 1812
# 
#           Attempting to use alternate WLF file "./wlfthz47d1".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlfthz47d1
# 
# -=Controller test:======================================================
# --R_OP test:------------------------------------------------------------
# ** Error: Unexpected output value for op_alu
#    Time: 22500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for op_alu
#    Time: 42500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for op_alu
#    Time: 62500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for op_alu
#    Time: 82500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for op_alu
#    Time: 102500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for op_alu
#    Time: 122500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for op_alu
#    Time: 142500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for op_alu
#    Time: 162500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for op_alu
#    Time: 202500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for op_alu
#    Time: 222500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for op_alu
#    Time: 242500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for op_alu
#    Time: 262500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for op_alu
#    Time: 282500 ps  Iteration: 1  Instance: /tb_controller
# --I_OP test:------------------------------------------------------------
# --UI_OP test:-----------------------------------------------------------
# --LOAD test:------------------------------------------------------------
# --STORE test:-----------------------------------------------------------
# --BRANCH test:----------------------------------------------------------
# --CALL test:------------------------------------------------------------
# --JMP test:-------------------------------------------------------------
# --BREAK test:-----------------------------------------------------------
# ===================================================================
# Errors encountered during simulation. Refer to the report.txt file.
# ===================================================================
vcom -93 -O0 C:/Users/romac/Documents/GitHub/ArchOrd-Labos/Lab_6-MulticycleNiosII/vhdl/controller.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity controller
# -- Compiling architecture synth of controller
# ** Warning: C:/Users/romac/Documents/GitHub/ArchOrd-Labos/Lab_6-MulticycleNiosII/vhdl/controller.vhd(106): (vcom-1186) Array type case expression must be of a locally static subtype.
# 
# ** Warning: C:/Users/romac/Documents/GitHub/ArchOrd-Labos/Lab_6-MulticycleNiosII/vhdl/controller.vhd(110): (vcom-1186) Array type case expression must be of a locally static subtype.
# 
# ** Warning: C:/Users/romac/Documents/GitHub/ArchOrd-Labos/Lab_6-MulticycleNiosII/vhdl/controller.vhd(276): (vcom-1186) Array type case expression must be of a locally static subtype.
# 
# ** Warning: C:/Users/romac/Documents/GitHub/ArchOrd-Labos/Lab_6-MulticycleNiosII/vhdl/controller.vhd(318): (vcom-1186) Array type case expression must be of a locally static subtype.
# 
# ** Warning: C:/Users/romac/Documents/GitHub/ArchOrd-Labos/Lab_6-MulticycleNiosII/vhdl/controller.vhd(322): (vcom-1186) Array type case expression must be of a locally static subtype.
# 
do test_Controller.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Modifying modelsim.ini
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity controller
# -- Compiling architecture synth of controller
# ** Warning: ../vhdl/controller.vhd(106): (vcom-1186) Array type case expression must be of a locally static subtype.
# 
# ** Warning: ../vhdl/controller.vhd(110): (vcom-1186) Array type case expression must be of a locally static subtype.
# 
# ** Warning: ../vhdl/controller.vhd(276): (vcom-1186) Array type case expression must be of a locally static subtype.
# 
# ** Warning: ../vhdl/controller.vhd(318): (vcom-1186) Array type case expression must be of a locally static subtype.
# 
# ** Warning: ../vhdl/controller.vhd(322): (vcom-1186) Array type case expression must be of a locally static subtype.
# 
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Compiling package check_functions
# -- Compiling package body check_functions
# -- Loading package check_functions
# ** Warning: ../testbench/check_functions.vhd(56): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# 
# ** Warning: ../testbench/check_functions.vhd(66): (vcom-1283) Cannot reference file "text_report" inside pure function "scheck".
# 
# ** Warning: ../testbench/check_functions.vhd(72): (vcom-1283) Cannot reference file "text_report" inside pure function "scheck".
# 
# ** Warning: ../testbench/check_functions.vhd(74): (vcom-1283) Cannot reference file "text_report" inside pure function "scheck".
# 
# ** Warning: ../testbench/check_functions.vhd(75): (vcom-1283) Cannot reference file "text_report" inside pure function "scheck".
# 
# ** Warning: ../testbench/check_functions.vhd(91): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# 
# ** Warning: ../testbench/check_functions.vhd(101): (vcom-1283) Cannot reference file "text_report" inside pure function "icheck".
# 
# ** Warning: ../testbench/check_functions.vhd(107): (vcom-1283) Cannot reference file "text_report" inside pure function "icheck".
# 
# ** Warning: ../testbench/check_functions.vhd(109): (vcom-1283) Cannot reference file "text_report" inside pure function "icheck".
# 
# ** Warning: ../testbench/check_functions.vhd(110): (vcom-1283) Cannot reference file "text_report" inside pure function "icheck".
# 
# ** Warning: ../testbench/check_functions.vhd(126): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# 
# ** Warning: ../testbench/check_functions.vhd(136): (vcom-1283) Cannot reference file "text_report" inside pure function "hcheck".
# 
# ** Warning: ../testbench/check_functions.vhd(142): (vcom-1283) Cannot reference file "text_report" inside pure function "hcheck".
# 
# ** Warning: ../testbench/check_functions.vhd(144): (vcom-1283) Cannot reference file "text_report" inside pure function "hcheck".
# 
# ** Warning: ../testbench/check_functions.vhd(145): (vcom-1283) Cannot reference file "text_report" inside pure function "hcheck".
# 
# ** Warning: ../testbench/check_functions.vhd(161): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# 
# ** Warning: ../testbench/check_functions.vhd(171): (vcom-1283) Cannot reference file "text_report" inside pure function "bcheck".
# 
# ** Warning: ../testbench/check_functions.vhd(177): (vcom-1283) Cannot reference file "text_report" inside pure function "bcheck".
# 
# ** Warning: ../testbench/check_functions.vhd(179): (vcom-1283) Cannot reference file "text_report" inside pure function "bcheck".
# 
# ** Warning: ../testbench/check_functions.vhd(180): (vcom-1283) Cannot reference file "text_report" inside pure function "bcheck".
# 
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Loading package check_functions
# -- Compiling entity tb_Controller
# -- Compiling architecture testbench of tb_Controller
# ** Warning: ../testbench/tb_Controller.vhd(123): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# 
# ** Warning: ../testbench/tb_Controller.vhd(124): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# 
# vsim -Gtext_in=Controller/in.txt tb_Controller 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading ieee.std_logic_textio(body)
# Loading work.check_functions(body)
# Loading work.tb_controller(testbench)
# Loading work.controller(synth)
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: romac  Hostname: WINDAUBE  ProcessID: 1812
# 
#           Attempting to use alternate WLF file "./wlft4dvrnm".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlft4dvrnm
# 
# -=Controller test:======================================================
# --R_OP test:------------------------------------------------------------
# ** Error: Unexpected output value for op_alu
#    Time: 42500 ps  Iteration: 1  Instance: /tb_controller
# --I_OP test:------------------------------------------------------------
# --UI_OP test:-----------------------------------------------------------
# --LOAD test:------------------------------------------------------------
# --STORE test:-----------------------------------------------------------
# --BRANCH test:----------------------------------------------------------
# --CALL test:------------------------------------------------------------
# --JMP test:-------------------------------------------------------------
# --BREAK test:-----------------------------------------------------------
# ===================================================================
# Errors encountered during simulation. Refer to the report.txt file.
# ===================================================================
vcom -93 -O0 C:/Users/romac/Documents/GitHub/ArchOrd-Labos/Lab_6-MulticycleNiosII/vhdl/controller.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity controller
# -- Compiling architecture synth of controller
# ** Warning: C:/Users/romac/Documents/GitHub/ArchOrd-Labos/Lab_6-MulticycleNiosII/vhdl/controller.vhd(106): (vcom-1186) Array type case expression must be of a locally static subtype.
# 
# ** Warning: C:/Users/romac/Documents/GitHub/ArchOrd-Labos/Lab_6-MulticycleNiosII/vhdl/controller.vhd(110): (vcom-1186) Array type case expression must be of a locally static subtype.
# 
# ** Warning: C:/Users/romac/Documents/GitHub/ArchOrd-Labos/Lab_6-MulticycleNiosII/vhdl/controller.vhd(276): (vcom-1186) Array type case expression must be of a locally static subtype.
# 
# ** Warning: C:/Users/romac/Documents/GitHub/ArchOrd-Labos/Lab_6-MulticycleNiosII/vhdl/controller.vhd(318): (vcom-1186) Array type case expression must be of a locally static subtype.
# 
# ** Warning: C:/Users/romac/Documents/GitHub/ArchOrd-Labos/Lab_6-MulticycleNiosII/vhdl/controller.vhd(322): (vcom-1186) Array type case expression must be of a locally static subtype.
# 
do test_Controller.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Modifying modelsim.ini
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity controller
# -- Compiling architecture synth of controller
# ** Warning: ../vhdl/controller.vhd(106): (vcom-1186) Array type case expression must be of a locally static subtype.
# 
# ** Warning: ../vhdl/controller.vhd(110): (vcom-1186) Array type case expression must be of a locally static subtype.
# 
# ** Warning: ../vhdl/controller.vhd(276): (vcom-1186) Array type case expression must be of a locally static subtype.
# 
# ** Warning: ../vhdl/controller.vhd(318): (vcom-1186) Array type case expression must be of a locally static subtype.
# 
# ** Warning: ../vhdl/controller.vhd(322): (vcom-1186) Array type case expression must be of a locally static subtype.
# 
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Compiling package check_functions
# -- Compiling package body check_functions
# -- Loading package check_functions
# ** Warning: ../testbench/check_functions.vhd(56): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# 
# ** Warning: ../testbench/check_functions.vhd(66): (vcom-1283) Cannot reference file "text_report" inside pure function "scheck".
# 
# ** Warning: ../testbench/check_functions.vhd(72): (vcom-1283) Cannot reference file "text_report" inside pure function "scheck".
# 
# ** Warning: ../testbench/check_functions.vhd(74): (vcom-1283) Cannot reference file "text_report" inside pure function "scheck".
# 
# ** Warning: ../testbench/check_functions.vhd(75): (vcom-1283) Cannot reference file "text_report" inside pure function "scheck".
# 
# ** Warning: ../testbench/check_functions.vhd(91): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# 
# ** Warning: ../testbench/check_functions.vhd(101): (vcom-1283) Cannot reference file "text_report" inside pure function "icheck".
# 
# ** Warning: ../testbench/check_functions.vhd(107): (vcom-1283) Cannot reference file "text_report" inside pure function "icheck".
# 
# ** Warning: ../testbench/check_functions.vhd(109): (vcom-1283) Cannot reference file "text_report" inside pure function "icheck".
# 
# ** Warning: ../testbench/check_functions.vhd(110): (vcom-1283) Cannot reference file "text_report" inside pure function "icheck".
# 
# ** Warning: ../testbench/check_functions.vhd(126): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# 
# ** Warning: ../testbench/check_functions.vhd(136): (vcom-1283) Cannot reference file "text_report" inside pure function "hcheck".
# 
# ** Warning: ../testbench/check_functions.vhd(142): (vcom-1283) Cannot reference file "text_report" inside pure function "hcheck".
# 
# ** Warning: ../testbench/check_functions.vhd(144): (vcom-1283) Cannot reference file "text_report" inside pure function "hcheck".
# 
# ** Warning: ../testbench/check_functions.vhd(145): (vcom-1283) Cannot reference file "text_report" inside pure function "hcheck".
# 
# ** Warning: ../testbench/check_functions.vhd(161): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# 
# ** Warning: ../testbench/check_functions.vhd(171): (vcom-1283) Cannot reference file "text_report" inside pure function "bcheck".
# 
# ** Warning: ../testbench/check_functions.vhd(177): (vcom-1283) Cannot reference file "text_report" inside pure function "bcheck".
# 
# ** Warning: ../testbench/check_functions.vhd(179): (vcom-1283) Cannot reference file "text_report" inside pure function "bcheck".
# 
# ** Warning: ../testbench/check_functions.vhd(180): (vcom-1283) Cannot reference file "text_report" inside pure function "bcheck".
# 
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Loading package check_functions
# -- Compiling entity tb_Controller
# -- Compiling architecture testbench of tb_Controller
# ** Warning: ../testbench/tb_Controller.vhd(123): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# 
# ** Warning: ../testbench/tb_Controller.vhd(124): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# 
# vsim -Gtext_in=Controller/in.txt tb_Controller 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading ieee.std_logic_textio(body)
# Loading work.check_functions(body)
# Loading work.tb_controller(testbench)
# Loading work.controller(synth)
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: romac  Hostname: WINDAUBE  ProcessID: 1812
# 
#           Attempting to use alternate WLF file "./wlftzk5y1d".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlftzk5y1d
# 
# -=Controller test:======================================================
# --R_OP test:------------------------------------------------------------
# --I_OP test:------------------------------------------------------------
# --UI_OP test:-----------------------------------------------------------
# --LOAD test:------------------------------------------------------------
# --STORE test:-----------------------------------------------------------
# --BRANCH test:----------------------------------------------------------
# --CALL test:------------------------------------------------------------
# --JMP test:-------------------------------------------------------------
# --BREAK test:-----------------------------------------------------------
# ===================================================================
# Simulation is successful
# ===================================================================
do test_Controller.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Modifying modelsim.ini
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity controller
# -- Compiling architecture synth of controller
# ** Warning: ../vhdl/controller.vhd(106): (vcom-1186) Array type case expression must be of a locally static subtype.
# 
# ** Warning: ../vhdl/controller.vhd(110): (vcom-1186) Array type case expression must be of a locally static subtype.
# 
# ** Warning: ../vhdl/controller.vhd(276): (vcom-1186) Array type case expression must be of a locally static subtype.
# 
# ** Warning: ../vhdl/controller.vhd(318): (vcom-1186) Array type case expression must be of a locally static subtype.
# 
# ** Warning: ../vhdl/controller.vhd(322): (vcom-1186) Array type case expression must be of a locally static subtype.
# 
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Compiling package check_functions
# -- Compiling package body check_functions
# -- Loading package check_functions
# ** Warning: ../testbench/check_functions.vhd(56): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# 
# ** Warning: ../testbench/check_functions.vhd(66): (vcom-1283) Cannot reference file "text_report" inside pure function "scheck".
# 
# ** Warning: ../testbench/check_functions.vhd(72): (vcom-1283) Cannot reference file "text_report" inside pure function "scheck".
# 
# ** Warning: ../testbench/check_functions.vhd(74): (vcom-1283) Cannot reference file "text_report" inside pure function "scheck".
# 
# ** Warning: ../testbench/check_functions.vhd(75): (vcom-1283) Cannot reference file "text_report" inside pure function "scheck".
# 
# ** Warning: ../testbench/check_functions.vhd(91): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# 
# ** Warning: ../testbench/check_functions.vhd(101): (vcom-1283) Cannot reference file "text_report" inside pure function "icheck".
# 
# ** Warning: ../testbench/check_functions.vhd(107): (vcom-1283) Cannot reference file "text_report" inside pure function "icheck".
# 
# ** Warning: ../testbench/check_functions.vhd(109): (vcom-1283) Cannot reference file "text_report" inside pure function "icheck".
# 
# ** Warning: ../testbench/check_functions.vhd(110): (vcom-1283) Cannot reference file "text_report" inside pure function "icheck".
# 
# ** Warning: ../testbench/check_functions.vhd(126): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# 
# ** Warning: ../testbench/check_functions.vhd(136): (vcom-1283) Cannot reference file "text_report" inside pure function "hcheck".
# 
# ** Warning: ../testbench/check_functions.vhd(142): (vcom-1283) Cannot reference file "text_report" inside pure function "hcheck".
# 
# ** Warning: ../testbench/check_functions.vhd(144): (vcom-1283) Cannot reference file "text_report" inside pure function "hcheck".
# 
# ** Warning: ../testbench/check_functions.vhd(145): (vcom-1283) Cannot reference file "text_report" inside pure function "hcheck".
# 
# ** Warning: ../testbench/check_functions.vhd(161): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# 
# ** Warning: ../testbench/check_functions.vhd(171): (vcom-1283) Cannot reference file "text_report" inside pure function "bcheck".
# 
# ** Warning: ../testbench/check_functions.vhd(177): (vcom-1283) Cannot reference file "text_report" inside pure function "bcheck".
# 
# ** Warning: ../testbench/check_functions.vhd(179): (vcom-1283) Cannot reference file "text_report" inside pure function "bcheck".
# 
# ** Warning: ../testbench/check_functions.vhd(180): (vcom-1283) Cannot reference file "text_report" inside pure function "bcheck".
# 
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Loading package check_functions
# -- Compiling entity tb_Controller
# -- Compiling architecture testbench of tb_Controller
# ** Warning: ../testbench/tb_Controller.vhd(123): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# 
# ** Warning: ../testbench/tb_Controller.vhd(124): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# 
# vsim -Gtext_in=Controller/in.txt tb_Controller 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading ieee.std_logic_textio(body)
# Loading work.check_functions(body)
# Loading work.tb_controller(testbench)
# Loading work.controller(synth)
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: romac  Hostname: WINDAUBE  ProcessID: 1812
# 
#           Attempting to use alternate WLF file "./wlft4n2jv8".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlft4n2jv8
# 
# -=Controller test:======================================================
# --R_OP test:------------------------------------------------------------
# --I_OP test:------------------------------------------------------------
# --UI_OP test:-----------------------------------------------------------
# --LOAD test:------------------------------------------------------------
# --STORE test:-----------------------------------------------------------
# --BRANCH test:----------------------------------------------------------
# --CALL test:------------------------------------------------------------
# --JMP test:-------------------------------------------------------------
# --BREAK test:-----------------------------------------------------------
# ===================================================================
# Simulation is successful
# ===================================================================
