set_property PACKAGE_PIN V4 [get_ports {MII_0_rxd[1]}]
set_property PACKAGE_PIN V1 [get_ports {MII_0_rxd[0]}]
set_property PACKAGE_PIN AB20 [get_ports MII_0_rx_er]
set_property PACKAGE_PIN AE22 [get_ports MII_0_rx_dv]
set_property PACKAGE_PIN V2 [get_ports {MII_0_rxd[2]}]
set_property PACKAGE_PIN V3 [get_ports {MII_0_rxd[3]}]
set_property PACKAGE_PIN W3 [get_ports MDIO_0_mdc]
set_property IOSTANDARD LVCMOS33 [get_ports MDIO_0_mdc]
set_property IOSTANDARD LVCMOS33 [get_ports MDIO_0_mdio_io]
set_property PACKAGE_PIN W1 [get_ports MDIO_0_mdio_io]
set_property IOSTANDARD LVCMOS33 [get_ports {MII_0_rxd[3]}]
set_property IOSTANDARD LVCMOS33 [get_ports {MII_0_rxd[2]}]
set_property IOSTANDARD LVCMOS33 [get_ports {MII_0_rxd[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {MII_0_rxd[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {MII_0_txd[3]}]
set_property IOSTANDARD LVCMOS33 [get_ports {MII_0_txd[2]}]
set_property IOSTANDARD LVCMOS33 [get_ports {MII_0_txd[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {MII_0_txd[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports MII_0_col]
set_property IOSTANDARD LVCMOS33 [get_ports MII_0_crs]
set_property IOSTANDARD LVCMOS33 [get_ports MII_0_rst_n]
set_property IOSTANDARD LVCMOS33 [get_ports MII_0_rx_clk]
set_property IOSTANDARD LVCMOS33 [get_ports MII_0_rx_dv]
set_property IOSTANDARD LVCMOS33 [get_ports MII_0_rx_er]
set_property IOSTANDARD LVCMOS33 [get_ports MII_0_tx_clk]
set_property IOSTANDARD LVCMOS33 [get_ports MII_0_tx_en]
set_property PACKAGE_PIN W14 [get_ports {MII_0_txd[3]}]
set_property PACKAGE_PIN W15 [get_ports {MII_0_txd[2]}]
set_property PACKAGE_PIN AE18 [get_ports {MII_0_txd[1]}]
set_property PACKAGE_PIN AF18 [get_ports {MII_0_txd[0]}]
set_property PACKAGE_PIN Y15 [get_ports MII_0_col]
set_property PACKAGE_PIN AF20 [get_ports MII_0_crs]
set_property PACKAGE_PIN AE26 [get_ports MII_0_rst_n]
set_property PACKAGE_PIN AA19 [get_ports MII_0_rx_clk]
set_property PACKAGE_PIN AB21 [get_ports MII_0_tx_clk]
set_property PACKAGE_PIN AA15 [get_ports MII_0_tx_en]
set_property IOSTANDARD LVCMOS33 [get_ports resetn]
set_property PACKAGE_PIN Y3 [get_ports resetn]

set_property IOSTANDARD LVCMOS33 [get_ports sin_0]
set_property IOSTANDARD LVCMOS33 [get_ports sout_0]
set_property PACKAGE_PIN F23 [get_ports sin_0]
set_property PACKAGE_PIN H19 [get_ports sout_0]
set_property IOSTANDARD LVCMOS33 [get_ports spi_csn_0]
set_property IOSTANDARD LVCMOS33 [get_ports spi_sck_0]
set_property IOSTANDARD LVCMOS33 [get_ports spi_sdi_0]
set_property IOSTANDARD LVCMOS33 [get_ports spi_sdo_0]
set_property PACKAGE_PIN R20 [get_ports spi_csn_0]
set_property PACKAGE_PIN P20 [get_ports spi_sck_0]
set_property PACKAGE_PIN N18 [get_ports spi_sdi_0]
set_property PACKAGE_PIN P19 [get_ports spi_sdo_0]

set_property IOSTANDARD LVCMOS33 [get_ports clock]

set_property PACKAGE_PIN AC19 [get_ports clock]



set_property PACKAGE_PIN V6 [get_ports {btn_step[1]}]
set_property PACKAGE_PIN Y5 [get_ports {btn_step[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {btn_step[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {btn_step[0]}]
set_property PACKAGE_PIN Y6 [get_ports {btn_switch[7]}]
set_property PACKAGE_PIN AA7 [get_ports {btn_switch[6]}]
set_property PACKAGE_PIN W6 [get_ports {btn_switch[5]}]
set_property PACKAGE_PIN AB6 [get_ports {btn_switch[4]}]
set_property PACKAGE_PIN AC23 [get_ports {btn_switch[3]}]
set_property PACKAGE_PIN AC22 [get_ports {btn_switch[2]}]
set_property PACKAGE_PIN AD24 [get_ports {btn_switch[1]}]
set_property PACKAGE_PIN AC21 [get_ports {btn_switch[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {btn_switch[7]}]
set_property IOSTANDARD LVCMOS33 [get_ports {btn_switch[6]}]
set_property IOSTANDARD LVCMOS33 [get_ports {btn_switch[5]}]
set_property IOSTANDARD LVCMOS33 [get_ports {btn_switch[4]}]
set_property IOSTANDARD LVCMOS33 [get_ports {btn_switch[3]}]
set_property IOSTANDARD LVCMOS33 [get_ports {btn_switch[2]}]
set_property IOSTANDARD LVCMOS33 [get_ports {btn_switch[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {btn_switch[0]}]
set_property PACKAGE_PIN H4 [get_ports {dotmtx_col[7]}]
set_property PACKAGE_PIN C1 [get_ports {dotmtx_col[6]}]
set_property PACKAGE_PIN E3 [get_ports {dotmtx_col[5]}]
set_property PACKAGE_PIN J6 [get_ports {dotmtx_col[4]}]
set_property PACKAGE_PIN J4 [get_ports {dotmtx_col[3]}]
set_property PACKAGE_PIN H6 [get_ports {dotmtx_col[2]}]
set_property PACKAGE_PIN G5 [get_ports {dotmtx_col[1]}]
set_property PACKAGE_PIN G6 [get_ports {dotmtx_col[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {dotmtx_col[7]}]
set_property IOSTANDARD LVCMOS33 [get_ports {dotmtx_col[6]}]
set_property IOSTANDARD LVCMOS33 [get_ports {dotmtx_col[5]}]
set_property IOSTANDARD LVCMOS33 [get_ports {dotmtx_col[4]}]
set_property IOSTANDARD LVCMOS33 [get_ports {dotmtx_col[3]}]
set_property IOSTANDARD LVCMOS33 [get_ports {dotmtx_col[2]}]
set_property IOSTANDARD LVCMOS33 [get_ports {dotmtx_col[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {dotmtx_col[0]}]
set_property PACKAGE_PIN J5 [get_ports {dotmtx_row[7]}]
set_property PACKAGE_PIN G4 [get_ports {dotmtx_row[6]}]
set_property PACKAGE_PIN B1 [get_ports {dotmtx_row[5]}]
set_property PACKAGE_PIN H3 [get_ports {dotmtx_row[4]}]
set_property PACKAGE_PIN F5 [get_ports {dotmtx_row[3]}]
set_property PACKAGE_PIN C2 [get_ports {dotmtx_row[2]}]
set_property PACKAGE_PIN F4 [get_ports {dotmtx_row[1]}]
set_property PACKAGE_PIN F3 [get_ports {dotmtx_row[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {dotmtx_row[7]}]
set_property IOSTANDARD LVCMOS33 [get_ports {dotmtx_row[6]}]
set_property IOSTANDARD LVCMOS33 [get_ports {dotmtx_row[5]}]
set_property IOSTANDARD LVCMOS33 [get_ports {dotmtx_row[4]}]
set_property IOSTANDARD LVCMOS33 [get_ports {dotmtx_row[3]}]
set_property IOSTANDARD LVCMOS33 [get_ports {dotmtx_row[2]}]
set_property IOSTANDARD LVCMOS33 [get_ports {dotmtx_row[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {dotmtx_row[0]}]
set_property PACKAGE_PIN K23 [get_ports {ledr[15]}]
set_property PACKAGE_PIN J21 [get_ports {ledr[14]}]
set_property PACKAGE_PIN H23 [get_ports {ledr[13]}]
set_property PACKAGE_PIN J19 [get_ports {ledr[12]}]
set_property PACKAGE_PIN G9 [get_ports {ledr[11]}]
set_property PACKAGE_PIN J26 [get_ports {ledr[10]}]
set_property PACKAGE_PIN J23 [get_ports {ledr[9]}]
set_property PACKAGE_PIN J8 [get_ports {ledr[8]}]
set_property PACKAGE_PIN H8 [get_ports {ledr[7]}]
set_property PACKAGE_PIN H7 [get_ports {ledr[0]}]
set_property PACKAGE_PIN D5 [get_ports {ledr[1]}]
set_property PACKAGE_PIN A3 [get_ports {ledr[2]}]
set_property PACKAGE_PIN A4 [get_ports {ledr[4]}]
set_property PACKAGE_PIN F7 [get_ports {ledr[5]}]
set_property PACKAGE_PIN G8 [get_ports {ledr[6]}]
set_property IOSTANDARD LVCMOS33 [get_ports {ledr[15]}]
set_property IOSTANDARD LVCMOS33 [get_ports {ledr[14]}]
set_property IOSTANDARD LVCMOS33 [get_ports {ledr[13]}]
set_property IOSTANDARD LVCMOS33 [get_ports {ledr[12]}]
set_property IOSTANDARD LVCMOS33 [get_ports {ledr[11]}]
set_property IOSTANDARD LVCMOS33 [get_ports {ledr[10]}]
set_property IOSTANDARD LVCMOS33 [get_ports {ledr[9]}]
set_property IOSTANDARD LVCMOS33 [get_ports {ledr[8]}]
set_property IOSTANDARD LVCMOS33 [get_ports {ledr[7]}]
set_property IOSTANDARD LVCMOS33 [get_ports {ledr[6]}]
set_property IOSTANDARD LVCMOS33 [get_ports {ledr[5]}]
set_property IOSTANDARD LVCMOS33 [get_ports {ledr[4]}]
set_property IOSTANDARD LVCMOS33 [get_ports {ledr[3]}]
set_property IOSTANDARD LVCMOS33 [get_ports {ledr[2]}]
set_property IOSTANDARD LVCMOS33 [get_ports {ledr[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {ledr[0]}]
set_property PACKAGE_PIN G7 [get_ports {ledrg0[1]}]
set_property PACKAGE_PIN F8 [get_ports {ledrg0[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {ledrg0[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {ledrg0[0]}]
set_property PACKAGE_PIN B5 [get_ports {ledrg1[1]}]
set_property PACKAGE_PIN D6 [get_ports {ledrg1[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {ledrg1[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {ledrg1[0]}]
set_property PACKAGE_PIN H26 [get_ports {seg_csn[7]}]
set_property PACKAGE_PIN G26 [get_ports {seg_csn[6]}]
set_property PACKAGE_PIN G25 [get_ports {seg_csn[5]}]
set_property PACKAGE_PIN E26 [get_ports {seg_csn[4]}]
set_property PACKAGE_PIN D26 [get_ports {seg_csn[2]}]
set_property PACKAGE_PIN E25 [get_ports {seg_csn[3]}]
set_property PACKAGE_PIN D25 [get_ports {seg_csn[1]}]
set_property PACKAGE_PIN D3 [get_ports {seg_csn[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {seg_csn[7]}]
set_property IOSTANDARD LVCMOS33 [get_ports {seg_csn[6]}]
set_property IOSTANDARD LVCMOS33 [get_ports {seg_csn[5]}]
set_property IOSTANDARD LVCMOS33 [get_ports {seg_csn[4]}]
set_property IOSTANDARD LVCMOS33 [get_ports {seg_csn[3]}]
set_property IOSTANDARD LVCMOS33 [get_ports {seg_csn[2]}]
set_property IOSTANDARD LVCMOS33 [get_ports {seg_csn[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {seg_csn[0]}]
set_property PACKAGE_PIN C4 [get_ports {seg_num[0]}]
set_property PACKAGE_PIN C3 [get_ports {seg_num[1]}]
set_property PACKAGE_PIN E6 [get_ports {seg_num[2]}]
set_property PACKAGE_PIN B2 [get_ports {seg_num[3]}]
set_property PACKAGE_PIN B4 [get_ports {seg_num[4]}]
set_property PACKAGE_PIN E5 [get_ports {seg_num[5]}]
set_property PACKAGE_PIN D4 [get_ports {seg_num[6]}]
set_property PACKAGE_PIN A2 [get_ports {seg_num[7]}]
set_property IOSTANDARD LVCMOS33 [get_ports {seg_num[7]}]
set_property IOSTANDARD LVCMOS33 [get_ports {seg_num[6]}]
set_property IOSTANDARD LVCMOS33 [get_ports {seg_num[5]}]
set_property IOSTANDARD LVCMOS33 [get_ports {seg_num[4]}]
set_property IOSTANDARD LVCMOS33 [get_ports {seg_num[3]}]
set_property IOSTANDARD LVCMOS33 [get_ports {seg_num[2]}]
set_property IOSTANDARD LVCMOS33 [get_ports {seg_num[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {seg_num[0]}]
set_property PACKAGE_PIN U5 [get_ports vga_hsync]
set_property PACKAGE_PIN U6 [get_ports vga_vsync]
set_property PACKAGE_PIN R7 [get_ports vga_clk]
set_property IOSTANDARD LVCMOS33 [get_ports vga_clk]
set_property IOSTANDARD LVCMOS33 [get_ports vga_hsync]
set_property IOSTANDARD LVCMOS33 [get_ports vga_vsync]
set_property IOSTANDARD LVCMOS33 [get_ports {vga_c1[2]}]
set_property IOSTANDARD LVCMOS33 [get_ports {vga_c1[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {vga_c1[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {vga_c2[2]}]
set_property IOSTANDARD LVCMOS33 [get_ports {vga_c2[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {vga_c2[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {vga_c3[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {vga_c3[0]}]

set_property PACKAGE_PIN U4 [get_ports {vga_c1[3]}]
set_property PACKAGE_PIN U2 [get_ports {vga_c1[2]}]
set_property PACKAGE_PIN T2 [get_ports {vga_c1[1]}]
set_property PACKAGE_PIN T3 [get_ports {vga_c1[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {vga_c1[3]}]
set_property PACKAGE_PIN R5 [get_ports {vga_c2[3]}]
set_property PACKAGE_PIN U1 [get_ports {vga_c2[2]}]
set_property PACKAGE_PIN R1 [get_ports {vga_c2[1]}]
set_property PACKAGE_PIN R2 [get_ports {vga_c2[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {vga_c2[3]}]
set_property PACKAGE_PIN P3 [get_ports {vga_c3[3]}]
set_property PACKAGE_PIN P1 [get_ports {vga_c3[2]}]
set_property PACKAGE_PIN A5 [get_ports {ledr[3]}]
set_property PACKAGE_PIN N1 [get_ports {vga_c3[1]}]
set_property PACKAGE_PIN P5 [get_ports {vga_c3[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {vga_c3[3]}]
set_property IOSTANDARD LVCMOS33 [get_ports {vga_c3[2]}]

set_property MARK_DEBUG true [get_nets {soc_i/vga/FrameReader_0/inst/state__0[0]}]
set_property MARK_DEBUG true [get_nets {soc_i/vga/FrameReader_0/inst/state__0[1]}]
set_property MARK_DEBUG false [get_nets {soc_i/core/bit_mips_0_output_stall[0]}]
set_property MARK_DEBUG false [get_nets {soc_i/core/bit_mips_0_output_stall[1]}]
set_property MARK_DEBUG false [get_nets {soc_i/core/bit_mips_0_output_stall[2]}]
set_property MARK_DEBUG false [get_nets {soc_i/core/bit_mips_0_output_stall[3]}]
set_property MARK_DEBUG false [get_nets {soc_i/core/bit_mips_0_output_stall[4]}]
set_property MARK_DEBUG false [get_nets {soc_i/core/ibus_sram_0_cpu_data_o[21]}]
set_property MARK_DEBUG false [get_nets {soc_i/core/ibus_sram_0_cpu_data_o[22]}]
set_property MARK_DEBUG false [get_nets {soc_i/core/ibus_sram_0_cpu_data_o[3]}]
set_property MARK_DEBUG false [get_nets {soc_i/core/ibus_sram_0_cpu_data_o[0]}]
set_property MARK_DEBUG false [get_nets {soc_i/core/ibus_sram_0_cpu_data_o[1]}]
set_property MARK_DEBUG false [get_nets {soc_i/core/ibus_sram_0_cpu_data_o[2]}]
set_property MARK_DEBUG false [get_nets {soc_i/core/ibus_sram_0_cpu_data_o[4]}]
set_property MARK_DEBUG false [get_nets {soc_i/core/ibus_sram_0_cpu_data_o[5]}]
set_property MARK_DEBUG false [get_nets {soc_i/core/ibus_sram_0_cpu_data_o[11]}]
set_property MARK_DEBUG false [get_nets {soc_i/core/ibus_sram_0_cpu_data_o[12]}]
set_property MARK_DEBUG false [get_nets {soc_i/core/ibus_sram_0_cpu_data_o[6]}]
set_property MARK_DEBUG false [get_nets {soc_i/core/ibus_sram_0_cpu_data_o[19]}]
set_property MARK_DEBUG false [get_nets {soc_i/core/ibus_sram_0_cpu_data_o[20]}]
set_property MARK_DEBUG false [get_nets {soc_i/core/ibus_sram_0_cpu_data_o[17]}]
set_property MARK_DEBUG false [get_nets {soc_i/core/ibus_sram_0_cpu_data_o[18]}]
set_property MARK_DEBUG false [get_nets {soc_i/core/ibus_sram_0_cpu_data_o[7]}]
set_property MARK_DEBUG false [get_nets {soc_i/core/ibus_sram_0_cpu_data_o[8]}]
set_property MARK_DEBUG false [get_nets {soc_i/core/ibus_sram_0_cpu_data_o[9]}]
set_property MARK_DEBUG false [get_nets {soc_i/core/ibus_sram_0_cpu_data_o[10]}]
set_property MARK_DEBUG false [get_nets {soc_i/core/ibus_sram_0_cpu_data_o[23]}]
set_property MARK_DEBUG false [get_nets {soc_i/core/ibus_sram_0_cpu_data_o[24]}]
set_property MARK_DEBUG false [get_nets {soc_i/core/ibus_sram_0_cpu_data_o[25]}]
set_property MARK_DEBUG false [get_nets {soc_i/core/ibus_sram_0_cpu_data_o[26]}]
set_property MARK_DEBUG false [get_nets {soc_i/core/ibus_sram_0_cpu_data_o[28]}]
set_property MARK_DEBUG false [get_nets {soc_i/core/ibus_sram_0_cpu_data_o[29]}]
set_property MARK_DEBUG false [get_nets {soc_i/core/ibus_sram_0_cpu_data_o[30]}]
set_property MARK_DEBUG false [get_nets {soc_i/core/ibus_sram_0_cpu_data_o[31]}]
set_property MARK_DEBUG false [get_nets {soc_i/core/ibus_sram_0_cpu_data_o[27]}]
set_property MARK_DEBUG false [get_nets {soc_i/core/ibus_sram_0_cpu_data_o[16]}]
set_property MARK_DEBUG false [get_nets {soc_i/core/ibus_sram_0_cpu_data_o[13]}]
set_property MARK_DEBUG false [get_nets {soc_i/core/ibus_sram_0_cpu_data_o[14]}]
set_property MARK_DEBUG false [get_nets {soc_i/core/ibus_sram_0_cpu_data_o[15]}]
set_property MARK_DEBUG false [get_nets {soc_i/core/cpu_axi_interface_0_inst_rdata[4]}]
set_property MARK_DEBUG false [get_nets {soc_i/core/cpu_axi_interface_0_inst_rdata[10]}]
set_property MARK_DEBUG false [get_nets {soc_i/core/cpu_axi_interface_0_inst_rdata[8]}]
set_property MARK_DEBUG false [get_nets {soc_i/core/cpu_axi_interface_0_inst_rdata[0]}]
set_property MARK_DEBUG false [get_nets {soc_i/core/cpu_axi_interface_0_inst_rdata[14]}]
set_property MARK_DEBUG false [get_nets {soc_i/core/cpu_axi_interface_0_inst_rdata[12]}]
set_property MARK_DEBUG false [get_nets {soc_i/core/cpu_axi_interface_0_inst_rdata[15]}]
set_property MARK_DEBUG false [get_nets {soc_i/core/cpu_axi_interface_0_inst_rdata[18]}]
set_property MARK_DEBUG false [get_nets {soc_i/core/cpu_axi_interface_0_inst_rdata[16]}]
set_property MARK_DEBUG false [get_nets {soc_i/core/cpu_axi_interface_0_inst_rdata[13]}]
set_property MARK_DEBUG false [get_nets {soc_i/core/cpu_axi_interface_0_inst_rdata[1]}]
set_property MARK_DEBUG false [get_nets {soc_i/core/cpu_axi_interface_0_inst_rdata[2]}]
set_property MARK_DEBUG false [get_nets {soc_i/core/cpu_axi_interface_0_inst_rdata[3]}]
set_property MARK_DEBUG false [get_nets {soc_i/core/cpu_axi_interface_0_inst_rdata[5]}]
set_property MARK_DEBUG false [get_nets {soc_i/core/cpu_axi_interface_0_inst_rdata[6]}]
set_property MARK_DEBUG false [get_nets {soc_i/core/cpu_axi_interface_0_inst_rdata[20]}]
set_property MARK_DEBUG false [get_nets {soc_i/core/cpu_axi_interface_0_inst_rdata[21]}]
set_property MARK_DEBUG false [get_nets {soc_i/core/cpu_axi_interface_0_inst_rdata[22]}]
set_property MARK_DEBUG false [get_nets {soc_i/core/cpu_axi_interface_0_inst_rdata[7]}]
set_property MARK_DEBUG false [get_nets {soc_i/core/cpu_axi_interface_0_inst_rdata[30]}]
set_property MARK_DEBUG false [get_nets {soc_i/core/cpu_axi_interface_0_inst_rdata[31]}]
set_property MARK_DEBUG false [get_nets {soc_i/core/cpu_axi_interface_0_inst_rdata[28]}]
set_property MARK_DEBUG false [get_nets {soc_i/core/cpu_axi_interface_0_inst_rdata[29]}]
set_property MARK_DEBUG false [get_nets {soc_i/core/cpu_axi_interface_0_inst_rdata[17]}]
set_property MARK_DEBUG false [get_nets {soc_i/core/cpu_axi_interface_0_inst_rdata[19]}]
set_property MARK_DEBUG false [get_nets {soc_i/core/cpu_axi_interface_0_inst_rdata[9]}]
set_property MARK_DEBUG false [get_nets {soc_i/core/cpu_axi_interface_0_inst_rdata[23]}]
set_property MARK_DEBUG false [get_nets {soc_i/core/cpu_axi_interface_0_inst_rdata[11]}]
set_property MARK_DEBUG false [get_nets {soc_i/core/cpu_axi_interface_0_inst_rdata[26]}]
set_property MARK_DEBUG false [get_nets {soc_i/core/cpu_axi_interface_0_inst_rdata[27]}]
set_property MARK_DEBUG false [get_nets {soc_i/core/cpu_axi_interface_0_inst_rdata[24]}]
set_property MARK_DEBUG false [get_nets {soc_i/core/cpu_axi_interface_0_inst_rdata[25]}]
set_property MARK_DEBUG false [get_nets {soc_i/core/ibus_sram_0_inst_addr[31]}]
set_property MARK_DEBUG false [get_nets {soc_i/core/ibus_sram_0_inst_addr[4]}]
set_property MARK_DEBUG false [get_nets {soc_i/core/ibus_sram_0_inst_addr[5]}]
set_property MARK_DEBUG false [get_nets {soc_i/core/ibus_sram_0_inst_addr[6]}]
set_property MARK_DEBUG false [get_nets {soc_i/core/ibus_sram_0_inst_addr[19]}]
set_property MARK_DEBUG false [get_nets {soc_i/core/ibus_sram_0_inst_addr[12]}]
set_property MARK_DEBUG false [get_nets {soc_i/core/ibus_sram_0_inst_addr[7]}]
set_property MARK_DEBUG false [get_nets {soc_i/core/ibus_sram_0_inst_addr[18]}]
set_property MARK_DEBUG false [get_nets {soc_i/core/ibus_sram_0_inst_addr[26]}]
set_property MARK_DEBUG false [get_nets {soc_i/core/ibus_sram_0_inst_addr[20]}]
set_property MARK_DEBUG false [get_nets {soc_i/core/ibus_sram_0_inst_addr[23]}]
set_property MARK_DEBUG false [get_nets {soc_i/core/ibus_sram_0_inst_addr[28]}]
set_property MARK_DEBUG false [get_nets {soc_i/core/ibus_sram_0_inst_addr[24]}]
set_property MARK_DEBUG false [get_nets {soc_i/core/ibus_sram_0_inst_addr[25]}]
set_property MARK_DEBUG false [get_nets {soc_i/core/ibus_sram_0_inst_addr[22]}]
set_property MARK_DEBUG false [get_nets {soc_i/core/ibus_sram_0_inst_addr[27]}]
set_property MARK_DEBUG false [get_nets {soc_i/core/ibus_sram_0_inst_addr[29]}]
set_property MARK_DEBUG false [get_nets {soc_i/core/ibus_sram_0_inst_addr[30]}]
set_property MARK_DEBUG false [get_nets {soc_i/core/ibus_sram_0_inst_addr[21]}]
set_property MARK_DEBUG false [get_nets {soc_i/core/ibus_sram_0_inst_addr[8]}]
set_property MARK_DEBUG false [get_nets {soc_i/core/ibus_sram_0_inst_addr[9]}]
set_property MARK_DEBUG false [get_nets {soc_i/core/ibus_sram_0_inst_addr[10]}]
set_property MARK_DEBUG false [get_nets {soc_i/core/ibus_sram_0_inst_addr[11]}]
set_property MARK_DEBUG false [get_nets {soc_i/core/ibus_sram_0_inst_addr[13]}]
set_property MARK_DEBUG false [get_nets {soc_i/core/ibus_sram_0_inst_addr[14]}]
set_property MARK_DEBUG false [get_nets {soc_i/core/ibus_sram_0_inst_addr[15]}]
set_property MARK_DEBUG false [get_nets {soc_i/core/ibus_sram_0_inst_addr[17]}]
set_property MARK_DEBUG false [get_nets {soc_i/core/ibus_sram_0_inst_addr[16]}]
set_property MARK_DEBUG false [get_nets {soc_i/core/ibus_sram_0_inst_addr[0]}]
set_property MARK_DEBUG false [get_nets {soc_i/core/ibus_sram_0_inst_addr[1]}]
set_property MARK_DEBUG false [get_nets {soc_i/core/ibus_sram_0_inst_addr[2]}]
set_property MARK_DEBUG false [get_nets {soc_i/core/ibus_sram_0_inst_addr[3]}]
set_property MARK_DEBUG false [get_nets soc_i/core/cpu_axi_interface_0_inst_addr_ok]
set_property MARK_DEBUG false [get_nets soc_i/core/cpu_axi_interface_0_inst_data_ok]
set_property MARK_DEBUG false [get_nets soc_i/vga/FrameReader_0/m_axi_arvalid]
set_property MARK_DEBUG false [get_nets soc_i/vga/FrameReader_0/m_axi_arready]
set_property MARK_DEBUG true [get_nets soc_i/vga/FrameReader_0/o_axis_tlast]
set_property MARK_DEBUG true [get_nets soc_i/vga/FrameReader_0/o_axis_tvalid]

set_property MARK_DEBUG true [get_nets soc_i/vga/FrameReader_0/o_axis_tready]

create_debug_core u_ila_1 ila
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_1]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_1]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_1]
set_property C_DATA_DEPTH 4096 [get_debug_cores u_ila_1]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_1]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_1]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_1]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_1]
set_property port_width 1 [get_debug_ports u_ila_1/clk]
connect_debug_port u_ila_1/clk [get_nets [list soc_i/clk_wiz_0/clk_sys]]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe0]
set_property port_width 2 [get_debug_ports u_ila_1/probe0]
connect_debug_port u_ila_1/probe0 [get_nets [list {soc_i/vga/FrameReader_0/inst/state__0[0]} {soc_i/vga/FrameReader_0/inst/state__0[1]}]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe1]
set_property port_width 3 [get_debug_ports u_ila_1/probe1]
connect_debug_port u_ila_1/probe1 [get_nets [list soc_i/vga/FrameReader_0/o_axis_tready soc_i/vga/FrameReader_0/o_axis_tlast soc_i/vga/FrameReader_0/o_axis_tvalid]]
set_property MARK_DEBUG true [get_nets {soc_i/vga/VGAAdapter_0/inst/hcnt_reg__0[0]}]
set_property MARK_DEBUG true [get_nets {soc_i/vga/VGAAdapter_0/inst/hcnt_reg__0[1]}]
set_property MARK_DEBUG true [get_nets {soc_i/vga/VGAAdapter_0/inst/hcnt_reg__0[2]}]
set_property MARK_DEBUG true [get_nets {soc_i/vga/VGAAdapter_0/inst/hcnt_reg__0[3]}]
set_property MARK_DEBUG true [get_nets {soc_i/vga/VGAAdapter_0/inst/hcnt_reg__0[4]}]
set_property MARK_DEBUG true [get_nets {soc_i/vga/VGAAdapter_0/inst/hcnt_reg__0[5]}]
set_property MARK_DEBUG true [get_nets {soc_i/vga/VGAAdapter_0/inst/hcnt_reg__0[6]}]
set_property MARK_DEBUG true [get_nets {soc_i/vga/VGAAdapter_0/inst/hcnt_reg__0[7]}]
set_property MARK_DEBUG true [get_nets {soc_i/vga/VGAAdapter_0/inst/hcnt_reg__0[9]}]
set_property MARK_DEBUG true [get_nets {soc_i/vga/VGAAdapter_0/inst/hcnt_reg__0[10]}]
set_property MARK_DEBUG true [get_nets {soc_i/vga/VGAAdapter_0/inst/hcnt_reg__0[8]}]
set_property MARK_DEBUG true [get_nets {soc_i/vga/VGAAdapter_0/inst/vcnt_reg__0[1]}]
set_property MARK_DEBUG true [get_nets {soc_i/vga/VGAAdapter_0/inst/vcnt_reg__0[0]}]
set_property MARK_DEBUG true [get_nets {soc_i/vga/VGAAdapter_0/inst/vcnt_reg__0[2]}]
set_property MARK_DEBUG true [get_nets {soc_i/vga/VGAAdapter_0/inst/vcnt_reg__0[3]}]
set_property MARK_DEBUG true [get_nets {soc_i/vga/VGAAdapter_0/inst/vcnt_reg__0[4]}]
set_property MARK_DEBUG true [get_nets {soc_i/vga/VGAAdapter_0/inst/vcnt_reg__0[5]}]
set_property MARK_DEBUG true [get_nets {soc_i/vga/VGAAdapter_0/inst/vcnt_reg__0[6]}]
set_property MARK_DEBUG true [get_nets {soc_i/vga/VGAAdapter_0/inst/vcnt_reg__0[7]}]
set_property MARK_DEBUG true [get_nets {soc_i/vga/VGAAdapter_0/inst/vcnt_reg__0[8]}]
set_property MARK_DEBUG true [get_nets {soc_i/vga/VGAAdapter_0/inst/vcnt_reg__0[9]}]
set_property MARK_DEBUG true [get_nets soc_i/vga/VGAAdapter_0/inst/hsync]
set_property MARK_DEBUG true [get_nets soc_i/vga/VGAAdapter_0/inst/vsync]
set_property MARK_DEBUG true [get_nets soc_i/vga/VGAAdapter_0/inst/video_enable0]
set_property MARK_DEBUG true [get_nets soc_i/vga/VGAAdapter_0/inst/i_axis_tlast]
set_property MARK_DEBUG true [get_nets soc_i/vga/VGAAdapter_0/inst/i_axis_tready]
set_property MARK_DEBUG true [get_nets soc_i/vga/VGAAdapter_0/inst/i_axis_tvalid]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe2]
set_property port_width 11 [get_debug_ports u_ila_1/probe2]
connect_debug_port u_ila_1/probe2 [get_nets [list {soc_i/vga/VGAAdapter_0/inst/hcnt_reg__0[0]} {soc_i/vga/VGAAdapter_0/inst/hcnt_reg__0[1]} {soc_i/vga/VGAAdapter_0/inst/hcnt_reg__0[2]} {soc_i/vga/VGAAdapter_0/inst/hcnt_reg__0[3]} {soc_i/vga/VGAAdapter_0/inst/hcnt_reg__0[4]} {soc_i/vga/VGAAdapter_0/inst/hcnt_reg__0[5]} {soc_i/vga/VGAAdapter_0/inst/hcnt_reg__0[6]} {soc_i/vga/VGAAdapter_0/inst/hcnt_reg__0[7]} {soc_i/vga/VGAAdapter_0/inst/hcnt_reg__0[8]} {soc_i/vga/VGAAdapter_0/inst/hcnt_reg__0[9]} {soc_i/vga/VGAAdapter_0/inst/hcnt_reg__0[10]}]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe3]
set_property port_width 10 [get_debug_ports u_ila_1/probe3]
connect_debug_port u_ila_1/probe3 [get_nets [list {soc_i/vga/VGAAdapter_0/inst/vcnt_reg__0[0]} {soc_i/vga/VGAAdapter_0/inst/vcnt_reg__0[1]} {soc_i/vga/VGAAdapter_0/inst/vcnt_reg__0[2]} {soc_i/vga/VGAAdapter_0/inst/vcnt_reg__0[3]} {soc_i/vga/VGAAdapter_0/inst/vcnt_reg__0[4]} {soc_i/vga/VGAAdapter_0/inst/vcnt_reg__0[5]} {soc_i/vga/VGAAdapter_0/inst/vcnt_reg__0[6]} {soc_i/vga/VGAAdapter_0/inst/vcnt_reg__0[7]} {soc_i/vga/VGAAdapter_0/inst/vcnt_reg__0[8]} {soc_i/vga/VGAAdapter_0/inst/vcnt_reg__0[9]}]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe4]
set_property port_width 3 [get_debug_ports u_ila_1/probe4]
connect_debug_port u_ila_1/probe4 [get_nets [list soc_i/vga/VGAAdapter_0/inst/i_axis_tvalid soc_i/vga/VGAAdapter_0/inst/i_axis_tlast soc_i/vga/VGAAdapter_0/inst/i_axis_tready]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe5]
set_property port_width 3 [get_debug_ports u_ila_1/probe5]
connect_debug_port u_ila_1/probe5 [get_nets [list soc_i/vga/VGAAdapter_0/inst/hsync soc_i/vga/VGAAdapter_0/inst/vsync soc_i/vga/VGAAdapter_0/inst/video_enable0]]
set_property C_CLK_INPUT_FREQ_HZ 300000000 [get_debug_cores dbg_hub]
set_property C_ENABLE_CLK_DIVIDER false [get_debug_cores dbg_hub]
set_property C_USER_SCAN_CHAIN 1 [get_debug_cores dbg_hub]
connect_debug_port dbg_hub/clk [get_nets clk]
