
*** Running vivado
    with args -log nbyn_full.vds -m64 -mode batch -messageDb vivado.pb -notrace -source nbyn_full.tcl


****** Vivado v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source nbyn_full.tcl -notrace
Command: synth_design -top nbyn_full -part xc7vx690tffg1761-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx690t'
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 281.016 ; gain = 109.133
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'nbyn_full' [D:/mygit/NocProject/hw/Vivado/project_noc.srcs/sources_1/imports/NOC project/nbyn_full.v:4]
INFO: [Synth 8-638] synthesizing module 'nbyn_block_main' [D:/mygit/NocProject/hw/Vivado/project_noc.srcs/sources_1/imports/NOC project/nbyn_block.v:1]
	Parameter x_coord bound to: 0 - type: integer 
	Parameter y_coord bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'nbyn' [D:/mygit/NocProject/hw/Vivado/project_noc.srcs/sources_1/imports/NOC project/nbyn_switch.v:1]
	Parameter x_coord bound to: 0 - type: integer 
	Parameter y_coord bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'nbyn' (1#1) [D:/mygit/NocProject/hw/Vivado/project_noc.srcs/sources_1/imports/NOC project/nbyn_switch.v:1]
INFO: [Synth 8-638] synthesizing module 'nbyn_pe_main' [D:/mygit/NocProject/hw/Vivado/project_noc.srcs/sources_1/imports/NOC project/nbyn_pe.v:1]
INFO: [Synth 8-638] synthesizing module 'myFifo' [D:/mygit/NocProject/hw/Vivado/project_noc.runs/synth_1/.Xil/Vivado-15880-/realtime/myFifo_stub.v:7]
INFO: [Synth 8-256] done synthesizing module 'myFifo' (2#1) [D:/mygit/NocProject/hw/Vivado/project_noc.runs/synth_1/.Xil/Vivado-15880-/realtime/myFifo_stub.v:7]
WARNING: [Synth 8-689] width (265) of port connection 's_axis_tdata' does not match port width (272) of module 'myFifo' [D:/mygit/NocProject/hw/Vivado/project_noc.srcs/sources_1/imports/NOC project/nbyn_pe.v:87]
WARNING: [Synth 8-689] width (265) of port connection 'm_axis_tdata' does not match port width (272) of module 'myFifo' [D:/mygit/NocProject/hw/Vivado/project_noc.srcs/sources_1/imports/NOC project/nbyn_pe.v:90]
INFO: [Synth 8-638] synthesizing module 'scheduler_noc' [D:/mygit/NocProject/hw/Vivado/project_noc.srcs/sources_1/imports/NOC project/nbyn_scheduler.v:1]
WARNING: [Synth 8-4767] Trying to implement RAM 'my_mem_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
RAM "my_mem_reg" dissolved into registers
INFO: [Synth 8-256] done synthesizing module 'scheduler_noc' (3#1) [D:/mygit/NocProject/hw/Vivado/project_noc.srcs/sources_1/imports/NOC project/nbyn_scheduler.v:1]
INFO: [Synth 8-256] done synthesizing module 'nbyn_pe_main' (4#1) [D:/mygit/NocProject/hw/Vivado/project_noc.srcs/sources_1/imports/NOC project/nbyn_pe.v:1]
INFO: [Synth 8-256] done synthesizing module 'nbyn_block_main' (5#1) [D:/mygit/NocProject/hw/Vivado/project_noc.srcs/sources_1/imports/NOC project/nbyn_block.v:1]
INFO: [Synth 8-638] synthesizing module 'nbyn_block' [D:/mygit/NocProject/hw/Vivado/project_noc.srcs/sources_1/imports/NOC project/nbyn_block_2.v:1]
	Parameter x_coord bound to: 0 - type: integer 
	Parameter y_coord bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'nbyn__parameterized0' [D:/mygit/NocProject/hw/Vivado/project_noc.srcs/sources_1/imports/NOC project/nbyn_switch.v:1]
	Parameter x_coord bound to: 0 - type: integer 
	Parameter y_coord bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'nbyn__parameterized0' (5#1) [D:/mygit/NocProject/hw/Vivado/project_noc.srcs/sources_1/imports/NOC project/nbyn_switch.v:1]
INFO: [Synth 8-638] synthesizing module 'nbyn_pe' [D:/mygit/NocProject/hw/Vivado/project_noc.srcs/sources_1/imports/NOC project/nbyn_pe_2.v:1]
INFO: [Synth 8-256] done synthesizing module 'nbyn_pe' (6#1) [D:/mygit/NocProject/hw/Vivado/project_noc.srcs/sources_1/imports/NOC project/nbyn_pe_2.v:1]
INFO: [Synth 8-256] done synthesizing module 'nbyn_block' (7#1) [D:/mygit/NocProject/hw/Vivado/project_noc.srcs/sources_1/imports/NOC project/nbyn_block_2.v:1]
INFO: [Synth 8-638] synthesizing module 'nbyn_block__parameterized0' [D:/mygit/NocProject/hw/Vivado/project_noc.srcs/sources_1/imports/NOC project/nbyn_block_2.v:1]
	Parameter x_coord bound to: 0 - type: integer 
	Parameter y_coord bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'nbyn__parameterized1' [D:/mygit/NocProject/hw/Vivado/project_noc.srcs/sources_1/imports/NOC project/nbyn_switch.v:1]
	Parameter x_coord bound to: 0 - type: integer 
	Parameter y_coord bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'nbyn__parameterized1' (7#1) [D:/mygit/NocProject/hw/Vivado/project_noc.srcs/sources_1/imports/NOC project/nbyn_switch.v:1]
INFO: [Synth 8-256] done synthesizing module 'nbyn_block__parameterized0' (7#1) [D:/mygit/NocProject/hw/Vivado/project_noc.srcs/sources_1/imports/NOC project/nbyn_block_2.v:1]
INFO: [Synth 8-638] synthesizing module 'nbyn_block__parameterized1' [D:/mygit/NocProject/hw/Vivado/project_noc.srcs/sources_1/imports/NOC project/nbyn_block_2.v:1]
	Parameter x_coord bound to: 0 - type: integer 
	Parameter y_coord bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'nbyn__parameterized2' [D:/mygit/NocProject/hw/Vivado/project_noc.srcs/sources_1/imports/NOC project/nbyn_switch.v:1]
	Parameter x_coord bound to: 0 - type: integer 
	Parameter y_coord bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'nbyn__parameterized2' (7#1) [D:/mygit/NocProject/hw/Vivado/project_noc.srcs/sources_1/imports/NOC project/nbyn_switch.v:1]
INFO: [Synth 8-256] done synthesizing module 'nbyn_block__parameterized1' (7#1) [D:/mygit/NocProject/hw/Vivado/project_noc.srcs/sources_1/imports/NOC project/nbyn_block_2.v:1]
INFO: [Synth 8-638] synthesizing module 'nbyn_block__parameterized2' [D:/mygit/NocProject/hw/Vivado/project_noc.srcs/sources_1/imports/NOC project/nbyn_block_2.v:1]
	Parameter x_coord bound to: 1 - type: integer 
	Parameter y_coord bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'nbyn__parameterized3' [D:/mygit/NocProject/hw/Vivado/project_noc.srcs/sources_1/imports/NOC project/nbyn_switch.v:1]
	Parameter x_coord bound to: 1 - type: integer 
	Parameter y_coord bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'nbyn__parameterized3' (7#1) [D:/mygit/NocProject/hw/Vivado/project_noc.srcs/sources_1/imports/NOC project/nbyn_switch.v:1]
INFO: [Synth 8-256] done synthesizing module 'nbyn_block__parameterized2' (7#1) [D:/mygit/NocProject/hw/Vivado/project_noc.srcs/sources_1/imports/NOC project/nbyn_block_2.v:1]
INFO: [Synth 8-638] synthesizing module 'nbyn_block__parameterized3' [D:/mygit/NocProject/hw/Vivado/project_noc.srcs/sources_1/imports/NOC project/nbyn_block_2.v:1]
	Parameter x_coord bound to: 1 - type: integer 
	Parameter y_coord bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'nbyn__parameterized4' [D:/mygit/NocProject/hw/Vivado/project_noc.srcs/sources_1/imports/NOC project/nbyn_switch.v:1]
	Parameter x_coord bound to: 1 - type: integer 
	Parameter y_coord bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'nbyn__parameterized4' (7#1) [D:/mygit/NocProject/hw/Vivado/project_noc.srcs/sources_1/imports/NOC project/nbyn_switch.v:1]
INFO: [Synth 8-256] done synthesizing module 'nbyn_block__parameterized3' (7#1) [D:/mygit/NocProject/hw/Vivado/project_noc.srcs/sources_1/imports/NOC project/nbyn_block_2.v:1]
INFO: [Synth 8-638] synthesizing module 'nbyn_block__parameterized4' [D:/mygit/NocProject/hw/Vivado/project_noc.srcs/sources_1/imports/NOC project/nbyn_block_2.v:1]
	Parameter x_coord bound to: 1 - type: integer 
	Parameter y_coord bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'nbyn__parameterized5' [D:/mygit/NocProject/hw/Vivado/project_noc.srcs/sources_1/imports/NOC project/nbyn_switch.v:1]
	Parameter x_coord bound to: 1 - type: integer 
	Parameter y_coord bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'nbyn__parameterized5' (7#1) [D:/mygit/NocProject/hw/Vivado/project_noc.srcs/sources_1/imports/NOC project/nbyn_switch.v:1]
INFO: [Synth 8-256] done synthesizing module 'nbyn_block__parameterized4' (7#1) [D:/mygit/NocProject/hw/Vivado/project_noc.srcs/sources_1/imports/NOC project/nbyn_block_2.v:1]
INFO: [Synth 8-638] synthesizing module 'nbyn_block__parameterized5' [D:/mygit/NocProject/hw/Vivado/project_noc.srcs/sources_1/imports/NOC project/nbyn_block_2.v:1]
	Parameter x_coord bound to: 1 - type: integer 
	Parameter y_coord bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'nbyn__parameterized6' [D:/mygit/NocProject/hw/Vivado/project_noc.srcs/sources_1/imports/NOC project/nbyn_switch.v:1]
	Parameter x_coord bound to: 1 - type: integer 
	Parameter y_coord bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'nbyn__parameterized6' (7#1) [D:/mygit/NocProject/hw/Vivado/project_noc.srcs/sources_1/imports/NOC project/nbyn_switch.v:1]
INFO: [Synth 8-256] done synthesizing module 'nbyn_block__parameterized5' (7#1) [D:/mygit/NocProject/hw/Vivado/project_noc.srcs/sources_1/imports/NOC project/nbyn_block_2.v:1]
INFO: [Synth 8-638] synthesizing module 'nbyn_block__parameterized6' [D:/mygit/NocProject/hw/Vivado/project_noc.srcs/sources_1/imports/NOC project/nbyn_block_2.v:1]
	Parameter x_coord bound to: 2 - type: integer 
	Parameter y_coord bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'nbyn__parameterized7' [D:/mygit/NocProject/hw/Vivado/project_noc.srcs/sources_1/imports/NOC project/nbyn_switch.v:1]
	Parameter x_coord bound to: 2 - type: integer 
	Parameter y_coord bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'nbyn__parameterized7' (7#1) [D:/mygit/NocProject/hw/Vivado/project_noc.srcs/sources_1/imports/NOC project/nbyn_switch.v:1]
INFO: [Synth 8-256] done synthesizing module 'nbyn_block__parameterized6' (7#1) [D:/mygit/NocProject/hw/Vivado/project_noc.srcs/sources_1/imports/NOC project/nbyn_block_2.v:1]
INFO: [Synth 8-638] synthesizing module 'nbyn_block__parameterized7' [D:/mygit/NocProject/hw/Vivado/project_noc.srcs/sources_1/imports/NOC project/nbyn_block_2.v:1]
	Parameter x_coord bound to: 2 - type: integer 
	Parameter y_coord bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'nbyn__parameterized8' [D:/mygit/NocProject/hw/Vivado/project_noc.srcs/sources_1/imports/NOC project/nbyn_switch.v:1]
	Parameter x_coord bound to: 2 - type: integer 
	Parameter y_coord bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'nbyn__parameterized8' (7#1) [D:/mygit/NocProject/hw/Vivado/project_noc.srcs/sources_1/imports/NOC project/nbyn_switch.v:1]
INFO: [Synth 8-256] done synthesizing module 'nbyn_block__parameterized7' (7#1) [D:/mygit/NocProject/hw/Vivado/project_noc.srcs/sources_1/imports/NOC project/nbyn_block_2.v:1]
INFO: [Synth 8-638] synthesizing module 'nbyn_block__parameterized8' [D:/mygit/NocProject/hw/Vivado/project_noc.srcs/sources_1/imports/NOC project/nbyn_block_2.v:1]
	Parameter x_coord bound to: 2 - type: integer 
	Parameter y_coord bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'nbyn__parameterized9' [D:/mygit/NocProject/hw/Vivado/project_noc.srcs/sources_1/imports/NOC project/nbyn_switch.v:1]
	Parameter x_coord bound to: 2 - type: integer 
	Parameter y_coord bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'nbyn__parameterized9' (7#1) [D:/mygit/NocProject/hw/Vivado/project_noc.srcs/sources_1/imports/NOC project/nbyn_switch.v:1]
INFO: [Synth 8-256] done synthesizing module 'nbyn_block__parameterized8' (7#1) [D:/mygit/NocProject/hw/Vivado/project_noc.srcs/sources_1/imports/NOC project/nbyn_block_2.v:1]
INFO: [Synth 8-638] synthesizing module 'nbyn_block__parameterized9' [D:/mygit/NocProject/hw/Vivado/project_noc.srcs/sources_1/imports/NOC project/nbyn_block_2.v:1]
	Parameter x_coord bound to: 2 - type: integer 
	Parameter y_coord bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'nbyn__parameterized10' [D:/mygit/NocProject/hw/Vivado/project_noc.srcs/sources_1/imports/NOC project/nbyn_switch.v:1]
	Parameter x_coord bound to: 2 - type: integer 
	Parameter y_coord bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'nbyn__parameterized10' (7#1) [D:/mygit/NocProject/hw/Vivado/project_noc.srcs/sources_1/imports/NOC project/nbyn_switch.v:1]
INFO: [Synth 8-256] done synthesizing module 'nbyn_block__parameterized9' (7#1) [D:/mygit/NocProject/hw/Vivado/project_noc.srcs/sources_1/imports/NOC project/nbyn_block_2.v:1]
INFO: [Synth 8-638] synthesizing module 'nbyn_block__parameterized10' [D:/mygit/NocProject/hw/Vivado/project_noc.srcs/sources_1/imports/NOC project/nbyn_block_2.v:1]
	Parameter x_coord bound to: 3 - type: integer 
	Parameter y_coord bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'nbyn__parameterized11' [D:/mygit/NocProject/hw/Vivado/project_noc.srcs/sources_1/imports/NOC project/nbyn_switch.v:1]
	Parameter x_coord bound to: 3 - type: integer 
	Parameter y_coord bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'nbyn__parameterized11' (7#1) [D:/mygit/NocProject/hw/Vivado/project_noc.srcs/sources_1/imports/NOC project/nbyn_switch.v:1]
INFO: [Synth 8-256] done synthesizing module 'nbyn_block__parameterized10' (7#1) [D:/mygit/NocProject/hw/Vivado/project_noc.srcs/sources_1/imports/NOC project/nbyn_block_2.v:1]
INFO: [Synth 8-638] synthesizing module 'nbyn_block__parameterized11' [D:/mygit/NocProject/hw/Vivado/project_noc.srcs/sources_1/imports/NOC project/nbyn_block_2.v:1]
	Parameter x_coord bound to: 3 - type: integer 
	Parameter y_coord bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'nbyn__parameterized12' [D:/mygit/NocProject/hw/Vivado/project_noc.srcs/sources_1/imports/NOC project/nbyn_switch.v:1]
	Parameter x_coord bound to: 3 - type: integer 
	Parameter y_coord bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'nbyn__parameterized12' (7#1) [D:/mygit/NocProject/hw/Vivado/project_noc.srcs/sources_1/imports/NOC project/nbyn_switch.v:1]
INFO: [Synth 8-256] done synthesizing module 'nbyn_block__parameterized11' (7#1) [D:/mygit/NocProject/hw/Vivado/project_noc.srcs/sources_1/imports/NOC project/nbyn_block_2.v:1]
INFO: [Synth 8-638] synthesizing module 'nbyn_block__parameterized12' [D:/mygit/NocProject/hw/Vivado/project_noc.srcs/sources_1/imports/NOC project/nbyn_block_2.v:1]
	Parameter x_coord bound to: 3 - type: integer 
	Parameter y_coord bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'nbyn__parameterized13' [D:/mygit/NocProject/hw/Vivado/project_noc.srcs/sources_1/imports/NOC project/nbyn_switch.v:1]
	Parameter x_coord bound to: 3 - type: integer 
	Parameter y_coord bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'nbyn__parameterized13' (7#1) [D:/mygit/NocProject/hw/Vivado/project_noc.srcs/sources_1/imports/NOC project/nbyn_switch.v:1]
INFO: [Synth 8-256] done synthesizing module 'nbyn_block__parameterized12' (7#1) [D:/mygit/NocProject/hw/Vivado/project_noc.srcs/sources_1/imports/NOC project/nbyn_block_2.v:1]
INFO: [Synth 8-638] synthesizing module 'nbyn_block__parameterized13' [D:/mygit/NocProject/hw/Vivado/project_noc.srcs/sources_1/imports/NOC project/nbyn_block_2.v:1]
	Parameter x_coord bound to: 3 - type: integer 
	Parameter y_coord bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'nbyn__parameterized14' [D:/mygit/NocProject/hw/Vivado/project_noc.srcs/sources_1/imports/NOC project/nbyn_switch.v:1]
	Parameter x_coord bound to: 3 - type: integer 
	Parameter y_coord bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'nbyn__parameterized14' (7#1) [D:/mygit/NocProject/hw/Vivado/project_noc.srcs/sources_1/imports/NOC project/nbyn_switch.v:1]
INFO: [Synth 8-256] done synthesizing module 'nbyn_block__parameterized13' (7#1) [D:/mygit/NocProject/hw/Vivado/project_noc.srcs/sources_1/imports/NOC project/nbyn_block_2.v:1]
INFO: [Synth 8-256] done synthesizing module 'nbyn_full' (8#1) [D:/mygit/NocProject/hw/Vivado/project_noc.srcs/sources_1/imports/NOC project/nbyn_full.v:4]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 368.074 ; gain = 196.191
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 368.074 ; gain = 196.191
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7vx690tffg1761-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/mygit/NocProject/hw/Vivado/project_noc.runs/synth_1/.Xil/Vivado-15880-/dcp/myFifo_in_context.xdc] for cell 'xs[0].ys[0].instnce.nbyn_main_instance/main_pe/fifo'
Finished Parsing XDC File [D:/mygit/NocProject/hw/Vivado/project_noc.runs/synth_1/.Xil/Vivado-15880-/dcp/myFifo_in_context.xdc] for cell 'xs[0].ys[0].instnce.nbyn_main_instance/main_pe/fifo'
Parsing XDC File [D:/mygit/NocProject/hw/Vivado/project_noc.srcs/constrs_1/new/noc.xdc]
Finished Parsing XDC File [D:/mygit/NocProject/hw/Vivado/project_noc.srcs/constrs_1/new/noc.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.290 . Memory (MB): peak = 942.484 ; gain = 7.195
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context implementation of instance 'xs[0].ys[0].instnce.nbyn_main_instance/main_pe/fifo' at clock pin 's_axis_aclk' is different from the actual clock period '4.000', this can result in different implementation results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:41 ; elapsed = 00:00:48 . Memory (MB): peak = 942.484 ; gain = 770.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx690tffg1761-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:41 ; elapsed = 00:00:48 . Memory (MB): peak = 942.484 ; gain = 770.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:41 ; elapsed = 00:00:48 . Memory (MB): peak = 942.484 ; gain = 770.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:49 ; elapsed = 00:00:57 . Memory (MB): peak = 942.484 ; gain = 770.602
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------+------------+----------+
|      |RTL Partition      |Replication |Instances |
+------+-------------------+------------+----------+
|1     |scheduler_noc__GB0 |           1|     27025|
|2     |scheduler_noc__GB1 |           1|     11597|
|3     |scheduler_noc__GB2 |           1|     10846|
|4     |scheduler_noc__GB3 |           1|     12374|
|5     |scheduler_noc__GB4 |           1|       313|
|6     |nbyn_pe_main__GC0  |           1|       636|
|7     |nbyn               |           1|     13082|
|8     |nbyn_full__GCB0    |           1|     40833|
|9     |nbyn_full__GCB1    |           1|     27225|
|10    |nbyn_full__GCB2    |           1|     40822|
|11    |nbyn_full__GCB3    |           1|     40837|
|12    |nbyn_full__GCB4    |           1|     27224|
|13    |nbyn_full__GCB5    |           1|     27213|
+------+-------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	              265 Bit    Registers := 65    
	              257 Bit    Registers := 17    
	              256 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 67    
+---Muxes : 
	   2 Input   4369 Bit        Muxes := 1     
	   8 Input    265 Bit        Muxes := 16    
	   2 Input    265 Bit        Muxes := 32    
	   2 Input    257 Bit        Muxes := 2     
	   3 Input    257 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   9 Input      1 Bit        Muxes := 32    
	   8 Input      1 Bit        Muxes := 16    
	   2 Input      1 Bit        Muxes := 48    
	  10 Input      1 Bit        Muxes := 16    
	   3 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module nbyn 
Detailed RTL Component Info : 
+---Registers : 
	              265 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   8 Input    265 Bit        Muxes := 1     
	   2 Input    265 Bit        Muxes := 2     
	   9 Input      1 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	  10 Input      1 Bit        Muxes := 1     
Module scheduler_noc 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	              265 Bit    Registers := 1     
	              257 Bit    Registers := 17    
	              256 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input   4369 Bit        Muxes := 1     
	   2 Input    257 Bit        Muxes := 2     
	   3 Input    257 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module nbyn_pe_main 
Detailed RTL Component Info : 
+---Registers : 
	              265 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module nbyn__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	              265 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   8 Input    265 Bit        Muxes := 1     
	   2 Input    265 Bit        Muxes := 2     
	   9 Input      1 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	  10 Input      1 Bit        Muxes := 1     
Module nbyn_pe__3 
Detailed RTL Component Info : 
+---Registers : 
	              265 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module nbyn__parameterized8 
Detailed RTL Component Info : 
+---Registers : 
	              265 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   8 Input    265 Bit        Muxes := 1     
	   2 Input    265 Bit        Muxes := 2     
	   9 Input      1 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	  10 Input      1 Bit        Muxes := 1     
Module nbyn_pe__2 
Detailed RTL Component Info : 
+---Registers : 
	              265 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module nbyn__parameterized11 
Detailed RTL Component Info : 
+---Registers : 
	              265 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   8 Input    265 Bit        Muxes := 1     
	   2 Input    265 Bit        Muxes := 2     
	   9 Input      1 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	  10 Input      1 Bit        Muxes := 1     
Module nbyn_pe__1 
Detailed RTL Component Info : 
+---Registers : 
	              265 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module nbyn__parameterized9 
Detailed RTL Component Info : 
+---Registers : 
	              265 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   8 Input    265 Bit        Muxes := 1     
	   2 Input    265 Bit        Muxes := 2     
	   9 Input      1 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	  10 Input      1 Bit        Muxes := 1     
Module nbyn_pe__5 
Detailed RTL Component Info : 
+---Registers : 
	              265 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module nbyn__parameterized10 
Detailed RTL Component Info : 
+---Registers : 
	              265 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   8 Input    265 Bit        Muxes := 1     
	   2 Input    265 Bit        Muxes := 2     
	   9 Input      1 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	  10 Input      1 Bit        Muxes := 1     
Module nbyn_pe__4 
Detailed RTL Component Info : 
+---Registers : 
	              265 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module nbyn__parameterized12 
Detailed RTL Component Info : 
+---Registers : 
	              265 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   8 Input    265 Bit        Muxes := 1     
	   2 Input    265 Bit        Muxes := 2     
	   9 Input      1 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	  10 Input      1 Bit        Muxes := 1     
Module nbyn_pe__8 
Detailed RTL Component Info : 
+---Registers : 
	              265 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module nbyn__parameterized13 
Detailed RTL Component Info : 
+---Registers : 
	              265 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   8 Input    265 Bit        Muxes := 1     
	   2 Input    265 Bit        Muxes := 2     
	   9 Input      1 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	  10 Input      1 Bit        Muxes := 1     
Module nbyn_pe__7 
Detailed RTL Component Info : 
+---Registers : 
	              265 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module nbyn__parameterized14 
Detailed RTL Component Info : 
+---Registers : 
	              265 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   8 Input    265 Bit        Muxes := 1     
	   2 Input    265 Bit        Muxes := 2     
	   9 Input      1 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	  10 Input      1 Bit        Muxes := 1     
Module nbyn_pe__6 
Detailed RTL Component Info : 
+---Registers : 
	              265 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module nbyn__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	              265 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   8 Input    265 Bit        Muxes := 1     
	   2 Input    265 Bit        Muxes := 2     
	   9 Input      1 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	  10 Input      1 Bit        Muxes := 1     
Module nbyn_pe__11 
Detailed RTL Component Info : 
+---Registers : 
	              265 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module nbyn__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	              265 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   8 Input    265 Bit        Muxes := 1     
	   2 Input    265 Bit        Muxes := 2     
	   9 Input      1 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	  10 Input      1 Bit        Muxes := 1     
Module nbyn_pe__10 
Detailed RTL Component Info : 
+---Registers : 
	              265 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module nbyn__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	              265 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   8 Input    265 Bit        Muxes := 1     
	   2 Input    265 Bit        Muxes := 2     
	   9 Input      1 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	  10 Input      1 Bit        Muxes := 1     
Module nbyn_pe__9 
Detailed RTL Component Info : 
+---Registers : 
	              265 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module nbyn__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	              265 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   8 Input    265 Bit        Muxes := 1     
	   2 Input    265 Bit        Muxes := 2     
	   9 Input      1 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	  10 Input      1 Bit        Muxes := 1     
Module nbyn_pe__13 
Detailed RTL Component Info : 
+---Registers : 
	              265 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module nbyn__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	              265 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   8 Input    265 Bit        Muxes := 1     
	   2 Input    265 Bit        Muxes := 2     
	   9 Input      1 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	  10 Input      1 Bit        Muxes := 1     
Module nbyn_pe__12 
Detailed RTL Component Info : 
+---Registers : 
	              265 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module nbyn__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	              265 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   8 Input    265 Bit        Muxes := 1     
	   2 Input    265 Bit        Muxes := 2     
	   9 Input      1 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	  10 Input      1 Bit        Muxes := 1     
Module nbyn_pe 
Detailed RTL Component Info : 
+---Registers : 
	              265 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module nbyn__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	              265 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   8 Input    265 Bit        Muxes := 1     
	   2 Input    265 Bit        Muxes := 2     
	   9 Input      1 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	  10 Input      1 Bit        Muxes := 1     
Module nbyn_pe__14 
Detailed RTL Component Info : 
+---Registers : 
	              265 Bit    Registers := 1     
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 3600 (col length:200)
BRAMs: 2940 (col length: RAMB18 200 RAMB36 100)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 2 processes.
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:51 ; elapsed = 00:01:00 . Memory (MB): peak = 942.484 ; gain = 770.602
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3917] design nbyn has port o_ready_l driven by constant 1
WARNING: [Synth 8-3917] design nbyn has port o_ready_b driven by constant 1
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:01:08 ; elapsed = 00:01:45 . Memory (MB): peak = 942.484 ; gain = 770.602
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:01:08 ; elapsed = 00:01:45 . Memory (MB): peak = 942.484 ; gain = 770.602

Report RTL Partitions: 
+------+-------------------+------------+----------+
|      |RTL Partition      |Replication |Instances |
+------+-------------------+------------+----------+
|1     |scheduler_noc__GB0 |           1|     35763|
|2     |scheduler_noc__GB1 |           1|     11597|
|3     |scheduler_noc__GB2 |           1|     11870|
|4     |scheduler_noc__GB3 |           1|     12374|
|5     |scheduler_noc__GB4 |           1|       313|
|6     |nbyn_pe_main__GC0  |           1|       636|
|7     |nbyn               |           1|     13876|
|8     |nbyn_full__GCB0    |           1|     43205|
|9     |nbyn_full__GCB1    |           1|     28801|
|10    |nbyn_full__GCB2    |           1|     43208|
|11    |nbyn_full__GCB3    |           1|     43202|
|12    |nbyn_full__GCB4    |           1|     28801|
|13    |nbyn_full__GCB5    |           1|     28799|
+------+-------------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance '\xs[2].ys[0].instnce.nbyn_instance/pe/o_data_reg[2] ' (FDE) to '\xs[2].ys[0].instnce.nbyn_instance/pe/o_data_reg[3] '
INFO: [Synth 8-3886] merging instance '\xs[2].ys[0].instnce.nbyn_instance/pe/o_data_reg[3] ' (FDE) to '\xs[2].ys[0].instnce.nbyn_instance/pe/o_data_reg[1] '
INFO: [Synth 8-3886] merging instance '\xs[2].ys[0].instnce.nbyn_instance/pe/o_data_reg[1] ' (FDE) to '\xs[2].ys[0].instnce.nbyn_instance/pe/o_data_reg[0] '
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\xs[2].ys[0].instnce.nbyn_instance/pe/o_data_reg[0] )
INFO: [Synth 8-3886] merging instance '\xs[3].ys[0].instnce.nbyn_instance/pe/o_data_reg[2] ' (FDE) to '\xs[3].ys[0].instnce.nbyn_instance/pe/o_data_reg[3] '
INFO: [Synth 8-3886] merging instance '\xs[3].ys[0].instnce.nbyn_instance/pe/o_data_reg[3] ' (FDE) to '\xs[3].ys[0].instnce.nbyn_instance/pe/o_data_reg[1] '
INFO: [Synth 8-3886] merging instance '\xs[3].ys[0].instnce.nbyn_instance/pe/o_data_reg[1] ' (FDE) to '\xs[3].ys[0].instnce.nbyn_instance/pe/o_data_reg[0] '
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\xs[3].ys[0].instnce.nbyn_instance/pe/o_data_reg[0] )
INFO: [Synth 8-3886] merging instance '\xs[2].ys[1].instnce.nbyn_instance/pe/o_data_reg[2] ' (FDE) to '\xs[2].ys[1].instnce.nbyn_instance/pe/o_data_reg[3] '
INFO: [Synth 8-3886] merging instance '\xs[2].ys[1].instnce.nbyn_instance/pe/o_data_reg[3] ' (FDE) to '\xs[2].ys[1].instnce.nbyn_instance/pe/o_data_reg[1] '
INFO: [Synth 8-3886] merging instance '\xs[2].ys[1].instnce.nbyn_instance/pe/o_data_reg[0] ' (FDE) to '\xs[2].ys[1].instnce.nbyn_instance/pe/o_data_reg[1] '
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\xs[2].ys[1].instnce.nbyn_instance/pe/o_data_reg[1] )
WARNING: [Synth 8-3332] Sequential element (\o_data_pe_reg[3] ) is unused and will be removed from module nbyn__parameterized7.
WARNING: [Synth 8-3332] Sequential element (\o_data_pe_reg[2] ) is unused and will be removed from module nbyn__parameterized7.
WARNING: [Synth 8-3332] Sequential element (\o_data_pe_reg[1] ) is unused and will be removed from module nbyn__parameterized7.
WARNING: [Synth 8-3332] Sequential element (\o_data_pe_reg[0] ) is unused and will be removed from module nbyn__parameterized7.
WARNING: [Synth 8-3332] Sequential element (\o_data_pe_reg[3] ) is unused and will be removed from module nbyn__parameterized8.
WARNING: [Synth 8-3332] Sequential element (\o_data_pe_reg[2] ) is unused and will be removed from module nbyn__parameterized8.
WARNING: [Synth 8-3332] Sequential element (\o_data_pe_reg[1] ) is unused and will be removed from module nbyn__parameterized8.
WARNING: [Synth 8-3332] Sequential element (\o_data_pe_reg[0] ) is unused and will be removed from module nbyn__parameterized8.
WARNING: [Synth 8-3332] Sequential element (\o_data_pe_reg[3] ) is unused and will be removed from module nbyn__parameterized11.
WARNING: [Synth 8-3332] Sequential element (\o_data_pe_reg[2] ) is unused and will be removed from module nbyn__parameterized11.
WARNING: [Synth 8-3332] Sequential element (\o_data_pe_reg[1] ) is unused and will be removed from module nbyn__parameterized11.
WARNING: [Synth 8-3332] Sequential element (\o_data_pe_reg[0] ) is unused and will be removed from module nbyn__parameterized11.
INFO: [Synth 8-3886] merging instance '\xs[2].ys[3].instnce.nbyn_instance/pe/o_data_reg[2] ' (FDE) to '\xs[2].ys[3].instnce.nbyn_instance/pe/o_data_reg[3] '
INFO: [Synth 8-3886] merging instance '\xs[2].ys[3].instnce.nbyn_instance/pe/o_data_reg[3] ' (FDE) to '\xs[2].ys[3].instnce.nbyn_instance/pe/o_data_reg[1] '
INFO: [Synth 8-3886] merging instance '\xs[2].ys[3].instnce.nbyn_instance/pe/o_data_reg[0] ' (FDE) to '\xs[2].ys[3].instnce.nbyn_instance/pe/o_data_reg[1] '
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\xs[2].ys[3].instnce.nbyn_instance/pe/o_data_reg[1] )
INFO: [Synth 8-3886] merging instance '\xs[2].ys[2].instnce.nbyn_instance/pe/o_data_reg[3] ' (FDE) to '\xs[2].ys[2].instnce.nbyn_instance/pe/o_data_reg[2] '
INFO: [Synth 8-3886] merging instance '\xs[2].ys[2].instnce.nbyn_instance/pe/o_data_reg[2] ' (FDE) to '\xs[2].ys[2].instnce.nbyn_instance/pe/o_data_reg[1] '
INFO: [Synth 8-3886] merging instance '\xs[2].ys[2].instnce.nbyn_instance/pe/o_data_reg[0] ' (FDE) to '\xs[2].ys[2].instnce.nbyn_instance/pe/o_data_reg[1] '
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\xs[2].ys[2].instnce.nbyn_instance/pe/o_data_reg[1] )
WARNING: [Synth 8-3332] Sequential element (\o_data_pe_reg[3] ) is unused and will be removed from module nbyn__parameterized9.
WARNING: [Synth 8-3332] Sequential element (\o_data_pe_reg[2] ) is unused and will be removed from module nbyn__parameterized9.
WARNING: [Synth 8-3332] Sequential element (\o_data_pe_reg[1] ) is unused and will be removed from module nbyn__parameterized9.
WARNING: [Synth 8-3332] Sequential element (\o_data_pe_reg[0] ) is unused and will be removed from module nbyn__parameterized9.
WARNING: [Synth 8-3332] Sequential element (\o_data_pe_reg[3] ) is unused and will be removed from module nbyn__parameterized10.
WARNING: [Synth 8-3332] Sequential element (\o_data_pe_reg[2] ) is unused and will be removed from module nbyn__parameterized10.
WARNING: [Synth 8-3332] Sequential element (\o_data_pe_reg[1] ) is unused and will be removed from module nbyn__parameterized10.
WARNING: [Synth 8-3332] Sequential element (\o_data_pe_reg[0] ) is unused and will be removed from module nbyn__parameterized10.
INFO: [Synth 8-3886] merging instance '\xs[3].ys[3].instnce.nbyn_instance/pe/o_data_reg[2] ' (FDE) to '\xs[3].ys[3].instnce.nbyn_instance/pe/o_data_reg[3] '
INFO: [Synth 8-3886] merging instance '\xs[3].ys[3].instnce.nbyn_instance/pe/o_data_reg[3] ' (FDE) to '\xs[3].ys[3].instnce.nbyn_instance/pe/o_data_reg[1] '
INFO: [Synth 8-3886] merging instance '\xs[3].ys[3].instnce.nbyn_instance/pe/o_data_reg[1] ' (FDE) to '\xs[3].ys[3].instnce.nbyn_instance/pe/o_data_reg[0] '
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\xs[3].ys[3].instnce.nbyn_instance/pe/o_data_reg[0] )
INFO: [Synth 8-3886] merging instance '\xs[3].ys[2].instnce.nbyn_instance/pe/o_data_reg[3] ' (FDE) to '\xs[3].ys[2].instnce.nbyn_instance/pe/o_data_reg[2] '
INFO: [Synth 8-3886] merging instance '\xs[3].ys[2].instnce.nbyn_instance/pe/o_data_reg[2] ' (FDE) to '\xs[3].ys[2].instnce.nbyn_instance/pe/o_data_reg[1] '
INFO: [Synth 8-3886] merging instance '\xs[3].ys[2].instnce.nbyn_instance/pe/o_data_reg[1] ' (FDE) to '\xs[3].ys[2].instnce.nbyn_instance/pe/o_data_reg[0] '
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\xs[3].ys[2].instnce.nbyn_instance/pe/o_data_reg[0] )
INFO: [Synth 8-3886] merging instance '\xs[3].ys[1].instnce.nbyn_instance/pe/o_data_reg[2] ' (FDE) to '\xs[3].ys[1].instnce.nbyn_instance/pe/o_data_reg[3] '
INFO: [Synth 8-3886] merging instance '\xs[3].ys[1].instnce.nbyn_instance/pe/o_data_reg[3] ' (FDE) to '\xs[3].ys[1].instnce.nbyn_instance/pe/o_data_reg[1] '
INFO: [Synth 8-3886] merging instance '\xs[3].ys[1].instnce.nbyn_instance/pe/o_data_reg[1] ' (FDE) to '\xs[3].ys[1].instnce.nbyn_instance/pe/o_data_reg[0] '
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\xs[3].ys[1].instnce.nbyn_instance/pe/o_data_reg[0] )
WARNING: [Synth 8-3332] Sequential element (\o_data_pe_reg[3] ) is unused and will be removed from module nbyn__parameterized12.
WARNING: [Synth 8-3332] Sequential element (\o_data_pe_reg[2] ) is unused and will be removed from module nbyn__parameterized12.
WARNING: [Synth 8-3332] Sequential element (\o_data_pe_reg[1] ) is unused and will be removed from module nbyn__parameterized12.
WARNING: [Synth 8-3332] Sequential element (\o_data_pe_reg[0] ) is unused and will be removed from module nbyn__parameterized12.
WARNING: [Synth 8-3332] Sequential element (\o_data_pe_reg[3] ) is unused and will be removed from module nbyn__parameterized13.
WARNING: [Synth 8-3332] Sequential element (\o_data_pe_reg[2] ) is unused and will be removed from module nbyn__parameterized13.
WARNING: [Synth 8-3332] Sequential element (\o_data_pe_reg[1] ) is unused and will be removed from module nbyn__parameterized13.
WARNING: [Synth 8-3332] Sequential element (\o_data_pe_reg[0] ) is unused and will be removed from module nbyn__parameterized13.
WARNING: [Synth 8-3332] Sequential element (\o_data_pe_reg[3] ) is unused and will be removed from module nbyn__parameterized14.
WARNING: [Synth 8-3332] Sequential element (\o_data_pe_reg[2] ) is unused and will be removed from module nbyn__parameterized14.
WARNING: [Synth 8-3332] Sequential element (\o_data_pe_reg[1] ) is unused and will be removed from module nbyn__parameterized14.
WARNING: [Synth 8-3332] Sequential element (\o_data_pe_reg[0] ) is unused and will be removed from module nbyn__parameterized14.
INFO: [Synth 8-3886] merging instance '\xs[1].ys[0].instnce.nbyn_instance/pe/o_data_reg[2] ' (FDE) to '\xs[1].ys[0].instnce.nbyn_instance/pe/o_data_reg[3] '
INFO: [Synth 8-3886] merging instance '\xs[1].ys[0].instnce.nbyn_instance/pe/o_data_reg[3] ' (FDE) to '\xs[1].ys[0].instnce.nbyn_instance/pe/o_data_reg[1] '
INFO: [Synth 8-3886] merging instance '\xs[1].ys[0].instnce.nbyn_instance/pe/o_data_reg[1] ' (FDE) to '\xs[1].ys[0].instnce.nbyn_instance/pe/o_data_reg[0] '
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\xs[1].ys[0].instnce.nbyn_instance/pe/o_data_reg[0] )
INFO: [Synth 8-3886] merging instance '\xs[1].ys[2].instnce.nbyn_instance/pe/o_data_reg[3] ' (FDE) to '\xs[1].ys[2].instnce.nbyn_instance/pe/o_data_reg[2] '
INFO: [Synth 8-3886] merging instance '\xs[1].ys[2].instnce.nbyn_instance/pe/o_data_reg[2] ' (FDE) to '\xs[1].ys[2].instnce.nbyn_instance/pe/o_data_reg[1] '
INFO: [Synth 8-3886] merging instance '\xs[1].ys[2].instnce.nbyn_instance/pe/o_data_reg[1] ' (FDE) to '\xs[1].ys[2].instnce.nbyn_instance/pe/o_data_reg[0] '
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\xs[1].ys[2].instnce.nbyn_instance/pe/o_data_reg[0] )
INFO: [Synth 8-3886] merging instance '\xs[1].ys[3].instnce.nbyn_instance/pe/o_data_reg[2] ' (FDE) to '\xs[1].ys[3].instnce.nbyn_instance/pe/o_data_reg[3] '
INFO: [Synth 8-3886] merging instance '\xs[1].ys[3].instnce.nbyn_instance/pe/o_data_reg[3] ' (FDE) to '\xs[1].ys[3].instnce.nbyn_instance/pe/o_data_reg[1] '
INFO: [Synth 8-3886] merging instance '\xs[1].ys[3].instnce.nbyn_instance/pe/o_data_reg[1] ' (FDE) to '\xs[1].ys[3].instnce.nbyn_instance/pe/o_data_reg[0] '
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\xs[1].ys[3].instnce.nbyn_instance/pe/o_data_reg[0] )
WARNING: [Synth 8-3332] Sequential element (\o_data_pe_reg[3] ) is unused and will be removed from module nbyn__parameterized6.
WARNING: [Synth 8-3332] Sequential element (\o_data_pe_reg[2] ) is unused and will be removed from module nbyn__parameterized6.
WARNING: [Synth 8-3332] Sequential element (\o_data_pe_reg[1] ) is unused and will be removed from module nbyn__parameterized6.
WARNING: [Synth 8-3332] Sequential element (\o_data_pe_reg[0] ) is unused and will be removed from module nbyn__parameterized6.
WARNING: [Synth 8-3332] Sequential element (\o_data_pe_reg[3] ) is unused and will be removed from module nbyn__parameterized5.
WARNING: [Synth 8-3332] Sequential element (\o_data_pe_reg[2] ) is unused and will be removed from module nbyn__parameterized5.
WARNING: [Synth 8-3332] Sequential element (\o_data_pe_reg[1] ) is unused and will be removed from module nbyn__parameterized5.
WARNING: [Synth 8-3332] Sequential element (\o_data_pe_reg[0] ) is unused and will be removed from module nbyn__parameterized5.
WARNING: [Synth 8-3332] Sequential element (\o_data_pe_reg[3] ) is unused and will be removed from module nbyn__parameterized3.
WARNING: [Synth 8-3332] Sequential element (\o_data_pe_reg[2] ) is unused and will be removed from module nbyn__parameterized3.
WARNING: [Synth 8-3332] Sequential element (\o_data_pe_reg[1] ) is unused and will be removed from module nbyn__parameterized3.
WARNING: [Synth 8-3332] Sequential element (\o_data_pe_reg[0] ) is unused and will be removed from module nbyn__parameterized3.
INFO: [Synth 8-3886] merging instance '\xs[0].ys[1].instnce.nbyn_instance/pe/o_data_reg[2] ' (FDE) to '\xs[0].ys[1].instnce.nbyn_instance/pe/o_data_reg[3] '
INFO: [Synth 8-3886] merging instance '\xs[0].ys[1].instnce.nbyn_instance/pe/o_data_reg[3] ' (FDE) to '\xs[0].ys[1].instnce.nbyn_instance/pe/o_data_reg[1] '
INFO: [Synth 8-3886] merging instance '\xs[0].ys[1].instnce.nbyn_instance/pe/o_data_reg[1] ' (FDE) to '\xs[0].ys[1].instnce.nbyn_instance/pe/o_data_reg[0] '
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\xs[0].ys[1].instnce.nbyn_instance/pe/o_data_reg[0] )
INFO: [Synth 8-3886] merging instance '\xs[1].ys[1].instnce.nbyn_instance/pe/o_data_reg[2] ' (FDE) to '\xs[1].ys[1].instnce.nbyn_instance/pe/o_data_reg[3] '
INFO: [Synth 8-3886] merging instance '\xs[1].ys[1].instnce.nbyn_instance/pe/o_data_reg[3] ' (FDE) to '\xs[1].ys[1].instnce.nbyn_instance/pe/o_data_reg[1] '
INFO: [Synth 8-3886] merging instance '\xs[1].ys[1].instnce.nbyn_instance/pe/o_data_reg[1] ' (FDE) to '\xs[1].ys[1].instnce.nbyn_instance/pe/o_data_reg[0] '
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\xs[1].ys[1].instnce.nbyn_instance/pe/o_data_reg[0] )
WARNING: [Synth 8-3332] Sequential element (\o_data_pe_reg[3] ) is unused and will be removed from module nbyn__parameterized4.
WARNING: [Synth 8-3332] Sequential element (\o_data_pe_reg[2] ) is unused and will be removed from module nbyn__parameterized4.
WARNING: [Synth 8-3332] Sequential element (\o_data_pe_reg[1] ) is unused and will be removed from module nbyn__parameterized4.
WARNING: [Synth 8-3332] Sequential element (\o_data_pe_reg[0] ) is unused and will be removed from module nbyn__parameterized4.
WARNING: [Synth 8-3332] Sequential element (\o_data_pe_reg[3] ) is unused and will be removed from module nbyn__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\o_data_pe_reg[2] ) is unused and will be removed from module nbyn__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\o_data_pe_reg[1] ) is unused and will be removed from module nbyn__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\o_data_pe_reg[0] ) is unused and will be removed from module nbyn__parameterized0.
INFO: [Synth 8-3886] merging instance '\xs[0].ys[3].instnce.nbyn_instance/pe/o_data_reg[2] ' (FDE) to '\xs[0].ys[3].instnce.nbyn_instance/pe/o_data_reg[3] '
INFO: [Synth 8-3886] merging instance '\xs[0].ys[3].instnce.nbyn_instance/pe/o_data_reg[3] ' (FDE) to '\xs[0].ys[3].instnce.nbyn_instance/pe/o_data_reg[1] '
INFO: [Synth 8-3886] merging instance '\xs[0].ys[3].instnce.nbyn_instance/pe/o_data_reg[1] ' (FDE) to '\xs[0].ys[3].instnce.nbyn_instance/pe/o_data_reg[0] '
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\xs[0].ys[3].instnce.nbyn_instance/pe/o_data_reg[0] )
INFO: [Synth 8-3886] merging instance '\xs[0].ys[2].instnce.nbyn_instance/pe/o_data_reg[3] ' (FDE) to '\xs[0].ys[2].instnce.nbyn_instance/pe/o_data_reg[2] '
INFO: [Synth 8-3886] merging instance '\xs[0].ys[2].instnce.nbyn_instance/pe/o_data_reg[2] ' (FDE) to '\xs[0].ys[2].instnce.nbyn_instance/pe/o_data_reg[1] '
INFO: [Synth 8-3886] merging instance '\xs[0].ys[2].instnce.nbyn_instance/pe/o_data_reg[1] ' (FDE) to '\xs[0].ys[2].instnce.nbyn_instance/pe/o_data_reg[0] '
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\xs[0].ys[2].instnce.nbyn_instance/pe/o_data_reg[0] )
WARNING: [Synth 8-3332] Sequential element (\o_data_pe_reg[3] ) is unused and will be removed from module nbyn__parameterized1.
WARNING: [Synth 8-3332] Sequential element (\o_data_pe_reg[2] ) is unused and will be removed from module nbyn__parameterized1.
WARNING: [Synth 8-3332] Sequential element (\o_data_pe_reg[1] ) is unused and will be removed from module nbyn__parameterized1.
WARNING: [Synth 8-3332] Sequential element (\o_data_pe_reg[0] ) is unused and will be removed from module nbyn__parameterized1.
WARNING: [Synth 8-3332] Sequential element (\o_data_pe_reg[3] ) is unused and will be removed from module nbyn__parameterized2.
WARNING: [Synth 8-3332] Sequential element (\o_data_pe_reg[2] ) is unused and will be removed from module nbyn__parameterized2.
WARNING: [Synth 8-3332] Sequential element (\o_data_pe_reg[1] ) is unused and will be removed from module nbyn__parameterized2.
WARNING: [Synth 8-3332] Sequential element (\o_data_pe_reg[0] ) is unused and will be removed from module nbyn__parameterized2.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:03:23 ; elapsed = 00:04:13 . Memory (MB): peak = 942.484 ; gain = 770.602
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:03:23 ; elapsed = 00:04:13 . Memory (MB): peak = 942.484 ; gain = 770.602

Report RTL Partitions: 
+------+-------------------+------------+----------+
|      |RTL Partition      |Replication |Instances |
+------+-------------------+------------+----------+
|1     |scheduler_noc__GB0 |           1|     33182|
|2     |scheduler_noc__GB1 |           1|      4135|
|3     |scheduler_noc__GB2 |           1|      4680|
|4     |scheduler_noc__GB3 |           1|      4135|
|5     |scheduler_noc__GB4 |           1|       314|
|6     |nbyn_pe_main__GC0  |           1|       632|
|7     |nbyn               |           1|      3811|
|8     |nbyn_full__GCB0    |           1|     11203|
|9     |nbyn_full__GCB1    |           1|      6934|
|10    |nbyn_full__GCB2    |           1|     11209|
|11    |nbyn_full__GCB3    |           1|     10398|
|12    |nbyn_full__GCB4    |           1|      7748|
|13    |nbyn_full__GCB5    |           1|      7745|
+------+-------------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:03:42 ; elapsed = 00:04:32 . Memory (MB): peak = 1089.422 ; gain = 917.539
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (\o_data_pe_reg[3] ) is unused and will be removed from module nbyn.
WARNING: [Synth 8-3332] Sequential element (\o_data_pe_reg[2] ) is unused and will be removed from module nbyn.
WARNING: [Synth 8-3332] Sequential element (\o_data_pe_reg[1] ) is unused and will be removed from module nbyn.
WARNING: [Synth 8-3332] Sequential element (\o_data_pe_reg[0] ) is unused and will be removed from module nbyn.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:08:29 ; elapsed = 00:09:32 . Memory (MB): peak = 1281.098 ; gain = 1109.215
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------+------------+----------+
|      |RTL Partition      |Replication |Instances |
+------+-------------------+------------+----------+
|1     |scheduler_noc__GB4 |           1|       314|
|2     |nbyn               |           1|      3792|
|3     |nbyn_full__GCB0    |           1|     11186|
|4     |nbyn_full__GCB1    |           1|      6924|
|5     |nbyn_full__GCB2    |           1|     11191|
|6     |nbyn_full__GCB3    |           1|     10385|
|7     |nbyn_full__GCB4    |           1|      7742|
|8     |nbyn_full__GCB5    |           1|      7731|
|9     |nbyn_full_GT11     |           1|       256|
|10    |nbyn_full_GT13     |           1|       256|
|11    |nbyn_full_GT15     |           1|       256|
|12    |nbyn_full_GT1908   |           1|       262|
|13    |nbyn_full_GT0      |           1|     38954|
|14    |nbyn_full_GT1      |           1|      3577|
+------+-------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:08:57 ; elapsed = 00:10:00 . Memory (MB): peak = 1281.098 ; gain = 1109.215
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:08:57 ; elapsed = 00:10:00 . Memory (MB): peak = 1281.098 ; gain = 1109.215

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:08:57 ; elapsed = 00:10:00 . Memory (MB): peak = 1281.098 ; gain = 1109.215
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5365] Flop xs[2].ys[0].instnce.nbyn_instance/switch/o_data_pe_reg[9] is being inverted and renamed to xs[2].ys[0].instnce.nbyn_instance/switch/o_data_pe_reg[9]_inv.
INFO: [Synth 8-5365] Flop xs[2].ys[0].instnce.nbyn_instance/switch/o_data_pe_reg[10] is being inverted and renamed to xs[2].ys[0].instnce.nbyn_instance/switch/o_data_pe_reg[10]_inv.
INFO: [Synth 8-5365] Flop xs[2].ys[0].instnce.nbyn_instance/switch/o_data_pe_reg[11] is being inverted and renamed to xs[2].ys[0].instnce.nbyn_instance/switch/o_data_pe_reg[11]_inv.
INFO: [Synth 8-5365] Flop xs[2].ys[0].instnce.nbyn_instance/switch/o_data_pe_reg[12] is being inverted and renamed to xs[2].ys[0].instnce.nbyn_instance/switch/o_data_pe_reg[12]_inv.
INFO: [Synth 8-5365] Flop xs[2].ys[0].instnce.nbyn_instance/switch/o_data_pe_reg[13] is being inverted and renamed to xs[2].ys[0].instnce.nbyn_instance/switch/o_data_pe_reg[13]_inv.
INFO: [Synth 8-5365] Flop xs[2].ys[0].instnce.nbyn_instance/switch/o_data_pe_reg[14] is being inverted and renamed to xs[2].ys[0].instnce.nbyn_instance/switch/o_data_pe_reg[14]_inv.
INFO: [Synth 8-5365] Flop xs[2].ys[0].instnce.nbyn_instance/switch/o_data_pe_reg[15] is being inverted and renamed to xs[2].ys[0].instnce.nbyn_instance/switch/o_data_pe_reg[15]_inv.
INFO: [Synth 8-5365] Flop xs[2].ys[0].instnce.nbyn_instance/switch/o_data_pe_reg[16] is being inverted and renamed to xs[2].ys[0].instnce.nbyn_instance/switch/o_data_pe_reg[16]_inv.
INFO: [Synth 8-5365] Flop xs[2].ys[0].instnce.nbyn_instance/switch/o_data_pe_reg[17] is being inverted and renamed to xs[2].ys[0].instnce.nbyn_instance/switch/o_data_pe_reg[17]_inv.
INFO: [Synth 8-5365] Flop xs[2].ys[0].instnce.nbyn_instance/switch/o_data_pe_reg[18] is being inverted and renamed to xs[2].ys[0].instnce.nbyn_instance/switch/o_data_pe_reg[18]_inv.
INFO: [Synth 8-5365] Flop xs[2].ys[0].instnce.nbyn_instance/switch/o_data_pe_reg[19] is being inverted and renamed to xs[2].ys[0].instnce.nbyn_instance/switch/o_data_pe_reg[19]_inv.
INFO: [Synth 8-5365] Flop xs[2].ys[0].instnce.nbyn_instance/switch/o_data_pe_reg[20] is being inverted and renamed to xs[2].ys[0].instnce.nbyn_instance/switch/o_data_pe_reg[20]_inv.
INFO: [Synth 8-5365] Flop xs[2].ys[0].instnce.nbyn_instance/switch/o_data_pe_reg[21] is being inverted and renamed to xs[2].ys[0].instnce.nbyn_instance/switch/o_data_pe_reg[21]_inv.
INFO: [Synth 8-5365] Flop xs[2].ys[0].instnce.nbyn_instance/switch/o_data_pe_reg[22] is being inverted and renamed to xs[2].ys[0].instnce.nbyn_instance/switch/o_data_pe_reg[22]_inv.
INFO: [Synth 8-5365] Flop xs[2].ys[0].instnce.nbyn_instance/switch/o_data_pe_reg[23] is being inverted and renamed to xs[2].ys[0].instnce.nbyn_instance/switch/o_data_pe_reg[23]_inv.
INFO: [Synth 8-5365] Flop xs[2].ys[0].instnce.nbyn_instance/switch/o_data_pe_reg[24] is being inverted and renamed to xs[2].ys[0].instnce.nbyn_instance/switch/o_data_pe_reg[24]_inv.
INFO: [Synth 8-5365] Flop xs[2].ys[0].instnce.nbyn_instance/switch/o_data_pe_reg[25] is being inverted and renamed to xs[2].ys[0].instnce.nbyn_instance/switch/o_data_pe_reg[25]_inv.
INFO: [Synth 8-5365] Flop xs[2].ys[0].instnce.nbyn_instance/switch/o_data_pe_reg[26] is being inverted and renamed to xs[2].ys[0].instnce.nbyn_instance/switch/o_data_pe_reg[26]_inv.
INFO: [Synth 8-5365] Flop xs[2].ys[0].instnce.nbyn_instance/switch/o_data_pe_reg[27] is being inverted and renamed to xs[2].ys[0].instnce.nbyn_instance/switch/o_data_pe_reg[27]_inv.
INFO: [Synth 8-5365] Flop xs[2].ys[0].instnce.nbyn_instance/switch/o_data_pe_reg[28] is being inverted and renamed to xs[2].ys[0].instnce.nbyn_instance/switch/o_data_pe_reg[28]_inv.
INFO: [Synth 8-5365] Flop xs[2].ys[0].instnce.nbyn_instance/switch/o_data_pe_reg[29] is being inverted and renamed to xs[2].ys[0].instnce.nbyn_instance/switch/o_data_pe_reg[29]_inv.
INFO: [Synth 8-5365] Flop xs[2].ys[0].instnce.nbyn_instance/switch/o_data_pe_reg[30] is being inverted and renamed to xs[2].ys[0].instnce.nbyn_instance/switch/o_data_pe_reg[30]_inv.
INFO: [Synth 8-5365] Flop xs[2].ys[0].instnce.nbyn_instance/switch/o_data_pe_reg[31] is being inverted and renamed to xs[2].ys[0].instnce.nbyn_instance/switch/o_data_pe_reg[31]_inv.
INFO: [Synth 8-5365] Flop xs[2].ys[0].instnce.nbyn_instance/switch/o_data_pe_reg[32] is being inverted and renamed to xs[2].ys[0].instnce.nbyn_instance/switch/o_data_pe_reg[32]_inv.
INFO: [Synth 8-5365] Flop xs[2].ys[0].instnce.nbyn_instance/switch/o_data_pe_reg[33] is being inverted and renamed to xs[2].ys[0].instnce.nbyn_instance/switch/o_data_pe_reg[33]_inv.
INFO: [Synth 8-5365] Flop xs[2].ys[0].instnce.nbyn_instance/switch/o_data_pe_reg[34] is being inverted and renamed to xs[2].ys[0].instnce.nbyn_instance/switch/o_data_pe_reg[34]_inv.
INFO: [Synth 8-5365] Flop xs[2].ys[0].instnce.nbyn_instance/switch/o_data_pe_reg[35] is being inverted and renamed to xs[2].ys[0].instnce.nbyn_instance/switch/o_data_pe_reg[35]_inv.
INFO: [Synth 8-5365] Flop xs[2].ys[0].instnce.nbyn_instance/switch/o_data_pe_reg[36] is being inverted and renamed to xs[2].ys[0].instnce.nbyn_instance/switch/o_data_pe_reg[36]_inv.
INFO: [Synth 8-5365] Flop xs[2].ys[0].instnce.nbyn_instance/switch/o_data_pe_reg[37] is being inverted and renamed to xs[2].ys[0].instnce.nbyn_instance/switch/o_data_pe_reg[37]_inv.
INFO: [Synth 8-5365] Flop xs[2].ys[0].instnce.nbyn_instance/switch/o_data_pe_reg[38] is being inverted and renamed to xs[2].ys[0].instnce.nbyn_instance/switch/o_data_pe_reg[38]_inv.
INFO: [Synth 8-5365] Flop xs[2].ys[0].instnce.nbyn_instance/switch/o_data_pe_reg[39] is being inverted and renamed to xs[2].ys[0].instnce.nbyn_instance/switch/o_data_pe_reg[39]_inv.
INFO: [Synth 8-5365] Flop xs[2].ys[0].instnce.nbyn_instance/switch/o_data_pe_reg[40] is being inverted and renamed to xs[2].ys[0].instnce.nbyn_instance/switch/o_data_pe_reg[40]_inv.
INFO: [Synth 8-5365] Flop xs[2].ys[0].instnce.nbyn_instance/switch/o_data_pe_reg[41] is being inverted and renamed to xs[2].ys[0].instnce.nbyn_instance/switch/o_data_pe_reg[41]_inv.
INFO: [Synth 8-5365] Flop xs[2].ys[0].instnce.nbyn_instance/switch/o_data_pe_reg[42] is being inverted and renamed to xs[2].ys[0].instnce.nbyn_instance/switch/o_data_pe_reg[42]_inv.
INFO: [Synth 8-5365] Flop xs[2].ys[0].instnce.nbyn_instance/switch/o_data_pe_reg[43] is being inverted and renamed to xs[2].ys[0].instnce.nbyn_instance/switch/o_data_pe_reg[43]_inv.
INFO: [Synth 8-5365] Flop xs[2].ys[0].instnce.nbyn_instance/switch/o_data_pe_reg[44] is being inverted and renamed to xs[2].ys[0].instnce.nbyn_instance/switch/o_data_pe_reg[44]_inv.
INFO: [Synth 8-5365] Flop xs[2].ys[0].instnce.nbyn_instance/switch/o_data_pe_reg[45] is being inverted and renamed to xs[2].ys[0].instnce.nbyn_instance/switch/o_data_pe_reg[45]_inv.
INFO: [Synth 8-5365] Flop xs[2].ys[0].instnce.nbyn_instance/switch/o_data_pe_reg[46] is being inverted and renamed to xs[2].ys[0].instnce.nbyn_instance/switch/o_data_pe_reg[46]_inv.
INFO: [Synth 8-5365] Flop xs[2].ys[0].instnce.nbyn_instance/switch/o_data_pe_reg[47] is being inverted and renamed to xs[2].ys[0].instnce.nbyn_instance/switch/o_data_pe_reg[47]_inv.
INFO: [Synth 8-5365] Flop xs[2].ys[0].instnce.nbyn_instance/switch/o_data_pe_reg[48] is being inverted and renamed to xs[2].ys[0].instnce.nbyn_instance/switch/o_data_pe_reg[48]_inv.
INFO: [Synth 8-5365] Flop xs[2].ys[0].instnce.nbyn_instance/switch/o_data_pe_reg[49] is being inverted and renamed to xs[2].ys[0].instnce.nbyn_instance/switch/o_data_pe_reg[49]_inv.
INFO: [Synth 8-5365] Flop xs[2].ys[0].instnce.nbyn_instance/switch/o_data_pe_reg[50] is being inverted and renamed to xs[2].ys[0].instnce.nbyn_instance/switch/o_data_pe_reg[50]_inv.
INFO: [Synth 8-5365] Flop xs[2].ys[0].instnce.nbyn_instance/switch/o_data_pe_reg[51] is being inverted and renamed to xs[2].ys[0].instnce.nbyn_instance/switch/o_data_pe_reg[51]_inv.
INFO: [Synth 8-5365] Flop xs[2].ys[0].instnce.nbyn_instance/switch/o_data_pe_reg[52] is being inverted and renamed to xs[2].ys[0].instnce.nbyn_instance/switch/o_data_pe_reg[52]_inv.
INFO: [Synth 8-5365] Flop xs[2].ys[0].instnce.nbyn_instance/switch/o_data_pe_reg[53] is being inverted and renamed to xs[2].ys[0].instnce.nbyn_instance/switch/o_data_pe_reg[53]_inv.
INFO: [Synth 8-5365] Flop xs[2].ys[0].instnce.nbyn_instance/switch/o_data_pe_reg[54] is being inverted and renamed to xs[2].ys[0].instnce.nbyn_instance/switch/o_data_pe_reg[54]_inv.
INFO: [Synth 8-5365] Flop xs[2].ys[0].instnce.nbyn_instance/switch/o_data_pe_reg[55] is being inverted and renamed to xs[2].ys[0].instnce.nbyn_instance/switch/o_data_pe_reg[55]_inv.
INFO: [Synth 8-5365] Flop xs[2].ys[0].instnce.nbyn_instance/switch/o_data_pe_reg[56] is being inverted and renamed to xs[2].ys[0].instnce.nbyn_instance/switch/o_data_pe_reg[56]_inv.
INFO: [Synth 8-5365] Flop xs[2].ys[0].instnce.nbyn_instance/switch/o_data_pe_reg[57] is being inverted and renamed to xs[2].ys[0].instnce.nbyn_instance/switch/o_data_pe_reg[57]_inv.
INFO: [Synth 8-5365] Flop xs[2].ys[0].instnce.nbyn_instance/switch/o_data_pe_reg[58] is being inverted and renamed to xs[2].ys[0].instnce.nbyn_instance/switch/o_data_pe_reg[58]_inv.
INFO: [Synth 8-5365] Flop xs[2].ys[0].instnce.nbyn_instance/switch/o_data_pe_reg[59] is being inverted and renamed to xs[2].ys[0].instnce.nbyn_instance/switch/o_data_pe_reg[59]_inv.
INFO: [Synth 8-5365] Flop xs[2].ys[0].instnce.nbyn_instance/switch/o_data_pe_reg[60] is being inverted and renamed to xs[2].ys[0].instnce.nbyn_instance/switch/o_data_pe_reg[60]_inv.
INFO: [Synth 8-5365] Flop xs[2].ys[0].instnce.nbyn_instance/switch/o_data_pe_reg[61] is being inverted and renamed to xs[2].ys[0].instnce.nbyn_instance/switch/o_data_pe_reg[61]_inv.
INFO: [Synth 8-5365] Flop xs[2].ys[0].instnce.nbyn_instance/switch/o_data_pe_reg[62] is being inverted and renamed to xs[2].ys[0].instnce.nbyn_instance/switch/o_data_pe_reg[62]_inv.
INFO: [Synth 8-5365] Flop xs[2].ys[0].instnce.nbyn_instance/switch/o_data_pe_reg[63] is being inverted and renamed to xs[2].ys[0].instnce.nbyn_instance/switch/o_data_pe_reg[63]_inv.
INFO: [Synth 8-5365] Flop xs[2].ys[0].instnce.nbyn_instance/switch/o_data_pe_reg[64] is being inverted and renamed to xs[2].ys[0].instnce.nbyn_instance/switch/o_data_pe_reg[64]_inv.
INFO: [Synth 8-5365] Flop xs[2].ys[0].instnce.nbyn_instance/switch/o_data_pe_reg[65] is being inverted and renamed to xs[2].ys[0].instnce.nbyn_instance/switch/o_data_pe_reg[65]_inv.
INFO: [Synth 8-5365] Flop xs[2].ys[0].instnce.nbyn_instance/switch/o_data_pe_reg[66] is being inverted and renamed to xs[2].ys[0].instnce.nbyn_instance/switch/o_data_pe_reg[66]_inv.
INFO: [Synth 8-5365] Flop xs[2].ys[0].instnce.nbyn_instance/switch/o_data_pe_reg[67] is being inverted and renamed to xs[2].ys[0].instnce.nbyn_instance/switch/o_data_pe_reg[67]_inv.
INFO: [Synth 8-5365] Flop xs[2].ys[0].instnce.nbyn_instance/switch/o_data_pe_reg[68] is being inverted and renamed to xs[2].ys[0].instnce.nbyn_instance/switch/o_data_pe_reg[68]_inv.
INFO: [Synth 8-5365] Flop xs[2].ys[0].instnce.nbyn_instance/switch/o_data_pe_reg[69] is being inverted and renamed to xs[2].ys[0].instnce.nbyn_instance/switch/o_data_pe_reg[69]_inv.
INFO: [Synth 8-5365] Flop xs[2].ys[0].instnce.nbyn_instance/switch/o_data_pe_reg[70] is being inverted and renamed to xs[2].ys[0].instnce.nbyn_instance/switch/o_data_pe_reg[70]_inv.
INFO: [Synth 8-5365] Flop xs[2].ys[0].instnce.nbyn_instance/switch/o_data_pe_reg[71] is being inverted and renamed to xs[2].ys[0].instnce.nbyn_instance/switch/o_data_pe_reg[71]_inv.
INFO: [Synth 8-5365] Flop xs[2].ys[0].instnce.nbyn_instance/switch/o_data_pe_reg[72] is being inverted and renamed to xs[2].ys[0].instnce.nbyn_instance/switch/o_data_pe_reg[72]_inv.
INFO: [Synth 8-5365] Flop xs[2].ys[0].instnce.nbyn_instance/switch/o_data_pe_reg[73] is being inverted and renamed to xs[2].ys[0].instnce.nbyn_instance/switch/o_data_pe_reg[73]_inv.
INFO: [Synth 8-5365] Flop xs[2].ys[0].instnce.nbyn_instance/switch/o_data_pe_reg[74] is being inverted and renamed to xs[2].ys[0].instnce.nbyn_instance/switch/o_data_pe_reg[74]_inv.
INFO: [Synth 8-5365] Flop xs[2].ys[0].instnce.nbyn_instance/switch/o_data_pe_reg[75] is being inverted and renamed to xs[2].ys[0].instnce.nbyn_instance/switch/o_data_pe_reg[75]_inv.
INFO: [Synth 8-5365] Flop xs[2].ys[0].instnce.nbyn_instance/switch/o_data_pe_reg[76] is being inverted and renamed to xs[2].ys[0].instnce.nbyn_instance/switch/o_data_pe_reg[76]_inv.
INFO: [Synth 8-5365] Flop xs[2].ys[0].instnce.nbyn_instance/switch/o_data_pe_reg[77] is being inverted and renamed to xs[2].ys[0].instnce.nbyn_instance/switch/o_data_pe_reg[77]_inv.
INFO: [Synth 8-5365] Flop xs[2].ys[0].instnce.nbyn_instance/switch/o_data_pe_reg[78] is being inverted and renamed to xs[2].ys[0].instnce.nbyn_instance/switch/o_data_pe_reg[78]_inv.
INFO: [Synth 8-5365] Flop xs[2].ys[0].instnce.nbyn_instance/switch/o_data_pe_reg[79] is being inverted and renamed to xs[2].ys[0].instnce.nbyn_instance/switch/o_data_pe_reg[79]_inv.
INFO: [Synth 8-5365] Flop xs[2].ys[0].instnce.nbyn_instance/switch/o_data_pe_reg[80] is being inverted and renamed to xs[2].ys[0].instnce.nbyn_instance/switch/o_data_pe_reg[80]_inv.
INFO: [Synth 8-5365] Flop xs[2].ys[0].instnce.nbyn_instance/switch/o_data_pe_reg[81] is being inverted and renamed to xs[2].ys[0].instnce.nbyn_instance/switch/o_data_pe_reg[81]_inv.
INFO: [Synth 8-5365] Flop xs[2].ys[0].instnce.nbyn_instance/switch/o_data_pe_reg[82] is being inverted and renamed to xs[2].ys[0].instnce.nbyn_instance/switch/o_data_pe_reg[82]_inv.
INFO: [Synth 8-5365] Flop xs[2].ys[0].instnce.nbyn_instance/switch/o_data_pe_reg[83] is being inverted and renamed to xs[2].ys[0].instnce.nbyn_instance/switch/o_data_pe_reg[83]_inv.
INFO: [Synth 8-5365] Flop xs[2].ys[0].instnce.nbyn_instance/switch/o_data_pe_reg[84] is being inverted and renamed to xs[2].ys[0].instnce.nbyn_instance/switch/o_data_pe_reg[84]_inv.
INFO: [Synth 8-5365] Flop xs[2].ys[0].instnce.nbyn_instance/switch/o_data_pe_reg[85] is being inverted and renamed to xs[2].ys[0].instnce.nbyn_instance/switch/o_data_pe_reg[85]_inv.
INFO: [Synth 8-5365] Flop xs[2].ys[0].instnce.nbyn_instance/switch/o_data_pe_reg[86] is being inverted and renamed to xs[2].ys[0].instnce.nbyn_instance/switch/o_data_pe_reg[86]_inv.
INFO: [Synth 8-5365] Flop xs[2].ys[0].instnce.nbyn_instance/switch/o_data_pe_reg[87] is being inverted and renamed to xs[2].ys[0].instnce.nbyn_instance/switch/o_data_pe_reg[87]_inv.
INFO: [Synth 8-5365] Flop xs[2].ys[0].instnce.nbyn_instance/switch/o_data_pe_reg[88] is being inverted and renamed to xs[2].ys[0].instnce.nbyn_instance/switch/o_data_pe_reg[88]_inv.
INFO: [Synth 8-5365] Flop xs[2].ys[0].instnce.nbyn_instance/switch/o_data_pe_reg[89] is being inverted and renamed to xs[2].ys[0].instnce.nbyn_instance/switch/o_data_pe_reg[89]_inv.
INFO: [Synth 8-5365] Flop xs[2].ys[0].instnce.nbyn_instance/switch/o_data_pe_reg[90] is being inverted and renamed to xs[2].ys[0].instnce.nbyn_instance/switch/o_data_pe_reg[90]_inv.
INFO: [Synth 8-5365] Flop xs[2].ys[0].instnce.nbyn_instance/switch/o_data_pe_reg[91] is being inverted and renamed to xs[2].ys[0].instnce.nbyn_instance/switch/o_data_pe_reg[91]_inv.
INFO: [Synth 8-5365] Flop xs[2].ys[0].instnce.nbyn_instance/switch/o_data_pe_reg[92] is being inverted and renamed to xs[2].ys[0].instnce.nbyn_instance/switch/o_data_pe_reg[92]_inv.
INFO: [Synth 8-5365] Flop xs[2].ys[0].instnce.nbyn_instance/switch/o_data_pe_reg[93] is being inverted and renamed to xs[2].ys[0].instnce.nbyn_instance/switch/o_data_pe_reg[93]_inv.
INFO: [Synth 8-5365] Flop xs[2].ys[0].instnce.nbyn_instance/switch/o_data_pe_reg[94] is being inverted and renamed to xs[2].ys[0].instnce.nbyn_instance/switch/o_data_pe_reg[94]_inv.
INFO: [Synth 8-5365] Flop xs[2].ys[0].instnce.nbyn_instance/switch/o_data_pe_reg[95] is being inverted and renamed to xs[2].ys[0].instnce.nbyn_instance/switch/o_data_pe_reg[95]_inv.
INFO: [Synth 8-5365] Flop xs[2].ys[0].instnce.nbyn_instance/switch/o_data_pe_reg[96] is being inverted and renamed to xs[2].ys[0].instnce.nbyn_instance/switch/o_data_pe_reg[96]_inv.
INFO: [Synth 8-5365] Flop xs[2].ys[0].instnce.nbyn_instance/switch/o_data_pe_reg[97] is being inverted and renamed to xs[2].ys[0].instnce.nbyn_instance/switch/o_data_pe_reg[97]_inv.
INFO: [Synth 8-5365] Flop xs[2].ys[0].instnce.nbyn_instance/switch/o_data_pe_reg[98] is being inverted and renamed to xs[2].ys[0].instnce.nbyn_instance/switch/o_data_pe_reg[98]_inv.
INFO: [Synth 8-5365] Flop xs[2].ys[0].instnce.nbyn_instance/switch/o_data_pe_reg[99] is being inverted and renamed to xs[2].ys[0].instnce.nbyn_instance/switch/o_data_pe_reg[99]_inv.
INFO: [Synth 8-5365] Flop xs[2].ys[0].instnce.nbyn_instance/switch/o_data_pe_reg[100] is being inverted and renamed to xs[2].ys[0].instnce.nbyn_instance/switch/o_data_pe_reg[100]_inv.
INFO: [Synth 8-5365] Flop xs[2].ys[0].instnce.nbyn_instance/switch/o_data_pe_reg[101] is being inverted and renamed to xs[2].ys[0].instnce.nbyn_instance/switch/o_data_pe_reg[101]_inv.
INFO: [Synth 8-5365] Flop xs[2].ys[0].instnce.nbyn_instance/switch/o_data_pe_reg[102] is being inverted and renamed to xs[2].ys[0].instnce.nbyn_instance/switch/o_data_pe_reg[102]_inv.
INFO: [Synth 8-5365] Flop xs[2].ys[0].instnce.nbyn_instance/switch/o_data_pe_reg[103] is being inverted and renamed to xs[2].ys[0].instnce.nbyn_instance/switch/o_data_pe_reg[103]_inv.
INFO: [Synth 8-5365] Flop xs[2].ys[0].instnce.nbyn_instance/switch/o_data_pe_reg[104] is being inverted and renamed to xs[2].ys[0].instnce.nbyn_instance/switch/o_data_pe_reg[104]_inv.
INFO: [Synth 8-5365] Flop xs[2].ys[0].instnce.nbyn_instance/switch/o_data_pe_reg[105] is being inverted and renamed to xs[2].ys[0].instnce.nbyn_instance/switch/o_data_pe_reg[105]_inv.
INFO: [Synth 8-5365] Flop xs[2].ys[0].instnce.nbyn_instance/switch/o_data_pe_reg[106] is being inverted and renamed to xs[2].ys[0].instnce.nbyn_instance/switch/o_data_pe_reg[106]_inv.
INFO: [Synth 8-5365] Flop xs[2].ys[0].instnce.nbyn_instance/switch/o_data_pe_reg[107] is being inverted and renamed to xs[2].ys[0].instnce.nbyn_instance/switch/o_data_pe_reg[107]_inv.
INFO: [Synth 8-5365] Flop xs[2].ys[0].instnce.nbyn_instance/switch/o_data_pe_reg[108] is being inverted and renamed to xs[2].ys[0].instnce.nbyn_instance/switch/o_data_pe_reg[108]_inv.
INFO: [Common 17-14] Message 'Synth 8-5365' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:09:08 ; elapsed = 00:10:12 . Memory (MB): peak = 1281.098 ; gain = 1109.215
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:09:09 ; elapsed = 00:10:12 . Memory (MB): peak = 1281.098 ; gain = 1109.215
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:09:17 ; elapsed = 00:10:21 . Memory (MB): peak = 1281.098 ; gain = 1109.215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:09:17 ; elapsed = 00:10:21 . Memory (MB): peak = 1281.098 ; gain = 1109.215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:09:24 ; elapsed = 00:10:28 . Memory (MB): peak = 1281.098 ; gain = 1109.215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:09:24 ; elapsed = 00:10:28 . Memory (MB): peak = 1281.098 ; gain = 1109.215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |myFifo        |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |myFifo |     1|
|2     |BUFG   |     1|
|3     |LUT1   |     2|
|4     |LUT2   |    77|
|5     |LUT3   |  4523|
|6     |LUT4   |   126|
|7     |LUT5   |  6115|
|8     |LUT6   | 14383|
|9     |MUXF7  |  1028|
|10    |MUXF8  |   256|
|11    |FDRE   | 21825|
|12    |IBUF   |   259|
|13    |OBUF   |   258|
+------+-------+------+

Report Instance Areas: 
+------+-------------------------------------------+----------------------------+------+
|      |Instance                                   |Module                      |Cells |
+------+-------------------------------------------+----------------------------+------+
|1     |top                                        |                            | 49223|
|2     |  \xs[0].ys[0].instnce.nbyn_main_instance  |nbyn_block_main             | 20635|
|3     |    main_pe                                |nbyn_pe_main                | 19024|
|4     |      scheduler_inst                       |scheduler_noc               | 18368|
|5     |    main_switch                            |nbyn                        |  1611|
|6     |  \xs[0].ys[1].instnce.nbyn_instance       |nbyn_block                  |  1871|
|7     |    pe                                     |nbyn_pe_13                  |   262|
|8     |    switch                                 |nbyn__parameterized0        |  1607|
|9     |  \xs[0].ys[2].instnce.nbyn_instance       |nbyn_block__parameterized0  |  1617|
|10    |    pe                                     |nbyn_pe_12                  |   262|
|11    |    switch                                 |nbyn__parameterized1        |  1353|
|12    |  \xs[0].ys[3].instnce.nbyn_instance       |nbyn_block__parameterized1  |  1343|
|13    |    pe                                     |nbyn_pe_11                  |   262|
|14    |    switch                                 |nbyn__parameterized2        |  1079|
|15    |  \xs[1].ys[0].instnce.nbyn_instance       |nbyn_block__parameterized2  |  1868|
|16    |    pe                                     |nbyn_pe_10                  |   262|
|17    |    switch                                 |nbyn__parameterized3        |  1603|
|18    |  \xs[1].ys[1].instnce.nbyn_instance       |nbyn_block__parameterized3  |  1871|
|19    |    pe                                     |nbyn_pe_9                   |   262|
|20    |    switch                                 |nbyn__parameterized4        |  1607|
|21    |  \xs[1].ys[2].instnce.nbyn_instance       |nbyn_block__parameterized4  |  1872|
|22    |    pe                                     |nbyn_pe_8                   |   262|
|23    |    switch                                 |nbyn__parameterized5        |  1607|
|24    |  \xs[1].ys[3].instnce.nbyn_instance       |nbyn_block__parameterized5  |  1869|
|25    |    pe                                     |nbyn_pe_7                   |   262|
|26    |    switch                                 |nbyn__parameterized6        |  1604|
|27    |  \xs[2].ys[0].instnce.nbyn_instance       |nbyn_block__parameterized6  |  2130|
|28    |    pe                                     |nbyn_pe_6                   |   262|
|29    |    switch                                 |nbyn__parameterized7        |  1865|
|30    |  \xs[2].ys[1].instnce.nbyn_instance       |nbyn_block__parameterized7  |  1869|
|31    |    pe                                     |nbyn_pe_5                   |   262|
|32    |    switch                                 |nbyn__parameterized8        |  1605|
|33    |  \xs[2].ys[2].instnce.nbyn_instance       |nbyn_block__parameterized8  |  1868|
|34    |    pe                                     |nbyn_pe_4                   |   262|
|35    |    switch                                 |nbyn__parameterized9        |  1603|
|36    |  \xs[2].ys[3].instnce.nbyn_instance       |nbyn_block__parameterized9  |  2129|
|37    |    pe                                     |nbyn_pe_3                   |   262|
|38    |    switch                                 |nbyn__parameterized10       |  1864|
|39    |  \xs[3].ys[0].instnce.nbyn_instance       |nbyn_block__parameterized10 |  2405|
|40    |    pe                                     |nbyn_pe_2                   |   262|
|41    |    switch                                 |nbyn__parameterized11       |  2141|
|42    |  \xs[3].ys[1].instnce.nbyn_instance       |nbyn_block__parameterized11 |  1876|
|43    |    pe                                     |nbyn_pe_1                   |   262|
|44    |    switch                                 |nbyn__parameterized12       |  1611|
|45    |  \xs[3].ys[2].instnce.nbyn_instance       |nbyn_block__parameterized12 |  1609|
|46    |    pe                                     |nbyn_pe_0                   |   262|
|47    |    switch                                 |nbyn__parameterized13       |  1344|
|48    |  \xs[3].ys[3].instnce.nbyn_instance       |nbyn_block__parameterized13 |  1873|
|49    |    pe                                     |nbyn_pe                     |   262|
|50    |    switch                                 |nbyn__parameterized14       |  1609|
+------+-------------------------------------------+----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:09:24 ; elapsed = 00:10:28 . Memory (MB): peak = 1281.098 ; gain = 1109.215
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 66 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:08:50 ; elapsed = 00:09:56 . Memory (MB): peak = 1281.098 ; gain = 487.984
Synthesis Optimization Complete : Time (s): cpu = 00:09:25 ; elapsed = 00:10:31 . Memory (MB): peak = 1281.098 ; gain = 1109.215
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 259 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
247 Infos, 70 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:09:38 ; elapsed = 00:10:40 . Memory (MB): peak = 1281.098 ; gain = 1074.469
write_checkpoint: Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 1281.098 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.281 . Memory (MB): peak = 1281.098 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Aug 10 01:18:57 2017...
