// Seed: 1000509410
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  wire [-1 : 1] id_4;
endmodule
module module_1 #(
    parameter id_1 = 32'd53
) (
    _id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input logic [7:0] id_8;
  output wire id_7;
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire _id_1;
  genvar id_9;
  module_0 modCall_1 (
      id_4,
      id_7,
      id_7
  );
  assign id_5 = id_1(id_8[id_1]);
  logic id_10;
  ;
endmodule
