
Cadence Innovus(TM) Implementation System.
Copyright 2015 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v15.20-p005_1, built Wed Nov 11 11:16:39 PST 2015
Options:	-common_ui 
Date:		Thu Feb 16 14:24:35 2023
Host:		pgmicro04 (x86_64 w/Linux 3.10.0-1160.81.1.el7.x86_64) (10cores*20cpus*Intel(R) Xeon(R) CPU E5-2650L v2 @ 1.70GHz 25600KB)
OS:		CentOS Linux release 7.9.2009 (Core)

License:
		invs	Innovus Implementation System	15.2	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
Create and set the environment variable TMPDIR to /tmp/innovus_temp_3892_pgmicro04_matheus.almeida_wNrkER.


**INFO:  MMMC transition support version v31-84 

Loading fill procedures ...
[DEV]innovus 1> source physical/1_init.tcl 
Starting library reading in 'Multi-threaded flow' (with '8' threads)

Threads Configured:8
Reading default_emulate_libset_max timing library /pdk/xfab/XC018_61_3.1.3/synopsys/xc018/MOSST/D_CELLS_MOSST_typ_1_80V_25C.lib.
**WARN: (TECHLIB-436):	Attribute 'max_capacitance' on 'output/inout' pin 'SIG' of cell 'SIGNALHOLD' is not defined in the library.
Read 811 cells in  D_CELLS_MOSST_typ_1_80V_25C.
Reading default_emulate_libset_max timing library /pdk/xfab/XC018_61_3.1.3/synopsys/xc018/MOS5ST/IO_CELLS_5V_MOS5ST_typ_1_80V_4_50V_25C.lib.
Read 414 cells in  IO_CELLS_5V_MOS5ST_typ_1_80V_4_50V_25C.
Library reading multithread flow ended.

Loading LEF file /pdk/xfab/XC018_61_3.1.3/cadence/xc018/LEF/xc018_m6_FE/xc018m6_FE.lef ...

Loading LEF file /pdk/xfab/XC018_61_3.1.3/cadence/xc018/LEF/xc018_m6_FE/D_CELLS.lef ...
Set DBUPerIGU to M2 pitch 630.

Loading LEF file /pdk/xfab/XC018_61_3.1.3/cadence/xc018/LEF/xc018_m6_FE/IO_CELLS_5V.lef ...
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'JTP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'JTGDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'JSP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'JSGDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'JLP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'JLGDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'JCP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'JCGDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'JCAP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'ITUDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'ITP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'ITHDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'ISUDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'ISP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'ISHDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'ILUDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'ILP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'ILHDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'ICUDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'ICP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (EMS-27):	Message (IMPLF-200) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT8SP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT8SMP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT8P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT4SP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT4SMP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT4P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT2SP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT2P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT24SP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT24SMP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT24P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT1P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT16SP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT16SMP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT16P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'PAD' in macro 'BOTGD8SP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'PAD' in macro 'BOTGD8SMP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'PAD' in macro 'BOTGD8P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'PAD' in macro 'BOTGD4SP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'PAD' in macro 'BOTGD4SMP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (EMS-27):	Message (IMPLF-201) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.

viaInitial starts at Thu Feb 16 14:25:05 2023
viaInitial ends at Thu Feb 16 14:25:05 2023
*** Begin netlist parsing (mem=616.2M) ***
**WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FEEDCAP25LP' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FEEDCAP25LP' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FEEDCAP25' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FEEDCAP25' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FEEDCAP15LP' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FEEDCAP15LP' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FEEDCAP15' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FEEDCAP15' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FEEDCAP10LP' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FEEDCAP10LP' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FEEDCAP10' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FEEDCAP10' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FEEDCAP7LP' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FEEDCAP7LP' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FEEDCAP7' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FEEDCAP7' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FEEDCAP5LP' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FEEDCAP5LP' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FEEDCAP5' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FEEDCAP5' is defined in LEF but not in the timing library.
**WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Pin 'GNDO' of cell 'CORNERP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'CORNERP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'CORNERP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'CORNERP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'CORNERP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'CORNERESDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'CORNERESDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'CORNERESDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'CORNERESDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'CORNERESDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'CORNERBP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'CORNERBP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'CORNERBP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'CORNERBP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'CORNERBP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'VDDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'VDDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'VDDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'VDDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'VDDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'VDDPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'VDDPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'VDDPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'VDDPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'VDDPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'VDDORPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'VDDORPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'VDDORPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDOR' of cell 'VDDORPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'VDDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'VDDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'VDDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'VDDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'VDDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'VDDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'VDDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'VDDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDI' of cell 'VDDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'VDDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'VDDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'VDDCPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'VDDCPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'VDDCPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDC' of cell 'VDDCPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'VDDCPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'VDDCPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'POWERCUTP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'JTP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'JTP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'JTP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'JTP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'JTP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'JTGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'JTGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'JTGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'JTGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'JTGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'JSP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'JSP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'JSP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'JSP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'JSP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'JSGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'JSGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'JSGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'JSGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'JSGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'JLP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'JLP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'JLP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'JLP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'JLP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'JLGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'JLGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'JLGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'JLGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'JLGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'JCP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'JCP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'JCP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'JCP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'JCP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'JCGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'JCGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'JCGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'JCGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'JCGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'JCAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'JCAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'JCAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'JCAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'JCAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'ITUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'ITUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'ITUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'ITUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'ITUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'ITP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'ITP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'ITP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'ITP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'ITP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'ITHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'ITHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'ITHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'ITHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'ITHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'ISUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'ISUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'ISUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'ISUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'ISUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'ISP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'ISP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'ISP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'ISP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'ISP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'ISHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'ISHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'ISHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'ISHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'ISHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'ILUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'ILUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'ILUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'ILUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'ILUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'ILP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'ILP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'ILP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'ILP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'ILP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'ILHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'ILHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'ILHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'ILHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'ILHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'ICUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'ICUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'ICUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'ICUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'ICUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'ICP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'ICP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'ICP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'ICP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'ICP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'ICHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'ICHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'ICHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'ICHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'ICHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'ICAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'ICAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'ICAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'ICAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'ICAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'FILLER60P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'FILLER60P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'FILLER60P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'FILLER60P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'FILLER60P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'FILLER50P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'FILLER50P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'FILLER50P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'FILLER50P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'FILLER50P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'FILLER40P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'FILLER40P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'FILLER40P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'FILLER40P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'FILLER40P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'FILLER20P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'FILLER20P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'FILLER20P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'FILLER20P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'FILLER20P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'FILLER10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'FILLER10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'FILLER10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'FILLER10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'FILLER10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'FILLER05P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'FILLER05P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'FILLER05P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'FILLER05P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'FILLER05P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'FILLER02P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'FILLER02P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'FILLER02P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'FILLER02P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'FILLER02P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'FILLER01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'FILLER01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'FILLER01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'FILLER01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'FILLER01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'GNDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'GNDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'GNDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'GNDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'GNDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDOR' of cell 'GNDORPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'GNDORPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'GNDORPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'GNDORPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'GNDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'GNDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'GNDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'GNDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'GNDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDI' of cell 'GNDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'GNDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'GNDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'GNDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'GNDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'GNDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOTGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOTGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOTGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOTGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOTGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOTGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOTGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOTGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOTGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOTGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOTGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOTGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOTGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOTGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOTGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOTGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOTGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOTGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOTGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOTGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOTGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOTGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOTGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOTGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOTGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOTGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOTGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOTGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOTGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOTGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOTGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOTGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOTGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOTGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOTGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOTGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOTGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOTGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOTGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOTGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOTGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOTGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOTGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOTGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOTGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOTGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOTGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOTGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOTGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOTGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOTGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOTGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOTGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOTGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOTGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOTGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOTGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOTGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOTGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOTGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOTGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOTGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOTGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOTGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOTGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOTGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOTGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOTGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOTGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOTGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOTGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOTGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOTGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOTGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOTGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOSGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOSGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOSGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOSGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOSGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOSGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOSGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOSGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOSGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOSGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOSGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOSGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOSGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOSGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOSGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOSGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOSGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOSGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOSGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOSGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOSGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOSGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOSGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOSGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOSGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOSGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOSGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOSGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOSGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOSGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOSGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOSGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOSGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOSGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOSGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOSGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOSGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOSGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOSGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOSGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOSGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOSGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOSGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOSGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOSGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOSGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOSGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOSGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOSGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOSGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOSGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOSGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOSGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOSGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOSGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOSGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOSGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOSGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOSGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOSGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOSGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOSGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOSGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOSGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOSGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOSGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOSGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOSGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOSGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOSGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOSGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOSGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOSGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOSGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOSGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOLGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOLGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOLGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOLGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOLGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOLGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOLGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOLGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOLGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOLGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOLGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOLGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOLGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOLGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOLGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOLGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOLGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOLGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOLGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOLGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOLGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOLGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOLGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOLGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOLGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOLGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOLGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOLGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOLGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOLGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOLGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOLGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOLGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOLGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOLGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOLGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOLGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOLGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOLGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOLGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOLGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOLGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOLGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOLGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOLGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOLGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOLGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOLGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOLGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOLGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOLGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOLGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOLGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOLGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOLGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOLGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOLGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOLGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOLGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOLGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOLGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOLGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOLGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOLGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOLGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOLGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOLGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOLGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOLGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOLGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOLGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOLGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOLGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOLGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOLGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOCGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOCGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOCGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOCGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOCGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOCGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOCGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOCGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOCGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOCGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOCGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOCGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOCGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOCGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOCGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOCGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOCGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOCGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOCGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOCGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOCGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOCGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOCGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOCGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOCGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOCGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOCGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOCGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOCGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOCGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOCGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOCGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOCGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOCGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOCGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOCGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOCGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOCGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOCGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOCGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOCGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOCGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOCGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOCGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOCGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOCGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOCGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOCGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOCGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOCGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOCGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOCGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOCGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOCGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOCGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOCGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOCGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOCGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOCGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOCGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOCGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOCGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOCGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOCGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOCGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOCGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOCGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOCGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOCGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOCGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOCGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOCGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOCGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOCGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOCGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBTUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBTUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBTUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBTUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBTUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBTUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBTUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBTUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBTUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBTUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBTUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBTUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBTUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBTUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBTUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBTUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBTUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBTUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBTUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBTUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBTUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBTUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBTUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBTUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBTUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBTUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBTUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBTUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBTUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBTUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBTUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBTUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBTUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBTUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBTUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBTUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBTUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBTUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBTUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBTUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBTUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBTUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBTUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBTUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBTUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBTUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBTUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBTUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBTUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBTUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBTUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBTUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBTUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBTUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBTUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBTUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBTUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBTUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBTUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBTUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBTUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBTUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBTUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBTUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBTUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBTUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBTUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBTUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBTUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBTUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBTUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBTUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBTUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBTUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBTUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBTHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBTHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBTHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBTHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBTHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBTHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBTHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBTHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBTHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBTHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBTHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBTHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBTHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBTHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBTHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBTHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBTHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBTHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBTHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBTHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBTHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBTHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBTHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBTHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBTHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBTHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBTHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBTHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBTHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBTHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBTHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBTHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBTHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBTHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBTHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBTHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBTHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBTHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBTHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBTHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBTHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBTHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBTHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBTHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBTHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBTHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBTHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBTHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBTHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBTHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBTHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBTHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBTHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBTHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBTHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBTHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBTHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBTHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBTHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBTHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBTHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBTHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBTHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBTHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBTHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBTHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBTHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBTHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBTHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBTHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBTHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBTHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBTHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBTHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBTHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBSUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBSUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBSUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBSUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBSUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBSUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBSUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBSUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBSUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBSUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBSUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBSUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBSUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBSUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBSUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBSUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBSUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBSUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBSUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBSUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBSUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBSUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBSUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBSUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBSUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBSUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBSUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBSUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBSUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBSUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBSUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBSUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBSUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBSUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBSUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBSUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBSUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBSUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBSUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBSUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBSUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBSUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBSUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBSUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBSUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBSUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBSUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBSUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBSUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBSUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBSUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBSUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBSUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBSUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBSUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBSUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBSUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBSUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBSUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBSUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBSUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBSUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBSUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBSUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBSUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBSUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBSUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBSUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBSUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBSUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBSUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBSUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBSUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBSUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBSUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBSHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBSHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBSHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBSHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBSHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBSHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBSHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBSHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBSHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBSHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBSHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBSHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBSHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBSHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBSHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBSHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBSHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBSHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBSHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBSHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBSHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBSHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBSHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBSHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBSHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBSHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBSHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBSHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBSHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBSHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBSHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBSHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBSHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBSHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBSHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBSHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBSHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBSHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBSHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBSHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBSHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBSHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBSHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBSHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBSHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBSHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBSHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBSHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBSHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBSHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBSHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBSHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBSHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBSHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBSHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBSHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBSHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBSHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBSHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBSHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBSHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBSHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBSHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBSHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBSHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBSHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBSHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBSHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBSHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBSHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBSHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBSHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBSHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBSHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBSHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBLUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBLUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBLUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBLUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBLUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBLUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBLUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBLUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBLUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBLUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBLUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBLUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBLUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBLUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBLUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBLUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBLUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBLUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBLUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBLUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBLUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBLUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBLUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBLUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBLUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBLUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBLUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBLUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBLUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBLUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBLUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBLUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBLUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBLUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBLUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBLUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBLUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBLUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBLUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBLUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBLUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBLUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBLUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBLUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBLUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBLUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBLUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBLUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBLUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBLUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBLUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBLUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBLUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBLUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBLUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBLUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBLUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBLUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBLUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBLUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBLUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBLUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBLUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBLUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBLUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBLUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBLUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBLUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBLUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBLUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBLUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBLUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBLUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBLUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBLUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBLHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBLHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBLHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBLHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBLHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBLHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBLHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBLHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBLHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBLHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBLHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBLHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBLHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBLHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBLHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBLHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBLHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBLHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBLHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBLHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBLHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBLHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBLHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBLHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBLHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBLHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBLHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBLHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBLHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBLHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBLHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBLHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBLHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBLHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBLHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBLHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBLHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBLHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBLHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBLHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBLHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBLHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBLHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBLHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBLHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBLHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBLHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBLHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBLHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBLHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBLHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBLHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBLHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBLHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBLHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBLHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBLHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBLHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBLHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBLHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBLHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBLHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBLHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBLHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBLHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBLHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBLHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBLHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBLHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBLHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBLHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBLHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBLHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBLHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBLHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'APR15P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'APR15P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'APR15P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'APR15P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'APR15P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'APR15DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'APR15DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'APR15DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'APR15DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'APR15DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'APR10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'APR10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'APR10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'APR10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'APR10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'APR10DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'APR10DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'APR10DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'APR10DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'APR10DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'APR04P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'APR04P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'APR04P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'APR04P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'APR04P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'APR04DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'APR04DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'APR04DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'APR04DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'APR04DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'APR01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'APR01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'APR01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'APR01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'APR01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'APR01DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'APR01DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'APR01DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'APR01DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'APR01DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'APR00P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'APR00P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'APR00P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'APR00P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'APR00P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'APR00DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'APR00DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'APR00DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'APR00DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'APR00DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Created 1225 new cells from 2 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist 'innovus/minimips.v'

*** Memory Usage v#1 (Current mem = 616.176M, initial mem = 170.871M) ***
*** End netlist parsing (cpu=0:00:00.5, real=0:00:00.0, mem=616.2M) ***
Top level cell is minimips.
** Removed 1 unused lib cells.
**WARN: (IMPTS-282):	Cell 'BT8SP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
Type 'man IMPTS-282' for more detail.
**WARN: (IMPTS-282):	Cell 'BT8SMP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
Type 'man IMPTS-282' for more detail.
**WARN: (IMPTS-282):	Cell 'BT8P' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
Type 'man IMPTS-282' for more detail.
**WARN: (IMPTS-282):	Cell 'BT4SP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
Type 'man IMPTS-282' for more detail.
**WARN: (IMPTS-282):	Cell 'BT4SMP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
Type 'man IMPTS-282' for more detail.
**WARN: (IMPTS-282):	Cell 'BT4P' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
Type 'man IMPTS-282' for more detail.
**WARN: (IMPTS-282):	Cell 'BT2SP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
Type 'man IMPTS-282' for more detail.
**WARN: (IMPTS-282):	Cell 'BT2P' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
Type 'man IMPTS-282' for more detail.
**WARN: (IMPTS-282):	Cell 'BT24SP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
Type 'man IMPTS-282' for more detail.
**WARN: (IMPTS-282):	Cell 'BT24SMP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
Type 'man IMPTS-282' for more detail.
**WARN: (IMPTS-282):	Cell 'BT24P' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
Type 'man IMPTS-282' for more detail.
**WARN: (IMPTS-282):	Cell 'BT1P' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
Type 'man IMPTS-282' for more detail.
**WARN: (IMPTS-282):	Cell 'BT16SP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
Type 'man IMPTS-282' for more detail.
**WARN: (IMPTS-282):	Cell 'BT16SMP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
Type 'man IMPTS-282' for more detail.
**WARN: (IMPTS-282):	Cell 'BT16P' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
Type 'man IMPTS-282' for more detail.
**WARN: (IMPTS-282):	Cell 'BD8SP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
Type 'man IMPTS-282' for more detail.
**WARN: (IMPTS-282):	Cell 'BD8SMP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
Type 'man IMPTS-282' for more detail.
**WARN: (IMPTS-282):	Cell 'BD8P' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
Type 'man IMPTS-282' for more detail.
**WARN: (IMPTS-282):	Cell 'BD4SP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
Type 'man IMPTS-282' for more detail.
**WARN: (IMPTS-282):	Cell 'BD4SMP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
Type 'man IMPTS-282' for more detail.
**WARN: (EMS-27):	Message (IMPTS-282) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Hooked 1224 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell minimips ...
*** Netlist is unique.
** info: there are 1281 modules.
** info: there are 22971 stdCell insts.

*** Memory Usage v#1 (Current mem = 648.426M, initial mem = 170.871M) ***
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Set Default Input Pin Transition as 0.1 ps.
**WARN: (IMPFP-3961):	The techSite 'io_site_5V' has no related cells in LEF/OA library. Cannot make calculations for this site type unless cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
Initializing multi-corner RC extraction with 1 active RC Corners ...
default_emulate_view
Reading Capacitance Table File /pdk/xfab/XC018_61_3.1.3/cadence/xc018/LEF/xc018_m6_FE/xc018m6_typ.capTbl ...
Cap table was created using Encounter 07.10-s219_1.
Process name: xc018m6_typ.
**WARN: (IMPEXT-2773):	The via resistance between layers M0 and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: default_emulate_view
    RC-Corner Name        : default_emulate_rc_corner
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '/pdk/xfab/XC018_61_3.1.3/cadence/xc018/LEF/xc018_m6_FE/xc018m6_typ.capTbl'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 
*Info: initialize multi-corner CTS.
Reading timing constraints file 'innovus//minimips.default_emulate_constraint_mode.sdc' ...
Current (total cpu=0:00:24.4, real=0:00:32.0, peak res=364.7M, current mem=759.5M)
minimips
minimips
**WARN: (TCLNL-330):	set_input_delay on clock root 'clock' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File innovus//minimips.default_emulate_constraint_mode.sdc, Line 7263).

**WARN: (TCLNL-330):	set_input_delay on clock root 'clock' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File innovus//minimips.default_emulate_constraint_mode.sdc, Line 7264).

**WARN: (TCLNL-330):	set_input_delay on clock root 'clock' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File innovus//minimips.default_emulate_constraint_mode.sdc, Line 7265).

Number of path exceptions in the constraint file = 1
Number of paths exceptions after getting compressed = 1
INFO (CTE): Reading of timing constraints file innovus//minimips.default_emulate_constraint_mode.sdc completed, with 3 WARNING
Ending "Constraint file reading stats" (total cpu=0:00:00.2, real=0:00:00.0, peak res=383.0M, current mem=779.3M)
Current (total cpu=0:00:24.6, real=0:00:32.0, peak res=383.0M, current mem=779.3M)
**WARN: (TA-976):	Path groups asserted by the group_path constraint are considered by the software to be global in nature - they cannot be restricted to specific constraint modes. Due to this restriction, the group_path constraint is not supported directly in the constraint files which are configured in mode-specific commands such as create_constraint_mode. The current group_path entry will be ignored. You can enter the group_path constraint interactively or as part of a general command script -  where it will be interpreted as global and will be in effect for all modes.
Total number of combinational cells: 511
Total number of sequential cells: 234
Total number of tristate cells: 64
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUX1 BUX0 BUX2 BUX12 BUX16 BUX20 BUX3 BUX4 BUX6 BUX8
Total number of usable buffers: 10
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: INCX12 INCX16 INCX20 INX1 INX0 INX2 INX12 INX16 INX20 INX3 INX4 INX6 INX8
Total number of usable inverters: 13
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: BUCX12 BUCX16 BUCX20 BUCX4 BUCX6 BUCX8 DLY1X1 DLY1X0 DLY2X0 DLY2X1 DLY4X1 DLY4X0 DLY8X1 DLY8X0
Total number of identified usable delay cells: 14
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
Adjusting coreMargin left    to finFet grid (PlacementGrid) : after adjusting :3.15
Adjusting coreMargin bottom  to finFet grid (PlacementGrid) : after adjusting :default_emulate_view
default_emulate_view
default_emulate_view
3.05
Adjusting coreMargin right   to finFet grid (PlacementGrid) : after adjusting :3.15
Adjusting coreMargin top     to finFet grid (PlacementGrid) : after adjusting :3.05
Adjusting core size to PlacementGrid : width :786.87 height : 780.8
**WARN: (IMPFP-325):	Floorplan of the design is resized. All current create_floorplan objects are automatically derived based on specified new create_floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[DEV]innovus 2> source physical/2_power_plan.tcl 

The power planner created 8 wires.
*** Ending Ring Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 964.8M) ***
*** Begin SPECIAL ROUTE on Thu Feb 16 14:25:13 2023 ***
SPECIAL ROUTE ran on directory: /home/INF01185/matheus.almeida/cci2/miniMIPS/synthesis
SPECIAL ROUTE ran on machine: pgmicro04 (Linux 3.10.0-1160.81.1.el7.x86_64 Xeon 1.20Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSelectNet set to "gnd vdd"
routeSpecial set to true
srouteBlockPin set to "useLef"
srouteBottomLayerLimit set to 1
srouteBottomTargetLayerLimit set to 1
srouteConnectConverterPin set to false
srouteCrossoverViaBottomLayer set to 1
srouteCrossoverViaTopLayer set to 6
srouteFollowCorePinEnd set to 3
srouteJogControl set to "preferWithChanges differentLayer"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
srouteStopBlockPin set to "nearestTarget"
srouteTopLayerLimit set to 6
srouteTopTargetLayerLimit set to 6
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1597.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 12 layers, 6 routing layers, 1 overlap layer
Read in 825 macros, 196 used
Read in 188 components
  188 core components: 188 unplaced, 0 placed, 0 fixed
Read in 70 logical pins
Read in 70 nets
Read in 7 special nets, 2 routed
2 nets selected.

Begin power routing ...
**WARN: (IMPSR-1253):	Cannot find any standard cell pin connected to net vdd.
Run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND'.
**WARN: (IMPSR-1254):	Cannot find any block pin of net vdd. Check netlist, or change option to include the pin.
**WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net vdd. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net vdd. Check net list, or change port class in the technology file, or change option to include pin in given range.
**WARN: (IMPSR-1253):	Cannot find any standard cell pin connected to net gnd.
Run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND'.
**WARN: (IMPSR-1254):	Cannot find any block pin of net gnd. Check netlist, or change option to include the pin.
**WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net gnd. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net gnd. Check net list, or change port class in the technology file, or change option to include pin in given range.
**WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net vdd.
Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
**WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net vdd.
Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
CPU time for FollowPin 0 seconds
**WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net gnd.
Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
**WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net gnd.
Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
CPU time for FollowPin 0 seconds
  Number of IO ports routed: 0
  Number of Block ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 322
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
  Number of Followpin connections: 161
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 1610.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 35 via definition ...Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished


sroute post-processing starts at Thu Feb 16 14:25:14 2023
The viaGen is rebuilding shadow vias for net gnd.
sroute post-processing ends at Thu Feb 16 14:25:14 2023

sroute post-processing starts at Thu Feb 16 14:25:14 2023
The viaGen is rebuilding shadow vias for net vdd.
sroute post-processing ends at Thu Feb 16 14:25:14 2023
sroute: Total CPU time used = 0:0:0
sroute: Total Real time used = 0:0:1
sroute: Total Memory used = 45.31 megs
sroute: Total Peak Memory used = 1011.14 megs
Estimated cell power/ground rail width = 0.915 um
**WARN: (IMPSP-5134):	Setting cellInterval to 19.530 (microns) as a multiple of cell FEED1'sType 'man IMPSP-5134' for more detail.
**WARN: (IMPSP-5134):	Setting inRowOffset to 7.560 (microns) as a multiple of cell FEED1'sType 'man IMPSP-5134' for more detail.
For 6400 new insts, *** Applied 0 GNC rules (cpu = 0:00:00.0)
Inserted 6400 well-taps <FEED1> cells (prefix WELLTAP).
**WARN: (IMPPP-4063):	Multi-CPU is set to 4 in add_stripes.  When the number of CPU in set_multi_cpu_usage is more than 4, add_stripes gets worse runtime caused by data exchange and other time consuming operations

Starting stripe generation ...
Non-Default setAddStripeOption Settings :
  NONE
**WARN: (IMPPP-4055):	The run time of add_stripes will degrade with multiple cpu setting according to the number of stripe sets, ingore the setting of set_multi_cpu_usage in add_stripes.
**WARN: (IMPPP-354):	The power planner did not generate vertical stripe at 3.40 either because the stripe is merged with rings, or because stripe could not be connected to any legal targets, or because stripe is blocked by different net geometry.
Stripe generation is complete; vias are now being generated.
The power planner created 63 wires.
*** Ending Stripe Generation (totcpu: 0:00:00.3,real: 0:00:00.0, mem: 1018.1M) ***
[DEV]innovus 3> place_design 
**ERROR: (IMPSP-9099):	Scan chains exist in this design but are not defined. Placement and timing QoR can be severely impacted in this case!
It is highly recommend to define scan chains either through input scan def (preferred) or create_scan_chain.
*** Starting place_design default flow ***
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
**INFO: Analyzing IO path groups for slack adjustment
Multithreaded Timing Analysis is initialized with 8 threads

Effort level <high> specified for reg2reg_tmp.3892 path_group
#################################################################################
# Design Stage: PreRoute
# Design Name: minimips
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
siFlow : Timing analysis mode is single, using late cdB files
End delay calculation. (MEM=1758.02 CPU=0:00:04.9 REAL=0:00:01.0)
*** CDM Built up (cpu=0:00:06.0  real=0:00:02.0  mem= 1758.0M) ***
*** Start delete_buffer_trees ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
All-RC-Corners-Per-Net-In-Memory is turned ON...
Updating netlist

*summary: 1335 instances (buffers/inverters) removed
*** Finish delete_buffer_trees (0:00:01.4) ***
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Deleted 0 physical inst  (cell - / prefix -).
Did not delete 6400 physical insts as they were marked preplaced.
*** Starting "NanoPlace(TM) placement v#2 (mem=1750.0M)" ...
**WARN: (IMPTS-403):	Delay calculation was forced to extrapolate table data outside of the characterized range. In some cases, extrapolation can reduce the accuracy of the delay calculation. You can enable more detailed reporting of these cases by enabling the command 'setDelayCalMode -reportOutBound true'.
Type 'man IMPTS-403' for more detail.
*** Build Buffered Sizing Timing Model
(cpu=0:00:04.5 mem=1750.0M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:05.3 mem=1750.1M) ***
Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
**WARN: (IMPSP-9042):	Scan chains were not defined, -ignoreScan option will be ignored.
Define the scan chains before using this option.
Type 'man IMPSP-9042' for more detail.
#std cell=28137 (6400 fixed + 21737 movable) #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=22123 #term=72009 #term/net=3.25, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=70
stdCell: 28137 single + 0 double + 0 multi
Total standard cell length = 99.9703 (mm), area = 0.4879 (mm^2)
Average module density = 0.794.
Density for the design = 0.794.
       = stdcell_area 152283 sites (468179 um^2) / alloc_area 191751 sites (589520 um^2).
Pin Density = 0.3603.
            = total # of pins 72009 / total area 199840.
Enabling multi-CPU acceleration with 8 CPU(s) for placement
=== lastAutoLevel = 9 
Found multi-fanin net ram_data[31]
Found multi-fanin net ram_data[30]
Found multi-fanin net ram_data[29]
Found multi-fanin net ram_data[28]
Found multi-fanin net ram_data[27]
Found multi-fanin net ram_data[26]
Found multi-fanin net ram_data[25]
Found multi-fanin net ram_data[24]
Found multi-fanin net ram_data[23]
Found multi-fanin net ram_data[22]
......
Found 32 (out of 22123) multi-fanin nets.
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 6.212e-09 (4.02e-09 2.19e-09)
              Est.  stn bbox = 6.627e-09 (4.25e-09 2.38e-09)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1814.3M
Iteration  2: Total net bbox = 6.212e-09 (4.02e-09 2.19e-09)
              Est.  stn bbox = 6.627e-09 (4.25e-09 2.38e-09)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1814.3M
Iteration  3: Total net bbox = 1.198e+03 (6.42e+02 5.56e+02)
              Est.  stn bbox = 1.447e+03 (7.76e+02 6.71e+02)
              cpu = 0:00:03.2 real = 0:00:01.0 mem = 1814.3M
Iteration  4: Total net bbox = 6.402e+05 (2.97e+05 3.43e+05)
              Est.  stn bbox = 8.159e+05 (3.74e+05 4.42e+05)
              cpu = 0:00:18.1 real = 0:00:03.0 mem = 1814.3M
Iteration  5: Total net bbox = 6.805e+05 (3.05e+05 3.75e+05)
              Est.  stn bbox = 9.133e+05 (3.97e+05 5.16e+05)
              cpu = 0:00:19.5 real = 0:00:05.0 mem = 1814.3M
Iteration  6: Total net bbox = 7.092e+05 (3.20e+05 3.89e+05)
              Est.  stn bbox = 9.551e+05 (4.23e+05 5.32e+05)
              cpu = 0:00:25.4 real = 0:00:05.0 mem = 1846.3M

Iteration  7: Total net bbox = 7.208e+05 (3.29e+05 3.92e+05)
              Est.  stn bbox = 9.679e+05 (4.33e+05 5.35e+05)
              cpu = 0:00:10.0 real = 0:00:03.0 mem = 1846.3M
Iteration  8: Total net bbox = 7.331e+05 (3.35e+05 3.98e+05)
              Est.  stn bbox = 9.794e+05 (4.38e+05 5.41e+05)
              cpu = 0:00:13.3 real = 0:00:08.0 mem = 1846.3M
Iteration  9: Total net bbox = 7.697e+05 (3.55e+05 4.15e+05)
              Est.  stn bbox = 1.004e+06 (4.57e+05 5.47e+05)
              cpu = 0:00:36.9 real = 0:00:08.0 mem = 1846.3M
Iteration 10: Total net bbox = 7.776e+05 (3.58e+05 4.19e+05)
              Est.  stn bbox = 1.012e+06 (4.61e+05 5.51e+05)
              cpu = 0:00:13.2 real = 0:00:08.0 mem = 1846.3M
Iteration 11: Total net bbox = 8.018e+05 (3.74e+05 4.27e+05)
              Est.  stn bbox = 1.030e+06 (4.75e+05 5.54e+05)
              cpu = 0:00:27.7 real = 0:00:07.0 mem = 1846.3M
Iteration 12: Total net bbox = 8.128e+05 (3.79e+05 4.34e+05)
              Est.  stn bbox = 1.040e+06 (4.80e+05 5.61e+05)
              cpu = 0:00:13.1 real = 0:00:08.0 mem = 1846.3M
Iteration 13: Total net bbox = 8.461e+05 (3.97e+05 4.49e+05)
              Est.  stn bbox = 1.064e+06 (4.94e+05 5.70e+05)
              cpu = 0:00:49.7 real = 0:00:11.0 mem = 1846.3M
Iteration 14: Total net bbox = 8.461e+05 (3.97e+05 4.49e+05)
              Est.  stn bbox = 1.064e+06 (4.94e+05 5.70e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1846.3M
*** cost = 8.461e+05 (3.97e+05 4.49e+05) (cpu for global=0:03:53) real=0:01:09***
Placement multithread real runtime: 0:01:09 with 8 threads.
Info: 41 clock gating cells identified, 41 (on average) moved
minimips
minimips
Core Placement runtime cpu: 0:03:09 real: 0:00:42.0
**WARN: (IMPSP-270):	Cannot find a legal location for MASTER CELL 'INX20'.
Type 'man IMPSP-270' for more detail.
*** Starting refinePlace (0:04:44 mem=1448.1M) ***
Total net length = 8.463e+05 (3.969e+05 4.494e+05) (ext = 5.764e+03)
Density distribution unevenness ratio = 4.847%
**WARN: (IMPSP-2020):	Cannot find a legal location for instance 'U4_ex_U1_alu_mul_138_45_g89940' (Cell INX20).
Type 'man IMPSP-2020' for more detail.
**WARN: (IMPSP-2020):	Cannot find a legal location for instance 'U4_ex_U1_alu_mul_138_45_g79557' (Cell INX20).
Type 'man IMPSP-2020' for more detail.
**ERROR: (IMPSP-2021):	Could not legalize <2> instances in the design. Check warning message IMPSP-270, IMPSP-452 or IMPSP-2020 in log file for more details.
Type 'man IMPSP-2021' for more detail.
Move report: Detail placement moves 21737 insts, mean move: 7.98 um, max move: 103.63 um
	Max move on inst (g3489): (533.21, 22.03) --> (636.30, 22.57)
	Runtime: CPU: 0:00:05.8 REAL: 0:00:04.0 MEM: 1475.4MB
Summary Report:
Instances move: 21737 (out of 21737 movable)
Mean displacement: 7.98 um
Max displacement: 103.63 um (Instance: g3489) (533.212, 22.032) -> (636.3, 22.57)
	Length: 7 sites, height: 1 rows, site name: core, cell type: AN222X0
Total net length = 8.690e+05 (4.188e+05 4.501e+05) (ext = 5.957e+03)
Runtime: CPU: 0:00:05.9 REAL: 0:00:04.0 MEM: 1475.4MB
*** Finished refinePlace (0:04:50 mem=1475.4M) ***
Total net length = 8.954e+05 (4.345e+05 4.609e+05) (ext = 6.128e+03)
*** End of Placement (cpu=0:04:10, real=0:01:23, mem=1475.4M) ***
default core: bins with density >  0.75 = 77.2 % ( 210 / 272 )
Density distribution unevenness ratio = 4.536%
*** Free Virtual Timing Model ...(mem=1475.4M)
Starting IO pin assignment...
The design is not routed. Using flight-line based method for pin assignment.
Completed IO pin assignment.
UM:  flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   final
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   global_place
congRepair running 8 threads
Starting congestion repair ...
[NR-eagl] buildTerm2TermWires    : 1
[NR-eagl] doTrackAssignment      : 1
[NR-eagl] numThreads             : 1
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] numViaLayers=5
[NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=5595 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=22123  numIgnoredNets=0
[NR-eagl] There are 42 clock nets ( 0 with NDR ).
[NR-eagl] EstWL : 215744

[NR-eagl] Usage: 215744 = (105438 H, 110306 V) = (25.25% H, 26.41% V) = (5.145e+05um H, 5.383e+05um V)
[NR-eagl] 
[NR-eagl] Usage: 215845 = (105508 H, 110337 V) = (25.26% H, 26.42% V) = (5.149e+05um H, 5.384e+05um V)
[NR-eagl] 
[NR-eagl] earlyGlobalRoute overflow: 0.01% H + 0.13% V

[NR-eagl] Usage: 215845 = (105508 H, 110337 V) = (25.26% H, 26.42% V) = (5.149e+05um H, 5.384e+05um V)
[NR-eagl] 
[NR-eagl] Usage: 215855 = (105513 H, 110342 V) = (25.26% H, 26.42% V) = (5.149e+05um H, 5.385e+05um V)
[NR-eagl] 
[NR-eagl] Usage: 215855 = (105513 H, 110342 V) = (25.26% H, 26.42% V) = (5.149e+05um H, 5.385e+05um V)
[NR-eagl] 
[NR-eagl] earlyGlobalRoute overflow: 0.01% H + 0.11% V

[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.01% H + 0.05% V
[NR-eagl] Overflow after earlyGlobalRoute 0.01% H + 0.06% V

Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
describeCongestion: hCong = 0.00 vCong = 0.00
Skipped repairing congestion.
[NR-eagl] Layer1(MET1)(F) length: 0.000000e+00um, number of vias: 71939
[NR-eagl] Layer2(MET2)(V) length: 2.292705e+05um, number of vias: 91766
[NR-eagl] Layer3(MET3)(H) length: 3.477288e+05um, number of vias: 17951
[NR-eagl] Layer4(MET4)(V) length: 2.704310e+05um, number of vias: 8461
[NR-eagl] Layer5(MET5)(H) length: 1.801041e+05um, number of vias: 1431
[NR-eagl] Layer6(METTP)(V) length: 6.337960e+04um, number of vias: 0
[NR-eagl] Total length: 1.090914e+06um, number of vias: 191548
End of congRepair (cpu=0:00:01.1, real=0:00:01.0)
*** Finishing place_design default flow ***
**ERROR: (IMPSP-9099):	Scan chains exist in this design but are not defined. Placement and timing QoR can be severely impacted in this case!
It is highly recommend to define scan chains either through input scan def (preferred) or create_scan_chain.
***** Total cpu  0:4:21
***** Total real time  0:1:29
**place_design ... cpu = 0: 4:21, real = 0: 1:29, mem = 1438.4M **

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPTS-403            1  Delay calculation was forced to extrapol...
WARNING   IMPDC-1629           1  The default delay limit was set to %d. T...
WARNING   IMPSP-270            1  Cannot find a legal location for MASTER ...
WARNING   IMPSP-9042           1  Scan chains were not defined, -ignoreSca...
ERROR     IMPSP-9099           2  Scan chains exist in this design but are...
ERROR     IMPSP-2021           1  Could not legalize <%d> instances in the...
WARNING   IMPSP-2020           2  Cannot find a legal location for instanc...
*** Message Summary: 6 warning(s), 3 error(s)

     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   final
WARNING: the TCL for metric messages failed. (error:can't read "last_error_message": no such variable)
default_emulate_view
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:           267            114                                      place_design
[DEV]innovus 4> edit_pin -side Top -layer 4 -spread_type center -spacing 10 -pin {clock {ram_adr[0]} {ram_adr[1]} {ram_adr[2]} {ram_adr[3]} {ram_adr[4]} {ram_adr[5]} {ram_adr[6]} {ram_adr[7]} {ram_adr[8]} {ram_adr[9]} {ram_adr[10]} {ram_adr[11]} {ram_adr[12]} {ram_adr[13]} {ram_adr[14]} {ram_adr[15]}{ram_adr[16]}{ram_adr[17]}}
**WARN: (IMPPTN-1235):	Cannot find pin 4 on partition minimips
**ERROR: (IMPPTN-963):	Either specified pin name for the selected partition does not exist or has status 'cover'. Specify the pin or the list of pins correctly and run the command again.
list element in braces followed by "{ram_adr[16]}{ram_ad" instead of space
[DEV]innovus 5> 

[DEV]innovus 5> edit_pin -side Left -layer 3 -spread_type center -spacing 10 -pin {{ram_adr[18]} {ram_adr[1 [1G9]} {ram_adr[20]} {ram_adr[21]} {ram_adr[22]} {ram_adr[23]} {ram_adr[24]} {ram_adr[25]} {ram_adr[26]} {ram_ [1Gadr[27]} {ram_adr[28]} {ram_adr[29]} {ram_adr[30]} {ram_adr[31]} raedit_pin -side Left -layer 3 -spread_type center -spacing 10 -pin {{ram_adr[18]} {ram_adr[19]} {ram_adr[20]} {ram_adr[21]} {ram_adr[22]} {ram_adr[23]} {ram_adr[24]} {ram_adr[25]} {ram_adr[26]} {ram_adr[27]} {ram_adr[28]} {ram_adr[29]} {ram_adr[30]} {ram_adr[31]} ram_req ram_r_w ram_ack}
m_req ram_r_w ram_ack}
To speed up, if you have to run multiple edit_pin commands then wrap all edit_pin commands within  'setPinAssignMode -pinEditInBatch true' (then edit_pin commands) and 'setPinAssignMode -pinEditInBatch false'
Successfully spread [17] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1445.9M).
[DEV]innovus 6>
 
[DEV]innovus 6> edit_pin -side Bottom -layer 4 -spread_type center -spacing 10 -pin {{ram_data[0]} {ram_dat [1Ga[1]} {ram_data[2]} {ram_data[3]} {ram_data[4]} {ram_data[5]} {ram_data[6]} {ram_data[7]} {ram_data[8]} {ra [1Gm_data[9]} {ram_data[10]} {ram_data[11]} {ram_data[12]} {ram_data[13]} {ram_data[14]} {ram_data[15]} {ram_dedit_pin -side Bottom -layer 4 -spread_type center -spacing 10 -pin {{ram_data[0]} {ram_data[1]} {ram_data[2]} {ram_data[3]} {ram_data[4]} {ram_data[5]} {ram_data[6]} {ram_data[7]} {ram_data[8]} {ram_data[9]} {ram_data[10]} {ram_data[11]} {ram_data[12]} {ram_data[13]} {ram_data[14]} {ram_data[15]} {ram_data[16]} {ram_data[17]}}
 [1Gata[16]} {ram_data[17]}}
To speed up, if you have to run multiple edit_pin commands then wrap all edit_pin commands within  'setPinAssignMode -pinEditInBatch true' (then edit_pin commands) and 'setPinAssignMode -pinEditInBatch false'
Successfully spread [18] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1445.9M).
[DEV]innovus 7> 

[DEV]innovus 7> edit_pin -side Right -layer 3 -spread_type center -spacing 10 -pin {{ram_data[18]} {ram_dat [1Ga[19]} {ram_data[20]} {ram_data[21]} {ram_data[22]} {ram_data[23]} {ram_data[24]} {ram_data[25]} {ram_data[ [1G26]} {ram_data[27]} {ram_data[28]} {ram_data[29]} {ram_data[30]} {ram_data[31]} it_mat reset}edit_pin -side Right -layer 3 -spread_type center -spacing 10 -pin {{ram_data[18]} {ram_data[19]} {ram_data[20]} {ram_data[21]} {ram_data[22]} {ram_data[23]} {ram_data[24]} {ram_data[25]} {ram_data[26]} {ram_data[27]} {ram_data[28]} {ram_data[29]} {ram_data[30]} {ram_data[31]} it_mat reset}

To speed up, if you have to run multiple edit_pin commands then wrap all edit_pin commands within  'setPinAssignMode -pinEditInBatch true' (then edit_pin commands) and 'setPinAssignMode -pinEditInBatch false'
Successfully spread [16] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1445.9M).
[DEV]innovus 8> opt_design -pre_cts -drv
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
**INFO: Enabling Trial Route flow for DRV Fixing.
GigaOpt running with 8 threads.
default_emulate_view
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**opt_design ... cpu = 0:00:00, real = 0:00:00, mem = 1449.9M, totSessionCpu=0:05:17 **
Added -handlePreroute to trialRouteMode
*** opt_design -pre_cts ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.1
Hold Target Slack: user slack 0
**INFO: setOptMode -powerEffort low -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 1.
No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
'set_default_switching_activity' finished successfully.
'set_default_switching_activity' finished successfully.
**WARN: (IMPOPT-3195):	Analysis mode has changed.
Type 'man IMPOPT-3195' for more detail.
Multi-VT timing optimization disabled based on library information.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1449.9M)
Extraction called for design 'minimips' of instances=28137 and nets=22402 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design minimips.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1443.895M)
#################################################################################
# Design Stage: PreRoute
# Design Name: minimips
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
End delay calculation. (MEM=2043.35 CPU=0:00:06.3 REAL=0:00:01.0)
*** CDM Built up (cpu=0:00:07.8  real=0:00:01.0  mem= 2043.4M) ***
*** Done Building Timing Graph (cpu=0:00:08.8 real=0:00:02.0 totSessionCpu=0:05:26 mem=2043.4M)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -2.925  |
|           TNS (ns):|-588.288 |
|    Violating Paths:|   490   |
|          All Paths:|  1765   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      2 (2)       |   -0.226   |      6 (6)       |
|   max_tran     |      1 (89)      |   -1.671   |      1 (89)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 78.724%
------------------------------------------------------------
**opt_design ... cpu = 0:00:11, real = 0:00:03, mem = 1608.5M, totSessionCpu=0:05:27 **
*** Starting optimizing excluded clock nets MEM= 1608.5M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1608.5M) ***
**INFO: Num dontuse cells 532, Num usable cells 749
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 532, Num usable cells 749
Begin: GigaOpt high fanout net optimization
Info: 32 top-level, potential tri-state nets excluded from IPO operation.
Info: 42 clock nets excluded from IPO operation.
*info: There are 10 candidate Buffer cells
*info: There are 10 candidate Inverter cells
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    78.72%|        -|  -2.925|-588.289|   0:00:00.0| 2398.8M|
|    78.72%|        -|  -2.925|-588.289|   0:00:00.0| 2398.8M|
+----------+---------+--------+--------+------------+--------+

*** Finish pre-CTS High Fanout Net Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=2398.7M) ***
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
GigaOpt DRV : Use maxLocalDensity 3.0 (from dbgIPOMaxLocalDensity=0.980000, optModeMaxLocDen=0.98)
Info: 32 top-level, potential tri-state nets excluded from IPO operation.
Info: 42 clock nets excluded from IPO operation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     3   |   155   |     4   |      4  |     0   |     0   |     0   |     0   | -2.93 |          0|          0|          0|  78.72  |            |           |
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | -2.69 |         28|          0|          8|  78.80  |   0:00:04.0|    2398.7M|
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:09.1 real=0:00:04.0 mem=2398.8M) ***

*** Starting refinePlace (0:05:47 mem=2398.8M) ***
Total net length = 9.461e+05 (4.568e+05 4.894e+05) (ext = 2.657e+04)
*** Checked 2 GNC rules.
*** Applying global-net connections...
*** Applied 2 GNC rules (cpu = 0:00:00.0)
**WARN: (IMPSP-315):	Found 28165 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Density distribution unevenness ratio = 4.735%
Density distribution unevenness ratio = 4.719%
**WARN: (IMPSP-2020):	Cannot find a legal location for instance 'U4_ex_U1_alu_mul_138_45_g89940' (Cell INX20).
Type 'man IMPSP-2020' for more detail.
**WARN: (IMPSP-2020):	Cannot find a legal location for instance 'U4_ex_U1_alu_mul_138_45_g79557' (Cell INX20).
Type 'man IMPSP-2020' for more detail.
**ERROR: (IMPSP-2021):	Could not legalize <2> instances in the design. Check warning message IMPSP-270, IMPSP-452 or IMPSP-2020 in log file for more details.
Type 'man IMPSP-2021' for more detail.
Move report: Detail placement moves 261 insts, mean move: 6.50 um, max move: 21.89 um
	Max move on inst (g4369): (529.83, 110.41) --> (546.84, 105.53)
	Runtime: CPU: 0:00:00.8 REAL: 0:00:01.0 MEM: 2431.9MB
Summary Report:
Instances move: 261 (out of 21765 movable)
Mean displacement: 6.50 um
Max displacement: 21.89 um (Instance: g4369) (529.83, 110.41) -> (546.84, 105.53)
	Length: 7 sites, height: 1 rows, site name: core, cell type: AO22X1
Total net length = 9.461e+05 (4.568e+05 4.894e+05) (ext = 2.657e+04)
Runtime: CPU: 0:00:00.9 REAL: 0:00:01.0 MEM: 2431.9MB
*** Finished refinePlace (0:05:48 mem=2431.9M) ***
*** maximum move = 21.89 um ***
*** Finished re-routing un-routed nets (2431.9M) ***

*** Finish Physical Update (cpu=0:00:01.6 real=0:00:01.0 mem=2431.9M) ***
End: GigaOpt DRV Optimization
GigaOpt: Cleaning up trial route
[NR-eagl] Detected a user setting of 'getTrialRouteMode -handlePreroute true' which was ignored.
[NR-eagl] buildTerm2TermWires    : 1
[NR-eagl] doTrackAssignment      : 1
[NR-eagl] numThreads             : 1
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] numViaLayers=5
[NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=5595 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=22151  numIgnoredNets=0
[NR-eagl] There are 42 clock nets ( 0 with NDR ).
[NR-eagl] EstWL : 220122

[NR-eagl] Usage: 220122 = (108069 H, 112053 V) = (25.88% H, 26.83% V) = (5.274e+05um H, 5.468e+05um V)
[NR-eagl] 
[NR-eagl] Usage: 220217 = (108132 H, 112085 V) = (25.89% H, 26.84% V) = (5.277e+05um H, 5.470e+05um V)
[NR-eagl] 
[NR-eagl] earlyGlobalRoute overflow: 0.01% H + 0.06% V

[NR-eagl] Usage: 220217 = (108132 H, 112085 V) = (25.89% H, 26.84% V) = (5.277e+05um H, 5.470e+05um V)
[NR-eagl] 
[NR-eagl] Usage: 220246 = (108144 H, 112102 V) = (25.89% H, 26.84% V) = (5.277e+05um H, 5.471e+05um V)
[NR-eagl] 
[NR-eagl] Usage: 220246 = (108144 H, 112102 V) = (25.89% H, 26.84% V) = (5.277e+05um H, 5.471e+05um V)
[NR-eagl] 
[NR-eagl] earlyGlobalRoute overflow: 0.00% H + 0.04% V

[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.01% H + 0.05% V
[NR-eagl] Overflow after earlyGlobalRoute 0.01% H + 0.06% V

[NR-eagl] Layer1(MET1)(F) length: 0.000000e+00um, number of vias: 71995
[NR-eagl] Layer2(MET2)(V) length: 2.304689e+05um, number of vias: 91858
[NR-eagl] Layer3(MET3)(H) length: 3.495863e+05um, number of vias: 17973
[NR-eagl] Layer4(MET4)(V) length: 2.730706e+05um, number of vias: 8541
[NR-eagl] Layer5(MET5)(H) length: 1.910620e+05um, number of vias: 1470
[NR-eagl] Layer6(METTP)(V) length: 6.799730e+04um, number of vias: 0
[NR-eagl] Total length: 1.112185e+06um, number of vias: 191837
[NR-eagl] End Peak syMemory usage = 1616.3 MB
[NR-eagl] Early Global Router Kernel+IO runtime : 1.17 seconds
GigaOpt: Cleaning up extraction
Extraction called for design 'minimips' of instances=28165 and nets=22430 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design minimips.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:01.0  MEM: 1612.762M)
GigaOpt: Cleaning up delay & timing
#################################################################################
# Design Stage: PreRoute
# Design Name: minimips
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
End delay calculation. (MEM=2106.4 CPU=0:00:06.0 REAL=0:00:01.0)
*** CDM Built up (cpu=0:00:07.5  real=0:00:01.0  mem= 2106.4M) ***
Begin: GigaOpt DRV Optimization (small scale fixing)
Info: 32 top-level, potential tri-state nets excluded from IPO operation.
Info: 42 clock nets excluded from IPO operation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|    14   |    14   |    14   |     14  |     0   |     0   |     0   |     0   | -2.71 |          0|          0|          0|  78.80  |            |           |
|    14   |    14   |    14   |     14  |     0   |     0   |     0   |     0   | -2.71 |          0|          0|          0|  78.80  |   0:00:00.0|    2445.6M|
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:00.8 real=0:00:00.0 mem=2445.6M) ***

End: GigaOpt DRV Optimization (small scale fixing)
GigaOpt: Cleaning up delay & timing
GigaOpt DRV: restore maxLocalDensity to 0.98

------------------------------------------------------------
     Summary (cpu=0.57min real=0.35min mem=1705.0M)                             
------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -2.708  |
|           TNS (ns):|-258.230 |
|    Violating Paths:|   314   |
|          All Paths:|  1765   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |     18 (18)      |
|   max_tran     |      0 (0)       |   0.000    |     14 (14)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 78.799%
Routing Overflow: 0.01% H and 0.06% V
------------------------------------------------------------
**opt_design ... cpu = 0:00:46, real = 0:00:25, mem = 1701.0M, totSessionCpu=0:06:02 **
<optDesign CMD> Restore Using all VT Cells
Reported timing to dir ./timingReports
**opt_design ... cpu = 0:00:48, real = 0:00:26, mem = 1711.0M, totSessionCpu=0:06:04 **

------------------------------------------------------------
     opt_design Final Summary                             
------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -2.708  | -2.708  | -0.066  |  0.993  |
|           TNS (ns):|-258.230 |-258.057 | -0.173  |  0.000  |
|    Violating Paths:|   314   |   311   |    3    |    0    |
|          All Paths:|  1765   |  1723   |   41    |   103   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |     18 (18)      |
|   max_tran     |      0 (0)       |   0.000    |     14 (14)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 78.799%
Routing Overflow: 0.01% H and 0.06% V
------------------------------------------------------------
**opt_design ... cpu = 0:00:49, real = 0:00:27, mem = 1709.0M, totSessionCpu=0:06:06 **
**WARN: (IMPOPT-3195):	Analysis mode has changed.
Type 'man IMPOPT-3195' for more detail.
*** Finished opt_design ***
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                       -258.230            -2.708  final
WARNING: the TCL for metric messages failed. (error:can't read "last_error_message": no such variable)
default_emulate_view
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:         74.45            142          -258.230            -2.708  opt_design_prects_drv
0
[DEV]innovus 9> edit_pin -side Top -layer 4 -spread_type center -spacing 30 -pin {clock {ram_adr[0]} {ram_adr[1]} {ram_adr[2]} {ram_adr[3]} {ram_adr[4]} {ram_adr[5]} {ram_adr[6]} {ram_adr[7]} {ram_adr[8]} {ram_adr[9]} {ram_adr[10]} {ram_adr[11]} {ram_adr[12]} {ram_adr[13]} {ram_adr[14]} {ram_adr[15]}{ram_adr[16]}{ram_adr[17]}}
**WARN: (IMPPTN-1235):	Cannot find pin 4 on partition minimips
**ERROR: (IMPPTN-963):	Either specified pin name for the selected partition does not exist or has status 'cover'. Specify the pin or the list of pins correctly and run the command again.
list element in braces followed by "{ram_adr[16]}{ram_ad" instead of space
[DEV]innovus 10> 

[DEV]innovus 10> edit_pin -side Left -layer 3 -spread_type center -spacing 30 -pin {{ram_adr[18]} {ram_adr[ [1G19]} {ram_adr[20]} {ram_adr[21]} {ram_adr[22]} {ram_adr[23]} {ram_adr[24]} {ram_adr[25]} {ram_adr[26]} {ram [1G_adr[27]} {ram_adr[28]} {ram_adr[29]} {ram_adr[30]} {ram_adr[31]} ram_req ram_r_w ram_ackedit_pin -side Left -layer 3 -spread_type center -spacing 30 -pin {{ram_adr[18]} {ram_adr[19]} {ram_adr[20]} {ram_adr[21]} {ram_adr[22]} {ram_adr[23]} {ram_adr[24]} {ram_adr[25]} {ram_adr[26]} {ram_adr[27]} {ram_adr[28]} {ram_adr[29]} {ram_adr[30]} {ram_adr[31]} ram_req ram_r_w ram_ack}
}
To speed up, if you have to run multiple edit_pin commands then wrap all edit_pin commands within  'setPinAssignMode -pinEditInBatch true' (then edit_pin commands) and 'setPinAssignMode -pinEditInBatch false'
Successfully spread [17] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1709.0M).
[DEV]innovus 11> 

[DEV]innovus 11> edit_pin -side Bottom -layer 4 -spread_type center -spacing 30 -pin {{ram_data[0]} {ram_da [1Gta[1]} {ram_data[2]} {ram_data[3]} {ram_data[4]} {ram_data[5]} {ram_data[6]} {ram_data[7]} {ram_data[8]} {r [1Gam_data[9]} {ram_data[10]} {ram_data[11]} {ram_data[12]} {ram_data[13]} {ram_data[14]} {ram_data[15]} {ram_ [1Gdata[16]} {ram_data[17]}}
edit_pin -side Bottom -layer 4 -spread_type center -spacing 30 -pin {{ram_data[0]} {ram_data[1]} {ram_data[2]} {ram_data[3]} {ram_data[4]} {ram_data[5]} {ram_data[6]} {ram_data[7]} {ram_data[8]} {ram_data[9]} {ram_data[10]} {ram_data[11]} {ram_data[12]} {ram_data[13]} {ram_data[14]} {ram_data[15]} {ram_data[16]} {ram_data[17]}}
To speed up, if you have to run multiple edit_pin commands then wrap all edit_pin commands within  'setPinAssignMode -pinEditInBatch true' (then edit_pin commands) and 'setPinAssignMode -pinEditInBatch false'
Successfully spread [18] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1709.0M).
[DEV]innovus 12> 

[DEV]innovus 12> edit_pin -side Right -layer 3 -spread_type center -spacing 30 -pin {{ram_data[18]} {ram_da [1Gta[19]} {ram_data[20]} {ram_data[21]} {ram_data[22]} {ram_data[23]} {ram_data[24]} {ram_data[25]} {ram_data [1G[26]} {ram_data[27]} {ram_data[28]} {ram_data[29]} {ram_data[30]} {ram_data[31]} it_mat reset}
edit_pin -side Right -layer 3 -spread_type center -spacing 30 -pin {{ram_data[18]} {ram_data[19]} {ram_data[20]} {ram_data[21]} {ram_data[22]} {ram_data[23]} {ram_data[24]} {ram_data[25]} {ram_data[26]} {ram_data[27]} {ram_data[28]} {ram_data[29]} {ram_data[30]} {ram_data[31]} it_mat reset}
To speed up, if you have to run multiple edit_pin commands then wrap all edit_pin commands within  'setPinAssignMode -pinEditInBatch true' (then edit_pin commands) and 'setPinAssignMode -pinEditInBatch false'
Successfully spread [16] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1709.0M).
[DEV]innovus 13> opt_design -pre_cts -drv
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
**INFO: Enabling Trial Route flow for DRV Fixing.
GigaOpt running with 8 threads.
default_emulate_view
**opt_design ... cpu = 0:00:00, real = 0:00:00, mem = 1663.2M, totSessionCpu=0:06:21 **
*** opt_design -pre_cts ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.1
Hold Target Slack: user slack 0
**INFO: setOptMode -powerEffort low -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 1.
Multi-VT timing optimization disabled based on library information.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1663.2M)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -2.708  |
|           TNS (ns):|-258.230 |
|    Violating Paths:|   314   |
|          All Paths:|  1765   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |     18 (18)      |
|   max_tran     |      0 (0)       |   0.000    |     14 (14)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 78.799%
------------------------------------------------------------
**opt_design ... cpu = 0:00:03, real = 0:00:02, mem = 1656.5M, totSessionCpu=0:06:24 **
*** Starting optimizing excluded clock nets MEM= 1656.5M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1656.5M) ***
**INFO: Num dontuse cells 532, Num usable cells 749
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 532, Num usable cells 749
Begin: GigaOpt high fanout net optimization
Info: 32 top-level, potential tri-state nets excluded from IPO operation.
Info: 42 clock nets excluded from IPO operation.
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    78.80%|        -|  -2.708|-258.230|   0:00:00.0| 2445.1M|
|    78.80%|        -|  -2.708|-258.230|   0:00:00.0| 2445.1M|
+----------+---------+--------+--------+------------+--------+

*** Finish pre-CTS High Fanout Net Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=2445.1M) ***
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
GigaOpt DRV : Use maxLocalDensity 3.0 (from dbgIPOMaxLocalDensity=0.98, optModeMaxLocDen=0.98)
Info: 32 top-level, potential tri-state nets excluded from IPO operation.
Info: 42 clock nets excluded from IPO operation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|    14   |    14   |    14   |     14  |     0   |     0   |     0   |     0   | -2.71 |          0|          0|          0|  78.80  |            |           |
|    14   |    14   |    14   |     14  |     0   |     0   |     0   |     0   | -2.71 |          0|          0|          0|  78.80  |   0:00:00.0|    2445.1M|
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:00.7 real=0:00:00.0 mem=2445.1M) ***

End: GigaOpt DRV Optimization
GigaOpt: Cleaning up trial route
[NR-eagl] Detected a user setting of 'getTrialRouteMode -handlePreroute true' which was ignored.
[NR-eagl] Started earlyGlobalRoute kernel
[NR-eagl] Initial Peak syMemory usage = 2237.2 MB
[NR-eagl] buildTerm2TermWires    : 1
[NR-eagl] doTrackAssignment      : 1
[NR-eagl] numThreads             : 1
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] numViaLayers=5
[NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=5595 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=22151  numIgnoredNets=0
[NR-eagl] There are 42 clock nets ( 0 with NDR ).
[NR-eagl] EstWL : 220440

[NR-eagl] Usage: 220440 = (108388 H, 112052 V) = (25.95% H, 26.83% V) = (5.289e+05um H, 5.468e+05um V)
[NR-eagl] 
[NR-eagl] Usage: 220543 = (108452 H, 112091 V) = (25.97% H, 26.84% V) = (5.292e+05um H, 5.470e+05um V)
[NR-eagl] 
[NR-eagl] earlyGlobalRoute overflow: 0.01% H + 0.07% V

[NR-eagl] Usage: 220543 = (108452 H, 112091 V) = (25.97% H, 26.84% V) = (5.292e+05um H, 5.470e+05um V)
[NR-eagl] 
[NR-eagl] Usage: 220570 = (108464 H, 112106 V) = (25.97% H, 26.84% V) = (5.293e+05um H, 5.471e+05um V)
[NR-eagl] 
[NR-eagl] Usage: 220570 = (108464 H, 112106 V) = (25.97% H, 26.84% V) = (5.293e+05um H, 5.471e+05um V)
[NR-eagl] 
[NR-eagl] earlyGlobalRoute overflow: 0.01% H + 0.04% V

[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.01% H + 0.06% V
[NR-eagl] Overflow after earlyGlobalRoute 0.01% H + 0.07% V

[NR-eagl] Layer1(MET1)(F) length: 0.000000e+00um, number of vias: 71995
[NR-eagl] Layer2(MET2)(V) length: 2.300526e+05um, number of vias: 91797
[NR-eagl] Layer3(MET3)(H) length: 3.502847e+05um, number of vias: 17991
[NR-eagl] Layer4(MET4)(V) length: 2.760362e+05um, number of vias: 8547
[NR-eagl] Layer5(MET5)(H) length: 1.918893e+05um, number of vias: 1452
[NR-eagl] Layer6(METTP)(V) length: 6.552314e+04um, number of vias: 0
[NR-eagl] Total length: 1.113786e+06um, number of vias: 191782
[NR-eagl] End Peak syMemory usage = 1627.9 MB
[NR-eagl] Early Global Router Kernel+IO runtime : 0.98 seconds
GigaOpt: Cleaning up extraction
Extraction called for design 'minimips' of instances=28165 and nets=22430 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design minimips.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:01.0  MEM: 1624.379M)
GigaOpt: Cleaning up delay & timing
#################################################################################
# Design Stage: PreRoute
# Design Name: minimips
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
End delay calculation. (MEM=2171.73 CPU=0:00:06.1 REAL=0:00:01.0)
*** CDM Built up (cpu=0:00:07.6  real=0:00:01.0  mem= 2171.7M) ***
Begin: GigaOpt DRV Optimization (small scale fixing)
Info: 32 top-level, potential tri-state nets excluded from IPO operation.
Info: 42 clock nets excluded from IPO operation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|    14   |    14   |    14   |     14  |     0   |     0   |     0   |     0   | -2.71 |          0|          0|          0|  78.80  |            |           |
|    14   |    14   |    14   |     14  |     0   |     0   |     0   |     0   | -2.71 |          0|          0|          0|  78.80  |   0:00:00.0|    2453.7M|
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:00.8 real=0:00:00.0 mem=2453.7M) ***

End: GigaOpt DRV Optimization (small scale fixing)
GigaOpt: Cleaning up delay & timing
GigaOpt DRV: restore maxLocalDensity to 0.98

------------------------------------------------------------
     Summary (cpu=0.38min real=0.23min mem=1711.5M)                             
------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -2.705  |
|           TNS (ns):|-258.409 |
|    Violating Paths:|   314   |
|          All Paths:|  1765   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |     18 (18)      |
|   max_tran     |      0 (0)       |   0.000    |     14 (14)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 78.799%
Routing Overflow: 0.01% H and 0.07% V
------------------------------------------------------------
**opt_design ... cpu = 0:00:26, real = 0:00:17, mem = 1711.5M, totSessionCpu=0:06:47 **
<optDesign CMD> Restore Using all VT Cells
Reported timing to dir ./timingReports
**opt_design ... cpu = 0:00:28, real = 0:00:18, mem = 1721.5M, totSessionCpu=0:06:49 **

------------------------------------------------------------
     opt_design Final Summary                             
------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -2.705  | -2.705  | -0.066  |  0.981  |
|           TNS (ns):|-258.409 |-258.235 | -0.173  |  0.000  |
|    Violating Paths:|   314   |   311   |    3    |    0    |
|          All Paths:|  1765   |  1723   |   41    |   103   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |     18 (18)      |
|   max_tran     |      0 (0)       |   0.000    |     14 (14)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 78.799%
Routing Overflow: 0.01% H and 0.07% V
------------------------------------------------------------
**opt_design ... cpu = 0:00:30, real = 0:00:19, mem = 1719.5M, totSessionCpu=0:06:51 **
*** Finished opt_design ***
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                       -258.409            -2.705  final
WARNING: the TCL for metric messages failed. (error:can't read "last_error_message": no such variable)
default_emulate_view
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:         45.08             96          -258.409            -2.705  opt_design_prects_drv
0
[DEV]innovus 14> edit_pin -side Top -layer 4 -spread_type center -spacing 300 -pin {clock {ram_adr[0]} {ram_adr[1]} {ram_adr[2]} {ram_adr[3]} {ram_adr[4]} {ram_adr[5]} {ram_adr[6]} {ram_adr[7]} {ram_adr[8]} {ram_adr[9]} {ram_adr[10]} {ram_adr[11]} {ram_adr[12]} {ram_adr[13]} {ram_adr[14]} {ram_adr[15]}{ram_adr[16]}{ram_adr[17]}}
**WARN: (IMPPTN-1235):	Cannot find pin 4 on partition minimips
**ERROR: (IMPPTN-963):	Either specified pin name for the selected partition does not exist or has status 'cover'. Specify the pin or the list of pins correctly and run the command again.
list element in braces followed by "{ram_adr[16]}{ram_ad" instead of space
[
DEV]innovus 15> 
[DEV]innovus 15> edit_pin -side Left -layer 3 -spread_type center -spacing 300 -pin {{ram_adr[18]} {ram_adr [1G[19]} {ram_adr[20]} {ram_adr[21]} {ram_adr[22]} {ram_adr[23]} {ram_adr[24]} {ram_adr[25]} {ram_adr[26]} {ra [1Gm_adr[27]} {ram_adr[28]} {ram_adr[29]} {ram_adr[30]} {ram_adr[31]} redit_pin -side Left -layer 3 -spread_type center -spacing 300 -pin {{ram_adr[18]} {ram_adr[19]} {ram_adr[20]} {ram_adr[21]} {ram_adr[22]} {ram_adr[23]} {ram_adr[24]} {ram_adr[25]} {ram_adr[26]} {ram_adr[27]} {ram_adr[28]} {ram_adr[29]} {ram_adr[30]} {ram_adr[31]} ram_req ram_r_w ram_ack}
am_req ram_r_w ram_ack}
To speed up, if you have to run multiple edit_pin commands then wrap all edit_pin commands within  'setPinAssignMode -pinEditInBatch true' (then edit_pin commands) and 'setPinAssignMode -pinEditInBatch false'
Selected [17] pin for spreading. Could not spread (14 out of 17) pins because of constraints on the selected pins or because of some blockage (pin blockage, routing blockage, power stripes etc.) on the selected region.

Following pins are not spread:
  ram_adr[18]
  ram_adr[19]
  ram_adr[20]
  ram_adr[21]
  ram_adr[22]
  ram_adr[23]
  ram_adr[24]
  ram_adr[28]
  ram_adr[29]
  ram_adr[30]
  ram_adr[31]
  ram_req
  ram_r_w
  ram_ack
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1719.5M).
[DEV]innovus 16>
 
[DEV]innovus 16> edit_pin -side Bottom -layer 4 -spread_type center -spacing 300 -pin {{ram_data[0]} {ram_d [1Gata[1]} {ram_data[2]} {ram_data[3]} {ram_data[4]} {ram_data[5]} {ram_data[6]} {ram_data[7]} {ram_data[8]} { [1Gram_data[9]} {ram_data[10]} {ram_data[11]} {ram_data[12]} {ram_data[13]} {ram_data[14]} {ram_data[15]} {ram [1G_data[16]} {ram_data[17]}edit_pin -side Bottom -layer 4 -spread_type center -spacing 300 -pin {{ram_data[0]} {ram_data[1]} {ram_data[2]} {ram_data[3]} {ram_data[4]} {ram_data[5]} {ram_data[6]} {ram_data[7]} {ram_data[8]} {ram_data[9]} {ram_data[10]} {ram_data[11]} {ram_data[12]} {ram_data[13]} {ram_data[14]} {ram_data[15]} {ram_data[16]} {ram_data[17]}}
}
To speed up, if you have to run multiple edit_pin commands then wrap all edit_pin commands within  'setPinAssignMode -pinEditInBatch true' (then edit_pin commands) and 'setPinAssignMode -pinEditInBatch false'
Selected [18] pin for spreading. Could not spread (16 out of 18) pins because of constraints on the selected pins or because of some blockage (pin blockage, routing blockage, power stripes etc.) on the selected region.

Following pins are not spread:
  ram_data[0]
  ram_data[1]
  ram_data[2]
  ram_data[3]
  ram_data[4]
  ram_data[5]
  ram_data[6]
  ram_data[7]
  ram_data[10]
  ram_data[11]
  ram_data[12]
  ram_data[13]
  ram_data[14]
  ram_data[15]
  ram_data[16]
  ram_data[17]
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1719.5M).
[DEV]innovus 17> 

[DEV]innovus 17> edit_pin -side Right -layer 3 -spread_type center -spacing 300 -pin {{ram_data[18]} {ram_d [1Gata[19]} {ram_data[20]} {ram_data[21]} {ram_data[22]} {ram_data[23]} {ram_data[24]} {ram_data[25]} {ram_dat [1Ga[26]} {ram_data[27]} {ram_data[28]} {ram_data[29]} {ram_data[30]} {ram_data[31]}edit_pin -side Right -layer 3 -spread_type center -spacing 300 -pin {{ram_data[18]} {ram_data[19]} {ram_data[20]} {ram_data[21]} {ram_data[22]} {ram_data[23]} {ram_data[24]} {ram_data[25]} {ram_data[26]} {ram_data[27]} {ram_data[28]} {ram_data[29]} {ram_data[30]} {ram_data[31]} it_mat reset}
 it_mat reset}
To speed up, if you have to run multiple edit_pin commands then wrap all edit_pin commands within  'setPinAssignMode -pinEditInBatch true' (then edit_pin commands) and 'setPinAssignMode -pinEditInBatch false'
Selected [16] pin for spreading. Could not spread (14 out of 16) pins because of constraints on the selected pins or because of some blockage (pin blockage, routing blockage, power stripes etc.) on the selected region.

Following pins are not spread:
  ram_data[18]
  ram_data[19]
  ram_data[20]
  ram_data[21]
  ram_data[22]
  ram_data[23]
  ram_data[24]
  ram_data[27]
  ram_data[28]
  ram_data[29]
  ram_data[30]
  ram_data[31]
  it_mat
  reset
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1719.5M).
[DEV]innovus 18> opt_design -pre_cts -drv
**WARN: (IMPOPT-576):	44 nets have unplaced terms. 
Type 'man IMPOPT-576' for more detail.
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
**INFO: Enabling Trial Route flow for DRV Fixing.
GigaOpt running with 8 threads.
default_emulate_view
**WARN: (IMPOPT-665):	reset : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	ram_ack : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	it_mat : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	ram_req : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	ram_r_w : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	ram_adr[31] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	ram_adr[30] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	ram_adr[29] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	ram_adr[28] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	ram_adr[24] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	ram_adr[23] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	ram_adr[22] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	ram_adr[21] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	ram_adr[20] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	ram_adr[19] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	ram_adr[18] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	ram_data[31] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	ram_data[30] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	ram_data[29] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	ram_data[28] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (EMS-27):	Message (IMPOPT-665) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**opt_design ... cpu = 0:00:00, real = 0:00:00, mem = 1678.9M, totSessionCpu=0:07:05 **
*** opt_design -pre_cts ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.1
Hold Target Slack: user slack 0
**INFO: setOptMode -powerEffort low -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 1.
Multi-VT timing optimization disabled based on library information.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1678.9M)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -2.705  |
|           TNS (ns):|-258.409 |
|    Violating Paths:|   314   |
|          All Paths:|  1765   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |     18 (18)      |
|   max_tran     |      0 (0)       |   0.000    |     14 (14)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 78.799%
------------------------------------------------------------
**opt_design ... cpu = 0:00:03, real = 0:00:02, mem = 1670.1M, totSessionCpu=0:07:08 **
*** Starting optimizing excluded clock nets MEM= 1670.1M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1670.1M) ***
**INFO: Num dontuse cells 532, Num usable cells 749
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 532, Num usable cells 749
Begin: GigaOpt high fanout net optimization
Info: 32 top-level, potential tri-state nets excluded from IPO operation.
Info: 42 clock nets excluded from IPO operation.
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    78.80%|        -|  -2.705|-258.408|   0:00:00.0| 2455.3M|
|    78.80%|        -|  -2.705|-258.408|   0:00:00.0| 2455.2M|
+----------+---------+--------+--------+------------+--------+

*** Finish pre-CTS High Fanout Net Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=2455.2M) ***
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
GigaOpt DRV : Use maxLocalDensity 3.0 (from dbgIPOMaxLocalDensity=0.98, optModeMaxLocDen=0.98)
Info: 32 top-level, potential tri-state nets excluded from IPO operation.
Info: 42 clock nets excluded from IPO operation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|    14   |    14   |    14   |     14  |     0   |     0   |     0   |     0   | -2.71 |          0|          0|          0|  78.80  |            |           |
|    14   |    14   |    14   |     14  |     0   |     0   |     0   |     0   | -2.71 |          0|          0|          0|  78.80  |   0:00:00.0|    2455.2M|
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:00.8 real=0:00:01.0 mem=2455.2M) ***

End: GigaOpt DRV Optimization
GigaOpt: Cleaning up trial route
[NR-eagl] Detected a user setting of 'getTrialRouteMode -handlePreroute true' which was ignored.
[NR-eagl] Started earlyGlobalRoute kernel
[NR-eagl] Initial Peak syMemory usage = 2247.3 MB
[NR-eagl] buildTerm2TermWires    : 1
[NR-eagl] doTrackAssignment      : 1
[NR-eagl] numThreads             : 1
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] numViaLayers=5
[NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=5595 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=22138  numIgnoredNets=0
[NR-eagl] There are 42 clock nets ( 0 with NDR ).
[NR-eagl] EstWL : 216216

[NR-eagl] Usage: 216216 = (105921 H, 110295 V) = (25.36% H, 26.41% V) = (5.169e+05um H, 5.382e+05um V)
[NR-eagl] 
[NR-eagl] Usage: 216324 = (105986 H, 110338 V) = (25.38% H, 26.42% V) = (5.172e+05um H, 5.384e+05um V)
[NR-eagl] 
[NR-eagl] earlyGlobalRoute overflow: 0.01% H + 0.06% V

[NR-eagl] Usage: 216324 = (105986 H, 110338 V) = (25.38% H, 26.42% V) = (5.172e+05um H, 5.384e+05um V)
[NR-eagl] 
[NR-eagl] Usage: 216344 = (105992 H, 110352 V) = (25.38% H, 26.42% V) = (5.172e+05um H, 5.385e+05um V)
[NR-eagl] 
[NR-eagl] Usage: 216344 = (105992 H, 110352 V) = (25.38% H, 26.42% V) = (5.172e+05um H, 5.385e+05um V)
[NR-eagl] 
[NR-eagl] earlyGlobalRoute overflow: 0.00% H + 0.03% V

[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.01% H + 0.05% V
[NR-eagl] Overflow after earlyGlobalRoute 0.01% H + 0.05% V

[NR-eagl] Layer1(MET1)(F) length: 0.000000e+00um, number of vias: 71982
[NR-eagl] Layer2(MET2)(V) length: 2.284492e+05um, number of vias: 91779
[NR-eagl] Layer3(MET3)(H) length: 3.476499e+05um, number of vias: 17963
[NR-eagl] Layer4(MET4)(V) length: 2.705600e+05um, number of vias: 8498
[NR-eagl] Layer5(MET5)(H) length: 1.823559e+05um, number of vias: 1461
[NR-eagl] Layer6(METTP)(V) length: 6.393897e+04um, number of vias: 0
[NR-eagl] Total length: 1.092954e+06um, number of vias: 191683
[NR-eagl] End Peak syMemory usage = 1641.4 MB
[NR-eagl] Early Global Router Kernel+IO runtime : 1.18 seconds
GigaOpt: Cleaning up extraction
Extraction called for design 'minimips' of instances=28165 and nets=22430 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design minimips.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1637.871M)
GigaOpt: Cleaning up delay & timing
#################################################################################
# Design Stage: PreRoute
# Design Name: minimips
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
End delay calculation. (MEM=2136.7 CPU=0:00:06.2 REAL=0:00:01.0)
*** CDM Built up (cpu=0:00:07.8  real=0:00:02.0  mem= 2136.7M) ***
Begin: GigaOpt DRV Optimization (small scale fixing)
Info: 32 top-level, potential tri-state nets excluded from IPO operation.
Info: 42 clock nets excluded from IPO operation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     2   |     2   |     2   |      2  |     0   |     0   |     0   |     0   | -2.70 |          0|          0|          0|  78.80  |            |           |
|     2   |     2   |     2   |      2  |     0   |     0   |     0   |     0   | -2.70 |          0|          0|          0|  78.80  |   0:00:00.0|    2456.8M|
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:00.8 real=0:00:01.0 mem=2456.8M) ***

End: GigaOpt DRV Optimization (small scale fixing)
GigaOpt: Cleaning up delay & timing
GigaOpt DRV: restore maxLocalDensity to 0.98

------------------------------------------------------------
     Summary (cpu=0.39min real=0.25min mem=1716.2M)                             
------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -2.700  |
|           TNS (ns):|-257.014 |
|    Violating Paths:|   314   |
|          All Paths:|  1765   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      6 (6)       |
|   max_tran     |      0 (0)       |   0.000    |      2 (2)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 78.799%
Routing Overflow: 0.01% H and 0.05% V
------------------------------------------------------------
**opt_design ... cpu = 0:00:27, real = 0:00:17, mem = 1716.2M, totSessionCpu=0:07:33 **
<optDesign CMD> Restore Using all VT Cells
Reported timing to dir ./timingReports
**opt_design ... cpu = 0:00:29, real = 0:00:18, mem = 1728.2M, totSessionCpu=0:07:34 **

------------------------------------------------------------
     opt_design Final Summary                             
------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -2.700  | -2.700  | -0.066  |  1.015  |
|           TNS (ns):|-257.014 |-256.841 | -0.173  |  0.000  |
|    Violating Paths:|   314   |   311   |    3    |    0    |
|          All Paths:|  1765   |  1723   |   41    |   103   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      6 (6)       |
|   max_tran     |      0 (0)       |   0.000    |      2 (2)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 78.799%
Routing Overflow: 0.01% H and 0.05% V
------------------------------------------------------------
**opt_design ... cpu = 0:00:31, real = 0:00:20, mem = 1726.2M, totSessionCpu=0:07:36 **
*** Finished opt_design ***
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                       -257.014            -2.700  final
WARNING: the TCL for metric messages failed. (error:can't read "last_error_message": no such variable)
default_emulate_view
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:         45.19             72          -257.014            -2.700  opt_design_prects_drv
0
[DEV]innovus 19> clear
[3;J[H[2J[DEV]innovus 20> edit_pin -side Top -layer 4 -spread_type center -spacing 30 -pin {clock {ram_adr[0]} {ram_adr[1]} {ram_adr[2]} {ram_adr[3]} {ram_adr[4]} {ram_adr[5]} {ram_adr[6]} {ram_adr[7]} {ram_adr[8]} {ram_adr[9]} {ram_adr[10]} {ram_adr[11]} {ram_adr[12]} {ram_adr[13]} {ram_adr[14]} {ram_adr[15]}{ram_adr[16]}{ram_adr[17]}}
**WARN: (IMPPTN-1235):	Cannot find pin 4 on partition minimips
**ERROR: (IMPPTN-963):	Either specified pin name for the selected partition does not exist or has status 'cover'. Specify the pin or the list of pins correctly and run the command again.
list element in braces followed by "{ram_adr[16]}{ram_ad" instead of space
[DEV]innovus 21> 

[DEV]innovus 21> edit_pin -side Left -layer 3 -spread_type center -spacing 30 -pin {{ram_adr[18]} {ram_adr[ [1G19]} {ram_adr[20]} {ram_adr[21]} {ram_adr[22]} {ram_adr[23]} {ram_adr[24]} {ram_adr[25]} {ram_adr[26]} {ram [1G_adr[27]} {ram_adr[28]} {ram_adr[29]} {ram_adr[30]} {ram_adr[31]} ram_req ram_r_w ram_ack}
edit_pin -side Left -layer 3 -spread_type center -spacing 30 -pin {{ram_adr[18]} {ram_adr[19]} {ram_adr[20]} {ram_adr[21]} {ram_adr[22]} {ram_adr[23]} {ram_adr[24]} {ram_adr[25]} {ram_adr[26]} {ram_adr[27]} {ram_adr[28]} {ram_adr[29]} {ram_adr[30]} {ram_adr[31]} ram_req ram_r_w ram_ack}
To speed up, if you have to run multiple edit_pin commands then wrap all edit_pin commands within  'setPinAssignMode -pinEditInBatch true' (then edit_pin commands) and 'setPinAssignMode -pinEditInBatch false'
Successfully spread [17] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1726.2M).
[DEV]innovus 22> 

[DEV]innovus 22> edit_pin -side Bottom -layer 4 -spread_type center -spacing 30 -pin {{ram_data[0]} {ram_da [1Gta[1]} {ram_data[2]} {ram_data[3]} {ram_data[4]} {ram_data[5]} {ram_data[6]} {ram_data[7]} {ram_data[8]} {r [1Gam_data[9]} {ram_data[10]} {ram_data[11]} {ram_data[12]} {ram_data[13]} {ram_data[14]} {ram_data[15]} {ram_ [1Gdata[16]} {ram_data[17]}}
edit_pin -side Bottom -layer 4 -spread_type center -spacing 30 -pin {{ram_data[0]} {ram_data[1]} {ram_data[2]} {ram_data[3]} {ram_data[4]} {ram_data[5]} {ram_data[6]} {ram_data[7]} {ram_data[8]} {ram_data[9]} {ram_data[10]} {ram_data[11]} {ram_data[12]} {ram_data[13]} {ram_data[14]} {ram_data[15]} {ram_data[16]} {ram_data[17]}}
To speed up, if you have to run multiple edit_pin commands then wrap all edit_pin commands within  'setPinAssignMode -pinEditInBatch true' (then edit_pin commands) and 'setPinAssignMode -pinEditInBatch false'
Successfully spread [18] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1726.2M).
[DEV]innovus 23> 

[DEV]innovus 23> edit_pin -side Right -layer 3 -spread_type center -spacing 30 -pin {{ram_data[18]} {ram_da [1Gta[19]} {ram_data[20]} {ram_data[21]} {ram_data[22]} {ram_data[23]} {ram_data[24]} {ram_data[25]} {ram_data [1G[26]} {ram_data[27]} {ram_data[28]} {ram_data[29]} {ram_data[30]} {ram_data[31]} itedit_pin -side Right -layer 3 -spread_type center -spacing 30 -pin {{ram_data[18]} {ram_data[19]} {ram_data[20]} {ram_data[21]} {ram_data[22]} {ram_data[23]} {ram_data[24]} {ram_data[25]} {ram_data[26]} {ram_data[27]} {ram_data[28]} {ram_data[29]} {ram_data[30]} {ram_data[31]} it_mat reset}
_mat reset}
To speed up, if you have to run multiple edit_pin commands then wrap all edit_pin commands within  'setPinAssignMode -pinEditInBatch true' (then edit_pin commands) and 'setPinAssignMode -pinEditInBatch false'
Successfully spread [16] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1726.2M).
[DEV]innovus 24> opt_design -pre_cts -drv
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
**INFO: Enabling Trial Route flow for DRV Fixing.
GigaOpt running with 8 threads.
default_emulate_view
**opt_design ... cpu = 0:00:00, real = 0:00:00, mem = 1684.1M, totSessionCpu=0:08:12 **
*** opt_design -pre_cts ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.1
Hold Target Slack: user slack 0
**INFO: setOptMode -powerEffort low -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 1.
Multi-VT timing optimization disabled based on library information.
Start to check current routing status for nets...
All nets will be re-routed.
End to check current routing status for nets (mem=1684.1M)
[NR-eagl] Detected a user setting of 'getTrialRouteMode -handlePreroute true' which was ignored.
[NR-eagl] Started earlyGlobalRoute kernel
[NR-eagl] Initial Peak syMemory usage = 1684.1 MB
[NR-eagl] buildTerm2TermWires    : 1
[NR-eagl] doTrackAssignment      : 1
[NR-eagl] numThreads             : 1
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] numViaLayers=5
[NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=5595 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=22151  numIgnoredNets=0
[NR-eagl] There are 42 clock nets ( 0 with NDR ).
[NR-eagl] EstWL : 220440

[NR-eagl] Usage: 220440 = (108388 H, 112052 V) = (25.95% H, 26.83% V) = (5.289e+05um H, 5.468e+05um V)
[NR-eagl] 
[NR-eagl] Usage: 220543 = (108452 H, 112091 V) = (25.97% H, 26.84% V) = (5.292e+05um H, 5.470e+05um V)
[NR-eagl] 
[NR-eagl] earlyGlobalRoute overflow: 0.01% H + 0.07% V

[NR-eagl] Usage: 220543 = (108452 H, 112091 V) = (25.97% H, 26.84% V) = (5.292e+05um H, 5.470e+05um V)
[NR-eagl] 
[NR-eagl] Usage: 220570 = (108464 H, 112106 V) = (25.97% H, 26.84% V) = (5.293e+05um H, 5.471e+05um V)
[NR-eagl] 
[NR-eagl] Usage: 220570 = (108464 H, 112106 V) = (25.97% H, 26.84% V) = (5.293e+05um H, 5.471e+05um V)
[NR-eagl] 
[NR-eagl] earlyGlobalRoute overflow: 0.01% H + 0.04% V

[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.01% H + 0.06% V
[NR-eagl] Overflow after earlyGlobalRoute 0.01% H + 0.07% V

[NR-eagl] Layer1(MET1)(F) length: 0.000000e+00um, number of vias: 71995
[NR-eagl] Layer2(MET2)(V) length: 2.300526e+05um, number of vias: 91797
[NR-eagl] Layer3(MET3)(H) length: 3.502847e+05um, number of vias: 17991
[NR-eagl] Layer4(MET4)(V) length: 2.760362e+05um, number of vias: 8547
[NR-eagl] Layer5(MET5)(H) length: 1.918893e+05um, number of vias: 1452
[NR-eagl] Layer6(METTP)(V) length: 6.552314e+04um, number of vias: 0
[NR-eagl] Total length: 1.113786e+06um, number of vias: 191782
[NR-eagl] End Peak syMemory usage = 1602.2 MB
[NR-eagl] Early Global Router Kernel+IO runtime : 1.28 seconds
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Extraction called for design 'minimips' of instances=28165 and nets=22430 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design minimips.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1598.605M)
#################################################################################
# Design Stage: PreRoute
# Design Name: minimips
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
End delay calculation. (MEM=2135.17 CPU=0:00:06.0 REAL=0:00:01.0)
*** CDM Built up (cpu=0:00:07.5  real=0:00:02.0  mem= 2135.2M) ***
*** Done Building Timing Graph (cpu=0:00:08.5 real=0:00:02.0 totSessionCpu=0:08:27 mem=2135.2M)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -2.705  |
|           TNS (ns):|-258.409 |
|    Violating Paths:|   314   |
|          All Paths:|  1765   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |     18 (18)      |
|   max_tran     |      0 (0)       |   0.000    |     14 (14)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 78.799%
------------------------------------------------------------
**opt_design ... cpu = 0:00:16, real = 0:00:09, mem = 1676.5M, totSessionCpu=0:08:27 **
*** Starting optimizing excluded clock nets MEM= 1676.5M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1676.5M) ***
**INFO: Num dontuse cells 532, Num usable cells 749
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 532, Num usable cells 749
Begin: GigaOpt high fanout net optimization
Info: 32 top-level, potential tri-state nets excluded from IPO operation.
Info: 42 clock nets excluded from IPO operation.
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    78.80%|        -|  -2.705|-258.408|   0:00:00.0| 2463.2M|
|    78.80%|        -|  -2.705|-258.408|   0:00:00.0| 2463.2M|
+----------+---------+--------+--------+------------+--------+

*** Finish pre-CTS High Fanout Net Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=2463.2M) ***
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
GigaOpt DRV : Use maxLocalDensity 3.0 (from dbgIPOMaxLocalDensity=0.98, optModeMaxLocDen=0.98)
Info: 32 top-level, potential tri-state nets excluded from IPO operation.
Info: 42 clock nets excluded from IPO operation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|    14   |    14   |    14   |     14  |     0   |     0   |     0   |     0   | -2.71 |          0|          0|          0|  78.80  |            |           |
|    14   |    14   |    14   |     14  |     0   |     0   |     0   |     0   | -2.71 |          0|          0|          0|  78.80  |   0:00:00.0|    2463.2M|
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:00.7 real=0:00:00.0 mem=2463.2M) ***

End: GigaOpt DRV Optimization
GigaOpt: Cleaning up trial route
[NR-eagl] Detected a user setting of 'getTrialRouteMode -handlePreroute true' which was ignored.
[NR-eagl] Started earlyGlobalRoute kernel
[NR-eagl] Initial Peak syMemory usage = 2248.3 MB
[NR-eagl] buildTerm2TermWires    : 1
[NR-eagl] doTrackAssignment      : 1
[NR-eagl] numThreads             : 1
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] numViaLayers=5
[NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=5595 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=22151  numIgnoredNets=0
[NR-eagl] There are 42 clock nets ( 0 with NDR ).
[NR-eagl] EstWL : 220440

[NR-eagl] Usage: 220440 = (108388 H, 112052 V) = (25.95% H, 26.83% V) = (5.289e+05um H, 5.468e+05um V)
[NR-eagl] 
[NR-eagl] Usage: 220543 = (108452 H, 112091 V) = (25.97% H, 26.84% V) = (5.292e+05um H, 5.470e+05um V)
[NR-eagl] 
[NR-eagl] earlyGlobalRoute overflow: 0.01% H + 0.07% V

[NR-eagl] Usage: 220543 = (108452 H, 112091 V) = (25.97% H, 26.84% V) = (5.292e+05um H, 5.470e+05um V)
[NR-eagl] 
[NR-eagl] Usage: 220570 = (108464 H, 112106 V) = (25.97% H, 26.84% V) = (5.293e+05um H, 5.471e+05um V)
[NR-eagl] 
[NR-eagl] Usage: 220570 = (108464 H, 112106 V) = (25.97% H, 26.84% V) = (5.293e+05um H, 5.471e+05um V)
[NR-eagl] 
[NR-eagl] earlyGlobalRoute overflow: 0.01% H + 0.04% V

[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.01% H + 0.06% V
[NR-eagl] Overflow after earlyGlobalRoute 0.01% H + 0.07% V

[NR-eagl] Layer1(MET1)(F) length: 0.000000e+00um, number of vias: 71995
[NR-eagl] Layer2(MET2)(V) length: 2.300526e+05um, number of vias: 91797
[NR-eagl] Layer3(MET3)(H) length: 3.502847e+05um, number of vias: 17991
[NR-eagl] Layer4(MET4)(V) length: 2.760362e+05um, number of vias: 8547
[NR-eagl] Layer5(MET5)(H) length: 1.918893e+05um, number of vias: 1452
[NR-eagl] Layer6(METTP)(V) length: 6.552314e+04um, number of vias: 0
[NR-eagl] Total length: 1.113786e+06um, number of vias: 191782
[NR-eagl] End Peak syMemory usage = 1655.8 MB
[NR-eagl] Early Global Router Kernel+IO runtime : 1.20 seconds
GigaOpt: Cleaning up extraction
Extraction called for design 'minimips' of instances=28165 and nets=22430 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design minimips.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1652.254M)
GigaOpt: Cleaning up delay & timing
#################################################################################
# Design Stage: PreRoute
# Design Name: minimips
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
End delay calculation. (MEM=2187.73 CPU=0:00:06.0 REAL=0:00:01.0)
*** CDM Built up (cpu=0:00:07.4  real=0:00:01.0  mem= 2187.7M) ***
Begin: GigaOpt DRV Optimization (small scale fixing)
Info: 32 top-level, potential tri-state nets excluded from IPO operation.
Info: 42 clock nets excluded from IPO operation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|    14   |    14   |    14   |     14  |     0   |     0   |     0   |     0   | -2.71 |          0|          0|          0|  78.80  |            |           |
|    14   |    14   |    14   |     14  |     0   |     0   |     0   |     0   | -2.71 |          0|          0|          0|  78.80  |   0:00:00.0|    2469.7M|
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:00.8 real=0:00:00.0 mem=2469.7M) ***

End: GigaOpt DRV Optimization (small scale fixing)
GigaOpt: Cleaning up delay & timing
GigaOpt DRV: restore maxLocalDensity to 0.98

------------------------------------------------------------
     Summary (cpu=0.36min real=0.20min mem=1729.9M)                             
------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -2.705  |
|           TNS (ns):|-258.409 |
|    Violating Paths:|   314   |
|          All Paths:|  1765   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |     18 (18)      |
|   max_tran     |      0 (0)       |   0.000    |     14 (14)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 78.799%
Routing Overflow: 0.01% H and 0.07% V
------------------------------------------------------------
**opt_design ... cpu = 0:00:38, real = 0:00:23, mem = 1729.9M, totSessionCpu=0:08:50 **
<optDesign CMD> Restore Using all VT Cells
Reported timing to dir ./timingReports
**opt_design ... cpu = 0:00:40, real = 0:00:24, mem = 1733.9M, totSessionCpu=0:08:52 **

------------------------------------------------------------
     opt_design Final Summary                             
------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -2.705  | -2.705  | -0.066  |  0.981  |
|           TNS (ns):|-258.409 |-258.235 | -0.173  |  0.000  |
|    Violating Paths:|   314   |   311   |    3    |    0    |
|          All Paths:|  1765   |  1723   |   41    |   103   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |     18 (18)      |
|   max_tran     |      0 (0)       |   0.000    |     14 (14)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 78.799%
Routing Overflow: 0.01% H and 0.07% V
------------------------------------------------------------
**opt_design ... cpu = 0:00:42, real = 0:00:25, mem = 1731.9M, totSessionCpu=0:08:54 **
*** Finished opt_design ***
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                       -258.409            -2.705  final
WARNING: the TCL for metric messages failed. (error:can't read "last_error_message": no such variable)
default_emulate_view
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:         77.32            197          -258.409            -2.705  opt_design_prects_drv
0
[DEV]innovus 25> eval_legacy {setCTSMode -engine ck}
[DEV]innovus 26> Checking spec file integrity...

******* createClockTreeSpec begin *******
Options:  -bufferList BUX0 BUX1 BUX12 BUX16 BUX2 BUX20 BUX3 BUX4 BUX6 BUX8 INX0 INX1 INX12 INX16 INX2 INX20 INX3 INX4 INX6 INX8 -file Clock.ctstch 
New Clock Spec Generation is ON.
New CTE tracing is ON.
Handle Multi Mode on mixed active views: default_emulate_view.
*Info: set_clock_latency is not saved in CTS spec file file because IPO is in usefulSkew mode
INFO: Include DontTouch Net from EDI DB.
Total 1 clock roots are extracted.
createClockTreeSpec invoking cleanupSpecifyClockTree
**WARN: (IMPCK-8086):	The command specifyClockTree is obsolete and will be removed in a future release. This command still works in this release, but to avoid this warning and to ensure compatibility with future releases, transition to a CCOpt-based flow.

Reading clock tree spec file 'Clock.ctstch' ...

RouteType               : FE_CTS_DEFAULT
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M3 M4 
RC Information for View default_emulate_view :
Est. Cap                : 0.134357(V=0.13395 H=0.134764) (ff/um) [0.000134357]
Est. Res                : 0.301629(V=0.301629 H=0.301629)(ohm/um) [0.000301629]
Est. Via Res            : 4.25829(ohm) [8.23269]
Est. Via Cap            : 0.183117(ff)
M1(H) w=0.23(um) s=0.23(um) p=0.61(um) es=0.99(um) cap=0.128(ff/um) res=0.41(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.28(um) s=0.28(um) p=0.63(um) es=0.98(um) cap=0.134(ff/um) res=0.302(ohm/um) viaRes=3.9744(ohm) viaCap=0.186661(ff)
M3(H) w=0.28(um) s=0.28(um) p=0.61(um) es=0.94(um) cap=0.135(ff/um) res=0.302(ohm/um) viaRes=4.25829(ohm) viaCap=0.183117(ff)
M4(V) w=0.28(um) s=0.28(um) p=0.63(um) es=0.98(um) cap=0.134(ff/um) res=0.302(ohm/um) viaRes=4.25829(ohm) viaCap=0.183117(ff)
M5(H) w=0.28(um) s=0.28(um) p=0.61(um) es=0.94(um) cap=0.132(ff/um) res=0.302(ohm/um) viaRes=4.25829(ohm) viaCap=0.181299(ff)
M6(V) w=0.44(um) s=0.46(um) p=1.26(um) es=2.08(um) cap=0.11(ff/um) res=0.0836(ohm/um) viaRes=1.3248(ohm) viaCap=0.248205(ff)

RouteType               : FE_CTS_DEFAULT_LEAF
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M3 M4 
RC Information for View default_emulate_view :
Est. Cap                : 0.134357(V=0.13395 H=0.134764) (ff/um) [0.000134357]
Est. Res                : 0.301629(V=0.301629 H=0.301629)(ohm/um) [0.000301629]
Est. Via Res            : 4.25829(ohm) [8.23269]
Est. Via Cap            : 0.183117(ff)
M1(H) w=0.23(um) s=0.23(um) p=0.61(um) es=0.99(um) cap=0.128(ff/um) res=0.41(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.28(um) s=0.28(um) p=0.63(um) es=0.98(um) cap=0.134(ff/um) res=0.302(ohm/um) viaRes=3.9744(ohm) viaCap=0.186661(ff)
M3(H) w=0.28(um) s=0.28(um) p=0.61(um) es=0.94(um) cap=0.135(ff/um) res=0.302(ohm/um) viaRes=4.25829(ohm) viaCap=0.183117(ff)
M4(V) w=0.28(um) s=0.28(um) p=0.63(um) es=0.98(um) cap=0.134(ff/um) res=0.302(ohm/um) viaRes=4.25829(ohm) viaCap=0.183117(ff)
M5(H) w=0.28(um) s=0.28(um) p=0.61(um) es=0.94(um) cap=0.132(ff/um) res=0.302(ohm/um) viaRes=4.25829(ohm) viaCap=0.181299(ff)
M6(V) w=0.44(um) s=0.46(um) p=1.26(um) es=2.08(um) cap=0.11(ff/um) res=0.0836(ohm/um) viaRes=1.3248(ohm) viaCap=0.248205(ff)

Switching off Advanced RC Correlation modes in AAE mode.
Active Analysis Views for CTS are,
#1 default_emulate_view
Default Analysis Views is default_emulate_view


****** AutoClockRootPin ******
AutoClockRootPin 1: clock
# NoGating         NO
# SetDPinAsSync    NO
# SetIoPinAsSync   NO
# SetAsyncSRPinAsSync   NO
# SetTriStEnPinAsSync   NO
# SetBBoxPinAsSync   NO
# RouteClkNet      YES
# PostOpt          YES
# RouteType        FE_CTS_DEFAULT
# LeafRouteType    FE_CTS_DEFAULT_LEAF

***** !! NOTE !! *****

CTS treats D-pins and I/O pins as non-synchronous pins by default.
If you want to change the behavior, you need to use the SetDPinAsSync
or SetIoPinAsSync statement in the clock tree specification file,
or use the setCTSMode -traceDPinAsLeaf {true|false} command,
or use the setCTSMode -traceIoPinAsLeaf {true|false} command
before specifyClockTree command.

*** End specifyClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=1741.9M) ***
*** End createClockTreeSpec (cpu=0:00:00.4, real=0:00:01.0, mem=1741.9M) ***
-engine ck                              # enums={ck ccopt auto ccopt_from_edi_spec}, default=auto, user setting
**clockDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1690.3M **
eval_legacy { report_message -start_cmd }
setCTSMode -engine ck -moveGateLimit 25
<clockDesign INFO> 'setCTSMode -routeClkNet true' is set inside clockDesign.

<clockDesign CMD> cleanupSpecifyClockTree
<clockDesign CMD> specifyClockTree -file Clock.ctstch
**WARN: (IMPCK-8086):	The command specifyClockTree is obsolete and will be removed in a future release. This command still works in this release, but to avoid this warning and to ensure compatibility with future releases, transition to a CCOpt-based flow.
Checking spec file integrity...

Reading clock tree spec file 'Clock.ctstch' ...

RouteType               : FE_CTS_DEFAULT
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M3 M4 
RC Information for View default_emulate_view :
Est. Cap                : 0.134357(V=0.13395 H=0.134764) (ff/um) [0.000134357]
Est. Res                : 0.301629(V=0.301629 H=0.301629)(ohm/um) [0.000301629]
Est. Via Res            : 4.25829(ohm) [8.23269]
Est. Via Cap            : 0.183117(ff)
M1(H) w=0.23(um) s=0.23(um) p=0.61(um) es=0.99(um) cap=0.128(ff/um) res=0.41(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.28(um) s=0.28(um) p=0.63(um) es=0.98(um) cap=0.134(ff/um) res=0.302(ohm/um) viaRes=3.9744(ohm) viaCap=0.186661(ff)
M3(H) w=0.28(um) s=0.28(um) p=0.61(um) es=0.94(um) cap=0.135(ff/um) res=0.302(ohm/um) viaRes=4.25829(ohm) viaCap=0.183117(ff)
M4(V) w=0.28(um) s=0.28(um) p=0.63(um) es=0.98(um) cap=0.134(ff/um) res=0.302(ohm/um) viaRes=4.25829(ohm) viaCap=0.183117(ff)
M5(H) w=0.28(um) s=0.28(um) p=0.61(um) es=0.94(um) cap=0.132(ff/um) res=0.302(ohm/um) viaRes=4.25829(ohm) viaCap=0.181299(ff)
M6(V) w=0.44(um) s=0.46(um) p=1.26(um) es=2.08(um) cap=0.11(ff/um) res=0.0836(ohm/um) viaRes=1.3248(ohm) viaCap=0.248205(ff)

RouteType               : FE_CTS_DEFAULT_LEAF
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M3 M4 
RC Information for View default_emulate_view :
Est. Cap                : 0.134357(V=0.13395 H=0.134764) (ff/um) [0.000134357]
Est. Res                : 0.301629(V=0.301629 H=0.301629)(ohm/um) [0.000301629]
Est. Via Res            : 4.25829(ohm) [8.23269]
Est. Via Cap            : 0.183117(ff)
M1(H) w=0.23(um) s=0.23(um) p=0.61(um) es=0.99(um) cap=0.128(ff/um) res=0.41(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.28(um) s=0.28(um) p=0.63(um) es=0.98(um) cap=0.134(ff/um) res=0.302(ohm/um) viaRes=3.9744(ohm) viaCap=0.186661(ff)
M3(H) w=0.28(um) s=0.28(um) p=0.61(um) es=0.94(um) cap=0.135(ff/um) res=0.302(ohm/um) viaRes=4.25829(ohm) viaCap=0.183117(ff)
M4(V) w=0.28(um) s=0.28(um) p=0.63(um) es=0.98(um) cap=0.134(ff/um) res=0.302(ohm/um) viaRes=4.25829(ohm) viaCap=0.183117(ff)
M5(H) w=0.28(um) s=0.28(um) p=0.61(um) es=0.94(um) cap=0.132(ff/um) res=0.302(ohm/um) viaRes=4.25829(ohm) viaCap=0.181299(ff)
M6(V) w=0.44(um) s=0.46(um) p=1.26(um) es=2.08(um) cap=0.11(ff/um) res=0.0836(ohm/um) viaRes=1.3248(ohm) viaCap=0.248205(ff)

Switching off Advanced RC Correlation modes in AAE mode.
Active Analysis Views for CTS are,
#1 default_emulate_view
Default Analysis Views is default_emulate_view


****** AutoClockRootPin ******
AutoClockRootPin 1: clock
# NoGating         NO
# SetDPinAsSync    NO
# SetIoPinAsSync   NO
# SetAsyncSRPinAsSync   NO
# SetTriStEnPinAsSync   NO
# SetBBoxPinAsSync   NO
# RouteClkNet      YES
# PostOpt          YES
# RouteType        FE_CTS_DEFAULT
# LeafRouteType    FE_CTS_DEFAULT_LEAF

***** !! NOTE !! *****

CTS treats D-pins and I/O pins as non-synchronous pins by default.
If you want to change the behavior, you need to use the SetDPinAsSync
or SetIoPinAsSync statement in the clock tree specification file,
or use the setCTSMode -traceDPinAsLeaf {true|false} command,
or use the setCTSMode -traceIoPinAsLeaf {true|false} command
before specifyClockTree command.

*** End specifyClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=1690.3M) ***
<clockDesign CMD> changeClockStatus -all -fixedBuffers
Redoing specifyClockTree ...
Checking spec file integrity...
**WARN: (IMPSP-270):	Cannot find a legal location for MASTER CELL 'INX20'.
*** Changed status on (1764) instances, and (0) nets in Clock clock.
*** End changeClockStatus (cpu=0:00:00.4, real=0:00:00.0, mem=1690.3M) ***
<clockDesign CMD> deleteClockTree -all
Redoing specifyClockTree ...
Checking spec file integrity...

deleteClockTree Option :  -all 
List of dont use cells: VDDRPADP VDDPADP VDDORPADP VDDOPADP VDDIPADP VDDCPADP POWERCUTP ILP ILHDP JLP JLGDP ILUDP ISHDP JSGDP JSP ISP ISUDP JCAP ICAP ITP ITUDP ITHDP JTGDP JTP ICUDP ICP ICHDP JCP JCGDP GNDRPADP GNDORPADP GNDOPADP GNDIPADP FILLER60P FILLER50P FILLER40P FILLER20P FILLER10P FILLER05P FILLER02P FILLER01P CORNERP CORNERESDP CORNERBP APR15DP APR15P APR10P APR10DP APR04DP APR04P BT1P BBTUD1P BBTHD1P BBT1P BBSUD1P BBSHD1P BBS1P BBLUD1P BBLHD1P BBL1P BBCUD1P BBCHD1P BBCA1P BBC1P BT2SP BBTUD2SP BBTHD2SP BBT2SP BBSUD2SP BBSHD2SP BBS2SP BBLUD2SP BBLHD2SP BBL2SP BBCUD2SP BBCHD2SP BBCA2SP BBC2SP BT2P BBTUD2P BBTHD2P BBT2P BBSUD2P BBSHD2P BBS2P BBLUD2P BBLHD2P BBL2P BBCUD2P BBCHD2P BBCA2P BBC2P BT4SP BBTUD4SP BBTHD4SP BBT4SP BBSUD4SP BBSHD4SP BBS4SP BBLUD4SP BBLHD4SP BBL4SP BBCUD4SP BBCHD4SP BBCA4SP BBC4SP BT8SP BBTUD8SP BBTHD8SP BBT8SP BBSUD8SP BBSHD8SP BBS8SP BBLUD8SP BBLHD8SP BBL8SP BBCUD8SP BBCHD8SP BBCA8SP BBC8SP BT4SMP BBTUD4SMP BBTHD4SMP BBT4SMP BBSUD4SMP BBSHD4SMP BBS4SMP BBLUD4SMP BBLHD4SMP BBL4SMP BBCUD4SMP BBCHD4SMP BBCA4SMP BBC4SMP APR01P APR01DP BT4P BBTUD4P BBTHD4P BBT4P BBSUD4P BBSHD4P BBS4P BBLUD4P BBLHD4P BBL4P BBCUD4P BBCHD4P BBCA4P BBC4P BT8SMP BBTUD8SMP BBTHD8SMP BBT8SMP BBSUD8SMP BBSHD8SMP BBS8SMP BBLUD8SMP BBLHD8SMP BBL8SMP BBCUD8SMP BBCHD8SMP BBCA8SMP BBC8SMP BT16SP BBTUD16SP BBTHD16SP BBT16SP BBSUD16SP BBSHD16SP BBS16SP BBLUD16SP BBLHD16SP BBL16SP BBCUD16SP BBCHD16SP BBCA16SP BBC16SP BT24SP BBTUD24SP BBTHD24SP BBT24SP BBSUD24SP BBSHD24SP BBS24SP BBLUD24SP BBLHD24SP BBL24SP BBCUD24SP BBCHD24SP BBCA24SP BBC24SP BT8P BBTUD8P BBTHD8P BBT8P BBSUD8P BBSHD8P BBS8P BBLUD8P BBLHD8P BBL8P BBCUD8P BBCHD8P BBCA8P BBC8P BT16SMP BBTUD16SMP BBTHD16SMP BBT16SMP BBSUD16SMP BBSHD16SMP BBS16SMP BBLUD16SMP BBLHD16SMP BBL16SMP BBCUD16SMP BBCHD16SMP BBCA16SMP BBC16SMP BT24SMP BBTUD24SMP BBTHD24SMP BBT24SMP BBSUD24SMP BBSHD24SMP BBS24SMP BBLUD24SMP BBLHD24SMP BBL24SMP BBCUD24SMP BBCHD24SMP BBCA24SMP BBC24SMP BT16P BBTUD16P BBTHD16P BBT16P BBSUD16P BBSHD16P BBS16P BBLUD16P BBLHD16P BBL16P BBCUD16P BBCHD16P BBCA16P BBC16P BT24P BBTUD24P BBTHD24P BBT24P BBSUD24P BBSHD24P BBS24P BBLUD24P BBLHD24P BBL24P BBCUD24P BBCHD24P BBCA24P BBC24P BOTGD8SP BOTGD8SMP BOTGD8P BOTGD4SP BOTGD4SMP BOTGD4P BOTGD2SP BOTGD2P BOTGD24SP BOTGD24SMP BOTGD24P BOTGD1P BOTGD16SP BOTGD16SMP BOTGD16P BOT8SP BOT8SMP BOT8P BOT4SP BOT4SMP BOT4P BOT2SP BOT2P BOT24SP BOT24SMP BOT24P BOT1P BOT16SP BOT16SMP BOT16P BOSGD8SP BOSGD8SMP BOSGD8P BOSGD4SP BOSGD4SMP BOSGD4P BOSGD2SP BOSGD2P BOSGD24SP BOSGD24SMP BOSGD24P BOSGD1P BOSGD16SP BOSGD16SMP BOSGD16P BOS8SP BOS8SMP BOS8P BOS4SP BOS4SMP BOS4P BOS2SP BOS2P BOS24SP BOS24SMP BOS24P BOS1P BOS16SP BOS16SMP BOS16P BOLGD8SP BOLGD8SMP BOLGD8P BOLGD4SP BOLGD4SMP BOLGD4P BOLGD2SP BOLGD2P BOLGD24SP BOLGD24SMP BOLGD24P BOLGD1P BOLGD16SP BOLGD16SMP BOLGD16P BOL8SP BOL8SMP BOL8P BOL4SP BOL4SMP BOL4P BOL2SP BOL2P BOL24SP BOL24SMP BOL24P BOL1P BOL16SP BOL16SMP BOL16P BOCGD8SP BOCGD8SMP BOCGD8P BOCGD4SP BOCGD4SMP BOCGD4P BOCGD2SP BOCGD2P BOCGD24SP BOCGD24SMP BOCGD24P BOCGD1P BOCGD16SP BOCGD16SMP BOCGD16P BOCA8SP BOCA8SMP BOCA8P BOCA4SP BOCA4SMP BOCA4P BOCA2SP BOCA2P BOCA24SP BOCA24SMP BOCA24P BOCA1P BOCA16SP BOCA16SMP BOCA16P BOC8SP BOC8SMP BOC8P BOC4SP BOC4SMP BOC4P BOC2SP BOC2P BOC24SP BOC24SMP BOC24P BOC1P BOC16SP BOC16SMP BOC16P BD8SP BD8SMP BD8P BD4SP BD4SMP BD4P BD2SP BD2P BD24SP BD24SMP BD24P BD1P BD16SP BD16SMP BD16P APR00P APR00DP SIGNALHOLD OR8X0 OR8X1 OR7X0 OR7X1 ON333X0 ON333X1 ON332X0 ON332X1 ON331X0 ON331X1 ON322X0 ON322X1 OA333X0 OA333X1 OA332X0 OA332X1 OA331X0 OA331X1 OA322X0 OA322X1 NO8X0 NO8X1 NO7X0 NO7X1 NA8X0 NA8X1 NA7X0 NA7X1 LSOGCPX0 LSOGCPX1 LSOGCPX2 LSOGCPX3 LSOGCPX4 LSOGCPX6 LSOGCPX8 LSOGCNX0 LSOGCNX1 LSOGCNX2 LSOGCNX3 LSOGCNX4 LSOGCNX6 LSOGCNX8 LSGCPX0 LSGCPX1 LSGCPX2 LSGCPX3 LSGCPX4 LSGCPX6 LSGCPX8 LSGCNX0 LSGCNX1 LSGCNX2 LSGCNX3 LSGCNX4 LSGCNX6 LSGCNX8 LGCPX0 LGCPX1 LGCPX2 LGCPX3 LGCPX4 LGCPX6 LGCPX8 LGCNX0 LGCNX1 LGCNX2 LGCNX3 LGCNX4 LGCNX6 LGCNX8 FEEDCAP7LP FEEDCAP7 FEEDCAP5LP FEEDCAP5 FEEDCAP25LP FEEDCAP25 FEEDCAP2 FEEDCAP15LP FEEDCAP15 FEEDCAP10LP FEEDCAP10 FEED5 FEED25 FEED2 FEED10 FEED1 AO333X0 AO333X1 AO332X0 AO332X1 AO331X0 AO331X1 AO322X0 AO322X1 ANTENNACELLN5 ANTENNACELLN25 ANTENNACELLN2 ANTENNACELLN10 ANTENNACELL5 ANTENNACELL25 ANTENNACELL2 ANTENNACELL10 AND8X0 AND8X1 AND7X0 AND7X1 AN333X0 AN333X1 AN332X0 AN332X1 AN331X0 AN331X1 AN322X0 AN322X1 
List of dont touch cells: VDDRPADP VDDPADP VDDORPADP VDDOPADP VDDIPADP VDDCPADP POWERCUTP ILP ILHDP JLP JLGDP ILUDP ISHDP JSGDP JSP ISP ISUDP JCAP ICAP ITP ITUDP ITHDP JTGDP JTP ICUDP ICP ICHDP JCP JCGDP GNDRPADP GNDORPADP GNDOPADP GNDIPADP FILLER60P FILLER50P FILLER40P FILLER20P FILLER10P FILLER05P FILLER02P FILLER01P CORNERP CORNERESDP CORNERBP APR15DP APR15P APR10P APR10DP APR04DP APR04P BT1P BBTUD1P BBTHD1P BBT1P BBSUD1P BBSHD1P BBS1P BBLUD1P BBLHD1P BBL1P BBCUD1P BBCHD1P BBCA1P BBC1P BT2SP BBTUD2SP BBTHD2SP BBT2SP BBSUD2SP BBSHD2SP BBS2SP BBLUD2SP BBLHD2SP BBL2SP BBCUD2SP BBCHD2SP BBCA2SP BBC2SP BT2P BBTUD2P BBTHD2P BBT2P BBSUD2P BBSHD2P BBS2P BBLUD2P BBLHD2P BBL2P BBCUD2P BBCHD2P BBCA2P BBC2P BT4SP BBTUD4SP BBTHD4SP BBT4SP BBSUD4SP BBSHD4SP BBS4SP BBLUD4SP BBLHD4SP BBL4SP BBCUD4SP BBCHD4SP BBCA4SP BBC4SP BT8SP BBTUD8SP BBTHD8SP BBT8SP BBSUD8SP BBSHD8SP BBS8SP BBLUD8SP BBLHD8SP BBL8SP BBCUD8SP BBCHD8SP BBCA8SP BBC8SP BT4SMP BBTUD4SMP BBTHD4SMP BBT4SMP BBSUD4SMP BBSHD4SMP BBS4SMP BBLUD4SMP BBLHD4SMP BBL4SMP BBCUD4SMP BBCHD4SMP BBCA4SMP BBC4SMP APR01P APR01DP BT4P BBTUD4P BBTHD4P BBT4P BBSUD4P BBSHD4P BBS4P BBLUD4P BBLHD4P BBL4P BBCUD4P BBCHD4P BBCA4P BBC4P BT8SMP BBTUD8SMP BBTHD8SMP BBT8SMP BBSUD8SMP BBSHD8SMP BBS8SMP BBLUD8SMP BBLHD8SMP BBL8SMP BBCUD8SMP BBCHD8SMP BBCA8SMP BBC8SMP BT16SP BBTUD16SP BBTHD16SP BBT16SP BBSUD16SP BBSHD16SP BBS16SP BBLUD16SP BBLHD16SP BBL16SP BBCUD16SP BBCHD16SP BBCA16SP BBC16SP BT24SP BBTUD24SP BBTHD24SP BBT24SP BBSUD24SP BBSHD24SP BBS24SP BBLUD24SP BBLHD24SP BBL24SP BBCUD24SP BBCHD24SP BBCA24SP BBC24SP BT8P BBTUD8P BBTHD8P BBT8P BBSUD8P BBSHD8P BBS8P BBLUD8P BBLHD8P BBL8P BBCUD8P BBCHD8P BBCA8P BBC8P BT16SMP BBTUD16SMP BBTHD16SMP BBT16SMP BBSUD16SMP BBSHD16SMP BBS16SMP BBLUD16SMP BBLHD16SMP BBL16SMP BBCUD16SMP BBCHD16SMP BBCA16SMP BBC16SMP BT24SMP BBTUD24SMP BBTHD24SMP BBT24SMP BBSUD24SMP BBSHD24SMP BBS24SMP BBLUD24SMP BBLHD24SMP BBL24SMP BBCUD24SMP BBCHD24SMP BBCA24SMP BBC24SMP BT16P BBTUD16P BBTHD16P BBT16P BBSUD16P BBSHD16P BBS16P BBLUD16P BBLHD16P BBL16P BBCUD16P BBCHD16P BBCA16P BBC16P BT24P BBTUD24P BBTHD24P BBT24P BBSUD24P BBSHD24P BBS24P BBLUD24P BBLHD24P BBL24P BBCUD24P BBCHD24P BBCA24P BBC24P BOTGD8SP BOTGD8SMP BOTGD8P BOTGD4SP BOTGD4SMP BOTGD4P BOTGD2SP BOTGD2P BOTGD24SP BOTGD24SMP BOTGD24P BOTGD1P BOTGD16SP BOTGD16SMP BOTGD16P BOT8SP BOT8SMP BOT8P BOT4SP BOT4SMP BOT4P BOT2SP BOT2P BOT24SP BOT24SMP BOT24P BOT1P BOT16SP BOT16SMP BOT16P BOSGD8SP BOSGD8SMP BOSGD8P BOSGD4SP BOSGD4SMP BOSGD4P BOSGD2SP BOSGD2P BOSGD24SP BOSGD24SMP BOSGD24P BOSGD1P BOSGD16SP BOSGD16SMP BOSGD16P BOS8SP BOS8SMP BOS8P BOS4SP BOS4SMP BOS4P BOS2SP BOS2P BOS24SP BOS24SMP BOS24P BOS1P BOS16SP BOS16SMP BOS16P BOLGD8SP BOLGD8SMP BOLGD8P BOLGD4SP BOLGD4SMP BOLGD4P BOLGD2SP BOLGD2P BOLGD24SP BOLGD24SMP BOLGD24P BOLGD1P BOLGD16SP BOLGD16SMP BOLGD16P BOL8SP BOL8SMP BOL8P BOL4SP BOL4SMP BOL4P BOL2SP BOL2P BOL24SP BOL24SMP BOL24P BOL1P BOL16SP BOL16SMP BOL16P BOCGD8SP BOCGD8SMP BOCGD8P BOCGD4SP BOCGD4SMP BOCGD4P BOCGD2SP BOCGD2P BOCGD24SP BOCGD24SMP BOCGD24P BOCGD1P BOCGD16SP BOCGD16SMP BOCGD16P BOCA8SP BOCA8SMP BOCA8P BOCA4SP BOCA4SMP BOCA4P BOCA2SP BOCA2P BOCA24SP BOCA24SMP BOCA24P BOCA1P BOCA16SP BOCA16SMP BOCA16P BOC8SP BOC8SMP BOC8P BOC4SP BOC4SMP BOC4P BOC2SP BOC2P BOC24SP BOC24SMP BOC24P BOC1P BOC16SP BOC16SMP BOC16P BD8SP BD8SMP BD8P BD4SP BD4SMP BD4P BD2SP BD2P BD24SP BD24SMP BD24P BD1P BD16SP BD16SMP BD16P APR00P APR00DP SIGNALHOLD FEEDCAP7LP FEEDCAP7 FEEDCAP5LP FEEDCAP5 FEEDCAP25LP FEEDCAP25 FEEDCAP2 FEEDCAP15LP FEEDCAP15 FEEDCAP10LP FEEDCAP10 FEED5 FEED25 FEED2 FEED10 FEED1 ANTENNACELLN5 ANTENNACELLN25 ANTENNACELLN2 ANTENNACELLN10 ANTENNACELL5 ANTENNACELL25 ANTENNACELL2 ANTENNACELL10 
List of valid cells: INX0 INX1 INX2 INX3 INX4 INX6 INX8 INX12 INX16 INX20 BUX0 BUX1 BUX2 BUX3 BUX4 BUX6 BUX8 BUX12 BUX16 BUX20 
*** Removed (0) buffers and (0) inverters in Clock clock.
***** Delete Clock Tree Finished (CPU Time: 0:00:00.0  MEM: 1690.324M)
*** End deleteClockTree (cpu=0:00:00.1, real=0:00:00.0, mem=1690.3M) ***
<clockDesign CMD> ckSynthesis -report clock_report/clock.report -forceReconvergent -breakLoop
Redoing specifyClockTree ...
Checking spec file integrity...
**WARN: (IMPCK-8086):	The command ckSynthesis is obsolete and will be removed in a future release. This command still works in this release, but to avoid this warning and to ensure compatibility with future releases, transition to a CCOpt-based flow.
List of dont use cells: VDDRPADP VDDPADP VDDORPADP VDDOPADP VDDIPADP VDDCPADP POWERCUTP ILP ILHDP JLP JLGDP ILUDP ISHDP JSGDP JSP ISP ISUDP JCAP ICAP ITP ITUDP ITHDP JTGDP JTP ICUDP ICP ICHDP JCP JCGDP GNDRPADP GNDORPADP GNDOPADP GNDIPADP FILLER60P FILLER50P FILLER40P FILLER20P FILLER10P FILLER05P FILLER02P FILLER01P CORNERP CORNERESDP CORNERBP APR15DP APR15P APR10P APR10DP APR04DP APR04P BT1P BBTUD1P BBTHD1P BBT1P BBSUD1P BBSHD1P BBS1P BBLUD1P BBLHD1P BBL1P BBCUD1P BBCHD1P BBCA1P BBC1P BT2SP BBTUD2SP BBTHD2SP BBT2SP BBSUD2SP BBSHD2SP BBS2SP BBLUD2SP BBLHD2SP BBL2SP BBCUD2SP BBCHD2SP BBCA2SP BBC2SP BT2P BBTUD2P BBTHD2P BBT2P BBSUD2P BBSHD2P BBS2P BBLUD2P BBLHD2P BBL2P BBCUD2P BBCHD2P BBCA2P BBC2P BT4SP BBTUD4SP BBTHD4SP BBT4SP BBSUD4SP BBSHD4SP BBS4SP BBLUD4SP BBLHD4SP BBL4SP BBCUD4SP BBCHD4SP BBCA4SP BBC4SP BT8SP BBTUD8SP BBTHD8SP BBT8SP BBSUD8SP BBSHD8SP BBS8SP BBLUD8SP BBLHD8SP BBL8SP BBCUD8SP BBCHD8SP BBCA8SP BBC8SP BT4SMP BBTUD4SMP BBTHD4SMP BBT4SMP BBSUD4SMP BBSHD4SMP BBS4SMP BBLUD4SMP BBLHD4SMP BBL4SMP BBCUD4SMP BBCHD4SMP BBCA4SMP BBC4SMP APR01P APR01DP BT4P BBTUD4P BBTHD4P BBT4P BBSUD4P BBSHD4P BBS4P BBLUD4P BBLHD4P BBL4P BBCUD4P BBCHD4P BBCA4P BBC4P BT8SMP BBTUD8SMP BBTHD8SMP BBT8SMP BBSUD8SMP BBSHD8SMP BBS8SMP BBLUD8SMP BBLHD8SMP BBL8SMP BBCUD8SMP BBCHD8SMP BBCA8SMP BBC8SMP BT16SP BBTUD16SP BBTHD16SP BBT16SP BBSUD16SP BBSHD16SP BBS16SP BBLUD16SP BBLHD16SP BBL16SP BBCUD16SP BBCHD16SP BBCA16SP BBC16SP BT24SP BBTUD24SP BBTHD24SP BBT24SP BBSUD24SP BBSHD24SP BBS24SP BBLUD24SP BBLHD24SP BBL24SP BBCUD24SP BBCHD24SP BBCA24SP BBC24SP BT8P BBTUD8P BBTHD8P BBT8P BBSUD8P BBSHD8P BBS8P BBLUD8P BBLHD8P BBL8P BBCUD8P BBCHD8P BBCA8P BBC8P BT16SMP BBTUD16SMP BBTHD16SMP BBT16SMP BBSUD16SMP BBSHD16SMP BBS16SMP BBLUD16SMP BBLHD16SMP BBL16SMP BBCUD16SMP BBCHD16SMP BBCA16SMP BBC16SMP BT24SMP BBTUD24SMP BBTHD24SMP BBT24SMP BBSUD24SMP BBSHD24SMP BBS24SMP BBLUD24SMP BBLHD24SMP BBL24SMP BBCUD24SMP BBCHD24SMP BBCA24SMP BBC24SMP BT16P BBTUD16P BBTHD16P BBT16P BBSUD16P BBSHD16P BBS16P BBLUD16P BBLHD16P BBL16P BBCUD16P BBCHD16P BBCA16P BBC16P BT24P BBTUD24P BBTHD24P BBT24P BBSUD24P BBSHD24P BBS24P BBLUD24P BBLHD24P BBL24P BBCUD24P BBCHD24P BBCA24P BBC24P BOTGD8SP BOTGD8SMP BOTGD8P BOTGD4SP BOTGD4SMP BOTGD4P BOTGD2SP BOTGD2P BOTGD24SP BOTGD24SMP BOTGD24P BOTGD1P BOTGD16SP BOTGD16SMP BOTGD16P BOT8SP BOT8SMP BOT8P BOT4SP BOT4SMP BOT4P BOT2SP BOT2P BOT24SP BOT24SMP BOT24P BOT1P BOT16SP BOT16SMP BOT16P BOSGD8SP BOSGD8SMP BOSGD8P BOSGD4SP BOSGD4SMP BOSGD4P BOSGD2SP BOSGD2P BOSGD24SP BOSGD24SMP BOSGD24P BOSGD1P BOSGD16SP BOSGD16SMP BOSGD16P BOS8SP BOS8SMP BOS8P BOS4SP BOS4SMP BOS4P BOS2SP BOS2P BOS24SP BOS24SMP BOS24P BOS1P BOS16SP BOS16SMP BOS16P BOLGD8SP BOLGD8SMP BOLGD8P BOLGD4SP BOLGD4SMP BOLGD4P BOLGD2SP BOLGD2P BOLGD24SP BOLGD24SMP BOLGD24P BOLGD1P BOLGD16SP BOLGD16SMP BOLGD16P BOL8SP BOL8SMP BOL8P BOL4SP BOL4SMP BOL4P BOL2SP BOL2P BOL24SP BOL24SMP BOL24P BOL1P BOL16SP BOL16SMP BOL16P BOCGD8SP BOCGD8SMP BOCGD8P BOCGD4SP BOCGD4SMP BOCGD4P BOCGD2SP BOCGD2P BOCGD24SP BOCGD24SMP BOCGD24P BOCGD1P BOCGD16SP BOCGD16SMP BOCGD16P BOCA8SP BOCA8SMP BOCA8P BOCA4SP BOCA4SMP BOCA4P BOCA2SP BOCA2P BOCA24SP BOCA24SMP BOCA24P BOCA1P BOCA16SP BOCA16SMP BOCA16P BOC8SP BOC8SMP BOC8P BOC4SP BOC4SMP BOC4P BOC2SP BOC2P BOC24SP BOC24SMP BOC24P BOC1P BOC16SP BOC16SMP BOC16P BD8SP BD8SMP BD8P BD4SP BD4SMP BD4P BD2SP BD2P BD24SP BD24SMP BD24P BD1P BD16SP BD16SMP BD16P APR00P APR00DP SIGNALHOLD OR8X0 OR8X1 OR7X0 OR7X1 ON333X0 ON333X1 ON332X0 ON332X1 ON331X0 ON331X1 ON322X0 ON322X1 OA333X0 OA333X1 OA332X0 OA332X1 OA331X0 OA331X1 OA322X0 OA322X1 NO8X0 NO8X1 NO7X0 NO7X1 NA8X0 NA8X1 NA7X0 NA7X1 LSOGCPX0 LSOGCPX1 LSOGCPX2 LSOGCPX3 LSOGCPX4 LSOGCPX6 LSOGCPX8 LSOGCNX0 LSOGCNX1 LSOGCNX2 LSOGCNX3 LSOGCNX4 LSOGCNX6 LSOGCNX8 LSGCPX0 LSGCPX1 LSGCPX2 LSGCPX3 LSGCPX4 LSGCPX6 LSGCPX8 LSGCNX0 LSGCNX1 LSGCNX2 LSGCNX3 LSGCNX4 LSGCNX6 LSGCNX8 LGCPX0 LGCPX1 LGCPX2 LGCPX3 LGCPX4 LGCPX6 LGCPX8 LGCNX0 LGCNX1 LGCNX2 LGCNX3 LGCNX4 LGCNX6 LGCNX8 FEEDCAP7LP FEEDCAP7 FEEDCAP5LP FEEDCAP5 FEEDCAP25LP FEEDCAP25 FEEDCAP2 FEEDCAP15LP FEEDCAP15 FEEDCAP10LP FEEDCAP10 FEED5 FEED25 FEED2 FEED10 FEED1 AO333X0 AO333X1 AO332X0 AO332X1 AO331X0 AO331X1 AO322X0 AO322X1 ANTENNACELLN5 ANTENNACELLN25 ANTENNACELLN2 ANTENNACELLN10 ANTENNACELL5 ANTENNACELL25 ANTENNACELL2 ANTENNACELL10 AND8X0 AND8X1 AND7X0 AND7X1 AN333X0 AN333X1 AN332X0 AN332X1 AN331X0 AN331X1 AN322X0 AN322X1 
List of dont touch cells: VDDRPADP VDDPADP VDDORPADP VDDOPADP VDDIPADP VDDCPADP POWERCUTP ILP ILHDP JLP JLGDP ILUDP ISHDP JSGDP JSP ISP ISUDP JCAP ICAP ITP ITUDP ITHDP JTGDP JTP ICUDP ICP ICHDP JCP JCGDP GNDRPADP GNDORPADP GNDOPADP GNDIPADP FILLER60P FILLER50P FILLER40P FILLER20P FILLER10P FILLER05P FILLER02P FILLER01P CORNERP CORNERESDP CORNERBP APR15DP APR15P APR10P APR10DP APR04DP APR04P BT1P BBTUD1P BBTHD1P BBT1P BBSUD1P BBSHD1P BBS1P BBLUD1P BBLHD1P BBL1P BBCUD1P BBCHD1P BBCA1P BBC1P BT2SP BBTUD2SP BBTHD2SP BBT2SP BBSUD2SP BBSHD2SP BBS2SP BBLUD2SP BBLHD2SP BBL2SP BBCUD2SP BBCHD2SP BBCA2SP BBC2SP BT2P BBTUD2P BBTHD2P BBT2P BBSUD2P BBSHD2P BBS2P BBLUD2P BBLHD2P BBL2P BBCUD2P BBCHD2P BBCA2P BBC2P BT4SP BBTUD4SP BBTHD4SP BBT4SP BBSUD4SP BBSHD4SP BBS4SP BBLUD4SP BBLHD4SP BBL4SP BBCUD4SP BBCHD4SP BBCA4SP BBC4SP BT8SP BBTUD8SP BBTHD8SP BBT8SP BBSUD8SP BBSHD8SP BBS8SP BBLUD8SP BBLHD8SP BBL8SP BBCUD8SP BBCHD8SP BBCA8SP BBC8SP BT4SMP BBTUD4SMP BBTHD4SMP BBT4SMP BBSUD4SMP BBSHD4SMP BBS4SMP BBLUD4SMP BBLHD4SMP BBL4SMP BBCUD4SMP BBCHD4SMP BBCA4SMP BBC4SMP APR01P APR01DP BT4P BBTUD4P BBTHD4P BBT4P BBSUD4P BBSHD4P BBS4P BBLUD4P BBLHD4P BBL4P BBCUD4P BBCHD4P BBCA4P BBC4P BT8SMP BBTUD8SMP BBTHD8SMP BBT8SMP BBSUD8SMP BBSHD8SMP BBS8SMP BBLUD8SMP BBLHD8SMP BBL8SMP BBCUD8SMP BBCHD8SMP BBCA8SMP BBC8SMP BT16SP BBTUD16SP BBTHD16SP BBT16SP BBSUD16SP BBSHD16SP BBS16SP BBLUD16SP BBLHD16SP BBL16SP BBCUD16SP BBCHD16SP BBCA16SP BBC16SP BT24SP BBTUD24SP BBTHD24SP BBT24SP BBSUD24SP BBSHD24SP BBS24SP BBLUD24SP BBLHD24SP BBL24SP BBCUD24SP BBCHD24SP BBCA24SP BBC24SP BT8P BBTUD8P BBTHD8P BBT8P BBSUD8P BBSHD8P BBS8P BBLUD8P BBLHD8P BBL8P BBCUD8P BBCHD8P BBCA8P BBC8P BT16SMP BBTUD16SMP BBTHD16SMP BBT16SMP BBSUD16SMP BBSHD16SMP BBS16SMP BBLUD16SMP BBLHD16SMP BBL16SMP BBCUD16SMP BBCHD16SMP BBCA16SMP BBC16SMP BT24SMP BBTUD24SMP BBTHD24SMP BBT24SMP BBSUD24SMP BBSHD24SMP BBS24SMP BBLUD24SMP BBLHD24SMP BBL24SMP BBCUD24SMP BBCHD24SMP BBCA24SMP BBC24SMP BT16P BBTUD16P BBTHD16P BBT16P BBSUD16P BBSHD16P BBS16P BBLUD16P BBLHD16P BBL16P BBCUD16P BBCHD16P BBCA16P BBC16P BT24P BBTUD24P BBTHD24P BBT24P BBSUD24P BBSHD24P BBS24P BBLUD24P BBLHD24P BBL24P BBCUD24P BBCHD24P BBCA24P BBC24P BOTGD8SP BOTGD8SMP BOTGD8P BOTGD4SP BOTGD4SMP BOTGD4P BOTGD2SP BOTGD2P BOTGD24SP BOTGD24SMP BOTGD24P BOTGD1P BOTGD16SP BOTGD16SMP BOTGD16P BOT8SP BOT8SMP BOT8P BOT4SP BOT4SMP BOT4P BOT2SP BOT2P BOT24SP BOT24SMP BOT24P BOT1P BOT16SP BOT16SMP BOT16P BOSGD8SP BOSGD8SMP BOSGD8P BOSGD4SP BOSGD4SMP BOSGD4P BOSGD2SP BOSGD2P BOSGD24SP BOSGD24SMP BOSGD24P BOSGD1P BOSGD16SP BOSGD16SMP BOSGD16P BOS8SP BOS8SMP BOS8P BOS4SP BOS4SMP BOS4P BOS2SP BOS2P BOS24SP BOS24SMP BOS24P BOS1P BOS16SP BOS16SMP BOS16P BOLGD8SP BOLGD8SMP BOLGD8P BOLGD4SP BOLGD4SMP BOLGD4P BOLGD2SP BOLGD2P BOLGD24SP BOLGD24SMP BOLGD24P BOLGD1P BOLGD16SP BOLGD16SMP BOLGD16P BOL8SP BOL8SMP BOL8P BOL4SP BOL4SMP BOL4P BOL2SP BOL2P BOL24SP BOL24SMP BOL24P BOL1P BOL16SP BOL16SMP BOL16P BOCGD8SP BOCGD8SMP BOCGD8P BOCGD4SP BOCGD4SMP BOCGD4P BOCGD2SP BOCGD2P BOCGD24SP BOCGD24SMP BOCGD24P BOCGD1P BOCGD16SP BOCGD16SMP BOCGD16P BOCA8SP BOCA8SMP BOCA8P BOCA4SP BOCA4SMP BOCA4P BOCA2SP BOCA2P BOCA24SP BOCA24SMP BOCA24P BOCA1P BOCA16SP BOCA16SMP BOCA16P BOC8SP BOC8SMP BOC8P BOC4SP BOC4SMP BOC4P BOC2SP BOC2P BOC24SP BOC24SMP BOC24P BOC1P BOC16SP BOC16SMP BOC16P BD8SP BD8SMP BD8P BD4SP BD4SMP BD4P BD2SP BD2P BD24SP BD24SMP BD24P BD1P BD16SP BD16SMP BD16P APR00P APR00DP SIGNALHOLD FEEDCAP7LP FEEDCAP7 FEEDCAP5LP FEEDCAP5 FEEDCAP25LP FEEDCAP25 FEEDCAP2 FEEDCAP15LP FEEDCAP15 FEEDCAP10LP FEEDCAP10 FEED5 FEED25 FEED2 FEED10 FEED1 ANTENNACELLN5 ANTENNACELLN25 ANTENNACELLN2 ANTENNACELLN10 ANTENNACELL5 ANTENNACELL25 ANTENNACELL2 ANTENNACELL10 
List of valid cells: INX0 INX1 INX2 INX3 INX4 INX6 INX8 INX12 INX16 INX20 BUX0 BUX1 BUX2 BUX3 BUX4 BUX6 BUX8 BUX12 BUX16 BUX20 
**WARN: (IMPSP-270):	Cannot find a legal location for MASTER CELL 'INX20'.
***** Allocate Placement Memory Finished (MEM: 1690.324M)

Start to trace clock trees ...
*** Begin Tracer (mem=1690.3M) ***
**INFO: remove cell BUX20 from spec clock, because the cell cannot be placed.
**INFO: remove cell INX20 from spec clock, because the cell cannot be placed.
Tracing Clock clock ...
**WARN: (IMPCK-35):	The fanout_load of the cell's pin (AND2X1/A) is 0.0019. CTS does not support fanout_load which is not equal to 1. Remove -useLibMaxFanout from setCTSMode.
**WARN: (IMPCK-35):	The fanout_load of the cell's pin (AND2X1/B) is 0.0019. CTS does not support fanout_load which is not equal to 1. Remove -useLibMaxFanout from setCTSMode.
**WARN: (IMPCK-35):	The fanout_load of the cell's pin (AND2X1/A) is 0.0019. CTS does not support fanout_load which is not equal to 1. Remove -useLibMaxFanout from setCTSMode.
**WARN: (IMPCK-35):	The fanout_load of the cell's pin (AND2X1/B) is 0.0019. CTS does not support fanout_load which is not equal to 1. Remove -useLibMaxFanout from setCTSMode.
**WARN: (IMPCK-35):	The fanout_load of the cell's pin (AND2X1/A) is 0.0019. CTS does not support fanout_load which is not equal to 1. Remove -useLibMaxFanout from setCTSMode.
**WARN: (IMPCK-35):	The fanout_load of the cell's pin (AND2X1/B) is 0.0019. CTS does not support fanout_load which is not equal to 1. Remove -useLibMaxFanout from setCTSMode.
**WARN: (IMPCK-35):	The fanout_load of the cell's pin (AND2X1/A) is 0.0019. CTS does not support fanout_load which is not equal to 1. Remove -useLibMaxFanout from setCTSMode.
**WARN: (IMPCK-35):	The fanout_load of the cell's pin (AND2X1/B) is 0.0019. CTS does not support fanout_load which is not equal to 1. Remove -useLibMaxFanout from setCTSMode.
**WARN: (IMPCK-35):	The fanout_load of the cell's pin (AND2X1/A) is 0.0019. CTS does not support fanout_load which is not equal to 1. Remove -useLibMaxFanout from setCTSMode.
**WARN: (IMPCK-35):	The fanout_load of the cell's pin (AND2X1/B) is 0.0019. CTS does not support fanout_load which is not equal to 1. Remove -useLibMaxFanout from setCTSMode.
**WARN: (IMPCK-35):	The fanout_load of the cell's pin (AND2X1/A) is 0.0019. CTS does not support fanout_load which is not equal to 1. Remove -useLibMaxFanout from setCTSMode.
**WARN: (IMPCK-35):	The fanout_load of the cell's pin (AND2X1/B) is 0.0019. CTS does not support fanout_load which is not equal to 1. Remove -useLibMaxFanout from setCTSMode.
**WARN: (IMPCK-35):	The fanout_load of the cell's pin (AND2X1/A) is 0.0019. CTS does not support fanout_load which is not equal to 1. Remove -useLibMaxFanout from setCTSMode.
**WARN: (IMPCK-35):	The fanout_load of the cell's pin (AND2X1/B) is 0.0019. CTS does not support fanout_load which is not equal to 1. Remove -useLibMaxFanout from setCTSMode.
**WARN: (IMPCK-35):	The fanout_load of the cell's pin (AND2X1/A) is 0.0019. CTS does not support fanout_load which is not equal to 1. Remove -useLibMaxFanout from setCTSMode.
**WARN: (IMPCK-35):	The fanout_load of the cell's pin (AND2X1/B) is 0.0019. CTS does not support fanout_load which is not equal to 1. Remove -useLibMaxFanout from setCTSMode.
**WARN: (IMPCK-35):	The fanout_load of the cell's pin (AND2X1/A) is 0.0019. CTS does not support fanout_load which is not equal to 1. Remove -useLibMaxFanout from setCTSMode.
**WARN: (IMPCK-35):	The fanout_load of the cell's pin (AND2X1/B) is 0.0019. CTS does not support fanout_load which is not equal to 1. Remove -useLibMaxFanout from setCTSMode.
**WARN: (IMPCK-35):	The fanout_load of the cell's pin (AND2X1/A) is 0.0019. CTS does not support fanout_load which is not equal to 1. Remove -useLibMaxFanout from setCTSMode.
**WARN: (IMPCK-35):	The fanout_load of the cell's pin (AND2X1/B) is 0.0019. CTS does not support fanout_load which is not equal to 1. Remove -useLibMaxFanout from setCTSMode.
**WARN: (EMS-27):	Message (IMPCK-35) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.

Reconvergent mux Check for spec:clock 
============================================================

Reconvergent mux Checks Finished, CPU=0:00:00.0 
============================================================
*** End Tracer (mem=1690.3M) ***
***** Allocate Obstruction Memory  Finished (MEM: 1690.324M)

#############################################################################
#
# Pre-Synthesis Checks and Parameters
#
#############################################################################


Types of Check                                    :          Enabled|Disabled
----------------------------------------------------------------------------

Check cell drive strength                         :          enabled
Check root input transition                       :          enabled
Check pin capacitance                             :          enabled
Check multiple path through MUX                   :          enabled
Check gating depth                                :          enabled
Check placement near clock pins                   :          enabled
Check route blockages over clock pins             :          enabled
Report FIXED, DontUse and DontTouch               :          enabled
clock gating checks                               :          enabled
MacroModel checks                                 :          enabled

Parameters of checking :
CTS uses following values to determine if diagnostic checks are successful.
Use setCTSMode to change default values.
----------------------------------------------------------------------------

1) Pin capacitance check
   Threshold for MaxCap check                     :          90% of constraint (default)
2) Gating depth check
   Maximum gating depth                           :          10 levels (default)
3) Placement near clock pin check
   Threshold distance for placeable location      :          14.64(um) (default)
4) Clock gating location check
   Allowed clock gate detour                      :          913.5(um) (default)
   Allowed clock gate sinks' BBOx overlap ratio   :          0.5 (default)
5) Macromodel check
   MacroModel max delay threshold                 :          0.9 (default)
   MacroModel max skew threshold                  :          0.9 (default)
   MacroModel variance step size                  :          100ps  (default)


****** Clock (clock) Diagnostic check Parameters
Assumed driver input transition                   :          41.1(ps) (derived from INX16)
Threshold for MaxBufTran check                    :          180(ps) derived from 90% (default) MaxBufTran constraint
Threshold for MaxSinkTran check                   :          180(ps) derived from 90% (default) MaxSinkTran constraint
Root Input Transition                             :          [3(ps) 3(ps)]



Max Cap Limit Checks
============================================================

Max Cap Limit Checks Finished, CPU=0:00:00.0 
============================================================

Deep Gating Level Checks
============================================================
** INFO Clock clock has a maximum of 1 levels of logic before synthesis.

Deep Gating Level Checks Finished, CPU=0:00:00.0 
============================================================

Max placement distance Checks
============================================================

Max placement distance Checks Finished, CPU=0:00:00.1 
============================================================

Root input tran Checks
============================================================

Root input tran Checks Finished, CPU=0:00:00.1 
============================================================

Attribute settings check 
============================================================

Following standard cells instances have FIXED placement
---------------------------------------------------------
AND2X1               : RC_CG_DECLONE_HIER_INST/g12
AND2X1               : U8_syscop_RC_CG_HIER_INST41/g12
AND2X1               : U8_syscop_RC_CG_HIER_INST40/g12
AND2X1               : U3_di_RC_CG_HIER_INST4/g12
AND2X1               : U7_banc_RC_CG_HIER_INST9/g13
AND2X1               : U7_banc_RC_CG_HIER_INST39/g13
AND2X1               : U7_banc_RC_CG_HIER_INST38/g13
AND2X1               : U7_banc_RC_CG_HIER_INST37/g13
AND2X1               : U7_banc_RC_CG_HIER_INST36/g13
AND2X1               : U7_banc_RC_CG_HIER_INST35/g13
AND2X1               : U7_banc_RC_CG_HIER_INST34/g13
AND2X1               : U7_banc_RC_CG_HIER_INST33/g13
AND2X1               : U7_banc_RC_CG_HIER_INST32/g13
AND2X1               : U7_banc_RC_CG_HIER_INST31/g13
AND2X1               : U7_banc_RC_CG_HIER_INST30/g13
AND2X1               : U7_banc_RC_CG_HIER_INST29/g13
AND2X1               : U7_banc_RC_CG_HIER_INST28/g13
AND2X1               : U7_banc_RC_CG_HIER_INST27/g13
AND2X1               : U7_banc_RC_CG_HIER_INST26/g13
AND2X1               : U7_banc_RC_CG_HIER_INST25/g13
AND2X1               : U7_banc_RC_CG_HIER_INST24/g13
AND2X1               : U7_banc_RC_CG_HIER_INST23/g13
AND2X1               : U7_banc_RC_CG_HIER_INST22/g13
AND2X1               : U7_banc_RC_CG_HIER_INST21/g13
AND2X1               : U7_banc_RC_CG_HIER_INST20/g13
AND2X1               : U7_banc_RC_CG_HIER_INST19/g13
AND2X1               : U7_banc_RC_CG_HIER_INST18/g13
AND2X1               : U7_banc_RC_CG_HIER_INST17/g13
AND2X1               : U7_banc_RC_CG_HIER_INST16/g13
AND2X1               : U7_banc_RC_CG_HIER_INST15/g13
AND2X1               : U7_banc_RC_CG_HIER_INST14/g13
AND2X1               : U7_banc_RC_CG_HIER_INST13/g13
AND2X1               : U7_banc_RC_CG_HIER_INST12/g13
AND2X1               : U7_banc_RC_CG_HIER_INST11/g13
AND2X1               : U7_banc_RC_CG_HIER_INST10/g13
AND2X1               : U4_ex_U1_alu_RC_CG_HIER_INST7/g13
AND2X1               : U4_ex_U1_alu_RC_CG_HIER_INST6/g13
AND2X1               : U9_bus_ctrl_RC_CG_HIER_INST42/g13
AND2X1               : U2_ei_RC_CG_HIER_INST3/g12
AND2X1               : U2_ei_RC_CG_HIER_INST2/g12
AND2X1               : U1_pf_RC_CG_HIER_INST1/g12

Following instances are marked as DontTouch
+------------------------------------------------------------------------------------------+---------------------------------------+
| Instance                                                                                 | Analysis Views                        |
+------------------------------------------------------------------------------------------+---------------------------------------+
+------------------------------------------------------------------------------------------+---------------------------------------+

Following Cells are marked as DontUse in library 
+-----------------------------------+----------------------------------------------------------------------------------------------+
| Cell                              | Analysis Views                                                                               |
+-----------------------------------+----------------------------------------------------------------------------------------------+

Following Cells are marked as DontUse in SDC
+-----------------------------------+----------------------------------------------------------------------------------------------+
| Cell                              | Analysis Views                                                                               |
+-----------------------------------+----------------------------------------------------------------------------------------------+

Following Cells are marked as DontTouch in library 
+-----------------------------------+----------------------------------------------------------------------------------------------+
| Cell                              | Analysis Views                                                                               |
+-----------------------------------+----------------------------------------------------------------------------------------------+

Following Cells are marked as DontTouch in SDC
+-----------------------------------+----------------------------------------------------------------------------------------------+
| Cell                              | Analysis Views                                                                               |
+-----------------------------------+----------------------------------------------------------------------------------------------+

Attribute settings check Finished, CPU=0:00:00.0 
============================================================

Routing OBS checks
============================================================

Routing OBS Checks Finished, CPU=0:00:00.0 
============================================================

Weak Cell Checks
============================================================


Weak Cell Checks Finished, CPU=0:00:00.0 
============================================================

MacroModel Debugging Check
==========================

MacroModel Debugging Check Finished, CPU=0:00:00.0 
============================================================

Clock gating checks
============================================================

Clock gating Checks Finished, CPU=0:00:00.0 
============================================================

#############################################################################
#
# Summary of Pre-Synthesis Checks
#
#############################################################################


Types of Check                                    :          Number of warnings
----------------------------------------------------------------------------

Check cell drive strength                         :          0
Check root input transition                       :          0
Check pin capacitance                             :          0
Check multiple path through MUX                   :          0
Check gating depth                                :          0
Check placement near clock pins                   :          0
Check route blockages over clock pins             :          0
Report FIXED, DontUse and DontTouch               :          0
clock gating checks                               :          0
MacroModel checks                                 :          0

Switching off Advanced RC Correlation modes in AAE mode.

#############################################################################
#
# During-Synthesis Checks and Parameters
#
#############################################################################


Types of Check                                    :          Enabled|Disabled
----------------------------------------------------------------------------

Check RefinePlacement move distance               :          enabled
Check route layer follows preference              :          enabled
Check route follows guide                         :          enabled
clock gating checks                               :          enabled
Wire resistance check                             :          enabled

Parameters of checking :
CTS uses following values to determine if diagnostic checks are successful.
Use setCTSMode to change default values.
----------------------------------------------------------------------------

1) Route layer follows preference check
   Minimum preferred layer utilization            :          80% (default)
   Minimum length to check threshold              :          126(um) (default)
2) Route follows guide check
   Deviation in length from route guide           :          50% (user set)
   Minimum length to check threshold              :          126(um) (default)
   Delay threshold                                :          10(ps) (default)
3) Saving intermediate database
   Save long-running subtrees time                :          0(min) (default)
   Maximum number of saved databases              :          1 (default)
4) Clock gating location check
   Allowed clock gate detour                      :          913.5(um) (default)
5) Wire resistance check
   Allowed resistance deviation                   :          0.2 (default)
   Resistance threshold                           :          85.1657 Ohm (user set)
   Net length threshold for resistance checks     :          126 um (derived 200*M2 layer pitch)


****** Clock (clock) Diagnostic check Parameters
Assumed driver input transition                   :          41.1(ps) (derived from INX16)
Threshold for MaxBufTran check                    :          180(ps) derived from 90% (default) MaxBufTran constraint
Threshold for MaxSinkTran check                   :          180(ps) derived from 90% (default) MaxSinkTran constraint
Movement threshold                                :          19.672501(um) (derived 5% of MaxBuf strength)
Root Input Transition                             :          [3(ps) 3(ps)]



****** Clock Tree (clock) Structure
Max. Skew           : 160(ps)
Max. Sink Transition: 200(ps)
Max. Buf Transition : 200(ps)
Max. Delay          : 10(ps)
Min. Delay          : 0(ps)
Buffer              : (BUX0) (INX0) (INX1) (BUX1) (INX2) (BUX2) (BUX3) (INX3) (BUX4) (INX4) (INX6) (BUX6) (BUX8) (INX8) (INX12) (BUX12) (BUX16) (INX16) 
Nr. Subtrees                    : 42
Nr. Sinks                       : 1723
Nr.          Rising  Sync Pins  : 1723
Nr. Inverter Rising  Sync Pins  : 0
Nr.          Falling Sync Pins  : 0
Nr. Inverter Falling Sync Pins  : 0
Nr. Unsync Pins                 : 0
***********************************************************
SubTree No: 0

Input_Pin:  (RC_CG_DECLONE_HIER_INST/g12/A)
Output_Pin: (RC_CG_DECLONE_HIER_INST/g12/Q)
Output_Net: (rc_gclk)   
**** CK_START: TopDown Tree Construction for rc_gclk (191-leaf) (mem=1698.3M)

Find 0 route_obs, 0 place_obs, 0 cut_obs  1 fence channel(s), 
 1 channel(s).
Total 3 topdown clustering. 
Trig. Edge Skew=26[405,431*] N191 B13 G1 A27(27.0) L[3,3] score=51840 cpu=0:00:06.0 mem=1692M 

**** CK_END: TopDown Tree Construction for rc_gclk (cpu=0:00:06.0, real=0:00:06.0, mem=1692.3M)



**** CK_START: Update Database (mem=1692.3M)
13 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1692.3M)
**** CK_START: Macro Models Generation (mem=1692.3M)

Macro model: Skew=22[413,434]ps N14 inTran=0/0ps.
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1692.3M)
SubTree No: 1

Input_Pin:  (U8_syscop_RC_CG_HIER_INST41/g12/A)
Output_Pin: (U8_syscop_RC_CG_HIER_INST41/g12/Q)
Output_Net: (U8_syscop_rc_gclk_5742)   
**** CK_START: TopDown Tree Construction for U8_syscop_rc_gclk_5742 (31-leaf) (mem=1692.3M)

Total 3 topdown clustering. 
Trig. Edge Skew=8[338,345*] N31 B3 G1 A11(11.0) L[3,3] score=42433 cpu=0:00:00.0 mem=1692M 

**** CK_END: TopDown Tree Construction for U8_syscop_rc_gclk_5742 (cpu=0:00:00.5, real=0:00:00.0, mem=1692.3M)



**** CK_START: Update Database (mem=1692.3M)
3 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1692.3M)
**** CK_START: Macro Models Generation (mem=1692.3M)

Macro model: Skew=8[337,345]ps N4 inTran=0/0ps.
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1692.3M)
SubTree No: 2

Input_Pin:  (U8_syscop_RC_CG_HIER_INST40/g12/A)
Output_Pin: (U8_syscop_RC_CG_HIER_INST40/g12/Q)
Output_Net: (U8_syscop_rc_gclk)   
**** CK_START: TopDown Tree Construction for U8_syscop_rc_gclk (32-leaf) (mem=1692.3M)

Total 3 topdown clustering. 
Trig. Edge Skew=3[340,342*] N32 B3 G1 A9(9.0) L[4,4] C3/1 score=41361 cpu=0:00:00.0 mem=1692M 

**** CK_END: TopDown Tree Construction for U8_syscop_rc_gclk (cpu=0:00:00.7, real=0:00:01.0, mem=1692.3M)



**** CK_START: Update Database (mem=1692.3M)
3 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1692.3M)
**** CK_START: Macro Models Generation (mem=1692.3M)

Macro model: Skew=3[342,345]ps N4 inTran=0/0ps.
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1692.3M)
SubTree No: 3

Input_Pin:  (U3_di_RC_CG_HIER_INST4/g12/A)
Output_Pin: (U3_di_RC_CG_HIER_INST4/g12/Q)
Output_Net: (U3_di_rc_gclk)   
**** CK_START: TopDown Tree Construction for U3_di_rc_gclk (174-leaf) (mem=1692.3M)

Total 3 topdown clustering. 
Trig. Edge Skew=26[413,439*] N174 B13 G1 A27(27.0) L[3,3] score=52633 cpu=0:00:03.0 mem=1692M 

**** CK_END: TopDown Tree Construction for U3_di_rc_gclk (cpu=0:00:04.0, real=0:00:04.0, mem=1692.3M)



**** CK_START: Update Database (mem=1692.3M)
13 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1692.3M)
**** CK_START: Macro Models Generation (mem=1692.3M)

Macro model: Skew=25[413,438]ps N14 inTran=0/0ps.
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1692.3M)
SubTree No: 4

Input_Pin:  (U7_banc_RC_CG_HIER_INST9/g13/A)
Output_Pin: (U7_banc_RC_CG_HIER_INST9/g13/Q)
Output_Net: (U7_banc_rc_gclk)   
**** CK_START: TopDown Tree Construction for U7_banc_rc_gclk (32-leaf) (mem=1692.3M)

Total 3 topdown clustering. 
Trig. Edge Skew=6[337,343*] N32 B3 G1 A11(11.0) L[3,3] score=42182 cpu=0:00:00.0 mem=1692M 

**** CK_END: TopDown Tree Construction for U7_banc_rc_gclk (cpu=0:00:00.5, real=0:00:01.0, mem=1692.3M)



**** CK_START: Update Database (mem=1692.3M)
3 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1692.3M)
**** CK_START: Macro Models Generation (mem=1692.3M)

Macro model: Skew=6[347,353]ps N4 inTran=0/0ps.
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1692.3M)
SubTree No: 5

Input_Pin:  (U7_banc_RC_CG_HIER_INST39/g13/A)
Output_Pin: (U7_banc_RC_CG_HIER_INST39/g13/Q)
Output_Net: (U7_banc_rc_gclk_14059)   
**** CK_START: TopDown Tree Construction for U7_banc_rc_gclk_14059 (32-leaf) (mem=1692.3M)

Total 3 topdown clustering. 
Trig. Edge Skew=11[347,358*] N32 B3 G1 A9(9.0) L[4,4] C3/1 score=43028 cpu=0:00:00.0 mem=1692M 

**** CK_END: TopDown Tree Construction for U7_banc_rc_gclk_14059 (cpu=0:00:00.5, real=0:00:00.0, mem=1692.3M)



**** CK_START: Update Database (mem=1692.3M)
3 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1692.3M)
**** CK_START: Macro Models Generation (mem=1692.3M)

Macro model: Skew=9[345,354]ps N4 inTran=0/0ps.
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1692.3M)
SubTree No: 6

Input_Pin:  (U7_banc_RC_CG_HIER_INST38/g13/A)
Output_Pin: (U7_banc_RC_CG_HIER_INST38/g13/Q)
Output_Net: (U7_banc_rc_gclk_14056)   
**** CK_START: TopDown Tree Construction for U7_banc_rc_gclk_14056 (32-leaf) (mem=1692.3M)

Total 3 topdown clustering. 
Trig. Edge Skew=16[338,353*] N32 B3 G1 A9(9.0) L[4,4] C3/1 score=42636 cpu=0:00:00.0 mem=1692M 

**** CK_END: TopDown Tree Construction for U7_banc_rc_gclk_14056 (cpu=0:00:00.6, real=0:00:01.0, mem=1692.3M)



**** CK_START: Update Database (mem=1692.3M)
3 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1692.3M)
**** CK_START: Macro Models Generation (mem=1692.3M)

Macro model: Skew=15[337,352]ps N4 inTran=0/0ps.
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1692.3M)
SubTree No: 7

Input_Pin:  (U7_banc_RC_CG_HIER_INST37/g13/A)
Output_Pin: (U7_banc_RC_CG_HIER_INST37/g13/Q)
Output_Net: (U7_banc_rc_gclk_14053)   
**** CK_START: TopDown Tree Construction for U7_banc_rc_gclk_14053 (32-leaf) (mem=1692.3M)

Total 3 topdown clustering. 
Trig. Edge Skew=17[342,359*] N32 B3 G1 A9(9.0) L[4,4] C3/1 score=43199 cpu=0:00:00.0 mem=1692M 

**** CK_END: TopDown Tree Construction for U7_banc_rc_gclk_14053 (cpu=0:00:00.6, real=0:00:00.0, mem=1692.3M)



**** CK_START: Update Database (mem=1692.3M)
3 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1692.3M)
**** CK_START: Macro Models Generation (mem=1692.3M)

Macro model: Skew=16[340,356]ps N4 inTran=0/0ps.
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1692.3M)
SubTree No: 8

Input_Pin:  (U7_banc_RC_CG_HIER_INST36/g13/A)
Output_Pin: (U7_banc_RC_CG_HIER_INST36/g13/Q)
Output_Net: (U7_banc_rc_gclk_14050)   
**** CK_START: TopDown Tree Construction for U7_banc_rc_gclk_14050 (32-leaf) (mem=1692.3M)

Total 3 topdown clustering. 
Trig. Edge Skew=11[339,349*] N32 B3 G1 A11(11.0) L[3,3] score=42881 cpu=0:00:00.0 mem=1692M 

**** CK_END: TopDown Tree Construction for U7_banc_rc_gclk_14050 (cpu=0:00:00.7, real=0:00:01.0, mem=1692.3M)



**** CK_START: Update Database (mem=1692.3M)
3 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1692.3M)
**** CK_START: Macro Models Generation (mem=1692.3M)

Macro model: Skew=11[348,358]ps N4 inTran=0/0ps.
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1692.3M)
SubTree No: 9

Input_Pin:  (U7_banc_RC_CG_HIER_INST35/g13/A)
Output_Pin: (U7_banc_RC_CG_HIER_INST35/g13/Q)
Output_Net: (U7_banc_rc_gclk_14047)   
**** CK_START: TopDown Tree Construction for U7_banc_rc_gclk_14047 (32-leaf) (mem=1692.3M)

Total 3 topdown clustering. 
Trig. Edge Skew=17[341,358*] N32 B3 G1 A9(9.0) L[4,4] C3/1 score=43115 cpu=0:00:00.0 mem=1692M 

**** CK_END: TopDown Tree Construction for U7_banc_rc_gclk_14047 (cpu=0:00:00.7, real=0:00:01.0, mem=1692.3M)



**** CK_START: Update Database (mem=1692.3M)
3 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1692.3M)
**** CK_START: Macro Models Generation (mem=1692.3M)

Macro model: Skew=16[340,356]ps N4 inTran=0/0ps.
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1692.3M)
SubTree No: 10

Input_Pin:  (U7_banc_RC_CG_HIER_INST34/g13/A)
Output_Pin: (U7_banc_RC_CG_HIER_INST34/g13/Q)
Output_Net: (U7_banc_rc_gclk_14044)   
**** CK_START: TopDown Tree Construction for U7_banc_rc_gclk_14044 (32-leaf) (mem=1692.3M)

Total 3 topdown clustering. 
Trig. Edge Skew=16[328,345*] N32 B3 G1 A9(9.0) L[4,4] C3/1 score=41808 cpu=0:00:00.0 mem=1692M 

**** CK_END: TopDown Tree Construction for U7_banc_rc_gclk_14044 (cpu=0:00:00.7, real=0:00:01.0, mem=1692.3M)



**** CK_START: Update Database (mem=1692.3M)
3 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1692.3M)
**** CK_START: Macro Models Generation (mem=1692.3M)

Macro model: Skew=16[330,346]ps N4 inTran=0/0ps.
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1692.3M)
SubTree No: 11

Input_Pin:  (U7_banc_RC_CG_HIER_INST33/g13/A)
Output_Pin: (U7_banc_RC_CG_HIER_INST33/g13/Q)
Output_Net: (U7_banc_rc_gclk_14041)   
**** CK_START: TopDown Tree Construction for U7_banc_rc_gclk_14041 (32-leaf) (mem=1692.3M)

Total 3 topdown clustering. 
Trig. Edge Skew=7[349,356*] N32 B5 G1 A13(13.0) L[3,3] score=43607 cpu=0:00:00.0 mem=1692M 

**** CK_END: TopDown Tree Construction for U7_banc_rc_gclk_14041 (cpu=0:00:00.6, real=0:00:00.0, mem=1692.3M)



**** CK_START: Update Database (mem=1692.3M)
5 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1692.3M)
**** CK_START: Macro Models Generation (mem=1692.3M)

Macro model: Skew=7[348,355]ps N6 inTran=0/0ps.
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1692.3M)
SubTree No: 12

Input_Pin:  (U7_banc_RC_CG_HIER_INST32/g13/A)
Output_Pin: (U7_banc_RC_CG_HIER_INST32/g13/Q)
Output_Net: (U7_banc_rc_gclk_14038)   
**** CK_START: TopDown Tree Construction for U7_banc_rc_gclk_14038 (32-leaf) (mem=1692.3M)

Total 3 topdown clustering. 
Trig. Edge Skew=8[335,342*] N32 B3 G1 A9(9.0) L[4,4] C3/1 score=41446 cpu=0:00:00.0 mem=1692M 

**** CK_END: TopDown Tree Construction for U7_banc_rc_gclk_14038 (cpu=0:00:00.6, real=0:00:01.0, mem=1692.3M)



**** CK_START: Update Database (mem=1692.3M)
3 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1692.3M)
**** CK_START: Macro Models Generation (mem=1692.3M)

Macro model: Skew=10[340,349]ps N4 inTran=0/0ps.
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1692.3M)
SubTree No: 13

Input_Pin:  (U7_banc_RC_CG_HIER_INST31/g13/A)
Output_Pin: (U7_banc_RC_CG_HIER_INST31/g13/Q)
Output_Net: (U7_banc_rc_gclk_14035)   
**** CK_START: TopDown Tree Construction for U7_banc_rc_gclk_14035 (32-leaf) (mem=1692.3M)

Total 3 topdown clustering. 
Trig. Edge Skew=5[340,346*] N32 B5 G1 A13(13.0) L[3,3] score=42551 cpu=0:00:00.0 mem=1692M 

**** CK_END: TopDown Tree Construction for U7_banc_rc_gclk_14035 (cpu=0:00:00.5, real=0:00:00.0, mem=1692.3M)



**** CK_START: Update Database (mem=1692.3M)
5 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1692.3M)
**** CK_START: Macro Models Generation (mem=1692.3M)

Macro model: Skew=5[340,345]ps N6 inTran=0/0ps.
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1692.3M)
SubTree No: 14

Input_Pin:  (U7_banc_RC_CG_HIER_INST30/g13/A)
Output_Pin: (U7_banc_RC_CG_HIER_INST30/g13/Q)
Output_Net: (U7_banc_rc_gclk_14032)   
**** CK_START: TopDown Tree Construction for U7_banc_rc_gclk_14032 (32-leaf) (mem=1692.3M)

Total 3 topdown clustering. 
Trig. Edge Skew=18[332,351*] N32 B3 G1 A11(11.0) L[3,3] score=43116 cpu=0:00:00.0 mem=1692M 

**** CK_END: TopDown Tree Construction for U7_banc_rc_gclk_14032 (cpu=0:00:00.6, real=0:00:01.0, mem=1692.3M)



**** CK_START: Update Database (mem=1692.3M)
3 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1692.3M)
**** CK_START: Macro Models Generation (mem=1692.3M)

Macro model: Skew=18[333,352]ps N4 inTran=0/0ps.
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1692.3M)
SubTree No: 15

Input_Pin:  (U7_banc_RC_CG_HIER_INST29/g13/A)
Output_Pin: (U7_banc_RC_CG_HIER_INST29/g13/Q)
Output_Net: (U7_banc_rc_gclk_14029)   
**** CK_START: TopDown Tree Construction for U7_banc_rc_gclk_14029 (32-leaf) (mem=1692.3M)

Total 3 topdown clustering. 
Trig. Edge Skew=22[340,362*] N32 B3 G1 A9(9.0) L[4,4] C3/1 score=43646 cpu=0:00:00.0 mem=1692M 

**** CK_END: TopDown Tree Construction for U7_banc_rc_gclk_14029 (cpu=0:00:00.5, real=0:00:01.0, mem=1692.3M)



**** CK_START: Update Database (mem=1692.3M)
3 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1692.3M)
**** CK_START: Macro Models Generation (mem=1692.3M)

Macro model: Skew=22[342,364]ps N4 inTran=0/0ps.
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1692.3M)
SubTree No: 16

Input_Pin:  (U7_banc_RC_CG_HIER_INST28/g13/A)
Output_Pin: (U7_banc_RC_CG_HIER_INST28/g13/Q)
Output_Net: (U7_banc_rc_gclk_14026)   
**** CK_START: TopDown Tree Construction for U7_banc_rc_gclk_14026 (32-leaf) (mem=1692.3M)

Total 3 topdown clustering. 
Trig. Edge Skew=5[345,350*] N32 B3 G1 A9(9.0) L[4,4] C3/1 score=42208 cpu=0:00:00.0 mem=1692M 

**** CK_END: TopDown Tree Construction for U7_banc_rc_gclk_14026 (cpu=0:00:00.7, real=0:00:00.0, mem=1692.3M)



**** CK_START: Update Database (mem=1692.3M)
3 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1692.3M)
**** CK_START: Macro Models Generation (mem=1692.3M)

Macro model: Skew=5[344,349]ps N4 inTran=0/0ps.
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1692.3M)
SubTree No: 17

Input_Pin:  (U7_banc_RC_CG_HIER_INST27/g13/A)
Output_Pin: (U7_banc_RC_CG_HIER_INST27/g13/Q)
Output_Net: (U7_banc_rc_gclk_14023)   
**** CK_START: TopDown Tree Construction for U7_banc_rc_gclk_14023 (32-leaf) (mem=1692.3M)

Total 3 topdown clustering. 
Trig. Edge Skew=13[328,341*] N32 B3 G1 A9(9.0) L[4,4] C3/1 score=41421 cpu=0:00:00.0 mem=1692M 

**** CK_END: TopDown Tree Construction for U7_banc_rc_gclk_14023 (cpu=0:00:00.6, real=0:00:01.0, mem=1692.3M)



**** CK_START: Update Database (mem=1692.3M)
3 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1692.3M)
**** CK_START: Macro Models Generation (mem=1692.3M)

Macro model: Skew=13[332,345]ps N4 inTran=0/0ps.
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1692.3M)
SubTree No: 18

Input_Pin:  (U7_banc_RC_CG_HIER_INST26/g13/A)
Output_Pin: (U7_banc_RC_CG_HIER_INST26/g13/Q)
Output_Net: (U7_banc_rc_gclk_14020)   
**** CK_START: TopDown Tree Construction for U7_banc_rc_gclk_14020 (32-leaf) (mem=1692.3M)

Total 3 topdown clustering. 
Trig. Edge Skew=8[335,343*] N32 B3 G1 A9(9.0) L[4,4] C3/1 score=41513 cpu=0:00:00.0 mem=1692M 

**** CK_END: TopDown Tree Construction for U7_banc_rc_gclk_14020 (cpu=0:00:00.6, real=0:00:00.0, mem=1692.3M)



**** CK_START: Update Database (mem=1692.3M)
3 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1692.3M)
**** CK_START: Macro Models Generation (mem=1692.3M)

Macro model: Skew=8[333,340]ps N4 inTran=0/0ps.
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1692.3M)
SubTree No: 19

Input_Pin:  (U7_banc_RC_CG_HIER_INST25/g13/A)
Output_Pin: (U7_banc_RC_CG_HIER_INST25/g13/Q)
Output_Net: (U7_banc_rc_gclk_14017)   
**** CK_START: TopDown Tree Construction for U7_banc_rc_gclk_14017 (32-leaf) (mem=1692.3M)

Total 3 topdown clustering. 
Trig. Edge Skew=16[343,359*] N32 B3 G1 A9(9.0) L[4,4] C3/1 score=43187 cpu=0:00:00.0 mem=1692M 

**** CK_END: TopDown Tree Construction for U7_banc_rc_gclk_14017 (cpu=0:00:00.5, real=0:00:01.0, mem=1692.3M)



**** CK_START: Update Database (mem=1692.3M)
3 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1692.3M)
**** CK_START: Macro Models Generation (mem=1692.3M)

Macro model: Skew=17[341,358]ps N4 inTran=0/0ps.
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1692.3M)
SubTree No: 20

Input_Pin:  (U7_banc_RC_CG_HIER_INST24/g13/A)
Output_Pin: (U7_banc_RC_CG_HIER_INST24/g13/Q)
Output_Net: (U7_banc_rc_gclk_14014)   
**** CK_START: TopDown Tree Construction for U7_banc_rc_gclk_14014 (32-leaf) (mem=1692.3M)

Total 3 topdown clustering. 
Trig. Edge Skew=10[345,354*] N32 B3 G1 A9(9.0) L[4,4] C3/1 score=42663 cpu=0:00:00.0 mem=1692M 

**** CK_END: TopDown Tree Construction for U7_banc_rc_gclk_14014 (cpu=0:00:00.5, real=0:00:01.0, mem=1692.3M)



**** CK_START: Update Database (mem=1692.3M)
3 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1692.3M)
**** CK_START: Macro Models Generation (mem=1692.3M)

Macro model: Skew=10[344,355]ps N4 inTran=0/0ps.
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1692.3M)
SubTree No: 21

Input_Pin:  (U7_banc_RC_CG_HIER_INST23/g13/A)
Output_Pin: (U7_banc_RC_CG_HIER_INST23/g13/Q)
Output_Net: (U7_banc_rc_gclk_14011)   
**** CK_START: TopDown Tree Construction for U7_banc_rc_gclk_14011 (32-leaf) (mem=1692.3M)

Total 3 topdown clustering. 
Trig. Edge Skew=8[332,340*] N32 B3 G1 A11(11.0) L[3,3] score=41876 cpu=0:00:00.0 mem=1692M 

**** CK_END: TopDown Tree Construction for U7_banc_rc_gclk_14011 (cpu=0:00:00.5, real=0:00:00.0, mem=1692.3M)



**** CK_START: Update Database (mem=1692.3M)
3 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1692.3M)
**** CK_START: Macro Models Generation (mem=1692.3M)

Macro model: Skew=9[333,342]ps N4 inTran=0/0ps.
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1692.3M)
SubTree No: 22

Input_Pin:  (U7_banc_RC_CG_HIER_INST22/g13/A)
Output_Pin: (U7_banc_RC_CG_HIER_INST22/g13/Q)
Output_Net: (U7_banc_rc_gclk_14008)   
**** CK_START: TopDown Tree Construction for U7_banc_rc_gclk_14008 (32-leaf) (mem=1692.3M)

Total 3 topdown clustering. 
Trig. Edge Skew=11[348,358*] N32 B5 G1 A16(16.0) L[3,3] score=43915 cpu=0:00:00.0 mem=1692M 

**** CK_END: TopDown Tree Construction for U7_banc_rc_gclk_14008 (cpu=0:00:00.5, real=0:00:01.0, mem=1692.3M)



**** CK_START: Update Database (mem=1692.3M)
5 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1692.3M)
**** CK_START: Macro Models Generation (mem=1692.3M)

Macro model: Skew=10[351,361]ps N6 inTran=0/0ps.
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1692.3M)
SubTree No: 23

Input_Pin:  (U7_banc_RC_CG_HIER_INST21/g13/A)
Output_Pin: (U7_banc_RC_CG_HIER_INST21/g13/Q)
Output_Net: (U7_banc_rc_gclk_14005)   
**** CK_START: TopDown Tree Construction for U7_banc_rc_gclk_14005 (32-leaf) (mem=1692.3M)

Total 3 topdown clustering. 
Trig. Edge Skew=15[362,377*] N32 B3 G1 A9(9.0) L[4,4] C3/1 score=45041 cpu=0:00:00.0 mem=1692M 

**** CK_END: TopDown Tree Construction for U7_banc_rc_gclk_14005 (cpu=0:00:00.5, real=0:00:00.0, mem=1692.3M)



**** CK_START: Update Database (mem=1692.3M)
3 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1692.3M)
**** CK_START: Macro Models Generation (mem=1692.3M)

Macro model: Skew=26[364,390]ps N4 inTran=0/0ps.
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1692.3M)
SubTree No: 24

Input_Pin:  (U7_banc_RC_CG_HIER_INST20/g13/A)
Output_Pin: (U7_banc_RC_CG_HIER_INST20/g13/Q)
Output_Net: (U7_banc_rc_gclk_14002)   
**** CK_START: TopDown Tree Construction for U7_banc_rc_gclk_14002 (32-leaf) (mem=1692.3M)

Total 3 topdown clustering. 
Trig. Edge Skew=5[347,352*] N32 B3 G1 A9(9.0) L[4,4] C3/1 score=42410 cpu=0:00:00.0 mem=1692M 

**** CK_END: TopDown Tree Construction for U7_banc_rc_gclk_14002 (cpu=0:00:00.8, real=0:00:01.0, mem=1692.3M)



**** CK_START: Update Database (mem=1692.3M)
3 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1692.3M)
**** CK_START: Macro Models Generation (mem=1692.3M)

Macro model: Skew=5[345,351]ps N4 inTran=0/0ps.
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1692.3M)
SubTree No: 25

Input_Pin:  (U7_banc_RC_CG_HIER_INST19/g13/A)
Output_Pin: (U7_banc_RC_CG_HIER_INST19/g13/Q)
Output_Net: (U7_banc_rc_gclk_13999)   
**** CK_START: TopDown Tree Construction for U7_banc_rc_gclk_13999 (32-leaf) (mem=1692.3M)

Total 3 topdown clustering. 
Trig. Edge Skew=8[328,336*] N32 B3 G1 A9(9.0) L[4,4] C3/1 score=40852 cpu=0:00:00.0 mem=1692M 

**** CK_END: TopDown Tree Construction for U7_banc_rc_gclk_13999 (cpu=0:00:00.5, real=0:00:00.0, mem=1692.3M)



**** CK_START: Update Database (mem=1692.3M)
3 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1692.3M)
**** CK_START: Macro Models Generation (mem=1692.3M)

Macro model: Skew=7[328,335]ps N4 inTran=0/0ps.
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1692.3M)
SubTree No: 26

Input_Pin:  (U7_banc_RC_CG_HIER_INST18/g13/A)
Output_Pin: (U7_banc_RC_CG_HIER_INST18/g13/Q)
Output_Net: (U7_banc_rc_gclk_13996)   
**** CK_START: TopDown Tree Construction for U7_banc_rc_gclk_13996 (32-leaf) (mem=1692.3M)

Total 3 topdown clustering. 
Trig. Edge Skew=14[353,367*] N32 B3 G1 A9(9.0) L[4,4] C3/1 score=44036 cpu=0:00:00.0 mem=1692M 

**** CK_END: TopDown Tree Construction for U7_banc_rc_gclk_13996 (cpu=0:00:00.5, real=0:00:01.0, mem=1692.3M)



**** CK_START: Update Database (mem=1692.3M)
3 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1692.3M)
**** CK_START: Macro Models Generation (mem=1692.3M)

Macro model: Skew=14[351,366]ps N4 inTran=0/0ps.
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1692.3M)
SubTree No: 27

Input_Pin:  (U7_banc_RC_CG_HIER_INST17/g13/A)
Output_Pin: (U7_banc_RC_CG_HIER_INST17/g13/Q)
Output_Net: (U7_banc_rc_gclk_13993)   
**** CK_START: TopDown Tree Construction for U7_banc_rc_gclk_13993 (32-leaf) (mem=1692.3M)

Total 3 topdown clustering. 
Trig. Edge Skew=10[353,364*] N32 B3 G1 A11(11.0) L[3,3] score=44316 cpu=0:00:00.0 mem=1692M 

**** CK_END: TopDown Tree Construction for U7_banc_rc_gclk_13993 (cpu=0:00:00.5, real=0:00:00.0, mem=1692.3M)



**** CK_START: Update Database (mem=1692.3M)
3 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1692.3M)
**** CK_START: Macro Models Generation (mem=1692.3M)

Macro model: Skew=11[351,362]ps N4 inTran=0/0ps.
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1692.3M)
SubTree No: 28

Input_Pin:  (U7_banc_RC_CG_HIER_INST16/g13/A)
Output_Pin: (U7_banc_RC_CG_HIER_INST16/g13/Q)
Output_Net: (U7_banc_rc_gclk_13990)   
**** CK_START: TopDown Tree Construction for U7_banc_rc_gclk_13990 (32-leaf) (mem=1692.3M)

Total 3 topdown clustering. 
Trig. Edge Skew=10[341,351*] N32 B5 G1 A13(13.0) L[3,3] score=43130 cpu=0:00:00.0 mem=1692M 

**** CK_END: TopDown Tree Construction for U7_banc_rc_gclk_13990 (cpu=0:00:00.6, real=0:00:01.0, mem=1692.3M)



**** CK_START: Update Database (mem=1692.3M)
5 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1692.3M)
**** CK_START: Macro Models Generation (mem=1692.3M)

Macro model: Skew=10[343,353]ps N6 inTran=0/0ps.
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1692.3M)
SubTree No: 29

Input_Pin:  (U7_banc_RC_CG_HIER_INST15/g13/A)
Output_Pin: (U7_banc_RC_CG_HIER_INST15/g13/Q)
Output_Net: (U7_banc_rc_gclk_13987)   
**** CK_START: TopDown Tree Construction for U7_banc_rc_gclk_13987 (32-leaf) (mem=1692.3M)

Total 3 topdown clustering. 
Trig. Edge Skew=17[342,359*] N32 B3 G1 A9(9.0) L[4,4] C3/1 score=43247 cpu=0:00:00.0 mem=1692M 

**** CK_END: TopDown Tree Construction for U7_banc_rc_gclk_13987 (cpu=0:00:00.6, real=0:00:01.0, mem=1692.3M)



**** CK_START: Update Database (mem=1692.3M)
3 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1692.3M)
**** CK_START: Macro Models Generation (mem=1692.3M)

Macro model: Skew=17[340,357]ps N4 inTran=0/0ps.
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1692.3M)
SubTree No: 30

Input_Pin:  (U7_banc_RC_CG_HIER_INST14/g13/A)
Output_Pin: (U7_banc_RC_CG_HIER_INST14/g13/Q)
Output_Net: (U7_banc_rc_gclk_13984)   
**** CK_START: TopDown Tree Construction for U7_banc_rc_gclk_13984 (32-leaf) (mem=1692.3M)

Total 3 topdown clustering. 
Trig. Edge Skew=16[337,353*] N32 B3 G1 A9(9.0) L[4,4] C3/1 score=42609 cpu=0:00:00.0 mem=1692M 

**** CK_END: TopDown Tree Construction for U7_banc_rc_gclk_13984 (cpu=0:00:00.5, real=0:00:00.0, mem=1692.3M)



**** CK_START: Update Database (mem=1692.3M)
3 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1692.3M)
**** CK_START: Macro Models Generation (mem=1692.3M)

Macro model: Skew=16[339,355]ps N4 inTran=0/0ps.
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1692.3M)
SubTree No: 31

Input_Pin:  (U7_banc_RC_CG_HIER_INST13/g13/A)
Output_Pin: (U7_banc_RC_CG_HIER_INST13/g13/Q)
Output_Net: (U7_banc_rc_gclk_13981)   
**** CK_START: TopDown Tree Construction for U7_banc_rc_gclk_13981 (32-leaf) (mem=1692.3M)

Total 3 topdown clustering. 
Trig. Edge Skew=14[332,345*] N32 B3 G1 A9(9.0) L[4,4] C3/1 score=41813 cpu=0:00:00.0 mem=1692M 

**** CK_END: TopDown Tree Construction for U7_banc_rc_gclk_13981 (cpu=0:00:00.6, real=0:00:01.0, mem=1692.3M)



**** CK_START: Update Database (mem=1692.3M)
3 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1692.3M)
**** CK_START: Macro Models Generation (mem=1692.3M)

Macro model: Skew=13[333,346]ps N4 inTran=0/0ps.
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1692.3M)
SubTree No: 32

Input_Pin:  (U7_banc_RC_CG_HIER_INST12/g13/A)
Output_Pin: (U7_banc_RC_CG_HIER_INST12/g13/Q)
Output_Net: (U7_banc_rc_gclk_13978)   
**** CK_START: TopDown Tree Construction for U7_banc_rc_gclk_13978 (32-leaf) (mem=1692.3M)

Total 3 topdown clustering. 
Trig. Edge Skew=6[342,348*] N32 B3 G1 A7(7.0) L[4,4] C3/1 score=41986 cpu=0:00:00.0 mem=1692M 

**** CK_END: TopDown Tree Construction for U7_banc_rc_gclk_13978 (cpu=0:00:00.5, real=0:00:00.0, mem=1692.3M)



**** CK_START: Update Database (mem=1692.3M)
3 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1692.3M)
**** CK_START: Macro Models Generation (mem=1692.3M)

Macro model: Skew=7[341,347]ps N4 inTran=0/0ps.
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1692.3M)
SubTree No: 33

Input_Pin:  (U7_banc_RC_CG_HIER_INST11/g13/A)
Output_Pin: (U7_banc_RC_CG_HIER_INST11/g13/Q)
Output_Net: (U7_banc_rc_gclk_13975)   
**** CK_START: TopDown Tree Construction for U7_banc_rc_gclk_13975 (32-leaf) (mem=1692.3M)

Total 3 topdown clustering. 
Trig. Edge Skew=6[344,350*] N32 B3 G1 A5(4.8) L[3,3] score=42836 cpu=0:00:00.0 mem=1692M 

**** CK_END: TopDown Tree Construction for U7_banc_rc_gclk_13975 (cpu=0:00:00.5, real=0:00:01.0, mem=1692.3M)



**** CK_START: Update Database (mem=1692.3M)
3 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1692.3M)
**** CK_START: Macro Models Generation (mem=1692.3M)

Macro model: Skew=6[344,350]ps N4 inTran=0/0ps.
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1692.3M)
SubTree No: 34

Input_Pin:  (U7_banc_RC_CG_HIER_INST10/g13/A)
Output_Pin: (U7_banc_RC_CG_HIER_INST10/g13/Q)
Output_Net: (U7_banc_rc_gclk_13972)   
**** CK_START: TopDown Tree Construction for U7_banc_rc_gclk_13972 (32-leaf) (mem=1692.3M)

Total 3 topdown clustering. 
Trig. Edge Skew=8[333,341*] N32 B3 G1 A9(9.0) L[4,4] C3/1 score=41330 cpu=0:00:00.0 mem=1690M 

**** CK_END: TopDown Tree Construction for U7_banc_rc_gclk_13972 (cpu=0:00:00.6, real=0:00:00.0, mem=1690.3M)



**** CK_START: Update Database (mem=1690.3M)
3 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1690.3M)
**** CK_START: Macro Models Generation (mem=1690.3M)

Macro model: Skew=9[333,341]ps N4 inTran=0/0ps.
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1690.3M)
SubTree No: 35

Input_Pin:  (U4_ex_U1_alu_RC_CG_HIER_INST7/g13/A)
Output_Pin: (U4_ex_U1_alu_RC_CG_HIER_INST7/g13/Q)
Output_Net: (U4_ex_U1_alu_rc_gclk_6887)   
**** CK_START: TopDown Tree Construction for U4_ex_U1_alu_rc_gclk_6887 (32-leaf) (mem=1690.3M)

Total 3 topdown clustering. 
Trig. Edge Skew=4[326,330*] N32 B3 G1 A10(9.5) L[3,3] score=40813 cpu=0:00:00.0 mem=1692M 

**** CK_END: TopDown Tree Construction for U4_ex_U1_alu_rc_gclk_6887 (cpu=0:00:00.7, real=0:00:01.0, mem=1692.3M)
Memory increase =2M



**** CK_START: Update Database (mem=1692.3M)
3 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1692.3M)
**** CK_START: Macro Models Generation (mem=1692.3M)

Macro model: Skew=3[324,327]ps N4 inTran=0/0ps.
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1692.3M)
SubTree No: 36

Input_Pin:  (U4_ex_U1_alu_RC_CG_HIER_INST6/g13/A)
Output_Pin: (U4_ex_U1_alu_RC_CG_HIER_INST6/g13/Q)
Output_Net: (U4_ex_U1_alu_rc_gclk)   
**** CK_START: TopDown Tree Construction for U4_ex_U1_alu_rc_gclk (32-leaf) (mem=1692.3M)

Total 3 topdown clustering. 
Trig. Edge Skew=10[318,329*] N32 B3 G1 A4(3.8) L[3,3] score=40808 cpu=0:00:00.0 mem=1692M 

**** CK_END: TopDown Tree Construction for U4_ex_U1_alu_rc_gclk (cpu=0:00:00.6, real=0:00:01.0, mem=1692.3M)



**** CK_START: Update Database (mem=1692.3M)
3 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1692.3M)
**** CK_START: Macro Models Generation (mem=1692.3M)

Macro model: Skew=10[320,330]ps N4 inTran=0/0ps.
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1692.3M)
SubTree No: 37

Input_Pin:  (U9_bus_ctrl_RC_CG_HIER_INST42/g13/A)
Output_Pin: (U9_bus_ctrl_RC_CG_HIER_INST42/g13/Q)
Output_Net: (U9_bus_ctrl_rc_gclk)   
**** CK_START: TopDown Tree Construction for U9_bus_ctrl_rc_gclk (32-leaf) (mem=1692.3M)

Total 3 topdown clustering. 
Trig. Edge Skew=4[295,299*] N32 B2 G1 A3(3.2) L[3,3] C2/1 score=36867 cpu=0:00:00.0 mem=1692M 

**** CK_END: TopDown Tree Construction for U9_bus_ctrl_rc_gclk (cpu=0:00:00.5, real=0:00:00.0, mem=1692.3M)



**** CK_START: Update Database (mem=1692.3M)
2 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1692.3M)
**** CK_START: Macro Models Generation (mem=1692.3M)

Macro model: Skew=4[295,298]ps N3 inTran=0/0ps.
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1692.3M)
SubTree No: 38

Input_Pin:  (U2_ei_RC_CG_HIER_INST3/g12/A)
Output_Pin: (U2_ei_RC_CG_HIER_INST3/g12/Q)
Output_Net: (U2_ei_rc_gclk_1264)   
**** CK_START: TopDown Tree Construction for U2_ei_rc_gclk_1264 (32-leaf) (mem=1692.3M)

Total 3 topdown clustering. 
Trig. Edge Skew=6[326,332*] N32 B3 G1 A9(9.0) L[4,4] C3/1 score=40363 cpu=0:00:00.0 mem=1692M 

**** CK_END: TopDown Tree Construction for U2_ei_rc_gclk_1264 (cpu=0:00:00.6, real=0:00:01.0, mem=1692.3M)



**** CK_START: Update Database (mem=1692.3M)
3 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1692.3M)
**** CK_START: Macro Models Generation (mem=1692.3M)

Macro model: Skew=6[327,332]ps N4 inTran=0/0ps.
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1692.3M)
SubTree No: 39

Input_Pin:  (U2_ei_RC_CG_HIER_INST2/g12/A)
Output_Pin: (U2_ei_RC_CG_HIER_INST2/g12/Q)
Output_Net: (U2_ei_rc_gclk)   
**** CK_START: TopDown Tree Construction for U2_ei_rc_gclk (33-leaf) (mem=1692.3M)

Total 3 topdown clustering. 
Trig. Edge Skew=3[294,297*] N33 B2 G1 A3(3.2) L[3,3] C2/1 score=36671 cpu=0:00:00.0 mem=1692M 

**** CK_END: TopDown Tree Construction for U2_ei_rc_gclk (cpu=0:00:00.5, real=0:00:00.0, mem=1692.3M)



**** CK_START: Update Database (mem=1692.3M)
2 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1692.3M)
**** CK_START: Macro Models Generation (mem=1692.3M)

Macro model: Skew=4[294,298]ps N3 inTran=0/0ps.
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1692.3M)
SubTree No: 40

Input_Pin:  (U1_pf_RC_CG_HIER_INST1/g12/A)
Output_Pin: (U1_pf_RC_CG_HIER_INST1/g12/Q)
Output_Net: (U1_pf_rc_gclk)   
**** CK_START: TopDown Tree Construction for U1_pf_rc_gclk (32-leaf) (mem=1692.3M)

Total 3 topdown clustering. 
Trig. Edge Skew=6[328,334*] N32 B3 G1 A9(9.0) L[4,4] C3/1 score=40612 cpu=0:00:00.0 mem=1692M 

**** CK_END: TopDown Tree Construction for U1_pf_rc_gclk (cpu=0:00:00.6, real=0:00:01.0, mem=1692.3M)



**** CK_START: Update Database (mem=1692.3M)
3 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1692.3M)
**** CK_START: Macro Models Generation (mem=1692.3M)

Macro model: Skew=7[328,335]ps N4 inTran=0/0ps.
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1692.3M)
SubTree No: 41

Input_Pin:  (NULL)
Output_Pin: (clock)
Output_Net: (clock)   
**** CK_START: TopDown Tree Construction for clock (151-leaf) (41 macro model) (mem=1692.3M)

0: ckNode L0_0_INX8: loc not Legalized (387769 137267)=>(388080 134810) 2um
Total 4 topdown clustering. 
Trig. Edge Skew=146[522,668*] N151 B12 G42 A52(52.0) L[3,5] score=83654 cpu=0:00:12.0 mem=1692M 

**** CK_END: TopDown Tree Construction for clock (cpu=0:00:12.6, real=0:00:13.0, mem=1692.3M)



**** CK_START: Update Database (mem=1692.3M)
12 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.1, real=0:00:00.0, mem=1692.3M)

Refine place movement check
============================================================


**INFO: The distance threshold for maximum refine placement move is 19.672501 microns (5% of max driving distance).

***** Start Refine Placement.....
**WARN: (IMPSP-270):	Cannot find a legal location for MASTER CELL 'INX20'.
*** Starting refinePlace (0:10:05 mem=1692.3M) ***
Total net length = 9.373e+05 (4.580e+05 4.793e+05) (ext = 2.545e+04)
Density distribution unevenness ratio = 7.492%
**WARN: (IMPSP-2020):	Cannot find a legal location for instance 'U4_ex_U1_alu_mul_138_45_g89940' (Cell INX20).
Type 'man IMPSP-2020' for more detail.
**WARN: (IMPSP-2020):	Cannot find a legal location for instance 'U4_ex_U1_alu_mul_138_45_g79557' (Cell INX20).
Type 'man IMPSP-2020' for more detail.
**ERROR: (IMPSP-2021):	Could not legalize <2> instances in the design. Check warning message IMPSP-270, IMPSP-452 or IMPSP-2020 in log file for more details.
Type 'man IMPSP-2021' for more detail.
Move report: Detail placement moves 1231 insts, mean move: 15.44 um, max move: 159.17 um
	Max move on inst (U7_banc_rc_gclk_14002__L3_I0): (130.41, 222.65) --> (167.58, 344.65)
	Runtime: CPU: 0:00:00.8 REAL: 0:00:00.0 MEM: 1692.3MB
Summary Report:
Instances move: 1231 (out of 20162 movable)
Mean displacement: 15.44 um
Max displacement: 159.17 um (Instance: U7_banc_rc_gclk_14002__L3_I0) (130.41, 222.65) -> (167.58, 344.65)
	Length: 27 sites, height: 1 rows, site name: core, cell type: BUX16
Total net length = 9.373e+05 (4.580e+05 4.793e+05) (ext = 2.545e+04)
Runtime: CPU: 0:00:00.8 REAL: 0:00:00.0 MEM: 1692.3MB
*** Finished refinePlace (0:10:06 mem=1692.3M) ***
***** Refine Placement Finished (CPU Time: 0:00:01.0  MEM: 1692.328M)
**WARN: (IMPCK-6323):	The placement of U7_banc_rc_gclk_14002__L3_I0 was moved by 159.17 microns during refinePlace. Original location : (130.41, 222.65), Refined location : (167.58, 344.65)
**WARN: (IMPCK-6323):	The placement of U7_banc_rc_gclk_13978__L3_I0 was moved by 151.77 microns during refinePlace. Original location : (110.88, 212.89), Refined location : (76.23, 330.01)
**WARN: (IMPCK-6323):	The placement of U7_banc_rc_gclk_14035__L1_I0 was moved by 137.8 microns during refinePlace. Original location : (132.3, 222.65), Refined location : (245.7, 198.25)
**WARN: (IMPCK-6323):	The placement of U7_banc_rc_gclk_14020__L3_I0 was moved by 136.03 microns during refinePlace. Original location : (129.15, 217.77), Refined location : (167.58, 120.17)
**WARN: (IMPCK-6323):	The placement of U7_banc_rc_gclk_13987__L3_I0 was moved by 134.76 microns during refinePlace. Original location : (130.41, 222.65), Refined location : (148.05, 339.77)
**WARN: (IMPCK-6323):	The placement of U7_banc_rc_gclk_14041__L1_I0 was moved by 132.9 microns during refinePlace. Original location : (112.77, 212.89), Refined location : (187.11, 154.33)
**WARN: (IMPCK-6323):	The placement of U7_banc_rc_gclk_13993__L1_I0 was moved by 127.99 microns during refinePlace. Original location : (128.52, 247.05), Refined location : (112.77, 359.29)
**WARN: (IMPCK-6323):	The placement of U7_banc_g29668 was moved by 127.26 microns during refinePlace. Original location : (236.88, 256.81), Refined location : (109.62, 256.81)
**WARN: (IMPCK-6323):	The placement of U7_banc_rc_gclk_13984__L3_I0 was moved by 125.01 microns during refinePlace. Original location : (130.41, 247.05), Refined location : (167.58, 334.89)
**WARN: (IMPCK-6323):	The placement of U7_banc_rc_gclk_14008__L1_I0 was moved by 123.15 microns during refinePlace. Original location : (132.3, 247.05), Refined location : (226.17, 276.33)
**WARN: (IMPCK-6324):	More than 10 instances moved during refinePlace by a value exceeding threshold value of 19.6725 microns.
Refer to file "CTS_RP_MOVE.txt" for complete detail.


**INFO: Total instances moved beyond threshold limit during refinePlace are 272...

**WARN: (IMPSP-270):	Cannot find a legal location for MASTER CELL 'INX20'.

Refine place movement check finished, CPU=0:00:01.2 
============================================================

# Analysis View: default_emulate_view
********** Clock clock Pre-Route Timing Analysis **********
Nr. of Subtrees                : 42
Nr. of Sinks                   : 1723
Nr. of Buffer                  : 161
Nr. of Level (including gates) : 6
Root Rise Input Tran           : 3(ps)
Root Fall Input Tran           : 3(ps)
No Driving Cell Specified!
Max trig. edge delay at sink(R): U7_banc_registres_reg[21][21]/C 762.7(ps)
Min trig. edge delay at sink(R): U9_bus_ctrl_RC_CG_HIER_INST42/enl_reg/GN 522.5(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 522.5~762.7(ps)        0~10(ps)            
Fall Phase Delay               : 504~752.6(ps)          0~10(ps)            
Trig. Edge Skew                : 240.2(ps)              160(ps)             
Rise Skew                      : 240.2(ps)              
Fall Skew                      : 248.6(ps)              
Max. Rise Buffer Tran.         : 284.7(ps)              200(ps)             
Max. Fall Buffer Tran.         : 160.9(ps)              200(ps)             
Max. Rise Sink Tran.           : 141.3(ps)              200(ps)             
Max. Fall Sink Tran.           : 129(ps)                200(ps)             
Min. Rise Buffer Tran.         : 42.9(ps)               0(ps)               
Min. Fall Buffer Tran.         : 38.8(ps)               0(ps)               
Min. Rise Sink Tran.           : 65.9(ps)               0(ps)               
Min. Fall Sink Tran.           : 59.2(ps)               0(ps)               

view default_emulate_view : skew = 240.2ps (required = 160ps)


Clock Analysis (CPU Time 0:00:00.1)


Enabling 8 Threads ...
Multi-CPU acceleration using 8 CPU(s).
Switching to the default view 'default_emulate_view'...
*** Look For Reconvergent Clock Component ***
The clock tree clock has no reconvergent cell.
Reducing the latency of clock tree 'clock' in 'default_emulate_view' view ...

Calculating pre-route downstream delay for clock tree 'clock'...
*** Look For PreservePin And Optimized CrossOver Root Pin ***
moving 'U7_banc_rc_gclk_14035__L1_I0' from (245700 198250) to (171360 217770)
moving 'U7_banc_rc_gclk_14011__L2_I1' from (119700 310490) to (121590 286090)
moving 'U7_banc_rc_gclk_14011__L1_I0' from (187110 139690) to (167580 120170)
moving 'U7_banc_rc_gclk_14011__L1_I0' from (167580 120170) to (150570 212890)
moving 'U7_banc_rc_gclk_14008__L1_I0' from (226170 276330) to (171360 276330)
moving 'clock__L2_I1' from (304290 290970) to (304290 212890)
moving 'U7_banc_rc_gclk_14035__L1_I0' from (171360 217770) to (150570 212890)
moving 'U7_banc_rc_gclk_14020__L3_I0' from (167580 120170) to (187110 227530)
moving 'U7_banc_rc_gclk_14041__L1_I0' from (187110 154330) to (190890 227530)
moving 'clock__L2_I3' from (323820 281210) to (249480 198250)
moving 'clock__L1_I0' from (249480 7930) to (284760 105530)
moving 'U7_banc_rc_gclk_13993__L1_I0' from (112770 359290) to (128520 242170)
moving 'clock__L2_I1' from (304290 212890) to (247590 198250)
moving 'clock__L1_I0' from (284760 105530) to (248850 100650)
moving 'U7_banc_rc_gclk_14020__L2_I0' from (122850 237290) to (142380 222650)
moving 'U7_banc_rc_gclk_14020__L1_I0' from (96390 217770) to (124740 227530)
moving 'U7_banc_rc_gclk_13981__L2_I0' from (148050 237290) to (128520 232410)
deleting buffer 'U7_banc_rc_gclk_13981__L3_I0'.
moving 'U7_banc_rc_gclk_14044__L2_I0' from (117180 208010) to (102060 198250)
deleting buffer 'U7_banc_rc_gclk_14044__L3_I0'.
moving 'U7_banc_rc_gclk_14035__L1_I0' from (150570 212890) to (132300 217770)
moving 'U7_banc_rc_gclk_14020__L3_I0' from (187110 227530) to (167580 222650)
moving 'clock__L2_I4' from (257040 203130) to (276570 188490)
MaxTriggerDelay: 664 (ps)
MinTriggerDelay: 514.9 (ps)
Skew: 149.1 (ps)
*** Finished Latency Reduction ((cpu=0:00:01.0 real=0:00:01.0 mem=1692.3M) ***
Reducing the skew of clock tree 'clock' in 'default_emulate_view' view ...

MaxTriggerDelay: 664 (ps)
MinTriggerDelay: 514.9 (ps)
Skew: 149.1 (ps)
*** Finished Skew Reduction ((cpu=0:00:00.0 real=0:00:00.0 mem=1692.3M) ***
Resized (INX4->INX8): U7_banc_rc_gclk_14044__L2_I0
Resized (INX6->INX8): U7_banc_rc_gclk_14041__L2_I3
Resized (INX4->INX8): U7_banc_rc_gclk_13981__L2_I0
resized 3 standard cell(s).
inserted 0 standard cell(s).
deleted 2 standard cell(s).
moved 21 standard cell(s).
*** Optimized Clock Tree Latency (cpu=0:00:01.0 real=0:00:01.0 mem=1692.3M) ***
Doing the final refine placement ...
***** Start Refine Placement.....
**WARN: (IMPSP-270):	Cannot find a legal location for MASTER CELL 'INX20'.
*** Starting refinePlace (0:10:07 mem=1692.3M) ***
Total net length = 9.562e+05 (4.683e+05 4.879e+05) (ext = 2.556e+04)
Density distribution unevenness ratio = 6.930%
**WARN: (IMPSP-2020):	Cannot find a legal location for instance 'U4_ex_U1_alu_mul_138_45_g89940' (Cell INX20).
Type 'man IMPSP-2020' for more detail.
**WARN: (IMPSP-2020):	Cannot find a legal location for instance 'U4_ex_U1_alu_mul_138_45_g79557' (Cell INX20).
Type 'man IMPSP-2020' for more detail.
**ERROR: (IMPSP-2021):	Could not legalize <2> instances in the design. Check warning message IMPSP-270, IMPSP-452 or IMPSP-2020 in log file for more details.
Type 'man IMPSP-2021' for more detail.
Move report: Detail placement moves 127 insts, mean move: 13.81 um, max move: 95.10 um
	Max move on inst (U7_banc_rc_gclk__L1_I0): (150.57, 212.89) --> (187.11, 154.33)
	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1692.3MB
Summary Report:
Instances move: 127 (out of 20160 movable)
Mean displacement: 13.81 um
Max displacement: 95.10 um (Instance: U7_banc_rc_gclk__L1_I0) (150.57, 212.89) -> (187.11, 154.33)
	Length: 24 sites, height: 1 rows, site name: core, cell type: INX16
Total net length = 9.562e+05 (4.683e+05 4.879e+05) (ext = 2.556e+04)
Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1692.3MB
*** Finished refinePlace (0:10:07 mem=1692.3M) ***
**WARN: (IMPSP-270):	Cannot find a legal location for MASTER CELL 'INX20'.
***** Refine Placement Finished (CPU Time: 0:00:00.8  MEM: 1692.324M)

# Analysis View: default_emulate_view
********** Clock clock Pre-Route Timing Analysis **********
Nr. of Subtrees                : 42
Nr. of Sinks                   : 1723
Nr. of Buffer                  : 159
Nr. of Level (including gates) : 6
Root Rise Input Tran           : 3(ps)
Root Fall Input Tran           : 3(ps)
No Driving Cell Specified!
Max trig. edge delay at sink(R): U7_banc_registres_reg[1][16]/C 703.5(ps)
Min trig. edge delay at sink(R): U9_bus_ctrl_RC_CG_HIER_INST42/enl_reg/GN 516.1(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 516.1~703.5(ps)        0~10(ps)            
Fall Phase Delay               : 497.9~706.7(ps)        0~10(ps)            
Trig. Edge Skew                : 187.4(ps)              160(ps)             
Rise Skew                      : 187.4(ps)              
Fall Skew                      : 208.8(ps)              
Max. Rise Buffer Tran.         : 295.6(ps)              200(ps)             
Max. Fall Buffer Tran.         : 160.9(ps)              200(ps)             
Max. Rise Sink Tran.           : 171.4(ps)              200(ps)             
Max. Fall Sink Tran.           : 153.9(ps)              200(ps)             
Min. Rise Buffer Tran.         : 39.6(ps)               0(ps)               
Min. Fall Buffer Tran.         : 35.7(ps)               0(ps)               
Min. Rise Sink Tran.           : 64.7(ps)               0(ps)               
Min. Fall Sink Tran.           : 57.9(ps)               0(ps)               

view default_emulate_view : skew = 187.4ps (required = 160ps)


Generating Clock Analysis Report clock_report/clock.report ....
Clock Analysis (CPU Time 0:00:00.1)


*** ckSynthesis Opt Latency (cpu=0:00:02.0 real=0:00:02.0 mem=1692.3M) ***
***** Start Refine Placement.....
**WARN: (IMPSP-270):	Cannot find a legal location for MASTER CELL 'INX20'.
*** Starting refinePlace (0:10:08 mem=1692.3M) ***
Total net length = 9.579e+05 (4.692e+05 4.887e+05) (ext = 2.555e+04)
Density distribution unevenness ratio = 6.857%
**WARN: (IMPSP-2020):	Cannot find a legal location for instance 'U4_ex_U1_alu_mul_138_45_g89940' (Cell INX20).
Type 'man IMPSP-2020' for more detail.
**WARN: (IMPSP-2020):	Cannot find a legal location for instance 'U4_ex_U1_alu_mul_138_45_g79557' (Cell INX20).
Type 'man IMPSP-2020' for more detail.
**ERROR: (IMPSP-2021):	Could not legalize <2> instances in the design. Check warning message IMPSP-270, IMPSP-452 or IMPSP-2020 in log file for more details.
Type 'man IMPSP-2021' for more detail.
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1692.3MB
Summary Report:
Instances move: 0 (out of 20160 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net length = 9.579e+05 (4.692e+05 4.887e+05) (ext = 2.555e+04)
Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1692.3MB
*** Finished refinePlace (0:10:09 mem=1692.3M) ***
**WARN: (IMPSP-270):	Cannot find a legal location for MASTER CELL 'INX20'.
***** Refine Placement Finished (CPU Time: 0:00:00.8  MEM: 1692.324M)

# Analysis View: default_emulate_view
********** Clock clock Pre-Route Timing Analysis **********
Nr. of Subtrees                : 42
Nr. of Sinks                   : 1723
Nr. of Buffer                  : 159
Nr. of Level (including gates) : 6
Root Rise Input Tran           : 3(ps)
Root Fall Input Tran           : 3(ps)
No Driving Cell Specified!
Max trig. edge delay at sink(R): U7_banc_registres_reg[1][16]/C 703.5(ps)
Min trig. edge delay at sink(R): U9_bus_ctrl_RC_CG_HIER_INST42/enl_reg/GN 516.1(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 516.1~703.5(ps)        0~10(ps)            
Fall Phase Delay               : 497.9~706.7(ps)        0~10(ps)            
Trig. Edge Skew                : 187.4(ps)              160(ps)             
Rise Skew                      : 187.4(ps)              
Fall Skew                      : 208.8(ps)              
Max. Rise Buffer Tran.         : 295.6(ps)              200(ps)             
Max. Fall Buffer Tran.         : 160.9(ps)              200(ps)             
Max. Rise Sink Tran.           : 171.4(ps)              200(ps)             
Max. Fall Sink Tran.           : 153.9(ps)              200(ps)             
Min. Rise Buffer Tran.         : 39.6(ps)               0(ps)               
Min. Fall Buffer Tran.         : 35.7(ps)               0(ps)               
Min. Rise Sink Tran.           : 64.7(ps)               0(ps)               
Min. Fall Sink Tran.           : 57.9(ps)               0(ps)               

view default_emulate_view : skew = 187.4ps (required = 160ps)


Clock Analysis (CPU Time 0:00:00.1)


deselect_all
deselect_all
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
route_global_detail

globalDetailRoute

#setNanoRouteMode -drouteAutoStop false
#setNanoRouteMode -drouteEndIteration 5
#setNanoRouteMode -routeSelectedNetOnly true
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Thu Feb 16 14:38:02 2023
#
#WARNING (NRDB-728) PIN PAD in CELL_VIEW BT8SP does not have antenna diff area.
#WARNING (NRDB-728) PIN PAD in CELL_VIEW BT8SMP does not have antenna diff area.
#WARNING (NRDB-728) PIN PAD in CELL_VIEW BT8P does not have antenna diff area.
#WARNING (NRDB-728) PIN PAD in CELL_VIEW BT4SP does not have antenna diff area.
#WARNING (NRDB-728) PIN PAD in CELL_VIEW BT4SMP does not have antenna diff area.
#WARNING (NRDB-728) PIN PAD in CELL_VIEW BT4P does not have antenna diff area.
#WARNING (NRDB-728) PIN PAD in CELL_VIEW BT2SP does not have antenna diff area.
#WARNING (NRDB-728) PIN PAD in CELL_VIEW BT2P does not have antenna diff area.
#WARNING (NRDB-728) PIN PAD in CELL_VIEW BT24SP does not have antenna diff area.
#WARNING (NRDB-728) PIN PAD in CELL_VIEW BT24SMP does not have antenna diff area.
#WARNING (NRDB-728) PIN PAD in CELL_VIEW BT24P does not have antenna diff area.
#WARNING (NRDB-728) PIN PAD in CELL_VIEW BT1P does not have antenna diff area.
#WARNING (NRDB-728) PIN PAD in CELL_VIEW BT16SP does not have antenna diff area.
#WARNING (NRDB-728) PIN PAD in CELL_VIEW BT16SMP does not have antenna diff area.
#WARNING (NRDB-728) PIN PAD in CELL_VIEW BT16P does not have antenna diff area.
#WARNING (NRDB-728) PIN PAD in CELL_VIEW BOTGD8SP does not have antenna diff area.
#WARNING (NRDB-728) PIN PAD in CELL_VIEW BOTGD8SMP does not have antenna diff area.
#WARNING (NRDB-728) PIN PAD in CELL_VIEW BOTGD8P does not have antenna diff area.
#WARNING (NRDB-728) PIN PAD in CELL_VIEW BOTGD4SP does not have antenna diff area.
#WARNING (NRDB-728) PIN PAD in CELL_VIEW BOTGD4SMP does not have antenna diff area.
#WARNING (EMS-27) Message (NRDB-728) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRDB-2005) SPECIAL_NET vdd has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
#WARNING (NRDB-2005) SPECIAL_NET gnd has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
#WARNING (NRDB-51) SPECIAL_NET gnd! has no instance pin or special wire in its connectivity definition. NET with the same name will be routed but will not be connected to the empty SPECIAL_NET.
#WARNING (NRDB-51) SPECIAL_NET vdd! has no instance pin or special wire in its connectivity definition. NET with the same name will be routed but will not be connected to the empty SPECIAL_NET.
#NanoRoute Version 15.20-p005_1 NR151028-1715/15_20-UB
#Using multithreading with 8 threads.
#Start routing data preparation.
#WARNING (NRDB-2077) The below via enclosure for LAYER MET1 is not specified for width 0.230.
#WARNING (NRDB-2078) The above via enclosure for LAYER MET2 is not specified for width 0.280.
#WARNING (NRDB-2077) The below via enclosure for LAYER MET1 is not specified for width 0.230.
#WARNING (NRDB-2078) The above via enclosure for LAYER MET2 is not specified for width 0.280.
#WARNING (NRDB-2077) The below via enclosure for LAYER MET2 is not specified for width 0.280.
#WARNING (NRDB-2078) The above via enclosure for LAYER MET3 is not specified for width 0.280.
#WARNING (NRDB-2077) The below via enclosure for LAYER MET2 is not specified for width 0.280.
#WARNING (NRDB-2078) The above via enclosure for LAYER MET3 is not specified for width 0.280.
#WARNING (NRDB-2077) The below via enclosure for LAYER MET3 is not specified for width 0.280.
#WARNING (NRDB-2078) The above via enclosure for LAYER MET4 is not specified for width 0.280.
#WARNING (NRDB-2077) The below via enclosure for LAYER MET3 is not specified for width 0.280.
#WARNING (NRDB-2078) The above via enclosure for LAYER MET4 is not specified for width 0.280.
#WARNING (NRDB-2077) The below via enclosure for LAYER MET4 is not specified for width 0.280.
#WARNING (NRDB-2078) The above via enclosure for LAYER MET5 is not specified for width 0.280.
#WARNING (NRDB-2077) The below via enclosure for LAYER MET4 is not specified for width 0.280.
#WARNING (NRDB-2078) The above via enclosure for LAYER MET5 is not specified for width 0.280.
#WARNING (NRDB-2077) The below via enclosure for LAYER MET5 is not specified for width 0.280.
#WARNING (NRDB-2078) The above via enclosure for LAYER METTP is not specified for width 0.440.
#WARNING (NRDB-2077) The below via enclosure for LAYER MET5 is not specified for width 0.280.
#WARNING (NRDB-2078) The above via enclosure for LAYER METTP is not specified for width 0.440.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.800.
#Voltage range [0.000 - 0.000] has 4 nets.
#Voltage range [0.000 - 1.800] has 22587 nets.
# MET1         H   Track-Pitch = 0.610    Line-2-Via Pitch = 0.485
# MET2         V   Track-Pitch = 0.630    Line-2-Via Pitch = 0.560
# MET3         H   Track-Pitch = 0.610    Line-2-Via Pitch = 0.560
# MET4         V   Track-Pitch = 0.630    Line-2-Via Pitch = 0.560
# MET5         H   Track-Pitch = 0.610    Line-2-Via Pitch = 0.560
# METTP        V   Track-Pitch = 1.260    Line-2-Via Pitch = 0.950
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer MET2's pitch = 0.630.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:06, elapsed time = 00:00:01, memory = 1246.73 (MB), peak = 1510.81 (MB)
#Merging special wires using 8 threads...
#reading routing guides ......
#Number of eco nets is 0
#
#Start data preparation...
#
#Data preparation is done on Thu Feb 16 14:38:06 2023
#
#Analyzing routing resource...
#Routing resource analysis is done on Thu Feb 16 14:38:06 2023
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H        1289           0        6972    93.22%
#  Metal 2        V        1259           0        6972     0.00%
#  Metal 3        H        1289           0        6972     0.00%
#  Metal 4        V        1259           0        6972     0.00%
#  Metal 5        H        1289           0        6972     0.00%
#  Metal 6        V         629           0        6972     0.00%
#  --------------------------------------------------------------
#  Total                   7014       0.00%  41832    15.54%
#
#  201 nets (0.89%) with 1 preferred extra spacing.
#
#
#Routing guide is on.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1248.69 (MB), peak = 1510.81 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1257.88 (MB), peak = 1510.81 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1260.16 (MB), peak = 1510.81 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 280 (skipped).
#Total number of selected nets for routing = 201.
#Total number of unselected nets (but routable) for routing = 22110 (skipped).
#Total number of nets in the design = 22591.
#
#22110 skipped nets do not have any wires.
#201 routable nets have only global wires.
#201 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed net constraints summary:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                201               0  
#------------------------------------------------
#        Total                201               0  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                201           22110  
#------------------------------------------------
#        Total                201           22110  
#------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#   Metal 1      0(0.00%)   (0.00%)
#   Metal 2      0(0.00%)   (0.00%)
#   Metal 3      2(0.03%)   (0.03%)
#   Metal 4      1(0.01%)   (0.01%)
#   Metal 5      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)   (0.00%)
#  --------------------------------
#     Total      3(0.01%)   (0.01%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.01% H + 0.00% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 201
#Total wire length = 63374 um.
#Total half perimeter of net bounding box = 40611 um.
#Total wire length on LAYER MET1 = 0 um.
#Total wire length on LAYER MET2 = 189 um.
#Total wire length on LAYER MET3 = 32848 um.
#Total wire length on LAYER MET4 = 29845 um.
#Total wire length on LAYER MET5 = 255 um.
#Total wire length on LAYER METTP = 236 um.
#Total number of vias = 5959
#Up-Via Summary (total 5959):
#           
#-----------------------
#  Metal 1         2107
#  Metal 2         1981
#  Metal 3         1827
#  Metal 4           26
#  Metal 5           18
#-----------------------
#                  5959 
#
#Max overcon = 1 tracks.
#Total overcon = 0.01%.
#Worst layer Gcell overcon rate = 0.03%.
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1260.25 (MB), peak = 1510.81 (MB)
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1252.16 (MB), peak = 1510.81 (MB)
#Start Track Assignment.
#Done with 1622 horizontal wires in 1 hboxes and 1403 vertical wires in 1 hboxes.
#Done with 209 horizontal wires in 1 hboxes and 156 vertical wires in 1 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 201
#Total wire length = 67305 um.
#Total half perimeter of net bounding box = 40611 um.
#Total wire length on LAYER MET1 = 3212 um.
#Total wire length on LAYER MET2 = 193 um.
#Total wire length on LAYER MET3 = 33143 um.
#Total wire length on LAYER MET4 = 30224 um.
#Total wire length on LAYER MET5 = 280 um.
#Total wire length on LAYER METTP = 253 um.
#Total number of vias = 5959
#Up-Via Summary (total 5959):
#           
#-----------------------
#  Metal 1         2107
#  Metal 2         1981
#  Metal 3         1827
#  Metal 4           26
#  Metal 5           18
#-----------------------
#                  5959 
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1260.34 (MB), peak = 1510.81 (MB)
#
#Cpu time = 00:00:07
#Elapsed time = 00:00:03
#Increased memory = 25.72 (MB)
#Total memory = 1260.34 (MB)
#Peak memory = 1510.81 (MB)
#Using multithreading with 8 threads.
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 1.5% of the total area was rechecked for DRC, and 47.4% required routing.
#    number of violations = 186
#
#    By Layer and Type :
#	         MetSpc    Short      Mar   WreExt   Totals
#	MET1          1        0        0        0        1
#	MET2         89       11        1       84      185
#	Totals       90       11        1       84      186
#cpu time = 00:00:17, elapsed time = 00:00:03, memory = 1472.98 (MB), peak = 1510.81 (MB)
#start 1st optimization iteration ...
#    number of violations = 135
#
#    By Layer and Type :
#	         MetSpc    Short      Mar   WreExt   Totals
#	MET1          0        0        0        0        0
#	MET2         69        4        2       60      135
#	Totals       69        4        2       60      135
#    number of process antenna violations = 37
#cpu time = 00:00:05, elapsed time = 00:00:01, memory = 1371.56 (MB), peak = 1510.81 (MB)
#start 2nd optimization iteration ...
#    number of violations = 89
#
#    By Layer and Type :
#	         MetSpc    Short      Mar   WreExt   Totals
#	MET1          0        0        0        0        0
#	MET2         37        9        6       37       89
#	Totals       37        9        6       37       89
#    number of process antenna violations = 37
#cpu time = 00:00:03, elapsed time = 00:00:01, memory = 1355.94 (MB), peak = 1510.81 (MB)
#start 3rd optimization iteration ...
#    number of violations = 86
#
#    By Layer and Type :
#	         MetSpc    Short      Mar   WreExt   Totals
#	MET1          0        0        0        0        0
#	MET2         36        7        5       38       86
#	Totals       36        7        5       38       86
#    number of process antenna violations = 37
#cpu time = 00:00:02, elapsed time = 00:00:00, memory = 1349.78 (MB), peak = 1510.81 (MB)
#start 4th optimization iteration ...
#    number of violations = 86
#
#    By Layer and Type :
#	         MetSpc    Short      Mar   WreExt   Totals
#	MET1          0        0        0        0        0
#	MET2         34        9        6       37       86
#	Totals       34        9        6       37       86
#    number of process antenna violations = 37
#cpu time = 00:00:02, elapsed time = 00:00:00, memory = 1352.09 (MB), peak = 1510.81 (MB)
#start 5th optimization iteration ...
#    number of violations = 82
#
#    By Layer and Type :
#	         MetSpc    Short      Mar   WreExt   Totals
#	MET1          0        0        0        0        0
#	MET2         37        6        4       35       82
#	Totals       37        6        4       35       82
#    number of process antenna violations = 37
#cpu time = 00:00:02, elapsed time = 00:00:00, memory = 1347.71 (MB), peak = 1510.81 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 201
#Total wire length = 64495 um.
#Total half perimeter of net bounding box = 40611 um.
#Total wire length on LAYER MET1 = 95 um.
#Total wire length on LAYER MET2 = 2842 um.
#Total wire length on LAYER MET3 = 31857 um.
#Total wire length on LAYER MET4 = 29667 um.
#Total wire length on LAYER MET5 = 18 um.
#Total wire length on LAYER METTP = 16 um.
#Total number of vias = 6437
#Up-Via Summary (total 6437):
#           
#-----------------------
#  Metal 1         2117
#  Metal 2         2043
#  Metal 3         2269
#  Metal 4            6
#  Metal 5            2
#-----------------------
#                  6437 
#
#Total number of DRC violations = 82
#Total number of violations on LAYER MET1 = 0
#Total number of violations on LAYER MET2 = 82
#Total number of violations on LAYER MET3 = 0
#Total number of violations on LAYER MET4 = 0
#Total number of violations on LAYER MET5 = 0
#Total number of violations on LAYER METTP = 0
#Cpu time = 00:00:32
#Elapsed time = 00:00:06
#Increased memory = 7.32 (MB)
#Total memory = 1267.66 (MB)
#Peak memory = 1510.81 (MB)
#detailRoute Statistics:
#Cpu time = 00:00:32
#Elapsed time = 00:00:06
#Increased memory = 7.32 (MB)
#Total memory = 1267.66 (MB)
#Peak memory = 1510.81 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:43
#Elapsed time = 00:00:12
#Increased memory = 69.51 (MB)
#Total memory = 1238.53 (MB)
#Peak memory = 1510.81 (MB)
#Number of warnings = 45
#Total number of warnings = 45
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Thu Feb 16 14:38:13 2023
#
There are 168 violation left....
delete_routes_with_violations -selected
route_global_detail

globalDetailRoute

#setNanoRouteMode -drouteAutoStop false
#setNanoRouteMode -drouteEndIteration 5
#setNanoRouteMode -routeSelectedNetOnly true
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Thu Feb 16 14:38:13 2023
#
#WARNING (NRDB-2005) SPECIAL_NET vdd has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
#WARNING (NRDB-2005) SPECIAL_NET gnd has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
#WARNING (NRDB-51) SPECIAL_NET gnd! has no instance pin or special wire in its connectivity definition. NET with the same name will be routed but will not be connected to the empty SPECIAL_NET.
#WARNING (NRDB-51) SPECIAL_NET vdd! has no instance pin or special wire in its connectivity definition. NET with the same name will be routed but will not be connected to the empty SPECIAL_NET.
#NanoRoute Version 15.20-p005_1 NR151028-1715/15_20-UB
#Using multithreading with 8 threads.
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.800.
#Voltage range [0.000 - 0.000] has 4 nets.
#Voltage range [0.000 - 1.800] has 22587 nets.
# MET1         H   Track-Pitch = 0.610    Line-2-Via Pitch = 0.485
# MET2         V   Track-Pitch = 0.630    Line-2-Via Pitch = 0.560
# MET3         H   Track-Pitch = 0.610    Line-2-Via Pitch = 0.560
# MET4         V   Track-Pitch = 0.630    Line-2-Via Pitch = 0.560
# MET5         H   Track-Pitch = 0.610    Line-2-Via Pitch = 0.560
# METTP        V   Track-Pitch = 1.260    Line-2-Via Pitch = 0.950
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer MET2's pitch = 0.630.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1160.93 (MB), peak = 1510.81 (MB)
#Merging special wires using 8 threads...
#Number of eco nets is 0
#
#Start data preparation...
#
#Data preparation is done on Thu Feb 16 14:38:15 2023
#
#Analyzing routing resource...
#Routing resource analysis is done on Thu Feb 16 14:38:15 2023
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H        1289           0        6972    93.22%
#  Metal 2        V        1259           0        6972     0.00%
#  Metal 3        H        1289           0        6972     0.00%
#  Metal 4        V        1259           0        6972     0.00%
#  Metal 5        H        1289           0        6972     0.00%
#  Metal 6        V         629           0        6972     0.00%
#  --------------------------------------------------------------
#  Total                   7014       0.00%  41832    15.54%
#
#  201 nets (0.89%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1162.26 (MB), peak = 1510.81 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1169.55 (MB), peak = 1510.81 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1169.58 (MB), peak = 1510.81 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 280 (skipped).
#Total number of selected nets for routing = 201.
#Total number of unselected nets (but routable) for routing = 22110 (skipped).
#Total number of nets in the design = 22591.
#
#22110 skipped nets do not have any wires.
#31 routable nets have only global wires.
#170 routable nets have only detail routed wires.
#31 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#170 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed net constraints summary:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                 31               0  
#------------------------------------------------
#        Total                 31               0  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                201           22110  
#------------------------------------------------
#        Total                201           22110  
#------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#   Metal 1      0(0.00%)   (0.00%)
#   Metal 2      0(0.00%)   (0.00%)
#   Metal 3      0(0.00%)   (0.00%)
#   Metal 4      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 201
#Total wire length = 64235 um.
#Total half perimeter of net bounding box = 40611 um.
#Total wire length on LAYER MET1 = 91 um.
#Total wire length on LAYER MET2 = 1972 um.
#Total wire length on LAYER MET3 = 32331 um.
#Total wire length on LAYER MET4 = 29829 um.
#Total wire length on LAYER MET5 = 12 um.
#Total wire length on LAYER METTP = 0 um.
#Total number of vias = 6137
#Up-Via Summary (total 6137):
#           
#-----------------------
#  Metal 1         2114
#  Metal 2         2024
#  Metal 3         1995
#  Metal 4            4
#-----------------------
#                  6137 
#
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1169.59 (MB), peak = 1510.81 (MB)
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1163.11 (MB), peak = 1510.81 (MB)
#Start Track Assignment.
#Done with 615 horizontal wires in 1 hboxes and 559 vertical wires in 1 hboxes.
#Done with 82 horizontal wires in 1 hboxes and 47 vertical wires in 1 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 201
#Total wire length = 65610 um.
#Total half perimeter of net bounding box = 40611 um.
#Total wire length on LAYER MET1 = 1250 um.
#Total wire length on LAYER MET2 = 1972 um.
#Total wire length on LAYER MET3 = 32412 um.
#Total wire length on LAYER MET4 = 29965 um.
#Total wire length on LAYER MET5 = 12 um.
#Total wire length on LAYER METTP = 0 um.
#Total number of vias = 6137
#Up-Via Summary (total 6137):
#           
#-----------------------
#  Metal 1         2114
#  Metal 2         2024
#  Metal 3         1995
#  Metal 4            4
#-----------------------
#                  6137 
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1171.72 (MB), peak = 1510.81 (MB)
#
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 11.46 (MB)
#Total memory = 1171.72 (MB)
#Peak memory = 1510.81 (MB)
#Using multithreading with 8 threads.
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 1.5% of the total area was rechecked for DRC, and 34.7% required routing.
#    number of violations = 137
#
#    By Layer and Type :
#	         MetSpc    Short      Mar   WreExt   Totals
#	MET1          0        0        0        0        0
#	MET2         64       10        1       62      137
#	Totals       64       10        1       62      137
#cpu time = 00:00:12, elapsed time = 00:00:02, memory = 1377.30 (MB), peak = 1510.81 (MB)
#start 1st optimization iteration ...
#    number of violations = 97
#
#    By Layer and Type :
#	         MetSpc    Short      Mar   WreExt   Totals
#	MET1          0        0        0        0        0
#	MET2         46        4        2       45       97
#	Totals       46        4        2       45       97
#    number of process antenna violations = 43
#cpu time = 00:00:03, elapsed time = 00:00:01, memory = 1256.15 (MB), peak = 1510.81 (MB)
#start 2nd optimization iteration ...
#    number of violations = 87
#
#    By Layer and Type :
#	         MetSpc    Short     Loop      Mar   WreExt   Totals
#	MET1          0        0        0        0        0        0
#	MET2         36        8        0        5       37       86
#	MET3          0        0        1        0        0        1
#	Totals       36        8        1        5       37       87
#    number of process antenna violations = 47
#cpu time = 00:00:02, elapsed time = 00:00:00, memory = 1250.00 (MB), peak = 1510.81 (MB)
#start 3rd optimization iteration ...
#    number of violations = 82
#
#    By Layer and Type :
#	         MetSpc    Short      Mar   WreExt   Totals
#	MET1          0        0        0        0        0
#	MET2         34        7        5       36       82
#	Totals       34        7        5       36       82
#    number of process antenna violations = 47
#cpu time = 00:00:02, elapsed time = 00:00:00, memory = 1250.15 (MB), peak = 1510.81 (MB)
#start 4th optimization iteration ...
#    number of violations = 81
#
#    By Layer and Type :
#	         MetSpc    Short      Mar   WreExt   Totals
#	MET1          0        0        0        0        0
#	MET2         33        8        5       35       81
#	Totals       33        8        5       35       81
#    number of process antenna violations = 48
#cpu time = 00:00:02, elapsed time = 00:00:00, memory = 1253.33 (MB), peak = 1510.81 (MB)
#start 5th optimization iteration ...
#    number of violations = 77
#
#    By Layer and Type :
#	         MetSpc    Short      Mar   WreExt   Totals
#	MET1          0        0        0        0        0
#	MET2         34        7        5       31       77
#	Totals       34        7        5       31       77
#    number of process antenna violations = 48
#cpu time = 00:00:02, elapsed time = 00:00:00, memory = 1250.16 (MB), peak = 1510.81 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 201
#Total wire length = 64465 um.
#Total half perimeter of net bounding box = 40611 um.
#Total wire length on LAYER MET1 = 94 um.
#Total wire length on LAYER MET2 = 2821 um.
#Total wire length on LAYER MET3 = 31681 um.
#Total wire length on LAYER MET4 = 29857 um.
#Total wire length on LAYER MET5 = 12 um.
#Total wire length on LAYER METTP = 0 um.
#Total number of vias = 6377
#Up-Via Summary (total 6377):
#           
#-----------------------
#  Metal 1         2115
#  Metal 2         2047
#  Metal 3         2211
#  Metal 4            4
#-----------------------
#                  6377 
#
#Total number of DRC violations = 77
#Total number of violations on LAYER MET1 = 0
#Total number of violations on LAYER MET2 = 77
#Total number of violations on LAYER MET3 = 0
#Total number of violations on LAYER MET4 = 0
#Total number of violations on LAYER MET5 = 0
#Total number of violations on LAYER METTP = 0
#Cpu time = 00:00:24
#Elapsed time = 00:00:04
#Increased memory = -6.16 (MB)
#Total memory = 1165.56 (MB)
#Peak memory = 1510.81 (MB)
#detailRoute Statistics:
#Cpu time = 00:00:24
#Elapsed time = 00:00:04
#Increased memory = -6.16 (MB)
#Total memory = 1165.56 (MB)
#Peak memory = 1510.81 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:27
#Elapsed time = 00:00:07
#Increased memory = -4.11 (MB)
#Total memory = 1152.10 (MB)
#Peak memory = 1510.81 (MB)
#Number of warnings = 4
#Total number of warnings = 49
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Thu Feb 16 14:38:20 2023
#
deselect_all
*** Look For Un-Routed Clock Tree Net ***
deselect_all

Routing correlation check
============================================================

Min length threshold value is :: 126 microns

Allowed deviation from route guide is 50%

**WARN: (IMPCK-6327):	The final routing for net "U7_banc_rc_gclk_14050__L2_N1" is significantly different from the pre-route estimation. Pre-route length estimation: total = 510.05 microns, max path length = 202.5 microns; Routed result: total = 605.395 microns, max path length = 433.48 microns.
**WARN: (IMPCK-6327):	The final routing for net "U8_syscop_rc_gclk__L3_N0" is significantly different from the pre-route estimation. Pre-route length estimation: total = 1040.2 microns, max path length = 249.85 microns; Routed result: total = 882.165 microns, max path length = 539.28 microns.
**WARN: (IMPCK-6327):	The final routing for net "U7_banc_rc_gclk_14002__L3_N0" is significantly different from the pre-route estimation. Pre-route length estimation: total = 1631.63 microns, max path length = 449.34 microns; Routed result: total = 1397.43 microns, max path length = 1041.29 microns.
**WARN: (IMPCK-6327):	The final routing for net "U7_banc_rc_gclk_13987__L3_N0" is significantly different from the pre-route estimation. Pre-route length estimation: total = 1604.48 microns, max path length = 474.65 microns; Routed result: total = 1395.31 microns, max path length = 997.61 microns.
**WARN: (IMPCK-6327):	The final routing for net "U7_banc_rc_gclk_13984__L3_N0" is significantly different from the pre-route estimation. Pre-route length estimation: total = 1603.1 microns, max path length = 485.07 microns; Routed result: total = 1422.15 microns, max path length = 962.96 microns.

Routing correlation check finished, CPU=0:00:00.0 
============================================================

Wire resistance checks
============================================================
Calculating clock delays in preRoute mode...
Calculating clock delays in clkRouteOnly mode...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**WARN: (IMPCK-6350):	Clock net U4_ex_U1_alu_rc_gclk__L2_N0 has 53.9096 percent resistance deviation between preRoute resistance (185.704 ohm) and after route resistance (402.913 ohm) values. This may indicate correlation issues like jogging in routing for this net.
**WARN: (IMPCK-6350):	Clock net U7_banc_rc_gclk_14041__L2_N3 has 51.5984 percent resistance deviation between preRoute resistance (152.707 ohm) and after route resistance (315.499 ohm) values. This may indicate correlation issues like jogging in routing for this net.
**WARN: (IMPCK-6350):	Clock net clock__L4_N2 has 51.2013 percent resistance deviation between preRoute resistance (356.865 ohm) and after route resistance (731.302 ohm) values. This may indicate correlation issues like jogging in routing for this net.
**WARN: (IMPCK-6350):	Clock net rc_gclk__L2_N6 has 51.0585 percent resistance deviation between preRoute resistance (191.386 ohm) and after route resistance (391.05 ohm) values. This may indicate correlation issues like jogging in routing for this net.
**WARN: (IMPCK-6350):	Clock net rc_gclk__L2_N1 has 50.7844 percent resistance deviation between preRoute resistance (166.691 ohm) and after route resistance (338.697 ohm) values. This may indicate correlation issues like jogging in routing for this net.
**WARN: (IMPCK-6350):	Clock net rc_gclk__L2_N11 has 50.675 percent resistance deviation between preRoute resistance (209.257 ohm) and after route resistance (424.24 ohm) values. This may indicate correlation issues like jogging in routing for this net.
**WARN: (IMPCK-6350):	Clock net rc_gclk__L2_N5 has 50.5059 percent resistance deviation between preRoute resistance (233.163 ohm) and after route resistance (471.093 ohm) values. This may indicate correlation issues like jogging in routing for this net.
**WARN: (IMPCK-6350):	Clock net U3_di_rc_gclk__L2_N6 has 50.4824 percent resistance deviation between preRoute resistance (222.75 ohm) and after route resistance (449.841 ohm) values. This may indicate correlation issues like jogging in routing for this net.
**WARN: (IMPCK-6350):	Clock net rc_gclk__L2_N4 has 50.1347 percent resistance deviation between preRoute resistance (173.966 ohm) and after route resistance (348.872 ohm) values. This may indicate correlation issues like jogging in routing for this net.
**WARN: (IMPCK-6350):	Clock net U3_di_rc_gclk__L2_N4 has 50.0747 percent resistance deviation between preRoute resistance (169.686 ohm) and after route resistance (339.879 ohm) values. This may indicate correlation issues like jogging in routing for this net.
**WARN: (IMPCK-6350):	Clock net rc_gclk__L2_N7 has 49.851 percent resistance deviation between preRoute resistance (238.558 ohm) and after route resistance (475.698 ohm) values. This may indicate correlation issues like jogging in routing for this net.
**WARN: (IMPCK-6350):	Clock net U7_banc_rc_gclk_14032__L2_N1 has 49.6174 percent resistance deviation between preRoute resistance (255.214 ohm) and after route resistance (506.553 ohm) values. This may indicate correlation issues like jogging in routing for this net.
**WARN: (IMPCK-6350):	Clock net U8_syscop_rc_gclk_5742__L2_N0 has 49.4155 percent resistance deviation between preRoute resistance (208.866 ohm) and after route resistance (412.905 ohm) values. This may indicate correlation issues like jogging in routing for this net.
**WARN: (IMPCK-6350):	Clock net U7_banc_rc_gclk_13975__L2_N1 has 49.2956 percent resistance deviation between preRoute resistance (199.49 ohm) and after route resistance (393.437 ohm) values. This may indicate correlation issues like jogging in routing for this net.
**WARN: (IMPCK-6350):	Clock net U3_di_rc_gclk__L2_N2 has 49.2109 percent resistance deviation between preRoute resistance (181.209 ohm) and after route resistance (356.787 ohm) values. This may indicate correlation issues like jogging in routing for this net.
**WARN: (IMPCK-6350):	Clock net U7_banc_rc_gclk_13975__L2_N0 has 49.1019 percent resistance deviation between preRoute resistance (232.38 ohm) and after route resistance (456.558 ohm) values. This may indicate correlation issues like jogging in routing for this net.
**WARN: (IMPCK-6350):	Clock net rc_gclk__L2_N0 has 48.955 percent resistance deviation between preRoute resistance (153.868 ohm) and after route resistance (301.436 ohm) values. This may indicate correlation issues like jogging in routing for this net.
**WARN: (IMPCK-6350):	Clock net U7_banc_rc_gclk_14044__L2_N0 has 48.761 percent resistance deviation between preRoute resistance (526.411 ohm) and after route resistance (1027.36 ohm) values. This may indicate correlation issues like jogging in routing for this net.
**WARN: (IMPCK-6350):	Clock net U3_di_rc_gclk__L2_N0 has 48.7131 percent resistance deviation between preRoute resistance (247.034 ohm) and after route resistance (481.672 ohm) values. This may indicate correlation issues like jogging in routing for this net.
**WARN: (IMPCK-6350):	Clock net U7_banc_rc_gclk_13975__L1_N0 has 48.5874 percent resistance deviation between preRoute resistance (59.3463 ohm) and after route resistance (115.431 ohm) values. This may indicate correlation issues like jogging in routing for this net.
**WARN: (EMS-27):	Message (IMPCK-6350) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.

Wire resistance checks Finished, CPU=0:00:00.1 
============================================================

# Analysis View: default_emulate_view
********** Clock clock Clk-Route-Only Timing Analysis **********
Nr. of Subtrees                : 42
Nr. of Sinks                   : 1723
Nr. of Buffer                  : 159
Nr. of Level (including gates) : 6
Root Rise Input Tran           : 3(ps)
Root Fall Input Tran           : 3(ps)
No Driving Cell Specified!
Max trig. edge delay at sink(R): U7_banc_registres_reg[1][28]/C 715.3(ps)
Min trig. edge delay at sink(R): U9_bus_ctrl_RC_CG_HIER_INST42/enl_reg/GN 525.2(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 525.2~715.3(ps)        0~10(ps)            
Fall Phase Delay               : 507~725.3(ps)          0~10(ps)            
Trig. Edge Skew                : 190.1(ps)              160(ps)             
Rise Skew                      : 190.1(ps)              
Fall Skew                      : 218.3(ps)              
Max. Rise Buffer Tran.         : 295.2(ps)              200(ps)             
Max. Fall Buffer Tran.         : 161.4(ps)              200(ps)             
Max. Rise Sink Tran.           : 185.7(ps)              200(ps)             
Max. Fall Sink Tran.           : 167.7(ps)              200(ps)             
Min. Rise Buffer Tran.         : 39.9(ps)               0(ps)               
Min. Fall Buffer Tran.         : 36(ps)                 0(ps)               
Min. Rise Sink Tran.           : 67.2(ps)               0(ps)               
Min. Fall Sink Tran.           : 60(ps)                 0(ps)               

view default_emulate_view : skew = 190.1ps (required = 160ps)


Clock Analysis (CPU Time 0:00:00.1)


setting up for view 'default_emulate_view'...
Enabling 8 Threads ...
Multi-CPU acceleration using 8 CPU(s).
**WARN: (IMPSP-270):	Cannot find a legal location for MASTER CELL 'INX20'.
Selecting the worst MMMC view of clock tree 'clock' ...
Optimizing clock tree 'clock' in 'default_emulate_view' view ...

Calculating clk-route-only downstream delay for clock tree 'clock' ...
*** Look For Reconvergent Clock Component ***
The clock tree clock has no reconvergent cell.
*** Look For PreservePin And Optimized CrossOver Root Pin ***
Multi-CPU acceleration using 8 CPU(s).
inserting inst clock__I0(BUX1) loc=(391860 120170) between driver clock__L2_I0/Q and the input term clock__L3_I0/A
Resized (INX16->INX12): clock__L2_I0
Inserted cell (BUX1): clock__I0
resized 1 standard cell(s).
inserted 1 standard cell(s).
*** Gated Clock Tree Optimization (cpu=0:00:00.8 real=0:00:01.0 mem=1762.1M) ***
*** Finished Clock Tree Skew Optimization (cpu=0:00:00.8 real=0:00:01.0 mem=1762.1M) ***
Doing the final refine placement ...
***** Start Refine Placement.....
**WARN: (IMPSP-270):	Cannot find a legal location for MASTER CELL 'INX20'.
*** Starting refinePlace (0:11:20 mem=1762.1M) ***
Total net length = 9.581e+05 (4.693e+05 4.888e+05) (ext = 2.555e+04)
Density distribution unevenness ratio = 6.860%
**WARN: (IMPSP-2020):	Cannot find a legal location for instance 'U4_ex_U1_alu_mul_138_45_g89940' (Cell INX20).
Type 'man IMPSP-2020' for more detail.
**WARN: (IMPSP-2020):	Cannot find a legal location for instance 'U4_ex_U1_alu_mul_138_45_g79557' (Cell INX20).
Type 'man IMPSP-2020' for more detail.
**ERROR: (IMPSP-2021):	Could not legalize <2> instances in the design. Check warning message IMPSP-270, IMPSP-452 or IMPSP-2020 in log file for more details.
Type 'man IMPSP-2021' for more detail.
Move report: Detail placement moves 14 insts, mean move: 5.43 um, max move: 11.34 um
	Max move on inst (g3537): (426.51, 105.53) --> (437.85, 105.53)
	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1764.1MB
Summary Report:
Instances move: 14 (out of 20161 movable)
Mean displacement: 5.43 um
Max displacement: 11.34 um (Instance: g3537) (426.51, 105.53) -> (437.85, 105.53)
	Length: 3 sites, height: 1 rows, site name: core, cell type: NA2X1
Total net length = 9.581e+05 (4.693e+05 4.888e+05) (ext = 2.555e+04)
Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1764.1MB
*** Finished refinePlace (0:11:21 mem=1764.1M) ***
**WARN: (IMPSP-270):	Cannot find a legal location for MASTER CELL 'INX20'.
***** Refine Placement Finished (CPU Time: 0:00:00.8  MEM: 1764.141M)
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
deselect_all
select_net clock__L4_N3
select_net clock__L4_N2
select_net clock__L4_N1
select_net clock__L4_N0
select_net clock__L3_N1
select_net clock__L3_N0
select_net clock__L2_N4
select_net clock__L2_N3
select_net clock__L2_N2
select_net clock__L2_N1
select_net clock__L2_N0
select_net clock__L1_N0
select_net U1_pf_rc_gclk__L3_N0
select_net U1_pf_rc_gclk__L2_N0
select_net U1_pf_rc_gclk__L1_N0
select_net U2_ei_rc_gclk__L2_N0
select_net U2_ei_rc_gclk__L1_N0
select_net U2_ei_rc_gclk_1264__L3_N0
select_net U2_ei_rc_gclk_1264__L2_N0
select_net U2_ei_rc_gclk_1264__L1_N0
select_net U9_bus_ctrl_rc_gclk__L2_N0
select_net U9_bus_ctrl_rc_gclk__L1_N0
select_net U4_ex_U1_alu_rc_gclk__L2_N1
select_net U4_ex_U1_alu_rc_gclk__L2_N0
select_net U4_ex_U1_alu_rc_gclk__L1_N0
select_net U4_ex_U1_alu_rc_gclk_6887__L2_N1
select_net U4_ex_U1_alu_rc_gclk_6887__L2_N0
select_net U4_ex_U1_alu_rc_gclk_6887__L1_N0
select_net U7_banc_rc_gclk_13972__L3_N0
select_net U7_banc_rc_gclk_13972__L2_N0
select_net U7_banc_rc_gclk_13972__L1_N0
select_net U7_banc_rc_gclk_13975__L2_N1
select_net U7_banc_rc_gclk_13975__L2_N0
select_net U7_banc_rc_gclk_13975__L1_N0
select_net U7_banc_rc_gclk_13978__L3_N0
select_net U7_banc_rc_gclk_13978__L2_N0
select_net U7_banc_rc_gclk_13978__L1_N0
select_net U7_banc_rc_gclk_13981__L2_N0
select_net U7_banc_rc_gclk_13981__L1_N0
select_net U7_banc_rc_gclk_13984__L3_N0
select_net U7_banc_rc_gclk_13984__L2_N0
select_net U7_banc_rc_gclk_13984__L1_N0
select_net U7_banc_rc_gclk_13987__L3_N0
select_net U7_banc_rc_gclk_13987__L2_N0
select_net U7_banc_rc_gclk_13987__L1_N0
select_net U7_banc_rc_gclk_13990__L2_N3
select_net U7_banc_rc_gclk_13990__L2_N2
select_net U7_banc_rc_gclk_13990__L2_N1
select_net U7_banc_rc_gclk_13990__L2_N0
select_net U7_banc_rc_gclk_13990__L1_N0
select_net U7_banc_rc_gclk_13993__L2_N1
select_net U7_banc_rc_gclk_13993__L2_N0
select_net U7_banc_rc_gclk_13993__L1_N0
select_net U7_banc_rc_gclk_13996__L3_N0
select_net U7_banc_rc_gclk_13996__L2_N0
select_net U7_banc_rc_gclk_13996__L1_N0
select_net U7_banc_rc_gclk_13999__L3_N0
select_net U7_banc_rc_gclk_13999__L2_N0
select_net U7_banc_rc_gclk_13999__L1_N0
select_net U7_banc_rc_gclk_14002__L3_N0
select_net U7_banc_rc_gclk_14002__L2_N0
select_net U7_banc_rc_gclk_14002__L1_N0
select_net U7_banc_rc_gclk_14005__L3_N0
select_net U7_banc_rc_gclk_14005__L2_N0
select_net U7_banc_rc_gclk_14005__L1_N0
select_net U7_banc_rc_gclk_14008__L2_N3
select_net U7_banc_rc_gclk_14008__L2_N2
select_net U7_banc_rc_gclk_14008__L2_N1
select_net U7_banc_rc_gclk_14008__L2_N0
select_net U7_banc_rc_gclk_14008__L1_N0
select_net U7_banc_rc_gclk_14011__L2_N1
select_net U7_banc_rc_gclk_14011__L2_N0
select_net U7_banc_rc_gclk_14011__L1_N0
select_net U7_banc_rc_gclk_14014__L3_N0
select_net U7_banc_rc_gclk_14014__L2_N0
select_net U7_banc_rc_gclk_14014__L1_N0
select_net U7_banc_rc_gclk_14017__L3_N0
select_net U7_banc_rc_gclk_14017__L2_N0
select_net U7_banc_rc_gclk_14017__L1_N0
select_net U7_banc_rc_gclk_14020__L3_N0
select_net U7_banc_rc_gclk_14020__L2_N0
select_net U7_banc_rc_gclk_14020__L1_N0
select_net U7_banc_rc_gclk_14023__L3_N0
select_net U7_banc_rc_gclk_14023__L2_N0
select_net U7_banc_rc_gclk_14023__L1_N0
select_net U7_banc_rc_gclk_14026__L3_N0
select_net U7_banc_rc_gclk_14026__L2_N0
select_net U7_banc_rc_gclk_14026__L1_N0
select_net U7_banc_rc_gclk_14029__L3_N0
select_net U7_banc_rc_gclk_14029__L2_N0
select_net U7_banc_rc_gclk_14029__L1_N0
select_net U7_banc_rc_gclk_14032__L2_N1
select_net U7_banc_rc_gclk_14032__L2_N0
select_net U7_banc_rc_gclk_14032__L1_N0
select_net U7_banc_rc_gclk_14035__L2_N3
select_net U7_banc_rc_gclk_14035__L2_N2
select_net U7_banc_rc_gclk_14035__L2_N1
select_net U7_banc_rc_gclk_14035__L2_N0
select_net U7_banc_rc_gclk_14035__L1_N0
select_net U7_banc_rc_gclk_14038__L3_N0
select_net U7_banc_rc_gclk_14038__L2_N0
select_net U7_banc_rc_gclk_14038__L1_N0
select_net U7_banc_rc_gclk_14041__L2_N3
select_net U7_banc_rc_gclk_14041__L2_N2
select_net U7_banc_rc_gclk_14041__L2_N1
select_net U7_banc_rc_gclk_14041__L2_N0
select_net U7_banc_rc_gclk_14041__L1_N0
select_net U7_banc_rc_gclk_14044__L2_N0
select_net U7_banc_rc_gclk_14044__L1_N0
select_net U7_banc_rc_gclk_14047__L3_N0
select_net U7_banc_rc_gclk_14047__L2_N0
select_net U7_banc_rc_gclk_14047__L1_N0
select_net U7_banc_rc_gclk_14050__L2_N1
select_net U7_banc_rc_gclk_14050__L2_N0
select_net U7_banc_rc_gclk_14050__L1_N0
select_net U7_banc_rc_gclk_14053__L3_N0
select_net U7_banc_rc_gclk_14053__L2_N0
select_net U7_banc_rc_gclk_14053__L1_N0
select_net U7_banc_rc_gclk_14056__L3_N0
select_net U7_banc_rc_gclk_14056__L2_N0
select_net U7_banc_rc_gclk_14056__L1_N0
select_net U7_banc_rc_gclk_14059__L3_N0
select_net U7_banc_rc_gclk_14059__L2_N0
select_net U7_banc_rc_gclk_14059__L1_N0
select_net U7_banc_rc_gclk__L2_N1
select_net U7_banc_rc_gclk__L2_N0
select_net U7_banc_rc_gclk__L1_N0
select_net U3_di_rc_gclk__L2_N11
select_net U3_di_rc_gclk__L2_N10
select_net U3_di_rc_gclk__L2_N9
select_net U3_di_rc_gclk__L2_N8
select_net U3_di_rc_gclk__L2_N7
select_net U3_di_rc_gclk__L2_N6
select_net U3_di_rc_gclk__L2_N5
select_net U3_di_rc_gclk__L2_N4
select_net U3_di_rc_gclk__L2_N3
select_net U3_di_rc_gclk__L2_N2
select_net U3_di_rc_gclk__L2_N1
select_net U3_di_rc_gclk__L2_N0
select_net U3_di_rc_gclk__L1_N0
select_net U8_syscop_rc_gclk__L3_N0
select_net U8_syscop_rc_gclk__L2_N0
select_net U8_syscop_rc_gclk__L1_N0
select_net U8_syscop_rc_gclk_5742__L2_N1
select_net U8_syscop_rc_gclk_5742__L2_N0
select_net U8_syscop_rc_gclk_5742__L1_N0
select_net rc_gclk__L2_N11
select_net rc_gclk__L2_N10
select_net rc_gclk__L2_N9
select_net rc_gclk__L2_N8
select_net rc_gclk__L2_N7
select_net rc_gclk__L2_N6
select_net rc_gclk__L2_N5
select_net rc_gclk__L2_N4
select_net rc_gclk__L2_N3
select_net rc_gclk__L2_N2
select_net rc_gclk__L2_N1
select_net rc_gclk__L2_N0
select_net rc_gclk__L1_N0
select_net clock
select_net U1_pf_rc_gclk
select_net U2_ei_rc_gclk
select_net U2_ei_rc_gclk_1264
select_net U3_di_rc_gclk
select_net U4_ex_U1_alu_rc_gclk
select_net U4_ex_U1_alu_rc_gclk_6887
select_net U7_banc_rc_gclk
select_net U7_banc_rc_gclk_13972
select_net U7_banc_rc_gclk_13975
select_net U7_banc_rc_gclk_13978
select_net U7_banc_rc_gclk_13981
select_net U7_banc_rc_gclk_13984
select_net U7_banc_rc_gclk_13987
select_net U7_banc_rc_gclk_13990
select_net U7_banc_rc_gclk_13993
select_net U7_banc_rc_gclk_13996
select_net U7_banc_rc_gclk_13999
select_net U7_banc_rc_gclk_14002
select_net U7_banc_rc_gclk_14005
select_net U7_banc_rc_gclk_14008
select_net U7_banc_rc_gclk_14011
select_net U7_banc_rc_gclk_14014
select_net U7_banc_rc_gclk_14017
select_net U7_banc_rc_gclk_14020
select_net U7_banc_rc_gclk_14023
select_net U7_banc_rc_gclk_14026
select_net U7_banc_rc_gclk_14029
select_net U7_banc_rc_gclk_14032
select_net U7_banc_rc_gclk_14035
select_net U7_banc_rc_gclk_14038
select_net U7_banc_rc_gclk_14041
select_net U7_banc_rc_gclk_14044
select_net U7_banc_rc_gclk_14047
select_net U7_banc_rc_gclk_14050
select_net U7_banc_rc_gclk_14053
select_net U7_banc_rc_gclk_14056
select_net U7_banc_rc_gclk_14059
select_net U8_syscop_rc_gclk
select_net U8_syscop_rc_gclk_5742
select_net U9_bus_ctrl_rc_gclk
select_net rc_gclk
select_net clock__N0
route_global_detail

globalDetailRoute

#setNanoRouteMode -routeSelectedNetOnly true
#setNanoRouteMode -routeWithEco true
#Start globalDetailRoute on Thu Feb 16 14:38:23 2023
#
#WARNING (NRDB-2005) SPECIAL_NET vdd has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
#WARNING (NRDB-2005) SPECIAL_NET gnd has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
#WARNING (NRDB-51) SPECIAL_NET gnd! has no instance pin or special wire in its connectivity definition. NET with the same name will be routed but will not be connected to the empty SPECIAL_NET.
#WARNING (NRDB-51) SPECIAL_NET vdd! has no instance pin or special wire in its connectivity definition. NET with the same name will be routed but will not be connected to the empty SPECIAL_NET.
#NanoRoute Version 15.20-p005_1 NR151028-1715/15_20-UB
#Using multithreading with 8 threads.
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.800.
#Voltage range [0.000 - 0.000] has 4 nets.
#Voltage range [0.000 - 1.800] has 22588 nets.
# MET1         H   Track-Pitch = 0.610    Line-2-Via Pitch = 0.485
# MET2         V   Track-Pitch = 0.630    Line-2-Via Pitch = 0.560
# MET3         H   Track-Pitch = 0.610    Line-2-Via Pitch = 0.560
# MET4         V   Track-Pitch = 0.630    Line-2-Via Pitch = 0.560
# MET5         H   Track-Pitch = 0.610    Line-2-Via Pitch = 0.560
# METTP        V   Track-Pitch = 1.260    Line-2-Via Pitch = 0.950
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer MET2's pitch = 0.630.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1162.38 (MB), peak = 1510.81 (MB)
#Merging special wires using 8 threads...
#WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 395.445 121.380 ) on MET1 for NET clock__L2_N0. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Q at ( 331.760 298.185 ) on MET1 for NET clock__L2_N0. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#
#Connectivity extraction summary:
#2 routed nets are extracted.
#    1 (0.00%) extracted nets are partially routed.
#199 routed nets are imported.
#22111 (97.87%) nets are without wires.
#280 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 22592.
#
#Number of eco nets is 1
#
#Start data preparation...
#
#Data preparation is done on Thu Feb 16 14:38:25 2023
#
#Analyzing routing resource...
#Routing resource analysis is done on Thu Feb 16 14:38:25 2023
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H        1289           0        6972    93.22%
#  Metal 2        V        1259           0        6972     0.00%
#  Metal 3        H        1289           0        6972     0.00%
#  Metal 4        V        1259           0        6972     0.00%
#  Metal 5        H        1289           0        6972     0.00%
#  Metal 6        V         629           0        6972     0.00%
#  --------------------------------------------------------------
#  Total                   7014       0.00%  41832    15.54%
#
#  202 nets (0.89%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1163.75 (MB), peak = 1510.81 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1171.01 (MB), peak = 1510.81 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1171.03 (MB), peak = 1510.81 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 280 (skipped).
#Total number of selected nets for routing = 202.
#Total number of unselected nets (but routable) for routing = 22110 (skipped).
#Total number of nets in the design = 22592.
#
#22110 skipped nets do not have any wires.
#2 routable nets have only global wires.
#200 routable nets have only detail routed wires.
#2 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#200 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed net constraints summary:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                  2               0  
#------------------------------------------------
#        Total                  2               0  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                202           22110  
#------------------------------------------------
#        Total                202           22110  
#------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#   Metal 1      0(0.00%)   (0.00%)
#   Metal 2      0(0.00%)   (0.00%)
#   Metal 3      0(0.00%)   (0.00%)
#   Metal 4      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 202
#Total wire length = 64477 um.
#Total half perimeter of net bounding box = 40623 um.
#Total wire length on LAYER MET1 = 94 um.
#Total wire length on LAYER MET2 = 2818 um.
#Total wire length on LAYER MET3 = 31687 um.
#Total wire length on LAYER MET4 = 29867 um.
#Total wire length on LAYER MET5 = 12 um.
#Total wire length on LAYER METTP = 0 um.
#Total number of vias = 6382
#Up-Via Summary (total 6382):
#           
#-----------------------
#  Metal 1         2117
#  Metal 2         2049
#  Metal 3         2212
#  Metal 4            4
#-----------------------
#                  6382 
#
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1171.05 (MB), peak = 1510.81 (MB)
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1164.52 (MB), peak = 1510.81 (MB)
#Start Track Assignment.
#Done with 1 horizontal wires in 1 hboxes and 1 vertical wires in 1 hboxes.
#Done with 0 horizontal wires in 1 hboxes and 0 vertical wires in 1 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 202
#Total wire length = 64487 um.
#Total half perimeter of net bounding box = 40623 um.
#Total wire length on LAYER MET1 = 98 um.
#Total wire length on LAYER MET2 = 2818 um.
#Total wire length on LAYER MET3 = 31691 um.
#Total wire length on LAYER MET4 = 29867 um.
#Total wire length on LAYER MET5 = 12 um.
#Total wire length on LAYER METTP = 0 um.
#Total number of vias = 6382
#Up-Via Summary (total 6382):
#           
#-----------------------
#  Metal 1         2117
#  Metal 2         2049
#  Metal 3         2212
#  Metal 4            4
#-----------------------
#                  6382 
#
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1173.55 (MB), peak = 1510.81 (MB)
#
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 12.56 (MB)
#Total memory = 1173.55 (MB)
#Peak memory = 1510.81 (MB)
#Using multithreading with 8 threads.
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 7.1% of the total area was rechecked for DRC, and 1.0% required routing.
#    number of violations = 80
#
#    By Layer and Type :
#	         MetSpc    Short      Mar   WreExt   Totals
#	MET1          0        0        0        0        0
#	MET2         34        7        5       34       80
#	Totals       34        7        5       34       80
#15 out of 28325 instances need to be verified(marked ipoed).
#0.4% of the total area is being checked for drcs
#0.4% of the total area was checked
#    number of violations = 80
#
#    By Layer and Type :
#	         MetSpc    Short      Mar   WreExt   Totals
#	MET1          0        0        0        0        0
#	MET2         34        7        5       34       80
#	Totals       34        7        5       34       80
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1270.04 (MB), peak = 1510.81 (MB)
#start 1st optimization iteration ...
#    number of violations = 80
#
#    By Layer and Type :
#	         MetSpc    Short      Mar   WreExt   Totals
#	MET1          0        0        0        0        0
#	MET2         34        7        4       35       80
#	Totals       34        7        4       35       80
#    number of process antenna violations = 49
#cpu time = 00:00:02, elapsed time = 00:00:00, memory = 1257.02 (MB), peak = 1510.81 (MB)
#start 2nd optimization iteration ...
#    number of violations = 83
#
#    By Layer and Type :
#	         MetSpc    Short     Loop      Mar   WreExt   Totals
#	MET1          0        0        0        0        0        0
#	MET2         35        6        0        4       36       81
#	MET3          0        0        1        0        1        2
#	Totals       35        6        1        4       37       83
#    number of process antenna violations = 49
#cpu time = 00:00:02, elapsed time = 00:00:00, memory = 1257.72 (MB), peak = 1510.81 (MB)
#start 3rd optimization iteration ...
#    number of violations = 81
#
#    By Layer and Type :
#	         MetSpc    Short      Mar   WreExt   Totals
#	MET1          0        0        0        0        0
#	MET2         32        9        6       34       81
#	Totals       32        9        6       34       81
#    number of process antenna violations = 49
#cpu time = 00:00:02, elapsed time = 00:00:00, memory = 1257.97 (MB), peak = 1510.81 (MB)
#start 4th optimization iteration ...
#    number of violations = 81
#
#    By Layer and Type :
#	         MetSpc    Short      Mar   WreExt   Totals
#	MET1          0        0        0        0        0
#	MET2         35        6        4       36       81
#	Totals       35        6        4       36       81
#    number of process antenna violations = 49
#cpu time = 00:00:02, elapsed time = 00:00:00, memory = 1255.99 (MB), peak = 1510.81 (MB)
#start 5th optimization iteration ...
#    number of violations = 78
#
#    By Layer and Type :
#	         MetSpc    Short      Mar   WreExt   Totals
#	MET1          0        0        0        0        0
#	MET2         33        8        5       32       78
#	Totals       33        8        5       32       78
#    number of process antenna violations = 49
#cpu time = 00:00:02, elapsed time = 00:00:00, memory = 1248.61 (MB), peak = 1510.81 (MB)
#start 6th optimization iteration ...
#    number of violations = 78
#
#    By Layer and Type :
#	         MetSpc    Short   WreExt   Totals
#	MET1          0        0        0        0
#	MET2         34        5       39       78
#	Totals       34        5       39       78
#    number of process antenna violations = 53
#cpu time = 00:00:04, elapsed time = 00:00:01, memory = 1364.24 (MB), peak = 1510.81 (MB)
#start 7th optimization iteration ...
#    number of violations = 57
#
#    By Layer and Type :
#	         MetSpc    Short      Mar   WreExt   Totals
#	MET1          0        0        0        0        0
#	MET2         22        7        1       27       57
#	Totals       22        7        1       27       57
#    number of process antenna violations = 49
#cpu time = 00:00:04, elapsed time = 00:00:01, memory = 1355.21 (MB), peak = 1510.81 (MB)
#start 8th optimization iteration ...
#    number of violations = 46
#
#    By Layer and Type :
#	         MetSpc    Short      Mar   WreExt   Totals
#	MET1          0        0        0        0        0
#	MET2         14        9        1       22       46
#	Totals       14        9        1       22       46
#    number of process antenna violations = 49
#cpu time = 00:00:03, elapsed time = 00:00:01, memory = 1337.89 (MB), peak = 1510.81 (MB)
#start 9th optimization iteration ...
#    number of violations = 46
#
#    By Layer and Type :
#	         MetSpc    Short   WreExt   Totals
#	MET1          0        0        0        0
#	MET2         16        7       23       46
#	Totals       16        7       23       46
#    number of process antenna violations = 49
#cpu time = 00:00:03, elapsed time = 00:00:01, memory = 1329.64 (MB), peak = 1510.81 (MB)
#start 10th optimization iteration ...
#    number of violations = 44
#
#    By Layer and Type :
#	         MetSpc    Short      Mar   WreExt   Totals
#	MET1          0        0        0        0        0
#	MET2         13       10        1       20       44
#	Totals       13       10        1       20       44
#    number of process antenna violations = 49
#cpu time = 00:00:03, elapsed time = 00:00:01, memory = 1328.73 (MB), peak = 1510.81 (MB)
#start 11th optimization iteration ...
#    number of violations = 42
#
#    By Layer and Type :
#	         MetSpc    Short   WreExt   Totals
#	MET1          0        0        0        0
#	MET2         16        6       20       42
#	Totals       16        6       20       42
#    number of process antenna violations = 49
#cpu time = 00:00:05, elapsed time = 00:00:02, memory = 1454.41 (MB), peak = 1510.81 (MB)
#start 12th optimization iteration ...
#    number of violations = 44
#
#    By Layer and Type :
#	         MetSpc    Short   WreExt   Totals
#	MET1          0        0        0        0
#	MET2         13        9       22       44
#	Totals       13        9       22       44
#    number of process antenna violations = 45
#cpu time = 00:00:04, elapsed time = 00:00:01, memory = 1420.86 (MB), peak = 1510.81 (MB)
#start 13th optimization iteration ...
#    number of violations = 44
#
#    By Layer and Type :
#	         MetSpc    Short   WreExt   Totals
#	MET1          0        0        0        0
#	MET2         14        8       22       44
#	Totals       14        8       22       44
#    number of process antenna violations = 42
#cpu time = 00:00:05, elapsed time = 00:00:01, memory = 1418.54 (MB), peak = 1510.81 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 202
#Total wire length = 64480 um.
#Total half perimeter of net bounding box = 40623 um.
#Total wire length on LAYER MET1 = 99 um.
#Total wire length on LAYER MET2 = 2863 um.
#Total wire length on LAYER MET3 = 31672 um.
#Total wire length on LAYER MET4 = 29835 um.
#Total wire length on LAYER MET5 = 12 um.
#Total wire length on LAYER METTP = 0 um.
#Total number of vias = 6387
#Up-Via Summary (total 6387):
#           
#-----------------------
#  Metal 1         2119
#  Metal 2         2051
#  Metal 3         2213
#  Metal 4            4
#-----------------------
#                  6387 
#
#Total number of DRC violations = 44
#Total number of violations on LAYER MET1 = 0
#Total number of violations on LAYER MET2 = 44
#Total number of violations on LAYER MET3 = 0
#Total number of violations on LAYER MET4 = 0
#Total number of violations on LAYER MET5 = 0
#Total number of violations on LAYER METTP = 0
#Cpu time = 00:00:42
#Elapsed time = 00:00:11
#Increased memory = -5.20 (MB)
#Total memory = 1168.35 (MB)
#Peak memory = 1510.81 (MB)
#
#Start Post Routing Optimization.
#start 1st post routing optimization iteration ...
#    number of DRC violations = 16
#
#    By Layer and Type :
#	         MetSpc    Short      Mar   WreExt   Totals
#	MET1          0        0        0        0        0
#	MET2          4        4        2        6       16
#	Totals        4        4        2        6       16
#cpu time = 00:00:02, elapsed time = 00:00:01, memory = 1164.66 (MB), peak = 1510.81 (MB)
#start 2nd post routing optimization iteration ...
#    number of DRC violations = 16
#
#    By Layer and Type :
#	         MetSpc    Short      Mar   WreExt   Totals
#	MET1          0        0        0        0        0
#	MET2          4        4        2        6       16
#	Totals        4        4        2        6       16
#cpu time = 00:00:04, elapsed time = 00:00:01, memory = 1163.32 (MB), peak = 1510.81 (MB)
#start 3rd post routing optimization iteration ...
#    number of DRC violations = 14
#
#    By Layer and Type :
#	          Short   WreExt   Totals
#	MET1          0        0        0
#	MET2          7        7       14
#	Totals        7        7       14
#cpu time = 00:00:19, elapsed time = 00:00:06, memory = 1163.64 (MB), peak = 1539.56 (MB)
#start 4th post routing optimization iteration ...
#    number of DRC violations = 14
#
#    By Layer and Type :
#	          Short   WreExt   Totals
#	MET1          0        0        0
#	MET2          7        7       14
#	Totals        7        7       14
#cpu time = 00:00:18, elapsed time = 00:00:05, memory = 1163.48 (MB), peak = 1543.61 (MB)
#start 5th post routing optimization iteration ...
#    number of DRC violations = 14
#
#    By Layer and Type :
#	          Short   WreExt   Totals
#	MET1          0        0        0
#	MET2          7        7       14
#	Totals        7        7       14
#cpu time = 00:00:18, elapsed time = 00:00:05, memory = 1163.70 (MB), peak = 1543.61 (MB)
#Complete Post Routing Optimization.
#Cpu time = 00:01:01
#Elapsed time = 00:00:19
#Increased memory = -4.65 (MB)
#Total memory = 1163.70 (MB)
#Peak memory = 1543.61 (MB)
#Total number of nets with non-default rule or having extra spacing = 202
#Total wire length = 64548 um.
#Total half perimeter of net bounding box = 40623 um.
#Total wire length on LAYER MET1 = 99 um.
#Total wire length on LAYER MET2 = 2875 um.
#Total wire length on LAYER MET3 = 31680 um.
#Total wire length on LAYER MET4 = 29864 um.
#Total wire length on LAYER MET5 = 30 um.
#Total wire length on LAYER METTP = 0 um.
#Total number of vias = 6406
#Up-Via Summary (total 6406):
#           
#-----------------------
#  Metal 1         2119
#  Metal 2         2049
#  Metal 3         2228
#  Metal 4           10
#-----------------------
#                  6406 
#
#Total number of DRC violations = 14
#Total number of violations on LAYER MET1 = 0
#Total number of violations on LAYER MET2 = 14
#Total number of violations on LAYER MET3 = 0
#Total number of violations on LAYER MET4 = 0
#Total number of violations on LAYER MET5 = 0
#Total number of violations on LAYER METTP = 0
#
#start routing for process antenna violation fix ...
#
#    By Layer and Type :
#	          Short   WreExt   Totals
#	MET1          0        0        0
#	MET2          7        7       14
#	Totals        7        7       14
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1165.99 (MB), peak = 1543.61 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 202
#Total wire length = 64555 um.
#Total half perimeter of net bounding box = 40623 um.
#Total wire length on LAYER MET1 = 99 um.
#Total wire length on LAYER MET2 = 2875 um.
#Total wire length on LAYER MET3 = 31600 um.
#Total wire length on LAYER MET4 = 29871 um.
#Total wire length on LAYER MET5 = 110 um.
#Total wire length on LAYER METTP = 0 um.
#Total number of vias = 6450
#Up-Via Summary (total 6450):
#           
#-----------------------
#  Metal 1         2119
#  Metal 2         2049
#  Metal 3         2262
#  Metal 4           20
#-----------------------
#                  6450 
#
#Total number of DRC violations = 14
#Total number of net violated process antenna rule = 0
#Total number of violations on LAYER MET1 = 0
#Total number of violations on LAYER MET2 = 14
#Total number of violations on LAYER MET3 = 0
#Total number of violations on LAYER MET4 = 0
#Total number of violations on LAYER MET5 = 0
#Total number of violations on LAYER METTP = 0
#
#detailRoute Statistics:
#Cpu time = 00:01:44
#Elapsed time = 00:00:30
#Increased memory = -8.87 (MB)
#Total memory = 1164.68 (MB)
#Peak memory = 1543.61 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:01:47
#Elapsed time = 00:00:32
#Increased memory = -9.81 (MB)
#Total memory = 1150.15 (MB)
#Peak memory = 1543.61 (MB)
#Number of warnings = 6
#Total number of warnings = 55
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Thu Feb 16 14:38:56 2023
#
*** Re-Route Steiner Clock Tree/Signal Net (cpu=0:01:47 mem=1769.2M) ***
*** Look For Un-Routed Clock Tree Net ***
deselect_all
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...

# Analysis View: default_emulate_view
********** Clock clock Clk-Route-Only Timing Analysis **********
Nr. of Subtrees                : 42
Nr. of Sinks                   : 1723
Nr. of Buffer                  : 160
Nr. of Level (including gates) : 6
Root Rise Input Tran           : 3(ps)
Root Fall Input Tran           : 3(ps)
No Driving Cell Specified!
Max trig. edge delay at sink(R): U7_banc_registres_reg[1][28]/C 714.2(ps)
Min trig. edge delay at sink(R): U8_syscop_scp_reg_reg[14][18]/C 562.1(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 562.1~714.2(ps)        0~10(ps)            
Fall Phase Delay               : 534.7~724.1(ps)        0~10(ps)            
Trig. Edge Skew                : 152.1(ps)              160(ps)             
Rise Skew                      : 152.1(ps)              
Fall Skew                      : 189.4(ps)              
Max. Rise Buffer Tran.         : 295.2(ps)              200(ps)             
Max. Fall Buffer Tran.         : 161.5(ps)              200(ps)             
Max. Rise Sink Tran.           : 190.4(ps)              200(ps)             
Max. Fall Sink Tran.           : 173.4(ps)              200(ps)             
Min. Rise Buffer Tran.         : 39.9(ps)               0(ps)               
Min. Fall Buffer Tran.         : 36(ps)                 0(ps)               
Min. Rise Sink Tran.           : 67.1(ps)               0(ps)               
Min. Fall Sink Tran.           : 60(ps)                 0(ps)               

view default_emulate_view : skew = 152.1ps (required = 160ps)


Clock Analysis (CPU Time 0:00:00.1)


Switching to the default view 'default_emulate_view' ...
**WARN: (IMPSP-270):	Cannot find a legal location for MASTER CELL 'INX20'.

*** None of the buffer chains at roots are modified by the fine-tune process.

**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
deselect_all
select_net clock__N0
select_net clock__L4_N3
select_net clock__L4_N2
select_net clock__L4_N1
select_net clock__L4_N0
select_net clock__L3_N1
select_net clock__L3_N0
select_net clock__L2_N4
select_net clock__L2_N3
select_net clock__L2_N2
select_net clock__L2_N1
select_net clock__L2_N0
select_net clock__L1_N0
select_net U1_pf_rc_gclk__L3_N0
select_net U1_pf_rc_gclk__L2_N0
select_net U1_pf_rc_gclk__L1_N0
select_net U2_ei_rc_gclk__L2_N0
select_net U2_ei_rc_gclk__L1_N0
select_net U2_ei_rc_gclk_1264__L3_N0
select_net U2_ei_rc_gclk_1264__L2_N0
select_net U2_ei_rc_gclk_1264__L1_N0
select_net U9_bus_ctrl_rc_gclk__L2_N0
select_net U9_bus_ctrl_rc_gclk__L1_N0
select_net U4_ex_U1_alu_rc_gclk__L2_N1
select_net U4_ex_U1_alu_rc_gclk__L2_N0
select_net U4_ex_U1_alu_rc_gclk__L1_N0
select_net U4_ex_U1_alu_rc_gclk_6887__L2_N1
select_net U4_ex_U1_alu_rc_gclk_6887__L2_N0
select_net U4_ex_U1_alu_rc_gclk_6887__L1_N0
select_net U7_banc_rc_gclk_13972__L3_N0
select_net U7_banc_rc_gclk_13972__L2_N0
select_net U7_banc_rc_gclk_13972__L1_N0
select_net U7_banc_rc_gclk_13975__L2_N1
select_net U7_banc_rc_gclk_13975__L2_N0
select_net U7_banc_rc_gclk_13975__L1_N0
select_net U7_banc_rc_gclk_13978__L3_N0
select_net U7_banc_rc_gclk_13978__L2_N0
select_net U7_banc_rc_gclk_13978__L1_N0
select_net U7_banc_rc_gclk_13981__L2_N0
select_net U7_banc_rc_gclk_13981__L1_N0
select_net U7_banc_rc_gclk_13984__L3_N0
select_net U7_banc_rc_gclk_13984__L2_N0
select_net U7_banc_rc_gclk_13984__L1_N0
select_net U7_banc_rc_gclk_13987__L3_N0
select_net U7_banc_rc_gclk_13987__L2_N0
select_net U7_banc_rc_gclk_13987__L1_N0
select_net U7_banc_rc_gclk_13990__L2_N3
select_net U7_banc_rc_gclk_13990__L2_N2
select_net U7_banc_rc_gclk_13990__L2_N1
select_net U7_banc_rc_gclk_13990__L2_N0
select_net U7_banc_rc_gclk_13990__L1_N0
select_net U7_banc_rc_gclk_13993__L2_N1
select_net U7_banc_rc_gclk_13993__L2_N0
select_net U7_banc_rc_gclk_13993__L1_N0
select_net U7_banc_rc_gclk_13996__L3_N0
select_net U7_banc_rc_gclk_13996__L2_N0
select_net U7_banc_rc_gclk_13996__L1_N0
select_net U7_banc_rc_gclk_13999__L3_N0
select_net U7_banc_rc_gclk_13999__L2_N0
select_net U7_banc_rc_gclk_13999__L1_N0
select_net U7_banc_rc_gclk_14002__L3_N0
select_net U7_banc_rc_gclk_14002__L2_N0
select_net U7_banc_rc_gclk_14002__L1_N0
select_net U7_banc_rc_gclk_14005__L3_N0
select_net U7_banc_rc_gclk_14005__L2_N0
select_net U7_banc_rc_gclk_14005__L1_N0
select_net U7_banc_rc_gclk_14008__L2_N3
select_net U7_banc_rc_gclk_14008__L2_N2
select_net U7_banc_rc_gclk_14008__L2_N1
select_net U7_banc_rc_gclk_14008__L2_N0
select_net U7_banc_rc_gclk_14008__L1_N0
select_net U7_banc_rc_gclk_14011__L2_N1
select_net U7_banc_rc_gclk_14011__L2_N0
select_net U7_banc_rc_gclk_14011__L1_N0
select_net U7_banc_rc_gclk_14014__L3_N0
select_net U7_banc_rc_gclk_14014__L2_N0
select_net U7_banc_rc_gclk_14014__L1_N0
select_net U7_banc_rc_gclk_14017__L3_N0
select_net U7_banc_rc_gclk_14017__L2_N0
select_net U7_banc_rc_gclk_14017__L1_N0
select_net U7_banc_rc_gclk_14020__L3_N0
select_net U7_banc_rc_gclk_14020__L2_N0
select_net U7_banc_rc_gclk_14020__L1_N0
select_net U7_banc_rc_gclk_14023__L3_N0
select_net U7_banc_rc_gclk_14023__L2_N0
select_net U7_banc_rc_gclk_14023__L1_N0
select_net U7_banc_rc_gclk_14026__L3_N0
select_net U7_banc_rc_gclk_14026__L2_N0
select_net U7_banc_rc_gclk_14026__L1_N0
select_net U7_banc_rc_gclk_14029__L3_N0
select_net U7_banc_rc_gclk_14029__L2_N0
select_net U7_banc_rc_gclk_14029__L1_N0
select_net U7_banc_rc_gclk_14032__L2_N1
select_net U7_banc_rc_gclk_14032__L2_N0
select_net U7_banc_rc_gclk_14032__L1_N0
select_net U7_banc_rc_gclk_14035__L2_N3
select_net U7_banc_rc_gclk_14035__L2_N2
select_net U7_banc_rc_gclk_14035__L2_N1
select_net U7_banc_rc_gclk_14035__L2_N0
select_net U7_banc_rc_gclk_14035__L1_N0
select_net U7_banc_rc_gclk_14038__L3_N0
select_net U7_banc_rc_gclk_14038__L2_N0
select_net U7_banc_rc_gclk_14038__L1_N0
select_net U7_banc_rc_gclk_14041__L2_N3
select_net U7_banc_rc_gclk_14041__L2_N2
select_net U7_banc_rc_gclk_14041__L2_N1
select_net U7_banc_rc_gclk_14041__L2_N0
select_net U7_banc_rc_gclk_14041__L1_N0
select_net U7_banc_rc_gclk_14044__L2_N0
select_net U7_banc_rc_gclk_14044__L1_N0
select_net U7_banc_rc_gclk_14047__L3_N0
select_net U7_banc_rc_gclk_14047__L2_N0
select_net U7_banc_rc_gclk_14047__L1_N0
select_net U7_banc_rc_gclk_14050__L2_N1
select_net U7_banc_rc_gclk_14050__L2_N0
select_net U7_banc_rc_gclk_14050__L1_N0
select_net U7_banc_rc_gclk_14053__L3_N0
select_net U7_banc_rc_gclk_14053__L2_N0
select_net U7_banc_rc_gclk_14053__L1_N0
select_net U7_banc_rc_gclk_14056__L3_N0
select_net U7_banc_rc_gclk_14056__L2_N0
select_net U7_banc_rc_gclk_14056__L1_N0
select_net U7_banc_rc_gclk_14059__L3_N0
select_net U7_banc_rc_gclk_14059__L2_N0
select_net U7_banc_rc_gclk_14059__L1_N0
select_net U7_banc_rc_gclk__L2_N1
select_net U7_banc_rc_gclk__L2_N0
select_net U7_banc_rc_gclk__L1_N0
select_net U3_di_rc_gclk__L2_N11
select_net U3_di_rc_gclk__L2_N10
select_net U3_di_rc_gclk__L2_N9
select_net U3_di_rc_gclk__L2_N8
select_net U3_di_rc_gclk__L2_N7
select_net U3_di_rc_gclk__L2_N6
select_net U3_di_rc_gclk__L2_N5
select_net U3_di_rc_gclk__L2_N4
select_net U3_di_rc_gclk__L2_N3
select_net U3_di_rc_gclk__L2_N2
select_net U3_di_rc_gclk__L2_N1
select_net U3_di_rc_gclk__L2_N0
select_net U3_di_rc_gclk__L1_N0
select_net U8_syscop_rc_gclk__L3_N0
select_net U8_syscop_rc_gclk__L2_N0
select_net U8_syscop_rc_gclk__L1_N0
select_net U8_syscop_rc_gclk_5742__L2_N1
select_net U8_syscop_rc_gclk_5742__L2_N0
select_net U8_syscop_rc_gclk_5742__L1_N0
select_net rc_gclk__L2_N11
select_net rc_gclk__L2_N10
select_net rc_gclk__L2_N9
select_net rc_gclk__L2_N8
select_net rc_gclk__L2_N7
select_net rc_gclk__L2_N6
select_net rc_gclk__L2_N5
select_net rc_gclk__L2_N4
select_net rc_gclk__L2_N3
select_net rc_gclk__L2_N2
select_net rc_gclk__L2_N1
select_net rc_gclk__L2_N0
select_net rc_gclk__L1_N0
select_net clock
select_net U1_pf_rc_gclk
select_net U2_ei_rc_gclk
select_net U2_ei_rc_gclk_1264
select_net U3_di_rc_gclk
select_net U4_ex_U1_alu_rc_gclk
select_net U4_ex_U1_alu_rc_gclk_6887
select_net U7_banc_rc_gclk
select_net U7_banc_rc_gclk_13972
select_net U7_banc_rc_gclk_13975
select_net U7_banc_rc_gclk_13978
select_net U7_banc_rc_gclk_13981
select_net U7_banc_rc_gclk_13984
select_net U7_banc_rc_gclk_13987
select_net U7_banc_rc_gclk_13990
select_net U7_banc_rc_gclk_13993
select_net U7_banc_rc_gclk_13996
select_net U7_banc_rc_gclk_13999
select_net U7_banc_rc_gclk_14002
select_net U7_banc_rc_gclk_14005
select_net U7_banc_rc_gclk_14008
select_net U7_banc_rc_gclk_14011
select_net U7_banc_rc_gclk_14014
select_net U7_banc_rc_gclk_14017
select_net U7_banc_rc_gclk_14020
select_net U7_banc_rc_gclk_14023
select_net U7_banc_rc_gclk_14026
select_net U7_banc_rc_gclk_14029
select_net U7_banc_rc_gclk_14032
select_net U7_banc_rc_gclk_14035
select_net U7_banc_rc_gclk_14038
select_net U7_banc_rc_gclk_14041
select_net U7_banc_rc_gclk_14044
select_net U7_banc_rc_gclk_14047
select_net U7_banc_rc_gclk_14050
select_net U7_banc_rc_gclk_14053
select_net U7_banc_rc_gclk_14056
select_net U7_banc_rc_gclk_14059
select_net U8_syscop_rc_gclk
select_net U8_syscop_rc_gclk_5742
select_net U9_bus_ctrl_rc_gclk
select_net rc_gclk
deselect_all
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.

# Analysis View: default_emulate_view
********** Clock clock Clk-Route-Only Timing Analysis **********
Nr. of Subtrees                : 42
Nr. of Sinks                   : 1723
Nr. of Buffer                  : 160
Nr. of Level (including gates) : 6
Root Rise Input Tran           : 3(ps)
Root Fall Input Tran           : 3(ps)
No Driving Cell Specified!
Max trig. edge delay at sink(R): U7_banc_registres_reg[1][28]/C 714.2(ps)
Min trig. edge delay at sink(R): U8_syscop_scp_reg_reg[14][18]/C 562.1(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 562.1~714.2(ps)        0~10(ps)            
Fall Phase Delay               : 534.7~724.1(ps)        0~10(ps)            
Trig. Edge Skew                : 152.1(ps)              160(ps)             
Rise Skew                      : 152.1(ps)              
Fall Skew                      : 189.4(ps)              
Max. Rise Buffer Tran.         : 295.2(ps)              200(ps)             
Max. Fall Buffer Tran.         : 161.5(ps)              200(ps)             
Max. Rise Sink Tran.           : 190.4(ps)              200(ps)             
Max. Fall Sink Tran.           : 173.4(ps)              200(ps)             
Min. Rise Buffer Tran.         : 39.9(ps)               0(ps)               
Min. Fall Buffer Tran.         : 36(ps)                 0(ps)               
Min. Rise Sink Tran.           : 67.1(ps)               0(ps)               
Min. Fall Sink Tran.           : 60(ps)                 0(ps)               

view default_emulate_view : skew = 152.1ps (required = 160ps)


Clock clock has been routed. Routing guide will not be generated.
Generating Clock Analysis Report clock_report/clock.report ....
Generating Clock Routing Guide minimips.rguide ....
Clock Analysis (CPU Time 0:00:00.1)


**WARN: (IMPSP-270):	Cannot find a legal location for MASTER CELL 'INX20'.

Clock gating checks
============================================================

Clock gating Checks Finished, CPU=0:00:00.0 
============================================================

#############################################################################
#
# Summary of During-Synthesis Checks
#
#############################################################################


Types of Check                                    :          Number of warnings
----------------------------------------------------------------------------

Check RefinePlacement move distance               :          272
Check route layer follows preference              :          5
Check route follows guide                         :          0
clock gating checks                               :          0
Wire resistance checks                            :          112

*** End ckSynthesis (cpu=0:03:52, real=0:01:47, mem=1769.2M) ***
default_emulate_constraint_mode
<clockDesign CMD> specifyClockTree -update {AutoCTSRootPin * PostOpt YES}
**WARN: (IMPCK-8086):	The command specifyClockTree is obsolete and will be removed in a future release. This command still works in this release, but to avoid this warning and to ensure compatibility with future releases, transition to a CCOpt-based flow.
<clockDesign CMD> ckECO -postCTS -useSpecFileCellsOnly -report clock_report/clock.postCTS.report
**WARN: (IMPCK-8086):	The command ckECO is obsolete and will be removed in a future release. This command still works in this release, but to avoid this warning and to ensure compatibility with future releases, transition to a CCOpt-based flow.
Redoing specifyClockTree ...
Checking spec file integrity...
List of dont use cells: VDDRPADP VDDPADP VDDORPADP VDDOPADP VDDIPADP VDDCPADP POWERCUTP ILP ILHDP JLP JLGDP ILUDP ISHDP JSGDP JSP ISP ISUDP JCAP ICAP ITP ITUDP ITHDP JTGDP JTP ICUDP ICP ICHDP JCP JCGDP GNDRPADP GNDORPADP GNDOPADP GNDIPADP FILLER60P FILLER50P FILLER40P FILLER20P FILLER10P FILLER05P FILLER02P FILLER01P CORNERP CORNERESDP CORNERBP APR15DP APR15P APR10P APR10DP APR04DP APR04P BT1P BBTUD1P BBTHD1P BBT1P BBSUD1P BBSHD1P BBS1P BBLUD1P BBLHD1P BBL1P BBCUD1P BBCHD1P BBCA1P BBC1P BT2SP BBTUD2SP BBTHD2SP BBT2SP BBSUD2SP BBSHD2SP BBS2SP BBLUD2SP BBLHD2SP BBL2SP BBCUD2SP BBCHD2SP BBCA2SP BBC2SP BT2P BBTUD2P BBTHD2P BBT2P BBSUD2P BBSHD2P BBS2P BBLUD2P BBLHD2P BBL2P BBCUD2P BBCHD2P BBCA2P BBC2P BT4SP BBTUD4SP BBTHD4SP BBT4SP BBSUD4SP BBSHD4SP BBS4SP BBLUD4SP BBLHD4SP BBL4SP BBCUD4SP BBCHD4SP BBCA4SP BBC4SP BT8SP BBTUD8SP BBTHD8SP BBT8SP BBSUD8SP BBSHD8SP BBS8SP BBLUD8SP BBLHD8SP BBL8SP BBCUD8SP BBCHD8SP BBCA8SP BBC8SP BT4SMP BBTUD4SMP BBTHD4SMP BBT4SMP BBSUD4SMP BBSHD4SMP BBS4SMP BBLUD4SMP BBLHD4SMP BBL4SMP BBCUD4SMP BBCHD4SMP BBCA4SMP BBC4SMP APR01P APR01DP BT4P BBTUD4P BBTHD4P BBT4P BBSUD4P BBSHD4P BBS4P BBLUD4P BBLHD4P BBL4P BBCUD4P BBCHD4P BBCA4P BBC4P BT8SMP BBTUD8SMP BBTHD8SMP BBT8SMP BBSUD8SMP BBSHD8SMP BBS8SMP BBLUD8SMP BBLHD8SMP BBL8SMP BBCUD8SMP BBCHD8SMP BBCA8SMP BBC8SMP BT16SP BBTUD16SP BBTHD16SP BBT16SP BBSUD16SP BBSHD16SP BBS16SP BBLUD16SP BBLHD16SP BBL16SP BBCUD16SP BBCHD16SP BBCA16SP BBC16SP BT24SP BBTUD24SP BBTHD24SP BBT24SP BBSUD24SP BBSHD24SP BBS24SP BBLUD24SP BBLHD24SP BBL24SP BBCUD24SP BBCHD24SP BBCA24SP BBC24SP BT8P BBTUD8P BBTHD8P BBT8P BBSUD8P BBSHD8P BBS8P BBLUD8P BBLHD8P BBL8P BBCUD8P BBCHD8P BBCA8P BBC8P BT16SMP BBTUD16SMP BBTHD16SMP BBT16SMP BBSUD16SMP BBSHD16SMP BBS16SMP BBLUD16SMP BBLHD16SMP BBL16SMP BBCUD16SMP BBCHD16SMP BBCA16SMP BBC16SMP BT24SMP BBTUD24SMP BBTHD24SMP BBT24SMP BBSUD24SMP BBSHD24SMP BBS24SMP BBLUD24SMP BBLHD24SMP BBL24SMP BBCUD24SMP BBCHD24SMP BBCA24SMP BBC24SMP BT16P BBTUD16P BBTHD16P BBT16P BBSUD16P BBSHD16P BBS16P BBLUD16P BBLHD16P BBL16P BBCUD16P BBCHD16P BBCA16P BBC16P BT24P BBTUD24P BBTHD24P BBT24P BBSUD24P BBSHD24P BBS24P BBLUD24P BBLHD24P BBL24P BBCUD24P BBCHD24P BBCA24P BBC24P BOTGD8SP BOTGD8SMP BOTGD8P BOTGD4SP BOTGD4SMP BOTGD4P BOTGD2SP BOTGD2P BOTGD24SP BOTGD24SMP BOTGD24P BOTGD1P BOTGD16SP BOTGD16SMP BOTGD16P BOT8SP BOT8SMP BOT8P BOT4SP BOT4SMP BOT4P BOT2SP BOT2P BOT24SP BOT24SMP BOT24P BOT1P BOT16SP BOT16SMP BOT16P BOSGD8SP BOSGD8SMP BOSGD8P BOSGD4SP BOSGD4SMP BOSGD4P BOSGD2SP BOSGD2P BOSGD24SP BOSGD24SMP BOSGD24P BOSGD1P BOSGD16SP BOSGD16SMP BOSGD16P BOS8SP BOS8SMP BOS8P BOS4SP BOS4SMP BOS4P BOS2SP BOS2P BOS24SP BOS24SMP BOS24P BOS1P BOS16SP BOS16SMP BOS16P BOLGD8SP BOLGD8SMP BOLGD8P BOLGD4SP BOLGD4SMP BOLGD4P BOLGD2SP BOLGD2P BOLGD24SP BOLGD24SMP BOLGD24P BOLGD1P BOLGD16SP BOLGD16SMP BOLGD16P BOL8SP BOL8SMP BOL8P BOL4SP BOL4SMP BOL4P BOL2SP BOL2P BOL24SP BOL24SMP BOL24P BOL1P BOL16SP BOL16SMP BOL16P BOCGD8SP BOCGD8SMP BOCGD8P BOCGD4SP BOCGD4SMP BOCGD4P BOCGD2SP BOCGD2P BOCGD24SP BOCGD24SMP BOCGD24P BOCGD1P BOCGD16SP BOCGD16SMP BOCGD16P BOCA8SP BOCA8SMP BOCA8P BOCA4SP BOCA4SMP BOCA4P BOCA2SP BOCA2P BOCA24SP BOCA24SMP BOCA24P BOCA1P BOCA16SP BOCA16SMP BOCA16P BOC8SP BOC8SMP BOC8P BOC4SP BOC4SMP BOC4P BOC2SP BOC2P BOC24SP BOC24SMP BOC24P BOC1P BOC16SP BOC16SMP BOC16P BD8SP BD8SMP BD8P BD4SP BD4SMP BD4P BD2SP BD2P BD24SP BD24SMP BD24P BD1P BD16SP BD16SMP BD16P APR00P APR00DP SIGNALHOLD OR8X0 OR8X1 OR7X0 OR7X1 ON333X0 ON333X1 ON332X0 ON332X1 ON331X0 ON331X1 ON322X0 ON322X1 OA333X0 OA333X1 OA332X0 OA332X1 OA331X0 OA331X1 OA322X0 OA322X1 NO8X0 NO8X1 NO7X0 NO7X1 NA8X0 NA8X1 NA7X0 NA7X1 LSOGCPX0 LSOGCPX1 LSOGCPX2 LSOGCPX3 LSOGCPX4 LSOGCPX6 LSOGCPX8 LSOGCNX0 LSOGCNX1 LSOGCNX2 LSOGCNX3 LSOGCNX4 LSOGCNX6 LSOGCNX8 LSGCPX0 LSGCPX1 LSGCPX2 LSGCPX3 LSGCPX4 LSGCPX6 LSGCPX8 LSGCNX0 LSGCNX1 LSGCNX2 LSGCNX3 LSGCNX4 LSGCNX6 LSGCNX8 LGCPX0 LGCPX1 LGCPX2 LGCPX3 LGCPX4 LGCPX6 LGCPX8 LGCNX0 LGCNX1 LGCNX2 LGCNX3 LGCNX4 LGCNX6 LGCNX8 FEEDCAP7LP FEEDCAP7 FEEDCAP5LP FEEDCAP5 FEEDCAP25LP FEEDCAP25 FEEDCAP2 FEEDCAP15LP FEEDCAP15 FEEDCAP10LP FEEDCAP10 FEED5 FEED25 FEED2 FEED10 FEED1 AO333X0 AO333X1 AO332X0 AO332X1 AO331X0 AO331X1 AO322X0 AO322X1 ANTENNACELLN5 ANTENNACELLN25 ANTENNACELLN2 ANTENNACELLN10 ANTENNACELL5 ANTENNACELL25 ANTENNACELL2 ANTENNACELL10 AND8X0 AND8X1 AND7X0 AND7X1 AN333X0 AN333X1 AN332X0 AN332X1 AN331X0 AN331X1 AN322X0 AN322X1 
List of dont touch cells: VDDRPADP VDDPADP VDDORPADP VDDOPADP VDDIPADP VDDCPADP POWERCUTP ILP ILHDP JLP JLGDP ILUDP ISHDP JSGDP JSP ISP ISUDP JCAP ICAP ITP ITUDP ITHDP JTGDP JTP ICUDP ICP ICHDP JCP JCGDP GNDRPADP GNDORPADP GNDOPADP GNDIPADP FILLER60P FILLER50P FILLER40P FILLER20P FILLER10P FILLER05P FILLER02P FILLER01P CORNERP CORNERESDP CORNERBP APR15DP APR15P APR10P APR10DP APR04DP APR04P BT1P BBTUD1P BBTHD1P BBT1P BBSUD1P BBSHD1P BBS1P BBLUD1P BBLHD1P BBL1P BBCUD1P BBCHD1P BBCA1P BBC1P BT2SP BBTUD2SP BBTHD2SP BBT2SP BBSUD2SP BBSHD2SP BBS2SP BBLUD2SP BBLHD2SP BBL2SP BBCUD2SP BBCHD2SP BBCA2SP BBC2SP BT2P BBTUD2P BBTHD2P BBT2P BBSUD2P BBSHD2P BBS2P BBLUD2P BBLHD2P BBL2P BBCUD2P BBCHD2P BBCA2P BBC2P BT4SP BBTUD4SP BBTHD4SP BBT4SP BBSUD4SP BBSHD4SP BBS4SP BBLUD4SP BBLHD4SP BBL4SP BBCUD4SP BBCHD4SP BBCA4SP BBC4SP BT8SP BBTUD8SP BBTHD8SP BBT8SP BBSUD8SP BBSHD8SP BBS8SP BBLUD8SP BBLHD8SP BBL8SP BBCUD8SP BBCHD8SP BBCA8SP BBC8SP BT4SMP BBTUD4SMP BBTHD4SMP BBT4SMP BBSUD4SMP BBSHD4SMP BBS4SMP BBLUD4SMP BBLHD4SMP BBL4SMP BBCUD4SMP BBCHD4SMP BBCA4SMP BBC4SMP APR01P APR01DP BT4P BBTUD4P BBTHD4P BBT4P BBSUD4P BBSHD4P BBS4P BBLUD4P BBLHD4P BBL4P BBCUD4P BBCHD4P BBCA4P BBC4P BT8SMP BBTUD8SMP BBTHD8SMP BBT8SMP BBSUD8SMP BBSHD8SMP BBS8SMP BBLUD8SMP BBLHD8SMP BBL8SMP BBCUD8SMP BBCHD8SMP BBCA8SMP BBC8SMP BT16SP BBTUD16SP BBTHD16SP BBT16SP BBSUD16SP BBSHD16SP BBS16SP BBLUD16SP BBLHD16SP BBL16SP BBCUD16SP BBCHD16SP BBCA16SP BBC16SP BT24SP BBTUD24SP BBTHD24SP BBT24SP BBSUD24SP BBSHD24SP BBS24SP BBLUD24SP BBLHD24SP BBL24SP BBCUD24SP BBCHD24SP BBCA24SP BBC24SP BT8P BBTUD8P BBTHD8P BBT8P BBSUD8P BBSHD8P BBS8P BBLUD8P BBLHD8P BBL8P BBCUD8P BBCHD8P BBCA8P BBC8P BT16SMP BBTUD16SMP BBTHD16SMP BBT16SMP BBSUD16SMP BBSHD16SMP BBS16SMP BBLUD16SMP BBLHD16SMP BBL16SMP BBCUD16SMP BBCHD16SMP BBCA16SMP BBC16SMP BT24SMP BBTUD24SMP BBTHD24SMP BBT24SMP BBSUD24SMP BBSHD24SMP BBS24SMP BBLUD24SMP BBLHD24SMP BBL24SMP BBCUD24SMP BBCHD24SMP BBCA24SMP BBC24SMP BT16P BBTUD16P BBTHD16P BBT16P BBSUD16P BBSHD16P BBS16P BBLUD16P BBLHD16P BBL16P BBCUD16P BBCHD16P BBCA16P BBC16P BT24P BBTUD24P BBTHD24P BBT24P BBSUD24P BBSHD24P BBS24P BBLUD24P BBLHD24P BBL24P BBCUD24P BBCHD24P BBCA24P BBC24P BOTGD8SP BOTGD8SMP BOTGD8P BOTGD4SP BOTGD4SMP BOTGD4P BOTGD2SP BOTGD2P BOTGD24SP BOTGD24SMP BOTGD24P BOTGD1P BOTGD16SP BOTGD16SMP BOTGD16P BOT8SP BOT8SMP BOT8P BOT4SP BOT4SMP BOT4P BOT2SP BOT2P BOT24SP BOT24SMP BOT24P BOT1P BOT16SP BOT16SMP BOT16P BOSGD8SP BOSGD8SMP BOSGD8P BOSGD4SP BOSGD4SMP BOSGD4P BOSGD2SP BOSGD2P BOSGD24SP BOSGD24SMP BOSGD24P BOSGD1P BOSGD16SP BOSGD16SMP BOSGD16P BOS8SP BOS8SMP BOS8P BOS4SP BOS4SMP BOS4P BOS2SP BOS2P BOS24SP BOS24SMP BOS24P BOS1P BOS16SP BOS16SMP BOS16P BOLGD8SP BOLGD8SMP BOLGD8P BOLGD4SP BOLGD4SMP BOLGD4P BOLGD2SP BOLGD2P BOLGD24SP BOLGD24SMP BOLGD24P BOLGD1P BOLGD16SP BOLGD16SMP BOLGD16P BOL8SP BOL8SMP BOL8P BOL4SP BOL4SMP BOL4P BOL2SP BOL2P BOL24SP BOL24SMP BOL24P BOL1P BOL16SP BOL16SMP BOL16P BOCGD8SP BOCGD8SMP BOCGD8P BOCGD4SP BOCGD4SMP BOCGD4P BOCGD2SP BOCGD2P BOCGD24SP BOCGD24SMP BOCGD24P BOCGD1P BOCGD16SP BOCGD16SMP BOCGD16P BOCA8SP BOCA8SMP BOCA8P BOCA4SP BOCA4SMP BOCA4P BOCA2SP BOCA2P BOCA24SP BOCA24SMP BOCA24P BOCA1P BOCA16SP BOCA16SMP BOCA16P BOC8SP BOC8SMP BOC8P BOC4SP BOC4SMP BOC4P BOC2SP BOC2P BOC24SP BOC24SMP BOC24P BOC1P BOC16SP BOC16SMP BOC16P BD8SP BD8SMP BD8P BD4SP BD4SMP BD4P BD2SP BD2P BD24SP BD24SMP BD24P BD1P BD16SP BD16SMP BD16P APR00P APR00DP SIGNALHOLD FEEDCAP7LP FEEDCAP7 FEEDCAP5LP FEEDCAP5 FEEDCAP25LP FEEDCAP25 FEEDCAP2 FEEDCAP15LP FEEDCAP15 FEEDCAP10LP FEEDCAP10 FEED5 FEED25 FEED2 FEED10 FEED1 ANTENNACELLN5 ANTENNACELLN25 ANTENNACELLN2 ANTENNACELLN10 ANTENNACELL5 ANTENNACELL25 ANTENNACELL2 ANTENNACELL10 
List of valid cells: INX0 INX1 INX2 INX3 INX4 INX6 INX8 INX12 INX16 INX20 BUX0 BUX1 BUX2 BUX3 BUX4 BUX6 BUX8 BUX12 BUX16 BUX20 
***** Doing trialRoute -handlePreroute.

eval_legacy { trialRoute -handlePreRoute }
*** Starting trialRoute (mem=1769.2M) ***

There are 0 guide points passed to route_trial for fixed pins.
There are 0 guide points passed to route_trial for pinGroup/netGroup/pinGuide pins.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 202

Phase 1a-1d Overflow: 0.13% H + 0.53% V (0:00:00.7 1769.2M)

Phase 1e-1f Overflow: 0.01% H + 0.27% V (0:00:00.2 1769.2M)

Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Phase 1l Overflow: 0.16% H + 1.40% V (0:00:01.0 1777.2M)


Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -5:	1	 0.00%	7	 0.02%
 -4:	0	 0.00%	7	 0.02%
 -3:	2	 0.00%	30	 0.07%
 -2:	9	 0.02%	110	 0.27%
 -1:	46	 0.11%	331	 0.81%
--------------------------------------
  0:	198	 0.49%	831	 2.04%
  1:	372	 0.91%	1182	 2.91%
  2:	622	 1.53%	1827	 4.49%
  3:	1092	 2.69%	2648	 6.51%
  4:	1480	 3.64%	3343	 8.22%
  5:	36840	90.60%	30346	74.63%


Total length: 1.161e+06um, number of vias: 164231
M1(H) length: 1.167e+02um, number of vias: 72309
M2(V) length: 2.543e+05um, number of vias: 63215
M3(H) length: 3.956e+05um, number of vias: 20843
M4(V) length: 3.160e+05um, number of vias: 6255
M5(H) length: 1.510e+05um, number of vias: 1609
M6(V) length: 4.354e+04um

Peak Memory Usage was 1777.2M 
*** Finished trialRoute (cpu=0:00:05.7 real=0:00:03.7 mem=1777.2M) ***

Extraction called for design 'minimips' of instances=28325 and nets=22592 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design minimips.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:01.0  MEM: 1777.234M)
setting up for view 'default_emulate_view'...

# Analysis View: default_emulate_view
********** Clock clock Post-CTS Timing Analysis **********
Nr. of Subtrees                : 42
Nr. of Sinks                   : 1723
Nr. of Buffer                  : 160
Nr. of Level (including gates) : 6
Root Rise Input Tran           : 3(ps)
Root Fall Input Tran           : 3(ps)
No Driving Cell Specified!
Max trig. edge delay at sink(R): U9_bus_ctrl_req_allowed_reg/C 576.2(ps)
Min trig. edge delay at sink(R): U7_banc_registres_reg[11][11]/C 377.5(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 377.5~576.2(ps)        0~10(ps)            
Fall Phase Delay               : 410.3~587.9(ps)        0~10(ps)            
Trig. Edge Skew                : 198.7(ps)              160(ps)             
Rise Skew                      : 198.7(ps)              
Fall Skew                      : 177.6(ps)              
Max. Rise Buffer Tran.         : 130.8(ps)              200(ps)             
Max. Fall Buffer Tran.         : 127.2(ps)              200(ps)             
Max. Rise Sink Tran.           : 102.5(ps)              200(ps)             
Max. Fall Sink Tran.           : 91.8(ps)               200(ps)             
Min. Rise Buffer Tran.         : 4(ps)                  0(ps)               
Min. Fall Buffer Tran.         : 4(ps)                  0(ps)               
Min. Rise Sink Tran.           : 38.9(ps)               0(ps)               
Min. Fall Sink Tran.           : 35(ps)                 0(ps)               

view default_emulate_view : skew = 198.7ps (required = 160ps)


Clock Analysis (CPU Time 0:00:00.1)


Switching to the default view 'default_emulate_view' ...
Enabling 8 Threads ...
Multi-CPU acceleration using 8 CPU(s).
**WARN: (IMPSP-270):	Cannot find a legal location for MASTER CELL 'INX20'.
*** Finished Rebuilding Buffer Chain (cpu=0:00:00.0 real=0:00:00.0 mem=1777.2M) ***
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
deselect_all
select_net clock__N0
select_net clock__L4_N3
select_net clock__L4_N2
select_net clock__L4_N1
select_net clock__L4_N0
select_net clock__L3_N1
select_net clock__L3_N0
select_net clock__L2_N4
select_net clock__L2_N3
select_net clock__L2_N2
select_net clock__L2_N1
select_net clock__L2_N0
select_net clock__L1_N0
select_net U1_pf_rc_gclk__L3_N0
select_net U1_pf_rc_gclk__L2_N0
select_net U1_pf_rc_gclk__L1_N0
select_net U2_ei_rc_gclk__L2_N0
select_net U2_ei_rc_gclk__L1_N0
select_net U2_ei_rc_gclk_1264__L3_N0
select_net U2_ei_rc_gclk_1264__L2_N0
select_net U2_ei_rc_gclk_1264__L1_N0
select_net U9_bus_ctrl_rc_gclk__L2_N0
select_net U9_bus_ctrl_rc_gclk__L1_N0
select_net U4_ex_U1_alu_rc_gclk__L2_N1
select_net U4_ex_U1_alu_rc_gclk__L2_N0
select_net U4_ex_U1_alu_rc_gclk__L1_N0
select_net U4_ex_U1_alu_rc_gclk_6887__L2_N1
select_net U4_ex_U1_alu_rc_gclk_6887__L2_N0
select_net U4_ex_U1_alu_rc_gclk_6887__L1_N0
select_net U7_banc_rc_gclk_13972__L3_N0
select_net U7_banc_rc_gclk_13972__L2_N0
select_net U7_banc_rc_gclk_13972__L1_N0
select_net U7_banc_rc_gclk_13975__L2_N1
select_net U7_banc_rc_gclk_13975__L2_N0
select_net U7_banc_rc_gclk_13975__L1_N0
select_net U7_banc_rc_gclk_13978__L3_N0
select_net U7_banc_rc_gclk_13978__L2_N0
select_net U7_banc_rc_gclk_13978__L1_N0
select_net U7_banc_rc_gclk_13981__L2_N0
select_net U7_banc_rc_gclk_13981__L1_N0
select_net U7_banc_rc_gclk_13984__L3_N0
select_net U7_banc_rc_gclk_13984__L2_N0
select_net U7_banc_rc_gclk_13984__L1_N0
select_net U7_banc_rc_gclk_13987__L3_N0
select_net U7_banc_rc_gclk_13987__L2_N0
select_net U7_banc_rc_gclk_13987__L1_N0
select_net U7_banc_rc_gclk_13990__L2_N3
select_net U7_banc_rc_gclk_13990__L2_N2
select_net U7_banc_rc_gclk_13990__L2_N1
select_net U7_banc_rc_gclk_13990__L2_N0
select_net U7_banc_rc_gclk_13990__L1_N0
select_net U7_banc_rc_gclk_13993__L2_N1
select_net U7_banc_rc_gclk_13993__L2_N0
select_net U7_banc_rc_gclk_13993__L1_N0
select_net U7_banc_rc_gclk_13996__L3_N0
select_net U7_banc_rc_gclk_13996__L2_N0
select_net U7_banc_rc_gclk_13996__L1_N0
select_net U7_banc_rc_gclk_13999__L3_N0
select_net U7_banc_rc_gclk_13999__L2_N0
select_net U7_banc_rc_gclk_13999__L1_N0
select_net U7_banc_rc_gclk_14002__L3_N0
select_net U7_banc_rc_gclk_14002__L2_N0
select_net U7_banc_rc_gclk_14002__L1_N0
select_net U7_banc_rc_gclk_14005__L3_N0
select_net U7_banc_rc_gclk_14005__L2_N0
select_net U7_banc_rc_gclk_14005__L1_N0
select_net U7_banc_rc_gclk_14008__L2_N3
select_net U7_banc_rc_gclk_14008__L2_N2
select_net U7_banc_rc_gclk_14008__L2_N1
select_net U7_banc_rc_gclk_14008__L2_N0
select_net U7_banc_rc_gclk_14008__L1_N0
select_net U7_banc_rc_gclk_14011__L2_N1
select_net U7_banc_rc_gclk_14011__L2_N0
select_net U7_banc_rc_gclk_14011__L1_N0
select_net U7_banc_rc_gclk_14014__L3_N0
select_net U7_banc_rc_gclk_14014__L2_N0
select_net U7_banc_rc_gclk_14014__L1_N0
select_net U7_banc_rc_gclk_14017__L3_N0
select_net U7_banc_rc_gclk_14017__L2_N0
select_net U7_banc_rc_gclk_14017__L1_N0
select_net U7_banc_rc_gclk_14020__L3_N0
select_net U7_banc_rc_gclk_14020__L2_N0
select_net U7_banc_rc_gclk_14020__L1_N0
select_net U7_banc_rc_gclk_14023__L3_N0
select_net U7_banc_rc_gclk_14023__L2_N0
select_net U7_banc_rc_gclk_14023__L1_N0
select_net U7_banc_rc_gclk_14026__L3_N0
select_net U7_banc_rc_gclk_14026__L2_N0
select_net U7_banc_rc_gclk_14026__L1_N0
select_net U7_banc_rc_gclk_14029__L3_N0
select_net U7_banc_rc_gclk_14029__L2_N0
select_net U7_banc_rc_gclk_14029__L1_N0
select_net U7_banc_rc_gclk_14032__L2_N1
select_net U7_banc_rc_gclk_14032__L2_N0
select_net U7_banc_rc_gclk_14032__L1_N0
select_net U7_banc_rc_gclk_14035__L2_N3
select_net U7_banc_rc_gclk_14035__L2_N2
select_net U7_banc_rc_gclk_14035__L2_N1
select_net U7_banc_rc_gclk_14035__L2_N0
select_net U7_banc_rc_gclk_14035__L1_N0
select_net U7_banc_rc_gclk_14038__L3_N0
select_net U7_banc_rc_gclk_14038__L2_N0
select_net U7_banc_rc_gclk_14038__L1_N0
select_net U7_banc_rc_gclk_14041__L2_N3
select_net U7_banc_rc_gclk_14041__L2_N2
select_net U7_banc_rc_gclk_14041__L2_N1
select_net U7_banc_rc_gclk_14041__L2_N0
select_net U7_banc_rc_gclk_14041__L1_N0
select_net U7_banc_rc_gclk_14044__L2_N0
select_net U7_banc_rc_gclk_14044__L1_N0
select_net U7_banc_rc_gclk_14047__L3_N0
select_net U7_banc_rc_gclk_14047__L2_N0
select_net U7_banc_rc_gclk_14047__L1_N0
select_net U7_banc_rc_gclk_14050__L2_N1
select_net U7_banc_rc_gclk_14050__L2_N0
select_net U7_banc_rc_gclk_14050__L1_N0
select_net U7_banc_rc_gclk_14053__L3_N0
select_net U7_banc_rc_gclk_14053__L2_N0
select_net U7_banc_rc_gclk_14053__L1_N0
select_net U7_banc_rc_gclk_14056__L3_N0
select_net U7_banc_rc_gclk_14056__L2_N0
select_net U7_banc_rc_gclk_14056__L1_N0
select_net U7_banc_rc_gclk_14059__L3_N0
select_net U7_banc_rc_gclk_14059__L2_N0
select_net U7_banc_rc_gclk_14059__L1_N0
select_net U7_banc_rc_gclk__L2_N1
select_net U7_banc_rc_gclk__L2_N0
select_net U7_banc_rc_gclk__L1_N0
select_net U3_di_rc_gclk__L2_N11
select_net U3_di_rc_gclk__L2_N10
select_net U3_di_rc_gclk__L2_N9
select_net U3_di_rc_gclk__L2_N8
select_net U3_di_rc_gclk__L2_N7
select_net U3_di_rc_gclk__L2_N6
select_net U3_di_rc_gclk__L2_N5
select_net U3_di_rc_gclk__L2_N4
select_net U3_di_rc_gclk__L2_N3
select_net U3_di_rc_gclk__L2_N2
select_net U3_di_rc_gclk__L2_N1
select_net U3_di_rc_gclk__L2_N0
select_net U3_di_rc_gclk__L1_N0
select_net U8_syscop_rc_gclk__L3_N0
select_net U8_syscop_rc_gclk__L2_N0
select_net U8_syscop_rc_gclk__L1_N0
select_net U8_syscop_rc_gclk_5742__L2_N1
select_net U8_syscop_rc_gclk_5742__L2_N0
select_net U8_syscop_rc_gclk_5742__L1_N0
select_net rc_gclk__L2_N11
select_net rc_gclk__L2_N10
select_net rc_gclk__L2_N9
select_net rc_gclk__L2_N8
select_net rc_gclk__L2_N7
select_net rc_gclk__L2_N6
select_net rc_gclk__L2_N5
select_net rc_gclk__L2_N4
select_net rc_gclk__L2_N3
select_net rc_gclk__L2_N2
select_net rc_gclk__L2_N1
select_net rc_gclk__L2_N0
select_net rc_gclk__L1_N0
select_net clock
select_net U1_pf_rc_gclk
select_net U2_ei_rc_gclk
select_net U2_ei_rc_gclk_1264
select_net U3_di_rc_gclk
select_net U4_ex_U1_alu_rc_gclk
select_net U4_ex_U1_alu_rc_gclk_6887
select_net U7_banc_rc_gclk
select_net U7_banc_rc_gclk_13972
select_net U7_banc_rc_gclk_13975
select_net U7_banc_rc_gclk_13978
select_net U7_banc_rc_gclk_13981
select_net U7_banc_rc_gclk_13984
select_net U7_banc_rc_gclk_13987
select_net U7_banc_rc_gclk_13990
select_net U7_banc_rc_gclk_13993
select_net U7_banc_rc_gclk_13996
select_net U7_banc_rc_gclk_13999
select_net U7_banc_rc_gclk_14002
select_net U7_banc_rc_gclk_14005
select_net U7_banc_rc_gclk_14008
select_net U7_banc_rc_gclk_14011
select_net U7_banc_rc_gclk_14014
select_net U7_banc_rc_gclk_14017
select_net U7_banc_rc_gclk_14020
select_net U7_banc_rc_gclk_14023
select_net U7_banc_rc_gclk_14026
select_net U7_banc_rc_gclk_14029
select_net U7_banc_rc_gclk_14032
select_net U7_banc_rc_gclk_14035
select_net U7_banc_rc_gclk_14038
select_net U7_banc_rc_gclk_14041
select_net U7_banc_rc_gclk_14044
select_net U7_banc_rc_gclk_14047
select_net U7_banc_rc_gclk_14050
select_net U7_banc_rc_gclk_14053
select_net U7_banc_rc_gclk_14056
select_net U7_banc_rc_gclk_14059
select_net U8_syscop_rc_gclk
select_net U8_syscop_rc_gclk_5742
select_net U9_bus_ctrl_rc_gclk
select_net rc_gclk
deselect_all
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.

*** None of the buffer chains at roots are modified by the re-build process.

Enabling 8 Threads ...
Multi-CPU acceleration using 8 CPU(s).
**WARN: (IMPSP-270):	Cannot find a legal location for MASTER CELL 'INX20'.
Selecting the worst MMMC view of clock tree 'clock' ...
Optimizing clock tree 'clock' in 'default_emulate_view' view ...

Calculating post-route downstream delay for clock tree 'clock' ...
*** Look For Reconvergent Clock Component ***
The clock tree clock has no reconvergent cell.
*** Look For PreservePin And Optimized CrossOver Root Pin ***
Resized (BUX1->BUX2): clock__I0
Resized (INX16->INX20): U8_syscop_rc_gclk_5742__L1_I0
Resized (INX3->INX4): clock__L3_I0
resized 3 standard cell(s).
inserted 0 standard cell(s).
*** Gated Clock Tree Optimization (cpu=0:00:00.2 real=0:00:01.0 mem=1777.2M) ***
*** Finished Clock Tree Skew Optimization (cpu=0:00:00.2 real=0:00:01.0 mem=1777.2M) ***
Doing the final refine placement ...
***** Start Refine Placement.....
**WARN: (IMPSP-270):	Cannot find a legal location for MASTER CELL 'INX20'.
*** Starting refinePlace (0:13:18 mem=1777.2M) ***
Total net length = 9.781e+05 (4.757e+05 5.024e+05) (ext = 2.563e+04)
Density distribution unevenness ratio = 4.829%
**WARN: (IMPSP-2020):	Cannot find a legal location for instance 'U8_syscop_rc_gclk_5742__L1_I0' (Cell INX20).
Type 'man IMPSP-2020' for more detail.
**WARN: (IMPSP-2020):	Cannot find a legal location for instance 'U4_ex_U1_alu_mul_138_45_g89940' (Cell INX20).
Type 'man IMPSP-2020' for more detail.
**WARN: (IMPSP-2020):	Cannot find a legal location for instance 'U4_ex_U1_alu_mul_138_45_g79557' (Cell INX20).
Type 'man IMPSP-2020' for more detail.
**ERROR: (IMPSP-2021):	Could not legalize <3> instances in the design. Check warning message IMPSP-270, IMPSP-452 or IMPSP-2020 in log file for more details.
Type 'man IMPSP-2021' for more detail.
Move report: Detail placement moves 7 insts, mean move: 5.13 um, max move: 8.82 um
	Max move on inst (U3_di_g7630): (373.59, 105.53) --> (382.41, 105.53)
	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1777.2MB
Summary Report:
Instances move: 7 (out of 21925 movable)
Mean displacement: 5.13 um
Max displacement: 8.82 um (Instance: U3_di_g7630) (373.59, 105.53) -> (382.41, 105.53)
	Length: 4 sites, height: 1 rows, site name: core, cell type: NO2I1X1
Total net length = 9.781e+05 (4.757e+05 5.024e+05) (ext = 2.563e+04)
Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1777.2MB
*** Finished refinePlace (0:13:18 mem=1777.2M) ***
**WARN: (IMPSP-270):	Cannot find a legal location for MASTER CELL 'INX20'.
***** Refine Placement Finished (CPU Time: 0:00:01.0  MEM: 1777.242M)
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
deselect_all
select_net clock__N0
select_net clock__L4_N3
select_net clock__L4_N2
select_net clock__L4_N1
select_net clock__L4_N0
select_net clock__L3_N1
select_net clock__L3_N0
select_net clock__L2_N4
select_net clock__L2_N3
select_net clock__L2_N2
select_net clock__L2_N1
select_net clock__L2_N0
select_net clock__L1_N0
select_net U1_pf_rc_gclk__L3_N0
select_net U1_pf_rc_gclk__L2_N0
select_net U1_pf_rc_gclk__L1_N0
select_net U2_ei_rc_gclk__L2_N0
select_net U2_ei_rc_gclk__L1_N0
select_net U2_ei_rc_gclk_1264__L3_N0
select_net U2_ei_rc_gclk_1264__L2_N0
select_net U2_ei_rc_gclk_1264__L1_N0
select_net U9_bus_ctrl_rc_gclk__L2_N0
select_net U9_bus_ctrl_rc_gclk__L1_N0
select_net U4_ex_U1_alu_rc_gclk__L2_N1
select_net U4_ex_U1_alu_rc_gclk__L2_N0
select_net U4_ex_U1_alu_rc_gclk__L1_N0
select_net U4_ex_U1_alu_rc_gclk_6887__L2_N1
select_net U4_ex_U1_alu_rc_gclk_6887__L2_N0
select_net U4_ex_U1_alu_rc_gclk_6887__L1_N0
select_net U7_banc_rc_gclk_13972__L3_N0
select_net U7_banc_rc_gclk_13972__L2_N0
select_net U7_banc_rc_gclk_13972__L1_N0
select_net U7_banc_rc_gclk_13975__L2_N1
select_net U7_banc_rc_gclk_13975__L2_N0
select_net U7_banc_rc_gclk_13975__L1_N0
select_net U7_banc_rc_gclk_13978__L3_N0
select_net U7_banc_rc_gclk_13978__L2_N0
select_net U7_banc_rc_gclk_13978__L1_N0
select_net U7_banc_rc_gclk_13981__L2_N0
select_net U7_banc_rc_gclk_13981__L1_N0
select_net U7_banc_rc_gclk_13984__L3_N0
select_net U7_banc_rc_gclk_13984__L2_N0
select_net U7_banc_rc_gclk_13984__L1_N0
select_net U7_banc_rc_gclk_13987__L3_N0
select_net U7_banc_rc_gclk_13987__L2_N0
select_net U7_banc_rc_gclk_13987__L1_N0
select_net U7_banc_rc_gclk_13990__L2_N3
select_net U7_banc_rc_gclk_13990__L2_N2
select_net U7_banc_rc_gclk_13990__L2_N1
select_net U7_banc_rc_gclk_13990__L2_N0
select_net U7_banc_rc_gclk_13990__L1_N0
select_net U7_banc_rc_gclk_13993__L2_N1
select_net U7_banc_rc_gclk_13993__L2_N0
select_net U7_banc_rc_gclk_13993__L1_N0
select_net U7_banc_rc_gclk_13996__L3_N0
select_net U7_banc_rc_gclk_13996__L2_N0
select_net U7_banc_rc_gclk_13996__L1_N0
select_net U7_banc_rc_gclk_13999__L3_N0
select_net U7_banc_rc_gclk_13999__L2_N0
select_net U7_banc_rc_gclk_13999__L1_N0
select_net U7_banc_rc_gclk_14002__L3_N0
select_net U7_banc_rc_gclk_14002__L2_N0
select_net U7_banc_rc_gclk_14002__L1_N0
select_net U7_banc_rc_gclk_14005__L3_N0
select_net U7_banc_rc_gclk_14005__L2_N0
select_net U7_banc_rc_gclk_14005__L1_N0
select_net U7_banc_rc_gclk_14008__L2_N3
select_net U7_banc_rc_gclk_14008__L2_N2
select_net U7_banc_rc_gclk_14008__L2_N1
select_net U7_banc_rc_gclk_14008__L2_N0
select_net U7_banc_rc_gclk_14008__L1_N0
select_net U7_banc_rc_gclk_14011__L2_N1
select_net U7_banc_rc_gclk_14011__L2_N0
select_net U7_banc_rc_gclk_14011__L1_N0
select_net U7_banc_rc_gclk_14014__L3_N0
select_net U7_banc_rc_gclk_14014__L2_N0
select_net U7_banc_rc_gclk_14014__L1_N0
select_net U7_banc_rc_gclk_14017__L3_N0
select_net U7_banc_rc_gclk_14017__L2_N0
select_net U7_banc_rc_gclk_14017__L1_N0
select_net U7_banc_rc_gclk_14020__L3_N0
select_net U7_banc_rc_gclk_14020__L2_N0
select_net U7_banc_rc_gclk_14020__L1_N0
select_net U7_banc_rc_gclk_14023__L3_N0
select_net U7_banc_rc_gclk_14023__L2_N0
select_net U7_banc_rc_gclk_14023__L1_N0
select_net U7_banc_rc_gclk_14026__L3_N0
select_net U7_banc_rc_gclk_14026__L2_N0
select_net U7_banc_rc_gclk_14026__L1_N0
select_net U7_banc_rc_gclk_14029__L3_N0
select_net U7_banc_rc_gclk_14029__L2_N0
select_net U7_banc_rc_gclk_14029__L1_N0
select_net U7_banc_rc_gclk_14032__L2_N1
select_net U7_banc_rc_gclk_14032__L2_N0
select_net U7_banc_rc_gclk_14032__L1_N0
select_net U7_banc_rc_gclk_14035__L2_N3
select_net U7_banc_rc_gclk_14035__L2_N2
select_net U7_banc_rc_gclk_14035__L2_N1
select_net U7_banc_rc_gclk_14035__L2_N0
select_net U7_banc_rc_gclk_14035__L1_N0
select_net U7_banc_rc_gclk_14038__L3_N0
select_net U7_banc_rc_gclk_14038__L2_N0
select_net U7_banc_rc_gclk_14038__L1_N0
select_net U7_banc_rc_gclk_14041__L2_N3
select_net U7_banc_rc_gclk_14041__L2_N2
select_net U7_banc_rc_gclk_14041__L2_N1
select_net U7_banc_rc_gclk_14041__L2_N0
select_net U7_banc_rc_gclk_14041__L1_N0
select_net U7_banc_rc_gclk_14044__L2_N0
select_net U7_banc_rc_gclk_14044__L1_N0
select_net U7_banc_rc_gclk_14047__L3_N0
select_net U7_banc_rc_gclk_14047__L2_N0
select_net U7_banc_rc_gclk_14047__L1_N0
select_net U7_banc_rc_gclk_14050__L2_N1
select_net U7_banc_rc_gclk_14050__L2_N0
select_net U7_banc_rc_gclk_14050__L1_N0
select_net U7_banc_rc_gclk_14053__L3_N0
select_net U7_banc_rc_gclk_14053__L2_N0
select_net U7_banc_rc_gclk_14053__L1_N0
select_net U7_banc_rc_gclk_14056__L3_N0
select_net U7_banc_rc_gclk_14056__L2_N0
select_net U7_banc_rc_gclk_14056__L1_N0
select_net U7_banc_rc_gclk_14059__L3_N0
select_net U7_banc_rc_gclk_14059__L2_N0
select_net U7_banc_rc_gclk_14059__L1_N0
select_net U7_banc_rc_gclk__L2_N1
select_net U7_banc_rc_gclk__L2_N0
select_net U7_banc_rc_gclk__L1_N0
select_net U3_di_rc_gclk__L2_N11
select_net U3_di_rc_gclk__L2_N10
select_net U3_di_rc_gclk__L2_N9
select_net U3_di_rc_gclk__L2_N8
select_net U3_di_rc_gclk__L2_N7
select_net U3_di_rc_gclk__L2_N6
select_net U3_di_rc_gclk__L2_N5
select_net U3_di_rc_gclk__L2_N4
select_net U3_di_rc_gclk__L2_N3
select_net U3_di_rc_gclk__L2_N2
select_net U3_di_rc_gclk__L2_N1
select_net U3_di_rc_gclk__L2_N0
select_net U3_di_rc_gclk__L1_N0
select_net U8_syscop_rc_gclk__L3_N0
select_net U8_syscop_rc_gclk__L2_N0
select_net U8_syscop_rc_gclk__L1_N0
select_net U8_syscop_rc_gclk_5742__L2_N1
select_net U8_syscop_rc_gclk_5742__L2_N0
select_net U8_syscop_rc_gclk_5742__L1_N0
select_net rc_gclk__L2_N11
select_net rc_gclk__L2_N10
select_net rc_gclk__L2_N9
select_net rc_gclk__L2_N8
select_net rc_gclk__L2_N7
select_net rc_gclk__L2_N6
select_net rc_gclk__L2_N5
select_net rc_gclk__L2_N4
select_net rc_gclk__L2_N3
select_net rc_gclk__L2_N2
select_net rc_gclk__L2_N1
select_net rc_gclk__L2_N0
select_net rc_gclk__L1_N0
select_net clock
select_net U1_pf_rc_gclk
select_net U2_ei_rc_gclk
select_net U2_ei_rc_gclk_1264
select_net U3_di_rc_gclk
select_net U4_ex_U1_alu_rc_gclk
select_net U4_ex_U1_alu_rc_gclk_6887
select_net U7_banc_rc_gclk
select_net U7_banc_rc_gclk_13972
select_net U7_banc_rc_gclk_13975
select_net U7_banc_rc_gclk_13978
select_net U7_banc_rc_gclk_13981
select_net U7_banc_rc_gclk_13984
select_net U7_banc_rc_gclk_13987
select_net U7_banc_rc_gclk_13990
select_net U7_banc_rc_gclk_13993
select_net U7_banc_rc_gclk_13996
select_net U7_banc_rc_gclk_13999
select_net U7_banc_rc_gclk_14002
select_net U7_banc_rc_gclk_14005
select_net U7_banc_rc_gclk_14008
select_net U7_banc_rc_gclk_14011
select_net U7_banc_rc_gclk_14014
select_net U7_banc_rc_gclk_14017
select_net U7_banc_rc_gclk_14020
select_net U7_banc_rc_gclk_14023
select_net U7_banc_rc_gclk_14026
select_net U7_banc_rc_gclk_14029
select_net U7_banc_rc_gclk_14032
select_net U7_banc_rc_gclk_14035
select_net U7_banc_rc_gclk_14038
select_net U7_banc_rc_gclk_14041
select_net U7_banc_rc_gclk_14044
select_net U7_banc_rc_gclk_14047
select_net U7_banc_rc_gclk_14050
select_net U7_banc_rc_gclk_14053
select_net U7_banc_rc_gclk_14056
select_net U7_banc_rc_gclk_14059
select_net U8_syscop_rc_gclk
select_net U8_syscop_rc_gclk_5742
select_net U9_bus_ctrl_rc_gclk
select_net rc_gclk
route_global_detail

globalDetailRoute

#setNanoRouteMode -routeSelectedNetOnly true
#setNanoRouteMode -routeWithEco true
#Start globalDetailRoute on Thu Feb 16 14:39:04 2023
#
#WARNING (NRDB-2005) SPECIAL_NET vdd has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
#WARNING (NRDB-2005) SPECIAL_NET gnd has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
#WARNING (NRDB-51) SPECIAL_NET gnd! has no instance pin or special wire in its connectivity definition. NET with the same name will be routed but will not be connected to the empty SPECIAL_NET.
#WARNING (NRDB-51) SPECIAL_NET vdd! has no instance pin or special wire in its connectivity definition. NET with the same name will be routed but will not be connected to the empty SPECIAL_NET.
#NanoRoute Version 15.20-p005_1 NR151028-1715/15_20-UB
#Using multithreading with 8 threads.
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.800.
#Voltage range [0.000 - 0.000] has 4 nets.
#Voltage range [0.000 - 1.800] has 22588 nets.
# MET1         H   Track-Pitch = 0.610    Line-2-Via Pitch = 0.485
# MET2         V   Track-Pitch = 0.630    Line-2-Via Pitch = 0.560
# MET3         H   Track-Pitch = 0.610    Line-2-Via Pitch = 0.560
# MET4         V   Track-Pitch = 0.630    Line-2-Via Pitch = 0.560
# MET5         H   Track-Pitch = 0.610    Line-2-Via Pitch = 0.560
# METTP        V   Track-Pitch = 1.260    Line-2-Via Pitch = 0.950
#WARNING (NRDB-2111) Found overlapping instances U8_syscop_rc_gclk_5742__L1_I0 WELLTAP_780. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2110) Found 1 overlapping core instances, this may cause problems with pin access and increase routing run-time.
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer MET2's pitch = 0.630.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1201.10 (MB), peak = 1543.61 (MB)
#Merging special wires using 8 threads...
#WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 363.280 98.055 ) on MET1 for NET U8_syscop_rc_gclk_5742. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Q at ( 376.290 98.300 ) on MET1 for NET U8_syscop_rc_gclk_5742__L1_N0. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 395.950 123.115 ) on MET1 for NET clock__L2_N0. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Q at ( 397.790 122.505 ) on MET1 for NET clock__N0. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#
#Connectivity extraction summary:
#5 routed nets are extracted.
#    4 (0.02%) extracted nets are partially routed.
#197 routed nets are imported.
#22110 (97.87%) nets are without wires.
#280 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 22592.
#
#Number of eco nets is 4
#
#Start data preparation...
#
#Data preparation is done on Thu Feb 16 14:39:06 2023
#
#Analyzing routing resource...
#Routing resource analysis is done on Thu Feb 16 14:39:06 2023
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H        1289           0        6972    93.22%
#  Metal 2        V        1259           0        6972     0.00%
#  Metal 3        H        1289           0        6972     0.00%
#  Metal 4        V        1259           0        6972     0.00%
#  Metal 5        H        1289           0        6972     0.00%
#  Metal 6        V         629           0        6972     0.00%
#  --------------------------------------------------------------
#  Total                   7014       0.00%  41832    15.54%
#
#  202 nets (0.89%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1202.55 (MB), peak = 1543.61 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1209.70 (MB), peak = 1543.61 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1207.77 (MB), peak = 1543.61 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 280 (skipped).
#Total number of selected nets for routing = 202.
#Total number of unselected nets (but routable) for routing = 22110 (skipped).
#Total number of nets in the design = 22592.
#
#22110 skipped nets do not have any wires.
#4 routable nets have only global wires.
#198 routable nets have only detail routed wires.
#4 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#198 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed net constraints summary:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                  4               0  
#------------------------------------------------
#        Total                  4               0  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                202           22110  
#------------------------------------------------
#        Total                202           22110  
#------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#   Metal 1      0(0.00%)   (0.00%)
#   Metal 2      0(0.00%)   (0.00%)
#   Metal 3      0(0.00%)   (0.00%)
#   Metal 4      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 202
#Total wire length = 64553 um.
#Total half perimeter of net bounding box = 40624 um.
#Total wire length on LAYER MET1 = 98 um.
#Total wire length on LAYER MET2 = 2874 um.
#Total wire length on LAYER MET3 = 31600 um.
#Total wire length on LAYER MET4 = 29871 um.
#Total wire length on LAYER MET5 = 110 um.
#Total wire length on LAYER METTP = 0 um.
#Total number of vias = 6450
#Up-Via Summary (total 6450):
#           
#-----------------------
#  Metal 1         2119
#  Metal 2         2049
#  Metal 3         2262
#  Metal 4           20
#-----------------------
#                  6450 
#
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1207.77 (MB), peak = 1543.61 (MB)
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1203.28 (MB), peak = 1543.61 (MB)
#Start Track Assignment.
#Done with 0 horizontal wires in 1 hboxes and 0 vertical wires in 1 hboxes.
#Done with 0 horizontal wires in 1 hboxes and 0 vertical wires in 1 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 202
#Total wire length = 64553 um.
#Total half perimeter of net bounding box = 40624 um.
#Total wire length on LAYER MET1 = 98 um.
#Total wire length on LAYER MET2 = 2874 um.
#Total wire length on LAYER MET3 = 31600 um.
#Total wire length on LAYER MET4 = 29871 um.
#Total wire length on LAYER MET5 = 110 um.
#Total wire length on LAYER METTP = 0 um.
#Total number of vias = 6450
#Up-Via Summary (total 6450):
#           
#-----------------------
#  Metal 1         2119
#  Metal 2         2049
#  Metal 3         2262
#  Metal 4           20
#-----------------------
#                  6450 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1204.96 (MB), peak = 1543.61 (MB)
#
#Cpu time = 00:00:02
#Elapsed time = 00:00:01
#Increased memory = 5.29 (MB)
#Total memory = 1204.96 (MB)
#Peak memory = 1543.61 (MB)
#Using multithreading with 8 threads.
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 5.6% of the total area was rechecked for DRC, and 1.0% required routing.
#    number of violations = 14
#
#    By Layer and Type :
#	          Short   WreExt   Totals
#	MET1          0        0        0
#	MET2          7        7       14
#	Totals        7        7       14
#9 out of 28325 instances need to be verified(marked ipoed).
#0.5% of the total area is being checked for drcs
#0.5% of the total area was checked
#    number of violations = 14
#
#    By Layer and Type :
#	          Short   WreExt   Totals
#	MET1          0        0        0
#	MET2          7        7       14
#	Totals        7        7       14
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1278.31 (MB), peak = 1543.61 (MB)
#start 1st optimization iteration ...
#    number of violations = 14
#
#    By Layer and Type :
#	         MetSpc    Short      Mar   WreExt   Totals
#	MET1          0        0        0        0        0
#	MET2          3        4        2        5       14
#	Totals        3        4        2        5       14
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1257.20 (MB), peak = 1543.61 (MB)
#start 2nd optimization iteration ...
#    number of violations = 14
#
#    By Layer and Type :
#	         MetSpc    Short      Mar   WreExt   Totals
#	MET1          0        0        0        0        0
#	MET2          2        5        3        4       14
#	Totals        2        5        3        4       14
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1258.96 (MB), peak = 1543.61 (MB)
#start 3rd optimization iteration ...
#    number of violations = 14
#
#    By Layer and Type :
#	         MetSpc    Short      Mar   WreExt   Totals
#	MET1          0        0        0        0        0
#	MET2          3        4        2        5       14
#	Totals        3        4        2        5       14
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1259.41 (MB), peak = 1543.61 (MB)
#start 4th optimization iteration ...
#    number of violations = 14
#
#    By Layer and Type :
#	         MetSpc    Short      Mar   WreExt   Totals
#	MET1          0        0        0        0        0
#	MET2          2        5        3        4       14
#	Totals        2        5        3        4       14
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1259.47 (MB), peak = 1543.61 (MB)
#start 5th optimization iteration ...
#    number of violations = 14
#
#    By Layer and Type :
#	         MetSpc    Short      Mar   WreExt   Totals
#	MET1          0        0        0        0        0
#	MET2          3        4        2        5       14
#	Totals        3        4        2        5       14
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1259.48 (MB), peak = 1543.61 (MB)
#start 6th optimization iteration ...
#    number of violations = 14
#
#    By Layer and Type :
#	         MetSpc    Short   WreExt   Totals
#	MET1          0        0        0        0
#	MET2          2        5        7       14
#	Totals        2        5        7       14
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1341.42 (MB), peak = 1543.61 (MB)
#start 7th optimization iteration ...
#    number of violations = 14
#
#    By Layer and Type :
#	         MetSpc    Short      Mar   WreExt   Totals
#	MET1          0        0        0        0        0
#	MET2          1        6        1        6       14
#	Totals        1        6        1        6       14
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1344.80 (MB), peak = 1543.61 (MB)
#start 8th optimization iteration ...
#    number of violations = 14
#
#    By Layer and Type :
#	          Short      Mar   WreExt   Totals
#	MET1          0        0        0        0
#	MET2          7        1        6       14
#	Totals        7        1        6       14
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1345.18 (MB), peak = 1543.61 (MB)
#start 9th optimization iteration ...
#    number of violations = 14
#
#    By Layer and Type :
#	         MetSpc    Short   WreExt   Totals
#	MET1          0        0        0        0
#	MET2          4        3        7       14
#	Totals        4        3        7       14
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1345.10 (MB), peak = 1543.61 (MB)
#start 10th optimization iteration ...
#    number of violations = 14
#
#    By Layer and Type :
#	         MetSpc    Short      Mar   WreExt   Totals
#	MET1          0        0        0        0        0
#	MET2          1        6        1        6       14
#	Totals        1        6        1        6       14
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1346.36 (MB), peak = 1543.61 (MB)
#start 11th optimization iteration ...
#    number of violations = 14
#
#    By Layer and Type :
#	         MetSpc    Short      Mar   WreExt   Totals
#	MET1          0        0        0        0        0
#	MET2          1        6        1        6       14
#	Totals        1        6        1        6       14
#cpu time = 00:00:02, elapsed time = 00:00:01, memory = 1421.77 (MB), peak = 1543.61 (MB)
#start 12th optimization iteration ...
#    number of violations = 14
#
#    By Layer and Type :
#	         MetSpc    Short      Mar   WreExt   Totals
#	MET1          0        0        0        0        0
#	MET2          1        6        1        6       14
#	Totals        1        6        1        6       14
#cpu time = 00:00:02, elapsed time = 00:00:00, memory = 1434.52 (MB), peak = 1543.61 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 202
#Total wire length = 64554 um.
#Total half perimeter of net bounding box = 40624 um.
#Total wire length on LAYER MET1 = 99 um.
#Total wire length on LAYER MET2 = 2895 um.
#Total wire length on LAYER MET3 = 31623 um.
#Total wire length on LAYER MET4 = 29844 um.
#Total wire length on LAYER MET5 = 93 um.
#Total wire length on LAYER METTP = 0 um.
#Total number of vias = 6448
#Up-Via Summary (total 6448):
#           
#-----------------------
#  Metal 1         2119
#  Metal 2         2051
#  Metal 3         2260
#  Metal 4           18
#-----------------------
#                  6448 
#
#Total number of DRC violations = 14
#Total number of overlapping instance violations = 1
#Total number of violations on LAYER MET1 = 0
#Total number of violations on LAYER MET2 = 14
#Total number of violations on LAYER MET3 = 0
#Total number of violations on LAYER MET4 = 0
#Total number of violations on LAYER MET5 = 0
#Total number of violations on LAYER METTP = 0
#Cpu time = 00:00:12
#Elapsed time = 00:00:03
#Increased memory = -0.61 (MB)
#Total memory = 1204.35 (MB)
#Peak memory = 1543.61 (MB)
#
#Start Post Routing Optimization.
#start 1st post routing optimization iteration ...
#    number of DRC violations = 14
#
#    By Layer and Type :
#	         MetSpc    Short      Mar   WreExt   Totals
#	MET1          0        0        0        0        0
#	MET2          1        6        1        6       14
#	Totals        1        6        1        6       14
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1203.13 (MB), peak = 1543.61 (MB)
#Complete Post Routing Optimization.
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = -1.22 (MB)
#Total memory = 1203.13 (MB)
#Peak memory = 1543.61 (MB)
#Total number of nets with non-default rule or having extra spacing = 202
#Total wire length = 64554 um.
#Total half perimeter of net bounding box = 40624 um.
#Total wire length on LAYER MET1 = 99 um.
#Total wire length on LAYER MET2 = 2895 um.
#Total wire length on LAYER MET3 = 31623 um.
#Total wire length on LAYER MET4 = 29844 um.
#Total wire length on LAYER MET5 = 93 um.
#Total wire length on LAYER METTP = 0 um.
#Total number of vias = 6448
#Up-Via Summary (total 6448):
#           
#-----------------------
#  Metal 1         2119
#  Metal 2         2051
#  Metal 3         2260
#  Metal 4           18
#-----------------------
#                  6448 
#
#Total number of DRC violations = 14
#Total number of overlapping instance violations = 1
#Total number of violations on LAYER MET1 = 0
#Total number of violations on LAYER MET2 = 14
#Total number of violations on LAYER MET3 = 0
#Total number of violations on LAYER MET4 = 0
#Total number of violations on LAYER MET5 = 0
#Total number of violations on LAYER METTP = 0
#
#start routing for process antenna violation fix ...
#
#    By Layer and Type :
#	         MetSpc    Short      Mar   WreExt   Totals
#	MET1          0        0        0        0        0
#	MET2          1        6        1        6       14
#	Totals        1        6        1        6       14
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1185.81 (MB), peak = 1543.61 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 202
#Total wire length = 64554 um.
#Total half perimeter of net bounding box = 40624 um.
#Total wire length on LAYER MET1 = 99 um.
#Total wire length on LAYER MET2 = 2895 um.
#Total wire length on LAYER MET3 = 31606 um.
#Total wire length on LAYER MET4 = 29844 um.
#Total wire length on LAYER MET5 = 110 um.
#Total wire length on LAYER METTP = 0 um.
#Total number of vias = 6452
#Up-Via Summary (total 6452):
#           
#-----------------------
#  Metal 1         2119
#  Metal 2         2051
#  Metal 3         2262
#  Metal 4           20
#-----------------------
#                  6452 
#
#Total number of DRC violations = 14
#Total number of overlapping instance violations = 1
#Total number of net violated process antenna rule = 0
#Total number of violations on LAYER MET1 = 0
#Total number of violations on LAYER MET2 = 14
#Total number of violations on LAYER MET3 = 0
#Total number of violations on LAYER MET4 = 0
#Total number of violations on LAYER MET5 = 0
#Total number of violations on LAYER METTP = 0
#
#detailRoute Statistics:
#Cpu time = 00:00:13
#Elapsed time = 00:00:04
#Increased memory = -20.47 (MB)
#Total memory = 1184.49 (MB)
#Peak memory = 1543.61 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:16
#Elapsed time = 00:00:07
#Increased memory = -45.88 (MB)
#Total memory = 1163.43 (MB)
#Peak memory = 1543.61 (MB)
#Number of warnings = 10
#Total number of warnings = 65
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Thu Feb 16 14:39:11 2023
#
*** Re-Route Steiner Clock Tree/Signal Net (cpu=0:00:16.0 mem=1765.3M) ***
*** Look For Un-Routed Clock Tree Net ***
deselect_all
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
Extraction called for design 'minimips' of instances=28325 and nets=22592 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design minimips.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1765.289M)

# Analysis View: default_emulate_view
********** Clock clock Post-CTS Timing Analysis **********
Nr. of Subtrees                : 42
Nr. of Sinks                   : 1723
Nr. of Buffer                  : 160
Nr. of Level (including gates) : 6
Root Rise Input Tran           : 3(ps)
Root Fall Input Tran           : 3(ps)
No Driving Cell Specified!
Max trig. edge delay at sink(R): U8_syscop_scp_reg_reg[12][16]/C 533.8(ps)
Min trig. edge delay at sink(R): U7_banc_registres_reg[11][11]/C 377.5(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 377.5~533.8(ps)        0~10(ps)            
Fall Phase Delay               : 410.3~565.7(ps)        0~10(ps)            
Trig. Edge Skew                : 156.3(ps)              160(ps)             
Rise Skew                      : 156.3(ps)              
Fall Skew                      : 155.4(ps)              
Max. Rise Buffer Tran.         : 111.7(ps)              200(ps)             
Max. Fall Buffer Tran.         : 101.9(ps)              200(ps)             
Max. Rise Sink Tran.           : 102.5(ps)              200(ps)             
Max. Fall Sink Tran.           : 91.8(ps)               200(ps)             
Min. Rise Buffer Tran.         : 4(ps)                  0(ps)               
Min. Fall Buffer Tran.         : 4(ps)                  0(ps)               
Min. Rise Sink Tran.           : 38.9(ps)               0(ps)               
Min. Fall Sink Tran.           : 35(ps)                 0(ps)               

view default_emulate_view : skew = 156.3ps (required = 160ps)


Clock Analysis (CPU Time 0:00:00.1)


Switching to the default view 'default_emulate_view' ...
**WARN: (IMPSP-270):	Cannot find a legal location for MASTER CELL 'INX20'.

*** None of the buffer chains at roots are modified by the fine-tune process.

**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
deselect_all
select_net clock__N0
select_net clock__L4_N3
select_net clock__L4_N2
select_net clock__L4_N1
select_net clock__L4_N0
select_net clock__L3_N1
select_net clock__L3_N0
select_net clock__L2_N4
select_net clock__L2_N3
select_net clock__L2_N2
select_net clock__L2_N1
select_net clock__L2_N0
select_net clock__L1_N0
select_net U1_pf_rc_gclk__L3_N0
select_net U1_pf_rc_gclk__L2_N0
select_net U1_pf_rc_gclk__L1_N0
select_net U2_ei_rc_gclk__L2_N0
select_net U2_ei_rc_gclk__L1_N0
select_net U2_ei_rc_gclk_1264__L3_N0
select_net U2_ei_rc_gclk_1264__L2_N0
select_net U2_ei_rc_gclk_1264__L1_N0
select_net U9_bus_ctrl_rc_gclk__L2_N0
select_net U9_bus_ctrl_rc_gclk__L1_N0
select_net U4_ex_U1_alu_rc_gclk__L2_N1
select_net U4_ex_U1_alu_rc_gclk__L2_N0
select_net U4_ex_U1_alu_rc_gclk__L1_N0
select_net U4_ex_U1_alu_rc_gclk_6887__L2_N1
select_net U4_ex_U1_alu_rc_gclk_6887__L2_N0
select_net U4_ex_U1_alu_rc_gclk_6887__L1_N0
select_net U7_banc_rc_gclk_13972__L3_N0
select_net U7_banc_rc_gclk_13972__L2_N0
select_net U7_banc_rc_gclk_13972__L1_N0
select_net U7_banc_rc_gclk_13975__L2_N1
select_net U7_banc_rc_gclk_13975__L2_N0
select_net U7_banc_rc_gclk_13975__L1_N0
select_net U7_banc_rc_gclk_13978__L3_N0
select_net U7_banc_rc_gclk_13978__L2_N0
select_net U7_banc_rc_gclk_13978__L1_N0
select_net U7_banc_rc_gclk_13981__L2_N0
select_net U7_banc_rc_gclk_13981__L1_N0
select_net U7_banc_rc_gclk_13984__L3_N0
select_net U7_banc_rc_gclk_13984__L2_N0
select_net U7_banc_rc_gclk_13984__L1_N0
select_net U7_banc_rc_gclk_13987__L3_N0
select_net U7_banc_rc_gclk_13987__L2_N0
select_net U7_banc_rc_gclk_13987__L1_N0
select_net U7_banc_rc_gclk_13990__L2_N3
select_net U7_banc_rc_gclk_13990__L2_N2
select_net U7_banc_rc_gclk_13990__L2_N1
select_net U7_banc_rc_gclk_13990__L2_N0
select_net U7_banc_rc_gclk_13990__L1_N0
select_net U7_banc_rc_gclk_13993__L2_N1
select_net U7_banc_rc_gclk_13993__L2_N0
select_net U7_banc_rc_gclk_13993__L1_N0
select_net U7_banc_rc_gclk_13996__L3_N0
select_net U7_banc_rc_gclk_13996__L2_N0
select_net U7_banc_rc_gclk_13996__L1_N0
select_net U7_banc_rc_gclk_13999__L3_N0
select_net U7_banc_rc_gclk_13999__L2_N0
select_net U7_banc_rc_gclk_13999__L1_N0
select_net U7_banc_rc_gclk_14002__L3_N0
select_net U7_banc_rc_gclk_14002__L2_N0
select_net U7_banc_rc_gclk_14002__L1_N0
select_net U7_banc_rc_gclk_14005__L3_N0
select_net U7_banc_rc_gclk_14005__L2_N0
select_net U7_banc_rc_gclk_14005__L1_N0
select_net U7_banc_rc_gclk_14008__L2_N3
select_net U7_banc_rc_gclk_14008__L2_N2
select_net U7_banc_rc_gclk_14008__L2_N1
select_net U7_banc_rc_gclk_14008__L2_N0
select_net U7_banc_rc_gclk_14008__L1_N0
select_net U7_banc_rc_gclk_14011__L2_N1
select_net U7_banc_rc_gclk_14011__L2_N0
select_net U7_banc_rc_gclk_14011__L1_N0
select_net U7_banc_rc_gclk_14014__L3_N0
select_net U7_banc_rc_gclk_14014__L2_N0
select_net U7_banc_rc_gclk_14014__L1_N0
select_net U7_banc_rc_gclk_14017__L3_N0
select_net U7_banc_rc_gclk_14017__L2_N0
select_net U7_banc_rc_gclk_14017__L1_N0
select_net U7_banc_rc_gclk_14020__L3_N0
select_net U7_banc_rc_gclk_14020__L2_N0
select_net U7_banc_rc_gclk_14020__L1_N0
select_net U7_banc_rc_gclk_14023__L3_N0
select_net U7_banc_rc_gclk_14023__L2_N0
select_net U7_banc_rc_gclk_14023__L1_N0
select_net U7_banc_rc_gclk_14026__L3_N0
select_net U7_banc_rc_gclk_14026__L2_N0
select_net U7_banc_rc_gclk_14026__L1_N0
select_net U7_banc_rc_gclk_14029__L3_N0
select_net U7_banc_rc_gclk_14029__L2_N0
select_net U7_banc_rc_gclk_14029__L1_N0
select_net U7_banc_rc_gclk_14032__L2_N1
select_net U7_banc_rc_gclk_14032__L2_N0
select_net U7_banc_rc_gclk_14032__L1_N0
select_net U7_banc_rc_gclk_14035__L2_N3
select_net U7_banc_rc_gclk_14035__L2_N2
select_net U7_banc_rc_gclk_14035__L2_N1
select_net U7_banc_rc_gclk_14035__L2_N0
select_net U7_banc_rc_gclk_14035__L1_N0
select_net U7_banc_rc_gclk_14038__L3_N0
select_net U7_banc_rc_gclk_14038__L2_N0
select_net U7_banc_rc_gclk_14038__L1_N0
select_net U7_banc_rc_gclk_14041__L2_N3
select_net U7_banc_rc_gclk_14041__L2_N2
select_net U7_banc_rc_gclk_14041__L2_N1
select_net U7_banc_rc_gclk_14041__L2_N0
select_net U7_banc_rc_gclk_14041__L1_N0
select_net U7_banc_rc_gclk_14044__L2_N0
select_net U7_banc_rc_gclk_14044__L1_N0
select_net U7_banc_rc_gclk_14047__L3_N0
select_net U7_banc_rc_gclk_14047__L2_N0
select_net U7_banc_rc_gclk_14047__L1_N0
select_net U7_banc_rc_gclk_14050__L2_N1
select_net U7_banc_rc_gclk_14050__L2_N0
select_net U7_banc_rc_gclk_14050__L1_N0
select_net U7_banc_rc_gclk_14053__L3_N0
select_net U7_banc_rc_gclk_14053__L2_N0
select_net U7_banc_rc_gclk_14053__L1_N0
select_net U7_banc_rc_gclk_14056__L3_N0
select_net U7_banc_rc_gclk_14056__L2_N0
select_net U7_banc_rc_gclk_14056__L1_N0
select_net U7_banc_rc_gclk_14059__L3_N0
select_net U7_banc_rc_gclk_14059__L2_N0
select_net U7_banc_rc_gclk_14059__L1_N0
select_net U7_banc_rc_gclk__L2_N1
select_net U7_banc_rc_gclk__L2_N0
select_net U7_banc_rc_gclk__L1_N0
select_net U3_di_rc_gclk__L2_N11
select_net U3_di_rc_gclk__L2_N10
select_net U3_di_rc_gclk__L2_N9
select_net U3_di_rc_gclk__L2_N8
select_net U3_di_rc_gclk__L2_N7
select_net U3_di_rc_gclk__L2_N6
select_net U3_di_rc_gclk__L2_N5
select_net U3_di_rc_gclk__L2_N4
select_net U3_di_rc_gclk__L2_N3
select_net U3_di_rc_gclk__L2_N2
select_net U3_di_rc_gclk__L2_N1
select_net U3_di_rc_gclk__L2_N0
select_net U3_di_rc_gclk__L1_N0
select_net U8_syscop_rc_gclk__L3_N0
select_net U8_syscop_rc_gclk__L2_N0
select_net U8_syscop_rc_gclk__L1_N0
select_net U8_syscop_rc_gclk_5742__L2_N1
select_net U8_syscop_rc_gclk_5742__L2_N0
select_net U8_syscop_rc_gclk_5742__L1_N0
select_net rc_gclk__L2_N11
select_net rc_gclk__L2_N10
select_net rc_gclk__L2_N9
select_net rc_gclk__L2_N8
select_net rc_gclk__L2_N7
select_net rc_gclk__L2_N6
select_net rc_gclk__L2_N5
select_net rc_gclk__L2_N4
select_net rc_gclk__L2_N3
select_net rc_gclk__L2_N2
select_net rc_gclk__L2_N1
select_net rc_gclk__L2_N0
select_net rc_gclk__L1_N0
select_net clock
select_net U1_pf_rc_gclk
select_net U2_ei_rc_gclk
select_net U2_ei_rc_gclk_1264
select_net U3_di_rc_gclk
select_net U4_ex_U1_alu_rc_gclk
select_net U4_ex_U1_alu_rc_gclk_6887
select_net U7_banc_rc_gclk
select_net U7_banc_rc_gclk_13972
select_net U7_banc_rc_gclk_13975
select_net U7_banc_rc_gclk_13978
select_net U7_banc_rc_gclk_13981
select_net U7_banc_rc_gclk_13984
select_net U7_banc_rc_gclk_13987
select_net U7_banc_rc_gclk_13990
select_net U7_banc_rc_gclk_13993
select_net U7_banc_rc_gclk_13996
select_net U7_banc_rc_gclk_13999
select_net U7_banc_rc_gclk_14002
select_net U7_banc_rc_gclk_14005
select_net U7_banc_rc_gclk_14008
select_net U7_banc_rc_gclk_14011
select_net U7_banc_rc_gclk_14014
select_net U7_banc_rc_gclk_14017
select_net U7_banc_rc_gclk_14020
select_net U7_banc_rc_gclk_14023
select_net U7_banc_rc_gclk_14026
select_net U7_banc_rc_gclk_14029
select_net U7_banc_rc_gclk_14032
select_net U7_banc_rc_gclk_14035
select_net U7_banc_rc_gclk_14038
select_net U7_banc_rc_gclk_14041
select_net U7_banc_rc_gclk_14044
select_net U7_banc_rc_gclk_14047
select_net U7_banc_rc_gclk_14050
select_net U7_banc_rc_gclk_14053
select_net U7_banc_rc_gclk_14056
select_net U7_banc_rc_gclk_14059
select_net U8_syscop_rc_gclk
select_net U8_syscop_rc_gclk_5742
select_net U9_bus_ctrl_rc_gclk
select_net rc_gclk
deselect_all
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.

# Analysis View: default_emulate_view
********** Clock clock Post-CTS Timing Analysis **********
Nr. of Subtrees                : 42
Nr. of Sinks                   : 1723
Nr. of Buffer                  : 160
Nr. of Level (including gates) : 6
Root Rise Input Tran           : 3(ps)
Root Fall Input Tran           : 3(ps)
No Driving Cell Specified!
Max trig. edge delay at sink(R): U8_syscop_scp_reg_reg[12][16]/C 533.8(ps)
Min trig. edge delay at sink(R): U7_banc_registres_reg[11][11]/C 377.5(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 377.5~533.8(ps)        0~10(ps)            
Fall Phase Delay               : 410.3~565.7(ps)        0~10(ps)            
Trig. Edge Skew                : 156.3(ps)              160(ps)             
Rise Skew                      : 156.3(ps)              
Fall Skew                      : 155.4(ps)              
Max. Rise Buffer Tran.         : 111.7(ps)              200(ps)             
Max. Fall Buffer Tran.         : 101.9(ps)              200(ps)             
Max. Rise Sink Tran.           : 102.5(ps)              200(ps)             
Max. Fall Sink Tran.           : 91.8(ps)               200(ps)             
Min. Rise Buffer Tran.         : 4(ps)                  0(ps)               
Min. Fall Buffer Tran.         : 4(ps)                  0(ps)               
Min. Rise Sink Tran.           : 38.9(ps)               0(ps)               
Min. Fall Sink Tran.           : 35(ps)                 0(ps)               

view default_emulate_view : skew = 156.3ps (required = 160ps)


Generating Clock Analysis Report clock_report/clock.postCTS.report ....
Clock Analysis (CPU Time 0:00:00.1)


**WARN: (IMPSP-270):	Cannot find a legal location for MASTER CELL 'INX20'.
*** End ckECO (cpu=0:00:25.6, real=0:00:14.0, mem=1765.3M) ***
**clockDesign ... cpu = 0:04:18, real = 0:02:01, mem = 1765.3M **
eval_legacy { report_message -end_cmd }

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3530          2  The process node is not set. Use the com...
WARNING   IMPCK-35            82  The fanout_load of the cell's pin (%s/%s...
WARNING   IMPCK-6327           5  The final routing for net "%s" is signif...
WARNING   IMPCK-6324           1  More than %d instances moved during refi...
WARNING   IMPCK-6323          10  The placement of %s was moved by %g micr...
WARNING   IMPCK-6350         112  Clock net %s has %g percent resistance d...
WARNING   IMPCK-8086           4  The command %s is obsolete and will be r...
WARNING   IMPSP-270           19  Cannot find a legal location for MASTER ...
ERROR     IMPSP-2021           5  Could not legalize <%d> instances in the...
WARNING   IMPSP-2020          11  Cannot find a legal location for instanc...
WARNING   IMPTCM-77           17  Option "%s" for command %s is obsolete a...
*** Message Summary: 263 warning(s), 5 error(s)

check_drc 
 *** Starting Verify DRC (MEM: 1765.3) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
**WARN: (IMPVFG-1198):	The number of CPUs requested 8 is larger than that check_drc used 1. In Multithreading mode, the number of CPUs check_drc used is not larger than the number of subareas.
 Use 'set_multi_cpu_usage -local_cpu' to specify the less cup number if the verify area is not large.
  VERIFY DRC ...... Using new threading
  VERIFY DRC ...... Sub-Area : 1 of 1

**INFO(INTERRUPT): The interrupted design can be viewed in its current state but should not be used to continue the flow.
   1) Ignore and continue.
   2) Quit.
   3) Finish current command but interrupt TCL script.
   4) Interrupt current command and TCL script and return to prompt.
   5) Suspend current command and return to prompt.
      Use command 'resume' to continue.
  Type a number 1-5 and press ENTER:  1
**WARN: (IMPVFG-1103):	VERIFY DRC did not complete: Number of violations exceeds the Error Limit [1000]

  Verification Complete : 1000 Viols.

 *** End Verify DRC (CPU: 0:00:30.4  ELAPSED TIME: 49.00  MEM: 136.3M) ***

[DEV]innovus 27> opt_design -post_cts -drv
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
**INFO: Enabling Trial Route flow for DRV Fixing.
GigaOpt running with 8 threads.
default_emulate_view
**opt_design ... cpu = 0:00:00, real = 0:00:00, mem = 1806.5M, totSessionCpu=0:14:21 **
*** opt_design -post_cts ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.1
setUsefulSkewMode -noEcoRoute
**INFO: setOptMode -powerEffort low -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 1.
Multi-VT timing optimization disabled based on library information.
Start to check current routing status for nets...
All nets will be re-routed.
End to check current routing status for nets (mem=1806.4M)
[NR-eagl] Detected a user setting of 'getTrialRouteMode -handlePreroute true' which was ignored.
[NR-eagl] buildTerm2TermWires    : 1
[NR-eagl] doTrackAssignment      : 1
[NR-eagl] numThreads             : 1
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] numViaLayers=5
[NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=5595 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 202  numPreroutedWires = 4186
[NR-eagl] Read numTotalNets=22311  numIgnoredNets=202
[NR-eagl] EstWL : 215048

[NR-eagl] Usage: 215048 = (105984 H, 109064 V) = (25.38% H, 26.11% V) = (5.172e+05um H, 5.322e+05um V)
[NR-eagl] 
[NR-eagl] Usage: 215332 = (106138 H, 109194 V) = (25.41% H, 26.15% V) = (5.180e+05um H, 5.329e+05um V)
[NR-eagl] 
[NR-eagl] earlyGlobalRoute overflow: 0.17% H + 0.48% V

[NR-eagl] Usage: 215332 = (106138 H, 109194 V) = (25.41% H, 26.15% V) = (5.180e+05um H, 5.329e+05um V)
[NR-eagl] 
[NR-eagl] Usage: 215366 = (106165 H, 109201 V) = (25.42% H, 26.15% V) = (5.181e+05um H, 5.329e+05um V)
[NR-eagl] 
[NR-eagl] Usage: 215366 = (106165 H, 109201 V) = (25.42% H, 26.15% V) = (5.181e+05um H, 5.329e+05um V)
[NR-eagl] 
[NR-eagl] earlyGlobalRoute overflow: 0.13% H + 0.44% V

[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.28% H + 0.43% V
[NR-eagl] Overflow after earlyGlobalRoute 0.37% H + 0.57% V

[NR-eagl] Layer1(MET1)(F) length: 9.914500e+01um, number of vias: 72309
[NR-eagl] Layer2(MET2)(V) length: 2.290405e+05um, number of vias: 91183
[NR-eagl] Layer3(MET3)(H) length: 3.281403e+05um, number of vias: 21522
[NR-eagl] Layer4(MET4)(V) length: 2.718308e+05um, number of vias: 12201
[NR-eagl] Layer5(MET5)(H) length: 2.350525e+05um, number of vias: 2571
[NR-eagl] Layer6(METTP)(V) length: 8.803335e+04um, number of vias: 0
[NR-eagl] Total length: 1.152197e+06um, number of vias: 199786
[NR-eagl] End Peak syMemory usage = 1790.8 MB
[NR-eagl] Early Global Router Kernel+IO runtime : 0.92 seconds
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Extraction called for design 'minimips' of instances=28325 and nets=22592 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design minimips.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1783.191M)
#################################################################################
# Design Stage: PreRoute
# Design Name: minimips
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
End delay calculation. (MEM=2249.1 CPU=0:00:06.2 REAL=0:00:01.0)
*** CDM Built up (cpu=0:00:06.5  real=0:00:01.0  mem= 2249.1M) ***
*** Done Building Timing Graph (cpu=0:00:07.5 real=0:00:01.0 totSessionCpu=0:14:35 mem=2249.1M)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -2.742  |
|           TNS (ns):|-287.636 |
|    Violating Paths:|   377   |
|          All Paths:|  1765   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |     14 (14)      |
|   max_tran     |      0 (0)       |   0.000    |     14 (14)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 79.743%
------------------------------------------------------------
**opt_design ... cpu = 0:00:14, real = 0:00:08, mem = 1783.2M, totSessionCpu=0:14:36 **
*** Starting optimizing excluded clock nets MEM= 1783.2M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1783.2M) ***
*** Starting optimizing excluded clock nets MEM= 1783.2M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1783.2M) ***
<optDesign CMD> Restore Using all VT Cells
Reported timing to dir ./timingReports
**opt_design ... cpu = 0:00:17, real = 0:00:09, mem = 1792.2M, totSessionCpu=0:14:38 **

------------------------------------------------------------
     opt_design Final Summary                             
------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -2.742  | -2.742  | -0.460  |  1.608  |
|           TNS (ns):|-287.636 |-273.792 | -13.844 |  0.000  |
|    Violating Paths:|   377   |   341   |   36    |    0    |
|          All Paths:|  1765   |  1723   |   41    |   103   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |     14 (14)      |
|   max_tran     |      0 (0)       |   0.000    |     14 (14)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 79.743%
Routing Overflow: 0.37% H and 0.57% V
------------------------------------------------------------
**opt_design ... cpu = 0:00:19, real = 0:00:11, mem = 1790.2M, totSessionCpu=0:14:40 **
*** Finished opt_design ***
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                       -287.636            -2.742  final
WARNING: the TCL for metric messages failed. (error:can't read "last_error_message": no such variable)
default_emulate_view
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:        346.72            340          -287.636            -2.742  opt_design_drv_postcts
0
[DEV]innovus 28> report_timing
###############################################################
#  Generated by:      Cadence Innovus 15.20-p005_1
#  OS:                Linux x86_64(Host ID pgmicro04)
#  Generated on:      Thu Feb 16 14:41:19 2023
#  Design:            minimips
#  Command:           report_timing
###############################################################
Path 1: VIOLATED (-2.742 ns) Setup Check with Pin U4_ex_U1_alu_hilo_reg[28]/C->D 
             View:default_emulate_view
            Group:clock
       Startpoint:(R) U3_di_DI_op2_reg[23]/C
            Clock:(R) clock
         Endpoint:(R) U4_ex_U1_alu_hilo_reg[28]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+          4.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.677 (P)          0.669 (P)
          Arrival:=          4.677              0.669
 
            Setup:-          0.128
    Required Time:=          4.550
     Launch Clock:-          0.669
        Data Path:-          6.623
            Slack:=         -2.742

#-------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  U3_di_DI_op2_reg[23]/C            -      C       R     (arrival)      13  0.116       -    0.669  
  U3_di_DI_op2_reg[23]/Q            -      C->Q    R     DFRX4          72      -   0.822    1.491  
  FE_DBTC96_DI_op2_23_/Q            -      A->Q    F     INX1           37  1.125   0.889    2.380  
  FE_OFC101_FE_DBTN96_DI_op2_23_/Q  -      A->Q    F     BUX2           40  1.183   0.649    3.030  
  U4_ex_U1_alu_mul_139_47_g82456/Q  -      B->Q    R     NA2X2           1  0.747   0.203    3.232  
  U4_ex_U1_alu_mul_139_47_g81417/Q  -      A->Q    R     AND2X4         17  0.164   0.295    3.528  
  U4_ex_U1_alu_mul_139_47_g87513/Q  -      B->Q    F     NA2X4          14  0.411   0.151    3.678  
  FE_DBTC26_n_10498/Q               -      A->Q    R     INX4           21  0.207   0.185    3.864  
  U4_ex_U1_alu_mul_139_47_g87520/Q  -      B->Q    F     NA2X2           1  0.239   0.063    3.926  
  U4_ex_U1_alu_mul_139_47_g78798/Q  -      A->Q    R     NA2X4           3  0.084   0.115    4.041  
  U4_ex_U1_alu_mul_139_47_g92102/Q  -      A->Q    F     INX4            2  0.176   0.035    4.077  
  U4_ex_U1_alu_mul_139_47_g84426/Q  -      B->Q    F     OR2X2           2  0.045   0.161    4.238  
  U4_ex_U1_alu_mul_139_47_g77109/Q  -      B->Q    R     NA2I1X4         1  0.083   0.062    4.300  
  U4_ex_U1_alu_mul_139_47_g76364/Q  -      A->Q    F     NA2X2           1  0.068   0.050    4.350  
  U4_ex_U1_alu_mul_139_47_g76122/Q  -      A->Q    R     NA2X4           3  0.086   0.072    4.421  
  U4_ex_U1_alu_mul_139_47_g86037/Q  -      A->Q    F     INX2            2  0.099   0.042    4.464  
  U4_ex_U1_alu_mul_139_47_g75239/Q  -      A->Q    R     NA2X2           1  0.046   0.063    4.526  
  U4_ex_U1_alu_mul_139_47_g74976/Q  -      A->Q    F     NA2X4           2  0.099   0.048    4.574  
  U4_ex_U1_alu_mul_139_47_g74492/Q  -      A->Q    R     NO2X4           1  0.058   0.053    4.627  
  U4_ex_U1_alu_mul_139_47_g74363/Q  -      AN->Q   R     NA2I1X4         3  0.076   0.109    4.736  
  U4_ex_U1_alu_mul_139_47_g86894/Q  -      A->Q    F     INX4            2  0.110   0.046    4.783  
  U4_ex_U1_alu_mul_139_47_g84058/Q  -      B->Q    R     NA2I1X4         1  0.051   0.057    4.840  
  U4_ex_U1_alu_mul_139_47_g73667/Q  -      A->Q    F     NA2X4           2  0.071   0.044    4.884  
  U4_ex_U1_alu_mul_139_47_g73336/Q  -      A->Q    R     NO2X4           1  0.058   0.051    4.936  
  U4_ex_U1_alu_mul_139_47_g73254/Q  -      AN->Q   R     NA2I1X4         5  0.075   0.133    5.069  
  U4_ex_U1_alu_mul_139_47_g72383/Q  -      S->Q    F     MU2IX4          1  0.151   0.200    5.269  
  U4_ex_U1_alu_mul_139_47_g88024/Q  -      IN0->Q  R     MU2IX4          2  0.110   0.129    5.398  
  U4_ex_U1_alu_mul_139_47_g72106/Q  -      B->Q    F     NA2X4           4  0.162   0.059    5.457  
  U4_ex_U1_alu_mul_139_47_g87486/Q  -      AN->Q   F     NO2I1X4         1  0.073   0.133    5.589  
  U4_ex_U1_alu_mul_139_47_g71815/Q  -      A->Q    R     NO2X4           1  0.057   0.060    5.649  
  g88155/Q                          -      B->Q    F     NO2I1X4         1  0.089   0.038    5.687  
  g88154/Q                          -      A->Q    R     NO2X4           2  0.056   0.098    5.785  
  U4_ex_U1_alu_mul_139_47_g71770/Q  -      A->Q    F     NA2X2           4  0.157   0.078    5.863  
  U4_ex_U1_alu_mul_139_47_g83907/Q  -      A->Q    R     EN2X0           1  0.098   1.074    6.937  
  U4_ex_U1_alu_g18789/Q             -      A->Q    F     NA2X1           1  1.869   0.194    7.131  
  U4_ex_U1_alu_g18437/Q             -      C->Q    R     AN31X1          1  0.444   0.161    7.292  
  U4_ex_U1_alu_hilo_reg[28]/D       -      D       R     DFRX1           1  0.251   0.000    7.292  
#-------------------------------------------------------------------------------------------------
Path 1: VIOLATED (-2.742 ns) Setup Check with Pin U4_ex_U1_alu_hilo_reg[28]/C->D 
             View:default_emulate_view
            Group:clock
       Startpoint:(R) U3_di_DI_op2_reg[23]/C
            Clock:(R) clock
         Endpoint:(R) U4_ex_U1_alu_hilo_reg[28]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+          4.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.677 (P)          0.669 (P)
          Arrival:=          4.677              0.669
 
            Setup:-          0.128
    Required Time:=          4.550
     Launch Clock:-          0.669
        Data Path:-          6.623
            Slack:=         -2.742

#-------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  U3_di_DI_op2_reg[23]/C            -      C       R     (arrival)      13  0.116       -    0.669  
  U3_di_DI_op2_reg[23]/Q            -      C->Q    R     DFRX4          72      -   0.822    1.491  
  FE_DBTC96_DI_op2_23_/Q            -      A->Q    F     INX1           37  1.125   0.889    2.380  
  FE_OFC101_FE_DBTN96_DI_op2_23_/Q  -      A->Q    F     BUX2           40  1.183   0.649    3.030  
  U4_ex_U1_alu_mul_139_47_g82456/Q  -      B->Q    R     NA2X2           1  0.747   0.203    3.232  
  U4_ex_U1_alu_mul_139_47_g81417/Q  -      A->Q    R     AND2X4         17  0.164   0.295    3.528  
  U4_ex_U1_alu_mul_139_47_g87513/Q  -      B->Q    F     NA2X4          14  0.411   0.151    3.678  
  FE_DBTC26_n_10498/Q               -      A->Q    R     INX4           21  0.207   0.185    3.864  
  U4_ex_U1_alu_mul_139_47_g87520/Q  -      B->Q    F     NA2X2           1  0.239   0.063    3.926  
  U4_ex_U1_alu_mul_139_47_g78798/Q  -      A->Q    R     NA2X4           3  0.084   0.115    4.041  
  U4_ex_U1_alu_mul_139_47_g92102/Q  -      A->Q    F     INX4            2  0.176   0.035    4.077  
  U4_ex_U1_alu_mul_139_47_g84426/Q  -      B->Q    F     OR2X2           2  0.045   0.161    4.238  
  U4_ex_U1_alu_mul_139_47_g77109/Q  -      B->Q    R     NA2I1X4         1  0.083   0.062    4.300  
  U4_ex_U1_alu_mul_139_47_g76364/Q  -      A->Q    F     NA2X2           1  0.068   0.050    4.350  
  U4_ex_U1_alu_mul_139_47_g76122/Q  -      A->Q    R     NA2X4           3  0.086   0.072    4.421  
  U4_ex_U1_alu_mul_139_47_g86037/Q  -      A->Q    F     INX2            2  0.099   0.042    4.464  
  U4_ex_U1_alu_mul_139_47_g75239/Q  -      A->Q    R     NA2X2           1  0.046   0.063    4.526  
  U4_ex_U1_alu_mul_139_47_g74976/Q  -      A->Q    F     NA2X4           2  0.099   0.048    4.574  
  U4_ex_U1_alu_mul_139_47_g74492/Q  -      A->Q    R     NO2X4           1  0.058   0.053    4.627  
  U4_ex_U1_alu_mul_139_47_g74363/Q  -      AN->Q   R     NA2I1X4         3  0.076   0.109    4.736  
  U4_ex_U1_alu_mul_139_47_g86894/Q  -      A->Q    F     INX4            2  0.110   0.046    4.783  
  U4_ex_U1_alu_mul_139_47_g84058/Q  -      B->Q    R     NA2I1X4         1  0.051   0.057    4.840  
  U4_ex_U1_alu_mul_139_47_g73667/Q  -      A->Q    F     NA2X4           2  0.071   0.044    4.884  
  U4_ex_U1_alu_mul_139_47_g73336/Q  -      A->Q    R     NO2X4           1  0.058   0.051    4.936  
  U4_ex_U1_alu_mul_139_47_g73254/Q  -      AN->Q   R     NA2I1X4         5  0.075   0.133    5.069  
  U4_ex_U1_alu_mul_139_47_g72383/Q  -      S->Q    F     MU2IX4          1  0.151   0.200    5.269  
  U4_ex_U1_alu_mul_139_47_g88024/Q  -      IN0->Q  R     MU2IX4          2  0.110   0.129    5.398  
  U4_ex_U1_alu_mul_139_47_g72106/Q  -      B->Q    F     NA2X4           4  0.162   0.059    5.457  
  U4_ex_U1_alu_mul_139_47_g87486/Q  -      AN->Q   F     NO2I1X4         1  0.073   0.133    5.589  
  U4_ex_U1_alu_mul_139_47_g71815/Q  -      A->Q    R     NO2X4           1  0.057   0.060    5.649  
  g88155/Q                          -      B->Q    F     NO2I1X4         1  0.089   0.038    5.687  
  g88154/Q                          -      A->Q    R     NO2X4           2  0.056   0.098    5.785  
  U4_ex_U1_alu_mul_139_47_g71770/Q  -      A->Q    F     NA2X2           4  0.157   0.078    5.863  
  U4_ex_U1_alu_mul_139_47_g83907/Q  -      A->Q    R     EN2X0           1  0.098   1.074    6.937  
  U4_ex_U1_alu_g18789/Q             -      A->Q    F     NA2X1           1  1.869   0.194    7.131  
  U4_ex_U1_alu_g18437/Q             -      C->Q    R     AN31X1          1  0.444   0.161    7.292  
  U4_ex_U1_alu_hilo_reg[28]/D       -      D       R     DFRX1           1  0.251   0.000    7.292  
#-------------------------------------------------------------------------------------------------


0
[DEV]innovus 29> source physical/4_nano_route.tcl 
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1228.69 (MB), peak = 1543.61 (MB)
#**INFO: setDesignMode -flowEffort standard
#**INFO: mulit-cut via swapping is disabled by user.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
#**INFO: auto set of routeReserveSpaceForMultiCut to true
#**INFO: auto set of routeConcurrentMinimizeViaCountEffort to high
Begin checking placement ... (start mem=1881.8M, init mem=1881.8M)
Overlapping with other instance:	6
Orientation Violation:	1
*info: Placed = 28325          (Fixed = 8324)
*info: Unplaced = 0           
Placement Density:79.74%(474242/594715)
Finished checkPlace (cpu: total=0:00:00.3, vio checks=0:00:00.1; mem=1881.8M)
#WARNING (NRIG-77) Found placement violations. Please investigate and correct before routing. Routing with placement violations can cause long runtime and may be irresolvable.
#Use routeDesign -placementCheck to stop on violations. Use routeDesign -noPlacementCheck to skip the check.
#**INFO: auto set of routeWithTimingDriven to true
#**INFO: auto set of routeWithSiDriven to true

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (202) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1881.8M) ***

globalRoute

#setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
#setNanoRouteMode -routeReserveSpaceForMultiCut true
#setNanoRouteMode -routeStrictlyHonorNonDefaultRule "false"
#setNanoRouteMode -routeWithSiDriven true
#setNanoRouteMode -routeWithTimingDriven true
#Start globalRoute on Thu Feb 16 14:42:16 2023
#
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
#WARNING (NRDB-2005) SPECIAL_NET vdd has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
#WARNING (NRDB-2005) SPECIAL_NET gnd has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
#WARNING (NRDB-51) SPECIAL_NET gnd! has no instance pin or special wire in its connectivity definition. NET with the same name will be routed but will not be connected to the empty SPECIAL_NET.
#WARNING (NRDB-51) SPECIAL_NET vdd! has no instance pin or special wire in its connectivity definition. NET with the same name will be routed but will not be connected to the empty SPECIAL_NET.
#NanoRoute Version 15.20-p005_1 NR151028-1715/15_20-UB
#Using multithreading with 8 threads.
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.800.
#Voltage range [0.000 - 0.000] has 4 nets.
#Voltage range [0.000 - 1.800] has 22588 nets.
# MET1         H   Track-Pitch = 0.610    Line-2-Via Pitch = 0.485
# MET2         V   Track-Pitch = 0.630    Line-2-Via Pitch = 0.560
# MET3         H   Track-Pitch = 0.610    Line-2-Via Pitch = 0.560
# MET4         V   Track-Pitch = 0.630    Line-2-Via Pitch = 0.560
# MET5         H   Track-Pitch = 0.610    Line-2-Via Pitch = 0.560
# METTP        V   Track-Pitch = 1.260    Line-2-Via Pitch = 0.950
#WARNING (NRDB-2111) Found overlapping instances U4_ex_U1_alu_mul_138_45_g79557 WELLTAP_5583. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances U4_ex_U1_alu_mul_138_45_g89940 WELLTAP_5054. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances U8_syscop_rc_gclk_5742__L1_I0 WELLTAP_780. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2110) Found 3 overlapping core instances, this may cause problems with pin access and increase routing run-time.
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer MET2's pitch = 0.630.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1211.27 (MB), peak = 1543.61 (MB)
#Merging special wires using 8 threads...
#Number of eco nets is 0
#
#Start data preparation...
#
#Data preparation is done on Thu Feb 16 14:42:18 2023
#
#Analyzing routing resource...
#Routing resource analysis is done on Thu Feb 16 14:42:18 2023
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H        1289           0        6972    93.22%
#  Metal 2        V        1259           0        6972     0.00%
#  Metal 3        H        1289           0        6972     0.00%
#  Metal 4        V        1259           0        6972     0.00%
#  Metal 5        H        1289           0        6972     0.00%
#  Metal 6        V         629           0        6972     0.00%
#  --------------------------------------------------------------
#  Total                   7014       0.00%  41832    15.54%
#
#  202 nets (0.89%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1212.85 (MB), peak = 1543.61 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:22, elapsed time = 00:00:22, memory = 1286.55 (MB), peak = 1543.61 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1287.18 (MB), peak = 1543.61 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 280 (skipped).
#Total number of routable nets = 22312.
#Total number of nets in the design = 22592.
#
#22110 routable nets have only global wires.
#202 routable nets have only detail routed wires.
#202 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default           22110  
#-----------------------------
#        Total           22110  
#-----------------------------
#
#Routing constraints summary of the whole design:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                202           22110  
#------------------------------------------------
#        Total                202           22110  
#------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell        #Gcell    %Gcell
#     Layer           (1)           (2)           (3)           (4)   OverCon
#  --------------------------------------------------------------------------
#   Metal 1      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 2      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 3     70(1.00%)     34(0.49%)      8(0.11%)      3(0.04%)   (1.65%)
#   Metal 4     19(0.27%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.27%)
#   Metal 5      3(0.04%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.04%)
#   Metal 6      4(0.06%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.06%)
#  --------------------------------------------------------------------------
#     Total     96(0.27%)     34(0.09%)      8(0.02%)      3(0.01%)   (0.39%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 4
#  Overflow after GR: 0.78% H + 0.11% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 202
#Total wire length = 1142840 um.
#Total half perimeter of net bounding box = 1034362 um.
#Total wire length on LAYER MET1 = 99 um.
#Total wire length on LAYER MET2 = 156881 um.
#Total wire length on LAYER MET3 = 300534 um.
#Total wire length on LAYER MET4 = 303775 um.
#Total wire length on LAYER MET5 = 264748 um.
#Total wire length on LAYER METTP = 116803 um.
#Total number of vias = 145038
#Up-Via Summary (total 145038):
#           
#-----------------------
#  Metal 1        67701
#  Metal 2        44077
#  Metal 3        20478
#  Metal 4         9874
#  Metal 5         2908
#-----------------------
#                145038 
#
#Max overcon = 4 tracks.
#Total overcon = 0.39%.
#Worst layer Gcell overcon rate = 1.65%.
#cpu time = 00:00:26, elapsed time = 00:00:26, memory = 1287.18 (MB), peak = 1543.61 (MB)
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1238.53 (MB), peak = 1543.61 (MB)
#Start Track Assignment.
#Done with 29786 horizontal wires in 1 hboxes and 28936 vertical wires in 1 hboxes.
#Done with 8599 horizontal wires in 1 hboxes and 6124 vertical wires in 1 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 202
#Total wire length = 1209415 um.
#Total half perimeter of net bounding box = 1034362 um.
#Total wire length on LAYER MET1 = 48254 um.
#Total wire length on LAYER MET2 = 152443 um.
#Total wire length on LAYER MET3 = 316784 um.
#Total wire length on LAYER MET4 = 304148 um.
#Total wire length on LAYER MET5 = 269974 um.
#Total wire length on LAYER METTP = 117811 um.
#Total number of vias = 145038
#Up-Via Summary (total 145038):
#           
#-----------------------
#  Metal 1        67701
#  Metal 2        44077
#  Metal 3        20478
#  Metal 4         9874
#  Metal 5         2908
#-----------------------
#                145038 
#
#cpu time = 00:00:08, elapsed time = 00:00:08, memory = 1252.32 (MB), peak = 1543.61 (MB)
#
#
#globalRoute statistics:
#Cpu time = 00:00:37
#Elapsed time = 00:00:37
#Increased memory = -19.14 (MB)
#Total memory = 1209.62 (MB)
#Peak memory = 1543.61 (MB)
#Number of warnings = 8
#Total number of warnings = 74
#Number of fails = 0
#Total number of fails = 0
#Complete globalRoute on Thu Feb 16 14:42:53 2023
#
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   final
WARNING: the TCL for metric messages failed. (error:can't read "last_error_message": no such variable)
default_emulate_view
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:         52.32            105                                      route_design
#routeDesign: cpu time = 00:00:38, elapsed time = 00:00:37, memory = 1197.05 (MB), peak = 1543.61 (MB)
*** Message Summary: 0 warning(s), 0 error(s)


detailRoute

#setNanoRouteMode -routeStrictlyHonorNonDefaultRule "false"
#Start detailRoute on Thu Feb 16 14:42:53 2023
#
#WARNING (NRDB-2005) SPECIAL_NET vdd has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
#WARNING (NRDB-2005) SPECIAL_NET gnd has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
#WARNING (NRDB-51) SPECIAL_NET gnd! has no instance pin or special wire in its connectivity definition. NET with the same name will be routed but will not be connected to the empty SPECIAL_NET.
#WARNING (NRDB-51) SPECIAL_NET vdd! has no instance pin or special wire in its connectivity definition. NET with the same name will be routed but will not be connected to the empty SPECIAL_NET.
#NanoRoute Version 15.20-p005_1 NR151028-1715/15_20-UB
#Using multithreading with 8 threads.
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.800.
#Voltage range [0.000 - 0.000] has 4 nets.
#Voltage range [0.000 - 1.800] has 22588 nets.
# MET1         H   Track-Pitch = 0.610    Line-2-Via Pitch = 0.485
# MET2         V   Track-Pitch = 0.630    Line-2-Via Pitch = 0.560
# MET3         H   Track-Pitch = 0.610    Line-2-Via Pitch = 0.560
# MET4         V   Track-Pitch = 0.630    Line-2-Via Pitch = 0.560
# MET5         H   Track-Pitch = 0.610    Line-2-Via Pitch = 0.560
# METTP        V   Track-Pitch = 1.260    Line-2-Via Pitch = 0.950
#WARNING (NRDB-2111) Found overlapping instances U4_ex_U1_alu_mul_138_45_g79557 WELLTAP_5583. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances U4_ex_U1_alu_mul_138_45_g89940 WELLTAP_5054. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances U8_syscop_rc_gclk_5742__L1_I0 WELLTAP_780. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2110) Found 3 overlapping core instances, this may cause problems with pin access and increase routing run-time.
#Using user defined Ggrids in DB.
#Done routing data preparation.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1197.61 (MB), peak = 1543.61 (MB)
#Merging special wires using 8 threads...
#
#Start Detail Routing..
#start initial detail routing ...
#    number of violations = 2293
#
#    By Layer and Type :
#	         MetSpc    Short     Loop   CShort      Mar   WreExt   Totals
#	MET1        502      124       10        1        0        0      637
#	MET2        817      144        0        0       28      666     1655
#	MET3          1        0        0        0        0        0        1
#	Totals     1320      268       10        1       28      666     2293
#cpu time = 00:02:21, elapsed time = 00:00:22, memory = 1629.62 (MB), peak = 1644.59 (MB)
#start 1st optimization iteration ...
#    number of violations = 620
#
#    By Layer and Type :
#	         MetSpc    Short     Loop      Mar   WreExt   Totals
#	MET1         56       38        2        0        0       96
#	MET2        265       66        0       11      178      520
#	MET3          1        3        0        0        0        4
#	Totals      322      107        2       11      178      620
#    number of process antenna violations = 69
#cpu time = 00:01:12, elapsed time = 00:00:10, memory = 1369.48 (MB), peak = 1644.59 (MB)
#start 2nd optimization iteration ...
#    number of violations = 265
#
#    By Layer and Type :
#	         MetSpc    Short      Mar   WreExt   Totals
#	MET1         19       10        0        0       29
#	MET2        138       40        2       54      234
#	MET3          0        2        0        0        2
#	Totals      157       52        2       54      265
#    number of process antenna violations = 69
#cpu time = 00:00:23, elapsed time = 00:00:03, memory = 1345.36 (MB), peak = 1644.59 (MB)
#start 3rd optimization iteration ...
#    number of violations = 118
#
#    By Layer and Type :
#	         MetSpc    Short      Mar   WreExt   Totals
#	MET1         15        6        0        0       21
#	MET2         46       11        4       32       93
#	MET3          0        3        1        0        4
#	Totals       61       20        5       32      118
#    number of process antenna violations = 69
#cpu time = 00:00:11, elapsed time = 00:00:02, memory = 1329.93 (MB), peak = 1644.59 (MB)
#start 4th optimization iteration ...
#    number of violations = 104
#
#    By Layer and Type :
#	         MetSpc    Short      Mar   WreExt   Totals
#	MET1         13        5        0        0       18
#	MET2         41       10        4       31       86
#	Totals       54       15        4       31      104
#    number of process antenna violations = 69
#cpu time = 00:00:05, elapsed time = 00:00:01, memory = 1305.79 (MB), peak = 1644.59 (MB)
#start 5th optimization iteration ...
#    number of violations = 101
#
#    By Layer and Type :
#	         MetSpc    Short      Mar   WreExt   Totals
#	MET1         14        6        0        0       20
#	MET2         41        7        3       30       81
#	Totals       55       13        3       30      101
#    number of process antenna violations = 69
#cpu time = 00:00:04, elapsed time = 00:00:01, memory = 1311.77 (MB), peak = 1644.59 (MB)
#start 6th optimization iteration ...
#    number of violations = 97
#
#    By Layer and Type :
#	         MetSpc    Short      Mar   WreExt   Totals
#	MET1         13        4        0        0       17
#	MET2         41        6        2       31       80
#	Totals       54       10        2       31       97
#    number of process antenna violations = 69
#cpu time = 00:00:08, elapsed time = 00:00:01, memory = 1460.41 (MB), peak = 1644.59 (MB)
#start 7th optimization iteration ...
#    number of violations = 82
#
#    By Layer and Type :
#	         MetSpc    Short      Mar   WreExt   Totals
#	MET1         12        3        0        0       15
#	MET2         37        8        3       19       67
#	Totals       49       11        3       19       82
#    number of process antenna violations = 69
#cpu time = 00:00:09, elapsed time = 00:00:02, memory = 1455.16 (MB), peak = 1644.59 (MB)
#start 8th optimization iteration ...
#    number of violations = 96
#
#    By Layer and Type :
#	         MetSpc    Short      Mar   WreExt   Totals
#	MET1         12        5        0        0       17
#	MET2         34       10        3       32       79
#	Totals       46       15        3       32       96
#    number of process antenna violations = 69
#cpu time = 00:00:08, elapsed time = 00:00:02, memory = 1450.20 (MB), peak = 1644.59 (MB)
#start 9th optimization iteration ...
#    number of violations = 91
#
#    By Layer and Type :
#	         MetSpc    Short      Mar   WreExt   Totals
#	MET1         12        3        0        0       15
#	MET2         39        6        1       29       75
#	MET3          0        1        0        0        1
#	Totals       51       10        1       29       91
#    number of process antenna violations = 69
#cpu time = 00:00:08, elapsed time = 00:00:02, memory = 1441.89 (MB), peak = 1644.59 (MB)
#start 10th optimization iteration ...
#    number of violations = 91
#
#    By Layer and Type :
#	         MetSpc    Short      Mar   WreExt   Totals
#	MET1         12        5        0        0       17
#	MET2         35        9        3       27       74
#	Totals       47       14        3       27       91
#    number of process antenna violations = 69
#cpu time = 00:00:08, elapsed time = 00:00:02, memory = 1451.56 (MB), peak = 1644.59 (MB)
#start 11th optimization iteration ...
#    number of violations = 82
#
#    By Layer and Type :
#	         MetSpc    Short      Mar   WreExt   Totals
#	MET1         10        1        0        0       11
#	MET2         36        7        2       26       71
#	Totals       46        8        2       26       82
#    number of process antenna violations = 69
#cpu time = 00:00:16, elapsed time = 00:00:03, memory = 1631.78 (MB), peak = 1644.59 (MB)
#start 12th optimization iteration ...
#    number of violations = 80
#
#    By Layer and Type :
#	         MetSpc    Short      Mar   WreExt   Totals
#	MET1         12        3        0        0       15
#	MET2         33        7        2       23       65
#	Totals       45       10        2       23       80
#    number of process antenna violations = 76
#cpu time = 00:00:13, elapsed time = 00:00:02, memory = 1631.84 (MB), peak = 1644.59 (MB)
#start 13th optimization iteration ...
#    number of violations = 75
#
#    By Layer and Type :
#	         MetSpc    Short      Mar   WreExt   Totals
#	MET1         10        1        0        0       11
#	MET2         33        6        3       22       64
#	Totals       43        7        3       22       75
#    number of process antenna violations = 76
#cpu time = 00:00:13, elapsed time = 00:00:02, memory = 1638.20 (MB), peak = 1644.59 (MB)
#start 14th optimization iteration ...
#    number of violations = 74
#
#    By Layer and Type :
#	         MetSpc    Short      Mar   WreExt   Totals
#	MET1         11        1        0        0       12
#	MET2         30        7        2       23       62
#	Totals       41        8        2       23       74
#    number of process antenna violations = 76
#cpu time = 00:00:13, elapsed time = 00:00:02, memory = 1614.33 (MB), peak = 1644.59 (MB)
#start 15th optimization iteration ...
#    number of violations = 52
#
#    By Layer and Type :
#	         MetSpc    Short      Mar   WreExt   Totals
#	MET1          5        1        0        0        6
#	MET2         22        4        2       18       46
#	Totals       27        5        2       18       52
#    number of process antenna violations = 76
#cpu time = 00:00:15, elapsed time = 00:00:03, memory = 1640.13 (MB), peak = 1645.81 (MB)
#start 16th optimization iteration ...
#    number of violations = 50
#
#    By Layer and Type :
#	         MetSpc    Short   WreExt   Totals
#	MET1          3        0        0        3
#	MET2         17        8       22       47
#	Totals       20        8       22       50
#    number of process antenna violations = 76
#cpu time = 00:00:15, elapsed time = 00:00:03, memory = 1820.48 (MB), peak = 1828.73 (MB)
#start 17th optimization iteration ...
#    number of violations = 49
#
#    By Layer and Type :
#	         MetSpc    Short      Mar   WreExt   Totals
#	MET1          4        0        0        0        4
#	MET2         21        4        1       19       45
#	Totals       25        4        1       19       49
#    number of process antenna violations = 75
#cpu time = 00:00:15, elapsed time = 00:00:03, memory = 1836.22 (MB), peak = 1842.87 (MB)
#start 18th optimization iteration ...
#    number of violations = 48
#
#    By Layer and Type :
#	         MetSpc    Short   WreExt   Totals
#	MET1          3        0        0        3
#	MET2         17        7       21       45
#	Totals       20        7       21       48
#    number of process antenna violations = 75
#cpu time = 00:00:14, elapsed time = 00:00:03, memory = 1818.72 (MB), peak = 1842.87 (MB)
#start 19th optimization iteration ...
#    number of violations = 47
#
#    By Layer and Type :
#	         MetSpc    Short      Mar   WreExt   Totals
#	MET1          3        0        0        0        3
#	MET2         18        6        1       19       44
#	Totals       21        6        1       19       47
#    number of process antenna violations = 75
#cpu time = 00:00:16, elapsed time = 00:00:03, memory = 1843.46 (MB), peak = 1848.84 (MB)
#start 20th optimization iteration ...
#    number of violations = 50
#
#    By Layer and Type :
#	         MetSpc    Short      Mar   WreExt   Totals
#	MET1          4        0        0        0        4
#	MET2         17        7        1       21       46
#	Totals       21        7        1       21       50
#    number of process antenna violations = 75
#cpu time = 00:00:13, elapsed time = 00:00:03, memory = 1819.50 (MB), peak = 1848.84 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 202
#Total wire length = 1177510 um.
#Total half perimeter of net bounding box = 1034362 um.
#Total wire length on LAYER MET1 = 24231 um.
#Total wire length on LAYER MET2 = 252537 um.
#Total wire length on LAYER MET3 = 348432 um.
#Total wire length on LAYER MET4 = 248406 um.
#Total wire length on LAYER MET5 = 205164 um.
#Total wire length on LAYER METTP = 98739 um.
#Total number of vias = 165839
#Up-Via Summary (total 165839):
#           
#-----------------------
#  Metal 1        72154
#  Metal 2        63261
#  Metal 3        19481
#  Metal 4         8443
#  Metal 5         2500
#-----------------------
#                165839 
#
#Total number of DRC violations = 50
#Total number of overlapping instance violations = 1
#Total number of violations on LAYER MET1 = 4
#Total number of violations on LAYER MET2 = 46
#Total number of violations on LAYER MET3 = 0
#Total number of violations on LAYER MET4 = 0
#Total number of violations on LAYER MET5 = 0
#Total number of violations on LAYER METTP = 0
#Cpu time = 00:07:22
#Elapsed time = 00:01:15
#Increased memory = 19.62 (MB)
#Total memory = 1216.75 (MB)
#Peak memory = 1848.84 (MB)
#
#Start Post Routing Optimization.
#start 1st post routing optimization iteration ...
#    number of DRC violations = 50
#
#    By Layer and Type :
#	         MetSpc    Short      Mar   WreExt   Totals
#	MET1          3        0        0        0        3
#	MET2         16        8        2       21       47
#	Totals       19        8        2       21       50
#cpu time = 00:01:33, elapsed time = 00:00:18, memory = 1214.57 (MB), peak = 1906.12 (MB)
#start 2nd post routing optimization iteration ...
#    number of DRC violations = 47
#
#    By Layer and Type :
#	         MetSpc    Short      Mar   WreExt   Totals
#	MET1          3        1        0        0        4
#	MET2         15        8        2       18       43
#	Totals       18        9        2       18       47
#cpu time = 00:01:33, elapsed time = 00:00:19, memory = 1206.36 (MB), peak = 1906.77 (MB)
#start 3rd post routing optimization iteration ...
#    number of DRC violations = 47
#
#    By Layer and Type :
#	         MetSpc    Short      Mar   WreExt   Totals
#	MET1          3        1        0        0        4
#	MET2         15        8        2       18       43
#	Totals       18        9        2       18       47
#cpu time = 00:01:39, elapsed time = 00:00:23, memory = 1210.11 (MB), peak = 1906.77 (MB)
#Complete Post Routing Optimization.
#Cpu time = 00:04:46
#Elapsed time = 00:01:01
#Increased memory = -6.64 (MB)
#Total memory = 1210.11 (MB)
#Peak memory = 1906.77 (MB)
#Total number of nets with non-default rule or having extra spacing = 202
#Total wire length = 1177459 um.
#Total half perimeter of net bounding box = 1034362 um.
#Total wire length on LAYER MET1 = 24233 um.
#Total wire length on LAYER MET2 = 252513 um.
#Total wire length on LAYER MET3 = 348385 um.
#Total wire length on LAYER MET4 = 248403 um.
#Total wire length on LAYER MET5 = 205186 um.
#Total wire length on LAYER METTP = 98739 um.
#Total number of vias = 165844
#Up-Via Summary (total 165844):
#           
#-----------------------
#  Metal 1        72156
#  Metal 2        63255
#  Metal 3        19486
#  Metal 4         8447
#  Metal 5         2500
#-----------------------
#                165844 
#
#Total number of DRC violations = 47
#Total number of overlapping instance violations = 1
#Total number of violations on LAYER MET1 = 4
#Total number of violations on LAYER MET2 = 43
#Total number of violations on LAYER MET3 = 0
#Total number of violations on LAYER MET4 = 0
#Total number of violations on LAYER MET5 = 0
#Total number of violations on LAYER METTP = 0
#
#start routing for process antenna violation fix ...
#
#    By Layer and Type :
#	         MetSpc    Short      Mar   WreExt   Totals
#	MET1          3        1        0        0        4
#	MET2         15        8        2       18       43
#	Totals       18        9        2       18       47
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1206.30 (MB), peak = 1906.77 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 202
#Total wire length = 1177522 um.
#Total half perimeter of net bounding box = 1034362 um.
#Total wire length on LAYER MET1 = 24233 um.
#Total wire length on LAYER MET2 = 252496 um.
#Total wire length on LAYER MET3 = 348349 um.
#Total wire length on LAYER MET4 = 248358 um.
#Total wire length on LAYER MET5 = 205243 um.
#Total wire length on LAYER METTP = 98843 um.
#Total number of vias = 165968
#Up-Via Summary (total 165968):
#           
#-----------------------
#  Metal 1        72156
#  Metal 2        63265
#  Metal 3        19498
#  Metal 4         8493
#  Metal 5         2556
#-----------------------
#                165968 
#
#Total number of DRC violations = 47
#Total number of overlapping instance violations = 1
#Total number of net violated process antenna rule = 0
#Total number of violations on LAYER MET1 = 4
#Total number of violations on LAYER MET2 = 43
#Total number of violations on LAYER MET3 = 0
#Total number of violations on LAYER MET4 = 0
#Total number of violations on LAYER MET5 = 0
#Total number of violations on LAYER METTP = 0
#
#
#detailRoute statistics:
#Cpu time = 00:12:12
#Elapsed time = 00:02:19
#Increased memory = -3.92 (MB)
#Total memory = 1193.13 (MB)
#Peak memory = 1906.77 (MB)
#Number of warnings = 8
#Total number of warnings = 82
#Number of fails = 0
#Total number of fails = 0
#Complete detailRoute on Thu Feb 16 14:45:12 2023
#

globalDetailRoute

#setNanoRouteMode -routeStrictlyHonorNonDefaultRule "false"
#Start globalDetailRoute on Thu Feb 16 14:45:12 2023
#
#WARNING (NRDB-2005) SPECIAL_NET vdd has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
#WARNING (NRDB-2005) SPECIAL_NET gnd has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
#WARNING (NRDB-51) SPECIAL_NET gnd! has no instance pin or special wire in its connectivity definition. NET with the same name will be routed but will not be connected to the empty SPECIAL_NET.
#WARNING (NRDB-51) SPECIAL_NET vdd! has no instance pin or special wire in its connectivity definition. NET with the same name will be routed but will not be connected to the empty SPECIAL_NET.
#NanoRoute Version 15.20-p005_1 NR151028-1715/15_20-UB
#Using multithreading with 8 threads.
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.800.
#Voltage range [0.000 - 0.000] has 4 nets.
#Voltage range [0.000 - 1.800] has 22588 nets.
# MET1         H   Track-Pitch = 0.610    Line-2-Via Pitch = 0.485
# MET2         V   Track-Pitch = 0.630    Line-2-Via Pitch = 0.560
# MET3         H   Track-Pitch = 0.610    Line-2-Via Pitch = 0.560
# MET4         V   Track-Pitch = 0.630    Line-2-Via Pitch = 0.560
# MET5         H   Track-Pitch = 0.610    Line-2-Via Pitch = 0.560
# METTP        V   Track-Pitch = 1.260    Line-2-Via Pitch = 0.950
#WARNING (NRDB-2111) Found overlapping instances U4_ex_U1_alu_mul_138_45_g79557 WELLTAP_5583. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances U4_ex_U1_alu_mul_138_45_g89940 WELLTAP_5054. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances U8_syscop_rc_gclk_5742__L1_I0 WELLTAP_780. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2110) Found 3 overlapping core instances, this may cause problems with pin access and increase routing run-time.
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer MET2's pitch = 0.630.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1207.36 (MB), peak = 1906.77 (MB)
#Merging special wires using 8 threads...
#WARNING (NRGR-22) Design is already detail routed.
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 2.88 (MB)
#Total memory = 1208.50 (MB)
#Peak memory = 1906.77 (MB)
#Using multithreading with 8 threads.
#
#Start Detail Routing..
#start initial detail routing ...
#    number of violations = 47
#
#    By Layer and Type :
#	         MetSpc    Short      Mar   WreExt   Totals
#	MET1          3        1        0        0        4
#	MET2         15        8        2       18       43
#	Totals       18        9        2       18       47
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1210.95 (MB), peak = 1906.77 (MB)
#start 1st optimization iteration ...
#    number of violations = 47
#
#    By Layer and Type :
#	         MetSpc    Short      Mar   WreExt   Totals
#	MET1          3        1        0        0        4
#	MET2         15        8        2       18       43
#	Totals       18        9        2       18       47
#cpu time = 00:00:02, elapsed time = 00:00:01, memory = 1300.77 (MB), peak = 1906.77 (MB)
#start 2nd optimization iteration ...
#    number of violations = 46
#
#    By Layer and Type :
#	         MetSpc    Short      Mar   WreExt   Totals
#	MET1          3        1        0        0        4
#	MET2         16        7        2       17       42
#	Totals       19        8        2       17       46
#cpu time = 00:00:02, elapsed time = 00:00:00, memory = 1304.29 (MB), peak = 1906.77 (MB)
#start 3rd optimization iteration ...
#    number of violations = 47
#
#    By Layer and Type :
#	         MetSpc    Short      Mar   WreExt   Totals
#	MET1          3        1        0        0        4
#	MET2         17        6        3       17       43
#	Totals       20        7        3       17       47
#cpu time = 00:00:02, elapsed time = 00:00:00, memory = 1312.14 (MB), peak = 1906.77 (MB)
#start 4th optimization iteration ...
#    number of violations = 47
#
#    By Layer and Type :
#	         MetSpc    Short      Mar   WreExt   Totals
#	MET1          3        1        0        0        4
#	MET2         17        6        3       17       43
#	Totals       20        7        3       17       47
#cpu time = 00:00:02, elapsed time = 00:00:00, memory = 1311.84 (MB), peak = 1906.77 (MB)
#start 5th optimization iteration ...
#    number of violations = 45
#
#    By Layer and Type :
#	         MetSpc    Short      Mar   WreExt   Totals
#	MET1          3        1        0        0        4
#	MET2         17        6        3       15       41
#	Totals       20        7        3       15       45
#cpu time = 00:00:02, elapsed time = 00:00:00, memory = 1310.80 (MB), peak = 1906.77 (MB)
#start 6th optimization iteration ...
#    number of violations = 47
#
#    By Layer and Type :
#	         MetSpc    Short      Mar   WreExt   Totals
#	MET1          3        0        0        0        3
#	MET2         20        5        2       17       44
#	Totals       23        5        2       17       47
#cpu time = 00:00:04, elapsed time = 00:00:01, memory = 1462.85 (MB), peak = 1906.77 (MB)
#start 7th optimization iteration ...
#    number of violations = 43
#
#    By Layer and Type :
#	         MetSpc    Short      Mar   WreExt   Totals
#	MET1          4        0        0        0        4
#	MET2         17        6        3       13       39
#	Totals       21        6        3       13       43
#cpu time = 00:00:05, elapsed time = 00:00:01, memory = 1473.09 (MB), peak = 1906.77 (MB)
#start 8th optimization iteration ...
#    number of violations = 50
#
#    By Layer and Type :
#	         MetSpc    Short      Mar   WreExt   Totals
#	MET1          3        0        0        0        3
#	MET2         15        9        3       19       46
#	MET3          1        0        0        0        1
#	Totals       19        9        3       19       50
#cpu time = 00:00:04, elapsed time = 00:00:01, memory = 1471.77 (MB), peak = 1906.77 (MB)
#start 9th optimization iteration ...
#    number of violations = 48
#
#    By Layer and Type :
#	         MetSpc    Short      Mar   WreExt   Totals
#	MET1          3        0        0        0        3
#	MET2         19        5        1       20       45
#	Totals       22        5        1       20       48
#cpu time = 00:00:04, elapsed time = 00:00:01, memory = 1468.92 (MB), peak = 1906.77 (MB)
#start 10th optimization iteration ...
#    number of violations = 47
#
#    By Layer and Type :
#	         MetSpc    Short      Mar   WreExt   Totals
#	MET1          3        0        0        0        3
#	MET2         16        8        3       17       44
#	Totals       19        8        3       17       47
#cpu time = 00:00:04, elapsed time = 00:00:01, memory = 1465.26 (MB), peak = 1906.77 (MB)
#start 11th optimization iteration ...
#    number of violations = 45
#
#    By Layer and Type :
#	         MetSpc    Short      Mar   WreExt   Totals
#	MET1          3        0        0        0        3
#	MET2         19        5        1       17       42
#	Totals       22        5        1       17       45
#cpu time = 00:00:09, elapsed time = 00:00:02, memory = 1653.02 (MB), peak = 1906.77 (MB)
#start 12th optimization iteration ...
#    number of violations = 49
#
#    By Layer and Type :
#	         MetSpc    Short      Mar   WreExt   Totals
#	MET1          3        0        0        0        3
#	MET2         18        6        1       21       46
#	Totals       21        6        1       21       49
#cpu time = 00:00:09, elapsed time = 00:00:02, memory = 1665.51 (MB), peak = 1906.77 (MB)
#start 13th optimization iteration ...
#    number of violations = 48
#
#    By Layer and Type :
#	         MetSpc    Short      Mar   WreExt   Totals
#	MET1          3        0        0        0        3
#	MET2         18        6        2       19       45
#	Totals       21        6        2       19       48
#cpu time = 00:00:08, elapsed time = 00:00:02, memory = 1664.01 (MB), peak = 1906.77 (MB)
#start 14th optimization iteration ...
#    number of violations = 48
#
#    By Layer and Type :
#	         MetSpc    Short      Mar   WreExt   Totals
#	MET1          3        0        0        0        3
#	MET2         17        7        1       20       45
#	Totals       20        7        1       20       48
#cpu time = 00:00:09, elapsed time = 00:00:02, memory = 1660.38 (MB), peak = 1906.77 (MB)
#start 15th optimization iteration ...
#    number of violations = 46
#
#    By Layer and Type :
#	         MetSpc    Short      Mar   WreExt   Totals
#	MET1          3        0        0        0        3
#	MET2         20        4        1       18       43
#	Totals       23        4        1       18       46
#cpu time = 00:00:11, elapsed time = 00:00:02, memory = 1676.37 (MB), peak = 1906.77 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 202
#Total wire length = 1177524 um.
#Total half perimeter of net bounding box = 1034362 um.
#Total wire length on LAYER MET1 = 24228 um.
#Total wire length on LAYER MET2 = 252465 um.
#Total wire length on LAYER MET3 = 348273 um.
#Total wire length on LAYER MET4 = 248403 um.
#Total wire length on LAYER MET5 = 205323 um.
#Total wire length on LAYER METTP = 98831 um.
#Total number of vias = 165977
#Up-Via Summary (total 165977):
#           
#-----------------------
#  Metal 1        72156
#  Metal 2        63269
#  Metal 3        19499
#  Metal 4         8497
#  Metal 5         2556
#-----------------------
#                165977 
#
#Total number of DRC violations = 46
#Total number of overlapping instance violations = 1
#Total number of violations on LAYER MET1 = 3
#Total number of violations on LAYER MET2 = 43
#Total number of violations on LAYER MET3 = 0
#Total number of violations on LAYER MET4 = 0
#Total number of violations on LAYER MET5 = 0
#Total number of violations on LAYER METTP = 0
#Cpu time = 00:01:18
#Elapsed time = 00:00:16
#Increased memory = 3.65 (MB)
#Total memory = 1212.15 (MB)
#Peak memory = 1906.77 (MB)
#
#Start Post Routing Optimization.
#start 1st post routing optimization iteration ...
#    number of DRC violations = 46
#
#    By Layer and Type :
#	         MetSpc    Short      Mar   WreExt   Totals
#	MET1          3        0        0        0        3
#	MET2         20        4        1       18       43
#	Totals       23        4        1       18       46
#cpu time = 00:00:11, elapsed time = 00:00:08, memory = 1215.37 (MB), peak = 1906.77 (MB)
#Complete Post Routing Optimization.
#Cpu time = 00:00:11
#Elapsed time = 00:00:08
#Increased memory = 3.22 (MB)
#Total memory = 1215.37 (MB)
#Peak memory = 1906.77 (MB)
#Total number of nets with non-default rule or having extra spacing = 202
#Total wire length = 1177524 um.
#Total half perimeter of net bounding box = 1034362 um.
#Total wire length on LAYER MET1 = 24228 um.
#Total wire length on LAYER MET2 = 252465 um.
#Total wire length on LAYER MET3 = 348273 um.
#Total wire length on LAYER MET4 = 248403 um.
#Total wire length on LAYER MET5 = 205323 um.
#Total wire length on LAYER METTP = 98831 um.
#Total number of vias = 165977
#Up-Via Summary (total 165977):
#           
#-----------------------
#  Metal 1        72156
#  Metal 2        63269
#  Metal 3        19499
#  Metal 4         8497
#  Metal 5         2556
#-----------------------
#                165977 
#
#Total number of DRC violations = 46
#Total number of overlapping instance violations = 1
#Total number of violations on LAYER MET1 = 3
#Total number of violations on LAYER MET2 = 43
#Total number of violations on LAYER MET3 = 0
#Total number of violations on LAYER MET4 = 0
#Total number of violations on LAYER MET5 = 0
#Total number of violations on LAYER METTP = 0
#
#start routing for process antenna violation fix ...
#
#    By Layer and Type :
#	         MetSpc    Short      Mar   WreExt   Totals
#	MET1          3        0        0        0        3
#	MET2         20        4        1       18       43
#	Totals       23        4        1       18       46
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1208.88 (MB), peak = 1906.77 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 202
#Total wire length = 1177524 um.
#Total half perimeter of net bounding box = 1034362 um.
#Total wire length on LAYER MET1 = 24228 um.
#Total wire length on LAYER MET2 = 252465 um.
#Total wire length on LAYER MET3 = 348273 um.
#Total wire length on LAYER MET4 = 248403 um.
#Total wire length on LAYER MET5 = 205323 um.
#Total wire length on LAYER METTP = 98831 um.
#Total number of vias = 165977
#Up-Via Summary (total 165977):
#           
#-----------------------
#  Metal 1        72156
#  Metal 2        63269
#  Metal 3        19499
#  Metal 4         8497
#  Metal 5         2556
#-----------------------
#                165977 
#
#Total number of DRC violations = 46
#Total number of overlapping instance violations = 1
#Total number of net violated process antenna rule = 0
#Total number of violations on LAYER MET1 = 3
#Total number of violations on LAYER MET2 = 43
#Total number of violations on LAYER MET3 = 0
#Total number of violations on LAYER MET4 = 0
#Total number of violations on LAYER MET5 = 0
#Total number of violations on LAYER METTP = 0
#
#detailRoute Statistics:
#Cpu time = 00:01:30
#Elapsed time = 00:00:25
#Increased memory = -0.84 (MB)
#Total memory = 1207.66 (MB)
#Peak memory = 1906.77 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:01:35
#Elapsed time = 00:00:29
#Increased memory = -2.20 (MB)
#Total memory = 1194.90 (MB)
#Peak memory = 1906.77 (MB)
#Number of warnings = 9
#Total number of warnings = 91
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Thu Feb 16 14:45:42 2023
#
Begin checking placement ... (start mem=1865.0M, init mem=1865.0M)
Overlapping with other instance:	6
Orientation Violation:	1
*info: Recommended don't use cell = 0           
*info: Placed = 28325          (Fixed = 8324)
*info: Unplaced = 0           
Placement Density:79.74%(474242/594715)
Finished checkPlace (cpu: total=0:00:00.3, vio checks=0:00:00.1; mem=1865.0M)
############################################################################
# Innovus Netlist Design Rule Check
# Thu Feb 16 14:45:42 2023

############################################################################
Design: minimips

------ Design Summary:
Total Standard Cell Number   (cells) : 28325
Total Block Cell Number      (cells) : 0
Total I/O Pad Cell Number    (cells) : 0
Total Standard Cell Area     ( um^2) : 493917.73
Total Block Cell Area        ( um^2) : 0.00
Total I/O Pad Cell Area      ( um^2) : 0.00

------ Design Statistics:

Number of Instances            : 28325
Number of Nets                 : 22592
Average number of Pins per Net : 3.21
Maximum number of Pins in Net  : 76

------ I/O Port summary

Number of Primary I/O Ports    : 70
Number of Input Ports          : 4
Number of Output Ports         : 34
Number of Bidirectional Ports  : 32
Number of Power/Ground Ports   : 0
Number of Floating Ports                     *: 0
Number of Ports Connected to Multiple Pads   *: 0
Number of Ports Connected to Core Instances   : 70

------ Design Rule Checking:

Number of Output Pins connect to Power/Ground *: 0
Number of Insts with Input Pins tied together ?: 2
**WARN: (IMPDB-2148):	TieHi term 'D' of instance 'U9_bus_ctrl_req_allowed_reg' is tied to net 'vdd!'.  However, none of the instance's power terms is connected to the net.  Usually an instance's tieHi/Lo term and one of the Power/Ground (P/G) terms of the instance should connect to the same P/G net.  Check the input netlist, and also make sure proper global net connections are applied to the instance's tieHi/Lo terms and P/G terms.
**WARN: (IMPDB-2148):	TieLo term 'B' of instance 'RC_CG_DECLONE_HIER_INST/g7' is tied to net 'gnd!'.  However, none of the instance's ground terms is connected to the net.  Usually an instance's tieHi/Lo term and one of the Power/Ground (P/G) terms of the instance should connect to the same P/G net.  Check the input netlist, and also make sure proper global net connections are applied to the instance's tieHi/Lo terms and P/G terms.
**WARN: (IMPDB-2148):	TieLo term 'B' of instance 'U8_syscop_RC_CG_HIER_INST41/g7' is tied to net 'gnd!'.  However, none of the instance's ground terms is connected to the net.  Usually an instance's tieHi/Lo term and one of the Power/Ground (P/G) terms of the instance should connect to the same P/G net.  Check the input netlist, and also make sure proper global net connections are applied to the instance's tieHi/Lo terms and P/G terms.
**WARN: (IMPDB-2148):	TieLo term 'B' of instance 'U8_syscop_RC_CG_HIER_INST40/g7' is tied to net 'gnd!'.  However, none of the instance's ground terms is connected to the net.  Usually an instance's tieHi/Lo term and one of the Power/Ground (P/G) terms of the instance should connect to the same P/G net.  Check the input netlist, and also make sure proper global net connections are applied to the instance's tieHi/Lo terms and P/G terms.
**WARN: (IMPDB-2148):	TieLo term 'B' of instance 'U3_di_RC_CG_HIER_INST4/g7' is tied to net 'gnd!'.  However, none of the instance's ground terms is connected to the net.  Usually an instance's tieHi/Lo term and one of the Power/Ground (P/G) terms of the instance should connect to the same P/G net.  Check the input netlist, and also make sure proper global net connections are applied to the instance's tieHi/Lo terms and P/G terms.
**WARN: (IMPDB-2148):	TieLo term 'B' of instance 'U7_banc_RC_CG_HIER_INST9/g7' is tied to net 'gnd!'.  However, none of the instance's ground terms is connected to the net.  Usually an instance's tieHi/Lo term and one of the Power/Ground (P/G) terms of the instance should connect to the same P/G net.  Check the input netlist, and also make sure proper global net connections are applied to the instance's tieHi/Lo terms and P/G terms.
**WARN: (IMPDB-2148):	TieLo term 'B' of instance 'U7_banc_RC_CG_HIER_INST39/g7' is tied to net 'gnd!'.  However, none of the instance's ground terms is connected to the net.  Usually an instance's tieHi/Lo term and one of the Power/Ground (P/G) terms of the instance should connect to the same P/G net.  Check the input netlist, and also make sure proper global net connections are applied to the instance's tieHi/Lo terms and P/G terms.
**WARN: (IMPDB-2148):	TieLo term 'B' of instance 'U7_banc_RC_CG_HIER_INST38/g7' is tied to net 'gnd!'.  However, none of the instance's ground terms is connected to the net.  Usually an instance's tieHi/Lo term and one of the Power/Ground (P/G) terms of the instance should connect to the same P/G net.  Check the input netlist, and also make sure proper global net connections are applied to the instance's tieHi/Lo terms and P/G terms.
**WARN: (IMPDB-2148):	TieLo term 'B' of instance 'U7_banc_RC_CG_HIER_INST37/g7' is tied to net 'gnd!'.  However, none of the instance's ground terms is connected to the net.  Usually an instance's tieHi/Lo term and one of the Power/Ground (P/G) terms of the instance should connect to the same P/G net.  Check the input netlist, and also make sure proper global net connections are applied to the instance's tieHi/Lo terms and P/G terms.
**WARN: (IMPDB-2148):	TieLo term 'B' of instance 'U7_banc_RC_CG_HIER_INST36/g7' is tied to net 'gnd!'.  However, none of the instance's ground terms is connected to the net.  Usually an instance's tieHi/Lo term and one of the Power/Ground (P/G) terms of the instance should connect to the same P/G net.  Check the input netlist, and also make sure proper global net connections are applied to the instance's tieHi/Lo terms and P/G terms.
**WARN: (IMPDB-2148):	TieLo term 'B' of instance 'U7_banc_RC_CG_HIER_INST35/g7' is tied to net 'gnd!'.  However, none of the instance's ground terms is connected to the net.  Usually an instance's tieHi/Lo term and one of the Power/Ground (P/G) terms of the instance should connect to the same P/G net.  Check the input netlist, and also make sure proper global net connections are applied to the instance's tieHi/Lo terms and P/G terms.
**WARN: (IMPDB-2148):	TieLo term 'B' of instance 'U7_banc_RC_CG_HIER_INST34/g7' is tied to net 'gnd!'.  However, none of the instance's ground terms is connected to the net.  Usually an instance's tieHi/Lo term and one of the Power/Ground (P/G) terms of the instance should connect to the same P/G net.  Check the input netlist, and also make sure proper global net connections are applied to the instance's tieHi/Lo terms and P/G terms.
**WARN: (IMPDB-2148):	TieLo term 'B' of instance 'U7_banc_RC_CG_HIER_INST33/g7' is tied to net 'gnd!'.  However, none of the instance's ground terms is connected to the net.  Usually an instance's tieHi/Lo term and one of the Power/Ground (P/G) terms of the instance should connect to the same P/G net.  Check the input netlist, and also make sure proper global net connections are applied to the instance's tieHi/Lo terms and P/G terms.
**WARN: (IMPDB-2148):	TieLo term 'B' of instance 'U7_banc_RC_CG_HIER_INST32/g7' is tied to net 'gnd!'.  However, none of the instance's ground terms is connected to the net.  Usually an instance's tieHi/Lo term and one of the Power/Ground (P/G) terms of the instance should connect to the same P/G net.  Check the input netlist, and also make sure proper global net connections are applied to the instance's tieHi/Lo terms and P/G terms.
**WARN: (IMPDB-2148):	TieLo term 'B' of instance 'U7_banc_RC_CG_HIER_INST31/g7' is tied to net 'gnd!'.  However, none of the instance's ground terms is connected to the net.  Usually an instance's tieHi/Lo term and one of the Power/Ground (P/G) terms of the instance should connect to the same P/G net.  Check the input netlist, and also make sure proper global net connections are applied to the instance's tieHi/Lo terms and P/G terms.
**WARN: (IMPDB-2148):	TieLo term 'B' of instance 'U7_banc_RC_CG_HIER_INST30/g7' is tied to net 'gnd!'.  However, none of the instance's ground terms is connected to the net.  Usually an instance's tieHi/Lo term and one of the Power/Ground (P/G) terms of the instance should connect to the same P/G net.  Check the input netlist, and also make sure proper global net connections are applied to the instance's tieHi/Lo terms and P/G terms.
**WARN: (IMPDB-2148):	TieLo term 'B' of instance 'U7_banc_RC_CG_HIER_INST29/g7' is tied to net 'gnd!'.  However, none of the instance's ground terms is connected to the net.  Usually an instance's tieHi/Lo term and one of the Power/Ground (P/G) terms of the instance should connect to the same P/G net.  Check the input netlist, and also make sure proper global net connections are applied to the instance's tieHi/Lo terms and P/G terms.
**WARN: (IMPDB-2148):	TieLo term 'B' of instance 'U7_banc_RC_CG_HIER_INST28/g7' is tied to net 'gnd!'.  However, none of the instance's ground terms is connected to the net.  Usually an instance's tieHi/Lo term and one of the Power/Ground (P/G) terms of the instance should connect to the same P/G net.  Check the input netlist, and also make sure proper global net connections are applied to the instance's tieHi/Lo terms and P/G terms.
**WARN: (IMPDB-2148):	TieLo term 'B' of instance 'U7_banc_RC_CG_HIER_INST27/g7' is tied to net 'gnd!'.  However, none of the instance's ground terms is connected to the net.  Usually an instance's tieHi/Lo term and one of the Power/Ground (P/G) terms of the instance should connect to the same P/G net.  Check the input netlist, and also make sure proper global net connections are applied to the instance's tieHi/Lo terms and P/G terms.
**WARN: (IMPDB-2148):	TieLo term 'B' of instance 'U7_banc_RC_CG_HIER_INST26/g7' is tied to net 'gnd!'.  However, none of the instance's ground terms is connected to the net.  Usually an instance's tieHi/Lo term and one of the Power/Ground (P/G) terms of the instance should connect to the same P/G net.  Check the input netlist, and also make sure proper global net connections are applied to the instance's tieHi/Lo terms and P/G terms.
**WARN: (EMS-27):	Message (IMPDB-2148) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Number of TieHi/Lo term nets not connected to instance's PG terms ?: 42
Number of Input/InOut Floating Pins            : 0
Number of Output Floating Pins                 : 0
Number of Output Term Marked TieHi/Lo         *: 0

Number of nets with tri-state drivers          : 32
Number of nets with parallel drivers           : 0
Number of nets with multiple drivers           : 0
Number of nets with no driver (No FanIn)       : 0
Number of Output Floating nets (No FanOut)     : 274
Number of High Fanout nets (>50)               : 40
**WARN: (IMPDB-2139):	Input netlist has a cell FEED1 which is marked dont_use in the library. This cell will not be used in timing optimization. Use set_dont_use command to change.
**WARN: (IMPDB-2139):	Input netlist has a cell FEED1 which is marked dont_use in the library. This cell will not be used in timing optimization. Use set_dont_use command to change.
**WARN: (IMPDB-2139):	Input netlist has a cell FEED1 which is marked dont_use in the library. This cell will not be used in timing optimization. Use set_dont_use command to change.
**WARN: (IMPDB-2139):	Input netlist has a cell FEED1 which is marked dont_use in the library. This cell will not be used in timing optimization. Use set_dont_use command to change.
**WARN: (IMPDB-2139):	Input netlist has a cell FEED1 which is marked dont_use in the library. This cell will not be used in timing optimization. Use set_dont_use command to change.
**WARN: (IMPDB-2139):	Input netlist has a cell FEED1 which is marked dont_use in the library. This cell will not be used in timing optimization. Use set_dont_use command to change.
**WARN: (IMPDB-2139):	Input netlist has a cell FEED1 which is marked dont_use in the library. This cell will not be used in timing optimization. Use set_dont_use command to change.
**WARN: (IMPDB-2139):	Input netlist has a cell FEED1 which is marked dont_use in the library. This cell will not be used in timing optimization. Use set_dont_use command to change.
**WARN: (IMPDB-2139):	Input netlist has a cell FEED1 which is marked dont_use in the library. This cell will not be used in timing optimization. Use set_dont_use command to change.
**WARN: (IMPDB-2139):	Input netlist has a cell FEED1 which is marked dont_use in the library. This cell will not be used in timing optimization. Use set_dont_use command to change.
**WARN: (IMPDB-2139):	Input netlist has a cell FEED1 which is marked dont_use in the library. This cell will not be used in timing optimization. Use set_dont_use command to change.
**WARN: (IMPDB-2139):	Input netlist has a cell FEED1 which is marked dont_use in the library. This cell will not be used in timing optimization. Use set_dont_use command to change.
**WARN: (IMPDB-2139):	Input netlist has a cell FEED1 which is marked dont_use in the library. This cell will not be used in timing optimization. Use set_dont_use command to change.
**WARN: (IMPDB-2139):	Input netlist has a cell FEED1 which is marked dont_use in the library. This cell will not be used in timing optimization. Use set_dont_use command to change.
**WARN: (IMPDB-2139):	Input netlist has a cell FEED1 which is marked dont_use in the library. This cell will not be used in timing optimization. Use set_dont_use command to change.
**WARN: (IMPDB-2139):	Input netlist has a cell FEED1 which is marked dont_use in the library. This cell will not be used in timing optimization. Use set_dont_use command to change.
**WARN: (IMPDB-2139):	Input netlist has a cell FEED1 which is marked dont_use in the library. This cell will not be used in timing optimization. Use set_dont_use command to change.
**WARN: (IMPDB-2139):	Input netlist has a cell FEED1 which is marked dont_use in the library. This cell will not be used in timing optimization. Use set_dont_use command to change.
**WARN: (IMPDB-2139):	Input netlist has a cell FEED1 which is marked dont_use in the library. This cell will not be used in timing optimization. Use set_dont_use command to change.
**WARN: (IMPDB-2139):	Input netlist has a cell FEED1 which is marked dont_use in the library. This cell will not be used in timing optimization. Use set_dont_use command to change.
**WARN: (EMS-27):	Message (IMPDB-2139) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.

# Number of cells of input netlist marked dont_use = 6400.

Checking routing tracks.....
Checking other grids.....
Checking FINFET Grid is on Manufacture Grid.....

Checking core/die box is on Grid.....

Checking snap rule ......

Checking Row is on grid......

Checking AreaIO row.....
Checking routing blockage.....
Checking components.....
Checking IO Pins.....
Checking constraints (guide/region/fence).....
Checking groups.....

Checking Ptn Pins .....
Checking Ptn Core Box.....

Checking Preroutes.....
No. of regular pre-routes not on tracks : 0 
 Design check done.
Report saved in file checkDesign/minimips.main.htm.ascii.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPDB-2139        6400  Input netlist has a cell %s which is mar...
WARNING   IMPDB-2148          42  %sterm '%s' of %sinstance '%s' is tied t...
*** Message Summary: 6442 warning(s), 0 error(s)

###############################################################
#  Generated by:      Cadence Innovus 15.20-p005_1
#  OS:                Linux x86_64(Host ID pgmicro04)
#  Generated on:      Thu Feb 16 14:45:42 2023
#  Design:            minimips
#  Command:           report_timing
###############################################################
#################################################################################
# Design Stage: PostRoute
# Design Name: minimips
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Extraction called for design 'minimips' of instances=28325 and nets=22592 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design minimips.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:01.0  MEM: 1864.973M)
Calculate delays in Single mode...
End delay calculation. (MEM=2365.62 CPU=0:00:06.4 REAL=0:00:01.0)
*** CDM Built up (cpu=0:00:08.0  real=0:00:02.0  mem= 2365.6M) ***
Path 1: VIOLATED (-2.797 ns) Setup Check with Pin U4_ex_U1_alu_hilo_reg[28]/C->D 
             View:default_emulate_view
            Group:clock
       Startpoint:(R) U3_di_DI_op2_reg[23]/C
            Clock:(R) clock
         Endpoint:(R) U4_ex_U1_alu_hilo_reg[28]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+          4.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.680 (P)          0.669 (P)
          Arrival:=          4.680              0.669
 
            Setup:-          0.128
    Required Time:=          4.552
     Launch Clock:-          0.669
        Data Path:-          6.680
            Slack:=         -2.797

#-------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  U3_di_DI_op2_reg[23]/C            -      C       R     (arrival)      13  0.116       -    0.669  
  U3_di_DI_op2_reg[23]/Q            -      C->Q    R     DFRX4          72      -   0.817    1.487  
  FE_DBTC96_DI_op2_23_/Q            -      A->Q    F     INX1           37  1.145   0.880    2.366  
  FE_OFC101_FE_DBTN96_DI_op2_23_/Q  -      A->Q    F     BUX2           40  1.192   0.658    3.024  
  U4_ex_U1_alu_mul_139_47_g82456/Q  -      B->Q    R     NA2X2           1  0.762   0.205    3.229  
  U4_ex_U1_alu_mul_139_47_g81417/Q  -      A->Q    R     AND2X4         17  0.166   0.296    3.525  
  U4_ex_U1_alu_mul_139_47_g87513/Q  -      B->Q    F     NA2X4          14  0.407   0.148    3.673  
  FE_DBTC26_n_10498/Q               -      A->Q    R     INX4           21  0.204   0.187    3.860  
  U4_ex_U1_alu_mul_139_47_g87520/Q  -      B->Q    F     NA2X2           1  0.242   0.063    3.922  
  U4_ex_U1_alu_mul_139_47_g78798/Q  -      A->Q    R     NA2X4           3  0.084   0.119    4.041  
  U4_ex_U1_alu_mul_139_47_g92102/Q  -      A->Q    F     INX4            2  0.183   0.036    4.077  
  U4_ex_U1_alu_mul_139_47_g84426/Q  -      B->Q    F     OR2X2           2  0.046   0.161    4.238  
  U4_ex_U1_alu_mul_139_47_g77109/Q  -      B->Q    R     NA2I1X4         1  0.083   0.061    4.299  
  U4_ex_U1_alu_mul_139_47_g76364/Q  -      A->Q    F     NA2X2           1  0.066   0.049    4.349  
  U4_ex_U1_alu_mul_139_47_g76122/Q  -      A->Q    R     NA2X4           3  0.087   0.072    4.421  
  U4_ex_U1_alu_mul_139_47_g86037/Q  -      A->Q    F     INX2            2  0.099   0.042    4.463  
  U4_ex_U1_alu_mul_139_47_g75239/Q  -      A->Q    R     NA2X2           1  0.046   0.063    4.526  
  U4_ex_U1_alu_mul_139_47_g74976/Q  -      A->Q    F     NA2X4           2  0.100   0.048    4.574  
  U4_ex_U1_alu_mul_139_47_g74492/Q  -      A->Q    R     NO2X4           1  0.058   0.052    4.626  
  U4_ex_U1_alu_mul_139_47_g74363/Q  -      AN->Q   R     NA2I1X4         3  0.075   0.109    4.735  
  U4_ex_U1_alu_mul_139_47_g86894/Q  -      A->Q    F     INX4            2  0.111   0.047    4.782  
  U4_ex_U1_alu_mul_139_47_g84058/Q  -      B->Q    R     NA2I1X4         1  0.051   0.057    4.839  
  U4_ex_U1_alu_mul_139_47_g73667/Q  -      A->Q    F     NA2X4           2  0.071   0.044    4.883  
  U4_ex_U1_alu_mul_139_47_g73336/Q  -      A->Q    R     NO2X4           1  0.058   0.051    4.934  
  U4_ex_U1_alu_mul_139_47_g73254/Q  -      AN->Q   R     NA2I1X4         5  0.075   0.132    5.067  
  U4_ex_U1_alu_mul_139_47_g72383/Q  -      S->Q    F     MU2IX4          1  0.150   0.200    5.266  
  U4_ex_U1_alu_mul_139_47_g88024/Q  -      IN0->Q  R     MU2IX4          2  0.110   0.129    5.395  
  U4_ex_U1_alu_mul_139_47_g72106/Q  -      B->Q    F     NA2X4           4  0.162   0.059    5.454  
  U4_ex_U1_alu_mul_139_47_g87486/Q  -      AN->Q   F     NO2I1X4         1  0.073   0.132    5.587  
  U4_ex_U1_alu_mul_139_47_g71815/Q  -      A->Q    R     NO2X4           1  0.056   0.059    5.646  
  g88155/Q                          -      B->Q    F     NO2I1X4         1  0.088   0.038    5.684  
  g88154/Q                          -      A->Q    R     NO2X4           2  0.056   0.102    5.785  
  U4_ex_U1_alu_mul_139_47_g71770/Q  -      A->Q    F     NA2X2           4  0.164   0.080    5.866  
  U4_ex_U1_alu_mul_139_47_g83907/Q  -      A->Q    R     EN2X0           1  0.101   1.134    6.999  
  U4_ex_U1_alu_g18789/Q             -      A->Q    F     NA2X1           1  1.979   0.191    7.190  
  U4_ex_U1_alu_g18437/Q             -      C->Q    R     AN31X1          1  0.457   0.159    7.349  
  U4_ex_U1_alu_hilo_reg[28]/D       -      D       R     DFRX1           1  0.252   0.000    7.349  
#-------------------------------------------------------------------------------------------------
Path 1: VIOLATED (-2.797 ns) Setup Check with Pin U4_ex_U1_alu_hilo_reg[28]/C->D 
             View:default_emulate_view
            Group:clock
       Startpoint:(R) U3_di_DI_op2_reg[23]/C
            Clock:(R) clock
         Endpoint:(R) U4_ex_U1_alu_hilo_reg[28]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+          4.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.680 (P)          0.669 (P)
          Arrival:=          4.680              0.669
 
            Setup:-          0.128
    Required Time:=          4.552
     Launch Clock:-          0.669
        Data Path:-          6.680
            Slack:=         -2.797

#-------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  U3_di_DI_op2_reg[23]/C            -      C       R     (arrival)      13  0.116       -    0.669  
  U3_di_DI_op2_reg[23]/Q            -      C->Q    R     DFRX4          72      -   0.817    1.487  
  FE_DBTC96_DI_op2_23_/Q            -      A->Q    F     INX1           37  1.145   0.880    2.366  
  FE_OFC101_FE_DBTN96_DI_op2_23_/Q  -      A->Q    F     BUX2           40  1.192   0.658    3.024  
  U4_ex_U1_alu_mul_139_47_g82456/Q  -      B->Q    R     NA2X2           1  0.762   0.205    3.229  
  U4_ex_U1_alu_mul_139_47_g81417/Q  -      A->Q    R     AND2X4         17  0.166   0.296    3.525  
  U4_ex_U1_alu_mul_139_47_g87513/Q  -      B->Q    F     NA2X4          14  0.407   0.148    3.673  
  FE_DBTC26_n_10498/Q               -      A->Q    R     INX4           21  0.204   0.187    3.860  
  U4_ex_U1_alu_mul_139_47_g87520/Q  -      B->Q    F     NA2X2           1  0.242   0.063    3.922  
  U4_ex_U1_alu_mul_139_47_g78798/Q  -      A->Q    R     NA2X4           3  0.084   0.119    4.041  
  U4_ex_U1_alu_mul_139_47_g92102/Q  -      A->Q    F     INX4            2  0.183   0.036    4.077  
  U4_ex_U1_alu_mul_139_47_g84426/Q  -      B->Q    F     OR2X2           2  0.046   0.161    4.238  
  U4_ex_U1_alu_mul_139_47_g77109/Q  -      B->Q    R     NA2I1X4         1  0.083   0.061    4.299  
  U4_ex_U1_alu_mul_139_47_g76364/Q  -      A->Q    F     NA2X2           1  0.066   0.049    4.349  
  U4_ex_U1_alu_mul_139_47_g76122/Q  -      A->Q    R     NA2X4           3  0.087   0.072    4.421  
  U4_ex_U1_alu_mul_139_47_g86037/Q  -      A->Q    F     INX2            2  0.099   0.042    4.463  
  U4_ex_U1_alu_mul_139_47_g75239/Q  -      A->Q    R     NA2X2           1  0.046   0.063    4.526  
  U4_ex_U1_alu_mul_139_47_g74976/Q  -      A->Q    F     NA2X4           2  0.100   0.048    4.574  
  U4_ex_U1_alu_mul_139_47_g74492/Q  -      A->Q    R     NO2X4           1  0.058   0.052    4.626  
  U4_ex_U1_alu_mul_139_47_g74363/Q  -      AN->Q   R     NA2I1X4         3  0.075   0.109    4.735  
  U4_ex_U1_alu_mul_139_47_g86894/Q  -      A->Q    F     INX4            2  0.111   0.047    4.782  
  U4_ex_U1_alu_mul_139_47_g84058/Q  -      B->Q    R     NA2I1X4         1  0.051   0.057    4.839  
  U4_ex_U1_alu_mul_139_47_g73667/Q  -      A->Q    F     NA2X4           2  0.071   0.044    4.883  
  U4_ex_U1_alu_mul_139_47_g73336/Q  -      A->Q    R     NO2X4           1  0.058   0.051    4.934  
  U4_ex_U1_alu_mul_139_47_g73254/Q  -      AN->Q   R     NA2I1X4         5  0.075   0.132    5.067  
  U4_ex_U1_alu_mul_139_47_g72383/Q  -      S->Q    F     MU2IX4          1  0.150   0.200    5.266  
  U4_ex_U1_alu_mul_139_47_g88024/Q  -      IN0->Q  R     MU2IX4          2  0.110   0.129    5.395  
  U4_ex_U1_alu_mul_139_47_g72106/Q  -      B->Q    F     NA2X4           4  0.162   0.059    5.454  
  U4_ex_U1_alu_mul_139_47_g87486/Q  -      AN->Q   F     NO2I1X4         1  0.073   0.132    5.587  
  U4_ex_U1_alu_mul_139_47_g71815/Q  -      A->Q    R     NO2X4           1  0.056   0.059    5.646  
  g88155/Q                          -      B->Q    F     NO2I1X4         1  0.088   0.038    5.684  
  g88154/Q                          -      A->Q    R     NO2X4           2  0.056   0.102    5.785  
  U4_ex_U1_alu_mul_139_47_g71770/Q  -      A->Q    F     NA2X2           4  0.164   0.080    5.866  
  U4_ex_U1_alu_mul_139_47_g83907/Q  -      A->Q    R     EN2X0           1  0.101   1.134    6.999  
  U4_ex_U1_alu_g18789/Q             -      A->Q    F     NA2X1           1  1.979   0.191    7.190  
  U4_ex_U1_alu_g18437/Q             -      C->Q    R     AN31X1          1  0.457   0.159    7.349  
  U4_ex_U1_alu_hilo_reg[28]/D       -      D       R     DFRX1           1  0.252   0.000    7.349  
#-------------------------------------------------------------------------------------------------


 *** Starting Verify DRC (MEM: 2365.6) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
**WARN: (IMPVFG-1198):	The number of CPUs requested 8 is larger than that check_drc used 1. In Multithreading mode, the number of CPUs check_drc used is not larger than the number of subareas.
 Use 'set_multi_cpu_usage -local_cpu' to specify the less cup number if the verify area is not large.
  VERIFY DRC ...... Using new threading
  VERIFY DRC ...... Sub-Area : 1 of 1
**WARN: (IMPVFG-1103):	VERIFY DRC did not complete: Number of violations exceeds the Error Limit [1000]

  Verification Complete : 1000 Viols.

 *** End Verify DRC (CPU: 0:00:30.8  ELAPSED TIME: 31.00  MEM: 0.6M) ***

[DEV]innovus 30> source physical/5_fillers_reports.tcl 
**WARN: (IMPSP-5217):	add_fillers command is running on a postRoute database. It is recommended to be followed by eco_route command to make the DRC clean.
Type 'man IMPSP-5217' for more detail.
**WARN: (IMPSP-5219):	There is no any metal geometry in filler cell FEED25. Please check whether it is specified correctly.
**WARN: (IMPSP-5219):	There is no any metal geometry in filler cell FEED15. Please check whether it is specified correctly.
**WARN: (IMPSP-5219):	There is no any metal geometry in filler cell FEED10. Please check whether it is specified correctly.
**WARN: (IMPSP-5219):	There is no any metal geometry in filler cell FEED7. Please check whether it is specified correctly.
**WARN: (IMPSP-5219):	There is no any metal geometry in filler cell FEED5. Please check whether it is specified correctly.
**WARN: (IMPSP-5219):	There is no any metal geometry in filler cell FEED3. Please check whether it is specified correctly.
**WARN: (IMPSP-5219):	There is no any metal geometry in filler cell FEED2. Please check whether it is specified correctly.
**WARN: (IMPSP-5219):	There is no any metal geometry in filler cell FEED1. Please check whether it is specified correctly.
**WARN: (IMPSP-5213):	Option -fitGap is set to true when one site filler cell is specified. It will be ignored.
*INFO: Adding fillers to top-module.
*INFO:   Added 134 filler insts (cell FEED25 / prefix FILLER).
*INFO:   Added 57 filler insts (cell FEED15 / prefix FILLER).
*INFO:   Added 536 filler insts (cell FEED10 / prefix FILLER).
*INFO:   Added 594 filler insts (cell FEED7 / prefix FILLER).
*INFO:   Added 1050 filler insts (cell FEED5 / prefix FILLER).
*INFO:   Added 2626 filler insts (cell FEED3 / prefix FILLER).
*INFO:   Added 3290 filler insts (cell FEED2 / prefix FILLER).
*INFO:   Added 5757 filler insts (cell FEED1 / prefix FILLER).
*INFO: Total 14044 filler insts added - prefix FILLER (CPU: 0:00:01.5).
For 14044 new insts, *** Applied 0 GNC rules (cpu = 0:00:00.0)
Start to collect the design information.
Build netlist information for Cell minimips.
Finished collecting the design information.
Generating standard cells used in the design report.
Analyze library ... 
Analyze netlist ... 
Generate no-driven nets information report.
Analyze timing ... 
Analyze floorplan/placement ... 
Analysis Routing ...
Report saved in file summaryReport/minimips.main.htm.ascii.
Switching SI Aware to true by default in postroute mode   

**ERROR: (IMPOPT-7027):	The analysis mode needs to be set to 'OCV' in post route stage for post route timing & optimization. To avoid this message & allow post route steps to proceed set 'set_db timing_analysis_type onChipVariation'. It is also recommended to set 'timing_analysis_cppr both' alongside this to remove clock re-convergence pessimism for both setup and hold modes.

 *** Starting Verify Geometry (MEM: 2366.3) ***

  VERIFY GEOMETRY ...... Starting Verification
  VERIFY GEOMETRY ...... Initializing
  VERIFY GEOMETRY ...... Deleting Existing Violations
  VERIFY GEOMETRY ...... Creating Sub-Areas
                  ...... bin size: 4160
**WARN: (IMPVFG-198):	Area to be verified is small to see any runtime gain from multi-cpus. Use set_multi_cpu_usage command to adjust the number of CPUs. 
  VERIFY GEOMETRY ...... SubArea : 1 of 1
**WARN: (IMPVFG-47):	This warning message means the PG pin of macro/macros is not connected to relevant PG net in the design. If we query the particular PG pin 'net:NULL' will be displayed in the Innovus GUI.

  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  1 Viols.
  VERIFY GEOMETRY ...... Wiring         :  44 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 1 complete 45 Viols. 0 Wrngs.
VG: elapsed time: 11.00
Begin Summary ...
  Cells       : 0
  SameNet     : 1
  Wiring      : 40
  Antenna     : 0
  Short       : 4
  Overlap     : 0
End Summary

  Verification Complete : 45 Viols.  0 Wrngs.

**********End: VERIFY GEOMETRY**********
 *** verify geometry (CPU: 0:00:11.2  MEM: 41.3M)

[DEV]innovus 31> check_drc 

 *** Starting Verify DRC (MEM: 2407.6) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
**WARN: (IMPVFG-1198):	The number of CPUs requested 8 is larger than that check_drc used 1. In Multithreading mode, the number of CPUs check_drc used is not larger than the number of subareas.
 Use 'set_multi_cpu_usage -local_cpu' to specify the less cup number if the verify area is not large.
  VERIFY DRC ...... Using new threading
  VERIFY DRC ...... Sub-Area : 1 of 1
  VERIFY DRC ...... Sub-Area : 1 complete 208 Viols.

  Verification Complete : 208 Viols.

 *** End Verify DRC (CPU: 0:00:25.0  ELAPSED TIME: 25.00  MEM: 0.0M) ***

[DEV]innovus 32> set_layer_preference term -is_visible 0
set_layer_preference violation -is_visible 0
set_layer_preference busguide -is_visible 0
set_layer_preference aggress -is_visible 0
set_layer_preference text -is_visible 0
set_layer_preference pinText -is_visible 0
set_layer_preference flightLine -is_visible 0
set_layer_preference portNum -is_visible 0
set_layer_preference dpt -is_visible 0
set_layer_preference term -is_visible 1
set_layer_preference violation -is_visible 1
set_layer_preference busguide -is_visible 1
set_layer_preference aggress -is_visible 1
set_layer_preference text -is_visible 1
set_layer_preference pinText -is_visible 1
set_layer_preference flightLine -is_visible 1
set_layer_preference portNum -is_visible 1
set_layer_preference dpt -is_visible 1
set_layer_preference violation -is_visible 0
set_layer_preference violation -is_visible 1
set_layer_preference violation -is_visible 0
set_layer_preference term -is_visible 0
set_layer_preference term -is_visible 1
set_layer_preference busguide -is_visible 0
set_layer_preference busguide -is_visible 1
set_layer_preference flightLine -is_visible 0
set_layer_preference flightLine -is_visible 1
set_layer_preference violation -is_visible 1

[DEV]innovus 32> 