// ==============================================================
// Generated by Vitis HLS v2023.1.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module kernel_correlation_kernel_correlation_Pipeline_VITIS_LOOP_34_3 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        data_address0,
        data_ce0,
        data_q0,
        data_address1,
        data_ce1,
        data_q1,
        stddev_address0,
        stddev_ce0,
        stddev_we0,
        stddev_d0,
        mean_address0,
        mean_ce0,
        mean_q0,
        conv_i_i33,
        grp_sqrt_fixed_32_16_s_fu_1382_p_din1,
        grp_sqrt_fixed_32_16_s_fu_1382_p_dout0
);

parameter    ap_ST_fsm_pp0_stage0 = 16'd1;
parameter    ap_ST_fsm_pp0_stage1 = 16'd2;
parameter    ap_ST_fsm_pp0_stage2 = 16'd4;
parameter    ap_ST_fsm_pp0_stage3 = 16'd8;
parameter    ap_ST_fsm_pp0_stage4 = 16'd16;
parameter    ap_ST_fsm_pp0_stage5 = 16'd32;
parameter    ap_ST_fsm_pp0_stage6 = 16'd64;
parameter    ap_ST_fsm_pp0_stage7 = 16'd128;
parameter    ap_ST_fsm_pp0_stage8 = 16'd256;
parameter    ap_ST_fsm_pp0_stage9 = 16'd512;
parameter    ap_ST_fsm_pp0_stage10 = 16'd1024;
parameter    ap_ST_fsm_pp0_stage11 = 16'd2048;
parameter    ap_ST_fsm_pp0_stage12 = 16'd4096;
parameter    ap_ST_fsm_pp0_stage13 = 16'd8192;
parameter    ap_ST_fsm_pp0_stage14 = 16'd16384;
parameter    ap_ST_fsm_pp0_stage15 = 16'd32768;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [9:0] data_address0;
output   data_ce0;
input  [31:0] data_q0;
output  [9:0] data_address1;
output   data_ce1;
input  [31:0] data_q1;
output  [4:0] stddev_address0;
output   stddev_ce0;
output   stddev_we0;
output  [31:0] stddev_d0;
output  [4:0] mean_address0;
output   mean_ce0;
input  [31:0] mean_q0;
input  [31:0] conv_i_i33;
output  [31:0] grp_sqrt_fixed_32_16_s_fu_1382_p_din1;
input  [23:0] grp_sqrt_fixed_32_16_s_fu_1382_p_dout0;

reg ap_idle;
reg[9:0] data_address0;
reg data_ce0;
reg[9:0] data_address1;
reg data_ce1;
reg stddev_ce0;
reg stddev_we0;
reg mean_ce0;

(* fsm_encoding = "none" *) reg   [15:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage15;
wire    ap_block_state16_pp0_stage15_iter0;
wire    ap_block_state32_pp0_stage15_iter1;
wire    ap_block_state48_pp0_stage15_iter2;
wire    ap_block_state64_pp0_stage15_iter3;
wire    ap_block_state80_pp0_stage15_iter4;
wire    ap_block_pp0_stage15_subdone;
reg   [0:0] icmp_ln34_reg_2111;
reg    ap_condition_exit_pp0_iter0_stage15;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire   [47:0] grp_fu_436_p2;
reg   [47:0] reg_440;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_state4_pp0_stage3_iter0;
wire    ap_block_state20_pp0_stage3_iter1;
wire    ap_block_state36_pp0_stage3_iter2;
wire    ap_block_state52_pp0_stage3_iter3;
wire    ap_block_state68_pp0_stage3_iter4;
wire    ap_block_state84_pp0_stage3_iter5;
wire    ap_block_pp0_stage3_11001;
wire    ap_CS_fsm_pp0_stage4;
wire    ap_block_state5_pp0_stage4_iter0;
wire    ap_block_state21_pp0_stage4_iter1;
wire    ap_block_state37_pp0_stage4_iter2;
wire    ap_block_state53_pp0_stage4_iter3;
wire    ap_block_state69_pp0_stage4_iter4;
wire    ap_block_state85_pp0_stage4_iter5;
wire    ap_block_pp0_stage4_11001;
wire    ap_CS_fsm_pp0_stage5;
wire    ap_block_state6_pp0_stage5_iter0;
wire    ap_block_state22_pp0_stage5_iter1;
wire    ap_block_state38_pp0_stage5_iter2;
wire    ap_block_state54_pp0_stage5_iter3;
wire    ap_block_state70_pp0_stage5_iter4;
wire    ap_block_state86_pp0_stage5_iter5;
wire    ap_block_pp0_stage5_11001;
wire    ap_CS_fsm_pp0_stage6;
wire    ap_block_state7_pp0_stage6_iter0;
wire    ap_block_state23_pp0_stage6_iter1;
wire    ap_block_state39_pp0_stage6_iter2;
wire    ap_block_state55_pp0_stage6_iter3;
wire    ap_block_state71_pp0_stage6_iter4;
wire    ap_block_state87_pp0_stage6_iter5;
wire    ap_block_pp0_stage6_11001;
wire    ap_CS_fsm_pp0_stage7;
wire    ap_block_state8_pp0_stage7_iter0;
wire    ap_block_state24_pp0_stage7_iter1;
wire    ap_block_state40_pp0_stage7_iter2;
wire    ap_block_state56_pp0_stage7_iter3;
wire    ap_block_state72_pp0_stage7_iter4;
wire    ap_block_state88_pp0_stage7_iter5;
wire    ap_block_pp0_stage7_11001;
wire    ap_CS_fsm_pp0_stage8;
wire    ap_block_state9_pp0_stage8_iter0;
wire    ap_block_state25_pp0_stage8_iter1;
wire    ap_block_state41_pp0_stage8_iter2;
wire    ap_block_state57_pp0_stage8_iter3;
wire    ap_block_state73_pp0_stage8_iter4;
wire    ap_block_state89_pp0_stage8_iter5;
wire    ap_block_pp0_stage8_11001;
wire    ap_CS_fsm_pp0_stage9;
wire    ap_block_state10_pp0_stage9_iter0;
wire    ap_block_state26_pp0_stage9_iter1;
wire    ap_block_state42_pp0_stage9_iter2;
wire    ap_block_state58_pp0_stage9_iter3;
wire    ap_block_state74_pp0_stage9_iter4;
wire    ap_block_state90_pp0_stage9_iter5;
wire    ap_block_pp0_stage9_11001;
wire    ap_CS_fsm_pp0_stage10;
wire    ap_block_state11_pp0_stage10_iter0;
wire    ap_block_state27_pp0_stage10_iter1;
wire    ap_block_state43_pp0_stage10_iter2;
wire    ap_block_state59_pp0_stage10_iter3;
wire    ap_block_state75_pp0_stage10_iter4;
wire    ap_block_state91_pp0_stage10_iter5;
wire    ap_block_pp0_stage10_11001;
wire    ap_CS_fsm_pp0_stage11;
wire    ap_block_state12_pp0_stage11_iter0;
wire    ap_block_state28_pp0_stage11_iter1;
wire    ap_block_state44_pp0_stage11_iter2;
wire    ap_block_state60_pp0_stage11_iter3;
wire    ap_block_state76_pp0_stage11_iter4;
wire    ap_block_state92_pp0_stage11_iter5;
wire    ap_block_pp0_stage11_11001;
wire    ap_CS_fsm_pp0_stage12;
wire    ap_block_state13_pp0_stage12_iter0;
wire    ap_block_state29_pp0_stage12_iter1;
wire    ap_block_state45_pp0_stage12_iter2;
wire    ap_block_state61_pp0_stage12_iter3;
wire    ap_block_state77_pp0_stage12_iter4;
wire    ap_block_pp0_stage12_11001;
wire    ap_CS_fsm_pp0_stage13;
wire    ap_block_state14_pp0_stage13_iter0;
wire    ap_block_state30_pp0_stage13_iter1;
wire    ap_block_state46_pp0_stage13_iter2;
wire    ap_block_state62_pp0_stage13_iter3;
wire    ap_block_state78_pp0_stage13_iter4;
wire    ap_block_pp0_stage13_11001;
wire    ap_CS_fsm_pp0_stage14;
wire    ap_block_state15_pp0_stage14_iter0;
wire    ap_block_state31_pp0_stage14_iter1;
wire    ap_block_state47_pp0_stage14_iter2;
wire    ap_block_state63_pp0_stage14_iter3;
wire    ap_block_state79_pp0_stage14_iter4;
wire    ap_block_pp0_stage14_11001;
wire    ap_block_pp0_stage15_11001;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state17_pp0_stage0_iter1;
wire    ap_block_state33_pp0_stage0_iter2;
wire    ap_block_state49_pp0_stage0_iter3;
wire    ap_block_state65_pp0_stage0_iter4;
wire    ap_block_state81_pp0_stage0_iter5;
wire    ap_block_pp0_stage0_11001;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_state2_pp0_stage1_iter0;
wire    ap_block_state18_pp0_stage1_iter1;
wire    ap_block_state34_pp0_stage1_iter2;
wire    ap_block_state50_pp0_stage1_iter3;
wire    ap_block_state66_pp0_stage1_iter4;
wire    ap_block_state82_pp0_stage1_iter5;
wire    ap_block_pp0_stage1_11001;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_state3_pp0_stage2_iter0;
wire    ap_block_state19_pp0_stage2_iter1;
wire    ap_block_state35_pp0_stage2_iter2;
wire    ap_block_state51_pp0_stage2_iter3;
wire    ap_block_state67_pp0_stage2_iter4;
wire    ap_block_state83_pp0_stage2_iter5;
wire    ap_block_pp0_stage2_11001;
wire   [47:0] grp_fu_432_p2;
reg   [47:0] reg_444;
wire  signed [47:0] conv_i_i33_cast_fu_448_p1;
reg  signed [47:0] conv_i_i33_cast_reg_2094;
reg   [4:0] j_reg_2099;
wire   [0:0] icmp_ln34_fu_460_p2;
reg   [0:0] icmp_ln34_reg_2111_pp0_iter1_reg;
reg   [0:0] icmp_ln34_reg_2111_pp0_iter2_reg;
reg   [0:0] icmp_ln34_reg_2111_pp0_iter3_reg;
reg   [0:0] icmp_ln34_reg_2111_pp0_iter4_reg;
wire   [63:0] j_1_cast_fu_466_p1;
reg   [63:0] j_1_cast_reg_2115;
reg   [63:0] j_1_cast_reg_2115_pp0_iter1_reg;
reg   [63:0] j_1_cast_reg_2115_pp0_iter2_reg;
reg   [63:0] j_1_cast_reg_2115_pp0_iter3_reg;
reg   [63:0] j_1_cast_reg_2115_pp0_iter4_reg;
reg   [63:0] j_1_cast_reg_2115_pp0_iter5_reg;
wire   [6:0] zext_ln38_2_fu_487_p1;
reg   [6:0] zext_ln38_2_reg_2135;
wire  signed [32:0] conv_i_i12_i_fu_512_p1;
reg  signed [32:0] conv_i_i12_i_reg_2151;
wire   [32:0] sub_ln38_fu_520_p2;
reg   [32:0] sub_ln38_reg_2185;
wire   [32:0] sub_ln38_1_fu_530_p2;
reg   [32:0] sub_ln38_1_reg_2190;
wire   [7:0] zext_ln38_3_fu_536_p1;
reg   [7:0] zext_ln38_3_reg_2195;
wire  signed [47:0] sext_ln38_1_fu_561_p1;
wire  signed [47:0] sext_ln38_32_fu_566_p1;
wire   [32:0] sub_ln38_2_fu_575_p2;
reg   [32:0] sub_ln38_2_reg_2224;
wire   [32:0] sub_ln38_3_fu_584_p2;
reg   [32:0] sub_ln38_3_reg_2229;
reg   [31:0] tmp_57_reg_2244;
wire  signed [47:0] sext_ln38_34_fu_623_p1;
wire  signed [47:0] sext_ln38_35_fu_628_p1;
wire   [32:0] sub_ln38_4_fu_637_p2;
reg   [32:0] sub_ln38_4_reg_2261;
wire   [32:0] sub_ln38_5_fu_646_p2;
reg   [32:0] sub_ln38_5_reg_2266;
wire   [8:0] zext_ln38_1_fu_651_p1;
reg   [8:0] zext_ln38_1_reg_2271;
reg   [31:0] tmp_58_reg_2293;
wire  signed [47:0] sext_ln38_36_fu_704_p1;
wire  signed [47:0] sext_ln38_37_fu_709_p1;
wire   [32:0] sub_ln38_6_fu_718_p2;
reg   [32:0] sub_ln38_6_reg_2310;
wire   [32:0] sub_ln38_7_fu_727_p2;
reg   [32:0] sub_ln38_7_reg_2315;
reg   [31:0] tmp_60_reg_2330;
wire  signed [47:0] sext_ln38_38_fu_799_p1;
wire  signed [47:0] sext_ln38_39_fu_804_p1;
wire   [32:0] sub_ln38_8_fu_813_p2;
reg   [32:0] sub_ln38_8_reg_2347;
wire   [32:0] sub_ln38_9_fu_822_p2;
reg   [32:0] sub_ln38_9_reg_2352;
reg   [31:0] tmp_62_reg_2367;
wire  signed [47:0] sext_ln38_40_fu_894_p1;
wire  signed [47:0] sext_ln38_41_fu_899_p1;
wire   [32:0] sub_ln38_10_fu_908_p2;
reg   [32:0] sub_ln38_10_reg_2384;
wire   [32:0] sub_ln38_11_fu_917_p2;
reg   [32:0] sub_ln38_11_reg_2389;
reg   [31:0] tmp_64_reg_2404;
wire  signed [47:0] sext_ln38_42_fu_997_p1;
wire  signed [47:0] sext_ln38_43_fu_1002_p1;
wire   [32:0] sub_ln38_12_fu_1011_p2;
reg   [32:0] sub_ln38_12_reg_2421;
wire   [32:0] sub_ln38_13_fu_1020_p2;
reg   [32:0] sub_ln38_13_reg_2426;
reg   [31:0] tmp_66_reg_2441;
wire  signed [47:0] sext_ln38_44_fu_1102_p1;
wire  signed [47:0] sext_ln38_45_fu_1107_p1;
wire   [32:0] sub_ln38_14_fu_1116_p2;
reg   [32:0] sub_ln38_14_reg_2458;
wire   [32:0] sub_ln38_15_fu_1125_p2;
reg   [32:0] sub_ln38_15_reg_2463;
wire   [9:0] zext_ln38_fu_1130_p1;
reg   [9:0] zext_ln38_reg_2468;
reg   [31:0] tmp_68_reg_2489;
wire  signed [47:0] sext_ln38_46_fu_1202_p1;
wire  signed [47:0] sext_ln38_47_fu_1207_p1;
wire   [32:0] sub_ln38_16_fu_1216_p2;
reg   [32:0] sub_ln38_16_reg_2506;
wire   [32:0] sub_ln38_17_fu_1225_p2;
reg   [32:0] sub_ln38_17_reg_2511;
reg   [31:0] tmp_70_reg_2526;
wire  signed [47:0] sext_ln38_48_fu_1297_p1;
wire  signed [47:0] sext_ln38_49_fu_1302_p1;
wire   [32:0] sub_ln38_18_fu_1311_p2;
reg   [32:0] sub_ln38_18_reg_2543;
wire   [32:0] sub_ln38_19_fu_1320_p2;
reg   [32:0] sub_ln38_19_reg_2548;
reg   [31:0] tmp_72_reg_2563;
wire  signed [47:0] sext_ln38_50_fu_1392_p1;
wire  signed [47:0] sext_ln38_51_fu_1397_p1;
wire   [32:0] sub_ln38_20_fu_1406_p2;
reg   [32:0] sub_ln38_20_reg_2580;
wire   [32:0] sub_ln38_21_fu_1415_p2;
reg   [32:0] sub_ln38_21_reg_2585;
reg   [31:0] tmp_74_reg_2600;
wire  signed [47:0] sext_ln38_52_fu_1494_p1;
wire  signed [47:0] sext_ln38_53_fu_1499_p1;
wire   [32:0] sub_ln38_22_fu_1508_p2;
reg   [32:0] sub_ln38_22_reg_2617;
wire   [32:0] sub_ln38_23_fu_1517_p2;
reg   [32:0] sub_ln38_23_reg_2622;
reg   [31:0] tmp_76_reg_2637;
wire  signed [47:0] sext_ln38_54_fu_1594_p1;
wire  signed [47:0] sext_ln38_55_fu_1599_p1;
wire   [32:0] sub_ln38_24_fu_1608_p2;
reg   [32:0] sub_ln38_24_reg_2654;
wire   [32:0] sub_ln38_25_fu_1617_p2;
reg   [32:0] sub_ln38_25_reg_2659;
reg   [31:0] tmp_78_reg_2674;
wire  signed [47:0] sext_ln38_56_fu_1697_p1;
wire  signed [47:0] sext_ln38_57_fu_1702_p1;
wire   [32:0] sub_ln38_26_fu_1711_p2;
reg   [32:0] sub_ln38_26_reg_2691;
wire   [32:0] sub_ln38_27_fu_1720_p2;
reg   [32:0] sub_ln38_27_reg_2696;
reg   [31:0] tmp_80_reg_2711;
wire  signed [47:0] sext_ln38_58_fu_1800_p1;
wire  signed [47:0] sext_ln38_59_fu_1805_p1;
wire   [32:0] sub_ln38_28_fu_1814_p2;
reg   [32:0] sub_ln38_28_reg_2728;
wire   [32:0] sub_ln38_29_fu_1823_p2;
reg   [32:0] sub_ln38_29_reg_2733;
reg   [31:0] tmp_82_reg_2738;
wire  signed [47:0] sext_ln38_60_fu_1875_p1;
wire  signed [47:0] sext_ln38_61_fu_1880_p1;
wire   [32:0] sub_ln38_30_fu_1889_p2;
reg   [32:0] sub_ln38_30_reg_2755;
wire   [32:0] sub_ln38_31_fu_1898_p2;
reg   [32:0] sub_ln38_31_reg_2760;
reg   [31:0] tmp_84_reg_2765;
wire  signed [47:0] sext_ln38_62_fu_1950_p1;
wire  signed [47:0] sext_ln38_63_fu_1955_p1;
reg   [31:0] tmp_s_reg_2782;
reg   [31:0] tmp_87_reg_2787;
wire   [31:0] grp_fu_2061_p2;
reg   [31:0] sdiv_ln39_reg_2797;
wire   [31:0] x_fu_2066_p1;
reg   [23:0] ref_tmp_reg_2807;
reg    ap_enable_reg_pp0_iter0_reg;
wire    ap_block_pp0_stage11_subdone;
wire    ap_block_pp0_stage8;
wire    ap_block_pp0_stage0;
wire   [63:0] zext_ln38_5_fu_482_p1;
wire   [63:0] zext_ln38_6_fu_496_p1;
wire    ap_block_pp0_stage1;
wire   [63:0] zext_ln38_7_fu_507_p1;
wire   [63:0] zext_ln38_8_fu_545_p1;
wire    ap_block_pp0_stage2;
wire   [63:0] zext_ln38_9_fu_556_p1;
wire   [63:0] zext_ln38_10_fu_594_p1;
wire    ap_block_pp0_stage3;
wire   [63:0] zext_ln38_11_fu_608_p1;
wire   [63:0] zext_ln38_12_fu_665_p1;
wire    ap_block_pp0_stage4;
wire   [63:0] zext_ln38_13_fu_676_p1;
wire   [63:0] zext_ln38_14_fu_737_p1;
wire    ap_block_pp0_stage5;
wire   [63:0] zext_ln38_15_fu_747_p1;
wire   [63:0] zext_ln38_16_fu_832_p1;
wire    ap_block_pp0_stage6;
wire   [63:0] zext_ln38_17_fu_842_p1;
wire   [63:0] zext_ln38_18_fu_931_p1;
wire    ap_block_pp0_stage7;
wire   [63:0] zext_ln38_19_fu_945_p1;
wire   [63:0] zext_ln38_20_fu_1036_p1;
wire   [63:0] zext_ln38_21_fu_1050_p1;
wire   [63:0] zext_ln38_22_fu_1139_p1;
wire    ap_block_pp0_stage9;
wire   [63:0] zext_ln38_23_fu_1150_p1;
wire   [63:0] zext_ln38_24_fu_1235_p1;
wire    ap_block_pp0_stage10;
wire   [63:0] zext_ln38_25_fu_1245_p1;
wire   [63:0] zext_ln38_26_fu_1330_p1;
wire    ap_block_pp0_stage11;
wire   [63:0] zext_ln38_27_fu_1340_p1;
wire   [63:0] zext_ln38_28_fu_1432_p1;
wire    ap_block_pp0_stage12;
wire   [63:0] zext_ln38_29_fu_1442_p1;
wire   [63:0] zext_ln38_30_fu_1532_p1;
wire    ap_block_pp0_stage13;
wire   [63:0] zext_ln38_31_fu_1542_p1;
wire   [63:0] zext_ln38_32_fu_1631_p1;
wire    ap_block_pp0_stage14;
wire   [63:0] zext_ln38_33_fu_1645_p1;
wire   [63:0] zext_ln38_34_fu_1734_p1;
wire    ap_block_pp0_stage15;
wire   [63:0] zext_ln38_35_fu_1748_p1;
reg   [4:0] j_1_fu_126;
wire   [4:0] add_ln34_fu_1420_p2;
wire    ap_loop_init;
reg   [4:0] ap_sig_allocacmp_j;
reg  signed [32:0] grp_fu_432_p0;
reg  signed [32:0] grp_fu_432_p1;
reg  signed [32:0] grp_fu_436_p0;
reg  signed [32:0] grp_fu_436_p1;
wire   [5:0] zext_ln38_4_fu_472_p1;
wire   [5:0] add_ln38_31_fu_476_p2;
wire   [6:0] add_ln38_32_fu_490_p2;
wire   [6:0] add_ln38_33_fu_501_p2;
wire  signed [32:0] sext_ln38_fu_516_p1;
wire  signed [32:0] sext_ln38_2_fu_526_p1;
wire   [7:0] add_ln38_34_fu_539_p2;
wire   [7:0] add_ln38_35_fu_550_p2;
wire  signed [32:0] sext_ln38_33_fu_571_p1;
wire  signed [32:0] sext_ln38_3_fu_580_p1;
wire   [7:0] add_ln38_36_fu_589_p2;
wire   [6:0] add_ln38_37_fu_599_p2;
wire  signed [7:0] sext_ln38_64_fu_604_p1;
wire  signed [32:0] sext_ln38_4_fu_633_p1;
wire  signed [32:0] sext_ln38_5_fu_642_p1;
wire   [5:0] tmp_54_fu_654_p3;
wire  signed [7:0] sext_ln38_65_fu_661_p1;
wire   [8:0] add_ln38_38_fu_670_p2;
wire   [47:0] shl_ln1_fu_681_p3;
wire   [47:0] add_ln38_fu_688_p2;
wire  signed [32:0] sext_ln38_6_fu_714_p1;
wire  signed [32:0] sext_ln38_7_fu_723_p1;
wire   [8:0] add_ln38_39_fu_732_p2;
wire   [8:0] add_ln38_40_fu_742_p2;
wire   [47:0] shl_ln38_1_fu_752_p3;
wire   [47:0] add_ln38_1_fu_759_p2;
wire   [31:0] tmp_59_fu_765_p4;
wire   [47:0] shl_ln38_2_fu_775_p3;
wire   [47:0] add_ln38_2_fu_783_p2;
wire  signed [32:0] sext_ln38_8_fu_809_p1;
wire  signed [32:0] sext_ln38_9_fu_818_p1;
wire   [8:0] add_ln38_41_fu_827_p2;
wire   [8:0] add_ln38_42_fu_837_p2;
wire   [47:0] shl_ln38_3_fu_847_p3;
wire   [47:0] add_ln38_3_fu_854_p2;
wire   [31:0] tmp_61_fu_860_p4;
wire   [47:0] shl_ln38_4_fu_870_p3;
wire   [47:0] add_ln38_4_fu_878_p2;
wire  signed [32:0] sext_ln38_10_fu_904_p1;
wire  signed [32:0] sext_ln38_11_fu_913_p1;
wire   [7:0] add_ln38_43_fu_922_p2;
wire  signed [8:0] sext_ln38_66_fu_927_p1;
wire   [7:0] add_ln38_44_fu_936_p2;
wire  signed [8:0] sext_ln38_67_fu_941_p1;
wire   [47:0] shl_ln38_5_fu_950_p3;
wire   [47:0] add_ln38_5_fu_957_p2;
wire   [31:0] tmp_63_fu_963_p4;
wire   [47:0] shl_ln38_6_fu_973_p3;
wire   [47:0] add_ln38_6_fu_981_p2;
wire  signed [32:0] sext_ln38_12_fu_1007_p1;
wire  signed [32:0] sext_ln38_13_fu_1016_p1;
wire   [6:0] tmp_55_fu_1025_p3;
wire  signed [8:0] sext_ln38_68_fu_1032_p1;
wire   [6:0] add_ln38_45_fu_1041_p2;
wire  signed [8:0] sext_ln38_69_fu_1046_p1;
wire   [47:0] shl_ln38_7_fu_1055_p3;
wire   [47:0] add_ln38_7_fu_1062_p2;
wire   [31:0] tmp_65_fu_1068_p4;
wire   [47:0] shl_ln38_8_fu_1078_p3;
wire   [47:0] add_ln38_8_fu_1086_p2;
wire  signed [32:0] sext_ln38_14_fu_1112_p1;
wire  signed [32:0] sext_ln38_15_fu_1121_p1;
wire   [9:0] add_ln38_46_fu_1133_p2;
wire   [9:0] add_ln38_47_fu_1144_p2;
wire   [47:0] shl_ln38_9_fu_1155_p3;
wire   [47:0] add_ln38_9_fu_1162_p2;
wire   [31:0] tmp_67_fu_1168_p4;
wire   [47:0] shl_ln38_s_fu_1178_p3;
wire   [47:0] add_ln38_10_fu_1186_p2;
wire  signed [32:0] sext_ln38_16_fu_1212_p1;
wire  signed [32:0] sext_ln38_17_fu_1221_p1;
wire   [9:0] add_ln38_48_fu_1230_p2;
wire   [9:0] add_ln38_49_fu_1240_p2;
wire   [47:0] shl_ln38_10_fu_1250_p3;
wire   [47:0] add_ln38_11_fu_1257_p2;
wire   [31:0] tmp_69_fu_1263_p4;
wire   [47:0] shl_ln38_11_fu_1273_p3;
wire   [47:0] add_ln38_12_fu_1281_p2;
wire  signed [32:0] sext_ln38_18_fu_1307_p1;
wire  signed [32:0] sext_ln38_19_fu_1316_p1;
wire   [9:0] add_ln38_50_fu_1325_p2;
wire   [9:0] add_ln38_51_fu_1335_p2;
wire   [47:0] shl_ln38_12_fu_1345_p3;
wire   [47:0] add_ln38_13_fu_1352_p2;
wire   [31:0] tmp_71_fu_1358_p4;
wire   [47:0] shl_ln38_13_fu_1368_p3;
wire   [47:0] add_ln38_14_fu_1376_p2;
wire  signed [32:0] sext_ln38_20_fu_1402_p1;
wire  signed [32:0] sext_ln38_21_fu_1411_p1;
wire   [9:0] tmp_56_cast_fu_1425_p3;
wire   [9:0] add_ln38_52_fu_1437_p2;
wire   [47:0] shl_ln38_14_fu_1447_p3;
wire   [47:0] add_ln38_15_fu_1454_p2;
wire   [31:0] tmp_73_fu_1460_p4;
wire   [47:0] shl_ln38_15_fu_1470_p3;
wire   [47:0] add_ln38_16_fu_1478_p2;
wire  signed [32:0] sext_ln38_22_fu_1504_p1;
wire  signed [32:0] sext_ln38_23_fu_1513_p1;
wire   [9:0] add_ln38_53_fu_1527_p2;
wire   [9:0] add_ln38_54_fu_1537_p2;
wire   [47:0] shl_ln38_16_fu_1547_p3;
wire   [47:0] add_ln38_17_fu_1554_p2;
wire   [31:0] tmp_75_fu_1560_p4;
wire   [47:0] shl_ln38_17_fu_1570_p3;
wire   [47:0] add_ln38_18_fu_1578_p2;
wire  signed [32:0] sext_ln38_24_fu_1604_p1;
wire  signed [32:0] sext_ln38_25_fu_1613_p1;
wire   [8:0] add_ln38_55_fu_1622_p2;
wire  signed [9:0] sext_ln38_70_fu_1627_p1;
wire   [8:0] add_ln38_56_fu_1636_p2;
wire  signed [9:0] sext_ln38_71_fu_1641_p1;
wire   [47:0] shl_ln38_18_fu_1650_p3;
wire   [47:0] add_ln38_19_fu_1657_p2;
wire   [31:0] tmp_77_fu_1663_p4;
wire   [47:0] shl_ln38_19_fu_1673_p3;
wire   [47:0] add_ln38_20_fu_1681_p2;
wire  signed [32:0] sext_ln38_26_fu_1707_p1;
wire  signed [32:0] sext_ln38_27_fu_1716_p1;
wire   [8:0] add_ln38_57_fu_1725_p2;
wire  signed [9:0] sext_ln38_72_fu_1730_p1;
wire   [8:0] add_ln38_58_fu_1739_p2;
wire  signed [9:0] sext_ln38_73_fu_1744_p1;
wire   [47:0] shl_ln38_20_fu_1753_p3;
wire   [47:0] add_ln38_21_fu_1760_p2;
wire   [31:0] tmp_79_fu_1766_p4;
wire   [47:0] shl_ln38_21_fu_1776_p3;
wire   [47:0] add_ln38_22_fu_1784_p2;
wire  signed [32:0] sext_ln38_28_fu_1810_p1;
wire  signed [32:0] sext_ln38_29_fu_1819_p1;
wire   [47:0] shl_ln38_22_fu_1828_p3;
wire   [47:0] add_ln38_23_fu_1835_p2;
wire   [31:0] tmp_81_fu_1841_p4;
wire   [47:0] shl_ln38_23_fu_1851_p3;
wire   [47:0] add_ln38_24_fu_1859_p2;
wire  signed [32:0] sext_ln38_30_fu_1885_p1;
wire  signed [32:0] sext_ln38_31_fu_1894_p1;
wire   [47:0] shl_ln38_24_fu_1903_p3;
wire   [47:0] add_ln38_25_fu_1910_p2;
wire   [31:0] tmp_83_fu_1916_p4;
wire   [47:0] shl_ln38_25_fu_1926_p3;
wire   [47:0] add_ln38_26_fu_1934_p2;
wire   [47:0] shl_ln38_26_fu_1960_p3;
wire   [47:0] add_ln38_27_fu_1967_p2;
wire   [31:0] tmp_85_fu_1973_p4;
wire   [47:0] shl_ln38_27_fu_1983_p3;
wire   [47:0] add_ln38_28_fu_1991_p2;
wire   [47:0] shl_ln38_28_fu_2007_p3;
wire   [47:0] add_ln38_29_fu_2014_p2;
wire   [31:0] tmp_86_fu_2020_p4;
wire   [47:0] shl_ln38_29_fu_2030_p3;
wire   [47:0] add_ln38_30_fu_2038_p2;
wire   [47:0] grp_fu_2061_p0;
wire  signed [31:0] grp_fu_2061_p1;
wire   [0:0] icmp_ln43_fu_2070_p2;
wire   [23:0] select_ln43_fu_2075_p3;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_condition_exit_pp0_iter4_stage11;
reg    ap_idle_pp0_0to3;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg   [15:0] ap_NS_fsm;
wire    ap_block_pp0_stage0_subdone;
reg    ap_idle_pp0_1to5;
wire    ap_block_pp0_stage1_subdone;
wire    ap_block_pp0_stage2_subdone;
wire    ap_block_pp0_stage3_subdone;
wire    ap_block_pp0_stage4_subdone;
wire    ap_block_pp0_stage5_subdone;
wire    ap_block_pp0_stage6_subdone;
wire    ap_block_pp0_stage7_subdone;
wire    ap_block_pp0_stage8_subdone;
wire    ap_block_pp0_stage9_subdone;
wire    ap_block_pp0_stage10_subdone;
wire    ap_block_pp0_stage12_subdone;
wire    ap_block_pp0_stage13_subdone;
wire    ap_block_pp0_stage14_subdone;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 16'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
#0 ap_done_reg = 1'b0;
end

kernel_correlation_mul_33s_33s_48_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 33 ),
    .din1_WIDTH( 33 ),
    .dout_WIDTH( 48 ))
mul_33s_33s_48_2_1_U7(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_432_p0),
    .din1(grp_fu_432_p1),
    .ce(1'b1),
    .dout(grp_fu_432_p2)
);

kernel_correlation_mul_33s_33s_48_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 33 ),
    .din1_WIDTH( 33 ),
    .dout_WIDTH( 48 ))
mul_33s_33s_48_2_1_U8(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_436_p0),
    .din1(grp_fu_436_p1),
    .ce(1'b1),
    .dout(grp_fu_436_p2)
);

kernel_correlation_sdiv_48ns_32s_32_52_1 #(
    .ID( 1 ),
    .NUM_STAGE( 52 ),
    .din0_WIDTH( 48 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
sdiv_48ns_32s_32_52_1_U9(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2061_p0),
    .din1(grp_fu_2061_p1),
    .ce(1'b1),
    .dout(grp_fu_2061_p2)
);

kernel_correlation_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage15),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage11_subdone) & (1'b1 == ap_CS_fsm_pp0_stage11) & (ap_loop_exit_ready_pp0_iter4_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage15)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage15_subdone) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage15_subdone) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage15_subdone) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage15_subdone) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage11_subdone) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
            ap_enable_reg_pp0_iter5 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage15_subdone) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_condition_exit_pp0_iter4_stage11) & (ap_idle_pp0_0to3 == 1'b1))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage15_11001) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_condition_exit_pp0_iter4_stage11) & (ap_idle_pp0_0to3 == 1'b1))) begin
        ap_loop_exit_ready_pp0_iter2_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage15_11001) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_condition_exit_pp0_iter4_stage11) & (ap_idle_pp0_0to3 == 1'b1))) begin
        ap_loop_exit_ready_pp0_iter3_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage15_11001) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_condition_exit_pp0_iter4_stage11) & (ap_idle_pp0_0to3 == 1'b1))) begin
        ap_loop_exit_ready_pp0_iter4_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage15_11001) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        j_1_fu_126 <= 5'd0;
    end else if (((icmp_ln34_reg_2111 == 1'd0) & (1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        j_1_fu_126 <= add_ln34_fu_1420_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln34_reg_2111 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        conv_i_i12_i_reg_2151 <= conv_i_i12_i_fu_512_p1;
        sub_ln38_1_reg_2190 <= sub_ln38_1_fu_530_p2;
        sub_ln38_reg_2185 <= sub_ln38_fu_520_p2;
        zext_ln38_2_reg_2135[4 : 0] <= zext_ln38_2_fu_487_p1[4 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_i_i33_cast_reg_2094 <= conv_i_i33_cast_fu_448_p1;
        icmp_ln34_reg_2111 <= icmp_ln34_fu_460_p2;
        icmp_ln34_reg_2111_pp0_iter1_reg <= icmp_ln34_reg_2111;
        icmp_ln34_reg_2111_pp0_iter2_reg <= icmp_ln34_reg_2111_pp0_iter1_reg;
        icmp_ln34_reg_2111_pp0_iter3_reg <= icmp_ln34_reg_2111_pp0_iter2_reg;
        icmp_ln34_reg_2111_pp0_iter4_reg <= icmp_ln34_reg_2111_pp0_iter3_reg;
        j_1_cast_reg_2115_pp0_iter1_reg[4 : 0] <= j_1_cast_reg_2115[4 : 0];
        j_1_cast_reg_2115_pp0_iter2_reg[4 : 0] <= j_1_cast_reg_2115_pp0_iter1_reg[4 : 0];
        j_1_cast_reg_2115_pp0_iter3_reg[4 : 0] <= j_1_cast_reg_2115_pp0_iter2_reg[4 : 0];
        j_1_cast_reg_2115_pp0_iter4_reg[4 : 0] <= j_1_cast_reg_2115_pp0_iter3_reg[4 : 0];
        j_1_cast_reg_2115_pp0_iter5_reg[4 : 0] <= j_1_cast_reg_2115_pp0_iter4_reg[4 : 0];
        j_reg_2099 <= ap_sig_allocacmp_j;
        sub_ln38_30_reg_2755 <= sub_ln38_30_fu_1889_p2;
        sub_ln38_31_reg_2760 <= sub_ln38_31_fu_1898_p2;
        tmp_82_reg_2738 <= {{add_ln38_24_fu_1859_p2[47:16]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln34_fu_460_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        j_1_cast_reg_2115[4 : 0] <= j_1_cast_fu_466_p1[4 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        ref_tmp_reg_2807 <= grp_sqrt_fixed_32_16_s_fu_1382_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln34_reg_2111 == 1'd0) & (1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((icmp_ln34_reg_2111 == 1'd0) & (1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((icmp_ln34_reg_2111 == 1'd0) & (1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((icmp_ln34_reg_2111 == 1'd0) & (1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((icmp_ln34_reg_2111 == 1'd0) & (1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) 
    | ((icmp_ln34_reg_2111 == 1'd0) & (1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((icmp_ln34_reg_2111 == 1'd0) & (1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((icmp_ln34_reg_2111 == 1'd0) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((icmp_ln34_reg_2111 == 1'd0) & (1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((icmp_ln34_reg_2111 == 1'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((icmp_ln34_reg_2111 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((icmp_ln34_reg_2111 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((icmp_ln34_reg_2111 == 1'd0) & (1'b0 == 
    ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        reg_440 <= grp_fu_436_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln34_reg_2111 == 1'd0) & (1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((icmp_ln34_reg_2111 == 1'd0) & (1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((icmp_ln34_reg_2111 == 1'd0) & (1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((icmp_ln34_reg_2111 == 1'd0) & (1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((icmp_ln34_reg_2111 == 1'd0) & (1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) 
    | ((icmp_ln34_reg_2111 == 1'd0) & (1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((icmp_ln34_reg_2111 == 1'd0) & (1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((icmp_ln34_reg_2111 == 1'd0) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((icmp_ln34_reg_2111 == 1'd0) & (1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((icmp_ln34_reg_2111 == 1'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((icmp_ln34_reg_2111 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((icmp_ln34_reg_2111 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        reg_444 <= grp_fu_432_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        sdiv_ln39_reg_2797 <= grp_fu_2061_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln34_reg_2111 == 1'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        sub_ln38_10_reg_2384 <= sub_ln38_10_fu_908_p2;
        sub_ln38_11_reg_2389 <= sub_ln38_11_fu_917_p2;
        tmp_62_reg_2367 <= {{add_ln38_4_fu_878_p2[47:16]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln34_reg_2111 == 1'd0) & (1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        sub_ln38_12_reg_2421 <= sub_ln38_12_fu_1011_p2;
        sub_ln38_13_reg_2426 <= sub_ln38_13_fu_1020_p2;
        tmp_64_reg_2404 <= {{add_ln38_6_fu_981_p2[47:16]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln34_reg_2111 == 1'd0) & (1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        sub_ln38_14_reg_2458 <= sub_ln38_14_fu_1116_p2;
        sub_ln38_15_reg_2463 <= sub_ln38_15_fu_1125_p2;
        tmp_66_reg_2441 <= {{add_ln38_8_fu_1086_p2[47:16]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln34_reg_2111 == 1'd0) & (1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        sub_ln38_16_reg_2506 <= sub_ln38_16_fu_1216_p2;
        sub_ln38_17_reg_2511 <= sub_ln38_17_fu_1225_p2;
        tmp_68_reg_2489 <= {{add_ln38_10_fu_1186_p2[47:16]}};
        zext_ln38_reg_2468[4 : 0] <= zext_ln38_fu_1130_p1[4 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln34_reg_2111 == 1'd0) & (1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        sub_ln38_18_reg_2543 <= sub_ln38_18_fu_1311_p2;
        sub_ln38_19_reg_2548 <= sub_ln38_19_fu_1320_p2;
        tmp_70_reg_2526 <= {{add_ln38_12_fu_1281_p2[47:16]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln34_reg_2111 == 1'd0) & (1'b0 == ap_block_pp0_stage11_11001) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        sub_ln38_20_reg_2580 <= sub_ln38_20_fu_1406_p2;
        sub_ln38_21_reg_2585 <= sub_ln38_21_fu_1415_p2;
        tmp_72_reg_2563 <= {{add_ln38_14_fu_1376_p2[47:16]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln34_reg_2111 == 1'd0) & (1'b0 == ap_block_pp0_stage12_11001) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        sub_ln38_22_reg_2617 <= sub_ln38_22_fu_1508_p2;
        sub_ln38_23_reg_2622 <= sub_ln38_23_fu_1517_p2;
        tmp_74_reg_2600 <= {{add_ln38_16_fu_1478_p2[47:16]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln34_reg_2111 == 1'd0) & (1'b0 == ap_block_pp0_stage13_11001) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        sub_ln38_24_reg_2654 <= sub_ln38_24_fu_1608_p2;
        sub_ln38_25_reg_2659 <= sub_ln38_25_fu_1617_p2;
        tmp_76_reg_2637 <= {{add_ln38_18_fu_1578_p2[47:16]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln34_reg_2111 == 1'd0) & (1'b0 == ap_block_pp0_stage14_11001) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        sub_ln38_26_reg_2691 <= sub_ln38_26_fu_1711_p2;
        sub_ln38_27_reg_2696 <= sub_ln38_27_fu_1720_p2;
        tmp_78_reg_2674 <= {{add_ln38_20_fu_1681_p2[47:16]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln34_reg_2111 == 1'd0) & (1'b0 == ap_block_pp0_stage15_11001) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        sub_ln38_28_reg_2728 <= sub_ln38_28_fu_1814_p2;
        sub_ln38_29_reg_2733 <= sub_ln38_29_fu_1823_p2;
        tmp_80_reg_2711 <= {{add_ln38_22_fu_1784_p2[47:16]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln34_reg_2111 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        sub_ln38_2_reg_2224 <= sub_ln38_2_fu_575_p2;
        sub_ln38_3_reg_2229 <= sub_ln38_3_fu_584_p2;
        zext_ln38_3_reg_2195[4 : 0] <= zext_ln38_3_fu_536_p1[4 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln34_reg_2111 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        sub_ln38_4_reg_2261 <= sub_ln38_4_fu_637_p2;
        sub_ln38_5_reg_2266 <= sub_ln38_5_fu_646_p2;
        tmp_57_reg_2244 <= {{grp_fu_432_p2[47:16]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln34_reg_2111 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        sub_ln38_6_reg_2310 <= sub_ln38_6_fu_718_p2;
        sub_ln38_7_reg_2315 <= sub_ln38_7_fu_727_p2;
        tmp_58_reg_2293 <= {{add_ln38_fu_688_p2[47:16]}};
        zext_ln38_1_reg_2271[4 : 0] <= zext_ln38_1_fu_651_p1[4 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln34_reg_2111 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        sub_ln38_8_reg_2347 <= sub_ln38_8_fu_813_p2;
        sub_ln38_9_reg_2352 <= sub_ln38_9_fu_822_p2;
        tmp_60_reg_2330 <= {{add_ln38_2_fu_783_p2[47:16]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        tmp_84_reg_2765 <= {{add_ln38_26_fu_1934_p2[47:16]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        tmp_87_reg_2787 <= {{add_ln38_30_fu_2038_p2[47:16]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        tmp_s_reg_2782 <= {{add_ln38_28_fu_1991_p2[47:16]}};
    end
end

always @ (*) begin
    if (((icmp_ln34_reg_2111 == 1'd1) & (1'b0 == ap_block_pp0_stage15_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        ap_condition_exit_pp0_iter0_stage15 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage15 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage11_subdone) & (ap_enable_reg_pp0_iter4 == 1'b1) & (icmp_ln34_reg_2111_pp0_iter4_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        ap_condition_exit_pp0_iter4_stage11 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter4_stage11 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage11_subdone) & (1'b1 == ap_CS_fsm_pp0_stage11) & (ap_loop_exit_ready_pp0_iter4_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start_int;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to3 = 1'b1;
    end else begin
        ap_idle_pp0_0to3 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0_1to5 = 1'b1;
    end else begin
        ap_idle_pp0_1to5 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage15_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_j = 5'd0;
    end else begin
        ap_sig_allocacmp_j = j_1_fu_126;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage15) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
            data_address0 = zext_ln38_35_fu_1748_p1;
        end else if (((1'b0 == ap_block_pp0_stage14) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
            data_address0 = zext_ln38_33_fu_1645_p1;
        end else if (((1'b0 == ap_block_pp0_stage13) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
            data_address0 = zext_ln38_31_fu_1542_p1;
        end else if (((1'b0 == ap_block_pp0_stage12) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
            data_address0 = zext_ln38_29_fu_1442_p1;
        end else if (((1'b0 == ap_block_pp0_stage11) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
            data_address0 = zext_ln38_27_fu_1340_p1;
        end else if (((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
            data_address0 = zext_ln38_25_fu_1245_p1;
        end else if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            data_address0 = zext_ln38_23_fu_1150_p1;
        end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            data_address0 = zext_ln38_21_fu_1050_p1;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            data_address0 = zext_ln38_19_fu_945_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            data_address0 = zext_ln38_17_fu_842_p1;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            data_address0 = zext_ln38_15_fu_747_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            data_address0 = zext_ln38_13_fu_676_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            data_address0 = zext_ln38_11_fu_608_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            data_address0 = zext_ln38_9_fu_556_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            data_address0 = zext_ln38_7_fu_507_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            data_address0 = zext_ln38_5_fu_482_p1;
        end else begin
            data_address0 = 'bx;
        end
    end else begin
        data_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage15) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
            data_address1 = zext_ln38_34_fu_1734_p1;
        end else if (((1'b0 == ap_block_pp0_stage14) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
            data_address1 = zext_ln38_32_fu_1631_p1;
        end else if (((1'b0 == ap_block_pp0_stage13) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
            data_address1 = zext_ln38_30_fu_1532_p1;
        end else if (((1'b0 == ap_block_pp0_stage12) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
            data_address1 = zext_ln38_28_fu_1432_p1;
        end else if (((1'b0 == ap_block_pp0_stage11) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
            data_address1 = zext_ln38_26_fu_1330_p1;
        end else if (((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
            data_address1 = zext_ln38_24_fu_1235_p1;
        end else if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            data_address1 = zext_ln38_22_fu_1139_p1;
        end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            data_address1 = zext_ln38_20_fu_1036_p1;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            data_address1 = zext_ln38_18_fu_931_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            data_address1 = zext_ln38_16_fu_832_p1;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            data_address1 = zext_ln38_14_fu_737_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            data_address1 = zext_ln38_12_fu_665_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            data_address1 = zext_ln38_10_fu_594_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            data_address1 = zext_ln38_8_fu_545_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            data_address1 = zext_ln38_6_fu_496_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            data_address1 = j_1_cast_fu_466_p1;
        end else begin
            data_address1 = 'bx;
        end
    end else begin
        data_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage9_11001) 
    & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        data_ce0 = 1'b1;
    end else begin
        data_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage9_11001) 
    & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        data_ce1 = 1'b1;
    end else begin
        data_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_432_p0 = sext_ln38_62_fu_1950_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_432_p0 = sext_ln38_60_fu_1875_p1;
    end else if (((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        grp_fu_432_p0 = sext_ln38_58_fu_1800_p1;
    end else if (((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        grp_fu_432_p0 = sext_ln38_56_fu_1697_p1;
    end else if (((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        grp_fu_432_p0 = sext_ln38_54_fu_1594_p1;
    end else if (((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        grp_fu_432_p0 = sext_ln38_52_fu_1494_p1;
    end else if (((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        grp_fu_432_p0 = sext_ln38_50_fu_1392_p1;
    end else if (((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        grp_fu_432_p0 = sext_ln38_48_fu_1297_p1;
    end else if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        grp_fu_432_p0 = sext_ln38_46_fu_1202_p1;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        grp_fu_432_p0 = sext_ln38_44_fu_1102_p1;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_432_p0 = sext_ln38_42_fu_997_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_432_p0 = sext_ln38_40_fu_894_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_432_p0 = sext_ln38_38_fu_799_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_432_p0 = sext_ln38_36_fu_704_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_432_p0 = sext_ln38_34_fu_623_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_432_p0 = sext_ln38_1_fu_561_p1;
    end else begin
        grp_fu_432_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_432_p1 = sext_ln38_62_fu_1950_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_432_p1 = sext_ln38_60_fu_1875_p1;
    end else if (((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        grp_fu_432_p1 = sext_ln38_58_fu_1800_p1;
    end else if (((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        grp_fu_432_p1 = sext_ln38_56_fu_1697_p1;
    end else if (((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        grp_fu_432_p1 = sext_ln38_54_fu_1594_p1;
    end else if (((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        grp_fu_432_p1 = sext_ln38_52_fu_1494_p1;
    end else if (((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        grp_fu_432_p1 = sext_ln38_50_fu_1392_p1;
    end else if (((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        grp_fu_432_p1 = sext_ln38_48_fu_1297_p1;
    end else if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        grp_fu_432_p1 = sext_ln38_46_fu_1202_p1;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        grp_fu_432_p1 = sext_ln38_44_fu_1102_p1;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_432_p1 = sext_ln38_42_fu_997_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_432_p1 = sext_ln38_40_fu_894_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_432_p1 = sext_ln38_38_fu_799_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_432_p1 = sext_ln38_36_fu_704_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_432_p1 = sext_ln38_34_fu_623_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_432_p1 = sext_ln38_1_fu_561_p1;
    end else begin
        grp_fu_432_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_436_p0 = sext_ln38_63_fu_1955_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_436_p0 = sext_ln38_61_fu_1880_p1;
    end else if (((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        grp_fu_436_p0 = sext_ln38_59_fu_1805_p1;
    end else if (((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        grp_fu_436_p0 = sext_ln38_57_fu_1702_p1;
    end else if (((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        grp_fu_436_p0 = sext_ln38_55_fu_1599_p1;
    end else if (((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        grp_fu_436_p0 = sext_ln38_53_fu_1499_p1;
    end else if (((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        grp_fu_436_p0 = sext_ln38_51_fu_1397_p1;
    end else if (((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        grp_fu_436_p0 = sext_ln38_49_fu_1302_p1;
    end else if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        grp_fu_436_p0 = sext_ln38_47_fu_1207_p1;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        grp_fu_436_p0 = sext_ln38_45_fu_1107_p1;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_436_p0 = sext_ln38_43_fu_1002_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_436_p0 = sext_ln38_41_fu_899_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_436_p0 = sext_ln38_39_fu_804_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_436_p0 = sext_ln38_37_fu_709_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_436_p0 = sext_ln38_35_fu_628_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_436_p0 = sext_ln38_32_fu_566_p1;
    end else begin
        grp_fu_436_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_436_p1 = sext_ln38_63_fu_1955_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_436_p1 = sext_ln38_61_fu_1880_p1;
    end else if (((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        grp_fu_436_p1 = sext_ln38_59_fu_1805_p1;
    end else if (((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        grp_fu_436_p1 = sext_ln38_57_fu_1702_p1;
    end else if (((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        grp_fu_436_p1 = sext_ln38_55_fu_1599_p1;
    end else if (((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        grp_fu_436_p1 = sext_ln38_53_fu_1499_p1;
    end else if (((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        grp_fu_436_p1 = sext_ln38_51_fu_1397_p1;
    end else if (((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        grp_fu_436_p1 = sext_ln38_49_fu_1302_p1;
    end else if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        grp_fu_436_p1 = sext_ln38_47_fu_1207_p1;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        grp_fu_436_p1 = sext_ln38_45_fu_1107_p1;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_436_p1 = sext_ln38_43_fu_1002_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_436_p1 = sext_ln38_41_fu_899_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_436_p1 = sext_ln38_39_fu_804_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_436_p1 = sext_ln38_37_fu_709_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_436_p1 = sext_ln38_35_fu_628_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_436_p1 = sext_ln38_32_fu_566_p1;
    end else begin
        grp_fu_436_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        mean_ce0 = 1'b1;
    end else begin
        mean_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        stddev_ce0 = 1'b1;
    end else begin
        stddev_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        stddev_we0 = 1'b1;
    end else begin
        stddev_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_start_int == 1'b0) & (ap_idle_pp0_1to5 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        ap_ST_fsm_pp0_stage4 : begin
            if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end
        end
        ap_ST_fsm_pp0_stage5 : begin
            if ((1'b0 == ap_block_pp0_stage5_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end
        end
        ap_ST_fsm_pp0_stage6 : begin
            if ((1'b0 == ap_block_pp0_stage6_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end
        end
        ap_ST_fsm_pp0_stage7 : begin
            if ((1'b0 == ap_block_pp0_stage7_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end
        end
        ap_ST_fsm_pp0_stage8 : begin
            if ((1'b0 == ap_block_pp0_stage8_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end
        end
        ap_ST_fsm_pp0_stage9 : begin
            if ((1'b0 == ap_block_pp0_stage9_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end
        end
        ap_ST_fsm_pp0_stage10 : begin
            if ((1'b0 == ap_block_pp0_stage10_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage10;
            end
        end
        ap_ST_fsm_pp0_stage11 : begin
            if (((1'b1 == ap_condition_exit_pp0_iter4_stage11) & (ap_idle_pp0_0to3 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((1'b0 == ap_block_pp0_stage11_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage11;
            end
        end
        ap_ST_fsm_pp0_stage12 : begin
            if ((1'b0 == ap_block_pp0_stage12_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage12;
            end
        end
        ap_ST_fsm_pp0_stage13 : begin
            if ((1'b0 == ap_block_pp0_stage13_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage13;
            end
        end
        ap_ST_fsm_pp0_stage14 : begin
            if ((1'b0 == ap_block_pp0_stage14_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage15;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage14;
            end
        end
        ap_ST_fsm_pp0_stage15 : begin
            if ((1'b0 == ap_block_pp0_stage15_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage15;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln34_fu_1420_p2 = (j_reg_2099 + 5'd1);

assign add_ln38_10_fu_1186_p2 = (shl_ln38_s_fu_1178_p3 + reg_440);

assign add_ln38_11_fu_1257_p2 = (shl_ln38_10_fu_1250_p3 + reg_444);

assign add_ln38_12_fu_1281_p2 = (shl_ln38_11_fu_1273_p3 + reg_440);

assign add_ln38_13_fu_1352_p2 = (shl_ln38_12_fu_1345_p3 + reg_444);

assign add_ln38_14_fu_1376_p2 = (shl_ln38_13_fu_1368_p3 + reg_440);

assign add_ln38_15_fu_1454_p2 = (shl_ln38_14_fu_1447_p3 + reg_444);

assign add_ln38_16_fu_1478_p2 = (shl_ln38_15_fu_1470_p3 + reg_440);

assign add_ln38_17_fu_1554_p2 = (shl_ln38_16_fu_1547_p3 + reg_444);

assign add_ln38_18_fu_1578_p2 = (shl_ln38_17_fu_1570_p3 + reg_440);

assign add_ln38_19_fu_1657_p2 = (shl_ln38_18_fu_1650_p3 + reg_444);

assign add_ln38_1_fu_759_p2 = (shl_ln38_1_fu_752_p3 + reg_444);

assign add_ln38_20_fu_1681_p2 = (shl_ln38_19_fu_1673_p3 + reg_440);

assign add_ln38_21_fu_1760_p2 = (shl_ln38_20_fu_1753_p3 + reg_444);

assign add_ln38_22_fu_1784_p2 = (shl_ln38_21_fu_1776_p3 + reg_440);

assign add_ln38_23_fu_1835_p2 = (shl_ln38_22_fu_1828_p3 + reg_444);

assign add_ln38_24_fu_1859_p2 = (shl_ln38_23_fu_1851_p3 + reg_440);

assign add_ln38_25_fu_1910_p2 = (shl_ln38_24_fu_1903_p3 + reg_444);

assign add_ln38_26_fu_1934_p2 = (shl_ln38_25_fu_1926_p3 + reg_440);

assign add_ln38_27_fu_1967_p2 = (shl_ln38_26_fu_1960_p3 + reg_444);

assign add_ln38_28_fu_1991_p2 = (shl_ln38_27_fu_1983_p3 + reg_440);

assign add_ln38_29_fu_2014_p2 = (shl_ln38_28_fu_2007_p3 + reg_444);

assign add_ln38_2_fu_783_p2 = (shl_ln38_2_fu_775_p3 + reg_440);

assign add_ln38_30_fu_2038_p2 = (shl_ln38_29_fu_2030_p3 + reg_440);

assign add_ln38_31_fu_476_p2 = (zext_ln38_4_fu_472_p1 + 6'd28);

assign add_ln38_32_fu_490_p2 = (zext_ln38_2_fu_487_p1 + 7'd56);

assign add_ln38_33_fu_501_p2 = ($signed(zext_ln38_2_fu_487_p1) + $signed(7'd84));

assign add_ln38_34_fu_539_p2 = (zext_ln38_3_fu_536_p1 + 8'd112);

assign add_ln38_35_fu_550_p2 = ($signed(zext_ln38_3_fu_536_p1) + $signed(8'd140));

assign add_ln38_36_fu_589_p2 = ($signed(zext_ln38_3_reg_2195) + $signed(8'd168));

assign add_ln38_37_fu_599_p2 = ($signed(zext_ln38_2_reg_2135) + $signed(7'd68));

assign add_ln38_38_fu_670_p2 = (zext_ln38_1_fu_651_p1 + 9'd252);

assign add_ln38_39_fu_732_p2 = ($signed(zext_ln38_1_reg_2271) + $signed(9'd280));

assign add_ln38_3_fu_854_p2 = (shl_ln38_3_fu_847_p3 + reg_444);

assign add_ln38_40_fu_742_p2 = ($signed(zext_ln38_1_reg_2271) + $signed(9'd308));

assign add_ln38_41_fu_827_p2 = ($signed(zext_ln38_1_reg_2271) + $signed(9'd336));

assign add_ln38_42_fu_837_p2 = ($signed(zext_ln38_1_reg_2271) + $signed(9'd364));

assign add_ln38_43_fu_922_p2 = ($signed(zext_ln38_3_reg_2195) + $signed(8'd136));

assign add_ln38_44_fu_936_p2 = ($signed(zext_ln38_3_reg_2195) + $signed(8'd164));

assign add_ln38_45_fu_1041_p2 = ($signed(zext_ln38_2_reg_2135) + $signed(7'd92));

assign add_ln38_46_fu_1133_p2 = (zext_ln38_fu_1130_p1 + 10'd504);

assign add_ln38_47_fu_1144_p2 = ($signed(zext_ln38_fu_1130_p1) + $signed(10'd532));

assign add_ln38_48_fu_1230_p2 = ($signed(zext_ln38_reg_2468) + $signed(10'd560));

assign add_ln38_49_fu_1240_p2 = ($signed(zext_ln38_reg_2468) + $signed(10'd588));

assign add_ln38_4_fu_878_p2 = (shl_ln38_4_fu_870_p3 + reg_440);

assign add_ln38_50_fu_1325_p2 = ($signed(zext_ln38_reg_2468) + $signed(10'd616));

assign add_ln38_51_fu_1335_p2 = ($signed(zext_ln38_reg_2468) + $signed(10'd644));

assign add_ln38_52_fu_1437_p2 = ($signed(zext_ln38_reg_2468) + $signed(10'd700));

assign add_ln38_53_fu_1527_p2 = ($signed(zext_ln38_reg_2468) + $signed(10'd728));

assign add_ln38_54_fu_1537_p2 = ($signed(zext_ln38_reg_2468) + $signed(10'd756));

assign add_ln38_55_fu_1622_p2 = ($signed(zext_ln38_1_reg_2271) + $signed(9'd272));

assign add_ln38_56_fu_1636_p2 = ($signed(zext_ln38_1_reg_2271) + $signed(9'd300));

assign add_ln38_57_fu_1725_p2 = ($signed(zext_ln38_1_reg_2271) + $signed(9'd328));

assign add_ln38_58_fu_1739_p2 = ($signed(zext_ln38_1_reg_2271) + $signed(9'd356));

assign add_ln38_5_fu_957_p2 = (shl_ln38_5_fu_950_p3 + reg_444);

assign add_ln38_6_fu_981_p2 = (shl_ln38_6_fu_973_p3 + reg_440);

assign add_ln38_7_fu_1062_p2 = (shl_ln38_7_fu_1055_p3 + reg_444);

assign add_ln38_8_fu_1086_p2 = (shl_ln38_8_fu_1078_p3 + reg_440);

assign add_ln38_9_fu_1162_p2 = (shl_ln38_9_fu_1155_p3 + reg_444);

assign add_ln38_fu_688_p2 = (shl_ln1_fu_681_p3 + reg_440);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage10 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_pp0_stage11 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_pp0_stage12 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_pp0_stage13 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_pp0_stage14 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_pp0_stage15 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_pp0_stage5 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_pp0_stage6 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_pp0_stage7 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_pp0_stage8 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_pp0_stage9 = ap_CS_fsm[32'd9];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage12 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage12_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage12_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage13 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage13_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage13_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage14 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage14_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage14_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage15 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage15_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage15_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9_subdone = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage9_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage10_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage11_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage12_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage13_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage14_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage15_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage2_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage3_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage4_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage5_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage6_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage7_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage8_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp0_stage9_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp0_stage10_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp0_stage11_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state29_pp0_stage12_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state30_pp0_stage13_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state31_pp0_stage14_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state32_pp0_stage15_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state33_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state34_pp0_stage1_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state35_pp0_stage2_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state36_pp0_stage3_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state37_pp0_stage4_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state38_pp0_stage5_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state39_pp0_stage6_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state40_pp0_stage7_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state41_pp0_stage8_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state42_pp0_stage9_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state43_pp0_stage10_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state44_pp0_stage11_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state45_pp0_stage12_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state46_pp0_stage13_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state47_pp0_stage14_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state48_pp0_stage15_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state49_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage3_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state50_pp0_stage1_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state51_pp0_stage2_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state52_pp0_stage3_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state53_pp0_stage4_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state54_pp0_stage5_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state55_pp0_stage6_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state56_pp0_stage7_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state57_pp0_stage8_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state58_pp0_stage9_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state59_pp0_stage10_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage4_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state60_pp0_stage11_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state61_pp0_stage12_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state62_pp0_stage13_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state63_pp0_stage14_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state64_pp0_stage15_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state65_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state66_pp0_stage1_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state67_pp0_stage2_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state68_pp0_stage3_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state69_pp0_stage4_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage5_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state70_pp0_stage5_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state71_pp0_stage6_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state72_pp0_stage7_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state73_pp0_stage8_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state74_pp0_stage9_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state75_pp0_stage10_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state76_pp0_stage11_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state77_pp0_stage12_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state78_pp0_stage13_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state79_pp0_stage14_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage6_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state80_pp0_stage15_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state81_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state82_pp0_stage1_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state83_pp0_stage2_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state84_pp0_stage3_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state85_pp0_stage4_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state86_pp0_stage5_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state87_pp0_stage6_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state88_pp0_stage7_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state89_pp0_stage8_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage7_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state90_pp0_stage9_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state91_pp0_stage10_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state92_pp0_stage11_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage8_iter0 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage15;

assign conv_i_i12_i_fu_512_p1 = $signed(mean_q0);

assign conv_i_i33_cast_fu_448_p1 = $signed(conv_i_i33);

assign grp_fu_2061_p0 = {{tmp_87_reg_2787}, {16'd0}};

assign grp_fu_2061_p1 = conv_i_i33_cast_reg_2094;

assign grp_sqrt_fixed_32_16_s_fu_1382_p_din1 = x_fu_2066_p1;

assign icmp_ln34_fu_460_p2 = ((ap_sig_allocacmp_j == 5'd28) ? 1'b1 : 1'b0);

assign icmp_ln43_fu_2070_p2 = ((ref_tmp_reg_2807 < 24'd6554) ? 1'b1 : 1'b0);

assign j_1_cast_fu_466_p1 = ap_sig_allocacmp_j;

assign mean_address0 = j_1_cast_fu_466_p1;

assign select_ln43_fu_2075_p3 = ((icmp_ln43_fu_2070_p2[0:0] == 1'b1) ? 24'd65536 : ref_tmp_reg_2807);

assign sext_ln38_10_fu_904_p1 = $signed(data_q1);

assign sext_ln38_11_fu_913_p1 = $signed(data_q0);

assign sext_ln38_12_fu_1007_p1 = $signed(data_q1);

assign sext_ln38_13_fu_1016_p1 = $signed(data_q0);

assign sext_ln38_14_fu_1112_p1 = $signed(data_q1);

assign sext_ln38_15_fu_1121_p1 = $signed(data_q0);

assign sext_ln38_16_fu_1212_p1 = $signed(data_q1);

assign sext_ln38_17_fu_1221_p1 = $signed(data_q0);

assign sext_ln38_18_fu_1307_p1 = $signed(data_q1);

assign sext_ln38_19_fu_1316_p1 = $signed(data_q0);

assign sext_ln38_1_fu_561_p1 = $signed(sub_ln38_reg_2185);

assign sext_ln38_20_fu_1402_p1 = $signed(data_q1);

assign sext_ln38_21_fu_1411_p1 = $signed(data_q0);

assign sext_ln38_22_fu_1504_p1 = $signed(data_q1);

assign sext_ln38_23_fu_1513_p1 = $signed(data_q0);

assign sext_ln38_24_fu_1604_p1 = $signed(data_q1);

assign sext_ln38_25_fu_1613_p1 = $signed(data_q0);

assign sext_ln38_26_fu_1707_p1 = $signed(data_q1);

assign sext_ln38_27_fu_1716_p1 = $signed(data_q0);

assign sext_ln38_28_fu_1810_p1 = $signed(data_q1);

assign sext_ln38_29_fu_1819_p1 = $signed(data_q0);

assign sext_ln38_2_fu_526_p1 = $signed(data_q0);

assign sext_ln38_30_fu_1885_p1 = $signed(data_q1);

assign sext_ln38_31_fu_1894_p1 = $signed(data_q0);

assign sext_ln38_32_fu_566_p1 = $signed(sub_ln38_1_reg_2190);

assign sext_ln38_33_fu_571_p1 = $signed(data_q1);

assign sext_ln38_34_fu_623_p1 = $signed(sub_ln38_2_reg_2224);

assign sext_ln38_35_fu_628_p1 = $signed(sub_ln38_3_reg_2229);

assign sext_ln38_36_fu_704_p1 = $signed(sub_ln38_4_reg_2261);

assign sext_ln38_37_fu_709_p1 = $signed(sub_ln38_5_reg_2266);

assign sext_ln38_38_fu_799_p1 = $signed(sub_ln38_6_reg_2310);

assign sext_ln38_39_fu_804_p1 = $signed(sub_ln38_7_reg_2315);

assign sext_ln38_3_fu_580_p1 = $signed(data_q0);

assign sext_ln38_40_fu_894_p1 = $signed(sub_ln38_8_reg_2347);

assign sext_ln38_41_fu_899_p1 = $signed(sub_ln38_9_reg_2352);

assign sext_ln38_42_fu_997_p1 = $signed(sub_ln38_10_reg_2384);

assign sext_ln38_43_fu_1002_p1 = $signed(sub_ln38_11_reg_2389);

assign sext_ln38_44_fu_1102_p1 = $signed(sub_ln38_12_reg_2421);

assign sext_ln38_45_fu_1107_p1 = $signed(sub_ln38_13_reg_2426);

assign sext_ln38_46_fu_1202_p1 = $signed(sub_ln38_14_reg_2458);

assign sext_ln38_47_fu_1207_p1 = $signed(sub_ln38_15_reg_2463);

assign sext_ln38_48_fu_1297_p1 = $signed(sub_ln38_16_reg_2506);

assign sext_ln38_49_fu_1302_p1 = $signed(sub_ln38_17_reg_2511);

assign sext_ln38_4_fu_633_p1 = $signed(data_q1);

assign sext_ln38_50_fu_1392_p1 = $signed(sub_ln38_18_reg_2543);

assign sext_ln38_51_fu_1397_p1 = $signed(sub_ln38_19_reg_2548);

assign sext_ln38_52_fu_1494_p1 = $signed(sub_ln38_20_reg_2580);

assign sext_ln38_53_fu_1499_p1 = $signed(sub_ln38_21_reg_2585);

assign sext_ln38_54_fu_1594_p1 = $signed(sub_ln38_22_reg_2617);

assign sext_ln38_55_fu_1599_p1 = $signed(sub_ln38_23_reg_2622);

assign sext_ln38_56_fu_1697_p1 = $signed(sub_ln38_24_reg_2654);

assign sext_ln38_57_fu_1702_p1 = $signed(sub_ln38_25_reg_2659);

assign sext_ln38_58_fu_1800_p1 = $signed(sub_ln38_26_reg_2691);

assign sext_ln38_59_fu_1805_p1 = $signed(sub_ln38_27_reg_2696);

assign sext_ln38_5_fu_642_p1 = $signed(data_q0);

assign sext_ln38_60_fu_1875_p1 = $signed(sub_ln38_28_reg_2728);

assign sext_ln38_61_fu_1880_p1 = $signed(sub_ln38_29_reg_2733);

assign sext_ln38_62_fu_1950_p1 = $signed(sub_ln38_30_reg_2755);

assign sext_ln38_63_fu_1955_p1 = $signed(sub_ln38_31_reg_2760);

assign sext_ln38_64_fu_604_p1 = $signed(add_ln38_37_fu_599_p2);

assign sext_ln38_65_fu_661_p1 = $signed(tmp_54_fu_654_p3);

assign sext_ln38_66_fu_927_p1 = $signed(add_ln38_43_fu_922_p2);

assign sext_ln38_67_fu_941_p1 = $signed(add_ln38_44_fu_936_p2);

assign sext_ln38_68_fu_1032_p1 = $signed(tmp_55_fu_1025_p3);

assign sext_ln38_69_fu_1046_p1 = $signed(add_ln38_45_fu_1041_p2);

assign sext_ln38_6_fu_714_p1 = $signed(data_q1);

assign sext_ln38_70_fu_1627_p1 = $signed(add_ln38_55_fu_1622_p2);

assign sext_ln38_71_fu_1641_p1 = $signed(add_ln38_56_fu_1636_p2);

assign sext_ln38_72_fu_1730_p1 = $signed(add_ln38_57_fu_1725_p2);

assign sext_ln38_73_fu_1744_p1 = $signed(add_ln38_58_fu_1739_p2);

assign sext_ln38_7_fu_723_p1 = $signed(data_q0);

assign sext_ln38_8_fu_809_p1 = $signed(data_q1);

assign sext_ln38_9_fu_818_p1 = $signed(data_q0);

assign sext_ln38_fu_516_p1 = $signed(data_q1);

assign shl_ln1_fu_681_p3 = {{tmp_57_reg_2244}, {16'd0}};

assign shl_ln38_10_fu_1250_p3 = {{tmp_68_reg_2489}, {16'd0}};

assign shl_ln38_11_fu_1273_p3 = {{tmp_69_fu_1263_p4}, {16'd0}};

assign shl_ln38_12_fu_1345_p3 = {{tmp_70_reg_2526}, {16'd0}};

assign shl_ln38_13_fu_1368_p3 = {{tmp_71_fu_1358_p4}, {16'd0}};

assign shl_ln38_14_fu_1447_p3 = {{tmp_72_reg_2563}, {16'd0}};

assign shl_ln38_15_fu_1470_p3 = {{tmp_73_fu_1460_p4}, {16'd0}};

assign shl_ln38_16_fu_1547_p3 = {{tmp_74_reg_2600}, {16'd0}};

assign shl_ln38_17_fu_1570_p3 = {{tmp_75_fu_1560_p4}, {16'd0}};

assign shl_ln38_18_fu_1650_p3 = {{tmp_76_reg_2637}, {16'd0}};

assign shl_ln38_19_fu_1673_p3 = {{tmp_77_fu_1663_p4}, {16'd0}};

assign shl_ln38_1_fu_752_p3 = {{tmp_58_reg_2293}, {16'd0}};

assign shl_ln38_20_fu_1753_p3 = {{tmp_78_reg_2674}, {16'd0}};

assign shl_ln38_21_fu_1776_p3 = {{tmp_79_fu_1766_p4}, {16'd0}};

assign shl_ln38_22_fu_1828_p3 = {{tmp_80_reg_2711}, {16'd0}};

assign shl_ln38_23_fu_1851_p3 = {{tmp_81_fu_1841_p4}, {16'd0}};

assign shl_ln38_24_fu_1903_p3 = {{tmp_82_reg_2738}, {16'd0}};

assign shl_ln38_25_fu_1926_p3 = {{tmp_83_fu_1916_p4}, {16'd0}};

assign shl_ln38_26_fu_1960_p3 = {{tmp_84_reg_2765}, {16'd0}};

assign shl_ln38_27_fu_1983_p3 = {{tmp_85_fu_1973_p4}, {16'd0}};

assign shl_ln38_28_fu_2007_p3 = {{tmp_s_reg_2782}, {16'd0}};

assign shl_ln38_29_fu_2030_p3 = {{tmp_86_fu_2020_p4}, {16'd0}};

assign shl_ln38_2_fu_775_p3 = {{tmp_59_fu_765_p4}, {16'd0}};

assign shl_ln38_3_fu_847_p3 = {{tmp_60_reg_2330}, {16'd0}};

assign shl_ln38_4_fu_870_p3 = {{tmp_61_fu_860_p4}, {16'd0}};

assign shl_ln38_5_fu_950_p3 = {{tmp_62_reg_2367}, {16'd0}};

assign shl_ln38_6_fu_973_p3 = {{tmp_63_fu_963_p4}, {16'd0}};

assign shl_ln38_7_fu_1055_p3 = {{tmp_64_reg_2404}, {16'd0}};

assign shl_ln38_8_fu_1078_p3 = {{tmp_65_fu_1068_p4}, {16'd0}};

assign shl_ln38_9_fu_1155_p3 = {{tmp_66_reg_2441}, {16'd0}};

assign shl_ln38_s_fu_1178_p3 = {{tmp_67_fu_1168_p4}, {16'd0}};

assign stddev_address0 = j_1_cast_reg_2115_pp0_iter5_reg;

assign stddev_d0 = select_ln43_fu_2075_p3;

assign sub_ln38_10_fu_908_p2 = ($signed(sext_ln38_10_fu_904_p1) - $signed(conv_i_i12_i_reg_2151));

assign sub_ln38_11_fu_917_p2 = ($signed(sext_ln38_11_fu_913_p1) - $signed(conv_i_i12_i_reg_2151));

assign sub_ln38_12_fu_1011_p2 = ($signed(sext_ln38_12_fu_1007_p1) - $signed(conv_i_i12_i_reg_2151));

assign sub_ln38_13_fu_1020_p2 = ($signed(sext_ln38_13_fu_1016_p1) - $signed(conv_i_i12_i_reg_2151));

assign sub_ln38_14_fu_1116_p2 = ($signed(sext_ln38_14_fu_1112_p1) - $signed(conv_i_i12_i_reg_2151));

assign sub_ln38_15_fu_1125_p2 = ($signed(sext_ln38_15_fu_1121_p1) - $signed(conv_i_i12_i_reg_2151));

assign sub_ln38_16_fu_1216_p2 = ($signed(sext_ln38_16_fu_1212_p1) - $signed(conv_i_i12_i_reg_2151));

assign sub_ln38_17_fu_1225_p2 = ($signed(sext_ln38_17_fu_1221_p1) - $signed(conv_i_i12_i_reg_2151));

assign sub_ln38_18_fu_1311_p2 = ($signed(sext_ln38_18_fu_1307_p1) - $signed(conv_i_i12_i_reg_2151));

assign sub_ln38_19_fu_1320_p2 = ($signed(sext_ln38_19_fu_1316_p1) - $signed(conv_i_i12_i_reg_2151));

assign sub_ln38_1_fu_530_p2 = ($signed(sext_ln38_2_fu_526_p1) - $signed(conv_i_i12_i_fu_512_p1));

assign sub_ln38_20_fu_1406_p2 = ($signed(sext_ln38_20_fu_1402_p1) - $signed(conv_i_i12_i_reg_2151));

assign sub_ln38_21_fu_1415_p2 = ($signed(sext_ln38_21_fu_1411_p1) - $signed(conv_i_i12_i_reg_2151));

assign sub_ln38_22_fu_1508_p2 = ($signed(sext_ln38_22_fu_1504_p1) - $signed(conv_i_i12_i_reg_2151));

assign sub_ln38_23_fu_1517_p2 = ($signed(sext_ln38_23_fu_1513_p1) - $signed(conv_i_i12_i_reg_2151));

assign sub_ln38_24_fu_1608_p2 = ($signed(sext_ln38_24_fu_1604_p1) - $signed(conv_i_i12_i_reg_2151));

assign sub_ln38_25_fu_1617_p2 = ($signed(sext_ln38_25_fu_1613_p1) - $signed(conv_i_i12_i_reg_2151));

assign sub_ln38_26_fu_1711_p2 = ($signed(sext_ln38_26_fu_1707_p1) - $signed(conv_i_i12_i_reg_2151));

assign sub_ln38_27_fu_1720_p2 = ($signed(sext_ln38_27_fu_1716_p1) - $signed(conv_i_i12_i_reg_2151));

assign sub_ln38_28_fu_1814_p2 = ($signed(sext_ln38_28_fu_1810_p1) - $signed(conv_i_i12_i_reg_2151));

assign sub_ln38_29_fu_1823_p2 = ($signed(sext_ln38_29_fu_1819_p1) - $signed(conv_i_i12_i_reg_2151));

assign sub_ln38_2_fu_575_p2 = ($signed(sext_ln38_33_fu_571_p1) - $signed(conv_i_i12_i_reg_2151));

assign sub_ln38_30_fu_1889_p2 = ($signed(sext_ln38_30_fu_1885_p1) - $signed(conv_i_i12_i_reg_2151));

assign sub_ln38_31_fu_1898_p2 = ($signed(sext_ln38_31_fu_1894_p1) - $signed(conv_i_i12_i_reg_2151));

assign sub_ln38_3_fu_584_p2 = ($signed(sext_ln38_3_fu_580_p1) - $signed(conv_i_i12_i_reg_2151));

assign sub_ln38_4_fu_637_p2 = ($signed(sext_ln38_4_fu_633_p1) - $signed(conv_i_i12_i_reg_2151));

assign sub_ln38_5_fu_646_p2 = ($signed(sext_ln38_5_fu_642_p1) - $signed(conv_i_i12_i_reg_2151));

assign sub_ln38_6_fu_718_p2 = ($signed(sext_ln38_6_fu_714_p1) - $signed(conv_i_i12_i_reg_2151));

assign sub_ln38_7_fu_727_p2 = ($signed(sext_ln38_7_fu_723_p1) - $signed(conv_i_i12_i_reg_2151));

assign sub_ln38_8_fu_813_p2 = ($signed(sext_ln38_8_fu_809_p1) - $signed(conv_i_i12_i_reg_2151));

assign sub_ln38_9_fu_822_p2 = ($signed(sext_ln38_9_fu_818_p1) - $signed(conv_i_i12_i_reg_2151));

assign sub_ln38_fu_520_p2 = ($signed(sext_ln38_fu_516_p1) - $signed(conv_i_i12_i_fu_512_p1));

assign tmp_54_fu_654_p3 = {{1'd1}, {j_reg_2099}};

assign tmp_55_fu_1025_p3 = {{2'd2}, {j_reg_2099}};

assign tmp_56_cast_fu_1425_p3 = {{5'd21}, {j_reg_2099}};

assign tmp_59_fu_765_p4 = {{add_ln38_1_fu_759_p2[47:16]}};

assign tmp_61_fu_860_p4 = {{add_ln38_3_fu_854_p2[47:16]}};

assign tmp_63_fu_963_p4 = {{add_ln38_5_fu_957_p2[47:16]}};

assign tmp_65_fu_1068_p4 = {{add_ln38_7_fu_1062_p2[47:16]}};

assign tmp_67_fu_1168_p4 = {{add_ln38_9_fu_1162_p2[47:16]}};

assign tmp_69_fu_1263_p4 = {{add_ln38_11_fu_1257_p2[47:16]}};

assign tmp_71_fu_1358_p4 = {{add_ln38_13_fu_1352_p2[47:16]}};

assign tmp_73_fu_1460_p4 = {{add_ln38_15_fu_1454_p2[47:16]}};

assign tmp_75_fu_1560_p4 = {{add_ln38_17_fu_1554_p2[47:16]}};

assign tmp_77_fu_1663_p4 = {{add_ln38_19_fu_1657_p2[47:16]}};

assign tmp_79_fu_1766_p4 = {{add_ln38_21_fu_1760_p2[47:16]}};

assign tmp_81_fu_1841_p4 = {{add_ln38_23_fu_1835_p2[47:16]}};

assign tmp_83_fu_1916_p4 = {{add_ln38_25_fu_1910_p2[47:16]}};

assign tmp_85_fu_1973_p4 = {{add_ln38_27_fu_1967_p2[47:16]}};

assign tmp_86_fu_2020_p4 = {{add_ln38_29_fu_2014_p2[47:16]}};

assign x_fu_2066_p1 = sdiv_ln39_reg_2797[31:0];

assign zext_ln38_10_fu_594_p1 = add_ln38_36_fu_589_p2;

assign zext_ln38_11_fu_608_p1 = $unsigned(sext_ln38_64_fu_604_p1);

assign zext_ln38_12_fu_665_p1 = $unsigned(sext_ln38_65_fu_661_p1);

assign zext_ln38_13_fu_676_p1 = add_ln38_38_fu_670_p2;

assign zext_ln38_14_fu_737_p1 = add_ln38_39_fu_732_p2;

assign zext_ln38_15_fu_747_p1 = add_ln38_40_fu_742_p2;

assign zext_ln38_16_fu_832_p1 = add_ln38_41_fu_827_p2;

assign zext_ln38_17_fu_842_p1 = add_ln38_42_fu_837_p2;

assign zext_ln38_18_fu_931_p1 = $unsigned(sext_ln38_66_fu_927_p1);

assign zext_ln38_19_fu_945_p1 = $unsigned(sext_ln38_67_fu_941_p1);

assign zext_ln38_1_fu_651_p1 = j_reg_2099;

assign zext_ln38_20_fu_1036_p1 = $unsigned(sext_ln38_68_fu_1032_p1);

assign zext_ln38_21_fu_1050_p1 = $unsigned(sext_ln38_69_fu_1046_p1);

assign zext_ln38_22_fu_1139_p1 = add_ln38_46_fu_1133_p2;

assign zext_ln38_23_fu_1150_p1 = add_ln38_47_fu_1144_p2;

assign zext_ln38_24_fu_1235_p1 = add_ln38_48_fu_1230_p2;

assign zext_ln38_25_fu_1245_p1 = add_ln38_49_fu_1240_p2;

assign zext_ln38_26_fu_1330_p1 = add_ln38_50_fu_1325_p2;

assign zext_ln38_27_fu_1340_p1 = add_ln38_51_fu_1335_p2;

assign zext_ln38_28_fu_1432_p1 = tmp_56_cast_fu_1425_p3;

assign zext_ln38_29_fu_1442_p1 = add_ln38_52_fu_1437_p2;

assign zext_ln38_2_fu_487_p1 = j_reg_2099;

assign zext_ln38_30_fu_1532_p1 = add_ln38_53_fu_1527_p2;

assign zext_ln38_31_fu_1542_p1 = add_ln38_54_fu_1537_p2;

assign zext_ln38_32_fu_1631_p1 = $unsigned(sext_ln38_70_fu_1627_p1);

assign zext_ln38_33_fu_1645_p1 = $unsigned(sext_ln38_71_fu_1641_p1);

assign zext_ln38_34_fu_1734_p1 = $unsigned(sext_ln38_72_fu_1730_p1);

assign zext_ln38_35_fu_1748_p1 = $unsigned(sext_ln38_73_fu_1744_p1);

assign zext_ln38_3_fu_536_p1 = j_reg_2099;

assign zext_ln38_4_fu_472_p1 = ap_sig_allocacmp_j;

assign zext_ln38_5_fu_482_p1 = add_ln38_31_fu_476_p2;

assign zext_ln38_6_fu_496_p1 = add_ln38_32_fu_490_p2;

assign zext_ln38_7_fu_507_p1 = add_ln38_33_fu_501_p2;

assign zext_ln38_8_fu_545_p1 = add_ln38_34_fu_539_p2;

assign zext_ln38_9_fu_556_p1 = add_ln38_35_fu_550_p2;

assign zext_ln38_fu_1130_p1 = j_reg_2099;

always @ (posedge ap_clk) begin
    j_1_cast_reg_2115[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000000;
    j_1_cast_reg_2115_pp0_iter1_reg[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000000;
    j_1_cast_reg_2115_pp0_iter2_reg[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000000;
    j_1_cast_reg_2115_pp0_iter3_reg[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000000;
    j_1_cast_reg_2115_pp0_iter4_reg[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000000;
    j_1_cast_reg_2115_pp0_iter5_reg[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000000;
    zext_ln38_2_reg_2135[6:5] <= 2'b00;
    zext_ln38_3_reg_2195[7:5] <= 3'b000;
    zext_ln38_1_reg_2271[8:5] <= 4'b0000;
    zext_ln38_reg_2468[9:5] <= 5'b00000;
end

endmodule //kernel_correlation_kernel_correlation_Pipeline_VITIS_LOOP_34_3
