

================================================================
== Vivado HLS Report for 'merge_Loop_Read_Mat_s'
================================================================
* Date:           Wed Mar 18 11:36:32 2020

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        WeedD
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 50.00 ns | 7.268 ns |   6.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval   | Pipeline|
    |   min   |   max   |    min   |    max   | min |   max  |   Type  |
    +---------+---------+----------+----------+-----+--------+---------+
    |        7|   115205| 0.350 us | 5.760 ms |    7|  115205|   none  |
    +---------+---------+----------+----------+-----+--------+---------+

    + Detail: 
        * Instance: 
        +-----------------------+--------+---------+---------+----------+----------+-----+-----+----------+
        |                       |        |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
        |        Instance       | Module |   min   |   max   |    min   |    max   | min | max |   Type   |
        +-----------------------+--------+---------+---------+----------+----------+-----+-----+----------+
        |grp_read_r_fu_112      |read_r  |        0|        0|   0 ns   |   0 ns   |    1|    1| function |
        |tmp_V_4_read_r_fu_118  |read_r  |        0|        0|   0 ns   |   0 ns   |    1|    1| function |
        +-----------------------+--------+---------+---------+----------+----------+-----+-----+----------+

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+-----------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |    Trip   |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  |   Count   | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+-----------+----------+
        |- Read_Mat_Loop_L  |        2|   115200|         3|          2|          1| 1 ~ 57600 |    yes   |
        +-------------------+---------+---------+----------+-----------+-----------+-----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      1|       -|      -|    -|
|Expression       |        -|      -|       0|     71|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       2|     22|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    197|    -|
|Register         |        -|      -|      84|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      1|      86|    290|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------+--------+---------+-------+---+----+-----+
    |        Instance       | Module | BRAM_18K| DSP48E| FF| LUT| URAM|
    +-----------------------+--------+---------+-------+---+----+-----+
    |grp_read_r_fu_112      |read_r  |        0|      0|  1|  11|    0|
    |tmp_V_4_read_r_fu_118  |read_r  |        0|      0|  1|  11|    0|
    +-----------------------+--------+---------+-------+---+----+-----+
    |Total                  |        |        0|      0|  2|  22|    0|
    +-----------------------+--------+---------+-------+---+----+-----+

    * DSP48E: 
    +---------------------------+----------------------+-----------+
    |          Instance         |        Module        | Expression|
    +---------------------------+----------------------+-----------+
    |ip_accel_app_mul_7jG_U506  |ip_accel_app_mul_7jG  |  i0 * i1  |
    +---------------------------+----------------------+-----------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------------------+----------+-------+---+----+------------+------------+
    |                 Variable Name                 | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------------------+----------+-------+---+----+------------+------------+
    |add_ln317_fu_135_p2                            |     +    |      0|  0|  25|          18|           1|
    |ap_block_pp0_stage0_01001                      |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001_ignoreCallOp36       |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_11001                      |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_11001_ignoreCallOp28       |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_11001_ignoreCallOp29       |    and   |      0|  0|   2|           1|           1|
    |ap_block_state6_pp0_stage1_iter0_ignore_call4  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state6_pp0_stage1_iter0_ignore_call6  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_107                               |    and   |      0|  0|   2|           1|           1|
    |ap_condition_90                                |    and   |      0|  0|   2|           1|           1|
    |icmp_ln317_fu_130_p2                           |   icmp   |      0|  0|  18|          18|          18|
    |ap_block_state1                                |    or    |      0|  0|   2|           1|           1|
    |ap_block_state6_pp0_stage1_iter0               |    or    |      0|  0|   2|           1|           1|
    |ap_block_state7_pp0_stage0_iter1               |    or    |      0|  0|   2|           1|           1|
    |ap_block_state7_pp0_stage0_iter1_ignore_call8  |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                                  |    xor   |      0|  0|   2|           1|           2|
    +-----------------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                          |          |      0|  0|  71|          50|          34|
    +-----------------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------------------+----+-----------+-----+-----------+
    |                          Name                         | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                              |  41|          8|    1|          8|
    |ap_done                                                |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                                |   9|          2|    1|          2|
    |ap_phi_mux_indvar_flatten_phi_fu_105_p4                |   9|          2|   18|         36|
    |grp_read_r_fu_112_Mat_0_180_320_1_data_V_addr_dout     |   9|          2|    8|         16|
    |grp_read_r_fu_112_Mat_0_180_320_1_data_V_addr_empty_n  |   9|          2|    1|          2|
    |indvar_flatten_reg_101                                 |   9|          2|   18|         36|
    |p_in1_V_V_blk_n                                        |   9|          2|    1|          2|
    |p_in2_V_V_blk_n                                        |   9|          2|    1|          2|
    |p_in3_V_V_blk_n                                        |   9|          2|    1|          2|
    |p_src1_cols_load7_loc_blk_n                            |   9|          2|    1|          2|
    |p_src1_cols_load7_loc_out_blk_n                        |   9|          2|    1|          2|
    |p_src1_data_V_blk_n                                    |   9|          2|    1|          2|
    |p_src1_data_V_read                                     |   9|          2|    1|          2|
    |p_src2_data_V_blk_n                                    |  15|          3|    1|          3|
    |p_src2_data_V_read                                     |  15|          3|    1|          3|
    |real_start                                             |   9|          2|    1|          2|
    +-------------------------------------------------------+----+-----------+-----+-----------+
    |Total                                                  | 197|         42|   58|        124|
    +-------------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+----+----+-----+-----------+
    |                Name                | FF | LUT| Bits| Const Bits|
    +------------------------------------+----+----+-----+-----------+
    |add_ln317_reg_161                   |  18|   0|   18|          0|
    |ap_CS_fsm                           |   7|   0|    7|          0|
    |ap_done_reg                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1             |   1|   0|    1|          0|
    |bound_reg_152                       |  18|   0|   18|          0|
    |grp_read_r_fu_112_ap_start_reg      |   1|   0|    1|          0|
    |icmp_ln317_reg_157                  |   1|   0|    1|          0|
    |indvar_flatten_reg_101              |  18|   0|   18|          0|
    |start_once_reg                      |   1|   0|    1|          0|
    |tmp_V_4_read_r_fu_118_ap_start_reg  |   1|   0|    1|          0|
    |tmp_V_4_reg_171                     |   8|   0|    8|          0|
    |tmp_V_reg_166                       |   8|   0|    8|          0|
    +------------------------------------+----+----+-----+-----------+
    |Total                               |  84|   0|   84|          0|
    +------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------------+-----+-----+------------+---------------------------+--------------+
|             RTL Ports            | Dir | Bits|  Protocol  |       Source Object       |    C Type    |
+----------------------------------+-----+-----+------------+---------------------------+--------------+
|ap_clk                            |  in |    1| ap_ctrl_hs |    merge_Loop_Read_Mat_   | return value |
|ap_rst                            |  in |    1| ap_ctrl_hs |    merge_Loop_Read_Mat_   | return value |
|ap_start                          |  in |    1| ap_ctrl_hs |    merge_Loop_Read_Mat_   | return value |
|start_full_n                      |  in |    1| ap_ctrl_hs |    merge_Loop_Read_Mat_   | return value |
|ap_done                           | out |    1| ap_ctrl_hs |    merge_Loop_Read_Mat_   | return value |
|ap_continue                       |  in |    1| ap_ctrl_hs |    merge_Loop_Read_Mat_   | return value |
|ap_idle                           | out |    1| ap_ctrl_hs |    merge_Loop_Read_Mat_   | return value |
|ap_ready                          | out |    1| ap_ctrl_hs |    merge_Loop_Read_Mat_   | return value |
|start_out                         | out |    1| ap_ctrl_hs |    merge_Loop_Read_Mat_   | return value |
|start_write                       | out |    1| ap_ctrl_hs |    merge_Loop_Read_Mat_   | return value |
|p_src1_cols_load7_loc_dout        |  in |   10|   ap_fifo  |   p_src1_cols_load7_loc   |    pointer   |
|p_src1_cols_load7_loc_empty_n     |  in |    1|   ap_fifo  |   p_src1_cols_load7_loc   |    pointer   |
|p_src1_cols_load7_loc_read        | out |    1|   ap_fifo  |   p_src1_cols_load7_loc   |    pointer   |
|p_src1_data_V_dout                |  in |    8|   ap_fifo  |       p_src1_data_V       |    pointer   |
|p_src1_data_V_empty_n             |  in |    1|   ap_fifo  |       p_src1_data_V       |    pointer   |
|p_src1_data_V_read                | out |    1|   ap_fifo  |       p_src1_data_V       |    pointer   |
|p_in1_V_V_din                     | out |    8|   ap_fifo  |         p_in1_V_V         |    pointer   |
|p_in1_V_V_full_n                  |  in |    1|   ap_fifo  |         p_in1_V_V         |    pointer   |
|p_in1_V_V_write                   | out |    1|   ap_fifo  |         p_in1_V_V         |    pointer   |
|p_src2_data_V_dout                |  in |    8|   ap_fifo  |       p_src2_data_V       |    pointer   |
|p_src2_data_V_empty_n             |  in |    1|   ap_fifo  |       p_src2_data_V       |    pointer   |
|p_src2_data_V_read                | out |    1|   ap_fifo  |       p_src2_data_V       |    pointer   |
|p_in2_V_V_din                     | out |    8|   ap_fifo  |         p_in2_V_V         |    pointer   |
|p_in2_V_V_full_n                  |  in |    1|   ap_fifo  |         p_in2_V_V         |    pointer   |
|p_in2_V_V_write                   | out |    1|   ap_fifo  |         p_in2_V_V         |    pointer   |
|p_in3_V_V_din                     | out |    8|   ap_fifo  |         p_in3_V_V         |    pointer   |
|p_in3_V_V_full_n                  |  in |    1|   ap_fifo  |         p_in3_V_V         |    pointer   |
|p_in3_V_V_write                   | out |    1|   ap_fifo  |         p_in3_V_V         |    pointer   |
|p_src1_cols_load7_loc_out_din     | out |   10|   ap_fifo  | p_src1_cols_load7_loc_out |    pointer   |
|p_src1_cols_load7_loc_out_full_n  |  in |    1|   ap_fifo  | p_src1_cols_load7_loc_out |    pointer   |
|p_src1_cols_load7_loc_out_write   | out |    1|   ap_fifo  | p_src1_cols_load7_loc_out |    pointer   |
+----------------------------------+-----+-----+------------+---------------------------+--------------+

