<?xml version="1.0" encoding="UTF-8"?>
<probeData version="1" minor="2">
  <probeset name="EDA_PROBESET" active="true">
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="4"/>
      </probeOptions>
      <nets>
        <net name="front_led_o_OBUF[3]"/>
        <net name="front_led_o_OBUF[2]"/>
        <net name="front_led_o_OBUF[1]"/>
        <net name="front_led_o_OBUF[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="1"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="32"/>
      </probeOptions>
      <nets>
        <net name="u4/BRAM_SINGLE_MACRO_inst/do_o[31]"/>
        <net name="u4/BRAM_SINGLE_MACRO_inst/do_o[30]"/>
        <net name="u4/BRAM_SINGLE_MACRO_inst/do_o[29]"/>
        <net name="u4/BRAM_SINGLE_MACRO_inst/do_o[28]"/>
        <net name="u4/BRAM_SINGLE_MACRO_inst/do_o[27]"/>
        <net name="u4/BRAM_SINGLE_MACRO_inst/do_o[26]"/>
        <net name="u4/BRAM_SINGLE_MACRO_inst/do_o[25]"/>
        <net name="u4/BRAM_SINGLE_MACRO_inst/do_o[24]"/>
        <net name="u4/BRAM_SINGLE_MACRO_inst/do_o[23]"/>
        <net name="u4/BRAM_SINGLE_MACRO_inst/do_o[22]"/>
        <net name="u4/BRAM_SINGLE_MACRO_inst/do_o[21]"/>
        <net name="u4/BRAM_SINGLE_MACRO_inst/do_o[20]"/>
        <net name="u4/BRAM_SINGLE_MACRO_inst/do_o[19]"/>
        <net name="u4/BRAM_SINGLE_MACRO_inst/do_o[18]"/>
        <net name="u4/BRAM_SINGLE_MACRO_inst/do_o[17]"/>
        <net name="u4/BRAM_SINGLE_MACRO_inst/do_o[16]"/>
        <net name="u4/BRAM_SINGLE_MACRO_inst/do_o[15]"/>
        <net name="u4/BRAM_SINGLE_MACRO_inst/do_o[14]"/>
        <net name="u4/BRAM_SINGLE_MACRO_inst/do_o[13]"/>
        <net name="u4/BRAM_SINGLE_MACRO_inst/do_o[12]"/>
        <net name="u4/BRAM_SINGLE_MACRO_inst/do_o[11]"/>
        <net name="u4/BRAM_SINGLE_MACRO_inst/do_o[10]"/>
        <net name="u4/BRAM_SINGLE_MACRO_inst/do_o[9]"/>
        <net name="u4/BRAM_SINGLE_MACRO_inst/do_o[8]"/>
        <net name="u4/BRAM_SINGLE_MACRO_inst/do_o[7]"/>
        <net name="u4/BRAM_SINGLE_MACRO_inst/do_o[6]"/>
        <net name="u4/BRAM_SINGLE_MACRO_inst/do_o[5]"/>
        <net name="u4/BRAM_SINGLE_MACRO_inst/do_o[4]"/>
        <net name="u4/BRAM_SINGLE_MACRO_inst/do_o[3]"/>
        <net name="u4/BRAM_SINGLE_MACRO_inst/do_o[2]"/>
        <net name="u4/BRAM_SINGLE_MACRO_inst/do_o[1]"/>
        <net name="u4/BRAM_SINGLE_MACRO_inst/do_o[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="2"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="ram_en_s"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="3"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="rst_i_IBUF"/>
      </nets>
    </probe>
  </probeset>
</probeData>
