<?xml version="1.0" encoding="UTF-8"?>
<?xml-stylesheet type="text/xsl" href="default.xsl"?>
<fr:tree
toc="true"
numbered="true"
show-heading="true"
show-metadata="true"
expanded="true"
root="false"
xmlns:fr="http://www.jonmsterling.com/jms-005P.xml"><fr:frontmatter><fr:anchor>464</fr:anchor><fr:addr
type="user">riscv-is-manual</fr:addr><fr:route>riscv-is-manual.xml</fr:route><fr:title
text="The RISC-V Instruction Set Manual">The RISC-V Instruction Set Manual</fr:title><fr:taxon>Reference</fr:taxon><fr:authors><fr:author>Andrew Waterman, Krste Asanovic, SiFive Inc.</fr:author></fr:authors><fr:meta
name="external">https://riscv.org/wp-content/uploads/2017/05/riscv-spec-v2.2.pdf</fr:meta></fr:frontmatter><fr:mainmatter /><fr:backmatter><fr:tree
toc="false"
numbered="false"
show-heading="true"
show-metadata="false"
expanded="true"
root="false"
xmlns:fr="http://www.jonmsterling.com/jms-005P.xml"><fr:frontmatter><fr:title
text="Backlinks">Backlinks</fr:title><fr:authors /></fr:frontmatter><fr:mainmatter><fr:tree
toc="true"
numbered="false"
show-heading="true"
show-metadata="true"
expanded="false"
root="false"
xmlns:fr="http://www.jonmsterling.com/jms-005P.xml"><fr:frontmatter><fr:anchor>466</fr:anchor><fr:addr
type="user">riscv-0002</fr:addr><fr:route>riscv-0002.xml</fr:route><fr:title
text="General Registers">General Registers</fr:title><fr:date><fr:year>2024</fr:year><fr:month>10</fr:month><fr:day>19</fr:day></fr:date><fr:authors><fr:author><fr:link
type="local"
href="epoche.xml"
addr="epoche"
title="Epoche">Epoche</fr:link></fr:author></fr:authors></fr:frontmatter><fr:mainmatter><fr:p>See <fr:link
type="local"
href="riscv-is-manual.xml"
addr="riscv-is-manual"
title="The RISC-V Instruction Set Manual">The RISC-V Instruction Set Manual</fr:link> Table 20.1: Assembler mnemonics for RISC-V integer and floating-point registers.</fr:p></fr:mainmatter><fr:backmatter /></fr:tree></fr:mainmatter><fr:backmatter /></fr:tree></fr:backmatter></fr:tree>