$date
	Sat Apr 23 13:45:54 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module voter_if_tb $end
$scope module voter_1 $end
$var wire 4 ! I [3:0] $end
$var reg 3 " O [3:1] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b100 "
b0 !
$end
#10
b1 !
#20
b10 !
#30
b110 "
b11 !
#40
b100 !
#50
b101 !
#60
b110 !
#70
b111 "
b111 !
#80
b1000 !
#90
b1001 !
#100
b1010 !
#110
b1011 !
#120
b1100 !
#130
b1101 !
#140
b1110 !
#150
b1111 !
