#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x1387060b0 .scope module, "MUX2x1_tb" "MUX2x1_tb" 2 3;
 .timescale -9 -12;
P_0x138706220 .param/l "WIDTH_32" 0 2 6, +C4<00000000000000000000000000100000>;
P_0x138706260 .param/l "WIDTH_5" 0 2 5, +C4<00000000000000000000000000000101>;
v0x138720550_0 .var "input0_32bit", 31 0;
v0x138720600_0 .var "input0_5bit", 4 0;
v0x1387206b0_0 .var "input1_32bit", 31 0;
v0x138720780_0 .var "input1_5bit", 4 0;
v0x138720830_0 .net "mux_out_32bit", 31 0, v0x13871fe20_0;  1 drivers
v0x138720900_0 .net "mux_out_5bit", 4 0, v0x138720480_0;  1 drivers
v0x1387209b0_0 .var "sel_32bit", 0 0;
v0x138720a60_0 .var "sel_5bit", 0 0;
S_0x13870fcd0 .scope module, "mux32bit" "MUX2x1" 2 25, 3 3 0, S_0x1387060b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "input0";
    .port_info 1 /INPUT 32 "input1";
    .port_info 2 /INPUT 1 "SEL";
    .port_info 3 /OUTPUT 32 "mux_out";
P_0x138707b60 .param/l "WIDTH" 0 3 3, +C4<00000000000000000000000000100000>;
v0x13870fe40_0 .net "SEL", 0 0, v0x1387209b0_0;  1 drivers
v0x13871fcf0_0 .net "input0", 31 0, v0x138720550_0;  1 drivers
v0x13871fd90_0 .net "input1", 31 0, v0x1387206b0_0;  1 drivers
v0x13871fe20_0 .var "mux_out", 31 0;
E_0x138706860 .event anyedge, v0x13870fe40_0, v0x13871fcf0_0, v0x13871fd90_0;
S_0x13871fef0 .scope module, "mux5bit" "MUX2x1" 2 18, 3 3 0, S_0x1387060b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "input0";
    .port_info 1 /INPUT 5 "input1";
    .port_info 2 /INPUT 1 "SEL";
    .port_info 3 /OUTPUT 5 "mux_out";
P_0x1387200c0 .param/l "WIDTH" 0 3 3, +C4<00000000000000000000000000000101>;
v0x1387202a0_0 .net "SEL", 0 0, v0x138720a60_0;  1 drivers
v0x138720350_0 .net "input0", 4 0, v0x138720600_0;  1 drivers
v0x1387203f0_0 .net "input1", 4 0, v0x138720780_0;  1 drivers
v0x138720480_0 .var "mux_out", 4 0;
E_0x138720240 .event anyedge, v0x1387202a0_0, v0x138720350_0, v0x1387203f0_0;
    .scope S_0x13871fef0;
T_0 ;
    %wait E_0x138720240;
    %load/vec4 v0x1387202a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %pushi/vec4 31, 31, 5;
    %store/vec4 v0x138720480_0, 0, 5;
    %jmp T_0.3;
T_0.0 ;
    %load/vec4 v0x138720350_0;
    %store/vec4 v0x138720480_0, 0, 5;
    %jmp T_0.3;
T_0.1 ;
    %load/vec4 v0x1387203f0_0;
    %store/vec4 v0x138720480_0, 0, 5;
    %jmp T_0.3;
T_0.3 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x13870fcd0;
T_1 ;
    %wait E_0x138706860;
    %load/vec4 v0x13870fe40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x13871fe20_0, 0, 32;
    %jmp T_1.3;
T_1.0 ;
    %load/vec4 v0x13871fcf0_0;
    %store/vec4 v0x13871fe20_0, 0, 32;
    %jmp T_1.3;
T_1.1 ;
    %load/vec4 v0x13871fd90_0;
    %store/vec4 v0x13871fe20_0, 0, 32;
    %jmp T_1.3;
T_1.3 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x1387060b0;
T_2 ;
    %vpi_call 2 34 "$display", "Testing 5-bit MUX..." {0 0 0};
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x138720600_0, 0, 5;
    %pushi/vec4 31, 0, 5;
    %store/vec4 v0x138720780_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x138720a60_0, 0, 1;
    %delay 5000, 0;
    %vpi_call 2 39 "$display", "SEL=0, mux_out_5bit=%b (Expected: 00001)", v0x138720900_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x138720a60_0, 0, 1;
    %delay 5000, 0;
    %vpi_call 2 42 "$display", "SEL=1, mux_out_5bit=%b (Expected: 11111)", v0x138720900_0 {0 0 0};
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x138720a60_0, 0, 1;
    %delay 5000, 0;
    %vpi_call 2 45 "$display", "SEL=X, mux_out_5bit=%b (Expected: XXXXX)", v0x138720900_0 {0 0 0};
    %vpi_call 2 48 "$display", "\012Testing 32-bit MUX..." {0 0 0};
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x138720550_0, 0, 32;
    %pushi/vec4 65535, 0, 32;
    %store/vec4 v0x1387206b0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1387209b0_0, 0, 1;
    %delay 5000, 0;
    %vpi_call 2 53 "$display", "SEL=0, mux_out_32bit=%h (Expected: 00000001)", v0x138720830_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1387209b0_0, 0, 1;
    %delay 5000, 0;
    %vpi_call 2 56 "$display", "SEL=1, mux_out_32bit=%h (Expected: 0000FFFF)", v0x138720830_0 {0 0 0};
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x1387209b0_0, 0, 1;
    %delay 5000, 0;
    %vpi_call 2 59 "$display", "SEL=X, mux_out_32bit=%h (Expected: XXXXXXXX)", v0x138720830_0 {0 0 0};
    %vpi_call 2 60 "$finish" {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "MUX_tb.v";
    "MUX2x1.v";
