OpenROAD b16bda7e82721d10566ff7e2b68f1ff0be9f9e38 
Features included (+) or not (-): +Charts +GPU +GUI +Python
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
define_corners Typical
read_liberty -corner Typical /root/.volare/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
Using 1e-12 for capacitance...
Using 1e+03 for resistance...
Using 1e-09 for time...
Using 1e+00 for voltage...
Using 1e-03 for current...
Using 1e-09 for power...
Using 1e-06 for distance...
[INFO]: Reading ODB at '/openlane/designs/ZeroToFiveCounter/runs/RUN_2025.05.23_11.22.06/tmp/routing/21-fill.odb'…
Reading design constraints file at '/openlane/designs/ZeroToFiveCounter/src/ZeroToFiveCounter.sdc'…
[INFO ORD-0030] Using 2 thread(s).
[INFO DRT-0149] Reading tech and libs.
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       29
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   ZeroToFiveCounter
Die area:                 ( 0 0 ) ( 200000 200000 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     3615
Number of terminals:      19
Number of snets:          2
Number of nets:           224

[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 131.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] FR_VIA shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 25538.
[INFO DRT-0033] mcon shape region query size = 40080.
[INFO DRT-0033] met1 shape region query size = 8278.
[INFO DRT-0033] via shape region query size = 2640.
[INFO DRT-0033] met2 shape region query size = 1584.
[INFO DRT-0033] via2 shape region query size = 2112.
[INFO DRT-0033] met3 shape region query size = 1601.
[INFO DRT-0033] via3 shape region query size = 2112.
[INFO DRT-0033] met4 shape region query size = 672.
[INFO DRT-0033] via4 shape region query size = 112.
[INFO DRT-0033] met5 shape region query size = 140.
[INFO DRT-0165] Start pin access.
[INFO DRT-0078]   Complete 375 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0081]   Complete 113 unique inst patterns.
[INFO DRT-0084]   Complete 247 groups.
#scanned instances     = 3615
#unique  instances     = 131
#stdCellGenAp          = 3019
#stdCellValidPlanarAp  = 28
#stdCellValidViaAp     = 2178
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 700
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:10, elapsed time = 00:00:04, memory = 129.19 (MB), peak = 129.19 (MB)

Number of guides:     2510

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 28 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 28 STEP 6900 ;
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 677.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 769.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 464.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 30.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 7.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 1148 vertical wires in 1 frboxes and 799 horizontal wires in 1 frboxes.
[INFO DRT-0186] Done with 97 vertical wires in 1 frboxes and 210 horizontal wires in 1 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 140.94 (MB), peak = 140.94 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 140.94 (MB), peak = 140.94 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 152.22 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:00, memory = 166.23 (MB).
    Completing 30% with 41 violations.
    elapsed time = 00:00:01, memory = 174.85 (MB).
    Completing 40% with 41 violations.
    elapsed time = 00:00:01, memory = 171.84 (MB).
    Completing 50% with 41 violations.
    elapsed time = 00:00:01, memory = 173.64 (MB).
    Completing 60% with 59 violations.
    elapsed time = 00:00:01, memory = 185.89 (MB).
    Completing 70% with 59 violations.
    elapsed time = 00:00:02, memory = 180.38 (MB).
    Completing 80% with 72 violations.
    elapsed time = 00:00:02, memory = 187.20 (MB).
    Completing 90% with 72 violations.
    elapsed time = 00:00:02, memory = 182.18 (MB).
    Completing 100% with 83 violations.
    elapsed time = 00:00:02, memory = 182.18 (MB).
[INFO DRT-0199]   Number of violations = 107.
Viol/Layer        met1   met2   met3
Metal Spacing       13      0      1
Min Hole             1      0      0
Recheck             17      6      1
Short               62      6      0
[INFO DRT-0267] cpu time = 00:00:05, elapsed time = 00:00:02, memory = 520.72 (MB), peak = 520.72 (MB)
Total wire length = 34821 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 18202 um.
Total wire length on LAYER met2 = 15790 um.
Total wire length on LAYER met3 = 481 um.
Total wire length on LAYER met4 = 347 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 1834.
Up-via summary (total 1834):

-----------------------
 FR_MASTERSLICE       0
            li1     705
           met1    1081
           met2      36
           met3      12
           met4       0
-----------------------
                   1834


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 107 violations.
    elapsed time = 00:00:00, memory = 520.72 (MB).
    Completing 20% with 107 violations.
    elapsed time = 00:00:00, memory = 520.72 (MB).
    Completing 30% with 107 violations.
    elapsed time = 00:00:00, memory = 528.58 (MB).
    Completing 40% with 85 violations.
    elapsed time = 00:00:00, memory = 522.52 (MB).
    Completing 50% with 85 violations.
    elapsed time = 00:00:00, memory = 522.52 (MB).
    Completing 60% with 85 violations.
    elapsed time = 00:00:00, memory = 522.52 (MB).
    Completing 70% with 69 violations.
    elapsed time = 00:00:01, memory = 522.52 (MB).
    Completing 80% with 69 violations.
    elapsed time = 00:00:01, memory = 522.52 (MB).
    Completing 90% with 36 violations.
    elapsed time = 00:00:01, memory = 523.55 (MB).
    Completing 100% with 18 violations.
    elapsed time = 00:00:01, memory = 523.55 (MB).
[INFO DRT-0199]   Number of violations = 18.
Viol/Layer        met1
Short               18
[INFO DRT-0267] cpu time = 00:00:04, elapsed time = 00:00:02, memory = 526.76 (MB), peak = 528.58 (MB)
Total wire length = 34793 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 18169 um.
Total wire length on LAYER met2 = 15793 um.
Total wire length on LAYER met3 = 481 um.
Total wire length on LAYER met4 = 349 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 1827.
Up-via summary (total 1827):

-----------------------
 FR_MASTERSLICE       0
            li1     705
           met1    1073
           met2      36
           met3      13
           met4       0
-----------------------
                   1827


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 18 violations.
    elapsed time = 00:00:00, memory = 526.76 (MB).
    Completing 20% with 18 violations.
    elapsed time = 00:00:00, memory = 526.76 (MB).
    Completing 30% with 18 violations.
    elapsed time = 00:00:00, memory = 526.76 (MB).
    Completing 40% with 25 violations.
    elapsed time = 00:00:00, memory = 526.76 (MB).
    Completing 50% with 25 violations.
    elapsed time = 00:00:00, memory = 527.02 (MB).
    Completing 60% with 25 violations.
    elapsed time = 00:00:00, memory = 527.02 (MB).
    Completing 70% with 26 violations.
    elapsed time = 00:00:00, memory = 527.02 (MB).
    Completing 80% with 26 violations.
    elapsed time = 00:00:00, memory = 527.02 (MB).
    Completing 90% with 19 violations.
    elapsed time = 00:00:00, memory = 527.02 (MB).
    Completing 100% with 18 violations.
    elapsed time = 00:00:01, memory = 527.02 (MB).
[INFO DRT-0199]   Number of violations = 18.
Viol/Layer        met1   met2
Metal Spacing        2      0
Short               14      2
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:01, memory = 527.02 (MB), peak = 528.58 (MB)
Total wire length = 34778 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 18183 um.
Total wire length on LAYER met2 = 15775 um.
Total wire length on LAYER met3 = 469 um.
Total wire length on LAYER met4 = 349 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 1796.
Up-via summary (total 1796):

-----------------------
 FR_MASTERSLICE       0
            li1     705
           met1    1045
           met2      34
           met3      12
           met4       0
-----------------------
                   1796


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 18 violations.
    elapsed time = 00:00:00, memory = 527.02 (MB).
    Completing 20% with 18 violations.
    elapsed time = 00:00:00, memory = 527.02 (MB).
    Completing 30% with 18 violations.
    elapsed time = 00:00:00, memory = 527.02 (MB).
    Completing 40% with 18 violations.
    elapsed time = 00:00:00, memory = 527.02 (MB).
    Completing 50% with 18 violations.
    elapsed time = 00:00:00, memory = 527.02 (MB).
    Completing 60% with 14 violations.
    elapsed time = 00:00:00, memory = 527.02 (MB).
    Completing 70% with 14 violations.
    elapsed time = 00:00:00, memory = 527.02 (MB).
    Completing 80% with 2 violations.
    elapsed time = 00:00:00, memory = 527.02 (MB).
    Completing 90% with 2 violations.
    elapsed time = 00:00:00, memory = 527.02 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 527.02 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 527.02 (MB), peak = 528.58 (MB)
Total wire length = 34792 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 18183 um.
Total wire length on LAYER met2 = 15778 um.
Total wire length on LAYER met3 = 480 um.
Total wire length on LAYER met4 = 349 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 1813.
Up-via summary (total 1813):

-----------------------
 FR_MASTERSLICE       0
            li1     705
           met1    1058
           met2      38
           met3      12
           met4       0
-----------------------
                   1813


[INFO DRT-0198] Complete detail routing.
Total wire length = 34792 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 18183 um.
Total wire length on LAYER met2 = 15778 um.
Total wire length on LAYER met3 = 480 um.
Total wire length on LAYER met4 = 349 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 1813.
Up-via summary (total 1813):

-----------------------
 FR_MASTERSLICE       0
            li1     705
           met1    1058
           met2      38
           met3      12
           met4       0
-----------------------
                   1813


[INFO DRT-0267] cpu time = 00:00:13, elapsed time = 00:00:06, memory = 527.02 (MB), peak = 528.58 (MB)

[INFO DRT-0180] Post processing.
Setting global connections for newly added cells…
Writing OpenROAD database to '/openlane/designs/ZeroToFiveCounter/runs/RUN_2025.05.23_11.22.06/results/routing/ZeroToFiveCounter.odb'…
Writing netlist to '/openlane/designs/ZeroToFiveCounter/runs/RUN_2025.05.23_11.22.06/results/routing/ZeroToFiveCounter.nl.v'…
Writing powered netlist to '/openlane/designs/ZeroToFiveCounter/runs/RUN_2025.05.23_11.22.06/results/routing/ZeroToFiveCounter.pnl.v'…
Writing layout to '/openlane/designs/ZeroToFiveCounter/runs/RUN_2025.05.23_11.22.06/results/routing/ZeroToFiveCounter.def'…
