\hypertarget{struct_a_d_c___init_type_def}{}\section{A\+D\+C\+\_\+\+Init\+Type\+Def Struct Reference}
\label{struct_a_d_c___init_type_def}\index{ADC\_InitTypeDef@{ADC\_InitTypeDef}}


A\+DC Init structure definition.  




{\ttfamily \#include $<$stm32f10x\+\_\+adc.\+h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___init_type_def_a7876bb5e90dfb86b6d3125f00dbc1c62}{A\+D\+C\+\_\+\+Mode}}
\item 
\mbox{\hyperlink{group___exported__types_gac9a7e9a35d2513ec15c3b537aaa4fba1}{Functional\+State}} \mbox{\hyperlink{struct_a_d_c___init_type_def_aa48a8ce21112f7262d5447bfe568e4b3}{A\+D\+C\+\_\+\+Scan\+Conv\+Mode}}
\item 
\mbox{\hyperlink{group___exported__types_gac9a7e9a35d2513ec15c3b537aaa4fba1}{Functional\+State}} \mbox{\hyperlink{struct_a_d_c___init_type_def_a3f6e0c1cc2d0e7134c1d24e3ca373074}{A\+D\+C\+\_\+\+Continuous\+Conv\+Mode}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___init_type_def_a2a0142b756e9b3e30f858f4666f12c36}{A\+D\+C\+\_\+\+External\+Trig\+Conv}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___init_type_def_a360ec5c7f6e5e1de535ec50dfc2c7e9b}{A\+D\+C\+\_\+\+Data\+Align}}
\item 
uint8\+\_\+t \mbox{\hyperlink{struct_a_d_c___init_type_def_a7fd8f735de53f004a901bb4caf8bb62c}{A\+D\+C\+\_\+\+Nbr\+Of\+Channel}}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
A\+DC Init structure definition. 



\subsection{Field Documentation}
\mbox{\Hypertarget{struct_a_d_c___init_type_def_a3f6e0c1cc2d0e7134c1d24e3ca373074}\label{struct_a_d_c___init_type_def_a3f6e0c1cc2d0e7134c1d24e3ca373074}} 
\index{ADC\_InitTypeDef@{ADC\_InitTypeDef}!ADC\_ContinuousConvMode@{ADC\_ContinuousConvMode}}
\index{ADC\_ContinuousConvMode@{ADC\_ContinuousConvMode}!ADC\_InitTypeDef@{ADC\_InitTypeDef}}
\subsubsection{\texorpdfstring{ADC\_ContinuousConvMode}{ADC\_ContinuousConvMode}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___exported__types_gac9a7e9a35d2513ec15c3b537aaa4fba1}{Functional\+State}} A\+D\+C\+\_\+\+Continuous\+Conv\+Mode}

Specifies whether the conversion is performed in Continuous or Single mode. This parameter can be set to E\+N\+A\+B\+LE or D\+I\+S\+A\+B\+LE. \mbox{\Hypertarget{struct_a_d_c___init_type_def_a360ec5c7f6e5e1de535ec50dfc2c7e9b}\label{struct_a_d_c___init_type_def_a360ec5c7f6e5e1de535ec50dfc2c7e9b}} 
\index{ADC\_InitTypeDef@{ADC\_InitTypeDef}!ADC\_DataAlign@{ADC\_DataAlign}}
\index{ADC\_DataAlign@{ADC\_DataAlign}!ADC\_InitTypeDef@{ADC\_InitTypeDef}}
\subsubsection{\texorpdfstring{ADC\_DataAlign}{ADC\_DataAlign}}
{\footnotesize\ttfamily uint32\+\_\+t A\+D\+C\+\_\+\+Data\+Align}

Specifies whether the A\+DC data alignment is left or right. This parameter can be a value of \mbox{\hyperlink{group___a_d_c__data__align}{A\+D\+C\+\_\+data\+\_\+align}} \mbox{\Hypertarget{struct_a_d_c___init_type_def_a2a0142b756e9b3e30f858f4666f12c36}\label{struct_a_d_c___init_type_def_a2a0142b756e9b3e30f858f4666f12c36}} 
\index{ADC\_InitTypeDef@{ADC\_InitTypeDef}!ADC\_ExternalTrigConv@{ADC\_ExternalTrigConv}}
\index{ADC\_ExternalTrigConv@{ADC\_ExternalTrigConv}!ADC\_InitTypeDef@{ADC\_InitTypeDef}}
\subsubsection{\texorpdfstring{ADC\_ExternalTrigConv}{ADC\_ExternalTrigConv}}
{\footnotesize\ttfamily uint32\+\_\+t A\+D\+C\+\_\+\+External\+Trig\+Conv}

Defines the external trigger used to start the analog to digital conversion of regular channels. This parameter can be a value of \mbox{\hyperlink{group___a_d_c__external__trigger__sources__for__regular__channels__conversion}{A\+D\+C\+\_\+external\+\_\+trigger\+\_\+sources\+\_\+for\+\_\+regular\+\_\+channels\+\_\+conversion}} \mbox{\Hypertarget{struct_a_d_c___init_type_def_a7876bb5e90dfb86b6d3125f00dbc1c62}\label{struct_a_d_c___init_type_def_a7876bb5e90dfb86b6d3125f00dbc1c62}} 
\index{ADC\_InitTypeDef@{ADC\_InitTypeDef}!ADC\_Mode@{ADC\_Mode}}
\index{ADC\_Mode@{ADC\_Mode}!ADC\_InitTypeDef@{ADC\_InitTypeDef}}
\subsubsection{\texorpdfstring{ADC\_Mode}{ADC\_Mode}}
{\footnotesize\ttfamily uint32\+\_\+t A\+D\+C\+\_\+\+Mode}

Configures the A\+DC to operate in independent or dual mode. This parameter can be a value of \mbox{\hyperlink{group___a_d_c__mode}{A\+D\+C\+\_\+mode}} \mbox{\Hypertarget{struct_a_d_c___init_type_def_a7fd8f735de53f004a901bb4caf8bb62c}\label{struct_a_d_c___init_type_def_a7fd8f735de53f004a901bb4caf8bb62c}} 
\index{ADC\_InitTypeDef@{ADC\_InitTypeDef}!ADC\_NbrOfChannel@{ADC\_NbrOfChannel}}
\index{ADC\_NbrOfChannel@{ADC\_NbrOfChannel}!ADC\_InitTypeDef@{ADC\_InitTypeDef}}
\subsubsection{\texorpdfstring{ADC\_NbrOfChannel}{ADC\_NbrOfChannel}}
{\footnotesize\ttfamily uint8\+\_\+t A\+D\+C\+\_\+\+Nbr\+Of\+Channel}

Specifies the number of A\+DC channels that will be converted using the sequencer for regular channel group. This parameter must range from 1 to 16. \mbox{\Hypertarget{struct_a_d_c___init_type_def_aa48a8ce21112f7262d5447bfe568e4b3}\label{struct_a_d_c___init_type_def_aa48a8ce21112f7262d5447bfe568e4b3}} 
\index{ADC\_InitTypeDef@{ADC\_InitTypeDef}!ADC\_ScanConvMode@{ADC\_ScanConvMode}}
\index{ADC\_ScanConvMode@{ADC\_ScanConvMode}!ADC\_InitTypeDef@{ADC\_InitTypeDef}}
\subsubsection{\texorpdfstring{ADC\_ScanConvMode}{ADC\_ScanConvMode}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___exported__types_gac9a7e9a35d2513ec15c3b537aaa4fba1}{Functional\+State}} A\+D\+C\+\_\+\+Scan\+Conv\+Mode}

Specifies whether the conversion is performed in Scan (multichannels) or Single (one channel) mode. This parameter can be set to E\+N\+A\+B\+LE or D\+I\+S\+A\+B\+LE 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
Std\+Periph\+\_\+\+Driver/inc/\mbox{\hyperlink{stm32f10x__adc_8h}{stm32f10x\+\_\+adc.\+h}}\end{DoxyCompactItemize}
