
../compcert-repos/prog2/CMakeFiles/7.1.dir/Aula07_Arvores/arvores-teste.c.o:     file format elf32-littlearm


Disassembly of section .text.startup:

00000000 <main>:
   0:	movw	r0, #0
   4:	movt	r0, #0
   8:	strd	r4, [sp, #-24]!	; 0xffffffe8
   c:	strd	r6, [sp, #8]
  10:	str	r8, [sp, #16]
  14:	str	lr, [sp, #20]
  18:	sub	sp, sp, #144	; 0x90
  1c:	bl	0 <puts>
  20:	movw	ip, #0
  24:	movt	ip, #0
  28:	ldrd	r0, [ip]
  2c:	add	r6, sp, #44	; 0x2c
  30:	add	r7, sp, #4
  34:	ldrd	r2, [ip, #8]
  38:	ldrd	r4, [ip, #16]
  3c:	strd	r0, [sp, #4]
  40:	ldrd	r0, [ip, #24]
  44:	strd	r2, [sp, #12]
  48:	ldrd	r2, [ip, #32]
  4c:	strd	r4, [sp, #20]
  50:	strd	r0, [sp, #28]
  54:	strd	r2, [sp, #36]	; 0x24
  58:	bl	0 <bst_nova>
  5c:	mov	r5, r0
  60:	ldr	r1, [r7], #4
  64:	mov	r0, r5
  68:	bl	0 <bst_insere>
  6c:	cmp	r6, r7
  70:	bne	60 <main+0x60>
  74:	ldr	r0, [r5]
  78:	movw	r4, #0
  7c:	movt	r4, #0
  80:	bl	0 <bst_altura>
  84:	mov	r1, r0
  88:	movw	r0, #0
  8c:	movt	r0, #0
  90:	mov	r8, #0
  94:	bl	0 <printf>
  98:	mov	r0, r5
  9c:	bl	0 <bst_imprime>
  a0:	movw	r0, #0
  a4:	movt	r0, #0
  a8:	bl	0 <puts>
  ac:	bl	0 <avl_nova>
  b0:	mov	r5, r0
  b4:	movw	r1, #0
  b8:	movt	r1, #0
  bc:	movw	r0, #0
  c0:	movt	r0, #0
  c4:	bl	0 <fopen>
  c8:	mov	r7, r0
  cc:	b	114 <main+0x114>
  d0:	bl	0 <strtok>
  d4:	mov	r1, r0
  d8:	mov	r0, r6
  dc:	bl	0 <strcpy>
  e0:	mov	r1, r4
  e4:	mov	r0, #0
  e8:	bl	0 <strtok>
  ec:	mov	r1, r0
  f0:	mov	r0, r6
  f4:	bl	0 <stpcpy>
  f8:	sub	r0, r0, r6
  fc:	add	r3, sp, #144	; 0x90
 100:	add	r3, r3, r0
 104:	mov	r1, r6
 108:	mov	r0, r5
 10c:	strb	r8, [r3, #-101]	; 0xffffff9b
 110:	bl	0 <avl_insere>
 114:	mov	r1, #100	; 0x64
 118:	mov	r2, r7
 11c:	mov	r0, r6
 120:	bl	0 <fgets>
 124:	cmp	r0, #0
 128:	mov	r1, r4
 12c:	mov	r0, r6
 130:	bne	d0 <main+0xd0>
 134:	mov	r0, r7
 138:	bl	0 <fclose>
 13c:	movw	r1, #0
 140:	movt	r1, #0
 144:	mov	r0, r5
 148:	bl	0 <avl_pesquisa>
 14c:	subs	r3, r0, #0
 150:	beq	168 <main+0x168>
 154:	movw	r0, #0
 158:	movt	r0, #0
 15c:	ldr	r1, [r3]
 160:	ldr	r2, [r3, #16]
 164:	bl	0 <printf>
 168:	movw	r1, #0
 16c:	movt	r1, #0
 170:	mov	r0, r5
 174:	bl	0 <avl_pesquisa>
 178:	subs	r3, r0, #0
 17c:	beq	194 <main+0x194>
 180:	movw	r0, #0
 184:	movt	r0, #0
 188:	ldr	r1, [r3]
 18c:	ldr	r2, [r3, #16]
 190:	bl	0 <printf>
 194:	mov	r0, r5
 198:	movw	r1, #0
 19c:	movt	r1, #0
 1a0:	bl	0 <avl_pesquisa>
 1a4:	subs	r3, r0, #0
 1a8:	beq	1c0 <main+0x1c0>
 1ac:	movw	r0, #0
 1b0:	movt	r0, #0
 1b4:	ldr	r1, [r3]
 1b8:	ldr	r2, [r3, #16]
 1bc:	bl	0 <printf>
 1c0:	mov	r0, #0
 1c4:	add	sp, sp, #144	; 0x90
 1c8:	ldrd	r4, [sp]
 1cc:	ldrd	r6, [sp, #8]
 1d0:	ldr	r8, [sp, #16]
 1d4:	add	sp, sp, #20
 1d8:	pop	{pc}		; (ldr pc, [sp], #4)
