// Seed: 4279824674
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    output tri  id_0,
    input  wand id_1,
    output wand id_2,
    output wand id_3
    , id_7,
    input  wire id_4,
    input  wor  id_5
);
  assign id_2 = (1);
  supply1 id_8, id_9 = id_5;
  module_0 modCall_1 (
      id_7,
      id_7,
      id_7,
      id_7
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21
);
  input wire id_21;
  inout wire id_20;
  inout wire id_19;
  output wire id_18;
  input wire id_17;
  inout wire id_16;
  input wire id_15;
  inout wire id_14;
  input wire id_13;
  output wire id_12;
  input wire id_11;
  input wire id_10;
  inout wire id_9;
  output wire id_8;
  inout wire id_7;
  output wire id_6;
  input wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_22;
  initial begin : LABEL_0
    id_19 <= 1;
  end
  module_0 modCall_1 (
      id_20,
      id_11,
      id_20,
      id_2
  );
  wire id_23;
  assign id_20 = id_7;
  wire id_24;
  wire id_25;
  and primCall (
      id_2,
      id_19,
      id_10,
      id_15,
      id_22,
      id_20,
      id_7,
      id_14,
      id_13,
      id_17,
      id_11,
      id_1,
      id_16,
      id_9,
      id_5,
      id_21,
      id_3
  );
  wire id_26;
  wire id_27;
endmodule
