DEBUG:: Collecting standard instructions first
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv_zvksh for standard instructions
DEBUG::      Processing line: vsm3c.vi     31..26=0x2B 25=1 vs2 zimm5 14..12=0x2 vd 6..0=0x77
DEBUG::      Processing line: vsm3me.vv    31..26=0x20 25=1 vs2 vs1   14..12=0x2 vd 6..0=0x77
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv_zvksed for standard instructions
DEBUG::      Processing line: vsm4k.vi     31..26=0x21 25=1 vs2 zimm5       14..12=0x2 vd 6..0=0x77
DEBUG::      Processing line: vsm4r.vv     31..26=0x28 25=1 vs2 19..15=0x10 14..12=0x2 vd 6..0=0x77
DEBUG::      Processing line: vsm4r.vs     31..26=0x29 25=1 vs2 19..15=0x10 14..12=0x2 vd 6..0=0x77
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv_zvks for standard instructions
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv_zvknhb for standard instructions
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv_zvknha for standard instructions
DEBUG::      Processing line: vsha2ms.vv    31..26=0x2D 25=1 vs2 vs1 14..12=0x2 vd 6..0=0x77
DEBUG::      Processing line: vsha2ch.vv    31..26=0x2E 25=1 vs2 vs1 14..12=0x2 vd 6..0=0x77
DEBUG::      Processing line: vsha2cl.vv    31..26=0x2F 25=1 vs2 vs1 14..12=0x2 vd 6..0=0x77
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv_zvkned for standard instructions
DEBUG::      Processing line: vaesdf.vv    31..26=0x28 25=1 vs2 19..15=0x1 14..12=0x2 vd 6..0=0x77
DEBUG::      Processing line: vaesdf.vs    31..26=0x29 25=1 vs2 19..15=0x1 14..12=0x2 vd 6..0=0x77
DEBUG::      Processing line: vaesdm.vv    31..26=0x28 25=1 vs2 19..15=0x0 14..12=0x2 vd 6..0=0x77
DEBUG::      Processing line: vaesdm.vs    31..26=0x29 25=1 vs2 19..15=0x0 14..12=0x2 vd 6..0=0x77
DEBUG::      Processing line: vaesef.vv    31..26=0x28 25=1 vs2 19..15=0x3 14..12=0x2 vd 6..0=0x77
DEBUG::      Processing line: vaesef.vs    31..26=0x29 25=1 vs2 19..15=0x3 14..12=0x2 vd 6..0=0x77
DEBUG::      Processing line: vaesem.vv    31..26=0x28 25=1 vs2 19..15=0x2 14..12=0x2 vd 6..0=0x77
DEBUG::      Processing line: vaesem.vs    31..26=0x29 25=1 vs2 19..15=0x2 14..12=0x2 vd 6..0=0x77
DEBUG::      Processing line: vaesz.vs     31..26=0x29 25=1 vs2 19..15=0x7 14..12=0x2 vd 6..0=0x77
DEBUG::      Processing line: vaeskf1.vi   31..26=0x22 25=1 vs2 zimm5      14..12=0x2 vd 6..0=0x77
DEBUG::      Processing line: vaeskf2.vi   31..26=0x2A 25=1 vs2 zimm5      14..12=0x2 vd 6..0=0x77
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv_zvkn for standard instructions
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv_zvkg for standard instructions
DEBUG::      Processing line: vgmul.vv 31..26=0x28 25=1 vs2 19..15=0x11 14..12=0x2 vd 6..0=0x77
DEBUG::      Processing line: vghsh.vv 31..26=0x2C 25=1 vs2 vs1 14..12=0x2 vd 6..0=0x77
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv_zvfbfwma for standard instructions
DEBUG::      Processing line: vfwmaccbf16.vv     31..26=0x3B vm vs2 vs1 14..12=0x1 vd 6..0=0x57
DEBUG::      Processing line: vfwmaccbf16.vf     31..26=0x3B vm vs2 rs1 14..12=0x5 vd 6..0=0x57
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv_zvfbfmin for standard instructions
DEBUG::      Processing line: vfncvtbf16.f.f.w     31..26=0x12 vm vs2 19..15=0x1D 14..12=0x1 vd 6..0=0x57
DEBUG::      Processing line: vfwcvtbf16.f.f.v     31..26=0x12 vm vs2 19..15=0x0D 14..12=0x1 vd 6..0=0x57
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv_zvbc for standard instructions
DEBUG::      Processing line: vclmul.vv    31..26=0x0C         vm vs2 vs1     14..12=0x2 vd 6..0=0x57
DEBUG::      Processing line: vclmul.vx    31..26=0x0C         vm vs2 rs1     14..12=0x6 vd 6..0=0x57
DEBUG::      Processing line: vclmulh.vv   31..26=0x0D         vm vs2 vs1     14..12=0x2 vd 6..0=0x57
DEBUG::      Processing line: vclmulh.vx   31..26=0x0D         vm vs2 rs1     14..12=0x6 vd 6..0=0x57
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv_zvbb for standard instructions
DEBUG::      Processing line: vandn.vv     31..26=0x01 vm vs2 vs1 14..12=0x0 vd 6..0=0x57
DEBUG::      Processing line: vandn.vx     31..26=0x01 vm vs2 rs1 14..12=0x4 vd 6..0=0x57
DEBUG::      Processing line: vbrev.v      31..26=0x12 vm vs2 19..15=0xA 14..12=0x2 vd 6..0=0x57
DEBUG::      Processing line: vbrev8.v     31..26=0x12 vm vs2 19..15=0x8 14..12=0x2 vd 6..0=0x57
DEBUG::      Processing line: vrev8.v      31..26=0x12 vm vs2 19..15=0x9 14..12=0x2 vd 6..0=0x57
DEBUG::      Processing line: vclz.v       31..26=0x12 vm vs2 19..15=0xC 14..12=0x2 vd 6..0=0x57
DEBUG::      Processing line: vctz.v       31..26=0x12 vm vs2 19..15=0xD 14..12=0x2 vd 6..0=0x57
DEBUG::      Processing line: vcpop.v       31..26=0x12 vm vs2 19..15=0xE 14..12=0x2 vd 6..0=0x57
DEBUG::      Processing line: vrol.vv      31..26=0x15         vm vs2 vs1     14..12=0x0 vd 6..0=0x57
DEBUG::      Processing line: vrol.vx      31..26=0x15         vm vs2 rs1     14..12=0x4 vd 6..0=0x57
DEBUG::      Processing line: vror.vv      31..26=0x14         vm vs2 vs1     14..12=0x0 vd 6..0=0x57
DEBUG::      Processing line: vror.vx      31..26=0x14         vm vs2 rs1     14..12=0x4 vd 6..0=0x57
DEBUG::      Processing line: vror.vi      31..27=0xa  zimm6hi vm vs2 zimm6lo 14..12=0x3 vd 6..0=0x57
DEBUG::      Processing line: vwsll.vv     31..26=0x35 vm vs2 vs1   14..12=0x0 vd 6..0=0x57
DEBUG::      Processing line: vwsll.vx     31..26=0x35 vm vs2 rs1   14..12=0x4 vd 6..0=0x57
DEBUG::      Processing line: vwsll.vi     31..26=0x35 vm vs2 zimm5 14..12=0x3 vd 6..0=0x57
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv_zpsf for standard instructions
DEBUG::      Processing line: kadd64     31..25=0b1001000    rs2    rs1    14..12=0b001    rd    6..0=0b1110111
DEBUG::      Processing line: kmar64     31..25=0b1001010    rs2    rs1    14..12=0b001    rd    6..0=0b1110111
DEBUG::      Processing line: kmsr64     31..25=0b1001011    rs2    rs1    14..12=0b001    rd    6..0=0b1110111
DEBUG::      Processing line: ksub64     31..25=0b1001001    rs2    rs1    14..12=0b001    rd    6..0=0b1110111
DEBUG::      Processing line: mulr64     31..25=0b1111000    rs2    rs1    14..12=0b001    rd    6..0=0b1110111
DEBUG::      Processing line: mulsr64    31..25=0b1110000    rs2    rs1    14..12=0b001    rd    6..0=0b1110111
DEBUG::      Processing line: radd64     31..25=0b1000000    rs2    rs1    14..12=0b001    rd    6..0=0b1110111
DEBUG::      Processing line: rsub64     31..25=0b1000001    rs2    rs1    14..12=0b001    rd    6..0=0b1110111
DEBUG::      Processing line: smal       31..25=0b0101111    rs2    rs1    14..12=0b001    rd    6..0=0b1110111
DEBUG::      Processing line: smalbb     31..25=0b1000100    rs2    rs1    14..12=0b001    rd    6..0=0b1110111
DEBUG::      Processing line: smalbt     31..25=0b1001100    rs2    rs1    14..12=0b001    rd    6..0=0b1110111
DEBUG::      Processing line: smalda     31..25=0b1000110    rs2    rs1    14..12=0b001    rd    6..0=0b1110111
DEBUG::      Processing line: smaldrs    31..25=0b1001101    rs2    rs1    14..12=0b001    rd    6..0=0b1110111
DEBUG::      Processing line: smalds     31..25=0b1000101    rs2    rs1    14..12=0b001    rd    6..0=0b1110111
DEBUG::      Processing line: smaltt     31..25=0b1010100    rs2    rs1    14..12=0b001    rd    6..0=0b1110111
DEBUG::      Processing line: smalxda    31..25=0b1001110    rs2    rs1    14..12=0b001    rd    6..0=0b1110111
DEBUG::      Processing line: smalxds    31..25=0b1010101    rs2    rs1    14..12=0b001    rd    6..0=0b1110111
DEBUG::      Processing line: smar64     31..25=0b1000010    rs2    rs1    14..12=0b001    rd    6..0=0b1110111
DEBUG::      Processing line: smslda     31..25=0b1010110    rs2    rs1    14..12=0b001    rd    6..0=0b1110111
DEBUG::      Processing line: smslxda    31..25=0b1011110    rs2    rs1    14..12=0b001    rd    6..0=0b1110111
DEBUG::      Processing line: smsr64     31..25=0b1000011    rs2    rs1    14..12=0b001    rd    6..0=0b1110111
DEBUG::      Processing line: smul16     31..25=0b1010000    rs2    rs1    14..12=0b000    rd    6..0=0b1110111
DEBUG::      Processing line: smul8      31..25=0b1010100    rs2    rs1    14..12=0b000    rd    6..0=0b1110111
DEBUG::      Processing line: smulx16    31..25=0b1010001    rs2    rs1    14..12=0b000    rd    6..0=0b1110111
DEBUG::      Processing line: smulx8     31..25=0b1010101    rs2    rs1    14..12=0b000    rd    6..0=0b1110111
DEBUG::      Processing line: ukadd64    31..25=0b1011000    rs2    rs1    14..12=0b001    rd    6..0=0b1110111
DEBUG::      Processing line: ukmar64    31..25=0b1011010    rs2    rs1    14..12=0b001    rd    6..0=0b1110111
DEBUG::      Processing line: ukmsr64    31..25=0b1011011    rs2    rs1    14..12=0b001    rd    6..0=0b1110111
DEBUG::      Processing line: uksub64    31..25=0b1011001    rs2    rs1    14..12=0b001    rd    6..0=0b1110111
DEBUG::      Processing line: umar64     31..25=0b1010010    rs2    rs1    14..12=0b001    rd    6..0=0b1110111
DEBUG::      Processing line: umsr64     31..25=0b1010011    rs2    rs1    14..12=0b001    rd    6..0=0b1110111
DEBUG::      Processing line: umul16     31..25=0b1011000    rs2    rs1    14..12=0b000    rd    6..0=0b1110111
DEBUG::      Processing line: umul8      31..25=0b1011100    rs2    rs1    14..12=0b000    rd    6..0=0b1110111
DEBUG::      Processing line: umulx16    31..25=0b1011001    rs2    rs1    14..12=0b000    rd    6..0=0b1110111
DEBUG::      Processing line: umulx8     31..25=0b1011101    rs2    rs1    14..12=0b000    rd    6..0=0b1110111
DEBUG::      Processing line: uradd64    31..25=0b1010000    rs2    rs1    14..12=0b001    rd    6..0=0b1110111
DEBUG::      Processing line: ursub64    31..25=0b1010001    rs2    rs1    14..12=0b001    rd    6..0=0b1110111
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv_zpn for standard instructions
DEBUG::      Processing line: add16         31..25=0b0100000    rs2                       rs1    14..12=0b000    rd      6..0=0b1110111
DEBUG::      Processing line: add8          31..25=0b0100100    rs2                       rs1    14..12=0b000    rd      6..0=0b1110111
DEBUG::      Processing line: ave           31..25=0b1110000    rs2                       rs1    14..12=0b000    rd      6..0=0b1110111
DEBUG::      Processing line: clrs16        31..25=0b1010111    24..20=0b01000            rs1    14..12=0b000    rd      6..0=0b1110111
DEBUG::      Processing line: clrs32        31..25=0b1010111    24..20=0b11000            rs1    14..12=0b000    rd      6..0=0b1110111
DEBUG::      Processing line: clrs8         31..25=0b1010111    24..20=0b00000            rs1    14..12=0b000    rd      6..0=0b1110111
DEBUG::      Processing line: clz16         31..25=0b1010111    24..20=0b01001            rs1    14..12=0b000    rd      6..0=0b1110111
DEBUG::      Processing line: clz32         31..25=0b1010111    24..20=0b11001            rs1    14..12=0b000    rd      6..0=0b1110111
DEBUG::      Processing line: clz8          31..25=0b1010111    24..20=0b00001            rs1    14..12=0b000    rd      6..0=0b1110111
DEBUG::      Processing line: cmpeq16       31..25=0b0100110    rs2                       rs1    14..12=0b000    rd      6..0=0b1110111
DEBUG::      Processing line: cmpeq8        31..25=0b0100111    rs2                       rs1    14..12=0b000    rd      6..0=0b1110111
DEBUG::      Processing line: cras16        31..25=0b0100010    rs2                       rs1    14..12=0b000    rd      6..0=0b1110111
DEBUG::      Processing line: crsa16        31..25=0b0100011    rs2                       rs1    14..12=0b000    rd      6..0=0b1110111
DEBUG::      Processing line: kabs16        31..25=0b1010110    24..20=0b10001            rs1    14..12=0b000    rd      6..0=0b1110111
DEBUG::      Processing line: kabs8         31..25=0b1010110    24..20=0b10000            rs1    14..12=0b000    rd      6..0=0b1110111
DEBUG::      Processing line: kabsw         31..25=0b1010110    24..20=0b10100            rs1    14..12=0b000    rd      6..0=0b1110111
DEBUG::      Processing line: kadd16        31..25=0b0001000    rs2                       rs1    14..12=0b000    rd      6..0=0b1110111
DEBUG::      Processing line: kadd8         31..25=0b0001100    rs2                       rs1    14..12=0b000    rd      6..0=0b1110111
DEBUG::      Processing line: kaddh         31..25=0b0000010    rs2                       rs1    14..12=0b001    rd      6..0=0b1110111
DEBUG::      Processing line: kaddw         31..25=0b0000000    rs2                       rs1    14..12=0b001    rd      6..0=0b1110111
DEBUG::      Processing line: kcras16       31..25=0b0001010    rs2                       rs1    14..12=0b000    rd      6..0=0b1110111
DEBUG::      Processing line: kcrsa16       31..25=0b0001011    rs2                       rs1    14..12=0b000    rd      6..0=0b1110111
DEBUG::      Processing line: kdmabb        31..25=0b1101001    rs2                       rs1    14..12=0b001    rd      6..0=0b1110111
DEBUG::      Processing line: kdmabt        31..25=0b1110001    rs2                       rs1    14..12=0b001    rd      6..0=0b1110111
DEBUG::      Processing line: kdmatt        31..25=0b1111001    rs2                       rs1    14..12=0b001    rd      6..0=0b1110111
DEBUG::      Processing line: kdmbb         31..25=0b0000101    rs2                       rs1    14..12=0b001    rd      6..0=0b1110111
DEBUG::      Processing line: kdmbt         31..25=0b0001101    rs2                       rs1    14..12=0b001    rd      6..0=0b1110111
DEBUG::      Processing line: kdmtt         31..25=0b0010101    rs2                       rs1    14..12=0b001    rd      6..0=0b1110111
DEBUG::      Processing line: khm16         31..25=0b1000011    rs2                       rs1    14..12=0b000    rd      6..0=0b1110111
DEBUG::      Processing line: khm8          31..25=0b1000111    rs2                       rs1    14..12=0b000    rd      6..0=0b1110111
DEBUG::      Processing line: khmbb         31..25=0b0000110    rs2                       rs1    14..12=0b001    rd      6..0=0b1110111
DEBUG::      Processing line: khmbt         31..25=0b0001110    rs2                       rs1    14..12=0b001    rd      6..0=0b1110111
DEBUG::      Processing line: khmtt         31..25=0b0010110    rs2                       rs1    14..12=0b001    rd      6..0=0b1110111
DEBUG::      Processing line: khmx16        31..25=0b1001011    rs2                       rs1    14..12=0b000    rd      6..0=0b1110111
DEBUG::      Processing line: khmx8         31..25=0b1001111    rs2                       rs1    14..12=0b000    rd      6..0=0b1110111
DEBUG::      Processing line: kmabb         31..25=0b0101101    rs2                       rs1    14..12=0b001    rd      6..0=0b1110111
DEBUG::      Processing line: kmabt         31..25=0b0110101    rs2                       rs1    14..12=0b001    rd      6..0=0b1110111
DEBUG::      Processing line: kmada         31..25=0b0100100    rs2                       rs1    14..12=0b001    rd      6..0=0b1110111
DEBUG::      Processing line: kmadrs        31..25=0b0110110    rs2                       rs1    14..12=0b001    rd      6..0=0b1110111
DEBUG::      Processing line: kmads         31..25=0b0101110    rs2                       rs1    14..12=0b001    rd      6..0=0b1110111
DEBUG::      Processing line: kmatt         31..25=0b0111101    rs2                       rs1    14..12=0b001    rd      6..0=0b1110111
DEBUG::      Processing line: kmaxda        31..25=0b0100101    rs2                       rs1    14..12=0b001    rd      6..0=0b1110111
DEBUG::      Processing line: kmaxds        31..25=0b0111110    rs2                       rs1    14..12=0b001    rd      6..0=0b1110111
DEBUG::      Processing line: kmda          31..25=0b0011100    rs2                       rs1    14..12=0b001    rd      6..0=0b1110111
DEBUG::      Processing line: kmmac         31..25=0b0110000    rs2                       rs1    14..12=0b001    rd      6..0=0b1110111
DEBUG::      Processing line: kmmac.u       31..25=0b0111000    rs2                       rs1    14..12=0b001    rd      6..0=0b1110111
DEBUG::      Processing line: kmmawb        31..25=0b0100011    rs2                       rs1    14..12=0b001    rd      6..0=0b1110111
DEBUG::      Processing line: kmmawb.u      31..25=0b0101011    rs2                       rs1    14..12=0b001    rd      6..0=0b1110111
DEBUG::      Processing line: kmmawb2       31..25=0b1100111    rs2                       rs1    14..12=0b001    rd      6..0=0b1110111
DEBUG::      Processing line: kmmawb2.u     31..25=0b1101111    rs2                       rs1    14..12=0b001    rd      6..0=0b1110111
DEBUG::      Processing line: kmmawt        31..25=0b0110011    rs2                       rs1    14..12=0b001    rd      6..0=0b1110111
DEBUG::      Processing line: kmmawt.u      31..25=0b0111011    rs2                       rs1    14..12=0b001    rd      6..0=0b1110111
DEBUG::      Processing line: kmmawt2       31..25=0b1110111    rs2                       rs1    14..12=0b001    rd      6..0=0b1110111
DEBUG::      Processing line: kmmawt2.u     31..25=0b1111111    rs2                       rs1    14..12=0b001    rd      6..0=0b1110111
DEBUG::      Processing line: kmmsb         31..25=0b0100001    rs2                       rs1    14..12=0b001    rd      6..0=0b1110111
DEBUG::      Processing line: kmmsb.u       31..25=0b0101001    rs2                       rs1    14..12=0b001    rd      6..0=0b1110111
DEBUG::      Processing line: kmmwb2        31..25=0b1000111    rs2                       rs1    14..12=0b001    rd      6..0=0b1110111
DEBUG::      Processing line: kmmwb2.u      31..25=0b1001111    rs2                       rs1    14..12=0b001    rd      6..0=0b1110111
DEBUG::      Processing line: kmmwt2        31..25=0b1010111    rs2                       rs1    14..12=0b001    rd      6..0=0b1110111
DEBUG::      Processing line: kmmwt2.u      31..25=0b1011111    rs2                       rs1    14..12=0b001    rd      6..0=0b1110111
DEBUG::      Processing line: kmsda         31..25=0b0100110    rs2                       rs1    14..12=0b001    rd      6..0=0b1110111
DEBUG::      Processing line: kmsxda        31..25=0b0100111    rs2                       rs1    14..12=0b001    rd      6..0=0b1110111
DEBUG::      Processing line: kmxda         31..25=0b0011101    rs2                       rs1    14..12=0b001    rd      6..0=0b1110111
DEBUG::      Processing line: ksll16        31..25=0b0110010    rs2                       rs1    14..12=0b000    rd      6..0=0b1110111
DEBUG::      Processing line: ksll8         31..25=0b0110110    rs2                       rs1    14..12=0b000    rd      6..0=0b1110111
DEBUG::      Processing line: kslli16       31..25=0b0111010    24=0b1            imm4    rs1    14..12=0b000    rd      6..0=0b1110111
DEBUG::      Processing line: kslli8        31..25=0b0111110    24..23=0b01       imm3    rs1    14..12=0b000    rd      6..0=0b1110111
DEBUG::      Processing line: kslliw        31..25=0b0011011    imm5                      rs1    14..12=0b001    rd      6..0=0b1110111
DEBUG::      Processing line: ksllw         31..25=0b0010011    rs2                       rs1    14..12=0b001    rd      6..0=0b1110111
DEBUG::      Processing line: kslra16       31..25=0b0101011    rs2                       rs1    14..12=0b000    rd      6..0=0b1110111
DEBUG::      Processing line: kslra16.u     31..25=0b0110011    rs2                       rs1    14..12=0b000    rd      6..0=0b1110111
DEBUG::      Processing line: kslra8        31..25=0b0101111    rs2                       rs1    14..12=0b000    rd      6..0=0b1110111
DEBUG::      Processing line: kslra8.u      31..25=0b0110111    rs2                       rs1    14..12=0b000    rd      6..0=0b1110111
DEBUG::      Processing line: kslraw        31..25=0b0110111    rs2                       rs1    14..12=0b001    rd      6..0=0b1110111
DEBUG::      Processing line: kslraw.u      31..25=0b0111111    rs2                       rs1    14..12=0b001    rd      6..0=0b1110111
DEBUG::      Processing line: kstas16       31..25=0b1100010    rs2                       rs1    14..12=0b010    rd      6..0=0b1110111
DEBUG::      Processing line: kstsa16       31..25=0b1100011    rs2                       rs1    14..12=0b010    rd      6..0=0b1110111
DEBUG::      Processing line: ksub16        31..25=0b0001001    rs2                       rs1    14..12=0b000    rd      6..0=0b1110111
DEBUG::      Processing line: ksub8         31..25=0b0001101    rs2                       rs1    14..12=0b000    rd      6..0=0b1110111
DEBUG::      Processing line: ksubh         31..25=0b0000011    rs2                       rs1    14..12=0b001    rd      6..0=0b1110111
DEBUG::      Processing line: ksubw         31..25=0b0000001    rs2                       rs1    14..12=0b001    rd      6..0=0b1110111
DEBUG::      Processing line: kwmmul        31..25=0b0110001    rs2                       rs1    14..12=0b001    rd      6..0=0b1110111
DEBUG::      Processing line: kwmmul.u      31..25=0b0111001    rs2                       rs1    14..12=0b001    rd      6..0=0b1110111
DEBUG::      Processing line: maddr32       31..25=0b1100010    rs2                       rs1    14..12=0b001    rd      6..0=0b1110111
DEBUG::      Processing line: msubr32       31..25=0b1100011    rs2                       rs1    14..12=0b001    rd      6..0=0b1110111
DEBUG::      Processing line: pbsad         31..25=0b1111110    rs2                       rs1    14..12=0b000    rd      6..0=0b1110111
DEBUG::      Processing line: pbsada        31..25=0b1111111    rs2                       rs1    14..12=0b000    rd      6..0=0b1110111
DEBUG::      Processing line: pkbt16        31..25=0b0001111    rs2                       rs1    14..12=0b001    rd      6..0=0b1110111
DEBUG::      Processing line: pktb16        31..25=0b0011111    rs2                       rs1    14..12=0b001    rd      6..0=0b1110111
DEBUG::      Processing line: radd16        31..25=0b0000000    rs2                       rs1    14..12=0b000    rd      6..0=0b1110111
DEBUG::      Processing line: radd8         31..25=0b0000100    rs2                       rs1    14..12=0b000    rd      6..0=0b1110111
DEBUG::      Processing line: raddw         31..25=0b0010000    rs2                       rs1    14..12=0b001    rd      6..0=0b1110111
DEBUG::      Processing line: rcras16       31..25=0b0000010    rs2                       rs1    14..12=0b000    rd      6..0=0b1110111
DEBUG::      Processing line: rcrsa16       31..25=0b0000011    rs2                       rs1    14..12=0b000    rd      6..0=0b1110111
DEBUG::      Processing line: rstas16       31..25=0b1011010    rs2                       rs1    14..12=0b010    rd      6..0=0b1110111
DEBUG::      Processing line: rsub16        31..25=0b0000001    rs2                       rs1    14..12=0b000    rd      6..0=0b1110111
DEBUG::      Processing line: rsub8         31..25=0b0000101    rs2                       rs1    14..12=0b000    rd      6..0=0b1110111
DEBUG::      Processing line: rsubw         31..25=0b0010001    rs2                       rs1    14..12=0b001    rd      6..0=0b1110111
DEBUG::      Processing line: sclip16       31..25=0b1000010    24=0b0            imm4    rs1    14..12=0b000    rd      6..0=0b1110111
DEBUG::      Processing line: sclip32       31..25=0b1110010    imm5                      rs1    14..12=0b000    rd      6..0=0b1110111
DEBUG::      Processing line: sclip8        31..25=0b1000110    24..23=0b00       imm3    rs1    14..12=0b000    rd      6..0=0b1110111
DEBUG::      Processing line: scmple16      31..25=0b0001110    rs2                       rs1    14..12=0b000    rd      6..0=0b1110111
DEBUG::      Processing line: scmple8       31..25=0b0001111    rs2                       rs1    14..12=0b000    rd      6..0=0b1110111
DEBUG::      Processing line: scmplt16      31..25=0b0000110    rs2                       rs1    14..12=0b000    rd      6..0=0b1110111
DEBUG::      Processing line: scmplt8       31..25=0b0000111    rs2                       rs1    14..12=0b000    rd      6..0=0b1110111
DEBUG::      Processing line: sll16         31..25=0b0101010    rs2                       rs1    14..12=0b000    rd      6..0=0b1110111
DEBUG::      Processing line: sll8          31..25=0b0101110    rs2                       rs1    14..12=0b000    rd      6..0=0b1110111
DEBUG::      Processing line: slli16        31..25=0b0111010    24=0b0            imm4    rs1    14..12=0b000    rd      6..0=0b1110111
DEBUG::      Processing line: slli8         31..25=0b0111110    24..23=0b00       imm3    rs1    14..12=0b000    rd      6..0=0b1110111
DEBUG::      Processing line: smaqa         31..25=0b1100100    rs2                       rs1    14..12=0b000    rd      6..0=0b1110111
DEBUG::      Processing line: smaqa.su      31..25=0b1100101    rs2                       rs1    14..12=0b000    rd      6..0=0b1110111
DEBUG::      Processing line: smax16        31..25=0b1000001    rs2                       rs1    14..12=0b000    rd      6..0=0b1110111
DEBUG::      Processing line: smax8         31..25=0b1000101    rs2                       rs1    14..12=0b000    rd      6..0=0b1110111
DEBUG::      Processing line: smbb16        31..25=0b0000100    rs2                       rs1    14..12=0b001    rd      6..0=0b1110111
DEBUG::      Processing line: smbt16        31..25=0b0001100    rs2                       rs1    14..12=0b001    rd      6..0=0b1110111
DEBUG::      Processing line: smdrs         31..25=0b0110100    rs2                       rs1    14..12=0b001    rd      6..0=0b1110111
DEBUG::      Processing line: smds          31..25=0b0101100    rs2                       rs1    14..12=0b001    rd      6..0=0b1110111
DEBUG::      Processing line: smin16        31..25=0b1000000    rs2                       rs1    14..12=0b000    rd      6..0=0b1110111
DEBUG::      Processing line: smin8         31..25=0b1000100    rs2                       rs1    14..12=0b000    rd      6..0=0b1110111
DEBUG::      Processing line: smmul.u       31..25=0b0101000    rs2                       rs1    14..12=0b001    rd      6..0=0b1110111
DEBUG::      Processing line: smmwb         31..25=0b0100010    rs2                       rs1    14..12=0b001    rd      6..0=0b1110111
DEBUG::      Processing line: smmwb.u       31..25=0b0101010    rs2                       rs1    14..12=0b001    rd      6..0=0b1110111
DEBUG::      Processing line: smmwt         31..25=0b0110010    rs2                       rs1    14..12=0b001    rd      6..0=0b1110111
DEBUG::      Processing line: smmwt.u       31..25=0b0111010    rs2                       rs1    14..12=0b001    rd      6..0=0b1110111
DEBUG::      Processing line: smtt16        31..25=0b0010100    rs2                       rs1    14..12=0b001    rd      6..0=0b1110111
DEBUG::      Processing line: smxds         31..25=0b0111100    rs2                       rs1    14..12=0b001    rd      6..0=0b1110111
DEBUG::      Processing line: sra.u         31..25=0b0010010    rs2                       rs1    14..12=0b001    rd      6..0=0b1110111
DEBUG::      Processing line: sra16         31..25=0b0101000    rs2                       rs1    14..12=0b000    rd      6..0=0b1110111
DEBUG::      Processing line: sra16.u       31..25=0b0110000    rs2                       rs1    14..12=0b000    rd      6..0=0b1110111
DEBUG::      Processing line: sra8          31..25=0b0101100    rs2                       rs1    14..12=0b000    rd      6..0=0b1110111
DEBUG::      Processing line: sra8.u        31..25=0b0110100    rs2                       rs1    14..12=0b000    rd      6..0=0b1110111
DEBUG::      Processing line: srai16        31..25=0b0111000    24=0b0            imm4    rs1    14..12=0b000    rd      6..0=0b1110111
DEBUG::      Processing line: srai16.u      31..25=0b0111000    24=0b1            imm4    rs1    14..12=0b000    rd      6..0=0b1110111
DEBUG::      Processing line: srai8         31..25=0b0111100    24..23=0b00       imm3    rs1    14..12=0b000    rd      6..0=0b1110111
DEBUG::      Processing line: srai8.u       31..25=0b0111100    24..23=0b01       imm3    rs1    14..12=0b000    rd      6..0=0b1110111
DEBUG::      Processing line: srl16         31..25=0b0101001    rs2                       rs1    14..12=0b000    rd      6..0=0b1110111
DEBUG::      Processing line: srl16.u       31..25=0b0110001    rs2                       rs1    14..12=0b000    rd      6..0=0b1110111
DEBUG::      Processing line: srl8          31..25=0b0101101    rs2                       rs1    14..12=0b000    rd      6..0=0b1110111
DEBUG::      Processing line: srl8.u        31..25=0b0110101    rs2                       rs1    14..12=0b000    rd      6..0=0b1110111
DEBUG::      Processing line: srli16        31..25=0b0111001    24=0b0            imm4    rs1    14..12=0b000    rd      6..0=0b1110111
DEBUG::      Processing line: srli16.u      31..25=0b0111001    24=0b1            imm4    rs1    14..12=0b000    rd      6..0=0b1110111
DEBUG::      Processing line: srli8         31..25=0b0111101    24..23=0b00       imm3    rs1    14..12=0b000    rd      6..0=0b1110111
DEBUG::      Processing line: srli8.u       31..25=0b0111101    24..23=0b01       imm3    rs1    14..12=0b000    rd      6..0=0b1110111
DEBUG::      Processing line: stas16        31..25=0b1111010    rs2                       rs1    14..12=0b010    rd      6..0=0b1110111
DEBUG::      Processing line: stsa16        31..25=0b1111011    rs2                       rs1    14..12=0b010    rd      6..0=0b1110111
DEBUG::      Processing line: sub16         31..25=0b0100001    rs2                       rs1    14..12=0b000    rd      6..0=0b1110111
DEBUG::      Processing line: sub8          31..25=0b0100101    rs2                       rs1    14..12=0b000    rd      6..0=0b1110111
DEBUG::      Processing line: sunpkd810     31..25=0b1010110    24..20=0b01000            rs1    14..12=0b000    rd      6..0=0b1110111
DEBUG::      Processing line: sunpkd820     31..25=0b1010110    24..20=0b01001            rs1    14..12=0b000    rd      6..0=0b1110111
DEBUG::      Processing line: sunpkd830     31..25=0b1010110    24..20=0b01010            rs1    14..12=0b000    rd      6..0=0b1110111
DEBUG::      Processing line: sunpkd831     31..25=0b1010110    24..20=0b01011            rs1    14..12=0b000    rd      6..0=0b1110111
DEBUG::      Processing line: sunpkd832     31..25=0b1010110    24..20=0b10011            rs1    14..12=0b000    rd      6..0=0b1110111
DEBUG::      Processing line: uclip16       31..25=0b1000010    24=0b1            imm4    rs1    14..12=0b000    rd      6..0=0b1110111
DEBUG::      Processing line: uclip32       31..25=0b1111010    imm5                      rs1    14..12=0b000    rd      6..0=0b1110111
DEBUG::      Processing line: uclip8        31..25=0b1000110    24..23=0b10       imm3    rs1    14..12=0b000    rd      6..0=0b1110111
DEBUG::      Processing line: ucmple16      31..25=0b0011110    rs2                       rs1    14..12=0b000    rd      6..0=0b1110111
DEBUG::      Processing line: ucmple8       31..25=0b0011111    rs2                       rs1    14..12=0b000    rd      6..0=0b1110111
DEBUG::      Processing line: ucmplt16      31..25=0b0010110    rs2                       rs1    14..12=0b000    rd      6..0=0b1110111
DEBUG::      Processing line: ucmplt8       31..25=0b0010111    rs2                       rs1    14..12=0b000    rd      6..0=0b1110111
DEBUG::      Processing line: ukadd16       31..25=0b0011000    rs2                       rs1    14..12=0b000    rd      6..0=0b1110111
DEBUG::      Processing line: ukadd8        31..25=0b0011100    rs2                       rs1    14..12=0b000    rd      6..0=0b1110111
DEBUG::      Processing line: ukaddh        31..25=0b0001010    rs2                       rs1    14..12=0b001    rd      6..0=0b1110111
DEBUG::      Processing line: ukaddw        31..25=0b0001000    rs2                       rs1    14..12=0b001    rd      6..0=0b1110111
DEBUG::      Processing line: ukcras16      31..25=0b0011010    rs2                       rs1    14..12=0b000    rd      6..0=0b1110111
DEBUG::      Processing line: ukcrsa16      31..25=0b0011011    rs2                       rs1    14..12=0b000    rd      6..0=0b1110111
DEBUG::      Processing line: ukstas16      31..25=0b1110010    rs2                       rs1    14..12=0b010    rd      6..0=0b1110111
DEBUG::      Processing line: ukstsa16      31..25=0b1110011    rs2                       rs1    14..12=0b010    rd      6..0=0b1110111
DEBUG::      Processing line: uksub16       31..25=0b0011001    rs2                       rs1    14..12=0b000    rd      6..0=0b1110111
DEBUG::      Processing line: uksub8        31..25=0b0011101    rs2                       rs1    14..12=0b000    rd      6..0=0b1110111
DEBUG::      Processing line: uksubh        31..25=0b0001011    rs2                       rs1    14..12=0b001    rd      6..0=0b1110111
DEBUG::      Processing line: uksubw        31..25=0b0001001    rs2                       rs1    14..12=0b001    rd      6..0=0b1110111
DEBUG::      Processing line: umaqa         31..25=0b1100110    rs2                       rs1    14..12=0b000    rd      6..0=0b1110111
DEBUG::      Processing line: umax16        31..25=0b1001001    rs2                       rs1    14..12=0b000    rd      6..0=0b1110111
DEBUG::      Processing line: umax8         31..25=0b1001101    rs2                       rs1    14..12=0b000    rd      6..0=0b1110111
DEBUG::      Processing line: umin16        31..25=0b1001000    rs2                       rs1    14..12=0b000    rd      6..0=0b1110111
DEBUG::      Processing line: umin8         31..25=0b1001100    rs2                       rs1    14..12=0b000    rd      6..0=0b1110111
DEBUG::      Processing line: uradd16       31..25=0b0010000    rs2                       rs1    14..12=0b000    rd      6..0=0b1110111
DEBUG::      Processing line: uradd8        31..25=0b0010100    rs2                       rs1    14..12=0b000    rd      6..0=0b1110111
DEBUG::      Processing line: uraddw        31..25=0b0011000    rs2                       rs1    14..12=0b001    rd      6..0=0b1110111
DEBUG::      Processing line: urcras16      31..25=0b0010010    rs2                       rs1    14..12=0b000    rd      6..0=0b1110111
DEBUG::      Processing line: urcrsa16      31..25=0b0010011    rs2                       rs1    14..12=0b000    rd      6..0=0b1110111
DEBUG::      Processing line: urstas16      31..25=0b1101010    rs2                       rs1    14..12=0b010    rd      6..0=0b1110111
DEBUG::      Processing line: urstsa16      31..25=0b1101011    rs2                       rs1    14..12=0b010    rd      6..0=0b1110111
DEBUG::      Processing line: ursub16       31..25=0b0010001    rs2                       rs1    14..12=0b000    rd      6..0=0b1110111
DEBUG::      Processing line: ursub8        31..25=0b0010101    rs2                       rs1    14..12=0b000    rd      6..0=0b1110111
DEBUG::      Processing line: ursubw        31..25=0b0011001    rs2                       rs1    14..12=0b001    rd      6..0=0b1110111
DEBUG::      Processing line: zunpkd810     31..25=0b1010110    24..20=0b01100            rs1    14..12=0b000    rd      6..0=0b1110111
DEBUG::      Processing line: zunpkd820     31..25=0b1010110    24..20=0b01101            rs1    14..12=0b000    rd      6..0=0b1110111
DEBUG::      Processing line: zunpkd830     31..25=0b1010110    24..20=0b01110            rs1    14..12=0b000    rd      6..0=0b1110111
DEBUG::      Processing line: zunpkd831     31..25=0b1010110    24..20=0b01111            rs1    14..12=0b000    rd      6..0=0b1110111
DEBUG::      Processing line: zunpkd832     31..25=0b1010110    24..20=0b10111            rs1    14..12=0b000    rd      6..0=0b1110111
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv_zimop for standard instructions
DEBUG::      Processing line: mop.r.N mop_r_t_30 mop_r_t_27_26 mop_r_t_21_20 rd rs1 31=1 29..28=0 25..22=7 14..12=4 6..2=0x1C 1..0=3
DEBUG::      Processing line: mop.rr.N mop_rr_t_30 mop_rr_t_27_26 rd rs1 rs2 31=1 29..28=0 25=1 14..12=4 6..2=0x1C 1..0=3
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv_zihintntl for standard instructions
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv_zicond for standard instructions
DEBUG::      Processing line: czero.eqz   rd rs1 rs2 31..25=7 14..12=5 6..2=0x0C 1..0=3
DEBUG::      Processing line: czero.nez   rd rs1 rs2 31..25=7 14..12=7 6..2=0x0C 1..0=3
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv_zicfiss for standard instructions
DEBUG::      Processing line: ssamoswap.w rd rs1 rs2      aq rl 31..29=2 28..27=1 14..12=2 6..2=0x0B 1..0=3
DEBUG::      Processing line: ssamoswap.d rd rs1 rs2      aq rl 31..29=2 28..27=1 14..12=3 6..2=0x0B 1..0=3
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv_zfh_zfa for standard instructions
DEBUG::      Processing line: fli.h        rd rs1 24..20=1 31..27=0x1E 14..12=0 26..25=2 6..2=0x14 1..0=3
DEBUG::      Processing line: fminm.h      rd rs1 rs2      31..27=0x05 14..12=2 26..25=2 6..2=0x14 1..0=3
DEBUG::      Processing line: fmaxm.h      rd rs1 rs2      31..27=0x05 14..12=3 26..25=2 6..2=0x14 1..0=3
DEBUG::      Processing line: fround.h     rd rs1 24..20=4 31..27=0x08 rm       26..25=2 6..2=0x14 1..0=3
DEBUG::      Processing line: froundnx.h   rd rs1 24..20=5 31..27=0x08 rm       26..25=2 6..2=0x14 1..0=3
DEBUG::      Processing line: fleq.h       rd rs1 rs2      31..27=0x14 14..12=4 26..25=2 6..2=0x14 1..0=3
DEBUG::      Processing line: fltq.h       rd rs1 rs2      31..27=0x14 14..12=5 26..25=2 6..2=0x14 1..0=3
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv_zfbfmin for standard instructions
DEBUG::      Processing line: fcvt.bf16.s    rd rs1 24..20=8 31..27=0x08 rm       26..25=2 6..2=0x14 1..0=3
DEBUG::      Processing line: fcvt.s.bf16    rd rs1 24..20=6 31..27=0x08 rm       26..25=0 6..2=0x14 1..0=3
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv_zcmop for standard instructions
DEBUG::      Processing line: c.mop.N c_mop_t 1..0=1 6..2=0 11=0 7=1 12=0 15..13=3
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv_zbt for standard instructions
DEBUG::      Processing line: cmix       rd rs1 rs2 rs3 26..25=3 14..12=1 6..2=0x0C 1..0=3
DEBUG::      Processing line: cmov       rd rs1 rs2 rs3 26..25=3 14..12=5 6..2=0x0C 1..0=3
DEBUG::      Processing line: fsl        rd rs1 rs2 rs3 26..25=2 14..12=1 6..2=0x0C 1..0=3
DEBUG::      Processing line: fsr        rd rs1 rs2 rs3 26..25=2 14..12=5 6..2=0x0C 1..0=3
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv_zbr for standard instructions
DEBUG::      Processing line: crc32.b    rd rs1 31..20=0x610 14..12=1 6..2=0x04 1..0=3
DEBUG::      Processing line: crc32.h    rd rs1 31..20=0x611 14..12=1 6..2=0x04 1..0=3
DEBUG::      Processing line: crc32.w    rd rs1 31..20=0x612 14..12=1 6..2=0x04 1..0=3
DEBUG::      Processing line: crc32c.b   rd rs1 31..20=0x618 14..12=1 6..2=0x04 1..0=3
DEBUG::      Processing line: crc32c.h   rd rs1 31..20=0x619 14..12=1 6..2=0x04 1..0=3
DEBUG::      Processing line: crc32c.w   rd rs1 31..20=0x61A 14..12=1 6..2=0x04 1..0=3
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv_zbpbo for standard instructions
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv_zbp for standard instructions
DEBUG::      Processing line: grev       rd rs1 rs2 31..25=52 14..12=5 6..2=0x0C 1..0=3
DEBUG::      Processing line: gorc       rd rs1 rs2 31..25=20 14..12=5 6..2=0x0C 1..0=3
DEBUG::      Processing line: shfl       rd rs1 rs2 31..25=4  14..12=1 6..2=0x0C 1..0=3
DEBUG::      Processing line: unshfl     rd rs1 rs2 31..25=4  14..12=5 6..2=0x0C 1..0=3
DEBUG::      Processing line: xperm4     rd rs1 rs2 31..25=20 14..12=2 6..2=0x0C 1..0=3
DEBUG::      Processing line: xperm8     rd rs1 rs2 31..25=20 14..12=4 6..2=0x0C 1..0=3
DEBUG::      Processing line: xperm16    rd rs1 rs2 31..25=20 14..12=6 6..2=0x0C 1..0=3
DEBUG::      Processing line: packu      rd rs1 rs2 31..25=36 14..12=4 6..2=0x0C 1..0=3
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv_zbf for standard instructions
DEBUG::      Processing line: bfp        rd rs1 rs2 31..25=36 14..12=7 6..2=0x0C 1..0=3
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv_zbe for standard instructions
DEBUG::      Processing line: bcompress  rd rs1 rs2 31..25=4  14..12=6 6..2=0x0C 1..0=3
DEBUG::      Processing line: bdecompress rd rs1 rs2 31..25=36 14..12=6 6..2=0x0C 1..0=3
DEBUG::      Processing line: pack       rd rs1 rs2 31..25=4  14..12=4 6..2=0x0C 1..0=3
DEBUG::      Processing line: packh      rd rs1 rs2 31..25=4  14..12=7 6..2=0x0C 1..0=3
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv_zalasr for standard instructions
DEBUG::      Processing line: lb.aq         rd rs1        26=1   rl 31..27=6 24..20=0 14..12=0         6..2=0x0B 1..0=3
DEBUG::      Processing line: lh.aq         rd rs1        26=1   rl 31..27=6 24..20=0 14..12=1         6..2=0x0B 1..0=3
DEBUG::      Processing line: lw.aq         rd rs1        26=1   rl 31..27=6 24..20=0 14..12=2         6..2=0x0B 1..0=3
DEBUG::      Processing line: ld.aq         rd rs1        26=1   rl 31..27=6 24..20=0 14..12=3         6..2=0x0B 1..0=3
DEBUG::      Processing line: sb.rl            rs1 rs2      aq 25=1 31..27=7          14..12=0 11..7=0 6..2=0x0B 1..0=3
DEBUG::      Processing line: sh.rl            rs1 rs2      aq 25=1 31..27=7          14..12=1 11..7=0 6..2=0x0B 1..0=3
DEBUG::      Processing line: sw.rl            rs1 rs2      aq 25=1 31..27=7          14..12=2 11..7=0 6..2=0x0B 1..0=3
DEBUG::      Processing line: sd.rl            rs1 rs2      aq 25=1 31..27=7          14..12=3 11..7=0 6..2=0x0B 1..0=3
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv_zabha for standard instructions
DEBUG::      Processing line: amoswap.b rd rs1 rs2 aq rl 31..29=0 28..27=1 14..12=0 6..2=0x0B 1..0=3
DEBUG::      Processing line: amoadd.b  rd rs1 rs2 aq rl 31..29=0 28..27=0 14..12=0 6..2=0x0B 1..0=3
DEBUG::      Processing line: amoxor.b  rd rs1 rs2 aq rl 31..29=1 28..27=0 14..12=0 6..2=0x0B 1..0=3
DEBUG::      Processing line: amoand.b  rd rs1 rs2 aq rl 31..29=3 28..27=0 14..12=0 6..2=0x0B 1..0=3
DEBUG::      Processing line: amoor.b   rd rs1 rs2 aq rl 31..29=2 28..27=0 14..12=0 6..2=0x0B 1..0=3
DEBUG::      Processing line: amomin.b  rd rs1 rs2 aq rl 31..29=4 28..27=0 14..12=0 6..2=0x0B 1..0=3
DEBUG::      Processing line: amomax.b  rd rs1 rs2 aq rl 31..29=5 28..27=0 14..12=0 6..2=0x0B 1..0=3
DEBUG::      Processing line: amominu.b rd rs1 rs2 aq rl 31..29=6 28..27=0 14..12=0 6..2=0x0B 1..0=3
DEBUG::      Processing line: amomaxu.b rd rs1 rs2 aq rl 31..29=7 28..27=0 14..12=0 6..2=0x0B 1..0=3
DEBUG::      Processing line: amocas.b  rd rs1 rs2 aq rl 31..29=1 28..27=1 14..12=0 6..2=0x0B 1..0=3
DEBUG::      Processing line: amoswap.h rd rs1 rs2 aq rl 31..29=0 28..27=1 14..12=1 6..2=0x0B 1..0=3
DEBUG::      Processing line: amoadd.h  rd rs1 rs2 aq rl 31..29=0 28..27=0 14..12=1 6..2=0x0B 1..0=3
DEBUG::      Processing line: amoxor.h  rd rs1 rs2 aq rl 31..29=1 28..27=0 14..12=1 6..2=0x0B 1..0=3
DEBUG::      Processing line: amoand.h  rd rs1 rs2 aq rl 31..29=3 28..27=0 14..12=1 6..2=0x0B 1..0=3
DEBUG::      Processing line: amoor.h   rd rs1 rs2 aq rl 31..29=2 28..27=0 14..12=1 6..2=0x0B 1..0=3
DEBUG::      Processing line: amomin.h  rd rs1 rs2 aq rl 31..29=4 28..27=0 14..12=1 6..2=0x0B 1..0=3
DEBUG::      Processing line: amomax.h  rd rs1 rs2 aq rl 31..29=5 28..27=0 14..12=1 6..2=0x0B 1..0=3
DEBUG::      Processing line: amominu.h rd rs1 rs2 aq rl 31..29=6 28..27=0 14..12=1 6..2=0x0B 1..0=3
DEBUG::      Processing line: amomaxu.h rd rs1 rs2 aq rl 31..29=7 28..27=0 14..12=1 6..2=0x0B 1..0=3
DEBUG::      Processing line: amocas.h  rd rs1 rs2 aq rl 31..29=1 28..27=1 14..12=1 6..2=0x0B 1..0=3
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv_uve_stream for standard instructions
DEBUG::      Processing line: ss.ld.b  vd rs1 rs2 rs3  26..25=3 14=1 13..12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.ld.h  vd rs1 rs2 rs3  26..25=3 14=1 13..12=1 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.ld.w  vd rs1 rs2 rs3  26..25=3 14=1 13..12=2 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.ld.d  vd rs1 rs2 rs3  26..25=3 14=1 13..12=3 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.st.b  vd rs1 rs2 rs3  26..25=3 14=0 13..12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.st.h  vd rs1 rs2 rs3  26..25=3 14=0 13..12=1 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.st.w  vd rs1 rs2 rs3  26..25=3 14=0 13..12=2 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.st.d  vd rs1 rs2 rs3  26..25=3 14=0 13..12=3 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.sta.ld.b vd rs1 rs2 rs3  26..25=2 14=1 13..12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.sta.ld.h vd rs1 rs2 rs3  26..25=2 14=1 13..12=1 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.sta.ld.w vd rs1 rs2 rs3  26..25=2 14=1 13..12=2 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.sta.ld.d vd rs1 rs2 rs3  26..25=2 14=1 13..12=3 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.sta.st.b vd rs1 rs2 rs3  26..25=2 14=0 13..12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.sta.st.h vd rs1 rs2 rs3  26..25=2 14=0 13..12=1 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.sta.st.w vd rs1 rs2 rs3  26..25=2 14=0 13..12=2 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.sta.st.d vd rs1 rs2 rs3  26..25=2 14=0 13..12=3 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.app vd rs1 rs2 rs3  26..25=0 14=0 13..12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.app.mod.siz.inc vd rs1 rs3 26..25=0 24..22=0 21..20=0 14=1 13=0 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.app.mod.siz.dec vd rs1 rs3 26..25=0 24..22=1 21..20=0 14=1 13=0 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.app.mod.str.inc vd rs1 rs3 26..25=0 24..22=0 21..20=1 14=1 13=0 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.app.mod.str.dec vd rs1 rs3 26..25=0 24..22=1 21..20=1 14=1 13=0 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.app.mod.ofs.inc vd rs1 rs3 26..25=0 24..22=0 21..20=2 14=1 13=0 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.app.mod.ofs.dec vd rs1 rs3 26..25=0 24..22=1 21..20=2 14=1 13=0 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.app.modl.siz.inc vd rs3    26..25=0 24..22=0 21..20=0 19..15=0  14=1 13=0 12=1 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.app.modl.siz.dec vd rs3    26..25=0 24..22=1 21..20=0 19..15=0  14=1 13=0 12=1 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.app.modl.str.inc vd rs3    26..25=0 24..22=0 21..20=1 19..15=0  14=1 13=0 12=1 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.app.modl.str.dec vd rs3    26..25=0 24..22=1 21..20=1 19..15=0  14=1 13=0 12=1 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.app.modl.ofs.inc vd rs3    26..25=0 24..22=0 21..20=2 19..15=0  14=1 13=0 12=1 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.app.modl.ofs.dec vd rs3    26..25=0 24..22=1 21..20=2 19..15=0  14=1 13=0 12=1 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.app.indl.siz.add vd vs1    31..28=0 27=1 26..25=0 24..22=0 21..20=0 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.app.indl.siz.sub vd vs1    31..28=0 27=1 26..25=0 24..22=1 21..20=0 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.app.indl.siz.inc vd vs1    31..28=0 27=1 26..25=0 24..22=2 21..20=0 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.app.indl.siz.dec vd vs1    31..28=0 27=1 26..25=0 24..22=3 21..20=0 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.app.indl.siz.set vd vs1    31..28=0 27=1 26..25=0 24..22=4 21..20=0 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.app.indl.str.add vd vs1    31..28=0 27=1 26..25=0 24..22=0 21..20=1 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.app.indl.str.sub vd vs1    31..28=0 27=1 26..25=0 24..22=1 21..20=1 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.app.indl.str.inc vd vs1    31..28=0 27=1 26..25=0 24..22=2 21..20=1 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.app.indl.str.dec vd vs1    31..28=0 27=1 26..25=0 24..22=3 21..20=1 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.app.indl.str.set vd vs1    31..28=0 27=1 26..25=0 24..22=4 21..20=1 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.app.indl.ofs.add vd vs1    31..28=0 27=1 26..25=0 24..22=0 21..20=2 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.app.indl.ofs.sub vd vs1    31..28=0 27=1 26..25=0 24..22=1 21..20=2 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.app.indl.ofs.inc vd vs1    31..28=0 27=1 26..25=0 24..22=2 21..20=2 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.app.indl.ofs.dec vd vs1    31..28=0 27=1 26..25=0 24..22=3 21..20=2 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.app.indl.ofs.set vd vs1    31..28=0 27=1 26..25=0 24..22=4 21..20=2 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.app.ind.siz.add.1  vd vs1  31..28=0 27=0 26..25=0 24..22=0 21..20=0 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.app.ind.siz.sub.1  vd vs1  31..28=0 27=0 26..25=0 24..22=1 21..20=0 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.app.ind.siz.inc.1  vd vs1  31..28=0 27=0 26..25=0 24..22=2 21..20=0 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.app.ind.siz.dec.1  vd vs1  31..28=0 27=0 26..25=0 24..22=3 21..20=0 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.app.ind.siz.set.1  vd vs1  31..28=0 27=0 26..25=0 24..22=4 21..20=0 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.app.ind.str.add.1  vd vs1  31..28=0 27=0 26..25=0 24..22=0 21..20=1 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.app.ind.str.sub.1  vd vs1  31..28=0 27=0 26..25=0 24..22=1 21..20=1 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.app.ind.str.inc.1  vd vs1  31..28=0 27=0 26..25=0 24..22=2 21..20=1 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.app.ind.str.dec.1  vd vs1  31..28=0 27=0 26..25=0 24..22=3 21..20=1 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.app.ind.str.set.1  vd vs1  31..28=0 27=0 26..25=0 24..22=4 21..20=1 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.app.ind.ofs.add.1  vd vs1  31..28=0 27=0 26..25=0 24..22=0 21..20=2 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.app.ind.ofs.sub.1  vd vs1  31..28=0 27=0 26..25=0 24..22=1 21..20=2 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.app.ind.ofs.inc.1  vd vs1  31..28=0 27=0 26..25=0 24..22=2 21..20=2 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.app.ind.ofs.dec.1  vd vs1  31..28=0 27=0 26..25=0 24..22=3 21..20=2 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.app.ind.ofs.set.1  vd vs1  31..28=0 27=0 26..25=0 24..22=4 21..20=2 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.app.ind.siz.add.2  vd vs1  31..28=1 27=0 26..25=0 24..22=0 21..20=0 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.app.ind.siz.sub.2  vd vs1  31..28=1 27=0 26..25=0 24..22=1 21..20=0 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.app.ind.siz.inc.2  vd vs1  31..28=1 27=0 26..25=0 24..22=2 21..20=0 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.app.ind.siz.dec.2  vd vs1  31..28=1 27=0 26..25=0 24..22=3 21..20=0 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.app.ind.siz.set.2  vd vs1  31..28=1 27=0 26..25=0 24..22=4 21..20=0 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.app.ind.str.add.2  vd vs1  31..28=1 27=0 26..25=0 24..22=0 21..20=1 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.app.ind.str.sub.2  vd vs1  31..28=1 27=0 26..25=0 24..22=1 21..20=1 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.app.ind.str.inc.2  vd vs1  31..28=1 27=0 26..25=0 24..22=2 21..20=1 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.app.ind.str.dec.2  vd vs1  31..28=1 27=0 26..25=0 24..22=3 21..20=1 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.app.ind.str.set.2  vd vs1  31..28=1 27=0 26..25=0 24..22=4 21..20=1 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.app.ind.ofs.add.2  vd vs1  31..28=1 27=0 26..25=0 24..22=0 21..20=2 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.app.ind.ofs.sub.2  vd vs1  31..28=1 27=0 26..25=0 24..22=1 21..20=2 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.app.ind.ofs.inc.2  vd vs1  31..28=1 27=0 26..25=0 24..22=2 21..20=2 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.app.ind.ofs.dec.2  vd vs1  31..28=1 27=0 26..25=0 24..22=3 21..20=2 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.app.ind.ofs.set.2  vd vs1  31..28=1 27=0 26..25=0 24..22=4 21..20=2 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.app.ind.siz.add.3  vd vs1  31..28=2 27=0 26..25=0 24..22=0 21..20=0 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.app.ind.siz.sub.3  vd vs1  31..28=2 27=0 26..25=0 24..22=1 21..20=0 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.app.ind.siz.inc.3  vd vs1  31..28=2 27=0 26..25=0 24..22=2 21..20=0 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.app.ind.siz.dec.3  vd vs1  31..28=2 27=0 26..25=0 24..22=3 21..20=0 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.app.ind.siz.set.3  vd vs1  31..28=2 27=0 26..25=0 24..22=4 21..20=0 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.app.ind.str.add.3  vd vs1  31..28=2 27=0 26..25=0 24..22=0 21..20=1 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.app.ind.str.sub.3  vd vs1  31..28=2 27=0 26..25=0 24..22=1 21..20=1 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.app.ind.str.inc.3  vd vs1  31..28=2 27=0 26..25=0 24..22=2 21..20=1 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.app.ind.str.dec.3  vd vs1  31..28=2 27=0 26..25=0 24..22=3 21..20=1 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.app.ind.str.set.3  vd vs1  31..28=2 27=0 26..25=0 24..22=4 21..20=1 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.app.ind.ofs.add.3  vd vs1  31..28=2 27=0 26..25=0 24..22=0 21..20=2 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.app.ind.ofs.sub.3  vd vs1  31..28=2 27=0 26..25=0 24..22=1 21..20=2 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.app.ind.ofs.inc.3  vd vs1  31..28=2 27=0 26..25=0 24..22=2 21..20=2 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.app.ind.ofs.dec.3  vd vs1  31..28=2 27=0 26..25=0 24..22=3 21..20=2 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.app.ind.ofs.set.3  vd vs1  31..28=2 27=0 26..25=0 24..22=4 21..20=2 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.app.ind.siz.add.4  vd vs1  31..28=3 27=0 26..25=0 24..22=0 21..20=0 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.app.ind.siz.sub.4  vd vs1  31..28=3 27=0 26..25=0 24..22=1 21..20=0 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.app.ind.siz.inc.4  vd vs1  31..28=3 27=0 26..25=0 24..22=2 21..20=0 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.app.ind.siz.dec.4  vd vs1  31..28=3 27=0 26..25=0 24..22=3 21..20=0 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.app.ind.siz.set.4  vd vs1  31..28=3 27=0 26..25=0 24..22=4 21..20=0 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.app.ind.str.add.4  vd vs1  31..28=3 27=0 26..25=0 24..22=0 21..20=1 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.app.ind.str.sub.4  vd vs1  31..28=3 27=0 26..25=0 24..22=1 21..20=1 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.app.ind.str.inc.4  vd vs1  31..28=3 27=0 26..25=0 24..22=2 21..20=1 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.app.ind.str.dec.4  vd vs1  31..28=3 27=0 26..25=0 24..22=3 21..20=1 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.app.ind.str.set.4  vd vs1  31..28=3 27=0 26..25=0 24..22=4 21..20=1 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.app.ind.ofs.add.4  vd vs1  31..28=3 27=0 26..25=0 24..22=0 21..20=2 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.app.ind.ofs.sub.4  vd vs1  31..28=3 27=0 26..25=0 24..22=1 21..20=2 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.app.ind.ofs.inc.4  vd vs1  31..28=3 27=0 26..25=0 24..22=2 21..20=2 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.app.ind.ofs.dec.4  vd vs1  31..28=3 27=0 26..25=0 24..22=3 21..20=2 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.app.ind.ofs.set.4  vd vs1  31..28=3 27=0 26..25=0 24..22=4 21..20=2 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.app.ind.siz.add.5  vd vs1  31..28=4 27=0 26..25=0 24..22=0 21..20=0 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.app.ind.siz.sub.5  vd vs1  31..28=4 27=0 26..25=0 24..22=1 21..20=0 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.app.ind.siz.inc.5  vd vs1  31..28=4 27=0 26..25=0 24..22=2 21..20=0 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.app.ind.siz.dec.5  vd vs1  31..28=4 27=0 26..25=0 24..22=3 21..20=0 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.app.ind.siz.set.5  vd vs1  31..28=4 27=0 26..25=0 24..22=4 21..20=0 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.app.ind.str.add.5  vd vs1  31..28=4 27=0 26..25=0 24..22=0 21..20=1 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.app.ind.str.sub.5  vd vs1  31..28=4 27=0 26..25=0 24..22=1 21..20=1 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.app.ind.str.inc.5  vd vs1  31..28=4 27=0 26..25=0 24..22=2 21..20=1 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.app.ind.str.dec.5  vd vs1  31..28=4 27=0 26..25=0 24..22=3 21..20=1 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.app.ind.str.set.5  vd vs1  31..28=4 27=0 26..25=0 24..22=4 21..20=1 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.app.ind.ofs.add.5  vd vs1  31..28=4 27=0 26..25=0 24..22=0 21..20=2 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.app.ind.ofs.sub.5  vd vs1  31..28=4 27=0 26..25=0 24..22=1 21..20=2 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.app.ind.ofs.inc.5  vd vs1  31..28=4 27=0 26..25=0 24..22=2 21..20=2 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.app.ind.ofs.dec.5  vd vs1  31..28=4 27=0 26..25=0 24..22=3 21..20=2 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.app.ind.ofs.set.5  vd vs1  31..28=4 27=0 26..25=0 24..22=4 21..20=2 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.app.ind.siz.add.6  vd vs1  31..28=5 27=0 26..25=0 24..22=0 21..20=0 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.app.ind.siz.sub.6  vd vs1  31..28=5 27=0 26..25=0 24..22=1 21..20=0 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.app.ind.siz.inc.6  vd vs1  31..28=5 27=0 26..25=0 24..22=2 21..20=0 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.app.ind.siz.dec.6  vd vs1  31..28=5 27=0 26..25=0 24..22=3 21..20=0 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.app.ind.siz.set.6  vd vs1  31..28=5 27=0 26..25=0 24..22=4 21..20=0 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.app.ind.str.add.6  vd vs1  31..28=5 27=0 26..25=0 24..22=0 21..20=1 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.app.ind.str.sub.6  vd vs1  31..28=5 27=0 26..25=0 24..22=1 21..20=1 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.app.ind.str.inc.6  vd vs1  31..28=5 27=0 26..25=0 24..22=2 21..20=1 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.app.ind.str.dec.6  vd vs1  31..28=5 27=0 26..25=0 24..22=3 21..20=1 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.app.ind.str.set.6  vd vs1  31..28=5 27=0 26..25=0 24..22=4 21..20=1 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.app.ind.ofs.add.6  vd vs1  31..28=5 27=0 26..25=0 24..22=0 21..20=2 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.app.ind.ofs.sub.6  vd vs1  31..28=5 27=0 26..25=0 24..22=1 21..20=2 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.app.ind.ofs.inc.6  vd vs1  31..28=5 27=0 26..25=0 24..22=2 21..20=2 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.app.ind.ofs.dec.6  vd vs1  31..28=5 27=0 26..25=0 24..22=3 21..20=2 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.app.ind.ofs.set.6  vd vs1  31..28=5 27=0 26..25=0 24..22=4 21..20=2 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.app.ind.siz.add.7  vd vs1  31..28=6 27=0 26..25=0 24..22=0 21..20=0 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.app.ind.siz.sub.7  vd vs1  31..28=6 27=0 26..25=0 24..22=1 21..20=0 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.app.ind.siz.inc.7  vd vs1  31..28=6 27=0 26..25=0 24..22=2 21..20=0 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.app.ind.siz.dec.7  vd vs1  31..28=6 27=0 26..25=0 24..22=3 21..20=0 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.app.ind.siz.set.7  vd vs1  31..28=6 27=0 26..25=0 24..22=4 21..20=0 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.app.ind.str.add.7  vd vs1  31..28=6 27=0 26..25=0 24..22=0 21..20=1 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.app.ind.str.sub.7  vd vs1  31..28=6 27=0 26..25=0 24..22=1 21..20=1 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.app.ind.str.inc.7  vd vs1  31..28=6 27=0 26..25=0 24..22=2 21..20=1 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.app.ind.str.dec.7  vd vs1  31..28=6 27=0 26..25=0 24..22=3 21..20=1 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.app.ind.str.set.7  vd vs1  31..28=6 27=0 26..25=0 24..22=4 21..20=1 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.app.ind.ofs.add.7  vd vs1  31..28=6 27=0 26..25=0 24..22=0 21..20=2 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.app.ind.ofs.sub.7  vd vs1  31..28=6 27=0 26..25=0 24..22=1 21..20=2 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.app.ind.ofs.inc.7  vd vs1  31..28=6 27=0 26..25=0 24..22=2 21..20=2 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.app.ind.ofs.dec.7  vd vs1  31..28=6 27=0 26..25=0 24..22=3 21..20=2 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.app.ind.ofs.set.7  vd vs1  31..28=6 27=0 26..25=0 24..22=4 21..20=2 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.app.ind.siz.add.l  vd vs1  31..28=7 27=0 26..25=0 24..22=0 21..20=0 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.app.ind.siz.sub.l  vd vs1  31..28=7 27=0 26..25=0 24..22=1 21..20=0 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.app.ind.siz.inc.l  vd vs1  31..28=7 27=0 26..25=0 24..22=2 21..20=0 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.app.ind.siz.dec.l  vd vs1  31..28=7 27=0 26..25=0 24..22=3 21..20=0 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.app.ind.siz.set.l  vd vs1  31..28=7 27=0 26..25=0 24..22=4 21..20=0 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.app.ind.str.add.l  vd vs1  31..28=7 27=0 26..25=0 24..22=0 21..20=1 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.app.ind.str.sub.l  vd vs1  31..28=7 27=0 26..25=0 24..22=1 21..20=1 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.app.ind.str.inc.l  vd vs1  31..28=7 27=0 26..25=0 24..22=2 21..20=1 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.app.ind.str.dec.l  vd vs1  31..28=7 27=0 26..25=0 24..22=3 21..20=1 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.app.ind.str.set.l  vd vs1  31..28=7 27=0 26..25=0 24..22=4 21..20=1 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.app.ind.ofs.add.l  vd vs1  31..28=7 27=0 26..25=0 24..22=0 21..20=2 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.app.ind.ofs.sub.l  vd vs1  31..28=7 27=0 26..25=0 24..22=1 21..20=2 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.app.ind.ofs.inc.l  vd vs1  31..28=7 27=0 26..25=0 24..22=2 21..20=2 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.app.ind.ofs.dec.l  vd vs1  31..28=7 27=0 26..25=0 24..22=3 21..20=2 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.app.ind.ofs.set.l  vd vs1  31..28=7 27=0 26..25=0 24..22=4 21..20=2 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.end vd rs1 rs2 rs3  26..25=1 14=0 13..12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.end.mod.siz.inc vd rs1 rs3 26..25=1 24..22=0 21..20=0 14=1 13=0 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.end.mod.siz.dec vd rs1 rs3 26..25=1 24..22=1 21..20=0 14=1 13=0 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.end.mod.str.inc vd rs1 rs3 26..25=1 24..22=0 21..20=1 14=1 13=0 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.end.mod.str.dec vd rs1 rs3 26..25=1 24..22=1 21..20=1 14=1 13=0 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.end.mod.ofs.inc vd rs1 rs3 26..25=1 24..22=0 21..20=2 14=1 13=0 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.end.mod.ofs.dec vd rs1 rs3 26..25=1 24..22=1 21..20=2 14=1 13=0 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.end.modl.siz.inc vd rs3    26..25=1 24..22=0 21..20=0 19..15=0  14=1 13=0 12=1 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.end.modl.siz.dec vd rs3    26..25=1 24..22=1 21..20=0 19..15=0  14=1 13=0 12=1 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.end.modl.str.inc vd rs3    26..25=1 24..22=0 21..20=1 19..15=0  14=1 13=0 12=1 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.end.modl.str.dec vd rs3    26..25=1 24..22=1 21..20=1 19..15=0  14=1 13=0 12=1 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.end.modl.ofs.inc vd rs3    26..25=1 24..22=0 21..20=2 19..15=0  14=1 13=0 12=1 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.end.modl.ofs.dec vd rs3    26..25=1 24..22=1 21..20=2 19..15=0  14=1 13=0 12=1 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.end.indl.siz.add vd vs1    31..28=0 27=1 26..25=1 24..22=0 21..20=0 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.end.indl.siz.sub vd vs1    31..28=0 27=1 26..25=1 24..22=1 21..20=0 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.end.indl.siz.inc vd vs1    31..28=0 27=1 26..25=1 24..22=2 21..20=0 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.end.indl.siz.dec vd vs1    31..28=0 27=1 26..25=1 24..22=3 21..20=0 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.end.indl.siz.set vd vs1    31..28=0 27=1 26..25=1 24..22=4 21..20=0 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.end.indl.str.add vd vs1    31..28=0 27=1 26..25=1 24..22=0 21..20=1 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.end.indl.str.sub vd vs1    31..28=0 27=1 26..25=1 24..22=1 21..20=1 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.end.indl.str.inc vd vs1    31..28=0 27=1 26..25=1 24..22=2 21..20=1 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.end.indl.str.dec vd vs1    31..28=0 27=1 26..25=1 24..22=3 21..20=1 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.end.indl.str.set vd vs1    31..28=0 27=1 26..25=1 24..22=4 21..20=1 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.end.indl.ofs.add vd vs1    31..28=0 27=1 26..25=1 24..22=0 21..20=2 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.end.indl.ofs.sub vd vs1    31..28=0 27=1 26..25=1 24..22=1 21..20=2 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.end.indl.ofs.inc vd vs1    31..28=0 27=1 26..25=1 24..22=2 21..20=2 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.end.indl.ofs.dec vd vs1    31..28=0 27=1 26..25=1 24..22=3 21..20=2 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.end.indl.ofs.set vd vs1    31..28=0 27=1 26..25=1 24..22=4 21..20=2 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.end.ind.siz.add.1  vd vs1  31..28=0 27=0 26..25=1 24..22=0 21..20=0 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.end.ind.siz.sub.1  vd vs1  31..28=0 27=0 26..25=1 24..22=1 21..20=0 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.end.ind.siz.inc.1  vd vs1  31..28=0 27=0 26..25=1 24..22=2 21..20=0 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.end.ind.siz.dec.1  vd vs1  31..28=0 27=0 26..25=1 24..22=3 21..20=0 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.end.ind.siz.set.1  vd vs1  31..28=0 27=0 26..25=1 24..22=4 21..20=0 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.end.ind.str.add.1  vd vs1  31..28=0 27=0 26..25=1 24..22=0 21..20=1 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.end.ind.str.sub.1  vd vs1  31..28=0 27=0 26..25=1 24..22=1 21..20=1 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.end.ind.str.inc.1  vd vs1  31..28=0 27=0 26..25=1 24..22=2 21..20=1 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.end.ind.str.dec.1  vd vs1  31..28=0 27=0 26..25=1 24..22=3 21..20=1 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.end.ind.str.set.1  vd vs1  31..28=0 27=0 26..25=1 24..22=4 21..20=1 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.end.ind.ofs.add.1  vd vs1  31..28=0 27=0 26..25=1 24..22=0 21..20=2 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.end.ind.ofs.sub.1  vd vs1  31..28=0 27=0 26..25=1 24..22=1 21..20=2 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.end.ind.ofs.inc.1  vd vs1  31..28=0 27=0 26..25=1 24..22=2 21..20=2 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.end.ind.ofs.dec.1  vd vs1  31..28=0 27=0 26..25=1 24..22=3 21..20=2 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.end.ind.ofs.set.1  vd vs1  31..28=0 27=0 26..25=1 24..22=4 21..20=2 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.end.ind.siz.add.2  vd vs1  31..28=1 27=0 26..25=1 24..22=0 21..20=0 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.end.ind.siz.sub.2  vd vs1  31..28=1 27=0 26..25=1 24..22=1 21..20=0 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.end.ind.siz.inc.2  vd vs1  31..28=1 27=0 26..25=1 24..22=2 21..20=0 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.end.ind.siz.dec.2  vd vs1  31..28=1 27=0 26..25=1 24..22=3 21..20=0 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.end.ind.siz.set.2  vd vs1  31..28=1 27=0 26..25=1 24..22=4 21..20=0 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.end.ind.str.add.2  vd vs1  31..28=1 27=0 26..25=1 24..22=0 21..20=1 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.end.ind.str.sub.2  vd vs1  31..28=1 27=0 26..25=1 24..22=1 21..20=1 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.end.ind.str.inc.2  vd vs1  31..28=1 27=0 26..25=1 24..22=2 21..20=1 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.end.ind.str.dec.2  vd vs1  31..28=1 27=0 26..25=1 24..22=3 21..20=1 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.end.ind.str.set.2  vd vs1  31..28=1 27=0 26..25=1 24..22=4 21..20=1 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.end.ind.ofs.add.2  vd vs1  31..28=1 27=0 26..25=1 24..22=0 21..20=2 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.end.ind.ofs.sub.2  vd vs1  31..28=1 27=0 26..25=1 24..22=1 21..20=2 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.end.ind.ofs.inc.2  vd vs1  31..28=1 27=0 26..25=1 24..22=2 21..20=2 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.end.ind.ofs.dec.2  vd vs1  31..28=1 27=0 26..25=1 24..22=3 21..20=2 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.end.ind.ofs.set.2  vd vs1  31..28=1 27=0 26..25=1 24..22=4 21..20=2 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.end.ind.siz.add.3  vd vs1  31..28=2 27=0 26..25=1 24..22=0 21..20=0 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.end.ind.siz.sub.3  vd vs1  31..28=2 27=0 26..25=1 24..22=1 21..20=0 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.end.ind.siz.inc.3  vd vs1  31..28=2 27=0 26..25=1 24..22=2 21..20=0 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.end.ind.siz.dec.3  vd vs1  31..28=2 27=0 26..25=1 24..22=3 21..20=0 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.end.ind.siz.set.3  vd vs1  31..28=2 27=0 26..25=1 24..22=4 21..20=0 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.end.ind.str.add.3  vd vs1  31..28=2 27=0 26..25=1 24..22=0 21..20=1 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.end.ind.str.sub.3  vd vs1  31..28=2 27=0 26..25=1 24..22=1 21..20=1 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.end.ind.str.inc.3  vd vs1  31..28=2 27=0 26..25=1 24..22=2 21..20=1 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.end.ind.str.dec.3  vd vs1  31..28=2 27=0 26..25=1 24..22=3 21..20=1 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.end.ind.str.set.3  vd vs1  31..28=2 27=0 26..25=1 24..22=4 21..20=1 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.end.ind.ofs.add.3  vd vs1  31..28=2 27=0 26..25=1 24..22=0 21..20=2 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.end.ind.ofs.sub.3  vd vs1  31..28=2 27=0 26..25=1 24..22=1 21..20=2 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.end.ind.ofs.inc.3  vd vs1  31..28=2 27=0 26..25=1 24..22=2 21..20=2 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.end.ind.ofs.dec.3  vd vs1  31..28=2 27=0 26..25=1 24..22=3 21..20=2 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.end.ind.ofs.set.3  vd vs1  31..28=2 27=0 26..25=1 24..22=4 21..20=2 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.end.ind.siz.add.4  vd vs1  31..28=3 27=0 26..25=1 24..22=0 21..20=0 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.end.ind.siz.sub.4  vd vs1  31..28=3 27=0 26..25=1 24..22=1 21..20=0 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.end.ind.siz.inc.4  vd vs1  31..28=3 27=0 26..25=1 24..22=2 21..20=0 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.end.ind.siz.dec.4  vd vs1  31..28=3 27=0 26..25=1 24..22=3 21..20=0 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.end.ind.siz.set.4  vd vs1  31..28=3 27=0 26..25=1 24..22=4 21..20=0 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.end.ind.str.add.4  vd vs1  31..28=3 27=0 26..25=1 24..22=0 21..20=1 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.end.ind.str.sub.4  vd vs1  31..28=3 27=0 26..25=1 24..22=1 21..20=1 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.end.ind.str.inc.4  vd vs1  31..28=3 27=0 26..25=1 24..22=2 21..20=1 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.end.ind.str.dec.4  vd vs1  31..28=3 27=0 26..25=1 24..22=3 21..20=1 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.end.ind.str.set.4  vd vs1  31..28=3 27=0 26..25=1 24..22=4 21..20=1 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.end.ind.ofs.add.4  vd vs1  31..28=3 27=0 26..25=1 24..22=0 21..20=2 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.end.ind.ofs.sub.4  vd vs1  31..28=3 27=0 26..25=1 24..22=1 21..20=2 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.end.ind.ofs.inc.4  vd vs1  31..28=3 27=0 26..25=1 24..22=2 21..20=2 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.end.ind.ofs.dec.4  vd vs1  31..28=3 27=0 26..25=1 24..22=3 21..20=2 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.end.ind.ofs.set.4  vd vs1  31..28=3 27=0 26..25=1 24..22=4 21..20=2 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.end.ind.siz.add.5  vd vs1  31..28=4 27=0 26..25=1 24..22=0 21..20=0 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.end.ind.siz.sub.5  vd vs1  31..28=4 27=0 26..25=1 24..22=1 21..20=0 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.end.ind.siz.inc.5  vd vs1  31..28=4 27=0 26..25=1 24..22=2 21..20=0 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.end.ind.siz.dec.5  vd vs1  31..28=4 27=0 26..25=1 24..22=3 21..20=0 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.end.ind.siz.set.5  vd vs1  31..28=4 27=0 26..25=1 24..22=4 21..20=0 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.end.ind.str.add.5  vd vs1  31..28=4 27=0 26..25=1 24..22=0 21..20=1 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.end.ind.str.sub.5  vd vs1  31..28=4 27=0 26..25=1 24..22=1 21..20=1 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.end.ind.str.inc.5  vd vs1  31..28=4 27=0 26..25=1 24..22=2 21..20=1 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.end.ind.str.dec.5  vd vs1  31..28=4 27=0 26..25=1 24..22=3 21..20=1 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.end.ind.str.set.5  vd vs1  31..28=4 27=0 26..25=1 24..22=4 21..20=1 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.end.ind.ofs.add.5  vd vs1  31..28=4 27=0 26..25=1 24..22=0 21..20=2 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.end.ind.ofs.sub.5  vd vs1  31..28=4 27=0 26..25=1 24..22=1 21..20=2 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.end.ind.ofs.inc.5  vd vs1  31..28=4 27=0 26..25=1 24..22=2 21..20=2 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.end.ind.ofs.dec.5  vd vs1  31..28=4 27=0 26..25=1 24..22=3 21..20=2 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.end.ind.ofs.set.5  vd vs1  31..28=4 27=0 26..25=1 24..22=4 21..20=2 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.end.ind.siz.add.6  vd vs1  31..28=5 27=0 26..25=1 24..22=0 21..20=0 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.end.ind.siz.sub.6  vd vs1  31..28=5 27=0 26..25=1 24..22=1 21..20=0 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.end.ind.siz.inc.6  vd vs1  31..28=5 27=0 26..25=1 24..22=2 21..20=0 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.end.ind.siz.dec.6  vd vs1  31..28=5 27=0 26..25=1 24..22=3 21..20=0 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.end.ind.siz.set.6  vd vs1  31..28=5 27=0 26..25=1 24..22=4 21..20=0 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.end.ind.str.add.6  vd vs1  31..28=5 27=0 26..25=1 24..22=0 21..20=1 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.end.ind.str.sub.6  vd vs1  31..28=5 27=0 26..25=1 24..22=1 21..20=1 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.end.ind.str.inc.6  vd vs1  31..28=5 27=0 26..25=1 24..22=2 21..20=1 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.end.ind.str.dec.6  vd vs1  31..28=5 27=0 26..25=1 24..22=3 21..20=1 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.end.ind.str.set.6  vd vs1  31..28=5 27=0 26..25=1 24..22=4 21..20=1 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.end.ind.ofs.add.6  vd vs1  31..28=5 27=0 26..25=1 24..22=0 21..20=2 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.end.ind.ofs.sub.6  vd vs1  31..28=5 27=0 26..25=1 24..22=1 21..20=2 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.end.ind.ofs.inc.6  vd vs1  31..28=5 27=0 26..25=1 24..22=2 21..20=2 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.end.ind.ofs.dec.6  vd vs1  31..28=5 27=0 26..25=1 24..22=3 21..20=2 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.end.ind.ofs.set.6  vd vs1  31..28=5 27=0 26..25=1 24..22=4 21..20=2 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.end.ind.siz.add.7  vd vs1  31..28=6 27=0 26..25=1 24..22=0 21..20=0 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.end.ind.siz.sub.7  vd vs1  31..28=6 27=0 26..25=1 24..22=1 21..20=0 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.end.ind.siz.inc.7  vd vs1  31..28=6 27=0 26..25=1 24..22=2 21..20=0 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.end.ind.siz.dec.7  vd vs1  31..28=6 27=0 26..25=1 24..22=3 21..20=0 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.end.ind.siz.set.7  vd vs1  31..28=6 27=0 26..25=1 24..22=4 21..20=0 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.end.ind.str.add.7  vd vs1  31..28=6 27=0 26..25=1 24..22=0 21..20=1 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.end.ind.str.sub.7  vd vs1  31..28=6 27=0 26..25=1 24..22=1 21..20=1 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.end.ind.str.inc.7  vd vs1  31..28=6 27=0 26..25=1 24..22=2 21..20=1 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.end.ind.str.dec.7  vd vs1  31..28=6 27=0 26..25=1 24..22=3 21..20=1 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.end.ind.str.set.7  vd vs1  31..28=6 27=0 26..25=1 24..22=4 21..20=1 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.end.ind.ofs.add.7  vd vs1  31..28=6 27=0 26..25=1 24..22=0 21..20=2 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.end.ind.ofs.sub.7  vd vs1  31..28=6 27=0 26..25=1 24..22=1 21..20=2 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.end.ind.ofs.inc.7  vd vs1  31..28=6 27=0 26..25=1 24..22=2 21..20=2 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.end.ind.ofs.dec.7  vd vs1  31..28=6 27=0 26..25=1 24..22=3 21..20=2 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.end.ind.ofs.set.7  vd vs1  31..28=6 27=0 26..25=1 24..22=4 21..20=2 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.end.ind.siz.add.l  vd vs1  31..28=7 27=0 26..25=1 24..22=0 21..20=0 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.end.ind.siz.sub.l  vd vs1  31..28=7 27=0 26..25=1 24..22=1 21..20=0 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.end.ind.siz.inc.l  vd vs1  31..28=7 27=0 26..25=1 24..22=2 21..20=0 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.end.ind.siz.dec.l  vd vs1  31..28=7 27=0 26..25=1 24..22=3 21..20=0 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.end.ind.siz.set.l  vd vs1  31..28=7 27=0 26..25=1 24..22=4 21..20=0 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.end.ind.str.add.l  vd vs1  31..28=7 27=0 26..25=1 24..22=0 21..20=1 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.end.ind.str.sub.l  vd vs1  31..28=7 27=0 26..25=1 24..22=1 21..20=1 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.end.ind.str.inc.l  vd vs1  31..28=7 27=0 26..25=1 24..22=2 21..20=1 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.end.ind.str.dec.l  vd vs1  31..28=7 27=0 26..25=1 24..22=3 21..20=1 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.end.ind.str.set.l  vd vs1  31..28=7 27=0 26..25=1 24..22=4 21..20=1 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.end.ind.ofs.add.l  vd vs1  31..28=7 27=0 26..25=1 24..22=0 21..20=2 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.end.ind.ofs.sub.l  vd vs1  31..28=7 27=0 26..25=1 24..22=1 21..20=2 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.end.ind.ofs.inc.l  vd vs1  31..28=7 27=0 26..25=1 24..22=2 21..20=2 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.end.ind.ofs.dec.l  vd vs1  31..28=7 27=0 26..25=1 24..22=3 21..20=2 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.end.ind.ofs.set.l  vd vs1  31..28=7 27=0 26..25=1 24..22=4 21..20=2 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.cfg.vec vd   31..18=0 17=0 16..15=0 14..13=0 12=1 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.cfg.ind vd   31..18=0 17=1 16..15=0 14..13=0 12=1 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.cfg.mem1 vd  31..18=0 17=0 16..15=1 14..13=0 12=1 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.cfg.mem2 vd  31..18=0 17=0 16..15=2 14..13=0 12=1 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.cfg.mem3 vd  31..18=0 17=0 16..15=3 14..13=0 12=1 6..2=0x2 1..0=3
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv_uve_pred for standard instructions
DEBUG::      Processing line: so.p.zero     pd ps3         31..28=8 24..20=0 19..15=0 14..13=0 12..11=0 6..2=0xA 1..0=3
DEBUG::      Processing line: so.p.one      pd ps3         31..28=8 24..20=0 19..15=0 14..13=0 12..11=1 6..2=0xA 1..0=3
DEBUG::      Processing line: so.p.vr       pd vs1 ps3     31..28=8 24..20=0 14..13=0 12..11=2 6..2=0xA 1..0=3
DEBUG::      Processing line: so.p.not      pd ps1 ps3     31..28=8 24..20=0 19=0 14..13=0 12..11=3 6..2=0xA 1..0=3
DEBUG::      Processing line: so.p.mv       pd ps1 ps3     31..28=8 24..20=0 19=0 14..13=1 12..11=0 6..2=0xA 1..0=3
DEBUG::      Processing line: so.p.mvt      pd ps1 ps3     31..28=8 24..20=0 19=0 14..13=1 12..11=1 6..2=0xA 1..0=3
DEBUG::      Processing line: so.p.cv.b pd ps1     31..28=8 27..25=0 24..22=0 21..20=0 19=0 14..13=1 12..11=2 6..2=0xA 1..0=3
DEBUG::      Processing line: so.p.cv.h pd ps1     31..28=8 27..25=0 24..22=0 21..20=1 19=0 14..13=1 12..11=2 6..2=0xA 1..0=3
DEBUG::      Processing line: so.p.cv.w pd ps1     31..28=8 27..25=0 24..22=0 21..20=2 19=0 14..13=1 12..11=2 6..2=0xA 1..0=3
DEBUG::      Processing line: so.p.cv.d pd ps1     31..28=8 27..25=0 24..22=0 21..20=3 19=0 14..13=1 12..11=2 6..2=0xA 1..0=3
DEBUG::      Processing line: so.p.egt.us  pd vs1 vs2 ps3 31..28=8 14=1 13..12=0 11=1 6..2=0xA 1..0=3
DEBUG::      Processing line: so.p.egt.fp  pd vs1 vs2 ps3 31..28=8 14=1 13..12=1 11=1 6..2=0xA 1..0=3
DEBUG::      Processing line: so.p.egt.sg  pd vs1 vs2 ps3 31..28=8 14=1 13..12=2 11=1 6..2=0xA 1..0=3
DEBUG::      Processing line: so.p.egts.us pd vs1 rs2 ps3 31..28=8 14=1 13..12=0 11=0 6..2=0xA 1..0=3
DEBUG::      Processing line: so.p.egts.fp pd vs1 rs2 ps3 31..28=8 14=1 13..12=1 11=0 6..2=0xA 1..0=3
DEBUG::      Processing line: so.p.egts.sg pd vs1 rs2 ps3 31..28=8 14=1 13..12=2 11=0 6..2=0xA 1..0=3
DEBUG::      Processing line: so.p.eq.us   pd vs1 vs2 ps3 31..28=9 14=0 13..12=0 11=1 6..2=0xA 1..0=3
DEBUG::      Processing line: so.p.eq.fp   pd vs1 vs2 ps3 31..28=9 14=0 13..12=1 11=1 6..2=0xA 1..0=3
DEBUG::      Processing line: so.p.eq.sg   pd vs1 vs2 ps3 31..28=9 14=0 13..12=2 11=1 6..2=0xA 1..0=3
DEBUG::      Processing line: so.p.eqs.us  pd vs1 rs2 ps3 31..28=9 14=0 13..12=0 11=0 6..2=0xA 1..0=3
DEBUG::      Processing line: so.p.eqs.fp  pd vs1 rs2 ps3 31..28=9 14=0 13..12=1 11=0 6..2=0xA 1..0=3
DEBUG::      Processing line: so.p.eqs.sg  pd vs1 rs2 ps3 31..28=9 14=0 13..12=2 11=0 6..2=0xA 1..0=3
DEBUG::      Processing line: so.p.lt.us   pd vs1 vs2 ps3 31..28=9 14=1 13..12=0 11=1 6..2=0xA 1..0=3
DEBUG::      Processing line: so.p.lt.fp   pd vs1 vs2 ps3 31..28=9 14=1 13..12=1 11=1 6..2=0xA 1..0=3
DEBUG::      Processing line: so.p.lt.sg   pd vs1 vs2 ps3 31..28=9 14=1 13..12=2 11=1 6..2=0xA 1..0=3
DEBUG::      Processing line: so.p.lts.us  pd vs1 rs2 ps3 31..28=9 14=1 13..12=0 11=0 6..2=0xA 1..0=3
DEBUG::      Processing line: so.p.lts.fp  pd vs1 rs2 ps3 31..28=9 14=1 13..12=1 11=0 6..2=0xA 1..0=3
DEBUG::      Processing line: so.p.lts.sg  pd vs1 rs2 ps3 31..28=9 14=1 13..12=2 11=0 6..2=0xA 1..0=3
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv_uve_mem for standard instructions
DEBUG::      Processing line: so.v.ld.b       vd rs1 rs2        31..26=40 25=0             14=0     13..12=0 6..2=0xA 1..0=3
DEBUG::      Processing line: so.v.ld.h       vd rs1 rs2        31..26=40 25=0             14=0     13..12=1 6..2=0xA 1..0=3
DEBUG::      Processing line: so.v.ld.w       vd rs1 rs2        31..26=40 25=0             14=0     13..12=2 6..2=0xA 1..0=3
DEBUG::      Processing line: so.v.ld.d       vd rs1 rs2        31..26=40 25=0             14=0     13..12=3 6..2=0xA 1..0=3
DEBUG::      Processing line: so.v.ld.s.b       vd rs1 rs2        31..26=40 25=1             14=0     13..12=0 6..2=0xA 1..0=3
DEBUG::      Processing line: so.v.ld.s.h       vd rs1 rs2        31..26=40 25=1             14=0     13..12=1 6..2=0xA 1..0=3
DEBUG::      Processing line: so.v.ld.s.w       vd rs1 rs2        31..26=40 25=1             14=0     13..12=2 6..2=0xA 1..0=3
DEBUG::      Processing line: so.v.ld.s.d       vd rs1 rs2        31..26=40 25=1             14=0     13..12=3 6..2=0xA 1..0=3
DEBUG::      Processing line: so.v.st                 vd rs1 rs2        31..26=41 25=0             14=0     13..12=0         6..2=0xA 1..0=3
DEBUG::      Processing line: so.v.st.s                 vd rs1 rs2        31..26=41 25=1             14=0     13..12=0         6..2=0xA 1..0=3
DEBUG::      Processing line: so.v.dp.b             vd rs1 ps2        31..26=43 25..23=0             14=0     13..12=0 6..2=0xA 1..0=3
DEBUG::      Processing line: so.v.dp.h             vd rs1 ps2        31..26=43 25..23=0             14=0     13..12=1 6..2=0xA 1..0=3
DEBUG::      Processing line: so.v.dp.w             vd rs1 ps2        31..26=43 25..23=0             14=0     13..12=2 6..2=0xA 1..0=3
DEBUG::      Processing line: so.v.dp.d             vd rs1 ps2        31..26=43 25..23=0             14=0     13..12=3 6..2=0xA 1..0=3
DEBUG::      Processing line: so.v.mv                 vd vs1 ps2        31..26=42 25..23=0             14=0 13..12=0         6..2=0xA 1..0=3
DEBUG::      Processing line: so.v.mv.stream                 vd vs1 ps2        31..26=42 25..23=0             14=1 13..12=0         6..2=0xA 1..0=3
DEBUG::      Processing line: so.v.mvt                vd vs1 ps2        31..26=42 25..23=1             14=0 13..12=0         6..2=0xA 1..0=3
DEBUG::      Processing line: so.v.mvt.stream                vd vs1 ps2        31..26=42 25..23=1             14=1 13..12=0         6..2=0xA 1..0=3
DEBUG::      Processing line: so.v.mvvs                     rd vs1 22..20=0   31..26=42 25..23=2             14=0     13..12=0         6..2=0xA 1..0=3
DEBUG::      Processing line: so.v.mvsv.b           vd rs1 22..20=0   31..26=42 25..23=3             14=0     13..12=0 6..2=0xA 1..0=3
DEBUG::      Processing line: so.v.mvsv.h           vd rs1 22..20=0   31..26=42 25..23=3             14=0     13..12=1 6..2=0xA 1..0=3
DEBUG::      Processing line: so.v.mvsv.w           vd rs1 22..20=0   31..26=42 25..23=3             14=0     13..12=2 6..2=0xA 1..0=3
DEBUG::      Processing line: so.v.mvsv.d           vd rs1 22..20=0   31..26=42 25..23=3             14=0     13..12=3 6..2=0xA 1..0=3
DEBUG::      Processing line: so.v.cv.us.b    vd vs1 22..20=0   31..26=42 25=1 24..23=0   14=0 13..12=0 6..2=0xA 1..0=3
DEBUG::      Processing line: so.v.cv.us.h    vd vs1 22..20=0   31..26=42 25=1 24..23=0   14=0 13..12=1 6..2=0xA 1..0=3
DEBUG::      Processing line: so.v.cv.us.w    vd vs1 22..20=0   31..26=42 25=1 24..23=0   14=0 13..12=2 6..2=0xA 1..0=3
DEBUG::      Processing line: so.v.cv.us.d    vd vs1 22..20=0   31..26=42 25=1 24..23=0   14=0 13..12=3 6..2=0xA 1..0=3
DEBUG::      Processing line: so.v.cv.us.stream.b    vd vs1 22..20=0   31..26=42 25=1 24..23=0   14=1 13..12=0 6..2=0xA 1..0=3
DEBUG::      Processing line: so.v.cv.us.stream.h    vd vs1 22..20=0   31..26=42 25=1 24..23=0   14=1 13..12=1 6..2=0xA 1..0=3
DEBUG::      Processing line: so.v.cv.us.stream.w    vd vs1 22..20=0   31..26=42 25=1 24..23=0   14=1 13..12=2 6..2=0xA 1..0=3
DEBUG::      Processing line: so.v.cv.us.stream.d    vd vs1 22..20=0   31..26=42 25=1 24..23=0   14=1 13..12=3 6..2=0xA 1..0=3
DEBUG::      Processing line: so.v.cv.fp.b    vd vs1 22..20=0   31..26=42 25=1 24..23=1   14=0 13..12=0 6..2=0xA 1..0=3
DEBUG::      Processing line: so.v.cv.fp.h    vd vs1 22..20=0   31..26=42 25=1 24..23=1   14=0 13..12=1 6..2=0xA 1..0=3
DEBUG::      Processing line: so.v.cv.fp.w    vd vs1 22..20=0   31..26=42 25=1 24..23=1   14=0 13..12=2 6..2=0xA 1..0=3
DEBUG::      Processing line: so.v.cv.fp.d    vd vs1 22..20=0   31..26=42 25=1 24..23=1   14=0 13..12=3 6..2=0xA 1..0=3
DEBUG::      Processing line: so.v.cv.fp.stream.b    vd vs1 22..20=0   31..26=42 25=1 24..23=1   14=1 13..12=0 6..2=0xA 1..0=3
DEBUG::      Processing line: so.v.cv.fp.stream.h    vd vs1 22..20=0   31..26=42 25=1 24..23=1   14=1 13..12=1 6..2=0xA 1..0=3
DEBUG::      Processing line: so.v.cv.fp.stream.w    vd vs1 22..20=0   31..26=42 25=1 24..23=1   14=1 13..12=2 6..2=0xA 1..0=3
DEBUG::      Processing line: so.v.cv.fp.stream.d    vd vs1 22..20=0   31..26=42 25=1 24..23=1   14=1 13..12=3 6..2=0xA 1..0=3
DEBUG::      Processing line: so.v.cv.sg.b    vd vs1 22..20=0   31..26=42 25=1 24..23=2   14=0 13..12=0 6..2=0xA 1..0=3
DEBUG::      Processing line: so.v.cv.sg.h    vd vs1 22..20=0   31..26=42 25=1 24..23=2   14=0 13..12=1 6..2=0xA 1..0=3
DEBUG::      Processing line: so.v.cv.sg.w    vd vs1 22..20=0   31..26=42 25=1 24..23=2   14=0 13..12=2 6..2=0xA 1..0=3
DEBUG::      Processing line: so.v.cv.sg.d    vd vs1 22..20=0   31..26=42 25=1 24..23=2   14=0 13..12=3 6..2=0xA 1..0=3
DEBUG::      Processing line: so.v.cv.sg.stream.b    vd vs1 22..20=0   31..26=42 25=1 24..23=2   14=1 13..12=0 6..2=0xA 1..0=3
DEBUG::      Processing line: so.v.cv.sg.stream.h    vd vs1 22..20=0   31..26=42 25=1 24..23=2   14=1 13..12=1 6..2=0xA 1..0=3
DEBUG::      Processing line: so.v.cv.sg.stream.w    vd vs1 22..20=0   31..26=42 25=1 24..23=2   14=1 13..12=2 6..2=0xA 1..0=3
DEBUG::      Processing line: so.v.cv.sg.stream.d    vd vs1 22..20=0   31..26=42 25=1 24..23=2   14=1 13..12=3 6..2=0xA 1..0=3
DEBUG::      Processing line: so.c.setvl  rd rs1 24..20=0 14..12=0  31..25=88 6..2=0xA 1..0=3
DEBUG::      Processing line: so.c.getvl  rd 24..15=0 14..12=7  31..25=88 6..2=0xA 1..0=3
DEBUG::      Processing line: so.c.suspd  vd 24..15=0 14..12=1  31..25=88 6..2=0xA 1..0=3
DEBUG::      Processing line: so.c.resum  vd 24..15=0 14..12=2  31..25=88 6..2=0xA 1..0=3
DEBUG::      Processing line: so.c.break  vd 24..15=0 14..12=3  31..25=88 6..2=0xA 1..0=3
DEBUG::      Processing line: so.c.vload  vd 24..15=0 14..12=4  31..25=88 6..2=0xA 1..0=3
DEBUG::      Processing line: so.c.vstor  vd 24..15=0 14..12=5  31..25=88 6..2=0xA 1..0=3
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv_uve_branch for standard instructions
DEBUG::      Processing line: so.b.ndc.1  vs1 imm12aHi imm12aLo 31..29=0x7   21=1 20=0 14=0 13=0   12=0 6..2=0xA 1..0=3
DEBUG::      Processing line: so.b.ndc.2  vs1 imm12aHi imm12aLo 31..29=0x7   21=1 20=0 14=0 13=1   12=0 6..2=0xA 1..0=3
DEBUG::      Processing line: so.b.ndc.3  vs1 imm12aHi imm12aLo 31..29=0x7   21=1 20=0 14=1 13=0   12=0 6..2=0xA 1..0=3
DEBUG::      Processing line: so.b.ndc.4  vs1 imm12aHi imm12aLo 31..29=0x7   21=1 20=0 14=1 13=1   12=0 6..2=0xA 1..0=3
DEBUG::      Processing line: so.b.ndc.5  vs1 imm12aHi imm12aLo 31..29=0x7   21=1 20=1 14=0 13=0   12=0 6..2=0xA 1..0=3
DEBUG::      Processing line: so.b.ndc.6  vs1 imm12aHi imm12aLo 31..29=0x7   21=1 20=1 14=0 13=1   12=0 6..2=0xA 1..0=3
DEBUG::      Processing line: so.b.ndc.7  vs1 imm12aHi imm12aLo 31..29=0x7   21=1 20=1 14=1 13=0   12=0 6..2=0xA 1..0=3
DEBUG::      Processing line: so.b.dc.1   vs1 imm12aHi imm12aLo 31..29=0x7   21=0 20=0 14=0 13=0   12=0 6..2=0xA 1..0=3
DEBUG::      Processing line: so.b.dc.2   vs1 imm12aHi imm12aLo 31..29=0x7   21=0 20=0 14=0 13=1   12=0 6..2=0xA 1..0=3
DEBUG::      Processing line: so.b.dc.3   vs1 imm12aHi imm12aLo 31..29=0x7   21=0 20=0 14=1 13=0   12=0 6..2=0xA 1..0=3
DEBUG::      Processing line: so.b.dc.4   vs1 imm12aHi imm12aLo 31..29=0x7   21=0 20=0 14=1 13=1   12=0 6..2=0xA 1..0=3
DEBUG::      Processing line: so.b.dc.5   vs1 imm12aHi imm12aLo 31..29=0x7   21=0 20=1 14=0 13=0   12=0 6..2=0xA 1..0=3
DEBUG::      Processing line: so.b.dc.6   vs1 imm12aHi imm12aLo 31..29=0x7   21=0 20=1 14=0 13=1   12=0 6..2=0xA 1..0=3
DEBUG::      Processing line: so.b.dc.7   vs1 imm12aHi imm12aLo 31..29=0x7   21=0 20=1 14=1 13=0   12=0 6..2=0xA 1..0=3
DEBUG::      Processing line: so.b.nc     vs1 imm12aHi imm12aLo 31..29=0x7   21=1 20=1 14=1 13=1   12=0 6..2=0xA 1..0=3
DEBUG::      Processing line: so.b.c      vs1 imm12aHi imm12aLo 31..29=0x7   21=0 20=1 14=1 13=1   12=0 6..2=0xA 1..0=3
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv_uve_arith for standard instructions
DEBUG::      Processing line: so.a.add.us       vd vs1 vs2 ps3       31..28=0 14=0 13..12=0 6..2=0xA 1..0=3
DEBUG::      Processing line: so.a.add.fp       vd vs1 vs2 ps3       31..28=0 14=0 13..12=1 6..2=0xA 1..0=3
DEBUG::      Processing line: so.a.add.sg       vd vs1 vs2 ps3       31..28=0 14=0 13..12=2 6..2=0xA 1..0=3
DEBUG::      Processing line: so.a.sub.us       vd vs1 vs2 ps3       31..28=0 14=1 13..12=0 6..2=0xA 1..0=3
DEBUG::      Processing line: so.a.sub.fp       vd vs1 vs2 ps3       31..28=0 14=1 13..12=1 6..2=0xA 1..0=3
DEBUG::      Processing line: so.a.sub.sg       vd vs1 vs2 ps3       31..28=0 14=1 13..12=2 6..2=0xA 1..0=3
DEBUG::      Processing line: so.a.mul.us       vd vs1 vs2 ps3       31..28=1 14=0 13..12=0 6..2=0xA 1..0=3
DEBUG::      Processing line: so.a.mul.fp       vd vs1 vs2 ps3       31..28=1 14=0 13..12=1 6..2=0xA 1..0=3
DEBUG::      Processing line: so.a.mul.sg       vd vs1 vs2 ps3       31..28=1 14=0 13..12=2 6..2=0xA 1..0=3
DEBUG::      Processing line: so.a.div.us       vd vs1 vs2 ps3       31..28=1 14=1 13..12=0 6..2=0xA 1..0=3
DEBUG::      Processing line: so.a.div.fp       vd vs1 vs2 ps3       31..28=1 14=1 13..12=1 6..2=0xA 1..0=3
DEBUG::      Processing line: so.a.div.sg       vd vs1 vs2 ps3       31..28=1 14=1 13..12=2 6..2=0xA 1..0=3
DEBUG::      Processing line: so.a.adde.us  vd vs1 ps3         31..28=2 24..21=0 20=0 14=0 13..12=0 6..2=0xA 1..0=3
DEBUG::      Processing line: so.a.adde.fp  vd vs1 ps3         31..28=2 24..21=0 20=0 14=0 13..12=1 6..2=0xA 1..0=3
DEBUG::      Processing line: so.a.adde.sg  vd vs1 ps3         31..28=2 24..21=0 20=0 14=0 13..12=2 6..2=0xA 1..0=3
DEBUG::      Processing line: so.a.adde.acc.us  vd vs1 ps3         31..28=2 24..21=0 20=1 14=0 13..12=0 6..2=0xA 1..0=3
DEBUG::      Processing line: so.a.adde.acc.fp  vd vs1 ps3         31..28=2 24..21=0 20=1 14=0 13..12=1 6..2=0xA 1..0=3
DEBUG::      Processing line: so.a.adde.acc.sg  vd vs1 ps3         31..28=2 24..21=0 20=1 14=0 13..12=2 6..2=0xA 1..0=3
DEBUG::      Processing line: so.a.adds.us  rd vs1 ps3         31..28=2 24..21=0 20=0 14=1 13..12=0 6..2=0xA 1..0=3
DEBUG::      Processing line: so.a.adds.fp  rd vs1 ps3         31..28=2 24..21=0 20=0 14=1 13..12=1 6..2=0xA 1..0=3
DEBUG::      Processing line: so.a.adds.sg  rd vs1 ps3         31..28=2 24..21=0 20=0 14=1 13..12=2 6..2=0xA 1..0=3
DEBUG::      Processing line: so.a.adds.acc.us  rd vs1 ps3         31..28=2 24..21=0 20=1 14=1 13..12=0 6..2=0xA 1..0=3
DEBUG::      Processing line: so.a.adds.acc.fp  rd vs1 ps3         31..28=2 24..21=0 20=1 14=1 13..12=1 6..2=0xA 1..0=3
DEBUG::      Processing line: so.a.adds.acc.sg  rd vs1 ps3         31..28=2 24..21=0 20=1 14=1 13..12=2 6..2=0xA 1..0=3
DEBUG::      Processing line: so.a.abs.fp       vd vs1 ps3           31..28=3 24..20=0 14..13=0 12=1 6..2=0xA 1..0=3
DEBUG::      Processing line: so.a.abs.sg       vd vs1 ps3           31..28=3 24..20=0 14..13=0 12=0 6..2=0xA 1..0=3
DEBUG::      Processing line: so.a.mac.us       vd vs1 vs2 ps3       31..28=3 14=1 13..12=0 6..2=0xA 1..0=3
DEBUG::      Processing line: so.a.mac.fp       vd vs1 vs2 ps3       31..28=3 14=1 13..12=1 6..2=0xA 1..0=3
DEBUG::      Processing line: so.a.mac.sg       vd vs1 vs2 ps3       31..28=3 14=1 13..12=2 6..2=0xA 1..0=3
DEBUG::      Processing line: so.a.nand      vd vs1 vs2 ps3       31..28=12 14..12=0 6..2=0xA 1..0=3
DEBUG::      Processing line: so.a.and       vd vs1 vs2 ps3       31..28=12 14..12=1 6..2=0xA 1..0=3
DEBUG::      Processing line: so.a.nor       vd vs1 vs2 ps3       31..28=12 14..12=2 6..2=0xA 1..0=3
DEBUG::      Processing line: so.a.or        vd vs1 vs2 ps3       31..28=12 14..12=3 6..2=0xA 1..0=3
DEBUG::      Processing line: so.a.not       vd vs1     ps3       31..28=12 14..12=4 6..2=0xA 1..0=3  24..20=0
DEBUG::      Processing line: so.a.xor       vd vs1 vs2 ps3       31..28=12 14..12=5 6..2=0xA 1..0=3
DEBUG::      Processing line: so.a.sll       vd vs1 vs2 ps3       31..28=13 14..12=0 6..2=0xA 1..0=3
DEBUG::      Processing line: so.a.slls      vd vs1 rs2 ps3       31..28=13 14..12=1 6..2=0xA 1..0=3
DEBUG::      Processing line: so.a.srl       vd vs1 vs2 ps3       31..28=13 14..12=2 6..2=0xA 1..0=3
DEBUG::      Processing line: so.a.srls      vd vs1 rs2 ps3       31..28=13 14..12=3 6..2=0xA 1..0=3
DEBUG::      Processing line: so.a.sra       vd vs1 vs2 ps3       31..28=13 14..12=4 6..2=0xA 1..0=3
DEBUG::      Processing line: so.a.sras      vd vs1 rs2 ps3       31..28=13 14..12=5 6..2=0xA 1..0=3
DEBUG::      Processing line: so.a.min.us       vd vs1 vs2 ps3       31..28=4 14=0 13..12=0 6..2=0xA 1..0=3
DEBUG::      Processing line: so.a.min.fp       vd vs1 vs2 ps3       31..28=4 14=0 13..12=1 6..2=0xA 1..0=3
DEBUG::      Processing line: so.a.min.sg       vd vs1 vs2 ps3       31..28=4 14=0 13..12=2 6..2=0xA 1..0=3
DEBUG::      Processing line: so.a.max.us       vd vs1 vs2 ps3       31..28=4 14=1 13..12=0 6..2=0xA 1..0=3
DEBUG::      Processing line: so.a.max.fp       vd vs1 vs2 ps3       31..28=4 14=1 13..12=1 6..2=0xA 1..0=3
DEBUG::      Processing line: so.a.max.sg       vd vs1 vs2 ps3       31..28=4 14=1 13..12=2 6..2=0xA 1..0=3
DEBUG::      Processing line: so.a.mine.us      vd vs1     ps3       31..28=5 14=0 13..12=0 6..2=0xA 1..0=3   24..20=0
DEBUG::      Processing line: so.a.mine.fp      vd vs1     ps3       31..28=5 14=0 13..12=1 6..2=0xA 1..0=3   24..20=0
DEBUG::      Processing line: so.a.mine.sg      vd vs1     ps3       31..28=5 14=0 13..12=2 6..2=0xA 1..0=3   24..20=0
DEBUG::      Processing line: so.a.maxe.us      vd vs1     ps3       31..28=5 14=1 13..12=0 6..2=0xA 1..0=3   24..20=0
DEBUG::      Processing line: so.a.maxe.fp      vd vs1     ps3       31..28=5 14=1 13..12=1 6..2=0xA 1..0=3   24..20=0
DEBUG::      Processing line: so.a.maxe.sg      vd vs1     ps3       31..28=5 14=1 13..12=2 6..2=0xA 1..0=3   24..20=0
DEBUG::      Processing line: so.a.inc.us       vd vs1     ps3       31..28=6 14=0 13..12=0 6..2=0xA 1..0=3   24..20=0
DEBUG::      Processing line: so.a.inc.fp       vd vs1     ps3       31..28=6 14=0 13..12=1 6..2=0xA 1..0=3   24..20=0
DEBUG::      Processing line: so.a.inc.sg       vd vs1     ps3       31..28=6 14=0 13..12=2 6..2=0xA 1..0=3   24..20=0
DEBUG::      Processing line: so.a.dec.us       vd vs1     ps3       31..28=6 14=1 13..12=0 6..2=0xA 1..0=3   24..20=0
DEBUG::      Processing line: so.a.dec.fp       vd vs1     ps3       31..28=6 14=1 13..12=1 6..2=0xA 1..0=3   24..20=0
DEBUG::      Processing line: so.a.dec.sg       vd vs1     ps3       31..28=6 14=1 13..12=2 6..2=0xA 1..0=3   24..20=0
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv_smrnmi for standard instructions
DEBUG::      Processing line: mnret     11..7=0 19..15=0 31..20=0x702 14..12=0 6..2=0x1C 1..0=3
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv_q_zfa for standard instructions
DEBUG::      Processing line: fli.q        rd rs1 24..20=1 31..27=0x1E 14..12=0 26..25=3 6..2=0x14 1..0=3
DEBUG::      Processing line: fminm.q      rd rs1 rs2      31..27=0x05 14..12=2 26..25=3 6..2=0x14 1..0=3
DEBUG::      Processing line: fmaxm.q      rd rs1 rs2      31..27=0x05 14..12=3 26..25=3 6..2=0x14 1..0=3
DEBUG::      Processing line: fround.q     rd rs1 24..20=4 31..27=0x08 rm       26..25=3 6..2=0x14 1..0=3
DEBUG::      Processing line: froundnx.q   rd rs1 24..20=5 31..27=0x08 rm       26..25=3 6..2=0x14 1..0=3
DEBUG::      Processing line: fleq.q       rd rs1 rs2      31..27=0x14 14..12=4 26..25=3 6..2=0x14 1..0=3
DEBUG::      Processing line: fltq.q       rd rs1 rs2      31..27=0x14 14..12=5 26..25=3 6..2=0x14 1..0=3
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv_f_zfa for standard instructions
DEBUG::      Processing line: fli.s        rd rs1 24..20=1 31..27=0x1E 14..12=0 26..25=0 6..2=0x14 1..0=3
DEBUG::      Processing line: fminm.s      rd rs1 rs2      31..27=0x05 14..12=2 26..25=0 6..2=0x14 1..0=3
DEBUG::      Processing line: fmaxm.s      rd rs1 rs2      31..27=0x05 14..12=3 26..25=0 6..2=0x14 1..0=3
DEBUG::      Processing line: fround.s     rd rs1 24..20=4 31..27=0x08 rm       26..25=0 6..2=0x14 1..0=3
DEBUG::      Processing line: froundnx.s   rd rs1 24..20=5 31..27=0x08 rm       26..25=0 6..2=0x14 1..0=3
DEBUG::      Processing line: fleq.s       rd rs1 rs2      31..27=0x14 14..12=4 26..25=0 6..2=0x14 1..0=3
DEBUG::      Processing line: fltq.s       rd rs1 rs2      31..27=0x14 14..12=5 26..25=0 6..2=0x14 1..0=3
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv_d_zfa for standard instructions
DEBUG::      Processing line: fli.d        rd rs1 24..20=1 31..27=0x1E 14..12=0 26..25=1 6..2=0x14 1..0=3
DEBUG::      Processing line: fminm.d      rd rs1 rs2      31..27=0x05 14..12=2 26..25=1 6..2=0x14 1..0=3
DEBUG::      Processing line: fmaxm.d      rd rs1 rs2      31..27=0x05 14..12=3 26..25=1 6..2=0x14 1..0=3
DEBUG::      Processing line: fround.d     rd rs1 24..20=4 31..27=0x08 rm       26..25=1 6..2=0x14 1..0=3
DEBUG::      Processing line: froundnx.d   rd rs1 24..20=5 31..27=0x08 rm       26..25=1 6..2=0x14 1..0=3
DEBUG::      Processing line: fcvtmod.w.d  rd rs1 24..20=8 31..27=0x18 14..12=1 26..25=1 6..2=0x14 1..0=3
DEBUG::      Processing line: fleq.d       rd rs1 rs2      31..27=0x14 14..12=4 26..25=1 6..2=0x14 1..0=3
DEBUG::      Processing line: fltq.d       rd rs1 rs2      31..27=0x14 14..12=5 26..25=1 6..2=0x14 1..0=3
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv_c_zihintntl for standard instructions
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv_c_zicfiss for standard instructions
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv_b for standard instructions
DEBUG::      Processing line: slo        rd rs1 rs2 31..25=16 14..12=1 6..2=0x0C 1..0=3
DEBUG::      Processing line: sro        rd rs1 rs2 31..25=16 14..12=5 6..2=0x0C 1..0=3
DEBUG::      Processing line: sloi       rd rs1 31..26=8  shamtd 14..12=1 6..2=0x04 1..0=3
DEBUG::      Processing line: sroi       rd rs1 31..26=8  shamtd 14..12=5 6..2=0x04 1..0=3
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv64_zpn for standard instructions
DEBUG::      Processing line: add32       31..25=0b0100000    rs2             rs1 14..12=0b010    rd  6..0=0b1110111
DEBUG::      Processing line: insb        31..25=0b1010110  24..23=0b00  imm3 rs1 14..12=0b000    rd  6..0=0b1110111
DEBUG::      Processing line: pkbb16      31..25=0b0000111    rs2             rs1 14..12=0b001    rd  6..0=0b1110111
DEBUG::      Processing line: pktt16      31..25=0b0010111    rs2             rs1 14..12=0b001    rd  6..0=0b1110111
DEBUG::      Processing line: radd32      31..25=0b0000000    rs2             rs1 14..12=0b010    rd  6..0=0b1110111
DEBUG::      Processing line: uradd32     31..25=0b0010000    rs2             rs1 14..12=0b010    rd  6..0=0b1110111
DEBUG::      Processing line: kadd32      31..25=0b0001000    rs2             rs1 14..12=0b010    rd  6..0=0b1110111
DEBUG::      Processing line: ukadd32     31..25=0b0011000    rs2             rs1 14..12=0b010    rd  6..0=0b1110111
DEBUG::      Processing line: sub32       31..25=0b0100001    rs2             rs1 14..12=0b010    rd  6..0=0b1110111
DEBUG::      Processing line: rsub32      31..25=0b0000001    rs2             rs1 14..12=0b010    rd  6..0=0b1110111
DEBUG::      Processing line: ursub32     31..25=0b0010001    rs2             rs1 14..12=0b010    rd  6..0=0b1110111
DEBUG::      Processing line: ksub32      31..25=0b0001001    rs2             rs1 14..12=0b010    rd  6..0=0b1110111
DEBUG::      Processing line: uksub32     31..25=0b0011001    rs2             rs1 14..12=0b010    rd  6..0=0b1110111
DEBUG::      Processing line: cras32      31..25=0b0100010    rs2             rs1 14..12=0b010    rd  6..0=0b1110111
DEBUG::      Processing line: rcras32     31..25=0b0000010    rs2             rs1 14..12=0b010    rd  6..0=0b1110111
DEBUG::      Processing line: urcras32    31..25=0b0010010    rs2             rs1 14..12=0b010    rd  6..0=0b1110111
DEBUG::      Processing line: kcras32     31..25=0b0001010    rs2             rs1 14..12=0b010    rd  6..0=0b1110111
DEBUG::      Processing line: ukcras32    31..25=0b0011010    rs2             rs1 14..12=0b010    rd  6..0=0b1110111
DEBUG::      Processing line: crsa32      31..25=0b0100011    rs2             rs1 14..12=0b010    rd  6..0=0b1110111
DEBUG::      Processing line: rcrsa32     31..25=0b0000011    rs2             rs1 14..12=0b010    rd  6..0=0b1110111
DEBUG::      Processing line: urcrsa32    31..25=0b0010011    rs2             rs1 14..12=0b010    rd  6..0=0b1110111
DEBUG::      Processing line: kcrsa32     31..25=0b0001011    rs2             rs1 14..12=0b010    rd  6..0=0b1110111
DEBUG::      Processing line: ukcrsa32    31..25=0b0011011    rs2             rs1 14..12=0b010    rd  6..0=0b1110111
DEBUG::      Processing line: stas32      31..25=0b1111000    rs2             rs1 14..12=0b010    rd  6..0=0b1110111
DEBUG::      Processing line: rstas32     31..25=0b1011000    rs2             rs1 14..12=0b010    rd  6..0=0b1110111
DEBUG::      Processing line: urstas32    31..25=0b1101000    rs2             rs1 14..12=0b010    rd  6..0=0b1110111
DEBUG::      Processing line: kstas32     31..25=0b1100000    rs2             rs1 14..12=0b010    rd  6..0=0b1110111
DEBUG::      Processing line: ukstas32    31..25=0b1110000    rs2             rs1 14..12=0b010    rd  6..0=0b1110111
DEBUG::      Processing line: stsa32      31..25=0b1111001    rs2             rs1 14..12=0b010    rd  6..0=0b1110111
DEBUG::      Processing line: urstsa32    31..25=0b1101001    rs2             rs1 14..12=0b010    rd  6..0=0b1110111
DEBUG::      Processing line: kstsa32     31..25=0b1100001    rs2             rs1 14..12=0b010    rd  6..0=0b1110111
DEBUG::      Processing line: ukstsa32    31..25=0b1110001    rs2             rs1 14..12=0b010    rd  6..0=0b1110111
DEBUG::      Processing line: smmul       31..25=0b0100000    rs2             rs1 14..12=0b001    rd  6..0=0b1110111
DEBUG::      Processing line: sra32       31..25=0b0101000    rs2             rs1 14..12=0b010    rd  6..0=0b1110111
DEBUG::      Processing line: srai.u      31..26=0b110101     imm6            rs1 14..12=0b001    rd  6..0=0b1110111
DEBUG::      Processing line: srai32      31..25=0b0111000    imm5            rs1 14..12=0b010    rd  6..0=0b1110111
DEBUG::      Processing line: sra32.u     31..25=0b0110000    rs2             rs1 14..12=0b010    rd  6..0=0b1110111
DEBUG::      Processing line: srai32.u    31..25=0b1000000    imm5            rs1 14..12=0b010    rd  6..0=0b1110111
DEBUG::      Processing line: srl32       31..25=0b0101001    rs2             rs1 14..12=0b010    rd  6..0=0b1110111
DEBUG::      Processing line: srli32      31..25=0b0111001    imm5            rs1 14..12=0b010    rd  6..0=0b1110111
DEBUG::      Processing line: srl32.u     31..25=0b0110001    rs2             rs1 14..12=0b010    rd  6..0=0b1110111
DEBUG::      Processing line: sll32       31..25=0b0101010    rs2             rs1 14..12=0b010    rd  6..0=0b1110111
DEBUG::      Processing line: slli32      31..25=0b0111010    imm5            rs1 14..12=0b010    rd  6..0=0b1110111
DEBUG::      Processing line: ksll32      31..25=0b0110010    rs2             rs1 14..12=0b010    rd  6..0=0b1110111
DEBUG::      Processing line: kslli32     31..25=0b1000010    imm5            rs1 14..12=0b010    rd  6..0=0b1110111
DEBUG::      Processing line: kslra32     31..25=0b0101011    rs2             rs1 14..12=0b010    rd  6..0=0b1110111
DEBUG::      Processing line: kslra32.u   31..25=0b0110011    rs2             rs1 14..12=0b010    rd  6..0=0b1110111
DEBUG::      Processing line: smin32      31..25=0b1001000    rs2             rs1 14..12=0b010    rd  6..0=0b1110111
DEBUG::      Processing line: umin32      31..25=0b1010000    rs2             rs1 14..12=0b010    rd  6..0=0b1110111
DEBUG::      Processing line: smax32      31..25=0b1001001    rs2             rs1 14..12=0b010    rd  6..0=0b1110111
DEBUG::      Processing line: khmbb16     31..25=0b1101110    rs2             rs1 14..12=0b001    rd  6..0=0b1110111
DEBUG::      Processing line: khmbt16     31..25=0b1110110    rs2             rs1 14..12=0b001    rd  6..0=0b1110111
DEBUG::      Processing line: khmtt16     31..25=0b1111110    rs2             rs1 14..12=0b001    rd  6..0=0b1110111
DEBUG::      Processing line: kdmbb16     31..25=0b1101101    rs2             rs1 14..12=0b001    rd  6..0=0b1110111
DEBUG::      Processing line: kdmbt16     31..25=0b1110101    rs2             rs1 14..12=0b001    rd  6..0=0b1110111
DEBUG::      Processing line: kdmtt16     31..25=0b1111101    rs2             rs1 14..12=0b001    rd  6..0=0b1110111
DEBUG::      Processing line: kdmabb16    31..25=0b1101100    rs2             rs1 14..12=0b001    rd  6..0=0b1110111
DEBUG::      Processing line: kdmabt16    31..25=0b1110100    rs2             rs1 14..12=0b001    rd  6..0=0b1110111
DEBUG::      Processing line: kdmatt16    31..25=0b1111100    rs2             rs1 14..12=0b001    rd  6..0=0b1110111
DEBUG::      Processing line: smbt32      31..25=0b0001100    rs2             rs1 14..12=0b010    rd  6..0=0b1110111
DEBUG::      Processing line: smtt32      31..25=0b0010100    rs2             rs1 14..12=0b010    rd  6..0=0b1110111
DEBUG::      Processing line: kmabb32     31..25=0b0101101    rs2             rs1 14..12=0b010    rd  6..0=0b1110111
DEBUG::      Processing line: kmabt32     31..25=0b0110101    rs2             rs1 14..12=0b010    rd  6..0=0b1110111
DEBUG::      Processing line: kmatt32     31..25=0b0111101    rs2             rs1 14..12=0b010    rd  6..0=0b1110111
DEBUG::      Processing line: kmda32      31..25=0b0011100    rs2             rs1 14..12=0b010    rd  6..0=0b1110111
DEBUG::      Processing line: kmxda32     31..25=0b0011101    rs2             rs1 14..12=0b010    rd  6..0=0b1110111
DEBUG::      Processing line: kmaxda32    31..25=0b0100101    rs2             rs1 14..12=0b010    rd  6..0=0b1110111
DEBUG::      Processing line: kmads32     31..25=0b0101110    rs2             rs1 14..12=0b010    rd  6..0=0b1110111
DEBUG::      Processing line: kmadrs32    31..25=0b0110110    rs2             rs1 14..12=0b010    rd  6..0=0b1110111
DEBUG::      Processing line: kmaxds32    31..25=0b0111110    rs2             rs1 14..12=0b010    rd  6..0=0b1110111
DEBUG::      Processing line: kmsda32     31..25=0b0100110    rs2             rs1 14..12=0b010    rd  6..0=0b1110111
DEBUG::      Processing line: kmsxda32    31..25=0b0100111    rs2             rs1 14..12=0b010    rd  6..0=0b1110111
DEBUG::      Processing line: smds32      31..25=0b0101100    rs2             rs1 14..12=0b010    rd  6..0=0b1110111
DEBUG::      Processing line: smdrs32     31..25=0b0110100    rs2             rs1 14..12=0b010    rd  6..0=0b1110111
DEBUG::      Processing line: smxds32     31..25=0b0111100    rs2             rs1 14..12=0b010    rd  6..0=0b1110111
DEBUG::      Processing line: sraiw.u     31..25=0b0011010    imm5            rs1 14..12=0b001    rd  6..0=0b1110111
DEBUG::      Processing line: pkbt32      31..25=0b0001111    rs2             rs1 14..12=0b010    rd  6..0=0b1110111
DEBUG::      Processing line: pktb32      31..25=0b0011111    rs2             rs1 14..12=0b010    rd  6..0=0b1110111
DEBUG::      Processing line: kabs32      31..25=0b1010110    24..20=0b10010  rs1 14..12=0b000    rd  6..0=0b1110111
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv64_zbt for standard instructions
DEBUG::      Processing line: fslw       rd rs1 rs2 rs3 26..25=2 14..12=1 6..2=0x0E 1..0=3
DEBUG::      Processing line: fsrw       rd rs1 rs2 rs3 26..25=2 14..12=5 6..2=0x0E 1..0=3
DEBUG::      Processing line: fsriw      rd rs1 rs3 26..25=2 shamtw 14..12=5 6..2=0x06 1..0=3
DEBUG::      Processing line: fsri       rd rs1 rs3 26=1 shamtd 14..12=5 6..2=0x04 1..0=3
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv64_zbr for standard instructions
DEBUG::      Processing line: crc32.d    rd rs1 31..20=0x613 14..12=1 6..2=0x04 1..0=3
DEBUG::      Processing line: crc32c.d   rd rs1 31..20=0x61B 14..12=1 6..2=0x04 1..0=3
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv64_zbpbo for standard instructions
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv64_zbp for standard instructions
DEBUG::      Processing line: grevi      rd rs1 31..26=26 shamtd 14..12=5 6..2=0x04 1..0=3
DEBUG::      Processing line: gorci      rd rs1 31..26=10 shamtd 14..12=5 6..2=0x04 1..0=3
DEBUG::      Processing line: shfli      rd rs1 31..26=2 25=0 shamtw 14..12=1 6..2=0x04 1..0=3
DEBUG::      Processing line: unshfli    rd rs1 31..26=2 25=0 shamtw 14..12=5 6..2=0x04 1..0=3
DEBUG::      Processing line: packuw     rd rs1 rs2 31..25=36 14..12=4 6..2=0x0E 1..0=3
DEBUG::      Processing line: gorcw      rd rs1 rs2 31..25=20 14..12=5 6..2=0x0E 1..0=3
DEBUG::      Processing line: grevw      rd rs1 rs2 31..25=52 14..12=5 6..2=0x0E 1..0=3
DEBUG::      Processing line: gorciw     rd rs1 31..26=10 25=0 shamtw 14..12=5 6..2=0x06 1..0=3
DEBUG::      Processing line: greviw     rd rs1 31..26=26 25=0 shamtw 14..12=5 6..2=0x06 1..0=3
DEBUG::      Processing line: shflw      rd rs1 rs2 31..25=4  14..12=1 6..2=0x0E 1..0=3
DEBUG::      Processing line: unshflw    rd rs1 rs2 31..25=4  14..12=5 6..2=0x0E 1..0=3
DEBUG::      Processing line: xperm32    rd rs1 rs2 31..25=20 14..12=0 6..2=0x0C 1..0=3
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv64_zbm for standard instructions
DEBUG::      Processing line: bmatflip   rd rs1 31..20=0x603 14..12=1 6..2=0x04 1..0=3
DEBUG::      Processing line: bmator     rd rs1 rs2 31..25=4  14..12=3 6..2=0x0C 1..0=3
DEBUG::      Processing line: bmatxor    rd rs1 rs2 31..25=36 14..12=3 6..2=0x0C 1..0=3
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv64_zbf for standard instructions
DEBUG::      Processing line: bfpw       rd rs1 rs2 31..25=36 14..12=7 6..2=0x0E 1..0=3
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv64_zbe for standard instructions
DEBUG::      Processing line: bcompressw rd rs1 rs2 31..25=4  14..12=6 6..2=0x0E 1..0=3
DEBUG::      Processing line: bdecompressw rd rs1 rs2 31..25=36 14..12=6 6..2=0x0E 1..0=3
DEBUG::      Processing line: packw      rd rs1 rs2 31..25=4  14..12=4 6..2=0x0E 1..0=3
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv64_q_zfa for standard instructions
DEBUG::      Processing line: fmvh.x.q     rd rs1 24..20=1 31..27=0x1C 14..12=0 26..25=3 6..2=0x14 1..0=3
DEBUG::      Processing line: fmvp.q.x     rd rs1 rs2 31..27=0x16 14..12=0 26..25=3 6..2=0x14 1..0=3
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv64_b for standard instructions
DEBUG::      Processing line: slow       rd rs1 rs2 31..25=16 14..12=1 6..2=0x0E 1..0=3
DEBUG::      Processing line: srow       rd rs1 rs2 31..25=16 14..12=5 6..2=0x0E 1..0=3
DEBUG::      Processing line: sloiw      rd rs1 31..26=8  25=0 shamtw 14..12=1 6..2=0x06 1..0=3
DEBUG::      Processing line: sroiw      rd rs1 31..26=8  25=0 shamtw 14..12=5 6..2=0x06 1..0=3
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv32_zpsf for standard instructions
DEBUG::      Processing line: add64      31..25=0b1100000  rs2                rs1  14..12=0b001  rd  6..0=0b1110111
DEBUG::      Processing line: sub64      31..25=0b1100001  rs2                rs1  14..12=0b001  rd  6..0=0b1110111
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv32_zpn for standard instructions
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv32_zbt for standard instructions
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv32_zbpbo for standard instructions
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv32_zbp for standard instructions
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv32_d_zfa for standard instructions
DEBUG::      Processing line: fmvh.x.d     rd rs1 24..20=1 31..27=0x1C 14..12=0 26..25=1 6..2=0x14 1..0=3
DEBUG::      Processing line: fmvp.d.x     rd rs1 rs2 31..27=0x16 14..12=0 26..25=1 6..2=0x14 1..0=3
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv128_i for standard instructions
DEBUG::      Processing line: addid   rd rs1 imm12            14..12=0 6..2=0x16 1..0=3
DEBUG::      Processing line: sllid   rd rs1 31..26=0  shamtd 14..12=1 6..2=0x16 1..0=3
DEBUG::      Processing line: srlid   rd rs1 31..26=0  shamtd 14..12=5 6..2=0x16 1..0=3
DEBUG::      Processing line: sraid   rd rs1 31..26=16 shamtd 14..12=5 6..2=0x16 1..0=3
DEBUG::      Processing line: addd    rd rs1 rs2 31..25=0  14..12=0 6..2=0x1E 1..0=3
DEBUG::      Processing line: subd    rd rs1 rs2 31..25=32 14..12=0 6..2=0x1E 1..0=3
DEBUG::      Processing line: slld    rd rs1 rs2 31..25=0  14..12=1 6..2=0x1E 1..0=3
DEBUG::      Processing line: srld    rd rs1 rs2 31..25=0  14..12=5 6..2=0x1E 1..0=3
DEBUG::      Processing line: srad    rd rs1 rs2 31..25=32 14..12=5 6..2=0x1E 1..0=3
DEBUG::      Processing line: lq      rd rs1       imm12 14..12=3 6..2=0x03 1..0=3
DEBUG::      Processing line: ldu     rd rs1       imm12 14..12=7 6..2=0x00 1..0=3
DEBUG::      Processing line: sq     imm12hi rs1 rs2 imm12lo 14..12=4 6..2=0x08 1..0=3
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv128_c for standard instructions
DEBUG::      Processing line: c.lq rd_p rs1_p c_uimm9lo c_uimm9hi     1..0=0 15..13=1
DEBUG::      Processing line: c.sq rs1_p rs2_p c_uimm9hi c_uimm9lo    1..0=0 15..13=5
DEBUG::      Processing line: c.lqsp rd c_uimm10sphi c_uimm10splo     1..0=2 15..13=1
DEBUG::      Processing line: c.sqsp c_rs2 c_uimm10sp_s               1..0=2 15..13=5
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_zksh for standard instructions
DEBUG::      Processing line: sm3p0         rd rs1 31..30=0 29..25=0b01000 24..20=0b01000 14..12=1 6..0=0x13
DEBUG::      Processing line: sm3p1         rd rs1 31..30=0 29..25=0b01000 24..20=0b01001 14..12=1 6..0=0x13
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_zksed for standard instructions
DEBUG::      Processing line: sm4ed         rd rs1 rs2 bs 29..25=0b11000 14..12=0 6..0=0x33
DEBUG::      Processing line: sm4ks         rd rs1 rs2 bs 29..25=0b11010 14..12=0 6..0=0x33
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_zks for standard instructions
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_zknh for standard instructions
DEBUG::      Processing line: sha256sum0    rd rs1 31..30=0 29..25=0b01000 24..20=0b00000 14..12=1 6..0=0x13
DEBUG::      Processing line: sha256sum1    rd rs1 31..30=0 29..25=0b01000 24..20=0b00001 14..12=1 6..0=0x13
DEBUG::      Processing line: sha256sig0    rd rs1 31..30=0 29..25=0b01000 24..20=0b00010 14..12=1 6..0=0x13
DEBUG::      Processing line: sha256sig1    rd rs1 31..30=0 29..25=0b01000 24..20=0b00011 14..12=1 6..0=0x13
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_zkn for standard instructions
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_zk for standard instructions
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_zifencei for standard instructions
DEBUG::      Processing line: fence.i     imm12                       rs1 14..12=1 rd 6..2=0x03 1..0=3
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_zicsr for standard instructions
DEBUG::      Processing line: csrrw     rd rs1 csr 14..12=1 6..2=0x1C 1..0=3
DEBUG::      Processing line: csrrs     rd rs1 csr        14..12=2 6..2=0x1C 1..0=3
DEBUG::      Processing line: csrrc     rd rs1 csr        14..12=3 6..2=0x1C 1..0=3
DEBUG::      Processing line: csrrwi    rd csr zimm       14..12=5 6..2=0x1C 1..0=3
DEBUG::      Processing line: csrrsi    rd csr zimm       14..12=6 6..2=0x1C 1..0=3
DEBUG::      Processing line: csrrci    rd csr zimm       14..12=7 6..2=0x1C 1..0=3
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_zicbo for standard instructions
DEBUG::      Processing line: cbo.clean rs1 31..20=1 14..12=2 11..7=0 6..2=0x03 1..0=3
DEBUG::      Processing line: cbo.flush rs1 31..20=2 14..12=2 11..7=0 6..2=0x03 1..0=3
DEBUG::      Processing line: cbo.inval rs1 31..20=0 14..12=2 11..7=0 6..2=0x03 1..0=3
DEBUG::      Processing line: cbo.zero  rs1 31..20=4 14..12=2 11..7=0 6..2=0x03 1..0=3
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_zfh for standard instructions
DEBUG::      Processing line: flh       rd rs1 imm12 14..12=1 6..2=0x01 1..0=3
DEBUG::      Processing line: fsh       imm12hi rs1 rs2 imm12lo 14..12=1 6..2=0x09 1..0=3
DEBUG::      Processing line: fmadd.h   rd rs1 rs2 rs3 rm 26..25=2 6..2=0x10 1..0=3
DEBUG::      Processing line: fmsub.h   rd rs1 rs2 rs3 rm 26..25=2 6..2=0x11 1..0=3
DEBUG::      Processing line: fnmsub.h  rd rs1 rs2 rs3 rm 26..25=2 6..2=0x12 1..0=3
DEBUG::      Processing line: fnmadd.h  rd rs1 rs2 rs3 rm 26..25=2 6..2=0x13 1..0=3
DEBUG::      Processing line: fadd.h    rd rs1 rs2      31..27=0x00 rm       26..25=2 6..2=0x14 1..0=3
DEBUG::      Processing line: fsub.h    rd rs1 rs2      31..27=0x01 rm       26..25=2 6..2=0x14 1..0=3
DEBUG::      Processing line: fmul.h    rd rs1 rs2      31..27=0x02 rm       26..25=2 6..2=0x14 1..0=3
DEBUG::      Processing line: fdiv.h    rd rs1 rs2      31..27=0x03 rm       26..25=2 6..2=0x14 1..0=3
DEBUG::      Processing line: fsqrt.h   rd rs1 24..20=0 31..27=0x0B rm       26..25=2 6..2=0x14 1..0=3
DEBUG::      Processing line: fsgnj.h   rd rs1 rs2      31..27=0x04 14..12=0 26..25=2 6..2=0x14 1..0=3
DEBUG::      Processing line: fsgnjn.h  rd rs1 rs2      31..27=0x04 14..12=1 26..25=2 6..2=0x14 1..0=3
DEBUG::      Processing line: fsgnjx.h  rd rs1 rs2      31..27=0x04 14..12=2 26..25=2 6..2=0x14 1..0=3
DEBUG::      Processing line: fmin.h    rd rs1 rs2      31..27=0x05 14..12=0 26..25=2 6..2=0x14 1..0=3
DEBUG::      Processing line: fmax.h    rd rs1 rs2      31..27=0x05 14..12=1 26..25=2 6..2=0x14 1..0=3
DEBUG::      Processing line: fcvt.s.h  rd rs1 24..20=2 31..27=0x08 rm       26..25=0 6..2=0x14 1..0=3
DEBUG::      Processing line: fcvt.h.s  rd rs1 24..20=0 31..27=0x08 rm       26..25=2 6..2=0x14 1..0=3
DEBUG::      Processing line: feq.h     rd rs1 rs2      31..27=0x14 14..12=2 26..25=2 6..2=0x14 1..0=3
DEBUG::      Processing line: flt.h     rd rs1 rs2      31..27=0x14 14..12=1 26..25=2 6..2=0x14 1..0=3
DEBUG::      Processing line: fle.h     rd rs1 rs2      31..27=0x14 14..12=0 26..25=2 6..2=0x14 1..0=3
DEBUG::      Processing line: fclass.h  rd rs1 24..20=0 31..27=0x1C 14..12=1 26..25=2 6..2=0x14 1..0=3
DEBUG::      Processing line: fcvt.w.h  rd rs1 24..20=0 31..27=0x18 rm       26..25=2 6..2=0x14 1..0=3
DEBUG::      Processing line: fcvt.wu.h rd rs1 24..20=1 31..27=0x18 rm       26..25=2 6..2=0x14 1..0=3
DEBUG::      Processing line: fmv.x.h   rd rs1 24..20=0 31..27=0x1C 14..12=0 26..25=2 6..2=0x14 1..0=3
DEBUG::      Processing line: fcvt.h.w  rd rs1 24..20=0 31..27=0x1A rm       26..25=2 6..2=0x14 1..0=3
DEBUG::      Processing line: fcvt.h.wu rd rs1 24..20=1 31..27=0x1A rm       26..25=2 6..2=0x14 1..0=3
DEBUG::      Processing line: fmv.h.x   rd rs1 24..20=0 31..27=0x1E 14..12=0 26..25=2 6..2=0x14 1..0=3
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_zcmt for standard instructions
DEBUG::      Processing line: cm.jalt  c_index   1..0=2 15..13=5 12..10=0
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_zcmp for standard instructions
DEBUG::      Processing line: cm.push     c_rlist c_spimm   1..0=2 15..13=5 12..8=0x18
DEBUG::      Processing line: cm.pop      c_rlist c_spimm   1..0=2 15..13=5 12..8=0x1A
DEBUG::      Processing line: cm.popretz  c_rlist c_spimm   1..0=2 15..13=5 12..8=0x1C
DEBUG::      Processing line: cm.popret   c_rlist c_spimm   1..0=2 15..13=5 12..8=0x1E
DEBUG::      Processing line: cm.mvsa01   c_sreg1 c_sreg2   1..0=2 15..13=5 12..10=3 6..5=1
DEBUG::      Processing line: cm.mva01s   c_sreg1 c_sreg2   1..0=2 15..13=5 12..10=3 6..5=3
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_zcb for standard instructions
DEBUG::      Processing line: c.lbu  rd_p rs1_p c_uimm2    1..0=0 15..13=4 12..10=0
DEBUG::      Processing line: c.lhu  rd_p rs1_p c_uimm1    1..0=0 15..13=4 12..10=1 6=0
DEBUG::      Processing line: c.lh   rd_p rs1_p c_uimm1    1..0=0 15..13=4 12..10=1 6=1
DEBUG::      Processing line: c.sb   rs2_p rs1_p c_uimm2   1..0=0 15..13=4 12..10=2
DEBUG::      Processing line: c.sh   rs2_p rs1_p c_uimm1   1..0=0 15..13=4 12..10=3 6=0
DEBUG::      Processing line: c.zext.b rd_rs1_p            1..0=1 15..13=4 12..10=7 6..5=3 4..2=0
DEBUG::      Processing line: c.sext.b rd_rs1_p            1..0=1 15..13=4 12..10=7 6..5=3 4..2=1
DEBUG::      Processing line: c.zext.h rd_rs1_p            1..0=1 15..13=4 12..10=7 6..5=3 4..2=2
DEBUG::      Processing line: c.sext.h rd_rs1_p            1..0=1 15..13=4 12..10=7 6..5=3 4..2=3
DEBUG::      Processing line: c.not    rd_rs1_p            1..0=1 15..13=4 12..10=7 6..5=3 4..2=5
DEBUG::      Processing line: c.mul    rd_rs1_p rs2_p      1..0=1 15..13=4 12..10=7 6..5=2
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_zbs for standard instructions
DEBUG::      Processing line: bclr rd rs1 rs2 31..25=0x24 14..12=1 6..2=0x0C 1..0=3
DEBUG::      Processing line: bext rd rs1 rs2 31..25=36 14..12=5 6..2=0x0C 1..0=3
DEBUG::      Processing line: binv rd rs1 rs2 31..25=52 14..12=1 6..2=0x0C 1..0=3
DEBUG::      Processing line: bset rd rs1 rs2 31..25=20 14..12=1 6..2=0x0C 1..0=3
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_zbkx for standard instructions
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_zbkc for standard instructions
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_zbkb for standard instructions
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_zbc for standard instructions
DEBUG::      Processing line: clmul      rd rs1 rs2 31..25=5 14..12=1 6..2=0x0C 1..0=3
DEBUG::      Processing line: clmulr     rd rs1 rs2 31..25=5 14..12=2 6..2=0x0C 1..0=3
DEBUG::      Processing line: clmulh     rd rs1 rs2 31..25=5 14..12=3 6..2=0x0C 1..0=3
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_zbb for standard instructions
DEBUG::      Processing line: andn       rd rs1 rs2 31..25=32 14..12=7 6..2=0x0C 1..0=3
DEBUG::      Processing line: orn        rd rs1 rs2 31..25=32 14..12=6 6..2=0x0C 1..0=3
DEBUG::      Processing line: xnor       rd rs1 rs2 31..25=32 14..12=4 6..2=0x0C 1..0=3
DEBUG::      Processing line: clz        rd rs1 31..20=0x600 14..12=1 6..2=0x04 1..0=3
DEBUG::      Processing line: ctz        rd rs1 31..20=0x601 14..12=1 6..2=0x04 1..0=3
DEBUG::      Processing line: cpop       rd rs1 31..20=0x602 14..12=1 6..2=0x04 1..0=3
DEBUG::      Processing line: max        rd rs1 rs2 31..25=5 14..12=6 6..2=0x0C 1..0=3
DEBUG::      Processing line: maxu       rd rs1 rs2 31..25=5 14..12=7 6..2=0x0C 1..0=3
DEBUG::      Processing line: min        rd rs1 rs2 31..25=5 14..12=4 6..2=0x0C 1..0=3
DEBUG::      Processing line: minu       rd rs1 rs2 31..25=5 14..12=5 6..2=0x0C 1..0=3
DEBUG::      Processing line: sext.b     rd rs1 31..20=0x604 14..12=1 6..2=0x04 1..0=3
DEBUG::      Processing line: sext.h     rd rs1 31..20=0x605 14..12=1 6..2=0x04 1..0=3
DEBUG::      Processing line: rol        rd rs1 rs2 31..25=0x30 14..12=1 6..2=0x0C 1..0=3
DEBUG::      Processing line: ror        rd rs1 rs2 31..25=0x30 14..12=5 6..2=0x0C 1..0=3
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_zba for standard instructions
DEBUG::      Processing line: sh1add     rd rs1 rs2 31..25=16 14..12=2 6..2=0x0C 1..0=3
DEBUG::      Processing line: sh2add     rd rs1 rs2 31..25=16 14..12=4 6..2=0x0C 1..0=3
DEBUG::      Processing line: sh3add     rd rs1 rs2 31..25=16 14..12=6 6..2=0x0C 1..0=3
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_zawrs for standard instructions
DEBUG::      Processing line: wrs.nto  31..20=0x00D 19..7=0 6..2=0x1C 1..0=3
DEBUG::      Processing line: wrs.sto  31..20=0x01D 19..7=0 6..2=0x1C 1..0=3
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_zacas for standard instructions
DEBUG::      Processing line: amocas.w   rd rs1 rs2      aq rl 31..29=1 28..27=1 14..12=2 6..2=0x0B 1..0=3
DEBUG::      Processing line: amocas.d   rd rs1 rs2      aq rl 31..29=1 28..27=1 14..12=3 6..2=0x0B 1..0=3
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_v_aliases for standard instructions
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_v for standard instructions
DEBUG::      Processing line: vsetivli     31=1 30=1 zimm10    zimm 14..12=0x7 rd 6..0=0x57
DEBUG::      Processing line: vsetvli      31=0 zimm11          rs1 14..12=0x7 rd 6..0=0x57
DEBUG::      Processing line: vsetvl       31=1 30..25=0x0 rs2  rs1 14..12=0x7 rd 6..0=0x57
DEBUG::      Processing line: vlm.v          31..28=0 27..26=0 25=1 24..20=0xb rs1 14..12=0x0  vd 6..0=0x07
DEBUG::      Processing line: vsm.v          31..28=0 27..26=0 25=1 24..20=0xb rs1 14..12=0x0 vs3 6..0=0x27
DEBUG::      Processing line: vle8.v         nf 28=0 27..26=0 vm 24..20=0 rs1 14..12=0x0  vd 6..0=0x07
DEBUG::      Processing line: vle16.v        nf 28=0 27..26=0 vm 24..20=0 rs1 14..12=0x5  vd 6..0=0x07
DEBUG::      Processing line: vle32.v        nf 28=0 27..26=0 vm 24..20=0 rs1 14..12=0x6  vd 6..0=0x07
DEBUG::      Processing line: vle64.v        nf 28=0 27..26=0 vm 24..20=0 rs1 14..12=0x7  vd 6..0=0x07
DEBUG::      Processing line: vle128.v       nf 28=1 27..26=0 vm 24..20=0 rs1 14..12=0x0  vd 6..0=0x07
DEBUG::      Processing line: vle256.v       nf 28=1 27..26=0 vm 24..20=0 rs1 14..12=0x5  vd 6..0=0x07
DEBUG::      Processing line: vle512.v       nf 28=1 27..26=0 vm 24..20=0 rs1 14..12=0x6  vd 6..0=0x07
DEBUG::      Processing line: vle1024.v      nf 28=1 27..26=0 vm 24..20=0 rs1 14..12=0x7  vd 6..0=0x07
DEBUG::      Processing line: vse8.v         nf 28=0 27..26=0 vm 24..20=0 rs1 14..12=0x0 vs3 6..0=0x27
DEBUG::      Processing line: vse16.v        nf 28=0 27..26=0 vm 24..20=0 rs1 14..12=0x5 vs3 6..0=0x27
DEBUG::      Processing line: vse32.v        nf 28=0 27..26=0 vm 24..20=0 rs1 14..12=0x6 vs3 6..0=0x27
DEBUG::      Processing line: vse64.v        nf 28=0 27..26=0 vm 24..20=0 rs1 14..12=0x7 vs3 6..0=0x27
DEBUG::      Processing line: vse128.v       nf 28=1 27..26=0 vm 24..20=0 rs1 14..12=0x0 vs3 6..0=0x27
DEBUG::      Processing line: vse256.v       nf 28=1 27..26=0 vm 24..20=0 rs1 14..12=0x5 vs3 6..0=0x27
DEBUG::      Processing line: vse512.v       nf 28=1 27..26=0 vm 24..20=0 rs1 14..12=0x6 vs3 6..0=0x27
DEBUG::      Processing line: vse1024.v      nf 28=1 27..26=0 vm 24..20=0 rs1 14..12=0x7 vs3 6..0=0x27
DEBUG::      Processing line: vluxei8.v      nf 28=0 27..26=1 vm vs2 rs1 14..12=0x0  vd 6..0=0x07
DEBUG::      Processing line: vluxei16.v     nf 28=0 27..26=1 vm vs2 rs1 14..12=0x5  vd 6..0=0x07
DEBUG::      Processing line: vluxei32.v     nf 28=0 27..26=1 vm vs2 rs1 14..12=0x6  vd 6..0=0x07
DEBUG::      Processing line: vluxei64.v     nf 28=0 27..26=1 vm vs2 rs1 14..12=0x7  vd 6..0=0x07
DEBUG::      Processing line: vluxei128.v    nf 28=1 27..26=1 vm vs2 rs1 14..12=0x0  vd 6..0=0x07
DEBUG::      Processing line: vluxei256.v    nf 28=1 27..26=1 vm vs2 rs1 14..12=0x5  vd 6..0=0x07
DEBUG::      Processing line: vluxei512.v    nf 28=1 27..26=1 vm vs2 rs1 14..12=0x6  vd 6..0=0x07
DEBUG::      Processing line: vluxei1024.v   nf 28=1 27..26=1 vm vs2 rs1 14..12=0x7  vd 6..0=0x07
DEBUG::      Processing line: vsuxei8.v      nf 28=0 27..26=1 vm vs2 rs1 14..12=0x0 vs3 6..0=0x27
DEBUG::      Processing line: vsuxei16.v     nf 28=0 27..26=1 vm vs2 rs1 14..12=0x5 vs3 6..0=0x27
DEBUG::      Processing line: vsuxei32.v     nf 28=0 27..26=1 vm vs2 rs1 14..12=0x6 vs3 6..0=0x27
DEBUG::      Processing line: vsuxei64.v     nf 28=0 27..26=1 vm vs2 rs1 14..12=0x7 vs3 6..0=0x27
DEBUG::      Processing line: vsuxei128.v    nf 28=1 27..26=1 vm vs2 rs1 14..12=0x0 vs3 6..0=0x27
DEBUG::      Processing line: vsuxei256.v    nf 28=1 27..26=1 vm vs2 rs1 14..12=0x5 vs3 6..0=0x27
DEBUG::      Processing line: vsuxei512.v    nf 28=1 27..26=1 vm vs2 rs1 14..12=0x6 vs3 6..0=0x27
DEBUG::      Processing line: vsuxei1024.v   nf 28=1 27..26=1 vm vs2 rs1 14..12=0x7 vs3 6..0=0x27
DEBUG::      Processing line: vlse8.v         nf 28=0 27..26=2 vm rs2 rs1 14..12=0x0  vd 6..0=0x07
DEBUG::      Processing line: vlse16.v        nf 28=0 27..26=2 vm rs2 rs1 14..12=0x5  vd 6..0=0x07
DEBUG::      Processing line: vlse32.v        nf 28=0 27..26=2 vm rs2 rs1 14..12=0x6  vd 6..0=0x07
DEBUG::      Processing line: vlse64.v        nf 28=0 27..26=2 vm rs2 rs1 14..12=0x7  vd 6..0=0x07
DEBUG::      Processing line: vlse128.v       nf 28=1 27..26=2 vm rs2 rs1 14..12=0x0  vd 6..0=0x07
DEBUG::      Processing line: vlse256.v       nf 28=1 27..26=2 vm rs2 rs1 14..12=0x5  vd 6..0=0x07
DEBUG::      Processing line: vlse512.v       nf 28=1 27..26=2 vm rs2 rs1 14..12=0x6  vd 6..0=0x07
DEBUG::      Processing line: vlse1024.v      nf 28=1 27..26=2 vm rs2 rs1 14..12=0x7  vd 6..0=0x07
DEBUG::      Processing line: vsse8.v         nf 28=0 27..26=2 vm rs2 rs1 14..12=0x0 vs3 6..0=0x27
DEBUG::      Processing line: vsse16.v        nf 28=0 27..26=2 vm rs2 rs1 14..12=0x5 vs3 6..0=0x27
DEBUG::      Processing line: vsse32.v        nf 28=0 27..26=2 vm rs2 rs1 14..12=0x6 vs3 6..0=0x27
DEBUG::      Processing line: vsse64.v        nf 28=0 27..26=2 vm rs2 rs1 14..12=0x7 vs3 6..0=0x27
DEBUG::      Processing line: vsse128.v       nf 28=1 27..26=2 vm rs2 rs1 14..12=0x0 vs3 6..0=0x27
DEBUG::      Processing line: vsse256.v       nf 28=1 27..26=2 vm rs2 rs1 14..12=0x5 vs3 6..0=0x27
DEBUG::      Processing line: vsse512.v       nf 28=1 27..26=2 vm rs2 rs1 14..12=0x6 vs3 6..0=0x27
DEBUG::      Processing line: vsse1024.v      nf 28=1 27..26=2 vm rs2 rs1 14..12=0x7 vs3 6..0=0x27
DEBUG::      Processing line: vloxei8.v        nf 28=0 27..26=3 vm vs2 rs1 14..12=0x0  vd 6..0=0x07
DEBUG::      Processing line: vloxei16.v       nf 28=0 27..26=3 vm vs2 rs1 14..12=0x5  vd 6..0=0x07
DEBUG::      Processing line: vloxei32.v       nf 28=0 27..26=3 vm vs2 rs1 14..12=0x6  vd 6..0=0x07
DEBUG::      Processing line: vloxei64.v       nf 28=0 27..26=3 vm vs2 rs1 14..12=0x7  vd 6..0=0x07
DEBUG::      Processing line: vloxei128.v      nf 28=1 27..26=3 vm vs2 rs1 14..12=0x0  vd 6..0=0x07
DEBUG::      Processing line: vloxei256.v      nf 28=1 27..26=3 vm vs2 rs1 14..12=0x5  vd 6..0=0x07
DEBUG::      Processing line: vloxei512.v      nf 28=1 27..26=3 vm vs2 rs1 14..12=0x6  vd 6..0=0x07
DEBUG::      Processing line: vloxei1024.v     nf 28=1 27..26=3 vm vs2 rs1 14..12=0x7  vd 6..0=0x07
DEBUG::      Processing line: vsoxei8.v        nf 28=0 27..26=3 vm vs2 rs1 14..12=0x0 vs3 6..0=0x27
DEBUG::      Processing line: vsoxei16.v       nf 28=0 27..26=3 vm vs2 rs1 14..12=0x5 vs3 6..0=0x27
DEBUG::      Processing line: vsoxei32.v       nf 28=0 27..26=3 vm vs2 rs1 14..12=0x6 vs3 6..0=0x27
DEBUG::      Processing line: vsoxei64.v       nf 28=0 27..26=3 vm vs2 rs1 14..12=0x7 vs3 6..0=0x27
DEBUG::      Processing line: vsoxei128.v      nf 28=1 27..26=3 vm vs2 rs1 14..12=0x0 vs3 6..0=0x27
DEBUG::      Processing line: vsoxei256.v      nf 28=1 27..26=3 vm vs2 rs1 14..12=0x5 vs3 6..0=0x27
DEBUG::      Processing line: vsoxei512.v      nf 28=1 27..26=3 vm vs2 rs1 14..12=0x6 vs3 6..0=0x27
DEBUG::      Processing line: vsoxei1024.v     nf 28=1 27..26=3 vm vs2 rs1 14..12=0x7 vs3 6..0=0x27
DEBUG::      Processing line: vle8ff.v         nf 28=0 27..26=0 vm 24..20=0x10 rs1 14..12=0x0  vd 6..0=0x07
DEBUG::      Processing line: vle16ff.v        nf 28=0 27..26=0 vm 24..20=0x10 rs1 14..12=0x5  vd 6..0=0x07
DEBUG::      Processing line: vle32ff.v        nf 28=0 27..26=0 vm 24..20=0x10 rs1 14..12=0x6  vd 6..0=0x07
DEBUG::      Processing line: vle64ff.v        nf 28=0 27..26=0 vm 24..20=0x10 rs1 14..12=0x7  vd 6..0=0x07
DEBUG::      Processing line: vle128ff.v       nf 28=1 27..26=0 vm 24..20=0x10 rs1 14..12=0x0  vd 6..0=0x07
DEBUG::      Processing line: vle256ff.v       nf 28=1 27..26=0 vm 24..20=0x10 rs1 14..12=0x5  vd 6..0=0x07
DEBUG::      Processing line: vle512ff.v       nf 28=1 27..26=0 vm 24..20=0x10 rs1 14..12=0x6  vd 6..0=0x07
DEBUG::      Processing line: vle1024ff.v      nf 28=1 27..26=0 vm 24..20=0x10 rs1 14..12=0x7  vd 6..0=0x07
DEBUG::      Processing line: vl1re8.v       31..29=0 28=0 27..26=0 25=1 24..20=0x08 rs1 14..12=0x0 vd  6..0=0x07
DEBUG::      Processing line: vl1re16.v      31..29=0 28=0 27..26=0 25=1 24..20=0x08 rs1 14..12=0x5 vd  6..0=0x07
DEBUG::      Processing line: vl1re32.v      31..29=0 28=0 27..26=0 25=1 24..20=0x08 rs1 14..12=0x6 vd  6..0=0x07
DEBUG::      Processing line: vl1re64.v      31..29=0 28=0 27..26=0 25=1 24..20=0x08 rs1 14..12=0x7 vd  6..0=0x07
DEBUG::      Processing line: vl2re8.v       31..29=1 28=0 27..26=0 25=1 24..20=0x08 rs1 14..12=0x0 vd  6..0=0x07
DEBUG::      Processing line: vl2re16.v      31..29=1 28=0 27..26=0 25=1 24..20=0x08 rs1 14..12=0x5 vd  6..0=0x07
DEBUG::      Processing line: vl2re32.v      31..29=1 28=0 27..26=0 25=1 24..20=0x08 rs1 14..12=0x6 vd  6..0=0x07
DEBUG::      Processing line: vl2re64.v      31..29=1 28=0 27..26=0 25=1 24..20=0x08 rs1 14..12=0x7 vd  6..0=0x07
DEBUG::      Processing line: vl4re8.v       31..29=3 28=0 27..26=0 25=1 24..20=0x08 rs1 14..12=0x0 vd  6..0=0x07
DEBUG::      Processing line: vl4re16.v      31..29=3 28=0 27..26=0 25=1 24..20=0x08 rs1 14..12=0x5 vd  6..0=0x07
DEBUG::      Processing line: vl4re32.v      31..29=3 28=0 27..26=0 25=1 24..20=0x08 rs1 14..12=0x6 vd  6..0=0x07
DEBUG::      Processing line: vl4re64.v      31..29=3 28=0 27..26=0 25=1 24..20=0x08 rs1 14..12=0x7 vd  6..0=0x07
DEBUG::      Processing line: vl8re8.v       31..29=7 28=0 27..26=0 25=1 24..20=0x08 rs1 14..12=0x0 vd  6..0=0x07
DEBUG::      Processing line: vl8re16.v      31..29=7 28=0 27..26=0 25=1 24..20=0x08 rs1 14..12=0x5 vd  6..0=0x07
DEBUG::      Processing line: vl8re32.v      31..29=7 28=0 27..26=0 25=1 24..20=0x08 rs1 14..12=0x6 vd  6..0=0x07
DEBUG::      Processing line: vl8re64.v      31..29=7 28=0 27..26=0 25=1 24..20=0x08 rs1 14..12=0x7 vd  6..0=0x07
DEBUG::      Processing line: vs1r.v         31..29=0 28=0 27..26=0 25=1 24..20=0x08 rs1 14..12=0x0 vs3 6..0=0x27
DEBUG::      Processing line: vs2r.v         31..29=1 28=0 27..26=0 25=1 24..20=0x08 rs1 14..12=0x0 vs3 6..0=0x27
DEBUG::      Processing line: vs4r.v         31..29=3 28=0 27..26=0 25=1 24..20=0x08 rs1 14..12=0x0 vs3 6..0=0x27
DEBUG::      Processing line: vs8r.v         31..29=7 28=0 27..26=0 25=1 24..20=0x08 rs1 14..12=0x0 vs3 6..0=0x27
DEBUG::      Processing line: vfadd.vf        31..26=0x00 vm vs2 rs1 14..12=0x5 vd 6..0=0x57
DEBUG::      Processing line: vfsub.vf        31..26=0x02 vm vs2 rs1 14..12=0x5 vd 6..0=0x57
DEBUG::      Processing line: vfmin.vf        31..26=0x04 vm vs2 rs1 14..12=0x5 vd 6..0=0x57
DEBUG::      Processing line: vfmax.vf        31..26=0x06 vm vs2 rs1 14..12=0x5 vd 6..0=0x57
DEBUG::      Processing line: vfsgnj.vf       31..26=0x08 vm vs2 rs1 14..12=0x5 vd 6..0=0x57
DEBUG::      Processing line: vfsgnjn.vf      31..26=0x09 vm vs2 rs1 14..12=0x5 vd 6..0=0x57
DEBUG::      Processing line: vfsgnjx.vf      31..26=0x0a vm vs2 rs1 14..12=0x5 vd 6..0=0x57
DEBUG::      Processing line: vfslide1up.vf   31..26=0x0e vm vs2 rs1 14..12=0x5 vd 6..0=0x57
DEBUG::      Processing line: vfslide1down.vf 31..26=0x0f vm vs2 rs1 14..12=0x5 vd 6..0=0x57
DEBUG::      Processing line: vfmv.s.f        31..26=0x10 25=1 24..20=0 rs1      14..12=0x5 vd 6..0=0x57
DEBUG::      Processing line: vfmerge.vfm    31..26=0x17 25=0 vs2 rs1 14..12=0x5 vd 6..0=0x57
DEBUG::      Processing line: vfmv.v.f       31..26=0x17 25=1 24..20=0 rs1 14..12=0x5 vd 6..0=0x57
DEBUG::      Processing line: vmfeq.vf       31..26=0x18 vm vs2 rs1 14..12=0x5 vd 6..0=0x57
DEBUG::      Processing line: vmfle.vf       31..26=0x19 vm vs2 rs1 14..12=0x5 vd 6..0=0x57
DEBUG::      Processing line: vmflt.vf       31..26=0x1b vm vs2 rs1 14..12=0x5 vd 6..0=0x57
DEBUG::      Processing line: vmfne.vf       31..26=0x1c vm vs2 rs1 14..12=0x5 vd 6..0=0x57
DEBUG::      Processing line: vmfgt.vf       31..26=0x1d vm vs2 rs1 14..12=0x5 vd 6..0=0x57
DEBUG::      Processing line: vmfge.vf       31..26=0x1f vm vs2 rs1 14..12=0x5 vd 6..0=0x57
DEBUG::      Processing line: vfdiv.vf       31..26=0x20 vm vs2 rs1 14..12=0x5 vd 6..0=0x57
DEBUG::      Processing line: vfrdiv.vf      31..26=0x21 vm vs2 rs1 14..12=0x5 vd 6..0=0x57
DEBUG::      Processing line: vfmul.vf       31..26=0x24 vm vs2 rs1 14..12=0x5 vd 6..0=0x57
DEBUG::      Processing line: vfrsub.vf      31..26=0x27 vm vs2 rs1 14..12=0x5 vd 6..0=0x57
DEBUG::      Processing line: vfmadd.vf      31..26=0x28 vm vs2 rs1 14..12=0x5 vd 6..0=0x57
DEBUG::      Processing line: vfnmadd.vf     31..26=0x29 vm vs2 rs1 14..12=0x5 vd 6..0=0x57
DEBUG::      Processing line: vfmsub.vf      31..26=0x2a vm vs2 rs1 14..12=0x5 vd 6..0=0x57
DEBUG::      Processing line: vfnmsub.vf     31..26=0x2b vm vs2 rs1 14..12=0x5 vd 6..0=0x57
DEBUG::      Processing line: vfmacc.vf      31..26=0x2c vm vs2 rs1 14..12=0x5 vd 6..0=0x57
DEBUG::      Processing line: vfnmacc.vf     31..26=0x2d vm vs2 rs1 14..12=0x5 vd 6..0=0x57
DEBUG::      Processing line: vfmsac.vf      31..26=0x2e vm vs2 rs1 14..12=0x5 vd 6..0=0x57
DEBUG::      Processing line: vfnmsac.vf     31..26=0x2f vm vs2 rs1 14..12=0x5 vd 6..0=0x57
DEBUG::      Processing line: vfwadd.vf      31..26=0x30 vm vs2 rs1 14..12=0x5 vd 6..0=0x57
DEBUG::      Processing line: vfwsub.vf      31..26=0x32 vm vs2 rs1 14..12=0x5 vd 6..0=0x57
DEBUG::      Processing line: vfwadd.wf      31..26=0x34 vm vs2 rs1 14..12=0x5 vd 6..0=0x57
DEBUG::      Processing line: vfwsub.wf      31..26=0x36 vm vs2 rs1 14..12=0x5 vd 6..0=0x57
DEBUG::      Processing line: vfwmul.vf      31..26=0x38 vm vs2 rs1 14..12=0x5 vd 6..0=0x57
DEBUG::      Processing line: vfwmacc.vf     31..26=0x3c vm vs2 rs1 14..12=0x5 vd 6..0=0x57
DEBUG::      Processing line: vfwnmacc.vf    31..26=0x3d vm vs2 rs1 14..12=0x5 vd 6..0=0x57
DEBUG::      Processing line: vfwmsac.vf     31..26=0x3e vm vs2 rs1 14..12=0x5 vd 6..0=0x57
DEBUG::      Processing line: vfwnmsac.vf    31..26=0x3f vm vs2 rs1 14..12=0x5 vd 6..0=0x57
DEBUG::      Processing line: vfadd.vv       31..26=0x00 vm vs2 vs1 14..12=0x1 vd 6..0=0x57
DEBUG::      Processing line: vfredusum.vs   31..26=0x01 vm vs2 vs1 14..12=0x1 vd 6..0=0x57
DEBUG::      Processing line: vfsub.vv       31..26=0x02 vm vs2 vs1 14..12=0x1 vd 6..0=0x57
DEBUG::      Processing line: vfredosum.vs   31..26=0x03 vm vs2 vs1 14..12=0x1 vd 6..0=0x57
DEBUG::      Processing line: vfmin.vv       31..26=0x04 vm vs2 vs1 14..12=0x1 vd 6..0=0x57
DEBUG::      Processing line: vfredmin.vs    31..26=0x05 vm vs2 vs1 14..12=0x1 vd 6..0=0x57
DEBUG::      Processing line: vfmax.vv       31..26=0x06 vm vs2 vs1 14..12=0x1 vd 6..0=0x57
DEBUG::      Processing line: vfredmax.vs    31..26=0x07 vm vs2 vs1 14..12=0x1 vd 6..0=0x57
DEBUG::      Processing line: vfsgnj.vv      31..26=0x08 vm vs2 vs1 14..12=0x1 vd 6..0=0x57
DEBUG::      Processing line: vfsgnjn.vv     31..26=0x09 vm vs2 vs1 14..12=0x1 vd 6..0=0x57
DEBUG::      Processing line: vfsgnjx.vv     31..26=0x0a vm vs2 vs1 14..12=0x1 vd 6..0=0x57
DEBUG::      Processing line: vfmv.f.s       31..26=0x10 25=1 vs2      19..15=0 14..12=0x1 rd 6..0=0x57
DEBUG::      Processing line: vmfeq.vv       31..26=0x18 vm vs2 vs1 14..12=0x1 vd 6..0=0x57
DEBUG::      Processing line: vmfle.vv       31..26=0x19 vm vs2 vs1 14..12=0x1 vd 6..0=0x57
DEBUG::      Processing line: vmflt.vv       31..26=0x1b vm vs2 vs1 14..12=0x1 vd 6..0=0x57
DEBUG::      Processing line: vmfne.vv       31..26=0x1c vm vs2 vs1 14..12=0x1 vd 6..0=0x57
DEBUG::      Processing line: vfdiv.vv       31..26=0x20 vm vs2 vs1 14..12=0x1 vd 6..0=0x57
DEBUG::      Processing line: vfmul.vv       31..26=0x24 vm vs2 vs1 14..12=0x1 vd 6..0=0x57
DEBUG::      Processing line: vfmadd.vv      31..26=0x28 vm vs2 vs1 14..12=0x1 vd 6..0=0x57
DEBUG::      Processing line: vfnmadd.vv     31..26=0x29 vm vs2 vs1 14..12=0x1 vd 6..0=0x57
DEBUG::      Processing line: vfmsub.vv      31..26=0x2a vm vs2 vs1 14..12=0x1 vd 6..0=0x57
DEBUG::      Processing line: vfnmsub.vv     31..26=0x2b vm vs2 vs1 14..12=0x1 vd 6..0=0x57
DEBUG::      Processing line: vfmacc.vv      31..26=0x2c vm vs2 vs1 14..12=0x1 vd 6..0=0x57
DEBUG::      Processing line: vfnmacc.vv     31..26=0x2d vm vs2 vs1 14..12=0x1 vd 6..0=0x57
DEBUG::      Processing line: vfmsac.vv      31..26=0x2e vm vs2 vs1 14..12=0x1 vd 6..0=0x57
DEBUG::      Processing line: vfnmsac.vv     31..26=0x2f vm vs2 vs1 14..12=0x1 vd 6..0=0x57
DEBUG::      Processing line: vfcvt.xu.f.v     31..26=0x12 vm vs2 19..15=0x00 14..12=0x1 vd 6..0=0x57
DEBUG::      Processing line: vfcvt.x.f.v      31..26=0x12 vm vs2 19..15=0x01 14..12=0x1 vd 6..0=0x57
DEBUG::      Processing line: vfcvt.f.xu.v     31..26=0x12 vm vs2 19..15=0x02 14..12=0x1 vd 6..0=0x57
DEBUG::      Processing line: vfcvt.f.x.v      31..26=0x12 vm vs2 19..15=0x03 14..12=0x1 vd 6..0=0x57
DEBUG::      Processing line: vfcvt.rtz.xu.f.v 31..26=0x12 vm vs2 19..15=0x06 14..12=0x1 vd 6..0=0x57
DEBUG::      Processing line: vfcvt.rtz.x.f.v  31..26=0x12 vm vs2 19..15=0x07 14..12=0x1 vd 6..0=0x57
DEBUG::      Processing line: vfwcvt.xu.f.v     31..26=0x12 vm vs2 19..15=0x08 14..12=0x1 vd 6..0=0x57
DEBUG::      Processing line: vfwcvt.x.f.v      31..26=0x12 vm vs2 19..15=0x09 14..12=0x1 vd 6..0=0x57
DEBUG::      Processing line: vfwcvt.f.xu.v     31..26=0x12 vm vs2 19..15=0x0A 14..12=0x1 vd 6..0=0x57
DEBUG::      Processing line: vfwcvt.f.x.v      31..26=0x12 vm vs2 19..15=0x0B 14..12=0x1 vd 6..0=0x57
DEBUG::      Processing line: vfwcvt.f.f.v      31..26=0x12 vm vs2 19..15=0x0C 14..12=0x1 vd 6..0=0x57
DEBUG::      Processing line: vfwcvt.rtz.xu.f.v 31..26=0x12 vm vs2 19..15=0x0E 14..12=0x1 vd 6..0=0x57
DEBUG::      Processing line: vfwcvt.rtz.x.f.v  31..26=0x12 vm vs2 19..15=0x0F 14..12=0x1 vd 6..0=0x57
DEBUG::      Processing line: vfncvt.xu.f.w     31..26=0x12 vm vs2 19..15=0x10 14..12=0x1 vd 6..0=0x57
DEBUG::      Processing line: vfncvt.x.f.w      31..26=0x12 vm vs2 19..15=0x11 14..12=0x1 vd 6..0=0x57
DEBUG::      Processing line: vfncvt.f.xu.w     31..26=0x12 vm vs2 19..15=0x12 14..12=0x1 vd 6..0=0x57
DEBUG::      Processing line: vfncvt.f.x.w      31..26=0x12 vm vs2 19..15=0x13 14..12=0x1 vd 6..0=0x57
DEBUG::      Processing line: vfncvt.f.f.w      31..26=0x12 vm vs2 19..15=0x14 14..12=0x1 vd 6..0=0x57
DEBUG::      Processing line: vfncvt.rod.f.f.w  31..26=0x12 vm vs2 19..15=0x15 14..12=0x1 vd 6..0=0x57
DEBUG::      Processing line: vfncvt.rtz.xu.f.w 31..26=0x12 vm vs2 19..15=0x16 14..12=0x1 vd 6..0=0x57
DEBUG::      Processing line: vfncvt.rtz.x.f.w  31..26=0x12 vm vs2 19..15=0x17 14..12=0x1 vd 6..0=0x57
DEBUG::      Processing line: vfsqrt.v       31..26=0x13 vm vs2 19..15=0x00 14..12=0x1 vd 6..0=0x57
DEBUG::      Processing line: vfrsqrt7.v     31..26=0x13 vm vs2 19..15=0x04 14..12=0x1 vd 6..0=0x57
DEBUG::      Processing line: vfrec7.v       31..26=0x13 vm vs2 19..15=0x05 14..12=0x1 vd 6..0=0x57
DEBUG::      Processing line: vfclass.v      31..26=0x13 vm vs2 19..15=0x10 14..12=0x1 vd 6..0=0x57
DEBUG::      Processing line: vfwadd.vv      31..26=0x30 vm vs2 vs1 14..12=0x1 vd 6..0=0x57
DEBUG::      Processing line: vfwredusum.vs  31..26=0x31 vm vs2 vs1 14..12=0x1 vd 6..0=0x57
DEBUG::      Processing line: vfwsub.vv      31..26=0x32 vm vs2 vs1 14..12=0x1 vd 6..0=0x57
DEBUG::      Processing line: vfwredosum.vs  31..26=0x33 vm vs2 vs1 14..12=0x1 vd 6..0=0x57
DEBUG::      Processing line: vfwadd.wv      31..26=0x34 vm vs2 vs1 14..12=0x1 vd 6..0=0x57
DEBUG::      Processing line: vfwsub.wv      31..26=0x36 vm vs2 vs1 14..12=0x1 vd 6..0=0x57
DEBUG::      Processing line: vfwmul.vv      31..26=0x38 vm vs2 vs1 14..12=0x1 vd 6..0=0x57
DEBUG::      Processing line: vfwmacc.vv     31..26=0x3c vm vs2 vs1 14..12=0x1 vd 6..0=0x57
DEBUG::      Processing line: vfwnmacc.vv    31..26=0x3d vm vs2 vs1 14..12=0x1 vd 6..0=0x57
DEBUG::      Processing line: vfwmsac.vv     31..26=0x3e vm vs2 vs1 14..12=0x1 vd 6..0=0x57
DEBUG::      Processing line: vfwnmsac.vv    31..26=0x3f vm vs2 vs1 14..12=0x1 vd 6..0=0x57
DEBUG::      Processing line: vadd.vx        31..26=0x00 vm vs2 rs1 14..12=0x4 vd 6..0=0x57
DEBUG::      Processing line: vsub.vx        31..26=0x02 vm vs2 rs1 14..12=0x4 vd 6..0=0x57
DEBUG::      Processing line: vrsub.vx       31..26=0x03 vm vs2 rs1 14..12=0x4 vd 6..0=0x57
DEBUG::      Processing line: vminu.vx       31..26=0x04 vm vs2 rs1 14..12=0x4 vd 6..0=0x57
DEBUG::      Processing line: vmin.vx        31..26=0x05 vm vs2 rs1 14..12=0x4 vd 6..0=0x57
DEBUG::      Processing line: vmaxu.vx       31..26=0x06 vm vs2 rs1 14..12=0x4 vd 6..0=0x57
DEBUG::      Processing line: vmax.vx        31..26=0x07 vm vs2 rs1 14..12=0x4 vd 6..0=0x57
DEBUG::      Processing line: vand.vx        31..26=0x09 vm vs2 rs1 14..12=0x4 vd 6..0=0x57
DEBUG::      Processing line: vor.vx         31..26=0x0a vm vs2 rs1 14..12=0x4 vd 6..0=0x57
DEBUG::      Processing line: vxor.vx        31..26=0x0b vm vs2 rs1 14..12=0x4 vd 6..0=0x57
DEBUG::      Processing line: vrgather.vx    31..26=0x0c vm vs2 rs1 14..12=0x4 vd 6..0=0x57
DEBUG::      Processing line: vslideup.vx    31..26=0x0e vm vs2 rs1 14..12=0x4 vd 6..0=0x57
DEBUG::      Processing line: vslidedown.vx  31..26=0x0f vm vs2 rs1 14..12=0x4 vd 6..0=0x57
DEBUG::      Processing line: vadc.vxm       31..26=0x10 25=0 vs2 rs1 14..12=0x4 vd 6..0=0x57
DEBUG::      Processing line: vmadc.vxm      31..26=0x11 25=0 vs2 rs1 14..12=0x4 vd 6..0=0x57
DEBUG::      Processing line: vmadc.vx       31..26=0x11 25=1 vs2 rs1 14..12=0x4 vd 6..0=0x57
DEBUG::      Processing line: vsbc.vxm       31..26=0x12 25=0 vs2 rs1 14..12=0x4 vd 6..0=0x57
DEBUG::      Processing line: vmsbc.vxm      31..26=0x13 25=0 vs2 rs1 14..12=0x4 vd 6..0=0x57
DEBUG::      Processing line: vmsbc.vx       31..26=0x13 25=1 vs2 rs1 14..12=0x4 vd 6..0=0x57
DEBUG::      Processing line: vmerge.vxm     31..26=0x17 25=0 vs2 rs1 14..12=0x4 vd 6..0=0x57
DEBUG::      Processing line: vmv.v.x        31..26=0x17 25=1 24..20=0 rs1 14..12=0x4 vd 6..0=0x57
DEBUG::      Processing line: vmseq.vx       31..26=0x18 vm vs2 rs1 14..12=0x4 vd 6..0=0x57
DEBUG::      Processing line: vmsne.vx       31..26=0x19 vm vs2 rs1 14..12=0x4 vd 6..0=0x57
DEBUG::      Processing line: vmsltu.vx      31..26=0x1a vm vs2 rs1 14..12=0x4 vd 6..0=0x57
DEBUG::      Processing line: vmslt.vx       31..26=0x1b vm vs2 rs1 14..12=0x4 vd 6..0=0x57
DEBUG::      Processing line: vmsleu.vx      31..26=0x1c vm vs2 rs1 14..12=0x4 vd 6..0=0x57
DEBUG::      Processing line: vmsle.vx       31..26=0x1d vm vs2 rs1 14..12=0x4 vd 6..0=0x57
DEBUG::      Processing line: vmsgtu.vx      31..26=0x1e vm vs2 rs1 14..12=0x4 vd 6..0=0x57
DEBUG::      Processing line: vmsgt.vx       31..26=0x1f vm vs2 rs1 14..12=0x4 vd 6..0=0x57
DEBUG::      Processing line: vsaddu.vx      31..26=0x20 vm vs2 rs1 14..12=0x4 vd 6..0=0x57
DEBUG::      Processing line: vsadd.vx       31..26=0x21 vm vs2 rs1 14..12=0x4 vd 6..0=0x57
DEBUG::      Processing line: vssubu.vx      31..26=0x22 vm vs2 rs1 14..12=0x4 vd 6..0=0x57
DEBUG::      Processing line: vssub.vx       31..26=0x23 vm vs2 rs1 14..12=0x4 vd 6..0=0x57
DEBUG::      Processing line: vsll.vx        31..26=0x25 vm vs2 rs1 14..12=0x4 vd 6..0=0x57
DEBUG::      Processing line: vsmul.vx       31..26=0x27 vm vs2 rs1 14..12=0x4 vd 6..0=0x57
DEBUG::      Processing line: vsrl.vx        31..26=0x28 vm vs2 rs1 14..12=0x4 vd 6..0=0x57
DEBUG::      Processing line: vsra.vx        31..26=0x29 vm vs2 rs1 14..12=0x4 vd 6..0=0x57
DEBUG::      Processing line: vssrl.vx       31..26=0x2a vm vs2 rs1 14..12=0x4 vd 6..0=0x57
DEBUG::      Processing line: vssra.vx       31..26=0x2b vm vs2 rs1 14..12=0x4 vd 6..0=0x57
DEBUG::      Processing line: vnsrl.wx       31..26=0x2c vm vs2 rs1 14..12=0x4 vd 6..0=0x57
DEBUG::      Processing line: vnsra.wx       31..26=0x2d vm vs2 rs1 14..12=0x4 vd 6..0=0x57
DEBUG::      Processing line: vnclipu.wx     31..26=0x2e vm vs2 rs1 14..12=0x4 vd 6..0=0x57
DEBUG::      Processing line: vnclip.wx      31..26=0x2f vm vs2 rs1 14..12=0x4 vd 6..0=0x57
DEBUG::      Processing line: vadd.vv         31..26=0x00 vm vs2 vs1 14..12=0x0 vd 6..0=0x57
DEBUG::      Processing line: vsub.vv         31..26=0x02 vm vs2 vs1 14..12=0x0 vd 6..0=0x57
DEBUG::      Processing line: vminu.vv        31..26=0x04 vm vs2 vs1 14..12=0x0 vd 6..0=0x57
DEBUG::      Processing line: vmin.vv         31..26=0x05 vm vs2 vs1 14..12=0x0 vd 6..0=0x57
DEBUG::      Processing line: vmaxu.vv        31..26=0x06 vm vs2 vs1 14..12=0x0 vd 6..0=0x57
DEBUG::      Processing line: vmax.vv         31..26=0x07 vm vs2 vs1 14..12=0x0 vd 6..0=0x57
DEBUG::      Processing line: vand.vv         31..26=0x09 vm vs2 vs1 14..12=0x0 vd 6..0=0x57
DEBUG::      Processing line: vor.vv          31..26=0x0a vm vs2 vs1 14..12=0x0 vd 6..0=0x57
DEBUG::      Processing line: vxor.vv         31..26=0x0b vm vs2 vs1 14..12=0x0 vd 6..0=0x57
DEBUG::      Processing line: vrgather.vv     31..26=0x0c vm vs2 vs1 14..12=0x0 vd 6..0=0x57
DEBUG::      Processing line: vrgatherei16.vv 31..26=0x0e vm vs2 vs1 14..12=0x0 vd 6..0=0x57
DEBUG::      Processing line: vadc.vvm       31..26=0x10 25=0 vs2 vs1 14..12=0x0 vd 6..0=0x57
DEBUG::      Processing line: vmadc.vvm      31..26=0x11 25=0 vs2 vs1 14..12=0x0 vd 6..0=0x57
DEBUG::      Processing line: vmadc.vv       31..26=0x11 25=1 vs2 vs1 14..12=0x0 vd 6..0=0x57
DEBUG::      Processing line: vsbc.vvm       31..26=0x12 25=0 vs2 vs1 14..12=0x0 vd 6..0=0x57
DEBUG::      Processing line: vmsbc.vvm      31..26=0x13 25=0 vs2 vs1 14..12=0x0 vd 6..0=0x57
DEBUG::      Processing line: vmsbc.vv       31..26=0x13 25=1 vs2 vs1 14..12=0x0 vd 6..0=0x57
DEBUG::      Processing line: vmerge.vvm     31..26=0x17 25=0 vs2 vs1 14..12=0x0 vd 6..0=0x57
DEBUG::      Processing line: vmv.v.v        31..26=0x17 25=1 24..20=0 vs1 14..12=0x0 vd 6..0=0x57
DEBUG::      Processing line: vmseq.vv       31..26=0x18 vm vs2 vs1 14..12=0x0 vd 6..0=0x57
DEBUG::      Processing line: vmsne.vv       31..26=0x19 vm vs2 vs1 14..12=0x0 vd 6..0=0x57
DEBUG::      Processing line: vmsltu.vv      31..26=0x1a vm vs2 vs1 14..12=0x0 vd 6..0=0x57
DEBUG::      Processing line: vmslt.vv       31..26=0x1b vm vs2 vs1 14..12=0x0 vd 6..0=0x57
DEBUG::      Processing line: vmsleu.vv      31..26=0x1c vm vs2 vs1 14..12=0x0 vd 6..0=0x57
DEBUG::      Processing line: vmsle.vv       31..26=0x1d vm vs2 vs1 14..12=0x0 vd 6..0=0x57
DEBUG::      Processing line: vsaddu.vv      31..26=0x20 vm vs2 vs1 14..12=0x0 vd 6..0=0x57
DEBUG::      Processing line: vsadd.vv       31..26=0x21 vm vs2 vs1 14..12=0x0 vd 6..0=0x57
DEBUG::      Processing line: vssubu.vv      31..26=0x22 vm vs2 vs1 14..12=0x0 vd 6..0=0x57
DEBUG::      Processing line: vssub.vv       31..26=0x23 vm vs2 vs1 14..12=0x0 vd 6..0=0x57
DEBUG::      Processing line: vsll.vv        31..26=0x25 vm vs2 vs1 14..12=0x0 vd 6..0=0x57
DEBUG::      Processing line: vsmul.vv       31..26=0x27 vm vs2 vs1 14..12=0x0 vd 6..0=0x57
DEBUG::      Processing line: vsrl.vv        31..26=0x28 vm vs2 vs1 14..12=0x0 vd 6..0=0x57
DEBUG::      Processing line: vsra.vv        31..26=0x29 vm vs2 vs1 14..12=0x0 vd 6..0=0x57
DEBUG::      Processing line: vssrl.vv       31..26=0x2a vm vs2 vs1 14..12=0x0 vd 6..0=0x57
DEBUG::      Processing line: vssra.vv       31..26=0x2b vm vs2 vs1 14..12=0x0 vd 6..0=0x57
DEBUG::      Processing line: vnsrl.wv       31..26=0x2c vm vs2 vs1 14..12=0x0 vd 6..0=0x57
DEBUG::      Processing line: vnsra.wv       31..26=0x2d vm vs2 vs1 14..12=0x0 vd 6..0=0x57
DEBUG::      Processing line: vnclipu.wv     31..26=0x2e vm vs2 vs1 14..12=0x0 vd 6..0=0x57
DEBUG::      Processing line: vnclip.wv      31..26=0x2f vm vs2 vs1 14..12=0x0 vd 6..0=0x57
DEBUG::      Processing line: vwredsumu.vs   31..26=0x30 vm vs2 vs1 14..12=0x0 vd 6..0=0x57
DEBUG::      Processing line: vwredsum.vs    31..26=0x31 vm vs2 vs1 14..12=0x0 vd 6..0=0x57
DEBUG::      Processing line: vadd.vi        31..26=0x00 vm vs2 simm5 14..12=0x3 vd 6..0=0x57
DEBUG::      Processing line: vrsub.vi       31..26=0x03 vm vs2 simm5 14..12=0x3 vd 6..0=0x57
DEBUG::      Processing line: vand.vi        31..26=0x09 vm vs2 simm5 14..12=0x3 vd 6..0=0x57
DEBUG::      Processing line: vor.vi         31..26=0x0a vm vs2 simm5 14..12=0x3 vd 6..0=0x57
DEBUG::      Processing line: vxor.vi        31..26=0x0b vm vs2 simm5 14..12=0x3 vd 6..0=0x57
DEBUG::      Processing line: vrgather.vi    31..26=0x0c vm vs2 simm5 14..12=0x3 vd 6..0=0x57
DEBUG::      Processing line: vslideup.vi    31..26=0x0e vm vs2 simm5 14..12=0x3 vd 6..0=0x57
DEBUG::      Processing line: vslidedown.vi  31..26=0x0f vm vs2 simm5 14..12=0x3 vd 6..0=0x57
DEBUG::      Processing line: vadc.vim       31..26=0x10 25=0 vs2 simm5 14..12=0x3 vd 6..0=0x57
DEBUG::      Processing line: vmadc.vim      31..26=0x11 25=0 vs2 simm5 14..12=0x3 vd 6..0=0x57
DEBUG::      Processing line: vmadc.vi       31..26=0x11 25=1 vs2 simm5 14..12=0x3 vd 6..0=0x57
DEBUG::      Processing line: vmerge.vim     31..26=0x17 25=0 vs2 simm5 14..12=0x3 vd 6..0=0x57
DEBUG::      Processing line: vmv.v.i        31..26=0x17 25=1 24..20=0 simm5 14..12=0x3 vd 6..0=0x57
DEBUG::      Processing line: vmseq.vi       31..26=0x18 vm vs2 simm5 14..12=0x3 vd 6..0=0x57
DEBUG::      Processing line: vmsne.vi       31..26=0x19 vm vs2 simm5 14..12=0x3 vd 6..0=0x57
DEBUG::      Processing line: vmsleu.vi      31..26=0x1c vm vs2 simm5 14..12=0x3 vd 6..0=0x57
DEBUG::      Processing line: vmsle.vi       31..26=0x1d vm vs2 simm5 14..12=0x3 vd 6..0=0x57
DEBUG::      Processing line: vmsgtu.vi      31..26=0x1e vm vs2 simm5 14..12=0x3 vd 6..0=0x57
DEBUG::      Processing line: vmsgt.vi       31..26=0x1f vm vs2 simm5 14..12=0x3 vd 6..0=0x57
DEBUG::      Processing line: vsaddu.vi      31..26=0x20 vm vs2 simm5 14..12=0x3 vd 6..0=0x57
DEBUG::      Processing line: vsadd.vi       31..26=0x21 vm vs2 simm5 14..12=0x3 vd 6..0=0x57
DEBUG::      Processing line: vsll.vi        31..26=0x25 vm vs2 simm5 14..12=0x3 vd 6..0=0x57
DEBUG::      Processing line: vmv1r.v        31..26=0x27 25=1 vs2 19..15=0 14..12=0x3 vd 6..0=0x57
DEBUG::      Processing line: vmv2r.v        31..26=0x27 25=1 vs2 19..15=1 14..12=0x3 vd 6..0=0x57
DEBUG::      Processing line: vmv4r.v        31..26=0x27 25=1 vs2 19..15=3 14..12=0x3 vd 6..0=0x57
DEBUG::      Processing line: vmv8r.v        31..26=0x27 25=1 vs2 19..15=7 14..12=0x3 vd 6..0=0x57
DEBUG::      Processing line: vsrl.vi        31..26=0x28 vm vs2 simm5 14..12=0x3 vd 6..0=0x57
DEBUG::      Processing line: vsra.vi        31..26=0x29 vm vs2 simm5 14..12=0x3 vd 6..0=0x57
DEBUG::      Processing line: vssrl.vi       31..26=0x2a vm vs2 simm5 14..12=0x3 vd 6..0=0x57
DEBUG::      Processing line: vssra.vi       31..26=0x2b vm vs2 simm5 14..12=0x3 vd 6..0=0x57
DEBUG::      Processing line: vnsrl.wi       31..26=0x2c vm vs2 simm5 14..12=0x3 vd 6..0=0x57
DEBUG::      Processing line: vnsra.wi       31..26=0x2d vm vs2 simm5 14..12=0x3 vd 6..0=0x57
DEBUG::      Processing line: vnclipu.wi     31..26=0x2e vm vs2 simm5 14..12=0x3 vd 6..0=0x57
DEBUG::      Processing line: vnclip.wi      31..26=0x2f vm vs2 simm5 14..12=0x3 vd 6..0=0x57
DEBUG::      Processing line: vredsum.vs     31..26=0x00 vm vs2 vs1 14..12=0x2 vd 6..0=0x57
DEBUG::      Processing line: vredand.vs     31..26=0x01 vm vs2 vs1 14..12=0x2 vd 6..0=0x57
DEBUG::      Processing line: vredor.vs      31..26=0x02 vm vs2 vs1 14..12=0x2 vd 6..0=0x57
DEBUG::      Processing line: vredxor.vs     31..26=0x03 vm vs2 vs1 14..12=0x2 vd 6..0=0x57
DEBUG::      Processing line: vredminu.vs    31..26=0x04 vm vs2 vs1 14..12=0x2 vd 6..0=0x57
DEBUG::      Processing line: vredmin.vs     31..26=0x05 vm vs2 vs1 14..12=0x2 vd 6..0=0x57
DEBUG::      Processing line: vredmaxu.vs    31..26=0x06 vm vs2 vs1 14..12=0x2 vd 6..0=0x57
DEBUG::      Processing line: vredmax.vs     31..26=0x07 vm vs2 vs1 14..12=0x2 vd 6..0=0x57
DEBUG::      Processing line: vaaddu.vv      31..26=0x08 vm vs2 vs1 14..12=0x2 vd 6..0=0x57
DEBUG::      Processing line: vaadd.vv       31..26=0x09 vm vs2 vs1 14..12=0x2 vd 6..0=0x57
DEBUG::      Processing line: vasubu.vv      31..26=0x0a vm vs2 vs1 14..12=0x2 vd 6..0=0x57
DEBUG::      Processing line: vasub.vv       31..26=0x0b vm vs2 vs1 14..12=0x2 vd 6..0=0x57
DEBUG::      Processing line: vmv.x.s        31..26=0x10 25=1 vs2 19..15=0 14..12=0x2 rd 6..0=0x57
DEBUG::      Processing line: vzext.vf8      31..26=0x12 vm vs2 19..15=2 14..12=0x2 vd 6..0=0x57
DEBUG::      Processing line: vsext.vf8      31..26=0x12 vm vs2 19..15=3 14..12=0x2 vd 6..0=0x57
DEBUG::      Processing line: vzext.vf4      31..26=0x12 vm vs2 19..15=4 14..12=0x2 vd 6..0=0x57
DEBUG::      Processing line: vsext.vf4      31..26=0x12 vm vs2 19..15=5 14..12=0x2 vd 6..0=0x57
DEBUG::      Processing line: vzext.vf2      31..26=0x12 vm vs2 19..15=6 14..12=0x2 vd 6..0=0x57
DEBUG::      Processing line: vsext.vf2      31..26=0x12 vm vs2 19..15=7 14..12=0x2 vd 6..0=0x57
DEBUG::      Processing line: vcompress.vm   31..26=0x17 25=1 vs2 vs1 14..12=0x2 vd 6..0=0x57
DEBUG::      Processing line: vmandn.mm      31..26=0x18 25=1 vs2 vs1 14..12=0x2 vd 6..0=0x57
DEBUG::      Processing line: vmand.mm       31..26=0x19 25=1 vs2 vs1 14..12=0x2 vd 6..0=0x57
DEBUG::      Processing line: vmor.mm        31..26=0x1a 25=1 vs2 vs1 14..12=0x2 vd 6..0=0x57
DEBUG::      Processing line: vmxor.mm       31..26=0x1b 25=1 vs2 vs1 14..12=0x2 vd 6..0=0x57
DEBUG::      Processing line: vmorn.mm       31..26=0x1c 25=1 vs2 vs1 14..12=0x2 vd 6..0=0x57
DEBUG::      Processing line: vmnand.mm      31..26=0x1d 25=1 vs2 vs1 14..12=0x2 vd 6..0=0x57
DEBUG::      Processing line: vmnor.mm       31..26=0x1e 25=1 vs2 vs1 14..12=0x2 vd 6..0=0x57
DEBUG::      Processing line: vmxnor.mm      31..26=0x1f 25=1 vs2 vs1 14..12=0x2 vd 6..0=0x57
DEBUG::      Processing line: vmsbf.m        31..26=0x14 vm vs2 19..15=0x01 14..12=0x2 vd 6..0=0x57
DEBUG::      Processing line: vmsof.m        31..26=0x14 vm vs2 19..15=0x02 14..12=0x2 vd 6..0=0x57
DEBUG::      Processing line: vmsif.m        31..26=0x14 vm vs2 19..15=0x03 14..12=0x2 vd 6..0=0x57
DEBUG::      Processing line: viota.m        31..26=0x14 vm vs2 19..15=0x10 14..12=0x2 vd 6..0=0x57
DEBUG::      Processing line: vid.v          31..26=0x14 vm 24..20=0 19..15=0x11 14..12=0x2 vd 6..0=0x57
DEBUG::      Processing line: vcpop.m        31..26=0x10 vm vs2 19..15=0x10 14..12=0x2 rd 6..0=0x57
DEBUG::      Processing line: vfirst.m       31..26=0x10 vm vs2 19..15=0x11 14..12=0x2 rd 6..0=0x57
DEBUG::      Processing line: vdivu.vv       31..26=0x20 vm vs2 vs1 14..12=0x2 vd 6..0=0x57
DEBUG::      Processing line: vdiv.vv        31..26=0x21 vm vs2 vs1 14..12=0x2 vd 6..0=0x57
DEBUG::      Processing line: vremu.vv       31..26=0x22 vm vs2 vs1 14..12=0x2 vd 6..0=0x57
DEBUG::      Processing line: vrem.vv        31..26=0x23 vm vs2 vs1 14..12=0x2 vd 6..0=0x57
DEBUG::      Processing line: vmulhu.vv      31..26=0x24 vm vs2 vs1 14..12=0x2 vd 6..0=0x57
DEBUG::      Processing line: vmul.vv        31..26=0x25 vm vs2 vs1 14..12=0x2 vd 6..0=0x57
DEBUG::      Processing line: vmulhsu.vv     31..26=0x26 vm vs2 vs1 14..12=0x2 vd 6..0=0x57
DEBUG::      Processing line: vmulh.vv       31..26=0x27 vm vs2 vs1 14..12=0x2 vd 6..0=0x57
DEBUG::      Processing line: vmadd.vv       31..26=0x29 vm vs2 vs1 14..12=0x2 vd 6..0=0x57
DEBUG::      Processing line: vnmsub.vv      31..26=0x2b vm vs2 vs1 14..12=0x2 vd 6..0=0x57
DEBUG::      Processing line: vmacc.vv       31..26=0x2d vm vs2 vs1 14..12=0x2 vd 6..0=0x57
DEBUG::      Processing line: vnmsac.vv      31..26=0x2f vm vs2 vs1 14..12=0x2 vd 6..0=0x57
DEBUG::      Processing line: vwaddu.vv      31..26=0x30 vm vs2 vs1 14..12=0x2 vd 6..0=0x57
DEBUG::      Processing line: vwadd.vv       31..26=0x31 vm vs2 vs1 14..12=0x2 vd 6..0=0x57
DEBUG::      Processing line: vwsubu.vv      31..26=0x32 vm vs2 vs1 14..12=0x2 vd 6..0=0x57
DEBUG::      Processing line: vwsub.vv       31..26=0x33 vm vs2 vs1 14..12=0x2 vd 6..0=0x57
DEBUG::      Processing line: vwaddu.wv      31..26=0x34 vm vs2 vs1 14..12=0x2 vd 6..0=0x57
DEBUG::      Processing line: vwadd.wv       31..26=0x35 vm vs2 vs1 14..12=0x2 vd 6..0=0x57
DEBUG::      Processing line: vwsubu.wv      31..26=0x36 vm vs2 vs1 14..12=0x2 vd 6..0=0x57
DEBUG::      Processing line: vwsub.wv       31..26=0x37 vm vs2 vs1 14..12=0x2 vd 6..0=0x57
DEBUG::      Processing line: vwmulu.vv      31..26=0x38 vm vs2 vs1 14..12=0x2 vd 6..0=0x57
DEBUG::      Processing line: vwmulsu.vv     31..26=0x3a vm vs2 vs1 14..12=0x2 vd 6..0=0x57
DEBUG::      Processing line: vwmul.vv       31..26=0x3b vm vs2 vs1 14..12=0x2 vd 6..0=0x57
DEBUG::      Processing line: vwmaccu.vv     31..26=0x3c vm vs2 vs1 14..12=0x2 vd 6..0=0x57
DEBUG::      Processing line: vwmacc.vv      31..26=0x3d vm vs2 vs1 14..12=0x2 vd 6..0=0x57
DEBUG::      Processing line: vwmaccsu.vv    31..26=0x3f vm vs2 vs1 14..12=0x2 vd 6..0=0x57
DEBUG::      Processing line: vaaddu.vx      31..26=0x08 vm vs2 rs1 14..12=0x6 vd 6..0=0x57
DEBUG::      Processing line: vaadd.vx       31..26=0x09 vm vs2 rs1 14..12=0x6 vd 6..0=0x57
DEBUG::      Processing line: vasubu.vx      31..26=0x0a vm vs2 rs1 14..12=0x6 vd 6..0=0x57
DEBUG::      Processing line: vasub.vx       31..26=0x0b vm vs2 rs1 14..12=0x6 vd 6..0=0x57
DEBUG::      Processing line: vmv.s.x        31..26=0x10 25=1 24..20=0 rs1 14..12=0x6 vd 6..0=0x57
DEBUG::      Processing line: vslide1up.vx   31..26=0x0e vm vs2 rs1 14..12=0x6 vd 6..0=0x57
DEBUG::      Processing line: vslide1down.vx 31..26=0x0f vm vs2 rs1 14..12=0x6 vd 6..0=0x57
DEBUG::      Processing line: vdivu.vx       31..26=0x20 vm vs2 rs1 14..12=0x6 vd 6..0=0x57
DEBUG::      Processing line: vdiv.vx        31..26=0x21 vm vs2 rs1 14..12=0x6 vd 6..0=0x57
DEBUG::      Processing line: vremu.vx       31..26=0x22 vm vs2 rs1 14..12=0x6 vd 6..0=0x57
DEBUG::      Processing line: vrem.vx        31..26=0x23 vm vs2 rs1 14..12=0x6 vd 6..0=0x57
DEBUG::      Processing line: vmulhu.vx      31..26=0x24 vm vs2 rs1 14..12=0x6 vd 6..0=0x57
DEBUG::      Processing line: vmul.vx        31..26=0x25 vm vs2 rs1 14..12=0x6 vd 6..0=0x57
DEBUG::      Processing line: vmulhsu.vx     31..26=0x26 vm vs2 rs1 14..12=0x6 vd 6..0=0x57
DEBUG::      Processing line: vmulh.vx       31..26=0x27 vm vs2 rs1 14..12=0x6 vd 6..0=0x57
DEBUG::      Processing line: vmadd.vx       31..26=0x29 vm vs2 rs1 14..12=0x6 vd 6..0=0x57
DEBUG::      Processing line: vnmsub.vx      31..26=0x2b vm vs2 rs1 14..12=0x6 vd 6..0=0x57
DEBUG::      Processing line: vmacc.vx       31..26=0x2d vm vs2 rs1 14..12=0x6 vd 6..0=0x57
DEBUG::      Processing line: vnmsac.vx      31..26=0x2f vm vs2 rs1 14..12=0x6 vd 6..0=0x57
DEBUG::      Processing line: vwaddu.vx      31..26=0x30 vm vs2 rs1 14..12=0x6 vd 6..0=0x57
DEBUG::      Processing line: vwadd.vx       31..26=0x31 vm vs2 rs1 14..12=0x6 vd 6..0=0x57
DEBUG::      Processing line: vwsubu.vx      31..26=0x32 vm vs2 rs1 14..12=0x6 vd 6..0=0x57
DEBUG::      Processing line: vwsub.vx       31..26=0x33 vm vs2 rs1 14..12=0x6 vd 6..0=0x57
DEBUG::      Processing line: vwaddu.wx      31..26=0x34 vm vs2 rs1 14..12=0x6 vd 6..0=0x57
DEBUG::      Processing line: vwadd.wx       31..26=0x35 vm vs2 rs1 14..12=0x6 vd 6..0=0x57
DEBUG::      Processing line: vwsubu.wx      31..26=0x36 vm vs2 rs1 14..12=0x6 vd 6..0=0x57
DEBUG::      Processing line: vwsub.wx       31..26=0x37 vm vs2 rs1 14..12=0x6 vd 6..0=0x57
DEBUG::      Processing line: vwmulu.vx      31..26=0x38 vm vs2 rs1 14..12=0x6 vd 6..0=0x57
DEBUG::      Processing line: vwmulsu.vx     31..26=0x3a vm vs2 rs1 14..12=0x6 vd 6..0=0x57
DEBUG::      Processing line: vwmul.vx       31..26=0x3b vm vs2 rs1 14..12=0x6 vd 6..0=0x57
DEBUG::      Processing line: vwmaccu.vx     31..26=0x3c vm vs2 rs1 14..12=0x6 vd 6..0=0x57
DEBUG::      Processing line: vwmacc.vx      31..26=0x3d vm vs2 rs1 14..12=0x6 vd 6..0=0x57
DEBUG::      Processing line: vwmaccus.vx    31..26=0x3e vm vs2 rs1 14..12=0x6 vd 6..0=0x57
DEBUG::      Processing line: vwmaccsu.vx    31..26=0x3f vm vs2 rs1 14..12=0x6 vd 6..0=0x57
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_system for standard instructions
DEBUG::      Processing line: mret      11..7=0 19..15=0 31..20=0x302 14..12=0 6..2=0x1C 1..0=3
DEBUG::      Processing line: wfi       11..7=0 19..15=0 31..20=0x105 14..12=0 6..2=0x1C 1..0=3
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_svinval for standard instructions
DEBUG::      Processing line: sinval.vma      11..7=0 rs1        rs2        31..25=0x0b  14..12=0 6..2=0x1C 1..0=3
DEBUG::      Processing line: sfence.w.inval  11..7=0 19..15=0x0 24..20=0x0 31..25=0x0c  14..12=0 6..2=0x1C 1..0=3
DEBUG::      Processing line: sfence.inval.ir 11..7=0 19..15=0x0 24..20=0x1 31..25=0x0c  14..12=0 6..2=0x1C 1..0=3
DEBUG::      Processing line: hinval.vvma     11..7=0 rs1        rs2        31..25=0x13  14..12=0 6..2=0x1C 1..0=3
DEBUG::      Processing line: hinval.gvma     11..7=0 rs1        rs2        31..25=0x33  14..12=0 6..2=0x1C 1..0=3
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_sdext for standard instructions
DEBUG::      Processing line: dret      11..7=0 19..15=0 31..20=0x7b2 14..12=0 6..2=0x1C 1..0=3
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_s for standard instructions
DEBUG::      Processing line: sfence.vma 11..7=0 rs1 rs2 31..25=0x09  14..12=0 6..2=0x1C 1..0=3
DEBUG::      Processing line: sret      11..7=0 19..15=0 31..20=0x102 14..12=0 6..2=0x1C 1..0=3
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_q_zfh for standard instructions
DEBUG::      Processing line: fcvt.q.h  rd rs1 24..20=2 31..27=0x08 rm       26..25=3 6..2=0x14 1..0=3
DEBUG::      Processing line: fcvt.h.q  rd rs1 24..20=3 31..27=0x08 rm       26..25=2 6..2=0x14 1..0=3
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_q for standard instructions
DEBUG::      Processing line: flq       rd rs1 imm12 14..12=4 6..2=0x01 1..0=3
DEBUG::      Processing line: fsq       imm12hi rs1 rs2 imm12lo 14..12=4 6..2=0x09 1..0=3
DEBUG::      Processing line: fmadd.q   rd rs1 rs2 rs3 rm 26..25=3 6..2=0x10 1..0=3
DEBUG::      Processing line: fmsub.q   rd rs1 rs2 rs3 rm 26..25=3 6..2=0x11 1..0=3
DEBUG::      Processing line: fnmsub.q  rd rs1 rs2 rs3 rm 26..25=3 6..2=0x12 1..0=3
DEBUG::      Processing line: fnmadd.q  rd rs1 rs2 rs3 rm 26..25=3 6..2=0x13 1..0=3
DEBUG::      Processing line: fadd.q    rd rs1 rs2      31..27=0x00 rm       26..25=3 6..2=0x14 1..0=3
DEBUG::      Processing line: fsub.q    rd rs1 rs2      31..27=0x01 rm       26..25=3 6..2=0x14 1..0=3
DEBUG::      Processing line: fmul.q    rd rs1 rs2      31..27=0x02 rm       26..25=3 6..2=0x14 1..0=3
DEBUG::      Processing line: fdiv.q    rd rs1 rs2      31..27=0x03 rm       26..25=3 6..2=0x14 1..0=3
DEBUG::      Processing line: fsqrt.q   rd rs1 24..20=0 31..27=0x0B rm       26..25=3 6..2=0x14 1..0=3
DEBUG::      Processing line: fsgnj.q   rd rs1 rs2      31..27=0x04 14..12=0 26..25=3 6..2=0x14 1..0=3
DEBUG::      Processing line: fsgnjn.q  rd rs1 rs2      31..27=0x04 14..12=1 26..25=3 6..2=0x14 1..0=3
DEBUG::      Processing line: fsgnjx.q  rd rs1 rs2      31..27=0x04 14..12=2 26..25=3 6..2=0x14 1..0=3
DEBUG::      Processing line: fmin.q    rd rs1 rs2      31..27=0x05 14..12=0 26..25=3 6..2=0x14 1..0=3
DEBUG::      Processing line: fmax.q    rd rs1 rs2      31..27=0x05 14..12=1 26..25=3 6..2=0x14 1..0=3
DEBUG::      Processing line: fcvt.s.q  rd rs1 24..20=3 31..27=0x08 rm       26..25=0 6..2=0x14 1..0=3
DEBUG::      Processing line: fcvt.q.s  rd rs1 24..20=0 31..27=0x08 rm       26..25=3 6..2=0x14 1..0=3
DEBUG::      Processing line: fcvt.d.q  rd rs1 24..20=3 31..27=0x08 rm       26..25=1 6..2=0x14 1..0=3
DEBUG::      Processing line: fcvt.q.d  rd rs1 24..20=1 31..27=0x08 rm       26..25=3 6..2=0x14 1..0=3
DEBUG::      Processing line: feq.q     rd rs1 rs2      31..27=0x14 14..12=2 26..25=3 6..2=0x14 1..0=3
DEBUG::      Processing line: flt.q     rd rs1 rs2      31..27=0x14 14..12=1 26..25=3 6..2=0x14 1..0=3
DEBUG::      Processing line: fle.q     rd rs1 rs2      31..27=0x14 14..12=0 26..25=3 6..2=0x14 1..0=3
DEBUG::      Processing line: fclass.q  rd rs1 24..20=0 31..27=0x1C 14..12=1 26..25=3 6..2=0x14 1..0=3
DEBUG::      Processing line: fcvt.w.q  rd rs1 24..20=0 31..27=0x18 rm       26..25=3 6..2=0x14 1..0=3
DEBUG::      Processing line: fcvt.wu.q rd rs1 24..20=1 31..27=0x18 rm       26..25=3 6..2=0x14 1..0=3
DEBUG::      Processing line: fcvt.q.w  rd rs1 24..20=0 31..27=0x1A rm       26..25=3 6..2=0x14 1..0=3
DEBUG::      Processing line: fcvt.q.wu rd rs1 24..20=1 31..27=0x1A rm       26..25=3 6..2=0x14 1..0=3
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_m for standard instructions
DEBUG::      Processing line: mul     rd rs1 rs2 31..25=1 14..12=0 6..2=0x0C 1..0=3
DEBUG::      Processing line: mulh    rd rs1 rs2 31..25=1 14..12=1 6..2=0x0C 1..0=3
DEBUG::      Processing line: mulhsu  rd rs1 rs2 31..25=1 14..12=2 6..2=0x0C 1..0=3
DEBUG::      Processing line: mulhu   rd rs1 rs2 31..25=1 14..12=3 6..2=0x0C 1..0=3
DEBUG::      Processing line: div     rd rs1 rs2 31..25=1 14..12=4 6..2=0x0C 1..0=3
DEBUG::      Processing line: divu    rd rs1 rs2 31..25=1 14..12=5 6..2=0x0C 1..0=3
DEBUG::      Processing line: rem     rd rs1 rs2 31..25=1 14..12=6 6..2=0x0C 1..0=3
DEBUG::      Processing line: remu    rd rs1 rs2 31..25=1 14..12=7 6..2=0x0C 1..0=3
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_i for standard instructions
DEBUG::      Processing line: lui     rd imm20 6..2=0x0D 1..0=3
DEBUG::      Processing line: auipc   rd imm20 6..2=0x05 1..0=3
DEBUG::      Processing line: jal     rd jimm20                          6..2=0x1b 1..0=3
DEBUG::      Processing line: jalr    rd rs1 imm12              14..12=0 6..2=0x19 1..0=3
DEBUG::      Processing line: beq     bimm12hi rs1 rs2 bimm12lo 14..12=0 6..2=0x18 1..0=3
DEBUG::      Processing line: bne     bimm12hi rs1 rs2 bimm12lo 14..12=1 6..2=0x18 1..0=3
DEBUG::      Processing line: blt     bimm12hi rs1 rs2 bimm12lo 14..12=4 6..2=0x18 1..0=3
DEBUG::      Processing line: bge     bimm12hi rs1 rs2 bimm12lo 14..12=5 6..2=0x18 1..0=3
DEBUG::      Processing line: bltu    bimm12hi rs1 rs2 bimm12lo 14..12=6 6..2=0x18 1..0=3
DEBUG::      Processing line: bgeu    bimm12hi rs1 rs2 bimm12lo 14..12=7 6..2=0x18 1..0=3
DEBUG::      Processing line: lb      rd rs1       imm12 14..12=0 6..2=0x00 1..0=3
DEBUG::      Processing line: lh      rd rs1       imm12 14..12=1 6..2=0x00 1..0=3
DEBUG::      Processing line: lw      rd rs1       imm12 14..12=2 6..2=0x00 1..0=3
DEBUG::      Processing line: lbu     rd rs1       imm12 14..12=4 6..2=0x00 1..0=3
DEBUG::      Processing line: lhu     rd rs1       imm12 14..12=5 6..2=0x00 1..0=3
DEBUG::      Processing line: sb     imm12hi rs1 rs2 imm12lo 14..12=0 6..2=0x08 1..0=3
DEBUG::      Processing line: sh     imm12hi rs1 rs2 imm12lo 14..12=1 6..2=0x08 1..0=3
DEBUG::      Processing line: sw     imm12hi rs1 rs2 imm12lo 14..12=2 6..2=0x08 1..0=3
DEBUG::      Processing line: addi    rd rs1 imm12           14..12=0 6..2=0x04 1..0=3
DEBUG::      Processing line: slti    rd rs1 imm12           14..12=2 6..2=0x04 1..0=3
DEBUG::      Processing line: sltiu   rd rs1 imm12           14..12=3 6..2=0x04 1..0=3
DEBUG::      Processing line: xori    rd rs1 imm12           14..12=4 6..2=0x04 1..0=3
DEBUG::      Processing line: ori     rd rs1 imm12           14..12=6 6..2=0x04 1..0=3
DEBUG::      Processing line: andi    rd rs1 imm12           14..12=7 6..2=0x04 1..0=3
DEBUG::      Processing line: add     rd rs1 rs2 31..25=0  14..12=0 6..2=0x0C 1..0=3
DEBUG::      Processing line: sub     rd rs1 rs2 31..25=32 14..12=0 6..2=0x0C 1..0=3
DEBUG::      Processing line: sll     rd rs1 rs2 31..25=0  14..12=1 6..2=0x0C 1..0=3
DEBUG::      Processing line: slt     rd rs1 rs2 31..25=0  14..12=2 6..2=0x0C 1..0=3
DEBUG::      Processing line: sltu    rd rs1 rs2 31..25=0  14..12=3 6..2=0x0C 1..0=3
DEBUG::      Processing line: xor     rd rs1 rs2 31..25=0  14..12=4 6..2=0x0C 1..0=3
DEBUG::      Processing line: srl     rd rs1 rs2 31..25=0  14..12=5 6..2=0x0C 1..0=3
DEBUG::      Processing line: sra     rd rs1 rs2 31..25=32 14..12=5 6..2=0x0C 1..0=3
DEBUG::      Processing line: or      rd rs1 rs2 31..25=0  14..12=6 6..2=0x0C 1..0=3
DEBUG::      Processing line: and     rd rs1 rs2 31..25=0  14..12=7 6..2=0x0C 1..0=3
DEBUG::      Processing line: fence fm pred succ rs1 14..12=0 rd 6..2=0x03 1..0=3
DEBUG::      Processing line: ecall    31..20=0x000 19..7=0 6..2=0x1C 1..0=3
DEBUG::      Processing line: ebreak   31..20=0x001 19..7=0 6..2=0x1C 1..0=3
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_h for standard instructions
DEBUG::      Processing line: hfence.vvma 11..7=0 rs1        rs2 31..25=0x11  14..12=0 6..2=0x1C 1..0=3
DEBUG::      Processing line: hfence.gvma 11..7=0 rs1        rs2 31..25=0x31  14..12=0 6..2=0x1C 1..0=3
DEBUG::      Processing line: hlv.b            rd rs1 24..20=0x0 31..25=0x30  14..12=4 6..2=0x1C 1..0=3
DEBUG::      Processing line: hlv.bu           rd rs1 24..20=0x1 31..25=0x30  14..12=4 6..2=0x1C 1..0=3
DEBUG::      Processing line: hlv.h            rd rs1 24..20=0x0 31..25=0x32  14..12=4 6..2=0x1C 1..0=3
DEBUG::      Processing line: hlv.hu           rd rs1 24..20=0x1 31..25=0x32  14..12=4 6..2=0x1C 1..0=3
DEBUG::      Processing line: hlvx.hu          rd rs1 24..20=0x3 31..25=0x32  14..12=4 6..2=0x1C 1..0=3
DEBUG::      Processing line: hlv.w            rd rs1 24..20=0x0 31..25=0x34  14..12=4 6..2=0x1C 1..0=3
DEBUG::      Processing line: hlvx.wu          rd rs1 24..20=0x3 31..25=0x34  14..12=4 6..2=0x1C 1..0=3
DEBUG::      Processing line: hsv.b       11..7=0 rs1        rs2 31..25=0x31  14..12=4 6..2=0x1C 1..0=3
DEBUG::      Processing line: hsv.h       11..7=0 rs1        rs2 31..25=0x33  14..12=4 6..2=0x1C 1..0=3
DEBUG::      Processing line: hsv.w       11..7=0 rs1        rs2 31..25=0x35  14..12=4 6..2=0x1C 1..0=3
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_f for standard instructions
DEBUG::      Processing line: flw       rd rs1 imm12 14..12=2 6..2=0x01 1..0=3
DEBUG::      Processing line: fsw       imm12hi rs1 rs2 imm12lo 14..12=2 6..2=0x09 1..0=3
DEBUG::      Processing line: fmadd.s   rd rs1 rs2 rs3 rm 26..25=0 6..2=0x10 1..0=3
DEBUG::      Processing line: fmsub.s   rd rs1 rs2 rs3 rm 26..25=0 6..2=0x11 1..0=3
DEBUG::      Processing line: fnmsub.s  rd rs1 rs2 rs3 rm 26..25=0 6..2=0x12 1..0=3
DEBUG::      Processing line: fnmadd.s  rd rs1 rs2 rs3 rm 26..25=0 6..2=0x13 1..0=3
DEBUG::      Processing line: fadd.s    rd rs1 rs2      31..27=0x00 rm       26..25=0 6..2=0x14 1..0=3
DEBUG::      Processing line: fsub.s    rd rs1 rs2      31..27=0x01 rm       26..25=0 6..2=0x14 1..0=3
DEBUG::      Processing line: fmul.s    rd rs1 rs2      31..27=0x02 rm       26..25=0 6..2=0x14 1..0=3
DEBUG::      Processing line: fdiv.s    rd rs1 rs2      31..27=0x03 rm       26..25=0 6..2=0x14 1..0=3
DEBUG::      Processing line: fsqrt.s   rd rs1 24..20=0 31..27=0x0B rm       26..25=0 6..2=0x14 1..0=3
DEBUG::      Processing line: fsgnj.s   rd rs1 rs2      31..27=0x04 14..12=0 26..25=0 6..2=0x14 1..0=3
DEBUG::      Processing line: fsgnjn.s  rd rs1 rs2      31..27=0x04 14..12=1 26..25=0 6..2=0x14 1..0=3
DEBUG::      Processing line: fsgnjx.s  rd rs1 rs2      31..27=0x04 14..12=2 26..25=0 6..2=0x14 1..0=3
DEBUG::      Processing line: fmin.s    rd rs1 rs2      31..27=0x05 14..12=0 26..25=0 6..2=0x14 1..0=3
DEBUG::      Processing line: fmax.s    rd rs1 rs2      31..27=0x05 14..12=1 26..25=0 6..2=0x14 1..0=3
DEBUG::      Processing line: fcvt.w.s  rd rs1 24..20=0 31..27=0x18 rm       26..25=0 6..2=0x14 1..0=3
DEBUG::      Processing line: fcvt.wu.s rd rs1 24..20=1 31..27=0x18 rm       26..25=0 6..2=0x14 1..0=3
DEBUG::      Processing line: fmv.x.w   rd rs1 24..20=0 31..27=0x1C 14..12=0 26..25=0 6..2=0x14 1..0=3
DEBUG::      Processing line: feq.s     rd rs1 rs2      31..27=0x14 14..12=2 26..25=0 6..2=0x14 1..0=3
DEBUG::      Processing line: flt.s     rd rs1 rs2      31..27=0x14 14..12=1 26..25=0 6..2=0x14 1..0=3
DEBUG::      Processing line: fle.s     rd rs1 rs2      31..27=0x14 14..12=0 26..25=0 6..2=0x14 1..0=3
DEBUG::      Processing line: fclass.s  rd rs1 24..20=0 31..27=0x1C 14..12=1 26..25=0 6..2=0x14 1..0=3
DEBUG::      Processing line: fcvt.s.w  rd rs1 24..20=0 31..27=0x1A rm       26..25=0 6..2=0x14 1..0=3
DEBUG::      Processing line: fcvt.s.wu rd rs1 24..20=1 31..27=0x1A rm       26..25=0 6..2=0x14 1..0=3
DEBUG::      Processing line: fmv.w.x   rd rs1 24..20=0 31..27=0x1E 14..12=0 26..25=0 6..2=0x14 1..0=3
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_d_zfh for standard instructions
DEBUG::      Processing line: fcvt.d.h  rd rs1 24..20=2 31..27=0x08 rm       26..25=1 6..2=0x14 1..0=3
DEBUG::      Processing line: fcvt.h.d  rd rs1 24..20=1 31..27=0x08 rm       26..25=2 6..2=0x14 1..0=3
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_d for standard instructions
DEBUG::      Processing line: fld       rd rs1 imm12 14..12=3 6..2=0x01 1..0=3
DEBUG::      Processing line: fsd       imm12hi rs1 rs2 imm12lo 14..12=3 6..2=0x09 1..0=3
DEBUG::      Processing line: fmadd.d   rd rs1 rs2 rs3 rm 26..25=1 6..2=0x10 1..0=3
DEBUG::      Processing line: fmsub.d   rd rs1 rs2 rs3 rm 26..25=1 6..2=0x11 1..0=3
DEBUG::      Processing line: fnmsub.d  rd rs1 rs2 rs3 rm 26..25=1 6..2=0x12 1..0=3
DEBUG::      Processing line: fnmadd.d  rd rs1 rs2 rs3 rm 26..25=1 6..2=0x13 1..0=3
DEBUG::      Processing line: fadd.d    rd rs1 rs2      31..27=0x00 rm       26..25=1 6..2=0x14 1..0=3
DEBUG::      Processing line: fsub.d    rd rs1 rs2      31..27=0x01 rm       26..25=1 6..2=0x14 1..0=3
DEBUG::      Processing line: fmul.d    rd rs1 rs2      31..27=0x02 rm       26..25=1 6..2=0x14 1..0=3
DEBUG::      Processing line: fdiv.d    rd rs1 rs2      31..27=0x03 rm       26..25=1 6..2=0x14 1..0=3
DEBUG::      Processing line: fsqrt.d   rd rs1 24..20=0 31..27=0x0B rm       26..25=1 6..2=0x14 1..0=3
DEBUG::      Processing line: fsgnj.d   rd rs1 rs2      31..27=0x04 14..12=0 26..25=1 6..2=0x14 1..0=3
DEBUG::      Processing line: fsgnjn.d  rd rs1 rs2      31..27=0x04 14..12=1 26..25=1 6..2=0x14 1..0=3
DEBUG::      Processing line: fsgnjx.d  rd rs1 rs2      31..27=0x04 14..12=2 26..25=1 6..2=0x14 1..0=3
DEBUG::      Processing line: fmin.d    rd rs1 rs2      31..27=0x05 14..12=0 26..25=1 6..2=0x14 1..0=3
DEBUG::      Processing line: fmax.d    rd rs1 rs2      31..27=0x05 14..12=1 26..25=1 6..2=0x14 1..0=3
DEBUG::      Processing line: fcvt.s.d  rd rs1 24..20=1 31..27=0x08 rm       26..25=0 6..2=0x14 1..0=3
DEBUG::      Processing line: fcvt.d.s  rd rs1 24..20=0 31..27=0x08 rm       26..25=1 6..2=0x14 1..0=3
DEBUG::      Processing line: feq.d     rd rs1 rs2      31..27=0x14 14..12=2 26..25=1 6..2=0x14 1..0=3
DEBUG::      Processing line: flt.d     rd rs1 rs2      31..27=0x14 14..12=1 26..25=1 6..2=0x14 1..0=3
DEBUG::      Processing line: fle.d     rd rs1 rs2      31..27=0x14 14..12=0 26..25=1 6..2=0x14 1..0=3
DEBUG::      Processing line: fclass.d  rd rs1 24..20=0 31..27=0x1C 14..12=1 26..25=1 6..2=0x14 1..0=3
DEBUG::      Processing line: fcvt.w.d  rd rs1 24..20=0 31..27=0x18 rm       26..25=1 6..2=0x14 1..0=3
DEBUG::      Processing line: fcvt.wu.d rd rs1 24..20=1 31..27=0x18 rm       26..25=1 6..2=0x14 1..0=3
DEBUG::      Processing line: fcvt.d.w  rd rs1 24..20=0 31..27=0x1A rm       26..25=1 6..2=0x14 1..0=3
DEBUG::      Processing line: fcvt.d.wu rd rs1 24..20=1 31..27=0x1A rm       26..25=1 6..2=0x14 1..0=3
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_c_d for standard instructions
DEBUG::      Processing line: c.fld rd_p rs1_p c_uimm8lo c_uimm8hi    1..0=0 15..13=1
DEBUG::      Processing line: c.fsd rs1_p rs2_p c_uimm8lo c_uimm8hi   1..0=0 15..13=5
DEBUG::      Processing line: c.fldsp rd c_uimm9sphi c_uimm9splo      1..0=2 15..13=1
DEBUG::      Processing line: c.fsdsp c_rs2 c_uimm9sp_s               1..0=2 15..13=5
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_c for standard instructions
DEBUG::      Processing line: c.addi4spn rd_p c_nzuimm10              1..0=0 15..13=0
DEBUG::      Processing line: c.lw rd_p rs1_p c_uimm7lo c_uimm7hi     1..0=0 15..13=2
DEBUG::      Processing line: c.sw rs1_p rs2_p c_uimm7lo c_uimm7hi    1..0=0 15..13=6
DEBUG::      Processing line: c.nop c_nzimm6hi c_nzimm6lo              1..0=1 15..13=0 11..7=0
DEBUG::      Processing line: c.addi rd_rs1_n0 c_nzimm6lo c_nzimm6hi   1..0=1 15..13=0
DEBUG::      Processing line: c.li rd c_imm6lo c_imm6hi                1..0=1 15..13=2
DEBUG::      Processing line: c.addi16sp c_nzimm10hi c_nzimm10lo       1..0=1 15..13=3 11..7=2
DEBUG::      Processing line: c.lui rd_n2 c_nzimm18hi c_nzimm18lo      1..0=1 15..13=3
DEBUG::      Processing line: c.andi rd_rs1_p c_imm6hi c_imm6lo        1..0=1 15..13=4 11..10=2
DEBUG::      Processing line: c.sub rd_rs1_p rs2_p                     1..0=1 15..13=4 12..10=0b011 6..5=0
DEBUG::      Processing line: c.xor rd_rs1_p rs2_p                     1..0=1 15..13=4 12..10=0b011 6..5=1
DEBUG::      Processing line: c.or rd_rs1_p rs2_p                      1..0=1 15..13=4 12..10=0b011 6..5=2
DEBUG::      Processing line: c.and rd_rs1_p rs2_p                     1..0=1 15..13=4 12..10=0b011 6..5=3
DEBUG::      Processing line: c.j c_imm12                              1..0=1 15..13=5
DEBUG::      Processing line: c.beqz rs1_p c_bimm9lo c_bimm9hi         1..0=1 15..13=6
DEBUG::      Processing line: c.bnez rs1_p c_bimm9lo c_bimm9hi         1..0=1 15..13=7
DEBUG::      Processing line: c.lwsp rd_n0 c_uimm8sphi c_uimm8splo     1..0=2 15..13=2
DEBUG::      Processing line: c.jr rs1_n0                              1..0=2 15..13=4 12=0 6..2=0
DEBUG::      Processing line: c.mv rd c_rs2_n0                         1..0=2 15..13=4 12=0
DEBUG::      Processing line: c.ebreak                                 1..0=2 15..13=4 12=1 11..2=0
DEBUG::      Processing line: c.jalr c_rs1_n0                          1..0=2 15..13=4 12=1 6..2=0
DEBUG::      Processing line: c.add rd_rs1 c_rs2_n0                    1..0=2 15..13=4 12=1
DEBUG::      Processing line: c.swsp c_rs2 c_uimm8sp_s                 1..0=2 15..13=6
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_a for standard instructions
DEBUG::      Processing line: lr.w        rd rs1 24..20=0 aq rl 31..29=0 28..27=2 14..12=2 6..2=0x0B 1..0=3
DEBUG::      Processing line: sc.w        rd rs1 rs2      aq rl 31..29=0 28..27=3 14..12=2 6..2=0x0B 1..0=3
DEBUG::      Processing line: amoswap.w   rd rs1 rs2      aq rl 31..29=0 28..27=1 14..12=2 6..2=0x0B 1..0=3
DEBUG::      Processing line: amoadd.w    rd rs1 rs2      aq rl 31..29=0 28..27=0 14..12=2 6..2=0x0B 1..0=3
DEBUG::      Processing line: amoxor.w    rd rs1 rs2      aq rl 31..29=1 28..27=0 14..12=2 6..2=0x0B 1..0=3
DEBUG::      Processing line: amoand.w    rd rs1 rs2      aq rl 31..29=3 28..27=0 14..12=2 6..2=0x0B 1..0=3
DEBUG::      Processing line: amoor.w     rd rs1 rs2      aq rl 31..29=2 28..27=0 14..12=2 6..2=0x0B 1..0=3
DEBUG::      Processing line: amomin.w    rd rs1 rs2      aq rl 31..29=4 28..27=0 14..12=2 6..2=0x0B 1..0=3
DEBUG::      Processing line: amomax.w    rd rs1 rs2      aq rl 31..29=5 28..27=0 14..12=2 6..2=0x0B 1..0=3
DEBUG::      Processing line: amominu.w   rd rs1 rs2      aq rl 31..29=6 28..27=0 14..12=2 6..2=0x0B 1..0=3
DEBUG::      Processing line: amomaxu.w   rd rs1 rs2      aq rl 31..29=7 28..27=0 14..12=2 6..2=0x0B 1..0=3
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv64_zks for standard instructions
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv64_zknh for standard instructions
DEBUG::      Processing line: sha512sum0 rd rs1  31..30=0 29..25=0b01000 24..20=0b00100 14..12=1 6..0=0x13
DEBUG::      Processing line: sha512sum1 rd rs1  31..30=0 29..25=0b01000 24..20=0b00101 14..12=1 6..0=0x13
DEBUG::      Processing line: sha512sig0 rd rs1  31..30=0 29..25=0b01000 24..20=0b00110 14..12=1 6..0=0x13
DEBUG::      Processing line: sha512sig1 rd rs1  31..30=0 29..25=0b01000 24..20=0b00111 14..12=1 6..0=0x13
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv64_zkne for standard instructions
DEBUG::      Processing line: aes64esm   rd rs1 rs2  31..30=0 29..25=0b11011          14..12=0b000 6..0=0x33
DEBUG::      Processing line: aes64es    rd rs1 rs2  31..30=0 29..25=0b11001          14..12=0b000 6..0=0x33
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv64_zknd for standard instructions
DEBUG::      Processing line: aes64dsm   rd rs1 rs2  31..30=0 29..25=0b11111          14..12=0b000 6..0=0x33
DEBUG::      Processing line: aes64ds    rd rs1 rs2  31..30=0 29..25=0b11101          14..12=0b000 6..0=0x33
DEBUG::      Processing line: aes64ks1i  rd rs1 rnum 31..30=0 29..25=0b11000 24=1     14..12=0b001 6..0=0x13
DEBUG::      Processing line: aes64im    rd rs1      31..30=0 29..25=0b11000 24..20=0b0000 14..12=0b001 6..0=0x13
DEBUG::      Processing line: aes64ks2   rd rs1 rs2  31..30=1 29..25=0b11111          14..12=0b000 6..0=0x33
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv64_zkn for standard instructions
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv64_zk for standard instructions
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv64_zfh for standard instructions
DEBUG::      Processing line: fcvt.l.h  rd rs1 24..20=2 31..27=0x18 rm       26..25=2 6..2=0x14 1..0=3
DEBUG::      Processing line: fcvt.lu.h rd rs1 24..20=3 31..27=0x18 rm       26..25=2 6..2=0x14 1..0=3
DEBUG::      Processing line: fcvt.h.l  rd rs1 24..20=2 31..27=0x1A rm       26..25=2 6..2=0x14 1..0=3
DEBUG::      Processing line: fcvt.h.lu rd rs1 24..20=3 31..27=0x1A rm       26..25=2 6..2=0x14 1..0=3
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv64_zcb for standard instructions
DEBUG::      Processing line: c.zext.w  rd_rs1_p 1..0=1 15..13=4 12..10=7 6..5=3 4..2=4
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv64_zbs for standard instructions
DEBUG::      Processing line: bclri       rd rs1 31..26=0x12 shamtd 14..12=1 6..2=0x04 1..0=3
DEBUG::      Processing line: bexti       rd rs1 31..26=0x12 shamtd 14..12=5 6..2=0x04 1..0=3
DEBUG::      Processing line: binvi       rd rs1 31..26=0x1a shamtd 14..12=1 6..2=0x04 1..0=3
DEBUG::      Processing line: bseti       rd rs1 31..26=0x0a shamtd 14..12=1 6..2=0x04 1..0=3
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv64_zbkb for standard instructions
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv64_zbb for standard instructions
DEBUG::      Processing line: clzw  rd rs1                                31..20=0x600 14..12=1 6..2=0x06 1..0=3
DEBUG::      Processing line: ctzw  rd rs1                                31..20=0x601 14..12=1 6..2=0x06 1..0=3
DEBUG::      Processing line: cpopw rd rs1                                31..20=0x602 14..12=1 6..2=0x06 1..0=3
DEBUG::      Processing line: rolw  rd rs1 rs2                            31..25=0x30 14..12=1 6..2=0x0E 1..0=3
DEBUG::      Processing line: rorw  rd rs1 rs2                            31..25=0x30 14..12=5 6..2=0x0E 1..0=3
DEBUG::      Processing line: roriw rd rs1                                31..25=0x30 shamtw 14..12=5 6..2=0x06 1..0=3
DEBUG::      Processing line: rori  rd rs1                                31..26=0x18 shamtd 14..12=5 6..2=0x04 1..0=3
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv64_zba for standard instructions
DEBUG::      Processing line: add.uw     rd rs1 rs2 31..25=4  14..12=0 6..2=0x0E 1..0=3
DEBUG::      Processing line: sh1add.uw  rd rs1 rs2 31..25=16 14..12=2 6..2=0x0E 1..0=3
DEBUG::      Processing line: sh2add.uw  rd rs1 rs2 31..25=16 14..12=4 6..2=0x0E 1..0=3
DEBUG::      Processing line: sh3add.uw  rd rs1 rs2 31..25=16 14..12=6 6..2=0x0E 1..0=3
DEBUG::      Processing line: slli.uw    rd rs1 31..26=2 shamtd 14..12=1 6..2=0x06 1..0=3
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv64_zacas for standard instructions
DEBUG::      Processing line: amocas.q   rd rs1 rs2      aq rl 31..29=1 28..27=1 14..12=4 6..2=0x0B 1..0=3
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv64_q for standard instructions
DEBUG::      Processing line: fcvt.l.q  rd rs1 24..20=2 31..27=0x18 rm       26..25=3 6..2=0x14 1..0=3
DEBUG::      Processing line: fcvt.lu.q rd rs1 24..20=3 31..27=0x18 rm       26..25=3 6..2=0x14 1..0=3
DEBUG::      Processing line: fcvt.q.l  rd rs1 24..20=2 31..27=0x1A rm       26..25=3 6..2=0x14 1..0=3
DEBUG::      Processing line: fcvt.q.lu rd rs1 24..20=3 31..27=0x1A rm       26..25=3 6..2=0x14 1..0=3
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv64_m for standard instructions
DEBUG::      Processing line: mulw    rd rs1 rs2 31..25=1 14..12=0 6..2=0x0E 1..0=3
DEBUG::      Processing line: divw    rd rs1 rs2 31..25=1 14..12=4 6..2=0x0E 1..0=3
DEBUG::      Processing line: divuw   rd rs1 rs2 31..25=1 14..12=5 6..2=0x0E 1..0=3
DEBUG::      Processing line: remw    rd rs1 rs2 31..25=1 14..12=6 6..2=0x0E 1..0=3
DEBUG::      Processing line: remuw   rd rs1 rs2 31..25=1 14..12=7 6..2=0x0E 1..0=3
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv64_i for standard instructions
DEBUG::      Processing line: lwu     rd rs1       imm12 14..12=6 6..2=0x00 1..0=3
DEBUG::      Processing line: ld      rd rs1       imm12 14..12=3 6..2=0x00 1..0=3
DEBUG::      Processing line: sd     imm12hi rs1 rs2 imm12lo 14..12=3 6..2=0x08 1..0=3
DEBUG::      Processing line: slli   rd rs1 31..26=0  shamtd 14..12=1 6..2=0x04 1..0=3
DEBUG::      Processing line: srli   rd rs1 31..26=0  shamtd 14..12=5 6..2=0x04 1..0=3
DEBUG::      Processing line: srai   rd rs1 31..26=16 shamtd 14..12=5 6..2=0x04 1..0=3
DEBUG::      Processing line: addiw   rd rs1 imm12            14..12=0 6..2=0x06 1..0=3
DEBUG::      Processing line: slliw   rd rs1 31..25=0  shamtw 14..12=1 6..2=0x06 1..0=3
DEBUG::      Processing line: srliw   rd rs1 31..25=0  shamtw 14..12=5 6..2=0x06 1..0=3
DEBUG::      Processing line: sraiw   rd rs1 31..25=32 shamtw 14..12=5 6..2=0x06 1..0=3
DEBUG::      Processing line: addw    rd rs1 rs2 31..25=0  14..12=0 6..2=0x0E 1..0=3
DEBUG::      Processing line: subw    rd rs1 rs2 31..25=32 14..12=0 6..2=0x0E 1..0=3
DEBUG::      Processing line: sllw    rd rs1 rs2 31..25=0  14..12=1 6..2=0x0E 1..0=3
DEBUG::      Processing line: srlw    rd rs1 rs2 31..25=0  14..12=5 6..2=0x0E 1..0=3
DEBUG::      Processing line: sraw    rd rs1 rs2 31..25=32 14..12=5 6..2=0x0E 1..0=3
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv64_h for standard instructions
DEBUG::      Processing line: hlv.wu           rd rs1 24..20=0x1 31..25=0x34  14..12=4 6..2=0x1C 1..0=3
DEBUG::      Processing line: hlv.d            rd rs1 24..20=0x0 31..25=0x36  14..12=4 6..2=0x1C 1..0=3
DEBUG::      Processing line: hsv.d       11..7=0 rs1        rs2 31..25=0x37  14..12=4 6..2=0x1C 1..0=3
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv64_f for standard instructions
DEBUG::      Processing line: fcvt.l.s  rd rs1 24..20=2 31..27=0x18 rm       26..25=0 6..2=0x14 1..0=3
DEBUG::      Processing line: fcvt.lu.s rd rs1 24..20=3 31..27=0x18 rm       26..25=0 6..2=0x14 1..0=3
DEBUG::      Processing line: fcvt.s.l  rd rs1 24..20=2 31..27=0x1A rm       26..25=0 6..2=0x14 1..0=3
DEBUG::      Processing line: fcvt.s.lu rd rs1 24..20=3 31..27=0x1A rm       26..25=0 6..2=0x14 1..0=3
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv64_d for standard instructions
DEBUG::      Processing line: fcvt.l.d  rd rs1 24..20=2 31..27=0x18 rm       26..25=1 6..2=0x14 1..0=3
DEBUG::      Processing line: fcvt.lu.d rd rs1 24..20=3 31..27=0x18 rm       26..25=1 6..2=0x14 1..0=3
DEBUG::      Processing line: fmv.x.d   rd rs1 24..20=0 31..27=0x1C 14..12=0 26..25=1 6..2=0x14 1..0=3
DEBUG::      Processing line: fcvt.d.l  rd rs1 24..20=2 31..27=0x1A rm       26..25=1 6..2=0x14 1..0=3
DEBUG::      Processing line: fcvt.d.lu rd rs1 24..20=3 31..27=0x1A rm       26..25=1 6..2=0x14 1..0=3
DEBUG::      Processing line: fmv.d.x   rd rs1 24..20=0 31..27=0x1E 14..12=0 26..25=1 6..2=0x14 1..0=3
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv64_c for standard instructions
DEBUG::      Processing line: c.ld rd_p rs1_p c_uimm8lo c_uimm8hi     1..0=0 15..13=3
DEBUG::      Processing line: c.sd rs1_p rs2_p c_uimm8hi c_uimm8lo    1..0=0 15..13=7
DEBUG::      Processing line: c.addiw rd_rs1_n0 c_imm6lo c_imm6hi       1..0=1 15..13=1
DEBUG::      Processing line: c.srli rd_rs1_p c_nzuimm6lo c_nzuimm6hi   1..0=1 15..13=4 11..10=0
DEBUG::      Processing line: c.srai rd_rs1_p c_nzuimm6lo c_nzuimm6hi   1..0=1 15..13=4 11..10=1
DEBUG::      Processing line: c.subw rd_rs1_p rs2_p                     1..0=1 15..13=4 12..10=0b111 6..5=0
DEBUG::      Processing line: c.addw rd_rs1_p rs2_p                     1..0=1 15..13=4 12..10=0b111 6..5=1
DEBUG::      Processing line: c.slli rd_rs1_n0 c_nzuimm6hi c_nzuimm6lo  1..0=2 15..13=0
DEBUG::      Processing line: c.ldsp rd_n0 c_uimm9sphi c_uimm9splo      1..0=2 15..13=3
DEBUG::      Processing line: c.sdsp c_rs2 c_uimm9sp_s                  1..0=2 15..13=7
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv64_a for standard instructions
DEBUG::      Processing line: lr.d        rd rs1 24..20=0 aq rl 31..29=0 28..27=2 14..12=3 6..2=0x0B 1..0=3
DEBUG::      Processing line: sc.d        rd rs1 rs2      aq rl 31..29=0 28..27=3 14..12=3 6..2=0x0B 1..0=3
DEBUG::      Processing line: amoswap.d   rd rs1 rs2      aq rl 31..29=0 28..27=1 14..12=3 6..2=0x0B 1..0=3
DEBUG::      Processing line: amoadd.d    rd rs1 rs2      aq rl 31..29=0 28..27=0 14..12=3 6..2=0x0B 1..0=3
DEBUG::      Processing line: amoxor.d    rd rs1 rs2      aq rl 31..29=1 28..27=0 14..12=3 6..2=0x0B 1..0=3
DEBUG::      Processing line: amoand.d    rd rs1 rs2      aq rl 31..29=3 28..27=0 14..12=3 6..2=0x0B 1..0=3
DEBUG::      Processing line: amoor.d     rd rs1 rs2      aq rl 31..29=2 28..27=0 14..12=3 6..2=0x0B 1..0=3
DEBUG::      Processing line: amomin.d    rd rs1 rs2      aq rl 31..29=4 28..27=0 14..12=3 6..2=0x0B 1..0=3
DEBUG::      Processing line: amomax.d    rd rs1 rs2      aq rl 31..29=5 28..27=0 14..12=3 6..2=0x0B 1..0=3
DEBUG::      Processing line: amominu.d   rd rs1 rs2      aq rl 31..29=6 28..27=0 14..12=3 6..2=0x0B 1..0=3
DEBUG::      Processing line: amomaxu.d   rd rs1 rs2      aq rl 31..29=7 28..27=0 14..12=3 6..2=0x0B 1..0=3
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv32_zks for standard instructions
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv32_zknh for standard instructions
DEBUG::      Processing line: sha512sum0r   rd rs1 rs2    31..30=1 29..25=0b01000 14..12=0 6..0=0x33
DEBUG::      Processing line: sha512sum1r   rd rs1 rs2    31..30=1 29..25=0b01001 14..12=0 6..0=0x33
DEBUG::      Processing line: sha512sig0l   rd rs1 rs2    31..30=1 29..25=0b01010 14..12=0 6..0=0x33
DEBUG::      Processing line: sha512sig0h   rd rs1 rs2    31..30=1 29..25=0b01110 14..12=0 6..0=0x33
DEBUG::      Processing line: sha512sig1l   rd rs1 rs2    31..30=1 29..25=0b01011 14..12=0 6..0=0x33
DEBUG::      Processing line: sha512sig1h   rd rs1 rs2    31..30=1 29..25=0b01111 14..12=0 6..0=0x33
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv32_zkne for standard instructions
DEBUG::      Processing line: aes32esmi     rd rs1 rs2 bs          29..25=0b10011 14..12=0 6..0=0x33
DEBUG::      Processing line: aes32esi      rd rs1 rs2 bs          29..25=0b10001 14..12=0 6..0=0x33
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv32_zknd for standard instructions
DEBUG::      Processing line: aes32dsmi     rd rs1 rs2 bs          29..25=0b10111 14..12=0 6..0=0x33
DEBUG::      Processing line: aes32dsi      rd rs1 rs2 bs          29..25=0b10101 14..12=0 6..0=0x33
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv32_zkn for standard instructions
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv32_zk for standard instructions
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv32_zbs for standard instructions
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv32_zbkb for standard instructions
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv32_zbb for standard instructions
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv32_i for standard instructions
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv32_c_f for standard instructions
DEBUG::      Processing line: c.flw rd_p rs1_p c_uimm7lo c_uimm7hi     1..0=0 15..13=3
DEBUG::      Processing line: c.fsw rs1_p rs2_p c_uimm7lo c_uimm7hi    1..0=0 15..13=7
DEBUG::      Processing line: c.flwsp rd c_uimm8sphi c_uimm8splo       1..0=2 15..13=3
DEBUG::      Processing line: c.fswsp c_rs2 c_uimm8sp_s                1..0=2 15..13=7
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv32_c for standard instructions
DEBUG::      Processing line: c.jal c_imm12              1..0=1 15..13=1
DEBUG:: Collecting pseudo instructions now
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv_zvksh for pseudo_ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv_zvksed for pseudo_ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv_zvks for pseudo_ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv_zvknhb for pseudo_ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv_zvknha for pseudo_ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv_zvkned for pseudo_ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv_zvkn for pseudo_ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv_zvkg for pseudo_ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv_zvfbfwma for pseudo_ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv_zvfbfmin for pseudo_ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv_zvbc for pseudo_ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv_zvbb for pseudo_ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv_zpsf for pseudo_ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv_zpn for pseudo_ops
DEBUG::      Processing line: $pseudo_op rv_zicsr::csrrs   rdov     rd 19..15=0 31..20=0x009 14..12=2 6..2=0x1C 1..0=3
DEBUG::         including pseudo_ops:rdov
DEBUG::      Processing line: $pseudo_op rv_zicsr::csrrci  clrov    rd 19..15=1 31..20=0x009 14..12=7 6..2=0x1C 1..0=3
DEBUG::         including pseudo_ops:clrov
DEBUG::      Processing line: $pseudo_op rv_zvknha::vsha2ms.vv rstsa16       31..25=0b1011011    rs2                       rs1    14..12=0b010    rd      6..0=0b1110111
DEBUG::         including pseudo_ops:rstsa16
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv_zimop for pseudo_ops
DEBUG::      Processing line: $pseudo_op rv_zimop::mop.r.N mop.r.0  rd rs1 30=0 27=0 26=0 21=0 20=0 31=1 29..28=0 25..22=7 14..12=4 6..2=0x1C 1..0=3
DEBUG::         including pseudo_ops:mop_r_0
DEBUG::      Processing line: $pseudo_op rv_zimop::mop.r.N mop.r.1  rd rs1 30=0 27=0 26=0 21=0 20=1 31=1 29..28=0 25..22=7 14..12=4 6..2=0x1C 1..0=3
DEBUG::         including pseudo_ops:mop_r_1
DEBUG::      Processing line: $pseudo_op rv_zimop::mop.r.N mop.r.2  rd rs1 30=0 27=0 26=0 21=1 20=0 31=1 29..28=0 25..22=7 14..12=4 6..2=0x1C 1..0=3
DEBUG::         including pseudo_ops:mop_r_2
DEBUG::      Processing line: $pseudo_op rv_zimop::mop.r.N mop.r.3  rd rs1 30=0 27=0 26=0 21=1 20=1 31=1 29..28=0 25..22=7 14..12=4 6..2=0x1C 1..0=3
DEBUG::         including pseudo_ops:mop_r_3
DEBUG::      Processing line: $pseudo_op rv_zimop::mop.r.N mop.r.4  rd rs1 30=0 27=0 26=1 21=0 20=0 31=1 29..28=0 25..22=7 14..12=4 6..2=0x1C 1..0=3
DEBUG::         including pseudo_ops:mop_r_4
DEBUG::      Processing line: $pseudo_op rv_zimop::mop.r.N mop.r.5  rd rs1 30=0 27=0 26=1 21=0 20=1 31=1 29..28=0 25..22=7 14..12=4 6..2=0x1C 1..0=3
DEBUG::         including pseudo_ops:mop_r_5
DEBUG::      Processing line: $pseudo_op rv_zimop::mop.r.N mop.r.6  rd rs1 30=0 27=0 26=1 21=1 20=0 31=1 29..28=0 25..22=7 14..12=4 6..2=0x1C 1..0=3
DEBUG::         including pseudo_ops:mop_r_6
DEBUG::      Processing line: $pseudo_op rv_zimop::mop.r.N mop.r.7  rd rs1 30=0 27=0 26=1 21=1 20=1 31=1 29..28=0 25..22=7 14..12=4 6..2=0x1C 1..0=3
DEBUG::         including pseudo_ops:mop_r_7
DEBUG::      Processing line: $pseudo_op rv_zimop::mop.r.N mop.r.8  rd rs1 30=0 27=1 26=0 21=0 20=0 31=1 29..28=0 25..22=7 14..12=4 6..2=0x1C 1..0=3
DEBUG::         including pseudo_ops:mop_r_8
DEBUG::      Processing line: $pseudo_op rv_zimop::mop.r.N mop.r.9  rd rs1 30=0 27=1 26=0 21=0 20=1 31=1 29..28=0 25..22=7 14..12=4 6..2=0x1C 1..0=3
DEBUG::         including pseudo_ops:mop_r_9
DEBUG::      Processing line: $pseudo_op rv_zimop::mop.r.N mop.r.10 rd rs1 30=0 27=1 26=0 21=1 20=0 31=1 29..28=0 25..22=7 14..12=4 6..2=0x1C 1..0=3
DEBUG::         including pseudo_ops:mop_r_10
DEBUG::      Processing line: $pseudo_op rv_zimop::mop.r.N mop.r.11 rd rs1 30=0 27=1 26=0 21=1 20=1 31=1 29..28=0 25..22=7 14..12=4 6..2=0x1C 1..0=3
DEBUG::         including pseudo_ops:mop_r_11
DEBUG::      Processing line: $pseudo_op rv_zimop::mop.r.N mop.r.12 rd rs1 30=0 27=1 26=1 21=0 20=0 31=1 29..28=0 25..22=7 14..12=4 6..2=0x1C 1..0=3
DEBUG::         including pseudo_ops:mop_r_12
DEBUG::      Processing line: $pseudo_op rv_zimop::mop.r.N mop.r.13 rd rs1 30=0 27=1 26=1 21=0 20=1 31=1 29..28=0 25..22=7 14..12=4 6..2=0x1C 1..0=3
DEBUG::         including pseudo_ops:mop_r_13
DEBUG::      Processing line: $pseudo_op rv_zimop::mop.r.N mop.r.14 rd rs1 30=0 27=1 26=1 21=1 20=0 31=1 29..28=0 25..22=7 14..12=4 6..2=0x1C 1..0=3
DEBUG::         including pseudo_ops:mop_r_14
DEBUG::      Processing line: $pseudo_op rv_zimop::mop.r.N mop.r.15 rd rs1 30=0 27=1 26=1 21=1 20=1 31=1 29..28=0 25..22=7 14..12=4 6..2=0x1C 1..0=3
DEBUG::         including pseudo_ops:mop_r_15
DEBUG::      Processing line: $pseudo_op rv_zimop::mop.r.N mop.r.16 rd rs1 30=1 27=0 26=0 21=0 20=0 31=1 29..28=0 25..22=7 14..12=4 6..2=0x1C 1..0=3
DEBUG::         including pseudo_ops:mop_r_16
DEBUG::      Processing line: $pseudo_op rv_zimop::mop.r.N mop.r.17 rd rs1 30=1 27=0 26=0 21=0 20=1 31=1 29..28=0 25..22=7 14..12=4 6..2=0x1C 1..0=3
DEBUG::         including pseudo_ops:mop_r_17
DEBUG::      Processing line: $pseudo_op rv_zimop::mop.r.N mop.r.18 rd rs1 30=1 27=0 26=0 21=1 20=0 31=1 29..28=0 25..22=7 14..12=4 6..2=0x1C 1..0=3
DEBUG::         including pseudo_ops:mop_r_18
DEBUG::      Processing line: $pseudo_op rv_zimop::mop.r.N mop.r.19 rd rs1 30=1 27=0 26=0 21=1 20=1 31=1 29..28=0 25..22=7 14..12=4 6..2=0x1C 1..0=3
DEBUG::         including pseudo_ops:mop_r_19
DEBUG::      Processing line: $pseudo_op rv_zimop::mop.r.N mop.r.20 rd rs1 30=1 27=0 26=1 21=0 20=0 31=1 29..28=0 25..22=7 14..12=4 6..2=0x1C 1..0=3
DEBUG::         including pseudo_ops:mop_r_20
DEBUG::      Processing line: $pseudo_op rv_zimop::mop.r.N mop.r.21 rd rs1 30=1 27=0 26=1 21=0 20=1 31=1 29..28=0 25..22=7 14..12=4 6..2=0x1C 1..0=3
DEBUG::         including pseudo_ops:mop_r_21
DEBUG::      Processing line: $pseudo_op rv_zimop::mop.r.N mop.r.22 rd rs1 30=1 27=0 26=1 21=1 20=0 31=1 29..28=0 25..22=7 14..12=4 6..2=0x1C 1..0=3
DEBUG::         including pseudo_ops:mop_r_22
DEBUG::      Processing line: $pseudo_op rv_zimop::mop.r.N mop.r.23 rd rs1 30=1 27=0 26=1 21=1 20=1 31=1 29..28=0 25..22=7 14..12=4 6..2=0x1C 1..0=3
DEBUG::         including pseudo_ops:mop_r_23
DEBUG::      Processing line: $pseudo_op rv_zimop::mop.r.N mop.r.24 rd rs1 30=1 27=1 26=0 21=0 20=0 31=1 29..28=0 25..22=7 14..12=4 6..2=0x1C 1..0=3
DEBUG::         including pseudo_ops:mop_r_24
DEBUG::      Processing line: $pseudo_op rv_zimop::mop.r.N mop.r.25 rd rs1 30=1 27=1 26=0 21=0 20=1 31=1 29..28=0 25..22=7 14..12=4 6..2=0x1C 1..0=3
DEBUG::         including pseudo_ops:mop_r_25
DEBUG::      Processing line: $pseudo_op rv_zimop::mop.r.N mop.r.26 rd rs1 30=1 27=1 26=0 21=1 20=0 31=1 29..28=0 25..22=7 14..12=4 6..2=0x1C 1..0=3
DEBUG::         including pseudo_ops:mop_r_26
DEBUG::      Processing line: $pseudo_op rv_zimop::mop.r.N mop.r.27 rd rs1 30=1 27=1 26=0 21=1 20=1 31=1 29..28=0 25..22=7 14..12=4 6..2=0x1C 1..0=3
DEBUG::         including pseudo_ops:mop_r_27
DEBUG::      Processing line: $pseudo_op rv_zimop::mop.r.N mop.r.28 rd rs1 30=1 27=1 26=1 21=0 20=0 31=1 29..28=0 25..22=7 14..12=4 6..2=0x1C 1..0=3
DEBUG::         including pseudo_ops:mop_r_28
DEBUG::      Processing line: $pseudo_op rv_zimop::mop.r.N mop.r.29 rd rs1 30=1 27=1 26=1 21=0 20=1 31=1 29..28=0 25..22=7 14..12=4 6..2=0x1C 1..0=3
DEBUG::         including pseudo_ops:mop_r_29
DEBUG::      Processing line: $pseudo_op rv_zimop::mop.r.N mop.r.30 rd rs1 30=1 27=1 26=1 21=1 20=0 31=1 29..28=0 25..22=7 14..12=4 6..2=0x1C 1..0=3
DEBUG::         including pseudo_ops:mop_r_30
DEBUG::      Processing line: $pseudo_op rv_zimop::mop.r.N mop.r.31 rd rs1 30=1 27=1 26=1 21=1 20=1 31=1 29..28=0 25..22=7 14..12=4 6..2=0x1C 1..0=3
DEBUG::         including pseudo_ops:mop_r_31
DEBUG::      Processing line: $pseudo_op rv_zimop::mop.rr.N mop.rr.0 rd rs1 rs2 30=0 27=0 26=0 31=1 29..28=0 25=1 14..12=4 6..2=0x1C 1..0=3
DEBUG::         including pseudo_ops:mop_rr_0
DEBUG::      Processing line: $pseudo_op rv_zimop::mop.rr.N mop.rr.1 rd rs1 rs2 30=0 27=0 26=1 31=1 29..28=0 25=1 14..12=4 6..2=0x1C 1..0=3
DEBUG::         including pseudo_ops:mop_rr_1
DEBUG::      Processing line: $pseudo_op rv_zimop::mop.rr.N mop.rr.2 rd rs1 rs2 30=0 27=1 26=0 31=1 29..28=0 25=1 14..12=4 6..2=0x1C 1..0=3
DEBUG::         including pseudo_ops:mop_rr_2
DEBUG::      Processing line: $pseudo_op rv_zimop::mop.rr.N mop.rr.3 rd rs1 rs2 30=0 27=1 26=1 31=1 29..28=0 25=1 14..12=4 6..2=0x1C 1..0=3
DEBUG::         including pseudo_ops:mop_rr_3
DEBUG::      Processing line: $pseudo_op rv_zimop::mop.rr.N mop.rr.4 rd rs1 rs2 30=1 27=0 26=0 31=1 29..28=0 25=1 14..12=4 6..2=0x1C 1..0=3
DEBUG::         including pseudo_ops:mop_rr_4
DEBUG::      Processing line: $pseudo_op rv_zimop::mop.rr.N mop.rr.5 rd rs1 rs2 30=1 27=0 26=1 31=1 29..28=0 25=1 14..12=4 6..2=0x1C 1..0=3
DEBUG::         including pseudo_ops:mop_rr_5
DEBUG::      Processing line: $pseudo_op rv_zimop::mop.rr.N mop.rr.6 rd rs1 rs2 30=1 27=1 26=0 31=1 29..28=0 25=1 14..12=4 6..2=0x1C 1..0=3
DEBUG::         including pseudo_ops:mop_rr_6
DEBUG::      Processing line: $pseudo_op rv_zimop::mop.rr.N mop.rr.7 rd rs1 rs2 30=1 27=1 26=1 31=1 29..28=0 25=1 14..12=4 6..2=0x1C 1..0=3
DEBUG::         including pseudo_ops:mop_rr_7
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv_zihintntl for pseudo_ops
DEBUG::      Processing line: $pseudo_op rv_i::add ntl.p1   31..25=0 24..20=2 19..15=0 14..12=0 11..7=0 6..2=0x0C 1..0=3
DEBUG::         including pseudo_ops:ntl_p1
DEBUG::      Processing line: $pseudo_op rv_i::add ntl.pall 31..25=0 24..20=3 19..15=0 14..12=0 11..7=0 6..2=0x0C 1..0=3
DEBUG::         including pseudo_ops:ntl_pall
DEBUG::      Processing line: $pseudo_op rv_i::add ntl.s1   31..25=0 24..20=4 19..15=0 14..12=0 11..7=0 6..2=0x0C 1..0=3
DEBUG::         including pseudo_ops:ntl_s1
DEBUG::      Processing line: $pseudo_op rv_i::add ntl.all  31..25=0 24..20=5 19..15=0 14..12=0 11..7=0 6..2=0x0C 1..0=3
DEBUG::         including pseudo_ops:ntl_all
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv_zicond for pseudo_ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv_zicfiss for pseudo_ops
DEBUG::      Processing line: $pseudo_op rv_zimop::mop.r.N  sspopchk.x1 30=1 27=1 26=1 21=0 20=0 31=1 29..28=0 25..22=7 19..15=1 14..12=4 11..7=0 6..2=0x1C 1..0=3
DEBUG::         including pseudo_ops:sspopchk_x1
DEBUG::      Processing line: $pseudo_op rv_zimop::mop.r.N  sspopchk.x5 30=1 27=1 26=1 21=0 20=0 31=1 29..28=0 25..22=7 19..15=5 14..12=4 11..7=0 6..2=0x1C 1..0=3
DEBUG::         including pseudo_ops:sspopchk_x5
DEBUG::      Processing line: $pseudo_op rv_zimop::mop.r.N  ssrdp rd_n0 30=1 27=1 26=1 21=0 20=0 31=1 29..28=0 25..22=7 19..15=0 14..12=4         6..2=0x1C 1..0=3
DEBUG::         including pseudo_ops:ssrdp
DEBUG::      Processing line: $pseudo_op rv_zimop::mop.rr.N sspush.x1   30=1 27=1 26=1 31=1 29..28=0 25=1 24..20=1      19..15=0 14..12=4 11..7=0 6..2=0x1C 1..0=3
DEBUG::         including pseudo_ops:sspush_x1
DEBUG::      Processing line: $pseudo_op rv_zimop::mop.rr.N sspush.x5   30=1 27=1 26=1 31=1 29..28=0 25=1 24..20=5      19..15=0 14..12=4 11..7=0 6..2=0x1C 1..0=3
DEBUG::         including pseudo_ops:sspush_x5
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv_zfh_zfa for pseudo_ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv_zfbfmin for pseudo_ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv_zcmop for pseudo_ops
DEBUG::      Processing line: $pseudo_op rv_zcmop::c.mop.N c.mop.1 1..0=1 6..2=0 11..7=1  12=0 15..13=3
DEBUG::         including pseudo_ops:c_mop_1
DEBUG::      Processing line: $pseudo_op rv_zcmop::c.mop.N c.mop.3 1..0=1 6..2=0 11..7=3  12=0 15..13=3
DEBUG::         including pseudo_ops:c_mop_3
DEBUG::      Processing line: $pseudo_op rv_zcmop::c.mop.N c.mop.5 1..0=1 6..2=0 11..7=5  12=0 15..13=3
DEBUG::         including pseudo_ops:c_mop_5
DEBUG::      Processing line: $pseudo_op rv_zcmop::c.mop.N c.mop.7 1..0=1 6..2=0 11..7=7  12=0 15..13=3
DEBUG::         including pseudo_ops:c_mop_7
DEBUG::      Processing line: $pseudo_op rv_zcmop::c.mop.N c.mop.9 1..0=1 6..2=0 11..7=9  12=0 15..13=3
DEBUG::         including pseudo_ops:c_mop_9
DEBUG::      Processing line: $pseudo_op rv_zcmop::c.mop.N c.mop.11 1..0=1 6..2=0 11..7=11 12=0 15..13=3
DEBUG::         including pseudo_ops:c_mop_11
DEBUG::      Processing line: $pseudo_op rv_zcmop::c.mop.N c.mop.13 1..0=1 6..2=0 11..7=13 12=0 15..13=3
DEBUG::         including pseudo_ops:c_mop_13
DEBUG::      Processing line: $pseudo_op rv_zcmop::c.mop.N c.mop.15 1..0=1 6..2=0 11..7=15 12=0 15..13=3
DEBUG::         including pseudo_ops:c_mop_15
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv_zbt for pseudo_ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv_zbr for pseudo_ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv_zbpbo for pseudo_ops
DEBUG::      Processing line: $pseudo_op rv64_zbp::grevi rev8.h rd rs1 31..20=0x688 14..12=5 6..0=0x13
DEBUG::         including pseudo_ops:rev8_h
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv_zbp for pseudo_ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv_zbf for pseudo_ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv_zbe for pseudo_ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv_zalasr for pseudo_ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv_zabha for pseudo_ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv_uve_stream for pseudo_ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv_uve_pred for pseudo_ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv_uve_mem for pseudo_ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv_uve_branch for pseudo_ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv_uve_arith for pseudo_ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv_smrnmi for pseudo_ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv_q_zfa for pseudo_ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv_f_zfa for pseudo_ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv_d_zfa for pseudo_ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv_c_zihintntl for pseudo_ops
DEBUG::      Processing line: $pseudo_op rv_c::c.add c.ntl.p1   1..0=2 6..2=2 11..7=0 15..13=4 12=1
DEBUG::         including pseudo_ops:c_ntl_p1
DEBUG::      Processing line: $pseudo_op rv_c::c.add c.ntl.pall 1..0=2 6..2=3 11..7=0 15..13=4 12=1
DEBUG::         including pseudo_ops:c_ntl_pall
DEBUG::      Processing line: $pseudo_op rv_c::c.add c.ntl.s1   1..0=2 6..2=4 11..7=0 15..13=4 12=1
DEBUG::         including pseudo_ops:c_ntl_s1
DEBUG::      Processing line: $pseudo_op rv_c::c.add c.ntl.all  1..0=2 6..2=5 11..7=0 15..13=4 12=1
DEBUG::         including pseudo_ops:c_ntl_all
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv_c_zicfiss for pseudo_ops
DEBUG::      Processing line: $pseudo_op rv_zcmop::c.mop.N c.sspush.x1   1..0=1 6..2=0 11..7=1  12=0 15..13=3
DEBUG::         including pseudo_ops:c_sspush_x1
DEBUG::      Processing line: $pseudo_op rv_zcmop::c.mop.N c.sspopchk.x5 1..0=1 6..2=0 11..7=5  12=0 15..13=3
DEBUG::         including pseudo_ops:c_sspopchk_x5
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv_b for pseudo_ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv64_zpn for pseudo_ops
DEBUG::      Processing line: $pseudo_op rv_zvkg::vghsh.vv rstsa32     31..25=0b1011001    rs2             rs1 14..12=0b010    rd  6..0=0b1110111
DEBUG::         including pseudo_ops:rstsa32
DEBUG::      Processing line: $pseudo_op rv_zvksh::vsm3me.vv srli32.u    31..25=0b1000001    imm5            rs1 14..12=0b010    rd  6..0=0b1110111
DEBUG::         including pseudo_ops:srli32_u
DEBUG::      Processing line: $pseudo_op rv_zvkned::vaesdf.vv umax32      31..25=0b1010001    rs2             rs1 14..12=0b010    rd  6..0=0b1110111
DEBUG::         including pseudo_ops:umax32
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv64_zbt for pseudo_ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv64_zbr for pseudo_ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv64_zbpbo for pseudo_ops
DEBUG::      Processing line: $pseudo_op rv64_zbp::grevi rev rd rs1 31..20=0x6BF 14..12=5 6..0=0x13
DEBUG::         including pseudo_ops:rev
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv64_zbp for pseudo_ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv64_zbm for pseudo_ops
DEBUG::      Processing line: $pseudo_op rv64_zbp::unshfli  unzip16 rd rs1 31..25=4 24..20=16 14..12=5 6..2=4 1..0=3
DEBUG::         including pseudo_ops:unzip16
DEBUG::      Processing line: $pseudo_op rv64_zbp::unshfli  unzip8 rd rs1 31..25=4 24..20=24 14..12=5 6..2=4 1..0=3
DEBUG::         including pseudo_ops:unzip8
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv64_zbf for pseudo_ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv64_zbe for pseudo_ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv64_q_zfa for pseudo_ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv64_b for pseudo_ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv32_zpsf for pseudo_ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv32_zpn for pseudo_ops
DEBUG::      Processing line: $pseudo_op rv64_zpn::srai.u  srai.u    31..25=0b1101010                    imm5    rs1    14..12=0b001    rd    6..0=0b1110111
DEBUG::      Processing line: $pseudo_op rv64_zpn::insb    insb      31..25=0b1010110    24..22=0b000    imm2    rs1    14..12=0b000    rd    6..0=0b1110111
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv32_zbt for pseudo_ops
DEBUG::      Processing line: $pseudo_op rv64_zbt::fsri fsri rd rs1 rs3   26=1 25=0 shamtw 14..12=5 6..2=0x04 1..0=3
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv32_zbpbo for pseudo_ops
DEBUG::      Processing line: $pseudo_op rv64_zbt::fsri fsri rd rs1 rs3   26=1 25=0 shamtw 14..12=5 6..2=0x04 1..0=3
DEBUG::      Processing line: $pseudo_op rv64_zbp::grevi rev     rd rs1 31..20=0x69F 14..12=5 6..0=0x13
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv32_zbp for pseudo_ops
DEBUG::      Processing line: $pseudo_op rv64_zbp::grevi grevi rd rs1 31..25=0x34 shamtw 14..12=5 6..2=0x04 1..0=3
DEBUG::      Processing line: $pseudo_op rv64_zbp::gorci gorci rd rs1 31..25=0x14 shamtw 14..12=5 6..2=0x04 1..0=3
DEBUG::      Processing line: $pseudo_op rv64_zbp::shfli shfli rd rs1 31..25=4 24=0 shamtw4 14..12=1 6..2=0x04 1..0=3
DEBUG::      Processing line: $pseudo_op rv64_zbp::unshfli unshfli rd rs1 31..25=4 24=0 shamtw4 14..12=5 6..2=0x04 1..0=3
DEBUG::      Processing line: $pseudo_op rv64_zbb::rori   rori rd rs1   31..25=0x30 shamtw 14..12=5 6..2=0x04 1..0=3
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv32_d_zfa for pseudo_ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv128_i for pseudo_ops
DEBUG::      Processing line: $pseudo_op rv64_i::slli slli    rd rs1 31..27=0  shamtq 14..12=1 6..2=0x04 1..0=3
DEBUG::      Processing line: $pseudo_op rv64_i::srli srli    rd rs1 31..27=0  shamtq 14..12=5 6..2=0x04 1..0=3
DEBUG::      Processing line: $pseudo_op rv64_i::srai srai    rd rs1 31..27=8  shamtq 14..12=5 6..2=0x04 1..0=3
DEBUG::      Processing line: $pseudo_op rv64_i::slli slli_rv128 rd rs1 31..27=0  shamtq 14..12=1 6..2=0x04 1..0=3
DEBUG::         including pseudo_ops:slli_rv128
DEBUG::      Processing line: $pseudo_op rv64_i::srli srli_rv128 rd rs1 31..27=0  shamtq 14..12=5 6..2=0x04 1..0=3
DEBUG::         including pseudo_ops:srli_rv128
DEBUG::      Processing line: $pseudo_op rv64_i::srai srai_rv128 rd rs1 31..27=8  shamtq 14..12=5 6..2=0x04 1..0=3
DEBUG::         including pseudo_ops:srai_rv128
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv128_c for pseudo_ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_zksh for pseudo_ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_zksed for pseudo_ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_zks for pseudo_ops
DEBUG::      Processing line: $pseudo_op rv64_zbp::grevi brev8 rd rs1 31..20=0x687 14..12=5 6..2=0x4 1..0=0x3
DEBUG::         including pseudo_ops:brev8
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_zknh for pseudo_ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_zkn for pseudo_ops
DEBUG::      Processing line: $pseudo_op rv64_zbp::grevi brev8 rd rs1 31..20=0x687 14..12=5 6..2=0x4 1..0=0x3
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_zk for pseudo_ops
DEBUG::      Processing line: $pseudo_op rv64_zbp::grevi brev8 rd rs1 31..20=0x687 14..12=5 6..2=0x4 1..0=0x3
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_zifencei for pseudo_ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_zicsr for pseudo_ops
DEBUG::      Processing line: $pseudo_op rv_zicsr::csrrs  frflags    rd 19..15=0 31..20=0x001 14..12=2 6..2=0x1C 1..0=3
DEBUG::         including pseudo_ops:frflags
DEBUG::      Processing line: $pseudo_op rv_zicsr::csrrw  fsflags    rd rs1      31..20=0x001 14..12=1 6..2=0x1C 1..0=3
DEBUG::         including pseudo_ops:fsflags
DEBUG::      Processing line: $pseudo_op rv_zicsr::csrrwi fsflagsi   rd zimm     31..20=0x001 14..12=5 6..2=0x1C 1..0=3
DEBUG::         including pseudo_ops:fsflagsi
DEBUG::      Processing line: $pseudo_op rv_zicsr::csrrs  frrm       rd 19..15=0 31..20=0x002 14..12=2 6..2=0x1C 1..0=3
DEBUG::         including pseudo_ops:frrm
DEBUG::      Processing line: $pseudo_op rv_zicsr::csrrw  fsrm       rd rs1      31..20=0x002 14..12=1 6..2=0x1C 1..0=3
DEBUG::         including pseudo_ops:fsrm
DEBUG::      Processing line: $pseudo_op rv_zicsr::csrrwi fsrmi      rd zimm     31..20=0x002 14..12=5 6..2=0x1C 1..0=3
DEBUG::         including pseudo_ops:fsrmi
DEBUG::      Processing line: $pseudo_op rv_zicsr::csrrw  fscsr      rd rs1      31..20=0x003 14..12=1 6..2=0x1C 1..0=3
DEBUG::         including pseudo_ops:fscsr
DEBUG::      Processing line: $pseudo_op rv_zicsr::csrrs  frcsr      rd 19..15=0 31..20=0x003 14..12=2 6..2=0x1C 1..0=3
DEBUG::         including pseudo_ops:frcsr
DEBUG::      Processing line: $pseudo_op rv_zicsr::csrrs  rdcycle    rd 19..15=0 31..20=0xC00 14..12=2 6..2=0x1C 1..0=3
DEBUG::         including pseudo_ops:rdcycle
DEBUG::      Processing line: $pseudo_op rv_zicsr::csrrs  rdtime     rd 19..15=0 31..20=0xC01 14..12=2 6..2=0x1C 1..0=3
DEBUG::         including pseudo_ops:rdtime
DEBUG::      Processing line: $pseudo_op rv_zicsr::csrrs  rdinstret  rd 19..15=0 31..20=0xC02 14..12=2 6..2=0x1C 1..0=3
DEBUG::         including pseudo_ops:rdinstret
DEBUG::      Processing line: $pseudo_op rv_zicsr::csrrs  rdcycleh   rd 19..15=0 31..20=0xC80 14..12=2 6..2=0x1C 1..0=3
DEBUG::         including pseudo_ops:rdcycleh
DEBUG::      Processing line: $pseudo_op rv_zicsr::csrrs  rdtimeh    rd 19..15=0 31..20=0xC81 14..12=2 6..2=0x1C 1..0=3
DEBUG::         including pseudo_ops:rdtimeh
DEBUG::      Processing line: $pseudo_op rv_zicsr::csrrs  rdinstreth rd 19..15=0 31..20=0xC82 14..12=2 6..2=0x1C 1..0=3
DEBUG::         including pseudo_ops:rdinstreth
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_zicbo for pseudo_ops
DEBUG::      Processing line: $pseudo_op rv_i::ori prefetch.i rs1 imm12hi 24..20=0 14..12=6 11..7=0 6..2=0x04 1..0=3
DEBUG::         including pseudo_ops:prefetch_i
DEBUG::      Processing line: $pseudo_op rv_i::ori prefetch.r rs1 imm12hi 24..20=1 14..12=6 11..7=0 6..2=0x04 1..0=3
DEBUG::         including pseudo_ops:prefetch_r
DEBUG::      Processing line: $pseudo_op rv_i::ori prefetch.w rs1 imm12hi 24..20=3 14..12=6 11..7=0 6..2=0x04 1..0=3
DEBUG::         including pseudo_ops:prefetch_w
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_zfh for pseudo_ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_zcmt for pseudo_ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_zcmp for pseudo_ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_zcb for pseudo_ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_zbs for pseudo_ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_zbkx for pseudo_ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_zbkc for pseudo_ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_zbkb for pseudo_ops
DEBUG::      Processing line: $pseudo_op rv64_zbp::grevi brev8 rd rs1 31..20=0x687 14..12=5 6..2=0x4 1..0=0x3
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_zbc for pseudo_ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_zbb for pseudo_ops
DEBUG::      Processing line: $pseudo_op rv64_zbp::gorci orc.b rd rs1 31..20=0x287 14..12=0x5 6..0=0x13
DEBUG::         including pseudo_ops:orc_b
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_zba for pseudo_ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_zawrs for pseudo_ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_zacas for pseudo_ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_v_aliases for pseudo_ops
DEBUG::      Processing line: $pseudo_op rv_v::vl1re8.v vl1r.v 31..29=0 28=0 27..26=0 25=1 24..20=0x08 rs1 14..12=0x0 vd  6..0=0x07
DEBUG::         including pseudo_ops:vl1r_v
DEBUG::      Processing line: $pseudo_op rv_v::vl2re8.v vl2r.v 31..29=1 28=0 27..26=0 25=1 24..20=0x08 rs1 14..12=0x0 vd  6..0=0x07
DEBUG::         including pseudo_ops:vl2r_v
DEBUG::      Processing line: $pseudo_op rv_v::vl4re8.v vl4r.v 31..29=3 28=0 27..26=0 25=1 24..20=0x08 rs1 14..12=0x0 vd  6..0=0x07
DEBUG::         including pseudo_ops:vl4r_v
DEBUG::      Processing line: $pseudo_op rv_v::vl8re8.v vl8r.v 31..29=7 28=0 27..26=0 25=1 24..20=0x08 rs1 14..12=0x0 vd  6..0=0x07
DEBUG::         including pseudo_ops:vl8r_v
DEBUG::      Processing line: $pseudo_op rv_v::vlm.v vle1.v  31..28=0 27..26=0 25=1 24..20=0xb rs1 14..12=0x0  vd 6..0=0x07
DEBUG::         including pseudo_ops:vle1_v
DEBUG::      Processing line: $pseudo_op rv_v::vsm.v vse1.v  31..28=0 27..26=0 25=1 24..20=0xb rs1 14..12=0x0 vs3 6..0=0x27
DEBUG::         including pseudo_ops:vse1_v
DEBUG::      Processing line: $pseudo_op rv_v::vfredusum.vs  vfredsum.vs 31..26=0x01 vm vs2 vs1 14..12=0x1 vd 6..0=0x57
DEBUG::         including pseudo_ops:vfredsum_vs
DEBUG::      Processing line: $pseudo_op rv_v::vfwredusum.vs vfwredsum.vs 31..26=0x31 vm vs2 vs1 14..12=0x1 vd 6..0=0x57
DEBUG::         including pseudo_ops:vfwredsum_vs
DEBUG::      Processing line: $pseudo_op rv_v::vcpop.m vpopc.m  31..26=0x10 vm vs2 19..15=0x10 14..12=0x2 rd 6..0=0x57
DEBUG::         including pseudo_ops:vpopc_m
DEBUG::      Processing line: $pseudo_op rv_v::vmorn.mm  vmornot.mm 31..26=0x1c vm vs2 vs1 14..12=0x2 vd 6..0=0x57
DEBUG::         including pseudo_ops:vmornot_mm
DEBUG::      Processing line: $pseudo_op rv_v::vmandn.mm vmandnot.mm  31..26=0x18 vm vs2 vs1 14..12=0x2 vd 6..0=0x57
DEBUG::         including pseudo_ops:vmandnot_mm
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_v for pseudo_ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_system for pseudo_ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_svinval for pseudo_ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_sdext for pseudo_ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_s for pseudo_ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_q_zfh for pseudo_ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_q for pseudo_ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_m for pseudo_ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_i for pseudo_ops
DEBUG::      Processing line: $pseudo_op rv_i::fence fence.tso 31..28=8 27..24=3 23..20=3 rs1 14..12=0 rd 6..2=0x03 1..0=3
DEBUG::         including pseudo_ops:fence_tso
DEBUG::      Processing line: $pseudo_op rv_i::fence pause     31..28=0 27..24=1 23..20=0 19..15=0      14..12=0 11..7=0      6..2=0x03 1..0=3
DEBUG::         including pseudo_ops:pause
DEBUG::      Processing line: $pseudo_op rv_i::ecall scall     11..7=0 19..15=0 31..20=0x000 14..12=0 6..2=0x1C 1..0=3
DEBUG::         including pseudo_ops:scall
DEBUG::      Processing line: $pseudo_op rv_i::ebreak sbreak    11..7=0 19..15=0 31..20=0x001 14..12=0 6..2=0x1C 1..0=3
DEBUG::         including pseudo_ops:sbreak
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_h for pseudo_ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_f for pseudo_ops
DEBUG::      Processing line: $pseudo_op rv_f::fmv.x.w fmv.x.s   rd rs1 24..20=0 31..27=0x1C 14..12=0 26..25=0 6..2=0x14 1..0=3
DEBUG::         including pseudo_ops:fmv_x_s
DEBUG::      Processing line: $pseudo_op rv_f::fmv.w.x fmv.s.x   rd rs1 24..20=0 31..27=0x1E 14..12=0 26..25=0 6..2=0x14 1..0=3
DEBUG::         including pseudo_ops:fmv_s_x
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_d_zfh for pseudo_ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_d for pseudo_ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_c_d for pseudo_ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_c for pseudo_ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_a for pseudo_ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv64_zks for pseudo_ops
DEBUG::      Processing line: $pseudo_op rv64_zbp::grevi rev8 rd rs1      31..20=0x6B8 14..12=5 6..0=0x13
DEBUG::         including pseudo_ops:rev8
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv64_zknh for pseudo_ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv64_zkne for pseudo_ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv64_zknd for pseudo_ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv64_zkn for pseudo_ops
DEBUG::      Processing line: $pseudo_op rv64_zbp::grevi rev8 rd rs1      31..20=0x6B8 14..12=5 6..0=0x13
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv64_zk for pseudo_ops
DEBUG::      Processing line: $pseudo_op rv64_zbp::grevi rev8 rd rs1      31..20=0x6B8 14..12=5 6..0=0x13
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv64_zfh for pseudo_ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv64_zcb for pseudo_ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv64_zbs for pseudo_ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv64_zbkb for pseudo_ops
DEBUG::      Processing line: $pseudo_op rv64_zbp::grevi rev8 rd rs1      31..20=0x6B8 14..12=5 6..0=0x13
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv64_zbb for pseudo_ops
DEBUG::      Processing line: $pseudo_op rv64_zbe::packw zext.h rd rs1    31..25=0x04 24..20=0 14..12=0x4 6..2=0xE 1..0=0x3
DEBUG::         including pseudo_ops:zext_h
DEBUG::      Processing line: $pseudo_op rv64_zbp::grevi rev8 rd rs1      31..20=0x6B8 14..12=5 6..0=0x13
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv64_zba for pseudo_ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv64_zacas for pseudo_ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv64_q for pseudo_ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv64_m for pseudo_ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv64_i for pseudo_ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv64_h for pseudo_ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv64_f for pseudo_ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv64_d for pseudo_ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv64_c for pseudo_ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv64_a for pseudo_ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv32_zks for pseudo_ops
DEBUG::      Processing line: $pseudo_op rv64_zbp::shfli    zip rd rs1 31..25=4 24..20=15 14..12=1 6..2=4 1..0=3
DEBUG::         including pseudo_ops:zip
DEBUG::      Processing line: $pseudo_op rv64_zbp::unshfli  unzip rd rs1 31..25=4 24..20=15 14..12=5 6..2=4 1..0=3
DEBUG::         including pseudo_ops:unzip
DEBUG::      Processing line: $pseudo_op rv64_zbb::rori     rori rd rs1   31..25=0x30 shamtw 14..12=5 6..2=0x04 1..0=3
DEBUG::      Processing line: $pseudo_op rv64_zbp::grevi    rev8 rd rs1   31..20=0x698 14..12=5 6..0=0x13
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv32_zknh for pseudo_ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv32_zkne for pseudo_ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv32_zknd for pseudo_ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv32_zkn for pseudo_ops
DEBUG::      Processing line: $pseudo_op rv64_zbp::shfli    zip rd rs1 31..25=4 24..20=15 14..12=1 6..2=4 1..0=3
DEBUG::      Processing line: $pseudo_op rv64_zbp::unshfli  unzip rd rs1 31..25=4 24..20=15 14..12=5 6..2=4 1..0=3
DEBUG::      Processing line: $pseudo_op rv64_zbb::rori     rori rd rs1   31..25=0x30 shamtw 14..12=5 6..2=0x04 1..0=3
DEBUG::      Processing line: $pseudo_op rv64_zbp::grevi    rev8 rd rs1   31..20=0x698 14..12=5 6..0=0x13
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv32_zk for pseudo_ops
DEBUG::      Processing line: $pseudo_op rv64_zbp::shfli    zip rd rs1 31..25=4 24..20=15 14..12=1 6..2=4 1..0=3
DEBUG::      Processing line: $pseudo_op rv64_zbp::unshfli  unzip rd rs1 31..25=4 24..20=15 14..12=5 6..2=4 1..0=3
DEBUG::      Processing line: $pseudo_op rv64_zbb::rori     rori rd rs1   31..25=0x30 shamtw 14..12=5 6..2=0x04 1..0=3
DEBUG::      Processing line: $pseudo_op rv64_zbp::grevi    rev8 rd rs1   31..20=0x698 14..12=5 6..0=0x13
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv32_zbs for pseudo_ops
DEBUG::      Processing line: $pseudo_op rv64_zbs::bclri bclri rd rs1 31..25=0x24 shamtw 14..12=1 6..2=0x04 1..0=3
DEBUG::      Processing line: $pseudo_op rv64_zbs::bexti bexti rd rs1 31..25=0x24 shamtw 14..12=5 6..2=0x04 1..0=3
DEBUG::      Processing line: $pseudo_op rv64_zbs::binvi binvi rd rs1 31..25=0x34 shamtw 14..12=1 6..2=0x04 1..0=3
DEBUG::      Processing line: $pseudo_op rv64_zbs::bseti bseti rd rs1 31..25=0x14 shamtw 14..12=1 6..2=0x04 1..0=3
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv32_zbkb for pseudo_ops
DEBUG::      Processing line: $pseudo_op rv64_zbp::shfli    zip rd rs1 31..25=4 24..20=15 14..12=1 6..2=4 1..0=3
DEBUG::      Processing line: $pseudo_op rv64_zbp::unshfli  unzip rd rs1 31..25=4 24..20=15 14..12=5 6..2=4 1..0=3
DEBUG::      Processing line: $pseudo_op rv64_zbb::rori     rori rd rs1   31..25=0x30 shamtw 14..12=5 6..2=0x04 1..0=3
DEBUG::      Processing line: $pseudo_op rv64_zbp::grevi    rev8 rd rs1   31..20=0x698 14..12=5 6..0=0x13
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv32_zbb for pseudo_ops
DEBUG::      Processing line: $pseudo_op rv_zbe::pack     zext.h rd rs1 31..25=0x04 24..20=0 14..12=0x4 6..0=0x33
DEBUG::      Processing line: $pseudo_op rv64_zbp::grevi  rev8 rd rs1   31..20=0x698 14..12=5 6..0=0x13
DEBUG::      Processing line: $pseudo_op rv64_zbb::rori   rori rd rs1   31..25=0x30 shamtw 14..12=5 6..2=0x04 1..0=3
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv32_i for pseudo_ops
DEBUG::      Processing line: $pseudo_op rv64_i::slli slli rd rs1 shamtw 31..25=0  14..12=1 6..2=0x04 1..0=3
DEBUG::      Processing line: $pseudo_op rv64_i::srli srli rd rs1 shamtw 31..25=0  14..12=5 6..2=0x04 1..0=3
DEBUG::      Processing line: $pseudo_op rv64_i::srai srai rd rs1 shamtw 31..25=32 14..12=5 6..2=0x04 1..0=3
DEBUG::      Processing line: $pseudo_op rv64_i::slli slli_rv32 rd rs1 shamtw 31..25=0  14..12=1 6..2=0x04 1..0=3
DEBUG::         including pseudo_ops:slli_rv32
DEBUG::      Processing line: $pseudo_op rv64_i::srli srli_rv32 rd rs1 shamtw 31..25=0  14..12=5 6..2=0x04 1..0=3
DEBUG::         including pseudo_ops:srli_rv32
DEBUG::      Processing line: $pseudo_op rv64_i::srai srai_rv32 rd rs1 shamtw 31..25=32 14..12=5 6..2=0x04 1..0=3
DEBUG::         including pseudo_ops:srai_rv32
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv32_c_f for pseudo_ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv32_c for pseudo_ops
DEBUG::      Processing line: $pseudo_op rv64_c::c.srli c.srli rd_rs1_p c_nzuimm5  1..0=1 15..13=4 12..10=0
DEBUG::      Processing line: $pseudo_op rv64_c::c.srai c.srai rd_rs1_p c_nzuimm5  1..0=1 15..13=4 12..10=1
DEBUG::      Processing line: $pseudo_op rv64_c::c.slli c.slli rd_rs1_n0 c_nzuimm6lo  1..0=2 15..12=0
DEBUG::      Processing line: $pseudo_op rv64_c::c.srli c.srli_rv32 rd_rs1_p c_nzuimm5  1..0=1 15..13=4 12..10=0
DEBUG::         including pseudo_ops:c_srli_rv32
DEBUG::      Processing line: $pseudo_op rv64_c::c.srai c.srai_rv32 rd_rs1_p c_nzuimm5  1..0=1 15..13=4 12..10=1
DEBUG::         including pseudo_ops:c_srai_rv32
DEBUG::      Processing line: $pseudo_op rv64_c::c.slli c.slli_rv32 rd_rs1_n0 c_nzuimm6lo  1..0=2 15..12=0
DEBUG::         including pseudo_ops:c_slli_rv32
DEBUG:: Collecting imported instructions
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv_zvksh for imported ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv_zvksed for imported ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv_zvks for imported ops
DEBUG::      Processing line: $import rv_zvbb::vandn.vv
DEBUG::      Processing line: $import rv_zvbb::vandn.vx
DEBUG::      Processing line: $import rv_zvbb::vbrev.v
DEBUG::      Processing line: $import rv_zvbb::vbrev8.v
DEBUG::      Processing line: $import rv_zvbb::vrev8.v
DEBUG::      Processing line: $import rv_zvbb::vrol.vv
DEBUG::      Processing line: $import rv_zvbb::vrol.vx
DEBUG::      Processing line: $import rv_zvbb::vror.vv
DEBUG::      Processing line: $import rv_zvbb::vror.vx
DEBUG::      Processing line: $import rv_zvbb::vror.vi
DEBUG::      Processing line: $import rv_zvbb::vclz.v
DEBUG::      Processing line: $import rv_zvbb::vctz.v
DEBUG::      Processing line: $import rv_zvbb::vcpop.v
DEBUG::      Processing line: $import rv_zvbb::vwsll.vv
DEBUG::      Processing line: $import rv_zvbb::vwsll.vx
DEBUG::      Processing line: $import rv_zvbb::vwsll.vi
DEBUG::      Processing line: $import rv_zvbc::vclmul.vv
DEBUG::      Processing line: $import rv_zvbc::vclmul.vx
DEBUG::      Processing line: $import rv_zvbc::vclmulh.vv
DEBUG::      Processing line: $import rv_zvbc::vclmulh.vx
DEBUG::      Processing line: $import rv_zvksed::vsm4k.vi
DEBUG::      Processing line: $import rv_zvksed::vsm4r.vv
DEBUG::      Processing line: $import rv_zvksed::vsm4r.vs
DEBUG::      Processing line: $import rv_zvksh::vsm3c.vi
DEBUG::      Processing line: $import rv_zvksh::vsm3me.vv
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv_zvknhb for imported ops
DEBUG::      Processing line: $import rv_zvknha::vsha2ms.vv
DEBUG::      Processing line: $import rv_zvknha::vsha2ch.vv
DEBUG::      Processing line: $import rv_zvknha::vsha2cl.vv
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv_zvknha for imported ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv_zvkned for imported ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv_zvkn for imported ops
DEBUG::      Processing line: $import rv_zvbb::vandn.vv
DEBUG::      Processing line: $import rv_zvbb::vandn.vx
DEBUG::      Processing line: $import rv_zvbb::vbrev.v
DEBUG::      Processing line: $import rv_zvbb::vbrev8.v
DEBUG::      Processing line: $import rv_zvbb::vrev8.v
DEBUG::      Processing line: $import rv_zvbb::vrol.vv
DEBUG::      Processing line: $import rv_zvbb::vrol.vx
DEBUG::      Processing line: $import rv_zvbb::vror.vv
DEBUG::      Processing line: $import rv_zvbb::vror.vx
DEBUG::      Processing line: $import rv_zvbb::vror.vi
DEBUG::      Processing line: $import rv_zvbb::vclz.v
DEBUG::      Processing line: $import rv_zvbb::vctz.v
DEBUG::      Processing line: $import rv_zvbb::vcpop.v
DEBUG::      Processing line: $import rv_zvbb::vwsll.vv
DEBUG::      Processing line: $import rv_zvbb::vwsll.vx
DEBUG::      Processing line: $import rv_zvbb::vwsll.vi
DEBUG::      Processing line: $import rv_zvbc::vclmul.vv
DEBUG::      Processing line: $import rv_zvbc::vclmul.vx
DEBUG::      Processing line: $import rv_zvbc::vclmulh.vv
DEBUG::      Processing line: $import rv_zvbc::vclmulh.vx
DEBUG::      Processing line: $import rv_zvkned::vaesef.vs
DEBUG::      Processing line: $import rv_zvkned::vaesef.vv
DEBUG::      Processing line: $import rv_zvkned::vaesem.vs
DEBUG::      Processing line: $import rv_zvkned::vaesem.vv
DEBUG::      Processing line: $import rv_zvkned::vaesdf.vs
DEBUG::      Processing line: $import rv_zvkned::vaesdf.vv
DEBUG::      Processing line: $import rv_zvkned::vaesdm.vs
DEBUG::      Processing line: $import rv_zvkned::vaesdm.vv
DEBUG::      Processing line: $import rv_zvkned::vaeskf1.vi
DEBUG::      Processing line: $import rv_zvkned::vaeskf2.vi
DEBUG::      Processing line: $import rv_zvkned::vaesz.vs
DEBUG::      Processing line: $import rv_zvknha::vsha2ms.vv
DEBUG::      Processing line: $import rv_zvknha::vsha2ch.vv
DEBUG::      Processing line: $import rv_zvknha::vsha2cl.vv
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv_zvkg for imported ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv_zvfbfwma for imported ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv_zvfbfmin for imported ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv_zvbc for imported ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv_zvbb for imported ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv_zpsf for imported ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv_zpn for imported ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv_zimop for imported ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv_zihintntl for imported ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv_zicond for imported ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv_zicfiss for imported ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv_zfh_zfa for imported ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv_zfbfmin for imported ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv_zcmop for imported ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv_zbt for imported ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv_zbr for imported ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv_zbpbo for imported ops
DEBUG::      Processing line: $import rv_zbe::pack
DEBUG::      Processing line: $import rv_zbp::packu
DEBUG::      Processing line: $import rv_zbb::max
DEBUG::      Processing line: $import rv_zbb::min
DEBUG::      Processing line: $import rv_zbt::cmix
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv_zbp for imported ops
DEBUG::      Processing line: $import rv_zbb::andn
DEBUG::      Processing line: $import rv_zbb::orn
DEBUG::      Processing line: $import rv_zbb::xnor
DEBUG::      Processing line: $import rv_zbe::pack
DEBUG::      Processing line: $import rv_zbe::packh
DEBUG::      Processing line: $import rv_zbb::rol
DEBUG::      Processing line: $import rv_zbb::ror
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv_zbf for imported ops
DEBUG::      Processing line: $import rv_zbe::pack
DEBUG::      Processing line: $import rv_zbe::packh
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv_zbe for imported ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv_zalasr for imported ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv_zabha for imported ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv_uve_stream for imported ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv_uve_pred for imported ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv_uve_mem for imported ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv_uve_branch for imported ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv_uve_arith for imported ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv_smrnmi for imported ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv_q_zfa for imported ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv_f_zfa for imported ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv_d_zfa for imported ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv_c_zihintntl for imported ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv_c_zicfiss for imported ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv_b for imported ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv64_zpn for imported ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv64_zbt for imported ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv64_zbr for imported ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv64_zbpbo for imported ops
DEBUG::      Processing line: $import rv64_zbt::fsrw
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv64_zbp for imported ops
DEBUG::      Processing line: $import rv64_zbe::packw
DEBUG::      Processing line: $import rv64_zbb::rolw
DEBUG::      Processing line: $import rv64_zbb::rorw
DEBUG::      Processing line: $import rv64_zbb::roriw
DEBUG::      Processing line: $import rv64_zbb::rori
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv64_zbm for imported ops
DEBUG::      Processing line: $import rv_zbe::pack
DEBUG::      Processing line: $import rv_zbp::packu
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv64_zbf for imported ops
DEBUG::      Processing line: $import rv64_zbe::packw
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv64_zbe for imported ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv64_q_zfa for imported ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv64_b for imported ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv32_zpsf for imported ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv32_zpn for imported ops
DEBUG::      Processing line: $import rv_m::mulh
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv32_zbt for imported ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv32_zbpbo for imported ops
DEBUG::      Processing line: $import rv_zbb::clz
DEBUG::      Processing line: $import rv_zbt::fsr
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv32_zbp for imported ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv32_d_zfa for imported ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv128_i for imported ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv128_c for imported ops
DEBUG::      Processing line: $import rv64_c::c.ld
DEBUG::      Processing line: $import rv64_c::c.sd
DEBUG::      Processing line: $import rv64_c::c.addiw
DEBUG::      Processing line: $import rv64_c::c.ldsp
DEBUG::      Processing line: $import rv64_c::c.sdsp
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_zksh for imported ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_zksed for imported ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_zks for imported ops
DEBUG::      Processing line: $import rv_zbb::rol
DEBUG::      Processing line: $import rv_zbb::ror
DEBUG::      Processing line: $import rv_zbb::andn
DEBUG::      Processing line: $import rv_zbb::orn
DEBUG::      Processing line: $import rv_zbb::xnor
DEBUG::      Processing line: $import rv_zbe::pack
DEBUG::      Processing line: $import rv_zbe::packh
DEBUG::      Processing line: $import rv_zbc::clmul
DEBUG::      Processing line: $import rv_zbc::clmulh
DEBUG::      Processing line: $import rv_zbp::xperm4
DEBUG::      Processing line: $import rv_zbp::xperm8
DEBUG::      Processing line: $import rv_zksed::sm4ed
DEBUG::      Processing line: $import rv_zksed::sm4ks
DEBUG::      Processing line: $import rv_zksh::sm3p0
DEBUG::      Processing line: $import rv_zksh::sm3p1
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_zknh for imported ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_zkn for imported ops
DEBUG::      Processing line: $import rv_zbb::rol
DEBUG::      Processing line: $import rv_zbb::ror
DEBUG::      Processing line: $import rv_zbb::andn
DEBUG::      Processing line: $import rv_zbb::orn
DEBUG::      Processing line: $import rv_zbb::xnor
DEBUG::      Processing line: $import rv_zbe::pack
DEBUG::      Processing line: $import rv_zbe::packh
DEBUG::      Processing line: $import rv_zbc::clmul
DEBUG::      Processing line: $import rv_zbc::clmulh
DEBUG::      Processing line: $import rv_zbp::xperm4
DEBUG::      Processing line: $import rv_zbp::xperm8
DEBUG::      Processing line: $import rv_zknh::sha256sum0
DEBUG::      Processing line: $import rv_zknh::sha256sum1
DEBUG::      Processing line: $import rv_zknh::sha256sig0
DEBUG::      Processing line: $import rv_zknh::sha256sig1
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_zk for imported ops
DEBUG::      Processing line: $import rv_zbb::rol
DEBUG::      Processing line: $import rv_zbb::ror
DEBUG::      Processing line: $import rv_zbb::andn
DEBUG::      Processing line: $import rv_zbb::orn
DEBUG::      Processing line: $import rv_zbb::xnor
DEBUG::      Processing line: $import rv_zbe::pack
DEBUG::      Processing line: $import rv_zbe::packh
DEBUG::      Processing line: $import rv_zbc::clmul
DEBUG::      Processing line: $import rv_zbc::clmulh
DEBUG::      Processing line: $import rv_zbp::xperm4
DEBUG::      Processing line: $import rv_zbp::xperm8
DEBUG::      Processing line: $import rv_zknh::sha256sum0
DEBUG::      Processing line: $import rv_zknh::sha256sum1
DEBUG::      Processing line: $import rv_zknh::sha256sig0
DEBUG::      Processing line: $import rv_zknh::sha256sig1
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_zifencei for imported ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_zicsr for imported ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_zicbo for imported ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_zfh for imported ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_zcmt for imported ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_zcmp for imported ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_zcb for imported ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_zbs for imported ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_zbkx for imported ops
DEBUG::      Processing line: $import rv_zbp::xperm4
DEBUG::      Processing line: $import rv_zbp::xperm8
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_zbkc for imported ops
DEBUG::      Processing line: $import rv_zbc::clmul
DEBUG::      Processing line: $import rv_zbc::clmulh
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_zbkb for imported ops
DEBUG::      Processing line: $import rv_zbb::rol
DEBUG::      Processing line: $import rv_zbb::ror
DEBUG::      Processing line: $import rv_zbb::andn
DEBUG::      Processing line: $import rv_zbb::orn
DEBUG::      Processing line: $import rv_zbb::xnor
DEBUG::      Processing line: $import rv_zbe::pack
DEBUG::      Processing line: $import rv_zbe::packh
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_zbc for imported ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_zbb for imported ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_zba for imported ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_zawrs for imported ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_zacas for imported ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_v_aliases for imported ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_v for imported ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_system for imported ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_svinval for imported ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_sdext for imported ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_s for imported ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_q_zfh for imported ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_q for imported ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_m for imported ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_i for imported ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_h for imported ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_f for imported ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_d_zfh for imported ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_d for imported ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_c_d for imported ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_c for imported ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_a for imported ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv64_zks for imported ops
DEBUG::      Processing line: $import rv64_zbb::rolw
DEBUG::      Processing line: $import rv64_zbb::rorw
DEBUG::      Processing line: $import rv64_zbb::roriw
DEBUG::      Processing line: $import rv64_zbb::rori
DEBUG::      Processing line: $import rv64_zbe::packw
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv64_zknh for imported ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv64_zkne for imported ops
DEBUG::      Processing line: $import rv64_zknd::aes64ks1i
DEBUG::      Processing line: $import rv64_zknd::aes64ks2
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv64_zknd for imported ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv64_zkn for imported ops
DEBUG::      Processing line: $import rv64_zbb::rolw
DEBUG::      Processing line: $import rv64_zbb::rorw
DEBUG::      Processing line: $import rv64_zbb::roriw
DEBUG::      Processing line: $import rv64_zbb::rori
DEBUG::      Processing line: $import rv64_zbe::packw
DEBUG::      Processing line: $import rv64_zkne::aes64esm
DEBUG::      Processing line: $import rv64_zkne::aes64es
DEBUG::      Processing line: $import rv64_zknd::aes64ks1i
DEBUG::      Processing line: $import rv64_zknd::aes64ks2
DEBUG::      Processing line: $import rv64_zknd::aes64dsm
DEBUG::      Processing line: $import rv64_zknd::aes64ds
DEBUG::      Processing line: $import rv64_zknd::aes64im
DEBUG::      Processing line: $import rv64_zknh::sha512sum0
DEBUG::      Processing line: $import rv64_zknh::sha512sum1
DEBUG::      Processing line: $import rv64_zknh::sha512sig0
DEBUG::      Processing line: $import rv64_zknh::sha512sig1
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv64_zk for imported ops
DEBUG::      Processing line: $import rv64_zbb::rolw
DEBUG::      Processing line: $import rv64_zbb::rorw
DEBUG::      Processing line: $import rv64_zbb::roriw
DEBUG::      Processing line: $import rv64_zbb::rori
DEBUG::      Processing line: $import rv64_zbe::packw
DEBUG::      Processing line: $import rv64_zkne::aes64esm
DEBUG::      Processing line: $import rv64_zkne::aes64es
DEBUG::      Processing line: $import rv64_zknd::aes64ks1i
DEBUG::      Processing line: $import rv64_zknd::aes64ks2
DEBUG::      Processing line: $import rv64_zknd::aes64dsm
DEBUG::      Processing line: $import rv64_zknd::aes64ds
DEBUG::      Processing line: $import rv64_zknd::aes64im
DEBUG::      Processing line: $import rv64_zknh::sha512sum0
DEBUG::      Processing line: $import rv64_zknh::sha512sum1
DEBUG::      Processing line: $import rv64_zknh::sha512sig0
DEBUG::      Processing line: $import rv64_zknh::sha512sig1
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv64_zfh for imported ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv64_zcb for imported ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv64_zbs for imported ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv64_zbkb for imported ops
DEBUG::      Processing line: $import rv64_zbb::rolw
DEBUG::      Processing line: $import rv64_zbb::rorw
DEBUG::      Processing line: $import rv64_zbb::roriw
DEBUG::      Processing line: $import rv64_zbb::rori
DEBUG::      Processing line: $import rv64_zbe::packw
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv64_zbb for imported ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv64_zba for imported ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv64_zacas for imported ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv64_q for imported ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv64_m for imported ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv64_i for imported ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv64_h for imported ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv64_f for imported ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv64_d for imported ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv64_c for imported ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv64_a for imported ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv32_zks for imported ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv32_zknh for imported ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv32_zkne for imported ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv32_zknd for imported ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv32_zkn for imported ops
DEBUG::      Processing line: $import rv32_zkne::aes32esmi
DEBUG::      Processing line: $import rv32_zkne::aes32esi
DEBUG::      Processing line: $import rv32_zknd::aes32dsmi
DEBUG::      Processing line: $import rv32_zknd::aes32dsi
DEBUG::      Processing line: $import rv32_zknh::sha512sum0r
DEBUG::      Processing line: $import rv32_zknh::sha512sum1r
DEBUG::      Processing line: $import rv32_zknh::sha512sig0l
DEBUG::      Processing line: $import rv32_zknh::sha512sig0h
DEBUG::      Processing line: $import rv32_zknh::sha512sig1l
DEBUG::      Processing line: $import rv32_zknh::sha512sig1h
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv32_zk for imported ops
DEBUG::      Processing line: $import rv32_zkne::aes32esmi
DEBUG::      Processing line: $import rv32_zkne::aes32esi
DEBUG::      Processing line: $import rv32_zknd::aes32dsmi
DEBUG::      Processing line: $import rv32_zknd::aes32dsi
DEBUG::      Processing line: $import rv32_zknh::sha512sum0r
DEBUG::      Processing line: $import rv32_zknh::sha512sum1r
DEBUG::      Processing line: $import rv32_zknh::sha512sig0l
DEBUG::      Processing line: $import rv32_zknh::sha512sig0h
DEBUG::      Processing line: $import rv32_zknh::sha512sig1l
DEBUG::      Processing line: $import rv32_zknh::sha512sig1h
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv32_zbs for imported ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv32_zbkb for imported ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv32_zbb for imported ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv32_i for imported ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv32_c_f for imported ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv32_c for imported ops
DEBUG:: Collecting standard instructions first
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv_zvksh for standard instructions
DEBUG::      Processing line: vsm3c.vi     31..26=0x2B 25=1 vs2 zimm5 14..12=0x2 vd 6..0=0x77
DEBUG::      Processing line: vsm3me.vv    31..26=0x20 25=1 vs2 vs1   14..12=0x2 vd 6..0=0x77
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv_zvksed for standard instructions
DEBUG::      Processing line: vsm4k.vi     31..26=0x21 25=1 vs2 zimm5       14..12=0x2 vd 6..0=0x77
DEBUG::      Processing line: vsm4r.vv     31..26=0x28 25=1 vs2 19..15=0x10 14..12=0x2 vd 6..0=0x77
DEBUG::      Processing line: vsm4r.vs     31..26=0x29 25=1 vs2 19..15=0x10 14..12=0x2 vd 6..0=0x77
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv_zvks for standard instructions
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv_zvknhb for standard instructions
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv_zvknha for standard instructions
DEBUG::      Processing line: vsha2ms.vv    31..26=0x2D 25=1 vs2 vs1 14..12=0x2 vd 6..0=0x77
DEBUG::      Processing line: vsha2ch.vv    31..26=0x2E 25=1 vs2 vs1 14..12=0x2 vd 6..0=0x77
DEBUG::      Processing line: vsha2cl.vv    31..26=0x2F 25=1 vs2 vs1 14..12=0x2 vd 6..0=0x77
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv_zvkned for standard instructions
DEBUG::      Processing line: vaesdf.vv    31..26=0x28 25=1 vs2 19..15=0x1 14..12=0x2 vd 6..0=0x77
DEBUG::      Processing line: vaesdf.vs    31..26=0x29 25=1 vs2 19..15=0x1 14..12=0x2 vd 6..0=0x77
DEBUG::      Processing line: vaesdm.vv    31..26=0x28 25=1 vs2 19..15=0x0 14..12=0x2 vd 6..0=0x77
DEBUG::      Processing line: vaesdm.vs    31..26=0x29 25=1 vs2 19..15=0x0 14..12=0x2 vd 6..0=0x77
DEBUG::      Processing line: vaesef.vv    31..26=0x28 25=1 vs2 19..15=0x3 14..12=0x2 vd 6..0=0x77
DEBUG::      Processing line: vaesef.vs    31..26=0x29 25=1 vs2 19..15=0x3 14..12=0x2 vd 6..0=0x77
DEBUG::      Processing line: vaesem.vv    31..26=0x28 25=1 vs2 19..15=0x2 14..12=0x2 vd 6..0=0x77
DEBUG::      Processing line: vaesem.vs    31..26=0x29 25=1 vs2 19..15=0x2 14..12=0x2 vd 6..0=0x77
DEBUG::      Processing line: vaesz.vs     31..26=0x29 25=1 vs2 19..15=0x7 14..12=0x2 vd 6..0=0x77
DEBUG::      Processing line: vaeskf1.vi   31..26=0x22 25=1 vs2 zimm5      14..12=0x2 vd 6..0=0x77
DEBUG::      Processing line: vaeskf2.vi   31..26=0x2A 25=1 vs2 zimm5      14..12=0x2 vd 6..0=0x77
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv_zvkn for standard instructions
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv_zvkg for standard instructions
DEBUG::      Processing line: vgmul.vv 31..26=0x28 25=1 vs2 19..15=0x11 14..12=0x2 vd 6..0=0x77
DEBUG::      Processing line: vghsh.vv 31..26=0x2C 25=1 vs2 vs1 14..12=0x2 vd 6..0=0x77
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv_zvfbfwma for standard instructions
DEBUG::      Processing line: vfwmaccbf16.vv     31..26=0x3B vm vs2 vs1 14..12=0x1 vd 6..0=0x57
DEBUG::      Processing line: vfwmaccbf16.vf     31..26=0x3B vm vs2 rs1 14..12=0x5 vd 6..0=0x57
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv_zvfbfmin for standard instructions
DEBUG::      Processing line: vfncvtbf16.f.f.w     31..26=0x12 vm vs2 19..15=0x1D 14..12=0x1 vd 6..0=0x57
DEBUG::      Processing line: vfwcvtbf16.f.f.v     31..26=0x12 vm vs2 19..15=0x0D 14..12=0x1 vd 6..0=0x57
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv_zvbc for standard instructions
DEBUG::      Processing line: vclmul.vv    31..26=0x0C         vm vs2 vs1     14..12=0x2 vd 6..0=0x57
DEBUG::      Processing line: vclmul.vx    31..26=0x0C         vm vs2 rs1     14..12=0x6 vd 6..0=0x57
DEBUG::      Processing line: vclmulh.vv   31..26=0x0D         vm vs2 vs1     14..12=0x2 vd 6..0=0x57
DEBUG::      Processing line: vclmulh.vx   31..26=0x0D         vm vs2 rs1     14..12=0x6 vd 6..0=0x57
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv_zvbb for standard instructions
DEBUG::      Processing line: vandn.vv     31..26=0x01 vm vs2 vs1 14..12=0x0 vd 6..0=0x57
DEBUG::      Processing line: vandn.vx     31..26=0x01 vm vs2 rs1 14..12=0x4 vd 6..0=0x57
DEBUG::      Processing line: vbrev.v      31..26=0x12 vm vs2 19..15=0xA 14..12=0x2 vd 6..0=0x57
DEBUG::      Processing line: vbrev8.v     31..26=0x12 vm vs2 19..15=0x8 14..12=0x2 vd 6..0=0x57
DEBUG::      Processing line: vrev8.v      31..26=0x12 vm vs2 19..15=0x9 14..12=0x2 vd 6..0=0x57
DEBUG::      Processing line: vclz.v       31..26=0x12 vm vs2 19..15=0xC 14..12=0x2 vd 6..0=0x57
DEBUG::      Processing line: vctz.v       31..26=0x12 vm vs2 19..15=0xD 14..12=0x2 vd 6..0=0x57
DEBUG::      Processing line: vcpop.v       31..26=0x12 vm vs2 19..15=0xE 14..12=0x2 vd 6..0=0x57
DEBUG::      Processing line: vrol.vv      31..26=0x15         vm vs2 vs1     14..12=0x0 vd 6..0=0x57
DEBUG::      Processing line: vrol.vx      31..26=0x15         vm vs2 rs1     14..12=0x4 vd 6..0=0x57
DEBUG::      Processing line: vror.vv      31..26=0x14         vm vs2 vs1     14..12=0x0 vd 6..0=0x57
DEBUG::      Processing line: vror.vx      31..26=0x14         vm vs2 rs1     14..12=0x4 vd 6..0=0x57
DEBUG::      Processing line: vror.vi      31..27=0xa  zimm6hi vm vs2 zimm6lo 14..12=0x3 vd 6..0=0x57
DEBUG::      Processing line: vwsll.vv     31..26=0x35 vm vs2 vs1   14..12=0x0 vd 6..0=0x57
DEBUG::      Processing line: vwsll.vx     31..26=0x35 vm vs2 rs1   14..12=0x4 vd 6..0=0x57
DEBUG::      Processing line: vwsll.vi     31..26=0x35 vm vs2 zimm5 14..12=0x3 vd 6..0=0x57
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv_zpsf for standard instructions
DEBUG::      Processing line: kadd64     31..25=0b1001000    rs2    rs1    14..12=0b001    rd    6..0=0b1110111
DEBUG::      Processing line: kmar64     31..25=0b1001010    rs2    rs1    14..12=0b001    rd    6..0=0b1110111
DEBUG::      Processing line: kmsr64     31..25=0b1001011    rs2    rs1    14..12=0b001    rd    6..0=0b1110111
DEBUG::      Processing line: ksub64     31..25=0b1001001    rs2    rs1    14..12=0b001    rd    6..0=0b1110111
DEBUG::      Processing line: mulr64     31..25=0b1111000    rs2    rs1    14..12=0b001    rd    6..0=0b1110111
DEBUG::      Processing line: mulsr64    31..25=0b1110000    rs2    rs1    14..12=0b001    rd    6..0=0b1110111
DEBUG::      Processing line: radd64     31..25=0b1000000    rs2    rs1    14..12=0b001    rd    6..0=0b1110111
DEBUG::      Processing line: rsub64     31..25=0b1000001    rs2    rs1    14..12=0b001    rd    6..0=0b1110111
DEBUG::      Processing line: smal       31..25=0b0101111    rs2    rs1    14..12=0b001    rd    6..0=0b1110111
DEBUG::      Processing line: smalbb     31..25=0b1000100    rs2    rs1    14..12=0b001    rd    6..0=0b1110111
DEBUG::      Processing line: smalbt     31..25=0b1001100    rs2    rs1    14..12=0b001    rd    6..0=0b1110111
DEBUG::      Processing line: smalda     31..25=0b1000110    rs2    rs1    14..12=0b001    rd    6..0=0b1110111
DEBUG::      Processing line: smaldrs    31..25=0b1001101    rs2    rs1    14..12=0b001    rd    6..0=0b1110111
DEBUG::      Processing line: smalds     31..25=0b1000101    rs2    rs1    14..12=0b001    rd    6..0=0b1110111
DEBUG::      Processing line: smaltt     31..25=0b1010100    rs2    rs1    14..12=0b001    rd    6..0=0b1110111
DEBUG::      Processing line: smalxda    31..25=0b1001110    rs2    rs1    14..12=0b001    rd    6..0=0b1110111
DEBUG::      Processing line: smalxds    31..25=0b1010101    rs2    rs1    14..12=0b001    rd    6..0=0b1110111
DEBUG::      Processing line: smar64     31..25=0b1000010    rs2    rs1    14..12=0b001    rd    6..0=0b1110111
DEBUG::      Processing line: smslda     31..25=0b1010110    rs2    rs1    14..12=0b001    rd    6..0=0b1110111
DEBUG::      Processing line: smslxda    31..25=0b1011110    rs2    rs1    14..12=0b001    rd    6..0=0b1110111
DEBUG::      Processing line: smsr64     31..25=0b1000011    rs2    rs1    14..12=0b001    rd    6..0=0b1110111
DEBUG::      Processing line: smul16     31..25=0b1010000    rs2    rs1    14..12=0b000    rd    6..0=0b1110111
DEBUG::      Processing line: smul8      31..25=0b1010100    rs2    rs1    14..12=0b000    rd    6..0=0b1110111
DEBUG::      Processing line: smulx16    31..25=0b1010001    rs2    rs1    14..12=0b000    rd    6..0=0b1110111
DEBUG::      Processing line: smulx8     31..25=0b1010101    rs2    rs1    14..12=0b000    rd    6..0=0b1110111
DEBUG::      Processing line: ukadd64    31..25=0b1011000    rs2    rs1    14..12=0b001    rd    6..0=0b1110111
DEBUG::      Processing line: ukmar64    31..25=0b1011010    rs2    rs1    14..12=0b001    rd    6..0=0b1110111
DEBUG::      Processing line: ukmsr64    31..25=0b1011011    rs2    rs1    14..12=0b001    rd    6..0=0b1110111
DEBUG::      Processing line: uksub64    31..25=0b1011001    rs2    rs1    14..12=0b001    rd    6..0=0b1110111
DEBUG::      Processing line: umar64     31..25=0b1010010    rs2    rs1    14..12=0b001    rd    6..0=0b1110111
DEBUG::      Processing line: umsr64     31..25=0b1010011    rs2    rs1    14..12=0b001    rd    6..0=0b1110111
DEBUG::      Processing line: umul16     31..25=0b1011000    rs2    rs1    14..12=0b000    rd    6..0=0b1110111
DEBUG::      Processing line: umul8      31..25=0b1011100    rs2    rs1    14..12=0b000    rd    6..0=0b1110111
DEBUG::      Processing line: umulx16    31..25=0b1011001    rs2    rs1    14..12=0b000    rd    6..0=0b1110111
DEBUG::      Processing line: umulx8     31..25=0b1011101    rs2    rs1    14..12=0b000    rd    6..0=0b1110111
DEBUG::      Processing line: uradd64    31..25=0b1010000    rs2    rs1    14..12=0b001    rd    6..0=0b1110111
DEBUG::      Processing line: ursub64    31..25=0b1010001    rs2    rs1    14..12=0b001    rd    6..0=0b1110111
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv_zpn for standard instructions
DEBUG::      Processing line: add16         31..25=0b0100000    rs2                       rs1    14..12=0b000    rd      6..0=0b1110111
DEBUG::      Processing line: add8          31..25=0b0100100    rs2                       rs1    14..12=0b000    rd      6..0=0b1110111
DEBUG::      Processing line: ave           31..25=0b1110000    rs2                       rs1    14..12=0b000    rd      6..0=0b1110111
DEBUG::      Processing line: clrs16        31..25=0b1010111    24..20=0b01000            rs1    14..12=0b000    rd      6..0=0b1110111
DEBUG::      Processing line: clrs32        31..25=0b1010111    24..20=0b11000            rs1    14..12=0b000    rd      6..0=0b1110111
DEBUG::      Processing line: clrs8         31..25=0b1010111    24..20=0b00000            rs1    14..12=0b000    rd      6..0=0b1110111
DEBUG::      Processing line: clz16         31..25=0b1010111    24..20=0b01001            rs1    14..12=0b000    rd      6..0=0b1110111
DEBUG::      Processing line: clz32         31..25=0b1010111    24..20=0b11001            rs1    14..12=0b000    rd      6..0=0b1110111
DEBUG::      Processing line: clz8          31..25=0b1010111    24..20=0b00001            rs1    14..12=0b000    rd      6..0=0b1110111
DEBUG::      Processing line: cmpeq16       31..25=0b0100110    rs2                       rs1    14..12=0b000    rd      6..0=0b1110111
DEBUG::      Processing line: cmpeq8        31..25=0b0100111    rs2                       rs1    14..12=0b000    rd      6..0=0b1110111
DEBUG::      Processing line: cras16        31..25=0b0100010    rs2                       rs1    14..12=0b000    rd      6..0=0b1110111
DEBUG::      Processing line: crsa16        31..25=0b0100011    rs2                       rs1    14..12=0b000    rd      6..0=0b1110111
DEBUG::      Processing line: kabs16        31..25=0b1010110    24..20=0b10001            rs1    14..12=0b000    rd      6..0=0b1110111
DEBUG::      Processing line: kabs8         31..25=0b1010110    24..20=0b10000            rs1    14..12=0b000    rd      6..0=0b1110111
DEBUG::      Processing line: kabsw         31..25=0b1010110    24..20=0b10100            rs1    14..12=0b000    rd      6..0=0b1110111
DEBUG::      Processing line: kadd16        31..25=0b0001000    rs2                       rs1    14..12=0b000    rd      6..0=0b1110111
DEBUG::      Processing line: kadd8         31..25=0b0001100    rs2                       rs1    14..12=0b000    rd      6..0=0b1110111
DEBUG::      Processing line: kaddh         31..25=0b0000010    rs2                       rs1    14..12=0b001    rd      6..0=0b1110111
DEBUG::      Processing line: kaddw         31..25=0b0000000    rs2                       rs1    14..12=0b001    rd      6..0=0b1110111
DEBUG::      Processing line: kcras16       31..25=0b0001010    rs2                       rs1    14..12=0b000    rd      6..0=0b1110111
DEBUG::      Processing line: kcrsa16       31..25=0b0001011    rs2                       rs1    14..12=0b000    rd      6..0=0b1110111
DEBUG::      Processing line: kdmabb        31..25=0b1101001    rs2                       rs1    14..12=0b001    rd      6..0=0b1110111
DEBUG::      Processing line: kdmabt        31..25=0b1110001    rs2                       rs1    14..12=0b001    rd      6..0=0b1110111
DEBUG::      Processing line: kdmatt        31..25=0b1111001    rs2                       rs1    14..12=0b001    rd      6..0=0b1110111
DEBUG::      Processing line: kdmbb         31..25=0b0000101    rs2                       rs1    14..12=0b001    rd      6..0=0b1110111
DEBUG::      Processing line: kdmbt         31..25=0b0001101    rs2                       rs1    14..12=0b001    rd      6..0=0b1110111
DEBUG::      Processing line: kdmtt         31..25=0b0010101    rs2                       rs1    14..12=0b001    rd      6..0=0b1110111
DEBUG::      Processing line: khm16         31..25=0b1000011    rs2                       rs1    14..12=0b000    rd      6..0=0b1110111
DEBUG::      Processing line: khm8          31..25=0b1000111    rs2                       rs1    14..12=0b000    rd      6..0=0b1110111
DEBUG::      Processing line: khmbb         31..25=0b0000110    rs2                       rs1    14..12=0b001    rd      6..0=0b1110111
DEBUG::      Processing line: khmbt         31..25=0b0001110    rs2                       rs1    14..12=0b001    rd      6..0=0b1110111
DEBUG::      Processing line: khmtt         31..25=0b0010110    rs2                       rs1    14..12=0b001    rd      6..0=0b1110111
DEBUG::      Processing line: khmx16        31..25=0b1001011    rs2                       rs1    14..12=0b000    rd      6..0=0b1110111
DEBUG::      Processing line: khmx8         31..25=0b1001111    rs2                       rs1    14..12=0b000    rd      6..0=0b1110111
DEBUG::      Processing line: kmabb         31..25=0b0101101    rs2                       rs1    14..12=0b001    rd      6..0=0b1110111
DEBUG::      Processing line: kmabt         31..25=0b0110101    rs2                       rs1    14..12=0b001    rd      6..0=0b1110111
DEBUG::      Processing line: kmada         31..25=0b0100100    rs2                       rs1    14..12=0b001    rd      6..0=0b1110111
DEBUG::      Processing line: kmadrs        31..25=0b0110110    rs2                       rs1    14..12=0b001    rd      6..0=0b1110111
DEBUG::      Processing line: kmads         31..25=0b0101110    rs2                       rs1    14..12=0b001    rd      6..0=0b1110111
DEBUG::      Processing line: kmatt         31..25=0b0111101    rs2                       rs1    14..12=0b001    rd      6..0=0b1110111
DEBUG::      Processing line: kmaxda        31..25=0b0100101    rs2                       rs1    14..12=0b001    rd      6..0=0b1110111
DEBUG::      Processing line: kmaxds        31..25=0b0111110    rs2                       rs1    14..12=0b001    rd      6..0=0b1110111
DEBUG::      Processing line: kmda          31..25=0b0011100    rs2                       rs1    14..12=0b001    rd      6..0=0b1110111
DEBUG::      Processing line: kmmac         31..25=0b0110000    rs2                       rs1    14..12=0b001    rd      6..0=0b1110111
DEBUG::      Processing line: kmmac.u       31..25=0b0111000    rs2                       rs1    14..12=0b001    rd      6..0=0b1110111
DEBUG::      Processing line: kmmawb        31..25=0b0100011    rs2                       rs1    14..12=0b001    rd      6..0=0b1110111
DEBUG::      Processing line: kmmawb.u      31..25=0b0101011    rs2                       rs1    14..12=0b001    rd      6..0=0b1110111
DEBUG::      Processing line: kmmawb2       31..25=0b1100111    rs2                       rs1    14..12=0b001    rd      6..0=0b1110111
DEBUG::      Processing line: kmmawb2.u     31..25=0b1101111    rs2                       rs1    14..12=0b001    rd      6..0=0b1110111
DEBUG::      Processing line: kmmawt        31..25=0b0110011    rs2                       rs1    14..12=0b001    rd      6..0=0b1110111
DEBUG::      Processing line: kmmawt.u      31..25=0b0111011    rs2                       rs1    14..12=0b001    rd      6..0=0b1110111
DEBUG::      Processing line: kmmawt2       31..25=0b1110111    rs2                       rs1    14..12=0b001    rd      6..0=0b1110111
DEBUG::      Processing line: kmmawt2.u     31..25=0b1111111    rs2                       rs1    14..12=0b001    rd      6..0=0b1110111
DEBUG::      Processing line: kmmsb         31..25=0b0100001    rs2                       rs1    14..12=0b001    rd      6..0=0b1110111
DEBUG::      Processing line: kmmsb.u       31..25=0b0101001    rs2                       rs1    14..12=0b001    rd      6..0=0b1110111
DEBUG::      Processing line: kmmwb2        31..25=0b1000111    rs2                       rs1    14..12=0b001    rd      6..0=0b1110111
DEBUG::      Processing line: kmmwb2.u      31..25=0b1001111    rs2                       rs1    14..12=0b001    rd      6..0=0b1110111
DEBUG::      Processing line: kmmwt2        31..25=0b1010111    rs2                       rs1    14..12=0b001    rd      6..0=0b1110111
DEBUG::      Processing line: kmmwt2.u      31..25=0b1011111    rs2                       rs1    14..12=0b001    rd      6..0=0b1110111
DEBUG::      Processing line: kmsda         31..25=0b0100110    rs2                       rs1    14..12=0b001    rd      6..0=0b1110111
DEBUG::      Processing line: kmsxda        31..25=0b0100111    rs2                       rs1    14..12=0b001    rd      6..0=0b1110111
DEBUG::      Processing line: kmxda         31..25=0b0011101    rs2                       rs1    14..12=0b001    rd      6..0=0b1110111
DEBUG::      Processing line: ksll16        31..25=0b0110010    rs2                       rs1    14..12=0b000    rd      6..0=0b1110111
DEBUG::      Processing line: ksll8         31..25=0b0110110    rs2                       rs1    14..12=0b000    rd      6..0=0b1110111
DEBUG::      Processing line: kslli16       31..25=0b0111010    24=0b1            imm4    rs1    14..12=0b000    rd      6..0=0b1110111
DEBUG::      Processing line: kslli8        31..25=0b0111110    24..23=0b01       imm3    rs1    14..12=0b000    rd      6..0=0b1110111
DEBUG::      Processing line: kslliw        31..25=0b0011011    imm5                      rs1    14..12=0b001    rd      6..0=0b1110111
DEBUG::      Processing line: ksllw         31..25=0b0010011    rs2                       rs1    14..12=0b001    rd      6..0=0b1110111
DEBUG::      Processing line: kslra16       31..25=0b0101011    rs2                       rs1    14..12=0b000    rd      6..0=0b1110111
DEBUG::      Processing line: kslra16.u     31..25=0b0110011    rs2                       rs1    14..12=0b000    rd      6..0=0b1110111
DEBUG::      Processing line: kslra8        31..25=0b0101111    rs2                       rs1    14..12=0b000    rd      6..0=0b1110111
DEBUG::      Processing line: kslra8.u      31..25=0b0110111    rs2                       rs1    14..12=0b000    rd      6..0=0b1110111
DEBUG::      Processing line: kslraw        31..25=0b0110111    rs2                       rs1    14..12=0b001    rd      6..0=0b1110111
DEBUG::      Processing line: kslraw.u      31..25=0b0111111    rs2                       rs1    14..12=0b001    rd      6..0=0b1110111
DEBUG::      Processing line: kstas16       31..25=0b1100010    rs2                       rs1    14..12=0b010    rd      6..0=0b1110111
DEBUG::      Processing line: kstsa16       31..25=0b1100011    rs2                       rs1    14..12=0b010    rd      6..0=0b1110111
DEBUG::      Processing line: ksub16        31..25=0b0001001    rs2                       rs1    14..12=0b000    rd      6..0=0b1110111
DEBUG::      Processing line: ksub8         31..25=0b0001101    rs2                       rs1    14..12=0b000    rd      6..0=0b1110111
DEBUG::      Processing line: ksubh         31..25=0b0000011    rs2                       rs1    14..12=0b001    rd      6..0=0b1110111
DEBUG::      Processing line: ksubw         31..25=0b0000001    rs2                       rs1    14..12=0b001    rd      6..0=0b1110111
DEBUG::      Processing line: kwmmul        31..25=0b0110001    rs2                       rs1    14..12=0b001    rd      6..0=0b1110111
DEBUG::      Processing line: kwmmul.u      31..25=0b0111001    rs2                       rs1    14..12=0b001    rd      6..0=0b1110111
DEBUG::      Processing line: maddr32       31..25=0b1100010    rs2                       rs1    14..12=0b001    rd      6..0=0b1110111
DEBUG::      Processing line: msubr32       31..25=0b1100011    rs2                       rs1    14..12=0b001    rd      6..0=0b1110111
DEBUG::      Processing line: pbsad         31..25=0b1111110    rs2                       rs1    14..12=0b000    rd      6..0=0b1110111
DEBUG::      Processing line: pbsada        31..25=0b1111111    rs2                       rs1    14..12=0b000    rd      6..0=0b1110111
DEBUG::      Processing line: pkbt16        31..25=0b0001111    rs2                       rs1    14..12=0b001    rd      6..0=0b1110111
DEBUG::      Processing line: pktb16        31..25=0b0011111    rs2                       rs1    14..12=0b001    rd      6..0=0b1110111
DEBUG::      Processing line: radd16        31..25=0b0000000    rs2                       rs1    14..12=0b000    rd      6..0=0b1110111
DEBUG::      Processing line: radd8         31..25=0b0000100    rs2                       rs1    14..12=0b000    rd      6..0=0b1110111
DEBUG::      Processing line: raddw         31..25=0b0010000    rs2                       rs1    14..12=0b001    rd      6..0=0b1110111
DEBUG::      Processing line: rcras16       31..25=0b0000010    rs2                       rs1    14..12=0b000    rd      6..0=0b1110111
DEBUG::      Processing line: rcrsa16       31..25=0b0000011    rs2                       rs1    14..12=0b000    rd      6..0=0b1110111
DEBUG::      Processing line: rstas16       31..25=0b1011010    rs2                       rs1    14..12=0b010    rd      6..0=0b1110111
DEBUG::      Processing line: rsub16        31..25=0b0000001    rs2                       rs1    14..12=0b000    rd      6..0=0b1110111
DEBUG::      Processing line: rsub8         31..25=0b0000101    rs2                       rs1    14..12=0b000    rd      6..0=0b1110111
DEBUG::      Processing line: rsubw         31..25=0b0010001    rs2                       rs1    14..12=0b001    rd      6..0=0b1110111
DEBUG::      Processing line: sclip16       31..25=0b1000010    24=0b0            imm4    rs1    14..12=0b000    rd      6..0=0b1110111
DEBUG::      Processing line: sclip32       31..25=0b1110010    imm5                      rs1    14..12=0b000    rd      6..0=0b1110111
DEBUG::      Processing line: sclip8        31..25=0b1000110    24..23=0b00       imm3    rs1    14..12=0b000    rd      6..0=0b1110111
DEBUG::      Processing line: scmple16      31..25=0b0001110    rs2                       rs1    14..12=0b000    rd      6..0=0b1110111
DEBUG::      Processing line: scmple8       31..25=0b0001111    rs2                       rs1    14..12=0b000    rd      6..0=0b1110111
DEBUG::      Processing line: scmplt16      31..25=0b0000110    rs2                       rs1    14..12=0b000    rd      6..0=0b1110111
DEBUG::      Processing line: scmplt8       31..25=0b0000111    rs2                       rs1    14..12=0b000    rd      6..0=0b1110111
DEBUG::      Processing line: sll16         31..25=0b0101010    rs2                       rs1    14..12=0b000    rd      6..0=0b1110111
DEBUG::      Processing line: sll8          31..25=0b0101110    rs2                       rs1    14..12=0b000    rd      6..0=0b1110111
DEBUG::      Processing line: slli16        31..25=0b0111010    24=0b0            imm4    rs1    14..12=0b000    rd      6..0=0b1110111
DEBUG::      Processing line: slli8         31..25=0b0111110    24..23=0b00       imm3    rs1    14..12=0b000    rd      6..0=0b1110111
DEBUG::      Processing line: smaqa         31..25=0b1100100    rs2                       rs1    14..12=0b000    rd      6..0=0b1110111
DEBUG::      Processing line: smaqa.su      31..25=0b1100101    rs2                       rs1    14..12=0b000    rd      6..0=0b1110111
DEBUG::      Processing line: smax16        31..25=0b1000001    rs2                       rs1    14..12=0b000    rd      6..0=0b1110111
DEBUG::      Processing line: smax8         31..25=0b1000101    rs2                       rs1    14..12=0b000    rd      6..0=0b1110111
DEBUG::      Processing line: smbb16        31..25=0b0000100    rs2                       rs1    14..12=0b001    rd      6..0=0b1110111
DEBUG::      Processing line: smbt16        31..25=0b0001100    rs2                       rs1    14..12=0b001    rd      6..0=0b1110111
DEBUG::      Processing line: smdrs         31..25=0b0110100    rs2                       rs1    14..12=0b001    rd      6..0=0b1110111
DEBUG::      Processing line: smds          31..25=0b0101100    rs2                       rs1    14..12=0b001    rd      6..0=0b1110111
DEBUG::      Processing line: smin16        31..25=0b1000000    rs2                       rs1    14..12=0b000    rd      6..0=0b1110111
DEBUG::      Processing line: smin8         31..25=0b1000100    rs2                       rs1    14..12=0b000    rd      6..0=0b1110111
DEBUG::      Processing line: smmul.u       31..25=0b0101000    rs2                       rs1    14..12=0b001    rd      6..0=0b1110111
DEBUG::      Processing line: smmwb         31..25=0b0100010    rs2                       rs1    14..12=0b001    rd      6..0=0b1110111
DEBUG::      Processing line: smmwb.u       31..25=0b0101010    rs2                       rs1    14..12=0b001    rd      6..0=0b1110111
DEBUG::      Processing line: smmwt         31..25=0b0110010    rs2                       rs1    14..12=0b001    rd      6..0=0b1110111
DEBUG::      Processing line: smmwt.u       31..25=0b0111010    rs2                       rs1    14..12=0b001    rd      6..0=0b1110111
DEBUG::      Processing line: smtt16        31..25=0b0010100    rs2                       rs1    14..12=0b001    rd      6..0=0b1110111
DEBUG::      Processing line: smxds         31..25=0b0111100    rs2                       rs1    14..12=0b001    rd      6..0=0b1110111
DEBUG::      Processing line: sra.u         31..25=0b0010010    rs2                       rs1    14..12=0b001    rd      6..0=0b1110111
DEBUG::      Processing line: sra16         31..25=0b0101000    rs2                       rs1    14..12=0b000    rd      6..0=0b1110111
DEBUG::      Processing line: sra16.u       31..25=0b0110000    rs2                       rs1    14..12=0b000    rd      6..0=0b1110111
DEBUG::      Processing line: sra8          31..25=0b0101100    rs2                       rs1    14..12=0b000    rd      6..0=0b1110111
DEBUG::      Processing line: sra8.u        31..25=0b0110100    rs2                       rs1    14..12=0b000    rd      6..0=0b1110111
DEBUG::      Processing line: srai16        31..25=0b0111000    24=0b0            imm4    rs1    14..12=0b000    rd      6..0=0b1110111
DEBUG::      Processing line: srai16.u      31..25=0b0111000    24=0b1            imm4    rs1    14..12=0b000    rd      6..0=0b1110111
DEBUG::      Processing line: srai8         31..25=0b0111100    24..23=0b00       imm3    rs1    14..12=0b000    rd      6..0=0b1110111
DEBUG::      Processing line: srai8.u       31..25=0b0111100    24..23=0b01       imm3    rs1    14..12=0b000    rd      6..0=0b1110111
DEBUG::      Processing line: srl16         31..25=0b0101001    rs2                       rs1    14..12=0b000    rd      6..0=0b1110111
DEBUG::      Processing line: srl16.u       31..25=0b0110001    rs2                       rs1    14..12=0b000    rd      6..0=0b1110111
DEBUG::      Processing line: srl8          31..25=0b0101101    rs2                       rs1    14..12=0b000    rd      6..0=0b1110111
DEBUG::      Processing line: srl8.u        31..25=0b0110101    rs2                       rs1    14..12=0b000    rd      6..0=0b1110111
DEBUG::      Processing line: srli16        31..25=0b0111001    24=0b0            imm4    rs1    14..12=0b000    rd      6..0=0b1110111
DEBUG::      Processing line: srli16.u      31..25=0b0111001    24=0b1            imm4    rs1    14..12=0b000    rd      6..0=0b1110111
DEBUG::      Processing line: srli8         31..25=0b0111101    24..23=0b00       imm3    rs1    14..12=0b000    rd      6..0=0b1110111
DEBUG::      Processing line: srli8.u       31..25=0b0111101    24..23=0b01       imm3    rs1    14..12=0b000    rd      6..0=0b1110111
DEBUG::      Processing line: stas16        31..25=0b1111010    rs2                       rs1    14..12=0b010    rd      6..0=0b1110111
DEBUG::      Processing line: stsa16        31..25=0b1111011    rs2                       rs1    14..12=0b010    rd      6..0=0b1110111
DEBUG::      Processing line: sub16         31..25=0b0100001    rs2                       rs1    14..12=0b000    rd      6..0=0b1110111
DEBUG::      Processing line: sub8          31..25=0b0100101    rs2                       rs1    14..12=0b000    rd      6..0=0b1110111
DEBUG::      Processing line: sunpkd810     31..25=0b1010110    24..20=0b01000            rs1    14..12=0b000    rd      6..0=0b1110111
DEBUG::      Processing line: sunpkd820     31..25=0b1010110    24..20=0b01001            rs1    14..12=0b000    rd      6..0=0b1110111
DEBUG::      Processing line: sunpkd830     31..25=0b1010110    24..20=0b01010            rs1    14..12=0b000    rd      6..0=0b1110111
DEBUG::      Processing line: sunpkd831     31..25=0b1010110    24..20=0b01011            rs1    14..12=0b000    rd      6..0=0b1110111
DEBUG::      Processing line: sunpkd832     31..25=0b1010110    24..20=0b10011            rs1    14..12=0b000    rd      6..0=0b1110111
DEBUG::      Processing line: uclip16       31..25=0b1000010    24=0b1            imm4    rs1    14..12=0b000    rd      6..0=0b1110111
DEBUG::      Processing line: uclip32       31..25=0b1111010    imm5                      rs1    14..12=0b000    rd      6..0=0b1110111
DEBUG::      Processing line: uclip8        31..25=0b1000110    24..23=0b10       imm3    rs1    14..12=0b000    rd      6..0=0b1110111
DEBUG::      Processing line: ucmple16      31..25=0b0011110    rs2                       rs1    14..12=0b000    rd      6..0=0b1110111
DEBUG::      Processing line: ucmple8       31..25=0b0011111    rs2                       rs1    14..12=0b000    rd      6..0=0b1110111
DEBUG::      Processing line: ucmplt16      31..25=0b0010110    rs2                       rs1    14..12=0b000    rd      6..0=0b1110111
DEBUG::      Processing line: ucmplt8       31..25=0b0010111    rs2                       rs1    14..12=0b000    rd      6..0=0b1110111
DEBUG::      Processing line: ukadd16       31..25=0b0011000    rs2                       rs1    14..12=0b000    rd      6..0=0b1110111
DEBUG::      Processing line: ukadd8        31..25=0b0011100    rs2                       rs1    14..12=0b000    rd      6..0=0b1110111
DEBUG::      Processing line: ukaddh        31..25=0b0001010    rs2                       rs1    14..12=0b001    rd      6..0=0b1110111
DEBUG::      Processing line: ukaddw        31..25=0b0001000    rs2                       rs1    14..12=0b001    rd      6..0=0b1110111
DEBUG::      Processing line: ukcras16      31..25=0b0011010    rs2                       rs1    14..12=0b000    rd      6..0=0b1110111
DEBUG::      Processing line: ukcrsa16      31..25=0b0011011    rs2                       rs1    14..12=0b000    rd      6..0=0b1110111
DEBUG::      Processing line: ukstas16      31..25=0b1110010    rs2                       rs1    14..12=0b010    rd      6..0=0b1110111
DEBUG::      Processing line: ukstsa16      31..25=0b1110011    rs2                       rs1    14..12=0b010    rd      6..0=0b1110111
DEBUG::      Processing line: uksub16       31..25=0b0011001    rs2                       rs1    14..12=0b000    rd      6..0=0b1110111
DEBUG::      Processing line: uksub8        31..25=0b0011101    rs2                       rs1    14..12=0b000    rd      6..0=0b1110111
DEBUG::      Processing line: uksubh        31..25=0b0001011    rs2                       rs1    14..12=0b001    rd      6..0=0b1110111
DEBUG::      Processing line: uksubw        31..25=0b0001001    rs2                       rs1    14..12=0b001    rd      6..0=0b1110111
DEBUG::      Processing line: umaqa         31..25=0b1100110    rs2                       rs1    14..12=0b000    rd      6..0=0b1110111
DEBUG::      Processing line: umax16        31..25=0b1001001    rs2                       rs1    14..12=0b000    rd      6..0=0b1110111
DEBUG::      Processing line: umax8         31..25=0b1001101    rs2                       rs1    14..12=0b000    rd      6..0=0b1110111
DEBUG::      Processing line: umin16        31..25=0b1001000    rs2                       rs1    14..12=0b000    rd      6..0=0b1110111
DEBUG::      Processing line: umin8         31..25=0b1001100    rs2                       rs1    14..12=0b000    rd      6..0=0b1110111
DEBUG::      Processing line: uradd16       31..25=0b0010000    rs2                       rs1    14..12=0b000    rd      6..0=0b1110111
DEBUG::      Processing line: uradd8        31..25=0b0010100    rs2                       rs1    14..12=0b000    rd      6..0=0b1110111
DEBUG::      Processing line: uraddw        31..25=0b0011000    rs2                       rs1    14..12=0b001    rd      6..0=0b1110111
DEBUG::      Processing line: urcras16      31..25=0b0010010    rs2                       rs1    14..12=0b000    rd      6..0=0b1110111
DEBUG::      Processing line: urcrsa16      31..25=0b0010011    rs2                       rs1    14..12=0b000    rd      6..0=0b1110111
DEBUG::      Processing line: urstas16      31..25=0b1101010    rs2                       rs1    14..12=0b010    rd      6..0=0b1110111
DEBUG::      Processing line: urstsa16      31..25=0b1101011    rs2                       rs1    14..12=0b010    rd      6..0=0b1110111
DEBUG::      Processing line: ursub16       31..25=0b0010001    rs2                       rs1    14..12=0b000    rd      6..0=0b1110111
DEBUG::      Processing line: ursub8        31..25=0b0010101    rs2                       rs1    14..12=0b000    rd      6..0=0b1110111
DEBUG::      Processing line: ursubw        31..25=0b0011001    rs2                       rs1    14..12=0b001    rd      6..0=0b1110111
DEBUG::      Processing line: zunpkd810     31..25=0b1010110    24..20=0b01100            rs1    14..12=0b000    rd      6..0=0b1110111
DEBUG::      Processing line: zunpkd820     31..25=0b1010110    24..20=0b01101            rs1    14..12=0b000    rd      6..0=0b1110111
DEBUG::      Processing line: zunpkd830     31..25=0b1010110    24..20=0b01110            rs1    14..12=0b000    rd      6..0=0b1110111
DEBUG::      Processing line: zunpkd831     31..25=0b1010110    24..20=0b01111            rs1    14..12=0b000    rd      6..0=0b1110111
DEBUG::      Processing line: zunpkd832     31..25=0b1010110    24..20=0b10111            rs1    14..12=0b000    rd      6..0=0b1110111
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv_zimop for standard instructions
DEBUG::      Processing line: mop.r.N mop_r_t_30 mop_r_t_27_26 mop_r_t_21_20 rd rs1 31=1 29..28=0 25..22=7 14..12=4 6..2=0x1C 1..0=3
DEBUG::      Processing line: mop.rr.N mop_rr_t_30 mop_rr_t_27_26 rd rs1 rs2 31=1 29..28=0 25=1 14..12=4 6..2=0x1C 1..0=3
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv_zihintntl for standard instructions
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv_zicond for standard instructions
DEBUG::      Processing line: czero.eqz   rd rs1 rs2 31..25=7 14..12=5 6..2=0x0C 1..0=3
DEBUG::      Processing line: czero.nez   rd rs1 rs2 31..25=7 14..12=7 6..2=0x0C 1..0=3
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv_zicfiss for standard instructions
DEBUG::      Processing line: ssamoswap.w rd rs1 rs2      aq rl 31..29=2 28..27=1 14..12=2 6..2=0x0B 1..0=3
DEBUG::      Processing line: ssamoswap.d rd rs1 rs2      aq rl 31..29=2 28..27=1 14..12=3 6..2=0x0B 1..0=3
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv_zfh_zfa for standard instructions
DEBUG::      Processing line: fli.h        rd rs1 24..20=1 31..27=0x1E 14..12=0 26..25=2 6..2=0x14 1..0=3
DEBUG::      Processing line: fminm.h      rd rs1 rs2      31..27=0x05 14..12=2 26..25=2 6..2=0x14 1..0=3
DEBUG::      Processing line: fmaxm.h      rd rs1 rs2      31..27=0x05 14..12=3 26..25=2 6..2=0x14 1..0=3
DEBUG::      Processing line: fround.h     rd rs1 24..20=4 31..27=0x08 rm       26..25=2 6..2=0x14 1..0=3
DEBUG::      Processing line: froundnx.h   rd rs1 24..20=5 31..27=0x08 rm       26..25=2 6..2=0x14 1..0=3
DEBUG::      Processing line: fleq.h       rd rs1 rs2      31..27=0x14 14..12=4 26..25=2 6..2=0x14 1..0=3
DEBUG::      Processing line: fltq.h       rd rs1 rs2      31..27=0x14 14..12=5 26..25=2 6..2=0x14 1..0=3
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv_zfbfmin for standard instructions
DEBUG::      Processing line: fcvt.bf16.s    rd rs1 24..20=8 31..27=0x08 rm       26..25=2 6..2=0x14 1..0=3
DEBUG::      Processing line: fcvt.s.bf16    rd rs1 24..20=6 31..27=0x08 rm       26..25=0 6..2=0x14 1..0=3
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv_zcmop for standard instructions
DEBUG::      Processing line: c.mop.N c_mop_t 1..0=1 6..2=0 11=0 7=1 12=0 15..13=3
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv_zbt for standard instructions
DEBUG::      Processing line: cmix       rd rs1 rs2 rs3 26..25=3 14..12=1 6..2=0x0C 1..0=3
DEBUG::      Processing line: cmov       rd rs1 rs2 rs3 26..25=3 14..12=5 6..2=0x0C 1..0=3
DEBUG::      Processing line: fsl        rd rs1 rs2 rs3 26..25=2 14..12=1 6..2=0x0C 1..0=3
DEBUG::      Processing line: fsr        rd rs1 rs2 rs3 26..25=2 14..12=5 6..2=0x0C 1..0=3
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv_zbr for standard instructions
DEBUG::      Processing line: crc32.b    rd rs1 31..20=0x610 14..12=1 6..2=0x04 1..0=3
DEBUG::      Processing line: crc32.h    rd rs1 31..20=0x611 14..12=1 6..2=0x04 1..0=3
DEBUG::      Processing line: crc32.w    rd rs1 31..20=0x612 14..12=1 6..2=0x04 1..0=3
DEBUG::      Processing line: crc32c.b   rd rs1 31..20=0x618 14..12=1 6..2=0x04 1..0=3
DEBUG::      Processing line: crc32c.h   rd rs1 31..20=0x619 14..12=1 6..2=0x04 1..0=3
DEBUG::      Processing line: crc32c.w   rd rs1 31..20=0x61A 14..12=1 6..2=0x04 1..0=3
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv_zbpbo for standard instructions
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv_zbp for standard instructions
DEBUG::      Processing line: grev       rd rs1 rs2 31..25=52 14..12=5 6..2=0x0C 1..0=3
DEBUG::      Processing line: gorc       rd rs1 rs2 31..25=20 14..12=5 6..2=0x0C 1..0=3
DEBUG::      Processing line: shfl       rd rs1 rs2 31..25=4  14..12=1 6..2=0x0C 1..0=3
DEBUG::      Processing line: unshfl     rd rs1 rs2 31..25=4  14..12=5 6..2=0x0C 1..0=3
DEBUG::      Processing line: xperm4     rd rs1 rs2 31..25=20 14..12=2 6..2=0x0C 1..0=3
DEBUG::      Processing line: xperm8     rd rs1 rs2 31..25=20 14..12=4 6..2=0x0C 1..0=3
DEBUG::      Processing line: xperm16    rd rs1 rs2 31..25=20 14..12=6 6..2=0x0C 1..0=3
DEBUG::      Processing line: packu      rd rs1 rs2 31..25=36 14..12=4 6..2=0x0C 1..0=3
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv_zbf for standard instructions
DEBUG::      Processing line: bfp        rd rs1 rs2 31..25=36 14..12=7 6..2=0x0C 1..0=3
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv_zbe for standard instructions
DEBUG::      Processing line: bcompress  rd rs1 rs2 31..25=4  14..12=6 6..2=0x0C 1..0=3
DEBUG::      Processing line: bdecompress rd rs1 rs2 31..25=36 14..12=6 6..2=0x0C 1..0=3
DEBUG::      Processing line: pack       rd rs1 rs2 31..25=4  14..12=4 6..2=0x0C 1..0=3
DEBUG::      Processing line: packh      rd rs1 rs2 31..25=4  14..12=7 6..2=0x0C 1..0=3
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv_zalasr for standard instructions
DEBUG::      Processing line: lb.aq         rd rs1        26=1   rl 31..27=6 24..20=0 14..12=0         6..2=0x0B 1..0=3
DEBUG::      Processing line: lh.aq         rd rs1        26=1   rl 31..27=6 24..20=0 14..12=1         6..2=0x0B 1..0=3
DEBUG::      Processing line: lw.aq         rd rs1        26=1   rl 31..27=6 24..20=0 14..12=2         6..2=0x0B 1..0=3
DEBUG::      Processing line: ld.aq         rd rs1        26=1   rl 31..27=6 24..20=0 14..12=3         6..2=0x0B 1..0=3
DEBUG::      Processing line: sb.rl            rs1 rs2      aq 25=1 31..27=7          14..12=0 11..7=0 6..2=0x0B 1..0=3
DEBUG::      Processing line: sh.rl            rs1 rs2      aq 25=1 31..27=7          14..12=1 11..7=0 6..2=0x0B 1..0=3
DEBUG::      Processing line: sw.rl            rs1 rs2      aq 25=1 31..27=7          14..12=2 11..7=0 6..2=0x0B 1..0=3
DEBUG::      Processing line: sd.rl            rs1 rs2      aq 25=1 31..27=7          14..12=3 11..7=0 6..2=0x0B 1..0=3
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv_zabha for standard instructions
DEBUG::      Processing line: amoswap.b rd rs1 rs2 aq rl 31..29=0 28..27=1 14..12=0 6..2=0x0B 1..0=3
DEBUG::      Processing line: amoadd.b  rd rs1 rs2 aq rl 31..29=0 28..27=0 14..12=0 6..2=0x0B 1..0=3
DEBUG::      Processing line: amoxor.b  rd rs1 rs2 aq rl 31..29=1 28..27=0 14..12=0 6..2=0x0B 1..0=3
DEBUG::      Processing line: amoand.b  rd rs1 rs2 aq rl 31..29=3 28..27=0 14..12=0 6..2=0x0B 1..0=3
DEBUG::      Processing line: amoor.b   rd rs1 rs2 aq rl 31..29=2 28..27=0 14..12=0 6..2=0x0B 1..0=3
DEBUG::      Processing line: amomin.b  rd rs1 rs2 aq rl 31..29=4 28..27=0 14..12=0 6..2=0x0B 1..0=3
DEBUG::      Processing line: amomax.b  rd rs1 rs2 aq rl 31..29=5 28..27=0 14..12=0 6..2=0x0B 1..0=3
DEBUG::      Processing line: amominu.b rd rs1 rs2 aq rl 31..29=6 28..27=0 14..12=0 6..2=0x0B 1..0=3
DEBUG::      Processing line: amomaxu.b rd rs1 rs2 aq rl 31..29=7 28..27=0 14..12=0 6..2=0x0B 1..0=3
DEBUG::      Processing line: amocas.b  rd rs1 rs2 aq rl 31..29=1 28..27=1 14..12=0 6..2=0x0B 1..0=3
DEBUG::      Processing line: amoswap.h rd rs1 rs2 aq rl 31..29=0 28..27=1 14..12=1 6..2=0x0B 1..0=3
DEBUG::      Processing line: amoadd.h  rd rs1 rs2 aq rl 31..29=0 28..27=0 14..12=1 6..2=0x0B 1..0=3
DEBUG::      Processing line: amoxor.h  rd rs1 rs2 aq rl 31..29=1 28..27=0 14..12=1 6..2=0x0B 1..0=3
DEBUG::      Processing line: amoand.h  rd rs1 rs2 aq rl 31..29=3 28..27=0 14..12=1 6..2=0x0B 1..0=3
DEBUG::      Processing line: amoor.h   rd rs1 rs2 aq rl 31..29=2 28..27=0 14..12=1 6..2=0x0B 1..0=3
DEBUG::      Processing line: amomin.h  rd rs1 rs2 aq rl 31..29=4 28..27=0 14..12=1 6..2=0x0B 1..0=3
DEBUG::      Processing line: amomax.h  rd rs1 rs2 aq rl 31..29=5 28..27=0 14..12=1 6..2=0x0B 1..0=3
DEBUG::      Processing line: amominu.h rd rs1 rs2 aq rl 31..29=6 28..27=0 14..12=1 6..2=0x0B 1..0=3
DEBUG::      Processing line: amomaxu.h rd rs1 rs2 aq rl 31..29=7 28..27=0 14..12=1 6..2=0x0B 1..0=3
DEBUG::      Processing line: amocas.h  rd rs1 rs2 aq rl 31..29=1 28..27=1 14..12=1 6..2=0x0B 1..0=3
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv_uve_stream for standard instructions
DEBUG::      Processing line: ss.ld.b  vd rs1 rs2 rs3  26..25=3 14=1 13..12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.ld.h  vd rs1 rs2 rs3  26..25=3 14=1 13..12=1 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.ld.w  vd rs1 rs2 rs3  26..25=3 14=1 13..12=2 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.ld.d  vd rs1 rs2 rs3  26..25=3 14=1 13..12=3 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.st.b  vd rs1 rs2 rs3  26..25=3 14=0 13..12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.st.h  vd rs1 rs2 rs3  26..25=3 14=0 13..12=1 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.st.w  vd rs1 rs2 rs3  26..25=3 14=0 13..12=2 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.st.d  vd rs1 rs2 rs3  26..25=3 14=0 13..12=3 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.sta.ld.b vd rs1 rs2 rs3  26..25=2 14=1 13..12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.sta.ld.h vd rs1 rs2 rs3  26..25=2 14=1 13..12=1 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.sta.ld.w vd rs1 rs2 rs3  26..25=2 14=1 13..12=2 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.sta.ld.d vd rs1 rs2 rs3  26..25=2 14=1 13..12=3 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.sta.st.b vd rs1 rs2 rs3  26..25=2 14=0 13..12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.sta.st.h vd rs1 rs2 rs3  26..25=2 14=0 13..12=1 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.sta.st.w vd rs1 rs2 rs3  26..25=2 14=0 13..12=2 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.sta.st.d vd rs1 rs2 rs3  26..25=2 14=0 13..12=3 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.app vd rs1 rs2 rs3  26..25=0 14=0 13..12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.app.mod.siz.inc vd rs1 rs3 26..25=0 24..22=0 21..20=0 14=1 13=0 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.app.mod.siz.dec vd rs1 rs3 26..25=0 24..22=1 21..20=0 14=1 13=0 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.app.mod.str.inc vd rs1 rs3 26..25=0 24..22=0 21..20=1 14=1 13=0 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.app.mod.str.dec vd rs1 rs3 26..25=0 24..22=1 21..20=1 14=1 13=0 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.app.mod.ofs.inc vd rs1 rs3 26..25=0 24..22=0 21..20=2 14=1 13=0 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.app.mod.ofs.dec vd rs1 rs3 26..25=0 24..22=1 21..20=2 14=1 13=0 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.app.modl.siz.inc vd rs3    26..25=0 24..22=0 21..20=0 19..15=0  14=1 13=0 12=1 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.app.modl.siz.dec vd rs3    26..25=0 24..22=1 21..20=0 19..15=0  14=1 13=0 12=1 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.app.modl.str.inc vd rs3    26..25=0 24..22=0 21..20=1 19..15=0  14=1 13=0 12=1 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.app.modl.str.dec vd rs3    26..25=0 24..22=1 21..20=1 19..15=0  14=1 13=0 12=1 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.app.modl.ofs.inc vd rs3    26..25=0 24..22=0 21..20=2 19..15=0  14=1 13=0 12=1 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.app.modl.ofs.dec vd rs3    26..25=0 24..22=1 21..20=2 19..15=0  14=1 13=0 12=1 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.app.indl.siz.add vd vs1    31..28=0 27=1 26..25=0 24..22=0 21..20=0 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.app.indl.siz.sub vd vs1    31..28=0 27=1 26..25=0 24..22=1 21..20=0 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.app.indl.siz.inc vd vs1    31..28=0 27=1 26..25=0 24..22=2 21..20=0 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.app.indl.siz.dec vd vs1    31..28=0 27=1 26..25=0 24..22=3 21..20=0 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.app.indl.siz.set vd vs1    31..28=0 27=1 26..25=0 24..22=4 21..20=0 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.app.indl.str.add vd vs1    31..28=0 27=1 26..25=0 24..22=0 21..20=1 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.app.indl.str.sub vd vs1    31..28=0 27=1 26..25=0 24..22=1 21..20=1 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.app.indl.str.inc vd vs1    31..28=0 27=1 26..25=0 24..22=2 21..20=1 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.app.indl.str.dec vd vs1    31..28=0 27=1 26..25=0 24..22=3 21..20=1 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.app.indl.str.set vd vs1    31..28=0 27=1 26..25=0 24..22=4 21..20=1 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.app.indl.ofs.add vd vs1    31..28=0 27=1 26..25=0 24..22=0 21..20=2 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.app.indl.ofs.sub vd vs1    31..28=0 27=1 26..25=0 24..22=1 21..20=2 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.app.indl.ofs.inc vd vs1    31..28=0 27=1 26..25=0 24..22=2 21..20=2 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.app.indl.ofs.dec vd vs1    31..28=0 27=1 26..25=0 24..22=3 21..20=2 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.app.indl.ofs.set vd vs1    31..28=0 27=1 26..25=0 24..22=4 21..20=2 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.app.ind.siz.add.1  vd vs1  31..28=0 27=0 26..25=0 24..22=0 21..20=0 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.app.ind.siz.sub.1  vd vs1  31..28=0 27=0 26..25=0 24..22=1 21..20=0 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.app.ind.siz.inc.1  vd vs1  31..28=0 27=0 26..25=0 24..22=2 21..20=0 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.app.ind.siz.dec.1  vd vs1  31..28=0 27=0 26..25=0 24..22=3 21..20=0 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.app.ind.siz.set.1  vd vs1  31..28=0 27=0 26..25=0 24..22=4 21..20=0 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.app.ind.str.add.1  vd vs1  31..28=0 27=0 26..25=0 24..22=0 21..20=1 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.app.ind.str.sub.1  vd vs1  31..28=0 27=0 26..25=0 24..22=1 21..20=1 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.app.ind.str.inc.1  vd vs1  31..28=0 27=0 26..25=0 24..22=2 21..20=1 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.app.ind.str.dec.1  vd vs1  31..28=0 27=0 26..25=0 24..22=3 21..20=1 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.app.ind.str.set.1  vd vs1  31..28=0 27=0 26..25=0 24..22=4 21..20=1 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.app.ind.ofs.add.1  vd vs1  31..28=0 27=0 26..25=0 24..22=0 21..20=2 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.app.ind.ofs.sub.1  vd vs1  31..28=0 27=0 26..25=0 24..22=1 21..20=2 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.app.ind.ofs.inc.1  vd vs1  31..28=0 27=0 26..25=0 24..22=2 21..20=2 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.app.ind.ofs.dec.1  vd vs1  31..28=0 27=0 26..25=0 24..22=3 21..20=2 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.app.ind.ofs.set.1  vd vs1  31..28=0 27=0 26..25=0 24..22=4 21..20=2 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.app.ind.siz.add.2  vd vs1  31..28=1 27=0 26..25=0 24..22=0 21..20=0 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.app.ind.siz.sub.2  vd vs1  31..28=1 27=0 26..25=0 24..22=1 21..20=0 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.app.ind.siz.inc.2  vd vs1  31..28=1 27=0 26..25=0 24..22=2 21..20=0 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.app.ind.siz.dec.2  vd vs1  31..28=1 27=0 26..25=0 24..22=3 21..20=0 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.app.ind.siz.set.2  vd vs1  31..28=1 27=0 26..25=0 24..22=4 21..20=0 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.app.ind.str.add.2  vd vs1  31..28=1 27=0 26..25=0 24..22=0 21..20=1 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.app.ind.str.sub.2  vd vs1  31..28=1 27=0 26..25=0 24..22=1 21..20=1 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.app.ind.str.inc.2  vd vs1  31..28=1 27=0 26..25=0 24..22=2 21..20=1 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.app.ind.str.dec.2  vd vs1  31..28=1 27=0 26..25=0 24..22=3 21..20=1 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.app.ind.str.set.2  vd vs1  31..28=1 27=0 26..25=0 24..22=4 21..20=1 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.app.ind.ofs.add.2  vd vs1  31..28=1 27=0 26..25=0 24..22=0 21..20=2 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.app.ind.ofs.sub.2  vd vs1  31..28=1 27=0 26..25=0 24..22=1 21..20=2 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.app.ind.ofs.inc.2  vd vs1  31..28=1 27=0 26..25=0 24..22=2 21..20=2 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.app.ind.ofs.dec.2  vd vs1  31..28=1 27=0 26..25=0 24..22=3 21..20=2 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.app.ind.ofs.set.2  vd vs1  31..28=1 27=0 26..25=0 24..22=4 21..20=2 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.app.ind.siz.add.3  vd vs1  31..28=2 27=0 26..25=0 24..22=0 21..20=0 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.app.ind.siz.sub.3  vd vs1  31..28=2 27=0 26..25=0 24..22=1 21..20=0 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.app.ind.siz.inc.3  vd vs1  31..28=2 27=0 26..25=0 24..22=2 21..20=0 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.app.ind.siz.dec.3  vd vs1  31..28=2 27=0 26..25=0 24..22=3 21..20=0 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.app.ind.siz.set.3  vd vs1  31..28=2 27=0 26..25=0 24..22=4 21..20=0 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.app.ind.str.add.3  vd vs1  31..28=2 27=0 26..25=0 24..22=0 21..20=1 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.app.ind.str.sub.3  vd vs1  31..28=2 27=0 26..25=0 24..22=1 21..20=1 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.app.ind.str.inc.3  vd vs1  31..28=2 27=0 26..25=0 24..22=2 21..20=1 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.app.ind.str.dec.3  vd vs1  31..28=2 27=0 26..25=0 24..22=3 21..20=1 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.app.ind.str.set.3  vd vs1  31..28=2 27=0 26..25=0 24..22=4 21..20=1 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.app.ind.ofs.add.3  vd vs1  31..28=2 27=0 26..25=0 24..22=0 21..20=2 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.app.ind.ofs.sub.3  vd vs1  31..28=2 27=0 26..25=0 24..22=1 21..20=2 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.app.ind.ofs.inc.3  vd vs1  31..28=2 27=0 26..25=0 24..22=2 21..20=2 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.app.ind.ofs.dec.3  vd vs1  31..28=2 27=0 26..25=0 24..22=3 21..20=2 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.app.ind.ofs.set.3  vd vs1  31..28=2 27=0 26..25=0 24..22=4 21..20=2 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.app.ind.siz.add.4  vd vs1  31..28=3 27=0 26..25=0 24..22=0 21..20=0 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.app.ind.siz.sub.4  vd vs1  31..28=3 27=0 26..25=0 24..22=1 21..20=0 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.app.ind.siz.inc.4  vd vs1  31..28=3 27=0 26..25=0 24..22=2 21..20=0 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.app.ind.siz.dec.4  vd vs1  31..28=3 27=0 26..25=0 24..22=3 21..20=0 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.app.ind.siz.set.4  vd vs1  31..28=3 27=0 26..25=0 24..22=4 21..20=0 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.app.ind.str.add.4  vd vs1  31..28=3 27=0 26..25=0 24..22=0 21..20=1 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.app.ind.str.sub.4  vd vs1  31..28=3 27=0 26..25=0 24..22=1 21..20=1 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.app.ind.str.inc.4  vd vs1  31..28=3 27=0 26..25=0 24..22=2 21..20=1 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.app.ind.str.dec.4  vd vs1  31..28=3 27=0 26..25=0 24..22=3 21..20=1 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.app.ind.str.set.4  vd vs1  31..28=3 27=0 26..25=0 24..22=4 21..20=1 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.app.ind.ofs.add.4  vd vs1  31..28=3 27=0 26..25=0 24..22=0 21..20=2 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.app.ind.ofs.sub.4  vd vs1  31..28=3 27=0 26..25=0 24..22=1 21..20=2 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.app.ind.ofs.inc.4  vd vs1  31..28=3 27=0 26..25=0 24..22=2 21..20=2 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.app.ind.ofs.dec.4  vd vs1  31..28=3 27=0 26..25=0 24..22=3 21..20=2 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.app.ind.ofs.set.4  vd vs1  31..28=3 27=0 26..25=0 24..22=4 21..20=2 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.app.ind.siz.add.5  vd vs1  31..28=4 27=0 26..25=0 24..22=0 21..20=0 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.app.ind.siz.sub.5  vd vs1  31..28=4 27=0 26..25=0 24..22=1 21..20=0 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.app.ind.siz.inc.5  vd vs1  31..28=4 27=0 26..25=0 24..22=2 21..20=0 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.app.ind.siz.dec.5  vd vs1  31..28=4 27=0 26..25=0 24..22=3 21..20=0 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.app.ind.siz.set.5  vd vs1  31..28=4 27=0 26..25=0 24..22=4 21..20=0 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.app.ind.str.add.5  vd vs1  31..28=4 27=0 26..25=0 24..22=0 21..20=1 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.app.ind.str.sub.5  vd vs1  31..28=4 27=0 26..25=0 24..22=1 21..20=1 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.app.ind.str.inc.5  vd vs1  31..28=4 27=0 26..25=0 24..22=2 21..20=1 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.app.ind.str.dec.5  vd vs1  31..28=4 27=0 26..25=0 24..22=3 21..20=1 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.app.ind.str.set.5  vd vs1  31..28=4 27=0 26..25=0 24..22=4 21..20=1 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.app.ind.ofs.add.5  vd vs1  31..28=4 27=0 26..25=0 24..22=0 21..20=2 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.app.ind.ofs.sub.5  vd vs1  31..28=4 27=0 26..25=0 24..22=1 21..20=2 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.app.ind.ofs.inc.5  vd vs1  31..28=4 27=0 26..25=0 24..22=2 21..20=2 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.app.ind.ofs.dec.5  vd vs1  31..28=4 27=0 26..25=0 24..22=3 21..20=2 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.app.ind.ofs.set.5  vd vs1  31..28=4 27=0 26..25=0 24..22=4 21..20=2 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.app.ind.siz.add.6  vd vs1  31..28=5 27=0 26..25=0 24..22=0 21..20=0 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.app.ind.siz.sub.6  vd vs1  31..28=5 27=0 26..25=0 24..22=1 21..20=0 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.app.ind.siz.inc.6  vd vs1  31..28=5 27=0 26..25=0 24..22=2 21..20=0 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.app.ind.siz.dec.6  vd vs1  31..28=5 27=0 26..25=0 24..22=3 21..20=0 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.app.ind.siz.set.6  vd vs1  31..28=5 27=0 26..25=0 24..22=4 21..20=0 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.app.ind.str.add.6  vd vs1  31..28=5 27=0 26..25=0 24..22=0 21..20=1 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.app.ind.str.sub.6  vd vs1  31..28=5 27=0 26..25=0 24..22=1 21..20=1 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.app.ind.str.inc.6  vd vs1  31..28=5 27=0 26..25=0 24..22=2 21..20=1 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.app.ind.str.dec.6  vd vs1  31..28=5 27=0 26..25=0 24..22=3 21..20=1 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.app.ind.str.set.6  vd vs1  31..28=5 27=0 26..25=0 24..22=4 21..20=1 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.app.ind.ofs.add.6  vd vs1  31..28=5 27=0 26..25=0 24..22=0 21..20=2 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.app.ind.ofs.sub.6  vd vs1  31..28=5 27=0 26..25=0 24..22=1 21..20=2 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.app.ind.ofs.inc.6  vd vs1  31..28=5 27=0 26..25=0 24..22=2 21..20=2 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.app.ind.ofs.dec.6  vd vs1  31..28=5 27=0 26..25=0 24..22=3 21..20=2 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.app.ind.ofs.set.6  vd vs1  31..28=5 27=0 26..25=0 24..22=4 21..20=2 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.app.ind.siz.add.7  vd vs1  31..28=6 27=0 26..25=0 24..22=0 21..20=0 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.app.ind.siz.sub.7  vd vs1  31..28=6 27=0 26..25=0 24..22=1 21..20=0 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.app.ind.siz.inc.7  vd vs1  31..28=6 27=0 26..25=0 24..22=2 21..20=0 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.app.ind.siz.dec.7  vd vs1  31..28=6 27=0 26..25=0 24..22=3 21..20=0 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.app.ind.siz.set.7  vd vs1  31..28=6 27=0 26..25=0 24..22=4 21..20=0 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.app.ind.str.add.7  vd vs1  31..28=6 27=0 26..25=0 24..22=0 21..20=1 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.app.ind.str.sub.7  vd vs1  31..28=6 27=0 26..25=0 24..22=1 21..20=1 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.app.ind.str.inc.7  vd vs1  31..28=6 27=0 26..25=0 24..22=2 21..20=1 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.app.ind.str.dec.7  vd vs1  31..28=6 27=0 26..25=0 24..22=3 21..20=1 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.app.ind.str.set.7  vd vs1  31..28=6 27=0 26..25=0 24..22=4 21..20=1 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.app.ind.ofs.add.7  vd vs1  31..28=6 27=0 26..25=0 24..22=0 21..20=2 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.app.ind.ofs.sub.7  vd vs1  31..28=6 27=0 26..25=0 24..22=1 21..20=2 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.app.ind.ofs.inc.7  vd vs1  31..28=6 27=0 26..25=0 24..22=2 21..20=2 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.app.ind.ofs.dec.7  vd vs1  31..28=6 27=0 26..25=0 24..22=3 21..20=2 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.app.ind.ofs.set.7  vd vs1  31..28=6 27=0 26..25=0 24..22=4 21..20=2 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.app.ind.siz.add.l  vd vs1  31..28=7 27=0 26..25=0 24..22=0 21..20=0 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.app.ind.siz.sub.l  vd vs1  31..28=7 27=0 26..25=0 24..22=1 21..20=0 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.app.ind.siz.inc.l  vd vs1  31..28=7 27=0 26..25=0 24..22=2 21..20=0 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.app.ind.siz.dec.l  vd vs1  31..28=7 27=0 26..25=0 24..22=3 21..20=0 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.app.ind.siz.set.l  vd vs1  31..28=7 27=0 26..25=0 24..22=4 21..20=0 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.app.ind.str.add.l  vd vs1  31..28=7 27=0 26..25=0 24..22=0 21..20=1 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.app.ind.str.sub.l  vd vs1  31..28=7 27=0 26..25=0 24..22=1 21..20=1 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.app.ind.str.inc.l  vd vs1  31..28=7 27=0 26..25=0 24..22=2 21..20=1 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.app.ind.str.dec.l  vd vs1  31..28=7 27=0 26..25=0 24..22=3 21..20=1 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.app.ind.str.set.l  vd vs1  31..28=7 27=0 26..25=0 24..22=4 21..20=1 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.app.ind.ofs.add.l  vd vs1  31..28=7 27=0 26..25=0 24..22=0 21..20=2 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.app.ind.ofs.sub.l  vd vs1  31..28=7 27=0 26..25=0 24..22=1 21..20=2 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.app.ind.ofs.inc.l  vd vs1  31..28=7 27=0 26..25=0 24..22=2 21..20=2 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.app.ind.ofs.dec.l  vd vs1  31..28=7 27=0 26..25=0 24..22=3 21..20=2 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.app.ind.ofs.set.l  vd vs1  31..28=7 27=0 26..25=0 24..22=4 21..20=2 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.end vd rs1 rs2 rs3  26..25=1 14=0 13..12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.end.mod.siz.inc vd rs1 rs3 26..25=1 24..22=0 21..20=0 14=1 13=0 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.end.mod.siz.dec vd rs1 rs3 26..25=1 24..22=1 21..20=0 14=1 13=0 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.end.mod.str.inc vd rs1 rs3 26..25=1 24..22=0 21..20=1 14=1 13=0 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.end.mod.str.dec vd rs1 rs3 26..25=1 24..22=1 21..20=1 14=1 13=0 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.end.mod.ofs.inc vd rs1 rs3 26..25=1 24..22=0 21..20=2 14=1 13=0 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.end.mod.ofs.dec vd rs1 rs3 26..25=1 24..22=1 21..20=2 14=1 13=0 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.end.modl.siz.inc vd rs3    26..25=1 24..22=0 21..20=0 19..15=0  14=1 13=0 12=1 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.end.modl.siz.dec vd rs3    26..25=1 24..22=1 21..20=0 19..15=0  14=1 13=0 12=1 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.end.modl.str.inc vd rs3    26..25=1 24..22=0 21..20=1 19..15=0  14=1 13=0 12=1 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.end.modl.str.dec vd rs3    26..25=1 24..22=1 21..20=1 19..15=0  14=1 13=0 12=1 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.end.modl.ofs.inc vd rs3    26..25=1 24..22=0 21..20=2 19..15=0  14=1 13=0 12=1 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.end.modl.ofs.dec vd rs3    26..25=1 24..22=1 21..20=2 19..15=0  14=1 13=0 12=1 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.end.indl.siz.add vd vs1    31..28=0 27=1 26..25=1 24..22=0 21..20=0 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.end.indl.siz.sub vd vs1    31..28=0 27=1 26..25=1 24..22=1 21..20=0 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.end.indl.siz.inc vd vs1    31..28=0 27=1 26..25=1 24..22=2 21..20=0 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.end.indl.siz.dec vd vs1    31..28=0 27=1 26..25=1 24..22=3 21..20=0 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.end.indl.siz.set vd vs1    31..28=0 27=1 26..25=1 24..22=4 21..20=0 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.end.indl.str.add vd vs1    31..28=0 27=1 26..25=1 24..22=0 21..20=1 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.end.indl.str.sub vd vs1    31..28=0 27=1 26..25=1 24..22=1 21..20=1 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.end.indl.str.inc vd vs1    31..28=0 27=1 26..25=1 24..22=2 21..20=1 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.end.indl.str.dec vd vs1    31..28=0 27=1 26..25=1 24..22=3 21..20=1 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.end.indl.str.set vd vs1    31..28=0 27=1 26..25=1 24..22=4 21..20=1 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.end.indl.ofs.add vd vs1    31..28=0 27=1 26..25=1 24..22=0 21..20=2 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.end.indl.ofs.sub vd vs1    31..28=0 27=1 26..25=1 24..22=1 21..20=2 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.end.indl.ofs.inc vd vs1    31..28=0 27=1 26..25=1 24..22=2 21..20=2 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.end.indl.ofs.dec vd vs1    31..28=0 27=1 26..25=1 24..22=3 21..20=2 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.end.indl.ofs.set vd vs1    31..28=0 27=1 26..25=1 24..22=4 21..20=2 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.end.ind.siz.add.1  vd vs1  31..28=0 27=0 26..25=1 24..22=0 21..20=0 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.end.ind.siz.sub.1  vd vs1  31..28=0 27=0 26..25=1 24..22=1 21..20=0 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.end.ind.siz.inc.1  vd vs1  31..28=0 27=0 26..25=1 24..22=2 21..20=0 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.end.ind.siz.dec.1  vd vs1  31..28=0 27=0 26..25=1 24..22=3 21..20=0 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.end.ind.siz.set.1  vd vs1  31..28=0 27=0 26..25=1 24..22=4 21..20=0 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.end.ind.str.add.1  vd vs1  31..28=0 27=0 26..25=1 24..22=0 21..20=1 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.end.ind.str.sub.1  vd vs1  31..28=0 27=0 26..25=1 24..22=1 21..20=1 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.end.ind.str.inc.1  vd vs1  31..28=0 27=0 26..25=1 24..22=2 21..20=1 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.end.ind.str.dec.1  vd vs1  31..28=0 27=0 26..25=1 24..22=3 21..20=1 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.end.ind.str.set.1  vd vs1  31..28=0 27=0 26..25=1 24..22=4 21..20=1 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.end.ind.ofs.add.1  vd vs1  31..28=0 27=0 26..25=1 24..22=0 21..20=2 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.end.ind.ofs.sub.1  vd vs1  31..28=0 27=0 26..25=1 24..22=1 21..20=2 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.end.ind.ofs.inc.1  vd vs1  31..28=0 27=0 26..25=1 24..22=2 21..20=2 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.end.ind.ofs.dec.1  vd vs1  31..28=0 27=0 26..25=1 24..22=3 21..20=2 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.end.ind.ofs.set.1  vd vs1  31..28=0 27=0 26..25=1 24..22=4 21..20=2 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.end.ind.siz.add.2  vd vs1  31..28=1 27=0 26..25=1 24..22=0 21..20=0 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.end.ind.siz.sub.2  vd vs1  31..28=1 27=0 26..25=1 24..22=1 21..20=0 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.end.ind.siz.inc.2  vd vs1  31..28=1 27=0 26..25=1 24..22=2 21..20=0 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.end.ind.siz.dec.2  vd vs1  31..28=1 27=0 26..25=1 24..22=3 21..20=0 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.end.ind.siz.set.2  vd vs1  31..28=1 27=0 26..25=1 24..22=4 21..20=0 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.end.ind.str.add.2  vd vs1  31..28=1 27=0 26..25=1 24..22=0 21..20=1 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.end.ind.str.sub.2  vd vs1  31..28=1 27=0 26..25=1 24..22=1 21..20=1 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.end.ind.str.inc.2  vd vs1  31..28=1 27=0 26..25=1 24..22=2 21..20=1 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.end.ind.str.dec.2  vd vs1  31..28=1 27=0 26..25=1 24..22=3 21..20=1 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.end.ind.str.set.2  vd vs1  31..28=1 27=0 26..25=1 24..22=4 21..20=1 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.end.ind.ofs.add.2  vd vs1  31..28=1 27=0 26..25=1 24..22=0 21..20=2 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.end.ind.ofs.sub.2  vd vs1  31..28=1 27=0 26..25=1 24..22=1 21..20=2 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.end.ind.ofs.inc.2  vd vs1  31..28=1 27=0 26..25=1 24..22=2 21..20=2 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.end.ind.ofs.dec.2  vd vs1  31..28=1 27=0 26..25=1 24..22=3 21..20=2 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.end.ind.ofs.set.2  vd vs1  31..28=1 27=0 26..25=1 24..22=4 21..20=2 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.end.ind.siz.add.3  vd vs1  31..28=2 27=0 26..25=1 24..22=0 21..20=0 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.end.ind.siz.sub.3  vd vs1  31..28=2 27=0 26..25=1 24..22=1 21..20=0 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.end.ind.siz.inc.3  vd vs1  31..28=2 27=0 26..25=1 24..22=2 21..20=0 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.end.ind.siz.dec.3  vd vs1  31..28=2 27=0 26..25=1 24..22=3 21..20=0 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.end.ind.siz.set.3  vd vs1  31..28=2 27=0 26..25=1 24..22=4 21..20=0 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.end.ind.str.add.3  vd vs1  31..28=2 27=0 26..25=1 24..22=0 21..20=1 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.end.ind.str.sub.3  vd vs1  31..28=2 27=0 26..25=1 24..22=1 21..20=1 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.end.ind.str.inc.3  vd vs1  31..28=2 27=0 26..25=1 24..22=2 21..20=1 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.end.ind.str.dec.3  vd vs1  31..28=2 27=0 26..25=1 24..22=3 21..20=1 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.end.ind.str.set.3  vd vs1  31..28=2 27=0 26..25=1 24..22=4 21..20=1 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.end.ind.ofs.add.3  vd vs1  31..28=2 27=0 26..25=1 24..22=0 21..20=2 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.end.ind.ofs.sub.3  vd vs1  31..28=2 27=0 26..25=1 24..22=1 21..20=2 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.end.ind.ofs.inc.3  vd vs1  31..28=2 27=0 26..25=1 24..22=2 21..20=2 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.end.ind.ofs.dec.3  vd vs1  31..28=2 27=0 26..25=1 24..22=3 21..20=2 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.end.ind.ofs.set.3  vd vs1  31..28=2 27=0 26..25=1 24..22=4 21..20=2 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.end.ind.siz.add.4  vd vs1  31..28=3 27=0 26..25=1 24..22=0 21..20=0 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.end.ind.siz.sub.4  vd vs1  31..28=3 27=0 26..25=1 24..22=1 21..20=0 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.end.ind.siz.inc.4  vd vs1  31..28=3 27=0 26..25=1 24..22=2 21..20=0 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.end.ind.siz.dec.4  vd vs1  31..28=3 27=0 26..25=1 24..22=3 21..20=0 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.end.ind.siz.set.4  vd vs1  31..28=3 27=0 26..25=1 24..22=4 21..20=0 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.end.ind.str.add.4  vd vs1  31..28=3 27=0 26..25=1 24..22=0 21..20=1 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.end.ind.str.sub.4  vd vs1  31..28=3 27=0 26..25=1 24..22=1 21..20=1 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.end.ind.str.inc.4  vd vs1  31..28=3 27=0 26..25=1 24..22=2 21..20=1 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.end.ind.str.dec.4  vd vs1  31..28=3 27=0 26..25=1 24..22=3 21..20=1 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.end.ind.str.set.4  vd vs1  31..28=3 27=0 26..25=1 24..22=4 21..20=1 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.end.ind.ofs.add.4  vd vs1  31..28=3 27=0 26..25=1 24..22=0 21..20=2 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.end.ind.ofs.sub.4  vd vs1  31..28=3 27=0 26..25=1 24..22=1 21..20=2 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.end.ind.ofs.inc.4  vd vs1  31..28=3 27=0 26..25=1 24..22=2 21..20=2 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.end.ind.ofs.dec.4  vd vs1  31..28=3 27=0 26..25=1 24..22=3 21..20=2 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.end.ind.ofs.set.4  vd vs1  31..28=3 27=0 26..25=1 24..22=4 21..20=2 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.end.ind.siz.add.5  vd vs1  31..28=4 27=0 26..25=1 24..22=0 21..20=0 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.end.ind.siz.sub.5  vd vs1  31..28=4 27=0 26..25=1 24..22=1 21..20=0 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.end.ind.siz.inc.5  vd vs1  31..28=4 27=0 26..25=1 24..22=2 21..20=0 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.end.ind.siz.dec.5  vd vs1  31..28=4 27=0 26..25=1 24..22=3 21..20=0 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.end.ind.siz.set.5  vd vs1  31..28=4 27=0 26..25=1 24..22=4 21..20=0 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.end.ind.str.add.5  vd vs1  31..28=4 27=0 26..25=1 24..22=0 21..20=1 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.end.ind.str.sub.5  vd vs1  31..28=4 27=0 26..25=1 24..22=1 21..20=1 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.end.ind.str.inc.5  vd vs1  31..28=4 27=0 26..25=1 24..22=2 21..20=1 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.end.ind.str.dec.5  vd vs1  31..28=4 27=0 26..25=1 24..22=3 21..20=1 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.end.ind.str.set.5  vd vs1  31..28=4 27=0 26..25=1 24..22=4 21..20=1 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.end.ind.ofs.add.5  vd vs1  31..28=4 27=0 26..25=1 24..22=0 21..20=2 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.end.ind.ofs.sub.5  vd vs1  31..28=4 27=0 26..25=1 24..22=1 21..20=2 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.end.ind.ofs.inc.5  vd vs1  31..28=4 27=0 26..25=1 24..22=2 21..20=2 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.end.ind.ofs.dec.5  vd vs1  31..28=4 27=0 26..25=1 24..22=3 21..20=2 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.end.ind.ofs.set.5  vd vs1  31..28=4 27=0 26..25=1 24..22=4 21..20=2 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.end.ind.siz.add.6  vd vs1  31..28=5 27=0 26..25=1 24..22=0 21..20=0 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.end.ind.siz.sub.6  vd vs1  31..28=5 27=0 26..25=1 24..22=1 21..20=0 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.end.ind.siz.inc.6  vd vs1  31..28=5 27=0 26..25=1 24..22=2 21..20=0 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.end.ind.siz.dec.6  vd vs1  31..28=5 27=0 26..25=1 24..22=3 21..20=0 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.end.ind.siz.set.6  vd vs1  31..28=5 27=0 26..25=1 24..22=4 21..20=0 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.end.ind.str.add.6  vd vs1  31..28=5 27=0 26..25=1 24..22=0 21..20=1 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.end.ind.str.sub.6  vd vs1  31..28=5 27=0 26..25=1 24..22=1 21..20=1 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.end.ind.str.inc.6  vd vs1  31..28=5 27=0 26..25=1 24..22=2 21..20=1 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.end.ind.str.dec.6  vd vs1  31..28=5 27=0 26..25=1 24..22=3 21..20=1 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.end.ind.str.set.6  vd vs1  31..28=5 27=0 26..25=1 24..22=4 21..20=1 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.end.ind.ofs.add.6  vd vs1  31..28=5 27=0 26..25=1 24..22=0 21..20=2 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.end.ind.ofs.sub.6  vd vs1  31..28=5 27=0 26..25=1 24..22=1 21..20=2 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.end.ind.ofs.inc.6  vd vs1  31..28=5 27=0 26..25=1 24..22=2 21..20=2 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.end.ind.ofs.dec.6  vd vs1  31..28=5 27=0 26..25=1 24..22=3 21..20=2 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.end.ind.ofs.set.6  vd vs1  31..28=5 27=0 26..25=1 24..22=4 21..20=2 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.end.ind.siz.add.7  vd vs1  31..28=6 27=0 26..25=1 24..22=0 21..20=0 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.end.ind.siz.sub.7  vd vs1  31..28=6 27=0 26..25=1 24..22=1 21..20=0 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.end.ind.siz.inc.7  vd vs1  31..28=6 27=0 26..25=1 24..22=2 21..20=0 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.end.ind.siz.dec.7  vd vs1  31..28=6 27=0 26..25=1 24..22=3 21..20=0 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.end.ind.siz.set.7  vd vs1  31..28=6 27=0 26..25=1 24..22=4 21..20=0 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.end.ind.str.add.7  vd vs1  31..28=6 27=0 26..25=1 24..22=0 21..20=1 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.end.ind.str.sub.7  vd vs1  31..28=6 27=0 26..25=1 24..22=1 21..20=1 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.end.ind.str.inc.7  vd vs1  31..28=6 27=0 26..25=1 24..22=2 21..20=1 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.end.ind.str.dec.7  vd vs1  31..28=6 27=0 26..25=1 24..22=3 21..20=1 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.end.ind.str.set.7  vd vs1  31..28=6 27=0 26..25=1 24..22=4 21..20=1 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.end.ind.ofs.add.7  vd vs1  31..28=6 27=0 26..25=1 24..22=0 21..20=2 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.end.ind.ofs.sub.7  vd vs1  31..28=6 27=0 26..25=1 24..22=1 21..20=2 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.end.ind.ofs.inc.7  vd vs1  31..28=6 27=0 26..25=1 24..22=2 21..20=2 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.end.ind.ofs.dec.7  vd vs1  31..28=6 27=0 26..25=1 24..22=3 21..20=2 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.end.ind.ofs.set.7  vd vs1  31..28=6 27=0 26..25=1 24..22=4 21..20=2 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.end.ind.siz.add.l  vd vs1  31..28=7 27=0 26..25=1 24..22=0 21..20=0 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.end.ind.siz.sub.l  vd vs1  31..28=7 27=0 26..25=1 24..22=1 21..20=0 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.end.ind.siz.inc.l  vd vs1  31..28=7 27=0 26..25=1 24..22=2 21..20=0 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.end.ind.siz.dec.l  vd vs1  31..28=7 27=0 26..25=1 24..22=3 21..20=0 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.end.ind.siz.set.l  vd vs1  31..28=7 27=0 26..25=1 24..22=4 21..20=0 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.end.ind.str.add.l  vd vs1  31..28=7 27=0 26..25=1 24..22=0 21..20=1 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.end.ind.str.sub.l  vd vs1  31..28=7 27=0 26..25=1 24..22=1 21..20=1 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.end.ind.str.inc.l  vd vs1  31..28=7 27=0 26..25=1 24..22=2 21..20=1 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.end.ind.str.dec.l  vd vs1  31..28=7 27=0 26..25=1 24..22=3 21..20=1 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.end.ind.str.set.l  vd vs1  31..28=7 27=0 26..25=1 24..22=4 21..20=1 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.end.ind.ofs.add.l  vd vs1  31..28=7 27=0 26..25=1 24..22=0 21..20=2 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.end.ind.ofs.sub.l  vd vs1  31..28=7 27=0 26..25=1 24..22=1 21..20=2 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.end.ind.ofs.inc.l  vd vs1  31..28=7 27=0 26..25=1 24..22=2 21..20=2 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.end.ind.ofs.dec.l  vd vs1  31..28=7 27=0 26..25=1 24..22=3 21..20=2 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.end.ind.ofs.set.l  vd vs1  31..28=7 27=0 26..25=1 24..22=4 21..20=2 14=1 13=1 12=0 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.cfg.vec vd   31..18=0 17=0 16..15=0 14..13=0 12=1 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.cfg.ind vd   31..18=0 17=1 16..15=0 14..13=0 12=1 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.cfg.mem1 vd  31..18=0 17=0 16..15=1 14..13=0 12=1 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.cfg.mem2 vd  31..18=0 17=0 16..15=2 14..13=0 12=1 6..2=0x2 1..0=3
DEBUG::      Processing line: ss.cfg.mem3 vd  31..18=0 17=0 16..15=3 14..13=0 12=1 6..2=0x2 1..0=3
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv_uve_pred for standard instructions
DEBUG::      Processing line: so.p.zero     pd ps3         31..28=8 24..20=0 19..15=0 14..13=0 12..11=0 6..2=0xA 1..0=3
DEBUG::      Processing line: so.p.one      pd ps3         31..28=8 24..20=0 19..15=0 14..13=0 12..11=1 6..2=0xA 1..0=3
DEBUG::      Processing line: so.p.vr       pd vs1 ps3     31..28=8 24..20=0 14..13=0 12..11=2 6..2=0xA 1..0=3
DEBUG::      Processing line: so.p.not      pd ps1 ps3     31..28=8 24..20=0 19=0 14..13=0 12..11=3 6..2=0xA 1..0=3
DEBUG::      Processing line: so.p.mv       pd ps1 ps3     31..28=8 24..20=0 19=0 14..13=1 12..11=0 6..2=0xA 1..0=3
DEBUG::      Processing line: so.p.mvt      pd ps1 ps3     31..28=8 24..20=0 19=0 14..13=1 12..11=1 6..2=0xA 1..0=3
DEBUG::      Processing line: so.p.cv.b pd ps1     31..28=8 27..25=0 24..22=0 21..20=0 19=0 14..13=1 12..11=2 6..2=0xA 1..0=3
DEBUG::      Processing line: so.p.cv.h pd ps1     31..28=8 27..25=0 24..22=0 21..20=1 19=0 14..13=1 12..11=2 6..2=0xA 1..0=3
DEBUG::      Processing line: so.p.cv.w pd ps1     31..28=8 27..25=0 24..22=0 21..20=2 19=0 14..13=1 12..11=2 6..2=0xA 1..0=3
DEBUG::      Processing line: so.p.cv.d pd ps1     31..28=8 27..25=0 24..22=0 21..20=3 19=0 14..13=1 12..11=2 6..2=0xA 1..0=3
DEBUG::      Processing line: so.p.egt.us  pd vs1 vs2 ps3 31..28=8 14=1 13..12=0 11=1 6..2=0xA 1..0=3
DEBUG::      Processing line: so.p.egt.fp  pd vs1 vs2 ps3 31..28=8 14=1 13..12=1 11=1 6..2=0xA 1..0=3
DEBUG::      Processing line: so.p.egt.sg  pd vs1 vs2 ps3 31..28=8 14=1 13..12=2 11=1 6..2=0xA 1..0=3
DEBUG::      Processing line: so.p.egts.us pd vs1 rs2 ps3 31..28=8 14=1 13..12=0 11=0 6..2=0xA 1..0=3
DEBUG::      Processing line: so.p.egts.fp pd vs1 rs2 ps3 31..28=8 14=1 13..12=1 11=0 6..2=0xA 1..0=3
DEBUG::      Processing line: so.p.egts.sg pd vs1 rs2 ps3 31..28=8 14=1 13..12=2 11=0 6..2=0xA 1..0=3
DEBUG::      Processing line: so.p.eq.us   pd vs1 vs2 ps3 31..28=9 14=0 13..12=0 11=1 6..2=0xA 1..0=3
DEBUG::      Processing line: so.p.eq.fp   pd vs1 vs2 ps3 31..28=9 14=0 13..12=1 11=1 6..2=0xA 1..0=3
DEBUG::      Processing line: so.p.eq.sg   pd vs1 vs2 ps3 31..28=9 14=0 13..12=2 11=1 6..2=0xA 1..0=3
DEBUG::      Processing line: so.p.eqs.us  pd vs1 rs2 ps3 31..28=9 14=0 13..12=0 11=0 6..2=0xA 1..0=3
DEBUG::      Processing line: so.p.eqs.fp  pd vs1 rs2 ps3 31..28=9 14=0 13..12=1 11=0 6..2=0xA 1..0=3
DEBUG::      Processing line: so.p.eqs.sg  pd vs1 rs2 ps3 31..28=9 14=0 13..12=2 11=0 6..2=0xA 1..0=3
DEBUG::      Processing line: so.p.lt.us   pd vs1 vs2 ps3 31..28=9 14=1 13..12=0 11=1 6..2=0xA 1..0=3
DEBUG::      Processing line: so.p.lt.fp   pd vs1 vs2 ps3 31..28=9 14=1 13..12=1 11=1 6..2=0xA 1..0=3
DEBUG::      Processing line: so.p.lt.sg   pd vs1 vs2 ps3 31..28=9 14=1 13..12=2 11=1 6..2=0xA 1..0=3
DEBUG::      Processing line: so.p.lts.us  pd vs1 rs2 ps3 31..28=9 14=1 13..12=0 11=0 6..2=0xA 1..0=3
DEBUG::      Processing line: so.p.lts.fp  pd vs1 rs2 ps3 31..28=9 14=1 13..12=1 11=0 6..2=0xA 1..0=3
DEBUG::      Processing line: so.p.lts.sg  pd vs1 rs2 ps3 31..28=9 14=1 13..12=2 11=0 6..2=0xA 1..0=3
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv_uve_mem for standard instructions
DEBUG::      Processing line: so.v.ld.b       vd rs1 rs2        31..26=40 25=0             14=0     13..12=0 6..2=0xA 1..0=3
DEBUG::      Processing line: so.v.ld.h       vd rs1 rs2        31..26=40 25=0             14=0     13..12=1 6..2=0xA 1..0=3
DEBUG::      Processing line: so.v.ld.w       vd rs1 rs2        31..26=40 25=0             14=0     13..12=2 6..2=0xA 1..0=3
DEBUG::      Processing line: so.v.ld.d       vd rs1 rs2        31..26=40 25=0             14=0     13..12=3 6..2=0xA 1..0=3
DEBUG::      Processing line: so.v.ld.s.b       vd rs1 rs2        31..26=40 25=1             14=0     13..12=0 6..2=0xA 1..0=3
DEBUG::      Processing line: so.v.ld.s.h       vd rs1 rs2        31..26=40 25=1             14=0     13..12=1 6..2=0xA 1..0=3
DEBUG::      Processing line: so.v.ld.s.w       vd rs1 rs2        31..26=40 25=1             14=0     13..12=2 6..2=0xA 1..0=3
DEBUG::      Processing line: so.v.ld.s.d       vd rs1 rs2        31..26=40 25=1             14=0     13..12=3 6..2=0xA 1..0=3
DEBUG::      Processing line: so.v.st                 vd rs1 rs2        31..26=41 25=0             14=0     13..12=0         6..2=0xA 1..0=3
DEBUG::      Processing line: so.v.st.s                 vd rs1 rs2        31..26=41 25=1             14=0     13..12=0         6..2=0xA 1..0=3
DEBUG::      Processing line: so.v.dp.b             vd rs1 ps2        31..26=43 25..23=0             14=0     13..12=0 6..2=0xA 1..0=3
DEBUG::      Processing line: so.v.dp.h             vd rs1 ps2        31..26=43 25..23=0             14=0     13..12=1 6..2=0xA 1..0=3
DEBUG::      Processing line: so.v.dp.w             vd rs1 ps2        31..26=43 25..23=0             14=0     13..12=2 6..2=0xA 1..0=3
DEBUG::      Processing line: so.v.dp.d             vd rs1 ps2        31..26=43 25..23=0             14=0     13..12=3 6..2=0xA 1..0=3
DEBUG::      Processing line: so.v.mv                 vd vs1 ps2        31..26=42 25..23=0             14=0 13..12=0         6..2=0xA 1..0=3
DEBUG::      Processing line: so.v.mv.stream                 vd vs1 ps2        31..26=42 25..23=0             14=1 13..12=0         6..2=0xA 1..0=3
DEBUG::      Processing line: so.v.mvt                vd vs1 ps2        31..26=42 25..23=1             14=0 13..12=0         6..2=0xA 1..0=3
DEBUG::      Processing line: so.v.mvt.stream                vd vs1 ps2        31..26=42 25..23=1             14=1 13..12=0         6..2=0xA 1..0=3
DEBUG::      Processing line: so.v.mvvs                     rd vs1 22..20=0   31..26=42 25..23=2             14=0     13..12=0         6..2=0xA 1..0=3
DEBUG::      Processing line: so.v.mvsv.b           vd rs1 22..20=0   31..26=42 25..23=3             14=0     13..12=0 6..2=0xA 1..0=3
DEBUG::      Processing line: so.v.mvsv.h           vd rs1 22..20=0   31..26=42 25..23=3             14=0     13..12=1 6..2=0xA 1..0=3
DEBUG::      Processing line: so.v.mvsv.w           vd rs1 22..20=0   31..26=42 25..23=3             14=0     13..12=2 6..2=0xA 1..0=3
DEBUG::      Processing line: so.v.mvsv.d           vd rs1 22..20=0   31..26=42 25..23=3             14=0     13..12=3 6..2=0xA 1..0=3
DEBUG::      Processing line: so.v.cv.us.b    vd vs1 22..20=0   31..26=42 25=1 24..23=0   14=0 13..12=0 6..2=0xA 1..0=3
DEBUG::      Processing line: so.v.cv.us.h    vd vs1 22..20=0   31..26=42 25=1 24..23=0   14=0 13..12=1 6..2=0xA 1..0=3
DEBUG::      Processing line: so.v.cv.us.w    vd vs1 22..20=0   31..26=42 25=1 24..23=0   14=0 13..12=2 6..2=0xA 1..0=3
DEBUG::      Processing line: so.v.cv.us.d    vd vs1 22..20=0   31..26=42 25=1 24..23=0   14=0 13..12=3 6..2=0xA 1..0=3
DEBUG::      Processing line: so.v.cv.us.stream.b    vd vs1 22..20=0   31..26=42 25=1 24..23=0   14=1 13..12=0 6..2=0xA 1..0=3
DEBUG::      Processing line: so.v.cv.us.stream.h    vd vs1 22..20=0   31..26=42 25=1 24..23=0   14=1 13..12=1 6..2=0xA 1..0=3
DEBUG::      Processing line: so.v.cv.us.stream.w    vd vs1 22..20=0   31..26=42 25=1 24..23=0   14=1 13..12=2 6..2=0xA 1..0=3
DEBUG::      Processing line: so.v.cv.us.stream.d    vd vs1 22..20=0   31..26=42 25=1 24..23=0   14=1 13..12=3 6..2=0xA 1..0=3
DEBUG::      Processing line: so.v.cv.fp.b    vd vs1 22..20=0   31..26=42 25=1 24..23=1   14=0 13..12=0 6..2=0xA 1..0=3
DEBUG::      Processing line: so.v.cv.fp.h    vd vs1 22..20=0   31..26=42 25=1 24..23=1   14=0 13..12=1 6..2=0xA 1..0=3
DEBUG::      Processing line: so.v.cv.fp.w    vd vs1 22..20=0   31..26=42 25=1 24..23=1   14=0 13..12=2 6..2=0xA 1..0=3
DEBUG::      Processing line: so.v.cv.fp.d    vd vs1 22..20=0   31..26=42 25=1 24..23=1   14=0 13..12=3 6..2=0xA 1..0=3
DEBUG::      Processing line: so.v.cv.fp.stream.b    vd vs1 22..20=0   31..26=42 25=1 24..23=1   14=1 13..12=0 6..2=0xA 1..0=3
DEBUG::      Processing line: so.v.cv.fp.stream.h    vd vs1 22..20=0   31..26=42 25=1 24..23=1   14=1 13..12=1 6..2=0xA 1..0=3
DEBUG::      Processing line: so.v.cv.fp.stream.w    vd vs1 22..20=0   31..26=42 25=1 24..23=1   14=1 13..12=2 6..2=0xA 1..0=3
DEBUG::      Processing line: so.v.cv.fp.stream.d    vd vs1 22..20=0   31..26=42 25=1 24..23=1   14=1 13..12=3 6..2=0xA 1..0=3
DEBUG::      Processing line: so.v.cv.sg.b    vd vs1 22..20=0   31..26=42 25=1 24..23=2   14=0 13..12=0 6..2=0xA 1..0=3
DEBUG::      Processing line: so.v.cv.sg.h    vd vs1 22..20=0   31..26=42 25=1 24..23=2   14=0 13..12=1 6..2=0xA 1..0=3
DEBUG::      Processing line: so.v.cv.sg.w    vd vs1 22..20=0   31..26=42 25=1 24..23=2   14=0 13..12=2 6..2=0xA 1..0=3
DEBUG::      Processing line: so.v.cv.sg.d    vd vs1 22..20=0   31..26=42 25=1 24..23=2   14=0 13..12=3 6..2=0xA 1..0=3
DEBUG::      Processing line: so.v.cv.sg.stream.b    vd vs1 22..20=0   31..26=42 25=1 24..23=2   14=1 13..12=0 6..2=0xA 1..0=3
DEBUG::      Processing line: so.v.cv.sg.stream.h    vd vs1 22..20=0   31..26=42 25=1 24..23=2   14=1 13..12=1 6..2=0xA 1..0=3
DEBUG::      Processing line: so.v.cv.sg.stream.w    vd vs1 22..20=0   31..26=42 25=1 24..23=2   14=1 13..12=2 6..2=0xA 1..0=3
DEBUG::      Processing line: so.v.cv.sg.stream.d    vd vs1 22..20=0   31..26=42 25=1 24..23=2   14=1 13..12=3 6..2=0xA 1..0=3
DEBUG::      Processing line: so.c.setvl  rd rs1 24..20=0 14..12=0  31..25=88 6..2=0xA 1..0=3
DEBUG::      Processing line: so.c.getvl  rd 24..15=0 14..12=7  31..25=88 6..2=0xA 1..0=3
DEBUG::      Processing line: so.c.suspd  vd 24..15=0 14..12=1  31..25=88 6..2=0xA 1..0=3
DEBUG::      Processing line: so.c.resum  vd 24..15=0 14..12=2  31..25=88 6..2=0xA 1..0=3
DEBUG::      Processing line: so.c.break  vd 24..15=0 14..12=3  31..25=88 6..2=0xA 1..0=3
DEBUG::      Processing line: so.c.vload  vd 24..15=0 14..12=4  31..25=88 6..2=0xA 1..0=3
DEBUG::      Processing line: so.c.vstor  vd 24..15=0 14..12=5  31..25=88 6..2=0xA 1..0=3
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv_uve_branch for standard instructions
DEBUG::      Processing line: so.b.ndc.1  vs1 imm12aHi imm12aLo 31..29=0x7   21=1 20=0 14=0 13=0   12=0 6..2=0xA 1..0=3
DEBUG::      Processing line: so.b.ndc.2  vs1 imm12aHi imm12aLo 31..29=0x7   21=1 20=0 14=0 13=1   12=0 6..2=0xA 1..0=3
DEBUG::      Processing line: so.b.ndc.3  vs1 imm12aHi imm12aLo 31..29=0x7   21=1 20=0 14=1 13=0   12=0 6..2=0xA 1..0=3
DEBUG::      Processing line: so.b.ndc.4  vs1 imm12aHi imm12aLo 31..29=0x7   21=1 20=0 14=1 13=1   12=0 6..2=0xA 1..0=3
DEBUG::      Processing line: so.b.ndc.5  vs1 imm12aHi imm12aLo 31..29=0x7   21=1 20=1 14=0 13=0   12=0 6..2=0xA 1..0=3
DEBUG::      Processing line: so.b.ndc.6  vs1 imm12aHi imm12aLo 31..29=0x7   21=1 20=1 14=0 13=1   12=0 6..2=0xA 1..0=3
DEBUG::      Processing line: so.b.ndc.7  vs1 imm12aHi imm12aLo 31..29=0x7   21=1 20=1 14=1 13=0   12=0 6..2=0xA 1..0=3
DEBUG::      Processing line: so.b.dc.1   vs1 imm12aHi imm12aLo 31..29=0x7   21=0 20=0 14=0 13=0   12=0 6..2=0xA 1..0=3
DEBUG::      Processing line: so.b.dc.2   vs1 imm12aHi imm12aLo 31..29=0x7   21=0 20=0 14=0 13=1   12=0 6..2=0xA 1..0=3
DEBUG::      Processing line: so.b.dc.3   vs1 imm12aHi imm12aLo 31..29=0x7   21=0 20=0 14=1 13=0   12=0 6..2=0xA 1..0=3
DEBUG::      Processing line: so.b.dc.4   vs1 imm12aHi imm12aLo 31..29=0x7   21=0 20=0 14=1 13=1   12=0 6..2=0xA 1..0=3
DEBUG::      Processing line: so.b.dc.5   vs1 imm12aHi imm12aLo 31..29=0x7   21=0 20=1 14=0 13=0   12=0 6..2=0xA 1..0=3
DEBUG::      Processing line: so.b.dc.6   vs1 imm12aHi imm12aLo 31..29=0x7   21=0 20=1 14=0 13=1   12=0 6..2=0xA 1..0=3
DEBUG::      Processing line: so.b.dc.7   vs1 imm12aHi imm12aLo 31..29=0x7   21=0 20=1 14=1 13=0   12=0 6..2=0xA 1..0=3
DEBUG::      Processing line: so.b.nc     vs1 imm12aHi imm12aLo 31..29=0x7   21=1 20=1 14=1 13=1   12=0 6..2=0xA 1..0=3
DEBUG::      Processing line: so.b.c      vs1 imm12aHi imm12aLo 31..29=0x7   21=0 20=1 14=1 13=1   12=0 6..2=0xA 1..0=3
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv_uve_arith for standard instructions
DEBUG::      Processing line: so.a.add.us       vd vs1 vs2 ps3       31..28=0 14=0 13..12=0 6..2=0xA 1..0=3
DEBUG::      Processing line: so.a.add.fp       vd vs1 vs2 ps3       31..28=0 14=0 13..12=1 6..2=0xA 1..0=3
DEBUG::      Processing line: so.a.add.sg       vd vs1 vs2 ps3       31..28=0 14=0 13..12=2 6..2=0xA 1..0=3
DEBUG::      Processing line: so.a.sub.us       vd vs1 vs2 ps3       31..28=0 14=1 13..12=0 6..2=0xA 1..0=3
DEBUG::      Processing line: so.a.sub.fp       vd vs1 vs2 ps3       31..28=0 14=1 13..12=1 6..2=0xA 1..0=3
DEBUG::      Processing line: so.a.sub.sg       vd vs1 vs2 ps3       31..28=0 14=1 13..12=2 6..2=0xA 1..0=3
DEBUG::      Processing line: so.a.mul.us       vd vs1 vs2 ps3       31..28=1 14=0 13..12=0 6..2=0xA 1..0=3
DEBUG::      Processing line: so.a.mul.fp       vd vs1 vs2 ps3       31..28=1 14=0 13..12=1 6..2=0xA 1..0=3
DEBUG::      Processing line: so.a.mul.sg       vd vs1 vs2 ps3       31..28=1 14=0 13..12=2 6..2=0xA 1..0=3
DEBUG::      Processing line: so.a.div.us       vd vs1 vs2 ps3       31..28=1 14=1 13..12=0 6..2=0xA 1..0=3
DEBUG::      Processing line: so.a.div.fp       vd vs1 vs2 ps3       31..28=1 14=1 13..12=1 6..2=0xA 1..0=3
DEBUG::      Processing line: so.a.div.sg       vd vs1 vs2 ps3       31..28=1 14=1 13..12=2 6..2=0xA 1..0=3
DEBUG::      Processing line: so.a.adde.us  vd vs1 ps3         31..28=2 24..21=0 20=0 14=0 13..12=0 6..2=0xA 1..0=3
DEBUG::      Processing line: so.a.adde.fp  vd vs1 ps3         31..28=2 24..21=0 20=0 14=0 13..12=1 6..2=0xA 1..0=3
DEBUG::      Processing line: so.a.adde.sg  vd vs1 ps3         31..28=2 24..21=0 20=0 14=0 13..12=2 6..2=0xA 1..0=3
DEBUG::      Processing line: so.a.adde.acc.us  vd vs1 ps3         31..28=2 24..21=0 20=1 14=0 13..12=0 6..2=0xA 1..0=3
DEBUG::      Processing line: so.a.adde.acc.fp  vd vs1 ps3         31..28=2 24..21=0 20=1 14=0 13..12=1 6..2=0xA 1..0=3
DEBUG::      Processing line: so.a.adde.acc.sg  vd vs1 ps3         31..28=2 24..21=0 20=1 14=0 13..12=2 6..2=0xA 1..0=3
DEBUG::      Processing line: so.a.adds.us  rd vs1 ps3         31..28=2 24..21=0 20=0 14=1 13..12=0 6..2=0xA 1..0=3
DEBUG::      Processing line: so.a.adds.fp  rd vs1 ps3         31..28=2 24..21=0 20=0 14=1 13..12=1 6..2=0xA 1..0=3
DEBUG::      Processing line: so.a.adds.sg  rd vs1 ps3         31..28=2 24..21=0 20=0 14=1 13..12=2 6..2=0xA 1..0=3
DEBUG::      Processing line: so.a.adds.acc.us  rd vs1 ps3         31..28=2 24..21=0 20=1 14=1 13..12=0 6..2=0xA 1..0=3
DEBUG::      Processing line: so.a.adds.acc.fp  rd vs1 ps3         31..28=2 24..21=0 20=1 14=1 13..12=1 6..2=0xA 1..0=3
DEBUG::      Processing line: so.a.adds.acc.sg  rd vs1 ps3         31..28=2 24..21=0 20=1 14=1 13..12=2 6..2=0xA 1..0=3
DEBUG::      Processing line: so.a.abs.fp       vd vs1 ps3           31..28=3 24..20=0 14..13=0 12=1 6..2=0xA 1..0=3
DEBUG::      Processing line: so.a.abs.sg       vd vs1 ps3           31..28=3 24..20=0 14..13=0 12=0 6..2=0xA 1..0=3
DEBUG::      Processing line: so.a.mac.us       vd vs1 vs2 ps3       31..28=3 14=1 13..12=0 6..2=0xA 1..0=3
DEBUG::      Processing line: so.a.mac.fp       vd vs1 vs2 ps3       31..28=3 14=1 13..12=1 6..2=0xA 1..0=3
DEBUG::      Processing line: so.a.mac.sg       vd vs1 vs2 ps3       31..28=3 14=1 13..12=2 6..2=0xA 1..0=3
DEBUG::      Processing line: so.a.nand      vd vs1 vs2 ps3       31..28=12 14..12=0 6..2=0xA 1..0=3
DEBUG::      Processing line: so.a.and       vd vs1 vs2 ps3       31..28=12 14..12=1 6..2=0xA 1..0=3
DEBUG::      Processing line: so.a.nor       vd vs1 vs2 ps3       31..28=12 14..12=2 6..2=0xA 1..0=3
DEBUG::      Processing line: so.a.or        vd vs1 vs2 ps3       31..28=12 14..12=3 6..2=0xA 1..0=3
DEBUG::      Processing line: so.a.not       vd vs1     ps3       31..28=12 14..12=4 6..2=0xA 1..0=3  24..20=0
DEBUG::      Processing line: so.a.xor       vd vs1 vs2 ps3       31..28=12 14..12=5 6..2=0xA 1..0=3
DEBUG::      Processing line: so.a.sll       vd vs1 vs2 ps3       31..28=13 14..12=0 6..2=0xA 1..0=3
DEBUG::      Processing line: so.a.slls      vd vs1 rs2 ps3       31..28=13 14..12=1 6..2=0xA 1..0=3
DEBUG::      Processing line: so.a.srl       vd vs1 vs2 ps3       31..28=13 14..12=2 6..2=0xA 1..0=3
DEBUG::      Processing line: so.a.srls      vd vs1 rs2 ps3       31..28=13 14..12=3 6..2=0xA 1..0=3
DEBUG::      Processing line: so.a.sra       vd vs1 vs2 ps3       31..28=13 14..12=4 6..2=0xA 1..0=3
DEBUG::      Processing line: so.a.sras      vd vs1 rs2 ps3       31..28=13 14..12=5 6..2=0xA 1..0=3
DEBUG::      Processing line: so.a.min.us       vd vs1 vs2 ps3       31..28=4 14=0 13..12=0 6..2=0xA 1..0=3
DEBUG::      Processing line: so.a.min.fp       vd vs1 vs2 ps3       31..28=4 14=0 13..12=1 6..2=0xA 1..0=3
DEBUG::      Processing line: so.a.min.sg       vd vs1 vs2 ps3       31..28=4 14=0 13..12=2 6..2=0xA 1..0=3
DEBUG::      Processing line: so.a.max.us       vd vs1 vs2 ps3       31..28=4 14=1 13..12=0 6..2=0xA 1..0=3
DEBUG::      Processing line: so.a.max.fp       vd vs1 vs2 ps3       31..28=4 14=1 13..12=1 6..2=0xA 1..0=3
DEBUG::      Processing line: so.a.max.sg       vd vs1 vs2 ps3       31..28=4 14=1 13..12=2 6..2=0xA 1..0=3
DEBUG::      Processing line: so.a.mine.us      vd vs1     ps3       31..28=5 14=0 13..12=0 6..2=0xA 1..0=3   24..20=0
DEBUG::      Processing line: so.a.mine.fp      vd vs1     ps3       31..28=5 14=0 13..12=1 6..2=0xA 1..0=3   24..20=0
DEBUG::      Processing line: so.a.mine.sg      vd vs1     ps3       31..28=5 14=0 13..12=2 6..2=0xA 1..0=3   24..20=0
DEBUG::      Processing line: so.a.maxe.us      vd vs1     ps3       31..28=5 14=1 13..12=0 6..2=0xA 1..0=3   24..20=0
DEBUG::      Processing line: so.a.maxe.fp      vd vs1     ps3       31..28=5 14=1 13..12=1 6..2=0xA 1..0=3   24..20=0
DEBUG::      Processing line: so.a.maxe.sg      vd vs1     ps3       31..28=5 14=1 13..12=2 6..2=0xA 1..0=3   24..20=0
DEBUG::      Processing line: so.a.inc.us       vd vs1     ps3       31..28=6 14=0 13..12=0 6..2=0xA 1..0=3   24..20=0
DEBUG::      Processing line: so.a.inc.fp       vd vs1     ps3       31..28=6 14=0 13..12=1 6..2=0xA 1..0=3   24..20=0
DEBUG::      Processing line: so.a.inc.sg       vd vs1     ps3       31..28=6 14=0 13..12=2 6..2=0xA 1..0=3   24..20=0
DEBUG::      Processing line: so.a.dec.us       vd vs1     ps3       31..28=6 14=1 13..12=0 6..2=0xA 1..0=3   24..20=0
DEBUG::      Processing line: so.a.dec.fp       vd vs1     ps3       31..28=6 14=1 13..12=1 6..2=0xA 1..0=3   24..20=0
DEBUG::      Processing line: so.a.dec.sg       vd vs1     ps3       31..28=6 14=1 13..12=2 6..2=0xA 1..0=3   24..20=0
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv_smrnmi for standard instructions
DEBUG::      Processing line: mnret     11..7=0 19..15=0 31..20=0x702 14..12=0 6..2=0x1C 1..0=3
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv_q_zfa for standard instructions
DEBUG::      Processing line: fli.q        rd rs1 24..20=1 31..27=0x1E 14..12=0 26..25=3 6..2=0x14 1..0=3
DEBUG::      Processing line: fminm.q      rd rs1 rs2      31..27=0x05 14..12=2 26..25=3 6..2=0x14 1..0=3
DEBUG::      Processing line: fmaxm.q      rd rs1 rs2      31..27=0x05 14..12=3 26..25=3 6..2=0x14 1..0=3
DEBUG::      Processing line: fround.q     rd rs1 24..20=4 31..27=0x08 rm       26..25=3 6..2=0x14 1..0=3
DEBUG::      Processing line: froundnx.q   rd rs1 24..20=5 31..27=0x08 rm       26..25=3 6..2=0x14 1..0=3
DEBUG::      Processing line: fleq.q       rd rs1 rs2      31..27=0x14 14..12=4 26..25=3 6..2=0x14 1..0=3
DEBUG::      Processing line: fltq.q       rd rs1 rs2      31..27=0x14 14..12=5 26..25=3 6..2=0x14 1..0=3
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv_f_zfa for standard instructions
DEBUG::      Processing line: fli.s        rd rs1 24..20=1 31..27=0x1E 14..12=0 26..25=0 6..2=0x14 1..0=3
DEBUG::      Processing line: fminm.s      rd rs1 rs2      31..27=0x05 14..12=2 26..25=0 6..2=0x14 1..0=3
DEBUG::      Processing line: fmaxm.s      rd rs1 rs2      31..27=0x05 14..12=3 26..25=0 6..2=0x14 1..0=3
DEBUG::      Processing line: fround.s     rd rs1 24..20=4 31..27=0x08 rm       26..25=0 6..2=0x14 1..0=3
DEBUG::      Processing line: froundnx.s   rd rs1 24..20=5 31..27=0x08 rm       26..25=0 6..2=0x14 1..0=3
DEBUG::      Processing line: fleq.s       rd rs1 rs2      31..27=0x14 14..12=4 26..25=0 6..2=0x14 1..0=3
DEBUG::      Processing line: fltq.s       rd rs1 rs2      31..27=0x14 14..12=5 26..25=0 6..2=0x14 1..0=3
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv_d_zfa for standard instructions
DEBUG::      Processing line: fli.d        rd rs1 24..20=1 31..27=0x1E 14..12=0 26..25=1 6..2=0x14 1..0=3
DEBUG::      Processing line: fminm.d      rd rs1 rs2      31..27=0x05 14..12=2 26..25=1 6..2=0x14 1..0=3
DEBUG::      Processing line: fmaxm.d      rd rs1 rs2      31..27=0x05 14..12=3 26..25=1 6..2=0x14 1..0=3
DEBUG::      Processing line: fround.d     rd rs1 24..20=4 31..27=0x08 rm       26..25=1 6..2=0x14 1..0=3
DEBUG::      Processing line: froundnx.d   rd rs1 24..20=5 31..27=0x08 rm       26..25=1 6..2=0x14 1..0=3
DEBUG::      Processing line: fcvtmod.w.d  rd rs1 24..20=8 31..27=0x18 14..12=1 26..25=1 6..2=0x14 1..0=3
DEBUG::      Processing line: fleq.d       rd rs1 rs2      31..27=0x14 14..12=4 26..25=1 6..2=0x14 1..0=3
DEBUG::      Processing line: fltq.d       rd rs1 rs2      31..27=0x14 14..12=5 26..25=1 6..2=0x14 1..0=3
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv_c_zihintntl for standard instructions
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv_c_zicfiss for standard instructions
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv_b for standard instructions
DEBUG::      Processing line: slo        rd rs1 rs2 31..25=16 14..12=1 6..2=0x0C 1..0=3
DEBUG::      Processing line: sro        rd rs1 rs2 31..25=16 14..12=5 6..2=0x0C 1..0=3
DEBUG::      Processing line: sloi       rd rs1 31..26=8  shamtd 14..12=1 6..2=0x04 1..0=3
DEBUG::      Processing line: sroi       rd rs1 31..26=8  shamtd 14..12=5 6..2=0x04 1..0=3
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv64_zpn for standard instructions
DEBUG::      Processing line: add32       31..25=0b0100000    rs2             rs1 14..12=0b010    rd  6..0=0b1110111
DEBUG::      Processing line: insb        31..25=0b1010110  24..23=0b00  imm3 rs1 14..12=0b000    rd  6..0=0b1110111
DEBUG::      Processing line: pkbb16      31..25=0b0000111    rs2             rs1 14..12=0b001    rd  6..0=0b1110111
DEBUG::      Processing line: pktt16      31..25=0b0010111    rs2             rs1 14..12=0b001    rd  6..0=0b1110111
DEBUG::      Processing line: radd32      31..25=0b0000000    rs2             rs1 14..12=0b010    rd  6..0=0b1110111
DEBUG::      Processing line: uradd32     31..25=0b0010000    rs2             rs1 14..12=0b010    rd  6..0=0b1110111
DEBUG::      Processing line: kadd32      31..25=0b0001000    rs2             rs1 14..12=0b010    rd  6..0=0b1110111
DEBUG::      Processing line: ukadd32     31..25=0b0011000    rs2             rs1 14..12=0b010    rd  6..0=0b1110111
DEBUG::      Processing line: sub32       31..25=0b0100001    rs2             rs1 14..12=0b010    rd  6..0=0b1110111
DEBUG::      Processing line: rsub32      31..25=0b0000001    rs2             rs1 14..12=0b010    rd  6..0=0b1110111
DEBUG::      Processing line: ursub32     31..25=0b0010001    rs2             rs1 14..12=0b010    rd  6..0=0b1110111
DEBUG::      Processing line: ksub32      31..25=0b0001001    rs2             rs1 14..12=0b010    rd  6..0=0b1110111
DEBUG::      Processing line: uksub32     31..25=0b0011001    rs2             rs1 14..12=0b010    rd  6..0=0b1110111
DEBUG::      Processing line: cras32      31..25=0b0100010    rs2             rs1 14..12=0b010    rd  6..0=0b1110111
DEBUG::      Processing line: rcras32     31..25=0b0000010    rs2             rs1 14..12=0b010    rd  6..0=0b1110111
DEBUG::      Processing line: urcras32    31..25=0b0010010    rs2             rs1 14..12=0b010    rd  6..0=0b1110111
DEBUG::      Processing line: kcras32     31..25=0b0001010    rs2             rs1 14..12=0b010    rd  6..0=0b1110111
DEBUG::      Processing line: ukcras32    31..25=0b0011010    rs2             rs1 14..12=0b010    rd  6..0=0b1110111
DEBUG::      Processing line: crsa32      31..25=0b0100011    rs2             rs1 14..12=0b010    rd  6..0=0b1110111
DEBUG::      Processing line: rcrsa32     31..25=0b0000011    rs2             rs1 14..12=0b010    rd  6..0=0b1110111
DEBUG::      Processing line: urcrsa32    31..25=0b0010011    rs2             rs1 14..12=0b010    rd  6..0=0b1110111
DEBUG::      Processing line: kcrsa32     31..25=0b0001011    rs2             rs1 14..12=0b010    rd  6..0=0b1110111
DEBUG::      Processing line: ukcrsa32    31..25=0b0011011    rs2             rs1 14..12=0b010    rd  6..0=0b1110111
DEBUG::      Processing line: stas32      31..25=0b1111000    rs2             rs1 14..12=0b010    rd  6..0=0b1110111
DEBUG::      Processing line: rstas32     31..25=0b1011000    rs2             rs1 14..12=0b010    rd  6..0=0b1110111
DEBUG::      Processing line: urstas32    31..25=0b1101000    rs2             rs1 14..12=0b010    rd  6..0=0b1110111
DEBUG::      Processing line: kstas32     31..25=0b1100000    rs2             rs1 14..12=0b010    rd  6..0=0b1110111
DEBUG::      Processing line: ukstas32    31..25=0b1110000    rs2             rs1 14..12=0b010    rd  6..0=0b1110111
DEBUG::      Processing line: stsa32      31..25=0b1111001    rs2             rs1 14..12=0b010    rd  6..0=0b1110111
DEBUG::      Processing line: urstsa32    31..25=0b1101001    rs2             rs1 14..12=0b010    rd  6..0=0b1110111
DEBUG::      Processing line: kstsa32     31..25=0b1100001    rs2             rs1 14..12=0b010    rd  6..0=0b1110111
DEBUG::      Processing line: ukstsa32    31..25=0b1110001    rs2             rs1 14..12=0b010    rd  6..0=0b1110111
DEBUG::      Processing line: smmul       31..25=0b0100000    rs2             rs1 14..12=0b001    rd  6..0=0b1110111
DEBUG::      Processing line: sra32       31..25=0b0101000    rs2             rs1 14..12=0b010    rd  6..0=0b1110111
DEBUG::      Processing line: srai.u      31..26=0b110101     imm6            rs1 14..12=0b001    rd  6..0=0b1110111
DEBUG::      Processing line: srai32      31..25=0b0111000    imm5            rs1 14..12=0b010    rd  6..0=0b1110111
DEBUG::      Processing line: sra32.u     31..25=0b0110000    rs2             rs1 14..12=0b010    rd  6..0=0b1110111
DEBUG::      Processing line: srai32.u    31..25=0b1000000    imm5            rs1 14..12=0b010    rd  6..0=0b1110111
DEBUG::      Processing line: srl32       31..25=0b0101001    rs2             rs1 14..12=0b010    rd  6..0=0b1110111
DEBUG::      Processing line: srli32      31..25=0b0111001    imm5            rs1 14..12=0b010    rd  6..0=0b1110111
DEBUG::      Processing line: srl32.u     31..25=0b0110001    rs2             rs1 14..12=0b010    rd  6..0=0b1110111
DEBUG::      Processing line: sll32       31..25=0b0101010    rs2             rs1 14..12=0b010    rd  6..0=0b1110111
DEBUG::      Processing line: slli32      31..25=0b0111010    imm5            rs1 14..12=0b010    rd  6..0=0b1110111
DEBUG::      Processing line: ksll32      31..25=0b0110010    rs2             rs1 14..12=0b010    rd  6..0=0b1110111
DEBUG::      Processing line: kslli32     31..25=0b1000010    imm5            rs1 14..12=0b010    rd  6..0=0b1110111
DEBUG::      Processing line: kslra32     31..25=0b0101011    rs2             rs1 14..12=0b010    rd  6..0=0b1110111
DEBUG::      Processing line: kslra32.u   31..25=0b0110011    rs2             rs1 14..12=0b010    rd  6..0=0b1110111
DEBUG::      Processing line: smin32      31..25=0b1001000    rs2             rs1 14..12=0b010    rd  6..0=0b1110111
DEBUG::      Processing line: umin32      31..25=0b1010000    rs2             rs1 14..12=0b010    rd  6..0=0b1110111
DEBUG::      Processing line: smax32      31..25=0b1001001    rs2             rs1 14..12=0b010    rd  6..0=0b1110111
DEBUG::      Processing line: khmbb16     31..25=0b1101110    rs2             rs1 14..12=0b001    rd  6..0=0b1110111
DEBUG::      Processing line: khmbt16     31..25=0b1110110    rs2             rs1 14..12=0b001    rd  6..0=0b1110111
DEBUG::      Processing line: khmtt16     31..25=0b1111110    rs2             rs1 14..12=0b001    rd  6..0=0b1110111
DEBUG::      Processing line: kdmbb16     31..25=0b1101101    rs2             rs1 14..12=0b001    rd  6..0=0b1110111
DEBUG::      Processing line: kdmbt16     31..25=0b1110101    rs2             rs1 14..12=0b001    rd  6..0=0b1110111
DEBUG::      Processing line: kdmtt16     31..25=0b1111101    rs2             rs1 14..12=0b001    rd  6..0=0b1110111
DEBUG::      Processing line: kdmabb16    31..25=0b1101100    rs2             rs1 14..12=0b001    rd  6..0=0b1110111
DEBUG::      Processing line: kdmabt16    31..25=0b1110100    rs2             rs1 14..12=0b001    rd  6..0=0b1110111
DEBUG::      Processing line: kdmatt16    31..25=0b1111100    rs2             rs1 14..12=0b001    rd  6..0=0b1110111
DEBUG::      Processing line: smbt32      31..25=0b0001100    rs2             rs1 14..12=0b010    rd  6..0=0b1110111
DEBUG::      Processing line: smtt32      31..25=0b0010100    rs2             rs1 14..12=0b010    rd  6..0=0b1110111
DEBUG::      Processing line: kmabb32     31..25=0b0101101    rs2             rs1 14..12=0b010    rd  6..0=0b1110111
DEBUG::      Processing line: kmabt32     31..25=0b0110101    rs2             rs1 14..12=0b010    rd  6..0=0b1110111
DEBUG::      Processing line: kmatt32     31..25=0b0111101    rs2             rs1 14..12=0b010    rd  6..0=0b1110111
DEBUG::      Processing line: kmda32      31..25=0b0011100    rs2             rs1 14..12=0b010    rd  6..0=0b1110111
DEBUG::      Processing line: kmxda32     31..25=0b0011101    rs2             rs1 14..12=0b010    rd  6..0=0b1110111
DEBUG::      Processing line: kmaxda32    31..25=0b0100101    rs2             rs1 14..12=0b010    rd  6..0=0b1110111
DEBUG::      Processing line: kmads32     31..25=0b0101110    rs2             rs1 14..12=0b010    rd  6..0=0b1110111
DEBUG::      Processing line: kmadrs32    31..25=0b0110110    rs2             rs1 14..12=0b010    rd  6..0=0b1110111
DEBUG::      Processing line: kmaxds32    31..25=0b0111110    rs2             rs1 14..12=0b010    rd  6..0=0b1110111
DEBUG::      Processing line: kmsda32     31..25=0b0100110    rs2             rs1 14..12=0b010    rd  6..0=0b1110111
DEBUG::      Processing line: kmsxda32    31..25=0b0100111    rs2             rs1 14..12=0b010    rd  6..0=0b1110111
DEBUG::      Processing line: smds32      31..25=0b0101100    rs2             rs1 14..12=0b010    rd  6..0=0b1110111
DEBUG::      Processing line: smdrs32     31..25=0b0110100    rs2             rs1 14..12=0b010    rd  6..0=0b1110111
DEBUG::      Processing line: smxds32     31..25=0b0111100    rs2             rs1 14..12=0b010    rd  6..0=0b1110111
DEBUG::      Processing line: sraiw.u     31..25=0b0011010    imm5            rs1 14..12=0b001    rd  6..0=0b1110111
DEBUG::      Processing line: pkbt32      31..25=0b0001111    rs2             rs1 14..12=0b010    rd  6..0=0b1110111
DEBUG::      Processing line: pktb32      31..25=0b0011111    rs2             rs1 14..12=0b010    rd  6..0=0b1110111
DEBUG::      Processing line: kabs32      31..25=0b1010110    24..20=0b10010  rs1 14..12=0b000    rd  6..0=0b1110111
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv64_zbt for standard instructions
DEBUG::      Processing line: fslw       rd rs1 rs2 rs3 26..25=2 14..12=1 6..2=0x0E 1..0=3
DEBUG::      Processing line: fsrw       rd rs1 rs2 rs3 26..25=2 14..12=5 6..2=0x0E 1..0=3
DEBUG::      Processing line: fsriw      rd rs1 rs3 26..25=2 shamtw 14..12=5 6..2=0x06 1..0=3
DEBUG::      Processing line: fsri       rd rs1 rs3 26=1 shamtd 14..12=5 6..2=0x04 1..0=3
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv64_zbr for standard instructions
DEBUG::      Processing line: crc32.d    rd rs1 31..20=0x613 14..12=1 6..2=0x04 1..0=3
DEBUG::      Processing line: crc32c.d   rd rs1 31..20=0x61B 14..12=1 6..2=0x04 1..0=3
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv64_zbpbo for standard instructions
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv64_zbp for standard instructions
DEBUG::      Processing line: grevi      rd rs1 31..26=26 shamtd 14..12=5 6..2=0x04 1..0=3
DEBUG::      Processing line: gorci      rd rs1 31..26=10 shamtd 14..12=5 6..2=0x04 1..0=3
DEBUG::      Processing line: shfli      rd rs1 31..26=2 25=0 shamtw 14..12=1 6..2=0x04 1..0=3
DEBUG::      Processing line: unshfli    rd rs1 31..26=2 25=0 shamtw 14..12=5 6..2=0x04 1..0=3
DEBUG::      Processing line: packuw     rd rs1 rs2 31..25=36 14..12=4 6..2=0x0E 1..0=3
DEBUG::      Processing line: gorcw      rd rs1 rs2 31..25=20 14..12=5 6..2=0x0E 1..0=3
DEBUG::      Processing line: grevw      rd rs1 rs2 31..25=52 14..12=5 6..2=0x0E 1..0=3
DEBUG::      Processing line: gorciw     rd rs1 31..26=10 25=0 shamtw 14..12=5 6..2=0x06 1..0=3
DEBUG::      Processing line: greviw     rd rs1 31..26=26 25=0 shamtw 14..12=5 6..2=0x06 1..0=3
DEBUG::      Processing line: shflw      rd rs1 rs2 31..25=4  14..12=1 6..2=0x0E 1..0=3
DEBUG::      Processing line: unshflw    rd rs1 rs2 31..25=4  14..12=5 6..2=0x0E 1..0=3
DEBUG::      Processing line: xperm32    rd rs1 rs2 31..25=20 14..12=0 6..2=0x0C 1..0=3
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv64_zbm for standard instructions
DEBUG::      Processing line: bmatflip   rd rs1 31..20=0x603 14..12=1 6..2=0x04 1..0=3
DEBUG::      Processing line: bmator     rd rs1 rs2 31..25=4  14..12=3 6..2=0x0C 1..0=3
DEBUG::      Processing line: bmatxor    rd rs1 rs2 31..25=36 14..12=3 6..2=0x0C 1..0=3
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv64_zbf for standard instructions
DEBUG::      Processing line: bfpw       rd rs1 rs2 31..25=36 14..12=7 6..2=0x0E 1..0=3
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv64_zbe for standard instructions
DEBUG::      Processing line: bcompressw rd rs1 rs2 31..25=4  14..12=6 6..2=0x0E 1..0=3
DEBUG::      Processing line: bdecompressw rd rs1 rs2 31..25=36 14..12=6 6..2=0x0E 1..0=3
DEBUG::      Processing line: packw      rd rs1 rs2 31..25=4  14..12=4 6..2=0x0E 1..0=3
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv64_q_zfa for standard instructions
DEBUG::      Processing line: fmvh.x.q     rd rs1 24..20=1 31..27=0x1C 14..12=0 26..25=3 6..2=0x14 1..0=3
DEBUG::      Processing line: fmvp.q.x     rd rs1 rs2 31..27=0x16 14..12=0 26..25=3 6..2=0x14 1..0=3
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv64_b for standard instructions
DEBUG::      Processing line: slow       rd rs1 rs2 31..25=16 14..12=1 6..2=0x0E 1..0=3
DEBUG::      Processing line: srow       rd rs1 rs2 31..25=16 14..12=5 6..2=0x0E 1..0=3
DEBUG::      Processing line: sloiw      rd rs1 31..26=8  25=0 shamtw 14..12=1 6..2=0x06 1..0=3
DEBUG::      Processing line: sroiw      rd rs1 31..26=8  25=0 shamtw 14..12=5 6..2=0x06 1..0=3
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv32_zpsf for standard instructions
DEBUG::      Processing line: add64      31..25=0b1100000  rs2                rs1  14..12=0b001  rd  6..0=0b1110111
DEBUG::      Processing line: sub64      31..25=0b1100001  rs2                rs1  14..12=0b001  rd  6..0=0b1110111
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv32_zpn for standard instructions
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv32_zbt for standard instructions
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv32_zbpbo for standard instructions
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv32_zbp for standard instructions
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv32_d_zfa for standard instructions
DEBUG::      Processing line: fmvh.x.d     rd rs1 24..20=1 31..27=0x1C 14..12=0 26..25=1 6..2=0x14 1..0=3
DEBUG::      Processing line: fmvp.d.x     rd rs1 rs2 31..27=0x16 14..12=0 26..25=1 6..2=0x14 1..0=3
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv128_i for standard instructions
DEBUG::      Processing line: addid   rd rs1 imm12            14..12=0 6..2=0x16 1..0=3
DEBUG::      Processing line: sllid   rd rs1 31..26=0  shamtd 14..12=1 6..2=0x16 1..0=3
DEBUG::      Processing line: srlid   rd rs1 31..26=0  shamtd 14..12=5 6..2=0x16 1..0=3
DEBUG::      Processing line: sraid   rd rs1 31..26=16 shamtd 14..12=5 6..2=0x16 1..0=3
DEBUG::      Processing line: addd    rd rs1 rs2 31..25=0  14..12=0 6..2=0x1E 1..0=3
DEBUG::      Processing line: subd    rd rs1 rs2 31..25=32 14..12=0 6..2=0x1E 1..0=3
DEBUG::      Processing line: slld    rd rs1 rs2 31..25=0  14..12=1 6..2=0x1E 1..0=3
DEBUG::      Processing line: srld    rd rs1 rs2 31..25=0  14..12=5 6..2=0x1E 1..0=3
DEBUG::      Processing line: srad    rd rs1 rs2 31..25=32 14..12=5 6..2=0x1E 1..0=3
DEBUG::      Processing line: lq      rd rs1       imm12 14..12=3 6..2=0x03 1..0=3
DEBUG::      Processing line: ldu     rd rs1       imm12 14..12=7 6..2=0x00 1..0=3
DEBUG::      Processing line: sq     imm12hi rs1 rs2 imm12lo 14..12=4 6..2=0x08 1..0=3
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv128_c for standard instructions
DEBUG::      Processing line: c.lq rd_p rs1_p c_uimm9lo c_uimm9hi     1..0=0 15..13=1
DEBUG::      Processing line: c.sq rs1_p rs2_p c_uimm9hi c_uimm9lo    1..0=0 15..13=5
DEBUG::      Processing line: c.lqsp rd c_uimm10sphi c_uimm10splo     1..0=2 15..13=1
DEBUG::      Processing line: c.sqsp c_rs2 c_uimm10sp_s               1..0=2 15..13=5
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_zksh for standard instructions
DEBUG::      Processing line: sm3p0         rd rs1 31..30=0 29..25=0b01000 24..20=0b01000 14..12=1 6..0=0x13
DEBUG::      Processing line: sm3p1         rd rs1 31..30=0 29..25=0b01000 24..20=0b01001 14..12=1 6..0=0x13
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_zksed for standard instructions
DEBUG::      Processing line: sm4ed         rd rs1 rs2 bs 29..25=0b11000 14..12=0 6..0=0x33
DEBUG::      Processing line: sm4ks         rd rs1 rs2 bs 29..25=0b11010 14..12=0 6..0=0x33
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_zks for standard instructions
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_zknh for standard instructions
DEBUG::      Processing line: sha256sum0    rd rs1 31..30=0 29..25=0b01000 24..20=0b00000 14..12=1 6..0=0x13
DEBUG::      Processing line: sha256sum1    rd rs1 31..30=0 29..25=0b01000 24..20=0b00001 14..12=1 6..0=0x13
DEBUG::      Processing line: sha256sig0    rd rs1 31..30=0 29..25=0b01000 24..20=0b00010 14..12=1 6..0=0x13
DEBUG::      Processing line: sha256sig1    rd rs1 31..30=0 29..25=0b01000 24..20=0b00011 14..12=1 6..0=0x13
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_zkn for standard instructions
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_zk for standard instructions
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_zifencei for standard instructions
DEBUG::      Processing line: fence.i     imm12                       rs1 14..12=1 rd 6..2=0x03 1..0=3
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_zicsr for standard instructions
DEBUG::      Processing line: csrrw     rd rs1 csr 14..12=1 6..2=0x1C 1..0=3
DEBUG::      Processing line: csrrs     rd rs1 csr        14..12=2 6..2=0x1C 1..0=3
DEBUG::      Processing line: csrrc     rd rs1 csr        14..12=3 6..2=0x1C 1..0=3
DEBUG::      Processing line: csrrwi    rd csr zimm       14..12=5 6..2=0x1C 1..0=3
DEBUG::      Processing line: csrrsi    rd csr zimm       14..12=6 6..2=0x1C 1..0=3
DEBUG::      Processing line: csrrci    rd csr zimm       14..12=7 6..2=0x1C 1..0=3
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_zicbo for standard instructions
DEBUG::      Processing line: cbo.clean rs1 31..20=1 14..12=2 11..7=0 6..2=0x03 1..0=3
DEBUG::      Processing line: cbo.flush rs1 31..20=2 14..12=2 11..7=0 6..2=0x03 1..0=3
DEBUG::      Processing line: cbo.inval rs1 31..20=0 14..12=2 11..7=0 6..2=0x03 1..0=3
DEBUG::      Processing line: cbo.zero  rs1 31..20=4 14..12=2 11..7=0 6..2=0x03 1..0=3
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_zfh for standard instructions
DEBUG::      Processing line: flh       rd rs1 imm12 14..12=1 6..2=0x01 1..0=3
DEBUG::      Processing line: fsh       imm12hi rs1 rs2 imm12lo 14..12=1 6..2=0x09 1..0=3
DEBUG::      Processing line: fmadd.h   rd rs1 rs2 rs3 rm 26..25=2 6..2=0x10 1..0=3
DEBUG::      Processing line: fmsub.h   rd rs1 rs2 rs3 rm 26..25=2 6..2=0x11 1..0=3
DEBUG::      Processing line: fnmsub.h  rd rs1 rs2 rs3 rm 26..25=2 6..2=0x12 1..0=3
DEBUG::      Processing line: fnmadd.h  rd rs1 rs2 rs3 rm 26..25=2 6..2=0x13 1..0=3
DEBUG::      Processing line: fadd.h    rd rs1 rs2      31..27=0x00 rm       26..25=2 6..2=0x14 1..0=3
DEBUG::      Processing line: fsub.h    rd rs1 rs2      31..27=0x01 rm       26..25=2 6..2=0x14 1..0=3
DEBUG::      Processing line: fmul.h    rd rs1 rs2      31..27=0x02 rm       26..25=2 6..2=0x14 1..0=3
DEBUG::      Processing line: fdiv.h    rd rs1 rs2      31..27=0x03 rm       26..25=2 6..2=0x14 1..0=3
DEBUG::      Processing line: fsqrt.h   rd rs1 24..20=0 31..27=0x0B rm       26..25=2 6..2=0x14 1..0=3
DEBUG::      Processing line: fsgnj.h   rd rs1 rs2      31..27=0x04 14..12=0 26..25=2 6..2=0x14 1..0=3
DEBUG::      Processing line: fsgnjn.h  rd rs1 rs2      31..27=0x04 14..12=1 26..25=2 6..2=0x14 1..0=3
DEBUG::      Processing line: fsgnjx.h  rd rs1 rs2      31..27=0x04 14..12=2 26..25=2 6..2=0x14 1..0=3
DEBUG::      Processing line: fmin.h    rd rs1 rs2      31..27=0x05 14..12=0 26..25=2 6..2=0x14 1..0=3
DEBUG::      Processing line: fmax.h    rd rs1 rs2      31..27=0x05 14..12=1 26..25=2 6..2=0x14 1..0=3
DEBUG::      Processing line: fcvt.s.h  rd rs1 24..20=2 31..27=0x08 rm       26..25=0 6..2=0x14 1..0=3
DEBUG::      Processing line: fcvt.h.s  rd rs1 24..20=0 31..27=0x08 rm       26..25=2 6..2=0x14 1..0=3
DEBUG::      Processing line: feq.h     rd rs1 rs2      31..27=0x14 14..12=2 26..25=2 6..2=0x14 1..0=3
DEBUG::      Processing line: flt.h     rd rs1 rs2      31..27=0x14 14..12=1 26..25=2 6..2=0x14 1..0=3
DEBUG::      Processing line: fle.h     rd rs1 rs2      31..27=0x14 14..12=0 26..25=2 6..2=0x14 1..0=3
DEBUG::      Processing line: fclass.h  rd rs1 24..20=0 31..27=0x1C 14..12=1 26..25=2 6..2=0x14 1..0=3
DEBUG::      Processing line: fcvt.w.h  rd rs1 24..20=0 31..27=0x18 rm       26..25=2 6..2=0x14 1..0=3
DEBUG::      Processing line: fcvt.wu.h rd rs1 24..20=1 31..27=0x18 rm       26..25=2 6..2=0x14 1..0=3
DEBUG::      Processing line: fmv.x.h   rd rs1 24..20=0 31..27=0x1C 14..12=0 26..25=2 6..2=0x14 1..0=3
DEBUG::      Processing line: fcvt.h.w  rd rs1 24..20=0 31..27=0x1A rm       26..25=2 6..2=0x14 1..0=3
DEBUG::      Processing line: fcvt.h.wu rd rs1 24..20=1 31..27=0x1A rm       26..25=2 6..2=0x14 1..0=3
DEBUG::      Processing line: fmv.h.x   rd rs1 24..20=0 31..27=0x1E 14..12=0 26..25=2 6..2=0x14 1..0=3
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_zcmt for standard instructions
DEBUG::      Processing line: cm.jalt  c_index   1..0=2 15..13=5 12..10=0
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_zcmp for standard instructions
DEBUG::      Processing line: cm.push     c_rlist c_spimm   1..0=2 15..13=5 12..8=0x18
DEBUG::      Processing line: cm.pop      c_rlist c_spimm   1..0=2 15..13=5 12..8=0x1A
DEBUG::      Processing line: cm.popretz  c_rlist c_spimm   1..0=2 15..13=5 12..8=0x1C
DEBUG::      Processing line: cm.popret   c_rlist c_spimm   1..0=2 15..13=5 12..8=0x1E
DEBUG::      Processing line: cm.mvsa01   c_sreg1 c_sreg2   1..0=2 15..13=5 12..10=3 6..5=1
DEBUG::      Processing line: cm.mva01s   c_sreg1 c_sreg2   1..0=2 15..13=5 12..10=3 6..5=3
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_zcb for standard instructions
DEBUG::      Processing line: c.lbu  rd_p rs1_p c_uimm2    1..0=0 15..13=4 12..10=0
DEBUG::      Processing line: c.lhu  rd_p rs1_p c_uimm1    1..0=0 15..13=4 12..10=1 6=0
DEBUG::      Processing line: c.lh   rd_p rs1_p c_uimm1    1..0=0 15..13=4 12..10=1 6=1
DEBUG::      Processing line: c.sb   rs2_p rs1_p c_uimm2   1..0=0 15..13=4 12..10=2
DEBUG::      Processing line: c.sh   rs2_p rs1_p c_uimm1   1..0=0 15..13=4 12..10=3 6=0
DEBUG::      Processing line: c.zext.b rd_rs1_p            1..0=1 15..13=4 12..10=7 6..5=3 4..2=0
DEBUG::      Processing line: c.sext.b rd_rs1_p            1..0=1 15..13=4 12..10=7 6..5=3 4..2=1
DEBUG::      Processing line: c.zext.h rd_rs1_p            1..0=1 15..13=4 12..10=7 6..5=3 4..2=2
DEBUG::      Processing line: c.sext.h rd_rs1_p            1..0=1 15..13=4 12..10=7 6..5=3 4..2=3
DEBUG::      Processing line: c.not    rd_rs1_p            1..0=1 15..13=4 12..10=7 6..5=3 4..2=5
DEBUG::      Processing line: c.mul    rd_rs1_p rs2_p      1..0=1 15..13=4 12..10=7 6..5=2
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_zbs for standard instructions
DEBUG::      Processing line: bclr rd rs1 rs2 31..25=0x24 14..12=1 6..2=0x0C 1..0=3
DEBUG::      Processing line: bext rd rs1 rs2 31..25=36 14..12=5 6..2=0x0C 1..0=3
DEBUG::      Processing line: binv rd rs1 rs2 31..25=52 14..12=1 6..2=0x0C 1..0=3
DEBUG::      Processing line: bset rd rs1 rs2 31..25=20 14..12=1 6..2=0x0C 1..0=3
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_zbkx for standard instructions
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_zbkc for standard instructions
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_zbkb for standard instructions
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_zbc for standard instructions
DEBUG::      Processing line: clmul      rd rs1 rs2 31..25=5 14..12=1 6..2=0x0C 1..0=3
DEBUG::      Processing line: clmulr     rd rs1 rs2 31..25=5 14..12=2 6..2=0x0C 1..0=3
DEBUG::      Processing line: clmulh     rd rs1 rs2 31..25=5 14..12=3 6..2=0x0C 1..0=3
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_zbb for standard instructions
DEBUG::      Processing line: andn       rd rs1 rs2 31..25=32 14..12=7 6..2=0x0C 1..0=3
DEBUG::      Processing line: orn        rd rs1 rs2 31..25=32 14..12=6 6..2=0x0C 1..0=3
DEBUG::      Processing line: xnor       rd rs1 rs2 31..25=32 14..12=4 6..2=0x0C 1..0=3
DEBUG::      Processing line: clz        rd rs1 31..20=0x600 14..12=1 6..2=0x04 1..0=3
DEBUG::      Processing line: ctz        rd rs1 31..20=0x601 14..12=1 6..2=0x04 1..0=3
DEBUG::      Processing line: cpop       rd rs1 31..20=0x602 14..12=1 6..2=0x04 1..0=3
DEBUG::      Processing line: max        rd rs1 rs2 31..25=5 14..12=6 6..2=0x0C 1..0=3
DEBUG::      Processing line: maxu       rd rs1 rs2 31..25=5 14..12=7 6..2=0x0C 1..0=3
DEBUG::      Processing line: min        rd rs1 rs2 31..25=5 14..12=4 6..2=0x0C 1..0=3
DEBUG::      Processing line: minu       rd rs1 rs2 31..25=5 14..12=5 6..2=0x0C 1..0=3
DEBUG::      Processing line: sext.b     rd rs1 31..20=0x604 14..12=1 6..2=0x04 1..0=3
DEBUG::      Processing line: sext.h     rd rs1 31..20=0x605 14..12=1 6..2=0x04 1..0=3
DEBUG::      Processing line: rol        rd rs1 rs2 31..25=0x30 14..12=1 6..2=0x0C 1..0=3
DEBUG::      Processing line: ror        rd rs1 rs2 31..25=0x30 14..12=5 6..2=0x0C 1..0=3
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_zba for standard instructions
DEBUG::      Processing line: sh1add     rd rs1 rs2 31..25=16 14..12=2 6..2=0x0C 1..0=3
DEBUG::      Processing line: sh2add     rd rs1 rs2 31..25=16 14..12=4 6..2=0x0C 1..0=3
DEBUG::      Processing line: sh3add     rd rs1 rs2 31..25=16 14..12=6 6..2=0x0C 1..0=3
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_zawrs for standard instructions
DEBUG::      Processing line: wrs.nto  31..20=0x00D 19..7=0 6..2=0x1C 1..0=3
DEBUG::      Processing line: wrs.sto  31..20=0x01D 19..7=0 6..2=0x1C 1..0=3
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_zacas for standard instructions
DEBUG::      Processing line: amocas.w   rd rs1 rs2      aq rl 31..29=1 28..27=1 14..12=2 6..2=0x0B 1..0=3
DEBUG::      Processing line: amocas.d   rd rs1 rs2      aq rl 31..29=1 28..27=1 14..12=3 6..2=0x0B 1..0=3
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_v_aliases for standard instructions
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_v for standard instructions
DEBUG::      Processing line: vsetivli     31=1 30=1 zimm10    zimm 14..12=0x7 rd 6..0=0x57
DEBUG::      Processing line: vsetvli      31=0 zimm11          rs1 14..12=0x7 rd 6..0=0x57
DEBUG::      Processing line: vsetvl       31=1 30..25=0x0 rs2  rs1 14..12=0x7 rd 6..0=0x57
DEBUG::      Processing line: vlm.v          31..28=0 27..26=0 25=1 24..20=0xb rs1 14..12=0x0  vd 6..0=0x07
DEBUG::      Processing line: vsm.v          31..28=0 27..26=0 25=1 24..20=0xb rs1 14..12=0x0 vs3 6..0=0x27
DEBUG::      Processing line: vle8.v         nf 28=0 27..26=0 vm 24..20=0 rs1 14..12=0x0  vd 6..0=0x07
DEBUG::      Processing line: vle16.v        nf 28=0 27..26=0 vm 24..20=0 rs1 14..12=0x5  vd 6..0=0x07
DEBUG::      Processing line: vle32.v        nf 28=0 27..26=0 vm 24..20=0 rs1 14..12=0x6  vd 6..0=0x07
DEBUG::      Processing line: vle64.v        nf 28=0 27..26=0 vm 24..20=0 rs1 14..12=0x7  vd 6..0=0x07
DEBUG::      Processing line: vle128.v       nf 28=1 27..26=0 vm 24..20=0 rs1 14..12=0x0  vd 6..0=0x07
DEBUG::      Processing line: vle256.v       nf 28=1 27..26=0 vm 24..20=0 rs1 14..12=0x5  vd 6..0=0x07
DEBUG::      Processing line: vle512.v       nf 28=1 27..26=0 vm 24..20=0 rs1 14..12=0x6  vd 6..0=0x07
DEBUG::      Processing line: vle1024.v      nf 28=1 27..26=0 vm 24..20=0 rs1 14..12=0x7  vd 6..0=0x07
DEBUG::      Processing line: vse8.v         nf 28=0 27..26=0 vm 24..20=0 rs1 14..12=0x0 vs3 6..0=0x27
DEBUG::      Processing line: vse16.v        nf 28=0 27..26=0 vm 24..20=0 rs1 14..12=0x5 vs3 6..0=0x27
DEBUG::      Processing line: vse32.v        nf 28=0 27..26=0 vm 24..20=0 rs1 14..12=0x6 vs3 6..0=0x27
DEBUG::      Processing line: vse64.v        nf 28=0 27..26=0 vm 24..20=0 rs1 14..12=0x7 vs3 6..0=0x27
DEBUG::      Processing line: vse128.v       nf 28=1 27..26=0 vm 24..20=0 rs1 14..12=0x0 vs3 6..0=0x27
DEBUG::      Processing line: vse256.v       nf 28=1 27..26=0 vm 24..20=0 rs1 14..12=0x5 vs3 6..0=0x27
DEBUG::      Processing line: vse512.v       nf 28=1 27..26=0 vm 24..20=0 rs1 14..12=0x6 vs3 6..0=0x27
DEBUG::      Processing line: vse1024.v      nf 28=1 27..26=0 vm 24..20=0 rs1 14..12=0x7 vs3 6..0=0x27
DEBUG::      Processing line: vluxei8.v      nf 28=0 27..26=1 vm vs2 rs1 14..12=0x0  vd 6..0=0x07
DEBUG::      Processing line: vluxei16.v     nf 28=0 27..26=1 vm vs2 rs1 14..12=0x5  vd 6..0=0x07
DEBUG::      Processing line: vluxei32.v     nf 28=0 27..26=1 vm vs2 rs1 14..12=0x6  vd 6..0=0x07
DEBUG::      Processing line: vluxei64.v     nf 28=0 27..26=1 vm vs2 rs1 14..12=0x7  vd 6..0=0x07
DEBUG::      Processing line: vluxei128.v    nf 28=1 27..26=1 vm vs2 rs1 14..12=0x0  vd 6..0=0x07
DEBUG::      Processing line: vluxei256.v    nf 28=1 27..26=1 vm vs2 rs1 14..12=0x5  vd 6..0=0x07
DEBUG::      Processing line: vluxei512.v    nf 28=1 27..26=1 vm vs2 rs1 14..12=0x6  vd 6..0=0x07
DEBUG::      Processing line: vluxei1024.v   nf 28=1 27..26=1 vm vs2 rs1 14..12=0x7  vd 6..0=0x07
DEBUG::      Processing line: vsuxei8.v      nf 28=0 27..26=1 vm vs2 rs1 14..12=0x0 vs3 6..0=0x27
DEBUG::      Processing line: vsuxei16.v     nf 28=0 27..26=1 vm vs2 rs1 14..12=0x5 vs3 6..0=0x27
DEBUG::      Processing line: vsuxei32.v     nf 28=0 27..26=1 vm vs2 rs1 14..12=0x6 vs3 6..0=0x27
DEBUG::      Processing line: vsuxei64.v     nf 28=0 27..26=1 vm vs2 rs1 14..12=0x7 vs3 6..0=0x27
DEBUG::      Processing line: vsuxei128.v    nf 28=1 27..26=1 vm vs2 rs1 14..12=0x0 vs3 6..0=0x27
DEBUG::      Processing line: vsuxei256.v    nf 28=1 27..26=1 vm vs2 rs1 14..12=0x5 vs3 6..0=0x27
DEBUG::      Processing line: vsuxei512.v    nf 28=1 27..26=1 vm vs2 rs1 14..12=0x6 vs3 6..0=0x27
DEBUG::      Processing line: vsuxei1024.v   nf 28=1 27..26=1 vm vs2 rs1 14..12=0x7 vs3 6..0=0x27
DEBUG::      Processing line: vlse8.v         nf 28=0 27..26=2 vm rs2 rs1 14..12=0x0  vd 6..0=0x07
DEBUG::      Processing line: vlse16.v        nf 28=0 27..26=2 vm rs2 rs1 14..12=0x5  vd 6..0=0x07
DEBUG::      Processing line: vlse32.v        nf 28=0 27..26=2 vm rs2 rs1 14..12=0x6  vd 6..0=0x07
DEBUG::      Processing line: vlse64.v        nf 28=0 27..26=2 vm rs2 rs1 14..12=0x7  vd 6..0=0x07
DEBUG::      Processing line: vlse128.v       nf 28=1 27..26=2 vm rs2 rs1 14..12=0x0  vd 6..0=0x07
DEBUG::      Processing line: vlse256.v       nf 28=1 27..26=2 vm rs2 rs1 14..12=0x5  vd 6..0=0x07
DEBUG::      Processing line: vlse512.v       nf 28=1 27..26=2 vm rs2 rs1 14..12=0x6  vd 6..0=0x07
DEBUG::      Processing line: vlse1024.v      nf 28=1 27..26=2 vm rs2 rs1 14..12=0x7  vd 6..0=0x07
DEBUG::      Processing line: vsse8.v         nf 28=0 27..26=2 vm rs2 rs1 14..12=0x0 vs3 6..0=0x27
DEBUG::      Processing line: vsse16.v        nf 28=0 27..26=2 vm rs2 rs1 14..12=0x5 vs3 6..0=0x27
DEBUG::      Processing line: vsse32.v        nf 28=0 27..26=2 vm rs2 rs1 14..12=0x6 vs3 6..0=0x27
DEBUG::      Processing line: vsse64.v        nf 28=0 27..26=2 vm rs2 rs1 14..12=0x7 vs3 6..0=0x27
DEBUG::      Processing line: vsse128.v       nf 28=1 27..26=2 vm rs2 rs1 14..12=0x0 vs3 6..0=0x27
DEBUG::      Processing line: vsse256.v       nf 28=1 27..26=2 vm rs2 rs1 14..12=0x5 vs3 6..0=0x27
DEBUG::      Processing line: vsse512.v       nf 28=1 27..26=2 vm rs2 rs1 14..12=0x6 vs3 6..0=0x27
DEBUG::      Processing line: vsse1024.v      nf 28=1 27..26=2 vm rs2 rs1 14..12=0x7 vs3 6..0=0x27
DEBUG::      Processing line: vloxei8.v        nf 28=0 27..26=3 vm vs2 rs1 14..12=0x0  vd 6..0=0x07
DEBUG::      Processing line: vloxei16.v       nf 28=0 27..26=3 vm vs2 rs1 14..12=0x5  vd 6..0=0x07
DEBUG::      Processing line: vloxei32.v       nf 28=0 27..26=3 vm vs2 rs1 14..12=0x6  vd 6..0=0x07
DEBUG::      Processing line: vloxei64.v       nf 28=0 27..26=3 vm vs2 rs1 14..12=0x7  vd 6..0=0x07
DEBUG::      Processing line: vloxei128.v      nf 28=1 27..26=3 vm vs2 rs1 14..12=0x0  vd 6..0=0x07
DEBUG::      Processing line: vloxei256.v      nf 28=1 27..26=3 vm vs2 rs1 14..12=0x5  vd 6..0=0x07
DEBUG::      Processing line: vloxei512.v      nf 28=1 27..26=3 vm vs2 rs1 14..12=0x6  vd 6..0=0x07
DEBUG::      Processing line: vloxei1024.v     nf 28=1 27..26=3 vm vs2 rs1 14..12=0x7  vd 6..0=0x07
DEBUG::      Processing line: vsoxei8.v        nf 28=0 27..26=3 vm vs2 rs1 14..12=0x0 vs3 6..0=0x27
DEBUG::      Processing line: vsoxei16.v       nf 28=0 27..26=3 vm vs2 rs1 14..12=0x5 vs3 6..0=0x27
DEBUG::      Processing line: vsoxei32.v       nf 28=0 27..26=3 vm vs2 rs1 14..12=0x6 vs3 6..0=0x27
DEBUG::      Processing line: vsoxei64.v       nf 28=0 27..26=3 vm vs2 rs1 14..12=0x7 vs3 6..0=0x27
DEBUG::      Processing line: vsoxei128.v      nf 28=1 27..26=3 vm vs2 rs1 14..12=0x0 vs3 6..0=0x27
DEBUG::      Processing line: vsoxei256.v      nf 28=1 27..26=3 vm vs2 rs1 14..12=0x5 vs3 6..0=0x27
DEBUG::      Processing line: vsoxei512.v      nf 28=1 27..26=3 vm vs2 rs1 14..12=0x6 vs3 6..0=0x27
DEBUG::      Processing line: vsoxei1024.v     nf 28=1 27..26=3 vm vs2 rs1 14..12=0x7 vs3 6..0=0x27
DEBUG::      Processing line: vle8ff.v         nf 28=0 27..26=0 vm 24..20=0x10 rs1 14..12=0x0  vd 6..0=0x07
DEBUG::      Processing line: vle16ff.v        nf 28=0 27..26=0 vm 24..20=0x10 rs1 14..12=0x5  vd 6..0=0x07
DEBUG::      Processing line: vle32ff.v        nf 28=0 27..26=0 vm 24..20=0x10 rs1 14..12=0x6  vd 6..0=0x07
DEBUG::      Processing line: vle64ff.v        nf 28=0 27..26=0 vm 24..20=0x10 rs1 14..12=0x7  vd 6..0=0x07
DEBUG::      Processing line: vle128ff.v       nf 28=1 27..26=0 vm 24..20=0x10 rs1 14..12=0x0  vd 6..0=0x07
DEBUG::      Processing line: vle256ff.v       nf 28=1 27..26=0 vm 24..20=0x10 rs1 14..12=0x5  vd 6..0=0x07
DEBUG::      Processing line: vle512ff.v       nf 28=1 27..26=0 vm 24..20=0x10 rs1 14..12=0x6  vd 6..0=0x07
DEBUG::      Processing line: vle1024ff.v      nf 28=1 27..26=0 vm 24..20=0x10 rs1 14..12=0x7  vd 6..0=0x07
DEBUG::      Processing line: vl1re8.v       31..29=0 28=0 27..26=0 25=1 24..20=0x08 rs1 14..12=0x0 vd  6..0=0x07
DEBUG::      Processing line: vl1re16.v      31..29=0 28=0 27..26=0 25=1 24..20=0x08 rs1 14..12=0x5 vd  6..0=0x07
DEBUG::      Processing line: vl1re32.v      31..29=0 28=0 27..26=0 25=1 24..20=0x08 rs1 14..12=0x6 vd  6..0=0x07
DEBUG::      Processing line: vl1re64.v      31..29=0 28=0 27..26=0 25=1 24..20=0x08 rs1 14..12=0x7 vd  6..0=0x07
DEBUG::      Processing line: vl2re8.v       31..29=1 28=0 27..26=0 25=1 24..20=0x08 rs1 14..12=0x0 vd  6..0=0x07
DEBUG::      Processing line: vl2re16.v      31..29=1 28=0 27..26=0 25=1 24..20=0x08 rs1 14..12=0x5 vd  6..0=0x07
DEBUG::      Processing line: vl2re32.v      31..29=1 28=0 27..26=0 25=1 24..20=0x08 rs1 14..12=0x6 vd  6..0=0x07
DEBUG::      Processing line: vl2re64.v      31..29=1 28=0 27..26=0 25=1 24..20=0x08 rs1 14..12=0x7 vd  6..0=0x07
DEBUG::      Processing line: vl4re8.v       31..29=3 28=0 27..26=0 25=1 24..20=0x08 rs1 14..12=0x0 vd  6..0=0x07
DEBUG::      Processing line: vl4re16.v      31..29=3 28=0 27..26=0 25=1 24..20=0x08 rs1 14..12=0x5 vd  6..0=0x07
DEBUG::      Processing line: vl4re32.v      31..29=3 28=0 27..26=0 25=1 24..20=0x08 rs1 14..12=0x6 vd  6..0=0x07
DEBUG::      Processing line: vl4re64.v      31..29=3 28=0 27..26=0 25=1 24..20=0x08 rs1 14..12=0x7 vd  6..0=0x07
DEBUG::      Processing line: vl8re8.v       31..29=7 28=0 27..26=0 25=1 24..20=0x08 rs1 14..12=0x0 vd  6..0=0x07
DEBUG::      Processing line: vl8re16.v      31..29=7 28=0 27..26=0 25=1 24..20=0x08 rs1 14..12=0x5 vd  6..0=0x07
DEBUG::      Processing line: vl8re32.v      31..29=7 28=0 27..26=0 25=1 24..20=0x08 rs1 14..12=0x6 vd  6..0=0x07
DEBUG::      Processing line: vl8re64.v      31..29=7 28=0 27..26=0 25=1 24..20=0x08 rs1 14..12=0x7 vd  6..0=0x07
DEBUG::      Processing line: vs1r.v         31..29=0 28=0 27..26=0 25=1 24..20=0x08 rs1 14..12=0x0 vs3 6..0=0x27
DEBUG::      Processing line: vs2r.v         31..29=1 28=0 27..26=0 25=1 24..20=0x08 rs1 14..12=0x0 vs3 6..0=0x27
DEBUG::      Processing line: vs4r.v         31..29=3 28=0 27..26=0 25=1 24..20=0x08 rs1 14..12=0x0 vs3 6..0=0x27
DEBUG::      Processing line: vs8r.v         31..29=7 28=0 27..26=0 25=1 24..20=0x08 rs1 14..12=0x0 vs3 6..0=0x27
DEBUG::      Processing line: vfadd.vf        31..26=0x00 vm vs2 rs1 14..12=0x5 vd 6..0=0x57
DEBUG::      Processing line: vfsub.vf        31..26=0x02 vm vs2 rs1 14..12=0x5 vd 6..0=0x57
DEBUG::      Processing line: vfmin.vf        31..26=0x04 vm vs2 rs1 14..12=0x5 vd 6..0=0x57
DEBUG::      Processing line: vfmax.vf        31..26=0x06 vm vs2 rs1 14..12=0x5 vd 6..0=0x57
DEBUG::      Processing line: vfsgnj.vf       31..26=0x08 vm vs2 rs1 14..12=0x5 vd 6..0=0x57
DEBUG::      Processing line: vfsgnjn.vf      31..26=0x09 vm vs2 rs1 14..12=0x5 vd 6..0=0x57
DEBUG::      Processing line: vfsgnjx.vf      31..26=0x0a vm vs2 rs1 14..12=0x5 vd 6..0=0x57
DEBUG::      Processing line: vfslide1up.vf   31..26=0x0e vm vs2 rs1 14..12=0x5 vd 6..0=0x57
DEBUG::      Processing line: vfslide1down.vf 31..26=0x0f vm vs2 rs1 14..12=0x5 vd 6..0=0x57
DEBUG::      Processing line: vfmv.s.f        31..26=0x10 25=1 24..20=0 rs1      14..12=0x5 vd 6..0=0x57
DEBUG::      Processing line: vfmerge.vfm    31..26=0x17 25=0 vs2 rs1 14..12=0x5 vd 6..0=0x57
DEBUG::      Processing line: vfmv.v.f       31..26=0x17 25=1 24..20=0 rs1 14..12=0x5 vd 6..0=0x57
DEBUG::      Processing line: vmfeq.vf       31..26=0x18 vm vs2 rs1 14..12=0x5 vd 6..0=0x57
DEBUG::      Processing line: vmfle.vf       31..26=0x19 vm vs2 rs1 14..12=0x5 vd 6..0=0x57
DEBUG::      Processing line: vmflt.vf       31..26=0x1b vm vs2 rs1 14..12=0x5 vd 6..0=0x57
DEBUG::      Processing line: vmfne.vf       31..26=0x1c vm vs2 rs1 14..12=0x5 vd 6..0=0x57
DEBUG::      Processing line: vmfgt.vf       31..26=0x1d vm vs2 rs1 14..12=0x5 vd 6..0=0x57
DEBUG::      Processing line: vmfge.vf       31..26=0x1f vm vs2 rs1 14..12=0x5 vd 6..0=0x57
DEBUG::      Processing line: vfdiv.vf       31..26=0x20 vm vs2 rs1 14..12=0x5 vd 6..0=0x57
DEBUG::      Processing line: vfrdiv.vf      31..26=0x21 vm vs2 rs1 14..12=0x5 vd 6..0=0x57
DEBUG::      Processing line: vfmul.vf       31..26=0x24 vm vs2 rs1 14..12=0x5 vd 6..0=0x57
DEBUG::      Processing line: vfrsub.vf      31..26=0x27 vm vs2 rs1 14..12=0x5 vd 6..0=0x57
DEBUG::      Processing line: vfmadd.vf      31..26=0x28 vm vs2 rs1 14..12=0x5 vd 6..0=0x57
DEBUG::      Processing line: vfnmadd.vf     31..26=0x29 vm vs2 rs1 14..12=0x5 vd 6..0=0x57
DEBUG::      Processing line: vfmsub.vf      31..26=0x2a vm vs2 rs1 14..12=0x5 vd 6..0=0x57
DEBUG::      Processing line: vfnmsub.vf     31..26=0x2b vm vs2 rs1 14..12=0x5 vd 6..0=0x57
DEBUG::      Processing line: vfmacc.vf      31..26=0x2c vm vs2 rs1 14..12=0x5 vd 6..0=0x57
DEBUG::      Processing line: vfnmacc.vf     31..26=0x2d vm vs2 rs1 14..12=0x5 vd 6..0=0x57
DEBUG::      Processing line: vfmsac.vf      31..26=0x2e vm vs2 rs1 14..12=0x5 vd 6..0=0x57
DEBUG::      Processing line: vfnmsac.vf     31..26=0x2f vm vs2 rs1 14..12=0x5 vd 6..0=0x57
DEBUG::      Processing line: vfwadd.vf      31..26=0x30 vm vs2 rs1 14..12=0x5 vd 6..0=0x57
DEBUG::      Processing line: vfwsub.vf      31..26=0x32 vm vs2 rs1 14..12=0x5 vd 6..0=0x57
DEBUG::      Processing line: vfwadd.wf      31..26=0x34 vm vs2 rs1 14..12=0x5 vd 6..0=0x57
DEBUG::      Processing line: vfwsub.wf      31..26=0x36 vm vs2 rs1 14..12=0x5 vd 6..0=0x57
DEBUG::      Processing line: vfwmul.vf      31..26=0x38 vm vs2 rs1 14..12=0x5 vd 6..0=0x57
DEBUG::      Processing line: vfwmacc.vf     31..26=0x3c vm vs2 rs1 14..12=0x5 vd 6..0=0x57
DEBUG::      Processing line: vfwnmacc.vf    31..26=0x3d vm vs2 rs1 14..12=0x5 vd 6..0=0x57
DEBUG::      Processing line: vfwmsac.vf     31..26=0x3e vm vs2 rs1 14..12=0x5 vd 6..0=0x57
DEBUG::      Processing line: vfwnmsac.vf    31..26=0x3f vm vs2 rs1 14..12=0x5 vd 6..0=0x57
DEBUG::      Processing line: vfadd.vv       31..26=0x00 vm vs2 vs1 14..12=0x1 vd 6..0=0x57
DEBUG::      Processing line: vfredusum.vs   31..26=0x01 vm vs2 vs1 14..12=0x1 vd 6..0=0x57
DEBUG::      Processing line: vfsub.vv       31..26=0x02 vm vs2 vs1 14..12=0x1 vd 6..0=0x57
DEBUG::      Processing line: vfredosum.vs   31..26=0x03 vm vs2 vs1 14..12=0x1 vd 6..0=0x57
DEBUG::      Processing line: vfmin.vv       31..26=0x04 vm vs2 vs1 14..12=0x1 vd 6..0=0x57
DEBUG::      Processing line: vfredmin.vs    31..26=0x05 vm vs2 vs1 14..12=0x1 vd 6..0=0x57
DEBUG::      Processing line: vfmax.vv       31..26=0x06 vm vs2 vs1 14..12=0x1 vd 6..0=0x57
DEBUG::      Processing line: vfredmax.vs    31..26=0x07 vm vs2 vs1 14..12=0x1 vd 6..0=0x57
DEBUG::      Processing line: vfsgnj.vv      31..26=0x08 vm vs2 vs1 14..12=0x1 vd 6..0=0x57
DEBUG::      Processing line: vfsgnjn.vv     31..26=0x09 vm vs2 vs1 14..12=0x1 vd 6..0=0x57
DEBUG::      Processing line: vfsgnjx.vv     31..26=0x0a vm vs2 vs1 14..12=0x1 vd 6..0=0x57
DEBUG::      Processing line: vfmv.f.s       31..26=0x10 25=1 vs2      19..15=0 14..12=0x1 rd 6..0=0x57
DEBUG::      Processing line: vmfeq.vv       31..26=0x18 vm vs2 vs1 14..12=0x1 vd 6..0=0x57
DEBUG::      Processing line: vmfle.vv       31..26=0x19 vm vs2 vs1 14..12=0x1 vd 6..0=0x57
DEBUG::      Processing line: vmflt.vv       31..26=0x1b vm vs2 vs1 14..12=0x1 vd 6..0=0x57
DEBUG::      Processing line: vmfne.vv       31..26=0x1c vm vs2 vs1 14..12=0x1 vd 6..0=0x57
DEBUG::      Processing line: vfdiv.vv       31..26=0x20 vm vs2 vs1 14..12=0x1 vd 6..0=0x57
DEBUG::      Processing line: vfmul.vv       31..26=0x24 vm vs2 vs1 14..12=0x1 vd 6..0=0x57
DEBUG::      Processing line: vfmadd.vv      31..26=0x28 vm vs2 vs1 14..12=0x1 vd 6..0=0x57
DEBUG::      Processing line: vfnmadd.vv     31..26=0x29 vm vs2 vs1 14..12=0x1 vd 6..0=0x57
DEBUG::      Processing line: vfmsub.vv      31..26=0x2a vm vs2 vs1 14..12=0x1 vd 6..0=0x57
DEBUG::      Processing line: vfnmsub.vv     31..26=0x2b vm vs2 vs1 14..12=0x1 vd 6..0=0x57
DEBUG::      Processing line: vfmacc.vv      31..26=0x2c vm vs2 vs1 14..12=0x1 vd 6..0=0x57
DEBUG::      Processing line: vfnmacc.vv     31..26=0x2d vm vs2 vs1 14..12=0x1 vd 6..0=0x57
DEBUG::      Processing line: vfmsac.vv      31..26=0x2e vm vs2 vs1 14..12=0x1 vd 6..0=0x57
DEBUG::      Processing line: vfnmsac.vv     31..26=0x2f vm vs2 vs1 14..12=0x1 vd 6..0=0x57
DEBUG::      Processing line: vfcvt.xu.f.v     31..26=0x12 vm vs2 19..15=0x00 14..12=0x1 vd 6..0=0x57
DEBUG::      Processing line: vfcvt.x.f.v      31..26=0x12 vm vs2 19..15=0x01 14..12=0x1 vd 6..0=0x57
DEBUG::      Processing line: vfcvt.f.xu.v     31..26=0x12 vm vs2 19..15=0x02 14..12=0x1 vd 6..0=0x57
DEBUG::      Processing line: vfcvt.f.x.v      31..26=0x12 vm vs2 19..15=0x03 14..12=0x1 vd 6..0=0x57
DEBUG::      Processing line: vfcvt.rtz.xu.f.v 31..26=0x12 vm vs2 19..15=0x06 14..12=0x1 vd 6..0=0x57
DEBUG::      Processing line: vfcvt.rtz.x.f.v  31..26=0x12 vm vs2 19..15=0x07 14..12=0x1 vd 6..0=0x57
DEBUG::      Processing line: vfwcvt.xu.f.v     31..26=0x12 vm vs2 19..15=0x08 14..12=0x1 vd 6..0=0x57
DEBUG::      Processing line: vfwcvt.x.f.v      31..26=0x12 vm vs2 19..15=0x09 14..12=0x1 vd 6..0=0x57
DEBUG::      Processing line: vfwcvt.f.xu.v     31..26=0x12 vm vs2 19..15=0x0A 14..12=0x1 vd 6..0=0x57
DEBUG::      Processing line: vfwcvt.f.x.v      31..26=0x12 vm vs2 19..15=0x0B 14..12=0x1 vd 6..0=0x57
DEBUG::      Processing line: vfwcvt.f.f.v      31..26=0x12 vm vs2 19..15=0x0C 14..12=0x1 vd 6..0=0x57
DEBUG::      Processing line: vfwcvt.rtz.xu.f.v 31..26=0x12 vm vs2 19..15=0x0E 14..12=0x1 vd 6..0=0x57
DEBUG::      Processing line: vfwcvt.rtz.x.f.v  31..26=0x12 vm vs2 19..15=0x0F 14..12=0x1 vd 6..0=0x57
DEBUG::      Processing line: vfncvt.xu.f.w     31..26=0x12 vm vs2 19..15=0x10 14..12=0x1 vd 6..0=0x57
DEBUG::      Processing line: vfncvt.x.f.w      31..26=0x12 vm vs2 19..15=0x11 14..12=0x1 vd 6..0=0x57
DEBUG::      Processing line: vfncvt.f.xu.w     31..26=0x12 vm vs2 19..15=0x12 14..12=0x1 vd 6..0=0x57
DEBUG::      Processing line: vfncvt.f.x.w      31..26=0x12 vm vs2 19..15=0x13 14..12=0x1 vd 6..0=0x57
DEBUG::      Processing line: vfncvt.f.f.w      31..26=0x12 vm vs2 19..15=0x14 14..12=0x1 vd 6..0=0x57
DEBUG::      Processing line: vfncvt.rod.f.f.w  31..26=0x12 vm vs2 19..15=0x15 14..12=0x1 vd 6..0=0x57
DEBUG::      Processing line: vfncvt.rtz.xu.f.w 31..26=0x12 vm vs2 19..15=0x16 14..12=0x1 vd 6..0=0x57
DEBUG::      Processing line: vfncvt.rtz.x.f.w  31..26=0x12 vm vs2 19..15=0x17 14..12=0x1 vd 6..0=0x57
DEBUG::      Processing line: vfsqrt.v       31..26=0x13 vm vs2 19..15=0x00 14..12=0x1 vd 6..0=0x57
DEBUG::      Processing line: vfrsqrt7.v     31..26=0x13 vm vs2 19..15=0x04 14..12=0x1 vd 6..0=0x57
DEBUG::      Processing line: vfrec7.v       31..26=0x13 vm vs2 19..15=0x05 14..12=0x1 vd 6..0=0x57
DEBUG::      Processing line: vfclass.v      31..26=0x13 vm vs2 19..15=0x10 14..12=0x1 vd 6..0=0x57
DEBUG::      Processing line: vfwadd.vv      31..26=0x30 vm vs2 vs1 14..12=0x1 vd 6..0=0x57
DEBUG::      Processing line: vfwredusum.vs  31..26=0x31 vm vs2 vs1 14..12=0x1 vd 6..0=0x57
DEBUG::      Processing line: vfwsub.vv      31..26=0x32 vm vs2 vs1 14..12=0x1 vd 6..0=0x57
DEBUG::      Processing line: vfwredosum.vs  31..26=0x33 vm vs2 vs1 14..12=0x1 vd 6..0=0x57
DEBUG::      Processing line: vfwadd.wv      31..26=0x34 vm vs2 vs1 14..12=0x1 vd 6..0=0x57
DEBUG::      Processing line: vfwsub.wv      31..26=0x36 vm vs2 vs1 14..12=0x1 vd 6..0=0x57
DEBUG::      Processing line: vfwmul.vv      31..26=0x38 vm vs2 vs1 14..12=0x1 vd 6..0=0x57
DEBUG::      Processing line: vfwmacc.vv     31..26=0x3c vm vs2 vs1 14..12=0x1 vd 6..0=0x57
DEBUG::      Processing line: vfwnmacc.vv    31..26=0x3d vm vs2 vs1 14..12=0x1 vd 6..0=0x57
DEBUG::      Processing line: vfwmsac.vv     31..26=0x3e vm vs2 vs1 14..12=0x1 vd 6..0=0x57
DEBUG::      Processing line: vfwnmsac.vv    31..26=0x3f vm vs2 vs1 14..12=0x1 vd 6..0=0x57
DEBUG::      Processing line: vadd.vx        31..26=0x00 vm vs2 rs1 14..12=0x4 vd 6..0=0x57
DEBUG::      Processing line: vsub.vx        31..26=0x02 vm vs2 rs1 14..12=0x4 vd 6..0=0x57
DEBUG::      Processing line: vrsub.vx       31..26=0x03 vm vs2 rs1 14..12=0x4 vd 6..0=0x57
DEBUG::      Processing line: vminu.vx       31..26=0x04 vm vs2 rs1 14..12=0x4 vd 6..0=0x57
DEBUG::      Processing line: vmin.vx        31..26=0x05 vm vs2 rs1 14..12=0x4 vd 6..0=0x57
DEBUG::      Processing line: vmaxu.vx       31..26=0x06 vm vs2 rs1 14..12=0x4 vd 6..0=0x57
DEBUG::      Processing line: vmax.vx        31..26=0x07 vm vs2 rs1 14..12=0x4 vd 6..0=0x57
DEBUG::      Processing line: vand.vx        31..26=0x09 vm vs2 rs1 14..12=0x4 vd 6..0=0x57
DEBUG::      Processing line: vor.vx         31..26=0x0a vm vs2 rs1 14..12=0x4 vd 6..0=0x57
DEBUG::      Processing line: vxor.vx        31..26=0x0b vm vs2 rs1 14..12=0x4 vd 6..0=0x57
DEBUG::      Processing line: vrgather.vx    31..26=0x0c vm vs2 rs1 14..12=0x4 vd 6..0=0x57
DEBUG::      Processing line: vslideup.vx    31..26=0x0e vm vs2 rs1 14..12=0x4 vd 6..0=0x57
DEBUG::      Processing line: vslidedown.vx  31..26=0x0f vm vs2 rs1 14..12=0x4 vd 6..0=0x57
DEBUG::      Processing line: vadc.vxm       31..26=0x10 25=0 vs2 rs1 14..12=0x4 vd 6..0=0x57
DEBUG::      Processing line: vmadc.vxm      31..26=0x11 25=0 vs2 rs1 14..12=0x4 vd 6..0=0x57
DEBUG::      Processing line: vmadc.vx       31..26=0x11 25=1 vs2 rs1 14..12=0x4 vd 6..0=0x57
DEBUG::      Processing line: vsbc.vxm       31..26=0x12 25=0 vs2 rs1 14..12=0x4 vd 6..0=0x57
DEBUG::      Processing line: vmsbc.vxm      31..26=0x13 25=0 vs2 rs1 14..12=0x4 vd 6..0=0x57
DEBUG::      Processing line: vmsbc.vx       31..26=0x13 25=1 vs2 rs1 14..12=0x4 vd 6..0=0x57
DEBUG::      Processing line: vmerge.vxm     31..26=0x17 25=0 vs2 rs1 14..12=0x4 vd 6..0=0x57
DEBUG::      Processing line: vmv.v.x        31..26=0x17 25=1 24..20=0 rs1 14..12=0x4 vd 6..0=0x57
DEBUG::      Processing line: vmseq.vx       31..26=0x18 vm vs2 rs1 14..12=0x4 vd 6..0=0x57
DEBUG::      Processing line: vmsne.vx       31..26=0x19 vm vs2 rs1 14..12=0x4 vd 6..0=0x57
DEBUG::      Processing line: vmsltu.vx      31..26=0x1a vm vs2 rs1 14..12=0x4 vd 6..0=0x57
DEBUG::      Processing line: vmslt.vx       31..26=0x1b vm vs2 rs1 14..12=0x4 vd 6..0=0x57
DEBUG::      Processing line: vmsleu.vx      31..26=0x1c vm vs2 rs1 14..12=0x4 vd 6..0=0x57
DEBUG::      Processing line: vmsle.vx       31..26=0x1d vm vs2 rs1 14..12=0x4 vd 6..0=0x57
DEBUG::      Processing line: vmsgtu.vx      31..26=0x1e vm vs2 rs1 14..12=0x4 vd 6..0=0x57
DEBUG::      Processing line: vmsgt.vx       31..26=0x1f vm vs2 rs1 14..12=0x4 vd 6..0=0x57
DEBUG::      Processing line: vsaddu.vx      31..26=0x20 vm vs2 rs1 14..12=0x4 vd 6..0=0x57
DEBUG::      Processing line: vsadd.vx       31..26=0x21 vm vs2 rs1 14..12=0x4 vd 6..0=0x57
DEBUG::      Processing line: vssubu.vx      31..26=0x22 vm vs2 rs1 14..12=0x4 vd 6..0=0x57
DEBUG::      Processing line: vssub.vx       31..26=0x23 vm vs2 rs1 14..12=0x4 vd 6..0=0x57
DEBUG::      Processing line: vsll.vx        31..26=0x25 vm vs2 rs1 14..12=0x4 vd 6..0=0x57
DEBUG::      Processing line: vsmul.vx       31..26=0x27 vm vs2 rs1 14..12=0x4 vd 6..0=0x57
DEBUG::      Processing line: vsrl.vx        31..26=0x28 vm vs2 rs1 14..12=0x4 vd 6..0=0x57
DEBUG::      Processing line: vsra.vx        31..26=0x29 vm vs2 rs1 14..12=0x4 vd 6..0=0x57
DEBUG::      Processing line: vssrl.vx       31..26=0x2a vm vs2 rs1 14..12=0x4 vd 6..0=0x57
DEBUG::      Processing line: vssra.vx       31..26=0x2b vm vs2 rs1 14..12=0x4 vd 6..0=0x57
DEBUG::      Processing line: vnsrl.wx       31..26=0x2c vm vs2 rs1 14..12=0x4 vd 6..0=0x57
DEBUG::      Processing line: vnsra.wx       31..26=0x2d vm vs2 rs1 14..12=0x4 vd 6..0=0x57
DEBUG::      Processing line: vnclipu.wx     31..26=0x2e vm vs2 rs1 14..12=0x4 vd 6..0=0x57
DEBUG::      Processing line: vnclip.wx      31..26=0x2f vm vs2 rs1 14..12=0x4 vd 6..0=0x57
DEBUG::      Processing line: vadd.vv         31..26=0x00 vm vs2 vs1 14..12=0x0 vd 6..0=0x57
DEBUG::      Processing line: vsub.vv         31..26=0x02 vm vs2 vs1 14..12=0x0 vd 6..0=0x57
DEBUG::      Processing line: vminu.vv        31..26=0x04 vm vs2 vs1 14..12=0x0 vd 6..0=0x57
DEBUG::      Processing line: vmin.vv         31..26=0x05 vm vs2 vs1 14..12=0x0 vd 6..0=0x57
DEBUG::      Processing line: vmaxu.vv        31..26=0x06 vm vs2 vs1 14..12=0x0 vd 6..0=0x57
DEBUG::      Processing line: vmax.vv         31..26=0x07 vm vs2 vs1 14..12=0x0 vd 6..0=0x57
DEBUG::      Processing line: vand.vv         31..26=0x09 vm vs2 vs1 14..12=0x0 vd 6..0=0x57
DEBUG::      Processing line: vor.vv          31..26=0x0a vm vs2 vs1 14..12=0x0 vd 6..0=0x57
DEBUG::      Processing line: vxor.vv         31..26=0x0b vm vs2 vs1 14..12=0x0 vd 6..0=0x57
DEBUG::      Processing line: vrgather.vv     31..26=0x0c vm vs2 vs1 14..12=0x0 vd 6..0=0x57
DEBUG::      Processing line: vrgatherei16.vv 31..26=0x0e vm vs2 vs1 14..12=0x0 vd 6..0=0x57
DEBUG::      Processing line: vadc.vvm       31..26=0x10 25=0 vs2 vs1 14..12=0x0 vd 6..0=0x57
DEBUG::      Processing line: vmadc.vvm      31..26=0x11 25=0 vs2 vs1 14..12=0x0 vd 6..0=0x57
DEBUG::      Processing line: vmadc.vv       31..26=0x11 25=1 vs2 vs1 14..12=0x0 vd 6..0=0x57
DEBUG::      Processing line: vsbc.vvm       31..26=0x12 25=0 vs2 vs1 14..12=0x0 vd 6..0=0x57
DEBUG::      Processing line: vmsbc.vvm      31..26=0x13 25=0 vs2 vs1 14..12=0x0 vd 6..0=0x57
DEBUG::      Processing line: vmsbc.vv       31..26=0x13 25=1 vs2 vs1 14..12=0x0 vd 6..0=0x57
DEBUG::      Processing line: vmerge.vvm     31..26=0x17 25=0 vs2 vs1 14..12=0x0 vd 6..0=0x57
DEBUG::      Processing line: vmv.v.v        31..26=0x17 25=1 24..20=0 vs1 14..12=0x0 vd 6..0=0x57
DEBUG::      Processing line: vmseq.vv       31..26=0x18 vm vs2 vs1 14..12=0x0 vd 6..0=0x57
DEBUG::      Processing line: vmsne.vv       31..26=0x19 vm vs2 vs1 14..12=0x0 vd 6..0=0x57
DEBUG::      Processing line: vmsltu.vv      31..26=0x1a vm vs2 vs1 14..12=0x0 vd 6..0=0x57
DEBUG::      Processing line: vmslt.vv       31..26=0x1b vm vs2 vs1 14..12=0x0 vd 6..0=0x57
DEBUG::      Processing line: vmsleu.vv      31..26=0x1c vm vs2 vs1 14..12=0x0 vd 6..0=0x57
DEBUG::      Processing line: vmsle.vv       31..26=0x1d vm vs2 vs1 14..12=0x0 vd 6..0=0x57
DEBUG::      Processing line: vsaddu.vv      31..26=0x20 vm vs2 vs1 14..12=0x0 vd 6..0=0x57
DEBUG::      Processing line: vsadd.vv       31..26=0x21 vm vs2 vs1 14..12=0x0 vd 6..0=0x57
DEBUG::      Processing line: vssubu.vv      31..26=0x22 vm vs2 vs1 14..12=0x0 vd 6..0=0x57
DEBUG::      Processing line: vssub.vv       31..26=0x23 vm vs2 vs1 14..12=0x0 vd 6..0=0x57
DEBUG::      Processing line: vsll.vv        31..26=0x25 vm vs2 vs1 14..12=0x0 vd 6..0=0x57
DEBUG::      Processing line: vsmul.vv       31..26=0x27 vm vs2 vs1 14..12=0x0 vd 6..0=0x57
DEBUG::      Processing line: vsrl.vv        31..26=0x28 vm vs2 vs1 14..12=0x0 vd 6..0=0x57
DEBUG::      Processing line: vsra.vv        31..26=0x29 vm vs2 vs1 14..12=0x0 vd 6..0=0x57
DEBUG::      Processing line: vssrl.vv       31..26=0x2a vm vs2 vs1 14..12=0x0 vd 6..0=0x57
DEBUG::      Processing line: vssra.vv       31..26=0x2b vm vs2 vs1 14..12=0x0 vd 6..0=0x57
DEBUG::      Processing line: vnsrl.wv       31..26=0x2c vm vs2 vs1 14..12=0x0 vd 6..0=0x57
DEBUG::      Processing line: vnsra.wv       31..26=0x2d vm vs2 vs1 14..12=0x0 vd 6..0=0x57
DEBUG::      Processing line: vnclipu.wv     31..26=0x2e vm vs2 vs1 14..12=0x0 vd 6..0=0x57
DEBUG::      Processing line: vnclip.wv      31..26=0x2f vm vs2 vs1 14..12=0x0 vd 6..0=0x57
DEBUG::      Processing line: vwredsumu.vs   31..26=0x30 vm vs2 vs1 14..12=0x0 vd 6..0=0x57
DEBUG::      Processing line: vwredsum.vs    31..26=0x31 vm vs2 vs1 14..12=0x0 vd 6..0=0x57
DEBUG::      Processing line: vadd.vi        31..26=0x00 vm vs2 simm5 14..12=0x3 vd 6..0=0x57
DEBUG::      Processing line: vrsub.vi       31..26=0x03 vm vs2 simm5 14..12=0x3 vd 6..0=0x57
DEBUG::      Processing line: vand.vi        31..26=0x09 vm vs2 simm5 14..12=0x3 vd 6..0=0x57
DEBUG::      Processing line: vor.vi         31..26=0x0a vm vs2 simm5 14..12=0x3 vd 6..0=0x57
DEBUG::      Processing line: vxor.vi        31..26=0x0b vm vs2 simm5 14..12=0x3 vd 6..0=0x57
DEBUG::      Processing line: vrgather.vi    31..26=0x0c vm vs2 simm5 14..12=0x3 vd 6..0=0x57
DEBUG::      Processing line: vslideup.vi    31..26=0x0e vm vs2 simm5 14..12=0x3 vd 6..0=0x57
DEBUG::      Processing line: vslidedown.vi  31..26=0x0f vm vs2 simm5 14..12=0x3 vd 6..0=0x57
DEBUG::      Processing line: vadc.vim       31..26=0x10 25=0 vs2 simm5 14..12=0x3 vd 6..0=0x57
DEBUG::      Processing line: vmadc.vim      31..26=0x11 25=0 vs2 simm5 14..12=0x3 vd 6..0=0x57
DEBUG::      Processing line: vmadc.vi       31..26=0x11 25=1 vs2 simm5 14..12=0x3 vd 6..0=0x57
DEBUG::      Processing line: vmerge.vim     31..26=0x17 25=0 vs2 simm5 14..12=0x3 vd 6..0=0x57
DEBUG::      Processing line: vmv.v.i        31..26=0x17 25=1 24..20=0 simm5 14..12=0x3 vd 6..0=0x57
DEBUG::      Processing line: vmseq.vi       31..26=0x18 vm vs2 simm5 14..12=0x3 vd 6..0=0x57
DEBUG::      Processing line: vmsne.vi       31..26=0x19 vm vs2 simm5 14..12=0x3 vd 6..0=0x57
DEBUG::      Processing line: vmsleu.vi      31..26=0x1c vm vs2 simm5 14..12=0x3 vd 6..0=0x57
DEBUG::      Processing line: vmsle.vi       31..26=0x1d vm vs2 simm5 14..12=0x3 vd 6..0=0x57
DEBUG::      Processing line: vmsgtu.vi      31..26=0x1e vm vs2 simm5 14..12=0x3 vd 6..0=0x57
DEBUG::      Processing line: vmsgt.vi       31..26=0x1f vm vs2 simm5 14..12=0x3 vd 6..0=0x57
DEBUG::      Processing line: vsaddu.vi      31..26=0x20 vm vs2 simm5 14..12=0x3 vd 6..0=0x57
DEBUG::      Processing line: vsadd.vi       31..26=0x21 vm vs2 simm5 14..12=0x3 vd 6..0=0x57
DEBUG::      Processing line: vsll.vi        31..26=0x25 vm vs2 simm5 14..12=0x3 vd 6..0=0x57
DEBUG::      Processing line: vmv1r.v        31..26=0x27 25=1 vs2 19..15=0 14..12=0x3 vd 6..0=0x57
DEBUG::      Processing line: vmv2r.v        31..26=0x27 25=1 vs2 19..15=1 14..12=0x3 vd 6..0=0x57
DEBUG::      Processing line: vmv4r.v        31..26=0x27 25=1 vs2 19..15=3 14..12=0x3 vd 6..0=0x57
DEBUG::      Processing line: vmv8r.v        31..26=0x27 25=1 vs2 19..15=7 14..12=0x3 vd 6..0=0x57
DEBUG::      Processing line: vsrl.vi        31..26=0x28 vm vs2 simm5 14..12=0x3 vd 6..0=0x57
DEBUG::      Processing line: vsra.vi        31..26=0x29 vm vs2 simm5 14..12=0x3 vd 6..0=0x57
DEBUG::      Processing line: vssrl.vi       31..26=0x2a vm vs2 simm5 14..12=0x3 vd 6..0=0x57
DEBUG::      Processing line: vssra.vi       31..26=0x2b vm vs2 simm5 14..12=0x3 vd 6..0=0x57
DEBUG::      Processing line: vnsrl.wi       31..26=0x2c vm vs2 simm5 14..12=0x3 vd 6..0=0x57
DEBUG::      Processing line: vnsra.wi       31..26=0x2d vm vs2 simm5 14..12=0x3 vd 6..0=0x57
DEBUG::      Processing line: vnclipu.wi     31..26=0x2e vm vs2 simm5 14..12=0x3 vd 6..0=0x57
DEBUG::      Processing line: vnclip.wi      31..26=0x2f vm vs2 simm5 14..12=0x3 vd 6..0=0x57
DEBUG::      Processing line: vredsum.vs     31..26=0x00 vm vs2 vs1 14..12=0x2 vd 6..0=0x57
DEBUG::      Processing line: vredand.vs     31..26=0x01 vm vs2 vs1 14..12=0x2 vd 6..0=0x57
DEBUG::      Processing line: vredor.vs      31..26=0x02 vm vs2 vs1 14..12=0x2 vd 6..0=0x57
DEBUG::      Processing line: vredxor.vs     31..26=0x03 vm vs2 vs1 14..12=0x2 vd 6..0=0x57
DEBUG::      Processing line: vredminu.vs    31..26=0x04 vm vs2 vs1 14..12=0x2 vd 6..0=0x57
DEBUG::      Processing line: vredmin.vs     31..26=0x05 vm vs2 vs1 14..12=0x2 vd 6..0=0x57
DEBUG::      Processing line: vredmaxu.vs    31..26=0x06 vm vs2 vs1 14..12=0x2 vd 6..0=0x57
DEBUG::      Processing line: vredmax.vs     31..26=0x07 vm vs2 vs1 14..12=0x2 vd 6..0=0x57
DEBUG::      Processing line: vaaddu.vv      31..26=0x08 vm vs2 vs1 14..12=0x2 vd 6..0=0x57
DEBUG::      Processing line: vaadd.vv       31..26=0x09 vm vs2 vs1 14..12=0x2 vd 6..0=0x57
DEBUG::      Processing line: vasubu.vv      31..26=0x0a vm vs2 vs1 14..12=0x2 vd 6..0=0x57
DEBUG::      Processing line: vasub.vv       31..26=0x0b vm vs2 vs1 14..12=0x2 vd 6..0=0x57
DEBUG::      Processing line: vmv.x.s        31..26=0x10 25=1 vs2 19..15=0 14..12=0x2 rd 6..0=0x57
DEBUG::      Processing line: vzext.vf8      31..26=0x12 vm vs2 19..15=2 14..12=0x2 vd 6..0=0x57
DEBUG::      Processing line: vsext.vf8      31..26=0x12 vm vs2 19..15=3 14..12=0x2 vd 6..0=0x57
DEBUG::      Processing line: vzext.vf4      31..26=0x12 vm vs2 19..15=4 14..12=0x2 vd 6..0=0x57
DEBUG::      Processing line: vsext.vf4      31..26=0x12 vm vs2 19..15=5 14..12=0x2 vd 6..0=0x57
DEBUG::      Processing line: vzext.vf2      31..26=0x12 vm vs2 19..15=6 14..12=0x2 vd 6..0=0x57
DEBUG::      Processing line: vsext.vf2      31..26=0x12 vm vs2 19..15=7 14..12=0x2 vd 6..0=0x57
DEBUG::      Processing line: vcompress.vm   31..26=0x17 25=1 vs2 vs1 14..12=0x2 vd 6..0=0x57
DEBUG::      Processing line: vmandn.mm      31..26=0x18 25=1 vs2 vs1 14..12=0x2 vd 6..0=0x57
DEBUG::      Processing line: vmand.mm       31..26=0x19 25=1 vs2 vs1 14..12=0x2 vd 6..0=0x57
DEBUG::      Processing line: vmor.mm        31..26=0x1a 25=1 vs2 vs1 14..12=0x2 vd 6..0=0x57
DEBUG::      Processing line: vmxor.mm       31..26=0x1b 25=1 vs2 vs1 14..12=0x2 vd 6..0=0x57
DEBUG::      Processing line: vmorn.mm       31..26=0x1c 25=1 vs2 vs1 14..12=0x2 vd 6..0=0x57
DEBUG::      Processing line: vmnand.mm      31..26=0x1d 25=1 vs2 vs1 14..12=0x2 vd 6..0=0x57
DEBUG::      Processing line: vmnor.mm       31..26=0x1e 25=1 vs2 vs1 14..12=0x2 vd 6..0=0x57
DEBUG::      Processing line: vmxnor.mm      31..26=0x1f 25=1 vs2 vs1 14..12=0x2 vd 6..0=0x57
DEBUG::      Processing line: vmsbf.m        31..26=0x14 vm vs2 19..15=0x01 14..12=0x2 vd 6..0=0x57
DEBUG::      Processing line: vmsof.m        31..26=0x14 vm vs2 19..15=0x02 14..12=0x2 vd 6..0=0x57
DEBUG::      Processing line: vmsif.m        31..26=0x14 vm vs2 19..15=0x03 14..12=0x2 vd 6..0=0x57
DEBUG::      Processing line: viota.m        31..26=0x14 vm vs2 19..15=0x10 14..12=0x2 vd 6..0=0x57
DEBUG::      Processing line: vid.v          31..26=0x14 vm 24..20=0 19..15=0x11 14..12=0x2 vd 6..0=0x57
DEBUG::      Processing line: vcpop.m        31..26=0x10 vm vs2 19..15=0x10 14..12=0x2 rd 6..0=0x57
DEBUG::      Processing line: vfirst.m       31..26=0x10 vm vs2 19..15=0x11 14..12=0x2 rd 6..0=0x57
DEBUG::      Processing line: vdivu.vv       31..26=0x20 vm vs2 vs1 14..12=0x2 vd 6..0=0x57
DEBUG::      Processing line: vdiv.vv        31..26=0x21 vm vs2 vs1 14..12=0x2 vd 6..0=0x57
DEBUG::      Processing line: vremu.vv       31..26=0x22 vm vs2 vs1 14..12=0x2 vd 6..0=0x57
DEBUG::      Processing line: vrem.vv        31..26=0x23 vm vs2 vs1 14..12=0x2 vd 6..0=0x57
DEBUG::      Processing line: vmulhu.vv      31..26=0x24 vm vs2 vs1 14..12=0x2 vd 6..0=0x57
DEBUG::      Processing line: vmul.vv        31..26=0x25 vm vs2 vs1 14..12=0x2 vd 6..0=0x57
DEBUG::      Processing line: vmulhsu.vv     31..26=0x26 vm vs2 vs1 14..12=0x2 vd 6..0=0x57
DEBUG::      Processing line: vmulh.vv       31..26=0x27 vm vs2 vs1 14..12=0x2 vd 6..0=0x57
DEBUG::      Processing line: vmadd.vv       31..26=0x29 vm vs2 vs1 14..12=0x2 vd 6..0=0x57
DEBUG::      Processing line: vnmsub.vv      31..26=0x2b vm vs2 vs1 14..12=0x2 vd 6..0=0x57
DEBUG::      Processing line: vmacc.vv       31..26=0x2d vm vs2 vs1 14..12=0x2 vd 6..0=0x57
DEBUG::      Processing line: vnmsac.vv      31..26=0x2f vm vs2 vs1 14..12=0x2 vd 6..0=0x57
DEBUG::      Processing line: vwaddu.vv      31..26=0x30 vm vs2 vs1 14..12=0x2 vd 6..0=0x57
DEBUG::      Processing line: vwadd.vv       31..26=0x31 vm vs2 vs1 14..12=0x2 vd 6..0=0x57
DEBUG::      Processing line: vwsubu.vv      31..26=0x32 vm vs2 vs1 14..12=0x2 vd 6..0=0x57
DEBUG::      Processing line: vwsub.vv       31..26=0x33 vm vs2 vs1 14..12=0x2 vd 6..0=0x57
DEBUG::      Processing line: vwaddu.wv      31..26=0x34 vm vs2 vs1 14..12=0x2 vd 6..0=0x57
DEBUG::      Processing line: vwadd.wv       31..26=0x35 vm vs2 vs1 14..12=0x2 vd 6..0=0x57
DEBUG::      Processing line: vwsubu.wv      31..26=0x36 vm vs2 vs1 14..12=0x2 vd 6..0=0x57
DEBUG::      Processing line: vwsub.wv       31..26=0x37 vm vs2 vs1 14..12=0x2 vd 6..0=0x57
DEBUG::      Processing line: vwmulu.vv      31..26=0x38 vm vs2 vs1 14..12=0x2 vd 6..0=0x57
DEBUG::      Processing line: vwmulsu.vv     31..26=0x3a vm vs2 vs1 14..12=0x2 vd 6..0=0x57
DEBUG::      Processing line: vwmul.vv       31..26=0x3b vm vs2 vs1 14..12=0x2 vd 6..0=0x57
DEBUG::      Processing line: vwmaccu.vv     31..26=0x3c vm vs2 vs1 14..12=0x2 vd 6..0=0x57
DEBUG::      Processing line: vwmacc.vv      31..26=0x3d vm vs2 vs1 14..12=0x2 vd 6..0=0x57
DEBUG::      Processing line: vwmaccsu.vv    31..26=0x3f vm vs2 vs1 14..12=0x2 vd 6..0=0x57
DEBUG::      Processing line: vaaddu.vx      31..26=0x08 vm vs2 rs1 14..12=0x6 vd 6..0=0x57
DEBUG::      Processing line: vaadd.vx       31..26=0x09 vm vs2 rs1 14..12=0x6 vd 6..0=0x57
DEBUG::      Processing line: vasubu.vx      31..26=0x0a vm vs2 rs1 14..12=0x6 vd 6..0=0x57
DEBUG::      Processing line: vasub.vx       31..26=0x0b vm vs2 rs1 14..12=0x6 vd 6..0=0x57
DEBUG::      Processing line: vmv.s.x        31..26=0x10 25=1 24..20=0 rs1 14..12=0x6 vd 6..0=0x57
DEBUG::      Processing line: vslide1up.vx   31..26=0x0e vm vs2 rs1 14..12=0x6 vd 6..0=0x57
DEBUG::      Processing line: vslide1down.vx 31..26=0x0f vm vs2 rs1 14..12=0x6 vd 6..0=0x57
DEBUG::      Processing line: vdivu.vx       31..26=0x20 vm vs2 rs1 14..12=0x6 vd 6..0=0x57
DEBUG::      Processing line: vdiv.vx        31..26=0x21 vm vs2 rs1 14..12=0x6 vd 6..0=0x57
DEBUG::      Processing line: vremu.vx       31..26=0x22 vm vs2 rs1 14..12=0x6 vd 6..0=0x57
DEBUG::      Processing line: vrem.vx        31..26=0x23 vm vs2 rs1 14..12=0x6 vd 6..0=0x57
DEBUG::      Processing line: vmulhu.vx      31..26=0x24 vm vs2 rs1 14..12=0x6 vd 6..0=0x57
DEBUG::      Processing line: vmul.vx        31..26=0x25 vm vs2 rs1 14..12=0x6 vd 6..0=0x57
DEBUG::      Processing line: vmulhsu.vx     31..26=0x26 vm vs2 rs1 14..12=0x6 vd 6..0=0x57
DEBUG::      Processing line: vmulh.vx       31..26=0x27 vm vs2 rs1 14..12=0x6 vd 6..0=0x57
DEBUG::      Processing line: vmadd.vx       31..26=0x29 vm vs2 rs1 14..12=0x6 vd 6..0=0x57
DEBUG::      Processing line: vnmsub.vx      31..26=0x2b vm vs2 rs1 14..12=0x6 vd 6..0=0x57
DEBUG::      Processing line: vmacc.vx       31..26=0x2d vm vs2 rs1 14..12=0x6 vd 6..0=0x57
DEBUG::      Processing line: vnmsac.vx      31..26=0x2f vm vs2 rs1 14..12=0x6 vd 6..0=0x57
DEBUG::      Processing line: vwaddu.vx      31..26=0x30 vm vs2 rs1 14..12=0x6 vd 6..0=0x57
DEBUG::      Processing line: vwadd.vx       31..26=0x31 vm vs2 rs1 14..12=0x6 vd 6..0=0x57
DEBUG::      Processing line: vwsubu.vx      31..26=0x32 vm vs2 rs1 14..12=0x6 vd 6..0=0x57
DEBUG::      Processing line: vwsub.vx       31..26=0x33 vm vs2 rs1 14..12=0x6 vd 6..0=0x57
DEBUG::      Processing line: vwaddu.wx      31..26=0x34 vm vs2 rs1 14..12=0x6 vd 6..0=0x57
DEBUG::      Processing line: vwadd.wx       31..26=0x35 vm vs2 rs1 14..12=0x6 vd 6..0=0x57
DEBUG::      Processing line: vwsubu.wx      31..26=0x36 vm vs2 rs1 14..12=0x6 vd 6..0=0x57
DEBUG::      Processing line: vwsub.wx       31..26=0x37 vm vs2 rs1 14..12=0x6 vd 6..0=0x57
DEBUG::      Processing line: vwmulu.vx      31..26=0x38 vm vs2 rs1 14..12=0x6 vd 6..0=0x57
DEBUG::      Processing line: vwmulsu.vx     31..26=0x3a vm vs2 rs1 14..12=0x6 vd 6..0=0x57
DEBUG::      Processing line: vwmul.vx       31..26=0x3b vm vs2 rs1 14..12=0x6 vd 6..0=0x57
DEBUG::      Processing line: vwmaccu.vx     31..26=0x3c vm vs2 rs1 14..12=0x6 vd 6..0=0x57
DEBUG::      Processing line: vwmacc.vx      31..26=0x3d vm vs2 rs1 14..12=0x6 vd 6..0=0x57
DEBUG::      Processing line: vwmaccus.vx    31..26=0x3e vm vs2 rs1 14..12=0x6 vd 6..0=0x57
DEBUG::      Processing line: vwmaccsu.vx    31..26=0x3f vm vs2 rs1 14..12=0x6 vd 6..0=0x57
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_system for standard instructions
DEBUG::      Processing line: mret      11..7=0 19..15=0 31..20=0x302 14..12=0 6..2=0x1C 1..0=3
DEBUG::      Processing line: wfi       11..7=0 19..15=0 31..20=0x105 14..12=0 6..2=0x1C 1..0=3
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_svinval for standard instructions
DEBUG::      Processing line: sinval.vma      11..7=0 rs1        rs2        31..25=0x0b  14..12=0 6..2=0x1C 1..0=3
DEBUG::      Processing line: sfence.w.inval  11..7=0 19..15=0x0 24..20=0x0 31..25=0x0c  14..12=0 6..2=0x1C 1..0=3
DEBUG::      Processing line: sfence.inval.ir 11..7=0 19..15=0x0 24..20=0x1 31..25=0x0c  14..12=0 6..2=0x1C 1..0=3
DEBUG::      Processing line: hinval.vvma     11..7=0 rs1        rs2        31..25=0x13  14..12=0 6..2=0x1C 1..0=3
DEBUG::      Processing line: hinval.gvma     11..7=0 rs1        rs2        31..25=0x33  14..12=0 6..2=0x1C 1..0=3
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_sdext for standard instructions
DEBUG::      Processing line: dret      11..7=0 19..15=0 31..20=0x7b2 14..12=0 6..2=0x1C 1..0=3
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_s for standard instructions
DEBUG::      Processing line: sfence.vma 11..7=0 rs1 rs2 31..25=0x09  14..12=0 6..2=0x1C 1..0=3
DEBUG::      Processing line: sret      11..7=0 19..15=0 31..20=0x102 14..12=0 6..2=0x1C 1..0=3
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_q_zfh for standard instructions
DEBUG::      Processing line: fcvt.q.h  rd rs1 24..20=2 31..27=0x08 rm       26..25=3 6..2=0x14 1..0=3
DEBUG::      Processing line: fcvt.h.q  rd rs1 24..20=3 31..27=0x08 rm       26..25=2 6..2=0x14 1..0=3
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_q for standard instructions
DEBUG::      Processing line: flq       rd rs1 imm12 14..12=4 6..2=0x01 1..0=3
DEBUG::      Processing line: fsq       imm12hi rs1 rs2 imm12lo 14..12=4 6..2=0x09 1..0=3
DEBUG::      Processing line: fmadd.q   rd rs1 rs2 rs3 rm 26..25=3 6..2=0x10 1..0=3
DEBUG::      Processing line: fmsub.q   rd rs1 rs2 rs3 rm 26..25=3 6..2=0x11 1..0=3
DEBUG::      Processing line: fnmsub.q  rd rs1 rs2 rs3 rm 26..25=3 6..2=0x12 1..0=3
DEBUG::      Processing line: fnmadd.q  rd rs1 rs2 rs3 rm 26..25=3 6..2=0x13 1..0=3
DEBUG::      Processing line: fadd.q    rd rs1 rs2      31..27=0x00 rm       26..25=3 6..2=0x14 1..0=3
DEBUG::      Processing line: fsub.q    rd rs1 rs2      31..27=0x01 rm       26..25=3 6..2=0x14 1..0=3
DEBUG::      Processing line: fmul.q    rd rs1 rs2      31..27=0x02 rm       26..25=3 6..2=0x14 1..0=3
DEBUG::      Processing line: fdiv.q    rd rs1 rs2      31..27=0x03 rm       26..25=3 6..2=0x14 1..0=3
DEBUG::      Processing line: fsqrt.q   rd rs1 24..20=0 31..27=0x0B rm       26..25=3 6..2=0x14 1..0=3
DEBUG::      Processing line: fsgnj.q   rd rs1 rs2      31..27=0x04 14..12=0 26..25=3 6..2=0x14 1..0=3
DEBUG::      Processing line: fsgnjn.q  rd rs1 rs2      31..27=0x04 14..12=1 26..25=3 6..2=0x14 1..0=3
DEBUG::      Processing line: fsgnjx.q  rd rs1 rs2      31..27=0x04 14..12=2 26..25=3 6..2=0x14 1..0=3
DEBUG::      Processing line: fmin.q    rd rs1 rs2      31..27=0x05 14..12=0 26..25=3 6..2=0x14 1..0=3
DEBUG::      Processing line: fmax.q    rd rs1 rs2      31..27=0x05 14..12=1 26..25=3 6..2=0x14 1..0=3
DEBUG::      Processing line: fcvt.s.q  rd rs1 24..20=3 31..27=0x08 rm       26..25=0 6..2=0x14 1..0=3
DEBUG::      Processing line: fcvt.q.s  rd rs1 24..20=0 31..27=0x08 rm       26..25=3 6..2=0x14 1..0=3
DEBUG::      Processing line: fcvt.d.q  rd rs1 24..20=3 31..27=0x08 rm       26..25=1 6..2=0x14 1..0=3
DEBUG::      Processing line: fcvt.q.d  rd rs1 24..20=1 31..27=0x08 rm       26..25=3 6..2=0x14 1..0=3
DEBUG::      Processing line: feq.q     rd rs1 rs2      31..27=0x14 14..12=2 26..25=3 6..2=0x14 1..0=3
DEBUG::      Processing line: flt.q     rd rs1 rs2      31..27=0x14 14..12=1 26..25=3 6..2=0x14 1..0=3
DEBUG::      Processing line: fle.q     rd rs1 rs2      31..27=0x14 14..12=0 26..25=3 6..2=0x14 1..0=3
DEBUG::      Processing line: fclass.q  rd rs1 24..20=0 31..27=0x1C 14..12=1 26..25=3 6..2=0x14 1..0=3
DEBUG::      Processing line: fcvt.w.q  rd rs1 24..20=0 31..27=0x18 rm       26..25=3 6..2=0x14 1..0=3
DEBUG::      Processing line: fcvt.wu.q rd rs1 24..20=1 31..27=0x18 rm       26..25=3 6..2=0x14 1..0=3
DEBUG::      Processing line: fcvt.q.w  rd rs1 24..20=0 31..27=0x1A rm       26..25=3 6..2=0x14 1..0=3
DEBUG::      Processing line: fcvt.q.wu rd rs1 24..20=1 31..27=0x1A rm       26..25=3 6..2=0x14 1..0=3
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_m for standard instructions
DEBUG::      Processing line: mul     rd rs1 rs2 31..25=1 14..12=0 6..2=0x0C 1..0=3
DEBUG::      Processing line: mulh    rd rs1 rs2 31..25=1 14..12=1 6..2=0x0C 1..0=3
DEBUG::      Processing line: mulhsu  rd rs1 rs2 31..25=1 14..12=2 6..2=0x0C 1..0=3
DEBUG::      Processing line: mulhu   rd rs1 rs2 31..25=1 14..12=3 6..2=0x0C 1..0=3
DEBUG::      Processing line: div     rd rs1 rs2 31..25=1 14..12=4 6..2=0x0C 1..0=3
DEBUG::      Processing line: divu    rd rs1 rs2 31..25=1 14..12=5 6..2=0x0C 1..0=3
DEBUG::      Processing line: rem     rd rs1 rs2 31..25=1 14..12=6 6..2=0x0C 1..0=3
DEBUG::      Processing line: remu    rd rs1 rs2 31..25=1 14..12=7 6..2=0x0C 1..0=3
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_i for standard instructions
DEBUG::      Processing line: lui     rd imm20 6..2=0x0D 1..0=3
DEBUG::      Processing line: auipc   rd imm20 6..2=0x05 1..0=3
DEBUG::      Processing line: jal     rd jimm20                          6..2=0x1b 1..0=3
DEBUG::      Processing line: jalr    rd rs1 imm12              14..12=0 6..2=0x19 1..0=3
DEBUG::      Processing line: beq     bimm12hi rs1 rs2 bimm12lo 14..12=0 6..2=0x18 1..0=3
DEBUG::      Processing line: bne     bimm12hi rs1 rs2 bimm12lo 14..12=1 6..2=0x18 1..0=3
DEBUG::      Processing line: blt     bimm12hi rs1 rs2 bimm12lo 14..12=4 6..2=0x18 1..0=3
DEBUG::      Processing line: bge     bimm12hi rs1 rs2 bimm12lo 14..12=5 6..2=0x18 1..0=3
DEBUG::      Processing line: bltu    bimm12hi rs1 rs2 bimm12lo 14..12=6 6..2=0x18 1..0=3
DEBUG::      Processing line: bgeu    bimm12hi rs1 rs2 bimm12lo 14..12=7 6..2=0x18 1..0=3
DEBUG::      Processing line: lb      rd rs1       imm12 14..12=0 6..2=0x00 1..0=3
DEBUG::      Processing line: lh      rd rs1       imm12 14..12=1 6..2=0x00 1..0=3
DEBUG::      Processing line: lw      rd rs1       imm12 14..12=2 6..2=0x00 1..0=3
DEBUG::      Processing line: lbu     rd rs1       imm12 14..12=4 6..2=0x00 1..0=3
DEBUG::      Processing line: lhu     rd rs1       imm12 14..12=5 6..2=0x00 1..0=3
DEBUG::      Processing line: sb     imm12hi rs1 rs2 imm12lo 14..12=0 6..2=0x08 1..0=3
DEBUG::      Processing line: sh     imm12hi rs1 rs2 imm12lo 14..12=1 6..2=0x08 1..0=3
DEBUG::      Processing line: sw     imm12hi rs1 rs2 imm12lo 14..12=2 6..2=0x08 1..0=3
DEBUG::      Processing line: addi    rd rs1 imm12           14..12=0 6..2=0x04 1..0=3
DEBUG::      Processing line: slti    rd rs1 imm12           14..12=2 6..2=0x04 1..0=3
DEBUG::      Processing line: sltiu   rd rs1 imm12           14..12=3 6..2=0x04 1..0=3
DEBUG::      Processing line: xori    rd rs1 imm12           14..12=4 6..2=0x04 1..0=3
DEBUG::      Processing line: ori     rd rs1 imm12           14..12=6 6..2=0x04 1..0=3
DEBUG::      Processing line: andi    rd rs1 imm12           14..12=7 6..2=0x04 1..0=3
DEBUG::      Processing line: add     rd rs1 rs2 31..25=0  14..12=0 6..2=0x0C 1..0=3
DEBUG::      Processing line: sub     rd rs1 rs2 31..25=32 14..12=0 6..2=0x0C 1..0=3
DEBUG::      Processing line: sll     rd rs1 rs2 31..25=0  14..12=1 6..2=0x0C 1..0=3
DEBUG::      Processing line: slt     rd rs1 rs2 31..25=0  14..12=2 6..2=0x0C 1..0=3
DEBUG::      Processing line: sltu    rd rs1 rs2 31..25=0  14..12=3 6..2=0x0C 1..0=3
DEBUG::      Processing line: xor     rd rs1 rs2 31..25=0  14..12=4 6..2=0x0C 1..0=3
DEBUG::      Processing line: srl     rd rs1 rs2 31..25=0  14..12=5 6..2=0x0C 1..0=3
DEBUG::      Processing line: sra     rd rs1 rs2 31..25=32 14..12=5 6..2=0x0C 1..0=3
DEBUG::      Processing line: or      rd rs1 rs2 31..25=0  14..12=6 6..2=0x0C 1..0=3
DEBUG::      Processing line: and     rd rs1 rs2 31..25=0  14..12=7 6..2=0x0C 1..0=3
DEBUG::      Processing line: fence fm pred succ rs1 14..12=0 rd 6..2=0x03 1..0=3
DEBUG::      Processing line: ecall    31..20=0x000 19..7=0 6..2=0x1C 1..0=3
DEBUG::      Processing line: ebreak   31..20=0x001 19..7=0 6..2=0x1C 1..0=3
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_h for standard instructions
DEBUG::      Processing line: hfence.vvma 11..7=0 rs1        rs2 31..25=0x11  14..12=0 6..2=0x1C 1..0=3
DEBUG::      Processing line: hfence.gvma 11..7=0 rs1        rs2 31..25=0x31  14..12=0 6..2=0x1C 1..0=3
DEBUG::      Processing line: hlv.b            rd rs1 24..20=0x0 31..25=0x30  14..12=4 6..2=0x1C 1..0=3
DEBUG::      Processing line: hlv.bu           rd rs1 24..20=0x1 31..25=0x30  14..12=4 6..2=0x1C 1..0=3
DEBUG::      Processing line: hlv.h            rd rs1 24..20=0x0 31..25=0x32  14..12=4 6..2=0x1C 1..0=3
DEBUG::      Processing line: hlv.hu           rd rs1 24..20=0x1 31..25=0x32  14..12=4 6..2=0x1C 1..0=3
DEBUG::      Processing line: hlvx.hu          rd rs1 24..20=0x3 31..25=0x32  14..12=4 6..2=0x1C 1..0=3
DEBUG::      Processing line: hlv.w            rd rs1 24..20=0x0 31..25=0x34  14..12=4 6..2=0x1C 1..0=3
DEBUG::      Processing line: hlvx.wu          rd rs1 24..20=0x3 31..25=0x34  14..12=4 6..2=0x1C 1..0=3
DEBUG::      Processing line: hsv.b       11..7=0 rs1        rs2 31..25=0x31  14..12=4 6..2=0x1C 1..0=3
DEBUG::      Processing line: hsv.h       11..7=0 rs1        rs2 31..25=0x33  14..12=4 6..2=0x1C 1..0=3
DEBUG::      Processing line: hsv.w       11..7=0 rs1        rs2 31..25=0x35  14..12=4 6..2=0x1C 1..0=3
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_f for standard instructions
DEBUG::      Processing line: flw       rd rs1 imm12 14..12=2 6..2=0x01 1..0=3
DEBUG::      Processing line: fsw       imm12hi rs1 rs2 imm12lo 14..12=2 6..2=0x09 1..0=3
DEBUG::      Processing line: fmadd.s   rd rs1 rs2 rs3 rm 26..25=0 6..2=0x10 1..0=3
DEBUG::      Processing line: fmsub.s   rd rs1 rs2 rs3 rm 26..25=0 6..2=0x11 1..0=3
DEBUG::      Processing line: fnmsub.s  rd rs1 rs2 rs3 rm 26..25=0 6..2=0x12 1..0=3
DEBUG::      Processing line: fnmadd.s  rd rs1 rs2 rs3 rm 26..25=0 6..2=0x13 1..0=3
DEBUG::      Processing line: fadd.s    rd rs1 rs2      31..27=0x00 rm       26..25=0 6..2=0x14 1..0=3
DEBUG::      Processing line: fsub.s    rd rs1 rs2      31..27=0x01 rm       26..25=0 6..2=0x14 1..0=3
DEBUG::      Processing line: fmul.s    rd rs1 rs2      31..27=0x02 rm       26..25=0 6..2=0x14 1..0=3
DEBUG::      Processing line: fdiv.s    rd rs1 rs2      31..27=0x03 rm       26..25=0 6..2=0x14 1..0=3
DEBUG::      Processing line: fsqrt.s   rd rs1 24..20=0 31..27=0x0B rm       26..25=0 6..2=0x14 1..0=3
DEBUG::      Processing line: fsgnj.s   rd rs1 rs2      31..27=0x04 14..12=0 26..25=0 6..2=0x14 1..0=3
DEBUG::      Processing line: fsgnjn.s  rd rs1 rs2      31..27=0x04 14..12=1 26..25=0 6..2=0x14 1..0=3
DEBUG::      Processing line: fsgnjx.s  rd rs1 rs2      31..27=0x04 14..12=2 26..25=0 6..2=0x14 1..0=3
DEBUG::      Processing line: fmin.s    rd rs1 rs2      31..27=0x05 14..12=0 26..25=0 6..2=0x14 1..0=3
DEBUG::      Processing line: fmax.s    rd rs1 rs2      31..27=0x05 14..12=1 26..25=0 6..2=0x14 1..0=3
DEBUG::      Processing line: fcvt.w.s  rd rs1 24..20=0 31..27=0x18 rm       26..25=0 6..2=0x14 1..0=3
DEBUG::      Processing line: fcvt.wu.s rd rs1 24..20=1 31..27=0x18 rm       26..25=0 6..2=0x14 1..0=3
DEBUG::      Processing line: fmv.x.w   rd rs1 24..20=0 31..27=0x1C 14..12=0 26..25=0 6..2=0x14 1..0=3
DEBUG::      Processing line: feq.s     rd rs1 rs2      31..27=0x14 14..12=2 26..25=0 6..2=0x14 1..0=3
DEBUG::      Processing line: flt.s     rd rs1 rs2      31..27=0x14 14..12=1 26..25=0 6..2=0x14 1..0=3
DEBUG::      Processing line: fle.s     rd rs1 rs2      31..27=0x14 14..12=0 26..25=0 6..2=0x14 1..0=3
DEBUG::      Processing line: fclass.s  rd rs1 24..20=0 31..27=0x1C 14..12=1 26..25=0 6..2=0x14 1..0=3
DEBUG::      Processing line: fcvt.s.w  rd rs1 24..20=0 31..27=0x1A rm       26..25=0 6..2=0x14 1..0=3
DEBUG::      Processing line: fcvt.s.wu rd rs1 24..20=1 31..27=0x1A rm       26..25=0 6..2=0x14 1..0=3
DEBUG::      Processing line: fmv.w.x   rd rs1 24..20=0 31..27=0x1E 14..12=0 26..25=0 6..2=0x14 1..0=3
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_d_zfh for standard instructions
DEBUG::      Processing line: fcvt.d.h  rd rs1 24..20=2 31..27=0x08 rm       26..25=1 6..2=0x14 1..0=3
DEBUG::      Processing line: fcvt.h.d  rd rs1 24..20=1 31..27=0x08 rm       26..25=2 6..2=0x14 1..0=3
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_d for standard instructions
DEBUG::      Processing line: fld       rd rs1 imm12 14..12=3 6..2=0x01 1..0=3
DEBUG::      Processing line: fsd       imm12hi rs1 rs2 imm12lo 14..12=3 6..2=0x09 1..0=3
DEBUG::      Processing line: fmadd.d   rd rs1 rs2 rs3 rm 26..25=1 6..2=0x10 1..0=3
DEBUG::      Processing line: fmsub.d   rd rs1 rs2 rs3 rm 26..25=1 6..2=0x11 1..0=3
DEBUG::      Processing line: fnmsub.d  rd rs1 rs2 rs3 rm 26..25=1 6..2=0x12 1..0=3
DEBUG::      Processing line: fnmadd.d  rd rs1 rs2 rs3 rm 26..25=1 6..2=0x13 1..0=3
DEBUG::      Processing line: fadd.d    rd rs1 rs2      31..27=0x00 rm       26..25=1 6..2=0x14 1..0=3
DEBUG::      Processing line: fsub.d    rd rs1 rs2      31..27=0x01 rm       26..25=1 6..2=0x14 1..0=3
DEBUG::      Processing line: fmul.d    rd rs1 rs2      31..27=0x02 rm       26..25=1 6..2=0x14 1..0=3
DEBUG::      Processing line: fdiv.d    rd rs1 rs2      31..27=0x03 rm       26..25=1 6..2=0x14 1..0=3
DEBUG::      Processing line: fsqrt.d   rd rs1 24..20=0 31..27=0x0B rm       26..25=1 6..2=0x14 1..0=3
DEBUG::      Processing line: fsgnj.d   rd rs1 rs2      31..27=0x04 14..12=0 26..25=1 6..2=0x14 1..0=3
DEBUG::      Processing line: fsgnjn.d  rd rs1 rs2      31..27=0x04 14..12=1 26..25=1 6..2=0x14 1..0=3
DEBUG::      Processing line: fsgnjx.d  rd rs1 rs2      31..27=0x04 14..12=2 26..25=1 6..2=0x14 1..0=3
DEBUG::      Processing line: fmin.d    rd rs1 rs2      31..27=0x05 14..12=0 26..25=1 6..2=0x14 1..0=3
DEBUG::      Processing line: fmax.d    rd rs1 rs2      31..27=0x05 14..12=1 26..25=1 6..2=0x14 1..0=3
DEBUG::      Processing line: fcvt.s.d  rd rs1 24..20=1 31..27=0x08 rm       26..25=0 6..2=0x14 1..0=3
DEBUG::      Processing line: fcvt.d.s  rd rs1 24..20=0 31..27=0x08 rm       26..25=1 6..2=0x14 1..0=3
DEBUG::      Processing line: feq.d     rd rs1 rs2      31..27=0x14 14..12=2 26..25=1 6..2=0x14 1..0=3
DEBUG::      Processing line: flt.d     rd rs1 rs2      31..27=0x14 14..12=1 26..25=1 6..2=0x14 1..0=3
DEBUG::      Processing line: fle.d     rd rs1 rs2      31..27=0x14 14..12=0 26..25=1 6..2=0x14 1..0=3
DEBUG::      Processing line: fclass.d  rd rs1 24..20=0 31..27=0x1C 14..12=1 26..25=1 6..2=0x14 1..0=3
DEBUG::      Processing line: fcvt.w.d  rd rs1 24..20=0 31..27=0x18 rm       26..25=1 6..2=0x14 1..0=3
DEBUG::      Processing line: fcvt.wu.d rd rs1 24..20=1 31..27=0x18 rm       26..25=1 6..2=0x14 1..0=3
DEBUG::      Processing line: fcvt.d.w  rd rs1 24..20=0 31..27=0x1A rm       26..25=1 6..2=0x14 1..0=3
DEBUG::      Processing line: fcvt.d.wu rd rs1 24..20=1 31..27=0x1A rm       26..25=1 6..2=0x14 1..0=3
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_c_d for standard instructions
DEBUG::      Processing line: c.fld rd_p rs1_p c_uimm8lo c_uimm8hi    1..0=0 15..13=1
DEBUG::      Processing line: c.fsd rs1_p rs2_p c_uimm8lo c_uimm8hi   1..0=0 15..13=5
DEBUG::      Processing line: c.fldsp rd c_uimm9sphi c_uimm9splo      1..0=2 15..13=1
DEBUG::      Processing line: c.fsdsp c_rs2 c_uimm9sp_s               1..0=2 15..13=5
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_c for standard instructions
DEBUG::      Processing line: c.addi4spn rd_p c_nzuimm10              1..0=0 15..13=0
DEBUG::      Processing line: c.lw rd_p rs1_p c_uimm7lo c_uimm7hi     1..0=0 15..13=2
DEBUG::      Processing line: c.sw rs1_p rs2_p c_uimm7lo c_uimm7hi    1..0=0 15..13=6
DEBUG::      Processing line: c.nop c_nzimm6hi c_nzimm6lo              1..0=1 15..13=0 11..7=0
DEBUG::      Processing line: c.addi rd_rs1_n0 c_nzimm6lo c_nzimm6hi   1..0=1 15..13=0
DEBUG::      Processing line: c.li rd c_imm6lo c_imm6hi                1..0=1 15..13=2
DEBUG::      Processing line: c.addi16sp c_nzimm10hi c_nzimm10lo       1..0=1 15..13=3 11..7=2
DEBUG::      Processing line: c.lui rd_n2 c_nzimm18hi c_nzimm18lo      1..0=1 15..13=3
DEBUG::      Processing line: c.andi rd_rs1_p c_imm6hi c_imm6lo        1..0=1 15..13=4 11..10=2
DEBUG::      Processing line: c.sub rd_rs1_p rs2_p                     1..0=1 15..13=4 12..10=0b011 6..5=0
DEBUG::      Processing line: c.xor rd_rs1_p rs2_p                     1..0=1 15..13=4 12..10=0b011 6..5=1
DEBUG::      Processing line: c.or rd_rs1_p rs2_p                      1..0=1 15..13=4 12..10=0b011 6..5=2
DEBUG::      Processing line: c.and rd_rs1_p rs2_p                     1..0=1 15..13=4 12..10=0b011 6..5=3
DEBUG::      Processing line: c.j c_imm12                              1..0=1 15..13=5
DEBUG::      Processing line: c.beqz rs1_p c_bimm9lo c_bimm9hi         1..0=1 15..13=6
DEBUG::      Processing line: c.bnez rs1_p c_bimm9lo c_bimm9hi         1..0=1 15..13=7
DEBUG::      Processing line: c.lwsp rd_n0 c_uimm8sphi c_uimm8splo     1..0=2 15..13=2
DEBUG::      Processing line: c.jr rs1_n0                              1..0=2 15..13=4 12=0 6..2=0
DEBUG::      Processing line: c.mv rd c_rs2_n0                         1..0=2 15..13=4 12=0
DEBUG::      Processing line: c.ebreak                                 1..0=2 15..13=4 12=1 11..2=0
DEBUG::      Processing line: c.jalr c_rs1_n0                          1..0=2 15..13=4 12=1 6..2=0
DEBUG::      Processing line: c.add rd_rs1 c_rs2_n0                    1..0=2 15..13=4 12=1
DEBUG::      Processing line: c.swsp c_rs2 c_uimm8sp_s                 1..0=2 15..13=6
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_a for standard instructions
DEBUG::      Processing line: lr.w        rd rs1 24..20=0 aq rl 31..29=0 28..27=2 14..12=2 6..2=0x0B 1..0=3
DEBUG::      Processing line: sc.w        rd rs1 rs2      aq rl 31..29=0 28..27=3 14..12=2 6..2=0x0B 1..0=3
DEBUG::      Processing line: amoswap.w   rd rs1 rs2      aq rl 31..29=0 28..27=1 14..12=2 6..2=0x0B 1..0=3
DEBUG::      Processing line: amoadd.w    rd rs1 rs2      aq rl 31..29=0 28..27=0 14..12=2 6..2=0x0B 1..0=3
DEBUG::      Processing line: amoxor.w    rd rs1 rs2      aq rl 31..29=1 28..27=0 14..12=2 6..2=0x0B 1..0=3
DEBUG::      Processing line: amoand.w    rd rs1 rs2      aq rl 31..29=3 28..27=0 14..12=2 6..2=0x0B 1..0=3
DEBUG::      Processing line: amoor.w     rd rs1 rs2      aq rl 31..29=2 28..27=0 14..12=2 6..2=0x0B 1..0=3
DEBUG::      Processing line: amomin.w    rd rs1 rs2      aq rl 31..29=4 28..27=0 14..12=2 6..2=0x0B 1..0=3
DEBUG::      Processing line: amomax.w    rd rs1 rs2      aq rl 31..29=5 28..27=0 14..12=2 6..2=0x0B 1..0=3
DEBUG::      Processing line: amominu.w   rd rs1 rs2      aq rl 31..29=6 28..27=0 14..12=2 6..2=0x0B 1..0=3
DEBUG::      Processing line: amomaxu.w   rd rs1 rs2      aq rl 31..29=7 28..27=0 14..12=2 6..2=0x0B 1..0=3
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv64_zks for standard instructions
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv64_zknh for standard instructions
DEBUG::      Processing line: sha512sum0 rd rs1  31..30=0 29..25=0b01000 24..20=0b00100 14..12=1 6..0=0x13
DEBUG::      Processing line: sha512sum1 rd rs1  31..30=0 29..25=0b01000 24..20=0b00101 14..12=1 6..0=0x13
DEBUG::      Processing line: sha512sig0 rd rs1  31..30=0 29..25=0b01000 24..20=0b00110 14..12=1 6..0=0x13
DEBUG::      Processing line: sha512sig1 rd rs1  31..30=0 29..25=0b01000 24..20=0b00111 14..12=1 6..0=0x13
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv64_zkne for standard instructions
DEBUG::      Processing line: aes64esm   rd rs1 rs2  31..30=0 29..25=0b11011          14..12=0b000 6..0=0x33
DEBUG::      Processing line: aes64es    rd rs1 rs2  31..30=0 29..25=0b11001          14..12=0b000 6..0=0x33
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv64_zknd for standard instructions
DEBUG::      Processing line: aes64dsm   rd rs1 rs2  31..30=0 29..25=0b11111          14..12=0b000 6..0=0x33
DEBUG::      Processing line: aes64ds    rd rs1 rs2  31..30=0 29..25=0b11101          14..12=0b000 6..0=0x33
DEBUG::      Processing line: aes64ks1i  rd rs1 rnum 31..30=0 29..25=0b11000 24=1     14..12=0b001 6..0=0x13
DEBUG::      Processing line: aes64im    rd rs1      31..30=0 29..25=0b11000 24..20=0b0000 14..12=0b001 6..0=0x13
DEBUG::      Processing line: aes64ks2   rd rs1 rs2  31..30=1 29..25=0b11111          14..12=0b000 6..0=0x33
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv64_zkn for standard instructions
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv64_zk for standard instructions
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv64_zfh for standard instructions
DEBUG::      Processing line: fcvt.l.h  rd rs1 24..20=2 31..27=0x18 rm       26..25=2 6..2=0x14 1..0=3
DEBUG::      Processing line: fcvt.lu.h rd rs1 24..20=3 31..27=0x18 rm       26..25=2 6..2=0x14 1..0=3
DEBUG::      Processing line: fcvt.h.l  rd rs1 24..20=2 31..27=0x1A rm       26..25=2 6..2=0x14 1..0=3
DEBUG::      Processing line: fcvt.h.lu rd rs1 24..20=3 31..27=0x1A rm       26..25=2 6..2=0x14 1..0=3
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv64_zcb for standard instructions
DEBUG::      Processing line: c.zext.w  rd_rs1_p 1..0=1 15..13=4 12..10=7 6..5=3 4..2=4
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv64_zbs for standard instructions
DEBUG::      Processing line: bclri       rd rs1 31..26=0x12 shamtd 14..12=1 6..2=0x04 1..0=3
DEBUG::      Processing line: bexti       rd rs1 31..26=0x12 shamtd 14..12=5 6..2=0x04 1..0=3
DEBUG::      Processing line: binvi       rd rs1 31..26=0x1a shamtd 14..12=1 6..2=0x04 1..0=3
DEBUG::      Processing line: bseti       rd rs1 31..26=0x0a shamtd 14..12=1 6..2=0x04 1..0=3
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv64_zbkb for standard instructions
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv64_zbb for standard instructions
DEBUG::      Processing line: clzw  rd rs1                                31..20=0x600 14..12=1 6..2=0x06 1..0=3
DEBUG::      Processing line: ctzw  rd rs1                                31..20=0x601 14..12=1 6..2=0x06 1..0=3
DEBUG::      Processing line: cpopw rd rs1                                31..20=0x602 14..12=1 6..2=0x06 1..0=3
DEBUG::      Processing line: rolw  rd rs1 rs2                            31..25=0x30 14..12=1 6..2=0x0E 1..0=3
DEBUG::      Processing line: rorw  rd rs1 rs2                            31..25=0x30 14..12=5 6..2=0x0E 1..0=3
DEBUG::      Processing line: roriw rd rs1                                31..25=0x30 shamtw 14..12=5 6..2=0x06 1..0=3
DEBUG::      Processing line: rori  rd rs1                                31..26=0x18 shamtd 14..12=5 6..2=0x04 1..0=3
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv64_zba for standard instructions
DEBUG::      Processing line: add.uw     rd rs1 rs2 31..25=4  14..12=0 6..2=0x0E 1..0=3
DEBUG::      Processing line: sh1add.uw  rd rs1 rs2 31..25=16 14..12=2 6..2=0x0E 1..0=3
DEBUG::      Processing line: sh2add.uw  rd rs1 rs2 31..25=16 14..12=4 6..2=0x0E 1..0=3
DEBUG::      Processing line: sh3add.uw  rd rs1 rs2 31..25=16 14..12=6 6..2=0x0E 1..0=3
DEBUG::      Processing line: slli.uw    rd rs1 31..26=2 shamtd 14..12=1 6..2=0x06 1..0=3
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv64_zacas for standard instructions
DEBUG::      Processing line: amocas.q   rd rs1 rs2      aq rl 31..29=1 28..27=1 14..12=4 6..2=0x0B 1..0=3
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv64_q for standard instructions
DEBUG::      Processing line: fcvt.l.q  rd rs1 24..20=2 31..27=0x18 rm       26..25=3 6..2=0x14 1..0=3
DEBUG::      Processing line: fcvt.lu.q rd rs1 24..20=3 31..27=0x18 rm       26..25=3 6..2=0x14 1..0=3
DEBUG::      Processing line: fcvt.q.l  rd rs1 24..20=2 31..27=0x1A rm       26..25=3 6..2=0x14 1..0=3
DEBUG::      Processing line: fcvt.q.lu rd rs1 24..20=3 31..27=0x1A rm       26..25=3 6..2=0x14 1..0=3
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv64_m for standard instructions
DEBUG::      Processing line: mulw    rd rs1 rs2 31..25=1 14..12=0 6..2=0x0E 1..0=3
DEBUG::      Processing line: divw    rd rs1 rs2 31..25=1 14..12=4 6..2=0x0E 1..0=3
DEBUG::      Processing line: divuw   rd rs1 rs2 31..25=1 14..12=5 6..2=0x0E 1..0=3
DEBUG::      Processing line: remw    rd rs1 rs2 31..25=1 14..12=6 6..2=0x0E 1..0=3
DEBUG::      Processing line: remuw   rd rs1 rs2 31..25=1 14..12=7 6..2=0x0E 1..0=3
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv64_i for standard instructions
DEBUG::      Processing line: lwu     rd rs1       imm12 14..12=6 6..2=0x00 1..0=3
DEBUG::      Processing line: ld      rd rs1       imm12 14..12=3 6..2=0x00 1..0=3
DEBUG::      Processing line: sd     imm12hi rs1 rs2 imm12lo 14..12=3 6..2=0x08 1..0=3
DEBUG::      Processing line: slli   rd rs1 31..26=0  shamtd 14..12=1 6..2=0x04 1..0=3
DEBUG::      Processing line: srli   rd rs1 31..26=0  shamtd 14..12=5 6..2=0x04 1..0=3
DEBUG::      Processing line: srai   rd rs1 31..26=16 shamtd 14..12=5 6..2=0x04 1..0=3
DEBUG::      Processing line: addiw   rd rs1 imm12            14..12=0 6..2=0x06 1..0=3
DEBUG::      Processing line: slliw   rd rs1 31..25=0  shamtw 14..12=1 6..2=0x06 1..0=3
DEBUG::      Processing line: srliw   rd rs1 31..25=0  shamtw 14..12=5 6..2=0x06 1..0=3
DEBUG::      Processing line: sraiw   rd rs1 31..25=32 shamtw 14..12=5 6..2=0x06 1..0=3
DEBUG::      Processing line: addw    rd rs1 rs2 31..25=0  14..12=0 6..2=0x0E 1..0=3
DEBUG::      Processing line: subw    rd rs1 rs2 31..25=32 14..12=0 6..2=0x0E 1..0=3
DEBUG::      Processing line: sllw    rd rs1 rs2 31..25=0  14..12=1 6..2=0x0E 1..0=3
DEBUG::      Processing line: srlw    rd rs1 rs2 31..25=0  14..12=5 6..2=0x0E 1..0=3
DEBUG::      Processing line: sraw    rd rs1 rs2 31..25=32 14..12=5 6..2=0x0E 1..0=3
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv64_h for standard instructions
DEBUG::      Processing line: hlv.wu           rd rs1 24..20=0x1 31..25=0x34  14..12=4 6..2=0x1C 1..0=3
DEBUG::      Processing line: hlv.d            rd rs1 24..20=0x0 31..25=0x36  14..12=4 6..2=0x1C 1..0=3
DEBUG::      Processing line: hsv.d       11..7=0 rs1        rs2 31..25=0x37  14..12=4 6..2=0x1C 1..0=3
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv64_f for standard instructions
DEBUG::      Processing line: fcvt.l.s  rd rs1 24..20=2 31..27=0x18 rm       26..25=0 6..2=0x14 1..0=3
DEBUG::      Processing line: fcvt.lu.s rd rs1 24..20=3 31..27=0x18 rm       26..25=0 6..2=0x14 1..0=3
DEBUG::      Processing line: fcvt.s.l  rd rs1 24..20=2 31..27=0x1A rm       26..25=0 6..2=0x14 1..0=3
DEBUG::      Processing line: fcvt.s.lu rd rs1 24..20=3 31..27=0x1A rm       26..25=0 6..2=0x14 1..0=3
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv64_d for standard instructions
DEBUG::      Processing line: fcvt.l.d  rd rs1 24..20=2 31..27=0x18 rm       26..25=1 6..2=0x14 1..0=3
DEBUG::      Processing line: fcvt.lu.d rd rs1 24..20=3 31..27=0x18 rm       26..25=1 6..2=0x14 1..0=3
DEBUG::      Processing line: fmv.x.d   rd rs1 24..20=0 31..27=0x1C 14..12=0 26..25=1 6..2=0x14 1..0=3
DEBUG::      Processing line: fcvt.d.l  rd rs1 24..20=2 31..27=0x1A rm       26..25=1 6..2=0x14 1..0=3
DEBUG::      Processing line: fcvt.d.lu rd rs1 24..20=3 31..27=0x1A rm       26..25=1 6..2=0x14 1..0=3
DEBUG::      Processing line: fmv.d.x   rd rs1 24..20=0 31..27=0x1E 14..12=0 26..25=1 6..2=0x14 1..0=3
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv64_c for standard instructions
DEBUG::      Processing line: c.ld rd_p rs1_p c_uimm8lo c_uimm8hi     1..0=0 15..13=3
DEBUG::      Processing line: c.sd rs1_p rs2_p c_uimm8hi c_uimm8lo    1..0=0 15..13=7
DEBUG::      Processing line: c.addiw rd_rs1_n0 c_imm6lo c_imm6hi       1..0=1 15..13=1
DEBUG::      Processing line: c.srli rd_rs1_p c_nzuimm6lo c_nzuimm6hi   1..0=1 15..13=4 11..10=0
DEBUG::      Processing line: c.srai rd_rs1_p c_nzuimm6lo c_nzuimm6hi   1..0=1 15..13=4 11..10=1
DEBUG::      Processing line: c.subw rd_rs1_p rs2_p                     1..0=1 15..13=4 12..10=0b111 6..5=0
DEBUG::      Processing line: c.addw rd_rs1_p rs2_p                     1..0=1 15..13=4 12..10=0b111 6..5=1
DEBUG::      Processing line: c.slli rd_rs1_n0 c_nzuimm6hi c_nzuimm6lo  1..0=2 15..13=0
DEBUG::      Processing line: c.ldsp rd_n0 c_uimm9sphi c_uimm9splo      1..0=2 15..13=3
DEBUG::      Processing line: c.sdsp c_rs2 c_uimm9sp_s                  1..0=2 15..13=7
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv64_a for standard instructions
DEBUG::      Processing line: lr.d        rd rs1 24..20=0 aq rl 31..29=0 28..27=2 14..12=3 6..2=0x0B 1..0=3
DEBUG::      Processing line: sc.d        rd rs1 rs2      aq rl 31..29=0 28..27=3 14..12=3 6..2=0x0B 1..0=3
DEBUG::      Processing line: amoswap.d   rd rs1 rs2      aq rl 31..29=0 28..27=1 14..12=3 6..2=0x0B 1..0=3
DEBUG::      Processing line: amoadd.d    rd rs1 rs2      aq rl 31..29=0 28..27=0 14..12=3 6..2=0x0B 1..0=3
DEBUG::      Processing line: amoxor.d    rd rs1 rs2      aq rl 31..29=1 28..27=0 14..12=3 6..2=0x0B 1..0=3
DEBUG::      Processing line: amoand.d    rd rs1 rs2      aq rl 31..29=3 28..27=0 14..12=3 6..2=0x0B 1..0=3
DEBUG::      Processing line: amoor.d     rd rs1 rs2      aq rl 31..29=2 28..27=0 14..12=3 6..2=0x0B 1..0=3
DEBUG::      Processing line: amomin.d    rd rs1 rs2      aq rl 31..29=4 28..27=0 14..12=3 6..2=0x0B 1..0=3
DEBUG::      Processing line: amomax.d    rd rs1 rs2      aq rl 31..29=5 28..27=0 14..12=3 6..2=0x0B 1..0=3
DEBUG::      Processing line: amominu.d   rd rs1 rs2      aq rl 31..29=6 28..27=0 14..12=3 6..2=0x0B 1..0=3
DEBUG::      Processing line: amomaxu.d   rd rs1 rs2      aq rl 31..29=7 28..27=0 14..12=3 6..2=0x0B 1..0=3
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv32_zks for standard instructions
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv32_zknh for standard instructions
DEBUG::      Processing line: sha512sum0r   rd rs1 rs2    31..30=1 29..25=0b01000 14..12=0 6..0=0x33
DEBUG::      Processing line: sha512sum1r   rd rs1 rs2    31..30=1 29..25=0b01001 14..12=0 6..0=0x33
DEBUG::      Processing line: sha512sig0l   rd rs1 rs2    31..30=1 29..25=0b01010 14..12=0 6..0=0x33
DEBUG::      Processing line: sha512sig0h   rd rs1 rs2    31..30=1 29..25=0b01110 14..12=0 6..0=0x33
DEBUG::      Processing line: sha512sig1l   rd rs1 rs2    31..30=1 29..25=0b01011 14..12=0 6..0=0x33
DEBUG::      Processing line: sha512sig1h   rd rs1 rs2    31..30=1 29..25=0b01111 14..12=0 6..0=0x33
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv32_zkne for standard instructions
DEBUG::      Processing line: aes32esmi     rd rs1 rs2 bs          29..25=0b10011 14..12=0 6..0=0x33
DEBUG::      Processing line: aes32esi      rd rs1 rs2 bs          29..25=0b10001 14..12=0 6..0=0x33
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv32_zknd for standard instructions
DEBUG::      Processing line: aes32dsmi     rd rs1 rs2 bs          29..25=0b10111 14..12=0 6..0=0x33
DEBUG::      Processing line: aes32dsi      rd rs1 rs2 bs          29..25=0b10101 14..12=0 6..0=0x33
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv32_zkn for standard instructions
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv32_zk for standard instructions
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv32_zbs for standard instructions
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv32_zbkb for standard instructions
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv32_zbb for standard instructions
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv32_i for standard instructions
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv32_c_f for standard instructions
DEBUG::      Processing line: c.flw rd_p rs1_p c_uimm7lo c_uimm7hi     1..0=0 15..13=3
DEBUG::      Processing line: c.fsw rs1_p rs2_p c_uimm7lo c_uimm7hi    1..0=0 15..13=7
DEBUG::      Processing line: c.flwsp rd c_uimm8sphi c_uimm8splo       1..0=2 15..13=3
DEBUG::      Processing line: c.fswsp c_rs2 c_uimm8sp_s                1..0=2 15..13=7
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv32_c for standard instructions
DEBUG::      Processing line: c.jal c_imm12              1..0=1 15..13=1
DEBUG:: Collecting pseudo instructions now
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv_zvksh for pseudo_ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv_zvksed for pseudo_ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv_zvks for pseudo_ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv_zvknhb for pseudo_ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv_zvknha for pseudo_ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv_zvkned for pseudo_ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv_zvkn for pseudo_ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv_zvkg for pseudo_ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv_zvfbfwma for pseudo_ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv_zvfbfmin for pseudo_ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv_zvbc for pseudo_ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv_zvbb for pseudo_ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv_zpsf for pseudo_ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv_zpn for pseudo_ops
DEBUG::      Processing line: $pseudo_op rv_zicsr::csrrs   rdov     rd 19..15=0 31..20=0x009 14..12=2 6..2=0x1C 1..0=3
DEBUG::         Skipping pseudo_op rdov since original instruction csrrs already selected in list
DEBUG::      Processing line: $pseudo_op rv_zicsr::csrrci  clrov    rd 19..15=1 31..20=0x009 14..12=7 6..2=0x1C 1..0=3
DEBUG::         Skipping pseudo_op clrov since original instruction csrrci already selected in list
DEBUG::      Processing line: $pseudo_op rv_zvknha::vsha2ms.vv rstsa16       31..25=0b1011011    rs2                       rs1    14..12=0b010    rd      6..0=0b1110111
DEBUG::         including pseudo_ops:rstsa16
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv_zimop for pseudo_ops
DEBUG::      Processing line: $pseudo_op rv_zimop::mop.r.N mop.r.0  rd rs1 30=0 27=0 26=0 21=0 20=0 31=1 29..28=0 25..22=7 14..12=4 6..2=0x1C 1..0=3
DEBUG::         including pseudo_ops:mop_r_0
DEBUG::      Processing line: $pseudo_op rv_zimop::mop.r.N mop.r.1  rd rs1 30=0 27=0 26=0 21=0 20=1 31=1 29..28=0 25..22=7 14..12=4 6..2=0x1C 1..0=3
DEBUG::         including pseudo_ops:mop_r_1
DEBUG::      Processing line: $pseudo_op rv_zimop::mop.r.N mop.r.2  rd rs1 30=0 27=0 26=0 21=1 20=0 31=1 29..28=0 25..22=7 14..12=4 6..2=0x1C 1..0=3
DEBUG::         including pseudo_ops:mop_r_2
DEBUG::      Processing line: $pseudo_op rv_zimop::mop.r.N mop.r.3  rd rs1 30=0 27=0 26=0 21=1 20=1 31=1 29..28=0 25..22=7 14..12=4 6..2=0x1C 1..0=3
DEBUG::         including pseudo_ops:mop_r_3
DEBUG::      Processing line: $pseudo_op rv_zimop::mop.r.N mop.r.4  rd rs1 30=0 27=0 26=1 21=0 20=0 31=1 29..28=0 25..22=7 14..12=4 6..2=0x1C 1..0=3
DEBUG::         including pseudo_ops:mop_r_4
DEBUG::      Processing line: $pseudo_op rv_zimop::mop.r.N mop.r.5  rd rs1 30=0 27=0 26=1 21=0 20=1 31=1 29..28=0 25..22=7 14..12=4 6..2=0x1C 1..0=3
DEBUG::         including pseudo_ops:mop_r_5
DEBUG::      Processing line: $pseudo_op rv_zimop::mop.r.N mop.r.6  rd rs1 30=0 27=0 26=1 21=1 20=0 31=1 29..28=0 25..22=7 14..12=4 6..2=0x1C 1..0=3
DEBUG::         including pseudo_ops:mop_r_6
DEBUG::      Processing line: $pseudo_op rv_zimop::mop.r.N mop.r.7  rd rs1 30=0 27=0 26=1 21=1 20=1 31=1 29..28=0 25..22=7 14..12=4 6..2=0x1C 1..0=3
DEBUG::         including pseudo_ops:mop_r_7
DEBUG::      Processing line: $pseudo_op rv_zimop::mop.r.N mop.r.8  rd rs1 30=0 27=1 26=0 21=0 20=0 31=1 29..28=0 25..22=7 14..12=4 6..2=0x1C 1..0=3
DEBUG::         including pseudo_ops:mop_r_8
DEBUG::      Processing line: $pseudo_op rv_zimop::mop.r.N mop.r.9  rd rs1 30=0 27=1 26=0 21=0 20=1 31=1 29..28=0 25..22=7 14..12=4 6..2=0x1C 1..0=3
DEBUG::         including pseudo_ops:mop_r_9
DEBUG::      Processing line: $pseudo_op rv_zimop::mop.r.N mop.r.10 rd rs1 30=0 27=1 26=0 21=1 20=0 31=1 29..28=0 25..22=7 14..12=4 6..2=0x1C 1..0=3
DEBUG::         including pseudo_ops:mop_r_10
DEBUG::      Processing line: $pseudo_op rv_zimop::mop.r.N mop.r.11 rd rs1 30=0 27=1 26=0 21=1 20=1 31=1 29..28=0 25..22=7 14..12=4 6..2=0x1C 1..0=3
DEBUG::         including pseudo_ops:mop_r_11
DEBUG::      Processing line: $pseudo_op rv_zimop::mop.r.N mop.r.12 rd rs1 30=0 27=1 26=1 21=0 20=0 31=1 29..28=0 25..22=7 14..12=4 6..2=0x1C 1..0=3
DEBUG::         including pseudo_ops:mop_r_12
DEBUG::      Processing line: $pseudo_op rv_zimop::mop.r.N mop.r.13 rd rs1 30=0 27=1 26=1 21=0 20=1 31=1 29..28=0 25..22=7 14..12=4 6..2=0x1C 1..0=3
DEBUG::         including pseudo_ops:mop_r_13
DEBUG::      Processing line: $pseudo_op rv_zimop::mop.r.N mop.r.14 rd rs1 30=0 27=1 26=1 21=1 20=0 31=1 29..28=0 25..22=7 14..12=4 6..2=0x1C 1..0=3
DEBUG::         including pseudo_ops:mop_r_14
DEBUG::      Processing line: $pseudo_op rv_zimop::mop.r.N mop.r.15 rd rs1 30=0 27=1 26=1 21=1 20=1 31=1 29..28=0 25..22=7 14..12=4 6..2=0x1C 1..0=3
DEBUG::         including pseudo_ops:mop_r_15
DEBUG::      Processing line: $pseudo_op rv_zimop::mop.r.N mop.r.16 rd rs1 30=1 27=0 26=0 21=0 20=0 31=1 29..28=0 25..22=7 14..12=4 6..2=0x1C 1..0=3
DEBUG::         including pseudo_ops:mop_r_16
DEBUG::      Processing line: $pseudo_op rv_zimop::mop.r.N mop.r.17 rd rs1 30=1 27=0 26=0 21=0 20=1 31=1 29..28=0 25..22=7 14..12=4 6..2=0x1C 1..0=3
DEBUG::         including pseudo_ops:mop_r_17
DEBUG::      Processing line: $pseudo_op rv_zimop::mop.r.N mop.r.18 rd rs1 30=1 27=0 26=0 21=1 20=0 31=1 29..28=0 25..22=7 14..12=4 6..2=0x1C 1..0=3
DEBUG::         including pseudo_ops:mop_r_18
DEBUG::      Processing line: $pseudo_op rv_zimop::mop.r.N mop.r.19 rd rs1 30=1 27=0 26=0 21=1 20=1 31=1 29..28=0 25..22=7 14..12=4 6..2=0x1C 1..0=3
DEBUG::         including pseudo_ops:mop_r_19
DEBUG::      Processing line: $pseudo_op rv_zimop::mop.r.N mop.r.20 rd rs1 30=1 27=0 26=1 21=0 20=0 31=1 29..28=0 25..22=7 14..12=4 6..2=0x1C 1..0=3
DEBUG::         including pseudo_ops:mop_r_20
DEBUG::      Processing line: $pseudo_op rv_zimop::mop.r.N mop.r.21 rd rs1 30=1 27=0 26=1 21=0 20=1 31=1 29..28=0 25..22=7 14..12=4 6..2=0x1C 1..0=3
DEBUG::         including pseudo_ops:mop_r_21
DEBUG::      Processing line: $pseudo_op rv_zimop::mop.r.N mop.r.22 rd rs1 30=1 27=0 26=1 21=1 20=0 31=1 29..28=0 25..22=7 14..12=4 6..2=0x1C 1..0=3
DEBUG::         including pseudo_ops:mop_r_22
DEBUG::      Processing line: $pseudo_op rv_zimop::mop.r.N mop.r.23 rd rs1 30=1 27=0 26=1 21=1 20=1 31=1 29..28=0 25..22=7 14..12=4 6..2=0x1C 1..0=3
DEBUG::         including pseudo_ops:mop_r_23
DEBUG::      Processing line: $pseudo_op rv_zimop::mop.r.N mop.r.24 rd rs1 30=1 27=1 26=0 21=0 20=0 31=1 29..28=0 25..22=7 14..12=4 6..2=0x1C 1..0=3
DEBUG::         including pseudo_ops:mop_r_24
DEBUG::      Processing line: $pseudo_op rv_zimop::mop.r.N mop.r.25 rd rs1 30=1 27=1 26=0 21=0 20=1 31=1 29..28=0 25..22=7 14..12=4 6..2=0x1C 1..0=3
DEBUG::         including pseudo_ops:mop_r_25
DEBUG::      Processing line: $pseudo_op rv_zimop::mop.r.N mop.r.26 rd rs1 30=1 27=1 26=0 21=1 20=0 31=1 29..28=0 25..22=7 14..12=4 6..2=0x1C 1..0=3
DEBUG::         including pseudo_ops:mop_r_26
DEBUG::      Processing line: $pseudo_op rv_zimop::mop.r.N mop.r.27 rd rs1 30=1 27=1 26=0 21=1 20=1 31=1 29..28=0 25..22=7 14..12=4 6..2=0x1C 1..0=3
DEBUG::         including pseudo_ops:mop_r_27
DEBUG::      Processing line: $pseudo_op rv_zimop::mop.r.N mop.r.28 rd rs1 30=1 27=1 26=1 21=0 20=0 31=1 29..28=0 25..22=7 14..12=4 6..2=0x1C 1..0=3
DEBUG::         including pseudo_ops:mop_r_28
DEBUG::      Processing line: $pseudo_op rv_zimop::mop.r.N mop.r.29 rd rs1 30=1 27=1 26=1 21=0 20=1 31=1 29..28=0 25..22=7 14..12=4 6..2=0x1C 1..0=3
DEBUG::         including pseudo_ops:mop_r_29
DEBUG::      Processing line: $pseudo_op rv_zimop::mop.r.N mop.r.30 rd rs1 30=1 27=1 26=1 21=1 20=0 31=1 29..28=0 25..22=7 14..12=4 6..2=0x1C 1..0=3
DEBUG::         including pseudo_ops:mop_r_30
DEBUG::      Processing line: $pseudo_op rv_zimop::mop.r.N mop.r.31 rd rs1 30=1 27=1 26=1 21=1 20=1 31=1 29..28=0 25..22=7 14..12=4 6..2=0x1C 1..0=3
DEBUG::         including pseudo_ops:mop_r_31
DEBUG::      Processing line: $pseudo_op rv_zimop::mop.rr.N mop.rr.0 rd rs1 rs2 30=0 27=0 26=0 31=1 29..28=0 25=1 14..12=4 6..2=0x1C 1..0=3
DEBUG::         including pseudo_ops:mop_rr_0
DEBUG::      Processing line: $pseudo_op rv_zimop::mop.rr.N mop.rr.1 rd rs1 rs2 30=0 27=0 26=1 31=1 29..28=0 25=1 14..12=4 6..2=0x1C 1..0=3
DEBUG::         including pseudo_ops:mop_rr_1
DEBUG::      Processing line: $pseudo_op rv_zimop::mop.rr.N mop.rr.2 rd rs1 rs2 30=0 27=1 26=0 31=1 29..28=0 25=1 14..12=4 6..2=0x1C 1..0=3
DEBUG::         including pseudo_ops:mop_rr_2
DEBUG::      Processing line: $pseudo_op rv_zimop::mop.rr.N mop.rr.3 rd rs1 rs2 30=0 27=1 26=1 31=1 29..28=0 25=1 14..12=4 6..2=0x1C 1..0=3
DEBUG::         including pseudo_ops:mop_rr_3
DEBUG::      Processing line: $pseudo_op rv_zimop::mop.rr.N mop.rr.4 rd rs1 rs2 30=1 27=0 26=0 31=1 29..28=0 25=1 14..12=4 6..2=0x1C 1..0=3
DEBUG::         including pseudo_ops:mop_rr_4
DEBUG::      Processing line: $pseudo_op rv_zimop::mop.rr.N mop.rr.5 rd rs1 rs2 30=1 27=0 26=1 31=1 29..28=0 25=1 14..12=4 6..2=0x1C 1..0=3
DEBUG::         including pseudo_ops:mop_rr_5
DEBUG::      Processing line: $pseudo_op rv_zimop::mop.rr.N mop.rr.6 rd rs1 rs2 30=1 27=1 26=0 31=1 29..28=0 25=1 14..12=4 6..2=0x1C 1..0=3
DEBUG::         including pseudo_ops:mop_rr_6
DEBUG::      Processing line: $pseudo_op rv_zimop::mop.rr.N mop.rr.7 rd rs1 rs2 30=1 27=1 26=1 31=1 29..28=0 25=1 14..12=4 6..2=0x1C 1..0=3
DEBUG::         including pseudo_ops:mop_rr_7
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv_zihintntl for pseudo_ops
DEBUG::      Processing line: $pseudo_op rv_i::add ntl.p1   31..25=0 24..20=2 19..15=0 14..12=0 11..7=0 6..2=0x0C 1..0=3
DEBUG::         Skipping pseudo_op ntl.p1 since original instruction add already selected in list
DEBUG::      Processing line: $pseudo_op rv_i::add ntl.pall 31..25=0 24..20=3 19..15=0 14..12=0 11..7=0 6..2=0x0C 1..0=3
DEBUG::         Skipping pseudo_op ntl.pall since original instruction add already selected in list
DEBUG::      Processing line: $pseudo_op rv_i::add ntl.s1   31..25=0 24..20=4 19..15=0 14..12=0 11..7=0 6..2=0x0C 1..0=3
DEBUG::         Skipping pseudo_op ntl.s1 since original instruction add already selected in list
DEBUG::      Processing line: $pseudo_op rv_i::add ntl.all  31..25=0 24..20=5 19..15=0 14..12=0 11..7=0 6..2=0x0C 1..0=3
DEBUG::         Skipping pseudo_op ntl.all since original instruction add already selected in list
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv_zicond for pseudo_ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv_zicfiss for pseudo_ops
DEBUG::      Processing line: $pseudo_op rv_zimop::mop.r.N  sspopchk.x1 30=1 27=1 26=1 21=0 20=0 31=1 29..28=0 25..22=7 19..15=1 14..12=4 11..7=0 6..2=0x1C 1..0=3
DEBUG::         including pseudo_ops:sspopchk_x1
DEBUG::      Processing line: $pseudo_op rv_zimop::mop.r.N  sspopchk.x5 30=1 27=1 26=1 21=0 20=0 31=1 29..28=0 25..22=7 19..15=5 14..12=4 11..7=0 6..2=0x1C 1..0=3
DEBUG::         including pseudo_ops:sspopchk_x5
DEBUG::      Processing line: $pseudo_op rv_zimop::mop.r.N  ssrdp rd_n0 30=1 27=1 26=1 21=0 20=0 31=1 29..28=0 25..22=7 19..15=0 14..12=4         6..2=0x1C 1..0=3
DEBUG::         including pseudo_ops:ssrdp
DEBUG::      Processing line: $pseudo_op rv_zimop::mop.rr.N sspush.x1   30=1 27=1 26=1 31=1 29..28=0 25=1 24..20=1      19..15=0 14..12=4 11..7=0 6..2=0x1C 1..0=3
DEBUG::         including pseudo_ops:sspush_x1
DEBUG::      Processing line: $pseudo_op rv_zimop::mop.rr.N sspush.x5   30=1 27=1 26=1 31=1 29..28=0 25=1 24..20=5      19..15=0 14..12=4 11..7=0 6..2=0x1C 1..0=3
DEBUG::         including pseudo_ops:sspush_x5
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv_zfh_zfa for pseudo_ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv_zfbfmin for pseudo_ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv_zcmop for pseudo_ops
DEBUG::      Processing line: $pseudo_op rv_zcmop::c.mop.N c.mop.1 1..0=1 6..2=0 11..7=1  12=0 15..13=3
DEBUG::         including pseudo_ops:c_mop_1
DEBUG::      Processing line: $pseudo_op rv_zcmop::c.mop.N c.mop.3 1..0=1 6..2=0 11..7=3  12=0 15..13=3
DEBUG::         including pseudo_ops:c_mop_3
DEBUG::      Processing line: $pseudo_op rv_zcmop::c.mop.N c.mop.5 1..0=1 6..2=0 11..7=5  12=0 15..13=3
DEBUG::         including pseudo_ops:c_mop_5
DEBUG::      Processing line: $pseudo_op rv_zcmop::c.mop.N c.mop.7 1..0=1 6..2=0 11..7=7  12=0 15..13=3
DEBUG::         including pseudo_ops:c_mop_7
DEBUG::      Processing line: $pseudo_op rv_zcmop::c.mop.N c.mop.9 1..0=1 6..2=0 11..7=9  12=0 15..13=3
DEBUG::         including pseudo_ops:c_mop_9
DEBUG::      Processing line: $pseudo_op rv_zcmop::c.mop.N c.mop.11 1..0=1 6..2=0 11..7=11 12=0 15..13=3
DEBUG::         including pseudo_ops:c_mop_11
DEBUG::      Processing line: $pseudo_op rv_zcmop::c.mop.N c.mop.13 1..0=1 6..2=0 11..7=13 12=0 15..13=3
DEBUG::         including pseudo_ops:c_mop_13
DEBUG::      Processing line: $pseudo_op rv_zcmop::c.mop.N c.mop.15 1..0=1 6..2=0 11..7=15 12=0 15..13=3
DEBUG::         including pseudo_ops:c_mop_15
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv_zbt for pseudo_ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv_zbr for pseudo_ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv_zbpbo for pseudo_ops
DEBUG::      Processing line: $pseudo_op rv64_zbp::grevi rev8.h rd rs1 31..20=0x688 14..12=5 6..0=0x13
DEBUG::         Skipping pseudo_op rev8.h since original instruction grevi already selected in list
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv_zbp for pseudo_ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv_zbf for pseudo_ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv_zbe for pseudo_ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv_zalasr for pseudo_ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv_zabha for pseudo_ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv_uve_stream for pseudo_ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv_uve_pred for pseudo_ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv_uve_mem for pseudo_ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv_uve_branch for pseudo_ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv_uve_arith for pseudo_ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv_smrnmi for pseudo_ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv_q_zfa for pseudo_ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv_f_zfa for pseudo_ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv_d_zfa for pseudo_ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv_c_zihintntl for pseudo_ops
DEBUG::      Processing line: $pseudo_op rv_c::c.add c.ntl.p1   1..0=2 6..2=2 11..7=0 15..13=4 12=1
DEBUG::         Skipping pseudo_op c.ntl.p1 since original instruction c.add already selected in list
DEBUG::      Processing line: $pseudo_op rv_c::c.add c.ntl.pall 1..0=2 6..2=3 11..7=0 15..13=4 12=1
DEBUG::         Skipping pseudo_op c.ntl.pall since original instruction c.add already selected in list
DEBUG::      Processing line: $pseudo_op rv_c::c.add c.ntl.s1   1..0=2 6..2=4 11..7=0 15..13=4 12=1
DEBUG::         Skipping pseudo_op c.ntl.s1 since original instruction c.add already selected in list
DEBUG::      Processing line: $pseudo_op rv_c::c.add c.ntl.all  1..0=2 6..2=5 11..7=0 15..13=4 12=1
DEBUG::         Skipping pseudo_op c.ntl.all since original instruction c.add already selected in list
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv_c_zicfiss for pseudo_ops
DEBUG::      Processing line: $pseudo_op rv_zcmop::c.mop.N c.sspush.x1   1..0=1 6..2=0 11..7=1  12=0 15..13=3
DEBUG::         including pseudo_ops:c_sspush_x1
DEBUG::      Processing line: $pseudo_op rv_zcmop::c.mop.N c.sspopchk.x5 1..0=1 6..2=0 11..7=5  12=0 15..13=3
DEBUG::         including pseudo_ops:c_sspopchk_x5
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv_b for pseudo_ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv64_zpn for pseudo_ops
DEBUG::      Processing line: $pseudo_op rv_zvkg::vghsh.vv rstsa32     31..25=0b1011001    rs2             rs1 14..12=0b010    rd  6..0=0b1110111
DEBUG::         including pseudo_ops:rstsa32
DEBUG::      Processing line: $pseudo_op rv_zvksh::vsm3me.vv srli32.u    31..25=0b1000001    imm5            rs1 14..12=0b010    rd  6..0=0b1110111
DEBUG::         including pseudo_ops:srli32_u
DEBUG::      Processing line: $pseudo_op rv_zvkned::vaesdf.vv umax32      31..25=0b1010001    rs2             rs1 14..12=0b010    rd  6..0=0b1110111
DEBUG::         including pseudo_ops:umax32
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv64_zbt for pseudo_ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv64_zbr for pseudo_ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv64_zbpbo for pseudo_ops
DEBUG::      Processing line: $pseudo_op rv64_zbp::grevi rev rd rs1 31..20=0x6BF 14..12=5 6..0=0x13
DEBUG::         Skipping pseudo_op rev since original instruction grevi already selected in list
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv64_zbp for pseudo_ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv64_zbm for pseudo_ops
DEBUG::      Processing line: $pseudo_op rv64_zbp::unshfli  unzip16 rd rs1 31..25=4 24..20=16 14..12=5 6..2=4 1..0=3
DEBUG::         Skipping pseudo_op unzip16 since original instruction unshfli already selected in list
DEBUG::      Processing line: $pseudo_op rv64_zbp::unshfli  unzip8 rd rs1 31..25=4 24..20=24 14..12=5 6..2=4 1..0=3
DEBUG::         Skipping pseudo_op unzip8 since original instruction unshfli already selected in list
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv64_zbf for pseudo_ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv64_zbe for pseudo_ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv64_q_zfa for pseudo_ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv64_b for pseudo_ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv32_zpsf for pseudo_ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv32_zpn for pseudo_ops
DEBUG::      Processing line: $pseudo_op rv64_zpn::srai.u  srai.u    31..25=0b1101010                    imm5    rs1    14..12=0b001    rd    6..0=0b1110111
DEBUG::         Skipping pseudo_op srai.u since original instruction srai.u already selected in list
DEBUG::      Processing line: $pseudo_op rv64_zpn::insb    insb      31..25=0b1010110    24..22=0b000    imm2    rs1    14..12=0b000    rd    6..0=0b1110111
DEBUG::         Skipping pseudo_op insb since original instruction insb already selected in list
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv32_zbt for pseudo_ops
DEBUG::      Processing line: $pseudo_op rv64_zbt::fsri fsri rd rs1 rs3   26=1 25=0 shamtw 14..12=5 6..2=0x04 1..0=3
DEBUG::         Skipping pseudo_op fsri since original instruction fsri already selected in list
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv32_zbpbo for pseudo_ops
DEBUG::      Processing line: $pseudo_op rv64_zbt::fsri fsri rd rs1 rs3   26=1 25=0 shamtw 14..12=5 6..2=0x04 1..0=3
DEBUG::         Skipping pseudo_op fsri since original instruction fsri already selected in list
DEBUG::      Processing line: $pseudo_op rv64_zbp::grevi rev     rd rs1 31..20=0x69F 14..12=5 6..0=0x13
DEBUG::         Skipping pseudo_op rev since original instruction grevi already selected in list
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv32_zbp for pseudo_ops
DEBUG::      Processing line: $pseudo_op rv64_zbp::grevi grevi rd rs1 31..25=0x34 shamtw 14..12=5 6..2=0x04 1..0=3
DEBUG::         Skipping pseudo_op grevi since original instruction grevi already selected in list
DEBUG::      Processing line: $pseudo_op rv64_zbp::gorci gorci rd rs1 31..25=0x14 shamtw 14..12=5 6..2=0x04 1..0=3
DEBUG::         Skipping pseudo_op gorci since original instruction gorci already selected in list
DEBUG::      Processing line: $pseudo_op rv64_zbp::shfli shfli rd rs1 31..25=4 24=0 shamtw4 14..12=1 6..2=0x04 1..0=3
DEBUG::         Skipping pseudo_op shfli since original instruction shfli already selected in list
DEBUG::      Processing line: $pseudo_op rv64_zbp::unshfli unshfli rd rs1 31..25=4 24=0 shamtw4 14..12=5 6..2=0x04 1..0=3
DEBUG::         Skipping pseudo_op unshfli since original instruction unshfli already selected in list
DEBUG::      Processing line: $pseudo_op rv64_zbb::rori   rori rd rs1   31..25=0x30 shamtw 14..12=5 6..2=0x04 1..0=3
DEBUG::         Skipping pseudo_op rori since original instruction rori already selected in list
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv32_d_zfa for pseudo_ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv128_i for pseudo_ops
DEBUG::      Processing line: $pseudo_op rv64_i::slli slli    rd rs1 31..27=0  shamtq 14..12=1 6..2=0x04 1..0=3
DEBUG::         Skipping pseudo_op slli since original instruction slli already selected in list
DEBUG::      Processing line: $pseudo_op rv64_i::srli srli    rd rs1 31..27=0  shamtq 14..12=5 6..2=0x04 1..0=3
DEBUG::         Skipping pseudo_op srli since original instruction srli already selected in list
DEBUG::      Processing line: $pseudo_op rv64_i::srai srai    rd rs1 31..27=8  shamtq 14..12=5 6..2=0x04 1..0=3
DEBUG::         Skipping pseudo_op srai since original instruction srai already selected in list
DEBUG::      Processing line: $pseudo_op rv64_i::slli slli_rv128 rd rs1 31..27=0  shamtq 14..12=1 6..2=0x04 1..0=3
DEBUG::         including pseudo_ops:slli_rv128
DEBUG::      Processing line: $pseudo_op rv64_i::srli srli_rv128 rd rs1 31..27=0  shamtq 14..12=5 6..2=0x04 1..0=3
DEBUG::         including pseudo_ops:srli_rv128
DEBUG::      Processing line: $pseudo_op rv64_i::srai srai_rv128 rd rs1 31..27=8  shamtq 14..12=5 6..2=0x04 1..0=3
DEBUG::         including pseudo_ops:srai_rv128
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv128_c for pseudo_ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_zksh for pseudo_ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_zksed for pseudo_ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_zks for pseudo_ops
DEBUG::      Processing line: $pseudo_op rv64_zbp::grevi brev8 rd rs1 31..20=0x687 14..12=5 6..2=0x4 1..0=0x3
DEBUG::         Skipping pseudo_op brev8 since original instruction grevi already selected in list
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_zknh for pseudo_ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_zkn for pseudo_ops
DEBUG::      Processing line: $pseudo_op rv64_zbp::grevi brev8 rd rs1 31..20=0x687 14..12=5 6..2=0x4 1..0=0x3
DEBUG::         Skipping pseudo_op brev8 since original instruction grevi already selected in list
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_zk for pseudo_ops
DEBUG::      Processing line: $pseudo_op rv64_zbp::grevi brev8 rd rs1 31..20=0x687 14..12=5 6..2=0x4 1..0=0x3
DEBUG::         Skipping pseudo_op brev8 since original instruction grevi already selected in list
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_zifencei for pseudo_ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_zicsr for pseudo_ops
DEBUG::      Processing line: $pseudo_op rv_zicsr::csrrs  frflags    rd 19..15=0 31..20=0x001 14..12=2 6..2=0x1C 1..0=3
DEBUG::         Skipping pseudo_op frflags since original instruction csrrs already selected in list
DEBUG::      Processing line: $pseudo_op rv_zicsr::csrrw  fsflags    rd rs1      31..20=0x001 14..12=1 6..2=0x1C 1..0=3
DEBUG::         Skipping pseudo_op fsflags since original instruction csrrw already selected in list
DEBUG::      Processing line: $pseudo_op rv_zicsr::csrrwi fsflagsi   rd zimm     31..20=0x001 14..12=5 6..2=0x1C 1..0=3
DEBUG::         Skipping pseudo_op fsflagsi since original instruction csrrwi already selected in list
DEBUG::      Processing line: $pseudo_op rv_zicsr::csrrs  frrm       rd 19..15=0 31..20=0x002 14..12=2 6..2=0x1C 1..0=3
DEBUG::         Skipping pseudo_op frrm since original instruction csrrs already selected in list
DEBUG::      Processing line: $pseudo_op rv_zicsr::csrrw  fsrm       rd rs1      31..20=0x002 14..12=1 6..2=0x1C 1..0=3
DEBUG::         Skipping pseudo_op fsrm since original instruction csrrw already selected in list
DEBUG::      Processing line: $pseudo_op rv_zicsr::csrrwi fsrmi      rd zimm     31..20=0x002 14..12=5 6..2=0x1C 1..0=3
DEBUG::         Skipping pseudo_op fsrmi since original instruction csrrwi already selected in list
DEBUG::      Processing line: $pseudo_op rv_zicsr::csrrw  fscsr      rd rs1      31..20=0x003 14..12=1 6..2=0x1C 1..0=3
DEBUG::         Skipping pseudo_op fscsr since original instruction csrrw already selected in list
DEBUG::      Processing line: $pseudo_op rv_zicsr::csrrs  frcsr      rd 19..15=0 31..20=0x003 14..12=2 6..2=0x1C 1..0=3
DEBUG::         Skipping pseudo_op frcsr since original instruction csrrs already selected in list
DEBUG::      Processing line: $pseudo_op rv_zicsr::csrrs  rdcycle    rd 19..15=0 31..20=0xC00 14..12=2 6..2=0x1C 1..0=3
DEBUG::         Skipping pseudo_op rdcycle since original instruction csrrs already selected in list
DEBUG::      Processing line: $pseudo_op rv_zicsr::csrrs  rdtime     rd 19..15=0 31..20=0xC01 14..12=2 6..2=0x1C 1..0=3
DEBUG::         Skipping pseudo_op rdtime since original instruction csrrs already selected in list
DEBUG::      Processing line: $pseudo_op rv_zicsr::csrrs  rdinstret  rd 19..15=0 31..20=0xC02 14..12=2 6..2=0x1C 1..0=3
DEBUG::         Skipping pseudo_op rdinstret since original instruction csrrs already selected in list
DEBUG::      Processing line: $pseudo_op rv_zicsr::csrrs  rdcycleh   rd 19..15=0 31..20=0xC80 14..12=2 6..2=0x1C 1..0=3
DEBUG::         Skipping pseudo_op rdcycleh since original instruction csrrs already selected in list
DEBUG::      Processing line: $pseudo_op rv_zicsr::csrrs  rdtimeh    rd 19..15=0 31..20=0xC81 14..12=2 6..2=0x1C 1..0=3
DEBUG::         Skipping pseudo_op rdtimeh since original instruction csrrs already selected in list
DEBUG::      Processing line: $pseudo_op rv_zicsr::csrrs  rdinstreth rd 19..15=0 31..20=0xC82 14..12=2 6..2=0x1C 1..0=3
DEBUG::         Skipping pseudo_op rdinstreth since original instruction csrrs already selected in list
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_zicbo for pseudo_ops
DEBUG::      Processing line: $pseudo_op rv_i::ori prefetch.i rs1 imm12hi 24..20=0 14..12=6 11..7=0 6..2=0x04 1..0=3
DEBUG::         including pseudo_ops:prefetch_i
DEBUG::      Processing line: $pseudo_op rv_i::ori prefetch.r rs1 imm12hi 24..20=1 14..12=6 11..7=0 6..2=0x04 1..0=3
DEBUG::         including pseudo_ops:prefetch_r
DEBUG::      Processing line: $pseudo_op rv_i::ori prefetch.w rs1 imm12hi 24..20=3 14..12=6 11..7=0 6..2=0x04 1..0=3
DEBUG::         including pseudo_ops:prefetch_w
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_zfh for pseudo_ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_zcmt for pseudo_ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_zcmp for pseudo_ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_zcb for pseudo_ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_zbs for pseudo_ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_zbkx for pseudo_ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_zbkc for pseudo_ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_zbkb for pseudo_ops
DEBUG::      Processing line: $pseudo_op rv64_zbp::grevi brev8 rd rs1 31..20=0x687 14..12=5 6..2=0x4 1..0=0x3
DEBUG::         Skipping pseudo_op brev8 since original instruction grevi already selected in list
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_zbc for pseudo_ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_zbb for pseudo_ops
DEBUG::      Processing line: $pseudo_op rv64_zbp::gorci orc.b rd rs1 31..20=0x287 14..12=0x5 6..0=0x13
DEBUG::         Skipping pseudo_op orc.b since original instruction gorci already selected in list
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_zba for pseudo_ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_zawrs for pseudo_ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_zacas for pseudo_ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_v_aliases for pseudo_ops
DEBUG::      Processing line: $pseudo_op rv_v::vl1re8.v vl1r.v 31..29=0 28=0 27..26=0 25=1 24..20=0x08 rs1 14..12=0x0 vd  6..0=0x07
DEBUG::         Skipping pseudo_op vl1r.v since original instruction vl1re8.v already selected in list
DEBUG::      Processing line: $pseudo_op rv_v::vl2re8.v vl2r.v 31..29=1 28=0 27..26=0 25=1 24..20=0x08 rs1 14..12=0x0 vd  6..0=0x07
DEBUG::         Skipping pseudo_op vl2r.v since original instruction vl2re8.v already selected in list
DEBUG::      Processing line: $pseudo_op rv_v::vl4re8.v vl4r.v 31..29=3 28=0 27..26=0 25=1 24..20=0x08 rs1 14..12=0x0 vd  6..0=0x07
DEBUG::         Skipping pseudo_op vl4r.v since original instruction vl4re8.v already selected in list
DEBUG::      Processing line: $pseudo_op rv_v::vl8re8.v vl8r.v 31..29=7 28=0 27..26=0 25=1 24..20=0x08 rs1 14..12=0x0 vd  6..0=0x07
DEBUG::         Skipping pseudo_op vl8r.v since original instruction vl8re8.v already selected in list
DEBUG::      Processing line: $pseudo_op rv_v::vlm.v vle1.v  31..28=0 27..26=0 25=1 24..20=0xb rs1 14..12=0x0  vd 6..0=0x07
DEBUG::         Skipping pseudo_op vle1.v since original instruction vlm.v already selected in list
DEBUG::      Processing line: $pseudo_op rv_v::vsm.v vse1.v  31..28=0 27..26=0 25=1 24..20=0xb rs1 14..12=0x0 vs3 6..0=0x27
DEBUG::         Skipping pseudo_op vse1.v since original instruction vsm.v already selected in list
DEBUG::      Processing line: $pseudo_op rv_v::vfredusum.vs  vfredsum.vs 31..26=0x01 vm vs2 vs1 14..12=0x1 vd 6..0=0x57
DEBUG::         Skipping pseudo_op vfredsum.vs since original instruction vfredusum.vs already selected in list
DEBUG::      Processing line: $pseudo_op rv_v::vfwredusum.vs vfwredsum.vs 31..26=0x31 vm vs2 vs1 14..12=0x1 vd 6..0=0x57
DEBUG::         Skipping pseudo_op vfwredsum.vs since original instruction vfwredusum.vs already selected in list
DEBUG::      Processing line: $pseudo_op rv_v::vcpop.m vpopc.m  31..26=0x10 vm vs2 19..15=0x10 14..12=0x2 rd 6..0=0x57
DEBUG::         Skipping pseudo_op vpopc.m since original instruction vcpop.m already selected in list
DEBUG::      Processing line: $pseudo_op rv_v::vmorn.mm  vmornot.mm 31..26=0x1c vm vs2 vs1 14..12=0x2 vd 6..0=0x57
DEBUG::         Skipping pseudo_op vmornot.mm since original instruction vmorn.mm already selected in list
DEBUG::      Processing line: $pseudo_op rv_v::vmandn.mm vmandnot.mm  31..26=0x18 vm vs2 vs1 14..12=0x2 vd 6..0=0x57
DEBUG::         Skipping pseudo_op vmandnot.mm since original instruction vmandn.mm already selected in list
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_v for pseudo_ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_system for pseudo_ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_svinval for pseudo_ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_sdext for pseudo_ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_s for pseudo_ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_q_zfh for pseudo_ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_q for pseudo_ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_m for pseudo_ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_i for pseudo_ops
DEBUG::      Processing line: $pseudo_op rv_i::fence fence.tso 31..28=8 27..24=3 23..20=3 rs1 14..12=0 rd 6..2=0x03 1..0=3
DEBUG::         Skipping pseudo_op fence.tso since original instruction fence already selected in list
DEBUG::      Processing line: $pseudo_op rv_i::fence pause     31..28=0 27..24=1 23..20=0 19..15=0      14..12=0 11..7=0      6..2=0x03 1..0=3
DEBUG::         including pseudo_ops:pause
DEBUG::      Processing line: $pseudo_op rv_i::ecall scall     11..7=0 19..15=0 31..20=0x000 14..12=0 6..2=0x1C 1..0=3
DEBUG::         Skipping pseudo_op scall since original instruction ecall already selected in list
DEBUG::      Processing line: $pseudo_op rv_i::ebreak sbreak    11..7=0 19..15=0 31..20=0x001 14..12=0 6..2=0x1C 1..0=3
DEBUG::         Skipping pseudo_op sbreak since original instruction ebreak already selected in list
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_h for pseudo_ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_f for pseudo_ops
DEBUG::      Processing line: $pseudo_op rv_f::fmv.x.w fmv.x.s   rd rs1 24..20=0 31..27=0x1C 14..12=0 26..25=0 6..2=0x14 1..0=3
DEBUG::         Skipping pseudo_op fmv.x.s since original instruction fmv.x.w already selected in list
DEBUG::      Processing line: $pseudo_op rv_f::fmv.w.x fmv.s.x   rd rs1 24..20=0 31..27=0x1E 14..12=0 26..25=0 6..2=0x14 1..0=3
DEBUG::         Skipping pseudo_op fmv.s.x since original instruction fmv.w.x already selected in list
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_d_zfh for pseudo_ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_d for pseudo_ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_c_d for pseudo_ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_c for pseudo_ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_a for pseudo_ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv64_zks for pseudo_ops
DEBUG::      Processing line: $pseudo_op rv64_zbp::grevi rev8 rd rs1      31..20=0x6B8 14..12=5 6..0=0x13
DEBUG::         Skipping pseudo_op rev8 since original instruction grevi already selected in list
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv64_zknh for pseudo_ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv64_zkne for pseudo_ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv64_zknd for pseudo_ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv64_zkn for pseudo_ops
DEBUG::      Processing line: $pseudo_op rv64_zbp::grevi rev8 rd rs1      31..20=0x6B8 14..12=5 6..0=0x13
DEBUG::         Skipping pseudo_op rev8 since original instruction grevi already selected in list
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv64_zk for pseudo_ops
DEBUG::      Processing line: $pseudo_op rv64_zbp::grevi rev8 rd rs1      31..20=0x6B8 14..12=5 6..0=0x13
DEBUG::         Skipping pseudo_op rev8 since original instruction grevi already selected in list
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv64_zfh for pseudo_ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv64_zcb for pseudo_ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv64_zbs for pseudo_ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv64_zbkb for pseudo_ops
DEBUG::      Processing line: $pseudo_op rv64_zbp::grevi rev8 rd rs1      31..20=0x6B8 14..12=5 6..0=0x13
DEBUG::         Skipping pseudo_op rev8 since original instruction grevi already selected in list
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv64_zbb for pseudo_ops
DEBUG::      Processing line: $pseudo_op rv64_zbe::packw zext.h rd rs1    31..25=0x04 24..20=0 14..12=0x4 6..2=0xE 1..0=0x3
DEBUG::         Skipping pseudo_op zext.h since original instruction packw already selected in list
DEBUG::      Processing line: $pseudo_op rv64_zbp::grevi rev8 rd rs1      31..20=0x6B8 14..12=5 6..0=0x13
DEBUG::         Skipping pseudo_op rev8 since original instruction grevi already selected in list
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv64_zba for pseudo_ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv64_zacas for pseudo_ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv64_q for pseudo_ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv64_m for pseudo_ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv64_i for pseudo_ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv64_h for pseudo_ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv64_f for pseudo_ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv64_d for pseudo_ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv64_c for pseudo_ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv64_a for pseudo_ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv32_zks for pseudo_ops
DEBUG::      Processing line: $pseudo_op rv64_zbp::shfli    zip rd rs1 31..25=4 24..20=15 14..12=1 6..2=4 1..0=3
DEBUG::         Skipping pseudo_op zip since original instruction shfli already selected in list
DEBUG::      Processing line: $pseudo_op rv64_zbp::unshfli  unzip rd rs1 31..25=4 24..20=15 14..12=5 6..2=4 1..0=3
DEBUG::         Skipping pseudo_op unzip since original instruction unshfli already selected in list
DEBUG::      Processing line: $pseudo_op rv64_zbb::rori     rori rd rs1   31..25=0x30 shamtw 14..12=5 6..2=0x04 1..0=3
DEBUG::         Skipping pseudo_op rori since original instruction rori already selected in list
DEBUG::      Processing line: $pseudo_op rv64_zbp::grevi    rev8 rd rs1   31..20=0x698 14..12=5 6..0=0x13
DEBUG::         Skipping pseudo_op rev8 since original instruction grevi already selected in list
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv32_zknh for pseudo_ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv32_zkne for pseudo_ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv32_zknd for pseudo_ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv32_zkn for pseudo_ops
DEBUG::      Processing line: $pseudo_op rv64_zbp::shfli    zip rd rs1 31..25=4 24..20=15 14..12=1 6..2=4 1..0=3
DEBUG::         Skipping pseudo_op zip since original instruction shfli already selected in list
DEBUG::      Processing line: $pseudo_op rv64_zbp::unshfli  unzip rd rs1 31..25=4 24..20=15 14..12=5 6..2=4 1..0=3
DEBUG::         Skipping pseudo_op unzip since original instruction unshfli already selected in list
DEBUG::      Processing line: $pseudo_op rv64_zbb::rori     rori rd rs1   31..25=0x30 shamtw 14..12=5 6..2=0x04 1..0=3
DEBUG::         Skipping pseudo_op rori since original instruction rori already selected in list
DEBUG::      Processing line: $pseudo_op rv64_zbp::grevi    rev8 rd rs1   31..20=0x698 14..12=5 6..0=0x13
DEBUG::         Skipping pseudo_op rev8 since original instruction grevi already selected in list
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv32_zk for pseudo_ops
DEBUG::      Processing line: $pseudo_op rv64_zbp::shfli    zip rd rs1 31..25=4 24..20=15 14..12=1 6..2=4 1..0=3
DEBUG::         Skipping pseudo_op zip since original instruction shfli already selected in list
DEBUG::      Processing line: $pseudo_op rv64_zbp::unshfli  unzip rd rs1 31..25=4 24..20=15 14..12=5 6..2=4 1..0=3
DEBUG::         Skipping pseudo_op unzip since original instruction unshfli already selected in list
DEBUG::      Processing line: $pseudo_op rv64_zbb::rori     rori rd rs1   31..25=0x30 shamtw 14..12=5 6..2=0x04 1..0=3
DEBUG::         Skipping pseudo_op rori since original instruction rori already selected in list
DEBUG::      Processing line: $pseudo_op rv64_zbp::grevi    rev8 rd rs1   31..20=0x698 14..12=5 6..0=0x13
DEBUG::         Skipping pseudo_op rev8 since original instruction grevi already selected in list
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv32_zbs for pseudo_ops
DEBUG::      Processing line: $pseudo_op rv64_zbs::bclri bclri rd rs1 31..25=0x24 shamtw 14..12=1 6..2=0x04 1..0=3
DEBUG::         Skipping pseudo_op bclri since original instruction bclri already selected in list
DEBUG::      Processing line: $pseudo_op rv64_zbs::bexti bexti rd rs1 31..25=0x24 shamtw 14..12=5 6..2=0x04 1..0=3
DEBUG::         Skipping pseudo_op bexti since original instruction bexti already selected in list
DEBUG::      Processing line: $pseudo_op rv64_zbs::binvi binvi rd rs1 31..25=0x34 shamtw 14..12=1 6..2=0x04 1..0=3
DEBUG::         Skipping pseudo_op binvi since original instruction binvi already selected in list
DEBUG::      Processing line: $pseudo_op rv64_zbs::bseti bseti rd rs1 31..25=0x14 shamtw 14..12=1 6..2=0x04 1..0=3
DEBUG::         Skipping pseudo_op bseti since original instruction bseti already selected in list
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv32_zbkb for pseudo_ops
DEBUG::      Processing line: $pseudo_op rv64_zbp::shfli    zip rd rs1 31..25=4 24..20=15 14..12=1 6..2=4 1..0=3
DEBUG::         Skipping pseudo_op zip since original instruction shfli already selected in list
DEBUG::      Processing line: $pseudo_op rv64_zbp::unshfli  unzip rd rs1 31..25=4 24..20=15 14..12=5 6..2=4 1..0=3
DEBUG::         Skipping pseudo_op unzip since original instruction unshfli already selected in list
DEBUG::      Processing line: $pseudo_op rv64_zbb::rori     rori rd rs1   31..25=0x30 shamtw 14..12=5 6..2=0x04 1..0=3
DEBUG::         Skipping pseudo_op rori since original instruction rori already selected in list
DEBUG::      Processing line: $pseudo_op rv64_zbp::grevi    rev8 rd rs1   31..20=0x698 14..12=5 6..0=0x13
DEBUG::         Skipping pseudo_op rev8 since original instruction grevi already selected in list
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv32_zbb for pseudo_ops
DEBUG::      Processing line: $pseudo_op rv_zbe::pack     zext.h rd rs1 31..25=0x04 24..20=0 14..12=0x4 6..0=0x33
DEBUG::         Skipping pseudo_op zext.h since original instruction pack already selected in list
DEBUG::      Processing line: $pseudo_op rv64_zbp::grevi  rev8 rd rs1   31..20=0x698 14..12=5 6..0=0x13
DEBUG::         Skipping pseudo_op rev8 since original instruction grevi already selected in list
DEBUG::      Processing line: $pseudo_op rv64_zbb::rori   rori rd rs1   31..25=0x30 shamtw 14..12=5 6..2=0x04 1..0=3
DEBUG::         Skipping pseudo_op rori since original instruction rori already selected in list
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv32_i for pseudo_ops
DEBUG::      Processing line: $pseudo_op rv64_i::slli slli rd rs1 shamtw 31..25=0  14..12=1 6..2=0x04 1..0=3
DEBUG::         Skipping pseudo_op slli since original instruction slli already selected in list
DEBUG::      Processing line: $pseudo_op rv64_i::srli srli rd rs1 shamtw 31..25=0  14..12=5 6..2=0x04 1..0=3
DEBUG::         Skipping pseudo_op srli since original instruction srli already selected in list
DEBUG::      Processing line: $pseudo_op rv64_i::srai srai rd rs1 shamtw 31..25=32 14..12=5 6..2=0x04 1..0=3
DEBUG::         Skipping pseudo_op srai since original instruction srai already selected in list
DEBUG::      Processing line: $pseudo_op rv64_i::slli slli_rv32 rd rs1 shamtw 31..25=0  14..12=1 6..2=0x04 1..0=3
DEBUG::         including pseudo_ops:slli_rv32
DEBUG::      Processing line: $pseudo_op rv64_i::srli srli_rv32 rd rs1 shamtw 31..25=0  14..12=5 6..2=0x04 1..0=3
DEBUG::         including pseudo_ops:srli_rv32
DEBUG::      Processing line: $pseudo_op rv64_i::srai srai_rv32 rd rs1 shamtw 31..25=32 14..12=5 6..2=0x04 1..0=3
DEBUG::         including pseudo_ops:srai_rv32
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv32_c_f for pseudo_ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv32_c for pseudo_ops
DEBUG::      Processing line: $pseudo_op rv64_c::c.srli c.srli rd_rs1_p c_nzuimm5  1..0=1 15..13=4 12..10=0
DEBUG::         Skipping pseudo_op c.srli since original instruction c.srli already selected in list
DEBUG::      Processing line: $pseudo_op rv64_c::c.srai c.srai rd_rs1_p c_nzuimm5  1..0=1 15..13=4 12..10=1
DEBUG::         Skipping pseudo_op c.srai since original instruction c.srai already selected in list
DEBUG::      Processing line: $pseudo_op rv64_c::c.slli c.slli rd_rs1_n0 c_nzuimm6lo  1..0=2 15..12=0
DEBUG::         Skipping pseudo_op c.slli since original instruction c.slli already selected in list
DEBUG::      Processing line: $pseudo_op rv64_c::c.srli c.srli_rv32 rd_rs1_p c_nzuimm5  1..0=1 15..13=4 12..10=0
DEBUG::         Skipping pseudo_op c.srli_rv32 since original instruction c.srli already selected in list
DEBUG::      Processing line: $pseudo_op rv64_c::c.srai c.srai_rv32 rd_rs1_p c_nzuimm5  1..0=1 15..13=4 12..10=1
DEBUG::         Skipping pseudo_op c.srai_rv32 since original instruction c.srai already selected in list
DEBUG::      Processing line: $pseudo_op rv64_c::c.slli c.slli_rv32 rd_rs1_n0 c_nzuimm6lo  1..0=2 15..12=0
DEBUG::         Skipping pseudo_op c.slli_rv32 since original instruction c.slli already selected in list
DEBUG:: Collecting imported instructions
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv_zvksh for imported ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv_zvksed for imported ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv_zvks for imported ops
DEBUG::      Processing line: $import rv_zvbb::vandn.vv
DEBUG::      Processing line: $import rv_zvbb::vandn.vx
DEBUG::      Processing line: $import rv_zvbb::vbrev.v
DEBUG::      Processing line: $import rv_zvbb::vbrev8.v
DEBUG::      Processing line: $import rv_zvbb::vrev8.v
DEBUG::      Processing line: $import rv_zvbb::vrol.vv
DEBUG::      Processing line: $import rv_zvbb::vrol.vx
DEBUG::      Processing line: $import rv_zvbb::vror.vv
DEBUG::      Processing line: $import rv_zvbb::vror.vx
DEBUG::      Processing line: $import rv_zvbb::vror.vi
DEBUG::      Processing line: $import rv_zvbb::vclz.v
DEBUG::      Processing line: $import rv_zvbb::vctz.v
DEBUG::      Processing line: $import rv_zvbb::vcpop.v
DEBUG::      Processing line: $import rv_zvbb::vwsll.vv
DEBUG::      Processing line: $import rv_zvbb::vwsll.vx
DEBUG::      Processing line: $import rv_zvbb::vwsll.vi
DEBUG::      Processing line: $import rv_zvbc::vclmul.vv
DEBUG::      Processing line: $import rv_zvbc::vclmul.vx
DEBUG::      Processing line: $import rv_zvbc::vclmulh.vv
DEBUG::      Processing line: $import rv_zvbc::vclmulh.vx
DEBUG::      Processing line: $import rv_zvksed::vsm4k.vi
DEBUG::      Processing line: $import rv_zvksed::vsm4r.vv
DEBUG::      Processing line: $import rv_zvksed::vsm4r.vs
DEBUG::      Processing line: $import rv_zvksh::vsm3c.vi
DEBUG::      Processing line: $import rv_zvksh::vsm3me.vv
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv_zvknhb for imported ops
DEBUG::      Processing line: $import rv_zvknha::vsha2ms.vv
DEBUG::      Processing line: $import rv_zvknha::vsha2ch.vv
DEBUG::      Processing line: $import rv_zvknha::vsha2cl.vv
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv_zvknha for imported ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv_zvkned for imported ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv_zvkn for imported ops
DEBUG::      Processing line: $import rv_zvbb::vandn.vv
DEBUG::      Processing line: $import rv_zvbb::vandn.vx
DEBUG::      Processing line: $import rv_zvbb::vbrev.v
DEBUG::      Processing line: $import rv_zvbb::vbrev8.v
DEBUG::      Processing line: $import rv_zvbb::vrev8.v
DEBUG::      Processing line: $import rv_zvbb::vrol.vv
DEBUG::      Processing line: $import rv_zvbb::vrol.vx
DEBUG::      Processing line: $import rv_zvbb::vror.vv
DEBUG::      Processing line: $import rv_zvbb::vror.vx
DEBUG::      Processing line: $import rv_zvbb::vror.vi
DEBUG::      Processing line: $import rv_zvbb::vclz.v
DEBUG::      Processing line: $import rv_zvbb::vctz.v
DEBUG::      Processing line: $import rv_zvbb::vcpop.v
DEBUG::      Processing line: $import rv_zvbb::vwsll.vv
DEBUG::      Processing line: $import rv_zvbb::vwsll.vx
DEBUG::      Processing line: $import rv_zvbb::vwsll.vi
DEBUG::      Processing line: $import rv_zvbc::vclmul.vv
DEBUG::      Processing line: $import rv_zvbc::vclmul.vx
DEBUG::      Processing line: $import rv_zvbc::vclmulh.vv
DEBUG::      Processing line: $import rv_zvbc::vclmulh.vx
DEBUG::      Processing line: $import rv_zvkned::vaesef.vs
DEBUG::      Processing line: $import rv_zvkned::vaesef.vv
DEBUG::      Processing line: $import rv_zvkned::vaesem.vs
DEBUG::      Processing line: $import rv_zvkned::vaesem.vv
DEBUG::      Processing line: $import rv_zvkned::vaesdf.vs
DEBUG::      Processing line: $import rv_zvkned::vaesdf.vv
DEBUG::      Processing line: $import rv_zvkned::vaesdm.vs
DEBUG::      Processing line: $import rv_zvkned::vaesdm.vv
DEBUG::      Processing line: $import rv_zvkned::vaeskf1.vi
DEBUG::      Processing line: $import rv_zvkned::vaeskf2.vi
DEBUG::      Processing line: $import rv_zvkned::vaesz.vs
DEBUG::      Processing line: $import rv_zvknha::vsha2ms.vv
DEBUG::      Processing line: $import rv_zvknha::vsha2ch.vv
DEBUG::      Processing line: $import rv_zvknha::vsha2cl.vv
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv_zvkg for imported ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv_zvfbfwma for imported ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv_zvfbfmin for imported ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv_zvbc for imported ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv_zvbb for imported ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv_zpsf for imported ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv_zpn for imported ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv_zimop for imported ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv_zihintntl for imported ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv_zicond for imported ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv_zicfiss for imported ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv_zfh_zfa for imported ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv_zfbfmin for imported ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv_zcmop for imported ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv_zbt for imported ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv_zbr for imported ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv_zbpbo for imported ops
DEBUG::      Processing line: $import rv_zbe::pack
DEBUG::      Processing line: $import rv_zbp::packu
DEBUG::      Processing line: $import rv_zbb::max
DEBUG::      Processing line: $import rv_zbb::min
DEBUG::      Processing line: $import rv_zbt::cmix
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv_zbp for imported ops
DEBUG::      Processing line: $import rv_zbb::andn
DEBUG::      Processing line: $import rv_zbb::orn
DEBUG::      Processing line: $import rv_zbb::xnor
DEBUG::      Processing line: $import rv_zbe::pack
DEBUG::      Processing line: $import rv_zbe::packh
DEBUG::      Processing line: $import rv_zbb::rol
DEBUG::      Processing line: $import rv_zbb::ror
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv_zbf for imported ops
DEBUG::      Processing line: $import rv_zbe::pack
DEBUG::      Processing line: $import rv_zbe::packh
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv_zbe for imported ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv_zalasr for imported ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv_zabha for imported ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv_uve_stream for imported ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv_uve_pred for imported ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv_uve_mem for imported ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv_uve_branch for imported ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv_uve_arith for imported ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv_smrnmi for imported ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv_q_zfa for imported ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv_f_zfa for imported ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv_d_zfa for imported ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv_c_zihintntl for imported ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv_c_zicfiss for imported ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv_b for imported ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv64_zpn for imported ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv64_zbt for imported ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv64_zbr for imported ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv64_zbpbo for imported ops
DEBUG::      Processing line: $import rv64_zbt::fsrw
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv64_zbp for imported ops
DEBUG::      Processing line: $import rv64_zbe::packw
DEBUG::      Processing line: $import rv64_zbb::rolw
DEBUG::      Processing line: $import rv64_zbb::rorw
DEBUG::      Processing line: $import rv64_zbb::roriw
DEBUG::      Processing line: $import rv64_zbb::rori
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv64_zbm for imported ops
DEBUG::      Processing line: $import rv_zbe::pack
DEBUG::      Processing line: $import rv_zbp::packu
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv64_zbf for imported ops
DEBUG::      Processing line: $import rv64_zbe::packw
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv64_zbe for imported ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv64_q_zfa for imported ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv64_b for imported ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv32_zpsf for imported ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv32_zpn for imported ops
DEBUG::      Processing line: $import rv_m::mulh
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv32_zbt for imported ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv32_zbpbo for imported ops
DEBUG::      Processing line: $import rv_zbb::clz
DEBUG::      Processing line: $import rv_zbt::fsr
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv32_zbp for imported ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv32_d_zfa for imported ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv128_i for imported ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/unratified/rv128_c for imported ops
DEBUG::      Processing line: $import rv64_c::c.ld
DEBUG::      Processing line: $import rv64_c::c.sd
DEBUG::      Processing line: $import rv64_c::c.addiw
DEBUG::      Processing line: $import rv64_c::c.ldsp
DEBUG::      Processing line: $import rv64_c::c.sdsp
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_zksh for imported ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_zksed for imported ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_zks for imported ops
DEBUG::      Processing line: $import rv_zbb::rol
DEBUG::      Processing line: $import rv_zbb::ror
DEBUG::      Processing line: $import rv_zbb::andn
DEBUG::      Processing line: $import rv_zbb::orn
DEBUG::      Processing line: $import rv_zbb::xnor
DEBUG::      Processing line: $import rv_zbe::pack
DEBUG::      Processing line: $import rv_zbe::packh
DEBUG::      Processing line: $import rv_zbc::clmul
DEBUG::      Processing line: $import rv_zbc::clmulh
DEBUG::      Processing line: $import rv_zbp::xperm4
DEBUG::      Processing line: $import rv_zbp::xperm8
DEBUG::      Processing line: $import rv_zksed::sm4ed
DEBUG::      Processing line: $import rv_zksed::sm4ks
DEBUG::      Processing line: $import rv_zksh::sm3p0
DEBUG::      Processing line: $import rv_zksh::sm3p1
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_zknh for imported ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_zkn for imported ops
DEBUG::      Processing line: $import rv_zbb::rol
DEBUG::      Processing line: $import rv_zbb::ror
DEBUG::      Processing line: $import rv_zbb::andn
DEBUG::      Processing line: $import rv_zbb::orn
DEBUG::      Processing line: $import rv_zbb::xnor
DEBUG::      Processing line: $import rv_zbe::pack
DEBUG::      Processing line: $import rv_zbe::packh
DEBUG::      Processing line: $import rv_zbc::clmul
DEBUG::      Processing line: $import rv_zbc::clmulh
DEBUG::      Processing line: $import rv_zbp::xperm4
DEBUG::      Processing line: $import rv_zbp::xperm8
DEBUG::      Processing line: $import rv_zknh::sha256sum0
DEBUG::      Processing line: $import rv_zknh::sha256sum1
DEBUG::      Processing line: $import rv_zknh::sha256sig0
DEBUG::      Processing line: $import rv_zknh::sha256sig1
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_zk for imported ops
DEBUG::      Processing line: $import rv_zbb::rol
DEBUG::      Processing line: $import rv_zbb::ror
DEBUG::      Processing line: $import rv_zbb::andn
DEBUG::      Processing line: $import rv_zbb::orn
DEBUG::      Processing line: $import rv_zbb::xnor
DEBUG::      Processing line: $import rv_zbe::pack
DEBUG::      Processing line: $import rv_zbe::packh
DEBUG::      Processing line: $import rv_zbc::clmul
DEBUG::      Processing line: $import rv_zbc::clmulh
DEBUG::      Processing line: $import rv_zbp::xperm4
DEBUG::      Processing line: $import rv_zbp::xperm8
DEBUG::      Processing line: $import rv_zknh::sha256sum0
DEBUG::      Processing line: $import rv_zknh::sha256sum1
DEBUG::      Processing line: $import rv_zknh::sha256sig0
DEBUG::      Processing line: $import rv_zknh::sha256sig1
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_zifencei for imported ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_zicsr for imported ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_zicbo for imported ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_zfh for imported ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_zcmt for imported ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_zcmp for imported ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_zcb for imported ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_zbs for imported ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_zbkx for imported ops
DEBUG::      Processing line: $import rv_zbp::xperm4
DEBUG::      Processing line: $import rv_zbp::xperm8
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_zbkc for imported ops
DEBUG::      Processing line: $import rv_zbc::clmul
DEBUG::      Processing line: $import rv_zbc::clmulh
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_zbkb for imported ops
DEBUG::      Processing line: $import rv_zbb::rol
DEBUG::      Processing line: $import rv_zbb::ror
DEBUG::      Processing line: $import rv_zbb::andn
DEBUG::      Processing line: $import rv_zbb::orn
DEBUG::      Processing line: $import rv_zbb::xnor
DEBUG::      Processing line: $import rv_zbe::pack
DEBUG::      Processing line: $import rv_zbe::packh
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_zbc for imported ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_zbb for imported ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_zba for imported ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_zawrs for imported ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_zacas for imported ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_v_aliases for imported ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_v for imported ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_system for imported ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_svinval for imported ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_sdext for imported ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_s for imported ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_q_zfh for imported ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_q for imported ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_m for imported ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_i for imported ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_h for imported ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_f for imported ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_d_zfh for imported ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_d for imported ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_c_d for imported ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_c for imported ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_a for imported ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv64_zks for imported ops
DEBUG::      Processing line: $import rv64_zbb::rolw
DEBUG::      Processing line: $import rv64_zbb::rorw
DEBUG::      Processing line: $import rv64_zbb::roriw
DEBUG::      Processing line: $import rv64_zbb::rori
DEBUG::      Processing line: $import rv64_zbe::packw
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv64_zknh for imported ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv64_zkne for imported ops
DEBUG::      Processing line: $import rv64_zknd::aes64ks1i
DEBUG::      Processing line: $import rv64_zknd::aes64ks2
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv64_zknd for imported ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv64_zkn for imported ops
DEBUG::      Processing line: $import rv64_zbb::rolw
DEBUG::      Processing line: $import rv64_zbb::rorw
DEBUG::      Processing line: $import rv64_zbb::roriw
DEBUG::      Processing line: $import rv64_zbb::rori
DEBUG::      Processing line: $import rv64_zbe::packw
DEBUG::      Processing line: $import rv64_zkne::aes64esm
DEBUG::      Processing line: $import rv64_zkne::aes64es
DEBUG::      Processing line: $import rv64_zknd::aes64ks1i
DEBUG::      Processing line: $import rv64_zknd::aes64ks2
DEBUG::      Processing line: $import rv64_zknd::aes64dsm
DEBUG::      Processing line: $import rv64_zknd::aes64ds
DEBUG::      Processing line: $import rv64_zknd::aes64im
DEBUG::      Processing line: $import rv64_zknh::sha512sum0
DEBUG::      Processing line: $import rv64_zknh::sha512sum1
DEBUG::      Processing line: $import rv64_zknh::sha512sig0
DEBUG::      Processing line: $import rv64_zknh::sha512sig1
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv64_zk for imported ops
DEBUG::      Processing line: $import rv64_zbb::rolw
DEBUG::      Processing line: $import rv64_zbb::rorw
DEBUG::      Processing line: $import rv64_zbb::roriw
DEBUG::      Processing line: $import rv64_zbb::rori
DEBUG::      Processing line: $import rv64_zbe::packw
DEBUG::      Processing line: $import rv64_zkne::aes64esm
DEBUG::      Processing line: $import rv64_zkne::aes64es
DEBUG::      Processing line: $import rv64_zknd::aes64ks1i
DEBUG::      Processing line: $import rv64_zknd::aes64ks2
DEBUG::      Processing line: $import rv64_zknd::aes64dsm
DEBUG::      Processing line: $import rv64_zknd::aes64ds
DEBUG::      Processing line: $import rv64_zknd::aes64im
DEBUG::      Processing line: $import rv64_zknh::sha512sum0
DEBUG::      Processing line: $import rv64_zknh::sha512sum1
DEBUG::      Processing line: $import rv64_zknh::sha512sig0
DEBUG::      Processing line: $import rv64_zknh::sha512sig1
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv64_zfh for imported ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv64_zcb for imported ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv64_zbs for imported ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv64_zbkb for imported ops
DEBUG::      Processing line: $import rv64_zbb::rolw
DEBUG::      Processing line: $import rv64_zbb::rorw
DEBUG::      Processing line: $import rv64_zbb::roriw
DEBUG::      Processing line: $import rv64_zbb::rori
DEBUG::      Processing line: $import rv64_zbe::packw
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv64_zbb for imported ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv64_zba for imported ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv64_zacas for imported ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv64_q for imported ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv64_m for imported ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv64_i for imported ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv64_h for imported ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv64_f for imported ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv64_d for imported ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv64_c for imported ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv64_a for imported ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv32_zks for imported ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv32_zknh for imported ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv32_zkne for imported ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv32_zknd for imported ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv32_zkn for imported ops
DEBUG::      Processing line: $import rv32_zkne::aes32esmi
DEBUG::      Processing line: $import rv32_zkne::aes32esi
DEBUG::      Processing line: $import rv32_zknd::aes32dsmi
DEBUG::      Processing line: $import rv32_zknd::aes32dsi
DEBUG::      Processing line: $import rv32_zknh::sha512sum0r
DEBUG::      Processing line: $import rv32_zknh::sha512sum1r
DEBUG::      Processing line: $import rv32_zknh::sha512sig0l
DEBUG::      Processing line: $import rv32_zknh::sha512sig0h
DEBUG::      Processing line: $import rv32_zknh::sha512sig1l
DEBUG::      Processing line: $import rv32_zknh::sha512sig1h
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv32_zk for imported ops
DEBUG::      Processing line: $import rv32_zkne::aes32esmi
DEBUG::      Processing line: $import rv32_zkne::aes32esi
DEBUG::      Processing line: $import rv32_zknd::aes32dsmi
DEBUG::      Processing line: $import rv32_zknd::aes32dsi
DEBUG::      Processing line: $import rv32_zknh::sha512sum0r
DEBUG::      Processing line: $import rv32_zknh::sha512sum1r
DEBUG::      Processing line: $import rv32_zknh::sha512sig0l
DEBUG::      Processing line: $import rv32_zknh::sha512sig0h
DEBUG::      Processing line: $import rv32_zknh::sha512sig1l
DEBUG::      Processing line: $import rv32_zknh::sha512sig1h
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv32_zbs for imported ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv32_zbkb for imported ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv32_zbb for imported ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv32_i for imported ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv32_c_f for imported ops
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv32_c for imported ops
INFO:: encoding.out.h generated successfully
INFO:: inst.chisel generated successfully
INFO:: inst.spinalhdl generated successfully
INFO:: inst.sverilog generated successfully
INFO:: inst.rs generated successfully
INFO:: inst.go generated successfully
DEBUG:: Collecting standard instructions first
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_i for standard instructions
DEBUG::      Processing line: lui     rd imm20 6..2=0x0D 1..0=3
DEBUG::      Processing line: auipc   rd imm20 6..2=0x05 1..0=3
DEBUG::      Processing line: jal     rd jimm20                          6..2=0x1b 1..0=3
DEBUG::      Processing line: jalr    rd rs1 imm12              14..12=0 6..2=0x19 1..0=3
DEBUG::      Processing line: beq     bimm12hi rs1 rs2 bimm12lo 14..12=0 6..2=0x18 1..0=3
DEBUG::      Processing line: bne     bimm12hi rs1 rs2 bimm12lo 14..12=1 6..2=0x18 1..0=3
DEBUG::      Processing line: blt     bimm12hi rs1 rs2 bimm12lo 14..12=4 6..2=0x18 1..0=3
DEBUG::      Processing line: bge     bimm12hi rs1 rs2 bimm12lo 14..12=5 6..2=0x18 1..0=3
DEBUG::      Processing line: bltu    bimm12hi rs1 rs2 bimm12lo 14..12=6 6..2=0x18 1..0=3
DEBUG::      Processing line: bgeu    bimm12hi rs1 rs2 bimm12lo 14..12=7 6..2=0x18 1..0=3
DEBUG::      Processing line: lb      rd rs1       imm12 14..12=0 6..2=0x00 1..0=3
DEBUG::      Processing line: lh      rd rs1       imm12 14..12=1 6..2=0x00 1..0=3
DEBUG::      Processing line: lw      rd rs1       imm12 14..12=2 6..2=0x00 1..0=3
DEBUG::      Processing line: lbu     rd rs1       imm12 14..12=4 6..2=0x00 1..0=3
DEBUG::      Processing line: lhu     rd rs1       imm12 14..12=5 6..2=0x00 1..0=3
DEBUG::      Processing line: sb     imm12hi rs1 rs2 imm12lo 14..12=0 6..2=0x08 1..0=3
DEBUG::      Processing line: sh     imm12hi rs1 rs2 imm12lo 14..12=1 6..2=0x08 1..0=3
DEBUG::      Processing line: sw     imm12hi rs1 rs2 imm12lo 14..12=2 6..2=0x08 1..0=3
DEBUG::      Processing line: addi    rd rs1 imm12           14..12=0 6..2=0x04 1..0=3
DEBUG::      Processing line: slti    rd rs1 imm12           14..12=2 6..2=0x04 1..0=3
DEBUG::      Processing line: sltiu   rd rs1 imm12           14..12=3 6..2=0x04 1..0=3
DEBUG::      Processing line: xori    rd rs1 imm12           14..12=4 6..2=0x04 1..0=3
DEBUG::      Processing line: ori     rd rs1 imm12           14..12=6 6..2=0x04 1..0=3
DEBUG::      Processing line: andi    rd rs1 imm12           14..12=7 6..2=0x04 1..0=3
DEBUG::      Processing line: add     rd rs1 rs2 31..25=0  14..12=0 6..2=0x0C 1..0=3
DEBUG::      Processing line: sub     rd rs1 rs2 31..25=32 14..12=0 6..2=0x0C 1..0=3
DEBUG::      Processing line: sll     rd rs1 rs2 31..25=0  14..12=1 6..2=0x0C 1..0=3
DEBUG::      Processing line: slt     rd rs1 rs2 31..25=0  14..12=2 6..2=0x0C 1..0=3
DEBUG::      Processing line: sltu    rd rs1 rs2 31..25=0  14..12=3 6..2=0x0C 1..0=3
DEBUG::      Processing line: xor     rd rs1 rs2 31..25=0  14..12=4 6..2=0x0C 1..0=3
DEBUG::      Processing line: srl     rd rs1 rs2 31..25=0  14..12=5 6..2=0x0C 1..0=3
DEBUG::      Processing line: sra     rd rs1 rs2 31..25=32 14..12=5 6..2=0x0C 1..0=3
DEBUG::      Processing line: or      rd rs1 rs2 31..25=0  14..12=6 6..2=0x0C 1..0=3
DEBUG::      Processing line: and     rd rs1 rs2 31..25=0  14..12=7 6..2=0x0C 1..0=3
DEBUG::      Processing line: fence fm pred succ rs1 14..12=0 rd 6..2=0x03 1..0=3
DEBUG::      Processing line: ecall    31..20=0x000 19..7=0 6..2=0x1C 1..0=3
DEBUG::      Processing line: ebreak   31..20=0x001 19..7=0 6..2=0x1C 1..0=3
DEBUG:: Collecting pseudo instructions now
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_i for pseudo_ops
DEBUG::      Processing line: $pseudo_op rv_i::fence fence.tso 31..28=8 27..24=3 23..20=3 rs1 14..12=0 rd 6..2=0x03 1..0=3
DEBUG::         Skipping pseudo_op fence.tso since original instruction fence already selected in list
DEBUG::      Processing line: $pseudo_op rv_i::fence pause     31..28=0 27..24=1 23..20=0 19..15=0      14..12=0 11..7=0      6..2=0x03 1..0=3
DEBUG::         Skipping pseudo_op pause since original instruction fence already selected in list
DEBUG::      Processing line: $pseudo_op rv_i::ecall scall     11..7=0 19..15=0 31..20=0x000 14..12=0 6..2=0x1C 1..0=3
DEBUG::         Skipping pseudo_op scall since original instruction ecall already selected in list
DEBUG::      Processing line: $pseudo_op rv_i::ebreak sbreak    11..7=0 19..15=0 31..20=0x001 14..12=0 6..2=0x1C 1..0=3
DEBUG::         Skipping pseudo_op sbreak since original instruction ebreak already selected in list
DEBUG:: Collecting imported instructions
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_i for imported ops
DEBUG:: Collecting standard instructions first
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv32_i for standard instructions
DEBUG:: Collecting pseudo instructions now
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv32_i for pseudo_ops
DEBUG::      Processing line: $pseudo_op rv64_i::slli slli rd rs1 shamtw 31..25=0  14..12=1 6..2=0x04 1..0=3
DEBUG::         including pseudo_ops:slli
DEBUG::      Processing line: $pseudo_op rv64_i::srli srli rd rs1 shamtw 31..25=0  14..12=5 6..2=0x04 1..0=3
DEBUG::         including pseudo_ops:srli
DEBUG::      Processing line: $pseudo_op rv64_i::srai srai rd rs1 shamtw 31..25=32 14..12=5 6..2=0x04 1..0=3
DEBUG::         including pseudo_ops:srai
DEBUG::      Processing line: $pseudo_op rv64_i::slli slli_rv32 rd rs1 shamtw 31..25=0  14..12=1 6..2=0x04 1..0=3
DEBUG::         Skipping pseudo_op slli_rv32 since original instruction slli already selected in list
DEBUG::      Processing line: $pseudo_op rv64_i::srli srli_rv32 rd rs1 shamtw 31..25=0  14..12=5 6..2=0x04 1..0=3
DEBUG::         Skipping pseudo_op srli_rv32 since original instruction srli already selected in list
DEBUG::      Processing line: $pseudo_op rv64_i::srai srai_rv32 rd rs1 shamtw 31..25=32 14..12=5 6..2=0x04 1..0=3
DEBUG::         Skipping pseudo_op srai_rv32 since original instruction srai already selected in list
DEBUG:: Collecting imported instructions
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv32_i for imported ops
DEBUG:: Collecting standard instructions first
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_i for standard instructions
DEBUG::      Processing line: lui     rd imm20 6..2=0x0D 1..0=3
DEBUG::      Processing line: auipc   rd imm20 6..2=0x05 1..0=3
DEBUG::      Processing line: jal     rd jimm20                          6..2=0x1b 1..0=3
DEBUG::      Processing line: jalr    rd rs1 imm12              14..12=0 6..2=0x19 1..0=3
DEBUG::      Processing line: beq     bimm12hi rs1 rs2 bimm12lo 14..12=0 6..2=0x18 1..0=3
DEBUG::      Processing line: bne     bimm12hi rs1 rs2 bimm12lo 14..12=1 6..2=0x18 1..0=3
DEBUG::      Processing line: blt     bimm12hi rs1 rs2 bimm12lo 14..12=4 6..2=0x18 1..0=3
DEBUG::      Processing line: bge     bimm12hi rs1 rs2 bimm12lo 14..12=5 6..2=0x18 1..0=3
DEBUG::      Processing line: bltu    bimm12hi rs1 rs2 bimm12lo 14..12=6 6..2=0x18 1..0=3
DEBUG::      Processing line: bgeu    bimm12hi rs1 rs2 bimm12lo 14..12=7 6..2=0x18 1..0=3
DEBUG::      Processing line: lb      rd rs1       imm12 14..12=0 6..2=0x00 1..0=3
DEBUG::      Processing line: lh      rd rs1       imm12 14..12=1 6..2=0x00 1..0=3
DEBUG::      Processing line: lw      rd rs1       imm12 14..12=2 6..2=0x00 1..0=3
DEBUG::      Processing line: lbu     rd rs1       imm12 14..12=4 6..2=0x00 1..0=3
DEBUG::      Processing line: lhu     rd rs1       imm12 14..12=5 6..2=0x00 1..0=3
DEBUG::      Processing line: sb     imm12hi rs1 rs2 imm12lo 14..12=0 6..2=0x08 1..0=3
DEBUG::      Processing line: sh     imm12hi rs1 rs2 imm12lo 14..12=1 6..2=0x08 1..0=3
DEBUG::      Processing line: sw     imm12hi rs1 rs2 imm12lo 14..12=2 6..2=0x08 1..0=3
DEBUG::      Processing line: addi    rd rs1 imm12           14..12=0 6..2=0x04 1..0=3
DEBUG::      Processing line: slti    rd rs1 imm12           14..12=2 6..2=0x04 1..0=3
DEBUG::      Processing line: sltiu   rd rs1 imm12           14..12=3 6..2=0x04 1..0=3
DEBUG::      Processing line: xori    rd rs1 imm12           14..12=4 6..2=0x04 1..0=3
DEBUG::      Processing line: ori     rd rs1 imm12           14..12=6 6..2=0x04 1..0=3
DEBUG::      Processing line: andi    rd rs1 imm12           14..12=7 6..2=0x04 1..0=3
DEBUG::      Processing line: add     rd rs1 rs2 31..25=0  14..12=0 6..2=0x0C 1..0=3
DEBUG::      Processing line: sub     rd rs1 rs2 31..25=32 14..12=0 6..2=0x0C 1..0=3
DEBUG::      Processing line: sll     rd rs1 rs2 31..25=0  14..12=1 6..2=0x0C 1..0=3
DEBUG::      Processing line: slt     rd rs1 rs2 31..25=0  14..12=2 6..2=0x0C 1..0=3
DEBUG::      Processing line: sltu    rd rs1 rs2 31..25=0  14..12=3 6..2=0x0C 1..0=3
DEBUG::      Processing line: xor     rd rs1 rs2 31..25=0  14..12=4 6..2=0x0C 1..0=3
DEBUG::      Processing line: srl     rd rs1 rs2 31..25=0  14..12=5 6..2=0x0C 1..0=3
DEBUG::      Processing line: sra     rd rs1 rs2 31..25=32 14..12=5 6..2=0x0C 1..0=3
DEBUG::      Processing line: or      rd rs1 rs2 31..25=0  14..12=6 6..2=0x0C 1..0=3
DEBUG::      Processing line: and     rd rs1 rs2 31..25=0  14..12=7 6..2=0x0C 1..0=3
DEBUG::      Processing line: fence fm pred succ rs1 14..12=0 rd 6..2=0x03 1..0=3
DEBUG::      Processing line: ecall    31..20=0x000 19..7=0 6..2=0x1C 1..0=3
DEBUG::      Processing line: ebreak   31..20=0x001 19..7=0 6..2=0x1C 1..0=3
DEBUG:: Collecting pseudo instructions now
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_i for pseudo_ops
DEBUG::      Processing line: $pseudo_op rv_i::fence fence.tso 31..28=8 27..24=3 23..20=3 rs1 14..12=0 rd 6..2=0x03 1..0=3
DEBUG::         including pseudo_ops:fence_tso
DEBUG::      Processing line: $pseudo_op rv_i::fence pause     31..28=0 27..24=1 23..20=0 19..15=0      14..12=0 11..7=0      6..2=0x03 1..0=3
DEBUG::         including pseudo_ops:pause
DEBUG::      Processing line: $pseudo_op rv_i::ecall scall     11..7=0 19..15=0 31..20=0x000 14..12=0 6..2=0x1C 1..0=3
DEBUG::         including pseudo_ops:scall
DEBUG::      Processing line: $pseudo_op rv_i::ebreak sbreak    11..7=0 19..15=0 31..20=0x001 14..12=0 6..2=0x1C 1..0=3
DEBUG::         including pseudo_ops:sbreak
DEBUG:: Collecting imported instructions
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_i for imported ops
DEBUG:: Collecting standard instructions first
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv64_i for standard instructions
DEBUG::      Processing line: lwu     rd rs1       imm12 14..12=6 6..2=0x00 1..0=3
DEBUG::      Processing line: ld      rd rs1       imm12 14..12=3 6..2=0x00 1..0=3
DEBUG::      Processing line: sd     imm12hi rs1 rs2 imm12lo 14..12=3 6..2=0x08 1..0=3
DEBUG::      Processing line: slli   rd rs1 31..26=0  shamtd 14..12=1 6..2=0x04 1..0=3
DEBUG::      Processing line: srli   rd rs1 31..26=0  shamtd 14..12=5 6..2=0x04 1..0=3
DEBUG::      Processing line: srai   rd rs1 31..26=16 shamtd 14..12=5 6..2=0x04 1..0=3
DEBUG::      Processing line: addiw   rd rs1 imm12            14..12=0 6..2=0x06 1..0=3
DEBUG::      Processing line: slliw   rd rs1 31..25=0  shamtw 14..12=1 6..2=0x06 1..0=3
DEBUG::      Processing line: srliw   rd rs1 31..25=0  shamtw 14..12=5 6..2=0x06 1..0=3
DEBUG::      Processing line: sraiw   rd rs1 31..25=32 shamtw 14..12=5 6..2=0x06 1..0=3
DEBUG::      Processing line: addw    rd rs1 rs2 31..25=0  14..12=0 6..2=0x0E 1..0=3
DEBUG::      Processing line: subw    rd rs1 rs2 31..25=32 14..12=0 6..2=0x0E 1..0=3
DEBUG::      Processing line: sllw    rd rs1 rs2 31..25=0  14..12=1 6..2=0x0E 1..0=3
DEBUG::      Processing line: srlw    rd rs1 rs2 31..25=0  14..12=5 6..2=0x0E 1..0=3
DEBUG::      Processing line: sraw    rd rs1 rs2 31..25=32 14..12=5 6..2=0x0E 1..0=3
DEBUG:: Collecting pseudo instructions now
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv64_i for pseudo_ops
DEBUG:: Collecting imported instructions
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv64_i for imported ops
DEBUG:: Collecting standard instructions first
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_zifencei for standard instructions
DEBUG::      Processing line: fence.i     imm12                       rs1 14..12=1 rd 6..2=0x03 1..0=3
DEBUG:: Collecting pseudo instructions now
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_zifencei for pseudo_ops
DEBUG:: Collecting imported instructions
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_zifencei for imported ops
DEBUG:: Collecting standard instructions first
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_zicsr for standard instructions
DEBUG::      Processing line: csrrw     rd rs1 csr 14..12=1 6..2=0x1C 1..0=3
DEBUG::      Processing line: csrrs     rd rs1 csr        14..12=2 6..2=0x1C 1..0=3
DEBUG::      Processing line: csrrc     rd rs1 csr        14..12=3 6..2=0x1C 1..0=3
DEBUG::      Processing line: csrrwi    rd csr zimm       14..12=5 6..2=0x1C 1..0=3
DEBUG::      Processing line: csrrsi    rd csr zimm       14..12=6 6..2=0x1C 1..0=3
DEBUG::      Processing line: csrrci    rd csr zimm       14..12=7 6..2=0x1C 1..0=3
DEBUG:: Collecting pseudo instructions now
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_zicsr for pseudo_ops
DEBUG::      Processing line: $pseudo_op rv_zicsr::csrrs  frflags    rd 19..15=0 31..20=0x001 14..12=2 6..2=0x1C 1..0=3
DEBUG::         Skipping pseudo_op frflags since original instruction csrrs already selected in list
DEBUG::      Processing line: $pseudo_op rv_zicsr::csrrw  fsflags    rd rs1      31..20=0x001 14..12=1 6..2=0x1C 1..0=3
DEBUG::         Skipping pseudo_op fsflags since original instruction csrrw already selected in list
DEBUG::      Processing line: $pseudo_op rv_zicsr::csrrwi fsflagsi   rd zimm     31..20=0x001 14..12=5 6..2=0x1C 1..0=3
DEBUG::         Skipping pseudo_op fsflagsi since original instruction csrrwi already selected in list
DEBUG::      Processing line: $pseudo_op rv_zicsr::csrrs  frrm       rd 19..15=0 31..20=0x002 14..12=2 6..2=0x1C 1..0=3
DEBUG::         Skipping pseudo_op frrm since original instruction csrrs already selected in list
DEBUG::      Processing line: $pseudo_op rv_zicsr::csrrw  fsrm       rd rs1      31..20=0x002 14..12=1 6..2=0x1C 1..0=3
DEBUG::         Skipping pseudo_op fsrm since original instruction csrrw already selected in list
DEBUG::      Processing line: $pseudo_op rv_zicsr::csrrwi fsrmi      rd zimm     31..20=0x002 14..12=5 6..2=0x1C 1..0=3
DEBUG::         Skipping pseudo_op fsrmi since original instruction csrrwi already selected in list
DEBUG::      Processing line: $pseudo_op rv_zicsr::csrrw  fscsr      rd rs1      31..20=0x003 14..12=1 6..2=0x1C 1..0=3
DEBUG::         Skipping pseudo_op fscsr since original instruction csrrw already selected in list
DEBUG::      Processing line: $pseudo_op rv_zicsr::csrrs  frcsr      rd 19..15=0 31..20=0x003 14..12=2 6..2=0x1C 1..0=3
DEBUG::         Skipping pseudo_op frcsr since original instruction csrrs already selected in list
DEBUG::      Processing line: $pseudo_op rv_zicsr::csrrs  rdcycle    rd 19..15=0 31..20=0xC00 14..12=2 6..2=0x1C 1..0=3
DEBUG::         Skipping pseudo_op rdcycle since original instruction csrrs already selected in list
DEBUG::      Processing line: $pseudo_op rv_zicsr::csrrs  rdtime     rd 19..15=0 31..20=0xC01 14..12=2 6..2=0x1C 1..0=3
DEBUG::         Skipping pseudo_op rdtime since original instruction csrrs already selected in list
DEBUG::      Processing line: $pseudo_op rv_zicsr::csrrs  rdinstret  rd 19..15=0 31..20=0xC02 14..12=2 6..2=0x1C 1..0=3
DEBUG::         Skipping pseudo_op rdinstret since original instruction csrrs already selected in list
DEBUG::      Processing line: $pseudo_op rv_zicsr::csrrs  rdcycleh   rd 19..15=0 31..20=0xC80 14..12=2 6..2=0x1C 1..0=3
DEBUG::         Skipping pseudo_op rdcycleh since original instruction csrrs already selected in list
DEBUG::      Processing line: $pseudo_op rv_zicsr::csrrs  rdtimeh    rd 19..15=0 31..20=0xC81 14..12=2 6..2=0x1C 1..0=3
DEBUG::         Skipping pseudo_op rdtimeh since original instruction csrrs already selected in list
DEBUG::      Processing line: $pseudo_op rv_zicsr::csrrs  rdinstreth rd 19..15=0 31..20=0xC82 14..12=2 6..2=0x1C 1..0=3
DEBUG::         Skipping pseudo_op rdinstreth since original instruction csrrs already selected in list
DEBUG:: Collecting imported instructions
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_zicsr for imported ops
DEBUG:: Collecting standard instructions first
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_m for standard instructions
DEBUG::      Processing line: mul     rd rs1 rs2 31..25=1 14..12=0 6..2=0x0C 1..0=3
DEBUG::      Processing line: mulh    rd rs1 rs2 31..25=1 14..12=1 6..2=0x0C 1..0=3
DEBUG::      Processing line: mulhsu  rd rs1 rs2 31..25=1 14..12=2 6..2=0x0C 1..0=3
DEBUG::      Processing line: mulhu   rd rs1 rs2 31..25=1 14..12=3 6..2=0x0C 1..0=3
DEBUG::      Processing line: div     rd rs1 rs2 31..25=1 14..12=4 6..2=0x0C 1..0=3
DEBUG::      Processing line: divu    rd rs1 rs2 31..25=1 14..12=5 6..2=0x0C 1..0=3
DEBUG::      Processing line: rem     rd rs1 rs2 31..25=1 14..12=6 6..2=0x0C 1..0=3
DEBUG::      Processing line: remu    rd rs1 rs2 31..25=1 14..12=7 6..2=0x0C 1..0=3
DEBUG:: Collecting pseudo instructions now
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_m for pseudo_ops
DEBUG:: Collecting imported instructions
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_m for imported ops
DEBUG:: Collecting standard instructions first
DEBUG:: Collecting pseudo instructions now
DEBUG:: Collecting imported instructions
DEBUG:: Collecting standard instructions first
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv64_m for standard instructions
DEBUG::      Processing line: mulw    rd rs1 rs2 31..25=1 14..12=0 6..2=0x0E 1..0=3
DEBUG::      Processing line: divw    rd rs1 rs2 31..25=1 14..12=4 6..2=0x0E 1..0=3
DEBUG::      Processing line: divuw   rd rs1 rs2 31..25=1 14..12=5 6..2=0x0E 1..0=3
DEBUG::      Processing line: remw    rd rs1 rs2 31..25=1 14..12=6 6..2=0x0E 1..0=3
DEBUG::      Processing line: remuw   rd rs1 rs2 31..25=1 14..12=7 6..2=0x0E 1..0=3
DEBUG:: Collecting pseudo instructions now
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv64_m for pseudo_ops
DEBUG:: Collecting imported instructions
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv64_m for imported ops
DEBUG:: Collecting standard instructions first
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_a for standard instructions
DEBUG::      Processing line: lr.w        rd rs1 24..20=0 aq rl 31..29=0 28..27=2 14..12=2 6..2=0x0B 1..0=3
DEBUG::      Processing line: sc.w        rd rs1 rs2      aq rl 31..29=0 28..27=3 14..12=2 6..2=0x0B 1..0=3
DEBUG::      Processing line: amoswap.w   rd rs1 rs2      aq rl 31..29=0 28..27=1 14..12=2 6..2=0x0B 1..0=3
DEBUG::      Processing line: amoadd.w    rd rs1 rs2      aq rl 31..29=0 28..27=0 14..12=2 6..2=0x0B 1..0=3
DEBUG::      Processing line: amoxor.w    rd rs1 rs2      aq rl 31..29=1 28..27=0 14..12=2 6..2=0x0B 1..0=3
DEBUG::      Processing line: amoand.w    rd rs1 rs2      aq rl 31..29=3 28..27=0 14..12=2 6..2=0x0B 1..0=3
DEBUG::      Processing line: amoor.w     rd rs1 rs2      aq rl 31..29=2 28..27=0 14..12=2 6..2=0x0B 1..0=3
DEBUG::      Processing line: amomin.w    rd rs1 rs2      aq rl 31..29=4 28..27=0 14..12=2 6..2=0x0B 1..0=3
DEBUG::      Processing line: amomax.w    rd rs1 rs2      aq rl 31..29=5 28..27=0 14..12=2 6..2=0x0B 1..0=3
DEBUG::      Processing line: amominu.w   rd rs1 rs2      aq rl 31..29=6 28..27=0 14..12=2 6..2=0x0B 1..0=3
DEBUG::      Processing line: amomaxu.w   rd rs1 rs2      aq rl 31..29=7 28..27=0 14..12=2 6..2=0x0B 1..0=3
DEBUG:: Collecting pseudo instructions now
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_a for pseudo_ops
DEBUG:: Collecting imported instructions
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_a for imported ops
DEBUG:: Collecting standard instructions first
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv64_a for standard instructions
DEBUG::      Processing line: lr.d        rd rs1 24..20=0 aq rl 31..29=0 28..27=2 14..12=3 6..2=0x0B 1..0=3
DEBUG::      Processing line: sc.d        rd rs1 rs2      aq rl 31..29=0 28..27=3 14..12=3 6..2=0x0B 1..0=3
DEBUG::      Processing line: amoswap.d   rd rs1 rs2      aq rl 31..29=0 28..27=1 14..12=3 6..2=0x0B 1..0=3
DEBUG::      Processing line: amoadd.d    rd rs1 rs2      aq rl 31..29=0 28..27=0 14..12=3 6..2=0x0B 1..0=3
DEBUG::      Processing line: amoxor.d    rd rs1 rs2      aq rl 31..29=1 28..27=0 14..12=3 6..2=0x0B 1..0=3
DEBUG::      Processing line: amoand.d    rd rs1 rs2      aq rl 31..29=3 28..27=0 14..12=3 6..2=0x0B 1..0=3
DEBUG::      Processing line: amoor.d     rd rs1 rs2      aq rl 31..29=2 28..27=0 14..12=3 6..2=0x0B 1..0=3
DEBUG::      Processing line: amomin.d    rd rs1 rs2      aq rl 31..29=4 28..27=0 14..12=3 6..2=0x0B 1..0=3
DEBUG::      Processing line: amomax.d    rd rs1 rs2      aq rl 31..29=5 28..27=0 14..12=3 6..2=0x0B 1..0=3
DEBUG::      Processing line: amominu.d   rd rs1 rs2      aq rl 31..29=6 28..27=0 14..12=3 6..2=0x0B 1..0=3
DEBUG::      Processing line: amomaxu.d   rd rs1 rs2      aq rl 31..29=7 28..27=0 14..12=3 6..2=0x0B 1..0=3
DEBUG:: Collecting pseudo instructions now
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv64_a for pseudo_ops
DEBUG:: Collecting imported instructions
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv64_a for imported ops
DEBUG:: Collecting standard instructions first
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_f for standard instructions
DEBUG::      Processing line: flw       rd rs1 imm12 14..12=2 6..2=0x01 1..0=3
DEBUG::      Processing line: fsw       imm12hi rs1 rs2 imm12lo 14..12=2 6..2=0x09 1..0=3
DEBUG::      Processing line: fmadd.s   rd rs1 rs2 rs3 rm 26..25=0 6..2=0x10 1..0=3
DEBUG::      Processing line: fmsub.s   rd rs1 rs2 rs3 rm 26..25=0 6..2=0x11 1..0=3
DEBUG::      Processing line: fnmsub.s  rd rs1 rs2 rs3 rm 26..25=0 6..2=0x12 1..0=3
DEBUG::      Processing line: fnmadd.s  rd rs1 rs2 rs3 rm 26..25=0 6..2=0x13 1..0=3
DEBUG::      Processing line: fadd.s    rd rs1 rs2      31..27=0x00 rm       26..25=0 6..2=0x14 1..0=3
DEBUG::      Processing line: fsub.s    rd rs1 rs2      31..27=0x01 rm       26..25=0 6..2=0x14 1..0=3
DEBUG::      Processing line: fmul.s    rd rs1 rs2      31..27=0x02 rm       26..25=0 6..2=0x14 1..0=3
DEBUG::      Processing line: fdiv.s    rd rs1 rs2      31..27=0x03 rm       26..25=0 6..2=0x14 1..0=3
DEBUG::      Processing line: fsqrt.s   rd rs1 24..20=0 31..27=0x0B rm       26..25=0 6..2=0x14 1..0=3
DEBUG::      Processing line: fsgnj.s   rd rs1 rs2      31..27=0x04 14..12=0 26..25=0 6..2=0x14 1..0=3
DEBUG::      Processing line: fsgnjn.s  rd rs1 rs2      31..27=0x04 14..12=1 26..25=0 6..2=0x14 1..0=3
DEBUG::      Processing line: fsgnjx.s  rd rs1 rs2      31..27=0x04 14..12=2 26..25=0 6..2=0x14 1..0=3
DEBUG::      Processing line: fmin.s    rd rs1 rs2      31..27=0x05 14..12=0 26..25=0 6..2=0x14 1..0=3
DEBUG::      Processing line: fmax.s    rd rs1 rs2      31..27=0x05 14..12=1 26..25=0 6..2=0x14 1..0=3
DEBUG::      Processing line: fcvt.w.s  rd rs1 24..20=0 31..27=0x18 rm       26..25=0 6..2=0x14 1..0=3
DEBUG::      Processing line: fcvt.wu.s rd rs1 24..20=1 31..27=0x18 rm       26..25=0 6..2=0x14 1..0=3
DEBUG::      Processing line: fmv.x.w   rd rs1 24..20=0 31..27=0x1C 14..12=0 26..25=0 6..2=0x14 1..0=3
DEBUG::      Processing line: feq.s     rd rs1 rs2      31..27=0x14 14..12=2 26..25=0 6..2=0x14 1..0=3
DEBUG::      Processing line: flt.s     rd rs1 rs2      31..27=0x14 14..12=1 26..25=0 6..2=0x14 1..0=3
DEBUG::      Processing line: fle.s     rd rs1 rs2      31..27=0x14 14..12=0 26..25=0 6..2=0x14 1..0=3
DEBUG::      Processing line: fclass.s  rd rs1 24..20=0 31..27=0x1C 14..12=1 26..25=0 6..2=0x14 1..0=3
DEBUG::      Processing line: fcvt.s.w  rd rs1 24..20=0 31..27=0x1A rm       26..25=0 6..2=0x14 1..0=3
DEBUG::      Processing line: fcvt.s.wu rd rs1 24..20=1 31..27=0x1A rm       26..25=0 6..2=0x14 1..0=3
DEBUG::      Processing line: fmv.w.x   rd rs1 24..20=0 31..27=0x1E 14..12=0 26..25=0 6..2=0x14 1..0=3
DEBUG:: Collecting pseudo instructions now
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_f for pseudo_ops
DEBUG::      Processing line: $pseudo_op rv_f::fmv.x.w fmv.x.s   rd rs1 24..20=0 31..27=0x1C 14..12=0 26..25=0 6..2=0x14 1..0=3
DEBUG::         Skipping pseudo_op fmv.x.s since original instruction fmv.x.w already selected in list
DEBUG::      Processing line: $pseudo_op rv_f::fmv.w.x fmv.s.x   rd rs1 24..20=0 31..27=0x1E 14..12=0 26..25=0 6..2=0x14 1..0=3
DEBUG::         Skipping pseudo_op fmv.s.x since original instruction fmv.w.x already selected in list
DEBUG:: Collecting imported instructions
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_f for imported ops
DEBUG:: Collecting standard instructions first
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv64_f for standard instructions
DEBUG::      Processing line: fcvt.l.s  rd rs1 24..20=2 31..27=0x18 rm       26..25=0 6..2=0x14 1..0=3
DEBUG::      Processing line: fcvt.lu.s rd rs1 24..20=3 31..27=0x18 rm       26..25=0 6..2=0x14 1..0=3
DEBUG::      Processing line: fcvt.s.l  rd rs1 24..20=2 31..27=0x1A rm       26..25=0 6..2=0x14 1..0=3
DEBUG::      Processing line: fcvt.s.lu rd rs1 24..20=3 31..27=0x1A rm       26..25=0 6..2=0x14 1..0=3
DEBUG:: Collecting pseudo instructions now
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv64_f for pseudo_ops
DEBUG:: Collecting imported instructions
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv64_f for imported ops
DEBUG:: Collecting standard instructions first
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_d for standard instructions
DEBUG::      Processing line: fld       rd rs1 imm12 14..12=3 6..2=0x01 1..0=3
DEBUG::      Processing line: fsd       imm12hi rs1 rs2 imm12lo 14..12=3 6..2=0x09 1..0=3
DEBUG::      Processing line: fmadd.d   rd rs1 rs2 rs3 rm 26..25=1 6..2=0x10 1..0=3
DEBUG::      Processing line: fmsub.d   rd rs1 rs2 rs3 rm 26..25=1 6..2=0x11 1..0=3
DEBUG::      Processing line: fnmsub.d  rd rs1 rs2 rs3 rm 26..25=1 6..2=0x12 1..0=3
DEBUG::      Processing line: fnmadd.d  rd rs1 rs2 rs3 rm 26..25=1 6..2=0x13 1..0=3
DEBUG::      Processing line: fadd.d    rd rs1 rs2      31..27=0x00 rm       26..25=1 6..2=0x14 1..0=3
DEBUG::      Processing line: fsub.d    rd rs1 rs2      31..27=0x01 rm       26..25=1 6..2=0x14 1..0=3
DEBUG::      Processing line: fmul.d    rd rs1 rs2      31..27=0x02 rm       26..25=1 6..2=0x14 1..0=3
DEBUG::      Processing line: fdiv.d    rd rs1 rs2      31..27=0x03 rm       26..25=1 6..2=0x14 1..0=3
DEBUG::      Processing line: fsqrt.d   rd rs1 24..20=0 31..27=0x0B rm       26..25=1 6..2=0x14 1..0=3
DEBUG::      Processing line: fsgnj.d   rd rs1 rs2      31..27=0x04 14..12=0 26..25=1 6..2=0x14 1..0=3
DEBUG::      Processing line: fsgnjn.d  rd rs1 rs2      31..27=0x04 14..12=1 26..25=1 6..2=0x14 1..0=3
DEBUG::      Processing line: fsgnjx.d  rd rs1 rs2      31..27=0x04 14..12=2 26..25=1 6..2=0x14 1..0=3
DEBUG::      Processing line: fmin.d    rd rs1 rs2      31..27=0x05 14..12=0 26..25=1 6..2=0x14 1..0=3
DEBUG::      Processing line: fmax.d    rd rs1 rs2      31..27=0x05 14..12=1 26..25=1 6..2=0x14 1..0=3
DEBUG::      Processing line: fcvt.s.d  rd rs1 24..20=1 31..27=0x08 rm       26..25=0 6..2=0x14 1..0=3
DEBUG::      Processing line: fcvt.d.s  rd rs1 24..20=0 31..27=0x08 rm       26..25=1 6..2=0x14 1..0=3
DEBUG::      Processing line: feq.d     rd rs1 rs2      31..27=0x14 14..12=2 26..25=1 6..2=0x14 1..0=3
DEBUG::      Processing line: flt.d     rd rs1 rs2      31..27=0x14 14..12=1 26..25=1 6..2=0x14 1..0=3
DEBUG::      Processing line: fle.d     rd rs1 rs2      31..27=0x14 14..12=0 26..25=1 6..2=0x14 1..0=3
DEBUG::      Processing line: fclass.d  rd rs1 24..20=0 31..27=0x1C 14..12=1 26..25=1 6..2=0x14 1..0=3
DEBUG::      Processing line: fcvt.w.d  rd rs1 24..20=0 31..27=0x18 rm       26..25=1 6..2=0x14 1..0=3
DEBUG::      Processing line: fcvt.wu.d rd rs1 24..20=1 31..27=0x18 rm       26..25=1 6..2=0x14 1..0=3
DEBUG::      Processing line: fcvt.d.w  rd rs1 24..20=0 31..27=0x1A rm       26..25=1 6..2=0x14 1..0=3
DEBUG::      Processing line: fcvt.d.wu rd rs1 24..20=1 31..27=0x1A rm       26..25=1 6..2=0x14 1..0=3
DEBUG:: Collecting pseudo instructions now
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_d for pseudo_ops
DEBUG:: Collecting imported instructions
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_d for imported ops
DEBUG:: Collecting standard instructions first
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv64_d for standard instructions
DEBUG::      Processing line: fcvt.l.d  rd rs1 24..20=2 31..27=0x18 rm       26..25=1 6..2=0x14 1..0=3
DEBUG::      Processing line: fcvt.lu.d rd rs1 24..20=3 31..27=0x18 rm       26..25=1 6..2=0x14 1..0=3
DEBUG::      Processing line: fmv.x.d   rd rs1 24..20=0 31..27=0x1C 14..12=0 26..25=1 6..2=0x14 1..0=3
DEBUG::      Processing line: fcvt.d.l  rd rs1 24..20=2 31..27=0x1A rm       26..25=1 6..2=0x14 1..0=3
DEBUG::      Processing line: fcvt.d.lu rd rs1 24..20=3 31..27=0x1A rm       26..25=1 6..2=0x14 1..0=3
DEBUG::      Processing line: fmv.d.x   rd rs1 24..20=0 31..27=0x1E 14..12=0 26..25=1 6..2=0x14 1..0=3
DEBUG:: Collecting pseudo instructions now
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv64_d for pseudo_ops
DEBUG:: Collecting imported instructions
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv64_d for imported ops
DEBUG:: Collecting standard instructions first
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_q for standard instructions
DEBUG::      Processing line: flq       rd rs1 imm12 14..12=4 6..2=0x01 1..0=3
DEBUG::      Processing line: fsq       imm12hi rs1 rs2 imm12lo 14..12=4 6..2=0x09 1..0=3
DEBUG::      Processing line: fmadd.q   rd rs1 rs2 rs3 rm 26..25=3 6..2=0x10 1..0=3
DEBUG::      Processing line: fmsub.q   rd rs1 rs2 rs3 rm 26..25=3 6..2=0x11 1..0=3
DEBUG::      Processing line: fnmsub.q  rd rs1 rs2 rs3 rm 26..25=3 6..2=0x12 1..0=3
DEBUG::      Processing line: fnmadd.q  rd rs1 rs2 rs3 rm 26..25=3 6..2=0x13 1..0=3
DEBUG::      Processing line: fadd.q    rd rs1 rs2      31..27=0x00 rm       26..25=3 6..2=0x14 1..0=3
DEBUG::      Processing line: fsub.q    rd rs1 rs2      31..27=0x01 rm       26..25=3 6..2=0x14 1..0=3
DEBUG::      Processing line: fmul.q    rd rs1 rs2      31..27=0x02 rm       26..25=3 6..2=0x14 1..0=3
DEBUG::      Processing line: fdiv.q    rd rs1 rs2      31..27=0x03 rm       26..25=3 6..2=0x14 1..0=3
DEBUG::      Processing line: fsqrt.q   rd rs1 24..20=0 31..27=0x0B rm       26..25=3 6..2=0x14 1..0=3
DEBUG::      Processing line: fsgnj.q   rd rs1 rs2      31..27=0x04 14..12=0 26..25=3 6..2=0x14 1..0=3
DEBUG::      Processing line: fsgnjn.q  rd rs1 rs2      31..27=0x04 14..12=1 26..25=3 6..2=0x14 1..0=3
DEBUG::      Processing line: fsgnjx.q  rd rs1 rs2      31..27=0x04 14..12=2 26..25=3 6..2=0x14 1..0=3
DEBUG::      Processing line: fmin.q    rd rs1 rs2      31..27=0x05 14..12=0 26..25=3 6..2=0x14 1..0=3
DEBUG::      Processing line: fmax.q    rd rs1 rs2      31..27=0x05 14..12=1 26..25=3 6..2=0x14 1..0=3
DEBUG::      Processing line: fcvt.s.q  rd rs1 24..20=3 31..27=0x08 rm       26..25=0 6..2=0x14 1..0=3
DEBUG::      Processing line: fcvt.q.s  rd rs1 24..20=0 31..27=0x08 rm       26..25=3 6..2=0x14 1..0=3
DEBUG::      Processing line: fcvt.d.q  rd rs1 24..20=3 31..27=0x08 rm       26..25=1 6..2=0x14 1..0=3
DEBUG::      Processing line: fcvt.q.d  rd rs1 24..20=1 31..27=0x08 rm       26..25=3 6..2=0x14 1..0=3
DEBUG::      Processing line: feq.q     rd rs1 rs2      31..27=0x14 14..12=2 26..25=3 6..2=0x14 1..0=3
DEBUG::      Processing line: flt.q     rd rs1 rs2      31..27=0x14 14..12=1 26..25=3 6..2=0x14 1..0=3
DEBUG::      Processing line: fle.q     rd rs1 rs2      31..27=0x14 14..12=0 26..25=3 6..2=0x14 1..0=3
DEBUG::      Processing line: fclass.q  rd rs1 24..20=0 31..27=0x1C 14..12=1 26..25=3 6..2=0x14 1..0=3
DEBUG::      Processing line: fcvt.w.q  rd rs1 24..20=0 31..27=0x18 rm       26..25=3 6..2=0x14 1..0=3
DEBUG::      Processing line: fcvt.wu.q rd rs1 24..20=1 31..27=0x18 rm       26..25=3 6..2=0x14 1..0=3
DEBUG::      Processing line: fcvt.q.w  rd rs1 24..20=0 31..27=0x1A rm       26..25=3 6..2=0x14 1..0=3
DEBUG::      Processing line: fcvt.q.wu rd rs1 24..20=1 31..27=0x1A rm       26..25=3 6..2=0x14 1..0=3
DEBUG:: Collecting pseudo instructions now
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_q for pseudo_ops
DEBUG:: Collecting imported instructions
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_q for imported ops
DEBUG:: Collecting standard instructions first
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv64_q for standard instructions
DEBUG::      Processing line: fcvt.l.q  rd rs1 24..20=2 31..27=0x18 rm       26..25=3 6..2=0x14 1..0=3
DEBUG::      Processing line: fcvt.lu.q rd rs1 24..20=3 31..27=0x18 rm       26..25=3 6..2=0x14 1..0=3
DEBUG::      Processing line: fcvt.q.l  rd rs1 24..20=2 31..27=0x1A rm       26..25=3 6..2=0x14 1..0=3
DEBUG::      Processing line: fcvt.q.lu rd rs1 24..20=3 31..27=0x1A rm       26..25=3 6..2=0x14 1..0=3
DEBUG:: Collecting pseudo instructions now
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv64_q for pseudo_ops
DEBUG:: Collecting imported instructions
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv64_q for imported ops
DEBUG:: Collecting standard instructions first
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_zfh for standard instructions
DEBUG::      Processing line: flh       rd rs1 imm12 14..12=1 6..2=0x01 1..0=3
DEBUG::      Processing line: fsh       imm12hi rs1 rs2 imm12lo 14..12=1 6..2=0x09 1..0=3
DEBUG::      Processing line: fmadd.h   rd rs1 rs2 rs3 rm 26..25=2 6..2=0x10 1..0=3
DEBUG::      Processing line: fmsub.h   rd rs1 rs2 rs3 rm 26..25=2 6..2=0x11 1..0=3
DEBUG::      Processing line: fnmsub.h  rd rs1 rs2 rs3 rm 26..25=2 6..2=0x12 1..0=3
DEBUG::      Processing line: fnmadd.h  rd rs1 rs2 rs3 rm 26..25=2 6..2=0x13 1..0=3
DEBUG::      Processing line: fadd.h    rd rs1 rs2      31..27=0x00 rm       26..25=2 6..2=0x14 1..0=3
DEBUG::      Processing line: fsub.h    rd rs1 rs2      31..27=0x01 rm       26..25=2 6..2=0x14 1..0=3
DEBUG::      Processing line: fmul.h    rd rs1 rs2      31..27=0x02 rm       26..25=2 6..2=0x14 1..0=3
DEBUG::      Processing line: fdiv.h    rd rs1 rs2      31..27=0x03 rm       26..25=2 6..2=0x14 1..0=3
DEBUG::      Processing line: fsqrt.h   rd rs1 24..20=0 31..27=0x0B rm       26..25=2 6..2=0x14 1..0=3
DEBUG::      Processing line: fsgnj.h   rd rs1 rs2      31..27=0x04 14..12=0 26..25=2 6..2=0x14 1..0=3
DEBUG::      Processing line: fsgnjn.h  rd rs1 rs2      31..27=0x04 14..12=1 26..25=2 6..2=0x14 1..0=3
DEBUG::      Processing line: fsgnjx.h  rd rs1 rs2      31..27=0x04 14..12=2 26..25=2 6..2=0x14 1..0=3
DEBUG::      Processing line: fmin.h    rd rs1 rs2      31..27=0x05 14..12=0 26..25=2 6..2=0x14 1..0=3
DEBUG::      Processing line: fmax.h    rd rs1 rs2      31..27=0x05 14..12=1 26..25=2 6..2=0x14 1..0=3
DEBUG::      Processing line: fcvt.s.h  rd rs1 24..20=2 31..27=0x08 rm       26..25=0 6..2=0x14 1..0=3
DEBUG::      Processing line: fcvt.h.s  rd rs1 24..20=0 31..27=0x08 rm       26..25=2 6..2=0x14 1..0=3
DEBUG::      Processing line: feq.h     rd rs1 rs2      31..27=0x14 14..12=2 26..25=2 6..2=0x14 1..0=3
DEBUG::      Processing line: flt.h     rd rs1 rs2      31..27=0x14 14..12=1 26..25=2 6..2=0x14 1..0=3
DEBUG::      Processing line: fle.h     rd rs1 rs2      31..27=0x14 14..12=0 26..25=2 6..2=0x14 1..0=3
DEBUG::      Processing line: fclass.h  rd rs1 24..20=0 31..27=0x1C 14..12=1 26..25=2 6..2=0x14 1..0=3
DEBUG::      Processing line: fcvt.w.h  rd rs1 24..20=0 31..27=0x18 rm       26..25=2 6..2=0x14 1..0=3
DEBUG::      Processing line: fcvt.wu.h rd rs1 24..20=1 31..27=0x18 rm       26..25=2 6..2=0x14 1..0=3
DEBUG::      Processing line: fmv.x.h   rd rs1 24..20=0 31..27=0x1C 14..12=0 26..25=2 6..2=0x14 1..0=3
DEBUG::      Processing line: fcvt.h.w  rd rs1 24..20=0 31..27=0x1A rm       26..25=2 6..2=0x14 1..0=3
DEBUG::      Processing line: fcvt.h.wu rd rs1 24..20=1 31..27=0x1A rm       26..25=2 6..2=0x14 1..0=3
DEBUG::      Processing line: fmv.h.x   rd rs1 24..20=0 31..27=0x1E 14..12=0 26..25=2 6..2=0x14 1..0=3
DEBUG:: Collecting pseudo instructions now
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_zfh for pseudo_ops
DEBUG:: Collecting imported instructions
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_zfh for imported ops
DEBUG:: Collecting standard instructions first
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_d_zfh for standard instructions
DEBUG::      Processing line: fcvt.d.h  rd rs1 24..20=2 31..27=0x08 rm       26..25=1 6..2=0x14 1..0=3
DEBUG::      Processing line: fcvt.h.d  rd rs1 24..20=1 31..27=0x08 rm       26..25=2 6..2=0x14 1..0=3
DEBUG:: Collecting pseudo instructions now
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_d_zfh for pseudo_ops
DEBUG:: Collecting imported instructions
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_d_zfh for imported ops
DEBUG:: Collecting standard instructions first
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_q_zfh for standard instructions
DEBUG::      Processing line: fcvt.q.h  rd rs1 24..20=2 31..27=0x08 rm       26..25=3 6..2=0x14 1..0=3
DEBUG::      Processing line: fcvt.h.q  rd rs1 24..20=3 31..27=0x08 rm       26..25=2 6..2=0x14 1..0=3
DEBUG:: Collecting pseudo instructions now
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_q_zfh for pseudo_ops
DEBUG:: Collecting imported instructions
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_q_zfh for imported ops
DEBUG:: Collecting standard instructions first
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv64_zfh for standard instructions
DEBUG::      Processing line: fcvt.l.h  rd rs1 24..20=2 31..27=0x18 rm       26..25=2 6..2=0x14 1..0=3
DEBUG::      Processing line: fcvt.lu.h rd rs1 24..20=3 31..27=0x18 rm       26..25=2 6..2=0x14 1..0=3
DEBUG::      Processing line: fcvt.h.l  rd rs1 24..20=2 31..27=0x1A rm       26..25=2 6..2=0x14 1..0=3
DEBUG::      Processing line: fcvt.h.lu rd rs1 24..20=3 31..27=0x1A rm       26..25=2 6..2=0x14 1..0=3
DEBUG:: Collecting pseudo instructions now
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv64_zfh for pseudo_ops
DEBUG:: Collecting imported instructions
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv64_zfh for imported ops
DEBUG:: Collecting standard instructions first
DEBUG:: Collecting pseudo instructions now
DEBUG:: Collecting imported instructions
INFO:: instr-table.tex generated successfully
DEBUG:: Collecting standard instructions first
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_h for standard instructions
DEBUG::      Processing line: hfence.vvma 11..7=0 rs1        rs2 31..25=0x11  14..12=0 6..2=0x1C 1..0=3
DEBUG::      Processing line: hfence.gvma 11..7=0 rs1        rs2 31..25=0x31  14..12=0 6..2=0x1C 1..0=3
DEBUG::      Processing line: hlv.b            rd rs1 24..20=0x0 31..25=0x30  14..12=4 6..2=0x1C 1..0=3
DEBUG::      Processing line: hlv.bu           rd rs1 24..20=0x1 31..25=0x30  14..12=4 6..2=0x1C 1..0=3
DEBUG::      Processing line: hlv.h            rd rs1 24..20=0x0 31..25=0x32  14..12=4 6..2=0x1C 1..0=3
DEBUG::      Processing line: hlv.hu           rd rs1 24..20=0x1 31..25=0x32  14..12=4 6..2=0x1C 1..0=3
DEBUG::      Processing line: hlvx.hu          rd rs1 24..20=0x3 31..25=0x32  14..12=4 6..2=0x1C 1..0=3
DEBUG::      Processing line: hlv.w            rd rs1 24..20=0x0 31..25=0x34  14..12=4 6..2=0x1C 1..0=3
DEBUG::      Processing line: hlvx.wu          rd rs1 24..20=0x3 31..25=0x34  14..12=4 6..2=0x1C 1..0=3
DEBUG::      Processing line: hsv.b       11..7=0 rs1        rs2 31..25=0x31  14..12=4 6..2=0x1C 1..0=3
DEBUG::      Processing line: hsv.h       11..7=0 rs1        rs2 31..25=0x33  14..12=4 6..2=0x1C 1..0=3
DEBUG::      Processing line: hsv.w       11..7=0 rs1        rs2 31..25=0x35  14..12=4 6..2=0x1C 1..0=3
DEBUG:: Collecting pseudo instructions now
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_h for pseudo_ops
DEBUG:: Collecting imported instructions
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_h for imported ops
DEBUG:: Collecting standard instructions first
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_s for standard instructions
DEBUG::      Processing line: sfence.vma 11..7=0 rs1 rs2 31..25=0x09  14..12=0 6..2=0x1C 1..0=3
DEBUG::      Processing line: sret      11..7=0 19..15=0 31..20=0x102 14..12=0 6..2=0x1C 1..0=3
DEBUG:: Collecting pseudo instructions now
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_s for pseudo_ops
DEBUG:: Collecting imported instructions
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_s for imported ops
DEBUG:: Collecting standard instructions first
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_system for standard instructions
DEBUG::      Processing line: mret      11..7=0 19..15=0 31..20=0x302 14..12=0 6..2=0x1C 1..0=3
DEBUG::      Processing line: wfi       11..7=0 19..15=0 31..20=0x105 14..12=0 6..2=0x1C 1..0=3
DEBUG:: Collecting pseudo instructions now
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_system for pseudo_ops
DEBUG:: Collecting imported instructions
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_system for imported ops
DEBUG:: Collecting standard instructions first
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_svinval for standard instructions
DEBUG::      Processing line: sinval.vma      11..7=0 rs1        rs2        31..25=0x0b  14..12=0 6..2=0x1C 1..0=3
DEBUG::      Processing line: sfence.w.inval  11..7=0 19..15=0x0 24..20=0x0 31..25=0x0c  14..12=0 6..2=0x1C 1..0=3
DEBUG::      Processing line: sfence.inval.ir 11..7=0 19..15=0x0 24..20=0x1 31..25=0x0c  14..12=0 6..2=0x1C 1..0=3
DEBUG::      Processing line: hinval.vvma     11..7=0 rs1        rs2        31..25=0x13  14..12=0 6..2=0x1C 1..0=3
DEBUG::      Processing line: hinval.gvma     11..7=0 rs1        rs2        31..25=0x33  14..12=0 6..2=0x1C 1..0=3
DEBUG:: Collecting pseudo instructions now
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_svinval for pseudo_ops
DEBUG:: Collecting imported instructions
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_svinval for imported ops
DEBUG:: Collecting standard instructions first
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv64_h for standard instructions
DEBUG::      Processing line: hlv.wu           rd rs1 24..20=0x1 31..25=0x34  14..12=4 6..2=0x1C 1..0=3
DEBUG::      Processing line: hlv.d            rd rs1 24..20=0x0 31..25=0x36  14..12=4 6..2=0x1C 1..0=3
DEBUG::      Processing line: hsv.d       11..7=0 rs1        rs2 31..25=0x37  14..12=4 6..2=0x1C 1..0=3
DEBUG:: Collecting pseudo instructions now
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv64_h for pseudo_ops
DEBUG:: Collecting imported instructions
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv64_h for imported ops
DEBUG:: Collecting standard instructions first
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_h for standard instructions
DEBUG::      Processing line: hfence.vvma 11..7=0 rs1        rs2 31..25=0x11  14..12=0 6..2=0x1C 1..0=3
DEBUG::      Processing line: hfence.gvma 11..7=0 rs1        rs2 31..25=0x31  14..12=0 6..2=0x1C 1..0=3
DEBUG::      Processing line: hlv.b            rd rs1 24..20=0x0 31..25=0x30  14..12=4 6..2=0x1C 1..0=3
DEBUG::      Processing line: hlv.bu           rd rs1 24..20=0x1 31..25=0x30  14..12=4 6..2=0x1C 1..0=3
DEBUG::      Processing line: hlv.h            rd rs1 24..20=0x0 31..25=0x32  14..12=4 6..2=0x1C 1..0=3
DEBUG::      Processing line: hlv.hu           rd rs1 24..20=0x1 31..25=0x32  14..12=4 6..2=0x1C 1..0=3
DEBUG::      Processing line: hlvx.hu          rd rs1 24..20=0x3 31..25=0x32  14..12=4 6..2=0x1C 1..0=3
DEBUG::      Processing line: hlv.w            rd rs1 24..20=0x0 31..25=0x34  14..12=4 6..2=0x1C 1..0=3
DEBUG::      Processing line: hlvx.wu          rd rs1 24..20=0x3 31..25=0x34  14..12=4 6..2=0x1C 1..0=3
DEBUG::      Processing line: hsv.b       11..7=0 rs1        rs2 31..25=0x31  14..12=4 6..2=0x1C 1..0=3
DEBUG::      Processing line: hsv.h       11..7=0 rs1        rs2 31..25=0x33  14..12=4 6..2=0x1C 1..0=3
DEBUG::      Processing line: hsv.w       11..7=0 rs1        rs2 31..25=0x35  14..12=4 6..2=0x1C 1..0=3
DEBUG:: Collecting pseudo instructions now
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_h for pseudo_ops
DEBUG:: Collecting imported instructions
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_h for imported ops
DEBUG:: Collecting standard instructions first
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_s for standard instructions
DEBUG::      Processing line: sfence.vma 11..7=0 rs1 rs2 31..25=0x09  14..12=0 6..2=0x1C 1..0=3
DEBUG::      Processing line: sret      11..7=0 19..15=0 31..20=0x102 14..12=0 6..2=0x1C 1..0=3
DEBUG:: Collecting pseudo instructions now
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_s for pseudo_ops
DEBUG:: Collecting imported instructions
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_s for imported ops
DEBUG:: Collecting standard instructions first
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_system for standard instructions
DEBUG::      Processing line: mret      11..7=0 19..15=0 31..20=0x302 14..12=0 6..2=0x1C 1..0=3
DEBUG::      Processing line: wfi       11..7=0 19..15=0 31..20=0x105 14..12=0 6..2=0x1C 1..0=3
DEBUG:: Collecting pseudo instructions now
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_system for pseudo_ops
DEBUG:: Collecting imported instructions
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_system for imported ops
DEBUG:: Collecting standard instructions first
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_svinval for standard instructions
DEBUG::      Processing line: sinval.vma      11..7=0 rs1        rs2        31..25=0x0b  14..12=0 6..2=0x1C 1..0=3
DEBUG::      Processing line: sfence.w.inval  11..7=0 19..15=0x0 24..20=0x0 31..25=0x0c  14..12=0 6..2=0x1C 1..0=3
DEBUG::      Processing line: sfence.inval.ir 11..7=0 19..15=0x0 24..20=0x1 31..25=0x0c  14..12=0 6..2=0x1C 1..0=3
DEBUG::      Processing line: hinval.vvma     11..7=0 rs1        rs2        31..25=0x13  14..12=0 6..2=0x1C 1..0=3
DEBUG::      Processing line: hinval.gvma     11..7=0 rs1        rs2        31..25=0x33  14..12=0 6..2=0x1C 1..0=3
DEBUG:: Collecting pseudo instructions now
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_svinval for pseudo_ops
DEBUG:: Collecting imported instructions
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_svinval for imported ops
DEBUG:: Collecting standard instructions first
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv64_h for standard instructions
DEBUG::      Processing line: hlv.wu           rd rs1 24..20=0x1 31..25=0x34  14..12=4 6..2=0x1C 1..0=3
DEBUG::      Processing line: hlv.d            rd rs1 24..20=0x0 31..25=0x36  14..12=4 6..2=0x1C 1..0=3
DEBUG::      Processing line: hsv.d       11..7=0 rs1        rs2 31..25=0x37  14..12=4 6..2=0x1C 1..0=3
DEBUG:: Collecting pseudo instructions now
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv64_h for pseudo_ops
DEBUG:: Collecting imported instructions
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv64_h for imported ops
DEBUG:: Collecting standard instructions first
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_h for standard instructions
DEBUG::      Processing line: hfence.vvma 11..7=0 rs1        rs2 31..25=0x11  14..12=0 6..2=0x1C 1..0=3
DEBUG::      Processing line: hfence.gvma 11..7=0 rs1        rs2 31..25=0x31  14..12=0 6..2=0x1C 1..0=3
DEBUG::      Processing line: hlv.b            rd rs1 24..20=0x0 31..25=0x30  14..12=4 6..2=0x1C 1..0=3
DEBUG::      Processing line: hlv.bu           rd rs1 24..20=0x1 31..25=0x30  14..12=4 6..2=0x1C 1..0=3
DEBUG::      Processing line: hlv.h            rd rs1 24..20=0x0 31..25=0x32  14..12=4 6..2=0x1C 1..0=3
DEBUG::      Processing line: hlv.hu           rd rs1 24..20=0x1 31..25=0x32  14..12=4 6..2=0x1C 1..0=3
DEBUG::      Processing line: hlvx.hu          rd rs1 24..20=0x3 31..25=0x32  14..12=4 6..2=0x1C 1..0=3
DEBUG::      Processing line: hlv.w            rd rs1 24..20=0x0 31..25=0x34  14..12=4 6..2=0x1C 1..0=3
DEBUG::      Processing line: hlvx.wu          rd rs1 24..20=0x3 31..25=0x34  14..12=4 6..2=0x1C 1..0=3
DEBUG::      Processing line: hsv.b       11..7=0 rs1        rs2 31..25=0x31  14..12=4 6..2=0x1C 1..0=3
DEBUG::      Processing line: hsv.h       11..7=0 rs1        rs2 31..25=0x33  14..12=4 6..2=0x1C 1..0=3
DEBUG::      Processing line: hsv.w       11..7=0 rs1        rs2 31..25=0x35  14..12=4 6..2=0x1C 1..0=3
DEBUG:: Collecting pseudo instructions now
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_h for pseudo_ops
DEBUG:: Collecting imported instructions
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_h for imported ops
DEBUG:: Collecting standard instructions first
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_s for standard instructions
DEBUG::      Processing line: sfence.vma 11..7=0 rs1 rs2 31..25=0x09  14..12=0 6..2=0x1C 1..0=3
DEBUG::      Processing line: sret      11..7=0 19..15=0 31..20=0x102 14..12=0 6..2=0x1C 1..0=3
DEBUG:: Collecting pseudo instructions now
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_s for pseudo_ops
DEBUG:: Collecting imported instructions
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_s for imported ops
DEBUG:: Collecting standard instructions first
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_system for standard instructions
DEBUG::      Processing line: mret      11..7=0 19..15=0 31..20=0x302 14..12=0 6..2=0x1C 1..0=3
DEBUG::      Processing line: wfi       11..7=0 19..15=0 31..20=0x105 14..12=0 6..2=0x1C 1..0=3
DEBUG:: Collecting pseudo instructions now
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_system for pseudo_ops
DEBUG:: Collecting imported instructions
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_system for imported ops
DEBUG:: Collecting standard instructions first
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_svinval for standard instructions
DEBUG::      Processing line: sinval.vma      11..7=0 rs1        rs2        31..25=0x0b  14..12=0 6..2=0x1C 1..0=3
DEBUG::      Processing line: sfence.w.inval  11..7=0 19..15=0x0 24..20=0x0 31..25=0x0c  14..12=0 6..2=0x1C 1..0=3
DEBUG::      Processing line: sfence.inval.ir 11..7=0 19..15=0x0 24..20=0x1 31..25=0x0c  14..12=0 6..2=0x1C 1..0=3
DEBUG::      Processing line: hinval.vvma     11..7=0 rs1        rs2        31..25=0x13  14..12=0 6..2=0x1C 1..0=3
DEBUG::      Processing line: hinval.gvma     11..7=0 rs1        rs2        31..25=0x33  14..12=0 6..2=0x1C 1..0=3
DEBUG:: Collecting pseudo instructions now
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_svinval for pseudo_ops
DEBUG:: Collecting imported instructions
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_svinval for imported ops
DEBUG:: Collecting standard instructions first
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv64_h for standard instructions
DEBUG::      Processing line: hlv.wu           rd rs1 24..20=0x1 31..25=0x34  14..12=4 6..2=0x1C 1..0=3
DEBUG::      Processing line: hlv.d            rd rs1 24..20=0x0 31..25=0x36  14..12=4 6..2=0x1C 1..0=3
DEBUG::      Processing line: hsv.d       11..7=0 rs1        rs2 31..25=0x37  14..12=4 6..2=0x1C 1..0=3
DEBUG:: Collecting pseudo instructions now
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv64_h for pseudo_ops
DEBUG:: Collecting imported instructions
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv64_h for imported ops
DEBUG:: Collecting standard instructions first
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_h for standard instructions
DEBUG::      Processing line: hfence.vvma 11..7=0 rs1        rs2 31..25=0x11  14..12=0 6..2=0x1C 1..0=3
DEBUG::      Processing line: hfence.gvma 11..7=0 rs1        rs2 31..25=0x31  14..12=0 6..2=0x1C 1..0=3
DEBUG::      Processing line: hlv.b            rd rs1 24..20=0x0 31..25=0x30  14..12=4 6..2=0x1C 1..0=3
DEBUG::      Processing line: hlv.bu           rd rs1 24..20=0x1 31..25=0x30  14..12=4 6..2=0x1C 1..0=3
DEBUG::      Processing line: hlv.h            rd rs1 24..20=0x0 31..25=0x32  14..12=4 6..2=0x1C 1..0=3
DEBUG::      Processing line: hlv.hu           rd rs1 24..20=0x1 31..25=0x32  14..12=4 6..2=0x1C 1..0=3
DEBUG::      Processing line: hlvx.hu          rd rs1 24..20=0x3 31..25=0x32  14..12=4 6..2=0x1C 1..0=3
DEBUG::      Processing line: hlv.w            rd rs1 24..20=0x0 31..25=0x34  14..12=4 6..2=0x1C 1..0=3
DEBUG::      Processing line: hlvx.wu          rd rs1 24..20=0x3 31..25=0x34  14..12=4 6..2=0x1C 1..0=3
DEBUG::      Processing line: hsv.b       11..7=0 rs1        rs2 31..25=0x31  14..12=4 6..2=0x1C 1..0=3
DEBUG::      Processing line: hsv.h       11..7=0 rs1        rs2 31..25=0x33  14..12=4 6..2=0x1C 1..0=3
DEBUG::      Processing line: hsv.w       11..7=0 rs1        rs2 31..25=0x35  14..12=4 6..2=0x1C 1..0=3
DEBUG:: Collecting pseudo instructions now
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_h for pseudo_ops
DEBUG:: Collecting imported instructions
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_h for imported ops
DEBUG:: Collecting standard instructions first
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_s for standard instructions
DEBUG::      Processing line: sfence.vma 11..7=0 rs1 rs2 31..25=0x09  14..12=0 6..2=0x1C 1..0=3
DEBUG::      Processing line: sret      11..7=0 19..15=0 31..20=0x102 14..12=0 6..2=0x1C 1..0=3
DEBUG:: Collecting pseudo instructions now
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_s for pseudo_ops
DEBUG:: Collecting imported instructions
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_s for imported ops
DEBUG:: Collecting standard instructions first
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_system for standard instructions
DEBUG::      Processing line: mret      11..7=0 19..15=0 31..20=0x302 14..12=0 6..2=0x1C 1..0=3
DEBUG::      Processing line: wfi       11..7=0 19..15=0 31..20=0x105 14..12=0 6..2=0x1C 1..0=3
DEBUG:: Collecting pseudo instructions now
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_system for pseudo_ops
DEBUG:: Collecting imported instructions
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_system for imported ops
DEBUG:: Collecting standard instructions first
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_svinval for standard instructions
DEBUG::      Processing line: sinval.vma      11..7=0 rs1        rs2        31..25=0x0b  14..12=0 6..2=0x1C 1..0=3
DEBUG::      Processing line: sfence.w.inval  11..7=0 19..15=0x0 24..20=0x0 31..25=0x0c  14..12=0 6..2=0x1C 1..0=3
DEBUG::      Processing line: sfence.inval.ir 11..7=0 19..15=0x0 24..20=0x1 31..25=0x0c  14..12=0 6..2=0x1C 1..0=3
DEBUG::      Processing line: hinval.vvma     11..7=0 rs1        rs2        31..25=0x13  14..12=0 6..2=0x1C 1..0=3
DEBUG::      Processing line: hinval.gvma     11..7=0 rs1        rs2        31..25=0x33  14..12=0 6..2=0x1C 1..0=3
DEBUG:: Collecting pseudo instructions now
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_svinval for pseudo_ops
DEBUG:: Collecting imported instructions
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_svinval for imported ops
DEBUG:: Collecting standard instructions first
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv64_h for standard instructions
DEBUG::      Processing line: hlv.wu           rd rs1 24..20=0x1 31..25=0x34  14..12=4 6..2=0x1C 1..0=3
DEBUG::      Processing line: hlv.d            rd rs1 24..20=0x0 31..25=0x36  14..12=4 6..2=0x1C 1..0=3
DEBUG::      Processing line: hsv.d       11..7=0 rs1        rs2 31..25=0x37  14..12=4 6..2=0x1C 1..0=3
DEBUG:: Collecting pseudo instructions now
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv64_h for pseudo_ops
DEBUG:: Collecting imported instructions
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv64_h for imported ops
DEBUG:: Collecting standard instructions first
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_h for standard instructions
DEBUG::      Processing line: hfence.vvma 11..7=0 rs1        rs2 31..25=0x11  14..12=0 6..2=0x1C 1..0=3
DEBUG::      Processing line: hfence.gvma 11..7=0 rs1        rs2 31..25=0x31  14..12=0 6..2=0x1C 1..0=3
DEBUG::      Processing line: hlv.b            rd rs1 24..20=0x0 31..25=0x30  14..12=4 6..2=0x1C 1..0=3
DEBUG::      Processing line: hlv.bu           rd rs1 24..20=0x1 31..25=0x30  14..12=4 6..2=0x1C 1..0=3
DEBUG::      Processing line: hlv.h            rd rs1 24..20=0x0 31..25=0x32  14..12=4 6..2=0x1C 1..0=3
DEBUG::      Processing line: hlv.hu           rd rs1 24..20=0x1 31..25=0x32  14..12=4 6..2=0x1C 1..0=3
DEBUG::      Processing line: hlvx.hu          rd rs1 24..20=0x3 31..25=0x32  14..12=4 6..2=0x1C 1..0=3
DEBUG::      Processing line: hlv.w            rd rs1 24..20=0x0 31..25=0x34  14..12=4 6..2=0x1C 1..0=3
DEBUG::      Processing line: hlvx.wu          rd rs1 24..20=0x3 31..25=0x34  14..12=4 6..2=0x1C 1..0=3
DEBUG::      Processing line: hsv.b       11..7=0 rs1        rs2 31..25=0x31  14..12=4 6..2=0x1C 1..0=3
DEBUG::      Processing line: hsv.h       11..7=0 rs1        rs2 31..25=0x33  14..12=4 6..2=0x1C 1..0=3
DEBUG::      Processing line: hsv.w       11..7=0 rs1        rs2 31..25=0x35  14..12=4 6..2=0x1C 1..0=3
DEBUG:: Collecting pseudo instructions now
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_h for pseudo_ops
DEBUG:: Collecting imported instructions
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_h for imported ops
DEBUG:: Collecting standard instructions first
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_s for standard instructions
DEBUG::      Processing line: sfence.vma 11..7=0 rs1 rs2 31..25=0x09  14..12=0 6..2=0x1C 1..0=3
DEBUG::      Processing line: sret      11..7=0 19..15=0 31..20=0x102 14..12=0 6..2=0x1C 1..0=3
DEBUG:: Collecting pseudo instructions now
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_s for pseudo_ops
DEBUG:: Collecting imported instructions
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_s for imported ops
DEBUG:: Collecting standard instructions first
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_system for standard instructions
DEBUG::      Processing line: mret      11..7=0 19..15=0 31..20=0x302 14..12=0 6..2=0x1C 1..0=3
DEBUG::      Processing line: wfi       11..7=0 19..15=0 31..20=0x105 14..12=0 6..2=0x1C 1..0=3
DEBUG:: Collecting pseudo instructions now
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_system for pseudo_ops
DEBUG:: Collecting imported instructions
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_system for imported ops
DEBUG:: Collecting standard instructions first
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_svinval for standard instructions
DEBUG::      Processing line: sinval.vma      11..7=0 rs1        rs2        31..25=0x0b  14..12=0 6..2=0x1C 1..0=3
DEBUG::      Processing line: sfence.w.inval  11..7=0 19..15=0x0 24..20=0x0 31..25=0x0c  14..12=0 6..2=0x1C 1..0=3
DEBUG::      Processing line: sfence.inval.ir 11..7=0 19..15=0x0 24..20=0x1 31..25=0x0c  14..12=0 6..2=0x1C 1..0=3
DEBUG::      Processing line: hinval.vvma     11..7=0 rs1        rs2        31..25=0x13  14..12=0 6..2=0x1C 1..0=3
DEBUG::      Processing line: hinval.gvma     11..7=0 rs1        rs2        31..25=0x33  14..12=0 6..2=0x1C 1..0=3
DEBUG:: Collecting pseudo instructions now
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_svinval for pseudo_ops
DEBUG:: Collecting imported instructions
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_svinval for imported ops
DEBUG:: Collecting standard instructions first
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv64_h for standard instructions
DEBUG::      Processing line: hlv.wu           rd rs1 24..20=0x1 31..25=0x34  14..12=4 6..2=0x1C 1..0=3
DEBUG::      Processing line: hlv.d            rd rs1 24..20=0x0 31..25=0x36  14..12=4 6..2=0x1C 1..0=3
DEBUG::      Processing line: hsv.d       11..7=0 rs1        rs2 31..25=0x37  14..12=4 6..2=0x1C 1..0=3
DEBUG:: Collecting pseudo instructions now
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv64_h for pseudo_ops
DEBUG:: Collecting imported instructions
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv64_h for imported ops
DEBUG:: Collecting standard instructions first
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_h for standard instructions
DEBUG::      Processing line: hfence.vvma 11..7=0 rs1        rs2 31..25=0x11  14..12=0 6..2=0x1C 1..0=3
DEBUG::      Processing line: hfence.gvma 11..7=0 rs1        rs2 31..25=0x31  14..12=0 6..2=0x1C 1..0=3
DEBUG::      Processing line: hlv.b            rd rs1 24..20=0x0 31..25=0x30  14..12=4 6..2=0x1C 1..0=3
DEBUG::      Processing line: hlv.bu           rd rs1 24..20=0x1 31..25=0x30  14..12=4 6..2=0x1C 1..0=3
DEBUG::      Processing line: hlv.h            rd rs1 24..20=0x0 31..25=0x32  14..12=4 6..2=0x1C 1..0=3
DEBUG::      Processing line: hlv.hu           rd rs1 24..20=0x1 31..25=0x32  14..12=4 6..2=0x1C 1..0=3
DEBUG::      Processing line: hlvx.hu          rd rs1 24..20=0x3 31..25=0x32  14..12=4 6..2=0x1C 1..0=3
DEBUG::      Processing line: hlv.w            rd rs1 24..20=0x0 31..25=0x34  14..12=4 6..2=0x1C 1..0=3
DEBUG::      Processing line: hlvx.wu          rd rs1 24..20=0x3 31..25=0x34  14..12=4 6..2=0x1C 1..0=3
DEBUG::      Processing line: hsv.b       11..7=0 rs1        rs2 31..25=0x31  14..12=4 6..2=0x1C 1..0=3
DEBUG::      Processing line: hsv.h       11..7=0 rs1        rs2 31..25=0x33  14..12=4 6..2=0x1C 1..0=3
DEBUG::      Processing line: hsv.w       11..7=0 rs1        rs2 31..25=0x35  14..12=4 6..2=0x1C 1..0=3
DEBUG:: Collecting pseudo instructions now
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_h for pseudo_ops
DEBUG:: Collecting imported instructions
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_h for imported ops
DEBUG:: Collecting standard instructions first
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_s for standard instructions
DEBUG::      Processing line: sfence.vma 11..7=0 rs1 rs2 31..25=0x09  14..12=0 6..2=0x1C 1..0=3
DEBUG::      Processing line: sret      11..7=0 19..15=0 31..20=0x102 14..12=0 6..2=0x1C 1..0=3
DEBUG:: Collecting pseudo instructions now
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_s for pseudo_ops
DEBUG:: Collecting imported instructions
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_s for imported ops
DEBUG:: Collecting standard instructions first
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_system for standard instructions
DEBUG::      Processing line: mret      11..7=0 19..15=0 31..20=0x302 14..12=0 6..2=0x1C 1..0=3
DEBUG::      Processing line: wfi       11..7=0 19..15=0 31..20=0x105 14..12=0 6..2=0x1C 1..0=3
DEBUG:: Collecting pseudo instructions now
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_system for pseudo_ops
DEBUG:: Collecting imported instructions
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_system for imported ops
DEBUG:: Collecting standard instructions first
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_svinval for standard instructions
DEBUG::      Processing line: sinval.vma      11..7=0 rs1        rs2        31..25=0x0b  14..12=0 6..2=0x1C 1..0=3
DEBUG::      Processing line: sfence.w.inval  11..7=0 19..15=0x0 24..20=0x0 31..25=0x0c  14..12=0 6..2=0x1C 1..0=3
DEBUG::      Processing line: sfence.inval.ir 11..7=0 19..15=0x0 24..20=0x1 31..25=0x0c  14..12=0 6..2=0x1C 1..0=3
DEBUG::      Processing line: hinval.vvma     11..7=0 rs1        rs2        31..25=0x13  14..12=0 6..2=0x1C 1..0=3
DEBUG::      Processing line: hinval.gvma     11..7=0 rs1        rs2        31..25=0x33  14..12=0 6..2=0x1C 1..0=3
DEBUG:: Collecting pseudo instructions now
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_svinval for pseudo_ops
DEBUG:: Collecting imported instructions
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_svinval for imported ops
DEBUG:: Collecting standard instructions first
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv64_h for standard instructions
DEBUG::      Processing line: hlv.wu           rd rs1 24..20=0x1 31..25=0x34  14..12=4 6..2=0x1C 1..0=3
DEBUG::      Processing line: hlv.d            rd rs1 24..20=0x0 31..25=0x36  14..12=4 6..2=0x1C 1..0=3
DEBUG::      Processing line: hsv.d       11..7=0 rs1        rs2 31..25=0x37  14..12=4 6..2=0x1C 1..0=3
DEBUG:: Collecting pseudo instructions now
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv64_h for pseudo_ops
DEBUG:: Collecting imported instructions
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv64_h for imported ops
DEBUG:: Collecting standard instructions first
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_h for standard instructions
DEBUG::      Processing line: hfence.vvma 11..7=0 rs1        rs2 31..25=0x11  14..12=0 6..2=0x1C 1..0=3
DEBUG::      Processing line: hfence.gvma 11..7=0 rs1        rs2 31..25=0x31  14..12=0 6..2=0x1C 1..0=3
DEBUG::      Processing line: hlv.b            rd rs1 24..20=0x0 31..25=0x30  14..12=4 6..2=0x1C 1..0=3
DEBUG::      Processing line: hlv.bu           rd rs1 24..20=0x1 31..25=0x30  14..12=4 6..2=0x1C 1..0=3
DEBUG::      Processing line: hlv.h            rd rs1 24..20=0x0 31..25=0x32  14..12=4 6..2=0x1C 1..0=3
DEBUG::      Processing line: hlv.hu           rd rs1 24..20=0x1 31..25=0x32  14..12=4 6..2=0x1C 1..0=3
DEBUG::      Processing line: hlvx.hu          rd rs1 24..20=0x3 31..25=0x32  14..12=4 6..2=0x1C 1..0=3
DEBUG::      Processing line: hlv.w            rd rs1 24..20=0x0 31..25=0x34  14..12=4 6..2=0x1C 1..0=3
DEBUG::      Processing line: hlvx.wu          rd rs1 24..20=0x3 31..25=0x34  14..12=4 6..2=0x1C 1..0=3
DEBUG::      Processing line: hsv.b       11..7=0 rs1        rs2 31..25=0x31  14..12=4 6..2=0x1C 1..0=3
DEBUG::      Processing line: hsv.h       11..7=0 rs1        rs2 31..25=0x33  14..12=4 6..2=0x1C 1..0=3
DEBUG::      Processing line: hsv.w       11..7=0 rs1        rs2 31..25=0x35  14..12=4 6..2=0x1C 1..0=3
DEBUG:: Collecting pseudo instructions now
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_h for pseudo_ops
DEBUG:: Collecting imported instructions
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_h for imported ops
DEBUG:: Collecting standard instructions first
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_s for standard instructions
DEBUG::      Processing line: sfence.vma 11..7=0 rs1 rs2 31..25=0x09  14..12=0 6..2=0x1C 1..0=3
DEBUG::      Processing line: sret      11..7=0 19..15=0 31..20=0x102 14..12=0 6..2=0x1C 1..0=3
DEBUG:: Collecting pseudo instructions now
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_s for pseudo_ops
DEBUG:: Collecting imported instructions
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_s for imported ops
DEBUG:: Collecting standard instructions first
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_system for standard instructions
DEBUG::      Processing line: mret      11..7=0 19..15=0 31..20=0x302 14..12=0 6..2=0x1C 1..0=3
DEBUG::      Processing line: wfi       11..7=0 19..15=0 31..20=0x105 14..12=0 6..2=0x1C 1..0=3
DEBUG:: Collecting pseudo instructions now
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_system for pseudo_ops
DEBUG:: Collecting imported instructions
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_system for imported ops
DEBUG:: Collecting standard instructions first
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_svinval for standard instructions
DEBUG::      Processing line: sinval.vma      11..7=0 rs1        rs2        31..25=0x0b  14..12=0 6..2=0x1C 1..0=3
DEBUG::      Processing line: sfence.w.inval  11..7=0 19..15=0x0 24..20=0x0 31..25=0x0c  14..12=0 6..2=0x1C 1..0=3
DEBUG::      Processing line: sfence.inval.ir 11..7=0 19..15=0x0 24..20=0x1 31..25=0x0c  14..12=0 6..2=0x1C 1..0=3
DEBUG::      Processing line: hinval.vvma     11..7=0 rs1        rs2        31..25=0x13  14..12=0 6..2=0x1C 1..0=3
DEBUG::      Processing line: hinval.gvma     11..7=0 rs1        rs2        31..25=0x33  14..12=0 6..2=0x1C 1..0=3
DEBUG:: Collecting pseudo instructions now
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_svinval for pseudo_ops
DEBUG:: Collecting imported instructions
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv_svinval for imported ops
DEBUG:: Collecting standard instructions first
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv64_h for standard instructions
DEBUG::      Processing line: hlv.wu           rd rs1 24..20=0x1 31..25=0x34  14..12=4 6..2=0x1C 1..0=3
DEBUG::      Processing line: hlv.d            rd rs1 24..20=0x0 31..25=0x36  14..12=4 6..2=0x1C 1..0=3
DEBUG::      Processing line: hsv.d       11..7=0 rs1        rs2 31..25=0x37  14..12=4 6..2=0x1C 1..0=3
DEBUG:: Collecting pseudo instructions now
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv64_h for pseudo_ops
DEBUG:: Collecting imported instructions
DEBUG:: Parsing File: /home/afernandes/riscv-opcodes/rv64_h for imported ops
INFO:: priv-instr-table.tex generated successfully
Running with args : ['./parse.py', '-c', '-go', '-chisel', '-sverilog', '-rust', '-latex', '-spinalhdl', 'rv*', 'unratified/rv*']
Extensions selected : ['rv*', 'unratified/rv*']
