vlib work
vlib msim

vlib msim/xil_defaultlib

vmap xil_defaultlib msim/xil_defaultlib

vlog -work xil_defaultlib -64 \
"../../../bd/design_1/ipshared/0b64/D_FlipFlop_Set_Reset.v" \
"../../../bd/design_1/ip/design_1_D_FlipFlop_Set_Reset_0_0/sim/design_1_D_FlipFlop_Set_Reset_0_0.v" \
"../../../bd/design_1/ip/design_1_D_FlipFlop_Set_Reset_0_1/sim/design_1_D_FlipFlop_Set_Reset_0_1.v" \
"../../../bd/design_1/ipshared/35a3/xup_nand2.srcs/sources_1/new/xup_nand2.v" \
"../../../bd/design_1/ip/design_1_xup_nand2_0_0/sim/design_1_xup_nand2_0_0.v" \
"../../../bd/design_1/ip/design_1_xup_nand2_0_1/sim/design_1_xup_nand2_0_1.v" \
"../../../bd/design_1/ip/design_1_xup_nand2_0_2/sim/design_1_xup_nand2_0_2.v" \
"../../../bd/design_1/ipshared/e3e7/xup_inv.srcs/sources_1/new/xup_inv.v" \
"../../../bd/design_1/ip/design_1_xup_inv_0_0/sim/design_1_xup_inv_0_0.v" \
"../../../bd/design_1/ip/design_1_xup_nand2_0_3/sim/design_1_xup_nand2_0_3.v" \
"../../../bd/design_1/ip/design_1_xup_nand2_0_4/sim/design_1_xup_nand2_0_4.v" \
"../../../bd/design_1/ip/design_1_xup_nand2_0_5/sim/design_1_xup_nand2_0_5.v" \
"../../../bd/design_1/ip/design_1_xup_inv_0_1/sim/design_1_xup_inv_0_1.v" \
"../../../bd/design_1/ipshared/7bd1/xup_xor2.srcs/sources_1/new/xup_xor2.v" \
"../../../bd/design_1/ip/design_1_xup_xor2_0_0/sim/design_1_xup_xor2_0_0.v" \
"../../../bd/design_1/ip/design_1_xup_nand2_3_0/sim/design_1_xup_nand2_3_0.v" \
"../../../bd/design_1/ip/design_1_xup_nand2_3_1/sim/design_1_xup_nand2_3_1.v" \
"../../../bd/design_1/ip/design_1_xup_nand2_3_2/sim/design_1_xup_nand2_3_2.v" \
"../../../bd/design_1/ip/design_1_xup_inv_1_0/sim/design_1_xup_inv_1_0.v" \
"../../../bd/design_1/ipshared/f5b3/xup_nand3.srcs/sources_1/new/xup_nand3.v" \
"../../../bd/design_1/ip/design_1_xup_nand3_0_0/sim/design_1_xup_nand3_0_0.v" \
"../../../bd/design_1/ip/design_1_xup_nand3_0_1/sim/design_1_xup_nand3_0_1.v" \
"../../../bd/design_1/ip/design_1_xup_nand3_0_2/sim/design_1_xup_nand3_0_2.v" \
"../../../bd/design_1/ip/design_1_xup_nand3_0_3/sim/design_1_xup_nand3_0_3.v" \
"../../../bd/design_1/ip/design_1_xup_inv_2_0/sim/design_1_xup_inv_2_0.v" \
"../../../bd/design_1/ip/design_1_xup_xor2_0_1/sim/design_1_xup_xor2_0_1.v" \
"../../../bd/design_1/ip/design_1_xup_nand3_0_4/sim/design_1_xup_nand3_0_4.v" \
"../../../bd/design_1/ipshared/35c5/xup_nand4.srcs/sources_1/new/xup_nand4.v" \
"../../../bd/design_1/ip/design_1_xup_nand4_0_0/sim/design_1_xup_nand4_0_0.v" \
"../../../bd/design_1/ip/design_1_xup_nand4_0_1/sim/design_1_xup_nand4_0_1.v" \
"../../../bd/design_1/ip/design_1_xup_xor2_0_2/sim/design_1_xup_xor2_0_2.v" \
"../../../bd/design_1/ip/design_1_xup_xor2_0_3/sim/design_1_xup_xor2_0_3.v" \
"../../../bd/design_1/ip/design_1_xup_xor2_0_4/sim/design_1_xup_xor2_0_4.v" \
"../../../bd/design_1/ip/design_1_xup_xor2_0_5/sim/design_1_xup_xor2_0_5.v" \
"../../../bd/design_1/ip/design_1_xup_inv_2_1/sim/design_1_xup_inv_2_1.v" \
"../../../bd/design_1/ip/design_1_xup_nand3_3_0/sim/design_1_xup_nand3_3_0.v" \
"../../../bd/design_1/ip/design_1_xup_xor2_2_0/sim/design_1_xup_xor2_2_0.v" \
"../../../bd/design_1/ip/design_1_xup_nand4_1_0/sim/design_1_xup_nand4_1_0.v" \
"../../../bd/design_1/hdl/design_1.v" \


vlog -work xil_defaultlib "glbl.v"

