Classic Timing Analyzer report for Lab2WithBlocks
Fri Sep 24 17:21:39 2021
Quartus II Version 9.1 Build 222 10/21/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. Clock Hold: 'clk'
  8. tco
  9. tpd
 10. Minimum Pulse Width Requirement (High)
 11. Minimum Pulse Width Requirement (Low)
 12. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                                                                     ;
+---------------------------------------------------+-----------+-----------------------------------+----------------------------------+-----------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Type                                              ; Slack     ; Required Time                     ; Actual Time                      ; From                                                                                                ; To                                                                                                      ; From Clock ; To Clock ; Failed Paths ;
+---------------------------------------------------+-----------+-----------------------------------+----------------------------------+-----------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Worst-case tco                                    ; N/A       ; None                              ; 12.455 ns                        ; Block3:inst2|lpm_counter6:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2]  ; DCa[14]                                                                                                 ; clk        ; --       ; 0            ;
; Worst-case tpd                                    ; N/A       ; None                              ; 10.479 ns                        ; M[1]                                                                                                ; clk_inDop                                                                                               ; --         ; --       ; 0            ;
; Worst-case Minimum Pulse Width Requirement (Low)  ; -0.112 ns ; 0.612 ns                          ; 0.500 ns                         ; clk                                                                                                 ; Block1Dop:inst3|lpm_counter12:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[1] ; --         ; --       ; 21           ;
; Worst-case Minimum Pulse Width Requirement (High) ; -0.112 ns ; 0.612 ns                          ; 0.500 ns                         ; clk                                                                                                 ; Block1Dop:inst3|lpm_counter12:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[1] ; --         ; --       ; 21           ;
; Clock Setup: 'clk'                                ; -1.384 ns ; 1000.00 MHz ( period = 1.000 ns ) ; 419.46 MHz ( period = 2.384 ns ) ; Block2:inst1|lpm_counter10:inst|lpm_counter:lpm_counter_component|cntr_a1j:auto_generated|safe_q[0] ; Block2:inst1|lpm_counter10:inst|lpm_counter:lpm_counter_component|cntr_a1j:auto_generated|safe_q[2]     ; clk        ; clk      ; 53           ;
; Clock Hold: 'clk'                                 ; -0.289 ns ; 1000.00 MHz ( period = 1.000 ns ) ; N/A                              ; Block3:inst2|lpm_counter6:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2]  ; Block3:inst2|lpm_counter6:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2]      ; clk        ; clk      ; 11           ;
; Other violations (see messages)                   ;           ;                                   ;                                  ;                                                                                                     ;                                                                                                         ;            ;          ; 1            ;
; Total number of failed paths                      ;           ;                                   ;                                  ;                                                                                                     ;                                                                                                         ;            ;          ; 107          ;
+---------------------------------------------------+-----------+-----------------------------------+----------------------------------+-----------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+------------+----------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+-----+-------------+
; Option                                                                                               ; Setting            ; From ; To  ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+-----+-------------+
; Device Name                                                                                          ; EP2S15F484C3       ;      ;     ;             ;
; Timing Models                                                                                        ; Final              ;      ;     ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;     ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;     ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;     ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;     ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;     ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;     ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;     ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;     ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;     ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;     ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;     ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;     ;             ;
; Number of paths to report                                                                            ; 200                ;      ;     ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;     ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;     ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;     ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;     ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;     ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; Off                ;      ;     ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;     ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;     ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;     ;             ;
; Clock Settings                                                                                       ; std10              ;      ; clk ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+-----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ; std10              ; User Pin ; 1000.0 MHz       ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 6      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                                                                                                                                                                                                                                       ;
+-----------+---------------------------------------------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+------------------------------------------+
; Slack     ; Actual fmax (period)                        ; From                                                                                                    ; To                                                                                                      ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time                  ;
+-----------+---------------------------------------------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+------------------------------------------+
; -1.384 ns ; 419.46 MHz ( period = 2.384 ns )            ; Block2:inst1|lpm_counter10:inst|lpm_counter:lpm_counter_component|cntr_a1j:auto_generated|safe_q[0]     ; Block2:inst1|lpm_counter10:inst|lpm_counter:lpm_counter_component|cntr_a1j:auto_generated|safe_q[2]     ; clk        ; clk      ; 1.000 ns                    ; 0.393 ns                  ; 1.777 ns                                 ;
; -1.384 ns ; 419.46 MHz ( period = 2.384 ns )            ; Block2:inst1|lpm_counter10:inst|lpm_counter:lpm_counter_component|cntr_a1j:auto_generated|safe_q[0]     ; Block2:inst1|lpm_counter10:inst|lpm_counter:lpm_counter_component|cntr_a1j:auto_generated|safe_q[3]     ; clk        ; clk      ; 1.000 ns                    ; 0.393 ns                  ; 1.777 ns                                 ;
; -1.384 ns ; 419.46 MHz ( period = 2.384 ns )            ; Block2:inst1|lpm_counter10:inst|lpm_counter:lpm_counter_component|cntr_a1j:auto_generated|safe_q[0]     ; Block2:inst1|lpm_counter10:inst|lpm_counter:lpm_counter_component|cntr_a1j:auto_generated|safe_q[1]     ; clk        ; clk      ; 1.000 ns                    ; 0.393 ns                  ; 1.777 ns                                 ;
; -1.384 ns ; 419.46 MHz ( period = 2.384 ns )            ; Block2:inst1|lpm_counter10:inst|lpm_counter:lpm_counter_component|cntr_a1j:auto_generated|safe_q[0]     ; Block2:inst1|lpm_counter10:inst|lpm_counter:lpm_counter_component|cntr_a1j:auto_generated|safe_q[0]     ; clk        ; clk      ; 1.000 ns                    ; 0.393 ns                  ; 1.777 ns                                 ;
; -1.349 ns ; 425.71 MHz ( period = 2.349 ns )            ; Block2:inst1|lpm_counter10:inst|lpm_counter:lpm_counter_component|cntr_a1j:auto_generated|safe_q[1]     ; Block2:inst1|lpm_counter10:inst|lpm_counter:lpm_counter_component|cntr_a1j:auto_generated|safe_q[2]     ; clk        ; clk      ; 1.000 ns                    ; 0.393 ns                  ; 1.742 ns                                 ;
; -1.349 ns ; 425.71 MHz ( period = 2.349 ns )            ; Block2:inst1|lpm_counter10:inst|lpm_counter:lpm_counter_component|cntr_a1j:auto_generated|safe_q[1]     ; Block2:inst1|lpm_counter10:inst|lpm_counter:lpm_counter_component|cntr_a1j:auto_generated|safe_q[3]     ; clk        ; clk      ; 1.000 ns                    ; 0.393 ns                  ; 1.742 ns                                 ;
; -1.349 ns ; 425.71 MHz ( period = 2.349 ns )            ; Block2:inst1|lpm_counter10:inst|lpm_counter:lpm_counter_component|cntr_a1j:auto_generated|safe_q[1]     ; Block2:inst1|lpm_counter10:inst|lpm_counter:lpm_counter_component|cntr_a1j:auto_generated|safe_q[1]     ; clk        ; clk      ; 1.000 ns                    ; 0.393 ns                  ; 1.742 ns                                 ;
; -1.349 ns ; 425.71 MHz ( period = 2.349 ns )            ; Block2:inst1|lpm_counter10:inst|lpm_counter:lpm_counter_component|cntr_a1j:auto_generated|safe_q[1]     ; Block2:inst1|lpm_counter10:inst|lpm_counter:lpm_counter_component|cntr_a1j:auto_generated|safe_q[0]     ; clk        ; clk      ; 1.000 ns                    ; 0.393 ns                  ; 1.742 ns                                 ;
; -1.314 ns ; 432.15 MHz ( period = 2.314 ns )            ; Block2:inst1|lpm_counter10:inst|lpm_counter:lpm_counter_component|cntr_a1j:auto_generated|safe_q[2]     ; Block2:inst1|lpm_counter10:inst|lpm_counter:lpm_counter_component|cntr_a1j:auto_generated|safe_q[2]     ; clk        ; clk      ; 1.000 ns                    ; 0.393 ns                  ; 1.707 ns                                 ;
; -1.314 ns ; 432.15 MHz ( period = 2.314 ns )            ; Block2:inst1|lpm_counter10:inst|lpm_counter:lpm_counter_component|cntr_a1j:auto_generated|safe_q[2]     ; Block2:inst1|lpm_counter10:inst|lpm_counter:lpm_counter_component|cntr_a1j:auto_generated|safe_q[3]     ; clk        ; clk      ; 1.000 ns                    ; 0.393 ns                  ; 1.707 ns                                 ;
; -1.314 ns ; 432.15 MHz ( period = 2.314 ns )            ; Block2:inst1|lpm_counter10:inst|lpm_counter:lpm_counter_component|cntr_a1j:auto_generated|safe_q[2]     ; Block2:inst1|lpm_counter10:inst|lpm_counter:lpm_counter_component|cntr_a1j:auto_generated|safe_q[1]     ; clk        ; clk      ; 1.000 ns                    ; 0.393 ns                  ; 1.707 ns                                 ;
; -1.314 ns ; 432.15 MHz ( period = 2.314 ns )            ; Block2:inst1|lpm_counter10:inst|lpm_counter:lpm_counter_component|cntr_a1j:auto_generated|safe_q[2]     ; Block2:inst1|lpm_counter10:inst|lpm_counter:lpm_counter_component|cntr_a1j:auto_generated|safe_q[0]     ; clk        ; clk      ; 1.000 ns                    ; 0.393 ns                  ; 1.707 ns                                 ;
; -1.279 ns ; 438.79 MHz ( period = 2.279 ns )            ; Block2:inst1|lpm_counter10:inst|lpm_counter:lpm_counter_component|cntr_a1j:auto_generated|safe_q[3]     ; Block2:inst1|lpm_counter10:inst|lpm_counter:lpm_counter_component|cntr_a1j:auto_generated|safe_q[2]     ; clk        ; clk      ; 1.000 ns                    ; 0.393 ns                  ; 1.672 ns                                 ;
; -1.279 ns ; 438.79 MHz ( period = 2.279 ns )            ; Block2:inst1|lpm_counter10:inst|lpm_counter:lpm_counter_component|cntr_a1j:auto_generated|safe_q[3]     ; Block2:inst1|lpm_counter10:inst|lpm_counter:lpm_counter_component|cntr_a1j:auto_generated|safe_q[3]     ; clk        ; clk      ; 1.000 ns                    ; 0.393 ns                  ; 1.672 ns                                 ;
; -1.279 ns ; 438.79 MHz ( period = 2.279 ns )            ; Block2:inst1|lpm_counter10:inst|lpm_counter:lpm_counter_component|cntr_a1j:auto_generated|safe_q[3]     ; Block2:inst1|lpm_counter10:inst|lpm_counter:lpm_counter_component|cntr_a1j:auto_generated|safe_q[1]     ; clk        ; clk      ; 1.000 ns                    ; 0.393 ns                  ; 1.672 ns                                 ;
; -1.279 ns ; 438.79 MHz ( period = 2.279 ns )            ; Block2:inst1|lpm_counter10:inst|lpm_counter:lpm_counter_component|cntr_a1j:auto_generated|safe_q[3]     ; Block2:inst1|lpm_counter10:inst|lpm_counter:lpm_counter_component|cntr_a1j:auto_generated|safe_q[0]     ; clk        ; clk      ; 1.000 ns                    ; 0.393 ns                  ; 1.672 ns                                 ;
; -1.250 ns ; 285.71 MHz ( period = 3.500 ns )            ; Block2:inst1|lpm_counter10:inst|lpm_counter:lpm_counter_component|cntr_a1j:auto_generated|safe_q[0]     ; Block2:inst1|lpm_counter11:inst2|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0]    ; clk        ; clk      ; 0.500 ns                    ; -0.014 ns                 ; 1.236 ns                                 ;
; -1.245 ns ; 286.53 MHz ( period = 3.490 ns )            ; Block2:inst1|lpm_counter10:inst|lpm_counter:lpm_counter_component|cntr_a1j:auto_generated|safe_q[1]     ; Block2:inst1|lpm_counter11:inst2|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0]    ; clk        ; clk      ; 0.500 ns                    ; -0.014 ns                 ; 1.231 ns                                 ;
; -1.096 ns ; 313.28 MHz ( period = 3.192 ns )            ; Block2:inst1|lpm_counter10:inst|lpm_counter:lpm_counter_component|cntr_a1j:auto_generated|safe_q[3]     ; Block2:inst1|lpm_counter11:inst2|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0]    ; clk        ; clk      ; 0.500 ns                    ; -0.014 ns                 ; 1.082 ns                                 ;
; -0.993 ns ; 334.90 MHz ( period = 2.986 ns )            ; Block2:inst1|lpm_counter10:inst|lpm_counter:lpm_counter_component|cntr_a1j:auto_generated|safe_q[2]     ; Block2:inst1|lpm_counter11:inst2|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0]    ; clk        ; clk      ; 0.500 ns                    ; -0.014 ns                 ; 0.979 ns                                 ;
; N/A       ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; Block1:inst|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_b1j:auto_generated|safe_q[0]       ; Block1:inst|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_b1j:auto_generated|safe_q[0]       ; clk        ; clk      ; 1.000 ns                    ; N/A                       ; Restricted to 2.0 ns ( period = 2.0 ns ) ;
; N/A       ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; Block1:inst|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_b1j:auto_generated|safe_q[0]       ; Block1:inst|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_b1j:auto_generated|safe_q[1]       ; clk        ; clk      ; 1.000 ns                    ; N/A                       ; Restricted to 2.0 ns ( period = 2.0 ns ) ;
; N/A       ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; Block1:inst|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_b1j:auto_generated|safe_q[0]       ; Block1:inst|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_b1j:auto_generated|safe_q[2]       ; clk        ; clk      ; 1.000 ns                    ; N/A                       ; Restricted to 2.0 ns ( period = 2.0 ns ) ;
; N/A       ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; Block1:inst|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_b1j:auto_generated|safe_q[0]       ; Block1:inst|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_b1j:auto_generated|safe_q[3]       ; clk        ; clk      ; 1.000 ns                    ; N/A                       ; Restricted to 2.0 ns ( period = 2.0 ns ) ;
; N/A       ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; Block1:inst|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_b1j:auto_generated|safe_q[1]       ; Block1:inst|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_b1j:auto_generated|safe_q[0]       ; clk        ; clk      ; 1.000 ns                    ; N/A                       ; Restricted to 2.0 ns ( period = 2.0 ns ) ;
; N/A       ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; Block1:inst|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_b1j:auto_generated|safe_q[1]       ; Block1:inst|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_b1j:auto_generated|safe_q[1]       ; clk        ; clk      ; 1.000 ns                    ; N/A                       ; Restricted to 2.0 ns ( period = 2.0 ns ) ;
; N/A       ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; Block1:inst|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_b1j:auto_generated|safe_q[1]       ; Block1:inst|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_b1j:auto_generated|safe_q[2]       ; clk        ; clk      ; 1.000 ns                    ; N/A                       ; Restricted to 2.0 ns ( period = 2.0 ns ) ;
; N/A       ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; Block1:inst|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_b1j:auto_generated|safe_q[1]       ; Block1:inst|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_b1j:auto_generated|safe_q[3]       ; clk        ; clk      ; 1.000 ns                    ; N/A                       ; Restricted to 2.0 ns ( period = 2.0 ns ) ;
; N/A       ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; Block1:inst|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_b1j:auto_generated|safe_q[2]       ; Block1:inst|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_b1j:auto_generated|safe_q[0]       ; clk        ; clk      ; 1.000 ns                    ; N/A                       ; Restricted to 2.0 ns ( period = 2.0 ns ) ;
; N/A       ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; Block1:inst|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_b1j:auto_generated|safe_q[2]       ; Block1:inst|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_b1j:auto_generated|safe_q[1]       ; clk        ; clk      ; 1.000 ns                    ; N/A                       ; Restricted to 2.0 ns ( period = 2.0 ns ) ;
; N/A       ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; Block1:inst|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_b1j:auto_generated|safe_q[2]       ; Block1:inst|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_b1j:auto_generated|safe_q[2]       ; clk        ; clk      ; 1.000 ns                    ; N/A                       ; Restricted to 2.0 ns ( period = 2.0 ns ) ;
; N/A       ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; Block1:inst|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_b1j:auto_generated|safe_q[2]       ; Block1:inst|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_b1j:auto_generated|safe_q[3]       ; clk        ; clk      ; 1.000 ns                    ; N/A                       ; Restricted to 2.0 ns ( period = 2.0 ns ) ;
; N/A       ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; Block1:inst|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_b1j:auto_generated|safe_q[3]       ; Block1:inst|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_b1j:auto_generated|safe_q[0]       ; clk        ; clk      ; 1.000 ns                    ; N/A                       ; Restricted to 2.0 ns ( period = 2.0 ns ) ;
; N/A       ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; Block1:inst|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_b1j:auto_generated|safe_q[3]       ; Block1:inst|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_b1j:auto_generated|safe_q[1]       ; clk        ; clk      ; 1.000 ns                    ; N/A                       ; Restricted to 2.0 ns ( period = 2.0 ns ) ;
; N/A       ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; Block1:inst|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_b1j:auto_generated|safe_q[3]       ; Block1:inst|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_b1j:auto_generated|safe_q[2]       ; clk        ; clk      ; 1.000 ns                    ; N/A                       ; Restricted to 2.0 ns ( period = 2.0 ns ) ;
; N/A       ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; Block1:inst|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_b1j:auto_generated|safe_q[3]       ; Block1:inst|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_b1j:auto_generated|safe_q[3]       ; clk        ; clk      ; 1.000 ns                    ; N/A                       ; Restricted to 2.0 ns ( period = 2.0 ns ) ;
; N/A       ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; Block3:inst2|lpm_counter6:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0]      ; Block3:inst2|lpm_counter6:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3]      ; clk        ; clk      ; 1.000 ns                    ; N/A                       ; Restricted to 2.0 ns ( period = 2.0 ns ) ;
; N/A       ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; Block3:inst2|lpm_counter6:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0]      ; Block3:inst2|lpm_counter6:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2]      ; clk        ; clk      ; 1.000 ns                    ; N/A                       ; Restricted to 2.0 ns ( period = 2.0 ns ) ;
; N/A       ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; Block3:inst2|lpm_counter6:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1]      ; Block3:inst2|lpm_counter6:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3]      ; clk        ; clk      ; 1.000 ns                    ; N/A                       ; Restricted to 2.0 ns ( period = 2.0 ns ) ;
; N/A       ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; Block3:inst2|lpm_counter6:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1]      ; Block3:inst2|lpm_counter6:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2]      ; clk        ; clk      ; 1.000 ns                    ; N/A                       ; Restricted to 2.0 ns ( period = 2.0 ns ) ;
; N/A       ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; Block3:inst2|lpm_counter6:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2]      ; Block3:inst2|lpm_counter6:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3]      ; clk        ; clk      ; 1.000 ns                    ; N/A                       ; Restricted to 2.0 ns ( period = 2.0 ns ) ;
; N/A       ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; Block3:inst2|lpm_counter6:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0]      ; Block3:inst2|lpm_counter6:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1]      ; clk        ; clk      ; 1.000 ns                    ; N/A                       ; Restricted to 2.0 ns ( period = 2.0 ns ) ;
; N/A       ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; Block3:inst2|lpm_counter6:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2]      ; Block3:inst2|lpm_counter6:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2]      ; clk        ; clk      ; 1.000 ns                    ; N/A                       ; Restricted to 2.0 ns ( period = 2.0 ns ) ;
; N/A       ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; Block3:inst2|lpm_counter6:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3]      ; Block3:inst2|lpm_counter6:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3]      ; clk        ; clk      ; 1.000 ns                    ; N/A                       ; Restricted to 2.0 ns ( period = 2.0 ns ) ;
; N/A       ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; Block3:inst2|lpm_counter6:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1]      ; Block3:inst2|lpm_counter6:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1]      ; clk        ; clk      ; 1.000 ns                    ; N/A                       ; Restricted to 2.0 ns ( period = 2.0 ns ) ;
; N/A       ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; Block3:inst2|lpm_counter6:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0]      ; Block3:inst2|lpm_counter6:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0]      ; clk        ; clk      ; 1.000 ns                    ; N/A                       ; Restricted to 2.0 ns ( period = 2.0 ns ) ;
; N/A       ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; Block1Dop:inst3|lpm_counter12:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[0] ; Block1Dop:inst3|lpm_counter12:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[7] ; clk        ; clk      ; 1.000 ns                    ; N/A                       ; Restricted to 2.0 ns ( period = 2.0 ns ) ;
; N/A       ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; Block1Dop:inst3|lpm_counter12:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[1] ; Block1Dop:inst3|lpm_counter12:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[7] ; clk        ; clk      ; 1.000 ns                    ; N/A                       ; Restricted to 2.0 ns ( period = 2.0 ns ) ;
; N/A       ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; Block1Dop:inst3|lpm_counter12:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[0] ; Block1Dop:inst3|lpm_counter12:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[6] ; clk        ; clk      ; 1.000 ns                    ; N/A                       ; Restricted to 2.0 ns ( period = 2.0 ns ) ;
; N/A       ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; Block1Dop:inst3|lpm_counter12:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[0] ; Block1Dop:inst3|lpm_counter12:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[5] ; clk        ; clk      ; 1.000 ns                    ; N/A                       ; Restricted to 2.0 ns ( period = 2.0 ns ) ;
; N/A       ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; Block1Dop:inst3|lpm_counter12:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[2] ; Block1Dop:inst3|lpm_counter12:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[7] ; clk        ; clk      ; 1.000 ns                    ; N/A                       ; Restricted to 2.0 ns ( period = 2.0 ns ) ;
; N/A       ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; Block1Dop:inst3|lpm_counter12:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[1] ; Block1Dop:inst3|lpm_counter12:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[6] ; clk        ; clk      ; 1.000 ns                    ; N/A                       ; Restricted to 2.0 ns ( period = 2.0 ns ) ;
; N/A       ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; Block2:inst1|lpm_counter11:inst2|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0]    ; Block2:inst1|lpm_counter11:inst2|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0]    ; clk        ; clk      ; 1.000 ns                    ; N/A                       ; Restricted to 2.0 ns ( period = 2.0 ns ) ;
; N/A       ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; Block1Dop:inst3|lpm_counter12:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[1] ; Block1Dop:inst3|lpm_counter12:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[5] ; clk        ; clk      ; 1.000 ns                    ; N/A                       ; Restricted to 2.0 ns ( period = 2.0 ns ) ;
; N/A       ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; Block1Dop:inst3|lpm_counter12:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[0] ; Block1Dop:inst3|lpm_counter12:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[4] ; clk        ; clk      ; 1.000 ns                    ; N/A                       ; Restricted to 2.0 ns ( period = 2.0 ns ) ;
; N/A       ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; Block1Dop:inst3|lpm_counter12:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[3] ; Block1Dop:inst3|lpm_counter12:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[7] ; clk        ; clk      ; 1.000 ns                    ; N/A                       ; Restricted to 2.0 ns ( period = 2.0 ns ) ;
; N/A       ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; Block1Dop:inst3|lpm_counter12:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[2] ; Block1Dop:inst3|lpm_counter12:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[6] ; clk        ; clk      ; 1.000 ns                    ; N/A                       ; Restricted to 2.0 ns ( period = 2.0 ns ) ;
; N/A       ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; Block1Dop:inst3|lpm_counter12:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[0] ; Block1Dop:inst3|lpm_counter12:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[3] ; clk        ; clk      ; 1.000 ns                    ; N/A                       ; Restricted to 2.0 ns ( period = 2.0 ns ) ;
; N/A       ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; Block1Dop:inst3|lpm_counter12:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[2] ; Block1Dop:inst3|lpm_counter12:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[5] ; clk        ; clk      ; 1.000 ns                    ; N/A                       ; Restricted to 2.0 ns ( period = 2.0 ns ) ;
; N/A       ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; Block1Dop:inst3|lpm_counter12:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[1] ; Block1Dop:inst3|lpm_counter12:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[4] ; clk        ; clk      ; 1.000 ns                    ; N/A                       ; Restricted to 2.0 ns ( period = 2.0 ns ) ;
; N/A       ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; Block1Dop:inst3|lpm_counter12:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[4] ; Block1Dop:inst3|lpm_counter12:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[7] ; clk        ; clk      ; 1.000 ns                    ; N/A                       ; Restricted to 2.0 ns ( period = 2.0 ns ) ;
; N/A       ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; Block1Dop:inst3|lpm_counter12:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[3] ; Block1Dop:inst3|lpm_counter12:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[6] ; clk        ; clk      ; 1.000 ns                    ; N/A                       ; Restricted to 2.0 ns ( period = 2.0 ns ) ;
; N/A       ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; Block1Dop:inst3|lpm_counter12:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[1] ; Block1Dop:inst3|lpm_counter12:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[3] ; clk        ; clk      ; 1.000 ns                    ; N/A                       ; Restricted to 2.0 ns ( period = 2.0 ns ) ;
; N/A       ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; Block1Dop:inst3|lpm_counter12:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[3] ; Block1Dop:inst3|lpm_counter12:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[5] ; clk        ; clk      ; 1.000 ns                    ; N/A                       ; Restricted to 2.0 ns ( period = 2.0 ns ) ;
; N/A       ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; Block1Dop:inst3|lpm_counter12:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[2] ; Block1Dop:inst3|lpm_counter12:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[4] ; clk        ; clk      ; 1.000 ns                    ; N/A                       ; Restricted to 2.0 ns ( period = 2.0 ns ) ;
; N/A       ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; Block1Dop:inst3|lpm_counter12:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[0] ; Block1Dop:inst3|lpm_counter12:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[2] ; clk        ; clk      ; 1.000 ns                    ; N/A                       ; Restricted to 2.0 ns ( period = 2.0 ns ) ;
; N/A       ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; Block1Dop:inst3|lpm_counter12:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[5] ; Block1Dop:inst3|lpm_counter12:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[7] ; clk        ; clk      ; 1.000 ns                    ; N/A                       ; Restricted to 2.0 ns ( period = 2.0 ns ) ;
; N/A       ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; Block1Dop:inst3|lpm_counter12:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[4] ; Block1Dop:inst3|lpm_counter12:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[6] ; clk        ; clk      ; 1.000 ns                    ; N/A                       ; Restricted to 2.0 ns ( period = 2.0 ns ) ;
; N/A       ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; Block1Dop:inst3|lpm_counter12:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[2] ; Block1Dop:inst3|lpm_counter12:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[3] ; clk        ; clk      ; 1.000 ns                    ; N/A                       ; Restricted to 2.0 ns ( period = 2.0 ns ) ;
; N/A       ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; Block1Dop:inst3|lpm_counter12:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[4] ; Block1Dop:inst3|lpm_counter12:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[5] ; clk        ; clk      ; 1.000 ns                    ; N/A                       ; Restricted to 2.0 ns ( period = 2.0 ns ) ;
; N/A       ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; Block1Dop:inst3|lpm_counter12:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[3] ; Block1Dop:inst3|lpm_counter12:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[4] ; clk        ; clk      ; 1.000 ns                    ; N/A                       ; Restricted to 2.0 ns ( period = 2.0 ns ) ;
; N/A       ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; Block1Dop:inst3|lpm_counter12:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[1] ; Block1Dop:inst3|lpm_counter12:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[2] ; clk        ; clk      ; 1.000 ns                    ; N/A                       ; Restricted to 2.0 ns ( period = 2.0 ns ) ;
; N/A       ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; Block1Dop:inst3|lpm_counter12:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[6] ; Block1Dop:inst3|lpm_counter12:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[7] ; clk        ; clk      ; 1.000 ns                    ; N/A                       ; Restricted to 2.0 ns ( period = 2.0 ns ) ;
; N/A       ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; Block1Dop:inst3|lpm_counter12:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[5] ; Block1Dop:inst3|lpm_counter12:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[6] ; clk        ; clk      ; 1.000 ns                    ; N/A                       ; Restricted to 2.0 ns ( period = 2.0 ns ) ;
; N/A       ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; Block1Dop:inst3|lpm_counter12:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[0] ; Block1Dop:inst3|lpm_counter12:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[1] ; clk        ; clk      ; 1.000 ns                    ; N/A                       ; Restricted to 2.0 ns ( period = 2.0 ns ) ;
; N/A       ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; Block1Dop:inst3|lpm_counter12:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[3] ; Block1Dop:inst3|lpm_counter12:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[3] ; clk        ; clk      ; 1.000 ns                    ; N/A                       ; Restricted to 2.0 ns ( period = 2.0 ns ) ;
; N/A       ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; Block1Dop:inst3|lpm_counter12:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[5] ; Block1Dop:inst3|lpm_counter12:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[5] ; clk        ; clk      ; 1.000 ns                    ; N/A                       ; Restricted to 2.0 ns ( period = 2.0 ns ) ;
; N/A       ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; Block1Dop:inst3|lpm_counter12:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[4] ; Block1Dop:inst3|lpm_counter12:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[4] ; clk        ; clk      ; 1.000 ns                    ; N/A                       ; Restricted to 2.0 ns ( period = 2.0 ns ) ;
; N/A       ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; Block1Dop:inst3|lpm_counter12:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[2] ; Block1Dop:inst3|lpm_counter12:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[2] ; clk        ; clk      ; 1.000 ns                    ; N/A                       ; Restricted to 2.0 ns ( period = 2.0 ns ) ;
; N/A       ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; Block1Dop:inst3|lpm_counter12:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[0] ; Block1Dop:inst3|lpm_counter12:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[0] ; clk        ; clk      ; 1.000 ns                    ; N/A                       ; Restricted to 2.0 ns ( period = 2.0 ns ) ;
; N/A       ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; Block1Dop:inst3|lpm_counter12:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[7] ; Block1Dop:inst3|lpm_counter12:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[7] ; clk        ; clk      ; 1.000 ns                    ; N/A                       ; Restricted to 2.0 ns ( period = 2.0 ns ) ;
; N/A       ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; Block1Dop:inst3|lpm_counter12:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[6] ; Block1Dop:inst3|lpm_counter12:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[6] ; clk        ; clk      ; 1.000 ns                    ; N/A                       ; Restricted to 2.0 ns ( period = 2.0 ns ) ;
; N/A       ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; Block1Dop:inst3|lpm_counter12:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[1] ; Block1Dop:inst3|lpm_counter12:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[1] ; clk        ; clk      ; 1.000 ns                    ; N/A                       ; Restricted to 2.0 ns ( period = 2.0 ns ) ;
+-----------+---------------------------------------------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'clk'                                                                                                                                                                                                                                                                                                                              ;
+---------------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack ; From                                                                                                    ; To                                                                                                      ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+---------------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; -0.289 ns     ; Block3:inst2|lpm_counter6:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2]      ; Block3:inst2|lpm_counter6:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2]      ; clk        ; clk      ; 0.000 ns                   ; 0.898 ns                   ; 0.609 ns                 ;
; -0.289 ns     ; Block3:inst2|lpm_counter6:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3]      ; Block3:inst2|lpm_counter6:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3]      ; clk        ; clk      ; 0.000 ns                   ; 0.898 ns                   ; 0.609 ns                 ;
; -0.289 ns     ; Block3:inst2|lpm_counter6:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1]      ; Block3:inst2|lpm_counter6:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1]      ; clk        ; clk      ; 0.000 ns                   ; 0.898 ns                   ; 0.609 ns                 ;
; -0.289 ns     ; Block3:inst2|lpm_counter6:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0]      ; Block3:inst2|lpm_counter6:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0]      ; clk        ; clk      ; 0.000 ns                   ; 0.898 ns                   ; 0.609 ns                 ;
; -0.218 ns     ; Block3:inst2|lpm_counter6:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1]      ; Block3:inst2|lpm_counter6:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2]      ; clk        ; clk      ; 0.000 ns                   ; 0.898 ns                   ; 0.680 ns                 ;
; -0.218 ns     ; Block3:inst2|lpm_counter6:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2]      ; Block3:inst2|lpm_counter6:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3]      ; clk        ; clk      ; 0.000 ns                   ; 0.898 ns                   ; 0.680 ns                 ;
; -0.218 ns     ; Block3:inst2|lpm_counter6:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0]      ; Block3:inst2|lpm_counter6:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1]      ; clk        ; clk      ; 0.000 ns                   ; 0.898 ns                   ; 0.680 ns                 ;
; -0.183 ns     ; Block3:inst2|lpm_counter6:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0]      ; Block3:inst2|lpm_counter6:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2]      ; clk        ; clk      ; 0.000 ns                   ; 0.898 ns                   ; 0.715 ns                 ;
; -0.183 ns     ; Block3:inst2|lpm_counter6:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1]      ; Block3:inst2|lpm_counter6:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3]      ; clk        ; clk      ; 0.000 ns                   ; 0.898 ns                   ; 0.715 ns                 ;
; -0.148 ns     ; Block3:inst2|lpm_counter6:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0]      ; Block3:inst2|lpm_counter6:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3]      ; clk        ; clk      ; 0.000 ns                   ; 0.898 ns                   ; 0.750 ns                 ;
; -0.082 ns     ; Block2:inst1|lpm_counter11:inst2|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0]    ; Block2:inst1|lpm_counter11:inst2|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0]    ; clk        ; clk      ; 0.000 ns                   ; 0.478 ns                   ; 0.396 ns                 ;
; 0.131 ns      ; Block2:inst1|lpm_counter10:inst|lpm_counter:lpm_counter_component|cntr_a1j:auto_generated|safe_q[2]     ; Block2:inst1|lpm_counter10:inst|lpm_counter:lpm_counter_component|cntr_a1j:auto_generated|safe_q[2]     ; clk        ; clk      ; 0.000 ns                   ; 0.478 ns                   ; 0.609 ns                 ;
; 0.131 ns      ; Block2:inst1|lpm_counter10:inst|lpm_counter:lpm_counter_component|cntr_a1j:auto_generated|safe_q[3]     ; Block2:inst1|lpm_counter10:inst|lpm_counter:lpm_counter_component|cntr_a1j:auto_generated|safe_q[3]     ; clk        ; clk      ; 0.000 ns                   ; 0.478 ns                   ; 0.609 ns                 ;
; 0.131 ns      ; Block2:inst1|lpm_counter10:inst|lpm_counter:lpm_counter_component|cntr_a1j:auto_generated|safe_q[1]     ; Block2:inst1|lpm_counter10:inst|lpm_counter:lpm_counter_component|cntr_a1j:auto_generated|safe_q[1]     ; clk        ; clk      ; 0.000 ns                   ; 0.478 ns                   ; 0.609 ns                 ;
; 0.131 ns      ; Block2:inst1|lpm_counter10:inst|lpm_counter:lpm_counter_component|cntr_a1j:auto_generated|safe_q[0]     ; Block2:inst1|lpm_counter10:inst|lpm_counter:lpm_counter_component|cntr_a1j:auto_generated|safe_q[0]     ; clk        ; clk      ; 0.000 ns                   ; 0.478 ns                   ; 0.609 ns                 ;
; 0.202 ns      ; Block2:inst1|lpm_counter10:inst|lpm_counter:lpm_counter_component|cntr_a1j:auto_generated|safe_q[1]     ; Block2:inst1|lpm_counter10:inst|lpm_counter:lpm_counter_component|cntr_a1j:auto_generated|safe_q[2]     ; clk        ; clk      ; 0.000 ns                   ; 0.478 ns                   ; 0.680 ns                 ;
; 0.202 ns      ; Block2:inst1|lpm_counter10:inst|lpm_counter:lpm_counter_component|cntr_a1j:auto_generated|safe_q[2]     ; Block2:inst1|lpm_counter10:inst|lpm_counter:lpm_counter_component|cntr_a1j:auto_generated|safe_q[3]     ; clk        ; clk      ; 0.000 ns                   ; 0.478 ns                   ; 0.680 ns                 ;
; 0.202 ns      ; Block2:inst1|lpm_counter10:inst|lpm_counter:lpm_counter_component|cntr_a1j:auto_generated|safe_q[0]     ; Block2:inst1|lpm_counter10:inst|lpm_counter:lpm_counter_component|cntr_a1j:auto_generated|safe_q[1]     ; clk        ; clk      ; 0.000 ns                   ; 0.478 ns                   ; 0.680 ns                 ;
; 0.237 ns      ; Block2:inst1|lpm_counter10:inst|lpm_counter:lpm_counter_component|cntr_a1j:auto_generated|safe_q[0]     ; Block2:inst1|lpm_counter10:inst|lpm_counter:lpm_counter_component|cntr_a1j:auto_generated|safe_q[2]     ; clk        ; clk      ; 0.000 ns                   ; 0.478 ns                   ; 0.715 ns                 ;
; 0.237 ns      ; Block2:inst1|lpm_counter10:inst|lpm_counter:lpm_counter_component|cntr_a1j:auto_generated|safe_q[1]     ; Block2:inst1|lpm_counter10:inst|lpm_counter:lpm_counter_component|cntr_a1j:auto_generated|safe_q[3]     ; clk        ; clk      ; 0.000 ns                   ; 0.478 ns                   ; 0.715 ns                 ;
; 0.272 ns      ; Block2:inst1|lpm_counter10:inst|lpm_counter:lpm_counter_component|cntr_a1j:auto_generated|safe_q[0]     ; Block2:inst1|lpm_counter10:inst|lpm_counter:lpm_counter_component|cntr_a1j:auto_generated|safe_q[3]     ; clk        ; clk      ; 0.000 ns                   ; 0.478 ns                   ; 0.750 ns                 ;
; 0.554 ns      ; Block1:inst|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_b1j:auto_generated|safe_q[0]       ; Block1:inst|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_b1j:auto_generated|safe_q[0]       ; clk        ; clk      ; 0.000 ns                   ; 0.055 ns                   ; 0.609 ns                 ;
; 0.554 ns      ; Block1:inst|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_b1j:auto_generated|safe_q[1]       ; Block1:inst|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_b1j:auto_generated|safe_q[1]       ; clk        ; clk      ; 0.000 ns                   ; 0.055 ns                   ; 0.609 ns                 ;
; 0.554 ns      ; Block1:inst|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_b1j:auto_generated|safe_q[2]       ; Block1:inst|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_b1j:auto_generated|safe_q[2]       ; clk        ; clk      ; 0.000 ns                   ; 0.055 ns                   ; 0.609 ns                 ;
; 0.554 ns      ; Block1:inst|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_b1j:auto_generated|safe_q[3]       ; Block1:inst|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_b1j:auto_generated|safe_q[3]       ; clk        ; clk      ; 0.000 ns                   ; 0.055 ns                   ; 0.609 ns                 ;
; 0.554 ns      ; Block1Dop:inst3|lpm_counter12:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[3] ; Block1Dop:inst3|lpm_counter12:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[3] ; clk        ; clk      ; 0.000 ns                   ; 0.055 ns                   ; 0.609 ns                 ;
; 0.554 ns      ; Block1Dop:inst3|lpm_counter12:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[5] ; Block1Dop:inst3|lpm_counter12:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[5] ; clk        ; clk      ; 0.000 ns                   ; 0.055 ns                   ; 0.609 ns                 ;
; 0.554 ns      ; Block1Dop:inst3|lpm_counter12:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[4] ; Block1Dop:inst3|lpm_counter12:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[4] ; clk        ; clk      ; 0.000 ns                   ; 0.055 ns                   ; 0.609 ns                 ;
; 0.554 ns      ; Block1Dop:inst3|lpm_counter12:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[2] ; Block1Dop:inst3|lpm_counter12:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[2] ; clk        ; clk      ; 0.000 ns                   ; 0.055 ns                   ; 0.609 ns                 ;
; 0.554 ns      ; Block1Dop:inst3|lpm_counter12:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[0] ; Block1Dop:inst3|lpm_counter12:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[0] ; clk        ; clk      ; 0.000 ns                   ; 0.055 ns                   ; 0.609 ns                 ;
; 0.554 ns      ; Block1Dop:inst3|lpm_counter12:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[7] ; Block1Dop:inst3|lpm_counter12:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[7] ; clk        ; clk      ; 0.000 ns                   ; 0.055 ns                   ; 0.609 ns                 ;
; 0.554 ns      ; Block1Dop:inst3|lpm_counter12:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[6] ; Block1Dop:inst3|lpm_counter12:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[6] ; clk        ; clk      ; 0.000 ns                   ; 0.055 ns                   ; 0.609 ns                 ;
; 0.554 ns      ; Block1Dop:inst3|lpm_counter12:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[1] ; Block1Dop:inst3|lpm_counter12:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[1] ; clk        ; clk      ; 0.000 ns                   ; 0.055 ns                   ; 0.609 ns                 ;
; 0.625 ns      ; Block1:inst|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_b1j:auto_generated|safe_q[0]       ; Block1:inst|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_b1j:auto_generated|safe_q[1]       ; clk        ; clk      ; 0.000 ns                   ; 0.055 ns                   ; 0.680 ns                 ;
; 0.625 ns      ; Block1:inst|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_b1j:auto_generated|safe_q[1]       ; Block1:inst|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_b1j:auto_generated|safe_q[2]       ; clk        ; clk      ; 0.000 ns                   ; 0.055 ns                   ; 0.680 ns                 ;
; 0.625 ns      ; Block1:inst|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_b1j:auto_generated|safe_q[2]       ; Block1:inst|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_b1j:auto_generated|safe_q[3]       ; clk        ; clk      ; 0.000 ns                   ; 0.055 ns                   ; 0.680 ns                 ;
; 0.625 ns      ; Block1Dop:inst3|lpm_counter12:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[2] ; Block1Dop:inst3|lpm_counter12:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[3] ; clk        ; clk      ; 0.000 ns                   ; 0.055 ns                   ; 0.680 ns                 ;
; 0.625 ns      ; Block1Dop:inst3|lpm_counter12:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[4] ; Block1Dop:inst3|lpm_counter12:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[5] ; clk        ; clk      ; 0.000 ns                   ; 0.055 ns                   ; 0.680 ns                 ;
; 0.625 ns      ; Block1Dop:inst3|lpm_counter12:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[3] ; Block1Dop:inst3|lpm_counter12:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[4] ; clk        ; clk      ; 0.000 ns                   ; 0.055 ns                   ; 0.680 ns                 ;
; 0.625 ns      ; Block1Dop:inst3|lpm_counter12:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[1] ; Block1Dop:inst3|lpm_counter12:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[2] ; clk        ; clk      ; 0.000 ns                   ; 0.055 ns                   ; 0.680 ns                 ;
; 0.625 ns      ; Block1Dop:inst3|lpm_counter12:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[6] ; Block1Dop:inst3|lpm_counter12:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[7] ; clk        ; clk      ; 0.000 ns                   ; 0.055 ns                   ; 0.680 ns                 ;
; 0.625 ns      ; Block1Dop:inst3|lpm_counter12:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[5] ; Block1Dop:inst3|lpm_counter12:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[6] ; clk        ; clk      ; 0.000 ns                   ; 0.055 ns                   ; 0.680 ns                 ;
; 0.625 ns      ; Block1Dop:inst3|lpm_counter12:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[0] ; Block1Dop:inst3|lpm_counter12:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[1] ; clk        ; clk      ; 0.000 ns                   ; 0.055 ns                   ; 0.680 ns                 ;
; 0.660 ns      ; Block1:inst|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_b1j:auto_generated|safe_q[0]       ; Block1:inst|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_b1j:auto_generated|safe_q[2]       ; clk        ; clk      ; 0.000 ns                   ; 0.055 ns                   ; 0.715 ns                 ;
; 0.660 ns      ; Block1:inst|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_b1j:auto_generated|safe_q[1]       ; Block1:inst|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_b1j:auto_generated|safe_q[3]       ; clk        ; clk      ; 0.000 ns                   ; 0.055 ns                   ; 0.715 ns                 ;
; 0.660 ns      ; Block1Dop:inst3|lpm_counter12:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[1] ; Block1Dop:inst3|lpm_counter12:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[3] ; clk        ; clk      ; 0.000 ns                   ; 0.055 ns                   ; 0.715 ns                 ;
; 0.660 ns      ; Block1Dop:inst3|lpm_counter12:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[3] ; Block1Dop:inst3|lpm_counter12:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[5] ; clk        ; clk      ; 0.000 ns                   ; 0.055 ns                   ; 0.715 ns                 ;
; 0.660 ns      ; Block1Dop:inst3|lpm_counter12:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[2] ; Block1Dop:inst3|lpm_counter12:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[4] ; clk        ; clk      ; 0.000 ns                   ; 0.055 ns                   ; 0.715 ns                 ;
; 0.660 ns      ; Block1Dop:inst3|lpm_counter12:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[0] ; Block1Dop:inst3|lpm_counter12:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[2] ; clk        ; clk      ; 0.000 ns                   ; 0.055 ns                   ; 0.715 ns                 ;
; 0.660 ns      ; Block1Dop:inst3|lpm_counter12:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[5] ; Block1Dop:inst3|lpm_counter12:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[7] ; clk        ; clk      ; 0.000 ns                   ; 0.055 ns                   ; 0.715 ns                 ;
; 0.660 ns      ; Block1Dop:inst3|lpm_counter12:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[4] ; Block1Dop:inst3|lpm_counter12:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[6] ; clk        ; clk      ; 0.000 ns                   ; 0.055 ns                   ; 0.715 ns                 ;
; 0.695 ns      ; Block1:inst|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_b1j:auto_generated|safe_q[0]       ; Block1:inst|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_b1j:auto_generated|safe_q[3]       ; clk        ; clk      ; 0.000 ns                   ; 0.055 ns                   ; 0.750 ns                 ;
; 0.695 ns      ; Block1Dop:inst3|lpm_counter12:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[0] ; Block1Dop:inst3|lpm_counter12:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[3] ; clk        ; clk      ; 0.000 ns                   ; 0.055 ns                   ; 0.750 ns                 ;
; 0.695 ns      ; Block1Dop:inst3|lpm_counter12:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[2] ; Block1Dop:inst3|lpm_counter12:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[5] ; clk        ; clk      ; 0.000 ns                   ; 0.055 ns                   ; 0.750 ns                 ;
; 0.695 ns      ; Block1Dop:inst3|lpm_counter12:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[1] ; Block1Dop:inst3|lpm_counter12:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[4] ; clk        ; clk      ; 0.000 ns                   ; 0.055 ns                   ; 0.750 ns                 ;
; 0.695 ns      ; Block1Dop:inst3|lpm_counter12:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[4] ; Block1Dop:inst3|lpm_counter12:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[7] ; clk        ; clk      ; 0.000 ns                   ; 0.055 ns                   ; 0.750 ns                 ;
; 0.695 ns      ; Block1Dop:inst3|lpm_counter12:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[3] ; Block1Dop:inst3|lpm_counter12:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[6] ; clk        ; clk      ; 0.000 ns                   ; 0.055 ns                   ; 0.750 ns                 ;
; 0.730 ns      ; Block1Dop:inst3|lpm_counter12:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[1] ; Block1Dop:inst3|lpm_counter12:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[5] ; clk        ; clk      ; 0.000 ns                   ; 0.055 ns                   ; 0.785 ns                 ;
; 0.730 ns      ; Block1Dop:inst3|lpm_counter12:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[0] ; Block1Dop:inst3|lpm_counter12:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[4] ; clk        ; clk      ; 0.000 ns                   ; 0.055 ns                   ; 0.785 ns                 ;
; 0.730 ns      ; Block1Dop:inst3|lpm_counter12:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[3] ; Block1Dop:inst3|lpm_counter12:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[7] ; clk        ; clk      ; 0.000 ns                   ; 0.055 ns                   ; 0.785 ns                 ;
; 0.730 ns      ; Block1Dop:inst3|lpm_counter12:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[2] ; Block1Dop:inst3|lpm_counter12:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[6] ; clk        ; clk      ; 0.000 ns                   ; 0.055 ns                   ; 0.785 ns                 ;
; 0.765 ns      ; Block1Dop:inst3|lpm_counter12:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[0] ; Block1Dop:inst3|lpm_counter12:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[5] ; clk        ; clk      ; 0.000 ns                   ; 0.055 ns                   ; 0.820 ns                 ;
; 0.765 ns      ; Block1Dop:inst3|lpm_counter12:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[2] ; Block1Dop:inst3|lpm_counter12:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[7] ; clk        ; clk      ; 0.000 ns                   ; 0.055 ns                   ; 0.820 ns                 ;
; 0.765 ns      ; Block1Dop:inst3|lpm_counter12:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[1] ; Block1Dop:inst3|lpm_counter12:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[6] ; clk        ; clk      ; 0.000 ns                   ; 0.055 ns                   ; 0.820 ns                 ;
; 0.775 ns      ; Block2:inst1|lpm_counter10:inst|lpm_counter:lpm_counter_component|cntr_a1j:auto_generated|safe_q[2]     ; Block2:inst1|lpm_counter10:inst|lpm_counter:lpm_counter_component|cntr_a1j:auto_generated|safe_q[1]     ; clk        ; clk      ; 0.000 ns                   ; 0.478 ns                   ; 1.253 ns                 ;
; 0.775 ns      ; Block2:inst1|lpm_counter10:inst|lpm_counter:lpm_counter_component|cntr_a1j:auto_generated|safe_q[2]     ; Block2:inst1|lpm_counter10:inst|lpm_counter:lpm_counter_component|cntr_a1j:auto_generated|safe_q[0]     ; clk        ; clk      ; 0.000 ns                   ; 0.478 ns                   ; 1.253 ns                 ;
; 0.800 ns      ; Block1Dop:inst3|lpm_counter12:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[1] ; Block1Dop:inst3|lpm_counter12:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[7] ; clk        ; clk      ; 0.000 ns                   ; 0.055 ns                   ; 0.855 ns                 ;
; 0.800 ns      ; Block1Dop:inst3|lpm_counter12:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[0] ; Block1Dop:inst3|lpm_counter12:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[6] ; clk        ; clk      ; 0.000 ns                   ; 0.055 ns                   ; 0.855 ns                 ;
; 0.835 ns      ; Block1Dop:inst3|lpm_counter12:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[0] ; Block1Dop:inst3|lpm_counter12:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[7] ; clk        ; clk      ; 0.000 ns                   ; 0.055 ns                   ; 0.890 ns                 ;
; 0.849 ns      ; Block2:inst1|lpm_counter10:inst|lpm_counter:lpm_counter_component|cntr_a1j:auto_generated|safe_q[3]     ; Block2:inst1|lpm_counter10:inst|lpm_counter:lpm_counter_component|cntr_a1j:auto_generated|safe_q[2]     ; clk        ; clk      ; 0.000 ns                   ; 0.478 ns                   ; 1.327 ns                 ;
; 0.849 ns      ; Block2:inst1|lpm_counter10:inst|lpm_counter:lpm_counter_component|cntr_a1j:auto_generated|safe_q[3]     ; Block2:inst1|lpm_counter10:inst|lpm_counter:lpm_counter_component|cntr_a1j:auto_generated|safe_q[1]     ; clk        ; clk      ; 0.000 ns                   ; 0.478 ns                   ; 1.327 ns                 ;
; 0.849 ns      ; Block2:inst1|lpm_counter10:inst|lpm_counter:lpm_counter_component|cntr_a1j:auto_generated|safe_q[3]     ; Block2:inst1|lpm_counter10:inst|lpm_counter:lpm_counter_component|cntr_a1j:auto_generated|safe_q[0]     ; clk        ; clk      ; 0.000 ns                   ; 0.478 ns                   ; 1.327 ns                 ;
; 0.908 ns      ; Block2:inst1|lpm_counter10:inst|lpm_counter:lpm_counter_component|cntr_a1j:auto_generated|safe_q[2]     ; Block2:inst1|lpm_counter11:inst2|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0]    ; clk        ; clk      ; -0.500 ns                  ; 0.071 ns                   ; 0.979 ns                 ;
; 1.011 ns      ; Block2:inst1|lpm_counter10:inst|lpm_counter:lpm_counter_component|cntr_a1j:auto_generated|safe_q[3]     ; Block2:inst1|lpm_counter11:inst2|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0]    ; clk        ; clk      ; -0.500 ns                  ; 0.071 ns                   ; 1.082 ns                 ;
; 1.034 ns      ; Block2:inst1|lpm_counter10:inst|lpm_counter:lpm_counter_component|cntr_a1j:auto_generated|safe_q[1]     ; Block2:inst1|lpm_counter10:inst|lpm_counter:lpm_counter_component|cntr_a1j:auto_generated|safe_q[0]     ; clk        ; clk      ; 0.000 ns                   ; 0.478 ns                   ; 1.512 ns                 ;
; 1.035 ns      ; Block1:inst|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_b1j:auto_generated|safe_q[1]       ; Block1:inst|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_b1j:auto_generated|safe_q[0]       ; clk        ; clk      ; 0.000 ns                   ; 0.055 ns                   ; 1.090 ns                 ;
; 1.160 ns      ; Block2:inst1|lpm_counter10:inst|lpm_counter:lpm_counter_component|cntr_a1j:auto_generated|safe_q[1]     ; Block2:inst1|lpm_counter11:inst2|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0]    ; clk        ; clk      ; -0.500 ns                  ; 0.071 ns                   ; 1.231 ns                 ;
; 1.165 ns      ; Block2:inst1|lpm_counter10:inst|lpm_counter:lpm_counter_component|cntr_a1j:auto_generated|safe_q[0]     ; Block2:inst1|lpm_counter11:inst2|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0]    ; clk        ; clk      ; -0.500 ns                  ; 0.071 ns                   ; 1.236 ns                 ;
; 1.183 ns      ; Block1:inst|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_b1j:auto_generated|safe_q[2]       ; Block1:inst|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_b1j:auto_generated|safe_q[0]       ; clk        ; clk      ; 0.000 ns                   ; 0.055 ns                   ; 1.238 ns                 ;
; 1.183 ns      ; Block1:inst|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_b1j:auto_generated|safe_q[2]       ; Block1:inst|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_b1j:auto_generated|safe_q[1]       ; clk        ; clk      ; 0.000 ns                   ; 0.055 ns                   ; 1.238 ns                 ;
; 1.204 ns      ; Block1:inst|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_b1j:auto_generated|safe_q[3]       ; Block1:inst|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_b1j:auto_generated|safe_q[0]       ; clk        ; clk      ; 0.000 ns                   ; 0.055 ns                   ; 1.259 ns                 ;
; 1.204 ns      ; Block1:inst|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_b1j:auto_generated|safe_q[3]       ; Block1:inst|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_b1j:auto_generated|safe_q[1]       ; clk        ; clk      ; 0.000 ns                   ; 0.055 ns                   ; 1.259 ns                 ;
; 1.204 ns      ; Block1:inst|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_b1j:auto_generated|safe_q[3]       ; Block1:inst|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_b1j:auto_generated|safe_q[2]       ; clk        ; clk      ; 0.000 ns                   ; 0.055 ns                   ; 1.259 ns                 ;
+---------------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                  ;
+-------+--------------+------------+---------------------------------------------------------------------------------------------------------+-----------+------------+
; Slack ; Required tco ; Actual tco ; From                                                                                                    ; To        ; From Clock ;
+-------+--------------+------------+---------------------------------------------------------------------------------------------------------+-----------+------------+
; N/A   ; None         ; 12.455 ns  ; Block3:inst2|lpm_counter6:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2]      ; DCa[14]   ; clk        ;
; N/A   ; None         ; 12.420 ns  ; Block3:inst2|lpm_counter6:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1]      ; DCa[14]   ; clk        ;
; N/A   ; None         ; 12.411 ns  ; Block3:inst2|lpm_counter6:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2]      ; DCa[15]   ; clk        ;
; N/A   ; None         ; 12.396 ns  ; Block3:inst2|lpm_counter6:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3]      ; DCa[11]   ; clk        ;
; N/A   ; None         ; 12.384 ns  ; Block3:inst2|lpm_counter6:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1]      ; DCa[15]   ; clk        ;
; N/A   ; None         ; 12.368 ns  ; Block3:inst2|lpm_counter6:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2]      ; DCa[0]    ; clk        ;
; N/A   ; None         ; 12.357 ns  ; Block3:inst2|lpm_counter6:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2]      ; DCa[10]   ; clk        ;
; N/A   ; None         ; 12.356 ns  ; Block3:inst2|lpm_counter6:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2]      ; DCa[12]   ; clk        ;
; N/A   ; None         ; 12.347 ns  ; Block3:inst2|lpm_counter6:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3]      ; DCa[1]    ; clk        ;
; N/A   ; None         ; 12.343 ns  ; Block3:inst2|lpm_counter6:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3]      ; DCa[14]   ; clk        ;
; N/A   ; None         ; 12.338 ns  ; Block3:inst2|lpm_counter6:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1]      ; DCa[0]    ; clk        ;
; N/A   ; None         ; 12.321 ns  ; Block3:inst2|lpm_counter6:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1]      ; DCa[10]   ; clk        ;
; N/A   ; None         ; 12.315 ns  ; Block3:inst2|lpm_counter6:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1]      ; DCa[12]   ; clk        ;
; N/A   ; None         ; 12.305 ns  ; Block3:inst2|lpm_counter6:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3]      ; DCa[15]   ; clk        ;
; N/A   ; None         ; 12.277 ns  ; Block3:inst2|lpm_counter6:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1]      ; DCa[11]   ; clk        ;
; N/A   ; None         ; 12.276 ns  ; Block3:inst2|lpm_counter6:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2]      ; DCa[11]   ; clk        ;
; N/A   ; None         ; 12.241 ns  ; Block3:inst2|lpm_counter6:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3]      ; DCa[12]   ; clk        ;
; N/A   ; None         ; 12.237 ns  ; Block3:inst2|lpm_counter6:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2]      ; DCa[1]    ; clk        ;
; N/A   ; None         ; 12.227 ns  ; Block3:inst2|lpm_counter6:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3]      ; DCa[0]    ; clk        ;
; N/A   ; None         ; 12.225 ns  ; Block3:inst2|lpm_counter6:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1]      ; DCa[1]    ; clk        ;
; N/A   ; None         ; 12.211 ns  ; Block3:inst2|lpm_counter6:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3]      ; DCa[10]   ; clk        ;
; N/A   ; None         ; 12.095 ns  ; Block3:inst2|lpm_counter6:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3]      ; DCa[5]    ; clk        ;
; N/A   ; None         ; 12.095 ns  ; Block3:inst2|lpm_counter6:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0]      ; DCa[14]   ; clk        ;
; N/A   ; None         ; 12.091 ns  ; Block3:inst2|lpm_counter6:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2]      ; DCa[8]    ; clk        ;
; N/A   ; None         ; 12.070 ns  ; Block3:inst2|lpm_counter6:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2]      ; DCa[4]    ; clk        ;
; N/A   ; None         ; 12.059 ns  ; Block3:inst2|lpm_counter6:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0]      ; DCa[15]   ; clk        ;
; N/A   ; None         ; 12.055 ns  ; Block3:inst2|lpm_counter6:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1]      ; DCa[8]    ; clk        ;
; N/A   ; None         ; 12.052 ns  ; Block3:inst2|lpm_counter6:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0]      ; DCa[11]   ; clk        ;
; N/A   ; None         ; 12.040 ns  ; Block3:inst2|lpm_counter6:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1]      ; DCa[4]    ; clk        ;
; N/A   ; None         ; 12.028 ns  ; Block3:inst2|lpm_counter6:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0]      ; DCa[0]    ; clk        ;
; N/A   ; None         ; 12.009 ns  ; Block3:inst2|lpm_counter6:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0]      ; DCa[10]   ; clk        ;
; N/A   ; None         ; 12.005 ns  ; Block3:inst2|lpm_counter6:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0]      ; DCa[1]    ; clk        ;
; N/A   ; None         ; 11.997 ns  ; Block3:inst2|lpm_counter6:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0]      ; DCa[12]   ; clk        ;
; N/A   ; None         ; 11.979 ns  ; Block3:inst2|lpm_counter6:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1]      ; DCa[5]    ; clk        ;
; N/A   ; None         ; 11.979 ns  ; Block3:inst2|lpm_counter6:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2]      ; DCa[5]    ; clk        ;
; N/A   ; None         ; 11.905 ns  ; Block3:inst2|lpm_counter6:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3]      ; DCa[8]    ; clk        ;
; N/A   ; None         ; 11.890 ns  ; Block3:inst2|lpm_counter6:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3]      ; DCa[4]    ; clk        ;
; N/A   ; None         ; 11.836 ns  ; Block3:inst2|lpm_counter6:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1]      ; DCa[3]    ; clk        ;
; N/A   ; None         ; 11.783 ns  ; Block3:inst2|lpm_counter6:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2]      ; DCa[13]   ; clk        ;
; N/A   ; None         ; 11.759 ns  ; Block3:inst2|lpm_counter6:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2]      ; DCa[7]    ; clk        ;
; N/A   ; None         ; 11.754 ns  ; Block3:inst2|lpm_counter6:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0]      ; DCa[5]    ; clk        ;
; N/A   ; None         ; 11.744 ns  ; Block3:inst2|lpm_counter6:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0]      ; DCa[8]    ; clk        ;
; N/A   ; None         ; 11.738 ns  ; Block3:inst2|lpm_counter6:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2]      ; DCa[6]    ; clk        ;
; N/A   ; None         ; 11.731 ns  ; Block3:inst2|lpm_counter6:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0]      ; DCa[4]    ; clk        ;
; N/A   ; None         ; 11.698 ns  ; Block3:inst2|lpm_counter6:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1]      ; DCa[13]   ; clk        ;
; N/A   ; None         ; 11.697 ns  ; Block3:inst2|lpm_counter6:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2]      ; DCa[3]    ; clk        ;
; N/A   ; None         ; 11.673 ns  ; Block3:inst2|lpm_counter6:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1]      ; DCa[7]    ; clk        ;
; N/A   ; None         ; 11.653 ns  ; Block3:inst2|lpm_counter6:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1]      ; DCa[6]    ; clk        ;
; N/A   ; None         ; 11.548 ns  ; Block3:inst2|lpm_counter6:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3]      ; DCa[3]    ; clk        ;
; N/A   ; None         ; 11.536 ns  ; Block3:inst2|lpm_counter6:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3]      ; DCa[13]   ; clk        ;
; N/A   ; None         ; 11.511 ns  ; Block3:inst2|lpm_counter6:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3]      ; DCa[7]    ; clk        ;
; N/A   ; None         ; 11.492 ns  ; Block3:inst2|lpm_counter6:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1]      ; DCa[9]    ; clk        ;
; N/A   ; None         ; 11.490 ns  ; Block3:inst2|lpm_counter6:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3]      ; DCa[6]    ; clk        ;
; N/A   ; None         ; 11.480 ns  ; Block3:inst2|lpm_counter6:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1]      ; DCa[2]    ; clk        ;
; N/A   ; None         ; 11.448 ns  ; Block3:inst2|lpm_counter6:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0]      ; DCa[3]    ; clk        ;
; N/A   ; None         ; 11.436 ns  ; Block3:inst2|lpm_counter6:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0]      ; DCa[13]   ; clk        ;
; N/A   ; None         ; 11.412 ns  ; Block3:inst2|lpm_counter6:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0]      ; DCa[7]    ; clk        ;
; N/A   ; None         ; 11.392 ns  ; Block3:inst2|lpm_counter6:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0]      ; DCa[6]    ; clk        ;
; N/A   ; None         ; 11.352 ns  ; Block3:inst2|lpm_counter6:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2]      ; DCa[9]    ; clk        ;
; N/A   ; None         ; 11.341 ns  ; Block3:inst2|lpm_counter6:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2]      ; DCa[2]    ; clk        ;
; N/A   ; None         ; 11.203 ns  ; Block3:inst2|lpm_counter6:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3]      ; DCa[9]    ; clk        ;
; N/A   ; None         ; 11.192 ns  ; Block3:inst2|lpm_counter6:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3]      ; DCa[2]    ; clk        ;
; N/A   ; None         ; 11.103 ns  ; Block3:inst2|lpm_counter6:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0]      ; DCa[9]    ; clk        ;
; N/A   ; None         ; 11.093 ns  ; Block3:inst2|lpm_counter6:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0]      ; DCa[2]    ; clk        ;
; N/A   ; None         ; 8.695 ns   ; Block2:inst1|lpm_counter11:inst2|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0]    ; clk_out   ; clk        ;
; N/A   ; None         ; 8.659 ns   ; Block2:inst1|lpm_counter10:inst|lpm_counter:lpm_counter_component|cntr_a1j:auto_generated|safe_q[0]     ; clk_out   ; clk        ;
; N/A   ; None         ; 8.527 ns   ; Block2:inst1|lpm_counter10:inst|lpm_counter:lpm_counter_component|cntr_a1j:auto_generated|safe_q[1]     ; clk_out   ; clk        ;
; N/A   ; None         ; 8.379 ns   ; Block2:inst1|lpm_counter10:inst|lpm_counter:lpm_counter_component|cntr_a1j:auto_generated|safe_q[3]     ; clk_out   ; clk        ;
; N/A   ; None         ; 8.275 ns   ; Block2:inst1|lpm_counter10:inst|lpm_counter:lpm_counter_component|cntr_a1j:auto_generated|safe_q[2]     ; clk_out   ; clk        ;
; N/A   ; None         ; 8.178 ns   ; Block1Dop:inst3|lpm_counter12:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[1] ; clk_inDop ; clk        ;
; N/A   ; None         ; 8.100 ns   ; Block1Dop:inst3|lpm_counter12:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[7] ; clk_inDop ; clk        ;
; N/A   ; None         ; 8.028 ns   ; Block1Dop:inst3|lpm_counter12:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[0] ; clk_inDop ; clk        ;
; N/A   ; None         ; 7.809 ns   ; Block1Dop:inst3|lpm_counter12:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[6] ; clk_inDop ; clk        ;
; N/A   ; None         ; 7.712 ns   ; Block1Dop:inst3|lpm_counter12:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[5] ; clk_inDop ; clk        ;
; N/A   ; None         ; 7.672 ns   ; Block1Dop:inst3|lpm_counter12:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[3] ; clk_inDop ; clk        ;
; N/A   ; None         ; 7.407 ns   ; Block1Dop:inst3|lpm_counter12:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[2] ; clk_inDop ; clk        ;
; N/A   ; None         ; 7.002 ns   ; Block1Dop:inst3|lpm_counter12:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[4] ; clk_inDop ; clk        ;
; N/A   ; None         ; 5.774 ns   ; Block1:inst|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_b1j:auto_generated|safe_q[3]       ; clk_in    ; clk        ;
; N/A   ; None         ; 5.646 ns   ; Block1:inst|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_b1j:auto_generated|safe_q[0]       ; clk_in    ; clk        ;
; N/A   ; None         ; 5.501 ns   ; Block1:inst|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_b1j:auto_generated|safe_q[1]       ; clk_in    ; clk        ;
; N/A   ; None         ; 5.468 ns   ; Block1:inst|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_b1j:auto_generated|safe_q[2]       ; clk_in    ; clk        ;
+-------+--------------+------------+---------------------------------------------------------------------------------------------------------+-----------+------------+


+----------------------------------------------------------------+
; tpd                                                            ;
+-------+-------------------+-----------------+------+-----------+
; Slack ; Required P2P Time ; Actual P2P Time ; From ; To        ;
+-------+-------------------+-----------------+------+-----------+
; N/A   ; None              ; 10.479 ns       ; M[1] ; clk_inDop ;
; N/A   ; None              ; 10.288 ns       ; M[7] ; clk_inDop ;
; N/A   ; None              ; 10.246 ns       ; M[5] ; clk_inDop ;
; N/A   ; None              ; 10.035 ns       ; M[0] ; clk_inDop ;
; N/A   ; None              ; 9.705 ns        ; M[2] ; clk_inDop ;
; N/A   ; None              ; 9.582 ns        ; M[3] ; clk_inDop ;
; N/A   ; None              ; 9.576 ns        ; M[6] ; clk_inDop ;
; N/A   ; None              ; 8.866 ns        ; M[4] ; clk_inDop ;
+-------+-------------------+-----------------+------+-----------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Pulse Width Requirement (High)                                                                                                                                                                         ;
+---------------+-------------------------------------+-----------------------------------+------------+---------------------------------------------------------------------------------------------------------+
; Minimum Slack ; Required Minimum Pulse Width (High) ; Actual Minimum Pulse Width (High) ; From Clock ; To                                                                                                      ;
+---------------+-------------------------------------+-----------------------------------+------------+---------------------------------------------------------------------------------------------------------+
; -0.112 ns     ; 0.612 ns                            ; 0.500 ns                          ; clk        ; Block1Dop:inst3|lpm_counter12:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[1] ;
; -0.112 ns     ; 0.612 ns                            ; 0.500 ns                          ; clk        ; Block1Dop:inst3|lpm_counter12:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[6] ;
; -0.112 ns     ; 0.612 ns                            ; 0.500 ns                          ; clk        ; Block1Dop:inst3|lpm_counter12:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[7] ;
; -0.112 ns     ; 0.612 ns                            ; 0.500 ns                          ; clk        ; Block1Dop:inst3|lpm_counter12:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[0] ;
; -0.112 ns     ; 0.612 ns                            ; 0.500 ns                          ; clk        ; Block1Dop:inst3|lpm_counter12:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[2] ;
; -0.112 ns     ; 0.612 ns                            ; 0.500 ns                          ; clk        ; Block1Dop:inst3|lpm_counter12:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[4] ;
; -0.112 ns     ; 0.612 ns                            ; 0.500 ns                          ; clk        ; Block1Dop:inst3|lpm_counter12:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[5] ;
; -0.112 ns     ; 0.612 ns                            ; 0.500 ns                          ; clk        ; Block1Dop:inst3|lpm_counter12:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[3] ;
; -0.112 ns     ; 0.612 ns                            ; 0.500 ns                          ; clk        ; Block3:inst2|lpm_counter6:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0]      ;
; -0.112 ns     ; 0.612 ns                            ; 0.500 ns                          ; clk        ; Block2:inst1|lpm_counter10:inst|lpm_counter:lpm_counter_component|cntr_a1j:auto_generated|safe_q[0]     ;
; -0.112 ns     ; 0.612 ns                            ; 0.500 ns                          ; clk        ; Block2:inst1|lpm_counter11:inst2|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0]    ;
; -0.112 ns     ; 0.612 ns                            ; 0.500 ns                          ; clk        ; Block2:inst1|lpm_counter10:inst|lpm_counter:lpm_counter_component|cntr_a1j:auto_generated|safe_q[1]     ;
; -0.112 ns     ; 0.612 ns                            ; 0.500 ns                          ; clk        ; Block2:inst1|lpm_counter10:inst|lpm_counter:lpm_counter_component|cntr_a1j:auto_generated|safe_q[3]     ;
; -0.112 ns     ; 0.612 ns                            ; 0.500 ns                          ; clk        ; Block2:inst1|lpm_counter10:inst|lpm_counter:lpm_counter_component|cntr_a1j:auto_generated|safe_q[2]     ;
; -0.112 ns     ; 0.612 ns                            ; 0.500 ns                          ; clk        ; Block1:inst|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_b1j:auto_generated|safe_q[3]       ;
; -0.112 ns     ; 0.612 ns                            ; 0.500 ns                          ; clk        ; Block1:inst|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_b1j:auto_generated|safe_q[2]       ;
; -0.112 ns     ; 0.612 ns                            ; 0.500 ns                          ; clk        ; Block1:inst|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_b1j:auto_generated|safe_q[1]       ;
; -0.112 ns     ; 0.612 ns                            ; 0.500 ns                          ; clk        ; Block1:inst|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_b1j:auto_generated|safe_q[0]       ;
; -0.112 ns     ; 0.612 ns                            ; 0.500 ns                          ; clk        ; Block3:inst2|lpm_counter6:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1]      ;
; -0.112 ns     ; 0.612 ns                            ; 0.500 ns                          ; clk        ; Block3:inst2|lpm_counter6:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3]      ;
; -0.112 ns     ; 0.612 ns                            ; 0.500 ns                          ; clk        ; Block3:inst2|lpm_counter6:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2]      ;
+---------------+-------------------------------------+-----------------------------------+------------+---------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Pulse Width Requirement (Low)                                                                                                                                                                        ;
+---------------+------------------------------------+----------------------------------+------------+---------------------------------------------------------------------------------------------------------+
; Minimum Slack ; Required Minimum Pulse Width (Low) ; Actual Minimum Pulse Width (Low) ; From Clock ; To                                                                                                      ;
+---------------+------------------------------------+----------------------------------+------------+---------------------------------------------------------------------------------------------------------+
; -0.112 ns     ; 0.612 ns                           ; 0.500 ns                         ; clk        ; Block1Dop:inst3|lpm_counter12:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[1] ;
; -0.112 ns     ; 0.612 ns                           ; 0.500 ns                         ; clk        ; Block1Dop:inst3|lpm_counter12:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[6] ;
; -0.112 ns     ; 0.612 ns                           ; 0.500 ns                         ; clk        ; Block1Dop:inst3|lpm_counter12:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[7] ;
; -0.112 ns     ; 0.612 ns                           ; 0.500 ns                         ; clk        ; Block1Dop:inst3|lpm_counter12:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[0] ;
; -0.112 ns     ; 0.612 ns                           ; 0.500 ns                         ; clk        ; Block1Dop:inst3|lpm_counter12:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[2] ;
; -0.112 ns     ; 0.612 ns                           ; 0.500 ns                         ; clk        ; Block1Dop:inst3|lpm_counter12:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[4] ;
; -0.112 ns     ; 0.612 ns                           ; 0.500 ns                         ; clk        ; Block1Dop:inst3|lpm_counter12:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[5] ;
; -0.112 ns     ; 0.612 ns                           ; 0.500 ns                         ; clk        ; Block1Dop:inst3|lpm_counter12:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[3] ;
; -0.112 ns     ; 0.612 ns                           ; 0.500 ns                         ; clk        ; Block3:inst2|lpm_counter6:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0]      ;
; -0.112 ns     ; 0.612 ns                           ; 0.500 ns                         ; clk        ; Block2:inst1|lpm_counter10:inst|lpm_counter:lpm_counter_component|cntr_a1j:auto_generated|safe_q[0]     ;
; -0.112 ns     ; 0.612 ns                           ; 0.500 ns                         ; clk        ; Block2:inst1|lpm_counter11:inst2|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0]    ;
; -0.112 ns     ; 0.612 ns                           ; 0.500 ns                         ; clk        ; Block2:inst1|lpm_counter10:inst|lpm_counter:lpm_counter_component|cntr_a1j:auto_generated|safe_q[1]     ;
; -0.112 ns     ; 0.612 ns                           ; 0.500 ns                         ; clk        ; Block2:inst1|lpm_counter10:inst|lpm_counter:lpm_counter_component|cntr_a1j:auto_generated|safe_q[3]     ;
; -0.112 ns     ; 0.612 ns                           ; 0.500 ns                         ; clk        ; Block2:inst1|lpm_counter10:inst|lpm_counter:lpm_counter_component|cntr_a1j:auto_generated|safe_q[2]     ;
; -0.112 ns     ; 0.612 ns                           ; 0.500 ns                         ; clk        ; Block1:inst|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_b1j:auto_generated|safe_q[3]       ;
; -0.112 ns     ; 0.612 ns                           ; 0.500 ns                         ; clk        ; Block1:inst|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_b1j:auto_generated|safe_q[2]       ;
; -0.112 ns     ; 0.612 ns                           ; 0.500 ns                         ; clk        ; Block1:inst|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_b1j:auto_generated|safe_q[1]       ;
; -0.112 ns     ; 0.612 ns                           ; 0.500 ns                         ; clk        ; Block1:inst|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_b1j:auto_generated|safe_q[0]       ;
; -0.112 ns     ; 0.612 ns                           ; 0.500 ns                         ; clk        ; Block3:inst2|lpm_counter6:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1]      ;
; -0.112 ns     ; 0.612 ns                           ; 0.500 ns                         ; clk        ; Block3:inst2|lpm_counter6:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3]      ;
; -0.112 ns     ; 0.612 ns                           ; 0.500 ns                         ; clk        ; Block3:inst2|lpm_counter6:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2]      ;
+---------------+------------------------------------+----------------------------------+------------+---------------------------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition
    Info: Processing started: Fri Sep 24 17:21:39 2021
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Lab2WithBlocks -c Lab2WithBlocks --timing_analysis_only
Warning: Found 13 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "Block1:inst|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_b1j:auto_generated|safe_q[0]" as buffer
    Info: Detected gated clock "Block1:inst|lpm_decode1:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode21w[1]~0" as buffer
    Info: Detected ripple clock "Block1:inst|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_b1j:auto_generated|safe_q[1]" as buffer
    Info: Detected gated clock "Block1:inst|inst16~0" as buffer
    Info: Detected ripple clock "Block1:inst|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_b1j:auto_generated|safe_q[2]" as buffer
    Info: Detected ripple clock "Block1:inst|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_b1j:auto_generated|safe_q[3]" as buffer
    Info: Detected gated clock "Block1:inst|inst16" as buffer
    Info: Detected ripple clock "Block2:inst1|lpm_counter10:inst|lpm_counter:lpm_counter_component|cntr_a1j:auto_generated|safe_q[2]" as buffer
    Info: Detected ripple clock "Block2:inst1|lpm_counter10:inst|lpm_counter:lpm_counter_component|cntr_a1j:auto_generated|safe_q[3]" as buffer
    Info: Detected ripple clock "Block2:inst1|lpm_counter10:inst|lpm_counter:lpm_counter_component|cntr_a1j:auto_generated|safe_q[1]" as buffer
    Info: Detected ripple clock "Block2:inst1|lpm_counter11:inst2|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0]" as buffer
    Info: Detected ripple clock "Block2:inst1|lpm_counter10:inst|lpm_counter:lpm_counter_component|cntr_a1j:auto_generated|safe_q[0]" as buffer
    Info: Detected gated clock "Block2:inst1|inst7" as buffer
Info: Slack time is -1.384 ns for clock "clk" between source register "Block2:inst1|lpm_counter10:inst|lpm_counter:lpm_counter_component|cntr_a1j:auto_generated|safe_q[0]" and destination register "Block2:inst1|lpm_counter10:inst|lpm_counter:lpm_counter_component|cntr_a1j:auto_generated|safe_q[2]"
    Info: Fmax is 419.46 MHz (period= 2.384 ns)
    Info: + Largest register to register requirement is 0.393 ns
        Info: + Setup relationship between source and destination is 1.000 ns
            Info: + Latch edge is 1.500 ns
                Info: Clock period of Destination clock "clk" is 1.000 ns with inverted offset of 0.500 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 0.500 ns
                Info: Clock period of Source clock "clk" is 1.000 ns with inverted offset of 0.500 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is -0.423 ns
            Info: + Shortest clock path from clock "clk" to destination register is 3.562 ns
                Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 5; CLK Node = 'clk'
                Info: 2: + IC(0.577 ns) + CELL(0.712 ns) = 2.143 ns; Loc. = LCFF_X1_Y10_N7; Fanout = 6; REG Node = 'Block1:inst|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_b1j:auto_generated|safe_q[3]'
                Info: 3: + IC(0.341 ns) + CELL(0.228 ns) = 2.712 ns; Loc. = LCCOMB_X2_Y10_N12; Fanout = 6; COMB Node = 'Block1:inst|inst16'
                Info: 4: + IC(0.232 ns) + CELL(0.618 ns) = 3.562 ns; Loc. = LCFF_X2_Y10_N21; Fanout = 5; REG Node = 'Block2:inst1|lpm_counter10:inst|lpm_counter:lpm_counter_component|cntr_a1j:auto_generated|safe_q[2]'
                Info: Total cell delay = 2.412 ns ( 67.71 % )
                Info: Total interconnect delay = 1.150 ns ( 32.29 % )
            Info: - Longest clock path from clock "clk" to source register is 3.985 ns
                Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 5; CLK Node = 'clk'
                Info: 2: + IC(0.577 ns) + CELL(0.712 ns) = 2.143 ns; Loc. = LCFF_X1_Y10_N7; Fanout = 6; REG Node = 'Block1:inst|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_b1j:auto_generated|safe_q[3]'
                Info: 3: + IC(0.239 ns) + CELL(0.154 ns) = 2.536 ns; Loc. = LCCOMB_X1_Y10_N26; Fanout = 1; COMB Node = 'Block1:inst|lpm_decode1:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode21w[1]~0'
                Info: 4: + IC(0.200 ns) + CELL(0.053 ns) = 2.789 ns; Loc. = LCCOMB_X1_Y10_N16; Fanout = 1; COMB Node = 'Block1:inst|inst16~0'
                Info: 5: + IC(0.293 ns) + CELL(0.053 ns) = 3.135 ns; Loc. = LCCOMB_X2_Y10_N12; Fanout = 6; COMB Node = 'Block1:inst|inst16'
                Info: 6: + IC(0.232 ns) + CELL(0.618 ns) = 3.985 ns; Loc. = LCFF_X2_Y10_N17; Fanout = 5; REG Node = 'Block2:inst1|lpm_counter10:inst|lpm_counter:lpm_counter_component|cntr_a1j:auto_generated|safe_q[0]'
                Info: Total cell delay = 2.444 ns ( 61.33 % )
                Info: Total interconnect delay = 1.541 ns ( 38.67 % )
        Info: - Micro clock to output delay of source is 0.094 ns
        Info: - Micro setup delay of destination is 0.090 ns
    Info: - Longest register to register delay is 1.777 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X2_Y10_N17; Fanout = 5; REG Node = 'Block2:inst1|lpm_counter10:inst|lpm_counter:lpm_counter_component|cntr_a1j:auto_generated|safe_q[0]'
        Info: 2: + IC(0.000 ns) + CELL(0.458 ns) = 0.458 ns; Loc. = LCCOMB_X2_Y10_N16; Fanout = 2; COMB Node = 'Block2:inst1|lpm_counter10:inst|lpm_counter:lpm_counter_component|cntr_a1j:auto_generated|counter_comb_bita0~COUT'
        Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 0.493 ns; Loc. = LCCOMB_X2_Y10_N18; Fanout = 2; COMB Node = 'Block2:inst1|lpm_counter10:inst|lpm_counter:lpm_counter_component|cntr_a1j:auto_generated|counter_comb_bita1~COUT'
        Info: 4: + IC(0.000 ns) + CELL(0.035 ns) = 0.528 ns; Loc. = LCCOMB_X2_Y10_N20; Fanout = 2; COMB Node = 'Block2:inst1|lpm_counter10:inst|lpm_counter:lpm_counter_component|cntr_a1j:auto_generated|counter_comb_bita2~COUT'
        Info: 5: + IC(0.000 ns) + CELL(0.035 ns) = 0.563 ns; Loc. = LCCOMB_X2_Y10_N22; Fanout = 1; COMB Node = 'Block2:inst1|lpm_counter10:inst|lpm_counter:lpm_counter_component|cntr_a1j:auto_generated|counter_comb_bita3~COUT'
        Info: 6: + IC(0.000 ns) + CELL(0.125 ns) = 0.688 ns; Loc. = LCCOMB_X2_Y10_N24; Fanout = 1; COMB Node = 'Block2:inst1|lpm_counter10:inst|lpm_counter:lpm_counter_component|cntr_a1j:auto_generated|counter_comb_bita3~1'
        Info: 7: + IC(0.322 ns) + CELL(0.053 ns) = 1.063 ns; Loc. = LCCOMB_X2_Y10_N14; Fanout = 4; COMB Node = 'Block2:inst1|lpm_counter10:inst|lpm_counter:lpm_counter_component|cntr_a1j:auto_generated|cout_actual'
        Info: 8: + IC(0.211 ns) + CELL(0.503 ns) = 1.777 ns; Loc. = LCFF_X2_Y10_N21; Fanout = 5; REG Node = 'Block2:inst1|lpm_counter10:inst|lpm_counter:lpm_counter_component|cntr_a1j:auto_generated|safe_q[2]'
        Info: Total cell delay = 1.244 ns ( 70.01 % )
        Info: Total interconnect delay = 0.533 ns ( 29.99 % )
Warning: Can't achieve timing requirement Clock Setup: 'clk' along 53 path(s). See Report window for details.
Warning: Clock period specified in clock requirement for clock "clk" must be greater than or equal to the I/O edge rate limit of 2.000 ns in the currently selected device
Info: Minimum slack time is -289 ps for clock "clk" between source register "Block3:inst2|lpm_counter6:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2]" and destination register "Block3:inst2|lpm_counter6:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2]"
    Info: + Shortest register to register delay is 0.609 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X25_Y12_N5; Fanout = 18; REG Node = 'Block3:inst2|lpm_counter6:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2]'
        Info: 2: + IC(0.000 ns) + CELL(0.512 ns) = 0.512 ns; Loc. = LCCOMB_X25_Y12_N4; Fanout = 1; COMB Node = 'Block3:inst2|lpm_counter6:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|counter_comb_bita2'
        Info: 3: + IC(0.000 ns) + CELL(0.097 ns) = 0.609 ns; Loc. = LCFF_X25_Y12_N5; Fanout = 18; REG Node = 'Block3:inst2|lpm_counter6:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2]'
        Info: Total cell delay = 0.609 ns ( 100.00 % )
    Info: - Smallest register to register requirement is 0.898 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "clk" is 1.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "clk" is 1.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.843 ns
            Info: + Longest clock path from clock "clk" to destination register is 7.445 ns
                Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 5; CLK Node = 'clk'
                Info: 2: + IC(0.577 ns) + CELL(0.712 ns) = 2.143 ns; Loc. = LCFF_X1_Y10_N7; Fanout = 6; REG Node = 'Block1:inst|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_b1j:auto_generated|safe_q[3]'
                Info: 3: + IC(0.239 ns) + CELL(0.154 ns) = 2.536 ns; Loc. = LCCOMB_X1_Y10_N26; Fanout = 1; COMB Node = 'Block1:inst|lpm_decode1:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode21w[1]~0'
                Info: 4: + IC(0.200 ns) + CELL(0.053 ns) = 2.789 ns; Loc. = LCCOMB_X1_Y10_N16; Fanout = 1; COMB Node = 'Block1:inst|inst16~0'
                Info: 5: + IC(0.293 ns) + CELL(0.053 ns) = 3.135 ns; Loc. = LCCOMB_X2_Y10_N12; Fanout = 6; COMB Node = 'Block1:inst|inst16'
                Info: 6: + IC(0.325 ns) + CELL(0.712 ns) = 4.172 ns; Loc. = LCFF_X3_Y10_N21; Fanout = 2; REG Node = 'Block2:inst1|lpm_counter11:inst2|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0]'
                Info: 7: + IC(0.333 ns) + CELL(0.272 ns) = 4.777 ns; Loc. = LCCOMB_X2_Y10_N0; Fanout = 2; COMB Node = 'Block2:inst1|inst7'
                Info: 8: + IC(1.376 ns) + CELL(0.000 ns) = 6.153 ns; Loc. = CLKCTRL_G1; Fanout = 4; COMB Node = 'Block2:inst1|inst7~clkctrl'
                Info: 9: + IC(0.674 ns) + CELL(0.618 ns) = 7.445 ns; Loc. = LCFF_X25_Y12_N5; Fanout = 18; REG Node = 'Block3:inst2|lpm_counter6:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2]'
                Info: Total cell delay = 3.428 ns ( 46.04 % )
                Info: Total interconnect delay = 4.017 ns ( 53.96 % )
            Info: - Shortest clock path from clock "clk" to source register is 6.602 ns
                Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 5; CLK Node = 'clk'
                Info: 2: + IC(0.577 ns) + CELL(0.712 ns) = 2.143 ns; Loc. = LCFF_X1_Y10_N7; Fanout = 6; REG Node = 'Block1:inst|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_b1j:auto_generated|safe_q[3]'
                Info: 3: + IC(0.341 ns) + CELL(0.228 ns) = 2.712 ns; Loc. = LCCOMB_X2_Y10_N12; Fanout = 6; COMB Node = 'Block1:inst|inst16'
                Info: 4: + IC(0.232 ns) + CELL(0.712 ns) = 3.656 ns; Loc. = LCFF_X2_Y10_N21; Fanout = 5; REG Node = 'Block2:inst1|lpm_counter10:inst|lpm_counter:lpm_counter_component|cntr_a1j:auto_generated|safe_q[2]'
                Info: 5: + IC(0.225 ns) + CELL(0.053 ns) = 3.934 ns; Loc. = LCCOMB_X2_Y10_N0; Fanout = 2; COMB Node = 'Block2:inst1|inst7'
                Info: 6: + IC(1.376 ns) + CELL(0.000 ns) = 5.310 ns; Loc. = CLKCTRL_G1; Fanout = 4; COMB Node = 'Block2:inst1|inst7~clkctrl'
                Info: 7: + IC(0.674 ns) + CELL(0.618 ns) = 6.602 ns; Loc. = LCFF_X25_Y12_N5; Fanout = 18; REG Node = 'Block3:inst2|lpm_counter6:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2]'
                Info: Total cell delay = 3.177 ns ( 48.12 % )
                Info: Total interconnect delay = 3.425 ns ( 51.88 % )
        Info: - Micro clock to output delay of source is 0.094 ns
        Info: + Micro hold delay of destination is 0.149 ns
Warning: Can't achieve minimum setup and hold requirement clk along 11 path(s). See Report window for details.
Info: tco from clock "clk" to destination pin "DCa[14]" through register "Block3:inst2|lpm_counter6:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2]" is 12.455 ns
    Info: + Longest clock path from clock "clk" to source register is 7.445 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 5; CLK Node = 'clk'
        Info: 2: + IC(0.577 ns) + CELL(0.712 ns) = 2.143 ns; Loc. = LCFF_X1_Y10_N7; Fanout = 6; REG Node = 'Block1:inst|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_b1j:auto_generated|safe_q[3]'
        Info: 3: + IC(0.239 ns) + CELL(0.154 ns) = 2.536 ns; Loc. = LCCOMB_X1_Y10_N26; Fanout = 1; COMB Node = 'Block1:inst|lpm_decode1:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode21w[1]~0'
        Info: 4: + IC(0.200 ns) + CELL(0.053 ns) = 2.789 ns; Loc. = LCCOMB_X1_Y10_N16; Fanout = 1; COMB Node = 'Block1:inst|inst16~0'
        Info: 5: + IC(0.293 ns) + CELL(0.053 ns) = 3.135 ns; Loc. = LCCOMB_X2_Y10_N12; Fanout = 6; COMB Node = 'Block1:inst|inst16'
        Info: 6: + IC(0.325 ns) + CELL(0.712 ns) = 4.172 ns; Loc. = LCFF_X3_Y10_N21; Fanout = 2; REG Node = 'Block2:inst1|lpm_counter11:inst2|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0]'
        Info: 7: + IC(0.333 ns) + CELL(0.272 ns) = 4.777 ns; Loc. = LCCOMB_X2_Y10_N0; Fanout = 2; COMB Node = 'Block2:inst1|inst7'
        Info: 8: + IC(1.376 ns) + CELL(0.000 ns) = 6.153 ns; Loc. = CLKCTRL_G1; Fanout = 4; COMB Node = 'Block2:inst1|inst7~clkctrl'
        Info: 9: + IC(0.674 ns) + CELL(0.618 ns) = 7.445 ns; Loc. = LCFF_X25_Y12_N5; Fanout = 18; REG Node = 'Block3:inst2|lpm_counter6:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2]'
        Info: Total cell delay = 3.428 ns ( 46.04 % )
        Info: Total interconnect delay = 4.017 ns ( 53.96 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Longest register to pin delay is 4.916 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X25_Y12_N5; Fanout = 18; REG Node = 'Block3:inst2|lpm_counter6:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2]'
        Info: 2: + IC(1.006 ns) + CELL(0.378 ns) = 1.384 ns; Loc. = LCCOMB_X14_Y12_N14; Fanout = 1; COMB Node = 'Block3:inst2|lpm_decode8:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode152w[3]~0'
        Info: 3: + IC(1.388 ns) + CELL(2.144 ns) = 4.916 ns; Loc. = PIN_N22; Fanout = 0; PIN Node = 'DCa[14]'
        Info: Total cell delay = 2.522 ns ( 51.30 % )
        Info: Total interconnect delay = 2.394 ns ( 48.70 % )
Info: Longest tpd from source pin "M[1]" to destination pin "clk_inDop" is 10.479 ns
    Info: 1: + IC(0.000 ns) + CELL(0.809 ns) = 0.809 ns; Loc. = PIN_AA12; Fanout = 3; PIN Node = 'M[1]'
    Info: 2: + IC(4.313 ns) + CELL(0.357 ns) = 5.479 ns; Loc. = LCCOMB_X18_Y19_N10; Fanout = 1; COMB Node = 'Block1Dop:inst3|lpm_compare0:inst|lpm_compare:lpm_compare_component|cmpr_mig:auto_generated|op_1~0'
    Info: 3: + IC(0.233 ns) + CELL(0.272 ns) = 5.984 ns; Loc. = LCCOMB_X18_Y19_N4; Fanout = 1; COMB Node = 'Block1Dop:inst3|lpm_compare0:inst|lpm_compare:lpm_compare_component|cmpr_mig:auto_generated|op_1~1'
    Info: 4: + IC(0.341 ns) + CELL(0.357 ns) = 6.682 ns; Loc. = LCCOMB_X19_Y19_N24; Fanout = 1; COMB Node = 'Block1Dop:inst3|lpm_compare0:inst|lpm_compare:lpm_compare_component|cmpr_mig:auto_generated|op_1~4'
    Info: 5: + IC(1.799 ns) + CELL(1.998 ns) = 10.479 ns; Loc. = PIN_Y12; Fanout = 0; PIN Node = 'clk_inDop'
    Info: Total cell delay = 3.793 ns ( 36.20 % )
    Info: Total interconnect delay = 6.686 ns ( 63.80 % )
Warning: Can't achieve timing requirement Minimum Pulse Width Requirement (High) along 21 path(s). See Report window for details.
Warning: Can't achieve timing requirement Minimum Pulse Width Requirement (Low) along 21 path(s). See Report window for details.
Info: Minimum pulse width minimum slack time is -0.112 ns between clock "clk" and destination register "Block1Dop:inst3|lpm_counter12:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[1]"
    Info: + inverted clock path from clock "clk" to destination has high pulse width of 0.500 ns
        Info: Clock period of Source clock "clk" is 1.000 ns with inverted offset of 0.500 ns and duty cycle of 50
    Info: - Register "Block1Dop:inst3|lpm_counter12:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[1]" has a high minimum pulse width requirement of 0.612 ns
Info: Minimum pulse width minimum slack time is -0.112 ns between clock "clk" and destination register "Block1Dop:inst3|lpm_counter12:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[1]"
    Info: + inverted clock path from clock "clk" to destination has low pulse width of 0.500 ns
        Info: Clock period of Source clock "clk" is 1.000 ns with inverted offset of 0.500 ns and duty cycle of 50
    Info: - Register "Block1Dop:inst3|lpm_counter12:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[1]" has a low minimum pulse width requirement of 0.612 ns
Critical Warning: Timing requirements for slow timing model timing analysis were not met. See Report window for details.
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 7 warnings
    Info: Peak virtual memory: 174 megabytes
    Info: Processing ended: Fri Sep 24 17:21:39 2021
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


