[38;1m$ [0m
[38;1m$ [0m
[38;1m$ [0m
[38;1m$ [0m
[38;1m$ !rm -rf biuart[0m
[38;1m$ project.create biuart[0m
Project biuart created
[38;1m$ project.selectplatform apf9328[0m
Component platform added as apf9328
Component imx9328_wb16_wrapper added as imx9328_wb16_wrapper00
Component rstgen_syscon added as rstgen_syscon00
Component irq_mngr added as irq_mngr00
setting base address 0x0 for  irq_mngr00.swb16

Platform apf9328 selected
[38;1m$ project.addinstance components.uart16550.wb16 uart00[0m
Component uart16550 added as uart00

[38;1m$ project.addinstance components.uart16550.wb16 uart01[0m
Component uart16550 added as uart01

[38;1m$ [0m
[38;1m$ project.connectpin uart00.uart.srx_pad_i uart01.uart.stx_pad_o [0m
pin connected
[38;1m$ project.connectpin uart00.uart.stx_pad_o uart01.uart.srx_pad_i[0m
pin connected
[38;1m$ [0m
[38;1m$ project.connectpin uart00.uart.ri_pad_i  apf9328.fpga.IO_L22N_2[0m
pin connected
[38;1m$ project.connectpin uart00.uart.rts_pad_o apf9328.fpga.IO_L22P_2[0m
pin connected
[38;1m$ project.connectpin uart00.uart.dsr_pad_i apf9328.fpga.IO_L23N_2[0m
pin connected
[38;1m$ project.connectpin uart00.uart.dtr_pad_o apf9328.fpga.IO_L23P_2[0m
pin connected
[38;1m$ project.connectpin uart00.uart.cts_pad_i apf9328.fpga.IO_L24N_2[0m
pin connected
[38;1m$ project.connectpin uart00.uart.dcd_pad_i apf9328.fpga.IO_L24P_2[0m
pin connected
[38;1m$ project.connectpin uart01.uart.ri_pad_i  apf9328.fpga.IO_L40N_2[0m
pin connected
[38;1m$ project.connectpin uart01.uart.rts_pad_o apf9328.fpga.IO_L40P_2[0m
pin connected
[38;1m$ project.connectpin uart01.uart.dsr_pad_i apf9328.fpga.IO_L40N_3[0m
pin connected
[38;1m$ project.connectpin uart01.uart.dtr_pad_o apf9328.fpga.IO_L40P_3[0m
pin connected
[38;1m$ project.connectpin uart01.uart.cts_pad_i apf9328.fpga.IO_L01P_5[0m
pin connected
[38;1m$ project.connectpin uart01.uart.dcd_pad_i apf9328.fpga.IO_5[0m
pin connected
[38;1m$ [0m
[38;1m$ project.connectpin uart00.interrupt.int_o irq_mngr00.irq.irqport.0[0m
pin connected
[38;1m$ project.connectpin uart01.interrupt.int_o irq_mngr00.irq.irqport.1[0m
pin connected
[38;1m$ [0m
[38;1m$ project.autoconnectbus[0m
[34;7m[INFO][0m   : [34;1mBus connection for irq_mngr00.swb16 already exists[0m
setting base address 0x20 for  uart00.swb16
setting base address 0x40 for  uart01.swb16
Bus connected

[38;1m$ project.intercon imx9328_wb16_wrapper00.mwb16[0m
Intercon with name : imx9328_wb16_wrapper00_mwb16_intercon Done
Component imx9328_wb16_wrapper00_mwb16 added as imx9328_wb16_wrapper00_mwb16_intercon

[38;1m$ project.top[0m

Top generated with name : top_biuart.vhd
[38;1m$ project.report[0m

report : 
* Master interfaces mapping:

  imx9328_wb16_wrapper00.mwb16:
    irq_mngr00.swb16:
      0x00 : irq_mngr_mask
      0x02 : irq_mngr_pending_ack
      0x04 : id
    uart00.swb16:
      0x20 : TXRX_DLL
      0x22 : IEN_DLH
      0x24 : II_FIFO
      0x26 : LCR
      0x28 : MC
      0x2a : LS
      0x2c : MS
      0x30 : id
    uart01.swb16:
      0x40 : TXRX_DLL
      0x42 : IEN_DLH
      0x44 : II_FIFO
      0x46 : LCR
      0x48 : MC
      0x4a : LS
      0x4c : MS
      0x50 : id

[38;1m$ project.synthesis.selecttoolchain ise[0m
[38;1m$ project.synthesis.generateproject[0m
Make directory for imx9328_wb16_wrapper
Make directory for rstgen_syscon
Make directory for irq_mngr
Make directory for uart16550
Make directory for imx9328_wb16_wrapper00_mwb16

Constraint file generated with name :/home/fabien/periphondemand/periphondemand/tests/biuart/synthesis/biuart.ucf

TCL script generated with name : biuart.tcl

[38;1m$ project.driver.selecttoolchain armadeus[0m
[38;1m$ project.driver.generateproject[0m
No driver for imx9328_wb16_wrapper
No driver for rstgen_syscon
Create directory for irq_mngr driver
Create directory for uart16550 driver
No driver for imx9328_wb16_wrapper00_mwb16
Copy and fill template for irq_mngr
Copy and fill template for uart16550

[38;1m$ project.driver.selectprojecttree ~/armadeus/target/linux/modules/fpga/POD[0m

[38;1m$ project.driver.copydrivers[0m

[38;1m$ [0m
[38;1m$ [0m
[38;1m$ [0m
[38;1m$ [0m
[38;1m$ [0m
[38;1m$ [0m
[38;1m$ [0m
[38;1m$ [0m
[38;1m$ [0m
[38;1m$ [0m
