cell { name: "edb_top/la0/la_trig_mask[44]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/word_count[13]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/register_conn[66][52]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/la_trig_mask[60]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/bit_count[2]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "cnt[17]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top/la0/la_trig_mask[36]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/cap_fifo_din_tu[4]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/la_trig_mask[52]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/la_trig_mask[4]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/address_counter[5]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/address_counter[21]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/debug_hub_inst/edb_top/edb_user_dr[27]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/word_count[5]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/la_trig_mask[15]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/axi_crc_i/edb_top/la0/crc_data_out[26]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/register_conn[66][20]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/la_trig_mask[40]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/data_out_shift_reg[54]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/la_trig_mask[48]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/data_out_shift_reg[37]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/la_trig_mask[56]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/la_biu_inst/pos_counter[15]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/address_counter[1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/la_resetn~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/address_counter[9]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/address_counter[17]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/la_trig_pos[16]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/opcode[1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/debug_hub_inst/edb_top/edb_user_dr[48]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/word_count[1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/debug_hub_inst/edb_top/edb_user_dr[62]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/word_count[9]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/register_conn[65][56]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/data_out_shift_reg[2]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[3]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top/la0/la_biu_inst/edb_top/la0/data_from_biu[5]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/la_biu_inst/row_addr[1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/la_trig_mask[38]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/register_conn[66][36]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/la_trig_mask[42]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/data_out_shift_reg[51]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/la_trig_mask[46]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/cap_fifo_din_p1[5]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/la_trig_mask[50]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/GEN_PROBE[0].compare_unit_inst/exp1[6]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/la_trig_mask[54]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/cap_fifo_din_tu[2]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/la_trig_mask[58]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/data_out_shift_reg[21]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/la_trig_mask[62]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/la_biu_inst/axi_fsm_state[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/address_counter[3]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/axi_crc_i/edb_top/la0/crc_data_out[18]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/address_counter[7]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/data_out_shift_reg[7]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/address_counter[11]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/address_counter[15]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/internal_register_select[12]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/address_counter[19]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "cnt[8]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top/la0/address_counter[23]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/debug_hub_inst/edb_top/edb_user_dr[11]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/opcode[3]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/debug_hub_inst/edb_top/edb_user_dr[45]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/bit_count[4]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/register_conn[65][21]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/word_count[3]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/debug_hub_inst/edb_top/edb_user_dr[65]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/word_count[7]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/la_trig_mask[26]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/word_count[11]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/register_conn[65][62]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/word_count[15]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/register_conn[65][61]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/register_conn[66][7]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/axi_crc_i/edb_top/la0/crc_data_out[24]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[5]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top/la0/la_biu_inst/edb_top/la0/data_from_biu[4]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/la_trig_mask[35]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/axi_crc_i/edb_top/la0/crc_data_out[8]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/la_trig_mask[37]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/register_conn[66][28]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/la_trig_mask[39]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/la_trig_mask[5]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/la_trig_mask[41]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/register_conn[66][44]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/la_trig_mask[43]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/la_trig_pattern[1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/la_trig_mask[45]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/register_conn[66][60]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/la_trig_mask[47]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/data_out_shift_reg[46]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/la_trig_mask[49]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/la_trig_pos[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/la_trig_mask[51]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/GEN_PROBE[0].compare_unit_inst/exp1[7]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/la_trig_mask[53]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/cap_fifo_din_cu[2]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/la_trig_mask[55]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/data_out_shift_reg[38]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/la_trig_mask[57]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/data_out_shift_reg[61]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/la_trig_mask[59]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/la_biu_inst/pos_counter[3]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/la_trig_mask[61]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/axi_crc_i/edb_top/la0/crc_data_out[3]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/la_trig_mask[63]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/la_trig_mask[7]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/address_counter[2]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/data_out_shift_reg[14]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/address_counter[4]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/axi_crc_i/edb_top/la0/crc_data_out[17]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/address_counter[6]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[7]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top/la0/address_counter[8]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/data_out_shift_reg[5]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/address_counter[10]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "cnt[9]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top/la0/address_counter[12]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/address_counter[14]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/internal_register_select[4]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/address_counter[16]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/register_conn[65][60]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/address_counter[18]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/la_trig_pos[8]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/address_counter[20]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/register_conn[65][48]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/address_counter[22]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/debug_hub_inst/edb_top/edb_user_dr[3]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/address_counter[24]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/debug_hub_inst/edb_top/edb_user_dr[69]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/opcode[2]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/debug_hub_inst/edb_top/edb_user_dr[19]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/bit_count[1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/register_conn[65][25]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/bit_count[3]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/debug_hub_inst/edb_top/edb_user_dr[35]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/bit_count[5]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/register_conn[65][20]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/word_count[2]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/debug_hub_inst/edb_top/edb_user_dr[52]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/word_count[4]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/la_trig_mask[18]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/word_count[6]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/register_conn[65][11]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/word_count[8]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/debug_hub_inst/edb_top/edb_user_dr[70]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/word_count[10]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/register_conn[65][49]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/word_count[12]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[5]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top/la0/word_count[14]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "cnt[24]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top/la0/data_out_shift_reg[1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/data_out_shift_reg[3]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/register_conn[66][3]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/axi_crc_i/edb_top/la0/crc_data_out[30]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/cap_fifo_din[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[6]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[10]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[4]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[1]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top/la0/la_biu_inst/edb_top/la0/data_from_biu[3]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/register_conn[66][14]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/register_conn[66][16]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/register_conn[66][18]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/la_biu_inst/pos_counter[5]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/register_conn[66][22]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/register_conn[66][24]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/register_conn[66][26]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/la_biu_inst/edb_top/la0/data_from_biu[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/register_conn[66][30]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/register_conn[66][32]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/register_conn[66][34]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/module_state[2]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/register_conn[66][38]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/register_conn[66][40]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/register_conn[66][42]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/la_biu_inst/pos_counter[1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/register_conn[66][46]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/register_conn[66][48]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/register_conn[66][50]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/data_out_shift_reg[24]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/register_conn[66][54]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/register_conn[66][56]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/register_conn[66][58]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/la_trig_mask[1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/register_conn[66][62]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/cap_fifo_din_p1[1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/cap_fifo_din_p1[3]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/GEN_PROBE[0].compare_unit_inst/exp2[4]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/cap_fifo_din_p1[7]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/GEN_PROBE[0].compare_unit_inst/exp3[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/GEN_PROBE[0].compare_unit_inst/exp5[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/GEN_PROBE[0].compare_unit_inst/exp2[3]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/data_out_shift_reg[41]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/data_out_shift_reg[42]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/GEN_PROBE[0].compare_unit_inst/exp2[6]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/la_trig_mask[2]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/GEN_PROBE[0].compare_unit_inst/exp1[4]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/data_out_shift_reg[36]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/data_out_shift_reg[47]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/data_out_shift_reg[52]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/data_out_shift_reg[34]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/cap_fifo_din_cu[4]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/cap_fifo_din_tu[1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/data_out_shift_reg[28]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/cap_fifo_din_cu[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/la_biu_inst/run_trig_imdt_p2~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/data_out_shift_reg[29]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/cap_fifo_din_p1[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/la_biu_inst/edb_top/la0/register_conn[0][0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/data_out_shift_reg[26]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/la_biu_inst/run_trig_p2~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/axi_crc_i/edb_top/la0/crc_data_out[14]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/module_state[3]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/la_biu_inst/str_sync_wbff2q~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/data_out_shift_reg[22]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/axi_crc_i/edb_top/la0/crc_data_out[4]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/la_biu_inst/rdy_sync_tff2q~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/data_out_shift_reg[19]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/la_trig_mask[6]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/register_conn[64][0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/data_out_shift_reg[17]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/la_biu_inst/pos_counter[4]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/axi_crc_i/edb_top/la0/crc_data_out[9]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/data_out_shift_reg[13]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/cap_fifo_din_tu[7]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/la_biu_inst/row_addr[8]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/axi_crc_i/edb_top/la0/crc_data_out[13]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/data_out_shift_reg[8]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/la_trig_mask[9]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/axi_crc_i/edb_top/la0/crc_data_out[19]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/la_biu_inst/edb_top/la0/data_from_biu[7]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[1]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top/la0/la_trig_mask[11]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/la_biu_inst/row_addr[3]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/data_out_shift_reg[9]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/cap_fifo_din[4]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/axi_crc_i/edb_top/la0/crc_data_out[27]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/la_trig_mask[31]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/cap_fifo_din[2]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/la_resetn_p1~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "cnt[20]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "cnt[21]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "cnt[19]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[8]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[10]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top/la0/internal_register_select[2]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/la_trig_mask[32]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/internal_register_select[6]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/internal_register_select[8]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/internal_register_select[10]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "cnt[25]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top/la0/la_trig_pos[2]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/la_trig_pos[4]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/la_trig_pos[6]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/register_conn[65][55]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/la_trig_pos[10]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/la_trig_pos[12]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/la_trig_pos[14]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/debug_hub_inst/edb_top/edb_user_dr[80]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/debug_hub_inst/edb_top/edb_user_dr[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/debug_hub_inst/module_id_reg[2]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/debug_hub_inst/edb_top/edb_user_dr[1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/debug_hub_inst/edb_top/edb_user_dr[79]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/debug_hub_inst/edb_top/edb_user_dr[5]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/debug_hub_inst/edb_top/edb_user_dr[7]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/debug_hub_inst/edb_top/edb_user_dr[9]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/debug_hub_inst/edb_top/edb_user_dr[66]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/debug_hub_inst/edb_top/edb_user_dr[13]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/debug_hub_inst/edb_top/edb_user_dr[15]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/debug_hub_inst/edb_top/edb_user_dr[17]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/register_conn[65][35]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/debug_hub_inst/edb_top/edb_user_dr[21]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/debug_hub_inst/edb_top/edb_user_dr[23]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/debug_hub_inst/edb_top/edb_user_dr[25]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/debug_hub_inst/edb_top/edb_user_dr[63]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/debug_hub_inst/edb_top/edb_user_dr[29]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/debug_hub_inst/edb_top/edb_user_dr[31]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/debug_hub_inst/edb_top/edb_user_dr[33]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/debug_hub_inst/edb_top/edb_user_dr[38]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/debug_hub_inst/edb_top/edb_user_dr[37]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/debug_hub_inst/edb_top/edb_user_dr[39]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/debug_hub_inst/edb_top/edb_user_dr[42]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/la_trig_mask[23]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/debug_hub_inst/edb_top/edb_user_dr[40]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/la_trig_mask[20]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/debug_hub_inst/edb_top/edb_user_dr[28]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/register_conn[65][31]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/register_conn[65][33]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/register_conn[65][34]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/register_conn[65][16]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/register_conn[65][8]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/register_conn[65][14]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/debug_hub_inst/edb_top/edb_user_dr[61]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/debug_hub_inst/edb_top/edb_user_dr[68]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/register_conn[65][10]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/debug_hub_inst/edb_top/edb_user_dr[50]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/register_conn[65][43]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/debug_hub_inst/edb_top/edb_user_dr[75]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/register_conn[65][5]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/la_trig_mask[17]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "cnt[1]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top/la0/register_conn[65][6]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/la_trig_mask[16]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "cnt[6]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top/la0/register_conn[65][3]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/register_conn[65][30]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/la_biu_inst/row_addr[2]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/register_conn[65][54]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/register_conn[64][1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "cnt[10]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top/la0/register_conn[65][59]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/cap_fifo_din[6]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "cnt[26]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top/la0/la_trig_mask[14]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "cnt[30]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top/la0/data_out_shift_reg[4]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/cap_fifo_din[1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/register_conn[66][2]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/axi_crc_i/edb_top/la0/crc_data_out[29]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/register_conn[66][6]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/register_conn[66][11]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/axi_crc_i/edb_top/la0/crc_data_out[28]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/la_biu_inst/edb_top/la0/data_from_biu[6]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/axi_crc_i/edb_top/la0/crc_data_out[25]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[9]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top/la0/axi_crc_i/edb_top/la0/crc_data_out[23]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/la_trig_mask[10]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[3]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/la_biu_inst/row_addr[9]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/register_conn[66][13]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/axi_crc_i/edb_top/la0/crc_data_out[15]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/register_conn[66][15]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/la_biu_inst/row_addr[7]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/register_conn[66][17]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/la_biu_inst/row_addr[6]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/register_conn[66][19]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/axi_crc_i/edb_top/la0/crc_data_out[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/register_conn[66][21]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/la_biu_inst/row_addr[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/register_conn[66][23]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/la_biu_inst/run_trig_p1~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/register_conn[66][25]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/axi_crc_i/edb_top/la0/crc_data_out[7]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/register_conn[66][27]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/la_biu_inst/pos_counter[8]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/register_conn[66][29]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/la_biu_inst/pos_counter[6]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/register_conn[66][31]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/la_biu_inst/rdy_sync_tff2~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/register_conn[66][33]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/axi_crc_i/edb_top/la0/crc_data_out[2]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/register_conn[66][35]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/la_biu_inst/pos_counter[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/register_conn[66][37]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/la_biu_inst/str_sync_wbff2~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/register_conn[66][39]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/module_state[1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/register_conn[66][41]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/la_biu_inst/pos_counter[11]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/register_conn[66][43]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/data_out_shift_reg[60]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/register_conn[66][45]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/la_biu_inst/pos_counter[2]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/register_conn[66][47]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/data_out_shift_reg[59]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/register_conn[66][49]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/la_biu_inst/cap_buf_read_done_p1~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/register_conn[66][51]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/debug_hub_inst/module_id_reg[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/register_conn[66][53]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/data_out_shift_reg[55]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/register_conn[66][55]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/data_out_shift_reg[53]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/register_conn[66][57]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/cap_fifo_din_cu[6]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/register_conn[66][59]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/data_out_shift_reg[49]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/register_conn[66][61]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/cap_fifo_din_cu[1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/register_conn[66][63]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/data_out_shift_reg[48]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/cap_fifo_din_p1[2]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_5(10)" type: "memory" mode: "ram_4096x20_0_RCLK_RISING_WCLK_RISING" }
cell { name: "edb_top/la0/cap_fifo_din_p1[4]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/GEN_PROBE[0].compare_unit_inst/exp1[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/cap_fifo_din_p1[6]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/GEN_PROBE[0].compare_unit_inst/exp2[7]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/GEN_PROBE[0].compare_unit_inst/exp2[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/GEN_PROBE[0].compare_unit_inst/exp2[2]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/GEN_PROBE[0].compare_unit_inst/exp4[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/data_out_shift_reg[43]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/GEN_PROBE[0].compare_unit_inst/exp6[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/internal_register_select[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/GEN_PROBE[0].compare_unit_inst/exp2[1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/data_out_shift_reg[44]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/GEN_PROBE[0].compare_unit_inst/edb_top/la0/tu_data[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/GEN_PROBE[0].compare_unit_inst/exp2[5]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/data_out_shift_reg[40]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/data_out_shift_reg[39]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/data_out_shift_reg[45]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/la_biu_inst/str_sync~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/GEN_PROBE[0].compare_unit_inst/exp1[1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/GEN_PROBE[0].compare_unit_inst/exp1[3]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_3(01)" type: "memory" mode: "ram_4096x20_0_RCLK_RISING_WCLK_RISING" }
cell { name: "edb_top/la0/data_out_shift_reg[35]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/GEN_PROBE[0].compare_unit_inst/exp1[5]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/trigger_unit_inst/edb_top/la0/tu_trigger~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/data_out_shift_reg[50]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/cap_fifo_din_tu[3]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/cap_fifo_din_tu[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/cap_fifo_din_cu[5]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/GEN_PROBE[0].compare_unit_inst/exp1[2]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/cap_fifo_din_cu[3]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/data_out_shift_reg[33]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/data_out_shift_reg[32]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/cap_fifo_din_cu[7]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/la_biu_inst/str_sync_wbff1~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/data_out_shift_reg[31]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/data_out_shift_reg[30]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/cap_fifo_din_tu[5]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/la_biu_inst/cap_buf_read_done_p2~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/la_trig_mask[3]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/la_biu_inst/cap_buf_read_done_p3~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/data_out_shift_reg[58]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/la_biu_inst/pos_counter[13]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/la_biu_inst/run_trig_imdt_p1~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/la_biu_inst/pos_counter[12]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/data_out_shift_reg[27]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/data_out_shift_reg[25]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/data_out_shift_reg[62]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/data_out_shift_reg[63]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/la_biu_inst/pos_counter[16]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/la_trig_mask[28]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "freq_1sec~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/data_out_shift_reg[23]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/la_biu_inst/pos_counter[10]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/la_biu_inst/pos_counter[9]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/register_conn[66][0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/la_biu_inst/rdy_sync_tff1~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/data_out_shift_reg[57]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/la_biu_inst/rdy_sync~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/axi_crc_i/edb_top/la0/crc_data_out[1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/la_biu_inst/pos_counter[14]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/data_out_shift_reg[20]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/data_out_shift_reg[18]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/la_biu_inst/pos_counter[7]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/axi_crc_i/edb_top/la0/crc_data_out[5]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/register_conn[65][0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/data_out_shift_reg[11]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "cnt[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/la_biu_inst/edb_top/la0/biu_ready~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/axi_crc_i/edb_top/la0/crc_data_out[6]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/la_biu_inst/edb_top/la0/register_conn[0][1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/data_out_shift_reg[16]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/data_out_shift_reg[15]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/la_biu_inst/edb_top/la0/register_conn[0][2]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/la_biu_inst/edb_top/la0/data_from_biu[1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/axi_crc_i/edb_top/la0/crc_data_out[10]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/la_biu_inst/row_addr[5]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/axi_crc_i/edb_top/la0/crc_data_out[12]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/la_biu_inst/edb_top/la0/data_from_biu[2]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/la_trig_mask[8]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/la_biu_inst/row_addr[4]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/data_out_shift_reg[12]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "cnt[12]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top/la0/la_run_trig~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/axi_crc_i/edb_top/la0/crc_data_out[11]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/axi_crc_i/edb_top/la0/crc_data_out[16]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/axi_crc_i/edb_top/la0/crc_data_out[21]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/la_biu_inst/axi_fsm_state[1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[2]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top/la0/axi_crc_i/edb_top/la0/crc_data_out[20]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/register_conn[66][9]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[8]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[2]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top/la0/axi_crc_i/edb_top/la0/crc_data_out[22]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[7]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[4]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top/la0/register_conn[66][12]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/la_trig_mask[12]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/cap_fifo_din_tu[6]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/la_trig_pattern[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/data_out_shift_reg[6]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/la_trig_mask[13]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/la_trig_pos[1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/axi_crc_i/edb_top/la0/crc_data_out[31]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/register_conn[65][51]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/cap_fifo_din[3]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/module_state[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/cap_fifo_din[5]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/register_conn[65][58]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "cnt[27]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "cnt[16]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "cnt[22]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top/la0/register_conn[64][2]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/cap_fifo_din[7]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/la_run_trig_imdt~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/la_trig_mask[34]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[9]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top/la0/la_trig_mask[33]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/internal_register_select[1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/register_conn[66][8]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/internal_register_select[3]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/register_conn[66][1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/internal_register_select[5]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/register_conn[66][4]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/internal_register_select[7]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/register_conn[65][63]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/internal_register_select[9]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/la_trig_mask[30]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/internal_register_select[11]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/la_trig_mask[29]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/la_stop_trig~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "cnt[28]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top/la0/la_trig_pos[3]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "cnt[23]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top/la0/la_trig_pos[5]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/register_conn[65][57]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/la_trig_pos[7]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "cnt[15]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top/la0/la_trig_pos[9]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "cnt[18]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top/la0/la_trig_pos[11]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "cnt[13]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top/la0/la_trig_pos[13]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/register_conn[65][52]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/la_trig_pos[15]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/register_conn[65][40]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/la_trig_mask[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "cnt[7]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top/debug_hub_inst/module_id_reg[1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "cnt[3]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top/debug_hub_inst/module_id_reg[3]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/register_conn[65][47]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/debug_hub_inst/edb_top/edb_user_dr[2]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/debug_hub_inst/edb_top/edb_user_dr[76]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/debug_hub_inst/edb_top/edb_user_dr[4]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/debug_hub_inst/edb_top/edb_user_dr[78]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/debug_hub_inst/edb_top/edb_user_dr[6]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/debug_hub_inst/edb_top/edb_user_dr[74]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/debug_hub_inst/edb_top/edb_user_dr[8]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/register_conn[65][42]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/debug_hub_inst/edb_top/edb_user_dr[10]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/la_trig_mask[24]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/address_counter[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/la_trig_mask[25]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/debug_hub_inst/edb_top/edb_user_dr[14]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/debug_hub_inst/edb_top/edb_user_dr[64]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/debug_hub_inst/edb_top/edb_user_dr[16]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/register_conn[65][37]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/debug_hub_inst/edb_top/edb_user_dr[18]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/debug_hub_inst/edb_top/edb_user_dr[56]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/debug_hub_inst/edb_top/edb_user_dr[20]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/debug_hub_inst/edb_top/edb_user_dr[59]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/debug_hub_inst/edb_top/edb_user_dr[22]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/debug_hub_inst/edb_top/edb_user_dr[54]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/debug_hub_inst/edb_top/edb_user_dr[24]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/register_conn[65][32]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/debug_hub_inst/edb_top/edb_user_dr[26]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/register_conn[65][1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/opcode[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/register_conn[65][29]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/debug_hub_inst/edb_top/edb_user_dr[30]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/register_conn[65][27]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/debug_hub_inst/edb_top/edb_user_dr[32]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/debug_hub_inst/edb_top/edb_user_dr[43]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/debug_hub_inst/edb_top/edb_user_dr[34]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/la_trig_mask[22]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/debug_hub_inst/edb_top/edb_user_dr[36]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/la_trig_mask[21]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/register_conn[65][24]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/debug_hub_inst/edb_top/edb_user_dr[41]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/register_conn[65][23]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/register_conn[65][22]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/register_conn[65][26]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/debug_hub_inst/edb_top/edb_user_dr[51]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/bit_count[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/debug_hub_inst/edb_top/edb_user_dr[46]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/debug_hub_inst/edb_top/edb_user_dr[47]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/debug_hub_inst/edb_top/edb_user_dr[53]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/register_conn[65][28]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/debug_hub_inst/edb_top/edb_user_dr[44]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/register_conn[65][19]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/register_conn[65][15]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/register_conn[65][18]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/register_conn[65][17]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/debug_hub_inst/edb_top/edb_user_dr[55]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/debug_hub_inst/edb_top/edb_user_dr[60]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/debug_hub_inst/edb_top/edb_user_dr[58]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/la_trig_mask[19]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/debug_hub_inst/edb_top/edb_user_dr[57]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "cnt[14]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top/la0/word_count[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/register_conn[65][38]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/register_conn[65][36]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/debug_hub_inst/edb_top/edb_user_dr[67]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/register_conn[65][13]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/register_conn[65][12]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/register_conn[65][39]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/debug_hub_inst/edb_top/edb_user_dr[77]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/debug_hub_inst/edb_top/edb_user_dr[12]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/debug_hub_inst/edb_top/edb_user_dr[72]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/debug_hub_inst/edb_top/edb_user_dr[73]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/register_conn[65][44]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/register_conn[65][41]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/debug_hub_inst/edb_top/edb_user_dr[71]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/register_conn[65][9]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/register_conn[65][53]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/data_out_shift_reg[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/register_conn[65][7]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/register_conn[65][45]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/la_trig_mask[27]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "cnt[2]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "cnt[4]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top/la0/register_conn[65][46]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "cnt[11]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top/debug_hub_inst/edb_top/edb_user_dr[81]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "cnt[5]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top/la0/register_conn[65][4]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/register_conn[65][2]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/data_out_shift_reg[56]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/debug_hub_inst/edb_top/edb_user_dr[49]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/register_conn[65][50]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "cnt[29]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top/la0/register_conn[66][5]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/register_conn[66][10]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/data_out_shift_reg[10]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[6]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top/la0/address_counter[13]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "LUT__2884" type: "efl" mode: "logic" }
cell { name: "LUT__2883" type: "efl" mode: "logic" }
cell { name: "LUT__2882" type: "efl" mode: "logic" }
cell { name: "LUT__2880" type: "efl" mode: "logic" }
cell { name: "LUT__2879" type: "efl" mode: "logic" }
cell { name: "LUT__2878" type: "efl" mode: "logic" }
cell { name: "LUT__2875" type: "efl" mode: "logic" }
cell { name: "LUT__2874" type: "efl" mode: "logic" }
cell { name: "LUT__2873" type: "efl" mode: "logic" }
cell { name: "LUT__2872" type: "efl" mode: "logic" }
cell { name: "LUT__2870" type: "efl" mode: "logic" }
cell { name: "LUT__2868" type: "efl" mode: "logic" }
cell { name: "LUT__2867" type: "efl" mode: "logic" }
cell { name: "LUT__2864" type: "efl" mode: "logic" }
cell { name: "LUT__2863" type: "efl" mode: "logic" }
cell { name: "LUT__2862" type: "efl" mode: "logic" }
cell { name: "LUT__2860" type: "efl" mode: "logic" }
cell { name: "LUT__2859" type: "efl" mode: "logic" }
cell { name: "LUT__2858" type: "efl" mode: "logic" }
cell { name: "LUT__2857" type: "efl" mode: "logic" }
cell { name: "LUT__2855" type: "efl" mode: "logic" }
cell { name: "LUT__2854" type: "efl" mode: "logic" }
cell { name: "LUT__2852" type: "efl" mode: "logic" }
cell { name: "LUT__2816" type: "efl" mode: "logic" }
cell { name: "LUT__2814" type: "efl" mode: "logic" }
cell { name: "LUT__2812" type: "efl" mode: "logic" }
cell { name: "LUT__2810" type: "efl" mode: "logic" }
cell { name: "LUT__2808" type: "efl" mode: "logic" }
cell { name: "raspi_gpiox8[2]" type: "io" mode: "inpad" fixed {x: 59 y: 0 k: 1} }
cell { name: "LUT__2806" type: "efl" mode: "logic" }
cell { name: "LUT__2804" type: "efl" mode: "logic" }
cell { name: "LUT__2802" type: "efl" mode: "logic" }
cell { name: "LUT__2800" type: "efl" mode: "logic" }
cell { name: "LUT__2798" type: "efl" mode: "logic" }
cell { name: "LUT__2782" type: "efl" mode: "logic" }
cell { name: "LUT__2781" type: "efl" mode: "logic" }
cell { name: "LUT__2780" type: "efl" mode: "logic" }
cell { name: "LUT__2778" type: "efl" mode: "logic" }
cell { name: "LUT__2777" type: "efl" mode: "logic" }
cell { name: "LUT__2776" type: "efl" mode: "logic" }
cell { name: "LUT__2774" type: "efl" mode: "logic" }
cell { name: "LUT__2773" type: "efl" mode: "logic" }
cell { name: "LUT__2772" type: "efl" mode: "logic" }
cell { name: "LUT__2770" type: "efl" mode: "logic" }
cell { name: "LUT__2769" type: "efl" mode: "logic" }
cell { name: "LUT__2768" type: "efl" mode: "logic" }
cell { name: "LUT__2766" type: "efl" mode: "logic" }
cell { name: "LUT__2765" type: "efl" mode: "logic" }
cell { name: "LUT__2764" type: "efl" mode: "logic" }
cell { name: "LUT__2763" type: "efl" mode: "logic" }
cell { name: "LUT__2762" type: "efl" mode: "logic" }
cell { name: "LUT__2761" type: "efl" mode: "logic" }
cell { name: "LUT__2760" type: "efl" mode: "logic" }
cell { name: "LUT__2758" type: "efl" mode: "logic" }
cell { name: "LUT__2757" type: "efl" mode: "logic" }
cell { name: "LUT__2756" type: "efl" mode: "logic" }
cell { name: "LUT__2754" type: "efl" mode: "logic" }
cell { name: "LUT__2753" type: "efl" mode: "logic" }
cell { name: "LUT__2752" type: "efl" mode: "logic" }
cell { name: "LUT__2749" type: "efl" mode: "logic" }
cell { name: "LUT__2748" type: "efl" mode: "logic" }
cell { name: "LUT__2747" type: "efl" mode: "logic" }
cell { name: "LUT__2746" type: "efl" mode: "logic" }
cell { name: "LUT__2744" type: "efl" mode: "logic" }
cell { name: "raspi_gpiox8[3]" type: "io" mode: "inpad" fixed {x: 41 y: 0 k: 1} }
cell { name: "bscan_UPDATE" type: "io" mode: "inpad" fixed {x: 0 y: 6 k: 1} }
cell { name: "LUT__2742" type: "efl" mode: "logic" }
cell { name: "LUT__2741" type: "efl" mode: "logic" }
cell { name: "LUT__2740" type: "efl" mode: "logic" }
cell { name: "LUT__2738" type: "efl" mode: "logic" }
cell { name: "LUT__2737" type: "efl" mode: "logic" }
cell { name: "LUT__2736" type: "efl" mode: "logic" }
cell { name: "LUT__2734" type: "efl" mode: "logic" }
cell { name: "LUT__2733" type: "efl" mode: "logic" }
cell { name: "LUT__2732" type: "efl" mode: "logic" }
cell { name: "LUT__2731" type: "efl" mode: "logic" }
cell { name: "LUT__2730" type: "efl" mode: "logic" }
cell { name: "LUT__2729" type: "efl" mode: "logic" }
cell { name: "LUT__2728" type: "efl" mode: "logic" }
cell { name: "LUT__2726" type: "efl" mode: "logic" }
cell { name: "LUT__2725" type: "efl" mode: "logic" }
cell { name: "LUT__2724" type: "efl" mode: "logic" }
cell { name: "LUT__2722" type: "efl" mode: "logic" }
cell { name: "LUT__2721" type: "efl" mode: "logic" }
cell { name: "LUT__2720" type: "efl" mode: "logic" }
cell { name: "LUT__2718" type: "efl" mode: "logic" }
cell { name: "LUT__2717" type: "efl" mode: "logic" }
cell { name: "LUT__2714" type: "efl" mode: "logic" }
cell { name: "LUT__2713" type: "efl" mode: "logic" }
cell { name: "LUT__2712" type: "efl" mode: "logic" }
cell { name: "LUT__2645" type: "efl" mode: "logic" }
cell { name: "LUT__2710" type: "efl" mode: "logic" }
cell { name: "LUT__2709" type: "efl" mode: "logic" }
cell { name: "LUT__2708" type: "efl" mode: "logic" }
cell { name: "LUT__2706" type: "efl" mode: "logic" }
cell { name: "LUT__2702" type: "efl" mode: "logic" }
cell { name: "LUT__2701" type: "efl" mode: "logic" }
cell { name: "LUT__2700" type: "efl" mode: "logic" }
cell { name: "LUT__2699" type: "efl" mode: "logic" }
cell { name: "LUT__2698" type: "efl" mode: "logic" }
cell { name: "LUT__2697" type: "efl" mode: "logic" }
cell { name: "LUT__2696" type: "efl" mode: "logic" }
cell { name: "LUT__2694" type: "efl" mode: "logic" }
cell { name: "LUT__2693" type: "efl" mode: "logic" }
cell { name: "LUT__2692" type: "efl" mode: "logic" }
cell { name: "LUT__2690" type: "efl" mode: "logic" }
cell { name: "LUT__2689" type: "efl" mode: "logic" }
cell { name: "LUT__2688" type: "efl" mode: "logic" }
cell { name: "LUT__2686" type: "efl" mode: "logic" }
cell { name: "LUT__2685" type: "efl" mode: "logic" }
cell { name: "LUT__2684" type: "efl" mode: "logic" }
cell { name: "LUT__2683" type: "efl" mode: "logic" }
cell { name: "LUT__2682" type: "efl" mode: "logic" }
cell { name: "LUT__2681" type: "efl" mode: "logic" }
cell { name: "LUT__2680" type: "efl" mode: "logic" }
cell { name: "raspi_gpiox8[4]" type: "io" mode: "inpad" fixed {x: 52 y: 0 k: 1} }
cell { name: "LUT__2678" type: "efl" mode: "logic" }
cell { name: "LUT__2677" type: "efl" mode: "logic" }
cell { name: "LUT__2676" type: "efl" mode: "logic" }
cell { name: "LUT__2674" type: "efl" mode: "logic" }
cell { name: "LUT__2673" type: "efl" mode: "logic" }
cell { name: "LUT__2672" type: "efl" mode: "logic" }
cell { name: "LUT__2670" type: "efl" mode: "logic" }
cell { name: "LUT__2669" type: "efl" mode: "logic" }
cell { name: "LUT__2668" type: "efl" mode: "logic" }
cell { name: "LUT__2667" type: "efl" mode: "logic" }
cell { name: "LUT__2666" type: "efl" mode: "logic" }
cell { name: "LUT__2665" type: "efl" mode: "logic" }
cell { name: "LUT__2664" type: "efl" mode: "logic" }
cell { name: "LUT__2663" type: "efl" mode: "logic" }
cell { name: "LUT__2662" type: "efl" mode: "logic" }
cell { name: "LUT__2661" type: "efl" mode: "logic" }
cell { name: "LUT__2660" type: "efl" mode: "logic" }
cell { name: "LUT__2671" type: "efl" mode: "logic" }
cell { name: "LUT__2659" type: "efl" mode: "logic" }
cell { name: "LUT__2658" type: "efl" mode: "logic" }
cell { name: "LUT__2657" type: "efl" mode: "logic" }
cell { name: "LUT__2656" type: "efl" mode: "logic" }
cell { name: "LUT__2675" type: "efl" mode: "logic" }
cell { name: "LUT__2679" type: "efl" mode: "logic" }
cell { name: "LUT__2655" type: "efl" mode: "logic" }
cell { name: "LUT__2654" type: "efl" mode: "logic" }
cell { name: "LUT__2653" type: "efl" mode: "logic" }
cell { name: "LUT__2652" type: "efl" mode: "logic" }
cell { name: "LUT__2651" type: "efl" mode: "logic" }
cell { name: "LUT__2650" type: "efl" mode: "logic" }
cell { name: "LUT__2649" type: "efl" mode: "logic" }
cell { name: "LUT__2648" type: "efl" mode: "logic" }
cell { name: "GND" type: "efl" mode: "logic" }
cell { name: "LUT__2687" type: "efl" mode: "logic" }
cell { name: "LUT__2647" type: "efl" mode: "logic" }
cell { name: "LUT__2646" type: "efl" mode: "logic" }
cell { name: "LUT__2691" type: "efl" mode: "logic" }
cell { name: "LUT__2695" type: "efl" mode: "logic" }
cell { name: "LUT__2703" type: "efl" mode: "logic" }
cell { name: "LUT__2707" type: "efl" mode: "logic" }
cell { name: "LUT__2711" type: "efl" mode: "logic" }
cell { name: "LUT__2719" type: "efl" mode: "logic" }
cell { name: "led1_o" type: "io" mode: "outpad" fixed {x: 0 y: 84 k: 2} }
cell { name: "raspi_gpiox8[5]" type: "io" mode: "inpad" fixed {x: 53 y: 0 k: 1} }
cell { name: "bscan_TDI" type: "io" mode: "inpad" fixed {x: 0 y: 3 k: 1} }
cell { name: "bscan_SEL" type: "io" mode: "inpad" fixed {x: 0 y: 2 k: 1} }
cell { name: "LUT__2727" type: "efl" mode: "logic" }
cell { name: "edb_top/la0/add_45/i3" type: "efl" mode: "arithmetic" }
cell { name: "edb_top/la0/add_45/i4" type: "efl" mode: "arithmetic" }
cell { name: "LUT__2735" type: "efl" mode: "logic" }
cell { name: "edb_top/la0/add_45/i5" type: "efl" mode: "arithmetic" }
cell { name: "edb_top/la0/add_45/i6" type: "efl" mode: "arithmetic" }
cell { name: "edb_top/la0/add_45/i7" type: "efl" mode: "arithmetic" }
cell { name: "edb_top/la0/add_45/i8" type: "efl" mode: "arithmetic" }
cell { name: "LUT__2739" type: "efl" mode: "logic" }
cell { name: "edb_top/la0/add_45/i9" type: "efl" mode: "arithmetic" }
cell { name: "edb_top/la0/add_45/i10" type: "efl" mode: "arithmetic" }
cell { name: "LUT__2743" type: "efl" mode: "logic" }
cell { name: "edb_top/la0/add_46/i2" type: "efl" mode: "arithmetic" }
cell { name: "edb_top/la0/add_46/i3" type: "efl" mode: "arithmetic" }
cell { name: "edb_top/la0/add_46/i4" type: "efl" mode: "arithmetic" }
cell { name: "edb_top/la0/add_46/i5" type: "efl" mode: "arithmetic" }
cell { name: "edb_top/la0/add_46/i6" type: "efl" mode: "arithmetic" }
cell { name: "edb_top/la0/add_46/i7" type: "efl" mode: "arithmetic" }
cell { name: "LUT__2751" type: "efl" mode: "logic" }
cell { name: "edb_top/la0/add_46/i8" type: "efl" mode: "arithmetic" }
cell { name: "edb_top/la0/add_46/i9" type: "efl" mode: "arithmetic" }
cell { name: "edb_top/la0/add_46/i10" type: "efl" mode: "arithmetic" }
cell { name: "edb_top/la0/add_46/i11" type: "efl" mode: "arithmetic" }
cell { name: "LUT__2755" type: "efl" mode: "logic" }
cell { name: "edb_top/la0/add_46/i12" type: "efl" mode: "arithmetic" }
cell { name: "edb_top/la0/add_46/i13" type: "efl" mode: "arithmetic" }
cell { name: "edb_top/la0/add_46/i14" type: "efl" mode: "arithmetic" }
cell { name: "edb_top/la0/add_46/i15" type: "efl" mode: "arithmetic" }
cell { name: "LUT__2759" type: "efl" mode: "logic" }
cell { name: "edb_top/la0/add_46/i16" type: "efl" mode: "arithmetic" }
cell { name: "edb_top/la0/add_46/i17" type: "efl" mode: "arithmetic" }
cell { name: "edb_top/la0/add_46/i18" type: "efl" mode: "arithmetic" }
cell { name: "edb_top/la0/add_46/i19" type: "efl" mode: "arithmetic" }
cell { name: "edb_top/la0/add_46/i20" type: "efl" mode: "arithmetic" }
cell { name: "edb_top/la0/add_46/i21" type: "efl" mode: "arithmetic" }
cell { name: "edb_top/la0/add_46/i22" type: "efl" mode: "arithmetic" }
cell { name: "edb_top/la0/add_46/i23" type: "efl" mode: "arithmetic" }
cell { name: "led0_o" type: "io" mode: "outpad" fixed {x: 0 y: 87 k: 0} }
cell { name: "LUT__2767" type: "efl" mode: "logic" }
cell { name: "LUT__2771" type: "efl" mode: "logic" }
cell { name: "edb_top/la0/add_46/i24" type: "efl" mode: "arithmetic" }
cell { name: "edb_top/la0/add_46/i25" type: "efl" mode: "arithmetic" }
cell { name: "edb_top/la0/add_52/i3" type: "efl" mode: "arithmetic" }
cell { name: "edb_top/la0/add_52/i4" type: "efl" mode: "arithmetic" }
cell { name: "edb_top/la0/add_52/i5" type: "efl" mode: "arithmetic" }
cell { name: "edb_top/la0/add_52/i6" type: "efl" mode: "arithmetic" }
cell { name: "edb_top/la0/sub_59/add_2/i2" type: "efl" mode: "arithmetic" }
cell { name: "edb_top/la0/sub_59/add_2/i3" type: "efl" mode: "arithmetic" }
cell { name: "edb_top/la0/sub_59/add_2/i4" type: "efl" mode: "arithmetic" }
cell { name: "edb_top/la0/sub_59/add_2/i5" type: "efl" mode: "arithmetic" }
cell { name: "LUT__2783" type: "efl" mode: "logic" }
cell { name: "edb_top/la0/sub_59/add_2/i6" type: "efl" mode: "arithmetic" }
cell { name: "edb_top/la0/sub_59/add_2/i7" type: "efl" mode: "arithmetic" }
cell { name: "edb_top/la0/sub_59/add_2/i8" type: "efl" mode: "arithmetic" }
cell { name: "edb_top/la0/sub_59/add_2/i9" type: "efl" mode: "arithmetic" }
cell { name: "edb_top/la0/sub_59/add_2/i10" type: "efl" mode: "arithmetic" }
cell { name: "edb_top/la0/sub_59/add_2/i11" type: "efl" mode: "arithmetic" }
cell { name: "edb_top/la0/sub_59/add_2/i12" type: "efl" mode: "arithmetic" }
cell { name: "edb_top/la0/sub_59/add_2/i13" type: "efl" mode: "arithmetic" }
cell { name: "edb_top/la0/sub_59/add_2/i14" type: "efl" mode: "arithmetic" }
cell { name: "edb_top/la0/sub_59/add_2/i15" type: "efl" mode: "arithmetic" }
cell { name: "edb_top/la0/sub_59/add_2/i16" type: "efl" mode: "arithmetic" }
cell { name: "edb_top/la0/la_biu_inst/add_12/i2" type: "efl" mode: "arithmetic" }
cell { name: "edb_top/la0/la_biu_inst/add_12/i3" type: "efl" mode: "arithmetic" }
cell { name: "edb_top/la0/la_biu_inst/add_12/i4" type: "efl" mode: "arithmetic" }
cell { name: "edb_top/la0/la_biu_inst/add_12/i5" type: "efl" mode: "arithmetic" }
cell { name: "edb_top/la0/la_biu_inst/add_12/i6" type: "efl" mode: "arithmetic" }
cell { name: "edb_top/la0/la_biu_inst/add_12/i7" type: "efl" mode: "arithmetic" }
cell { name: "edb_top/la0/la_biu_inst/add_12/i8" type: "efl" mode: "arithmetic" }
cell { name: "edb_top/la0/la_biu_inst/add_12/i9" type: "efl" mode: "arithmetic" }
cell { name: "edb_top/la0/la_biu_inst/add_12/i10" type: "efl" mode: "arithmetic" }
cell { name: "edb_top/la0/la_biu_inst/add_12/i11" type: "efl" mode: "arithmetic" }
cell { name: "edb_top/la0/la_biu_inst/add_12/i12" type: "efl" mode: "arithmetic" }
cell { name: "butten_i" type: "io" mode: "inpad" fixed {x: 0 y: 64 k: 3} }
cell { name: "raspi_gpiox8[6]" type: "io" mode: "inpad" fixed {x: 101 y: 0 k: 1} }
cell { name: "edb_top/la0/la_biu_inst/add_12/i13" type: "efl" mode: "arithmetic" }
cell { name: "edb_top/la0/la_biu_inst/add_12/i14" type: "efl" mode: "arithmetic" }
cell { name: "edb_top/la0/la_biu_inst/add_12/i15" type: "efl" mode: "arithmetic" }
cell { name: "edb_top/la0/la_biu_inst/add_12/i16" type: "efl" mode: "arithmetic" }
cell { name: "edb_top/la0/la_biu_inst/add_12/i17" type: "efl" mode: "arithmetic" }
cell { name: "AUX_ADD_CI__edb_top/debug_hub_inst/sub_28/add_2/i1" type: "efl" mode: "arithmetic" }
cell { name: "CLKBUF__0" type: "gbuf_block" mode: "gbuf_block" fixed {x: 159 y: 118 k: 0} }
cell { name: "CLKBUF__1" type: "gbuf_block" mode: "gbuf_block" fixed {x: 1 y: 118 k: 0} }
cell { name: "LUT__2853" type: "efl" mode: "logic" }
cell { name: "LUT__3234" type: "efl" mode: "logic" }
cell { name: "LUT__3232" type: "efl" mode: "logic" }
cell { name: "LUT__3230" type: "efl" mode: "logic" }
cell { name: "LUT__3226" type: "efl" mode: "logic" }
cell { name: "LUT__3224" type: "efl" mode: "logic" }
cell { name: "LUT__2865" type: "efl" mode: "logic" }
cell { name: "LUT__3223" type: "efl" mode: "logic" }
cell { name: "LUT__3222" type: "efl" mode: "logic" }
cell { name: "edb_top/la0/la_biu_inst/fifo_with_read_inst/add_22/i2" type: "efl" mode: "arithmetic" }
cell { name: "LUT__2869" type: "efl" mode: "logic" }
cell { name: "edb_top/la0/la_biu_inst/fifo_with_read_inst/add_22/i3" type: "efl" mode: "arithmetic" }
cell { name: "LUT__3218" type: "efl" mode: "logic" }
cell { name: "edb_top/la0/la_biu_inst/fifo_with_read_inst/add_22/i4" type: "efl" mode: "arithmetic" }
cell { name: "edb_top/la0/la_biu_inst/fifo_with_read_inst/add_22/i5" type: "efl" mode: "arithmetic" }
cell { name: "edb_top/la0/la_biu_inst/fifo_with_read_inst/add_22/i6" type: "efl" mode: "arithmetic" }
cell { name: "LUT__2877" type: "efl" mode: "logic" }
cell { name: "LUT__3212" type: "efl" mode: "logic" }
cell { name: "LUT__3210" type: "efl" mode: "logic" }
cell { name: "edb_top/la0/la_biu_inst/fifo_with_read_inst/add_22/i7" type: "efl" mode: "arithmetic" }
cell { name: "LUT__3208" type: "efl" mode: "logic" }
cell { name: "edb_top/la0/la_biu_inst/fifo_with_read_inst/add_22/i8" type: "efl" mode: "arithmetic" }
cell { name: "edb_top/la0/la_biu_inst/fifo_with_read_inst/add_22/i9" type: "efl" mode: "arithmetic" }
cell { name: "edb_top/la0/la_biu_inst/fifo_with_read_inst/add_22/i10" type: "efl" mode: "arithmetic" }
cell { name: "rasp1_i" type: "io" mode: "inpad" fixed {x: 160 y: 27 k: 1} }
cell { name: "LUT__2885" type: "efl" mode: "logic" }
cell { name: "edb_top/debug_hub_inst/sub_28/add_2/i3" type: "efl" mode: "arithmetic" }
cell { name: "edb_top/debug_hub_inst/sub_28/add_2/i4" type: "efl" mode: "arithmetic" }
cell { name: "edb_top/debug_hub_inst/sub_28/add_2/i2" type: "efl" mode: "arithmetic" }
cell { name: "edb_top/debug_hub_inst/sub_28/add_2/i1" type: "efl" mode: "arithmetic" }
cell { name: "edb_top/la0/la_biu_inst/fifo_with_read_inst/add_22/i1" type: "efl" mode: "arithmetic" }
cell { name: "edb_top/la0/sub_59/add_2/i1" type: "efl" mode: "arithmetic" }
cell { name: "LUT__3188" type: "efl" mode: "logic" }
cell { name: "LUT__3187" type: "efl" mode: "logic" }
cell { name: "LUT__3186" type: "efl" mode: "logic" }
cell { name: "LUT__3184" type: "efl" mode: "logic" }
cell { name: "LUT__3183" type: "efl" mode: "logic" }
cell { name: "LUT__3182" type: "efl" mode: "logic" }
cell { name: "edb_top/la0/add_52/i2" type: "efl" mode: "arithmetic" }
cell { name: "LUT__3180" type: "efl" mode: "logic" }
cell { name: "LUT__3179" type: "efl" mode: "logic" }
cell { name: "LUT__3178" type: "efl" mode: "logic" }
cell { name: "LUT__3176" type: "efl" mode: "logic" }
cell { name: "LUT__3175" type: "efl" mode: "logic" }
cell { name: "LUT__3174" type: "efl" mode: "logic" }
cell { name: "edb_top/la0/add_46/i1" type: "efl" mode: "arithmetic" }
cell { name: "edb_top/la0/add_45/i2" type: "efl" mode: "arithmetic" }
cell { name: "LUT__3172" type: "efl" mode: "logic" }
cell { name: "LUT__3171" type: "efl" mode: "logic" }
cell { name: "LUT__3170" type: "efl" mode: "logic" }
cell { name: "LUT__3168" type: "efl" mode: "logic" }
cell { name: "LUT__3167" type: "efl" mode: "logic" }
cell { name: "LUT__3166" type: "efl" mode: "logic" }
cell { name: "LUT__3164" type: "efl" mode: "logic" }
cell { name: "LUT__3163" type: "efl" mode: "logic" }
cell { name: "LUT__3162" type: "efl" mode: "logic" }
cell { name: "LUT__3161" type: "efl" mode: "logic" }
cell { name: "LUT__3160" type: "efl" mode: "logic" }
cell { name: "LUT__3159" type: "efl" mode: "logic" }
cell { name: "LUT__3158" type: "efl" mode: "logic" }
cell { name: "rasp0_i" type: "io" mode: "inpad" fixed {x: 160 y: 24 k: 3} }
cell { name: "lock" type: "io" mode: "inpad" fixed {x: 158 y: 243 k: 3} }
cell { name: "bscan_TCK" type: "io" mode: "inpad" fixed {x: 0 y: 4 k: 1} }
cell { name: "LUT__3140" type: "efl" mode: "logic" }
cell { name: "LUT__3139" type: "efl" mode: "logic" }
cell { name: "LUT__3138" type: "efl" mode: "logic" }
cell { name: "LUT__3136" type: "efl" mode: "logic" }
cell { name: "LUT__3135" type: "efl" mode: "logic" }
cell { name: "LUT__3134" type: "efl" mode: "logic" }
cell { name: "LUT__3130" type: "efl" mode: "logic" }
cell { name: "LUT__3128" type: "efl" mode: "logic" }
cell { name: "LUT__3127" type: "efl" mode: "logic" }
cell { name: "LUT__3126" type: "efl" mode: "logic" }
cell { name: "LUT__3124" type: "efl" mode: "logic" }
cell { name: "LUT__3123" type: "efl" mode: "logic" }
cell { name: "LUT__3122" type: "efl" mode: "logic" }
cell { name: "LUT__3120" type: "efl" mode: "logic" }
cell { name: "LUT__3119" type: "efl" mode: "logic" }
cell { name: "LUT__3090" type: "efl" mode: "logic" }
cell { name: "LUT__3084" type: "efl" mode: "logic" }
cell { name: "LUT__3081" type: "efl" mode: "logic" }
cell { name: "LUT__3079" type: "efl" mode: "logic" }
cell { name: "LUT__3078" type: "efl" mode: "logic" }
cell { name: "butten_o" type: "io" mode: "outpad" fixed {x: 160 y: 132 k: 0} }
cell { name: "LUT__3076" type: "efl" mode: "logic" }
cell { name: "LUT__3074" type: "efl" mode: "logic" }
cell { name: "LUT__3072" type: "efl" mode: "logic" }
cell { name: "LUT__3071" type: "efl" mode: "logic" }
cell { name: "LUT__3067" type: "efl" mode: "logic" }
cell { name: "LUT__3066" type: "efl" mode: "logic" }
cell { name: "LUT__3064" type: "efl" mode: "logic" }
cell { name: "LUT__3063" type: "efl" mode: "logic" }
cell { name: "LUT__3060" type: "efl" mode: "logic" }
cell { name: "LUT__3058" type: "efl" mode: "logic" }
cell { name: "LUT__3055" type: "efl" mode: "logic" }
cell { name: "LUT__3054" type: "efl" mode: "logic" }
cell { name: "LUT__3052" type: "efl" mode: "logic" }
cell { name: "LUT__3051" type: "efl" mode: "logic" }
cell { name: "LUT__3049" type: "efl" mode: "logic" }
cell { name: "LUT__3048" type: "efl" mode: "logic" }
cell { name: "LUT__3046" type: "efl" mode: "logic" }
cell { name: "LUT__3043" type: "efl" mode: "logic" }
cell { name: "LUT__3042" type: "efl" mode: "logic" }
cell { name: "LUT__3040" type: "efl" mode: "logic" }
cell { name: "LUT__3039" type: "efl" mode: "logic" }
cell { name: "LUT__3036" type: "efl" mode: "logic" }
cell { name: "LUT__3034" type: "efl" mode: "logic" }
cell { name: "LUT__3037" type: "efl" mode: "logic" }
cell { name: "LUT__3033" type: "efl" mode: "logic" }
cell { name: "LUT__3031" type: "efl" mode: "logic" }
cell { name: "LUT__3030" type: "efl" mode: "logic" }
cell { name: "LUT__3045" type: "efl" mode: "logic" }
cell { name: "LUT__3028" type: "efl" mode: "logic" }
cell { name: "LUT__3027" type: "efl" mode: "logic" }
cell { name: "LUT__3025" type: "efl" mode: "logic" }
cell { name: "LUT__3024" type: "efl" mode: "logic" }
cell { name: "LUT__3022" type: "efl" mode: "logic" }
cell { name: "LUT__3021" type: "efl" mode: "logic" }
cell { name: "LUT__3019" type: "efl" mode: "logic" }
cell { name: "LUT__3018" type: "efl" mode: "logic" }
cell { name: "LUT__3057" type: "efl" mode: "logic" }
cell { name: "LUT__3016" type: "efl" mode: "logic" }
cell { name: "LUT__3015" type: "efl" mode: "logic" }
cell { name: "freq_1sec_o" type: "io" mode: "outpad" fixed {x: 160 y: 109 k: 2} }
cell { name: "clk" type: "io" mode: "inpad" fixed {x: 160 y: 118 k: 1} }
cell { name: "LUT__3061" type: "efl" mode: "logic" }
cell { name: "LUT__3013" type: "efl" mode: "logic" }
cell { name: "LUT__3012" type: "efl" mode: "logic" }
cell { name: "LUT__3010" type: "efl" mode: "logic" }
cell { name: "LUT__3069" type: "efl" mode: "logic" }
cell { name: "LUT__3009" type: "efl" mode: "logic" }
cell { name: "LUT__3007" type: "efl" mode: "logic" }
cell { name: "LUT__3006" type: "efl" mode: "logic" }
cell { name: "LUT__3073" type: "efl" mode: "logic" }
cell { name: "LUT__3077" type: "efl" mode: "logic" }
cell { name: "LUT__3004" type: "efl" mode: "logic" }
cell { name: "LUT__3003" type: "efl" mode: "logic" }
cell { name: "LUT__3001" type: "efl" mode: "logic" }
cell { name: "LUT__3000" type: "efl" mode: "logic" }
cell { name: "LUT__2998" type: "efl" mode: "logic" }
cell { name: "LUT__2997" type: "efl" mode: "logic" }
cell { name: "LUT__2995" type: "efl" mode: "logic" }
cell { name: "LUT__2994" type: "efl" mode: "logic" }
cell { name: "LUT__3089" type: "efl" mode: "logic" }
cell { name: "LUT__2992" type: "efl" mode: "logic" }
cell { name: "LUT__2991" type: "efl" mode: "logic" }
cell { name: "LUT__2989" type: "efl" mode: "logic" }
cell { name: "LUT__2988" type: "efl" mode: "logic" }
cell { name: "LUT__2986" type: "efl" mode: "logic" }
cell { name: "LUT__2985" type: "efl" mode: "logic" }
cell { name: "LUT__2983" type: "efl" mode: "logic" }
cell { name: "LUT__2982" type: "efl" mode: "logic" }
cell { name: "LUT__2980" type: "efl" mode: "logic" }
cell { name: "LUT__2979" type: "efl" mode: "logic" }
cell { name: "LUT__2977" type: "efl" mode: "logic" }
cell { name: "LUT__2976" type: "efl" mode: "logic" }
cell { name: "LUT__2974" type: "efl" mode: "logic" }
cell { name: "LUT__2973" type: "efl" mode: "logic" }
cell { name: "LUT__2971" type: "efl" mode: "logic" }
cell { name: "LUT__2970" type: "efl" mode: "logic" }
cell { name: "LUT__2968" type: "efl" mode: "logic" }
cell { name: "LUT__2967" type: "efl" mode: "logic" }
cell { name: "LUT__3121" type: "efl" mode: "logic" }
cell { name: "LUT__3125" type: "efl" mode: "logic" }
cell { name: "LUT__2965" type: "efl" mode: "logic" }
cell { name: "LUT__2964" type: "efl" mode: "logic" }
cell { name: "LUT__2962" type: "efl" mode: "logic" }
cell { name: "LUT__2961" type: "efl" mode: "logic" }
cell { name: "LUT__2959" type: "efl" mode: "logic" }
cell { name: "LUT__2958" type: "efl" mode: "logic" }
cell { name: "LUT__3133" type: "efl" mode: "logic" }
cell { name: "LUT__2956" type: "efl" mode: "logic" }
cell { name: "LUT__3137" type: "efl" mode: "logic" }
cell { name: "LUT__2955" type: "efl" mode: "logic" }
cell { name: "LUT__2953" type: "efl" mode: "logic" }
cell { name: "LUT__2952" type: "efl" mode: "logic" }
cell { name: "LUT__2951" type: "efl" mode: "logic" }
cell { name: "raspi_gpiox8[0]" type: "io" mode: "inpad" fixed {x: 40 y: 0 k: 1} }
cell { name: "LUT__2949" type: "efl" mode: "logic" }
cell { name: "LUT__2948" type: "efl" mode: "logic" }
cell { name: "LUT__2947" type: "efl" mode: "logic" }
cell { name: "LUT__2945" type: "efl" mode: "logic" }
cell { name: "LUT__2944" type: "efl" mode: "logic" }
cell { name: "LUT__2943" type: "efl" mode: "logic" }
cell { name: "LUT__2941" type: "efl" mode: "logic" }
cell { name: "LUT__2940" type: "efl" mode: "logic" }
cell { name: "LUT__2939" type: "efl" mode: "logic" }
cell { name: "LUT__2937" type: "efl" mode: "logic" }
cell { name: "LUT__2936" type: "efl" mode: "logic" }
cell { name: "LUT__2935" type: "efl" mode: "logic" }
cell { name: "LUT__3165" type: "efl" mode: "logic" }
cell { name: "LUT__2933" type: "efl" mode: "logic" }
cell { name: "LUT__2932" type: "efl" mode: "logic" }
cell { name: "LUT__2931" type: "efl" mode: "logic" }
cell { name: "LUT__3169" type: "efl" mode: "logic" }
cell { name: "LUT__2929" type: "efl" mode: "logic" }
cell { name: "LUT__2928" type: "efl" mode: "logic" }
cell { name: "LUT__2927" type: "efl" mode: "logic" }
cell { name: "LUT__3173" type: "efl" mode: "logic" }
cell { name: "LUT__3177" type: "efl" mode: "logic" }
cell { name: "LUT__2925" type: "efl" mode: "logic" }
cell { name: "LUT__2924" type: "efl" mode: "logic" }
cell { name: "LUT__2923" type: "efl" mode: "logic" }
cell { name: "LUT__2921" type: "efl" mode: "logic" }
cell { name: "LUT__2920" type: "efl" mode: "logic" }
cell { name: "LUT__2919" type: "efl" mode: "logic" }
cell { name: "LUT__3181" type: "efl" mode: "logic" }
cell { name: "LUT__3185" type: "efl" mode: "logic" }
cell { name: "LUT__2917" type: "efl" mode: "logic" }
cell { name: "LUT__2916" type: "efl" mode: "logic" }
cell { name: "LUT__2915" type: "efl" mode: "logic" }
cell { name: "LUT__2913" type: "efl" mode: "logic" }
cell { name: "LUT__2912" type: "efl" mode: "logic" }
cell { name: "LUT__2911" type: "efl" mode: "logic" }
cell { name: "LUT__3196" type: "efl" mode: "logic" }
cell { name: "LUT__3199" type: "efl" mode: "logic" }
cell { name: "LUT__2909" type: "efl" mode: "logic" }
cell { name: "LUT__2908" type: "efl" mode: "logic" }
cell { name: "LUT__2907" type: "efl" mode: "logic" }
cell { name: "LUT__2905" type: "efl" mode: "logic" }
cell { name: "LUT__2904" type: "efl" mode: "logic" }
cell { name: "LUT__2903" type: "efl" mode: "logic" }
cell { name: "LUT__3211" type: "efl" mode: "logic" }
cell { name: "LUT__3213" type: "efl" mode: "logic" }
cell { name: "LUT__3215" type: "efl" mode: "logic" }
cell { name: "LUT__3219" type: "efl" mode: "logic" }
cell { name: "LUT__3220" type: "efl" mode: "logic" }
cell { name: "LUT__3221" type: "efl" mode: "logic" }
cell { name: "LUT__2901" type: "efl" mode: "logic" }
cell { name: "LUT__2900" type: "efl" mode: "logic" }
cell { name: "LUT__2899" type: "efl" mode: "logic" }
cell { name: "LUT__3225" type: "efl" mode: "logic" }
cell { name: "LUT__3227" type: "efl" mode: "logic" }
cell { name: "LUT__3228" type: "efl" mode: "logic" }
cell { name: "LUT__3229" type: "efl" mode: "logic" }
cell { name: "LUT__2897" type: "efl" mode: "logic" }
cell { name: "LUT__2896" type: "efl" mode: "logic" }
cell { name: "LUT__2895" type: "efl" mode: "logic" }
cell { name: "LUT__3231" type: "efl" mode: "logic" }
cell { name: "LUT__3233" type: "efl" mode: "logic" }
cell { name: "LUT__3235" type: "efl" mode: "logic" }
cell { name: "LUT__3236" type: "efl" mode: "logic" }
cell { name: "LUT__2644" type: "efl" mode: "logic" }
cell { name: "LUT__2893" type: "efl" mode: "logic" }
cell { name: "LUT__2892" type: "efl" mode: "logic" }
cell { name: "LUT__2891" type: "efl" mode: "logic" }
cell { name: "AUX_ADD_CI__edb_top/la0/sub_59/add_2/i1" type: "efl" mode: "arithmetic" }
cell { name: "LUT__2889" type: "efl" mode: "logic" }
cell { name: "LUT__2888" type: "efl" mode: "logic" }
cell { name: "LUT__2887" type: "efl" mode: "logic" }
cell { name: "raspi_gpiox8[1]" type: "io" mode: "inpad" fixed {x: 58 y: 0 k: 1} }
cell { name: "bscan_TDO" type: "io" mode: "outpad" fixed {x: 0 y: 2 k: 0} }
cell { name: "bscan_SHIFT" type: "io" mode: "inpad" fixed {x: 0 y: 5 k: 3} }
cell { name: "bscan_RESET" type: "io" mode: "inpad" fixed {x: 0 y: 4 k: 3} }
cell { name: "bscan_CAPTURE" type: "io" mode: "inpad" fixed {x: 0 y: 6 k: 3} }
net {
	name: "edb_top/edb_user_dr[44]"
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[44]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top/la0/la_trig_mask[44]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/word_count[15]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top/la0/register_conn[66][44]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/la_stop_trig~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[43]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/register_conn[65][44]~FF" port: "I[1]" }
 }
net {
	name: "n982"
	terminal	{ cell: "LUT__2717" port: "O" }
	terminal	{ cell: "edb_top/la0/la_trig_mask[44]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/la_trig_mask[60]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/la_trig_mask[36]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/la_trig_mask[52]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/la_trig_mask[4]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/la_trig_mask[15]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/la_trig_mask[40]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/la_trig_mask[48]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/la_trig_mask[56]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/la_trig_mask[38]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/la_trig_mask[42]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/la_trig_mask[46]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/la_trig_mask[50]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/la_trig_mask[54]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/la_trig_mask[58]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/la_trig_mask[62]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/la_trig_mask[26]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/la_trig_mask[35]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/la_trig_mask[37]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/la_trig_mask[39]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/la_trig_mask[5]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/la_trig_mask[41]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/la_trig_mask[43]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/la_trig_mask[45]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/la_trig_mask[47]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/la_trig_mask[49]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/la_trig_mask[51]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/la_trig_mask[53]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/la_trig_mask[55]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/la_trig_mask[57]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/la_trig_mask[59]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/la_trig_mask[61]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/la_trig_mask[63]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/la_trig_mask[7]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/la_trig_mask[18]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/la_trig_mask[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/la_trig_mask[2]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/la_trig_mask[6]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/la_trig_mask[9]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/la_trig_mask[11]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/la_trig_mask[31]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/la_trig_mask[32]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/la_trig_mask[23]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/la_trig_mask[20]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/la_trig_mask[17]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/la_trig_mask[16]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/la_trig_mask[14]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/la_trig_mask[10]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/la_trig_mask[3]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/la_trig_mask[28]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/la_trig_mask[8]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/la_trig_mask[12]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/la_trig_mask[13]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/la_trig_mask[34]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/la_trig_mask[33]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/la_trig_mask[30]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/la_trig_mask[29]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/la_trig_mask[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/la_trig_mask[24]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/la_trig_mask[25]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/la_trig_mask[22]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/la_trig_mask[21]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/la_trig_mask[19]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/la_trig_mask[27]~FF" port: "CE" }
 }
net {
	name: "bscan_RESET"
	terminal	{ cell: "bscan_RESET" port: "inpad" }
	terminal	{ cell: "edb_top/la0/la_trig_mask[44]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/word_count[13]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/register_conn[66][52]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/la_trig_mask[60]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/bit_count[2]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/la_trig_mask[36]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/la_trig_mask[52]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/la_trig_mask[4]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/address_counter[5]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/address_counter[21]~FF" port: "RE" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[27]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/word_count[5]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/la_trig_mask[15]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/axi_crc_i/edb_top/la0/crc_data_out[26]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/register_conn[66][20]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/la_trig_mask[40]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[54]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/la_trig_mask[48]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[37]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/la_trig_mask[56]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/address_counter[1]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/la_resetn~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/address_counter[9]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/address_counter[17]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/la_trig_pos[16]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/opcode[1]~FF" port: "RE" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[48]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/word_count[1]~FF" port: "RE" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[62]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/word_count[9]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/register_conn[65][56]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[2]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/row_addr[1]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/la_trig_mask[38]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/register_conn[66][36]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/la_trig_mask[42]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[51]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/la_trig_mask[46]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/la_trig_mask[50]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/la_trig_mask[54]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/la_trig_mask[58]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[21]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/la_trig_mask[62]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/address_counter[3]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/axi_crc_i/edb_top/la0/crc_data_out[18]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/address_counter[7]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[7]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/address_counter[11]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/address_counter[15]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/internal_register_select[12]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/address_counter[19]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/address_counter[23]~FF" port: "RE" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[11]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/opcode[3]~FF" port: "RE" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[45]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/bit_count[4]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/register_conn[65][21]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/word_count[3]~FF" port: "RE" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[65]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/word_count[7]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/la_trig_mask[26]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/word_count[11]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/register_conn[65][62]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/word_count[15]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/register_conn[65][61]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/register_conn[66][7]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/axi_crc_i/edb_top/la0/crc_data_out[24]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/la_trig_mask[35]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/axi_crc_i/edb_top/la0/crc_data_out[8]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/la_trig_mask[37]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/register_conn[66][28]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/la_trig_mask[39]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/la_trig_mask[5]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/la_trig_mask[41]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/register_conn[66][44]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/la_trig_mask[43]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/la_trig_pattern[1]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/la_trig_mask[45]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/register_conn[66][60]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/la_trig_mask[47]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[46]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/la_trig_mask[49]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/la_trig_pos[0]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/la_trig_mask[51]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/la_trig_mask[53]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/la_trig_mask[55]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[38]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/la_trig_mask[57]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[61]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/la_trig_mask[59]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/la_trig_mask[61]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/axi_crc_i/edb_top/la0/crc_data_out[3]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/la_trig_mask[63]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/la_trig_mask[7]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/address_counter[2]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[14]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/address_counter[4]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/axi_crc_i/edb_top/la0/crc_data_out[17]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/address_counter[6]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/address_counter[8]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[5]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/address_counter[10]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/address_counter[12]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/address_counter[14]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/internal_register_select[4]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/address_counter[16]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/register_conn[65][60]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/address_counter[18]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/la_trig_pos[8]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/address_counter[20]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/register_conn[65][48]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/address_counter[22]~FF" port: "RE" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[3]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/address_counter[24]~FF" port: "RE" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[69]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/opcode[2]~FF" port: "RE" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[19]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/bit_count[1]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/register_conn[65][25]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/bit_count[3]~FF" port: "RE" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[35]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/bit_count[5]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/register_conn[65][20]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/word_count[2]~FF" port: "RE" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[52]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/word_count[4]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/la_trig_mask[18]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/word_count[6]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/register_conn[65][11]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/word_count[8]~FF" port: "RE" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[70]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/word_count[10]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/register_conn[65][49]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/word_count[12]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/word_count[14]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[1]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[3]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/register_conn[66][3]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/axi_crc_i/edb_top/la0/crc_data_out[30]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/register_conn[66][14]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/register_conn[66][16]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/register_conn[66][18]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/register_conn[66][22]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/register_conn[66][24]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/register_conn[66][26]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/register_conn[66][30]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/register_conn[66][32]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/register_conn[66][34]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/module_state[2]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/register_conn[66][38]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/register_conn[66][40]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/register_conn[66][42]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/register_conn[66][46]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/register_conn[66][48]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/register_conn[66][50]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[24]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/register_conn[66][54]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/register_conn[66][56]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/register_conn[66][58]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/la_trig_mask[1]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/register_conn[66][62]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[41]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[42]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/la_trig_mask[2]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[36]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[47]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[52]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[34]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[28]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[29]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[26]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/axi_crc_i/edb_top/la0/crc_data_out[14]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/module_state[3]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[22]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/axi_crc_i/edb_top/la0/crc_data_out[4]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/rdy_sync_tff2q~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[19]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/la_trig_mask[6]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/register_conn[64][0]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[17]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/axi_crc_i/edb_top/la0/crc_data_out[9]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[13]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/row_addr[8]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/axi_crc_i/edb_top/la0/crc_data_out[13]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[8]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/la_trig_mask[9]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/axi_crc_i/edb_top/la0/crc_data_out[19]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/la_trig_mask[11]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/row_addr[3]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[9]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/axi_crc_i/edb_top/la0/crc_data_out[27]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/la_trig_mask[31]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/la_resetn_p1~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/internal_register_select[2]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/la_trig_mask[32]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/internal_register_select[6]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/internal_register_select[8]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/internal_register_select[10]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/la_trig_pos[2]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/la_trig_pos[4]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/la_trig_pos[6]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/register_conn[65][55]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/la_trig_pos[10]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/la_trig_pos[12]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/la_trig_pos[14]~FF" port: "RE" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[80]~FF" port: "RE" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[0]~FF" port: "RE" }
	terminal	{ cell: "edb_top/debug_hub_inst/module_id_reg[2]~FF" port: "RE" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[1]~FF" port: "RE" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[79]~FF" port: "RE" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[5]~FF" port: "RE" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[7]~FF" port: "RE" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[9]~FF" port: "RE" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[66]~FF" port: "RE" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[13]~FF" port: "RE" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[15]~FF" port: "RE" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[17]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/register_conn[65][35]~FF" port: "RE" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[21]~FF" port: "RE" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[23]~FF" port: "RE" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[25]~FF" port: "RE" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[63]~FF" port: "RE" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[29]~FF" port: "RE" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[31]~FF" port: "RE" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[33]~FF" port: "RE" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[38]~FF" port: "RE" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[37]~FF" port: "RE" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[39]~FF" port: "RE" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[42]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/la_trig_mask[23]~FF" port: "RE" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[40]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/la_trig_mask[20]~FF" port: "RE" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[28]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/register_conn[65][31]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/register_conn[65][33]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/register_conn[65][34]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/register_conn[65][16]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/register_conn[65][8]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/register_conn[65][14]~FF" port: "RE" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[61]~FF" port: "RE" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[68]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/register_conn[65][10]~FF" port: "RE" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[50]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/register_conn[65][43]~FF" port: "RE" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[75]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/register_conn[65][5]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/la_trig_mask[17]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/register_conn[65][6]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/la_trig_mask[16]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/register_conn[65][3]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/register_conn[65][30]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/row_addr[2]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/register_conn[65][54]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/register_conn[64][1]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/register_conn[65][59]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/la_trig_mask[14]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[4]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/register_conn[66][2]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/axi_crc_i/edb_top/la0/crc_data_out[29]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/register_conn[66][6]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/register_conn[66][11]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/axi_crc_i/edb_top/la0/crc_data_out[28]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/axi_crc_i/edb_top/la0/crc_data_out[25]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/axi_crc_i/edb_top/la0/crc_data_out[23]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/la_trig_mask[10]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/row_addr[9]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/register_conn[66][13]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/axi_crc_i/edb_top/la0/crc_data_out[15]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/register_conn[66][15]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/row_addr[7]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/register_conn[66][17]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/row_addr[6]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/register_conn[66][19]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/axi_crc_i/edb_top/la0/crc_data_out[0]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/register_conn[66][21]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/row_addr[0]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/register_conn[66][23]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/register_conn[66][25]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/axi_crc_i/edb_top/la0/crc_data_out[7]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/register_conn[66][27]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/register_conn[66][29]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/register_conn[66][31]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/rdy_sync_tff2~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/register_conn[66][33]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/axi_crc_i/edb_top/la0/crc_data_out[2]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/register_conn[66][35]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/register_conn[66][37]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/register_conn[66][39]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/module_state[1]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/register_conn[66][41]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/register_conn[66][43]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[60]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/register_conn[66][45]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/register_conn[66][47]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[59]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/register_conn[66][49]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/register_conn[66][51]~FF" port: "RE" }
	terminal	{ cell: "edb_top/debug_hub_inst/module_id_reg[0]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/register_conn[66][53]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[55]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/register_conn[66][55]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[53]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/register_conn[66][57]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/register_conn[66][59]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[49]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/register_conn[66][61]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/register_conn[66][63]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[48]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[43]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/internal_register_select[0]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[44]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[40]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[39]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[45]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/str_sync~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[35]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[50]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[33]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[32]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[31]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[30]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/la_trig_mask[3]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[58]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[27]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[25]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[62]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[63]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/la_trig_mask[28]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[23]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/register_conn[66][0]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/rdy_sync_tff1~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[57]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/axi_crc_i/edb_top/la0/crc_data_out[1]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[20]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[18]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/axi_crc_i/edb_top/la0/crc_data_out[5]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/register_conn[65][0]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[11]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/edb_top/la0/biu_ready~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/axi_crc_i/edb_top/la0/crc_data_out[6]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[16]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[15]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/axi_crc_i/edb_top/la0/crc_data_out[10]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/row_addr[5]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/axi_crc_i/edb_top/la0/crc_data_out[12]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/la_trig_mask[8]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/row_addr[4]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[12]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/la_run_trig~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/axi_crc_i/edb_top/la0/crc_data_out[11]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/axi_crc_i/edb_top/la0/crc_data_out[16]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/axi_crc_i/edb_top/la0/crc_data_out[21]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/axi_crc_i/edb_top/la0/crc_data_out[20]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/register_conn[66][9]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/axi_crc_i/edb_top/la0/crc_data_out[22]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/register_conn[66][12]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/la_trig_mask[12]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/la_trig_pattern[0]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[6]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/la_trig_mask[13]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/la_trig_pos[1]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/axi_crc_i/edb_top/la0/crc_data_out[31]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/register_conn[65][51]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/module_state[0]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/register_conn[65][58]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/register_conn[64][2]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/la_run_trig_imdt~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/la_trig_mask[34]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/la_trig_mask[33]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/internal_register_select[1]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/register_conn[66][8]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/internal_register_select[3]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/register_conn[66][1]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/internal_register_select[5]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/register_conn[66][4]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/internal_register_select[7]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/register_conn[65][63]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/internal_register_select[9]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/la_trig_mask[30]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/internal_register_select[11]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/la_trig_mask[29]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/la_stop_trig~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/la_trig_pos[3]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/la_trig_pos[5]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/register_conn[65][57]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/la_trig_pos[7]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/la_trig_pos[9]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/la_trig_pos[11]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/la_trig_pos[13]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/register_conn[65][52]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/la_trig_pos[15]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/register_conn[65][40]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/la_trig_mask[0]~FF" port: "RE" }
	terminal	{ cell: "edb_top/debug_hub_inst/module_id_reg[1]~FF" port: "RE" }
	terminal	{ cell: "edb_top/debug_hub_inst/module_id_reg[3]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/register_conn[65][47]~FF" port: "RE" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[2]~FF" port: "RE" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[76]~FF" port: "RE" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[4]~FF" port: "RE" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[78]~FF" port: "RE" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[6]~FF" port: "RE" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[74]~FF" port: "RE" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[8]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/register_conn[65][42]~FF" port: "RE" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[10]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/la_trig_mask[24]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/address_counter[0]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/la_trig_mask[25]~FF" port: "RE" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[14]~FF" port: "RE" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[64]~FF" port: "RE" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[16]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/register_conn[65][37]~FF" port: "RE" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[18]~FF" port: "RE" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[56]~FF" port: "RE" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[20]~FF" port: "RE" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[59]~FF" port: "RE" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[22]~FF" port: "RE" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[54]~FF" port: "RE" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[24]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/register_conn[65][32]~FF" port: "RE" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[26]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/register_conn[65][1]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/opcode[0]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/register_conn[65][29]~FF" port: "RE" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[30]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/register_conn[65][27]~FF" port: "RE" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[32]~FF" port: "RE" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[43]~FF" port: "RE" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[34]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/la_trig_mask[22]~FF" port: "RE" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[36]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/la_trig_mask[21]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/register_conn[65][24]~FF" port: "RE" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[41]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/register_conn[65][23]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/register_conn[65][22]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/register_conn[65][26]~FF" port: "RE" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[51]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/bit_count[0]~FF" port: "RE" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[46]~FF" port: "RE" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[47]~FF" port: "RE" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[53]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/register_conn[65][28]~FF" port: "RE" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[44]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/register_conn[65][19]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/register_conn[65][15]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/register_conn[65][18]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/register_conn[65][17]~FF" port: "RE" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[55]~FF" port: "RE" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[60]~FF" port: "RE" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[58]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/la_trig_mask[19]~FF" port: "RE" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[57]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/word_count[0]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/register_conn[65][38]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/register_conn[65][36]~FF" port: "RE" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[67]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/register_conn[65][13]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/register_conn[65][12]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/register_conn[65][39]~FF" port: "RE" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[77]~FF" port: "RE" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[12]~FF" port: "RE" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[72]~FF" port: "RE" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[73]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/register_conn[65][44]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/register_conn[65][41]~FF" port: "RE" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[71]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/register_conn[65][9]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/register_conn[65][53]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[0]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/register_conn[65][7]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/register_conn[65][45]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/la_trig_mask[27]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/register_conn[65][46]~FF" port: "RE" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[81]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/register_conn[65][4]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/register_conn[65][2]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[56]~FF" port: "RE" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[49]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/register_conn[65][50]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/register_conn[66][5]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/register_conn[66][10]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[10]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/address_counter[13]~FF" port: "RE" }
 }
net {
	name: "edb_top/la0/la_trig_mask[44]"
	terminal	{ cell: "edb_top/la0/la_trig_mask[44]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__3012" port: "I[2]" }
 }
net {
	name: "bscan_TCK~O"
	type: GLOBAL_CLOCK
	terminal	{ cell: "CLKBUF__1" port: "clkout" }
	terminal	{ cell: "edb_top/la0/la_trig_mask[44]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/word_count[13]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/register_conn[66][52]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/la_trig_mask[60]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/bit_count[2]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/la_trig_mask[36]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/la_trig_mask[52]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/la_trig_mask[4]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/address_counter[5]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/address_counter[21]~FF" port: "clk" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[27]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/word_count[5]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/la_trig_mask[15]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/axi_crc_i/edb_top/la0/crc_data_out[26]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/register_conn[66][20]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/la_trig_mask[40]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[54]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/la_trig_mask[48]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[37]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/la_trig_mask[56]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/address_counter[1]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/address_counter[9]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/address_counter[17]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/la_trig_pos[16]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/opcode[1]~FF" port: "clk" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[48]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/word_count[1]~FF" port: "clk" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[62]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/word_count[9]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/register_conn[65][56]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[2]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/row_addr[1]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/la_trig_mask[38]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/register_conn[66][36]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/la_trig_mask[42]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[51]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/la_trig_mask[46]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/la_trig_mask[50]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/la_trig_mask[54]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/la_trig_mask[58]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[21]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/la_trig_mask[62]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/address_counter[3]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/axi_crc_i/edb_top/la0/crc_data_out[18]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/address_counter[7]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[7]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/address_counter[11]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/address_counter[15]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/internal_register_select[12]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/address_counter[19]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/address_counter[23]~FF" port: "clk" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[11]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/opcode[3]~FF" port: "clk" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[45]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/bit_count[4]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/register_conn[65][21]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/word_count[3]~FF" port: "clk" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[65]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/word_count[7]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/la_trig_mask[26]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/word_count[11]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/register_conn[65][62]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/word_count[15]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/register_conn[65][61]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/register_conn[66][7]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/axi_crc_i/edb_top/la0/crc_data_out[24]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/la_trig_mask[35]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/axi_crc_i/edb_top/la0/crc_data_out[8]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/la_trig_mask[37]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/register_conn[66][28]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/la_trig_mask[39]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/la_trig_mask[5]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/la_trig_mask[41]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/register_conn[66][44]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/la_trig_mask[43]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/la_trig_pattern[1]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/la_trig_mask[45]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/register_conn[66][60]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/la_trig_mask[47]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[46]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/la_trig_mask[49]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/la_trig_pos[0]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/la_trig_mask[51]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/la_trig_mask[53]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/la_trig_mask[55]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[38]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/la_trig_mask[57]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[61]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/la_trig_mask[59]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/la_trig_mask[61]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/axi_crc_i/edb_top/la0/crc_data_out[3]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/la_trig_mask[63]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/la_trig_mask[7]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/address_counter[2]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[14]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/address_counter[4]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/axi_crc_i/edb_top/la0/crc_data_out[17]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/address_counter[6]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/address_counter[8]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[5]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/address_counter[10]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/address_counter[12]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/address_counter[14]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/internal_register_select[4]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/address_counter[16]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/register_conn[65][60]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/address_counter[18]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/la_trig_pos[8]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/address_counter[20]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/register_conn[65][48]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/address_counter[22]~FF" port: "clk" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[3]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/address_counter[24]~FF" port: "clk" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[69]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/opcode[2]~FF" port: "clk" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[19]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/bit_count[1]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/register_conn[65][25]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/bit_count[3]~FF" port: "clk" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[35]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/bit_count[5]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/register_conn[65][20]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/word_count[2]~FF" port: "clk" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[52]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/word_count[4]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/la_trig_mask[18]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/word_count[6]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/register_conn[65][11]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/word_count[8]~FF" port: "clk" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[70]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/word_count[10]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/register_conn[65][49]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/word_count[12]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/word_count[14]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[1]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[3]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/register_conn[66][3]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/axi_crc_i/edb_top/la0/crc_data_out[30]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/register_conn[66][14]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/register_conn[66][16]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/register_conn[66][18]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/register_conn[66][22]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/register_conn[66][24]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/register_conn[66][26]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/register_conn[66][30]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/register_conn[66][32]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/register_conn[66][34]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/module_state[2]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/register_conn[66][38]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/register_conn[66][40]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/register_conn[66][42]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/register_conn[66][46]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/register_conn[66][48]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/register_conn[66][50]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[24]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/register_conn[66][54]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/register_conn[66][56]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/register_conn[66][58]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/la_trig_mask[1]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/register_conn[66][62]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[41]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[42]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/la_trig_mask[2]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[36]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[47]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[52]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[34]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[28]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[29]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[26]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/axi_crc_i/edb_top/la0/crc_data_out[14]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/module_state[3]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[22]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/axi_crc_i/edb_top/la0/crc_data_out[4]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/rdy_sync_tff2q~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[19]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/la_trig_mask[6]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/register_conn[64][0]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[17]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/axi_crc_i/edb_top/la0/crc_data_out[9]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[13]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/row_addr[8]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/axi_crc_i/edb_top/la0/crc_data_out[13]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[8]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/la_trig_mask[9]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/axi_crc_i/edb_top/la0/crc_data_out[19]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/la_trig_mask[11]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/row_addr[3]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[9]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/axi_crc_i/edb_top/la0/crc_data_out[27]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/la_trig_mask[31]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/internal_register_select[2]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/la_trig_mask[32]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/internal_register_select[6]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/internal_register_select[8]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/internal_register_select[10]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/la_trig_pos[2]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/la_trig_pos[4]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/la_trig_pos[6]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/register_conn[65][55]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/la_trig_pos[10]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/la_trig_pos[12]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/la_trig_pos[14]~FF" port: "clk" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[80]~FF" port: "clk" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[0]~FF" port: "clk" }
	terminal	{ cell: "edb_top/debug_hub_inst/module_id_reg[2]~FF" port: "clk" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[1]~FF" port: "clk" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[79]~FF" port: "clk" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[5]~FF" port: "clk" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[7]~FF" port: "clk" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[9]~FF" port: "clk" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[66]~FF" port: "clk" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[13]~FF" port: "clk" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[15]~FF" port: "clk" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[17]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/register_conn[65][35]~FF" port: "clk" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[21]~FF" port: "clk" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[23]~FF" port: "clk" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[25]~FF" port: "clk" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[63]~FF" port: "clk" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[29]~FF" port: "clk" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[31]~FF" port: "clk" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[33]~FF" port: "clk" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[38]~FF" port: "clk" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[37]~FF" port: "clk" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[39]~FF" port: "clk" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[42]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/la_trig_mask[23]~FF" port: "clk" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[40]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/la_trig_mask[20]~FF" port: "clk" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[28]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/register_conn[65][31]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/register_conn[65][33]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/register_conn[65][34]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/register_conn[65][16]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/register_conn[65][8]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/register_conn[65][14]~FF" port: "clk" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[61]~FF" port: "clk" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[68]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/register_conn[65][10]~FF" port: "clk" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[50]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/register_conn[65][43]~FF" port: "clk" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[75]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/register_conn[65][5]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/la_trig_mask[17]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/register_conn[65][6]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/la_trig_mask[16]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/register_conn[65][3]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/register_conn[65][30]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/row_addr[2]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/register_conn[65][54]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/register_conn[64][1]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/register_conn[65][59]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/la_trig_mask[14]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[4]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/register_conn[66][2]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/axi_crc_i/edb_top/la0/crc_data_out[29]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/register_conn[66][6]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/register_conn[66][11]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/axi_crc_i/edb_top/la0/crc_data_out[28]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/axi_crc_i/edb_top/la0/crc_data_out[25]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/axi_crc_i/edb_top/la0/crc_data_out[23]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/la_trig_mask[10]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/row_addr[9]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/register_conn[66][13]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/axi_crc_i/edb_top/la0/crc_data_out[15]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/register_conn[66][15]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/row_addr[7]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/register_conn[66][17]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/row_addr[6]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/register_conn[66][19]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/axi_crc_i/edb_top/la0/crc_data_out[0]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/register_conn[66][21]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/row_addr[0]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/register_conn[66][23]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/register_conn[66][25]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/axi_crc_i/edb_top/la0/crc_data_out[7]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/register_conn[66][27]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/register_conn[66][29]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/register_conn[66][31]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/rdy_sync_tff2~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/register_conn[66][33]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/axi_crc_i/edb_top/la0/crc_data_out[2]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/register_conn[66][35]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/register_conn[66][37]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/register_conn[66][39]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/module_state[1]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/register_conn[66][41]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/register_conn[66][43]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[60]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/register_conn[66][45]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/register_conn[66][47]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[59]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/register_conn[66][49]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/register_conn[66][51]~FF" port: "clk" }
	terminal	{ cell: "edb_top/debug_hub_inst/module_id_reg[0]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/register_conn[66][53]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[55]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/register_conn[66][55]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[53]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/register_conn[66][57]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/register_conn[66][59]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[49]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/register_conn[66][61]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/register_conn[66][63]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[48]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[43]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/internal_register_select[0]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[44]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[40]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[39]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[45]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/str_sync~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[35]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[50]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[33]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[32]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[31]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[30]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/la_trig_mask[3]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[58]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[27]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[25]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[62]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[63]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/la_trig_mask[28]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[23]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/register_conn[66][0]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/rdy_sync_tff1~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[57]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/axi_crc_i/edb_top/la0/crc_data_out[1]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[20]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[18]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/axi_crc_i/edb_top/la0/crc_data_out[5]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/register_conn[65][0]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[11]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/edb_top/la0/biu_ready~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/axi_crc_i/edb_top/la0/crc_data_out[6]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[16]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[15]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/axi_crc_i/edb_top/la0/crc_data_out[10]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/row_addr[5]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/axi_crc_i/edb_top/la0/crc_data_out[12]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/la_trig_mask[8]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/row_addr[4]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[12]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/la_run_trig~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/axi_crc_i/edb_top/la0/crc_data_out[11]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/axi_crc_i/edb_top/la0/crc_data_out[16]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/axi_crc_i/edb_top/la0/crc_data_out[21]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/axi_crc_i/edb_top/la0/crc_data_out[20]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/register_conn[66][9]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/axi_crc_i/edb_top/la0/crc_data_out[22]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/register_conn[66][12]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/la_trig_mask[12]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/la_trig_pattern[0]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[6]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/la_trig_mask[13]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/la_trig_pos[1]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/axi_crc_i/edb_top/la0/crc_data_out[31]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/register_conn[65][51]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/module_state[0]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/register_conn[65][58]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/register_conn[64][2]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/la_run_trig_imdt~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/la_trig_mask[34]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/la_trig_mask[33]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/internal_register_select[1]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/register_conn[66][8]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/internal_register_select[3]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/register_conn[66][1]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/internal_register_select[5]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/register_conn[66][4]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/internal_register_select[7]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/register_conn[65][63]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/internal_register_select[9]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/la_trig_mask[30]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/internal_register_select[11]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/la_trig_mask[29]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/la_stop_trig~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/la_trig_pos[3]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/la_trig_pos[5]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/register_conn[65][57]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/la_trig_pos[7]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/la_trig_pos[9]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/la_trig_pos[11]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/la_trig_pos[13]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/register_conn[65][52]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/la_trig_pos[15]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/register_conn[65][40]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/la_trig_mask[0]~FF" port: "clk" }
	terminal	{ cell: "edb_top/debug_hub_inst/module_id_reg[1]~FF" port: "clk" }
	terminal	{ cell: "edb_top/debug_hub_inst/module_id_reg[3]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/register_conn[65][47]~FF" port: "clk" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[2]~FF" port: "clk" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[76]~FF" port: "clk" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[4]~FF" port: "clk" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[78]~FF" port: "clk" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[6]~FF" port: "clk" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[74]~FF" port: "clk" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[8]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/register_conn[65][42]~FF" port: "clk" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[10]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/la_trig_mask[24]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/address_counter[0]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/la_trig_mask[25]~FF" port: "clk" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[14]~FF" port: "clk" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[64]~FF" port: "clk" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[16]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/register_conn[65][37]~FF" port: "clk" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[18]~FF" port: "clk" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[56]~FF" port: "clk" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[20]~FF" port: "clk" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[59]~FF" port: "clk" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[22]~FF" port: "clk" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[54]~FF" port: "clk" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[24]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/register_conn[65][32]~FF" port: "clk" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[26]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/register_conn[65][1]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/opcode[0]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/register_conn[65][29]~FF" port: "clk" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[30]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/register_conn[65][27]~FF" port: "clk" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[32]~FF" port: "clk" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[43]~FF" port: "clk" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[34]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/la_trig_mask[22]~FF" port: "clk" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[36]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/la_trig_mask[21]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/register_conn[65][24]~FF" port: "clk" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[41]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/register_conn[65][23]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/register_conn[65][22]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/register_conn[65][26]~FF" port: "clk" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[51]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/bit_count[0]~FF" port: "clk" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[46]~FF" port: "clk" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[47]~FF" port: "clk" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[53]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/register_conn[65][28]~FF" port: "clk" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[44]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/register_conn[65][19]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/register_conn[65][15]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/register_conn[65][18]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/register_conn[65][17]~FF" port: "clk" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[55]~FF" port: "clk" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[60]~FF" port: "clk" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[58]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/la_trig_mask[19]~FF" port: "clk" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[57]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/word_count[0]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/register_conn[65][38]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/register_conn[65][36]~FF" port: "clk" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[67]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/register_conn[65][13]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/register_conn[65][12]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/register_conn[65][39]~FF" port: "clk" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[77]~FF" port: "clk" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[12]~FF" port: "clk" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[72]~FF" port: "clk" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[73]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/register_conn[65][44]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/register_conn[65][41]~FF" port: "clk" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[71]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/register_conn[65][9]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/register_conn[65][53]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[0]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/register_conn[65][7]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/register_conn[65][45]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/la_trig_mask[27]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/register_conn[65][46]~FF" port: "clk" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[81]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/register_conn[65][4]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/register_conn[65][2]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[56]~FF" port: "clk" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[49]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/register_conn[65][50]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/register_conn[66][5]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/register_conn[66][10]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[10]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/address_counter[13]~FF" port: "clk" }
 }
net {
	name: "edb_top/edb_user_dr[42]"
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[42]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top/la0/word_count[13]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top/la0/la_trig_mask[42]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/register_conn[66][42]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/la_run_trig~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/register_conn[65][42]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[41]~FF" port: "I[1]" }
 }
net {
	name: "n662"
	terminal	{ cell: "edb_top/la0/sub_59/add_2/i14" port: "O" }
	terminal	{ cell: "edb_top/la0/word_count[13]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__2732" port: "I[0]" }
 }
net {
	name: "n1688"
	terminal	{ cell: "LUT__2649" port: "O" }
	terminal	{ cell: "edb_top/la0/word_count[13]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top/la0/address_counter[5]~FF" port: "I[3]" }
	terminal	{ cell: "edb_top/la0/address_counter[21]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top/la0/word_count[5]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top/la0/address_counter[1]~FF" port: "I[3]" }
	terminal	{ cell: "edb_top/la0/address_counter[9]~FF" port: "I[3]" }
	terminal	{ cell: "edb_top/la0/address_counter[17]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top/la0/word_count[1]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top/la0/word_count[9]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top/la0/address_counter[3]~FF" port: "I[3]" }
	terminal	{ cell: "edb_top/la0/address_counter[7]~FF" port: "I[3]" }
	terminal	{ cell: "edb_top/la0/address_counter[11]~FF" port: "I[3]" }
	terminal	{ cell: "edb_top/la0/address_counter[15]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top/la0/address_counter[19]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top/la0/address_counter[23]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top/la0/word_count[3]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top/la0/word_count[7]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top/la0/word_count[11]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top/la0/word_count[15]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top/la0/address_counter[2]~FF" port: "I[3]" }
	terminal	{ cell: "edb_top/la0/address_counter[4]~FF" port: "I[3]" }
	terminal	{ cell: "edb_top/la0/address_counter[6]~FF" port: "I[3]" }
	terminal	{ cell: "edb_top/la0/address_counter[8]~FF" port: "I[3]" }
	terminal	{ cell: "edb_top/la0/address_counter[10]~FF" port: "I[3]" }
	terminal	{ cell: "edb_top/la0/address_counter[12]~FF" port: "I[3]" }
	terminal	{ cell: "edb_top/la0/address_counter[14]~FF" port: "I[3]" }
	terminal	{ cell: "edb_top/la0/address_counter[16]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top/la0/address_counter[18]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top/la0/address_counter[20]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top/la0/address_counter[22]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top/la0/address_counter[24]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top/la0/word_count[2]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top/la0/word_count[4]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top/la0/word_count[6]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top/la0/word_count[8]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top/la0/word_count[10]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top/la0/word_count[12]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top/la0/word_count[14]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top/la0/address_counter[0]~FF" port: "I[3]" }
	terminal	{ cell: "edb_top/la0/word_count[0]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top/la0/address_counter[13]~FF" port: "I[3]" }
	terminal	{ cell: "LUT__2650" port: "I[1]" }
 }
net {
	name: "n995"
	terminal	{ cell: "LUT__2754" port: "O" }
	terminal	{ cell: "edb_top/la0/word_count[13]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/word_count[5]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/word_count[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/word_count[9]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/word_count[3]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/word_count[7]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/word_count[11]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/word_count[15]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/word_count[2]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/word_count[4]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/word_count[6]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/word_count[8]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/word_count[10]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/word_count[12]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/word_count[14]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/word_count[0]~FF" port: "CE" }
 }
net {
	name: "edb_top/la0/word_count[13]"
	terminal	{ cell: "edb_top/la0/word_count[13]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__2655" port: "I[2]" }
	terminal	{ cell: "edb_top/la0/sub_59/add_2/i14" port: "I[0]" }
 }
net {
	name: "edb_top/edb_user_dr[52]"
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[52]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top/la0/register_conn[66][52]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/la_trig_mask[52]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/address_counter[7]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top/la0/la_trig_pos[7]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/register_conn[65][52]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[51]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__2666" port: "I[1]" }
 }
net {
	name: "n1003"
	terminal	{ cell: "LUT__2783" port: "O" }
	terminal	{ cell: "edb_top/la0/register_conn[66][52]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/register_conn[66][20]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/register_conn[66][36]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/register_conn[66][7]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/register_conn[66][28]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/register_conn[66][44]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/register_conn[66][60]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/register_conn[66][3]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/register_conn[66][14]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/register_conn[66][16]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/register_conn[66][18]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/register_conn[66][22]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/register_conn[66][24]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/register_conn[66][26]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/register_conn[66][30]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/register_conn[66][32]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/register_conn[66][34]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/register_conn[66][38]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/register_conn[66][40]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/register_conn[66][42]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/register_conn[66][46]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/register_conn[66][48]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/register_conn[66][50]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/register_conn[66][54]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/register_conn[66][56]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/register_conn[66][58]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/register_conn[66][62]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/register_conn[66][2]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/register_conn[66][6]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/register_conn[66][11]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/register_conn[66][13]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/register_conn[66][15]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/register_conn[66][17]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/register_conn[66][19]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/register_conn[66][21]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/register_conn[66][23]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/register_conn[66][25]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/register_conn[66][27]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/register_conn[66][29]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/register_conn[66][31]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/register_conn[66][33]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/register_conn[66][35]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/register_conn[66][37]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/register_conn[66][39]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/register_conn[66][41]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/register_conn[66][43]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/register_conn[66][45]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/register_conn[66][47]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/register_conn[66][49]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/register_conn[66][51]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/register_conn[66][53]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/register_conn[66][55]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/register_conn[66][57]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/register_conn[66][59]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/register_conn[66][61]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/register_conn[66][63]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/register_conn[66][0]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/register_conn[66][9]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/register_conn[66][12]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/register_conn[66][8]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/register_conn[66][1]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/register_conn[66][4]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/register_conn[66][5]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/register_conn[66][10]~FF" port: "CE" }
 }
net {
	name: "edb_top/la0/register_conn[66][52]"
	terminal	{ cell: "edb_top/la0/register_conn[66][52]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__3036" port: "I[1]" }
 }
net {
	name: "edb_top/edb_user_dr[60]"
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[60]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top/la0/la_trig_mask[60]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/address_counter[15]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/register_conn[66][60]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/register_conn[65][60]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/la_trig_pos[15]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[59]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__2671" port: "I[1]" }
 }
net {
	name: "edb_top/la0/la_trig_mask[60]"
	terminal	{ cell: "edb_top/la0/la_trig_mask[60]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__3060" port: "I[2]" }
 }
net {
	name: "n1768"
	terminal	{ cell: "LUT__2744" port: "O" }
	terminal	{ cell: "edb_top/la0/bit_count[2]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top/la0/bit_count[4]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top/la0/bit_count[1]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top/la0/bit_count[3]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top/la0/bit_count[5]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top/la0/bit_count[0]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__2754" port: "I[3]" }
 }
net {
	name: "n695"
	terminal	{ cell: "edb_top/la0/add_52/i3" port: "O" }
	terminal	{ cell: "edb_top/la0/bit_count[2]~FF" port: "I[1]" }
 }
net {
	name: "n992"
	terminal	{ cell: "LUT__2749" port: "O" }
	terminal	{ cell: "edb_top/la0/bit_count[2]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/bit_count[4]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/bit_count[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/bit_count[3]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/bit_count[5]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/bit_count[0]~FF" port: "CE" }
 }
net {
	name: "edb_top/la0/bit_count[2]"
	terminal	{ cell: "edb_top/la0/bit_count[2]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__2725" port: "I[2]" }
	terminal	{ cell: "LUT__2653" port: "I[2]" }
	terminal	{ cell: "edb_top/la0/add_52/i3" port: "I[0]" }
 }
net {
	name: "cnt[17]"
	terminal	{ cell: "cnt[17]~FF" port: "O_seq" }
	terminal	{ cell: "cnt[17]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__2693" port: "I[2]" }
 }
net {
	name: "gnd"
	type: CONSTANT
	terminal	{ cell: "GND" port: "O" }
	terminal	{ cell: "cnt[17]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/cap_fifo_din_tu[4]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[3]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/cap_fifo_din_p1[5]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/GEN_PROBE[0].compare_unit_inst/exp1[6]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/cap_fifo_din_tu[2]~FF" port: "RE" }
	terminal	{ cell: "cnt[8]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[5]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/GEN_PROBE[0].compare_unit_inst/exp1[7]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/cap_fifo_din_cu[2]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[7]~FF" port: "I[1]" }
	terminal	{ cell: "cnt[9]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[5]~FF" port: "I[1]" }
	terminal	{ cell: "cnt[24]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/cap_fifo_din[0]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[6]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[10]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[4]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/cap_fifo_din_p1[1]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/cap_fifo_din_p1[3]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/GEN_PROBE[0].compare_unit_inst/exp2[4]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/cap_fifo_din_p1[7]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/GEN_PROBE[0].compare_unit_inst/exp3[0]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/GEN_PROBE[0].compare_unit_inst/exp5[0]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/GEN_PROBE[0].compare_unit_inst/exp2[3]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/GEN_PROBE[0].compare_unit_inst/exp2[6]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/GEN_PROBE[0].compare_unit_inst/exp1[4]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/cap_fifo_din_cu[4]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/cap_fifo_din_tu[1]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/cap_fifo_din_cu[0]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/cap_fifo_din_p1[0]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/cap_fifo_din_tu[7]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/cap_fifo_din[4]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/cap_fifo_din[2]~FF" port: "RE" }
	terminal	{ cell: "cnt[20]~FF" port: "I[1]" }
	terminal	{ cell: "cnt[21]~FF" port: "I[1]" }
	terminal	{ cell: "cnt[19]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[8]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[10]~FF" port: "I[1]" }
	terminal	{ cell: "cnt[25]~FF" port: "I[1]" }
	terminal	{ cell: "cnt[6]~FF" port: "I[1]" }
	terminal	{ cell: "cnt[10]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/cap_fifo_din[6]~FF" port: "RE" }
	terminal	{ cell: "cnt[26]~FF" port: "I[1]" }
	terminal	{ cell: "cnt[30]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/cap_fifo_din[1]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[9]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[3]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/cap_fifo_din_cu[6]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/cap_fifo_din_cu[1]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/cap_fifo_din_p1[2]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/cap_fifo_din_p1[4]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/GEN_PROBE[0].compare_unit_inst/exp1[0]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/cap_fifo_din_p1[6]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/GEN_PROBE[0].compare_unit_inst/exp2[7]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/GEN_PROBE[0].compare_unit_inst/exp2[0]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/GEN_PROBE[0].compare_unit_inst/exp2[2]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/GEN_PROBE[0].compare_unit_inst/exp4[0]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/GEN_PROBE[0].compare_unit_inst/exp6[0]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/GEN_PROBE[0].compare_unit_inst/exp2[1]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/GEN_PROBE[0].compare_unit_inst/edb_top/la0/tu_data[0]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/GEN_PROBE[0].compare_unit_inst/exp2[5]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/GEN_PROBE[0].compare_unit_inst/exp1[1]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/GEN_PROBE[0].compare_unit_inst/exp1[3]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/GEN_PROBE[0].compare_unit_inst/exp1[5]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/trigger_unit_inst/edb_top/la0/tu_trigger~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/cap_fifo_din_tu[3]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/cap_fifo_din_tu[0]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/cap_fifo_din_cu[5]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/GEN_PROBE[0].compare_unit_inst/exp1[2]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/cap_fifo_din_cu[3]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/cap_fifo_din_cu[7]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/cap_fifo_din_tu[5]~FF" port: "RE" }
	terminal	{ cell: "cnt[12]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[2]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[8]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[2]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[7]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[4]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/cap_fifo_din_tu[6]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/cap_fifo_din[3]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/cap_fifo_din[5]~FF" port: "RE" }
	terminal	{ cell: "cnt[27]~FF" port: "I[1]" }
	terminal	{ cell: "cnt[16]~FF" port: "I[1]" }
	terminal	{ cell: "cnt[22]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/cap_fifo_din[7]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[9]~FF" port: "I[1]" }
	terminal	{ cell: "cnt[28]~FF" port: "I[1]" }
	terminal	{ cell: "cnt[23]~FF" port: "I[1]" }
	terminal	{ cell: "cnt[15]~FF" port: "I[1]" }
	terminal	{ cell: "cnt[18]~FF" port: "I[1]" }
	terminal	{ cell: "cnt[13]~FF" port: "I[1]" }
	terminal	{ cell: "cnt[7]~FF" port: "I[1]" }
	terminal	{ cell: "cnt[3]~FF" port: "I[1]" }
	terminal	{ cell: "cnt[14]~FF" port: "I[1]" }
	terminal	{ cell: "cnt[2]~FF" port: "I[1]" }
	terminal	{ cell: "cnt[4]~FF" port: "I[1]" }
	terminal	{ cell: "cnt[11]~FF" port: "I[1]" }
	terminal	{ cell: "cnt[5]~FF" port: "I[1]" }
	terminal	{ cell: "cnt[29]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[6]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/add_45/i3" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/add_45/i4" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/add_45/i5" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/add_45/i6" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/add_45/i7" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/add_45/i8" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/add_45/i9" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/add_45/i10" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/add_46/i2" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/add_46/i3" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/add_46/i4" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/add_46/i5" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/add_46/i6" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/add_46/i7" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/add_46/i8" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/add_46/i9" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/add_46/i10" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/add_46/i11" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/add_46/i12" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/add_46/i13" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/add_46/i14" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/add_46/i15" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/add_46/i16" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/add_46/i17" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/add_46/i18" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/add_46/i19" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/add_46/i20" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/add_46/i21" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/add_46/i22" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/add_46/i23" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/add_46/i24" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/add_46/i25" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/add_52/i3" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/add_52/i4" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/add_52/i5" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/add_52/i6" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/add_12/i3" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/add_12/i4" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/add_12/i5" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/add_12/i6" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/add_12/i7" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/add_12/i8" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/add_12/i9" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/add_12/i10" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/add_12/i11" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/add_12/i12" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/add_12/i13" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/add_12/i14" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/add_12/i15" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/add_12/i16" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/add_12/i17" port: "I[1]" }
	terminal	{ cell: "edb_top/debug_hub_inst/sub_28/add_2/i1" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/sub_59/add_2/i1" port: "I[1]" }
 }
net {
	name: "n815"
	terminal	{ cell: "cnt[16]~FF" port: "cout" }
	terminal	{ cell: "cnt[17]~FF" port: "cin" }
 }
net {
	name: "vcc"
	type: CONSTANT
	terminal	{ cell: "edb_top/la0/la_resetn_p1~FF" port: "O" }
	terminal	{ cell: "cnt[17]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/cap_fifo_din_tu[4]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/la_resetn~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/cap_fifo_din_p1[5]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/GEN_PROBE[0].compare_unit_inst/exp1[6]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/cap_fifo_din_tu[2]~FF" port: "CE" }
	terminal	{ cell: "cnt[8]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/GEN_PROBE[0].compare_unit_inst/exp1[7]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/cap_fifo_din_cu[2]~FF" port: "CE" }
	terminal	{ cell: "cnt[9]~FF" port: "CE" }
	terminal	{ cell: "cnt[24]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/cap_fifo_din[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/module_state[2]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/cap_fifo_din_p1[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/cap_fifo_din_p1[3]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/GEN_PROBE[0].compare_unit_inst/exp2[4]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/cap_fifo_din_p1[7]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/GEN_PROBE[0].compare_unit_inst/exp3[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/GEN_PROBE[0].compare_unit_inst/exp5[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/GEN_PROBE[0].compare_unit_inst/exp2[3]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/GEN_PROBE[0].compare_unit_inst/exp2[6]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/GEN_PROBE[0].compare_unit_inst/exp1[4]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/cap_fifo_din_cu[4]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/cap_fifo_din_tu[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/cap_fifo_din_cu[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/run_trig_imdt_p2~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/cap_fifo_din_p1[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/edb_top/la0/register_conn[0][0]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/run_trig_p2~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/module_state[3]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/str_sync_wbff2q~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/rdy_sync_tff2q~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/cap_fifo_din_tu[7]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/cap_fifo_din[4]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/cap_fifo_din[2]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/la_resetn_p1~FF" port: "CE" }
	terminal	{ cell: "cnt[20]~FF" port: "CE" }
	terminal	{ cell: "cnt[21]~FF" port: "CE" }
	terminal	{ cell: "cnt[19]~FF" port: "CE" }
	terminal	{ cell: "cnt[25]~FF" port: "CE" }
	terminal	{ cell: "cnt[1]~FF" port: "CE" }
	terminal	{ cell: "cnt[6]~FF" port: "CE" }
	terminal	{ cell: "cnt[10]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/cap_fifo_din[6]~FF" port: "CE" }
	terminal	{ cell: "cnt[26]~FF" port: "CE" }
	terminal	{ cell: "cnt[30]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/cap_fifo_din[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/run_trig_p1~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/rdy_sync_tff2~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/str_sync_wbff2~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/module_state[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/cap_buf_read_done_p1~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/cap_fifo_din_cu[6]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/cap_fifo_din_cu[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/cap_fifo_din_p1[2]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_5(10)" port: "WCLKE" }
	terminal	{ cell: "edb_top/la0/cap_fifo_din_p1[4]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/GEN_PROBE[0].compare_unit_inst/exp1[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/cap_fifo_din_p1[6]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/GEN_PROBE[0].compare_unit_inst/exp2[7]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/GEN_PROBE[0].compare_unit_inst/exp2[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/GEN_PROBE[0].compare_unit_inst/exp2[2]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/GEN_PROBE[0].compare_unit_inst/exp4[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/GEN_PROBE[0].compare_unit_inst/exp6[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/GEN_PROBE[0].compare_unit_inst/exp2[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/GEN_PROBE[0].compare_unit_inst/edb_top/la0/tu_data[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/GEN_PROBE[0].compare_unit_inst/exp2[5]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/GEN_PROBE[0].compare_unit_inst/exp1[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/GEN_PROBE[0].compare_unit_inst/exp1[3]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_3(01)" port: "WCLKE" }
	terminal	{ cell: "edb_top/la0/GEN_PROBE[0].compare_unit_inst/exp1[5]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/trigger_unit_inst/edb_top/la0/tu_trigger~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/cap_fifo_din_tu[3]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/cap_fifo_din_tu[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/cap_fifo_din_cu[5]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/GEN_PROBE[0].compare_unit_inst/exp1[2]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/cap_fifo_din_cu[3]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/cap_fifo_din_cu[7]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/str_sync_wbff1~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/cap_fifo_din_tu[5]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/cap_buf_read_done_p2~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/cap_buf_read_done_p3~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/run_trig_imdt_p1~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/rdy_sync_tff1~FF" port: "CE" }
	terminal	{ cell: "cnt[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/edb_top/la0/register_conn[0][1]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/edb_top/la0/register_conn[0][2]~FF" port: "CE" }
	terminal	{ cell: "cnt[12]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/cap_fifo_din_tu[6]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/cap_fifo_din[3]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/module_state[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/cap_fifo_din[5]~FF" port: "CE" }
	terminal	{ cell: "cnt[27]~FF" port: "CE" }
	terminal	{ cell: "cnt[16]~FF" port: "CE" }
	terminal	{ cell: "cnt[22]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/cap_fifo_din[7]~FF" port: "CE" }
	terminal	{ cell: "cnt[28]~FF" port: "CE" }
	terminal	{ cell: "cnt[23]~FF" port: "CE" }
	terminal	{ cell: "cnt[15]~FF" port: "CE" }
	terminal	{ cell: "cnt[18]~FF" port: "CE" }
	terminal	{ cell: "cnt[13]~FF" port: "CE" }
	terminal	{ cell: "cnt[7]~FF" port: "CE" }
	terminal	{ cell: "cnt[3]~FF" port: "CE" }
	terminal	{ cell: "cnt[14]~FF" port: "CE" }
	terminal	{ cell: "cnt[2]~FF" port: "CE" }
	terminal	{ cell: "cnt[4]~FF" port: "CE" }
	terminal	{ cell: "cnt[11]~FF" port: "CE" }
	terminal	{ cell: "cnt[5]~FF" port: "CE" }
	terminal	{ cell: "cnt[29]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/sub_59/add_2/i2" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/sub_59/add_2/i3" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/sub_59/add_2/i4" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/sub_59/add_2/i5" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/sub_59/add_2/i6" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/sub_59/add_2/i7" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/sub_59/add_2/i8" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/sub_59/add_2/i9" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/sub_59/add_2/i10" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/sub_59/add_2/i11" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/sub_59/add_2/i12" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/sub_59/add_2/i13" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/sub_59/add_2/i14" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/sub_59/add_2/i15" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/sub_59/add_2/i16" port: "I[1]" }
	terminal	{ cell: "AUX_ADD_CI__edb_top/debug_hub_inst/sub_28/add_2/i1" port: "I[0]" }
	terminal	{ cell: "AUX_ADD_CI__edb_top/debug_hub_inst/sub_28/add_2/i1" port: "I[1]" }
	terminal	{ cell: "CLKBUF__0" port: "I[0]" }
	terminal	{ cell: "CLKBUF__1" port: "I[0]" }
	terminal	{ cell: "edb_top/debug_hub_inst/sub_28/add_2/i3" port: "I[1]" }
	terminal	{ cell: "edb_top/debug_hub_inst/sub_28/add_2/i4" port: "I[1]" }
	terminal	{ cell: "edb_top/debug_hub_inst/sub_28/add_2/i2" port: "I[1]" }
	terminal	{ cell: "AUX_ADD_CI__edb_top/la0/sub_59/add_2/i1" port: "I[0]" }
	terminal	{ cell: "AUX_ADD_CI__edb_top/la0/sub_59/add_2/i1" port: "I[1]" }
 }
net {
	name: "n972"
	terminal	{ cell: "LUT__2702" port: "O" }
	terminal	{ cell: "cnt[17]~FF" port: "RE" }
	terminal	{ cell: "cnt[8]~FF" port: "RE" }
	terminal	{ cell: "cnt[9]~FF" port: "RE" }
	terminal	{ cell: "cnt[24]~FF" port: "RE" }
	terminal	{ cell: "cnt[20]~FF" port: "RE" }
	terminal	{ cell: "cnt[21]~FF" port: "RE" }
	terminal	{ cell: "cnt[19]~FF" port: "RE" }
	terminal	{ cell: "cnt[25]~FF" port: "RE" }
	terminal	{ cell: "cnt[1]~FF" port: "RE" }
	terminal	{ cell: "cnt[6]~FF" port: "RE" }
	terminal	{ cell: "cnt[10]~FF" port: "RE" }
	terminal	{ cell: "cnt[26]~FF" port: "RE" }
	terminal	{ cell: "cnt[30]~FF" port: "RE" }
	terminal	{ cell: "cnt[0]~FF" port: "RE" }
	terminal	{ cell: "cnt[12]~FF" port: "RE" }
	terminal	{ cell: "cnt[27]~FF" port: "RE" }
	terminal	{ cell: "cnt[16]~FF" port: "RE" }
	terminal	{ cell: "cnt[22]~FF" port: "RE" }
	terminal	{ cell: "cnt[28]~FF" port: "RE" }
	terminal	{ cell: "cnt[23]~FF" port: "RE" }
	terminal	{ cell: "cnt[15]~FF" port: "RE" }
	terminal	{ cell: "cnt[18]~FF" port: "RE" }
	terminal	{ cell: "cnt[13]~FF" port: "RE" }
	terminal	{ cell: "cnt[7]~FF" port: "RE" }
	terminal	{ cell: "cnt[3]~FF" port: "RE" }
	terminal	{ cell: "cnt[14]~FF" port: "RE" }
	terminal	{ cell: "cnt[2]~FF" port: "RE" }
	terminal	{ cell: "cnt[4]~FF" port: "RE" }
	terminal	{ cell: "cnt[11]~FF" port: "RE" }
	terminal	{ cell: "cnt[5]~FF" port: "RE" }
	terminal	{ cell: "cnt[29]~FF" port: "RE" }
 }
net {
	name: "n813"
	terminal	{ cell: "cnt[17]~FF" port: "cout" }
	terminal	{ cell: "cnt[18]~FF" port: "cin" }
 }
net {
	name: "clk_2~O"
	type: GLOBAL_CLOCK
	terminal	{ cell: "CLKBUF__0" port: "clkout" }
	terminal	{ cell: "cnt[17]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/cap_fifo_din_tu[4]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/pos_counter[15]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/la_resetn~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[3]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/edb_top/la0/data_from_biu[5]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/cap_fifo_din_p1[5]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/GEN_PROBE[0].compare_unit_inst/exp1[6]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/cap_fifo_din_tu[2]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/axi_fsm_state[0]~FF" port: "clk" }
	terminal	{ cell: "cnt[8]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[5]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/edb_top/la0/data_from_biu[4]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/GEN_PROBE[0].compare_unit_inst/exp1[7]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/cap_fifo_din_cu[2]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/pos_counter[3]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[7]~FF" port: "clk" }
	terminal	{ cell: "cnt[9]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[5]~FF" port: "clk" }
	terminal	{ cell: "cnt[24]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/cap_fifo_din[0]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[6]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[10]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[4]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[1]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/edb_top/la0/data_from_biu[3]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/pos_counter[5]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/edb_top/la0/data_from_biu[0]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/pos_counter[1]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/cap_fifo_din_p1[1]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/cap_fifo_din_p1[3]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/GEN_PROBE[0].compare_unit_inst/exp2[4]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/cap_fifo_din_p1[7]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/GEN_PROBE[0].compare_unit_inst/exp3[0]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/GEN_PROBE[0].compare_unit_inst/exp5[0]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/GEN_PROBE[0].compare_unit_inst/exp2[3]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/GEN_PROBE[0].compare_unit_inst/exp2[6]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/GEN_PROBE[0].compare_unit_inst/exp1[4]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/cap_fifo_din_cu[4]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/cap_fifo_din_tu[1]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/cap_fifo_din_cu[0]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/run_trig_imdt_p2~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/cap_fifo_din_p1[0]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/edb_top/la0/register_conn[0][0]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/run_trig_p2~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/str_sync_wbff2q~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/pos_counter[4]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/cap_fifo_din_tu[7]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/edb_top/la0/data_from_biu[7]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[1]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/cap_fifo_din[4]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/cap_fifo_din[2]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/la_resetn_p1~FF" port: "clk" }
	terminal	{ cell: "cnt[20]~FF" port: "clk" }
	terminal	{ cell: "cnt[21]~FF" port: "clk" }
	terminal	{ cell: "cnt[19]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[8]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[10]~FF" port: "clk" }
	terminal	{ cell: "cnt[25]~FF" port: "clk" }
	terminal	{ cell: "cnt[1]~FF" port: "clk" }
	terminal	{ cell: "cnt[6]~FF" port: "clk" }
	terminal	{ cell: "cnt[10]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/cap_fifo_din[6]~FF" port: "clk" }
	terminal	{ cell: "cnt[26]~FF" port: "clk" }
	terminal	{ cell: "cnt[30]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/cap_fifo_din[1]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/edb_top/la0/data_from_biu[6]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[9]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[3]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[0]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[0]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/run_trig_p1~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/pos_counter[8]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/pos_counter[6]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/pos_counter[0]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/str_sync_wbff2~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/pos_counter[11]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/pos_counter[2]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/cap_buf_read_done_p1~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/cap_fifo_din_cu[6]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/cap_fifo_din_cu[1]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/cap_fifo_din_p1[2]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_5(10)" port: "RCLK" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_5(10)" port: "WCLK" }
	terminal	{ cell: "edb_top/la0/cap_fifo_din_p1[4]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/GEN_PROBE[0].compare_unit_inst/exp1[0]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/cap_fifo_din_p1[6]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/GEN_PROBE[0].compare_unit_inst/exp2[7]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/GEN_PROBE[0].compare_unit_inst/exp2[0]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/GEN_PROBE[0].compare_unit_inst/exp2[2]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/GEN_PROBE[0].compare_unit_inst/exp4[0]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/GEN_PROBE[0].compare_unit_inst/exp6[0]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/GEN_PROBE[0].compare_unit_inst/exp2[1]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/GEN_PROBE[0].compare_unit_inst/edb_top/la0/tu_data[0]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/GEN_PROBE[0].compare_unit_inst/exp2[5]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/GEN_PROBE[0].compare_unit_inst/exp1[1]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/GEN_PROBE[0].compare_unit_inst/exp1[3]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_3(01)" port: "RCLK" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_3(01)" port: "WCLK" }
	terminal	{ cell: "edb_top/la0/GEN_PROBE[0].compare_unit_inst/exp1[5]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/trigger_unit_inst/edb_top/la0/tu_trigger~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/cap_fifo_din_tu[3]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/cap_fifo_din_tu[0]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/cap_fifo_din_cu[5]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/GEN_PROBE[0].compare_unit_inst/exp1[2]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/cap_fifo_din_cu[3]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/cap_fifo_din_cu[7]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/str_sync_wbff1~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/cap_fifo_din_tu[5]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/cap_buf_read_done_p2~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/cap_buf_read_done_p3~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/pos_counter[13]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/run_trig_imdt_p1~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/pos_counter[12]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/pos_counter[16]~FF" port: "clk" }
	terminal	{ cell: "freq_1sec~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/pos_counter[10]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/pos_counter[9]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/rdy_sync~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/pos_counter[14]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/pos_counter[7]~FF" port: "clk" }
	terminal	{ cell: "cnt[0]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/edb_top/la0/register_conn[0][1]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/edb_top/la0/register_conn[0][2]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/edb_top/la0/data_from_biu[1]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/edb_top/la0/data_from_biu[2]~FF" port: "clk" }
	terminal	{ cell: "cnt[12]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/axi_fsm_state[1]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[2]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[8]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[2]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[7]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[4]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/cap_fifo_din_tu[6]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/cap_fifo_din[3]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/cap_fifo_din[5]~FF" port: "clk" }
	terminal	{ cell: "cnt[27]~FF" port: "clk" }
	terminal	{ cell: "cnt[16]~FF" port: "clk" }
	terminal	{ cell: "cnt[22]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/cap_fifo_din[7]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[9]~FF" port: "clk" }
	terminal	{ cell: "cnt[28]~FF" port: "clk" }
	terminal	{ cell: "cnt[23]~FF" port: "clk" }
	terminal	{ cell: "cnt[15]~FF" port: "clk" }
	terminal	{ cell: "cnt[18]~FF" port: "clk" }
	terminal	{ cell: "cnt[13]~FF" port: "clk" }
	terminal	{ cell: "cnt[7]~FF" port: "clk" }
	terminal	{ cell: "cnt[3]~FF" port: "clk" }
	terminal	{ cell: "cnt[14]~FF" port: "clk" }
	terminal	{ cell: "cnt[2]~FF" port: "clk" }
	terminal	{ cell: "cnt[4]~FF" port: "clk" }
	terminal	{ cell: "cnt[11]~FF" port: "clk" }
	terminal	{ cell: "cnt[5]~FF" port: "clk" }
	terminal	{ cell: "cnt[29]~FF" port: "clk" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[6]~FF" port: "clk" }
 }
net {
	name: "edb_top/edb_user_dr[36]"
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[36]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top/la0/la_trig_mask[36]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/register_conn[66][36]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/word_count[7]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[35]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/register_conn[65][36]~FF" port: "I[1]" }
 }
net {
	name: "edb_top/la0/la_trig_mask[36]"
	terminal	{ cell: "edb_top/la0/la_trig_mask[36]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__2988" port: "I[2]" }
 }
net {
	name: "edb_top/la0/cap_fifo_din_cu[4]"
	terminal	{ cell: "edb_top/la0/cap_fifo_din_cu[4]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top/la0/cap_fifo_din_tu[4]~FF" port: "I[1]" }
 }
net {
	name: "edb_top/la0/cap_fifo_din_tu[4]_2"
	terminal	{ cell: "edb_top/la0/cap_fifo_din_tu[4]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_5(10)" port: "WDATA[8]" }
 }
net {
	name: "edb_top/la0/la_trig_mask[52]"
	terminal	{ cell: "edb_top/la0/la_trig_mask[52]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__3036" port: "I[2]" }
 }
net {
	name: "edb_top/edb_user_dr[4]"
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[4]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top/la0/la_trig_mask[4]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[3]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/register_conn[66][4]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/register_conn[65][4]~FF" port: "I[1]" }
 }
net {
	name: "edb_top/la0/la_trig_mask[4]"
	terminal	{ cell: "edb_top/la0/la_trig_mask[4]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__2870" port: "I[1]" }
 }
net {
	name: "n1749"
	terminal	{ cell: "LUT__2722" port: "O" }
	terminal	{ cell: "edb_top/la0/address_counter[5]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top/la0/address_counter[1]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top/la0/address_counter[9]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top/la0/address_counter[3]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top/la0/address_counter[7]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top/la0/address_counter[11]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top/la0/address_counter[2]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top/la0/address_counter[4]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top/la0/address_counter[6]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top/la0/address_counter[8]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top/la0/address_counter[10]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top/la0/address_counter[12]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top/la0/address_counter[14]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top/la0/address_counter[0]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top/la0/address_counter[13]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__2816" port: "I[2]" }
	terminal	{ cell: "LUT__2814" port: "I[2]" }
	terminal	{ cell: "LUT__2812" port: "I[2]" }
	terminal	{ cell: "LUT__2810" port: "I[2]" }
	terminal	{ cell: "LUT__2808" port: "I[2]" }
	terminal	{ cell: "LUT__2806" port: "I[2]" }
	terminal	{ cell: "LUT__2804" port: "I[2]" }
	terminal	{ cell: "LUT__2802" port: "I[2]" }
	terminal	{ cell: "LUT__2800" port: "I[2]" }
	terminal	{ cell: "LUT__2798" port: "I[2]" }
 }
net {
	name: "n748"
	terminal	{ cell: "edb_top/la0/add_46/i6" port: "O" }
	terminal	{ cell: "edb_top/la0/address_counter[5]~FF" port: "I[1]" }
 }
net {
	name: "edb_top/edb_user_dr[50]"
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[50]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top/la0/address_counter[5]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top/la0/la_trig_mask[50]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/register_conn[66][50]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/la_trig_pos[5]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[49]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/register_conn[65][50]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__2680" port: "I[1]" }
 }
net {
	name: "n984"
	terminal	{ cell: "LUT__2742" port: "O" }
	terminal	{ cell: "edb_top/la0/address_counter[5]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/address_counter[21]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/address_counter[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/address_counter[9]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/address_counter[17]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/address_counter[3]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/address_counter[7]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/address_counter[11]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/address_counter[15]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/address_counter[19]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/address_counter[23]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/address_counter[2]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/address_counter[4]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/address_counter[6]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/address_counter[8]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/address_counter[10]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/address_counter[12]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/address_counter[14]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/address_counter[16]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/address_counter[18]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/address_counter[20]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/address_counter[22]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/address_counter[24]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/address_counter[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/address_counter[13]~FF" port: "CE" }
 }
net {
	name: "edb_top/la0/address_counter[5]"
	terminal	{ cell: "edb_top/la0/address_counter[5]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__2720" port: "I[2]" }
	terminal	{ cell: "edb_top/la0/add_46/i6" port: "I[0]" }
 }
net {
	name: "n1804"
	terminal	{ cell: "LUT__2810" port: "O" }
	terminal	{ cell: "edb_top/la0/address_counter[21]~FF" port: "I[0]" }
 }
net {
	name: "edb_top/edb_user_dr[66]"
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[66]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top/la0/address_counter[21]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[65]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/internal_register_select[2]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__2677" port: "I[1]" }
	terminal	{ cell: "LUT__2711" port: "I[0]" }
 }
net {
	name: "edb_top/la0/address_counter[21]"
	terminal	{ cell: "edb_top/la0/address_counter[21]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/row_addr[6]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/add_45/i7" port: "I[0]" }
	terminal	{ cell: "edb_top/la0/add_46/i22" port: "I[0]" }
 }
net {
	name: "edb_top/edb_user_dr[28]"
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[28]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[27]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/register_conn[66][28]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/la_trig_mask[28]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/register_conn[65][28]~FF" port: "I[1]" }
 }
net {
	name: "n1517"
	terminal	{ cell: "LUT__3236" port: "O" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[27]~FF" port: "CE" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[48]~FF" port: "CE" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[62]~FF" port: "CE" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[11]~FF" port: "CE" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[45]~FF" port: "CE" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[65]~FF" port: "CE" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[3]~FF" port: "CE" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[69]~FF" port: "CE" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[19]~FF" port: "CE" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[35]~FF" port: "CE" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[52]~FF" port: "CE" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[70]~FF" port: "CE" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[80]~FF" port: "CE" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[79]~FF" port: "CE" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[5]~FF" port: "CE" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[7]~FF" port: "CE" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[9]~FF" port: "CE" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[66]~FF" port: "CE" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[13]~FF" port: "CE" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[15]~FF" port: "CE" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[17]~FF" port: "CE" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[21]~FF" port: "CE" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[23]~FF" port: "CE" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[25]~FF" port: "CE" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[63]~FF" port: "CE" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[29]~FF" port: "CE" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[31]~FF" port: "CE" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[33]~FF" port: "CE" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[38]~FF" port: "CE" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[37]~FF" port: "CE" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[39]~FF" port: "CE" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[42]~FF" port: "CE" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[40]~FF" port: "CE" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[28]~FF" port: "CE" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[61]~FF" port: "CE" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[68]~FF" port: "CE" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[50]~FF" port: "CE" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[75]~FF" port: "CE" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[2]~FF" port: "CE" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[76]~FF" port: "CE" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[4]~FF" port: "CE" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[78]~FF" port: "CE" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[6]~FF" port: "CE" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[74]~FF" port: "CE" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[8]~FF" port: "CE" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[10]~FF" port: "CE" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[14]~FF" port: "CE" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[64]~FF" port: "CE" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[16]~FF" port: "CE" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[18]~FF" port: "CE" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[56]~FF" port: "CE" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[20]~FF" port: "CE" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[59]~FF" port: "CE" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[22]~FF" port: "CE" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[54]~FF" port: "CE" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[24]~FF" port: "CE" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[26]~FF" port: "CE" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[30]~FF" port: "CE" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[32]~FF" port: "CE" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[43]~FF" port: "CE" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[34]~FF" port: "CE" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[36]~FF" port: "CE" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[41]~FF" port: "CE" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[51]~FF" port: "CE" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[46]~FF" port: "CE" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[47]~FF" port: "CE" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[53]~FF" port: "CE" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[44]~FF" port: "CE" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[55]~FF" port: "CE" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[60]~FF" port: "CE" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[58]~FF" port: "CE" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[57]~FF" port: "CE" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[67]~FF" port: "CE" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[77]~FF" port: "CE" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[12]~FF" port: "CE" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[72]~FF" port: "CE" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[73]~FF" port: "CE" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[71]~FF" port: "CE" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[81]~FF" port: "CE" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[49]~FF" port: "CE" }
 }
net {
	name: "edb_top/edb_user_dr[27]"
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[27]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top/la0/register_conn[66][27]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[26]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/register_conn[65][27]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/la_trig_mask[27]~FF" port: "I[1]" }
 }
net {
	name: "edb_top/edb_user_dr[34]"
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[34]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top/la0/word_count[5]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top/la0/register_conn[66][34]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[33]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/register_conn[65][34]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/la_trig_mask[34]~FF" port: "I[1]" }
 }
net {
	name: "n678"
	terminal	{ cell: "edb_top/la0/sub_59/add_2/i6" port: "O" }
	terminal	{ cell: "edb_top/la0/word_count[5]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__2730" port: "I[0]" }
 }
net {
	name: "edb_top/la0/word_count[5]"
	terminal	{ cell: "edb_top/la0/word_count[5]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__2657" port: "I[2]" }
	terminal	{ cell: "edb_top/la0/sub_59/add_2/i6" port: "I[0]" }
 }
net {
	name: "edb_top/edb_user_dr[15]"
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[15]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top/la0/la_trig_mask[15]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/register_conn[66][15]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[14]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/register_conn[65][15]~FF" port: "I[1]" }
 }
net {
	name: "edb_top/la0/la_trig_mask[15]"
	terminal	{ cell: "edb_top/la0/la_trig_mask[15]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__2917" port: "I[1]" }
 }
net {
	name: "n990"
	terminal	{ cell: "LUT__2652" port: "O" }
	terminal	{ cell: "edb_top/la0/axi_crc_i/edb_top/la0/crc_data_out[26]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top/la0/opcode[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/axi_crc_i/edb_top/la0/crc_data_out[18]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top/la0/opcode[3]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/axi_crc_i/edb_top/la0/crc_data_out[24]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top/la0/axi_crc_i/edb_top/la0/crc_data_out[8]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top/la0/axi_crc_i/edb_top/la0/crc_data_out[3]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top/la0/axi_crc_i/edb_top/la0/crc_data_out[17]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top/la0/opcode[2]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/axi_crc_i/edb_top/la0/crc_data_out[30]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top/la0/axi_crc_i/edb_top/la0/crc_data_out[14]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top/la0/axi_crc_i/edb_top/la0/crc_data_out[4]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top/la0/axi_crc_i/edb_top/la0/crc_data_out[9]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top/la0/axi_crc_i/edb_top/la0/crc_data_out[13]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top/la0/axi_crc_i/edb_top/la0/crc_data_out[19]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top/la0/axi_crc_i/edb_top/la0/crc_data_out[27]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top/la0/axi_crc_i/edb_top/la0/crc_data_out[29]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top/la0/axi_crc_i/edb_top/la0/crc_data_out[28]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top/la0/axi_crc_i/edb_top/la0/crc_data_out[25]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top/la0/axi_crc_i/edb_top/la0/crc_data_out[23]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top/la0/axi_crc_i/edb_top/la0/crc_data_out[15]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top/la0/axi_crc_i/edb_top/la0/crc_data_out[0]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top/la0/axi_crc_i/edb_top/la0/crc_data_out[7]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top/la0/axi_crc_i/edb_top/la0/crc_data_out[2]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top/la0/axi_crc_i/edb_top/la0/crc_data_out[1]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top/la0/axi_crc_i/edb_top/la0/crc_data_out[5]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top/la0/axi_crc_i/edb_top/la0/crc_data_out[6]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top/la0/axi_crc_i/edb_top/la0/crc_data_out[10]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top/la0/axi_crc_i/edb_top/la0/crc_data_out[12]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top/la0/axi_crc_i/edb_top/la0/crc_data_out[11]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top/la0/axi_crc_i/edb_top/la0/crc_data_out[16]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top/la0/axi_crc_i/edb_top/la0/crc_data_out[21]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top/la0/axi_crc_i/edb_top/la0/crc_data_out[20]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top/la0/axi_crc_i/edb_top/la0/crc_data_out[22]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top/la0/axi_crc_i/edb_top/la0/crc_data_out[31]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/opcode[0]~FF" port: "CE" }
	terminal	{ cell: "LUT__2742" port: "I[0]" }
	terminal	{ cell: "LUT__2663" port: "I[3]" }
	terminal	{ cell: "LUT__2743" port: "I[0]" }
	terminal	{ cell: "LUT__3084" port: "I[0]" }
 }
net {
	name: "n1981"
	terminal	{ cell: "LUT__3090" port: "O" }
	terminal	{ cell: "edb_top/la0/axi_crc_i/edb_top/la0/crc_data_out[26]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/axi_crc_i/edb_top/la0/crc_data_out[24]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/axi_crc_i/edb_top/la0/crc_data_out[8]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/axi_crc_i/edb_top/la0/crc_data_out[30]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/axi_crc_i/edb_top/la0/crc_data_out[9]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/axi_crc_i/edb_top/la0/crc_data_out[19]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/axi_crc_i/edb_top/la0/crc_data_out[27]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/axi_crc_i/edb_top/la0/crc_data_out[29]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/axi_crc_i/edb_top/la0/crc_data_out[23]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/axi_crc_i/edb_top/la0/crc_data_out[15]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/axi_crc_i/edb_top/la0/crc_data_out[5]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/axi_crc_i/edb_top/la0/crc_data_out[21]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/axi_crc_i/edb_top/la0/crc_data_out[20]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/axi_crc_i/edb_top/la0/crc_data_out[31]~FF" port: "I[0]" }
 }
net {
	name: "edb_top/la0/crc_data_out[27]"
	terminal	{ cell: "edb_top/la0/axi_crc_i/edb_top/la0/crc_data_out[27]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top/la0/axi_crc_i/edb_top/la0/crc_data_out[26]~FF" port: "I[2]" }
	terminal	{ cell: "LUT__2671" port: "I[2]" }
 }
net {
	name: "n1192"
	terminal	{ cell: "LUT__3084" port: "O" }
	terminal	{ cell: "edb_top/la0/axi_crc_i/edb_top/la0/crc_data_out[26]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/axi_crc_i/edb_top/la0/crc_data_out[18]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/axi_crc_i/edb_top/la0/crc_data_out[24]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/axi_crc_i/edb_top/la0/crc_data_out[8]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/axi_crc_i/edb_top/la0/crc_data_out[3]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/axi_crc_i/edb_top/la0/crc_data_out[17]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/axi_crc_i/edb_top/la0/crc_data_out[30]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/axi_crc_i/edb_top/la0/crc_data_out[14]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/axi_crc_i/edb_top/la0/crc_data_out[4]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/axi_crc_i/edb_top/la0/crc_data_out[9]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/axi_crc_i/edb_top/la0/crc_data_out[13]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/axi_crc_i/edb_top/la0/crc_data_out[19]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/axi_crc_i/edb_top/la0/crc_data_out[27]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/axi_crc_i/edb_top/la0/crc_data_out[29]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/axi_crc_i/edb_top/la0/crc_data_out[28]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/axi_crc_i/edb_top/la0/crc_data_out[25]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/axi_crc_i/edb_top/la0/crc_data_out[23]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/axi_crc_i/edb_top/la0/crc_data_out[15]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/axi_crc_i/edb_top/la0/crc_data_out[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/axi_crc_i/edb_top/la0/crc_data_out[7]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/axi_crc_i/edb_top/la0/crc_data_out[2]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/axi_crc_i/edb_top/la0/crc_data_out[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/axi_crc_i/edb_top/la0/crc_data_out[5]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/axi_crc_i/edb_top/la0/crc_data_out[6]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/axi_crc_i/edb_top/la0/crc_data_out[10]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/axi_crc_i/edb_top/la0/crc_data_out[12]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/axi_crc_i/edb_top/la0/crc_data_out[11]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/axi_crc_i/edb_top/la0/crc_data_out[16]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/axi_crc_i/edb_top/la0/crc_data_out[21]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/axi_crc_i/edb_top/la0/crc_data_out[20]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/axi_crc_i/edb_top/la0/crc_data_out[22]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/axi_crc_i/edb_top/la0/crc_data_out[31]~FF" port: "CE" }
 }
net {
	name: "edb_top/la0/crc_data_out[26]"
	terminal	{ cell: "edb_top/la0/axi_crc_i/edb_top/la0/crc_data_out[26]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top/la0/axi_crc_i/edb_top/la0/crc_data_out[25]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__2673" port: "I[2]" }
 }
net {
	name: "edb_top/edb_user_dr[20]"
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[20]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top/la0/register_conn[66][20]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[19]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/register_conn[65][20]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/la_trig_mask[20]~FF" port: "I[1]" }
 }
net {
	name: "edb_top/la0/register_conn[66][20]"
	terminal	{ cell: "edb_top/la0/register_conn[66][20]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__2935" port: "I[2]" }
 }
net {
	name: "edb_top/edb_user_dr[40]"
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[40]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top/la0/la_trig_mask[40]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/word_count[11]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top/la0/register_conn[66][40]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[39]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/register_conn[65][40]~FF" port: "I[1]" }
 }
net {
	name: "edb_top/la0/la_trig_mask[40]"
	terminal	{ cell: "edb_top/la0/la_trig_mask[40]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__3000" port: "I[2]" }
 }
net {
	name: "n1790"
	terminal	{ cell: "LUT__2770" port: "O" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[54]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[37]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[51]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[21]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[46]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[38]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[61]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[14]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[24]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[41]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[42]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[36]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[47]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[52]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[34]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[28]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[29]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[26]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[22]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[19]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[17]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[13]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[8]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[9]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[60]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[59]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[55]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[53]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[49]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[48]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[43]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[44]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[40]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[39]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[45]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[35]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[50]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[33]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[32]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[31]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[30]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[58]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[27]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[25]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[62]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[23]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[57]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[20]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[18]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[11]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[16]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[15]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[12]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[0]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[56]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[10]~FF" port: "I[2]" }
	terminal	{ cell: "LUT__2882" port: "I[3]" }
	terminal	{ cell: "LUT__2872" port: "I[3]" }
	terminal	{ cell: "LUT__2867" port: "I[3]" }
	terminal	{ cell: "LUT__2862" port: "I[3]" }
	terminal	{ cell: "LUT__2857" port: "I[3]" }
	terminal	{ cell: "LUT__2852" port: "I[3]" }
	terminal	{ cell: "LUT__2777" port: "I[3]" }
	terminal	{ cell: "LUT__2774" port: "I[2]" }
	terminal	{ cell: "LUT__2877" port: "I[3]" }
 }
net {
	name: "edb_top/la0/data_out_shift_reg[55]"
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[55]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[54]~FF" port: "I[1]" }
 }
net {
	name: "n1953"
	terminal	{ cell: "LUT__3043" port: "O" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[54]~FF" port: "I[2]" }
 }
net {
	name: "n997"
	terminal	{ cell: "LUT__2777" port: "O" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[54]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[37]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[2]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[51]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[21]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[7]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[46]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[38]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[61]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[14]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[5]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[3]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[24]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[41]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[42]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[36]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[47]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[52]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[34]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[28]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[29]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[26]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[22]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[19]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[17]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[13]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[8]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[9]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[4]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[60]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[59]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[55]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[53]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[49]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[48]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[43]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[44]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[40]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[39]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[45]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[35]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[50]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[33]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[32]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[31]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[30]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[58]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[27]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[25]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[62]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[63]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[23]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[57]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[20]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[18]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[11]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[16]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[15]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[12]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[6]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[56]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[10]~FF" port: "CE" }
 }
net {
	name: "edb_top/la0/data_out_shift_reg[54]"
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[54]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[53]~FF" port: "I[1]" }
 }
net {
	name: "edb_top/edb_user_dr[48]"
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[48]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top/la0/la_trig_mask[48]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/address_counter[3]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top/la0/register_conn[65][48]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/register_conn[66][48]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/la_trig_pos[3]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[47]~FF" port: "I[1]" }
 }
net {
	name: "edb_top/la0/la_trig_mask[48]"
	terminal	{ cell: "edb_top/la0/la_trig_mask[48]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__3024" port: "I[2]" }
 }
net {
	name: "edb_top/la0/data_out_shift_reg[38]"
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[38]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[37]~FF" port: "I[1]" }
 }
net {
	name: "n1919"
	terminal	{ cell: "LUT__2992" port: "O" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[37]~FF" port: "I[2]" }
 }
net {
	name: "edb_top/la0/data_out_shift_reg[37]"
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[37]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[36]~FF" port: "I[1]" }
 }
net {
	name: "edb_top/edb_user_dr[56]"
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[56]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top/la0/la_trig_mask[56]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/register_conn[65][56]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/address_counter[11]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top/la0/register_conn[66][56]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/la_trig_pos[11]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[55]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__2675" port: "I[1]" }
 }
net {
	name: "edb_top/la0/la_trig_mask[56]"
	terminal	{ cell: "edb_top/la0/la_trig_mask[56]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__3048" port: "I[2]" }
 }
net {
	name: "edb_top/la0/la_biu_inst/cap_buf_read_done_p2"
	terminal	{ cell: "edb_top/la0/la_biu_inst/cap_buf_read_done_p2~FF" port: "O_seq" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/pos_counter[15]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/pos_counter[3]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/pos_counter[5]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/pos_counter[1]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/pos_counter[4]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/pos_counter[8]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/pos_counter[6]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/pos_counter[0]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/pos_counter[11]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/pos_counter[2]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/cap_buf_read_done_p3~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/pos_counter[13]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/pos_counter[12]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/pos_counter[16]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/pos_counter[10]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/pos_counter[9]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/pos_counter[14]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/pos_counter[7]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__3158" port: "I[3]" }
	terminal	{ cell: "LUT__3215" port: "I[0]" }
 }
net {
	name: "n629"
	terminal	{ cell: "edb_top/la0/la_biu_inst/add_12/i16" port: "O" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/pos_counter[15]~FF" port: "I[1]" }
 }
net {
	name: "n1283"
	terminal	{ cell: "LUT__3158" port: "O" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/pos_counter[15]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/pos_counter[3]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/pos_counter[5]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/pos_counter[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/pos_counter[4]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/pos_counter[8]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/pos_counter[6]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/pos_counter[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/pos_counter[11]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/pos_counter[2]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/pos_counter[13]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/pos_counter[12]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/pos_counter[16]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/pos_counter[10]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/pos_counter[9]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/pos_counter[14]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/pos_counter[7]~FF" port: "CE" }
 }
net {
	name: "edb_top/la0/la_resetn"
	terminal	{ cell: "edb_top/la0/la_resetn~FF" port: "O_seq" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/pos_counter[15]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/edb_top/la0/data_from_biu[5]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/axi_fsm_state[0]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/edb_top/la0/data_from_biu[4]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/pos_counter[3]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/edb_top/la0/data_from_biu[3]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/pos_counter[5]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/edb_top/la0/data_from_biu[0]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/pos_counter[1]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/run_trig_imdt_p2~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/edb_top/la0/register_conn[0][0]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/run_trig_p2~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/str_sync_wbff2q~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/pos_counter[4]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/edb_top/la0/data_from_biu[7]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/edb_top/la0/data_from_biu[6]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/run_trig_p1~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/pos_counter[8]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/pos_counter[6]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/pos_counter[0]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/str_sync_wbff2~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/pos_counter[11]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/pos_counter[2]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/cap_buf_read_done_p1~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/str_sync_wbff1~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/cap_buf_read_done_p2~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/cap_buf_read_done_p3~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/pos_counter[13]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/run_trig_imdt_p1~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/pos_counter[12]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/pos_counter[16]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/pos_counter[10]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/pos_counter[9]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/rdy_sync~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/pos_counter[14]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/pos_counter[7]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/edb_top/la0/register_conn[0][1]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/edb_top/la0/register_conn[0][2]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/edb_top/la0/data_from_biu[1]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/edb_top/la0/data_from_biu[2]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/axi_fsm_state[1]~FF" port: "RE" }
	terminal	{ cell: "LUT__3220" port: "I[3]" }
 }
net {
	name: "edb_top/la0/la_biu_inst/pos_counter[15]"
	terminal	{ cell: "edb_top/la0/la_biu_inst/pos_counter[15]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/add_12/i16" port: "I[0]" }
	terminal	{ cell: "LUT__3175" port: "I[0]" }
 }
net {
	name: "n756"
	terminal	{ cell: "edb_top/la0/add_46/i2" port: "O" }
	terminal	{ cell: "edb_top/la0/address_counter[1]~FF" port: "I[1]" }
 }
net {
	name: "edb_top/edb_user_dr[46]"
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[46]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top/la0/address_counter[1]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top/la0/la_trig_mask[46]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[45]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/register_conn[66][46]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/la_trig_pos[1]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/register_conn[65][46]~FF" port: "I[1]" }
 }
net {
	name: "edb_top/la0/address_counter[1]"
	terminal	{ cell: "edb_top/la0/address_counter[1]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__2721" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/add_46/i2" port: "I[0]" }
 }
net {
	name: "edb_top/la0/la_resetn_p1"
	terminal	{ cell: "edb_top/la0/la_resetn_p1~FF" port: "O_seq" }
	terminal	{ cell: "edb_top/la0/la_resetn~FF" port: "I[1]" }
 }
net {
	name: "n740"
	terminal	{ cell: "edb_top/la0/add_46/i10" port: "O" }
	terminal	{ cell: "edb_top/la0/address_counter[9]~FF" port: "I[1]" }
 }
net {
	name: "edb_top/edb_user_dr[54]"
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[54]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top/la0/address_counter[9]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top/la0/la_trig_mask[54]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/register_conn[66][54]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/register_conn[65][54]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/la_trig_pos[9]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[53]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__2668" port: "I[1]" }
 }
net {
	name: "edb_top/la0/address_counter[9]"
	terminal	{ cell: "edb_top/la0/address_counter[9]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__2718" port: "I[2]" }
	terminal	{ cell: "edb_top/la0/add_46/i10" port: "I[0]" }
 }
net {
	name: "n1800"
	terminal	{ cell: "LUT__2802" port: "O" }
	terminal	{ cell: "edb_top/la0/address_counter[17]~FF" port: "I[0]" }
 }
net {
	name: "edb_top/edb_user_dr[62]"
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[62]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top/la0/address_counter[17]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/la_trig_mask[62]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/register_conn[65][62]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/register_conn[66][62]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[61]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/la_trig_pattern[0]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__2672" port: "I[1]" }
 }
net {
	name: "edb_top/la0/address_counter[17]"
	terminal	{ cell: "edb_top/la0/address_counter[17]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/row_addr[2]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/add_45/i3" port: "I[0]" }
	terminal	{ cell: "edb_top/la0/add_46/i18" port: "I[0]" }
 }
net {
	name: "edb_top/edb_user_dr[61]"
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[61]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top/la0/la_trig_pos[16]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/register_conn[65][61]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/la_trig_mask[61]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/address_counter[16]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/register_conn[66][61]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[60]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__2675" port: "I[3]" }
 }
net {
	name: "n978"
	terminal	{ cell: "LUT__2714" port: "O" }
	terminal	{ cell: "edb_top/la0/la_trig_pos[16]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/la_trig_pattern[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/la_trig_pos[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/la_trig_pos[8]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/la_trig_pos[2]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/la_trig_pos[4]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/la_trig_pos[6]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/la_trig_pos[10]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/la_trig_pos[12]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/la_trig_pos[14]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/la_trig_pattern[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/la_trig_pos[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/la_trig_pos[3]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/la_trig_pos[5]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/la_trig_pos[7]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/la_trig_pos[9]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/la_trig_pos[11]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/la_trig_pos[13]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/la_trig_pos[15]~FF" port: "CE" }
 }
net {
	name: "edb_top/la0/la_trig_pos[16]"
	terminal	{ cell: "edb_top/la0/la_trig_pos[16]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__3184" port: "I[3]" }
	terminal	{ cell: "LUT__3174" port: "I[3]" }
	terminal	{ cell: "LUT__2943" port: "I[1]" }
 }
net {
	name: "edb_top/edb_user_dr[78]"
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[78]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top/la0/opcode[1]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/debug_hub_inst/module_id_reg[1]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[77]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__2706" port: "I[0]" }
	terminal	{ cell: "LUT__2666" port: "I[3]" }
	terminal	{ cell: "LUT__2651" port: "I[1]" }
 }
net {
	name: "edb_top/la0/opcode[1]"
	terminal	{ cell: "edb_top/la0/opcode[1]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__2724" port: "I[0]" }
 }
net {
	name: "edb_top/edb_user_dr[49]"
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[49]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[48]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/la_trig_mask[49]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/address_counter[4]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top/la0/register_conn[65][49]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/la_trig_pos[4]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/register_conn[66][49]~FF" port: "I[1]" }
 }
net {
	name: "edb_top/edb_user_dr[30]"
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[30]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top/la0/word_count[1]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top/la0/register_conn[66][30]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[29]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/register_conn[65][30]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/la_trig_mask[30]~FF" port: "I[1]" }
 }
net {
	name: "n686"
	terminal	{ cell: "edb_top/la0/sub_59/add_2/i2" port: "O" }
	terminal	{ cell: "edb_top/la0/word_count[1]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__2731" port: "I[3]" }
 }
net {
	name: "edb_top/la0/word_count[1]"
	terminal	{ cell: "edb_top/la0/word_count[1]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__2658" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/sub_59/add_2/i2" port: "I[0]" }
 }
net {
	name: "edb_top/edb_user_dr[63]"
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[63]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[62]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/la_trig_pattern[1]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/la_trig_mask[63]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/address_counter[18]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/register_conn[66][63]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/register_conn[65][63]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__2676" port: "I[1]" }
 }
net {
	name: "edb_top/edb_user_dr[38]"
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[38]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top/la0/word_count[9]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top/la0/la_trig_mask[38]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/register_conn[66][38]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[37]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/register_conn[65][38]~FF" port: "I[1]" }
 }
net {
	name: "n670"
	terminal	{ cell: "edb_top/la0/sub_59/add_2/i10" port: "O" }
	terminal	{ cell: "edb_top/la0/word_count[9]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__2733" port: "I[3]" }
 }
net {
	name: "edb_top/la0/word_count[9]"
	terminal	{ cell: "edb_top/la0/word_count[9]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__2656" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/sub_59/add_2/i10" port: "I[0]" }
 }
net {
	name: "n1002"
	terminal	{ cell: "LUT__2782" port: "O" }
	terminal	{ cell: "edb_top/la0/register_conn[65][56]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/register_conn[65][21]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/register_conn[65][62]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/register_conn[65][61]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/register_conn[65][60]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/register_conn[65][48]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/register_conn[65][25]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/register_conn[65][20]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/register_conn[65][11]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/register_conn[65][49]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/register_conn[65][55]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/register_conn[65][35]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/register_conn[65][31]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/register_conn[65][33]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/register_conn[65][34]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/register_conn[65][16]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/register_conn[65][8]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/register_conn[65][14]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/register_conn[65][10]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/register_conn[65][43]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/register_conn[65][5]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/register_conn[65][6]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/register_conn[65][3]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/register_conn[65][30]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/register_conn[65][54]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/register_conn[65][59]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/register_conn[65][0]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/register_conn[65][51]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/register_conn[65][58]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/register_conn[65][63]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/register_conn[65][57]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/register_conn[65][52]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/register_conn[65][40]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/register_conn[65][47]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/register_conn[65][42]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/register_conn[65][37]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/register_conn[65][32]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/register_conn[65][1]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/register_conn[65][29]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/register_conn[65][27]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/register_conn[65][24]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/register_conn[65][23]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/register_conn[65][22]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/register_conn[65][26]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/register_conn[65][28]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/register_conn[65][19]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/register_conn[65][15]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/register_conn[65][18]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/register_conn[65][17]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/register_conn[65][38]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/register_conn[65][36]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/register_conn[65][13]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/register_conn[65][12]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/register_conn[65][39]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/register_conn[65][44]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/register_conn[65][41]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/register_conn[65][9]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/register_conn[65][53]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/register_conn[65][7]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/register_conn[65][45]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/register_conn[65][46]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/register_conn[65][4]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/register_conn[65][2]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/register_conn[65][50]~FF" port: "CE" }
 }
net {
	name: "edb_top/la0/register_conn[65][56]"
	terminal	{ cell: "edb_top/la0/register_conn[65][56]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__3049" port: "I[0]" }
 }
net {
	name: "n1822"
	terminal	{ cell: "LUT__2860" port: "O" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[2]~FF" port: "I[0]" }
 }
net {
	name: "n1791"
	terminal	{ cell: "LUT__2771" port: "O" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[2]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[21]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[7]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[14]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[5]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[1]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[3]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[24]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[22]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[19]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[17]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[13]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[8]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[9]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[4]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[63]~FF" port: "I[3]" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[23]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[20]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[18]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[11]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[16]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[15]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[12]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[6]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[10]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__2773" port: "I[0]" }
	terminal	{ cell: "LUT__3067" port: "I[3]" }
	terminal	{ cell: "LUT__3064" port: "I[3]" }
	terminal	{ cell: "LUT__3058" port: "I[3]" }
	terminal	{ cell: "LUT__3055" port: "I[3]" }
	terminal	{ cell: "LUT__3052" port: "I[3]" }
	terminal	{ cell: "LUT__3049" port: "I[3]" }
	terminal	{ cell: "LUT__3046" port: "I[3]" }
	terminal	{ cell: "LUT__3043" port: "I[3]" }
	terminal	{ cell: "LUT__3040" port: "I[3]" }
	terminal	{ cell: "LUT__3034" port: "I[3]" }
	terminal	{ cell: "LUT__3037" port: "I[3]" }
	terminal	{ cell: "LUT__3031" port: "I[3]" }
	terminal	{ cell: "LUT__3028" port: "I[3]" }
	terminal	{ cell: "LUT__3025" port: "I[3]" }
	terminal	{ cell: "LUT__3022" port: "I[3]" }
	terminal	{ cell: "LUT__3019" port: "I[3]" }
	terminal	{ cell: "LUT__3016" port: "I[3]" }
	terminal	{ cell: "LUT__3061" port: "I[3]" }
	terminal	{ cell: "LUT__3013" port: "I[3]" }
	terminal	{ cell: "LUT__3010" port: "I[3]" }
	terminal	{ cell: "LUT__3007" port: "I[3]" }
	terminal	{ cell: "LUT__3004" port: "I[3]" }
	terminal	{ cell: "LUT__3001" port: "I[3]" }
	terminal	{ cell: "LUT__2998" port: "I[3]" }
	terminal	{ cell: "LUT__2995" port: "I[3]" }
	terminal	{ cell: "LUT__2992" port: "I[3]" }
	terminal	{ cell: "LUT__2989" port: "I[3]" }
	terminal	{ cell: "LUT__2986" port: "I[3]" }
	terminal	{ cell: "LUT__2983" port: "I[3]" }
	terminal	{ cell: "LUT__2980" port: "I[3]" }
	terminal	{ cell: "LUT__2977" port: "I[3]" }
	terminal	{ cell: "LUT__2974" port: "I[3]" }
	terminal	{ cell: "LUT__2971" port: "I[3]" }
	terminal	{ cell: "LUT__2968" port: "I[3]" }
	terminal	{ cell: "LUT__2965" port: "I[3]" }
	terminal	{ cell: "LUT__2962" port: "I[3]" }
	terminal	{ cell: "LUT__2959" port: "I[3]" }
	terminal	{ cell: "LUT__2956" port: "I[3]" }
 }
net {
	name: "n1819"
	terminal	{ cell: "LUT__2857" port: "O" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[2]~FF" port: "I[2]" }
 }
net {
	name: "edb_top/la0/data_out_shift_reg[2]"
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[2]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__2852" port: "I[2]" }
 }
net {
	name: "edb_top/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[3]_2"
	terminal	{ cell: "edb_top/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[3]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[3]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_5(10)" port: "WADDR[1]" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_3(01)" port: "WADDR[1]" }
	terminal	{ cell: "LUT__3159" port: "I[3]" }
 }
net {
	name: "n627"
	terminal	{ cell: "edb_top/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[2]~FF" port: "cout" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[3]~FF" port: "cin" }
 }
net {
	name: "edb_top/la0/la_biu_inst/fifo_with_read_inst/we"
	terminal	{ cell: "LUT__3233" port: "O" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[3]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[5]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[8]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[10]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_5(10)" port: "WE" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_3(01)" port: "WE" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[2]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[7]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[4]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[9]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[6]~FF" port: "CE" }
 }
net {
	name: "n1336"
	terminal	{ cell: "LUT__3220" port: "O" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[3]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[5]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[7]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[5]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[6]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[10]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[4]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[1]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[1]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[8]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[10]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[9]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[3]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[0]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[0]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[2]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[8]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[2]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[7]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[4]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[9]~FF" port: "RE" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[6]~FF" port: "RE" }
 }
net {
	name: "n625"
	terminal	{ cell: "edb_top/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[3]~FF" port: "cout" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[4]~FF" port: "cin" }
 }
net {
	name: "edb_top/la0/la_biu_inst/swapped_data_out[5]"
	terminal	{ cell: "edb_top/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_3(01)" port: "RDATA[10]" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/edb_top/la0/data_from_biu[5]~FF" port: "I[1]" }
 }
net {
	name: "n1298"
	terminal	{ cell: "LUT__3199" port: "O" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/edb_top/la0/data_from_biu[5]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/edb_top/la0/data_from_biu[4]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/edb_top/la0/data_from_biu[3]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/edb_top/la0/data_from_biu[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/edb_top/la0/data_from_biu[7]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/edb_top/la0/data_from_biu[6]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/rdy_sync~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/edb_top/la0/data_from_biu[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/edb_top/la0/data_from_biu[2]~FF" port: "CE" }
 }
net {
	name: "edb_top/la0/data_from_biu[5]"
	terminal	{ cell: "edb_top/la0/la_biu_inst/edb_top/la0/data_from_biu[5]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__2872" port: "I[1]" }
 }
net {
	name: "edb_top/la0/address_counter[16]"
	terminal	{ cell: "edb_top/la0/address_counter[16]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/row_addr[1]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/add_46/i17" port: "I[0]" }
	terminal	{ cell: "edb_top/la0/add_45/i2" port: "I[0]" }
 }
net {
	name: "n1292"
	terminal	{ cell: "LUT__3196" port: "O" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/row_addr[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/row_addr[8]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/row_addr[3]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/row_addr[2]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/row_addr[9]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/row_addr[7]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/row_addr[6]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/row_addr[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/str_sync~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/edb_top/la0/biu_ready~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/row_addr[5]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/row_addr[4]~FF" port: "CE" }
 }
net {
	name: "edb_top/la0/la_biu_inst/row_addr[1]"
	terminal	{ cell: "edb_top/la0/la_biu_inst/row_addr[1]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/fifo_with_read_inst/add_22/i2" port: "I[1]" }
 }
net {
	name: "edb_top/la0/la_trig_mask[38]"
	terminal	{ cell: "edb_top/la0/la_trig_mask[38]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__2994" port: "I[2]" }
 }
net {
	name: "edb_top/la0/register_conn[66][36]"
	terminal	{ cell: "edb_top/la0/register_conn[66][36]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__2988" port: "I[1]" }
 }
net {
	name: "edb_top/la0/la_trig_mask[42]"
	terminal	{ cell: "edb_top/la0/la_trig_mask[42]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__3006" port: "I[2]" }
 }
net {
	name: "edb_top/la0/data_out_shift_reg[52]"
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[52]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[51]~FF" port: "I[1]" }
 }
net {
	name: "n1947"
	terminal	{ cell: "LUT__3034" port: "O" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[51]~FF" port: "I[2]" }
 }
net {
	name: "edb_top/la0/data_out_shift_reg[51]"
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[51]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[50]~FF" port: "I[1]" }
 }
net {
	name: "edb_top/la0/la_trig_mask[46]"
	terminal	{ cell: "edb_top/la0/la_trig_mask[46]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__3018" port: "I[2]" }
 }
net {
	name: "edb_top/la0/cap_fifo_din[5]"
	terminal	{ cell: "edb_top/la0/cap_fifo_din[5]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top/la0/cap_fifo_din_p1[5]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/GEN_PROBE[0].compare_unit_inst/exp1[5]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__3124" port: "I[3]" }
	terminal	{ cell: "LUT__3119" port: "I[0]" }
 }
net {
	name: "edb_top/la0/cap_fifo_din_p1[5]"
	terminal	{ cell: "edb_top/la0/cap_fifo_din_p1[5]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top/la0/cap_fifo_din_cu[5]~FF" port: "I[1]" }
 }
net {
	name: "edb_top/la0/la_trig_mask[50]"
	terminal	{ cell: "edb_top/la0/la_trig_mask[50]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__3030" port: "I[2]" }
 }
net {
	name: "edb_top/la0/cap_fifo_din[6]"
	terminal	{ cell: "edb_top/la0/cap_fifo_din[6]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top/la0/GEN_PROBE[0].compare_unit_inst/exp1[6]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top/la0/cap_fifo_din_p1[6]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__3124" port: "I[0]" }
	terminal	{ cell: "LUT__3119" port: "I[2]" }
 }
net {
	name: "edb_top/la0/register_conn[66][6]"
	terminal	{ cell: "edb_top/la0/register_conn[66][6]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top/la0/GEN_PROBE[0].compare_unit_inst/exp1[6]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/GEN_PROBE[0].compare_unit_inst/exp2[6]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__2878" port: "I[3]" }
 }
net {
	name: "edb_top/la0/GEN_PROBE[0].compare_unit_inst/exp1[6]"
	terminal	{ cell: "edb_top/la0/GEN_PROBE[0].compare_unit_inst/exp1[6]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__3136" port: "I[3]" }
 }
net {
	name: "edb_top/la0/la_trig_mask[54]"
	terminal	{ cell: "edb_top/la0/la_trig_mask[54]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__3042" port: "I[2]" }
 }
net {
	name: "edb_top/la0/cap_fifo_din_cu[2]"
	terminal	{ cell: "edb_top/la0/cap_fifo_din_cu[2]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top/la0/cap_fifo_din_tu[2]~FF" port: "I[1]" }
 }
net {
	name: "edb_top/la0/cap_fifo_din_tu[2]_2"
	terminal	{ cell: "edb_top/la0/cap_fifo_din_tu[2]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_5(10)" port: "WDATA[2]" }
 }
net {
	name: "edb_top/edb_user_dr[58]"
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[58]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top/la0/la_trig_mask[58]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/register_conn[66][58]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/register_conn[65][58]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/la_trig_pos[13]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[57]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/address_counter[13]~FF" port: "I[2]" }
	terminal	{ cell: "LUT__2670" port: "I[1]" }
 }
net {
	name: "edb_top/la0/la_trig_mask[58]"
	terminal	{ cell: "edb_top/la0/la_trig_mask[58]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__3054" port: "I[2]" }
 }
net {
	name: "n1884"
	terminal	{ cell: "LUT__2941" port: "O" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[21]~FF" port: "I[0]" }
 }
net {
	name: "edb_top/la0/data_out_shift_reg[22]"
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[22]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[21]~FF" port: "I[3]" }
 }
net {
	name: "edb_top/la0/data_out_shift_reg[21]"
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[21]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[20]~FF" port: "I[3]" }
 }
net {
	name: "edb_top/la0/la_trig_mask[62]"
	terminal	{ cell: "edb_top/la0/la_trig_mask[62]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__3066" port: "I[2]" }
 }
net {
	name: "edb_top/la0/la_biu_inst/axi_fsm_state[0]"
	terminal	{ cell: "edb_top/la0/la_biu_inst/axi_fsm_state[0]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/axi_fsm_state[0]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/axi_fsm_state[1]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__3208" port: "I[0]" }
	terminal	{ cell: "LUT__3199" port: "I[0]" }
 }
net {
	name: "edb_top/la0/la_biu_inst/str_sync_wbff2"
	terminal	{ cell: "edb_top/la0/la_biu_inst/str_sync_wbff2~FF" port: "O_seq" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/axi_fsm_state[0]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/str_sync_wbff2q~FF" port: "I[1]" }
 }
net {
	name: "edb_top/la0/la_biu_inst/str_sync_wbff2q"
	terminal	{ cell: "edb_top/la0/la_biu_inst/str_sync_wbff2q~FF" port: "O_seq" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/axi_fsm_state[0]~FF" port: "I[2]" }
 }
net {
	name: "edb_top/la0/la_biu_inst/axi_fsm_state[1]"
	terminal	{ cell: "edb_top/la0/la_biu_inst/axi_fsm_state[1]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/axi_fsm_state[0]~FF" port: "I[3]" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/axi_fsm_state[1]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__3208" port: "I[1]" }
	terminal	{ cell: "LUT__3199" port: "I[1]" }
 }
net {
	name: "n1310"
	terminal	{ cell: "LUT__3208" port: "O" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/axi_fsm_state[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/axi_fsm_state[1]~FF" port: "CE" }
 }
net {
	name: "n752"
	terminal	{ cell: "edb_top/la0/add_46/i4" port: "O" }
	terminal	{ cell: "edb_top/la0/address_counter[3]~FF" port: "I[1]" }
 }
net {
	name: "edb_top/la0/address_counter[3]"
	terminal	{ cell: "edb_top/la0/address_counter[3]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__2720" port: "I[0]" }
	terminal	{ cell: "edb_top/la0/add_46/i4" port: "I[0]" }
 }
net {
	name: "edb_top/la0/crc_data_out[19]"
	terminal	{ cell: "edb_top/la0/axi_crc_i/edb_top/la0/crc_data_out[19]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top/la0/axi_crc_i/edb_top/la0/crc_data_out[18]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__2676" port: "I[2]" }
 }
net {
	name: "edb_top/la0/crc_data_out[18]"
	terminal	{ cell: "edb_top/la0/axi_crc_i/edb_top/la0/crc_data_out[18]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top/la0/axi_crc_i/edb_top/la0/crc_data_out[17]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__2673" port: "I[0]" }
 }
net {
	name: "n744"
	terminal	{ cell: "edb_top/la0/add_46/i8" port: "O" }
	terminal	{ cell: "edb_top/la0/address_counter[7]~FF" port: "I[1]" }
 }
net {
	name: "edb_top/la0/address_counter[7]"
	terminal	{ cell: "edb_top/la0/address_counter[7]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__2718" port: "I[0]" }
	terminal	{ cell: "edb_top/la0/add_46/i8" port: "I[0]" }
 }
net {
	name: "n1842"
	terminal	{ cell: "LUT__2885" port: "O" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[7]~FF" port: "I[0]" }
 }
net {
	name: "n1839"
	terminal	{ cell: "LUT__2882" port: "O" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[7]~FF" port: "I[2]" }
 }
net {
	name: "edb_top/la0/data_out_shift_reg[7]"
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[7]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__2877" port: "I[2]" }
 }
net {
	name: "n736"
	terminal	{ cell: "edb_top/la0/add_46/i12" port: "O" }
	terminal	{ cell: "edb_top/la0/address_counter[11]~FF" port: "I[1]" }
 }
net {
	name: "edb_top/la0/address_counter[11]"
	terminal	{ cell: "edb_top/la0/address_counter[11]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__2719" port: "I[0]" }
	terminal	{ cell: "edb_top/la0/add_46/i12" port: "I[0]" }
 }
net {
	name: "n1798"
	terminal	{ cell: "LUT__2798" port: "O" }
	terminal	{ cell: "edb_top/la0/address_counter[15]~FF" port: "I[0]" }
 }
net {
	name: "edb_top/la0/address_counter[15]"
	terminal	{ cell: "edb_top/la0/address_counter[15]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/row_addr[0]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__2798" port: "I[0]" }
	terminal	{ cell: "edb_top/la0/add_46/i16" port: "I[0]" }
	terminal	{ cell: "edb_top/la0/add_45/i2" port: "I[1]" }
 }
net {
	name: "edb_top/edb_user_dr[76]"
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[76]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top/la0/internal_register_select[12]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[75]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__2673" port: "I[3]" }
	terminal	{ cell: "LUT__2707" port: "I[2]" }
 }
net {
	name: "n1008"
	terminal	{ cell: "LUT__2706" port: "O" }
	terminal	{ cell: "edb_top/la0/internal_register_select[12]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/internal_register_select[4]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/internal_register_select[2]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/internal_register_select[6]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/internal_register_select[8]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/internal_register_select[10]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/internal_register_select[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/internal_register_select[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/internal_register_select[3]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/internal_register_select[5]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/internal_register_select[7]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/internal_register_select[9]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/internal_register_select[11]~FF" port: "CE" }
	terminal	{ cell: "LUT__2709" port: "I[0]" }
 }
net {
	name: "edb_top/la0/internal_register_select[12]"
	terminal	{ cell: "edb_top/la0/internal_register_select[12]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__2764" port: "I[1]" }
 }
net {
	name: "n1802"
	terminal	{ cell: "LUT__2806" port: "O" }
	terminal	{ cell: "edb_top/la0/address_counter[19]~FF" port: "I[0]" }
 }
net {
	name: "edb_top/edb_user_dr[64]"
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[64]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top/la0/address_counter[19]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[63]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/internal_register_select[0]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__2782" port: "I[2]" }
	terminal	{ cell: "LUT__2717" port: "I[2]" }
	terminal	{ cell: "LUT__2712" port: "I[0]" }
	terminal	{ cell: "LUT__2681" port: "I[3]" }
	terminal	{ cell: "LUT__2783" port: "I[0]" }
 }
net {
	name: "edb_top/la0/address_counter[19]"
	terminal	{ cell: "edb_top/la0/address_counter[19]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/row_addr[4]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/add_45/i5" port: "I[0]" }
	terminal	{ cell: "edb_top/la0/add_46/i20" port: "I[0]" }
 }
net {
	name: "cnt[8]"
	terminal	{ cell: "cnt[8]~FF" port: "O_seq" }
	terminal	{ cell: "cnt[8]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__2696" port: "I[0]" }
 }
net {
	name: "n833"
	terminal	{ cell: "cnt[7]~FF" port: "cout" }
	terminal	{ cell: "cnt[8]~FF" port: "cin" }
 }
net {
	name: "n831"
	terminal	{ cell: "cnt[8]~FF" port: "cout" }
	terminal	{ cell: "cnt[9]~FF" port: "cin" }
 }
net {
	name: "n1806"
	terminal	{ cell: "LUT__2814" port: "O" }
	terminal	{ cell: "edb_top/la0/address_counter[23]~FF" port: "I[0]" }
 }
net {
	name: "edb_top/edb_user_dr[68]"
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[68]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top/la0/address_counter[23]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/internal_register_select[4]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[67]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__2673" port: "I[1]" }
	terminal	{ cell: "LUT__2711" port: "I[2]" }
 }
net {
	name: "edb_top/la0/address_counter[23]"
	terminal	{ cell: "edb_top/la0/address_counter[23]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/row_addr[8]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/add_45/i9" port: "I[0]" }
	terminal	{ cell: "edb_top/la0/add_46/i24" port: "I[0]" }
 }
net {
	name: "edb_top/edb_user_dr[12]"
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[12]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[11]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/register_conn[66][12]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/la_trig_mask[12]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/register_conn[65][12]~FF" port: "I[1]" }
 }
net {
	name: "edb_top/edb_user_dr[11]"
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[11]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top/la0/register_conn[65][11]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/la_trig_mask[11]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/register_conn[66][11]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[10]~FF" port: "I[1]" }
 }
net {
	name: "edb_top/edb_user_dr[80]"
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[80]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top/la0/opcode[3]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[79]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/debug_hub_inst/module_id_reg[3]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__2706" port: "I[3]" }
	terminal	{ cell: "LUT__2682" port: "I[3]" }
	terminal	{ cell: "LUT__2651" port: "I[3]" }
 }
net {
	name: "edb_top/la0/opcode[3]"
	terminal	{ cell: "edb_top/la0/opcode[3]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__2724" port: "I[1]" }
 }
net {
	name: "edb_top/edb_user_dr[45]"
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[45]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top/la0/la_trig_mask[45]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/la_trig_pos[0]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/register_conn[66][45]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/address_counter[0]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[44]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/register_conn[65][45]~FF" port: "I[1]" }
 }
net {
	name: "n691"
	terminal	{ cell: "edb_top/la0/add_52/i5" port: "O" }
	terminal	{ cell: "edb_top/la0/bit_count[4]~FF" port: "I[1]" }
 }
net {
	name: "edb_top/la0/bit_count[4]"
	terminal	{ cell: "edb_top/la0/bit_count[4]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__2726" port: "I[1]" }
	terminal	{ cell: "LUT__2654" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/add_52/i5" port: "I[0]" }
 }
net {
	name: "edb_top/edb_user_dr[21]"
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[21]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top/la0/register_conn[65][21]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/register_conn[66][21]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[20]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/la_trig_mask[21]~FF" port: "I[1]" }
 }
net {
	name: "edb_top/la0/register_conn[65][21]"
	terminal	{ cell: "edb_top/la0/register_conn[65][21]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__2940" port: "I[1]" }
 }
net {
	name: "edb_top/edb_user_dr[32]"
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[32]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top/la0/word_count[3]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top/la0/register_conn[66][32]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/la_trig_mask[32]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[31]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/register_conn[65][32]~FF" port: "I[1]" }
 }
net {
	name: "n682"
	terminal	{ cell: "edb_top/la0/sub_59/add_2/i4" port: "O" }
	terminal	{ cell: "edb_top/la0/word_count[3]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__2730" port: "I[2]" }
 }
net {
	name: "edb_top/la0/word_count[3]"
	terminal	{ cell: "edb_top/la0/word_count[3]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__2657" port: "I[0]" }
	terminal	{ cell: "edb_top/la0/sub_59/add_2/i4" port: "I[0]" }
 }
net {
	name: "edb_top/edb_user_dr[65]"
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[65]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top/la0/address_counter[20]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/internal_register_select[1]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[64]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__2782" port: "I[0]" }
	terminal	{ cell: "LUT__2717" port: "I[0]" }
	terminal	{ cell: "LUT__2712" port: "I[1]" }
	terminal	{ cell: "LUT__2672" port: "I[3]" }
	terminal	{ cell: "LUT__2783" port: "I[3]" }
 }
net {
	name: "n674"
	terminal	{ cell: "edb_top/la0/sub_59/add_2/i8" port: "O" }
	terminal	{ cell: "edb_top/la0/word_count[7]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__2731" port: "I[1]" }
 }
net {
	name: "edb_top/la0/word_count[7]"
	terminal	{ cell: "edb_top/la0/word_count[7]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__2658" port: "I[3]" }
	terminal	{ cell: "edb_top/la0/sub_59/add_2/i8" port: "I[0]" }
 }
net {
	name: "edb_top/edb_user_dr[26]"
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[26]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top/la0/la_trig_mask[26]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/register_conn[66][26]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[25]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/register_conn[65][26]~FF" port: "I[1]" }
 }
net {
	name: "edb_top/la0/la_trig_mask[26]"
	terminal	{ cell: "edb_top/la0/la_trig_mask[26]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__2958" port: "I[2]" }
 }
net {
	name: "n666"
	terminal	{ cell: "edb_top/la0/sub_59/add_2/i12" port: "O" }
	terminal	{ cell: "edb_top/la0/word_count[11]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__2732" port: "I[2]" }
 }
net {
	name: "edb_top/la0/word_count[11]"
	terminal	{ cell: "edb_top/la0/word_count[11]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__2655" port: "I[0]" }
	terminal	{ cell: "edb_top/la0/sub_59/add_2/i12" port: "I[0]" }
 }
net {
	name: "edb_top/la0/register_conn[65][62]"
	terminal	{ cell: "edb_top/la0/register_conn[65][62]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__3067" port: "I[0]" }
 }
net {
	name: "n659"
	terminal	{ cell: "edb_top/la0/sub_59/add_2/i16" port: "O" }
	terminal	{ cell: "edb_top/la0/word_count[15]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__2733" port: "I[1]" }
 }
net {
	name: "edb_top/la0/word_count[15]"
	terminal	{ cell: "edb_top/la0/word_count[15]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__2656" port: "I[3]" }
	terminal	{ cell: "edb_top/la0/sub_59/add_2/i16" port: "I[0]" }
 }
net {
	name: "edb_top/la0/register_conn[65][61]"
	terminal	{ cell: "edb_top/la0/register_conn[65][61]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__3064" port: "I[0]" }
 }
net {
	name: "edb_top/edb_user_dr[7]"
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[7]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top/la0/register_conn[66][7]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/la_trig_mask[7]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[6]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/register_conn[65][7]~FF" port: "I[1]" }
 }
net {
	name: "edb_top/la0/register_conn[66][7]"
	terminal	{ cell: "edb_top/la0/register_conn[66][7]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top/la0/GEN_PROBE[0].compare_unit_inst/exp1[7]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/GEN_PROBE[0].compare_unit_inst/exp2[7]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__2883" port: "I[2]" }
 }
net {
	name: "edb_top/la0/crc_data_out[25]"
	terminal	{ cell: "edb_top/la0/axi_crc_i/edb_top/la0/crc_data_out[25]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top/la0/axi_crc_i/edb_top/la0/crc_data_out[24]~FF" port: "I[2]" }
	terminal	{ cell: "LUT__2670" port: "I[2]" }
 }
net {
	name: "edb_top/la0/crc_data_out[24]"
	terminal	{ cell: "edb_top/la0/axi_crc_i/edb_top/la0/crc_data_out[24]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top/la0/axi_crc_i/edb_top/la0/crc_data_out[23]~FF" port: "I[2]" }
	terminal	{ cell: "LUT__2677" port: "I[2]" }
 }
net {
	name: "edb_top/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[5]"
	terminal	{ cell: "edb_top/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[5]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[5]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/fifo_with_read_inst/add_22/i6" port: "I[0]" }
	terminal	{ cell: "LUT__3161" port: "I[2]" }
	terminal	{ cell: "LUT__3228" port: "I[1]" }
 }
net {
	name: "n606"
	terminal	{ cell: "edb_top/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[4]~FF" port: "cout" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[5]~FF" port: "cin" }
 }
net {
	name: "n1335"
	terminal	{ cell: "LUT__3219" port: "O" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[5]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[7]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[6]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[10]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[4]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[9]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[3]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[2]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[8]~FF" port: "CE" }
	terminal	{ cell: "LUT__3222" port: "I[0]" }
 }
net {
	name: "n604"
	terminal	{ cell: "edb_top/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[5]~FF" port: "cout" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[6]~FF" port: "cin" }
 }
net {
	name: "edb_top/la0/la_biu_inst/swapped_data_out[4]"
	terminal	{ cell: "edb_top/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_5(10)" port: "RDATA[14]" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/edb_top/la0/data_from_biu[4]~FF" port: "I[1]" }
 }
net {
	name: "edb_top/la0/data_from_biu[4]"
	terminal	{ cell: "edb_top/la0/la_biu_inst/edb_top/la0/data_from_biu[4]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__2867" port: "I[1]" }
 }
net {
	name: "edb_top/edb_user_dr[35]"
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[35]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top/la0/la_trig_mask[35]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/word_count[6]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top/la0/register_conn[65][35]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/register_conn[66][35]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[34]~FF" port: "I[1]" }
 }
net {
	name: "edb_top/la0/la_trig_mask[35]"
	terminal	{ cell: "edb_top/la0/la_trig_mask[35]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__2985" port: "I[2]" }
 }
net {
	name: "edb_top/la0/crc_data_out[9]"
	terminal	{ cell: "edb_top/la0/axi_crc_i/edb_top/la0/crc_data_out[9]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top/la0/axi_crc_i/edb_top/la0/crc_data_out[8]~FF" port: "I[2]" }
	terminal	{ cell: "LUT__2680" port: "I[2]" }
 }
net {
	name: "edb_top/la0/crc_data_out[8]"
	terminal	{ cell: "edb_top/la0/axi_crc_i/edb_top/la0/crc_data_out[8]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top/la0/axi_crc_i/edb_top/la0/crc_data_out[7]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__2670" port: "I[0]" }
 }
net {
	name: "edb_top/edb_user_dr[37]"
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[37]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top/la0/la_trig_mask[37]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/word_count[8]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top/la0/register_conn[66][37]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/register_conn[65][37]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[36]~FF" port: "I[1]" }
 }
net {
	name: "edb_top/la0/la_trig_mask[37]"
	terminal	{ cell: "edb_top/la0/la_trig_mask[37]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__2991" port: "I[2]" }
 }
net {
	name: "edb_top/la0/register_conn[66][28]"
	terminal	{ cell: "edb_top/la0/register_conn[66][28]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__2964" port: "I[1]" }
 }
net {
	name: "edb_top/edb_user_dr[39]"
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[39]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top/la0/la_trig_mask[39]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/word_count[10]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[38]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/register_conn[66][39]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/register_conn[65][39]~FF" port: "I[1]" }
 }
net {
	name: "edb_top/la0/la_trig_mask[39]"
	terminal	{ cell: "edb_top/la0/la_trig_mask[39]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__2997" port: "I[2]" }
 }
net {
	name: "edb_top/edb_user_dr[5]"
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[5]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top/la0/la_trig_mask[5]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/register_conn[65][5]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[4]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/register_conn[66][5]~FF" port: "I[1]" }
 }
net {
	name: "edb_top/la0/la_trig_mask[5]"
	terminal	{ cell: "edb_top/la0/la_trig_mask[5]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__2875" port: "I[1]" }
 }
net {
	name: "edb_top/edb_user_dr[41]"
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[41]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top/la0/la_trig_mask[41]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/word_count[12]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[40]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/register_conn[66][41]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/register_conn[65][41]~FF" port: "I[1]" }
 }
net {
	name: "edb_top/la0/la_trig_mask[41]"
	terminal	{ cell: "edb_top/la0/la_trig_mask[41]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__3003" port: "I[2]" }
 }
net {
	name: "edb_top/la0/register_conn[66][44]"
	terminal	{ cell: "edb_top/la0/register_conn[66][44]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__3012" port: "I[1]" }
 }
net {
	name: "edb_top/edb_user_dr[43]"
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[43]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top/la0/la_trig_mask[43]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/word_count[14]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[42]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/register_conn[65][43]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/register_conn[66][43]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/la_run_trig_imdt~FF" port: "I[1]" }
 }
net {
	name: "edb_top/la0/la_trig_mask[43]"
	terminal	{ cell: "edb_top/la0/la_trig_mask[43]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__3009" port: "I[2]" }
 }
net {
	name: "edb_top/la0/la_trig_pattern[1]"
	terminal	{ cell: "edb_top/la0/la_trig_pattern[1]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top/la0/trigger_unit_inst/edb_top/la0/tu_trigger~FF" port: "I[0]" }
	terminal	{ cell: "LUT__2951" port: "I[1]" }
 }
net {
	name: "edb_top/la0/la_trig_mask[45]"
	terminal	{ cell: "edb_top/la0/la_trig_mask[45]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__3015" port: "I[2]" }
 }
net {
	name: "edb_top/la0/register_conn[66][60]"
	terminal	{ cell: "edb_top/la0/register_conn[66][60]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__3060" port: "I[1]" }
 }
net {
	name: "edb_top/edb_user_dr[47]"
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[47]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top/la0/la_trig_mask[47]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/address_counter[2]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top/la0/la_trig_pos[2]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/register_conn[66][47]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/register_conn[65][47]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[46]~FF" port: "I[1]" }
 }
net {
	name: "edb_top/la0/la_trig_mask[47]"
	terminal	{ cell: "edb_top/la0/la_trig_mask[47]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__3021" port: "I[2]" }
 }
net {
	name: "edb_top/la0/data_out_shift_reg[47]"
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[47]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[46]~FF" port: "I[1]" }
 }
net {
	name: "n1937"
	terminal	{ cell: "LUT__3019" port: "O" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[46]~FF" port: "I[2]" }
 }
net {
	name: "edb_top/la0/data_out_shift_reg[46]"
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[46]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[45]~FF" port: "I[1]" }
 }
net {
	name: "edb_top/la0/la_trig_mask[49]"
	terminal	{ cell: "edb_top/la0/la_trig_mask[49]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__3027" port: "I[2]" }
 }
net {
	name: "edb_top/la0/la_trig_pos[0]"
	terminal	{ cell: "edb_top/la0/la_trig_pos[0]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__2878" port: "I[1]" }
	terminal	{ cell: "LUT__3187" port: "I[0]" }
	terminal	{ cell: "LUT__3179" port: "I[0]" }
 }
net {
	name: "edb_top/edb_user_dr[51]"
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[51]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top/la0/la_trig_mask[51]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/address_counter[6]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top/la0/la_trig_pos[6]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[50]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/register_conn[66][51]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/register_conn[65][51]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__2683" port: "I[1]" }
 }
net {
	name: "edb_top/la0/la_trig_mask[51]"
	terminal	{ cell: "edb_top/la0/la_trig_mask[51]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__3033" port: "I[2]" }
 }
net {
	name: "edb_top/la0/cap_fifo_din[7]"
	terminal	{ cell: "edb_top/la0/cap_fifo_din[7]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top/la0/GEN_PROBE[0].compare_unit_inst/exp1[7]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top/la0/cap_fifo_din_p1[7]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__3120" port: "I[2]" }
	terminal	{ cell: "LUT__3125" port: "I[1]" }
 }
net {
	name: "edb_top/la0/GEN_PROBE[0].compare_unit_inst/exp1[7]"
	terminal	{ cell: "edb_top/la0/GEN_PROBE[0].compare_unit_inst/exp1[7]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__3133" port: "I[3]" }
 }
net {
	name: "edb_top/edb_user_dr[53]"
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[53]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top/la0/la_trig_mask[53]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/address_counter[8]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top/la0/la_trig_pos[8]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[52]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/register_conn[66][53]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/register_conn[65][53]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__2678" port: "I[1]" }
 }
net {
	name: "edb_top/la0/la_trig_mask[53]"
	terminal	{ cell: "edb_top/la0/la_trig_mask[53]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__3039" port: "I[2]" }
 }
net {
	name: "edb_top/la0/cap_fifo_din_p1[2]"
	terminal	{ cell: "edb_top/la0/cap_fifo_din_p1[2]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top/la0/cap_fifo_din_cu[2]~FF" port: "I[1]" }
 }
net {
	name: "edb_top/edb_user_dr[55]"
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[55]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top/la0/la_trig_mask[55]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/address_counter[10]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top/la0/register_conn[65][55]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/la_trig_pos[10]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/register_conn[66][55]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[54]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__2681" port: "I[1]" }
 }
net {
	name: "edb_top/la0/la_trig_mask[55]"
	terminal	{ cell: "edb_top/la0/la_trig_mask[55]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__3045" port: "I[2]" }
 }
net {
	name: "edb_top/la0/data_out_shift_reg[39]"
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[39]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[38]~FF" port: "I[1]" }
 }
net {
	name: "n1921"
	terminal	{ cell: "LUT__2995" port: "O" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[38]~FF" port: "I[2]" }
 }
net {
	name: "edb_top/edb_user_dr[57]"
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[57]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top/la0/la_trig_mask[57]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/address_counter[12]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top/la0/la_trig_pos[12]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/register_conn[66][57]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/register_conn[65][57]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[56]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__2667" port: "I[1]" }
 }
net {
	name: "edb_top/la0/la_trig_mask[57]"
	terminal	{ cell: "edb_top/la0/la_trig_mask[57]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__3051" port: "I[2]" }
 }
net {
	name: "edb_top/la0/data_out_shift_reg[62]"
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[62]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[61]~FF" port: "I[1]" }
 }
net {
	name: "n1967"
	terminal	{ cell: "LUT__3064" port: "O" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[61]~FF" port: "I[2]" }
 }
net {
	name: "edb_top/la0/data_out_shift_reg[61]"
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[61]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[60]~FF" port: "I[1]" }
 }
net {
	name: "edb_top/edb_user_dr[59]"
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[59]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top/la0/la_trig_mask[59]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/address_counter[14]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top/la0/la_trig_pos[14]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/register_conn[65][59]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/register_conn[66][59]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[58]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__2680" port: "I[3]" }
 }
net {
	name: "edb_top/la0/la_trig_mask[59]"
	terminal	{ cell: "edb_top/la0/la_trig_mask[59]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__3057" port: "I[2]" }
 }
net {
	name: "n653"
	terminal	{ cell: "edb_top/la0/la_biu_inst/add_12/i4" port: "O" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/pos_counter[3]~FF" port: "I[1]" }
 }
net {
	name: "edb_top/la0/la_biu_inst/pos_counter[3]"
	terminal	{ cell: "edb_top/la0/la_biu_inst/pos_counter[3]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/add_12/i4" port: "I[0]" }
	terminal	{ cell: "LUT__3173" port: "I[3]" }
 }
net {
	name: "edb_top/la0/la_trig_mask[61]"
	terminal	{ cell: "edb_top/la0/la_trig_mask[61]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__3063" port: "I[2]" }
 }
net {
	name: "edb_top/la0/crc_data_out[4]"
	terminal	{ cell: "edb_top/la0/axi_crc_i/edb_top/la0/crc_data_out[4]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top/la0/axi_crc_i/edb_top/la0/crc_data_out[3]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__2668" port: "I[0]" }
 }
net {
	name: "edb_top/la0/crc_data_out[3]"
	terminal	{ cell: "edb_top/la0/axi_crc_i/edb_top/la0/crc_data_out[3]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top/la0/axi_crc_i/edb_top/la0/crc_data_out[2]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__2678" port: "I[0]" }
 }
net {
	name: "edb_top/la0/la_trig_mask[63]"
	terminal	{ cell: "edb_top/la0/la_trig_mask[63]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__3069" port: "I[2]" }
 }
net {
	name: "edb_top/la0/la_trig_mask[7]"
	terminal	{ cell: "edb_top/la0/la_trig_mask[7]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__2885" port: "I[1]" }
 }
net {
	name: "n754"
	terminal	{ cell: "edb_top/la0/add_46/i3" port: "O" }
	terminal	{ cell: "edb_top/la0/address_counter[2]~FF" port: "I[1]" }
 }
net {
	name: "edb_top/la0/address_counter[2]"
	terminal	{ cell: "edb_top/la0/address_counter[2]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__2721" port: "I[2]" }
	terminal	{ cell: "edb_top/la0/add_46/i3" port: "I[0]" }
 }
net {
	name: "n1863"
	terminal	{ cell: "LUT__2913" port: "O" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[14]~FF" port: "I[0]" }
 }
net {
	name: "edb_top/la0/data_out_shift_reg[15]"
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[15]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[14]~FF" port: "I[3]" }
 }
net {
	name: "edb_top/la0/data_out_shift_reg[14]"
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[14]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[13]~FF" port: "I[3]" }
 }
net {
	name: "n750"
	terminal	{ cell: "edb_top/la0/add_46/i5" port: "O" }
	terminal	{ cell: "edb_top/la0/address_counter[4]~FF" port: "I[1]" }
 }
net {
	name: "edb_top/la0/address_counter[4]"
	terminal	{ cell: "edb_top/la0/address_counter[4]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__2720" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/add_46/i5" port: "I[0]" }
 }
net {
	name: "edb_top/la0/crc_data_out[17]"
	terminal	{ cell: "edb_top/la0/axi_crc_i/edb_top/la0/crc_data_out[17]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top/la0/axi_crc_i/edb_top/la0/crc_data_out[16]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__2665" port: "I[0]" }
 }
net {
	name: "n746"
	terminal	{ cell: "edb_top/la0/add_46/i7" port: "O" }
	terminal	{ cell: "edb_top/la0/address_counter[6]~FF" port: "I[1]" }
 }
net {
	name: "edb_top/la0/address_counter[6]"
	terminal	{ cell: "edb_top/la0/address_counter[6]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__2721" port: "I[3]" }
	terminal	{ cell: "edb_top/la0/add_46/i7" port: "I[0]" }
 }
net {
	name: "edb_top/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[7]"
	terminal	{ cell: "edb_top/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[7]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[7]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__3230" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/fifo_with_read_inst/add_22/i8" port: "I[0]" }
	terminal	{ cell: "LUT__3160" port: "I[2]" }
 }
net {
	name: "n602"
	terminal	{ cell: "edb_top/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[6]~FF" port: "cout" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[7]~FF" port: "cin" }
 }
net {
	name: "n600"
	terminal	{ cell: "edb_top/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[7]~FF" port: "cout" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[8]~FF" port: "cin" }
 }
net {
	name: "n742"
	terminal	{ cell: "edb_top/la0/add_46/i9" port: "O" }
	terminal	{ cell: "edb_top/la0/address_counter[8]~FF" port: "I[1]" }
 }
net {
	name: "edb_top/la0/address_counter[8]"
	terminal	{ cell: "edb_top/la0/address_counter[8]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__2718" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/add_46/i9" port: "I[0]" }
 }
net {
	name: "n1834"
	terminal	{ cell: "LUT__2875" port: "O" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[5]~FF" port: "I[0]" }
 }
net {
	name: "n1831"
	terminal	{ cell: "LUT__2872" port: "O" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[5]~FF" port: "I[2]" }
 }
net {
	name: "edb_top/la0/data_out_shift_reg[5]"
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[5]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__2867" port: "I[2]" }
 }
net {
	name: "n738"
	terminal	{ cell: "edb_top/la0/add_46/i11" port: "O" }
	terminal	{ cell: "edb_top/la0/address_counter[10]~FF" port: "I[1]" }
 }
net {
	name: "edb_top/la0/address_counter[10]"
	terminal	{ cell: "edb_top/la0/address_counter[10]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__2718" port: "I[3]" }
	terminal	{ cell: "edb_top/la0/add_46/i11" port: "I[0]" }
 }
net {
	name: "cnt[9]"
	terminal	{ cell: "cnt[9]~FF" port: "O_seq" }
	terminal	{ cell: "cnt[9]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__2696" port: "I[1]" }
 }
net {
	name: "n829"
	terminal	{ cell: "cnt[9]~FF" port: "cout" }
	terminal	{ cell: "cnt[10]~FF" port: "cin" }
 }
net {
	name: "n734"
	terminal	{ cell: "edb_top/la0/add_46/i13" port: "O" }
	terminal	{ cell: "edb_top/la0/address_counter[12]~FF" port: "I[1]" }
 }
net {
	name: "edb_top/la0/address_counter[12]"
	terminal	{ cell: "edb_top/la0/address_counter[12]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__2719" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/add_46/i13" port: "I[0]" }
 }
net {
	name: "n730"
	terminal	{ cell: "edb_top/la0/add_46/i15" port: "O" }
	terminal	{ cell: "edb_top/la0/address_counter[14]~FF" port: "I[1]" }
 }
net {
	name: "edb_top/la0/address_counter[14]"
	terminal	{ cell: "edb_top/la0/address_counter[14]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__2720" port: "I[3]" }
	terminal	{ cell: "edb_top/la0/add_46/i15" port: "I[0]" }
 }
net {
	name: "edb_top/la0/internal_register_select[4]"
	terminal	{ cell: "edb_top/la0/internal_register_select[4]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__2755" port: "I[2]" }
 }
net {
	name: "n1799"
	terminal	{ cell: "LUT__2800" port: "O" }
	terminal	{ cell: "edb_top/la0/address_counter[16]~FF" port: "I[0]" }
 }
net {
	name: "edb_top/la0/register_conn[65][60]"
	terminal	{ cell: "edb_top/la0/register_conn[65][60]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__3061" port: "I[0]" }
 }
net {
	name: "n1801"
	terminal	{ cell: "LUT__2804" port: "O" }
	terminal	{ cell: "edb_top/la0/address_counter[18]~FF" port: "I[0]" }
 }
net {
	name: "edb_top/la0/address_counter[18]"
	terminal	{ cell: "edb_top/la0/address_counter[18]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/row_addr[3]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/add_45/i4" port: "I[0]" }
	terminal	{ cell: "edb_top/la0/add_46/i19" port: "I[0]" }
 }
net {
	name: "edb_top/la0/la_trig_pos[8]"
	terminal	{ cell: "edb_top/la0/la_trig_pos[8]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__3184" port: "I[2]" }
	terminal	{ cell: "LUT__3178" port: "I[2]" }
	terminal	{ cell: "LUT__2911" port: "I[1]" }
 }
net {
	name: "n1803"
	terminal	{ cell: "LUT__2808" port: "O" }
	terminal	{ cell: "edb_top/la0/address_counter[20]~FF" port: "I[0]" }
 }
net {
	name: "edb_top/la0/address_counter[20]"
	terminal	{ cell: "edb_top/la0/address_counter[20]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/row_addr[5]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/add_45/i6" port: "I[0]" }
	terminal	{ cell: "edb_top/la0/add_46/i21" port: "I[0]" }
 }
net {
	name: "edb_top/la0/register_conn[65][48]"
	terminal	{ cell: "edb_top/la0/register_conn[65][48]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__3025" port: "I[0]" }
 }
net {
	name: "n1805"
	terminal	{ cell: "LUT__2812" port: "O" }
	terminal	{ cell: "edb_top/la0/address_counter[22]~FF" port: "I[0]" }
 }
net {
	name: "edb_top/edb_user_dr[67]"
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[67]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top/la0/address_counter[22]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[66]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/internal_register_select[3]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__2665" port: "I[1]" }
	terminal	{ cell: "LUT__2711" port: "I[1]" }
 }
net {
	name: "edb_top/la0/address_counter[22]"
	terminal	{ cell: "edb_top/la0/address_counter[22]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/row_addr[7]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/add_45/i8" port: "I[0]" }
	terminal	{ cell: "edb_top/la0/add_46/i23" port: "I[0]" }
 }
net {
	name: "edb_top/edb_user_dr[3]"
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[3]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top/la0/register_conn[66][3]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/register_conn[65][3]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/la_trig_mask[3]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[2]~FF" port: "I[1]" }
 }
net {
	name: "n1807"
	terminal	{ cell: "LUT__2816" port: "O" }
	terminal	{ cell: "edb_top/la0/address_counter[24]~FF" port: "I[0]" }
 }
net {
	name: "edb_top/edb_user_dr[69]"
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[69]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top/la0/address_counter[24]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[68]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/internal_register_select[5]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__2676" port: "I[3]" }
	terminal	{ cell: "LUT__2711" port: "I[3]" }
 }
net {
	name: "edb_top/la0/address_counter[24]"
	terminal	{ cell: "edb_top/la0/address_counter[24]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/row_addr[9]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/add_45/i10" port: "I[0]" }
	terminal	{ cell: "edb_top/la0/add_46/i25" port: "I[0]" }
 }
net {
	name: "edb_top/edb_user_dr[70]"
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[70]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[69]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/internal_register_select[6]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__2780" port: "I[1]" }
	terminal	{ cell: "LUT__2710" port: "I[0]" }
	terminal	{ cell: "LUT__2682" port: "I[1]" }
 }
net {
	name: "edb_top/edb_user_dr[79]"
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[79]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top/la0/opcode[2]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/debug_hub_inst/module_id_reg[2]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[78]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__2678" port: "I[3]" }
	terminal	{ cell: "LUT__2651" port: "I[2]" }
	terminal	{ cell: "LUT__2707" port: "I[3]" }
 }
net {
	name: "edb_top/la0/opcode[2]"
	terminal	{ cell: "edb_top/la0/opcode[2]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__2724" port: "I[2]" }
 }
net {
	name: "edb_top/edb_user_dr[19]"
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[19]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top/la0/register_conn[66][19]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[18]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/register_conn[65][19]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/la_trig_mask[19]~FF" port: "I[1]" }
 }
net {
	name: "n36"
	terminal	{ cell: "edb_top/la0/add_52/i2" port: "O" }
	terminal	{ cell: "edb_top/la0/bit_count[1]~FF" port: "I[1]" }
 }
net {
	name: "edb_top/la0/bit_count[1]"
	terminal	{ cell: "edb_top/la0/bit_count[1]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__2725" port: "I[1]" }
	terminal	{ cell: "LUT__2653" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/add_52/i2" port: "I[0]" }
 }
net {
	name: "edb_top/edb_user_dr[25]"
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[25]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top/la0/register_conn[65][25]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/register_conn[66][25]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/la_trig_mask[25]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[24]~FF" port: "I[1]" }
 }
net {
	name: "edb_top/la0/register_conn[65][25]"
	terminal	{ cell: "edb_top/la0/register_conn[65][25]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__2956" port: "I[0]" }
 }
net {
	name: "n693"
	terminal	{ cell: "edb_top/la0/add_52/i4" port: "O" }
	terminal	{ cell: "edb_top/la0/bit_count[3]~FF" port: "I[1]" }
 }
net {
	name: "edb_top/la0/bit_count[3]"
	terminal	{ cell: "edb_top/la0/bit_count[3]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__2726" port: "I[0]" }
	terminal	{ cell: "LUT__2654" port: "I[0]" }
	terminal	{ cell: "edb_top/la0/add_52/i4" port: "I[0]" }
 }
net {
	name: "n689"
	terminal	{ cell: "edb_top/la0/add_52/i6" port: "O" }
	terminal	{ cell: "edb_top/la0/bit_count[5]~FF" port: "I[1]" }
 }
net {
	name: "edb_top/la0/bit_count[5]"
	terminal	{ cell: "edb_top/la0/bit_count[5]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__2726" port: "I[2]" }
	terminal	{ cell: "LUT__2654" port: "I[3]" }
	terminal	{ cell: "edb_top/la0/add_52/i6" port: "I[0]" }
 }
net {
	name: "edb_top/la0/register_conn[65][20]"
	terminal	{ cell: "edb_top/la0/register_conn[65][20]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__2936" port: "I[1]" }
 }
net {
	name: "edb_top/edb_user_dr[31]"
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[31]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top/la0/word_count[2]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top/la0/la_trig_mask[31]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/register_conn[65][31]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/register_conn[66][31]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[30]~FF" port: "I[1]" }
 }
net {
	name: "n684"
	terminal	{ cell: "edb_top/la0/sub_59/add_2/i3" port: "O" }
	terminal	{ cell: "edb_top/la0/word_count[2]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__2730" port: "I[3]" }
 }
net {
	name: "edb_top/la0/word_count[2]"
	terminal	{ cell: "edb_top/la0/word_count[2]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__2658" port: "I[2]" }
	terminal	{ cell: "edb_top/la0/sub_59/add_2/i3" port: "I[0]" }
 }
net {
	name: "edb_top/edb_user_dr[33]"
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[33]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top/la0/word_count[4]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top/la0/register_conn[65][33]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/register_conn[66][33]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/la_trig_mask[33]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[32]~FF" port: "I[1]" }
 }
net {
	name: "n680"
	terminal	{ cell: "edb_top/la0/sub_59/add_2/i5" port: "O" }
	terminal	{ cell: "edb_top/la0/word_count[4]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__2730" port: "I[1]" }
 }
net {
	name: "edb_top/la0/word_count[4]"
	terminal	{ cell: "edb_top/la0/word_count[4]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__2657" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/sub_59/add_2/i5" port: "I[0]" }
 }
net {
	name: "edb_top/edb_user_dr[18]"
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[18]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top/la0/la_trig_mask[18]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/register_conn[66][18]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[17]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/register_conn[65][18]~FF" port: "I[1]" }
 }
net {
	name: "edb_top/la0/la_trig_mask[18]"
	terminal	{ cell: "edb_top/la0/la_trig_mask[18]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__2929" port: "I[1]" }
 }
net {
	name: "n676"
	terminal	{ cell: "edb_top/la0/sub_59/add_2/i7" port: "O" }
	terminal	{ cell: "edb_top/la0/word_count[6]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__2731" port: "I[2]" }
 }
net {
	name: "edb_top/la0/word_count[6]"
	terminal	{ cell: "edb_top/la0/word_count[6]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__2657" port: "I[3]" }
	terminal	{ cell: "edb_top/la0/sub_59/add_2/i7" port: "I[0]" }
 }
net {
	name: "edb_top/la0/register_conn[65][11]"
	terminal	{ cell: "edb_top/la0/register_conn[65][11]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__2900" port: "I[1]" }
 }
net {
	name: "n672"
	terminal	{ cell: "edb_top/la0/sub_59/add_2/i9" port: "O" }
	terminal	{ cell: "edb_top/la0/word_count[8]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__2731" port: "I[0]" }
 }
net {
	name: "edb_top/la0/word_count[8]"
	terminal	{ cell: "edb_top/la0/word_count[8]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__2656" port: "I[0]" }
	terminal	{ cell: "edb_top/la0/sub_59/add_2/i9" port: "I[0]" }
 }
net {
	name: "edb_top/edb_user_dr[71]"
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[71]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[70]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/internal_register_select[7]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__2668" port: "I[3]" }
	terminal	{ cell: "LUT__2707" port: "I[0]" }
 }
net {
	name: "n668"
	terminal	{ cell: "edb_top/la0/sub_59/add_2/i11" port: "O" }
	terminal	{ cell: "edb_top/la0/word_count[10]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__2732" port: "I[3]" }
 }
net {
	name: "edb_top/la0/word_count[10]"
	terminal	{ cell: "edb_top/la0/word_count[10]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__2656" port: "I[2]" }
	terminal	{ cell: "edb_top/la0/sub_59/add_2/i11" port: "I[0]" }
 }
net {
	name: "edb_top/la0/register_conn[65][49]"
	terminal	{ cell: "edb_top/la0/register_conn[65][49]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__3028" port: "I[0]" }
 }
net {
	name: "n664"
	terminal	{ cell: "edb_top/la0/sub_59/add_2/i13" port: "O" }
	terminal	{ cell: "edb_top/la0/word_count[12]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__2732" port: "I[1]" }
 }
net {
	name: "edb_top/la0/word_count[12]"
	terminal	{ cell: "edb_top/la0/word_count[12]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__2655" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/sub_59/add_2/i13" port: "I[0]" }
 }
net {
	name: "edb_top/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[5]_2"
	terminal	{ cell: "edb_top/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[5]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[5]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_5(10)" port: "WADDR[3]" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_3(01)" port: "WADDR[3]" }
	terminal	{ cell: "LUT__3161" port: "I[3]" }
 }
net {
	name: "n623"
	terminal	{ cell: "edb_top/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[4]~FF" port: "cout" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[5]~FF" port: "cin" }
 }
net {
	name: "n621"
	terminal	{ cell: "edb_top/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[5]~FF" port: "cout" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[6]~FF" port: "cin" }
 }
net {
	name: "n660"
	terminal	{ cell: "edb_top/la0/sub_59/add_2/i15" port: "O" }
	terminal	{ cell: "edb_top/la0/word_count[14]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__2733" port: "I[2]" }
 }
net {
	name: "edb_top/la0/word_count[14]"
	terminal	{ cell: "edb_top/la0/word_count[14]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__2655" port: "I[3]" }
	terminal	{ cell: "edb_top/la0/sub_59/add_2/i15" port: "I[0]" }
 }
net {
	name: "cnt[24]"
	terminal	{ cell: "cnt[24]~FF" port: "O_seq" }
	terminal	{ cell: "cnt[24]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__2699" port: "I[0]" }
 }
net {
	name: "n801"
	terminal	{ cell: "cnt[23]~FF" port: "cout" }
	terminal	{ cell: "cnt[24]~FF" port: "cin" }
 }
net {
	name: "n799"
	terminal	{ cell: "cnt[24]~FF" port: "cout" }
	terminal	{ cell: "cnt[25]~FF" port: "cin" }
 }
net {
	name: "n1818"
	terminal	{ cell: "LUT__2855" port: "O" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[1]~FF" port: "I[0]" }
 }
net {
	name: "n1815"
	terminal	{ cell: "LUT__2852" port: "O" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[1]~FF" port: "I[2]" }
 }
net {
	name: "edb_top/la0/data_out_shift_reg[1]"
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[1]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[0]~FF" port: "I[1]" }
 }
net {
	name: "n1826"
	terminal	{ cell: "LUT__2865" port: "O" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[3]~FF" port: "I[0]" }
 }
net {
	name: "n1823"
	terminal	{ cell: "LUT__2862" port: "O" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[3]~FF" port: "I[2]" }
 }
net {
	name: "edb_top/la0/data_out_shift_reg[3]"
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[3]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__2857" port: "I[2]" }
 }
net {
	name: "edb_top/la0/register_conn[66][3]"
	terminal	{ cell: "edb_top/la0/register_conn[66][3]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top/la0/GEN_PROBE[0].compare_unit_inst/exp2[3]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/GEN_PROBE[0].compare_unit_inst/exp1[3]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__2863" port: "I[3]" }
 }
net {
	name: "edb_top/la0/crc_data_out[31]"
	terminal	{ cell: "edb_top/la0/axi_crc_i/edb_top/la0/crc_data_out[31]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top/la0/axi_crc_i/edb_top/la0/crc_data_out[30]~FF" port: "I[2]" }
	terminal	{ cell: "LUT__2667" port: "I[2]" }
 }
net {
	name: "edb_top/la0/crc_data_out[30]"
	terminal	{ cell: "edb_top/la0/axi_crc_i/edb_top/la0/crc_data_out[30]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top/la0/axi_crc_i/edb_top/la0/crc_data_out[29]~FF" port: "I[2]" }
	terminal	{ cell: "LUT__2682" port: "I[2]" }
 }
net {
	name: "butten_i"
	terminal	{ cell: "butten_i" port: "inpad" }
	terminal	{ cell: "edb_top/la0/cap_fifo_din[0]~FF" port: "I[1]" }
	terminal	{ cell: "butten_o" port: "outpad" }
 }
net {
	name: "edb_top/la0/cap_fifo_din[0]"
	terminal	{ cell: "edb_top/la0/cap_fifo_din[0]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top/la0/cap_fifo_din_p1[0]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/GEN_PROBE[0].compare_unit_inst/exp1[0]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__3130" port: "I[1]" }
	terminal	{ cell: "LUT__3128" port: "I[2]" }
 }
net {
	name: "edb_top/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[6]"
	terminal	{ cell: "edb_top/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[6]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[6]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/fifo_with_read_inst/add_22/i7" port: "I[0]" }
	terminal	{ cell: "LUT__3160" port: "I[0]" }
	terminal	{ cell: "LUT__3229" port: "I[1]" }
 }
net {
	name: "edb_top/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[10]"
	terminal	{ cell: "edb_top/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[10]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[10]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__3166" port: "I[0]" }
	terminal	{ cell: "LUT__3219" port: "I[1]" }
 }
net {
	name: "n596"
	terminal	{ cell: "edb_top/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[9]~FF" port: "cout" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[10]~FF" port: "cin" }
 }
net {
	name: "edb_top/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[4]"
	terminal	{ cell: "edb_top/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[4]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[4]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/fifo_with_read_inst/add_22/i5" port: "I[0]" }
	terminal	{ cell: "LUT__3161" port: "I[0]" }
	terminal	{ cell: "LUT__3227" port: "I[1]" }
 }
net {
	name: "n608"
	terminal	{ cell: "edb_top/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[3]~FF" port: "cout" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[4]~FF" port: "cin" }
 }
net {
	name: "edb_top/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[1]"
	terminal	{ cell: "edb_top/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[1]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[1]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__3224" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/fifo_with_read_inst/add_22/i2" port: "I[0]" }
	terminal	{ cell: "LUT__3164" port: "I[2]" }
 }
net {
	name: "edb_top/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[0]"
	terminal	{ cell: "edb_top/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[0]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[1]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[0]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__3223" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/fifo_with_read_inst/add_22/i1" port: "I[0]" }
	terminal	{ cell: "LUT__3164" port: "I[0]" }
 }
net {
	name: "n509"
	terminal	{ cell: "edb_top/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[1]~FF" port: "cout" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[2]~FF" port: "cin" }
 }
net {
	name: "edb_top/la0/la_biu_inst/swapped_data_out[3]"
	terminal	{ cell: "edb_top/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_5(10)" port: "RDATA[13]" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/edb_top/la0/data_from_biu[3]~FF" port: "I[1]" }
 }
net {
	name: "edb_top/la0/data_from_biu[3]"
	terminal	{ cell: "edb_top/la0/la_biu_inst/edb_top/la0/data_from_biu[3]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__2862" port: "I[1]" }
 }
net {
	name: "edb_top/edb_user_dr[14]"
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[14]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top/la0/register_conn[66][14]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[13]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/register_conn[65][14]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/la_trig_mask[14]~FF" port: "I[1]" }
 }
net {
	name: "edb_top/la0/register_conn[66][14]"
	terminal	{ cell: "edb_top/la0/register_conn[66][14]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__2911" port: "I[2]" }
 }
net {
	name: "edb_top/edb_user_dr[16]"
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[16]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top/la0/register_conn[66][16]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[15]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/register_conn[65][16]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/la_trig_mask[16]~FF" port: "I[1]" }
 }
net {
	name: "edb_top/la0/register_conn[66][16]"
	terminal	{ cell: "edb_top/la0/register_conn[66][16]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__2919" port: "I[2]" }
 }
net {
	name: "edb_top/la0/register_conn[66][18]"
	terminal	{ cell: "edb_top/la0/register_conn[66][18]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__2927" port: "I[2]" }
 }
net {
	name: "n649"
	terminal	{ cell: "edb_top/la0/la_biu_inst/add_12/i6" port: "O" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/pos_counter[5]~FF" port: "I[1]" }
 }
net {
	name: "edb_top/la0/la_biu_inst/pos_counter[5]"
	terminal	{ cell: "edb_top/la0/la_biu_inst/pos_counter[5]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/add_12/i6" port: "I[0]" }
	terminal	{ cell: "LUT__3171" port: "I[3]" }
 }
net {
	name: "edb_top/edb_user_dr[22]"
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[22]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top/la0/register_conn[66][22]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[21]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/la_trig_mask[22]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/register_conn[65][22]~FF" port: "I[1]" }
 }
net {
	name: "edb_top/la0/register_conn[66][22]"
	terminal	{ cell: "edb_top/la0/register_conn[66][22]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__2943" port: "I[2]" }
 }
net {
	name: "edb_top/edb_user_dr[24]"
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[24]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top/la0/register_conn[66][24]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[23]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/la_trig_mask[24]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/register_conn[65][24]~FF" port: "I[1]" }
 }
net {
	name: "edb_top/la0/register_conn[66][24]"
	terminal	{ cell: "edb_top/la0/register_conn[66][24]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__2951" port: "I[3]" }
 }
net {
	name: "edb_top/la0/register_conn[66][26]"
	terminal	{ cell: "edb_top/la0/register_conn[66][26]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__2958" port: "I[1]" }
 }
net {
	name: "edb_top/la0/la_biu_inst/swapped_data_out[0]"
	terminal	{ cell: "edb_top/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_5(10)" port: "RDATA[10]" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/edb_top/la0/data_from_biu[0]~FF" port: "I[1]" }
 }
net {
	name: "edb_top/la0/data_from_biu[0]"
	terminal	{ cell: "edb_top/la0/la_biu_inst/edb_top/la0/data_from_biu[0]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__2774" port: "I[1]" }
 }
net {
	name: "edb_top/la0/register_conn[66][30]"
	terminal	{ cell: "edb_top/la0/register_conn[66][30]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__2970" port: "I[1]" }
 }
net {
	name: "edb_top/la0/register_conn[66][32]"
	terminal	{ cell: "edb_top/la0/register_conn[66][32]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__2976" port: "I[1]" }
 }
net {
	name: "edb_top/la0/register_conn[66][34]"
	terminal	{ cell: "edb_top/la0/register_conn[66][34]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__2982" port: "I[1]" }
 }
net {
	name: "n1753"
	terminal	{ cell: "LUT__2728" port: "O" }
	terminal	{ cell: "edb_top/la0/module_state[2]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__2753" port: "I[3]" }
	terminal	{ cell: "LUT__2748" port: "I[2]" }
	terminal	{ cell: "LUT__2729" port: "I[3]" }
	terminal	{ cell: "LUT__3078" port: "I[2]" }
	terminal	{ cell: "LUT__3072" port: "I[1]" }
 }
net {
	name: "n1975"
	terminal	{ cell: "LUT__3076" port: "O" }
	terminal	{ cell: "edb_top/la0/module_state[2]~FF" port: "I[1]" }
 }
net {
	name: "n1978"
	terminal	{ cell: "LUT__3079" port: "O" }
	terminal	{ cell: "edb_top/la0/module_state[2]~FF" port: "I[2]" }
 }
net {
	name: "n1977"
	terminal	{ cell: "LUT__3078" port: "O" }
	terminal	{ cell: "edb_top/la0/module_state[2]~FF" port: "I[3]" }
 }
net {
	name: "edb_top/la0/module_state[2]"
	terminal	{ cell: "edb_top/la0/module_state[2]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__2776" port: "I[2]" }
	terminal	{ cell: "LUT__2768" port: "I[1]" }
	terminal	{ cell: "LUT__2762" port: "I[2]" }
	terminal	{ cell: "LUT__2736" port: "I[2]" }
	terminal	{ cell: "LUT__2728" port: "I[1]" }
	terminal	{ cell: "LUT__2661" port: "I[0]" }
	terminal	{ cell: "LUT__2649" port: "I[2]" }
	terminal	{ cell: "LUT__2646" port: "I[0]" }
	terminal	{ cell: "LUT__2739" port: "I[2]" }
	terminal	{ cell: "LUT__3234" port: "I[1]" }
	terminal	{ cell: "LUT__3074" port: "I[2]" }
	terminal	{ cell: "LUT__3071" port: "I[1]" }
 }
net {
	name: "edb_top/la0/register_conn[66][38]"
	terminal	{ cell: "edb_top/la0/register_conn[66][38]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__2994" port: "I[1]" }
 }
net {
	name: "edb_top/la0/register_conn[66][40]"
	terminal	{ cell: "edb_top/la0/register_conn[66][40]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__3000" port: "I[1]" }
 }
net {
	name: "edb_top/la0/register_conn[66][42]"
	terminal	{ cell: "edb_top/la0/register_conn[66][42]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__3006" port: "I[1]" }
 }
net {
	name: "n657"
	terminal	{ cell: "edb_top/la0/la_biu_inst/add_12/i2" port: "O" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/pos_counter[1]~FF" port: "I[1]" }
 }
net {
	name: "edb_top/la0/la_biu_inst/pos_counter[1]"
	terminal	{ cell: "edb_top/la0/la_biu_inst/pos_counter[1]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/add_12/i2" port: "I[0]" }
	terminal	{ cell: "LUT__3174" port: "I[0]" }
 }
net {
	name: "edb_top/la0/register_conn[66][46]"
	terminal	{ cell: "edb_top/la0/register_conn[66][46]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__3018" port: "I[1]" }
 }
net {
	name: "edb_top/la0/register_conn[66][48]"
	terminal	{ cell: "edb_top/la0/register_conn[66][48]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__3024" port: "I[1]" }
 }
net {
	name: "edb_top/la0/register_conn[66][50]"
	terminal	{ cell: "edb_top/la0/register_conn[66][50]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__3030" port: "I[1]" }
 }
net {
	name: "n1893"
	terminal	{ cell: "LUT__2953" port: "O" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[24]~FF" port: "I[0]" }
 }
net {
	name: "edb_top/la0/data_out_shift_reg[25]"
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[25]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[24]~FF" port: "I[3]" }
 }
net {
	name: "edb_top/la0/data_out_shift_reg[24]"
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[24]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[23]~FF" port: "I[3]" }
 }
net {
	name: "edb_top/la0/register_conn[66][54]"
	terminal	{ cell: "edb_top/la0/register_conn[66][54]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__3042" port: "I[1]" }
 }
net {
	name: "edb_top/la0/register_conn[66][56]"
	terminal	{ cell: "edb_top/la0/register_conn[66][56]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__3048" port: "I[1]" }
 }
net {
	name: "edb_top/la0/register_conn[66][58]"
	terminal	{ cell: "edb_top/la0/register_conn[66][58]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__3054" port: "I[1]" }
 }
net {
	name: "edb_top/edb_user_dr[1]"
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[1]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top/la0/la_trig_mask[1]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[0]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/register_conn[64][1]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/register_conn[66][1]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/register_conn[65][1]~FF" port: "I[1]" }
 }
net {
	name: "edb_top/la0/la_trig_mask[1]"
	terminal	{ cell: "edb_top/la0/la_trig_mask[1]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__2854" port: "I[1]" }
 }
net {
	name: "edb_top/la0/register_conn[66][62]"
	terminal	{ cell: "edb_top/la0/register_conn[66][62]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__3066" port: "I[1]" }
 }
net {
	name: "edb_top/la0/cap_fifo_din[1]"
	terminal	{ cell: "edb_top/la0/cap_fifo_din[1]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top/la0/cap_fifo_din_p1[1]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/GEN_PROBE[0].compare_unit_inst/exp1[1]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__3130" port: "I[3]" }
	terminal	{ cell: "LUT__3128" port: "I[0]" }
	terminal	{ cell: "LUT__3126" port: "I[0]" }
 }
net {
	name: "edb_top/la0/cap_fifo_din_p1[1]"
	terminal	{ cell: "edb_top/la0/cap_fifo_din_p1[1]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top/la0/cap_fifo_din_cu[1]~FF" port: "I[1]" }
 }
net {
	name: "edb_top/la0/cap_fifo_din[3]"
	terminal	{ cell: "edb_top/la0/cap_fifo_din[3]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top/la0/cap_fifo_din_p1[3]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/GEN_PROBE[0].compare_unit_inst/exp1[3]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__3127" port: "I[0]" }
	terminal	{ cell: "LUT__3122" port: "I[0]" }
 }
net {
	name: "edb_top/la0/cap_fifo_din_p1[3]"
	terminal	{ cell: "edb_top/la0/cap_fifo_din_p1[3]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top/la0/cap_fifo_din_cu[3]~FF" port: "I[1]" }
 }
net {
	name: "edb_top/la0/register_conn[65][4]"
	terminal	{ cell: "edb_top/la0/register_conn[65][4]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top/la0/GEN_PROBE[0].compare_unit_inst/exp2[4]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__2869" port: "I[1]" }
	terminal	{ cell: "LUT__3123" port: "I[0]" }
	terminal	{ cell: "LUT__3120" port: "I[1]" }
 }
net {
	name: "edb_top/la0/register_conn[66][4]"
	terminal	{ cell: "edb_top/la0/register_conn[66][4]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top/la0/GEN_PROBE[0].compare_unit_inst/exp2[4]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/GEN_PROBE[0].compare_unit_inst/exp1[4]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__2868" port: "I[3]" }
 }
net {
	name: "edb_top/la0/GEN_PROBE[0].compare_unit_inst/exp2[4]"
	terminal	{ cell: "edb_top/la0/GEN_PROBE[0].compare_unit_inst/exp2[4]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__3133" port: "I[0]" }
 }
net {
	name: "edb_top/la0/cap_fifo_din_p1[7]"
	terminal	{ cell: "edb_top/la0/cap_fifo_din_p1[7]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top/la0/cap_fifo_din_cu[7]~FF" port: "I[1]" }
 }
net {
	name: "n1990"
	terminal	{ cell: "LUT__3127" port: "O" }
	terminal	{ cell: "edb_top/la0/GEN_PROBE[0].compare_unit_inst/exp3[0]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top/la0/GEN_PROBE[0].compare_unit_inst/exp4[0]~FF" port: "I[0]" }
 }
net {
	name: "n1991"
	terminal	{ cell: "LUT__3128" port: "O" }
	terminal	{ cell: "edb_top/la0/GEN_PROBE[0].compare_unit_inst/exp3[0]~FF" port: "I[1]" }
 }
net {
	name: "n1988"
	terminal	{ cell: "LUT__3125" port: "O" }
	terminal	{ cell: "edb_top/la0/GEN_PROBE[0].compare_unit_inst/exp3[0]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top/la0/GEN_PROBE[0].compare_unit_inst/exp4[0]~FF" port: "I[2]" }
 }
net {
	name: "n1240"
	terminal	{ cell: "edb_top/la0/GEN_PROBE[0].compare_unit_inst/exp3[0]~FF" port: "O" }
	terminal	{ cell: "edb_top/la0/GEN_PROBE[0].compare_unit_inst/exp6[0]~FF" port: "I[1]" }
 }
net {
	name: "edb_top/la0/GEN_PROBE[0].compare_unit_inst/exp3[0]"
	terminal	{ cell: "edb_top/la0/GEN_PROBE[0].compare_unit_inst/exp3[0]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__3138" port: "I[0]" }
 }
net {
	name: "n1241"
	terminal	{ cell: "edb_top/la0/GEN_PROBE[0].compare_unit_inst/exp4[0]~FF" port: "O" }
	terminal	{ cell: "edb_top/la0/GEN_PROBE[0].compare_unit_inst/exp5[0]~FF" port: "I[1]" }
 }
net {
	name: "edb_top/la0/GEN_PROBE[0].compare_unit_inst/exp5[0]"
	terminal	{ cell: "edb_top/la0/GEN_PROBE[0].compare_unit_inst/exp5[0]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__3140" port: "I[1]" }
 }
net {
	name: "edb_top/la0/register_conn[65][3]"
	terminal	{ cell: "edb_top/la0/register_conn[65][3]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top/la0/GEN_PROBE[0].compare_unit_inst/exp2[3]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__2864" port: "I[1]" }
	terminal	{ cell: "LUT__3127" port: "I[1]" }
	terminal	{ cell: "LUT__3122" port: "I[1]" }
 }
net {
	name: "edb_top/la0/GEN_PROBE[0].compare_unit_inst/exp2[3]"
	terminal	{ cell: "edb_top/la0/GEN_PROBE[0].compare_unit_inst/exp2[3]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__3134" port: "I[2]" }
 }
net {
	name: "edb_top/la0/data_out_shift_reg[42]"
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[42]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[41]~FF" port: "I[1]" }
 }
net {
	name: "n1927"
	terminal	{ cell: "LUT__3004" port: "O" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[41]~FF" port: "I[2]" }
 }
net {
	name: "edb_top/la0/data_out_shift_reg[41]"
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[41]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[40]~FF" port: "I[1]" }
 }
net {
	name: "edb_top/la0/data_out_shift_reg[43]"
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[43]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[42]~FF" port: "I[1]" }
 }
net {
	name: "n1929"
	terminal	{ cell: "LUT__3007" port: "O" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[42]~FF" port: "I[2]" }
 }
net {
	name: "edb_top/la0/register_conn[65][6]"
	terminal	{ cell: "edb_top/la0/register_conn[65][6]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top/la0/GEN_PROBE[0].compare_unit_inst/exp2[6]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__2879" port: "I[1]" }
	terminal	{ cell: "LUT__3124" port: "I[1]" }
	terminal	{ cell: "LUT__3119" port: "I[3]" }
 }
net {
	name: "edb_top/la0/GEN_PROBE[0].compare_unit_inst/exp2[6]"
	terminal	{ cell: "edb_top/la0/GEN_PROBE[0].compare_unit_inst/exp2[6]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__3136" port: "I[2]" }
 }
net {
	name: "edb_top/edb_user_dr[2]"
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[2]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top/la0/la_trig_mask[2]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[1]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/register_conn[66][2]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/register_conn[64][2]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/register_conn[65][2]~FF" port: "I[1]" }
 }
net {
	name: "edb_top/la0/la_trig_mask[2]"
	terminal	{ cell: "edb_top/la0/la_trig_mask[2]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__2859" port: "I[1]" }
 }
net {
	name: "edb_top/la0/cap_fifo_din[4]"
	terminal	{ cell: "edb_top/la0/cap_fifo_din[4]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top/la0/GEN_PROBE[0].compare_unit_inst/exp1[4]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top/la0/cap_fifo_din_p1[4]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__3123" port: "I[1]" }
	terminal	{ cell: "LUT__3120" port: "I[0]" }
 }
net {
	name: "edb_top/la0/GEN_PROBE[0].compare_unit_inst/exp1[4]"
	terminal	{ cell: "edb_top/la0/GEN_PROBE[0].compare_unit_inst/exp1[4]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__3133" port: "I[1]" }
 }
net {
	name: "n1917"
	terminal	{ cell: "LUT__2989" port: "O" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[36]~FF" port: "I[2]" }
 }
net {
	name: "edb_top/la0/data_out_shift_reg[36]"
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[36]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[35]~FF" port: "I[1]" }
 }
net {
	name: "edb_top/la0/data_out_shift_reg[48]"
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[48]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[47]~FF" port: "I[1]" }
 }
net {
	name: "n1939"
	terminal	{ cell: "LUT__3022" port: "O" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[47]~FF" port: "I[2]" }
 }
net {
	name: "edb_top/la0/data_out_shift_reg[53]"
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[53]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[52]~FF" port: "I[1]" }
 }
net {
	name: "n1949"
	terminal	{ cell: "LUT__3037" port: "O" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[52]~FF" port: "I[2]" }
 }
net {
	name: "edb_top/la0/data_out_shift_reg[35]"
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[35]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[34]~FF" port: "I[1]" }
 }
net {
	name: "n1913"
	terminal	{ cell: "LUT__2983" port: "O" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[34]~FF" port: "I[2]" }
 }
net {
	name: "edb_top/la0/data_out_shift_reg[34]"
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[34]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[33]~FF" port: "I[1]" }
 }
net {
	name: "edb_top/la0/cap_fifo_din_p1[4]"
	terminal	{ cell: "edb_top/la0/cap_fifo_din_p1[4]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top/la0/cap_fifo_din_cu[4]~FF" port: "I[1]" }
 }
net {
	name: "edb_top/la0/cap_fifo_din_cu[1]"
	terminal	{ cell: "edb_top/la0/cap_fifo_din_cu[1]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top/la0/cap_fifo_din_tu[1]~FF" port: "I[1]" }
 }
net {
	name: "edb_top/la0/cap_fifo_din_tu[1]_2"
	terminal	{ cell: "edb_top/la0/cap_fifo_din_tu[1]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_5(10)" port: "WDATA[1]" }
 }
net {
	name: "edb_top/la0/data_out_shift_reg[29]"
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[29]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[28]~FF" port: "I[1]" }
 }
net {
	name: "n1901"
	terminal	{ cell: "LUT__2965" port: "O" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[28]~FF" port: "I[2]" }
 }
net {
	name: "edb_top/la0/data_out_shift_reg[28]"
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[28]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[27]~FF" port: "I[1]" }
 }
net {
	name: "edb_top/la0/cap_fifo_din_p1[0]"
	terminal	{ cell: "edb_top/la0/cap_fifo_din_p1[0]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top/la0/cap_fifo_din_cu[0]~FF" port: "I[1]" }
 }
net {
	name: "edb_top/la0/cap_fifo_din_cu[0]"
	terminal	{ cell: "edb_top/la0/cap_fifo_din_cu[0]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top/la0/cap_fifo_din_tu[0]~FF" port: "I[1]" }
 }
net {
	name: "edb_top/la0/la_biu_inst/run_trig_imdt_p1"
	terminal	{ cell: "edb_top/la0/la_biu_inst/run_trig_imdt_p1~FF" port: "O_seq" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/run_trig_imdt_p2~FF" port: "I[1]" }
 }
net {
	name: "edb_top/la0/la_biu_inst/run_trig_imdt_p2"
	terminal	{ cell: "edb_top/la0/la_biu_inst/run_trig_imdt_p2~FF" port: "O_seq" }
	terminal	{ cell: "LUT__3188" port: "I[0]" }
	terminal	{ cell: "LUT__3167" port: "I[2]" }
	terminal	{ cell: "LUT__3211" port: "I[1]" }
	terminal	{ cell: "LUT__3213" port: "I[1]" }
 }
net {
	name: "edb_top/la0/data_out_shift_reg[30]"
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[30]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[29]~FF" port: "I[1]" }
 }
net {
	name: "n1903"
	terminal	{ cell: "LUT__2968" port: "O" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[29]~FF" port: "I[2]" }
 }
net {
	name: "n2030"
	terminal	{ cell: "LUT__3188" port: "O" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/edb_top/la0/register_conn[0][0]~FF" port: "I[0]" }
 }
net {
	name: "n2023"
	terminal	{ cell: "LUT__3181" port: "O" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/edb_top/la0/register_conn[0][0]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/edb_top/la0/register_conn[0][1]~FF" port: "I[0]" }
 }
net {
	name: "n2010"
	terminal	{ cell: "LUT__3168" port: "O" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/edb_top/la0/register_conn[0][0]~FF" port: "I[2]" }
 }
net {
	name: "edb_top/la0/register_conn[0][2]"
	terminal	{ cell: "edb_top/la0/la_biu_inst/edb_top/la0/register_conn[0][2]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/edb_top/la0/register_conn[0][0]~FF" port: "I[3]" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/edb_top/la0/register_conn[0][1]~FF" port: "I[3]" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/edb_top/la0/register_conn[0][2]~FF" port: "I[2]" }
	terminal	{ cell: "LUT__2860" port: "I[1]" }
	terminal	{ cell: "LUT__3218" port: "I[1]" }
	terminal	{ cell: "LUT__3158" port: "I[0]" }
	terminal	{ cell: "LUT__3220" port: "I[1]" }
	terminal	{ cell: "LUT__3221" port: "I[2]" }
	terminal	{ cell: "LUT__3233" port: "I[3]" }
 }
net {
	name: "edb_top/la0/register_conn[0][0]"
	terminal	{ cell: "edb_top/la0/la_biu_inst/edb_top/la0/register_conn[0][0]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__2760" port: "I[1]" }
	terminal	{ cell: "LUT__3218" port: "I[0]" }
	terminal	{ cell: "LUT__3212" port: "I[0]" }
	terminal	{ cell: "LUT__3188" port: "I[3]" }
	terminal	{ cell: "LUT__3168" port: "I[1]" }
	terminal	{ cell: "LUT__3167" port: "I[0]" }
	terminal	{ cell: "LUT__3158" port: "I[2]" }
	terminal	{ cell: "LUT__3169" port: "I[2]" }
	terminal	{ cell: "LUT__3211" port: "I[2]" }
	terminal	{ cell: "LUT__3213" port: "I[2]" }
	terminal	{ cell: "LUT__3215" port: "I[2]" }
	terminal	{ cell: "LUT__3220" port: "I[2]" }
	terminal	{ cell: "LUT__3221" port: "I[0]" }
	terminal	{ cell: "LUT__3233" port: "I[0]" }
 }
net {
	name: "edb_top/la0/data_out_shift_reg[27]"
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[27]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[26]~FF" port: "I[1]" }
 }
net {
	name: "n1897"
	terminal	{ cell: "LUT__2959" port: "O" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[26]~FF" port: "I[2]" }
 }
net {
	name: "edb_top/la0/data_out_shift_reg[26]"
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[26]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[25]~FF" port: "I[1]" }
 }
net {
	name: "edb_top/la0/la_biu_inst/run_trig_p1"
	terminal	{ cell: "edb_top/la0/la_biu_inst/run_trig_p1~FF" port: "O_seq" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/run_trig_p2~FF" port: "I[1]" }
 }
net {
	name: "edb_top/la0/la_biu_inst/run_trig_p2"
	terminal	{ cell: "edb_top/la0/la_biu_inst/run_trig_p2~FF" port: "O_seq" }
	terminal	{ cell: "LUT__3188" port: "I[1]" }
	terminal	{ cell: "LUT__3213" port: "I[0]" }
 }
net {
	name: "edb_top/la0/crc_data_out[15]"
	terminal	{ cell: "edb_top/la0/axi_crc_i/edb_top/la0/crc_data_out[15]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top/la0/axi_crc_i/edb_top/la0/crc_data_out[14]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__2672" port: "I[2]" }
 }
net {
	name: "edb_top/la0/crc_data_out[14]"
	terminal	{ cell: "edb_top/la0/axi_crc_i/edb_top/la0/crc_data_out[14]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top/la0/axi_crc_i/edb_top/la0/crc_data_out[13]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__2681" port: "I[2]" }
 }
net {
	name: "bscan_UPDATE"
	terminal	{ cell: "bscan_UPDATE" port: "inpad" }
	terminal	{ cell: "edb_top/la0/module_state[3]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__2778" port: "I[0]" }
	terminal	{ cell: "LUT__2761" port: "I[0]" }
	terminal	{ cell: "LUT__2746" port: "I[0]" }
	terminal	{ cell: "LUT__2737" port: "I[0]" }
	terminal	{ cell: "LUT__2662" port: "I[0]" }
	terminal	{ cell: "LUT__2650" port: "I[2]" }
	terminal	{ cell: "LUT__2647" port: "I[2]" }
	terminal	{ cell: "LUT__3079" port: "I[1]" }
	terminal	{ cell: "LUT__3078" port: "I[0]" }
	terminal	{ cell: "LUT__3072" port: "I[0]" }
	terminal	{ cell: "LUT__3073" port: "I[0]" }
	terminal	{ cell: "LUT__3235" port: "I[2]" }
 }
net {
	name: "n1979"
	terminal	{ cell: "LUT__3081" port: "O" }
	terminal	{ cell: "edb_top/la0/module_state[3]~FF" port: "I[1]" }
 }
net {
	name: "edb_top/la0/module_state[3]"
	terminal	{ cell: "edb_top/la0/module_state[3]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__2777" port: "I[0]" }
	terminal	{ cell: "LUT__2770" port: "I[3]" }
	terminal	{ cell: "LUT__2736" port: "I[3]" }
	terminal	{ cell: "LUT__2728" port: "I[0]" }
	terminal	{ cell: "LUT__2661" port: "I[1]" }
	terminal	{ cell: "LUT__2649" port: "I[3]" }
	terminal	{ cell: "LUT__2647" port: "I[0]" }
	terminal	{ cell: "LUT__2646" port: "I[1]" }
	terminal	{ cell: "LUT__2771" port: "I[0]" }
	terminal	{ cell: "LUT__3234" port: "I[3]" }
	terminal	{ cell: "LUT__3071" port: "I[2]" }
	terminal	{ cell: "LUT__3073" port: "I[3]" }
 }
net {
	name: "n1887"
	terminal	{ cell: "LUT__2945" port: "O" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[22]~FF" port: "I[0]" }
 }
net {
	name: "edb_top/la0/data_out_shift_reg[23]"
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[23]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[22]~FF" port: "I[3]" }
 }
net {
	name: "edb_top/la0/crc_data_out[5]"
	terminal	{ cell: "edb_top/la0/axi_crc_i/edb_top/la0/crc_data_out[5]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top/la0/axi_crc_i/edb_top/la0/crc_data_out[4]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__2681" port: "I[0]" }
 }
net {
	name: "edb_top/la0/la_biu_inst/rdy_sync_tff2"
	terminal	{ cell: "edb_top/la0/la_biu_inst/rdy_sync_tff2~FF" port: "O_seq" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/rdy_sync_tff2q~FF" port: "I[1]" }
	terminal	{ cell: "LUT__3210" port: "I[2]" }
 }
net {
	name: "edb_top/la0/la_biu_inst/rdy_sync_tff2q"
	terminal	{ cell: "edb_top/la0/la_biu_inst/rdy_sync_tff2q~FF" port: "O_seq" }
	terminal	{ cell: "LUT__3210" port: "I[3]" }
 }
net {
	name: "n1878"
	terminal	{ cell: "LUT__2933" port: "O" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[19]~FF" port: "I[0]" }
 }
net {
	name: "edb_top/la0/data_out_shift_reg[20]"
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[20]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[19]~FF" port: "I[3]" }
 }
net {
	name: "edb_top/la0/data_out_shift_reg[19]"
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[19]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[18]~FF" port: "I[3]" }
 }
net {
	name: "edb_top/edb_user_dr[6]"
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[6]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top/la0/la_trig_mask[6]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[5]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/register_conn[65][6]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/register_conn[66][6]~FF" port: "I[1]" }
 }
net {
	name: "edb_top/la0/la_trig_mask[6]"
	terminal	{ cell: "edb_top/la0/la_trig_mask[6]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__2880" port: "I[1]" }
 }
net {
	name: "edb_top/edb_user_dr[0]"
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[0]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top/la0/register_conn[64][0]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/register_conn[66][0]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/register_conn[65][0]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/la_trig_mask[0]~FF" port: "I[1]" }
 }
net {
	name: "n1001"
	terminal	{ cell: "LUT__2781" port: "O" }
	terminal	{ cell: "edb_top/la0/register_conn[64][0]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/register_conn[64][1]~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/register_conn[64][2]~FF" port: "CE" }
 }
net {
	name: "edb_top/la0/register_conn[64][0]"
	terminal	{ cell: "edb_top/la0/register_conn[64][0]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__2758" port: "I[1]" }
	terminal	{ cell: "LUT__3140" port: "I[3]" }
	terminal	{ cell: "LUT__3138" port: "I[2]" }
 }
net {
	name: "n1872"
	terminal	{ cell: "LUT__2925" port: "O" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[17]~FF" port: "I[0]" }
 }
net {
	name: "edb_top/la0/data_out_shift_reg[18]"
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[18]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[17]~FF" port: "I[3]" }
 }
net {
	name: "edb_top/la0/data_out_shift_reg[17]"
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[17]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[16]~FF" port: "I[3]" }
 }
net {
	name: "n651"
	terminal	{ cell: "edb_top/la0/la_biu_inst/add_12/i5" port: "O" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/pos_counter[4]~FF" port: "I[1]" }
 }
net {
	name: "edb_top/la0/la_biu_inst/pos_counter[4]"
	terminal	{ cell: "edb_top/la0/la_biu_inst/pos_counter[4]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/add_12/i5" port: "I[0]" }
	terminal	{ cell: "LUT__3175" port: "I[3]" }
 }
net {
	name: "edb_top/la0/crc_data_out[10]"
	terminal	{ cell: "edb_top/la0/axi_crc_i/edb_top/la0/crc_data_out[10]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top/la0/axi_crc_i/edb_top/la0/crc_data_out[9]~FF" port: "I[2]" }
	terminal	{ cell: "LUT__2671" port: "I[0]" }
 }
net {
	name: "n1860"
	terminal	{ cell: "LUT__2909" port: "O" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[13]~FF" port: "I[0]" }
 }
net {
	name: "edb_top/la0/data_out_shift_reg[13]"
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[13]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[12]~FF" port: "I[3]" }
 }
net {
	name: "edb_top/la0/cap_fifo_din_cu[7]"
	terminal	{ cell: "edb_top/la0/cap_fifo_din_cu[7]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top/la0/cap_fifo_din_tu[7]~FF" port: "I[1]" }
 }
net {
	name: "edb_top/la0/cap_fifo_din_tu[7]_2"
	terminal	{ cell: "edb_top/la0/cap_fifo_din_tu[7]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_3(01)" port: "WDATA[2]" }
 }
net {
	name: "edb_top/la0/la_biu_inst/row_addr[8]"
	terminal	{ cell: "edb_top/la0/la_biu_inst/row_addr[8]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/fifo_with_read_inst/add_22/i9" port: "I[1]" }
 }
net {
	name: "edb_top/la0/crc_data_out[13]"
	terminal	{ cell: "edb_top/la0/axi_crc_i/edb_top/la0/crc_data_out[13]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top/la0/axi_crc_i/edb_top/la0/crc_data_out[12]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__2676" port: "I[0]" }
 }
net {
	name: "n1845"
	terminal	{ cell: "LUT__2889" port: "O" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[8]~FF" port: "I[0]" }
 }
net {
	name: "edb_top/la0/data_out_shift_reg[9]"
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[9]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[8]~FF" port: "I[3]" }
 }
net {
	name: "edb_top/la0/data_out_shift_reg[8]"
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[8]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__2882" port: "I[2]" }
 }
net {
	name: "edb_top/edb_user_dr[9]"
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[9]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top/la0/la_trig_mask[9]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/register_conn[66][9]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[8]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/register_conn[65][9]~FF" port: "I[1]" }
 }
net {
	name: "edb_top/la0/la_trig_mask[9]"
	terminal	{ cell: "edb_top/la0/la_trig_mask[9]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__2893" port: "I[1]" }
 }
net {
	name: "edb_top/la0/crc_data_out[20]"
	terminal	{ cell: "edb_top/la0/axi_crc_i/edb_top/la0/crc_data_out[20]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top/la0/axi_crc_i/edb_top/la0/crc_data_out[19]~FF" port: "I[2]" }
	terminal	{ cell: "LUT__2682" port: "I[0]" }
 }
net {
	name: "edb_top/la0/la_biu_inst/swapped_data_out[7]"
	terminal	{ cell: "edb_top/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_3(01)" port: "RDATA[12]" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/edb_top/la0/data_from_biu[7]~FF" port: "I[1]" }
 }
net {
	name: "edb_top/la0/data_from_biu[7]"
	terminal	{ cell: "edb_top/la0/la_biu_inst/edb_top/la0/data_from_biu[7]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__2882" port: "I[1]" }
 }
net {
	name: "edb_top/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[1]_2"
	terminal	{ cell: "edb_top/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[1]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[1]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_5(10)" port: "WADDR[11]" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_3(01)" port: "WADDR[11]" }
	terminal	{ cell: "LUT__3164" port: "I[3]" }
 }
net {
	name: "edb_top/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[0]_2"
	terminal	{ cell: "edb_top/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[0]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[1]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[0]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_5(10)" port: "WADDR[10]" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_3(01)" port: "WADDR[10]" }
	terminal	{ cell: "LUT__3164" port: "I[1]" }
 }
net {
	name: "n457"
	terminal	{ cell: "edb_top/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[1]~FF" port: "cout" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[2]~FF" port: "cin" }
 }
net {
	name: "edb_top/la0/la_trig_mask[11]"
	terminal	{ cell: "edb_top/la0/la_trig_mask[11]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__2901" port: "I[1]" }
 }
net {
	name: "edb_top/la0/la_biu_inst/row_addr[3]"
	terminal	{ cell: "edb_top/la0/la_biu_inst/row_addr[3]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/fifo_with_read_inst/add_22/i4" port: "I[1]" }
 }
net {
	name: "n1848"
	terminal	{ cell: "LUT__2893" port: "O" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[9]~FF" port: "I[0]" }
 }
net {
	name: "edb_top/la0/data_out_shift_reg[10]"
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[10]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[9]~FF" port: "I[3]" }
 }
net {
	name: "raspi_gpiox8[3]"
	terminal	{ cell: "raspi_gpiox8[3]" port: "inpad" }
	terminal	{ cell: "edb_top/la0/cap_fifo_din[4]~FF" port: "I[1]" }
 }
net {
	name: "edb_top/la0/crc_data_out[28]"
	terminal	{ cell: "edb_top/la0/axi_crc_i/edb_top/la0/crc_data_out[28]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top/la0/axi_crc_i/edb_top/la0/crc_data_out[27]~FF" port: "I[2]" }
	terminal	{ cell: "LUT__2666" port: "I[2]" }
 }
net {
	name: "edb_top/la0/la_trig_mask[31]"
	terminal	{ cell: "edb_top/la0/la_trig_mask[31]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__2973" port: "I[2]" }
 }
net {
	name: "raspi_gpiox8[1]"
	terminal	{ cell: "raspi_gpiox8[1]" port: "inpad" }
	terminal	{ cell: "edb_top/la0/cap_fifo_din[2]~FF" port: "I[1]" }
 }
net {
	name: "edb_top/la0/cap_fifo_din[2]"
	terminal	{ cell: "edb_top/la0/cap_fifo_din[2]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top/la0/cap_fifo_din_p1[2]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/GEN_PROBE[0].compare_unit_inst/exp1[2]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__3126" port: "I[2]" }
	terminal	{ cell: "LUT__3122" port: "I[3]" }
 }
net {
	name: "cnt[20]"
	terminal	{ cell: "cnt[20]~FF" port: "O_seq" }
	terminal	{ cell: "cnt[20]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__2692" port: "I[1]" }
 }
net {
	name: "n809"
	terminal	{ cell: "cnt[19]~FF" port: "cout" }
	terminal	{ cell: "cnt[20]~FF" port: "cin" }
 }
net {
	name: "n807"
	terminal	{ cell: "cnt[20]~FF" port: "cout" }
	terminal	{ cell: "cnt[21]~FF" port: "cin" }
 }
net {
	name: "cnt[21]"
	terminal	{ cell: "cnt[21]~FF" port: "O_seq" }
	terminal	{ cell: "cnt[21]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__2692" port: "I[2]" }
 }
net {
	name: "n805"
	terminal	{ cell: "cnt[21]~FF" port: "cout" }
	terminal	{ cell: "cnt[22]~FF" port: "cin" }
 }
net {
	name: "cnt[19]"
	terminal	{ cell: "cnt[19]~FF" port: "O_seq" }
	terminal	{ cell: "cnt[19]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__2692" port: "I[3]" }
 }
net {
	name: "n811"
	terminal	{ cell: "cnt[18]~FF" port: "cout" }
	terminal	{ cell: "cnt[19]~FF" port: "cin" }
 }
net {
	name: "edb_top/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[8]_2"
	terminal	{ cell: "edb_top/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[8]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[8]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_5(10)" port: "WADDR[6]" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_3(01)" port: "WADDR[6]" }
	terminal	{ cell: "LUT__3163" port: "I[1]" }
 }
net {
	name: "n617"
	terminal	{ cell: "edb_top/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[7]~FF" port: "cout" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[8]~FF" port: "cin" }
 }
net {
	name: "n615"
	terminal	{ cell: "edb_top/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[8]~FF" port: "cout" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[9]~FF" port: "cin" }
 }
net {
	name: "edb_top/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[10]"
	terminal	{ cell: "edb_top/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[10]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[10]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__3166" port: "I[1]" }
	terminal	{ cell: "LUT__3219" port: "I[2]" }
 }
net {
	name: "n613"
	terminal	{ cell: "edb_top/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[9]~FF" port: "cout" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[10]~FF" port: "cin" }
 }
net {
	name: "edb_top/la0/internal_register_select[2]"
	terminal	{ cell: "edb_top/la0/internal_register_select[2]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__2755" port: "I[0]" }
 }
net {
	name: "edb_top/la0/la_trig_mask[32]"
	terminal	{ cell: "edb_top/la0/la_trig_mask[32]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__2976" port: "I[2]" }
 }
net {
	name: "edb_top/la0/internal_register_select[6]"
	terminal	{ cell: "edb_top/la0/internal_register_select[6]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__2772" port: "I[3]" }
	terminal	{ cell: "LUT__2766" port: "I[1]" }
	terminal	{ cell: "LUT__2757" port: "I[3]" }
	terminal	{ cell: "LUT__2756" port: "I[3]" }
	terminal	{ cell: "LUT__2759" port: "I[2]" }
 }
net {
	name: "edb_top/edb_user_dr[72]"
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[72]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top/la0/internal_register_select[8]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[71]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__2708" port: "I[0]" }
	terminal	{ cell: "LUT__2683" port: "I[3]" }
 }
net {
	name: "edb_top/la0/internal_register_select[8]"
	terminal	{ cell: "edb_top/la0/internal_register_select[8]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__2763" port: "I[0]" }
 }
net {
	name: "edb_top/edb_user_dr[74]"
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[74]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top/la0/internal_register_select[10]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[73]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__2708" port: "I[2]" }
	terminal	{ cell: "LUT__2677" port: "I[3]" }
 }
net {
	name: "edb_top/la0/internal_register_select[10]"
	terminal	{ cell: "edb_top/la0/internal_register_select[10]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__2763" port: "I[2]" }
 }
net {
	name: "cnt[25]"
	terminal	{ cell: "cnt[25]~FF" port: "O_seq" }
	terminal	{ cell: "cnt[25]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__2699" port: "I[1]" }
 }
net {
	name: "n797"
	terminal	{ cell: "cnt[25]~FF" port: "cout" }
	terminal	{ cell: "cnt[26]~FF" port: "cin" }
 }
net {
	name: "edb_top/la0/la_trig_pos[2]"
	terminal	{ cell: "edb_top/la0/la_trig_pos[2]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__3186" port: "I[1]" }
	terminal	{ cell: "LUT__3170" port: "I[1]" }
	terminal	{ cell: "LUT__2887" port: "I[1]" }
 }
net {
	name: "edb_top/la0/la_trig_pos[4]"
	terminal	{ cell: "edb_top/la0/la_trig_pos[4]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__3186" port: "I[3]" }
	terminal	{ cell: "LUT__3175" port: "I[2]" }
	terminal	{ cell: "LUT__2895" port: "I[1]" }
 }
net {
	name: "edb_top/la0/la_trig_pos[6]"
	terminal	{ cell: "edb_top/la0/la_trig_pos[6]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__3184" port: "I[1]" }
	terminal	{ cell: "LUT__3171" port: "I[1]" }
	terminal	{ cell: "LUT__2903" port: "I[1]" }
 }
net {
	name: "edb_top/la0/register_conn[65][55]"
	terminal	{ cell: "edb_top/la0/register_conn[65][55]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__3046" port: "I[0]" }
 }
net {
	name: "edb_top/la0/la_trig_pos[10]"
	terminal	{ cell: "edb_top/la0/la_trig_pos[10]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__3183" port: "I[1]" }
	terminal	{ cell: "LUT__3176" port: "I[1]" }
	terminal	{ cell: "LUT__2919" port: "I[1]" }
 }
net {
	name: "edb_top/la0/la_trig_pos[12]"
	terminal	{ cell: "edb_top/la0/la_trig_pos[12]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__3183" port: "I[3]" }
	terminal	{ cell: "LUT__3178" port: "I[1]" }
	terminal	{ cell: "LUT__2927" port: "I[1]" }
 }
net {
	name: "edb_top/la0/la_trig_pos[14]"
	terminal	{ cell: "edb_top/la0/la_trig_pos[14]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__3182" port: "I[1]" }
	terminal	{ cell: "LUT__3179" port: "I[3]" }
	terminal	{ cell: "LUT__2935" port: "I[1]" }
 }
net {
	name: "edb_top/edb_user_dr[81]"
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[81]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[80]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__2747" port: "I[1]" }
	terminal	{ cell: "LUT__2667" port: "I[3]" }
	terminal	{ cell: "LUT__2650" port: "I[0]" }
	terminal	{ cell: "LUT__3235" port: "I[3]" }
 }
net {
	name: "n1514"
	terminal	{ cell: "LUT__3235" port: "O" }
	terminal	{ cell: "edb_top/debug_hub_inst/module_id_reg[2]~FF" port: "CE" }
	terminal	{ cell: "edb_top/debug_hub_inst/module_id_reg[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top/debug_hub_inst/module_id_reg[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top/debug_hub_inst/module_id_reg[3]~FF" port: "CE" }
 }
net {
	name: "edb_top/debug_hub_inst/module_id_reg[2]"
	terminal	{ cell: "edb_top/debug_hub_inst/module_id_reg[2]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top/debug_hub_inst/sub_28/add_2/i3" port: "I[0]" }
	terminal	{ cell: "LUT__2644" port: "I[1]" }
 }
net {
	name: "edb_top/edb_user_dr[8]"
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[8]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[7]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/register_conn[65][8]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/la_trig_mask[8]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/register_conn[66][8]~FF" port: "I[1]" }
 }
net {
	name: "edb_top/edb_user_dr[10]"
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[10]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[9]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/register_conn[65][10]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/la_trig_mask[10]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/register_conn[66][10]~FF" port: "I[1]" }
 }
net {
	name: "edb_top/edb_user_dr[13]"
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[13]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top/la0/register_conn[66][13]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/la_trig_mask[13]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/register_conn[65][13]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[12]~FF" port: "I[1]" }
 }
net {
	name: "edb_top/edb_user_dr[17]"
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[17]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top/la0/la_trig_mask[17]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/register_conn[66][17]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[16]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/register_conn[65][17]~FF" port: "I[1]" }
 }
net {
	name: "edb_top/la0/register_conn[65][35]"
	terminal	{ cell: "edb_top/la0/register_conn[65][35]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__2986" port: "I[0]" }
 }
net {
	name: "edb_top/edb_user_dr[23]"
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[23]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top/la0/la_trig_mask[23]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/register_conn[66][23]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[22]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/register_conn[65][23]~FF" port: "I[1]" }
 }
net {
	name: "edb_top/edb_user_dr[29]"
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[29]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[28]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/register_conn[66][29]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/la_trig_mask[29]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/register_conn[65][29]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/word_count[0]~FF" port: "I[0]" }
 }
net {
	name: "edb_top/la0/la_trig_mask[23]"
	terminal	{ cell: "edb_top/la0/la_trig_mask[23]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__2949" port: "I[1]" }
 }
net {
	name: "edb_top/la0/la_trig_mask[20]"
	terminal	{ cell: "edb_top/la0/la_trig_mask[20]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__2937" port: "I[1]" }
 }
net {
	name: "edb_top/la0/register_conn[65][31]"
	terminal	{ cell: "edb_top/la0/register_conn[65][31]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__2974" port: "I[0]" }
 }
net {
	name: "edb_top/la0/register_conn[65][33]"
	terminal	{ cell: "edb_top/la0/register_conn[65][33]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__2980" port: "I[0]" }
 }
net {
	name: "edb_top/la0/register_conn[65][34]"
	terminal	{ cell: "edb_top/la0/register_conn[65][34]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__2983" port: "I[0]" }
 }
net {
	name: "edb_top/la0/register_conn[65][16]"
	terminal	{ cell: "edb_top/la0/register_conn[65][16]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__2920" port: "I[1]" }
 }
net {
	name: "edb_top/la0/register_conn[65][8]"
	terminal	{ cell: "edb_top/la0/register_conn[65][8]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__2888" port: "I[1]" }
 }
net {
	name: "edb_top/la0/register_conn[65][14]"
	terminal	{ cell: "edb_top/la0/register_conn[65][14]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__2912" port: "I[1]" }
 }
net {
	name: "edb_top/la0/register_conn[65][10]"
	terminal	{ cell: "edb_top/la0/register_conn[65][10]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__2896" port: "I[1]" }
 }
net {
	name: "edb_top/la0/register_conn[65][43]"
	terminal	{ cell: "edb_top/la0/register_conn[65][43]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__3010" port: "I[0]" }
 }
net {
	name: "edb_top/edb_user_dr[75]"
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[75]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top/la0/internal_register_select[11]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[74]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__2670" port: "I[3]" }
	terminal	{ cell: "LUT__2707" port: "I[1]" }
 }
net {
	name: "edb_top/la0/register_conn[65][5]"
	terminal	{ cell: "edb_top/la0/register_conn[65][5]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top/la0/GEN_PROBE[0].compare_unit_inst/exp2[5]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__2874" port: "I[1]" }
	terminal	{ cell: "LUT__3124" port: "I[2]" }
	terminal	{ cell: "LUT__3119" port: "I[1]" }
 }
net {
	name: "edb_top/la0/la_trig_mask[17]"
	terminal	{ cell: "edb_top/la0/la_trig_mask[17]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__2925" port: "I[1]" }
 }
net {
	name: "cnt[1]"
	terminal	{ cell: "cnt[1]~FF" port: "O_seq" }
	terminal	{ cell: "cnt[1]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__2694" port: "I[1]" }
 }
net {
	name: "cnt[0]"
	terminal	{ cell: "cnt[0]~FF" port: "O_seq" }
	terminal	{ cell: "cnt[1]~FF" port: "I[1]" }
	terminal	{ cell: "cnt[0]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__2694" port: "I[0]" }
 }
net {
	name: "n848"
	terminal	{ cell: "cnt[1]~FF" port: "cout" }
	terminal	{ cell: "cnt[2]~FF" port: "cin" }
 }
net {
	name: "edb_top/la0/la_trig_mask[16]"
	terminal	{ cell: "edb_top/la0/la_trig_mask[16]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__2921" port: "I[1]" }
 }
net {
	name: "cnt[6]"
	terminal	{ cell: "cnt[6]~FF" port: "O_seq" }
	terminal	{ cell: "cnt[6]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__2695" port: "I[2]" }
 }
net {
	name: "n837"
	terminal	{ cell: "cnt[5]~FF" port: "cout" }
	terminal	{ cell: "cnt[6]~FF" port: "cin" }
 }
net {
	name: "n835"
	terminal	{ cell: "cnt[6]~FF" port: "cout" }
	terminal	{ cell: "cnt[7]~FF" port: "cin" }
 }
net {
	name: "edb_top/la0/register_conn[65][30]"
	terminal	{ cell: "edb_top/la0/register_conn[65][30]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__2971" port: "I[0]" }
 }
net {
	name: "edb_top/la0/la_biu_inst/row_addr[2]"
	terminal	{ cell: "edb_top/la0/la_biu_inst/row_addr[2]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/fifo_with_read_inst/add_22/i3" port: "I[1]" }
 }
net {
	name: "edb_top/la0/register_conn[65][54]"
	terminal	{ cell: "edb_top/la0/register_conn[65][54]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__3043" port: "I[0]" }
 }
net {
	name: "edb_top/la0/register_conn[64][1]"
	terminal	{ cell: "edb_top/la0/register_conn[64][1]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__2853" port: "I[1]" }
	terminal	{ cell: "LUT__3140" port: "I[0]" }
	terminal	{ cell: "LUT__3139" port: "I[2]" }
	terminal	{ cell: "LUT__3138" port: "I[3]" }
 }
net {
	name: "cnt[10]"
	terminal	{ cell: "cnt[10]~FF" port: "O_seq" }
	terminal	{ cell: "cnt[10]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__2696" port: "I[3]" }
 }
net {
	name: "n827"
	terminal	{ cell: "cnt[10]~FF" port: "cout" }
	terminal	{ cell: "cnt[11]~FF" port: "cin" }
 }
net {
	name: "edb_top/la0/register_conn[65][59]"
	terminal	{ cell: "edb_top/la0/register_conn[65][59]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__3058" port: "I[0]" }
 }
net {
	name: "raspi_gpiox8[5]"
	terminal	{ cell: "raspi_gpiox8[5]" port: "inpad" }
	terminal	{ cell: "edb_top/la0/cap_fifo_din[6]~FF" port: "I[1]" }
 }
net {
	name: "cnt[26]"
	terminal	{ cell: "cnt[26]~FF" port: "O_seq" }
	terminal	{ cell: "cnt[26]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__2699" port: "I[2]" }
 }
net {
	name: "n795"
	terminal	{ cell: "cnt[26]~FF" port: "cout" }
	terminal	{ cell: "cnt[27]~FF" port: "cin" }
 }
net {
	name: "edb_top/la0/la_trig_mask[14]"
	terminal	{ cell: "edb_top/la0/la_trig_mask[14]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__2913" port: "I[1]" }
 }
net {
	name: "cnt[30]"
	terminal	{ cell: "cnt[30]~FF" port: "O_seq" }
	terminal	{ cell: "cnt[30]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__2694" port: "I[3]" }
 }
net {
	name: "n789"
	terminal	{ cell: "cnt[29]~FF" port: "cout" }
	terminal	{ cell: "cnt[30]~FF" port: "cin" }
 }
net {
	name: "n1830"
	terminal	{ cell: "LUT__2870" port: "O" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[4]~FF" port: "I[0]" }
 }
net {
	name: "n1827"
	terminal	{ cell: "LUT__2867" port: "O" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[4]~FF" port: "I[2]" }
 }
net {
	name: "edb_top/la0/data_out_shift_reg[4]"
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[4]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__2862" port: "I[2]" }
 }
net {
	name: "raspi_gpiox8[0]"
	terminal	{ cell: "raspi_gpiox8[0]" port: "inpad" }
	terminal	{ cell: "edb_top/la0/cap_fifo_din[1]~FF" port: "I[1]" }
 }
net {
	name: "edb_top/la0/register_conn[66][2]"
	terminal	{ cell: "edb_top/la0/register_conn[66][2]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top/la0/GEN_PROBE[0].compare_unit_inst/exp2[2]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/GEN_PROBE[0].compare_unit_inst/exp1[2]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__2858" port: "I[3]" }
 }
net {
	name: "edb_top/la0/crc_data_out[29]"
	terminal	{ cell: "edb_top/la0/axi_crc_i/edb_top/la0/crc_data_out[29]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top/la0/axi_crc_i/edb_top/la0/crc_data_out[28]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__2678" port: "I[2]" }
 }
net {
	name: "edb_top/la0/register_conn[66][11]"
	terminal	{ cell: "edb_top/la0/register_conn[66][11]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__2899" port: "I[2]" }
 }
net {
	name: "edb_top/la0/la_biu_inst/swapped_data_out[6]"
	terminal	{ cell: "edb_top/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_3(01)" port: "RDATA[11]" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/edb_top/la0/data_from_biu[6]~FF" port: "I[1]" }
 }
net {
	name: "edb_top/la0/data_from_biu[6]"
	terminal	{ cell: "edb_top/la0/la_biu_inst/edb_top/la0/data_from_biu[6]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__2877" port: "I[1]" }
 }
net {
	name: "edb_top/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[9]"
	terminal	{ cell: "edb_top/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[9]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[9]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__3232" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/fifo_with_read_inst/add_22/i10" port: "I[0]" }
	terminal	{ cell: "LUT__3163" port: "I[2]" }
 }
net {
	name: "n598"
	terminal	{ cell: "edb_top/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[8]~FF" port: "cout" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[9]~FF" port: "cin" }
 }
net {
	name: "edb_top/la0/crc_data_out[23]"
	terminal	{ cell: "edb_top/la0/axi_crc_i/edb_top/la0/crc_data_out[23]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top/la0/axi_crc_i/edb_top/la0/crc_data_out[22]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__2665" port: "I[2]" }
 }
net {
	name: "edb_top/la0/la_trig_mask[10]"
	terminal	{ cell: "edb_top/la0/la_trig_mask[10]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__2897" port: "I[1]" }
 }
net {
	name: "edb_top/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[3]"
	terminal	{ cell: "edb_top/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[3]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[3]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__3226" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/fifo_with_read_inst/add_22/i4" port: "I[0]" }
	terminal	{ cell: "LUT__3159" port: "I[2]" }
 }
net {
	name: "n610"
	terminal	{ cell: "edb_top/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[2]~FF" port: "cout" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[3]~FF" port: "cin" }
 }
net {
	name: "edb_top/la0/la_biu_inst/row_addr[9]"
	terminal	{ cell: "edb_top/la0/la_biu_inst/row_addr[9]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/fifo_with_read_inst/add_22/i10" port: "I[1]" }
 }
net {
	name: "edb_top/la0/register_conn[66][13]"
	terminal	{ cell: "edb_top/la0/register_conn[66][13]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__2907" port: "I[2]" }
 }
net {
	name: "edb_top/la0/crc_data_out[16]"
	terminal	{ cell: "edb_top/la0/axi_crc_i/edb_top/la0/crc_data_out[16]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top/la0/axi_crc_i/edb_top/la0/crc_data_out[15]~FF" port: "I[2]" }
	terminal	{ cell: "LUT__2677" port: "I[0]" }
 }
net {
	name: "edb_top/la0/register_conn[66][15]"
	terminal	{ cell: "edb_top/la0/register_conn[66][15]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__2915" port: "I[2]" }
 }
net {
	name: "edb_top/la0/la_biu_inst/row_addr[7]"
	terminal	{ cell: "edb_top/la0/la_biu_inst/row_addr[7]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/fifo_with_read_inst/add_22/i8" port: "I[1]" }
 }
net {
	name: "edb_top/la0/register_conn[66][17]"
	terminal	{ cell: "edb_top/la0/register_conn[66][17]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__2923" port: "I[2]" }
 }
net {
	name: "edb_top/la0/la_biu_inst/row_addr[6]"
	terminal	{ cell: "edb_top/la0/la_biu_inst/row_addr[6]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/fifo_with_read_inst/add_22/i7" port: "I[1]" }
 }
net {
	name: "edb_top/la0/register_conn[66][19]"
	terminal	{ cell: "edb_top/la0/register_conn[66][19]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__2931" port: "I[2]" }
 }
net {
	name: "edb_top/la0/crc_data_out[1]"
	terminal	{ cell: "edb_top/la0/axi_crc_i/edb_top/la0/crc_data_out[1]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top/la0/axi_crc_i/edb_top/la0/crc_data_out[0]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__2683" port: "I[0]" }
 }
net {
	name: "edb_top/la0/crc_data_out[0]"
	terminal	{ cell: "edb_top/la0/axi_crc_i/edb_top/la0/crc_data_out[0]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__2686" port: "I[0]" }
	terminal	{ cell: "LUT__2680" port: "I[0]" }
	terminal	{ cell: "LUT__3089" port: "I[3]" }
 }
net {
	name: "edb_top/la0/register_conn[66][21]"
	terminal	{ cell: "edb_top/la0/register_conn[66][21]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__2939" port: "I[2]" }
 }
net {
	name: "edb_top/la0/la_biu_inst/row_addr[0]"
	terminal	{ cell: "edb_top/la0/la_biu_inst/row_addr[0]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/fifo_with_read_inst/add_22/i1" port: "I[1]" }
 }
net {
	name: "edb_top/la0/register_conn[66][23]"
	terminal	{ cell: "edb_top/la0/register_conn[66][23]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__2947" port: "I[3]" }
 }
net {
	name: "edb_top/la0/la_run_trig"
	terminal	{ cell: "edb_top/la0/la_run_trig~FF" port: "O_seq" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/run_trig_p1~FF" port: "I[1]" }
	terminal	{ cell: "LUT__2863" port: "I[1]" }
 }
net {
	name: "edb_top/la0/register_conn[66][25]"
	terminal	{ cell: "edb_top/la0/register_conn[66][25]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__2955" port: "I[1]" }
 }
net {
	name: "edb_top/la0/crc_data_out[7]"
	terminal	{ cell: "edb_top/la0/axi_crc_i/edb_top/la0/crc_data_out[7]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top/la0/axi_crc_i/edb_top/la0/crc_data_out[6]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__2667" port: "I[0]" }
 }
net {
	name: "edb_top/la0/register_conn[66][27]"
	terminal	{ cell: "edb_top/la0/register_conn[66][27]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__2961" port: "I[1]" }
 }
net {
	name: "n643"
	terminal	{ cell: "edb_top/la0/la_biu_inst/add_12/i9" port: "O" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/pos_counter[8]~FF" port: "I[1]" }
 }
net {
	name: "edb_top/la0/la_biu_inst/pos_counter[8]"
	terminal	{ cell: "edb_top/la0/la_biu_inst/pos_counter[8]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/add_12/i9" port: "I[0]" }
	terminal	{ cell: "LUT__3178" port: "I[3]" }
 }
net {
	name: "edb_top/la0/register_conn[66][29]"
	terminal	{ cell: "edb_top/la0/register_conn[66][29]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__2967" port: "I[1]" }
 }
net {
	name: "n647"
	terminal	{ cell: "edb_top/la0/la_biu_inst/add_12/i7" port: "O" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/pos_counter[6]~FF" port: "I[1]" }
 }
net {
	name: "edb_top/la0/la_biu_inst/pos_counter[6]"
	terminal	{ cell: "edb_top/la0/la_biu_inst/pos_counter[6]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/add_12/i7" port: "I[0]" }
	terminal	{ cell: "LUT__3171" port: "I[0]" }
 }
net {
	name: "edb_top/la0/register_conn[66][31]"
	terminal	{ cell: "edb_top/la0/register_conn[66][31]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__2973" port: "I[1]" }
 }
net {
	name: "edb_top/la0/la_biu_inst/rdy_sync_tff1"
	terminal	{ cell: "edb_top/la0/la_biu_inst/rdy_sync_tff1~FF" port: "O_seq" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/rdy_sync_tff2~FF" port: "I[1]" }
 }
net {
	name: "edb_top/la0/register_conn[66][33]"
	terminal	{ cell: "edb_top/la0/register_conn[66][33]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__2979" port: "I[1]" }
 }
net {
	name: "edb_top/la0/crc_data_out[2]"
	terminal	{ cell: "edb_top/la0/axi_crc_i/edb_top/la0/crc_data_out[2]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top/la0/axi_crc_i/edb_top/la0/crc_data_out[1]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__2666" port: "I[0]" }
 }
net {
	name: "edb_top/la0/register_conn[66][35]"
	terminal	{ cell: "edb_top/la0/register_conn[66][35]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__2985" port: "I[1]" }
 }
net {
	name: "edb_top/la0/la_biu_inst/pos_counter[0]"
	terminal	{ cell: "edb_top/la0/la_biu_inst/pos_counter[0]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/pos_counter[0]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/add_12/i2" port: "I[1]" }
	terminal	{ cell: "LUT__3179" port: "I[1]" }
 }
net {
	name: "edb_top/la0/register_conn[66][37]"
	terminal	{ cell: "edb_top/la0/register_conn[66][37]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__2991" port: "I[1]" }
 }
net {
	name: "edb_top/la0/la_biu_inst/str_sync_wbff1"
	terminal	{ cell: "edb_top/la0/la_biu_inst/str_sync_wbff1~FF" port: "O_seq" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/str_sync_wbff2~FF" port: "I[1]" }
 }
net {
	name: "edb_top/la0/register_conn[66][39]"
	terminal	{ cell: "edb_top/la0/register_conn[66][39]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__2997" port: "I[1]" }
 }
net {
	name: "n1697"
	terminal	{ cell: "LUT__2659" port: "O" }
	terminal	{ cell: "edb_top/la0/module_state[1]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__2752" port: "I[1]" }
	terminal	{ cell: "LUT__2660" port: "I[1]" }
	terminal	{ cell: "LUT__2735" port: "I[0]" }
	terminal	{ cell: "LUT__2739" port: "I[1]" }
	terminal	{ cell: "LUT__2751" port: "I[0]" }
	terminal	{ cell: "LUT__3081" port: "I[3]" }
	terminal	{ cell: "LUT__3079" port: "I[2]" }
 }
net {
	name: "n1971"
	terminal	{ cell: "LUT__3071" port: "O" }
	terminal	{ cell: "edb_top/la0/module_state[1]~FF" port: "I[1]" }
 }
net {
	name: "n1974"
	terminal	{ cell: "LUT__3074" port: "O" }
	terminal	{ cell: "edb_top/la0/module_state[1]~FF" port: "I[2]" }
 }
net {
	name: "edb_top/la0/module_state[1]"
	terminal	{ cell: "edb_top/la0/module_state[1]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__2761" port: "I[2]" }
	terminal	{ cell: "LUT__2752" port: "I[3]" }
	terminal	{ cell: "LUT__2747" port: "I[3]" }
	terminal	{ cell: "LUT__2740" port: "I[1]" }
	terminal	{ cell: "LUT__2729" port: "I[1]" }
	terminal	{ cell: "LUT__2686" port: "I[3]" }
	terminal	{ cell: "LUT__2664" port: "I[1]" }
	terminal	{ cell: "LUT__2660" port: "I[3]" }
	terminal	{ cell: "LUT__2649" port: "I[1]" }
	terminal	{ cell: "LUT__2687" port: "I[1]" }
	terminal	{ cell: "LUT__2647" port: "I[3]" }
	terminal	{ cell: "LUT__2646" port: "I[2]" }
	terminal	{ cell: "LUT__2703" port: "I[0]" }
	terminal	{ cell: "LUT__3234" port: "I[0]" }
	terminal	{ cell: "LUT__3072" port: "I[2]" }
	terminal	{ cell: "LUT__3073" port: "I[1]" }
	terminal	{ cell: "LUT__3077" port: "I[2]" }
	terminal	{ cell: "LUT__3089" port: "I[2]" }
 }
net {
	name: "edb_top/la0/register_conn[66][41]"
	terminal	{ cell: "edb_top/la0/register_conn[66][41]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__3003" port: "I[1]" }
 }
net {
	name: "n637"
	terminal	{ cell: "edb_top/la0/la_biu_inst/add_12/i12" port: "O" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/pos_counter[11]~FF" port: "I[1]" }
 }
net {
	name: "edb_top/la0/la_biu_inst/pos_counter[11]"
	terminal	{ cell: "edb_top/la0/la_biu_inst/pos_counter[11]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/add_12/i12" port: "I[0]" }
	terminal	{ cell: "LUT__3170" port: "I[2]" }
 }
net {
	name: "edb_top/la0/register_conn[66][43]"
	terminal	{ cell: "edb_top/la0/register_conn[66][43]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__3009" port: "I[1]" }
 }
net {
	name: "n1965"
	terminal	{ cell: "LUT__3061" port: "O" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[60]~FF" port: "I[2]" }
 }
net {
	name: "edb_top/la0/data_out_shift_reg[60]"
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[60]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[59]~FF" port: "I[1]" }
 }
net {
	name: "edb_top/la0/register_conn[66][45]"
	terminal	{ cell: "edb_top/la0/register_conn[66][45]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__3015" port: "I[1]" }
 }
net {
	name: "n655"
	terminal	{ cell: "edb_top/la0/la_biu_inst/add_12/i3" port: "O" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/pos_counter[2]~FF" port: "I[1]" }
 }
net {
	name: "edb_top/la0/la_biu_inst/pos_counter[2]"
	terminal	{ cell: "edb_top/la0/la_biu_inst/pos_counter[2]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/add_12/i3" port: "I[0]" }
	terminal	{ cell: "LUT__3170" port: "I[0]" }
 }
net {
	name: "edb_top/la0/register_conn[66][47]"
	terminal	{ cell: "edb_top/la0/register_conn[66][47]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__3021" port: "I[1]" }
 }
net {
	name: "n1963"
	terminal	{ cell: "LUT__3058" port: "O" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[59]~FF" port: "I[2]" }
 }
net {
	name: "edb_top/la0/data_out_shift_reg[59]"
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[59]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[58]~FF" port: "I[1]" }
 }
net {
	name: "edb_top/la0/register_conn[66][49]"
	terminal	{ cell: "edb_top/la0/register_conn[66][49]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__3027" port: "I[1]" }
 }
net {
	name: "n1699"
	terminal	{ cell: "LUT__2661" port: "O" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/cap_buf_read_done_p1~FF" port: "I[0]" }
	terminal	{ cell: "LUT__2664" port: "I[3]" }
	terminal	{ cell: "LUT__2662" port: "I[1]" }
	terminal	{ cell: "LUT__2687" port: "I[3]" }
	terminal	{ cell: "LUT__2743" port: "I[1]" }
	terminal	{ cell: "LUT__3081" port: "I[2]" }
 }
net {
	name: "n1738"
	terminal	{ cell: "LUT__2703" port: "O" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/cap_buf_read_done_p1~FF" port: "I[1]" }
	terminal	{ cell: "LUT__2738" port: "I[2]" }
	terminal	{ cell: "LUT__3079" port: "I[0]" }
	terminal	{ cell: "LUT__3071" port: "I[3]" }
 }
net {
	name: "n1277"
	terminal	{ cell: "edb_top/la0/la_biu_inst/cap_buf_read_done_p1~FF" port: "O" }
	terminal	{ cell: "edb_top/la0/la_run_trig~FF" port: "I[0]" }
	terminal	{ cell: "edb_top/la0/la_run_trig_imdt~FF" port: "I[0]" }
	terminal	{ cell: "edb_top/la0/la_stop_trig~FF" port: "I[0]" }
	terminal	{ cell: "LUT__2713" port: "I[2]" }
	terminal	{ cell: "LUT__3084" port: "I[2]" }
 }
net {
	name: "edb_top/la0/la_biu_inst/cap_buf_read_done_p1"
	terminal	{ cell: "edb_top/la0/la_biu_inst/cap_buf_read_done_p1~FF" port: "O_seq" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/cap_buf_read_done_p2~FF" port: "I[1]" }
 }
net {
	name: "edb_top/la0/register_conn[66][51]"
	terminal	{ cell: "edb_top/la0/register_conn[66][51]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__3033" port: "I[1]" }
 }
net {
	name: "edb_top/edb_user_dr[77]"
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[77]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top/debug_hub_inst/module_id_reg[0]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[76]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/opcode[0]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__2706" port: "I[1]" }
	terminal	{ cell: "LUT__2671" port: "I[3]" }
	terminal	{ cell: "LUT__2651" port: "I[0]" }
 }
net {
	name: "edb_top/debug_hub_inst/module_id_reg[0]"
	terminal	{ cell: "edb_top/debug_hub_inst/module_id_reg[0]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top/debug_hub_inst/sub_28/add_2/i1" port: "I[0]" }
	terminal	{ cell: "LUT__2644" port: "I[3]" }
 }
net {
	name: "edb_top/la0/register_conn[66][53]"
	terminal	{ cell: "edb_top/la0/register_conn[66][53]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__3039" port: "I[1]" }
 }
net {
	name: "edb_top/la0/data_out_shift_reg[56]"
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[56]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[55]~FF" port: "I[1]" }
 }
net {
	name: "n1955"
	terminal	{ cell: "LUT__3046" port: "O" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[55]~FF" port: "I[2]" }
 }
net {
	name: "edb_top/la0/register_conn[66][55]"
	terminal	{ cell: "edb_top/la0/register_conn[66][55]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__3045" port: "I[1]" }
 }
net {
	name: "n1951"
	terminal	{ cell: "LUT__3040" port: "O" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[53]~FF" port: "I[2]" }
 }
net {
	name: "edb_top/la0/register_conn[66][57]"
	terminal	{ cell: "edb_top/la0/register_conn[66][57]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__3051" port: "I[1]" }
 }
net {
	name: "edb_top/la0/cap_fifo_din_p1[6]"
	terminal	{ cell: "edb_top/la0/cap_fifo_din_p1[6]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top/la0/cap_fifo_din_cu[6]~FF" port: "I[1]" }
 }
net {
	name: "edb_top/la0/cap_fifo_din_cu[6]"
	terminal	{ cell: "edb_top/la0/cap_fifo_din_cu[6]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top/la0/cap_fifo_din_tu[6]~FF" port: "I[1]" }
 }
net {
	name: "edb_top/la0/register_conn[66][59]"
	terminal	{ cell: "edb_top/la0/register_conn[66][59]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__3057" port: "I[1]" }
 }
net {
	name: "edb_top/la0/data_out_shift_reg[50]"
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[50]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[49]~FF" port: "I[1]" }
 }
net {
	name: "n1943"
	terminal	{ cell: "LUT__3028" port: "O" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[49]~FF" port: "I[2]" }
 }
net {
	name: "edb_top/la0/data_out_shift_reg[49]"
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[49]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[48]~FF" port: "I[1]" }
 }
net {
	name: "edb_top/la0/register_conn[66][61]"
	terminal	{ cell: "edb_top/la0/register_conn[66][61]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__3063" port: "I[1]" }
 }
net {
	name: "edb_top/la0/register_conn[66][63]"
	terminal	{ cell: "edb_top/la0/register_conn[66][63]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__3069" port: "I[1]" }
 }
net {
	name: "n1941"
	terminal	{ cell: "LUT__3025" port: "O" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[48]~FF" port: "I[2]" }
 }
net {
	name: "edb_top/la0/cap_fifo_din_tu[0]_2"
	terminal	{ cell: "edb_top/la0/cap_fifo_din_tu[0]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_5(10)" port: "WDATA[0]" }
 }
net {
	name: "edb_top/la0/la_biu_inst/fifo_with_read_inst/phy_addr[2]"
	terminal	{ cell: "LUT__3225" port: "O" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_5(10)" port: "RADDR[0]" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_3(01)" port: "RADDR[0]" }
 }
net {
	name: "edb_top/la0/la_biu_inst/fifo_with_read_inst/phy_addr[3]"
	terminal	{ cell: "LUT__3226" port: "O" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_5(10)" port: "RADDR[1]" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_3(01)" port: "RADDR[1]" }
 }
net {
	name: "edb_top/la0/la_biu_inst/fifo_with_read_inst/phy_addr[4]"
	terminal	{ cell: "LUT__3227" port: "O" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_5(10)" port: "RADDR[2]" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_3(01)" port: "RADDR[2]" }
 }
net {
	name: "edb_top/la0/cap_fifo_din_tu[3]_2"
	terminal	{ cell: "edb_top/la0/cap_fifo_din_tu[3]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_5(10)" port: "WDATA[3]" }
 }
net {
	name: "edb_top/la0/la_biu_inst/fifo_with_read_inst/phy_addr[5]"
	terminal	{ cell: "LUT__3228" port: "O" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_5(10)" port: "RADDR[3]" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_3(01)" port: "RADDR[3]" }
 }
net {
	name: "edb_top/la0/la_biu_inst/fifo_with_read_inst/phy_addr[6]"
	terminal	{ cell: "LUT__3229" port: "O" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_5(10)" port: "RADDR[4]" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_3(01)" port: "RADDR[4]" }
 }
net {
	name: "edb_top/la0/la_biu_inst/fifo_with_read_inst/phy_addr[7]"
	terminal	{ cell: "LUT__3230" port: "O" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_5(10)" port: "RADDR[5]" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_3(01)" port: "RADDR[5]" }
 }
net {
	name: "edb_top/la0/la_biu_inst/fifo_with_read_inst/phy_addr[8]"
	terminal	{ cell: "LUT__3231" port: "O" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_5(10)" port: "RADDR[6]" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_3(01)" port: "RADDR[6]" }
 }
net {
	name: "edb_top/la0/la_biu_inst/fifo_with_read_inst/phy_addr[9]"
	terminal	{ cell: "LUT__3232" port: "O" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_5(10)" port: "RADDR[7]" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_3(01)" port: "RADDR[7]" }
 }
net {
	name: "edb_top/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[2]_2"
	terminal	{ cell: "edb_top/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[2]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_5(10)" port: "WADDR[0]" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_3(01)" port: "WADDR[0]" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[2]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__3159" port: "I[1]" }
 }
net {
	name: "edb_top/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[4]_2"
	terminal	{ cell: "edb_top/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[4]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_5(10)" port: "WADDR[2]" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_3(01)" port: "WADDR[2]" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[4]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__3161" port: "I[1]" }
 }
net {
	name: "edb_top/la0/la_biu_inst/fifo_with_read_inst/phy_addr[0]"
	terminal	{ cell: "LUT__3223" port: "O" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_5(10)" port: "RADDR[10]" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_3(01)" port: "RADDR[10]" }
 }
net {
	name: "edb_top/la0/la_biu_inst/fifo_with_read_inst/phy_addr[1]"
	terminal	{ cell: "LUT__3224" port: "O" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_5(10)" port: "RADDR[11]" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_3(01)" port: "RADDR[11]" }
 }
net {
	name: "edb_top/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[6]_2"
	terminal	{ cell: "edb_top/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[6]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_5(10)" port: "WADDR[4]" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_3(01)" port: "WADDR[4]" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[6]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__3160" port: "I[1]" }
 }
net {
	name: "edb_top/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[7]_2"
	terminal	{ cell: "edb_top/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[7]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_5(10)" port: "WADDR[5]" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_3(01)" port: "WADDR[5]" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[7]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__3160" port: "I[3]" }
 }
net {
	name: "edb_top/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[9]_2"
	terminal	{ cell: "edb_top/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[9]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_5(10)" port: "WADDR[7]" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_3(01)" port: "WADDR[7]" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[9]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__3163" port: "I[3]" }
 }
net {
	name: "edb_top/la0/la_biu_inst/fifo_with_read_inst/n136"
	terminal	{ cell: "LUT__3222" port: "O" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_5(10)" port: "RCLKE" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_3(01)" port: "RCLKE" }
 }
net {
	name: "edb_top/la0/la_biu_inst/swapped_data_out[1]"
	terminal	{ cell: "edb_top/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_5(10)" port: "RDATA[11]" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/edb_top/la0/data_from_biu[1]~FF" port: "I[1]" }
 }
net {
	name: "edb_top/la0/la_biu_inst/swapped_data_out[2]"
	terminal	{ cell: "edb_top/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_5(10)" port: "RDATA[12]" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/edb_top/la0/data_from_biu[2]~FF" port: "I[1]" }
 }
net {
	name: "edb_top/la0/register_conn[66][0]"
	terminal	{ cell: "edb_top/la0/register_conn[66][0]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top/la0/GEN_PROBE[0].compare_unit_inst/exp1[0]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/GEN_PROBE[0].compare_unit_inst/exp2[0]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__2758" port: "I[3]" }
 }
net {
	name: "edb_top/la0/GEN_PROBE[0].compare_unit_inst/exp1[0]"
	terminal	{ cell: "edb_top/la0/GEN_PROBE[0].compare_unit_inst/exp1[0]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__3135" port: "I[1]" }
 }
net {
	name: "edb_top/la0/register_conn[65][7]"
	terminal	{ cell: "edb_top/la0/register_conn[65][7]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top/la0/GEN_PROBE[0].compare_unit_inst/exp2[7]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__2884" port: "I[1]" }
	terminal	{ cell: "LUT__3120" port: "I[3]" }
	terminal	{ cell: "LUT__3125" port: "I[2]" }
 }
net {
	name: "edb_top/la0/GEN_PROBE[0].compare_unit_inst/exp2[7]"
	terminal	{ cell: "edb_top/la0/GEN_PROBE[0].compare_unit_inst/exp2[7]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__3133" port: "I[2]" }
 }
net {
	name: "edb_top/la0/register_conn[65][0]"
	terminal	{ cell: "edb_top/la0/register_conn[65][0]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top/la0/GEN_PROBE[0].compare_unit_inst/exp2[0]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__2773" port: "I[2]" }
	terminal	{ cell: "LUT__3130" port: "I[0]" }
	terminal	{ cell: "LUT__3128" port: "I[3]" }
 }
net {
	name: "edb_top/la0/GEN_PROBE[0].compare_unit_inst/exp2[0]"
	terminal	{ cell: "edb_top/la0/GEN_PROBE[0].compare_unit_inst/exp2[0]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__3135" port: "I[0]" }
 }
net {
	name: "edb_top/la0/register_conn[65][2]"
	terminal	{ cell: "edb_top/la0/register_conn[65][2]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top/la0/GEN_PROBE[0].compare_unit_inst/exp2[2]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__2859" port: "I[3]" }
	terminal	{ cell: "LUT__3126" port: "I[3]" }
	terminal	{ cell: "LUT__3122" port: "I[2]" }
 }
net {
	name: "edb_top/la0/GEN_PROBE[0].compare_unit_inst/exp2[2]"
	terminal	{ cell: "edb_top/la0/GEN_PROBE[0].compare_unit_inst/exp2[2]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__3134" port: "I[0]" }
 }
net {
	name: "n1992"
	terminal	{ cell: "LUT__3130" port: "O" }
	terminal	{ cell: "edb_top/la0/GEN_PROBE[0].compare_unit_inst/exp4[0]~FF" port: "I[1]" }
 }
net {
	name: "edb_top/la0/GEN_PROBE[0].compare_unit_inst/exp4[0]"
	terminal	{ cell: "edb_top/la0/GEN_PROBE[0].compare_unit_inst/exp4[0]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__3139" port: "I[1]" }
 }
net {
	name: "edb_top/la0/data_out_shift_reg[44]"
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[44]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[43]~FF" port: "I[1]" }
 }
net {
	name: "n1931"
	terminal	{ cell: "LUT__3010" port: "O" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[43]~FF" port: "I[2]" }
 }
net {
	name: "edb_top/la0/GEN_PROBE[0].compare_unit_inst/exp6[0]"
	terminal	{ cell: "edb_top/la0/GEN_PROBE[0].compare_unit_inst/exp6[0]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__3139" port: "I[0]" }
 }
net {
	name: "edb_top/la0/internal_register_select[0]"
	terminal	{ cell: "edb_top/la0/internal_register_select[0]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__2772" port: "I[1]" }
	terminal	{ cell: "LUT__2766" port: "I[3]" }
	terminal	{ cell: "LUT__2757" port: "I[0]" }
	terminal	{ cell: "LUT__2756" port: "I[0]" }
	terminal	{ cell: "LUT__2759" port: "I[0]" }
 }
net {
	name: "edb_top/la0/register_conn[65][1]"
	terminal	{ cell: "edb_top/la0/register_conn[65][1]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top/la0/GEN_PROBE[0].compare_unit_inst/exp2[1]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__2854" port: "I[3]" }
	terminal	{ cell: "LUT__3130" port: "I[2]" }
	terminal	{ cell: "LUT__3128" port: "I[1]" }
	terminal	{ cell: "LUT__3126" port: "I[1]" }
 }
net {
	name: "edb_top/la0/register_conn[66][1]"
	terminal	{ cell: "edb_top/la0/register_conn[66][1]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top/la0/GEN_PROBE[0].compare_unit_inst/exp2[1]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/GEN_PROBE[0].compare_unit_inst/exp1[1]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__2853" port: "I[3]" }
 }
net {
	name: "edb_top/la0/GEN_PROBE[0].compare_unit_inst/exp2[1]"
	terminal	{ cell: "edb_top/la0/GEN_PROBE[0].compare_unit_inst/exp2[1]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__3135" port: "I[2]" }
 }
net {
	name: "edb_top/la0/data_out_shift_reg[45]"
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[45]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[44]~FF" port: "I[1]" }
 }
net {
	name: "n1933"
	terminal	{ cell: "LUT__3013" port: "O" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[44]~FF" port: "I[2]" }
 }
net {
	name: "n1998"
	terminal	{ cell: "LUT__3138" port: "O" }
	terminal	{ cell: "edb_top/la0/GEN_PROBE[0].compare_unit_inst/edb_top/la0/tu_data[0]~FF" port: "I[0]" }
 }
net {
	name: "n2000"
	terminal	{ cell: "LUT__3140" port: "O" }
	terminal	{ cell: "edb_top/la0/GEN_PROBE[0].compare_unit_inst/edb_top/la0/tu_data[0]~FF" port: "I[1]" }
 }
net {
	name: "edb_top/la0/register_conn[64][2]"
	terminal	{ cell: "edb_top/la0/register_conn[64][2]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top/la0/GEN_PROBE[0].compare_unit_inst/edb_top/la0/tu_data[0]~FF" port: "I[2]" }
	terminal	{ cell: "LUT__2858" port: "I[1]" }
 }
net {
	name: "edb_top/la0/tu_data[0]"
	terminal	{ cell: "edb_top/la0/GEN_PROBE[0].compare_unit_inst/edb_top/la0/tu_data[0]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top/la0/trigger_unit_inst/edb_top/la0/tu_trigger~FF" port: "I[1]" }
 }
net {
	name: "edb_top/la0/register_conn[66][5]"
	terminal	{ cell: "edb_top/la0/register_conn[66][5]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top/la0/GEN_PROBE[0].compare_unit_inst/exp2[5]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/GEN_PROBE[0].compare_unit_inst/exp1[5]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__2873" port: "I[3]" }
 }
net {
	name: "edb_top/la0/GEN_PROBE[0].compare_unit_inst/exp2[5]"
	terminal	{ cell: "edb_top/la0/GEN_PROBE[0].compare_unit_inst/exp2[5]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__3136" port: "I[0]" }
 }
net {
	name: "n1925"
	terminal	{ cell: "LUT__3001" port: "O" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[40]~FF" port: "I[2]" }
 }
net {
	name: "edb_top/la0/data_out_shift_reg[40]"
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[40]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[39]~FF" port: "I[1]" }
 }
net {
	name: "n1923"
	terminal	{ cell: "LUT__2998" port: "O" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[39]~FF" port: "I[2]" }
 }
net {
	name: "n1935"
	terminal	{ cell: "LUT__3016" port: "O" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[45]~FF" port: "I[2]" }
 }
net {
	name: "edb_top/la0/la_biu_inst/str_sync"
	terminal	{ cell: "edb_top/la0/la_biu_inst/str_sync~FF" port: "O_seq" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/str_sync~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/str_sync_wbff1~FF" port: "I[1]" }
 }
net {
	name: "edb_top/la0/GEN_PROBE[0].compare_unit_inst/exp1[1]"
	terminal	{ cell: "edb_top/la0/GEN_PROBE[0].compare_unit_inst/exp1[1]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__3135" port: "I[3]" }
 }
net {
	name: "edb_top/la0/GEN_PROBE[0].compare_unit_inst/exp1[3]"
	terminal	{ cell: "edb_top/la0/GEN_PROBE[0].compare_unit_inst/exp1[3]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__3134" port: "I[3]" }
 }
net {
	name: "edb_top/la0/cap_fifo_din_tu[5]_2"
	terminal	{ cell: "edb_top/la0/cap_fifo_din_tu[5]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_3(01)" port: "WDATA[0]" }
 }
net {
	name: "edb_top/la0/cap_fifo_din_tu[6]_2"
	terminal	{ cell: "edb_top/la0/cap_fifo_din_tu[6]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_3(01)" port: "WDATA[1]" }
 }
net {
	name: "n1915"
	terminal	{ cell: "LUT__2986" port: "O" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[35]~FF" port: "I[2]" }
 }
net {
	name: "edb_top/la0/GEN_PROBE[0].compare_unit_inst/exp1[5]"
	terminal	{ cell: "edb_top/la0/GEN_PROBE[0].compare_unit_inst/exp1[5]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__3136" port: "I[1]" }
 }
net {
	name: "edb_top/la0/la_trig_mask[0]"
	terminal	{ cell: "edb_top/la0/la_trig_mask[0]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top/la0/trigger_unit_inst/edb_top/la0/tu_trigger~FF" port: "I[2]" }
	terminal	{ cell: "LUT__2767" port: "I[0]" }
 }
net {
	name: "edb_top/la0/tu_trigger"
	terminal	{ cell: "edb_top/la0/trigger_unit_inst/edb_top/la0/tu_trigger~FF" port: "O_seq" }
	terminal	{ cell: "LUT__3167" port: "I[1]" }
	terminal	{ cell: "LUT__3211" port: "I[0]" }
 }
net {
	name: "n1945"
	terminal	{ cell: "LUT__3031" port: "O" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[50]~FF" port: "I[2]" }
 }
net {
	name: "edb_top/la0/cap_fifo_din_cu[3]"
	terminal	{ cell: "edb_top/la0/cap_fifo_din_cu[3]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top/la0/cap_fifo_din_tu[3]~FF" port: "I[1]" }
 }
net {
	name: "edb_top/la0/cap_fifo_din_cu[5]"
	terminal	{ cell: "edb_top/la0/cap_fifo_din_cu[5]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top/la0/cap_fifo_din_tu[5]~FF" port: "I[1]" }
 }
net {
	name: "edb_top/la0/GEN_PROBE[0].compare_unit_inst/exp1[2]"
	terminal	{ cell: "edb_top/la0/GEN_PROBE[0].compare_unit_inst/exp1[2]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__3134" port: "I[1]" }
 }
net {
	name: "n1911"
	terminal	{ cell: "LUT__2980" port: "O" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[33]~FF" port: "I[2]" }
 }
net {
	name: "edb_top/la0/data_out_shift_reg[33]"
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[33]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[32]~FF" port: "I[1]" }
 }
net {
	name: "n1909"
	terminal	{ cell: "LUT__2977" port: "O" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[32]~FF" port: "I[2]" }
 }
net {
	name: "edb_top/la0/data_out_shift_reg[32]"
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[32]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[31]~FF" port: "I[1]" }
 }
net {
	name: "n1907"
	terminal	{ cell: "LUT__2974" port: "O" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[31]~FF" port: "I[2]" }
 }
net {
	name: "edb_top/la0/data_out_shift_reg[31]"
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[31]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[30]~FF" port: "I[1]" }
 }
net {
	name: "n1905"
	terminal	{ cell: "LUT__2971" port: "O" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[30]~FF" port: "I[2]" }
 }
net {
	name: "edb_top/la0/la_trig_mask[3]"
	terminal	{ cell: "edb_top/la0/la_trig_mask[3]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__2865" port: "I[1]" }
 }
net {
	name: "edb_top/la0/la_biu_inst/cap_buf_read_done_p3"
	terminal	{ cell: "edb_top/la0/la_biu_inst/cap_buf_read_done_p3~FF" port: "O_seq" }
	terminal	{ cell: "LUT__3215" port: "I[1]" }
 }
net {
	name: "n1961"
	terminal	{ cell: "LUT__3055" port: "O" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[58]~FF" port: "I[2]" }
 }
net {
	name: "edb_top/la0/data_out_shift_reg[58]"
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[58]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[57]~FF" port: "I[1]" }
 }
net {
	name: "n633"
	terminal	{ cell: "edb_top/la0/la_biu_inst/add_12/i14" port: "O" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/pos_counter[13]~FF" port: "I[1]" }
 }
net {
	name: "edb_top/la0/la_biu_inst/pos_counter[13]"
	terminal	{ cell: "edb_top/la0/la_biu_inst/pos_counter[13]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/add_12/i14" port: "I[0]" }
	terminal	{ cell: "LUT__3173" port: "I[0]" }
 }
net {
	name: "edb_top/la0/la_run_trig_imdt"
	terminal	{ cell: "edb_top/la0/la_run_trig_imdt~FF" port: "O_seq" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/run_trig_imdt_p1~FF" port: "I[1]" }
	terminal	{ cell: "LUT__2868" port: "I[1]" }
 }
net {
	name: "n635"
	terminal	{ cell: "edb_top/la0/la_biu_inst/add_12/i13" port: "O" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/pos_counter[12]~FF" port: "I[1]" }
 }
net {
	name: "edb_top/la0/la_biu_inst/pos_counter[12]"
	terminal	{ cell: "edb_top/la0/la_biu_inst/pos_counter[12]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/add_12/i13" port: "I[0]" }
	terminal	{ cell: "LUT__3178" port: "I[0]" }
 }
net {
	name: "n1899"
	terminal	{ cell: "LUT__2962" port: "O" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[27]~FF" port: "I[2]" }
 }
net {
	name: "n1895"
	terminal	{ cell: "LUT__2956" port: "O" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[25]~FF" port: "I[2]" }
 }
net {
	name: "edb_top/la0/data_out_shift_reg[63]"
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[63]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[62]~FF" port: "I[1]" }
 }
net {
	name: "n1969"
	terminal	{ cell: "LUT__3067" port: "O" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[62]~FF" port: "I[2]" }
 }
net {
	name: "edb_top/la0/register_conn[65][63]"
	terminal	{ cell: "edb_top/la0/register_conn[65][63]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[63]~FF" port: "I[0]" }
 }
net {
	name: "n1792"
	terminal	{ cell: "LUT__2772" port: "O" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[63]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__2884" port: "I[0]" }
	terminal	{ cell: "LUT__2879" port: "I[0]" }
	terminal	{ cell: "LUT__2874" port: "I[0]" }
	terminal	{ cell: "LUT__2864" port: "I[0]" }
	terminal	{ cell: "LUT__2859" port: "I[2]" }
	terminal	{ cell: "LUT__2854" port: "I[2]" }
	terminal	{ cell: "LUT__2773" port: "I[1]" }
	terminal	{ cell: "LUT__2869" port: "I[0]" }
	terminal	{ cell: "LUT__3067" port: "I[1]" }
	terminal	{ cell: "LUT__3064" port: "I[1]" }
	terminal	{ cell: "LUT__3058" port: "I[1]" }
	terminal	{ cell: "LUT__3055" port: "I[1]" }
	terminal	{ cell: "LUT__3052" port: "I[1]" }
	terminal	{ cell: "LUT__3049" port: "I[1]" }
	terminal	{ cell: "LUT__3046" port: "I[1]" }
	terminal	{ cell: "LUT__3043" port: "I[1]" }
	terminal	{ cell: "LUT__3040" port: "I[1]" }
	terminal	{ cell: "LUT__3034" port: "I[1]" }
	terminal	{ cell: "LUT__3037" port: "I[1]" }
	terminal	{ cell: "LUT__3031" port: "I[1]" }
	terminal	{ cell: "LUT__3028" port: "I[1]" }
	terminal	{ cell: "LUT__3025" port: "I[1]" }
	terminal	{ cell: "LUT__3022" port: "I[1]" }
	terminal	{ cell: "LUT__3019" port: "I[1]" }
	terminal	{ cell: "LUT__3016" port: "I[1]" }
	terminal	{ cell: "LUT__3061" port: "I[1]" }
	terminal	{ cell: "LUT__3013" port: "I[1]" }
	terminal	{ cell: "LUT__3010" port: "I[1]" }
	terminal	{ cell: "LUT__3007" port: "I[1]" }
	terminal	{ cell: "LUT__3004" port: "I[1]" }
	terminal	{ cell: "LUT__3001" port: "I[1]" }
	terminal	{ cell: "LUT__2998" port: "I[1]" }
	terminal	{ cell: "LUT__2995" port: "I[1]" }
	terminal	{ cell: "LUT__2992" port: "I[1]" }
	terminal	{ cell: "LUT__2989" port: "I[1]" }
	terminal	{ cell: "LUT__2986" port: "I[1]" }
	terminal	{ cell: "LUT__2983" port: "I[1]" }
	terminal	{ cell: "LUT__2980" port: "I[1]" }
	terminal	{ cell: "LUT__2977" port: "I[1]" }
	terminal	{ cell: "LUT__2974" port: "I[1]" }
	terminal	{ cell: "LUT__2971" port: "I[1]" }
	terminal	{ cell: "LUT__2968" port: "I[1]" }
	terminal	{ cell: "LUT__2965" port: "I[1]" }
	terminal	{ cell: "LUT__2962" port: "I[1]" }
	terminal	{ cell: "LUT__2959" port: "I[1]" }
	terminal	{ cell: "LUT__2956" port: "I[1]" }
	terminal	{ cell: "LUT__2952" port: "I[0]" }
	terminal	{ cell: "LUT__2948" port: "I[0]" }
	terminal	{ cell: "LUT__2944" port: "I[0]" }
	terminal	{ cell: "LUT__2940" port: "I[0]" }
	terminal	{ cell: "LUT__2936" port: "I[0]" }
	terminal	{ cell: "LUT__2932" port: "I[0]" }
	terminal	{ cell: "LUT__2928" port: "I[0]" }
	terminal	{ cell: "LUT__2924" port: "I[0]" }
	terminal	{ cell: "LUT__2920" port: "I[0]" }
	terminal	{ cell: "LUT__2916" port: "I[0]" }
	terminal	{ cell: "LUT__2912" port: "I[0]" }
	terminal	{ cell: "LUT__2908" port: "I[0]" }
	terminal	{ cell: "LUT__2904" port: "I[0]" }
	terminal	{ cell: "LUT__2900" port: "I[0]" }
	terminal	{ cell: "LUT__2896" port: "I[0]" }
	terminal	{ cell: "LUT__2892" port: "I[0]" }
	terminal	{ cell: "LUT__2888" port: "I[0]" }
 }
net {
	name: "n1970"
	terminal	{ cell: "LUT__3069" port: "O" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[63]~FF" port: "I[2]" }
 }
net {
	name: "n628"
	terminal	{ cell: "edb_top/la0/la_biu_inst/add_12/i17" port: "O" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/pos_counter[16]~FF" port: "I[1]" }
 }
net {
	name: "edb_top/la0/la_biu_inst/pos_counter[16]"
	terminal	{ cell: "edb_top/la0/la_biu_inst/pos_counter[16]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/add_12/i17" port: "I[0]" }
	terminal	{ cell: "LUT__3174" port: "I[2]" }
 }
net {
	name: "edb_top/la0/la_trig_mask[28]"
	terminal	{ cell: "edb_top/la0/la_trig_mask[28]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__2964" port: "I[2]" }
 }
net {
	name: "freq_1sec_o"
	terminal	{ cell: "freq_1sec~FF" port: "O_seq" }
	terminal	{ cell: "freq_1sec~FF" port: "I[1]" }
	terminal	{ cell: "freq_1sec_o" port: "outpad" }
 }
net {
	name: "n969"
	terminal	{ cell: "LUT__2701" port: "O" }
	terminal	{ cell: "freq_1sec~FF" port: "CE" }
	terminal	{ cell: "LUT__2702" port: "I[0]" }
 }
net {
	name: "lock"
	terminal	{ cell: "lock" port: "inpad" }
	terminal	{ cell: "freq_1sec~FF" port: "RE" }
	terminal	{ cell: "LUT__2702" port: "I[1]" }
 }
net {
	name: "n1890"
	terminal	{ cell: "LUT__2949" port: "O" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[23]~FF" port: "I[0]" }
 }
net {
	name: "n639"
	terminal	{ cell: "edb_top/la0/la_biu_inst/add_12/i11" port: "O" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/pos_counter[10]~FF" port: "I[1]" }
 }
net {
	name: "edb_top/la0/la_biu_inst/pos_counter[10]"
	terminal	{ cell: "edb_top/la0/la_biu_inst/pos_counter[10]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/add_12/i11" port: "I[0]" }
	terminal	{ cell: "LUT__3176" port: "I[0]" }
 }
net {
	name: "n641"
	terminal	{ cell: "edb_top/la0/la_biu_inst/add_12/i10" port: "O" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/pos_counter[9]~FF" port: "I[1]" }
 }
net {
	name: "edb_top/la0/la_biu_inst/pos_counter[9]"
	terminal	{ cell: "edb_top/la0/la_biu_inst/pos_counter[9]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/add_12/i10" port: "I[0]" }
	terminal	{ cell: "LUT__3169" port: "I[0]" }
 }
net {
	name: "edb_top/la0/la_biu_inst/rdy_sync"
	terminal	{ cell: "edb_top/la0/la_biu_inst/rdy_sync~FF" port: "O_seq" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/rdy_sync_tff1~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/rdy_sync~FF" port: "I[1]" }
 }
net {
	name: "n1959"
	terminal	{ cell: "LUT__3052" port: "O" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[57]~FF" port: "I[2]" }
 }
net {
	name: "edb_top/la0/data_out_shift_reg[57]"
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[57]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[56]~FF" port: "I[1]" }
 }
net {
	name: "n631"
	terminal	{ cell: "edb_top/la0/la_biu_inst/add_12/i15" port: "O" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/pos_counter[14]~FF" port: "I[1]" }
 }
net {
	name: "edb_top/la0/la_biu_inst/pos_counter[14]"
	terminal	{ cell: "edb_top/la0/la_biu_inst/pos_counter[14]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/add_12/i15" port: "I[0]" }
	terminal	{ cell: "LUT__3179" port: "I[2]" }
 }
net {
	name: "n1881"
	terminal	{ cell: "LUT__2937" port: "O" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[20]~FF" port: "I[0]" }
 }
net {
	name: "n1875"
	terminal	{ cell: "LUT__2929" port: "O" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[18]~FF" port: "I[0]" }
 }
net {
	name: "n645"
	terminal	{ cell: "edb_top/la0/la_biu_inst/add_12/i8" port: "O" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/pos_counter[7]~FF" port: "I[1]" }
 }
net {
	name: "edb_top/la0/la_biu_inst/pos_counter[7]"
	terminal	{ cell: "edb_top/la0/la_biu_inst/pos_counter[7]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/add_12/i8" port: "I[0]" }
	terminal	{ cell: "LUT__3176" port: "I[3]" }
 }
net {
	name: "edb_top/la0/crc_data_out[6]"
	terminal	{ cell: "edb_top/la0/axi_crc_i/edb_top/la0/crc_data_out[6]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top/la0/axi_crc_i/edb_top/la0/crc_data_out[5]~FF" port: "I[2]" }
	terminal	{ cell: "LUT__2675" port: "I[0]" }
 }
net {
	name: "n1854"
	terminal	{ cell: "LUT__2901" port: "O" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[11]~FF" port: "I[0]" }
 }
net {
	name: "edb_top/la0/data_out_shift_reg[12]"
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[12]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[11]~FF" port: "I[3]" }
 }
net {
	name: "edb_top/la0/data_out_shift_reg[11]"
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[11]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[10]~FF" port: "I[3]" }
 }
net {
	name: "n1313"
	terminal	{ cell: "LUT__3210" port: "O" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/edb_top/la0/biu_ready~FF" port: "CE" }
 }
net {
	name: "edb_top/la0/biu_ready"
	terminal	{ cell: "edb_top/la0/la_biu_inst/edb_top/la0/biu_ready~FF" port: "O_seq" }
	terminal	{ cell: "LUT__2761" port: "I[3]" }
	terminal	{ cell: "LUT__2737" port: "I[3]" }
	terminal	{ cell: "LUT__2690" port: "I[0]" }
	terminal	{ cell: "LUT__2687" port: "I[0]" }
	terminal	{ cell: "LUT__2647" port: "I[1]" }
	terminal	{ cell: "LUT__3210" port: "I[1]" }
	terminal	{ cell: "LUT__3196" port: "I[1]" }
 }
net {
	name: "n2033"
	terminal	{ cell: "LUT__3213" port: "O" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/edb_top/la0/register_conn[0][1]~FF" port: "I[1]" }
 }
net {
	name: "n2032"
	terminal	{ cell: "LUT__3212" port: "O" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/edb_top/la0/register_conn[0][1]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/edb_top/la0/register_conn[0][2]~FF" port: "I[0]" }
 }
net {
	name: "edb_top/la0/register_conn[0][1]"
	terminal	{ cell: "edb_top/la0/la_biu_inst/edb_top/la0/register_conn[0][1]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__2855" port: "I[1]" }
	terminal	{ cell: "LUT__3218" port: "I[2]" }
	terminal	{ cell: "LUT__3212" port: "I[3]" }
	terminal	{ cell: "LUT__3167" port: "I[3]" }
	terminal	{ cell: "LUT__3158" port: "I[1]" }
	terminal	{ cell: "LUT__3181" port: "I[1]" }
	terminal	{ cell: "LUT__3215" port: "I[3]" }
	terminal	{ cell: "LUT__3220" port: "I[0]" }
	terminal	{ cell: "LUT__3221" port: "I[1]" }
	terminal	{ cell: "LUT__3233" port: "I[1]" }
 }
net {
	name: "n1869"
	terminal	{ cell: "LUT__2921" port: "O" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[16]~FF" port: "I[0]" }
 }
net {
	name: "edb_top/la0/data_out_shift_reg[16]"
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[16]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[15]~FF" port: "I[3]" }
 }
net {
	name: "n1866"
	terminal	{ cell: "LUT__2917" port: "O" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[15]~FF" port: "I[0]" }
 }
net {
	name: "n2034"
	terminal	{ cell: "LUT__3215" port: "O" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/edb_top/la0/register_conn[0][2]~FF" port: "I[1]" }
 }
net {
	name: "edb_top/la0/data_from_biu[1]"
	terminal	{ cell: "edb_top/la0/la_biu_inst/edb_top/la0/data_from_biu[1]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__2852" port: "I[1]" }
 }
net {
	name: "edb_top/la0/crc_data_out[11]"
	terminal	{ cell: "edb_top/la0/axi_crc_i/edb_top/la0/crc_data_out[11]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top/la0/axi_crc_i/edb_top/la0/crc_data_out[10]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__2675" port: "I[2]" }
 }
net {
	name: "edb_top/la0/la_biu_inst/row_addr[5]"
	terminal	{ cell: "edb_top/la0/la_biu_inst/row_addr[5]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/fifo_with_read_inst/add_22/i6" port: "I[1]" }
 }
net {
	name: "edb_top/la0/crc_data_out[12]"
	terminal	{ cell: "edb_top/la0/axi_crc_i/edb_top/la0/crc_data_out[12]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top/la0/axi_crc_i/edb_top/la0/crc_data_out[11]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__2672" port: "I[0]" }
 }
net {
	name: "edb_top/la0/data_from_biu[2]"
	terminal	{ cell: "edb_top/la0/la_biu_inst/edb_top/la0/data_from_biu[2]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__2857" port: "I[1]" }
 }
net {
	name: "edb_top/la0/la_trig_mask[8]"
	terminal	{ cell: "edb_top/la0/la_trig_mask[8]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__2889" port: "I[1]" }
 }
net {
	name: "edb_top/la0/la_biu_inst/row_addr[4]"
	terminal	{ cell: "edb_top/la0/la_biu_inst/row_addr[4]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/fifo_with_read_inst/add_22/i5" port: "I[1]" }
 }
net {
	name: "n1857"
	terminal	{ cell: "LUT__2905" port: "O" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[12]~FF" port: "I[0]" }
 }
net {
	name: "cnt[12]"
	terminal	{ cell: "cnt[12]~FF" port: "O_seq" }
	terminal	{ cell: "cnt[12]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__2697" port: "I[2]" }
 }
net {
	name: "n825"
	terminal	{ cell: "cnt[11]~FF" port: "cout" }
	terminal	{ cell: "cnt[12]~FF" port: "cin" }
 }
net {
	name: "n823"
	terminal	{ cell: "cnt[12]~FF" port: "cout" }
	terminal	{ cell: "cnt[13]~FF" port: "cin" }
 }
net {
	name: "n975"
	terminal	{ cell: "LUT__2713" port: "O" }
	terminal	{ cell: "edb_top/la0/la_run_trig~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/la_run_trig_imdt~FF" port: "CE" }
	terminal	{ cell: "edb_top/la0/la_stop_trig~FF" port: "CE" }
 }
net {
	name: "edb_top/la0/crc_data_out[22]"
	terminal	{ cell: "edb_top/la0/axi_crc_i/edb_top/la0/crc_data_out[22]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top/la0/axi_crc_i/edb_top/la0/crc_data_out[21]~FF" port: "I[2]" }
	terminal	{ cell: "LUT__2683" port: "I[2]" }
 }
net {
	name: "edb_top/la0/crc_data_out[21]"
	terminal	{ cell: "edb_top/la0/axi_crc_i/edb_top/la0/crc_data_out[21]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top/la0/axi_crc_i/edb_top/la0/crc_data_out[20]~FF" port: "I[2]" }
	terminal	{ cell: "LUT__2668" port: "I[2]" }
 }
net {
	name: "edb_top/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[2]"
	terminal	{ cell: "edb_top/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[2]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[2]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/fifo_with_read_inst/add_22/i3" port: "I[0]" }
	terminal	{ cell: "LUT__3159" port: "I[0]" }
	terminal	{ cell: "LUT__3225" port: "I[1]" }
 }
net {
	name: "edb_top/la0/register_conn[66][9]"
	terminal	{ cell: "edb_top/la0/register_conn[66][9]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__2891" port: "I[2]" }
 }
net {
	name: "edb_top/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[8]"
	terminal	{ cell: "edb_top/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[8]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[8]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/fifo_with_read_inst/add_22/i9" port: "I[0]" }
	terminal	{ cell: "LUT__3163" port: "I[0]" }
	terminal	{ cell: "LUT__3231" port: "I[1]" }
 }
net {
	name: "n619"
	terminal	{ cell: "edb_top/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[6]~FF" port: "cout" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[7]~FF" port: "cin" }
 }
net {
	name: "edb_top/la0/register_conn[66][12]"
	terminal	{ cell: "edb_top/la0/register_conn[66][12]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__2903" port: "I[2]" }
 }
net {
	name: "edb_top/la0/la_trig_mask[12]"
	terminal	{ cell: "edb_top/la0/la_trig_mask[12]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__2905" port: "I[1]" }
 }
net {
	name: "edb_top/la0/la_trig_pattern[0]"
	terminal	{ cell: "edb_top/la0/la_trig_pattern[0]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__2947" port: "I[1]" }
 }
net {
	name: "n1838"
	terminal	{ cell: "LUT__2880" port: "O" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[6]~FF" port: "I[0]" }
 }
net {
	name: "n1835"
	terminal	{ cell: "LUT__2877" port: "O" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[6]~FF" port: "I[2]" }
 }
net {
	name: "edb_top/la0/data_out_shift_reg[6]"
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[6]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__2872" port: "I[2]" }
 }
net {
	name: "edb_top/la0/la_trig_mask[13]"
	terminal	{ cell: "edb_top/la0/la_trig_mask[13]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__2909" port: "I[1]" }
 }
net {
	name: "edb_top/la0/la_trig_pos[1]"
	terminal	{ cell: "edb_top/la0/la_trig_pos[1]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__2883" port: "I[1]" }
	terminal	{ cell: "LUT__3186" port: "I[0]" }
	terminal	{ cell: "LUT__3174" port: "I[1]" }
 }
net {
	name: "edb_top/la0/register_conn[65][51]"
	terminal	{ cell: "edb_top/la0/register_conn[65][51]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__3034" port: "I[0]" }
 }
net {
	name: "raspi_gpiox8[2]"
	terminal	{ cell: "raspi_gpiox8[2]" port: "inpad" }
	terminal	{ cell: "edb_top/la0/cap_fifo_din[3]~FF" port: "I[1]" }
 }
net {
	name: "n1796"
	terminal	{ cell: "LUT__2778" port: "O" }
	terminal	{ cell: "edb_top/la0/module_state[0]~FF" port: "I[0]" }
 }
net {
	name: "n1774"
	terminal	{ cell: "LUT__2753" port: "O" }
	terminal	{ cell: "edb_top/la0/module_state[0]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__2754" port: "I[2]" }
 }
net {
	name: "n1701"
	terminal	{ cell: "LUT__2663" port: "O" }
	terminal	{ cell: "edb_top/la0/module_state[0]~FF" port: "I[2]" }
	terminal	{ cell: "LUT__2664" port: "I[2]" }
 }
net {
	name: "edb_top/la0/module_state[0]"
	terminal	{ cell: "edb_top/la0/module_state[0]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__2778" port: "I[2]" }
	terminal	{ cell: "LUT__2761" port: "I[1]" }
	terminal	{ cell: "LUT__2754" port: "I[0]" }
	terminal	{ cell: "LUT__2752" port: "I[2]" }
	terminal	{ cell: "LUT__2749" port: "I[1]" }
	terminal	{ cell: "LUT__2748" port: "I[1]" }
	terminal	{ cell: "LUT__2746" port: "I[1]" }
	terminal	{ cell: "LUT__2740" port: "I[0]" }
	terminal	{ cell: "LUT__2737" port: "I[2]" }
	terminal	{ cell: "LUT__2729" port: "I[0]" }
	terminal	{ cell: "LUT__2690" port: "I[1]" }
	terminal	{ cell: "LUT__2689" port: "I[1]" }
	terminal	{ cell: "LUT__2686" port: "I[1]" }
	terminal	{ cell: "LUT__2664" port: "I[0]" }
	terminal	{ cell: "LUT__2660" port: "I[2]" }
	terminal	{ cell: "LUT__2649" port: "I[0]" }
	terminal	{ cell: "LUT__2648" port: "I[2]" }
	terminal	{ cell: "LUT__2703" port: "I[1]" }
	terminal	{ cell: "LUT__2735" port: "I[2]" }
	terminal	{ cell: "LUT__3234" port: "I[2]" }
	terminal	{ cell: "LUT__3073" port: "I[2]" }
	terminal	{ cell: "LUT__3077" port: "I[1]" }
 }
net {
	name: "raspi_gpiox8[4]"
	terminal	{ cell: "raspi_gpiox8[4]" port: "inpad" }
	terminal	{ cell: "edb_top/la0/cap_fifo_din[5]~FF" port: "I[1]" }
 }
net {
	name: "edb_top/la0/register_conn[65][58]"
	terminal	{ cell: "edb_top/la0/register_conn[65][58]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__3055" port: "I[0]" }
 }
net {
	name: "cnt[27]"
	terminal	{ cell: "cnt[27]~FF" port: "O_seq" }
	terminal	{ cell: "cnt[27]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__2700" port: "I[0]" }
 }
net {
	name: "n793"
	terminal	{ cell: "cnt[27]~FF" port: "cout" }
	terminal	{ cell: "cnt[28]~FF" port: "cin" }
 }
net {
	name: "cnt[16]"
	terminal	{ cell: "cnt[16]~FF" port: "O_seq" }
	terminal	{ cell: "cnt[16]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__2693" port: "I[0]" }
 }
net {
	name: "n817"
	terminal	{ cell: "cnt[15]~FF" port: "cout" }
	terminal	{ cell: "cnt[16]~FF" port: "cin" }
 }
net {
	name: "cnt[22]"
	terminal	{ cell: "cnt[22]~FF" port: "O_seq" }
	terminal	{ cell: "cnt[22]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__2692" port: "I[0]" }
 }
net {
	name: "n803"
	terminal	{ cell: "cnt[22]~FF" port: "cout" }
	terminal	{ cell: "cnt[23]~FF" port: "cin" }
 }
net {
	name: "raspi_gpiox8[6]"
	terminal	{ cell: "raspi_gpiox8[6]" port: "inpad" }
	terminal	{ cell: "edb_top/la0/cap_fifo_din[7]~FF" port: "I[1]" }
 }
net {
	name: "edb_top/la0/la_trig_mask[34]"
	terminal	{ cell: "edb_top/la0/la_trig_mask[34]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__2982" port: "I[2]" }
 }
net {
	name: "edb_top/la0/la_trig_mask[33]"
	terminal	{ cell: "edb_top/la0/la_trig_mask[33]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__2979" port: "I[2]" }
 }
net {
	name: "edb_top/la0/internal_register_select[1]"
	terminal	{ cell: "edb_top/la0/internal_register_select[1]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__2772" port: "I[0]" }
	terminal	{ cell: "LUT__2766" port: "I[0]" }
	terminal	{ cell: "LUT__2757" port: "I[2]" }
	terminal	{ cell: "LUT__2756" port: "I[1]" }
	terminal	{ cell: "LUT__2759" port: "I[1]" }
 }
net {
	name: "edb_top/la0/register_conn[66][8]"
	terminal	{ cell: "edb_top/la0/register_conn[66][8]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__2887" port: "I[2]" }
 }
net {
	name: "edb_top/la0/internal_register_select[3]"
	terminal	{ cell: "edb_top/la0/internal_register_select[3]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__2755" port: "I[1]" }
 }
net {
	name: "edb_top/la0/internal_register_select[5]"
	terminal	{ cell: "edb_top/la0/internal_register_select[5]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__2755" port: "I[3]" }
 }
net {
	name: "edb_top/la0/internal_register_select[7]"
	terminal	{ cell: "edb_top/la0/internal_register_select[7]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__2764" port: "I[0]" }
 }
net {
	name: "edb_top/edb_user_dr[73]"
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[73]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top/la0/internal_register_select[9]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[72]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__2708" port: "I[1]" }
	terminal	{ cell: "LUT__2665" port: "I[3]" }
 }
net {
	name: "edb_top/la0/internal_register_select[9]"
	terminal	{ cell: "edb_top/la0/internal_register_select[9]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__2763" port: "I[1]" }
 }
net {
	name: "edb_top/la0/la_trig_mask[30]"
	terminal	{ cell: "edb_top/la0/la_trig_mask[30]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__2970" port: "I[2]" }
 }
net {
	name: "edb_top/la0/internal_register_select[11]"
	terminal	{ cell: "edb_top/la0/internal_register_select[11]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__2763" port: "I[3]" }
 }
net {
	name: "edb_top/la0/la_trig_mask[29]"
	terminal	{ cell: "edb_top/la0/la_trig_mask[29]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__2967" port: "I[2]" }
 }
net {
	name: "edb_top/la0/la_stop_trig"
	terminal	{ cell: "edb_top/la0/la_stop_trig~FF" port: "O_seq" }
	terminal	{ cell: "LUT__2873" port: "I[1]" }
	terminal	{ cell: "LUT__3211" port: "I[3]" }
 }
net {
	name: "cnt[28]"
	terminal	{ cell: "cnt[28]~FF" port: "O_seq" }
	terminal	{ cell: "cnt[28]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__2700" port: "I[1]" }
 }
net {
	name: "n791"
	terminal	{ cell: "cnt[28]~FF" port: "cout" }
	terminal	{ cell: "cnt[29]~FF" port: "cin" }
 }
net {
	name: "edb_top/la0/la_trig_pos[3]"
	terminal	{ cell: "edb_top/la0/la_trig_pos[3]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__3186" port: "I[2]" }
	terminal	{ cell: "LUT__3173" port: "I[2]" }
	terminal	{ cell: "LUT__2891" port: "I[1]" }
 }
net {
	name: "cnt[23]"
	terminal	{ cell: "cnt[23]~FF" port: "O_seq" }
	terminal	{ cell: "cnt[23]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__2700" port: "I[3]" }
 }
net {
	name: "edb_top/la0/la_trig_pos[5]"
	terminal	{ cell: "edb_top/la0/la_trig_pos[5]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__3184" port: "I[0]" }
	terminal	{ cell: "LUT__3171" port: "I[2]" }
	terminal	{ cell: "LUT__2899" port: "I[1]" }
 }
net {
	name: "edb_top/la0/register_conn[65][57]"
	terminal	{ cell: "edb_top/la0/register_conn[65][57]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__3052" port: "I[0]" }
 }
net {
	name: "edb_top/la0/la_trig_pos[7]"
	terminal	{ cell: "edb_top/la0/la_trig_pos[7]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__3187" port: "I[1]" }
	terminal	{ cell: "LUT__3176" port: "I[2]" }
	terminal	{ cell: "LUT__2907" port: "I[1]" }
 }
net {
	name: "cnt[15]"
	terminal	{ cell: "cnt[15]~FF" port: "O_seq" }
	terminal	{ cell: "cnt[15]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__2699" port: "I[3]" }
 }
net {
	name: "n819"
	terminal	{ cell: "cnt[14]~FF" port: "cout" }
	terminal	{ cell: "cnt[15]~FF" port: "cin" }
 }
net {
	name: "edb_top/la0/la_trig_pos[9]"
	terminal	{ cell: "edb_top/la0/la_trig_pos[9]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__3183" port: "I[0]" }
	terminal	{ cell: "LUT__3169" port: "I[1]" }
	terminal	{ cell: "LUT__2915" port: "I[1]" }
 }
net {
	name: "cnt[18]"
	terminal	{ cell: "cnt[18]~FF" port: "O_seq" }
	terminal	{ cell: "cnt[18]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__2693" port: "I[3]" }
 }
net {
	name: "edb_top/la0/la_trig_pos[11]"
	terminal	{ cell: "edb_top/la0/la_trig_pos[11]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__3183" port: "I[2]" }
	terminal	{ cell: "LUT__3170" port: "I[3]" }
	terminal	{ cell: "LUT__2923" port: "I[1]" }
 }
net {
	name: "cnt[13]"
	terminal	{ cell: "cnt[13]~FF" port: "O_seq" }
	terminal	{ cell: "cnt[13]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__2697" port: "I[3]" }
 }
net {
	name: "n821"
	terminal	{ cell: "cnt[13]~FF" port: "cout" }
	terminal	{ cell: "cnt[14]~FF" port: "cin" }
 }
net {
	name: "edb_top/la0/la_trig_pos[13]"
	terminal	{ cell: "edb_top/la0/la_trig_pos[13]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__3182" port: "I[0]" }
	terminal	{ cell: "LUT__2931" port: "I[1]" }
	terminal	{ cell: "LUT__3173" port: "I[1]" }
 }
net {
	name: "edb_top/la0/register_conn[65][52]"
	terminal	{ cell: "edb_top/la0/register_conn[65][52]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__3037" port: "I[0]" }
 }
net {
	name: "edb_top/la0/la_trig_pos[15]"
	terminal	{ cell: "edb_top/la0/la_trig_pos[15]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__3182" port: "I[2]" }
	terminal	{ cell: "LUT__3175" port: "I[1]" }
	terminal	{ cell: "LUT__2939" port: "I[1]" }
 }
net {
	name: "edb_top/la0/register_conn[65][40]"
	terminal	{ cell: "edb_top/la0/register_conn[65][40]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__3001" port: "I[0]" }
 }
net {
	name: "cnt[7]"
	terminal	{ cell: "cnt[7]~FF" port: "O_seq" }
	terminal	{ cell: "cnt[7]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__2697" port: "I[0]" }
 }
net {
	name: "edb_top/debug_hub_inst/module_id_reg[1]"
	terminal	{ cell: "edb_top/debug_hub_inst/module_id_reg[1]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top/debug_hub_inst/sub_28/add_2/i2" port: "I[0]" }
	terminal	{ cell: "LUT__2644" port: "I[0]" }
 }
net {
	name: "cnt[3]"
	terminal	{ cell: "cnt[3]~FF" port: "O_seq" }
	terminal	{ cell: "cnt[3]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__2695" port: "I[0]" }
 }
net {
	name: "n846"
	terminal	{ cell: "cnt[2]~FF" port: "cout" }
	terminal	{ cell: "cnt[3]~FF" port: "cin" }
 }
net {
	name: "n844"
	terminal	{ cell: "cnt[3]~FF" port: "cout" }
	terminal	{ cell: "cnt[4]~FF" port: "cin" }
 }
net {
	name: "edb_top/debug_hub_inst/module_id_reg[3]"
	terminal	{ cell: "edb_top/debug_hub_inst/module_id_reg[3]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top/debug_hub_inst/sub_28/add_2/i4" port: "I[0]" }
	terminal	{ cell: "LUT__2644" port: "I[2]" }
 }
net {
	name: "edb_top/la0/register_conn[65][47]"
	terminal	{ cell: "edb_top/la0/register_conn[65][47]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__3022" port: "I[0]" }
 }
net {
	name: "edb_top/la0/register_conn[65][42]"
	terminal	{ cell: "edb_top/la0/register_conn[65][42]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__3007" port: "I[0]" }
 }
net {
	name: "edb_top/la0/la_trig_mask[24]"
	terminal	{ cell: "edb_top/la0/la_trig_mask[24]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__2953" port: "I[1]" }
 }
net {
	name: "n34"
	terminal	{ cell: "edb_top/la0/add_46/i1" port: "O" }
	terminal	{ cell: "edb_top/la0/address_counter[0]~FF" port: "I[1]" }
 }
net {
	name: "edb_top/la0/address_counter[0]"
	terminal	{ cell: "edb_top/la0/address_counter[0]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__2721" port: "I[0]" }
	terminal	{ cell: "edb_top/la0/add_46/i1" port: "I[0]" }
 }
net {
	name: "edb_top/la0/la_trig_mask[25]"
	terminal	{ cell: "edb_top/la0/la_trig_mask[25]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__2955" port: "I[2]" }
 }
net {
	name: "edb_top/la0/register_conn[65][37]"
	terminal	{ cell: "edb_top/la0/register_conn[65][37]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__2992" port: "I[0]" }
 }
net {
	name: "edb_top/la0/register_conn[65][32]"
	terminal	{ cell: "edb_top/la0/register_conn[65][32]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__2977" port: "I[0]" }
 }
net {
	name: "edb_top/la0/opcode[0]"
	terminal	{ cell: "edb_top/la0/opcode[0]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__2724" port: "I[3]" }
 }
net {
	name: "edb_top/la0/register_conn[65][29]"
	terminal	{ cell: "edb_top/la0/register_conn[65][29]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__2968" port: "I[0]" }
 }
net {
	name: "edb_top/la0/register_conn[65][27]"
	terminal	{ cell: "edb_top/la0/register_conn[65][27]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__2962" port: "I[0]" }
 }
net {
	name: "edb_top/la0/la_trig_mask[22]"
	terminal	{ cell: "edb_top/la0/la_trig_mask[22]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__2945" port: "I[1]" }
 }
net {
	name: "edb_top/la0/la_trig_mask[21]"
	terminal	{ cell: "edb_top/la0/la_trig_mask[21]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__2941" port: "I[1]" }
 }
net {
	name: "edb_top/la0/register_conn[65][24]"
	terminal	{ cell: "edb_top/la0/register_conn[65][24]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__2952" port: "I[1]" }
 }
net {
	name: "edb_top/la0/register_conn[65][23]"
	terminal	{ cell: "edb_top/la0/register_conn[65][23]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__2948" port: "I[1]" }
 }
net {
	name: "edb_top/la0/register_conn[65][22]"
	terminal	{ cell: "edb_top/la0/register_conn[65][22]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__2944" port: "I[1]" }
 }
net {
	name: "edb_top/la0/register_conn[65][26]"
	terminal	{ cell: "edb_top/la0/register_conn[65][26]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__2959" port: "I[0]" }
 }
net {
	name: "edb_top/la0/bit_count[0]"
	terminal	{ cell: "edb_top/la0/bit_count[0]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top/la0/bit_count[0]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__2725" port: "I[0]" }
	terminal	{ cell: "LUT__2653" port: "I[0]" }
	terminal	{ cell: "edb_top/la0/add_52/i2" port: "I[1]" }
 }
net {
	name: "edb_top/la0/register_conn[65][28]"
	terminal	{ cell: "edb_top/la0/register_conn[65][28]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__2965" port: "I[0]" }
 }
net {
	name: "edb_top/la0/register_conn[65][19]"
	terminal	{ cell: "edb_top/la0/register_conn[65][19]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__2932" port: "I[1]" }
 }
net {
	name: "edb_top/la0/register_conn[65][15]"
	terminal	{ cell: "edb_top/la0/register_conn[65][15]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__2916" port: "I[1]" }
 }
net {
	name: "edb_top/la0/register_conn[65][18]"
	terminal	{ cell: "edb_top/la0/register_conn[65][18]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__2928" port: "I[1]" }
 }
net {
	name: "edb_top/la0/register_conn[65][17]"
	terminal	{ cell: "edb_top/la0/register_conn[65][17]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__2924" port: "I[1]" }
 }
net {
	name: "edb_top/la0/la_trig_mask[19]"
	terminal	{ cell: "edb_top/la0/la_trig_mask[19]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__2933" port: "I[1]" }
 }
net {
	name: "cnt[14]"
	terminal	{ cell: "cnt[14]~FF" port: "O_seq" }
	terminal	{ cell: "cnt[14]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__2696" port: "I[2]" }
 }
net {
	name: "n40"
	terminal	{ cell: "edb_top/la0/sub_59/add_2/i1" port: "O" }
	terminal	{ cell: "edb_top/la0/word_count[0]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__2733" port: "I[0]" }
 }
net {
	name: "edb_top/la0/word_count[0]"
	terminal	{ cell: "edb_top/la0/word_count[0]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__2658" port: "I[0]" }
	terminal	{ cell: "edb_top/la0/sub_59/add_2/i1" port: "I[0]" }
 }
net {
	name: "edb_top/la0/register_conn[65][38]"
	terminal	{ cell: "edb_top/la0/register_conn[65][38]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__2995" port: "I[0]" }
 }
net {
	name: "edb_top/la0/register_conn[65][36]"
	terminal	{ cell: "edb_top/la0/register_conn[65][36]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__2989" port: "I[0]" }
 }
net {
	name: "edb_top/la0/register_conn[65][13]"
	terminal	{ cell: "edb_top/la0/register_conn[65][13]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__2908" port: "I[1]" }
 }
net {
	name: "edb_top/la0/register_conn[65][12]"
	terminal	{ cell: "edb_top/la0/register_conn[65][12]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__2904" port: "I[1]" }
 }
net {
	name: "edb_top/la0/register_conn[65][39]"
	terminal	{ cell: "edb_top/la0/register_conn[65][39]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__2998" port: "I[0]" }
 }
net {
	name: "edb_top/la0/register_conn[65][44]"
	terminal	{ cell: "edb_top/la0/register_conn[65][44]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__3013" port: "I[0]" }
 }
net {
	name: "edb_top/la0/register_conn[65][41]"
	terminal	{ cell: "edb_top/la0/register_conn[65][41]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__3004" port: "I[0]" }
 }
net {
	name: "edb_top/la0/register_conn[65][9]"
	terminal	{ cell: "edb_top/la0/register_conn[65][9]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__2892" port: "I[1]" }
 }
net {
	name: "edb_top/la0/register_conn[65][53]"
	terminal	{ cell: "edb_top/la0/register_conn[65][53]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__3040" port: "I[0]" }
 }
net {
	name: "n1787"
	terminal	{ cell: "LUT__2767" port: "O" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[0]~FF" port: "I[0]" }
 }
net {
	name: "n1794"
	terminal	{ cell: "LUT__2774" port: "O" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[0]~FF" port: "I[3]" }
 }
net {
	name: "edb_top/la0/data_out_shift_reg[0]"
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[0]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__2690" port: "I[2]" }
	terminal	{ cell: "LUT__2687" port: "I[2]" }
	terminal	{ cell: "LUT__3089" port: "I[1]" }
 }
net {
	name: "edb_top/la0/register_conn[65][45]"
	terminal	{ cell: "edb_top/la0/register_conn[65][45]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__3016" port: "I[0]" }
 }
net {
	name: "edb_top/la0/la_trig_mask[27]"
	terminal	{ cell: "edb_top/la0/la_trig_mask[27]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__2961" port: "I[2]" }
 }
net {
	name: "cnt[2]"
	terminal	{ cell: "cnt[2]~FF" port: "O_seq" }
	terminal	{ cell: "cnt[2]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__2694" port: "I[2]" }
 }
net {
	name: "cnt[4]"
	terminal	{ cell: "cnt[4]~FF" port: "O_seq" }
	terminal	{ cell: "cnt[4]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__2695" port: "I[1]" }
 }
net {
	name: "n839"
	terminal	{ cell: "cnt[4]~FF" port: "cout" }
	terminal	{ cell: "cnt[5]~FF" port: "cin" }
 }
net {
	name: "edb_top/la0/register_conn[65][46]"
	terminal	{ cell: "edb_top/la0/register_conn[65][46]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__3019" port: "I[0]" }
 }
net {
	name: "cnt[11]"
	terminal	{ cell: "cnt[11]~FF" port: "O_seq" }
	terminal	{ cell: "cnt[11]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__2697" port: "I[1]" }
 }
net {
	name: "bscan_TDI"
	terminal	{ cell: "bscan_TDI" port: "inpad" }
	terminal	{ cell: "edb_top/debug_hub_inst/edb_top/edb_user_dr[81]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__3089" port: "I[0]" }
 }
net {
	name: "cnt[5]"
	terminal	{ cell: "cnt[5]~FF" port: "O_seq" }
	terminal	{ cell: "cnt[5]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__2695" port: "I[3]" }
 }
net {
	name: "n1957"
	terminal	{ cell: "LUT__3049" port: "O" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[56]~FF" port: "I[2]" }
 }
net {
	name: "edb_top/la0/register_conn[65][50]"
	terminal	{ cell: "edb_top/la0/register_conn[65][50]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__3031" port: "I[0]" }
 }
net {
	name: "cnt[29]"
	terminal	{ cell: "cnt[29]~FF" port: "O_seq" }
	terminal	{ cell: "cnt[29]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__2700" port: "I[2]" }
 }
net {
	name: "edb_top/la0/register_conn[66][10]"
	terminal	{ cell: "edb_top/la0/register_conn[66][10]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__2895" port: "I[2]" }
 }
net {
	name: "n1851"
	terminal	{ cell: "LUT__2897" port: "O" }
	terminal	{ cell: "edb_top/la0/data_out_shift_reg[10]~FF" port: "I[0]" }
 }
net {
	name: "n732"
	terminal	{ cell: "edb_top/la0/add_46/i14" port: "O" }
	terminal	{ cell: "edb_top/la0/address_counter[13]~FF" port: "I[1]" }
 }
net {
	name: "edb_top/la0/address_counter[13]"
	terminal	{ cell: "edb_top/la0/address_counter[13]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__2719" port: "I[2]" }
	terminal	{ cell: "edb_top/la0/add_46/i14" port: "I[0]" }
 }
net {
	name: "n1840"
	terminal	{ cell: "LUT__2883" port: "O" }
	terminal	{ cell: "LUT__2884" port: "I[2]" }
 }
net {
	name: "n1841"
	terminal	{ cell: "LUT__2884" port: "O" }
	terminal	{ cell: "LUT__2885" port: "I[2]" }
 }
net {
	name: "n1779"
	terminal	{ cell: "LUT__2759" port: "O" }
	terminal	{ cell: "LUT__2883" port: "I[0]" }
	terminal	{ cell: "LUT__2878" port: "I[0]" }
	terminal	{ cell: "LUT__2873" port: "I[0]" }
	terminal	{ cell: "LUT__2868" port: "I[0]" }
	terminal	{ cell: "LUT__2863" port: "I[0]" }
	terminal	{ cell: "LUT__2860" port: "I[0]" }
	terminal	{ cell: "LUT__2855" port: "I[0]" }
	terminal	{ cell: "LUT__2760" port: "I[0]" }
	terminal	{ cell: "LUT__2951" port: "I[0]" }
	terminal	{ cell: "LUT__2947" port: "I[0]" }
	terminal	{ cell: "LUT__2943" port: "I[0]" }
	terminal	{ cell: "LUT__2939" port: "I[0]" }
	terminal	{ cell: "LUT__2935" port: "I[0]" }
	terminal	{ cell: "LUT__2931" port: "I[0]" }
	terminal	{ cell: "LUT__2927" port: "I[0]" }
	terminal	{ cell: "LUT__2923" port: "I[0]" }
	terminal	{ cell: "LUT__2919" port: "I[0]" }
	terminal	{ cell: "LUT__2915" port: "I[0]" }
	terminal	{ cell: "LUT__2911" port: "I[0]" }
	terminal	{ cell: "LUT__2907" port: "I[0]" }
	terminal	{ cell: "LUT__2903" port: "I[0]" }
	terminal	{ cell: "LUT__2899" port: "I[0]" }
	terminal	{ cell: "LUT__2895" port: "I[0]" }
	terminal	{ cell: "LUT__2891" port: "I[0]" }
	terminal	{ cell: "LUT__2887" port: "I[0]" }
 }
net {
	name: "n1777"
	terminal	{ cell: "LUT__2757" port: "O" }
	terminal	{ cell: "LUT__2883" port: "I[3]" }
	terminal	{ cell: "LUT__2878" port: "I[2]" }
	terminal	{ cell: "LUT__2873" port: "I[2]" }
	terminal	{ cell: "LUT__2868" port: "I[2]" }
	terminal	{ cell: "LUT__2863" port: "I[2]" }
	terminal	{ cell: "LUT__2858" port: "I[2]" }
	terminal	{ cell: "LUT__2758" port: "I[2]" }
	terminal	{ cell: "LUT__2853" port: "I[2]" }
	terminal	{ cell: "LUT__3066" port: "I[0]" }
	terminal	{ cell: "LUT__3063" port: "I[0]" }
	terminal	{ cell: "LUT__3060" port: "I[0]" }
	terminal	{ cell: "LUT__3054" port: "I[0]" }
	terminal	{ cell: "LUT__3051" port: "I[0]" }
	terminal	{ cell: "LUT__3048" port: "I[0]" }
	terminal	{ cell: "LUT__3042" port: "I[0]" }
	terminal	{ cell: "LUT__3039" port: "I[0]" }
	terminal	{ cell: "LUT__3036" port: "I[0]" }
	terminal	{ cell: "LUT__3033" port: "I[0]" }
	terminal	{ cell: "LUT__3030" port: "I[0]" }
	terminal	{ cell: "LUT__3045" port: "I[0]" }
	terminal	{ cell: "LUT__3027" port: "I[0]" }
	terminal	{ cell: "LUT__3024" port: "I[0]" }
	terminal	{ cell: "LUT__3021" port: "I[0]" }
	terminal	{ cell: "LUT__3018" port: "I[0]" }
	terminal	{ cell: "LUT__3057" port: "I[0]" }
	terminal	{ cell: "LUT__3015" port: "I[0]" }
	terminal	{ cell: "LUT__3012" port: "I[0]" }
	terminal	{ cell: "LUT__3069" port: "I[0]" }
	terminal	{ cell: "LUT__3009" port: "I[0]" }
	terminal	{ cell: "LUT__3006" port: "I[0]" }
	terminal	{ cell: "LUT__3003" port: "I[0]" }
	terminal	{ cell: "LUT__3000" port: "I[0]" }
	terminal	{ cell: "LUT__2997" port: "I[0]" }
	terminal	{ cell: "LUT__2994" port: "I[0]" }
	terminal	{ cell: "LUT__2991" port: "I[0]" }
	terminal	{ cell: "LUT__2988" port: "I[0]" }
	terminal	{ cell: "LUT__2985" port: "I[0]" }
	terminal	{ cell: "LUT__2982" port: "I[0]" }
	terminal	{ cell: "LUT__2979" port: "I[0]" }
	terminal	{ cell: "LUT__2976" port: "I[0]" }
	terminal	{ cell: "LUT__2973" port: "I[0]" }
	terminal	{ cell: "LUT__2970" port: "I[0]" }
	terminal	{ cell: "LUT__2967" port: "I[0]" }
	terminal	{ cell: "LUT__2964" port: "I[0]" }
	terminal	{ cell: "LUT__2961" port: "I[0]" }
	terminal	{ cell: "LUT__2958" port: "I[0]" }
	terminal	{ cell: "LUT__2955" port: "I[0]" }
	terminal	{ cell: "LUT__2951" port: "I[2]" }
	terminal	{ cell: "LUT__2947" port: "I[2]" }
	terminal	{ cell: "LUT__2943" port: "I[3]" }
	terminal	{ cell: "LUT__2939" port: "I[3]" }
	terminal	{ cell: "LUT__2935" port: "I[3]" }
	terminal	{ cell: "LUT__2931" port: "I[3]" }
	terminal	{ cell: "LUT__2927" port: "I[3]" }
	terminal	{ cell: "LUT__2923" port: "I[3]" }
	terminal	{ cell: "LUT__2919" port: "I[3]" }
	terminal	{ cell: "LUT__2915" port: "I[3]" }
	terminal	{ cell: "LUT__2911" port: "I[3]" }
	terminal	{ cell: "LUT__2907" port: "I[3]" }
	terminal	{ cell: "LUT__2903" port: "I[3]" }
	terminal	{ cell: "LUT__2899" port: "I[3]" }
	terminal	{ cell: "LUT__2895" port: "I[3]" }
	terminal	{ cell: "LUT__2891" port: "I[3]" }
	terminal	{ cell: "LUT__2887" port: "I[3]" }
 }
net {
	name: "n1782"
	terminal	{ cell: "LUT__2762" port: "O" }
	terminal	{ cell: "LUT__2882" port: "I[0]" }
	terminal	{ cell: "LUT__2872" port: "I[0]" }
	terminal	{ cell: "LUT__2867" port: "I[0]" }
	terminal	{ cell: "LUT__2862" port: "I[0]" }
	terminal	{ cell: "LUT__2857" port: "I[0]" }
	terminal	{ cell: "LUT__2852" port: "I[0]" }
	terminal	{ cell: "LUT__2774" port: "I[0]" }
	terminal	{ cell: "LUT__2770" port: "I[0]" }
	terminal	{ cell: "LUT__2765" port: "I[0]" }
	terminal	{ cell: "LUT__2771" port: "I[3]" }
	terminal	{ cell: "LUT__2877" port: "I[0]" }
 }
net {
	name: "n1786"
	terminal	{ cell: "LUT__2766" port: "O" }
	terminal	{ cell: "LUT__2880" port: "I[0]" }
	terminal	{ cell: "LUT__2875" port: "I[0]" }
	terminal	{ cell: "LUT__2870" port: "I[0]" }
	terminal	{ cell: "LUT__2859" port: "I[0]" }
	terminal	{ cell: "LUT__2854" port: "I[0]" }
	terminal	{ cell: "LUT__2767" port: "I[1]" }
	terminal	{ cell: "LUT__2865" port: "I[0]" }
	terminal	{ cell: "LUT__2885" port: "I[0]" }
	terminal	{ cell: "LUT__3066" port: "I[3]" }
	terminal	{ cell: "LUT__3063" port: "I[3]" }
	terminal	{ cell: "LUT__3060" port: "I[3]" }
	terminal	{ cell: "LUT__3054" port: "I[3]" }
	terminal	{ cell: "LUT__3051" port: "I[3]" }
	terminal	{ cell: "LUT__3048" port: "I[3]" }
	terminal	{ cell: "LUT__3042" port: "I[3]" }
	terminal	{ cell: "LUT__3039" port: "I[3]" }
	terminal	{ cell: "LUT__3036" port: "I[3]" }
	terminal	{ cell: "LUT__3033" port: "I[3]" }
	terminal	{ cell: "LUT__3030" port: "I[3]" }
	terminal	{ cell: "LUT__3045" port: "I[3]" }
	terminal	{ cell: "LUT__3027" port: "I[3]" }
	terminal	{ cell: "LUT__3024" port: "I[3]" }
	terminal	{ cell: "LUT__3021" port: "I[3]" }
	terminal	{ cell: "LUT__3018" port: "I[3]" }
	terminal	{ cell: "LUT__3057" port: "I[3]" }
	terminal	{ cell: "LUT__3015" port: "I[3]" }
	terminal	{ cell: "LUT__3012" port: "I[3]" }
	terminal	{ cell: "LUT__3069" port: "I[3]" }
	terminal	{ cell: "LUT__3009" port: "I[3]" }
	terminal	{ cell: "LUT__3006" port: "I[3]" }
	terminal	{ cell: "LUT__3003" port: "I[3]" }
	terminal	{ cell: "LUT__3000" port: "I[3]" }
	terminal	{ cell: "LUT__2997" port: "I[3]" }
	terminal	{ cell: "LUT__2994" port: "I[3]" }
	terminal	{ cell: "LUT__2991" port: "I[3]" }
	terminal	{ cell: "LUT__2988" port: "I[3]" }
	terminal	{ cell: "LUT__2985" port: "I[3]" }
	terminal	{ cell: "LUT__2982" port: "I[3]" }
	terminal	{ cell: "LUT__2979" port: "I[3]" }
	terminal	{ cell: "LUT__2976" port: "I[3]" }
	terminal	{ cell: "LUT__2973" port: "I[3]" }
	terminal	{ cell: "LUT__2970" port: "I[3]" }
	terminal	{ cell: "LUT__2967" port: "I[3]" }
	terminal	{ cell: "LUT__2964" port: "I[3]" }
	terminal	{ cell: "LUT__2961" port: "I[3]" }
	terminal	{ cell: "LUT__2958" port: "I[3]" }
	terminal	{ cell: "LUT__2955" port: "I[3]" }
	terminal	{ cell: "LUT__2953" port: "I[0]" }
	terminal	{ cell: "LUT__2949" port: "I[0]" }
	terminal	{ cell: "LUT__2945" port: "I[0]" }
	terminal	{ cell: "LUT__2941" port: "I[0]" }
	terminal	{ cell: "LUT__2937" port: "I[0]" }
	terminal	{ cell: "LUT__2933" port: "I[0]" }
	terminal	{ cell: "LUT__2929" port: "I[0]" }
	terminal	{ cell: "LUT__2925" port: "I[0]" }
	terminal	{ cell: "LUT__2921" port: "I[0]" }
	terminal	{ cell: "LUT__2917" port: "I[0]" }
	terminal	{ cell: "LUT__2913" port: "I[0]" }
	terminal	{ cell: "LUT__2909" port: "I[0]" }
	terminal	{ cell: "LUT__2905" port: "I[0]" }
	terminal	{ cell: "LUT__2901" port: "I[0]" }
	terminal	{ cell: "LUT__2897" port: "I[0]" }
	terminal	{ cell: "LUT__2893" port: "I[0]" }
	terminal	{ cell: "LUT__2889" port: "I[0]" }
 }
net {
	name: "n1837"
	terminal	{ cell: "LUT__2879" port: "O" }
	terminal	{ cell: "LUT__2880" port: "I[2]" }
 }
net {
	name: "n1836"
	terminal	{ cell: "LUT__2878" port: "O" }
	terminal	{ cell: "LUT__2879" port: "I[2]" }
 }
net {
	name: "n1833"
	terminal	{ cell: "LUT__2874" port: "O" }
	terminal	{ cell: "LUT__2875" port: "I[2]" }
 }
net {
	name: "n1832"
	terminal	{ cell: "LUT__2873" port: "O" }
	terminal	{ cell: "LUT__2874" port: "I[2]" }
 }
net {
	name: "n1829"
	terminal	{ cell: "LUT__2869" port: "O" }
	terminal	{ cell: "LUT__2870" port: "I[2]" }
 }
net {
	name: "n1828"
	terminal	{ cell: "LUT__2868" port: "O" }
	terminal	{ cell: "LUT__2869" port: "I[2]" }
 }
net {
	name: "n1824"
	terminal	{ cell: "LUT__2863" port: "O" }
	terminal	{ cell: "LUT__2864" port: "I[2]" }
 }
net {
	name: "n1825"
	terminal	{ cell: "LUT__2864" port: "O" }
	terminal	{ cell: "LUT__2865" port: "I[2]" }
 }
net {
	name: "n1820"
	terminal	{ cell: "LUT__2858" port: "O" }
	terminal	{ cell: "LUT__2860" port: "I[2]" }
 }
net {
	name: "n1821"
	terminal	{ cell: "LUT__2859" port: "O" }
	terminal	{ cell: "LUT__2860" port: "I[3]" }
 }
net {
	name: "n1776"
	terminal	{ cell: "LUT__2756" port: "O" }
	terminal	{ cell: "LUT__2858" port: "I[0]" }
	terminal	{ cell: "LUT__2758" port: "I[0]" }
	terminal	{ cell: "LUT__2853" port: "I[0]" }
 }
net {
	name: "n1816"
	terminal	{ cell: "LUT__2853" port: "O" }
	terminal	{ cell: "LUT__2855" port: "I[2]" }
 }
net {
	name: "n1817"
	terminal	{ cell: "LUT__2854" port: "O" }
	terminal	{ cell: "LUT__2855" port: "I[3]" }
 }
net {
	name: "n771"
	terminal	{ cell: "edb_top/la0/add_45/i10" port: "O" }
	terminal	{ cell: "LUT__2816" port: "I[0]" }
 }
net {
	name: "n710"
	terminal	{ cell: "edb_top/la0/add_46/i25" port: "O" }
	terminal	{ cell: "LUT__2816" port: "I[1]" }
 }
net {
	name: "n773"
	terminal	{ cell: "edb_top/la0/add_45/i9" port: "O" }
	terminal	{ cell: "LUT__2814" port: "I[0]" }
 }
net {
	name: "n712"
	terminal	{ cell: "edb_top/la0/add_46/i24" port: "O" }
	terminal	{ cell: "LUT__2814" port: "I[1]" }
 }
net {
	name: "n775"
	terminal	{ cell: "edb_top/la0/add_45/i8" port: "O" }
	terminal	{ cell: "LUT__2812" port: "I[0]" }
 }
net {
	name: "n714"
	terminal	{ cell: "edb_top/la0/add_46/i23" port: "O" }
	terminal	{ cell: "LUT__2812" port: "I[1]" }
 }
net {
	name: "n777"
	terminal	{ cell: "edb_top/la0/add_45/i7" port: "O" }
	terminal	{ cell: "LUT__2810" port: "I[0]" }
 }
net {
	name: "n716"
	terminal	{ cell: "edb_top/la0/add_46/i22" port: "O" }
	terminal	{ cell: "LUT__2810" port: "I[1]" }
 }
net {
	name: "n779"
	terminal	{ cell: "edb_top/la0/add_45/i6" port: "O" }
	terminal	{ cell: "LUT__2808" port: "I[0]" }
 }
net {
	name: "n718"
	terminal	{ cell: "edb_top/la0/add_46/i21" port: "O" }
	terminal	{ cell: "LUT__2808" port: "I[1]" }
 }
net {
	name: "n781"
	terminal	{ cell: "edb_top/la0/add_45/i5" port: "O" }
	terminal	{ cell: "LUT__2806" port: "I[0]" }
 }
net {
	name: "n720"
	terminal	{ cell: "edb_top/la0/add_46/i20" port: "O" }
	terminal	{ cell: "LUT__2806" port: "I[1]" }
 }
net {
	name: "n783"
	terminal	{ cell: "edb_top/la0/add_45/i4" port: "O" }
	terminal	{ cell: "LUT__2804" port: "I[0]" }
 }
net {
	name: "n722"
	terminal	{ cell: "edb_top/la0/add_46/i19" port: "O" }
	terminal	{ cell: "LUT__2804" port: "I[1]" }
 }
net {
	name: "n785"
	terminal	{ cell: "edb_top/la0/add_45/i3" port: "O" }
	terminal	{ cell: "LUT__2802" port: "I[0]" }
 }
net {
	name: "n724"
	terminal	{ cell: "edb_top/la0/add_46/i18" port: "O" }
	terminal	{ cell: "LUT__2802" port: "I[1]" }
 }
net {
	name: "n24"
	terminal	{ cell: "edb_top/la0/add_45/i2" port: "O" }
	terminal	{ cell: "LUT__2800" port: "I[0]" }
 }
net {
	name: "n726"
	terminal	{ cell: "edb_top/la0/add_46/i17" port: "O" }
	terminal	{ cell: "LUT__2800" port: "I[1]" }
 }
net {
	name: "n728"
	terminal	{ cell: "edb_top/la0/add_46/i16" port: "O" }
	terminal	{ cell: "LUT__2798" port: "I[1]" }
 }
net {
	name: "n1743"
	terminal	{ cell: "LUT__2711" port: "O" }
	terminal	{ cell: "LUT__2782" port: "I[1]" }
	terminal	{ cell: "LUT__2717" port: "I[1]" }
	terminal	{ cell: "LUT__2712" port: "I[2]" }
	terminal	{ cell: "LUT__2783" port: "I[1]" }
 }
net {
	name: "n1797"
	terminal	{ cell: "LUT__2780" port: "O" }
	terminal	{ cell: "LUT__2782" port: "I[3]" }
	terminal	{ cell: "LUT__2781" port: "I[0]" }
	terminal	{ cell: "LUT__2783" port: "I[2]" }
 }
net {
	name: "n1744"
	terminal	{ cell: "LUT__2712" port: "O" }
	terminal	{ cell: "LUT__2781" port: "I[1]" }
	terminal	{ cell: "LUT__2714" port: "I[1]" }
	terminal	{ cell: "LUT__2713" port: "I[1]" }
 }
net {
	name: "n1741"
	terminal	{ cell: "LUT__2709" port: "O" }
	terminal	{ cell: "LUT__2780" port: "I[0]" }
	terminal	{ cell: "LUT__2710" port: "I[1]" }
 }
net {
	name: "n1772"
	terminal	{ cell: "LUT__2751" port: "O" }
	terminal	{ cell: "LUT__2778" port: "I[1]" }
	terminal	{ cell: "LUT__2753" port: "I[1]" }
 }
net {
	name: "n1770"
	terminal	{ cell: "LUT__2747" port: "O" }
	terminal	{ cell: "LUT__2778" port: "I[3]" }
	terminal	{ cell: "LUT__2754" port: "I[1]" }
	terminal	{ cell: "LUT__2748" port: "I[0]" }
 }
net {
	name: "n1795"
	terminal	{ cell: "LUT__2776" port: "O" }
	terminal	{ cell: "LUT__2777" port: "I[1]" }
 }
net {
	name: "n1765"
	terminal	{ cell: "LUT__2740" port: "O" }
	terminal	{ cell: "LUT__2777" port: "I[2]" }
	terminal	{ cell: "LUT__2769" port: "I[1]" }
	terminal	{ cell: "LUT__2762" port: "I[1]" }
	terminal	{ cell: "LUT__2744" port: "I[1]" }
	terminal	{ cell: "LUT__2741" port: "I[0]" }
	terminal	{ cell: "LUT__3081" port: "I[1]" }
	terminal	{ cell: "LUT__3076" port: "I[2]" }
 }
net {
	name: "n1683"
	terminal	{ cell: "LUT__2644" port: "O" }
	terminal	{ cell: "LUT__2776" port: "I[0]" }
	terminal	{ cell: "LUT__2769" port: "I[0]" }
	terminal	{ cell: "LUT__2747" port: "I[0]" }
	terminal	{ cell: "LUT__2645" port: "I[0]" }
	terminal	{ cell: "LUT__2650" port: "I[3]" }
 }
net {
	name: "bscan_SHIFT"
	terminal	{ cell: "bscan_SHIFT" port: "inpad" }
	terminal	{ cell: "LUT__2776" port: "I[1]" }
	terminal	{ cell: "LUT__3236" port: "I[1]" }
 }
net {
	name: "n1793"
	terminal	{ cell: "LUT__2773" port: "O" }
	terminal	{ cell: "LUT__2774" port: "I[3]" }
 }
net {
	name: "n1775"
	terminal	{ cell: "LUT__2755" port: "O" }
	terminal	{ cell: "LUT__2772" port: "I[2]" }
	terminal	{ cell: "LUT__2766" port: "I[2]" }
	terminal	{ cell: "LUT__2757" port: "I[1]" }
	terminal	{ cell: "LUT__2756" port: "I[2]" }
	terminal	{ cell: "LUT__2759" port: "I[3]" }
 }
net {
	name: "n1789"
	terminal	{ cell: "LUT__2769" port: "O" }
	terminal	{ cell: "LUT__2770" port: "I[1]" }
	terminal	{ cell: "LUT__2771" port: "I[2]" }
 }
net {
	name: "n1788"
	terminal	{ cell: "LUT__2768" port: "O" }
	terminal	{ cell: "LUT__2770" port: "I[2]" }
 }
net {
	name: "bscan_CAPTURE"
	terminal	{ cell: "bscan_CAPTURE" port: "inpad" }
	terminal	{ cell: "LUT__2769" port: "I[2]" }
	terminal	{ cell: "LUT__2645" port: "I[1]" }
 }
net {
	name: "n1752"
	terminal	{ cell: "LUT__2727" port: "O" }
	terminal	{ cell: "LUT__2768" port: "I[0]" }
	terminal	{ cell: "LUT__2729" port: "I[2]" }
	terminal	{ cell: "LUT__2751" port: "I[1]" }
	terminal	{ cell: "LUT__3077" port: "I[0]" }
 }
net {
	name: "n1784"
	terminal	{ cell: "LUT__2764" port: "O" }
	terminal	{ cell: "LUT__2765" port: "I[1]" }
	terminal	{ cell: "LUT__2771" port: "I[1]" }
 }
net {
	name: "n1785"
	terminal	{ cell: "LUT__2765" port: "O" }
	terminal	{ cell: "LUT__2767" port: "I[3]" }
 }
net {
	name: "n1783"
	terminal	{ cell: "LUT__2763" port: "O" }
	terminal	{ cell: "LUT__2764" port: "I[2]" }
 }
net {
	name: "n1781"
	terminal	{ cell: "LUT__2761" port: "O" }
	terminal	{ cell: "LUT__2762" port: "I[0]" }
 }
net {
	name: "n1778"
	terminal	{ cell: "LUT__2758" port: "O" }
	terminal	{ cell: "LUT__2760" port: "I[2]" }
 }
net {
	name: "n1780"
	terminal	{ cell: "LUT__2760" port: "O" }
	terminal	{ cell: "LUT__2767" port: "I[2]" }
 }
net {
	name: "n1769"
	terminal	{ cell: "LUT__2746" port: "O" }
	terminal	{ cell: "LUT__2753" port: "I[0]" }
	terminal	{ cell: "LUT__2747" port: "I[2]" }
 }
net {
	name: "n1773"
	terminal	{ cell: "LUT__2752" port: "O" }
	terminal	{ cell: "LUT__2753" port: "I[2]" }
 }
net {
	name: "n1684"
	terminal	{ cell: "LUT__2645" port: "O" }
	terminal	{ cell: "LUT__2752" port: "I[0]" }
	terminal	{ cell: "LUT__2648" port: "I[0]" }
	terminal	{ cell: "LUT__3071" port: "I[0]" }
 }
net {
	name: "n1767"
	terminal	{ cell: "LUT__2743" port: "O" }
	terminal	{ cell: "LUT__2749" port: "I[0]" }
	terminal	{ cell: "LUT__2744" port: "I[0]" }
 }
net {
	name: "n1762"
	terminal	{ cell: "LUT__2737" port: "O" }
	terminal	{ cell: "LUT__2749" port: "I[2]" }
	terminal	{ cell: "LUT__2744" port: "I[2]" }
	terminal	{ cell: "LUT__2738" port: "I[1]" }
	terminal	{ cell: "LUT__3078" port: "I[3]" }
 }
net {
	name: "n1771"
	terminal	{ cell: "LUT__2748" port: "O" }
	terminal	{ cell: "LUT__2749" port: "I[3]" }
	terminal	{ cell: "LUT__3090" port: "I[1]" }
	terminal	{ cell: "LUT__3084" port: "I[1]" }
 }
net {
	name: "n1754"
	terminal	{ cell: "LUT__2729" port: "O" }
	terminal	{ cell: "LUT__2744" port: "I[3]" }
	terminal	{ cell: "LUT__2736" port: "I[1]" }
	terminal	{ cell: "LUT__3081" port: "I[0]" }
 }
net {
	name: "n1766"
	terminal	{ cell: "LUT__2741" port: "O" }
	terminal	{ cell: "LUT__2742" port: "I[1]" }
	terminal	{ cell: "LUT__3210" port: "I[0]" }
	terminal	{ cell: "LUT__3196" port: "I[0]" }
 }
net {
	name: "n1764"
	terminal	{ cell: "LUT__2739" port: "O" }
	terminal	{ cell: "LUT__2741" port: "I[1]" }
	terminal	{ cell: "LUT__3076" port: "I[1]" }
 }
net {
	name: "n1761"
	terminal	{ cell: "LUT__2736" port: "O" }
	terminal	{ cell: "LUT__2741" port: "I[2]" }
	terminal	{ cell: "LUT__3076" port: "I[0]" }
 }
net {
	name: "n1759"
	terminal	{ cell: "LUT__2734" port: "O" }
	terminal	{ cell: "LUT__2738" port: "I[0]" }
	terminal	{ cell: "LUT__2735" port: "I[1]" }
 }
net {
	name: "n1763"
	terminal	{ cell: "LUT__2738" port: "O" }
	terminal	{ cell: "LUT__2739" port: "I[0]" }
 }
net {
	name: "n1685"
	terminal	{ cell: "LUT__2646" port: "O" }
	terminal	{ cell: "LUT__2737" port: "I[1]" }
	terminal	{ cell: "LUT__2690" port: "I[3]" }
	terminal	{ cell: "LUT__2648" port: "I[3]" }
 }
net {
	name: "n1760"
	terminal	{ cell: "LUT__2735" port: "O" }
	terminal	{ cell: "LUT__2736" port: "I[0]" }
 }
net {
	name: "n1755"
	terminal	{ cell: "LUT__2730" port: "O" }
	terminal	{ cell: "LUT__2734" port: "I[0]" }
 }
net {
	name: "n1756"
	terminal	{ cell: "LUT__2731" port: "O" }
	terminal	{ cell: "LUT__2734" port: "I[1]" }
 }
net {
	name: "n1757"
	terminal	{ cell: "LUT__2732" port: "O" }
	terminal	{ cell: "LUT__2734" port: "I[2]" }
 }
net {
	name: "n1758"
	terminal	{ cell: "LUT__2733" port: "O" }
	terminal	{ cell: "LUT__2734" port: "I[3]" }
 }
net {
	name: "n1751"
	terminal	{ cell: "LUT__2726" port: "O" }
	terminal	{ cell: "LUT__2727" port: "I[3]" }
 }
net {
	name: "n1750"
	terminal	{ cell: "LUT__2725" port: "O" }
	terminal	{ cell: "LUT__2727" port: "I[1]" }
 }
net {
	name: "n986"
	terminal	{ cell: "LUT__2724" port: "O" }
	terminal	{ cell: "LUT__2727" port: "I[2]" }
	terminal	{ cell: "edb_top/la0/add_46/i1" port: "I[1]" }
 }
net {
	name: "n1746"
	terminal	{ cell: "LUT__2719" port: "O" }
	terminal	{ cell: "LUT__2722" port: "I[0]" }
 }
net {
	name: "n1747"
	terminal	{ cell: "LUT__2720" port: "O" }
	terminal	{ cell: "LUT__2722" port: "I[1]" }
 }
net {
	name: "n1748"
	terminal	{ cell: "LUT__2721" port: "O" }
	terminal	{ cell: "LUT__2722" port: "I[2]" }
 }
net {
	name: "n1745"
	terminal	{ cell: "LUT__2718" port: "O" }
	terminal	{ cell: "LUT__2719" port: "I[3]" }
 }
net {
	name: "n1742"
	terminal	{ cell: "LUT__2710" port: "O" }
	terminal	{ cell: "LUT__2717" port: "I[3]" }
	terminal	{ cell: "LUT__2714" port: "I[0]" }
	terminal	{ cell: "LUT__2713" port: "I[0]" }
 }
net {
	name: "n1740"
	terminal	{ cell: "LUT__2708" port: "O" }
	terminal	{ cell: "LUT__2709" port: "I[1]" }
 }
net {
	name: "n1739"
	terminal	{ cell: "LUT__2707" port: "O" }
	terminal	{ cell: "LUT__2708" port: "I[3]" }
 }
net {
	name: "n1689"
	terminal	{ cell: "LUT__2650" port: "O" }
	terminal	{ cell: "LUT__2706" port: "I[2]" }
	terminal	{ cell: "LUT__2652" port: "I[1]" }
 }
net {
	name: "n1730"
	terminal	{ cell: "LUT__2693" port: "O" }
	terminal	{ cell: "LUT__2701" port: "I[0]" }
 }
net {
	name: "n1735"
	terminal	{ cell: "LUT__2698" port: "O" }
	terminal	{ cell: "LUT__2701" port: "I[1]" }
 }
net {
	name: "n1736"
	terminal	{ cell: "LUT__2699" port: "O" }
	terminal	{ cell: "LUT__2701" port: "I[2]" }
 }
net {
	name: "n1737"
	terminal	{ cell: "LUT__2700" port: "O" }
	terminal	{ cell: "LUT__2701" port: "I[3]" }
 }
net {
	name: "n1731"
	terminal	{ cell: "LUT__2694" port: "O" }
	terminal	{ cell: "LUT__2698" port: "I[0]" }
 }
net {
	name: "n1732"
	terminal	{ cell: "LUT__2695" port: "O" }
	terminal	{ cell: "LUT__2698" port: "I[1]" }
 }
net {
	name: "n1733"
	terminal	{ cell: "LUT__2696" port: "O" }
	terminal	{ cell: "LUT__2698" port: "I[2]" }
 }
net {
	name: "n1734"
	terminal	{ cell: "LUT__2697" port: "O" }
	terminal	{ cell: "LUT__2698" port: "I[3]" }
 }
net {
	name: "n1729"
	terminal	{ cell: "LUT__2692" port: "O" }
	terminal	{ cell: "LUT__2693" port: "I[1]" }
 }
net {
	name: "n1728"
	terminal	{ cell: "LUT__2690" port: "O" }
	terminal	{ cell: "LUT__2691" port: "I[1]" }
 }
net {
	name: "n1725"
	terminal	{ cell: "LUT__2687" port: "O" }
	terminal	{ cell: "LUT__2689" port: "I[0]" }
 }
net {
	name: "n1726"
	terminal	{ cell: "LUT__2688" port: "O" }
	terminal	{ cell: "LUT__2689" port: "I[2]" }
 }
net {
	name: "n1727"
	terminal	{ cell: "LUT__2689" port: "O" }
	terminal	{ cell: "LUT__2691" port: "I[3]" }
 }
net {
	name: "n532"
	terminal	{ cell: "edb_top/debug_hub_inst/sub_28/add_2/i1" port: "O" }
	terminal	{ cell: "LUT__2688" port: "I[0]" }
 }
net {
	name: "n534"
	terminal	{ cell: "edb_top/debug_hub_inst/sub_28/add_2/i2" port: "O" }
	terminal	{ cell: "LUT__2688" port: "I[1]" }
 }
net {
	name: "n574"
	terminal	{ cell: "edb_top/debug_hub_inst/sub_28/add_2/i4" port: "O" }
	terminal	{ cell: "LUT__2688" port: "I[2]" }
 }
net {
	name: "n575"
	terminal	{ cell: "edb_top/debug_hub_inst/sub_28/add_2/i3" port: "O" }
	terminal	{ cell: "LUT__2688" port: "I[3]" }
 }
net {
	name: "n1723"
	terminal	{ cell: "LUT__2685" port: "O" }
	terminal	{ cell: "LUT__2686" port: "I[2]" }
 }
net {
	name: "n1724"
	terminal	{ cell: "LUT__2686" port: "O" }
	terminal	{ cell: "LUT__2691" port: "I[0]" }
 }
net {
	name: "n1707"
	terminal	{ cell: "LUT__2669" port: "O" }
	terminal	{ cell: "LUT__2685" port: "I[0]" }
 }
net {
	name: "n1712"
	terminal	{ cell: "LUT__2674" port: "O" }
	terminal	{ cell: "LUT__2685" port: "I[1]" }
 }
net {
	name: "n1717"
	terminal	{ cell: "LUT__2679" port: "O" }
	terminal	{ cell: "LUT__2685" port: "I[2]" }
 }
net {
	name: "n1722"
	terminal	{ cell: "LUT__2684" port: "O" }
	terminal	{ cell: "LUT__2685" port: "I[3]" }
 }
net {
	name: "n1718"
	terminal	{ cell: "LUT__2680" port: "O" }
	terminal	{ cell: "LUT__2684" port: "I[0]" }
 }
net {
	name: "n1719"
	terminal	{ cell: "LUT__2681" port: "O" }
	terminal	{ cell: "LUT__2684" port: "I[1]" }
 }
net {
	name: "n1720"
	terminal	{ cell: "LUT__2682" port: "O" }
	terminal	{ cell: "LUT__2684" port: "I[2]" }
 }
net {
	name: "n1721"
	terminal	{ cell: "LUT__2683" port: "O" }
	terminal	{ cell: "LUT__2684" port: "I[3]" }
 }
net {
	name: "n1716"
	terminal	{ cell: "LUT__2678" port: "O" }
	terminal	{ cell: "LUT__2679" port: "I[3]" }
 }
net {
	name: "n1715"
	terminal	{ cell: "LUT__2677" port: "O" }
	terminal	{ cell: "LUT__2679" port: "I[2]" }
 }
net {
	name: "n1714"
	terminal	{ cell: "LUT__2676" port: "O" }
	terminal	{ cell: "LUT__2679" port: "I[1]" }
 }
net {
	name: "n1708"
	terminal	{ cell: "LUT__2670" port: "O" }
	terminal	{ cell: "LUT__2674" port: "I[0]" }
 }
net {
	name: "n1709"
	terminal	{ cell: "LUT__2671" port: "O" }
	terminal	{ cell: "LUT__2674" port: "I[1]" }
 }
net {
	name: "n1710"
	terminal	{ cell: "LUT__2672" port: "O" }
	terminal	{ cell: "LUT__2674" port: "I[2]" }
 }
net {
	name: "n1711"
	terminal	{ cell: "LUT__2673" port: "O" }
	terminal	{ cell: "LUT__2674" port: "I[3]" }
 }
net {
	name: "n1703"
	terminal	{ cell: "LUT__2665" port: "O" }
	terminal	{ cell: "LUT__2669" port: "I[0]" }
 }
net {
	name: "n1704"
	terminal	{ cell: "LUT__2666" port: "O" }
	terminal	{ cell: "LUT__2669" port: "I[1]" }
 }
net {
	name: "n1705"
	terminal	{ cell: "LUT__2667" port: "O" }
	terminal	{ cell: "LUT__2669" port: "I[2]" }
 }
net {
	name: "n1706"
	terminal	{ cell: "LUT__2668" port: "O" }
	terminal	{ cell: "LUT__2669" port: "I[3]" }
 }
net {
	name: "n1702"
	terminal	{ cell: "LUT__2664" port: "O" }
	terminal	{ cell: "LUT__2691" port: "I[2]" }
 }
net {
	name: "n1698"
	terminal	{ cell: "LUT__2660" port: "O" }
	terminal	{ cell: "LUT__2663" port: "I[0]" }
 }
net {
	name: "n1700"
	terminal	{ cell: "LUT__2662" port: "O" }
	terminal	{ cell: "LUT__2663" port: "I[1]" }
 }
net {
	name: "n1687"
	terminal	{ cell: "LUT__2648" port: "O" }
	terminal	{ cell: "LUT__2663" port: "I[2]" }
 }
net {
	name: "n1692"
	terminal	{ cell: "LUT__2654" port: "O" }
	terminal	{ cell: "LUT__2660" port: "I[0]" }
 }
net {
	name: "n1693"
	terminal	{ cell: "LUT__2655" port: "O" }
	terminal	{ cell: "LUT__2659" port: "I[0]" }
 }
net {
	name: "n1694"
	terminal	{ cell: "LUT__2656" port: "O" }
	terminal	{ cell: "LUT__2659" port: "I[1]" }
 }
net {
	name: "n1695"
	terminal	{ cell: "LUT__2657" port: "O" }
	terminal	{ cell: "LUT__2659" port: "I[2]" }
 }
net {
	name: "n1696"
	terminal	{ cell: "LUT__2658" port: "O" }
	terminal	{ cell: "LUT__2659" port: "I[3]" }
 }
net {
	name: "n1713"
	terminal	{ cell: "LUT__2675" port: "O" }
	terminal	{ cell: "LUT__2679" port: "I[0]" }
 }
net {
	name: "n1691"
	terminal	{ cell: "LUT__2653" port: "O" }
	terminal	{ cell: "LUT__2654" port: "I[2]" }
	terminal	{ cell: "LUT__2727" port: "I[0]" }
 }
net {
	name: "n1690"
	terminal	{ cell: "LUT__2651" port: "O" }
	terminal	{ cell: "LUT__2652" port: "I[0]" }
 }
net {
	name: "n1686"
	terminal	{ cell: "LUT__2647" port: "O" }
	terminal	{ cell: "LUT__2648" port: "I[1]" }
	terminal	{ cell: "LUT__3074" port: "I[0]" }
 }
net {
	name: "bscan_TDO"
	terminal	{ cell: "LUT__2691" port: "O" }
	terminal	{ cell: "bscan_TDO" port: "outpad" }
 }
net {
	name: "led1_o"
	terminal	{ cell: "rasp1_i" port: "inpad" }
	terminal	{ cell: "led1_o" port: "outpad" }
 }
net {
	name: "bscan_SEL"
	terminal	{ cell: "bscan_SEL" port: "inpad" }
	terminal	{ cell: "LUT__3235" port: "I[1]" }
	terminal	{ cell: "LUT__3236" port: "I[0]" }
 }
net {
	name: "n25"
	terminal	{ cell: "edb_top/la0/add_45/i2" port: "cout" }
	terminal	{ cell: "edb_top/la0/add_45/i3" port: "cin" }
 }
net {
	name: "n786"
	terminal	{ cell: "edb_top/la0/add_45/i3" port: "cout" }
	terminal	{ cell: "edb_top/la0/add_45/i4" port: "cin" }
 }
net {
	name: "n784"
	terminal	{ cell: "edb_top/la0/add_45/i4" port: "cout" }
	terminal	{ cell: "edb_top/la0/add_45/i5" port: "cin" }
 }
net {
	name: "n782"
	terminal	{ cell: "edb_top/la0/add_45/i5" port: "cout" }
	terminal	{ cell: "edb_top/la0/add_45/i6" port: "cin" }
 }
net {
	name: "n780"
	terminal	{ cell: "edb_top/la0/add_45/i6" port: "cout" }
	terminal	{ cell: "edb_top/la0/add_45/i7" port: "cin" }
 }
net {
	name: "n778"
	terminal	{ cell: "edb_top/la0/add_45/i7" port: "cout" }
	terminal	{ cell: "edb_top/la0/add_45/i8" port: "cin" }
 }
net {
	name: "n776"
	terminal	{ cell: "edb_top/la0/add_45/i8" port: "cout" }
	terminal	{ cell: "edb_top/la0/add_45/i9" port: "cin" }
 }
net {
	name: "n774"
	terminal	{ cell: "edb_top/la0/add_45/i9" port: "cout" }
	terminal	{ cell: "edb_top/la0/add_45/i10" port: "cin" }
 }
net {
	name: "n35"
	terminal	{ cell: "edb_top/la0/add_46/i1" port: "cout" }
	terminal	{ cell: "edb_top/la0/add_46/i2" port: "cin" }
 }
net {
	name: "n757"
	terminal	{ cell: "edb_top/la0/add_46/i2" port: "cout" }
	terminal	{ cell: "edb_top/la0/add_46/i3" port: "cin" }
 }
net {
	name: "n755"
	terminal	{ cell: "edb_top/la0/add_46/i3" port: "cout" }
	terminal	{ cell: "edb_top/la0/add_46/i4" port: "cin" }
 }
net {
	name: "n753"
	terminal	{ cell: "edb_top/la0/add_46/i4" port: "cout" }
	terminal	{ cell: "edb_top/la0/add_46/i5" port: "cin" }
 }
net {
	name: "n751"
	terminal	{ cell: "edb_top/la0/add_46/i5" port: "cout" }
	terminal	{ cell: "edb_top/la0/add_46/i6" port: "cin" }
 }
net {
	name: "n749"
	terminal	{ cell: "edb_top/la0/add_46/i6" port: "cout" }
	terminal	{ cell: "edb_top/la0/add_46/i7" port: "cin" }
 }
net {
	name: "n747"
	terminal	{ cell: "edb_top/la0/add_46/i7" port: "cout" }
	terminal	{ cell: "edb_top/la0/add_46/i8" port: "cin" }
 }
net {
	name: "n745"
	terminal	{ cell: "edb_top/la0/add_46/i8" port: "cout" }
	terminal	{ cell: "edb_top/la0/add_46/i9" port: "cin" }
 }
net {
	name: "n743"
	terminal	{ cell: "edb_top/la0/add_46/i9" port: "cout" }
	terminal	{ cell: "edb_top/la0/add_46/i10" port: "cin" }
 }
net {
	name: "n741"
	terminal	{ cell: "edb_top/la0/add_46/i10" port: "cout" }
	terminal	{ cell: "edb_top/la0/add_46/i11" port: "cin" }
 }
net {
	name: "n739"
	terminal	{ cell: "edb_top/la0/add_46/i11" port: "cout" }
	terminal	{ cell: "edb_top/la0/add_46/i12" port: "cin" }
 }
net {
	name: "n737"
	terminal	{ cell: "edb_top/la0/add_46/i12" port: "cout" }
	terminal	{ cell: "edb_top/la0/add_46/i13" port: "cin" }
 }
net {
	name: "n735"
	terminal	{ cell: "edb_top/la0/add_46/i13" port: "cout" }
	terminal	{ cell: "edb_top/la0/add_46/i14" port: "cin" }
 }
net {
	name: "n733"
	terminal	{ cell: "edb_top/la0/add_46/i14" port: "cout" }
	terminal	{ cell: "edb_top/la0/add_46/i15" port: "cin" }
 }
net {
	name: "n731"
	terminal	{ cell: "edb_top/la0/add_46/i15" port: "cout" }
	terminal	{ cell: "edb_top/la0/add_46/i16" port: "cin" }
 }
net {
	name: "n729"
	terminal	{ cell: "edb_top/la0/add_46/i16" port: "cout" }
	terminal	{ cell: "edb_top/la0/add_46/i17" port: "cin" }
 }
net {
	name: "n727"
	terminal	{ cell: "edb_top/la0/add_46/i17" port: "cout" }
	terminal	{ cell: "edb_top/la0/add_46/i18" port: "cin" }
 }
net {
	name: "n725"
	terminal	{ cell: "edb_top/la0/add_46/i18" port: "cout" }
	terminal	{ cell: "edb_top/la0/add_46/i19" port: "cin" }
 }
net {
	name: "n723"
	terminal	{ cell: "edb_top/la0/add_46/i19" port: "cout" }
	terminal	{ cell: "edb_top/la0/add_46/i20" port: "cin" }
 }
net {
	name: "n721"
	terminal	{ cell: "edb_top/la0/add_46/i20" port: "cout" }
	terminal	{ cell: "edb_top/la0/add_46/i21" port: "cin" }
 }
net {
	name: "n719"
	terminal	{ cell: "edb_top/la0/add_46/i21" port: "cout" }
	terminal	{ cell: "edb_top/la0/add_46/i22" port: "cin" }
 }
net {
	name: "n717"
	terminal	{ cell: "edb_top/la0/add_46/i22" port: "cout" }
	terminal	{ cell: "edb_top/la0/add_46/i23" port: "cin" }
 }
net {
	name: "n715"
	terminal	{ cell: "edb_top/la0/add_46/i23" port: "cout" }
	terminal	{ cell: "edb_top/la0/add_46/i24" port: "cin" }
 }
net {
	name: "led0_o"
	terminal	{ cell: "rasp0_i" port: "inpad" }
	terminal	{ cell: "led0_o" port: "outpad" }
 }
net {
	name: "n713"
	terminal	{ cell: "edb_top/la0/add_46/i24" port: "cout" }
	terminal	{ cell: "edb_top/la0/add_46/i25" port: "cin" }
 }
net {
	name: "n37"
	terminal	{ cell: "edb_top/la0/add_52/i2" port: "cout" }
	terminal	{ cell: "edb_top/la0/add_52/i3" port: "cin" }
 }
net {
	name: "n696"
	terminal	{ cell: "edb_top/la0/add_52/i3" port: "cout" }
	terminal	{ cell: "edb_top/la0/add_52/i4" port: "cin" }
 }
net {
	name: "n694"
	terminal	{ cell: "edb_top/la0/add_52/i4" port: "cout" }
	terminal	{ cell: "edb_top/la0/add_52/i5" port: "cin" }
 }
net {
	name: "n692"
	terminal	{ cell: "edb_top/la0/add_52/i5" port: "cout" }
	terminal	{ cell: "edb_top/la0/add_52/i6" port: "cin" }
 }
net {
	name: "n41"
	terminal	{ cell: "edb_top/la0/sub_59/add_2/i1" port: "cout" }
	terminal	{ cell: "edb_top/la0/sub_59/add_2/i2" port: "cin" }
 }
net {
	name: "n687"
	terminal	{ cell: "edb_top/la0/sub_59/add_2/i2" port: "cout" }
	terminal	{ cell: "edb_top/la0/sub_59/add_2/i3" port: "cin" }
 }
net {
	name: "n685"
	terminal	{ cell: "edb_top/la0/sub_59/add_2/i3" port: "cout" }
	terminal	{ cell: "edb_top/la0/sub_59/add_2/i4" port: "cin" }
 }
net {
	name: "n683"
	terminal	{ cell: "edb_top/la0/sub_59/add_2/i4" port: "cout" }
	terminal	{ cell: "edb_top/la0/sub_59/add_2/i5" port: "cin" }
 }
net {
	name: "n681"
	terminal	{ cell: "edb_top/la0/sub_59/add_2/i5" port: "cout" }
	terminal	{ cell: "edb_top/la0/sub_59/add_2/i6" port: "cin" }
 }
net {
	name: "n679"
	terminal	{ cell: "edb_top/la0/sub_59/add_2/i6" port: "cout" }
	terminal	{ cell: "edb_top/la0/sub_59/add_2/i7" port: "cin" }
 }
net {
	name: "n677"
	terminal	{ cell: "edb_top/la0/sub_59/add_2/i7" port: "cout" }
	terminal	{ cell: "edb_top/la0/sub_59/add_2/i8" port: "cin" }
 }
net {
	name: "n675"
	terminal	{ cell: "edb_top/la0/sub_59/add_2/i8" port: "cout" }
	terminal	{ cell: "edb_top/la0/sub_59/add_2/i9" port: "cin" }
 }
net {
	name: "n673"
	terminal	{ cell: "edb_top/la0/sub_59/add_2/i9" port: "cout" }
	terminal	{ cell: "edb_top/la0/sub_59/add_2/i10" port: "cin" }
 }
net {
	name: "n671"
	terminal	{ cell: "edb_top/la0/sub_59/add_2/i10" port: "cout" }
	terminal	{ cell: "edb_top/la0/sub_59/add_2/i11" port: "cin" }
 }
net {
	name: "n669"
	terminal	{ cell: "edb_top/la0/sub_59/add_2/i11" port: "cout" }
	terminal	{ cell: "edb_top/la0/sub_59/add_2/i12" port: "cin" }
 }
net {
	name: "n667"
	terminal	{ cell: "edb_top/la0/sub_59/add_2/i12" port: "cout" }
	terminal	{ cell: "edb_top/la0/sub_59/add_2/i13" port: "cin" }
 }
net {
	name: "n665"
	terminal	{ cell: "edb_top/la0/sub_59/add_2/i13" port: "cout" }
	terminal	{ cell: "edb_top/la0/sub_59/add_2/i14" port: "cin" }
 }
net {
	name: "n663"
	terminal	{ cell: "edb_top/la0/sub_59/add_2/i14" port: "cout" }
	terminal	{ cell: "edb_top/la0/sub_59/add_2/i15" port: "cin" }
 }
net {
	name: "n661"
	terminal	{ cell: "edb_top/la0/sub_59/add_2/i15" port: "cout" }
	terminal	{ cell: "edb_top/la0/sub_59/add_2/i16" port: "cin" }
 }
net {
	name: "n658"
	terminal	{ cell: "edb_top/la0/la_biu_inst/add_12/i2" port: "cout" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/add_12/i3" port: "cin" }
 }
net {
	name: "n656"
	terminal	{ cell: "edb_top/la0/la_biu_inst/add_12/i3" port: "cout" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/add_12/i4" port: "cin" }
 }
net {
	name: "n654"
	terminal	{ cell: "edb_top/la0/la_biu_inst/add_12/i4" port: "cout" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/add_12/i5" port: "cin" }
 }
net {
	name: "n652"
	terminal	{ cell: "edb_top/la0/la_biu_inst/add_12/i5" port: "cout" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/add_12/i6" port: "cin" }
 }
net {
	name: "n650"
	terminal	{ cell: "edb_top/la0/la_biu_inst/add_12/i6" port: "cout" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/add_12/i7" port: "cin" }
 }
net {
	name: "n648"
	terminal	{ cell: "edb_top/la0/la_biu_inst/add_12/i7" port: "cout" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/add_12/i8" port: "cin" }
 }
net {
	name: "n646"
	terminal	{ cell: "edb_top/la0/la_biu_inst/add_12/i8" port: "cout" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/add_12/i9" port: "cin" }
 }
net {
	name: "n644"
	terminal	{ cell: "edb_top/la0/la_biu_inst/add_12/i9" port: "cout" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/add_12/i10" port: "cin" }
 }
net {
	name: "n642"
	terminal	{ cell: "edb_top/la0/la_biu_inst/add_12/i10" port: "cout" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/add_12/i11" port: "cin" }
 }
net {
	name: "n640"
	terminal	{ cell: "edb_top/la0/la_biu_inst/add_12/i11" port: "cout" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/add_12/i12" port: "cin" }
 }
net {
	name: "n638"
	terminal	{ cell: "edb_top/la0/la_biu_inst/add_12/i12" port: "cout" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/add_12/i13" port: "cin" }
 }
net {
	name: "n636"
	terminal	{ cell: "edb_top/la0/la_biu_inst/add_12/i13" port: "cout" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/add_12/i14" port: "cin" }
 }
net {
	name: "n634"
	terminal	{ cell: "edb_top/la0/la_biu_inst/add_12/i14" port: "cout" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/add_12/i15" port: "cin" }
 }
net {
	name: "n632"
	terminal	{ cell: "edb_top/la0/la_biu_inst/add_12/i15" port: "cout" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/add_12/i16" port: "cin" }
 }
net {
	name: "n630"
	terminal	{ cell: "edb_top/la0/la_biu_inst/add_12/i16" port: "cout" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/add_12/i17" port: "cin" }
 }
net {
	name: "n2039"
	terminal	{ cell: "AUX_ADD_CI__edb_top/debug_hub_inst/sub_28/add_2/i1" port: "cout" }
	terminal	{ cell: "edb_top/debug_hub_inst/sub_28/add_2/i1" port: "cin" }
 }
net {
	name: "clk"
	terminal	{ cell: "clk" port: "inpad" }
	terminal	{ cell: "CLKBUF__0" port: "IO_in" }
 }
net {
	name: "bscan_TCK"
	terminal	{ cell: "bscan_TCK" port: "inpad" }
	terminal	{ cell: "CLKBUF__1" port: "IO_in" }
 }
net {
	name: "n2037"
	terminal	{ cell: "LUT__3234" port: "O" }
	terminal	{ cell: "LUT__3235" port: "I[0]" }
 }
net {
	name: "n577"
	terminal	{ cell: "edb_top/la0/la_biu_inst/fifo_with_read_inst/add_22/i10" port: "O" }
	terminal	{ cell: "LUT__3232" port: "I[0]" }
 }
net {
	name: "n2036"
	terminal	{ cell: "LUT__3221" port: "O" }
	terminal	{ cell: "LUT__3232" port: "I[2]" }
	terminal	{ cell: "LUT__3230" port: "I[2]" }
	terminal	{ cell: "LUT__3226" port: "I[2]" }
	terminal	{ cell: "LUT__3224" port: "I[2]" }
	terminal	{ cell: "LUT__3223" port: "I[2]" }
	terminal	{ cell: "LUT__3222" port: "I[1]" }
	terminal	{ cell: "LUT__3225" port: "I[2]" }
	terminal	{ cell: "LUT__3227" port: "I[2]" }
	terminal	{ cell: "LUT__3228" port: "I[2]" }
	terminal	{ cell: "LUT__3229" port: "I[2]" }
	terminal	{ cell: "LUT__3231" port: "I[2]" }
 }
net {
	name: "n580"
	terminal	{ cell: "edb_top/la0/la_biu_inst/fifo_with_read_inst/add_22/i8" port: "O" }
	terminal	{ cell: "LUT__3230" port: "I[0]" }
 }
net {
	name: "n588"
	terminal	{ cell: "edb_top/la0/la_biu_inst/fifo_with_read_inst/add_22/i4" port: "O" }
	terminal	{ cell: "LUT__3226" port: "I[0]" }
 }
net {
	name: "n592"
	terminal	{ cell: "edb_top/la0/la_biu_inst/fifo_with_read_inst/add_22/i2" port: "O" }
	terminal	{ cell: "LUT__3224" port: "I[0]" }
 }
net {
	name: "n511"
	terminal	{ cell: "edb_top/la0/la_biu_inst/fifo_with_read_inst/add_22/i1" port: "O" }
	terminal	{ cell: "LUT__3223" port: "I[0]" }
 }
net {
	name: "n512"
	terminal	{ cell: "edb_top/la0/la_biu_inst/fifo_with_read_inst/add_22/i1" port: "cout" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/fifo_with_read_inst/add_22/i2" port: "cin" }
 }
net {
	name: "n593"
	terminal	{ cell: "edb_top/la0/la_biu_inst/fifo_with_read_inst/add_22/i2" port: "cout" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/fifo_with_read_inst/add_22/i3" port: "cin" }
 }
net {
	name: "n590"
	terminal	{ cell: "edb_top/la0/la_biu_inst/fifo_with_read_inst/add_22/i3" port: "O" }
	terminal	{ cell: "LUT__3225" port: "I[0]" }
 }
net {
	name: "n591"
	terminal	{ cell: "edb_top/la0/la_biu_inst/fifo_with_read_inst/add_22/i3" port: "cout" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/fifo_with_read_inst/add_22/i4" port: "cin" }
 }
net {
	name: "n2035"
	terminal	{ cell: "LUT__3218" port: "O" }
	terminal	{ cell: "LUT__3219" port: "I[3]" }
 }
net {
	name: "n589"
	terminal	{ cell: "edb_top/la0/la_biu_inst/fifo_with_read_inst/add_22/i4" port: "cout" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/fifo_with_read_inst/add_22/i5" port: "cin" }
 }
net {
	name: "n586"
	terminal	{ cell: "edb_top/la0/la_biu_inst/fifo_with_read_inst/add_22/i5" port: "O" }
	terminal	{ cell: "LUT__3227" port: "I[0]" }
 }
net {
	name: "n587"
	terminal	{ cell: "edb_top/la0/la_biu_inst/fifo_with_read_inst/add_22/i5" port: "cout" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/fifo_with_read_inst/add_22/i6" port: "cin" }
 }
net {
	name: "n584"
	terminal	{ cell: "edb_top/la0/la_biu_inst/fifo_with_read_inst/add_22/i6" port: "O" }
	terminal	{ cell: "LUT__3228" port: "I[0]" }
 }
net {
	name: "n585"
	terminal	{ cell: "edb_top/la0/la_biu_inst/fifo_with_read_inst/add_22/i6" port: "cout" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/fifo_with_read_inst/add_22/i7" port: "cin" }
 }
net {
	name: "n2008"
	terminal	{ cell: "LUT__3166" port: "O" }
	terminal	{ cell: "LUT__3212" port: "I[1]" }
	terminal	{ cell: "LUT__3168" port: "I[0]" }
	terminal	{ cell: "LUT__3233" port: "I[2]" }
 }
net {
	name: "n2031"
	terminal	{ cell: "LUT__3211" port: "O" }
	terminal	{ cell: "LUT__3212" port: "I[2]" }
 }
net {
	name: "n582"
	terminal	{ cell: "edb_top/la0/la_biu_inst/fifo_with_read_inst/add_22/i7" port: "O" }
	terminal	{ cell: "LUT__3229" port: "I[0]" }
 }
net {
	name: "n583"
	terminal	{ cell: "edb_top/la0/la_biu_inst/fifo_with_read_inst/add_22/i7" port: "cout" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/fifo_with_read_inst/add_22/i8" port: "cin" }
 }
net {
	name: "n581"
	terminal	{ cell: "edb_top/la0/la_biu_inst/fifo_with_read_inst/add_22/i8" port: "cout" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/fifo_with_read_inst/add_22/i9" port: "cin" }
 }
net {
	name: "n578"
	terminal	{ cell: "edb_top/la0/la_biu_inst/fifo_with_read_inst/add_22/i9" port: "O" }
	terminal	{ cell: "LUT__3231" port: "I[0]" }
 }
net {
	name: "n579"
	terminal	{ cell: "edb_top/la0/la_biu_inst/fifo_with_read_inst/add_22/i9" port: "cout" }
	terminal	{ cell: "edb_top/la0/la_biu_inst/fifo_with_read_inst/add_22/i10" port: "cin" }
 }
net {
	name: "n535"
	terminal	{ cell: "edb_top/debug_hub_inst/sub_28/add_2/i2" port: "cout" }
	terminal	{ cell: "edb_top/debug_hub_inst/sub_28/add_2/i3" port: "cin" }
 }
net {
	name: "n576"
	terminal	{ cell: "edb_top/debug_hub_inst/sub_28/add_2/i3" port: "cout" }
	terminal	{ cell: "edb_top/debug_hub_inst/sub_28/add_2/i4" port: "cin" }
 }
net {
	name: "n533"
	terminal	{ cell: "edb_top/debug_hub_inst/sub_28/add_2/i1" port: "cout" }
	terminal	{ cell: "edb_top/debug_hub_inst/sub_28/add_2/i2" port: "cin" }
 }
net {
	name: "n2038"
	terminal	{ cell: "AUX_ADD_CI__edb_top/la0/sub_59/add_2/i1" port: "cout" }
	terminal	{ cell: "edb_top/la0/sub_59/add_2/i1" port: "cin" }
 }
net {
	name: "n2029"
	terminal	{ cell: "LUT__3187" port: "O" }
	terminal	{ cell: "LUT__3188" port: "I[2]" }
	terminal	{ cell: "LUT__3213" port: "I[3]" }
 }
net {
	name: "n2027"
	terminal	{ cell: "LUT__3185" port: "O" }
	terminal	{ cell: "LUT__3187" port: "I[2]" }
 }
net {
	name: "n2028"
	terminal	{ cell: "LUT__3186" port: "O" }
	terminal	{ cell: "LUT__3187" port: "I[3]" }
 }
net {
	name: "n2026"
	terminal	{ cell: "LUT__3184" port: "O" }
	terminal	{ cell: "LUT__3185" port: "I[2]" }
 }
net {
	name: "n2025"
	terminal	{ cell: "LUT__3183" port: "O" }
	terminal	{ cell: "LUT__3185" port: "I[1]" }
 }
net {
	name: "n2024"
	terminal	{ cell: "LUT__3182" port: "O" }
	terminal	{ cell: "LUT__3185" port: "I[0]" }
 }
net {
	name: "n2014"
	terminal	{ cell: "LUT__3172" port: "O" }
	terminal	{ cell: "LUT__3180" port: "I[0]" }
 }
net {
	name: "n2019"
	terminal	{ cell: "LUT__3177" port: "O" }
	terminal	{ cell: "LUT__3180" port: "I[1]" }
 }
net {
	name: "n2020"
	terminal	{ cell: "LUT__3178" port: "O" }
	terminal	{ cell: "LUT__3180" port: "I[2]" }
 }
net {
	name: "n2021"
	terminal	{ cell: "LUT__3179" port: "O" }
	terminal	{ cell: "LUT__3180" port: "I[3]" }
 }
net {
	name: "n2022"
	terminal	{ cell: "LUT__3180" port: "O" }
	terminal	{ cell: "LUT__3181" port: "I[0]" }
 }
net {
	name: "n2018"
	terminal	{ cell: "LUT__3176" port: "O" }
	terminal	{ cell: "LUT__3177" port: "I[3]" }
 }
net {
	name: "n2017"
	terminal	{ cell: "LUT__3175" port: "O" }
	terminal	{ cell: "LUT__3177" port: "I[2]" }
 }
net {
	name: "n2016"
	terminal	{ cell: "LUT__3174" port: "O" }
	terminal	{ cell: "LUT__3177" port: "I[1]" }
 }
net {
	name: "n2011"
	terminal	{ cell: "LUT__3169" port: "O" }
	terminal	{ cell: "LUT__3172" port: "I[0]" }
 }
net {
	name: "n2012"
	terminal	{ cell: "LUT__3170" port: "O" }
	terminal	{ cell: "LUT__3172" port: "I[1]" }
 }
net {
	name: "n2013"
	terminal	{ cell: "LUT__3171" port: "O" }
	terminal	{ cell: "LUT__3172" port: "I[2]" }
 }
net {
	name: "n2009"
	terminal	{ cell: "LUT__3167" port: "O" }
	terminal	{ cell: "LUT__3168" port: "I[2]" }
 }
net {
	name: "n2007"
	terminal	{ cell: "LUT__3165" port: "O" }
	terminal	{ cell: "LUT__3166" port: "I[2]" }
	terminal	{ cell: "LUT__3219" port: "I[0]" }
 }
net {
	name: "n2006"
	terminal	{ cell: "LUT__3164" port: "O" }
	terminal	{ cell: "LUT__3165" port: "I[2]" }
 }
net {
	name: "n2005"
	terminal	{ cell: "LUT__3163" port: "O" }
	terminal	{ cell: "LUT__3165" port: "I[1]" }
 }
net {
	name: "n2001"
	terminal	{ cell: "LUT__3159" port: "O" }
	terminal	{ cell: "LUT__3162" port: "I[0]" }
 }
net {
	name: "n2002"
	terminal	{ cell: "LUT__3160" port: "O" }
	terminal	{ cell: "LUT__3162" port: "I[1]" }
 }
net {
	name: "n2003"
	terminal	{ cell: "LUT__3161" port: "O" }
	terminal	{ cell: "LUT__3162" port: "I[2]" }
 }
net {
	name: "n2004"
	terminal	{ cell: "LUT__3162" port: "O" }
	terminal	{ cell: "LUT__3165" port: "I[0]" }
 }
net {
	name: "n1999"
	terminal	{ cell: "LUT__3139" port: "O" }
	terminal	{ cell: "LUT__3140" port: "I[2]" }
 }
net {
	name: "n1997"
	terminal	{ cell: "LUT__3137" port: "O" }
	terminal	{ cell: "LUT__3138" port: "I[1]" }
 }
net {
	name: "n1996"
	terminal	{ cell: "LUT__3136" port: "O" }
	terminal	{ cell: "LUT__3137" port: "I[3]" }
 }
net {
	name: "n1995"
	terminal	{ cell: "LUT__3135" port: "O" }
	terminal	{ cell: "LUT__3137" port: "I[2]" }
 }
net {
	name: "n1994"
	terminal	{ cell: "LUT__3134" port: "O" }
	terminal	{ cell: "LUT__3137" port: "I[1]" }
 }
net {
	name: "n1984"
	terminal	{ cell: "LUT__3121" port: "O" }
	terminal	{ cell: "LUT__3127" port: "I[2]" }
	terminal	{ cell: "LUT__3123" port: "I[3]" }
 }
net {
	name: "n1989"
	terminal	{ cell: "LUT__3126" port: "O" }
	terminal	{ cell: "LUT__3127" port: "I[3]" }
 }
net {
	name: "n1987"
	terminal	{ cell: "LUT__3124" port: "O" }
	terminal	{ cell: "LUT__3125" port: "I[0]" }
 }
net {
	name: "n1985"
	terminal	{ cell: "LUT__3122" port: "O" }
	terminal	{ cell: "LUT__3123" port: "I[2]" }
 }
net {
	name: "n1986"
	terminal	{ cell: "LUT__3123" port: "O" }
	terminal	{ cell: "LUT__3125" port: "I[3]" }
 }
net {
	name: "n1983"
	terminal	{ cell: "LUT__3120" port: "O" }
	terminal	{ cell: "LUT__3121" port: "I[1]" }
 }
net {
	name: "n1982"
	terminal	{ cell: "LUT__3119" port: "O" }
	terminal	{ cell: "LUT__3121" port: "I[0]" }
 }
net {
	name: "n1980"
	terminal	{ cell: "LUT__3089" port: "O" }
	terminal	{ cell: "LUT__3090" port: "I[0]" }
 }
net {
	name: "n1976"
	terminal	{ cell: "LUT__3077" port: "O" }
	terminal	{ cell: "LUT__3078" port: "I[1]" }
 }
net {
	name: "n1973"
	terminal	{ cell: "LUT__3073" port: "O" }
	terminal	{ cell: "LUT__3074" port: "I[1]" }
 }
net {
	name: "n1972"
	terminal	{ cell: "LUT__3072" port: "O" }
	terminal	{ cell: "LUT__3074" port: "I[3]" }
 }
net {
	name: "n1968"
	terminal	{ cell: "LUT__3066" port: "O" }
	terminal	{ cell: "LUT__3067" port: "I[2]" }
 }
net {
	name: "n1966"
	terminal	{ cell: "LUT__3063" port: "O" }
	terminal	{ cell: "LUT__3064" port: "I[2]" }
 }
net {
	name: "n1964"
	terminal	{ cell: "LUT__3060" port: "O" }
	terminal	{ cell: "LUT__3061" port: "I[2]" }
 }
net {
	name: "n1962"
	terminal	{ cell: "LUT__3057" port: "O" }
	terminal	{ cell: "LUT__3058" port: "I[2]" }
 }
net {
	name: "n1960"
	terminal	{ cell: "LUT__3054" port: "O" }
	terminal	{ cell: "LUT__3055" port: "I[2]" }
 }
net {
	name: "n1958"
	terminal	{ cell: "LUT__3051" port: "O" }
	terminal	{ cell: "LUT__3052" port: "I[2]" }
 }
net {
	name: "n1956"
	terminal	{ cell: "LUT__3048" port: "O" }
	terminal	{ cell: "LUT__3049" port: "I[2]" }
 }
net {
	name: "n1954"
	terminal	{ cell: "LUT__3045" port: "O" }
	terminal	{ cell: "LUT__3046" port: "I[2]" }
 }
net {
	name: "n1952"
	terminal	{ cell: "LUT__3042" port: "O" }
	terminal	{ cell: "LUT__3043" port: "I[2]" }
 }
net {
	name: "n1950"
	terminal	{ cell: "LUT__3039" port: "O" }
	terminal	{ cell: "LUT__3040" port: "I[2]" }
 }
net {
	name: "n1948"
	terminal	{ cell: "LUT__3036" port: "O" }
	terminal	{ cell: "LUT__3037" port: "I[2]" }
 }
net {
	name: "n1946"
	terminal	{ cell: "LUT__3033" port: "O" }
	terminal	{ cell: "LUT__3034" port: "I[2]" }
 }
net {
	name: "n1944"
	terminal	{ cell: "LUT__3030" port: "O" }
	terminal	{ cell: "LUT__3031" port: "I[2]" }
 }
net {
	name: "n1942"
	terminal	{ cell: "LUT__3027" port: "O" }
	terminal	{ cell: "LUT__3028" port: "I[2]" }
 }
net {
	name: "n1940"
	terminal	{ cell: "LUT__3024" port: "O" }
	terminal	{ cell: "LUT__3025" port: "I[2]" }
 }
net {
	name: "n1938"
	terminal	{ cell: "LUT__3021" port: "O" }
	terminal	{ cell: "LUT__3022" port: "I[2]" }
 }
net {
	name: "n1936"
	terminal	{ cell: "LUT__3018" port: "O" }
	terminal	{ cell: "LUT__3019" port: "I[2]" }
 }
net {
	name: "n1934"
	terminal	{ cell: "LUT__3015" port: "O" }
	terminal	{ cell: "LUT__3016" port: "I[2]" }
 }
net {
	name: "n1932"
	terminal	{ cell: "LUT__3012" port: "O" }
	terminal	{ cell: "LUT__3013" port: "I[2]" }
 }
net {
	name: "n1930"
	terminal	{ cell: "LUT__3009" port: "O" }
	terminal	{ cell: "LUT__3010" port: "I[2]" }
 }
net {
	name: "n1928"
	terminal	{ cell: "LUT__3006" port: "O" }
	terminal	{ cell: "LUT__3007" port: "I[2]" }
 }
net {
	name: "n1926"
	terminal	{ cell: "LUT__3003" port: "O" }
	terminal	{ cell: "LUT__3004" port: "I[2]" }
 }
net {
	name: "n1924"
	terminal	{ cell: "LUT__3000" port: "O" }
	terminal	{ cell: "LUT__3001" port: "I[2]" }
 }
net {
	name: "n1922"
	terminal	{ cell: "LUT__2997" port: "O" }
	terminal	{ cell: "LUT__2998" port: "I[2]" }
 }
net {
	name: "n1920"
	terminal	{ cell: "LUT__2994" port: "O" }
	terminal	{ cell: "LUT__2995" port: "I[2]" }
 }
net {
	name: "n1918"
	terminal	{ cell: "LUT__2991" port: "O" }
	terminal	{ cell: "LUT__2992" port: "I[2]" }
 }
net {
	name: "n1916"
	terminal	{ cell: "LUT__2988" port: "O" }
	terminal	{ cell: "LUT__2989" port: "I[2]" }
 }
net {
	name: "n1914"
	terminal	{ cell: "LUT__2985" port: "O" }
	terminal	{ cell: "LUT__2986" port: "I[2]" }
 }
net {
	name: "n1912"
	terminal	{ cell: "LUT__2982" port: "O" }
	terminal	{ cell: "LUT__2983" port: "I[2]" }
 }
net {
	name: "n1910"
	terminal	{ cell: "LUT__2979" port: "O" }
	terminal	{ cell: "LUT__2980" port: "I[2]" }
 }
net {
	name: "n1908"
	terminal	{ cell: "LUT__2976" port: "O" }
	terminal	{ cell: "LUT__2977" port: "I[2]" }
 }
net {
	name: "n1906"
	terminal	{ cell: "LUT__2973" port: "O" }
	terminal	{ cell: "LUT__2974" port: "I[2]" }
 }
net {
	name: "n1904"
	terminal	{ cell: "LUT__2970" port: "O" }
	terminal	{ cell: "LUT__2971" port: "I[2]" }
 }
net {
	name: "n1902"
	terminal	{ cell: "LUT__2967" port: "O" }
	terminal	{ cell: "LUT__2968" port: "I[2]" }
 }
net {
	name: "n1900"
	terminal	{ cell: "LUT__2964" port: "O" }
	terminal	{ cell: "LUT__2965" port: "I[2]" }
 }
net {
	name: "n1898"
	terminal	{ cell: "LUT__2961" port: "O" }
	terminal	{ cell: "LUT__2962" port: "I[2]" }
 }
net {
	name: "n1896"
	terminal	{ cell: "LUT__2958" port: "O" }
	terminal	{ cell: "LUT__2959" port: "I[2]" }
 }
net {
	name: "n1993"
	terminal	{ cell: "LUT__3133" port: "O" }
	terminal	{ cell: "LUT__3137" port: "I[0]" }
 }
net {
	name: "n1894"
	terminal	{ cell: "LUT__2955" port: "O" }
	terminal	{ cell: "LUT__2956" port: "I[2]" }
 }
net {
	name: "n1892"
	terminal	{ cell: "LUT__2952" port: "O" }
	terminal	{ cell: "LUT__2953" port: "I[2]" }
 }
net {
	name: "n1891"
	terminal	{ cell: "LUT__2951" port: "O" }
	terminal	{ cell: "LUT__2952" port: "I[2]" }
 }
net {
	name: "n1889"
	terminal	{ cell: "LUT__2948" port: "O" }
	terminal	{ cell: "LUT__2949" port: "I[2]" }
 }
net {
	name: "n1888"
	terminal	{ cell: "LUT__2947" port: "O" }
	terminal	{ cell: "LUT__2948" port: "I[2]" }
 }
net {
	name: "n1886"
	terminal	{ cell: "LUT__2944" port: "O" }
	terminal	{ cell: "LUT__2945" port: "I[2]" }
 }
net {
	name: "n1885"
	terminal	{ cell: "LUT__2943" port: "O" }
	terminal	{ cell: "LUT__2944" port: "I[2]" }
 }
net {
	name: "n1883"
	terminal	{ cell: "LUT__2940" port: "O" }
	terminal	{ cell: "LUT__2941" port: "I[2]" }
 }
net {
	name: "n1882"
	terminal	{ cell: "LUT__2939" port: "O" }
	terminal	{ cell: "LUT__2940" port: "I[2]" }
 }
net {
	name: "n1880"
	terminal	{ cell: "LUT__2936" port: "O" }
	terminal	{ cell: "LUT__2937" port: "I[2]" }
 }
net {
	name: "n1879"
	terminal	{ cell: "LUT__2935" port: "O" }
	terminal	{ cell: "LUT__2936" port: "I[2]" }
 }
net {
	name: "n1877"
	terminal	{ cell: "LUT__2932" port: "O" }
	terminal	{ cell: "LUT__2933" port: "I[2]" }
 }
net {
	name: "n1876"
	terminal	{ cell: "LUT__2931" port: "O" }
	terminal	{ cell: "LUT__2932" port: "I[2]" }
 }
net {
	name: "n1874"
	terminal	{ cell: "LUT__2928" port: "O" }
	terminal	{ cell: "LUT__2929" port: "I[2]" }
 }
net {
	name: "n1873"
	terminal	{ cell: "LUT__2927" port: "O" }
	terminal	{ cell: "LUT__2928" port: "I[2]" }
 }
net {
	name: "n2015"
	terminal	{ cell: "LUT__3173" port: "O" }
	terminal	{ cell: "LUT__3177" port: "I[0]" }
 }
net {
	name: "n1871"
	terminal	{ cell: "LUT__2924" port: "O" }
	terminal	{ cell: "LUT__2925" port: "I[2]" }
 }
net {
	name: "n1870"
	terminal	{ cell: "LUT__2923" port: "O" }
	terminal	{ cell: "LUT__2924" port: "I[2]" }
 }
net {
	name: "n1868"
	terminal	{ cell: "LUT__2920" port: "O" }
	terminal	{ cell: "LUT__2921" port: "I[2]" }
 }
net {
	name: "n1867"
	terminal	{ cell: "LUT__2919" port: "O" }
	terminal	{ cell: "LUT__2920" port: "I[2]" }
 }
net {
	name: "n1865"
	terminal	{ cell: "LUT__2916" port: "O" }
	terminal	{ cell: "LUT__2917" port: "I[2]" }
 }
net {
	name: "n1864"
	terminal	{ cell: "LUT__2915" port: "O" }
	terminal	{ cell: "LUT__2916" port: "I[2]" }
 }
net {
	name: "n1862"
	terminal	{ cell: "LUT__2912" port: "O" }
	terminal	{ cell: "LUT__2913" port: "I[2]" }
 }
net {
	name: "n1861"
	terminal	{ cell: "LUT__2911" port: "O" }
	terminal	{ cell: "LUT__2912" port: "I[2]" }
 }
net {
	name: "n1859"
	terminal	{ cell: "LUT__2908" port: "O" }
	terminal	{ cell: "LUT__2909" port: "I[2]" }
 }
net {
	name: "n1858"
	terminal	{ cell: "LUT__2907" port: "O" }
	terminal	{ cell: "LUT__2908" port: "I[2]" }
 }
net {
	name: "n1856"
	terminal	{ cell: "LUT__2904" port: "O" }
	terminal	{ cell: "LUT__2905" port: "I[2]" }
 }
net {
	name: "n1855"
	terminal	{ cell: "LUT__2903" port: "O" }
	terminal	{ cell: "LUT__2904" port: "I[2]" }
 }
net {
	name: "n1853"
	terminal	{ cell: "LUT__2900" port: "O" }
	terminal	{ cell: "LUT__2901" port: "I[2]" }
 }
net {
	name: "n1852"
	terminal	{ cell: "LUT__2899" port: "O" }
	terminal	{ cell: "LUT__2900" port: "I[2]" }
 }
net {
	name: "n1850"
	terminal	{ cell: "LUT__2896" port: "O" }
	terminal	{ cell: "LUT__2897" port: "I[2]" }
 }
net {
	name: "n1849"
	terminal	{ cell: "LUT__2895" port: "O" }
	terminal	{ cell: "LUT__2896" port: "I[2]" }
 }
net {
	name: "n1847"
	terminal	{ cell: "LUT__2892" port: "O" }
	terminal	{ cell: "LUT__2893" port: "I[2]" }
 }
net {
	name: "n1846"
	terminal	{ cell: "LUT__2891" port: "O" }
	terminal	{ cell: "LUT__2892" port: "I[2]" }
 }
net {
	name: "n1844"
	terminal	{ cell: "LUT__2888" port: "O" }
	terminal	{ cell: "LUT__2889" port: "I[2]" }
 }
net {
	name: "n1843"
	terminal	{ cell: "LUT__2887" port: "O" }
	terminal	{ cell: "LUT__2888" port: "I[2]" }
 }
