# //  ModelSim SE-64 10.5b May 21 2016
# //
# //  Copyright 1991-2016 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim SE-64 and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do sim.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim SE-64 vcom 10.5b Compiler 2016.05 May 21 2016
# Start time: 11:01:46 on Oct 04,2016
# vcom -reportprogress 300 -93 -work work ../../src/toplevelcount.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity toplevelcount
# ** Error: ../../src/toplevelcount.vhd(13): near ")": (vcom-1576) expecting IDENTIFIER.
# End time: 11:01:46 on Oct 04,2016, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: c:/software/mentorgraphics/win64/vcom failed.
# Error in macro ./sim.do line 2
# c:/software/mentorgraphics/win64/vcom failed.
#     while executing
# "vcom -93 -work work ../../src/toplevelcount.vhd"
do sim.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim SE-64 vcom 10.5b Compiler 2016.05 May 21 2016
# Start time: 11:02:22 on Oct 04,2016
# vcom -reportprogress 300 -93 -work work ../../src/toplevelcount.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity toplevelcount
# ** Error: ../../src/toplevelcount.vhd(13): near "end": (vcom-1576) expecting IDENTIFIER.
# End time: 11:02:22 on Oct 04,2016, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: c:/software/mentorgraphics/win64/vcom failed.
# Error in macro ./sim.do line 2
# c:/software/mentorgraphics/win64/vcom failed.
#     while executing
# "vcom -93 -work work ../../src/toplevelcount.vhd"
do sim.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim SE-64 vcom 10.5b Compiler 2016.05 May 21 2016
# Start time: 11:03:11 on Oct 04,2016
# vcom -reportprogress 300 -93 -work work ../../src/toplevelcount.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity toplevelcount
# ** Error: ../../src/toplevelcount.vhd(13): near ")": (vcom-1576) expecting IDENTIFIER.
# End time: 11:03:11 on Oct 04,2016, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: c:/software/mentorgraphics/win64/vcom failed.
# Error in macro ./sim.do line 2
# c:/software/mentorgraphics/win64/vcom failed.
#     while executing
# "vcom -93 -work work ../../src/toplevelcount.vhd"
do sim.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim SE-64 vcom 10.5b Compiler 2016.05 May 21 2016
# Start time: 11:03:32 on Oct 04,2016
# vcom -reportprogress 300 -93 -work work ../../src/toplevelcount.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity toplevelcount
# ** Error: ../../src/toplevelcount.vhd(14): Labels do not match: 'toplevelcount' and 'toplevcount'.
# ** Error: ../../src/toplevelcount.vhd(14): VHDL Compiler exiting
# End time: 11:03:33 on Oct 04,2016, Elapsed time: 0:00:01
# Errors: 2, Warnings: 0
# ** Error: c:/software/mentorgraphics/win64/vcom failed.
# Error in macro ./sim.do line 2
# c:/software/mentorgraphics/win64/vcom failed.
#     while executing
# "vcom -93 -work work ../../src/toplevelcount.vhd"
do sim.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim SE-64 vcom 10.5b Compiler 2016.05 May 21 2016
# Start time: 11:04:32 on Oct 04,2016
# vcom -reportprogress 300 -93 -work work ../../src/toplevelcount.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity toplevelcount
# ** Error: ../../src/toplevelcount.vhd(14): Labels do not match: 'toplevelcount' and 'toplevcount'.
# ** Error: ../../src/toplevelcount.vhd(14): VHDL Compiler exiting
# End time: 11:04:32 on Oct 04,2016, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: c:/software/mentorgraphics/win64/vcom failed.
# Error in macro ./sim.do line 2
# c:/software/mentorgraphics/win64/vcom failed.
#     while executing
# "vcom -93 -work work ../../src/toplevelcount.vhd"
do sim.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim SE-64 vcom 10.5b Compiler 2016.05 May 21 2016
# Start time: 11:04:42 on Oct 04,2016
# vcom -reportprogress 300 -93 -work work ../../src/toplevelcount.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity toplevelcount
# -- Compiling architecture arch of toplevelcount
# ** Error: ../../src/toplevelcount.vhd(53): (vcom-1136) Unknown identifier "sum_sig".
# ** Error: ../../src/toplevelcount.vhd(63): (vcom-1136) Unknown identifier "sum_sig".
# ** Error: ../../src/toplevelcount.vhd(69): near "clk": (vcom-1576) expecting ',' or ')'.
# End time: 11:04:42 on Oct 04,2016, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# ** Error: c:/software/mentorgraphics/win64/vcom failed.
# Error in macro ./sim.do line 2
# c:/software/mentorgraphics/win64/vcom failed.
#     while executing
# "vcom -93 -work work ../../src/toplevelcount.vhd"
do sim.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim SE-64 vcom 10.5b Compiler 2016.05 May 21 2016
# Start time: 11:06:28 on Oct 04,2016
# vcom -reportprogress 300 -93 -work work ../../src/toplevelcount.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity toplevelcount
# -- Compiling architecture arch of toplevelcount
# ** Error: ../../src/toplevelcount.vhd(17): (vcom-1136) Unknown identifier "bits".
# ** Error: ../../src/toplevelcount.vhd(17): ** Error: (vcom-1591) Bad expression in left bound of range expression.
# ** Error: ../../src/toplevelcount.vhd(17): Type error in range expression.
# ** Error: ../../src/toplevelcount.vhd(19): near "component": (vcom-1576) expecting ';'.
# End time: 11:06:28 on Oct 04,2016, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
# ** Error: c:/software/mentorgraphics/win64/vcom failed.
# Error in macro ./sim.do line 2
# c:/software/mentorgraphics/win64/vcom failed.
#     while executing
# "vcom -93 -work work ../../src/toplevelcount.vhd"
do sim.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim SE-64 vcom 10.5b Compiler 2016.05 May 21 2016
# Start time: 11:07:15 on Oct 04,2016
# vcom -reportprogress 300 -93 -work work ../../src/toplevelcount.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity toplevelcount
# -- Compiling architecture arch of toplevelcount
# ** Error: ../../src/toplevelcount.vhd(19): near "component": (vcom-1576) expecting ';'.
# End time: 11:07:15 on Oct 04,2016, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: c:/software/mentorgraphics/win64/vcom failed.
# Error in macro ./sim.do line 2
# c:/software/mentorgraphics/win64/vcom failed.
#     while executing
# "vcom -93 -work work ../../src/toplevelcount.vhd"
do sim.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim SE-64 vcom 10.5b Compiler 2016.05 May 21 2016
# Start time: 11:07:27 on Oct 04,2016
# vcom -reportprogress 300 -93 -work work ../../src/toplevelcount.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity toplevelcount
# -- Compiling architecture arch of toplevelcount
# ** Error: ../../src/toplevelcount.vhd(64): Signal "sum_sig" is type ieee.std_logic_1164.STD_LOGIC_VECTOR; expecting type ieee.std_logic_1164.STD_LOGIC.
# ** Error: ../../src/toplevelcount.vhd(70): near "clk": (vcom-1576) expecting ',' or ')'.
# End time: 11:07:27 on Oct 04,2016, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: c:/software/mentorgraphics/win64/vcom failed.
# Error in macro ./sim.do line 2
# c:/software/mentorgraphics/win64/vcom failed.
#     while executing
# "vcom -93 -work work ../../src/toplevelcount.vhd"
do sim.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim SE-64 vcom 10.5b Compiler 2016.05 May 21 2016
# Start time: 11:21:14 on Oct 04,2016
# vcom -reportprogress 300 -93 -work work ../../src/toplevelcount.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity toplevelcount
# -- Compiling architecture arch of toplevelcount
# ** Error: ../../src/toplevelcount.vhd(18): (vcom-1294) Declaration with designator "enable" already exists in this region.
# ** =====> Prior declaration of "enable" is at ../../src/toplevelcount.vhd(10).
# ** Error: ../../src/toplevelcount.vhd(75): near "sumreg": (vcom-1576) expecting ';'.
# End time: 11:21:14 on Oct 04,2016, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: c:/software/mentorgraphics/win64/vcom failed.
# Error in macro ./sim.do line 2
# c:/software/mentorgraphics/win64/vcom failed.
#     while executing
# "vcom -93 -work work ../../src/toplevelcount.vhd"
do sim.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim SE-64 vcom 10.5b Compiler 2016.05 May 21 2016
# Start time: 11:21:44 on Oct 04,2016
# vcom -reportprogress 300 -93 -work work ../../src/toplevelcount.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity toplevelcount
# -- Compiling architecture arch of toplevelcount
# ** Error: ../../src/toplevelcount.vhd(75): near "sumreg": (vcom-1576) expecting ';'.
# End time: 11:21:44 on Oct 04,2016, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: c:/software/mentorgraphics/win64/vcom failed.
# Error in macro ./sim.do line 2
# c:/software/mentorgraphics/win64/vcom failed.
#     while executing
# "vcom -93 -work work ../../src/toplevelcount.vhd"
do sim.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim SE-64 vcom 10.5b Compiler 2016.05 May 21 2016
# Start time: 11:22:29 on Oct 04,2016
# vcom -reportprogress 300 -93 -work work ../../src/toplevelcount.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity toplevelcount
# -- Compiling architecture arch of toplevelcount
# ** Error: ../../src/toplevelcount.vhd(75): near "process": (vcom-1576) expecting == or '+' or '-' or '&'.
# End time: 11:22:29 on Oct 04,2016, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: c:/software/mentorgraphics/win64/vcom failed.
# Error in macro ./sim.do line 2
# c:/software/mentorgraphics/win64/vcom failed.
#     while executing
# "vcom -93 -work work ../../src/toplevelcount.vhd"
do sim.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim SE-64 vcom 10.5b Compiler 2016.05 May 21 2016
# Start time: 11:23:24 on Oct 04,2016
# vcom -reportprogress 300 -93 -work work ../../src/toplevelcount.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity toplevelcount
# -- Compiling architecture arch of toplevelcount
# ** Error: ../../src/toplevelcount.vhd(76): near "std_logic_vector": (vcom-1576) expecting ':'.
# ** Error: ../../src/toplevelcount.vhd(78): (vcom-1581) No feasible entries for infix operator '='.
# ** Error: ../../src/toplevelcount.vhd(78): Type error resolving infix expression "=" as type std.STANDARD.BOOLEAN.
# ** Error: ../../src/toplevelcount.vhd(80): (vcom-1581) No feasible entries for infix operator '='.
# ** Error: ../../src/toplevelcount.vhd(80): Type error resolving infix expression "=" as type std.STANDARD.BOOLEAN.
# ** Error: ../../src/toplevelcount.vhd(80): near "|": (vcom-1576) expecting THEN.
# End time: 11:23:24 on Oct 04,2016, Elapsed time: 0:00:00
# Errors: 6, Warnings: 0
# ** Error: c:/software/mentorgraphics/win64/vcom failed.
# Error in macro ./sim.do line 2
# c:/software/mentorgraphics/win64/vcom failed.
#     while executing
# "vcom -93 -work work ../../src/toplevelcount.vhd"
do sim.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim SE-64 vcom 10.5b Compiler 2016.05 May 21 2016
# Start time: 11:26:53 on Oct 04,2016
# vcom -reportprogress 300 -93 -work work ../../src/toplevelcount.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity toplevelcount
# -- Compiling architecture arch of toplevelcount
# ** Error: ../../src/toplevelcount.vhd(78): (vcom-1581) No feasible entries for infix operator '='.
# ** Error: ../../src/toplevelcount.vhd(78): Type error resolving infix expression "=" as type std.STANDARD.BOOLEAN.
# ** Error: ../../src/toplevelcount.vhd(80): (vcom-1581) No feasible entries for infix operator '='.
# ** Error: ../../src/toplevelcount.vhd(80): Type error resolving infix expression "=" as type std.STANDARD.BOOLEAN.
# ** Error: ../../src/toplevelcount.vhd(80): near "|": (vcom-1576) expecting THEN.
# End time: 11:26:53 on Oct 04,2016, Elapsed time: 0:00:00
# Errors: 5, Warnings: 0
# ** Error: c:/software/mentorgraphics/win64/vcom failed.
# Error in macro ./sim.do line 2
# c:/software/mentorgraphics/win64/vcom failed.
#     while executing
# "vcom -93 -work work ../../src/toplevelcount.vhd"
do sim.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim SE-64 vcom 10.5b Compiler 2016.05 May 21 2016
# Start time: 11:27:14 on Oct 04,2016
# vcom -reportprogress 300 -93 -work work ../../src/toplevelcount.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity toplevelcount
# -- Compiling architecture arch of toplevelcount
# ** Error: ../../src/toplevelcount.vhd(77): (vcom-1581) No feasible entries for infix operator '='.
# ** Error: ../../src/toplevelcount.vhd(77): Type error resolving infix expression "=" as type std.STANDARD.BOOLEAN.
# ** Error: ../../src/toplevelcount.vhd(79): near "=": syntax error
# End time: 11:27:14 on Oct 04,2016, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# ** Error: c:/software/mentorgraphics/win64/vcom failed.
# Error in macro ./sim.do line 2
# c:/software/mentorgraphics/win64/vcom failed.
#     while executing
# "vcom -93 -work work ../../src/toplevelcount.vhd"
do sim.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim SE-64 vcom 10.5b Compiler 2016.05 May 21 2016
# Start time: 11:28:28 on Oct 04,2016
# vcom -reportprogress 300 -93 -work work ../../src/toplevelcount.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity toplevelcount
# -- Compiling architecture arch of toplevelcount
# ** Error: ../../src/toplevelcount.vhd(79): near "|": (vcom-1576) expecting THEN.
# End time: 11:28:29 on Oct 04,2016, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
# ** Error: c:/software/mentorgraphics/win64/vcom failed.
# Error in macro ./sim.do line 2
# c:/software/mentorgraphics/win64/vcom failed.
#     while executing
# "vcom -93 -work work ../../src/toplevelcount.vhd"
do sim.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim SE-64 vcom 10.5b Compiler 2016.05 May 21 2016
# Start time: 11:29:46 on Oct 04,2016
# vcom -reportprogress 300 -93 -work work ../../src/toplevelcount.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity toplevelcount
# -- Compiling architecture arch of toplevelcount
# ** Error: ../../src/toplevelcount.vhd(80): Cannot read output "sum".
# 	VHDL 2008 allows reading outputs.
# 	This facility is enabled by compiling with -2008.
# ** Error: ../../src/toplevelcount.vhd(83): near "EOF": syntax error
# End time: 11:29:46 on Oct 04,2016, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: c:/software/mentorgraphics/win64/vcom failed.
# Error in macro ./sim.do line 2
# c:/software/mentorgraphics/win64/vcom failed.
#     while executing
# "vcom -93 -work work ../../src/toplevelcount.vhd"
do sim.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim SE-64 vcom 10.5b Compiler 2016.05 May 21 2016
# Start time: 11:30:24 on Oct 04,2016
# vcom -reportprogress 300 -93 -work work ../../src/toplevelcount.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity toplevelcount
# -- Compiling architecture arch of toplevelcount
# ** Error: ../../src/toplevelcount.vhd(83): near "EOF": syntax error
# End time: 11:30:24 on Oct 04,2016, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: c:/software/mentorgraphics/win64/vcom failed.
# Error in macro ./sim.do line 2
# c:/software/mentorgraphics/win64/vcom failed.
#     while executing
# "vcom -93 -work work ../../src/toplevelcount.vhd"
do sim.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim SE-64 vcom 10.5b Compiler 2016.05 May 21 2016
# Start time: 11:30:56 on Oct 04,2016
# vcom -reportprogress 300 -93 -work work ../../src/toplevelcount.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity toplevelcount
# -- Compiling architecture arch of toplevelcount
# End time: 11:30:56 on Oct 04,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5b Compiler 2016.05 May 21 2016
# Start time: 11:30:56 on Oct 04,2016
# vcom -reportprogress 300 -93 -work work ../src/toplevelcount_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity toplevcount_tb
# -- Compiling architecture arch of toplevcount_tb
# ** Error: ../src/toplevelcount_tb.vhd(20): near ")": (vcom-1576) expecting IDENTIFIER.
# End time: 11:30:56 on Oct 04,2016, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: c:/software/mentorgraphics/win64/vcom failed.
# Error in macro ./sim.do line 3
# c:/software/mentorgraphics/win64/vcom failed.
#     while executing
# "vcom -93 -work work ../src/toplevelcount_tb.vhd"
do sim.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim SE-64 vcom 10.5b Compiler 2016.05 May 21 2016
# Start time: 11:31:26 on Oct 04,2016
# vcom -reportprogress 300 -93 -work work ../../src/toplevelcount.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity toplevelcount
# -- Compiling architecture arch of toplevelcount
# End time: 11:31:26 on Oct 04,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5b Compiler 2016.05 May 21 2016
# Start time: 11:31:26 on Oct 04,2016
# vcom -reportprogress 300 -93 -work work ../src/toplevelcount_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity toplevcount_tb
# -- Compiling architecture arch of toplevcount_tb
# ** Warning: ../src/toplevelcount_tb.vhd(24): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Error: ../src/toplevelcount_tb.vhd(52): (vcom-1136) Unknown identifier "enable".
# ** Error: ../src/toplevelcount_tb.vhd(53): (vcom-1136) Unknown identifier "seven_seg_out".
# ** Error: ../src/toplevelcount_tb.vhd(54): (vcom-1136) Unknown identifier "sum".
# ** Error: ../src/toplevelcount_tb.vhd(56): VHDL Compiler exiting
# End time: 11:31:26 on Oct 04,2016, Elapsed time: 0:00:00
# Errors: 4, Warnings: 1
# ** Error: c:/software/mentorgraphics/win64/vcom failed.
# Error in macro ./sim.do line 3
# c:/software/mentorgraphics/win64/vcom failed.
#     while executing
# "vcom -93 -work work ../src/toplevelcount_tb.vhd"
do sim.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim SE-64 vcom 10.5b Compiler 2016.05 May 21 2016
# Start time: 11:31:48 on Oct 04,2016
# vcom -reportprogress 300 -93 -work work ../../src/toplevelcount.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity toplevelcount
# -- Compiling architecture arch of toplevelcount
# End time: 11:31:48 on Oct 04,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5b Compiler 2016.05 May 21 2016
# Start time: 11:31:48 on Oct 04,2016
# vcom -reportprogress 300 -93 -work work ../src/toplevelcount_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity toplevcount_tb
# -- Compiling architecture arch of toplevcount_tb
# ** Warning: ../src/toplevelcount_tb.vhd(24): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Error: ../src/toplevelcount_tb.vhd(52): (vcom-1136) Unknown identifier "enable".
# ** Error: ../src/toplevelcount_tb.vhd(53): (vcom-1136) Unknown identifier "seven_seg_out".
# ** Error: ../src/toplevelcount_tb.vhd(54): (vcom-1136) Unknown identifier "sum".
# ** Error: ../src/toplevelcount_tb.vhd(52): (vcom-1484) Unknown formal identifier "enable".
# ** Error: ../src/toplevelcount_tb.vhd(56): VHDL Compiler exiting
# End time: 11:31:48 on Oct 04,2016, Elapsed time: 0:00:00
# Errors: 5, Warnings: 1
# ** Error: c:/software/mentorgraphics/win64/vcom failed.
# Error in macro ./sim.do line 3
# c:/software/mentorgraphics/win64/vcom failed.
#     while executing
# "vcom -93 -work work ../src/toplevelcount_tb.vhd"
do sim.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim SE-64 vcom 10.5b Compiler 2016.05 May 21 2016
# Start time: 11:32:38 on Oct 04,2016
# vcom -reportprogress 300 -93 -work work ../../src/toplevelcount.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity toplevelcount
# -- Compiling architecture arch of toplevelcount
# End time: 11:32:38 on Oct 04,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5b Compiler 2016.05 May 21 2016
# Start time: 11:32:38 on Oct 04,2016
# vcom -reportprogress 300 -93 -work work ../src/toplevelcount_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity toplevcount_tb
# -- Compiling architecture arch of toplevcount_tb
# ** Warning: ../src/toplevelcount_tb.vhd(24): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Error: ../src/toplevelcount_tb.vhd(53): (vcom-1136) Unknown identifier "seven_seg_out".
# ** Error: ../src/toplevelcount_tb.vhd(54): (vcom-1136) Unknown identifier "sum".
# ** Error: ../src/toplevelcount_tb.vhd(56): VHDL Compiler exiting
# End time: 11:32:38 on Oct 04,2016, Elapsed time: 0:00:00
# Errors: 3, Warnings: 1
# ** Error: c:/software/mentorgraphics/win64/vcom failed.
# Error in macro ./sim.do line 3
# c:/software/mentorgraphics/win64/vcom failed.
#     while executing
# "vcom -93 -work work ../src/toplevelcount_tb.vhd"
do sim.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim SE-64 vcom 10.5b Compiler 2016.05 May 21 2016
# Start time: 11:36:40 on Oct 04,2016
# vcom -reportprogress 300 -93 -work work ../../src/toplevelcount.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity toplevelcount
# -- Compiling architecture arch of toplevelcount
# End time: 11:36:41 on Oct 04,2016, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5b Compiler 2016.05 May 21 2016
# Start time: 11:36:41 on Oct 04,2016
# vcom -reportprogress 300 -93 -work work ../src/toplevelcount_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity toplevcount_tb
# -- Compiling architecture arch of toplevcount_tb
# ** Error: ../src/toplevelcount_tb.vhd(53): (vcom-1136) Unknown identifier "seven_seg_out".
# ** Error: ../src/toplevelcount_tb.vhd(54): (vcom-1136) Unknown identifier "sum".
# ** Error: ../src/toplevelcount_tb.vhd(56): VHDL Compiler exiting
# End time: 11:36:41 on Oct 04,2016, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# ** Error: c:/software/mentorgraphics/win64/vcom failed.
# Error in macro ./sim.do line 3
# c:/software/mentorgraphics/win64/vcom failed.
#     while executing
# "vcom -93 -work work ../src/toplevelcount_tb.vhd"
do sim.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim SE-64 vcom 10.5b Compiler 2016.05 May 21 2016
# Start time: 11:40:30 on Oct 04,2016
# vcom -reportprogress 300 -93 -work work ../../src/toplevelcount.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity toplevelcount
# -- Compiling architecture arch of toplevelcount
# End time: 11:40:30 on Oct 04,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5b Compiler 2016.05 May 21 2016
# Start time: 11:40:30 on Oct 04,2016
# vcom -reportprogress 300 -93 -work work ../src/toplevelcount_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity toplevcount_tb
# -- Compiling architecture arch of toplevcount_tb
# ** Error (suppressible): ../src/toplevelcount_tb.vhd(45): (vcom-1141) Identifier "toplevelcount" does not identify a component declaration.
# ** Error: ../src/toplevelcount_tb.vhd(56): VHDL Compiler exiting
# End time: 11:40:30 on Oct 04,2016, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: c:/software/mentorgraphics/win64/vcom failed.
# Error in macro ./sim.do line 3
# c:/software/mentorgraphics/win64/vcom failed.
#     while executing
# "vcom -93 -work work ../src/toplevelcount_tb.vhd"
do sim.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim SE-64 vcom 10.5b Compiler 2016.05 May 21 2016
# Start time: 11:40:48 on Oct 04,2016
# vcom -reportprogress 300 -93 -work work ../../src/toplevelcount.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity toplevelcount
# -- Compiling architecture arch of toplevelcount
# End time: 11:40:48 on Oct 04,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5b Compiler 2016.05 May 21 2016
# Start time: 11:40:48 on Oct 04,2016
# vcom -reportprogress 300 -93 -work work ../src/toplevelcount_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity toplevcount_tb
# -- Compiling architecture arch of toplevcount_tb
# ** Error: ../src/toplevelcount_tb.vhd(53): (vcom-1136) Unknown identifier "seven_seg_out".
# ** Error: ../src/toplevelcount_tb.vhd(54): (vcom-1136) Unknown identifier "sum".
# ** Error: ../src/toplevelcount_tb.vhd(56): VHDL Compiler exiting
# End time: 11:40:49 on Oct 04,2016, Elapsed time: 0:00:01
# Errors: 3, Warnings: 0
# ** Error: c:/software/mentorgraphics/win64/vcom failed.
# Error in macro ./sim.do line 3
# c:/software/mentorgraphics/win64/vcom failed.
#     while executing
# "vcom -93 -work work ../src/toplevelcount_tb.vhd"
do sim.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim SE-64 vcom 10.5b Compiler 2016.05 May 21 2016
# Start time: 11:41:15 on Oct 04,2016
# vcom -reportprogress 300 -93 -work work ../../src/toplevelcount.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity toplevelcount
# -- Compiling architecture arch of toplevelcount
# End time: 11:41:15 on Oct 04,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5b Compiler 2016.05 May 21 2016
# Start time: 11:41:16 on Oct 04,2016
# vcom -reportprogress 300 -93 -work work ../src/toplevelcount_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity toplevelcount_tb
# -- Compiling architecture arch of toplevelcount_tb
# ** Error: ../src/toplevelcount_tb.vhd(53): (vcom-1136) Unknown identifier "seven_seg_out".
# ** Error: ../src/toplevelcount_tb.vhd(54): (vcom-1136) Unknown identifier "sum".
# ** Error: ../src/toplevelcount_tb.vhd(56): VHDL Compiler exiting
# End time: 11:41:16 on Oct 04,2016, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# ** Error: c:/software/mentorgraphics/win64/vcom failed.
# Error in macro ./sim.do line 3
# c:/software/mentorgraphics/win64/vcom failed.
#     while executing
# "vcom -93 -work work ../src/toplevelcount_tb.vhd"
do sim.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim SE-64 vcom 10.5b Compiler 2016.05 May 21 2016
# Start time: 11:44:44 on Oct 04,2016
# vcom -reportprogress 300 -93 -work work ../../src/toplevelcount.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity toplevelcount
# -- Compiling architecture arch of toplevelcount
# End time: 11:44:44 on Oct 04,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5b Compiler 2016.05 May 21 2016
# Start time: 11:44:44 on Oct 04,2016
# vcom -reportprogress 300 -93 -work work ../src/toplevelcount_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity toplevelcount_tb
# -- Compiling architecture arch of toplevelcount_tb
# End time: 11:44:45 on Oct 04,2016, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim -novopt seven_seg_tb 
# Start time: 11:44:45 on Oct 04,2016
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.seven_seg_tb(arch)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_signed(body)
# Loading work.seven_seg(arch)
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: mas5058  Hostname: ECTET-1360-09  ProcessID: 30112
#           Attempting to use alternate WLF file "./wlfteiyf1c".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfteiyf1c
# ** Note: ****************** sequential testbench start ****************
#    Time: 0 ns  Iteration: 0  Instance: /seven_seg_tb
# ** Note: ****************** sequential testbench stop ****************
#    Time: 480 ns  Iteration: 0  Instance: /seven_seg_tb
do sim.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim SE-64 vcom 10.5b Compiler 2016.05 May 21 2016
# Start time: 11:50:34 on Oct 04,2016
# vcom -reportprogress 300 -93 -work work ../../src/toplevelcount.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity toplevelcount
# -- Compiling architecture arch of toplevelcount
# End time: 11:50:35 on Oct 04,2016, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5b Compiler 2016.05 May 21 2016
# Start time: 11:50:35 on Oct 04,2016
# vcom -reportprogress 300 -93 -work work ../src/toplevelcount_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity toplevelcount_tb
# -- Compiling architecture arch of toplevelcount_tb
# End time: 11:50:35 on Oct 04,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5b Compiler 2016.05 May 21 2016
# Start time: 11:50:35 on Oct 04,2016
# vcom -reportprogress 300 -93 -work work ../src/generic_adder_beh.vhd 
# ** Error: (vcom-7) Failed to open design unit file "../src/generic_adder_beh.vhd" in read mode.
# No such file or directory. (errno = ENOENT)
# End time: 11:50:35 on Oct 04,2016, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: c:/software/mentorgraphics/win64/vcom failed.
# Error in macro ./sim.do line 4
# c:/software/mentorgraphics/win64/vcom failed.
#     while executing
# "vcom -93 -work work ../src/generic_adder_beh.vhd"
pwd
# S:/Git/College/4-1/hdl/labs/lab3_ssd/counter/sim/script
vcom -93 -work work ../src/generic_adder_beh.vhd
# Model Technology ModelSim SE-64 vcom 10.5b Compiler 2016.05 May 21 2016
# Start time: 11:55:40 on Oct 04,2016
# vcom -reportprogress 300 -93 -work work ../src/generic_adder_beh.vhd 
# ** Error: (vcom-7) Failed to open design unit file "../src/generic_adder_beh.vhd" in read mode.
# No such file or directory. (errno = ENOENT)
# End time: 11:55:41 on Oct 04,2016, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
# c:/software/mentorgraphics/win64/vcom failed.
do sim.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim SE-64 vcom 10.5b Compiler 2016.05 May 21 2016
# Start time: 11:56:47 on Oct 04,2016
# vcom -reportprogress 300 -93 -work work ../../src/toplevelcount.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity toplevelcount
# -- Compiling architecture arch of toplevelcount
# End time: 11:56:47 on Oct 04,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5b Compiler 2016.05 May 21 2016
# Start time: 11:56:48 on Oct 04,2016
# vcom -reportprogress 300 -93 -work work ../../src/generic_adder_beh.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity generic_adder_beh
# -- Compiling architecture beh of generic_adder_beh
# End time: 11:56:48 on Oct 04,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5b Compiler 2016.05 May 21 2016
# Start time: 11:56:48 on Oct 04,2016
# vcom -reportprogress 300 -93 -work work ../../src/generic_counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity generic_counter
# -- Compiling architecture beh of generic_counter
# End time: 11:56:48 on Oct 04,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5b Compiler 2016.05 May 21 2016
# Start time: 11:56:48 on Oct 04,2016
# vcom -reportprogress 300 -93 -work work ../../src/seven_seg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity seven_seg
# -- Compiling architecture arch of seven_seg
# End time: 11:56:49 on Oct 04,2016, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5b Compiler 2016.05 May 21 2016
# Start time: 11:56:49 on Oct 04,2016
# vcom -reportprogress 300 -93 -work work ../src/toplevelcount_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity toplevelcount_tb
# -- Compiling architecture arch of toplevelcount_tb
# End time: 11:56:49 on Oct 04,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 11:56:49 on Oct 04,2016, Elapsed time: 0:12:04
# Errors: 6, Warnings: 3
# vsim -novopt seven_seg_tb 
# Start time: 11:56:50 on Oct 04,2016
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.seven_seg_tb(arch)
# Refreshing S:/Git/College/4-1/hdl/labs/lab3_ssd/counter/sim/script/work.seven_seg(arch)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_signed(body)
# Loading work.seven_seg(arch)
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: mas5058  Hostname: ECTET-1360-09  ProcessID: 30112
#           Attempting to use alternate WLF file "./wlftznfzqh".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftznfzqh
# ** Note: ****************** sequential testbench start ****************
#    Time: 0 ns  Iteration: 0  Instance: /seven_seg_tb
# ** Note: ****************** sequential testbench stop ****************
#    Time: 480 ns  Iteration: 0  Instance: /seven_seg_tb
do sim.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim SE-64 vcom 10.5b Compiler 2016.05 May 21 2016
# Start time: 11:58:44 on Oct 04,2016
# vcom -reportprogress 300 -93 -work work ../../src/toplevelcount.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity toplevelcount
# -- Compiling architecture arch of toplevelcount
# End time: 11:58:44 on Oct 04,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5b Compiler 2016.05 May 21 2016
# Start time: 11:58:44 on Oct 04,2016
# vcom -reportprogress 300 -93 -work work ../../src/generic_adder_beh.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity generic_adder_beh
# -- Compiling architecture beh of generic_adder_beh
# End time: 11:58:45 on Oct 04,2016, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5b Compiler 2016.05 May 21 2016
# Start time: 11:58:45 on Oct 04,2016
# vcom -reportprogress 300 -93 -work work ../../src/generic_counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity generic_counter
# -- Compiling architecture beh of generic_counter
# End time: 11:58:45 on Oct 04,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5b Compiler 2016.05 May 21 2016
# Start time: 11:58:45 on Oct 04,2016
# vcom -reportprogress 300 -93 -work work ../../src/seven_seg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity seven_seg
# -- Compiling architecture arch of seven_seg
# End time: 11:58:45 on Oct 04,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5b Compiler 2016.05 May 21 2016
# Start time: 11:58:45 on Oct 04,2016
# vcom -reportprogress 300 -93 -work work ../src/toplevelcount_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity toplevelcount_tb
# -- Compiling architecture arch of toplevelcount_tb
# End time: 11:58:46 on Oct 04,2016, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 11:58:46 on Oct 04,2016, Elapsed time: 0:01:56
# Errors: 0, Warnings: 3
# vsim -novopt toplevelcount_tb 
# Start time: 11:58:46 on Oct 04,2016
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Loading std.standard
# Refreshing S:/Git/College/4-1/hdl/labs/lab3_ssd/counter/sim/script/work.toplevelcount_tb(arch)
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.toplevelcount_tb(arch)
# Refreshing S:/Git/College/4-1/hdl/labs/lab3_ssd/counter/sim/script/work.toplevelcount(arch)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_signed(body)
# Loading work.toplevelcount(arch)
# Refreshing S:/Git/College/4-1/hdl/labs/lab3_ssd/counter/sim/script/work.generic_adder_beh(beh)
# Loading work.generic_adder_beh(beh)
# Refreshing S:/Git/College/4-1/hdl/labs/lab3_ssd/counter/sim/script/work.generic_counter(beh)
# Loading work.generic_counter(beh)
# Refreshing S:/Git/College/4-1/hdl/labs/lab3_ssd/counter/sim/script/work.seven_seg(arch)
# Loading work.seven_seg(arch)
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: mas5058  Hostname: ECTET-1360-09  ProcessID: 30112
#           Attempting to use alternate WLF file "./wlftfbhi23".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftfbhi23
# ** Error: (vish-4014) No objects found matching '/seven_seg_tb/output'.
# Executing ONERROR command at macro ./wave.do line 16
# ** Error: (vish-4014) No objects found matching '/seven_seg_tb/clk'.
# Executing ONERROR command at macro ./wave.do line 18
# ** Error: (vish-4014) No objects found matching '/seven_seg_tb/reset'.
# Executing ONERROR command at macro ./wave.do line 20
# ** Error: (vish-4014) No objects found matching '/seven_seg_tb/bcd'.
# Executing ONERROR command at macro ./wave.do line 22
# ** Error: (vish-4014) No objects found matching '/seven_seg_tb/period'.
# Executing ONERROR command at macro ./wave.do line 24
add wave -position end  sim:/toplevelcount_tb/output
add wave -position end  sim:/toplevelcount_tb/clk
add wave -position end  sim:/toplevelcount_tb/reset
add wave -position end  sim:/toplevelcount_tb/seven_seg_out
add wave -position end  sim:/toplevelcount_tb/sum
add wave -position end  sim:/toplevelcount_tb/period
do sim.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim SE-64 vcom 10.5b Compiler 2016.05 May 21 2016
# Start time: 12:01:14 on Oct 04,2016
# vcom -reportprogress 300 -93 -work work ../../src/toplevelcount.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity toplevelcount
# -- Compiling architecture arch of toplevelcount
# End time: 12:01:14 on Oct 04,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5b Compiler 2016.05 May 21 2016
# Start time: 12:01:15 on Oct 04,2016
# vcom -reportprogress 300 -93 -work work ../../src/generic_adder_beh.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity generic_adder_beh
# -- Compiling architecture beh of generic_adder_beh
# End time: 12:01:15 on Oct 04,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5b Compiler 2016.05 May 21 2016
# Start time: 12:01:15 on Oct 04,2016
# vcom -reportprogress 300 -93 -work work ../../src/generic_counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity generic_counter
# -- Compiling architecture beh of generic_counter
# End time: 12:01:15 on Oct 04,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5b Compiler 2016.05 May 21 2016
# Start time: 12:01:15 on Oct 04,2016
# vcom -reportprogress 300 -93 -work work ../../src/seven_seg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity seven_seg
# -- Compiling architecture arch of seven_seg
# End time: 12:01:16 on Oct 04,2016, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5b Compiler 2016.05 May 21 2016
# Start time: 12:01:16 on Oct 04,2016
# vcom -reportprogress 300 -93 -work work ../src/toplevelcount_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity toplevelcount_tb
# -- Compiling architecture arch of toplevelcount_tb
# End time: 12:01:16 on Oct 04,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 12:01:17 on Oct 04,2016, Elapsed time: 0:02:31
# Errors: 15, Warnings: 3
# vsim -novopt toplevelcount_tb 
# Start time: 12:01:17 on Oct 04,2016
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Loading std.standard
# Refreshing S:/Git/College/4-1/hdl/labs/lab3_ssd/counter/sim/script/work.toplevelcount_tb(arch)
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.toplevelcount_tb(arch)
# Refreshing S:/Git/College/4-1/hdl/labs/lab3_ssd/counter/sim/script/work.toplevelcount(arch)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_signed(body)
# Loading work.toplevelcount(arch)
# Refreshing S:/Git/College/4-1/hdl/labs/lab3_ssd/counter/sim/script/work.generic_adder_beh(beh)
# Loading work.generic_adder_beh(beh)
# Refreshing S:/Git/College/4-1/hdl/labs/lab3_ssd/counter/sim/script/work.generic_counter(beh)
# Loading work.generic_counter(beh)
# Refreshing S:/Git/College/4-1/hdl/labs/lab3_ssd/counter/sim/script/work.seven_seg(arch)
# Loading work.seven_seg(arch)
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: mas5058  Hostname: ECTET-1360-09  ProcessID: 30112
#           Attempting to use alternate WLF file "./wlft2db9mz".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft2db9mz
# ** Error: (vish-4014) No objects found matching '/toplevelcount_tb/enable'.
# Executing ONERROR command at macro ./wave.do line 17
# ** Error: (vish-4014) No objects found matching '/toplevelcount_tb/sum_sig'.
# Executing ONERROR command at macro ./wave.do line 18
# ** Error: (vish-4014) No objects found matching '/toplevelcount_tb/bcd'.
# Executing ONERROR command at macro ./wave.do line 23
add wave -position end  sim:/toplevelcount_tb/uut/enable
do sim.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim SE-64 vcom 10.5b Compiler 2016.05 May 21 2016
# Start time: 12:02:47 on Oct 04,2016
# vcom -reportprogress 300 -93 -work work ../../src/toplevelcount.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity toplevelcount
# -- Compiling architecture arch of toplevelcount
# End time: 12:02:48 on Oct 04,2016, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5b Compiler 2016.05 May 21 2016
# Start time: 12:02:49 on Oct 04,2016
# vcom -reportprogress 300 -93 -work work ../../src/generic_adder_beh.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity generic_adder_beh
# -- Compiling architecture beh of generic_adder_beh
# End time: 12:02:49 on Oct 04,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5b Compiler 2016.05 May 21 2016
# Start time: 12:02:49 on Oct 04,2016
# vcom -reportprogress 300 -93 -work work ../../src/generic_counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity generic_counter
# -- Compiling architecture beh of generic_counter
# End time: 12:02:49 on Oct 04,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5b Compiler 2016.05 May 21 2016
# Start time: 12:02:49 on Oct 04,2016
# vcom -reportprogress 300 -93 -work work ../../src/seven_seg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity seven_seg
# -- Compiling architecture arch of seven_seg
# End time: 12:02:50 on Oct 04,2016, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5b Compiler 2016.05 May 21 2016
# Start time: 12:02:50 on Oct 04,2016
# vcom -reportprogress 300 -93 -work work ../src/toplevelcount_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity toplevelcount_tb
# -- Compiling architecture arch of toplevelcount_tb
# End time: 12:02:50 on Oct 04,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 12:02:51 on Oct 04,2016, Elapsed time: 0:01:34
# Errors: 9, Warnings: 3
# vsim -novopt toplevelcount_tb 
# Start time: 12:02:51 on Oct 04,2016
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Loading std.standard
# Refreshing S:/Git/College/4-1/hdl/labs/lab3_ssd/counter/sim/script/work.toplevelcount_tb(arch)
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.toplevelcount_tb(arch)
# Refreshing S:/Git/College/4-1/hdl/labs/lab3_ssd/counter/sim/script/work.toplevelcount(arch)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_signed(body)
# Loading work.toplevelcount(arch)
# Refreshing S:/Git/College/4-1/hdl/labs/lab3_ssd/counter/sim/script/work.generic_adder_beh(beh)
# Loading work.generic_adder_beh(beh)
# Refreshing S:/Git/College/4-1/hdl/labs/lab3_ssd/counter/sim/script/work.generic_counter(beh)
# Loading work.generic_counter(beh)
# Refreshing S:/Git/College/4-1/hdl/labs/lab3_ssd/counter/sim/script/work.seven_seg(arch)
# Loading work.seven_seg(arch)
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: mas5058  Hostname: ECTET-1360-09  ProcessID: 30112
#           Attempting to use alternate WLF file "./wlftmyw17q".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftmyw17q
do sim.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim SE-64 vcom 10.5b Compiler 2016.05 May 21 2016
# Start time: 12:05:31 on Oct 04,2016
# vcom -reportprogress 300 -93 -work work ../../src/toplevelcount.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity toplevelcount
# -- Compiling architecture arch of toplevelcount
# End time: 12:05:31 on Oct 04,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5b Compiler 2016.05 May 21 2016
# Start time: 12:05:31 on Oct 04,2016
# vcom -reportprogress 300 -93 -work work ../../src/generic_adder_beh.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity generic_adder_beh
# -- Compiling architecture beh of generic_adder_beh
# End time: 12:05:31 on Oct 04,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5b Compiler 2016.05 May 21 2016
# Start time: 12:05:32 on Oct 04,2016
# vcom -reportprogress 300 -93 -work work ../../src/generic_counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity generic_counter
# -- Compiling architecture beh of generic_counter
# End time: 12:05:32 on Oct 04,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5b Compiler 2016.05 May 21 2016
# Start time: 12:05:32 on Oct 04,2016
# vcom -reportprogress 300 -93 -work work ../../src/seven_seg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity seven_seg
# -- Compiling architecture arch of seven_seg
# End time: 12:05:32 on Oct 04,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5b Compiler 2016.05 May 21 2016
# Start time: 12:05:32 on Oct 04,2016
# vcom -reportprogress 300 -93 -work work ../src/toplevelcount_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity toplevelcount_tb
# -- Compiling architecture arch of toplevelcount_tb
# End time: 12:05:33 on Oct 04,2016, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 12:05:33 on Oct 04,2016, Elapsed time: 0:02:42
# Errors: 0, Warnings: 3
# vsim -novopt toplevelcount_tb 
# Start time: 12:05:33 on Oct 04,2016
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Loading std.standard
# Refreshing S:/Git/College/4-1/hdl/labs/lab3_ssd/counter/sim/script/work.toplevelcount_tb(arch)
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.toplevelcount_tb(arch)
# Refreshing S:/Git/College/4-1/hdl/labs/lab3_ssd/counter/sim/script/work.toplevelcount(arch)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_signed(body)
# Loading work.toplevelcount(arch)
# Refreshing S:/Git/College/4-1/hdl/labs/lab3_ssd/counter/sim/script/work.generic_adder_beh(beh)
# Loading work.generic_adder_beh(beh)
# Refreshing S:/Git/College/4-1/hdl/labs/lab3_ssd/counter/sim/script/work.generic_counter(beh)
# Loading work.generic_counter(beh)
# Refreshing S:/Git/College/4-1/hdl/labs/lab3_ssd/counter/sim/script/work.seven_seg(arch)
# Loading work.seven_seg(arch)
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: mas5058  Hostname: ECTET-1360-09  ProcessID: 30112
#           Attempting to use alternate WLF file "./wlftw7f0ty".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftw7f0ty
do sim.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim SE-64 vcom 10.5b Compiler 2016.05 May 21 2016
# Start time: 12:22:17 on Oct 04,2016
# vcom -reportprogress 300 -93 -work work ../../src/toplevelcount.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity toplevelcount
# -- Compiling architecture arch of toplevelcount
# End time: 12:22:17 on Oct 04,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5b Compiler 2016.05 May 21 2016
# Start time: 12:22:17 on Oct 04,2016
# vcom -reportprogress 300 -93 -work work ../../src/generic_adder_beh.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity generic_adder_beh
# -- Compiling architecture beh of generic_adder_beh
# End time: 12:22:18 on Oct 04,2016, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5b Compiler 2016.05 May 21 2016
# Start time: 12:22:18 on Oct 04,2016
# vcom -reportprogress 300 -93 -work work ../../src/generic_counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity generic_counter
# -- Compiling architecture beh of generic_counter
# End time: 12:22:18 on Oct 04,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5b Compiler 2016.05 May 21 2016
# Start time: 12:22:18 on Oct 04,2016
# vcom -reportprogress 300 -93 -work work ../../src/seven_seg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity seven_seg
# -- Compiling architecture arch of seven_seg
# End time: 12:22:18 on Oct 04,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5b Compiler 2016.05 May 21 2016
# Start time: 12:22:19 on Oct 04,2016
# vcom -reportprogress 300 -93 -work work ../src/toplevelcount_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity toplevelcount_tb
# -- Compiling architecture arch of toplevelcount_tb
# End time: 12:22:19 on Oct 04,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 12:22:19 on Oct 04,2016, Elapsed time: 0:16:46
# Errors: 0, Warnings: 3
# vsim -novopt toplevelcount_tb 
# Start time: 12:22:19 on Oct 04,2016
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Loading std.standard
# Refreshing S:/Git/College/4-1/hdl/labs/lab3_ssd/counter/sim/script/work.toplevelcount_tb(arch)
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.toplevelcount_tb(arch)
# Refreshing S:/Git/College/4-1/hdl/labs/lab3_ssd/counter/sim/script/work.toplevelcount(arch)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_signed(body)
# Loading work.toplevelcount(arch)
# Refreshing S:/Git/College/4-1/hdl/labs/lab3_ssd/counter/sim/script/work.generic_adder_beh(beh)
# Loading work.generic_adder_beh(beh)
# Refreshing S:/Git/College/4-1/hdl/labs/lab3_ssd/counter/sim/script/work.generic_counter(beh)
# Loading work.generic_counter(beh)
# Refreshing S:/Git/College/4-1/hdl/labs/lab3_ssd/counter/sim/script/work.seven_seg(arch)
# Loading work.seven_seg(arch)
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: mas5058  Hostname: ECTET-1360-09  ProcessID: 30112
#           Attempting to use alternate WLF file "./wlft9snfme".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft9snfme
do sim.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim SE-64 vcom 10.5b Compiler 2016.05 May 21 2016
# Start time: 12:26:42 on Oct 04,2016
# vcom -reportprogress 300 -93 -work work ../../src/toplevelcount.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity toplevelcount
# -- Compiling architecture arch of toplevelcount
# End time: 12:26:42 on Oct 04,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5b Compiler 2016.05 May 21 2016
# Start time: 12:26:42 on Oct 04,2016
# vcom -reportprogress 300 -93 -work work ../../src/generic_adder_beh.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity generic_adder_beh
# -- Compiling architecture beh of generic_adder_beh
# End time: 12:26:42 on Oct 04,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5b Compiler 2016.05 May 21 2016
# Start time: 12:26:43 on Oct 04,2016
# vcom -reportprogress 300 -93 -work work ../../src/generic_counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity generic_counter
# -- Compiling architecture beh of generic_counter
# End time: 12:26:43 on Oct 04,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5b Compiler 2016.05 May 21 2016
# Start time: 12:26:43 on Oct 04,2016
# vcom -reportprogress 300 -93 -work work ../../src/seven_seg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity seven_seg
# -- Compiling architecture arch of seven_seg
# End time: 12:26:43 on Oct 04,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5b Compiler 2016.05 May 21 2016
# Start time: 12:26:43 on Oct 04,2016
# vcom -reportprogress 300 -93 -work work ../src/toplevelcount_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity toplevelcount_tb
# -- Compiling architecture arch of toplevelcount_tb
# End time: 12:26:44 on Oct 04,2016, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 12:26:44 on Oct 04,2016, Elapsed time: 0:04:25
# Errors: 0, Warnings: 3
# vsim -novopt toplevelcount_tb 
# Start time: 12:26:44 on Oct 04,2016
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Loading std.standard
# Refreshing S:/Git/College/4-1/hdl/labs/lab3_ssd/counter/sim/script/work.toplevelcount_tb(arch)
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.toplevelcount_tb(arch)
# Refreshing S:/Git/College/4-1/hdl/labs/lab3_ssd/counter/sim/script/work.toplevelcount(arch)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_signed(body)
# Loading work.toplevelcount(arch)
# Refreshing S:/Git/College/4-1/hdl/labs/lab3_ssd/counter/sim/script/work.generic_adder_beh(beh)
# Loading work.generic_adder_beh(beh)
# Refreshing S:/Git/College/4-1/hdl/labs/lab3_ssd/counter/sim/script/work.generic_counter(beh)
# Loading work.generic_counter(beh)
# Refreshing S:/Git/College/4-1/hdl/labs/lab3_ssd/counter/sim/script/work.seven_seg(arch)
# Loading work.seven_seg(arch)
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: mas5058  Hostname: ECTET-1360-09  ProcessID: 30112
#           Attempting to use alternate WLF file "./wlftzi83c4".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftzi83c4
do sim.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim SE-64 vcom 10.5b Compiler 2016.05 May 21 2016
# Start time: 12:30:45 on Oct 04,2016
# vcom -reportprogress 300 -93 -work work ../../src/toplevelcount.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity toplevelcount
# -- Compiling architecture arch of toplevelcount
# ** Error: ../../src/toplevelcount.vhd(17): near "others": syntax error
# ** Error: ../../src/toplevelcount.vhd(55): (vcom-1136) Unknown identifier "sum_sig".
# ** Error: ../../src/toplevelcount.vhd(70): (vcom-1136) Unknown identifier "sum_sig".
# ** Error: ../../src/toplevelcount.vhd(78): Illegal target for signal assignment.
# ** Error: ../../src/toplevelcount.vhd(78): (vcom-1136) Unknown identifier "sum_sig".
# ** Error: ../../src/toplevelcount.vhd(81): (vcom-1136) Unknown identifier "sum_sig".
# ** Error: ../../src/toplevelcount.vhd(84): VHDL Compiler exiting
# End time: 12:30:45 on Oct 04,2016, Elapsed time: 0:00:00
# Errors: 7, Warnings: 0
# ** Error: c:/software/mentorgraphics/win64/vcom failed.
# Error in macro ./sim.do line 2
# c:/software/mentorgraphics/win64/vcom failed.
#     while executing
# "vcom -93 -work work ../../src/toplevelcount.vhd"
do sim.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim SE-64 vcom 10.5b Compiler 2016.05 May 21 2016
# Start time: 12:31:06 on Oct 04,2016
# vcom -reportprogress 300 -93 -work work ../../src/toplevelcount.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity toplevelcount
# -- Compiling architecture arch of toplevelcount
# End time: 12:31:06 on Oct 04,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5b Compiler 2016.05 May 21 2016
# Start time: 12:31:06 on Oct 04,2016
# vcom -reportprogress 300 -93 -work work ../../src/generic_adder_beh.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity generic_adder_beh
# -- Compiling architecture beh of generic_adder_beh
# End time: 12:31:06 on Oct 04,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5b Compiler 2016.05 May 21 2016
# Start time: 12:31:07 on Oct 04,2016
# vcom -reportprogress 300 -93 -work work ../../src/generic_counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity generic_counter
# -- Compiling architecture beh of generic_counter
# End time: 12:31:07 on Oct 04,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5b Compiler 2016.05 May 21 2016
# Start time: 12:31:07 on Oct 04,2016
# vcom -reportprogress 300 -93 -work work ../../src/seven_seg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity seven_seg
# -- Compiling architecture arch of seven_seg
# End time: 12:31:07 on Oct 04,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5b Compiler 2016.05 May 21 2016
# Start time: 12:31:07 on Oct 04,2016
# vcom -reportprogress 300 -93 -work work ../src/toplevelcount_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity toplevelcount_tb
# -- Compiling architecture arch of toplevelcount_tb
# End time: 12:31:07 on Oct 04,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 12:31:08 on Oct 04,2016, Elapsed time: 0:04:24
# Errors: 10, Warnings: 3
# vsim -novopt toplevelcount_tb 
# Start time: 12:31:08 on Oct 04,2016
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Loading std.standard
# Refreshing S:/Git/College/4-1/hdl/labs/lab3_ssd/counter/sim/script/work.toplevelcount_tb(arch)
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.toplevelcount_tb(arch)
# Refreshing S:/Git/College/4-1/hdl/labs/lab3_ssd/counter/sim/script/work.toplevelcount(arch)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_signed(body)
# Loading work.toplevelcount(arch)
# Refreshing S:/Git/College/4-1/hdl/labs/lab3_ssd/counter/sim/script/work.generic_adder_beh(beh)
# Loading work.generic_adder_beh(beh)
# Refreshing S:/Git/College/4-1/hdl/labs/lab3_ssd/counter/sim/script/work.generic_counter(beh)
# Loading work.generic_counter(beh)
# Refreshing S:/Git/College/4-1/hdl/labs/lab3_ssd/counter/sim/script/work.seven_seg(arch)
# Loading work.seven_seg(arch)
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: mas5058  Hostname: ECTET-1360-09  ProcessID: 30112
#           Attempting to use alternate WLF file "./wlftz2h30d".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftz2h30d
do sim.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim SE-64 vcom 10.5b Compiler 2016.05 May 21 2016
# Start time: 12:33:15 on Oct 04,2016
# vcom -reportprogress 300 -93 -work work ../../src/toplevelcount.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity toplevelcount
# -- Compiling architecture arch of toplevelcount
# End time: 12:33:15 on Oct 04,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5b Compiler 2016.05 May 21 2016
# Start time: 12:33:15 on Oct 04,2016
# vcom -reportprogress 300 -93 -work work ../../src/generic_adder_beh.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity generic_adder_beh
# -- Compiling architecture beh of generic_adder_beh
# End time: 12:33:15 on Oct 04,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5b Compiler 2016.05 May 21 2016
# Start time: 12:33:16 on Oct 04,2016
# vcom -reportprogress 300 -93 -work work ../../src/generic_counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity generic_counter
# -- Compiling architecture beh of generic_counter
# End time: 12:33:16 on Oct 04,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5b Compiler 2016.05 May 21 2016
# Start time: 12:33:16 on Oct 04,2016
# vcom -reportprogress 300 -93 -work work ../../src/seven_seg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity seven_seg
# -- Compiling architecture arch of seven_seg
# End time: 12:33:16 on Oct 04,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5b Compiler 2016.05 May 21 2016
# Start time: 12:33:16 on Oct 04,2016
# vcom -reportprogress 300 -93 -work work ../src/toplevelcount_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity toplevelcount_tb
# -- Compiling architecture arch of toplevelcount_tb
# End time: 12:33:16 on Oct 04,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 12:33:22 on Oct 04,2016, Elapsed time: 0:02:14
# Errors: 0, Warnings: 3
# vsim -novopt toplevelcount_tb 
# Start time: 12:33:22 on Oct 04,2016
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Loading std.standard
# Refreshing S:/Git/College/4-1/hdl/labs/lab3_ssd/counter/sim/script/work.toplevelcount_tb(arch)
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.toplevelcount_tb(arch)
# Refreshing S:/Git/College/4-1/hdl/labs/lab3_ssd/counter/sim/script/work.toplevelcount(arch)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_signed(body)
# Loading work.toplevelcount(arch)
# Refreshing S:/Git/College/4-1/hdl/labs/lab3_ssd/counter/sim/script/work.generic_adder_beh(beh)
# Loading work.generic_adder_beh(beh)
# Refreshing S:/Git/College/4-1/hdl/labs/lab3_ssd/counter/sim/script/work.generic_counter(beh)
# Loading work.generic_counter(beh)
# Refreshing S:/Git/College/4-1/hdl/labs/lab3_ssd/counter/sim/script/work.seven_seg(arch)
# Loading work.seven_seg(arch)
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: mas5058  Hostname: ECTET-1360-09  ProcessID: 30112
#           Attempting to use alternate WLF file "./wlft67cixy".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft67cixy
do sim.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim SE-64 vcom 10.5b Compiler 2016.05 May 21 2016
# Start time: 12:36:24 on Oct 04,2016
# vcom -reportprogress 300 -93 -work work ../../src/toplevelcount.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity toplevelcount
# -- Compiling architecture arch of toplevelcount
# End time: 12:36:24 on Oct 04,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5b Compiler 2016.05 May 21 2016
# Start time: 12:36:24 on Oct 04,2016
# vcom -reportprogress 300 -93 -work work ../../src/generic_adder_beh.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity generic_adder_beh
# -- Compiling architecture beh of generic_adder_beh
# End time: 12:36:24 on Oct 04,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5b Compiler 2016.05 May 21 2016
# Start time: 12:36:24 on Oct 04,2016
# vcom -reportprogress 300 -93 -work work ../../src/generic_counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity generic_counter
# -- Compiling architecture beh of generic_counter
# End time: 12:36:25 on Oct 04,2016, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5b Compiler 2016.05 May 21 2016
# Start time: 12:36:25 on Oct 04,2016
# vcom -reportprogress 300 -93 -work work ../../src/seven_seg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity seven_seg
# -- Compiling architecture arch of seven_seg
# End time: 12:36:25 on Oct 04,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5b Compiler 2016.05 May 21 2016
# Start time: 12:36:25 on Oct 04,2016
# vcom -reportprogress 300 -93 -work work ../src/toplevelcount_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity toplevelcount_tb
# -- Compiling architecture arch of toplevelcount_tb
# End time: 12:36:25 on Oct 04,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 12:36:26 on Oct 04,2016, Elapsed time: 0:03:04
# Errors: 0, Warnings: 3
# vsim -novopt toplevelcount_tb 
# Start time: 12:36:26 on Oct 04,2016
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Loading std.standard
# Refreshing S:/Git/College/4-1/hdl/labs/lab3_ssd/counter/sim/script/work.toplevelcount_tb(arch)
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.toplevelcount_tb(arch)
# Refreshing S:/Git/College/4-1/hdl/labs/lab3_ssd/counter/sim/script/work.toplevelcount(arch)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_signed(body)
# Loading work.toplevelcount(arch)
# Refreshing S:/Git/College/4-1/hdl/labs/lab3_ssd/counter/sim/script/work.generic_adder_beh(beh)
# Loading work.generic_adder_beh(beh)
# Refreshing S:/Git/College/4-1/hdl/labs/lab3_ssd/counter/sim/script/work.generic_counter(beh)
# Loading work.generic_counter(beh)
# Refreshing S:/Git/College/4-1/hdl/labs/lab3_ssd/counter/sim/script/work.seven_seg(arch)
# Loading work.seven_seg(arch)
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: mas5058  Hostname: ECTET-1360-09  ProcessID: 30112
#           Attempting to use alternate WLF file "./wlftec3vxy".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftec3vxy
do sim.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim SE-64 vcom 10.5b Compiler 2016.05 May 21 2016
# Start time: 12:41:07 on Oct 04,2016
# vcom -reportprogress 300 -93 -work work ../../src/toplevelcount.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity toplevelcount
# -- Compiling architecture arch of toplevelcount
# End time: 12:41:07 on Oct 04,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5b Compiler 2016.05 May 21 2016
# Start time: 12:41:08 on Oct 04,2016
# vcom -reportprogress 300 -93 -work work ../../src/generic_adder_beh.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity generic_adder_beh
# -- Compiling architecture beh of generic_adder_beh
# End time: 12:41:08 on Oct 04,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5b Compiler 2016.05 May 21 2016
# Start time: 12:41:08 on Oct 04,2016
# vcom -reportprogress 300 -93 -work work ../../src/generic_counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity generic_counter
# -- Compiling architecture beh of generic_counter
# End time: 12:41:08 on Oct 04,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5b Compiler 2016.05 May 21 2016
# Start time: 12:41:08 on Oct 04,2016
# vcom -reportprogress 300 -93 -work work ../../src/seven_seg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity seven_seg
# -- Compiling architecture arch of seven_seg
# End time: 12:41:09 on Oct 04,2016, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5b Compiler 2016.05 May 21 2016
# Start time: 12:41:09 on Oct 04,2016
# vcom -reportprogress 300 -93 -work work ../src/toplevelcount_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity toplevelcount_tb
# -- Compiling architecture arch of toplevelcount_tb
# End time: 12:41:09 on Oct 04,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 12:41:09 on Oct 04,2016, Elapsed time: 0:04:43
# Errors: 0, Warnings: 3
# vsim -novopt toplevelcount_tb 
# Start time: 12:41:09 on Oct 04,2016
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Loading std.standard
# Refreshing S:/Git/College/4-1/hdl/labs/lab3_ssd/counter/sim/script/work.toplevelcount_tb(arch)
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.toplevelcount_tb(arch)
# Refreshing S:/Git/College/4-1/hdl/labs/lab3_ssd/counter/sim/script/work.toplevelcount(arch)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_signed(body)
# Loading work.toplevelcount(arch)
# ** Error: (vsim-3732) ../src/toplevelcount_tb.vhd(57): No default binding for component instance 'uut'.
#    The following component port is not on the entity:
#           sum
#    Time: 0 ns  Iteration: 0  Instance: /toplevelcount_tb/uut File: ../../src/toplevelcount.vhd
# Refreshing S:/Git/College/4-1/hdl/labs/lab3_ssd/counter/sim/script/work.generic_adder_beh(beh)
# Loading work.generic_adder_beh(beh)
# Refreshing S:/Git/College/4-1/hdl/labs/lab3_ssd/counter/sim/script/work.generic_counter(beh)
# Loading work.generic_counter(beh)
# Refreshing S:/Git/College/4-1/hdl/labs/lab3_ssd/counter/sim/script/work.seven_seg(arch)
# Loading work.seven_seg(arch)
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./sim.do PAUSED at line 7
add wave -position end  sim:/toplevelcount_tb/uut/enable
# Unrecognized dataset prefix: sim
do sim.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim SE-64 vcom 10.5b Compiler 2016.05 May 21 2016
# Start time: 12:42:03 on Oct 04,2016
# vcom -reportprogress 300 -93 -work work ../../src/toplevelcount.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity toplevelcount
# -- Compiling architecture arch of toplevelcount
# End time: 12:42:03 on Oct 04,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5b Compiler 2016.05 May 21 2016
# Start time: 12:42:03 on Oct 04,2016
# vcom -reportprogress 300 -93 -work work ../../src/generic_adder_beh.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity generic_adder_beh
# -- Compiling architecture beh of generic_adder_beh
# End time: 12:42:05 on Oct 04,2016, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5b Compiler 2016.05 May 21 2016
# Start time: 12:42:05 on Oct 04,2016
# vcom -reportprogress 300 -93 -work work ../../src/generic_counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity generic_counter
# -- Compiling architecture beh of generic_counter
# End time: 12:42:05 on Oct 04,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5b Compiler 2016.05 May 21 2016
# Start time: 12:42:05 on Oct 04,2016
# vcom -reportprogress 300 -93 -work work ../../src/seven_seg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity seven_seg
# -- Compiling architecture arch of seven_seg
# End time: 12:42:06 on Oct 04,2016, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5b Compiler 2016.05 May 21 2016
# Start time: 12:42:06 on Oct 04,2016
# vcom -reportprogress 300 -93 -work work ../src/toplevelcount_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity toplevelcount_tb
# -- Compiling architecture arch of toplevelcount_tb
# ** Error: ../src/toplevelcount_tb.vhd(20): near ")": (vcom-1576) expecting IDENTIFIER.
# End time: 12:42:06 on Oct 04,2016, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: c:/software/mentorgraphics/win64/vcom failed.
# Error in macro ./sim.do line 6
# c:/software/mentorgraphics/win64/vcom failed.
#     while executing
# "vcom -93 -work work ../src/toplevelcount_tb.vhd"
do sim.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim SE-64 vcom 10.5b Compiler 2016.05 May 21 2016
# Start time: 12:42:23 on Oct 04,2016
# vcom -reportprogress 300 -93 -work work ../../src/toplevelcount.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity toplevelcount
# -- Compiling architecture arch of toplevelcount
# End time: 12:42:24 on Oct 04,2016, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5b Compiler 2016.05 May 21 2016
# Start time: 12:42:24 on Oct 04,2016
# vcom -reportprogress 300 -93 -work work ../../src/generic_adder_beh.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity generic_adder_beh
# -- Compiling architecture beh of generic_adder_beh
# End time: 12:42:24 on Oct 04,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5b Compiler 2016.05 May 21 2016
# Start time: 12:42:24 on Oct 04,2016
# vcom -reportprogress 300 -93 -work work ../../src/generic_counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity generic_counter
# -- Compiling architecture beh of generic_counter
# End time: 12:42:24 on Oct 04,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5b Compiler 2016.05 May 21 2016
# Start time: 12:42:24 on Oct 04,2016
# vcom -reportprogress 300 -93 -work work ../../src/seven_seg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity seven_seg
# -- Compiling architecture arch of seven_seg
# End time: 12:42:25 on Oct 04,2016, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5b Compiler 2016.05 May 21 2016
# Start time: 12:42:25 on Oct 04,2016
# vcom -reportprogress 300 -93 -work work ../src/toplevelcount_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity toplevelcount_tb
# -- Compiling architecture arch of toplevelcount_tb
# End time: 12:42:25 on Oct 04,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -novopt toplevelcount_tb 
# Start time: 12:41:09 on Oct 04,2016
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Loading std.standard
# Refreshing S:/Git/College/4-1/hdl/labs/lab3_ssd/counter/sim/script/work.toplevelcount_tb(arch)
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.toplevelcount_tb(arch)
# Refreshing S:/Git/College/4-1/hdl/labs/lab3_ssd/counter/sim/script/work.toplevelcount(arch)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_signed(body)
# Loading work.toplevelcount(arch)
# Refreshing S:/Git/College/4-1/hdl/labs/lab3_ssd/counter/sim/script/work.generic_adder_beh(beh)
# Loading work.generic_adder_beh(beh)
# Refreshing S:/Git/College/4-1/hdl/labs/lab3_ssd/counter/sim/script/work.generic_counter(beh)
# Loading work.generic_counter(beh)
# Refreshing S:/Git/College/4-1/hdl/labs/lab3_ssd/counter/sim/script/work.seven_seg(arch)
# Loading work.seven_seg(arch)
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: mas5058  Hostname: ECTET-1360-09  ProcessID: 30112
#           Attempting to use alternate WLF file "./wlftay2hxx".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftay2hxx
# ** Error: (vish-4014) No objects found matching '/toplevelcount_tb/sum'.
# Executing ONERROR command at macro ./wave.do line 20
add wave -position 4  sim:/toplevelcount_tb/uut/sum
write format wave -window .main_pane.wave.interior.cs.body.pw.wf S:/Git/College/4-1/hdl/labs/lab3_ssd/counter/sim/script/wave.do
do sim.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim SE-64 vcom 10.5b Compiler 2016.05 May 21 2016
# Start time: 12:44:48 on Oct 04,2016
# vcom -reportprogress 300 -93 -work work ../../src/toplevelcount.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity toplevelcount
# -- Compiling architecture arch of toplevelcount
# End time: 12:44:48 on Oct 04,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5b Compiler 2016.05 May 21 2016
# Start time: 12:44:48 on Oct 04,2016
# vcom -reportprogress 300 -93 -work work ../../src/generic_adder_beh.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity generic_adder_beh
# -- Compiling architecture beh of generic_adder_beh
# End time: 12:44:49 on Oct 04,2016, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5b Compiler 2016.05 May 21 2016
# Start time: 12:44:49 on Oct 04,2016
# vcom -reportprogress 300 -93 -work work ../../src/generic_counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity generic_counter
# -- Compiling architecture beh of generic_counter
# End time: 12:44:49 on Oct 04,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5b Compiler 2016.05 May 21 2016
# Start time: 12:44:49 on Oct 04,2016
# vcom -reportprogress 300 -93 -work work ../../src/seven_seg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity seven_seg
# -- Compiling architecture arch of seven_seg
# End time: 12:44:50 on Oct 04,2016, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5b Compiler 2016.05 May 21 2016
# Start time: 12:44:50 on Oct 04,2016
# vcom -reportprogress 300 -93 -work work ../src/toplevelcount_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity toplevelcount_tb
# -- Compiling architecture arch of toplevelcount_tb
# End time: 12:44:50 on Oct 04,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 12:44:50 on Oct 04,2016, Elapsed time: 0:03:41
# Errors: 4, Warnings: 4
# vsim -novopt toplevelcount_tb 
# Start time: 12:44:50 on Oct 04,2016
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Loading std.standard
# Refreshing S:/Git/College/4-1/hdl/labs/lab3_ssd/counter/sim/script/work.toplevelcount_tb(arch)
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.toplevelcount_tb(arch)
# Refreshing S:/Git/College/4-1/hdl/labs/lab3_ssd/counter/sim/script/work.toplevelcount(arch)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_signed(body)
# Loading work.toplevelcount(arch)
# Refreshing S:/Git/College/4-1/hdl/labs/lab3_ssd/counter/sim/script/work.generic_adder_beh(beh)
# Loading work.generic_adder_beh(beh)
# Refreshing S:/Git/College/4-1/hdl/labs/lab3_ssd/counter/sim/script/work.generic_counter(beh)
# Loading work.generic_counter(beh)
# Refreshing S:/Git/College/4-1/hdl/labs/lab3_ssd/counter/sim/script/work.seven_seg(arch)
# Loading work.seven_seg(arch)
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: mas5058  Hostname: ECTET-1360-09  ProcessID: 30112
#           Attempting to use alternate WLF file "./wlftfw37ai".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftfw37ai
write format wave -window .main_pane.wave.interior.cs.body.pw.wf S:/Git/College/4-1/hdl/labs/lab3_ssd/counter/sim/script/wave.do
add wave -position insertpoint  \
sim:/toplevelcount_tb/uut/uut/reset
add wave -position insertpoint  \
sim:/toplevelcount_tb/uut/uut/hex0
add wave -position insertpoint  \
sim:/toplevelcount_tb/uut/uut/inputs
add wave -position insertpoint  \
sim:/toplevelcount_tb/uut/uut/clk
do sim.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim SE-64 vcom 10.5b Compiler 2016.05 May 21 2016
# Start time: 12:48:46 on Oct 04,2016
# vcom -reportprogress 300 -93 -work work ../../src/toplevelcount.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity toplevelcount
# -- Compiling architecture arch of toplevelcount
# End time: 12:48:46 on Oct 04,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5b Compiler 2016.05 May 21 2016
# Start time: 12:48:46 on Oct 04,2016
# vcom -reportprogress 300 -93 -work work ../../src/generic_adder_beh.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity generic_adder_beh
# -- Compiling architecture beh of generic_adder_beh
# End time: 12:48:46 on Oct 04,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5b Compiler 2016.05 May 21 2016
# Start time: 12:48:47 on Oct 04,2016
# vcom -reportprogress 300 -93 -work work ../../src/generic_counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity generic_counter
# -- Compiling architecture beh of generic_counter
# End time: 12:48:47 on Oct 04,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5b Compiler 2016.05 May 21 2016
# Start time: 12:48:47 on Oct 04,2016
# vcom -reportprogress 300 -93 -work work ../../src/seven_seg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity seven_seg
# -- Compiling architecture arch of seven_seg
# End time: 12:48:47 on Oct 04,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5b Compiler 2016.05 May 21 2016
# Start time: 12:48:47 on Oct 04,2016
# vcom -reportprogress 300 -93 -work work ../src/toplevelcount_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity toplevelcount_tb
# -- Compiling architecture arch of toplevelcount_tb
# End time: 12:48:47 on Oct 04,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 12:48:48 on Oct 04,2016, Elapsed time: 0:03:58
# Errors: 0, Warnings: 3
# vsim -novopt toplevelcount_tb 
# Start time: 12:48:48 on Oct 04,2016
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Loading std.standard
# Refreshing S:/Git/College/4-1/hdl/labs/lab3_ssd/counter/sim/script/work.toplevelcount_tb(arch)
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.toplevelcount_tb(arch)
# Refreshing S:/Git/College/4-1/hdl/labs/lab3_ssd/counter/sim/script/work.toplevelcount(arch)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_signed(body)
# Loading work.toplevelcount(arch)
# Refreshing S:/Git/College/4-1/hdl/labs/lab3_ssd/counter/sim/script/work.generic_adder_beh(beh)
# Loading work.generic_adder_beh(beh)
# Refreshing S:/Git/College/4-1/hdl/labs/lab3_ssd/counter/sim/script/work.generic_counter(beh)
# Loading work.generic_counter(beh)
# Refreshing S:/Git/College/4-1/hdl/labs/lab3_ssd/counter/sim/script/work.seven_seg(arch)
# Loading work.seven_seg(arch)
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: mas5058  Hostname: ECTET-1360-09  ProcessID: 30112
#           Attempting to use alternate WLF file "./wlft2cnkk1".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft2cnkk1
do sim.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim SE-64 vcom 10.5b Compiler 2016.05 May 21 2016
# Start time: 12:49:38 on Oct 04,2016
# vcom -reportprogress 300 -93 -work work ../../src/toplevelcount.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity toplevelcount
# -- Compiling architecture arch of toplevelcount
# End time: 12:49:39 on Oct 04,2016, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5b Compiler 2016.05 May 21 2016
# Start time: 12:49:39 on Oct 04,2016
# vcom -reportprogress 300 -93 -work work ../../src/generic_adder_beh.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity generic_adder_beh
# -- Compiling architecture beh of generic_adder_beh
# End time: 12:49:39 on Oct 04,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5b Compiler 2016.05 May 21 2016
# Start time: 12:49:39 on Oct 04,2016
# vcom -reportprogress 300 -93 -work work ../../src/generic_counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity generic_counter
# -- Compiling architecture beh of generic_counter
# End time: 12:49:39 on Oct 04,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5b Compiler 2016.05 May 21 2016
# Start time: 12:49:39 on Oct 04,2016
# vcom -reportprogress 300 -93 -work work ../../src/seven_seg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity seven_seg
# -- Compiling architecture arch of seven_seg
# End time: 12:49:40 on Oct 04,2016, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5b Compiler 2016.05 May 21 2016
# Start time: 12:49:40 on Oct 04,2016
# vcom -reportprogress 300 -93 -work work ../src/toplevelcount_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity toplevelcount_tb
# -- Compiling architecture arch of toplevelcount_tb
# End time: 12:49:40 on Oct 04,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 12:49:41 on Oct 04,2016, Elapsed time: 0:00:53
# Errors: 0, Warnings: 3
# vsim -novopt toplevelcount_tb 
# Start time: 12:49:41 on Oct 04,2016
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Loading std.standard
# Refreshing S:/Git/College/4-1/hdl/labs/lab3_ssd/counter/sim/script/work.toplevelcount_tb(arch)
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.toplevelcount_tb(arch)
# Refreshing S:/Git/College/4-1/hdl/labs/lab3_ssd/counter/sim/script/work.toplevelcount(arch)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_signed(body)
# Loading work.toplevelcount(arch)
# Refreshing S:/Git/College/4-1/hdl/labs/lab3_ssd/counter/sim/script/work.generic_adder_beh(beh)
# Loading work.generic_adder_beh(beh)
# Refreshing S:/Git/College/4-1/hdl/labs/lab3_ssd/counter/sim/script/work.generic_counter(beh)
# Loading work.generic_counter(beh)
# Refreshing S:/Git/College/4-1/hdl/labs/lab3_ssd/counter/sim/script/work.seven_seg(arch)
# Loading work.seven_seg(arch)
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: mas5058  Hostname: ECTET-1360-09  ProcessID: 30112
#           Attempting to use alternate WLF file "./wlft36cewt".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft36cewt
# Causality operation skipped due to absence of debug database file
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
do sim.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim SE-64 vcom 10.5b Compiler 2016.05 May 21 2016
# Start time: 12:53:53 on Oct 04,2016
# vcom -reportprogress 300 -93 -work work ../../src/toplevelcount.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity toplevelcount
# -- Compiling architecture arch of toplevelcount
# End time: 12:53:53 on Oct 04,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5b Compiler 2016.05 May 21 2016
# Start time: 12:53:54 on Oct 04,2016
# vcom -reportprogress 300 -93 -work work ../../src/generic_adder_beh.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity generic_adder_beh
# -- Compiling architecture beh of generic_adder_beh
# ** Error: ../../src/generic_adder_beh.vhd(30): Cannot read output "sum".
# 	VHDL 2008 allows reading outputs.
# 	This facility is enabled by compiling with -2008.
# ** Error: ../../src/generic_adder_beh.vhd(32): Cannot read output "sum".
# 	VHDL 2008 allows reading outputs.
# 	This facility is enabled by compiling with -2008.
# ** Error: ../../src/generic_adder_beh.vhd(34): near "cout": (vcom-1576) expecting ';'.
# End time: 12:53:54 on Oct 04,2016, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# ** Error: c:/software/mentorgraphics/win64/vcom failed.
# Error in macro ./sim.do line 3
# c:/software/mentorgraphics/win64/vcom failed.
#     while executing
# "vcom -93 -work work ../../src/generic_adder_beh.vhd"
do sim.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim SE-64 vcom 10.5b Compiler 2016.05 May 21 2016
# Start time: 12:54:13 on Oct 04,2016
# vcom -reportprogress 300 -93 -work work ../../src/toplevelcount.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity toplevelcount
# -- Compiling architecture arch of toplevelcount
# End time: 12:54:13 on Oct 04,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5b Compiler 2016.05 May 21 2016
# Start time: 12:54:13 on Oct 04,2016
# vcom -reportprogress 300 -93 -work work ../../src/generic_adder_beh.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity generic_adder_beh
# -- Compiling architecture beh of generic_adder_beh
# ** Error: ../../src/generic_adder_beh.vhd(30): Cannot read output "sum".
# 	VHDL 2008 allows reading outputs.
# 	This facility is enabled by compiling with -2008.
# ** Error: ../../src/generic_adder_beh.vhd(32): Cannot read output "sum".
# 	VHDL 2008 allows reading outputs.
# 	This facility is enabled by compiling with -2008.
# ** Error: ../../src/generic_adder_beh.vhd(35): near "beh": (vcom-1576) expecting IF.
# End time: 12:54:13 on Oct 04,2016, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# ** Error: c:/software/mentorgraphics/win64/vcom failed.
# Error in macro ./sim.do line 3
# c:/software/mentorgraphics/win64/vcom failed.
#     while executing
# "vcom -93 -work work ../../src/generic_adder_beh.vhd"
do sim.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim SE-64 vcom 10.5b Compiler 2016.05 May 21 2016
# Start time: 12:54:34 on Oct 04,2016
# vcom -reportprogress 300 -93 -work work ../../src/toplevelcount.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity toplevelcount
# -- Compiling architecture arch of toplevelcount
# End time: 12:54:34 on Oct 04,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5b Compiler 2016.05 May 21 2016
# Start time: 12:54:34 on Oct 04,2016
# vcom -reportprogress 300 -93 -work work ../../src/generic_adder_beh.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity generic_adder_beh
# -- Compiling architecture beh of generic_adder_beh
# ** Error: ../../src/generic_adder_beh.vhd(30): Cannot read output "sum".
# 	VHDL 2008 allows reading outputs.
# 	This facility is enabled by compiling with -2008.
# ** Error: ../../src/generic_adder_beh.vhd(32): Cannot read output "sum".
# 	VHDL 2008 allows reading outputs.
# 	This facility is enabled by compiling with -2008.
# ** Error: ../../src/generic_adder_beh.vhd(36): near "beh": (vcom-1576) expecting PROCESS.
# End time: 12:54:34 on Oct 04,2016, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# ** Error: c:/software/mentorgraphics/win64/vcom failed.
# Error in macro ./sim.do line 3
# c:/software/mentorgraphics/win64/vcom failed.
#     while executing
# "vcom -93 -work work ../../src/generic_adder_beh.vhd"
do sim.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim SE-64 vcom 10.5b Compiler 2016.05 May 21 2016
# Start time: 12:55:08 on Oct 04,2016
# vcom -reportprogress 300 -93 -work work ../../src/toplevelcount.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity toplevelcount
# -- Compiling architecture arch of toplevelcount
# End time: 12:55:08 on Oct 04,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5b Compiler 2016.05 May 21 2016
# Start time: 12:55:08 on Oct 04,2016
# vcom -reportprogress 300 -93 -work work ../../src/generic_adder_beh.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity generic_adder_beh
# -- Compiling architecture beh of generic_adder_beh
# ** Error: ../../src/generic_adder_beh.vhd(31): Cannot read output "sum".
# 	VHDL 2008 allows reading outputs.
# 	This facility is enabled by compiling with -2008.
# ** Error: ../../src/generic_adder_beh.vhd(33): Cannot read output "sum".
# 	VHDL 2008 allows reading outputs.
# 	This facility is enabled by compiling with -2008.
# ** Error: ../../src/generic_adder_beh.vhd(38): VHDL Compiler exiting
# End time: 12:55:09 on Oct 04,2016, Elapsed time: 0:00:01
# Errors: 3, Warnings: 0
# ** Error: c:/software/mentorgraphics/win64/vcom failed.
# Error in macro ./sim.do line 3
# c:/software/mentorgraphics/win64/vcom failed.
#     while executing
# "vcom -93 -work work ../../src/generic_adder_beh.vhd"
do sim.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim SE-64 vcom 10.5b Compiler 2016.05 May 21 2016
# Start time: 12:55:31 on Oct 04,2016
# vcom -reportprogress 300 -93 -work work ../../src/toplevelcount.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity toplevelcount
# -- Compiling architecture arch of toplevelcount
# End time: 12:55:31 on Oct 04,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5b Compiler 2016.05 May 21 2016
# Start time: 12:55:31 on Oct 04,2016
# vcom -reportprogress 300 -93 -work work ../../src/generic_adder_beh.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity generic_adder_beh
# -- Compiling architecture beh of generic_adder_beh
# ** Error: ../../src/generic_adder_beh.vhd(31): Cannot read output "sum".
# 	VHDL 2008 allows reading outputs.
# 	This facility is enabled by compiling with -2008.
# ** Error: ../../src/generic_adder_beh.vhd(38): VHDL Compiler exiting
# End time: 12:55:31 on Oct 04,2016, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: c:/software/mentorgraphics/win64/vcom failed.
# Error in macro ./sim.do line 3
# c:/software/mentorgraphics/win64/vcom failed.
#     while executing
# "vcom -93 -work work ../../src/generic_adder_beh.vhd"
do sim.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim SE-64 vcom 10.5b Compiler 2016.05 May 21 2016
# Start time: 12:55:49 on Oct 04,2016
# vcom -reportprogress 300 -93 -work work ../../src/toplevelcount.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity toplevelcount
# -- Compiling architecture arch of toplevelcount
# End time: 12:55:49 on Oct 04,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5b Compiler 2016.05 May 21 2016
# Start time: 12:55:49 on Oct 04,2016
# vcom -reportprogress 300 -93 -work work ../../src/generic_adder_beh.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity generic_adder_beh
# -- Compiling architecture beh of generic_adder_beh
# End time: 12:55:50 on Oct 04,2016, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5b Compiler 2016.05 May 21 2016
# Start time: 12:55:50 on Oct 04,2016
# vcom -reportprogress 300 -93 -work work ../../src/generic_counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity generic_counter
# -- Compiling architecture beh of generic_counter
# End time: 12:55:50 on Oct 04,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5b Compiler 2016.05 May 21 2016
# Start time: 12:55:50 on Oct 04,2016
# vcom -reportprogress 300 -93 -work work ../../src/seven_seg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity seven_seg
# -- Compiling architecture arch of seven_seg
# End time: 12:55:51 on Oct 04,2016, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5b Compiler 2016.05 May 21 2016
# Start time: 12:55:51 on Oct 04,2016
# vcom -reportprogress 300 -93 -work work ../src/toplevelcount_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity toplevelcount_tb
# -- Compiling architecture arch of toplevelcount_tb
# End time: 12:55:51 on Oct 04,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 12:55:51 on Oct 04,2016, Elapsed time: 0:06:10
# Errors: 32, Warnings: 4
# vsim -novopt toplevelcount_tb 
# Start time: 12:55:51 on Oct 04,2016
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Loading std.standard
# Refreshing S:/Git/College/4-1/hdl/labs/lab3_ssd/counter/sim/script/work.toplevelcount_tb(arch)
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.toplevelcount_tb(arch)
# Refreshing S:/Git/College/4-1/hdl/labs/lab3_ssd/counter/sim/script/work.toplevelcount(arch)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_signed(body)
# Loading work.toplevelcount(arch)
# Refreshing S:/Git/College/4-1/hdl/labs/lab3_ssd/counter/sim/script/work.generic_adder_beh(beh)
# Loading work.generic_adder_beh(beh)
# Refreshing S:/Git/College/4-1/hdl/labs/lab3_ssd/counter/sim/script/work.generic_counter(beh)
# Loading work.generic_counter(beh)
# Refreshing S:/Git/College/4-1/hdl/labs/lab3_ssd/counter/sim/script/work.seven_seg(arch)
# Loading work.seven_seg(arch)
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: mas5058  Hostname: ECTET-1360-09  ProcessID: 30112
#           Attempting to use alternate WLF file "./wlftniyvn3".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftniyvn3
do sim.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim SE-64 vcom 10.5b Compiler 2016.05 May 21 2016
# Start time: 12:56:19 on Oct 04,2016
# vcom -reportprogress 300 -93 -work work ../../src/toplevelcount.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity toplevelcount
# -- Compiling architecture arch of toplevelcount
# End time: 12:56:19 on Oct 04,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5b Compiler 2016.05 May 21 2016
# Start time: 12:56:19 on Oct 04,2016
# vcom -reportprogress 300 -93 -work work ../../src/generic_adder_beh.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity generic_adder_beh
# -- Compiling architecture beh of generic_adder_beh
# End time: 12:56:20 on Oct 04,2016, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5b Compiler 2016.05 May 21 2016
# Start time: 12:56:20 on Oct 04,2016
# vcom -reportprogress 300 -93 -work work ../../src/generic_counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity generic_counter
# -- Compiling architecture beh of generic_counter
# End time: 12:56:20 on Oct 04,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5b Compiler 2016.05 May 21 2016
# Start time: 12:56:20 on Oct 04,2016
# vcom -reportprogress 300 -93 -work work ../../src/seven_seg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity seven_seg
# -- Compiling architecture arch of seven_seg
# End time: 12:56:20 on Oct 04,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5b Compiler 2016.05 May 21 2016
# Start time: 12:56:21 on Oct 04,2016
# vcom -reportprogress 300 -93 -work work ../src/toplevelcount_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity toplevelcount_tb
# -- Compiling architecture arch of toplevelcount_tb
# End time: 12:56:21 on Oct 04,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 12:56:21 on Oct 04,2016, Elapsed time: 0:00:30
# Errors: 0, Warnings: 3
# vsim -novopt toplevelcount_tb 
# Start time: 12:56:21 on Oct 04,2016
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Loading std.standard
# Refreshing S:/Git/College/4-1/hdl/labs/lab3_ssd/counter/sim/script/work.toplevelcount_tb(arch)
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.toplevelcount_tb(arch)
# Refreshing S:/Git/College/4-1/hdl/labs/lab3_ssd/counter/sim/script/work.toplevelcount(arch)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_signed(body)
# Loading work.toplevelcount(arch)
# Refreshing S:/Git/College/4-1/hdl/labs/lab3_ssd/counter/sim/script/work.generic_adder_beh(beh)
# Loading work.generic_adder_beh(beh)
# Refreshing S:/Git/College/4-1/hdl/labs/lab3_ssd/counter/sim/script/work.generic_counter(beh)
# Loading work.generic_counter(beh)
# Refreshing S:/Git/College/4-1/hdl/labs/lab3_ssd/counter/sim/script/work.seven_seg(arch)
# Loading work.seven_seg(arch)
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: mas5058  Hostname: ECTET-1360-09  ProcessID: 30112
#           Attempting to use alternate WLF file "./wlftvy8mrf".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftvy8mrf
