Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Sat Feb 24 15:52:15 2024
| Host         : DESKTOP-T2LGR09 running 64-bit major release  (build 9200)
| Command      : report_methodology -file booleanfpga_methodology_drc_routed.rpt -pb booleanfpga_methodology_drc_routed.pb -rpx booleanfpga_methodology_drc_routed.rpx
| Design       : booleanfpga
| Device       : xc7s50csga324-1
| Speed File   : -1
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 85
+-----------+------------------+-------------------------------------------------------------------------------------------------------+------------+
| Rule      | Severity         | Description                                                                                           | Violations |
+-----------+------------------+-------------------------------------------------------------------------------------------------------+------------+
| TIMING-17 | Critical Warning | Non-clocked sequential cell                                                                           | 8          |
| TIMING-27 | Critical Warning | Invalid primary clock on hierarchical pin                                                             | 1          |
| TIMING-54 | Critical Warning | Scoped false path, clock group or max delay datapath only constraint between clocks                   | 2          |
| CKLD-2    | Warning          | Clock Net has IO Driver, not a Clock Buf, and/or non-Clock loads                                      | 1          |
| LUTAR-1   | Warning          | LUT drives async reset alert                                                                          | 5          |
| TIMING-9  | Warning          | Unknown CDC Logic                                                                                     | 1          |
| TIMING-10 | Warning          | Missing property on synchronizer                                                                      | 1          |
| TIMING-18 | Warning          | Missing input or output delay                                                                         | 62         |
| TIMING-47 | Warning          | False path, asynchronous clock group or max delay datapath only constraint between synchronous clocks | 4          |
+-----------+------------------+-------------------------------------------------------------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-17#1 Critical Warning
Non-clocked sequential cell  
The clock pin CA_1_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#2 Critical Warning
Non-clocked sequential cell  
The clock pin CB_1_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#3 Critical Warning
Non-clocked sequential cell  
The clock pin CC_1_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#4 Critical Warning
Non-clocked sequential cell  
The clock pin CD_1_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#5 Critical Warning
Non-clocked sequential cell  
The clock pin CE_1_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#6 Critical Warning
Non-clocked sequential cell  
The clock pin CF_1_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#7 Critical Warning
Non-clocked sequential cell  
The clock pin CG_1_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#8 Critical Warning
Non-clocked sequential cell  
The clock pin DP_1_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-27#1 Critical Warning
Invalid primary clock on hierarchical pin  
A primary clock embsys_i/clk_wiz_1/inst/clk_in1 is created on an inappropriate internal pin embsys_i/clk_wiz_1/inst/clk_in1. It is not recommended to create a primary clock on a hierarchical pin when its driver pin has a fanout connected to multiple clock pins
Related violations: <none>

TIMING-54#1 Critical Warning
Scoped false path, clock group or max delay datapath only constraint between clocks  
A scoped Clock Group timing constraint is set between clocks embsys_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q and clk_out1_embsys_clk_wiz_1_0 (see constraint position 17 in the Timing Constraint window in Vivado IDE). It is not recommended to define such scoped constraints between clocks as the constraint impacts timing paths outside of the scope.
Related violations: <none>

TIMING-54#2 Critical Warning
Scoped false path, clock group or max delay datapath only constraint between clocks  
A scoped Clock Group timing constraint is set between clocks embsys_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q and clk_out1_embsys_clk_wiz_1_0 (see constraint position 18 in the Timing Constraint window in Vivado IDE). It is not recommended to define such scoped constraints between clocks as the constraint impacts timing paths outside of the scope.
Related violations: <none>

CKLD-2#1 Warning
Clock Net has IO Driver, not a Clock Buf, and/or non-Clock loads  
Clock net clk_IBUF is directly driven by an IO rather than a Clock Buffer or may be an IO driving a mix of Clock Buffer and non-Clock loads. This connectivity should be reviewed and corrected as appropriate. Driver(s): CA_1_reg/C, CB_1_reg/C, CC_1_reg/C, CD_1_reg/C, CE_1_reg/C, CF_1_reg/C,
CG_1_reg/C, DP_1_reg/C, clk_IBUF_inst/O, embsys_i/clk_100MHz
Related violations: <none>

LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell embsys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_UART.execute_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) embsys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell embsys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg[30]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) embsys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/PRE,
embsys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c/CLR,
embsys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_0/CLR,
embsys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_1/CLR,
embsys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_10/CLR,
embsys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_11/CLR,
embsys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_12/CLR,
embsys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_2/CLR,
embsys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_3/CLR,
embsys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_4/CLR,
embsys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_5/CLR,
embsys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_6/CLR,
embsys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_7/CLR,
embsys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_8/CLR,
embsys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_9/CLR
 (the first 15 of 23 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3 Warning
LUT drives async reset alert  
LUT cell embsys_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/sel_n_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) embsys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4 Warning
LUT drives async reset alert  
LUT cell embsys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Dbg_Reg_Access.No_BSCANID.update_reset_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) embsys_i/mdm_1/U0/Use_Dbg_Reg_Access.No_BSCANID.jtag_busy_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#5 Warning
LUT drives async reset alert  
LUT cell embsys_i_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) embsys_i/clk_wiz_1/inst/mmcm_adv_inst/RST. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

TIMING-9#1 Warning
Unknown CDC Logic  
One or more asynchronous Clock Domain Crossing has been detected between 2 clock domains through a set_false_path or a set_clock_groups or set_max_delay -datapath_only constraint but no double-registers logic synchronizer has been found on the side of the capture clock. It is recommended to run report_cdc for a complete and detailed CDC coverage. Please consider using XPM_CDC to avoid Critical severities
Related violations: <none>

TIMING-10#1 Warning
Missing property on synchronizer  
One or more logic synchronizer has been detected between 2 clock domains but the synchronizer does not have the property ASYNC_REG defined on one or both registers. It is recommended to run report_cdc for a complete and detailed CDC coverage
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on UART_rxd relative to clock(s) embsys_i/clk_wiz_1/inst/clk_in1
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on btn0 relative to clock(s) embsys_i/clk_wiz_1/inst/clk_in1
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on btn1 relative to clock(s) embsys_i/clk_wiz_1/inst/clk_in1
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on btn2 relative to clock(s) embsys_i/clk_wiz_1/inst/clk_in1
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on btn3 relative to clock(s) embsys_i/clk_wiz_1/inst/clk_in1
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on sclk_io relative to clock(s) embsys_i/clk_wiz_1/inst/clk_in1
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on sda_io relative to clock(s) embsys_i/clk_wiz_1/inst/clk_in1
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on sw[0] relative to clock(s) embsys_i/clk_wiz_1/inst/clk_in1
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on sw[10] relative to clock(s) embsys_i/clk_wiz_1/inst/clk_in1
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An input delay is missing on sw[11] relative to clock(s) embsys_i/clk_wiz_1/inst/clk_in1
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An input delay is missing on sw[12] relative to clock(s) embsys_i/clk_wiz_1/inst/clk_in1
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An input delay is missing on sw[13] relative to clock(s) embsys_i/clk_wiz_1/inst/clk_in1
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An input delay is missing on sw[14] relative to clock(s) embsys_i/clk_wiz_1/inst/clk_in1
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An input delay is missing on sw[15] relative to clock(s) embsys_i/clk_wiz_1/inst/clk_in1
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An input delay is missing on sw[1] relative to clock(s) embsys_i/clk_wiz_1/inst/clk_in1
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An input delay is missing on sw[2] relative to clock(s) embsys_i/clk_wiz_1/inst/clk_in1
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An input delay is missing on sw[3] relative to clock(s) embsys_i/clk_wiz_1/inst/clk_in1
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An input delay is missing on sw[4] relative to clock(s) embsys_i/clk_wiz_1/inst/clk_in1
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An input delay is missing on sw[5] relative to clock(s) embsys_i/clk_wiz_1/inst/clk_in1
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An input delay is missing on sw[6] relative to clock(s) embsys_i/clk_wiz_1/inst/clk_in1
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An input delay is missing on sw[7] relative to clock(s) embsys_i/clk_wiz_1/inst/clk_in1
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An input delay is missing on sw[8] relative to clock(s) embsys_i/clk_wiz_1/inst/clk_in1
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An input delay is missing on sw[9] relative to clock(s) embsys_i/clk_wiz_1/inst/clk_in1
Related violations: <none>

TIMING-18#24 Warning
Missing input or output delay  
An output delay is missing on AN[0] relative to clock(s) embsys_i/clk_wiz_1/inst/clk_in1
Related violations: <none>

TIMING-18#25 Warning
Missing input or output delay  
An output delay is missing on AN[1] relative to clock(s) embsys_i/clk_wiz_1/inst/clk_in1
Related violations: <none>

TIMING-18#26 Warning
Missing input or output delay  
An output delay is missing on AN[2] relative to clock(s) embsys_i/clk_wiz_1/inst/clk_in1
Related violations: <none>

TIMING-18#27 Warning
Missing input or output delay  
An output delay is missing on AN[3] relative to clock(s) embsys_i/clk_wiz_1/inst/clk_in1
Related violations: <none>

TIMING-18#28 Warning
Missing input or output delay  
An output delay is missing on AN[4] relative to clock(s) embsys_i/clk_wiz_1/inst/clk_in1
Related violations: <none>

TIMING-18#29 Warning
Missing input or output delay  
An output delay is missing on AN[5] relative to clock(s) embsys_i/clk_wiz_1/inst/clk_in1
Related violations: <none>

TIMING-18#30 Warning
Missing input or output delay  
An output delay is missing on AN[6] relative to clock(s) embsys_i/clk_wiz_1/inst/clk_in1
Related violations: <none>

TIMING-18#31 Warning
Missing input or output delay  
An output delay is missing on AN[7] relative to clock(s) embsys_i/clk_wiz_1/inst/clk_in1
Related violations: <none>

TIMING-18#32 Warning
Missing input or output delay  
An output delay is missing on CA relative to clock(s) embsys_i/clk_wiz_1/inst/clk_in1
Related violations: <none>

TIMING-18#33 Warning
Missing input or output delay  
An output delay is missing on CB relative to clock(s) embsys_i/clk_wiz_1/inst/clk_in1
Related violations: <none>

TIMING-18#34 Warning
Missing input or output delay  
An output delay is missing on CC relative to clock(s) embsys_i/clk_wiz_1/inst/clk_in1
Related violations: <none>

TIMING-18#35 Warning
Missing input or output delay  
An output delay is missing on CD relative to clock(s) embsys_i/clk_wiz_1/inst/clk_in1
Related violations: <none>

TIMING-18#36 Warning
Missing input or output delay  
An output delay is missing on CE relative to clock(s) embsys_i/clk_wiz_1/inst/clk_in1
Related violations: <none>

TIMING-18#37 Warning
Missing input or output delay  
An output delay is missing on CF relative to clock(s) embsys_i/clk_wiz_1/inst/clk_in1
Related violations: <none>

TIMING-18#38 Warning
Missing input or output delay  
An output delay is missing on CG relative to clock(s) embsys_i/clk_wiz_1/inst/clk_in1
Related violations: <none>

TIMING-18#39 Warning
Missing input or output delay  
An output delay is missing on DP relative to clock(s) embsys_i/clk_wiz_1/inst/clk_in1
Related violations: <none>

TIMING-18#40 Warning
Missing input or output delay  
An output delay is missing on RGB0_Blue relative to clock(s) embsys_i/clk_wiz_1/inst/clk_in1
Related violations: <none>

TIMING-18#41 Warning
Missing input or output delay  
An output delay is missing on RGB0_Green relative to clock(s) embsys_i/clk_wiz_1/inst/clk_in1
Related violations: <none>

TIMING-18#42 Warning
Missing input or output delay  
An output delay is missing on RGB0_Red relative to clock(s) embsys_i/clk_wiz_1/inst/clk_in1
Related violations: <none>

TIMING-18#43 Warning
Missing input or output delay  
An output delay is missing on RGB1_Blue relative to clock(s) embsys_i/clk_wiz_1/inst/clk_in1
Related violations: <none>

TIMING-18#44 Warning
Missing input or output delay  
An output delay is missing on RGB1_Green relative to clock(s) embsys_i/clk_wiz_1/inst/clk_in1
Related violations: <none>

TIMING-18#45 Warning
Missing input or output delay  
An output delay is missing on RGB1_Red relative to clock(s) embsys_i/clk_wiz_1/inst/clk_in1
Related violations: <none>

TIMING-18#46 Warning
Missing input or output delay  
An output delay is missing on UART_txd relative to clock(s) embsys_i/clk_wiz_1/inst/clk_in1
Related violations: <none>

TIMING-18#47 Warning
Missing input or output delay  
An output delay is missing on led[0] relative to clock(s) embsys_i/clk_wiz_1/inst/clk_in1
Related violations: <none>

TIMING-18#48 Warning
Missing input or output delay  
An output delay is missing on led[10] relative to clock(s) embsys_i/clk_wiz_1/inst/clk_in1
Related violations: <none>

TIMING-18#49 Warning
Missing input or output delay  
An output delay is missing on led[11] relative to clock(s) embsys_i/clk_wiz_1/inst/clk_in1
Related violations: <none>

TIMING-18#50 Warning
Missing input or output delay  
An output delay is missing on led[12] relative to clock(s) embsys_i/clk_wiz_1/inst/clk_in1
Related violations: <none>

TIMING-18#51 Warning
Missing input or output delay  
An output delay is missing on led[13] relative to clock(s) embsys_i/clk_wiz_1/inst/clk_in1
Related violations: <none>

TIMING-18#52 Warning
Missing input or output delay  
An output delay is missing on led[14] relative to clock(s) embsys_i/clk_wiz_1/inst/clk_in1
Related violations: <none>

TIMING-18#53 Warning
Missing input or output delay  
An output delay is missing on led[15] relative to clock(s) embsys_i/clk_wiz_1/inst/clk_in1
Related violations: <none>

TIMING-18#54 Warning
Missing input or output delay  
An output delay is missing on led[1] relative to clock(s) embsys_i/clk_wiz_1/inst/clk_in1
Related violations: <none>

TIMING-18#55 Warning
Missing input or output delay  
An output delay is missing on led[2] relative to clock(s) embsys_i/clk_wiz_1/inst/clk_in1
Related violations: <none>

TIMING-18#56 Warning
Missing input or output delay  
An output delay is missing on led[3] relative to clock(s) embsys_i/clk_wiz_1/inst/clk_in1
Related violations: <none>

TIMING-18#57 Warning
Missing input or output delay  
An output delay is missing on led[4] relative to clock(s) embsys_i/clk_wiz_1/inst/clk_in1
Related violations: <none>

TIMING-18#58 Warning
Missing input or output delay  
An output delay is missing on led[5] relative to clock(s) embsys_i/clk_wiz_1/inst/clk_in1
Related violations: <none>

TIMING-18#59 Warning
Missing input or output delay  
An output delay is missing on led[6] relative to clock(s) embsys_i/clk_wiz_1/inst/clk_in1
Related violations: <none>

TIMING-18#60 Warning
Missing input or output delay  
An output delay is missing on led[7] relative to clock(s) embsys_i/clk_wiz_1/inst/clk_in1
Related violations: <none>

TIMING-18#61 Warning
Missing input or output delay  
An output delay is missing on led[8] relative to clock(s) embsys_i/clk_wiz_1/inst/clk_in1
Related violations: <none>

TIMING-18#62 Warning
Missing input or output delay  
An output delay is missing on led[9] relative to clock(s) embsys_i/clk_wiz_1/inst/clk_in1
Related violations: <none>

TIMING-47#1 Warning
False path, asynchronous clock group or max delay datapath only constraint between synchronous clocks  
A Clock Group timing constraint is set between synchronous clocks clk_out1_embsys_clk_wiz_1_0 and embsys_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q (see constraint position 17 in the Timing Constraint window in Vivado IDE). Masking entire synchronous clock domains via  set_false_path, set_clock_groups or set_max_delay -datapath_only may result in failure in hardware.
Related violations: <none>

TIMING-47#2 Warning
False path, asynchronous clock group or max delay datapath only constraint between synchronous clocks  
A Clock Group timing constraint is set between synchronous clocks clk_out1_embsys_clk_wiz_1_0 and embsys_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q (see constraint position 18 in the Timing Constraint window in Vivado IDE). Masking entire synchronous clock domains via  set_false_path, set_clock_groups or set_max_delay -datapath_only may result in failure in hardware.
Related violations: <none>

TIMING-47#3 Warning
False path, asynchronous clock group or max delay datapath only constraint between synchronous clocks  
A Clock Group timing constraint is set between synchronous clocks embsys_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q and clk_out1_embsys_clk_wiz_1_0 (see constraint position 17 in the Timing Constraint window in Vivado IDE). Masking entire synchronous clock domains via  set_false_path, set_clock_groups or set_max_delay -datapath_only may result in failure in hardware.
Related violations: <none>

TIMING-47#4 Warning
False path, asynchronous clock group or max delay datapath only constraint between synchronous clocks  
A Clock Group timing constraint is set between synchronous clocks embsys_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q and clk_out1_embsys_clk_wiz_1_0 (see constraint position 18 in the Timing Constraint window in Vivado IDE). Masking entire synchronous clock domains via  set_false_path, set_clock_groups or set_max_delay -datapath_only may result in failure in hardware.
Related violations: <none>


