

================================================================
== Vitis HLS Report for 'crc24a_Pipeline_VITIS_LOOP_60_6'
================================================================
* Date:           Mon Jun 12 14:34:27 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        a9crc
* Solution:       solution2 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.368 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       26|       26|  0.260 us|  0.260 us|   26|   26|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_60_6  |       24|       24|         2|          1|          1|    24|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     39|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     54|    -|
|Register         |        -|    -|       9|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|       9|     93|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln60_fu_90_p2          |         +|   0|  0|  13|           5|           1|
    |ap_block_pp0_stage0_01001  |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001  |       and|   0|  0|   2|           1|           1|
    |icmp_ln60_fu_84_p2         |      icmp|   0|  0|   9|           5|           5|
    |icmp_ln63_fu_101_p2        |      icmp|   0|  0|   9|           5|           5|
    |ap_block_state2_io         |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|  39|          19|          16|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_j_1     |   9|          2|    5|         10|
    |c_TDATA_blk_n            |   9|          2|    1|          2|
    |j_fu_44                  |   9|          2|    5|         10|
    |last_TDATA_blk_n         |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  54|         12|   14|         28|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |ap_CS_fsm                |  1|   0|    1|          0|
    |ap_done_reg              |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    |icmp_ln63_reg_132        |  1|   0|    1|          0|
    |j_fu_44                  |  5|   0|    5|          0|
    +-------------------------+---+----+-----+-----------+
    |Total                    |  9|   0|    9|          0|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+---------------------------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  |          Source Object          |    C Type    |
+-------------+-----+-----+------------+---------------------------------+--------------+
|ap_clk       |   in|    1|  ap_ctrl_hs|  crc24a_Pipeline_VITIS_LOOP_60_6|  return value|
|ap_rst       |   in|    1|  ap_ctrl_hs|  crc24a_Pipeline_VITIS_LOOP_60_6|  return value|
|ap_start     |   in|    1|  ap_ctrl_hs|  crc24a_Pipeline_VITIS_LOOP_60_6|  return value|
|ap_done      |  out|    1|  ap_ctrl_hs|  crc24a_Pipeline_VITIS_LOOP_60_6|  return value|
|ap_idle      |  out|    1|  ap_ctrl_hs|  crc24a_Pipeline_VITIS_LOOP_60_6|  return value|
|ap_ready     |  out|    1|  ap_ctrl_hs|  crc24a_Pipeline_VITIS_LOOP_60_6|  return value|
|c_TREADY     |   in|    1|        axis|                                c|       pointer|
|c_TDATA      |  out|    8|        axis|                                c|       pointer|
|c_TVALID     |  out|    1|        axis|                                c|       pointer|
|last_TREADY  |   in|    1|        axis|                             last|       pointer|
|last_TDATA   |  out|    8|        axis|                             last|       pointer|
|last_TVALID  |  out|    1|        axis|                             last|       pointer|
|p_address0   |  out|    5|   ap_memory|                                p|         array|
|p_ce0        |  out|    1|   ap_memory|                                p|         array|
|p_q0         |   in|    1|   ap_memory|                                p|         array|
+-------------+-----+-----+------------+---------------------------------+--------------+

