
----------------------------------- FullProof -----------------------------------

PRE	S0= CP0[ASID]=pid                                           Premise(F0)
	S1= PC[Out]=addr                                            Premise(F1)
	S2= IMem[{pid,addr}]={12,rS,rD,UIMM}                        Premise(F2)

IF	S3= CP0.ASID=pid                                            CP0-Read-ASID(S0)
	S4= PC.Out=addr                                             PC-Out(S1)
	S5= A_EX.Out=>ALU.A                                         Premise(F3)
	S6= B_EX.Out=>ALU.B                                         Premise(F4)
	S7= ALUOut_MEM.Out=>ALUOut_DMMU1.In                         Premise(F5)
	S8= ALU.Out=>ALUOut_MEM.In                                  Premise(F6)
	S9= ALUOut_DMMU2.Out=>ALUOut_WB.In                          Premise(F7)
	S10= ALUOut_MEM.Out=>ALUOut_WB.In                           Premise(F8)
	S11= A_MEM.Out=>A_WB.In                                     Premise(F9)
	S12= LIMMEXT.Out=>B_EX.In                                   Premise(F10)
	S13= B_MEM.Out=>B_WB.In                                     Premise(F11)
	S14= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit                Premise(F12)
	S15= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                    Premise(F13)
	S16= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                    Premise(F14)
	S17= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                        Premise(F15)
	S18= FU.Bub_IF=>CU_IF.Bub                                   Premise(F16)
	S19= FU.Halt_IF=>CU_IF.Halt                                 Premise(F17)
	S20= ICache.Hit=>CU_IF.ICacheHit                            Premise(F18)
	S21= IMMU.Hit=>CU_IF.IMMUHit                                Premise(F19)
	S22= FU.Bub_IMMU=>CU_IMMU.Bub                               Premise(F20)
	S23= FU.Halt_IMMU=>CU_IMMU.Halt                             Premise(F21)
	S24= CU_ID.ICacheHitOut=>CU_IMMU.ICacheHit                  Premise(F22)
	S25= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                  Premise(F23)
	S26= CU_ID.IMMUHitOut=>CU_IMMU.IMMUHit                      Premise(F24)
	S27= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                      Premise(F25)
	S28= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                   Premise(F26)
	S29= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                       Premise(F27)
	S30= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                 Premise(F28)
	S31= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                   Premise(F29)
	S32= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                     Premise(F30)
	S33= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                       Premise(F31)
	S34= ICache.Hit=>FU.ICacheHit                               Premise(F32)
	S35= IR_DMMU2.Out=>FU.IR_DMMU2                              Premise(F33)
	S36= IR_EX.Out=>FU.IR_EX                                    Premise(F34)
	S37= IR_IMMU.Out=>FU.IR_IMMU                                Premise(F35)
	S38= IR_MEM.Out=>FU.IR_MEM                                  Premise(F36)
	S39= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                     Premise(F37)
	S40= ALUOut_DMMU2.Out=>FU.InDMMU2                           Premise(F38)
	S41= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                     Premise(F39)
	S42= ALU.Out=>FU.InEX                                       Premise(F40)
	S43= IR_EX.Out20_16=>FU.InEX_WReg                           Premise(F41)
	S44= ALUOut_MEM.Out=>FU.InMEM                               Premise(F42)
	S45= IR_MEM.Out20_16=>FU.InMEM_WReg                         Premise(F43)
	S46= IR_WB.Out20_16=>FU.InWB_WReg                           Premise(F44)
	S47= IR_WB.Out20_16=>GPR.WReg                               Premise(F45)
	S48= IMMU.Addr=>IAddrReg.In                                 Premise(F46)
	S49= PC.Out=>ICache.IEA                                     Premise(F47)
	S50= ICache.IEA=addr                                        Path(S4,S49)
	S51= ICache.Hit=ICacheHit(addr)                             ICache-Search(S50)
	S52= CU_IF.ICacheHit=ICacheHit(addr)                        Path(S51,S20)
	S53= FU.ICacheHit=ICacheHit(addr)                           Path(S51,S34)
	S54= PC.Out=>ICache.IEA                                     Premise(F48)
	S55= IMem.MEM8WordOut=>ICache.WData                         Premise(F49)
	S56= ICache.Out=>ICacheReg.In                               Premise(F50)
	S57= PC.Out=>IMMU.IEA                                       Premise(F51)
	S58= IMMU.IEA=addr                                          Path(S4,S57)
	S59= CP0.ASID=>IMMU.PID                                     Premise(F52)
	S60= IMMU.PID=pid                                           Path(S3,S59)
	S61= IMMU.Addr={pid,addr}                                   IMMU-Search(S60,S58)
	S62= IAddrReg.In={pid,addr}                                 Path(S61,S48)
	S63= IMMU.Hit=IMMUHit(pid,addr)                             IMMU-Search(S60,S58)
	S64= CU_IF.IMMUHit=IMMUHit(pid,addr)                        Path(S63,S21)
	S65= IAddrReg.Out=>IMem.RAddr                               Premise(F53)
	S66= ICacheReg.Out=>IRMux.CacheData                         Premise(F54)
	S67= CU_IMMU.ICacheHit=>IRMux.CacheSel                      Premise(F55)
	S68= IMem.Out=>IRMux.MemData                                Premise(F56)
	S69= CU_IMMU.IMMUHit=>IRMux.MemSel                          Premise(F57)
	S70= IR_MEM.Out=>IR_DMMU1.In                                Premise(F58)
	S71= ICache.Out=>IR_ID.In                                   Premise(F59)
	S72= IRMux.Out=>IR_ID.In                                    Premise(F60)
	S73= ICache.Out=>IR_IMMU.In                                 Premise(F61)
	S74= IR_EX.Out=>IR_MEM.In                                   Premise(F62)
	S75= IR_DMMU2.Out=>IR_WB.In                                 Premise(F63)
	S76= IR_MEM.Out=>IR_WB.In                                   Premise(F64)
	S77= IR_ID.Out15_0=>LIMMEXT.In                              Premise(F65)
	S78= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                    Premise(F66)
	S79= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                    Premise(F67)
	S80= IR_DMMU1.Out31_26=>CU_DMMU1.Op                         Premise(F68)
	S81= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                       Premise(F69)
	S82= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                    Premise(F70)
	S83= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                    Premise(F71)
	S84= IR_DMMU2.Out31_26=>CU_DMMU2.Op                         Premise(F72)
	S85= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                       Premise(F73)
	S86= IR_EX.Out20_16=>CU_EX.IRFunc1                          Premise(F74)
	S87= IR_EX.Out25_21=>CU_EX.IRFunc2                          Premise(F75)
	S88= IR_EX.Out31_26=>CU_EX.Op                               Premise(F76)
	S89= IR_EX.Out5_0=>CU_EX.IRFunc                             Premise(F77)
	S90= IR_ID.Out20_16=>CU_ID.IRFunc1                          Premise(F78)
	S91= IR_ID.Out25_21=>CU_ID.IRFunc2                          Premise(F79)
	S92= IR_ID.Out31_26=>CU_ID.Op                               Premise(F80)
	S93= IR_ID.Out5_0=>CU_ID.IRFunc                             Premise(F81)
	S94= IR_MEM.Out20_16=>CU_MEM.IRFunc1                        Premise(F82)
	S95= IR_MEM.Out25_21=>CU_MEM.IRFunc2                        Premise(F83)
	S96= IR_MEM.Out31_26=>CU_MEM.Op                             Premise(F84)
	S97= IR_MEM.Out5_0=>CU_MEM.IRFunc                           Premise(F85)
	S98= IR_WB.Out20_16=>CU_WB.IRFunc1                          Premise(F86)
	S99= IR_WB.Out25_21=>CU_WB.IRFunc2                          Premise(F87)
	S100= IR_WB.Out31_26=>CU_WB.Op                              Premise(F88)
	S101= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F89)
	S102= CtrlA_EX=0                                            Premise(F90)
	S103= CtrlB_EX=0                                            Premise(F91)
	S104= CtrlALUOut_MEM=0                                      Premise(F92)
	S105= CtrlALUOut_DMMU1=0                                    Premise(F93)
	S106= CtrlALUOut_DMMU2=0                                    Premise(F94)
	S107= CtrlALUOut_WB=0                                       Premise(F95)
	S108= CtrlA_MEM=0                                           Premise(F96)
	S109= CtrlA_WB=0                                            Premise(F97)
	S110= CtrlB_MEM=0                                           Premise(F98)
	S111= CtrlB_WB=0                                            Premise(F99)
	S112= CtrlICache=0                                          Premise(F100)
	S113= CtrlIMMU=0                                            Premise(F101)
	S114= CtrlIR_DMMU1=0                                        Premise(F102)
	S115= CtrlIR_DMMU2=0                                        Premise(F103)
	S116= CtrlIR_EX=0                                           Premise(F104)
	S117= CtrlIR_ID=0                                           Premise(F105)
	S118= CtrlIR_IMMU=1                                         Premise(F106)
	S119= CtrlIR_MEM=0                                          Premise(F107)
	S120= CtrlIR_WB=0                                           Premise(F108)
	S121= CtrlGPR=0                                             Premise(F109)
	S122= CtrlIAddrReg=1                                        Premise(F110)
	S123= [IAddrReg]={pid,addr}                                 IAddrReg-Write(S62,S122)
	S124= CtrlPC=0                                              Premise(F111)
	S125= CtrlPCInc=0                                           Premise(F112)
	S126= PC[Out]=addr                                          PC-Hold(S1,S124,S125)
	S127= CtrlIMem=0                                            Premise(F113)
	S128= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S2,S127)
	S129= CtrlICacheReg=1                                       Premise(F114)
	S130= CtrlASIDIn=0                                          Premise(F115)
	S131= CtrlCP0=0                                             Premise(F116)
	S132= CP0[ASID]=pid                                         CP0-Hold(S0,S131)
	S133= CtrlEPCIn=0                                           Premise(F117)
	S134= CtrlExCodeIn=0                                        Premise(F118)
	S135= CtrlIRMux=0                                           Premise(F119)
	S136= GPR[rS]=a                                             Premise(F120)

IMMU	S137= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S123)
	S138= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S123)
	S139= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S123)
	S140= PC.Out=addr                                           PC-Out(S126)
	S141= CP0.ASID=pid                                          CP0-Read-ASID(S132)
	S142= A_EX.Out=>ALU.A                                       Premise(F121)
	S143= B_EX.Out=>ALU.B                                       Premise(F122)
	S144= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F123)
	S145= ALU.Out=>ALUOut_MEM.In                                Premise(F124)
	S146= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F125)
	S147= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F126)
	S148= A_MEM.Out=>A_WB.In                                    Premise(F127)
	S149= LIMMEXT.Out=>B_EX.In                                  Premise(F128)
	S150= B_MEM.Out=>B_WB.In                                    Premise(F129)
	S151= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F130)
	S152= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F131)
	S153= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F132)
	S154= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F133)
	S155= FU.Bub_IF=>CU_IF.Bub                                  Premise(F134)
	S156= FU.Halt_IF=>CU_IF.Halt                                Premise(F135)
	S157= ICache.Hit=>CU_IF.ICacheHit                           Premise(F136)
	S158= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F137)
	S159= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F138)
	S160= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F139)
	S161= CU_ID.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F140)
	S162= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F141)
	S163= CU_ID.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F142)
	S164= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F143)
	S165= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F144)
	S166= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F145)
	S167= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F146)
	S168= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F147)
	S169= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F148)
	S170= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F149)
	S171= ICache.Hit=>FU.ICacheHit                              Premise(F150)
	S172= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F151)
	S173= IR_EX.Out=>FU.IR_EX                                   Premise(F152)
	S174= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F153)
	S175= IR_MEM.Out=>FU.IR_MEM                                 Premise(F154)
	S176= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                    Premise(F155)
	S177= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F156)
	S178= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F157)
	S179= ALU.Out=>FU.InEX                                      Premise(F158)
	S180= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F159)
	S181= ALUOut_MEM.Out=>FU.InMEM                              Premise(F160)
	S182= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F161)
	S183= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F162)
	S184= IR_WB.Out20_16=>GPR.WReg                              Premise(F163)
	S185= IMMU.Addr=>IAddrReg.In                                Premise(F164)
	S186= PC.Out=>ICache.IEA                                    Premise(F165)
	S187= ICache.IEA=addr                                       Path(S140,S186)
	S188= ICache.Hit=ICacheHit(addr)                            ICache-Search(S187)
	S189= CU_IF.ICacheHit=ICacheHit(addr)                       Path(S188,S157)
	S190= FU.ICacheHit=ICacheHit(addr)                          Path(S188,S171)
	S191= PC.Out=>ICache.IEA                                    Premise(F166)
	S192= IMem.MEM8WordOut=>ICache.WData                        Premise(F167)
	S193= ICache.Out=>ICacheReg.In                              Premise(F168)
	S194= PC.Out=>IMMU.IEA                                      Premise(F169)
	S195= IMMU.IEA=addr                                         Path(S140,S194)
	S196= CP0.ASID=>IMMU.PID                                    Premise(F170)
	S197= IMMU.PID=pid                                          Path(S141,S196)
	S198= IMMU.Addr={pid,addr}                                  IMMU-Search(S197,S195)
	S199= IAddrReg.In={pid,addr}                                Path(S198,S185)
	S200= IMMU.Hit=IMMUHit(pid,addr)                            IMMU-Search(S197,S195)
	S201= CU_IF.IMMUHit=IMMUHit(pid,addr)                       Path(S200,S158)
	S202= IAddrReg.Out=>IMem.RAddr                              Premise(F171)
	S203= IMem.RAddr={pid,addr}                                 Path(S137,S202)
	S204= IMem.Out={12,rS,rD,UIMM}                              IMem-Read(S203,S128)
	S205= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S203,S128)
	S206= ICache.WData=IMemGet8Word({pid,addr})                 Path(S205,S192)
	S207= ICacheReg.Out=>IRMux.CacheData                        Premise(F172)
	S208= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F173)
	S209= IMem.Out=>IRMux.MemData                               Premise(F174)
	S210= IRMux.MemData={12,rS,rD,UIMM}                         Path(S204,S209)
	S211= IRMux.Out={12,rS,rD,UIMM}                             IRMux-Select2(S210)
	S212= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F175)
	S213= IR_MEM.Out=>IR_DMMU1.In                               Premise(F176)
	S214= ICache.Out=>IR_ID.In                                  Premise(F177)
	S215= IRMux.Out=>IR_ID.In                                   Premise(F178)
	S216= IR_ID.In={12,rS,rD,UIMM}                              Path(S211,S215)
	S217= ICache.Out=>IR_IMMU.In                                Premise(F179)
	S218= IR_EX.Out=>IR_MEM.In                                  Premise(F180)
	S219= IR_DMMU2.Out=>IR_WB.In                                Premise(F181)
	S220= IR_MEM.Out=>IR_WB.In                                  Premise(F182)
	S221= IR_ID.Out15_0=>LIMMEXT.In                             Premise(F183)
	S222= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F184)
	S223= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F185)
	S224= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F186)
	S225= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F187)
	S226= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F188)
	S227= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F189)
	S228= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F190)
	S229= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F191)
	S230= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F192)
	S231= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F193)
	S232= IR_EX.Out31_26=>CU_EX.Op                              Premise(F194)
	S233= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F195)
	S234= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F196)
	S235= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F197)
	S236= IR_ID.Out31_26=>CU_ID.Op                              Premise(F198)
	S237= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F199)
	S238= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F200)
	S239= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F201)
	S240= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F202)
	S241= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F203)
	S242= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F204)
	S243= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F205)
	S244= IR_WB.Out31_26=>CU_WB.Op                              Premise(F206)
	S245= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F207)
	S246= CtrlA_EX=0                                            Premise(F208)
	S247= CtrlB_EX=0                                            Premise(F209)
	S248= CtrlALUOut_MEM=0                                      Premise(F210)
	S249= CtrlALUOut_DMMU1=0                                    Premise(F211)
	S250= CtrlALUOut_DMMU2=0                                    Premise(F212)
	S251= CtrlALUOut_WB=0                                       Premise(F213)
	S252= CtrlA_MEM=0                                           Premise(F214)
	S253= CtrlA_WB=0                                            Premise(F215)
	S254= CtrlB_MEM=0                                           Premise(F216)
	S255= CtrlB_WB=0                                            Premise(F217)
	S256= CtrlICache=1                                          Premise(F218)
	S257= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Write(S187,S206,S256)
	S258= CtrlIMMU=0                                            Premise(F219)
	S259= CtrlIR_DMMU1=0                                        Premise(F220)
	S260= CtrlIR_DMMU2=0                                        Premise(F221)
	S261= CtrlIR_EX=0                                           Premise(F222)
	S262= CtrlIR_ID=1                                           Premise(F223)
	S263= [IR_ID]={12,rS,rD,UIMM}                               IR_ID-Write(S216,S262)
	S264= CtrlIR_IMMU=0                                         Premise(F224)
	S265= CtrlIR_MEM=0                                          Premise(F225)
	S266= CtrlIR_WB=0                                           Premise(F226)
	S267= CtrlGPR=0                                             Premise(F227)
	S268= GPR[rS]=a                                             GPR-Hold(S136,S267)
	S269= CtrlIAddrReg=0                                        Premise(F228)
	S270= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S123,S269)
	S271= CtrlPC=0                                              Premise(F229)
	S272= CtrlPCInc=1                                           Premise(F230)
	S273= PC[Out]=addr+4                                        PC-Inc(S126,S271,S272)
	S274= PC[CIA]=addr                                          PC-Inc(S126,S271,S272)
	S275= CtrlIMem=0                                            Premise(F231)
	S276= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S128,S275)
	S277= CtrlICacheReg=0                                       Premise(F232)
	S278= CtrlASIDIn=0                                          Premise(F233)
	S279= CtrlCP0=0                                             Premise(F234)
	S280= CP0[ASID]=pid                                         CP0-Hold(S132,S279)
	S281= CtrlEPCIn=0                                           Premise(F235)
	S282= CtrlExCodeIn=0                                        Premise(F236)
	S283= CtrlIRMux=0                                           Premise(F237)

ID	S284= IR_ID.Out={12,rS,rD,UIMM}                             IR-Out(S263)
	S285= IR_ID.Out31_26=12                                     IR-Out(S263)
	S286= IR_ID.Out25_21=rS                                     IR-Out(S263)
	S287= IR_ID.Out20_16=rD                                     IR-Out(S263)
	S288= IR_ID.Out15_0=UIMM                                    IR-Out(S263)
	S289= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S270)
	S290= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S270)
	S291= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S270)
	S292= PC.Out=addr+4                                         PC-Out(S273)
	S293= PC.CIA=addr                                           PC-Out(S274)
	S294= PC.CIA31_28=addr[31:28]                               PC-Out(S274)
	S295= CP0.ASID=pid                                          CP0-Read-ASID(S280)
	S296= A_EX.Out=>ALU.A                                       Premise(F238)
	S297= B_EX.Out=>ALU.B                                       Premise(F239)
	S298= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F240)
	S299= ALU.Out=>ALUOut_MEM.In                                Premise(F241)
	S300= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F242)
	S301= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F243)
	S302= A_MEM.Out=>A_WB.In                                    Premise(F244)
	S303= LIMMEXT.Out=>B_EX.In                                  Premise(F245)
	S304= B_MEM.Out=>B_WB.In                                    Premise(F246)
	S305= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F247)
	S306= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F248)
	S307= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F249)
	S308= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F250)
	S309= FU.Bub_IF=>CU_IF.Bub                                  Premise(F251)
	S310= FU.Halt_IF=>CU_IF.Halt                                Premise(F252)
	S311= ICache.Hit=>CU_IF.ICacheHit                           Premise(F253)
	S312= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F254)
	S313= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F255)
	S314= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F256)
	S315= CU_ID.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F257)
	S316= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F258)
	S317= CU_ID.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F259)
	S318= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F260)
	S319= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F261)
	S320= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F262)
	S321= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F263)
	S322= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F264)
	S323= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F265)
	S324= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F266)
	S325= ICache.Hit=>FU.ICacheHit                              Premise(F267)
	S326= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F268)
	S327= IR_EX.Out=>FU.IR_EX                                   Premise(F269)
	S328= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F270)
	S329= IR_MEM.Out=>FU.IR_MEM                                 Premise(F271)
	S330= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                    Premise(F272)
	S331= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F273)
	S332= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F274)
	S333= ALU.Out=>FU.InEX                                      Premise(F275)
	S334= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F276)
	S335= FU.InID2_RReg=5'b00000                                Premise(F277)
	S336= ALUOut_MEM.Out=>FU.InMEM                              Premise(F278)
	S337= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F279)
	S338= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F280)
	S339= IR_WB.Out20_16=>GPR.WReg                              Premise(F281)
	S340= IMMU.Addr=>IAddrReg.In                                Premise(F282)
	S341= PC.Out=>ICache.IEA                                    Premise(F283)
	S342= ICache.IEA=addr+4                                     Path(S292,S341)
	S343= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S342)
	S344= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S343,S311)
	S345= FU.ICacheHit=ICacheHit(addr+4)                        Path(S343,S325)
	S346= PC.Out=>ICache.IEA                                    Premise(F284)
	S347= IMem.MEM8WordOut=>ICache.WData                        Premise(F285)
	S348= ICache.Out=>ICacheReg.In                              Premise(F286)
	S349= PC.Out=>IMMU.IEA                                      Premise(F287)
	S350= IMMU.IEA=addr+4                                       Path(S292,S349)
	S351= CP0.ASID=>IMMU.PID                                    Premise(F288)
	S352= IMMU.PID=pid                                          Path(S295,S351)
	S353= IMMU.Addr={pid,addr+4}                                IMMU-Search(S352,S350)
	S354= IAddrReg.In={pid,addr+4}                              Path(S353,S340)
	S355= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S352,S350)
	S356= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S355,S312)
	S357= IAddrReg.Out=>IMem.RAddr                              Premise(F289)
	S358= IMem.RAddr={pid,addr}                                 Path(S289,S357)
	S359= IMem.Out={12,rS,rD,UIMM}                              IMem-Read(S358,S276)
	S360= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S358,S276)
	S361= ICache.WData=IMemGet8Word({pid,addr})                 Path(S360,S347)
	S362= ICacheReg.Out=>IRMux.CacheData                        Premise(F290)
	S363= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F291)
	S364= IMem.Out=>IRMux.MemData                               Premise(F292)
	S365= IRMux.MemData={12,rS,rD,UIMM}                         Path(S359,S364)
	S366= IRMux.Out={12,rS,rD,UIMM}                             IRMux-Select2(S365)
	S367= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F293)
	S368= IR_MEM.Out=>IR_DMMU1.In                               Premise(F294)
	S369= ICache.Out=>IR_ID.In                                  Premise(F295)
	S370= IRMux.Out=>IR_ID.In                                   Premise(F296)
	S371= IR_ID.In={12,rS,rD,UIMM}                              Path(S366,S370)
	S372= ICache.Out=>IR_IMMU.In                                Premise(F297)
	S373= IR_EX.Out=>IR_MEM.In                                  Premise(F298)
	S374= IR_DMMU2.Out=>IR_WB.In                                Premise(F299)
	S375= IR_MEM.Out=>IR_WB.In                                  Premise(F300)
	S376= IR_ID.Out15_0=>LIMMEXT.In                             Premise(F301)
	S377= LIMMEXT.In=UIMM                                       Path(S288,S376)
	S378= LIMMEXT.Out={16{0},UIMM}                              LIMMEXT(S377)
	S379= B_EX.In={16{0},UIMM}                                  Path(S378,S303)
	S380= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F302)
	S381= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F303)
	S382= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F304)
	S383= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F305)
	S384= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F306)
	S385= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F307)
	S386= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F308)
	S387= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F309)
	S388= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F310)
	S389= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F311)
	S390= IR_EX.Out31_26=>CU_EX.Op                              Premise(F312)
	S391= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F313)
	S392= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F314)
	S393= CU_ID.IRFunc1=rD                                      Path(S287,S392)
	S394= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F315)
	S395= CU_ID.IRFunc2=rS                                      Path(S286,S394)
	S396= IR_ID.Out31_26=>CU_ID.Op                              Premise(F316)
	S397= CU_ID.Op=12                                           Path(S285,S396)
	S398= CU_ID.Func=alu_add                                    CU_ID(S397)
	S399= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F317)
	S400= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F318)
	S401= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F319)
	S402= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F320)
	S403= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F321)
	S404= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F322)
	S405= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F323)
	S406= IR_WB.Out31_26=>CU_WB.Op                              Premise(F324)
	S407= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F325)
	S408= CtrlA_EX=1                                            Premise(F326)
	S409= CtrlB_EX=1                                            Premise(F327)
	S410= [B_EX]={16{0},UIMM}                                   B_EX-Write(S379,S409)
	S411= CtrlALUOut_MEM=0                                      Premise(F328)
	S412= CtrlALUOut_DMMU1=0                                    Premise(F329)
	S413= CtrlALUOut_DMMU2=0                                    Premise(F330)
	S414= CtrlALUOut_WB=0                                       Premise(F331)
	S415= CtrlA_MEM=0                                           Premise(F332)
	S416= CtrlA_WB=0                                            Premise(F333)
	S417= CtrlB_MEM=0                                           Premise(F334)
	S418= CtrlB_WB=0                                            Premise(F335)
	S419= CtrlICache=0                                          Premise(F336)
	S420= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S257,S419)
	S421= CtrlIMMU=0                                            Premise(F337)
	S422= CtrlIR_DMMU1=0                                        Premise(F338)
	S423= CtrlIR_DMMU2=0                                        Premise(F339)
	S424= CtrlIR_EX=1                                           Premise(F340)
	S425= CtrlIR_ID=0                                           Premise(F341)
	S426= [IR_ID]={12,rS,rD,UIMM}                               IR_ID-Hold(S263,S425)
	S427= CtrlIR_IMMU=0                                         Premise(F342)
	S428= CtrlIR_MEM=0                                          Premise(F343)
	S429= CtrlIR_WB=0                                           Premise(F344)
	S430= CtrlGPR=0                                             Premise(F345)
	S431= GPR[rS]=a                                             GPR-Hold(S268,S430)
	S432= CtrlIAddrReg=0                                        Premise(F346)
	S433= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S270,S432)
	S434= CtrlPC=0                                              Premise(F347)
	S435= CtrlPCInc=0                                           Premise(F348)
	S436= PC[CIA]=addr                                          PC-Hold(S274,S435)
	S437= PC[Out]=addr+4                                        PC-Hold(S273,S434,S435)
	S438= CtrlIMem=0                                            Premise(F349)
	S439= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S276,S438)
	S440= CtrlICacheReg=0                                       Premise(F350)
	S441= CtrlASIDIn=0                                          Premise(F351)
	S442= CtrlCP0=0                                             Premise(F352)
	S443= CP0[ASID]=pid                                         CP0-Hold(S280,S442)
	S444= CtrlEPCIn=0                                           Premise(F353)
	S445= CtrlExCodeIn=0                                        Premise(F354)
	S446= CtrlIRMux=0                                           Premise(F355)

EX	S447= B_EX.Out={16{0},UIMM}                                 B_EX-Out(S410)
	S448= B_EX.Out1_0={{16{0},UIMM}}[1:0]                       B_EX-Out(S410)
	S449= B_EX.Out4_0={{16{0},UIMM}}[4:0]                       B_EX-Out(S410)
	S450= IR_ID.Out={12,rS,rD,UIMM}                             IR-Out(S426)
	S451= IR_ID.Out31_26=12                                     IR-Out(S426)
	S452= IR_ID.Out25_21=rS                                     IR-Out(S426)
	S453= IR_ID.Out20_16=rD                                     IR-Out(S426)
	S454= IR_ID.Out15_0=UIMM                                    IR-Out(S426)
	S455= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S433)
	S456= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S433)
	S457= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S433)
	S458= PC.CIA=addr                                           PC-Out(S436)
	S459= PC.CIA31_28=addr[31:28]                               PC-Out(S436)
	S460= PC.Out=addr+4                                         PC-Out(S437)
	S461= CP0.ASID=pid                                          CP0-Read-ASID(S443)
	S462= A_EX.Out=>ALU.A                                       Premise(F356)
	S463= B_EX.Out=>ALU.B                                       Premise(F357)
	S464= ALU.B={16{0},UIMM}                                    Path(S447,S463)
	S465= ALU.Func=6'b000000                                    Premise(F358)
	S466= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F359)
	S467= ALU.Out=>ALUOut_MEM.In                                Premise(F360)
	S468= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F361)
	S469= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F362)
	S470= A_MEM.Out=>A_WB.In                                    Premise(F363)
	S471= LIMMEXT.Out=>B_EX.In                                  Premise(F364)
	S472= B_MEM.Out=>B_WB.In                                    Premise(F365)
	S473= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F366)
	S474= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F367)
	S475= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F368)
	S476= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F369)
	S477= FU.Bub_IF=>CU_IF.Bub                                  Premise(F370)
	S478= FU.Halt_IF=>CU_IF.Halt                                Premise(F371)
	S479= ICache.Hit=>CU_IF.ICacheHit                           Premise(F372)
	S480= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F373)
	S481= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F374)
	S482= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F375)
	S483= CU_ID.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F376)
	S484= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F377)
	S485= CU_ID.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F378)
	S486= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F379)
	S487= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F380)
	S488= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F381)
	S489= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F382)
	S490= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F383)
	S491= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F384)
	S492= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F385)
	S493= ICache.Hit=>FU.ICacheHit                              Premise(F386)
	S494= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F387)
	S495= IR_EX.Out=>FU.IR_EX                                   Premise(F388)
	S496= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F389)
	S497= IR_MEM.Out=>FU.IR_MEM                                 Premise(F390)
	S498= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                    Premise(F391)
	S499= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F392)
	S500= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F393)
	S501= ALU.Out=>FU.InEX                                      Premise(F394)
	S502= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F395)
	S503= ALUOut_MEM.Out=>FU.InMEM                              Premise(F396)
	S504= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F397)
	S505= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F398)
	S506= IR_WB.Out20_16=>GPR.WReg                              Premise(F399)
	S507= IMMU.Addr=>IAddrReg.In                                Premise(F400)
	S508= PC.Out=>ICache.IEA                                    Premise(F401)
	S509= ICache.IEA=addr+4                                     Path(S460,S508)
	S510= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S509)
	S511= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S510,S479)
	S512= FU.ICacheHit=ICacheHit(addr+4)                        Path(S510,S493)
	S513= PC.Out=>ICache.IEA                                    Premise(F402)
	S514= IMem.MEM8WordOut=>ICache.WData                        Premise(F403)
	S515= ICache.Out=>ICacheReg.In                              Premise(F404)
	S516= PC.Out=>IMMU.IEA                                      Premise(F405)
	S517= IMMU.IEA=addr+4                                       Path(S460,S516)
	S518= CP0.ASID=>IMMU.PID                                    Premise(F406)
	S519= IMMU.PID=pid                                          Path(S461,S518)
	S520= IMMU.Addr={pid,addr+4}                                IMMU-Search(S519,S517)
	S521= IAddrReg.In={pid,addr+4}                              Path(S520,S507)
	S522= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S519,S517)
	S523= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S522,S480)
	S524= IAddrReg.Out=>IMem.RAddr                              Premise(F407)
	S525= IMem.RAddr={pid,addr}                                 Path(S455,S524)
	S526= IMem.Out={12,rS,rD,UIMM}                              IMem-Read(S525,S439)
	S527= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S525,S439)
	S528= ICache.WData=IMemGet8Word({pid,addr})                 Path(S527,S514)
	S529= ICacheReg.Out=>IRMux.CacheData                        Premise(F408)
	S530= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F409)
	S531= IMem.Out=>IRMux.MemData                               Premise(F410)
	S532= IRMux.MemData={12,rS,rD,UIMM}                         Path(S526,S531)
	S533= IRMux.Out={12,rS,rD,UIMM}                             IRMux-Select2(S532)
	S534= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F411)
	S535= IR_MEM.Out=>IR_DMMU1.In                               Premise(F412)
	S536= ICache.Out=>IR_ID.In                                  Premise(F413)
	S537= IRMux.Out=>IR_ID.In                                   Premise(F414)
	S538= IR_ID.In={12,rS,rD,UIMM}                              Path(S533,S537)
	S539= ICache.Out=>IR_IMMU.In                                Premise(F415)
	S540= IR_EX.Out=>IR_MEM.In                                  Premise(F416)
	S541= IR_DMMU2.Out=>IR_WB.In                                Premise(F417)
	S542= IR_MEM.Out=>IR_WB.In                                  Premise(F418)
	S543= IR_ID.Out15_0=>LIMMEXT.In                             Premise(F419)
	S544= LIMMEXT.In=UIMM                                       Path(S454,S543)
	S545= LIMMEXT.Out={16{0},UIMM}                              LIMMEXT(S544)
	S546= B_EX.In={16{0},UIMM}                                  Path(S545,S471)
	S547= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F420)
	S548= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F421)
	S549= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F422)
	S550= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F423)
	S551= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F424)
	S552= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F425)
	S553= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F426)
	S554= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F427)
	S555= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F428)
	S556= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F429)
	S557= IR_EX.Out31_26=>CU_EX.Op                              Premise(F430)
	S558= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F431)
	S559= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F432)
	S560= CU_ID.IRFunc1=rD                                      Path(S453,S559)
	S561= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F433)
	S562= CU_ID.IRFunc2=rS                                      Path(S452,S561)
	S563= IR_ID.Out31_26=>CU_ID.Op                              Premise(F434)
	S564= CU_ID.Op=12                                           Path(S451,S563)
	S565= CU_ID.Func=alu_add                                    CU_ID(S564)
	S566= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F435)
	S567= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F436)
	S568= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F437)
	S569= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F438)
	S570= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F439)
	S571= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F440)
	S572= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F441)
	S573= IR_WB.Out31_26=>CU_WB.Op                              Premise(F442)
	S574= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F443)
	S575= CtrlA_EX=0                                            Premise(F444)
	S576= CtrlB_EX=0                                            Premise(F445)
	S577= [B_EX]={16{0},UIMM}                                   B_EX-Hold(S410,S576)
	S578= CtrlALUOut_MEM=1                                      Premise(F446)
	S579= CtrlALUOut_DMMU1=0                                    Premise(F447)
	S580= CtrlALUOut_DMMU2=0                                    Premise(F448)
	S581= CtrlALUOut_WB=0                                       Premise(F449)
	S582= CtrlA_MEM=0                                           Premise(F450)
	S583= CtrlA_WB=0                                            Premise(F451)
	S584= CtrlB_MEM=0                                           Premise(F452)
	S585= CtrlB_WB=0                                            Premise(F453)
	S586= CtrlICache=0                                          Premise(F454)
	S587= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S420,S586)
	S588= CtrlIMMU=0                                            Premise(F455)
	S589= CtrlIR_DMMU1=0                                        Premise(F456)
	S590= CtrlIR_DMMU2=0                                        Premise(F457)
	S591= CtrlIR_EX=0                                           Premise(F458)
	S592= CtrlIR_ID=0                                           Premise(F459)
	S593= [IR_ID]={12,rS,rD,UIMM}                               IR_ID-Hold(S426,S592)
	S594= CtrlIR_IMMU=0                                         Premise(F460)
	S595= CtrlIR_MEM=1                                          Premise(F461)
	S596= CtrlIR_WB=0                                           Premise(F462)
	S597= CtrlGPR=0                                             Premise(F463)
	S598= GPR[rS]=a                                             GPR-Hold(S431,S597)
	S599= CtrlIAddrReg=0                                        Premise(F464)
	S600= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S433,S599)
	S601= CtrlPC=0                                              Premise(F465)
	S602= CtrlPCInc=0                                           Premise(F466)
	S603= PC[CIA]=addr                                          PC-Hold(S436,S602)
	S604= PC[Out]=addr+4                                        PC-Hold(S437,S601,S602)
	S605= CtrlIMem=0                                            Premise(F467)
	S606= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S439,S605)
	S607= CtrlICacheReg=0                                       Premise(F468)
	S608= CtrlASIDIn=0                                          Premise(F469)
	S609= CtrlCP0=0                                             Premise(F470)
	S610= CP0[ASID]=pid                                         CP0-Hold(S443,S609)
	S611= CtrlEPCIn=0                                           Premise(F471)
	S612= CtrlExCodeIn=0                                        Premise(F472)
	S613= CtrlIRMux=0                                           Premise(F473)

MEM	S614= B_EX.Out={16{0},UIMM}                                 B_EX-Out(S577)
	S615= B_EX.Out1_0={{16{0},UIMM}}[1:0]                       B_EX-Out(S577)
	S616= B_EX.Out4_0={{16{0},UIMM}}[4:0]                       B_EX-Out(S577)
	S617= IR_ID.Out={12,rS,rD,UIMM}                             IR-Out(S593)
	S618= IR_ID.Out31_26=12                                     IR-Out(S593)
	S619= IR_ID.Out25_21=rS                                     IR-Out(S593)
	S620= IR_ID.Out20_16=rD                                     IR-Out(S593)
	S621= IR_ID.Out15_0=UIMM                                    IR-Out(S593)
	S622= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S600)
	S623= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S600)
	S624= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S600)
	S625= PC.CIA=addr                                           PC-Out(S603)
	S626= PC.CIA31_28=addr[31:28]                               PC-Out(S603)
	S627= PC.Out=addr+4                                         PC-Out(S604)
	S628= CP0.ASID=pid                                          CP0-Read-ASID(S610)
	S629= A_EX.Out=>ALU.A                                       Premise(F474)
	S630= B_EX.Out=>ALU.B                                       Premise(F475)
	S631= ALU.B={16{0},UIMM}                                    Path(S614,S630)
	S632= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F476)
	S633= ALU.Out=>ALUOut_MEM.In                                Premise(F477)
	S634= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F478)
	S635= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F479)
	S636= A_MEM.Out=>A_WB.In                                    Premise(F480)
	S637= LIMMEXT.Out=>B_EX.In                                  Premise(F481)
	S638= B_MEM.Out=>B_WB.In                                    Premise(F482)
	S639= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F483)
	S640= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F484)
	S641= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F485)
	S642= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F486)
	S643= FU.Bub_IF=>CU_IF.Bub                                  Premise(F487)
	S644= FU.Halt_IF=>CU_IF.Halt                                Premise(F488)
	S645= ICache.Hit=>CU_IF.ICacheHit                           Premise(F489)
	S646= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F490)
	S647= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F491)
	S648= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F492)
	S649= CU_ID.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F493)
	S650= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F494)
	S651= CU_ID.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F495)
	S652= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F496)
	S653= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F497)
	S654= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F498)
	S655= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F499)
	S656= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F500)
	S657= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F501)
	S658= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F502)
	S659= ICache.Hit=>FU.ICacheHit                              Premise(F503)
	S660= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F504)
	S661= IR_EX.Out=>FU.IR_EX                                   Premise(F505)
	S662= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F506)
	S663= IR_MEM.Out=>FU.IR_MEM                                 Premise(F507)
	S664= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                    Premise(F508)
	S665= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F509)
	S666= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F510)
	S667= ALU.Out=>FU.InEX                                      Premise(F511)
	S668= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F512)
	S669= ALUOut_MEM.Out=>FU.InMEM                              Premise(F513)
	S670= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F514)
	S671= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F515)
	S672= IR_WB.Out20_16=>GPR.WReg                              Premise(F516)
	S673= IMMU.Addr=>IAddrReg.In                                Premise(F517)
	S674= PC.Out=>ICache.IEA                                    Premise(F518)
	S675= ICache.IEA=addr+4                                     Path(S627,S674)
	S676= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S675)
	S677= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S676,S645)
	S678= FU.ICacheHit=ICacheHit(addr+4)                        Path(S676,S659)
	S679= PC.Out=>ICache.IEA                                    Premise(F519)
	S680= IMem.MEM8WordOut=>ICache.WData                        Premise(F520)
	S681= ICache.Out=>ICacheReg.In                              Premise(F521)
	S682= PC.Out=>IMMU.IEA                                      Premise(F522)
	S683= IMMU.IEA=addr+4                                       Path(S627,S682)
	S684= CP0.ASID=>IMMU.PID                                    Premise(F523)
	S685= IMMU.PID=pid                                          Path(S628,S684)
	S686= IMMU.Addr={pid,addr+4}                                IMMU-Search(S685,S683)
	S687= IAddrReg.In={pid,addr+4}                              Path(S686,S673)
	S688= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S685,S683)
	S689= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S688,S646)
	S690= IAddrReg.Out=>IMem.RAddr                              Premise(F524)
	S691= IMem.RAddr={pid,addr}                                 Path(S622,S690)
	S692= IMem.Out={12,rS,rD,UIMM}                              IMem-Read(S691,S606)
	S693= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S691,S606)
	S694= ICache.WData=IMemGet8Word({pid,addr})                 Path(S693,S680)
	S695= ICacheReg.Out=>IRMux.CacheData                        Premise(F525)
	S696= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F526)
	S697= IMem.Out=>IRMux.MemData                               Premise(F527)
	S698= IRMux.MemData={12,rS,rD,UIMM}                         Path(S692,S697)
	S699= IRMux.Out={12,rS,rD,UIMM}                             IRMux-Select2(S698)
	S700= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F528)
	S701= IR_MEM.Out=>IR_DMMU1.In                               Premise(F529)
	S702= ICache.Out=>IR_ID.In                                  Premise(F530)
	S703= IRMux.Out=>IR_ID.In                                   Premise(F531)
	S704= IR_ID.In={12,rS,rD,UIMM}                              Path(S699,S703)
	S705= ICache.Out=>IR_IMMU.In                                Premise(F532)
	S706= IR_EX.Out=>IR_MEM.In                                  Premise(F533)
	S707= IR_DMMU2.Out=>IR_WB.In                                Premise(F534)
	S708= IR_MEM.Out=>IR_WB.In                                  Premise(F535)
	S709= IR_ID.Out15_0=>LIMMEXT.In                             Premise(F536)
	S710= LIMMEXT.In=UIMM                                       Path(S621,S709)
	S711= LIMMEXT.Out={16{0},UIMM}                              LIMMEXT(S710)
	S712= B_EX.In={16{0},UIMM}                                  Path(S711,S637)
	S713= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F537)
	S714= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F538)
	S715= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F539)
	S716= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F540)
	S717= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F541)
	S718= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F542)
	S719= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F543)
	S720= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F544)
	S721= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F545)
	S722= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F546)
	S723= IR_EX.Out31_26=>CU_EX.Op                              Premise(F547)
	S724= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F548)
	S725= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F549)
	S726= CU_ID.IRFunc1=rD                                      Path(S620,S725)
	S727= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F550)
	S728= CU_ID.IRFunc2=rS                                      Path(S619,S727)
	S729= IR_ID.Out31_26=>CU_ID.Op                              Premise(F551)
	S730= CU_ID.Op=12                                           Path(S618,S729)
	S731= CU_ID.Func=alu_add                                    CU_ID(S730)
	S732= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F552)
	S733= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F553)
	S734= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F554)
	S735= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F555)
	S736= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F556)
	S737= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F557)
	S738= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F558)
	S739= IR_WB.Out31_26=>CU_WB.Op                              Premise(F559)
	S740= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F560)
	S741= CtrlA_EX=0                                            Premise(F561)
	S742= CtrlB_EX=0                                            Premise(F562)
	S743= [B_EX]={16{0},UIMM}                                   B_EX-Hold(S577,S742)
	S744= CtrlALUOut_MEM=0                                      Premise(F563)
	S745= CtrlALUOut_DMMU1=1                                    Premise(F564)
	S746= CtrlALUOut_DMMU2=0                                    Premise(F565)
	S747= CtrlALUOut_WB=1                                       Premise(F566)
	S748= CtrlA_MEM=0                                           Premise(F567)
	S749= CtrlA_WB=1                                            Premise(F568)
	S750= CtrlB_MEM=0                                           Premise(F569)
	S751= CtrlB_WB=1                                            Premise(F570)
	S752= CtrlICache=0                                          Premise(F571)
	S753= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S587,S752)
	S754= CtrlIMMU=0                                            Premise(F572)
	S755= CtrlIR_DMMU1=1                                        Premise(F573)
	S756= CtrlIR_DMMU2=0                                        Premise(F574)
	S757= CtrlIR_EX=0                                           Premise(F575)
	S758= CtrlIR_ID=0                                           Premise(F576)
	S759= [IR_ID]={12,rS,rD,UIMM}                               IR_ID-Hold(S593,S758)
	S760= CtrlIR_IMMU=0                                         Premise(F577)
	S761= CtrlIR_MEM=0                                          Premise(F578)
	S762= CtrlIR_WB=1                                           Premise(F579)
	S763= CtrlGPR=0                                             Premise(F580)
	S764= GPR[rS]=a                                             GPR-Hold(S598,S763)
	S765= CtrlIAddrReg=0                                        Premise(F581)
	S766= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S600,S765)
	S767= CtrlPC=0                                              Premise(F582)
	S768= CtrlPCInc=0                                           Premise(F583)
	S769= PC[CIA]=addr                                          PC-Hold(S603,S768)
	S770= PC[Out]=addr+4                                        PC-Hold(S604,S767,S768)
	S771= CtrlIMem=0                                            Premise(F584)
	S772= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S606,S771)
	S773= CtrlICacheReg=0                                       Premise(F585)
	S774= CtrlASIDIn=0                                          Premise(F586)
	S775= CtrlCP0=0                                             Premise(F587)
	S776= CP0[ASID]=pid                                         CP0-Hold(S610,S775)
	S777= CtrlEPCIn=0                                           Premise(F588)
	S778= CtrlExCodeIn=0                                        Premise(F589)
	S779= CtrlIRMux=0                                           Premise(F590)

WB	S780= B_EX.Out={16{0},UIMM}                                 B_EX-Out(S743)
	S781= B_EX.Out1_0={{16{0},UIMM}}[1:0]                       B_EX-Out(S743)
	S782= B_EX.Out4_0={{16{0},UIMM}}[4:0]                       B_EX-Out(S743)
	S783= IR_ID.Out={12,rS,rD,UIMM}                             IR-Out(S759)
	S784= IR_ID.Out31_26=12                                     IR-Out(S759)
	S785= IR_ID.Out25_21=rS                                     IR-Out(S759)
	S786= IR_ID.Out20_16=rD                                     IR-Out(S759)
	S787= IR_ID.Out15_0=UIMM                                    IR-Out(S759)
	S788= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S766)
	S789= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S766)
	S790= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S766)
	S791= PC.CIA=addr                                           PC-Out(S769)
	S792= PC.CIA31_28=addr[31:28]                               PC-Out(S769)
	S793= PC.Out=addr+4                                         PC-Out(S770)
	S794= CP0.ASID=pid                                          CP0-Read-ASID(S776)
	S795= A_EX.Out=>ALU.A                                       Premise(F825)
	S796= B_EX.Out=>ALU.B                                       Premise(F826)
	S797= ALU.B={16{0},UIMM}                                    Path(S780,S796)
	S798= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F827)
	S799= ALU.Out=>ALUOut_MEM.In                                Premise(F828)
	S800= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F829)
	S801= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F830)
	S802= A_MEM.Out=>A_WB.In                                    Premise(F831)
	S803= LIMMEXT.Out=>B_EX.In                                  Premise(F832)
	S804= B_MEM.Out=>B_WB.In                                    Premise(F833)
	S805= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F834)
	S806= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F835)
	S807= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F836)
	S808= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F837)
	S809= FU.Bub_IF=>CU_IF.Bub                                  Premise(F838)
	S810= FU.Halt_IF=>CU_IF.Halt                                Premise(F839)
	S811= ICache.Hit=>CU_IF.ICacheHit                           Premise(F840)
	S812= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F841)
	S813= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F842)
	S814= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F843)
	S815= CU_ID.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F844)
	S816= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F845)
	S817= CU_ID.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F846)
	S818= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F847)
	S819= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F848)
	S820= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F849)
	S821= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F850)
	S822= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F851)
	S823= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F852)
	S824= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F853)
	S825= ICache.Hit=>FU.ICacheHit                              Premise(F854)
	S826= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F855)
	S827= IR_EX.Out=>FU.IR_EX                                   Premise(F856)
	S828= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F857)
	S829= IR_MEM.Out=>FU.IR_MEM                                 Premise(F858)
	S830= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                    Premise(F859)
	S831= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F860)
	S832= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F861)
	S833= ALU.Out=>FU.InEX                                      Premise(F862)
	S834= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F863)
	S835= ALUOut_MEM.Out=>FU.InMEM                              Premise(F864)
	S836= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F865)
	S837= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F866)
	S838= IR_WB.Out20_16=>GPR.WReg                              Premise(F867)
	S839= IMMU.Addr=>IAddrReg.In                                Premise(F868)
	S840= PC.Out=>ICache.IEA                                    Premise(F869)
	S841= ICache.IEA=addr+4                                     Path(S793,S840)
	S842= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S841)
	S843= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S842,S811)
	S844= FU.ICacheHit=ICacheHit(addr+4)                        Path(S842,S825)
	S845= PC.Out=>ICache.IEA                                    Premise(F870)
	S846= IMem.MEM8WordOut=>ICache.WData                        Premise(F871)
	S847= ICache.Out=>ICacheReg.In                              Premise(F872)
	S848= PC.Out=>IMMU.IEA                                      Premise(F873)
	S849= IMMU.IEA=addr+4                                       Path(S793,S848)
	S850= CP0.ASID=>IMMU.PID                                    Premise(F874)
	S851= IMMU.PID=pid                                          Path(S794,S850)
	S852= IMMU.Addr={pid,addr+4}                                IMMU-Search(S851,S849)
	S853= IAddrReg.In={pid,addr+4}                              Path(S852,S839)
	S854= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S851,S849)
	S855= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S854,S812)
	S856= IAddrReg.Out=>IMem.RAddr                              Premise(F875)
	S857= IMem.RAddr={pid,addr}                                 Path(S788,S856)
	S858= IMem.Out={12,rS,rD,UIMM}                              IMem-Read(S857,S772)
	S859= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S857,S772)
	S860= ICache.WData=IMemGet8Word({pid,addr})                 Path(S859,S846)
	S861= ICacheReg.Out=>IRMux.CacheData                        Premise(F876)
	S862= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F877)
	S863= IMem.Out=>IRMux.MemData                               Premise(F878)
	S864= IRMux.MemData={12,rS,rD,UIMM}                         Path(S858,S863)
	S865= IRMux.Out={12,rS,rD,UIMM}                             IRMux-Select2(S864)
	S866= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F879)
	S867= IR_MEM.Out=>IR_DMMU1.In                               Premise(F880)
	S868= ICache.Out=>IR_ID.In                                  Premise(F881)
	S869= IRMux.Out=>IR_ID.In                                   Premise(F882)
	S870= IR_ID.In={12,rS,rD,UIMM}                              Path(S865,S869)
	S871= ICache.Out=>IR_IMMU.In                                Premise(F883)
	S872= IR_EX.Out=>IR_MEM.In                                  Premise(F884)
	S873= IR_DMMU2.Out=>IR_WB.In                                Premise(F885)
	S874= IR_MEM.Out=>IR_WB.In                                  Premise(F886)
	S875= IR_ID.Out15_0=>LIMMEXT.In                             Premise(F887)
	S876= LIMMEXT.In=UIMM                                       Path(S787,S875)
	S877= LIMMEXT.Out={16{0},UIMM}                              LIMMEXT(S876)
	S878= B_EX.In={16{0},UIMM}                                  Path(S877,S803)
	S879= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F888)
	S880= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F889)
	S881= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F890)
	S882= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F891)
	S883= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F892)
	S884= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F893)
	S885= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F894)
	S886= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F895)
	S887= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F896)
	S888= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F897)
	S889= IR_EX.Out31_26=>CU_EX.Op                              Premise(F898)
	S890= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F899)
	S891= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F900)
	S892= CU_ID.IRFunc1=rD                                      Path(S786,S891)
	S893= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F901)
	S894= CU_ID.IRFunc2=rS                                      Path(S785,S893)
	S895= IR_ID.Out31_26=>CU_ID.Op                              Premise(F902)
	S896= CU_ID.Op=12                                           Path(S784,S895)
	S897= CU_ID.Func=alu_add                                    CU_ID(S896)
	S898= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F903)
	S899= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F904)
	S900= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F905)
	S901= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F906)
	S902= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F907)
	S903= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F908)
	S904= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F909)
	S905= IR_WB.Out31_26=>CU_WB.Op                              Premise(F910)
	S906= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F911)
	S907= CtrlA_EX=0                                            Premise(F912)
	S908= CtrlB_EX=0                                            Premise(F913)
	S909= [B_EX]={16{0},UIMM}                                   B_EX-Hold(S743,S908)
	S910= CtrlALUOut_MEM=0                                      Premise(F914)
	S911= CtrlALUOut_DMMU1=0                                    Premise(F915)
	S912= CtrlALUOut_DMMU2=0                                    Premise(F916)
	S913= CtrlALUOut_WB=0                                       Premise(F917)
	S914= CtrlA_MEM=0                                           Premise(F918)
	S915= CtrlA_WB=0                                            Premise(F919)
	S916= CtrlB_MEM=0                                           Premise(F920)
	S917= CtrlB_WB=0                                            Premise(F921)
	S918= CtrlICache=0                                          Premise(F922)
	S919= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S753,S918)
	S920= CtrlIMMU=0                                            Premise(F923)
	S921= CtrlIR_DMMU1=0                                        Premise(F924)
	S922= CtrlIR_DMMU2=0                                        Premise(F925)
	S923= CtrlIR_EX=0                                           Premise(F926)
	S924= CtrlIR_ID=0                                           Premise(F927)
	S925= [IR_ID]={12,rS,rD,UIMM}                               IR_ID-Hold(S759,S924)
	S926= CtrlIR_IMMU=0                                         Premise(F928)
	S927= CtrlIR_MEM=0                                          Premise(F929)
	S928= CtrlIR_WB=0                                           Premise(F930)
	S929= CtrlGPR=1                                             Premise(F931)
	S930= CtrlIAddrReg=0                                        Premise(F932)
	S931= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S766,S930)
	S932= CtrlPC=0                                              Premise(F933)
	S933= CtrlPCInc=0                                           Premise(F934)
	S934= PC[CIA]=addr                                          PC-Hold(S769,S933)
	S935= PC[Out]=addr+4                                        PC-Hold(S770,S932,S933)
	S936= CtrlIMem=0                                            Premise(F935)
	S937= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S772,S936)
	S938= CtrlICacheReg=0                                       Premise(F936)
	S939= CtrlASIDIn=0                                          Premise(F937)
	S940= CtrlCP0=0                                             Premise(F938)
	S941= CP0[ASID]=pid                                         CP0-Hold(S776,S940)
	S942= CtrlEPCIn=0                                           Premise(F939)
	S943= CtrlExCodeIn=0                                        Premise(F940)
	S944= CtrlIRMux=0                                           Premise(F941)

POST	S909= [B_EX]={16{0},UIMM}                                   B_EX-Hold(S743,S908)
	S919= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S753,S918)
	S925= [IR_ID]={12,rS,rD,UIMM}                               IR_ID-Hold(S759,S924)
	S931= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S766,S930)
	S934= PC[CIA]=addr                                          PC-Hold(S769,S933)
	S935= PC[Out]=addr+4                                        PC-Hold(S770,S932,S933)
	S937= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S772,S936)
	S941= CP0[ASID]=pid                                         CP0-Hold(S776,S940)

