Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Tue Apr  8 20:32:07 2025
| Host         : ROSAWIN2020 running 64-bit major release  (build 9200)
| Command      : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
| Design       : design_1_wrapper
| Device       : xczu5eg-sfvc784-1-e
| Speed File   : -1
| Design State : Fully Placed
-----------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+-------+-------+------------+-----------+-------+
|          Site Type         |  Used | Fixed | Prohibited | Available | Util% |
+----------------------------+-------+-------+------------+-----------+-------+
| CLB LUTs                   | 13267 |     0 |          0 |    117120 | 11.33 |
|   LUT as Logic             | 12769 |     0 |          0 |    117120 | 10.90 |
|   LUT as Memory            |   498 |     0 |          0 |     57600 |  0.86 |
|     LUT as Distributed RAM |   264 |     0 |            |           |       |
|     LUT as Shift Register  |   234 |     0 |            |           |       |
| CLB Registers              | 15276 |     0 |          0 |    234240 |  6.52 |
|   Register as Flip Flop    | 15276 |     0 |          0 |    234240 |  6.52 |
|   Register as Latch        |     0 |     0 |          0 |    234240 |  0.00 |
| CARRY8                     |   517 |     0 |          0 |     14640 |  3.53 |
| F7 Muxes                   |     9 |     0 |          0 |     58560 |  0.02 |
| F8 Muxes                   |     0 |     0 |          0 |     29280 |  0.00 |
| F9 Muxes                   |     0 |     0 |          0 |     14640 |  0.00 |
+----------------------------+-------+-------+------------+-----------+-------+
* Warning! LUT value is adjusted to account for LUT combining.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 198   |          Yes |           - |          Set |
| 414   |          Yes |           - |        Reset |
| 123   |          Yes |         Set |            - |
| 14541 |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+-------+-------+------------+-----------+-------+
|                  Site Type                 |  Used | Fixed | Prohibited | Available | Util% |
+--------------------------------------------+-------+-------+------------+-----------+-------+
| CLB                                        |  2921 |     0 |          0 |     14640 | 19.95 |
|   CLBL                                     |  1165 |     0 |            |           |       |
|   CLBM                                     |  1756 |     0 |            |           |       |
| LUT as Logic                               | 12769 |     0 |          0 |    117120 | 10.90 |
|   using O5 output only                     |   248 |       |            |           |       |
|   using O6 output only                     |  9344 |       |            |           |       |
|   using O5 and O6                          |  3177 |       |            |           |       |
| LUT as Memory                              |   498 |     0 |          0 |     57600 |  0.86 |
|   LUT as Distributed RAM                   |   264 |     0 |            |           |       |
|     using O5 output only                   |     0 |       |            |           |       |
|     using O6 output only                   |    24 |       |            |           |       |
|     using O5 and O6                        |   240 |       |            |           |       |
|   LUT as Shift Register                    |   234 |     0 |            |           |       |
|     using O5 output only                   |     0 |       |            |           |       |
|     using O6 output only                   |   234 |       |            |           |       |
|     using O5 and O6                        |     0 |       |            |           |       |
| CLB Registers                              | 15276 |     0 |          0 |    234240 |  6.52 |
|   Register driven from within the CLB      |  7910 |       |            |           |       |
|   Register driven from outside the CLB     |  7366 |       |            |           |       |
|     LUT in front of the register is unused |  4775 |       |            |           |       |
|     LUT in front of the register is used   |  2591 |       |            |           |       |
| Unique Control Sets                        |   588 |       |          0 |     29280 |  2.01 |
+--------------------------------------------+-------+-------+------------+-----------+-------+
* * Note: Available Control Sets calculated as Slices * 2, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+------+-------+------------+-----------+-------+
|     Site Type     | Used | Fixed | Prohibited | Available | Util% |
+-------------------+------+-------+------------+-----------+-------+
| Block RAM Tile    | 60.5 |     0 |          0 |       144 | 42.01 |
|   RAMB36/FIFO*    |   58 |     0 |          0 |       144 | 40.28 |
|     RAMB36E2 only |   58 |       |            |           |       |
|   RAMB18          |    5 |     0 |          0 |       288 |  1.74 |
|     RAMB18E2 only |    5 |       |            |           |       |
| URAM              |    0 |     0 |          0 |        64 |  0.00 |
+-------------------+------+-------+------------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+----------------+------+-------+------------+-----------+-------+
|    Site Type   | Used | Fixed | Prohibited | Available | Util% |
+----------------+------+-------+------------+-----------+-------+
| DSPs           |   92 |     0 |          0 |      1248 |  7.37 |
|   DSP48E2 only |   92 |       |            |           |       |
+----------------+------+-------+------------+-----------+-------+


5. I/O
------

+------------------+------+-------+------------+-----------+-------+
|     Site Type    | Used | Fixed | Prohibited | Available | Util% |
+------------------+------+-------+------------+-----------+-------+
| Bonded IOB       |    0 |     0 |          0 |       252 |  0.00 |
| HPIOB_M          |    0 |     0 |          0 |        72 |  0.00 |
| HPIOB_S          |    0 |     0 |          0 |        72 |  0.00 |
| HDIOB_M          |    0 |     0 |          0 |        48 |  0.00 |
| HDIOB_S          |    0 |     0 |          0 |        48 |  0.00 |
| HPIOB_SNGL       |    0 |     0 |          0 |        12 |  0.00 |
| HPIOBDIFFINBUF   |    0 |     0 |          0 |        96 |  0.00 |
| HPIOBDIFFOUTBUF  |    0 |     0 |          0 |        96 |  0.00 |
| HDIOBDIFFINBUF   |    0 |     0 |          0 |        48 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |          0 |        32 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |          0 |      1248 |  0.00 |
| BITSLICE_TX      |    0 |     0 |          0 |        32 |  0.00 |
| RIU_OR           |    0 |     0 |          0 |        16 |  0.00 |
+------------------+------+-------+------------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+------------+-----------+-------+
|       Site Type      | Used | Fixed | Prohibited | Available | Util% |
+----------------------+------+-------+------------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    1 |     0 |          0 |       352 |  0.28 |
|   BUFGCE             |    0 |     0 |          0 |       112 |  0.00 |
|   BUFGCE_DIV         |    0 |     0 |          0 |        16 |  0.00 |
|   BUFG_GT            |    0 |     0 |          0 |        96 |  0.00 |
|   BUFG_PS            |    1 |     0 |          0 |        96 |  1.04 |
|   BUFGCTRL*          |    0 |     0 |          0 |        32 |  0.00 |
| PLL                  |    0 |     0 |          0 |         8 |  0.00 |
| MMCM                 |    0 |     0 |          0 |         4 |  0.00 |
+----------------------+------+-------+------------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------------+------+-------+------------+-----------+--------+
|    Site Type    | Used | Fixed | Prohibited | Available |  Util% |
+-----------------+------+-------+------------+-----------+--------+
| GTHE4_CHANNEL   |    0 |     0 |          0 |         4 |   0.00 |
| GTHE4_COMMON    |    0 |     0 |          0 |         1 |   0.00 |
| OBUFDS_GTE4     |    0 |     0 |          0 |         2 |   0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |          0 |         2 |   0.00 |
| PCIE40E4        |    0 |     0 |          0 |         2 |   0.00 |
| PS8             |    1 |     0 |          0 |         1 | 100.00 |
| SYSMONE4        |    0 |     0 |          0 |         1 |   0.00 |
+-----------------+------+-------+------------+-----------+--------+


8. CONFIGURATION
----------------

+-------------+------+-------+------------+-----------+-------+
|  Site Type  | Used | Fixed | Prohibited | Available | Util% |
+-------------+------+-------+------------+-----------+-------+
| BSCANE2     |    0 |     0 |          0 |         4 |  0.00 |
| DNA_PORTE2  |    0 |     0 |          0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |          0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |          0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |          0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |          0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |          0 |         1 |  0.00 |
+-------------+------+-------+------------+-----------+-------+


9. Primitives
-------------

+----------+-------+---------------------+
| Ref Name |  Used | Functional Category |
+----------+-------+---------------------+
| FDRE     | 14541 |            Register |
| LUT3     |  4253 |                 CLB |
| LUT6     |  4113 |                 CLB |
| LUT2     |  2661 |                 CLB |
| LUT5     |  2477 |                 CLB |
| LUT4     |  1963 |                 CLB |
| CARRY8   |   517 |                 CLB |
| LUT1     |   479 |                 CLB |
| RAMD32   |   444 |                 CLB |
| FDCE     |   414 |            Register |
| FDPE     |   198 |            Register |
| SRLC32E  |   146 |                 CLB |
| FDSE     |   123 |            Register |
| DSP48E2  |    92 |          Arithmetic |
| SRL16E   |    88 |                 CLB |
| RAMS32   |    60 |                 CLB |
| RAMB36E2 |    58 |            BLOCKRAM |
| MUXF7    |     9 |                 CLB |
| RAMB18E2 |     5 |            BLOCKRAM |
| PS8      |     1 |            Advanced |
| BUFG_PS  |     1 |               Clock |
+----------+-------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+------------------------------------+------+
|              Ref Name              | Used |
+------------------------------------+------+
| design_1_zynq_ultra_ps_e_0_0       |    1 |
| design_1_xbar_0                    |    1 |
| design_1_rst_ps8_0_250M_0          |    1 |
| design_1_blk_mem_gen_1_0           |    1 |
| design_1_blk_mem_gen_0_1           |    1 |
| design_1_blk_mem_gen_0_0           |    1 |
| design_1_axi_timer_0_0             |    1 |
| design_1_axi_intc_0_0              |    1 |
| design_1_axi_bram_ctrl_0_1         |    1 |
| design_1_axi_bram_ctrl_0_0         |    1 |
| design_1_auto_pc_3                 |    1 |
| design_1_auto_pc_2                 |    1 |
| design_1_auto_pc_1                 |    1 |
| design_1_auto_pc_0                 |    1 |
| design_1_auto_ds_5                 |    1 |
| design_1_auto_ds_4                 |    1 |
| design_1_auto_ds_3                 |    1 |
| design_1_auto_ds_2                 |    1 |
| design_1_auto_ds_1                 |    1 |
| design_1_auto_ds_0                 |    1 |
| design_1_FFT_IP_1_0                |    1 |
| design_1_AXI_peak_finder_final_0_0 |    1 |
+------------------------------------+------+


