0.7
2020.2
May  7 2023
15:24:31
D:/Verilog Projects/4bitAdder/4bitAdder.sim/sim_1/synth/timing/xsim/AddSub_test_time_synth.v,1692101455,verilog,,D:/Verilog Projects/4bitAdder/4bitAdder.srcs/sim_1/new/AddSub_test.v,,AddSub;glbl,,,,,,,,
D:/Verilog Projects/4bitAdder/4bitAdder.srcs/sim_1/new/AddSub_test.v,1692101324,verilog,,,,AddSub_test,,,,,,,,
