
Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03L-SP1-1
Install: C:\lscc\diamond\3.11_x64\synpbase
OS: Windows 6.2

Hostname: DESKTOP-VE269NP

Implementation : impl1

# Written on Sun Dec  6 21:56:26 2020

##### FILES SYNTAX CHECKED ##############################################
Constraint File(s):      (none)

#Run constraint checker to find more issues with constraints.
#########################################################################



No issues found in constraint syntax.



Clock Summary
*************

          Start                             Requested     Requested     Clock        Clock                   Clock
Level     Clock                             Frequency     Period        Type         Group                   Load 
------------------------------------------------------------------------------------------------------------------
0 -       osc00|osc_int0_inferred_clock     2.1 MHz       480.769       inferred     Inferred_clkgroup_0     21   
==================================================================================================================


Clock Load Summary
******************

                                  Clock     Source                      Clock Pin             Non-clock Pin     Non-clock Pin
Clock                             Load      Pin                         Seq Example           Seq Example       Comb Example 
-----------------------------------------------------------------------------------------------------------------------------
osc00|osc_int0_inferred_clock     21        cto1.OSCInst0.OSC(OSCH)     cto2.Qaux[20:0].C     -                 -            
=============================================================================================================================
