Analysis & Synthesis report for Graphing_Calculator
Thu Apr 18 15:42:01 2019
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. State Machine - |Graphing_Calculator|Input_Display:display|Binary_To_BCD:b|r_SM_Main
 11. State Machine - |Graphing_Calculator|Control:c|current_state
 12. State Machine - |Graphing_Calculator|Init:i|current_state
 13. User-Specified and Inferred Latches
 14. Registers Removed During Synthesis
 15. General Register Statistics
 16. Multiplexer Restructuring Statistics (Restructuring Performed)
 17. Source assignments for vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_21g1:auto_generated
 18. Parameter Settings for User Entity Instance: vga_adapter:VGA
 19. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_address_translator:user_input_translator
 20. Parameter Settings for User Entity Instance: vga_adapter:VGA|altsyncram:VideoMemory
 21. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component
 22. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller
 23. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator
 24. Parameter Settings for User Entity Instance: Input_Display:display|Binary_To_BCD:b
 25. Parameter Settings for Inferred Entity Instance: Function_Generator:f|lpm_mult:Mult1
 26. Parameter Settings for Inferred Entity Instance: Function_Generator:f|lpm_mult:Mult2
 27. Parameter Settings for Inferred Entity Instance: Function_Generator:f|lpm_mult:Mult0
 28. Parameter Settings for Inferred Entity Instance: Function_Generator:f|lpm_mult:Mult3
 29. Parameter Settings for Inferred Entity Instance: Function_Generator:f|lpm_mult:Mult4
 30. Parameter Settings for Inferred Entity Instance: Function_Generator:f|lpm_mult:Mult5
 31. altsyncram Parameter Settings by Entity Instance
 32. altpll Parameter Settings by Entity Instance
 33. lpm_mult Parameter Settings by Entity Instance
 34. Port Connectivity Checks: "Input_Display:display|Hex_Display:hex2"
 35. Port Connectivity Checks: "Input_Display:display|Hex_Display:hex1"
 36. Port Connectivity Checks: "Input_Display:display|Hex_Display:hex0"
 37. Port Connectivity Checks: "Input_Display:display|Binary_To_BCD:b"
 38. Port Connectivity Checks: "Input_Display:display|Hex_Display:h5"
 39. Port Connectivity Checks: "Input_Display:display|Hex_Display:h6"
 40. Port Connectivity Checks: "Input_Display:display|Hex_Display:h7"
 41. Port Connectivity Checks: "Function_Generator:f"
 42. Post-Synthesis Netlist Statistics for Top Partition
 43. Elapsed Time Per Partition
 44. Analysis & Synthesis Messages
 45. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Apr 18 15:42:01 2019       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; Graphing_Calculator                         ;
; Top-level Entity Name              ; Graphing_Calculator                         ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 1,085                                       ;
;     Total combinational functions  ; 1,035                                       ;
;     Dedicated logic registers      ; 282                                         ;
; Total registers                    ; 282                                         ;
; Total pins                         ; 140                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 460,800                                     ;
; Embedded Multiplier 9-bit elements ; 10                                          ;
; Total PLLs                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                ;
+------------------------------------------------------------------+---------------------+---------------------+
; Option                                                           ; Setting             ; Default Value       ;
+------------------------------------------------------------------+---------------------+---------------------+
; Device                                                           ; EP4CE115F29C7       ;                     ;
; Top-level entity name                                            ; Graphing_Calculator ; Graphing_Calculator ;
; Family name                                                      ; Cyclone IV E        ; Cyclone V           ;
; Use smart compilation                                            ; Off                 ; Off                 ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                  ; On                  ;
; Enable compact report table                                      ; Off                 ; Off                 ;
; Restructure Multiplexers                                         ; Auto                ; Auto                ;
; Create Debugging Nodes for IP Cores                              ; Off                 ; Off                 ;
; Preserve fewer node names                                        ; On                  ; On                  ;
; Intel FPGA IP Evaluation Mode                                    ; Enable              ; Enable              ;
; Verilog Version                                                  ; Verilog_2001        ; Verilog_2001        ;
; VHDL Version                                                     ; VHDL_1993           ; VHDL_1993           ;
; State Machine Processing                                         ; Auto                ; Auto                ;
; Safe State Machine                                               ; Off                 ; Off                 ;
; Extract Verilog State Machines                                   ; On                  ; On                  ;
; Extract VHDL State Machines                                      ; On                  ; On                  ;
; Ignore Verilog initial constructs                                ; Off                 ; Off                 ;
; Iteration limit for constant Verilog loops                       ; 5000                ; 5000                ;
; Iteration limit for non-constant Verilog loops                   ; 250                 ; 250                 ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                  ; On                  ;
; Infer RAMs from Raw Logic                                        ; On                  ; On                  ;
; Parallel Synthesis                                               ; On                  ; On                  ;
; DSP Block Balancing                                              ; Auto                ; Auto                ;
; NOT Gate Push-Back                                               ; On                  ; On                  ;
; Power-Up Don't Care                                              ; On                  ; On                  ;
; Remove Redundant Logic Cells                                     ; Off                 ; Off                 ;
; Remove Duplicate Registers                                       ; On                  ; On                  ;
; Ignore CARRY Buffers                                             ; Off                 ; Off                 ;
; Ignore CASCADE Buffers                                           ; Off                 ; Off                 ;
; Ignore GLOBAL Buffers                                            ; Off                 ; Off                 ;
; Ignore ROW GLOBAL Buffers                                        ; Off                 ; Off                 ;
; Ignore LCELL Buffers                                             ; Off                 ; Off                 ;
; Ignore SOFT Buffers                                              ; On                  ; On                  ;
; Limit AHDL Integers to 32 Bits                                   ; Off                 ; Off                 ;
; Optimization Technique                                           ; Balanced            ; Balanced            ;
; Carry Chain Length                                               ; 70                  ; 70                  ;
; Auto Carry Chains                                                ; On                  ; On                  ;
; Auto Open-Drain Pins                                             ; On                  ; On                  ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                 ; Off                 ;
; Auto ROM Replacement                                             ; On                  ; On                  ;
; Auto RAM Replacement                                             ; On                  ; On                  ;
; Auto DSP Block Replacement                                       ; On                  ; On                  ;
; Auto Shift Register Replacement                                  ; Auto                ; Auto                ;
; Allow Shift Register Merging across Hierarchies                  ; Auto                ; Auto                ;
; Auto Clock Enable Replacement                                    ; On                  ; On                  ;
; Strict RAM Replacement                                           ; Off                 ; Off                 ;
; Allow Synchronous Control Signals                                ; On                  ; On                  ;
; Force Use of Synchronous Clear Signals                           ; Off                 ; Off                 ;
; Auto RAM Block Balancing                                         ; On                  ; On                  ;
; Auto RAM to Logic Cell Conversion                                ; Off                 ; Off                 ;
; Auto Resource Sharing                                            ; Off                 ; Off                 ;
; Allow Any RAM Size For Recognition                               ; Off                 ; Off                 ;
; Allow Any ROM Size For Recognition                               ; Off                 ; Off                 ;
; Allow Any Shift Register Size For Recognition                    ; Off                 ; Off                 ;
; Use LogicLock Constraints during Resource Balancing              ; On                  ; On                  ;
; Ignore translate_off and synthesis_off directives                ; Off                 ; Off                 ;
; Timing-Driven Synthesis                                          ; On                  ; On                  ;
; Report Parameter Settings                                        ; On                  ; On                  ;
; Report Source Assignments                                        ; On                  ; On                  ;
; Report Connectivity Checks                                       ; On                  ; On                  ;
; Ignore Maximum Fan-Out Assignments                               ; Off                 ; Off                 ;
; Synchronization Register Chain Length                            ; 2                   ; 2                   ;
; Power Optimization During Synthesis                              ; Normal compilation  ; Normal compilation  ;
; HDL message level                                                ; Level2              ; Level2              ;
; Suppress Register Optimization Related Messages                  ; Off                 ; Off                 ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000                ; 5000                ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000                ; 5000                ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                 ; 100                 ;
; Clock MUX Protection                                             ; On                  ; On                  ;
; Auto Gated Clock Conversion                                      ; Off                 ; Off                 ;
; Block Design Naming                                              ; Auto                ; Auto                ;
; SDC constraint protection                                        ; Off                 ; Off                 ;
; Synthesis Effort                                                 ; Auto                ; Auto                ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                  ; On                  ;
; Pre-Mapping Resynthesis Optimization                             ; Off                 ; Off                 ;
; Analysis & Synthesis Message Level                               ; Medium              ; Medium              ;
; Disable Register Merging Across Hierarchies                      ; Auto                ; Auto                ;
; Resource Aware Inference For Block RAM                           ; On                  ; On                  ;
+------------------------------------------------------------------+---------------------+---------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                          ;
+--------------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path     ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                  ; Library ;
+--------------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------------------+---------+
; FrequencySelector.v                  ; yes             ; User Verilog HDL File        ; C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/FrequencySelector.v                  ;         ;
; RunningCounter.v                     ; yes             ; User Verilog HDL File        ; C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/RunningCounter.v                     ;         ;
; RateDivider.v                        ; yes             ; User Verilog HDL File        ; C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/RateDivider.v                        ;         ;
; Input_Display.v                      ; yes             ; User Verilog HDL File        ; C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Input_Display.v                      ;         ;
; Hex_Display.v                        ; yes             ; User Verilog HDL File        ; C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Hex_Display.v                        ;         ;
; Binary_To_BCD.v                      ; yes             ; User Verilog HDL File        ; C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Binary_To_BCD.v                      ;         ;
; Vga_Input_Selector.v                 ; yes             ; User Verilog HDL File        ; C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Vga_Input_Selector.v                 ;         ;
; Function_Generator.v                 ; yes             ; User Verilog HDL File        ; C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Function_Generator.v                 ;         ;
; Init.v                               ; yes             ; User Verilog HDL File        ; C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Init.v                               ;         ;
; Graphing_Calculator.v                ; yes             ; User Verilog HDL File        ; C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Graphing_Calculator.v                ;         ;
; Counter.v                            ; yes             ; User Verilog HDL File        ; C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Counter.v                            ;         ;
; Control.v                            ; yes             ; User Verilog HDL File        ; C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Control.v                            ;         ;
; vga_adapter/vga_pll.v                ; yes             ; User Wizard-Generated File   ; C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/vga_adapter/vga_pll.v                ;         ;
; vga_adapter/vga_controller.v         ; yes             ; User Verilog HDL File        ; C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/vga_adapter/vga_controller.v         ;         ;
; vga_adapter/vga_address_translator.v ; yes             ; User Verilog HDL File        ; C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/vga_adapter/vga_address_translator.v ;         ;
; vga_adapter/vga_adapter.v            ; yes             ; User Verilog HDL File        ; C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/vga_adapter/vga_adapter.v            ;         ;
; altsyncram.tdf                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf                         ;         ;
; stratix_ram_block.inc                ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc                  ;         ;
; lpm_mux.inc                          ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc                            ;         ;
; lpm_decode.inc                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc                         ;         ;
; aglobal181.inc                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc                         ;         ;
; a_rdenreg.inc                        ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc                          ;         ;
; altrom.inc                           ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.inc                             ;         ;
; altram.inc                           ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.inc                             ;         ;
; altdpram.inc                         ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc                           ;         ;
; db/altsyncram_21g1.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/db/altsyncram_21g1.tdf               ;         ;
; db/decode_5ua.tdf                    ; yes             ; Auto-Generated Megafunction  ; C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/db/decode_5ua.tdf                    ;         ;
; db/decode_u9a.tdf                    ; yes             ; Auto-Generated Megafunction  ; C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/db/decode_u9a.tdf                    ;         ;
; db/mux_job.tdf                       ; yes             ; Auto-Generated Megafunction  ; C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/db/mux_job.tdf                       ;         ;
; altpll.tdf                           ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf                             ;         ;
; stratix_pll.inc                      ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_pll.inc                        ;         ;
; stratixii_pll.inc                    ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratixii_pll.inc                      ;         ;
; cycloneii_pll.inc                    ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/cycloneii_pll.inc                      ;         ;
; displaycounter.v                     ; yes             ; Auto-Found Verilog HDL File  ; C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/displaycounter.v                     ;         ;
; lpm_mult.tdf                         ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf                           ;         ;
; lpm_add_sub.inc                      ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.inc                        ;         ;
; multcore.inc                         ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/multcore.inc                           ;         ;
; bypassff.inc                         ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/bypassff.inc                           ;         ;
; altshift.inc                         ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altshift.inc                           ;         ;
; db/mult_b3t.tdf                      ; yes             ; Auto-Generated Megafunction  ; C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/db/mult_b3t.tdf                      ;         ;
; db/mult_s4t.tdf                      ; yes             ; Auto-Generated Megafunction  ; C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/db/mult_s4t.tdf                      ;         ;
; db/mult_r4t.tdf                      ; yes             ; Auto-Generated Megafunction  ; C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/db/mult_r4t.tdf                      ;         ;
+--------------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimated Total logic elements              ; 1,085          ;
;                                             ;                ;
; Total combinational functions               ; 1035           ;
; Logic element usage by number of LUT inputs ;                ;
;     -- 4 input functions                    ; 533            ;
;     -- 3 input functions                    ; 317            ;
;     -- <=2 input functions                  ; 185            ;
;                                             ;                ;
; Logic elements by mode                      ;                ;
;     -- normal mode                          ; 784            ;
;     -- arithmetic mode                      ; 251            ;
;                                             ;                ;
; Total registers                             ; 282            ;
;     -- Dedicated logic registers            ; 282            ;
;     -- I/O registers                        ; 0              ;
;                                             ;                ;
; I/O pins                                    ; 140            ;
; Total memory bits                           ; 460800         ;
;                                             ;                ;
; Embedded Multiplier 9-bit elements          ; 10             ;
;                                             ;                ;
; Total PLLs                                  ; 1              ;
;     -- PLLs                                 ; 1              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 309            ;
; Total fan-out                               ; 6390           ;
; Average fan-out                             ; 3.82           ;
+---------------------------------------------+----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------+------------------------+--------------+
; Compilation Hierarchy Node                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                 ; Entity Name            ; Library Name ;
+---------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------+------------------------+--------------+
; |Graphing_Calculator                                    ; 1035 (0)            ; 282 (0)                   ; 460800      ; 10           ; 4       ; 3         ; 140  ; 0            ; |Graphing_Calculator                                                                                                ; Graphing_Calculator    ; work         ;
;    |Control:c|                                          ; 198 (102)           ; 69 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Graphing_Calculator|Control:c                                                                                      ; Control                ; work         ;
;       |RunningCounter:c|                                ; 96 (0)              ; 50 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Graphing_Calculator|Control:c|RunningCounter:c                                                                     ; RunningCounter         ; work         ;
;          |DisplayCounter:c|                             ; 32 (32)             ; 18 (18)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Graphing_Calculator|Control:c|RunningCounter:c|DisplayCounter:c                                                    ; DisplayCounter         ; work         ;
;          |RateDivider:r|                                ; 64 (64)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Graphing_Calculator|Control:c|RunningCounter:c|RateDivider:r                                                       ; RateDivider            ; work         ;
;    |Function_Generator:f|                               ; 411 (391)           ; 42 (42)                   ; 0           ; 10           ; 4       ; 3         ; 0    ; 0            ; |Graphing_Calculator|Function_Generator:f                                                                           ; Function_Generator     ; work         ;
;       |lpm_mult:Mult0|                                  ; 0 (0)               ; 0 (0)                     ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |Graphing_Calculator|Function_Generator:f|lpm_mult:Mult0                                                            ; lpm_mult               ; work         ;
;          |mult_b3t:auto_generated|                      ; 0 (0)               ; 0 (0)                     ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |Graphing_Calculator|Function_Generator:f|lpm_mult:Mult0|mult_b3t:auto_generated                                    ; mult_b3t               ; work         ;
;       |lpm_mult:Mult1|                                  ; 0 (0)               ; 0 (0)                     ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |Graphing_Calculator|Function_Generator:f|lpm_mult:Mult1                                                            ; lpm_mult               ; work         ;
;          |mult_b3t:auto_generated|                      ; 0 (0)               ; 0 (0)                     ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |Graphing_Calculator|Function_Generator:f|lpm_mult:Mult1|mult_b3t:auto_generated                                    ; mult_b3t               ; work         ;
;       |lpm_mult:Mult2|                                  ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Graphing_Calculator|Function_Generator:f|lpm_mult:Mult2                                                            ; lpm_mult               ; work         ;
;          |mult_s4t:auto_generated|                      ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Graphing_Calculator|Function_Generator:f|lpm_mult:Mult2|mult_s4t:auto_generated                                    ; mult_s4t               ; work         ;
;       |lpm_mult:Mult3|                                  ; 0 (0)               ; 0 (0)                     ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |Graphing_Calculator|Function_Generator:f|lpm_mult:Mult3                                                            ; lpm_mult               ; work         ;
;          |mult_b3t:auto_generated|                      ; 0 (0)               ; 0 (0)                     ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |Graphing_Calculator|Function_Generator:f|lpm_mult:Mult3|mult_b3t:auto_generated                                    ; mult_b3t               ; work         ;
;       |lpm_mult:Mult4|                                  ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Graphing_Calculator|Function_Generator:f|lpm_mult:Mult4                                                            ; lpm_mult               ; work         ;
;          |mult_s4t:auto_generated|                      ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Graphing_Calculator|Function_Generator:f|lpm_mult:Mult4|mult_s4t:auto_generated                                    ; mult_s4t               ; work         ;
;       |lpm_mult:Mult5|                                  ; 20 (0)              ; 0 (0)                     ; 0           ; 3            ; 1       ; 1         ; 0    ; 0            ; |Graphing_Calculator|Function_Generator:f|lpm_mult:Mult5                                                            ; lpm_mult               ; work         ;
;          |mult_r4t:auto_generated|                      ; 20 (20)             ; 0 (0)                     ; 0           ; 3            ; 1       ; 1         ; 0    ; 0            ; |Graphing_Calculator|Function_Generator:f|lpm_mult:Mult5|mult_r4t:auto_generated                                    ; mult_r4t               ; work         ;
;    |Init:i|                                             ; 80 (55)             ; 27 (9)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Graphing_Calculator|Init:i                                                                                         ; Init                   ; work         ;
;       |Counter:c|                                       ; 25 (25)             ; 18 (18)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Graphing_Calculator|Init:i|Counter:c                                                                               ; Counter                ; work         ;
;    |Input_Display:display|                              ; 161 (64)            ; 87 (51)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Graphing_Calculator|Input_Display:display                                                                          ; Input_Display          ; work         ;
;       |Binary_To_BCD:b|                                 ; 66 (66)             ; 36 (36)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Graphing_Calculator|Input_Display:display|Binary_To_BCD:b                                                          ; Binary_To_BCD          ; work         ;
;       |Hex_Display:h6|                                  ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Graphing_Calculator|Input_Display:display|Hex_Display:h6                                                           ; Hex_Display            ; work         ;
;       |Hex_Display:hex0|                                ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Graphing_Calculator|Input_Display:display|Hex_Display:hex0                                                         ; Hex_Display            ; work         ;
;       |Hex_Display:hex1|                                ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Graphing_Calculator|Input_Display:display|Hex_Display:hex1                                                         ; Hex_Display            ; work         ;
;       |Hex_Display:hex2|                                ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Graphing_Calculator|Input_Display:display|Hex_Display:hex2                                                         ; Hex_Display            ; work         ;
;    |Vga_Input_Selector:v|                               ; 23 (23)             ; 23 (23)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Graphing_Calculator|Vga_Input_Selector:v                                                                           ; Vga_Input_Selector     ; work         ;
;    |vga_adapter:VGA|                                    ; 162 (3)             ; 34 (0)                    ; 460800      ; 0            ; 0       ; 0         ; 0    ; 0            ; |Graphing_Calculator|vga_adapter:VGA                                                                                ; vga_adapter            ; work         ;
;       |altsyncram:VideoMemory|                          ; 71 (0)              ; 8 (0)                     ; 460800      ; 0            ; 0       ; 0         ; 0    ; 0            ; |Graphing_Calculator|vga_adapter:VGA|altsyncram:VideoMemory                                                         ; altsyncram             ; work         ;
;          |altsyncram_21g1:auto_generated|               ; 71 (0)              ; 8 (8)                     ; 460800      ; 0            ; 0       ; 0         ; 0    ; 0            ; |Graphing_Calculator|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_21g1:auto_generated                          ; altsyncram_21g1        ; work         ;
;             |decode_5ua:decode2|                        ; 13 (13)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Graphing_Calculator|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_21g1:auto_generated|decode_5ua:decode2       ; decode_5ua             ; work         ;
;             |decode_u9a:rden_decode_b|                  ; 10 (10)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Graphing_Calculator|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_21g1:auto_generated|decode_u9a:rden_decode_b ; decode_u9a             ; work         ;
;             |mux_job:mux3|                              ; 48 (48)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Graphing_Calculator|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_21g1:auto_generated|mux_job:mux3             ; mux_job                ; work         ;
;       |vga_address_translator:user_input_translator|    ; 20 (20)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Graphing_Calculator|vga_adapter:VGA|vga_address_translator:user_input_translator                                   ; vga_address_translator ; work         ;
;       |vga_controller:controller|                       ; 68 (48)             ; 26 (26)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Graphing_Calculator|vga_adapter:VGA|vga_controller:controller                                                      ; vga_controller         ; work         ;
;          |vga_address_translator:controller_translator| ; 20 (20)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Graphing_Calculator|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator         ; vga_address_translator ; work         ;
;       |vga_pll:mypll|                                   ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Graphing_Calculator|vga_adapter:VGA|vga_pll:mypll                                                                  ; vga_pll                ; work         ;
;          |altpll:altpll_component|                      ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Graphing_Calculator|vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component                                          ; altpll                 ; work         ;
+---------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------+------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                       ;
+----------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; Name                                                                             ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF  ;
+----------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_21g1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 76800        ; 6            ; 76800        ; 6            ; 460800 ; None ;
+----------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 4           ;
; Simple Multipliers (18-bit)           ; 3           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 10          ;
; Signed Embedded Multipliers           ; 6           ;
; Unsigned Embedded Multipliers         ; 0           ;
; Mixed Sign Embedded Multipliers       ; 1           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Graphing_Calculator|Input_Display:display|Binary_To_BCD:b|r_SM_Main                                                                                          ;
+-------------------------------+----------------------+-------------------------------+-----------------+-------------------------------+-------------------+------------------+
; Name                          ; r_SM_Main.s_BCD_DONE ; r_SM_Main.s_CHECK_DIGIT_INDEX ; r_SM_Main.s_ADD ; r_SM_Main.s_CHECK_SHIFT_INDEX ; r_SM_Main.s_SHIFT ; r_SM_Main.s_IDLE ;
+-------------------------------+----------------------+-------------------------------+-----------------+-------------------------------+-------------------+------------------+
; r_SM_Main.s_IDLE              ; 0                    ; 0                             ; 0               ; 0                             ; 0                 ; 0                ;
; r_SM_Main.s_SHIFT             ; 0                    ; 0                             ; 0               ; 0                             ; 1                 ; 1                ;
; r_SM_Main.s_CHECK_SHIFT_INDEX ; 0                    ; 0                             ; 0               ; 1                             ; 0                 ; 1                ;
; r_SM_Main.s_ADD               ; 0                    ; 0                             ; 1               ; 0                             ; 0                 ; 1                ;
; r_SM_Main.s_CHECK_DIGIT_INDEX ; 0                    ; 1                             ; 0               ; 0                             ; 0                 ; 1                ;
; r_SM_Main.s_BCD_DONE          ; 1                    ; 0                             ; 0               ; 0                             ; 0                 ; 1                ;
+-------------------------------+----------------------+-------------------------------+-----------------+-------------------------------+-------------------+------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Graphing_Calculator|Control:c|current_state                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+----------------------------------+-------------------------------+----------------------+-----------------------------+------------------------+-----------------------------+------------------------+-----------------------------+------------------------+-----------------------------+------------------------+-----------------------------+------------------------+-----------------------------+------------------------+-----------------------------+------------------------+----------------------------------+-----------------------------+--------------------------------+
; Name                             ; current_state.S_PLOT_FINISHED ; current_state.S_PLOT ; current_state.S_LOAD_S_WAIT ; current_state.S_LOAD_S ; current_state.S_LOAD_N_WAIT ; current_state.S_LOAD_N ; current_state.S_LOAD_E_WAIT ; current_state.S_LOAD_E ; current_state.S_LOAD_D_WAIT ; current_state.S_LOAD_D ; current_state.S_LOAD_C_WAIT ; current_state.S_LOAD_C ; current_state.S_LOAD_B_WAIT ; current_state.S_LOAD_B ; current_state.S_LOAD_A_WAIT ; current_state.S_LOAD_A ; current_state.S_LOAD_DEGREE_WAIT ; current_state.S_LOAD_DEGREE ; current_state.S_INITIALIZATION ;
+----------------------------------+-------------------------------+----------------------+-----------------------------+------------------------+-----------------------------+------------------------+-----------------------------+------------------------+-----------------------------+------------------------+-----------------------------+------------------------+-----------------------------+------------------------+-----------------------------+------------------------+----------------------------------+-----------------------------+--------------------------------+
; current_state.S_INITIALIZATION   ; 0                             ; 0                    ; 0                           ; 0                      ; 0                           ; 0                      ; 0                           ; 0                      ; 0                           ; 0                      ; 0                           ; 0                      ; 0                           ; 0                      ; 0                           ; 0                      ; 0                                ; 0                           ; 0                              ;
; current_state.S_LOAD_DEGREE      ; 0                             ; 0                    ; 0                           ; 0                      ; 0                           ; 0                      ; 0                           ; 0                      ; 0                           ; 0                      ; 0                           ; 0                      ; 0                           ; 0                      ; 0                           ; 0                      ; 0                                ; 1                           ; 1                              ;
; current_state.S_LOAD_DEGREE_WAIT ; 0                             ; 0                    ; 0                           ; 0                      ; 0                           ; 0                      ; 0                           ; 0                      ; 0                           ; 0                      ; 0                           ; 0                      ; 0                           ; 0                      ; 0                           ; 0                      ; 1                                ; 0                           ; 1                              ;
; current_state.S_LOAD_A           ; 0                             ; 0                    ; 0                           ; 0                      ; 0                           ; 0                      ; 0                           ; 0                      ; 0                           ; 0                      ; 0                           ; 0                      ; 0                           ; 0                      ; 0                           ; 1                      ; 0                                ; 0                           ; 1                              ;
; current_state.S_LOAD_A_WAIT      ; 0                             ; 0                    ; 0                           ; 0                      ; 0                           ; 0                      ; 0                           ; 0                      ; 0                           ; 0                      ; 0                           ; 0                      ; 0                           ; 0                      ; 1                           ; 0                      ; 0                                ; 0                           ; 1                              ;
; current_state.S_LOAD_B           ; 0                             ; 0                    ; 0                           ; 0                      ; 0                           ; 0                      ; 0                           ; 0                      ; 0                           ; 0                      ; 0                           ; 0                      ; 0                           ; 1                      ; 0                           ; 0                      ; 0                                ; 0                           ; 1                              ;
; current_state.S_LOAD_B_WAIT      ; 0                             ; 0                    ; 0                           ; 0                      ; 0                           ; 0                      ; 0                           ; 0                      ; 0                           ; 0                      ; 0                           ; 0                      ; 1                           ; 0                      ; 0                           ; 0                      ; 0                                ; 0                           ; 1                              ;
; current_state.S_LOAD_C           ; 0                             ; 0                    ; 0                           ; 0                      ; 0                           ; 0                      ; 0                           ; 0                      ; 0                           ; 0                      ; 0                           ; 1                      ; 0                           ; 0                      ; 0                           ; 0                      ; 0                                ; 0                           ; 1                              ;
; current_state.S_LOAD_C_WAIT      ; 0                             ; 0                    ; 0                           ; 0                      ; 0                           ; 0                      ; 0                           ; 0                      ; 0                           ; 0                      ; 1                           ; 0                      ; 0                           ; 0                      ; 0                           ; 0                      ; 0                                ; 0                           ; 1                              ;
; current_state.S_LOAD_D           ; 0                             ; 0                    ; 0                           ; 0                      ; 0                           ; 0                      ; 0                           ; 0                      ; 0                           ; 1                      ; 0                           ; 0                      ; 0                           ; 0                      ; 0                           ; 0                      ; 0                                ; 0                           ; 1                              ;
; current_state.S_LOAD_D_WAIT      ; 0                             ; 0                    ; 0                           ; 0                      ; 0                           ; 0                      ; 0                           ; 0                      ; 1                           ; 0                      ; 0                           ; 0                      ; 0                           ; 0                      ; 0                           ; 0                      ; 0                                ; 0                           ; 1                              ;
; current_state.S_LOAD_E           ; 0                             ; 0                    ; 0                           ; 0                      ; 0                           ; 0                      ; 0                           ; 1                      ; 0                           ; 0                      ; 0                           ; 0                      ; 0                           ; 0                      ; 0                           ; 0                      ; 0                                ; 0                           ; 1                              ;
; current_state.S_LOAD_E_WAIT      ; 0                             ; 0                    ; 0                           ; 0                      ; 0                           ; 0                      ; 1                           ; 0                      ; 0                           ; 0                      ; 0                           ; 0                      ; 0                           ; 0                      ; 0                           ; 0                      ; 0                                ; 0                           ; 1                              ;
; current_state.S_LOAD_N           ; 0                             ; 0                    ; 0                           ; 0                      ; 0                           ; 1                      ; 0                           ; 0                      ; 0                           ; 0                      ; 0                           ; 0                      ; 0                           ; 0                      ; 0                           ; 0                      ; 0                                ; 0                           ; 1                              ;
; current_state.S_LOAD_N_WAIT      ; 0                             ; 0                    ; 0                           ; 0                      ; 1                           ; 0                      ; 0                           ; 0                      ; 0                           ; 0                      ; 0                           ; 0                      ; 0                           ; 0                      ; 0                           ; 0                      ; 0                                ; 0                           ; 1                              ;
; current_state.S_LOAD_S           ; 0                             ; 0                    ; 0                           ; 1                      ; 0                           ; 0                      ; 0                           ; 0                      ; 0                           ; 0                      ; 0                           ; 0                      ; 0                           ; 0                      ; 0                           ; 0                      ; 0                                ; 0                           ; 1                              ;
; current_state.S_LOAD_S_WAIT      ; 0                             ; 0                    ; 1                           ; 0                      ; 0                           ; 0                      ; 0                           ; 0                      ; 0                           ; 0                      ; 0                           ; 0                      ; 0                           ; 0                      ; 0                           ; 0                      ; 0                                ; 0                           ; 1                              ;
; current_state.S_PLOT             ; 0                             ; 1                    ; 0                           ; 0                      ; 0                           ; 0                      ; 0                           ; 0                      ; 0                           ; 0                      ; 0                           ; 0                      ; 0                           ; 0                      ; 0                           ; 0                      ; 0                                ; 0                           ; 1                              ;
; current_state.S_PLOT_FINISHED    ; 1                             ; 0                    ; 0                           ; 0                      ; 0                           ; 0                      ; 0                           ; 0                      ; 0                           ; 0                      ; 0                           ; 0                      ; 0                           ; 0                      ; 0                           ; 0                      ; 0                                ; 0                           ; 1                              ;
+----------------------------------+-------------------------------+----------------------+-----------------------------+------------------------+-----------------------------+------------------------+-----------------------------+------------------------+-----------------------------+------------------------+-----------------------------+------------------------+-----------------------------+------------------------+-----------------------------+------------------------+----------------------------------+-----------------------------+--------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Graphing_Calculator|Init:i|current_state                                                                                                                                                                                                                                                                                            ;
+------------------------------------------+--------------------------+-----------------------------+---------------------------------------+------------------------------+--------------------------------------+-----------------------------+------------------------------------------+---------------------------------+-------------------------+
; Name                                     ; current_state.S_FINISHED ; current_state.S_DRAW_Y_AXIS ; current_state.S_DRAW_X_TICKS_FINISHED ; current_state.S_DRAW_X_TICKS ; current_state.S_DRAW_X_AXIS_FINISHED ; current_state.S_DRAW_X_AXIS ; current_state.S_CLEARING_SCREEN_FINISHED ; current_state.S_CLEARING_SCREEN ; current_state.S_WAITING ;
+------------------------------------------+--------------------------+-----------------------------+---------------------------------------+------------------------------+--------------------------------------+-----------------------------+------------------------------------------+---------------------------------+-------------------------+
; current_state.S_WAITING                  ; 0                        ; 0                           ; 0                                     ; 0                            ; 0                                    ; 0                           ; 0                                        ; 0                               ; 0                       ;
; current_state.S_CLEARING_SCREEN          ; 0                        ; 0                           ; 0                                     ; 0                            ; 0                                    ; 0                           ; 0                                        ; 1                               ; 1                       ;
; current_state.S_CLEARING_SCREEN_FINISHED ; 0                        ; 0                           ; 0                                     ; 0                            ; 0                                    ; 0                           ; 1                                        ; 0                               ; 1                       ;
; current_state.S_DRAW_X_AXIS              ; 0                        ; 0                           ; 0                                     ; 0                            ; 0                                    ; 1                           ; 0                                        ; 0                               ; 1                       ;
; current_state.S_DRAW_X_AXIS_FINISHED     ; 0                        ; 0                           ; 0                                     ; 0                            ; 1                                    ; 0                           ; 0                                        ; 0                               ; 1                       ;
; current_state.S_DRAW_X_TICKS             ; 0                        ; 0                           ; 0                                     ; 1                            ; 0                                    ; 0                           ; 0                                        ; 0                               ; 1                       ;
; current_state.S_DRAW_X_TICKS_FINISHED    ; 0                        ; 0                           ; 1                                     ; 0                            ; 0                                    ; 0                           ; 0                                        ; 0                               ; 1                       ;
; current_state.S_DRAW_Y_AXIS              ; 0                        ; 1                           ; 0                                     ; 0                            ; 0                                    ; 0                           ; 0                                        ; 0                               ; 1                       ;
; current_state.S_FINISHED                 ; 1                        ; 0                           ; 0                                     ; 0                            ; 0                                    ; 0                           ; 0                                        ; 0                               ; 1                       ;
+------------------------------------------+--------------------------+-----------------------------+---------------------------------------+------------------------------+--------------------------------------+-----------------------------+------------------------------------------+---------------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                  ;
+-----------------------------------------------------+---------------------------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal                   ; Free of Timing Hazards ;
+-----------------------------------------------------+---------------------------------------+------------------------+
; Control:c|calculate[1]                              ; Control:c|current_state.S_LOAD_DEGREE ; yes                    ;
; Control:c|calculate[0]                              ; Control:c|current_state.S_LOAD_DEGREE ; yes                    ;
; Control:c|calculate[2]                              ; Control:c|current_state.S_LOAD_DEGREE ; yes                    ;
; Control:c|plot                                      ; Control:c|WideOr19                    ; yes                    ;
; Control:c|x_val[5]                                  ; Control:c|WideOr20                    ; yes                    ;
; Control:c|x_val[4]                                  ; Control:c|WideOr20                    ; yes                    ;
; Control:c|x_val[3]                                  ; Control:c|WideOr20                    ; yes                    ;
; Control:c|x_val[2]                                  ; Control:c|WideOr20                    ; yes                    ;
; Control:c|x_val[1]                                  ; Control:c|WideOr20                    ; yes                    ;
; Control:c|x_val[0]                                  ; Control:c|WideOr20                    ; yes                    ;
; Control:c|x_val[6]                                  ; Control:c|WideOr20                    ; yes                    ;
; Control:c|x_val[7]                                  ; Control:c|WideOr20                    ; yes                    ;
; Init:i|X[7]                                         ; Init:i|WideOr5                        ; yes                    ;
; Control:c|x[7]                                      ; Control:c|WideOr20                    ; yes                    ;
; Init:i|X[6]                                         ; Init:i|WideOr5                        ; yes                    ;
; Control:c|x[6]                                      ; Control:c|WideOr20                    ; yes                    ;
; Init:i|X[8]                                         ; Init:i|WideOr5                        ; yes                    ;
; Control:c|x[8]                                      ; Control:c|WideOr20                    ; yes                    ;
; Init:i|Y[4]                                         ; Init:i|WideOr5                        ; yes                    ;
; Init:i|Y[5]                                         ; Init:i|WideOr5                        ; yes                    ;
; Init:i|Y[6]                                         ; Init:i|WideOr5                        ; yes                    ;
; Init:i|Y[7]                                         ; Init:i|WideOr5                        ; yes                    ;
; Init:i|Y[3]                                         ; Init:i|WideOr5                        ; yes                    ;
; Init:i|Y[2]                                         ; Init:i|WideOr5                        ; yes                    ;
; Init:i|Y[1]                                         ; Init:i|WideOr5                        ; yes                    ;
; Init:i|Y[0]                                         ; Init:i|WideOr5                        ; yes                    ;
; Init:i|col[4]                                       ; Init:i|WideOr5                        ; yes                    ;
; Init:i|X[0]                                         ; Init:i|WideOr5                        ; yes                    ;
; Control:c|x[0]                                      ; Control:c|WideOr20                    ; yes                    ;
; Init:i|X[1]                                         ; Init:i|WideOr5                        ; yes                    ;
; Control:c|x[1]                                      ; Control:c|WideOr20                    ; yes                    ;
; Init:i|X[2]                                         ; Init:i|WideOr5                        ; yes                    ;
; Control:c|x[2]                                      ; Control:c|WideOr20                    ; yes                    ;
; Init:i|X[3]                                         ; Init:i|WideOr5                        ; yes                    ;
; Control:c|x[3]                                      ; Control:c|WideOr20                    ; yes                    ;
; Init:i|X[4]                                         ; Init:i|WideOr5                        ; yes                    ;
; Control:c|x[4]                                      ; Control:c|WideOr20                    ; yes                    ;
; Init:i|X[5]                                         ; Init:i|WideOr5                        ; yes                    ;
; Control:c|x[5]                                      ; Control:c|WideOr20                    ; yes                    ;
; Init:i|col[5]                                       ; Init:i|WideOr5                        ; yes                    ;
; Init:i|col[2]                                       ; Init:i|WideOr5                        ; yes                    ;
; Init:i|col[3]                                       ; Init:i|WideOr5                        ; yes                    ;
; Init:i|col[0]                                       ; Init:i|WideOr5                        ; yes                    ;
; Init:i|col[1]                                       ; Init:i|WideOr5                        ; yes                    ;
; Control:c|FR[0]                                     ; Control:c|current_state.S_LOAD_DEGREE ; yes                    ;
; Control:c|FR[1]                                     ; Control:c|current_state.S_LOAD_DEGREE ; yes                    ;
; Number of user-specified and inferred latches = 46  ;                                       ;                        ;
+-----------------------------------------------------+---------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+--------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                         ;
+---------------------------------------------------+----------------------------------------+
; Register name                                     ; Reason for Removal                     ;
+---------------------------------------------------+----------------------------------------+
; Input_Display:display|hex_3[0..5]                 ; Stuck at VCC due to stuck port data_in ;
; Input_Display:display|Binary_To_BCD:b|r_SM_Main~2 ; Lost fanout                            ;
; Input_Display:display|Binary_To_BCD:b|r_SM_Main~3 ; Lost fanout                            ;
; Input_Display:display|Binary_To_BCD:b|r_SM_Main~4 ; Lost fanout                            ;
; Control:c|current_state~2                         ; Lost fanout                            ;
; Control:c|current_state~3                         ; Lost fanout                            ;
; Control:c|current_state~4                         ; Lost fanout                            ;
; Control:c|current_state~5                         ; Lost fanout                            ;
; Control:c|current_state~6                         ; Lost fanout                            ;
; Control:c|current_state~7                         ; Lost fanout                            ;
; Init:i|current_state~2                            ; Lost fanout                            ;
; Init:i|current_state~3                            ; Lost fanout                            ;
; Init:i|current_state~4                            ; Lost fanout                            ;
; Init:i|current_state~5                            ; Lost fanout                            ;
; Total Number of Removed Registers = 19            ;                                        ;
+---------------------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 282   ;
; Number of registers using Synchronous Clear  ; 91    ;
; Number of registers using Synchronous Load   ; 8     ;
; Number of registers using Asynchronous Clear ; 20    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 91    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------+
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |Graphing_Calculator|vga_adapter:VGA|vga_controller:controller|yCounter[5] ;
; 3:1                ; 19 bits   ; 38 LEs        ; 38 LEs               ; 0 LEs                  ; Yes        ; |Graphing_Calculator|Control:c|RunningCounter:c|RateDivider:r|count[19]    ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |Graphing_Calculator|Function_Generator:f|n[0]                             ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |Graphing_Calculator|Function_Generator:f|e[2]                             ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |Graphing_Calculator|Function_Generator:f|d[0]                             ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |Graphing_Calculator|Function_Generator:f|c[0]                             ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |Graphing_Calculator|Function_Generator:f|b[0]                             ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |Graphing_Calculator|Function_Generator:f|a[0]                             ;
; 3:1                ; 23 bits   ; 46 LEs        ; 46 LEs               ; 0 LEs                  ; Yes        ; |Graphing_Calculator|Vga_Input_Selector:v|col_out[5]                       ;
; 4:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |Graphing_Calculator|Control:c|RunningCounter:c|RateDivider:r|count[1]     ;
; 4:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |Graphing_Calculator|Init:i|Counter:c|count[17]                            ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |Graphing_Calculator|Input_Display:display|Binary_To_BCD:b|r_Binary[6]     ;
; 4:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |Graphing_Calculator|Control:c|RunningCounter:c|DisplayCounter:c|count[7]  ;
; 32:1               ; 13 bits   ; 273 LEs       ; 26 LEs               ; 247 LEs                ; Yes        ; |Graphing_Calculator|Input_Display:display|hex_0[6]                        ;
; 18:1               ; 6 bits    ; 72 LEs        ; 12 LEs               ; 60 LEs                 ; Yes        ; |Graphing_Calculator|Input_Display:display|hex_1[2]                        ;
; 7:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |Graphing_Calculator|Input_Display:display|Binary_To_BCD:b|r_BCD[6]        ;
; 7:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |Graphing_Calculator|Input_Display:display|Binary_To_BCD:b|r_BCD[10]       ;
; 7:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |Graphing_Calculator|Input_Display:display|Binary_To_BCD:b|r_BCD[2]        ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |Graphing_Calculator|Input_Display:display|Binary_To_BCD:b|Mux1            ;
; 3:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; No         ; |Graphing_Calculator|Function_Generator:f|ShiftRight0                      ;
; 8:1                ; 7 bits    ; 35 LEs        ; 21 LEs               ; 14 LEs                 ; No         ; |Graphing_Calculator|Function_Generator:f|Mux28                            ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |Graphing_Calculator|Function_Generator:f|Mux2                             ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |Graphing_Calculator|Function_Generator:f|ShiftRight0                      ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |Graphing_Calculator|Init:i|Selector8                                      ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |Graphing_Calculator|Init:i|Selector17                                     ;
; 5:1                ; 4 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |Graphing_Calculator|Function_Generator:f|ShiftRight0                      ;
; 6:1                ; 18 bits   ; 72 LEs        ; 54 LEs               ; 18 LEs                 ; No         ; |Graphing_Calculator|Function_Generator:f|Mux17                            ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |Graphing_Calculator|Function_Generator:f|ShiftRight0                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Source assignments for vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_21g1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------+
; Assignment                      ; Value              ; From ; To                             ;
+---------------------------------+--------------------+------+--------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                              ;
+---------------------------------+--------------------+------+--------------------------------+


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA ;
+-------------------------+-----------+------------------------+
; Parameter Name          ; Value     ; Type                   ;
+-------------------------+-----------+------------------------+
; BITS_PER_COLOUR_CHANNEL ; 2         ; Signed Integer         ;
; MONOCHROME              ; FALSE     ; String                 ;
; RESOLUTION              ; 320x240   ; String                 ;
; BACKGROUND_IMAGE        ; black.mif ; String                 ;
+-------------------------+-----------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_address_translator:user_input_translator ;
+----------------+---------+--------------------------------------------------------------------------------+
; Parameter Name ; Value   ; Type                                                                           ;
+----------------+---------+--------------------------------------------------------------------------------+
; RESOLUTION     ; 320x240 ; String                                                                         ;
+----------------+---------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|altsyncram:VideoMemory ;
+------------------------------------+----------------------+-------------------------+
; Parameter Name                     ; Value                ; Type                    ;
+------------------------------------+----------------------+-------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                 ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                 ;
; WIDTH_A                            ; 6                    ; Signed Integer          ;
; WIDTHAD_A                          ; 17                   ; Signed Integer          ;
; NUMWORDS_A                         ; 76800                ; Signed Integer          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                 ;
; WIDTH_B                            ; 6                    ; Signed Integer          ;
; WIDTHAD_B                          ; 17                   ; Signed Integer          ;
; NUMWORDS_B                         ; 76800                ; Signed Integer          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                 ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                 ;
; INIT_FILE                          ; black.mif            ; Untyped                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                 ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                 ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                 ;
; CBXI_PARAMETER                     ; altsyncram_21g1      ; Untyped                 ;
+------------------------------------+----------------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component ;
+-------------------------------+-------------------+------------------------------------------------+
; Parameter Name                ; Value             ; Type                                           ;
+-------------------------------+-------------------+------------------------------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                                        ;
; PLL_TYPE                      ; FAST              ; Untyped                                        ;
; LPM_HINT                      ; UNUSED            ; Untyped                                        ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                                        ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                                        ;
; SCAN_CHAIN                    ; LONG              ; Untyped                                        ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                                        ;
; INCLK0_INPUT_FREQUENCY        ; 20000             ; Signed Integer                                 ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                                        ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                                        ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                                        ;
; LOCK_HIGH                     ; 1                 ; Untyped                                        ;
; LOCK_LOW                      ; 1                 ; Untyped                                        ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Untyped                                        ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Untyped                                        ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                                        ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                                        ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                                        ;
; SKIP_VCO                      ; OFF               ; Untyped                                        ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                                        ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                                        ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                                        ;
; BANDWIDTH                     ; 0                 ; Untyped                                        ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                                        ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                                        ;
; DOWN_SPREAD                   ; 0                 ; Untyped                                        ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                                        ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                                        ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK2_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK1_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK0_MULTIPLY_BY              ; 1                 ; Signed Integer                                 ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK2_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK1_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK0_DIVIDE_BY                ; 2                 ; Signed Integer                                 ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK1_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK2_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK1_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                                 ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                                        ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                                        ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                                        ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                                        ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                                        ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                                        ;
; DPA_DIVIDER                   ; 0                 ; Untyped                                        ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                                        ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                                        ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                                        ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                                        ;
; VCO_MIN                       ; 0                 ; Untyped                                        ;
; VCO_MAX                       ; 0                 ; Untyped                                        ;
; VCO_CENTER                    ; 0                 ; Untyped                                        ;
; PFD_MIN                       ; 0                 ; Untyped                                        ;
; PFD_MAX                       ; 0                 ; Untyped                                        ;
; M_INITIAL                     ; 0                 ; Untyped                                        ;
; M                             ; 0                 ; Untyped                                        ;
; N                             ; 1                 ; Untyped                                        ;
; M2                            ; 1                 ; Untyped                                        ;
; N2                            ; 1                 ; Untyped                                        ;
; SS                            ; 1                 ; Untyped                                        ;
; C0_HIGH                       ; 0                 ; Untyped                                        ;
; C1_HIGH                       ; 0                 ; Untyped                                        ;
; C2_HIGH                       ; 0                 ; Untyped                                        ;
; C3_HIGH                       ; 0                 ; Untyped                                        ;
; C4_HIGH                       ; 0                 ; Untyped                                        ;
; C5_HIGH                       ; 0                 ; Untyped                                        ;
; C6_HIGH                       ; 0                 ; Untyped                                        ;
; C7_HIGH                       ; 0                 ; Untyped                                        ;
; C8_HIGH                       ; 0                 ; Untyped                                        ;
; C9_HIGH                       ; 0                 ; Untyped                                        ;
; C0_LOW                        ; 0                 ; Untyped                                        ;
; C1_LOW                        ; 0                 ; Untyped                                        ;
; C2_LOW                        ; 0                 ; Untyped                                        ;
; C3_LOW                        ; 0                 ; Untyped                                        ;
; C4_LOW                        ; 0                 ; Untyped                                        ;
; C5_LOW                        ; 0                 ; Untyped                                        ;
; C6_LOW                        ; 0                 ; Untyped                                        ;
; C7_LOW                        ; 0                 ; Untyped                                        ;
; C8_LOW                        ; 0                 ; Untyped                                        ;
; C9_LOW                        ; 0                 ; Untyped                                        ;
; C0_INITIAL                    ; 0                 ; Untyped                                        ;
; C1_INITIAL                    ; 0                 ; Untyped                                        ;
; C2_INITIAL                    ; 0                 ; Untyped                                        ;
; C3_INITIAL                    ; 0                 ; Untyped                                        ;
; C4_INITIAL                    ; 0                 ; Untyped                                        ;
; C5_INITIAL                    ; 0                 ; Untyped                                        ;
; C6_INITIAL                    ; 0                 ; Untyped                                        ;
; C7_INITIAL                    ; 0                 ; Untyped                                        ;
; C8_INITIAL                    ; 0                 ; Untyped                                        ;
; C9_INITIAL                    ; 0                 ; Untyped                                        ;
; C0_MODE                       ; BYPASS            ; Untyped                                        ;
; C1_MODE                       ; BYPASS            ; Untyped                                        ;
; C2_MODE                       ; BYPASS            ; Untyped                                        ;
; C3_MODE                       ; BYPASS            ; Untyped                                        ;
; C4_MODE                       ; BYPASS            ; Untyped                                        ;
; C5_MODE                       ; BYPASS            ; Untyped                                        ;
; C6_MODE                       ; BYPASS            ; Untyped                                        ;
; C7_MODE                       ; BYPASS            ; Untyped                                        ;
; C8_MODE                       ; BYPASS            ; Untyped                                        ;
; C9_MODE                       ; BYPASS            ; Untyped                                        ;
; C0_PH                         ; 0                 ; Untyped                                        ;
; C1_PH                         ; 0                 ; Untyped                                        ;
; C2_PH                         ; 0                 ; Untyped                                        ;
; C3_PH                         ; 0                 ; Untyped                                        ;
; C4_PH                         ; 0                 ; Untyped                                        ;
; C5_PH                         ; 0                 ; Untyped                                        ;
; C6_PH                         ; 0                 ; Untyped                                        ;
; C7_PH                         ; 0                 ; Untyped                                        ;
; C8_PH                         ; 0                 ; Untyped                                        ;
; C9_PH                         ; 0                 ; Untyped                                        ;
; L0_HIGH                       ; 1                 ; Untyped                                        ;
; L1_HIGH                       ; 1                 ; Untyped                                        ;
; G0_HIGH                       ; 1                 ; Untyped                                        ;
; G1_HIGH                       ; 1                 ; Untyped                                        ;
; G2_HIGH                       ; 1                 ; Untyped                                        ;
; G3_HIGH                       ; 1                 ; Untyped                                        ;
; E0_HIGH                       ; 1                 ; Untyped                                        ;
; E1_HIGH                       ; 1                 ; Untyped                                        ;
; E2_HIGH                       ; 1                 ; Untyped                                        ;
; E3_HIGH                       ; 1                 ; Untyped                                        ;
; L0_LOW                        ; 1                 ; Untyped                                        ;
; L1_LOW                        ; 1                 ; Untyped                                        ;
; G0_LOW                        ; 1                 ; Untyped                                        ;
; G1_LOW                        ; 1                 ; Untyped                                        ;
; G2_LOW                        ; 1                 ; Untyped                                        ;
; G3_LOW                        ; 1                 ; Untyped                                        ;
; E0_LOW                        ; 1                 ; Untyped                                        ;
; E1_LOW                        ; 1                 ; Untyped                                        ;
; E2_LOW                        ; 1                 ; Untyped                                        ;
; E3_LOW                        ; 1                 ; Untyped                                        ;
; L0_INITIAL                    ; 1                 ; Untyped                                        ;
; L1_INITIAL                    ; 1                 ; Untyped                                        ;
; G0_INITIAL                    ; 1                 ; Untyped                                        ;
; G1_INITIAL                    ; 1                 ; Untyped                                        ;
; G2_INITIAL                    ; 1                 ; Untyped                                        ;
; G3_INITIAL                    ; 1                 ; Untyped                                        ;
; E0_INITIAL                    ; 1                 ; Untyped                                        ;
; E1_INITIAL                    ; 1                 ; Untyped                                        ;
; E2_INITIAL                    ; 1                 ; Untyped                                        ;
; E3_INITIAL                    ; 1                 ; Untyped                                        ;
; L0_MODE                       ; BYPASS            ; Untyped                                        ;
; L1_MODE                       ; BYPASS            ; Untyped                                        ;
; G0_MODE                       ; BYPASS            ; Untyped                                        ;
; G1_MODE                       ; BYPASS            ; Untyped                                        ;
; G2_MODE                       ; BYPASS            ; Untyped                                        ;
; G3_MODE                       ; BYPASS            ; Untyped                                        ;
; E0_MODE                       ; BYPASS            ; Untyped                                        ;
; E1_MODE                       ; BYPASS            ; Untyped                                        ;
; E2_MODE                       ; BYPASS            ; Untyped                                        ;
; E3_MODE                       ; BYPASS            ; Untyped                                        ;
; L0_PH                         ; 0                 ; Untyped                                        ;
; L1_PH                         ; 0                 ; Untyped                                        ;
; G0_PH                         ; 0                 ; Untyped                                        ;
; G1_PH                         ; 0                 ; Untyped                                        ;
; G2_PH                         ; 0                 ; Untyped                                        ;
; G3_PH                         ; 0                 ; Untyped                                        ;
; E0_PH                         ; 0                 ; Untyped                                        ;
; E1_PH                         ; 0                 ; Untyped                                        ;
; E2_PH                         ; 0                 ; Untyped                                        ;
; E3_PH                         ; 0                 ; Untyped                                        ;
; M_PH                          ; 0                 ; Untyped                                        ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; CLK0_COUNTER                  ; G0                ; Untyped                                        ;
; CLK1_COUNTER                  ; G0                ; Untyped                                        ;
; CLK2_COUNTER                  ; G0                ; Untyped                                        ;
; CLK3_COUNTER                  ; G0                ; Untyped                                        ;
; CLK4_COUNTER                  ; G0                ; Untyped                                        ;
; CLK5_COUNTER                  ; G0                ; Untyped                                        ;
; CLK6_COUNTER                  ; E0                ; Untyped                                        ;
; CLK7_COUNTER                  ; E1                ; Untyped                                        ;
; CLK8_COUNTER                  ; E2                ; Untyped                                        ;
; CLK9_COUNTER                  ; E3                ; Untyped                                        ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; M_TIME_DELAY                  ; 0                 ; Untyped                                        ;
; N_TIME_DELAY                  ; 0                 ; Untyped                                        ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                                        ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                                        ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                                        ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                                        ;
; ENABLE0_COUNTER               ; L0                ; Untyped                                        ;
; ENABLE1_COUNTER               ; L0                ; Untyped                                        ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                                        ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                                        ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                                        ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                                        ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                                        ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                                        ;
; VCO_POST_SCALE                ; 0                 ; Untyped                                        ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                        ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                        ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                        ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II        ; Untyped                                        ;
; PORT_CLKENA0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA2                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA3                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA4                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA5                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK2                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK3                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKBAD0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKBAD1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK0                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK1                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK2                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK3                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK4                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK5                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_SCANDATA                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANDATAOUT              ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANDONE                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ACTIVECLOCK              ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKLOSS                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_INCLK1                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_INCLK0                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_FBIN                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PLLENA                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKSWITCH                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ARESET                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PFDENA                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANCLK                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANACLR                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANREAD                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANWRITE                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_LOCKED                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CONFIGUPDATE             ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASEDONE                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASESTEP                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASEUPDOWN              ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANCLKENA               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASECOUNTERSELECT       ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                                        ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                                        ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; CBXI_PARAMETER                ; NOTHING           ; Untyped                                        ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                                        ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                                        ;
; WIDTH_CLOCK                   ; 6                 ; Untyped                                        ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                                        ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                                        ;
; DEVICE_FAMILY                 ; Cyclone IV E      ; Untyped                                        ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                                        ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                                        ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                                 ;
+-------------------------------+-------------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller ;
+-------------------------+------------+-------------------------------------------------+
; Parameter Name          ; Value      ; Type                                            ;
+-------------------------+------------+-------------------------------------------------+
; BITS_PER_COLOUR_CHANNEL ; 2          ; Signed Integer                                  ;
; MONOCHROME              ; FALSE      ; String                                          ;
; RESOLUTION              ; 320x240    ; String                                          ;
; C_VERT_NUM_PIXELS       ; 0111100000 ; Unsigned Binary                                 ;
; C_VERT_SYNC_START       ; 0111101101 ; Unsigned Binary                                 ;
; C_VERT_SYNC_END         ; 0111101110 ; Unsigned Binary                                 ;
; C_VERT_TOTAL_COUNT      ; 1000001101 ; Unsigned Binary                                 ;
; C_HORZ_NUM_PIXELS       ; 1010000000 ; Unsigned Binary                                 ;
; C_HORZ_SYNC_START       ; 1010010011 ; Unsigned Binary                                 ;
; C_HORZ_SYNC_END         ; 1011110010 ; Unsigned Binary                                 ;
; C_HORZ_TOTAL_COUNT      ; 1100100000 ; Unsigned Binary                                 ;
+-------------------------+------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator ;
+----------------+---------+----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value   ; Type                                                                                                     ;
+----------------+---------+----------------------------------------------------------------------------------------------------------+
; RESOLUTION     ; 320x240 ; String                                                                                                   ;
+----------------+---------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Input_Display:display|Binary_To_BCD:b ;
+---------------------+-------+------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                 ;
+---------------------+-------+------------------------------------------------------+
; INPUT_WIDTH         ; 7     ; Signed Integer                                       ;
; DECIMAL_DIGITS      ; 3     ; Signed Integer                                       ;
; s_IDLE              ; 000   ; Unsigned Binary                                      ;
; s_SHIFT             ; 001   ; Unsigned Binary                                      ;
; s_CHECK_SHIFT_INDEX ; 010   ; Unsigned Binary                                      ;
; s_ADD               ; 011   ; Unsigned Binary                                      ;
; s_CHECK_DIGIT_INDEX ; 100   ; Unsigned Binary                                      ;
; s_BCD_DONE          ; 101   ; Unsigned Binary                                      ;
+---------------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Function_Generator:f|lpm_mult:Mult1 ;
+------------------------------------------------+--------------+----------------------+
; Parameter Name                                 ; Value        ; Type                 ;
+------------------------------------------------+--------------+----------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY           ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY         ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE         ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE       ;
; LPM_WIDTHA                                     ; 9            ; Untyped              ;
; LPM_WIDTHB                                     ; 9            ; Untyped              ;
; LPM_WIDTHP                                     ; 18           ; Untyped              ;
; LPM_WIDTHR                                     ; 18           ; Untyped              ;
; LPM_WIDTHS                                     ; 1            ; Untyped              ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped              ;
; LPM_PIPELINE                                   ; 0            ; Untyped              ;
; LATENCY                                        ; 0            ; Untyped              ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped              ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped              ;
; USE_EAB                                        ; OFF          ; Untyped              ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped              ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped              ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped              ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K  ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped              ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped              ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped              ;
; CBXI_PARAMETER                                 ; mult_b3t     ; Untyped              ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped              ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped              ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped              ;
+------------------------------------------------+--------------+----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Function_Generator:f|lpm_mult:Mult2 ;
+------------------------------------------------+--------------+----------------------+
; Parameter Name                                 ; Value        ; Type                 ;
+------------------------------------------------+--------------+----------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY           ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY         ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE         ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE       ;
; LPM_WIDTHA                                     ; 18           ; Untyped              ;
; LPM_WIDTHB                                     ; 9            ; Untyped              ;
; LPM_WIDTHP                                     ; 27           ; Untyped              ;
; LPM_WIDTHR                                     ; 27           ; Untyped              ;
; LPM_WIDTHS                                     ; 1            ; Untyped              ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped              ;
; LPM_PIPELINE                                   ; 0            ; Untyped              ;
; LATENCY                                        ; 0            ; Untyped              ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped              ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped              ;
; USE_EAB                                        ; OFF          ; Untyped              ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped              ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped              ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped              ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K  ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped              ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped              ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped              ;
; CBXI_PARAMETER                                 ; mult_s4t     ; Untyped              ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped              ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped              ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped              ;
+------------------------------------------------+--------------+----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Function_Generator:f|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+----------------------+
; Parameter Name                                 ; Value        ; Type                 ;
+------------------------------------------------+--------------+----------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY           ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY         ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE         ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE       ;
; LPM_WIDTHA                                     ; 9            ; Untyped              ;
; LPM_WIDTHB                                     ; 9            ; Untyped              ;
; LPM_WIDTHP                                     ; 18           ; Untyped              ;
; LPM_WIDTHR                                     ; 18           ; Untyped              ;
; LPM_WIDTHS                                     ; 1            ; Untyped              ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped              ;
; LPM_PIPELINE                                   ; 0            ; Untyped              ;
; LATENCY                                        ; 0            ; Untyped              ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped              ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped              ;
; USE_EAB                                        ; OFF          ; Untyped              ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped              ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped              ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped              ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K  ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped              ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped              ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped              ;
; CBXI_PARAMETER                                 ; mult_b3t     ; Untyped              ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped              ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped              ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped              ;
+------------------------------------------------+--------------+----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Function_Generator:f|lpm_mult:Mult3 ;
+------------------------------------------------+--------------+----------------------+
; Parameter Name                                 ; Value        ; Type                 ;
+------------------------------------------------+--------------+----------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY           ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY         ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE         ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE       ;
; LPM_WIDTHA                                     ; 9            ; Untyped              ;
; LPM_WIDTHB                                     ; 9            ; Untyped              ;
; LPM_WIDTHP                                     ; 18           ; Untyped              ;
; LPM_WIDTHR                                     ; 18           ; Untyped              ;
; LPM_WIDTHS                                     ; 1            ; Untyped              ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped              ;
; LPM_PIPELINE                                   ; 0            ; Untyped              ;
; LATENCY                                        ; 0            ; Untyped              ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped              ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped              ;
; USE_EAB                                        ; OFF          ; Untyped              ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped              ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped              ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped              ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K  ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped              ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped              ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped              ;
; CBXI_PARAMETER                                 ; mult_b3t     ; Untyped              ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped              ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped              ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped              ;
+------------------------------------------------+--------------+----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Function_Generator:f|lpm_mult:Mult4 ;
+------------------------------------------------+--------------+----------------------+
; Parameter Name                                 ; Value        ; Type                 ;
+------------------------------------------------+--------------+----------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY           ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY         ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE         ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE       ;
; LPM_WIDTHA                                     ; 18           ; Untyped              ;
; LPM_WIDTHB                                     ; 9            ; Untyped              ;
; LPM_WIDTHP                                     ; 27           ; Untyped              ;
; LPM_WIDTHR                                     ; 27           ; Untyped              ;
; LPM_WIDTHS                                     ; 1            ; Untyped              ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped              ;
; LPM_PIPELINE                                   ; 0            ; Untyped              ;
; LATENCY                                        ; 0            ; Untyped              ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped              ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped              ;
; USE_EAB                                        ; OFF          ; Untyped              ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped              ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped              ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped              ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K  ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped              ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped              ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped              ;
; CBXI_PARAMETER                                 ; mult_s4t     ; Untyped              ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped              ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped              ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped              ;
+------------------------------------------------+--------------+----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Function_Generator:f|lpm_mult:Mult5 ;
+------------------------------------------------+--------------+----------------------+
; Parameter Name                                 ; Value        ; Type                 ;
+------------------------------------------------+--------------+----------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY           ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY         ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE         ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE       ;
; LPM_WIDTHA                                     ; 27           ; Untyped              ;
; LPM_WIDTHB                                     ; 9            ; Untyped              ;
; LPM_WIDTHP                                     ; 36           ; Untyped              ;
; LPM_WIDTHR                                     ; 36           ; Untyped              ;
; LPM_WIDTHS                                     ; 1            ; Untyped              ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped              ;
; LPM_PIPELINE                                   ; 0            ; Untyped              ;
; LATENCY                                        ; 0            ; Untyped              ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped              ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped              ;
; USE_EAB                                        ; OFF          ; Untyped              ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped              ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped              ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped              ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K  ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped              ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped              ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped              ;
; CBXI_PARAMETER                                 ; mult_r4t     ; Untyped              ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped              ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped              ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped              ;
+------------------------------------------------+--------------+----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                   ;
+-------------------------------------------+----------------------------------------+
; Name                                      ; Value                                  ;
+-------------------------------------------+----------------------------------------+
; Number of entity instances                ; 1                                      ;
; Entity Instance                           ; vga_adapter:VGA|altsyncram:VideoMemory ;
;     -- OPERATION_MODE                     ; DUAL_PORT                              ;
;     -- WIDTH_A                            ; 6                                      ;
;     -- NUMWORDS_A                         ; 76800                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                           ;
;     -- WIDTH_B                            ; 6                                      ;
;     -- NUMWORDS_B                         ; 76800                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                 ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                              ;
+-------------------------------------------+----------------------------------------+


+---------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                          ;
+-------------------------------+-------------------------------------------------------+
; Name                          ; Value                                                 ;
+-------------------------------+-------------------------------------------------------+
; Number of entity instances    ; 1                                                     ;
; Entity Instance               ; vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                                ;
;     -- PLL_TYPE               ; FAST                                                  ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                 ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                     ;
;     -- VCO_MULTIPLY_BY        ; 0                                                     ;
;     -- VCO_DIVIDE_BY          ; 0                                                     ;
+-------------------------------+-------------------------------------------------------+


+-----------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                              ;
+---------------------------------------+-------------------------------------+
; Name                                  ; Value                               ;
+---------------------------------------+-------------------------------------+
; Number of entity instances            ; 6                                   ;
; Entity Instance                       ; Function_Generator:f|lpm_mult:Mult1 ;
;     -- LPM_WIDTHA                     ; 9                                   ;
;     -- LPM_WIDTHB                     ; 9                                   ;
;     -- LPM_WIDTHP                     ; 18                                  ;
;     -- LPM_REPRESENTATION             ; SIGNED                              ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                  ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                  ;
;     -- USE_EAB                        ; OFF                                 ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                  ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                  ;
; Entity Instance                       ; Function_Generator:f|lpm_mult:Mult2 ;
;     -- LPM_WIDTHA                     ; 18                                  ;
;     -- LPM_WIDTHB                     ; 9                                   ;
;     -- LPM_WIDTHP                     ; 27                                  ;
;     -- LPM_REPRESENTATION             ; SIGNED                              ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                  ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                  ;
;     -- USE_EAB                        ; OFF                                 ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                  ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                  ;
; Entity Instance                       ; Function_Generator:f|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 9                                   ;
;     -- LPM_WIDTHB                     ; 9                                   ;
;     -- LPM_WIDTHP                     ; 18                                  ;
;     -- LPM_REPRESENTATION             ; SIGNED                              ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                  ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                  ;
;     -- USE_EAB                        ; OFF                                 ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                  ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                  ;
; Entity Instance                       ; Function_Generator:f|lpm_mult:Mult3 ;
;     -- LPM_WIDTHA                     ; 9                                   ;
;     -- LPM_WIDTHB                     ; 9                                   ;
;     -- LPM_WIDTHP                     ; 18                                  ;
;     -- LPM_REPRESENTATION             ; SIGNED                              ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                  ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                  ;
;     -- USE_EAB                        ; OFF                                 ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                  ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                  ;
; Entity Instance                       ; Function_Generator:f|lpm_mult:Mult4 ;
;     -- LPM_WIDTHA                     ; 18                                  ;
;     -- LPM_WIDTHB                     ; 9                                   ;
;     -- LPM_WIDTHP                     ; 27                                  ;
;     -- LPM_REPRESENTATION             ; SIGNED                              ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                  ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                  ;
;     -- USE_EAB                        ; OFF                                 ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                  ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                  ;
; Entity Instance                       ; Function_Generator:f|lpm_mult:Mult5 ;
;     -- LPM_WIDTHA                     ; 27                                  ;
;     -- LPM_WIDTHB                     ; 9                                   ;
;     -- LPM_WIDTHP                     ; 36                                  ;
;     -- LPM_REPRESENTATION             ; SIGNED                              ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                  ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                  ;
;     -- USE_EAB                        ; OFF                                 ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                  ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                  ;
+---------------------------------------+-------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Input_Display:display|Hex_Display:hex2"                                                                                                   ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                    ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+
; IN   ; Input ; Warning  ; Input port expression (4 bits) is smaller than the input port (5 bits) it drives.  Extra input bit(s) "IN[4..4]" will be connected to GND. ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Input_Display:display|Hex_Display:hex1"                                                                                                   ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                    ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+
; IN   ; Input ; Warning  ; Input port expression (4 bits) is smaller than the input port (5 bits) it drives.  Extra input bit(s) "IN[4..4]" will be connected to GND. ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Input_Display:display|Hex_Display:hex0"                                                                                                   ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                    ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+
; IN   ; Input ; Warning  ; Input port expression (4 bits) is smaller than the input port (5 bits) it drives.  Extra input bit(s) "IN[4..4]" will be connected to GND. ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Input_Display:display|Binary_To_BCD:b"                                              ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; o_DV ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------+
; Port Connectivity Checks: "Input_Display:display|Hex_Display:h5" ;
+----------+-------+----------+------------------------------------+
; Port     ; Type  ; Severity ; Details                            ;
+----------+-------+----------+------------------------------------+
; IN[3..2] ; Input ; Info     ; Stuck at GND                       ;
; IN[4]    ; Input ; Info     ; Stuck at VCC                       ;
; IN[1]    ; Input ; Info     ; Stuck at VCC                       ;
; IN[0]    ; Input ; Info     ; Stuck at GND                       ;
+----------+-------+----------+------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Input_Display:display|Hex_Display:h6"                                                                                                     ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                    ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+
; IN   ; Input ; Warning  ; Input port expression (3 bits) is smaller than the input port (5 bits) it drives.  Extra input bit(s) "IN[4..3]" will be connected to GND. ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------+
; Port Connectivity Checks: "Input_Display:display|Hex_Display:h7" ;
+----------+-------+----------+------------------------------------+
; Port     ; Type  ; Severity ; Details                            ;
+----------+-------+----------+------------------------------------+
; IN[3..2] ; Input ; Info     ; Stuck at VCC                       ;
; IN[4]    ; Input ; Info     ; Stuck at GND                       ;
; IN[1]    ; Input ; Info     ; Stuck at GND                       ;
; IN[0]    ; Input ; Info     ; Stuck at VCC                       ;
+----------+-------+----------+------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Function_Generator:f"                                                                                     ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                  ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+
; a_out ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; b_out ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; c_out ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; d_out ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; e_out ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; n_out ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 140                         ;
; cycloneiii_ff         ; 282                         ;
;     CLR               ; 20                          ;
;     ENA               ; 73                          ;
;     ENA SCLR          ; 18                          ;
;     SCLR              ; 65                          ;
;     SCLR SLD          ; 8                           ;
;     plain             ; 98                          ;
; cycloneiii_lcell_comb ; 1043                        ;
;     arith             ; 251                         ;
;         2 data inputs ; 123                         ;
;         3 data inputs ; 128                         ;
;     normal            ; 792                         ;
;         0 data inputs ; 4                           ;
;         1 data inputs ; 17                          ;
;         2 data inputs ; 49                          ;
;         3 data inputs ; 189                         ;
;         4 data inputs ; 533                         ;
; cycloneiii_mac_mult   ; 7                           ;
; cycloneiii_mac_out    ; 7                           ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 60                          ;
;                       ;                             ;
; Max LUT depth         ; 24.60                       ;
; Average LUT depth     ; 8.55                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:04     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Thu Apr 18 15:41:38 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Graphing_Calculator -c Graphing_Calculator
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file frequencyselector.v
    Info (12023): Found entity 1: FrequencySelector File: C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/FrequencySelector.v Line: 12
Info (12021): Found 1 design units, including 1 entities, in source file runningcounter.v
    Info (12023): Found entity 1: RunningCounter File: C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/RunningCounter.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file ratedivider.v
    Info (12023): Found entity 1: RateDivider File: C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/RateDivider.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file input_display.v
    Info (12023): Found entity 1: Input_Display File: C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Input_Display.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file hex_display.v
    Info (12023): Found entity 1: Hex_Display File: C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Hex_Display.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file binary_to_bcd.v
    Info (12023): Found entity 1: Binary_To_BCD File: C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Binary_To_BCD.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file vga_input_selector.v
    Info (12023): Found entity 1: Vga_Input_Selector File: C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Vga_Input_Selector.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file function_generator.v
    Info (12023): Found entity 1: Function_Generator File: C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Function_Generator.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file init.v
    Info (12023): Found entity 1: Init File: C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Init.v Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file graphing_calculator.v
    Info (12023): Found entity 1: Graphing_Calculator File: C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Graphing_Calculator.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file counter.v
    Info (12023): Found entity 1: Counter File: C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Counter.v Line: 11
Warning (10259): Verilog HDL error at Control.v(183): constant value overflow File: C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Control.v Line: 183
Info (12021): Found 1 design units, including 1 entities, in source file control.v
    Info (12023): Found entity 1: Control File: C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Control.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file vga_adapter/vga_pll.v
    Info (12023): Found entity 1: vga_pll File: C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/vga_adapter/vga_pll.v Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file vga_adapter/vga_controller.v
    Info (12023): Found entity 1: vga_controller File: C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/vga_adapter/vga_controller.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file vga_adapter/vga_address_translator.v
    Info (12023): Found entity 1: vga_address_translator File: C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/vga_adapter/vga_address_translator.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file vga_adapter/vga_adapter.v
    Info (12023): Found entity 1: vga_adapter File: C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/vga_adapter/vga_adapter.v Line: 78
Info (12127): Elaborating entity "Graphing_Calculator" for the top level hierarchy
Warning (10034): Output port "LEDR[17..6]" at Graphing_Calculator.v(8) has no driver File: C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Graphing_Calculator.v Line: 8
Warning (10034): Output port "LEDG[7..4]" at Graphing_Calculator.v(9) has no driver File: C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Graphing_Calculator.v Line: 9
Info (12128): Elaborating entity "vga_adapter" for hierarchy "vga_adapter:VGA" File: C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Graphing_Calculator.v Line: 52
Info (12128): Elaborating entity "vga_address_translator" for hierarchy "vga_adapter:VGA|vga_address_translator:user_input_translator" File: C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/vga_adapter/vga_adapter.v Line: 192
Info (12128): Elaborating entity "altsyncram" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory" File: C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/vga_adapter/vga_adapter.v Line: 213
Info (12130): Elaborated megafunction instantiation "vga_adapter:VGA|altsyncram:VideoMemory" File: C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/vga_adapter/vga_adapter.v Line: 213
Info (12133): Instantiated megafunction "vga_adapter:VGA|altsyncram:VideoMemory" with the following parameter: File: C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/vga_adapter/vga_adapter.v Line: 213
    Info (12134): Parameter "WIDTH_A" = "6"
    Info (12134): Parameter "WIDTH_B" = "6"
    Info (12134): Parameter "INTENDED_DEVICE_FAMILY" = "Cyclone II"
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTHAD_A" = "17"
    Info (12134): Parameter "NUMWORDS_A" = "76800"
    Info (12134): Parameter "WIDTHAD_B" = "17"
    Info (12134): Parameter "NUMWORDS_B" = "76800"
    Info (12134): Parameter "OUTDATA_REG_B" = "CLOCK1"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "CLOCK_ENABLE_INPUT_A" = "BYPASS"
    Info (12134): Parameter "CLOCK_ENABLE_INPUT_B" = "BYPASS"
    Info (12134): Parameter "CLOCK_ENABLE_OUTPUT_B" = "BYPASS"
    Info (12134): Parameter "POWER_UP_UNINITIALIZED" = "FALSE"
    Info (12134): Parameter "INIT_FILE" = "black.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_21g1.tdf
    Info (12023): Found entity 1: altsyncram_21g1 File: C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/db/altsyncram_21g1.tdf Line: 33
Info (12128): Elaborating entity "altsyncram_21g1" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_21g1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_5ua.tdf
    Info (12023): Found entity 1: decode_5ua File: C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/db/decode_5ua.tdf Line: 22
Info (12128): Elaborating entity "decode_5ua" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_21g1:auto_generated|decode_5ua:decode2" File: C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/db/altsyncram_21g1.tdf Line: 46
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_u9a.tdf
    Info (12023): Found entity 1: decode_u9a File: C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/db/decode_u9a.tdf Line: 22
Info (12128): Elaborating entity "decode_u9a" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_21g1:auto_generated|decode_u9a:rden_decode_b" File: C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/db/altsyncram_21g1.tdf Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_job.tdf
    Info (12023): Found entity 1: mux_job File: C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/db/mux_job.tdf Line: 22
Info (12128): Elaborating entity "mux_job" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_21g1:auto_generated|mux_job:mux3" File: C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/db/altsyncram_21g1.tdf Line: 49
Info (12128): Elaborating entity "vga_pll" for hierarchy "vga_adapter:VGA|vga_pll:mypll" File: C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/vga_adapter/vga_adapter.v Line: 231
Info (12128): Elaborating entity "altpll" for hierarchy "vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component" File: C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/vga_adapter/vga_pll.v Line: 53
Info (12130): Elaborated megafunction instantiation "vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component" File: C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/vga_adapter/vga_pll.v Line: 53
Info (12133): Instantiated megafunction "vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component" with the following parameter: File: C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/vga_adapter/vga_pll.v Line: 53
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "pll_type" = "FAST"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "primary_clock" = "INCLK0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk0_divide_by" = "2"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
Info (12128): Elaborating entity "vga_controller" for hierarchy "vga_adapter:VGA|vga_controller:controller" File: C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/vga_adapter/vga_adapter.v Line: 252
Info (12128): Elaborating entity "Init" for hierarchy "Init:i" File: C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Graphing_Calculator.v Line: 99
Warning (10240): Verilog HDL Always Construct warning at Init.v(107): inferring latch(es) for variable "col", which holds its previous value in one or more paths through the always construct File: C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Init.v Line: 107
Warning (10240): Verilog HDL Always Construct warning at Init.v(107): inferring latch(es) for variable "X", which holds its previous value in one or more paths through the always construct File: C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Init.v Line: 107
Warning (10240): Verilog HDL Always Construct warning at Init.v(107): inferring latch(es) for variable "Y", which holds its previous value in one or more paths through the always construct File: C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Init.v Line: 107
Info (10041): Inferred latch for "Y[0]" at Init.v(107) File: C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Init.v Line: 107
Info (10041): Inferred latch for "Y[1]" at Init.v(107) File: C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Init.v Line: 107
Info (10041): Inferred latch for "Y[2]" at Init.v(107) File: C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Init.v Line: 107
Info (10041): Inferred latch for "Y[3]" at Init.v(107) File: C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Init.v Line: 107
Info (10041): Inferred latch for "Y[4]" at Init.v(107) File: C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Init.v Line: 107
Info (10041): Inferred latch for "Y[5]" at Init.v(107) File: C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Init.v Line: 107
Info (10041): Inferred latch for "Y[6]" at Init.v(107) File: C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Init.v Line: 107
Info (10041): Inferred latch for "Y[7]" at Init.v(107) File: C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Init.v Line: 107
Info (10041): Inferred latch for "X[0]" at Init.v(107) File: C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Init.v Line: 107
Info (10041): Inferred latch for "X[1]" at Init.v(107) File: C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Init.v Line: 107
Info (10041): Inferred latch for "X[2]" at Init.v(107) File: C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Init.v Line: 107
Info (10041): Inferred latch for "X[3]" at Init.v(107) File: C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Init.v Line: 107
Info (10041): Inferred latch for "X[4]" at Init.v(107) File: C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Init.v Line: 107
Info (10041): Inferred latch for "X[5]" at Init.v(107) File: C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Init.v Line: 107
Info (10041): Inferred latch for "X[6]" at Init.v(107) File: C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Init.v Line: 107
Info (10041): Inferred latch for "X[7]" at Init.v(107) File: C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Init.v Line: 107
Info (10041): Inferred latch for "X[8]" at Init.v(107) File: C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Init.v Line: 107
Info (10041): Inferred latch for "col[0]" at Init.v(107) File: C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Init.v Line: 107
Info (10041): Inferred latch for "col[1]" at Init.v(107) File: C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Init.v Line: 107
Info (10041): Inferred latch for "col[2]" at Init.v(107) File: C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Init.v Line: 107
Info (10041): Inferred latch for "col[3]" at Init.v(107) File: C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Init.v Line: 107
Info (10041): Inferred latch for "col[4]" at Init.v(107) File: C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Init.v Line: 107
Info (10041): Inferred latch for "col[5]" at Init.v(107) File: C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Init.v Line: 107
Info (12128): Elaborating entity "Counter" for hierarchy "Init:i|Counter:c" File: C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Init.v Line: 163
Info (12128): Elaborating entity "Control" for hierarchy "Control:c" File: C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Graphing_Calculator.v Line: 120
Warning (10270): Verilog HDL Case Statement warning at Control.v(153): incomplete case statement has no default case item File: C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Control.v Line: 153
Info (10264): Verilog HDL Case Statement information at Control.v(153): all case item expressions in this case statement are onehot File: C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Control.v Line: 153
Warning (10240): Verilog HDL Always Construct warning at Control.v(139): inferring latch(es) for variable "plot", which holds its previous value in one or more paths through the always construct File: C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Control.v Line: 139
Warning (10240): Verilog HDL Always Construct warning at Control.v(139): inferring latch(es) for variable "calculate", which holds its previous value in one or more paths through the always construct File: C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Control.v Line: 139
Warning (10240): Verilog HDL Always Construct warning at Control.v(139): inferring latch(es) for variable "x_val", which holds its previous value in one or more paths through the always construct File: C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Control.v Line: 139
Warning (10240): Verilog HDL Always Construct warning at Control.v(139): inferring latch(es) for variable "x", which holds its previous value in one or more paths through the always construct File: C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Control.v Line: 139
Warning (10240): Verilog HDL Always Construct warning at Control.v(139): inferring latch(es) for variable "FR", which holds its previous value in one or more paths through the always construct File: C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Control.v Line: 139
Info (10041): Inferred latch for "FR[0]" at Control.v(139) File: C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Control.v Line: 139
Info (10041): Inferred latch for "FR[1]" at Control.v(139) File: C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Control.v Line: 139
Info (10041): Inferred latch for "x[0]" at Control.v(139) File: C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Control.v Line: 139
Info (10041): Inferred latch for "x[1]" at Control.v(139) File: C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Control.v Line: 139
Info (10041): Inferred latch for "x[2]" at Control.v(139) File: C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Control.v Line: 139
Info (10041): Inferred latch for "x[3]" at Control.v(139) File: C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Control.v Line: 139
Info (10041): Inferred latch for "x[4]" at Control.v(139) File: C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Control.v Line: 139
Info (10041): Inferred latch for "x[5]" at Control.v(139) File: C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Control.v Line: 139
Info (10041): Inferred latch for "x[6]" at Control.v(139) File: C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Control.v Line: 139
Info (10041): Inferred latch for "x[7]" at Control.v(139) File: C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Control.v Line: 139
Info (10041): Inferred latch for "x[8]" at Control.v(139) File: C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Control.v Line: 139
Info (10041): Inferred latch for "x_val[0]" at Control.v(139) File: C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Control.v Line: 139
Info (10041): Inferred latch for "x_val[1]" at Control.v(139) File: C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Control.v Line: 139
Info (10041): Inferred latch for "x_val[2]" at Control.v(139) File: C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Control.v Line: 139
Info (10041): Inferred latch for "x_val[3]" at Control.v(139) File: C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Control.v Line: 139
Info (10041): Inferred latch for "x_val[4]" at Control.v(139) File: C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Control.v Line: 139
Info (10041): Inferred latch for "x_val[5]" at Control.v(139) File: C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Control.v Line: 139
Info (10041): Inferred latch for "x_val[6]" at Control.v(139) File: C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Control.v Line: 139
Info (10041): Inferred latch for "x_val[7]" at Control.v(139) File: C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Control.v Line: 139
Info (10041): Inferred latch for "calculate[0]" at Control.v(139) File: C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Control.v Line: 139
Info (10041): Inferred latch for "calculate[1]" at Control.v(139) File: C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Control.v Line: 139
Info (10041): Inferred latch for "calculate[2]" at Control.v(139) File: C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Control.v Line: 139
Info (10041): Inferred latch for "plot" at Control.v(139) File: C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Control.v Line: 139
Info (12128): Elaborating entity "RunningCounter" for hierarchy "Control:c|RunningCounter:c" File: C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Control.v Line: 211
Warning (10230): Verilog HDL assignment warning at RunningCounter.v(31): truncated value with size 32 to match size of target (1) File: C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/RunningCounter.v Line: 31
Info (12128): Elaborating entity "FrequencySelector" for hierarchy "Control:c|RunningCounter:c|FrequencySelector:f" File: C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/RunningCounter.v Line: 21
Info (12128): Elaborating entity "RateDivider" for hierarchy "Control:c|RunningCounter:c|RateDivider:r" File: C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/RunningCounter.v Line: 29
Warning (12125): Using design file displaycounter.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: DisplayCounter File: C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/displaycounter.v Line: 6
Info (12128): Elaborating entity "DisplayCounter" for hierarchy "Control:c|RunningCounter:c|DisplayCounter:c" File: C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/RunningCounter.v Line: 39
Info (12128): Elaborating entity "Function_Generator" for hierarchy "Function_Generator:f" File: C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Graphing_Calculator.v Line: 142
Info (12128): Elaborating entity "Vga_Input_Selector" for hierarchy "Vga_Input_Selector:v" File: C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Graphing_Calculator.v Line: 162
Info (12128): Elaborating entity "Input_Display" for hierarchy "Input_Display:display" File: C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Graphing_Calculator.v Line: 178
Info (12128): Elaborating entity "Hex_Display" for hierarchy "Input_Display:display|Hex_Display:h7" File: C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Input_Display.v Line: 36
Info (12128): Elaborating entity "Binary_To_BCD" for hierarchy "Input_Display:display|Binary_To_BCD:b" File: C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Input_Display.v Line: 160
Warning (10230): Verilog HDL assignment warning at Binary_To_BCD.v(81): truncated value with size 32 to match size of target (8) File: C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Binary_To_BCD.v Line: 81
Warning (10230): Verilog HDL assignment warning at Binary_To_BCD.v(93): truncated value with size 32 to match size of target (4) File: C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Binary_To_BCD.v Line: 93
Warning (10230): Verilog HDL assignment warning at Binary_To_BCD.v(109): truncated value with size 32 to match size of target (3) File: C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Binary_To_BCD.v Line: 109
Info (278001): Inferred 6 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Function_Generator:f|Mult1" File: C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Function_Generator.v Line: 86
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Function_Generator:f|Mult2" File: C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Function_Generator.v Line: 86
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Function_Generator:f|Mult0" File: C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Function_Generator.v Line: 85
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Function_Generator:f|Mult3" File: C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Function_Generator.v Line: 87
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Function_Generator:f|Mult4" File: C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Function_Generator.v Line: 87
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Function_Generator:f|Mult5" File: C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Function_Generator.v Line: 87
Info (12130): Elaborated megafunction instantiation "Function_Generator:f|lpm_mult:Mult1" File: C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Function_Generator.v Line: 86
Info (12133): Instantiated megafunction "Function_Generator:f|lpm_mult:Mult1" with the following parameter: File: C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Function_Generator.v Line: 86
    Info (12134): Parameter "LPM_WIDTHA" = "9"
    Info (12134): Parameter "LPM_WIDTHB" = "9"
    Info (12134): Parameter "LPM_WIDTHP" = "18"
    Info (12134): Parameter "LPM_WIDTHR" = "18"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_b3t.tdf
    Info (12023): Found entity 1: mult_b3t File: C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/db/mult_b3t.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "Function_Generator:f|lpm_mult:Mult2" File: C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Function_Generator.v Line: 86
Info (12133): Instantiated megafunction "Function_Generator:f|lpm_mult:Mult2" with the following parameter: File: C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Function_Generator.v Line: 86
    Info (12134): Parameter "LPM_WIDTHA" = "18"
    Info (12134): Parameter "LPM_WIDTHB" = "9"
    Info (12134): Parameter "LPM_WIDTHP" = "27"
    Info (12134): Parameter "LPM_WIDTHR" = "27"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_s4t.tdf
    Info (12023): Found entity 1: mult_s4t File: C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/db/mult_s4t.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "Function_Generator:f|lpm_mult:Mult5" File: C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Function_Generator.v Line: 87
Info (12133): Instantiated megafunction "Function_Generator:f|lpm_mult:Mult5" with the following parameter: File: C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Function_Generator.v Line: 87
    Info (12134): Parameter "LPM_WIDTHA" = "27"
    Info (12134): Parameter "LPM_WIDTHB" = "9"
    Info (12134): Parameter "LPM_WIDTHP" = "36"
    Info (12134): Parameter "LPM_WIDTHR" = "36"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_r4t.tdf
    Info (12023): Found entity 1: mult_r4t File: C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/db/mult_r4t.tdf Line: 30
Warning (12241): 5 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13014): Ignored 49 buffer(s)
    Info (13019): Ignored 49 SOFT buffer(s)
Info (13025): Duplicate LATCH primitives merged into single LATCH primitive
    Info (13026): Duplicate LATCH primitive "Control:c|x[4]" merged with LATCH primitive "Control:c|x_val[4]" File: C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Control.v Line: 139
    Info (13026): Duplicate LATCH primitive "Control:c|x[3]" merged with LATCH primitive "Control:c|x_val[3]" File: C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Control.v Line: 139
    Info (13026): Duplicate LATCH primitive "Control:c|x[2]" merged with LATCH primitive "Control:c|x_val[2]" File: C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Control.v Line: 139
    Info (13026): Duplicate LATCH primitive "Control:c|x[1]" merged with LATCH primitive "Control:c|x_val[1]" File: C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Control.v Line: 139
    Info (13026): Duplicate LATCH primitive "Control:c|x[0]" merged with LATCH primitive "Control:c|x_val[0]" File: C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Control.v Line: 139
    Info (13026): Duplicate LATCH primitive "Init:i|col[5]" merged with LATCH primitive "Init:i|col[4]" File: C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Init.v Line: 107
    Info (13026): Duplicate LATCH primitive "Init:i|col[3]" merged with LATCH primitive "Init:i|col[4]" File: C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Init.v Line: 107
    Info (13026): Duplicate LATCH primitive "Init:i|col[2]" merged with LATCH primitive "Init:i|col[4]" File: C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Init.v Line: 107
    Info (13026): Duplicate LATCH primitive "Init:i|col[1]" merged with LATCH primitive "Init:i|col[4]" File: C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Init.v Line: 107
    Info (13026): Duplicate LATCH primitive "Init:i|col[0]" merged with LATCH primitive "Init:i|col[4]" File: C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Init.v Line: 107
Warning (13012): Latch Init:i|X[7] has unsafe behavior File: C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Init.v Line: 107
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Init:i|current_state.S_DRAW_Y_AXIS File: C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Init.v Line: 61
Warning (13012): Latch Init:i|X[6] has unsafe behavior File: C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Init.v Line: 107
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Init:i|current_state.S_DRAW_Y_AXIS File: C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Init.v Line: 61
Warning (13012): Latch Init:i|X[8] has unsafe behavior File: C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Init.v Line: 107
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Init:i|current_state.S_DRAW_Y_AXIS File: C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Init.v Line: 61
Warning (13012): Latch Init:i|Y[4] has unsafe behavior File: C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Init.v Line: 107
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Init:i|current_state.S_DRAW_X_AXIS File: C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Init.v Line: 61
Warning (13012): Latch Init:i|Y[5] has unsafe behavior File: C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Init.v Line: 107
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Init:i|current_state.S_DRAW_X_AXIS File: C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Init.v Line: 61
Warning (13012): Latch Init:i|Y[6] has unsafe behavior File: C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Init.v Line: 107
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Init:i|current_state.S_DRAW_X_AXIS File: C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Init.v Line: 61
Warning (13012): Latch Init:i|Y[7] has unsafe behavior File: C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Init.v Line: 107
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Init:i|current_state.S_DRAW_X_AXIS File: C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Init.v Line: 61
Warning (13012): Latch Init:i|Y[3] has unsafe behavior File: C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Init.v Line: 107
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Init:i|current_state.S_DRAW_X_TICKS File: C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Init.v Line: 61
Warning (13012): Latch Init:i|Y[2] has unsafe behavior File: C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Init.v Line: 107
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Init:i|current_state.S_DRAW_X_TICKS File: C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Init.v Line: 61
Warning (13012): Latch Init:i|Y[1] has unsafe behavior File: C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Init.v Line: 107
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Init:i|current_state.S_DRAW_X_TICKS File: C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Init.v Line: 61
Warning (13012): Latch Init:i|Y[0] has unsafe behavior File: C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Init.v Line: 107
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Init:i|current_state.S_DRAW_X_TICKS File: C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Init.v Line: 61
Warning (13012): Latch Init:i|col[4] has unsafe behavior File: C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Init.v Line: 107
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Init:i|current_state.S_DRAW_Y_AXIS File: C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Init.v Line: 61
Warning (13012): Latch Init:i|X[0] has unsafe behavior File: C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Init.v Line: 107
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Init:i|current_state.S_DRAW_Y_AXIS File: C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Init.v Line: 61
Warning (13012): Latch Init:i|X[1] has unsafe behavior File: C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Init.v Line: 107
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Init:i|current_state.S_DRAW_Y_AXIS File: C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Init.v Line: 61
Warning (13012): Latch Init:i|X[2] has unsafe behavior File: C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Init.v Line: 107
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Init:i|current_state.S_DRAW_Y_AXIS File: C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Init.v Line: 61
Warning (13012): Latch Init:i|X[3] has unsafe behavior File: C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Init.v Line: 107
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Init:i|current_state.S_DRAW_Y_AXIS File: C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Init.v Line: 61
Warning (13012): Latch Init:i|X[4] has unsafe behavior File: C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Init.v Line: 107
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Init:i|current_state.S_DRAW_Y_AXIS File: C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Init.v Line: 61
Warning (13012): Latch Init:i|X[5] has unsafe behavior File: C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Init.v Line: 107
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Init:i|current_state.S_DRAW_Y_AXIS File: C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Init.v Line: 61
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDR[5]" is stuck at GND File: C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Graphing_Calculator.v Line: 8
    Warning (13410): Pin "LEDR[6]" is stuck at GND File: C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Graphing_Calculator.v Line: 8
    Warning (13410): Pin "LEDR[7]" is stuck at GND File: C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Graphing_Calculator.v Line: 8
    Warning (13410): Pin "LEDR[8]" is stuck at GND File: C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Graphing_Calculator.v Line: 8
    Warning (13410): Pin "LEDR[9]" is stuck at GND File: C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Graphing_Calculator.v Line: 8
    Warning (13410): Pin "LEDR[10]" is stuck at GND File: C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Graphing_Calculator.v Line: 8
    Warning (13410): Pin "LEDR[11]" is stuck at GND File: C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Graphing_Calculator.v Line: 8
    Warning (13410): Pin "LEDR[12]" is stuck at GND File: C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Graphing_Calculator.v Line: 8
    Warning (13410): Pin "LEDR[13]" is stuck at GND File: C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Graphing_Calculator.v Line: 8
    Warning (13410): Pin "LEDR[14]" is stuck at GND File: C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Graphing_Calculator.v Line: 8
    Warning (13410): Pin "LEDR[15]" is stuck at GND File: C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Graphing_Calculator.v Line: 8
    Warning (13410): Pin "LEDR[16]" is stuck at GND File: C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Graphing_Calculator.v Line: 8
    Warning (13410): Pin "LEDR[17]" is stuck at GND File: C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Graphing_Calculator.v Line: 8
    Warning (13410): Pin "LEDG[4]" is stuck at GND File: C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Graphing_Calculator.v Line: 9
    Warning (13410): Pin "LEDG[5]" is stuck at GND File: C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Graphing_Calculator.v Line: 9
    Warning (13410): Pin "LEDG[6]" is stuck at GND File: C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Graphing_Calculator.v Line: 9
    Warning (13410): Pin "LEDG[7]" is stuck at GND File: C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Graphing_Calculator.v Line: 9
    Warning (13410): Pin "HEX3[0]" is stuck at VCC File: C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Graphing_Calculator.v Line: 14
    Warning (13410): Pin "HEX3[1]" is stuck at VCC File: C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Graphing_Calculator.v Line: 14
    Warning (13410): Pin "HEX3[2]" is stuck at VCC File: C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Graphing_Calculator.v Line: 14
    Warning (13410): Pin "HEX3[3]" is stuck at VCC File: C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Graphing_Calculator.v Line: 14
    Warning (13410): Pin "HEX3[4]" is stuck at VCC File: C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Graphing_Calculator.v Line: 14
    Warning (13410): Pin "HEX3[5]" is stuck at VCC File: C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Graphing_Calculator.v Line: 14
    Warning (13410): Pin "HEX5[0]" is stuck at VCC File: C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Graphing_Calculator.v Line: 16
    Warning (13410): Pin "HEX5[1]" is stuck at VCC File: C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Graphing_Calculator.v Line: 16
    Warning (13410): Pin "HEX5[2]" is stuck at VCC File: C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Graphing_Calculator.v Line: 16
    Warning (13410): Pin "HEX5[3]" is stuck at GND File: C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Graphing_Calculator.v Line: 16
    Warning (13410): Pin "HEX5[4]" is stuck at GND File: C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Graphing_Calculator.v Line: 16
    Warning (13410): Pin "HEX5[5]" is stuck at GND File: C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Graphing_Calculator.v Line: 16
    Warning (13410): Pin "HEX5[6]" is stuck at VCC File: C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Graphing_Calculator.v Line: 16
    Warning (13410): Pin "HEX7[0]" is stuck at VCC File: C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Graphing_Calculator.v Line: 18
    Warning (13410): Pin "HEX7[1]" is stuck at GND File: C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Graphing_Calculator.v Line: 18
    Warning (13410): Pin "HEX7[2]" is stuck at GND File: C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Graphing_Calculator.v Line: 18
    Warning (13410): Pin "HEX7[3]" is stuck at GND File: C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Graphing_Calculator.v Line: 18
    Warning (13410): Pin "HEX7[4]" is stuck at GND File: C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Graphing_Calculator.v Line: 18
    Warning (13410): Pin "HEX7[5]" is stuck at VCC File: C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Graphing_Calculator.v Line: 18
    Warning (13410): Pin "HEX7[6]" is stuck at GND File: C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Graphing_Calculator.v Line: 18
    Warning (13410): Pin "VGA_SYNC_N" is stuck at VCC File: C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Graphing_Calculator.v Line: 25
Info (286030): Timing-Driven Synthesis is running
Info (17049): 13 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/output_files/Graphing_Calculator.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 1310 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 23 input pins
    Info (21059): Implemented 117 output pins
    Info (21061): Implemented 1099 logic cells
    Info (21064): Implemented 60 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 10 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 94 warnings
    Info: Peak virtual memory: 4801 megabytes
    Info: Processing ended: Thu Apr 18 15:42:01 2019
    Info: Elapsed time: 00:00:23
    Info: Total CPU time (on all processors): 00:00:42


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/output_files/Graphing_Calculator.map.smsg.


