{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1621216853669 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1621216853669 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 16 23:00:53 2021 " "Processing started: Sun May 16 23:00:53 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1621216853669 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621216853669 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ev21g1 -c ev21g1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off ev21g1 -c ev21g1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621216853669 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1621216854110 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1621216854110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenches/shifter_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file testbenches/shifter_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 shifter_tb " "Found entity 1: shifter_tb" {  } { { "testbenches/shifter_tb.v" "" { Text "C:/GitHub/ev21g1/testbenches/shifter_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621216866254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621216866254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/shifter.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/shifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 shifter " "Found entity 1: shifter" {  } { { "modules/shifter.v" "" { Text "C:/GitHub/ev21g1/modules/shifter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621216866259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621216866259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "modules/alu.v" "" { Text "C:/GitHub/ev21g1/modules/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621216866259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621216866259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ev21g1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ev21g1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ev21g1 " "Found entity 1: ev21g1" {  } { { "ev21g1.bdf" "" { Schematic "C:/GitHub/ev21g1/ev21g1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621216866259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621216866259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenches/alu_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file testbenches/alu_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_tb " "Found entity 1: alu_tb" {  } { { "testbenches/alu_tb.v" "" { Text "C:/GitHub/ev21g1/testbenches/alu_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621216866268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621216866268 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "alu " "Elaborating entity \"alu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1621216866299 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out alu.v(33) " "Verilog HDL Always Construct warning at alu.v(33): inferring latch(es) for variable \"out\", which holds its previous value in one or more paths through the always construct" {  } { { "modules/alu.v" "" { Text "C:/GitHub/ev21g1/modules/alu.v" 33 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1621216866299 "|alu"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "cout alu.v(25) " "Output port \"cout\" at alu.v(25) has no driver" {  } { { "modules/alu.v" "" { Text "C:/GitHub/ev21g1/modules/alu.v" 25 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1621216866299 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[0\] alu.v(33) " "Inferred latch for \"out\[0\]\" at alu.v(33)" {  } { { "modules/alu.v" "" { Text "C:/GitHub/ev21g1/modules/alu.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621216866299 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[1\] alu.v(33) " "Inferred latch for \"out\[1\]\" at alu.v(33)" {  } { { "modules/alu.v" "" { Text "C:/GitHub/ev21g1/modules/alu.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621216866299 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[2\] alu.v(33) " "Inferred latch for \"out\[2\]\" at alu.v(33)" {  } { { "modules/alu.v" "" { Text "C:/GitHub/ev21g1/modules/alu.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621216866299 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[3\] alu.v(33) " "Inferred latch for \"out\[3\]\" at alu.v(33)" {  } { { "modules/alu.v" "" { Text "C:/GitHub/ev21g1/modules/alu.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621216866299 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[4\] alu.v(33) " "Inferred latch for \"out\[4\]\" at alu.v(33)" {  } { { "modules/alu.v" "" { Text "C:/GitHub/ev21g1/modules/alu.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621216866299 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[5\] alu.v(33) " "Inferred latch for \"out\[5\]\" at alu.v(33)" {  } { { "modules/alu.v" "" { Text "C:/GitHub/ev21g1/modules/alu.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621216866299 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[6\] alu.v(33) " "Inferred latch for \"out\[6\]\" at alu.v(33)" {  } { { "modules/alu.v" "" { Text "C:/GitHub/ev21g1/modules/alu.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621216866299 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[7\] alu.v(33) " "Inferred latch for \"out\[7\]\" at alu.v(33)" {  } { { "modules/alu.v" "" { Text "C:/GitHub/ev21g1/modules/alu.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621216866299 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[8\] alu.v(33) " "Inferred latch for \"out\[8\]\" at alu.v(33)" {  } { { "modules/alu.v" "" { Text "C:/GitHub/ev21g1/modules/alu.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621216866299 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[9\] alu.v(33) " "Inferred latch for \"out\[9\]\" at alu.v(33)" {  } { { "modules/alu.v" "" { Text "C:/GitHub/ev21g1/modules/alu.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621216866299 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[10\] alu.v(33) " "Inferred latch for \"out\[10\]\" at alu.v(33)" {  } { { "modules/alu.v" "" { Text "C:/GitHub/ev21g1/modules/alu.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621216866299 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[11\] alu.v(33) " "Inferred latch for \"out\[11\]\" at alu.v(33)" {  } { { "modules/alu.v" "" { Text "C:/GitHub/ev21g1/modules/alu.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621216866299 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[12\] alu.v(33) " "Inferred latch for \"out\[12\]\" at alu.v(33)" {  } { { "modules/alu.v" "" { Text "C:/GitHub/ev21g1/modules/alu.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621216866299 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[13\] alu.v(33) " "Inferred latch for \"out\[13\]\" at alu.v(33)" {  } { { "modules/alu.v" "" { Text "C:/GitHub/ev21g1/modules/alu.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621216866299 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[14\] alu.v(33) " "Inferred latch for \"out\[14\]\" at alu.v(33)" {  } { { "modules/alu.v" "" { Text "C:/GitHub/ev21g1/modules/alu.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621216866299 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[15\] alu.v(33) " "Inferred latch for \"out\[15\]\" at alu.v(33)" {  } { { "modules/alu.v" "" { Text "C:/GitHub/ev21g1/modules/alu.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621216866299 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[16\] alu.v(33) " "Inferred latch for \"out\[16\]\" at alu.v(33)" {  } { { "modules/alu.v" "" { Text "C:/GitHub/ev21g1/modules/alu.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621216866299 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[17\] alu.v(33) " "Inferred latch for \"out\[17\]\" at alu.v(33)" {  } { { "modules/alu.v" "" { Text "C:/GitHub/ev21g1/modules/alu.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621216866299 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[18\] alu.v(33) " "Inferred latch for \"out\[18\]\" at alu.v(33)" {  } { { "modules/alu.v" "" { Text "C:/GitHub/ev21g1/modules/alu.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621216866299 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[19\] alu.v(33) " "Inferred latch for \"out\[19\]\" at alu.v(33)" {  } { { "modules/alu.v" "" { Text "C:/GitHub/ev21g1/modules/alu.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621216866299 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[20\] alu.v(33) " "Inferred latch for \"out\[20\]\" at alu.v(33)" {  } { { "modules/alu.v" "" { Text "C:/GitHub/ev21g1/modules/alu.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621216866299 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[21\] alu.v(33) " "Inferred latch for \"out\[21\]\" at alu.v(33)" {  } { { "modules/alu.v" "" { Text "C:/GitHub/ev21g1/modules/alu.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621216866299 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[22\] alu.v(33) " "Inferred latch for \"out\[22\]\" at alu.v(33)" {  } { { "modules/alu.v" "" { Text "C:/GitHub/ev21g1/modules/alu.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621216866299 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[23\] alu.v(33) " "Inferred latch for \"out\[23\]\" at alu.v(33)" {  } { { "modules/alu.v" "" { Text "C:/GitHub/ev21g1/modules/alu.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621216866299 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[24\] alu.v(33) " "Inferred latch for \"out\[24\]\" at alu.v(33)" {  } { { "modules/alu.v" "" { Text "C:/GitHub/ev21g1/modules/alu.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621216866299 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[25\] alu.v(33) " "Inferred latch for \"out\[25\]\" at alu.v(33)" {  } { { "modules/alu.v" "" { Text "C:/GitHub/ev21g1/modules/alu.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621216866299 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[26\] alu.v(33) " "Inferred latch for \"out\[26\]\" at alu.v(33)" {  } { { "modules/alu.v" "" { Text "C:/GitHub/ev21g1/modules/alu.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621216866299 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[27\] alu.v(33) " "Inferred latch for \"out\[27\]\" at alu.v(33)" {  } { { "modules/alu.v" "" { Text "C:/GitHub/ev21g1/modules/alu.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621216866299 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[28\] alu.v(33) " "Inferred latch for \"out\[28\]\" at alu.v(33)" {  } { { "modules/alu.v" "" { Text "C:/GitHub/ev21g1/modules/alu.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621216866299 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[29\] alu.v(33) " "Inferred latch for \"out\[29\]\" at alu.v(33)" {  } { { "modules/alu.v" "" { Text "C:/GitHub/ev21g1/modules/alu.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621216866299 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[30\] alu.v(33) " "Inferred latch for \"out\[30\]\" at alu.v(33)" {  } { { "modules/alu.v" "" { Text "C:/GitHub/ev21g1/modules/alu.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621216866299 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[31\] alu.v(33) " "Inferred latch for \"out\[31\]\" at alu.v(33)" {  } { { "modules/alu.v" "" { Text "C:/GitHub/ev21g1/modules/alu.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621216866299 "|alu"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "out\[0\]\$latch " "Latch out\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA aluc\[3\] " "Ports D and ENA on the latch are fed by the same signal aluc\[3\]" {  } { { "modules/alu.v" "" { Text "C:/GitHub/ev21g1/modules/alu.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1621216866729 ""}  } { { "modules/alu.v" "" { Text "C:/GitHub/ev21g1/modules/alu.v" 33 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1621216866729 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "out\[1\]\$latch " "Latch out\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA aluc\[1\] " "Ports D and ENA on the latch are fed by the same signal aluc\[1\]" {  } { { "modules/alu.v" "" { Text "C:/GitHub/ev21g1/modules/alu.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1621216866729 ""}  } { { "modules/alu.v" "" { Text "C:/GitHub/ev21g1/modules/alu.v" 33 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1621216866729 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "out\[2\]\$latch " "Latch out\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA aluc\[1\] " "Ports D and ENA on the latch are fed by the same signal aluc\[1\]" {  } { { "modules/alu.v" "" { Text "C:/GitHub/ev21g1/modules/alu.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1621216866729 ""}  } { { "modules/alu.v" "" { Text "C:/GitHub/ev21g1/modules/alu.v" 33 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1621216866729 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "out\[3\]\$latch " "Latch out\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA aluc\[1\] " "Ports D and ENA on the latch are fed by the same signal aluc\[1\]" {  } { { "modules/alu.v" "" { Text "C:/GitHub/ev21g1/modules/alu.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1621216866729 ""}  } { { "modules/alu.v" "" { Text "C:/GitHub/ev21g1/modules/alu.v" 33 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1621216866729 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "out\[4\]\$latch " "Latch out\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA aluc\[1\] " "Ports D and ENA on the latch are fed by the same signal aluc\[1\]" {  } { { "modules/alu.v" "" { Text "C:/GitHub/ev21g1/modules/alu.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1621216866729 ""}  } { { "modules/alu.v" "" { Text "C:/GitHub/ev21g1/modules/alu.v" 33 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1621216866729 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "out\[5\]\$latch " "Latch out\[5\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA aluc\[1\] " "Ports D and ENA on the latch are fed by the same signal aluc\[1\]" {  } { { "modules/alu.v" "" { Text "C:/GitHub/ev21g1/modules/alu.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1621216866729 ""}  } { { "modules/alu.v" "" { Text "C:/GitHub/ev21g1/modules/alu.v" 33 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1621216866729 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "out\[6\]\$latch " "Latch out\[6\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA aluc\[1\] " "Ports D and ENA on the latch are fed by the same signal aluc\[1\]" {  } { { "modules/alu.v" "" { Text "C:/GitHub/ev21g1/modules/alu.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1621216866729 ""}  } { { "modules/alu.v" "" { Text "C:/GitHub/ev21g1/modules/alu.v" 33 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1621216866729 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "out\[7\]\$latch " "Latch out\[7\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA aluc\[1\] " "Ports D and ENA on the latch are fed by the same signal aluc\[1\]" {  } { { "modules/alu.v" "" { Text "C:/GitHub/ev21g1/modules/alu.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1621216866729 ""}  } { { "modules/alu.v" "" { Text "C:/GitHub/ev21g1/modules/alu.v" 33 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1621216866729 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "out\[8\]\$latch " "Latch out\[8\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA aluc\[1\] " "Ports D and ENA on the latch are fed by the same signal aluc\[1\]" {  } { { "modules/alu.v" "" { Text "C:/GitHub/ev21g1/modules/alu.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1621216866729 ""}  } { { "modules/alu.v" "" { Text "C:/GitHub/ev21g1/modules/alu.v" 33 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1621216866729 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "out\[9\]\$latch " "Latch out\[9\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA aluc\[1\] " "Ports D and ENA on the latch are fed by the same signal aluc\[1\]" {  } { { "modules/alu.v" "" { Text "C:/GitHub/ev21g1/modules/alu.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1621216866729 ""}  } { { "modules/alu.v" "" { Text "C:/GitHub/ev21g1/modules/alu.v" 33 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1621216866729 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "out\[10\]\$latch " "Latch out\[10\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA aluc\[1\] " "Ports D and ENA on the latch are fed by the same signal aluc\[1\]" {  } { { "modules/alu.v" "" { Text "C:/GitHub/ev21g1/modules/alu.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1621216866729 ""}  } { { "modules/alu.v" "" { Text "C:/GitHub/ev21g1/modules/alu.v" 33 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1621216866729 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "out\[11\]\$latch " "Latch out\[11\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA aluc\[1\] " "Ports D and ENA on the latch are fed by the same signal aluc\[1\]" {  } { { "modules/alu.v" "" { Text "C:/GitHub/ev21g1/modules/alu.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1621216866729 ""}  } { { "modules/alu.v" "" { Text "C:/GitHub/ev21g1/modules/alu.v" 33 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1621216866729 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "out\[12\]\$latch " "Latch out\[12\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA aluc\[1\] " "Ports D and ENA on the latch are fed by the same signal aluc\[1\]" {  } { { "modules/alu.v" "" { Text "C:/GitHub/ev21g1/modules/alu.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1621216866729 ""}  } { { "modules/alu.v" "" { Text "C:/GitHub/ev21g1/modules/alu.v" 33 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1621216866729 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "out\[13\]\$latch " "Latch out\[13\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA aluc\[1\] " "Ports D and ENA on the latch are fed by the same signal aluc\[1\]" {  } { { "modules/alu.v" "" { Text "C:/GitHub/ev21g1/modules/alu.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1621216866729 ""}  } { { "modules/alu.v" "" { Text "C:/GitHub/ev21g1/modules/alu.v" 33 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1621216866729 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "out\[14\]\$latch " "Latch out\[14\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA aluc\[1\] " "Ports D and ENA on the latch are fed by the same signal aluc\[1\]" {  } { { "modules/alu.v" "" { Text "C:/GitHub/ev21g1/modules/alu.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1621216866729 ""}  } { { "modules/alu.v" "" { Text "C:/GitHub/ev21g1/modules/alu.v" 33 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1621216866729 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "out\[15\]\$latch " "Latch out\[15\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA aluc\[1\] " "Ports D and ENA on the latch are fed by the same signal aluc\[1\]" {  } { { "modules/alu.v" "" { Text "C:/GitHub/ev21g1/modules/alu.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1621216866729 ""}  } { { "modules/alu.v" "" { Text "C:/GitHub/ev21g1/modules/alu.v" 33 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1621216866729 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "out\[16\]\$latch " "Latch out\[16\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA aluc\[1\] " "Ports D and ENA on the latch are fed by the same signal aluc\[1\]" {  } { { "modules/alu.v" "" { Text "C:/GitHub/ev21g1/modules/alu.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1621216866729 ""}  } { { "modules/alu.v" "" { Text "C:/GitHub/ev21g1/modules/alu.v" 33 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1621216866729 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "out\[17\]\$latch " "Latch out\[17\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA aluc\[1\] " "Ports D and ENA on the latch are fed by the same signal aluc\[1\]" {  } { { "modules/alu.v" "" { Text "C:/GitHub/ev21g1/modules/alu.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1621216866729 ""}  } { { "modules/alu.v" "" { Text "C:/GitHub/ev21g1/modules/alu.v" 33 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1621216866729 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "out\[18\]\$latch " "Latch out\[18\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA aluc\[1\] " "Ports D and ENA on the latch are fed by the same signal aluc\[1\]" {  } { { "modules/alu.v" "" { Text "C:/GitHub/ev21g1/modules/alu.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1621216866729 ""}  } { { "modules/alu.v" "" { Text "C:/GitHub/ev21g1/modules/alu.v" 33 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1621216866729 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "out\[19\]\$latch " "Latch out\[19\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA aluc\[1\] " "Ports D and ENA on the latch are fed by the same signal aluc\[1\]" {  } { { "modules/alu.v" "" { Text "C:/GitHub/ev21g1/modules/alu.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1621216866729 ""}  } { { "modules/alu.v" "" { Text "C:/GitHub/ev21g1/modules/alu.v" 33 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1621216866729 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "out\[20\]\$latch " "Latch out\[20\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA aluc\[1\] " "Ports D and ENA on the latch are fed by the same signal aluc\[1\]" {  } { { "modules/alu.v" "" { Text "C:/GitHub/ev21g1/modules/alu.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1621216866729 ""}  } { { "modules/alu.v" "" { Text "C:/GitHub/ev21g1/modules/alu.v" 33 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1621216866729 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "out\[21\]\$latch " "Latch out\[21\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA aluc\[1\] " "Ports D and ENA on the latch are fed by the same signal aluc\[1\]" {  } { { "modules/alu.v" "" { Text "C:/GitHub/ev21g1/modules/alu.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1621216866729 ""}  } { { "modules/alu.v" "" { Text "C:/GitHub/ev21g1/modules/alu.v" 33 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1621216866729 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "out\[22\]\$latch " "Latch out\[22\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA aluc\[1\] " "Ports D and ENA on the latch are fed by the same signal aluc\[1\]" {  } { { "modules/alu.v" "" { Text "C:/GitHub/ev21g1/modules/alu.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1621216866729 ""}  } { { "modules/alu.v" "" { Text "C:/GitHub/ev21g1/modules/alu.v" 33 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1621216866729 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "out\[23\]\$latch " "Latch out\[23\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA aluc\[1\] " "Ports D and ENA on the latch are fed by the same signal aluc\[1\]" {  } { { "modules/alu.v" "" { Text "C:/GitHub/ev21g1/modules/alu.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1621216866729 ""}  } { { "modules/alu.v" "" { Text "C:/GitHub/ev21g1/modules/alu.v" 33 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1621216866729 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "out\[24\]\$latch " "Latch out\[24\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA aluc\[1\] " "Ports D and ENA on the latch are fed by the same signal aluc\[1\]" {  } { { "modules/alu.v" "" { Text "C:/GitHub/ev21g1/modules/alu.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1621216866729 ""}  } { { "modules/alu.v" "" { Text "C:/GitHub/ev21g1/modules/alu.v" 33 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1621216866729 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "out\[25\]\$latch " "Latch out\[25\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA aluc\[1\] " "Ports D and ENA on the latch are fed by the same signal aluc\[1\]" {  } { { "modules/alu.v" "" { Text "C:/GitHub/ev21g1/modules/alu.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1621216866729 ""}  } { { "modules/alu.v" "" { Text "C:/GitHub/ev21g1/modules/alu.v" 33 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1621216866729 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "out\[26\]\$latch " "Latch out\[26\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA aluc\[1\] " "Ports D and ENA on the latch are fed by the same signal aluc\[1\]" {  } { { "modules/alu.v" "" { Text "C:/GitHub/ev21g1/modules/alu.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1621216866729 ""}  } { { "modules/alu.v" "" { Text "C:/GitHub/ev21g1/modules/alu.v" 33 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1621216866729 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "out\[27\]\$latch " "Latch out\[27\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA aluc\[1\] " "Ports D and ENA on the latch are fed by the same signal aluc\[1\]" {  } { { "modules/alu.v" "" { Text "C:/GitHub/ev21g1/modules/alu.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1621216866729 ""}  } { { "modules/alu.v" "" { Text "C:/GitHub/ev21g1/modules/alu.v" 33 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1621216866729 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "out\[28\]\$latch " "Latch out\[28\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA aluc\[1\] " "Ports D and ENA on the latch are fed by the same signal aluc\[1\]" {  } { { "modules/alu.v" "" { Text "C:/GitHub/ev21g1/modules/alu.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1621216866729 ""}  } { { "modules/alu.v" "" { Text "C:/GitHub/ev21g1/modules/alu.v" 33 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1621216866729 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "out\[29\]\$latch " "Latch out\[29\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA aluc\[1\] " "Ports D and ENA on the latch are fed by the same signal aluc\[1\]" {  } { { "modules/alu.v" "" { Text "C:/GitHub/ev21g1/modules/alu.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1621216866729 ""}  } { { "modules/alu.v" "" { Text "C:/GitHub/ev21g1/modules/alu.v" 33 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1621216866729 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "out\[30\]\$latch " "Latch out\[30\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA aluc\[1\] " "Ports D and ENA on the latch are fed by the same signal aluc\[1\]" {  } { { "modules/alu.v" "" { Text "C:/GitHub/ev21g1/modules/alu.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1621216866729 ""}  } { { "modules/alu.v" "" { Text "C:/GitHub/ev21g1/modules/alu.v" 33 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1621216866729 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "out\[31\]\$latch " "Latch out\[31\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA aluc\[1\] " "Ports D and ENA on the latch are fed by the same signal aluc\[1\]" {  } { { "modules/alu.v" "" { Text "C:/GitHub/ev21g1/modules/alu.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1621216866729 ""}  } { { "modules/alu.v" "" { Text "C:/GitHub/ev21g1/modules/alu.v" 33 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1621216866729 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "cout GND " "Pin \"cout\" is stuck at GND" {  } { { "modules/alu.v" "" { Text "C:/GitHub/ev21g1/modules/alu.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621216866919 "|alu|cout"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1621216866919 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1621216866999 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1621216869259 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621216869259 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "353 " "Implemented 353 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "69 " "Implemented 69 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1621216869459 ""} { "Info" "ICUT_CUT_TM_OPINS" "36 " "Implemented 36 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1621216869459 ""} { "Info" "ICUT_CUT_TM_LCELLS" "248 " "Implemented 248 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1621216869459 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1621216869459 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 69 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 69 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4728 " "Peak virtual memory: 4728 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1621216869479 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 16 23:01:09 2021 " "Processing ended: Sun May 16 23:01:09 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1621216869479 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1621216869479 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1621216869479 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1621216869479 ""}
