\hypertarget{struct_s_p_i___init_type_def}{}\section{S\+P\+I\+\_\+\+Init\+Type\+Def Struct Reference}
\label{struct_s_p_i___init_type_def}\index{SPI\_InitTypeDef@{SPI\_InitTypeDef}}


S\+PI Init structure definition.  




{\ttfamily \#include $<$stm32f10x\+\_\+spi.\+h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
uint16\+\_\+t \mbox{\hyperlink{struct_s_p_i___init_type_def_a485dbba7798a7ff3d00dfabba19584b8}{S\+P\+I\+\_\+\+Direction}}
\item 
uint16\+\_\+t \mbox{\hyperlink{struct_s_p_i___init_type_def_aeddd33e224d56672843782c105ed82e4}{S\+P\+I\+\_\+\+Mode}}
\item 
uint16\+\_\+t \mbox{\hyperlink{struct_s_p_i___init_type_def_a541e4cbd533e4102ffeffbe8388a38d6}{S\+P\+I\+\_\+\+Data\+Size}}
\item 
uint16\+\_\+t \mbox{\hyperlink{struct_s_p_i___init_type_def_ae8d27aca088402c07e34e5a2ab4902d9}{S\+P\+I\+\_\+\+C\+P\+OL}}
\item 
uint16\+\_\+t \mbox{\hyperlink{struct_s_p_i___init_type_def_a120f808113ce7d69e2ec1ea65abed627}{S\+P\+I\+\_\+\+C\+P\+HA}}
\item 
uint16\+\_\+t \mbox{\hyperlink{struct_s_p_i___init_type_def_a046014c02b6456fd153ea81077e42ab6}{S\+P\+I\+\_\+\+N\+SS}}
\item 
uint16\+\_\+t \mbox{\hyperlink{struct_s_p_i___init_type_def_a35b348a0ba5d3e9a8bc907a7ebe10d13}{S\+P\+I\+\_\+\+Baud\+Rate\+Prescaler}}
\item 
uint16\+\_\+t \mbox{\hyperlink{struct_s_p_i___init_type_def_a5e5761d0b588ff75ad15adb2adf9e7e7}{S\+P\+I\+\_\+\+First\+Bit}}
\item 
uint16\+\_\+t \mbox{\hyperlink{struct_s_p_i___init_type_def_a1f0b3ef1e0062883db3ea3ef5690d0c2}{S\+P\+I\+\_\+\+C\+R\+C\+Polynomial}}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
S\+PI Init structure definition. 



\subsection{Field Documentation}
\mbox{\Hypertarget{struct_s_p_i___init_type_def_a35b348a0ba5d3e9a8bc907a7ebe10d13}\label{struct_s_p_i___init_type_def_a35b348a0ba5d3e9a8bc907a7ebe10d13}} 
\index{SPI\_InitTypeDef@{SPI\_InitTypeDef}!SPI\_BaudRatePrescaler@{SPI\_BaudRatePrescaler}}
\index{SPI\_BaudRatePrescaler@{SPI\_BaudRatePrescaler}!SPI\_InitTypeDef@{SPI\_InitTypeDef}}
\subsubsection{\texorpdfstring{SPI\_BaudRatePrescaler}{SPI\_BaudRatePrescaler}}
{\footnotesize\ttfamily uint16\+\_\+t S\+P\+I\+\_\+\+Baud\+Rate\+Prescaler}

Specifies the Baud Rate prescaler value which will be used to configure the transmit and receive S\+CK clock. This parameter can be a value of \mbox{\hyperlink{group___s_p_i___baud_rate___prescaler}{S\+P\+I\+\_\+\+Baud\+Rate\+\_\+\+Prescaler}}. \begin{DoxyNote}{Note}
The communication clock is derived from the master clock. The slave clock does not need to be set. 
\end{DoxyNote}
\mbox{\Hypertarget{struct_s_p_i___init_type_def_a120f808113ce7d69e2ec1ea65abed627}\label{struct_s_p_i___init_type_def_a120f808113ce7d69e2ec1ea65abed627}} 
\index{SPI\_InitTypeDef@{SPI\_InitTypeDef}!SPI\_CPHA@{SPI\_CPHA}}
\index{SPI\_CPHA@{SPI\_CPHA}!SPI\_InitTypeDef@{SPI\_InitTypeDef}}
\subsubsection{\texorpdfstring{SPI\_CPHA}{SPI\_CPHA}}
{\footnotesize\ttfamily uint16\+\_\+t S\+P\+I\+\_\+\+C\+P\+HA}

Specifies the clock active edge for the bit capture. This parameter can be a value of \mbox{\hyperlink{group___s_p_i___clock___phase}{S\+P\+I\+\_\+\+Clock\+\_\+\+Phase}} \mbox{\Hypertarget{struct_s_p_i___init_type_def_ae8d27aca088402c07e34e5a2ab4902d9}\label{struct_s_p_i___init_type_def_ae8d27aca088402c07e34e5a2ab4902d9}} 
\index{SPI\_InitTypeDef@{SPI\_InitTypeDef}!SPI\_CPOL@{SPI\_CPOL}}
\index{SPI\_CPOL@{SPI\_CPOL}!SPI\_InitTypeDef@{SPI\_InitTypeDef}}
\subsubsection{\texorpdfstring{SPI\_CPOL}{SPI\_CPOL}}
{\footnotesize\ttfamily uint16\+\_\+t S\+P\+I\+\_\+\+C\+P\+OL}

Specifies the serial clock steady state. This parameter can be a value of \mbox{\hyperlink{group___s_p_i___clock___polarity}{S\+P\+I\+\_\+\+Clock\+\_\+\+Polarity}} \mbox{\Hypertarget{struct_s_p_i___init_type_def_a1f0b3ef1e0062883db3ea3ef5690d0c2}\label{struct_s_p_i___init_type_def_a1f0b3ef1e0062883db3ea3ef5690d0c2}} 
\index{SPI\_InitTypeDef@{SPI\_InitTypeDef}!SPI\_CRCPolynomial@{SPI\_CRCPolynomial}}
\index{SPI\_CRCPolynomial@{SPI\_CRCPolynomial}!SPI\_InitTypeDef@{SPI\_InitTypeDef}}
\subsubsection{\texorpdfstring{SPI\_CRCPolynomial}{SPI\_CRCPolynomial}}
{\footnotesize\ttfamily uint16\+\_\+t S\+P\+I\+\_\+\+C\+R\+C\+Polynomial}

Specifies the polynomial used for the C\+RC calculation. \mbox{\Hypertarget{struct_s_p_i___init_type_def_a541e4cbd533e4102ffeffbe8388a38d6}\label{struct_s_p_i___init_type_def_a541e4cbd533e4102ffeffbe8388a38d6}} 
\index{SPI\_InitTypeDef@{SPI\_InitTypeDef}!SPI\_DataSize@{SPI\_DataSize}}
\index{SPI\_DataSize@{SPI\_DataSize}!SPI\_InitTypeDef@{SPI\_InitTypeDef}}
\subsubsection{\texorpdfstring{SPI\_DataSize}{SPI\_DataSize}}
{\footnotesize\ttfamily uint16\+\_\+t S\+P\+I\+\_\+\+Data\+Size}

Specifies the S\+PI data size. This parameter can be a value of \mbox{\hyperlink{group___s_p_i__data__size}{S\+P\+I\+\_\+data\+\_\+size}} \mbox{\Hypertarget{struct_s_p_i___init_type_def_a485dbba7798a7ff3d00dfabba19584b8}\label{struct_s_p_i___init_type_def_a485dbba7798a7ff3d00dfabba19584b8}} 
\index{SPI\_InitTypeDef@{SPI\_InitTypeDef}!SPI\_Direction@{SPI\_Direction}}
\index{SPI\_Direction@{SPI\_Direction}!SPI\_InitTypeDef@{SPI\_InitTypeDef}}
\subsubsection{\texorpdfstring{SPI\_Direction}{SPI\_Direction}}
{\footnotesize\ttfamily uint16\+\_\+t S\+P\+I\+\_\+\+Direction}

Specifies the S\+PI unidirectional or bidirectional data mode. This parameter can be a value of \mbox{\hyperlink{group___s_p_i__data__direction}{S\+P\+I\+\_\+data\+\_\+direction}} \mbox{\Hypertarget{struct_s_p_i___init_type_def_a5e5761d0b588ff75ad15adb2adf9e7e7}\label{struct_s_p_i___init_type_def_a5e5761d0b588ff75ad15adb2adf9e7e7}} 
\index{SPI\_InitTypeDef@{SPI\_InitTypeDef}!SPI\_FirstBit@{SPI\_FirstBit}}
\index{SPI\_FirstBit@{SPI\_FirstBit}!SPI\_InitTypeDef@{SPI\_InitTypeDef}}
\subsubsection{\texorpdfstring{SPI\_FirstBit}{SPI\_FirstBit}}
{\footnotesize\ttfamily uint16\+\_\+t S\+P\+I\+\_\+\+First\+Bit}

Specifies whether data transfers start from M\+SB or L\+SB bit. This parameter can be a value of \mbox{\hyperlink{group___s_p_i___m_s_b___l_s_b__transmission}{S\+P\+I\+\_\+\+M\+S\+B\+\_\+\+L\+S\+B\+\_\+transmission}} \mbox{\Hypertarget{struct_s_p_i___init_type_def_aeddd33e224d56672843782c105ed82e4}\label{struct_s_p_i___init_type_def_aeddd33e224d56672843782c105ed82e4}} 
\index{SPI\_InitTypeDef@{SPI\_InitTypeDef}!SPI\_Mode@{SPI\_Mode}}
\index{SPI\_Mode@{SPI\_Mode}!SPI\_InitTypeDef@{SPI\_InitTypeDef}}
\subsubsection{\texorpdfstring{SPI\_Mode}{SPI\_Mode}}
{\footnotesize\ttfamily uint16\+\_\+t S\+P\+I\+\_\+\+Mode}

Specifies the S\+PI operating mode. This parameter can be a value of \mbox{\hyperlink{group___s_p_i__mode}{S\+P\+I\+\_\+mode}} \mbox{\Hypertarget{struct_s_p_i___init_type_def_a046014c02b6456fd153ea81077e42ab6}\label{struct_s_p_i___init_type_def_a046014c02b6456fd153ea81077e42ab6}} 
\index{SPI\_InitTypeDef@{SPI\_InitTypeDef}!SPI\_NSS@{SPI\_NSS}}
\index{SPI\_NSS@{SPI\_NSS}!SPI\_InitTypeDef@{SPI\_InitTypeDef}}
\subsubsection{\texorpdfstring{SPI\_NSS}{SPI\_NSS}}
{\footnotesize\ttfamily uint16\+\_\+t S\+P\+I\+\_\+\+N\+SS}

Specifies whether the N\+SS signal is managed by hardware (N\+SS pin) or by software using the S\+SI bit. This parameter can be a value of \mbox{\hyperlink{group___s_p_i___slave___select__management}{S\+P\+I\+\_\+\+Slave\+\_\+\+Select\+\_\+management}} 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
Std\+Periph\+\_\+\+Driver/inc/\mbox{\hyperlink{stm32f10x__spi_8h}{stm32f10x\+\_\+spi.\+h}}\end{DoxyCompactItemize}
