|Lab2Demo
H_SYNC <= VGAController:inst.H_SYNC
CLK => VGAController:inst.CLK
CLK => tastatura:inst12.CLK
CLK => CLK_DIVIDER:inst97.in_clk
CLK => kaktus:inst111.clock
CLK => CLK_DIVIDER:inst91.in_clk
CLK => kaktus:inst27.clock
CLK => CLK_DIVIDER:inst75.in_clk
CLK => lesinar:inst17.clock
CLK => CLK_DIVIDER:inst74.in_clk
CLK => lesinar:inst9.clock
CLK => ball:inst10.clock
CLK => CLK_DIVIDER:inst55.in_clk
CLK => RisingEdge:inst45.CLK
CLK => inst40.CLK
CLK => inst41.CLK
CLK => CLK_DIVIDER:inst56.in_clk
V_SYNC <= VGAController:inst.V_SYNC
pin_name1 <= space.DB_MAX_OUTPUT_PORT_TYPE
PS2_CLK => tastatura:inst12.PS2_CLK
PS2_DATA => tastatura:inst12.PS2_DATA
BLUE[0] <= inst4[0].DB_MAX_OUTPUT_PORT_TYPE
BLUE[1] <= inst4[1].DB_MAX_OUTPUT_PORT_TYPE
BLUE[2] <= inst4[2].DB_MAX_OUTPUT_PORT_TYPE
BLUE[3] <= inst4[3].DB_MAX_OUTPUT_PORT_TYPE
GREEN[0] <= inst3[0].DB_MAX_OUTPUT_PORT_TYPE
GREEN[1] <= inst3[1].DB_MAX_OUTPUT_PORT_TYPE
GREEN[2] <= inst3[2].DB_MAX_OUTPUT_PORT_TYPE
GREEN[3] <= inst3[3].DB_MAX_OUTPUT_PORT_TYPE
LED[0] <= tastatura:inst12.LED[0]
LED[1] <= tastatura:inst12.LED[1]
LED[2] <= tastatura:inst12.LED[2]
LED[3] <= tastatura:inst12.LED[3]
LED[4] <= tastatura:inst12.LED[4]
LED[5] <= tastatura:inst12.LED[5]
LED[6] <= tastatura:inst12.LED[6]
LED[7] <= tastatura:inst12.LED[7]
RED[0] <= inst2[0].DB_MAX_OUTPUT_PORT_TYPE
RED[1] <= inst2[1].DB_MAX_OUTPUT_PORT_TYPE
RED[2] <= inst2[2].DB_MAX_OUTPUT_PORT_TYPE
RED[3] <= inst2[3].DB_MAX_OUTPUT_PORT_TYPE
btn0 => ~NO_FANOUT~


|Lab2Demo|VGAController:inst
H_SYNC <= inst10.DB_MAX_OUTPUT_PORT_TYPE
CLK => REGX:inst.clk
CLK => REGX:inst1.clk
X[0] <= REGX:inst.data_out[0]
X[1] <= REGX:inst.data_out[1]
X[2] <= REGX:inst.data_out[2]
X[3] <= REGX:inst.data_out[3]
X[4] <= REGX:inst.data_out[4]
X[5] <= REGX:inst.data_out[5]
X[6] <= REGX:inst.data_out[6]
X[7] <= REGX:inst.data_out[7]
X[8] <= REGX:inst.data_out[8]
X[9] <= REGX:inst.data_out[9]
V_SYNC <= inst15.DB_MAX_OUTPUT_PORT_TYPE
Y[0] <= REGX:inst1.data_out[0]
Y[1] <= REGX:inst1.data_out[1]
Y[2] <= REGX:inst1.data_out[2]
Y[3] <= REGX:inst1.data_out[3]
Y[4] <= REGX:inst1.data_out[4]
Y[5] <= REGX:inst1.data_out[5]
Y[6] <= REGX:inst1.data_out[6]
Y[7] <= REGX:inst1.data_out[7]
Y[8] <= REGX:inst1.data_out[8]
Y[9] <= REGX:inst1.data_out[9]
DISP_EN <= inst16.DB_MAX_OUTPUT_PORT_TYPE


|Lab2Demo|VGAController:inst|CMPX:inst7
A[0] => Equal0.IN10
A[0] => LessThan0.IN11
A[0] => LessThan1.IN11
A[1] => Equal0.IN9
A[1] => LessThan0.IN10
A[1] => LessThan1.IN10
A[2] => Equal0.IN8
A[2] => LessThan0.IN9
A[2] => LessThan1.IN9
A[3] => Equal0.IN7
A[3] => LessThan0.IN8
A[3] => LessThan1.IN8
A[4] => Equal0.IN6
A[4] => LessThan0.IN7
A[4] => LessThan1.IN7
A[5] => Equal0.IN5
A[5] => LessThan0.IN6
A[5] => LessThan1.IN6
A[6] => Equal0.IN4
A[6] => LessThan0.IN5
A[6] => LessThan1.IN5
A[7] => Equal0.IN3
A[7] => LessThan0.IN4
A[7] => LessThan1.IN4
A[8] => Equal0.IN2
A[8] => LessThan0.IN3
A[8] => LessThan1.IN3
A[9] => Equal0.IN1
A[9] => LessThan0.IN2
A[9] => LessThan1.IN2
A[10] => Equal0.IN0
A[10] => LessThan0.IN1
A[10] => LessThan1.IN1
B[0] => Equal0.IN21
B[0] => LessThan0.IN22
B[0] => LessThan1.IN22
B[1] => Equal0.IN20
B[1] => LessThan0.IN21
B[1] => LessThan1.IN21
B[2] => Equal0.IN19
B[2] => LessThan0.IN20
B[2] => LessThan1.IN20
B[3] => Equal0.IN18
B[3] => LessThan0.IN19
B[3] => LessThan1.IN19
B[4] => Equal0.IN17
B[4] => LessThan0.IN18
B[4] => LessThan1.IN18
B[5] => Equal0.IN16
B[5] => LessThan0.IN17
B[5] => LessThan1.IN17
B[6] => Equal0.IN15
B[6] => LessThan0.IN16
B[6] => LessThan1.IN16
B[7] => Equal0.IN14
B[7] => LessThan0.IN15
B[7] => LessThan1.IN15
B[8] => Equal0.IN13
B[8] => LessThan0.IN14
B[8] => LessThan1.IN14
B[9] => Equal0.IN12
B[9] => LessThan0.IN13
B[9] => LessThan1.IN13
B[10] => Equal0.IN11
B[10] => LessThan0.IN12
B[10] => LessThan1.IN12
eq <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
ls <= LessThan1.DB_MAX_OUTPUT_PORT_TYPE
gr <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE


|Lab2Demo|VGAController:inst|REGX:inst
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
clk => data[3].CLK
clk => data[4].CLK
clk => data[5].CLK
clk => data[6].CLK
clk => data[7].CLK
clk => data[8].CLK
clk => data[9].CLK
clk => data[10].CLK
ld => data_next.OUTPUTSELECT
ld => data_next.OUTPUTSELECT
ld => data_next.OUTPUTSELECT
ld => data_next.OUTPUTSELECT
ld => data_next.OUTPUTSELECT
ld => data_next.OUTPUTSELECT
ld => data_next.OUTPUTSELECT
ld => data_next.OUTPUTSELECT
ld => data_next.OUTPUTSELECT
ld => data_next.OUTPUTSELECT
ld => data_next.OUTPUTSELECT
cl => data_next[10].OUTPUTSELECT
cl => data_next[9].OUTPUTSELECT
cl => data_next[8].OUTPUTSELECT
cl => data_next[7].OUTPUTSELECT
cl => data_next[6].OUTPUTSELECT
cl => data_next[5].OUTPUTSELECT
cl => data_next[4].OUTPUTSELECT
cl => data_next[3].OUTPUTSELECT
cl => data_next[2].OUTPUTSELECT
cl => data_next[1].OUTPUTSELECT
cl => data_next[0].OUTPUTSELECT
inc => data_next.OUTPUTSELECT
inc => data_next.OUTPUTSELECT
inc => data_next.OUTPUTSELECT
inc => data_next.OUTPUTSELECT
inc => data_next.OUTPUTSELECT
inc => data_next.OUTPUTSELECT
inc => data_next.OUTPUTSELECT
inc => data_next.OUTPUTSELECT
inc => data_next.OUTPUTSELECT
inc => data_next.OUTPUTSELECT
inc => data_next.OUTPUTSELECT
dec => data_next.OUTPUTSELECT
dec => data_next.OUTPUTSELECT
dec => data_next.OUTPUTSELECT
dec => data_next.OUTPUTSELECT
dec => data_next.OUTPUTSELECT
dec => data_next.OUTPUTSELECT
dec => data_next.OUTPUTSELECT
dec => data_next.OUTPUTSELECT
dec => data_next.OUTPUTSELECT
dec => data_next.OUTPUTSELECT
dec => data_next.OUTPUTSELECT
data_in[0] => data_next.DATAB
data_in[1] => data_next.DATAB
data_in[2] => data_next.DATAB
data_in[3] => data_next.DATAB
data_in[4] => data_next.DATAB
data_in[5] => data_next.DATAB
data_in[6] => data_next.DATAB
data_in[7] => data_next.DATAB
data_in[8] => data_next.DATAB
data_in[9] => data_next.DATAB
data_in[10] => data_next.DATAB
data_out[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data[10].DB_MAX_OUTPUT_PORT_TYPE


|Lab2Demo|VGAController:inst|CMPX:inst2
A[0] => Equal0.IN10
A[0] => LessThan0.IN11
A[0] => LessThan1.IN11
A[1] => Equal0.IN9
A[1] => LessThan0.IN10
A[1] => LessThan1.IN10
A[2] => Equal0.IN8
A[2] => LessThan0.IN9
A[2] => LessThan1.IN9
A[3] => Equal0.IN7
A[3] => LessThan0.IN8
A[3] => LessThan1.IN8
A[4] => Equal0.IN6
A[4] => LessThan0.IN7
A[4] => LessThan1.IN7
A[5] => Equal0.IN5
A[5] => LessThan0.IN6
A[5] => LessThan1.IN6
A[6] => Equal0.IN4
A[6] => LessThan0.IN5
A[6] => LessThan1.IN5
A[7] => Equal0.IN3
A[7] => LessThan0.IN4
A[7] => LessThan1.IN4
A[8] => Equal0.IN2
A[8] => LessThan0.IN3
A[8] => LessThan1.IN3
A[9] => Equal0.IN1
A[9] => LessThan0.IN2
A[9] => LessThan1.IN2
A[10] => Equal0.IN0
A[10] => LessThan0.IN1
A[10] => LessThan1.IN1
B[0] => Equal0.IN21
B[0] => LessThan0.IN22
B[0] => LessThan1.IN22
B[1] => Equal0.IN20
B[1] => LessThan0.IN21
B[1] => LessThan1.IN21
B[2] => Equal0.IN19
B[2] => LessThan0.IN20
B[2] => LessThan1.IN20
B[3] => Equal0.IN18
B[3] => LessThan0.IN19
B[3] => LessThan1.IN19
B[4] => Equal0.IN17
B[4] => LessThan0.IN18
B[4] => LessThan1.IN18
B[5] => Equal0.IN16
B[5] => LessThan0.IN17
B[5] => LessThan1.IN17
B[6] => Equal0.IN15
B[6] => LessThan0.IN16
B[6] => LessThan1.IN16
B[7] => Equal0.IN14
B[7] => LessThan0.IN15
B[7] => LessThan1.IN15
B[8] => Equal0.IN13
B[8] => LessThan0.IN14
B[8] => LessThan1.IN14
B[9] => Equal0.IN12
B[9] => LessThan0.IN13
B[9] => LessThan1.IN13
B[10] => Equal0.IN11
B[10] => LessThan0.IN12
B[10] => LessThan1.IN12
eq <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
ls <= LessThan1.DB_MAX_OUTPUT_PORT_TYPE
gr <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE


|Lab2Demo|VGAController:inst|CONSTX:inst4
data[0] <= <VCC>
data[1] <= <VCC>
data[2] <= <VCC>
data[3] <= <VCC>
data[4] <= <GND>
data[5] <= <GND>
data[6] <= <GND>
data[7] <= <GND>
data[8] <= <GND>
data[9] <= <GND>
data[10] <= <VCC>


|Lab2Demo|VGAController:inst|CONSTX:inst9
data[0] <= <VCC>
data[1] <= <VCC>
data[2] <= <VCC>
data[3] <= <VCC>
data[4] <= <GND>
data[5] <= <GND>
data[6] <= <VCC>
data[7] <= <VCC>
data[8] <= <VCC>
data[9] <= <VCC>
data[10] <= <GND>


|Lab2Demo|VGAController:inst|CMPX:inst6
A[0] => Equal0.IN10
A[0] => LessThan0.IN11
A[0] => LessThan1.IN11
A[1] => Equal0.IN9
A[1] => LessThan0.IN10
A[1] => LessThan1.IN10
A[2] => Equal0.IN8
A[2] => LessThan0.IN9
A[2] => LessThan1.IN9
A[3] => Equal0.IN7
A[3] => LessThan0.IN8
A[3] => LessThan1.IN8
A[4] => Equal0.IN6
A[4] => LessThan0.IN7
A[4] => LessThan1.IN7
A[5] => Equal0.IN5
A[5] => LessThan0.IN6
A[5] => LessThan1.IN6
A[6] => Equal0.IN4
A[6] => LessThan0.IN5
A[6] => LessThan1.IN5
A[7] => Equal0.IN3
A[7] => LessThan0.IN4
A[7] => LessThan1.IN4
A[8] => Equal0.IN2
A[8] => LessThan0.IN3
A[8] => LessThan1.IN3
A[9] => Equal0.IN1
A[9] => LessThan0.IN2
A[9] => LessThan1.IN2
A[10] => Equal0.IN0
A[10] => LessThan0.IN1
A[10] => LessThan1.IN1
B[0] => Equal0.IN21
B[0] => LessThan0.IN22
B[0] => LessThan1.IN22
B[1] => Equal0.IN20
B[1] => LessThan0.IN21
B[1] => LessThan1.IN21
B[2] => Equal0.IN19
B[2] => LessThan0.IN20
B[2] => LessThan1.IN20
B[3] => Equal0.IN18
B[3] => LessThan0.IN19
B[3] => LessThan1.IN19
B[4] => Equal0.IN17
B[4] => LessThan0.IN18
B[4] => LessThan1.IN18
B[5] => Equal0.IN16
B[5] => LessThan0.IN17
B[5] => LessThan1.IN17
B[6] => Equal0.IN15
B[6] => LessThan0.IN16
B[6] => LessThan1.IN16
B[7] => Equal0.IN14
B[7] => LessThan0.IN15
B[7] => LessThan1.IN15
B[8] => Equal0.IN13
B[8] => LessThan0.IN14
B[8] => LessThan1.IN14
B[9] => Equal0.IN12
B[9] => LessThan0.IN13
B[9] => LessThan1.IN13
B[10] => Equal0.IN11
B[10] => LessThan0.IN12
B[10] => LessThan1.IN12
eq <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
ls <= LessThan1.DB_MAX_OUTPUT_PORT_TYPE
gr <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE


|Lab2Demo|VGAController:inst|CONSTX:inst8
data[0] <= <VCC>
data[1] <= <VCC>
data[2] <= <VCC>
data[3] <= <GND>
data[4] <= <VCC>
data[5] <= <GND>
data[6] <= <VCC>
data[7] <= <GND>
data[8] <= <VCC>
data[9] <= <VCC>
data[10] <= <GND>


|Lab2Demo|VGAController:inst|CMPX:inst12
A[0] => Equal0.IN9
A[0] => LessThan0.IN10
A[0] => LessThan1.IN10
A[1] => Equal0.IN8
A[1] => LessThan0.IN9
A[1] => LessThan1.IN9
A[2] => Equal0.IN7
A[2] => LessThan0.IN8
A[2] => LessThan1.IN8
A[3] => Equal0.IN6
A[3] => LessThan0.IN7
A[3] => LessThan1.IN7
A[4] => Equal0.IN5
A[4] => LessThan0.IN6
A[4] => LessThan1.IN6
A[5] => Equal0.IN4
A[5] => LessThan0.IN5
A[5] => LessThan1.IN5
A[6] => Equal0.IN3
A[6] => LessThan0.IN4
A[6] => LessThan1.IN4
A[7] => Equal0.IN2
A[7] => LessThan0.IN3
A[7] => LessThan1.IN3
A[8] => Equal0.IN1
A[8] => LessThan0.IN2
A[8] => LessThan1.IN2
A[9] => Equal0.IN0
A[9] => LessThan0.IN1
A[9] => LessThan1.IN1
B[0] => Equal0.IN19
B[0] => LessThan0.IN20
B[0] => LessThan1.IN20
B[1] => Equal0.IN18
B[1] => LessThan0.IN19
B[1] => LessThan1.IN19
B[2] => Equal0.IN17
B[2] => LessThan0.IN18
B[2] => LessThan1.IN18
B[3] => Equal0.IN16
B[3] => LessThan0.IN17
B[3] => LessThan1.IN17
B[4] => Equal0.IN15
B[4] => LessThan0.IN16
B[4] => LessThan1.IN16
B[5] => Equal0.IN14
B[5] => LessThan0.IN15
B[5] => LessThan1.IN15
B[6] => Equal0.IN13
B[6] => LessThan0.IN14
B[6] => LessThan1.IN14
B[7] => Equal0.IN12
B[7] => LessThan0.IN13
B[7] => LessThan1.IN13
B[8] => Equal0.IN11
B[8] => LessThan0.IN12
B[8] => LessThan1.IN12
B[9] => Equal0.IN10
B[9] => LessThan0.IN11
B[9] => LessThan1.IN11
eq <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
ls <= LessThan1.DB_MAX_OUTPUT_PORT_TYPE
gr <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE


|Lab2Demo|VGAController:inst|REGX:inst1
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
clk => data[3].CLK
clk => data[4].CLK
clk => data[5].CLK
clk => data[6].CLK
clk => data[7].CLK
clk => data[8].CLK
clk => data[9].CLK
ld => data_next.OUTPUTSELECT
ld => data_next.OUTPUTSELECT
ld => data_next.OUTPUTSELECT
ld => data_next.OUTPUTSELECT
ld => data_next.OUTPUTSELECT
ld => data_next.OUTPUTSELECT
ld => data_next.OUTPUTSELECT
ld => data_next.OUTPUTSELECT
ld => data_next.OUTPUTSELECT
ld => data_next.OUTPUTSELECT
cl => data_next[9].OUTPUTSELECT
cl => data_next[8].OUTPUTSELECT
cl => data_next[7].OUTPUTSELECT
cl => data_next[6].OUTPUTSELECT
cl => data_next[5].OUTPUTSELECT
cl => data_next[4].OUTPUTSELECT
cl => data_next[3].OUTPUTSELECT
cl => data_next[2].OUTPUTSELECT
cl => data_next[1].OUTPUTSELECT
cl => data_next[0].OUTPUTSELECT
inc => data_next.OUTPUTSELECT
inc => data_next.OUTPUTSELECT
inc => data_next.OUTPUTSELECT
inc => data_next.OUTPUTSELECT
inc => data_next.OUTPUTSELECT
inc => data_next.OUTPUTSELECT
inc => data_next.OUTPUTSELECT
inc => data_next.OUTPUTSELECT
inc => data_next.OUTPUTSELECT
inc => data_next.OUTPUTSELECT
dec => data_next.OUTPUTSELECT
dec => data_next.OUTPUTSELECT
dec => data_next.OUTPUTSELECT
dec => data_next.OUTPUTSELECT
dec => data_next.OUTPUTSELECT
dec => data_next.OUTPUTSELECT
dec => data_next.OUTPUTSELECT
dec => data_next.OUTPUTSELECT
dec => data_next.OUTPUTSELECT
dec => data_next.OUTPUTSELECT
data_in[0] => data_next.DATAB
data_in[1] => data_next.DATAB
data_in[2] => data_next.DATAB
data_in[3] => data_next.DATAB
data_in[4] => data_next.DATAB
data_in[5] => data_next.DATAB
data_in[6] => data_next.DATAB
data_in[7] => data_next.DATAB
data_in[8] => data_next.DATAB
data_in[9] => data_next.DATAB
data_out[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data[9].DB_MAX_OUTPUT_PORT_TYPE


|Lab2Demo|VGAController:inst|CMPX:inst3
A[0] => Equal0.IN9
A[0] => LessThan0.IN10
A[0] => LessThan1.IN10
A[1] => Equal0.IN8
A[1] => LessThan0.IN9
A[1] => LessThan1.IN9
A[2] => Equal0.IN7
A[2] => LessThan0.IN8
A[2] => LessThan1.IN8
A[3] => Equal0.IN6
A[3] => LessThan0.IN7
A[3] => LessThan1.IN7
A[4] => Equal0.IN5
A[4] => LessThan0.IN6
A[4] => LessThan1.IN6
A[5] => Equal0.IN4
A[5] => LessThan0.IN5
A[5] => LessThan1.IN5
A[6] => Equal0.IN3
A[6] => LessThan0.IN4
A[6] => LessThan1.IN4
A[7] => Equal0.IN2
A[7] => LessThan0.IN3
A[7] => LessThan1.IN3
A[8] => Equal0.IN1
A[8] => LessThan0.IN2
A[8] => LessThan1.IN2
A[9] => Equal0.IN0
A[9] => LessThan0.IN1
A[9] => LessThan1.IN1
B[0] => Equal0.IN19
B[0] => LessThan0.IN20
B[0] => LessThan1.IN20
B[1] => Equal0.IN18
B[1] => LessThan0.IN19
B[1] => LessThan1.IN19
B[2] => Equal0.IN17
B[2] => LessThan0.IN18
B[2] => LessThan1.IN18
B[3] => Equal0.IN16
B[3] => LessThan0.IN17
B[3] => LessThan1.IN17
B[4] => Equal0.IN15
B[4] => LessThan0.IN16
B[4] => LessThan1.IN16
B[5] => Equal0.IN14
B[5] => LessThan0.IN15
B[5] => LessThan1.IN15
B[6] => Equal0.IN13
B[6] => LessThan0.IN14
B[6] => LessThan1.IN14
B[7] => Equal0.IN12
B[7] => LessThan0.IN13
B[7] => LessThan1.IN13
B[8] => Equal0.IN11
B[8] => LessThan0.IN12
B[8] => LessThan1.IN12
B[9] => Equal0.IN10
B[9] => LessThan0.IN11
B[9] => LessThan1.IN11
eq <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
ls <= LessThan1.DB_MAX_OUTPUT_PORT_TYPE
gr <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE


|Lab2Demo|VGAController:inst|CONSTX:inst5
data[0] <= <VCC>
data[1] <= <GND>
data[2] <= <GND>
data[3] <= <VCC>
data[4] <= <VCC>
data[5] <= <GND>
data[6] <= <GND>
data[7] <= <VCC>
data[8] <= <GND>
data[9] <= <VCC>


|Lab2Demo|VGAController:inst|CONSTX:inst14
data[0] <= <GND>
data[1] <= <VCC>
data[2] <= <GND>
data[3] <= <GND>
data[4] <= <GND>
data[5] <= <GND>
data[6] <= <GND>
data[7] <= <VCC>
data[8] <= <GND>
data[9] <= <VCC>


|Lab2Demo|VGAController:inst|CMPX:inst11
A[0] => Equal0.IN9
A[0] => LessThan0.IN10
A[0] => LessThan1.IN10
A[1] => Equal0.IN8
A[1] => LessThan0.IN9
A[1] => LessThan1.IN9
A[2] => Equal0.IN7
A[2] => LessThan0.IN8
A[2] => LessThan1.IN8
A[3] => Equal0.IN6
A[3] => LessThan0.IN7
A[3] => LessThan1.IN7
A[4] => Equal0.IN5
A[4] => LessThan0.IN6
A[4] => LessThan1.IN6
A[5] => Equal0.IN4
A[5] => LessThan0.IN5
A[5] => LessThan1.IN5
A[6] => Equal0.IN3
A[6] => LessThan0.IN4
A[6] => LessThan1.IN4
A[7] => Equal0.IN2
A[7] => LessThan0.IN3
A[7] => LessThan1.IN3
A[8] => Equal0.IN1
A[8] => LessThan0.IN2
A[8] => LessThan1.IN2
A[9] => Equal0.IN0
A[9] => LessThan0.IN1
A[9] => LessThan1.IN1
B[0] => Equal0.IN19
B[0] => LessThan0.IN20
B[0] => LessThan1.IN20
B[1] => Equal0.IN18
B[1] => LessThan0.IN19
B[1] => LessThan1.IN19
B[2] => Equal0.IN17
B[2] => LessThan0.IN18
B[2] => LessThan1.IN18
B[3] => Equal0.IN16
B[3] => LessThan0.IN17
B[3] => LessThan1.IN17
B[4] => Equal0.IN15
B[4] => LessThan0.IN16
B[4] => LessThan1.IN16
B[5] => Equal0.IN14
B[5] => LessThan0.IN15
B[5] => LessThan1.IN15
B[6] => Equal0.IN13
B[6] => LessThan0.IN14
B[6] => LessThan1.IN14
B[7] => Equal0.IN12
B[7] => LessThan0.IN13
B[7] => LessThan1.IN13
B[8] => Equal0.IN11
B[8] => LessThan0.IN12
B[8] => LessThan1.IN12
B[9] => Equal0.IN10
B[9] => LessThan0.IN11
B[9] => LessThan1.IN11
eq <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
ls <= LessThan1.DB_MAX_OUTPUT_PORT_TYPE
gr <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE


|Lab2Demo|VGAController:inst|CONSTX:inst13
data[0] <= <GND>
data[1] <= <GND>
data[2] <= <VCC>
data[3] <= <VCC>
data[4] <= <VCC>
data[5] <= <VCC>
data[6] <= <VCC>
data[7] <= <GND>
data[8] <= <GND>
data[9] <= <VCC>


|Lab2Demo|VGAController:inst|CMPX:inst19
A[0] => Equal0.IN9
A[0] => LessThan0.IN10
A[0] => LessThan1.IN10
A[1] => Equal0.IN8
A[1] => LessThan0.IN9
A[1] => LessThan1.IN9
A[2] => Equal0.IN7
A[2] => LessThan0.IN8
A[2] => LessThan1.IN8
A[3] => Equal0.IN6
A[3] => LessThan0.IN7
A[3] => LessThan1.IN7
A[4] => Equal0.IN5
A[4] => LessThan0.IN6
A[4] => LessThan1.IN6
A[5] => Equal0.IN4
A[5] => LessThan0.IN5
A[5] => LessThan1.IN5
A[6] => Equal0.IN3
A[6] => LessThan0.IN4
A[6] => LessThan1.IN4
A[7] => Equal0.IN2
A[7] => LessThan0.IN3
A[7] => LessThan1.IN3
A[8] => Equal0.IN1
A[8] => LessThan0.IN2
A[8] => LessThan1.IN2
A[9] => Equal0.IN0
A[9] => LessThan0.IN1
A[9] => LessThan1.IN1
B[0] => Equal0.IN19
B[0] => LessThan0.IN20
B[0] => LessThan1.IN20
B[1] => Equal0.IN18
B[1] => LessThan0.IN19
B[1] => LessThan1.IN19
B[2] => Equal0.IN17
B[2] => LessThan0.IN18
B[2] => LessThan1.IN18
B[3] => Equal0.IN16
B[3] => LessThan0.IN17
B[3] => LessThan1.IN17
B[4] => Equal0.IN15
B[4] => LessThan0.IN16
B[4] => LessThan1.IN16
B[5] => Equal0.IN14
B[5] => LessThan0.IN15
B[5] => LessThan1.IN15
B[6] => Equal0.IN13
B[6] => LessThan0.IN14
B[6] => LessThan1.IN14
B[7] => Equal0.IN12
B[7] => LessThan0.IN13
B[7] => LessThan1.IN13
B[8] => Equal0.IN11
B[8] => LessThan0.IN12
B[8] => LessThan1.IN12
B[9] => Equal0.IN10
B[9] => LessThan0.IN11
B[9] => LessThan1.IN11
eq <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
ls <= LessThan1.DB_MAX_OUTPUT_PORT_TYPE
gr <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE


|Lab2Demo|VGAController:inst|CONSTX:inst18
data[0] <= <GND>
data[1] <= <GND>
data[2] <= <GND>
data[3] <= <VCC>
data[4] <= <VCC>
data[5] <= <GND>
data[6] <= <VCC>
data[7] <= <GND>
data[8] <= <GND>
data[9] <= <VCC>


|Lab2Demo|VGAController:inst|CMPX:inst20
A[0] => Equal0.IN10
A[0] => LessThan0.IN11
A[0] => LessThan1.IN11
A[1] => Equal0.IN9
A[1] => LessThan0.IN10
A[1] => LessThan1.IN10
A[2] => Equal0.IN8
A[2] => LessThan0.IN9
A[2] => LessThan1.IN9
A[3] => Equal0.IN7
A[3] => LessThan0.IN8
A[3] => LessThan1.IN8
A[4] => Equal0.IN6
A[4] => LessThan0.IN7
A[4] => LessThan1.IN7
A[5] => Equal0.IN5
A[5] => LessThan0.IN6
A[5] => LessThan1.IN6
A[6] => Equal0.IN4
A[6] => LessThan0.IN5
A[6] => LessThan1.IN5
A[7] => Equal0.IN3
A[7] => LessThan0.IN4
A[7] => LessThan1.IN4
A[8] => Equal0.IN2
A[8] => LessThan0.IN3
A[8] => LessThan1.IN3
A[9] => Equal0.IN1
A[9] => LessThan0.IN2
A[9] => LessThan1.IN2
A[10] => Equal0.IN0
A[10] => LessThan0.IN1
A[10] => LessThan1.IN1
B[0] => Equal0.IN21
B[0] => LessThan0.IN22
B[0] => LessThan1.IN22
B[1] => Equal0.IN20
B[1] => LessThan0.IN21
B[1] => LessThan1.IN21
B[2] => Equal0.IN19
B[2] => LessThan0.IN20
B[2] => LessThan1.IN20
B[3] => Equal0.IN18
B[3] => LessThan0.IN19
B[3] => LessThan1.IN19
B[4] => Equal0.IN17
B[4] => LessThan0.IN18
B[4] => LessThan1.IN18
B[5] => Equal0.IN16
B[5] => LessThan0.IN17
B[5] => LessThan1.IN17
B[6] => Equal0.IN15
B[6] => LessThan0.IN16
B[6] => LessThan1.IN16
B[7] => Equal0.IN14
B[7] => LessThan0.IN15
B[7] => LessThan1.IN15
B[8] => Equal0.IN13
B[8] => LessThan0.IN14
B[8] => LessThan1.IN14
B[9] => Equal0.IN12
B[9] => LessThan0.IN13
B[9] => LessThan1.IN13
B[10] => Equal0.IN11
B[10] => LessThan0.IN12
B[10] => LessThan1.IN12
eq <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
ls <= LessThan1.DB_MAX_OUTPUT_PORT_TYPE
gr <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE


|Lab2Demo|VGAController:inst|CONSTX:inst17
data[0] <= <GND>
data[1] <= <GND>
data[2] <= <GND>
data[3] <= <GND>
data[4] <= <GND>
data[5] <= <VCC>
data[6] <= <GND>
data[7] <= <GND>
data[8] <= <VCC>
data[9] <= <VCC>
data[10] <= <GND>


|Lab2Demo|RisingEdge:inst131
OUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
CLK => inst1.CLK
IN => inst.DATAIN


|Lab2Demo|tastatura:inst12
read_end <= inst39.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst39.CLK
CLK => Debouncer:inst40.CLK
CLK => RisingEdge:inst29.CLK
CLK => inst30.CLK
CLK => inst31.CLK
CLK => inst32.CLK
CLK => inst33.CLK
CLK => inst34.CLK
CLK => inst35.CLK
CLK => inst36.CLK
CLK => inst37.CLK
PS2_CLK => inst.IN0
PS2_DATA => inst3.IN0
PS2_DATA => inst1.DATAIN
PS2_DATA => inst16.DATAIN
levo <= left.DB_MAX_OUTPUT_PORT_TYPE
desno <= right.DB_MAX_OUTPUT_PORT_TYPE
up <= CMPX:inst49.eq
space <= CMPX:inst52.eq
LED[0] <= MP2X:inst55.Y[0]
LED[1] <= MP2X:inst55.Y[1]
LED[2] <= MP2X:inst55.Y[2]
LED[3] <= MP2X:inst55.Y[3]
LED[4] <= MP2X:inst55.Y[4]
LED[5] <= MP2X:inst55.Y[5]
LED[6] <= MP2X:inst55.Y[6]
LED[7] <= MP2X:inst55.Y[7]


|Lab2Demo|tastatura:inst12|RisingEdge:inst29
OUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
CLK => inst1.CLK
IN => inst.DATAIN


|Lab2Demo|tastatura:inst12|Debouncer:inst40
OUT <= inst1.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
CLK => inst1.CLK
CLK => REG1_INC_CL:inst2.clk
CLK => REG1_INC_CL:inst3.clk
CLK => REG1_INC_CL:inst4.clk
IN => inst.DATAIN
IN => inst6.IN0


|Lab2Demo|tastatura:inst12|Debouncer:inst40|REG1_INC_CL:inst2
C <= inst1.DB_MAX_OUTPUT_PORT_TYPE
inc => inst1.IN0
inc => inst2.IN1
inc => inst.IN1
cl => inst2.IN0
clk => inst.CLK
Q <= inst.DB_MAX_OUTPUT_PORT_TYPE


|Lab2Demo|tastatura:inst12|Debouncer:inst40|REG1_INC_CL:inst3
C <= inst1.DB_MAX_OUTPUT_PORT_TYPE
inc => inst1.IN0
inc => inst2.IN1
inc => inst.IN1
cl => inst2.IN0
clk => inst.CLK
Q <= inst.DB_MAX_OUTPUT_PORT_TYPE


|Lab2Demo|tastatura:inst12|Debouncer:inst40|REG1_INC_CL:inst4
C <= inst1.DB_MAX_OUTPUT_PORT_TYPE
inc => inst1.IN0
inc => inst2.IN1
inc => inst.IN1
cl => inst2.IN0
clk => inst.CLK
Q <= inst.DB_MAX_OUTPUT_PORT_TYPE


|Lab2Demo|tastatura:inst12|CMPX:inst51
A[0] => Equal0.IN7
A[0] => LessThan0.IN8
A[0] => LessThan1.IN8
A[1] => Equal0.IN6
A[1] => LessThan0.IN7
A[1] => LessThan1.IN7
A[2] => Equal0.IN5
A[2] => LessThan0.IN6
A[2] => LessThan1.IN6
A[3] => Equal0.IN4
A[3] => LessThan0.IN5
A[3] => LessThan1.IN5
A[4] => Equal0.IN3
A[4] => LessThan0.IN4
A[4] => LessThan1.IN4
A[5] => Equal0.IN2
A[5] => LessThan0.IN3
A[5] => LessThan1.IN3
A[6] => Equal0.IN1
A[6] => LessThan0.IN2
A[6] => LessThan1.IN2
A[7] => Equal0.IN0
A[7] => LessThan0.IN1
A[7] => LessThan1.IN1
B[0] => Equal0.IN15
B[0] => LessThan0.IN16
B[0] => LessThan1.IN16
B[1] => Equal0.IN14
B[1] => LessThan0.IN15
B[1] => LessThan1.IN15
B[2] => Equal0.IN13
B[2] => LessThan0.IN14
B[2] => LessThan1.IN14
B[3] => Equal0.IN12
B[3] => LessThan0.IN13
B[3] => LessThan1.IN13
B[4] => Equal0.IN11
B[4] => LessThan0.IN12
B[4] => LessThan1.IN12
B[5] => Equal0.IN10
B[5] => LessThan0.IN11
B[5] => LessThan1.IN11
B[6] => Equal0.IN9
B[6] => LessThan0.IN10
B[6] => LessThan1.IN10
B[7] => Equal0.IN8
B[7] => LessThan0.IN9
B[7] => LessThan1.IN9
eq <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
ls <= LessThan1.DB_MAX_OUTPUT_PORT_TYPE
gr <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE


|Lab2Demo|tastatura:inst12|CMPX:inst50
A[0] => Equal0.IN7
A[0] => LessThan0.IN8
A[0] => LessThan1.IN8
A[1] => Equal0.IN6
A[1] => LessThan0.IN7
A[1] => LessThan1.IN7
A[2] => Equal0.IN5
A[2] => LessThan0.IN6
A[2] => LessThan1.IN6
A[3] => Equal0.IN4
A[3] => LessThan0.IN5
A[3] => LessThan1.IN5
A[4] => Equal0.IN3
A[4] => LessThan0.IN4
A[4] => LessThan1.IN4
A[5] => Equal0.IN2
A[5] => LessThan0.IN3
A[5] => LessThan1.IN3
A[6] => Equal0.IN1
A[6] => LessThan0.IN2
A[6] => LessThan1.IN2
A[7] => Equal0.IN0
A[7] => LessThan0.IN1
A[7] => LessThan1.IN1
B[0] => Equal0.IN15
B[0] => LessThan0.IN16
B[0] => LessThan1.IN16
B[1] => Equal0.IN14
B[1] => LessThan0.IN15
B[1] => LessThan1.IN15
B[2] => Equal0.IN13
B[2] => LessThan0.IN14
B[2] => LessThan1.IN14
B[3] => Equal0.IN12
B[3] => LessThan0.IN13
B[3] => LessThan1.IN13
B[4] => Equal0.IN11
B[4] => LessThan0.IN12
B[4] => LessThan1.IN12
B[5] => Equal0.IN10
B[5] => LessThan0.IN11
B[5] => LessThan1.IN11
B[6] => Equal0.IN9
B[6] => LessThan0.IN10
B[6] => LessThan1.IN10
B[7] => Equal0.IN8
B[7] => LessThan0.IN9
B[7] => LessThan1.IN9
eq <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
ls <= LessThan1.DB_MAX_OUTPUT_PORT_TYPE
gr <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE


|Lab2Demo|tastatura:inst12|CMPX:inst49
A[0] => Equal0.IN7
A[0] => LessThan0.IN8
A[0] => LessThan1.IN8
A[1] => Equal0.IN6
A[1] => LessThan0.IN7
A[1] => LessThan1.IN7
A[2] => Equal0.IN5
A[2] => LessThan0.IN6
A[2] => LessThan1.IN6
A[3] => Equal0.IN4
A[3] => LessThan0.IN5
A[3] => LessThan1.IN5
A[4] => Equal0.IN3
A[4] => LessThan0.IN4
A[4] => LessThan1.IN4
A[5] => Equal0.IN2
A[5] => LessThan0.IN3
A[5] => LessThan1.IN3
A[6] => Equal0.IN1
A[6] => LessThan0.IN2
A[6] => LessThan1.IN2
A[7] => Equal0.IN0
A[7] => LessThan0.IN1
A[7] => LessThan1.IN1
B[0] => Equal0.IN15
B[0] => LessThan0.IN16
B[0] => LessThan1.IN16
B[1] => Equal0.IN14
B[1] => LessThan0.IN15
B[1] => LessThan1.IN15
B[2] => Equal0.IN13
B[2] => LessThan0.IN14
B[2] => LessThan1.IN14
B[3] => Equal0.IN12
B[3] => LessThan0.IN13
B[3] => LessThan1.IN13
B[4] => Equal0.IN11
B[4] => LessThan0.IN12
B[4] => LessThan1.IN12
B[5] => Equal0.IN10
B[5] => LessThan0.IN11
B[5] => LessThan1.IN11
B[6] => Equal0.IN9
B[6] => LessThan0.IN10
B[6] => LessThan1.IN10
B[7] => Equal0.IN8
B[7] => LessThan0.IN9
B[7] => LessThan1.IN9
eq <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
ls <= LessThan1.DB_MAX_OUTPUT_PORT_TYPE
gr <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE


|Lab2Demo|tastatura:inst12|CMPX:inst52
A[0] => Equal0.IN7
A[0] => LessThan0.IN8
A[0] => LessThan1.IN8
A[1] => Equal0.IN6
A[1] => LessThan0.IN7
A[1] => LessThan1.IN7
A[2] => Equal0.IN5
A[2] => LessThan0.IN6
A[2] => LessThan1.IN6
A[3] => Equal0.IN4
A[3] => LessThan0.IN5
A[3] => LessThan1.IN5
A[4] => Equal0.IN3
A[4] => LessThan0.IN4
A[4] => LessThan1.IN4
A[5] => Equal0.IN2
A[5] => LessThan0.IN3
A[5] => LessThan1.IN3
A[6] => Equal0.IN1
A[6] => LessThan0.IN2
A[6] => LessThan1.IN2
A[7] => Equal0.IN0
A[7] => LessThan0.IN1
A[7] => LessThan1.IN1
B[0] => Equal0.IN15
B[0] => LessThan0.IN16
B[0] => LessThan1.IN16
B[1] => Equal0.IN14
B[1] => LessThan0.IN15
B[1] => LessThan1.IN15
B[2] => Equal0.IN13
B[2] => LessThan0.IN14
B[2] => LessThan1.IN14
B[3] => Equal0.IN12
B[3] => LessThan0.IN13
B[3] => LessThan1.IN13
B[4] => Equal0.IN11
B[4] => LessThan0.IN12
B[4] => LessThan1.IN12
B[5] => Equal0.IN10
B[5] => LessThan0.IN11
B[5] => LessThan1.IN11
B[6] => Equal0.IN9
B[6] => LessThan0.IN10
B[6] => LessThan1.IN10
B[7] => Equal0.IN8
B[7] => LessThan0.IN9
B[7] => LessThan1.IN9
eq <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
ls <= LessThan1.DB_MAX_OUTPUT_PORT_TYPE
gr <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE


|Lab2Demo|tastatura:inst12|MP2X:inst55
X0[0] => Y.DATAB
X0[1] => Y.DATAB
X0[2] => Y.DATAB
X0[3] => Y.DATAB
X0[4] => Y.DATAB
X0[5] => Y.DATAB
X0[6] => Y.DATAB
X0[7] => Y.DATAB
X1[0] => Y.DATAA
X1[1] => Y.DATAA
X1[2] => Y.DATAA
X1[3] => Y.DATAA
X1[4] => Y.DATAA
X1[5] => Y.DATAA
X1[6] => Y.DATAA
X1[7] => Y.DATAA
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
Y[0] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= Y.DB_MAX_OUTPUT_PORT_TYPE


|Lab2Demo|CLK_DIVIDER:inst97
in_clk => out_clk_next.CLK
in_clk => cnt[0].CLK
in_clk => cnt[1].CLK
in_clk => cnt[2].CLK
in_clk => cnt[3].CLK
in_clk => cnt[4].CLK
in_clk => cnt[5].CLK
in_clk => cnt[6].CLK
in_clk => cnt[7].CLK
in_clk => cnt[8].CLK
in_clk => cnt[9].CLK
in_clk => cnt[10].CLK
in_clk => cnt[11].CLK
in_clk => cnt[12].CLK
in_clk => cnt[13].CLK
in_clk => cnt[14].CLK
in_clk => cnt[15].CLK
in_clk => cnt[16].CLK
in_clk => cnt[17].CLK
in_clk => cnt[18].CLK
reset => cnt.OUTPUTSELECT
reset => cnt.OUTPUTSELECT
reset => cnt.OUTPUTSELECT
reset => cnt.OUTPUTSELECT
reset => cnt.OUTPUTSELECT
reset => cnt.OUTPUTSELECT
reset => cnt.OUTPUTSELECT
reset => cnt.OUTPUTSELECT
reset => cnt.OUTPUTSELECT
reset => cnt.OUTPUTSELECT
reset => cnt.OUTPUTSELECT
reset => cnt.OUTPUTSELECT
reset => cnt.OUTPUTSELECT
reset => cnt.OUTPUTSELECT
reset => cnt.OUTPUTSELECT
reset => cnt.OUTPUTSELECT
reset => cnt.OUTPUTSELECT
reset => cnt.OUTPUTSELECT
reset => cnt.OUTPUTSELECT
pause => cnt.OUTPUTSELECT
pause => cnt.OUTPUTSELECT
pause => cnt.OUTPUTSELECT
pause => cnt.OUTPUTSELECT
pause => cnt.OUTPUTSELECT
pause => cnt.OUTPUTSELECT
pause => cnt.OUTPUTSELECT
pause => cnt.OUTPUTSELECT
pause => cnt.OUTPUTSELECT
pause => cnt.OUTPUTSELECT
pause => cnt.OUTPUTSELECT
pause => cnt.OUTPUTSELECT
pause => cnt.OUTPUTSELECT
pause => cnt.OUTPUTSELECT
pause => cnt.OUTPUTSELECT
pause => cnt.OUTPUTSELECT
pause => cnt.OUTPUTSELECT
pause => cnt.OUTPUTSELECT
pause => cnt.OUTPUTSELECT
out_clk <= out_clk_next.DB_MAX_OUTPUT_PORT_TYPE


|Lab2Demo|MP2X:inst124
X0[0] => Y.DATAB
X0[1] => Y.DATAB
X0[2] => Y.DATAB
X0[3] => Y.DATAB
X1[0] => Y.DATAA
X1[1] => Y.DATAA
X1[2] => Y.DATAA
X1[3] => Y.DATAA
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
Y[0] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Y.DB_MAX_OUTPUT_PORT_TYPE


|Lab2Demo|kaktus:inst111
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
address[8] => altsyncram:altsyncram_component.address_a[8]
address[9] => altsyncram:altsyncram_component.address_a[9]
address[10] => altsyncram:altsyncram_component.address_a[10]
address[11] => altsyncram:altsyncram_component.address_a[11]
clock => altsyncram:altsyncram_component.clock0
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
data[6] => altsyncram:altsyncram_component.data_a[6]
data[7] => altsyncram:altsyncram_component.data_a[7]
data[8] => altsyncram:altsyncram_component.data_a[8]
data[9] => altsyncram:altsyncram_component.data_a[9]
data[10] => altsyncram:altsyncram_component.data_a[10]
data[11] => altsyncram:altsyncram_component.data_a[11]
data[12] => altsyncram:altsyncram_component.data_a[12]
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]
q[8] <= altsyncram:altsyncram_component.q_a[8]
q[9] <= altsyncram:altsyncram_component.q_a[9]
q[10] <= altsyncram:altsyncram_component.q_a[10]
q[11] <= altsyncram:altsyncram_component.q_a[11]
q[12] <= altsyncram:altsyncram_component.q_a[12]


|Lab2Demo|kaktus:inst111|altsyncram:altsyncram_component
wren_a => altsyncram_uar3:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_uar3:auto_generated.data_a[0]
data_a[1] => altsyncram_uar3:auto_generated.data_a[1]
data_a[2] => altsyncram_uar3:auto_generated.data_a[2]
data_a[3] => altsyncram_uar3:auto_generated.data_a[3]
data_a[4] => altsyncram_uar3:auto_generated.data_a[4]
data_a[5] => altsyncram_uar3:auto_generated.data_a[5]
data_a[6] => altsyncram_uar3:auto_generated.data_a[6]
data_a[7] => altsyncram_uar3:auto_generated.data_a[7]
data_a[8] => altsyncram_uar3:auto_generated.data_a[8]
data_a[9] => altsyncram_uar3:auto_generated.data_a[9]
data_a[10] => altsyncram_uar3:auto_generated.data_a[10]
data_a[11] => altsyncram_uar3:auto_generated.data_a[11]
data_a[12] => altsyncram_uar3:auto_generated.data_a[12]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_uar3:auto_generated.address_a[0]
address_a[1] => altsyncram_uar3:auto_generated.address_a[1]
address_a[2] => altsyncram_uar3:auto_generated.address_a[2]
address_a[3] => altsyncram_uar3:auto_generated.address_a[3]
address_a[4] => altsyncram_uar3:auto_generated.address_a[4]
address_a[5] => altsyncram_uar3:auto_generated.address_a[5]
address_a[6] => altsyncram_uar3:auto_generated.address_a[6]
address_a[7] => altsyncram_uar3:auto_generated.address_a[7]
address_a[8] => altsyncram_uar3:auto_generated.address_a[8]
address_a[9] => altsyncram_uar3:auto_generated.address_a[9]
address_a[10] => altsyncram_uar3:auto_generated.address_a[10]
address_a[11] => altsyncram_uar3:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_uar3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_uar3:auto_generated.q_a[0]
q_a[1] <= altsyncram_uar3:auto_generated.q_a[1]
q_a[2] <= altsyncram_uar3:auto_generated.q_a[2]
q_a[3] <= altsyncram_uar3:auto_generated.q_a[3]
q_a[4] <= altsyncram_uar3:auto_generated.q_a[4]
q_a[5] <= altsyncram_uar3:auto_generated.q_a[5]
q_a[6] <= altsyncram_uar3:auto_generated.q_a[6]
q_a[7] <= altsyncram_uar3:auto_generated.q_a[7]
q_a[8] <= altsyncram_uar3:auto_generated.q_a[8]
q_a[9] <= altsyncram_uar3:auto_generated.q_a[9]
q_a[10] <= altsyncram_uar3:auto_generated.q_a[10]
q_a[11] <= altsyncram_uar3:auto_generated.q_a[11]
q_a[12] <= altsyncram_uar3:auto_generated.q_a[12]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|Lab2Demo|kaktus:inst111|altsyncram:altsyncram_component|altsyncram_uar3:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
wren_a => ram_block1a0.IN0
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE


|Lab2Demo|MP2X:inst105
X0[0] => Y.DATAB
X0[1] => Y.DATAB
X0[2] => Y.DATAB
X0[3] => Y.DATAB
X0[4] => Y.DATAB
X0[5] => Y.DATAB
X0[6] => Y.DATAB
X0[7] => Y.DATAB
X0[8] => Y.DATAB
X0[9] => Y.DATAB
X0[10] => Y.DATAB
X0[11] => Y.DATAB
X1[0] => Y.DATAA
X1[1] => Y.DATAA
X1[2] => Y.DATAA
X1[3] => Y.DATAA
X1[4] => Y.DATAA
X1[5] => Y.DATAA
X1[6] => Y.DATAA
X1[7] => Y.DATAA
X1[8] => Y.DATAA
X1[9] => Y.DATAA
X1[10] => Y.DATAA
X1[11] => Y.DATAA
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
Y[0] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[8] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[9] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[10] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[11] <= Y.DB_MAX_OUTPUT_PORT_TYPE


|Lab2Demo|IS_VALID_ZA_PREPREKE:inst86
IS_VALID <= inst7.DB_MAX_OUTPUT_PORT_TYPE
X[0] => CMPX:inst5.A[0]
X[0] => CMPX:inst.A[0]
X[1] => CMPX:inst5.A[1]
X[1] => CMPX:inst.A[1]
X[2] => CMPX:inst5.A[2]
X[2] => CMPX:inst.A[2]
X[3] => CMPX:inst5.A[3]
X[3] => CMPX:inst.A[3]
X[4] => CMPX:inst5.A[4]
X[4] => CMPX:inst.A[4]
X[5] => CMPX:inst5.A[5]
X[5] => CMPX:inst.A[5]
X[6] => CMPX:inst5.A[6]
X[6] => CMPX:inst.A[6]
X[7] => CMPX:inst5.A[7]
X[7] => CMPX:inst.A[7]
X[8] => CMPX:inst5.A[8]
X[8] => CMPX:inst.A[8]
X[9] => CMPX:inst5.A[9]
X[9] => CMPX:inst.A[9]
W[0] => ADD:inst6.A[0]
W[1] => ADD:inst6.A[1]
W[2] => ADD:inst6.A[2]
W[3] => ADD:inst6.A[3]
W[4] => ADD:inst6.A[4]
W[5] => ADD:inst6.A[5]
W[6] => ADD:inst6.A[6]
W[7] => ADD:inst6.A[7]
W[8] => ADD:inst6.A[8]
W[9] => ADD:inst6.A[9]
X_POCETAK[0] => ADD:inst6.B[0]
X_POCETAK[0] => CMPX:inst.B[0]
X_POCETAK[1] => ADD:inst6.B[1]
X_POCETAK[1] => CMPX:inst.B[1]
X_POCETAK[2] => ADD:inst6.B[2]
X_POCETAK[2] => CMPX:inst.B[2]
X_POCETAK[3] => ADD:inst6.B[3]
X_POCETAK[3] => CMPX:inst.B[3]
X_POCETAK[4] => ADD:inst6.B[4]
X_POCETAK[4] => CMPX:inst.B[4]
X_POCETAK[5] => ADD:inst6.B[5]
X_POCETAK[5] => CMPX:inst.B[5]
X_POCETAK[6] => ADD:inst6.B[6]
X_POCETAK[6] => CMPX:inst.B[6]
X_POCETAK[7] => ADD:inst6.B[7]
X_POCETAK[7] => CMPX:inst.B[7]
X_POCETAK[8] => ADD:inst6.B[8]
X_POCETAK[8] => CMPX:inst.B[8]
X_POCETAK[9] => ADD:inst6.B[9]
X_POCETAK[9] => CMPX:inst.B[9]
Y[0] => CMPX:inst3.A[0]
Y[0] => CMPX:inst11.A[0]
Y[1] => CMPX:inst3.A[1]
Y[1] => CMPX:inst11.A[1]
Y[2] => CMPX:inst3.A[2]
Y[2] => CMPX:inst11.A[2]
Y[3] => CMPX:inst3.A[3]
Y[3] => CMPX:inst11.A[3]
Y[4] => CMPX:inst3.A[4]
Y[4] => CMPX:inst11.A[4]
Y[5] => CMPX:inst3.A[5]
Y[5] => CMPX:inst11.A[5]
Y[6] => CMPX:inst3.A[6]
Y[6] => CMPX:inst11.A[6]
Y[7] => CMPX:inst3.A[7]
Y[7] => CMPX:inst11.A[7]
Y[8] => CMPX:inst3.A[8]
Y[8] => CMPX:inst11.A[8]
Y[9] => CMPX:inst3.A[9]
Y[9] => CMPX:inst11.A[9]
Y_POCETAK[0] => CMPX:inst3.B[0]
Y_POCETAK[0] => ADD:inst10.B[0]
Y_POCETAK[1] => CMPX:inst3.B[1]
Y_POCETAK[1] => ADD:inst10.B[1]
Y_POCETAK[2] => CMPX:inst3.B[2]
Y_POCETAK[2] => ADD:inst10.B[2]
Y_POCETAK[3] => CMPX:inst3.B[3]
Y_POCETAK[3] => ADD:inst10.B[3]
Y_POCETAK[4] => CMPX:inst3.B[4]
Y_POCETAK[4] => ADD:inst10.B[4]
Y_POCETAK[5] => CMPX:inst3.B[5]
Y_POCETAK[5] => ADD:inst10.B[5]
Y_POCETAK[6] => CMPX:inst3.B[6]
Y_POCETAK[6] => ADD:inst10.B[6]
Y_POCETAK[7] => CMPX:inst3.B[7]
Y_POCETAK[7] => ADD:inst10.B[7]
Y_POCETAK[8] => CMPX:inst3.B[8]
Y_POCETAK[8] => ADD:inst10.B[8]
Y_POCETAK[9] => CMPX:inst3.B[9]
Y_POCETAK[9] => ADD:inst10.B[9]
H[0] => ADD:inst10.A[0]
H[1] => ADD:inst10.A[1]
H[2] => ADD:inst10.A[2]
H[3] => ADD:inst10.A[3]
H[4] => ADD:inst10.A[4]
H[5] => ADD:inst10.A[5]
H[6] => ADD:inst10.A[6]
H[7] => ADD:inst10.A[7]
H[8] => ADD:inst10.A[8]
H[9] => ADD:inst10.A[9]


|Lab2Demo|IS_VALID_ZA_PREPREKE:inst86|CMPX:inst5
A[0] => Equal0.IN9
A[0] => LessThan0.IN10
A[0] => LessThan1.IN10
A[1] => Equal0.IN8
A[1] => LessThan0.IN9
A[1] => LessThan1.IN9
A[2] => Equal0.IN7
A[2] => LessThan0.IN8
A[2] => LessThan1.IN8
A[3] => Equal0.IN6
A[3] => LessThan0.IN7
A[3] => LessThan1.IN7
A[4] => Equal0.IN5
A[4] => LessThan0.IN6
A[4] => LessThan1.IN6
A[5] => Equal0.IN4
A[5] => LessThan0.IN5
A[5] => LessThan1.IN5
A[6] => Equal0.IN3
A[6] => LessThan0.IN4
A[6] => LessThan1.IN4
A[7] => Equal0.IN2
A[7] => LessThan0.IN3
A[7] => LessThan1.IN3
A[8] => Equal0.IN1
A[8] => LessThan0.IN2
A[8] => LessThan1.IN2
A[9] => Equal0.IN0
A[9] => LessThan0.IN1
A[9] => LessThan1.IN1
B[0] => Equal0.IN19
B[0] => LessThan0.IN20
B[0] => LessThan1.IN20
B[1] => Equal0.IN18
B[1] => LessThan0.IN19
B[1] => LessThan1.IN19
B[2] => Equal0.IN17
B[2] => LessThan0.IN18
B[2] => LessThan1.IN18
B[3] => Equal0.IN16
B[3] => LessThan0.IN17
B[3] => LessThan1.IN17
B[4] => Equal0.IN15
B[4] => LessThan0.IN16
B[4] => LessThan1.IN16
B[5] => Equal0.IN14
B[5] => LessThan0.IN15
B[5] => LessThan1.IN15
B[6] => Equal0.IN13
B[6] => LessThan0.IN14
B[6] => LessThan1.IN14
B[7] => Equal0.IN12
B[7] => LessThan0.IN13
B[7] => LessThan1.IN13
B[8] => Equal0.IN11
B[8] => LessThan0.IN12
B[8] => LessThan1.IN12
B[9] => Equal0.IN10
B[9] => LessThan0.IN11
B[9] => LessThan1.IN11
eq <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
ls <= LessThan1.DB_MAX_OUTPUT_PORT_TYPE
gr <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE


|Lab2Demo|IS_VALID_ZA_PREPREKE:inst86|ADD:inst6
A[0] => Add0.IN10
A[1] => Add0.IN9
A[2] => Add0.IN8
A[3] => Add0.IN7
A[4] => Add0.IN6
A[5] => Add0.IN5
A[6] => Add0.IN4
A[7] => Add0.IN3
A[8] => Add0.IN2
A[9] => Add0.IN1
B[0] => Add0.IN20
B[1] => Add0.IN19
B[2] => Add0.IN18
B[3] => Add0.IN17
B[4] => Add0.IN16
B[5] => Add0.IN15
B[6] => Add0.IN14
B[7] => Add0.IN13
B[8] => Add0.IN12
B[9] => Add0.IN11
C0 => Add1.IN22
C <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[0] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[1] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[2] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[3] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[4] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[5] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[6] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[7] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[8] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[9] <= Add1.DB_MAX_OUTPUT_PORT_TYPE


|Lab2Demo|IS_VALID_ZA_PREPREKE:inst86|CMPX:inst
A[0] => Equal0.IN9
A[0] => LessThan0.IN10
A[0] => LessThan1.IN10
A[1] => Equal0.IN8
A[1] => LessThan0.IN9
A[1] => LessThan1.IN9
A[2] => Equal0.IN7
A[2] => LessThan0.IN8
A[2] => LessThan1.IN8
A[3] => Equal0.IN6
A[3] => LessThan0.IN7
A[3] => LessThan1.IN7
A[4] => Equal0.IN5
A[4] => LessThan0.IN6
A[4] => LessThan1.IN6
A[5] => Equal0.IN4
A[5] => LessThan0.IN5
A[5] => LessThan1.IN5
A[6] => Equal0.IN3
A[6] => LessThan0.IN4
A[6] => LessThan1.IN4
A[7] => Equal0.IN2
A[7] => LessThan0.IN3
A[7] => LessThan1.IN3
A[8] => Equal0.IN1
A[8] => LessThan0.IN2
A[8] => LessThan1.IN2
A[9] => Equal0.IN0
A[9] => LessThan0.IN1
A[9] => LessThan1.IN1
B[0] => Equal0.IN19
B[0] => LessThan0.IN20
B[0] => LessThan1.IN20
B[1] => Equal0.IN18
B[1] => LessThan0.IN19
B[1] => LessThan1.IN19
B[2] => Equal0.IN17
B[2] => LessThan0.IN18
B[2] => LessThan1.IN18
B[3] => Equal0.IN16
B[3] => LessThan0.IN17
B[3] => LessThan1.IN17
B[4] => Equal0.IN15
B[4] => LessThan0.IN16
B[4] => LessThan1.IN16
B[5] => Equal0.IN14
B[5] => LessThan0.IN15
B[5] => LessThan1.IN15
B[6] => Equal0.IN13
B[6] => LessThan0.IN14
B[6] => LessThan1.IN14
B[7] => Equal0.IN12
B[7] => LessThan0.IN13
B[7] => LessThan1.IN13
B[8] => Equal0.IN11
B[8] => LessThan0.IN12
B[8] => LessThan1.IN12
B[9] => Equal0.IN10
B[9] => LessThan0.IN11
B[9] => LessThan1.IN11
eq <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
ls <= LessThan1.DB_MAX_OUTPUT_PORT_TYPE
gr <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE


|Lab2Demo|IS_VALID_ZA_PREPREKE:inst86|CMPX:inst3
A[0] => Equal0.IN9
A[0] => LessThan0.IN10
A[0] => LessThan1.IN10
A[1] => Equal0.IN8
A[1] => LessThan0.IN9
A[1] => LessThan1.IN9
A[2] => Equal0.IN7
A[2] => LessThan0.IN8
A[2] => LessThan1.IN8
A[3] => Equal0.IN6
A[3] => LessThan0.IN7
A[3] => LessThan1.IN7
A[4] => Equal0.IN5
A[4] => LessThan0.IN6
A[4] => LessThan1.IN6
A[5] => Equal0.IN4
A[5] => LessThan0.IN5
A[5] => LessThan1.IN5
A[6] => Equal0.IN3
A[6] => LessThan0.IN4
A[6] => LessThan1.IN4
A[7] => Equal0.IN2
A[7] => LessThan0.IN3
A[7] => LessThan1.IN3
A[8] => Equal0.IN1
A[8] => LessThan0.IN2
A[8] => LessThan1.IN2
A[9] => Equal0.IN0
A[9] => LessThan0.IN1
A[9] => LessThan1.IN1
B[0] => Equal0.IN19
B[0] => LessThan0.IN20
B[0] => LessThan1.IN20
B[1] => Equal0.IN18
B[1] => LessThan0.IN19
B[1] => LessThan1.IN19
B[2] => Equal0.IN17
B[2] => LessThan0.IN18
B[2] => LessThan1.IN18
B[3] => Equal0.IN16
B[3] => LessThan0.IN17
B[3] => LessThan1.IN17
B[4] => Equal0.IN15
B[4] => LessThan0.IN16
B[4] => LessThan1.IN16
B[5] => Equal0.IN14
B[5] => LessThan0.IN15
B[5] => LessThan1.IN15
B[6] => Equal0.IN13
B[6] => LessThan0.IN14
B[6] => LessThan1.IN14
B[7] => Equal0.IN12
B[7] => LessThan0.IN13
B[7] => LessThan1.IN13
B[8] => Equal0.IN11
B[8] => LessThan0.IN12
B[8] => LessThan1.IN12
B[9] => Equal0.IN10
B[9] => LessThan0.IN11
B[9] => LessThan1.IN11
eq <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
ls <= LessThan1.DB_MAX_OUTPUT_PORT_TYPE
gr <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE


|Lab2Demo|IS_VALID_ZA_PREPREKE:inst86|CMPX:inst11
A[0] => Equal0.IN9
A[0] => LessThan0.IN10
A[0] => LessThan1.IN10
A[1] => Equal0.IN8
A[1] => LessThan0.IN9
A[1] => LessThan1.IN9
A[2] => Equal0.IN7
A[2] => LessThan0.IN8
A[2] => LessThan1.IN8
A[3] => Equal0.IN6
A[3] => LessThan0.IN7
A[3] => LessThan1.IN7
A[4] => Equal0.IN5
A[4] => LessThan0.IN6
A[4] => LessThan1.IN6
A[5] => Equal0.IN4
A[5] => LessThan0.IN5
A[5] => LessThan1.IN5
A[6] => Equal0.IN3
A[6] => LessThan0.IN4
A[6] => LessThan1.IN4
A[7] => Equal0.IN2
A[7] => LessThan0.IN3
A[7] => LessThan1.IN3
A[8] => Equal0.IN1
A[8] => LessThan0.IN2
A[8] => LessThan1.IN2
A[9] => Equal0.IN0
A[9] => LessThan0.IN1
A[9] => LessThan1.IN1
B[0] => Equal0.IN19
B[0] => LessThan0.IN20
B[0] => LessThan1.IN20
B[1] => Equal0.IN18
B[1] => LessThan0.IN19
B[1] => LessThan1.IN19
B[2] => Equal0.IN17
B[2] => LessThan0.IN18
B[2] => LessThan1.IN18
B[3] => Equal0.IN16
B[3] => LessThan0.IN17
B[3] => LessThan1.IN17
B[4] => Equal0.IN15
B[4] => LessThan0.IN16
B[4] => LessThan1.IN16
B[5] => Equal0.IN14
B[5] => LessThan0.IN15
B[5] => LessThan1.IN15
B[6] => Equal0.IN13
B[6] => LessThan0.IN14
B[6] => LessThan1.IN14
B[7] => Equal0.IN12
B[7] => LessThan0.IN13
B[7] => LessThan1.IN13
B[8] => Equal0.IN11
B[8] => LessThan0.IN12
B[8] => LessThan1.IN12
B[9] => Equal0.IN10
B[9] => LessThan0.IN11
B[9] => LessThan1.IN11
eq <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
ls <= LessThan1.DB_MAX_OUTPUT_PORT_TYPE
gr <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE


|Lab2Demo|IS_VALID_ZA_PREPREKE:inst86|ADD:inst10
A[0] => Add0.IN10
A[1] => Add0.IN9
A[2] => Add0.IN8
A[3] => Add0.IN7
A[4] => Add0.IN6
A[5] => Add0.IN5
A[6] => Add0.IN4
A[7] => Add0.IN3
A[8] => Add0.IN2
A[9] => Add0.IN1
B[0] => Add0.IN20
B[1] => Add0.IN19
B[2] => Add0.IN18
B[3] => Add0.IN17
B[4] => Add0.IN16
B[5] => Add0.IN15
B[6] => Add0.IN14
B[7] => Add0.IN13
B[8] => Add0.IN12
B[9] => Add0.IN11
C0 => Add1.IN22
C <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[0] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[1] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[2] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[3] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[4] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[5] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[6] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[7] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[8] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[9] <= Add1.DB_MAX_OUTPUT_PORT_TYPE


|Lab2Demo|CONSTX:inst87
data[0] <= <VCC>
data[1] <= <VCC>
data[2] <= <VCC>
data[3] <= <VCC>
data[4] <= <VCC>
data[5] <= <VCC>
data[6] <= <GND>
data[7] <= <GND>
data[8] <= <GND>
data[9] <= <GND>


|Lab2Demo|REGX:inst90
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
clk => data[3].CLK
clk => data[4].CLK
clk => data[5].CLK
clk => data[6].CLK
clk => data[7].CLK
clk => data[8].CLK
clk => data[9].CLK
ld => data_next.OUTPUTSELECT
ld => data_next.OUTPUTSELECT
ld => data_next.OUTPUTSELECT
ld => data_next.OUTPUTSELECT
ld => data_next.OUTPUTSELECT
ld => data_next.OUTPUTSELECT
ld => data_next.OUTPUTSELECT
ld => data_next.OUTPUTSELECT
ld => data_next.OUTPUTSELECT
ld => data_next.OUTPUTSELECT
cl => data_next[9].OUTPUTSELECT
cl => data_next[8].OUTPUTSELECT
cl => data_next[7].OUTPUTSELECT
cl => data_next[6].OUTPUTSELECT
cl => data_next[5].OUTPUTSELECT
cl => data_next[4].OUTPUTSELECT
cl => data_next[3].OUTPUTSELECT
cl => data_next[2].OUTPUTSELECT
cl => data_next[1].OUTPUTSELECT
cl => data_next[0].OUTPUTSELECT
inc => data_next.OUTPUTSELECT
inc => data_next.OUTPUTSELECT
inc => data_next.OUTPUTSELECT
inc => data_next.OUTPUTSELECT
inc => data_next.OUTPUTSELECT
inc => data_next.OUTPUTSELECT
inc => data_next.OUTPUTSELECT
inc => data_next.OUTPUTSELECT
inc => data_next.OUTPUTSELECT
inc => data_next.OUTPUTSELECT
dec => data_next.OUTPUTSELECT
dec => data_next.OUTPUTSELECT
dec => data_next.OUTPUTSELECT
dec => data_next.OUTPUTSELECT
dec => data_next.OUTPUTSELECT
dec => data_next.OUTPUTSELECT
dec => data_next.OUTPUTSELECT
dec => data_next.OUTPUTSELECT
dec => data_next.OUTPUTSELECT
dec => data_next.OUTPUTSELECT
data_in[0] => data_next.DATAB
data_in[1] => data_next.DATAB
data_in[2] => data_next.DATAB
data_in[3] => data_next.DATAB
data_in[4] => data_next.DATAB
data_in[5] => data_next.DATAB
data_in[6] => data_next.DATAB
data_in[7] => data_next.DATAB
data_in[8] => data_next.DATAB
data_in[9] => data_next.DATAB
data_out[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data[9].DB_MAX_OUTPUT_PORT_TYPE


|Lab2Demo|CLK_DIVIDER:inst91
in_clk => out_clk_next.CLK
in_clk => cnt[0].CLK
in_clk => cnt[1].CLK
in_clk => cnt[2].CLK
in_clk => cnt[3].CLK
in_clk => cnt[4].CLK
in_clk => cnt[5].CLK
in_clk => cnt[6].CLK
in_clk => cnt[7].CLK
in_clk => cnt[8].CLK
in_clk => cnt[9].CLK
in_clk => cnt[10].CLK
in_clk => cnt[11].CLK
in_clk => cnt[12].CLK
in_clk => cnt[13].CLK
in_clk => cnt[14].CLK
in_clk => cnt[15].CLK
reset => cnt.OUTPUTSELECT
reset => cnt.OUTPUTSELECT
reset => cnt.OUTPUTSELECT
reset => cnt.OUTPUTSELECT
reset => cnt.OUTPUTSELECT
reset => cnt.OUTPUTSELECT
reset => cnt.OUTPUTSELECT
reset => cnt.OUTPUTSELECT
reset => cnt.OUTPUTSELECT
reset => cnt.OUTPUTSELECT
reset => cnt.OUTPUTSELECT
reset => cnt.OUTPUTSELECT
reset => cnt.OUTPUTSELECT
reset => cnt.OUTPUTSELECT
reset => cnt.OUTPUTSELECT
reset => cnt.OUTPUTSELECT
pause => cnt.OUTPUTSELECT
pause => cnt.OUTPUTSELECT
pause => cnt.OUTPUTSELECT
pause => cnt.OUTPUTSELECT
pause => cnt.OUTPUTSELECT
pause => cnt.OUTPUTSELECT
pause => cnt.OUTPUTSELECT
pause => cnt.OUTPUTSELECT
pause => cnt.OUTPUTSELECT
pause => cnt.OUTPUTSELECT
pause => cnt.OUTPUTSELECT
pause => cnt.OUTPUTSELECT
pause => cnt.OUTPUTSELECT
pause => cnt.OUTPUTSELECT
pause => cnt.OUTPUTSELECT
pause => cnt.OUTPUTSELECT
out_clk <= out_clk_next.DB_MAX_OUTPUT_PORT_TYPE


|Lab2Demo|CONSTX:inst89
data[0] <= <VCC>
data[1] <= <GND>
data[2] <= <VCC>
data[3] <= <GND>
data[4] <= <VCC>
data[5] <= <VCC>
data[6] <= <GND>
data[7] <= <VCC>
data[8] <= <VCC>
data[9] <= <GND>


|Lab2Demo|ADD:inst1101
A[0] => Add0.IN12
A[1] => Add0.IN11
A[2] => Add0.IN10
A[3] => Add0.IN9
A[4] => Add0.IN8
A[5] => Add0.IN7
A[6] => Add0.IN6
A[7] => Add0.IN5
A[8] => Add0.IN4
A[9] => Add0.IN3
A[10] => Add0.IN2
A[11] => Add0.IN1
B[0] => Add0.IN24
B[1] => Add0.IN23
B[2] => Add0.IN22
B[3] => Add0.IN21
B[4] => Add0.IN20
B[5] => Add0.IN19
B[6] => Add0.IN18
B[7] => Add0.IN17
B[8] => Add0.IN16
B[9] => Add0.IN15
B[10] => Add0.IN14
B[11] => Add0.IN13
C0 => Add1.IN26
C <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[0] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[1] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[2] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[3] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[4] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[5] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[6] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[7] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[8] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[9] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[10] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[11] <= Add1.DB_MAX_OUTPUT_PORT_TYPE


|Lab2Demo|SUB:inst112
A[0] => Add0.IN20
A[1] => Add0.IN19
A[2] => Add0.IN18
A[3] => Add0.IN17
A[4] => Add0.IN16
A[5] => Add0.IN15
A[6] => Add0.IN14
A[7] => Add0.IN13
A[8] => Add0.IN12
A[9] => Add0.IN11
B[0] => Add0.IN10
B[1] => Add0.IN9
B[2] => Add0.IN8
B[3] => Add0.IN7
B[4] => Add0.IN6
B[5] => Add0.IN5
B[6] => Add0.IN4
B[7] => Add0.IN3
B[8] => Add0.IN2
B[9] => Add0.IN1
F[0] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[1] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[2] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[3] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[4] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[5] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[6] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[7] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[8] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[9] <= Add1.DB_MAX_OUTPUT_PORT_TYPE


|Lab2Demo|SUB:inst119
A[0] => Add0.IN20
A[1] => Add0.IN19
A[2] => Add0.IN18
A[3] => Add0.IN17
A[4] => Add0.IN16
A[5] => Add0.IN15
A[6] => Add0.IN14
A[7] => Add0.IN13
A[8] => Add0.IN12
A[9] => Add0.IN11
B[0] => Add0.IN10
B[1] => Add0.IN9
B[2] => Add0.IN8
B[3] => Add0.IN7
B[4] => Add0.IN6
B[5] => Add0.IN5
B[6] => Add0.IN4
B[7] => Add0.IN3
B[8] => Add0.IN2
B[9] => Add0.IN1
F[0] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[1] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[2] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[3] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[4] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[5] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[6] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[7] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[8] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[9] <= Add1.DB_MAX_OUTPUT_PORT_TYPE


|Lab2Demo|MP2X:inst102
X0[0] => Y.DATAB
X0[1] => Y.DATAB
X0[2] => Y.DATAB
X0[3] => Y.DATAB
X1[0] => Y.DATAA
X1[1] => Y.DATAA
X1[2] => Y.DATAA
X1[3] => Y.DATAA
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
Y[0] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Y.DB_MAX_OUTPUT_PORT_TYPE


|Lab2Demo|kaktus:inst27
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
address[8] => altsyncram:altsyncram_component.address_a[8]
address[9] => altsyncram:altsyncram_component.address_a[9]
address[10] => altsyncram:altsyncram_component.address_a[10]
address[11] => altsyncram:altsyncram_component.address_a[11]
clock => altsyncram:altsyncram_component.clock0
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
data[6] => altsyncram:altsyncram_component.data_a[6]
data[7] => altsyncram:altsyncram_component.data_a[7]
data[8] => altsyncram:altsyncram_component.data_a[8]
data[9] => altsyncram:altsyncram_component.data_a[9]
data[10] => altsyncram:altsyncram_component.data_a[10]
data[11] => altsyncram:altsyncram_component.data_a[11]
data[12] => altsyncram:altsyncram_component.data_a[12]
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]
q[8] <= altsyncram:altsyncram_component.q_a[8]
q[9] <= altsyncram:altsyncram_component.q_a[9]
q[10] <= altsyncram:altsyncram_component.q_a[10]
q[11] <= altsyncram:altsyncram_component.q_a[11]
q[12] <= altsyncram:altsyncram_component.q_a[12]


|Lab2Demo|kaktus:inst27|altsyncram:altsyncram_component
wren_a => altsyncram_uar3:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_uar3:auto_generated.data_a[0]
data_a[1] => altsyncram_uar3:auto_generated.data_a[1]
data_a[2] => altsyncram_uar3:auto_generated.data_a[2]
data_a[3] => altsyncram_uar3:auto_generated.data_a[3]
data_a[4] => altsyncram_uar3:auto_generated.data_a[4]
data_a[5] => altsyncram_uar3:auto_generated.data_a[5]
data_a[6] => altsyncram_uar3:auto_generated.data_a[6]
data_a[7] => altsyncram_uar3:auto_generated.data_a[7]
data_a[8] => altsyncram_uar3:auto_generated.data_a[8]
data_a[9] => altsyncram_uar3:auto_generated.data_a[9]
data_a[10] => altsyncram_uar3:auto_generated.data_a[10]
data_a[11] => altsyncram_uar3:auto_generated.data_a[11]
data_a[12] => altsyncram_uar3:auto_generated.data_a[12]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_uar3:auto_generated.address_a[0]
address_a[1] => altsyncram_uar3:auto_generated.address_a[1]
address_a[2] => altsyncram_uar3:auto_generated.address_a[2]
address_a[3] => altsyncram_uar3:auto_generated.address_a[3]
address_a[4] => altsyncram_uar3:auto_generated.address_a[4]
address_a[5] => altsyncram_uar3:auto_generated.address_a[5]
address_a[6] => altsyncram_uar3:auto_generated.address_a[6]
address_a[7] => altsyncram_uar3:auto_generated.address_a[7]
address_a[8] => altsyncram_uar3:auto_generated.address_a[8]
address_a[9] => altsyncram_uar3:auto_generated.address_a[9]
address_a[10] => altsyncram_uar3:auto_generated.address_a[10]
address_a[11] => altsyncram_uar3:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_uar3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_uar3:auto_generated.q_a[0]
q_a[1] <= altsyncram_uar3:auto_generated.q_a[1]
q_a[2] <= altsyncram_uar3:auto_generated.q_a[2]
q_a[3] <= altsyncram_uar3:auto_generated.q_a[3]
q_a[4] <= altsyncram_uar3:auto_generated.q_a[4]
q_a[5] <= altsyncram_uar3:auto_generated.q_a[5]
q_a[6] <= altsyncram_uar3:auto_generated.q_a[6]
q_a[7] <= altsyncram_uar3:auto_generated.q_a[7]
q_a[8] <= altsyncram_uar3:auto_generated.q_a[8]
q_a[9] <= altsyncram_uar3:auto_generated.q_a[9]
q_a[10] <= altsyncram_uar3:auto_generated.q_a[10]
q_a[11] <= altsyncram_uar3:auto_generated.q_a[11]
q_a[12] <= altsyncram_uar3:auto_generated.q_a[12]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|Lab2Demo|kaktus:inst27|altsyncram:altsyncram_component|altsyncram_uar3:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
wren_a => ram_block1a0.IN0
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE


|Lab2Demo|MP2X:inst82
X0[0] => Y.DATAB
X0[1] => Y.DATAB
X0[2] => Y.DATAB
X0[3] => Y.DATAB
X0[4] => Y.DATAB
X0[5] => Y.DATAB
X0[6] => Y.DATAB
X0[7] => Y.DATAB
X0[8] => Y.DATAB
X0[9] => Y.DATAB
X0[10] => Y.DATAB
X0[11] => Y.DATAB
X1[0] => Y.DATAA
X1[1] => Y.DATAA
X1[2] => Y.DATAA
X1[3] => Y.DATAA
X1[4] => Y.DATAA
X1[5] => Y.DATAA
X1[6] => Y.DATAA
X1[7] => Y.DATAA
X1[8] => Y.DATAA
X1[9] => Y.DATAA
X1[10] => Y.DATAA
X1[11] => Y.DATAA
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
Y[0] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[8] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[9] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[10] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[11] <= Y.DB_MAX_OUTPUT_PORT_TYPE


|Lab2Demo|IS_VALID_ZA_PREPREKE:inst67
IS_VALID <= inst7.DB_MAX_OUTPUT_PORT_TYPE
X[0] => CMPX:inst5.A[0]
X[0] => CMPX:inst.A[0]
X[1] => CMPX:inst5.A[1]
X[1] => CMPX:inst.A[1]
X[2] => CMPX:inst5.A[2]
X[2] => CMPX:inst.A[2]
X[3] => CMPX:inst5.A[3]
X[3] => CMPX:inst.A[3]
X[4] => CMPX:inst5.A[4]
X[4] => CMPX:inst.A[4]
X[5] => CMPX:inst5.A[5]
X[5] => CMPX:inst.A[5]
X[6] => CMPX:inst5.A[6]
X[6] => CMPX:inst.A[6]
X[7] => CMPX:inst5.A[7]
X[7] => CMPX:inst.A[7]
X[8] => CMPX:inst5.A[8]
X[8] => CMPX:inst.A[8]
X[9] => CMPX:inst5.A[9]
X[9] => CMPX:inst.A[9]
W[0] => ADD:inst6.A[0]
W[1] => ADD:inst6.A[1]
W[2] => ADD:inst6.A[2]
W[3] => ADD:inst6.A[3]
W[4] => ADD:inst6.A[4]
W[5] => ADD:inst6.A[5]
W[6] => ADD:inst6.A[6]
W[7] => ADD:inst6.A[7]
W[8] => ADD:inst6.A[8]
W[9] => ADD:inst6.A[9]
X_POCETAK[0] => ADD:inst6.B[0]
X_POCETAK[0] => CMPX:inst.B[0]
X_POCETAK[1] => ADD:inst6.B[1]
X_POCETAK[1] => CMPX:inst.B[1]
X_POCETAK[2] => ADD:inst6.B[2]
X_POCETAK[2] => CMPX:inst.B[2]
X_POCETAK[3] => ADD:inst6.B[3]
X_POCETAK[3] => CMPX:inst.B[3]
X_POCETAK[4] => ADD:inst6.B[4]
X_POCETAK[4] => CMPX:inst.B[4]
X_POCETAK[5] => ADD:inst6.B[5]
X_POCETAK[5] => CMPX:inst.B[5]
X_POCETAK[6] => ADD:inst6.B[6]
X_POCETAK[6] => CMPX:inst.B[6]
X_POCETAK[7] => ADD:inst6.B[7]
X_POCETAK[7] => CMPX:inst.B[7]
X_POCETAK[8] => ADD:inst6.B[8]
X_POCETAK[8] => CMPX:inst.B[8]
X_POCETAK[9] => ADD:inst6.B[9]
X_POCETAK[9] => CMPX:inst.B[9]
Y[0] => CMPX:inst3.A[0]
Y[0] => CMPX:inst11.A[0]
Y[1] => CMPX:inst3.A[1]
Y[1] => CMPX:inst11.A[1]
Y[2] => CMPX:inst3.A[2]
Y[2] => CMPX:inst11.A[2]
Y[3] => CMPX:inst3.A[3]
Y[3] => CMPX:inst11.A[3]
Y[4] => CMPX:inst3.A[4]
Y[4] => CMPX:inst11.A[4]
Y[5] => CMPX:inst3.A[5]
Y[5] => CMPX:inst11.A[5]
Y[6] => CMPX:inst3.A[6]
Y[6] => CMPX:inst11.A[6]
Y[7] => CMPX:inst3.A[7]
Y[7] => CMPX:inst11.A[7]
Y[8] => CMPX:inst3.A[8]
Y[8] => CMPX:inst11.A[8]
Y[9] => CMPX:inst3.A[9]
Y[9] => CMPX:inst11.A[9]
Y_POCETAK[0] => CMPX:inst3.B[0]
Y_POCETAK[0] => ADD:inst10.B[0]
Y_POCETAK[1] => CMPX:inst3.B[1]
Y_POCETAK[1] => ADD:inst10.B[1]
Y_POCETAK[2] => CMPX:inst3.B[2]
Y_POCETAK[2] => ADD:inst10.B[2]
Y_POCETAK[3] => CMPX:inst3.B[3]
Y_POCETAK[3] => ADD:inst10.B[3]
Y_POCETAK[4] => CMPX:inst3.B[4]
Y_POCETAK[4] => ADD:inst10.B[4]
Y_POCETAK[5] => CMPX:inst3.B[5]
Y_POCETAK[5] => ADD:inst10.B[5]
Y_POCETAK[6] => CMPX:inst3.B[6]
Y_POCETAK[6] => ADD:inst10.B[6]
Y_POCETAK[7] => CMPX:inst3.B[7]
Y_POCETAK[7] => ADD:inst10.B[7]
Y_POCETAK[8] => CMPX:inst3.B[8]
Y_POCETAK[8] => ADD:inst10.B[8]
Y_POCETAK[9] => CMPX:inst3.B[9]
Y_POCETAK[9] => ADD:inst10.B[9]
H[0] => ADD:inst10.A[0]
H[1] => ADD:inst10.A[1]
H[2] => ADD:inst10.A[2]
H[3] => ADD:inst10.A[3]
H[4] => ADD:inst10.A[4]
H[5] => ADD:inst10.A[5]
H[6] => ADD:inst10.A[6]
H[7] => ADD:inst10.A[7]
H[8] => ADD:inst10.A[8]
H[9] => ADD:inst10.A[9]


|Lab2Demo|IS_VALID_ZA_PREPREKE:inst67|CMPX:inst5
A[0] => Equal0.IN9
A[0] => LessThan0.IN10
A[0] => LessThan1.IN10
A[1] => Equal0.IN8
A[1] => LessThan0.IN9
A[1] => LessThan1.IN9
A[2] => Equal0.IN7
A[2] => LessThan0.IN8
A[2] => LessThan1.IN8
A[3] => Equal0.IN6
A[3] => LessThan0.IN7
A[3] => LessThan1.IN7
A[4] => Equal0.IN5
A[4] => LessThan0.IN6
A[4] => LessThan1.IN6
A[5] => Equal0.IN4
A[5] => LessThan0.IN5
A[5] => LessThan1.IN5
A[6] => Equal0.IN3
A[6] => LessThan0.IN4
A[6] => LessThan1.IN4
A[7] => Equal0.IN2
A[7] => LessThan0.IN3
A[7] => LessThan1.IN3
A[8] => Equal0.IN1
A[8] => LessThan0.IN2
A[8] => LessThan1.IN2
A[9] => Equal0.IN0
A[9] => LessThan0.IN1
A[9] => LessThan1.IN1
B[0] => Equal0.IN19
B[0] => LessThan0.IN20
B[0] => LessThan1.IN20
B[1] => Equal0.IN18
B[1] => LessThan0.IN19
B[1] => LessThan1.IN19
B[2] => Equal0.IN17
B[2] => LessThan0.IN18
B[2] => LessThan1.IN18
B[3] => Equal0.IN16
B[3] => LessThan0.IN17
B[3] => LessThan1.IN17
B[4] => Equal0.IN15
B[4] => LessThan0.IN16
B[4] => LessThan1.IN16
B[5] => Equal0.IN14
B[5] => LessThan0.IN15
B[5] => LessThan1.IN15
B[6] => Equal0.IN13
B[6] => LessThan0.IN14
B[6] => LessThan1.IN14
B[7] => Equal0.IN12
B[7] => LessThan0.IN13
B[7] => LessThan1.IN13
B[8] => Equal0.IN11
B[8] => LessThan0.IN12
B[8] => LessThan1.IN12
B[9] => Equal0.IN10
B[9] => LessThan0.IN11
B[9] => LessThan1.IN11
eq <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
ls <= LessThan1.DB_MAX_OUTPUT_PORT_TYPE
gr <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE


|Lab2Demo|IS_VALID_ZA_PREPREKE:inst67|ADD:inst6
A[0] => Add0.IN10
A[1] => Add0.IN9
A[2] => Add0.IN8
A[3] => Add0.IN7
A[4] => Add0.IN6
A[5] => Add0.IN5
A[6] => Add0.IN4
A[7] => Add0.IN3
A[8] => Add0.IN2
A[9] => Add0.IN1
B[0] => Add0.IN20
B[1] => Add0.IN19
B[2] => Add0.IN18
B[3] => Add0.IN17
B[4] => Add0.IN16
B[5] => Add0.IN15
B[6] => Add0.IN14
B[7] => Add0.IN13
B[8] => Add0.IN12
B[9] => Add0.IN11
C0 => Add1.IN22
C <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[0] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[1] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[2] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[3] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[4] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[5] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[6] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[7] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[8] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[9] <= Add1.DB_MAX_OUTPUT_PORT_TYPE


|Lab2Demo|IS_VALID_ZA_PREPREKE:inst67|CMPX:inst
A[0] => Equal0.IN9
A[0] => LessThan0.IN10
A[0] => LessThan1.IN10
A[1] => Equal0.IN8
A[1] => LessThan0.IN9
A[1] => LessThan1.IN9
A[2] => Equal0.IN7
A[2] => LessThan0.IN8
A[2] => LessThan1.IN8
A[3] => Equal0.IN6
A[3] => LessThan0.IN7
A[3] => LessThan1.IN7
A[4] => Equal0.IN5
A[4] => LessThan0.IN6
A[4] => LessThan1.IN6
A[5] => Equal0.IN4
A[5] => LessThan0.IN5
A[5] => LessThan1.IN5
A[6] => Equal0.IN3
A[6] => LessThan0.IN4
A[6] => LessThan1.IN4
A[7] => Equal0.IN2
A[7] => LessThan0.IN3
A[7] => LessThan1.IN3
A[8] => Equal0.IN1
A[8] => LessThan0.IN2
A[8] => LessThan1.IN2
A[9] => Equal0.IN0
A[9] => LessThan0.IN1
A[9] => LessThan1.IN1
B[0] => Equal0.IN19
B[0] => LessThan0.IN20
B[0] => LessThan1.IN20
B[1] => Equal0.IN18
B[1] => LessThan0.IN19
B[1] => LessThan1.IN19
B[2] => Equal0.IN17
B[2] => LessThan0.IN18
B[2] => LessThan1.IN18
B[3] => Equal0.IN16
B[3] => LessThan0.IN17
B[3] => LessThan1.IN17
B[4] => Equal0.IN15
B[4] => LessThan0.IN16
B[4] => LessThan1.IN16
B[5] => Equal0.IN14
B[5] => LessThan0.IN15
B[5] => LessThan1.IN15
B[6] => Equal0.IN13
B[6] => LessThan0.IN14
B[6] => LessThan1.IN14
B[7] => Equal0.IN12
B[7] => LessThan0.IN13
B[7] => LessThan1.IN13
B[8] => Equal0.IN11
B[8] => LessThan0.IN12
B[8] => LessThan1.IN12
B[9] => Equal0.IN10
B[9] => LessThan0.IN11
B[9] => LessThan1.IN11
eq <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
ls <= LessThan1.DB_MAX_OUTPUT_PORT_TYPE
gr <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE


|Lab2Demo|IS_VALID_ZA_PREPREKE:inst67|CMPX:inst3
A[0] => Equal0.IN9
A[0] => LessThan0.IN10
A[0] => LessThan1.IN10
A[1] => Equal0.IN8
A[1] => LessThan0.IN9
A[1] => LessThan1.IN9
A[2] => Equal0.IN7
A[2] => LessThan0.IN8
A[2] => LessThan1.IN8
A[3] => Equal0.IN6
A[3] => LessThan0.IN7
A[3] => LessThan1.IN7
A[4] => Equal0.IN5
A[4] => LessThan0.IN6
A[4] => LessThan1.IN6
A[5] => Equal0.IN4
A[5] => LessThan0.IN5
A[5] => LessThan1.IN5
A[6] => Equal0.IN3
A[6] => LessThan0.IN4
A[6] => LessThan1.IN4
A[7] => Equal0.IN2
A[7] => LessThan0.IN3
A[7] => LessThan1.IN3
A[8] => Equal0.IN1
A[8] => LessThan0.IN2
A[8] => LessThan1.IN2
A[9] => Equal0.IN0
A[9] => LessThan0.IN1
A[9] => LessThan1.IN1
B[0] => Equal0.IN19
B[0] => LessThan0.IN20
B[0] => LessThan1.IN20
B[1] => Equal0.IN18
B[1] => LessThan0.IN19
B[1] => LessThan1.IN19
B[2] => Equal0.IN17
B[2] => LessThan0.IN18
B[2] => LessThan1.IN18
B[3] => Equal0.IN16
B[3] => LessThan0.IN17
B[3] => LessThan1.IN17
B[4] => Equal0.IN15
B[4] => LessThan0.IN16
B[4] => LessThan1.IN16
B[5] => Equal0.IN14
B[5] => LessThan0.IN15
B[5] => LessThan1.IN15
B[6] => Equal0.IN13
B[6] => LessThan0.IN14
B[6] => LessThan1.IN14
B[7] => Equal0.IN12
B[7] => LessThan0.IN13
B[7] => LessThan1.IN13
B[8] => Equal0.IN11
B[8] => LessThan0.IN12
B[8] => LessThan1.IN12
B[9] => Equal0.IN10
B[9] => LessThan0.IN11
B[9] => LessThan1.IN11
eq <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
ls <= LessThan1.DB_MAX_OUTPUT_PORT_TYPE
gr <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE


|Lab2Demo|IS_VALID_ZA_PREPREKE:inst67|CMPX:inst11
A[0] => Equal0.IN9
A[0] => LessThan0.IN10
A[0] => LessThan1.IN10
A[1] => Equal0.IN8
A[1] => LessThan0.IN9
A[1] => LessThan1.IN9
A[2] => Equal0.IN7
A[2] => LessThan0.IN8
A[2] => LessThan1.IN8
A[3] => Equal0.IN6
A[3] => LessThan0.IN7
A[3] => LessThan1.IN7
A[4] => Equal0.IN5
A[4] => LessThan0.IN6
A[4] => LessThan1.IN6
A[5] => Equal0.IN4
A[5] => LessThan0.IN5
A[5] => LessThan1.IN5
A[6] => Equal0.IN3
A[6] => LessThan0.IN4
A[6] => LessThan1.IN4
A[7] => Equal0.IN2
A[7] => LessThan0.IN3
A[7] => LessThan1.IN3
A[8] => Equal0.IN1
A[8] => LessThan0.IN2
A[8] => LessThan1.IN2
A[9] => Equal0.IN0
A[9] => LessThan0.IN1
A[9] => LessThan1.IN1
B[0] => Equal0.IN19
B[0] => LessThan0.IN20
B[0] => LessThan1.IN20
B[1] => Equal0.IN18
B[1] => LessThan0.IN19
B[1] => LessThan1.IN19
B[2] => Equal0.IN17
B[2] => LessThan0.IN18
B[2] => LessThan1.IN18
B[3] => Equal0.IN16
B[3] => LessThan0.IN17
B[3] => LessThan1.IN17
B[4] => Equal0.IN15
B[4] => LessThan0.IN16
B[4] => LessThan1.IN16
B[5] => Equal0.IN14
B[5] => LessThan0.IN15
B[5] => LessThan1.IN15
B[6] => Equal0.IN13
B[6] => LessThan0.IN14
B[6] => LessThan1.IN14
B[7] => Equal0.IN12
B[7] => LessThan0.IN13
B[7] => LessThan1.IN13
B[8] => Equal0.IN11
B[8] => LessThan0.IN12
B[8] => LessThan1.IN12
B[9] => Equal0.IN10
B[9] => LessThan0.IN11
B[9] => LessThan1.IN11
eq <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
ls <= LessThan1.DB_MAX_OUTPUT_PORT_TYPE
gr <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE


|Lab2Demo|IS_VALID_ZA_PREPREKE:inst67|ADD:inst10
A[0] => Add0.IN10
A[1] => Add0.IN9
A[2] => Add0.IN8
A[3] => Add0.IN7
A[4] => Add0.IN6
A[5] => Add0.IN5
A[6] => Add0.IN4
A[7] => Add0.IN3
A[8] => Add0.IN2
A[9] => Add0.IN1
B[0] => Add0.IN20
B[1] => Add0.IN19
B[2] => Add0.IN18
B[3] => Add0.IN17
B[4] => Add0.IN16
B[5] => Add0.IN15
B[6] => Add0.IN14
B[7] => Add0.IN13
B[8] => Add0.IN12
B[9] => Add0.IN11
C0 => Add1.IN22
C <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[0] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[1] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[2] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[3] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[4] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[5] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[6] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[7] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[8] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[9] <= Add1.DB_MAX_OUTPUT_PORT_TYPE


|Lab2Demo|CONSTX:inst72
data[0] <= <VCC>
data[1] <= <VCC>
data[2] <= <VCC>
data[3] <= <VCC>
data[4] <= <VCC>
data[5] <= <VCC>
data[6] <= <GND>
data[7] <= <GND>
data[8] <= <GND>
data[9] <= <GND>


|Lab2Demo|CONSTX:inst71
data[0] <= <VCC>
data[1] <= <VCC>
data[2] <= <VCC>
data[3] <= <VCC>
data[4] <= <VCC>
data[5] <= <VCC>
data[6] <= <GND>
data[7] <= <GND>
data[8] <= <GND>
data[9] <= <GND>


|Lab2Demo|REGX:inst81
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
clk => data[3].CLK
clk => data[4].CLK
clk => data[5].CLK
clk => data[6].CLK
clk => data[7].CLK
clk => data[8].CLK
clk => data[9].CLK
ld => data_next.OUTPUTSELECT
ld => data_next.OUTPUTSELECT
ld => data_next.OUTPUTSELECT
ld => data_next.OUTPUTSELECT
ld => data_next.OUTPUTSELECT
ld => data_next.OUTPUTSELECT
ld => data_next.OUTPUTSELECT
ld => data_next.OUTPUTSELECT
ld => data_next.OUTPUTSELECT
ld => data_next.OUTPUTSELECT
cl => data_next[9].OUTPUTSELECT
cl => data_next[8].OUTPUTSELECT
cl => data_next[7].OUTPUTSELECT
cl => data_next[6].OUTPUTSELECT
cl => data_next[5].OUTPUTSELECT
cl => data_next[4].OUTPUTSELECT
cl => data_next[3].OUTPUTSELECT
cl => data_next[2].OUTPUTSELECT
cl => data_next[1].OUTPUTSELECT
cl => data_next[0].OUTPUTSELECT
inc => data_next.OUTPUTSELECT
inc => data_next.OUTPUTSELECT
inc => data_next.OUTPUTSELECT
inc => data_next.OUTPUTSELECT
inc => data_next.OUTPUTSELECT
inc => data_next.OUTPUTSELECT
inc => data_next.OUTPUTSELECT
inc => data_next.OUTPUTSELECT
inc => data_next.OUTPUTSELECT
inc => data_next.OUTPUTSELECT
dec => data_next.OUTPUTSELECT
dec => data_next.OUTPUTSELECT
dec => data_next.OUTPUTSELECT
dec => data_next.OUTPUTSELECT
dec => data_next.OUTPUTSELECT
dec => data_next.OUTPUTSELECT
dec => data_next.OUTPUTSELECT
dec => data_next.OUTPUTSELECT
dec => data_next.OUTPUTSELECT
dec => data_next.OUTPUTSELECT
data_in[0] => data_next.DATAB
data_in[1] => data_next.DATAB
data_in[2] => data_next.DATAB
data_in[3] => data_next.DATAB
data_in[4] => data_next.DATAB
data_in[5] => data_next.DATAB
data_in[6] => data_next.DATAB
data_in[7] => data_next.DATAB
data_in[8] => data_next.DATAB
data_in[9] => data_next.DATAB
data_out[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data[9].DB_MAX_OUTPUT_PORT_TYPE


|Lab2Demo|CLK_DIVIDER:inst75
in_clk => out_clk_next.CLK
in_clk => cnt[0].CLK
in_clk => cnt[1].CLK
in_clk => cnt[2].CLK
in_clk => cnt[3].CLK
in_clk => cnt[4].CLK
in_clk => cnt[5].CLK
in_clk => cnt[6].CLK
in_clk => cnt[7].CLK
in_clk => cnt[8].CLK
in_clk => cnt[9].CLK
in_clk => cnt[10].CLK
in_clk => cnt[11].CLK
in_clk => cnt[12].CLK
in_clk => cnt[13].CLK
in_clk => cnt[14].CLK
in_clk => cnt[15].CLK
in_clk => cnt[16].CLK
in_clk => cnt[17].CLK
reset => cnt.OUTPUTSELECT
reset => cnt.OUTPUTSELECT
reset => cnt.OUTPUTSELECT
reset => cnt.OUTPUTSELECT
reset => cnt.OUTPUTSELECT
reset => cnt.OUTPUTSELECT
reset => cnt.OUTPUTSELECT
reset => cnt.OUTPUTSELECT
reset => cnt.OUTPUTSELECT
reset => cnt.OUTPUTSELECT
reset => cnt.OUTPUTSELECT
reset => cnt.OUTPUTSELECT
reset => cnt.OUTPUTSELECT
reset => cnt.OUTPUTSELECT
reset => cnt.OUTPUTSELECT
reset => cnt.OUTPUTSELECT
reset => cnt.OUTPUTSELECT
reset => cnt.OUTPUTSELECT
pause => cnt.OUTPUTSELECT
pause => cnt.OUTPUTSELECT
pause => cnt.OUTPUTSELECT
pause => cnt.OUTPUTSELECT
pause => cnt.OUTPUTSELECT
pause => cnt.OUTPUTSELECT
pause => cnt.OUTPUTSELECT
pause => cnt.OUTPUTSELECT
pause => cnt.OUTPUTSELECT
pause => cnt.OUTPUTSELECT
pause => cnt.OUTPUTSELECT
pause => cnt.OUTPUTSELECT
pause => cnt.OUTPUTSELECT
pause => cnt.OUTPUTSELECT
pause => cnt.OUTPUTSELECT
pause => cnt.OUTPUTSELECT
pause => cnt.OUTPUTSELECT
pause => cnt.OUTPUTSELECT
out_clk <= out_clk_next.DB_MAX_OUTPUT_PORT_TYPE


|Lab2Demo|CONSTX:inst70
data[0] <= <VCC>
data[1] <= <GND>
data[2] <= <VCC>
data[3] <= <GND>
data[4] <= <VCC>
data[5] <= <VCC>
data[6] <= <GND>
data[7] <= <VCC>
data[8] <= <VCC>
data[9] <= <GND>


|Lab2Demo|ADD:inst83
A[0] => Add0.IN12
A[1] => Add0.IN11
A[2] => Add0.IN10
A[3] => Add0.IN9
A[4] => Add0.IN8
A[5] => Add0.IN7
A[6] => Add0.IN6
A[7] => Add0.IN5
A[8] => Add0.IN4
A[9] => Add0.IN3
A[10] => Add0.IN2
A[11] => Add0.IN1
B[0] => Add0.IN24
B[1] => Add0.IN23
B[2] => Add0.IN22
B[3] => Add0.IN21
B[4] => Add0.IN20
B[5] => Add0.IN19
B[6] => Add0.IN18
B[7] => Add0.IN17
B[8] => Add0.IN16
B[9] => Add0.IN15
B[10] => Add0.IN14
B[11] => Add0.IN13
C0 => Add1.IN26
C <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[0] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[1] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[2] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[3] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[4] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[5] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[6] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[7] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[8] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[9] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[10] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[11] <= Add1.DB_MAX_OUTPUT_PORT_TYPE


|Lab2Demo|SUB:inst84
A[0] => Add0.IN20
A[1] => Add0.IN19
A[2] => Add0.IN18
A[3] => Add0.IN17
A[4] => Add0.IN16
A[5] => Add0.IN15
A[6] => Add0.IN14
A[7] => Add0.IN13
A[8] => Add0.IN12
A[9] => Add0.IN11
B[0] => Add0.IN10
B[1] => Add0.IN9
B[2] => Add0.IN8
B[3] => Add0.IN7
B[4] => Add0.IN6
B[5] => Add0.IN5
B[6] => Add0.IN4
B[7] => Add0.IN3
B[8] => Add0.IN2
B[9] => Add0.IN1
F[0] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[1] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[2] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[3] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[4] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[5] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[6] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[7] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[8] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[9] <= Add1.DB_MAX_OUTPUT_PORT_TYPE


|Lab2Demo|SUB:inst85
A[0] => Add0.IN20
A[1] => Add0.IN19
A[2] => Add0.IN18
A[3] => Add0.IN17
A[4] => Add0.IN16
A[5] => Add0.IN15
A[6] => Add0.IN14
A[7] => Add0.IN13
A[8] => Add0.IN12
A[9] => Add0.IN11
B[0] => Add0.IN10
B[1] => Add0.IN9
B[2] => Add0.IN8
B[3] => Add0.IN7
B[4] => Add0.IN6
B[5] => Add0.IN5
B[6] => Add0.IN4
B[7] => Add0.IN3
B[8] => Add0.IN2
B[9] => Add0.IN1
F[0] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[1] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[2] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[3] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[4] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[5] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[6] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[7] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[8] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[9] <= Add1.DB_MAX_OUTPUT_PORT_TYPE


|Lab2Demo|MP2X:inst96
X0[0] => Y.DATAB
X0[1] => Y.DATAB
X0[2] => Y.DATAB
X0[3] => Y.DATAB
X1[0] => Y.DATAA
X1[1] => Y.DATAA
X1[2] => Y.DATAA
X1[3] => Y.DATAA
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
Y[0] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Y.DB_MAX_OUTPUT_PORT_TYPE


|Lab2Demo|lesinar:inst17
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
address[8] => altsyncram:altsyncram_component.address_a[8]
address[9] => altsyncram:altsyncram_component.address_a[9]
address[10] => altsyncram:altsyncram_component.address_a[10]
address[11] => altsyncram:altsyncram_component.address_a[11]
clock => altsyncram:altsyncram_component.clock0
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
data[6] => altsyncram:altsyncram_component.data_a[6]
data[7] => altsyncram:altsyncram_component.data_a[7]
data[8] => altsyncram:altsyncram_component.data_a[8]
data[9] => altsyncram:altsyncram_component.data_a[9]
data[10] => altsyncram:altsyncram_component.data_a[10]
data[11] => altsyncram:altsyncram_component.data_a[11]
data[12] => altsyncram:altsyncram_component.data_a[12]
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]
q[8] <= altsyncram:altsyncram_component.q_a[8]
q[9] <= altsyncram:altsyncram_component.q_a[9]
q[10] <= altsyncram:altsyncram_component.q_a[10]
q[11] <= altsyncram:altsyncram_component.q_a[11]
q[12] <= altsyncram:altsyncram_component.q_a[12]


|Lab2Demo|lesinar:inst17|altsyncram:altsyncram_component
wren_a => altsyncram_ftr3:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_ftr3:auto_generated.data_a[0]
data_a[1] => altsyncram_ftr3:auto_generated.data_a[1]
data_a[2] => altsyncram_ftr3:auto_generated.data_a[2]
data_a[3] => altsyncram_ftr3:auto_generated.data_a[3]
data_a[4] => altsyncram_ftr3:auto_generated.data_a[4]
data_a[5] => altsyncram_ftr3:auto_generated.data_a[5]
data_a[6] => altsyncram_ftr3:auto_generated.data_a[6]
data_a[7] => altsyncram_ftr3:auto_generated.data_a[7]
data_a[8] => altsyncram_ftr3:auto_generated.data_a[8]
data_a[9] => altsyncram_ftr3:auto_generated.data_a[9]
data_a[10] => altsyncram_ftr3:auto_generated.data_a[10]
data_a[11] => altsyncram_ftr3:auto_generated.data_a[11]
data_a[12] => altsyncram_ftr3:auto_generated.data_a[12]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_ftr3:auto_generated.address_a[0]
address_a[1] => altsyncram_ftr3:auto_generated.address_a[1]
address_a[2] => altsyncram_ftr3:auto_generated.address_a[2]
address_a[3] => altsyncram_ftr3:auto_generated.address_a[3]
address_a[4] => altsyncram_ftr3:auto_generated.address_a[4]
address_a[5] => altsyncram_ftr3:auto_generated.address_a[5]
address_a[6] => altsyncram_ftr3:auto_generated.address_a[6]
address_a[7] => altsyncram_ftr3:auto_generated.address_a[7]
address_a[8] => altsyncram_ftr3:auto_generated.address_a[8]
address_a[9] => altsyncram_ftr3:auto_generated.address_a[9]
address_a[10] => altsyncram_ftr3:auto_generated.address_a[10]
address_a[11] => altsyncram_ftr3:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_ftr3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_ftr3:auto_generated.q_a[0]
q_a[1] <= altsyncram_ftr3:auto_generated.q_a[1]
q_a[2] <= altsyncram_ftr3:auto_generated.q_a[2]
q_a[3] <= altsyncram_ftr3:auto_generated.q_a[3]
q_a[4] <= altsyncram_ftr3:auto_generated.q_a[4]
q_a[5] <= altsyncram_ftr3:auto_generated.q_a[5]
q_a[6] <= altsyncram_ftr3:auto_generated.q_a[6]
q_a[7] <= altsyncram_ftr3:auto_generated.q_a[7]
q_a[8] <= altsyncram_ftr3:auto_generated.q_a[8]
q_a[9] <= altsyncram_ftr3:auto_generated.q_a[9]
q_a[10] <= altsyncram_ftr3:auto_generated.q_a[10]
q_a[11] <= altsyncram_ftr3:auto_generated.q_a[11]
q_a[12] <= altsyncram_ftr3:auto_generated.q_a[12]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|Lab2Demo|lesinar:inst17|altsyncram:altsyncram_component|altsyncram_ftr3:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
wren_a => ram_block1a0.IN0
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE


|Lab2Demo|MP2X:inst100
X0[0] => Y.DATAB
X0[1] => Y.DATAB
X0[2] => Y.DATAB
X0[3] => Y.DATAB
X0[4] => Y.DATAB
X0[5] => Y.DATAB
X0[6] => Y.DATAB
X0[7] => Y.DATAB
X0[8] => Y.DATAB
X0[9] => Y.DATAB
X0[10] => Y.DATAB
X0[11] => Y.DATAB
X1[0] => Y.DATAA
X1[1] => Y.DATAA
X1[2] => Y.DATAA
X1[3] => Y.DATAA
X1[4] => Y.DATAA
X1[5] => Y.DATAA
X1[6] => Y.DATAA
X1[7] => Y.DATAA
X1[8] => Y.DATAA
X1[9] => Y.DATAA
X1[10] => Y.DATAA
X1[11] => Y.DATAA
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
Y[0] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[8] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[9] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[10] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[11] <= Y.DB_MAX_OUTPUT_PORT_TYPE


|Lab2Demo|IS_VALID_ZA_PREPREKE:inst42
IS_VALID <= inst7.DB_MAX_OUTPUT_PORT_TYPE
X[0] => CMPX:inst5.A[0]
X[0] => CMPX:inst.A[0]
X[1] => CMPX:inst5.A[1]
X[1] => CMPX:inst.A[1]
X[2] => CMPX:inst5.A[2]
X[2] => CMPX:inst.A[2]
X[3] => CMPX:inst5.A[3]
X[3] => CMPX:inst.A[3]
X[4] => CMPX:inst5.A[4]
X[4] => CMPX:inst.A[4]
X[5] => CMPX:inst5.A[5]
X[5] => CMPX:inst.A[5]
X[6] => CMPX:inst5.A[6]
X[6] => CMPX:inst.A[6]
X[7] => CMPX:inst5.A[7]
X[7] => CMPX:inst.A[7]
X[8] => CMPX:inst5.A[8]
X[8] => CMPX:inst.A[8]
X[9] => CMPX:inst5.A[9]
X[9] => CMPX:inst.A[9]
W[0] => ADD:inst6.A[0]
W[1] => ADD:inst6.A[1]
W[2] => ADD:inst6.A[2]
W[3] => ADD:inst6.A[3]
W[4] => ADD:inst6.A[4]
W[5] => ADD:inst6.A[5]
W[6] => ADD:inst6.A[6]
W[7] => ADD:inst6.A[7]
W[8] => ADD:inst6.A[8]
W[9] => ADD:inst6.A[9]
X_POCETAK[0] => ADD:inst6.B[0]
X_POCETAK[0] => CMPX:inst.B[0]
X_POCETAK[1] => ADD:inst6.B[1]
X_POCETAK[1] => CMPX:inst.B[1]
X_POCETAK[2] => ADD:inst6.B[2]
X_POCETAK[2] => CMPX:inst.B[2]
X_POCETAK[3] => ADD:inst6.B[3]
X_POCETAK[3] => CMPX:inst.B[3]
X_POCETAK[4] => ADD:inst6.B[4]
X_POCETAK[4] => CMPX:inst.B[4]
X_POCETAK[5] => ADD:inst6.B[5]
X_POCETAK[5] => CMPX:inst.B[5]
X_POCETAK[6] => ADD:inst6.B[6]
X_POCETAK[6] => CMPX:inst.B[6]
X_POCETAK[7] => ADD:inst6.B[7]
X_POCETAK[7] => CMPX:inst.B[7]
X_POCETAK[8] => ADD:inst6.B[8]
X_POCETAK[8] => CMPX:inst.B[8]
X_POCETAK[9] => ADD:inst6.B[9]
X_POCETAK[9] => CMPX:inst.B[9]
Y[0] => CMPX:inst3.A[0]
Y[0] => CMPX:inst11.A[0]
Y[1] => CMPX:inst3.A[1]
Y[1] => CMPX:inst11.A[1]
Y[2] => CMPX:inst3.A[2]
Y[2] => CMPX:inst11.A[2]
Y[3] => CMPX:inst3.A[3]
Y[3] => CMPX:inst11.A[3]
Y[4] => CMPX:inst3.A[4]
Y[4] => CMPX:inst11.A[4]
Y[5] => CMPX:inst3.A[5]
Y[5] => CMPX:inst11.A[5]
Y[6] => CMPX:inst3.A[6]
Y[6] => CMPX:inst11.A[6]
Y[7] => CMPX:inst3.A[7]
Y[7] => CMPX:inst11.A[7]
Y[8] => CMPX:inst3.A[8]
Y[8] => CMPX:inst11.A[8]
Y[9] => CMPX:inst3.A[9]
Y[9] => CMPX:inst11.A[9]
Y_POCETAK[0] => CMPX:inst3.B[0]
Y_POCETAK[0] => ADD:inst10.B[0]
Y_POCETAK[1] => CMPX:inst3.B[1]
Y_POCETAK[1] => ADD:inst10.B[1]
Y_POCETAK[2] => CMPX:inst3.B[2]
Y_POCETAK[2] => ADD:inst10.B[2]
Y_POCETAK[3] => CMPX:inst3.B[3]
Y_POCETAK[3] => ADD:inst10.B[3]
Y_POCETAK[4] => CMPX:inst3.B[4]
Y_POCETAK[4] => ADD:inst10.B[4]
Y_POCETAK[5] => CMPX:inst3.B[5]
Y_POCETAK[5] => ADD:inst10.B[5]
Y_POCETAK[6] => CMPX:inst3.B[6]
Y_POCETAK[6] => ADD:inst10.B[6]
Y_POCETAK[7] => CMPX:inst3.B[7]
Y_POCETAK[7] => ADD:inst10.B[7]
Y_POCETAK[8] => CMPX:inst3.B[8]
Y_POCETAK[8] => ADD:inst10.B[8]
Y_POCETAK[9] => CMPX:inst3.B[9]
Y_POCETAK[9] => ADD:inst10.B[9]
H[0] => ADD:inst10.A[0]
H[1] => ADD:inst10.A[1]
H[2] => ADD:inst10.A[2]
H[3] => ADD:inst10.A[3]
H[4] => ADD:inst10.A[4]
H[5] => ADD:inst10.A[5]
H[6] => ADD:inst10.A[6]
H[7] => ADD:inst10.A[7]
H[8] => ADD:inst10.A[8]
H[9] => ADD:inst10.A[9]


|Lab2Demo|IS_VALID_ZA_PREPREKE:inst42|CMPX:inst5
A[0] => Equal0.IN9
A[0] => LessThan0.IN10
A[0] => LessThan1.IN10
A[1] => Equal0.IN8
A[1] => LessThan0.IN9
A[1] => LessThan1.IN9
A[2] => Equal0.IN7
A[2] => LessThan0.IN8
A[2] => LessThan1.IN8
A[3] => Equal0.IN6
A[3] => LessThan0.IN7
A[3] => LessThan1.IN7
A[4] => Equal0.IN5
A[4] => LessThan0.IN6
A[4] => LessThan1.IN6
A[5] => Equal0.IN4
A[5] => LessThan0.IN5
A[5] => LessThan1.IN5
A[6] => Equal0.IN3
A[6] => LessThan0.IN4
A[6] => LessThan1.IN4
A[7] => Equal0.IN2
A[7] => LessThan0.IN3
A[7] => LessThan1.IN3
A[8] => Equal0.IN1
A[8] => LessThan0.IN2
A[8] => LessThan1.IN2
A[9] => Equal0.IN0
A[9] => LessThan0.IN1
A[9] => LessThan1.IN1
B[0] => Equal0.IN19
B[0] => LessThan0.IN20
B[0] => LessThan1.IN20
B[1] => Equal0.IN18
B[1] => LessThan0.IN19
B[1] => LessThan1.IN19
B[2] => Equal0.IN17
B[2] => LessThan0.IN18
B[2] => LessThan1.IN18
B[3] => Equal0.IN16
B[3] => LessThan0.IN17
B[3] => LessThan1.IN17
B[4] => Equal0.IN15
B[4] => LessThan0.IN16
B[4] => LessThan1.IN16
B[5] => Equal0.IN14
B[5] => LessThan0.IN15
B[5] => LessThan1.IN15
B[6] => Equal0.IN13
B[6] => LessThan0.IN14
B[6] => LessThan1.IN14
B[7] => Equal0.IN12
B[7] => LessThan0.IN13
B[7] => LessThan1.IN13
B[8] => Equal0.IN11
B[8] => LessThan0.IN12
B[8] => LessThan1.IN12
B[9] => Equal0.IN10
B[9] => LessThan0.IN11
B[9] => LessThan1.IN11
eq <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
ls <= LessThan1.DB_MAX_OUTPUT_PORT_TYPE
gr <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE


|Lab2Demo|IS_VALID_ZA_PREPREKE:inst42|ADD:inst6
A[0] => Add0.IN10
A[1] => Add0.IN9
A[2] => Add0.IN8
A[3] => Add0.IN7
A[4] => Add0.IN6
A[5] => Add0.IN5
A[6] => Add0.IN4
A[7] => Add0.IN3
A[8] => Add0.IN2
A[9] => Add0.IN1
B[0] => Add0.IN20
B[1] => Add0.IN19
B[2] => Add0.IN18
B[3] => Add0.IN17
B[4] => Add0.IN16
B[5] => Add0.IN15
B[6] => Add0.IN14
B[7] => Add0.IN13
B[8] => Add0.IN12
B[9] => Add0.IN11
C0 => Add1.IN22
C <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[0] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[1] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[2] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[3] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[4] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[5] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[6] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[7] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[8] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[9] <= Add1.DB_MAX_OUTPUT_PORT_TYPE


|Lab2Demo|IS_VALID_ZA_PREPREKE:inst42|CMPX:inst
A[0] => Equal0.IN9
A[0] => LessThan0.IN10
A[0] => LessThan1.IN10
A[1] => Equal0.IN8
A[1] => LessThan0.IN9
A[1] => LessThan1.IN9
A[2] => Equal0.IN7
A[2] => LessThan0.IN8
A[2] => LessThan1.IN8
A[3] => Equal0.IN6
A[3] => LessThan0.IN7
A[3] => LessThan1.IN7
A[4] => Equal0.IN5
A[4] => LessThan0.IN6
A[4] => LessThan1.IN6
A[5] => Equal0.IN4
A[5] => LessThan0.IN5
A[5] => LessThan1.IN5
A[6] => Equal0.IN3
A[6] => LessThan0.IN4
A[6] => LessThan1.IN4
A[7] => Equal0.IN2
A[7] => LessThan0.IN3
A[7] => LessThan1.IN3
A[8] => Equal0.IN1
A[8] => LessThan0.IN2
A[8] => LessThan1.IN2
A[9] => Equal0.IN0
A[9] => LessThan0.IN1
A[9] => LessThan1.IN1
B[0] => Equal0.IN19
B[0] => LessThan0.IN20
B[0] => LessThan1.IN20
B[1] => Equal0.IN18
B[1] => LessThan0.IN19
B[1] => LessThan1.IN19
B[2] => Equal0.IN17
B[2] => LessThan0.IN18
B[2] => LessThan1.IN18
B[3] => Equal0.IN16
B[3] => LessThan0.IN17
B[3] => LessThan1.IN17
B[4] => Equal0.IN15
B[4] => LessThan0.IN16
B[4] => LessThan1.IN16
B[5] => Equal0.IN14
B[5] => LessThan0.IN15
B[5] => LessThan1.IN15
B[6] => Equal0.IN13
B[6] => LessThan0.IN14
B[6] => LessThan1.IN14
B[7] => Equal0.IN12
B[7] => LessThan0.IN13
B[7] => LessThan1.IN13
B[8] => Equal0.IN11
B[8] => LessThan0.IN12
B[8] => LessThan1.IN12
B[9] => Equal0.IN10
B[9] => LessThan0.IN11
B[9] => LessThan1.IN11
eq <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
ls <= LessThan1.DB_MAX_OUTPUT_PORT_TYPE
gr <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE


|Lab2Demo|IS_VALID_ZA_PREPREKE:inst42|CMPX:inst3
A[0] => Equal0.IN9
A[0] => LessThan0.IN10
A[0] => LessThan1.IN10
A[1] => Equal0.IN8
A[1] => LessThan0.IN9
A[1] => LessThan1.IN9
A[2] => Equal0.IN7
A[2] => LessThan0.IN8
A[2] => LessThan1.IN8
A[3] => Equal0.IN6
A[3] => LessThan0.IN7
A[3] => LessThan1.IN7
A[4] => Equal0.IN5
A[4] => LessThan0.IN6
A[4] => LessThan1.IN6
A[5] => Equal0.IN4
A[5] => LessThan0.IN5
A[5] => LessThan1.IN5
A[6] => Equal0.IN3
A[6] => LessThan0.IN4
A[6] => LessThan1.IN4
A[7] => Equal0.IN2
A[7] => LessThan0.IN3
A[7] => LessThan1.IN3
A[8] => Equal0.IN1
A[8] => LessThan0.IN2
A[8] => LessThan1.IN2
A[9] => Equal0.IN0
A[9] => LessThan0.IN1
A[9] => LessThan1.IN1
B[0] => Equal0.IN19
B[0] => LessThan0.IN20
B[0] => LessThan1.IN20
B[1] => Equal0.IN18
B[1] => LessThan0.IN19
B[1] => LessThan1.IN19
B[2] => Equal0.IN17
B[2] => LessThan0.IN18
B[2] => LessThan1.IN18
B[3] => Equal0.IN16
B[3] => LessThan0.IN17
B[3] => LessThan1.IN17
B[4] => Equal0.IN15
B[4] => LessThan0.IN16
B[4] => LessThan1.IN16
B[5] => Equal0.IN14
B[5] => LessThan0.IN15
B[5] => LessThan1.IN15
B[6] => Equal0.IN13
B[6] => LessThan0.IN14
B[6] => LessThan1.IN14
B[7] => Equal0.IN12
B[7] => LessThan0.IN13
B[7] => LessThan1.IN13
B[8] => Equal0.IN11
B[8] => LessThan0.IN12
B[8] => LessThan1.IN12
B[9] => Equal0.IN10
B[9] => LessThan0.IN11
B[9] => LessThan1.IN11
eq <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
ls <= LessThan1.DB_MAX_OUTPUT_PORT_TYPE
gr <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE


|Lab2Demo|IS_VALID_ZA_PREPREKE:inst42|CMPX:inst11
A[0] => Equal0.IN9
A[0] => LessThan0.IN10
A[0] => LessThan1.IN10
A[1] => Equal0.IN8
A[1] => LessThan0.IN9
A[1] => LessThan1.IN9
A[2] => Equal0.IN7
A[2] => LessThan0.IN8
A[2] => LessThan1.IN8
A[3] => Equal0.IN6
A[3] => LessThan0.IN7
A[3] => LessThan1.IN7
A[4] => Equal0.IN5
A[4] => LessThan0.IN6
A[4] => LessThan1.IN6
A[5] => Equal0.IN4
A[5] => LessThan0.IN5
A[5] => LessThan1.IN5
A[6] => Equal0.IN3
A[6] => LessThan0.IN4
A[6] => LessThan1.IN4
A[7] => Equal0.IN2
A[7] => LessThan0.IN3
A[7] => LessThan1.IN3
A[8] => Equal0.IN1
A[8] => LessThan0.IN2
A[8] => LessThan1.IN2
A[9] => Equal0.IN0
A[9] => LessThan0.IN1
A[9] => LessThan1.IN1
B[0] => Equal0.IN19
B[0] => LessThan0.IN20
B[0] => LessThan1.IN20
B[1] => Equal0.IN18
B[1] => LessThan0.IN19
B[1] => LessThan1.IN19
B[2] => Equal0.IN17
B[2] => LessThan0.IN18
B[2] => LessThan1.IN18
B[3] => Equal0.IN16
B[3] => LessThan0.IN17
B[3] => LessThan1.IN17
B[4] => Equal0.IN15
B[4] => LessThan0.IN16
B[4] => LessThan1.IN16
B[5] => Equal0.IN14
B[5] => LessThan0.IN15
B[5] => LessThan1.IN15
B[6] => Equal0.IN13
B[6] => LessThan0.IN14
B[6] => LessThan1.IN14
B[7] => Equal0.IN12
B[7] => LessThan0.IN13
B[7] => LessThan1.IN13
B[8] => Equal0.IN11
B[8] => LessThan0.IN12
B[8] => LessThan1.IN12
B[9] => Equal0.IN10
B[9] => LessThan0.IN11
B[9] => LessThan1.IN11
eq <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
ls <= LessThan1.DB_MAX_OUTPUT_PORT_TYPE
gr <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE


|Lab2Demo|IS_VALID_ZA_PREPREKE:inst42|ADD:inst10
A[0] => Add0.IN10
A[1] => Add0.IN9
A[2] => Add0.IN8
A[3] => Add0.IN7
A[4] => Add0.IN6
A[5] => Add0.IN5
A[6] => Add0.IN4
A[7] => Add0.IN3
A[8] => Add0.IN2
A[9] => Add0.IN1
B[0] => Add0.IN20
B[1] => Add0.IN19
B[2] => Add0.IN18
B[3] => Add0.IN17
B[4] => Add0.IN16
B[5] => Add0.IN15
B[6] => Add0.IN14
B[7] => Add0.IN13
B[8] => Add0.IN12
B[9] => Add0.IN11
C0 => Add1.IN22
C <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[0] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[1] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[2] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[3] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[4] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[5] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[6] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[7] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[8] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[9] <= Add1.DB_MAX_OUTPUT_PORT_TYPE


|Lab2Demo|CONSTX:inst64
data[0] <= <VCC>
data[1] <= <VCC>
data[2] <= <VCC>
data[3] <= <VCC>
data[4] <= <VCC>
data[5] <= <VCC>
data[6] <= <GND>
data[7] <= <GND>
data[8] <= <GND>
data[9] <= <GND>


|Lab2Demo|CONSTX:inst59
data[0] <= <VCC>
data[1] <= <VCC>
data[2] <= <VCC>
data[3] <= <VCC>
data[4] <= <VCC>
data[5] <= <VCC>
data[6] <= <GND>
data[7] <= <GND>
data[8] <= <GND>
data[9] <= <GND>


|Lab2Demo|REGX:inst80
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
clk => data[3].CLK
clk => data[4].CLK
clk => data[5].CLK
clk => data[6].CLK
clk => data[7].CLK
clk => data[8].CLK
clk => data[9].CLK
ld => data_next.OUTPUTSELECT
ld => data_next.OUTPUTSELECT
ld => data_next.OUTPUTSELECT
ld => data_next.OUTPUTSELECT
ld => data_next.OUTPUTSELECT
ld => data_next.OUTPUTSELECT
ld => data_next.OUTPUTSELECT
ld => data_next.OUTPUTSELECT
ld => data_next.OUTPUTSELECT
ld => data_next.OUTPUTSELECT
cl => data_next[9].OUTPUTSELECT
cl => data_next[8].OUTPUTSELECT
cl => data_next[7].OUTPUTSELECT
cl => data_next[6].OUTPUTSELECT
cl => data_next[5].OUTPUTSELECT
cl => data_next[4].OUTPUTSELECT
cl => data_next[3].OUTPUTSELECT
cl => data_next[2].OUTPUTSELECT
cl => data_next[1].OUTPUTSELECT
cl => data_next[0].OUTPUTSELECT
inc => data_next.OUTPUTSELECT
inc => data_next.OUTPUTSELECT
inc => data_next.OUTPUTSELECT
inc => data_next.OUTPUTSELECT
inc => data_next.OUTPUTSELECT
inc => data_next.OUTPUTSELECT
inc => data_next.OUTPUTSELECT
inc => data_next.OUTPUTSELECT
inc => data_next.OUTPUTSELECT
inc => data_next.OUTPUTSELECT
dec => data_next.OUTPUTSELECT
dec => data_next.OUTPUTSELECT
dec => data_next.OUTPUTSELECT
dec => data_next.OUTPUTSELECT
dec => data_next.OUTPUTSELECT
dec => data_next.OUTPUTSELECT
dec => data_next.OUTPUTSELECT
dec => data_next.OUTPUTSELECT
dec => data_next.OUTPUTSELECT
dec => data_next.OUTPUTSELECT
data_in[0] => data_next.DATAB
data_in[1] => data_next.DATAB
data_in[2] => data_next.DATAB
data_in[3] => data_next.DATAB
data_in[4] => data_next.DATAB
data_in[5] => data_next.DATAB
data_in[6] => data_next.DATAB
data_in[7] => data_next.DATAB
data_in[8] => data_next.DATAB
data_in[9] => data_next.DATAB
data_out[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data[9].DB_MAX_OUTPUT_PORT_TYPE


|Lab2Demo|CLK_DIVIDER:inst74
in_clk => out_clk_next.CLK
in_clk => cnt[0].CLK
in_clk => cnt[1].CLK
in_clk => cnt[2].CLK
in_clk => cnt[3].CLK
in_clk => cnt[4].CLK
in_clk => cnt[5].CLK
in_clk => cnt[6].CLK
in_clk => cnt[7].CLK
in_clk => cnt[8].CLK
in_clk => cnt[9].CLK
in_clk => cnt[10].CLK
in_clk => cnt[11].CLK
in_clk => cnt[12].CLK
in_clk => cnt[13].CLK
in_clk => cnt[14].CLK
in_clk => cnt[15].CLK
in_clk => cnt[16].CLK
reset => cnt.OUTPUTSELECT
reset => cnt.OUTPUTSELECT
reset => cnt.OUTPUTSELECT
reset => cnt.OUTPUTSELECT
reset => cnt.OUTPUTSELECT
reset => cnt.OUTPUTSELECT
reset => cnt.OUTPUTSELECT
reset => cnt.OUTPUTSELECT
reset => cnt.OUTPUTSELECT
reset => cnt.OUTPUTSELECT
reset => cnt.OUTPUTSELECT
reset => cnt.OUTPUTSELECT
reset => cnt.OUTPUTSELECT
reset => cnt.OUTPUTSELECT
reset => cnt.OUTPUTSELECT
reset => cnt.OUTPUTSELECT
reset => cnt.OUTPUTSELECT
pause => cnt.OUTPUTSELECT
pause => cnt.OUTPUTSELECT
pause => cnt.OUTPUTSELECT
pause => cnt.OUTPUTSELECT
pause => cnt.OUTPUTSELECT
pause => cnt.OUTPUTSELECT
pause => cnt.OUTPUTSELECT
pause => cnt.OUTPUTSELECT
pause => cnt.OUTPUTSELECT
pause => cnt.OUTPUTSELECT
pause => cnt.OUTPUTSELECT
pause => cnt.OUTPUTSELECT
pause => cnt.OUTPUTSELECT
pause => cnt.OUTPUTSELECT
pause => cnt.OUTPUTSELECT
pause => cnt.OUTPUTSELECT
pause => cnt.OUTPUTSELECT
out_clk <= out_clk_next.DB_MAX_OUTPUT_PORT_TYPE


|Lab2Demo|CONSTX:inst54
data[0] <= <GND>
data[1] <= <GND>
data[2] <= <VCC>
data[3] <= <GND>
data[4] <= <GND>
data[5] <= <VCC>
data[6] <= <VCC>
data[7] <= <GND>
data[8] <= <GND>
data[9] <= <GND>


|Lab2Demo|ADD:inst99
A[0] => Add0.IN12
A[1] => Add0.IN11
A[2] => Add0.IN10
A[3] => Add0.IN9
A[4] => Add0.IN8
A[5] => Add0.IN7
A[6] => Add0.IN6
A[7] => Add0.IN5
A[8] => Add0.IN4
A[9] => Add0.IN3
A[10] => Add0.IN2
A[11] => Add0.IN1
B[0] => Add0.IN24
B[1] => Add0.IN23
B[2] => Add0.IN22
B[3] => Add0.IN21
B[4] => Add0.IN20
B[5] => Add0.IN19
B[6] => Add0.IN18
B[7] => Add0.IN17
B[8] => Add0.IN16
B[9] => Add0.IN15
B[10] => Add0.IN14
B[11] => Add0.IN13
C0 => Add1.IN26
C <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[0] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[1] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[2] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[3] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[4] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[5] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[6] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[7] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[8] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[9] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[10] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[11] <= Add1.DB_MAX_OUTPUT_PORT_TYPE


|Lab2Demo|SUB:inst1111
A[0] => Add0.IN20
A[1] => Add0.IN19
A[2] => Add0.IN18
A[3] => Add0.IN17
A[4] => Add0.IN16
A[5] => Add0.IN15
A[6] => Add0.IN14
A[7] => Add0.IN13
A[8] => Add0.IN12
A[9] => Add0.IN11
B[0] => Add0.IN10
B[1] => Add0.IN9
B[2] => Add0.IN8
B[3] => Add0.IN7
B[4] => Add0.IN6
B[5] => Add0.IN5
B[6] => Add0.IN4
B[7] => Add0.IN3
B[8] => Add0.IN2
B[9] => Add0.IN1
F[0] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[1] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[2] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[3] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[4] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[5] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[6] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[7] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[8] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[9] <= Add1.DB_MAX_OUTPUT_PORT_TYPE


|Lab2Demo|CONSTX:inst120
data[0] <= <VCC>
data[1] <= <VCC>
data[2] <= <VCC>
data[3] <= <VCC>
data[4] <= <VCC>
data[5] <= <VCC>
data[6] <= <GND>
data[7] <= <GND>
data[8] <= <GND>
data[9] <= <GND>


|Lab2Demo|SUB:inst98
A[0] => Add0.IN20
A[1] => Add0.IN19
A[2] => Add0.IN18
A[3] => Add0.IN17
A[4] => Add0.IN16
A[5] => Add0.IN15
A[6] => Add0.IN14
A[7] => Add0.IN13
A[8] => Add0.IN12
A[9] => Add0.IN11
B[0] => Add0.IN10
B[1] => Add0.IN9
B[2] => Add0.IN8
B[3] => Add0.IN7
B[4] => Add0.IN6
B[5] => Add0.IN5
B[6] => Add0.IN4
B[7] => Add0.IN3
B[8] => Add0.IN2
B[9] => Add0.IN1
F[0] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[1] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[2] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[3] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[4] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[5] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[6] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[7] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[8] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[9] <= Add1.DB_MAX_OUTPUT_PORT_TYPE


|Lab2Demo|SUB:inst101
A[0] => Add0.IN20
A[1] => Add0.IN19
A[2] => Add0.IN18
A[3] => Add0.IN17
A[4] => Add0.IN16
A[5] => Add0.IN15
A[6] => Add0.IN14
A[7] => Add0.IN13
A[8] => Add0.IN12
A[9] => Add0.IN11
B[0] => Add0.IN10
B[1] => Add0.IN9
B[2] => Add0.IN8
B[3] => Add0.IN7
B[4] => Add0.IN6
B[5] => Add0.IN5
B[6] => Add0.IN4
B[7] => Add0.IN3
B[8] => Add0.IN2
B[9] => Add0.IN1
F[0] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[1] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[2] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[3] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[4] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[5] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[6] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[7] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[8] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[9] <= Add1.DB_MAX_OUTPUT_PORT_TYPE


|Lab2Demo|MP2X:inst26
X0[0] => Y.DATAB
X0[1] => Y.DATAB
X0[2] => Y.DATAB
X0[3] => Y.DATAB
X1[0] => Y.DATAA
X1[1] => Y.DATAA
X1[2] => Y.DATAA
X1[3] => Y.DATAA
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
Y[0] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Y.DB_MAX_OUTPUT_PORT_TYPE


|Lab2Demo|lesinar:inst9
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
address[8] => altsyncram:altsyncram_component.address_a[8]
address[9] => altsyncram:altsyncram_component.address_a[9]
address[10] => altsyncram:altsyncram_component.address_a[10]
address[11] => altsyncram:altsyncram_component.address_a[11]
clock => altsyncram:altsyncram_component.clock0
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
data[6] => altsyncram:altsyncram_component.data_a[6]
data[7] => altsyncram:altsyncram_component.data_a[7]
data[8] => altsyncram:altsyncram_component.data_a[8]
data[9] => altsyncram:altsyncram_component.data_a[9]
data[10] => altsyncram:altsyncram_component.data_a[10]
data[11] => altsyncram:altsyncram_component.data_a[11]
data[12] => altsyncram:altsyncram_component.data_a[12]
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]
q[8] <= altsyncram:altsyncram_component.q_a[8]
q[9] <= altsyncram:altsyncram_component.q_a[9]
q[10] <= altsyncram:altsyncram_component.q_a[10]
q[11] <= altsyncram:altsyncram_component.q_a[11]
q[12] <= altsyncram:altsyncram_component.q_a[12]


|Lab2Demo|lesinar:inst9|altsyncram:altsyncram_component
wren_a => altsyncram_ftr3:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_ftr3:auto_generated.data_a[0]
data_a[1] => altsyncram_ftr3:auto_generated.data_a[1]
data_a[2] => altsyncram_ftr3:auto_generated.data_a[2]
data_a[3] => altsyncram_ftr3:auto_generated.data_a[3]
data_a[4] => altsyncram_ftr3:auto_generated.data_a[4]
data_a[5] => altsyncram_ftr3:auto_generated.data_a[5]
data_a[6] => altsyncram_ftr3:auto_generated.data_a[6]
data_a[7] => altsyncram_ftr3:auto_generated.data_a[7]
data_a[8] => altsyncram_ftr3:auto_generated.data_a[8]
data_a[9] => altsyncram_ftr3:auto_generated.data_a[9]
data_a[10] => altsyncram_ftr3:auto_generated.data_a[10]
data_a[11] => altsyncram_ftr3:auto_generated.data_a[11]
data_a[12] => altsyncram_ftr3:auto_generated.data_a[12]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_ftr3:auto_generated.address_a[0]
address_a[1] => altsyncram_ftr3:auto_generated.address_a[1]
address_a[2] => altsyncram_ftr3:auto_generated.address_a[2]
address_a[3] => altsyncram_ftr3:auto_generated.address_a[3]
address_a[4] => altsyncram_ftr3:auto_generated.address_a[4]
address_a[5] => altsyncram_ftr3:auto_generated.address_a[5]
address_a[6] => altsyncram_ftr3:auto_generated.address_a[6]
address_a[7] => altsyncram_ftr3:auto_generated.address_a[7]
address_a[8] => altsyncram_ftr3:auto_generated.address_a[8]
address_a[9] => altsyncram_ftr3:auto_generated.address_a[9]
address_a[10] => altsyncram_ftr3:auto_generated.address_a[10]
address_a[11] => altsyncram_ftr3:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_ftr3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_ftr3:auto_generated.q_a[0]
q_a[1] <= altsyncram_ftr3:auto_generated.q_a[1]
q_a[2] <= altsyncram_ftr3:auto_generated.q_a[2]
q_a[3] <= altsyncram_ftr3:auto_generated.q_a[3]
q_a[4] <= altsyncram_ftr3:auto_generated.q_a[4]
q_a[5] <= altsyncram_ftr3:auto_generated.q_a[5]
q_a[6] <= altsyncram_ftr3:auto_generated.q_a[6]
q_a[7] <= altsyncram_ftr3:auto_generated.q_a[7]
q_a[8] <= altsyncram_ftr3:auto_generated.q_a[8]
q_a[9] <= altsyncram_ftr3:auto_generated.q_a[9]
q_a[10] <= altsyncram_ftr3:auto_generated.q_a[10]
q_a[11] <= altsyncram_ftr3:auto_generated.q_a[11]
q_a[12] <= altsyncram_ftr3:auto_generated.q_a[12]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|Lab2Demo|lesinar:inst9|altsyncram:altsyncram_component|altsyncram_ftr3:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
wren_a => ram_block1a0.IN0
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE


|Lab2Demo|MP2X:inst78
X0[0] => Y.DATAB
X0[1] => Y.DATAB
X0[2] => Y.DATAB
X0[3] => Y.DATAB
X0[4] => Y.DATAB
X0[5] => Y.DATAB
X0[6] => Y.DATAB
X0[7] => Y.DATAB
X0[8] => Y.DATAB
X0[9] => Y.DATAB
X0[10] => Y.DATAB
X0[11] => Y.DATAB
X1[0] => Y.DATAA
X1[1] => Y.DATAA
X1[2] => Y.DATAA
X1[3] => Y.DATAA
X1[4] => Y.DATAA
X1[5] => Y.DATAA
X1[6] => Y.DATAA
X1[7] => Y.DATAA
X1[8] => Y.DATAA
X1[9] => Y.DATAA
X1[10] => Y.DATAA
X1[11] => Y.DATAA
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
Y[0] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[8] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[9] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[10] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[11] <= Y.DB_MAX_OUTPUT_PORT_TYPE


|Lab2Demo|IS_VALID_ZA_PREPREKE:inst92
IS_VALID <= inst7.DB_MAX_OUTPUT_PORT_TYPE
X[0] => CMPX:inst5.A[0]
X[0] => CMPX:inst.A[0]
X[1] => CMPX:inst5.A[1]
X[1] => CMPX:inst.A[1]
X[2] => CMPX:inst5.A[2]
X[2] => CMPX:inst.A[2]
X[3] => CMPX:inst5.A[3]
X[3] => CMPX:inst.A[3]
X[4] => CMPX:inst5.A[4]
X[4] => CMPX:inst.A[4]
X[5] => CMPX:inst5.A[5]
X[5] => CMPX:inst.A[5]
X[6] => CMPX:inst5.A[6]
X[6] => CMPX:inst.A[6]
X[7] => CMPX:inst5.A[7]
X[7] => CMPX:inst.A[7]
X[8] => CMPX:inst5.A[8]
X[8] => CMPX:inst.A[8]
X[9] => CMPX:inst5.A[9]
X[9] => CMPX:inst.A[9]
W[0] => ADD:inst6.A[0]
W[1] => ADD:inst6.A[1]
W[2] => ADD:inst6.A[2]
W[3] => ADD:inst6.A[3]
W[4] => ADD:inst6.A[4]
W[5] => ADD:inst6.A[5]
W[6] => ADD:inst6.A[6]
W[7] => ADD:inst6.A[7]
W[8] => ADD:inst6.A[8]
W[9] => ADD:inst6.A[9]
X_POCETAK[0] => ADD:inst6.B[0]
X_POCETAK[0] => CMPX:inst.B[0]
X_POCETAK[1] => ADD:inst6.B[1]
X_POCETAK[1] => CMPX:inst.B[1]
X_POCETAK[2] => ADD:inst6.B[2]
X_POCETAK[2] => CMPX:inst.B[2]
X_POCETAK[3] => ADD:inst6.B[3]
X_POCETAK[3] => CMPX:inst.B[3]
X_POCETAK[4] => ADD:inst6.B[4]
X_POCETAK[4] => CMPX:inst.B[4]
X_POCETAK[5] => ADD:inst6.B[5]
X_POCETAK[5] => CMPX:inst.B[5]
X_POCETAK[6] => ADD:inst6.B[6]
X_POCETAK[6] => CMPX:inst.B[6]
X_POCETAK[7] => ADD:inst6.B[7]
X_POCETAK[7] => CMPX:inst.B[7]
X_POCETAK[8] => ADD:inst6.B[8]
X_POCETAK[8] => CMPX:inst.B[8]
X_POCETAK[9] => ADD:inst6.B[9]
X_POCETAK[9] => CMPX:inst.B[9]
Y[0] => CMPX:inst3.A[0]
Y[0] => CMPX:inst11.A[0]
Y[1] => CMPX:inst3.A[1]
Y[1] => CMPX:inst11.A[1]
Y[2] => CMPX:inst3.A[2]
Y[2] => CMPX:inst11.A[2]
Y[3] => CMPX:inst3.A[3]
Y[3] => CMPX:inst11.A[3]
Y[4] => CMPX:inst3.A[4]
Y[4] => CMPX:inst11.A[4]
Y[5] => CMPX:inst3.A[5]
Y[5] => CMPX:inst11.A[5]
Y[6] => CMPX:inst3.A[6]
Y[6] => CMPX:inst11.A[6]
Y[7] => CMPX:inst3.A[7]
Y[7] => CMPX:inst11.A[7]
Y[8] => CMPX:inst3.A[8]
Y[8] => CMPX:inst11.A[8]
Y[9] => CMPX:inst3.A[9]
Y[9] => CMPX:inst11.A[9]
Y_POCETAK[0] => CMPX:inst3.B[0]
Y_POCETAK[0] => ADD:inst10.B[0]
Y_POCETAK[1] => CMPX:inst3.B[1]
Y_POCETAK[1] => ADD:inst10.B[1]
Y_POCETAK[2] => CMPX:inst3.B[2]
Y_POCETAK[2] => ADD:inst10.B[2]
Y_POCETAK[3] => CMPX:inst3.B[3]
Y_POCETAK[3] => ADD:inst10.B[3]
Y_POCETAK[4] => CMPX:inst3.B[4]
Y_POCETAK[4] => ADD:inst10.B[4]
Y_POCETAK[5] => CMPX:inst3.B[5]
Y_POCETAK[5] => ADD:inst10.B[5]
Y_POCETAK[6] => CMPX:inst3.B[6]
Y_POCETAK[6] => ADD:inst10.B[6]
Y_POCETAK[7] => CMPX:inst3.B[7]
Y_POCETAK[7] => ADD:inst10.B[7]
Y_POCETAK[8] => CMPX:inst3.B[8]
Y_POCETAK[8] => ADD:inst10.B[8]
Y_POCETAK[9] => CMPX:inst3.B[9]
Y_POCETAK[9] => ADD:inst10.B[9]
H[0] => ADD:inst10.A[0]
H[1] => ADD:inst10.A[1]
H[2] => ADD:inst10.A[2]
H[3] => ADD:inst10.A[3]
H[4] => ADD:inst10.A[4]
H[5] => ADD:inst10.A[5]
H[6] => ADD:inst10.A[6]
H[7] => ADD:inst10.A[7]
H[8] => ADD:inst10.A[8]
H[9] => ADD:inst10.A[9]


|Lab2Demo|IS_VALID_ZA_PREPREKE:inst92|CMPX:inst5
A[0] => Equal0.IN9
A[0] => LessThan0.IN10
A[0] => LessThan1.IN10
A[1] => Equal0.IN8
A[1] => LessThan0.IN9
A[1] => LessThan1.IN9
A[2] => Equal0.IN7
A[2] => LessThan0.IN8
A[2] => LessThan1.IN8
A[3] => Equal0.IN6
A[3] => LessThan0.IN7
A[3] => LessThan1.IN7
A[4] => Equal0.IN5
A[4] => LessThan0.IN6
A[4] => LessThan1.IN6
A[5] => Equal0.IN4
A[5] => LessThan0.IN5
A[5] => LessThan1.IN5
A[6] => Equal0.IN3
A[6] => LessThan0.IN4
A[6] => LessThan1.IN4
A[7] => Equal0.IN2
A[7] => LessThan0.IN3
A[7] => LessThan1.IN3
A[8] => Equal0.IN1
A[8] => LessThan0.IN2
A[8] => LessThan1.IN2
A[9] => Equal0.IN0
A[9] => LessThan0.IN1
A[9] => LessThan1.IN1
B[0] => Equal0.IN19
B[0] => LessThan0.IN20
B[0] => LessThan1.IN20
B[1] => Equal0.IN18
B[1] => LessThan0.IN19
B[1] => LessThan1.IN19
B[2] => Equal0.IN17
B[2] => LessThan0.IN18
B[2] => LessThan1.IN18
B[3] => Equal0.IN16
B[3] => LessThan0.IN17
B[3] => LessThan1.IN17
B[4] => Equal0.IN15
B[4] => LessThan0.IN16
B[4] => LessThan1.IN16
B[5] => Equal0.IN14
B[5] => LessThan0.IN15
B[5] => LessThan1.IN15
B[6] => Equal0.IN13
B[6] => LessThan0.IN14
B[6] => LessThan1.IN14
B[7] => Equal0.IN12
B[7] => LessThan0.IN13
B[7] => LessThan1.IN13
B[8] => Equal0.IN11
B[8] => LessThan0.IN12
B[8] => LessThan1.IN12
B[9] => Equal0.IN10
B[9] => LessThan0.IN11
B[9] => LessThan1.IN11
eq <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
ls <= LessThan1.DB_MAX_OUTPUT_PORT_TYPE
gr <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE


|Lab2Demo|IS_VALID_ZA_PREPREKE:inst92|ADD:inst6
A[0] => Add0.IN10
A[1] => Add0.IN9
A[2] => Add0.IN8
A[3] => Add0.IN7
A[4] => Add0.IN6
A[5] => Add0.IN5
A[6] => Add0.IN4
A[7] => Add0.IN3
A[8] => Add0.IN2
A[9] => Add0.IN1
B[0] => Add0.IN20
B[1] => Add0.IN19
B[2] => Add0.IN18
B[3] => Add0.IN17
B[4] => Add0.IN16
B[5] => Add0.IN15
B[6] => Add0.IN14
B[7] => Add0.IN13
B[8] => Add0.IN12
B[9] => Add0.IN11
C0 => Add1.IN22
C <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[0] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[1] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[2] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[3] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[4] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[5] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[6] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[7] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[8] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[9] <= Add1.DB_MAX_OUTPUT_PORT_TYPE


|Lab2Demo|IS_VALID_ZA_PREPREKE:inst92|CMPX:inst
A[0] => Equal0.IN9
A[0] => LessThan0.IN10
A[0] => LessThan1.IN10
A[1] => Equal0.IN8
A[1] => LessThan0.IN9
A[1] => LessThan1.IN9
A[2] => Equal0.IN7
A[2] => LessThan0.IN8
A[2] => LessThan1.IN8
A[3] => Equal0.IN6
A[3] => LessThan0.IN7
A[3] => LessThan1.IN7
A[4] => Equal0.IN5
A[4] => LessThan0.IN6
A[4] => LessThan1.IN6
A[5] => Equal0.IN4
A[5] => LessThan0.IN5
A[5] => LessThan1.IN5
A[6] => Equal0.IN3
A[6] => LessThan0.IN4
A[6] => LessThan1.IN4
A[7] => Equal0.IN2
A[7] => LessThan0.IN3
A[7] => LessThan1.IN3
A[8] => Equal0.IN1
A[8] => LessThan0.IN2
A[8] => LessThan1.IN2
A[9] => Equal0.IN0
A[9] => LessThan0.IN1
A[9] => LessThan1.IN1
B[0] => Equal0.IN19
B[0] => LessThan0.IN20
B[0] => LessThan1.IN20
B[1] => Equal0.IN18
B[1] => LessThan0.IN19
B[1] => LessThan1.IN19
B[2] => Equal0.IN17
B[2] => LessThan0.IN18
B[2] => LessThan1.IN18
B[3] => Equal0.IN16
B[3] => LessThan0.IN17
B[3] => LessThan1.IN17
B[4] => Equal0.IN15
B[4] => LessThan0.IN16
B[4] => LessThan1.IN16
B[5] => Equal0.IN14
B[5] => LessThan0.IN15
B[5] => LessThan1.IN15
B[6] => Equal0.IN13
B[6] => LessThan0.IN14
B[6] => LessThan1.IN14
B[7] => Equal0.IN12
B[7] => LessThan0.IN13
B[7] => LessThan1.IN13
B[8] => Equal0.IN11
B[8] => LessThan0.IN12
B[8] => LessThan1.IN12
B[9] => Equal0.IN10
B[9] => LessThan0.IN11
B[9] => LessThan1.IN11
eq <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
ls <= LessThan1.DB_MAX_OUTPUT_PORT_TYPE
gr <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE


|Lab2Demo|IS_VALID_ZA_PREPREKE:inst92|CMPX:inst3
A[0] => Equal0.IN9
A[0] => LessThan0.IN10
A[0] => LessThan1.IN10
A[1] => Equal0.IN8
A[1] => LessThan0.IN9
A[1] => LessThan1.IN9
A[2] => Equal0.IN7
A[2] => LessThan0.IN8
A[2] => LessThan1.IN8
A[3] => Equal0.IN6
A[3] => LessThan0.IN7
A[3] => LessThan1.IN7
A[4] => Equal0.IN5
A[4] => LessThan0.IN6
A[4] => LessThan1.IN6
A[5] => Equal0.IN4
A[5] => LessThan0.IN5
A[5] => LessThan1.IN5
A[6] => Equal0.IN3
A[6] => LessThan0.IN4
A[6] => LessThan1.IN4
A[7] => Equal0.IN2
A[7] => LessThan0.IN3
A[7] => LessThan1.IN3
A[8] => Equal0.IN1
A[8] => LessThan0.IN2
A[8] => LessThan1.IN2
A[9] => Equal0.IN0
A[9] => LessThan0.IN1
A[9] => LessThan1.IN1
B[0] => Equal0.IN19
B[0] => LessThan0.IN20
B[0] => LessThan1.IN20
B[1] => Equal0.IN18
B[1] => LessThan0.IN19
B[1] => LessThan1.IN19
B[2] => Equal0.IN17
B[2] => LessThan0.IN18
B[2] => LessThan1.IN18
B[3] => Equal0.IN16
B[3] => LessThan0.IN17
B[3] => LessThan1.IN17
B[4] => Equal0.IN15
B[4] => LessThan0.IN16
B[4] => LessThan1.IN16
B[5] => Equal0.IN14
B[5] => LessThan0.IN15
B[5] => LessThan1.IN15
B[6] => Equal0.IN13
B[6] => LessThan0.IN14
B[6] => LessThan1.IN14
B[7] => Equal0.IN12
B[7] => LessThan0.IN13
B[7] => LessThan1.IN13
B[8] => Equal0.IN11
B[8] => LessThan0.IN12
B[8] => LessThan1.IN12
B[9] => Equal0.IN10
B[9] => LessThan0.IN11
B[9] => LessThan1.IN11
eq <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
ls <= LessThan1.DB_MAX_OUTPUT_PORT_TYPE
gr <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE


|Lab2Demo|IS_VALID_ZA_PREPREKE:inst92|CMPX:inst11
A[0] => Equal0.IN9
A[0] => LessThan0.IN10
A[0] => LessThan1.IN10
A[1] => Equal0.IN8
A[1] => LessThan0.IN9
A[1] => LessThan1.IN9
A[2] => Equal0.IN7
A[2] => LessThan0.IN8
A[2] => LessThan1.IN8
A[3] => Equal0.IN6
A[3] => LessThan0.IN7
A[3] => LessThan1.IN7
A[4] => Equal0.IN5
A[4] => LessThan0.IN6
A[4] => LessThan1.IN6
A[5] => Equal0.IN4
A[5] => LessThan0.IN5
A[5] => LessThan1.IN5
A[6] => Equal0.IN3
A[6] => LessThan0.IN4
A[6] => LessThan1.IN4
A[7] => Equal0.IN2
A[7] => LessThan0.IN3
A[7] => LessThan1.IN3
A[8] => Equal0.IN1
A[8] => LessThan0.IN2
A[8] => LessThan1.IN2
A[9] => Equal0.IN0
A[9] => LessThan0.IN1
A[9] => LessThan1.IN1
B[0] => Equal0.IN19
B[0] => LessThan0.IN20
B[0] => LessThan1.IN20
B[1] => Equal0.IN18
B[1] => LessThan0.IN19
B[1] => LessThan1.IN19
B[2] => Equal0.IN17
B[2] => LessThan0.IN18
B[2] => LessThan1.IN18
B[3] => Equal0.IN16
B[3] => LessThan0.IN17
B[3] => LessThan1.IN17
B[4] => Equal0.IN15
B[4] => LessThan0.IN16
B[4] => LessThan1.IN16
B[5] => Equal0.IN14
B[5] => LessThan0.IN15
B[5] => LessThan1.IN15
B[6] => Equal0.IN13
B[6] => LessThan0.IN14
B[6] => LessThan1.IN14
B[7] => Equal0.IN12
B[7] => LessThan0.IN13
B[7] => LessThan1.IN13
B[8] => Equal0.IN11
B[8] => LessThan0.IN12
B[8] => LessThan1.IN12
B[9] => Equal0.IN10
B[9] => LessThan0.IN11
B[9] => LessThan1.IN11
eq <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
ls <= LessThan1.DB_MAX_OUTPUT_PORT_TYPE
gr <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE


|Lab2Demo|IS_VALID_ZA_PREPREKE:inst92|ADD:inst10
A[0] => Add0.IN10
A[1] => Add0.IN9
A[2] => Add0.IN8
A[3] => Add0.IN7
A[4] => Add0.IN6
A[5] => Add0.IN5
A[6] => Add0.IN4
A[7] => Add0.IN3
A[8] => Add0.IN2
A[9] => Add0.IN1
B[0] => Add0.IN20
B[1] => Add0.IN19
B[2] => Add0.IN18
B[3] => Add0.IN17
B[4] => Add0.IN16
B[5] => Add0.IN15
B[6] => Add0.IN14
B[7] => Add0.IN13
B[8] => Add0.IN12
B[9] => Add0.IN11
C0 => Add1.IN22
C <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[0] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[1] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[2] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[3] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[4] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[5] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[6] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[7] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[8] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[9] <= Add1.DB_MAX_OUTPUT_PORT_TYPE


|Lab2Demo|CONSTX:inst95
data[0] <= <VCC>
data[1] <= <VCC>
data[2] <= <VCC>
data[3] <= <VCC>
data[4] <= <VCC>
data[5] <= <VCC>
data[6] <= <GND>
data[7] <= <GND>
data[8] <= <GND>
data[9] <= <GND>


|Lab2Demo|CONSTX:inst94
data[0] <= <VCC>
data[1] <= <VCC>
data[2] <= <VCC>
data[3] <= <VCC>
data[4] <= <VCC>
data[5] <= <VCC>
data[6] <= <GND>
data[7] <= <GND>
data[8] <= <GND>
data[9] <= <GND>


|Lab2Demo|REGX:inst93
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
clk => data[3].CLK
clk => data[4].CLK
clk => data[5].CLK
clk => data[6].CLK
clk => data[7].CLK
clk => data[8].CLK
clk => data[9].CLK
ld => data_next.OUTPUTSELECT
ld => data_next.OUTPUTSELECT
ld => data_next.OUTPUTSELECT
ld => data_next.OUTPUTSELECT
ld => data_next.OUTPUTSELECT
ld => data_next.OUTPUTSELECT
ld => data_next.OUTPUTSELECT
ld => data_next.OUTPUTSELECT
ld => data_next.OUTPUTSELECT
ld => data_next.OUTPUTSELECT
cl => data_next[9].OUTPUTSELECT
cl => data_next[8].OUTPUTSELECT
cl => data_next[7].OUTPUTSELECT
cl => data_next[6].OUTPUTSELECT
cl => data_next[5].OUTPUTSELECT
cl => data_next[4].OUTPUTSELECT
cl => data_next[3].OUTPUTSELECT
cl => data_next[2].OUTPUTSELECT
cl => data_next[1].OUTPUTSELECT
cl => data_next[0].OUTPUTSELECT
inc => data_next.OUTPUTSELECT
inc => data_next.OUTPUTSELECT
inc => data_next.OUTPUTSELECT
inc => data_next.OUTPUTSELECT
inc => data_next.OUTPUTSELECT
inc => data_next.OUTPUTSELECT
inc => data_next.OUTPUTSELECT
inc => data_next.OUTPUTSELECT
inc => data_next.OUTPUTSELECT
inc => data_next.OUTPUTSELECT
dec => data_next.OUTPUTSELECT
dec => data_next.OUTPUTSELECT
dec => data_next.OUTPUTSELECT
dec => data_next.OUTPUTSELECT
dec => data_next.OUTPUTSELECT
dec => data_next.OUTPUTSELECT
dec => data_next.OUTPUTSELECT
dec => data_next.OUTPUTSELECT
dec => data_next.OUTPUTSELECT
dec => data_next.OUTPUTSELECT
data_in[0] => data_next.DATAB
data_in[1] => data_next.DATAB
data_in[2] => data_next.DATAB
data_in[3] => data_next.DATAB
data_in[4] => data_next.DATAB
data_in[5] => data_next.DATAB
data_in[6] => data_next.DATAB
data_in[7] => data_next.DATAB
data_in[8] => data_next.DATAB
data_in[9] => data_next.DATAB
data_out[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data[9].DB_MAX_OUTPUT_PORT_TYPE


|Lab2Demo|CONSTX:inst69
data[0] <= <GND>
data[1] <= <GND>
data[2] <= <VCC>
data[3] <= <GND>
data[4] <= <GND>
data[5] <= <VCC>
data[6] <= <VCC>
data[7] <= <GND>
data[8] <= <GND>
data[9] <= <GND>


|Lab2Demo|ADD:inst43
A[0] => Add0.IN12
A[1] => Add0.IN11
A[2] => Add0.IN10
A[3] => Add0.IN9
A[4] => Add0.IN8
A[5] => Add0.IN7
A[6] => Add0.IN6
A[7] => Add0.IN5
A[8] => Add0.IN4
A[9] => Add0.IN3
A[10] => Add0.IN2
A[11] => Add0.IN1
B[0] => Add0.IN24
B[1] => Add0.IN23
B[2] => Add0.IN22
B[3] => Add0.IN21
B[4] => Add0.IN20
B[5] => Add0.IN19
B[6] => Add0.IN18
B[7] => Add0.IN17
B[8] => Add0.IN16
B[9] => Add0.IN15
B[10] => Add0.IN14
B[11] => Add0.IN13
C0 => Add1.IN26
C <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[0] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[1] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[2] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[3] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[4] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[5] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[6] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[7] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[8] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[9] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[10] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[11] <= Add1.DB_MAX_OUTPUT_PORT_TYPE


|Lab2Demo|SUB:inst39
A[0] => Add0.IN20
A[1] => Add0.IN19
A[2] => Add0.IN18
A[3] => Add0.IN17
A[4] => Add0.IN16
A[5] => Add0.IN15
A[6] => Add0.IN14
A[7] => Add0.IN13
A[8] => Add0.IN12
A[9] => Add0.IN11
B[0] => Add0.IN10
B[1] => Add0.IN9
B[2] => Add0.IN8
B[3] => Add0.IN7
B[4] => Add0.IN6
B[5] => Add0.IN5
B[6] => Add0.IN4
B[7] => Add0.IN3
B[8] => Add0.IN2
B[9] => Add0.IN1
F[0] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[1] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[2] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[3] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[4] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[5] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[6] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[7] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[8] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[9] <= Add1.DB_MAX_OUTPUT_PORT_TYPE


|Lab2Demo|SUB:inst79
A[0] => Add0.IN20
A[1] => Add0.IN19
A[2] => Add0.IN18
A[3] => Add0.IN17
A[4] => Add0.IN16
A[5] => Add0.IN15
A[6] => Add0.IN14
A[7] => Add0.IN13
A[8] => Add0.IN12
A[9] => Add0.IN11
B[0] => Add0.IN10
B[1] => Add0.IN9
B[2] => Add0.IN8
B[3] => Add0.IN7
B[4] => Add0.IN6
B[5] => Add0.IN5
B[6] => Add0.IN4
B[7] => Add0.IN3
B[8] => Add0.IN2
B[9] => Add0.IN1
F[0] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[1] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[2] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[3] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[4] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[5] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[6] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[7] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[8] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[9] <= Add1.DB_MAX_OUTPUT_PORT_TYPE


|Lab2Demo|MP2X:inst7
X0[0] => Y.DATAB
X0[1] => Y.DATAB
X0[2] => Y.DATAB
X0[3] => Y.DATAB
X1[0] => Y.DATAA
X1[1] => Y.DATAA
X1[2] => Y.DATAA
X1[3] => Y.DATAA
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
Y[0] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Y.DB_MAX_OUTPUT_PORT_TYPE


|Lab2Demo|ball:inst10
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
address[8] => altsyncram:altsyncram_component.address_a[8]
address[9] => altsyncram:altsyncram_component.address_a[9]
address[10] => altsyncram:altsyncram_component.address_a[10]
address[11] => altsyncram:altsyncram_component.address_a[11]
clock => altsyncram:altsyncram_component.clock0
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
data[6] => altsyncram:altsyncram_component.data_a[6]
data[7] => altsyncram:altsyncram_component.data_a[7]
data[8] => altsyncram:altsyncram_component.data_a[8]
data[9] => altsyncram:altsyncram_component.data_a[9]
data[10] => altsyncram:altsyncram_component.data_a[10]
data[11] => altsyncram:altsyncram_component.data_a[11]
data[12] => altsyncram:altsyncram_component.data_a[12]
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]
q[8] <= altsyncram:altsyncram_component.q_a[8]
q[9] <= altsyncram:altsyncram_component.q_a[9]
q[10] <= altsyncram:altsyncram_component.q_a[10]
q[11] <= altsyncram:altsyncram_component.q_a[11]
q[12] <= altsyncram:altsyncram_component.q_a[12]


|Lab2Demo|ball:inst10|altsyncram:altsyncram_component
wren_a => altsyncram_acr3:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_acr3:auto_generated.data_a[0]
data_a[1] => altsyncram_acr3:auto_generated.data_a[1]
data_a[2] => altsyncram_acr3:auto_generated.data_a[2]
data_a[3] => altsyncram_acr3:auto_generated.data_a[3]
data_a[4] => altsyncram_acr3:auto_generated.data_a[4]
data_a[5] => altsyncram_acr3:auto_generated.data_a[5]
data_a[6] => altsyncram_acr3:auto_generated.data_a[6]
data_a[7] => altsyncram_acr3:auto_generated.data_a[7]
data_a[8] => altsyncram_acr3:auto_generated.data_a[8]
data_a[9] => altsyncram_acr3:auto_generated.data_a[9]
data_a[10] => altsyncram_acr3:auto_generated.data_a[10]
data_a[11] => altsyncram_acr3:auto_generated.data_a[11]
data_a[12] => altsyncram_acr3:auto_generated.data_a[12]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_acr3:auto_generated.address_a[0]
address_a[1] => altsyncram_acr3:auto_generated.address_a[1]
address_a[2] => altsyncram_acr3:auto_generated.address_a[2]
address_a[3] => altsyncram_acr3:auto_generated.address_a[3]
address_a[4] => altsyncram_acr3:auto_generated.address_a[4]
address_a[5] => altsyncram_acr3:auto_generated.address_a[5]
address_a[6] => altsyncram_acr3:auto_generated.address_a[6]
address_a[7] => altsyncram_acr3:auto_generated.address_a[7]
address_a[8] => altsyncram_acr3:auto_generated.address_a[8]
address_a[9] => altsyncram_acr3:auto_generated.address_a[9]
address_a[10] => altsyncram_acr3:auto_generated.address_a[10]
address_a[11] => altsyncram_acr3:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_acr3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_acr3:auto_generated.q_a[0]
q_a[1] <= altsyncram_acr3:auto_generated.q_a[1]
q_a[2] <= altsyncram_acr3:auto_generated.q_a[2]
q_a[3] <= altsyncram_acr3:auto_generated.q_a[3]
q_a[4] <= altsyncram_acr3:auto_generated.q_a[4]
q_a[5] <= altsyncram_acr3:auto_generated.q_a[5]
q_a[6] <= altsyncram_acr3:auto_generated.q_a[6]
q_a[7] <= altsyncram_acr3:auto_generated.q_a[7]
q_a[8] <= altsyncram_acr3:auto_generated.q_a[8]
q_a[9] <= altsyncram_acr3:auto_generated.q_a[9]
q_a[10] <= altsyncram_acr3:auto_generated.q_a[10]
q_a[11] <= altsyncram_acr3:auto_generated.q_a[11]
q_a[12] <= altsyncram_acr3:auto_generated.q_a[12]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|Lab2Demo|ball:inst10|altsyncram:altsyncram_component|altsyncram_acr3:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
wren_a => ram_block1a0.IN0
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE


|Lab2Demo|MP2X:inst36
X0[0] => Y.DATAB
X0[1] => Y.DATAB
X0[2] => Y.DATAB
X0[3] => Y.DATAB
X0[4] => Y.DATAB
X0[5] => Y.DATAB
X0[6] => Y.DATAB
X0[7] => Y.DATAB
X0[8] => Y.DATAB
X0[9] => Y.DATAB
X0[10] => Y.DATAB
X0[11] => Y.DATAB
X1[0] => Y.DATAA
X1[1] => Y.DATAA
X1[2] => Y.DATAA
X1[3] => Y.DATAA
X1[4] => Y.DATAA
X1[5] => Y.DATAA
X1[6] => Y.DATAA
X1[7] => Y.DATAA
X1[8] => Y.DATAA
X1[9] => Y.DATAA
X1[10] => Y.DATAA
X1[11] => Y.DATAA
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
Y[0] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[8] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[9] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[10] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[11] <= Y.DB_MAX_OUTPUT_PORT_TYPE


|Lab2Demo|IS_VALID_ZA_PREPREKE:inst21
IS_VALID <= inst7.DB_MAX_OUTPUT_PORT_TYPE
X[0] => CMPX:inst5.A[0]
X[0] => CMPX:inst.A[0]
X[1] => CMPX:inst5.A[1]
X[1] => CMPX:inst.A[1]
X[2] => CMPX:inst5.A[2]
X[2] => CMPX:inst.A[2]
X[3] => CMPX:inst5.A[3]
X[3] => CMPX:inst.A[3]
X[4] => CMPX:inst5.A[4]
X[4] => CMPX:inst.A[4]
X[5] => CMPX:inst5.A[5]
X[5] => CMPX:inst.A[5]
X[6] => CMPX:inst5.A[6]
X[6] => CMPX:inst.A[6]
X[7] => CMPX:inst5.A[7]
X[7] => CMPX:inst.A[7]
X[8] => CMPX:inst5.A[8]
X[8] => CMPX:inst.A[8]
X[9] => CMPX:inst5.A[9]
X[9] => CMPX:inst.A[9]
W[0] => ADD:inst6.A[0]
W[1] => ADD:inst6.A[1]
W[2] => ADD:inst6.A[2]
W[3] => ADD:inst6.A[3]
W[4] => ADD:inst6.A[4]
W[5] => ADD:inst6.A[5]
W[6] => ADD:inst6.A[6]
W[7] => ADD:inst6.A[7]
W[8] => ADD:inst6.A[8]
W[9] => ADD:inst6.A[9]
X_POCETAK[0] => ADD:inst6.B[0]
X_POCETAK[0] => CMPX:inst.B[0]
X_POCETAK[1] => ADD:inst6.B[1]
X_POCETAK[1] => CMPX:inst.B[1]
X_POCETAK[2] => ADD:inst6.B[2]
X_POCETAK[2] => CMPX:inst.B[2]
X_POCETAK[3] => ADD:inst6.B[3]
X_POCETAK[3] => CMPX:inst.B[3]
X_POCETAK[4] => ADD:inst6.B[4]
X_POCETAK[4] => CMPX:inst.B[4]
X_POCETAK[5] => ADD:inst6.B[5]
X_POCETAK[5] => CMPX:inst.B[5]
X_POCETAK[6] => ADD:inst6.B[6]
X_POCETAK[6] => CMPX:inst.B[6]
X_POCETAK[7] => ADD:inst6.B[7]
X_POCETAK[7] => CMPX:inst.B[7]
X_POCETAK[8] => ADD:inst6.B[8]
X_POCETAK[8] => CMPX:inst.B[8]
X_POCETAK[9] => ADD:inst6.B[9]
X_POCETAK[9] => CMPX:inst.B[9]
Y[0] => CMPX:inst3.A[0]
Y[0] => CMPX:inst11.A[0]
Y[1] => CMPX:inst3.A[1]
Y[1] => CMPX:inst11.A[1]
Y[2] => CMPX:inst3.A[2]
Y[2] => CMPX:inst11.A[2]
Y[3] => CMPX:inst3.A[3]
Y[3] => CMPX:inst11.A[3]
Y[4] => CMPX:inst3.A[4]
Y[4] => CMPX:inst11.A[4]
Y[5] => CMPX:inst3.A[5]
Y[5] => CMPX:inst11.A[5]
Y[6] => CMPX:inst3.A[6]
Y[6] => CMPX:inst11.A[6]
Y[7] => CMPX:inst3.A[7]
Y[7] => CMPX:inst11.A[7]
Y[8] => CMPX:inst3.A[8]
Y[8] => CMPX:inst11.A[8]
Y[9] => CMPX:inst3.A[9]
Y[9] => CMPX:inst11.A[9]
Y_POCETAK[0] => CMPX:inst3.B[0]
Y_POCETAK[0] => ADD:inst10.B[0]
Y_POCETAK[1] => CMPX:inst3.B[1]
Y_POCETAK[1] => ADD:inst10.B[1]
Y_POCETAK[2] => CMPX:inst3.B[2]
Y_POCETAK[2] => ADD:inst10.B[2]
Y_POCETAK[3] => CMPX:inst3.B[3]
Y_POCETAK[3] => ADD:inst10.B[3]
Y_POCETAK[4] => CMPX:inst3.B[4]
Y_POCETAK[4] => ADD:inst10.B[4]
Y_POCETAK[5] => CMPX:inst3.B[5]
Y_POCETAK[5] => ADD:inst10.B[5]
Y_POCETAK[6] => CMPX:inst3.B[6]
Y_POCETAK[6] => ADD:inst10.B[6]
Y_POCETAK[7] => CMPX:inst3.B[7]
Y_POCETAK[7] => ADD:inst10.B[7]
Y_POCETAK[8] => CMPX:inst3.B[8]
Y_POCETAK[8] => ADD:inst10.B[8]
Y_POCETAK[9] => CMPX:inst3.B[9]
Y_POCETAK[9] => ADD:inst10.B[9]
H[0] => ADD:inst10.A[0]
H[1] => ADD:inst10.A[1]
H[2] => ADD:inst10.A[2]
H[3] => ADD:inst10.A[3]
H[4] => ADD:inst10.A[4]
H[5] => ADD:inst10.A[5]
H[6] => ADD:inst10.A[6]
H[7] => ADD:inst10.A[7]
H[8] => ADD:inst10.A[8]
H[9] => ADD:inst10.A[9]


|Lab2Demo|IS_VALID_ZA_PREPREKE:inst21|CMPX:inst5
A[0] => Equal0.IN9
A[0] => LessThan0.IN10
A[0] => LessThan1.IN10
A[1] => Equal0.IN8
A[1] => LessThan0.IN9
A[1] => LessThan1.IN9
A[2] => Equal0.IN7
A[2] => LessThan0.IN8
A[2] => LessThan1.IN8
A[3] => Equal0.IN6
A[3] => LessThan0.IN7
A[3] => LessThan1.IN7
A[4] => Equal0.IN5
A[4] => LessThan0.IN6
A[4] => LessThan1.IN6
A[5] => Equal0.IN4
A[5] => LessThan0.IN5
A[5] => LessThan1.IN5
A[6] => Equal0.IN3
A[6] => LessThan0.IN4
A[6] => LessThan1.IN4
A[7] => Equal0.IN2
A[7] => LessThan0.IN3
A[7] => LessThan1.IN3
A[8] => Equal0.IN1
A[8] => LessThan0.IN2
A[8] => LessThan1.IN2
A[9] => Equal0.IN0
A[9] => LessThan0.IN1
A[9] => LessThan1.IN1
B[0] => Equal0.IN19
B[0] => LessThan0.IN20
B[0] => LessThan1.IN20
B[1] => Equal0.IN18
B[1] => LessThan0.IN19
B[1] => LessThan1.IN19
B[2] => Equal0.IN17
B[2] => LessThan0.IN18
B[2] => LessThan1.IN18
B[3] => Equal0.IN16
B[3] => LessThan0.IN17
B[3] => LessThan1.IN17
B[4] => Equal0.IN15
B[4] => LessThan0.IN16
B[4] => LessThan1.IN16
B[5] => Equal0.IN14
B[5] => LessThan0.IN15
B[5] => LessThan1.IN15
B[6] => Equal0.IN13
B[6] => LessThan0.IN14
B[6] => LessThan1.IN14
B[7] => Equal0.IN12
B[7] => LessThan0.IN13
B[7] => LessThan1.IN13
B[8] => Equal0.IN11
B[8] => LessThan0.IN12
B[8] => LessThan1.IN12
B[9] => Equal0.IN10
B[9] => LessThan0.IN11
B[9] => LessThan1.IN11
eq <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
ls <= LessThan1.DB_MAX_OUTPUT_PORT_TYPE
gr <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE


|Lab2Demo|IS_VALID_ZA_PREPREKE:inst21|ADD:inst6
A[0] => Add0.IN10
A[1] => Add0.IN9
A[2] => Add0.IN8
A[3] => Add0.IN7
A[4] => Add0.IN6
A[5] => Add0.IN5
A[6] => Add0.IN4
A[7] => Add0.IN3
A[8] => Add0.IN2
A[9] => Add0.IN1
B[0] => Add0.IN20
B[1] => Add0.IN19
B[2] => Add0.IN18
B[3] => Add0.IN17
B[4] => Add0.IN16
B[5] => Add0.IN15
B[6] => Add0.IN14
B[7] => Add0.IN13
B[8] => Add0.IN12
B[9] => Add0.IN11
C0 => Add1.IN22
C <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[0] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[1] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[2] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[3] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[4] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[5] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[6] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[7] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[8] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[9] <= Add1.DB_MAX_OUTPUT_PORT_TYPE


|Lab2Demo|IS_VALID_ZA_PREPREKE:inst21|CMPX:inst
A[0] => Equal0.IN9
A[0] => LessThan0.IN10
A[0] => LessThan1.IN10
A[1] => Equal0.IN8
A[1] => LessThan0.IN9
A[1] => LessThan1.IN9
A[2] => Equal0.IN7
A[2] => LessThan0.IN8
A[2] => LessThan1.IN8
A[3] => Equal0.IN6
A[3] => LessThan0.IN7
A[3] => LessThan1.IN7
A[4] => Equal0.IN5
A[4] => LessThan0.IN6
A[4] => LessThan1.IN6
A[5] => Equal0.IN4
A[5] => LessThan0.IN5
A[5] => LessThan1.IN5
A[6] => Equal0.IN3
A[6] => LessThan0.IN4
A[6] => LessThan1.IN4
A[7] => Equal0.IN2
A[7] => LessThan0.IN3
A[7] => LessThan1.IN3
A[8] => Equal0.IN1
A[8] => LessThan0.IN2
A[8] => LessThan1.IN2
A[9] => Equal0.IN0
A[9] => LessThan0.IN1
A[9] => LessThan1.IN1
B[0] => Equal0.IN19
B[0] => LessThan0.IN20
B[0] => LessThan1.IN20
B[1] => Equal0.IN18
B[1] => LessThan0.IN19
B[1] => LessThan1.IN19
B[2] => Equal0.IN17
B[2] => LessThan0.IN18
B[2] => LessThan1.IN18
B[3] => Equal0.IN16
B[3] => LessThan0.IN17
B[3] => LessThan1.IN17
B[4] => Equal0.IN15
B[4] => LessThan0.IN16
B[4] => LessThan1.IN16
B[5] => Equal0.IN14
B[5] => LessThan0.IN15
B[5] => LessThan1.IN15
B[6] => Equal0.IN13
B[6] => LessThan0.IN14
B[6] => LessThan1.IN14
B[7] => Equal0.IN12
B[7] => LessThan0.IN13
B[7] => LessThan1.IN13
B[8] => Equal0.IN11
B[8] => LessThan0.IN12
B[8] => LessThan1.IN12
B[9] => Equal0.IN10
B[9] => LessThan0.IN11
B[9] => LessThan1.IN11
eq <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
ls <= LessThan1.DB_MAX_OUTPUT_PORT_TYPE
gr <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE


|Lab2Demo|IS_VALID_ZA_PREPREKE:inst21|CMPX:inst3
A[0] => Equal0.IN9
A[0] => LessThan0.IN10
A[0] => LessThan1.IN10
A[1] => Equal0.IN8
A[1] => LessThan0.IN9
A[1] => LessThan1.IN9
A[2] => Equal0.IN7
A[2] => LessThan0.IN8
A[2] => LessThan1.IN8
A[3] => Equal0.IN6
A[3] => LessThan0.IN7
A[3] => LessThan1.IN7
A[4] => Equal0.IN5
A[4] => LessThan0.IN6
A[4] => LessThan1.IN6
A[5] => Equal0.IN4
A[5] => LessThan0.IN5
A[5] => LessThan1.IN5
A[6] => Equal0.IN3
A[6] => LessThan0.IN4
A[6] => LessThan1.IN4
A[7] => Equal0.IN2
A[7] => LessThan0.IN3
A[7] => LessThan1.IN3
A[8] => Equal0.IN1
A[8] => LessThan0.IN2
A[8] => LessThan1.IN2
A[9] => Equal0.IN0
A[9] => LessThan0.IN1
A[9] => LessThan1.IN1
B[0] => Equal0.IN19
B[0] => LessThan0.IN20
B[0] => LessThan1.IN20
B[1] => Equal0.IN18
B[1] => LessThan0.IN19
B[1] => LessThan1.IN19
B[2] => Equal0.IN17
B[2] => LessThan0.IN18
B[2] => LessThan1.IN18
B[3] => Equal0.IN16
B[3] => LessThan0.IN17
B[3] => LessThan1.IN17
B[4] => Equal0.IN15
B[4] => LessThan0.IN16
B[4] => LessThan1.IN16
B[5] => Equal0.IN14
B[5] => LessThan0.IN15
B[5] => LessThan1.IN15
B[6] => Equal0.IN13
B[6] => LessThan0.IN14
B[6] => LessThan1.IN14
B[7] => Equal0.IN12
B[7] => LessThan0.IN13
B[7] => LessThan1.IN13
B[8] => Equal0.IN11
B[8] => LessThan0.IN12
B[8] => LessThan1.IN12
B[9] => Equal0.IN10
B[9] => LessThan0.IN11
B[9] => LessThan1.IN11
eq <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
ls <= LessThan1.DB_MAX_OUTPUT_PORT_TYPE
gr <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE


|Lab2Demo|IS_VALID_ZA_PREPREKE:inst21|CMPX:inst11
A[0] => Equal0.IN9
A[0] => LessThan0.IN10
A[0] => LessThan1.IN10
A[1] => Equal0.IN8
A[1] => LessThan0.IN9
A[1] => LessThan1.IN9
A[2] => Equal0.IN7
A[2] => LessThan0.IN8
A[2] => LessThan1.IN8
A[3] => Equal0.IN6
A[3] => LessThan0.IN7
A[3] => LessThan1.IN7
A[4] => Equal0.IN5
A[4] => LessThan0.IN6
A[4] => LessThan1.IN6
A[5] => Equal0.IN4
A[5] => LessThan0.IN5
A[5] => LessThan1.IN5
A[6] => Equal0.IN3
A[6] => LessThan0.IN4
A[6] => LessThan1.IN4
A[7] => Equal0.IN2
A[7] => LessThan0.IN3
A[7] => LessThan1.IN3
A[8] => Equal0.IN1
A[8] => LessThan0.IN2
A[8] => LessThan1.IN2
A[9] => Equal0.IN0
A[9] => LessThan0.IN1
A[9] => LessThan1.IN1
B[0] => Equal0.IN19
B[0] => LessThan0.IN20
B[0] => LessThan1.IN20
B[1] => Equal0.IN18
B[1] => LessThan0.IN19
B[1] => LessThan1.IN19
B[2] => Equal0.IN17
B[2] => LessThan0.IN18
B[2] => LessThan1.IN18
B[3] => Equal0.IN16
B[3] => LessThan0.IN17
B[3] => LessThan1.IN17
B[4] => Equal0.IN15
B[4] => LessThan0.IN16
B[4] => LessThan1.IN16
B[5] => Equal0.IN14
B[5] => LessThan0.IN15
B[5] => LessThan1.IN15
B[6] => Equal0.IN13
B[6] => LessThan0.IN14
B[6] => LessThan1.IN14
B[7] => Equal0.IN12
B[7] => LessThan0.IN13
B[7] => LessThan1.IN13
B[8] => Equal0.IN11
B[8] => LessThan0.IN12
B[8] => LessThan1.IN12
B[9] => Equal0.IN10
B[9] => LessThan0.IN11
B[9] => LessThan1.IN11
eq <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
ls <= LessThan1.DB_MAX_OUTPUT_PORT_TYPE
gr <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE


|Lab2Demo|IS_VALID_ZA_PREPREKE:inst21|ADD:inst10
A[0] => Add0.IN10
A[1] => Add0.IN9
A[2] => Add0.IN8
A[3] => Add0.IN7
A[4] => Add0.IN6
A[5] => Add0.IN5
A[6] => Add0.IN4
A[7] => Add0.IN3
A[8] => Add0.IN2
A[9] => Add0.IN1
B[0] => Add0.IN20
B[1] => Add0.IN19
B[2] => Add0.IN18
B[3] => Add0.IN17
B[4] => Add0.IN16
B[5] => Add0.IN15
B[6] => Add0.IN14
B[7] => Add0.IN13
B[8] => Add0.IN12
B[9] => Add0.IN11
C0 => Add1.IN22
C <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[0] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[1] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[2] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[3] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[4] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[5] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[6] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[7] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[8] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[9] <= Add1.DB_MAX_OUTPUT_PORT_TYPE


|Lab2Demo|CONSTX:inst16
data[0] <= <VCC>
data[1] <= <VCC>
data[2] <= <VCC>
data[3] <= <VCC>
data[4] <= <VCC>
data[5] <= <VCC>
data[6] <= <GND>
data[7] <= <GND>
data[8] <= <GND>
data[9] <= <GND>


|Lab2Demo|MP2X:inst13
X0[0] => Y.DATAB
X0[1] => Y.DATAB
X0[2] => Y.DATAB
X0[3] => Y.DATAB
X0[4] => Y.DATAB
X0[5] => Y.DATAB
X0[6] => Y.DATAB
X0[7] => Y.DATAB
X0[8] => Y.DATAB
X0[9] => Y.DATAB
X1[0] => Y.DATAA
X1[1] => Y.DATAA
X1[2] => Y.DATAA
X1[3] => Y.DATAA
X1[4] => Y.DATAA
X1[5] => Y.DATAA
X1[6] => Y.DATAA
X1[7] => Y.DATAA
X1[8] => Y.DATAA
X1[9] => Y.DATAA
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
Y[0] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[8] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[9] <= Y.DB_MAX_OUTPUT_PORT_TYPE


|Lab2Demo|MP2X:inst14
X0[0] => Y.DATAB
X0[1] => Y.DATAB
X0[2] => Y.DATAB
X0[3] => Y.DATAB
X0[4] => Y.DATAB
X0[5] => Y.DATAB
X0[6] => Y.DATAB
X0[7] => Y.DATAB
X0[8] => Y.DATAB
X0[9] => Y.DATAB
X1[0] => Y.DATAA
X1[1] => Y.DATAA
X1[2] => Y.DATAA
X1[3] => Y.DATAA
X1[4] => Y.DATAA
X1[5] => Y.DATAA
X1[6] => Y.DATAA
X1[7] => Y.DATAA
X1[8] => Y.DATAA
X1[9] => Y.DATAA
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
Y[0] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[8] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[9] <= Y.DB_MAX_OUTPUT_PORT_TYPE


|Lab2Demo|REGX:inst15
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
clk => data[3].CLK
clk => data[4].CLK
clk => data[5].CLK
clk => data[6].CLK
clk => data[7].CLK
clk => data[8].CLK
clk => data[9].CLK
ld => data_next.OUTPUTSELECT
ld => data_next.OUTPUTSELECT
ld => data_next.OUTPUTSELECT
ld => data_next.OUTPUTSELECT
ld => data_next.OUTPUTSELECT
ld => data_next.OUTPUTSELECT
ld => data_next.OUTPUTSELECT
ld => data_next.OUTPUTSELECT
ld => data_next.OUTPUTSELECT
ld => data_next.OUTPUTSELECT
cl => data_next[9].OUTPUTSELECT
cl => data_next[8].OUTPUTSELECT
cl => data_next[7].OUTPUTSELECT
cl => data_next[6].OUTPUTSELECT
cl => data_next[5].OUTPUTSELECT
cl => data_next[4].OUTPUTSELECT
cl => data_next[3].OUTPUTSELECT
cl => data_next[2].OUTPUTSELECT
cl => data_next[1].OUTPUTSELECT
cl => data_next[0].OUTPUTSELECT
inc => data_next.OUTPUTSELECT
inc => data_next.OUTPUTSELECT
inc => data_next.OUTPUTSELECT
inc => data_next.OUTPUTSELECT
inc => data_next.OUTPUTSELECT
inc => data_next.OUTPUTSELECT
inc => data_next.OUTPUTSELECT
inc => data_next.OUTPUTSELECT
inc => data_next.OUTPUTSELECT
inc => data_next.OUTPUTSELECT
dec => data_next.OUTPUTSELECT
dec => data_next.OUTPUTSELECT
dec => data_next.OUTPUTSELECT
dec => data_next.OUTPUTSELECT
dec => data_next.OUTPUTSELECT
dec => data_next.OUTPUTSELECT
dec => data_next.OUTPUTSELECT
dec => data_next.OUTPUTSELECT
dec => data_next.OUTPUTSELECT
dec => data_next.OUTPUTSELECT
data_in[0] => data_next.DATAB
data_in[1] => data_next.DATAB
data_in[2] => data_next.DATAB
data_in[3] => data_next.DATAB
data_in[4] => data_next.DATAB
data_in[5] => data_next.DATAB
data_in[6] => data_next.DATAB
data_in[7] => data_next.DATAB
data_in[8] => data_next.DATAB
data_in[9] => data_next.DATAB
data_out[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data[9].DB_MAX_OUTPUT_PORT_TYPE


|Lab2Demo|CLK_DIVIDER:inst55
in_clk => out_clk_next.CLK
in_clk => cnt[0].CLK
in_clk => cnt[1].CLK
in_clk => cnt[2].CLK
in_clk => cnt[3].CLK
in_clk => cnt[4].CLK
in_clk => cnt[5].CLK
in_clk => cnt[6].CLK
in_clk => cnt[7].CLK
in_clk => cnt[8].CLK
in_clk => cnt[9].CLK
in_clk => cnt[10].CLK
in_clk => cnt[11].CLK
in_clk => cnt[12].CLK
in_clk => cnt[13].CLK
in_clk => cnt[14].CLK
in_clk => cnt[15].CLK
reset => cnt.OUTPUTSELECT
reset => cnt.OUTPUTSELECT
reset => cnt.OUTPUTSELECT
reset => cnt.OUTPUTSELECT
reset => cnt.OUTPUTSELECT
reset => cnt.OUTPUTSELECT
reset => cnt.OUTPUTSELECT
reset => cnt.OUTPUTSELECT
reset => cnt.OUTPUTSELECT
reset => cnt.OUTPUTSELECT
reset => cnt.OUTPUTSELECT
reset => cnt.OUTPUTSELECT
reset => cnt.OUTPUTSELECT
reset => cnt.OUTPUTSELECT
reset => cnt.OUTPUTSELECT
reset => cnt.OUTPUTSELECT
pause => cnt.OUTPUTSELECT
pause => cnt.OUTPUTSELECT
pause => cnt.OUTPUTSELECT
pause => cnt.OUTPUTSELECT
pause => cnt.OUTPUTSELECT
pause => cnt.OUTPUTSELECT
pause => cnt.OUTPUTSELECT
pause => cnt.OUTPUTSELECT
pause => cnt.OUTPUTSELECT
pause => cnt.OUTPUTSELECT
pause => cnt.OUTPUTSELECT
pause => cnt.OUTPUTSELECT
pause => cnt.OUTPUTSELECT
pause => cnt.OUTPUTSELECT
pause => cnt.OUTPUTSELECT
pause => cnt.OUTPUTSELECT
out_clk <= out_clk_next.DB_MAX_OUTPUT_PORT_TYPE


|Lab2Demo|ivice_prepreka:inst117
se_poklapa <= inst9.DB_MAX_OUTPUT_PORT_TYPE
Y[0] => CMPX:inst16.A[0]
Y[0] => CMPX:inst123.A[0]
Y[0] => ADD:inst6214.A[0]
Y[1] => CMPX:inst16.A[1]
Y[1] => CMPX:inst123.A[1]
Y[1] => ADD:inst6214.A[1]
Y[2] => CMPX:inst16.A[2]
Y[2] => CMPX:inst123.A[2]
Y[2] => ADD:inst6214.A[2]
Y[3] => CMPX:inst16.A[3]
Y[3] => CMPX:inst123.A[3]
Y[3] => ADD:inst6214.A[3]
Y[4] => CMPX:inst16.A[4]
Y[4] => CMPX:inst123.A[4]
Y[4] => ADD:inst6214.A[4]
Y[5] => CMPX:inst16.A[5]
Y[5] => CMPX:inst123.A[5]
Y[5] => ADD:inst6214.A[5]
Y[6] => CMPX:inst16.A[6]
Y[6] => CMPX:inst123.A[6]
Y[6] => ADD:inst6214.A[6]
Y[7] => CMPX:inst16.A[7]
Y[7] => CMPX:inst123.A[7]
Y[7] => ADD:inst6214.A[7]
Y[8] => CMPX:inst16.A[8]
Y[8] => CMPX:inst123.A[8]
Y[8] => ADD:inst6214.A[8]
Y[9] => CMPX:inst16.A[9]
Y[9] => CMPX:inst123.A[9]
Y[9] => ADD:inst6214.A[9]
Y_L[0] => CMPX:inst16.B[0]
Y_L[0] => ADD:inst6213.A[0]
Y_L[0] => CMPX:inst13.B[0]
Y_L[1] => CMPX:inst16.B[1]
Y_L[1] => ADD:inst6213.A[1]
Y_L[1] => CMPX:inst13.B[1]
Y_L[2] => CMPX:inst16.B[2]
Y_L[2] => ADD:inst6213.A[2]
Y_L[2] => CMPX:inst13.B[2]
Y_L[3] => CMPX:inst16.B[3]
Y_L[3] => ADD:inst6213.A[3]
Y_L[3] => CMPX:inst13.B[3]
Y_L[4] => CMPX:inst16.B[4]
Y_L[4] => ADD:inst6213.A[4]
Y_L[4] => CMPX:inst13.B[4]
Y_L[5] => CMPX:inst16.B[5]
Y_L[5] => ADD:inst6213.A[5]
Y_L[5] => CMPX:inst13.B[5]
Y_L[6] => CMPX:inst16.B[6]
Y_L[6] => ADD:inst6213.A[6]
Y_L[6] => CMPX:inst13.B[6]
Y_L[7] => CMPX:inst16.B[7]
Y_L[7] => ADD:inst6213.A[7]
Y_L[7] => CMPX:inst13.B[7]
Y_L[8] => CMPX:inst16.B[8]
Y_L[8] => ADD:inst6213.A[8]
Y_L[8] => CMPX:inst13.B[8]
Y_L[9] => CMPX:inst16.B[9]
Y_L[9] => ADD:inst6213.A[9]
Y_L[9] => CMPX:inst13.B[9]
X_L[0] => CMPX:inst15.A[0]
X_L[0] => CMPX:inst4.A[0]
X_L[0] => ADD:inst1234.A[0]
X_L[0] => ADD:inst1235.A[0]
X_L[1] => CMPX:inst15.A[1]
X_L[1] => CMPX:inst4.A[1]
X_L[1] => ADD:inst1234.A[1]
X_L[1] => ADD:inst1235.A[1]
X_L[2] => CMPX:inst15.A[2]
X_L[2] => CMPX:inst4.A[2]
X_L[2] => ADD:inst1234.A[2]
X_L[2] => ADD:inst1235.A[2]
X_L[3] => CMPX:inst15.A[3]
X_L[3] => CMPX:inst4.A[3]
X_L[3] => ADD:inst1234.A[3]
X_L[3] => ADD:inst1235.A[3]
X_L[4] => CMPX:inst15.A[4]
X_L[4] => CMPX:inst4.A[4]
X_L[4] => ADD:inst1234.A[4]
X_L[4] => ADD:inst1235.A[4]
X_L[5] => CMPX:inst15.A[5]
X_L[5] => CMPX:inst4.A[5]
X_L[5] => ADD:inst1234.A[5]
X_L[5] => ADD:inst1235.A[5]
X_L[6] => CMPX:inst15.A[6]
X_L[6] => CMPX:inst4.A[6]
X_L[6] => ADD:inst1234.A[6]
X_L[6] => ADD:inst1235.A[6]
X_L[7] => CMPX:inst15.A[7]
X_L[7] => CMPX:inst4.A[7]
X_L[7] => ADD:inst1234.A[7]
X_L[7] => ADD:inst1235.A[7]
X_L[8] => CMPX:inst15.A[8]
X_L[8] => CMPX:inst4.A[8]
X_L[8] => ADD:inst1234.A[8]
X_L[8] => ADD:inst1235.A[8]
X_L[9] => CMPX:inst15.A[9]
X_L[9] => CMPX:inst4.A[9]
X_L[9] => ADD:inst1234.A[9]
X_L[9] => ADD:inst1235.A[9]
X[0] => CMPX:inst15.B[0]
X[0] => ADD:inst1.B[0]
X[0] => CMPX:inst.B[0]
X[1] => CMPX:inst15.B[1]
X[1] => ADD:inst1.B[1]
X[1] => CMPX:inst.B[1]
X[2] => CMPX:inst15.B[2]
X[2] => ADD:inst1.B[2]
X[2] => CMPX:inst.B[2]
X[3] => CMPX:inst15.B[3]
X[3] => ADD:inst1.B[3]
X[3] => CMPX:inst.B[3]
X[4] => CMPX:inst15.B[4]
X[4] => ADD:inst1.B[4]
X[4] => CMPX:inst.B[4]
X[5] => CMPX:inst15.B[5]
X[5] => ADD:inst1.B[5]
X[5] => CMPX:inst.B[5]
X[6] => CMPX:inst15.B[6]
X[6] => ADD:inst1.B[6]
X[6] => CMPX:inst.B[6]
X[7] => CMPX:inst15.B[7]
X[7] => ADD:inst1.B[7]
X[7] => CMPX:inst.B[7]
X[8] => CMPX:inst15.B[8]
X[8] => ADD:inst1.B[8]
X[8] => CMPX:inst.B[8]
X[9] => CMPX:inst15.B[9]
X[9] => ADD:inst1.B[9]
X[9] => CMPX:inst.B[9]


|Lab2Demo|ivice_prepreka:inst117|CMPX:inst16
A[0] => Equal0.IN9
A[0] => LessThan0.IN10
A[0] => LessThan1.IN10
A[1] => Equal0.IN8
A[1] => LessThan0.IN9
A[1] => LessThan1.IN9
A[2] => Equal0.IN7
A[2] => LessThan0.IN8
A[2] => LessThan1.IN8
A[3] => Equal0.IN6
A[3] => LessThan0.IN7
A[3] => LessThan1.IN7
A[4] => Equal0.IN5
A[4] => LessThan0.IN6
A[4] => LessThan1.IN6
A[5] => Equal0.IN4
A[5] => LessThan0.IN5
A[5] => LessThan1.IN5
A[6] => Equal0.IN3
A[6] => LessThan0.IN4
A[6] => LessThan1.IN4
A[7] => Equal0.IN2
A[7] => LessThan0.IN3
A[7] => LessThan1.IN3
A[8] => Equal0.IN1
A[8] => LessThan0.IN2
A[8] => LessThan1.IN2
A[9] => Equal0.IN0
A[9] => LessThan0.IN1
A[9] => LessThan1.IN1
B[0] => Equal0.IN19
B[0] => LessThan0.IN20
B[0] => LessThan1.IN20
B[1] => Equal0.IN18
B[1] => LessThan0.IN19
B[1] => LessThan1.IN19
B[2] => Equal0.IN17
B[2] => LessThan0.IN18
B[2] => LessThan1.IN18
B[3] => Equal0.IN16
B[3] => LessThan0.IN17
B[3] => LessThan1.IN17
B[4] => Equal0.IN15
B[4] => LessThan0.IN16
B[4] => LessThan1.IN16
B[5] => Equal0.IN14
B[5] => LessThan0.IN15
B[5] => LessThan1.IN15
B[6] => Equal0.IN13
B[6] => LessThan0.IN14
B[6] => LessThan1.IN14
B[7] => Equal0.IN12
B[7] => LessThan0.IN13
B[7] => LessThan1.IN13
B[8] => Equal0.IN11
B[8] => LessThan0.IN12
B[8] => LessThan1.IN12
B[9] => Equal0.IN10
B[9] => LessThan0.IN11
B[9] => LessThan1.IN11
eq <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
ls <= LessThan1.DB_MAX_OUTPUT_PORT_TYPE
gr <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE


|Lab2Demo|ivice_prepreka:inst117|CMPX:inst15
A[0] => Equal0.IN9
A[0] => LessThan0.IN10
A[0] => LessThan1.IN10
A[1] => Equal0.IN8
A[1] => LessThan0.IN9
A[1] => LessThan1.IN9
A[2] => Equal0.IN7
A[2] => LessThan0.IN8
A[2] => LessThan1.IN8
A[3] => Equal0.IN6
A[3] => LessThan0.IN7
A[3] => LessThan1.IN7
A[4] => Equal0.IN5
A[4] => LessThan0.IN6
A[4] => LessThan1.IN6
A[5] => Equal0.IN4
A[5] => LessThan0.IN5
A[5] => LessThan1.IN5
A[6] => Equal0.IN3
A[6] => LessThan0.IN4
A[6] => LessThan1.IN4
A[7] => Equal0.IN2
A[7] => LessThan0.IN3
A[7] => LessThan1.IN3
A[8] => Equal0.IN1
A[8] => LessThan0.IN2
A[8] => LessThan1.IN2
A[9] => Equal0.IN0
A[9] => LessThan0.IN1
A[9] => LessThan1.IN1
B[0] => Equal0.IN19
B[0] => LessThan0.IN20
B[0] => LessThan1.IN20
B[1] => Equal0.IN18
B[1] => LessThan0.IN19
B[1] => LessThan1.IN19
B[2] => Equal0.IN17
B[2] => LessThan0.IN18
B[2] => LessThan1.IN18
B[3] => Equal0.IN16
B[3] => LessThan0.IN17
B[3] => LessThan1.IN17
B[4] => Equal0.IN15
B[4] => LessThan0.IN16
B[4] => LessThan1.IN16
B[5] => Equal0.IN14
B[5] => LessThan0.IN15
B[5] => LessThan1.IN15
B[6] => Equal0.IN13
B[6] => LessThan0.IN14
B[6] => LessThan1.IN14
B[7] => Equal0.IN12
B[7] => LessThan0.IN13
B[7] => LessThan1.IN13
B[8] => Equal0.IN11
B[8] => LessThan0.IN12
B[8] => LessThan1.IN12
B[9] => Equal0.IN10
B[9] => LessThan0.IN11
B[9] => LessThan1.IN11
eq <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
ls <= LessThan1.DB_MAX_OUTPUT_PORT_TYPE
gr <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE


|Lab2Demo|ivice_prepreka:inst117|CMPX:inst4
A[0] => Equal0.IN9
A[0] => LessThan0.IN10
A[0] => LessThan1.IN10
A[1] => Equal0.IN8
A[1] => LessThan0.IN9
A[1] => LessThan1.IN9
A[2] => Equal0.IN7
A[2] => LessThan0.IN8
A[2] => LessThan1.IN8
A[3] => Equal0.IN6
A[3] => LessThan0.IN7
A[3] => LessThan1.IN7
A[4] => Equal0.IN5
A[4] => LessThan0.IN6
A[4] => LessThan1.IN6
A[5] => Equal0.IN4
A[5] => LessThan0.IN5
A[5] => LessThan1.IN5
A[6] => Equal0.IN3
A[6] => LessThan0.IN4
A[6] => LessThan1.IN4
A[7] => Equal0.IN2
A[7] => LessThan0.IN3
A[7] => LessThan1.IN3
A[8] => Equal0.IN1
A[8] => LessThan0.IN2
A[8] => LessThan1.IN2
A[9] => Equal0.IN0
A[9] => LessThan0.IN1
A[9] => LessThan1.IN1
B[0] => Equal0.IN19
B[0] => LessThan0.IN20
B[0] => LessThan1.IN20
B[1] => Equal0.IN18
B[1] => LessThan0.IN19
B[1] => LessThan1.IN19
B[2] => Equal0.IN17
B[2] => LessThan0.IN18
B[2] => LessThan1.IN18
B[3] => Equal0.IN16
B[3] => LessThan0.IN17
B[3] => LessThan1.IN17
B[4] => Equal0.IN15
B[4] => LessThan0.IN16
B[4] => LessThan1.IN16
B[5] => Equal0.IN14
B[5] => LessThan0.IN15
B[5] => LessThan1.IN15
B[6] => Equal0.IN13
B[6] => LessThan0.IN14
B[6] => LessThan1.IN14
B[7] => Equal0.IN12
B[7] => LessThan0.IN13
B[7] => LessThan1.IN13
B[8] => Equal0.IN11
B[8] => LessThan0.IN12
B[8] => LessThan1.IN12
B[9] => Equal0.IN10
B[9] => LessThan0.IN11
B[9] => LessThan1.IN11
eq <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
ls <= LessThan1.DB_MAX_OUTPUT_PORT_TYPE
gr <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE


|Lab2Demo|ivice_prepreka:inst117|ADD:inst1
A[0] => Add0.IN10
A[1] => Add0.IN9
A[2] => Add0.IN8
A[3] => Add0.IN7
A[4] => Add0.IN6
A[5] => Add0.IN5
A[6] => Add0.IN4
A[7] => Add0.IN3
A[8] => Add0.IN2
A[9] => Add0.IN1
B[0] => Add0.IN20
B[1] => Add0.IN19
B[2] => Add0.IN18
B[3] => Add0.IN17
B[4] => Add0.IN16
B[5] => Add0.IN15
B[6] => Add0.IN14
B[7] => Add0.IN13
B[8] => Add0.IN12
B[9] => Add0.IN11
C0 => Add1.IN22
C <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[0] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[1] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[2] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[3] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[4] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[5] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[6] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[7] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[8] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[9] <= Add1.DB_MAX_OUTPUT_PORT_TYPE


|Lab2Demo|ivice_prepreka:inst117|CONSTX:inst3
data[0] <= <VCC>
data[1] <= <VCC>
data[2] <= <VCC>
data[3] <= <VCC>
data[4] <= <VCC>
data[5] <= <VCC>
data[6] <= <GND>
data[7] <= <GND>
data[8] <= <GND>
data[9] <= <GND>


|Lab2Demo|ivice_prepreka:inst117|CMPX:inst
A[0] => Equal0.IN9
A[0] => LessThan0.IN10
A[0] => LessThan1.IN10
A[1] => Equal0.IN8
A[1] => LessThan0.IN9
A[1] => LessThan1.IN9
A[2] => Equal0.IN7
A[2] => LessThan0.IN8
A[2] => LessThan1.IN8
A[3] => Equal0.IN6
A[3] => LessThan0.IN7
A[3] => LessThan1.IN7
A[4] => Equal0.IN5
A[4] => LessThan0.IN6
A[4] => LessThan1.IN6
A[5] => Equal0.IN4
A[5] => LessThan0.IN5
A[5] => LessThan1.IN5
A[6] => Equal0.IN3
A[6] => LessThan0.IN4
A[6] => LessThan1.IN4
A[7] => Equal0.IN2
A[7] => LessThan0.IN3
A[7] => LessThan1.IN3
A[8] => Equal0.IN1
A[8] => LessThan0.IN2
A[8] => LessThan1.IN2
A[9] => Equal0.IN0
A[9] => LessThan0.IN1
A[9] => LessThan1.IN1
B[0] => Equal0.IN19
B[0] => LessThan0.IN20
B[0] => LessThan1.IN20
B[1] => Equal0.IN18
B[1] => LessThan0.IN19
B[1] => LessThan1.IN19
B[2] => Equal0.IN17
B[2] => LessThan0.IN18
B[2] => LessThan1.IN18
B[3] => Equal0.IN16
B[3] => LessThan0.IN17
B[3] => LessThan1.IN17
B[4] => Equal0.IN15
B[4] => LessThan0.IN16
B[4] => LessThan1.IN16
B[5] => Equal0.IN14
B[5] => LessThan0.IN15
B[5] => LessThan1.IN15
B[6] => Equal0.IN13
B[6] => LessThan0.IN14
B[6] => LessThan1.IN14
B[7] => Equal0.IN12
B[7] => LessThan0.IN13
B[7] => LessThan1.IN13
B[8] => Equal0.IN11
B[8] => LessThan0.IN12
B[8] => LessThan1.IN12
B[9] => Equal0.IN10
B[9] => LessThan0.IN11
B[9] => LessThan1.IN11
eq <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
ls <= LessThan1.DB_MAX_OUTPUT_PORT_TYPE
gr <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE


|Lab2Demo|ivice_prepreka:inst117|ADD:inst1234
A[0] => Add0.IN10
A[1] => Add0.IN9
A[2] => Add0.IN8
A[3] => Add0.IN7
A[4] => Add0.IN6
A[5] => Add0.IN5
A[6] => Add0.IN4
A[7] => Add0.IN3
A[8] => Add0.IN2
A[9] => Add0.IN1
B[0] => Add0.IN20
B[1] => Add0.IN19
B[2] => Add0.IN18
B[3] => Add0.IN17
B[4] => Add0.IN16
B[5] => Add0.IN15
B[6] => Add0.IN14
B[7] => Add0.IN13
B[8] => Add0.IN12
B[9] => Add0.IN11
C0 => Add1.IN22
C <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[0] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[1] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[2] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[3] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[4] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[5] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[6] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[7] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[8] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[9] <= Add1.DB_MAX_OUTPUT_PORT_TYPE


|Lab2Demo|ivice_prepreka:inst117|CONSTX:inst2
data[0] <= <VCC>
data[1] <= <VCC>
data[2] <= <VCC>
data[3] <= <VCC>
data[4] <= <VCC>
data[5] <= <VCC>
data[6] <= <GND>
data[7] <= <GND>
data[8] <= <GND>
data[9] <= <GND>


|Lab2Demo|ivice_prepreka:inst117|CMPX:inst10231
A[0] => Equal0.IN9
A[0] => LessThan0.IN10
A[0] => LessThan1.IN10
A[1] => Equal0.IN8
A[1] => LessThan0.IN9
A[1] => LessThan1.IN9
A[2] => Equal0.IN7
A[2] => LessThan0.IN8
A[2] => LessThan1.IN8
A[3] => Equal0.IN6
A[3] => LessThan0.IN7
A[3] => LessThan1.IN7
A[4] => Equal0.IN5
A[4] => LessThan0.IN6
A[4] => LessThan1.IN6
A[5] => Equal0.IN4
A[5] => LessThan0.IN5
A[5] => LessThan1.IN5
A[6] => Equal0.IN3
A[6] => LessThan0.IN4
A[6] => LessThan1.IN4
A[7] => Equal0.IN2
A[7] => LessThan0.IN3
A[7] => LessThan1.IN3
A[8] => Equal0.IN1
A[8] => LessThan0.IN2
A[8] => LessThan1.IN2
A[9] => Equal0.IN0
A[9] => LessThan0.IN1
A[9] => LessThan1.IN1
B[0] => Equal0.IN19
B[0] => LessThan0.IN20
B[0] => LessThan1.IN20
B[1] => Equal0.IN18
B[1] => LessThan0.IN19
B[1] => LessThan1.IN19
B[2] => Equal0.IN17
B[2] => LessThan0.IN18
B[2] => LessThan1.IN18
B[3] => Equal0.IN16
B[3] => LessThan0.IN17
B[3] => LessThan1.IN17
B[4] => Equal0.IN15
B[4] => LessThan0.IN16
B[4] => LessThan1.IN16
B[5] => Equal0.IN14
B[5] => LessThan0.IN15
B[5] => LessThan1.IN15
B[6] => Equal0.IN13
B[6] => LessThan0.IN14
B[6] => LessThan1.IN14
B[7] => Equal0.IN12
B[7] => LessThan0.IN13
B[7] => LessThan1.IN13
B[8] => Equal0.IN11
B[8] => LessThan0.IN12
B[8] => LessThan1.IN12
B[9] => Equal0.IN10
B[9] => LessThan0.IN11
B[9] => LessThan1.IN11
eq <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
ls <= LessThan1.DB_MAX_OUTPUT_PORT_TYPE
gr <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE


|Lab2Demo|ivice_prepreka:inst117|ADD:inst6213
A[0] => Add0.IN10
A[1] => Add0.IN9
A[2] => Add0.IN8
A[3] => Add0.IN7
A[4] => Add0.IN6
A[5] => Add0.IN5
A[6] => Add0.IN4
A[7] => Add0.IN3
A[8] => Add0.IN2
A[9] => Add0.IN1
B[0] => Add0.IN20
B[1] => Add0.IN19
B[2] => Add0.IN18
B[3] => Add0.IN17
B[4] => Add0.IN16
B[5] => Add0.IN15
B[6] => Add0.IN14
B[7] => Add0.IN13
B[8] => Add0.IN12
B[9] => Add0.IN11
C0 => Add1.IN22
C <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[0] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[1] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[2] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[3] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[4] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[5] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[6] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[7] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[8] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[9] <= Add1.DB_MAX_OUTPUT_PORT_TYPE


|Lab2Demo|ivice_prepreka:inst117|CONSTX:inst823
data[0] <= <VCC>
data[1] <= <VCC>
data[2] <= <VCC>
data[3] <= <VCC>
data[4] <= <VCC>
data[5] <= <GND>
data[6] <= <GND>
data[7] <= <GND>
data[8] <= <GND>
data[9] <= <GND>


|Lab2Demo|ivice_prepreka:inst117|MP2X:inst4332
X0[0] => Y.DATAB
X0[1] => Y.DATAB
X0[2] => Y.DATAB
X0[3] => Y.DATAB
X0[4] => Y.DATAB
X0[5] => Y.DATAB
X0[6] => Y.DATAB
X0[7] => Y.DATAB
X0[8] => Y.DATAB
X0[9] => Y.DATAB
X1[0] => Y.DATAA
X1[1] => Y.DATAA
X1[2] => Y.DATAA
X1[3] => Y.DATAA
X1[4] => Y.DATAA
X1[5] => Y.DATAA
X1[6] => Y.DATAA
X1[7] => Y.DATAA
X1[8] => Y.DATAA
X1[9] => Y.DATAA
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
Y[0] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[8] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[9] <= Y.DB_MAX_OUTPUT_PORT_TYPE


|Lab2Demo|ivice_prepreka:inst117|CMPX:inst123
A[0] => Equal0.IN9
A[0] => LessThan0.IN10
A[0] => LessThan1.IN10
A[1] => Equal0.IN8
A[1] => LessThan0.IN9
A[1] => LessThan1.IN9
A[2] => Equal0.IN7
A[2] => LessThan0.IN8
A[2] => LessThan1.IN8
A[3] => Equal0.IN6
A[3] => LessThan0.IN7
A[3] => LessThan1.IN7
A[4] => Equal0.IN5
A[4] => LessThan0.IN6
A[4] => LessThan1.IN6
A[5] => Equal0.IN4
A[5] => LessThan0.IN5
A[5] => LessThan1.IN5
A[6] => Equal0.IN3
A[6] => LessThan0.IN4
A[6] => LessThan1.IN4
A[7] => Equal0.IN2
A[7] => LessThan0.IN3
A[7] => LessThan1.IN3
A[8] => Equal0.IN1
A[8] => LessThan0.IN2
A[8] => LessThan1.IN2
A[9] => Equal0.IN0
A[9] => LessThan0.IN1
A[9] => LessThan1.IN1
B[0] => Equal0.IN19
B[0] => LessThan0.IN20
B[0] => LessThan1.IN20
B[1] => Equal0.IN18
B[1] => LessThan0.IN19
B[1] => LessThan1.IN19
B[2] => Equal0.IN17
B[2] => LessThan0.IN18
B[2] => LessThan1.IN18
B[3] => Equal0.IN16
B[3] => LessThan0.IN17
B[3] => LessThan1.IN17
B[4] => Equal0.IN15
B[4] => LessThan0.IN16
B[4] => LessThan1.IN16
B[5] => Equal0.IN14
B[5] => LessThan0.IN15
B[5] => LessThan1.IN15
B[6] => Equal0.IN13
B[6] => LessThan0.IN14
B[6] => LessThan1.IN14
B[7] => Equal0.IN12
B[7] => LessThan0.IN13
B[7] => LessThan1.IN13
B[8] => Equal0.IN11
B[8] => LessThan0.IN12
B[8] => LessThan1.IN12
B[9] => Equal0.IN10
B[9] => LessThan0.IN11
B[9] => LessThan1.IN11
eq <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
ls <= LessThan1.DB_MAX_OUTPUT_PORT_TYPE
gr <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE


|Lab2Demo|ivice_prepreka:inst117|CONSTX:inst3231
data[0] <= <VCC>
data[1] <= <GND>
data[2] <= <VCC>
data[3] <= <GND>
data[4] <= <VCC>
data[5] <= <VCC>
data[6] <= <GND>
data[7] <= <VCC>
data[8] <= <VCC>
data[9] <= <GND>


|Lab2Demo|ivice_prepreka:inst117|CONSTX:inst732
data[0] <= <VCC>
data[1] <= <VCC>
data[2] <= <GND>
data[3] <= <GND>
data[4] <= <GND>
data[5] <= <GND>
data[6] <= <GND>
data[7] <= <VCC>
data[8] <= <GND>
data[9] <= <GND>


|Lab2Demo|ivice_prepreka:inst117|CONSTX:inst532
data[0] <= <GND>
data[1] <= <GND>
data[2] <= <VCC>
data[3] <= <GND>
data[4] <= <VCC>
data[5] <= <GND>
data[6] <= <VCC>
data[7] <= <VCC>
data[8] <= <VCC>
data[9] <= <GND>


|Lab2Demo|ivice_prepreka:inst117|CMPX:inst13
A[0] => Equal0.IN9
A[0] => LessThan0.IN10
A[0] => LessThan1.IN10
A[1] => Equal0.IN8
A[1] => LessThan0.IN9
A[1] => LessThan1.IN9
A[2] => Equal0.IN7
A[2] => LessThan0.IN8
A[2] => LessThan1.IN8
A[3] => Equal0.IN6
A[3] => LessThan0.IN7
A[3] => LessThan1.IN7
A[4] => Equal0.IN5
A[4] => LessThan0.IN6
A[4] => LessThan1.IN6
A[5] => Equal0.IN4
A[5] => LessThan0.IN5
A[5] => LessThan1.IN5
A[6] => Equal0.IN3
A[6] => LessThan0.IN4
A[6] => LessThan1.IN4
A[7] => Equal0.IN2
A[7] => LessThan0.IN3
A[7] => LessThan1.IN3
A[8] => Equal0.IN1
A[8] => LessThan0.IN2
A[8] => LessThan1.IN2
A[9] => Equal0.IN0
A[9] => LessThan0.IN1
A[9] => LessThan1.IN1
B[0] => Equal0.IN19
B[0] => LessThan0.IN20
B[0] => LessThan1.IN20
B[1] => Equal0.IN18
B[1] => LessThan0.IN19
B[1] => LessThan1.IN19
B[2] => Equal0.IN17
B[2] => LessThan0.IN18
B[2] => LessThan1.IN18
B[3] => Equal0.IN16
B[3] => LessThan0.IN17
B[3] => LessThan1.IN17
B[4] => Equal0.IN15
B[4] => LessThan0.IN16
B[4] => LessThan1.IN16
B[5] => Equal0.IN14
B[5] => LessThan0.IN15
B[5] => LessThan1.IN15
B[6] => Equal0.IN13
B[6] => LessThan0.IN14
B[6] => LessThan1.IN14
B[7] => Equal0.IN12
B[7] => LessThan0.IN13
B[7] => LessThan1.IN13
B[8] => Equal0.IN11
B[8] => LessThan0.IN12
B[8] => LessThan1.IN12
B[9] => Equal0.IN10
B[9] => LessThan0.IN11
B[9] => LessThan1.IN11
eq <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
ls <= LessThan1.DB_MAX_OUTPUT_PORT_TYPE
gr <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE


|Lab2Demo|ivice_prepreka:inst117|ADD:inst6214
A[0] => Add0.IN10
A[1] => Add0.IN9
A[2] => Add0.IN8
A[3] => Add0.IN7
A[4] => Add0.IN6
A[5] => Add0.IN5
A[6] => Add0.IN4
A[7] => Add0.IN3
A[8] => Add0.IN2
A[9] => Add0.IN1
B[0] => Add0.IN20
B[1] => Add0.IN19
B[2] => Add0.IN18
B[3] => Add0.IN17
B[4] => Add0.IN16
B[5] => Add0.IN15
B[6] => Add0.IN14
B[7] => Add0.IN13
B[8] => Add0.IN12
B[9] => Add0.IN11
C0 => Add1.IN22
C <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[0] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[1] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[2] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[3] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[4] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[5] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[6] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[7] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[8] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[9] <= Add1.DB_MAX_OUTPUT_PORT_TYPE


|Lab2Demo|ivice_prepreka:inst117|CONSTX:inst824
data[0] <= <VCC>
data[1] <= <VCC>
data[2] <= <VCC>
data[3] <= <VCC>
data[4] <= <VCC>
data[5] <= <VCC>
data[6] <= <GND>
data[7] <= <GND>
data[8] <= <GND>
data[9] <= <GND>


|Lab2Demo|ivice_prepreka:inst117|CONSTX:inst10
data[0] <= <VCC>
data[1] <= <VCC>
data[2] <= <VCC>
data[3] <= <VCC>
data[4] <= <VCC>
data[5] <= <GND>
data[6] <= <GND>
data[7] <= <GND>
data[8] <= <GND>
data[9] <= <GND>


|Lab2Demo|ivice_prepreka:inst117|ADD:inst1235
A[0] => Add0.IN10
A[1] => Add0.IN9
A[2] => Add0.IN8
A[3] => Add0.IN7
A[4] => Add0.IN6
A[5] => Add0.IN5
A[6] => Add0.IN4
A[7] => Add0.IN3
A[8] => Add0.IN2
A[9] => Add0.IN1
B[0] => Add0.IN20
B[1] => Add0.IN19
B[2] => Add0.IN18
B[3] => Add0.IN17
B[4] => Add0.IN16
B[5] => Add0.IN15
B[6] => Add0.IN14
B[7] => Add0.IN13
B[8] => Add0.IN12
B[9] => Add0.IN11
C0 => Add1.IN22
C <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[0] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[1] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[2] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[3] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[4] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[5] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[6] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[7] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[8] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[9] <= Add1.DB_MAX_OUTPUT_PORT_TYPE


|Lab2Demo|REGX:inst18
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
clk => data[3].CLK
clk => data[4].CLK
clk => data[5].CLK
clk => data[6].CLK
clk => data[7].CLK
clk => data[8].CLK
clk => data[9].CLK
ld => data_next.OUTPUTSELECT
ld => data_next.OUTPUTSELECT
ld => data_next.OUTPUTSELECT
ld => data_next.OUTPUTSELECT
ld => data_next.OUTPUTSELECT
ld => data_next.OUTPUTSELECT
ld => data_next.OUTPUTSELECT
ld => data_next.OUTPUTSELECT
ld => data_next.OUTPUTSELECT
ld => data_next.OUTPUTSELECT
cl => data_next[9].OUTPUTSELECT
cl => data_next[8].OUTPUTSELECT
cl => data_next[7].OUTPUTSELECT
cl => data_next[6].OUTPUTSELECT
cl => data_next[5].OUTPUTSELECT
cl => data_next[4].OUTPUTSELECT
cl => data_next[3].OUTPUTSELECT
cl => data_next[2].OUTPUTSELECT
cl => data_next[1].OUTPUTSELECT
cl => data_next[0].OUTPUTSELECT
inc => data_next.OUTPUTSELECT
inc => data_next.OUTPUTSELECT
inc => data_next.OUTPUTSELECT
inc => data_next.OUTPUTSELECT
inc => data_next.OUTPUTSELECT
inc => data_next.OUTPUTSELECT
inc => data_next.OUTPUTSELECT
inc => data_next.OUTPUTSELECT
inc => data_next.OUTPUTSELECT
inc => data_next.OUTPUTSELECT
dec => data_next.OUTPUTSELECT
dec => data_next.OUTPUTSELECT
dec => data_next.OUTPUTSELECT
dec => data_next.OUTPUTSELECT
dec => data_next.OUTPUTSELECT
dec => data_next.OUTPUTSELECT
dec => data_next.OUTPUTSELECT
dec => data_next.OUTPUTSELECT
dec => data_next.OUTPUTSELECT
dec => data_next.OUTPUTSELECT
data_in[0] => data_next.DATAB
data_in[1] => data_next.DATAB
data_in[2] => data_next.DATAB
data_in[3] => data_next.DATAB
data_in[4] => data_next.DATAB
data_in[5] => data_next.DATAB
data_in[6] => data_next.DATAB
data_in[7] => data_next.DATAB
data_in[8] => data_next.DATAB
data_in[9] => data_next.DATAB
data_out[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data[9].DB_MAX_OUTPUT_PORT_TYPE


|Lab2Demo|RisingEdge:inst45
OUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
CLK => inst1.CLK
IN => inst.DATAIN


|Lab2Demo|CMPX:inst47
A[0] => Equal0.IN9
A[0] => LessThan0.IN10
A[0] => LessThan1.IN10
A[1] => Equal0.IN8
A[1] => LessThan0.IN9
A[1] => LessThan1.IN9
A[2] => Equal0.IN7
A[2] => LessThan0.IN8
A[2] => LessThan1.IN8
A[3] => Equal0.IN6
A[3] => LessThan0.IN7
A[3] => LessThan1.IN7
A[4] => Equal0.IN5
A[4] => LessThan0.IN6
A[4] => LessThan1.IN6
A[5] => Equal0.IN4
A[5] => LessThan0.IN5
A[5] => LessThan1.IN5
A[6] => Equal0.IN3
A[6] => LessThan0.IN4
A[6] => LessThan1.IN4
A[7] => Equal0.IN2
A[7] => LessThan0.IN3
A[7] => LessThan1.IN3
A[8] => Equal0.IN1
A[8] => LessThan0.IN2
A[8] => LessThan1.IN2
A[9] => Equal0.IN0
A[9] => LessThan0.IN1
A[9] => LessThan1.IN1
B[0] => Equal0.IN19
B[0] => LessThan0.IN20
B[0] => LessThan1.IN20
B[1] => Equal0.IN18
B[1] => LessThan0.IN19
B[1] => LessThan1.IN19
B[2] => Equal0.IN17
B[2] => LessThan0.IN18
B[2] => LessThan1.IN18
B[3] => Equal0.IN16
B[3] => LessThan0.IN17
B[3] => LessThan1.IN17
B[4] => Equal0.IN15
B[4] => LessThan0.IN16
B[4] => LessThan1.IN16
B[5] => Equal0.IN14
B[5] => LessThan0.IN15
B[5] => LessThan1.IN15
B[6] => Equal0.IN13
B[6] => LessThan0.IN14
B[6] => LessThan1.IN14
B[7] => Equal0.IN12
B[7] => LessThan0.IN13
B[7] => LessThan1.IN13
B[8] => Equal0.IN11
B[8] => LessThan0.IN12
B[8] => LessThan1.IN12
B[9] => Equal0.IN10
B[9] => LessThan0.IN11
B[9] => LessThan1.IN11
eq <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
ls <= LessThan1.DB_MAX_OUTPUT_PORT_TYPE
gr <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE


|Lab2Demo|CONSTX:inst48
data[0] <= <VCC>
data[1] <= <GND>
data[2] <= <VCC>
data[3] <= <GND>
data[4] <= <VCC>
data[5] <= <VCC>
data[6] <= <GND>
data[7] <= <VCC>
data[8] <= <VCC>
data[9] <= <GND>


|Lab2Demo|CMPX:inst49
A[0] => Equal0.IN9
A[0] => LessThan0.IN10
A[0] => LessThan1.IN10
A[1] => Equal0.IN8
A[1] => LessThan0.IN9
A[1] => LessThan1.IN9
A[2] => Equal0.IN7
A[2] => LessThan0.IN8
A[2] => LessThan1.IN8
A[3] => Equal0.IN6
A[3] => LessThan0.IN7
A[3] => LessThan1.IN7
A[4] => Equal0.IN5
A[4] => LessThan0.IN6
A[4] => LessThan1.IN6
A[5] => Equal0.IN4
A[5] => LessThan0.IN5
A[5] => LessThan1.IN5
A[6] => Equal0.IN3
A[6] => LessThan0.IN4
A[6] => LessThan1.IN4
A[7] => Equal0.IN2
A[7] => LessThan0.IN3
A[7] => LessThan1.IN3
A[8] => Equal0.IN1
A[8] => LessThan0.IN2
A[8] => LessThan1.IN2
A[9] => Equal0.IN0
A[9] => LessThan0.IN1
A[9] => LessThan1.IN1
B[0] => Equal0.IN19
B[0] => LessThan0.IN20
B[0] => LessThan1.IN20
B[1] => Equal0.IN18
B[1] => LessThan0.IN19
B[1] => LessThan1.IN19
B[2] => Equal0.IN17
B[2] => LessThan0.IN18
B[2] => LessThan1.IN18
B[3] => Equal0.IN16
B[3] => LessThan0.IN17
B[3] => LessThan1.IN17
B[4] => Equal0.IN15
B[4] => LessThan0.IN16
B[4] => LessThan1.IN16
B[5] => Equal0.IN14
B[5] => LessThan0.IN15
B[5] => LessThan1.IN15
B[6] => Equal0.IN13
B[6] => LessThan0.IN14
B[6] => LessThan1.IN14
B[7] => Equal0.IN12
B[7] => LessThan0.IN13
B[7] => LessThan1.IN13
B[8] => Equal0.IN11
B[8] => LessThan0.IN12
B[8] => LessThan1.IN12
B[9] => Equal0.IN10
B[9] => LessThan0.IN11
B[9] => LessThan1.IN11
eq <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
ls <= LessThan1.DB_MAX_OUTPUT_PORT_TYPE
gr <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE


|Lab2Demo|CONSTX:inst50
data[0] <= <GND>
data[1] <= <GND>
data[2] <= <VCC>
data[3] <= <GND>
data[4] <= <GND>
data[5] <= <VCC>
data[6] <= <VCC>
data[7] <= <GND>
data[8] <= <GND>
data[9] <= <GND>


|Lab2Demo|CLK_DIVIDER:inst56
in_clk => out_clk_next.CLK
in_clk => cnt[0].CLK
in_clk => cnt[1].CLK
in_clk => cnt[2].CLK
in_clk => cnt[3].CLK
in_clk => cnt[4].CLK
in_clk => cnt[5].CLK
in_clk => cnt[6].CLK
in_clk => cnt[7].CLK
in_clk => cnt[8].CLK
in_clk => cnt[9].CLK
in_clk => cnt[10].CLK
in_clk => cnt[11].CLK
in_clk => cnt[12].CLK
in_clk => cnt[13].CLK
in_clk => cnt[14].CLK
reset => cnt.OUTPUTSELECT
reset => cnt.OUTPUTSELECT
reset => cnt.OUTPUTSELECT
reset => cnt.OUTPUTSELECT
reset => cnt.OUTPUTSELECT
reset => cnt.OUTPUTSELECT
reset => cnt.OUTPUTSELECT
reset => cnt.OUTPUTSELECT
reset => cnt.OUTPUTSELECT
reset => cnt.OUTPUTSELECT
reset => cnt.OUTPUTSELECT
reset => cnt.OUTPUTSELECT
reset => cnt.OUTPUTSELECT
reset => cnt.OUTPUTSELECT
reset => cnt.OUTPUTSELECT
pause => cnt.OUTPUTSELECT
pause => cnt.OUTPUTSELECT
pause => cnt.OUTPUTSELECT
pause => cnt.OUTPUTSELECT
pause => cnt.OUTPUTSELECT
pause => cnt.OUTPUTSELECT
pause => cnt.OUTPUTSELECT
pause => cnt.OUTPUTSELECT
pause => cnt.OUTPUTSELECT
pause => cnt.OUTPUTSELECT
pause => cnt.OUTPUTSELECT
pause => cnt.OUTPUTSELECT
pause => cnt.OUTPUTSELECT
pause => cnt.OUTPUTSELECT
pause => cnt.OUTPUTSELECT
out_clk <= out_clk_next.DB_MAX_OUTPUT_PORT_TYPE


|Lab2Demo|ivice_prepreka:inst110
se_poklapa <= inst9.DB_MAX_OUTPUT_PORT_TYPE
Y[0] => CMPX:inst16.A[0]
Y[0] => CMPX:inst123.A[0]
Y[0] => ADD:inst6214.A[0]
Y[1] => CMPX:inst16.A[1]
Y[1] => CMPX:inst123.A[1]
Y[1] => ADD:inst6214.A[1]
Y[2] => CMPX:inst16.A[2]
Y[2] => CMPX:inst123.A[2]
Y[2] => ADD:inst6214.A[2]
Y[3] => CMPX:inst16.A[3]
Y[3] => CMPX:inst123.A[3]
Y[3] => ADD:inst6214.A[3]
Y[4] => CMPX:inst16.A[4]
Y[4] => CMPX:inst123.A[4]
Y[4] => ADD:inst6214.A[4]
Y[5] => CMPX:inst16.A[5]
Y[5] => CMPX:inst123.A[5]
Y[5] => ADD:inst6214.A[5]
Y[6] => CMPX:inst16.A[6]
Y[6] => CMPX:inst123.A[6]
Y[6] => ADD:inst6214.A[6]
Y[7] => CMPX:inst16.A[7]
Y[7] => CMPX:inst123.A[7]
Y[7] => ADD:inst6214.A[7]
Y[8] => CMPX:inst16.A[8]
Y[8] => CMPX:inst123.A[8]
Y[8] => ADD:inst6214.A[8]
Y[9] => CMPX:inst16.A[9]
Y[9] => CMPX:inst123.A[9]
Y[9] => ADD:inst6214.A[9]
Y_L[0] => CMPX:inst16.B[0]
Y_L[0] => ADD:inst6213.A[0]
Y_L[0] => CMPX:inst13.B[0]
Y_L[1] => CMPX:inst16.B[1]
Y_L[1] => ADD:inst6213.A[1]
Y_L[1] => CMPX:inst13.B[1]
Y_L[2] => CMPX:inst16.B[2]
Y_L[2] => ADD:inst6213.A[2]
Y_L[2] => CMPX:inst13.B[2]
Y_L[3] => CMPX:inst16.B[3]
Y_L[3] => ADD:inst6213.A[3]
Y_L[3] => CMPX:inst13.B[3]
Y_L[4] => CMPX:inst16.B[4]
Y_L[4] => ADD:inst6213.A[4]
Y_L[4] => CMPX:inst13.B[4]
Y_L[5] => CMPX:inst16.B[5]
Y_L[5] => ADD:inst6213.A[5]
Y_L[5] => CMPX:inst13.B[5]
Y_L[6] => CMPX:inst16.B[6]
Y_L[6] => ADD:inst6213.A[6]
Y_L[6] => CMPX:inst13.B[6]
Y_L[7] => CMPX:inst16.B[7]
Y_L[7] => ADD:inst6213.A[7]
Y_L[7] => CMPX:inst13.B[7]
Y_L[8] => CMPX:inst16.B[8]
Y_L[8] => ADD:inst6213.A[8]
Y_L[8] => CMPX:inst13.B[8]
Y_L[9] => CMPX:inst16.B[9]
Y_L[9] => ADD:inst6213.A[9]
Y_L[9] => CMPX:inst13.B[9]
X_L[0] => CMPX:inst15.A[0]
X_L[0] => CMPX:inst4.A[0]
X_L[0] => ADD:inst1234.A[0]
X_L[0] => ADD:inst1235.A[0]
X_L[1] => CMPX:inst15.A[1]
X_L[1] => CMPX:inst4.A[1]
X_L[1] => ADD:inst1234.A[1]
X_L[1] => ADD:inst1235.A[1]
X_L[2] => CMPX:inst15.A[2]
X_L[2] => CMPX:inst4.A[2]
X_L[2] => ADD:inst1234.A[2]
X_L[2] => ADD:inst1235.A[2]
X_L[3] => CMPX:inst15.A[3]
X_L[3] => CMPX:inst4.A[3]
X_L[3] => ADD:inst1234.A[3]
X_L[3] => ADD:inst1235.A[3]
X_L[4] => CMPX:inst15.A[4]
X_L[4] => CMPX:inst4.A[4]
X_L[4] => ADD:inst1234.A[4]
X_L[4] => ADD:inst1235.A[4]
X_L[5] => CMPX:inst15.A[5]
X_L[5] => CMPX:inst4.A[5]
X_L[5] => ADD:inst1234.A[5]
X_L[5] => ADD:inst1235.A[5]
X_L[6] => CMPX:inst15.A[6]
X_L[6] => CMPX:inst4.A[6]
X_L[6] => ADD:inst1234.A[6]
X_L[6] => ADD:inst1235.A[6]
X_L[7] => CMPX:inst15.A[7]
X_L[7] => CMPX:inst4.A[7]
X_L[7] => ADD:inst1234.A[7]
X_L[7] => ADD:inst1235.A[7]
X_L[8] => CMPX:inst15.A[8]
X_L[8] => CMPX:inst4.A[8]
X_L[8] => ADD:inst1234.A[8]
X_L[8] => ADD:inst1235.A[8]
X_L[9] => CMPX:inst15.A[9]
X_L[9] => CMPX:inst4.A[9]
X_L[9] => ADD:inst1234.A[9]
X_L[9] => ADD:inst1235.A[9]
X[0] => CMPX:inst15.B[0]
X[0] => ADD:inst1.B[0]
X[0] => CMPX:inst.B[0]
X[1] => CMPX:inst15.B[1]
X[1] => ADD:inst1.B[1]
X[1] => CMPX:inst.B[1]
X[2] => CMPX:inst15.B[2]
X[2] => ADD:inst1.B[2]
X[2] => CMPX:inst.B[2]
X[3] => CMPX:inst15.B[3]
X[3] => ADD:inst1.B[3]
X[3] => CMPX:inst.B[3]
X[4] => CMPX:inst15.B[4]
X[4] => ADD:inst1.B[4]
X[4] => CMPX:inst.B[4]
X[5] => CMPX:inst15.B[5]
X[5] => ADD:inst1.B[5]
X[5] => CMPX:inst.B[5]
X[6] => CMPX:inst15.B[6]
X[6] => ADD:inst1.B[6]
X[6] => CMPX:inst.B[6]
X[7] => CMPX:inst15.B[7]
X[7] => ADD:inst1.B[7]
X[7] => CMPX:inst.B[7]
X[8] => CMPX:inst15.B[8]
X[8] => ADD:inst1.B[8]
X[8] => CMPX:inst.B[8]
X[9] => CMPX:inst15.B[9]
X[9] => ADD:inst1.B[9]
X[9] => CMPX:inst.B[9]


|Lab2Demo|ivice_prepreka:inst110|CMPX:inst16
A[0] => Equal0.IN9
A[0] => LessThan0.IN10
A[0] => LessThan1.IN10
A[1] => Equal0.IN8
A[1] => LessThan0.IN9
A[1] => LessThan1.IN9
A[2] => Equal0.IN7
A[2] => LessThan0.IN8
A[2] => LessThan1.IN8
A[3] => Equal0.IN6
A[3] => LessThan0.IN7
A[3] => LessThan1.IN7
A[4] => Equal0.IN5
A[4] => LessThan0.IN6
A[4] => LessThan1.IN6
A[5] => Equal0.IN4
A[5] => LessThan0.IN5
A[5] => LessThan1.IN5
A[6] => Equal0.IN3
A[6] => LessThan0.IN4
A[6] => LessThan1.IN4
A[7] => Equal0.IN2
A[7] => LessThan0.IN3
A[7] => LessThan1.IN3
A[8] => Equal0.IN1
A[8] => LessThan0.IN2
A[8] => LessThan1.IN2
A[9] => Equal0.IN0
A[9] => LessThan0.IN1
A[9] => LessThan1.IN1
B[0] => Equal0.IN19
B[0] => LessThan0.IN20
B[0] => LessThan1.IN20
B[1] => Equal0.IN18
B[1] => LessThan0.IN19
B[1] => LessThan1.IN19
B[2] => Equal0.IN17
B[2] => LessThan0.IN18
B[2] => LessThan1.IN18
B[3] => Equal0.IN16
B[3] => LessThan0.IN17
B[3] => LessThan1.IN17
B[4] => Equal0.IN15
B[4] => LessThan0.IN16
B[4] => LessThan1.IN16
B[5] => Equal0.IN14
B[5] => LessThan0.IN15
B[5] => LessThan1.IN15
B[6] => Equal0.IN13
B[6] => LessThan0.IN14
B[6] => LessThan1.IN14
B[7] => Equal0.IN12
B[7] => LessThan0.IN13
B[7] => LessThan1.IN13
B[8] => Equal0.IN11
B[8] => LessThan0.IN12
B[8] => LessThan1.IN12
B[9] => Equal0.IN10
B[9] => LessThan0.IN11
B[9] => LessThan1.IN11
eq <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
ls <= LessThan1.DB_MAX_OUTPUT_PORT_TYPE
gr <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE


|Lab2Demo|ivice_prepreka:inst110|CMPX:inst15
A[0] => Equal0.IN9
A[0] => LessThan0.IN10
A[0] => LessThan1.IN10
A[1] => Equal0.IN8
A[1] => LessThan0.IN9
A[1] => LessThan1.IN9
A[2] => Equal0.IN7
A[2] => LessThan0.IN8
A[2] => LessThan1.IN8
A[3] => Equal0.IN6
A[3] => LessThan0.IN7
A[3] => LessThan1.IN7
A[4] => Equal0.IN5
A[4] => LessThan0.IN6
A[4] => LessThan1.IN6
A[5] => Equal0.IN4
A[5] => LessThan0.IN5
A[5] => LessThan1.IN5
A[6] => Equal0.IN3
A[6] => LessThan0.IN4
A[6] => LessThan1.IN4
A[7] => Equal0.IN2
A[7] => LessThan0.IN3
A[7] => LessThan1.IN3
A[8] => Equal0.IN1
A[8] => LessThan0.IN2
A[8] => LessThan1.IN2
A[9] => Equal0.IN0
A[9] => LessThan0.IN1
A[9] => LessThan1.IN1
B[0] => Equal0.IN19
B[0] => LessThan0.IN20
B[0] => LessThan1.IN20
B[1] => Equal0.IN18
B[1] => LessThan0.IN19
B[1] => LessThan1.IN19
B[2] => Equal0.IN17
B[2] => LessThan0.IN18
B[2] => LessThan1.IN18
B[3] => Equal0.IN16
B[3] => LessThan0.IN17
B[3] => LessThan1.IN17
B[4] => Equal0.IN15
B[4] => LessThan0.IN16
B[4] => LessThan1.IN16
B[5] => Equal0.IN14
B[5] => LessThan0.IN15
B[5] => LessThan1.IN15
B[6] => Equal0.IN13
B[6] => LessThan0.IN14
B[6] => LessThan1.IN14
B[7] => Equal0.IN12
B[7] => LessThan0.IN13
B[7] => LessThan1.IN13
B[8] => Equal0.IN11
B[8] => LessThan0.IN12
B[8] => LessThan1.IN12
B[9] => Equal0.IN10
B[9] => LessThan0.IN11
B[9] => LessThan1.IN11
eq <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
ls <= LessThan1.DB_MAX_OUTPUT_PORT_TYPE
gr <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE


|Lab2Demo|ivice_prepreka:inst110|CMPX:inst4
A[0] => Equal0.IN9
A[0] => LessThan0.IN10
A[0] => LessThan1.IN10
A[1] => Equal0.IN8
A[1] => LessThan0.IN9
A[1] => LessThan1.IN9
A[2] => Equal0.IN7
A[2] => LessThan0.IN8
A[2] => LessThan1.IN8
A[3] => Equal0.IN6
A[3] => LessThan0.IN7
A[3] => LessThan1.IN7
A[4] => Equal0.IN5
A[4] => LessThan0.IN6
A[4] => LessThan1.IN6
A[5] => Equal0.IN4
A[5] => LessThan0.IN5
A[5] => LessThan1.IN5
A[6] => Equal0.IN3
A[6] => LessThan0.IN4
A[6] => LessThan1.IN4
A[7] => Equal0.IN2
A[7] => LessThan0.IN3
A[7] => LessThan1.IN3
A[8] => Equal0.IN1
A[8] => LessThan0.IN2
A[8] => LessThan1.IN2
A[9] => Equal0.IN0
A[9] => LessThan0.IN1
A[9] => LessThan1.IN1
B[0] => Equal0.IN19
B[0] => LessThan0.IN20
B[0] => LessThan1.IN20
B[1] => Equal0.IN18
B[1] => LessThan0.IN19
B[1] => LessThan1.IN19
B[2] => Equal0.IN17
B[2] => LessThan0.IN18
B[2] => LessThan1.IN18
B[3] => Equal0.IN16
B[3] => LessThan0.IN17
B[3] => LessThan1.IN17
B[4] => Equal0.IN15
B[4] => LessThan0.IN16
B[4] => LessThan1.IN16
B[5] => Equal0.IN14
B[5] => LessThan0.IN15
B[5] => LessThan1.IN15
B[6] => Equal0.IN13
B[6] => LessThan0.IN14
B[6] => LessThan1.IN14
B[7] => Equal0.IN12
B[7] => LessThan0.IN13
B[7] => LessThan1.IN13
B[8] => Equal0.IN11
B[8] => LessThan0.IN12
B[8] => LessThan1.IN12
B[9] => Equal0.IN10
B[9] => LessThan0.IN11
B[9] => LessThan1.IN11
eq <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
ls <= LessThan1.DB_MAX_OUTPUT_PORT_TYPE
gr <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE


|Lab2Demo|ivice_prepreka:inst110|ADD:inst1
A[0] => Add0.IN10
A[1] => Add0.IN9
A[2] => Add0.IN8
A[3] => Add0.IN7
A[4] => Add0.IN6
A[5] => Add0.IN5
A[6] => Add0.IN4
A[7] => Add0.IN3
A[8] => Add0.IN2
A[9] => Add0.IN1
B[0] => Add0.IN20
B[1] => Add0.IN19
B[2] => Add0.IN18
B[3] => Add0.IN17
B[4] => Add0.IN16
B[5] => Add0.IN15
B[6] => Add0.IN14
B[7] => Add0.IN13
B[8] => Add0.IN12
B[9] => Add0.IN11
C0 => Add1.IN22
C <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[0] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[1] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[2] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[3] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[4] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[5] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[6] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[7] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[8] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[9] <= Add1.DB_MAX_OUTPUT_PORT_TYPE


|Lab2Demo|ivice_prepreka:inst110|CONSTX:inst3
data[0] <= <VCC>
data[1] <= <VCC>
data[2] <= <VCC>
data[3] <= <VCC>
data[4] <= <VCC>
data[5] <= <VCC>
data[6] <= <GND>
data[7] <= <GND>
data[8] <= <GND>
data[9] <= <GND>


|Lab2Demo|ivice_prepreka:inst110|CMPX:inst
A[0] => Equal0.IN9
A[0] => LessThan0.IN10
A[0] => LessThan1.IN10
A[1] => Equal0.IN8
A[1] => LessThan0.IN9
A[1] => LessThan1.IN9
A[2] => Equal0.IN7
A[2] => LessThan0.IN8
A[2] => LessThan1.IN8
A[3] => Equal0.IN6
A[3] => LessThan0.IN7
A[3] => LessThan1.IN7
A[4] => Equal0.IN5
A[4] => LessThan0.IN6
A[4] => LessThan1.IN6
A[5] => Equal0.IN4
A[5] => LessThan0.IN5
A[5] => LessThan1.IN5
A[6] => Equal0.IN3
A[6] => LessThan0.IN4
A[6] => LessThan1.IN4
A[7] => Equal0.IN2
A[7] => LessThan0.IN3
A[7] => LessThan1.IN3
A[8] => Equal0.IN1
A[8] => LessThan0.IN2
A[8] => LessThan1.IN2
A[9] => Equal0.IN0
A[9] => LessThan0.IN1
A[9] => LessThan1.IN1
B[0] => Equal0.IN19
B[0] => LessThan0.IN20
B[0] => LessThan1.IN20
B[1] => Equal0.IN18
B[1] => LessThan0.IN19
B[1] => LessThan1.IN19
B[2] => Equal0.IN17
B[2] => LessThan0.IN18
B[2] => LessThan1.IN18
B[3] => Equal0.IN16
B[3] => LessThan0.IN17
B[3] => LessThan1.IN17
B[4] => Equal0.IN15
B[4] => LessThan0.IN16
B[4] => LessThan1.IN16
B[5] => Equal0.IN14
B[5] => LessThan0.IN15
B[5] => LessThan1.IN15
B[6] => Equal0.IN13
B[6] => LessThan0.IN14
B[6] => LessThan1.IN14
B[7] => Equal0.IN12
B[7] => LessThan0.IN13
B[7] => LessThan1.IN13
B[8] => Equal0.IN11
B[8] => LessThan0.IN12
B[8] => LessThan1.IN12
B[9] => Equal0.IN10
B[9] => LessThan0.IN11
B[9] => LessThan1.IN11
eq <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
ls <= LessThan1.DB_MAX_OUTPUT_PORT_TYPE
gr <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE


|Lab2Demo|ivice_prepreka:inst110|ADD:inst1234
A[0] => Add0.IN10
A[1] => Add0.IN9
A[2] => Add0.IN8
A[3] => Add0.IN7
A[4] => Add0.IN6
A[5] => Add0.IN5
A[6] => Add0.IN4
A[7] => Add0.IN3
A[8] => Add0.IN2
A[9] => Add0.IN1
B[0] => Add0.IN20
B[1] => Add0.IN19
B[2] => Add0.IN18
B[3] => Add0.IN17
B[4] => Add0.IN16
B[5] => Add0.IN15
B[6] => Add0.IN14
B[7] => Add0.IN13
B[8] => Add0.IN12
B[9] => Add0.IN11
C0 => Add1.IN22
C <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[0] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[1] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[2] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[3] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[4] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[5] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[6] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[7] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[8] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[9] <= Add1.DB_MAX_OUTPUT_PORT_TYPE


|Lab2Demo|ivice_prepreka:inst110|CONSTX:inst2
data[0] <= <VCC>
data[1] <= <VCC>
data[2] <= <VCC>
data[3] <= <VCC>
data[4] <= <VCC>
data[5] <= <VCC>
data[6] <= <GND>
data[7] <= <GND>
data[8] <= <GND>
data[9] <= <GND>


|Lab2Demo|ivice_prepreka:inst110|CMPX:inst10231
A[0] => Equal0.IN9
A[0] => LessThan0.IN10
A[0] => LessThan1.IN10
A[1] => Equal0.IN8
A[1] => LessThan0.IN9
A[1] => LessThan1.IN9
A[2] => Equal0.IN7
A[2] => LessThan0.IN8
A[2] => LessThan1.IN8
A[3] => Equal0.IN6
A[3] => LessThan0.IN7
A[3] => LessThan1.IN7
A[4] => Equal0.IN5
A[4] => LessThan0.IN6
A[4] => LessThan1.IN6
A[5] => Equal0.IN4
A[5] => LessThan0.IN5
A[5] => LessThan1.IN5
A[6] => Equal0.IN3
A[6] => LessThan0.IN4
A[6] => LessThan1.IN4
A[7] => Equal0.IN2
A[7] => LessThan0.IN3
A[7] => LessThan1.IN3
A[8] => Equal0.IN1
A[8] => LessThan0.IN2
A[8] => LessThan1.IN2
A[9] => Equal0.IN0
A[9] => LessThan0.IN1
A[9] => LessThan1.IN1
B[0] => Equal0.IN19
B[0] => LessThan0.IN20
B[0] => LessThan1.IN20
B[1] => Equal0.IN18
B[1] => LessThan0.IN19
B[1] => LessThan1.IN19
B[2] => Equal0.IN17
B[2] => LessThan0.IN18
B[2] => LessThan1.IN18
B[3] => Equal0.IN16
B[3] => LessThan0.IN17
B[3] => LessThan1.IN17
B[4] => Equal0.IN15
B[4] => LessThan0.IN16
B[4] => LessThan1.IN16
B[5] => Equal0.IN14
B[5] => LessThan0.IN15
B[5] => LessThan1.IN15
B[6] => Equal0.IN13
B[6] => LessThan0.IN14
B[6] => LessThan1.IN14
B[7] => Equal0.IN12
B[7] => LessThan0.IN13
B[7] => LessThan1.IN13
B[8] => Equal0.IN11
B[8] => LessThan0.IN12
B[8] => LessThan1.IN12
B[9] => Equal0.IN10
B[9] => LessThan0.IN11
B[9] => LessThan1.IN11
eq <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
ls <= LessThan1.DB_MAX_OUTPUT_PORT_TYPE
gr <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE


|Lab2Demo|ivice_prepreka:inst110|ADD:inst6213
A[0] => Add0.IN10
A[1] => Add0.IN9
A[2] => Add0.IN8
A[3] => Add0.IN7
A[4] => Add0.IN6
A[5] => Add0.IN5
A[6] => Add0.IN4
A[7] => Add0.IN3
A[8] => Add0.IN2
A[9] => Add0.IN1
B[0] => Add0.IN20
B[1] => Add0.IN19
B[2] => Add0.IN18
B[3] => Add0.IN17
B[4] => Add0.IN16
B[5] => Add0.IN15
B[6] => Add0.IN14
B[7] => Add0.IN13
B[8] => Add0.IN12
B[9] => Add0.IN11
C0 => Add1.IN22
C <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[0] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[1] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[2] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[3] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[4] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[5] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[6] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[7] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[8] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[9] <= Add1.DB_MAX_OUTPUT_PORT_TYPE


|Lab2Demo|ivice_prepreka:inst110|CONSTX:inst823
data[0] <= <VCC>
data[1] <= <VCC>
data[2] <= <VCC>
data[3] <= <VCC>
data[4] <= <VCC>
data[5] <= <GND>
data[6] <= <GND>
data[7] <= <GND>
data[8] <= <GND>
data[9] <= <GND>


|Lab2Demo|ivice_prepreka:inst110|MP2X:inst4332
X0[0] => Y.DATAB
X0[1] => Y.DATAB
X0[2] => Y.DATAB
X0[3] => Y.DATAB
X0[4] => Y.DATAB
X0[5] => Y.DATAB
X0[6] => Y.DATAB
X0[7] => Y.DATAB
X0[8] => Y.DATAB
X0[9] => Y.DATAB
X1[0] => Y.DATAA
X1[1] => Y.DATAA
X1[2] => Y.DATAA
X1[3] => Y.DATAA
X1[4] => Y.DATAA
X1[5] => Y.DATAA
X1[6] => Y.DATAA
X1[7] => Y.DATAA
X1[8] => Y.DATAA
X1[9] => Y.DATAA
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
Y[0] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[8] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[9] <= Y.DB_MAX_OUTPUT_PORT_TYPE


|Lab2Demo|ivice_prepreka:inst110|CMPX:inst123
A[0] => Equal0.IN9
A[0] => LessThan0.IN10
A[0] => LessThan1.IN10
A[1] => Equal0.IN8
A[1] => LessThan0.IN9
A[1] => LessThan1.IN9
A[2] => Equal0.IN7
A[2] => LessThan0.IN8
A[2] => LessThan1.IN8
A[3] => Equal0.IN6
A[3] => LessThan0.IN7
A[3] => LessThan1.IN7
A[4] => Equal0.IN5
A[4] => LessThan0.IN6
A[4] => LessThan1.IN6
A[5] => Equal0.IN4
A[5] => LessThan0.IN5
A[5] => LessThan1.IN5
A[6] => Equal0.IN3
A[6] => LessThan0.IN4
A[6] => LessThan1.IN4
A[7] => Equal0.IN2
A[7] => LessThan0.IN3
A[7] => LessThan1.IN3
A[8] => Equal0.IN1
A[8] => LessThan0.IN2
A[8] => LessThan1.IN2
A[9] => Equal0.IN0
A[9] => LessThan0.IN1
A[9] => LessThan1.IN1
B[0] => Equal0.IN19
B[0] => LessThan0.IN20
B[0] => LessThan1.IN20
B[1] => Equal0.IN18
B[1] => LessThan0.IN19
B[1] => LessThan1.IN19
B[2] => Equal0.IN17
B[2] => LessThan0.IN18
B[2] => LessThan1.IN18
B[3] => Equal0.IN16
B[3] => LessThan0.IN17
B[3] => LessThan1.IN17
B[4] => Equal0.IN15
B[4] => LessThan0.IN16
B[4] => LessThan1.IN16
B[5] => Equal0.IN14
B[5] => LessThan0.IN15
B[5] => LessThan1.IN15
B[6] => Equal0.IN13
B[6] => LessThan0.IN14
B[6] => LessThan1.IN14
B[7] => Equal0.IN12
B[7] => LessThan0.IN13
B[7] => LessThan1.IN13
B[8] => Equal0.IN11
B[8] => LessThan0.IN12
B[8] => LessThan1.IN12
B[9] => Equal0.IN10
B[9] => LessThan0.IN11
B[9] => LessThan1.IN11
eq <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
ls <= LessThan1.DB_MAX_OUTPUT_PORT_TYPE
gr <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE


|Lab2Demo|ivice_prepreka:inst110|CONSTX:inst3231
data[0] <= <VCC>
data[1] <= <GND>
data[2] <= <VCC>
data[3] <= <GND>
data[4] <= <VCC>
data[5] <= <VCC>
data[6] <= <GND>
data[7] <= <VCC>
data[8] <= <VCC>
data[9] <= <GND>


|Lab2Demo|ivice_prepreka:inst110|CONSTX:inst732
data[0] <= <VCC>
data[1] <= <VCC>
data[2] <= <GND>
data[3] <= <GND>
data[4] <= <GND>
data[5] <= <GND>
data[6] <= <GND>
data[7] <= <VCC>
data[8] <= <GND>
data[9] <= <GND>


|Lab2Demo|ivice_prepreka:inst110|CONSTX:inst532
data[0] <= <GND>
data[1] <= <GND>
data[2] <= <VCC>
data[3] <= <GND>
data[4] <= <VCC>
data[5] <= <GND>
data[6] <= <VCC>
data[7] <= <VCC>
data[8] <= <VCC>
data[9] <= <GND>


|Lab2Demo|ivice_prepreka:inst110|CMPX:inst13
A[0] => Equal0.IN9
A[0] => LessThan0.IN10
A[0] => LessThan1.IN10
A[1] => Equal0.IN8
A[1] => LessThan0.IN9
A[1] => LessThan1.IN9
A[2] => Equal0.IN7
A[2] => LessThan0.IN8
A[2] => LessThan1.IN8
A[3] => Equal0.IN6
A[3] => LessThan0.IN7
A[3] => LessThan1.IN7
A[4] => Equal0.IN5
A[4] => LessThan0.IN6
A[4] => LessThan1.IN6
A[5] => Equal0.IN4
A[5] => LessThan0.IN5
A[5] => LessThan1.IN5
A[6] => Equal0.IN3
A[6] => LessThan0.IN4
A[6] => LessThan1.IN4
A[7] => Equal0.IN2
A[7] => LessThan0.IN3
A[7] => LessThan1.IN3
A[8] => Equal0.IN1
A[8] => LessThan0.IN2
A[8] => LessThan1.IN2
A[9] => Equal0.IN0
A[9] => LessThan0.IN1
A[9] => LessThan1.IN1
B[0] => Equal0.IN19
B[0] => LessThan0.IN20
B[0] => LessThan1.IN20
B[1] => Equal0.IN18
B[1] => LessThan0.IN19
B[1] => LessThan1.IN19
B[2] => Equal0.IN17
B[2] => LessThan0.IN18
B[2] => LessThan1.IN18
B[3] => Equal0.IN16
B[3] => LessThan0.IN17
B[3] => LessThan1.IN17
B[4] => Equal0.IN15
B[4] => LessThan0.IN16
B[4] => LessThan1.IN16
B[5] => Equal0.IN14
B[5] => LessThan0.IN15
B[5] => LessThan1.IN15
B[6] => Equal0.IN13
B[6] => LessThan0.IN14
B[6] => LessThan1.IN14
B[7] => Equal0.IN12
B[7] => LessThan0.IN13
B[7] => LessThan1.IN13
B[8] => Equal0.IN11
B[8] => LessThan0.IN12
B[8] => LessThan1.IN12
B[9] => Equal0.IN10
B[9] => LessThan0.IN11
B[9] => LessThan1.IN11
eq <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
ls <= LessThan1.DB_MAX_OUTPUT_PORT_TYPE
gr <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE


|Lab2Demo|ivice_prepreka:inst110|ADD:inst6214
A[0] => Add0.IN10
A[1] => Add0.IN9
A[2] => Add0.IN8
A[3] => Add0.IN7
A[4] => Add0.IN6
A[5] => Add0.IN5
A[6] => Add0.IN4
A[7] => Add0.IN3
A[8] => Add0.IN2
A[9] => Add0.IN1
B[0] => Add0.IN20
B[1] => Add0.IN19
B[2] => Add0.IN18
B[3] => Add0.IN17
B[4] => Add0.IN16
B[5] => Add0.IN15
B[6] => Add0.IN14
B[7] => Add0.IN13
B[8] => Add0.IN12
B[9] => Add0.IN11
C0 => Add1.IN22
C <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[0] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[1] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[2] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[3] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[4] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[5] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[6] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[7] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[8] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[9] <= Add1.DB_MAX_OUTPUT_PORT_TYPE


|Lab2Demo|ivice_prepreka:inst110|CONSTX:inst824
data[0] <= <VCC>
data[1] <= <VCC>
data[2] <= <VCC>
data[3] <= <VCC>
data[4] <= <VCC>
data[5] <= <VCC>
data[6] <= <GND>
data[7] <= <GND>
data[8] <= <GND>
data[9] <= <GND>


|Lab2Demo|ivice_prepreka:inst110|CONSTX:inst10
data[0] <= <VCC>
data[1] <= <VCC>
data[2] <= <VCC>
data[3] <= <VCC>
data[4] <= <VCC>
data[5] <= <GND>
data[6] <= <GND>
data[7] <= <GND>
data[8] <= <GND>
data[9] <= <GND>


|Lab2Demo|ivice_prepreka:inst110|ADD:inst1235
A[0] => Add0.IN10
A[1] => Add0.IN9
A[2] => Add0.IN8
A[3] => Add0.IN7
A[4] => Add0.IN6
A[5] => Add0.IN5
A[6] => Add0.IN4
A[7] => Add0.IN3
A[8] => Add0.IN2
A[9] => Add0.IN1
B[0] => Add0.IN20
B[1] => Add0.IN19
B[2] => Add0.IN18
B[3] => Add0.IN17
B[4] => Add0.IN16
B[5] => Add0.IN15
B[6] => Add0.IN14
B[7] => Add0.IN13
B[8] => Add0.IN12
B[9] => Add0.IN11
C0 => Add1.IN22
C <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[0] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[1] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[2] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[3] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[4] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[5] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[6] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[7] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[8] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[9] <= Add1.DB_MAX_OUTPUT_PORT_TYPE


|Lab2Demo|ivice_prepreka:inst108
se_poklapa <= inst9.DB_MAX_OUTPUT_PORT_TYPE
Y[0] => CMPX:inst16.A[0]
Y[0] => CMPX:inst123.A[0]
Y[0] => ADD:inst6214.A[0]
Y[1] => CMPX:inst16.A[1]
Y[1] => CMPX:inst123.A[1]
Y[1] => ADD:inst6214.A[1]
Y[2] => CMPX:inst16.A[2]
Y[2] => CMPX:inst123.A[2]
Y[2] => ADD:inst6214.A[2]
Y[3] => CMPX:inst16.A[3]
Y[3] => CMPX:inst123.A[3]
Y[3] => ADD:inst6214.A[3]
Y[4] => CMPX:inst16.A[4]
Y[4] => CMPX:inst123.A[4]
Y[4] => ADD:inst6214.A[4]
Y[5] => CMPX:inst16.A[5]
Y[5] => CMPX:inst123.A[5]
Y[5] => ADD:inst6214.A[5]
Y[6] => CMPX:inst16.A[6]
Y[6] => CMPX:inst123.A[6]
Y[6] => ADD:inst6214.A[6]
Y[7] => CMPX:inst16.A[7]
Y[7] => CMPX:inst123.A[7]
Y[7] => ADD:inst6214.A[7]
Y[8] => CMPX:inst16.A[8]
Y[8] => CMPX:inst123.A[8]
Y[8] => ADD:inst6214.A[8]
Y[9] => CMPX:inst16.A[9]
Y[9] => CMPX:inst123.A[9]
Y[9] => ADD:inst6214.A[9]
Y_L[0] => CMPX:inst16.B[0]
Y_L[0] => ADD:inst6213.A[0]
Y_L[0] => CMPX:inst13.B[0]
Y_L[1] => CMPX:inst16.B[1]
Y_L[1] => ADD:inst6213.A[1]
Y_L[1] => CMPX:inst13.B[1]
Y_L[2] => CMPX:inst16.B[2]
Y_L[2] => ADD:inst6213.A[2]
Y_L[2] => CMPX:inst13.B[2]
Y_L[3] => CMPX:inst16.B[3]
Y_L[3] => ADD:inst6213.A[3]
Y_L[3] => CMPX:inst13.B[3]
Y_L[4] => CMPX:inst16.B[4]
Y_L[4] => ADD:inst6213.A[4]
Y_L[4] => CMPX:inst13.B[4]
Y_L[5] => CMPX:inst16.B[5]
Y_L[5] => ADD:inst6213.A[5]
Y_L[5] => CMPX:inst13.B[5]
Y_L[6] => CMPX:inst16.B[6]
Y_L[6] => ADD:inst6213.A[6]
Y_L[6] => CMPX:inst13.B[6]
Y_L[7] => CMPX:inst16.B[7]
Y_L[7] => ADD:inst6213.A[7]
Y_L[7] => CMPX:inst13.B[7]
Y_L[8] => CMPX:inst16.B[8]
Y_L[8] => ADD:inst6213.A[8]
Y_L[8] => CMPX:inst13.B[8]
Y_L[9] => CMPX:inst16.B[9]
Y_L[9] => ADD:inst6213.A[9]
Y_L[9] => CMPX:inst13.B[9]
X_L[0] => CMPX:inst15.A[0]
X_L[0] => CMPX:inst4.A[0]
X_L[0] => ADD:inst1234.A[0]
X_L[0] => ADD:inst1235.A[0]
X_L[1] => CMPX:inst15.A[1]
X_L[1] => CMPX:inst4.A[1]
X_L[1] => ADD:inst1234.A[1]
X_L[1] => ADD:inst1235.A[1]
X_L[2] => CMPX:inst15.A[2]
X_L[2] => CMPX:inst4.A[2]
X_L[2] => ADD:inst1234.A[2]
X_L[2] => ADD:inst1235.A[2]
X_L[3] => CMPX:inst15.A[3]
X_L[3] => CMPX:inst4.A[3]
X_L[3] => ADD:inst1234.A[3]
X_L[3] => ADD:inst1235.A[3]
X_L[4] => CMPX:inst15.A[4]
X_L[4] => CMPX:inst4.A[4]
X_L[4] => ADD:inst1234.A[4]
X_L[4] => ADD:inst1235.A[4]
X_L[5] => CMPX:inst15.A[5]
X_L[5] => CMPX:inst4.A[5]
X_L[5] => ADD:inst1234.A[5]
X_L[5] => ADD:inst1235.A[5]
X_L[6] => CMPX:inst15.A[6]
X_L[6] => CMPX:inst4.A[6]
X_L[6] => ADD:inst1234.A[6]
X_L[6] => ADD:inst1235.A[6]
X_L[7] => CMPX:inst15.A[7]
X_L[7] => CMPX:inst4.A[7]
X_L[7] => ADD:inst1234.A[7]
X_L[7] => ADD:inst1235.A[7]
X_L[8] => CMPX:inst15.A[8]
X_L[8] => CMPX:inst4.A[8]
X_L[8] => ADD:inst1234.A[8]
X_L[8] => ADD:inst1235.A[8]
X_L[9] => CMPX:inst15.A[9]
X_L[9] => CMPX:inst4.A[9]
X_L[9] => ADD:inst1234.A[9]
X_L[9] => ADD:inst1235.A[9]
X[0] => CMPX:inst15.B[0]
X[0] => ADD:inst1.B[0]
X[0] => CMPX:inst.B[0]
X[1] => CMPX:inst15.B[1]
X[1] => ADD:inst1.B[1]
X[1] => CMPX:inst.B[1]
X[2] => CMPX:inst15.B[2]
X[2] => ADD:inst1.B[2]
X[2] => CMPX:inst.B[2]
X[3] => CMPX:inst15.B[3]
X[3] => ADD:inst1.B[3]
X[3] => CMPX:inst.B[3]
X[4] => CMPX:inst15.B[4]
X[4] => ADD:inst1.B[4]
X[4] => CMPX:inst.B[4]
X[5] => CMPX:inst15.B[5]
X[5] => ADD:inst1.B[5]
X[5] => CMPX:inst.B[5]
X[6] => CMPX:inst15.B[6]
X[6] => ADD:inst1.B[6]
X[6] => CMPX:inst.B[6]
X[7] => CMPX:inst15.B[7]
X[7] => ADD:inst1.B[7]
X[7] => CMPX:inst.B[7]
X[8] => CMPX:inst15.B[8]
X[8] => ADD:inst1.B[8]
X[8] => CMPX:inst.B[8]
X[9] => CMPX:inst15.B[9]
X[9] => ADD:inst1.B[9]
X[9] => CMPX:inst.B[9]


|Lab2Demo|ivice_prepreka:inst108|CMPX:inst16
A[0] => Equal0.IN9
A[0] => LessThan0.IN10
A[0] => LessThan1.IN10
A[1] => Equal0.IN8
A[1] => LessThan0.IN9
A[1] => LessThan1.IN9
A[2] => Equal0.IN7
A[2] => LessThan0.IN8
A[2] => LessThan1.IN8
A[3] => Equal0.IN6
A[3] => LessThan0.IN7
A[3] => LessThan1.IN7
A[4] => Equal0.IN5
A[4] => LessThan0.IN6
A[4] => LessThan1.IN6
A[5] => Equal0.IN4
A[5] => LessThan0.IN5
A[5] => LessThan1.IN5
A[6] => Equal0.IN3
A[6] => LessThan0.IN4
A[6] => LessThan1.IN4
A[7] => Equal0.IN2
A[7] => LessThan0.IN3
A[7] => LessThan1.IN3
A[8] => Equal0.IN1
A[8] => LessThan0.IN2
A[8] => LessThan1.IN2
A[9] => Equal0.IN0
A[9] => LessThan0.IN1
A[9] => LessThan1.IN1
B[0] => Equal0.IN19
B[0] => LessThan0.IN20
B[0] => LessThan1.IN20
B[1] => Equal0.IN18
B[1] => LessThan0.IN19
B[1] => LessThan1.IN19
B[2] => Equal0.IN17
B[2] => LessThan0.IN18
B[2] => LessThan1.IN18
B[3] => Equal0.IN16
B[3] => LessThan0.IN17
B[3] => LessThan1.IN17
B[4] => Equal0.IN15
B[4] => LessThan0.IN16
B[4] => LessThan1.IN16
B[5] => Equal0.IN14
B[5] => LessThan0.IN15
B[5] => LessThan1.IN15
B[6] => Equal0.IN13
B[6] => LessThan0.IN14
B[6] => LessThan1.IN14
B[7] => Equal0.IN12
B[7] => LessThan0.IN13
B[7] => LessThan1.IN13
B[8] => Equal0.IN11
B[8] => LessThan0.IN12
B[8] => LessThan1.IN12
B[9] => Equal0.IN10
B[9] => LessThan0.IN11
B[9] => LessThan1.IN11
eq <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
ls <= LessThan1.DB_MAX_OUTPUT_PORT_TYPE
gr <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE


|Lab2Demo|ivice_prepreka:inst108|CMPX:inst15
A[0] => Equal0.IN9
A[0] => LessThan0.IN10
A[0] => LessThan1.IN10
A[1] => Equal0.IN8
A[1] => LessThan0.IN9
A[1] => LessThan1.IN9
A[2] => Equal0.IN7
A[2] => LessThan0.IN8
A[2] => LessThan1.IN8
A[3] => Equal0.IN6
A[3] => LessThan0.IN7
A[3] => LessThan1.IN7
A[4] => Equal0.IN5
A[4] => LessThan0.IN6
A[4] => LessThan1.IN6
A[5] => Equal0.IN4
A[5] => LessThan0.IN5
A[5] => LessThan1.IN5
A[6] => Equal0.IN3
A[6] => LessThan0.IN4
A[6] => LessThan1.IN4
A[7] => Equal0.IN2
A[7] => LessThan0.IN3
A[7] => LessThan1.IN3
A[8] => Equal0.IN1
A[8] => LessThan0.IN2
A[8] => LessThan1.IN2
A[9] => Equal0.IN0
A[9] => LessThan0.IN1
A[9] => LessThan1.IN1
B[0] => Equal0.IN19
B[0] => LessThan0.IN20
B[0] => LessThan1.IN20
B[1] => Equal0.IN18
B[1] => LessThan0.IN19
B[1] => LessThan1.IN19
B[2] => Equal0.IN17
B[2] => LessThan0.IN18
B[2] => LessThan1.IN18
B[3] => Equal0.IN16
B[3] => LessThan0.IN17
B[3] => LessThan1.IN17
B[4] => Equal0.IN15
B[4] => LessThan0.IN16
B[4] => LessThan1.IN16
B[5] => Equal0.IN14
B[5] => LessThan0.IN15
B[5] => LessThan1.IN15
B[6] => Equal0.IN13
B[6] => LessThan0.IN14
B[6] => LessThan1.IN14
B[7] => Equal0.IN12
B[7] => LessThan0.IN13
B[7] => LessThan1.IN13
B[8] => Equal0.IN11
B[8] => LessThan0.IN12
B[8] => LessThan1.IN12
B[9] => Equal0.IN10
B[9] => LessThan0.IN11
B[9] => LessThan1.IN11
eq <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
ls <= LessThan1.DB_MAX_OUTPUT_PORT_TYPE
gr <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE


|Lab2Demo|ivice_prepreka:inst108|CMPX:inst4
A[0] => Equal0.IN9
A[0] => LessThan0.IN10
A[0] => LessThan1.IN10
A[1] => Equal0.IN8
A[1] => LessThan0.IN9
A[1] => LessThan1.IN9
A[2] => Equal0.IN7
A[2] => LessThan0.IN8
A[2] => LessThan1.IN8
A[3] => Equal0.IN6
A[3] => LessThan0.IN7
A[3] => LessThan1.IN7
A[4] => Equal0.IN5
A[4] => LessThan0.IN6
A[4] => LessThan1.IN6
A[5] => Equal0.IN4
A[5] => LessThan0.IN5
A[5] => LessThan1.IN5
A[6] => Equal0.IN3
A[6] => LessThan0.IN4
A[6] => LessThan1.IN4
A[7] => Equal0.IN2
A[7] => LessThan0.IN3
A[7] => LessThan1.IN3
A[8] => Equal0.IN1
A[8] => LessThan0.IN2
A[8] => LessThan1.IN2
A[9] => Equal0.IN0
A[9] => LessThan0.IN1
A[9] => LessThan1.IN1
B[0] => Equal0.IN19
B[0] => LessThan0.IN20
B[0] => LessThan1.IN20
B[1] => Equal0.IN18
B[1] => LessThan0.IN19
B[1] => LessThan1.IN19
B[2] => Equal0.IN17
B[2] => LessThan0.IN18
B[2] => LessThan1.IN18
B[3] => Equal0.IN16
B[3] => LessThan0.IN17
B[3] => LessThan1.IN17
B[4] => Equal0.IN15
B[4] => LessThan0.IN16
B[4] => LessThan1.IN16
B[5] => Equal0.IN14
B[5] => LessThan0.IN15
B[5] => LessThan1.IN15
B[6] => Equal0.IN13
B[6] => LessThan0.IN14
B[6] => LessThan1.IN14
B[7] => Equal0.IN12
B[7] => LessThan0.IN13
B[7] => LessThan1.IN13
B[8] => Equal0.IN11
B[8] => LessThan0.IN12
B[8] => LessThan1.IN12
B[9] => Equal0.IN10
B[9] => LessThan0.IN11
B[9] => LessThan1.IN11
eq <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
ls <= LessThan1.DB_MAX_OUTPUT_PORT_TYPE
gr <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE


|Lab2Demo|ivice_prepreka:inst108|ADD:inst1
A[0] => Add0.IN10
A[1] => Add0.IN9
A[2] => Add0.IN8
A[3] => Add0.IN7
A[4] => Add0.IN6
A[5] => Add0.IN5
A[6] => Add0.IN4
A[7] => Add0.IN3
A[8] => Add0.IN2
A[9] => Add0.IN1
B[0] => Add0.IN20
B[1] => Add0.IN19
B[2] => Add0.IN18
B[3] => Add0.IN17
B[4] => Add0.IN16
B[5] => Add0.IN15
B[6] => Add0.IN14
B[7] => Add0.IN13
B[8] => Add0.IN12
B[9] => Add0.IN11
C0 => Add1.IN22
C <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[0] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[1] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[2] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[3] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[4] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[5] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[6] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[7] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[8] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[9] <= Add1.DB_MAX_OUTPUT_PORT_TYPE


|Lab2Demo|ivice_prepreka:inst108|CONSTX:inst3
data[0] <= <VCC>
data[1] <= <VCC>
data[2] <= <VCC>
data[3] <= <VCC>
data[4] <= <VCC>
data[5] <= <VCC>
data[6] <= <GND>
data[7] <= <GND>
data[8] <= <GND>
data[9] <= <GND>


|Lab2Demo|ivice_prepreka:inst108|CMPX:inst
A[0] => Equal0.IN9
A[0] => LessThan0.IN10
A[0] => LessThan1.IN10
A[1] => Equal0.IN8
A[1] => LessThan0.IN9
A[1] => LessThan1.IN9
A[2] => Equal0.IN7
A[2] => LessThan0.IN8
A[2] => LessThan1.IN8
A[3] => Equal0.IN6
A[3] => LessThan0.IN7
A[3] => LessThan1.IN7
A[4] => Equal0.IN5
A[4] => LessThan0.IN6
A[4] => LessThan1.IN6
A[5] => Equal0.IN4
A[5] => LessThan0.IN5
A[5] => LessThan1.IN5
A[6] => Equal0.IN3
A[6] => LessThan0.IN4
A[6] => LessThan1.IN4
A[7] => Equal0.IN2
A[7] => LessThan0.IN3
A[7] => LessThan1.IN3
A[8] => Equal0.IN1
A[8] => LessThan0.IN2
A[8] => LessThan1.IN2
A[9] => Equal0.IN0
A[9] => LessThan0.IN1
A[9] => LessThan1.IN1
B[0] => Equal0.IN19
B[0] => LessThan0.IN20
B[0] => LessThan1.IN20
B[1] => Equal0.IN18
B[1] => LessThan0.IN19
B[1] => LessThan1.IN19
B[2] => Equal0.IN17
B[2] => LessThan0.IN18
B[2] => LessThan1.IN18
B[3] => Equal0.IN16
B[3] => LessThan0.IN17
B[3] => LessThan1.IN17
B[4] => Equal0.IN15
B[4] => LessThan0.IN16
B[4] => LessThan1.IN16
B[5] => Equal0.IN14
B[5] => LessThan0.IN15
B[5] => LessThan1.IN15
B[6] => Equal0.IN13
B[6] => LessThan0.IN14
B[6] => LessThan1.IN14
B[7] => Equal0.IN12
B[7] => LessThan0.IN13
B[7] => LessThan1.IN13
B[8] => Equal0.IN11
B[8] => LessThan0.IN12
B[8] => LessThan1.IN12
B[9] => Equal0.IN10
B[9] => LessThan0.IN11
B[9] => LessThan1.IN11
eq <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
ls <= LessThan1.DB_MAX_OUTPUT_PORT_TYPE
gr <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE


|Lab2Demo|ivice_prepreka:inst108|ADD:inst1234
A[0] => Add0.IN10
A[1] => Add0.IN9
A[2] => Add0.IN8
A[3] => Add0.IN7
A[4] => Add0.IN6
A[5] => Add0.IN5
A[6] => Add0.IN4
A[7] => Add0.IN3
A[8] => Add0.IN2
A[9] => Add0.IN1
B[0] => Add0.IN20
B[1] => Add0.IN19
B[2] => Add0.IN18
B[3] => Add0.IN17
B[4] => Add0.IN16
B[5] => Add0.IN15
B[6] => Add0.IN14
B[7] => Add0.IN13
B[8] => Add0.IN12
B[9] => Add0.IN11
C0 => Add1.IN22
C <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[0] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[1] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[2] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[3] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[4] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[5] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[6] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[7] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[8] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[9] <= Add1.DB_MAX_OUTPUT_PORT_TYPE


|Lab2Demo|ivice_prepreka:inst108|CONSTX:inst2
data[0] <= <VCC>
data[1] <= <VCC>
data[2] <= <VCC>
data[3] <= <VCC>
data[4] <= <VCC>
data[5] <= <VCC>
data[6] <= <GND>
data[7] <= <GND>
data[8] <= <GND>
data[9] <= <GND>


|Lab2Demo|ivice_prepreka:inst108|CMPX:inst10231
A[0] => Equal0.IN9
A[0] => LessThan0.IN10
A[0] => LessThan1.IN10
A[1] => Equal0.IN8
A[1] => LessThan0.IN9
A[1] => LessThan1.IN9
A[2] => Equal0.IN7
A[2] => LessThan0.IN8
A[2] => LessThan1.IN8
A[3] => Equal0.IN6
A[3] => LessThan0.IN7
A[3] => LessThan1.IN7
A[4] => Equal0.IN5
A[4] => LessThan0.IN6
A[4] => LessThan1.IN6
A[5] => Equal0.IN4
A[5] => LessThan0.IN5
A[5] => LessThan1.IN5
A[6] => Equal0.IN3
A[6] => LessThan0.IN4
A[6] => LessThan1.IN4
A[7] => Equal0.IN2
A[7] => LessThan0.IN3
A[7] => LessThan1.IN3
A[8] => Equal0.IN1
A[8] => LessThan0.IN2
A[8] => LessThan1.IN2
A[9] => Equal0.IN0
A[9] => LessThan0.IN1
A[9] => LessThan1.IN1
B[0] => Equal0.IN19
B[0] => LessThan0.IN20
B[0] => LessThan1.IN20
B[1] => Equal0.IN18
B[1] => LessThan0.IN19
B[1] => LessThan1.IN19
B[2] => Equal0.IN17
B[2] => LessThan0.IN18
B[2] => LessThan1.IN18
B[3] => Equal0.IN16
B[3] => LessThan0.IN17
B[3] => LessThan1.IN17
B[4] => Equal0.IN15
B[4] => LessThan0.IN16
B[4] => LessThan1.IN16
B[5] => Equal0.IN14
B[5] => LessThan0.IN15
B[5] => LessThan1.IN15
B[6] => Equal0.IN13
B[6] => LessThan0.IN14
B[6] => LessThan1.IN14
B[7] => Equal0.IN12
B[7] => LessThan0.IN13
B[7] => LessThan1.IN13
B[8] => Equal0.IN11
B[8] => LessThan0.IN12
B[8] => LessThan1.IN12
B[9] => Equal0.IN10
B[9] => LessThan0.IN11
B[9] => LessThan1.IN11
eq <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
ls <= LessThan1.DB_MAX_OUTPUT_PORT_TYPE
gr <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE


|Lab2Demo|ivice_prepreka:inst108|ADD:inst6213
A[0] => Add0.IN10
A[1] => Add0.IN9
A[2] => Add0.IN8
A[3] => Add0.IN7
A[4] => Add0.IN6
A[5] => Add0.IN5
A[6] => Add0.IN4
A[7] => Add0.IN3
A[8] => Add0.IN2
A[9] => Add0.IN1
B[0] => Add0.IN20
B[1] => Add0.IN19
B[2] => Add0.IN18
B[3] => Add0.IN17
B[4] => Add0.IN16
B[5] => Add0.IN15
B[6] => Add0.IN14
B[7] => Add0.IN13
B[8] => Add0.IN12
B[9] => Add0.IN11
C0 => Add1.IN22
C <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[0] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[1] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[2] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[3] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[4] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[5] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[6] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[7] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[8] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[9] <= Add1.DB_MAX_OUTPUT_PORT_TYPE


|Lab2Demo|ivice_prepreka:inst108|CONSTX:inst823
data[0] <= <VCC>
data[1] <= <VCC>
data[2] <= <VCC>
data[3] <= <VCC>
data[4] <= <VCC>
data[5] <= <GND>
data[6] <= <GND>
data[7] <= <GND>
data[8] <= <GND>
data[9] <= <GND>


|Lab2Demo|ivice_prepreka:inst108|MP2X:inst4332
X0[0] => Y.DATAB
X0[1] => Y.DATAB
X0[2] => Y.DATAB
X0[3] => Y.DATAB
X0[4] => Y.DATAB
X0[5] => Y.DATAB
X0[6] => Y.DATAB
X0[7] => Y.DATAB
X0[8] => Y.DATAB
X0[9] => Y.DATAB
X1[0] => Y.DATAA
X1[1] => Y.DATAA
X1[2] => Y.DATAA
X1[3] => Y.DATAA
X1[4] => Y.DATAA
X1[5] => Y.DATAA
X1[6] => Y.DATAA
X1[7] => Y.DATAA
X1[8] => Y.DATAA
X1[9] => Y.DATAA
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
Y[0] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[8] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[9] <= Y.DB_MAX_OUTPUT_PORT_TYPE


|Lab2Demo|ivice_prepreka:inst108|CMPX:inst123
A[0] => Equal0.IN9
A[0] => LessThan0.IN10
A[0] => LessThan1.IN10
A[1] => Equal0.IN8
A[1] => LessThan0.IN9
A[1] => LessThan1.IN9
A[2] => Equal0.IN7
A[2] => LessThan0.IN8
A[2] => LessThan1.IN8
A[3] => Equal0.IN6
A[3] => LessThan0.IN7
A[3] => LessThan1.IN7
A[4] => Equal0.IN5
A[4] => LessThan0.IN6
A[4] => LessThan1.IN6
A[5] => Equal0.IN4
A[5] => LessThan0.IN5
A[5] => LessThan1.IN5
A[6] => Equal0.IN3
A[6] => LessThan0.IN4
A[6] => LessThan1.IN4
A[7] => Equal0.IN2
A[7] => LessThan0.IN3
A[7] => LessThan1.IN3
A[8] => Equal0.IN1
A[8] => LessThan0.IN2
A[8] => LessThan1.IN2
A[9] => Equal0.IN0
A[9] => LessThan0.IN1
A[9] => LessThan1.IN1
B[0] => Equal0.IN19
B[0] => LessThan0.IN20
B[0] => LessThan1.IN20
B[1] => Equal0.IN18
B[1] => LessThan0.IN19
B[1] => LessThan1.IN19
B[2] => Equal0.IN17
B[2] => LessThan0.IN18
B[2] => LessThan1.IN18
B[3] => Equal0.IN16
B[3] => LessThan0.IN17
B[3] => LessThan1.IN17
B[4] => Equal0.IN15
B[4] => LessThan0.IN16
B[4] => LessThan1.IN16
B[5] => Equal0.IN14
B[5] => LessThan0.IN15
B[5] => LessThan1.IN15
B[6] => Equal0.IN13
B[6] => LessThan0.IN14
B[6] => LessThan1.IN14
B[7] => Equal0.IN12
B[7] => LessThan0.IN13
B[7] => LessThan1.IN13
B[8] => Equal0.IN11
B[8] => LessThan0.IN12
B[8] => LessThan1.IN12
B[9] => Equal0.IN10
B[9] => LessThan0.IN11
B[9] => LessThan1.IN11
eq <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
ls <= LessThan1.DB_MAX_OUTPUT_PORT_TYPE
gr <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE


|Lab2Demo|ivice_prepreka:inst108|CONSTX:inst3231
data[0] <= <VCC>
data[1] <= <GND>
data[2] <= <VCC>
data[3] <= <GND>
data[4] <= <VCC>
data[5] <= <VCC>
data[6] <= <GND>
data[7] <= <VCC>
data[8] <= <VCC>
data[9] <= <GND>


|Lab2Demo|ivice_prepreka:inst108|CONSTX:inst732
data[0] <= <VCC>
data[1] <= <VCC>
data[2] <= <GND>
data[3] <= <GND>
data[4] <= <GND>
data[5] <= <GND>
data[6] <= <GND>
data[7] <= <VCC>
data[8] <= <GND>
data[9] <= <GND>


|Lab2Demo|ivice_prepreka:inst108|CONSTX:inst532
data[0] <= <GND>
data[1] <= <GND>
data[2] <= <VCC>
data[3] <= <GND>
data[4] <= <VCC>
data[5] <= <GND>
data[6] <= <VCC>
data[7] <= <VCC>
data[8] <= <VCC>
data[9] <= <GND>


|Lab2Demo|ivice_prepreka:inst108|CMPX:inst13
A[0] => Equal0.IN9
A[0] => LessThan0.IN10
A[0] => LessThan1.IN10
A[1] => Equal0.IN8
A[1] => LessThan0.IN9
A[1] => LessThan1.IN9
A[2] => Equal0.IN7
A[2] => LessThan0.IN8
A[2] => LessThan1.IN8
A[3] => Equal0.IN6
A[3] => LessThan0.IN7
A[3] => LessThan1.IN7
A[4] => Equal0.IN5
A[4] => LessThan0.IN6
A[4] => LessThan1.IN6
A[5] => Equal0.IN4
A[5] => LessThan0.IN5
A[5] => LessThan1.IN5
A[6] => Equal0.IN3
A[6] => LessThan0.IN4
A[6] => LessThan1.IN4
A[7] => Equal0.IN2
A[7] => LessThan0.IN3
A[7] => LessThan1.IN3
A[8] => Equal0.IN1
A[8] => LessThan0.IN2
A[8] => LessThan1.IN2
A[9] => Equal0.IN0
A[9] => LessThan0.IN1
A[9] => LessThan1.IN1
B[0] => Equal0.IN19
B[0] => LessThan0.IN20
B[0] => LessThan1.IN20
B[1] => Equal0.IN18
B[1] => LessThan0.IN19
B[1] => LessThan1.IN19
B[2] => Equal0.IN17
B[2] => LessThan0.IN18
B[2] => LessThan1.IN18
B[3] => Equal0.IN16
B[3] => LessThan0.IN17
B[3] => LessThan1.IN17
B[4] => Equal0.IN15
B[4] => LessThan0.IN16
B[4] => LessThan1.IN16
B[5] => Equal0.IN14
B[5] => LessThan0.IN15
B[5] => LessThan1.IN15
B[6] => Equal0.IN13
B[6] => LessThan0.IN14
B[6] => LessThan1.IN14
B[7] => Equal0.IN12
B[7] => LessThan0.IN13
B[7] => LessThan1.IN13
B[8] => Equal0.IN11
B[8] => LessThan0.IN12
B[8] => LessThan1.IN12
B[9] => Equal0.IN10
B[9] => LessThan0.IN11
B[9] => LessThan1.IN11
eq <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
ls <= LessThan1.DB_MAX_OUTPUT_PORT_TYPE
gr <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE


|Lab2Demo|ivice_prepreka:inst108|ADD:inst6214
A[0] => Add0.IN10
A[1] => Add0.IN9
A[2] => Add0.IN8
A[3] => Add0.IN7
A[4] => Add0.IN6
A[5] => Add0.IN5
A[6] => Add0.IN4
A[7] => Add0.IN3
A[8] => Add0.IN2
A[9] => Add0.IN1
B[0] => Add0.IN20
B[1] => Add0.IN19
B[2] => Add0.IN18
B[3] => Add0.IN17
B[4] => Add0.IN16
B[5] => Add0.IN15
B[6] => Add0.IN14
B[7] => Add0.IN13
B[8] => Add0.IN12
B[9] => Add0.IN11
C0 => Add1.IN22
C <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[0] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[1] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[2] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[3] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[4] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[5] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[6] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[7] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[8] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[9] <= Add1.DB_MAX_OUTPUT_PORT_TYPE


|Lab2Demo|ivice_prepreka:inst108|CONSTX:inst824
data[0] <= <VCC>
data[1] <= <VCC>
data[2] <= <VCC>
data[3] <= <VCC>
data[4] <= <VCC>
data[5] <= <VCC>
data[6] <= <GND>
data[7] <= <GND>
data[8] <= <GND>
data[9] <= <GND>


|Lab2Demo|ivice_prepreka:inst108|CONSTX:inst10
data[0] <= <VCC>
data[1] <= <VCC>
data[2] <= <VCC>
data[3] <= <VCC>
data[4] <= <VCC>
data[5] <= <GND>
data[6] <= <GND>
data[7] <= <GND>
data[8] <= <GND>
data[9] <= <GND>


|Lab2Demo|ivice_prepreka:inst108|ADD:inst1235
A[0] => Add0.IN10
A[1] => Add0.IN9
A[2] => Add0.IN8
A[3] => Add0.IN7
A[4] => Add0.IN6
A[5] => Add0.IN5
A[6] => Add0.IN4
A[7] => Add0.IN3
A[8] => Add0.IN2
A[9] => Add0.IN1
B[0] => Add0.IN20
B[1] => Add0.IN19
B[2] => Add0.IN18
B[3] => Add0.IN17
B[4] => Add0.IN16
B[5] => Add0.IN15
B[6] => Add0.IN14
B[7] => Add0.IN13
B[8] => Add0.IN12
B[9] => Add0.IN11
C0 => Add1.IN22
C <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[0] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[1] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[2] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[3] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[4] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[5] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[6] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[7] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[8] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[9] <= Add1.DB_MAX_OUTPUT_PORT_TYPE


|Lab2Demo|CONSTX:inst106
data[0] <= <GND>
data[1] <= <VCC>
data[2] <= <VCC>
data[3] <= <VCC>
data[4] <= <VCC>
data[5] <= <GND>
data[6] <= <VCC>
data[7] <= <GND>
data[8] <= <VCC>
data[9] <= <GND>


|Lab2Demo|ADD:inst8
A[0] => Add0.IN10
A[1] => Add0.IN9
A[2] => Add0.IN8
A[3] => Add0.IN7
A[4] => Add0.IN6
A[5] => Add0.IN5
A[6] => Add0.IN4
A[7] => Add0.IN3
A[8] => Add0.IN2
A[9] => Add0.IN1
B[0] => Add0.IN20
B[1] => Add0.IN19
B[2] => Add0.IN18
B[3] => Add0.IN17
B[4] => Add0.IN16
B[5] => Add0.IN15
B[6] => Add0.IN14
B[7] => Add0.IN13
B[8] => Add0.IN12
B[9] => Add0.IN11
C0 => Add1.IN22
C <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[0] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[1] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[2] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[3] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[4] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[5] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[6] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[7] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[8] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[9] <= Add1.DB_MAX_OUTPUT_PORT_TYPE


|Lab2Demo|CONSTX:inst19
data[0] <= <GND>
data[1] <= <VCC>
data[2] <= <GND>
data[3] <= <VCC>
data[4] <= <GND>
data[5] <= <GND>
data[6] <= <GND>
data[7] <= <GND>
data[8] <= <GND>
data[9] <= <GND>


|Lab2Demo|SUB:inst20
A[0] => Add0.IN20
A[1] => Add0.IN19
A[2] => Add0.IN18
A[3] => Add0.IN17
A[4] => Add0.IN16
A[5] => Add0.IN15
A[6] => Add0.IN14
A[7] => Add0.IN13
A[8] => Add0.IN12
A[9] => Add0.IN11
B[0] => Add0.IN10
B[1] => Add0.IN9
B[2] => Add0.IN8
B[3] => Add0.IN7
B[4] => Add0.IN6
B[5] => Add0.IN5
B[6] => Add0.IN4
B[7] => Add0.IN3
B[8] => Add0.IN2
B[9] => Add0.IN1
F[0] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[1] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[2] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[3] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[4] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[5] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[6] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[7] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[8] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[9] <= Add1.DB_MAX_OUTPUT_PORT_TYPE


|Lab2Demo|CONSTX:inst22
data[0] <= <GND>
data[1] <= <VCC>
data[2] <= <GND>
data[3] <= <VCC>
data[4] <= <GND>
data[5] <= <GND>
data[6] <= <GND>
data[7] <= <GND>
data[8] <= <GND>
data[9] <= <GND>


|Lab2Demo|ADD:inst34
A[0] => Add0.IN12
A[1] => Add0.IN11
A[2] => Add0.IN10
A[3] => Add0.IN9
A[4] => Add0.IN8
A[5] => Add0.IN7
A[6] => Add0.IN6
A[7] => Add0.IN5
A[8] => Add0.IN4
A[9] => Add0.IN3
A[10] => Add0.IN2
A[11] => Add0.IN1
B[0] => Add0.IN24
B[1] => Add0.IN23
B[2] => Add0.IN22
B[3] => Add0.IN21
B[4] => Add0.IN20
B[5] => Add0.IN19
B[6] => Add0.IN18
B[7] => Add0.IN17
B[8] => Add0.IN16
B[9] => Add0.IN15
B[10] => Add0.IN14
B[11] => Add0.IN13
C0 => Add1.IN26
C <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[0] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[1] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[2] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[3] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[4] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[5] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[6] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[7] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[8] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[9] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[10] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[11] <= Add1.DB_MAX_OUTPUT_PORT_TYPE


|Lab2Demo|SUB:inst33
A[0] => Add0.IN20
A[1] => Add0.IN19
A[2] => Add0.IN18
A[3] => Add0.IN17
A[4] => Add0.IN16
A[5] => Add0.IN15
A[6] => Add0.IN14
A[7] => Add0.IN13
A[8] => Add0.IN12
A[9] => Add0.IN11
B[0] => Add0.IN10
B[1] => Add0.IN9
B[2] => Add0.IN8
B[3] => Add0.IN7
B[4] => Add0.IN6
B[5] => Add0.IN5
B[6] => Add0.IN4
B[7] => Add0.IN3
B[8] => Add0.IN2
B[9] => Add0.IN1
F[0] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[1] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[2] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[3] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[4] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[5] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[6] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[7] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[8] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[9] <= Add1.DB_MAX_OUTPUT_PORT_TYPE


|Lab2Demo|SUB:inst32
A[0] => Add0.IN20
A[1] => Add0.IN19
A[2] => Add0.IN18
A[3] => Add0.IN17
A[4] => Add0.IN16
A[5] => Add0.IN15
A[6] => Add0.IN14
A[7] => Add0.IN13
A[8] => Add0.IN12
A[9] => Add0.IN11
B[0] => Add0.IN10
B[1] => Add0.IN9
B[2] => Add0.IN8
B[3] => Add0.IN7
B[4] => Add0.IN6
B[5] => Add0.IN5
B[6] => Add0.IN4
B[7] => Add0.IN3
B[8] => Add0.IN2
B[9] => Add0.IN1
F[0] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[1] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[2] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[3] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[4] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[5] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[6] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[7] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[8] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[9] <= Add1.DB_MAX_OUTPUT_PORT_TYPE


|Lab2Demo|MP2X:inst29
X0[0] => Y.DATAB
X0[1] => Y.DATAB
X0[2] => Y.DATAB
X0[3] => Y.DATAB
X1[0] => Y.DATAA
X1[1] => Y.DATAA
X1[2] => Y.DATAA
X1[3] => Y.DATAA
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
Y[0] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Y.DB_MAX_OUTPUT_PORT_TYPE


|Lab2Demo|CMPX:inst77
A[0] => Equal0.IN9
A[0] => LessThan0.IN10
A[0] => LessThan1.IN10
A[1] => Equal0.IN8
A[1] => LessThan0.IN9
A[1] => LessThan1.IN9
A[2] => Equal0.IN7
A[2] => LessThan0.IN8
A[2] => LessThan1.IN8
A[3] => Equal0.IN6
A[3] => LessThan0.IN7
A[3] => LessThan1.IN7
A[4] => Equal0.IN5
A[4] => LessThan0.IN6
A[4] => LessThan1.IN6
A[5] => Equal0.IN4
A[5] => LessThan0.IN5
A[5] => LessThan1.IN5
A[6] => Equal0.IN3
A[6] => LessThan0.IN4
A[6] => LessThan1.IN4
A[7] => Equal0.IN2
A[7] => LessThan0.IN3
A[7] => LessThan1.IN3
A[8] => Equal0.IN1
A[8] => LessThan0.IN2
A[8] => LessThan1.IN2
A[9] => Equal0.IN0
A[9] => LessThan0.IN1
A[9] => LessThan1.IN1
B[0] => Equal0.IN19
B[0] => LessThan0.IN20
B[0] => LessThan1.IN20
B[1] => Equal0.IN18
B[1] => LessThan0.IN19
B[1] => LessThan1.IN19
B[2] => Equal0.IN17
B[2] => LessThan0.IN18
B[2] => LessThan1.IN18
B[3] => Equal0.IN16
B[3] => LessThan0.IN17
B[3] => LessThan1.IN17
B[4] => Equal0.IN15
B[4] => LessThan0.IN16
B[4] => LessThan1.IN16
B[5] => Equal0.IN14
B[5] => LessThan0.IN15
B[5] => LessThan1.IN15
B[6] => Equal0.IN13
B[6] => LessThan0.IN14
B[6] => LessThan1.IN14
B[7] => Equal0.IN12
B[7] => LessThan0.IN13
B[7] => LessThan1.IN13
B[8] => Equal0.IN11
B[8] => LessThan0.IN12
B[8] => LessThan1.IN12
B[9] => Equal0.IN10
B[9] => LessThan0.IN11
B[9] => LessThan1.IN11
eq <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
ls <= LessThan1.DB_MAX_OUTPUT_PORT_TYPE
gr <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE


|Lab2Demo|CONSTX:inst73
data[0] <= <GND>
data[1] <= <GND>
data[2] <= <VCC>
data[3] <= <GND>
data[4] <= <GND>
data[5] <= <VCC>
data[6] <= <VCC>
data[7] <= <GND>
data[8] <= <GND>
data[9] <= <GND>


|Lab2Demo|CMPX:inst76
A[0] => Equal0.IN9
A[0] => LessThan0.IN10
A[0] => LessThan1.IN10
A[1] => Equal0.IN8
A[1] => LessThan0.IN9
A[1] => LessThan1.IN9
A[2] => Equal0.IN7
A[2] => LessThan0.IN8
A[2] => LessThan1.IN8
A[3] => Equal0.IN6
A[3] => LessThan0.IN7
A[3] => LessThan1.IN7
A[4] => Equal0.IN5
A[4] => LessThan0.IN6
A[4] => LessThan1.IN6
A[5] => Equal0.IN4
A[5] => LessThan0.IN5
A[5] => LessThan1.IN5
A[6] => Equal0.IN3
A[6] => LessThan0.IN4
A[6] => LessThan1.IN4
A[7] => Equal0.IN2
A[7] => LessThan0.IN3
A[7] => LessThan1.IN3
A[8] => Equal0.IN1
A[8] => LessThan0.IN2
A[8] => LessThan1.IN2
A[9] => Equal0.IN0
A[9] => LessThan0.IN1
A[9] => LessThan1.IN1
B[0] => Equal0.IN19
B[0] => LessThan0.IN20
B[0] => LessThan1.IN20
B[1] => Equal0.IN18
B[1] => LessThan0.IN19
B[1] => LessThan1.IN19
B[2] => Equal0.IN17
B[2] => LessThan0.IN18
B[2] => LessThan1.IN18
B[3] => Equal0.IN16
B[3] => LessThan0.IN17
B[3] => LessThan1.IN17
B[4] => Equal0.IN15
B[4] => LessThan0.IN16
B[4] => LessThan1.IN16
B[5] => Equal0.IN14
B[5] => LessThan0.IN15
B[5] => LessThan1.IN15
B[6] => Equal0.IN13
B[6] => LessThan0.IN14
B[6] => LessThan1.IN14
B[7] => Equal0.IN12
B[7] => LessThan0.IN13
B[7] => LessThan1.IN13
B[8] => Equal0.IN11
B[8] => LessThan0.IN12
B[8] => LessThan1.IN12
B[9] => Equal0.IN10
B[9] => LessThan0.IN11
B[9] => LessThan1.IN11
eq <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
ls <= LessThan1.DB_MAX_OUTPUT_PORT_TYPE
gr <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE


|Lab2Demo|CONSTX:inst66
data[0] <= <GND>
data[1] <= <GND>
data[2] <= <VCC>
data[3] <= <GND>
data[4] <= <VCC>
data[5] <= <VCC>
data[6] <= <VCC>
data[7] <= <VCC>
data[8] <= <VCC>
data[9] <= <GND>


|Lab2Demo|Background:inst1
B[0] <= CONSTX:inst1.data[0]
B[1] <= CONSTX:inst1.data[1]
B[2] <= CONSTX:inst1.data[2]
B[3] <= CONSTX:inst1.data[3]
G[0] <= CONSTX:inst.data[0]
G[1] <= CONSTX:inst.data[1]
G[2] <= CONSTX:inst.data[2]
G[3] <= CONSTX:inst.data[3]
R[0] <= Y[6].DB_MAX_OUTPUT_PORT_TYPE
R[1] <= Y[7].DB_MAX_OUTPUT_PORT_TYPE
R[2] <= Y[8].DB_MAX_OUTPUT_PORT_TYPE
R[3] <= Y[9].DB_MAX_OUTPUT_PORT_TYPE
Y[0] => ~NO_FANOUT~
Y[1] => ~NO_FANOUT~
Y[2] => ~NO_FANOUT~
Y[3] => ~NO_FANOUT~
Y[4] => ~NO_FANOUT~
Y[5] => ~NO_FANOUT~
Y[6] => R[0].DATAIN
Y[7] => R[1].DATAIN
Y[8] => R[2].DATAIN
Y[9] => R[3].DATAIN
X[0] => ~NO_FANOUT~
X[1] => ~NO_FANOUT~
X[2] => ~NO_FANOUT~
X[3] => ~NO_FANOUT~
X[4] => ~NO_FANOUT~
X[5] => ~NO_FANOUT~
X[6] => ~NO_FANOUT~
X[7] => ~NO_FANOUT~
X[8] => ~NO_FANOUT~
X[9] => ~NO_FANOUT~


|Lab2Demo|Background:inst1|CONSTX:inst1
data[0] <= <VCC>
data[1] <= <VCC>
data[2] <= <VCC>
data[3] <= <VCC>


|Lab2Demo|Background:inst1|CONSTX:inst
data[0] <= <VCC>
data[1] <= <VCC>
data[2] <= <GND>
data[3] <= <VCC>


|Lab2Demo|mesto_kretanja_loptice:inst11
B[0] <= MP2X:inst9.Y[0]
B[1] <= MP2X:inst9.Y[1]
B[2] <= MP2X:inst9.Y[2]
B[3] <= MP2X:inst9.Y[3]
crtaj => inst.IN0
Y[0] => CMPX:inst4.A[0]
Y[0] => CMPX:inst12.A[0]
Y[1] => CMPX:inst4.A[1]
Y[1] => CMPX:inst12.A[1]
Y[2] => CMPX:inst4.A[2]
Y[2] => CMPX:inst12.A[2]
Y[3] => CMPX:inst4.A[3]
Y[3] => CMPX:inst12.A[3]
Y[4] => CMPX:inst4.A[4]
Y[4] => CMPX:inst12.A[4]
Y[5] => CMPX:inst4.A[5]
Y[5] => CMPX:inst12.A[5]
Y[6] => CMPX:inst4.A[6]
Y[6] => CMPX:inst12.A[6]
Y[7] => CMPX:inst4.A[7]
Y[7] => CMPX:inst12.A[7]
Y[8] => CMPX:inst4.A[8]
Y[8] => CMPX:inst12.A[8]
Y[9] => CMPX:inst4.A[9]
Y[9] => CMPX:inst12.A[9]
G[0] <= MP2X:inst8.Y[0]
G[1] <= MP2X:inst8.Y[1]
G[2] <= MP2X:inst8.Y[2]
G[3] <= MP2X:inst8.Y[3]
R[0] <= MP2X:inst6.Y[0]
R[1] <= MP2X:inst6.Y[1]
R[2] <= MP2X:inst6.Y[2]
R[3] <= MP2X:inst6.Y[3]
X[0] => ~NO_FANOUT~
X[1] => ~NO_FANOUT~
X[2] => ~NO_FANOUT~
X[3] => ~NO_FANOUT~
X[4] => ~NO_FANOUT~
X[5] => ~NO_FANOUT~
X[6] => ~NO_FANOUT~
X[7] => ~NO_FANOUT~
X[8] => ~NO_FANOUT~
X[9] => ~NO_FANOUT~


|Lab2Demo|mesto_kretanja_loptice:inst11|MP2X:inst9
X0[0] => Y.DATAB
X0[1] => Y.DATAB
X0[2] => Y.DATAB
X0[3] => Y.DATAB
X1[0] => Y.DATAA
X1[1] => Y.DATAA
X1[2] => Y.DATAA
X1[3] => Y.DATAA
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
Y[0] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Y.DB_MAX_OUTPUT_PORT_TYPE


|Lab2Demo|mesto_kretanja_loptice:inst11|CMPX:inst4
A[0] => Equal0.IN9
A[0] => LessThan0.IN10
A[0] => LessThan1.IN10
A[1] => Equal0.IN8
A[1] => LessThan0.IN9
A[1] => LessThan1.IN9
A[2] => Equal0.IN7
A[2] => LessThan0.IN8
A[2] => LessThan1.IN8
A[3] => Equal0.IN6
A[3] => LessThan0.IN7
A[3] => LessThan1.IN7
A[4] => Equal0.IN5
A[4] => LessThan0.IN6
A[4] => LessThan1.IN6
A[5] => Equal0.IN4
A[5] => LessThan0.IN5
A[5] => LessThan1.IN5
A[6] => Equal0.IN3
A[6] => LessThan0.IN4
A[6] => LessThan1.IN4
A[7] => Equal0.IN2
A[7] => LessThan0.IN3
A[7] => LessThan1.IN3
A[8] => Equal0.IN1
A[8] => LessThan0.IN2
A[8] => LessThan1.IN2
A[9] => Equal0.IN0
A[9] => LessThan0.IN1
A[9] => LessThan1.IN1
B[0] => Equal0.IN19
B[0] => LessThan0.IN20
B[0] => LessThan1.IN20
B[1] => Equal0.IN18
B[1] => LessThan0.IN19
B[1] => LessThan1.IN19
B[2] => Equal0.IN17
B[2] => LessThan0.IN18
B[2] => LessThan1.IN18
B[3] => Equal0.IN16
B[3] => LessThan0.IN17
B[3] => LessThan1.IN17
B[4] => Equal0.IN15
B[4] => LessThan0.IN16
B[4] => LessThan1.IN16
B[5] => Equal0.IN14
B[5] => LessThan0.IN15
B[5] => LessThan1.IN15
B[6] => Equal0.IN13
B[6] => LessThan0.IN14
B[6] => LessThan1.IN14
B[7] => Equal0.IN12
B[7] => LessThan0.IN13
B[7] => LessThan1.IN13
B[8] => Equal0.IN11
B[8] => LessThan0.IN12
B[8] => LessThan1.IN12
B[9] => Equal0.IN10
B[9] => LessThan0.IN11
B[9] => LessThan1.IN11
eq <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
ls <= LessThan1.DB_MAX_OUTPUT_PORT_TYPE
gr <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE


|Lab2Demo|mesto_kretanja_loptice:inst11|CONSTX:inst5
data[0] <= <GND>
data[1] <= <GND>
data[2] <= <VCC>
data[3] <= <GND>
data[4] <= <VCC>
data[5] <= <VCC>
data[6] <= <VCC>
data[7] <= <VCC>
data[8] <= <VCC>
data[9] <= <GND>


|Lab2Demo|mesto_kretanja_loptice:inst11|CMPX:inst12
A[0] => Equal0.IN9
A[0] => LessThan0.IN10
A[0] => LessThan1.IN10
A[1] => Equal0.IN8
A[1] => LessThan0.IN9
A[1] => LessThan1.IN9
A[2] => Equal0.IN7
A[2] => LessThan0.IN8
A[2] => LessThan1.IN8
A[3] => Equal0.IN6
A[3] => LessThan0.IN7
A[3] => LessThan1.IN7
A[4] => Equal0.IN5
A[4] => LessThan0.IN6
A[4] => LessThan1.IN6
A[5] => Equal0.IN4
A[5] => LessThan0.IN5
A[5] => LessThan1.IN5
A[6] => Equal0.IN3
A[6] => LessThan0.IN4
A[6] => LessThan1.IN4
A[7] => Equal0.IN2
A[7] => LessThan0.IN3
A[7] => LessThan1.IN3
A[8] => Equal0.IN1
A[8] => LessThan0.IN2
A[8] => LessThan1.IN2
A[9] => Equal0.IN0
A[9] => LessThan0.IN1
A[9] => LessThan1.IN1
B[0] => Equal0.IN19
B[0] => LessThan0.IN20
B[0] => LessThan1.IN20
B[1] => Equal0.IN18
B[1] => LessThan0.IN19
B[1] => LessThan1.IN19
B[2] => Equal0.IN17
B[2] => LessThan0.IN18
B[2] => LessThan1.IN18
B[3] => Equal0.IN16
B[3] => LessThan0.IN17
B[3] => LessThan1.IN17
B[4] => Equal0.IN15
B[4] => LessThan0.IN16
B[4] => LessThan1.IN16
B[5] => Equal0.IN14
B[5] => LessThan0.IN15
B[5] => LessThan1.IN15
B[6] => Equal0.IN13
B[6] => LessThan0.IN14
B[6] => LessThan1.IN14
B[7] => Equal0.IN12
B[7] => LessThan0.IN13
B[7] => LessThan1.IN13
B[8] => Equal0.IN11
B[8] => LessThan0.IN12
B[8] => LessThan1.IN12
B[9] => Equal0.IN10
B[9] => LessThan0.IN11
B[9] => LessThan1.IN11
eq <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
ls <= LessThan1.DB_MAX_OUTPUT_PORT_TYPE
gr <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE


|Lab2Demo|mesto_kretanja_loptice:inst11|CONSTX:inst13
data[0] <= <GND>
data[1] <= <VCC>
data[2] <= <GND>
data[3] <= <GND>
data[4] <= <VCC>
data[5] <= <GND>
data[6] <= <GND>
data[7] <= <GND>
data[8] <= <GND>
data[9] <= <VCC>


|Lab2Demo|mesto_kretanja_loptice:inst11|CONSTX:inst1
data[0] <= <GND>
data[1] <= <GND>
data[2] <= <GND>
data[3] <= <GND>


|Lab2Demo|mesto_kretanja_loptice:inst11|CONSTX:inst11
data[0] <= <VCC>
data[1] <= <VCC>
data[2] <= <GND>
data[3] <= <GND>


|Lab2Demo|mesto_kretanja_loptice:inst11|MP2X:inst8
X0[0] => Y.DATAB
X0[1] => Y.DATAB
X0[2] => Y.DATAB
X0[3] => Y.DATAB
X1[0] => Y.DATAA
X1[1] => Y.DATAA
X1[2] => Y.DATAA
X1[3] => Y.DATAA
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
Y[0] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Y.DB_MAX_OUTPUT_PORT_TYPE


|Lab2Demo|mesto_kretanja_loptice:inst11|CONSTX:inst2
data[0] <= <VCC>
data[1] <= <GND>
data[2] <= <GND>
data[3] <= <VCC>


|Lab2Demo|mesto_kretanja_loptice:inst11|CONSTX:inst10
data[0] <= <GND>
data[1] <= <VCC>
data[2] <= <GND>
data[3] <= <VCC>


|Lab2Demo|mesto_kretanja_loptice:inst11|MP2X:inst6
X0[0] => Y.DATAB
X0[1] => Y.DATAB
X0[2] => Y.DATAB
X0[3] => Y.DATAB
X1[0] => Y.DATAA
X1[1] => Y.DATAA
X1[2] => Y.DATAA
X1[3] => Y.DATAA
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
Y[0] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Y.DB_MAX_OUTPUT_PORT_TYPE


|Lab2Demo|mesto_kretanja_loptice:inst11|CONSTX:inst3
data[0] <= <VCC>
data[1] <= <VCC>
data[2] <= <GND>
data[3] <= <GND>


|Lab2Demo|mesto_kretanja_loptice:inst11|CONSTX:inst7
data[0] <= <GND>
data[1] <= <GND>
data[2] <= <VCC>
data[3] <= <VCC>


|Lab2Demo|MP2X:inst123
X0[0] => Y.DATAB
X0[1] => Y.DATAB
X0[2] => Y.DATAB
X0[3] => Y.DATAB
X1[0] => Y.DATAA
X1[1] => Y.DATAA
X1[2] => Y.DATAA
X1[3] => Y.DATAA
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
Y[0] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Y.DB_MAX_OUTPUT_PORT_TYPE


|Lab2Demo|MP2X:inst103
X0[0] => Y.DATAB
X0[1] => Y.DATAB
X0[2] => Y.DATAB
X0[3] => Y.DATAB
X1[0] => Y.DATAA
X1[1] => Y.DATAA
X1[2] => Y.DATAA
X1[3] => Y.DATAA
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
Y[0] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Y.DB_MAX_OUTPUT_PORT_TYPE


|Lab2Demo|MP2X:inst38
X0[0] => Y.DATAB
X0[1] => Y.DATAB
X0[2] => Y.DATAB
X0[3] => Y.DATAB
X1[0] => Y.DATAA
X1[1] => Y.DATAA
X1[2] => Y.DATAA
X1[3] => Y.DATAA
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
Y[0] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Y.DB_MAX_OUTPUT_PORT_TYPE


|Lab2Demo|MP2X:inst25
X0[0] => Y.DATAB
X0[1] => Y.DATAB
X0[2] => Y.DATAB
X0[3] => Y.DATAB
X1[0] => Y.DATAA
X1[1] => Y.DATAA
X1[2] => Y.DATAA
X1[3] => Y.DATAA
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
Y[0] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Y.DB_MAX_OUTPUT_PORT_TYPE


|Lab2Demo|MP2X:inst6
X0[0] => Y.DATAB
X0[1] => Y.DATAB
X0[2] => Y.DATAB
X0[3] => Y.DATAB
X1[0] => Y.DATAA
X1[1] => Y.DATAA
X1[2] => Y.DATAA
X1[3] => Y.DATAA
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
Y[0] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Y.DB_MAX_OUTPUT_PORT_TYPE


|Lab2Demo|MP2X:inst31
X0[0] => Y.DATAB
X0[1] => Y.DATAB
X0[2] => Y.DATAB
X0[3] => Y.DATAB
X1[0] => Y.DATAA
X1[1] => Y.DATAA
X1[2] => Y.DATAA
X1[3] => Y.DATAA
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
Y[0] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Y.DB_MAX_OUTPUT_PORT_TYPE


|Lab2Demo|MP2X:inst122
X0[0] => Y.DATAB
X0[1] => Y.DATAB
X0[2] => Y.DATAB
X0[3] => Y.DATAB
X1[0] => Y.DATAA
X1[1] => Y.DATAA
X1[2] => Y.DATAA
X1[3] => Y.DATAA
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
Y[0] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Y.DB_MAX_OUTPUT_PORT_TYPE


|Lab2Demo|MP2X:inst104
X0[0] => Y.DATAB
X0[1] => Y.DATAB
X0[2] => Y.DATAB
X0[3] => Y.DATAB
X1[0] => Y.DATAA
X1[1] => Y.DATAA
X1[2] => Y.DATAA
X1[3] => Y.DATAA
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
Y[0] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Y.DB_MAX_OUTPUT_PORT_TYPE


|Lab2Demo|MP2X:inst28
X0[0] => Y.DATAB
X0[1] => Y.DATAB
X0[2] => Y.DATAB
X0[3] => Y.DATAB
X1[0] => Y.DATAA
X1[1] => Y.DATAA
X1[2] => Y.DATAA
X1[3] => Y.DATAA
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
Y[0] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Y.DB_MAX_OUTPUT_PORT_TYPE


|Lab2Demo|MP2X:inst23
X0[0] => Y.DATAB
X0[1] => Y.DATAB
X0[2] => Y.DATAB
X0[3] => Y.DATAB
X1[0] => Y.DATAA
X1[1] => Y.DATAA
X1[2] => Y.DATAA
X1[3] => Y.DATAA
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
Y[0] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Y.DB_MAX_OUTPUT_PORT_TYPE


|Lab2Demo|MP2X:inst5
X0[0] => Y.DATAB
X0[1] => Y.DATAB
X0[2] => Y.DATAB
X0[3] => Y.DATAB
X1[0] => Y.DATAA
X1[1] => Y.DATAA
X1[2] => Y.DATAA
X1[3] => Y.DATAA
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
Y[0] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Y.DB_MAX_OUTPUT_PORT_TYPE


|Lab2Demo|MP2X:inst37
X0[0] => Y.DATAB
X0[1] => Y.DATAB
X0[2] => Y.DATAB
X0[3] => Y.DATAB
X1[0] => Y.DATAA
X1[1] => Y.DATAA
X1[2] => Y.DATAA
X1[3] => Y.DATAA
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
Y[0] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Y.DB_MAX_OUTPUT_PORT_TYPE


|Lab2Demo|ivice_prepreka:inst127
se_poklapa <= inst9.DB_MAX_OUTPUT_PORT_TYPE
Y[0] => CMPX:inst16.A[0]
Y[0] => CMPX:inst123.A[0]
Y[0] => ADD:inst6214.A[0]
Y[1] => CMPX:inst16.A[1]
Y[1] => CMPX:inst123.A[1]
Y[1] => ADD:inst6214.A[1]
Y[2] => CMPX:inst16.A[2]
Y[2] => CMPX:inst123.A[2]
Y[2] => ADD:inst6214.A[2]
Y[3] => CMPX:inst16.A[3]
Y[3] => CMPX:inst123.A[3]
Y[3] => ADD:inst6214.A[3]
Y[4] => CMPX:inst16.A[4]
Y[4] => CMPX:inst123.A[4]
Y[4] => ADD:inst6214.A[4]
Y[5] => CMPX:inst16.A[5]
Y[5] => CMPX:inst123.A[5]
Y[5] => ADD:inst6214.A[5]
Y[6] => CMPX:inst16.A[6]
Y[6] => CMPX:inst123.A[6]
Y[6] => ADD:inst6214.A[6]
Y[7] => CMPX:inst16.A[7]
Y[7] => CMPX:inst123.A[7]
Y[7] => ADD:inst6214.A[7]
Y[8] => CMPX:inst16.A[8]
Y[8] => CMPX:inst123.A[8]
Y[8] => ADD:inst6214.A[8]
Y[9] => CMPX:inst16.A[9]
Y[9] => CMPX:inst123.A[9]
Y[9] => ADD:inst6214.A[9]
Y_L[0] => CMPX:inst16.B[0]
Y_L[0] => ADD:inst6213.A[0]
Y_L[0] => CMPX:inst13.B[0]
Y_L[1] => CMPX:inst16.B[1]
Y_L[1] => ADD:inst6213.A[1]
Y_L[1] => CMPX:inst13.B[1]
Y_L[2] => CMPX:inst16.B[2]
Y_L[2] => ADD:inst6213.A[2]
Y_L[2] => CMPX:inst13.B[2]
Y_L[3] => CMPX:inst16.B[3]
Y_L[3] => ADD:inst6213.A[3]
Y_L[3] => CMPX:inst13.B[3]
Y_L[4] => CMPX:inst16.B[4]
Y_L[4] => ADD:inst6213.A[4]
Y_L[4] => CMPX:inst13.B[4]
Y_L[5] => CMPX:inst16.B[5]
Y_L[5] => ADD:inst6213.A[5]
Y_L[5] => CMPX:inst13.B[5]
Y_L[6] => CMPX:inst16.B[6]
Y_L[6] => ADD:inst6213.A[6]
Y_L[6] => CMPX:inst13.B[6]
Y_L[7] => CMPX:inst16.B[7]
Y_L[7] => ADD:inst6213.A[7]
Y_L[7] => CMPX:inst13.B[7]
Y_L[8] => CMPX:inst16.B[8]
Y_L[8] => ADD:inst6213.A[8]
Y_L[8] => CMPX:inst13.B[8]
Y_L[9] => CMPX:inst16.B[9]
Y_L[9] => ADD:inst6213.A[9]
Y_L[9] => CMPX:inst13.B[9]
X_L[0] => CMPX:inst15.A[0]
X_L[0] => CMPX:inst4.A[0]
X_L[0] => ADD:inst1234.A[0]
X_L[0] => ADD:inst1235.A[0]
X_L[1] => CMPX:inst15.A[1]
X_L[1] => CMPX:inst4.A[1]
X_L[1] => ADD:inst1234.A[1]
X_L[1] => ADD:inst1235.A[1]
X_L[2] => CMPX:inst15.A[2]
X_L[2] => CMPX:inst4.A[2]
X_L[2] => ADD:inst1234.A[2]
X_L[2] => ADD:inst1235.A[2]
X_L[3] => CMPX:inst15.A[3]
X_L[3] => CMPX:inst4.A[3]
X_L[3] => ADD:inst1234.A[3]
X_L[3] => ADD:inst1235.A[3]
X_L[4] => CMPX:inst15.A[4]
X_L[4] => CMPX:inst4.A[4]
X_L[4] => ADD:inst1234.A[4]
X_L[4] => ADD:inst1235.A[4]
X_L[5] => CMPX:inst15.A[5]
X_L[5] => CMPX:inst4.A[5]
X_L[5] => ADD:inst1234.A[5]
X_L[5] => ADD:inst1235.A[5]
X_L[6] => CMPX:inst15.A[6]
X_L[6] => CMPX:inst4.A[6]
X_L[6] => ADD:inst1234.A[6]
X_L[6] => ADD:inst1235.A[6]
X_L[7] => CMPX:inst15.A[7]
X_L[7] => CMPX:inst4.A[7]
X_L[7] => ADD:inst1234.A[7]
X_L[7] => ADD:inst1235.A[7]
X_L[8] => CMPX:inst15.A[8]
X_L[8] => CMPX:inst4.A[8]
X_L[8] => ADD:inst1234.A[8]
X_L[8] => ADD:inst1235.A[8]
X_L[9] => CMPX:inst15.A[9]
X_L[9] => CMPX:inst4.A[9]
X_L[9] => ADD:inst1234.A[9]
X_L[9] => ADD:inst1235.A[9]
X[0] => CMPX:inst15.B[0]
X[0] => ADD:inst1.B[0]
X[0] => CMPX:inst.B[0]
X[1] => CMPX:inst15.B[1]
X[1] => ADD:inst1.B[1]
X[1] => CMPX:inst.B[1]
X[2] => CMPX:inst15.B[2]
X[2] => ADD:inst1.B[2]
X[2] => CMPX:inst.B[2]
X[3] => CMPX:inst15.B[3]
X[3] => ADD:inst1.B[3]
X[3] => CMPX:inst.B[3]
X[4] => CMPX:inst15.B[4]
X[4] => ADD:inst1.B[4]
X[4] => CMPX:inst.B[4]
X[5] => CMPX:inst15.B[5]
X[5] => ADD:inst1.B[5]
X[5] => CMPX:inst.B[5]
X[6] => CMPX:inst15.B[6]
X[6] => ADD:inst1.B[6]
X[6] => CMPX:inst.B[6]
X[7] => CMPX:inst15.B[7]
X[7] => ADD:inst1.B[7]
X[7] => CMPX:inst.B[7]
X[8] => CMPX:inst15.B[8]
X[8] => ADD:inst1.B[8]
X[8] => CMPX:inst.B[8]
X[9] => CMPX:inst15.B[9]
X[9] => ADD:inst1.B[9]
X[9] => CMPX:inst.B[9]


|Lab2Demo|ivice_prepreka:inst127|CMPX:inst16
A[0] => Equal0.IN9
A[0] => LessThan0.IN10
A[0] => LessThan1.IN10
A[1] => Equal0.IN8
A[1] => LessThan0.IN9
A[1] => LessThan1.IN9
A[2] => Equal0.IN7
A[2] => LessThan0.IN8
A[2] => LessThan1.IN8
A[3] => Equal0.IN6
A[3] => LessThan0.IN7
A[3] => LessThan1.IN7
A[4] => Equal0.IN5
A[4] => LessThan0.IN6
A[4] => LessThan1.IN6
A[5] => Equal0.IN4
A[5] => LessThan0.IN5
A[5] => LessThan1.IN5
A[6] => Equal0.IN3
A[6] => LessThan0.IN4
A[6] => LessThan1.IN4
A[7] => Equal0.IN2
A[7] => LessThan0.IN3
A[7] => LessThan1.IN3
A[8] => Equal0.IN1
A[8] => LessThan0.IN2
A[8] => LessThan1.IN2
A[9] => Equal0.IN0
A[9] => LessThan0.IN1
A[9] => LessThan1.IN1
B[0] => Equal0.IN19
B[0] => LessThan0.IN20
B[0] => LessThan1.IN20
B[1] => Equal0.IN18
B[1] => LessThan0.IN19
B[1] => LessThan1.IN19
B[2] => Equal0.IN17
B[2] => LessThan0.IN18
B[2] => LessThan1.IN18
B[3] => Equal0.IN16
B[3] => LessThan0.IN17
B[3] => LessThan1.IN17
B[4] => Equal0.IN15
B[4] => LessThan0.IN16
B[4] => LessThan1.IN16
B[5] => Equal0.IN14
B[5] => LessThan0.IN15
B[5] => LessThan1.IN15
B[6] => Equal0.IN13
B[6] => LessThan0.IN14
B[6] => LessThan1.IN14
B[7] => Equal0.IN12
B[7] => LessThan0.IN13
B[7] => LessThan1.IN13
B[8] => Equal0.IN11
B[8] => LessThan0.IN12
B[8] => LessThan1.IN12
B[9] => Equal0.IN10
B[9] => LessThan0.IN11
B[9] => LessThan1.IN11
eq <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
ls <= LessThan1.DB_MAX_OUTPUT_PORT_TYPE
gr <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE


|Lab2Demo|ivice_prepreka:inst127|CMPX:inst15
A[0] => Equal0.IN9
A[0] => LessThan0.IN10
A[0] => LessThan1.IN10
A[1] => Equal0.IN8
A[1] => LessThan0.IN9
A[1] => LessThan1.IN9
A[2] => Equal0.IN7
A[2] => LessThan0.IN8
A[2] => LessThan1.IN8
A[3] => Equal0.IN6
A[3] => LessThan0.IN7
A[3] => LessThan1.IN7
A[4] => Equal0.IN5
A[4] => LessThan0.IN6
A[4] => LessThan1.IN6
A[5] => Equal0.IN4
A[5] => LessThan0.IN5
A[5] => LessThan1.IN5
A[6] => Equal0.IN3
A[6] => LessThan0.IN4
A[6] => LessThan1.IN4
A[7] => Equal0.IN2
A[7] => LessThan0.IN3
A[7] => LessThan1.IN3
A[8] => Equal0.IN1
A[8] => LessThan0.IN2
A[8] => LessThan1.IN2
A[9] => Equal0.IN0
A[9] => LessThan0.IN1
A[9] => LessThan1.IN1
B[0] => Equal0.IN19
B[0] => LessThan0.IN20
B[0] => LessThan1.IN20
B[1] => Equal0.IN18
B[1] => LessThan0.IN19
B[1] => LessThan1.IN19
B[2] => Equal0.IN17
B[2] => LessThan0.IN18
B[2] => LessThan1.IN18
B[3] => Equal0.IN16
B[3] => LessThan0.IN17
B[3] => LessThan1.IN17
B[4] => Equal0.IN15
B[4] => LessThan0.IN16
B[4] => LessThan1.IN16
B[5] => Equal0.IN14
B[5] => LessThan0.IN15
B[5] => LessThan1.IN15
B[6] => Equal0.IN13
B[6] => LessThan0.IN14
B[6] => LessThan1.IN14
B[7] => Equal0.IN12
B[7] => LessThan0.IN13
B[7] => LessThan1.IN13
B[8] => Equal0.IN11
B[8] => LessThan0.IN12
B[8] => LessThan1.IN12
B[9] => Equal0.IN10
B[9] => LessThan0.IN11
B[9] => LessThan1.IN11
eq <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
ls <= LessThan1.DB_MAX_OUTPUT_PORT_TYPE
gr <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE


|Lab2Demo|ivice_prepreka:inst127|CMPX:inst4
A[0] => Equal0.IN9
A[0] => LessThan0.IN10
A[0] => LessThan1.IN10
A[1] => Equal0.IN8
A[1] => LessThan0.IN9
A[1] => LessThan1.IN9
A[2] => Equal0.IN7
A[2] => LessThan0.IN8
A[2] => LessThan1.IN8
A[3] => Equal0.IN6
A[3] => LessThan0.IN7
A[3] => LessThan1.IN7
A[4] => Equal0.IN5
A[4] => LessThan0.IN6
A[4] => LessThan1.IN6
A[5] => Equal0.IN4
A[5] => LessThan0.IN5
A[5] => LessThan1.IN5
A[6] => Equal0.IN3
A[6] => LessThan0.IN4
A[6] => LessThan1.IN4
A[7] => Equal0.IN2
A[7] => LessThan0.IN3
A[7] => LessThan1.IN3
A[8] => Equal0.IN1
A[8] => LessThan0.IN2
A[8] => LessThan1.IN2
A[9] => Equal0.IN0
A[9] => LessThan0.IN1
A[9] => LessThan1.IN1
B[0] => Equal0.IN19
B[0] => LessThan0.IN20
B[0] => LessThan1.IN20
B[1] => Equal0.IN18
B[1] => LessThan0.IN19
B[1] => LessThan1.IN19
B[2] => Equal0.IN17
B[2] => LessThan0.IN18
B[2] => LessThan1.IN18
B[3] => Equal0.IN16
B[3] => LessThan0.IN17
B[3] => LessThan1.IN17
B[4] => Equal0.IN15
B[4] => LessThan0.IN16
B[4] => LessThan1.IN16
B[5] => Equal0.IN14
B[5] => LessThan0.IN15
B[5] => LessThan1.IN15
B[6] => Equal0.IN13
B[6] => LessThan0.IN14
B[6] => LessThan1.IN14
B[7] => Equal0.IN12
B[7] => LessThan0.IN13
B[7] => LessThan1.IN13
B[8] => Equal0.IN11
B[8] => LessThan0.IN12
B[8] => LessThan1.IN12
B[9] => Equal0.IN10
B[9] => LessThan0.IN11
B[9] => LessThan1.IN11
eq <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
ls <= LessThan1.DB_MAX_OUTPUT_PORT_TYPE
gr <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE


|Lab2Demo|ivice_prepreka:inst127|ADD:inst1
A[0] => Add0.IN10
A[1] => Add0.IN9
A[2] => Add0.IN8
A[3] => Add0.IN7
A[4] => Add0.IN6
A[5] => Add0.IN5
A[6] => Add0.IN4
A[7] => Add0.IN3
A[8] => Add0.IN2
A[9] => Add0.IN1
B[0] => Add0.IN20
B[1] => Add0.IN19
B[2] => Add0.IN18
B[3] => Add0.IN17
B[4] => Add0.IN16
B[5] => Add0.IN15
B[6] => Add0.IN14
B[7] => Add0.IN13
B[8] => Add0.IN12
B[9] => Add0.IN11
C0 => Add1.IN22
C <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[0] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[1] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[2] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[3] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[4] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[5] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[6] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[7] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[8] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[9] <= Add1.DB_MAX_OUTPUT_PORT_TYPE


|Lab2Demo|ivice_prepreka:inst127|CONSTX:inst3
data[0] <= <VCC>
data[1] <= <VCC>
data[2] <= <VCC>
data[3] <= <VCC>
data[4] <= <VCC>
data[5] <= <VCC>
data[6] <= <GND>
data[7] <= <GND>
data[8] <= <GND>
data[9] <= <GND>


|Lab2Demo|ivice_prepreka:inst127|CMPX:inst
A[0] => Equal0.IN9
A[0] => LessThan0.IN10
A[0] => LessThan1.IN10
A[1] => Equal0.IN8
A[1] => LessThan0.IN9
A[1] => LessThan1.IN9
A[2] => Equal0.IN7
A[2] => LessThan0.IN8
A[2] => LessThan1.IN8
A[3] => Equal0.IN6
A[3] => LessThan0.IN7
A[3] => LessThan1.IN7
A[4] => Equal0.IN5
A[4] => LessThan0.IN6
A[4] => LessThan1.IN6
A[5] => Equal0.IN4
A[5] => LessThan0.IN5
A[5] => LessThan1.IN5
A[6] => Equal0.IN3
A[6] => LessThan0.IN4
A[6] => LessThan1.IN4
A[7] => Equal0.IN2
A[7] => LessThan0.IN3
A[7] => LessThan1.IN3
A[8] => Equal0.IN1
A[8] => LessThan0.IN2
A[8] => LessThan1.IN2
A[9] => Equal0.IN0
A[9] => LessThan0.IN1
A[9] => LessThan1.IN1
B[0] => Equal0.IN19
B[0] => LessThan0.IN20
B[0] => LessThan1.IN20
B[1] => Equal0.IN18
B[1] => LessThan0.IN19
B[1] => LessThan1.IN19
B[2] => Equal0.IN17
B[2] => LessThan0.IN18
B[2] => LessThan1.IN18
B[3] => Equal0.IN16
B[3] => LessThan0.IN17
B[3] => LessThan1.IN17
B[4] => Equal0.IN15
B[4] => LessThan0.IN16
B[4] => LessThan1.IN16
B[5] => Equal0.IN14
B[5] => LessThan0.IN15
B[5] => LessThan1.IN15
B[6] => Equal0.IN13
B[6] => LessThan0.IN14
B[6] => LessThan1.IN14
B[7] => Equal0.IN12
B[7] => LessThan0.IN13
B[7] => LessThan1.IN13
B[8] => Equal0.IN11
B[8] => LessThan0.IN12
B[8] => LessThan1.IN12
B[9] => Equal0.IN10
B[9] => LessThan0.IN11
B[9] => LessThan1.IN11
eq <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
ls <= LessThan1.DB_MAX_OUTPUT_PORT_TYPE
gr <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE


|Lab2Demo|ivice_prepreka:inst127|ADD:inst1234
A[0] => Add0.IN10
A[1] => Add0.IN9
A[2] => Add0.IN8
A[3] => Add0.IN7
A[4] => Add0.IN6
A[5] => Add0.IN5
A[6] => Add0.IN4
A[7] => Add0.IN3
A[8] => Add0.IN2
A[9] => Add0.IN1
B[0] => Add0.IN20
B[1] => Add0.IN19
B[2] => Add0.IN18
B[3] => Add0.IN17
B[4] => Add0.IN16
B[5] => Add0.IN15
B[6] => Add0.IN14
B[7] => Add0.IN13
B[8] => Add0.IN12
B[9] => Add0.IN11
C0 => Add1.IN22
C <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[0] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[1] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[2] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[3] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[4] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[5] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[6] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[7] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[8] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[9] <= Add1.DB_MAX_OUTPUT_PORT_TYPE


|Lab2Demo|ivice_prepreka:inst127|CONSTX:inst2
data[0] <= <VCC>
data[1] <= <VCC>
data[2] <= <VCC>
data[3] <= <VCC>
data[4] <= <VCC>
data[5] <= <VCC>
data[6] <= <GND>
data[7] <= <GND>
data[8] <= <GND>
data[9] <= <GND>


|Lab2Demo|ivice_prepreka:inst127|CMPX:inst10231
A[0] => Equal0.IN9
A[0] => LessThan0.IN10
A[0] => LessThan1.IN10
A[1] => Equal0.IN8
A[1] => LessThan0.IN9
A[1] => LessThan1.IN9
A[2] => Equal0.IN7
A[2] => LessThan0.IN8
A[2] => LessThan1.IN8
A[3] => Equal0.IN6
A[3] => LessThan0.IN7
A[3] => LessThan1.IN7
A[4] => Equal0.IN5
A[4] => LessThan0.IN6
A[4] => LessThan1.IN6
A[5] => Equal0.IN4
A[5] => LessThan0.IN5
A[5] => LessThan1.IN5
A[6] => Equal0.IN3
A[6] => LessThan0.IN4
A[6] => LessThan1.IN4
A[7] => Equal0.IN2
A[7] => LessThan0.IN3
A[7] => LessThan1.IN3
A[8] => Equal0.IN1
A[8] => LessThan0.IN2
A[8] => LessThan1.IN2
A[9] => Equal0.IN0
A[9] => LessThan0.IN1
A[9] => LessThan1.IN1
B[0] => Equal0.IN19
B[0] => LessThan0.IN20
B[0] => LessThan1.IN20
B[1] => Equal0.IN18
B[1] => LessThan0.IN19
B[1] => LessThan1.IN19
B[2] => Equal0.IN17
B[2] => LessThan0.IN18
B[2] => LessThan1.IN18
B[3] => Equal0.IN16
B[3] => LessThan0.IN17
B[3] => LessThan1.IN17
B[4] => Equal0.IN15
B[4] => LessThan0.IN16
B[4] => LessThan1.IN16
B[5] => Equal0.IN14
B[5] => LessThan0.IN15
B[5] => LessThan1.IN15
B[6] => Equal0.IN13
B[6] => LessThan0.IN14
B[6] => LessThan1.IN14
B[7] => Equal0.IN12
B[7] => LessThan0.IN13
B[7] => LessThan1.IN13
B[8] => Equal0.IN11
B[8] => LessThan0.IN12
B[8] => LessThan1.IN12
B[9] => Equal0.IN10
B[9] => LessThan0.IN11
B[9] => LessThan1.IN11
eq <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
ls <= LessThan1.DB_MAX_OUTPUT_PORT_TYPE
gr <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE


|Lab2Demo|ivice_prepreka:inst127|ADD:inst6213
A[0] => Add0.IN10
A[1] => Add0.IN9
A[2] => Add0.IN8
A[3] => Add0.IN7
A[4] => Add0.IN6
A[5] => Add0.IN5
A[6] => Add0.IN4
A[7] => Add0.IN3
A[8] => Add0.IN2
A[9] => Add0.IN1
B[0] => Add0.IN20
B[1] => Add0.IN19
B[2] => Add0.IN18
B[3] => Add0.IN17
B[4] => Add0.IN16
B[5] => Add0.IN15
B[6] => Add0.IN14
B[7] => Add0.IN13
B[8] => Add0.IN12
B[9] => Add0.IN11
C0 => Add1.IN22
C <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[0] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[1] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[2] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[3] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[4] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[5] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[6] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[7] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[8] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[9] <= Add1.DB_MAX_OUTPUT_PORT_TYPE


|Lab2Demo|ivice_prepreka:inst127|CONSTX:inst823
data[0] <= <VCC>
data[1] <= <VCC>
data[2] <= <VCC>
data[3] <= <VCC>
data[4] <= <VCC>
data[5] <= <GND>
data[6] <= <GND>
data[7] <= <GND>
data[8] <= <GND>
data[9] <= <GND>


|Lab2Demo|ivice_prepreka:inst127|MP2X:inst4332
X0[0] => Y.DATAB
X0[1] => Y.DATAB
X0[2] => Y.DATAB
X0[3] => Y.DATAB
X0[4] => Y.DATAB
X0[5] => Y.DATAB
X0[6] => Y.DATAB
X0[7] => Y.DATAB
X0[8] => Y.DATAB
X0[9] => Y.DATAB
X1[0] => Y.DATAA
X1[1] => Y.DATAA
X1[2] => Y.DATAA
X1[3] => Y.DATAA
X1[4] => Y.DATAA
X1[5] => Y.DATAA
X1[6] => Y.DATAA
X1[7] => Y.DATAA
X1[8] => Y.DATAA
X1[9] => Y.DATAA
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
Y[0] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[8] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[9] <= Y.DB_MAX_OUTPUT_PORT_TYPE


|Lab2Demo|ivice_prepreka:inst127|CMPX:inst123
A[0] => Equal0.IN9
A[0] => LessThan0.IN10
A[0] => LessThan1.IN10
A[1] => Equal0.IN8
A[1] => LessThan0.IN9
A[1] => LessThan1.IN9
A[2] => Equal0.IN7
A[2] => LessThan0.IN8
A[2] => LessThan1.IN8
A[3] => Equal0.IN6
A[3] => LessThan0.IN7
A[3] => LessThan1.IN7
A[4] => Equal0.IN5
A[4] => LessThan0.IN6
A[4] => LessThan1.IN6
A[5] => Equal0.IN4
A[5] => LessThan0.IN5
A[5] => LessThan1.IN5
A[6] => Equal0.IN3
A[6] => LessThan0.IN4
A[6] => LessThan1.IN4
A[7] => Equal0.IN2
A[7] => LessThan0.IN3
A[7] => LessThan1.IN3
A[8] => Equal0.IN1
A[8] => LessThan0.IN2
A[8] => LessThan1.IN2
A[9] => Equal0.IN0
A[9] => LessThan0.IN1
A[9] => LessThan1.IN1
B[0] => Equal0.IN19
B[0] => LessThan0.IN20
B[0] => LessThan1.IN20
B[1] => Equal0.IN18
B[1] => LessThan0.IN19
B[1] => LessThan1.IN19
B[2] => Equal0.IN17
B[2] => LessThan0.IN18
B[2] => LessThan1.IN18
B[3] => Equal0.IN16
B[3] => LessThan0.IN17
B[3] => LessThan1.IN17
B[4] => Equal0.IN15
B[4] => LessThan0.IN16
B[4] => LessThan1.IN16
B[5] => Equal0.IN14
B[5] => LessThan0.IN15
B[5] => LessThan1.IN15
B[6] => Equal0.IN13
B[6] => LessThan0.IN14
B[6] => LessThan1.IN14
B[7] => Equal0.IN12
B[7] => LessThan0.IN13
B[7] => LessThan1.IN13
B[8] => Equal0.IN11
B[8] => LessThan0.IN12
B[8] => LessThan1.IN12
B[9] => Equal0.IN10
B[9] => LessThan0.IN11
B[9] => LessThan1.IN11
eq <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
ls <= LessThan1.DB_MAX_OUTPUT_PORT_TYPE
gr <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE


|Lab2Demo|ivice_prepreka:inst127|CONSTX:inst3231
data[0] <= <VCC>
data[1] <= <GND>
data[2] <= <VCC>
data[3] <= <GND>
data[4] <= <VCC>
data[5] <= <VCC>
data[6] <= <GND>
data[7] <= <VCC>
data[8] <= <VCC>
data[9] <= <GND>


|Lab2Demo|ivice_prepreka:inst127|CONSTX:inst732
data[0] <= <VCC>
data[1] <= <VCC>
data[2] <= <GND>
data[3] <= <GND>
data[4] <= <GND>
data[5] <= <GND>
data[6] <= <GND>
data[7] <= <VCC>
data[8] <= <GND>
data[9] <= <GND>


|Lab2Demo|ivice_prepreka:inst127|CONSTX:inst532
data[0] <= <GND>
data[1] <= <GND>
data[2] <= <VCC>
data[3] <= <GND>
data[4] <= <VCC>
data[5] <= <GND>
data[6] <= <VCC>
data[7] <= <VCC>
data[8] <= <VCC>
data[9] <= <GND>


|Lab2Demo|ivice_prepreka:inst127|CMPX:inst13
A[0] => Equal0.IN9
A[0] => LessThan0.IN10
A[0] => LessThan1.IN10
A[1] => Equal0.IN8
A[1] => LessThan0.IN9
A[1] => LessThan1.IN9
A[2] => Equal0.IN7
A[2] => LessThan0.IN8
A[2] => LessThan1.IN8
A[3] => Equal0.IN6
A[3] => LessThan0.IN7
A[3] => LessThan1.IN7
A[4] => Equal0.IN5
A[4] => LessThan0.IN6
A[4] => LessThan1.IN6
A[5] => Equal0.IN4
A[5] => LessThan0.IN5
A[5] => LessThan1.IN5
A[6] => Equal0.IN3
A[6] => LessThan0.IN4
A[6] => LessThan1.IN4
A[7] => Equal0.IN2
A[7] => LessThan0.IN3
A[7] => LessThan1.IN3
A[8] => Equal0.IN1
A[8] => LessThan0.IN2
A[8] => LessThan1.IN2
A[9] => Equal0.IN0
A[9] => LessThan0.IN1
A[9] => LessThan1.IN1
B[0] => Equal0.IN19
B[0] => LessThan0.IN20
B[0] => LessThan1.IN20
B[1] => Equal0.IN18
B[1] => LessThan0.IN19
B[1] => LessThan1.IN19
B[2] => Equal0.IN17
B[2] => LessThan0.IN18
B[2] => LessThan1.IN18
B[3] => Equal0.IN16
B[3] => LessThan0.IN17
B[3] => LessThan1.IN17
B[4] => Equal0.IN15
B[4] => LessThan0.IN16
B[4] => LessThan1.IN16
B[5] => Equal0.IN14
B[5] => LessThan0.IN15
B[5] => LessThan1.IN15
B[6] => Equal0.IN13
B[6] => LessThan0.IN14
B[6] => LessThan1.IN14
B[7] => Equal0.IN12
B[7] => LessThan0.IN13
B[7] => LessThan1.IN13
B[8] => Equal0.IN11
B[8] => LessThan0.IN12
B[8] => LessThan1.IN12
B[9] => Equal0.IN10
B[9] => LessThan0.IN11
B[9] => LessThan1.IN11
eq <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
ls <= LessThan1.DB_MAX_OUTPUT_PORT_TYPE
gr <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE


|Lab2Demo|ivice_prepreka:inst127|ADD:inst6214
A[0] => Add0.IN10
A[1] => Add0.IN9
A[2] => Add0.IN8
A[3] => Add0.IN7
A[4] => Add0.IN6
A[5] => Add0.IN5
A[6] => Add0.IN4
A[7] => Add0.IN3
A[8] => Add0.IN2
A[9] => Add0.IN1
B[0] => Add0.IN20
B[1] => Add0.IN19
B[2] => Add0.IN18
B[3] => Add0.IN17
B[4] => Add0.IN16
B[5] => Add0.IN15
B[6] => Add0.IN14
B[7] => Add0.IN13
B[8] => Add0.IN12
B[9] => Add0.IN11
C0 => Add1.IN22
C <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[0] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[1] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[2] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[3] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[4] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[5] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[6] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[7] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[8] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[9] <= Add1.DB_MAX_OUTPUT_PORT_TYPE


|Lab2Demo|ivice_prepreka:inst127|CONSTX:inst824
data[0] <= <VCC>
data[1] <= <VCC>
data[2] <= <VCC>
data[3] <= <VCC>
data[4] <= <VCC>
data[5] <= <VCC>
data[6] <= <GND>
data[7] <= <GND>
data[8] <= <GND>
data[9] <= <GND>


|Lab2Demo|ivice_prepreka:inst127|CONSTX:inst10
data[0] <= <VCC>
data[1] <= <VCC>
data[2] <= <VCC>
data[3] <= <VCC>
data[4] <= <VCC>
data[5] <= <GND>
data[6] <= <GND>
data[7] <= <GND>
data[8] <= <GND>
data[9] <= <GND>


|Lab2Demo|ivice_prepreka:inst127|ADD:inst1235
A[0] => Add0.IN10
A[1] => Add0.IN9
A[2] => Add0.IN8
A[3] => Add0.IN7
A[4] => Add0.IN6
A[5] => Add0.IN5
A[6] => Add0.IN4
A[7] => Add0.IN3
A[8] => Add0.IN2
A[9] => Add0.IN1
B[0] => Add0.IN20
B[1] => Add0.IN19
B[2] => Add0.IN18
B[3] => Add0.IN17
B[4] => Add0.IN16
B[5] => Add0.IN15
B[6] => Add0.IN14
B[7] => Add0.IN13
B[8] => Add0.IN12
B[9] => Add0.IN11
C0 => Add1.IN22
C <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[0] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[1] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[2] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[3] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[4] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[5] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[6] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[7] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[8] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
F[9] <= Add1.DB_MAX_OUTPUT_PORT_TYPE


