INFO: [VRFC 10-163] Analyzing VHDL file "D:/Documents/xladis00/digital-eletronics-1/labs/04-7segment/hex_7seg/hex_7seg.srcs/sim_1/new/tb_hex_7seg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_hex_7seg'
