Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,0
design__inferred_latch__count,0
design__instance__count,1792
design__instance__area,24810.1
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,1
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.000946646963711828
power__switching__total,0.0004590498865582049
power__leakage__total,0.000002411044988548383
power__total,0.0014081079280003905
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.2643042248761241
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.6724589408982748
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.10969692131815895
timing__setup__ws__corner:nom_fast_1p32V_m40C,14.727857572592768
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.109697
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,18.034277
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,1
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,0.7606558931361459
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,1.2606559486472986
timing__hold__ws__corner:nom_slow_1p08V_125C,0.6242014859447427
timing__setup__ws__corner:nom_slow_1p08V_125C,13.28243774785036
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.624201
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,15.662417
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,1
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,0.3910232526227077
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.891023280378284
timing__hold__ws__corner:nom_typ_1p20V_25C,0.29632358516781965
timing__setup__ws__corner:nom_typ_1p20V_25C,14.202750488803456
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.296324
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,17.185280
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,1
design__max_cap_violation__count,0
clock__skew__worst_hold,0.7606558931361459
clock__skew__worst_setup,0.6724589408982748
timing__hold__ws,0.10969692131815895
timing__setup__ws,13.28243774785036
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.109697
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,15.662417
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 202.08 313.74
design__core__bbox,2.88 3.78 199.2 309.96
design__io,45
design__die__area,63400.6
design__core__area,60109.3
design__instance__count__stdcell,1792
design__instance__area__stdcell,24810.1
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.41275
design__instance__utilization__stdcell,0.41275
design__rows,81
design__rows:CoreSite,81
design__sites,33129
design__sites:CoreSite,33129
design__instance__count__class:buffer,13
design__instance__area__class:buffer,108.864
design__instance__count__class:inverter,71
design__instance__area__class:inverter,399.168
design__instance__count__class:sequential_cell,156
design__instance__area__class:sequential_cell,7359.21
design__instance__count__class:multi_input_combinational_cell,1285
design__instance__area__class:multi_input_combinational_cell,13522.7
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,250
design__instance__area__class:timing_repair_buffer,3265.92
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,40502.8
design__violations,0
design__instance__count__class:clock_buffer,17
design__instance__area__class:clock_buffer,154.224
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,106
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,1967
route__net__special,2
route__drc_errors__iter:0,1148
route__wirelength__iter:0,46155
route__drc_errors__iter:1,607
route__wirelength__iter:1,45756
route__drc_errors__iter:2,529
route__wirelength__iter:2,45606
route__drc_errors__iter:3,121
route__wirelength__iter:3,45181
route__drc_errors__iter:4,55
route__wirelength__iter:4,45167
route__drc_errors__iter:5,22
route__wirelength__iter:5,45166
route__drc_errors__iter:6,6
route__wirelength__iter:6,45155
route__drc_errors__iter:7,0
route__wirelength__iter:7,45149
route__drc_errors,0
route__wirelength,45149
route__vias,12375
route__vias__singlecut,12375
route__vias__multicut,0
design__disconnected_pin__count,6
design__critical_disconnected_pin__count,0
route__wirelength__max,342.405
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,94
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,94
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,94
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,94
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.19998
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.19999
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.0000239314
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000228919
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.00000767594
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000228919
design_powergrid__voltage__worst,0.0000228919
design_powergrid__voltage__worst__net:VPWR,1.19998
design_powergrid__drop__worst,0.0000239314
design_powergrid__drop__worst__net:VPWR,0.0000239314
design_powergrid__voltage__worst__net:VGND,0.0000228919
design_powergrid__drop__worst__net:VGND,0.0000228919
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,0.00000836999999999999948359884205384418009998626075685024261474609375
ir__drop__worst,0.00002390000000000000156545783280837014217468095012009143829345703125
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
