
BLDC_STM32F030R8T6.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000e8e8  080000c0  080000c0  000010c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000005ac  0800e9a8  0800e9a8  0000f9a8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800ef54  0800ef54  00010204  2**0
                  CONTENTS
  4 .ARM          00000000  0800ef54  0800ef54  00010204  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800ef54  0800ef54  00010204  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800ef54  0800ef54  0000ff54  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800ef58  0800ef58  0000ff58  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000204  20000000  0800ef5c  00010000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000006e8  20000204  0800f160  00010204  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200008ec  0800f160  000108ec  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00010204  2**0
                  CONTENTS, READONLY
 12 .debug_info   000112fd  00000000  00000000  0001022c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002ca0  00000000  00000000  00021529  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000f18  00000000  00000000  000241d0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000bbd  00000000  00000000  000250e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00004662  00000000  00000000  00025ca5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001563b  00000000  00000000  0002a307  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0006c97a  00000000  00000000  0003f942  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000ac2bc  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004d7c  00000000  00000000  000ac300  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 000000a9  00000000  00000000  000b107c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	@ (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	@ (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	@ (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000204 	.word	0x20000204
 80000e0:	00000000 	.word	0x00000000
 80000e4:	0800e990 	.word	0x0800e990

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	@ (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	@ (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	@ (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			@ (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000208 	.word	0x20000208
 8000104:	0800e990 	.word	0x0800e990

08000108 <strcmp>:
 8000108:	7802      	ldrb	r2, [r0, #0]
 800010a:	780b      	ldrb	r3, [r1, #0]
 800010c:	2a00      	cmp	r2, #0
 800010e:	d003      	beq.n	8000118 <strcmp+0x10>
 8000110:	3001      	adds	r0, #1
 8000112:	3101      	adds	r1, #1
 8000114:	429a      	cmp	r2, r3
 8000116:	d0f7      	beq.n	8000108 <strcmp>
 8000118:	1ad0      	subs	r0, r2, r3
 800011a:	4770      	bx	lr

0800011c <strlen>:
 800011c:	2300      	movs	r3, #0
 800011e:	5cc2      	ldrb	r2, [r0, r3]
 8000120:	3301      	adds	r3, #1
 8000122:	2a00      	cmp	r2, #0
 8000124:	d1fb      	bne.n	800011e <strlen+0x2>
 8000126:	1e58      	subs	r0, r3, #1
 8000128:	4770      	bx	lr
	...

0800012c <__gnu_thumb1_case_uqi>:
 800012c:	b402      	push	{r1}
 800012e:	4671      	mov	r1, lr
 8000130:	0849      	lsrs	r1, r1, #1
 8000132:	0049      	lsls	r1, r1, #1
 8000134:	5c09      	ldrb	r1, [r1, r0]
 8000136:	0049      	lsls	r1, r1, #1
 8000138:	448e      	add	lr, r1
 800013a:	bc02      	pop	{r1}
 800013c:	4770      	bx	lr
 800013e:	46c0      	nop			@ (mov r8, r8)

08000140 <__gnu_thumb1_case_shi>:
 8000140:	b403      	push	{r0, r1}
 8000142:	4671      	mov	r1, lr
 8000144:	0849      	lsrs	r1, r1, #1
 8000146:	0040      	lsls	r0, r0, #1
 8000148:	0049      	lsls	r1, r1, #1
 800014a:	5e09      	ldrsh	r1, [r1, r0]
 800014c:	0049      	lsls	r1, r1, #1
 800014e:	448e      	add	lr, r1
 8000150:	bc03      	pop	{r0, r1}
 8000152:	4770      	bx	lr

08000154 <__udivsi3>:
 8000154:	2200      	movs	r2, #0
 8000156:	0843      	lsrs	r3, r0, #1
 8000158:	428b      	cmp	r3, r1
 800015a:	d374      	bcc.n	8000246 <__udivsi3+0xf2>
 800015c:	0903      	lsrs	r3, r0, #4
 800015e:	428b      	cmp	r3, r1
 8000160:	d35f      	bcc.n	8000222 <__udivsi3+0xce>
 8000162:	0a03      	lsrs	r3, r0, #8
 8000164:	428b      	cmp	r3, r1
 8000166:	d344      	bcc.n	80001f2 <__udivsi3+0x9e>
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d328      	bcc.n	80001c0 <__udivsi3+0x6c>
 800016e:	0c03      	lsrs	r3, r0, #16
 8000170:	428b      	cmp	r3, r1
 8000172:	d30d      	bcc.n	8000190 <__udivsi3+0x3c>
 8000174:	22ff      	movs	r2, #255	@ 0xff
 8000176:	0209      	lsls	r1, r1, #8
 8000178:	ba12      	rev	r2, r2
 800017a:	0c03      	lsrs	r3, r0, #16
 800017c:	428b      	cmp	r3, r1
 800017e:	d302      	bcc.n	8000186 <__udivsi3+0x32>
 8000180:	1212      	asrs	r2, r2, #8
 8000182:	0209      	lsls	r1, r1, #8
 8000184:	d065      	beq.n	8000252 <__udivsi3+0xfe>
 8000186:	0b03      	lsrs	r3, r0, #12
 8000188:	428b      	cmp	r3, r1
 800018a:	d319      	bcc.n	80001c0 <__udivsi3+0x6c>
 800018c:	e000      	b.n	8000190 <__udivsi3+0x3c>
 800018e:	0a09      	lsrs	r1, r1, #8
 8000190:	0bc3      	lsrs	r3, r0, #15
 8000192:	428b      	cmp	r3, r1
 8000194:	d301      	bcc.n	800019a <__udivsi3+0x46>
 8000196:	03cb      	lsls	r3, r1, #15
 8000198:	1ac0      	subs	r0, r0, r3
 800019a:	4152      	adcs	r2, r2
 800019c:	0b83      	lsrs	r3, r0, #14
 800019e:	428b      	cmp	r3, r1
 80001a0:	d301      	bcc.n	80001a6 <__udivsi3+0x52>
 80001a2:	038b      	lsls	r3, r1, #14
 80001a4:	1ac0      	subs	r0, r0, r3
 80001a6:	4152      	adcs	r2, r2
 80001a8:	0b43      	lsrs	r3, r0, #13
 80001aa:	428b      	cmp	r3, r1
 80001ac:	d301      	bcc.n	80001b2 <__udivsi3+0x5e>
 80001ae:	034b      	lsls	r3, r1, #13
 80001b0:	1ac0      	subs	r0, r0, r3
 80001b2:	4152      	adcs	r2, r2
 80001b4:	0b03      	lsrs	r3, r0, #12
 80001b6:	428b      	cmp	r3, r1
 80001b8:	d301      	bcc.n	80001be <__udivsi3+0x6a>
 80001ba:	030b      	lsls	r3, r1, #12
 80001bc:	1ac0      	subs	r0, r0, r3
 80001be:	4152      	adcs	r2, r2
 80001c0:	0ac3      	lsrs	r3, r0, #11
 80001c2:	428b      	cmp	r3, r1
 80001c4:	d301      	bcc.n	80001ca <__udivsi3+0x76>
 80001c6:	02cb      	lsls	r3, r1, #11
 80001c8:	1ac0      	subs	r0, r0, r3
 80001ca:	4152      	adcs	r2, r2
 80001cc:	0a83      	lsrs	r3, r0, #10
 80001ce:	428b      	cmp	r3, r1
 80001d0:	d301      	bcc.n	80001d6 <__udivsi3+0x82>
 80001d2:	028b      	lsls	r3, r1, #10
 80001d4:	1ac0      	subs	r0, r0, r3
 80001d6:	4152      	adcs	r2, r2
 80001d8:	0a43      	lsrs	r3, r0, #9
 80001da:	428b      	cmp	r3, r1
 80001dc:	d301      	bcc.n	80001e2 <__udivsi3+0x8e>
 80001de:	024b      	lsls	r3, r1, #9
 80001e0:	1ac0      	subs	r0, r0, r3
 80001e2:	4152      	adcs	r2, r2
 80001e4:	0a03      	lsrs	r3, r0, #8
 80001e6:	428b      	cmp	r3, r1
 80001e8:	d301      	bcc.n	80001ee <__udivsi3+0x9a>
 80001ea:	020b      	lsls	r3, r1, #8
 80001ec:	1ac0      	subs	r0, r0, r3
 80001ee:	4152      	adcs	r2, r2
 80001f0:	d2cd      	bcs.n	800018e <__udivsi3+0x3a>
 80001f2:	09c3      	lsrs	r3, r0, #7
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d301      	bcc.n	80001fc <__udivsi3+0xa8>
 80001f8:	01cb      	lsls	r3, r1, #7
 80001fa:	1ac0      	subs	r0, r0, r3
 80001fc:	4152      	adcs	r2, r2
 80001fe:	0983      	lsrs	r3, r0, #6
 8000200:	428b      	cmp	r3, r1
 8000202:	d301      	bcc.n	8000208 <__udivsi3+0xb4>
 8000204:	018b      	lsls	r3, r1, #6
 8000206:	1ac0      	subs	r0, r0, r3
 8000208:	4152      	adcs	r2, r2
 800020a:	0943      	lsrs	r3, r0, #5
 800020c:	428b      	cmp	r3, r1
 800020e:	d301      	bcc.n	8000214 <__udivsi3+0xc0>
 8000210:	014b      	lsls	r3, r1, #5
 8000212:	1ac0      	subs	r0, r0, r3
 8000214:	4152      	adcs	r2, r2
 8000216:	0903      	lsrs	r3, r0, #4
 8000218:	428b      	cmp	r3, r1
 800021a:	d301      	bcc.n	8000220 <__udivsi3+0xcc>
 800021c:	010b      	lsls	r3, r1, #4
 800021e:	1ac0      	subs	r0, r0, r3
 8000220:	4152      	adcs	r2, r2
 8000222:	08c3      	lsrs	r3, r0, #3
 8000224:	428b      	cmp	r3, r1
 8000226:	d301      	bcc.n	800022c <__udivsi3+0xd8>
 8000228:	00cb      	lsls	r3, r1, #3
 800022a:	1ac0      	subs	r0, r0, r3
 800022c:	4152      	adcs	r2, r2
 800022e:	0883      	lsrs	r3, r0, #2
 8000230:	428b      	cmp	r3, r1
 8000232:	d301      	bcc.n	8000238 <__udivsi3+0xe4>
 8000234:	008b      	lsls	r3, r1, #2
 8000236:	1ac0      	subs	r0, r0, r3
 8000238:	4152      	adcs	r2, r2
 800023a:	0843      	lsrs	r3, r0, #1
 800023c:	428b      	cmp	r3, r1
 800023e:	d301      	bcc.n	8000244 <__udivsi3+0xf0>
 8000240:	004b      	lsls	r3, r1, #1
 8000242:	1ac0      	subs	r0, r0, r3
 8000244:	4152      	adcs	r2, r2
 8000246:	1a41      	subs	r1, r0, r1
 8000248:	d200      	bcs.n	800024c <__udivsi3+0xf8>
 800024a:	4601      	mov	r1, r0
 800024c:	4152      	adcs	r2, r2
 800024e:	4610      	mov	r0, r2
 8000250:	4770      	bx	lr
 8000252:	e7ff      	b.n	8000254 <__udivsi3+0x100>
 8000254:	b501      	push	{r0, lr}
 8000256:	2000      	movs	r0, #0
 8000258:	f000 f8f0 	bl	800043c <__aeabi_idiv0>
 800025c:	bd02      	pop	{r1, pc}
 800025e:	46c0      	nop			@ (mov r8, r8)

08000260 <__aeabi_uidivmod>:
 8000260:	2900      	cmp	r1, #0
 8000262:	d0f7      	beq.n	8000254 <__udivsi3+0x100>
 8000264:	e776      	b.n	8000154 <__udivsi3>
 8000266:	4770      	bx	lr

08000268 <__divsi3>:
 8000268:	4603      	mov	r3, r0
 800026a:	430b      	orrs	r3, r1
 800026c:	d47f      	bmi.n	800036e <__divsi3+0x106>
 800026e:	2200      	movs	r2, #0
 8000270:	0843      	lsrs	r3, r0, #1
 8000272:	428b      	cmp	r3, r1
 8000274:	d374      	bcc.n	8000360 <__divsi3+0xf8>
 8000276:	0903      	lsrs	r3, r0, #4
 8000278:	428b      	cmp	r3, r1
 800027a:	d35f      	bcc.n	800033c <__divsi3+0xd4>
 800027c:	0a03      	lsrs	r3, r0, #8
 800027e:	428b      	cmp	r3, r1
 8000280:	d344      	bcc.n	800030c <__divsi3+0xa4>
 8000282:	0b03      	lsrs	r3, r0, #12
 8000284:	428b      	cmp	r3, r1
 8000286:	d328      	bcc.n	80002da <__divsi3+0x72>
 8000288:	0c03      	lsrs	r3, r0, #16
 800028a:	428b      	cmp	r3, r1
 800028c:	d30d      	bcc.n	80002aa <__divsi3+0x42>
 800028e:	22ff      	movs	r2, #255	@ 0xff
 8000290:	0209      	lsls	r1, r1, #8
 8000292:	ba12      	rev	r2, r2
 8000294:	0c03      	lsrs	r3, r0, #16
 8000296:	428b      	cmp	r3, r1
 8000298:	d302      	bcc.n	80002a0 <__divsi3+0x38>
 800029a:	1212      	asrs	r2, r2, #8
 800029c:	0209      	lsls	r1, r1, #8
 800029e:	d065      	beq.n	800036c <__divsi3+0x104>
 80002a0:	0b03      	lsrs	r3, r0, #12
 80002a2:	428b      	cmp	r3, r1
 80002a4:	d319      	bcc.n	80002da <__divsi3+0x72>
 80002a6:	e000      	b.n	80002aa <__divsi3+0x42>
 80002a8:	0a09      	lsrs	r1, r1, #8
 80002aa:	0bc3      	lsrs	r3, r0, #15
 80002ac:	428b      	cmp	r3, r1
 80002ae:	d301      	bcc.n	80002b4 <__divsi3+0x4c>
 80002b0:	03cb      	lsls	r3, r1, #15
 80002b2:	1ac0      	subs	r0, r0, r3
 80002b4:	4152      	adcs	r2, r2
 80002b6:	0b83      	lsrs	r3, r0, #14
 80002b8:	428b      	cmp	r3, r1
 80002ba:	d301      	bcc.n	80002c0 <__divsi3+0x58>
 80002bc:	038b      	lsls	r3, r1, #14
 80002be:	1ac0      	subs	r0, r0, r3
 80002c0:	4152      	adcs	r2, r2
 80002c2:	0b43      	lsrs	r3, r0, #13
 80002c4:	428b      	cmp	r3, r1
 80002c6:	d301      	bcc.n	80002cc <__divsi3+0x64>
 80002c8:	034b      	lsls	r3, r1, #13
 80002ca:	1ac0      	subs	r0, r0, r3
 80002cc:	4152      	adcs	r2, r2
 80002ce:	0b03      	lsrs	r3, r0, #12
 80002d0:	428b      	cmp	r3, r1
 80002d2:	d301      	bcc.n	80002d8 <__divsi3+0x70>
 80002d4:	030b      	lsls	r3, r1, #12
 80002d6:	1ac0      	subs	r0, r0, r3
 80002d8:	4152      	adcs	r2, r2
 80002da:	0ac3      	lsrs	r3, r0, #11
 80002dc:	428b      	cmp	r3, r1
 80002de:	d301      	bcc.n	80002e4 <__divsi3+0x7c>
 80002e0:	02cb      	lsls	r3, r1, #11
 80002e2:	1ac0      	subs	r0, r0, r3
 80002e4:	4152      	adcs	r2, r2
 80002e6:	0a83      	lsrs	r3, r0, #10
 80002e8:	428b      	cmp	r3, r1
 80002ea:	d301      	bcc.n	80002f0 <__divsi3+0x88>
 80002ec:	028b      	lsls	r3, r1, #10
 80002ee:	1ac0      	subs	r0, r0, r3
 80002f0:	4152      	adcs	r2, r2
 80002f2:	0a43      	lsrs	r3, r0, #9
 80002f4:	428b      	cmp	r3, r1
 80002f6:	d301      	bcc.n	80002fc <__divsi3+0x94>
 80002f8:	024b      	lsls	r3, r1, #9
 80002fa:	1ac0      	subs	r0, r0, r3
 80002fc:	4152      	adcs	r2, r2
 80002fe:	0a03      	lsrs	r3, r0, #8
 8000300:	428b      	cmp	r3, r1
 8000302:	d301      	bcc.n	8000308 <__divsi3+0xa0>
 8000304:	020b      	lsls	r3, r1, #8
 8000306:	1ac0      	subs	r0, r0, r3
 8000308:	4152      	adcs	r2, r2
 800030a:	d2cd      	bcs.n	80002a8 <__divsi3+0x40>
 800030c:	09c3      	lsrs	r3, r0, #7
 800030e:	428b      	cmp	r3, r1
 8000310:	d301      	bcc.n	8000316 <__divsi3+0xae>
 8000312:	01cb      	lsls	r3, r1, #7
 8000314:	1ac0      	subs	r0, r0, r3
 8000316:	4152      	adcs	r2, r2
 8000318:	0983      	lsrs	r3, r0, #6
 800031a:	428b      	cmp	r3, r1
 800031c:	d301      	bcc.n	8000322 <__divsi3+0xba>
 800031e:	018b      	lsls	r3, r1, #6
 8000320:	1ac0      	subs	r0, r0, r3
 8000322:	4152      	adcs	r2, r2
 8000324:	0943      	lsrs	r3, r0, #5
 8000326:	428b      	cmp	r3, r1
 8000328:	d301      	bcc.n	800032e <__divsi3+0xc6>
 800032a:	014b      	lsls	r3, r1, #5
 800032c:	1ac0      	subs	r0, r0, r3
 800032e:	4152      	adcs	r2, r2
 8000330:	0903      	lsrs	r3, r0, #4
 8000332:	428b      	cmp	r3, r1
 8000334:	d301      	bcc.n	800033a <__divsi3+0xd2>
 8000336:	010b      	lsls	r3, r1, #4
 8000338:	1ac0      	subs	r0, r0, r3
 800033a:	4152      	adcs	r2, r2
 800033c:	08c3      	lsrs	r3, r0, #3
 800033e:	428b      	cmp	r3, r1
 8000340:	d301      	bcc.n	8000346 <__divsi3+0xde>
 8000342:	00cb      	lsls	r3, r1, #3
 8000344:	1ac0      	subs	r0, r0, r3
 8000346:	4152      	adcs	r2, r2
 8000348:	0883      	lsrs	r3, r0, #2
 800034a:	428b      	cmp	r3, r1
 800034c:	d301      	bcc.n	8000352 <__divsi3+0xea>
 800034e:	008b      	lsls	r3, r1, #2
 8000350:	1ac0      	subs	r0, r0, r3
 8000352:	4152      	adcs	r2, r2
 8000354:	0843      	lsrs	r3, r0, #1
 8000356:	428b      	cmp	r3, r1
 8000358:	d301      	bcc.n	800035e <__divsi3+0xf6>
 800035a:	004b      	lsls	r3, r1, #1
 800035c:	1ac0      	subs	r0, r0, r3
 800035e:	4152      	adcs	r2, r2
 8000360:	1a41      	subs	r1, r0, r1
 8000362:	d200      	bcs.n	8000366 <__divsi3+0xfe>
 8000364:	4601      	mov	r1, r0
 8000366:	4152      	adcs	r2, r2
 8000368:	4610      	mov	r0, r2
 800036a:	4770      	bx	lr
 800036c:	e05d      	b.n	800042a <__divsi3+0x1c2>
 800036e:	0fca      	lsrs	r2, r1, #31
 8000370:	d000      	beq.n	8000374 <__divsi3+0x10c>
 8000372:	4249      	negs	r1, r1
 8000374:	1003      	asrs	r3, r0, #32
 8000376:	d300      	bcc.n	800037a <__divsi3+0x112>
 8000378:	4240      	negs	r0, r0
 800037a:	4053      	eors	r3, r2
 800037c:	2200      	movs	r2, #0
 800037e:	469c      	mov	ip, r3
 8000380:	0903      	lsrs	r3, r0, #4
 8000382:	428b      	cmp	r3, r1
 8000384:	d32d      	bcc.n	80003e2 <__divsi3+0x17a>
 8000386:	0a03      	lsrs	r3, r0, #8
 8000388:	428b      	cmp	r3, r1
 800038a:	d312      	bcc.n	80003b2 <__divsi3+0x14a>
 800038c:	22fc      	movs	r2, #252	@ 0xfc
 800038e:	0189      	lsls	r1, r1, #6
 8000390:	ba12      	rev	r2, r2
 8000392:	0a03      	lsrs	r3, r0, #8
 8000394:	428b      	cmp	r3, r1
 8000396:	d30c      	bcc.n	80003b2 <__divsi3+0x14a>
 8000398:	0189      	lsls	r1, r1, #6
 800039a:	1192      	asrs	r2, r2, #6
 800039c:	428b      	cmp	r3, r1
 800039e:	d308      	bcc.n	80003b2 <__divsi3+0x14a>
 80003a0:	0189      	lsls	r1, r1, #6
 80003a2:	1192      	asrs	r2, r2, #6
 80003a4:	428b      	cmp	r3, r1
 80003a6:	d304      	bcc.n	80003b2 <__divsi3+0x14a>
 80003a8:	0189      	lsls	r1, r1, #6
 80003aa:	d03a      	beq.n	8000422 <__divsi3+0x1ba>
 80003ac:	1192      	asrs	r2, r2, #6
 80003ae:	e000      	b.n	80003b2 <__divsi3+0x14a>
 80003b0:	0989      	lsrs	r1, r1, #6
 80003b2:	09c3      	lsrs	r3, r0, #7
 80003b4:	428b      	cmp	r3, r1
 80003b6:	d301      	bcc.n	80003bc <__divsi3+0x154>
 80003b8:	01cb      	lsls	r3, r1, #7
 80003ba:	1ac0      	subs	r0, r0, r3
 80003bc:	4152      	adcs	r2, r2
 80003be:	0983      	lsrs	r3, r0, #6
 80003c0:	428b      	cmp	r3, r1
 80003c2:	d301      	bcc.n	80003c8 <__divsi3+0x160>
 80003c4:	018b      	lsls	r3, r1, #6
 80003c6:	1ac0      	subs	r0, r0, r3
 80003c8:	4152      	adcs	r2, r2
 80003ca:	0943      	lsrs	r3, r0, #5
 80003cc:	428b      	cmp	r3, r1
 80003ce:	d301      	bcc.n	80003d4 <__divsi3+0x16c>
 80003d0:	014b      	lsls	r3, r1, #5
 80003d2:	1ac0      	subs	r0, r0, r3
 80003d4:	4152      	adcs	r2, r2
 80003d6:	0903      	lsrs	r3, r0, #4
 80003d8:	428b      	cmp	r3, r1
 80003da:	d301      	bcc.n	80003e0 <__divsi3+0x178>
 80003dc:	010b      	lsls	r3, r1, #4
 80003de:	1ac0      	subs	r0, r0, r3
 80003e0:	4152      	adcs	r2, r2
 80003e2:	08c3      	lsrs	r3, r0, #3
 80003e4:	428b      	cmp	r3, r1
 80003e6:	d301      	bcc.n	80003ec <__divsi3+0x184>
 80003e8:	00cb      	lsls	r3, r1, #3
 80003ea:	1ac0      	subs	r0, r0, r3
 80003ec:	4152      	adcs	r2, r2
 80003ee:	0883      	lsrs	r3, r0, #2
 80003f0:	428b      	cmp	r3, r1
 80003f2:	d301      	bcc.n	80003f8 <__divsi3+0x190>
 80003f4:	008b      	lsls	r3, r1, #2
 80003f6:	1ac0      	subs	r0, r0, r3
 80003f8:	4152      	adcs	r2, r2
 80003fa:	d2d9      	bcs.n	80003b0 <__divsi3+0x148>
 80003fc:	0843      	lsrs	r3, r0, #1
 80003fe:	428b      	cmp	r3, r1
 8000400:	d301      	bcc.n	8000406 <__divsi3+0x19e>
 8000402:	004b      	lsls	r3, r1, #1
 8000404:	1ac0      	subs	r0, r0, r3
 8000406:	4152      	adcs	r2, r2
 8000408:	1a41      	subs	r1, r0, r1
 800040a:	d200      	bcs.n	800040e <__divsi3+0x1a6>
 800040c:	4601      	mov	r1, r0
 800040e:	4663      	mov	r3, ip
 8000410:	4152      	adcs	r2, r2
 8000412:	105b      	asrs	r3, r3, #1
 8000414:	4610      	mov	r0, r2
 8000416:	d301      	bcc.n	800041c <__divsi3+0x1b4>
 8000418:	4240      	negs	r0, r0
 800041a:	2b00      	cmp	r3, #0
 800041c:	d500      	bpl.n	8000420 <__divsi3+0x1b8>
 800041e:	4249      	negs	r1, r1
 8000420:	4770      	bx	lr
 8000422:	4663      	mov	r3, ip
 8000424:	105b      	asrs	r3, r3, #1
 8000426:	d300      	bcc.n	800042a <__divsi3+0x1c2>
 8000428:	4240      	negs	r0, r0
 800042a:	b501      	push	{r0, lr}
 800042c:	2000      	movs	r0, #0
 800042e:	f000 f805 	bl	800043c <__aeabi_idiv0>
 8000432:	bd02      	pop	{r1, pc}

08000434 <__aeabi_idivmod>:
 8000434:	2900      	cmp	r1, #0
 8000436:	d0f8      	beq.n	800042a <__divsi3+0x1c2>
 8000438:	e716      	b.n	8000268 <__divsi3>
 800043a:	4770      	bx	lr

0800043c <__aeabi_idiv0>:
 800043c:	4770      	bx	lr
 800043e:	46c0      	nop			@ (mov r8, r8)

08000440 <__aeabi_cdrcmple>:
 8000440:	4684      	mov	ip, r0
 8000442:	0010      	movs	r0, r2
 8000444:	4662      	mov	r2, ip
 8000446:	468c      	mov	ip, r1
 8000448:	0019      	movs	r1, r3
 800044a:	4663      	mov	r3, ip
 800044c:	e000      	b.n	8000450 <__aeabi_cdcmpeq>
 800044e:	46c0      	nop			@ (mov r8, r8)

08000450 <__aeabi_cdcmpeq>:
 8000450:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8000452:	f001 fb0b 	bl	8001a6c <__ledf2>
 8000456:	2800      	cmp	r0, #0
 8000458:	d401      	bmi.n	800045e <__aeabi_cdcmpeq+0xe>
 800045a:	2100      	movs	r1, #0
 800045c:	42c8      	cmn	r0, r1
 800045e:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

08000460 <__aeabi_dcmpeq>:
 8000460:	b510      	push	{r4, lr}
 8000462:	f001 fa4b 	bl	80018fc <__eqdf2>
 8000466:	4240      	negs	r0, r0
 8000468:	3001      	adds	r0, #1
 800046a:	bd10      	pop	{r4, pc}

0800046c <__aeabi_dcmplt>:
 800046c:	b510      	push	{r4, lr}
 800046e:	f001 fafd 	bl	8001a6c <__ledf2>
 8000472:	2800      	cmp	r0, #0
 8000474:	db01      	blt.n	800047a <__aeabi_dcmplt+0xe>
 8000476:	2000      	movs	r0, #0
 8000478:	bd10      	pop	{r4, pc}
 800047a:	2001      	movs	r0, #1
 800047c:	bd10      	pop	{r4, pc}
 800047e:	46c0      	nop			@ (mov r8, r8)

08000480 <__aeabi_dcmple>:
 8000480:	b510      	push	{r4, lr}
 8000482:	f001 faf3 	bl	8001a6c <__ledf2>
 8000486:	2800      	cmp	r0, #0
 8000488:	dd01      	ble.n	800048e <__aeabi_dcmple+0xe>
 800048a:	2000      	movs	r0, #0
 800048c:	bd10      	pop	{r4, pc}
 800048e:	2001      	movs	r0, #1
 8000490:	bd10      	pop	{r4, pc}
 8000492:	46c0      	nop			@ (mov r8, r8)

08000494 <__aeabi_dcmpgt>:
 8000494:	b510      	push	{r4, lr}
 8000496:	f001 fa75 	bl	8001984 <__gedf2>
 800049a:	2800      	cmp	r0, #0
 800049c:	dc01      	bgt.n	80004a2 <__aeabi_dcmpgt+0xe>
 800049e:	2000      	movs	r0, #0
 80004a0:	bd10      	pop	{r4, pc}
 80004a2:	2001      	movs	r0, #1
 80004a4:	bd10      	pop	{r4, pc}
 80004a6:	46c0      	nop			@ (mov r8, r8)

080004a8 <__aeabi_dcmpge>:
 80004a8:	b510      	push	{r4, lr}
 80004aa:	f001 fa6b 	bl	8001984 <__gedf2>
 80004ae:	2800      	cmp	r0, #0
 80004b0:	da01      	bge.n	80004b6 <__aeabi_dcmpge+0xe>
 80004b2:	2000      	movs	r0, #0
 80004b4:	bd10      	pop	{r4, pc}
 80004b6:	2001      	movs	r0, #1
 80004b8:	bd10      	pop	{r4, pc}
 80004ba:	46c0      	nop			@ (mov r8, r8)

080004bc <__aeabi_d2uiz>:
 80004bc:	b570      	push	{r4, r5, r6, lr}
 80004be:	2200      	movs	r2, #0
 80004c0:	4b0c      	ldr	r3, [pc, #48]	@ (80004f4 <__aeabi_d2uiz+0x38>)
 80004c2:	0004      	movs	r4, r0
 80004c4:	000d      	movs	r5, r1
 80004c6:	f7ff ffef 	bl	80004a8 <__aeabi_dcmpge>
 80004ca:	2800      	cmp	r0, #0
 80004cc:	d104      	bne.n	80004d8 <__aeabi_d2uiz+0x1c>
 80004ce:	0020      	movs	r0, r4
 80004d0:	0029      	movs	r1, r5
 80004d2:	f002 f9c3 	bl	800285c <__aeabi_d2iz>
 80004d6:	bd70      	pop	{r4, r5, r6, pc}
 80004d8:	4b06      	ldr	r3, [pc, #24]	@ (80004f4 <__aeabi_d2uiz+0x38>)
 80004da:	2200      	movs	r2, #0
 80004dc:	0020      	movs	r0, r4
 80004de:	0029      	movs	r1, r5
 80004e0:	f001 fdfe 	bl	80020e0 <__aeabi_dsub>
 80004e4:	f002 f9ba 	bl	800285c <__aeabi_d2iz>
 80004e8:	2380      	movs	r3, #128	@ 0x80
 80004ea:	061b      	lsls	r3, r3, #24
 80004ec:	469c      	mov	ip, r3
 80004ee:	4460      	add	r0, ip
 80004f0:	e7f1      	b.n	80004d6 <__aeabi_d2uiz+0x1a>
 80004f2:	46c0      	nop			@ (mov r8, r8)
 80004f4:	41e00000 	.word	0x41e00000

080004f8 <__aeabi_d2lz>:
 80004f8:	b570      	push	{r4, r5, r6, lr}
 80004fa:	2200      	movs	r2, #0
 80004fc:	2300      	movs	r3, #0
 80004fe:	0004      	movs	r4, r0
 8000500:	000d      	movs	r5, r1
 8000502:	f7ff ffb3 	bl	800046c <__aeabi_dcmplt>
 8000506:	2800      	cmp	r0, #0
 8000508:	d108      	bne.n	800051c <__aeabi_d2lz+0x24>
 800050a:	0020      	movs	r0, r4
 800050c:	0029      	movs	r1, r5
 800050e:	f000 f80f 	bl	8000530 <__aeabi_d2ulz>
 8000512:	0002      	movs	r2, r0
 8000514:	000b      	movs	r3, r1
 8000516:	0010      	movs	r0, r2
 8000518:	0019      	movs	r1, r3
 800051a:	bd70      	pop	{r4, r5, r6, pc}
 800051c:	2380      	movs	r3, #128	@ 0x80
 800051e:	061b      	lsls	r3, r3, #24
 8000520:	18e9      	adds	r1, r5, r3
 8000522:	0020      	movs	r0, r4
 8000524:	f000 f804 	bl	8000530 <__aeabi_d2ulz>
 8000528:	2300      	movs	r3, #0
 800052a:	4242      	negs	r2, r0
 800052c:	418b      	sbcs	r3, r1
 800052e:	e7f2      	b.n	8000516 <__aeabi_d2lz+0x1e>

08000530 <__aeabi_d2ulz>:
 8000530:	b570      	push	{r4, r5, r6, lr}
 8000532:	2200      	movs	r2, #0
 8000534:	4b0b      	ldr	r3, [pc, #44]	@ (8000564 <__aeabi_d2ulz+0x34>)
 8000536:	000d      	movs	r5, r1
 8000538:	0004      	movs	r4, r0
 800053a:	f001 fb09 	bl	8001b50 <__aeabi_dmul>
 800053e:	f7ff ffbd 	bl	80004bc <__aeabi_d2uiz>
 8000542:	0006      	movs	r6, r0
 8000544:	f002 f9f4 	bl	8002930 <__aeabi_ui2d>
 8000548:	2200      	movs	r2, #0
 800054a:	4b07      	ldr	r3, [pc, #28]	@ (8000568 <__aeabi_d2ulz+0x38>)
 800054c:	f001 fb00 	bl	8001b50 <__aeabi_dmul>
 8000550:	0002      	movs	r2, r0
 8000552:	000b      	movs	r3, r1
 8000554:	0020      	movs	r0, r4
 8000556:	0029      	movs	r1, r5
 8000558:	f001 fdc2 	bl	80020e0 <__aeabi_dsub>
 800055c:	f7ff ffae 	bl	80004bc <__aeabi_d2uiz>
 8000560:	0031      	movs	r1, r6
 8000562:	bd70      	pop	{r4, r5, r6, pc}
 8000564:	3df00000 	.word	0x3df00000
 8000568:	41f00000 	.word	0x41f00000

0800056c <__aeabi_l2d>:
 800056c:	b570      	push	{r4, r5, r6, lr}
 800056e:	0006      	movs	r6, r0
 8000570:	0008      	movs	r0, r1
 8000572:	f002 f9af 	bl	80028d4 <__aeabi_i2d>
 8000576:	2200      	movs	r2, #0
 8000578:	4b06      	ldr	r3, [pc, #24]	@ (8000594 <__aeabi_l2d+0x28>)
 800057a:	f001 fae9 	bl	8001b50 <__aeabi_dmul>
 800057e:	000d      	movs	r5, r1
 8000580:	0004      	movs	r4, r0
 8000582:	0030      	movs	r0, r6
 8000584:	f002 f9d4 	bl	8002930 <__aeabi_ui2d>
 8000588:	002b      	movs	r3, r5
 800058a:	0022      	movs	r2, r4
 800058c:	f000 fb38 	bl	8000c00 <__aeabi_dadd>
 8000590:	bd70      	pop	{r4, r5, r6, pc}
 8000592:	46c0      	nop			@ (mov r8, r8)
 8000594:	41f00000 	.word	0x41f00000

08000598 <__aeabi_fadd>:
 8000598:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800059a:	46ce      	mov	lr, r9
 800059c:	4647      	mov	r7, r8
 800059e:	0243      	lsls	r3, r0, #9
 80005a0:	0a5a      	lsrs	r2, r3, #9
 80005a2:	024e      	lsls	r6, r1, #9
 80005a4:	0045      	lsls	r5, r0, #1
 80005a6:	0fc4      	lsrs	r4, r0, #31
 80005a8:	0048      	lsls	r0, r1, #1
 80005aa:	4691      	mov	r9, r2
 80005ac:	0e2d      	lsrs	r5, r5, #24
 80005ae:	0a72      	lsrs	r2, r6, #9
 80005b0:	0e00      	lsrs	r0, r0, #24
 80005b2:	4694      	mov	ip, r2
 80005b4:	b580      	push	{r7, lr}
 80005b6:	099b      	lsrs	r3, r3, #6
 80005b8:	0fc9      	lsrs	r1, r1, #31
 80005ba:	09b6      	lsrs	r6, r6, #6
 80005bc:	1a2a      	subs	r2, r5, r0
 80005be:	428c      	cmp	r4, r1
 80005c0:	d021      	beq.n	8000606 <__aeabi_fadd+0x6e>
 80005c2:	2a00      	cmp	r2, #0
 80005c4:	dd0d      	ble.n	80005e2 <__aeabi_fadd+0x4a>
 80005c6:	2800      	cmp	r0, #0
 80005c8:	d12d      	bne.n	8000626 <__aeabi_fadd+0x8e>
 80005ca:	2e00      	cmp	r6, #0
 80005cc:	d100      	bne.n	80005d0 <__aeabi_fadd+0x38>
 80005ce:	e08d      	b.n	80006ec <__aeabi_fadd+0x154>
 80005d0:	1e51      	subs	r1, r2, #1
 80005d2:	2a01      	cmp	r2, #1
 80005d4:	d100      	bne.n	80005d8 <__aeabi_fadd+0x40>
 80005d6:	e11d      	b.n	8000814 <__aeabi_fadd+0x27c>
 80005d8:	2aff      	cmp	r2, #255	@ 0xff
 80005da:	d100      	bne.n	80005de <__aeabi_fadd+0x46>
 80005dc:	e0ab      	b.n	8000736 <__aeabi_fadd+0x19e>
 80005de:	000a      	movs	r2, r1
 80005e0:	e027      	b.n	8000632 <__aeabi_fadd+0x9a>
 80005e2:	2a00      	cmp	r2, #0
 80005e4:	d04d      	beq.n	8000682 <__aeabi_fadd+0xea>
 80005e6:	1b42      	subs	r2, r0, r5
 80005e8:	2d00      	cmp	r5, #0
 80005ea:	d000      	beq.n	80005ee <__aeabi_fadd+0x56>
 80005ec:	e0cc      	b.n	8000788 <__aeabi_fadd+0x1f0>
 80005ee:	2b00      	cmp	r3, #0
 80005f0:	d100      	bne.n	80005f4 <__aeabi_fadd+0x5c>
 80005f2:	e079      	b.n	80006e8 <__aeabi_fadd+0x150>
 80005f4:	1e54      	subs	r4, r2, #1
 80005f6:	2a01      	cmp	r2, #1
 80005f8:	d100      	bne.n	80005fc <__aeabi_fadd+0x64>
 80005fa:	e128      	b.n	800084e <__aeabi_fadd+0x2b6>
 80005fc:	2aff      	cmp	r2, #255	@ 0xff
 80005fe:	d100      	bne.n	8000602 <__aeabi_fadd+0x6a>
 8000600:	e097      	b.n	8000732 <__aeabi_fadd+0x19a>
 8000602:	0022      	movs	r2, r4
 8000604:	e0c5      	b.n	8000792 <__aeabi_fadd+0x1fa>
 8000606:	2a00      	cmp	r2, #0
 8000608:	dc00      	bgt.n	800060c <__aeabi_fadd+0x74>
 800060a:	e096      	b.n	800073a <__aeabi_fadd+0x1a2>
 800060c:	2800      	cmp	r0, #0
 800060e:	d04f      	beq.n	80006b0 <__aeabi_fadd+0x118>
 8000610:	2dff      	cmp	r5, #255	@ 0xff
 8000612:	d100      	bne.n	8000616 <__aeabi_fadd+0x7e>
 8000614:	e08f      	b.n	8000736 <__aeabi_fadd+0x19e>
 8000616:	2180      	movs	r1, #128	@ 0x80
 8000618:	04c9      	lsls	r1, r1, #19
 800061a:	430e      	orrs	r6, r1
 800061c:	2a1b      	cmp	r2, #27
 800061e:	dd51      	ble.n	80006c4 <__aeabi_fadd+0x12c>
 8000620:	002a      	movs	r2, r5
 8000622:	3301      	adds	r3, #1
 8000624:	e018      	b.n	8000658 <__aeabi_fadd+0xc0>
 8000626:	2dff      	cmp	r5, #255	@ 0xff
 8000628:	d100      	bne.n	800062c <__aeabi_fadd+0x94>
 800062a:	e084      	b.n	8000736 <__aeabi_fadd+0x19e>
 800062c:	2180      	movs	r1, #128	@ 0x80
 800062e:	04c9      	lsls	r1, r1, #19
 8000630:	430e      	orrs	r6, r1
 8000632:	2101      	movs	r1, #1
 8000634:	2a1b      	cmp	r2, #27
 8000636:	dc08      	bgt.n	800064a <__aeabi_fadd+0xb2>
 8000638:	0031      	movs	r1, r6
 800063a:	2020      	movs	r0, #32
 800063c:	40d1      	lsrs	r1, r2
 800063e:	1a82      	subs	r2, r0, r2
 8000640:	4096      	lsls	r6, r2
 8000642:	0032      	movs	r2, r6
 8000644:	1e50      	subs	r0, r2, #1
 8000646:	4182      	sbcs	r2, r0
 8000648:	4311      	orrs	r1, r2
 800064a:	1a5b      	subs	r3, r3, r1
 800064c:	015a      	lsls	r2, r3, #5
 800064e:	d459      	bmi.n	8000704 <__aeabi_fadd+0x16c>
 8000650:	2107      	movs	r1, #7
 8000652:	002a      	movs	r2, r5
 8000654:	4019      	ands	r1, r3
 8000656:	d049      	beq.n	80006ec <__aeabi_fadd+0x154>
 8000658:	210f      	movs	r1, #15
 800065a:	4019      	ands	r1, r3
 800065c:	2904      	cmp	r1, #4
 800065e:	d000      	beq.n	8000662 <__aeabi_fadd+0xca>
 8000660:	3304      	adds	r3, #4
 8000662:	0159      	lsls	r1, r3, #5
 8000664:	d542      	bpl.n	80006ec <__aeabi_fadd+0x154>
 8000666:	1c50      	adds	r0, r2, #1
 8000668:	2afe      	cmp	r2, #254	@ 0xfe
 800066a:	d03a      	beq.n	80006e2 <__aeabi_fadd+0x14a>
 800066c:	019b      	lsls	r3, r3, #6
 800066e:	b2c0      	uxtb	r0, r0
 8000670:	0a5b      	lsrs	r3, r3, #9
 8000672:	05c0      	lsls	r0, r0, #23
 8000674:	4318      	orrs	r0, r3
 8000676:	07e4      	lsls	r4, r4, #31
 8000678:	4320      	orrs	r0, r4
 800067a:	bcc0      	pop	{r6, r7}
 800067c:	46b9      	mov	r9, r7
 800067e:	46b0      	mov	r8, r6
 8000680:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8000682:	20fe      	movs	r0, #254	@ 0xfe
 8000684:	4680      	mov	r8, r0
 8000686:	1c6f      	adds	r7, r5, #1
 8000688:	0038      	movs	r0, r7
 800068a:	4647      	mov	r7, r8
 800068c:	4207      	tst	r7, r0
 800068e:	d000      	beq.n	8000692 <__aeabi_fadd+0xfa>
 8000690:	e08e      	b.n	80007b0 <__aeabi_fadd+0x218>
 8000692:	2d00      	cmp	r5, #0
 8000694:	d000      	beq.n	8000698 <__aeabi_fadd+0x100>
 8000696:	e0b4      	b.n	8000802 <__aeabi_fadd+0x26a>
 8000698:	2b00      	cmp	r3, #0
 800069a:	d100      	bne.n	800069e <__aeabi_fadd+0x106>
 800069c:	e0db      	b.n	8000856 <__aeabi_fadd+0x2be>
 800069e:	2e00      	cmp	r6, #0
 80006a0:	d06c      	beq.n	800077c <__aeabi_fadd+0x1e4>
 80006a2:	1b98      	subs	r0, r3, r6
 80006a4:	0145      	lsls	r5, r0, #5
 80006a6:	d400      	bmi.n	80006aa <__aeabi_fadd+0x112>
 80006a8:	e0f7      	b.n	800089a <__aeabi_fadd+0x302>
 80006aa:	000c      	movs	r4, r1
 80006ac:	1af3      	subs	r3, r6, r3
 80006ae:	e03d      	b.n	800072c <__aeabi_fadd+0x194>
 80006b0:	2e00      	cmp	r6, #0
 80006b2:	d01b      	beq.n	80006ec <__aeabi_fadd+0x154>
 80006b4:	1e51      	subs	r1, r2, #1
 80006b6:	2a01      	cmp	r2, #1
 80006b8:	d100      	bne.n	80006bc <__aeabi_fadd+0x124>
 80006ba:	e082      	b.n	80007c2 <__aeabi_fadd+0x22a>
 80006bc:	2aff      	cmp	r2, #255	@ 0xff
 80006be:	d03a      	beq.n	8000736 <__aeabi_fadd+0x19e>
 80006c0:	000a      	movs	r2, r1
 80006c2:	e7ab      	b.n	800061c <__aeabi_fadd+0x84>
 80006c4:	0031      	movs	r1, r6
 80006c6:	2020      	movs	r0, #32
 80006c8:	40d1      	lsrs	r1, r2
 80006ca:	1a82      	subs	r2, r0, r2
 80006cc:	4096      	lsls	r6, r2
 80006ce:	0032      	movs	r2, r6
 80006d0:	1e50      	subs	r0, r2, #1
 80006d2:	4182      	sbcs	r2, r0
 80006d4:	430a      	orrs	r2, r1
 80006d6:	189b      	adds	r3, r3, r2
 80006d8:	015a      	lsls	r2, r3, #5
 80006da:	d5b9      	bpl.n	8000650 <__aeabi_fadd+0xb8>
 80006dc:	1c6a      	adds	r2, r5, #1
 80006de:	2dfe      	cmp	r5, #254	@ 0xfe
 80006e0:	d175      	bne.n	80007ce <__aeabi_fadd+0x236>
 80006e2:	20ff      	movs	r0, #255	@ 0xff
 80006e4:	2300      	movs	r3, #0
 80006e6:	e7c4      	b.n	8000672 <__aeabi_fadd+0xda>
 80006e8:	000c      	movs	r4, r1
 80006ea:	0033      	movs	r3, r6
 80006ec:	08db      	lsrs	r3, r3, #3
 80006ee:	2aff      	cmp	r2, #255	@ 0xff
 80006f0:	d146      	bne.n	8000780 <__aeabi_fadd+0x1e8>
 80006f2:	2b00      	cmp	r3, #0
 80006f4:	d0f5      	beq.n	80006e2 <__aeabi_fadd+0x14a>
 80006f6:	2280      	movs	r2, #128	@ 0x80
 80006f8:	03d2      	lsls	r2, r2, #15
 80006fa:	4313      	orrs	r3, r2
 80006fc:	025b      	lsls	r3, r3, #9
 80006fe:	20ff      	movs	r0, #255	@ 0xff
 8000700:	0a5b      	lsrs	r3, r3, #9
 8000702:	e7b6      	b.n	8000672 <__aeabi_fadd+0xda>
 8000704:	019f      	lsls	r7, r3, #6
 8000706:	09bf      	lsrs	r7, r7, #6
 8000708:	0038      	movs	r0, r7
 800070a:	f002 fa01 	bl	8002b10 <__clzsi2>
 800070e:	3805      	subs	r0, #5
 8000710:	4087      	lsls	r7, r0
 8000712:	4285      	cmp	r5, r0
 8000714:	dc24      	bgt.n	8000760 <__aeabi_fadd+0x1c8>
 8000716:	003b      	movs	r3, r7
 8000718:	2120      	movs	r1, #32
 800071a:	1b42      	subs	r2, r0, r5
 800071c:	3201      	adds	r2, #1
 800071e:	40d3      	lsrs	r3, r2
 8000720:	1a8a      	subs	r2, r1, r2
 8000722:	4097      	lsls	r7, r2
 8000724:	1e7a      	subs	r2, r7, #1
 8000726:	4197      	sbcs	r7, r2
 8000728:	2200      	movs	r2, #0
 800072a:	433b      	orrs	r3, r7
 800072c:	0759      	lsls	r1, r3, #29
 800072e:	d193      	bne.n	8000658 <__aeabi_fadd+0xc0>
 8000730:	e797      	b.n	8000662 <__aeabi_fadd+0xca>
 8000732:	000c      	movs	r4, r1
 8000734:	0033      	movs	r3, r6
 8000736:	08db      	lsrs	r3, r3, #3
 8000738:	e7db      	b.n	80006f2 <__aeabi_fadd+0x15a>
 800073a:	2a00      	cmp	r2, #0
 800073c:	d014      	beq.n	8000768 <__aeabi_fadd+0x1d0>
 800073e:	1b42      	subs	r2, r0, r5
 8000740:	2d00      	cmp	r5, #0
 8000742:	d14b      	bne.n	80007dc <__aeabi_fadd+0x244>
 8000744:	2b00      	cmp	r3, #0
 8000746:	d0d0      	beq.n	80006ea <__aeabi_fadd+0x152>
 8000748:	1e51      	subs	r1, r2, #1
 800074a:	2a01      	cmp	r2, #1
 800074c:	d100      	bne.n	8000750 <__aeabi_fadd+0x1b8>
 800074e:	e09e      	b.n	800088e <__aeabi_fadd+0x2f6>
 8000750:	2aff      	cmp	r2, #255	@ 0xff
 8000752:	d0ef      	beq.n	8000734 <__aeabi_fadd+0x19c>
 8000754:	000a      	movs	r2, r1
 8000756:	2a1b      	cmp	r2, #27
 8000758:	dd5f      	ble.n	800081a <__aeabi_fadd+0x282>
 800075a:	0002      	movs	r2, r0
 800075c:	1c73      	adds	r3, r6, #1
 800075e:	e77b      	b.n	8000658 <__aeabi_fadd+0xc0>
 8000760:	4b50      	ldr	r3, [pc, #320]	@ (80008a4 <__aeabi_fadd+0x30c>)
 8000762:	1a2a      	subs	r2, r5, r0
 8000764:	403b      	ands	r3, r7
 8000766:	e7e1      	b.n	800072c <__aeabi_fadd+0x194>
 8000768:	21fe      	movs	r1, #254	@ 0xfe
 800076a:	1c6a      	adds	r2, r5, #1
 800076c:	4211      	tst	r1, r2
 800076e:	d13b      	bne.n	80007e8 <__aeabi_fadd+0x250>
 8000770:	2d00      	cmp	r5, #0
 8000772:	d15d      	bne.n	8000830 <__aeabi_fadd+0x298>
 8000774:	2b00      	cmp	r3, #0
 8000776:	d07f      	beq.n	8000878 <__aeabi_fadd+0x2e0>
 8000778:	2e00      	cmp	r6, #0
 800077a:	d17f      	bne.n	800087c <__aeabi_fadd+0x2e4>
 800077c:	2200      	movs	r2, #0
 800077e:	08db      	lsrs	r3, r3, #3
 8000780:	025b      	lsls	r3, r3, #9
 8000782:	0a5b      	lsrs	r3, r3, #9
 8000784:	b2d0      	uxtb	r0, r2
 8000786:	e774      	b.n	8000672 <__aeabi_fadd+0xda>
 8000788:	28ff      	cmp	r0, #255	@ 0xff
 800078a:	d0d2      	beq.n	8000732 <__aeabi_fadd+0x19a>
 800078c:	2480      	movs	r4, #128	@ 0x80
 800078e:	04e4      	lsls	r4, r4, #19
 8000790:	4323      	orrs	r3, r4
 8000792:	2401      	movs	r4, #1
 8000794:	2a1b      	cmp	r2, #27
 8000796:	dc07      	bgt.n	80007a8 <__aeabi_fadd+0x210>
 8000798:	001c      	movs	r4, r3
 800079a:	2520      	movs	r5, #32
 800079c:	40d4      	lsrs	r4, r2
 800079e:	1aaa      	subs	r2, r5, r2
 80007a0:	4093      	lsls	r3, r2
 80007a2:	1e5a      	subs	r2, r3, #1
 80007a4:	4193      	sbcs	r3, r2
 80007a6:	431c      	orrs	r4, r3
 80007a8:	1b33      	subs	r3, r6, r4
 80007aa:	0005      	movs	r5, r0
 80007ac:	000c      	movs	r4, r1
 80007ae:	e74d      	b.n	800064c <__aeabi_fadd+0xb4>
 80007b0:	1b9f      	subs	r7, r3, r6
 80007b2:	017a      	lsls	r2, r7, #5
 80007b4:	d422      	bmi.n	80007fc <__aeabi_fadd+0x264>
 80007b6:	2f00      	cmp	r7, #0
 80007b8:	d1a6      	bne.n	8000708 <__aeabi_fadd+0x170>
 80007ba:	2400      	movs	r4, #0
 80007bc:	2000      	movs	r0, #0
 80007be:	2300      	movs	r3, #0
 80007c0:	e757      	b.n	8000672 <__aeabi_fadd+0xda>
 80007c2:	199b      	adds	r3, r3, r6
 80007c4:	2501      	movs	r5, #1
 80007c6:	3201      	adds	r2, #1
 80007c8:	0159      	lsls	r1, r3, #5
 80007ca:	d400      	bmi.n	80007ce <__aeabi_fadd+0x236>
 80007cc:	e740      	b.n	8000650 <__aeabi_fadd+0xb8>
 80007ce:	2101      	movs	r1, #1
 80007d0:	4835      	ldr	r0, [pc, #212]	@ (80008a8 <__aeabi_fadd+0x310>)
 80007d2:	4019      	ands	r1, r3
 80007d4:	085b      	lsrs	r3, r3, #1
 80007d6:	4003      	ands	r3, r0
 80007d8:	430b      	orrs	r3, r1
 80007da:	e7a7      	b.n	800072c <__aeabi_fadd+0x194>
 80007dc:	28ff      	cmp	r0, #255	@ 0xff
 80007de:	d0a9      	beq.n	8000734 <__aeabi_fadd+0x19c>
 80007e0:	2180      	movs	r1, #128	@ 0x80
 80007e2:	04c9      	lsls	r1, r1, #19
 80007e4:	430b      	orrs	r3, r1
 80007e6:	e7b6      	b.n	8000756 <__aeabi_fadd+0x1be>
 80007e8:	2aff      	cmp	r2, #255	@ 0xff
 80007ea:	d100      	bne.n	80007ee <__aeabi_fadd+0x256>
 80007ec:	e779      	b.n	80006e2 <__aeabi_fadd+0x14a>
 80007ee:	199b      	adds	r3, r3, r6
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	0759      	lsls	r1, r3, #29
 80007f4:	d000      	beq.n	80007f8 <__aeabi_fadd+0x260>
 80007f6:	e72f      	b.n	8000658 <__aeabi_fadd+0xc0>
 80007f8:	08db      	lsrs	r3, r3, #3
 80007fa:	e7c1      	b.n	8000780 <__aeabi_fadd+0x1e8>
 80007fc:	000c      	movs	r4, r1
 80007fe:	1af7      	subs	r7, r6, r3
 8000800:	e782      	b.n	8000708 <__aeabi_fadd+0x170>
 8000802:	2b00      	cmp	r3, #0
 8000804:	d12c      	bne.n	8000860 <__aeabi_fadd+0x2c8>
 8000806:	2e00      	cmp	r6, #0
 8000808:	d193      	bne.n	8000732 <__aeabi_fadd+0x19a>
 800080a:	2380      	movs	r3, #128	@ 0x80
 800080c:	2400      	movs	r4, #0
 800080e:	20ff      	movs	r0, #255	@ 0xff
 8000810:	03db      	lsls	r3, r3, #15
 8000812:	e72e      	b.n	8000672 <__aeabi_fadd+0xda>
 8000814:	2501      	movs	r5, #1
 8000816:	1b9b      	subs	r3, r3, r6
 8000818:	e718      	b.n	800064c <__aeabi_fadd+0xb4>
 800081a:	0019      	movs	r1, r3
 800081c:	2520      	movs	r5, #32
 800081e:	40d1      	lsrs	r1, r2
 8000820:	1aaa      	subs	r2, r5, r2
 8000822:	4093      	lsls	r3, r2
 8000824:	1e5a      	subs	r2, r3, #1
 8000826:	4193      	sbcs	r3, r2
 8000828:	430b      	orrs	r3, r1
 800082a:	0005      	movs	r5, r0
 800082c:	199b      	adds	r3, r3, r6
 800082e:	e753      	b.n	80006d8 <__aeabi_fadd+0x140>
 8000830:	2b00      	cmp	r3, #0
 8000832:	d100      	bne.n	8000836 <__aeabi_fadd+0x29e>
 8000834:	e77e      	b.n	8000734 <__aeabi_fadd+0x19c>
 8000836:	2e00      	cmp	r6, #0
 8000838:	d100      	bne.n	800083c <__aeabi_fadd+0x2a4>
 800083a:	e77c      	b.n	8000736 <__aeabi_fadd+0x19e>
 800083c:	2280      	movs	r2, #128	@ 0x80
 800083e:	03d2      	lsls	r2, r2, #15
 8000840:	4591      	cmp	r9, r2
 8000842:	d302      	bcc.n	800084a <__aeabi_fadd+0x2b2>
 8000844:	4594      	cmp	ip, r2
 8000846:	d200      	bcs.n	800084a <__aeabi_fadd+0x2b2>
 8000848:	0033      	movs	r3, r6
 800084a:	08db      	lsrs	r3, r3, #3
 800084c:	e753      	b.n	80006f6 <__aeabi_fadd+0x15e>
 800084e:	000c      	movs	r4, r1
 8000850:	1af3      	subs	r3, r6, r3
 8000852:	3501      	adds	r5, #1
 8000854:	e6fa      	b.n	800064c <__aeabi_fadd+0xb4>
 8000856:	2e00      	cmp	r6, #0
 8000858:	d0af      	beq.n	80007ba <__aeabi_fadd+0x222>
 800085a:	000c      	movs	r4, r1
 800085c:	0033      	movs	r3, r6
 800085e:	e78d      	b.n	800077c <__aeabi_fadd+0x1e4>
 8000860:	2e00      	cmp	r6, #0
 8000862:	d100      	bne.n	8000866 <__aeabi_fadd+0x2ce>
 8000864:	e767      	b.n	8000736 <__aeabi_fadd+0x19e>
 8000866:	2280      	movs	r2, #128	@ 0x80
 8000868:	03d2      	lsls	r2, r2, #15
 800086a:	4591      	cmp	r9, r2
 800086c:	d3ed      	bcc.n	800084a <__aeabi_fadd+0x2b2>
 800086e:	4594      	cmp	ip, r2
 8000870:	d2eb      	bcs.n	800084a <__aeabi_fadd+0x2b2>
 8000872:	000c      	movs	r4, r1
 8000874:	0033      	movs	r3, r6
 8000876:	e7e8      	b.n	800084a <__aeabi_fadd+0x2b2>
 8000878:	0033      	movs	r3, r6
 800087a:	e77f      	b.n	800077c <__aeabi_fadd+0x1e4>
 800087c:	199b      	adds	r3, r3, r6
 800087e:	2200      	movs	r2, #0
 8000880:	0159      	lsls	r1, r3, #5
 8000882:	d5b9      	bpl.n	80007f8 <__aeabi_fadd+0x260>
 8000884:	4a07      	ldr	r2, [pc, #28]	@ (80008a4 <__aeabi_fadd+0x30c>)
 8000886:	4013      	ands	r3, r2
 8000888:	08db      	lsrs	r3, r3, #3
 800088a:	2201      	movs	r2, #1
 800088c:	e778      	b.n	8000780 <__aeabi_fadd+0x1e8>
 800088e:	199b      	adds	r3, r3, r6
 8000890:	3201      	adds	r2, #1
 8000892:	3501      	adds	r5, #1
 8000894:	0159      	lsls	r1, r3, #5
 8000896:	d49a      	bmi.n	80007ce <__aeabi_fadd+0x236>
 8000898:	e6da      	b.n	8000650 <__aeabi_fadd+0xb8>
 800089a:	1e03      	subs	r3, r0, #0
 800089c:	d08d      	beq.n	80007ba <__aeabi_fadd+0x222>
 800089e:	08db      	lsrs	r3, r3, #3
 80008a0:	e76e      	b.n	8000780 <__aeabi_fadd+0x1e8>
 80008a2:	46c0      	nop			@ (mov r8, r8)
 80008a4:	fbffffff 	.word	0xfbffffff
 80008a8:	7dffffff 	.word	0x7dffffff

080008ac <__aeabi_fmul>:
 80008ac:	b5f0      	push	{r4, r5, r6, r7, lr}
 80008ae:	464f      	mov	r7, r9
 80008b0:	4646      	mov	r6, r8
 80008b2:	46d6      	mov	lr, sl
 80008b4:	0243      	lsls	r3, r0, #9
 80008b6:	0a5b      	lsrs	r3, r3, #9
 80008b8:	0045      	lsls	r5, r0, #1
 80008ba:	b5c0      	push	{r6, r7, lr}
 80008bc:	4699      	mov	r9, r3
 80008be:	1c0f      	adds	r7, r1, #0
 80008c0:	0e2d      	lsrs	r5, r5, #24
 80008c2:	0fc6      	lsrs	r6, r0, #31
 80008c4:	2d00      	cmp	r5, #0
 80008c6:	d100      	bne.n	80008ca <__aeabi_fmul+0x1e>
 80008c8:	e088      	b.n	80009dc <__aeabi_fmul+0x130>
 80008ca:	2dff      	cmp	r5, #255	@ 0xff
 80008cc:	d100      	bne.n	80008d0 <__aeabi_fmul+0x24>
 80008ce:	e08d      	b.n	80009ec <__aeabi_fmul+0x140>
 80008d0:	2280      	movs	r2, #128	@ 0x80
 80008d2:	00db      	lsls	r3, r3, #3
 80008d4:	04d2      	lsls	r2, r2, #19
 80008d6:	431a      	orrs	r2, r3
 80008d8:	2300      	movs	r3, #0
 80008da:	4691      	mov	r9, r2
 80008dc:	4698      	mov	r8, r3
 80008de:	469a      	mov	sl, r3
 80008e0:	3d7f      	subs	r5, #127	@ 0x7f
 80008e2:	027c      	lsls	r4, r7, #9
 80008e4:	007b      	lsls	r3, r7, #1
 80008e6:	0a64      	lsrs	r4, r4, #9
 80008e8:	0e1b      	lsrs	r3, r3, #24
 80008ea:	0fff      	lsrs	r7, r7, #31
 80008ec:	2b00      	cmp	r3, #0
 80008ee:	d068      	beq.n	80009c2 <__aeabi_fmul+0x116>
 80008f0:	2bff      	cmp	r3, #255	@ 0xff
 80008f2:	d021      	beq.n	8000938 <__aeabi_fmul+0x8c>
 80008f4:	2280      	movs	r2, #128	@ 0x80
 80008f6:	00e4      	lsls	r4, r4, #3
 80008f8:	04d2      	lsls	r2, r2, #19
 80008fa:	4314      	orrs	r4, r2
 80008fc:	4642      	mov	r2, r8
 80008fe:	3b7f      	subs	r3, #127	@ 0x7f
 8000900:	195b      	adds	r3, r3, r5
 8000902:	2100      	movs	r1, #0
 8000904:	1c5d      	adds	r5, r3, #1
 8000906:	2a0a      	cmp	r2, #10
 8000908:	dc2e      	bgt.n	8000968 <__aeabi_fmul+0xbc>
 800090a:	407e      	eors	r6, r7
 800090c:	4642      	mov	r2, r8
 800090e:	2a02      	cmp	r2, #2
 8000910:	dc23      	bgt.n	800095a <__aeabi_fmul+0xae>
 8000912:	3a01      	subs	r2, #1
 8000914:	2a01      	cmp	r2, #1
 8000916:	d900      	bls.n	800091a <__aeabi_fmul+0x6e>
 8000918:	e0bd      	b.n	8000a96 <__aeabi_fmul+0x1ea>
 800091a:	2902      	cmp	r1, #2
 800091c:	d06e      	beq.n	80009fc <__aeabi_fmul+0x150>
 800091e:	2901      	cmp	r1, #1
 8000920:	d12c      	bne.n	800097c <__aeabi_fmul+0xd0>
 8000922:	2000      	movs	r0, #0
 8000924:	2200      	movs	r2, #0
 8000926:	05c0      	lsls	r0, r0, #23
 8000928:	07f6      	lsls	r6, r6, #31
 800092a:	4310      	orrs	r0, r2
 800092c:	4330      	orrs	r0, r6
 800092e:	bce0      	pop	{r5, r6, r7}
 8000930:	46ba      	mov	sl, r7
 8000932:	46b1      	mov	r9, r6
 8000934:	46a8      	mov	r8, r5
 8000936:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000938:	002b      	movs	r3, r5
 800093a:	33ff      	adds	r3, #255	@ 0xff
 800093c:	2c00      	cmp	r4, #0
 800093e:	d065      	beq.n	8000a0c <__aeabi_fmul+0x160>
 8000940:	2203      	movs	r2, #3
 8000942:	4641      	mov	r1, r8
 8000944:	4311      	orrs	r1, r2
 8000946:	0032      	movs	r2, r6
 8000948:	3501      	adds	r5, #1
 800094a:	4688      	mov	r8, r1
 800094c:	407a      	eors	r2, r7
 800094e:	35ff      	adds	r5, #255	@ 0xff
 8000950:	290a      	cmp	r1, #10
 8000952:	dd00      	ble.n	8000956 <__aeabi_fmul+0xaa>
 8000954:	e0d8      	b.n	8000b08 <__aeabi_fmul+0x25c>
 8000956:	0016      	movs	r6, r2
 8000958:	2103      	movs	r1, #3
 800095a:	4640      	mov	r0, r8
 800095c:	2201      	movs	r2, #1
 800095e:	4082      	lsls	r2, r0
 8000960:	20a6      	movs	r0, #166	@ 0xa6
 8000962:	00c0      	lsls	r0, r0, #3
 8000964:	4202      	tst	r2, r0
 8000966:	d020      	beq.n	80009aa <__aeabi_fmul+0xfe>
 8000968:	4653      	mov	r3, sl
 800096a:	2b02      	cmp	r3, #2
 800096c:	d046      	beq.n	80009fc <__aeabi_fmul+0x150>
 800096e:	2b03      	cmp	r3, #3
 8000970:	d100      	bne.n	8000974 <__aeabi_fmul+0xc8>
 8000972:	e0bb      	b.n	8000aec <__aeabi_fmul+0x240>
 8000974:	4651      	mov	r1, sl
 8000976:	464c      	mov	r4, r9
 8000978:	2901      	cmp	r1, #1
 800097a:	d0d2      	beq.n	8000922 <__aeabi_fmul+0x76>
 800097c:	002b      	movs	r3, r5
 800097e:	337f      	adds	r3, #127	@ 0x7f
 8000980:	2b00      	cmp	r3, #0
 8000982:	dd70      	ble.n	8000a66 <__aeabi_fmul+0x1ba>
 8000984:	0762      	lsls	r2, r4, #29
 8000986:	d004      	beq.n	8000992 <__aeabi_fmul+0xe6>
 8000988:	220f      	movs	r2, #15
 800098a:	4022      	ands	r2, r4
 800098c:	2a04      	cmp	r2, #4
 800098e:	d000      	beq.n	8000992 <__aeabi_fmul+0xe6>
 8000990:	3404      	adds	r4, #4
 8000992:	0122      	lsls	r2, r4, #4
 8000994:	d503      	bpl.n	800099e <__aeabi_fmul+0xf2>
 8000996:	4b63      	ldr	r3, [pc, #396]	@ (8000b24 <__aeabi_fmul+0x278>)
 8000998:	401c      	ands	r4, r3
 800099a:	002b      	movs	r3, r5
 800099c:	3380      	adds	r3, #128	@ 0x80
 800099e:	2bfe      	cmp	r3, #254	@ 0xfe
 80009a0:	dc2c      	bgt.n	80009fc <__aeabi_fmul+0x150>
 80009a2:	01a2      	lsls	r2, r4, #6
 80009a4:	0a52      	lsrs	r2, r2, #9
 80009a6:	b2d8      	uxtb	r0, r3
 80009a8:	e7bd      	b.n	8000926 <__aeabi_fmul+0x7a>
 80009aa:	2090      	movs	r0, #144	@ 0x90
 80009ac:	0080      	lsls	r0, r0, #2
 80009ae:	4202      	tst	r2, r0
 80009b0:	d127      	bne.n	8000a02 <__aeabi_fmul+0x156>
 80009b2:	38b9      	subs	r0, #185	@ 0xb9
 80009b4:	38ff      	subs	r0, #255	@ 0xff
 80009b6:	4210      	tst	r0, r2
 80009b8:	d06d      	beq.n	8000a96 <__aeabi_fmul+0x1ea>
 80009ba:	003e      	movs	r6, r7
 80009bc:	46a1      	mov	r9, r4
 80009be:	468a      	mov	sl, r1
 80009c0:	e7d2      	b.n	8000968 <__aeabi_fmul+0xbc>
 80009c2:	2c00      	cmp	r4, #0
 80009c4:	d141      	bne.n	8000a4a <__aeabi_fmul+0x19e>
 80009c6:	2301      	movs	r3, #1
 80009c8:	4642      	mov	r2, r8
 80009ca:	431a      	orrs	r2, r3
 80009cc:	4690      	mov	r8, r2
 80009ce:	002b      	movs	r3, r5
 80009d0:	4642      	mov	r2, r8
 80009d2:	2101      	movs	r1, #1
 80009d4:	1c5d      	adds	r5, r3, #1
 80009d6:	2a0a      	cmp	r2, #10
 80009d8:	dd97      	ble.n	800090a <__aeabi_fmul+0x5e>
 80009da:	e7c5      	b.n	8000968 <__aeabi_fmul+0xbc>
 80009dc:	2b00      	cmp	r3, #0
 80009de:	d126      	bne.n	8000a2e <__aeabi_fmul+0x182>
 80009e0:	2304      	movs	r3, #4
 80009e2:	4698      	mov	r8, r3
 80009e4:	3b03      	subs	r3, #3
 80009e6:	2500      	movs	r5, #0
 80009e8:	469a      	mov	sl, r3
 80009ea:	e77a      	b.n	80008e2 <__aeabi_fmul+0x36>
 80009ec:	2b00      	cmp	r3, #0
 80009ee:	d118      	bne.n	8000a22 <__aeabi_fmul+0x176>
 80009f0:	2308      	movs	r3, #8
 80009f2:	4698      	mov	r8, r3
 80009f4:	3b06      	subs	r3, #6
 80009f6:	25ff      	movs	r5, #255	@ 0xff
 80009f8:	469a      	mov	sl, r3
 80009fa:	e772      	b.n	80008e2 <__aeabi_fmul+0x36>
 80009fc:	20ff      	movs	r0, #255	@ 0xff
 80009fe:	2200      	movs	r2, #0
 8000a00:	e791      	b.n	8000926 <__aeabi_fmul+0x7a>
 8000a02:	2280      	movs	r2, #128	@ 0x80
 8000a04:	2600      	movs	r6, #0
 8000a06:	20ff      	movs	r0, #255	@ 0xff
 8000a08:	03d2      	lsls	r2, r2, #15
 8000a0a:	e78c      	b.n	8000926 <__aeabi_fmul+0x7a>
 8000a0c:	4641      	mov	r1, r8
 8000a0e:	2202      	movs	r2, #2
 8000a10:	3501      	adds	r5, #1
 8000a12:	4311      	orrs	r1, r2
 8000a14:	4688      	mov	r8, r1
 8000a16:	35ff      	adds	r5, #255	@ 0xff
 8000a18:	290a      	cmp	r1, #10
 8000a1a:	dca5      	bgt.n	8000968 <__aeabi_fmul+0xbc>
 8000a1c:	2102      	movs	r1, #2
 8000a1e:	407e      	eors	r6, r7
 8000a20:	e774      	b.n	800090c <__aeabi_fmul+0x60>
 8000a22:	230c      	movs	r3, #12
 8000a24:	4698      	mov	r8, r3
 8000a26:	3b09      	subs	r3, #9
 8000a28:	25ff      	movs	r5, #255	@ 0xff
 8000a2a:	469a      	mov	sl, r3
 8000a2c:	e759      	b.n	80008e2 <__aeabi_fmul+0x36>
 8000a2e:	0018      	movs	r0, r3
 8000a30:	f002 f86e 	bl	8002b10 <__clzsi2>
 8000a34:	464a      	mov	r2, r9
 8000a36:	1f43      	subs	r3, r0, #5
 8000a38:	2576      	movs	r5, #118	@ 0x76
 8000a3a:	409a      	lsls	r2, r3
 8000a3c:	2300      	movs	r3, #0
 8000a3e:	426d      	negs	r5, r5
 8000a40:	4691      	mov	r9, r2
 8000a42:	4698      	mov	r8, r3
 8000a44:	469a      	mov	sl, r3
 8000a46:	1a2d      	subs	r5, r5, r0
 8000a48:	e74b      	b.n	80008e2 <__aeabi_fmul+0x36>
 8000a4a:	0020      	movs	r0, r4
 8000a4c:	f002 f860 	bl	8002b10 <__clzsi2>
 8000a50:	4642      	mov	r2, r8
 8000a52:	1f43      	subs	r3, r0, #5
 8000a54:	409c      	lsls	r4, r3
 8000a56:	1a2b      	subs	r3, r5, r0
 8000a58:	3b76      	subs	r3, #118	@ 0x76
 8000a5a:	2100      	movs	r1, #0
 8000a5c:	1c5d      	adds	r5, r3, #1
 8000a5e:	2a0a      	cmp	r2, #10
 8000a60:	dc00      	bgt.n	8000a64 <__aeabi_fmul+0x1b8>
 8000a62:	e752      	b.n	800090a <__aeabi_fmul+0x5e>
 8000a64:	e780      	b.n	8000968 <__aeabi_fmul+0xbc>
 8000a66:	2201      	movs	r2, #1
 8000a68:	1ad3      	subs	r3, r2, r3
 8000a6a:	2b1b      	cmp	r3, #27
 8000a6c:	dd00      	ble.n	8000a70 <__aeabi_fmul+0x1c4>
 8000a6e:	e758      	b.n	8000922 <__aeabi_fmul+0x76>
 8000a70:	359e      	adds	r5, #158	@ 0x9e
 8000a72:	0022      	movs	r2, r4
 8000a74:	40ac      	lsls	r4, r5
 8000a76:	40da      	lsrs	r2, r3
 8000a78:	1e63      	subs	r3, r4, #1
 8000a7a:	419c      	sbcs	r4, r3
 8000a7c:	4322      	orrs	r2, r4
 8000a7e:	0753      	lsls	r3, r2, #29
 8000a80:	d004      	beq.n	8000a8c <__aeabi_fmul+0x1e0>
 8000a82:	230f      	movs	r3, #15
 8000a84:	4013      	ands	r3, r2
 8000a86:	2b04      	cmp	r3, #4
 8000a88:	d000      	beq.n	8000a8c <__aeabi_fmul+0x1e0>
 8000a8a:	3204      	adds	r2, #4
 8000a8c:	0153      	lsls	r3, r2, #5
 8000a8e:	d537      	bpl.n	8000b00 <__aeabi_fmul+0x254>
 8000a90:	2001      	movs	r0, #1
 8000a92:	2200      	movs	r2, #0
 8000a94:	e747      	b.n	8000926 <__aeabi_fmul+0x7a>
 8000a96:	0c21      	lsrs	r1, r4, #16
 8000a98:	464a      	mov	r2, r9
 8000a9a:	0424      	lsls	r4, r4, #16
 8000a9c:	0c24      	lsrs	r4, r4, #16
 8000a9e:	0027      	movs	r7, r4
 8000aa0:	0c10      	lsrs	r0, r2, #16
 8000aa2:	0412      	lsls	r2, r2, #16
 8000aa4:	0c12      	lsrs	r2, r2, #16
 8000aa6:	4344      	muls	r4, r0
 8000aa8:	4357      	muls	r7, r2
 8000aaa:	4348      	muls	r0, r1
 8000aac:	4351      	muls	r1, r2
 8000aae:	0c3a      	lsrs	r2, r7, #16
 8000ab0:	1909      	adds	r1, r1, r4
 8000ab2:	1852      	adds	r2, r2, r1
 8000ab4:	4294      	cmp	r4, r2
 8000ab6:	d903      	bls.n	8000ac0 <__aeabi_fmul+0x214>
 8000ab8:	2180      	movs	r1, #128	@ 0x80
 8000aba:	0249      	lsls	r1, r1, #9
 8000abc:	468c      	mov	ip, r1
 8000abe:	4460      	add	r0, ip
 8000ac0:	043f      	lsls	r7, r7, #16
 8000ac2:	0411      	lsls	r1, r2, #16
 8000ac4:	0c3f      	lsrs	r7, r7, #16
 8000ac6:	19c9      	adds	r1, r1, r7
 8000ac8:	018c      	lsls	r4, r1, #6
 8000aca:	1e67      	subs	r7, r4, #1
 8000acc:	41bc      	sbcs	r4, r7
 8000ace:	0c12      	lsrs	r2, r2, #16
 8000ad0:	0e89      	lsrs	r1, r1, #26
 8000ad2:	1812      	adds	r2, r2, r0
 8000ad4:	430c      	orrs	r4, r1
 8000ad6:	0192      	lsls	r2, r2, #6
 8000ad8:	4314      	orrs	r4, r2
 8000ada:	0112      	lsls	r2, r2, #4
 8000adc:	d50e      	bpl.n	8000afc <__aeabi_fmul+0x250>
 8000ade:	2301      	movs	r3, #1
 8000ae0:	0862      	lsrs	r2, r4, #1
 8000ae2:	401c      	ands	r4, r3
 8000ae4:	4314      	orrs	r4, r2
 8000ae6:	e749      	b.n	800097c <__aeabi_fmul+0xd0>
 8000ae8:	003e      	movs	r6, r7
 8000aea:	46a1      	mov	r9, r4
 8000aec:	2280      	movs	r2, #128	@ 0x80
 8000aee:	464b      	mov	r3, r9
 8000af0:	03d2      	lsls	r2, r2, #15
 8000af2:	431a      	orrs	r2, r3
 8000af4:	0252      	lsls	r2, r2, #9
 8000af6:	20ff      	movs	r0, #255	@ 0xff
 8000af8:	0a52      	lsrs	r2, r2, #9
 8000afa:	e714      	b.n	8000926 <__aeabi_fmul+0x7a>
 8000afc:	001d      	movs	r5, r3
 8000afe:	e73d      	b.n	800097c <__aeabi_fmul+0xd0>
 8000b00:	0192      	lsls	r2, r2, #6
 8000b02:	2000      	movs	r0, #0
 8000b04:	0a52      	lsrs	r2, r2, #9
 8000b06:	e70e      	b.n	8000926 <__aeabi_fmul+0x7a>
 8000b08:	290f      	cmp	r1, #15
 8000b0a:	d1ed      	bne.n	8000ae8 <__aeabi_fmul+0x23c>
 8000b0c:	2280      	movs	r2, #128	@ 0x80
 8000b0e:	464b      	mov	r3, r9
 8000b10:	03d2      	lsls	r2, r2, #15
 8000b12:	4213      	tst	r3, r2
 8000b14:	d0ea      	beq.n	8000aec <__aeabi_fmul+0x240>
 8000b16:	4214      	tst	r4, r2
 8000b18:	d1e8      	bne.n	8000aec <__aeabi_fmul+0x240>
 8000b1a:	003e      	movs	r6, r7
 8000b1c:	20ff      	movs	r0, #255	@ 0xff
 8000b1e:	4322      	orrs	r2, r4
 8000b20:	e701      	b.n	8000926 <__aeabi_fmul+0x7a>
 8000b22:	46c0      	nop			@ (mov r8, r8)
 8000b24:	f7ffffff 	.word	0xf7ffffff

08000b28 <__aeabi_f2iz>:
 8000b28:	0241      	lsls	r1, r0, #9
 8000b2a:	0042      	lsls	r2, r0, #1
 8000b2c:	0fc3      	lsrs	r3, r0, #31
 8000b2e:	0a49      	lsrs	r1, r1, #9
 8000b30:	2000      	movs	r0, #0
 8000b32:	0e12      	lsrs	r2, r2, #24
 8000b34:	2a7e      	cmp	r2, #126	@ 0x7e
 8000b36:	dd03      	ble.n	8000b40 <__aeabi_f2iz+0x18>
 8000b38:	2a9d      	cmp	r2, #157	@ 0x9d
 8000b3a:	dd02      	ble.n	8000b42 <__aeabi_f2iz+0x1a>
 8000b3c:	4a09      	ldr	r2, [pc, #36]	@ (8000b64 <__aeabi_f2iz+0x3c>)
 8000b3e:	1898      	adds	r0, r3, r2
 8000b40:	4770      	bx	lr
 8000b42:	2080      	movs	r0, #128	@ 0x80
 8000b44:	0400      	lsls	r0, r0, #16
 8000b46:	4301      	orrs	r1, r0
 8000b48:	2a95      	cmp	r2, #149	@ 0x95
 8000b4a:	dc07      	bgt.n	8000b5c <__aeabi_f2iz+0x34>
 8000b4c:	2096      	movs	r0, #150	@ 0x96
 8000b4e:	1a82      	subs	r2, r0, r2
 8000b50:	40d1      	lsrs	r1, r2
 8000b52:	4248      	negs	r0, r1
 8000b54:	2b00      	cmp	r3, #0
 8000b56:	d1f3      	bne.n	8000b40 <__aeabi_f2iz+0x18>
 8000b58:	0008      	movs	r0, r1
 8000b5a:	e7f1      	b.n	8000b40 <__aeabi_f2iz+0x18>
 8000b5c:	3a96      	subs	r2, #150	@ 0x96
 8000b5e:	4091      	lsls	r1, r2
 8000b60:	e7f7      	b.n	8000b52 <__aeabi_f2iz+0x2a>
 8000b62:	46c0      	nop			@ (mov r8, r8)
 8000b64:	7fffffff 	.word	0x7fffffff

08000b68 <__aeabi_i2f>:
 8000b68:	b570      	push	{r4, r5, r6, lr}
 8000b6a:	2800      	cmp	r0, #0
 8000b6c:	d013      	beq.n	8000b96 <__aeabi_i2f+0x2e>
 8000b6e:	17c3      	asrs	r3, r0, #31
 8000b70:	18c5      	adds	r5, r0, r3
 8000b72:	405d      	eors	r5, r3
 8000b74:	0fc4      	lsrs	r4, r0, #31
 8000b76:	0028      	movs	r0, r5
 8000b78:	f001 ffca 	bl	8002b10 <__clzsi2>
 8000b7c:	239e      	movs	r3, #158	@ 0x9e
 8000b7e:	0001      	movs	r1, r0
 8000b80:	1a1b      	subs	r3, r3, r0
 8000b82:	2b96      	cmp	r3, #150	@ 0x96
 8000b84:	dc0f      	bgt.n	8000ba6 <__aeabi_i2f+0x3e>
 8000b86:	2808      	cmp	r0, #8
 8000b88:	d034      	beq.n	8000bf4 <__aeabi_i2f+0x8c>
 8000b8a:	3908      	subs	r1, #8
 8000b8c:	408d      	lsls	r5, r1
 8000b8e:	026d      	lsls	r5, r5, #9
 8000b90:	0a6d      	lsrs	r5, r5, #9
 8000b92:	b2d8      	uxtb	r0, r3
 8000b94:	e002      	b.n	8000b9c <__aeabi_i2f+0x34>
 8000b96:	2400      	movs	r4, #0
 8000b98:	2000      	movs	r0, #0
 8000b9a:	2500      	movs	r5, #0
 8000b9c:	05c0      	lsls	r0, r0, #23
 8000b9e:	4328      	orrs	r0, r5
 8000ba0:	07e4      	lsls	r4, r4, #31
 8000ba2:	4320      	orrs	r0, r4
 8000ba4:	bd70      	pop	{r4, r5, r6, pc}
 8000ba6:	2b99      	cmp	r3, #153	@ 0x99
 8000ba8:	dc16      	bgt.n	8000bd8 <__aeabi_i2f+0x70>
 8000baa:	1f42      	subs	r2, r0, #5
 8000bac:	2805      	cmp	r0, #5
 8000bae:	d000      	beq.n	8000bb2 <__aeabi_i2f+0x4a>
 8000bb0:	4095      	lsls	r5, r2
 8000bb2:	002a      	movs	r2, r5
 8000bb4:	4811      	ldr	r0, [pc, #68]	@ (8000bfc <__aeabi_i2f+0x94>)
 8000bb6:	4002      	ands	r2, r0
 8000bb8:	076e      	lsls	r6, r5, #29
 8000bba:	d009      	beq.n	8000bd0 <__aeabi_i2f+0x68>
 8000bbc:	260f      	movs	r6, #15
 8000bbe:	4035      	ands	r5, r6
 8000bc0:	2d04      	cmp	r5, #4
 8000bc2:	d005      	beq.n	8000bd0 <__aeabi_i2f+0x68>
 8000bc4:	3204      	adds	r2, #4
 8000bc6:	0155      	lsls	r5, r2, #5
 8000bc8:	d502      	bpl.n	8000bd0 <__aeabi_i2f+0x68>
 8000bca:	239f      	movs	r3, #159	@ 0x9f
 8000bcc:	4002      	ands	r2, r0
 8000bce:	1a5b      	subs	r3, r3, r1
 8000bd0:	0192      	lsls	r2, r2, #6
 8000bd2:	0a55      	lsrs	r5, r2, #9
 8000bd4:	b2d8      	uxtb	r0, r3
 8000bd6:	e7e1      	b.n	8000b9c <__aeabi_i2f+0x34>
 8000bd8:	2205      	movs	r2, #5
 8000bda:	1a12      	subs	r2, r2, r0
 8000bdc:	0028      	movs	r0, r5
 8000bde:	40d0      	lsrs	r0, r2
 8000be0:	0002      	movs	r2, r0
 8000be2:	0008      	movs	r0, r1
 8000be4:	301b      	adds	r0, #27
 8000be6:	4085      	lsls	r5, r0
 8000be8:	0028      	movs	r0, r5
 8000bea:	1e45      	subs	r5, r0, #1
 8000bec:	41a8      	sbcs	r0, r5
 8000bee:	4302      	orrs	r2, r0
 8000bf0:	0015      	movs	r5, r2
 8000bf2:	e7de      	b.n	8000bb2 <__aeabi_i2f+0x4a>
 8000bf4:	026d      	lsls	r5, r5, #9
 8000bf6:	2096      	movs	r0, #150	@ 0x96
 8000bf8:	0a6d      	lsrs	r5, r5, #9
 8000bfa:	e7cf      	b.n	8000b9c <__aeabi_i2f+0x34>
 8000bfc:	fbffffff 	.word	0xfbffffff

08000c00 <__aeabi_dadd>:
 8000c00:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000c02:	4657      	mov	r7, sl
 8000c04:	464e      	mov	r6, r9
 8000c06:	4645      	mov	r5, r8
 8000c08:	46de      	mov	lr, fp
 8000c0a:	b5e0      	push	{r5, r6, r7, lr}
 8000c0c:	b083      	sub	sp, #12
 8000c0e:	9000      	str	r0, [sp, #0]
 8000c10:	9101      	str	r1, [sp, #4]
 8000c12:	030c      	lsls	r4, r1, #12
 8000c14:	004f      	lsls	r7, r1, #1
 8000c16:	0fce      	lsrs	r6, r1, #31
 8000c18:	0a61      	lsrs	r1, r4, #9
 8000c1a:	9c00      	ldr	r4, [sp, #0]
 8000c1c:	031d      	lsls	r5, r3, #12
 8000c1e:	0f64      	lsrs	r4, r4, #29
 8000c20:	430c      	orrs	r4, r1
 8000c22:	9900      	ldr	r1, [sp, #0]
 8000c24:	9200      	str	r2, [sp, #0]
 8000c26:	9301      	str	r3, [sp, #4]
 8000c28:	00c8      	lsls	r0, r1, #3
 8000c2a:	0059      	lsls	r1, r3, #1
 8000c2c:	0d4b      	lsrs	r3, r1, #21
 8000c2e:	4699      	mov	r9, r3
 8000c30:	9a00      	ldr	r2, [sp, #0]
 8000c32:	9b01      	ldr	r3, [sp, #4]
 8000c34:	0a6d      	lsrs	r5, r5, #9
 8000c36:	0fd9      	lsrs	r1, r3, #31
 8000c38:	0f53      	lsrs	r3, r2, #29
 8000c3a:	432b      	orrs	r3, r5
 8000c3c:	469a      	mov	sl, r3
 8000c3e:	9b00      	ldr	r3, [sp, #0]
 8000c40:	0d7f      	lsrs	r7, r7, #21
 8000c42:	00da      	lsls	r2, r3, #3
 8000c44:	4694      	mov	ip, r2
 8000c46:	464a      	mov	r2, r9
 8000c48:	46b0      	mov	r8, r6
 8000c4a:	1aba      	subs	r2, r7, r2
 8000c4c:	428e      	cmp	r6, r1
 8000c4e:	d100      	bne.n	8000c52 <__aeabi_dadd+0x52>
 8000c50:	e0b0      	b.n	8000db4 <__aeabi_dadd+0x1b4>
 8000c52:	2a00      	cmp	r2, #0
 8000c54:	dc00      	bgt.n	8000c58 <__aeabi_dadd+0x58>
 8000c56:	e078      	b.n	8000d4a <__aeabi_dadd+0x14a>
 8000c58:	4649      	mov	r1, r9
 8000c5a:	2900      	cmp	r1, #0
 8000c5c:	d100      	bne.n	8000c60 <__aeabi_dadd+0x60>
 8000c5e:	e0e9      	b.n	8000e34 <__aeabi_dadd+0x234>
 8000c60:	49c9      	ldr	r1, [pc, #804]	@ (8000f88 <__aeabi_dadd+0x388>)
 8000c62:	428f      	cmp	r7, r1
 8000c64:	d100      	bne.n	8000c68 <__aeabi_dadd+0x68>
 8000c66:	e195      	b.n	8000f94 <__aeabi_dadd+0x394>
 8000c68:	2501      	movs	r5, #1
 8000c6a:	2a38      	cmp	r2, #56	@ 0x38
 8000c6c:	dc16      	bgt.n	8000c9c <__aeabi_dadd+0x9c>
 8000c6e:	2180      	movs	r1, #128	@ 0x80
 8000c70:	4653      	mov	r3, sl
 8000c72:	0409      	lsls	r1, r1, #16
 8000c74:	430b      	orrs	r3, r1
 8000c76:	469a      	mov	sl, r3
 8000c78:	2a1f      	cmp	r2, #31
 8000c7a:	dd00      	ble.n	8000c7e <__aeabi_dadd+0x7e>
 8000c7c:	e1e7      	b.n	800104e <__aeabi_dadd+0x44e>
 8000c7e:	2120      	movs	r1, #32
 8000c80:	4655      	mov	r5, sl
 8000c82:	1a8b      	subs	r3, r1, r2
 8000c84:	4661      	mov	r1, ip
 8000c86:	409d      	lsls	r5, r3
 8000c88:	40d1      	lsrs	r1, r2
 8000c8a:	430d      	orrs	r5, r1
 8000c8c:	4661      	mov	r1, ip
 8000c8e:	4099      	lsls	r1, r3
 8000c90:	1e4b      	subs	r3, r1, #1
 8000c92:	4199      	sbcs	r1, r3
 8000c94:	4653      	mov	r3, sl
 8000c96:	40d3      	lsrs	r3, r2
 8000c98:	430d      	orrs	r5, r1
 8000c9a:	1ae4      	subs	r4, r4, r3
 8000c9c:	1b45      	subs	r5, r0, r5
 8000c9e:	42a8      	cmp	r0, r5
 8000ca0:	4180      	sbcs	r0, r0
 8000ca2:	4240      	negs	r0, r0
 8000ca4:	1a24      	subs	r4, r4, r0
 8000ca6:	0223      	lsls	r3, r4, #8
 8000ca8:	d400      	bmi.n	8000cac <__aeabi_dadd+0xac>
 8000caa:	e10f      	b.n	8000ecc <__aeabi_dadd+0x2cc>
 8000cac:	0264      	lsls	r4, r4, #9
 8000cae:	0a64      	lsrs	r4, r4, #9
 8000cb0:	2c00      	cmp	r4, #0
 8000cb2:	d100      	bne.n	8000cb6 <__aeabi_dadd+0xb6>
 8000cb4:	e139      	b.n	8000f2a <__aeabi_dadd+0x32a>
 8000cb6:	0020      	movs	r0, r4
 8000cb8:	f001 ff2a 	bl	8002b10 <__clzsi2>
 8000cbc:	0003      	movs	r3, r0
 8000cbe:	3b08      	subs	r3, #8
 8000cc0:	2120      	movs	r1, #32
 8000cc2:	0028      	movs	r0, r5
 8000cc4:	1aca      	subs	r2, r1, r3
 8000cc6:	40d0      	lsrs	r0, r2
 8000cc8:	409c      	lsls	r4, r3
 8000cca:	0002      	movs	r2, r0
 8000ccc:	409d      	lsls	r5, r3
 8000cce:	4322      	orrs	r2, r4
 8000cd0:	429f      	cmp	r7, r3
 8000cd2:	dd00      	ble.n	8000cd6 <__aeabi_dadd+0xd6>
 8000cd4:	e173      	b.n	8000fbe <__aeabi_dadd+0x3be>
 8000cd6:	1bd8      	subs	r0, r3, r7
 8000cd8:	3001      	adds	r0, #1
 8000cda:	1a09      	subs	r1, r1, r0
 8000cdc:	002c      	movs	r4, r5
 8000cde:	408d      	lsls	r5, r1
 8000ce0:	40c4      	lsrs	r4, r0
 8000ce2:	1e6b      	subs	r3, r5, #1
 8000ce4:	419d      	sbcs	r5, r3
 8000ce6:	0013      	movs	r3, r2
 8000ce8:	40c2      	lsrs	r2, r0
 8000cea:	408b      	lsls	r3, r1
 8000cec:	4325      	orrs	r5, r4
 8000cee:	2700      	movs	r7, #0
 8000cf0:	0014      	movs	r4, r2
 8000cf2:	431d      	orrs	r5, r3
 8000cf4:	076b      	lsls	r3, r5, #29
 8000cf6:	d009      	beq.n	8000d0c <__aeabi_dadd+0x10c>
 8000cf8:	230f      	movs	r3, #15
 8000cfa:	402b      	ands	r3, r5
 8000cfc:	2b04      	cmp	r3, #4
 8000cfe:	d005      	beq.n	8000d0c <__aeabi_dadd+0x10c>
 8000d00:	1d2b      	adds	r3, r5, #4
 8000d02:	42ab      	cmp	r3, r5
 8000d04:	41ad      	sbcs	r5, r5
 8000d06:	426d      	negs	r5, r5
 8000d08:	1964      	adds	r4, r4, r5
 8000d0a:	001d      	movs	r5, r3
 8000d0c:	0223      	lsls	r3, r4, #8
 8000d0e:	d400      	bmi.n	8000d12 <__aeabi_dadd+0x112>
 8000d10:	e12d      	b.n	8000f6e <__aeabi_dadd+0x36e>
 8000d12:	4a9d      	ldr	r2, [pc, #628]	@ (8000f88 <__aeabi_dadd+0x388>)
 8000d14:	3701      	adds	r7, #1
 8000d16:	4297      	cmp	r7, r2
 8000d18:	d100      	bne.n	8000d1c <__aeabi_dadd+0x11c>
 8000d1a:	e0d3      	b.n	8000ec4 <__aeabi_dadd+0x2c4>
 8000d1c:	4646      	mov	r6, r8
 8000d1e:	499b      	ldr	r1, [pc, #620]	@ (8000f8c <__aeabi_dadd+0x38c>)
 8000d20:	08ed      	lsrs	r5, r5, #3
 8000d22:	4021      	ands	r1, r4
 8000d24:	074a      	lsls	r2, r1, #29
 8000d26:	432a      	orrs	r2, r5
 8000d28:	057c      	lsls	r4, r7, #21
 8000d2a:	024d      	lsls	r5, r1, #9
 8000d2c:	0b2d      	lsrs	r5, r5, #12
 8000d2e:	0d64      	lsrs	r4, r4, #21
 8000d30:	0524      	lsls	r4, r4, #20
 8000d32:	432c      	orrs	r4, r5
 8000d34:	07f6      	lsls	r6, r6, #31
 8000d36:	4334      	orrs	r4, r6
 8000d38:	0010      	movs	r0, r2
 8000d3a:	0021      	movs	r1, r4
 8000d3c:	b003      	add	sp, #12
 8000d3e:	bcf0      	pop	{r4, r5, r6, r7}
 8000d40:	46bb      	mov	fp, r7
 8000d42:	46b2      	mov	sl, r6
 8000d44:	46a9      	mov	r9, r5
 8000d46:	46a0      	mov	r8, r4
 8000d48:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000d4a:	2a00      	cmp	r2, #0
 8000d4c:	d100      	bne.n	8000d50 <__aeabi_dadd+0x150>
 8000d4e:	e084      	b.n	8000e5a <__aeabi_dadd+0x25a>
 8000d50:	464a      	mov	r2, r9
 8000d52:	1bd2      	subs	r2, r2, r7
 8000d54:	2f00      	cmp	r7, #0
 8000d56:	d000      	beq.n	8000d5a <__aeabi_dadd+0x15a>
 8000d58:	e16d      	b.n	8001036 <__aeabi_dadd+0x436>
 8000d5a:	0025      	movs	r5, r4
 8000d5c:	4305      	orrs	r5, r0
 8000d5e:	d100      	bne.n	8000d62 <__aeabi_dadd+0x162>
 8000d60:	e127      	b.n	8000fb2 <__aeabi_dadd+0x3b2>
 8000d62:	1e56      	subs	r6, r2, #1
 8000d64:	2a01      	cmp	r2, #1
 8000d66:	d100      	bne.n	8000d6a <__aeabi_dadd+0x16a>
 8000d68:	e23b      	b.n	80011e2 <__aeabi_dadd+0x5e2>
 8000d6a:	4d87      	ldr	r5, [pc, #540]	@ (8000f88 <__aeabi_dadd+0x388>)
 8000d6c:	42aa      	cmp	r2, r5
 8000d6e:	d100      	bne.n	8000d72 <__aeabi_dadd+0x172>
 8000d70:	e26a      	b.n	8001248 <__aeabi_dadd+0x648>
 8000d72:	2501      	movs	r5, #1
 8000d74:	2e38      	cmp	r6, #56	@ 0x38
 8000d76:	dc12      	bgt.n	8000d9e <__aeabi_dadd+0x19e>
 8000d78:	0032      	movs	r2, r6
 8000d7a:	2a1f      	cmp	r2, #31
 8000d7c:	dd00      	ble.n	8000d80 <__aeabi_dadd+0x180>
 8000d7e:	e1f8      	b.n	8001172 <__aeabi_dadd+0x572>
 8000d80:	2620      	movs	r6, #32
 8000d82:	0025      	movs	r5, r4
 8000d84:	1ab6      	subs	r6, r6, r2
 8000d86:	0007      	movs	r7, r0
 8000d88:	4653      	mov	r3, sl
 8000d8a:	40b0      	lsls	r0, r6
 8000d8c:	40d4      	lsrs	r4, r2
 8000d8e:	40b5      	lsls	r5, r6
 8000d90:	40d7      	lsrs	r7, r2
 8000d92:	1e46      	subs	r6, r0, #1
 8000d94:	41b0      	sbcs	r0, r6
 8000d96:	1b1b      	subs	r3, r3, r4
 8000d98:	469a      	mov	sl, r3
 8000d9a:	433d      	orrs	r5, r7
 8000d9c:	4305      	orrs	r5, r0
 8000d9e:	4662      	mov	r2, ip
 8000da0:	1b55      	subs	r5, r2, r5
 8000da2:	45ac      	cmp	ip, r5
 8000da4:	4192      	sbcs	r2, r2
 8000da6:	4653      	mov	r3, sl
 8000da8:	4252      	negs	r2, r2
 8000daa:	000e      	movs	r6, r1
 8000dac:	464f      	mov	r7, r9
 8000dae:	4688      	mov	r8, r1
 8000db0:	1a9c      	subs	r4, r3, r2
 8000db2:	e778      	b.n	8000ca6 <__aeabi_dadd+0xa6>
 8000db4:	2a00      	cmp	r2, #0
 8000db6:	dc00      	bgt.n	8000dba <__aeabi_dadd+0x1ba>
 8000db8:	e08e      	b.n	8000ed8 <__aeabi_dadd+0x2d8>
 8000dba:	4649      	mov	r1, r9
 8000dbc:	2900      	cmp	r1, #0
 8000dbe:	d175      	bne.n	8000eac <__aeabi_dadd+0x2ac>
 8000dc0:	4661      	mov	r1, ip
 8000dc2:	4653      	mov	r3, sl
 8000dc4:	4319      	orrs	r1, r3
 8000dc6:	d100      	bne.n	8000dca <__aeabi_dadd+0x1ca>
 8000dc8:	e0f6      	b.n	8000fb8 <__aeabi_dadd+0x3b8>
 8000dca:	1e51      	subs	r1, r2, #1
 8000dcc:	2a01      	cmp	r2, #1
 8000dce:	d100      	bne.n	8000dd2 <__aeabi_dadd+0x1d2>
 8000dd0:	e191      	b.n	80010f6 <__aeabi_dadd+0x4f6>
 8000dd2:	4d6d      	ldr	r5, [pc, #436]	@ (8000f88 <__aeabi_dadd+0x388>)
 8000dd4:	42aa      	cmp	r2, r5
 8000dd6:	d100      	bne.n	8000dda <__aeabi_dadd+0x1da>
 8000dd8:	e0dc      	b.n	8000f94 <__aeabi_dadd+0x394>
 8000dda:	2501      	movs	r5, #1
 8000ddc:	2938      	cmp	r1, #56	@ 0x38
 8000dde:	dc14      	bgt.n	8000e0a <__aeabi_dadd+0x20a>
 8000de0:	000a      	movs	r2, r1
 8000de2:	2a1f      	cmp	r2, #31
 8000de4:	dd00      	ble.n	8000de8 <__aeabi_dadd+0x1e8>
 8000de6:	e1a2      	b.n	800112e <__aeabi_dadd+0x52e>
 8000de8:	2120      	movs	r1, #32
 8000dea:	4653      	mov	r3, sl
 8000dec:	1a89      	subs	r1, r1, r2
 8000dee:	408b      	lsls	r3, r1
 8000df0:	001d      	movs	r5, r3
 8000df2:	4663      	mov	r3, ip
 8000df4:	40d3      	lsrs	r3, r2
 8000df6:	431d      	orrs	r5, r3
 8000df8:	4663      	mov	r3, ip
 8000dfa:	408b      	lsls	r3, r1
 8000dfc:	0019      	movs	r1, r3
 8000dfe:	1e4b      	subs	r3, r1, #1
 8000e00:	4199      	sbcs	r1, r3
 8000e02:	4653      	mov	r3, sl
 8000e04:	40d3      	lsrs	r3, r2
 8000e06:	430d      	orrs	r5, r1
 8000e08:	18e4      	adds	r4, r4, r3
 8000e0a:	182d      	adds	r5, r5, r0
 8000e0c:	4285      	cmp	r5, r0
 8000e0e:	4180      	sbcs	r0, r0
 8000e10:	4240      	negs	r0, r0
 8000e12:	1824      	adds	r4, r4, r0
 8000e14:	0223      	lsls	r3, r4, #8
 8000e16:	d559      	bpl.n	8000ecc <__aeabi_dadd+0x2cc>
 8000e18:	4b5b      	ldr	r3, [pc, #364]	@ (8000f88 <__aeabi_dadd+0x388>)
 8000e1a:	3701      	adds	r7, #1
 8000e1c:	429f      	cmp	r7, r3
 8000e1e:	d051      	beq.n	8000ec4 <__aeabi_dadd+0x2c4>
 8000e20:	2101      	movs	r1, #1
 8000e22:	4b5a      	ldr	r3, [pc, #360]	@ (8000f8c <__aeabi_dadd+0x38c>)
 8000e24:	086a      	lsrs	r2, r5, #1
 8000e26:	401c      	ands	r4, r3
 8000e28:	4029      	ands	r1, r5
 8000e2a:	430a      	orrs	r2, r1
 8000e2c:	07e5      	lsls	r5, r4, #31
 8000e2e:	4315      	orrs	r5, r2
 8000e30:	0864      	lsrs	r4, r4, #1
 8000e32:	e75f      	b.n	8000cf4 <__aeabi_dadd+0xf4>
 8000e34:	4661      	mov	r1, ip
 8000e36:	4653      	mov	r3, sl
 8000e38:	4319      	orrs	r1, r3
 8000e3a:	d100      	bne.n	8000e3e <__aeabi_dadd+0x23e>
 8000e3c:	e0bc      	b.n	8000fb8 <__aeabi_dadd+0x3b8>
 8000e3e:	1e51      	subs	r1, r2, #1
 8000e40:	2a01      	cmp	r2, #1
 8000e42:	d100      	bne.n	8000e46 <__aeabi_dadd+0x246>
 8000e44:	e164      	b.n	8001110 <__aeabi_dadd+0x510>
 8000e46:	4d50      	ldr	r5, [pc, #320]	@ (8000f88 <__aeabi_dadd+0x388>)
 8000e48:	42aa      	cmp	r2, r5
 8000e4a:	d100      	bne.n	8000e4e <__aeabi_dadd+0x24e>
 8000e4c:	e16a      	b.n	8001124 <__aeabi_dadd+0x524>
 8000e4e:	2501      	movs	r5, #1
 8000e50:	2938      	cmp	r1, #56	@ 0x38
 8000e52:	dd00      	ble.n	8000e56 <__aeabi_dadd+0x256>
 8000e54:	e722      	b.n	8000c9c <__aeabi_dadd+0x9c>
 8000e56:	000a      	movs	r2, r1
 8000e58:	e70e      	b.n	8000c78 <__aeabi_dadd+0x78>
 8000e5a:	4a4d      	ldr	r2, [pc, #308]	@ (8000f90 <__aeabi_dadd+0x390>)
 8000e5c:	1c7d      	adds	r5, r7, #1
 8000e5e:	4215      	tst	r5, r2
 8000e60:	d000      	beq.n	8000e64 <__aeabi_dadd+0x264>
 8000e62:	e0d0      	b.n	8001006 <__aeabi_dadd+0x406>
 8000e64:	0025      	movs	r5, r4
 8000e66:	4662      	mov	r2, ip
 8000e68:	4653      	mov	r3, sl
 8000e6a:	4305      	orrs	r5, r0
 8000e6c:	431a      	orrs	r2, r3
 8000e6e:	2f00      	cmp	r7, #0
 8000e70:	d000      	beq.n	8000e74 <__aeabi_dadd+0x274>
 8000e72:	e137      	b.n	80010e4 <__aeabi_dadd+0x4e4>
 8000e74:	2d00      	cmp	r5, #0
 8000e76:	d100      	bne.n	8000e7a <__aeabi_dadd+0x27a>
 8000e78:	e1a8      	b.n	80011cc <__aeabi_dadd+0x5cc>
 8000e7a:	2a00      	cmp	r2, #0
 8000e7c:	d100      	bne.n	8000e80 <__aeabi_dadd+0x280>
 8000e7e:	e16a      	b.n	8001156 <__aeabi_dadd+0x556>
 8000e80:	4663      	mov	r3, ip
 8000e82:	1ac5      	subs	r5, r0, r3
 8000e84:	4653      	mov	r3, sl
 8000e86:	1ae2      	subs	r2, r4, r3
 8000e88:	42a8      	cmp	r0, r5
 8000e8a:	419b      	sbcs	r3, r3
 8000e8c:	425b      	negs	r3, r3
 8000e8e:	1ad3      	subs	r3, r2, r3
 8000e90:	021a      	lsls	r2, r3, #8
 8000e92:	d400      	bmi.n	8000e96 <__aeabi_dadd+0x296>
 8000e94:	e203      	b.n	800129e <__aeabi_dadd+0x69e>
 8000e96:	4663      	mov	r3, ip
 8000e98:	1a1d      	subs	r5, r3, r0
 8000e9a:	45ac      	cmp	ip, r5
 8000e9c:	4192      	sbcs	r2, r2
 8000e9e:	4653      	mov	r3, sl
 8000ea0:	4252      	negs	r2, r2
 8000ea2:	1b1c      	subs	r4, r3, r4
 8000ea4:	000e      	movs	r6, r1
 8000ea6:	4688      	mov	r8, r1
 8000ea8:	1aa4      	subs	r4, r4, r2
 8000eaa:	e723      	b.n	8000cf4 <__aeabi_dadd+0xf4>
 8000eac:	4936      	ldr	r1, [pc, #216]	@ (8000f88 <__aeabi_dadd+0x388>)
 8000eae:	428f      	cmp	r7, r1
 8000eb0:	d070      	beq.n	8000f94 <__aeabi_dadd+0x394>
 8000eb2:	2501      	movs	r5, #1
 8000eb4:	2a38      	cmp	r2, #56	@ 0x38
 8000eb6:	dca8      	bgt.n	8000e0a <__aeabi_dadd+0x20a>
 8000eb8:	2180      	movs	r1, #128	@ 0x80
 8000eba:	4653      	mov	r3, sl
 8000ebc:	0409      	lsls	r1, r1, #16
 8000ebe:	430b      	orrs	r3, r1
 8000ec0:	469a      	mov	sl, r3
 8000ec2:	e78e      	b.n	8000de2 <__aeabi_dadd+0x1e2>
 8000ec4:	003c      	movs	r4, r7
 8000ec6:	2500      	movs	r5, #0
 8000ec8:	2200      	movs	r2, #0
 8000eca:	e731      	b.n	8000d30 <__aeabi_dadd+0x130>
 8000ecc:	2307      	movs	r3, #7
 8000ece:	402b      	ands	r3, r5
 8000ed0:	2b00      	cmp	r3, #0
 8000ed2:	d000      	beq.n	8000ed6 <__aeabi_dadd+0x2d6>
 8000ed4:	e710      	b.n	8000cf8 <__aeabi_dadd+0xf8>
 8000ed6:	e093      	b.n	8001000 <__aeabi_dadd+0x400>
 8000ed8:	2a00      	cmp	r2, #0
 8000eda:	d074      	beq.n	8000fc6 <__aeabi_dadd+0x3c6>
 8000edc:	464a      	mov	r2, r9
 8000ede:	1bd2      	subs	r2, r2, r7
 8000ee0:	2f00      	cmp	r7, #0
 8000ee2:	d100      	bne.n	8000ee6 <__aeabi_dadd+0x2e6>
 8000ee4:	e0c7      	b.n	8001076 <__aeabi_dadd+0x476>
 8000ee6:	4928      	ldr	r1, [pc, #160]	@ (8000f88 <__aeabi_dadd+0x388>)
 8000ee8:	4589      	cmp	r9, r1
 8000eea:	d100      	bne.n	8000eee <__aeabi_dadd+0x2ee>
 8000eec:	e185      	b.n	80011fa <__aeabi_dadd+0x5fa>
 8000eee:	2501      	movs	r5, #1
 8000ef0:	2a38      	cmp	r2, #56	@ 0x38
 8000ef2:	dc12      	bgt.n	8000f1a <__aeabi_dadd+0x31a>
 8000ef4:	2180      	movs	r1, #128	@ 0x80
 8000ef6:	0409      	lsls	r1, r1, #16
 8000ef8:	430c      	orrs	r4, r1
 8000efa:	2a1f      	cmp	r2, #31
 8000efc:	dd00      	ble.n	8000f00 <__aeabi_dadd+0x300>
 8000efe:	e1ab      	b.n	8001258 <__aeabi_dadd+0x658>
 8000f00:	2120      	movs	r1, #32
 8000f02:	0025      	movs	r5, r4
 8000f04:	1a89      	subs	r1, r1, r2
 8000f06:	0007      	movs	r7, r0
 8000f08:	4088      	lsls	r0, r1
 8000f0a:	408d      	lsls	r5, r1
 8000f0c:	40d7      	lsrs	r7, r2
 8000f0e:	1e41      	subs	r1, r0, #1
 8000f10:	4188      	sbcs	r0, r1
 8000f12:	40d4      	lsrs	r4, r2
 8000f14:	433d      	orrs	r5, r7
 8000f16:	4305      	orrs	r5, r0
 8000f18:	44a2      	add	sl, r4
 8000f1a:	4465      	add	r5, ip
 8000f1c:	4565      	cmp	r5, ip
 8000f1e:	4192      	sbcs	r2, r2
 8000f20:	4252      	negs	r2, r2
 8000f22:	4452      	add	r2, sl
 8000f24:	0014      	movs	r4, r2
 8000f26:	464f      	mov	r7, r9
 8000f28:	e774      	b.n	8000e14 <__aeabi_dadd+0x214>
 8000f2a:	0028      	movs	r0, r5
 8000f2c:	f001 fdf0 	bl	8002b10 <__clzsi2>
 8000f30:	0003      	movs	r3, r0
 8000f32:	3318      	adds	r3, #24
 8000f34:	2b1f      	cmp	r3, #31
 8000f36:	dc00      	bgt.n	8000f3a <__aeabi_dadd+0x33a>
 8000f38:	e6c2      	b.n	8000cc0 <__aeabi_dadd+0xc0>
 8000f3a:	002a      	movs	r2, r5
 8000f3c:	3808      	subs	r0, #8
 8000f3e:	4082      	lsls	r2, r0
 8000f40:	429f      	cmp	r7, r3
 8000f42:	dd00      	ble.n	8000f46 <__aeabi_dadd+0x346>
 8000f44:	e0a9      	b.n	800109a <__aeabi_dadd+0x49a>
 8000f46:	1bdb      	subs	r3, r3, r7
 8000f48:	1c58      	adds	r0, r3, #1
 8000f4a:	281f      	cmp	r0, #31
 8000f4c:	dc00      	bgt.n	8000f50 <__aeabi_dadd+0x350>
 8000f4e:	e1ac      	b.n	80012aa <__aeabi_dadd+0x6aa>
 8000f50:	0015      	movs	r5, r2
 8000f52:	3b1f      	subs	r3, #31
 8000f54:	40dd      	lsrs	r5, r3
 8000f56:	2820      	cmp	r0, #32
 8000f58:	d005      	beq.n	8000f66 <__aeabi_dadd+0x366>
 8000f5a:	2340      	movs	r3, #64	@ 0x40
 8000f5c:	1a1b      	subs	r3, r3, r0
 8000f5e:	409a      	lsls	r2, r3
 8000f60:	1e53      	subs	r3, r2, #1
 8000f62:	419a      	sbcs	r2, r3
 8000f64:	4315      	orrs	r5, r2
 8000f66:	2307      	movs	r3, #7
 8000f68:	2700      	movs	r7, #0
 8000f6a:	402b      	ands	r3, r5
 8000f6c:	e7b0      	b.n	8000ed0 <__aeabi_dadd+0x2d0>
 8000f6e:	08ed      	lsrs	r5, r5, #3
 8000f70:	4b05      	ldr	r3, [pc, #20]	@ (8000f88 <__aeabi_dadd+0x388>)
 8000f72:	0762      	lsls	r2, r4, #29
 8000f74:	432a      	orrs	r2, r5
 8000f76:	08e4      	lsrs	r4, r4, #3
 8000f78:	429f      	cmp	r7, r3
 8000f7a:	d00f      	beq.n	8000f9c <__aeabi_dadd+0x39c>
 8000f7c:	0324      	lsls	r4, r4, #12
 8000f7e:	0b25      	lsrs	r5, r4, #12
 8000f80:	057c      	lsls	r4, r7, #21
 8000f82:	0d64      	lsrs	r4, r4, #21
 8000f84:	e6d4      	b.n	8000d30 <__aeabi_dadd+0x130>
 8000f86:	46c0      	nop			@ (mov r8, r8)
 8000f88:	000007ff 	.word	0x000007ff
 8000f8c:	ff7fffff 	.word	0xff7fffff
 8000f90:	000007fe 	.word	0x000007fe
 8000f94:	08c0      	lsrs	r0, r0, #3
 8000f96:	0762      	lsls	r2, r4, #29
 8000f98:	4302      	orrs	r2, r0
 8000f9a:	08e4      	lsrs	r4, r4, #3
 8000f9c:	0013      	movs	r3, r2
 8000f9e:	4323      	orrs	r3, r4
 8000fa0:	d100      	bne.n	8000fa4 <__aeabi_dadd+0x3a4>
 8000fa2:	e186      	b.n	80012b2 <__aeabi_dadd+0x6b2>
 8000fa4:	2580      	movs	r5, #128	@ 0x80
 8000fa6:	032d      	lsls	r5, r5, #12
 8000fa8:	4325      	orrs	r5, r4
 8000faa:	032d      	lsls	r5, r5, #12
 8000fac:	4cc3      	ldr	r4, [pc, #780]	@ (80012bc <__aeabi_dadd+0x6bc>)
 8000fae:	0b2d      	lsrs	r5, r5, #12
 8000fb0:	e6be      	b.n	8000d30 <__aeabi_dadd+0x130>
 8000fb2:	4660      	mov	r0, ip
 8000fb4:	4654      	mov	r4, sl
 8000fb6:	000e      	movs	r6, r1
 8000fb8:	0017      	movs	r7, r2
 8000fba:	08c5      	lsrs	r5, r0, #3
 8000fbc:	e7d8      	b.n	8000f70 <__aeabi_dadd+0x370>
 8000fbe:	4cc0      	ldr	r4, [pc, #768]	@ (80012c0 <__aeabi_dadd+0x6c0>)
 8000fc0:	1aff      	subs	r7, r7, r3
 8000fc2:	4014      	ands	r4, r2
 8000fc4:	e696      	b.n	8000cf4 <__aeabi_dadd+0xf4>
 8000fc6:	4abf      	ldr	r2, [pc, #764]	@ (80012c4 <__aeabi_dadd+0x6c4>)
 8000fc8:	1c79      	adds	r1, r7, #1
 8000fca:	4211      	tst	r1, r2
 8000fcc:	d16b      	bne.n	80010a6 <__aeabi_dadd+0x4a6>
 8000fce:	0022      	movs	r2, r4
 8000fd0:	4302      	orrs	r2, r0
 8000fd2:	2f00      	cmp	r7, #0
 8000fd4:	d000      	beq.n	8000fd8 <__aeabi_dadd+0x3d8>
 8000fd6:	e0db      	b.n	8001190 <__aeabi_dadd+0x590>
 8000fd8:	2a00      	cmp	r2, #0
 8000fda:	d100      	bne.n	8000fde <__aeabi_dadd+0x3de>
 8000fdc:	e12d      	b.n	800123a <__aeabi_dadd+0x63a>
 8000fde:	4662      	mov	r2, ip
 8000fe0:	4653      	mov	r3, sl
 8000fe2:	431a      	orrs	r2, r3
 8000fe4:	d100      	bne.n	8000fe8 <__aeabi_dadd+0x3e8>
 8000fe6:	e0b6      	b.n	8001156 <__aeabi_dadd+0x556>
 8000fe8:	4663      	mov	r3, ip
 8000fea:	18c5      	adds	r5, r0, r3
 8000fec:	4285      	cmp	r5, r0
 8000fee:	4180      	sbcs	r0, r0
 8000ff0:	4454      	add	r4, sl
 8000ff2:	4240      	negs	r0, r0
 8000ff4:	1824      	adds	r4, r4, r0
 8000ff6:	0223      	lsls	r3, r4, #8
 8000ff8:	d502      	bpl.n	8001000 <__aeabi_dadd+0x400>
 8000ffa:	000f      	movs	r7, r1
 8000ffc:	4bb0      	ldr	r3, [pc, #704]	@ (80012c0 <__aeabi_dadd+0x6c0>)
 8000ffe:	401c      	ands	r4, r3
 8001000:	003a      	movs	r2, r7
 8001002:	0028      	movs	r0, r5
 8001004:	e7d8      	b.n	8000fb8 <__aeabi_dadd+0x3b8>
 8001006:	4662      	mov	r2, ip
 8001008:	1a85      	subs	r5, r0, r2
 800100a:	42a8      	cmp	r0, r5
 800100c:	4192      	sbcs	r2, r2
 800100e:	4653      	mov	r3, sl
 8001010:	4252      	negs	r2, r2
 8001012:	4691      	mov	r9, r2
 8001014:	1ae3      	subs	r3, r4, r3
 8001016:	001a      	movs	r2, r3
 8001018:	464b      	mov	r3, r9
 800101a:	1ad2      	subs	r2, r2, r3
 800101c:	0013      	movs	r3, r2
 800101e:	4691      	mov	r9, r2
 8001020:	021a      	lsls	r2, r3, #8
 8001022:	d454      	bmi.n	80010ce <__aeabi_dadd+0x4ce>
 8001024:	464a      	mov	r2, r9
 8001026:	464c      	mov	r4, r9
 8001028:	432a      	orrs	r2, r5
 800102a:	d000      	beq.n	800102e <__aeabi_dadd+0x42e>
 800102c:	e640      	b.n	8000cb0 <__aeabi_dadd+0xb0>
 800102e:	2600      	movs	r6, #0
 8001030:	2400      	movs	r4, #0
 8001032:	2500      	movs	r5, #0
 8001034:	e67c      	b.n	8000d30 <__aeabi_dadd+0x130>
 8001036:	4da1      	ldr	r5, [pc, #644]	@ (80012bc <__aeabi_dadd+0x6bc>)
 8001038:	45a9      	cmp	r9, r5
 800103a:	d100      	bne.n	800103e <__aeabi_dadd+0x43e>
 800103c:	e090      	b.n	8001160 <__aeabi_dadd+0x560>
 800103e:	2501      	movs	r5, #1
 8001040:	2a38      	cmp	r2, #56	@ 0x38
 8001042:	dd00      	ble.n	8001046 <__aeabi_dadd+0x446>
 8001044:	e6ab      	b.n	8000d9e <__aeabi_dadd+0x19e>
 8001046:	2580      	movs	r5, #128	@ 0x80
 8001048:	042d      	lsls	r5, r5, #16
 800104a:	432c      	orrs	r4, r5
 800104c:	e695      	b.n	8000d7a <__aeabi_dadd+0x17a>
 800104e:	0011      	movs	r1, r2
 8001050:	4655      	mov	r5, sl
 8001052:	3920      	subs	r1, #32
 8001054:	40cd      	lsrs	r5, r1
 8001056:	46a9      	mov	r9, r5
 8001058:	2a20      	cmp	r2, #32
 800105a:	d006      	beq.n	800106a <__aeabi_dadd+0x46a>
 800105c:	2140      	movs	r1, #64	@ 0x40
 800105e:	4653      	mov	r3, sl
 8001060:	1a8a      	subs	r2, r1, r2
 8001062:	4093      	lsls	r3, r2
 8001064:	4662      	mov	r2, ip
 8001066:	431a      	orrs	r2, r3
 8001068:	4694      	mov	ip, r2
 800106a:	4665      	mov	r5, ip
 800106c:	1e6b      	subs	r3, r5, #1
 800106e:	419d      	sbcs	r5, r3
 8001070:	464b      	mov	r3, r9
 8001072:	431d      	orrs	r5, r3
 8001074:	e612      	b.n	8000c9c <__aeabi_dadd+0x9c>
 8001076:	0021      	movs	r1, r4
 8001078:	4301      	orrs	r1, r0
 800107a:	d100      	bne.n	800107e <__aeabi_dadd+0x47e>
 800107c:	e0c4      	b.n	8001208 <__aeabi_dadd+0x608>
 800107e:	1e51      	subs	r1, r2, #1
 8001080:	2a01      	cmp	r2, #1
 8001082:	d100      	bne.n	8001086 <__aeabi_dadd+0x486>
 8001084:	e0fb      	b.n	800127e <__aeabi_dadd+0x67e>
 8001086:	4d8d      	ldr	r5, [pc, #564]	@ (80012bc <__aeabi_dadd+0x6bc>)
 8001088:	42aa      	cmp	r2, r5
 800108a:	d100      	bne.n	800108e <__aeabi_dadd+0x48e>
 800108c:	e0b5      	b.n	80011fa <__aeabi_dadd+0x5fa>
 800108e:	2501      	movs	r5, #1
 8001090:	2938      	cmp	r1, #56	@ 0x38
 8001092:	dd00      	ble.n	8001096 <__aeabi_dadd+0x496>
 8001094:	e741      	b.n	8000f1a <__aeabi_dadd+0x31a>
 8001096:	000a      	movs	r2, r1
 8001098:	e72f      	b.n	8000efa <__aeabi_dadd+0x2fa>
 800109a:	4c89      	ldr	r4, [pc, #548]	@ (80012c0 <__aeabi_dadd+0x6c0>)
 800109c:	1aff      	subs	r7, r7, r3
 800109e:	4014      	ands	r4, r2
 80010a0:	0762      	lsls	r2, r4, #29
 80010a2:	08e4      	lsrs	r4, r4, #3
 80010a4:	e76a      	b.n	8000f7c <__aeabi_dadd+0x37c>
 80010a6:	4a85      	ldr	r2, [pc, #532]	@ (80012bc <__aeabi_dadd+0x6bc>)
 80010a8:	4291      	cmp	r1, r2
 80010aa:	d100      	bne.n	80010ae <__aeabi_dadd+0x4ae>
 80010ac:	e0e3      	b.n	8001276 <__aeabi_dadd+0x676>
 80010ae:	4663      	mov	r3, ip
 80010b0:	18c2      	adds	r2, r0, r3
 80010b2:	4282      	cmp	r2, r0
 80010b4:	4180      	sbcs	r0, r0
 80010b6:	0023      	movs	r3, r4
 80010b8:	4240      	negs	r0, r0
 80010ba:	4453      	add	r3, sl
 80010bc:	181b      	adds	r3, r3, r0
 80010be:	07dd      	lsls	r5, r3, #31
 80010c0:	085c      	lsrs	r4, r3, #1
 80010c2:	2307      	movs	r3, #7
 80010c4:	0852      	lsrs	r2, r2, #1
 80010c6:	4315      	orrs	r5, r2
 80010c8:	000f      	movs	r7, r1
 80010ca:	402b      	ands	r3, r5
 80010cc:	e700      	b.n	8000ed0 <__aeabi_dadd+0x2d0>
 80010ce:	4663      	mov	r3, ip
 80010d0:	1a1d      	subs	r5, r3, r0
 80010d2:	45ac      	cmp	ip, r5
 80010d4:	4192      	sbcs	r2, r2
 80010d6:	4653      	mov	r3, sl
 80010d8:	4252      	negs	r2, r2
 80010da:	1b1c      	subs	r4, r3, r4
 80010dc:	000e      	movs	r6, r1
 80010de:	4688      	mov	r8, r1
 80010e0:	1aa4      	subs	r4, r4, r2
 80010e2:	e5e5      	b.n	8000cb0 <__aeabi_dadd+0xb0>
 80010e4:	2d00      	cmp	r5, #0
 80010e6:	d000      	beq.n	80010ea <__aeabi_dadd+0x4ea>
 80010e8:	e091      	b.n	800120e <__aeabi_dadd+0x60e>
 80010ea:	2a00      	cmp	r2, #0
 80010ec:	d138      	bne.n	8001160 <__aeabi_dadd+0x560>
 80010ee:	2480      	movs	r4, #128	@ 0x80
 80010f0:	2600      	movs	r6, #0
 80010f2:	0324      	lsls	r4, r4, #12
 80010f4:	e756      	b.n	8000fa4 <__aeabi_dadd+0x3a4>
 80010f6:	4663      	mov	r3, ip
 80010f8:	18c5      	adds	r5, r0, r3
 80010fa:	4285      	cmp	r5, r0
 80010fc:	4180      	sbcs	r0, r0
 80010fe:	4454      	add	r4, sl
 8001100:	4240      	negs	r0, r0
 8001102:	1824      	adds	r4, r4, r0
 8001104:	2701      	movs	r7, #1
 8001106:	0223      	lsls	r3, r4, #8
 8001108:	d400      	bmi.n	800110c <__aeabi_dadd+0x50c>
 800110a:	e6df      	b.n	8000ecc <__aeabi_dadd+0x2cc>
 800110c:	2702      	movs	r7, #2
 800110e:	e687      	b.n	8000e20 <__aeabi_dadd+0x220>
 8001110:	4663      	mov	r3, ip
 8001112:	1ac5      	subs	r5, r0, r3
 8001114:	42a8      	cmp	r0, r5
 8001116:	4180      	sbcs	r0, r0
 8001118:	4653      	mov	r3, sl
 800111a:	4240      	negs	r0, r0
 800111c:	1ae4      	subs	r4, r4, r3
 800111e:	2701      	movs	r7, #1
 8001120:	1a24      	subs	r4, r4, r0
 8001122:	e5c0      	b.n	8000ca6 <__aeabi_dadd+0xa6>
 8001124:	0762      	lsls	r2, r4, #29
 8001126:	08c0      	lsrs	r0, r0, #3
 8001128:	4302      	orrs	r2, r0
 800112a:	08e4      	lsrs	r4, r4, #3
 800112c:	e736      	b.n	8000f9c <__aeabi_dadd+0x39c>
 800112e:	0011      	movs	r1, r2
 8001130:	4653      	mov	r3, sl
 8001132:	3920      	subs	r1, #32
 8001134:	40cb      	lsrs	r3, r1
 8001136:	4699      	mov	r9, r3
 8001138:	2a20      	cmp	r2, #32
 800113a:	d006      	beq.n	800114a <__aeabi_dadd+0x54a>
 800113c:	2140      	movs	r1, #64	@ 0x40
 800113e:	4653      	mov	r3, sl
 8001140:	1a8a      	subs	r2, r1, r2
 8001142:	4093      	lsls	r3, r2
 8001144:	4662      	mov	r2, ip
 8001146:	431a      	orrs	r2, r3
 8001148:	4694      	mov	ip, r2
 800114a:	4665      	mov	r5, ip
 800114c:	1e6b      	subs	r3, r5, #1
 800114e:	419d      	sbcs	r5, r3
 8001150:	464b      	mov	r3, r9
 8001152:	431d      	orrs	r5, r3
 8001154:	e659      	b.n	8000e0a <__aeabi_dadd+0x20a>
 8001156:	0762      	lsls	r2, r4, #29
 8001158:	08c0      	lsrs	r0, r0, #3
 800115a:	4302      	orrs	r2, r0
 800115c:	08e4      	lsrs	r4, r4, #3
 800115e:	e70d      	b.n	8000f7c <__aeabi_dadd+0x37c>
 8001160:	4653      	mov	r3, sl
 8001162:	075a      	lsls	r2, r3, #29
 8001164:	4663      	mov	r3, ip
 8001166:	08d8      	lsrs	r0, r3, #3
 8001168:	4653      	mov	r3, sl
 800116a:	000e      	movs	r6, r1
 800116c:	4302      	orrs	r2, r0
 800116e:	08dc      	lsrs	r4, r3, #3
 8001170:	e714      	b.n	8000f9c <__aeabi_dadd+0x39c>
 8001172:	0015      	movs	r5, r2
 8001174:	0026      	movs	r6, r4
 8001176:	3d20      	subs	r5, #32
 8001178:	40ee      	lsrs	r6, r5
 800117a:	2a20      	cmp	r2, #32
 800117c:	d003      	beq.n	8001186 <__aeabi_dadd+0x586>
 800117e:	2540      	movs	r5, #64	@ 0x40
 8001180:	1aaa      	subs	r2, r5, r2
 8001182:	4094      	lsls	r4, r2
 8001184:	4320      	orrs	r0, r4
 8001186:	1e42      	subs	r2, r0, #1
 8001188:	4190      	sbcs	r0, r2
 800118a:	0005      	movs	r5, r0
 800118c:	4335      	orrs	r5, r6
 800118e:	e606      	b.n	8000d9e <__aeabi_dadd+0x19e>
 8001190:	2a00      	cmp	r2, #0
 8001192:	d07c      	beq.n	800128e <__aeabi_dadd+0x68e>
 8001194:	4662      	mov	r2, ip
 8001196:	4653      	mov	r3, sl
 8001198:	08c0      	lsrs	r0, r0, #3
 800119a:	431a      	orrs	r2, r3
 800119c:	d100      	bne.n	80011a0 <__aeabi_dadd+0x5a0>
 800119e:	e6fa      	b.n	8000f96 <__aeabi_dadd+0x396>
 80011a0:	0762      	lsls	r2, r4, #29
 80011a2:	4310      	orrs	r0, r2
 80011a4:	2280      	movs	r2, #128	@ 0x80
 80011a6:	08e4      	lsrs	r4, r4, #3
 80011a8:	0312      	lsls	r2, r2, #12
 80011aa:	4214      	tst	r4, r2
 80011ac:	d008      	beq.n	80011c0 <__aeabi_dadd+0x5c0>
 80011ae:	08d9      	lsrs	r1, r3, #3
 80011b0:	4211      	tst	r1, r2
 80011b2:	d105      	bne.n	80011c0 <__aeabi_dadd+0x5c0>
 80011b4:	4663      	mov	r3, ip
 80011b6:	08d8      	lsrs	r0, r3, #3
 80011b8:	4653      	mov	r3, sl
 80011ba:	000c      	movs	r4, r1
 80011bc:	075b      	lsls	r3, r3, #29
 80011be:	4318      	orrs	r0, r3
 80011c0:	0f42      	lsrs	r2, r0, #29
 80011c2:	00c0      	lsls	r0, r0, #3
 80011c4:	08c0      	lsrs	r0, r0, #3
 80011c6:	0752      	lsls	r2, r2, #29
 80011c8:	4302      	orrs	r2, r0
 80011ca:	e6e7      	b.n	8000f9c <__aeabi_dadd+0x39c>
 80011cc:	2a00      	cmp	r2, #0
 80011ce:	d100      	bne.n	80011d2 <__aeabi_dadd+0x5d2>
 80011d0:	e72d      	b.n	800102e <__aeabi_dadd+0x42e>
 80011d2:	4663      	mov	r3, ip
 80011d4:	08d8      	lsrs	r0, r3, #3
 80011d6:	4653      	mov	r3, sl
 80011d8:	075a      	lsls	r2, r3, #29
 80011da:	000e      	movs	r6, r1
 80011dc:	4302      	orrs	r2, r0
 80011de:	08dc      	lsrs	r4, r3, #3
 80011e0:	e6cc      	b.n	8000f7c <__aeabi_dadd+0x37c>
 80011e2:	4663      	mov	r3, ip
 80011e4:	1a1d      	subs	r5, r3, r0
 80011e6:	45ac      	cmp	ip, r5
 80011e8:	4192      	sbcs	r2, r2
 80011ea:	4653      	mov	r3, sl
 80011ec:	4252      	negs	r2, r2
 80011ee:	1b1c      	subs	r4, r3, r4
 80011f0:	000e      	movs	r6, r1
 80011f2:	4688      	mov	r8, r1
 80011f4:	1aa4      	subs	r4, r4, r2
 80011f6:	3701      	adds	r7, #1
 80011f8:	e555      	b.n	8000ca6 <__aeabi_dadd+0xa6>
 80011fa:	4663      	mov	r3, ip
 80011fc:	08d9      	lsrs	r1, r3, #3
 80011fe:	4653      	mov	r3, sl
 8001200:	075a      	lsls	r2, r3, #29
 8001202:	430a      	orrs	r2, r1
 8001204:	08dc      	lsrs	r4, r3, #3
 8001206:	e6c9      	b.n	8000f9c <__aeabi_dadd+0x39c>
 8001208:	4660      	mov	r0, ip
 800120a:	4654      	mov	r4, sl
 800120c:	e6d4      	b.n	8000fb8 <__aeabi_dadd+0x3b8>
 800120e:	08c0      	lsrs	r0, r0, #3
 8001210:	2a00      	cmp	r2, #0
 8001212:	d100      	bne.n	8001216 <__aeabi_dadd+0x616>
 8001214:	e6bf      	b.n	8000f96 <__aeabi_dadd+0x396>
 8001216:	0762      	lsls	r2, r4, #29
 8001218:	4310      	orrs	r0, r2
 800121a:	2280      	movs	r2, #128	@ 0x80
 800121c:	08e4      	lsrs	r4, r4, #3
 800121e:	0312      	lsls	r2, r2, #12
 8001220:	4214      	tst	r4, r2
 8001222:	d0cd      	beq.n	80011c0 <__aeabi_dadd+0x5c0>
 8001224:	08dd      	lsrs	r5, r3, #3
 8001226:	4215      	tst	r5, r2
 8001228:	d1ca      	bne.n	80011c0 <__aeabi_dadd+0x5c0>
 800122a:	4663      	mov	r3, ip
 800122c:	08d8      	lsrs	r0, r3, #3
 800122e:	4653      	mov	r3, sl
 8001230:	075b      	lsls	r3, r3, #29
 8001232:	000e      	movs	r6, r1
 8001234:	002c      	movs	r4, r5
 8001236:	4318      	orrs	r0, r3
 8001238:	e7c2      	b.n	80011c0 <__aeabi_dadd+0x5c0>
 800123a:	4663      	mov	r3, ip
 800123c:	08d9      	lsrs	r1, r3, #3
 800123e:	4653      	mov	r3, sl
 8001240:	075a      	lsls	r2, r3, #29
 8001242:	430a      	orrs	r2, r1
 8001244:	08dc      	lsrs	r4, r3, #3
 8001246:	e699      	b.n	8000f7c <__aeabi_dadd+0x37c>
 8001248:	4663      	mov	r3, ip
 800124a:	08d8      	lsrs	r0, r3, #3
 800124c:	4653      	mov	r3, sl
 800124e:	075a      	lsls	r2, r3, #29
 8001250:	000e      	movs	r6, r1
 8001252:	4302      	orrs	r2, r0
 8001254:	08dc      	lsrs	r4, r3, #3
 8001256:	e6a1      	b.n	8000f9c <__aeabi_dadd+0x39c>
 8001258:	0011      	movs	r1, r2
 800125a:	0027      	movs	r7, r4
 800125c:	3920      	subs	r1, #32
 800125e:	40cf      	lsrs	r7, r1
 8001260:	2a20      	cmp	r2, #32
 8001262:	d003      	beq.n	800126c <__aeabi_dadd+0x66c>
 8001264:	2140      	movs	r1, #64	@ 0x40
 8001266:	1a8a      	subs	r2, r1, r2
 8001268:	4094      	lsls	r4, r2
 800126a:	4320      	orrs	r0, r4
 800126c:	1e42      	subs	r2, r0, #1
 800126e:	4190      	sbcs	r0, r2
 8001270:	0005      	movs	r5, r0
 8001272:	433d      	orrs	r5, r7
 8001274:	e651      	b.n	8000f1a <__aeabi_dadd+0x31a>
 8001276:	000c      	movs	r4, r1
 8001278:	2500      	movs	r5, #0
 800127a:	2200      	movs	r2, #0
 800127c:	e558      	b.n	8000d30 <__aeabi_dadd+0x130>
 800127e:	4460      	add	r0, ip
 8001280:	4560      	cmp	r0, ip
 8001282:	4192      	sbcs	r2, r2
 8001284:	4454      	add	r4, sl
 8001286:	4252      	negs	r2, r2
 8001288:	0005      	movs	r5, r0
 800128a:	18a4      	adds	r4, r4, r2
 800128c:	e73a      	b.n	8001104 <__aeabi_dadd+0x504>
 800128e:	4653      	mov	r3, sl
 8001290:	075a      	lsls	r2, r3, #29
 8001292:	4663      	mov	r3, ip
 8001294:	08d9      	lsrs	r1, r3, #3
 8001296:	4653      	mov	r3, sl
 8001298:	430a      	orrs	r2, r1
 800129a:	08dc      	lsrs	r4, r3, #3
 800129c:	e67e      	b.n	8000f9c <__aeabi_dadd+0x39c>
 800129e:	001a      	movs	r2, r3
 80012a0:	001c      	movs	r4, r3
 80012a2:	432a      	orrs	r2, r5
 80012a4:	d000      	beq.n	80012a8 <__aeabi_dadd+0x6a8>
 80012a6:	e6ab      	b.n	8001000 <__aeabi_dadd+0x400>
 80012a8:	e6c1      	b.n	800102e <__aeabi_dadd+0x42e>
 80012aa:	2120      	movs	r1, #32
 80012ac:	2500      	movs	r5, #0
 80012ae:	1a09      	subs	r1, r1, r0
 80012b0:	e519      	b.n	8000ce6 <__aeabi_dadd+0xe6>
 80012b2:	2200      	movs	r2, #0
 80012b4:	2500      	movs	r5, #0
 80012b6:	4c01      	ldr	r4, [pc, #4]	@ (80012bc <__aeabi_dadd+0x6bc>)
 80012b8:	e53a      	b.n	8000d30 <__aeabi_dadd+0x130>
 80012ba:	46c0      	nop			@ (mov r8, r8)
 80012bc:	000007ff 	.word	0x000007ff
 80012c0:	ff7fffff 	.word	0xff7fffff
 80012c4:	000007fe 	.word	0x000007fe

080012c8 <__aeabi_ddiv>:
 80012c8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80012ca:	46de      	mov	lr, fp
 80012cc:	4645      	mov	r5, r8
 80012ce:	4657      	mov	r7, sl
 80012d0:	464e      	mov	r6, r9
 80012d2:	b5e0      	push	{r5, r6, r7, lr}
 80012d4:	b087      	sub	sp, #28
 80012d6:	9200      	str	r2, [sp, #0]
 80012d8:	9301      	str	r3, [sp, #4]
 80012da:	030b      	lsls	r3, r1, #12
 80012dc:	0b1b      	lsrs	r3, r3, #12
 80012de:	469b      	mov	fp, r3
 80012e0:	0fca      	lsrs	r2, r1, #31
 80012e2:	004b      	lsls	r3, r1, #1
 80012e4:	0004      	movs	r4, r0
 80012e6:	4680      	mov	r8, r0
 80012e8:	0d5b      	lsrs	r3, r3, #21
 80012ea:	9202      	str	r2, [sp, #8]
 80012ec:	d100      	bne.n	80012f0 <__aeabi_ddiv+0x28>
 80012ee:	e16a      	b.n	80015c6 <__aeabi_ddiv+0x2fe>
 80012f0:	4ad4      	ldr	r2, [pc, #848]	@ (8001644 <__aeabi_ddiv+0x37c>)
 80012f2:	4293      	cmp	r3, r2
 80012f4:	d100      	bne.n	80012f8 <__aeabi_ddiv+0x30>
 80012f6:	e18c      	b.n	8001612 <__aeabi_ddiv+0x34a>
 80012f8:	4659      	mov	r1, fp
 80012fa:	0f42      	lsrs	r2, r0, #29
 80012fc:	00c9      	lsls	r1, r1, #3
 80012fe:	430a      	orrs	r2, r1
 8001300:	2180      	movs	r1, #128	@ 0x80
 8001302:	0409      	lsls	r1, r1, #16
 8001304:	4311      	orrs	r1, r2
 8001306:	00c2      	lsls	r2, r0, #3
 8001308:	4690      	mov	r8, r2
 800130a:	4acf      	ldr	r2, [pc, #828]	@ (8001648 <__aeabi_ddiv+0x380>)
 800130c:	4689      	mov	r9, r1
 800130e:	4692      	mov	sl, r2
 8001310:	449a      	add	sl, r3
 8001312:	2300      	movs	r3, #0
 8001314:	2400      	movs	r4, #0
 8001316:	9303      	str	r3, [sp, #12]
 8001318:	9e00      	ldr	r6, [sp, #0]
 800131a:	9f01      	ldr	r7, [sp, #4]
 800131c:	033b      	lsls	r3, r7, #12
 800131e:	0b1b      	lsrs	r3, r3, #12
 8001320:	469b      	mov	fp, r3
 8001322:	007b      	lsls	r3, r7, #1
 8001324:	0030      	movs	r0, r6
 8001326:	0d5b      	lsrs	r3, r3, #21
 8001328:	0ffd      	lsrs	r5, r7, #31
 800132a:	2b00      	cmp	r3, #0
 800132c:	d100      	bne.n	8001330 <__aeabi_ddiv+0x68>
 800132e:	e128      	b.n	8001582 <__aeabi_ddiv+0x2ba>
 8001330:	4ac4      	ldr	r2, [pc, #784]	@ (8001644 <__aeabi_ddiv+0x37c>)
 8001332:	4293      	cmp	r3, r2
 8001334:	d100      	bne.n	8001338 <__aeabi_ddiv+0x70>
 8001336:	e177      	b.n	8001628 <__aeabi_ddiv+0x360>
 8001338:	4659      	mov	r1, fp
 800133a:	0f72      	lsrs	r2, r6, #29
 800133c:	00c9      	lsls	r1, r1, #3
 800133e:	430a      	orrs	r2, r1
 8001340:	2180      	movs	r1, #128	@ 0x80
 8001342:	0409      	lsls	r1, r1, #16
 8001344:	4311      	orrs	r1, r2
 8001346:	468b      	mov	fp, r1
 8001348:	49bf      	ldr	r1, [pc, #764]	@ (8001648 <__aeabi_ddiv+0x380>)
 800134a:	00f2      	lsls	r2, r6, #3
 800134c:	468c      	mov	ip, r1
 800134e:	4651      	mov	r1, sl
 8001350:	4463      	add	r3, ip
 8001352:	1acb      	subs	r3, r1, r3
 8001354:	469a      	mov	sl, r3
 8001356:	2300      	movs	r3, #0
 8001358:	9e02      	ldr	r6, [sp, #8]
 800135a:	406e      	eors	r6, r5
 800135c:	2c0f      	cmp	r4, #15
 800135e:	d827      	bhi.n	80013b0 <__aeabi_ddiv+0xe8>
 8001360:	49ba      	ldr	r1, [pc, #744]	@ (800164c <__aeabi_ddiv+0x384>)
 8001362:	00a4      	lsls	r4, r4, #2
 8001364:	5909      	ldr	r1, [r1, r4]
 8001366:	468f      	mov	pc, r1
 8001368:	46cb      	mov	fp, r9
 800136a:	4642      	mov	r2, r8
 800136c:	9e02      	ldr	r6, [sp, #8]
 800136e:	9b03      	ldr	r3, [sp, #12]
 8001370:	2b02      	cmp	r3, #2
 8001372:	d016      	beq.n	80013a2 <__aeabi_ddiv+0xda>
 8001374:	2b03      	cmp	r3, #3
 8001376:	d100      	bne.n	800137a <__aeabi_ddiv+0xb2>
 8001378:	e2a6      	b.n	80018c8 <__aeabi_ddiv+0x600>
 800137a:	2b01      	cmp	r3, #1
 800137c:	d000      	beq.n	8001380 <__aeabi_ddiv+0xb8>
 800137e:	e0df      	b.n	8001540 <__aeabi_ddiv+0x278>
 8001380:	2200      	movs	r2, #0
 8001382:	2300      	movs	r3, #0
 8001384:	2400      	movs	r4, #0
 8001386:	4690      	mov	r8, r2
 8001388:	051b      	lsls	r3, r3, #20
 800138a:	4323      	orrs	r3, r4
 800138c:	07f6      	lsls	r6, r6, #31
 800138e:	4333      	orrs	r3, r6
 8001390:	4640      	mov	r0, r8
 8001392:	0019      	movs	r1, r3
 8001394:	b007      	add	sp, #28
 8001396:	bcf0      	pop	{r4, r5, r6, r7}
 8001398:	46bb      	mov	fp, r7
 800139a:	46b2      	mov	sl, r6
 800139c:	46a9      	mov	r9, r5
 800139e:	46a0      	mov	r8, r4
 80013a0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80013a2:	2200      	movs	r2, #0
 80013a4:	2400      	movs	r4, #0
 80013a6:	4690      	mov	r8, r2
 80013a8:	4ba6      	ldr	r3, [pc, #664]	@ (8001644 <__aeabi_ddiv+0x37c>)
 80013aa:	e7ed      	b.n	8001388 <__aeabi_ddiv+0xc0>
 80013ac:	002e      	movs	r6, r5
 80013ae:	e7df      	b.n	8001370 <__aeabi_ddiv+0xa8>
 80013b0:	45cb      	cmp	fp, r9
 80013b2:	d200      	bcs.n	80013b6 <__aeabi_ddiv+0xee>
 80013b4:	e1d4      	b.n	8001760 <__aeabi_ddiv+0x498>
 80013b6:	d100      	bne.n	80013ba <__aeabi_ddiv+0xf2>
 80013b8:	e1cf      	b.n	800175a <__aeabi_ddiv+0x492>
 80013ba:	2301      	movs	r3, #1
 80013bc:	425b      	negs	r3, r3
 80013be:	469c      	mov	ip, r3
 80013c0:	4644      	mov	r4, r8
 80013c2:	4648      	mov	r0, r9
 80013c4:	2700      	movs	r7, #0
 80013c6:	44e2      	add	sl, ip
 80013c8:	465b      	mov	r3, fp
 80013ca:	0e15      	lsrs	r5, r2, #24
 80013cc:	021b      	lsls	r3, r3, #8
 80013ce:	431d      	orrs	r5, r3
 80013d0:	0c19      	lsrs	r1, r3, #16
 80013d2:	042b      	lsls	r3, r5, #16
 80013d4:	0212      	lsls	r2, r2, #8
 80013d6:	9500      	str	r5, [sp, #0]
 80013d8:	0c1d      	lsrs	r5, r3, #16
 80013da:	4691      	mov	r9, r2
 80013dc:	9102      	str	r1, [sp, #8]
 80013de:	9503      	str	r5, [sp, #12]
 80013e0:	f7fe ff3e 	bl	8000260 <__aeabi_uidivmod>
 80013e4:	0002      	movs	r2, r0
 80013e6:	436a      	muls	r2, r5
 80013e8:	040b      	lsls	r3, r1, #16
 80013ea:	0c21      	lsrs	r1, r4, #16
 80013ec:	4680      	mov	r8, r0
 80013ee:	4319      	orrs	r1, r3
 80013f0:	428a      	cmp	r2, r1
 80013f2:	d909      	bls.n	8001408 <__aeabi_ddiv+0x140>
 80013f4:	9d00      	ldr	r5, [sp, #0]
 80013f6:	2301      	movs	r3, #1
 80013f8:	46ac      	mov	ip, r5
 80013fa:	425b      	negs	r3, r3
 80013fc:	4461      	add	r1, ip
 80013fe:	469c      	mov	ip, r3
 8001400:	44e0      	add	r8, ip
 8001402:	428d      	cmp	r5, r1
 8001404:	d800      	bhi.n	8001408 <__aeabi_ddiv+0x140>
 8001406:	e1fb      	b.n	8001800 <__aeabi_ddiv+0x538>
 8001408:	1a88      	subs	r0, r1, r2
 800140a:	9902      	ldr	r1, [sp, #8]
 800140c:	f7fe ff28 	bl	8000260 <__aeabi_uidivmod>
 8001410:	9a03      	ldr	r2, [sp, #12]
 8001412:	0424      	lsls	r4, r4, #16
 8001414:	4342      	muls	r2, r0
 8001416:	0409      	lsls	r1, r1, #16
 8001418:	0c24      	lsrs	r4, r4, #16
 800141a:	0003      	movs	r3, r0
 800141c:	430c      	orrs	r4, r1
 800141e:	42a2      	cmp	r2, r4
 8001420:	d906      	bls.n	8001430 <__aeabi_ddiv+0x168>
 8001422:	9900      	ldr	r1, [sp, #0]
 8001424:	3b01      	subs	r3, #1
 8001426:	468c      	mov	ip, r1
 8001428:	4464      	add	r4, ip
 800142a:	42a1      	cmp	r1, r4
 800142c:	d800      	bhi.n	8001430 <__aeabi_ddiv+0x168>
 800142e:	e1e1      	b.n	80017f4 <__aeabi_ddiv+0x52c>
 8001430:	1aa0      	subs	r0, r4, r2
 8001432:	4642      	mov	r2, r8
 8001434:	0412      	lsls	r2, r2, #16
 8001436:	431a      	orrs	r2, r3
 8001438:	4693      	mov	fp, r2
 800143a:	464b      	mov	r3, r9
 800143c:	4659      	mov	r1, fp
 800143e:	0c1b      	lsrs	r3, r3, #16
 8001440:	001d      	movs	r5, r3
 8001442:	9304      	str	r3, [sp, #16]
 8001444:	040b      	lsls	r3, r1, #16
 8001446:	4649      	mov	r1, r9
 8001448:	0409      	lsls	r1, r1, #16
 800144a:	0c09      	lsrs	r1, r1, #16
 800144c:	000c      	movs	r4, r1
 800144e:	0c1b      	lsrs	r3, r3, #16
 8001450:	435c      	muls	r4, r3
 8001452:	0c12      	lsrs	r2, r2, #16
 8001454:	436b      	muls	r3, r5
 8001456:	4688      	mov	r8, r1
 8001458:	4351      	muls	r1, r2
 800145a:	436a      	muls	r2, r5
 800145c:	0c25      	lsrs	r5, r4, #16
 800145e:	46ac      	mov	ip, r5
 8001460:	185b      	adds	r3, r3, r1
 8001462:	4463      	add	r3, ip
 8001464:	4299      	cmp	r1, r3
 8001466:	d903      	bls.n	8001470 <__aeabi_ddiv+0x1a8>
 8001468:	2180      	movs	r1, #128	@ 0x80
 800146a:	0249      	lsls	r1, r1, #9
 800146c:	468c      	mov	ip, r1
 800146e:	4462      	add	r2, ip
 8001470:	0c19      	lsrs	r1, r3, #16
 8001472:	0424      	lsls	r4, r4, #16
 8001474:	041b      	lsls	r3, r3, #16
 8001476:	0c24      	lsrs	r4, r4, #16
 8001478:	188a      	adds	r2, r1, r2
 800147a:	191c      	adds	r4, r3, r4
 800147c:	4290      	cmp	r0, r2
 800147e:	d302      	bcc.n	8001486 <__aeabi_ddiv+0x1be>
 8001480:	d116      	bne.n	80014b0 <__aeabi_ddiv+0x1e8>
 8001482:	42a7      	cmp	r7, r4
 8001484:	d214      	bcs.n	80014b0 <__aeabi_ddiv+0x1e8>
 8001486:	465b      	mov	r3, fp
 8001488:	9d00      	ldr	r5, [sp, #0]
 800148a:	3b01      	subs	r3, #1
 800148c:	444f      	add	r7, r9
 800148e:	9305      	str	r3, [sp, #20]
 8001490:	454f      	cmp	r7, r9
 8001492:	419b      	sbcs	r3, r3
 8001494:	46ac      	mov	ip, r5
 8001496:	425b      	negs	r3, r3
 8001498:	4463      	add	r3, ip
 800149a:	18c0      	adds	r0, r0, r3
 800149c:	4285      	cmp	r5, r0
 800149e:	d300      	bcc.n	80014a2 <__aeabi_ddiv+0x1da>
 80014a0:	e1a1      	b.n	80017e6 <__aeabi_ddiv+0x51e>
 80014a2:	4282      	cmp	r2, r0
 80014a4:	d900      	bls.n	80014a8 <__aeabi_ddiv+0x1e0>
 80014a6:	e1f6      	b.n	8001896 <__aeabi_ddiv+0x5ce>
 80014a8:	d100      	bne.n	80014ac <__aeabi_ddiv+0x1e4>
 80014aa:	e1f1      	b.n	8001890 <__aeabi_ddiv+0x5c8>
 80014ac:	9b05      	ldr	r3, [sp, #20]
 80014ae:	469b      	mov	fp, r3
 80014b0:	1b3c      	subs	r4, r7, r4
 80014b2:	42a7      	cmp	r7, r4
 80014b4:	41bf      	sbcs	r7, r7
 80014b6:	9d00      	ldr	r5, [sp, #0]
 80014b8:	1a80      	subs	r0, r0, r2
 80014ba:	427f      	negs	r7, r7
 80014bc:	1bc0      	subs	r0, r0, r7
 80014be:	4285      	cmp	r5, r0
 80014c0:	d100      	bne.n	80014c4 <__aeabi_ddiv+0x1fc>
 80014c2:	e1d0      	b.n	8001866 <__aeabi_ddiv+0x59e>
 80014c4:	9902      	ldr	r1, [sp, #8]
 80014c6:	f7fe fecb 	bl	8000260 <__aeabi_uidivmod>
 80014ca:	9a03      	ldr	r2, [sp, #12]
 80014cc:	040b      	lsls	r3, r1, #16
 80014ce:	4342      	muls	r2, r0
 80014d0:	0c21      	lsrs	r1, r4, #16
 80014d2:	0007      	movs	r7, r0
 80014d4:	4319      	orrs	r1, r3
 80014d6:	428a      	cmp	r2, r1
 80014d8:	d900      	bls.n	80014dc <__aeabi_ddiv+0x214>
 80014da:	e178      	b.n	80017ce <__aeabi_ddiv+0x506>
 80014dc:	1a88      	subs	r0, r1, r2
 80014de:	9902      	ldr	r1, [sp, #8]
 80014e0:	f7fe febe 	bl	8000260 <__aeabi_uidivmod>
 80014e4:	9a03      	ldr	r2, [sp, #12]
 80014e6:	0424      	lsls	r4, r4, #16
 80014e8:	4342      	muls	r2, r0
 80014ea:	0409      	lsls	r1, r1, #16
 80014ec:	0c24      	lsrs	r4, r4, #16
 80014ee:	0003      	movs	r3, r0
 80014f0:	430c      	orrs	r4, r1
 80014f2:	42a2      	cmp	r2, r4
 80014f4:	d900      	bls.n	80014f8 <__aeabi_ddiv+0x230>
 80014f6:	e15d      	b.n	80017b4 <__aeabi_ddiv+0x4ec>
 80014f8:	4641      	mov	r1, r8
 80014fa:	1aa4      	subs	r4, r4, r2
 80014fc:	043a      	lsls	r2, r7, #16
 80014fe:	431a      	orrs	r2, r3
 8001500:	9d04      	ldr	r5, [sp, #16]
 8001502:	0413      	lsls	r3, r2, #16
 8001504:	0c1b      	lsrs	r3, r3, #16
 8001506:	4359      	muls	r1, r3
 8001508:	4647      	mov	r7, r8
 800150a:	436b      	muls	r3, r5
 800150c:	469c      	mov	ip, r3
 800150e:	0c10      	lsrs	r0, r2, #16
 8001510:	4347      	muls	r7, r0
 8001512:	0c0b      	lsrs	r3, r1, #16
 8001514:	44bc      	add	ip, r7
 8001516:	4463      	add	r3, ip
 8001518:	4368      	muls	r0, r5
 800151a:	429f      	cmp	r7, r3
 800151c:	d903      	bls.n	8001526 <__aeabi_ddiv+0x25e>
 800151e:	2580      	movs	r5, #128	@ 0x80
 8001520:	026d      	lsls	r5, r5, #9
 8001522:	46ac      	mov	ip, r5
 8001524:	4460      	add	r0, ip
 8001526:	0c1f      	lsrs	r7, r3, #16
 8001528:	0409      	lsls	r1, r1, #16
 800152a:	041b      	lsls	r3, r3, #16
 800152c:	0c09      	lsrs	r1, r1, #16
 800152e:	183f      	adds	r7, r7, r0
 8001530:	185b      	adds	r3, r3, r1
 8001532:	42bc      	cmp	r4, r7
 8001534:	d200      	bcs.n	8001538 <__aeabi_ddiv+0x270>
 8001536:	e102      	b.n	800173e <__aeabi_ddiv+0x476>
 8001538:	d100      	bne.n	800153c <__aeabi_ddiv+0x274>
 800153a:	e0fd      	b.n	8001738 <__aeabi_ddiv+0x470>
 800153c:	2301      	movs	r3, #1
 800153e:	431a      	orrs	r2, r3
 8001540:	4b43      	ldr	r3, [pc, #268]	@ (8001650 <__aeabi_ddiv+0x388>)
 8001542:	4453      	add	r3, sl
 8001544:	2b00      	cmp	r3, #0
 8001546:	dc00      	bgt.n	800154a <__aeabi_ddiv+0x282>
 8001548:	e0ae      	b.n	80016a8 <__aeabi_ddiv+0x3e0>
 800154a:	0751      	lsls	r1, r2, #29
 800154c:	d000      	beq.n	8001550 <__aeabi_ddiv+0x288>
 800154e:	e198      	b.n	8001882 <__aeabi_ddiv+0x5ba>
 8001550:	4659      	mov	r1, fp
 8001552:	01c9      	lsls	r1, r1, #7
 8001554:	d506      	bpl.n	8001564 <__aeabi_ddiv+0x29c>
 8001556:	4659      	mov	r1, fp
 8001558:	4b3e      	ldr	r3, [pc, #248]	@ (8001654 <__aeabi_ddiv+0x38c>)
 800155a:	4019      	ands	r1, r3
 800155c:	2380      	movs	r3, #128	@ 0x80
 800155e:	468b      	mov	fp, r1
 8001560:	00db      	lsls	r3, r3, #3
 8001562:	4453      	add	r3, sl
 8001564:	493c      	ldr	r1, [pc, #240]	@ (8001658 <__aeabi_ddiv+0x390>)
 8001566:	428b      	cmp	r3, r1
 8001568:	dd00      	ble.n	800156c <__aeabi_ddiv+0x2a4>
 800156a:	e71a      	b.n	80013a2 <__aeabi_ddiv+0xda>
 800156c:	4659      	mov	r1, fp
 800156e:	08d2      	lsrs	r2, r2, #3
 8001570:	0749      	lsls	r1, r1, #29
 8001572:	4311      	orrs	r1, r2
 8001574:	465a      	mov	r2, fp
 8001576:	055b      	lsls	r3, r3, #21
 8001578:	0254      	lsls	r4, r2, #9
 800157a:	4688      	mov	r8, r1
 800157c:	0b24      	lsrs	r4, r4, #12
 800157e:	0d5b      	lsrs	r3, r3, #21
 8001580:	e702      	b.n	8001388 <__aeabi_ddiv+0xc0>
 8001582:	465a      	mov	r2, fp
 8001584:	9b00      	ldr	r3, [sp, #0]
 8001586:	431a      	orrs	r2, r3
 8001588:	d100      	bne.n	800158c <__aeabi_ddiv+0x2c4>
 800158a:	e07e      	b.n	800168a <__aeabi_ddiv+0x3c2>
 800158c:	465b      	mov	r3, fp
 800158e:	2b00      	cmp	r3, #0
 8001590:	d100      	bne.n	8001594 <__aeabi_ddiv+0x2cc>
 8001592:	e100      	b.n	8001796 <__aeabi_ddiv+0x4ce>
 8001594:	4658      	mov	r0, fp
 8001596:	f001 fabb 	bl	8002b10 <__clzsi2>
 800159a:	0002      	movs	r2, r0
 800159c:	0003      	movs	r3, r0
 800159e:	3a0b      	subs	r2, #11
 80015a0:	271d      	movs	r7, #29
 80015a2:	9e00      	ldr	r6, [sp, #0]
 80015a4:	1aba      	subs	r2, r7, r2
 80015a6:	0019      	movs	r1, r3
 80015a8:	4658      	mov	r0, fp
 80015aa:	40d6      	lsrs	r6, r2
 80015ac:	3908      	subs	r1, #8
 80015ae:	4088      	lsls	r0, r1
 80015b0:	0032      	movs	r2, r6
 80015b2:	4302      	orrs	r2, r0
 80015b4:	4693      	mov	fp, r2
 80015b6:	9a00      	ldr	r2, [sp, #0]
 80015b8:	408a      	lsls	r2, r1
 80015ba:	4928      	ldr	r1, [pc, #160]	@ (800165c <__aeabi_ddiv+0x394>)
 80015bc:	4453      	add	r3, sl
 80015be:	468a      	mov	sl, r1
 80015c0:	449a      	add	sl, r3
 80015c2:	2300      	movs	r3, #0
 80015c4:	e6c8      	b.n	8001358 <__aeabi_ddiv+0x90>
 80015c6:	465b      	mov	r3, fp
 80015c8:	4303      	orrs	r3, r0
 80015ca:	4699      	mov	r9, r3
 80015cc:	d056      	beq.n	800167c <__aeabi_ddiv+0x3b4>
 80015ce:	465b      	mov	r3, fp
 80015d0:	2b00      	cmp	r3, #0
 80015d2:	d100      	bne.n	80015d6 <__aeabi_ddiv+0x30e>
 80015d4:	e0cd      	b.n	8001772 <__aeabi_ddiv+0x4aa>
 80015d6:	4658      	mov	r0, fp
 80015d8:	f001 fa9a 	bl	8002b10 <__clzsi2>
 80015dc:	230b      	movs	r3, #11
 80015de:	425b      	negs	r3, r3
 80015e0:	469c      	mov	ip, r3
 80015e2:	0002      	movs	r2, r0
 80015e4:	4484      	add	ip, r0
 80015e6:	4666      	mov	r6, ip
 80015e8:	231d      	movs	r3, #29
 80015ea:	1b9b      	subs	r3, r3, r6
 80015ec:	0026      	movs	r6, r4
 80015ee:	0011      	movs	r1, r2
 80015f0:	4658      	mov	r0, fp
 80015f2:	40de      	lsrs	r6, r3
 80015f4:	3908      	subs	r1, #8
 80015f6:	4088      	lsls	r0, r1
 80015f8:	0033      	movs	r3, r6
 80015fa:	4303      	orrs	r3, r0
 80015fc:	4699      	mov	r9, r3
 80015fe:	0023      	movs	r3, r4
 8001600:	408b      	lsls	r3, r1
 8001602:	4698      	mov	r8, r3
 8001604:	4b16      	ldr	r3, [pc, #88]	@ (8001660 <__aeabi_ddiv+0x398>)
 8001606:	2400      	movs	r4, #0
 8001608:	1a9b      	subs	r3, r3, r2
 800160a:	469a      	mov	sl, r3
 800160c:	2300      	movs	r3, #0
 800160e:	9303      	str	r3, [sp, #12]
 8001610:	e682      	b.n	8001318 <__aeabi_ddiv+0x50>
 8001612:	465a      	mov	r2, fp
 8001614:	4302      	orrs	r2, r0
 8001616:	4691      	mov	r9, r2
 8001618:	d12a      	bne.n	8001670 <__aeabi_ddiv+0x3a8>
 800161a:	2200      	movs	r2, #0
 800161c:	469a      	mov	sl, r3
 800161e:	2302      	movs	r3, #2
 8001620:	4690      	mov	r8, r2
 8001622:	2408      	movs	r4, #8
 8001624:	9303      	str	r3, [sp, #12]
 8001626:	e677      	b.n	8001318 <__aeabi_ddiv+0x50>
 8001628:	465a      	mov	r2, fp
 800162a:	9b00      	ldr	r3, [sp, #0]
 800162c:	431a      	orrs	r2, r3
 800162e:	4b0d      	ldr	r3, [pc, #52]	@ (8001664 <__aeabi_ddiv+0x39c>)
 8001630:	469c      	mov	ip, r3
 8001632:	44e2      	add	sl, ip
 8001634:	2a00      	cmp	r2, #0
 8001636:	d117      	bne.n	8001668 <__aeabi_ddiv+0x3a0>
 8001638:	2302      	movs	r3, #2
 800163a:	431c      	orrs	r4, r3
 800163c:	2300      	movs	r3, #0
 800163e:	469b      	mov	fp, r3
 8001640:	3302      	adds	r3, #2
 8001642:	e689      	b.n	8001358 <__aeabi_ddiv+0x90>
 8001644:	000007ff 	.word	0x000007ff
 8001648:	fffffc01 	.word	0xfffffc01
 800164c:	0800ea90 	.word	0x0800ea90
 8001650:	000003ff 	.word	0x000003ff
 8001654:	feffffff 	.word	0xfeffffff
 8001658:	000007fe 	.word	0x000007fe
 800165c:	000003f3 	.word	0x000003f3
 8001660:	fffffc0d 	.word	0xfffffc0d
 8001664:	fffff801 	.word	0xfffff801
 8001668:	2303      	movs	r3, #3
 800166a:	0032      	movs	r2, r6
 800166c:	431c      	orrs	r4, r3
 800166e:	e673      	b.n	8001358 <__aeabi_ddiv+0x90>
 8001670:	469a      	mov	sl, r3
 8001672:	2303      	movs	r3, #3
 8001674:	46d9      	mov	r9, fp
 8001676:	240c      	movs	r4, #12
 8001678:	9303      	str	r3, [sp, #12]
 800167a:	e64d      	b.n	8001318 <__aeabi_ddiv+0x50>
 800167c:	2300      	movs	r3, #0
 800167e:	4698      	mov	r8, r3
 8001680:	469a      	mov	sl, r3
 8001682:	3301      	adds	r3, #1
 8001684:	2404      	movs	r4, #4
 8001686:	9303      	str	r3, [sp, #12]
 8001688:	e646      	b.n	8001318 <__aeabi_ddiv+0x50>
 800168a:	2301      	movs	r3, #1
 800168c:	431c      	orrs	r4, r3
 800168e:	2300      	movs	r3, #0
 8001690:	469b      	mov	fp, r3
 8001692:	3301      	adds	r3, #1
 8001694:	e660      	b.n	8001358 <__aeabi_ddiv+0x90>
 8001696:	2300      	movs	r3, #0
 8001698:	2480      	movs	r4, #128	@ 0x80
 800169a:	4698      	mov	r8, r3
 800169c:	2600      	movs	r6, #0
 800169e:	4b92      	ldr	r3, [pc, #584]	@ (80018e8 <__aeabi_ddiv+0x620>)
 80016a0:	0324      	lsls	r4, r4, #12
 80016a2:	e671      	b.n	8001388 <__aeabi_ddiv+0xc0>
 80016a4:	2201      	movs	r2, #1
 80016a6:	4252      	negs	r2, r2
 80016a8:	2101      	movs	r1, #1
 80016aa:	1ac9      	subs	r1, r1, r3
 80016ac:	2938      	cmp	r1, #56	@ 0x38
 80016ae:	dd00      	ble.n	80016b2 <__aeabi_ddiv+0x3ea>
 80016b0:	e666      	b.n	8001380 <__aeabi_ddiv+0xb8>
 80016b2:	291f      	cmp	r1, #31
 80016b4:	dc00      	bgt.n	80016b8 <__aeabi_ddiv+0x3f0>
 80016b6:	e0ab      	b.n	8001810 <__aeabi_ddiv+0x548>
 80016b8:	201f      	movs	r0, #31
 80016ba:	4240      	negs	r0, r0
 80016bc:	1ac3      	subs	r3, r0, r3
 80016be:	4658      	mov	r0, fp
 80016c0:	40d8      	lsrs	r0, r3
 80016c2:	0003      	movs	r3, r0
 80016c4:	2920      	cmp	r1, #32
 80016c6:	d004      	beq.n	80016d2 <__aeabi_ddiv+0x40a>
 80016c8:	4658      	mov	r0, fp
 80016ca:	4988      	ldr	r1, [pc, #544]	@ (80018ec <__aeabi_ddiv+0x624>)
 80016cc:	4451      	add	r1, sl
 80016ce:	4088      	lsls	r0, r1
 80016d0:	4302      	orrs	r2, r0
 80016d2:	1e51      	subs	r1, r2, #1
 80016d4:	418a      	sbcs	r2, r1
 80016d6:	431a      	orrs	r2, r3
 80016d8:	2307      	movs	r3, #7
 80016da:	0019      	movs	r1, r3
 80016dc:	2400      	movs	r4, #0
 80016de:	4011      	ands	r1, r2
 80016e0:	4213      	tst	r3, r2
 80016e2:	d00c      	beq.n	80016fe <__aeabi_ddiv+0x436>
 80016e4:	230f      	movs	r3, #15
 80016e6:	4013      	ands	r3, r2
 80016e8:	2b04      	cmp	r3, #4
 80016ea:	d100      	bne.n	80016ee <__aeabi_ddiv+0x426>
 80016ec:	e0f9      	b.n	80018e2 <__aeabi_ddiv+0x61a>
 80016ee:	1d11      	adds	r1, r2, #4
 80016f0:	4291      	cmp	r1, r2
 80016f2:	419b      	sbcs	r3, r3
 80016f4:	000a      	movs	r2, r1
 80016f6:	425b      	negs	r3, r3
 80016f8:	0759      	lsls	r1, r3, #29
 80016fa:	025b      	lsls	r3, r3, #9
 80016fc:	0b1c      	lsrs	r4, r3, #12
 80016fe:	08d2      	lsrs	r2, r2, #3
 8001700:	430a      	orrs	r2, r1
 8001702:	4690      	mov	r8, r2
 8001704:	2300      	movs	r3, #0
 8001706:	e63f      	b.n	8001388 <__aeabi_ddiv+0xc0>
 8001708:	2480      	movs	r4, #128	@ 0x80
 800170a:	464b      	mov	r3, r9
 800170c:	0324      	lsls	r4, r4, #12
 800170e:	4223      	tst	r3, r4
 8001710:	d009      	beq.n	8001726 <__aeabi_ddiv+0x45e>
 8001712:	465b      	mov	r3, fp
 8001714:	4223      	tst	r3, r4
 8001716:	d106      	bne.n	8001726 <__aeabi_ddiv+0x45e>
 8001718:	431c      	orrs	r4, r3
 800171a:	0324      	lsls	r4, r4, #12
 800171c:	002e      	movs	r6, r5
 800171e:	4690      	mov	r8, r2
 8001720:	4b71      	ldr	r3, [pc, #452]	@ (80018e8 <__aeabi_ddiv+0x620>)
 8001722:	0b24      	lsrs	r4, r4, #12
 8001724:	e630      	b.n	8001388 <__aeabi_ddiv+0xc0>
 8001726:	2480      	movs	r4, #128	@ 0x80
 8001728:	464b      	mov	r3, r9
 800172a:	0324      	lsls	r4, r4, #12
 800172c:	431c      	orrs	r4, r3
 800172e:	0324      	lsls	r4, r4, #12
 8001730:	9e02      	ldr	r6, [sp, #8]
 8001732:	4b6d      	ldr	r3, [pc, #436]	@ (80018e8 <__aeabi_ddiv+0x620>)
 8001734:	0b24      	lsrs	r4, r4, #12
 8001736:	e627      	b.n	8001388 <__aeabi_ddiv+0xc0>
 8001738:	2b00      	cmp	r3, #0
 800173a:	d100      	bne.n	800173e <__aeabi_ddiv+0x476>
 800173c:	e700      	b.n	8001540 <__aeabi_ddiv+0x278>
 800173e:	9800      	ldr	r0, [sp, #0]
 8001740:	1e51      	subs	r1, r2, #1
 8001742:	4684      	mov	ip, r0
 8001744:	4464      	add	r4, ip
 8001746:	4284      	cmp	r4, r0
 8001748:	d200      	bcs.n	800174c <__aeabi_ddiv+0x484>
 800174a:	e084      	b.n	8001856 <__aeabi_ddiv+0x58e>
 800174c:	42bc      	cmp	r4, r7
 800174e:	d200      	bcs.n	8001752 <__aeabi_ddiv+0x48a>
 8001750:	e0ae      	b.n	80018b0 <__aeabi_ddiv+0x5e8>
 8001752:	d100      	bne.n	8001756 <__aeabi_ddiv+0x48e>
 8001754:	e0c1      	b.n	80018da <__aeabi_ddiv+0x612>
 8001756:	000a      	movs	r2, r1
 8001758:	e6f0      	b.n	800153c <__aeabi_ddiv+0x274>
 800175a:	4542      	cmp	r2, r8
 800175c:	d900      	bls.n	8001760 <__aeabi_ddiv+0x498>
 800175e:	e62c      	b.n	80013ba <__aeabi_ddiv+0xf2>
 8001760:	464b      	mov	r3, r9
 8001762:	07dc      	lsls	r4, r3, #31
 8001764:	0858      	lsrs	r0, r3, #1
 8001766:	4643      	mov	r3, r8
 8001768:	085b      	lsrs	r3, r3, #1
 800176a:	431c      	orrs	r4, r3
 800176c:	4643      	mov	r3, r8
 800176e:	07df      	lsls	r7, r3, #31
 8001770:	e62a      	b.n	80013c8 <__aeabi_ddiv+0x100>
 8001772:	f001 f9cd 	bl	8002b10 <__clzsi2>
 8001776:	2315      	movs	r3, #21
 8001778:	469c      	mov	ip, r3
 800177a:	4484      	add	ip, r0
 800177c:	0002      	movs	r2, r0
 800177e:	4663      	mov	r3, ip
 8001780:	3220      	adds	r2, #32
 8001782:	2b1c      	cmp	r3, #28
 8001784:	dc00      	bgt.n	8001788 <__aeabi_ddiv+0x4c0>
 8001786:	e72e      	b.n	80015e6 <__aeabi_ddiv+0x31e>
 8001788:	0023      	movs	r3, r4
 800178a:	3808      	subs	r0, #8
 800178c:	4083      	lsls	r3, r0
 800178e:	4699      	mov	r9, r3
 8001790:	2300      	movs	r3, #0
 8001792:	4698      	mov	r8, r3
 8001794:	e736      	b.n	8001604 <__aeabi_ddiv+0x33c>
 8001796:	f001 f9bb 	bl	8002b10 <__clzsi2>
 800179a:	0002      	movs	r2, r0
 800179c:	0003      	movs	r3, r0
 800179e:	3215      	adds	r2, #21
 80017a0:	3320      	adds	r3, #32
 80017a2:	2a1c      	cmp	r2, #28
 80017a4:	dc00      	bgt.n	80017a8 <__aeabi_ddiv+0x4e0>
 80017a6:	e6fb      	b.n	80015a0 <__aeabi_ddiv+0x2d8>
 80017a8:	9900      	ldr	r1, [sp, #0]
 80017aa:	3808      	subs	r0, #8
 80017ac:	4081      	lsls	r1, r0
 80017ae:	2200      	movs	r2, #0
 80017b0:	468b      	mov	fp, r1
 80017b2:	e702      	b.n	80015ba <__aeabi_ddiv+0x2f2>
 80017b4:	9900      	ldr	r1, [sp, #0]
 80017b6:	3b01      	subs	r3, #1
 80017b8:	468c      	mov	ip, r1
 80017ba:	4464      	add	r4, ip
 80017bc:	42a1      	cmp	r1, r4
 80017be:	d900      	bls.n	80017c2 <__aeabi_ddiv+0x4fa>
 80017c0:	e69a      	b.n	80014f8 <__aeabi_ddiv+0x230>
 80017c2:	42a2      	cmp	r2, r4
 80017c4:	d800      	bhi.n	80017c8 <__aeabi_ddiv+0x500>
 80017c6:	e697      	b.n	80014f8 <__aeabi_ddiv+0x230>
 80017c8:	1e83      	subs	r3, r0, #2
 80017ca:	4464      	add	r4, ip
 80017cc:	e694      	b.n	80014f8 <__aeabi_ddiv+0x230>
 80017ce:	46ac      	mov	ip, r5
 80017d0:	4461      	add	r1, ip
 80017d2:	3f01      	subs	r7, #1
 80017d4:	428d      	cmp	r5, r1
 80017d6:	d900      	bls.n	80017da <__aeabi_ddiv+0x512>
 80017d8:	e680      	b.n	80014dc <__aeabi_ddiv+0x214>
 80017da:	428a      	cmp	r2, r1
 80017dc:	d800      	bhi.n	80017e0 <__aeabi_ddiv+0x518>
 80017de:	e67d      	b.n	80014dc <__aeabi_ddiv+0x214>
 80017e0:	1e87      	subs	r7, r0, #2
 80017e2:	4461      	add	r1, ip
 80017e4:	e67a      	b.n	80014dc <__aeabi_ddiv+0x214>
 80017e6:	4285      	cmp	r5, r0
 80017e8:	d000      	beq.n	80017ec <__aeabi_ddiv+0x524>
 80017ea:	e65f      	b.n	80014ac <__aeabi_ddiv+0x1e4>
 80017ec:	45b9      	cmp	r9, r7
 80017ee:	d900      	bls.n	80017f2 <__aeabi_ddiv+0x52a>
 80017f0:	e65c      	b.n	80014ac <__aeabi_ddiv+0x1e4>
 80017f2:	e656      	b.n	80014a2 <__aeabi_ddiv+0x1da>
 80017f4:	42a2      	cmp	r2, r4
 80017f6:	d800      	bhi.n	80017fa <__aeabi_ddiv+0x532>
 80017f8:	e61a      	b.n	8001430 <__aeabi_ddiv+0x168>
 80017fa:	1e83      	subs	r3, r0, #2
 80017fc:	4464      	add	r4, ip
 80017fe:	e617      	b.n	8001430 <__aeabi_ddiv+0x168>
 8001800:	428a      	cmp	r2, r1
 8001802:	d800      	bhi.n	8001806 <__aeabi_ddiv+0x53e>
 8001804:	e600      	b.n	8001408 <__aeabi_ddiv+0x140>
 8001806:	46ac      	mov	ip, r5
 8001808:	1e83      	subs	r3, r0, #2
 800180a:	4698      	mov	r8, r3
 800180c:	4461      	add	r1, ip
 800180e:	e5fb      	b.n	8001408 <__aeabi_ddiv+0x140>
 8001810:	4837      	ldr	r0, [pc, #220]	@ (80018f0 <__aeabi_ddiv+0x628>)
 8001812:	0014      	movs	r4, r2
 8001814:	4450      	add	r0, sl
 8001816:	4082      	lsls	r2, r0
 8001818:	465b      	mov	r3, fp
 800181a:	0017      	movs	r7, r2
 800181c:	4083      	lsls	r3, r0
 800181e:	40cc      	lsrs	r4, r1
 8001820:	1e7a      	subs	r2, r7, #1
 8001822:	4197      	sbcs	r7, r2
 8001824:	4323      	orrs	r3, r4
 8001826:	433b      	orrs	r3, r7
 8001828:	001a      	movs	r2, r3
 800182a:	465b      	mov	r3, fp
 800182c:	40cb      	lsrs	r3, r1
 800182e:	0751      	lsls	r1, r2, #29
 8001830:	d009      	beq.n	8001846 <__aeabi_ddiv+0x57e>
 8001832:	210f      	movs	r1, #15
 8001834:	4011      	ands	r1, r2
 8001836:	2904      	cmp	r1, #4
 8001838:	d005      	beq.n	8001846 <__aeabi_ddiv+0x57e>
 800183a:	1d11      	adds	r1, r2, #4
 800183c:	4291      	cmp	r1, r2
 800183e:	4192      	sbcs	r2, r2
 8001840:	4252      	negs	r2, r2
 8001842:	189b      	adds	r3, r3, r2
 8001844:	000a      	movs	r2, r1
 8001846:	0219      	lsls	r1, r3, #8
 8001848:	d400      	bmi.n	800184c <__aeabi_ddiv+0x584>
 800184a:	e755      	b.n	80016f8 <__aeabi_ddiv+0x430>
 800184c:	2200      	movs	r2, #0
 800184e:	2301      	movs	r3, #1
 8001850:	2400      	movs	r4, #0
 8001852:	4690      	mov	r8, r2
 8001854:	e598      	b.n	8001388 <__aeabi_ddiv+0xc0>
 8001856:	000a      	movs	r2, r1
 8001858:	42bc      	cmp	r4, r7
 800185a:	d000      	beq.n	800185e <__aeabi_ddiv+0x596>
 800185c:	e66e      	b.n	800153c <__aeabi_ddiv+0x274>
 800185e:	454b      	cmp	r3, r9
 8001860:	d000      	beq.n	8001864 <__aeabi_ddiv+0x59c>
 8001862:	e66b      	b.n	800153c <__aeabi_ddiv+0x274>
 8001864:	e66c      	b.n	8001540 <__aeabi_ddiv+0x278>
 8001866:	4b23      	ldr	r3, [pc, #140]	@ (80018f4 <__aeabi_ddiv+0x62c>)
 8001868:	4a23      	ldr	r2, [pc, #140]	@ (80018f8 <__aeabi_ddiv+0x630>)
 800186a:	4453      	add	r3, sl
 800186c:	4592      	cmp	sl, r2
 800186e:	da00      	bge.n	8001872 <__aeabi_ddiv+0x5aa>
 8001870:	e718      	b.n	80016a4 <__aeabi_ddiv+0x3dc>
 8001872:	2101      	movs	r1, #1
 8001874:	4249      	negs	r1, r1
 8001876:	1d0a      	adds	r2, r1, #4
 8001878:	428a      	cmp	r2, r1
 800187a:	4189      	sbcs	r1, r1
 800187c:	4249      	negs	r1, r1
 800187e:	448b      	add	fp, r1
 8001880:	e666      	b.n	8001550 <__aeabi_ddiv+0x288>
 8001882:	210f      	movs	r1, #15
 8001884:	4011      	ands	r1, r2
 8001886:	2904      	cmp	r1, #4
 8001888:	d100      	bne.n	800188c <__aeabi_ddiv+0x5c4>
 800188a:	e661      	b.n	8001550 <__aeabi_ddiv+0x288>
 800188c:	0011      	movs	r1, r2
 800188e:	e7f2      	b.n	8001876 <__aeabi_ddiv+0x5ae>
 8001890:	42bc      	cmp	r4, r7
 8001892:	d800      	bhi.n	8001896 <__aeabi_ddiv+0x5ce>
 8001894:	e60a      	b.n	80014ac <__aeabi_ddiv+0x1e4>
 8001896:	2302      	movs	r3, #2
 8001898:	425b      	negs	r3, r3
 800189a:	469c      	mov	ip, r3
 800189c:	9900      	ldr	r1, [sp, #0]
 800189e:	444f      	add	r7, r9
 80018a0:	454f      	cmp	r7, r9
 80018a2:	419b      	sbcs	r3, r3
 80018a4:	44e3      	add	fp, ip
 80018a6:	468c      	mov	ip, r1
 80018a8:	425b      	negs	r3, r3
 80018aa:	4463      	add	r3, ip
 80018ac:	18c0      	adds	r0, r0, r3
 80018ae:	e5ff      	b.n	80014b0 <__aeabi_ddiv+0x1e8>
 80018b0:	4649      	mov	r1, r9
 80018b2:	9d00      	ldr	r5, [sp, #0]
 80018b4:	0048      	lsls	r0, r1, #1
 80018b6:	4548      	cmp	r0, r9
 80018b8:	4189      	sbcs	r1, r1
 80018ba:	46ac      	mov	ip, r5
 80018bc:	4249      	negs	r1, r1
 80018be:	4461      	add	r1, ip
 80018c0:	4681      	mov	r9, r0
 80018c2:	3a02      	subs	r2, #2
 80018c4:	1864      	adds	r4, r4, r1
 80018c6:	e7c7      	b.n	8001858 <__aeabi_ddiv+0x590>
 80018c8:	2480      	movs	r4, #128	@ 0x80
 80018ca:	465b      	mov	r3, fp
 80018cc:	0324      	lsls	r4, r4, #12
 80018ce:	431c      	orrs	r4, r3
 80018d0:	0324      	lsls	r4, r4, #12
 80018d2:	4690      	mov	r8, r2
 80018d4:	4b04      	ldr	r3, [pc, #16]	@ (80018e8 <__aeabi_ddiv+0x620>)
 80018d6:	0b24      	lsrs	r4, r4, #12
 80018d8:	e556      	b.n	8001388 <__aeabi_ddiv+0xc0>
 80018da:	4599      	cmp	r9, r3
 80018dc:	d3e8      	bcc.n	80018b0 <__aeabi_ddiv+0x5e8>
 80018de:	000a      	movs	r2, r1
 80018e0:	e7bd      	b.n	800185e <__aeabi_ddiv+0x596>
 80018e2:	2300      	movs	r3, #0
 80018e4:	e708      	b.n	80016f8 <__aeabi_ddiv+0x430>
 80018e6:	46c0      	nop			@ (mov r8, r8)
 80018e8:	000007ff 	.word	0x000007ff
 80018ec:	0000043e 	.word	0x0000043e
 80018f0:	0000041e 	.word	0x0000041e
 80018f4:	000003ff 	.word	0x000003ff
 80018f8:	fffffc02 	.word	0xfffffc02

080018fc <__eqdf2>:
 80018fc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80018fe:	4657      	mov	r7, sl
 8001900:	46de      	mov	lr, fp
 8001902:	464e      	mov	r6, r9
 8001904:	4645      	mov	r5, r8
 8001906:	b5e0      	push	{r5, r6, r7, lr}
 8001908:	000d      	movs	r5, r1
 800190a:	0004      	movs	r4, r0
 800190c:	0fe8      	lsrs	r0, r5, #31
 800190e:	4683      	mov	fp, r0
 8001910:	0309      	lsls	r1, r1, #12
 8001912:	0fd8      	lsrs	r0, r3, #31
 8001914:	0b09      	lsrs	r1, r1, #12
 8001916:	4682      	mov	sl, r0
 8001918:	4819      	ldr	r0, [pc, #100]	@ (8001980 <__eqdf2+0x84>)
 800191a:	468c      	mov	ip, r1
 800191c:	031f      	lsls	r7, r3, #12
 800191e:	0069      	lsls	r1, r5, #1
 8001920:	005e      	lsls	r6, r3, #1
 8001922:	0d49      	lsrs	r1, r1, #21
 8001924:	0b3f      	lsrs	r7, r7, #12
 8001926:	0d76      	lsrs	r6, r6, #21
 8001928:	4281      	cmp	r1, r0
 800192a:	d018      	beq.n	800195e <__eqdf2+0x62>
 800192c:	4286      	cmp	r6, r0
 800192e:	d00f      	beq.n	8001950 <__eqdf2+0x54>
 8001930:	2001      	movs	r0, #1
 8001932:	42b1      	cmp	r1, r6
 8001934:	d10d      	bne.n	8001952 <__eqdf2+0x56>
 8001936:	45bc      	cmp	ip, r7
 8001938:	d10b      	bne.n	8001952 <__eqdf2+0x56>
 800193a:	4294      	cmp	r4, r2
 800193c:	d109      	bne.n	8001952 <__eqdf2+0x56>
 800193e:	45d3      	cmp	fp, sl
 8001940:	d01c      	beq.n	800197c <__eqdf2+0x80>
 8001942:	2900      	cmp	r1, #0
 8001944:	d105      	bne.n	8001952 <__eqdf2+0x56>
 8001946:	4660      	mov	r0, ip
 8001948:	4320      	orrs	r0, r4
 800194a:	1e43      	subs	r3, r0, #1
 800194c:	4198      	sbcs	r0, r3
 800194e:	e000      	b.n	8001952 <__eqdf2+0x56>
 8001950:	2001      	movs	r0, #1
 8001952:	bcf0      	pop	{r4, r5, r6, r7}
 8001954:	46bb      	mov	fp, r7
 8001956:	46b2      	mov	sl, r6
 8001958:	46a9      	mov	r9, r5
 800195a:	46a0      	mov	r8, r4
 800195c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800195e:	2001      	movs	r0, #1
 8001960:	428e      	cmp	r6, r1
 8001962:	d1f6      	bne.n	8001952 <__eqdf2+0x56>
 8001964:	4661      	mov	r1, ip
 8001966:	4339      	orrs	r1, r7
 8001968:	000f      	movs	r7, r1
 800196a:	4317      	orrs	r7, r2
 800196c:	4327      	orrs	r7, r4
 800196e:	d1f0      	bne.n	8001952 <__eqdf2+0x56>
 8001970:	465b      	mov	r3, fp
 8001972:	4652      	mov	r2, sl
 8001974:	1a98      	subs	r0, r3, r2
 8001976:	1e43      	subs	r3, r0, #1
 8001978:	4198      	sbcs	r0, r3
 800197a:	e7ea      	b.n	8001952 <__eqdf2+0x56>
 800197c:	2000      	movs	r0, #0
 800197e:	e7e8      	b.n	8001952 <__eqdf2+0x56>
 8001980:	000007ff 	.word	0x000007ff

08001984 <__gedf2>:
 8001984:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001986:	4657      	mov	r7, sl
 8001988:	464e      	mov	r6, r9
 800198a:	4645      	mov	r5, r8
 800198c:	46de      	mov	lr, fp
 800198e:	b5e0      	push	{r5, r6, r7, lr}
 8001990:	000d      	movs	r5, r1
 8001992:	030f      	lsls	r7, r1, #12
 8001994:	0b39      	lsrs	r1, r7, #12
 8001996:	b083      	sub	sp, #12
 8001998:	0004      	movs	r4, r0
 800199a:	4680      	mov	r8, r0
 800199c:	9101      	str	r1, [sp, #4]
 800199e:	0058      	lsls	r0, r3, #1
 80019a0:	0fe9      	lsrs	r1, r5, #31
 80019a2:	4f31      	ldr	r7, [pc, #196]	@ (8001a68 <__gedf2+0xe4>)
 80019a4:	0d40      	lsrs	r0, r0, #21
 80019a6:	468c      	mov	ip, r1
 80019a8:	006e      	lsls	r6, r5, #1
 80019aa:	0319      	lsls	r1, r3, #12
 80019ac:	4682      	mov	sl, r0
 80019ae:	4691      	mov	r9, r2
 80019b0:	0d76      	lsrs	r6, r6, #21
 80019b2:	0b09      	lsrs	r1, r1, #12
 80019b4:	0fd8      	lsrs	r0, r3, #31
 80019b6:	42be      	cmp	r6, r7
 80019b8:	d01f      	beq.n	80019fa <__gedf2+0x76>
 80019ba:	45ba      	cmp	sl, r7
 80019bc:	d00f      	beq.n	80019de <__gedf2+0x5a>
 80019be:	2e00      	cmp	r6, #0
 80019c0:	d12f      	bne.n	8001a22 <__gedf2+0x9e>
 80019c2:	4655      	mov	r5, sl
 80019c4:	9e01      	ldr	r6, [sp, #4]
 80019c6:	4334      	orrs	r4, r6
 80019c8:	2d00      	cmp	r5, #0
 80019ca:	d127      	bne.n	8001a1c <__gedf2+0x98>
 80019cc:	430a      	orrs	r2, r1
 80019ce:	d03a      	beq.n	8001a46 <__gedf2+0xc2>
 80019d0:	2c00      	cmp	r4, #0
 80019d2:	d145      	bne.n	8001a60 <__gedf2+0xdc>
 80019d4:	2800      	cmp	r0, #0
 80019d6:	d11a      	bne.n	8001a0e <__gedf2+0x8a>
 80019d8:	2001      	movs	r0, #1
 80019da:	4240      	negs	r0, r0
 80019dc:	e017      	b.n	8001a0e <__gedf2+0x8a>
 80019de:	4311      	orrs	r1, r2
 80019e0:	d13b      	bne.n	8001a5a <__gedf2+0xd6>
 80019e2:	2e00      	cmp	r6, #0
 80019e4:	d102      	bne.n	80019ec <__gedf2+0x68>
 80019e6:	9f01      	ldr	r7, [sp, #4]
 80019e8:	4327      	orrs	r7, r4
 80019ea:	d0f3      	beq.n	80019d4 <__gedf2+0x50>
 80019ec:	4584      	cmp	ip, r0
 80019ee:	d109      	bne.n	8001a04 <__gedf2+0x80>
 80019f0:	4663      	mov	r3, ip
 80019f2:	2b00      	cmp	r3, #0
 80019f4:	d0f0      	beq.n	80019d8 <__gedf2+0x54>
 80019f6:	4660      	mov	r0, ip
 80019f8:	e009      	b.n	8001a0e <__gedf2+0x8a>
 80019fa:	9f01      	ldr	r7, [sp, #4]
 80019fc:	4327      	orrs	r7, r4
 80019fe:	d12c      	bne.n	8001a5a <__gedf2+0xd6>
 8001a00:	45b2      	cmp	sl, r6
 8001a02:	d024      	beq.n	8001a4e <__gedf2+0xca>
 8001a04:	4663      	mov	r3, ip
 8001a06:	2002      	movs	r0, #2
 8001a08:	3b01      	subs	r3, #1
 8001a0a:	4018      	ands	r0, r3
 8001a0c:	3801      	subs	r0, #1
 8001a0e:	b003      	add	sp, #12
 8001a10:	bcf0      	pop	{r4, r5, r6, r7}
 8001a12:	46bb      	mov	fp, r7
 8001a14:	46b2      	mov	sl, r6
 8001a16:	46a9      	mov	r9, r5
 8001a18:	46a0      	mov	r8, r4
 8001a1a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001a1c:	2c00      	cmp	r4, #0
 8001a1e:	d0d9      	beq.n	80019d4 <__gedf2+0x50>
 8001a20:	e7e4      	b.n	80019ec <__gedf2+0x68>
 8001a22:	4654      	mov	r4, sl
 8001a24:	2c00      	cmp	r4, #0
 8001a26:	d0ed      	beq.n	8001a04 <__gedf2+0x80>
 8001a28:	4584      	cmp	ip, r0
 8001a2a:	d1eb      	bne.n	8001a04 <__gedf2+0x80>
 8001a2c:	4556      	cmp	r6, sl
 8001a2e:	dce9      	bgt.n	8001a04 <__gedf2+0x80>
 8001a30:	dbde      	blt.n	80019f0 <__gedf2+0x6c>
 8001a32:	9b01      	ldr	r3, [sp, #4]
 8001a34:	428b      	cmp	r3, r1
 8001a36:	d8e5      	bhi.n	8001a04 <__gedf2+0x80>
 8001a38:	d1da      	bne.n	80019f0 <__gedf2+0x6c>
 8001a3a:	45c8      	cmp	r8, r9
 8001a3c:	d8e2      	bhi.n	8001a04 <__gedf2+0x80>
 8001a3e:	2000      	movs	r0, #0
 8001a40:	45c8      	cmp	r8, r9
 8001a42:	d2e4      	bcs.n	8001a0e <__gedf2+0x8a>
 8001a44:	e7d4      	b.n	80019f0 <__gedf2+0x6c>
 8001a46:	2000      	movs	r0, #0
 8001a48:	2c00      	cmp	r4, #0
 8001a4a:	d0e0      	beq.n	8001a0e <__gedf2+0x8a>
 8001a4c:	e7da      	b.n	8001a04 <__gedf2+0x80>
 8001a4e:	4311      	orrs	r1, r2
 8001a50:	d103      	bne.n	8001a5a <__gedf2+0xd6>
 8001a52:	4584      	cmp	ip, r0
 8001a54:	d1d6      	bne.n	8001a04 <__gedf2+0x80>
 8001a56:	2000      	movs	r0, #0
 8001a58:	e7d9      	b.n	8001a0e <__gedf2+0x8a>
 8001a5a:	2002      	movs	r0, #2
 8001a5c:	4240      	negs	r0, r0
 8001a5e:	e7d6      	b.n	8001a0e <__gedf2+0x8a>
 8001a60:	4584      	cmp	ip, r0
 8001a62:	d0e6      	beq.n	8001a32 <__gedf2+0xae>
 8001a64:	e7ce      	b.n	8001a04 <__gedf2+0x80>
 8001a66:	46c0      	nop			@ (mov r8, r8)
 8001a68:	000007ff 	.word	0x000007ff

08001a6c <__ledf2>:
 8001a6c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001a6e:	4657      	mov	r7, sl
 8001a70:	464e      	mov	r6, r9
 8001a72:	4645      	mov	r5, r8
 8001a74:	46de      	mov	lr, fp
 8001a76:	b5e0      	push	{r5, r6, r7, lr}
 8001a78:	000d      	movs	r5, r1
 8001a7a:	030f      	lsls	r7, r1, #12
 8001a7c:	0004      	movs	r4, r0
 8001a7e:	4680      	mov	r8, r0
 8001a80:	0fe8      	lsrs	r0, r5, #31
 8001a82:	0b39      	lsrs	r1, r7, #12
 8001a84:	4684      	mov	ip, r0
 8001a86:	b083      	sub	sp, #12
 8001a88:	0058      	lsls	r0, r3, #1
 8001a8a:	4f30      	ldr	r7, [pc, #192]	@ (8001b4c <__ledf2+0xe0>)
 8001a8c:	0d40      	lsrs	r0, r0, #21
 8001a8e:	9101      	str	r1, [sp, #4]
 8001a90:	031e      	lsls	r6, r3, #12
 8001a92:	0069      	lsls	r1, r5, #1
 8001a94:	4682      	mov	sl, r0
 8001a96:	4691      	mov	r9, r2
 8001a98:	0d49      	lsrs	r1, r1, #21
 8001a9a:	0b36      	lsrs	r6, r6, #12
 8001a9c:	0fd8      	lsrs	r0, r3, #31
 8001a9e:	42b9      	cmp	r1, r7
 8001aa0:	d020      	beq.n	8001ae4 <__ledf2+0x78>
 8001aa2:	45ba      	cmp	sl, r7
 8001aa4:	d00f      	beq.n	8001ac6 <__ledf2+0x5a>
 8001aa6:	2900      	cmp	r1, #0
 8001aa8:	d12b      	bne.n	8001b02 <__ledf2+0x96>
 8001aaa:	9901      	ldr	r1, [sp, #4]
 8001aac:	430c      	orrs	r4, r1
 8001aae:	4651      	mov	r1, sl
 8001ab0:	2900      	cmp	r1, #0
 8001ab2:	d137      	bne.n	8001b24 <__ledf2+0xb8>
 8001ab4:	4332      	orrs	r2, r6
 8001ab6:	d038      	beq.n	8001b2a <__ledf2+0xbe>
 8001ab8:	2c00      	cmp	r4, #0
 8001aba:	d144      	bne.n	8001b46 <__ledf2+0xda>
 8001abc:	2800      	cmp	r0, #0
 8001abe:	d119      	bne.n	8001af4 <__ledf2+0x88>
 8001ac0:	2001      	movs	r0, #1
 8001ac2:	4240      	negs	r0, r0
 8001ac4:	e016      	b.n	8001af4 <__ledf2+0x88>
 8001ac6:	4316      	orrs	r6, r2
 8001ac8:	d113      	bne.n	8001af2 <__ledf2+0x86>
 8001aca:	2900      	cmp	r1, #0
 8001acc:	d102      	bne.n	8001ad4 <__ledf2+0x68>
 8001ace:	9f01      	ldr	r7, [sp, #4]
 8001ad0:	4327      	orrs	r7, r4
 8001ad2:	d0f3      	beq.n	8001abc <__ledf2+0x50>
 8001ad4:	4584      	cmp	ip, r0
 8001ad6:	d020      	beq.n	8001b1a <__ledf2+0xae>
 8001ad8:	4663      	mov	r3, ip
 8001ada:	2002      	movs	r0, #2
 8001adc:	3b01      	subs	r3, #1
 8001ade:	4018      	ands	r0, r3
 8001ae0:	3801      	subs	r0, #1
 8001ae2:	e007      	b.n	8001af4 <__ledf2+0x88>
 8001ae4:	9f01      	ldr	r7, [sp, #4]
 8001ae6:	4327      	orrs	r7, r4
 8001ae8:	d103      	bne.n	8001af2 <__ledf2+0x86>
 8001aea:	458a      	cmp	sl, r1
 8001aec:	d1f4      	bne.n	8001ad8 <__ledf2+0x6c>
 8001aee:	4316      	orrs	r6, r2
 8001af0:	d01f      	beq.n	8001b32 <__ledf2+0xc6>
 8001af2:	2002      	movs	r0, #2
 8001af4:	b003      	add	sp, #12
 8001af6:	bcf0      	pop	{r4, r5, r6, r7}
 8001af8:	46bb      	mov	fp, r7
 8001afa:	46b2      	mov	sl, r6
 8001afc:	46a9      	mov	r9, r5
 8001afe:	46a0      	mov	r8, r4
 8001b00:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001b02:	4654      	mov	r4, sl
 8001b04:	2c00      	cmp	r4, #0
 8001b06:	d0e7      	beq.n	8001ad8 <__ledf2+0x6c>
 8001b08:	4584      	cmp	ip, r0
 8001b0a:	d1e5      	bne.n	8001ad8 <__ledf2+0x6c>
 8001b0c:	4551      	cmp	r1, sl
 8001b0e:	dce3      	bgt.n	8001ad8 <__ledf2+0x6c>
 8001b10:	db03      	blt.n	8001b1a <__ledf2+0xae>
 8001b12:	9b01      	ldr	r3, [sp, #4]
 8001b14:	42b3      	cmp	r3, r6
 8001b16:	d8df      	bhi.n	8001ad8 <__ledf2+0x6c>
 8001b18:	d00f      	beq.n	8001b3a <__ledf2+0xce>
 8001b1a:	4663      	mov	r3, ip
 8001b1c:	2b00      	cmp	r3, #0
 8001b1e:	d0cf      	beq.n	8001ac0 <__ledf2+0x54>
 8001b20:	4660      	mov	r0, ip
 8001b22:	e7e7      	b.n	8001af4 <__ledf2+0x88>
 8001b24:	2c00      	cmp	r4, #0
 8001b26:	d0c9      	beq.n	8001abc <__ledf2+0x50>
 8001b28:	e7d4      	b.n	8001ad4 <__ledf2+0x68>
 8001b2a:	2000      	movs	r0, #0
 8001b2c:	2c00      	cmp	r4, #0
 8001b2e:	d0e1      	beq.n	8001af4 <__ledf2+0x88>
 8001b30:	e7d2      	b.n	8001ad8 <__ledf2+0x6c>
 8001b32:	4584      	cmp	ip, r0
 8001b34:	d1d0      	bne.n	8001ad8 <__ledf2+0x6c>
 8001b36:	2000      	movs	r0, #0
 8001b38:	e7dc      	b.n	8001af4 <__ledf2+0x88>
 8001b3a:	45c8      	cmp	r8, r9
 8001b3c:	d8cc      	bhi.n	8001ad8 <__ledf2+0x6c>
 8001b3e:	2000      	movs	r0, #0
 8001b40:	45c8      	cmp	r8, r9
 8001b42:	d2d7      	bcs.n	8001af4 <__ledf2+0x88>
 8001b44:	e7e9      	b.n	8001b1a <__ledf2+0xae>
 8001b46:	4584      	cmp	ip, r0
 8001b48:	d0e3      	beq.n	8001b12 <__ledf2+0xa6>
 8001b4a:	e7c5      	b.n	8001ad8 <__ledf2+0x6c>
 8001b4c:	000007ff 	.word	0x000007ff

08001b50 <__aeabi_dmul>:
 8001b50:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001b52:	4657      	mov	r7, sl
 8001b54:	46de      	mov	lr, fp
 8001b56:	464e      	mov	r6, r9
 8001b58:	4645      	mov	r5, r8
 8001b5a:	b5e0      	push	{r5, r6, r7, lr}
 8001b5c:	001f      	movs	r7, r3
 8001b5e:	030b      	lsls	r3, r1, #12
 8001b60:	0b1b      	lsrs	r3, r3, #12
 8001b62:	0016      	movs	r6, r2
 8001b64:	469a      	mov	sl, r3
 8001b66:	0fca      	lsrs	r2, r1, #31
 8001b68:	004b      	lsls	r3, r1, #1
 8001b6a:	0004      	movs	r4, r0
 8001b6c:	4693      	mov	fp, r2
 8001b6e:	b087      	sub	sp, #28
 8001b70:	0d5b      	lsrs	r3, r3, #21
 8001b72:	d100      	bne.n	8001b76 <__aeabi_dmul+0x26>
 8001b74:	e0d5      	b.n	8001d22 <__aeabi_dmul+0x1d2>
 8001b76:	4abb      	ldr	r2, [pc, #748]	@ (8001e64 <__aeabi_dmul+0x314>)
 8001b78:	4293      	cmp	r3, r2
 8001b7a:	d100      	bne.n	8001b7e <__aeabi_dmul+0x2e>
 8001b7c:	e0f8      	b.n	8001d70 <__aeabi_dmul+0x220>
 8001b7e:	4651      	mov	r1, sl
 8001b80:	0f42      	lsrs	r2, r0, #29
 8001b82:	00c9      	lsls	r1, r1, #3
 8001b84:	430a      	orrs	r2, r1
 8001b86:	2180      	movs	r1, #128	@ 0x80
 8001b88:	0409      	lsls	r1, r1, #16
 8001b8a:	4311      	orrs	r1, r2
 8001b8c:	00c2      	lsls	r2, r0, #3
 8001b8e:	4691      	mov	r9, r2
 8001b90:	4ab5      	ldr	r2, [pc, #724]	@ (8001e68 <__aeabi_dmul+0x318>)
 8001b92:	468a      	mov	sl, r1
 8001b94:	189d      	adds	r5, r3, r2
 8001b96:	2300      	movs	r3, #0
 8001b98:	4698      	mov	r8, r3
 8001b9a:	9302      	str	r3, [sp, #8]
 8001b9c:	033c      	lsls	r4, r7, #12
 8001b9e:	007b      	lsls	r3, r7, #1
 8001ba0:	0ffa      	lsrs	r2, r7, #31
 8001ba2:	0030      	movs	r0, r6
 8001ba4:	0b24      	lsrs	r4, r4, #12
 8001ba6:	0d5b      	lsrs	r3, r3, #21
 8001ba8:	9200      	str	r2, [sp, #0]
 8001baa:	d100      	bne.n	8001bae <__aeabi_dmul+0x5e>
 8001bac:	e096      	b.n	8001cdc <__aeabi_dmul+0x18c>
 8001bae:	4aad      	ldr	r2, [pc, #692]	@ (8001e64 <__aeabi_dmul+0x314>)
 8001bb0:	4293      	cmp	r3, r2
 8001bb2:	d031      	beq.n	8001c18 <__aeabi_dmul+0xc8>
 8001bb4:	0f72      	lsrs	r2, r6, #29
 8001bb6:	00e4      	lsls	r4, r4, #3
 8001bb8:	4322      	orrs	r2, r4
 8001bba:	2480      	movs	r4, #128	@ 0x80
 8001bbc:	0424      	lsls	r4, r4, #16
 8001bbe:	4314      	orrs	r4, r2
 8001bc0:	4aa9      	ldr	r2, [pc, #676]	@ (8001e68 <__aeabi_dmul+0x318>)
 8001bc2:	00f0      	lsls	r0, r6, #3
 8001bc4:	4694      	mov	ip, r2
 8001bc6:	4463      	add	r3, ip
 8001bc8:	195b      	adds	r3, r3, r5
 8001bca:	1c5a      	adds	r2, r3, #1
 8001bcc:	9201      	str	r2, [sp, #4]
 8001bce:	4642      	mov	r2, r8
 8001bd0:	2600      	movs	r6, #0
 8001bd2:	2a0a      	cmp	r2, #10
 8001bd4:	dc42      	bgt.n	8001c5c <__aeabi_dmul+0x10c>
 8001bd6:	465a      	mov	r2, fp
 8001bd8:	9900      	ldr	r1, [sp, #0]
 8001bda:	404a      	eors	r2, r1
 8001bdc:	4693      	mov	fp, r2
 8001bde:	4642      	mov	r2, r8
 8001be0:	2a02      	cmp	r2, #2
 8001be2:	dc32      	bgt.n	8001c4a <__aeabi_dmul+0xfa>
 8001be4:	3a01      	subs	r2, #1
 8001be6:	2a01      	cmp	r2, #1
 8001be8:	d900      	bls.n	8001bec <__aeabi_dmul+0x9c>
 8001bea:	e149      	b.n	8001e80 <__aeabi_dmul+0x330>
 8001bec:	2e02      	cmp	r6, #2
 8001bee:	d100      	bne.n	8001bf2 <__aeabi_dmul+0xa2>
 8001bf0:	e0ca      	b.n	8001d88 <__aeabi_dmul+0x238>
 8001bf2:	2e01      	cmp	r6, #1
 8001bf4:	d13d      	bne.n	8001c72 <__aeabi_dmul+0x122>
 8001bf6:	2300      	movs	r3, #0
 8001bf8:	2400      	movs	r4, #0
 8001bfa:	2200      	movs	r2, #0
 8001bfc:	0010      	movs	r0, r2
 8001bfe:	465a      	mov	r2, fp
 8001c00:	051b      	lsls	r3, r3, #20
 8001c02:	4323      	orrs	r3, r4
 8001c04:	07d2      	lsls	r2, r2, #31
 8001c06:	4313      	orrs	r3, r2
 8001c08:	0019      	movs	r1, r3
 8001c0a:	b007      	add	sp, #28
 8001c0c:	bcf0      	pop	{r4, r5, r6, r7}
 8001c0e:	46bb      	mov	fp, r7
 8001c10:	46b2      	mov	sl, r6
 8001c12:	46a9      	mov	r9, r5
 8001c14:	46a0      	mov	r8, r4
 8001c16:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001c18:	4b92      	ldr	r3, [pc, #584]	@ (8001e64 <__aeabi_dmul+0x314>)
 8001c1a:	4326      	orrs	r6, r4
 8001c1c:	18eb      	adds	r3, r5, r3
 8001c1e:	2e00      	cmp	r6, #0
 8001c20:	d100      	bne.n	8001c24 <__aeabi_dmul+0xd4>
 8001c22:	e0bb      	b.n	8001d9c <__aeabi_dmul+0x24c>
 8001c24:	2203      	movs	r2, #3
 8001c26:	4641      	mov	r1, r8
 8001c28:	4311      	orrs	r1, r2
 8001c2a:	465a      	mov	r2, fp
 8001c2c:	4688      	mov	r8, r1
 8001c2e:	9900      	ldr	r1, [sp, #0]
 8001c30:	404a      	eors	r2, r1
 8001c32:	2180      	movs	r1, #128	@ 0x80
 8001c34:	0109      	lsls	r1, r1, #4
 8001c36:	468c      	mov	ip, r1
 8001c38:	0029      	movs	r1, r5
 8001c3a:	4461      	add	r1, ip
 8001c3c:	9101      	str	r1, [sp, #4]
 8001c3e:	4641      	mov	r1, r8
 8001c40:	290a      	cmp	r1, #10
 8001c42:	dd00      	ble.n	8001c46 <__aeabi_dmul+0xf6>
 8001c44:	e233      	b.n	80020ae <__aeabi_dmul+0x55e>
 8001c46:	4693      	mov	fp, r2
 8001c48:	2603      	movs	r6, #3
 8001c4a:	4642      	mov	r2, r8
 8001c4c:	2701      	movs	r7, #1
 8001c4e:	4097      	lsls	r7, r2
 8001c50:	21a6      	movs	r1, #166	@ 0xa6
 8001c52:	003a      	movs	r2, r7
 8001c54:	00c9      	lsls	r1, r1, #3
 8001c56:	400a      	ands	r2, r1
 8001c58:	420f      	tst	r7, r1
 8001c5a:	d031      	beq.n	8001cc0 <__aeabi_dmul+0x170>
 8001c5c:	9e02      	ldr	r6, [sp, #8]
 8001c5e:	2e02      	cmp	r6, #2
 8001c60:	d100      	bne.n	8001c64 <__aeabi_dmul+0x114>
 8001c62:	e235      	b.n	80020d0 <__aeabi_dmul+0x580>
 8001c64:	2e03      	cmp	r6, #3
 8001c66:	d100      	bne.n	8001c6a <__aeabi_dmul+0x11a>
 8001c68:	e1d2      	b.n	8002010 <__aeabi_dmul+0x4c0>
 8001c6a:	4654      	mov	r4, sl
 8001c6c:	4648      	mov	r0, r9
 8001c6e:	2e01      	cmp	r6, #1
 8001c70:	d0c1      	beq.n	8001bf6 <__aeabi_dmul+0xa6>
 8001c72:	9a01      	ldr	r2, [sp, #4]
 8001c74:	4b7d      	ldr	r3, [pc, #500]	@ (8001e6c <__aeabi_dmul+0x31c>)
 8001c76:	4694      	mov	ip, r2
 8001c78:	4463      	add	r3, ip
 8001c7a:	2b00      	cmp	r3, #0
 8001c7c:	dc00      	bgt.n	8001c80 <__aeabi_dmul+0x130>
 8001c7e:	e0c0      	b.n	8001e02 <__aeabi_dmul+0x2b2>
 8001c80:	0742      	lsls	r2, r0, #29
 8001c82:	d009      	beq.n	8001c98 <__aeabi_dmul+0x148>
 8001c84:	220f      	movs	r2, #15
 8001c86:	4002      	ands	r2, r0
 8001c88:	2a04      	cmp	r2, #4
 8001c8a:	d005      	beq.n	8001c98 <__aeabi_dmul+0x148>
 8001c8c:	1d02      	adds	r2, r0, #4
 8001c8e:	4282      	cmp	r2, r0
 8001c90:	4180      	sbcs	r0, r0
 8001c92:	4240      	negs	r0, r0
 8001c94:	1824      	adds	r4, r4, r0
 8001c96:	0010      	movs	r0, r2
 8001c98:	01e2      	lsls	r2, r4, #7
 8001c9a:	d506      	bpl.n	8001caa <__aeabi_dmul+0x15a>
 8001c9c:	4b74      	ldr	r3, [pc, #464]	@ (8001e70 <__aeabi_dmul+0x320>)
 8001c9e:	9a01      	ldr	r2, [sp, #4]
 8001ca0:	401c      	ands	r4, r3
 8001ca2:	2380      	movs	r3, #128	@ 0x80
 8001ca4:	4694      	mov	ip, r2
 8001ca6:	00db      	lsls	r3, r3, #3
 8001ca8:	4463      	add	r3, ip
 8001caa:	4a72      	ldr	r2, [pc, #456]	@ (8001e74 <__aeabi_dmul+0x324>)
 8001cac:	4293      	cmp	r3, r2
 8001cae:	dc6b      	bgt.n	8001d88 <__aeabi_dmul+0x238>
 8001cb0:	0762      	lsls	r2, r4, #29
 8001cb2:	08c0      	lsrs	r0, r0, #3
 8001cb4:	0264      	lsls	r4, r4, #9
 8001cb6:	055b      	lsls	r3, r3, #21
 8001cb8:	4302      	orrs	r2, r0
 8001cba:	0b24      	lsrs	r4, r4, #12
 8001cbc:	0d5b      	lsrs	r3, r3, #21
 8001cbe:	e79d      	b.n	8001bfc <__aeabi_dmul+0xac>
 8001cc0:	2190      	movs	r1, #144	@ 0x90
 8001cc2:	0089      	lsls	r1, r1, #2
 8001cc4:	420f      	tst	r7, r1
 8001cc6:	d163      	bne.n	8001d90 <__aeabi_dmul+0x240>
 8001cc8:	2288      	movs	r2, #136	@ 0x88
 8001cca:	423a      	tst	r2, r7
 8001ccc:	d100      	bne.n	8001cd0 <__aeabi_dmul+0x180>
 8001cce:	e0d7      	b.n	8001e80 <__aeabi_dmul+0x330>
 8001cd0:	9b00      	ldr	r3, [sp, #0]
 8001cd2:	46a2      	mov	sl, r4
 8001cd4:	469b      	mov	fp, r3
 8001cd6:	4681      	mov	r9, r0
 8001cd8:	9602      	str	r6, [sp, #8]
 8001cda:	e7bf      	b.n	8001c5c <__aeabi_dmul+0x10c>
 8001cdc:	0023      	movs	r3, r4
 8001cde:	4333      	orrs	r3, r6
 8001ce0:	d100      	bne.n	8001ce4 <__aeabi_dmul+0x194>
 8001ce2:	e07f      	b.n	8001de4 <__aeabi_dmul+0x294>
 8001ce4:	2c00      	cmp	r4, #0
 8001ce6:	d100      	bne.n	8001cea <__aeabi_dmul+0x19a>
 8001ce8:	e1ad      	b.n	8002046 <__aeabi_dmul+0x4f6>
 8001cea:	0020      	movs	r0, r4
 8001cec:	f000 ff10 	bl	8002b10 <__clzsi2>
 8001cf0:	0002      	movs	r2, r0
 8001cf2:	0003      	movs	r3, r0
 8001cf4:	3a0b      	subs	r2, #11
 8001cf6:	201d      	movs	r0, #29
 8001cf8:	0019      	movs	r1, r3
 8001cfa:	1a82      	subs	r2, r0, r2
 8001cfc:	0030      	movs	r0, r6
 8001cfe:	3908      	subs	r1, #8
 8001d00:	40d0      	lsrs	r0, r2
 8001d02:	408c      	lsls	r4, r1
 8001d04:	4304      	orrs	r4, r0
 8001d06:	0030      	movs	r0, r6
 8001d08:	4088      	lsls	r0, r1
 8001d0a:	4a5b      	ldr	r2, [pc, #364]	@ (8001e78 <__aeabi_dmul+0x328>)
 8001d0c:	1aeb      	subs	r3, r5, r3
 8001d0e:	4694      	mov	ip, r2
 8001d10:	4463      	add	r3, ip
 8001d12:	1c5a      	adds	r2, r3, #1
 8001d14:	9201      	str	r2, [sp, #4]
 8001d16:	4642      	mov	r2, r8
 8001d18:	2600      	movs	r6, #0
 8001d1a:	2a0a      	cmp	r2, #10
 8001d1c:	dc00      	bgt.n	8001d20 <__aeabi_dmul+0x1d0>
 8001d1e:	e75a      	b.n	8001bd6 <__aeabi_dmul+0x86>
 8001d20:	e79c      	b.n	8001c5c <__aeabi_dmul+0x10c>
 8001d22:	4653      	mov	r3, sl
 8001d24:	4303      	orrs	r3, r0
 8001d26:	4699      	mov	r9, r3
 8001d28:	d054      	beq.n	8001dd4 <__aeabi_dmul+0x284>
 8001d2a:	4653      	mov	r3, sl
 8001d2c:	2b00      	cmp	r3, #0
 8001d2e:	d100      	bne.n	8001d32 <__aeabi_dmul+0x1e2>
 8001d30:	e177      	b.n	8002022 <__aeabi_dmul+0x4d2>
 8001d32:	4650      	mov	r0, sl
 8001d34:	f000 feec 	bl	8002b10 <__clzsi2>
 8001d38:	230b      	movs	r3, #11
 8001d3a:	425b      	negs	r3, r3
 8001d3c:	469c      	mov	ip, r3
 8001d3e:	0002      	movs	r2, r0
 8001d40:	4484      	add	ip, r0
 8001d42:	0011      	movs	r1, r2
 8001d44:	4650      	mov	r0, sl
 8001d46:	3908      	subs	r1, #8
 8001d48:	4088      	lsls	r0, r1
 8001d4a:	231d      	movs	r3, #29
 8001d4c:	4680      	mov	r8, r0
 8001d4e:	4660      	mov	r0, ip
 8001d50:	1a1b      	subs	r3, r3, r0
 8001d52:	0020      	movs	r0, r4
 8001d54:	40d8      	lsrs	r0, r3
 8001d56:	0003      	movs	r3, r0
 8001d58:	4640      	mov	r0, r8
 8001d5a:	4303      	orrs	r3, r0
 8001d5c:	469a      	mov	sl, r3
 8001d5e:	0023      	movs	r3, r4
 8001d60:	408b      	lsls	r3, r1
 8001d62:	4699      	mov	r9, r3
 8001d64:	2300      	movs	r3, #0
 8001d66:	4d44      	ldr	r5, [pc, #272]	@ (8001e78 <__aeabi_dmul+0x328>)
 8001d68:	4698      	mov	r8, r3
 8001d6a:	1aad      	subs	r5, r5, r2
 8001d6c:	9302      	str	r3, [sp, #8]
 8001d6e:	e715      	b.n	8001b9c <__aeabi_dmul+0x4c>
 8001d70:	4652      	mov	r2, sl
 8001d72:	4302      	orrs	r2, r0
 8001d74:	4691      	mov	r9, r2
 8001d76:	d126      	bne.n	8001dc6 <__aeabi_dmul+0x276>
 8001d78:	2200      	movs	r2, #0
 8001d7a:	001d      	movs	r5, r3
 8001d7c:	2302      	movs	r3, #2
 8001d7e:	4692      	mov	sl, r2
 8001d80:	3208      	adds	r2, #8
 8001d82:	4690      	mov	r8, r2
 8001d84:	9302      	str	r3, [sp, #8]
 8001d86:	e709      	b.n	8001b9c <__aeabi_dmul+0x4c>
 8001d88:	2400      	movs	r4, #0
 8001d8a:	2200      	movs	r2, #0
 8001d8c:	4b35      	ldr	r3, [pc, #212]	@ (8001e64 <__aeabi_dmul+0x314>)
 8001d8e:	e735      	b.n	8001bfc <__aeabi_dmul+0xac>
 8001d90:	2300      	movs	r3, #0
 8001d92:	2480      	movs	r4, #128	@ 0x80
 8001d94:	469b      	mov	fp, r3
 8001d96:	0324      	lsls	r4, r4, #12
 8001d98:	4b32      	ldr	r3, [pc, #200]	@ (8001e64 <__aeabi_dmul+0x314>)
 8001d9a:	e72f      	b.n	8001bfc <__aeabi_dmul+0xac>
 8001d9c:	2202      	movs	r2, #2
 8001d9e:	4641      	mov	r1, r8
 8001da0:	4311      	orrs	r1, r2
 8001da2:	2280      	movs	r2, #128	@ 0x80
 8001da4:	0112      	lsls	r2, r2, #4
 8001da6:	4694      	mov	ip, r2
 8001da8:	002a      	movs	r2, r5
 8001daa:	4462      	add	r2, ip
 8001dac:	4688      	mov	r8, r1
 8001dae:	9201      	str	r2, [sp, #4]
 8001db0:	290a      	cmp	r1, #10
 8001db2:	dd00      	ble.n	8001db6 <__aeabi_dmul+0x266>
 8001db4:	e752      	b.n	8001c5c <__aeabi_dmul+0x10c>
 8001db6:	465a      	mov	r2, fp
 8001db8:	2000      	movs	r0, #0
 8001dba:	9900      	ldr	r1, [sp, #0]
 8001dbc:	0004      	movs	r4, r0
 8001dbe:	404a      	eors	r2, r1
 8001dc0:	4693      	mov	fp, r2
 8001dc2:	2602      	movs	r6, #2
 8001dc4:	e70b      	b.n	8001bde <__aeabi_dmul+0x8e>
 8001dc6:	220c      	movs	r2, #12
 8001dc8:	001d      	movs	r5, r3
 8001dca:	2303      	movs	r3, #3
 8001dcc:	4681      	mov	r9, r0
 8001dce:	4690      	mov	r8, r2
 8001dd0:	9302      	str	r3, [sp, #8]
 8001dd2:	e6e3      	b.n	8001b9c <__aeabi_dmul+0x4c>
 8001dd4:	2300      	movs	r3, #0
 8001dd6:	469a      	mov	sl, r3
 8001dd8:	3304      	adds	r3, #4
 8001dda:	4698      	mov	r8, r3
 8001ddc:	3b03      	subs	r3, #3
 8001dde:	2500      	movs	r5, #0
 8001de0:	9302      	str	r3, [sp, #8]
 8001de2:	e6db      	b.n	8001b9c <__aeabi_dmul+0x4c>
 8001de4:	4642      	mov	r2, r8
 8001de6:	3301      	adds	r3, #1
 8001de8:	431a      	orrs	r2, r3
 8001dea:	002b      	movs	r3, r5
 8001dec:	4690      	mov	r8, r2
 8001dee:	1c5a      	adds	r2, r3, #1
 8001df0:	9201      	str	r2, [sp, #4]
 8001df2:	4642      	mov	r2, r8
 8001df4:	2400      	movs	r4, #0
 8001df6:	2000      	movs	r0, #0
 8001df8:	2601      	movs	r6, #1
 8001dfa:	2a0a      	cmp	r2, #10
 8001dfc:	dc00      	bgt.n	8001e00 <__aeabi_dmul+0x2b0>
 8001dfe:	e6ea      	b.n	8001bd6 <__aeabi_dmul+0x86>
 8001e00:	e72c      	b.n	8001c5c <__aeabi_dmul+0x10c>
 8001e02:	2201      	movs	r2, #1
 8001e04:	1ad2      	subs	r2, r2, r3
 8001e06:	2a38      	cmp	r2, #56	@ 0x38
 8001e08:	dd00      	ble.n	8001e0c <__aeabi_dmul+0x2bc>
 8001e0a:	e6f4      	b.n	8001bf6 <__aeabi_dmul+0xa6>
 8001e0c:	2a1f      	cmp	r2, #31
 8001e0e:	dc00      	bgt.n	8001e12 <__aeabi_dmul+0x2c2>
 8001e10:	e12a      	b.n	8002068 <__aeabi_dmul+0x518>
 8001e12:	211f      	movs	r1, #31
 8001e14:	4249      	negs	r1, r1
 8001e16:	1acb      	subs	r3, r1, r3
 8001e18:	0021      	movs	r1, r4
 8001e1a:	40d9      	lsrs	r1, r3
 8001e1c:	000b      	movs	r3, r1
 8001e1e:	2a20      	cmp	r2, #32
 8001e20:	d005      	beq.n	8001e2e <__aeabi_dmul+0x2de>
 8001e22:	4a16      	ldr	r2, [pc, #88]	@ (8001e7c <__aeabi_dmul+0x32c>)
 8001e24:	9d01      	ldr	r5, [sp, #4]
 8001e26:	4694      	mov	ip, r2
 8001e28:	4465      	add	r5, ip
 8001e2a:	40ac      	lsls	r4, r5
 8001e2c:	4320      	orrs	r0, r4
 8001e2e:	1e42      	subs	r2, r0, #1
 8001e30:	4190      	sbcs	r0, r2
 8001e32:	4318      	orrs	r0, r3
 8001e34:	2307      	movs	r3, #7
 8001e36:	0019      	movs	r1, r3
 8001e38:	2400      	movs	r4, #0
 8001e3a:	4001      	ands	r1, r0
 8001e3c:	4203      	tst	r3, r0
 8001e3e:	d00c      	beq.n	8001e5a <__aeabi_dmul+0x30a>
 8001e40:	230f      	movs	r3, #15
 8001e42:	4003      	ands	r3, r0
 8001e44:	2b04      	cmp	r3, #4
 8001e46:	d100      	bne.n	8001e4a <__aeabi_dmul+0x2fa>
 8001e48:	e140      	b.n	80020cc <__aeabi_dmul+0x57c>
 8001e4a:	1d03      	adds	r3, r0, #4
 8001e4c:	4283      	cmp	r3, r0
 8001e4e:	41a4      	sbcs	r4, r4
 8001e50:	0018      	movs	r0, r3
 8001e52:	4264      	negs	r4, r4
 8001e54:	0761      	lsls	r1, r4, #29
 8001e56:	0264      	lsls	r4, r4, #9
 8001e58:	0b24      	lsrs	r4, r4, #12
 8001e5a:	08c2      	lsrs	r2, r0, #3
 8001e5c:	2300      	movs	r3, #0
 8001e5e:	430a      	orrs	r2, r1
 8001e60:	e6cc      	b.n	8001bfc <__aeabi_dmul+0xac>
 8001e62:	46c0      	nop			@ (mov r8, r8)
 8001e64:	000007ff 	.word	0x000007ff
 8001e68:	fffffc01 	.word	0xfffffc01
 8001e6c:	000003ff 	.word	0x000003ff
 8001e70:	feffffff 	.word	0xfeffffff
 8001e74:	000007fe 	.word	0x000007fe
 8001e78:	fffffc0d 	.word	0xfffffc0d
 8001e7c:	0000043e 	.word	0x0000043e
 8001e80:	4649      	mov	r1, r9
 8001e82:	464a      	mov	r2, r9
 8001e84:	0409      	lsls	r1, r1, #16
 8001e86:	0c09      	lsrs	r1, r1, #16
 8001e88:	000d      	movs	r5, r1
 8001e8a:	0c16      	lsrs	r6, r2, #16
 8001e8c:	0c02      	lsrs	r2, r0, #16
 8001e8e:	0400      	lsls	r0, r0, #16
 8001e90:	0c00      	lsrs	r0, r0, #16
 8001e92:	4345      	muls	r5, r0
 8001e94:	46ac      	mov	ip, r5
 8001e96:	0005      	movs	r5, r0
 8001e98:	4375      	muls	r5, r6
 8001e9a:	46a8      	mov	r8, r5
 8001e9c:	0015      	movs	r5, r2
 8001e9e:	000f      	movs	r7, r1
 8001ea0:	4375      	muls	r5, r6
 8001ea2:	9200      	str	r2, [sp, #0]
 8001ea4:	9502      	str	r5, [sp, #8]
 8001ea6:	002a      	movs	r2, r5
 8001ea8:	9d00      	ldr	r5, [sp, #0]
 8001eaa:	436f      	muls	r7, r5
 8001eac:	4665      	mov	r5, ip
 8001eae:	0c2d      	lsrs	r5, r5, #16
 8001eb0:	46a9      	mov	r9, r5
 8001eb2:	4447      	add	r7, r8
 8001eb4:	444f      	add	r7, r9
 8001eb6:	45b8      	cmp	r8, r7
 8001eb8:	d905      	bls.n	8001ec6 <__aeabi_dmul+0x376>
 8001eba:	0015      	movs	r5, r2
 8001ebc:	2280      	movs	r2, #128	@ 0x80
 8001ebe:	0252      	lsls	r2, r2, #9
 8001ec0:	4690      	mov	r8, r2
 8001ec2:	4445      	add	r5, r8
 8001ec4:	9502      	str	r5, [sp, #8]
 8001ec6:	0c3d      	lsrs	r5, r7, #16
 8001ec8:	9503      	str	r5, [sp, #12]
 8001eca:	4665      	mov	r5, ip
 8001ecc:	042d      	lsls	r5, r5, #16
 8001ece:	043f      	lsls	r7, r7, #16
 8001ed0:	0c2d      	lsrs	r5, r5, #16
 8001ed2:	46ac      	mov	ip, r5
 8001ed4:	003d      	movs	r5, r7
 8001ed6:	4465      	add	r5, ip
 8001ed8:	9504      	str	r5, [sp, #16]
 8001eda:	0c25      	lsrs	r5, r4, #16
 8001edc:	0424      	lsls	r4, r4, #16
 8001ede:	0c24      	lsrs	r4, r4, #16
 8001ee0:	46ac      	mov	ip, r5
 8001ee2:	0025      	movs	r5, r4
 8001ee4:	4375      	muls	r5, r6
 8001ee6:	46a8      	mov	r8, r5
 8001ee8:	4665      	mov	r5, ip
 8001eea:	000f      	movs	r7, r1
 8001eec:	4369      	muls	r1, r5
 8001eee:	4441      	add	r1, r8
 8001ef0:	4689      	mov	r9, r1
 8001ef2:	4367      	muls	r7, r4
 8001ef4:	0c39      	lsrs	r1, r7, #16
 8001ef6:	4449      	add	r1, r9
 8001ef8:	436e      	muls	r6, r5
 8001efa:	4588      	cmp	r8, r1
 8001efc:	d903      	bls.n	8001f06 <__aeabi_dmul+0x3b6>
 8001efe:	2280      	movs	r2, #128	@ 0x80
 8001f00:	0252      	lsls	r2, r2, #9
 8001f02:	4690      	mov	r8, r2
 8001f04:	4446      	add	r6, r8
 8001f06:	0c0d      	lsrs	r5, r1, #16
 8001f08:	46a8      	mov	r8, r5
 8001f0a:	0035      	movs	r5, r6
 8001f0c:	4445      	add	r5, r8
 8001f0e:	9505      	str	r5, [sp, #20]
 8001f10:	9d03      	ldr	r5, [sp, #12]
 8001f12:	043f      	lsls	r7, r7, #16
 8001f14:	46a8      	mov	r8, r5
 8001f16:	0c3f      	lsrs	r7, r7, #16
 8001f18:	0409      	lsls	r1, r1, #16
 8001f1a:	19c9      	adds	r1, r1, r7
 8001f1c:	4488      	add	r8, r1
 8001f1e:	4645      	mov	r5, r8
 8001f20:	9503      	str	r5, [sp, #12]
 8001f22:	4655      	mov	r5, sl
 8001f24:	042e      	lsls	r6, r5, #16
 8001f26:	0c36      	lsrs	r6, r6, #16
 8001f28:	0c2f      	lsrs	r7, r5, #16
 8001f2a:	0035      	movs	r5, r6
 8001f2c:	4345      	muls	r5, r0
 8001f2e:	4378      	muls	r0, r7
 8001f30:	4681      	mov	r9, r0
 8001f32:	0038      	movs	r0, r7
 8001f34:	46a8      	mov	r8, r5
 8001f36:	0c2d      	lsrs	r5, r5, #16
 8001f38:	46aa      	mov	sl, r5
 8001f3a:	9a00      	ldr	r2, [sp, #0]
 8001f3c:	4350      	muls	r0, r2
 8001f3e:	4372      	muls	r2, r6
 8001f40:	444a      	add	r2, r9
 8001f42:	4452      	add	r2, sl
 8001f44:	4591      	cmp	r9, r2
 8001f46:	d903      	bls.n	8001f50 <__aeabi_dmul+0x400>
 8001f48:	2580      	movs	r5, #128	@ 0x80
 8001f4a:	026d      	lsls	r5, r5, #9
 8001f4c:	46a9      	mov	r9, r5
 8001f4e:	4448      	add	r0, r9
 8001f50:	0c15      	lsrs	r5, r2, #16
 8001f52:	46a9      	mov	r9, r5
 8001f54:	4645      	mov	r5, r8
 8001f56:	042d      	lsls	r5, r5, #16
 8001f58:	0c2d      	lsrs	r5, r5, #16
 8001f5a:	46a8      	mov	r8, r5
 8001f5c:	4665      	mov	r5, ip
 8001f5e:	437d      	muls	r5, r7
 8001f60:	0412      	lsls	r2, r2, #16
 8001f62:	4448      	add	r0, r9
 8001f64:	4490      	add	r8, r2
 8001f66:	46a9      	mov	r9, r5
 8001f68:	0032      	movs	r2, r6
 8001f6a:	4665      	mov	r5, ip
 8001f6c:	4362      	muls	r2, r4
 8001f6e:	436e      	muls	r6, r5
 8001f70:	437c      	muls	r4, r7
 8001f72:	0c17      	lsrs	r7, r2, #16
 8001f74:	1936      	adds	r6, r6, r4
 8001f76:	19bf      	adds	r7, r7, r6
 8001f78:	42bc      	cmp	r4, r7
 8001f7a:	d903      	bls.n	8001f84 <__aeabi_dmul+0x434>
 8001f7c:	2480      	movs	r4, #128	@ 0x80
 8001f7e:	0264      	lsls	r4, r4, #9
 8001f80:	46a4      	mov	ip, r4
 8001f82:	44e1      	add	r9, ip
 8001f84:	9c02      	ldr	r4, [sp, #8]
 8001f86:	9e03      	ldr	r6, [sp, #12]
 8001f88:	46a4      	mov	ip, r4
 8001f8a:	9d05      	ldr	r5, [sp, #20]
 8001f8c:	4466      	add	r6, ip
 8001f8e:	428e      	cmp	r6, r1
 8001f90:	4189      	sbcs	r1, r1
 8001f92:	46ac      	mov	ip, r5
 8001f94:	0412      	lsls	r2, r2, #16
 8001f96:	043c      	lsls	r4, r7, #16
 8001f98:	0c12      	lsrs	r2, r2, #16
 8001f9a:	18a2      	adds	r2, r4, r2
 8001f9c:	4462      	add	r2, ip
 8001f9e:	4249      	negs	r1, r1
 8001fa0:	1854      	adds	r4, r2, r1
 8001fa2:	4446      	add	r6, r8
 8001fa4:	46a4      	mov	ip, r4
 8001fa6:	4546      	cmp	r6, r8
 8001fa8:	41a4      	sbcs	r4, r4
 8001faa:	4682      	mov	sl, r0
 8001fac:	4264      	negs	r4, r4
 8001fae:	46a0      	mov	r8, r4
 8001fb0:	42aa      	cmp	r2, r5
 8001fb2:	4192      	sbcs	r2, r2
 8001fb4:	458c      	cmp	ip, r1
 8001fb6:	4189      	sbcs	r1, r1
 8001fb8:	44e2      	add	sl, ip
 8001fba:	44d0      	add	r8, sl
 8001fbc:	4249      	negs	r1, r1
 8001fbe:	4252      	negs	r2, r2
 8001fc0:	430a      	orrs	r2, r1
 8001fc2:	45a0      	cmp	r8, r4
 8001fc4:	41a4      	sbcs	r4, r4
 8001fc6:	4582      	cmp	sl, r0
 8001fc8:	4189      	sbcs	r1, r1
 8001fca:	4264      	negs	r4, r4
 8001fcc:	4249      	negs	r1, r1
 8001fce:	430c      	orrs	r4, r1
 8001fd0:	4641      	mov	r1, r8
 8001fd2:	0c3f      	lsrs	r7, r7, #16
 8001fd4:	19d2      	adds	r2, r2, r7
 8001fd6:	1912      	adds	r2, r2, r4
 8001fd8:	0dcc      	lsrs	r4, r1, #23
 8001fda:	9904      	ldr	r1, [sp, #16]
 8001fdc:	0270      	lsls	r0, r6, #9
 8001fde:	4308      	orrs	r0, r1
 8001fe0:	1e41      	subs	r1, r0, #1
 8001fe2:	4188      	sbcs	r0, r1
 8001fe4:	4641      	mov	r1, r8
 8001fe6:	444a      	add	r2, r9
 8001fe8:	0df6      	lsrs	r6, r6, #23
 8001fea:	0252      	lsls	r2, r2, #9
 8001fec:	4330      	orrs	r0, r6
 8001fee:	0249      	lsls	r1, r1, #9
 8001ff0:	4314      	orrs	r4, r2
 8001ff2:	4308      	orrs	r0, r1
 8001ff4:	01d2      	lsls	r2, r2, #7
 8001ff6:	d535      	bpl.n	8002064 <__aeabi_dmul+0x514>
 8001ff8:	2201      	movs	r2, #1
 8001ffa:	0843      	lsrs	r3, r0, #1
 8001ffc:	4002      	ands	r2, r0
 8001ffe:	4313      	orrs	r3, r2
 8002000:	07e0      	lsls	r0, r4, #31
 8002002:	4318      	orrs	r0, r3
 8002004:	0864      	lsrs	r4, r4, #1
 8002006:	e634      	b.n	8001c72 <__aeabi_dmul+0x122>
 8002008:	9b00      	ldr	r3, [sp, #0]
 800200a:	46a2      	mov	sl, r4
 800200c:	469b      	mov	fp, r3
 800200e:	4681      	mov	r9, r0
 8002010:	2480      	movs	r4, #128	@ 0x80
 8002012:	4653      	mov	r3, sl
 8002014:	0324      	lsls	r4, r4, #12
 8002016:	431c      	orrs	r4, r3
 8002018:	0324      	lsls	r4, r4, #12
 800201a:	464a      	mov	r2, r9
 800201c:	4b2e      	ldr	r3, [pc, #184]	@ (80020d8 <__aeabi_dmul+0x588>)
 800201e:	0b24      	lsrs	r4, r4, #12
 8002020:	e5ec      	b.n	8001bfc <__aeabi_dmul+0xac>
 8002022:	f000 fd75 	bl	8002b10 <__clzsi2>
 8002026:	2315      	movs	r3, #21
 8002028:	469c      	mov	ip, r3
 800202a:	4484      	add	ip, r0
 800202c:	0002      	movs	r2, r0
 800202e:	4663      	mov	r3, ip
 8002030:	3220      	adds	r2, #32
 8002032:	2b1c      	cmp	r3, #28
 8002034:	dc00      	bgt.n	8002038 <__aeabi_dmul+0x4e8>
 8002036:	e684      	b.n	8001d42 <__aeabi_dmul+0x1f2>
 8002038:	2300      	movs	r3, #0
 800203a:	4699      	mov	r9, r3
 800203c:	0023      	movs	r3, r4
 800203e:	3808      	subs	r0, #8
 8002040:	4083      	lsls	r3, r0
 8002042:	469a      	mov	sl, r3
 8002044:	e68e      	b.n	8001d64 <__aeabi_dmul+0x214>
 8002046:	f000 fd63 	bl	8002b10 <__clzsi2>
 800204a:	0002      	movs	r2, r0
 800204c:	0003      	movs	r3, r0
 800204e:	3215      	adds	r2, #21
 8002050:	3320      	adds	r3, #32
 8002052:	2a1c      	cmp	r2, #28
 8002054:	dc00      	bgt.n	8002058 <__aeabi_dmul+0x508>
 8002056:	e64e      	b.n	8001cf6 <__aeabi_dmul+0x1a6>
 8002058:	0002      	movs	r2, r0
 800205a:	0034      	movs	r4, r6
 800205c:	3a08      	subs	r2, #8
 800205e:	2000      	movs	r0, #0
 8002060:	4094      	lsls	r4, r2
 8002062:	e652      	b.n	8001d0a <__aeabi_dmul+0x1ba>
 8002064:	9301      	str	r3, [sp, #4]
 8002066:	e604      	b.n	8001c72 <__aeabi_dmul+0x122>
 8002068:	4b1c      	ldr	r3, [pc, #112]	@ (80020dc <__aeabi_dmul+0x58c>)
 800206a:	0021      	movs	r1, r4
 800206c:	469c      	mov	ip, r3
 800206e:	0003      	movs	r3, r0
 8002070:	9d01      	ldr	r5, [sp, #4]
 8002072:	40d3      	lsrs	r3, r2
 8002074:	4465      	add	r5, ip
 8002076:	40a9      	lsls	r1, r5
 8002078:	4319      	orrs	r1, r3
 800207a:	0003      	movs	r3, r0
 800207c:	40ab      	lsls	r3, r5
 800207e:	1e58      	subs	r0, r3, #1
 8002080:	4183      	sbcs	r3, r0
 8002082:	4319      	orrs	r1, r3
 8002084:	0008      	movs	r0, r1
 8002086:	40d4      	lsrs	r4, r2
 8002088:	074b      	lsls	r3, r1, #29
 800208a:	d009      	beq.n	80020a0 <__aeabi_dmul+0x550>
 800208c:	230f      	movs	r3, #15
 800208e:	400b      	ands	r3, r1
 8002090:	2b04      	cmp	r3, #4
 8002092:	d005      	beq.n	80020a0 <__aeabi_dmul+0x550>
 8002094:	1d0b      	adds	r3, r1, #4
 8002096:	428b      	cmp	r3, r1
 8002098:	4180      	sbcs	r0, r0
 800209a:	4240      	negs	r0, r0
 800209c:	1824      	adds	r4, r4, r0
 800209e:	0018      	movs	r0, r3
 80020a0:	0223      	lsls	r3, r4, #8
 80020a2:	d400      	bmi.n	80020a6 <__aeabi_dmul+0x556>
 80020a4:	e6d6      	b.n	8001e54 <__aeabi_dmul+0x304>
 80020a6:	2301      	movs	r3, #1
 80020a8:	2400      	movs	r4, #0
 80020aa:	2200      	movs	r2, #0
 80020ac:	e5a6      	b.n	8001bfc <__aeabi_dmul+0xac>
 80020ae:	290f      	cmp	r1, #15
 80020b0:	d1aa      	bne.n	8002008 <__aeabi_dmul+0x4b8>
 80020b2:	2380      	movs	r3, #128	@ 0x80
 80020b4:	4652      	mov	r2, sl
 80020b6:	031b      	lsls	r3, r3, #12
 80020b8:	421a      	tst	r2, r3
 80020ba:	d0a9      	beq.n	8002010 <__aeabi_dmul+0x4c0>
 80020bc:	421c      	tst	r4, r3
 80020be:	d1a7      	bne.n	8002010 <__aeabi_dmul+0x4c0>
 80020c0:	431c      	orrs	r4, r3
 80020c2:	9b00      	ldr	r3, [sp, #0]
 80020c4:	0002      	movs	r2, r0
 80020c6:	469b      	mov	fp, r3
 80020c8:	4b03      	ldr	r3, [pc, #12]	@ (80020d8 <__aeabi_dmul+0x588>)
 80020ca:	e597      	b.n	8001bfc <__aeabi_dmul+0xac>
 80020cc:	2400      	movs	r4, #0
 80020ce:	e6c1      	b.n	8001e54 <__aeabi_dmul+0x304>
 80020d0:	2400      	movs	r4, #0
 80020d2:	4b01      	ldr	r3, [pc, #4]	@ (80020d8 <__aeabi_dmul+0x588>)
 80020d4:	0022      	movs	r2, r4
 80020d6:	e591      	b.n	8001bfc <__aeabi_dmul+0xac>
 80020d8:	000007ff 	.word	0x000007ff
 80020dc:	0000041e 	.word	0x0000041e

080020e0 <__aeabi_dsub>:
 80020e0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80020e2:	464e      	mov	r6, r9
 80020e4:	4645      	mov	r5, r8
 80020e6:	46de      	mov	lr, fp
 80020e8:	4657      	mov	r7, sl
 80020ea:	b5e0      	push	{r5, r6, r7, lr}
 80020ec:	b085      	sub	sp, #20
 80020ee:	9000      	str	r0, [sp, #0]
 80020f0:	9101      	str	r1, [sp, #4]
 80020f2:	030c      	lsls	r4, r1, #12
 80020f4:	004f      	lsls	r7, r1, #1
 80020f6:	0fce      	lsrs	r6, r1, #31
 80020f8:	0a61      	lsrs	r1, r4, #9
 80020fa:	9c00      	ldr	r4, [sp, #0]
 80020fc:	46b0      	mov	r8, r6
 80020fe:	0f64      	lsrs	r4, r4, #29
 8002100:	430c      	orrs	r4, r1
 8002102:	9900      	ldr	r1, [sp, #0]
 8002104:	0d7f      	lsrs	r7, r7, #21
 8002106:	00c8      	lsls	r0, r1, #3
 8002108:	0011      	movs	r1, r2
 800210a:	001a      	movs	r2, r3
 800210c:	031b      	lsls	r3, r3, #12
 800210e:	469c      	mov	ip, r3
 8002110:	9100      	str	r1, [sp, #0]
 8002112:	9201      	str	r2, [sp, #4]
 8002114:	0051      	lsls	r1, r2, #1
 8002116:	0d4b      	lsrs	r3, r1, #21
 8002118:	4699      	mov	r9, r3
 800211a:	9b01      	ldr	r3, [sp, #4]
 800211c:	9d00      	ldr	r5, [sp, #0]
 800211e:	0fd9      	lsrs	r1, r3, #31
 8002120:	4663      	mov	r3, ip
 8002122:	0f6a      	lsrs	r2, r5, #29
 8002124:	0a5b      	lsrs	r3, r3, #9
 8002126:	4313      	orrs	r3, r2
 8002128:	00ea      	lsls	r2, r5, #3
 800212a:	4694      	mov	ip, r2
 800212c:	4693      	mov	fp, r2
 800212e:	4ac1      	ldr	r2, [pc, #772]	@ (8002434 <__aeabi_dsub+0x354>)
 8002130:	9003      	str	r0, [sp, #12]
 8002132:	9302      	str	r3, [sp, #8]
 8002134:	4591      	cmp	r9, r2
 8002136:	d100      	bne.n	800213a <__aeabi_dsub+0x5a>
 8002138:	e0cd      	b.n	80022d6 <__aeabi_dsub+0x1f6>
 800213a:	2501      	movs	r5, #1
 800213c:	4069      	eors	r1, r5
 800213e:	464d      	mov	r5, r9
 8002140:	1b7d      	subs	r5, r7, r5
 8002142:	46aa      	mov	sl, r5
 8002144:	428e      	cmp	r6, r1
 8002146:	d100      	bne.n	800214a <__aeabi_dsub+0x6a>
 8002148:	e080      	b.n	800224c <__aeabi_dsub+0x16c>
 800214a:	2d00      	cmp	r5, #0
 800214c:	dc00      	bgt.n	8002150 <__aeabi_dsub+0x70>
 800214e:	e335      	b.n	80027bc <__aeabi_dsub+0x6dc>
 8002150:	4649      	mov	r1, r9
 8002152:	2900      	cmp	r1, #0
 8002154:	d100      	bne.n	8002158 <__aeabi_dsub+0x78>
 8002156:	e0df      	b.n	8002318 <__aeabi_dsub+0x238>
 8002158:	4297      	cmp	r7, r2
 800215a:	d100      	bne.n	800215e <__aeabi_dsub+0x7e>
 800215c:	e194      	b.n	8002488 <__aeabi_dsub+0x3a8>
 800215e:	4652      	mov	r2, sl
 8002160:	2501      	movs	r5, #1
 8002162:	2a38      	cmp	r2, #56	@ 0x38
 8002164:	dc19      	bgt.n	800219a <__aeabi_dsub+0xba>
 8002166:	2280      	movs	r2, #128	@ 0x80
 8002168:	9b02      	ldr	r3, [sp, #8]
 800216a:	0412      	lsls	r2, r2, #16
 800216c:	4313      	orrs	r3, r2
 800216e:	9302      	str	r3, [sp, #8]
 8002170:	4652      	mov	r2, sl
 8002172:	2a1f      	cmp	r2, #31
 8002174:	dd00      	ble.n	8002178 <__aeabi_dsub+0x98>
 8002176:	e1e3      	b.n	8002540 <__aeabi_dsub+0x460>
 8002178:	4653      	mov	r3, sl
 800217a:	2220      	movs	r2, #32
 800217c:	4661      	mov	r1, ip
 800217e:	9d02      	ldr	r5, [sp, #8]
 8002180:	1ad2      	subs	r2, r2, r3
 8002182:	4095      	lsls	r5, r2
 8002184:	40d9      	lsrs	r1, r3
 8002186:	430d      	orrs	r5, r1
 8002188:	4661      	mov	r1, ip
 800218a:	4091      	lsls	r1, r2
 800218c:	000a      	movs	r2, r1
 800218e:	1e51      	subs	r1, r2, #1
 8002190:	418a      	sbcs	r2, r1
 8002192:	4315      	orrs	r5, r2
 8002194:	9a02      	ldr	r2, [sp, #8]
 8002196:	40da      	lsrs	r2, r3
 8002198:	1aa4      	subs	r4, r4, r2
 800219a:	1b45      	subs	r5, r0, r5
 800219c:	42a8      	cmp	r0, r5
 800219e:	4180      	sbcs	r0, r0
 80021a0:	4240      	negs	r0, r0
 80021a2:	1a24      	subs	r4, r4, r0
 80021a4:	0223      	lsls	r3, r4, #8
 80021a6:	d400      	bmi.n	80021aa <__aeabi_dsub+0xca>
 80021a8:	e13d      	b.n	8002426 <__aeabi_dsub+0x346>
 80021aa:	0264      	lsls	r4, r4, #9
 80021ac:	0a64      	lsrs	r4, r4, #9
 80021ae:	2c00      	cmp	r4, #0
 80021b0:	d100      	bne.n	80021b4 <__aeabi_dsub+0xd4>
 80021b2:	e147      	b.n	8002444 <__aeabi_dsub+0x364>
 80021b4:	0020      	movs	r0, r4
 80021b6:	f000 fcab 	bl	8002b10 <__clzsi2>
 80021ba:	0003      	movs	r3, r0
 80021bc:	3b08      	subs	r3, #8
 80021be:	2120      	movs	r1, #32
 80021c0:	0028      	movs	r0, r5
 80021c2:	1aca      	subs	r2, r1, r3
 80021c4:	40d0      	lsrs	r0, r2
 80021c6:	409c      	lsls	r4, r3
 80021c8:	0002      	movs	r2, r0
 80021ca:	409d      	lsls	r5, r3
 80021cc:	4322      	orrs	r2, r4
 80021ce:	429f      	cmp	r7, r3
 80021d0:	dd00      	ble.n	80021d4 <__aeabi_dsub+0xf4>
 80021d2:	e177      	b.n	80024c4 <__aeabi_dsub+0x3e4>
 80021d4:	1bd8      	subs	r0, r3, r7
 80021d6:	3001      	adds	r0, #1
 80021d8:	1a09      	subs	r1, r1, r0
 80021da:	002c      	movs	r4, r5
 80021dc:	408d      	lsls	r5, r1
 80021de:	40c4      	lsrs	r4, r0
 80021e0:	1e6b      	subs	r3, r5, #1
 80021e2:	419d      	sbcs	r5, r3
 80021e4:	0013      	movs	r3, r2
 80021e6:	40c2      	lsrs	r2, r0
 80021e8:	408b      	lsls	r3, r1
 80021ea:	4325      	orrs	r5, r4
 80021ec:	2700      	movs	r7, #0
 80021ee:	0014      	movs	r4, r2
 80021f0:	431d      	orrs	r5, r3
 80021f2:	076b      	lsls	r3, r5, #29
 80021f4:	d009      	beq.n	800220a <__aeabi_dsub+0x12a>
 80021f6:	230f      	movs	r3, #15
 80021f8:	402b      	ands	r3, r5
 80021fa:	2b04      	cmp	r3, #4
 80021fc:	d005      	beq.n	800220a <__aeabi_dsub+0x12a>
 80021fe:	1d2b      	adds	r3, r5, #4
 8002200:	42ab      	cmp	r3, r5
 8002202:	41ad      	sbcs	r5, r5
 8002204:	426d      	negs	r5, r5
 8002206:	1964      	adds	r4, r4, r5
 8002208:	001d      	movs	r5, r3
 800220a:	0223      	lsls	r3, r4, #8
 800220c:	d400      	bmi.n	8002210 <__aeabi_dsub+0x130>
 800220e:	e140      	b.n	8002492 <__aeabi_dsub+0x3b2>
 8002210:	4a88      	ldr	r2, [pc, #544]	@ (8002434 <__aeabi_dsub+0x354>)
 8002212:	3701      	adds	r7, #1
 8002214:	4297      	cmp	r7, r2
 8002216:	d100      	bne.n	800221a <__aeabi_dsub+0x13a>
 8002218:	e101      	b.n	800241e <__aeabi_dsub+0x33e>
 800221a:	2601      	movs	r6, #1
 800221c:	4643      	mov	r3, r8
 800221e:	4986      	ldr	r1, [pc, #536]	@ (8002438 <__aeabi_dsub+0x358>)
 8002220:	08ed      	lsrs	r5, r5, #3
 8002222:	4021      	ands	r1, r4
 8002224:	074a      	lsls	r2, r1, #29
 8002226:	432a      	orrs	r2, r5
 8002228:	057c      	lsls	r4, r7, #21
 800222a:	024d      	lsls	r5, r1, #9
 800222c:	0b2d      	lsrs	r5, r5, #12
 800222e:	0d64      	lsrs	r4, r4, #21
 8002230:	401e      	ands	r6, r3
 8002232:	0524      	lsls	r4, r4, #20
 8002234:	432c      	orrs	r4, r5
 8002236:	07f6      	lsls	r6, r6, #31
 8002238:	4334      	orrs	r4, r6
 800223a:	0010      	movs	r0, r2
 800223c:	0021      	movs	r1, r4
 800223e:	b005      	add	sp, #20
 8002240:	bcf0      	pop	{r4, r5, r6, r7}
 8002242:	46bb      	mov	fp, r7
 8002244:	46b2      	mov	sl, r6
 8002246:	46a9      	mov	r9, r5
 8002248:	46a0      	mov	r8, r4
 800224a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800224c:	2d00      	cmp	r5, #0
 800224e:	dc00      	bgt.n	8002252 <__aeabi_dsub+0x172>
 8002250:	e2d0      	b.n	80027f4 <__aeabi_dsub+0x714>
 8002252:	4649      	mov	r1, r9
 8002254:	2900      	cmp	r1, #0
 8002256:	d000      	beq.n	800225a <__aeabi_dsub+0x17a>
 8002258:	e0d4      	b.n	8002404 <__aeabi_dsub+0x324>
 800225a:	4661      	mov	r1, ip
 800225c:	9b02      	ldr	r3, [sp, #8]
 800225e:	4319      	orrs	r1, r3
 8002260:	d100      	bne.n	8002264 <__aeabi_dsub+0x184>
 8002262:	e12b      	b.n	80024bc <__aeabi_dsub+0x3dc>
 8002264:	1e69      	subs	r1, r5, #1
 8002266:	2d01      	cmp	r5, #1
 8002268:	d100      	bne.n	800226c <__aeabi_dsub+0x18c>
 800226a:	e1d9      	b.n	8002620 <__aeabi_dsub+0x540>
 800226c:	4295      	cmp	r5, r2
 800226e:	d100      	bne.n	8002272 <__aeabi_dsub+0x192>
 8002270:	e10a      	b.n	8002488 <__aeabi_dsub+0x3a8>
 8002272:	2501      	movs	r5, #1
 8002274:	2938      	cmp	r1, #56	@ 0x38
 8002276:	dc17      	bgt.n	80022a8 <__aeabi_dsub+0x1c8>
 8002278:	468a      	mov	sl, r1
 800227a:	4653      	mov	r3, sl
 800227c:	2b1f      	cmp	r3, #31
 800227e:	dd00      	ble.n	8002282 <__aeabi_dsub+0x1a2>
 8002280:	e1e7      	b.n	8002652 <__aeabi_dsub+0x572>
 8002282:	2220      	movs	r2, #32
 8002284:	1ad2      	subs	r2, r2, r3
 8002286:	9b02      	ldr	r3, [sp, #8]
 8002288:	4661      	mov	r1, ip
 800228a:	4093      	lsls	r3, r2
 800228c:	001d      	movs	r5, r3
 800228e:	4653      	mov	r3, sl
 8002290:	40d9      	lsrs	r1, r3
 8002292:	4663      	mov	r3, ip
 8002294:	4093      	lsls	r3, r2
 8002296:	001a      	movs	r2, r3
 8002298:	430d      	orrs	r5, r1
 800229a:	1e51      	subs	r1, r2, #1
 800229c:	418a      	sbcs	r2, r1
 800229e:	4653      	mov	r3, sl
 80022a0:	4315      	orrs	r5, r2
 80022a2:	9a02      	ldr	r2, [sp, #8]
 80022a4:	40da      	lsrs	r2, r3
 80022a6:	18a4      	adds	r4, r4, r2
 80022a8:	182d      	adds	r5, r5, r0
 80022aa:	4285      	cmp	r5, r0
 80022ac:	4180      	sbcs	r0, r0
 80022ae:	4240      	negs	r0, r0
 80022b0:	1824      	adds	r4, r4, r0
 80022b2:	0223      	lsls	r3, r4, #8
 80022b4:	d400      	bmi.n	80022b8 <__aeabi_dsub+0x1d8>
 80022b6:	e0b6      	b.n	8002426 <__aeabi_dsub+0x346>
 80022b8:	4b5e      	ldr	r3, [pc, #376]	@ (8002434 <__aeabi_dsub+0x354>)
 80022ba:	3701      	adds	r7, #1
 80022bc:	429f      	cmp	r7, r3
 80022be:	d100      	bne.n	80022c2 <__aeabi_dsub+0x1e2>
 80022c0:	e0ad      	b.n	800241e <__aeabi_dsub+0x33e>
 80022c2:	2101      	movs	r1, #1
 80022c4:	4b5c      	ldr	r3, [pc, #368]	@ (8002438 <__aeabi_dsub+0x358>)
 80022c6:	086a      	lsrs	r2, r5, #1
 80022c8:	401c      	ands	r4, r3
 80022ca:	4029      	ands	r1, r5
 80022cc:	430a      	orrs	r2, r1
 80022ce:	07e5      	lsls	r5, r4, #31
 80022d0:	4315      	orrs	r5, r2
 80022d2:	0864      	lsrs	r4, r4, #1
 80022d4:	e78d      	b.n	80021f2 <__aeabi_dsub+0x112>
 80022d6:	4a59      	ldr	r2, [pc, #356]	@ (800243c <__aeabi_dsub+0x35c>)
 80022d8:	9b02      	ldr	r3, [sp, #8]
 80022da:	4692      	mov	sl, r2
 80022dc:	4662      	mov	r2, ip
 80022de:	44ba      	add	sl, r7
 80022e0:	431a      	orrs	r2, r3
 80022e2:	d02c      	beq.n	800233e <__aeabi_dsub+0x25e>
 80022e4:	428e      	cmp	r6, r1
 80022e6:	d02e      	beq.n	8002346 <__aeabi_dsub+0x266>
 80022e8:	4652      	mov	r2, sl
 80022ea:	2a00      	cmp	r2, #0
 80022ec:	d060      	beq.n	80023b0 <__aeabi_dsub+0x2d0>
 80022ee:	2f00      	cmp	r7, #0
 80022f0:	d100      	bne.n	80022f4 <__aeabi_dsub+0x214>
 80022f2:	e0db      	b.n	80024ac <__aeabi_dsub+0x3cc>
 80022f4:	4663      	mov	r3, ip
 80022f6:	000e      	movs	r6, r1
 80022f8:	9c02      	ldr	r4, [sp, #8]
 80022fa:	08d8      	lsrs	r0, r3, #3
 80022fc:	0762      	lsls	r2, r4, #29
 80022fe:	4302      	orrs	r2, r0
 8002300:	08e4      	lsrs	r4, r4, #3
 8002302:	0013      	movs	r3, r2
 8002304:	4323      	orrs	r3, r4
 8002306:	d100      	bne.n	800230a <__aeabi_dsub+0x22a>
 8002308:	e254      	b.n	80027b4 <__aeabi_dsub+0x6d4>
 800230a:	2580      	movs	r5, #128	@ 0x80
 800230c:	032d      	lsls	r5, r5, #12
 800230e:	4325      	orrs	r5, r4
 8002310:	032d      	lsls	r5, r5, #12
 8002312:	4c48      	ldr	r4, [pc, #288]	@ (8002434 <__aeabi_dsub+0x354>)
 8002314:	0b2d      	lsrs	r5, r5, #12
 8002316:	e78c      	b.n	8002232 <__aeabi_dsub+0x152>
 8002318:	4661      	mov	r1, ip
 800231a:	9b02      	ldr	r3, [sp, #8]
 800231c:	4319      	orrs	r1, r3
 800231e:	d100      	bne.n	8002322 <__aeabi_dsub+0x242>
 8002320:	e0cc      	b.n	80024bc <__aeabi_dsub+0x3dc>
 8002322:	0029      	movs	r1, r5
 8002324:	3901      	subs	r1, #1
 8002326:	2d01      	cmp	r5, #1
 8002328:	d100      	bne.n	800232c <__aeabi_dsub+0x24c>
 800232a:	e188      	b.n	800263e <__aeabi_dsub+0x55e>
 800232c:	4295      	cmp	r5, r2
 800232e:	d100      	bne.n	8002332 <__aeabi_dsub+0x252>
 8002330:	e0aa      	b.n	8002488 <__aeabi_dsub+0x3a8>
 8002332:	2501      	movs	r5, #1
 8002334:	2938      	cmp	r1, #56	@ 0x38
 8002336:	dd00      	ble.n	800233a <__aeabi_dsub+0x25a>
 8002338:	e72f      	b.n	800219a <__aeabi_dsub+0xba>
 800233a:	468a      	mov	sl, r1
 800233c:	e718      	b.n	8002170 <__aeabi_dsub+0x90>
 800233e:	2201      	movs	r2, #1
 8002340:	4051      	eors	r1, r2
 8002342:	428e      	cmp	r6, r1
 8002344:	d1d0      	bne.n	80022e8 <__aeabi_dsub+0x208>
 8002346:	4653      	mov	r3, sl
 8002348:	2b00      	cmp	r3, #0
 800234a:	d100      	bne.n	800234e <__aeabi_dsub+0x26e>
 800234c:	e0be      	b.n	80024cc <__aeabi_dsub+0x3ec>
 800234e:	2f00      	cmp	r7, #0
 8002350:	d000      	beq.n	8002354 <__aeabi_dsub+0x274>
 8002352:	e138      	b.n	80025c6 <__aeabi_dsub+0x4e6>
 8002354:	46ca      	mov	sl, r9
 8002356:	0022      	movs	r2, r4
 8002358:	4302      	orrs	r2, r0
 800235a:	d100      	bne.n	800235e <__aeabi_dsub+0x27e>
 800235c:	e1e2      	b.n	8002724 <__aeabi_dsub+0x644>
 800235e:	4653      	mov	r3, sl
 8002360:	1e59      	subs	r1, r3, #1
 8002362:	2b01      	cmp	r3, #1
 8002364:	d100      	bne.n	8002368 <__aeabi_dsub+0x288>
 8002366:	e20d      	b.n	8002784 <__aeabi_dsub+0x6a4>
 8002368:	4a32      	ldr	r2, [pc, #200]	@ (8002434 <__aeabi_dsub+0x354>)
 800236a:	4592      	cmp	sl, r2
 800236c:	d100      	bne.n	8002370 <__aeabi_dsub+0x290>
 800236e:	e1d2      	b.n	8002716 <__aeabi_dsub+0x636>
 8002370:	2701      	movs	r7, #1
 8002372:	2938      	cmp	r1, #56	@ 0x38
 8002374:	dc13      	bgt.n	800239e <__aeabi_dsub+0x2be>
 8002376:	291f      	cmp	r1, #31
 8002378:	dd00      	ble.n	800237c <__aeabi_dsub+0x29c>
 800237a:	e1ee      	b.n	800275a <__aeabi_dsub+0x67a>
 800237c:	2220      	movs	r2, #32
 800237e:	9b02      	ldr	r3, [sp, #8]
 8002380:	1a52      	subs	r2, r2, r1
 8002382:	0025      	movs	r5, r4
 8002384:	0007      	movs	r7, r0
 8002386:	469a      	mov	sl, r3
 8002388:	40cc      	lsrs	r4, r1
 800238a:	4090      	lsls	r0, r2
 800238c:	4095      	lsls	r5, r2
 800238e:	40cf      	lsrs	r7, r1
 8002390:	44a2      	add	sl, r4
 8002392:	1e42      	subs	r2, r0, #1
 8002394:	4190      	sbcs	r0, r2
 8002396:	4653      	mov	r3, sl
 8002398:	432f      	orrs	r7, r5
 800239a:	4307      	orrs	r7, r0
 800239c:	9302      	str	r3, [sp, #8]
 800239e:	003d      	movs	r5, r7
 80023a0:	4465      	add	r5, ip
 80023a2:	4565      	cmp	r5, ip
 80023a4:	4192      	sbcs	r2, r2
 80023a6:	9b02      	ldr	r3, [sp, #8]
 80023a8:	4252      	negs	r2, r2
 80023aa:	464f      	mov	r7, r9
 80023ac:	18d4      	adds	r4, r2, r3
 80023ae:	e780      	b.n	80022b2 <__aeabi_dsub+0x1d2>
 80023b0:	4a23      	ldr	r2, [pc, #140]	@ (8002440 <__aeabi_dsub+0x360>)
 80023b2:	1c7d      	adds	r5, r7, #1
 80023b4:	4215      	tst	r5, r2
 80023b6:	d000      	beq.n	80023ba <__aeabi_dsub+0x2da>
 80023b8:	e0aa      	b.n	8002510 <__aeabi_dsub+0x430>
 80023ba:	4662      	mov	r2, ip
 80023bc:	0025      	movs	r5, r4
 80023be:	9b02      	ldr	r3, [sp, #8]
 80023c0:	4305      	orrs	r5, r0
 80023c2:	431a      	orrs	r2, r3
 80023c4:	2f00      	cmp	r7, #0
 80023c6:	d000      	beq.n	80023ca <__aeabi_dsub+0x2ea>
 80023c8:	e0f5      	b.n	80025b6 <__aeabi_dsub+0x4d6>
 80023ca:	2d00      	cmp	r5, #0
 80023cc:	d100      	bne.n	80023d0 <__aeabi_dsub+0x2f0>
 80023ce:	e16b      	b.n	80026a8 <__aeabi_dsub+0x5c8>
 80023d0:	2a00      	cmp	r2, #0
 80023d2:	d100      	bne.n	80023d6 <__aeabi_dsub+0x2f6>
 80023d4:	e152      	b.n	800267c <__aeabi_dsub+0x59c>
 80023d6:	4663      	mov	r3, ip
 80023d8:	1ac5      	subs	r5, r0, r3
 80023da:	9b02      	ldr	r3, [sp, #8]
 80023dc:	1ae2      	subs	r2, r4, r3
 80023de:	42a8      	cmp	r0, r5
 80023e0:	419b      	sbcs	r3, r3
 80023e2:	425b      	negs	r3, r3
 80023e4:	1ad3      	subs	r3, r2, r3
 80023e6:	021a      	lsls	r2, r3, #8
 80023e8:	d400      	bmi.n	80023ec <__aeabi_dsub+0x30c>
 80023ea:	e1d5      	b.n	8002798 <__aeabi_dsub+0x6b8>
 80023ec:	4663      	mov	r3, ip
 80023ee:	1a1d      	subs	r5, r3, r0
 80023f0:	45ac      	cmp	ip, r5
 80023f2:	4192      	sbcs	r2, r2
 80023f4:	2601      	movs	r6, #1
 80023f6:	9b02      	ldr	r3, [sp, #8]
 80023f8:	4252      	negs	r2, r2
 80023fa:	1b1c      	subs	r4, r3, r4
 80023fc:	4688      	mov	r8, r1
 80023fe:	1aa4      	subs	r4, r4, r2
 8002400:	400e      	ands	r6, r1
 8002402:	e6f6      	b.n	80021f2 <__aeabi_dsub+0x112>
 8002404:	4297      	cmp	r7, r2
 8002406:	d03f      	beq.n	8002488 <__aeabi_dsub+0x3a8>
 8002408:	4652      	mov	r2, sl
 800240a:	2501      	movs	r5, #1
 800240c:	2a38      	cmp	r2, #56	@ 0x38
 800240e:	dd00      	ble.n	8002412 <__aeabi_dsub+0x332>
 8002410:	e74a      	b.n	80022a8 <__aeabi_dsub+0x1c8>
 8002412:	2280      	movs	r2, #128	@ 0x80
 8002414:	9b02      	ldr	r3, [sp, #8]
 8002416:	0412      	lsls	r2, r2, #16
 8002418:	4313      	orrs	r3, r2
 800241a:	9302      	str	r3, [sp, #8]
 800241c:	e72d      	b.n	800227a <__aeabi_dsub+0x19a>
 800241e:	003c      	movs	r4, r7
 8002420:	2500      	movs	r5, #0
 8002422:	2200      	movs	r2, #0
 8002424:	e705      	b.n	8002232 <__aeabi_dsub+0x152>
 8002426:	2307      	movs	r3, #7
 8002428:	402b      	ands	r3, r5
 800242a:	2b00      	cmp	r3, #0
 800242c:	d000      	beq.n	8002430 <__aeabi_dsub+0x350>
 800242e:	e6e2      	b.n	80021f6 <__aeabi_dsub+0x116>
 8002430:	e06b      	b.n	800250a <__aeabi_dsub+0x42a>
 8002432:	46c0      	nop			@ (mov r8, r8)
 8002434:	000007ff 	.word	0x000007ff
 8002438:	ff7fffff 	.word	0xff7fffff
 800243c:	fffff801 	.word	0xfffff801
 8002440:	000007fe 	.word	0x000007fe
 8002444:	0028      	movs	r0, r5
 8002446:	f000 fb63 	bl	8002b10 <__clzsi2>
 800244a:	0003      	movs	r3, r0
 800244c:	3318      	adds	r3, #24
 800244e:	2b1f      	cmp	r3, #31
 8002450:	dc00      	bgt.n	8002454 <__aeabi_dsub+0x374>
 8002452:	e6b4      	b.n	80021be <__aeabi_dsub+0xde>
 8002454:	002a      	movs	r2, r5
 8002456:	3808      	subs	r0, #8
 8002458:	4082      	lsls	r2, r0
 800245a:	429f      	cmp	r7, r3
 800245c:	dd00      	ble.n	8002460 <__aeabi_dsub+0x380>
 800245e:	e0b9      	b.n	80025d4 <__aeabi_dsub+0x4f4>
 8002460:	1bdb      	subs	r3, r3, r7
 8002462:	1c58      	adds	r0, r3, #1
 8002464:	281f      	cmp	r0, #31
 8002466:	dc00      	bgt.n	800246a <__aeabi_dsub+0x38a>
 8002468:	e1a0      	b.n	80027ac <__aeabi_dsub+0x6cc>
 800246a:	0015      	movs	r5, r2
 800246c:	3b1f      	subs	r3, #31
 800246e:	40dd      	lsrs	r5, r3
 8002470:	2820      	cmp	r0, #32
 8002472:	d005      	beq.n	8002480 <__aeabi_dsub+0x3a0>
 8002474:	2340      	movs	r3, #64	@ 0x40
 8002476:	1a1b      	subs	r3, r3, r0
 8002478:	409a      	lsls	r2, r3
 800247a:	1e53      	subs	r3, r2, #1
 800247c:	419a      	sbcs	r2, r3
 800247e:	4315      	orrs	r5, r2
 8002480:	2307      	movs	r3, #7
 8002482:	2700      	movs	r7, #0
 8002484:	402b      	ands	r3, r5
 8002486:	e7d0      	b.n	800242a <__aeabi_dsub+0x34a>
 8002488:	08c0      	lsrs	r0, r0, #3
 800248a:	0762      	lsls	r2, r4, #29
 800248c:	4302      	orrs	r2, r0
 800248e:	08e4      	lsrs	r4, r4, #3
 8002490:	e737      	b.n	8002302 <__aeabi_dsub+0x222>
 8002492:	08ea      	lsrs	r2, r5, #3
 8002494:	0763      	lsls	r3, r4, #29
 8002496:	431a      	orrs	r2, r3
 8002498:	4bd3      	ldr	r3, [pc, #844]	@ (80027e8 <__aeabi_dsub+0x708>)
 800249a:	08e4      	lsrs	r4, r4, #3
 800249c:	429f      	cmp	r7, r3
 800249e:	d100      	bne.n	80024a2 <__aeabi_dsub+0x3c2>
 80024a0:	e72f      	b.n	8002302 <__aeabi_dsub+0x222>
 80024a2:	0324      	lsls	r4, r4, #12
 80024a4:	0b25      	lsrs	r5, r4, #12
 80024a6:	057c      	lsls	r4, r7, #21
 80024a8:	0d64      	lsrs	r4, r4, #21
 80024aa:	e6c2      	b.n	8002232 <__aeabi_dsub+0x152>
 80024ac:	46ca      	mov	sl, r9
 80024ae:	0022      	movs	r2, r4
 80024b0:	4302      	orrs	r2, r0
 80024b2:	d158      	bne.n	8002566 <__aeabi_dsub+0x486>
 80024b4:	4663      	mov	r3, ip
 80024b6:	000e      	movs	r6, r1
 80024b8:	9c02      	ldr	r4, [sp, #8]
 80024ba:	9303      	str	r3, [sp, #12]
 80024bc:	9b03      	ldr	r3, [sp, #12]
 80024be:	4657      	mov	r7, sl
 80024c0:	08da      	lsrs	r2, r3, #3
 80024c2:	e7e7      	b.n	8002494 <__aeabi_dsub+0x3b4>
 80024c4:	4cc9      	ldr	r4, [pc, #804]	@ (80027ec <__aeabi_dsub+0x70c>)
 80024c6:	1aff      	subs	r7, r7, r3
 80024c8:	4014      	ands	r4, r2
 80024ca:	e692      	b.n	80021f2 <__aeabi_dsub+0x112>
 80024cc:	4dc8      	ldr	r5, [pc, #800]	@ (80027f0 <__aeabi_dsub+0x710>)
 80024ce:	1c7a      	adds	r2, r7, #1
 80024d0:	422a      	tst	r2, r5
 80024d2:	d000      	beq.n	80024d6 <__aeabi_dsub+0x3f6>
 80024d4:	e084      	b.n	80025e0 <__aeabi_dsub+0x500>
 80024d6:	0022      	movs	r2, r4
 80024d8:	4302      	orrs	r2, r0
 80024da:	2f00      	cmp	r7, #0
 80024dc:	d000      	beq.n	80024e0 <__aeabi_dsub+0x400>
 80024de:	e0ef      	b.n	80026c0 <__aeabi_dsub+0x5e0>
 80024e0:	2a00      	cmp	r2, #0
 80024e2:	d100      	bne.n	80024e6 <__aeabi_dsub+0x406>
 80024e4:	e0e5      	b.n	80026b2 <__aeabi_dsub+0x5d2>
 80024e6:	4662      	mov	r2, ip
 80024e8:	9902      	ldr	r1, [sp, #8]
 80024ea:	430a      	orrs	r2, r1
 80024ec:	d100      	bne.n	80024f0 <__aeabi_dsub+0x410>
 80024ee:	e0c5      	b.n	800267c <__aeabi_dsub+0x59c>
 80024f0:	4663      	mov	r3, ip
 80024f2:	18c5      	adds	r5, r0, r3
 80024f4:	468c      	mov	ip, r1
 80024f6:	4285      	cmp	r5, r0
 80024f8:	4180      	sbcs	r0, r0
 80024fa:	4464      	add	r4, ip
 80024fc:	4240      	negs	r0, r0
 80024fe:	1824      	adds	r4, r4, r0
 8002500:	0223      	lsls	r3, r4, #8
 8002502:	d502      	bpl.n	800250a <__aeabi_dsub+0x42a>
 8002504:	4bb9      	ldr	r3, [pc, #740]	@ (80027ec <__aeabi_dsub+0x70c>)
 8002506:	3701      	adds	r7, #1
 8002508:	401c      	ands	r4, r3
 800250a:	46ba      	mov	sl, r7
 800250c:	9503      	str	r5, [sp, #12]
 800250e:	e7d5      	b.n	80024bc <__aeabi_dsub+0x3dc>
 8002510:	4662      	mov	r2, ip
 8002512:	1a85      	subs	r5, r0, r2
 8002514:	42a8      	cmp	r0, r5
 8002516:	4192      	sbcs	r2, r2
 8002518:	4252      	negs	r2, r2
 800251a:	4691      	mov	r9, r2
 800251c:	9b02      	ldr	r3, [sp, #8]
 800251e:	1ae3      	subs	r3, r4, r3
 8002520:	001a      	movs	r2, r3
 8002522:	464b      	mov	r3, r9
 8002524:	1ad2      	subs	r2, r2, r3
 8002526:	0013      	movs	r3, r2
 8002528:	4691      	mov	r9, r2
 800252a:	021a      	lsls	r2, r3, #8
 800252c:	d46c      	bmi.n	8002608 <__aeabi_dsub+0x528>
 800252e:	464a      	mov	r2, r9
 8002530:	464c      	mov	r4, r9
 8002532:	432a      	orrs	r2, r5
 8002534:	d000      	beq.n	8002538 <__aeabi_dsub+0x458>
 8002536:	e63a      	b.n	80021ae <__aeabi_dsub+0xce>
 8002538:	2600      	movs	r6, #0
 800253a:	2400      	movs	r4, #0
 800253c:	2500      	movs	r5, #0
 800253e:	e678      	b.n	8002232 <__aeabi_dsub+0x152>
 8002540:	9902      	ldr	r1, [sp, #8]
 8002542:	4653      	mov	r3, sl
 8002544:	000d      	movs	r5, r1
 8002546:	3a20      	subs	r2, #32
 8002548:	40d5      	lsrs	r5, r2
 800254a:	2b20      	cmp	r3, #32
 800254c:	d006      	beq.n	800255c <__aeabi_dsub+0x47c>
 800254e:	2240      	movs	r2, #64	@ 0x40
 8002550:	1ad2      	subs	r2, r2, r3
 8002552:	000b      	movs	r3, r1
 8002554:	4093      	lsls	r3, r2
 8002556:	4662      	mov	r2, ip
 8002558:	431a      	orrs	r2, r3
 800255a:	4693      	mov	fp, r2
 800255c:	465b      	mov	r3, fp
 800255e:	1e5a      	subs	r2, r3, #1
 8002560:	4193      	sbcs	r3, r2
 8002562:	431d      	orrs	r5, r3
 8002564:	e619      	b.n	800219a <__aeabi_dsub+0xba>
 8002566:	4653      	mov	r3, sl
 8002568:	1e5a      	subs	r2, r3, #1
 800256a:	2b01      	cmp	r3, #1
 800256c:	d100      	bne.n	8002570 <__aeabi_dsub+0x490>
 800256e:	e0c6      	b.n	80026fe <__aeabi_dsub+0x61e>
 8002570:	4e9d      	ldr	r6, [pc, #628]	@ (80027e8 <__aeabi_dsub+0x708>)
 8002572:	45b2      	cmp	sl, r6
 8002574:	d100      	bne.n	8002578 <__aeabi_dsub+0x498>
 8002576:	e6bd      	b.n	80022f4 <__aeabi_dsub+0x214>
 8002578:	4688      	mov	r8, r1
 800257a:	000e      	movs	r6, r1
 800257c:	2501      	movs	r5, #1
 800257e:	2a38      	cmp	r2, #56	@ 0x38
 8002580:	dc10      	bgt.n	80025a4 <__aeabi_dsub+0x4c4>
 8002582:	2a1f      	cmp	r2, #31
 8002584:	dc7f      	bgt.n	8002686 <__aeabi_dsub+0x5a6>
 8002586:	2120      	movs	r1, #32
 8002588:	0025      	movs	r5, r4
 800258a:	1a89      	subs	r1, r1, r2
 800258c:	0007      	movs	r7, r0
 800258e:	4088      	lsls	r0, r1
 8002590:	408d      	lsls	r5, r1
 8002592:	40d7      	lsrs	r7, r2
 8002594:	40d4      	lsrs	r4, r2
 8002596:	1e41      	subs	r1, r0, #1
 8002598:	4188      	sbcs	r0, r1
 800259a:	9b02      	ldr	r3, [sp, #8]
 800259c:	433d      	orrs	r5, r7
 800259e:	1b1b      	subs	r3, r3, r4
 80025a0:	4305      	orrs	r5, r0
 80025a2:	9302      	str	r3, [sp, #8]
 80025a4:	4662      	mov	r2, ip
 80025a6:	1b55      	subs	r5, r2, r5
 80025a8:	45ac      	cmp	ip, r5
 80025aa:	4192      	sbcs	r2, r2
 80025ac:	9b02      	ldr	r3, [sp, #8]
 80025ae:	4252      	negs	r2, r2
 80025b0:	464f      	mov	r7, r9
 80025b2:	1a9c      	subs	r4, r3, r2
 80025b4:	e5f6      	b.n	80021a4 <__aeabi_dsub+0xc4>
 80025b6:	2d00      	cmp	r5, #0
 80025b8:	d000      	beq.n	80025bc <__aeabi_dsub+0x4dc>
 80025ba:	e0b7      	b.n	800272c <__aeabi_dsub+0x64c>
 80025bc:	2a00      	cmp	r2, #0
 80025be:	d100      	bne.n	80025c2 <__aeabi_dsub+0x4e2>
 80025c0:	e0f0      	b.n	80027a4 <__aeabi_dsub+0x6c4>
 80025c2:	2601      	movs	r6, #1
 80025c4:	400e      	ands	r6, r1
 80025c6:	4663      	mov	r3, ip
 80025c8:	9802      	ldr	r0, [sp, #8]
 80025ca:	08d9      	lsrs	r1, r3, #3
 80025cc:	0742      	lsls	r2, r0, #29
 80025ce:	430a      	orrs	r2, r1
 80025d0:	08c4      	lsrs	r4, r0, #3
 80025d2:	e696      	b.n	8002302 <__aeabi_dsub+0x222>
 80025d4:	4c85      	ldr	r4, [pc, #532]	@ (80027ec <__aeabi_dsub+0x70c>)
 80025d6:	1aff      	subs	r7, r7, r3
 80025d8:	4014      	ands	r4, r2
 80025da:	0762      	lsls	r2, r4, #29
 80025dc:	08e4      	lsrs	r4, r4, #3
 80025de:	e760      	b.n	80024a2 <__aeabi_dsub+0x3c2>
 80025e0:	4981      	ldr	r1, [pc, #516]	@ (80027e8 <__aeabi_dsub+0x708>)
 80025e2:	428a      	cmp	r2, r1
 80025e4:	d100      	bne.n	80025e8 <__aeabi_dsub+0x508>
 80025e6:	e0c9      	b.n	800277c <__aeabi_dsub+0x69c>
 80025e8:	4663      	mov	r3, ip
 80025ea:	18c1      	adds	r1, r0, r3
 80025ec:	4281      	cmp	r1, r0
 80025ee:	4180      	sbcs	r0, r0
 80025f0:	9b02      	ldr	r3, [sp, #8]
 80025f2:	4240      	negs	r0, r0
 80025f4:	18e3      	adds	r3, r4, r3
 80025f6:	181b      	adds	r3, r3, r0
 80025f8:	07dd      	lsls	r5, r3, #31
 80025fa:	085c      	lsrs	r4, r3, #1
 80025fc:	2307      	movs	r3, #7
 80025fe:	0849      	lsrs	r1, r1, #1
 8002600:	430d      	orrs	r5, r1
 8002602:	0017      	movs	r7, r2
 8002604:	402b      	ands	r3, r5
 8002606:	e710      	b.n	800242a <__aeabi_dsub+0x34a>
 8002608:	4663      	mov	r3, ip
 800260a:	1a1d      	subs	r5, r3, r0
 800260c:	45ac      	cmp	ip, r5
 800260e:	4192      	sbcs	r2, r2
 8002610:	2601      	movs	r6, #1
 8002612:	9b02      	ldr	r3, [sp, #8]
 8002614:	4252      	negs	r2, r2
 8002616:	1b1c      	subs	r4, r3, r4
 8002618:	4688      	mov	r8, r1
 800261a:	1aa4      	subs	r4, r4, r2
 800261c:	400e      	ands	r6, r1
 800261e:	e5c6      	b.n	80021ae <__aeabi_dsub+0xce>
 8002620:	4663      	mov	r3, ip
 8002622:	18c5      	adds	r5, r0, r3
 8002624:	9b02      	ldr	r3, [sp, #8]
 8002626:	4285      	cmp	r5, r0
 8002628:	4180      	sbcs	r0, r0
 800262a:	469c      	mov	ip, r3
 800262c:	4240      	negs	r0, r0
 800262e:	4464      	add	r4, ip
 8002630:	1824      	adds	r4, r4, r0
 8002632:	2701      	movs	r7, #1
 8002634:	0223      	lsls	r3, r4, #8
 8002636:	d400      	bmi.n	800263a <__aeabi_dsub+0x55a>
 8002638:	e6f5      	b.n	8002426 <__aeabi_dsub+0x346>
 800263a:	2702      	movs	r7, #2
 800263c:	e641      	b.n	80022c2 <__aeabi_dsub+0x1e2>
 800263e:	4663      	mov	r3, ip
 8002640:	1ac5      	subs	r5, r0, r3
 8002642:	42a8      	cmp	r0, r5
 8002644:	4180      	sbcs	r0, r0
 8002646:	9b02      	ldr	r3, [sp, #8]
 8002648:	4240      	negs	r0, r0
 800264a:	1ae4      	subs	r4, r4, r3
 800264c:	2701      	movs	r7, #1
 800264e:	1a24      	subs	r4, r4, r0
 8002650:	e5a8      	b.n	80021a4 <__aeabi_dsub+0xc4>
 8002652:	9d02      	ldr	r5, [sp, #8]
 8002654:	4652      	mov	r2, sl
 8002656:	002b      	movs	r3, r5
 8002658:	3a20      	subs	r2, #32
 800265a:	40d3      	lsrs	r3, r2
 800265c:	0019      	movs	r1, r3
 800265e:	4653      	mov	r3, sl
 8002660:	2b20      	cmp	r3, #32
 8002662:	d006      	beq.n	8002672 <__aeabi_dsub+0x592>
 8002664:	2240      	movs	r2, #64	@ 0x40
 8002666:	1ad2      	subs	r2, r2, r3
 8002668:	002b      	movs	r3, r5
 800266a:	4093      	lsls	r3, r2
 800266c:	4662      	mov	r2, ip
 800266e:	431a      	orrs	r2, r3
 8002670:	4693      	mov	fp, r2
 8002672:	465d      	mov	r5, fp
 8002674:	1e6b      	subs	r3, r5, #1
 8002676:	419d      	sbcs	r5, r3
 8002678:	430d      	orrs	r5, r1
 800267a:	e615      	b.n	80022a8 <__aeabi_dsub+0x1c8>
 800267c:	0762      	lsls	r2, r4, #29
 800267e:	08c0      	lsrs	r0, r0, #3
 8002680:	4302      	orrs	r2, r0
 8002682:	08e4      	lsrs	r4, r4, #3
 8002684:	e70d      	b.n	80024a2 <__aeabi_dsub+0x3c2>
 8002686:	0011      	movs	r1, r2
 8002688:	0027      	movs	r7, r4
 800268a:	3920      	subs	r1, #32
 800268c:	40cf      	lsrs	r7, r1
 800268e:	2a20      	cmp	r2, #32
 8002690:	d005      	beq.n	800269e <__aeabi_dsub+0x5be>
 8002692:	2140      	movs	r1, #64	@ 0x40
 8002694:	1a8a      	subs	r2, r1, r2
 8002696:	4094      	lsls	r4, r2
 8002698:	0025      	movs	r5, r4
 800269a:	4305      	orrs	r5, r0
 800269c:	9503      	str	r5, [sp, #12]
 800269e:	9d03      	ldr	r5, [sp, #12]
 80026a0:	1e6a      	subs	r2, r5, #1
 80026a2:	4195      	sbcs	r5, r2
 80026a4:	433d      	orrs	r5, r7
 80026a6:	e77d      	b.n	80025a4 <__aeabi_dsub+0x4c4>
 80026a8:	2a00      	cmp	r2, #0
 80026aa:	d100      	bne.n	80026ae <__aeabi_dsub+0x5ce>
 80026ac:	e744      	b.n	8002538 <__aeabi_dsub+0x458>
 80026ae:	2601      	movs	r6, #1
 80026b0:	400e      	ands	r6, r1
 80026b2:	4663      	mov	r3, ip
 80026b4:	08d9      	lsrs	r1, r3, #3
 80026b6:	9b02      	ldr	r3, [sp, #8]
 80026b8:	075a      	lsls	r2, r3, #29
 80026ba:	430a      	orrs	r2, r1
 80026bc:	08dc      	lsrs	r4, r3, #3
 80026be:	e6f0      	b.n	80024a2 <__aeabi_dsub+0x3c2>
 80026c0:	2a00      	cmp	r2, #0
 80026c2:	d028      	beq.n	8002716 <__aeabi_dsub+0x636>
 80026c4:	4662      	mov	r2, ip
 80026c6:	9f02      	ldr	r7, [sp, #8]
 80026c8:	08c0      	lsrs	r0, r0, #3
 80026ca:	433a      	orrs	r2, r7
 80026cc:	d100      	bne.n	80026d0 <__aeabi_dsub+0x5f0>
 80026ce:	e6dc      	b.n	800248a <__aeabi_dsub+0x3aa>
 80026d0:	0762      	lsls	r2, r4, #29
 80026d2:	4310      	orrs	r0, r2
 80026d4:	2280      	movs	r2, #128	@ 0x80
 80026d6:	08e4      	lsrs	r4, r4, #3
 80026d8:	0312      	lsls	r2, r2, #12
 80026da:	4214      	tst	r4, r2
 80026dc:	d009      	beq.n	80026f2 <__aeabi_dsub+0x612>
 80026de:	08fd      	lsrs	r5, r7, #3
 80026e0:	4215      	tst	r5, r2
 80026e2:	d106      	bne.n	80026f2 <__aeabi_dsub+0x612>
 80026e4:	4663      	mov	r3, ip
 80026e6:	2601      	movs	r6, #1
 80026e8:	002c      	movs	r4, r5
 80026ea:	08d8      	lsrs	r0, r3, #3
 80026ec:	077b      	lsls	r3, r7, #29
 80026ee:	4318      	orrs	r0, r3
 80026f0:	400e      	ands	r6, r1
 80026f2:	0f42      	lsrs	r2, r0, #29
 80026f4:	00c0      	lsls	r0, r0, #3
 80026f6:	08c0      	lsrs	r0, r0, #3
 80026f8:	0752      	lsls	r2, r2, #29
 80026fa:	4302      	orrs	r2, r0
 80026fc:	e601      	b.n	8002302 <__aeabi_dsub+0x222>
 80026fe:	4663      	mov	r3, ip
 8002700:	1a1d      	subs	r5, r3, r0
 8002702:	45ac      	cmp	ip, r5
 8002704:	4192      	sbcs	r2, r2
 8002706:	9b02      	ldr	r3, [sp, #8]
 8002708:	4252      	negs	r2, r2
 800270a:	1b1c      	subs	r4, r3, r4
 800270c:	000e      	movs	r6, r1
 800270e:	4688      	mov	r8, r1
 8002710:	2701      	movs	r7, #1
 8002712:	1aa4      	subs	r4, r4, r2
 8002714:	e546      	b.n	80021a4 <__aeabi_dsub+0xc4>
 8002716:	4663      	mov	r3, ip
 8002718:	08d9      	lsrs	r1, r3, #3
 800271a:	9b02      	ldr	r3, [sp, #8]
 800271c:	075a      	lsls	r2, r3, #29
 800271e:	430a      	orrs	r2, r1
 8002720:	08dc      	lsrs	r4, r3, #3
 8002722:	e5ee      	b.n	8002302 <__aeabi_dsub+0x222>
 8002724:	4663      	mov	r3, ip
 8002726:	9c02      	ldr	r4, [sp, #8]
 8002728:	9303      	str	r3, [sp, #12]
 800272a:	e6c7      	b.n	80024bc <__aeabi_dsub+0x3dc>
 800272c:	08c0      	lsrs	r0, r0, #3
 800272e:	2a00      	cmp	r2, #0
 8002730:	d100      	bne.n	8002734 <__aeabi_dsub+0x654>
 8002732:	e6aa      	b.n	800248a <__aeabi_dsub+0x3aa>
 8002734:	0762      	lsls	r2, r4, #29
 8002736:	4310      	orrs	r0, r2
 8002738:	2280      	movs	r2, #128	@ 0x80
 800273a:	08e4      	lsrs	r4, r4, #3
 800273c:	0312      	lsls	r2, r2, #12
 800273e:	4214      	tst	r4, r2
 8002740:	d0d7      	beq.n	80026f2 <__aeabi_dsub+0x612>
 8002742:	9f02      	ldr	r7, [sp, #8]
 8002744:	08fd      	lsrs	r5, r7, #3
 8002746:	4215      	tst	r5, r2
 8002748:	d1d3      	bne.n	80026f2 <__aeabi_dsub+0x612>
 800274a:	4663      	mov	r3, ip
 800274c:	2601      	movs	r6, #1
 800274e:	08d8      	lsrs	r0, r3, #3
 8002750:	077b      	lsls	r3, r7, #29
 8002752:	002c      	movs	r4, r5
 8002754:	4318      	orrs	r0, r3
 8002756:	400e      	ands	r6, r1
 8002758:	e7cb      	b.n	80026f2 <__aeabi_dsub+0x612>
 800275a:	000a      	movs	r2, r1
 800275c:	0027      	movs	r7, r4
 800275e:	3a20      	subs	r2, #32
 8002760:	40d7      	lsrs	r7, r2
 8002762:	2920      	cmp	r1, #32
 8002764:	d005      	beq.n	8002772 <__aeabi_dsub+0x692>
 8002766:	2240      	movs	r2, #64	@ 0x40
 8002768:	1a52      	subs	r2, r2, r1
 800276a:	4094      	lsls	r4, r2
 800276c:	0025      	movs	r5, r4
 800276e:	4305      	orrs	r5, r0
 8002770:	9503      	str	r5, [sp, #12]
 8002772:	9d03      	ldr	r5, [sp, #12]
 8002774:	1e6a      	subs	r2, r5, #1
 8002776:	4195      	sbcs	r5, r2
 8002778:	432f      	orrs	r7, r5
 800277a:	e610      	b.n	800239e <__aeabi_dsub+0x2be>
 800277c:	0014      	movs	r4, r2
 800277e:	2500      	movs	r5, #0
 8002780:	2200      	movs	r2, #0
 8002782:	e556      	b.n	8002232 <__aeabi_dsub+0x152>
 8002784:	9b02      	ldr	r3, [sp, #8]
 8002786:	4460      	add	r0, ip
 8002788:	4699      	mov	r9, r3
 800278a:	4560      	cmp	r0, ip
 800278c:	4192      	sbcs	r2, r2
 800278e:	444c      	add	r4, r9
 8002790:	4252      	negs	r2, r2
 8002792:	0005      	movs	r5, r0
 8002794:	18a4      	adds	r4, r4, r2
 8002796:	e74c      	b.n	8002632 <__aeabi_dsub+0x552>
 8002798:	001a      	movs	r2, r3
 800279a:	001c      	movs	r4, r3
 800279c:	432a      	orrs	r2, r5
 800279e:	d000      	beq.n	80027a2 <__aeabi_dsub+0x6c2>
 80027a0:	e6b3      	b.n	800250a <__aeabi_dsub+0x42a>
 80027a2:	e6c9      	b.n	8002538 <__aeabi_dsub+0x458>
 80027a4:	2480      	movs	r4, #128	@ 0x80
 80027a6:	2600      	movs	r6, #0
 80027a8:	0324      	lsls	r4, r4, #12
 80027aa:	e5ae      	b.n	800230a <__aeabi_dsub+0x22a>
 80027ac:	2120      	movs	r1, #32
 80027ae:	2500      	movs	r5, #0
 80027b0:	1a09      	subs	r1, r1, r0
 80027b2:	e517      	b.n	80021e4 <__aeabi_dsub+0x104>
 80027b4:	2200      	movs	r2, #0
 80027b6:	2500      	movs	r5, #0
 80027b8:	4c0b      	ldr	r4, [pc, #44]	@ (80027e8 <__aeabi_dsub+0x708>)
 80027ba:	e53a      	b.n	8002232 <__aeabi_dsub+0x152>
 80027bc:	2d00      	cmp	r5, #0
 80027be:	d100      	bne.n	80027c2 <__aeabi_dsub+0x6e2>
 80027c0:	e5f6      	b.n	80023b0 <__aeabi_dsub+0x2d0>
 80027c2:	464b      	mov	r3, r9
 80027c4:	1bda      	subs	r2, r3, r7
 80027c6:	4692      	mov	sl, r2
 80027c8:	2f00      	cmp	r7, #0
 80027ca:	d100      	bne.n	80027ce <__aeabi_dsub+0x6ee>
 80027cc:	e66f      	b.n	80024ae <__aeabi_dsub+0x3ce>
 80027ce:	2a38      	cmp	r2, #56	@ 0x38
 80027d0:	dc05      	bgt.n	80027de <__aeabi_dsub+0x6fe>
 80027d2:	2680      	movs	r6, #128	@ 0x80
 80027d4:	0436      	lsls	r6, r6, #16
 80027d6:	4334      	orrs	r4, r6
 80027d8:	4688      	mov	r8, r1
 80027da:	000e      	movs	r6, r1
 80027dc:	e6d1      	b.n	8002582 <__aeabi_dsub+0x4a2>
 80027de:	4688      	mov	r8, r1
 80027e0:	000e      	movs	r6, r1
 80027e2:	2501      	movs	r5, #1
 80027e4:	e6de      	b.n	80025a4 <__aeabi_dsub+0x4c4>
 80027e6:	46c0      	nop			@ (mov r8, r8)
 80027e8:	000007ff 	.word	0x000007ff
 80027ec:	ff7fffff 	.word	0xff7fffff
 80027f0:	000007fe 	.word	0x000007fe
 80027f4:	2d00      	cmp	r5, #0
 80027f6:	d100      	bne.n	80027fa <__aeabi_dsub+0x71a>
 80027f8:	e668      	b.n	80024cc <__aeabi_dsub+0x3ec>
 80027fa:	464b      	mov	r3, r9
 80027fc:	1bd9      	subs	r1, r3, r7
 80027fe:	2f00      	cmp	r7, #0
 8002800:	d101      	bne.n	8002806 <__aeabi_dsub+0x726>
 8002802:	468a      	mov	sl, r1
 8002804:	e5a7      	b.n	8002356 <__aeabi_dsub+0x276>
 8002806:	2701      	movs	r7, #1
 8002808:	2938      	cmp	r1, #56	@ 0x38
 800280a:	dd00      	ble.n	800280e <__aeabi_dsub+0x72e>
 800280c:	e5c7      	b.n	800239e <__aeabi_dsub+0x2be>
 800280e:	2280      	movs	r2, #128	@ 0x80
 8002810:	0412      	lsls	r2, r2, #16
 8002812:	4314      	orrs	r4, r2
 8002814:	e5af      	b.n	8002376 <__aeabi_dsub+0x296>
 8002816:	46c0      	nop			@ (mov r8, r8)

08002818 <__aeabi_dcmpun>:
 8002818:	b5f0      	push	{r4, r5, r6, r7, lr}
 800281a:	46c6      	mov	lr, r8
 800281c:	031e      	lsls	r6, r3, #12
 800281e:	0b36      	lsrs	r6, r6, #12
 8002820:	46b0      	mov	r8, r6
 8002822:	4e0d      	ldr	r6, [pc, #52]	@ (8002858 <__aeabi_dcmpun+0x40>)
 8002824:	030c      	lsls	r4, r1, #12
 8002826:	004d      	lsls	r5, r1, #1
 8002828:	005f      	lsls	r7, r3, #1
 800282a:	b500      	push	{lr}
 800282c:	0b24      	lsrs	r4, r4, #12
 800282e:	0d6d      	lsrs	r5, r5, #21
 8002830:	0d7f      	lsrs	r7, r7, #21
 8002832:	42b5      	cmp	r5, r6
 8002834:	d00b      	beq.n	800284e <__aeabi_dcmpun+0x36>
 8002836:	4908      	ldr	r1, [pc, #32]	@ (8002858 <__aeabi_dcmpun+0x40>)
 8002838:	2000      	movs	r0, #0
 800283a:	428f      	cmp	r7, r1
 800283c:	d104      	bne.n	8002848 <__aeabi_dcmpun+0x30>
 800283e:	4646      	mov	r6, r8
 8002840:	4316      	orrs	r6, r2
 8002842:	0030      	movs	r0, r6
 8002844:	1e43      	subs	r3, r0, #1
 8002846:	4198      	sbcs	r0, r3
 8002848:	bc80      	pop	{r7}
 800284a:	46b8      	mov	r8, r7
 800284c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800284e:	4304      	orrs	r4, r0
 8002850:	2001      	movs	r0, #1
 8002852:	2c00      	cmp	r4, #0
 8002854:	d1f8      	bne.n	8002848 <__aeabi_dcmpun+0x30>
 8002856:	e7ee      	b.n	8002836 <__aeabi_dcmpun+0x1e>
 8002858:	000007ff 	.word	0x000007ff

0800285c <__aeabi_d2iz>:
 800285c:	000b      	movs	r3, r1
 800285e:	0002      	movs	r2, r0
 8002860:	b570      	push	{r4, r5, r6, lr}
 8002862:	4d16      	ldr	r5, [pc, #88]	@ (80028bc <__aeabi_d2iz+0x60>)
 8002864:	030c      	lsls	r4, r1, #12
 8002866:	b082      	sub	sp, #8
 8002868:	0049      	lsls	r1, r1, #1
 800286a:	2000      	movs	r0, #0
 800286c:	9200      	str	r2, [sp, #0]
 800286e:	9301      	str	r3, [sp, #4]
 8002870:	0b24      	lsrs	r4, r4, #12
 8002872:	0d49      	lsrs	r1, r1, #21
 8002874:	0fde      	lsrs	r6, r3, #31
 8002876:	42a9      	cmp	r1, r5
 8002878:	dd04      	ble.n	8002884 <__aeabi_d2iz+0x28>
 800287a:	4811      	ldr	r0, [pc, #68]	@ (80028c0 <__aeabi_d2iz+0x64>)
 800287c:	4281      	cmp	r1, r0
 800287e:	dd03      	ble.n	8002888 <__aeabi_d2iz+0x2c>
 8002880:	4b10      	ldr	r3, [pc, #64]	@ (80028c4 <__aeabi_d2iz+0x68>)
 8002882:	18f0      	adds	r0, r6, r3
 8002884:	b002      	add	sp, #8
 8002886:	bd70      	pop	{r4, r5, r6, pc}
 8002888:	2080      	movs	r0, #128	@ 0x80
 800288a:	0340      	lsls	r0, r0, #13
 800288c:	4320      	orrs	r0, r4
 800288e:	4c0e      	ldr	r4, [pc, #56]	@ (80028c8 <__aeabi_d2iz+0x6c>)
 8002890:	1a64      	subs	r4, r4, r1
 8002892:	2c1f      	cmp	r4, #31
 8002894:	dd08      	ble.n	80028a8 <__aeabi_d2iz+0x4c>
 8002896:	4b0d      	ldr	r3, [pc, #52]	@ (80028cc <__aeabi_d2iz+0x70>)
 8002898:	1a5b      	subs	r3, r3, r1
 800289a:	40d8      	lsrs	r0, r3
 800289c:	0003      	movs	r3, r0
 800289e:	4258      	negs	r0, r3
 80028a0:	2e00      	cmp	r6, #0
 80028a2:	d1ef      	bne.n	8002884 <__aeabi_d2iz+0x28>
 80028a4:	0018      	movs	r0, r3
 80028a6:	e7ed      	b.n	8002884 <__aeabi_d2iz+0x28>
 80028a8:	4b09      	ldr	r3, [pc, #36]	@ (80028d0 <__aeabi_d2iz+0x74>)
 80028aa:	9a00      	ldr	r2, [sp, #0]
 80028ac:	469c      	mov	ip, r3
 80028ae:	0003      	movs	r3, r0
 80028b0:	4461      	add	r1, ip
 80028b2:	408b      	lsls	r3, r1
 80028b4:	40e2      	lsrs	r2, r4
 80028b6:	4313      	orrs	r3, r2
 80028b8:	e7f1      	b.n	800289e <__aeabi_d2iz+0x42>
 80028ba:	46c0      	nop			@ (mov r8, r8)
 80028bc:	000003fe 	.word	0x000003fe
 80028c0:	0000041d 	.word	0x0000041d
 80028c4:	7fffffff 	.word	0x7fffffff
 80028c8:	00000433 	.word	0x00000433
 80028cc:	00000413 	.word	0x00000413
 80028d0:	fffffbed 	.word	0xfffffbed

080028d4 <__aeabi_i2d>:
 80028d4:	b570      	push	{r4, r5, r6, lr}
 80028d6:	2800      	cmp	r0, #0
 80028d8:	d016      	beq.n	8002908 <__aeabi_i2d+0x34>
 80028da:	17c3      	asrs	r3, r0, #31
 80028dc:	18c5      	adds	r5, r0, r3
 80028de:	405d      	eors	r5, r3
 80028e0:	0fc4      	lsrs	r4, r0, #31
 80028e2:	0028      	movs	r0, r5
 80028e4:	f000 f914 	bl	8002b10 <__clzsi2>
 80028e8:	4b10      	ldr	r3, [pc, #64]	@ (800292c <__aeabi_i2d+0x58>)
 80028ea:	1a1b      	subs	r3, r3, r0
 80028ec:	055b      	lsls	r3, r3, #21
 80028ee:	0d5b      	lsrs	r3, r3, #21
 80028f0:	280a      	cmp	r0, #10
 80028f2:	dc14      	bgt.n	800291e <__aeabi_i2d+0x4a>
 80028f4:	0002      	movs	r2, r0
 80028f6:	002e      	movs	r6, r5
 80028f8:	3215      	adds	r2, #21
 80028fa:	4096      	lsls	r6, r2
 80028fc:	220b      	movs	r2, #11
 80028fe:	1a12      	subs	r2, r2, r0
 8002900:	40d5      	lsrs	r5, r2
 8002902:	032d      	lsls	r5, r5, #12
 8002904:	0b2d      	lsrs	r5, r5, #12
 8002906:	e003      	b.n	8002910 <__aeabi_i2d+0x3c>
 8002908:	2400      	movs	r4, #0
 800290a:	2300      	movs	r3, #0
 800290c:	2500      	movs	r5, #0
 800290e:	2600      	movs	r6, #0
 8002910:	051b      	lsls	r3, r3, #20
 8002912:	432b      	orrs	r3, r5
 8002914:	07e4      	lsls	r4, r4, #31
 8002916:	4323      	orrs	r3, r4
 8002918:	0030      	movs	r0, r6
 800291a:	0019      	movs	r1, r3
 800291c:	bd70      	pop	{r4, r5, r6, pc}
 800291e:	380b      	subs	r0, #11
 8002920:	4085      	lsls	r5, r0
 8002922:	032d      	lsls	r5, r5, #12
 8002924:	2600      	movs	r6, #0
 8002926:	0b2d      	lsrs	r5, r5, #12
 8002928:	e7f2      	b.n	8002910 <__aeabi_i2d+0x3c>
 800292a:	46c0      	nop			@ (mov r8, r8)
 800292c:	0000041e 	.word	0x0000041e

08002930 <__aeabi_ui2d>:
 8002930:	b510      	push	{r4, lr}
 8002932:	1e04      	subs	r4, r0, #0
 8002934:	d010      	beq.n	8002958 <__aeabi_ui2d+0x28>
 8002936:	f000 f8eb 	bl	8002b10 <__clzsi2>
 800293a:	4b0e      	ldr	r3, [pc, #56]	@ (8002974 <__aeabi_ui2d+0x44>)
 800293c:	1a1b      	subs	r3, r3, r0
 800293e:	055b      	lsls	r3, r3, #21
 8002940:	0d5b      	lsrs	r3, r3, #21
 8002942:	280a      	cmp	r0, #10
 8002944:	dc0f      	bgt.n	8002966 <__aeabi_ui2d+0x36>
 8002946:	220b      	movs	r2, #11
 8002948:	0021      	movs	r1, r4
 800294a:	1a12      	subs	r2, r2, r0
 800294c:	40d1      	lsrs	r1, r2
 800294e:	3015      	adds	r0, #21
 8002950:	030a      	lsls	r2, r1, #12
 8002952:	4084      	lsls	r4, r0
 8002954:	0b12      	lsrs	r2, r2, #12
 8002956:	e001      	b.n	800295c <__aeabi_ui2d+0x2c>
 8002958:	2300      	movs	r3, #0
 800295a:	2200      	movs	r2, #0
 800295c:	051b      	lsls	r3, r3, #20
 800295e:	4313      	orrs	r3, r2
 8002960:	0020      	movs	r0, r4
 8002962:	0019      	movs	r1, r3
 8002964:	bd10      	pop	{r4, pc}
 8002966:	0022      	movs	r2, r4
 8002968:	380b      	subs	r0, #11
 800296a:	4082      	lsls	r2, r0
 800296c:	0312      	lsls	r2, r2, #12
 800296e:	2400      	movs	r4, #0
 8002970:	0b12      	lsrs	r2, r2, #12
 8002972:	e7f3      	b.n	800295c <__aeabi_ui2d+0x2c>
 8002974:	0000041e 	.word	0x0000041e

08002978 <__aeabi_f2d>:
 8002978:	b570      	push	{r4, r5, r6, lr}
 800297a:	0242      	lsls	r2, r0, #9
 800297c:	0043      	lsls	r3, r0, #1
 800297e:	0fc4      	lsrs	r4, r0, #31
 8002980:	20fe      	movs	r0, #254	@ 0xfe
 8002982:	0e1b      	lsrs	r3, r3, #24
 8002984:	1c59      	adds	r1, r3, #1
 8002986:	0a55      	lsrs	r5, r2, #9
 8002988:	4208      	tst	r0, r1
 800298a:	d00c      	beq.n	80029a6 <__aeabi_f2d+0x2e>
 800298c:	21e0      	movs	r1, #224	@ 0xe0
 800298e:	0089      	lsls	r1, r1, #2
 8002990:	468c      	mov	ip, r1
 8002992:	076d      	lsls	r5, r5, #29
 8002994:	0b12      	lsrs	r2, r2, #12
 8002996:	4463      	add	r3, ip
 8002998:	051b      	lsls	r3, r3, #20
 800299a:	4313      	orrs	r3, r2
 800299c:	07e4      	lsls	r4, r4, #31
 800299e:	4323      	orrs	r3, r4
 80029a0:	0028      	movs	r0, r5
 80029a2:	0019      	movs	r1, r3
 80029a4:	bd70      	pop	{r4, r5, r6, pc}
 80029a6:	2b00      	cmp	r3, #0
 80029a8:	d114      	bne.n	80029d4 <__aeabi_f2d+0x5c>
 80029aa:	2d00      	cmp	r5, #0
 80029ac:	d01b      	beq.n	80029e6 <__aeabi_f2d+0x6e>
 80029ae:	0028      	movs	r0, r5
 80029b0:	f000 f8ae 	bl	8002b10 <__clzsi2>
 80029b4:	280a      	cmp	r0, #10
 80029b6:	dc1c      	bgt.n	80029f2 <__aeabi_f2d+0x7a>
 80029b8:	230b      	movs	r3, #11
 80029ba:	002a      	movs	r2, r5
 80029bc:	1a1b      	subs	r3, r3, r0
 80029be:	40da      	lsrs	r2, r3
 80029c0:	0003      	movs	r3, r0
 80029c2:	3315      	adds	r3, #21
 80029c4:	409d      	lsls	r5, r3
 80029c6:	4b0e      	ldr	r3, [pc, #56]	@ (8002a00 <__aeabi_f2d+0x88>)
 80029c8:	0312      	lsls	r2, r2, #12
 80029ca:	1a1b      	subs	r3, r3, r0
 80029cc:	055b      	lsls	r3, r3, #21
 80029ce:	0b12      	lsrs	r2, r2, #12
 80029d0:	0d5b      	lsrs	r3, r3, #21
 80029d2:	e7e1      	b.n	8002998 <__aeabi_f2d+0x20>
 80029d4:	2d00      	cmp	r5, #0
 80029d6:	d009      	beq.n	80029ec <__aeabi_f2d+0x74>
 80029d8:	0b13      	lsrs	r3, r2, #12
 80029da:	2280      	movs	r2, #128	@ 0x80
 80029dc:	0312      	lsls	r2, r2, #12
 80029de:	431a      	orrs	r2, r3
 80029e0:	076d      	lsls	r5, r5, #29
 80029e2:	4b08      	ldr	r3, [pc, #32]	@ (8002a04 <__aeabi_f2d+0x8c>)
 80029e4:	e7d8      	b.n	8002998 <__aeabi_f2d+0x20>
 80029e6:	2300      	movs	r3, #0
 80029e8:	2200      	movs	r2, #0
 80029ea:	e7d5      	b.n	8002998 <__aeabi_f2d+0x20>
 80029ec:	2200      	movs	r2, #0
 80029ee:	4b05      	ldr	r3, [pc, #20]	@ (8002a04 <__aeabi_f2d+0x8c>)
 80029f0:	e7d2      	b.n	8002998 <__aeabi_f2d+0x20>
 80029f2:	0003      	movs	r3, r0
 80029f4:	002a      	movs	r2, r5
 80029f6:	3b0b      	subs	r3, #11
 80029f8:	409a      	lsls	r2, r3
 80029fa:	2500      	movs	r5, #0
 80029fc:	e7e3      	b.n	80029c6 <__aeabi_f2d+0x4e>
 80029fe:	46c0      	nop			@ (mov r8, r8)
 8002a00:	00000389 	.word	0x00000389
 8002a04:	000007ff 	.word	0x000007ff

08002a08 <__aeabi_d2f>:
 8002a08:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002a0a:	004b      	lsls	r3, r1, #1
 8002a0c:	030f      	lsls	r7, r1, #12
 8002a0e:	0d5b      	lsrs	r3, r3, #21
 8002a10:	4c3b      	ldr	r4, [pc, #236]	@ (8002b00 <__aeabi_d2f+0xf8>)
 8002a12:	0f45      	lsrs	r5, r0, #29
 8002a14:	b083      	sub	sp, #12
 8002a16:	0a7f      	lsrs	r7, r7, #9
 8002a18:	1c5e      	adds	r6, r3, #1
 8002a1a:	432f      	orrs	r7, r5
 8002a1c:	9000      	str	r0, [sp, #0]
 8002a1e:	9101      	str	r1, [sp, #4]
 8002a20:	0fca      	lsrs	r2, r1, #31
 8002a22:	00c5      	lsls	r5, r0, #3
 8002a24:	4226      	tst	r6, r4
 8002a26:	d00b      	beq.n	8002a40 <__aeabi_d2f+0x38>
 8002a28:	4936      	ldr	r1, [pc, #216]	@ (8002b04 <__aeabi_d2f+0xfc>)
 8002a2a:	185c      	adds	r4, r3, r1
 8002a2c:	2cfe      	cmp	r4, #254	@ 0xfe
 8002a2e:	dd13      	ble.n	8002a58 <__aeabi_d2f+0x50>
 8002a30:	20ff      	movs	r0, #255	@ 0xff
 8002a32:	2300      	movs	r3, #0
 8002a34:	05c0      	lsls	r0, r0, #23
 8002a36:	4318      	orrs	r0, r3
 8002a38:	07d2      	lsls	r2, r2, #31
 8002a3a:	4310      	orrs	r0, r2
 8002a3c:	b003      	add	sp, #12
 8002a3e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002a40:	2b00      	cmp	r3, #0
 8002a42:	d102      	bne.n	8002a4a <__aeabi_d2f+0x42>
 8002a44:	2000      	movs	r0, #0
 8002a46:	2300      	movs	r3, #0
 8002a48:	e7f4      	b.n	8002a34 <__aeabi_d2f+0x2c>
 8002a4a:	433d      	orrs	r5, r7
 8002a4c:	d0f0      	beq.n	8002a30 <__aeabi_d2f+0x28>
 8002a4e:	2380      	movs	r3, #128	@ 0x80
 8002a50:	03db      	lsls	r3, r3, #15
 8002a52:	20ff      	movs	r0, #255	@ 0xff
 8002a54:	433b      	orrs	r3, r7
 8002a56:	e7ed      	b.n	8002a34 <__aeabi_d2f+0x2c>
 8002a58:	2c00      	cmp	r4, #0
 8002a5a:	dd14      	ble.n	8002a86 <__aeabi_d2f+0x7e>
 8002a5c:	9b00      	ldr	r3, [sp, #0]
 8002a5e:	00ff      	lsls	r7, r7, #3
 8002a60:	019b      	lsls	r3, r3, #6
 8002a62:	1e58      	subs	r0, r3, #1
 8002a64:	4183      	sbcs	r3, r0
 8002a66:	0f69      	lsrs	r1, r5, #29
 8002a68:	433b      	orrs	r3, r7
 8002a6a:	430b      	orrs	r3, r1
 8002a6c:	0759      	lsls	r1, r3, #29
 8002a6e:	d041      	beq.n	8002af4 <__aeabi_d2f+0xec>
 8002a70:	210f      	movs	r1, #15
 8002a72:	4019      	ands	r1, r3
 8002a74:	2904      	cmp	r1, #4
 8002a76:	d028      	beq.n	8002aca <__aeabi_d2f+0xc2>
 8002a78:	3304      	adds	r3, #4
 8002a7a:	0159      	lsls	r1, r3, #5
 8002a7c:	d525      	bpl.n	8002aca <__aeabi_d2f+0xc2>
 8002a7e:	3401      	adds	r4, #1
 8002a80:	2300      	movs	r3, #0
 8002a82:	b2e0      	uxtb	r0, r4
 8002a84:	e7d6      	b.n	8002a34 <__aeabi_d2f+0x2c>
 8002a86:	0021      	movs	r1, r4
 8002a88:	3117      	adds	r1, #23
 8002a8a:	dbdb      	blt.n	8002a44 <__aeabi_d2f+0x3c>
 8002a8c:	2180      	movs	r1, #128	@ 0x80
 8002a8e:	201e      	movs	r0, #30
 8002a90:	0409      	lsls	r1, r1, #16
 8002a92:	4339      	orrs	r1, r7
 8002a94:	1b00      	subs	r0, r0, r4
 8002a96:	281f      	cmp	r0, #31
 8002a98:	dd1b      	ble.n	8002ad2 <__aeabi_d2f+0xca>
 8002a9a:	2602      	movs	r6, #2
 8002a9c:	4276      	negs	r6, r6
 8002a9e:	1b34      	subs	r4, r6, r4
 8002aa0:	000e      	movs	r6, r1
 8002aa2:	40e6      	lsrs	r6, r4
 8002aa4:	0034      	movs	r4, r6
 8002aa6:	2820      	cmp	r0, #32
 8002aa8:	d004      	beq.n	8002ab4 <__aeabi_d2f+0xac>
 8002aaa:	4817      	ldr	r0, [pc, #92]	@ (8002b08 <__aeabi_d2f+0x100>)
 8002aac:	4684      	mov	ip, r0
 8002aae:	4463      	add	r3, ip
 8002ab0:	4099      	lsls	r1, r3
 8002ab2:	430d      	orrs	r5, r1
 8002ab4:	002b      	movs	r3, r5
 8002ab6:	1e59      	subs	r1, r3, #1
 8002ab8:	418b      	sbcs	r3, r1
 8002aba:	4323      	orrs	r3, r4
 8002abc:	0759      	lsls	r1, r3, #29
 8002abe:	d015      	beq.n	8002aec <__aeabi_d2f+0xe4>
 8002ac0:	210f      	movs	r1, #15
 8002ac2:	2400      	movs	r4, #0
 8002ac4:	4019      	ands	r1, r3
 8002ac6:	2904      	cmp	r1, #4
 8002ac8:	d117      	bne.n	8002afa <__aeabi_d2f+0xf2>
 8002aca:	019b      	lsls	r3, r3, #6
 8002acc:	0a5b      	lsrs	r3, r3, #9
 8002ace:	b2e0      	uxtb	r0, r4
 8002ad0:	e7b0      	b.n	8002a34 <__aeabi_d2f+0x2c>
 8002ad2:	4c0e      	ldr	r4, [pc, #56]	@ (8002b0c <__aeabi_d2f+0x104>)
 8002ad4:	191c      	adds	r4, r3, r4
 8002ad6:	002b      	movs	r3, r5
 8002ad8:	40a5      	lsls	r5, r4
 8002ada:	40c3      	lsrs	r3, r0
 8002adc:	40a1      	lsls	r1, r4
 8002ade:	1e68      	subs	r0, r5, #1
 8002ae0:	4185      	sbcs	r5, r0
 8002ae2:	4329      	orrs	r1, r5
 8002ae4:	430b      	orrs	r3, r1
 8002ae6:	2400      	movs	r4, #0
 8002ae8:	0759      	lsls	r1, r3, #29
 8002aea:	d1c1      	bne.n	8002a70 <__aeabi_d2f+0x68>
 8002aec:	019b      	lsls	r3, r3, #6
 8002aee:	2000      	movs	r0, #0
 8002af0:	0a5b      	lsrs	r3, r3, #9
 8002af2:	e79f      	b.n	8002a34 <__aeabi_d2f+0x2c>
 8002af4:	08db      	lsrs	r3, r3, #3
 8002af6:	b2e0      	uxtb	r0, r4
 8002af8:	e79c      	b.n	8002a34 <__aeabi_d2f+0x2c>
 8002afa:	3304      	adds	r3, #4
 8002afc:	e7e5      	b.n	8002aca <__aeabi_d2f+0xc2>
 8002afe:	46c0      	nop			@ (mov r8, r8)
 8002b00:	000007fe 	.word	0x000007fe
 8002b04:	fffffc80 	.word	0xfffffc80
 8002b08:	fffffca2 	.word	0xfffffca2
 8002b0c:	fffffc82 	.word	0xfffffc82

08002b10 <__clzsi2>:
 8002b10:	211c      	movs	r1, #28
 8002b12:	2301      	movs	r3, #1
 8002b14:	041b      	lsls	r3, r3, #16
 8002b16:	4298      	cmp	r0, r3
 8002b18:	d301      	bcc.n	8002b1e <__clzsi2+0xe>
 8002b1a:	0c00      	lsrs	r0, r0, #16
 8002b1c:	3910      	subs	r1, #16
 8002b1e:	0a1b      	lsrs	r3, r3, #8
 8002b20:	4298      	cmp	r0, r3
 8002b22:	d301      	bcc.n	8002b28 <__clzsi2+0x18>
 8002b24:	0a00      	lsrs	r0, r0, #8
 8002b26:	3908      	subs	r1, #8
 8002b28:	091b      	lsrs	r3, r3, #4
 8002b2a:	4298      	cmp	r0, r3
 8002b2c:	d301      	bcc.n	8002b32 <__clzsi2+0x22>
 8002b2e:	0900      	lsrs	r0, r0, #4
 8002b30:	3904      	subs	r1, #4
 8002b32:	a202      	add	r2, pc, #8	@ (adr r2, 8002b3c <__clzsi2+0x2c>)
 8002b34:	5c10      	ldrb	r0, [r2, r0]
 8002b36:	1840      	adds	r0, r0, r1
 8002b38:	4770      	bx	lr
 8002b3a:	46c0      	nop			@ (mov r8, r8)
 8002b3c:	02020304 	.word	0x02020304
 8002b40:	01010101 	.word	0x01010101
	...

08002b4c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002b4c:	b5b0      	push	{r4, r5, r7, lr}
 8002b4e:	b084      	sub	sp, #16
 8002b50:	af02      	add	r7, sp, #8

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */

	HAL_Init();
 8002b52:	f002 f885 	bl	8004c60 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002b56:	f000 f903 	bl	8002d60 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002b5a:	f000 fe93 	bl	8003884 <MX_GPIO_Init>
  MX_DMA_Init();
 8002b5e:	f000 fe6b 	bl	8003838 <MX_DMA_Init>
  MX_ADC_Init();
 8002b62:	f000 fca3 	bl	80034ac <MX_ADC_Init>
//  MX_SPI1_Init();
  MX_USART1_UART_Init();
 8002b66:	f001 ff51 	bl	8004a0c <MX_USART1_UART_Init>
  HAL_UART_Receive_IT(&huart1, &rxdata, sizeof(rxdata));
 8002b6a:	4962      	ldr	r1, [pc, #392]	@ (8002cf4 <main+0x1a8>)
 8002b6c:	4b62      	ldr	r3, [pc, #392]	@ (8002cf8 <main+0x1ac>)
 8002b6e:	2201      	movs	r2, #1
 8002b70:	0018      	movs	r0, r3
 8002b72:	f005 fb22 	bl	80081ba <HAL_UART_Receive_IT>

  MX_TIM1_Init();
 8002b76:	f001 fb7d 	bl	8004274 <MX_TIM1_Init>
  MX_TIM3_Init();
 8002b7a:	f001 fc85 	bl	8004488 <MX_TIM3_Init>
  MX_TIM6_Init();
 8002b7e:	f001 fcd9 	bl	8004534 <MX_TIM6_Init>
  MX_TIM14_Init();
 8002b82:	f001 fcf9 	bl	8004578 <MX_TIM14_Init>
  MX_TIM15_Init();
 8002b86:	f001 fd43 	bl	8004610 <MX_TIM15_Init>
  MX_TIM16_Init();
 8002b8a:	f001 fd99 	bl	80046c0 <MX_TIM16_Init>

  HAL_TIM_Base_Start_IT(&htim3);
 8002b8e:	4b5b      	ldr	r3, [pc, #364]	@ (8002cfc <main+0x1b0>)
 8002b90:	0018      	movs	r0, r3
 8002b92:	f003 ff39 	bl	8006a08 <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start_IT(&htim6);
 8002b96:	4b5a      	ldr	r3, [pc, #360]	@ (8002d00 <main+0x1b4>)
 8002b98:	0018      	movs	r0, r3
 8002b9a:	f003 ff35 	bl	8006a08 <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start_IT(&htim14);
 8002b9e:	4b59      	ldr	r3, [pc, #356]	@ (8002d04 <main+0x1b8>)
 8002ba0:	0018      	movs	r0, r3
 8002ba2:	f003 ff31 	bl	8006a08 <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start_IT(&htim15);
 8002ba6:	4b58      	ldr	r3, [pc, #352]	@ (8002d08 <main+0x1bc>)
 8002ba8:	0018      	movs	r0, r3
 8002baa:	f003 ff2d 	bl	8006a08 <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start_IT(&htim16);
 8002bae:	4b57      	ldr	r3, [pc, #348]	@ (8002d0c <main+0x1c0>)
 8002bb0:	0018      	movs	r0, r3
 8002bb2:	f003 ff29 	bl	8006a08 <HAL_TIM_Base_Start_IT>

	if(HAL_ADC_Start_DMA(&hadc, (uint32_t*)adc_buf, sizeof(adc_buf)/2)!=HAL_OK)//Remember that the length of DMA is half world and size of return bytes:that is double of the data transmited so the array overfllow!
 8002bb6:	4956      	ldr	r1, [pc, #344]	@ (8002d10 <main+0x1c4>)
 8002bb8:	4b56      	ldr	r3, [pc, #344]	@ (8002d14 <main+0x1c8>)
 8002bba:	220a      	movs	r2, #10
 8002bbc:	0018      	movs	r0, r3
 8002bbe:	f002 f9f3 	bl	8004fa8 <HAL_ADC_Start_DMA>
 8002bc2:	1e03      	subs	r3, r0, #0
 8002bc4:	d001      	beq.n	8002bca <main+0x7e>
	{
		Error_Handler(); //This function also enable the interruption
 8002bc6:	f000 f96d 	bl	8002ea4 <Error_Handler>
	}

  /* USER CODE BEGIN 2 */
	HAL_TIM_OC_Start(&htim1,TIM_CHANNEL_4);
 8002bca:	4b53      	ldr	r3, [pc, #332]	@ (8002d18 <main+0x1cc>)
 8002bcc:	210c      	movs	r1, #12
 8002bce:	0018      	movs	r0, r3
 8002bd0:	f003 ffec 	bl	8006bac <HAL_TIM_OC_Start>
	HX711_Calibration(&weight_par);
 8002bd4:	4b51      	ldr	r3, [pc, #324]	@ (8002d1c <main+0x1d0>)
 8002bd6:	0018      	movs	r0, r3
 8002bd8:	f001 f93c 	bl	8003e54 <HX711_Calibration>
	printflag.PID_Set = FALSE;
 8002bdc:	4b50      	ldr	r3, [pc, #320]	@ (8002d20 <main+0x1d4>)
 8002bde:	2200      	movs	r2, #0
 8002be0:	715a      	strb	r2, [r3, #5]
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	//Kalman  filter
	if(weight_par.calibration_flag)
 8002be2:	4b4e      	ldr	r3, [pc, #312]	@ (8002d1c <main+0x1d0>)
 8002be4:	7b1b      	ldrb	r3, [r3, #12]
 8002be6:	2b00      	cmp	r3, #0
 8002be8:	d01e      	beq.n	8002c28 <main+0xdc>
	{
		printf_DMA("%d, %d, %0.1f\r\n",weight_par.gramAvgval, (int)htim1.Instance->CCR2, (float)(adc_val.ia-1640)*0.015);//Vofa+ chart   3.3/4095/35/0.001 = 0.023
 8002bea:	4b4c      	ldr	r3, [pc, #304]	@ (8002d1c <main+0x1d0>)
 8002bec:	6adc      	ldr	r4, [r3, #44]	@ 0x2c
 8002bee:	4b4a      	ldr	r3, [pc, #296]	@ (8002d18 <main+0x1cc>)
 8002bf0:	681b      	ldr	r3, [r3, #0]
 8002bf2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002bf4:	001d      	movs	r5, r3
 8002bf6:	4b4b      	ldr	r3, [pc, #300]	@ (8002d24 <main+0x1d8>)
 8002bf8:	891b      	ldrh	r3, [r3, #8]
 8002bfa:	4a4b      	ldr	r2, [pc, #300]	@ (8002d28 <main+0x1dc>)
 8002bfc:	4694      	mov	ip, r2
 8002bfe:	4463      	add	r3, ip
 8002c00:	0018      	movs	r0, r3
 8002c02:	f7fd ffb1 	bl	8000b68 <__aeabi_i2f>
 8002c06:	1c03      	adds	r3, r0, #0
 8002c08:	1c18      	adds	r0, r3, #0
 8002c0a:	f7ff feb5 	bl	8002978 <__aeabi_f2d>
 8002c0e:	4a47      	ldr	r2, [pc, #284]	@ (8002d2c <main+0x1e0>)
 8002c10:	4b47      	ldr	r3, [pc, #284]	@ (8002d30 <main+0x1e4>)
 8002c12:	f7fe ff9d 	bl	8001b50 <__aeabi_dmul>
 8002c16:	0002      	movs	r2, r0
 8002c18:	000b      	movs	r3, r1
 8002c1a:	4846      	ldr	r0, [pc, #280]	@ (8002d34 <main+0x1e8>)
 8002c1c:	9200      	str	r2, [sp, #0]
 8002c1e:	9301      	str	r3, [sp, #4]
 8002c20:	002a      	movs	r2, r5
 8002c22:	0021      	movs	r1, r4
 8002c24:	f000 f912 	bl	8002e4c <printf_DMA>

//		printf_DMA("gram: %d\r\n", weight_par.gramAvgval );
		//		printf_DMA("%d\r\n", adc_val.commutation_delay);
//		HAL_UART_Transmit_DMA(&huart1, (uint8_t *) txbuff, sizeof(txbuff)+1); // if it is (uint8_t) * txbuff, then it will be force the txbuff to char, not change the addr to char
	}
	if(1100 <= printflag.TimeCNT)
 8002c28:	4b3d      	ldr	r3, [pc, #244]	@ (8002d20 <main+0x1d4>)
 8002c2a:	681b      	ldr	r3, [r3, #0]
 8002c2c:	4a42      	ldr	r2, [pc, #264]	@ (8002d38 <main+0x1ec>)
 8002c2e:	4293      	cmp	r3, r2
 8002c30:	dd4b      	ble.n	8002cca <main+0x17e>
	{
		printf_DMA("VBat%0.2fV\n",	adc_val.vbat*(Vrefint*4095/adc_val.vref_data)/4095/VBAT_FACTOR);
 8002c32:	4b3c      	ldr	r3, [pc, #240]	@ (8002d24 <main+0x1d8>)
 8002c34:	8a1b      	ldrh	r3, [r3, #16]
 8002c36:	0018      	movs	r0, r3
 8002c38:	f7ff fe4c 	bl	80028d4 <__aeabi_i2d>
 8002c3c:	0004      	movs	r4, r0
 8002c3e:	000d      	movs	r5, r1
 8002c40:	4b3e      	ldr	r3, [pc, #248]	@ (8002d3c <main+0x1f0>)
 8002c42:	881b      	ldrh	r3, [r3, #0]
 8002c44:	b29b      	uxth	r3, r3
 8002c46:	0018      	movs	r0, r3
 8002c48:	f7ff fe44 	bl	80028d4 <__aeabi_i2d>
 8002c4c:	4a3c      	ldr	r2, [pc, #240]	@ (8002d40 <main+0x1f4>)
 8002c4e:	4b3d      	ldr	r3, [pc, #244]	@ (8002d44 <main+0x1f8>)
 8002c50:	f7fe ff7e 	bl	8001b50 <__aeabi_dmul>
 8002c54:	0002      	movs	r2, r0
 8002c56:	000b      	movs	r3, r1
 8002c58:	0010      	movs	r0, r2
 8002c5a:	0019      	movs	r1, r3
 8002c5c:	2200      	movs	r2, #0
 8002c5e:	4b3a      	ldr	r3, [pc, #232]	@ (8002d48 <main+0x1fc>)
 8002c60:	f7fe fb32 	bl	80012c8 <__aeabi_ddiv>
 8002c64:	0002      	movs	r2, r0
 8002c66:	000b      	movs	r3, r1
 8002c68:	0010      	movs	r0, r2
 8002c6a:	0019      	movs	r1, r3
 8002c6c:	2200      	movs	r2, #0
 8002c6e:	4b36      	ldr	r3, [pc, #216]	@ (8002d48 <main+0x1fc>)
 8002c70:	f7fe ff6e 	bl	8001b50 <__aeabi_dmul>
 8002c74:	0002      	movs	r2, r0
 8002c76:	000b      	movs	r3, r1
 8002c78:	603a      	str	r2, [r7, #0]
 8002c7a:	607b      	str	r3, [r7, #4]
 8002c7c:	4b29      	ldr	r3, [pc, #164]	@ (8002d24 <main+0x1d8>)
 8002c7e:	8a5b      	ldrh	r3, [r3, #18]
 8002c80:	0018      	movs	r0, r3
 8002c82:	f7ff fe27 	bl	80028d4 <__aeabi_i2d>
 8002c86:	0002      	movs	r2, r0
 8002c88:	000b      	movs	r3, r1
 8002c8a:	6838      	ldr	r0, [r7, #0]
 8002c8c:	6879      	ldr	r1, [r7, #4]
 8002c8e:	f7fe fb1b 	bl	80012c8 <__aeabi_ddiv>
 8002c92:	0002      	movs	r2, r0
 8002c94:	000b      	movs	r3, r1
 8002c96:	0020      	movs	r0, r4
 8002c98:	0029      	movs	r1, r5
 8002c9a:	f7fe ff59 	bl	8001b50 <__aeabi_dmul>
 8002c9e:	0002      	movs	r2, r0
 8002ca0:	000b      	movs	r3, r1
 8002ca2:	0010      	movs	r0, r2
 8002ca4:	0019      	movs	r1, r3
 8002ca6:	2200      	movs	r2, #0
 8002ca8:	4b27      	ldr	r3, [pc, #156]	@ (8002d48 <main+0x1fc>)
 8002caa:	f7fe fb0d 	bl	80012c8 <__aeabi_ddiv>
 8002cae:	0002      	movs	r2, r0
 8002cb0:	000b      	movs	r3, r1
 8002cb2:	0010      	movs	r0, r2
 8002cb4:	0019      	movs	r1, r3
 8002cb6:	4a25      	ldr	r2, [pc, #148]	@ (8002d4c <main+0x200>)
 8002cb8:	4b25      	ldr	r3, [pc, #148]	@ (8002d50 <main+0x204>)
 8002cba:	f7fe fb05 	bl	80012c8 <__aeabi_ddiv>
 8002cbe:	0002      	movs	r2, r0
 8002cc0:	000b      	movs	r3, r1
 8002cc2:	4924      	ldr	r1, [pc, #144]	@ (8002d54 <main+0x208>)
 8002cc4:	0008      	movs	r0, r1
 8002cc6:	f000 f8c1 	bl	8002e4c <printf_DMA>
	}
	if(printflag.OCP_flag)//||weight_par.sens_err_flag)
 8002cca:	4b15      	ldr	r3, [pc, #84]	@ (8002d20 <main+0x1d4>)
 8002ccc:	7a5b      	ldrb	r3, [r3, #9]
 8002cce:	2b00      	cmp	r3, #0
 8002cd0:	d005      	beq.n	8002cde <main+0x192>
	{
		printf_DMA("OCP\n");
 8002cd2:	4b21      	ldr	r3, [pc, #132]	@ (8002d58 <main+0x20c>)
 8002cd4:	0018      	movs	r0, r3
 8002cd6:	f000 f8b9 	bl	8002e4c <printf_DMA>
		error_code();
 8002cda:	f001 f9e9 	bl	80040b0 <error_code>
	}
	if(printflag.sensor_err)
 8002cde:	4b10      	ldr	r3, [pc, #64]	@ (8002d20 <main+0x1d4>)
 8002ce0:	7a9b      	ldrb	r3, [r3, #10]
 8002ce2:	2b00      	cmp	r3, #0
 8002ce4:	d100      	bne.n	8002ce8 <main+0x19c>
 8002ce6:	e77c      	b.n	8002be2 <main+0x96>
	{
		printf_DMA("Data un-ready\n");
 8002ce8:	4b1c      	ldr	r3, [pc, #112]	@ (8002d5c <main+0x210>)
 8002cea:	0018      	movs	r0, r3
 8002cec:	f000 f8ae 	bl	8002e4c <printf_DMA>
	if(weight_par.calibration_flag)
 8002cf0:	e777      	b.n	8002be2 <main+0x96>
 8002cf2:	46c0      	nop			@ (mov r8, r8)
 8002cf4:	200006c7 	.word	0x200006c7
 8002cf8:	200006cc 	.word	0x200006cc
 8002cfc:	20000360 	.word	0x20000360
 8002d00:	200003a8 	.word	0x200003a8
 8002d04:	200003f0 	.word	0x200003f0
 8002d08:	20000438 	.word	0x20000438
 8002d0c:	20000480 	.word	0x20000480
 8002d10:	20000220 	.word	0x20000220
 8002d14:	20000280 	.word	0x20000280
 8002d18:	20000318 	.word	0x20000318
 8002d1c:	20000234 	.word	0x20000234
 8002d20:	20000268 	.word	0x20000268
 8002d24:	20000000 	.word	0x20000000
 8002d28:	fffff998 	.word	0xfffff998
 8002d2c:	eb851eb8 	.word	0xeb851eb8
 8002d30:	3f8eb851 	.word	0x3f8eb851
 8002d34:	0800e9a8 	.word	0x0800e9a8
 8002d38:	0000044b 	.word	0x0000044b
 8002d3c:	1ffff7ba 	.word	0x1ffff7ba
 8002d40:	66666666 	.word	0x66666666
 8002d44:	400a6666 	.word	0x400a6666
 8002d48:	40affe00 	.word	0x40affe00
 8002d4c:	9ba5e354 	.word	0x9ba5e354
 8002d50:	3fc020c4 	.word	0x3fc020c4
 8002d54:	0800e9b8 	.word	0x0800e9b8
 8002d58:	0800e9c4 	.word	0x0800e9c4
 8002d5c:	0800e9cc 	.word	0x0800e9cc

08002d60 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002d60:	b590      	push	{r4, r7, lr}
 8002d62:	b095      	sub	sp, #84	@ 0x54
 8002d64:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002d66:	2420      	movs	r4, #32
 8002d68:	193b      	adds	r3, r7, r4
 8002d6a:	0018      	movs	r0, r3
 8002d6c:	2330      	movs	r3, #48	@ 0x30
 8002d6e:	001a      	movs	r2, r3
 8002d70:	2100      	movs	r1, #0
 8002d72:	f008 fbf5 	bl	800b560 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002d76:	2310      	movs	r3, #16
 8002d78:	18fb      	adds	r3, r7, r3
 8002d7a:	0018      	movs	r0, r3
 8002d7c:	2310      	movs	r3, #16
 8002d7e:	001a      	movs	r2, r3
 8002d80:	2100      	movs	r1, #0
 8002d82:	f008 fbed 	bl	800b560 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002d86:	003b      	movs	r3, r7
 8002d88:	0018      	movs	r0, r3
 8002d8a:	2310      	movs	r3, #16
 8002d8c:	001a      	movs	r2, r3
 8002d8e:	2100      	movs	r1, #0
 8002d90:	f008 fbe6 	bl	800b560 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002d94:	0021      	movs	r1, r4
 8002d96:	187b      	adds	r3, r7, r1
 8002d98:	2202      	movs	r2, #2
 8002d9a:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002d9c:	187b      	adds	r3, r7, r1
 8002d9e:	2201      	movs	r2, #1
 8002da0:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002da2:	187b      	adds	r3, r7, r1
 8002da4:	2210      	movs	r2, #16
 8002da6:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002da8:	187b      	adds	r3, r7, r1
 8002daa:	2202      	movs	r2, #2
 8002dac:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8002dae:	187b      	adds	r3, r7, r1
 8002db0:	2200      	movs	r2, #0
 8002db2:	625a      	str	r2, [r3, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL12;
 8002db4:	187b      	adds	r3, r7, r1
 8002db6:	22a0      	movs	r2, #160	@ 0xa0
 8002db8:	0392      	lsls	r2, r2, #14
 8002dba:	629a      	str	r2, [r3, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 8002dbc:	187b      	adds	r3, r7, r1
 8002dbe:	2200      	movs	r2, #0
 8002dc0:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002dc2:	187b      	adds	r3, r7, r1
 8002dc4:	0018      	movs	r0, r3
 8002dc6:	f003 f839 	bl	8005e3c <HAL_RCC_OscConfig>
 8002dca:	1e03      	subs	r3, r0, #0
 8002dcc:	d001      	beq.n	8002dd2 <SystemClock_Config+0x72>
  {
    Error_Handler();
 8002dce:	f000 f869 	bl	8002ea4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002dd2:	2110      	movs	r1, #16
 8002dd4:	187b      	adds	r3, r7, r1
 8002dd6:	2207      	movs	r2, #7
 8002dd8:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002dda:	187b      	adds	r3, r7, r1
 8002ddc:	2202      	movs	r2, #2
 8002dde:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002de0:	187b      	adds	r3, r7, r1
 8002de2:	2200      	movs	r2, #0
 8002de4:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8002de6:	187b      	adds	r3, r7, r1
 8002de8:	2200      	movs	r2, #0
 8002dea:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8002dec:	187b      	adds	r3, r7, r1
 8002dee:	2101      	movs	r1, #1
 8002df0:	0018      	movs	r0, r3
 8002df2:	f003 fb3d 	bl	8006470 <HAL_RCC_ClockConfig>
 8002df6:	1e03      	subs	r3, r0, #0
 8002df8:	d001      	beq.n	8002dfe <SystemClock_Config+0x9e>
  {
    Error_Handler();
 8002dfa:	f000 f853 	bl	8002ea4 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8002dfe:	003b      	movs	r3, r7
 8002e00:	2201      	movs	r2, #1
 8002e02:	601a      	str	r2, [r3, #0]
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 8002e04:	003b      	movs	r3, r7
 8002e06:	2200      	movs	r2, #0
 8002e08:	609a      	str	r2, [r3, #8]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002e0a:	003b      	movs	r3, r7
 8002e0c:	0018      	movs	r0, r3
 8002e0e:	f003 fc73 	bl	80066f8 <HAL_RCCEx_PeriphCLKConfig>
 8002e12:	1e03      	subs	r3, r0, #0
 8002e14:	d001      	beq.n	8002e1a <SystemClock_Config+0xba>
  {
    Error_Handler();
 8002e16:	f000 f845 	bl	8002ea4 <Error_Handler>
  }
}
 8002e1a:	46c0      	nop			@ (mov r8, r8)
 8002e1c:	46bd      	mov	sp, r7
 8002e1e:	b015      	add	sp, #84	@ 0x54
 8002e20:	bd90      	pop	{r4, r7, pc}
	...

08002e24 <__io_putchar>:
#define PUTCHAR_PROTOTYPE int __io_putchar(int ch)
#else
#define PUTCHAR_PROTOTYPE int fputc(int ch, FILE *f)
#endif
PUTCHAR_PROTOTYPE
{
 8002e24:	b580      	push	{r7, lr}
 8002e26:	b082      	sub	sp, #8
 8002e28:	af00      	add	r7, sp, #0
 8002e2a:	6078      	str	r0, [r7, #4]
//	HAL_UART_Transmit_DMA(&huart1, (uint8_t *)&ch, sizeof(ch));

    HAL_UART_Transmit(&huart1 , (uint8_t *)&ch, 1, 0xFFFF);
 8002e2c:	4b05      	ldr	r3, [pc, #20]	@ (8002e44 <__io_putchar+0x20>)
 8002e2e:	1d39      	adds	r1, r7, #4
 8002e30:	4805      	ldr	r0, [pc, #20]	@ (8002e48 <__io_putchar+0x24>)
 8002e32:	2201      	movs	r2, #1
 8002e34:	f005 f922 	bl	800807c <HAL_UART_Transmit>
    return ch;
 8002e38:	687b      	ldr	r3, [r7, #4]
}
 8002e3a:	0018      	movs	r0, r3
 8002e3c:	46bd      	mov	sp, r7
 8002e3e:	b002      	add	sp, #8
 8002e40:	bd80      	pop	{r7, pc}
 8002e42:	46c0      	nop			@ (mov r8, r8)
 8002e44:	0000ffff 	.word	0x0000ffff
 8002e48:	200006cc 	.word	0x200006cc

08002e4c <printf_DMA>:

void printf_DMA(const char *format, ...)
{
 8002e4c:	b40f      	push	{r0, r1, r2, r3}
 8002e4e:	b580      	push	{r7, lr}
 8002e50:	b082      	sub	sp, #8
 8002e52:	af00      	add	r7, sp, #0
	uint32_t length;
	va_list args;
//	uint8_t temp = 0;

	va_start(args, format);
 8002e54:	2314      	movs	r3, #20
 8002e56:	18fb      	adds	r3, r7, r3
 8002e58:	603b      	str	r3, [r7, #0]
	length = vsnprintf((char*)txbuf, sizeof(txbuf)+1, (char*)format, args);
 8002e5a:	683b      	ldr	r3, [r7, #0]
 8002e5c:	693a      	ldr	r2, [r7, #16]
 8002e5e:	2180      	movs	r1, #128	@ 0x80
 8002e60:	0049      	lsls	r1, r1, #1
 8002e62:	480e      	ldr	r0, [pc, #56]	@ (8002e9c <printf_DMA+0x50>)
 8002e64:	f008 fad0 	bl	800b408 <vsniprintf>
 8002e68:	0003      	movs	r3, r0
 8002e6a:	607b      	str	r3, [r7, #4]
	va_end(args);

	HAL_UART_Transmit_DMA(&huart1, txbuf, length);
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	b29a      	uxth	r2, r3
 8002e70:	490a      	ldr	r1, [pc, #40]	@ (8002e9c <printf_DMA+0x50>)
 8002e72:	4b0b      	ldr	r3, [pc, #44]	@ (8002ea0 <printf_DMA+0x54>)
 8002e74:	0018      	movs	r0, r3
 8002e76:	f005 f9f7 	bl	8008268 <HAL_UART_Transmit_DMA>
	while(!__HAL_UART_GET_FLAG(&huart1,UART_FLAG_TC));
 8002e7a:	46c0      	nop			@ (mov r8, r8)
 8002e7c:	4b08      	ldr	r3, [pc, #32]	@ (8002ea0 <printf_DMA+0x54>)
 8002e7e:	681b      	ldr	r3, [r3, #0]
 8002e80:	69db      	ldr	r3, [r3, #28]
 8002e82:	2240      	movs	r2, #64	@ 0x40
 8002e84:	4013      	ands	r3, r2
 8002e86:	2b40      	cmp	r3, #64	@ 0x40
 8002e88:	d1f8      	bne.n	8002e7c <printf_DMA+0x30>


}
 8002e8a:	46c0      	nop			@ (mov r8, r8)
 8002e8c:	46c0      	nop			@ (mov r8, r8)
 8002e8e:	46bd      	mov	sp, r7
 8002e90:	b002      	add	sp, #8
 8002e92:	bc80      	pop	{r7}
 8002e94:	bc08      	pop	{r3}
 8002e96:	b004      	add	sp, #16
 8002e98:	4718      	bx	r3
 8002e9a:	46c0      	nop			@ (mov r8, r8)
 8002e9c:	200005c8 	.word	0x200005c8
 8002ea0:	200006cc 	.word	0x200006cc

08002ea4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002ea4:	b580      	push	{r7, lr}
 8002ea6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002ea8:	b672      	cpsid	i
}
 8002eaa:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002eac:	46c0      	nop			@ (mov r8, r8)
 8002eae:	e7fd      	b.n	8002eac <Error_Handler+0x8>

08002eb0 <HAL_TIM_PeriodElapsedCallback>:
  /* USER CODE END 6 */
}
#endif /* USE_FULL_ASSERT */

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002eb0:	b580      	push	{r7, lr}
 8002eb2:	b084      	sub	sp, #16
 8002eb4:	af00      	add	r7, sp, #0
 8002eb6:	6078      	str	r0, [r7, #4]
	static signed int dc_pwm, pid_pwm;
	signed int temp;
	if(htim == &htim3) // Get pull force value
 8002eb8:	687a      	ldr	r2, [r7, #4]
 8002eba:	4bb0      	ldr	r3, [pc, #704]	@ (800317c <HAL_TIM_PeriodElapsedCallback+0x2cc>)
 8002ebc:	429a      	cmp	r2, r3
 8002ebe:	d132      	bne.n	8002f26 <HAL_TIM_PeriodElapsedCallback+0x76>
	{
		if(1 == weight_par.calibration_flag)
 8002ec0:	4baf      	ldr	r3, [pc, #700]	@ (8003180 <HAL_TIM_PeriodElapsedCallback+0x2d0>)
 8002ec2:	7b1b      	ldrb	r3, [r3, #12]
 8002ec4:	2b01      	cmp	r3, #1
 8002ec6:	d000      	beq.n	8002eca <HAL_TIM_PeriodElapsedCallback+0x1a>
 8002ec8:	e153      	b.n	8003172 <HAL_TIM_PeriodElapsedCallback+0x2c2>
		{
			Get_weight(&weight_par);
 8002eca:	4bad      	ldr	r3, [pc, #692]	@ (8003180 <HAL_TIM_PeriodElapsedCallback+0x2d0>)
 8002ecc:	0018      	movs	r0, r3
 8002ece:	f000 ff7b 	bl	8003dc8 <Get_weight>
			weight_par.cnt= weight_par.cnt >= 5? 0:weight_par.cnt+1;//Get average value of 5
 8002ed2:	4bab      	ldr	r3, [pc, #684]	@ (8003180 <HAL_TIM_PeriodElapsedCallback+0x2d0>)
 8002ed4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002ed6:	2b04      	cmp	r3, #4
 8002ed8:	dc03      	bgt.n	8002ee2 <HAL_TIM_PeriodElapsedCallback+0x32>
 8002eda:	4ba9      	ldr	r3, [pc, #676]	@ (8003180 <HAL_TIM_PeriodElapsedCallback+0x2d0>)
 8002edc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002ede:	1c5a      	adds	r2, r3, #1
 8002ee0:	e000      	b.n	8002ee4 <HAL_TIM_PeriodElapsedCallback+0x34>
 8002ee2:	2200      	movs	r2, #0
 8002ee4:	4ba6      	ldr	r3, [pc, #664]	@ (8003180 <HAL_TIM_PeriodElapsedCallback+0x2d0>)
 8002ee6:	629a      	str	r2, [r3, #40]	@ 0x28
			weight_par.gramAvg[weight_par.cnt] = weight_par.gram;
 8002ee8:	4ba5      	ldr	r3, [pc, #660]	@ (8003180 <HAL_TIM_PeriodElapsedCallback+0x2d0>)
 8002eea:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002eec:	4ba4      	ldr	r3, [pc, #656]	@ (8003180 <HAL_TIM_PeriodElapsedCallback+0x2d0>)
 8002eee:	6819      	ldr	r1, [r3, #0]
 8002ef0:	4ba3      	ldr	r3, [pc, #652]	@ (8003180 <HAL_TIM_PeriodElapsedCallback+0x2d0>)
 8002ef2:	3204      	adds	r2, #4
 8002ef4:	0092      	lsls	r2, r2, #2
 8002ef6:	50d1      	str	r1, [r2, r3]
			weight_par.gramAvgval = (weight_par.gramAvg[0] + weight_par.gramAvg[1] + weight_par.gramAvg[2] + weight_par.gramAvg[3] + weight_par.gramAvg[4])/5;
 8002ef8:	4ba1      	ldr	r3, [pc, #644]	@ (8003180 <HAL_TIM_PeriodElapsedCallback+0x2d0>)
 8002efa:	691a      	ldr	r2, [r3, #16]
 8002efc:	4ba0      	ldr	r3, [pc, #640]	@ (8003180 <HAL_TIM_PeriodElapsedCallback+0x2d0>)
 8002efe:	695b      	ldr	r3, [r3, #20]
 8002f00:	18d2      	adds	r2, r2, r3
 8002f02:	4b9f      	ldr	r3, [pc, #636]	@ (8003180 <HAL_TIM_PeriodElapsedCallback+0x2d0>)
 8002f04:	699b      	ldr	r3, [r3, #24]
 8002f06:	18d2      	adds	r2, r2, r3
 8002f08:	4b9d      	ldr	r3, [pc, #628]	@ (8003180 <HAL_TIM_PeriodElapsedCallback+0x2d0>)
 8002f0a:	69db      	ldr	r3, [r3, #28]
 8002f0c:	18d2      	adds	r2, r2, r3
 8002f0e:	4b9c      	ldr	r3, [pc, #624]	@ (8003180 <HAL_TIM_PeriodElapsedCallback+0x2d0>)
 8002f10:	6a1b      	ldr	r3, [r3, #32]
 8002f12:	18d3      	adds	r3, r2, r3
 8002f14:	2105      	movs	r1, #5
 8002f16:	0018      	movs	r0, r3
 8002f18:	f7fd f9a6 	bl	8000268 <__divsi3>
 8002f1c:	0003      	movs	r3, r0
 8002f1e:	001a      	movs	r2, r3
 8002f20:	4b97      	ldr	r3, [pc, #604]	@ (8003180 <HAL_TIM_PeriodElapsedCallback+0x2d0>)
 8002f22:	62da      	str	r2, [r3, #44]	@ 0x2c
	}
	else if(htim == &htim16)//1us interval for time counting
	{

	}
}
 8002f24:	e125      	b.n	8003172 <HAL_TIM_PeriodElapsedCallback+0x2c2>
	else if(htim == &htim6)// PWM step 1 for accurate acceleration, change the timer to modify the ramp time
 8002f26:	687a      	ldr	r2, [r7, #4]
 8002f28:	4b96      	ldr	r3, [pc, #600]	@ (8003184 <HAL_TIM_PeriodElapsedCallback+0x2d4>)
 8002f2a:	429a      	cmp	r2, r3
 8002f2c:	d000      	beq.n	8002f30 <HAL_TIM_PeriodElapsedCallback+0x80>
 8002f2e:	e07e      	b.n	800302e <HAL_TIM_PeriodElapsedCallback+0x17e>
		if((weight_par.gramAvgval<LOWER_LIMMIT&&weight_par.gramAvgval>=0)||weight_par.sens_err_flag==TRUE)//LOWER_LIMMIT)// when release the handle, turn off all
 8002f30:	4b93      	ldr	r3, [pc, #588]	@ (8003180 <HAL_TIM_PeriodElapsedCallback+0x2d0>)
 8002f32:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002f34:	23fa      	movs	r3, #250	@ 0xfa
 8002f36:	005b      	lsls	r3, r3, #1
 8002f38:	429a      	cmp	r2, r3
 8002f3a:	da03      	bge.n	8002f44 <HAL_TIM_PeriodElapsedCallback+0x94>
 8002f3c:	4b90      	ldr	r3, [pc, #576]	@ (8003180 <HAL_TIM_PeriodElapsedCallback+0x2d0>)
 8002f3e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002f40:	2b00      	cmp	r3, #0
 8002f42:	da04      	bge.n	8002f4e <HAL_TIM_PeriodElapsedCallback+0x9e>
 8002f44:	4b8e      	ldr	r3, [pc, #568]	@ (8003180 <HAL_TIM_PeriodElapsedCallback+0x2d0>)
 8002f46:	2231      	movs	r2, #49	@ 0x31
 8002f48:	5c9b      	ldrb	r3, [r3, r2]
 8002f4a:	2b01      	cmp	r3, #1
 8002f4c:	d110      	bne.n	8002f70 <HAL_TIM_PeriodElapsedCallback+0xc0>
			if(printflag.OCP_flag == FALSE)
 8002f4e:	4b8e      	ldr	r3, [pc, #568]	@ (8003188 <HAL_TIM_PeriodElapsedCallback+0x2d8>)
 8002f50:	7a5b      	ldrb	r3, [r3, #9]
 8002f52:	2b00      	cmp	r3, #0
 8002f54:	d105      	bne.n	8002f62 <HAL_TIM_PeriodElapsedCallback+0xb2>
				IND_LED_OFF;//Turn off LED
 8002f56:	4b8d      	ldr	r3, [pc, #564]	@ (800318c <HAL_TIM_PeriodElapsedCallback+0x2dc>)
 8002f58:	2201      	movs	r2, #1
 8002f5a:	2101      	movs	r1, #1
 8002f5c:	0018      	movs	r0, r3
 8002f5e:	f002 ff34 	bl	8005dca <HAL_GPIO_WritePin>
			weight_par.eps_flag = FALSE;
 8002f62:	4b87      	ldr	r3, [pc, #540]	@ (8003180 <HAL_TIM_PeriodElapsedCallback+0x2d0>)
 8002f64:	2200      	movs	r2, #0
 8002f66:	735a      	strb	r2, [r3, #13]
			printflag.Motor_short_flag = TRUE;
 8002f68:	4b87      	ldr	r3, [pc, #540]	@ (8003188 <HAL_TIM_PeriodElapsedCallback+0x2d8>)
 8002f6a:	2201      	movs	r2, #1
 8002f6c:	721a      	strb	r2, [r3, #8]
}
 8002f6e:	e100      	b.n	8003172 <HAL_TIM_PeriodElapsedCallback+0x2c2>
			printflag.Motor_short_flag = FALSE;// if keep pulling, stop shorting motor, if = true, H/L MOS will open together
 8002f70:	4b85      	ldr	r3, [pc, #532]	@ (8003188 <HAL_TIM_PeriodElapsedCallback+0x2d8>)
 8002f72:	2200      	movs	r2, #0
 8002f74:	721a      	strb	r2, [r3, #8]
			temp = Incremental_PID(&weight_par, PULL_FORCE_THR, &PID_Parameters);//Get PID PWM
 8002f76:	4a86      	ldr	r2, [pc, #536]	@ (8003190 <HAL_TIM_PeriodElapsedCallback+0x2e0>)
 8002f78:	4986      	ldr	r1, [pc, #536]	@ (8003194 <HAL_TIM_PeriodElapsedCallback+0x2e4>)
 8002f7a:	4b81      	ldr	r3, [pc, #516]	@ (8003180 <HAL_TIM_PeriodElapsedCallback+0x2d0>)
 8002f7c:	0018      	movs	r0, r3
 8002f7e:	f001 f80d 	bl	8003f9c <Incremental_PID>
 8002f82:	0003      	movs	r3, r0
 8002f84:	60fb      	str	r3, [r7, #12]
			if((pid_pwm+temp) > MAX_PWM)
 8002f86:	4b84      	ldr	r3, [pc, #528]	@ (8003198 <HAL_TIM_PeriodElapsedCallback+0x2e8>)
 8002f88:	681a      	ldr	r2, [r3, #0]
 8002f8a:	68fb      	ldr	r3, [r7, #12]
 8002f8c:	18d3      	adds	r3, r2, r3
 8002f8e:	2b5a      	cmp	r3, #90	@ 0x5a
 8002f90:	dd03      	ble.n	8002f9a <HAL_TIM_PeriodElapsedCallback+0xea>
				pid_pwm = MAX_PWM;
 8002f92:	4b81      	ldr	r3, [pc, #516]	@ (8003198 <HAL_TIM_PeriodElapsedCallback+0x2e8>)
 8002f94:	225a      	movs	r2, #90	@ 0x5a
 8002f96:	601a      	str	r2, [r3, #0]
 8002f98:	e008      	b.n	8002fac <HAL_TIM_PeriodElapsedCallback+0xfc>
				pid_pwm = (signed int)(temp + pid_pwm)<=0	? 0		: 	temp + pid_pwm;
 8002f9a:	4b7f      	ldr	r3, [pc, #508]	@ (8003198 <HAL_TIM_PeriodElapsedCallback+0x2e8>)
 8002f9c:	681a      	ldr	r2, [r3, #0]
 8002f9e:	68fb      	ldr	r3, [r7, #12]
 8002fa0:	18d3      	adds	r3, r2, r3
 8002fa2:	2b00      	cmp	r3, #0
 8002fa4:	da00      	bge.n	8002fa8 <HAL_TIM_PeriodElapsedCallback+0xf8>
 8002fa6:	2300      	movs	r3, #0
 8002fa8:	4a7b      	ldr	r2, [pc, #492]	@ (8003198 <HAL_TIM_PeriodElapsedCallback+0x2e8>)
 8002faa:	6013      	str	r3, [r2, #0]
			dc_pwm = (0<(pid_pwm-dc_pwm)) ? dc_pwm + 1 : dc_pwm - 1;
 8002fac:	4b7a      	ldr	r3, [pc, #488]	@ (8003198 <HAL_TIM_PeriodElapsedCallback+0x2e8>)
 8002fae:	681a      	ldr	r2, [r3, #0]
 8002fb0:	4b7a      	ldr	r3, [pc, #488]	@ (800319c <HAL_TIM_PeriodElapsedCallback+0x2ec>)
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	1ad3      	subs	r3, r2, r3
 8002fb6:	2b00      	cmp	r3, #0
 8002fb8:	dd03      	ble.n	8002fc2 <HAL_TIM_PeriodElapsedCallback+0x112>
 8002fba:	4b78      	ldr	r3, [pc, #480]	@ (800319c <HAL_TIM_PeriodElapsedCallback+0x2ec>)
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	1c5a      	adds	r2, r3, #1
 8002fc0:	e002      	b.n	8002fc8 <HAL_TIM_PeriodElapsedCallback+0x118>
 8002fc2:	4b76      	ldr	r3, [pc, #472]	@ (800319c <HAL_TIM_PeriodElapsedCallback+0x2ec>)
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	1e5a      	subs	r2, r3, #1
 8002fc8:	4b74      	ldr	r3, [pc, #464]	@ (800319c <HAL_TIM_PeriodElapsedCallback+0x2ec>)
 8002fca:	601a      	str	r2, [r3, #0]
			if(dc_pwm>10&&printflag.OCP_flag!=TRUE) //When PWM>10%, start to drive
 8002fcc:	4b73      	ldr	r3, [pc, #460]	@ (800319c <HAL_TIM_PeriodElapsedCallback+0x2ec>)
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	2b0a      	cmp	r3, #10
 8002fd2:	dc00      	bgt.n	8002fd6 <HAL_TIM_PeriodElapsedCallback+0x126>
 8002fd4:	e0cd      	b.n	8003172 <HAL_TIM_PeriodElapsedCallback+0x2c2>
 8002fd6:	4b6c      	ldr	r3, [pc, #432]	@ (8003188 <HAL_TIM_PeriodElapsedCallback+0x2d8>)
 8002fd8:	7a5b      	ldrb	r3, [r3, #9]
 8002fda:	2b01      	cmp	r3, #1
 8002fdc:	d100      	bne.n	8002fe0 <HAL_TIM_PeriodElapsedCallback+0x130>
 8002fde:	e0c8      	b.n	8003172 <HAL_TIM_PeriodElapsedCallback+0x2c2>
				BHALONBLOFF; //Drive MOTOR, open lower bridge first
 8002fe0:	2380      	movs	r3, #128	@ 0x80
 8002fe2:	01db      	lsls	r3, r3, #7
 8002fe4:	486e      	ldr	r0, [pc, #440]	@ (80031a0 <HAL_TIM_PeriodElapsedCallback+0x2f0>)
 8002fe6:	2200      	movs	r2, #0
 8002fe8:	0019      	movs	r1, r3
 8002fea:	f002 feee 	bl	8005dca <HAL_GPIO_WritePin>
 8002fee:	2380      	movs	r3, #128	@ 0x80
 8002ff0:	019b      	lsls	r3, r3, #6
 8002ff2:	486b      	ldr	r0, [pc, #428]	@ (80031a0 <HAL_TIM_PeriodElapsedCallback+0x2f0>)
 8002ff4:	2201      	movs	r2, #1
 8002ff6:	0019      	movs	r1, r3
 8002ff8:	f002 fee7 	bl	8005dca <HAL_GPIO_WritePin>
 8002ffc:	4b69      	ldr	r3, [pc, #420]	@ (80031a4 <HAL_TIM_PeriodElapsedCallback+0x2f4>)
 8002ffe:	2104      	movs	r1, #4
 8003000:	0018      	movs	r0, r3
 8003002:	f003 fedd 	bl	8006dc0 <HAL_TIM_PWM_Start>
				__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, dc_pwm);
 8003006:	4b65      	ldr	r3, [pc, #404]	@ (800319c <HAL_TIM_PeriodElapsedCallback+0x2ec>)
 8003008:	681a      	ldr	r2, [r3, #0]
 800300a:	4b66      	ldr	r3, [pc, #408]	@ (80031a4 <HAL_TIM_PeriodElapsedCallback+0x2f4>)
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	639a      	str	r2, [r3, #56]	@ 0x38
				if(0 == weight_par.eps_flag)
 8003010:	4b5b      	ldr	r3, [pc, #364]	@ (8003180 <HAL_TIM_PeriodElapsedCallback+0x2d0>)
 8003012:	7b5b      	ldrb	r3, [r3, #13]
 8003014:	2b00      	cmp	r3, #0
 8003016:	d000      	beq.n	800301a <HAL_TIM_PeriodElapsedCallback+0x16a>
 8003018:	e0ab      	b.n	8003172 <HAL_TIM_PeriodElapsedCallback+0x2c2>
					IND_LED_ON;// Turn on LED indicator
 800301a:	4b5c      	ldr	r3, [pc, #368]	@ (800318c <HAL_TIM_PeriodElapsedCallback+0x2dc>)
 800301c:	2200      	movs	r2, #0
 800301e:	2101      	movs	r1, #1
 8003020:	0018      	movs	r0, r3
 8003022:	f002 fed2 	bl	8005dca <HAL_GPIO_WritePin>
					weight_par.eps_flag = TRUE;
 8003026:	4b56      	ldr	r3, [pc, #344]	@ (8003180 <HAL_TIM_PeriodElapsedCallback+0x2d0>)
 8003028:	2201      	movs	r2, #1
 800302a:	735a      	strb	r2, [r3, #13]
}
 800302c:	e0a1      	b.n	8003172 <HAL_TIM_PeriodElapsedCallback+0x2c2>
	else if(htim == &htim14)//10ms enter for E-wagon protection counting
 800302e:	687a      	ldr	r2, [r7, #4]
 8003030:	4b5d      	ldr	r3, [pc, #372]	@ (80031a8 <HAL_TIM_PeriodElapsedCallback+0x2f8>)
 8003032:	429a      	cmp	r2, r3
 8003034:	d000      	beq.n	8003038 <HAL_TIM_PeriodElapsedCallback+0x188>
 8003036:	e09c      	b.n	8003172 <HAL_TIM_PeriodElapsedCallback+0x2c2>
		printflag.TimeCNT = printflag.TimeCNT>1105? 0:printflag.TimeCNT+1;
 8003038:	4b53      	ldr	r3, [pc, #332]	@ (8003188 <HAL_TIM_PeriodElapsedCallback+0x2d8>)
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	4a5b      	ldr	r2, [pc, #364]	@ (80031ac <HAL_TIM_PeriodElapsedCallback+0x2fc>)
 800303e:	4293      	cmp	r3, r2
 8003040:	dc03      	bgt.n	800304a <HAL_TIM_PeriodElapsedCallback+0x19a>
 8003042:	4b51      	ldr	r3, [pc, #324]	@ (8003188 <HAL_TIM_PeriodElapsedCallback+0x2d8>)
 8003044:	681b      	ldr	r3, [r3, #0]
 8003046:	1c5a      	adds	r2, r3, #1
 8003048:	e000      	b.n	800304c <HAL_TIM_PeriodElapsedCallback+0x19c>
 800304a:	2200      	movs	r2, #0
 800304c:	4b4e      	ldr	r3, [pc, #312]	@ (8003188 <HAL_TIM_PeriodElapsedCallback+0x2d8>)
 800304e:	601a      	str	r2, [r3, #0]
		if(adc_val.commutation_timeout >1000)//if 100ms no phase switching, 100us++
 8003050:	4b57      	ldr	r3, [pc, #348]	@ (80031b0 <HAL_TIM_PeriodElapsedCallback+0x300>)
 8003052:	8b5a      	ldrh	r2, [r3, #26]
 8003054:	23fa      	movs	r3, #250	@ 0xfa
 8003056:	009b      	lsls	r3, r3, #2
 8003058:	429a      	cmp	r2, r3
 800305a:	d905      	bls.n	8003068 <HAL_TIM_PeriodElapsedCallback+0x1b8>
			adc_val.commutation_timeout = 0;
 800305c:	4b54      	ldr	r3, [pc, #336]	@ (80031b0 <HAL_TIM_PeriodElapsedCallback+0x300>)
 800305e:	2200      	movs	r2, #0
 8003060:	835a      	strh	r2, [r3, #26]
			adc_val.commutation_delay 	= 0;
 8003062:	4b53      	ldr	r3, [pc, #332]	@ (80031b0 <HAL_TIM_PeriodElapsedCallback+0x300>)
 8003064:	2200      	movs	r2, #0
 8003066:	831a      	strh	r2, [r3, #24]
		if(1==printflag.Motor_short_flag || 1==HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_2)) //Brake counting
 8003068:	4b47      	ldr	r3, [pc, #284]	@ (8003188 <HAL_TIM_PeriodElapsedCallback+0x2d8>)
 800306a:	7a1b      	ldrb	r3, [r3, #8]
 800306c:	2b01      	cmp	r3, #1
 800306e:	d007      	beq.n	8003080 <HAL_TIM_PeriodElapsedCallback+0x1d0>
 8003070:	4b46      	ldr	r3, [pc, #280]	@ (800318c <HAL_TIM_PeriodElapsedCallback+0x2dc>)
 8003072:	2104      	movs	r1, #4
 8003074:	0018      	movs	r0, r3
 8003076:	f002 fe8b 	bl	8005d90 <HAL_GPIO_ReadPin>
 800307a:	0003      	movs	r3, r0
 800307c:	2b01      	cmp	r3, #1
 800307e:	d133      	bne.n	80030e8 <HAL_TIM_PeriodElapsedCallback+0x238>
			count+=1;
 8003080:	4b4c      	ldr	r3, [pc, #304]	@ (80031b4 <HAL_TIM_PeriodElapsedCallback+0x304>)
 8003082:	781b      	ldrb	r3, [r3, #0]
 8003084:	3301      	adds	r3, #1
 8003086:	b2da      	uxtb	r2, r3
 8003088:	4b4a      	ldr	r3, [pc, #296]	@ (80031b4 <HAL_TIM_PeriodElapsedCallback+0x304>)
 800308a:	701a      	strb	r2, [r3, #0]
			if(count>150)//count 500ms to short the motor
 800308c:	4b49      	ldr	r3, [pc, #292]	@ (80031b4 <HAL_TIM_PeriodElapsedCallback+0x304>)
 800308e:	781b      	ldrb	r3, [r3, #0]
 8003090:	2b96      	cmp	r3, #150	@ 0x96
 8003092:	d929      	bls.n	80030e8 <HAL_TIM_PeriodElapsedCallback+0x238>
				CLOSE_PWM;
 8003094:	4b43      	ldr	r3, [pc, #268]	@ (80031a4 <HAL_TIM_PeriodElapsedCallback+0x2f4>)
 8003096:	2104      	movs	r1, #4
 8003098:	0018      	movs	r0, r3
 800309a:	f003 ff43 	bl	8006f24 <HAL_TIM_PWM_Stop>
				pid_pwm = 0;//if not, the PID_PWM will always be the same value and dc_pwm never be 0
 800309e:	4b3e      	ldr	r3, [pc, #248]	@ (8003198 <HAL_TIM_PeriodElapsedCallback+0x2e8>)
 80030a0:	2200      	movs	r2, #0
 80030a2:	601a      	str	r2, [r3, #0]
				dc_pwm = pid_pwm; //to set the PWM to 0 immediately
 80030a4:	4b3c      	ldr	r3, [pc, #240]	@ (8003198 <HAL_TIM_PeriodElapsedCallback+0x2e8>)
 80030a6:	681a      	ldr	r2, [r3, #0]
 80030a8:	4b3c      	ldr	r3, [pc, #240]	@ (800319c <HAL_TIM_PeriodElapsedCallback+0x2ec>)
 80030aa:	601a      	str	r2, [r3, #0]
				__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, dc_pwm);
 80030ac:	4b3b      	ldr	r3, [pc, #236]	@ (800319c <HAL_TIM_PeriodElapsedCallback+0x2ec>)
 80030ae:	681a      	ldr	r2, [r3, #0]
 80030b0:	4b3c      	ldr	r3, [pc, #240]	@ (80031a4 <HAL_TIM_PeriodElapsedCallback+0x2f4>)
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	639a      	str	r2, [r3, #56]	@ 0x38
				BRAKE;
 80030b6:	4b3b      	ldr	r3, [pc, #236]	@ (80031a4 <HAL_TIM_PeriodElapsedCallback+0x2f4>)
 80030b8:	2104      	movs	r1, #4
 80030ba:	0018      	movs	r0, r3
 80030bc:	f003 ff32 	bl	8006f24 <HAL_TIM_PWM_Stop>
 80030c0:	2380      	movs	r3, #128	@ 0x80
 80030c2:	019b      	lsls	r3, r3, #6
 80030c4:	4836      	ldr	r0, [pc, #216]	@ (80031a0 <HAL_TIM_PeriodElapsedCallback+0x2f0>)
 80030c6:	2201      	movs	r2, #1
 80030c8:	0019      	movs	r1, r3
 80030ca:	f002 fe7e 	bl	8005dca <HAL_GPIO_WritePin>
 80030ce:	2380      	movs	r3, #128	@ 0x80
 80030d0:	01db      	lsls	r3, r3, #7
 80030d2:	4833      	ldr	r0, [pc, #204]	@ (80031a0 <HAL_TIM_PeriodElapsedCallback+0x2f0>)
 80030d4:	2201      	movs	r2, #1
 80030d6:	0019      	movs	r1, r3
 80030d8:	f002 fe77 	bl	8005dca <HAL_GPIO_WritePin>
				count = 0;
 80030dc:	4b35      	ldr	r3, [pc, #212]	@ (80031b4 <HAL_TIM_PeriodElapsedCallback+0x304>)
 80030de:	2200      	movs	r2, #0
 80030e0:	701a      	strb	r2, [r3, #0]
				printflag.Motor_short_flag = 0;
 80030e2:	4b29      	ldr	r3, [pc, #164]	@ (8003188 <HAL_TIM_PeriodElapsedCallback+0x2d8>)
 80030e4:	2200      	movs	r2, #0
 80030e6:	721a      	strb	r2, [r3, #8]
		if(adc_val.ia>=2240)// OCP 2973:20A 2240:9A 3640:30A Based on 0.015(53.7 times)
 80030e8:	4b31      	ldr	r3, [pc, #196]	@ (80031b0 <HAL_TIM_PeriodElapsedCallback+0x300>)
 80030ea:	891a      	ldrh	r2, [r3, #8]
 80030ec:	238c      	movs	r3, #140	@ 0x8c
 80030ee:	011b      	lsls	r3, r3, #4
 80030f0:	429a      	cmp	r2, r3
 80030f2:	d32e      	bcc.n	8003152 <HAL_TIM_PeriodElapsedCallback+0x2a2>
			ocp_cnt++;
 80030f4:	4b30      	ldr	r3, [pc, #192]	@ (80031b8 <HAL_TIM_PeriodElapsedCallback+0x308>)
 80030f6:	781b      	ldrb	r3, [r3, #0]
 80030f8:	3301      	adds	r3, #1
 80030fa:	b2da      	uxtb	r2, r3
 80030fc:	4b2e      	ldr	r3, [pc, #184]	@ (80031b8 <HAL_TIM_PeriodElapsedCallback+0x308>)
 80030fe:	701a      	strb	r2, [r3, #0]
			if(ocp_cnt>50)
 8003100:	4b2d      	ldr	r3, [pc, #180]	@ (80031b8 <HAL_TIM_PeriodElapsedCallback+0x308>)
 8003102:	781b      	ldrb	r3, [r3, #0]
 8003104:	2b32      	cmp	r3, #50	@ 0x32
 8003106:	d924      	bls.n	8003152 <HAL_TIM_PeriodElapsedCallback+0x2a2>
				CLOSE_PWM;
 8003108:	4b26      	ldr	r3, [pc, #152]	@ (80031a4 <HAL_TIM_PeriodElapsedCallback+0x2f4>)
 800310a:	2104      	movs	r1, #4
 800310c:	0018      	movs	r0, r3
 800310e:	f003 ff09 	bl	8006f24 <HAL_TIM_PWM_Stop>
				BRAKE;
 8003112:	4b24      	ldr	r3, [pc, #144]	@ (80031a4 <HAL_TIM_PeriodElapsedCallback+0x2f4>)
 8003114:	2104      	movs	r1, #4
 8003116:	0018      	movs	r0, r3
 8003118:	f003 ff04 	bl	8006f24 <HAL_TIM_PWM_Stop>
 800311c:	2380      	movs	r3, #128	@ 0x80
 800311e:	019b      	lsls	r3, r3, #6
 8003120:	481f      	ldr	r0, [pc, #124]	@ (80031a0 <HAL_TIM_PeriodElapsedCallback+0x2f0>)
 8003122:	2201      	movs	r2, #1
 8003124:	0019      	movs	r1, r3
 8003126:	f002 fe50 	bl	8005dca <HAL_GPIO_WritePin>
 800312a:	2380      	movs	r3, #128	@ 0x80
 800312c:	01db      	lsls	r3, r3, #7
 800312e:	481c      	ldr	r0, [pc, #112]	@ (80031a0 <HAL_TIM_PeriodElapsedCallback+0x2f0>)
 8003130:	2201      	movs	r2, #1
 8003132:	0019      	movs	r1, r3
 8003134:	f002 fe49 	bl	8005dca <HAL_GPIO_WritePin>
				BRKRLS;
 8003138:	2380      	movs	r3, #128	@ 0x80
 800313a:	01db      	lsls	r3, r3, #7
 800313c:	4818      	ldr	r0, [pc, #96]	@ (80031a0 <HAL_TIM_PeriodElapsedCallback+0x2f0>)
 800313e:	2200      	movs	r2, #0
 8003140:	0019      	movs	r1, r3
 8003142:	f002 fe42 	bl	8005dca <HAL_GPIO_WritePin>
				ocp_cnt = 0;
 8003146:	4b1c      	ldr	r3, [pc, #112]	@ (80031b8 <HAL_TIM_PeriodElapsedCallback+0x308>)
 8003148:	2200      	movs	r2, #0
 800314a:	701a      	strb	r2, [r3, #0]
				printflag.OCP_flag = TRUE;
 800314c:	4b0e      	ldr	r3, [pc, #56]	@ (8003188 <HAL_TIM_PeriodElapsedCallback+0x2d8>)
 800314e:	2201      	movs	r2, #1
 8003150:	725a      	strb	r2, [r3, #9]
		if(printflag.OCP_flag == TRUE)
 8003152:	4b0d      	ldr	r3, [pc, #52]	@ (8003188 <HAL_TIM_PeriodElapsedCallback+0x2d8>)
 8003154:	7a5b      	ldrb	r3, [r3, #9]
 8003156:	2b01      	cmp	r3, #1
 8003158:	d10b      	bne.n	8003172 <HAL_TIM_PeriodElapsedCallback+0x2c2>
			ocp_clr--;
 800315a:	4b18      	ldr	r3, [pc, #96]	@ (80031bc <HAL_TIM_PeriodElapsedCallback+0x30c>)
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	1e5a      	subs	r2, r3, #1
 8003160:	4b16      	ldr	r3, [pc, #88]	@ (80031bc <HAL_TIM_PeriodElapsedCallback+0x30c>)
 8003162:	601a      	str	r2, [r3, #0]
			if(ocp_clr==0)
 8003164:	4b15      	ldr	r3, [pc, #84]	@ (80031bc <HAL_TIM_PeriodElapsedCallback+0x30c>)
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	2b00      	cmp	r3, #0
 800316a:	d102      	bne.n	8003172 <HAL_TIM_PeriodElapsedCallback+0x2c2>
				printflag.OCP_flag = FALSE;
 800316c:	4b06      	ldr	r3, [pc, #24]	@ (8003188 <HAL_TIM_PeriodElapsedCallback+0x2d8>)
 800316e:	2200      	movs	r2, #0
 8003170:	725a      	strb	r2, [r3, #9]
}
 8003172:	46c0      	nop			@ (mov r8, r8)
 8003174:	46bd      	mov	sp, r7
 8003176:	b004      	add	sp, #16
 8003178:	bd80      	pop	{r7, pc}
 800317a:	46c0      	nop			@ (mov r8, r8)
 800317c:	20000360 	.word	0x20000360
 8003180:	20000234 	.word	0x20000234
 8003184:	200003a8 	.word	0x200003a8
 8003188:	20000268 	.word	0x20000268
 800318c:	48000800 	.word	0x48000800
 8003190:	20000020 	.word	0x20000020
 8003194:	000009c4 	.word	0x000009c4
 8003198:	20000274 	.word	0x20000274
 800319c:	20000278 	.word	0x20000278
 80031a0:	48000400 	.word	0x48000400
 80031a4:	20000318 	.word	0x20000318
 80031a8:	200003f0 	.word	0x200003f0
 80031ac:	00000451 	.word	0x00000451
 80031b0:	20000000 	.word	0x20000000
 80031b4:	2000027c 	.word	0x2000027c
 80031b8:	2000027d 	.word	0x2000027d
 80031bc:	2000002c 	.word	0x2000002c

080031c0 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)//every byte transmit complete, enter this function
{
 80031c0:	b590      	push	{r4, r7, lr}
 80031c2:	b08d      	sub	sp, #52	@ 0x34
 80031c4:	af00      	add	r7, sp, #0
 80031c6:	6078      	str	r0, [r7, #4]
	if(huart == &huart1)
 80031c8:	687a      	ldr	r2, [r7, #4]
 80031ca:	4b89      	ldr	r3, [pc, #548]	@ (80033f0 <HAL_UART_RxCpltCallback+0x230>)
 80031cc:	429a      	cmp	r2, r3
 80031ce:	d000      	beq.n	80031d2 <HAL_UART_RxCpltCallback+0x12>
 80031d0:	e10a      	b.n	80033e8 <HAL_UART_RxCpltCallback+0x228>
	{
		extern uint8_t cnt;
		rxbuf[cnt] = rxdata;
 80031d2:	4b88      	ldr	r3, [pc, #544]	@ (80033f4 <HAL_UART_RxCpltCallback+0x234>)
 80031d4:	781b      	ldrb	r3, [r3, #0]
 80031d6:	001a      	movs	r2, r3
 80031d8:	4b87      	ldr	r3, [pc, #540]	@ (80033f8 <HAL_UART_RxCpltCallback+0x238>)
 80031da:	7819      	ldrb	r1, [r3, #0]
 80031dc:	4b87      	ldr	r3, [pc, #540]	@ (80033fc <HAL_UART_RxCpltCallback+0x23c>)
 80031de:	5499      	strb	r1, [r3, r2]
		const char cat[] = "0X13\r\n"; //APP(A:1) to Controller(C:3)
 80031e0:	2314      	movs	r3, #20
 80031e2:	18fb      	adds	r3, r7, r3
 80031e4:	4a86      	ldr	r2, [pc, #536]	@ (8003400 <HAL_UART_RxCpltCallback+0x240>)
 80031e6:	6811      	ldr	r1, [r2, #0]
 80031e8:	6019      	str	r1, [r3, #0]
 80031ea:	8891      	ldrh	r1, [r2, #4]
 80031ec:	8099      	strh	r1, [r3, #4]
 80031ee:	7992      	ldrb	r2, [r2, #6]
 80031f0:	719a      	strb	r2, [r3, #6]
		cnt=cnt==RX_BUF_NUM-1?1:cnt+1;
 80031f2:	4b80      	ldr	r3, [pc, #512]	@ (80033f4 <HAL_UART_RxCpltCallback+0x234>)
 80031f4:	781b      	ldrb	r3, [r3, #0]
 80031f6:	2bfe      	cmp	r3, #254	@ 0xfe
 80031f8:	d004      	beq.n	8003204 <HAL_UART_RxCpltCallback+0x44>
 80031fa:	4b7e      	ldr	r3, [pc, #504]	@ (80033f4 <HAL_UART_RxCpltCallback+0x234>)
 80031fc:	781b      	ldrb	r3, [r3, #0]
 80031fe:	3301      	adds	r3, #1
 8003200:	b2da      	uxtb	r2, r3
 8003202:	e000      	b.n	8003206 <HAL_UART_RxCpltCallback+0x46>
 8003204:	2201      	movs	r2, #1
 8003206:	4b7b      	ldr	r3, [pc, #492]	@ (80033f4 <HAL_UART_RxCpltCallback+0x234>)
 8003208:	701a      	strb	r2, [r3, #0]
		float PIDV;

		char a[6];

		if(rxdata == 'e')//'\n')
 800320a:	4b7b      	ldr	r3, [pc, #492]	@ (80033f8 <HAL_UART_RxCpltCallback+0x238>)
 800320c:	781b      	ldrb	r3, [r3, #0]
 800320e:	2b65      	cmp	r3, #101	@ 0x65
 8003210:	d14e      	bne.n	80032b0 <HAL_UART_RxCpltCallback+0xf0>
		{
//			printf("sting:%s\r\n", rxbuf);

			for(int t=cnt; t<RX_BUF_NUM; t++)
 8003212:	4b78      	ldr	r3, [pc, #480]	@ (80033f4 <HAL_UART_RxCpltCallback+0x234>)
 8003214:	781b      	ldrb	r3, [r3, #0]
 8003216:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003218:	e007      	b.n	800322a <HAL_UART_RxCpltCallback+0x6a>
				rxbuf[t]=0;
 800321a:	4a78      	ldr	r2, [pc, #480]	@ (80033fc <HAL_UART_RxCpltCallback+0x23c>)
 800321c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800321e:	18d3      	adds	r3, r2, r3
 8003220:	2200      	movs	r2, #0
 8003222:	701a      	strb	r2, [r3, #0]
			for(int t=cnt; t<RX_BUF_NUM; t++)
 8003224:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003226:	3301      	adds	r3, #1
 8003228:	62bb      	str	r3, [r7, #40]	@ 0x28
 800322a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800322c:	2bfe      	cmp	r3, #254	@ 0xfe
 800322e:	ddf4      	ble.n	800321a <HAL_UART_RxCpltCallback+0x5a>
			cnt = 0;
 8003230:	4b70      	ldr	r3, [pc, #448]	@ (80033f4 <HAL_UART_RxCpltCallback+0x234>)
 8003232:	2200      	movs	r2, #0
 8003234:	701a      	strb	r2, [r3, #0]

			if(0 == strcmp((char*) rxbuf,"0x00"))
 8003236:	4a73      	ldr	r2, [pc, #460]	@ (8003404 <HAL_UART_RxCpltCallback+0x244>)
 8003238:	4b70      	ldr	r3, [pc, #448]	@ (80033fc <HAL_UART_RxCpltCallback+0x23c>)
 800323a:	0011      	movs	r1, r2
 800323c:	0018      	movs	r0, r3
 800323e:	f7fc ff63 	bl	8000108 <strcmp>
 8003242:	1e03      	subs	r3, r0, #0
 8003244:	d104      	bne.n	8003250 <HAL_UART_RxCpltCallback+0x90>
			{
				HAL_TIM_Base_Stop_IT(&htim6);
 8003246:	4b70      	ldr	r3, [pc, #448]	@ (8003408 <HAL_UART_RxCpltCallback+0x248>)
 8003248:	0018      	movs	r0, r3
 800324a:	f003 fc29 	bl	8006aa0 <HAL_TIM_Base_Stop_IT>
 800324e:	e02f      	b.n	80032b0 <HAL_UART_RxCpltCallback+0xf0>
			}

			else if(0 == strcmp((char*) rxbuf, "0x01"))
 8003250:	4a6e      	ldr	r2, [pc, #440]	@ (800340c <HAL_UART_RxCpltCallback+0x24c>)
 8003252:	4b6a      	ldr	r3, [pc, #424]	@ (80033fc <HAL_UART_RxCpltCallback+0x23c>)
 8003254:	0011      	movs	r1, r2
 8003256:	0018      	movs	r0, r3
 8003258:	f7fc ff56 	bl	8000108 <strcmp>
 800325c:	1e03      	subs	r3, r0, #0
 800325e:	d104      	bne.n	800326a <HAL_UART_RxCpltCallback+0xaa>
			{
				HAL_TIM_Base_Start_IT(&htim6);
 8003260:	4b69      	ldr	r3, [pc, #420]	@ (8003408 <HAL_UART_RxCpltCallback+0x248>)
 8003262:	0018      	movs	r0, r3
 8003264:	f003 fbd0 	bl	8006a08 <HAL_TIM_Base_Start_IT>
 8003268:	e022      	b.n	80032b0 <HAL_UART_RxCpltCallback+0xf0>
			}
			else if(0 == strcmp((char*)rxbuf, "0x02"))
 800326a:	4a69      	ldr	r2, [pc, #420]	@ (8003410 <HAL_UART_RxCpltCallback+0x250>)
 800326c:	4b63      	ldr	r3, [pc, #396]	@ (80033fc <HAL_UART_RxCpltCallback+0x23c>)
 800326e:	0011      	movs	r1, r2
 8003270:	0018      	movs	r0, r3
 8003272:	f7fc ff49 	bl	8000108 <strcmp>
 8003276:	1e03      	subs	r3, r0, #0
 8003278:	d103      	bne.n	8003282 <HAL_UART_RxCpltCallback+0xc2>
			{
				BT_PWM_handle(TURE);
 800327a:	2001      	movs	r0, #1
 800327c:	f001 fc7a 	bl	8004b74 <BT_PWM_handle>
 8003280:	e016      	b.n	80032b0 <HAL_UART_RxCpltCallback+0xf0>
			}
			else if(0 == strcmp(cat, "0x06"))
			{

			}
			else if(0 == strcmp((char*) rxbuf, MotorOn))
 8003282:	4a64      	ldr	r2, [pc, #400]	@ (8003414 <HAL_UART_RxCpltCallback+0x254>)
 8003284:	4b5d      	ldr	r3, [pc, #372]	@ (80033fc <HAL_UART_RxCpltCallback+0x23c>)
 8003286:	0011      	movs	r1, r2
 8003288:	0018      	movs	r0, r3
 800328a:	f7fc ff3d 	bl	8000108 <strcmp>
 800328e:	1e03      	subs	r3, r0, #0
 8003290:	d103      	bne.n	800329a <HAL_UART_RxCpltCallback+0xda>
			{
				printflag.Motor_On = TRUE;
 8003292:	4b61      	ldr	r3, [pc, #388]	@ (8003418 <HAL_UART_RxCpltCallback+0x258>)
 8003294:	2201      	movs	r2, #1
 8003296:	719a      	strb	r2, [r3, #6]
 8003298:	e00a      	b.n	80032b0 <HAL_UART_RxCpltCallback+0xf0>
			}
			else if(0 == strcmp((char*) rxbuf, MotorOff)) // 0X13MOff
 800329a:	4a60      	ldr	r2, [pc, #384]	@ (800341c <HAL_UART_RxCpltCallback+0x25c>)
 800329c:	4b57      	ldr	r3, [pc, #348]	@ (80033fc <HAL_UART_RxCpltCallback+0x23c>)
 800329e:	0011      	movs	r1, r2
 80032a0:	0018      	movs	r0, r3
 80032a2:	f7fc ff31 	bl	8000108 <strcmp>
 80032a6:	1e03      	subs	r3, r0, #0
 80032a8:	d102      	bne.n	80032b0 <HAL_UART_RxCpltCallback+0xf0>
			{
				printflag.Motor_Off = TRUE;
 80032aa:	4b5b      	ldr	r3, [pc, #364]	@ (8003418 <HAL_UART_RxCpltCallback+0x258>)
 80032ac:	2201      	movs	r2, #1
 80032ae:	71da      	strb	r2, [r3, #7]

			}
		}
		if(rxdata == 'P') // This code comsumes 3KB?
 80032b0:	4b51      	ldr	r3, [pc, #324]	@ (80033f8 <HAL_UART_RxCpltCallback+0x238>)
 80032b2:	781b      	ldrb	r3, [r3, #0]
 80032b4:	2b50      	cmp	r3, #80	@ 0x50
 80032b6:	d128      	bne.n	800330a <HAL_UART_RxCpltCallback+0x14a>
		{
			for(int t=cnt; t<RX_BUF_NUM; t++)
 80032b8:	4b4e      	ldr	r3, [pc, #312]	@ (80033f4 <HAL_UART_RxCpltCallback+0x234>)
 80032ba:	781b      	ldrb	r3, [r3, #0]
 80032bc:	627b      	str	r3, [r7, #36]	@ 0x24
 80032be:	e007      	b.n	80032d0 <HAL_UART_RxCpltCallback+0x110>
				rxbuf[t]=0;
 80032c0:	4a4e      	ldr	r2, [pc, #312]	@ (80033fc <HAL_UART_RxCpltCallback+0x23c>)
 80032c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80032c4:	18d3      	adds	r3, r2, r3
 80032c6:	2200      	movs	r2, #0
 80032c8:	701a      	strb	r2, [r3, #0]
			for(int t=cnt; t<RX_BUF_NUM; t++)
 80032ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80032cc:	3301      	adds	r3, #1
 80032ce:	627b      	str	r3, [r7, #36]	@ 0x24
 80032d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80032d2:	2bfe      	cmp	r3, #254	@ 0xfe
 80032d4:	ddf4      	ble.n	80032c0 <HAL_UART_RxCpltCallback+0x100>
			cnt = 0;
 80032d6:	4b47      	ldr	r3, [pc, #284]	@ (80033f4 <HAL_UART_RxCpltCallback+0x234>)
 80032d8:	2200      	movs	r2, #0
 80032da:	701a      	strb	r2, [r3, #0]
			sscanf(rxbuf, "%[^P]", a);
 80032dc:	240c      	movs	r4, #12
 80032de:	193a      	adds	r2, r7, r4
 80032e0:	494f      	ldr	r1, [pc, #316]	@ (8003420 <HAL_UART_RxCpltCallback+0x260>)
 80032e2:	4b46      	ldr	r3, [pc, #280]	@ (80033fc <HAL_UART_RxCpltCallback+0x23c>)
 80032e4:	0018      	movs	r0, r3
 80032e6:	f007 ffed 	bl	800b2c4 <siscanf>
			PIDV = atof(a);
 80032ea:	193b      	adds	r3, r7, r4
 80032ec:	0018      	movs	r0, r3
 80032ee:	f006 fa0f 	bl	8009710 <atof>
 80032f2:	0002      	movs	r2, r0
 80032f4:	000b      	movs	r3, r1
 80032f6:	0010      	movs	r0, r2
 80032f8:	0019      	movs	r1, r3
 80032fa:	f7ff fb85 	bl	8002a08 <__aeabi_d2f>
 80032fe:	1c03      	adds	r3, r0, #0
 8003300:	61fb      	str	r3, [r7, #28]
			PID_Parameters.Kp = PIDV;
 8003302:	4b48      	ldr	r3, [pc, #288]	@ (8003424 <HAL_UART_RxCpltCallback+0x264>)
 8003304:	69fa      	ldr	r2, [r7, #28]
 8003306:	601a      	str	r2, [r3, #0]
 8003308:	e068      	b.n	80033dc <HAL_UART_RxCpltCallback+0x21c>
//			printflag.PID_Set = TRUE;
		}
		else if(rxdata == 'I')
 800330a:	4b3b      	ldr	r3, [pc, #236]	@ (80033f8 <HAL_UART_RxCpltCallback+0x238>)
 800330c:	781b      	ldrb	r3, [r3, #0]
 800330e:	2b49      	cmp	r3, #73	@ 0x49
 8003310:	d128      	bne.n	8003364 <HAL_UART_RxCpltCallback+0x1a4>
		{
			for(int t=cnt; t<RX_BUF_NUM; t++)
 8003312:	4b38      	ldr	r3, [pc, #224]	@ (80033f4 <HAL_UART_RxCpltCallback+0x234>)
 8003314:	781b      	ldrb	r3, [r3, #0]
 8003316:	623b      	str	r3, [r7, #32]
 8003318:	e007      	b.n	800332a <HAL_UART_RxCpltCallback+0x16a>
				rxbuf[t]=0;
 800331a:	4a38      	ldr	r2, [pc, #224]	@ (80033fc <HAL_UART_RxCpltCallback+0x23c>)
 800331c:	6a3b      	ldr	r3, [r7, #32]
 800331e:	18d3      	adds	r3, r2, r3
 8003320:	2200      	movs	r2, #0
 8003322:	701a      	strb	r2, [r3, #0]
			for(int t=cnt; t<RX_BUF_NUM; t++)
 8003324:	6a3b      	ldr	r3, [r7, #32]
 8003326:	3301      	adds	r3, #1
 8003328:	623b      	str	r3, [r7, #32]
 800332a:	6a3b      	ldr	r3, [r7, #32]
 800332c:	2bfe      	cmp	r3, #254	@ 0xfe
 800332e:	ddf4      	ble.n	800331a <HAL_UART_RxCpltCallback+0x15a>
			cnt = 0;
 8003330:	4b30      	ldr	r3, [pc, #192]	@ (80033f4 <HAL_UART_RxCpltCallback+0x234>)
 8003332:	2200      	movs	r2, #0
 8003334:	701a      	strb	r2, [r3, #0]
			sscanf(rxbuf, "%[^I]", a);
 8003336:	240c      	movs	r4, #12
 8003338:	193a      	adds	r2, r7, r4
 800333a:	493b      	ldr	r1, [pc, #236]	@ (8003428 <HAL_UART_RxCpltCallback+0x268>)
 800333c:	4b2f      	ldr	r3, [pc, #188]	@ (80033fc <HAL_UART_RxCpltCallback+0x23c>)
 800333e:	0018      	movs	r0, r3
 8003340:	f007 ffc0 	bl	800b2c4 <siscanf>
			PIDV = atof(a);
 8003344:	193b      	adds	r3, r7, r4
 8003346:	0018      	movs	r0, r3
 8003348:	f006 f9e2 	bl	8009710 <atof>
 800334c:	0002      	movs	r2, r0
 800334e:	000b      	movs	r3, r1
 8003350:	0010      	movs	r0, r2
 8003352:	0019      	movs	r1, r3
 8003354:	f7ff fb58 	bl	8002a08 <__aeabi_d2f>
 8003358:	1c03      	adds	r3, r0, #0
 800335a:	61fb      	str	r3, [r7, #28]
			PID_Parameters.Ki = PIDV;
 800335c:	4b31      	ldr	r3, [pc, #196]	@ (8003424 <HAL_UART_RxCpltCallback+0x264>)
 800335e:	69fa      	ldr	r2, [r7, #28]
 8003360:	605a      	str	r2, [r3, #4]
 8003362:	e03b      	b.n	80033dc <HAL_UART_RxCpltCallback+0x21c>
//			printflag.PID_Set = TRUE;
		}
		else if(rxdata == 'D'|| rxdata == 'E')
 8003364:	4b24      	ldr	r3, [pc, #144]	@ (80033f8 <HAL_UART_RxCpltCallback+0x238>)
 8003366:	781b      	ldrb	r3, [r3, #0]
 8003368:	2b44      	cmp	r3, #68	@ 0x44
 800336a:	d003      	beq.n	8003374 <HAL_UART_RxCpltCallback+0x1b4>
 800336c:	4b22      	ldr	r3, [pc, #136]	@ (80033f8 <HAL_UART_RxCpltCallback+0x238>)
 800336e:	781b      	ldrb	r3, [r3, #0]
 8003370:	2b45      	cmp	r3, #69	@ 0x45
 8003372:	d133      	bne.n	80033dc <HAL_UART_RxCpltCallback+0x21c>
		{
			for(int t=cnt; t<RX_BUF_NUM; t++)
 8003374:	4b1f      	ldr	r3, [pc, #124]	@ (80033f4 <HAL_UART_RxCpltCallback+0x234>)
 8003376:	781b      	ldrb	r3, [r3, #0]
 8003378:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800337a:	e007      	b.n	800338c <HAL_UART_RxCpltCallback+0x1cc>
				rxbuf[t]=0;
 800337c:	4a1f      	ldr	r2, [pc, #124]	@ (80033fc <HAL_UART_RxCpltCallback+0x23c>)
 800337e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003380:	18d3      	adds	r3, r2, r3
 8003382:	2200      	movs	r2, #0
 8003384:	701a      	strb	r2, [r3, #0]
			for(int t=cnt; t<RX_BUF_NUM; t++)
 8003386:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003388:	3301      	adds	r3, #1
 800338a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800338c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800338e:	2bfe      	cmp	r3, #254	@ 0xfe
 8003390:	ddf4      	ble.n	800337c <HAL_UART_RxCpltCallback+0x1bc>
			cnt = 0;
 8003392:	4b18      	ldr	r3, [pc, #96]	@ (80033f4 <HAL_UART_RxCpltCallback+0x234>)
 8003394:	2200      	movs	r2, #0
 8003396:	701a      	strb	r2, [r3, #0]
			if(rxdata == 'D')
 8003398:	4b17      	ldr	r3, [pc, #92]	@ (80033f8 <HAL_UART_RxCpltCallback+0x238>)
 800339a:	781b      	ldrb	r3, [r3, #0]
 800339c:	2b44      	cmp	r3, #68	@ 0x44
 800339e:	d116      	bne.n	80033ce <HAL_UART_RxCpltCallback+0x20e>
			{
				sscanf(rxbuf, "%[^D]", a);
 80033a0:	240c      	movs	r4, #12
 80033a2:	193a      	adds	r2, r7, r4
 80033a4:	4921      	ldr	r1, [pc, #132]	@ (800342c <HAL_UART_RxCpltCallback+0x26c>)
 80033a6:	4b15      	ldr	r3, [pc, #84]	@ (80033fc <HAL_UART_RxCpltCallback+0x23c>)
 80033a8:	0018      	movs	r0, r3
 80033aa:	f007 ff8b 	bl	800b2c4 <siscanf>
				PIDV = atof(a);
 80033ae:	193b      	adds	r3, r7, r4
 80033b0:	0018      	movs	r0, r3
 80033b2:	f006 f9ad 	bl	8009710 <atof>
 80033b6:	0002      	movs	r2, r0
 80033b8:	000b      	movs	r3, r1
 80033ba:	0010      	movs	r0, r2
 80033bc:	0019      	movs	r1, r3
 80033be:	f7ff fb23 	bl	8002a08 <__aeabi_d2f>
 80033c2:	1c03      	adds	r3, r0, #0
 80033c4:	61fb      	str	r3, [r7, #28]
				PID_Parameters.Kd = PIDV;
 80033c6:	4b17      	ldr	r3, [pc, #92]	@ (8003424 <HAL_UART_RxCpltCallback+0x264>)
 80033c8:	69fa      	ldr	r2, [r7, #28]
 80033ca:	609a      	str	r2, [r3, #8]
 80033cc:	e006      	b.n	80033dc <HAL_UART_RxCpltCallback+0x21c>
//				printf_DMA("0X31 Set ok\n");
			}
			else
			{
				printflag.PID_Set = TRUE;
 80033ce:	4b12      	ldr	r3, [pc, #72]	@ (8003418 <HAL_UART_RxCpltCallback+0x258>)
 80033d0:	2201      	movs	r2, #1
 80033d2:	715a      	strb	r2, [r3, #5]
				printf_DMA("0X31 PID align ok\n");
 80033d4:	4b16      	ldr	r3, [pc, #88]	@ (8003430 <HAL_UART_RxCpltCallback+0x270>)
 80033d6:	0018      	movs	r0, r3
 80033d8:	f7ff fd38 	bl	8002e4c <printf_DMA>

			}
		}
		HAL_UART_Receive_IT(&huart1, &rxdata, sizeof(rxdata));
 80033dc:	4906      	ldr	r1, [pc, #24]	@ (80033f8 <HAL_UART_RxCpltCallback+0x238>)
 80033de:	4b04      	ldr	r3, [pc, #16]	@ (80033f0 <HAL_UART_RxCpltCallback+0x230>)
 80033e0:	2201      	movs	r2, #1
 80033e2:	0018      	movs	r0, r3
 80033e4:	f004 fee9 	bl	80081ba <HAL_UART_Receive_IT>
	}
}
 80033e8:	46c0      	nop			@ (mov r8, r8)
 80033ea:	46bd      	mov	sp, r7
 80033ec:	b00d      	add	sp, #52	@ 0x34
 80033ee:	bd90      	pop	{r4, r7, pc}
 80033f0:	200006cc 	.word	0x200006cc
 80033f4:	200006c8 	.word	0x200006c8
 80033f8:	200006c7 	.word	0x200006c7
 80033fc:	200004c8 	.word	0x200004c8
 8003400:	0800ea38 	.word	0x0800ea38
 8003404:	0800e9dc 	.word	0x0800e9dc
 8003408:	200003a8 	.word	0x200003a8
 800340c:	0800e9e4 	.word	0x0800e9e4
 8003410:	0800e9ec 	.word	0x0800e9ec
 8003414:	0800e9f4 	.word	0x0800e9f4
 8003418:	20000268 	.word	0x20000268
 800341c:	0800ea00 	.word	0x0800ea00
 8003420:	0800ea0c 	.word	0x0800ea0c
 8003424:	20000020 	.word	0x20000020
 8003428:	0800ea14 	.word	0x0800ea14
 800342c:	0800ea1c 	.word	0x0800ea1c
 8003430:	0800ea24 	.word	0x0800ea24

08003434 <HAL_UART_TxCpltCallback>:

void HAL_UART_TxCpltCallback(UART_HandleTypeDef* huart)
{
 8003434:	b580      	push	{r7, lr}
 8003436:	b082      	sub	sp, #8
 8003438:	af00      	add	r7, sp, #0
 800343a:	6078      	str	r0, [r7, #4]

}
 800343c:	46c0      	nop			@ (mov r8, r8)
 800343e:	46bd      	mov	sp, r7
 8003440:	b002      	add	sp, #8
 8003442:	bd80      	pop	{r7, pc}

08003444 <HAL_ADC_ConvCpltCallback>:


void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)// Using tim15 to get a 88us between each trigger 50us as TIM1 cycle, 14MHz ADC(12.5+55.5 cycles) consume 4.37ms to complete conversion
{									  // The ADC sample time is for all channel, the DMA
 8003444:	b580      	push	{r7, lr}
 8003446:	b08a      	sub	sp, #40	@ 0x28
 8003448:	af00      	add	r7, sp, #0
 800344a:	6278      	str	r0, [r7, #36]	@ 0x24
	My_ADC_getvalue(adc_buf, &adc_val);
 800344c:	003b      	movs	r3, r7
 800344e:	4a04      	ldr	r2, [pc, #16]	@ (8003460 <HAL_ADC_ConvCpltCallback+0x1c>)
 8003450:	4904      	ldr	r1, [pc, #16]	@ (8003464 <HAL_ADC_ConvCpltCallback+0x20>)
 8003452:	0018      	movs	r0, r3
 8003454:	f000 f98a 	bl	800376c <My_ADC_getvalue>
//	BLDC_Phase_switching(&adc_val);
}
 8003458:	46c0      	nop			@ (mov r8, r8)
 800345a:	46bd      	mov	sp, r7
 800345c:	b00a      	add	sp, #40	@ 0x28
 800345e:	bd80      	pop	{r7, pc}
 8003460:	20000000 	.word	0x20000000
 8003464:	20000220 	.word	0x20000220

08003468 <HAL_GPIO_EXTI_Callback>:




void HAL_GPIO_EXTI_Callback(uint16_t GPIO_PIN)
{
 8003468:	b580      	push	{r7, lr}
 800346a:	b082      	sub	sp, #8
 800346c:	af00      	add	r7, sp, #0
 800346e:	0002      	movs	r2, r0
 8003470:	1dbb      	adds	r3, r7, #6
 8003472:	801a      	strh	r2, [r3, #0]
	if(GPIO_PIN == GPIO_PIN_2)
 8003474:	1dbb      	adds	r3, r7, #6
 8003476:	881b      	ldrh	r3, [r3, #0]
 8003478:	2b04      	cmp	r3, #4
 800347a:	d010      	beq.n	800349e <HAL_GPIO_EXTI_Callback+0x36>
	{
	//		weight_par.pw_flag = ~ weight_par.pw_flag;

	}
	else if(GPIO_PIN == GPIO_PIN_4)
 800347c:	1dbb      	adds	r3, r7, #6
 800347e:	881b      	ldrh	r3, [r3, #0]
 8003480:	2b10      	cmp	r3, #16
 8003482:	d104      	bne.n	800348e <HAL_GPIO_EXTI_Callback+0x26>
	{
		HAL_TIM_Base_Stop_IT(&htim6);
 8003484:	4b08      	ldr	r3, [pc, #32]	@ (80034a8 <HAL_GPIO_EXTI_Callback+0x40>)
 8003486:	0018      	movs	r0, r3
 8003488:	f003 fb0a 	bl	8006aa0 <HAL_TIM_Base_Stop_IT>
	}
	else if(GPIO_PIN == GPIO_PIN_5)
	{
		HAL_TIM_Base_Start_IT(&htim6);
	}
}
 800348c:	e007      	b.n	800349e <HAL_GPIO_EXTI_Callback+0x36>
	else if(GPIO_PIN == GPIO_PIN_5)
 800348e:	1dbb      	adds	r3, r7, #6
 8003490:	881b      	ldrh	r3, [r3, #0]
 8003492:	2b20      	cmp	r3, #32
 8003494:	d103      	bne.n	800349e <HAL_GPIO_EXTI_Callback+0x36>
		HAL_TIM_Base_Start_IT(&htim6);
 8003496:	4b04      	ldr	r3, [pc, #16]	@ (80034a8 <HAL_GPIO_EXTI_Callback+0x40>)
 8003498:	0018      	movs	r0, r3
 800349a:	f003 fab5 	bl	8006a08 <HAL_TIM_Base_Start_IT>
}
 800349e:	46c0      	nop			@ (mov r8, r8)
 80034a0:	46bd      	mov	sp, r7
 80034a2:	b002      	add	sp, #8
 80034a4:	bd80      	pop	{r7, pc}
 80034a6:	46c0      	nop			@ (mov r8, r8)
 80034a8:	200003a8 	.word	0x200003a8

080034ac <MX_ADC_Init>:
ADC_HandleTypeDef hadc;
DMA_HandleTypeDef hdma_adc;

/* ADC init function */
void MX_ADC_Init(void)
{
 80034ac:	b580      	push	{r7, lr}
 80034ae:	b084      	sub	sp, #16
 80034b0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC_Init 0 */

  /* USER CODE END ADC_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80034b2:	1d3b      	adds	r3, r7, #4
 80034b4:	0018      	movs	r0, r3
 80034b6:	230c      	movs	r3, #12
 80034b8:	001a      	movs	r2, r3
 80034ba:	2100      	movs	r1, #0
 80034bc:	f008 f850 	bl	800b560 <memset>

  /* USER CODE END ADC_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc.Instance = ADC1;
 80034c0:	4b60      	ldr	r3, [pc, #384]	@ (8003644 <MX_ADC_Init+0x198>)
 80034c2:	4a61      	ldr	r2, [pc, #388]	@ (8003648 <MX_ADC_Init+0x19c>)
 80034c4:	601a      	str	r2, [r3, #0]
  hadc.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 80034c6:	4b5f      	ldr	r3, [pc, #380]	@ (8003644 <MX_ADC_Init+0x198>)
 80034c8:	2200      	movs	r2, #0
 80034ca:	605a      	str	r2, [r3, #4]
  hadc.Init.Resolution = ADC_RESOLUTION_12B;
 80034cc:	4b5d      	ldr	r3, [pc, #372]	@ (8003644 <MX_ADC_Init+0x198>)
 80034ce:	2200      	movs	r2, #0
 80034d0:	609a      	str	r2, [r3, #8]
  hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80034d2:	4b5c      	ldr	r3, [pc, #368]	@ (8003644 <MX_ADC_Init+0x198>)
 80034d4:	2200      	movs	r2, #0
 80034d6:	60da      	str	r2, [r3, #12]
  hadc.Init.ScanConvMode = ADC_SCAN_DIRECTION_FORWARD;
 80034d8:	4b5a      	ldr	r3, [pc, #360]	@ (8003644 <MX_ADC_Init+0x198>)
 80034da:	2201      	movs	r2, #1
 80034dc:	611a      	str	r2, [r3, #16]
  hadc.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 80034de:	4b59      	ldr	r3, [pc, #356]	@ (8003644 <MX_ADC_Init+0x198>)
 80034e0:	2208      	movs	r2, #8
 80034e2:	615a      	str	r2, [r3, #20]
  hadc.Init.LowPowerAutoWait = DISABLE;
 80034e4:	4b57      	ldr	r3, [pc, #348]	@ (8003644 <MX_ADC_Init+0x198>)
 80034e6:	2200      	movs	r2, #0
 80034e8:	761a      	strb	r2, [r3, #24]
  hadc.Init.LowPowerAutoPowerOff = DISABLE;
 80034ea:	4b56      	ldr	r3, [pc, #344]	@ (8003644 <MX_ADC_Init+0x198>)
 80034ec:	2200      	movs	r2, #0
 80034ee:	765a      	strb	r2, [r3, #25]
  hadc.Init.ContinuousConvMode = DISABLE;
 80034f0:	4b54      	ldr	r3, [pc, #336]	@ (8003644 <MX_ADC_Init+0x198>)
 80034f2:	2200      	movs	r2, #0
 80034f4:	769a      	strb	r2, [r3, #26]
  hadc.Init.DiscontinuousConvMode = DISABLE;
 80034f6:	4b53      	ldr	r3, [pc, #332]	@ (8003644 <MX_ADC_Init+0x198>)
 80034f8:	2200      	movs	r2, #0
 80034fa:	76da      	strb	r2, [r3, #27]
  hadc.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T3_TRGO;
 80034fc:	4b51      	ldr	r3, [pc, #324]	@ (8003644 <MX_ADC_Init+0x198>)
 80034fe:	22c0      	movs	r2, #192	@ 0xc0
 8003500:	61da      	str	r2, [r3, #28]
  hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISINGFALLING;
 8003502:	4b50      	ldr	r3, [pc, #320]	@ (8003644 <MX_ADC_Init+0x198>)
 8003504:	22c0      	movs	r2, #192	@ 0xc0
 8003506:	0112      	lsls	r2, r2, #4
 8003508:	621a      	str	r2, [r3, #32]
  hadc.Init.DMAContinuousRequests = ENABLE;
 800350a:	4b4e      	ldr	r3, [pc, #312]	@ (8003644 <MX_ADC_Init+0x198>)
 800350c:	2224      	movs	r2, #36	@ 0x24
 800350e:	2101      	movs	r1, #1
 8003510:	5499      	strb	r1, [r3, r2]
  hadc.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8003512:	4b4c      	ldr	r3, [pc, #304]	@ (8003644 <MX_ADC_Init+0x198>)
 8003514:	2201      	movs	r2, #1
 8003516:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_ADC_Init(&hadc) != HAL_OK)
 8003518:	4b4a      	ldr	r3, [pc, #296]	@ (8003644 <MX_ADC_Init+0x198>)
 800351a:	0018      	movs	r0, r3
 800351c:	f001 fc04 	bl	8004d28 <HAL_ADC_Init>
 8003520:	1e03      	subs	r3, r0, #0
 8003522:	d001      	beq.n	8003528 <MX_ADC_Init+0x7c>
  {
    Error_Handler();
 8003524:	f7ff fcbe 	bl	8002ea4 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8003528:	1d3b      	adds	r3, r7, #4
 800352a:	2200      	movs	r2, #0
 800352c:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 800352e:	1d3b      	adds	r3, r7, #4
 8003530:	2280      	movs	r2, #128	@ 0x80
 8003532:	0152      	lsls	r2, r2, #5
 8003534:	605a      	str	r2, [r3, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_239CYCLES_5;
 8003536:	1d3b      	adds	r3, r7, #4
 8003538:	2207      	movs	r2, #7
 800353a:	609a      	str	r2, [r3, #8]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 800353c:	1d3a      	adds	r2, r7, #4
 800353e:	4b41      	ldr	r3, [pc, #260]	@ (8003644 <MX_ADC_Init+0x198>)
 8003540:	0011      	movs	r1, r2
 8003542:	0018      	movs	r0, r3
 8003544:	f001 fdc2 	bl	80050cc <HAL_ADC_ConfigChannel>
 8003548:	1e03      	subs	r3, r0, #0
 800354a:	d001      	beq.n	8003550 <MX_ADC_Init+0xa4>
  {
    Error_Handler();
 800354c:	f7ff fcaa 	bl	8002ea4 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8003550:	1d3b      	adds	r3, r7, #4
 8003552:	2201      	movs	r2, #1
 8003554:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8003556:	1d3a      	adds	r2, r7, #4
 8003558:	4b3a      	ldr	r3, [pc, #232]	@ (8003644 <MX_ADC_Init+0x198>)
 800355a:	0011      	movs	r1, r2
 800355c:	0018      	movs	r0, r3
 800355e:	f001 fdb5 	bl	80050cc <HAL_ADC_ConfigChannel>
 8003562:	1e03      	subs	r3, r0, #0
 8003564:	d001      	beq.n	800356a <MX_ADC_Init+0xbe>
  {
    Error_Handler();
 8003566:	f7ff fc9d 	bl	8002ea4 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_2;
 800356a:	1d3b      	adds	r3, r7, #4
 800356c:	2202      	movs	r2, #2
 800356e:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8003570:	1d3a      	adds	r2, r7, #4
 8003572:	4b34      	ldr	r3, [pc, #208]	@ (8003644 <MX_ADC_Init+0x198>)
 8003574:	0011      	movs	r1, r2
 8003576:	0018      	movs	r0, r3
 8003578:	f001 fda8 	bl	80050cc <HAL_ADC_ConfigChannel>
 800357c:	1e03      	subs	r3, r0, #0
 800357e:	d001      	beq.n	8003584 <MX_ADC_Init+0xd8>
  {
    Error_Handler();
 8003580:	f7ff fc90 	bl	8002ea4 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8003584:	1d3b      	adds	r3, r7, #4
 8003586:	2203      	movs	r2, #3
 8003588:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 800358a:	1d3a      	adds	r2, r7, #4
 800358c:	4b2d      	ldr	r3, [pc, #180]	@ (8003644 <MX_ADC_Init+0x198>)
 800358e:	0011      	movs	r1, r2
 8003590:	0018      	movs	r0, r3
 8003592:	f001 fd9b 	bl	80050cc <HAL_ADC_ConfigChannel>
 8003596:	1e03      	subs	r3, r0, #0
 8003598:	d001      	beq.n	800359e <MX_ADC_Init+0xf2>
  {
    Error_Handler();
 800359a:	f7ff fc83 	bl	8002ea4 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_4;
 800359e:	1d3b      	adds	r3, r7, #4
 80035a0:	2204      	movs	r2, #4
 80035a2:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 80035a4:	1d3a      	adds	r2, r7, #4
 80035a6:	4b27      	ldr	r3, [pc, #156]	@ (8003644 <MX_ADC_Init+0x198>)
 80035a8:	0011      	movs	r1, r2
 80035aa:	0018      	movs	r0, r3
 80035ac:	f001 fd8e 	bl	80050cc <HAL_ADC_ConfigChannel>
 80035b0:	1e03      	subs	r3, r0, #0
 80035b2:	d001      	beq.n	80035b8 <MX_ADC_Init+0x10c>
  {
    Error_Handler();
 80035b4:	f7ff fc76 	bl	8002ea4 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_5;
 80035b8:	1d3b      	adds	r3, r7, #4
 80035ba:	2205      	movs	r2, #5
 80035bc:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 80035be:	1d3a      	adds	r2, r7, #4
 80035c0:	4b20      	ldr	r3, [pc, #128]	@ (8003644 <MX_ADC_Init+0x198>)
 80035c2:	0011      	movs	r1, r2
 80035c4:	0018      	movs	r0, r3
 80035c6:	f001 fd81 	bl	80050cc <HAL_ADC_ConfigChannel>
 80035ca:	1e03      	subs	r3, r0, #0
 80035cc:	d001      	beq.n	80035d2 <MX_ADC_Init+0x126>
  {
    Error_Handler();
 80035ce:	f7ff fc69 	bl	8002ea4 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_6;
 80035d2:	1d3b      	adds	r3, r7, #4
 80035d4:	2206      	movs	r2, #6
 80035d6:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 80035d8:	1d3a      	adds	r2, r7, #4
 80035da:	4b1a      	ldr	r3, [pc, #104]	@ (8003644 <MX_ADC_Init+0x198>)
 80035dc:	0011      	movs	r1, r2
 80035de:	0018      	movs	r0, r3
 80035e0:	f001 fd74 	bl	80050cc <HAL_ADC_ConfigChannel>
 80035e4:	1e03      	subs	r3, r0, #0
 80035e6:	d001      	beq.n	80035ec <MX_ADC_Init+0x140>
  {
    Error_Handler();
 80035e8:	f7ff fc5c 	bl	8002ea4 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_7;
 80035ec:	1d3b      	adds	r3, r7, #4
 80035ee:	2207      	movs	r2, #7
 80035f0:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 80035f2:	1d3a      	adds	r2, r7, #4
 80035f4:	4b13      	ldr	r3, [pc, #76]	@ (8003644 <MX_ADC_Init+0x198>)
 80035f6:	0011      	movs	r1, r2
 80035f8:	0018      	movs	r0, r3
 80035fa:	f001 fd67 	bl	80050cc <HAL_ADC_ConfigChannel>
 80035fe:	1e03      	subs	r3, r0, #0
 8003600:	d001      	beq.n	8003606 <MX_ADC_Init+0x15a>
  {
    Error_Handler();
 8003602:	f7ff fc4f 	bl	8002ea4 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_8;
 8003606:	1d3b      	adds	r3, r7, #4
 8003608:	2208      	movs	r2, #8
 800360a:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 800360c:	1d3a      	adds	r2, r7, #4
 800360e:	4b0d      	ldr	r3, [pc, #52]	@ (8003644 <MX_ADC_Init+0x198>)
 8003610:	0011      	movs	r1, r2
 8003612:	0018      	movs	r0, r3
 8003614:	f001 fd5a 	bl	80050cc <HAL_ADC_ConfigChannel>
 8003618:	1e03      	subs	r3, r0, #0
 800361a:	d001      	beq.n	8003620 <MX_ADC_Init+0x174>
  {
    Error_Handler();
 800361c:	f7ff fc42 	bl	8002ea4 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_VREFINT;
 8003620:	1d3b      	adds	r3, r7, #4
 8003622:	2211      	movs	r2, #17
 8003624:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8003626:	1d3a      	adds	r2, r7, #4
 8003628:	4b06      	ldr	r3, [pc, #24]	@ (8003644 <MX_ADC_Init+0x198>)
 800362a:	0011      	movs	r1, r2
 800362c:	0018      	movs	r0, r3
 800362e:	f001 fd4d 	bl	80050cc <HAL_ADC_ConfigChannel>
 8003632:	1e03      	subs	r3, r0, #0
 8003634:	d001      	beq.n	800363a <MX_ADC_Init+0x18e>
  {
    Error_Handler();
 8003636:	f7ff fc35 	bl	8002ea4 <Error_Handler>
  }
  /* USER CODE BEGIN ADC_Init 2 */

  /* USER CODE END ADC_Init 2 */

}
 800363a:	46c0      	nop			@ (mov r8, r8)
 800363c:	46bd      	mov	sp, r7
 800363e:	b004      	add	sp, #16
 8003640:	bd80      	pop	{r7, pc}
 8003642:	46c0      	nop			@ (mov r8, r8)
 8003644:	20000280 	.word	0x20000280
 8003648:	40012400 	.word	0x40012400

0800364c <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 800364c:	b590      	push	{r4, r7, lr}
 800364e:	b08b      	sub	sp, #44	@ 0x2c
 8003650:	af00      	add	r7, sp, #0
 8003652:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003654:	2414      	movs	r4, #20
 8003656:	193b      	adds	r3, r7, r4
 8003658:	0018      	movs	r0, r3
 800365a:	2314      	movs	r3, #20
 800365c:	001a      	movs	r2, r3
 800365e:	2100      	movs	r1, #0
 8003660:	f007 ff7e 	bl	800b560 <memset>
  if(adcHandle->Instance==ADC1)
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	4a3b      	ldr	r2, [pc, #236]	@ (8003758 <HAL_ADC_MspInit+0x10c>)
 800366a:	4293      	cmp	r3, r2
 800366c:	d170      	bne.n	8003750 <HAL_ADC_MspInit+0x104>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800366e:	4b3b      	ldr	r3, [pc, #236]	@ (800375c <HAL_ADC_MspInit+0x110>)
 8003670:	699a      	ldr	r2, [r3, #24]
 8003672:	4b3a      	ldr	r3, [pc, #232]	@ (800375c <HAL_ADC_MspInit+0x110>)
 8003674:	2180      	movs	r1, #128	@ 0x80
 8003676:	0089      	lsls	r1, r1, #2
 8003678:	430a      	orrs	r2, r1
 800367a:	619a      	str	r2, [r3, #24]
 800367c:	4b37      	ldr	r3, [pc, #220]	@ (800375c <HAL_ADC_MspInit+0x110>)
 800367e:	699a      	ldr	r2, [r3, #24]
 8003680:	2380      	movs	r3, #128	@ 0x80
 8003682:	009b      	lsls	r3, r3, #2
 8003684:	4013      	ands	r3, r2
 8003686:	613b      	str	r3, [r7, #16]
 8003688:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800368a:	4b34      	ldr	r3, [pc, #208]	@ (800375c <HAL_ADC_MspInit+0x110>)
 800368c:	695a      	ldr	r2, [r3, #20]
 800368e:	4b33      	ldr	r3, [pc, #204]	@ (800375c <HAL_ADC_MspInit+0x110>)
 8003690:	2180      	movs	r1, #128	@ 0x80
 8003692:	0289      	lsls	r1, r1, #10
 8003694:	430a      	orrs	r2, r1
 8003696:	615a      	str	r2, [r3, #20]
 8003698:	4b30      	ldr	r3, [pc, #192]	@ (800375c <HAL_ADC_MspInit+0x110>)
 800369a:	695a      	ldr	r2, [r3, #20]
 800369c:	2380      	movs	r3, #128	@ 0x80
 800369e:	029b      	lsls	r3, r3, #10
 80036a0:	4013      	ands	r3, r2
 80036a2:	60fb      	str	r3, [r7, #12]
 80036a4:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80036a6:	4b2d      	ldr	r3, [pc, #180]	@ (800375c <HAL_ADC_MspInit+0x110>)
 80036a8:	695a      	ldr	r2, [r3, #20]
 80036aa:	4b2c      	ldr	r3, [pc, #176]	@ (800375c <HAL_ADC_MspInit+0x110>)
 80036ac:	2180      	movs	r1, #128	@ 0x80
 80036ae:	02c9      	lsls	r1, r1, #11
 80036b0:	430a      	orrs	r2, r1
 80036b2:	615a      	str	r2, [r3, #20]
 80036b4:	4b29      	ldr	r3, [pc, #164]	@ (800375c <HAL_ADC_MspInit+0x110>)
 80036b6:	695a      	ldr	r2, [r3, #20]
 80036b8:	2380      	movs	r3, #128	@ 0x80
 80036ba:	02db      	lsls	r3, r3, #11
 80036bc:	4013      	ands	r3, r2
 80036be:	60bb      	str	r3, [r7, #8]
 80036c0:	68bb      	ldr	r3, [r7, #8]
    PA5     ------> ADC_IN5
    PA6     ------> ADC_IN6
    PA7     ------> ADC_IN7
    PB0     ------> ADC_IN8
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 80036c2:	193b      	adds	r3, r7, r4
 80036c4:	22ff      	movs	r2, #255	@ 0xff
 80036c6:	601a      	str	r2, [r3, #0]
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80036c8:	193b      	adds	r3, r7, r4
 80036ca:	2203      	movs	r2, #3
 80036cc:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80036ce:	193b      	adds	r3, r7, r4
 80036d0:	2200      	movs	r2, #0
 80036d2:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80036d4:	193a      	adds	r2, r7, r4
 80036d6:	2390      	movs	r3, #144	@ 0x90
 80036d8:	05db      	lsls	r3, r3, #23
 80036da:	0011      	movs	r1, r2
 80036dc:	0018      	movs	r0, r3
 80036de:	f002 f9e7 	bl	8005ab0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80036e2:	193b      	adds	r3, r7, r4
 80036e4:	2201      	movs	r2, #1
 80036e6:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80036e8:	193b      	adds	r3, r7, r4
 80036ea:	2203      	movs	r2, #3
 80036ec:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80036ee:	193b      	adds	r3, r7, r4
 80036f0:	2200      	movs	r2, #0
 80036f2:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80036f4:	193b      	adds	r3, r7, r4
 80036f6:	4a1a      	ldr	r2, [pc, #104]	@ (8003760 <HAL_ADC_MspInit+0x114>)
 80036f8:	0019      	movs	r1, r3
 80036fa:	0010      	movs	r0, r2
 80036fc:	f002 f9d8 	bl	8005ab0 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC Init */
    hdma_adc.Instance = DMA1_Channel1;
 8003700:	4b18      	ldr	r3, [pc, #96]	@ (8003764 <HAL_ADC_MspInit+0x118>)
 8003702:	4a19      	ldr	r2, [pc, #100]	@ (8003768 <HAL_ADC_MspInit+0x11c>)
 8003704:	601a      	str	r2, [r3, #0]
    hdma_adc.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003706:	4b17      	ldr	r3, [pc, #92]	@ (8003764 <HAL_ADC_MspInit+0x118>)
 8003708:	2200      	movs	r2, #0
 800370a:	605a      	str	r2, [r3, #4]
    hdma_adc.Init.PeriphInc = DMA_PINC_DISABLE;
 800370c:	4b15      	ldr	r3, [pc, #84]	@ (8003764 <HAL_ADC_MspInit+0x118>)
 800370e:	2200      	movs	r2, #0
 8003710:	609a      	str	r2, [r3, #8]
    hdma_adc.Init.MemInc = DMA_MINC_ENABLE;
 8003712:	4b14      	ldr	r3, [pc, #80]	@ (8003764 <HAL_ADC_MspInit+0x118>)
 8003714:	2280      	movs	r2, #128	@ 0x80
 8003716:	60da      	str	r2, [r3, #12]
    hdma_adc.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8003718:	4b12      	ldr	r3, [pc, #72]	@ (8003764 <HAL_ADC_MspInit+0x118>)
 800371a:	2280      	movs	r2, #128	@ 0x80
 800371c:	0092      	lsls	r2, r2, #2
 800371e:	611a      	str	r2, [r3, #16]
    hdma_adc.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8003720:	4b10      	ldr	r3, [pc, #64]	@ (8003764 <HAL_ADC_MspInit+0x118>)
 8003722:	2280      	movs	r2, #128	@ 0x80
 8003724:	00d2      	lsls	r2, r2, #3
 8003726:	615a      	str	r2, [r3, #20]
    hdma_adc.Init.Mode = DMA_CIRCULAR;
 8003728:	4b0e      	ldr	r3, [pc, #56]	@ (8003764 <HAL_ADC_MspInit+0x118>)
 800372a:	2220      	movs	r2, #32
 800372c:	619a      	str	r2, [r3, #24]
    hdma_adc.Init.Priority = DMA_PRIORITY_LOW;
 800372e:	4b0d      	ldr	r3, [pc, #52]	@ (8003764 <HAL_ADC_MspInit+0x118>)
 8003730:	2200      	movs	r2, #0
 8003732:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc) != HAL_OK)
 8003734:	4b0b      	ldr	r3, [pc, #44]	@ (8003764 <HAL_ADC_MspInit+0x118>)
 8003736:	0018      	movs	r0, r3
 8003738:	f001 ffa4 	bl	8005684 <HAL_DMA_Init>
 800373c:	1e03      	subs	r3, r0, #0
 800373e:	d001      	beq.n	8003744 <HAL_ADC_MspInit+0xf8>
    {
      Error_Handler();
 8003740:	f7ff fbb0 	bl	8002ea4 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc);
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	4a07      	ldr	r2, [pc, #28]	@ (8003764 <HAL_ADC_MspInit+0x118>)
 8003748:	631a      	str	r2, [r3, #48]	@ 0x30
 800374a:	4b06      	ldr	r3, [pc, #24]	@ (8003764 <HAL_ADC_MspInit+0x118>)
 800374c:	687a      	ldr	r2, [r7, #4]
 800374e:	625a      	str	r2, [r3, #36]	@ 0x24

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8003750:	46c0      	nop			@ (mov r8, r8)
 8003752:	46bd      	mov	sp, r7
 8003754:	b00b      	add	sp, #44	@ 0x2c
 8003756:	bd90      	pop	{r4, r7, pc}
 8003758:	40012400 	.word	0x40012400
 800375c:	40021000 	.word	0x40021000
 8003760:	48000400 	.word	0x48000400
 8003764:	200002c0 	.word	0x200002c0
 8003768:	40020008 	.word	0x40020008

0800376c <My_ADC_getvalue>:
//How to get the actual Vdda
//Vrefint_cal is based on 3.3V VDDA, while Vrefint_data is based on actual VDDA
//Vref_int/Vref_cal == 3.3/4095	   Vref_int/Vrefint_data == VDDA/4095 ==> VDDA = 3.3V*Vreint_cal/Vrefint_data
//Then using the actual Vdda to get the actual Vrevint and Voltage of other channels
MADC_Structure My_ADC_getvalue(uint16_t* adc_buf, MADC_Structure * adc_val)// the local array addr is not valid after function done
{
 800376c:	b580      	push	{r7, lr}
 800376e:	b084      	sub	sp, #16
 8003770:	af00      	add	r7, sp, #0
 8003772:	60f8      	str	r0, [r7, #12]
 8003774:	60b9      	str	r1, [r7, #8]
 8003776:	607a      	str	r2, [r7, #4]

	adc_val->bemf_pa 		= adc_buf[0] / 300>1?1:0; //620 == 0.5V
 8003778:	68bb      	ldr	r3, [r7, #8]
 800377a:	8819      	ldrh	r1, [r3, #0]
 800377c:	2396      	movs	r3, #150	@ 0x96
 800377e:	009a      	lsls	r2, r3, #2
 8003780:	2300      	movs	r3, #0
 8003782:	4291      	cmp	r1, r2
 8003784:	415b      	adcs	r3, r3
 8003786:	b2db      	uxtb	r3, r3
 8003788:	001a      	movs	r2, r3
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	801a      	strh	r2, [r3, #0]
	adc_val->bemf_pb 		= adc_buf[1] / 300>1?1:0;
 800378e:	68bb      	ldr	r3, [r7, #8]
 8003790:	3302      	adds	r3, #2
 8003792:	8819      	ldrh	r1, [r3, #0]
 8003794:	2396      	movs	r3, #150	@ 0x96
 8003796:	009a      	lsls	r2, r3, #2
 8003798:	2300      	movs	r3, #0
 800379a:	4291      	cmp	r1, r2
 800379c:	415b      	adcs	r3, r3
 800379e:	b2db      	uxtb	r3, r3
 80037a0:	001a      	movs	r2, r3
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	805a      	strh	r2, [r3, #2]
	adc_val->bemf_pc 		= adc_buf[2] / 300>1?1:0;
 80037a6:	68bb      	ldr	r3, [r7, #8]
 80037a8:	3304      	adds	r3, #4
 80037aa:	8819      	ldrh	r1, [r3, #0]
 80037ac:	2396      	movs	r3, #150	@ 0x96
 80037ae:	009a      	lsls	r2, r3, #2
 80037b0:	2300      	movs	r3, #0
 80037b2:	4291      	cmp	r1, r2
 80037b4:	415b      	adcs	r3, r3
 80037b6:	b2db      	uxtb	r3, r3
 80037b8:	001a      	movs	r2, r3
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	809a      	strh	r2, [r3, #4]
	adc_val->vbat 			= adc_buf[3];
 80037be:	68bb      	ldr	r3, [r7, #8]
 80037c0:	88da      	ldrh	r2, [r3, #6]
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	821a      	strh	r2, [r3, #16]
	adc_val->ia				= adc_buf[4];
 80037c6:	68bb      	ldr	r3, [r7, #8]
 80037c8:	891a      	ldrh	r2, [r3, #8]
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	811a      	strh	r2, [r3, #8]
	adc_val->ib				= adc_buf[5];
 80037ce:	68bb      	ldr	r3, [r7, #8]
 80037d0:	895a      	ldrh	r2, [r3, #10]
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	815a      	strh	r2, [r3, #10]
	adc_val->isum			= adc_buf[6];
 80037d6:	68bb      	ldr	r3, [r7, #8]
 80037d8:	899a      	ldrh	r2, [r3, #12]
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	819a      	strh	r2, [r3, #12]
	adc_val->isum_filtered 	= adc_buf[7];
 80037de:	68bb      	ldr	r3, [r7, #8]
 80037e0:	89da      	ldrh	r2, [r3, #14]
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	81da      	strh	r2, [r3, #14]
	adc_val->bemf_mid		= adc_buf[8];
 80037e6:	68bb      	ldr	r3, [r7, #8]
 80037e8:	8a1a      	ldrh	r2, [r3, #16]
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	80da      	strh	r2, [r3, #6]
	adc_val->vref_data 		= adc_buf[9];
 80037ee:	68bb      	ldr	r3, [r7, #8]
 80037f0:	8a5a      	ldrh	r2, [r3, #18]
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	825a      	strh	r2, [r3, #18]

	// zero_acrross_flag <<= adc_val_bemf_pa if(zero_acrross_flag==0xff) ,

	adc_val->bemf_last = adc_val->bemf_now;
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	7d1a      	ldrb	r2, [r3, #20]
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	755a      	strb	r2, [r3, #21]
	adc_val->bemf_now  = adc_val->bemf_pa * 4 + adc_val->bemf_pb * 2 + adc_val->bemf_pc * 1;
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	881b      	ldrh	r3, [r3, #0]
 8003802:	005b      	lsls	r3, r3, #1
 8003804:	687a      	ldr	r2, [r7, #4]
 8003806:	8852      	ldrh	r2, [r2, #2]
 8003808:	189b      	adds	r3, r3, r2
 800380a:	b2db      	uxtb	r3, r3
 800380c:	18db      	adds	r3, r3, r3
 800380e:	b2da      	uxtb	r2, r3
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	889b      	ldrh	r3, [r3, #4]
 8003814:	b2db      	uxtb	r3, r3
 8003816:	18d3      	adds	r3, r2, r3
 8003818:	b2da      	uxtb	r2, r3
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	751a      	strb	r2, [r3, #20]

	return *adc_val;
 800381e:	68fa      	ldr	r2, [r7, #12]
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	0010      	movs	r0, r2
 8003824:	0019      	movs	r1, r3
 8003826:	231e      	movs	r3, #30
 8003828:	001a      	movs	r2, r3
 800382a:	f007 ff3d 	bl	800b6a8 <memcpy>
}
 800382e:	68f8      	ldr	r0, [r7, #12]
 8003830:	46bd      	mov	sp, r7
 8003832:	b004      	add	sp, #16
 8003834:	bd80      	pop	{r7, pc}
	...

08003838 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8003838:	b580      	push	{r7, lr}
 800383a:	b082      	sub	sp, #8
 800383c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800383e:	4b10      	ldr	r3, [pc, #64]	@ (8003880 <MX_DMA_Init+0x48>)
 8003840:	695a      	ldr	r2, [r3, #20]
 8003842:	4b0f      	ldr	r3, [pc, #60]	@ (8003880 <MX_DMA_Init+0x48>)
 8003844:	2101      	movs	r1, #1
 8003846:	430a      	orrs	r2, r1
 8003848:	615a      	str	r2, [r3, #20]
 800384a:	4b0d      	ldr	r3, [pc, #52]	@ (8003880 <MX_DMA_Init+0x48>)
 800384c:	695b      	ldr	r3, [r3, #20]
 800384e:	2201      	movs	r2, #1
 8003850:	4013      	ands	r3, r2
 8003852:	607b      	str	r3, [r7, #4]
 8003854:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8003856:	2200      	movs	r2, #0
 8003858:	2100      	movs	r1, #0
 800385a:	2009      	movs	r0, #9
 800385c:	f001 fee0 	bl	8005620 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8003860:	2009      	movs	r0, #9
 8003862:	f001 fef2 	bl	800564a <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_3_IRQn, 0, 0);
 8003866:	2200      	movs	r2, #0
 8003868:	2100      	movs	r1, #0
 800386a:	200a      	movs	r0, #10
 800386c:	f001 fed8 	bl	8005620 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_3_IRQn);
 8003870:	200a      	movs	r0, #10
 8003872:	f001 feea 	bl	800564a <HAL_NVIC_EnableIRQ>

}
 8003876:	46c0      	nop			@ (mov r8, r8)
 8003878:	46bd      	mov	sp, r7
 800387a:	b002      	add	sp, #8
 800387c:	bd80      	pop	{r7, pc}
 800387e:	46c0      	nop			@ (mov r8, r8)
 8003880:	40021000 	.word	0x40021000

08003884 <MX_GPIO_Init>:
        * EXTI
     PB8   ------> I2C1_SCL
     PB9   ------> I2C1_SDA
*/
void MX_GPIO_Init(void)
{
 8003884:	b590      	push	{r4, r7, lr}
 8003886:	b08b      	sub	sp, #44	@ 0x2c
 8003888:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800388a:	2414      	movs	r4, #20
 800388c:	193b      	adds	r3, r7, r4
 800388e:	0018      	movs	r0, r3
 8003890:	2314      	movs	r3, #20
 8003892:	001a      	movs	r2, r3
 8003894:	2100      	movs	r1, #0
 8003896:	f007 fe63 	bl	800b560 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800389a:	4bbe      	ldr	r3, [pc, #760]	@ (8003b94 <MX_GPIO_Init+0x310>)
 800389c:	695a      	ldr	r2, [r3, #20]
 800389e:	4bbd      	ldr	r3, [pc, #756]	@ (8003b94 <MX_GPIO_Init+0x310>)
 80038a0:	2180      	movs	r1, #128	@ 0x80
 80038a2:	0309      	lsls	r1, r1, #12
 80038a4:	430a      	orrs	r2, r1
 80038a6:	615a      	str	r2, [r3, #20]
 80038a8:	4bba      	ldr	r3, [pc, #744]	@ (8003b94 <MX_GPIO_Init+0x310>)
 80038aa:	695a      	ldr	r2, [r3, #20]
 80038ac:	2380      	movs	r3, #128	@ 0x80
 80038ae:	031b      	lsls	r3, r3, #12
 80038b0:	4013      	ands	r3, r2
 80038b2:	613b      	str	r3, [r7, #16]
 80038b4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80038b6:	4bb7      	ldr	r3, [pc, #732]	@ (8003b94 <MX_GPIO_Init+0x310>)
 80038b8:	695a      	ldr	r2, [r3, #20]
 80038ba:	4bb6      	ldr	r3, [pc, #728]	@ (8003b94 <MX_GPIO_Init+0x310>)
 80038bc:	2180      	movs	r1, #128	@ 0x80
 80038be:	03c9      	lsls	r1, r1, #15
 80038c0:	430a      	orrs	r2, r1
 80038c2:	615a      	str	r2, [r3, #20]
 80038c4:	4bb3      	ldr	r3, [pc, #716]	@ (8003b94 <MX_GPIO_Init+0x310>)
 80038c6:	695a      	ldr	r2, [r3, #20]
 80038c8:	2380      	movs	r3, #128	@ 0x80
 80038ca:	03db      	lsls	r3, r3, #15
 80038cc:	4013      	ands	r3, r2
 80038ce:	60fb      	str	r3, [r7, #12]
 80038d0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80038d2:	4bb0      	ldr	r3, [pc, #704]	@ (8003b94 <MX_GPIO_Init+0x310>)
 80038d4:	695a      	ldr	r2, [r3, #20]
 80038d6:	4baf      	ldr	r3, [pc, #700]	@ (8003b94 <MX_GPIO_Init+0x310>)
 80038d8:	2180      	movs	r1, #128	@ 0x80
 80038da:	0289      	lsls	r1, r1, #10
 80038dc:	430a      	orrs	r2, r1
 80038de:	615a      	str	r2, [r3, #20]
 80038e0:	4bac      	ldr	r3, [pc, #688]	@ (8003b94 <MX_GPIO_Init+0x310>)
 80038e2:	695a      	ldr	r2, [r3, #20]
 80038e4:	2380      	movs	r3, #128	@ 0x80
 80038e6:	029b      	lsls	r3, r3, #10
 80038e8:	4013      	ands	r3, r2
 80038ea:	60bb      	str	r3, [r7, #8]
 80038ec:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80038ee:	4ba9      	ldr	r3, [pc, #676]	@ (8003b94 <MX_GPIO_Init+0x310>)
 80038f0:	695a      	ldr	r2, [r3, #20]
 80038f2:	4ba8      	ldr	r3, [pc, #672]	@ (8003b94 <MX_GPIO_Init+0x310>)
 80038f4:	2180      	movs	r1, #128	@ 0x80
 80038f6:	02c9      	lsls	r1, r1, #11
 80038f8:	430a      	orrs	r2, r1
 80038fa:	615a      	str	r2, [r3, #20]
 80038fc:	4ba5      	ldr	r3, [pc, #660]	@ (8003b94 <MX_GPIO_Init+0x310>)
 80038fe:	695a      	ldr	r2, [r3, #20]
 8003900:	2380      	movs	r3, #128	@ 0x80
 8003902:	02db      	lsls	r3, r3, #11
 8003904:	4013      	ands	r3, r2
 8003906:	607b      	str	r3, [r7, #4]
 8003908:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, BTWakeUp_Pin|GPIO_PIN_3, GPIO_PIN_SET);
 800390a:	49a3      	ldr	r1, [pc, #652]	@ (8003b98 <MX_GPIO_Init+0x314>)
 800390c:	4ba3      	ldr	r3, [pc, #652]	@ (8003b9c <MX_GPIO_Init+0x318>)
 800390e:	2201      	movs	r2, #1
 8003910:	0018      	movs	r0, r3
 8003912:	f002 fa5a 	bl	8005dca <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0|GPIO_PIN_5|GPIO_PIN_10|GPIO_PIN_11
 8003916:	49a2      	ldr	r1, [pc, #648]	@ (8003ba0 <MX_GPIO_Init+0x31c>)
 8003918:	4ba0      	ldr	r3, [pc, #640]	@ (8003b9c <MX_GPIO_Init+0x318>)
 800391a:	2200      	movs	r2, #0
 800391c:	0018      	movs	r0, r3
 800391e:	f002 fa54 	bl	8005dca <HAL_GPIO_WritePin>
                          |GPIO_PIN_12, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, GPIO_PIN_4, GPIO_PIN_RESET);
 8003922:	4ba0      	ldr	r3, [pc, #640]	@ (8003ba4 <MX_GPIO_Init+0x320>)
 8003924:	2200      	movs	r2, #0
 8003926:	2110      	movs	r1, #16
 8003928:	0018      	movs	r0, r3
 800392a:	f002 fa4e 	bl	8005dca <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2|GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12
 800392e:	499e      	ldr	r1, [pc, #632]	@ (8003ba8 <MX_GPIO_Init+0x324>)
 8003930:	4b9e      	ldr	r3, [pc, #632]	@ (8003bac <MX_GPIO_Init+0x328>)
 8003932:	2200      	movs	r2, #0
 8003934:	0018      	movs	r0, r3
 8003936:	f002 fa48 	bl	8005dca <HAL_GPIO_WritePin>
                          |GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, GPIO_PIN_RESET);
 800393a:	2380      	movs	r3, #128	@ 0x80
 800393c:	0219      	lsls	r1, r3, #8
 800393e:	2390      	movs	r3, #144	@ 0x90
 8003940:	05db      	lsls	r3, r3, #23
 8003942:	2200      	movs	r2, #0
 8003944:	0018      	movs	r0, r3
 8003946:	f002 fa40 	bl	8005dca <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC14 */
  GPIO_InitStruct.Pin = GPIO_PIN_14;
 800394a:	193b      	adds	r3, r7, r4
 800394c:	2280      	movs	r2, #128	@ 0x80
 800394e:	01d2      	lsls	r2, r2, #7
 8003950:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003952:	193b      	adds	r3, r7, r4
 8003954:	2200      	movs	r2, #0
 8003956:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003958:	193b      	adds	r3, r7, r4
 800395a:	2200      	movs	r2, #0
 800395c:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800395e:	193b      	adds	r3, r7, r4
 8003960:	4a8e      	ldr	r2, [pc, #568]	@ (8003b9c <MX_GPIO_Init+0x318>)
 8003962:	0019      	movs	r1, r3
 8003964:	0010      	movs	r0, r2
 8003966:	f002 f8a3 	bl	8005ab0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = BTWakeUp_Pin;
 800396a:	0021      	movs	r1, r4
 800396c:	187b      	adds	r3, r7, r1
 800396e:	2280      	movs	r2, #128	@ 0x80
 8003970:	0212      	lsls	r2, r2, #8
 8003972:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003974:	000c      	movs	r4, r1
 8003976:	193b      	adds	r3, r7, r4
 8003978:	2201      	movs	r2, #1
 800397a:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800397c:	193b      	adds	r3, r7, r4
 800397e:	2201      	movs	r2, #1
 8003980:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003982:	193b      	adds	r3, r7, r4
 8003984:	2200      	movs	r2, #0
 8003986:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(BTWakeUp_GPIO_Port, &GPIO_InitStruct);
 8003988:	193b      	adds	r3, r7, r4
 800398a:	4a84      	ldr	r2, [pc, #528]	@ (8003b9c <MX_GPIO_Init+0x318>)
 800398c:	0019      	movs	r1, r3
 800398e:	0010      	movs	r0, r2
 8003990:	f002 f88e 	bl	8005ab0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PF0 PF1 PF6 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_6;
 8003994:	193b      	adds	r3, r7, r4
 8003996:	2243      	movs	r2, #67	@ 0x43
 8003998:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800399a:	193b      	adds	r3, r7, r4
 800399c:	2203      	movs	r2, #3
 800399e:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80039a0:	193b      	adds	r3, r7, r4
 80039a2:	2200      	movs	r2, #0
 80039a4:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80039a6:	193b      	adds	r3, r7, r4
 80039a8:	4a7e      	ldr	r2, [pc, #504]	@ (8003ba4 <MX_GPIO_Init+0x320>)
 80039aa:	0019      	movs	r1, r3
 80039ac:	0010      	movs	r0, r2
 80039ae:	f002 f87f 	bl	8005ab0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 80039b2:	193b      	adds	r3, r7, r4
 80039b4:	2201      	movs	r2, #1
 80039b6:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80039b8:	193b      	adds	r3, r7, r4
 80039ba:	2201      	movs	r2, #1
 80039bc:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80039be:	193b      	adds	r3, r7, r4
 80039c0:	2202      	movs	r2, #2
 80039c2:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80039c4:	193b      	adds	r3, r7, r4
 80039c6:	2200      	movs	r2, #0
 80039c8:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80039ca:	193b      	adds	r3, r7, r4
 80039cc:	4a73      	ldr	r2, [pc, #460]	@ (8003b9c <MX_GPIO_Init+0x318>)
 80039ce:	0019      	movs	r1, r3
 80039d0:	0010      	movs	r0, r2
 80039d2:	f002 f86d 	bl	8005ab0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC1 */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 80039d6:	193b      	adds	r3, r7, r4
 80039d8:	2202      	movs	r2, #2
 80039da:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80039dc:	193b      	adds	r3, r7, r4
 80039de:	2203      	movs	r2, #3
 80039e0:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80039e2:	193b      	adds	r3, r7, r4
 80039e4:	2200      	movs	r2, #0
 80039e6:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80039e8:	193b      	adds	r3, r7, r4
 80039ea:	4a6c      	ldr	r2, [pc, #432]	@ (8003b9c <MX_GPIO_Init+0x318>)
 80039ec:	0019      	movs	r1, r3
 80039ee:	0010      	movs	r0, r2
 80039f0:	f002 f85e 	bl	8005ab0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 80039f4:	0021      	movs	r1, r4
 80039f6:	187b      	adds	r3, r7, r1
 80039f8:	2204      	movs	r2, #4
 80039fa:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 80039fc:	187b      	adds	r3, r7, r1
 80039fe:	22c4      	movs	r2, #196	@ 0xc4
 8003a00:	0392      	lsls	r2, r2, #14
 8003a02:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8003a04:	000c      	movs	r4, r1
 8003a06:	193b      	adds	r3, r7, r4
 8003a08:	2202      	movs	r2, #2
 8003a0a:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003a0c:	193b      	adds	r3, r7, r4
 8003a0e:	4a63      	ldr	r2, [pc, #396]	@ (8003b9c <MX_GPIO_Init+0x318>)
 8003a10:	0019      	movs	r1, r3
 8003a12:	0010      	movs	r0, r2
 8003a14:	f002 f84c 	bl	8005ab0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC3 PC5 PC10 PC11
                           PC12 */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_5|GPIO_PIN_10|GPIO_PIN_11
 8003a18:	193b      	adds	r3, r7, r4
 8003a1a:	4a65      	ldr	r2, [pc, #404]	@ (8003bb0 <MX_GPIO_Init+0x32c>)
 8003a1c:	601a      	str	r2, [r3, #0]
                          |GPIO_PIN_12;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003a1e:	193b      	adds	r3, r7, r4
 8003a20:	2201      	movs	r2, #1
 8003a22:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003a24:	193b      	adds	r3, r7, r4
 8003a26:	2200      	movs	r2, #0
 8003a28:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003a2a:	193b      	adds	r3, r7, r4
 8003a2c:	2200      	movs	r2, #0
 8003a2e:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003a30:	193b      	adds	r3, r7, r4
 8003a32:	4a5a      	ldr	r2, [pc, #360]	@ (8003b9c <MX_GPIO_Init+0x318>)
 8003a34:	0019      	movs	r1, r3
 8003a36:	0010      	movs	r0, r2
 8003a38:	f002 f83a 	bl	8005ab0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PF4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 8003a3c:	193b      	adds	r3, r7, r4
 8003a3e:	2210      	movs	r2, #16
 8003a40:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003a42:	193b      	adds	r3, r7, r4
 8003a44:	2201      	movs	r2, #1
 8003a46:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003a48:	193b      	adds	r3, r7, r4
 8003a4a:	2200      	movs	r2, #0
 8003a4c:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003a4e:	193b      	adds	r3, r7, r4
 8003a50:	2200      	movs	r2, #0
 8003a52:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8003a54:	193b      	adds	r3, r7, r4
 8003a56:	4a53      	ldr	r2, [pc, #332]	@ (8003ba4 <MX_GPIO_Init+0x320>)
 8003a58:	0019      	movs	r1, r3
 8003a5a:	0010      	movs	r0, r2
 8003a5c:	f002 f828 	bl	8005ab0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PF5 */
  GPIO_InitStruct.Pin = GPIO_PIN_5;
 8003a60:	193b      	adds	r3, r7, r4
 8003a62:	2220      	movs	r2, #32
 8003a64:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003a66:	193b      	adds	r3, r7, r4
 8003a68:	2200      	movs	r2, #0
 8003a6a:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8003a6c:	193b      	adds	r3, r7, r4
 8003a6e:	2202      	movs	r2, #2
 8003a70:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8003a72:	193b      	adds	r3, r7, r4
 8003a74:	4a4b      	ldr	r2, [pc, #300]	@ (8003ba4 <MX_GPIO_Init+0x320>)
 8003a76:	0019      	movs	r1, r3
 8003a78:	0010      	movs	r0, r2
 8003a7a:	f002 f819 	bl	8005ab0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB2 PB10 PB11 PB12 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 8003a7e:	193b      	adds	r3, r7, r4
 8003a80:	4a4c      	ldr	r2, [pc, #304]	@ (8003bb4 <MX_GPIO_Init+0x330>)
 8003a82:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003a84:	193b      	adds	r3, r7, r4
 8003a86:	2201      	movs	r2, #1
 8003a88:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003a8a:	193b      	adds	r3, r7, r4
 8003a8c:	2200      	movs	r2, #0
 8003a8e:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003a90:	193b      	adds	r3, r7, r4
 8003a92:	2200      	movs	r2, #0
 8003a94:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003a96:	193b      	adds	r3, r7, r4
 8003a98:	4a44      	ldr	r2, [pc, #272]	@ (8003bac <MX_GPIO_Init+0x328>)
 8003a9a:	0019      	movs	r1, r3
 8003a9c:	0010      	movs	r0, r2
 8003a9e:	f002 f807 	bl	8005ab0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB13 PB14 PB15 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8003aa2:	0021      	movs	r1, r4
 8003aa4:	187b      	adds	r3, r7, r1
 8003aa6:	22e0      	movs	r2, #224	@ 0xe0
 8003aa8:	0212      	lsls	r2, r2, #8
 8003aaa:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003aac:	000c      	movs	r4, r1
 8003aae:	193b      	adds	r3, r7, r4
 8003ab0:	2201      	movs	r2, #1
 8003ab2:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003ab4:	193b      	adds	r3, r7, r4
 8003ab6:	2200      	movs	r2, #0
 8003ab8:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003aba:	193b      	adds	r3, r7, r4
 8003abc:	2203      	movs	r2, #3
 8003abe:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003ac0:	193b      	adds	r3, r7, r4
 8003ac2:	4a3a      	ldr	r2, [pc, #232]	@ (8003bac <MX_GPIO_Init+0x328>)
 8003ac4:	0019      	movs	r1, r3
 8003ac6:	0010      	movs	r0, r2
 8003ac8:	f001 fff2 	bl	8005ab0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA11 PA12 */
  GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8003acc:	193b      	adds	r3, r7, r4
 8003ace:	22c0      	movs	r2, #192	@ 0xc0
 8003ad0:	0152      	lsls	r2, r2, #5
 8003ad2:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003ad4:	193b      	adds	r3, r7, r4
 8003ad6:	2203      	movs	r2, #3
 8003ad8:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003ada:	193b      	adds	r3, r7, r4
 8003adc:	2200      	movs	r2, #0
 8003ade:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003ae0:	193a      	adds	r2, r7, r4
 8003ae2:	2390      	movs	r3, #144	@ 0x90
 8003ae4:	05db      	lsls	r3, r3, #23
 8003ae6:	0011      	movs	r1, r2
 8003ae8:	0018      	movs	r0, r3
 8003aea:	f001 ffe1 	bl	8005ab0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PF7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 8003aee:	0021      	movs	r1, r4
 8003af0:	187b      	adds	r3, r7, r1
 8003af2:	2280      	movs	r2, #128	@ 0x80
 8003af4:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8003af6:	187b      	adds	r3, r7, r1
 8003af8:	2288      	movs	r2, #136	@ 0x88
 8003afa:	0352      	lsls	r2, r2, #13
 8003afc:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003afe:	187b      	adds	r3, r7, r1
 8003b00:	2200      	movs	r2, #0
 8003b02:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8003b04:	000c      	movs	r4, r1
 8003b06:	187b      	adds	r3, r7, r1
 8003b08:	4a26      	ldr	r2, [pc, #152]	@ (8003ba4 <MX_GPIO_Init+0x320>)
 8003b0a:	0019      	movs	r1, r3
 8003b0c:	0010      	movs	r0, r2
 8003b0e:	f001 ffcf 	bl	8005ab0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_15;
 8003b12:	0021      	movs	r1, r4
 8003b14:	187b      	adds	r3, r7, r1
 8003b16:	2280      	movs	r2, #128	@ 0x80
 8003b18:	0212      	lsls	r2, r2, #8
 8003b1a:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003b1c:	000c      	movs	r4, r1
 8003b1e:	193b      	adds	r3, r7, r4
 8003b20:	2201      	movs	r2, #1
 8003b22:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003b24:	193b      	adds	r3, r7, r4
 8003b26:	2200      	movs	r2, #0
 8003b28:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003b2a:	193b      	adds	r3, r7, r4
 8003b2c:	2200      	movs	r2, #0
 8003b2e:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003b30:	193a      	adds	r2, r7, r4
 8003b32:	2390      	movs	r3, #144	@ 0x90
 8003b34:	05db      	lsls	r3, r3, #23
 8003b36:	0011      	movs	r1, r2
 8003b38:	0018      	movs	r0, r3
 8003b3a:	f001 ffb9 	bl	8005ab0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB8 PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8003b3e:	0021      	movs	r1, r4
 8003b40:	187b      	adds	r3, r7, r1
 8003b42:	22c0      	movs	r2, #192	@ 0xc0
 8003b44:	0092      	lsls	r2, r2, #2
 8003b46:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003b48:	187b      	adds	r3, r7, r1
 8003b4a:	2212      	movs	r2, #18
 8003b4c:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003b4e:	187b      	adds	r3, r7, r1
 8003b50:	2200      	movs	r2, #0
 8003b52:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003b54:	187b      	adds	r3, r7, r1
 8003b56:	2203      	movs	r2, #3
 8003b58:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Alternate = GPIO_AF1_I2C1;
 8003b5a:	187b      	adds	r3, r7, r1
 8003b5c:	2201      	movs	r2, #1
 8003b5e:	611a      	str	r2, [r3, #16]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003b60:	187b      	adds	r3, r7, r1
 8003b62:	4a12      	ldr	r2, [pc, #72]	@ (8003bac <MX_GPIO_Init+0x328>)
 8003b64:	0019      	movs	r1, r3
 8003b66:	0010      	movs	r0, r2
 8003b68:	f001 ffa2 	bl	8005ab0 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI2_3_IRQn, 3, 0);
 8003b6c:	2200      	movs	r2, #0
 8003b6e:	2103      	movs	r1, #3
 8003b70:	2006      	movs	r0, #6
 8003b72:	f001 fd55 	bl	8005620 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_3_IRQn);
 8003b76:	2006      	movs	r0, #6
 8003b78:	f001 fd67 	bl	800564a <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI4_15_IRQn, 0, 0);
 8003b7c:	2200      	movs	r2, #0
 8003b7e:	2100      	movs	r1, #0
 8003b80:	2007      	movs	r0, #7
 8003b82:	f001 fd4d 	bl	8005620 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_15_IRQn);
 8003b86:	2007      	movs	r0, #7
 8003b88:	f001 fd5f 	bl	800564a <HAL_NVIC_EnableIRQ>

}
 8003b8c:	46c0      	nop			@ (mov r8, r8)
 8003b8e:	46bd      	mov	sp, r7
 8003b90:	b00b      	add	sp, #44	@ 0x2c
 8003b92:	bd90      	pop	{r4, r7, pc}
 8003b94:	40021000 	.word	0x40021000
 8003b98:	00008008 	.word	0x00008008
 8003b9c:	48000800 	.word	0x48000800
 8003ba0:	00001c21 	.word	0x00001c21
 8003ba4:	48001400 	.word	0x48001400
 8003ba8:	0000fc04 	.word	0x0000fc04
 8003bac:	48000400 	.word	0x48000400
 8003bb0:	00001c28 	.word	0x00001c28
 8003bb4:	00001c04 	.word	0x00001c04

08003bb8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003bb8:	b580      	push	{r7, lr}
 8003bba:	b082      	sub	sp, #8
 8003bbc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003bbe:	4b0f      	ldr	r3, [pc, #60]	@ (8003bfc <HAL_MspInit+0x44>)
 8003bc0:	699a      	ldr	r2, [r3, #24]
 8003bc2:	4b0e      	ldr	r3, [pc, #56]	@ (8003bfc <HAL_MspInit+0x44>)
 8003bc4:	2101      	movs	r1, #1
 8003bc6:	430a      	orrs	r2, r1
 8003bc8:	619a      	str	r2, [r3, #24]
 8003bca:	4b0c      	ldr	r3, [pc, #48]	@ (8003bfc <HAL_MspInit+0x44>)
 8003bcc:	699b      	ldr	r3, [r3, #24]
 8003bce:	2201      	movs	r2, #1
 8003bd0:	4013      	ands	r3, r2
 8003bd2:	607b      	str	r3, [r7, #4]
 8003bd4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003bd6:	4b09      	ldr	r3, [pc, #36]	@ (8003bfc <HAL_MspInit+0x44>)
 8003bd8:	69da      	ldr	r2, [r3, #28]
 8003bda:	4b08      	ldr	r3, [pc, #32]	@ (8003bfc <HAL_MspInit+0x44>)
 8003bdc:	2180      	movs	r1, #128	@ 0x80
 8003bde:	0549      	lsls	r1, r1, #21
 8003be0:	430a      	orrs	r2, r1
 8003be2:	61da      	str	r2, [r3, #28]
 8003be4:	4b05      	ldr	r3, [pc, #20]	@ (8003bfc <HAL_MspInit+0x44>)
 8003be6:	69da      	ldr	r2, [r3, #28]
 8003be8:	2380      	movs	r3, #128	@ 0x80
 8003bea:	055b      	lsls	r3, r3, #21
 8003bec:	4013      	ands	r3, r2
 8003bee:	603b      	str	r3, [r7, #0]
 8003bf0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003bf2:	46c0      	nop			@ (mov r8, r8)
 8003bf4:	46bd      	mov	sp, r7
 8003bf6:	b002      	add	sp, #8
 8003bf8:	bd80      	pop	{r7, pc}
 8003bfa:	46c0      	nop			@ (mov r8, r8)
 8003bfc:	40021000 	.word	0x40021000

08003c00 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003c00:	b580      	push	{r7, lr}
 8003c02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8003c04:	46c0      	nop			@ (mov r8, r8)
 8003c06:	e7fd      	b.n	8003c04 <NMI_Handler+0x4>

08003c08 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003c08:	b580      	push	{r7, lr}
 8003c0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003c0c:	46c0      	nop			@ (mov r8, r8)
 8003c0e:	e7fd      	b.n	8003c0c <HardFault_Handler+0x4>

08003c10 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003c10:	b580      	push	{r7, lr}
 8003c12:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8003c14:	46c0      	nop			@ (mov r8, r8)
 8003c16:	46bd      	mov	sp, r7
 8003c18:	bd80      	pop	{r7, pc}

08003c1a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003c1a:	b580      	push	{r7, lr}
 8003c1c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003c1e:	46c0      	nop			@ (mov r8, r8)
 8003c20:	46bd      	mov	sp, r7
 8003c22:	bd80      	pop	{r7, pc}

08003c24 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003c24:	b580      	push	{r7, lr}
 8003c26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003c28:	f001 f862 	bl	8004cf0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003c2c:	46c0      	nop			@ (mov r8, r8)
 8003c2e:	46bd      	mov	sp, r7
 8003c30:	bd80      	pop	{r7, pc}

08003c32 <EXTI2_3_IRQHandler>:

/**
  * @brief This function handles EXTI line 2 and 3 interrupts.
  */
void EXTI2_3_IRQHandler(void)
{
 8003c32:	b580      	push	{r7, lr}
 8003c34:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_3_IRQn 0 */

  /* USER CODE END EXTI2_3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_2);
 8003c36:	2004      	movs	r0, #4
 8003c38:	f002 f8e4 	bl	8005e04 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_3_IRQn 1 */

  /* USER CODE END EXTI2_3_IRQn 1 */
}
 8003c3c:	46c0      	nop			@ (mov r8, r8)
 8003c3e:	46bd      	mov	sp, r7
 8003c40:	bd80      	pop	{r7, pc}

08003c42 <EXTI4_15_IRQHandler>:

/**
  * @brief This function handles EXTI line 4 to 15 interrupts.
  */
void EXTI4_15_IRQHandler(void)
{
 8003c42:	b580      	push	{r7, lr}
 8003c44:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_15_IRQn 0 */

  /* USER CODE END EXTI4_15_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_7);
 8003c46:	2080      	movs	r0, #128	@ 0x80
 8003c48:	f002 f8dc 	bl	8005e04 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_15_IRQn 1 */

  /* USER CODE END EXTI4_15_IRQn 1 */
}
 8003c4c:	46c0      	nop			@ (mov r8, r8)
 8003c4e:	46bd      	mov	sp, r7
 8003c50:	bd80      	pop	{r7, pc}
	...

08003c54 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 1 interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8003c54:	b580      	push	{r7, lr}
 8003c56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

//	HAL_ADC_Start_DMA(&hadc, (uint32_t*) adc_buf,sizeof(adc_buf));
  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc);
 8003c58:	4b03      	ldr	r3, [pc, #12]	@ (8003c68 <DMA1_Channel1_IRQHandler+0x14>)
 8003c5a:	0018      	movs	r0, r3
 8003c5c:	f001 fe3d 	bl	80058da <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8003c60:	46c0      	nop			@ (mov r8, r8)
 8003c62:	46bd      	mov	sp, r7
 8003c64:	bd80      	pop	{r7, pc}
 8003c66:	46c0      	nop			@ (mov r8, r8)
 8003c68:	200002c0 	.word	0x200002c0

08003c6c <DMA1_Channel2_3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 2 and 3 interrupts.
  */
void DMA1_Channel2_3_IRQHandler(void)
{
 8003c6c:	b580      	push	{r7, lr}
 8003c6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 0 */

  /* USER CODE END DMA1_Channel2_3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 8003c70:	4b03      	ldr	r3, [pc, #12]	@ (8003c80 <DMA1_Channel2_3_IRQHandler+0x14>)
 8003c72:	0018      	movs	r0, r3
 8003c74:	f001 fe31 	bl	80058da <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 1 */

  /* USER CODE END DMA1_Channel2_3_IRQn 1 */
}
 8003c78:	46c0      	nop			@ (mov r8, r8)
 8003c7a:	46bd      	mov	sp, r7
 8003c7c:	bd80      	pop	{r7, pc}
 8003c7e:	46c0      	nop			@ (mov r8, r8)
 8003c80:	20000754 	.word	0x20000754

08003c84 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8003c84:	b580      	push	{r7, lr}
 8003c86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8003c88:	4b03      	ldr	r3, [pc, #12]	@ (8003c98 <TIM3_IRQHandler+0x14>)
 8003c8a:	0018      	movs	r0, r3
 8003c8c:	f003 f9c6 	bl	800701c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8003c90:	46c0      	nop			@ (mov r8, r8)
 8003c92:	46bd      	mov	sp, r7
 8003c94:	bd80      	pop	{r7, pc}
 8003c96:	46c0      	nop			@ (mov r8, r8)
 8003c98:	20000360 	.word	0x20000360

08003c9c <TIM6_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt.
  */
void TIM6_IRQHandler(void)
{
 8003c9c:	b580      	push	{r7, lr}
 8003c9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_IRQn 0 */

  /* USER CODE END TIM6_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8003ca0:	4b03      	ldr	r3, [pc, #12]	@ (8003cb0 <TIM6_IRQHandler+0x14>)
 8003ca2:	0018      	movs	r0, r3
 8003ca4:	f003 f9ba 	bl	800701c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_IRQn 1 */

  /* USER CODE END TIM6_IRQn 1 */
}
 8003ca8:	46c0      	nop			@ (mov r8, r8)
 8003caa:	46bd      	mov	sp, r7
 8003cac:	bd80      	pop	{r7, pc}
 8003cae:	46c0      	nop			@ (mov r8, r8)
 8003cb0:	200003a8 	.word	0x200003a8

08003cb4 <TIM14_IRQHandler>:

/**
  * @brief This function handles TIM14 global interrupt.
  */
void TIM14_IRQHandler(void)
{
 8003cb4:	b580      	push	{r7, lr}
 8003cb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM14_IRQn 0 */

  /* USER CODE END TIM14_IRQn 0 */
  HAL_TIM_IRQHandler(&htim14);
 8003cb8:	4b03      	ldr	r3, [pc, #12]	@ (8003cc8 <TIM14_IRQHandler+0x14>)
 8003cba:	0018      	movs	r0, r3
 8003cbc:	f003 f9ae 	bl	800701c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM14_IRQn 1 */

  /* USER CODE END TIM14_IRQn 1 */
}
 8003cc0:	46c0      	nop			@ (mov r8, r8)
 8003cc2:	46bd      	mov	sp, r7
 8003cc4:	bd80      	pop	{r7, pc}
 8003cc6:	46c0      	nop			@ (mov r8, r8)
 8003cc8:	200003f0 	.word	0x200003f0

08003ccc <TIM15_IRQHandler>:

/**
  * @brief This function handles TIM15 global interrupt.
  */
void TIM15_IRQHandler(void)
{
 8003ccc:	b580      	push	{r7, lr}
 8003cce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM15_IRQn 0 */

  /* USER CODE END TIM15_IRQn 0 */
  HAL_TIM_IRQHandler(&htim15);
 8003cd0:	4b03      	ldr	r3, [pc, #12]	@ (8003ce0 <TIM15_IRQHandler+0x14>)
 8003cd2:	0018      	movs	r0, r3
 8003cd4:	f003 f9a2 	bl	800701c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM15_IRQn 1 */

  /* USER CODE END TIM15_IRQn 1 */
}
 8003cd8:	46c0      	nop			@ (mov r8, r8)
 8003cda:	46bd      	mov	sp, r7
 8003cdc:	bd80      	pop	{r7, pc}
 8003cde:	46c0      	nop			@ (mov r8, r8)
 8003ce0:	20000438 	.word	0x20000438

08003ce4 <TIM16_IRQHandler>:

/**
  * @brief This function handles TIM16 global interrupt.
  */
void TIM16_IRQHandler(void)
{
 8003ce4:	b580      	push	{r7, lr}
 8003ce6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM16_IRQn 0 */

  /* USER CODE END TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim16);
 8003ce8:	4b03      	ldr	r3, [pc, #12]	@ (8003cf8 <TIM16_IRQHandler+0x14>)
 8003cea:	0018      	movs	r0, r3
 8003cec:	f003 f996 	bl	800701c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM16_IRQn 1 */

  /* USER CODE END TIM16_IRQn 1 */
}
 8003cf0:	46c0      	nop			@ (mov r8, r8)
 8003cf2:	46bd      	mov	sp, r7
 8003cf4:	bd80      	pop	{r7, pc}
 8003cf6:	46c0      	nop			@ (mov r8, r8)
 8003cf8:	20000480 	.word	0x20000480

08003cfc <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8003cfc:	b580      	push	{r7, lr}
 8003cfe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8003d00:	4b03      	ldr	r3, [pc, #12]	@ (8003d10 <USART1_IRQHandler+0x14>)
 8003d02:	0018      	movs	r0, r3
 8003d04:	f004 fb40 	bl	8008388 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8003d08:	46c0      	nop			@ (mov r8, r8)
 8003d0a:	46bd      	mov	sp, r7
 8003d0c:	bd80      	pop	{r7, pc}
 8003d0e:	46c0      	nop			@ (mov r8, r8)
 8003d10:	200006cc 	.word	0x200006cc

08003d14 <Get_24bit_Weight>:
 */
#include "sw_spi.h"
#include "main.h"

unsigned int Get_24bit_Weight(char channel_gain)
{
 8003d14:	b580      	push	{r7, lr}
 8003d16:	b084      	sub	sp, #16
 8003d18:	af00      	add	r7, sp, #0
 8003d1a:	0002      	movs	r2, r0
 8003d1c:	1dfb      	adds	r3, r7, #7
 8003d1e:	701a      	strb	r2, [r3, #0]
	unsigned int weight=0;
 8003d20:	2300      	movs	r3, #0
 8003d22:	60fb      	str	r3, [r7, #12]
	SW_SPI_PWR_ON; //Pull down clk
 8003d24:	4b27      	ldr	r3, [pc, #156]	@ (8003dc4 <Get_24bit_Weight+0xb0>)
 8003d26:	2200      	movs	r2, #0
 8003d28:	2110      	movs	r1, #16
 8003d2a:	0018      	movs	r0, r3
 8003d2c:	f002 f84d 	bl	8005dca <HAL_GPIO_WritePin>

	while(SW_SPI_DAT_RDY)
 8003d30:	46c0      	nop			@ (mov r8, r8)
 8003d32:	4b24      	ldr	r3, [pc, #144]	@ (8003dc4 <Get_24bit_Weight+0xb0>)
 8003d34:	2120      	movs	r1, #32
 8003d36:	0018      	movs	r0, r3
 8003d38:	f002 f82a 	bl	8005d90 <HAL_GPIO_ReadPin>
 8003d3c:	1e03      	subs	r3, r0, #0
 8003d3e:	d1f8      	bne.n	8003d32 <Get_24bit_Weight+0x1e>
	{
//		SW_SPI_CLK_H;
//		SW_SPI_CLK_L;
	}

	for(char i = 24; i!=0; i--)
 8003d40:	230b      	movs	r3, #11
 8003d42:	18fb      	adds	r3, r7, r3
 8003d44:	2218      	movs	r2, #24
 8003d46:	701a      	strb	r2, [r3, #0]
 8003d48:	e021      	b.n	8003d8e <Get_24bit_Weight+0x7a>
	{
		SW_SPI_CLK_H;
 8003d4a:	4b1e      	ldr	r3, [pc, #120]	@ (8003dc4 <Get_24bit_Weight+0xb0>)
 8003d4c:	2201      	movs	r2, #1
 8003d4e:	2110      	movs	r1, #16
 8003d50:	0018      	movs	r0, r3
 8003d52:	f002 f83a 	bl	8005dca <HAL_GPIO_WritePin>
		weight = weight<<1;
 8003d56:	68fb      	ldr	r3, [r7, #12]
 8003d58:	005b      	lsls	r3, r3, #1
 8003d5a:	60fb      	str	r3, [r7, #12]
		SW_SPI_CLK_L;
 8003d5c:	4b19      	ldr	r3, [pc, #100]	@ (8003dc4 <Get_24bit_Weight+0xb0>)
 8003d5e:	2200      	movs	r2, #0
 8003d60:	2110      	movs	r1, #16
 8003d62:	0018      	movs	r0, r3
 8003d64:	f002 f831 	bl	8005dca <HAL_GPIO_WritePin>
		if(SW_SPI_DAT_RDY)
 8003d68:	4b16      	ldr	r3, [pc, #88]	@ (8003dc4 <Get_24bit_Weight+0xb0>)
 8003d6a:	2120      	movs	r1, #32
 8003d6c:	0018      	movs	r0, r3
 8003d6e:	f002 f80f 	bl	8005d90 <HAL_GPIO_ReadPin>
 8003d72:	1e03      	subs	r3, r0, #0
 8003d74:	d002      	beq.n	8003d7c <Get_24bit_Weight+0x68>
		{
		 weight+=1;
 8003d76:	68fb      	ldr	r3, [r7, #12]
 8003d78:	3301      	adds	r3, #1
 8003d7a:	60fb      	str	r3, [r7, #12]
		}
		delay_us(1);
 8003d7c:	2001      	movs	r0, #1
 8003d7e:	f000 fdff 	bl	8004980 <delay_us>
	for(char i = 24; i!=0; i--)
 8003d82:	210b      	movs	r1, #11
 8003d84:	187b      	adds	r3, r7, r1
 8003d86:	781a      	ldrb	r2, [r3, #0]
 8003d88:	187b      	adds	r3, r7, r1
 8003d8a:	3a01      	subs	r2, #1
 8003d8c:	701a      	strb	r2, [r3, #0]
 8003d8e:	230b      	movs	r3, #11
 8003d90:	18fb      	adds	r3, r7, r3
 8003d92:	781b      	ldrb	r3, [r3, #0]
 8003d94:	2b00      	cmp	r3, #0
 8003d96:	d1d8      	bne.n	8003d4a <Get_24bit_Weight+0x36>
	}
	SW_SPI_CLK_H;
 8003d98:	4b0a      	ldr	r3, [pc, #40]	@ (8003dc4 <Get_24bit_Weight+0xb0>)
 8003d9a:	2201      	movs	r2, #1
 8003d9c:	2110      	movs	r1, #16
 8003d9e:	0018      	movs	r0, r3
 8003da0:	f002 f813 	bl	8005dca <HAL_GPIO_WritePin>
	weight = weight^0x800000;
 8003da4:	68fb      	ldr	r3, [r7, #12]
 8003da6:	2280      	movs	r2, #128	@ 0x80
 8003da8:	0412      	lsls	r2, r2, #16
 8003daa:	4053      	eors	r3, r2
 8003dac:	60fb      	str	r3, [r7, #12]
	SW_SPI_CLK_L;
 8003dae:	4b05      	ldr	r3, [pc, #20]	@ (8003dc4 <Get_24bit_Weight+0xb0>)
 8003db0:	2200      	movs	r2, #0
 8003db2:	2110      	movs	r1, #16
 8003db4:	0018      	movs	r0, r3
 8003db6:	f002 f808 	bl	8005dca <HAL_GPIO_WritePin>

	//Preserved for channel selection

	return weight;
 8003dba:	68fb      	ldr	r3, [r7, #12]
}
 8003dbc:	0018      	movs	r0, r3
 8003dbe:	46bd      	mov	sp, r7
 8003dc0:	b004      	add	sp, #16
 8003dc2:	bd80      	pop	{r7, pc}
 8003dc4:	48001400 	.word	0x48001400

08003dc8 <Get_weight>:

void Get_weight(HX711_Structure* weight_par)		// AKg * AVDDmV/X Kg = Y   A:weight AVDD:sensor power X:max weight of load cell Y:AD reading from module
{													// Example: A Kg * 3.24mV/10Kg => A*128 = 0.324*128AmV = 41.472AmV  => 41.472AmV/AD = 3.24V/0xffffff => AD = 214748.352A(Kg)  A(g) = AD/214.748
 8003dc8:	b580      	push	{r7, lr}
 8003dca:	b082      	sub	sp, #8
 8003dcc:	af00      	add	r7, sp, #0
 8003dce:	6078      	str	r0, [r7, #4]
	if(weight_par->calibration_flag)
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	7b1b      	ldrb	r3, [r3, #12]
 8003dd4:	2b00      	cmp	r3, #0
 8003dd6:	d035      	beq.n	8003e44 <Get_weight+0x7c>
	{
		weight_par->gross_weight = Get_24bit_Weight(CHA_128);
 8003dd8:	2019      	movs	r0, #25
 8003dda:	f7ff ff9b 	bl	8003d14 <Get_24bit_Weight>
 8003dde:	0003      	movs	r3, r0
 8003de0:	001a      	movs	r2, r3
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	605a      	str	r2, [r3, #4]
		if(weight_par->gross_weight >= weight_par->calibrated_value)
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	685a      	ldr	r2, [r3, #4]
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	689b      	ldr	r3, [r3, #8]
 8003dee:	429a      	cmp	r2, r3
 8003df0:	db11      	blt.n	8003e16 <Get_weight+0x4e>
		{
			weight_par->sens_err_flag = FALSE;
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	2231      	movs	r2, #49	@ 0x31
 8003df6:	2100      	movs	r1, #0
 8003df8:	5499      	strb	r1, [r3, r2]
			weight_par->gram = ((weight_par->gross_weight - weight_par->calibrated_value)/LOAD_CELL_FACTOR);
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	685a      	ldr	r2, [r3, #4]
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	689b      	ldr	r3, [r3, #8]
 8003e02:	1ad3      	subs	r3, r2, r3
 8003e04:	2119      	movs	r1, #25
 8003e06:	0018      	movs	r0, r3
 8003e08:	f7fc fa2e 	bl	8000268 <__divsi3>
 8003e0c:	0003      	movs	r3, r0
 8003e0e:	001a      	movs	r2, r3
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	601a      	str	r2, [r3, #0]
		{
			weight_par->sens_err_flag = TRUE;
			weight_par->gram  = 0;
		}
	}
}
 8003e14:	e016      	b.n	8003e44 <Get_weight+0x7c>
		else if(((weight_par->gross_weight - weight_par->calibrated_value)< -1000)||((weight_par->gross_weight - weight_par->calibrated_value)/LOAD_CELL_FACTOR>30000))//Sensor disconnected
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	685a      	ldr	r2, [r3, #4]
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	689b      	ldr	r3, [r3, #8]
 8003e1e:	1ad3      	subs	r3, r2, r3
 8003e20:	4a0a      	ldr	r2, [pc, #40]	@ (8003e4c <Get_weight+0x84>)
 8003e22:	4293      	cmp	r3, r2
 8003e24:	db07      	blt.n	8003e36 <Get_weight+0x6e>
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	685a      	ldr	r2, [r3, #4]
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	689b      	ldr	r3, [r3, #8]
 8003e2e:	1ad3      	subs	r3, r2, r3
 8003e30:	4a07      	ldr	r2, [pc, #28]	@ (8003e50 <Get_weight+0x88>)
 8003e32:	4293      	cmp	r3, r2
 8003e34:	dd06      	ble.n	8003e44 <Get_weight+0x7c>
			weight_par->sens_err_flag = TRUE;
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	2231      	movs	r2, #49	@ 0x31
 8003e3a:	2101      	movs	r1, #1
 8003e3c:	5499      	strb	r1, [r3, r2]
			weight_par->gram  = 0;
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	2200      	movs	r2, #0
 8003e42:	601a      	str	r2, [r3, #0]
}
 8003e44:	46c0      	nop			@ (mov r8, r8)
 8003e46:	46bd      	mov	sp, r7
 8003e48:	b002      	add	sp, #8
 8003e4a:	bd80      	pop	{r7, pc}
 8003e4c:	fffffc18 	.word	0xfffffc18
 8003e50:	000b71c8 	.word	0x000b71c8

08003e54 <HX711_Calibration>:

void HX711_Calibration(HX711_Structure* weight_par)
{
 8003e54:	b580      	push	{r7, lr}
 8003e56:	b084      	sub	sp, #16
 8003e58:	af00      	add	r7, sp, #0
 8003e5a:	6078      	str	r0, [r7, #4]
	  /*******Get gross weight**************/
	for(char i=0;i<5;i++)
 8003e5c:	230f      	movs	r3, #15
 8003e5e:	18fb      	adds	r3, r7, r3
 8003e60:	2200      	movs	r2, #0
 8003e62:	701a      	strb	r2, [r3, #0]
 8003e64:	e020      	b.n	8003ea8 <HX711_Calibration+0x54>
	{
		SW_SPI_PWR_OFF;
 8003e66:	4b48      	ldr	r3, [pc, #288]	@ (8003f88 <HX711_Calibration+0x134>)
 8003e68:	2201      	movs	r2, #1
 8003e6a:	2110      	movs	r1, #16
 8003e6c:	0018      	movs	r0, r3
 8003e6e:	f001 ffac 	bl	8005dca <HAL_GPIO_WritePin>
		delay_us(2000);
 8003e72:	23fa      	movs	r3, #250	@ 0xfa
 8003e74:	00db      	lsls	r3, r3, #3
 8003e76:	0018      	movs	r0, r3
 8003e78:	f000 fd82 	bl	8004980 <delay_us>
		SW_SPI_PWR_ON;
 8003e7c:	4b42      	ldr	r3, [pc, #264]	@ (8003f88 <HX711_Calibration+0x134>)
 8003e7e:	2200      	movs	r2, #0
 8003e80:	2110      	movs	r1, #16
 8003e82:	0018      	movs	r0, r3
 8003e84:	f001 ffa1 	bl	8005dca <HAL_GPIO_WritePin>
		weight_par->calibrated_value+= Get_24bit_Weight(CHA_128);
 8003e88:	2019      	movs	r0, #25
 8003e8a:	f7ff ff43 	bl	8003d14 <Get_24bit_Weight>
 8003e8e:	0002      	movs	r2, r0
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	689b      	ldr	r3, [r3, #8]
 8003e94:	18d3      	adds	r3, r2, r3
 8003e96:	001a      	movs	r2, r3
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	609a      	str	r2, [r3, #8]
	for(char i=0;i<5;i++)
 8003e9c:	210f      	movs	r1, #15
 8003e9e:	187b      	adds	r3, r7, r1
 8003ea0:	781a      	ldrb	r2, [r3, #0]
 8003ea2:	187b      	adds	r3, r7, r1
 8003ea4:	3201      	adds	r2, #1
 8003ea6:	701a      	strb	r2, [r3, #0]
 8003ea8:	230f      	movs	r3, #15
 8003eaa:	18fb      	adds	r3, r7, r3
 8003eac:	781b      	ldrb	r3, [r3, #0]
 8003eae:	2b04      	cmp	r3, #4
 8003eb0:	d9d9      	bls.n	8003e66 <HX711_Calibration+0x12>
	}
	weight_par->calibrated_value /=5;
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	689b      	ldr	r3, [r3, #8]
 8003eb6:	2105      	movs	r1, #5
 8003eb8:	0018      	movs	r0, r3
 8003eba:	f7fc f9d5 	bl	8000268 <__divsi3>
 8003ebe:	0003      	movs	r3, r0
 8003ec0:	001a      	movs	r2, r3
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	609a      	str	r2, [r3, #8]



	  while(!(weight_par->calibrated_value>= CALIBRATION_RANGE_L && weight_par->calibrated_value<=CALIBRATION_RANGE_H))
 8003ec6:	e025      	b.n	8003f14 <HX711_Calibration+0xc0>
	  {
		  printf("Sensor initial error, re-calibrating\r\n");
 8003ec8:	4b30      	ldr	r3, [pc, #192]	@ (8003f8c <HX711_Calibration+0x138>)
 8003eca:	0018      	movs	r0, r3
 8003ecc:	f007 f9d0 	bl	800b270 <puts>
		  SW_SPI_PWR_OFF;
 8003ed0:	4b2d      	ldr	r3, [pc, #180]	@ (8003f88 <HX711_Calibration+0x134>)
 8003ed2:	2201      	movs	r2, #1
 8003ed4:	2110      	movs	r1, #16
 8003ed6:	0018      	movs	r0, r3
 8003ed8:	f001 ff77 	bl	8005dca <HAL_GPIO_WritePin>
		  delay_us(200);
 8003edc:	20c8      	movs	r0, #200	@ 0xc8
 8003ede:	f000 fd4f 	bl	8004980 <delay_us>
		  SW_SPI_PWR_ON;
 8003ee2:	4b29      	ldr	r3, [pc, #164]	@ (8003f88 <HX711_Calibration+0x134>)
 8003ee4:	2200      	movs	r2, #0
 8003ee6:	2110      	movs	r1, #16
 8003ee8:	0018      	movs	r0, r3
 8003eea:	f001 ff6e 	bl	8005dca <HAL_GPIO_WritePin>
		  weight_par->calibrated_value = Get_24bit_Weight(CHA_128);
 8003eee:	2019      	movs	r0, #25
 8003ef0:	f7ff ff10 	bl	8003d14 <Get_24bit_Weight>
 8003ef4:	0003      	movs	r3, r0
 8003ef6:	001a      	movs	r2, r3
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	609a      	str	r2, [r3, #8]
		  delay_us(2000);
 8003efc:	23fa      	movs	r3, #250	@ 0xfa
 8003efe:	00db      	lsls	r3, r3, #3
 8003f00:	0018      	movs	r0, r3
 8003f02:	f000 fd3d 	bl	8004980 <delay_us>
		  weight_par->calibrated_value = Get_24bit_Weight(CHA_128);
 8003f06:	2019      	movs	r0, #25
 8003f08:	f7ff ff04 	bl	8003d14 <Get_24bit_Weight>
 8003f0c:	0003      	movs	r3, r0
 8003f0e:	001a      	movs	r2, r3
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	609a      	str	r2, [r3, #8]
	  while(!(weight_par->calibrated_value>= CALIBRATION_RANGE_L && weight_par->calibrated_value<=CALIBRATION_RANGE_H))
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	689b      	ldr	r3, [r3, #8]
 8003f18:	4a1d      	ldr	r2, [pc, #116]	@ (8003f90 <HX711_Calibration+0x13c>)
 8003f1a:	4293      	cmp	r3, r2
 8003f1c:	ddd4      	ble.n	8003ec8 <HX711_Calibration+0x74>
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	689b      	ldr	r3, [r3, #8]
 8003f22:	4a1c      	ldr	r2, [pc, #112]	@ (8003f94 <HX711_Calibration+0x140>)
 8003f24:	4293      	cmp	r3, r2
 8003f26:	dccf      	bgt.n	8003ec8 <HX711_Calibration+0x74>
	  }
	  SW_SPI_PWR_OFF;
 8003f28:	4b17      	ldr	r3, [pc, #92]	@ (8003f88 <HX711_Calibration+0x134>)
 8003f2a:	2201      	movs	r2, #1
 8003f2c:	2110      	movs	r1, #16
 8003f2e:	0018      	movs	r0, r3
 8003f30:	f001 ff4b 	bl	8005dca <HAL_GPIO_WritePin>
	  delay_us(200);
 8003f34:	20c8      	movs	r0, #200	@ 0xc8
 8003f36:	f000 fd23 	bl	8004980 <delay_us>
	  SW_SPI_PWR_ON;
 8003f3a:	4b13      	ldr	r3, [pc, #76]	@ (8003f88 <HX711_Calibration+0x134>)
 8003f3c:	2200      	movs	r2, #0
 8003f3e:	2110      	movs	r1, #16
 8003f40:	0018      	movs	r0, r3
 8003f42:	f001 ff42 	bl	8005dca <HAL_GPIO_WritePin>
	  weight_par->calibrated_value = Get_24bit_Weight(CHA_128);
 8003f46:	2019      	movs	r0, #25
 8003f48:	f7ff fee4 	bl	8003d14 <Get_24bit_Weight>
 8003f4c:	0003      	movs	r3, r0
 8003f4e:	001a      	movs	r2, r3
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	609a      	str	r2, [r3, #8]
	  delay_us(2000);
 8003f54:	23fa      	movs	r3, #250	@ 0xfa
 8003f56:	00db      	lsls	r3, r3, #3
 8003f58:	0018      	movs	r0, r3
 8003f5a:	f000 fd11 	bl	8004980 <delay_us>
	  weight_par->calibrated_value = Get_24bit_Weight(CHA_128);
 8003f5e:	2019      	movs	r0, #25
 8003f60:	f7ff fed8 	bl	8003d14 <Get_24bit_Weight>
 8003f64:	0003      	movs	r3, r0
 8003f66:	001a      	movs	r2, r3
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	609a      	str	r2, [r3, #8]

	  printf_DMA("calibration ok weight:%d\r\n", weight_par->calibrated_value);
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	689a      	ldr	r2, [r3, #8]
 8003f70:	4b09      	ldr	r3, [pc, #36]	@ (8003f98 <HX711_Calibration+0x144>)
 8003f72:	0011      	movs	r1, r2
 8003f74:	0018      	movs	r0, r3
 8003f76:	f7fe ff69 	bl	8002e4c <printf_DMA>
	  weight_par->calibration_flag = 1; //Calibration done
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	2201      	movs	r2, #1
 8003f7e:	731a      	strb	r2, [r3, #12]

}
 8003f80:	46c0      	nop			@ (mov r8, r8)
 8003f82:	46bd      	mov	sp, r7
 8003f84:	b004      	add	sp, #16
 8003f86:	bd80      	pop	{r7, pc}
 8003f88:	48001400 	.word	0x48001400
 8003f8c:	0800ea40 	.word	0x0800ea40
 8003f90:	007a11ff 	.word	0x007a11ff
 8003f94:	00864700 	.word	0x00864700
 8003f98:	0800ea68 	.word	0x0800ea68

08003f9c <Incremental_PID>:
// In this motor control we use P
// PWM = Kp[e(k) - e(k-1)]
//Target is pull _force_thr, but keep calculating if the force is bigger than 500

signed char Incremental_PID(HX711_Structure* weight_par, uint16_t pull_force_thr, PID_ParameterStruct* PID_Parameters)
{
 8003f9c:	b5b0      	push	{r4, r5, r7, lr}
 8003f9e:	b084      	sub	sp, #16
 8003fa0:	af00      	add	r7, sp, #0
 8003fa2:	60f8      	str	r0, [r7, #12]
 8003fa4:	607a      	str	r2, [r7, #4]
 8003fa6:	230a      	movs	r3, #10
 8003fa8:	18fb      	adds	r3, r7, r3
 8003faa:	1c0a      	adds	r2, r1, #0
 8003fac:	801a      	strh	r2, [r3, #0]
	static signed int   Bias=0, Last_bias=0, Last1_bias = 0;
	static signed int PWM = 0; //need to be static?
	Bias = weight_par->gramAvgval> LOWER_LIMMIT? weight_par->gramAvgval - PULL_FORCE_THR : 0;
 8003fae:	68fb      	ldr	r3, [r7, #12]
 8003fb0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003fb2:	23fa      	movs	r3, #250	@ 0xfa
 8003fb4:	005b      	lsls	r3, r3, #1
 8003fb6:	429a      	cmp	r2, r3
 8003fb8:	dd04      	ble.n	8003fc4 <Incremental_PID+0x28>
 8003fba:	68fb      	ldr	r3, [r7, #12]
 8003fbc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003fbe:	4a37      	ldr	r2, [pc, #220]	@ (800409c <Incremental_PID+0x100>)
 8003fc0:	189a      	adds	r2, r3, r2
 8003fc2:	e000      	b.n	8003fc6 <Incremental_PID+0x2a>
 8003fc4:	2200      	movs	r2, #0
 8003fc6:	4b36      	ldr	r3, [pc, #216]	@ (80040a0 <Incremental_PID+0x104>)
 8003fc8:	601a      	str	r2, [r3, #0]
	//sum_integral +=Bias*Ki;
	PWM = PID_Parameters->Kp*(Bias-Last_bias)+PID_Parameters->Ki*Bias + PID_Parameters->Kd*((Bias - Last_bias) + (Bias-2*Last_bias+Last1_bias));
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	681c      	ldr	r4, [r3, #0]
 8003fce:	4b34      	ldr	r3, [pc, #208]	@ (80040a0 <Incremental_PID+0x104>)
 8003fd0:	681a      	ldr	r2, [r3, #0]
 8003fd2:	4b34      	ldr	r3, [pc, #208]	@ (80040a4 <Incremental_PID+0x108>)
 8003fd4:	681b      	ldr	r3, [r3, #0]
 8003fd6:	1ad3      	subs	r3, r2, r3
 8003fd8:	0018      	movs	r0, r3
 8003fda:	f7fc fdc5 	bl	8000b68 <__aeabi_i2f>
 8003fde:	1c03      	adds	r3, r0, #0
 8003fe0:	1c19      	adds	r1, r3, #0
 8003fe2:	1c20      	adds	r0, r4, #0
 8003fe4:	f7fc fc62 	bl	80008ac <__aeabi_fmul>
 8003fe8:	1c03      	adds	r3, r0, #0
 8003fea:	1c1d      	adds	r5, r3, #0
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	685c      	ldr	r4, [r3, #4]
 8003ff0:	4b2b      	ldr	r3, [pc, #172]	@ (80040a0 <Incremental_PID+0x104>)
 8003ff2:	681b      	ldr	r3, [r3, #0]
 8003ff4:	0018      	movs	r0, r3
 8003ff6:	f7fc fdb7 	bl	8000b68 <__aeabi_i2f>
 8003ffa:	1c03      	adds	r3, r0, #0
 8003ffc:	1c19      	adds	r1, r3, #0
 8003ffe:	1c20      	adds	r0, r4, #0
 8004000:	f7fc fc54 	bl	80008ac <__aeabi_fmul>
 8004004:	1c03      	adds	r3, r0, #0
 8004006:	1c19      	adds	r1, r3, #0
 8004008:	1c28      	adds	r0, r5, #0
 800400a:	f7fc fac5 	bl	8000598 <__aeabi_fadd>
 800400e:	1c03      	adds	r3, r0, #0
 8004010:	1c1d      	adds	r5, r3, #0
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	689c      	ldr	r4, [r3, #8]
 8004016:	4b22      	ldr	r3, [pc, #136]	@ (80040a0 <Incremental_PID+0x104>)
 8004018:	681a      	ldr	r2, [r3, #0]
 800401a:	4b22      	ldr	r3, [pc, #136]	@ (80040a4 <Incremental_PID+0x108>)
 800401c:	681b      	ldr	r3, [r3, #0]
 800401e:	1ad2      	subs	r2, r2, r3
 8004020:	4b1f      	ldr	r3, [pc, #124]	@ (80040a0 <Incremental_PID+0x104>)
 8004022:	6819      	ldr	r1, [r3, #0]
 8004024:	4b1f      	ldr	r3, [pc, #124]	@ (80040a4 <Incremental_PID+0x108>)
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	005b      	lsls	r3, r3, #1
 800402a:	1ac9      	subs	r1, r1, r3
 800402c:	4b1e      	ldr	r3, [pc, #120]	@ (80040a8 <Incremental_PID+0x10c>)
 800402e:	681b      	ldr	r3, [r3, #0]
 8004030:	18cb      	adds	r3, r1, r3
 8004032:	18d3      	adds	r3, r2, r3
 8004034:	0018      	movs	r0, r3
 8004036:	f7fc fd97 	bl	8000b68 <__aeabi_i2f>
 800403a:	1c03      	adds	r3, r0, #0
 800403c:	1c19      	adds	r1, r3, #0
 800403e:	1c20      	adds	r0, r4, #0
 8004040:	f7fc fc34 	bl	80008ac <__aeabi_fmul>
 8004044:	1c03      	adds	r3, r0, #0
 8004046:	1c19      	adds	r1, r3, #0
 8004048:	1c28      	adds	r0, r5, #0
 800404a:	f7fc faa5 	bl	8000598 <__aeabi_fadd>
 800404e:	1c03      	adds	r3, r0, #0
 8004050:	1c18      	adds	r0, r3, #0
 8004052:	f7fc fd69 	bl	8000b28 <__aeabi_f2iz>
 8004056:	0002      	movs	r2, r0
 8004058:	4b14      	ldr	r3, [pc, #80]	@ (80040ac <Incremental_PID+0x110>)
 800405a:	601a      	str	r2, [r3, #0]
	Last1_bias = Last_bias;
 800405c:	4b11      	ldr	r3, [pc, #68]	@ (80040a4 <Incremental_PID+0x108>)
 800405e:	681a      	ldr	r2, [r3, #0]
 8004060:	4b11      	ldr	r3, [pc, #68]	@ (80040a8 <Incremental_PID+0x10c>)
 8004062:	601a      	str	r2, [r3, #0]
	Last_bias = Bias;
 8004064:	4b0e      	ldr	r3, [pc, #56]	@ (80040a0 <Incremental_PID+0x104>)
 8004066:	681a      	ldr	r2, [r3, #0]
 8004068:	4b0e      	ldr	r3, [pc, #56]	@ (80040a4 <Incremental_PID+0x108>)
 800406a:	601a      	str	r2, [r3, #0]


	PWM = PWM>50 ? 50:PWM;
 800406c:	4b0f      	ldr	r3, [pc, #60]	@ (80040ac <Incremental_PID+0x110>)
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	2b32      	cmp	r3, #50	@ 0x32
 8004072:	dd00      	ble.n	8004076 <Incremental_PID+0xda>
 8004074:	2332      	movs	r3, #50	@ 0x32
 8004076:	4a0d      	ldr	r2, [pc, #52]	@ (80040ac <Incremental_PID+0x110>)
 8004078:	6013      	str	r3, [r2, #0]
	PWM = PWM<-50? -50: PWM;
 800407a:	4b0c      	ldr	r3, [pc, #48]	@ (80040ac <Incremental_PID+0x110>)
 800407c:	681b      	ldr	r3, [r3, #0]
 800407e:	001a      	movs	r2, r3
 8004080:	3232      	adds	r2, #50	@ 0x32
 8004082:	da01      	bge.n	8004088 <Incremental_PID+0xec>
 8004084:	2332      	movs	r3, #50	@ 0x32
 8004086:	425b      	negs	r3, r3
 8004088:	4a08      	ldr	r2, [pc, #32]	@ (80040ac <Incremental_PID+0x110>)
 800408a:	6013      	str	r3, [r2, #0]

	return PWM;//Bit operation can lead to negtive value
 800408c:	4b07      	ldr	r3, [pc, #28]	@ (80040ac <Incremental_PID+0x110>)
 800408e:	681b      	ldr	r3, [r3, #0]
 8004090:	b25b      	sxtb	r3, r3
}
 8004092:	0018      	movs	r0, r3
 8004094:	46bd      	mov	sp, r7
 8004096:	b004      	add	sp, #16
 8004098:	bdb0      	pop	{r4, r5, r7, pc}
 800409a:	46c0      	nop			@ (mov r8, r8)
 800409c:	fffff63c 	.word	0xfffff63c
 80040a0:	20000304 	.word	0x20000304
 80040a4:	20000308 	.word	0x20000308
 80040a8:	2000030c 	.word	0x2000030c
 80040ac:	20000310 	.word	0x20000310

080040b0 <error_code>:

void error_code()
{
 80040b0:	b580      	push	{r7, lr}
 80040b2:	af00      	add	r7, sp, #0
	IND_LED_ON;
 80040b4:	4b0c      	ldr	r3, [pc, #48]	@ (80040e8 <error_code+0x38>)
 80040b6:	2200      	movs	r2, #0
 80040b8:	2101      	movs	r1, #1
 80040ba:	0018      	movs	r0, r3
 80040bc:	f001 fe85 	bl	8005dca <HAL_GPIO_WritePin>
	delay_ms(500);
 80040c0:	23fa      	movs	r3, #250	@ 0xfa
 80040c2:	005b      	lsls	r3, r3, #1
 80040c4:	0018      	movs	r0, r3
 80040c6:	f000 fc89 	bl	80049dc <delay_ms>
	IND_LED_OFF;
 80040ca:	4b07      	ldr	r3, [pc, #28]	@ (80040e8 <error_code+0x38>)
 80040cc:	2201      	movs	r2, #1
 80040ce:	2101      	movs	r1, #1
 80040d0:	0018      	movs	r0, r3
 80040d2:	f001 fe7a 	bl	8005dca <HAL_GPIO_WritePin>
	delay_ms(500);
 80040d6:	23fa      	movs	r3, #250	@ 0xfa
 80040d8:	005b      	lsls	r3, r3, #1
 80040da:	0018      	movs	r0, r3
 80040dc:	f000 fc7e 	bl	80049dc <delay_ms>
}
 80040e0:	46c0      	nop			@ (mov r8, r8)
 80040e2:	46bd      	mov	sp, r7
 80040e4:	bd80      	pop	{r7, pc}
 80040e6:	46c0      	nop			@ (mov r8, r8)
 80040e8:	48000800 	.word	0x48000800

080040ec <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80040ec:	b580      	push	{r7, lr}
 80040ee:	af00      	add	r7, sp, #0
  return 1;
 80040f0:	2301      	movs	r3, #1
}
 80040f2:	0018      	movs	r0, r3
 80040f4:	46bd      	mov	sp, r7
 80040f6:	bd80      	pop	{r7, pc}

080040f8 <_kill>:

int _kill(int pid, int sig)
{
 80040f8:	b580      	push	{r7, lr}
 80040fa:	b082      	sub	sp, #8
 80040fc:	af00      	add	r7, sp, #0
 80040fe:	6078      	str	r0, [r7, #4]
 8004100:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8004102:	f007 fa99 	bl	800b638 <__errno>
 8004106:	0003      	movs	r3, r0
 8004108:	2216      	movs	r2, #22
 800410a:	601a      	str	r2, [r3, #0]
  return -1;
 800410c:	2301      	movs	r3, #1
 800410e:	425b      	negs	r3, r3
}
 8004110:	0018      	movs	r0, r3
 8004112:	46bd      	mov	sp, r7
 8004114:	b002      	add	sp, #8
 8004116:	bd80      	pop	{r7, pc}

08004118 <_exit>:

void _exit (int status)
{
 8004118:	b580      	push	{r7, lr}
 800411a:	b082      	sub	sp, #8
 800411c:	af00      	add	r7, sp, #0
 800411e:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8004120:	2301      	movs	r3, #1
 8004122:	425a      	negs	r2, r3
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	0011      	movs	r1, r2
 8004128:	0018      	movs	r0, r3
 800412a:	f7ff ffe5 	bl	80040f8 <_kill>
  while (1) {}    /* Make sure we hang here */
 800412e:	46c0      	nop			@ (mov r8, r8)
 8004130:	e7fd      	b.n	800412e <_exit+0x16>

08004132 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8004132:	b580      	push	{r7, lr}
 8004134:	b086      	sub	sp, #24
 8004136:	af00      	add	r7, sp, #0
 8004138:	60f8      	str	r0, [r7, #12]
 800413a:	60b9      	str	r1, [r7, #8]
 800413c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800413e:	2300      	movs	r3, #0
 8004140:	617b      	str	r3, [r7, #20]
 8004142:	e00a      	b.n	800415a <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8004144:	e000      	b.n	8004148 <_read+0x16>
 8004146:	bf00      	nop
 8004148:	0001      	movs	r1, r0
 800414a:	68bb      	ldr	r3, [r7, #8]
 800414c:	1c5a      	adds	r2, r3, #1
 800414e:	60ba      	str	r2, [r7, #8]
 8004150:	b2ca      	uxtb	r2, r1
 8004152:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004154:	697b      	ldr	r3, [r7, #20]
 8004156:	3301      	adds	r3, #1
 8004158:	617b      	str	r3, [r7, #20]
 800415a:	697a      	ldr	r2, [r7, #20]
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	429a      	cmp	r2, r3
 8004160:	dbf0      	blt.n	8004144 <_read+0x12>
  }

  return len;
 8004162:	687b      	ldr	r3, [r7, #4]
}
 8004164:	0018      	movs	r0, r3
 8004166:	46bd      	mov	sp, r7
 8004168:	b006      	add	sp, #24
 800416a:	bd80      	pop	{r7, pc}

0800416c <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800416c:	b580      	push	{r7, lr}
 800416e:	b086      	sub	sp, #24
 8004170:	af00      	add	r7, sp, #0
 8004172:	60f8      	str	r0, [r7, #12]
 8004174:	60b9      	str	r1, [r7, #8]
 8004176:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004178:	2300      	movs	r3, #0
 800417a:	617b      	str	r3, [r7, #20]
 800417c:	e009      	b.n	8004192 <_write+0x26>
  {
    __io_putchar(*ptr++);
 800417e:	68bb      	ldr	r3, [r7, #8]
 8004180:	1c5a      	adds	r2, r3, #1
 8004182:	60ba      	str	r2, [r7, #8]
 8004184:	781b      	ldrb	r3, [r3, #0]
 8004186:	0018      	movs	r0, r3
 8004188:	f7fe fe4c 	bl	8002e24 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800418c:	697b      	ldr	r3, [r7, #20]
 800418e:	3301      	adds	r3, #1
 8004190:	617b      	str	r3, [r7, #20]
 8004192:	697a      	ldr	r2, [r7, #20]
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	429a      	cmp	r2, r3
 8004198:	dbf1      	blt.n	800417e <_write+0x12>
  }
  return len;
 800419a:	687b      	ldr	r3, [r7, #4]
}
 800419c:	0018      	movs	r0, r3
 800419e:	46bd      	mov	sp, r7
 80041a0:	b006      	add	sp, #24
 80041a2:	bd80      	pop	{r7, pc}

080041a4 <_close>:
		}
		return len;
}*/

int _close(int file)
{
 80041a4:	b580      	push	{r7, lr}
 80041a6:	b082      	sub	sp, #8
 80041a8:	af00      	add	r7, sp, #0
 80041aa:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80041ac:	2301      	movs	r3, #1
 80041ae:	425b      	negs	r3, r3
}
 80041b0:	0018      	movs	r0, r3
 80041b2:	46bd      	mov	sp, r7
 80041b4:	b002      	add	sp, #8
 80041b6:	bd80      	pop	{r7, pc}

080041b8 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80041b8:	b580      	push	{r7, lr}
 80041ba:	b082      	sub	sp, #8
 80041bc:	af00      	add	r7, sp, #0
 80041be:	6078      	str	r0, [r7, #4]
 80041c0:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80041c2:	683b      	ldr	r3, [r7, #0]
 80041c4:	2280      	movs	r2, #128	@ 0x80
 80041c6:	0192      	lsls	r2, r2, #6
 80041c8:	605a      	str	r2, [r3, #4]
  return 0;
 80041ca:	2300      	movs	r3, #0
}
 80041cc:	0018      	movs	r0, r3
 80041ce:	46bd      	mov	sp, r7
 80041d0:	b002      	add	sp, #8
 80041d2:	bd80      	pop	{r7, pc}

080041d4 <_isatty>:

int _isatty(int file)
{
 80041d4:	b580      	push	{r7, lr}
 80041d6:	b082      	sub	sp, #8
 80041d8:	af00      	add	r7, sp, #0
 80041da:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80041dc:	2301      	movs	r3, #1
}
 80041de:	0018      	movs	r0, r3
 80041e0:	46bd      	mov	sp, r7
 80041e2:	b002      	add	sp, #8
 80041e4:	bd80      	pop	{r7, pc}

080041e6 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80041e6:	b580      	push	{r7, lr}
 80041e8:	b084      	sub	sp, #16
 80041ea:	af00      	add	r7, sp, #0
 80041ec:	60f8      	str	r0, [r7, #12]
 80041ee:	60b9      	str	r1, [r7, #8]
 80041f0:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80041f2:	2300      	movs	r3, #0
}
 80041f4:	0018      	movs	r0, r3
 80041f6:	46bd      	mov	sp, r7
 80041f8:	b004      	add	sp, #16
 80041fa:	bd80      	pop	{r7, pc}

080041fc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80041fc:	b580      	push	{r7, lr}
 80041fe:	b086      	sub	sp, #24
 8004200:	af00      	add	r7, sp, #0
 8004202:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8004204:	4a14      	ldr	r2, [pc, #80]	@ (8004258 <_sbrk+0x5c>)
 8004206:	4b15      	ldr	r3, [pc, #84]	@ (800425c <_sbrk+0x60>)
 8004208:	1ad3      	subs	r3, r2, r3
 800420a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800420c:	697b      	ldr	r3, [r7, #20]
 800420e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8004210:	4b13      	ldr	r3, [pc, #76]	@ (8004260 <_sbrk+0x64>)
 8004212:	681b      	ldr	r3, [r3, #0]
 8004214:	2b00      	cmp	r3, #0
 8004216:	d102      	bne.n	800421e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8004218:	4b11      	ldr	r3, [pc, #68]	@ (8004260 <_sbrk+0x64>)
 800421a:	4a12      	ldr	r2, [pc, #72]	@ (8004264 <_sbrk+0x68>)
 800421c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800421e:	4b10      	ldr	r3, [pc, #64]	@ (8004260 <_sbrk+0x64>)
 8004220:	681a      	ldr	r2, [r3, #0]
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	18d3      	adds	r3, r2, r3
 8004226:	693a      	ldr	r2, [r7, #16]
 8004228:	429a      	cmp	r2, r3
 800422a:	d207      	bcs.n	800423c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800422c:	f007 fa04 	bl	800b638 <__errno>
 8004230:	0003      	movs	r3, r0
 8004232:	220c      	movs	r2, #12
 8004234:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8004236:	2301      	movs	r3, #1
 8004238:	425b      	negs	r3, r3
 800423a:	e009      	b.n	8004250 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800423c:	4b08      	ldr	r3, [pc, #32]	@ (8004260 <_sbrk+0x64>)
 800423e:	681b      	ldr	r3, [r3, #0]
 8004240:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8004242:	4b07      	ldr	r3, [pc, #28]	@ (8004260 <_sbrk+0x64>)
 8004244:	681a      	ldr	r2, [r3, #0]
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	18d2      	adds	r2, r2, r3
 800424a:	4b05      	ldr	r3, [pc, #20]	@ (8004260 <_sbrk+0x64>)
 800424c:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 800424e:	68fb      	ldr	r3, [r7, #12]
}
 8004250:	0018      	movs	r0, r3
 8004252:	46bd      	mov	sp, r7
 8004254:	b006      	add	sp, #24
 8004256:	bd80      	pop	{r7, pc}
 8004258:	20002000 	.word	0x20002000
 800425c:	00000400 	.word	0x00000400
 8004260:	20000314 	.word	0x20000314
 8004264:	200008f0 	.word	0x200008f0

08004268 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8004268:	b580      	push	{r7, lr}
 800426a:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 800426c:	46c0      	nop			@ (mov r8, r8)
 800426e:	46bd      	mov	sp, r7
 8004270:	bd80      	pop	{r7, pc}
	...

08004274 <MX_TIM1_Init>:
TIM_HandleTypeDef htim15;
TIM_HandleTypeDef htim16;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8004274:	b580      	push	{r7, lr}
 8004276:	b09a      	sub	sp, #104	@ 0x68
 8004278:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800427a:	2358      	movs	r3, #88	@ 0x58
 800427c:	18fb      	adds	r3, r7, r3
 800427e:	0018      	movs	r0, r3
 8004280:	2310      	movs	r3, #16
 8004282:	001a      	movs	r2, r3
 8004284:	2100      	movs	r1, #0
 8004286:	f007 f96b 	bl	800b560 <memset>
  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 800428a:	2344      	movs	r3, #68	@ 0x44
 800428c:	18fb      	adds	r3, r7, r3
 800428e:	0018      	movs	r0, r3
 8004290:	2314      	movs	r3, #20
 8004292:	001a      	movs	r2, r3
 8004294:	2100      	movs	r1, #0
 8004296:	f007 f963 	bl	800b560 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800429a:	233c      	movs	r3, #60	@ 0x3c
 800429c:	18fb      	adds	r3, r7, r3
 800429e:	0018      	movs	r0, r3
 80042a0:	2308      	movs	r3, #8
 80042a2:	001a      	movs	r2, r3
 80042a4:	2100      	movs	r1, #0
 80042a6:	f007 f95b 	bl	800b560 <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 80042aa:	2320      	movs	r3, #32
 80042ac:	18fb      	adds	r3, r7, r3
 80042ae:	0018      	movs	r0, r3
 80042b0:	231c      	movs	r3, #28
 80042b2:	001a      	movs	r2, r3
 80042b4:	2100      	movs	r1, #0
 80042b6:	f007 f953 	bl	800b560 <memset>
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80042ba:	003b      	movs	r3, r7
 80042bc:	0018      	movs	r0, r3
 80042be:	2320      	movs	r3, #32
 80042c0:	001a      	movs	r2, r3
 80042c2:	2100      	movs	r1, #0
 80042c4:	f007 f94c 	bl	800b560 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80042c8:	4b6d      	ldr	r3, [pc, #436]	@ (8004480 <MX_TIM1_Init+0x20c>)
 80042ca:	4a6e      	ldr	r2, [pc, #440]	@ (8004484 <MX_TIM1_Init+0x210>)
 80042cc:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 16-1;
 80042ce:	4b6c      	ldr	r3, [pc, #432]	@ (8004480 <MX_TIM1_Init+0x20c>)
 80042d0:	220f      	movs	r2, #15
 80042d2:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80042d4:	4b6a      	ldr	r3, [pc, #424]	@ (8004480 <MX_TIM1_Init+0x20c>)
 80042d6:	2200      	movs	r2, #0
 80042d8:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 100-1;
 80042da:	4b69      	ldr	r3, [pc, #420]	@ (8004480 <MX_TIM1_Init+0x20c>)
 80042dc:	2263      	movs	r2, #99	@ 0x63
 80042de:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80042e0:	4b67      	ldr	r3, [pc, #412]	@ (8004480 <MX_TIM1_Init+0x20c>)
 80042e2:	2200      	movs	r2, #0
 80042e4:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80042e6:	4b66      	ldr	r3, [pc, #408]	@ (8004480 <MX_TIM1_Init+0x20c>)
 80042e8:	2200      	movs	r2, #0
 80042ea:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80042ec:	4b64      	ldr	r3, [pc, #400]	@ (8004480 <MX_TIM1_Init+0x20c>)
 80042ee:	2200      	movs	r2, #0
 80042f0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80042f2:	4b63      	ldr	r3, [pc, #396]	@ (8004480 <MX_TIM1_Init+0x20c>)
 80042f4:	0018      	movs	r0, r3
 80042f6:	f002 facd 	bl	8006894 <HAL_TIM_Base_Init>
 80042fa:	1e03      	subs	r3, r0, #0
 80042fc:	d001      	beq.n	8004302 <MX_TIM1_Init+0x8e>
  {
    Error_Handler();
 80042fe:	f7fe fdd1 	bl	8002ea4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8004302:	2158      	movs	r1, #88	@ 0x58
 8004304:	187b      	adds	r3, r7, r1
 8004306:	2280      	movs	r2, #128	@ 0x80
 8004308:	0152      	lsls	r2, r2, #5
 800430a:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 800430c:	187a      	adds	r2, r7, r1
 800430e:	4b5c      	ldr	r3, [pc, #368]	@ (8004480 <MX_TIM1_Init+0x20c>)
 8004310:	0011      	movs	r1, r2
 8004312:	0018      	movs	r0, r3
 8004314:	f003 f88e 	bl	8007434 <HAL_TIM_ConfigClockSource>
 8004318:	1e03      	subs	r3, r0, #0
 800431a:	d001      	beq.n	8004320 <MX_TIM1_Init+0xac>
  {
    Error_Handler();
 800431c:	f7fe fdc2 	bl	8002ea4 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8004320:	4b57      	ldr	r3, [pc, #348]	@ (8004480 <MX_TIM1_Init+0x20c>)
 8004322:	0018      	movs	r0, r3
 8004324:	f002 fcf4 	bl	8006d10 <HAL_TIM_PWM_Init>
 8004328:	1e03      	subs	r3, r0, #0
 800432a:	d001      	beq.n	8004330 <MX_TIM1_Init+0xbc>
  {
    Error_Handler();
 800432c:	f7fe fdba 	bl	8002ea4 <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim1) != HAL_OK)
 8004330:	4b53      	ldr	r3, [pc, #332]	@ (8004480 <MX_TIM1_Init+0x20c>)
 8004332:	0018      	movs	r0, r3
 8004334:	f002 fbe2 	bl	8006afc <HAL_TIM_OC_Init>
 8004338:	1e03      	subs	r3, r0, #0
 800433a:	d001      	beq.n	8004340 <MX_TIM1_Init+0xcc>
  {
    Error_Handler();
 800433c:	f7fe fdb2 	bl	8002ea4 <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_DISABLE;
 8004340:	2144      	movs	r1, #68	@ 0x44
 8004342:	187b      	adds	r3, r7, r1
 8004344:	2200      	movs	r2, #0
 8004346:	601a      	str	r2, [r3, #0]
  sSlaveConfig.InputTrigger = TIM_TS_ITR0;
 8004348:	187b      	adds	r3, r7, r1
 800434a:	2200      	movs	r2, #0
 800434c:	605a      	str	r2, [r3, #4]
  if (HAL_TIM_SlaveConfigSynchro(&htim1, &sSlaveConfig) != HAL_OK)
 800434e:	187a      	adds	r2, r7, r1
 8004350:	4b4b      	ldr	r3, [pc, #300]	@ (8004480 <MX_TIM1_Init+0x20c>)
 8004352:	0011      	movs	r1, r2
 8004354:	0018      	movs	r0, r3
 8004356:	f003 f941 	bl	80075dc <HAL_TIM_SlaveConfigSynchro>
 800435a:	1e03      	subs	r3, r0, #0
 800435c:	d001      	beq.n	8004362 <MX_TIM1_Init+0xee>
  {
    Error_Handler();
 800435e:	f7fe fda1 	bl	8002ea4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_OC4REF;
 8004362:	213c      	movs	r1, #60	@ 0x3c
 8004364:	187b      	adds	r3, r7, r1
 8004366:	2270      	movs	r2, #112	@ 0x70
 8004368:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800436a:	187b      	adds	r3, r7, r1
 800436c:	2200      	movs	r2, #0
 800436e:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8004370:	187a      	adds	r2, r7, r1
 8004372:	4b43      	ldr	r3, [pc, #268]	@ (8004480 <MX_TIM1_Init+0x20c>)
 8004374:	0011      	movs	r1, r2
 8004376:	0018      	movs	r0, r3
 8004378:	f003 fd66 	bl	8007e48 <HAL_TIMEx_MasterConfigSynchronization>
 800437c:	1e03      	subs	r3, r0, #0
 800437e:	d001      	beq.n	8004384 <MX_TIM1_Init+0x110>
  {
    Error_Handler();
 8004380:	f7fe fd90 	bl	8002ea4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8004384:	2120      	movs	r1, #32
 8004386:	187b      	adds	r3, r7, r1
 8004388:	2260      	movs	r2, #96	@ 0x60
 800438a:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 0;
 800438c:	187b      	adds	r3, r7, r1
 800438e:	2200      	movs	r2, #0
 8004390:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8004392:	187b      	adds	r3, r7, r1
 8004394:	2200      	movs	r2, #0
 8004396:	609a      	str	r2, [r3, #8]
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8004398:	187b      	adds	r3, r7, r1
 800439a:	2200      	movs	r2, #0
 800439c:	60da      	str	r2, [r3, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800439e:	187b      	adds	r3, r7, r1
 80043a0:	2200      	movs	r2, #0
 80043a2:	611a      	str	r2, [r3, #16]
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80043a4:	187b      	adds	r3, r7, r1
 80043a6:	2200      	movs	r2, #0
 80043a8:	615a      	str	r2, [r3, #20]
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80043aa:	187b      	adds	r3, r7, r1
 80043ac:	2200      	movs	r2, #0
 80043ae:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80043b0:	1879      	adds	r1, r7, r1
 80043b2:	4b33      	ldr	r3, [pc, #204]	@ (8004480 <MX_TIM1_Init+0x20c>)
 80043b4:	2200      	movs	r2, #0
 80043b6:	0018      	movs	r0, r3
 80043b8:	f002 ff76 	bl	80072a8 <HAL_TIM_PWM_ConfigChannel>
 80043bc:	1e03      	subs	r3, r0, #0
 80043be:	d001      	beq.n	80043c4 <MX_TIM1_Init+0x150>
  {
    Error_Handler();
 80043c0:	f7fe fd70 	bl	8002ea4 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80043c4:	2320      	movs	r3, #32
 80043c6:	18f9      	adds	r1, r7, r3
 80043c8:	4b2d      	ldr	r3, [pc, #180]	@ (8004480 <MX_TIM1_Init+0x20c>)
 80043ca:	2204      	movs	r2, #4
 80043cc:	0018      	movs	r0, r3
 80043ce:	f002 ff6b 	bl	80072a8 <HAL_TIM_PWM_ConfigChannel>
 80043d2:	1e03      	subs	r3, r0, #0
 80043d4:	d001      	beq.n	80043da <MX_TIM1_Init+0x166>
  {
    Error_Handler();
 80043d6:	f7fe fd65 	bl	8002ea4 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80043da:	2320      	movs	r3, #32
 80043dc:	18f9      	adds	r1, r7, r3
 80043de:	4b28      	ldr	r3, [pc, #160]	@ (8004480 <MX_TIM1_Init+0x20c>)
 80043e0:	2208      	movs	r2, #8
 80043e2:	0018      	movs	r0, r3
 80043e4:	f002 ff60 	bl	80072a8 <HAL_TIM_PWM_ConfigChannel>
 80043e8:	1e03      	subs	r3, r0, #0
 80043ea:	d001      	beq.n	80043f0 <MX_TIM1_Init+0x17c>
  {
    Error_Handler();
 80043ec:	f7fe fd5a 	bl	8002ea4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TOGGLE;
 80043f0:	2120      	movs	r1, #32
 80043f2:	187b      	adds	r3, r7, r1
 80043f4:	2230      	movs	r2, #48	@ 0x30
 80043f6:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 50;
 80043f8:	187b      	adds	r3, r7, r1
 80043fa:	2232      	movs	r2, #50	@ 0x32
 80043fc:	605a      	str	r2, [r3, #4]
  if (HAL_TIM_OC_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80043fe:	1879      	adds	r1, r7, r1
 8004400:	4b1f      	ldr	r3, [pc, #124]	@ (8004480 <MX_TIM1_Init+0x20c>)
 8004402:	220c      	movs	r2, #12
 8004404:	0018      	movs	r0, r3
 8004406:	f002 fef7 	bl	80071f8 <HAL_TIM_OC_ConfigChannel>
 800440a:	1e03      	subs	r3, r0, #0
 800440c:	d001      	beq.n	8004412 <MX_TIM1_Init+0x19e>
  {
    Error_Handler();
 800440e:	f7fe fd49 	bl	8002ea4 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8004412:	003b      	movs	r3, r7
 8004414:	2200      	movs	r2, #0
 8004416:	601a      	str	r2, [r3, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8004418:	003b      	movs	r3, r7
 800441a:	2200      	movs	r2, #0
 800441c:	605a      	str	r2, [r3, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800441e:	003b      	movs	r3, r7
 8004420:	2200      	movs	r2, #0
 8004422:	609a      	str	r2, [r3, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
 8004424:	003b      	movs	r3, r7
 8004426:	2200      	movs	r2, #0
 8004428:	60da      	str	r2, [r3, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800442a:	003b      	movs	r3, r7
 800442c:	2200      	movs	r2, #0
 800442e:	611a      	str	r2, [r3, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8004430:	003b      	movs	r3, r7
 8004432:	2280      	movs	r2, #128	@ 0x80
 8004434:	0192      	lsls	r2, r2, #6
 8004436:	615a      	str	r2, [r3, #20]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8004438:	003b      	movs	r3, r7
 800443a:	2200      	movs	r2, #0
 800443c:	61da      	str	r2, [r3, #28]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 800443e:	003a      	movs	r2, r7
 8004440:	4b0f      	ldr	r3, [pc, #60]	@ (8004480 <MX_TIM1_Init+0x20c>)
 8004442:	0011      	movs	r1, r2
 8004444:	0018      	movs	r0, r3
 8004446:	f003 fd57 	bl	8007ef8 <HAL_TIMEx_ConfigBreakDeadTime>
 800444a:	1e03      	subs	r3, r0, #0
 800444c:	d001      	beq.n	8004452 <MX_TIM1_Init+0x1de>
  {
    Error_Handler();
 800444e:	f7fe fd29 	bl	8002ea4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */
  sBreakDeadTimeConfig.DeadTime = 499;//50 = 1us
 8004452:	003b      	movs	r3, r7
 8004454:	22f4      	movs	r2, #244	@ 0xf4
 8004456:	32ff      	adds	r2, #255	@ 0xff
 8004458:	60da      	str	r2, [r3, #12]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 800445a:	003a      	movs	r2, r7
 800445c:	4b08      	ldr	r3, [pc, #32]	@ (8004480 <MX_TIM1_Init+0x20c>)
 800445e:	0011      	movs	r1, r2
 8004460:	0018      	movs	r0, r3
 8004462:	f003 fd49 	bl	8007ef8 <HAL_TIMEx_ConfigBreakDeadTime>
 8004466:	1e03      	subs	r3, r0, #0
 8004468:	d001      	beq.n	800446e <MX_TIM1_Init+0x1fa>
  {
    Error_Handler();
 800446a:	f7fe fd1b 	bl	8002ea4 <Error_Handler>
  }
  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 800446e:	4b04      	ldr	r3, [pc, #16]	@ (8004480 <MX_TIM1_Init+0x20c>)
 8004470:	0018      	movs	r0, r3
 8004472:	f000 fa45 	bl	8004900 <HAL_TIM_MspPostInit>

}
 8004476:	46c0      	nop			@ (mov r8, r8)
 8004478:	46bd      	mov	sp, r7
 800447a:	b01a      	add	sp, #104	@ 0x68
 800447c:	bd80      	pop	{r7, pc}
 800447e:	46c0      	nop			@ (mov r8, r8)
 8004480:	20000318 	.word	0x20000318
 8004484:	40012c00 	.word	0x40012c00

08004488 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8004488:	b580      	push	{r7, lr}
 800448a:	b086      	sub	sp, #24
 800448c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800448e:	2308      	movs	r3, #8
 8004490:	18fb      	adds	r3, r7, r3
 8004492:	0018      	movs	r0, r3
 8004494:	2310      	movs	r3, #16
 8004496:	001a      	movs	r2, r3
 8004498:	2100      	movs	r1, #0
 800449a:	f007 f861 	bl	800b560 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800449e:	003b      	movs	r3, r7
 80044a0:	0018      	movs	r0, r3
 80044a2:	2308      	movs	r3, #8
 80044a4:	001a      	movs	r2, r3
 80044a6:	2100      	movs	r1, #0
 80044a8:	f007 f85a 	bl	800b560 <memset>

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80044ac:	4b1e      	ldr	r3, [pc, #120]	@ (8004528 <MX_TIM3_Init+0xa0>)
 80044ae:	4a1f      	ldr	r2, [pc, #124]	@ (800452c <MX_TIM3_Init+0xa4>)
 80044b0:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 48000-1;
 80044b2:	4b1d      	ldr	r3, [pc, #116]	@ (8004528 <MX_TIM3_Init+0xa0>)
 80044b4:	4a1e      	ldr	r2, [pc, #120]	@ (8004530 <MX_TIM3_Init+0xa8>)
 80044b6:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_CENTERALIGNED3;
 80044b8:	4b1b      	ldr	r3, [pc, #108]	@ (8004528 <MX_TIM3_Init+0xa0>)
 80044ba:	2260      	movs	r2, #96	@ 0x60
 80044bc:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 30-1;
 80044be:	4b1a      	ldr	r3, [pc, #104]	@ (8004528 <MX_TIM3_Init+0xa0>)
 80044c0:	221d      	movs	r2, #29
 80044c2:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80044c4:	4b18      	ldr	r3, [pc, #96]	@ (8004528 <MX_TIM3_Init+0xa0>)
 80044c6:	2200      	movs	r2, #0
 80044c8:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80044ca:	4b17      	ldr	r3, [pc, #92]	@ (8004528 <MX_TIM3_Init+0xa0>)
 80044cc:	2200      	movs	r2, #0
 80044ce:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80044d0:	4b15      	ldr	r3, [pc, #84]	@ (8004528 <MX_TIM3_Init+0xa0>)
 80044d2:	0018      	movs	r0, r3
 80044d4:	f002 f9de 	bl	8006894 <HAL_TIM_Base_Init>
 80044d8:	1e03      	subs	r3, r0, #0
 80044da:	d001      	beq.n	80044e0 <MX_TIM3_Init+0x58>
  {
    Error_Handler();
 80044dc:	f7fe fce2 	bl	8002ea4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80044e0:	2108      	movs	r1, #8
 80044e2:	187b      	adds	r3, r7, r1
 80044e4:	2280      	movs	r2, #128	@ 0x80
 80044e6:	0152      	lsls	r2, r2, #5
 80044e8:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80044ea:	187a      	adds	r2, r7, r1
 80044ec:	4b0e      	ldr	r3, [pc, #56]	@ (8004528 <MX_TIM3_Init+0xa0>)
 80044ee:	0011      	movs	r1, r2
 80044f0:	0018      	movs	r0, r3
 80044f2:	f002 ff9f 	bl	8007434 <HAL_TIM_ConfigClockSource>
 80044f6:	1e03      	subs	r3, r0, #0
 80044f8:	d001      	beq.n	80044fe <MX_TIM3_Init+0x76>
  {
    Error_Handler();
 80044fa:	f7fe fcd3 	bl	8002ea4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 80044fe:	003b      	movs	r3, r7
 8004500:	2220      	movs	r2, #32
 8004502:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004504:	003b      	movs	r3, r7
 8004506:	2200      	movs	r2, #0
 8004508:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800450a:	003a      	movs	r2, r7
 800450c:	4b06      	ldr	r3, [pc, #24]	@ (8004528 <MX_TIM3_Init+0xa0>)
 800450e:	0011      	movs	r1, r2
 8004510:	0018      	movs	r0, r3
 8004512:	f003 fc99 	bl	8007e48 <HAL_TIMEx_MasterConfigSynchronization>
 8004516:	1e03      	subs	r3, r0, #0
 8004518:	d001      	beq.n	800451e <MX_TIM3_Init+0x96>
  {
    Error_Handler();
 800451a:	f7fe fcc3 	bl	8002ea4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 800451e:	46c0      	nop			@ (mov r8, r8)
 8004520:	46bd      	mov	sp, r7
 8004522:	b006      	add	sp, #24
 8004524:	bd80      	pop	{r7, pc}
 8004526:	46c0      	nop			@ (mov r8, r8)
 8004528:	20000360 	.word	0x20000360
 800452c:	40000400 	.word	0x40000400
 8004530:	0000bb7f 	.word	0x0000bb7f

08004534 <MX_TIM6_Init>:
/* TIM6 init function */
void MX_TIM6_Init(void)
{
 8004534:	b580      	push	{r7, lr}
 8004536:	af00      	add	r7, sp, #0
  /* USER CODE END TIM6_Init 0 */

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8004538:	4b0c      	ldr	r3, [pc, #48]	@ (800456c <MX_TIM6_Init+0x38>)
 800453a:	4a0d      	ldr	r2, [pc, #52]	@ (8004570 <MX_TIM6_Init+0x3c>)
 800453c:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 48000-1;
 800453e:	4b0b      	ldr	r3, [pc, #44]	@ (800456c <MX_TIM6_Init+0x38>)
 8004540:	4a0c      	ldr	r2, [pc, #48]	@ (8004574 <MX_TIM6_Init+0x40>)
 8004542:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004544:	4b09      	ldr	r3, [pc, #36]	@ (800456c <MX_TIM6_Init+0x38>)
 8004546:	2200      	movs	r2, #0
 8004548:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 20;
 800454a:	4b08      	ldr	r3, [pc, #32]	@ (800456c <MX_TIM6_Init+0x38>)
 800454c:	2214      	movs	r2, #20
 800454e:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8004550:	4b06      	ldr	r3, [pc, #24]	@ (800456c <MX_TIM6_Init+0x38>)
 8004552:	2280      	movs	r2, #128	@ 0x80
 8004554:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8004556:	4b05      	ldr	r3, [pc, #20]	@ (800456c <MX_TIM6_Init+0x38>)
 8004558:	0018      	movs	r0, r3
 800455a:	f002 f99b 	bl	8006894 <HAL_TIM_Base_Init>
 800455e:	1e03      	subs	r3, r0, #0
 8004560:	d001      	beq.n	8004566 <MX_TIM6_Init+0x32>
  {
    Error_Handler();
 8004562:	f7fe fc9f 	bl	8002ea4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8004566:	46c0      	nop			@ (mov r8, r8)
 8004568:	46bd      	mov	sp, r7
 800456a:	bd80      	pop	{r7, pc}
 800456c:	200003a8 	.word	0x200003a8
 8004570:	40001000 	.word	0x40001000
 8004574:	0000bb7f 	.word	0x0000bb7f

08004578 <MX_TIM14_Init>:
/* TIM14 init function */
void MX_TIM14_Init(void)
{
 8004578:	b580      	push	{r7, lr}
 800457a:	b088      	sub	sp, #32
 800457c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM14_Init 0 */

  /* USER CODE END TIM14_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 800457e:	1d3b      	adds	r3, r7, #4
 8004580:	0018      	movs	r0, r3
 8004582:	231c      	movs	r3, #28
 8004584:	001a      	movs	r2, r3
 8004586:	2100      	movs	r1, #0
 8004588:	f006 ffea 	bl	800b560 <memset>

  /* USER CODE BEGIN TIM14_Init 1 */

  /* USER CODE END TIM14_Init 1 */
  htim14.Instance = TIM14;
 800458c:	4b1d      	ldr	r3, [pc, #116]	@ (8004604 <MX_TIM14_Init+0x8c>)
 800458e:	4a1e      	ldr	r2, [pc, #120]	@ (8004608 <MX_TIM14_Init+0x90>)
 8004590:	601a      	str	r2, [r3, #0]
  htim14.Init.Prescaler = 4800-1;
 8004592:	4b1c      	ldr	r3, [pc, #112]	@ (8004604 <MX_TIM14_Init+0x8c>)
 8004594:	4a1d      	ldr	r2, [pc, #116]	@ (800460c <MX_TIM14_Init+0x94>)
 8004596:	605a      	str	r2, [r3, #4]
  htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004598:	4b1a      	ldr	r3, [pc, #104]	@ (8004604 <MX_TIM14_Init+0x8c>)
 800459a:	2200      	movs	r2, #0
 800459c:	609a      	str	r2, [r3, #8]
  htim14.Init.Period = 100-1;
 800459e:	4b19      	ldr	r3, [pc, #100]	@ (8004604 <MX_TIM14_Init+0x8c>)
 80045a0:	2263      	movs	r2, #99	@ 0x63
 80045a2:	60da      	str	r2, [r3, #12]
  htim14.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80045a4:	4b17      	ldr	r3, [pc, #92]	@ (8004604 <MX_TIM14_Init+0x8c>)
 80045a6:	2200      	movs	r2, #0
 80045a8:	611a      	str	r2, [r3, #16]
  htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80045aa:	4b16      	ldr	r3, [pc, #88]	@ (8004604 <MX_TIM14_Init+0x8c>)
 80045ac:	2280      	movs	r2, #128	@ 0x80
 80045ae:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim14) != HAL_OK)
 80045b0:	4b14      	ldr	r3, [pc, #80]	@ (8004604 <MX_TIM14_Init+0x8c>)
 80045b2:	0018      	movs	r0, r3
 80045b4:	f002 f96e 	bl	8006894 <HAL_TIM_Base_Init>
 80045b8:	1e03      	subs	r3, r0, #0
 80045ba:	d001      	beq.n	80045c0 <MX_TIM14_Init+0x48>
  {
    Error_Handler();
 80045bc:	f7fe fc72 	bl	8002ea4 <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim14) != HAL_OK)
 80045c0:	4b10      	ldr	r3, [pc, #64]	@ (8004604 <MX_TIM14_Init+0x8c>)
 80045c2:	0018      	movs	r0, r3
 80045c4:	f002 fa9a 	bl	8006afc <HAL_TIM_OC_Init>
 80045c8:	1e03      	subs	r3, r0, #0
 80045ca:	d001      	beq.n	80045d0 <MX_TIM14_Init+0x58>
  {
    Error_Handler();
 80045cc:	f7fe fc6a 	bl	8002ea4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 80045d0:	1d3b      	adds	r3, r7, #4
 80045d2:	2200      	movs	r2, #0
 80045d4:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 0;
 80045d6:	1d3b      	adds	r3, r7, #4
 80045d8:	2200      	movs	r2, #0
 80045da:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80045dc:	1d3b      	adds	r3, r7, #4
 80045de:	2200      	movs	r2, #0
 80045e0:	609a      	str	r2, [r3, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80045e2:	1d3b      	adds	r3, r7, #4
 80045e4:	2200      	movs	r2, #0
 80045e6:	611a      	str	r2, [r3, #16]
  if (HAL_TIM_OC_ConfigChannel(&htim14, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80045e8:	1d39      	adds	r1, r7, #4
 80045ea:	4b06      	ldr	r3, [pc, #24]	@ (8004604 <MX_TIM14_Init+0x8c>)
 80045ec:	2200      	movs	r2, #0
 80045ee:	0018      	movs	r0, r3
 80045f0:	f002 fe02 	bl	80071f8 <HAL_TIM_OC_ConfigChannel>
 80045f4:	1e03      	subs	r3, r0, #0
 80045f6:	d001      	beq.n	80045fc <MX_TIM14_Init+0x84>
  {
    Error_Handler();
 80045f8:	f7fe fc54 	bl	8002ea4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM14_Init 2 */

  /* USER CODE END TIM14_Init 2 */

}
 80045fc:	46c0      	nop			@ (mov r8, r8)
 80045fe:	46bd      	mov	sp, r7
 8004600:	b008      	add	sp, #32
 8004602:	bd80      	pop	{r7, pc}
 8004604:	200003f0 	.word	0x200003f0
 8004608:	40002000 	.word	0x40002000
 800460c:	000012bf 	.word	0x000012bf

08004610 <MX_TIM15_Init>:
/* TIM15 init function */
void MX_TIM15_Init(void)
{
 8004610:	b580      	push	{r7, lr}
 8004612:	b086      	sub	sp, #24
 8004614:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM15_Init 0 */

  /* USER CODE END TIM15_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8004616:	2308      	movs	r3, #8
 8004618:	18fb      	adds	r3, r7, r3
 800461a:	0018      	movs	r0, r3
 800461c:	2310      	movs	r3, #16
 800461e:	001a      	movs	r2, r3
 8004620:	2100      	movs	r1, #0
 8004622:	f006 ff9d 	bl	800b560 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004626:	003b      	movs	r3, r7
 8004628:	0018      	movs	r0, r3
 800462a:	2308      	movs	r3, #8
 800462c:	001a      	movs	r2, r3
 800462e:	2100      	movs	r1, #0
 8004630:	f006 ff96 	bl	800b560 <memset>

  /* USER CODE BEGIN TIM15_Init 1 */

  /* USER CODE END TIM15_Init 1 */
  htim15.Instance = TIM15;
 8004634:	4b1f      	ldr	r3, [pc, #124]	@ (80046b4 <MX_TIM15_Init+0xa4>)
 8004636:	4a20      	ldr	r2, [pc, #128]	@ (80046b8 <MX_TIM15_Init+0xa8>)
 8004638:	601a      	str	r2, [r3, #0]
  htim15.Init.Prescaler = 48-1;
 800463a:	4b1e      	ldr	r3, [pc, #120]	@ (80046b4 <MX_TIM15_Init+0xa4>)
 800463c:	222f      	movs	r2, #47	@ 0x2f
 800463e:	605a      	str	r2, [r3, #4]
  htim15.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004640:	4b1c      	ldr	r3, [pc, #112]	@ (80046b4 <MX_TIM15_Init+0xa4>)
 8004642:	2200      	movs	r2, #0
 8004644:	609a      	str	r2, [r3, #8]
  htim15.Init.Period = 65535-1;
 8004646:	4b1b      	ldr	r3, [pc, #108]	@ (80046b4 <MX_TIM15_Init+0xa4>)
 8004648:	4a1c      	ldr	r2, [pc, #112]	@ (80046bc <MX_TIM15_Init+0xac>)
 800464a:	60da      	str	r2, [r3, #12]
  htim15.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800464c:	4b19      	ldr	r3, [pc, #100]	@ (80046b4 <MX_TIM15_Init+0xa4>)
 800464e:	2200      	movs	r2, #0
 8004650:	611a      	str	r2, [r3, #16]
  htim15.Init.RepetitionCounter = 0;
 8004652:	4b18      	ldr	r3, [pc, #96]	@ (80046b4 <MX_TIM15_Init+0xa4>)
 8004654:	2200      	movs	r2, #0
 8004656:	615a      	str	r2, [r3, #20]
  htim15.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8004658:	4b16      	ldr	r3, [pc, #88]	@ (80046b4 <MX_TIM15_Init+0xa4>)
 800465a:	2280      	movs	r2, #128	@ 0x80
 800465c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim15) != HAL_OK)
 800465e:	4b15      	ldr	r3, [pc, #84]	@ (80046b4 <MX_TIM15_Init+0xa4>)
 8004660:	0018      	movs	r0, r3
 8004662:	f002 f917 	bl	8006894 <HAL_TIM_Base_Init>
 8004666:	1e03      	subs	r3, r0, #0
 8004668:	d001      	beq.n	800466e <MX_TIM15_Init+0x5e>
  {
    Error_Handler();
 800466a:	f7fe fc1b 	bl	8002ea4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800466e:	2108      	movs	r1, #8
 8004670:	187b      	adds	r3, r7, r1
 8004672:	2280      	movs	r2, #128	@ 0x80
 8004674:	0152      	lsls	r2, r2, #5
 8004676:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim15, &sClockSourceConfig) != HAL_OK)
 8004678:	187a      	adds	r2, r7, r1
 800467a:	4b0e      	ldr	r3, [pc, #56]	@ (80046b4 <MX_TIM15_Init+0xa4>)
 800467c:	0011      	movs	r1, r2
 800467e:	0018      	movs	r0, r3
 8004680:	f002 fed8 	bl	8007434 <HAL_TIM_ConfigClockSource>
 8004684:	1e03      	subs	r3, r0, #0
 8004686:	d001      	beq.n	800468c <MX_TIM15_Init+0x7c>
  {
    Error_Handler();
 8004688:	f7fe fc0c 	bl	8002ea4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800468c:	003b      	movs	r3, r7
 800468e:	2200      	movs	r2, #0
 8004690:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004692:	003b      	movs	r3, r7
 8004694:	2200      	movs	r2, #0
 8004696:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim15, &sMasterConfig) != HAL_OK)
 8004698:	003a      	movs	r2, r7
 800469a:	4b06      	ldr	r3, [pc, #24]	@ (80046b4 <MX_TIM15_Init+0xa4>)
 800469c:	0011      	movs	r1, r2
 800469e:	0018      	movs	r0, r3
 80046a0:	f003 fbd2 	bl	8007e48 <HAL_TIMEx_MasterConfigSynchronization>
 80046a4:	1e03      	subs	r3, r0, #0
 80046a6:	d001      	beq.n	80046ac <MX_TIM15_Init+0x9c>
  {
    Error_Handler();
 80046a8:	f7fe fbfc 	bl	8002ea4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM15_Init 2 */

  /* USER CODE END TIM15_Init 2 */

}
 80046ac:	46c0      	nop			@ (mov r8, r8)
 80046ae:	46bd      	mov	sp, r7
 80046b0:	b006      	add	sp, #24
 80046b2:	bd80      	pop	{r7, pc}
 80046b4:	20000438 	.word	0x20000438
 80046b8:	40014000 	.word	0x40014000
 80046bc:	0000fffe 	.word	0x0000fffe

080046c0 <MX_TIM16_Init>:
/* TIM16 init function */
void MX_TIM16_Init(void)
{
 80046c0:	b580      	push	{r7, lr}
 80046c2:	af00      	add	r7, sp, #0
  /* USER CODE END TIM16_Init 0 */

  /* USER CODE BEGIN TIM16_Init 1 */

  /* USER CODE END TIM16_Init 1 */
  htim16.Instance = TIM16;
 80046c4:	4b0f      	ldr	r3, [pc, #60]	@ (8004704 <MX_TIM16_Init+0x44>)
 80046c6:	4a10      	ldr	r2, [pc, #64]	@ (8004708 <MX_TIM16_Init+0x48>)
 80046c8:	601a      	str	r2, [r3, #0]
  htim16.Init.Prescaler = 48-1;
 80046ca:	4b0e      	ldr	r3, [pc, #56]	@ (8004704 <MX_TIM16_Init+0x44>)
 80046cc:	222f      	movs	r2, #47	@ 0x2f
 80046ce:	605a      	str	r2, [r3, #4]
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 80046d0:	4b0c      	ldr	r3, [pc, #48]	@ (8004704 <MX_TIM16_Init+0x44>)
 80046d2:	2200      	movs	r2, #0
 80046d4:	609a      	str	r2, [r3, #8]
  htim16.Init.Period = 65535-1;
 80046d6:	4b0b      	ldr	r3, [pc, #44]	@ (8004704 <MX_TIM16_Init+0x44>)
 80046d8:	4a0c      	ldr	r2, [pc, #48]	@ (800470c <MX_TIM16_Init+0x4c>)
 80046da:	60da      	str	r2, [r3, #12]
  htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80046dc:	4b09      	ldr	r3, [pc, #36]	@ (8004704 <MX_TIM16_Init+0x44>)
 80046de:	2200      	movs	r2, #0
 80046e0:	611a      	str	r2, [r3, #16]
  htim16.Init.RepetitionCounter = 0;
 80046e2:	4b08      	ldr	r3, [pc, #32]	@ (8004704 <MX_TIM16_Init+0x44>)
 80046e4:	2200      	movs	r2, #0
 80046e6:	615a      	str	r2, [r3, #20]
  htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80046e8:	4b06      	ldr	r3, [pc, #24]	@ (8004704 <MX_TIM16_Init+0x44>)
 80046ea:	2200      	movs	r2, #0
 80046ec:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 80046ee:	4b05      	ldr	r3, [pc, #20]	@ (8004704 <MX_TIM16_Init+0x44>)
 80046f0:	0018      	movs	r0, r3
 80046f2:	f002 f8cf 	bl	8006894 <HAL_TIM_Base_Init>
 80046f6:	1e03      	subs	r3, r0, #0
 80046f8:	d001      	beq.n	80046fe <MX_TIM16_Init+0x3e>
  {
    Error_Handler();
 80046fa:	f7fe fbd3 	bl	8002ea4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM16_Init 2 */

  /* USER CODE END TIM16_Init 2 */

}
 80046fe:	46c0      	nop			@ (mov r8, r8)
 8004700:	46bd      	mov	sp, r7
 8004702:	bd80      	pop	{r7, pc}
 8004704:	20000480 	.word	0x20000480
 8004708:	40014400 	.word	0x40014400
 800470c:	0000fffe 	.word	0x0000fffe

08004710 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8004710:	b590      	push	{r4, r7, lr}
 8004712:	b08f      	sub	sp, #60	@ 0x3c
 8004714:	af00      	add	r7, sp, #0
 8004716:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004718:	2324      	movs	r3, #36	@ 0x24
 800471a:	18fb      	adds	r3, r7, r3
 800471c:	0018      	movs	r0, r3
 800471e:	2314      	movs	r3, #20
 8004720:	001a      	movs	r2, r3
 8004722:	2100      	movs	r1, #0
 8004724:	f006 ff1c 	bl	800b560 <memset>
  if(tim_baseHandle->Instance==TIM1)
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	681b      	ldr	r3, [r3, #0]
 800472c:	4a6c      	ldr	r2, [pc, #432]	@ (80048e0 <HAL_TIM_Base_MspInit+0x1d0>)
 800472e:	4293      	cmp	r3, r2
 8004730:	d10e      	bne.n	8004750 <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8004732:	4b6c      	ldr	r3, [pc, #432]	@ (80048e4 <HAL_TIM_Base_MspInit+0x1d4>)
 8004734:	699a      	ldr	r2, [r3, #24]
 8004736:	4b6b      	ldr	r3, [pc, #428]	@ (80048e4 <HAL_TIM_Base_MspInit+0x1d4>)
 8004738:	2180      	movs	r1, #128	@ 0x80
 800473a:	0109      	lsls	r1, r1, #4
 800473c:	430a      	orrs	r2, r1
 800473e:	619a      	str	r2, [r3, #24]
 8004740:	4b68      	ldr	r3, [pc, #416]	@ (80048e4 <HAL_TIM_Base_MspInit+0x1d4>)
 8004742:	699a      	ldr	r2, [r3, #24]
 8004744:	2380      	movs	r3, #128	@ 0x80
 8004746:	011b      	lsls	r3, r3, #4
 8004748:	4013      	ands	r3, r2
 800474a:	623b      	str	r3, [r7, #32]
 800474c:	6a3b      	ldr	r3, [r7, #32]
    HAL_NVIC_EnableIRQ(TIM16_IRQn);
  /* USER CODE BEGIN TIM16_MspInit 1 */

  /* USER CODE END TIM16_MspInit 1 */
  }
}
 800474e:	e0c3      	b.n	80048d8 <HAL_TIM_Base_MspInit+0x1c8>
  else if(tim_baseHandle->Instance==TIM3)
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	681b      	ldr	r3, [r3, #0]
 8004754:	4a64      	ldr	r2, [pc, #400]	@ (80048e8 <HAL_TIM_Base_MspInit+0x1d8>)
 8004756:	4293      	cmp	r3, r2
 8004758:	d151      	bne.n	80047fe <HAL_TIM_Base_MspInit+0xee>
    __HAL_RCC_TIM3_CLK_ENABLE();
 800475a:	4b62      	ldr	r3, [pc, #392]	@ (80048e4 <HAL_TIM_Base_MspInit+0x1d4>)
 800475c:	69da      	ldr	r2, [r3, #28]
 800475e:	4b61      	ldr	r3, [pc, #388]	@ (80048e4 <HAL_TIM_Base_MspInit+0x1d4>)
 8004760:	2102      	movs	r1, #2
 8004762:	430a      	orrs	r2, r1
 8004764:	61da      	str	r2, [r3, #28]
 8004766:	4b5f      	ldr	r3, [pc, #380]	@ (80048e4 <HAL_TIM_Base_MspInit+0x1d4>)
 8004768:	69db      	ldr	r3, [r3, #28]
 800476a:	2202      	movs	r2, #2
 800476c:	4013      	ands	r3, r2
 800476e:	61fb      	str	r3, [r7, #28]
 8004770:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004772:	4b5c      	ldr	r3, [pc, #368]	@ (80048e4 <HAL_TIM_Base_MspInit+0x1d4>)
 8004774:	695a      	ldr	r2, [r3, #20]
 8004776:	4b5b      	ldr	r3, [pc, #364]	@ (80048e4 <HAL_TIM_Base_MspInit+0x1d4>)
 8004778:	2180      	movs	r1, #128	@ 0x80
 800477a:	0309      	lsls	r1, r1, #12
 800477c:	430a      	orrs	r2, r1
 800477e:	615a      	str	r2, [r3, #20]
 8004780:	4b58      	ldr	r3, [pc, #352]	@ (80048e4 <HAL_TIM_Base_MspInit+0x1d4>)
 8004782:	695a      	ldr	r2, [r3, #20]
 8004784:	2380      	movs	r3, #128	@ 0x80
 8004786:	031b      	lsls	r3, r3, #12
 8004788:	4013      	ands	r3, r2
 800478a:	61bb      	str	r3, [r7, #24]
 800478c:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_9;
 800478e:	2124      	movs	r1, #36	@ 0x24
 8004790:	187b      	adds	r3, r7, r1
 8004792:	22b0      	movs	r2, #176	@ 0xb0
 8004794:	0092      	lsls	r2, r2, #2
 8004796:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004798:	000c      	movs	r4, r1
 800479a:	193b      	adds	r3, r7, r4
 800479c:	2202      	movs	r2, #2
 800479e:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80047a0:	193b      	adds	r3, r7, r4
 80047a2:	2200      	movs	r2, #0
 80047a4:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80047a6:	193b      	adds	r3, r7, r4
 80047a8:	2200      	movs	r2, #0
 80047aa:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 80047ac:	193b      	adds	r3, r7, r4
 80047ae:	2200      	movs	r2, #0
 80047b0:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80047b2:	193b      	adds	r3, r7, r4
 80047b4:	4a4d      	ldr	r2, [pc, #308]	@ (80048ec <HAL_TIM_Base_MspInit+0x1dc>)
 80047b6:	0019      	movs	r1, r3
 80047b8:	0010      	movs	r0, r2
 80047ba:	f001 f979 	bl	8005ab0 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 80047be:	0021      	movs	r1, r4
 80047c0:	187b      	adds	r3, r7, r1
 80047c2:	2280      	movs	r2, #128	@ 0x80
 80047c4:	0052      	lsls	r2, r2, #1
 80047c6:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80047c8:	187b      	adds	r3, r7, r1
 80047ca:	2202      	movs	r2, #2
 80047cc:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80047ce:	187b      	adds	r3, r7, r1
 80047d0:	2200      	movs	r2, #0
 80047d2:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80047d4:	187b      	adds	r3, r7, r1
 80047d6:	2200      	movs	r2, #0
 80047d8:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_TIM3;
 80047da:	187b      	adds	r3, r7, r1
 80047dc:	2200      	movs	r2, #0
 80047de:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80047e0:	187b      	adds	r3, r7, r1
 80047e2:	4a42      	ldr	r2, [pc, #264]	@ (80048ec <HAL_TIM_Base_MspInit+0x1dc>)
 80047e4:	0019      	movs	r1, r3
 80047e6:	0010      	movs	r0, r2
 80047e8:	f001 f962 	bl	8005ab0 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 80047ec:	2200      	movs	r2, #0
 80047ee:	2100      	movs	r1, #0
 80047f0:	2010      	movs	r0, #16
 80047f2:	f000 ff15 	bl	8005620 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 80047f6:	2010      	movs	r0, #16
 80047f8:	f000 ff27 	bl	800564a <HAL_NVIC_EnableIRQ>
}
 80047fc:	e06c      	b.n	80048d8 <HAL_TIM_Base_MspInit+0x1c8>
  else if(tim_baseHandle->Instance==TIM6)
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	681b      	ldr	r3, [r3, #0]
 8004802:	4a3b      	ldr	r2, [pc, #236]	@ (80048f0 <HAL_TIM_Base_MspInit+0x1e0>)
 8004804:	4293      	cmp	r3, r2
 8004806:	d114      	bne.n	8004832 <HAL_TIM_Base_MspInit+0x122>
    __HAL_RCC_TIM6_CLK_ENABLE();
 8004808:	4b36      	ldr	r3, [pc, #216]	@ (80048e4 <HAL_TIM_Base_MspInit+0x1d4>)
 800480a:	69da      	ldr	r2, [r3, #28]
 800480c:	4b35      	ldr	r3, [pc, #212]	@ (80048e4 <HAL_TIM_Base_MspInit+0x1d4>)
 800480e:	2110      	movs	r1, #16
 8004810:	430a      	orrs	r2, r1
 8004812:	61da      	str	r2, [r3, #28]
 8004814:	4b33      	ldr	r3, [pc, #204]	@ (80048e4 <HAL_TIM_Base_MspInit+0x1d4>)
 8004816:	69db      	ldr	r3, [r3, #28]
 8004818:	2210      	movs	r2, #16
 800481a:	4013      	ands	r3, r2
 800481c:	617b      	str	r3, [r7, #20]
 800481e:	697b      	ldr	r3, [r7, #20]
    HAL_NVIC_SetPriority(TIM6_IRQn, 2, 0);
 8004820:	2200      	movs	r2, #0
 8004822:	2102      	movs	r1, #2
 8004824:	2011      	movs	r0, #17
 8004826:	f000 fefb 	bl	8005620 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_IRQn);
 800482a:	2011      	movs	r0, #17
 800482c:	f000 ff0d 	bl	800564a <HAL_NVIC_EnableIRQ>
}
 8004830:	e052      	b.n	80048d8 <HAL_TIM_Base_MspInit+0x1c8>
  else if(tim_baseHandle->Instance==TIM14)
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	681b      	ldr	r3, [r3, #0]
 8004836:	4a2f      	ldr	r2, [pc, #188]	@ (80048f4 <HAL_TIM_Base_MspInit+0x1e4>)
 8004838:	4293      	cmp	r3, r2
 800483a:	d116      	bne.n	800486a <HAL_TIM_Base_MspInit+0x15a>
    __HAL_RCC_TIM14_CLK_ENABLE();
 800483c:	4b29      	ldr	r3, [pc, #164]	@ (80048e4 <HAL_TIM_Base_MspInit+0x1d4>)
 800483e:	69da      	ldr	r2, [r3, #28]
 8004840:	4b28      	ldr	r3, [pc, #160]	@ (80048e4 <HAL_TIM_Base_MspInit+0x1d4>)
 8004842:	2180      	movs	r1, #128	@ 0x80
 8004844:	0049      	lsls	r1, r1, #1
 8004846:	430a      	orrs	r2, r1
 8004848:	61da      	str	r2, [r3, #28]
 800484a:	4b26      	ldr	r3, [pc, #152]	@ (80048e4 <HAL_TIM_Base_MspInit+0x1d4>)
 800484c:	69da      	ldr	r2, [r3, #28]
 800484e:	2380      	movs	r3, #128	@ 0x80
 8004850:	005b      	lsls	r3, r3, #1
 8004852:	4013      	ands	r3, r2
 8004854:	613b      	str	r3, [r7, #16]
 8004856:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM14_IRQn, 1, 0);
 8004858:	2200      	movs	r2, #0
 800485a:	2101      	movs	r1, #1
 800485c:	2013      	movs	r0, #19
 800485e:	f000 fedf 	bl	8005620 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM14_IRQn);
 8004862:	2013      	movs	r0, #19
 8004864:	f000 fef1 	bl	800564a <HAL_NVIC_EnableIRQ>
}
 8004868:	e036      	b.n	80048d8 <HAL_TIM_Base_MspInit+0x1c8>
  else if(tim_baseHandle->Instance==TIM15)
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	681b      	ldr	r3, [r3, #0]
 800486e:	4a22      	ldr	r2, [pc, #136]	@ (80048f8 <HAL_TIM_Base_MspInit+0x1e8>)
 8004870:	4293      	cmp	r3, r2
 8004872:	d116      	bne.n	80048a2 <HAL_TIM_Base_MspInit+0x192>
    __HAL_RCC_TIM15_CLK_ENABLE();
 8004874:	4b1b      	ldr	r3, [pc, #108]	@ (80048e4 <HAL_TIM_Base_MspInit+0x1d4>)
 8004876:	699a      	ldr	r2, [r3, #24]
 8004878:	4b1a      	ldr	r3, [pc, #104]	@ (80048e4 <HAL_TIM_Base_MspInit+0x1d4>)
 800487a:	2180      	movs	r1, #128	@ 0x80
 800487c:	0249      	lsls	r1, r1, #9
 800487e:	430a      	orrs	r2, r1
 8004880:	619a      	str	r2, [r3, #24]
 8004882:	4b18      	ldr	r3, [pc, #96]	@ (80048e4 <HAL_TIM_Base_MspInit+0x1d4>)
 8004884:	699a      	ldr	r2, [r3, #24]
 8004886:	2380      	movs	r3, #128	@ 0x80
 8004888:	025b      	lsls	r3, r3, #9
 800488a:	4013      	ands	r3, r2
 800488c:	60fb      	str	r3, [r7, #12]
 800488e:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM15_IRQn, 2, 0);
 8004890:	2200      	movs	r2, #0
 8004892:	2102      	movs	r1, #2
 8004894:	2014      	movs	r0, #20
 8004896:	f000 fec3 	bl	8005620 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM15_IRQn);
 800489a:	2014      	movs	r0, #20
 800489c:	f000 fed5 	bl	800564a <HAL_NVIC_EnableIRQ>
}
 80048a0:	e01a      	b.n	80048d8 <HAL_TIM_Base_MspInit+0x1c8>
  else if(tim_baseHandle->Instance==TIM16)
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	681b      	ldr	r3, [r3, #0]
 80048a6:	4a15      	ldr	r2, [pc, #84]	@ (80048fc <HAL_TIM_Base_MspInit+0x1ec>)
 80048a8:	4293      	cmp	r3, r2
 80048aa:	d115      	bne.n	80048d8 <HAL_TIM_Base_MspInit+0x1c8>
    __HAL_RCC_TIM16_CLK_ENABLE();
 80048ac:	4b0d      	ldr	r3, [pc, #52]	@ (80048e4 <HAL_TIM_Base_MspInit+0x1d4>)
 80048ae:	699a      	ldr	r2, [r3, #24]
 80048b0:	4b0c      	ldr	r3, [pc, #48]	@ (80048e4 <HAL_TIM_Base_MspInit+0x1d4>)
 80048b2:	2180      	movs	r1, #128	@ 0x80
 80048b4:	0289      	lsls	r1, r1, #10
 80048b6:	430a      	orrs	r2, r1
 80048b8:	619a      	str	r2, [r3, #24]
 80048ba:	4b0a      	ldr	r3, [pc, #40]	@ (80048e4 <HAL_TIM_Base_MspInit+0x1d4>)
 80048bc:	699a      	ldr	r2, [r3, #24]
 80048be:	2380      	movs	r3, #128	@ 0x80
 80048c0:	029b      	lsls	r3, r3, #10
 80048c2:	4013      	ands	r3, r2
 80048c4:	60bb      	str	r3, [r7, #8]
 80048c6:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM16_IRQn, 2, 0);
 80048c8:	2200      	movs	r2, #0
 80048ca:	2102      	movs	r1, #2
 80048cc:	2015      	movs	r0, #21
 80048ce:	f000 fea7 	bl	8005620 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM16_IRQn);
 80048d2:	2015      	movs	r0, #21
 80048d4:	f000 feb9 	bl	800564a <HAL_NVIC_EnableIRQ>
}
 80048d8:	46c0      	nop			@ (mov r8, r8)
 80048da:	46bd      	mov	sp, r7
 80048dc:	b00f      	add	sp, #60	@ 0x3c
 80048de:	bd90      	pop	{r4, r7, pc}
 80048e0:	40012c00 	.word	0x40012c00
 80048e4:	40021000 	.word	0x40021000
 80048e8:	40000400 	.word	0x40000400
 80048ec:	48000800 	.word	0x48000800
 80048f0:	40001000 	.word	0x40001000
 80048f4:	40002000 	.word	0x40002000
 80048f8:	40014000 	.word	0x40014000
 80048fc:	40014400 	.word	0x40014400

08004900 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8004900:	b590      	push	{r4, r7, lr}
 8004902:	b089      	sub	sp, #36	@ 0x24
 8004904:	af00      	add	r7, sp, #0
 8004906:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004908:	240c      	movs	r4, #12
 800490a:	193b      	adds	r3, r7, r4
 800490c:	0018      	movs	r0, r3
 800490e:	2314      	movs	r3, #20
 8004910:	001a      	movs	r2, r3
 8004912:	2100      	movs	r1, #0
 8004914:	f006 fe24 	bl	800b560 <memset>
  if(timHandle->Instance==TIM1)
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	681b      	ldr	r3, [r3, #0]
 800491c:	4a16      	ldr	r2, [pc, #88]	@ (8004978 <HAL_TIM_MspPostInit+0x78>)
 800491e:	4293      	cmp	r3, r2
 8004920:	d125      	bne.n	800496e <HAL_TIM_MspPostInit+0x6e>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004922:	4b16      	ldr	r3, [pc, #88]	@ (800497c <HAL_TIM_MspPostInit+0x7c>)
 8004924:	695a      	ldr	r2, [r3, #20]
 8004926:	4b15      	ldr	r3, [pc, #84]	@ (800497c <HAL_TIM_MspPostInit+0x7c>)
 8004928:	2180      	movs	r1, #128	@ 0x80
 800492a:	0289      	lsls	r1, r1, #10
 800492c:	430a      	orrs	r2, r1
 800492e:	615a      	str	r2, [r3, #20]
 8004930:	4b12      	ldr	r3, [pc, #72]	@ (800497c <HAL_TIM_MspPostInit+0x7c>)
 8004932:	695a      	ldr	r2, [r3, #20]
 8004934:	2380      	movs	r3, #128	@ 0x80
 8004936:	029b      	lsls	r3, r3, #10
 8004938:	4013      	ands	r3, r2
 800493a:	60bb      	str	r3, [r7, #8]
 800493c:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    PA10     ------> TIM1_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10;
 800493e:	193b      	adds	r3, r7, r4
 8004940:	22e0      	movs	r2, #224	@ 0xe0
 8004942:	00d2      	lsls	r2, r2, #3
 8004944:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004946:	0021      	movs	r1, r4
 8004948:	187b      	adds	r3, r7, r1
 800494a:	2202      	movs	r2, #2
 800494c:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800494e:	187b      	adds	r3, r7, r1
 8004950:	2200      	movs	r2, #0
 8004952:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004954:	187b      	adds	r3, r7, r1
 8004956:	2200      	movs	r2, #0
 8004958:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 800495a:	187b      	adds	r3, r7, r1
 800495c:	2202      	movs	r2, #2
 800495e:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004960:	187a      	adds	r2, r7, r1
 8004962:	2390      	movs	r3, #144	@ 0x90
 8004964:	05db      	lsls	r3, r3, #23
 8004966:	0011      	movs	r1, r2
 8004968:	0018      	movs	r0, r3
 800496a:	f001 f8a1 	bl	8005ab0 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 800496e:	46c0      	nop			@ (mov r8, r8)
 8004970:	46bd      	mov	sp, r7
 8004972:	b009      	add	sp, #36	@ 0x24
 8004974:	bd90      	pop	{r4, r7, pc}
 8004976:	46c0      	nop			@ (mov r8, r8)
 8004978:	40012c00 	.word	0x40012c00
 800497c:	40021000 	.word	0x40021000

08004980 <delay_us>:

/* USER CODE BEGIN 1 */


void delay_us(uint16_t us)
{
 8004980:	b580      	push	{r7, lr}
 8004982:	b082      	sub	sp, #8
 8004984:	af00      	add	r7, sp, #0
 8004986:	0002      	movs	r2, r0
 8004988:	1dbb      	adds	r3, r7, #6
 800498a:	801a      	strh	r2, [r3, #0]
	us = 0xffff - us-10;
 800498c:	1dbb      	adds	r3, r7, #6
 800498e:	1dba      	adds	r2, r7, #6
 8004990:	8812      	ldrh	r2, [r2, #0]
 8004992:	210b      	movs	r1, #11
 8004994:	4249      	negs	r1, r1
 8004996:	1a8a      	subs	r2, r1, r2
 8004998:	801a      	strh	r2, [r3, #0]
	__HAL_TIM_SET_COUNTER(&htim15, us);//the auto reload is set to 65535
 800499a:	4b0e      	ldr	r3, [pc, #56]	@ (80049d4 <delay_us+0x54>)
 800499c:	681b      	ldr	r3, [r3, #0]
 800499e:	1dba      	adds	r2, r7, #6
 80049a0:	8812      	ldrh	r2, [r2, #0]
 80049a2:	625a      	str	r2, [r3, #36]	@ 0x24
	HAL_TIM_Base_Start(&htim15);
 80049a4:	4b0b      	ldr	r3, [pc, #44]	@ (80049d4 <delay_us+0x54>)
 80049a6:	0018      	movs	r0, r3
 80049a8:	f001 ffc4 	bl	8006934 <HAL_TIM_Base_Start>
	while(us<0xffff-10)
 80049ac:	e004      	b.n	80049b8 <delay_us+0x38>
	{
		us = __HAL_TIM_GET_COUNTER(&htim15);
 80049ae:	4b09      	ldr	r3, [pc, #36]	@ (80049d4 <delay_us+0x54>)
 80049b0:	681b      	ldr	r3, [r3, #0]
 80049b2:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80049b4:	1dbb      	adds	r3, r7, #6
 80049b6:	801a      	strh	r2, [r3, #0]
	while(us<0xffff-10)
 80049b8:	1dbb      	adds	r3, r7, #6
 80049ba:	881b      	ldrh	r3, [r3, #0]
 80049bc:	4a06      	ldr	r2, [pc, #24]	@ (80049d8 <delay_us+0x58>)
 80049be:	4293      	cmp	r3, r2
 80049c0:	d9f5      	bls.n	80049ae <delay_us+0x2e>
	}
	HAL_TIM_Base_Stop(&htim15);
 80049c2:	4b04      	ldr	r3, [pc, #16]	@ (80049d4 <delay_us+0x54>)
 80049c4:	0018      	movs	r0, r3
 80049c6:	f001 fff9 	bl	80069bc <HAL_TIM_Base_Stop>
}
 80049ca:	46c0      	nop			@ (mov r8, r8)
 80049cc:	46bd      	mov	sp, r7
 80049ce:	b002      	add	sp, #8
 80049d0:	bd80      	pop	{r7, pc}
 80049d2:	46c0      	nop			@ (mov r8, r8)
 80049d4:	20000438 	.word	0x20000438
 80049d8:	0000fff4 	.word	0x0000fff4

080049dc <delay_ms>:

void delay_ms(uint32_t delay)
{
 80049dc:	b580      	push	{r7, lr}
 80049de:	b084      	sub	sp, #16
 80049e0:	af00      	add	r7, sp, #0
 80049e2:	6078      	str	r0, [r7, #4]
	uint32_t tick_start;
	tick_start = HAL_GetTick();
 80049e4:	f000 f996 	bl	8004d14 <HAL_GetTick>
 80049e8:	0003      	movs	r3, r0
 80049ea:	60fb      	str	r3, [r7, #12]
	while((HAL_GetTick()-tick_start)<delay)
 80049ec:	e000      	b.n	80049f0 <delay_ms+0x14>
		__NOP();
 80049ee:	46c0      	nop			@ (mov r8, r8)
	while((HAL_GetTick()-tick_start)<delay)
 80049f0:	f000 f990 	bl	8004d14 <HAL_GetTick>
 80049f4:	0002      	movs	r2, r0
 80049f6:	68fb      	ldr	r3, [r7, #12]
 80049f8:	1ad3      	subs	r3, r2, r3
 80049fa:	687a      	ldr	r2, [r7, #4]
 80049fc:	429a      	cmp	r2, r3
 80049fe:	d8f6      	bhi.n	80049ee <delay_ms+0x12>
}
 8004a00:	46c0      	nop			@ (mov r8, r8)
 8004a02:	46c0      	nop			@ (mov r8, r8)
 8004a04:	46bd      	mov	sp, r7
 8004a06:	b004      	add	sp, #16
 8004a08:	bd80      	pop	{r7, pc}
	...

08004a0c <MX_USART1_UART_Init>:
DMA_HandleTypeDef hdma_usart1_tx;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8004a0c:	b580      	push	{r7, lr}
 8004a0e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8004a10:	4b16      	ldr	r3, [pc, #88]	@ (8004a6c <MX_USART1_UART_Init+0x60>)
 8004a12:	4a17      	ldr	r2, [pc, #92]	@ (8004a70 <MX_USART1_UART_Init+0x64>)
 8004a14:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8004a16:	4b15      	ldr	r3, [pc, #84]	@ (8004a6c <MX_USART1_UART_Init+0x60>)
 8004a18:	22e1      	movs	r2, #225	@ 0xe1
 8004a1a:	0252      	lsls	r2, r2, #9
 8004a1c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8004a1e:	4b13      	ldr	r3, [pc, #76]	@ (8004a6c <MX_USART1_UART_Init+0x60>)
 8004a20:	2200      	movs	r2, #0
 8004a22:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8004a24:	4b11      	ldr	r3, [pc, #68]	@ (8004a6c <MX_USART1_UART_Init+0x60>)
 8004a26:	2200      	movs	r2, #0
 8004a28:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8004a2a:	4b10      	ldr	r3, [pc, #64]	@ (8004a6c <MX_USART1_UART_Init+0x60>)
 8004a2c:	2200      	movs	r2, #0
 8004a2e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8004a30:	4b0e      	ldr	r3, [pc, #56]	@ (8004a6c <MX_USART1_UART_Init+0x60>)
 8004a32:	220c      	movs	r2, #12
 8004a34:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8004a36:	4b0d      	ldr	r3, [pc, #52]	@ (8004a6c <MX_USART1_UART_Init+0x60>)
 8004a38:	2200      	movs	r2, #0
 8004a3a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8004a3c:	4b0b      	ldr	r3, [pc, #44]	@ (8004a6c <MX_USART1_UART_Init+0x60>)
 8004a3e:	2200      	movs	r2, #0
 8004a40:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8004a42:	4b0a      	ldr	r3, [pc, #40]	@ (8004a6c <MX_USART1_UART_Init+0x60>)
 8004a44:	2200      	movs	r2, #0
 8004a46:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_SWAP_INIT;
 8004a48:	4b08      	ldr	r3, [pc, #32]	@ (8004a6c <MX_USART1_UART_Init+0x60>)
 8004a4a:	2208      	movs	r2, #8
 8004a4c:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.Swap = UART_ADVFEATURE_SWAP_ENABLE;
 8004a4e:	4b07      	ldr	r3, [pc, #28]	@ (8004a6c <MX_USART1_UART_Init+0x60>)
 8004a50:	2280      	movs	r2, #128	@ 0x80
 8004a52:	0212      	lsls	r2, r2, #8
 8004a54:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8004a56:	4b05      	ldr	r3, [pc, #20]	@ (8004a6c <MX_USART1_UART_Init+0x60>)
 8004a58:	0018      	movs	r0, r3
 8004a5a:	f003 fabb 	bl	8007fd4 <HAL_UART_Init>
 8004a5e:	1e03      	subs	r3, r0, #0
 8004a60:	d001      	beq.n	8004a66 <MX_USART1_UART_Init+0x5a>
  {
    Error_Handler();
 8004a62:	f7fe fa1f 	bl	8002ea4 <Error_Handler>
  {
    Error_Handler();
  }*/
  /* USER CODE END USART1_Init 2 */

}
 8004a66:	46c0      	nop			@ (mov r8, r8)
 8004a68:	46bd      	mov	sp, r7
 8004a6a:	bd80      	pop	{r7, pc}
 8004a6c:	200006cc 	.word	0x200006cc
 8004a70:	40013800 	.word	0x40013800

08004a74 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8004a74:	b590      	push	{r4, r7, lr}
 8004a76:	b08b      	sub	sp, #44	@ 0x2c
 8004a78:	af00      	add	r7, sp, #0
 8004a7a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004a7c:	2414      	movs	r4, #20
 8004a7e:	193b      	adds	r3, r7, r4
 8004a80:	0018      	movs	r0, r3
 8004a82:	2314      	movs	r3, #20
 8004a84:	001a      	movs	r2, r3
 8004a86:	2100      	movs	r1, #0
 8004a88:	f006 fd6a 	bl	800b560 <memset>
  if(uartHandle->Instance==USART1)
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	681b      	ldr	r3, [r3, #0]
 8004a90:	4a33      	ldr	r2, [pc, #204]	@ (8004b60 <HAL_UART_MspInit+0xec>)
 8004a92:	4293      	cmp	r3, r2
 8004a94:	d15f      	bne.n	8004b56 <HAL_UART_MspInit+0xe2>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8004a96:	4b33      	ldr	r3, [pc, #204]	@ (8004b64 <HAL_UART_MspInit+0xf0>)
 8004a98:	699a      	ldr	r2, [r3, #24]
 8004a9a:	4b32      	ldr	r3, [pc, #200]	@ (8004b64 <HAL_UART_MspInit+0xf0>)
 8004a9c:	2180      	movs	r1, #128	@ 0x80
 8004a9e:	01c9      	lsls	r1, r1, #7
 8004aa0:	430a      	orrs	r2, r1
 8004aa2:	619a      	str	r2, [r3, #24]
 8004aa4:	4b2f      	ldr	r3, [pc, #188]	@ (8004b64 <HAL_UART_MspInit+0xf0>)
 8004aa6:	699a      	ldr	r2, [r3, #24]
 8004aa8:	2380      	movs	r3, #128	@ 0x80
 8004aaa:	01db      	lsls	r3, r3, #7
 8004aac:	4013      	ands	r3, r2
 8004aae:	613b      	str	r3, [r7, #16]
 8004ab0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004ab2:	4b2c      	ldr	r3, [pc, #176]	@ (8004b64 <HAL_UART_MspInit+0xf0>)
 8004ab4:	695a      	ldr	r2, [r3, #20]
 8004ab6:	4b2b      	ldr	r3, [pc, #172]	@ (8004b64 <HAL_UART_MspInit+0xf0>)
 8004ab8:	2180      	movs	r1, #128	@ 0x80
 8004aba:	02c9      	lsls	r1, r1, #11
 8004abc:	430a      	orrs	r2, r1
 8004abe:	615a      	str	r2, [r3, #20]
 8004ac0:	4b28      	ldr	r3, [pc, #160]	@ (8004b64 <HAL_UART_MspInit+0xf0>)
 8004ac2:	695a      	ldr	r2, [r3, #20]
 8004ac4:	2380      	movs	r3, #128	@ 0x80
 8004ac6:	02db      	lsls	r3, r3, #11
 8004ac8:	4013      	ands	r3, r2
 8004aca:	60fb      	str	r3, [r7, #12]
 8004acc:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8004ace:	0021      	movs	r1, r4
 8004ad0:	187b      	adds	r3, r7, r1
 8004ad2:	22c0      	movs	r2, #192	@ 0xc0
 8004ad4:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004ad6:	187b      	adds	r3, r7, r1
 8004ad8:	2202      	movs	r2, #2
 8004ada:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004adc:	187b      	adds	r3, r7, r1
 8004ade:	2200      	movs	r2, #0
 8004ae0:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8004ae2:	187b      	adds	r3, r7, r1
 8004ae4:	2203      	movs	r2, #3
 8004ae6:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_USART1;
 8004ae8:	187b      	adds	r3, r7, r1
 8004aea:	2200      	movs	r2, #0
 8004aec:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004aee:	187b      	adds	r3, r7, r1
 8004af0:	4a1d      	ldr	r2, [pc, #116]	@ (8004b68 <HAL_UART_MspInit+0xf4>)
 8004af2:	0019      	movs	r1, r3
 8004af4:	0010      	movs	r0, r2
 8004af6:	f000 ffdb 	bl	8005ab0 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA1_Channel2;
 8004afa:	4b1c      	ldr	r3, [pc, #112]	@ (8004b6c <HAL_UART_MspInit+0xf8>)
 8004afc:	4a1c      	ldr	r2, [pc, #112]	@ (8004b70 <HAL_UART_MspInit+0xfc>)
 8004afe:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8004b00:	4b1a      	ldr	r3, [pc, #104]	@ (8004b6c <HAL_UART_MspInit+0xf8>)
 8004b02:	2210      	movs	r2, #16
 8004b04:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004b06:	4b19      	ldr	r3, [pc, #100]	@ (8004b6c <HAL_UART_MspInit+0xf8>)
 8004b08:	2200      	movs	r2, #0
 8004b0a:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8004b0c:	4b17      	ldr	r3, [pc, #92]	@ (8004b6c <HAL_UART_MspInit+0xf8>)
 8004b0e:	2280      	movs	r2, #128	@ 0x80
 8004b10:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8004b12:	4b16      	ldr	r3, [pc, #88]	@ (8004b6c <HAL_UART_MspInit+0xf8>)
 8004b14:	2200      	movs	r2, #0
 8004b16:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8004b18:	4b14      	ldr	r3, [pc, #80]	@ (8004b6c <HAL_UART_MspInit+0xf8>)
 8004b1a:	2200      	movs	r2, #0
 8004b1c:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 8004b1e:	4b13      	ldr	r3, [pc, #76]	@ (8004b6c <HAL_UART_MspInit+0xf8>)
 8004b20:	2200      	movs	r2, #0
 8004b22:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8004b24:	4b11      	ldr	r3, [pc, #68]	@ (8004b6c <HAL_UART_MspInit+0xf8>)
 8004b26:	2200      	movs	r2, #0
 8004b28:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 8004b2a:	4b10      	ldr	r3, [pc, #64]	@ (8004b6c <HAL_UART_MspInit+0xf8>)
 8004b2c:	0018      	movs	r0, r3
 8004b2e:	f000 fda9 	bl	8005684 <HAL_DMA_Init>
 8004b32:	1e03      	subs	r3, r0, #0
 8004b34:	d001      	beq.n	8004b3a <HAL_UART_MspInit+0xc6>
    {
      Error_Handler();
 8004b36:	f7fe f9b5 	bl	8002ea4 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart1_tx);
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	4a0b      	ldr	r2, [pc, #44]	@ (8004b6c <HAL_UART_MspInit+0xf8>)
 8004b3e:	671a      	str	r2, [r3, #112]	@ 0x70
 8004b40:	4b0a      	ldr	r3, [pc, #40]	@ (8004b6c <HAL_UART_MspInit+0xf8>)
 8004b42:	687a      	ldr	r2, [r7, #4]
 8004b44:	625a      	str	r2, [r3, #36]	@ 0x24

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 1, 0);
 8004b46:	2200      	movs	r2, #0
 8004b48:	2101      	movs	r1, #1
 8004b4a:	201b      	movs	r0, #27
 8004b4c:	f000 fd68 	bl	8005620 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8004b50:	201b      	movs	r0, #27
 8004b52:	f000 fd7a 	bl	800564a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8004b56:	46c0      	nop			@ (mov r8, r8)
 8004b58:	46bd      	mov	sp, r7
 8004b5a:	b00b      	add	sp, #44	@ 0x2c
 8004b5c:	bd90      	pop	{r4, r7, pc}
 8004b5e:	46c0      	nop			@ (mov r8, r8)
 8004b60:	40013800 	.word	0x40013800
 8004b64:	40021000 	.word	0x40021000
 8004b68:	48000400 	.word	0x48000400
 8004b6c:	20000754 	.word	0x20000754
 8004b70:	4002001c 	.word	0x4002001c

08004b74 <BT_PWM_handle>:
  }
}

/* USER CODE BEGIN 1 */
void BT_PWM_handle(char flag)
{
 8004b74:	b580      	push	{r7, lr}
 8004b76:	b082      	sub	sp, #8
 8004b78:	af00      	add	r7, sp, #0
 8004b7a:	0002      	movs	r2, r0
 8004b7c:	1dfb      	adds	r3, r7, #7
 8004b7e:	701a      	strb	r2, [r3, #0]
	static signed char ch1=0;
	if(flag == TURE)
 8004b80:	1dfb      	adds	r3, r7, #7
 8004b82:	781b      	ldrb	r3, [r3, #0]
 8004b84:	2b01      	cmp	r3, #1
 8004b86:	d110      	bne.n	8004baa <BT_PWM_handle+0x36>
	{
		ch1 = ch1+1>=10? 10:ch1+1;
 8004b88:	4b1e      	ldr	r3, [pc, #120]	@ (8004c04 <BT_PWM_handle+0x90>)
 8004b8a:	781b      	ldrb	r3, [r3, #0]
 8004b8c:	b25b      	sxtb	r3, r3
 8004b8e:	2b08      	cmp	r3, #8
 8004b90:	dc07      	bgt.n	8004ba2 <BT_PWM_handle+0x2e>
 8004b92:	4b1c      	ldr	r3, [pc, #112]	@ (8004c04 <BT_PWM_handle+0x90>)
 8004b94:	781b      	ldrb	r3, [r3, #0]
 8004b96:	b25b      	sxtb	r3, r3
 8004b98:	b2db      	uxtb	r3, r3
 8004b9a:	3301      	adds	r3, #1
 8004b9c:	b2db      	uxtb	r3, r3
 8004b9e:	b25a      	sxtb	r2, r3
 8004ba0:	e000      	b.n	8004ba4 <BT_PWM_handle+0x30>
 8004ba2:	220a      	movs	r2, #10
 8004ba4:	4b17      	ldr	r3, [pc, #92]	@ (8004c04 <BT_PWM_handle+0x90>)
 8004ba6:	701a      	strb	r2, [r3, #0]
 8004ba8:	e00f      	b.n	8004bca <BT_PWM_handle+0x56>
	}
	else
	{
		ch1 = ch1-1<=0?0:ch1-1;
 8004baa:	4b16      	ldr	r3, [pc, #88]	@ (8004c04 <BT_PWM_handle+0x90>)
 8004bac:	781b      	ldrb	r3, [r3, #0]
 8004bae:	b25b      	sxtb	r3, r3
 8004bb0:	2b01      	cmp	r3, #1
 8004bb2:	dd07      	ble.n	8004bc4 <BT_PWM_handle+0x50>
 8004bb4:	4b13      	ldr	r3, [pc, #76]	@ (8004c04 <BT_PWM_handle+0x90>)
 8004bb6:	781b      	ldrb	r3, [r3, #0]
 8004bb8:	b25b      	sxtb	r3, r3
 8004bba:	b2db      	uxtb	r3, r3
 8004bbc:	3b01      	subs	r3, #1
 8004bbe:	b2db      	uxtb	r3, r3
 8004bc0:	b25a      	sxtb	r2, r3
 8004bc2:	e000      	b.n	8004bc6 <BT_PWM_handle+0x52>
 8004bc4:	2200      	movs	r2, #0
 8004bc6:	4b0f      	ldr	r3, [pc, #60]	@ (8004c04 <BT_PWM_handle+0x90>)
 8004bc8:	701a      	strb	r2, [r3, #0]
	}
	__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, ch1);
 8004bca:	4b0e      	ldr	r3, [pc, #56]	@ (8004c04 <BT_PWM_handle+0x90>)
 8004bcc:	2200      	movs	r2, #0
 8004bce:	569a      	ldrsb	r2, [r3, r2]
 8004bd0:	4b0d      	ldr	r3, [pc, #52]	@ (8004c08 <BT_PWM_handle+0x94>)
 8004bd2:	681b      	ldr	r3, [r3, #0]
 8004bd4:	635a      	str	r2, [r3, #52]	@ 0x34
	__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, ch1);
 8004bd6:	4b0b      	ldr	r3, [pc, #44]	@ (8004c04 <BT_PWM_handle+0x90>)
 8004bd8:	2200      	movs	r2, #0
 8004bda:	569a      	ldrsb	r2, [r3, r2]
 8004bdc:	4b0a      	ldr	r3, [pc, #40]	@ (8004c08 <BT_PWM_handle+0x94>)
 8004bde:	681b      	ldr	r3, [r3, #0]
 8004be0:	639a      	str	r2, [r3, #56]	@ 0x38
	__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_3, ch1);
 8004be2:	4b08      	ldr	r3, [pc, #32]	@ (8004c04 <BT_PWM_handle+0x90>)
 8004be4:	2200      	movs	r2, #0
 8004be6:	569a      	ldrsb	r2, [r3, r2]
 8004be8:	4b07      	ldr	r3, [pc, #28]	@ (8004c08 <BT_PWM_handle+0x94>)
 8004bea:	681b      	ldr	r3, [r3, #0]
 8004bec:	63da      	str	r2, [r3, #60]	@ 0x3c
	__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_4, ch1);
 8004bee:	4b05      	ldr	r3, [pc, #20]	@ (8004c04 <BT_PWM_handle+0x90>)
 8004bf0:	2200      	movs	r2, #0
 8004bf2:	569a      	ldrsb	r2, [r3, r2]
 8004bf4:	4b04      	ldr	r3, [pc, #16]	@ (8004c08 <BT_PWM_handle+0x94>)
 8004bf6:	681b      	ldr	r3, [r3, #0]
 8004bf8:	641a      	str	r2, [r3, #64]	@ 0x40
}
 8004bfa:	46c0      	nop			@ (mov r8, r8)
 8004bfc:	46bd      	mov	sp, r7
 8004bfe:	b002      	add	sp, #8
 8004c00:	bd80      	pop	{r7, pc}
 8004c02:	46c0      	nop			@ (mov r8, r8)
 8004c04:	20000798 	.word	0x20000798
 8004c08:	20000360 	.word	0x20000360

08004c0c <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8004c0c:	480d      	ldr	r0, [pc, #52]	@ (8004c44 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8004c0e:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8004c10:	f7ff fb2a 	bl	8004268 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8004c14:	480c      	ldr	r0, [pc, #48]	@ (8004c48 <LoopForever+0x6>)
  ldr r1, =_edata
 8004c16:	490d      	ldr	r1, [pc, #52]	@ (8004c4c <LoopForever+0xa>)
  ldr r2, =_sidata
 8004c18:	4a0d      	ldr	r2, [pc, #52]	@ (8004c50 <LoopForever+0xe>)
  movs r3, #0
 8004c1a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8004c1c:	e002      	b.n	8004c24 <LoopCopyDataInit>

08004c1e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8004c1e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8004c20:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8004c22:	3304      	adds	r3, #4

08004c24 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8004c24:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8004c26:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8004c28:	d3f9      	bcc.n	8004c1e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8004c2a:	4a0a      	ldr	r2, [pc, #40]	@ (8004c54 <LoopForever+0x12>)
  ldr r4, =_ebss
 8004c2c:	4c0a      	ldr	r4, [pc, #40]	@ (8004c58 <LoopForever+0x16>)
  movs r3, #0
 8004c2e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8004c30:	e001      	b.n	8004c36 <LoopFillZerobss>

08004c32 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8004c32:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8004c34:	3204      	adds	r2, #4

08004c36 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8004c36:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8004c38:	d3fb      	bcc.n	8004c32 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8004c3a:	f006 fd03 	bl	800b644 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8004c3e:	f7fd ff85 	bl	8002b4c <main>

08004c42 <LoopForever>:

LoopForever:
    b LoopForever
 8004c42:	e7fe      	b.n	8004c42 <LoopForever>
  ldr   r0, =_estack
 8004c44:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 8004c48:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8004c4c:	20000204 	.word	0x20000204
  ldr r2, =_sidata
 8004c50:	0800ef5c 	.word	0x0800ef5c
  ldr r2, =_sbss
 8004c54:	20000204 	.word	0x20000204
  ldr r4, =_ebss
 8004c58:	200008ec 	.word	0x200008ec

08004c5c <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8004c5c:	e7fe      	b.n	8004c5c <ADC1_IRQHandler>
	...

08004c60 <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004c60:	b580      	push	{r7, lr}
 8004c62:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8004c64:	4b07      	ldr	r3, [pc, #28]	@ (8004c84 <HAL_Init+0x24>)
 8004c66:	681a      	ldr	r2, [r3, #0]
 8004c68:	4b06      	ldr	r3, [pc, #24]	@ (8004c84 <HAL_Init+0x24>)
 8004c6a:	2110      	movs	r1, #16
 8004c6c:	430a      	orrs	r2, r1
 8004c6e:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 8004c70:	2003      	movs	r0, #3
 8004c72:	f000 f809 	bl	8004c88 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8004c76:	f7fe ff9f 	bl	8003bb8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8004c7a:	2300      	movs	r3, #0
}
 8004c7c:	0018      	movs	r0, r3
 8004c7e:	46bd      	mov	sp, r7
 8004c80:	bd80      	pop	{r7, pc}
 8004c82:	46c0      	nop			@ (mov r8, r8)
 8004c84:	40022000 	.word	0x40022000

08004c88 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004c88:	b590      	push	{r4, r7, lr}
 8004c8a:	b083      	sub	sp, #12
 8004c8c:	af00      	add	r7, sp, #0
 8004c8e:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8004c90:	4b14      	ldr	r3, [pc, #80]	@ (8004ce4 <HAL_InitTick+0x5c>)
 8004c92:	681c      	ldr	r4, [r3, #0]
 8004c94:	4b14      	ldr	r3, [pc, #80]	@ (8004ce8 <HAL_InitTick+0x60>)
 8004c96:	781b      	ldrb	r3, [r3, #0]
 8004c98:	0019      	movs	r1, r3
 8004c9a:	23fa      	movs	r3, #250	@ 0xfa
 8004c9c:	0098      	lsls	r0, r3, #2
 8004c9e:	f7fb fa59 	bl	8000154 <__udivsi3>
 8004ca2:	0003      	movs	r3, r0
 8004ca4:	0019      	movs	r1, r3
 8004ca6:	0020      	movs	r0, r4
 8004ca8:	f7fb fa54 	bl	8000154 <__udivsi3>
 8004cac:	0003      	movs	r3, r0
 8004cae:	0018      	movs	r0, r3
 8004cb0:	f000 fcdb 	bl	800566a <HAL_SYSTICK_Config>
 8004cb4:	1e03      	subs	r3, r0, #0
 8004cb6:	d001      	beq.n	8004cbc <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8004cb8:	2301      	movs	r3, #1
 8004cba:	e00f      	b.n	8004cdc <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	2b03      	cmp	r3, #3
 8004cc0:	d80b      	bhi.n	8004cda <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8004cc2:	6879      	ldr	r1, [r7, #4]
 8004cc4:	2301      	movs	r3, #1
 8004cc6:	425b      	negs	r3, r3
 8004cc8:	2200      	movs	r2, #0
 8004cca:	0018      	movs	r0, r3
 8004ccc:	f000 fca8 	bl	8005620 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8004cd0:	4b06      	ldr	r3, [pc, #24]	@ (8004cec <HAL_InitTick+0x64>)
 8004cd2:	687a      	ldr	r2, [r7, #4]
 8004cd4:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
 8004cd6:	2300      	movs	r3, #0
 8004cd8:	e000      	b.n	8004cdc <HAL_InitTick+0x54>
    return HAL_ERROR;
 8004cda:	2301      	movs	r3, #1
}
 8004cdc:	0018      	movs	r0, r3
 8004cde:	46bd      	mov	sp, r7
 8004ce0:	b003      	add	sp, #12
 8004ce2:	bd90      	pop	{r4, r7, pc}
 8004ce4:	20000030 	.word	0x20000030
 8004ce8:	20000038 	.word	0x20000038
 8004cec:	20000034 	.word	0x20000034

08004cf0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004cf0:	b580      	push	{r7, lr}
 8004cf2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8004cf4:	4b05      	ldr	r3, [pc, #20]	@ (8004d0c <HAL_IncTick+0x1c>)
 8004cf6:	781b      	ldrb	r3, [r3, #0]
 8004cf8:	001a      	movs	r2, r3
 8004cfa:	4b05      	ldr	r3, [pc, #20]	@ (8004d10 <HAL_IncTick+0x20>)
 8004cfc:	681b      	ldr	r3, [r3, #0]
 8004cfe:	18d2      	adds	r2, r2, r3
 8004d00:	4b03      	ldr	r3, [pc, #12]	@ (8004d10 <HAL_IncTick+0x20>)
 8004d02:	601a      	str	r2, [r3, #0]
}
 8004d04:	46c0      	nop			@ (mov r8, r8)
 8004d06:	46bd      	mov	sp, r7
 8004d08:	bd80      	pop	{r7, pc}
 8004d0a:	46c0      	nop			@ (mov r8, r8)
 8004d0c:	20000038 	.word	0x20000038
 8004d10:	2000079c 	.word	0x2000079c

08004d14 <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004d14:	b580      	push	{r7, lr}
 8004d16:	af00      	add	r7, sp, #0
  return uwTick;
 8004d18:	4b02      	ldr	r3, [pc, #8]	@ (8004d24 <HAL_GetTick+0x10>)
 8004d1a:	681b      	ldr	r3, [r3, #0]
}
 8004d1c:	0018      	movs	r0, r3
 8004d1e:	46bd      	mov	sp, r7
 8004d20:	bd80      	pop	{r7, pc}
 8004d22:	46c0      	nop			@ (mov r8, r8)
 8004d24:	2000079c 	.word	0x2000079c

08004d28 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8004d28:	b580      	push	{r7, lr}
 8004d2a:	b084      	sub	sp, #16
 8004d2c:	af00      	add	r7, sp, #0
 8004d2e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004d30:	230f      	movs	r3, #15
 8004d32:	18fb      	adds	r3, r7, r3
 8004d34:	2200      	movs	r2, #0
 8004d36:	701a      	strb	r2, [r3, #0]
  uint32_t tmpCFGR1 = 0U;
 8004d38:	2300      	movs	r3, #0
 8004d3a:	60bb      	str	r3, [r7, #8]

  /* Check ADC handle */
  if(hadc == NULL)
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	2b00      	cmp	r3, #0
 8004d40:	d101      	bne.n	8004d46 <HAL_ADC_Init+0x1e>
  {
    return HAL_ERROR;
 8004d42:	2301      	movs	r3, #1
 8004d44:	e125      	b.n	8004f92 <HAL_ADC_Init+0x26a>
  /* Refer to header of this file for more details on clock enabling procedure*/
  
  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  /* - ADC voltage regulator enable                                           */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004d4a:	2b00      	cmp	r3, #0
 8004d4c:	d10a      	bne.n	8004d64 <HAL_ADC_Init+0x3c>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	2200      	movs	r2, #0
 8004d52:	63da      	str	r2, [r3, #60]	@ 0x3c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	2234      	movs	r2, #52	@ 0x34
 8004d58:	2100      	movs	r1, #0
 8004d5a:	5499      	strb	r1, [r3, r2]
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	0018      	movs	r0, r3
 8004d60:	f7fe fc74 	bl	800364c <HAL_ADC_MspInit>
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  /* and if there is no conversion on going on regular group (ADC can be      */ 
  /* enabled anyway, in case of call of this function to update a parameter   */
  /* on the fly).                                                             */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004d68:	2210      	movs	r2, #16
 8004d6a:	4013      	ands	r3, r2
 8004d6c:	d000      	beq.n	8004d70 <HAL_ADC_Init+0x48>
 8004d6e:	e103      	b.n	8004f78 <HAL_ADC_Init+0x250>
 8004d70:	230f      	movs	r3, #15
 8004d72:	18fb      	adds	r3, r7, r3
 8004d74:	781b      	ldrb	r3, [r3, #0]
 8004d76:	2b00      	cmp	r3, #0
 8004d78:	d000      	beq.n	8004d7c <HAL_ADC_Init+0x54>
 8004d7a:	e0fd      	b.n	8004f78 <HAL_ADC_Init+0x250>
      (tmp_hal_status == HAL_OK)                                &&
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	681b      	ldr	r3, [r3, #0]
 8004d80:	689b      	ldr	r3, [r3, #8]
 8004d82:	2204      	movs	r2, #4
 8004d84:	4013      	ands	r3, r2
      (tmp_hal_status == HAL_OK)                                &&
 8004d86:	d000      	beq.n	8004d8a <HAL_ADC_Init+0x62>
 8004d88:	e0f6      	b.n	8004f78 <HAL_ADC_Init+0x250>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004d8e:	4a83      	ldr	r2, [pc, #524]	@ (8004f9c <HAL_ADC_Init+0x274>)
 8004d90:	4013      	ands	r3, r2
 8004d92:	2202      	movs	r2, #2
 8004d94:	431a      	orrs	r2, r3
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	639a      	str	r2, [r3, #56]	@ 0x38
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - ADC clock mode                                                      */
    /*  - ADC clock prescaler                                                 */
    /*  - ADC resolution                                                      */
    if (ADC_IS_ENABLE(hadc) == RESET)
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	681b      	ldr	r3, [r3, #0]
 8004d9e:	689b      	ldr	r3, [r3, #8]
 8004da0:	2203      	movs	r2, #3
 8004da2:	4013      	ands	r3, r2
 8004da4:	2b01      	cmp	r3, #1
 8004da6:	d112      	bne.n	8004dce <HAL_ADC_Init+0xa6>
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	681b      	ldr	r3, [r3, #0]
 8004dac:	681b      	ldr	r3, [r3, #0]
 8004dae:	2201      	movs	r2, #1
 8004db0:	4013      	ands	r3, r2
 8004db2:	2b01      	cmp	r3, #1
 8004db4:	d009      	beq.n	8004dca <HAL_ADC_Init+0xa2>
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	681b      	ldr	r3, [r3, #0]
 8004dba:	68da      	ldr	r2, [r3, #12]
 8004dbc:	2380      	movs	r3, #128	@ 0x80
 8004dbe:	021b      	lsls	r3, r3, #8
 8004dc0:	401a      	ands	r2, r3
 8004dc2:	2380      	movs	r3, #128	@ 0x80
 8004dc4:	021b      	lsls	r3, r3, #8
 8004dc6:	429a      	cmp	r2, r3
 8004dc8:	d101      	bne.n	8004dce <HAL_ADC_Init+0xa6>
 8004dca:	2301      	movs	r3, #1
 8004dcc:	e000      	b.n	8004dd0 <HAL_ADC_Init+0xa8>
 8004dce:	2300      	movs	r3, #0
 8004dd0:	2b00      	cmp	r3, #0
 8004dd2:	d116      	bne.n	8004e02 <HAL_ADC_Init+0xda>
      /* parameters):                                                         */
      /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
      /*     (set into HAL_ADC_ConfigChannel() )                              */
     
      /* Configuration of ADC resolution                                      */
      MODIFY_REG(hadc->Instance->CFGR1,
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	681b      	ldr	r3, [r3, #0]
 8004dd8:	68db      	ldr	r3, [r3, #12]
 8004dda:	2218      	movs	r2, #24
 8004ddc:	4393      	bics	r3, r2
 8004dde:	0019      	movs	r1, r3
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	689a      	ldr	r2, [r3, #8]
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	681b      	ldr	r3, [r3, #0]
 8004de8:	430a      	orrs	r2, r1
 8004dea:	60da      	str	r2, [r3, #12]
                 ADC_CFGR1_RES        ,
                 hadc->Init.Resolution );
      
      /* Configuration of ADC clock mode: clock source AHB or HSI with        */
      /* selectable prescaler                                                 */
      MODIFY_REG(hadc->Instance->CFGR2    ,
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	681b      	ldr	r3, [r3, #0]
 8004df0:	691b      	ldr	r3, [r3, #16]
 8004df2:	009b      	lsls	r3, r3, #2
 8004df4:	0899      	lsrs	r1, r3, #2
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	685a      	ldr	r2, [r3, #4]
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	681b      	ldr	r3, [r3, #0]
 8004dfe:	430a      	orrs	r2, r1
 8004e00:	611a      	str	r2, [r3, #16]
    /*  - external trigger polarity                                           */
    /*  - data alignment                                                      */
    /*  - resolution                                                          */
    /*  - scan direction                                                      */
    /*  - DMA continuous request                                              */
    hadc->Instance->CFGR1 &= ~( ADC_CFGR1_DISCEN  |
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	681b      	ldr	r3, [r3, #0]
 8004e06:	68da      	ldr	r2, [r3, #12]
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	681b      	ldr	r3, [r3, #0]
 8004e0c:	4964      	ldr	r1, [pc, #400]	@ (8004fa0 <HAL_ADC_Init+0x278>)
 8004e0e:	400a      	ands	r2, r1
 8004e10:	60da      	str	r2, [r3, #12]
                                ADC_CFGR1_EXTEN   |
                                ADC_CFGR1_ALIGN   |
                                ADC_CFGR1_SCANDIR |
                                ADC_CFGR1_DMACFG   );

    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	7e1b      	ldrb	r3, [r3, #24]
 8004e16:	039a      	lsls	r2, r3, #14
                 ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)     |
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	7e5b      	ldrb	r3, [r3, #25]
 8004e1c:	03db      	lsls	r3, r3, #15
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8004e1e:	431a      	orrs	r2, r3
                 ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	7e9b      	ldrb	r3, [r3, #26]
 8004e24:	035b      	lsls	r3, r3, #13
                 ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)     |
 8004e26:	431a      	orrs	r2, r3
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                            |
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004e2c:	2b01      	cmp	r3, #1
 8004e2e:	d002      	beq.n	8004e36 <HAL_ADC_Init+0x10e>
 8004e30:	2380      	movs	r3, #128	@ 0x80
 8004e32:	015b      	lsls	r3, r3, #5
 8004e34:	e000      	b.n	8004e38 <HAL_ADC_Init+0x110>
 8004e36:	2300      	movs	r3, #0
                 ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8004e38:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                             |
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	68db      	ldr	r3, [r3, #12]
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                            |
 8004e3e:	431a      	orrs	r2, r3
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                             |
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	691b      	ldr	r3, [r3, #16]
 8004e44:	2b02      	cmp	r3, #2
 8004e46:	d101      	bne.n	8004e4c <HAL_ADC_Init+0x124>
 8004e48:	2304      	movs	r3, #4
 8004e4a:	e000      	b.n	8004e4e <HAL_ADC_Init+0x126>
 8004e4c:	2300      	movs	r3, #0
                 hadc->Init.DataAlign                                             |
 8004e4e:	431a      	orrs	r2, r3
                 ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests)  );
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	2124      	movs	r1, #36	@ 0x24
 8004e54:	5c5b      	ldrb	r3, [r3, r1]
 8004e56:	005b      	lsls	r3, r3, #1
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                             |
 8004e58:	4313      	orrs	r3, r2
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8004e5a:	68ba      	ldr	r2, [r7, #8]
 8004e5c:	4313      	orrs	r3, r2
 8004e5e:	60bb      	str	r3, [r7, #8]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	7edb      	ldrb	r3, [r3, #27]
 8004e64:	2b01      	cmp	r3, #1
 8004e66:	d115      	bne.n	8004e94 <HAL_ADC_Init+0x16c>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	7e9b      	ldrb	r3, [r3, #26]
 8004e6c:	2b00      	cmp	r3, #0
 8004e6e:	d105      	bne.n	8004e7c <HAL_ADC_Init+0x154>
      {
        /* Enable the selected ADC group regular discontinuous mode */
        tmpCFGR1 |= ADC_CFGR1_DISCEN;
 8004e70:	68bb      	ldr	r3, [r7, #8]
 8004e72:	2280      	movs	r2, #128	@ 0x80
 8004e74:	0252      	lsls	r2, r2, #9
 8004e76:	4313      	orrs	r3, r2
 8004e78:	60bb      	str	r3, [r7, #8]
 8004e7a:	e00b      	b.n	8004e94 <HAL_ADC_Init+0x16c>
        /* ADC regular group discontinuous was intended to be enabled,        */
        /* but ADC regular group modes continuous and sequencer discontinuous */
        /* cannot be enabled simultaneously.                                  */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004e80:	2220      	movs	r2, #32
 8004e82:	431a      	orrs	r2, r3
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	639a      	str	r2, [r3, #56]	@ 0x38
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004e8c:	2201      	movs	r2, #1
 8004e8e:	431a      	orrs	r2, r3
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	63da      	str	r2, [r3, #60]	@ 0x3c
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	69da      	ldr	r2, [r3, #28]
 8004e98:	23c2      	movs	r3, #194	@ 0xc2
 8004e9a:	33ff      	adds	r3, #255	@ 0xff
 8004e9c:	429a      	cmp	r2, r3
 8004e9e:	d007      	beq.n	8004eb0 <HAL_ADC_Init+0x188>
    {
      tmpCFGR1 |= ( hadc->Init.ExternalTrigConv    |
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	69da      	ldr	r2, [r3, #28]
                    hadc->Init.ExternalTrigConvEdge );
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	6a1b      	ldr	r3, [r3, #32]
      tmpCFGR1 |= ( hadc->Init.ExternalTrigConv    |
 8004ea8:	4313      	orrs	r3, r2
 8004eaa:	68ba      	ldr	r2, [r7, #8]
 8004eac:	4313      	orrs	r3, r2
 8004eae:	60bb      	str	r3, [r7, #8]
    }
    
    /* Update ADC configuration register with previous settings */
    hadc->Instance->CFGR1 |= tmpCFGR1;
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	681b      	ldr	r3, [r3, #0]
 8004eb4:	68d9      	ldr	r1, [r3, #12]
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	681b      	ldr	r3, [r3, #0]
 8004eba:	68ba      	ldr	r2, [r7, #8]
 8004ebc:	430a      	orrs	r2, r1
 8004ebe:	60da      	str	r2, [r3, #12]
    /* Management of parameters "SamplingTimeCommon" and "SamplingTime"       */
    /* (obsolete): sampling time set in this function if parameter            */
    /*  "SamplingTimeCommon" has been set to a valid sampling time.           */
    /* Otherwise, sampling time is set into ADC channel initialization        */
    /* structure with parameter "SamplingTime" (obsolete).                    */
    if (IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004ec4:	2380      	movs	r3, #128	@ 0x80
 8004ec6:	055b      	lsls	r3, r3, #21
 8004ec8:	429a      	cmp	r2, r3
 8004eca:	d01b      	beq.n	8004f04 <HAL_ADC_Init+0x1dc>
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004ed0:	2b01      	cmp	r3, #1
 8004ed2:	d017      	beq.n	8004f04 <HAL_ADC_Init+0x1dc>
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004ed8:	2b02      	cmp	r3, #2
 8004eda:	d013      	beq.n	8004f04 <HAL_ADC_Init+0x1dc>
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004ee0:	2b03      	cmp	r3, #3
 8004ee2:	d00f      	beq.n	8004f04 <HAL_ADC_Init+0x1dc>
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004ee8:	2b04      	cmp	r3, #4
 8004eea:	d00b      	beq.n	8004f04 <HAL_ADC_Init+0x1dc>
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004ef0:	2b05      	cmp	r3, #5
 8004ef2:	d007      	beq.n	8004f04 <HAL_ADC_Init+0x1dc>
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004ef8:	2b06      	cmp	r3, #6
 8004efa:	d003      	beq.n	8004f04 <HAL_ADC_Init+0x1dc>
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004f00:	2b07      	cmp	r3, #7
 8004f02:	d112      	bne.n	8004f2a <HAL_ADC_Init+0x202>
    {
      /* Channel sampling time configuration */
      /* Clear the old sample time */
      hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	681b      	ldr	r3, [r3, #0]
 8004f08:	695a      	ldr	r2, [r3, #20]
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	681b      	ldr	r3, [r3, #0]
 8004f0e:	2107      	movs	r1, #7
 8004f10:	438a      	bics	r2, r1
 8004f12:	615a      	str	r2, [r3, #20]
      
      /* Set the new sample time */
      hadc->Instance->SMPR |= ADC_SMPR_SET(hadc->Init.SamplingTimeCommon);
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	681b      	ldr	r3, [r3, #0]
 8004f18:	6959      	ldr	r1, [r3, #20]
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004f1e:	2207      	movs	r2, #7
 8004f20:	401a      	ands	r2, r3
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	681b      	ldr	r3, [r3, #0]
 8004f26:	430a      	orrs	r2, r1
 8004f28:	615a      	str	r2, [r3, #20]
    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CFGR1 (excluding analog watchdog configuration: */
    /* set into separate dedicated function, and bits of ADC resolution set   */
    /* out of temporary variable 'tmpCFGR1').                                 */
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	681b      	ldr	r3, [r3, #0]
 8004f2e:	68db      	ldr	r3, [r3, #12]
 8004f30:	4a1c      	ldr	r2, [pc, #112]	@ (8004fa4 <HAL_ADC_Init+0x27c>)
 8004f32:	4013      	ands	r3, r2
 8004f34:	68ba      	ldr	r2, [r7, #8]
 8004f36:	429a      	cmp	r2, r3
 8004f38:	d10b      	bne.n	8004f52 <HAL_ADC_Init+0x22a>
         == tmpCFGR1)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	2200      	movs	r2, #0
 8004f3e:	63da      	str	r2, [r3, #60]	@ 0x3c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004f44:	2203      	movs	r2, #3
 8004f46:	4393      	bics	r3, r2
 8004f48:	2201      	movs	r2, #1
 8004f4a:	431a      	orrs	r2, r3
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	639a      	str	r2, [r3, #56]	@ 0x38
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 8004f50:	e01c      	b.n	8004f8c <HAL_ADC_Init+0x264>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004f56:	2212      	movs	r2, #18
 8004f58:	4393      	bics	r3, r2
 8004f5a:	2210      	movs	r2, #16
 8004f5c:	431a      	orrs	r2, r3
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	639a      	str	r2, [r3, #56]	@ 0x38
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004f66:	2201      	movs	r2, #1
 8004f68:	431a      	orrs	r2, r3
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	63da      	str	r2, [r3, #60]	@ 0x3c
      
      tmp_hal_status = HAL_ERROR;
 8004f6e:	230f      	movs	r3, #15
 8004f70:	18fb      	adds	r3, r7, r3
 8004f72:	2201      	movs	r2, #1
 8004f74:	701a      	strb	r2, [r3, #0]
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 8004f76:	e009      	b.n	8004f8c <HAL_ADC_Init+0x264>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004f7c:	2210      	movs	r2, #16
 8004f7e:	431a      	orrs	r2, r3
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	639a      	str	r2, [r3, #56]	@ 0x38
        
    tmp_hal_status = HAL_ERROR;
 8004f84:	230f      	movs	r3, #15
 8004f86:	18fb      	adds	r3, r7, r3
 8004f88:	2201      	movs	r2, #1
 8004f8a:	701a      	strb	r2, [r3, #0]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8004f8c:	230f      	movs	r3, #15
 8004f8e:	18fb      	adds	r3, r7, r3
 8004f90:	781b      	ldrb	r3, [r3, #0]
}
 8004f92:	0018      	movs	r0, r3
 8004f94:	46bd      	mov	sp, r7
 8004f96:	b004      	add	sp, #16
 8004f98:	bd80      	pop	{r7, pc}
 8004f9a:	46c0      	nop			@ (mov r8, r8)
 8004f9c:	fffffefd 	.word	0xfffffefd
 8004fa0:	fffe0219 	.word	0xfffe0219
 8004fa4:	833fffe7 	.word	0x833fffe7

08004fa8 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8004fa8:	b590      	push	{r4, r7, lr}
 8004faa:	b087      	sub	sp, #28
 8004fac:	af00      	add	r7, sp, #0
 8004fae:	60f8      	str	r0, [r7, #12]
 8004fb0:	60b9      	str	r1, [r7, #8]
 8004fb2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004fb4:	2317      	movs	r3, #23
 8004fb6:	18fb      	adds	r3, r7, r3
 8004fb8:	2200      	movs	r2, #0
 8004fba:	701a      	strb	r2, [r3, #0]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8004fbc:	68fb      	ldr	r3, [r7, #12]
 8004fbe:	681b      	ldr	r3, [r3, #0]
 8004fc0:	689b      	ldr	r3, [r3, #8]
 8004fc2:	2204      	movs	r2, #4
 8004fc4:	4013      	ands	r3, r2
 8004fc6:	d15e      	bne.n	8005086 <HAL_ADC_Start_DMA+0xde>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8004fc8:	68fb      	ldr	r3, [r7, #12]
 8004fca:	2234      	movs	r2, #52	@ 0x34
 8004fcc:	5c9b      	ldrb	r3, [r3, r2]
 8004fce:	2b01      	cmp	r3, #1
 8004fd0:	d101      	bne.n	8004fd6 <HAL_ADC_Start_DMA+0x2e>
 8004fd2:	2302      	movs	r3, #2
 8004fd4:	e05e      	b.n	8005094 <HAL_ADC_Start_DMA+0xec>
 8004fd6:	68fb      	ldr	r3, [r7, #12]
 8004fd8:	2234      	movs	r2, #52	@ 0x34
 8004fda:	2101      	movs	r1, #1
 8004fdc:	5499      	strb	r1, [r3, r2]

    /* Enable the ADC peripheral */
    /* If low power mode AutoPowerOff is enabled, power-on/off phases are       */
    /* performed automatically by hardware.                                     */
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 8004fde:	68fb      	ldr	r3, [r7, #12]
 8004fe0:	7e5b      	ldrb	r3, [r3, #25]
 8004fe2:	2b01      	cmp	r3, #1
 8004fe4:	d007      	beq.n	8004ff6 <HAL_ADC_Start_DMA+0x4e>
    {
      tmp_hal_status = ADC_Enable(hadc);
 8004fe6:	2317      	movs	r3, #23
 8004fe8:	18fc      	adds	r4, r7, r3
 8004fea:	68fb      	ldr	r3, [r7, #12]
 8004fec:	0018      	movs	r0, r3
 8004fee:	f000 f963 	bl	80052b8 <ADC_Enable>
 8004ff2:	0003      	movs	r3, r0
 8004ff4:	7023      	strb	r3, [r4, #0]
    }
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8004ff6:	2317      	movs	r3, #23
 8004ff8:	18fb      	adds	r3, r7, r3
 8004ffa:	781b      	ldrb	r3, [r3, #0]
 8004ffc:	2b00      	cmp	r3, #0
 8004ffe:	d146      	bne.n	800508e <HAL_ADC_Start_DMA+0xe6>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8005000:	68fb      	ldr	r3, [r7, #12]
 8005002:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005004:	4a25      	ldr	r2, [pc, #148]	@ (800509c <HAL_ADC_Start_DMA+0xf4>)
 8005006:	4013      	ands	r3, r2
 8005008:	2280      	movs	r2, #128	@ 0x80
 800500a:	0052      	lsls	r2, r2, #1
 800500c:	431a      	orrs	r2, r3
 800500e:	68fb      	ldr	r3, [r7, #12]
 8005010:	639a      	str	r2, [r3, #56]	@ 0x38
                        HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR | HAL_ADC_STATE_REG_EOSMP,
                        HAL_ADC_STATE_REG_BUSY);
      
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8005012:	68fb      	ldr	r3, [r7, #12]
 8005014:	2200      	movs	r2, #0
 8005016:	63da      	str	r2, [r3, #60]	@ 0x3c
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8005018:	68fb      	ldr	r3, [r7, #12]
 800501a:	2234      	movs	r2, #52	@ 0x34
 800501c:	2100      	movs	r1, #0
 800501e:	5499      	strb	r1, [r3, r2]

      /* Set the DMA transfer complete callback */
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8005020:	68fb      	ldr	r3, [r7, #12]
 8005022:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005024:	4a1e      	ldr	r2, [pc, #120]	@ (80050a0 <HAL_ADC_Start_DMA+0xf8>)
 8005026:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Set the DMA half transfer complete callback */
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8005028:	68fb      	ldr	r3, [r7, #12]
 800502a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800502c:	4a1d      	ldr	r2, [pc, #116]	@ (80050a4 <HAL_ADC_Start_DMA+0xfc>)
 800502e:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      /* Set the DMA error callback */
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8005030:	68fb      	ldr	r3, [r7, #12]
 8005032:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005034:	4a1c      	ldr	r2, [pc, #112]	@ (80050a8 <HAL_ADC_Start_DMA+0x100>)
 8005036:	631a      	str	r2, [r3, #48]	@ 0x30
      /* start (in case of SW start):                                         */
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8005038:	68fb      	ldr	r3, [r7, #12]
 800503a:	681b      	ldr	r3, [r3, #0]
 800503c:	221c      	movs	r2, #28
 800503e:	601a      	str	r2, [r3, #0]
      
      /* Enable ADC overrun interrupt */
      __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8005040:	68fb      	ldr	r3, [r7, #12]
 8005042:	681b      	ldr	r3, [r3, #0]
 8005044:	685a      	ldr	r2, [r3, #4]
 8005046:	68fb      	ldr	r3, [r7, #12]
 8005048:	681b      	ldr	r3, [r3, #0]
 800504a:	2110      	movs	r1, #16
 800504c:	430a      	orrs	r2, r1
 800504e:	605a      	str	r2, [r3, #4]
      
      /* Enable ADC DMA mode */
      hadc->Instance->CFGR1 |= ADC_CFGR1_DMAEN;
 8005050:	68fb      	ldr	r3, [r7, #12]
 8005052:	681b      	ldr	r3, [r3, #0]
 8005054:	68da      	ldr	r2, [r3, #12]
 8005056:	68fb      	ldr	r3, [r7, #12]
 8005058:	681b      	ldr	r3, [r3, #0]
 800505a:	2101      	movs	r1, #1
 800505c:	430a      	orrs	r2, r1
 800505e:	60da      	str	r2, [r3, #12]
      
      /* Start the DMA channel */
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8005060:	68fb      	ldr	r3, [r7, #12]
 8005062:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8005064:	68fb      	ldr	r3, [r7, #12]
 8005066:	681b      	ldr	r3, [r3, #0]
 8005068:	3340      	adds	r3, #64	@ 0x40
 800506a:	0019      	movs	r1, r3
 800506c:	68ba      	ldr	r2, [r7, #8]
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	f000 fb50 	bl	8005714 <HAL_DMA_Start_IT>
           
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      hadc->Instance->CR |= ADC_CR_ADSTART;
 8005074:	68fb      	ldr	r3, [r7, #12]
 8005076:	681b      	ldr	r3, [r3, #0]
 8005078:	689a      	ldr	r2, [r3, #8]
 800507a:	68fb      	ldr	r3, [r7, #12]
 800507c:	681b      	ldr	r3, [r3, #0]
 800507e:	2104      	movs	r1, #4
 8005080:	430a      	orrs	r2, r1
 8005082:	609a      	str	r2, [r3, #8]
 8005084:	e003      	b.n	800508e <HAL_ADC_Start_DMA+0xe6>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8005086:	2317      	movs	r3, #23
 8005088:	18fb      	adds	r3, r7, r3
 800508a:	2202      	movs	r2, #2
 800508c:	701a      	strb	r2, [r3, #0]
  }
    
  /* Return function status */
  return tmp_hal_status;
 800508e:	2317      	movs	r3, #23
 8005090:	18fb      	adds	r3, r7, r3
 8005092:	781b      	ldrb	r3, [r3, #0]
}
 8005094:	0018      	movs	r0, r3
 8005096:	46bd      	mov	sp, r7
 8005098:	b007      	add	sp, #28
 800509a:	bd90      	pop	{r4, r7, pc}
 800509c:	fffff0fe 	.word	0xfffff0fe
 80050a0:	080053c1 	.word	0x080053c1
 80050a4:	08005475 	.word	0x08005475
 80050a8:	08005493 	.word	0x08005493

080050ac <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non blocking mode 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 80050ac:	b580      	push	{r7, lr}
 80050ae:	b082      	sub	sp, #8
 80050b0:	af00      	add	r7, sp, #0
 80050b2:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 80050b4:	46c0      	nop			@ (mov r8, r8)
 80050b6:	46bd      	mov	sp, r7
 80050b8:	b002      	add	sp, #8
 80050ba:	bd80      	pop	{r7, pc}

080050bc <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80050bc:	b580      	push	{r7, lr}
 80050be:	b082      	sub	sp, #8
 80050c0:	af00      	add	r7, sp, #0
 80050c2:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 80050c4:	46c0      	nop			@ (mov r8, r8)
 80050c6:	46bd      	mov	sp, r7
 80050c8:	b002      	add	sp, #8
 80050ca:	bd80      	pop	{r7, pc}

080050cc <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 80050cc:	b580      	push	{r7, lr}
 80050ce:	b084      	sub	sp, #16
 80050d0:	af00      	add	r7, sp, #0
 80050d2:	6078      	str	r0, [r7, #4]
 80050d4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80050d6:	230f      	movs	r3, #15
 80050d8:	18fb      	adds	r3, r7, r3
 80050da:	2200      	movs	r2, #0
 80050dc:	701a      	strb	r2, [r3, #0]
  __IO uint32_t wait_loop_index = 0U;
 80050de:	2300      	movs	r3, #0
 80050e0:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_RANK(sConfig->Rank));
  
  if (! IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80050e6:	2380      	movs	r3, #128	@ 0x80
 80050e8:	055b      	lsls	r3, r3, #21
 80050ea:	429a      	cmp	r2, r3
 80050ec:	d011      	beq.n	8005112 <HAL_ADC_ConfigChannel+0x46>
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80050f2:	2b01      	cmp	r3, #1
 80050f4:	d00d      	beq.n	8005112 <HAL_ADC_ConfigChannel+0x46>
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80050fa:	2b02      	cmp	r3, #2
 80050fc:	d009      	beq.n	8005112 <HAL_ADC_ConfigChannel+0x46>
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005102:	2b03      	cmp	r3, #3
 8005104:	d005      	beq.n	8005112 <HAL_ADC_ConfigChannel+0x46>
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800510a:	2b04      	cmp	r3, #4
 800510c:	d001      	beq.n	8005112 <HAL_ADC_ConfigChannel+0x46>
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
  {
    assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	2234      	movs	r2, #52	@ 0x34
 8005116:	5c9b      	ldrb	r3, [r3, r2]
 8005118:	2b01      	cmp	r3, #1
 800511a:	d101      	bne.n	8005120 <HAL_ADC_ConfigChannel+0x54>
 800511c:	2302      	movs	r3, #2
 800511e:	e0bb      	b.n	8005298 <HAL_ADC_ConfigChannel+0x1cc>
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	2234      	movs	r2, #52	@ 0x34
 8005124:	2101      	movs	r1, #1
 8005126:	5499      	strb	r1, [r3, r2]
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel sampling time                                                 */
  /*  - Management of internal measurement channels: VrefInt/TempSensor/Vbat  */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	681b      	ldr	r3, [r3, #0]
 800512c:	689b      	ldr	r3, [r3, #8]
 800512e:	2204      	movs	r2, #4
 8005130:	4013      	ands	r3, r2
 8005132:	d000      	beq.n	8005136 <HAL_ADC_ConfigChannel+0x6a>
 8005134:	e09f      	b.n	8005276 <HAL_ADC_ConfigChannel+0x1aa>
  {
    /* Configure channel: depending on rank setting, add it or remove it from */
    /* ADC conversion sequencer.                                              */
    if (sConfig->Rank != ADC_RANK_NONE)
 8005136:	683b      	ldr	r3, [r7, #0]
 8005138:	685b      	ldr	r3, [r3, #4]
 800513a:	4a59      	ldr	r2, [pc, #356]	@ (80052a0 <HAL_ADC_ConfigChannel+0x1d4>)
 800513c:	4293      	cmp	r3, r2
 800513e:	d100      	bne.n	8005142 <HAL_ADC_ConfigChannel+0x76>
 8005140:	e077      	b.n	8005232 <HAL_ADC_ConfigChannel+0x166>
    {
      /* Regular sequence configuration */
      /* Set the channel selection register from the selected channel */
      hadc->Instance->CHSELR |= ADC_CHSELR_CHANNEL(sConfig->Channel);
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	681b      	ldr	r3, [r3, #0]
 8005146:	6a99      	ldr	r1, [r3, #40]	@ 0x28
 8005148:	683b      	ldr	r3, [r7, #0]
 800514a:	681b      	ldr	r3, [r3, #0]
 800514c:	2201      	movs	r2, #1
 800514e:	409a      	lsls	r2, r3
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	681b      	ldr	r3, [r3, #0]
 8005154:	430a      	orrs	r2, r1
 8005156:	629a      	str	r2, [r3, #40]	@ 0x28
      /* Channel sampling time configuration */
      /* Management of parameters "SamplingTimeCommon" and "SamplingTime"     */
      /* (obsolete): sampling time set in this function with                  */
      /* parameter "SamplingTime" (obsolete) only if not already set into     */
      /* ADC initialization structure with parameter "SamplingTimeCommon".    */
      if (! IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800515c:	2380      	movs	r3, #128	@ 0x80
 800515e:	055b      	lsls	r3, r3, #21
 8005160:	429a      	cmp	r2, r3
 8005162:	d037      	beq.n	80051d4 <HAL_ADC_ConfigChannel+0x108>
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005168:	2b01      	cmp	r3, #1
 800516a:	d033      	beq.n	80051d4 <HAL_ADC_ConfigChannel+0x108>
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005170:	2b02      	cmp	r3, #2
 8005172:	d02f      	beq.n	80051d4 <HAL_ADC_ConfigChannel+0x108>
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005178:	2b03      	cmp	r3, #3
 800517a:	d02b      	beq.n	80051d4 <HAL_ADC_ConfigChannel+0x108>
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005180:	2b04      	cmp	r3, #4
 8005182:	d027      	beq.n	80051d4 <HAL_ADC_ConfigChannel+0x108>
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005188:	2b05      	cmp	r3, #5
 800518a:	d023      	beq.n	80051d4 <HAL_ADC_ConfigChannel+0x108>
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005190:	2b06      	cmp	r3, #6
 8005192:	d01f      	beq.n	80051d4 <HAL_ADC_ConfigChannel+0x108>
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005198:	2b07      	cmp	r3, #7
 800519a:	d01b      	beq.n	80051d4 <HAL_ADC_ConfigChannel+0x108>
      {
        /* Modify sampling time if needed (not needed in case of recurrence */
        /* for several channels programmed consecutively into the sequencer)  */
        if (sConfig->SamplingTime != ADC_GET_SAMPLINGTIME(hadc))
 800519c:	683b      	ldr	r3, [r7, #0]
 800519e:	689a      	ldr	r2, [r3, #8]
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	681b      	ldr	r3, [r3, #0]
 80051a4:	695b      	ldr	r3, [r3, #20]
 80051a6:	2107      	movs	r1, #7
 80051a8:	400b      	ands	r3, r1
 80051aa:	429a      	cmp	r2, r3
 80051ac:	d012      	beq.n	80051d4 <HAL_ADC_ConfigChannel+0x108>
        {
          /* Channel sampling time configuration */
          /* Clear the old sample time */
          hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	681b      	ldr	r3, [r3, #0]
 80051b2:	695a      	ldr	r2, [r3, #20]
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	681b      	ldr	r3, [r3, #0]
 80051b8:	2107      	movs	r1, #7
 80051ba:	438a      	bics	r2, r1
 80051bc:	615a      	str	r2, [r3, #20]
          
          /* Set the new sample time */
          hadc->Instance->SMPR |= ADC_SMPR_SET(sConfig->SamplingTime);
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	681b      	ldr	r3, [r3, #0]
 80051c2:	6959      	ldr	r1, [r3, #20]
 80051c4:	683b      	ldr	r3, [r7, #0]
 80051c6:	689b      	ldr	r3, [r3, #8]
 80051c8:	2207      	movs	r2, #7
 80051ca:	401a      	ands	r2, r3
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	681b      	ldr	r3, [r3, #0]
 80051d0:	430a      	orrs	r2, r1
 80051d2:	615a      	str	r2, [r3, #20]
      /* internal measurement paths enable: If internal channel selected,     */
      /* enable dedicated internal buffers and path.                          */
      /* Note: these internal measurement paths can be disabled using         */
      /*       HAL_ADC_DeInit() or removing the channel from sequencer with   */
      /*       channel configuration parameter "Rank".                        */
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 80051d4:	683b      	ldr	r3, [r7, #0]
 80051d6:	681b      	ldr	r3, [r3, #0]
 80051d8:	2b10      	cmp	r3, #16
 80051da:	d003      	beq.n	80051e4 <HAL_ADC_ConfigChannel+0x118>
 80051dc:	683b      	ldr	r3, [r7, #0]
 80051de:	681b      	ldr	r3, [r3, #0]
 80051e0:	2b11      	cmp	r3, #17
 80051e2:	d152      	bne.n	800528a <HAL_ADC_ConfigChannel+0x1be>
      {
        /* If Channel_16 is selected, enable Temp. sensor measurement path. */
        /* If Channel_17 is selected, enable VREFINT measurement path. */
        /* If Channel_18 is selected, enable VBAT measurement path. */
        ADC->CCR |= ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 80051e4:	4b2f      	ldr	r3, [pc, #188]	@ (80052a4 <HAL_ADC_ConfigChannel+0x1d8>)
 80051e6:	6819      	ldr	r1, [r3, #0]
 80051e8:	683b      	ldr	r3, [r7, #0]
 80051ea:	681b      	ldr	r3, [r3, #0]
 80051ec:	2b10      	cmp	r3, #16
 80051ee:	d102      	bne.n	80051f6 <HAL_ADC_ConfigChannel+0x12a>
 80051f0:	2380      	movs	r3, #128	@ 0x80
 80051f2:	041b      	lsls	r3, r3, #16
 80051f4:	e001      	b.n	80051fa <HAL_ADC_ConfigChannel+0x12e>
 80051f6:	2380      	movs	r3, #128	@ 0x80
 80051f8:	03db      	lsls	r3, r3, #15
 80051fa:	4a2a      	ldr	r2, [pc, #168]	@ (80052a4 <HAL_ADC_ConfigChannel+0x1d8>)
 80051fc:	430b      	orrs	r3, r1
 80051fe:	6013      	str	r3, [r2, #0]
        
        /* If Temp. sensor is selected, wait for stabilization delay */
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8005200:	683b      	ldr	r3, [r7, #0]
 8005202:	681b      	ldr	r3, [r3, #0]
 8005204:	2b10      	cmp	r3, #16
 8005206:	d140      	bne.n	800528a <HAL_ADC_ConfigChannel+0x1be>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8005208:	4b27      	ldr	r3, [pc, #156]	@ (80052a8 <HAL_ADC_ConfigChannel+0x1dc>)
 800520a:	681b      	ldr	r3, [r3, #0]
 800520c:	4927      	ldr	r1, [pc, #156]	@ (80052ac <HAL_ADC_ConfigChannel+0x1e0>)
 800520e:	0018      	movs	r0, r3
 8005210:	f7fa ffa0 	bl	8000154 <__udivsi3>
 8005214:	0003      	movs	r3, r0
 8005216:	001a      	movs	r2, r3
 8005218:	0013      	movs	r3, r2
 800521a:	009b      	lsls	r3, r3, #2
 800521c:	189b      	adds	r3, r3, r2
 800521e:	005b      	lsls	r3, r3, #1
 8005220:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8005222:	e002      	b.n	800522a <HAL_ADC_ConfigChannel+0x15e>
          {
            wait_loop_index--;
 8005224:	68bb      	ldr	r3, [r7, #8]
 8005226:	3b01      	subs	r3, #1
 8005228:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 800522a:	68bb      	ldr	r3, [r7, #8]
 800522c:	2b00      	cmp	r3, #0
 800522e:	d1f9      	bne.n	8005224 <HAL_ADC_ConfigChannel+0x158>
 8005230:	e02b      	b.n	800528a <HAL_ADC_ConfigChannel+0x1be>
    }
    else
    {
      /* Regular sequence configuration */
      /* Reset the channel selection register from the selected channel */
      hadc->Instance->CHSELR &= ~ADC_CHSELR_CHANNEL(sConfig->Channel);
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	681b      	ldr	r3, [r3, #0]
 8005236:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8005238:	683b      	ldr	r3, [r7, #0]
 800523a:	681b      	ldr	r3, [r3, #0]
 800523c:	2101      	movs	r1, #1
 800523e:	4099      	lsls	r1, r3
 8005240:	000b      	movs	r3, r1
 8005242:	43d9      	mvns	r1, r3
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	681b      	ldr	r3, [r3, #0]
 8005248:	400a      	ands	r2, r1
 800524a:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* Management of internal measurement channels: VrefInt/TempSensor/Vbat */
      /* internal measurement paths disable: If internal channel selected,    */
      /* disable dedicated internal buffers and path.                         */
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 800524c:	683b      	ldr	r3, [r7, #0]
 800524e:	681b      	ldr	r3, [r3, #0]
 8005250:	2b10      	cmp	r3, #16
 8005252:	d003      	beq.n	800525c <HAL_ADC_ConfigChannel+0x190>
 8005254:	683b      	ldr	r3, [r7, #0]
 8005256:	681b      	ldr	r3, [r3, #0]
 8005258:	2b11      	cmp	r3, #17
 800525a:	d116      	bne.n	800528a <HAL_ADC_ConfigChannel+0x1be>
      {
        /* If Channel_16 is selected, disable Temp. sensor measurement path. */
        /* If Channel_17 is selected, disable VREFINT measurement path. */
        /* If Channel_18 is selected, disable VBAT measurement path. */
        ADC->CCR &= ~ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 800525c:	4b11      	ldr	r3, [pc, #68]	@ (80052a4 <HAL_ADC_ConfigChannel+0x1d8>)
 800525e:	6819      	ldr	r1, [r3, #0]
 8005260:	683b      	ldr	r3, [r7, #0]
 8005262:	681b      	ldr	r3, [r3, #0]
 8005264:	2b10      	cmp	r3, #16
 8005266:	d101      	bne.n	800526c <HAL_ADC_ConfigChannel+0x1a0>
 8005268:	4a11      	ldr	r2, [pc, #68]	@ (80052b0 <HAL_ADC_ConfigChannel+0x1e4>)
 800526a:	e000      	b.n	800526e <HAL_ADC_ConfigChannel+0x1a2>
 800526c:	4a11      	ldr	r2, [pc, #68]	@ (80052b4 <HAL_ADC_ConfigChannel+0x1e8>)
 800526e:	4b0d      	ldr	r3, [pc, #52]	@ (80052a4 <HAL_ADC_ConfigChannel+0x1d8>)
 8005270:	400a      	ands	r2, r1
 8005272:	601a      	str	r2, [r3, #0]
 8005274:	e009      	b.n	800528a <HAL_ADC_ConfigChannel+0x1be>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800527a:	2220      	movs	r2, #32
 800527c:	431a      	orrs	r2, r3
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	639a      	str	r2, [r3, #56]	@ 0x38
    
    tmp_hal_status = HAL_ERROR;
 8005282:	230f      	movs	r3, #15
 8005284:	18fb      	adds	r3, r7, r3
 8005286:	2201      	movs	r2, #1
 8005288:	701a      	strb	r2, [r3, #0]
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	2234      	movs	r2, #52	@ 0x34
 800528e:	2100      	movs	r1, #0
 8005290:	5499      	strb	r1, [r3, r2]
  
  /* Return function status */
  return tmp_hal_status;
 8005292:	230f      	movs	r3, #15
 8005294:	18fb      	adds	r3, r7, r3
 8005296:	781b      	ldrb	r3, [r3, #0]
}
 8005298:	0018      	movs	r0, r3
 800529a:	46bd      	mov	sp, r7
 800529c:	b004      	add	sp, #16
 800529e:	bd80      	pop	{r7, pc}
 80052a0:	00001001 	.word	0x00001001
 80052a4:	40012708 	.word	0x40012708
 80052a8:	20000030 	.word	0x20000030
 80052ac:	000f4240 	.word	0x000f4240
 80052b0:	ff7fffff 	.word	0xff7fffff
 80052b4:	ffbfffff 	.word	0xffbfffff

080052b8 <ADC_Enable>:
  *         "if (hadc->Init.LowPowerAutoPowerOff != ENABLE)".
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 80052b8:	b580      	push	{r7, lr}
 80052ba:	b084      	sub	sp, #16
 80052bc:	af00      	add	r7, sp, #0
 80052be:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80052c0:	2300      	movs	r3, #0
 80052c2:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 80052c4:	2300      	movs	r3, #0
 80052c6:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	681b      	ldr	r3, [r3, #0]
 80052cc:	689b      	ldr	r3, [r3, #8]
 80052ce:	2203      	movs	r2, #3
 80052d0:	4013      	ands	r3, r2
 80052d2:	2b01      	cmp	r3, #1
 80052d4:	d112      	bne.n	80052fc <ADC_Enable+0x44>
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	681b      	ldr	r3, [r3, #0]
 80052da:	681b      	ldr	r3, [r3, #0]
 80052dc:	2201      	movs	r2, #1
 80052de:	4013      	ands	r3, r2
 80052e0:	2b01      	cmp	r3, #1
 80052e2:	d009      	beq.n	80052f8 <ADC_Enable+0x40>
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	681b      	ldr	r3, [r3, #0]
 80052e8:	68da      	ldr	r2, [r3, #12]
 80052ea:	2380      	movs	r3, #128	@ 0x80
 80052ec:	021b      	lsls	r3, r3, #8
 80052ee:	401a      	ands	r2, r3
 80052f0:	2380      	movs	r3, #128	@ 0x80
 80052f2:	021b      	lsls	r3, r3, #8
 80052f4:	429a      	cmp	r2, r3
 80052f6:	d101      	bne.n	80052fc <ADC_Enable+0x44>
 80052f8:	2301      	movs	r3, #1
 80052fa:	e000      	b.n	80052fe <ADC_Enable+0x46>
 80052fc:	2300      	movs	r3, #0
 80052fe:	2b00      	cmp	r3, #0
 8005300:	d152      	bne.n	80053a8 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	681b      	ldr	r3, [r3, #0]
 8005306:	689b      	ldr	r3, [r3, #8]
 8005308:	4a2a      	ldr	r2, [pc, #168]	@ (80053b4 <ADC_Enable+0xfc>)
 800530a:	4013      	ands	r3, r2
 800530c:	d00d      	beq.n	800532a <ADC_Enable+0x72>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005312:	2210      	movs	r2, #16
 8005314:	431a      	orrs	r2, r3
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	639a      	str	r2, [r3, #56]	@ 0x38
    
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800531e:	2201      	movs	r2, #1
 8005320:	431a      	orrs	r2, r3
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	63da      	str	r2, [r3, #60]	@ 0x3c
      
      return HAL_ERROR;
 8005326:	2301      	movs	r3, #1
 8005328:	e03f      	b.n	80053aa <ADC_Enable+0xf2>
    }
    
    /* Enable the ADC peripheral */
    __HAL_ADC_ENABLE(hadc);
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	681b      	ldr	r3, [r3, #0]
 800532e:	689a      	ldr	r2, [r3, #8]
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	681b      	ldr	r3, [r3, #0]
 8005334:	2101      	movs	r1, #1
 8005336:	430a      	orrs	r2, r1
 8005338:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 800533a:	4b1f      	ldr	r3, [pc, #124]	@ (80053b8 <ADC_Enable+0x100>)
 800533c:	681b      	ldr	r3, [r3, #0]
 800533e:	491f      	ldr	r1, [pc, #124]	@ (80053bc <ADC_Enable+0x104>)
 8005340:	0018      	movs	r0, r3
 8005342:	f7fa ff07 	bl	8000154 <__udivsi3>
 8005346:	0003      	movs	r3, r0
 8005348:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 800534a:	e002      	b.n	8005352 <ADC_Enable+0x9a>
    {
      wait_loop_index--;
 800534c:	68bb      	ldr	r3, [r7, #8]
 800534e:	3b01      	subs	r3, #1
 8005350:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8005352:	68bb      	ldr	r3, [r7, #8]
 8005354:	2b00      	cmp	r3, #0
 8005356:	d1f9      	bne.n	800534c <ADC_Enable+0x94>
    }

    /* Get tick count */
    tickstart = HAL_GetTick();
 8005358:	f7ff fcdc 	bl	8004d14 <HAL_GetTick>
 800535c:	0003      	movs	r3, r0
 800535e:	60fb      	str	r3, [r7, #12]
    
    /* Wait for ADC effectively enabled */
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8005360:	e01b      	b.n	800539a <ADC_Enable+0xe2>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8005362:	f7ff fcd7 	bl	8004d14 <HAL_GetTick>
 8005366:	0002      	movs	r2, r0
 8005368:	68fb      	ldr	r3, [r7, #12]
 800536a:	1ad3      	subs	r3, r2, r3
 800536c:	2b02      	cmp	r3, #2
 800536e:	d914      	bls.n	800539a <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	681b      	ldr	r3, [r3, #0]
 8005374:	681b      	ldr	r3, [r3, #0]
 8005376:	2201      	movs	r2, #1
 8005378:	4013      	ands	r3, r2
 800537a:	2b01      	cmp	r3, #1
 800537c:	d00d      	beq.n	800539a <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005382:	2210      	movs	r2, #16
 8005384:	431a      	orrs	r2, r3
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	639a      	str	r2, [r3, #56]	@ 0x38

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800538e:	2201      	movs	r2, #1
 8005390:	431a      	orrs	r2, r3
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	63da      	str	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8005396:	2301      	movs	r3, #1
 8005398:	e007      	b.n	80053aa <ADC_Enable+0xf2>
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	681b      	ldr	r3, [r3, #0]
 800539e:	681b      	ldr	r3, [r3, #0]
 80053a0:	2201      	movs	r2, #1
 80053a2:	4013      	ands	r3, r2
 80053a4:	2b01      	cmp	r3, #1
 80053a6:	d1dc      	bne.n	8005362 <ADC_Enable+0xaa>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 80053a8:	2300      	movs	r3, #0
}
 80053aa:	0018      	movs	r0, r3
 80053ac:	46bd      	mov	sp, r7
 80053ae:	b004      	add	sp, #16
 80053b0:	bd80      	pop	{r7, pc}
 80053b2:	46c0      	nop			@ (mov r8, r8)
 80053b4:	80000017 	.word	0x80000017
 80053b8:	20000030 	.word	0x20000030
 80053bc:	000f4240 	.word	0x000f4240

080053c0 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 80053c0:	b580      	push	{r7, lr}
 80053c2:	b084      	sub	sp, #16
 80053c4:	af00      	add	r7, sp, #0
 80053c6:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80053cc:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 80053ce:	68fb      	ldr	r3, [r7, #12]
 80053d0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80053d2:	2250      	movs	r2, #80	@ 0x50
 80053d4:	4013      	ands	r3, r2
 80053d6:	d140      	bne.n	800545a <ADC_DMAConvCplt+0x9a>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 80053d8:	68fb      	ldr	r3, [r7, #12]
 80053da:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80053dc:	2280      	movs	r2, #128	@ 0x80
 80053de:	0092      	lsls	r2, r2, #2
 80053e0:	431a      	orrs	r2, r3
 80053e2:	68fb      	ldr	r3, [r7, #12]
 80053e4:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80053e6:	68fb      	ldr	r3, [r7, #12]
 80053e8:	681b      	ldr	r3, [r3, #0]
 80053ea:	68da      	ldr	r2, [r3, #12]
 80053ec:	23c0      	movs	r3, #192	@ 0xc0
 80053ee:	011b      	lsls	r3, r3, #4
 80053f0:	4013      	ands	r3, r2
 80053f2:	d12d      	bne.n	8005450 <ADC_DMAConvCplt+0x90>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 80053f4:	68fb      	ldr	r3, [r7, #12]
 80053f6:	7e9b      	ldrb	r3, [r3, #26]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80053f8:	2b00      	cmp	r3, #0
 80053fa:	d129      	bne.n	8005450 <ADC_DMAConvCplt+0x90>
    {
      /* If End of Sequence is reached, disable interrupts */
      if( __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) )
 80053fc:	68fb      	ldr	r3, [r7, #12]
 80053fe:	681b      	ldr	r3, [r3, #0]
 8005400:	681b      	ldr	r3, [r3, #0]
 8005402:	2208      	movs	r2, #8
 8005404:	4013      	ands	r3, r2
 8005406:	2b08      	cmp	r3, #8
 8005408:	d122      	bne.n	8005450 <ADC_DMAConvCplt+0x90>
      {
        /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit           */
        /* ADSTART==0 (no conversion on going)                                */
        if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 800540a:	68fb      	ldr	r3, [r7, #12]
 800540c:	681b      	ldr	r3, [r3, #0]
 800540e:	689b      	ldr	r3, [r3, #8]
 8005410:	2204      	movs	r2, #4
 8005412:	4013      	ands	r3, r2
 8005414:	d110      	bne.n	8005438 <ADC_DMAConvCplt+0x78>
        {
          /* Disable ADC end of single conversion interrupt on group regular */
          /* Note: Overrun interrupt was enabled with EOC interrupt in        */
          /* HAL_Start_IT(), but is not disabled here because can be used     */
          /* by overrun IRQ process below.                                    */
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8005416:	68fb      	ldr	r3, [r7, #12]
 8005418:	681b      	ldr	r3, [r3, #0]
 800541a:	685a      	ldr	r2, [r3, #4]
 800541c:	68fb      	ldr	r3, [r7, #12]
 800541e:	681b      	ldr	r3, [r3, #0]
 8005420:	210c      	movs	r1, #12
 8005422:	438a      	bics	r2, r1
 8005424:	605a      	str	r2, [r3, #4]
          
          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 8005426:	68fb      	ldr	r3, [r7, #12]
 8005428:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800542a:	4a11      	ldr	r2, [pc, #68]	@ (8005470 <ADC_DMAConvCplt+0xb0>)
 800542c:	4013      	ands	r3, r2
 800542e:	2201      	movs	r2, #1
 8005430:	431a      	orrs	r2, r3
 8005432:	68fb      	ldr	r3, [r7, #12]
 8005434:	639a      	str	r2, [r3, #56]	@ 0x38
 8005436:	e00b      	b.n	8005450 <ADC_DMAConvCplt+0x90>
                            HAL_ADC_STATE_READY);
        }
        else
        {
          /* Change ADC state to error state */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005438:	68fb      	ldr	r3, [r7, #12]
 800543a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800543c:	2220      	movs	r2, #32
 800543e:	431a      	orrs	r2, r3
 8005440:	68fb      	ldr	r3, [r7, #12]
 8005442:	639a      	str	r2, [r3, #56]	@ 0x38
          
          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005444:	68fb      	ldr	r3, [r7, #12]
 8005446:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005448:	2201      	movs	r2, #1
 800544a:	431a      	orrs	r2, r3
 800544c:	68fb      	ldr	r3, [r7, #12]
 800544e:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8005450:	68fb      	ldr	r3, [r7, #12]
 8005452:	0018      	movs	r0, r3
 8005454:	f7fd fff6 	bl	8003444 <HAL_ADC_ConvCpltCallback>
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }

}
 8005458:	e005      	b.n	8005466 <ADC_DMAConvCplt+0xa6>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 800545a:	68fb      	ldr	r3, [r7, #12]
 800545c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800545e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005460:	687a      	ldr	r2, [r7, #4]
 8005462:	0010      	movs	r0, r2
 8005464:	4798      	blx	r3
}
 8005466:	46c0      	nop			@ (mov r8, r8)
 8005468:	46bd      	mov	sp, r7
 800546a:	b004      	add	sp, #16
 800546c:	bd80      	pop	{r7, pc}
 800546e:	46c0      	nop			@ (mov r8, r8)
 8005470:	fffffefe 	.word	0xfffffefe

08005474 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8005474:	b580      	push	{r7, lr}
 8005476:	b084      	sub	sp, #16
 8005478:	af00      	add	r7, sp, #0
 800547a:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005480:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc); 
 8005482:	68fb      	ldr	r3, [r7, #12]
 8005484:	0018      	movs	r0, r3
 8005486:	f7ff fe11 	bl	80050ac <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800548a:	46c0      	nop			@ (mov r8, r8)
 800548c:	46bd      	mov	sp, r7
 800548e:	b004      	add	sp, #16
 8005490:	bd80      	pop	{r7, pc}

08005492 <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8005492:	b580      	push	{r7, lr}
 8005494:	b084      	sub	sp, #16
 8005496:	af00      	add	r7, sp, #0
 8005498:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800549e:	60fb      	str	r3, [r7, #12]
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 80054a0:	68fb      	ldr	r3, [r7, #12]
 80054a2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80054a4:	2240      	movs	r2, #64	@ 0x40
 80054a6:	431a      	orrs	r2, r3
 80054a8:	68fb      	ldr	r3, [r7, #12]
 80054aa:	639a      	str	r2, [r3, #56]	@ 0x38
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 80054ac:	68fb      	ldr	r3, [r7, #12]
 80054ae:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80054b0:	2204      	movs	r2, #4
 80054b2:	431a      	orrs	r2, r3
 80054b4:	68fb      	ldr	r3, [r7, #12]
 80054b6:	63da      	str	r2, [r3, #60]	@ 0x3c
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc); 
 80054b8:	68fb      	ldr	r3, [r7, #12]
 80054ba:	0018      	movs	r0, r3
 80054bc:	f7ff fdfe 	bl	80050bc <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80054c0:	46c0      	nop			@ (mov r8, r8)
 80054c2:	46bd      	mov	sp, r7
 80054c4:	b004      	add	sp, #16
 80054c6:	bd80      	pop	{r7, pc}

080054c8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80054c8:	b580      	push	{r7, lr}
 80054ca:	b082      	sub	sp, #8
 80054cc:	af00      	add	r7, sp, #0
 80054ce:	0002      	movs	r2, r0
 80054d0:	1dfb      	adds	r3, r7, #7
 80054d2:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80054d4:	1dfb      	adds	r3, r7, #7
 80054d6:	781b      	ldrb	r3, [r3, #0]
 80054d8:	2b7f      	cmp	r3, #127	@ 0x7f
 80054da:	d809      	bhi.n	80054f0 <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80054dc:	1dfb      	adds	r3, r7, #7
 80054de:	781b      	ldrb	r3, [r3, #0]
 80054e0:	001a      	movs	r2, r3
 80054e2:	231f      	movs	r3, #31
 80054e4:	401a      	ands	r2, r3
 80054e6:	4b04      	ldr	r3, [pc, #16]	@ (80054f8 <__NVIC_EnableIRQ+0x30>)
 80054e8:	2101      	movs	r1, #1
 80054ea:	4091      	lsls	r1, r2
 80054ec:	000a      	movs	r2, r1
 80054ee:	601a      	str	r2, [r3, #0]
  }
}
 80054f0:	46c0      	nop			@ (mov r8, r8)
 80054f2:	46bd      	mov	sp, r7
 80054f4:	b002      	add	sp, #8
 80054f6:	bd80      	pop	{r7, pc}
 80054f8:	e000e100 	.word	0xe000e100

080054fc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80054fc:	b590      	push	{r4, r7, lr}
 80054fe:	b083      	sub	sp, #12
 8005500:	af00      	add	r7, sp, #0
 8005502:	0002      	movs	r2, r0
 8005504:	6039      	str	r1, [r7, #0]
 8005506:	1dfb      	adds	r3, r7, #7
 8005508:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800550a:	1dfb      	adds	r3, r7, #7
 800550c:	781b      	ldrb	r3, [r3, #0]
 800550e:	2b7f      	cmp	r3, #127	@ 0x7f
 8005510:	d828      	bhi.n	8005564 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8005512:	4a2f      	ldr	r2, [pc, #188]	@ (80055d0 <__NVIC_SetPriority+0xd4>)
 8005514:	1dfb      	adds	r3, r7, #7
 8005516:	781b      	ldrb	r3, [r3, #0]
 8005518:	b25b      	sxtb	r3, r3
 800551a:	089b      	lsrs	r3, r3, #2
 800551c:	33c0      	adds	r3, #192	@ 0xc0
 800551e:	009b      	lsls	r3, r3, #2
 8005520:	589b      	ldr	r3, [r3, r2]
 8005522:	1dfa      	adds	r2, r7, #7
 8005524:	7812      	ldrb	r2, [r2, #0]
 8005526:	0011      	movs	r1, r2
 8005528:	2203      	movs	r2, #3
 800552a:	400a      	ands	r2, r1
 800552c:	00d2      	lsls	r2, r2, #3
 800552e:	21ff      	movs	r1, #255	@ 0xff
 8005530:	4091      	lsls	r1, r2
 8005532:	000a      	movs	r2, r1
 8005534:	43d2      	mvns	r2, r2
 8005536:	401a      	ands	r2, r3
 8005538:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800553a:	683b      	ldr	r3, [r7, #0]
 800553c:	019b      	lsls	r3, r3, #6
 800553e:	22ff      	movs	r2, #255	@ 0xff
 8005540:	401a      	ands	r2, r3
 8005542:	1dfb      	adds	r3, r7, #7
 8005544:	781b      	ldrb	r3, [r3, #0]
 8005546:	0018      	movs	r0, r3
 8005548:	2303      	movs	r3, #3
 800554a:	4003      	ands	r3, r0
 800554c:	00db      	lsls	r3, r3, #3
 800554e:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8005550:	481f      	ldr	r0, [pc, #124]	@ (80055d0 <__NVIC_SetPriority+0xd4>)
 8005552:	1dfb      	adds	r3, r7, #7
 8005554:	781b      	ldrb	r3, [r3, #0]
 8005556:	b25b      	sxtb	r3, r3
 8005558:	089b      	lsrs	r3, r3, #2
 800555a:	430a      	orrs	r2, r1
 800555c:	33c0      	adds	r3, #192	@ 0xc0
 800555e:	009b      	lsls	r3, r3, #2
 8005560:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8005562:	e031      	b.n	80055c8 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8005564:	4a1b      	ldr	r2, [pc, #108]	@ (80055d4 <__NVIC_SetPriority+0xd8>)
 8005566:	1dfb      	adds	r3, r7, #7
 8005568:	781b      	ldrb	r3, [r3, #0]
 800556a:	0019      	movs	r1, r3
 800556c:	230f      	movs	r3, #15
 800556e:	400b      	ands	r3, r1
 8005570:	3b08      	subs	r3, #8
 8005572:	089b      	lsrs	r3, r3, #2
 8005574:	3306      	adds	r3, #6
 8005576:	009b      	lsls	r3, r3, #2
 8005578:	18d3      	adds	r3, r2, r3
 800557a:	3304      	adds	r3, #4
 800557c:	681b      	ldr	r3, [r3, #0]
 800557e:	1dfa      	adds	r2, r7, #7
 8005580:	7812      	ldrb	r2, [r2, #0]
 8005582:	0011      	movs	r1, r2
 8005584:	2203      	movs	r2, #3
 8005586:	400a      	ands	r2, r1
 8005588:	00d2      	lsls	r2, r2, #3
 800558a:	21ff      	movs	r1, #255	@ 0xff
 800558c:	4091      	lsls	r1, r2
 800558e:	000a      	movs	r2, r1
 8005590:	43d2      	mvns	r2, r2
 8005592:	401a      	ands	r2, r3
 8005594:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8005596:	683b      	ldr	r3, [r7, #0]
 8005598:	019b      	lsls	r3, r3, #6
 800559a:	22ff      	movs	r2, #255	@ 0xff
 800559c:	401a      	ands	r2, r3
 800559e:	1dfb      	adds	r3, r7, #7
 80055a0:	781b      	ldrb	r3, [r3, #0]
 80055a2:	0018      	movs	r0, r3
 80055a4:	2303      	movs	r3, #3
 80055a6:	4003      	ands	r3, r0
 80055a8:	00db      	lsls	r3, r3, #3
 80055aa:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80055ac:	4809      	ldr	r0, [pc, #36]	@ (80055d4 <__NVIC_SetPriority+0xd8>)
 80055ae:	1dfb      	adds	r3, r7, #7
 80055b0:	781b      	ldrb	r3, [r3, #0]
 80055b2:	001c      	movs	r4, r3
 80055b4:	230f      	movs	r3, #15
 80055b6:	4023      	ands	r3, r4
 80055b8:	3b08      	subs	r3, #8
 80055ba:	089b      	lsrs	r3, r3, #2
 80055bc:	430a      	orrs	r2, r1
 80055be:	3306      	adds	r3, #6
 80055c0:	009b      	lsls	r3, r3, #2
 80055c2:	18c3      	adds	r3, r0, r3
 80055c4:	3304      	adds	r3, #4
 80055c6:	601a      	str	r2, [r3, #0]
}
 80055c8:	46c0      	nop			@ (mov r8, r8)
 80055ca:	46bd      	mov	sp, r7
 80055cc:	b003      	add	sp, #12
 80055ce:	bd90      	pop	{r4, r7, pc}
 80055d0:	e000e100 	.word	0xe000e100
 80055d4:	e000ed00 	.word	0xe000ed00

080055d8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80055d8:	b580      	push	{r7, lr}
 80055da:	b082      	sub	sp, #8
 80055dc:	af00      	add	r7, sp, #0
 80055de:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	1e5a      	subs	r2, r3, #1
 80055e4:	2380      	movs	r3, #128	@ 0x80
 80055e6:	045b      	lsls	r3, r3, #17
 80055e8:	429a      	cmp	r2, r3
 80055ea:	d301      	bcc.n	80055f0 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 80055ec:	2301      	movs	r3, #1
 80055ee:	e010      	b.n	8005612 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80055f0:	4b0a      	ldr	r3, [pc, #40]	@ (800561c <SysTick_Config+0x44>)
 80055f2:	687a      	ldr	r2, [r7, #4]
 80055f4:	3a01      	subs	r2, #1
 80055f6:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80055f8:	2301      	movs	r3, #1
 80055fa:	425b      	negs	r3, r3
 80055fc:	2103      	movs	r1, #3
 80055fe:	0018      	movs	r0, r3
 8005600:	f7ff ff7c 	bl	80054fc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8005604:	4b05      	ldr	r3, [pc, #20]	@ (800561c <SysTick_Config+0x44>)
 8005606:	2200      	movs	r2, #0
 8005608:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800560a:	4b04      	ldr	r3, [pc, #16]	@ (800561c <SysTick_Config+0x44>)
 800560c:	2207      	movs	r2, #7
 800560e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8005610:	2300      	movs	r3, #0
}
 8005612:	0018      	movs	r0, r3
 8005614:	46bd      	mov	sp, r7
 8005616:	b002      	add	sp, #8
 8005618:	bd80      	pop	{r7, pc}
 800561a:	46c0      	nop			@ (mov r8, r8)
 800561c:	e000e010 	.word	0xe000e010

08005620 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005620:	b580      	push	{r7, lr}
 8005622:	b084      	sub	sp, #16
 8005624:	af00      	add	r7, sp, #0
 8005626:	60b9      	str	r1, [r7, #8]
 8005628:	607a      	str	r2, [r7, #4]
 800562a:	210f      	movs	r1, #15
 800562c:	187b      	adds	r3, r7, r1
 800562e:	1c02      	adds	r2, r0, #0
 8005630:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8005632:	68ba      	ldr	r2, [r7, #8]
 8005634:	187b      	adds	r3, r7, r1
 8005636:	781b      	ldrb	r3, [r3, #0]
 8005638:	b25b      	sxtb	r3, r3
 800563a:	0011      	movs	r1, r2
 800563c:	0018      	movs	r0, r3
 800563e:	f7ff ff5d 	bl	80054fc <__NVIC_SetPriority>

  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);
}
 8005642:	46c0      	nop			@ (mov r8, r8)
 8005644:	46bd      	mov	sp, r7
 8005646:	b004      	add	sp, #16
 8005648:	bd80      	pop	{r7, pc}

0800564a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800564a:	b580      	push	{r7, lr}
 800564c:	b082      	sub	sp, #8
 800564e:	af00      	add	r7, sp, #0
 8005650:	0002      	movs	r2, r0
 8005652:	1dfb      	adds	r3, r7, #7
 8005654:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8005656:	1dfb      	adds	r3, r7, #7
 8005658:	781b      	ldrb	r3, [r3, #0]
 800565a:	b25b      	sxtb	r3, r3
 800565c:	0018      	movs	r0, r3
 800565e:	f7ff ff33 	bl	80054c8 <__NVIC_EnableIRQ>
}
 8005662:	46c0      	nop			@ (mov r8, r8)
 8005664:	46bd      	mov	sp, r7
 8005666:	b002      	add	sp, #8
 8005668:	bd80      	pop	{r7, pc}

0800566a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800566a:	b580      	push	{r7, lr}
 800566c:	b082      	sub	sp, #8
 800566e:	af00      	add	r7, sp, #0
 8005670:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	0018      	movs	r0, r3
 8005676:	f7ff ffaf 	bl	80055d8 <SysTick_Config>
 800567a:	0003      	movs	r3, r0
}
 800567c:	0018      	movs	r0, r3
 800567e:	46bd      	mov	sp, r7
 8005680:	b002      	add	sp, #8
 8005682:	bd80      	pop	{r7, pc}

08005684 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8005684:	b580      	push	{r7, lr}
 8005686:	b084      	sub	sp, #16
 8005688:	af00      	add	r7, sp, #0
 800568a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 800568c:	2300      	movs	r3, #0
 800568e:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if (NULL == hdma)
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	2b00      	cmp	r3, #0
 8005694:	d101      	bne.n	800569a <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8005696:	2301      	movs	r3, #1
 8005698:	e036      	b.n	8005708 <HAL_DMA_Init+0x84>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	2221      	movs	r2, #33	@ 0x21
 800569e:	2102      	movs	r1, #2
 80056a0:	5499      	strb	r1, [r3, r2]

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	681b      	ldr	r3, [r3, #0]
 80056a6:	681b      	ldr	r3, [r3, #0]
 80056a8:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 80056aa:	68fb      	ldr	r3, [r7, #12]
 80056ac:	4a18      	ldr	r2, [pc, #96]	@ (8005710 <HAL_DMA_Init+0x8c>)
 80056ae:	4013      	ands	r3, r2
 80056b0:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 80056ba:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	68db      	ldr	r3, [r3, #12]
 80056c0:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80056c6:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	695b      	ldr	r3, [r3, #20]
 80056cc:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80056d2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	69db      	ldr	r3, [r3, #28]
 80056d8:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80056da:	68fa      	ldr	r2, [r7, #12]
 80056dc:	4313      	orrs	r3, r2
 80056de:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	681b      	ldr	r3, [r3, #0]
 80056e4:	68fa      	ldr	r2, [r7, #12]
 80056e6:	601a      	str	r2, [r3, #0]

  /* Initialize DmaBaseAddress and ChannelIndex parameters used
     by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  DMA_CalcBaseAndBitshift(hdma);
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	0018      	movs	r0, r3
 80056ec:	f000 f9c4 	bl	8005a78 <DMA_CalcBaseAndBitshift>

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	2200      	movs	r2, #0
 80056f4:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	2221      	movs	r2, #33	@ 0x21
 80056fa:	2101      	movs	r1, #1
 80056fc:	5499      	strb	r1, [r3, r2]

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	2220      	movs	r2, #32
 8005702:	2100      	movs	r1, #0
 8005704:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8005706:	2300      	movs	r3, #0
}
 8005708:	0018      	movs	r0, r3
 800570a:	46bd      	mov	sp, r7
 800570c:	b004      	add	sp, #16
 800570e:	bd80      	pop	{r7, pc}
 8005710:	ffffc00f 	.word	0xffffc00f

08005714 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8005714:	b580      	push	{r7, lr}
 8005716:	b086      	sub	sp, #24
 8005718:	af00      	add	r7, sp, #0
 800571a:	60f8      	str	r0, [r7, #12]
 800571c:	60b9      	str	r1, [r7, #8]
 800571e:	607a      	str	r2, [r7, #4]
 8005720:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005722:	2317      	movs	r3, #23
 8005724:	18fb      	adds	r3, r7, r3
 8005726:	2200      	movs	r2, #0
 8005728:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800572a:	68fb      	ldr	r3, [r7, #12]
 800572c:	2220      	movs	r2, #32
 800572e:	5c9b      	ldrb	r3, [r3, r2]
 8005730:	2b01      	cmp	r3, #1
 8005732:	d101      	bne.n	8005738 <HAL_DMA_Start_IT+0x24>
 8005734:	2302      	movs	r3, #2
 8005736:	e04f      	b.n	80057d8 <HAL_DMA_Start_IT+0xc4>
 8005738:	68fb      	ldr	r3, [r7, #12]
 800573a:	2220      	movs	r2, #32
 800573c:	2101      	movs	r1, #1
 800573e:	5499      	strb	r1, [r3, r2]

  if (HAL_DMA_STATE_READY == hdma->State)
 8005740:	68fb      	ldr	r3, [r7, #12]
 8005742:	2221      	movs	r2, #33	@ 0x21
 8005744:	5c9b      	ldrb	r3, [r3, r2]
 8005746:	b2db      	uxtb	r3, r3
 8005748:	2b01      	cmp	r3, #1
 800574a:	d13a      	bne.n	80057c2 <HAL_DMA_Start_IT+0xae>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800574c:	68fb      	ldr	r3, [r7, #12]
 800574e:	2221      	movs	r2, #33	@ 0x21
 8005750:	2102      	movs	r1, #2
 8005752:	5499      	strb	r1, [r3, r2]

    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005754:	68fb      	ldr	r3, [r7, #12]
 8005756:	2200      	movs	r2, #0
 8005758:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Disable the peripheral */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 800575a:	68fb      	ldr	r3, [r7, #12]
 800575c:	681b      	ldr	r3, [r3, #0]
 800575e:	681a      	ldr	r2, [r3, #0]
 8005760:	68fb      	ldr	r3, [r7, #12]
 8005762:	681b      	ldr	r3, [r3, #0]
 8005764:	2101      	movs	r1, #1
 8005766:	438a      	bics	r2, r1
 8005768:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800576a:	683b      	ldr	r3, [r7, #0]
 800576c:	687a      	ldr	r2, [r7, #4]
 800576e:	68b9      	ldr	r1, [r7, #8]
 8005770:	68f8      	ldr	r0, [r7, #12]
 8005772:	f000 f954 	bl	8005a1e <DMA_SetConfig>

    /* Enable the transfer complete, & transfer error interrupts */
    /* Half transfer interrupt is optional: enable it only if associated callback is available */
    if (NULL != hdma->XferHalfCpltCallback)
 8005776:	68fb      	ldr	r3, [r7, #12]
 8005778:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800577a:	2b00      	cmp	r3, #0
 800577c:	d008      	beq.n	8005790 <HAL_DMA_Start_IT+0x7c>
    {
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 800577e:	68fb      	ldr	r3, [r7, #12]
 8005780:	681b      	ldr	r3, [r3, #0]
 8005782:	681a      	ldr	r2, [r3, #0]
 8005784:	68fb      	ldr	r3, [r7, #12]
 8005786:	681b      	ldr	r3, [r3, #0]
 8005788:	210e      	movs	r1, #14
 800578a:	430a      	orrs	r2, r1
 800578c:	601a      	str	r2, [r3, #0]
 800578e:	e00f      	b.n	80057b0 <HAL_DMA_Start_IT+0x9c>
    }
    else
    {
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_TE);
 8005790:	68fb      	ldr	r3, [r7, #12]
 8005792:	681b      	ldr	r3, [r3, #0]
 8005794:	681a      	ldr	r2, [r3, #0]
 8005796:	68fb      	ldr	r3, [r7, #12]
 8005798:	681b      	ldr	r3, [r3, #0]
 800579a:	210a      	movs	r1, #10
 800579c:	430a      	orrs	r2, r1
 800579e:	601a      	str	r2, [r3, #0]
      hdma->Instance->CCR &= ~DMA_IT_HT;
 80057a0:	68fb      	ldr	r3, [r7, #12]
 80057a2:	681b      	ldr	r3, [r3, #0]
 80057a4:	681a      	ldr	r2, [r3, #0]
 80057a6:	68fb      	ldr	r3, [r7, #12]
 80057a8:	681b      	ldr	r3, [r3, #0]
 80057aa:	2104      	movs	r1, #4
 80057ac:	438a      	bics	r2, r1
 80057ae:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    hdma->Instance->CCR |= DMA_CCR_EN;
 80057b0:	68fb      	ldr	r3, [r7, #12]
 80057b2:	681b      	ldr	r3, [r3, #0]
 80057b4:	681a      	ldr	r2, [r3, #0]
 80057b6:	68fb      	ldr	r3, [r7, #12]
 80057b8:	681b      	ldr	r3, [r3, #0]
 80057ba:	2101      	movs	r1, #1
 80057bc:	430a      	orrs	r2, r1
 80057be:	601a      	str	r2, [r3, #0]
 80057c0:	e007      	b.n	80057d2 <HAL_DMA_Start_IT+0xbe>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80057c2:	68fb      	ldr	r3, [r7, #12]
 80057c4:	2220      	movs	r2, #32
 80057c6:	2100      	movs	r1, #0
 80057c8:	5499      	strb	r1, [r3, r2]

    /* Remain BUSY */
    status = HAL_BUSY;
 80057ca:	2317      	movs	r3, #23
 80057cc:	18fb      	adds	r3, r7, r3
 80057ce:	2202      	movs	r2, #2
 80057d0:	701a      	strb	r2, [r3, #0]
  }

  return status;
 80057d2:	2317      	movs	r3, #23
 80057d4:	18fb      	adds	r3, r7, r3
 80057d6:	781b      	ldrb	r3, [r3, #0]
}
 80057d8:	0018      	movs	r0, r3
 80057da:	46bd      	mov	sp, r7
 80057dc:	b006      	add	sp, #24
 80057de:	bd80      	pop	{r7, pc}

080057e0 <HAL_DMA_Abort>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80057e0:	b580      	push	{r7, lr}
 80057e2:	b082      	sub	sp, #8
 80057e4:	af00      	add	r7, sp, #0
 80057e6:	6078      	str	r0, [r7, #4]
  if (hdma->State != HAL_DMA_STATE_BUSY)
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	2221      	movs	r2, #33	@ 0x21
 80057ec:	5c9b      	ldrb	r3, [r3, r2]
 80057ee:	b2db      	uxtb	r3, r3
 80057f0:	2b02      	cmp	r3, #2
 80057f2:	d008      	beq.n	8005806 <HAL_DMA_Abort+0x26>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	2204      	movs	r2, #4
 80057f8:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	2220      	movs	r2, #32
 80057fe:	2100      	movs	r1, #0
 8005800:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 8005802:	2301      	movs	r3, #1
 8005804:	e020      	b.n	8005848 <HAL_DMA_Abort+0x68>
  }
  else
  {
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	681b      	ldr	r3, [r3, #0]
 800580a:	681a      	ldr	r2, [r3, #0]
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	681b      	ldr	r3, [r3, #0]
 8005810:	210e      	movs	r1, #14
 8005812:	438a      	bics	r2, r1
 8005814:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	681b      	ldr	r3, [r3, #0]
 800581a:	681a      	ldr	r2, [r3, #0]
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	681b      	ldr	r3, [r3, #0]
 8005820:	2101      	movs	r1, #1
 8005822:	438a      	bics	r2, r1
 8005824:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800582e:	2101      	movs	r1, #1
 8005830:	4091      	lsls	r1, r2
 8005832:	000a      	movs	r2, r1
 8005834:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	2221      	movs	r2, #33	@ 0x21
 800583a:	2101      	movs	r1, #1
 800583c:	5499      	strb	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	2220      	movs	r2, #32
 8005842:	2100      	movs	r1, #0
 8005844:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8005846:	2300      	movs	r3, #0
}
 8005848:	0018      	movs	r0, r3
 800584a:	46bd      	mov	sp, r7
 800584c:	b002      	add	sp, #8
 800584e:	bd80      	pop	{r7, pc}

08005850 <HAL_DMA_Abort_IT>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8005850:	b580      	push	{r7, lr}
 8005852:	b084      	sub	sp, #16
 8005854:	af00      	add	r7, sp, #0
 8005856:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005858:	210f      	movs	r1, #15
 800585a:	187b      	adds	r3, r7, r1
 800585c:	2200      	movs	r2, #0
 800585e:	701a      	strb	r2, [r3, #0]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	2221      	movs	r2, #33	@ 0x21
 8005864:	5c9b      	ldrb	r3, [r3, r2]
 8005866:	b2db      	uxtb	r3, r3
 8005868:	2b02      	cmp	r3, #2
 800586a:	d006      	beq.n	800587a <HAL_DMA_Abort_IT+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	2204      	movs	r2, #4
 8005870:	639a      	str	r2, [r3, #56]	@ 0x38

    status = HAL_ERROR;
 8005872:	187b      	adds	r3, r7, r1
 8005874:	2201      	movs	r2, #1
 8005876:	701a      	strb	r2, [r3, #0]
 8005878:	e028      	b.n	80058cc <HAL_DMA_Abort_IT+0x7c>
  }
  else
  {

    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	681b      	ldr	r3, [r3, #0]
 800587e:	681a      	ldr	r2, [r3, #0]
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	681b      	ldr	r3, [r3, #0]
 8005884:	210e      	movs	r1, #14
 8005886:	438a      	bics	r2, r1
 8005888:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	681b      	ldr	r3, [r3, #0]
 800588e:	681a      	ldr	r2, [r3, #0]
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	681b      	ldr	r3, [r3, #0]
 8005894:	2101      	movs	r1, #1
 8005896:	438a      	bics	r2, r1
 8005898:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80058a2:	2101      	movs	r1, #1
 80058a4:	4091      	lsls	r1, r2
 80058a6:	000a      	movs	r2, r1
 80058a8:	605a      	str	r2, [r3, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	2221      	movs	r2, #33	@ 0x21
 80058ae:	2101      	movs	r1, #1
 80058b0:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	2220      	movs	r2, #32
 80058b6:	2100      	movs	r1, #0
 80058b8:	5499      	strb	r1, [r3, r2]

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80058be:	2b00      	cmp	r3, #0
 80058c0:	d004      	beq.n	80058cc <HAL_DMA_Abort_IT+0x7c>
    {
      hdma->XferAbortCallback(hdma);
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80058c6:	687a      	ldr	r2, [r7, #4]
 80058c8:	0010      	movs	r0, r2
 80058ca:	4798      	blx	r3
    }
  }
  return status;
 80058cc:	230f      	movs	r3, #15
 80058ce:	18fb      	adds	r3, r7, r3
 80058d0:	781b      	ldrb	r3, [r3, #0]
}
 80058d2:	0018      	movs	r0, r3
 80058d4:	46bd      	mov	sp, r7
 80058d6:	b004      	add	sp, #16
 80058d8:	bd80      	pop	{r7, pc}

080058da <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80058da:	b580      	push	{r7, lr}
 80058dc:	b084      	sub	sp, #16
 80058de:	af00      	add	r7, sp, #0
 80058e0:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80058e6:	681b      	ldr	r3, [r3, #0]
 80058e8:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	681b      	ldr	r3, [r3, #0]
 80058ee:	681b      	ldr	r3, [r3, #0]
 80058f0:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80058f6:	2204      	movs	r2, #4
 80058f8:	409a      	lsls	r2, r3
 80058fa:	0013      	movs	r3, r2
 80058fc:	68fa      	ldr	r2, [r7, #12]
 80058fe:	4013      	ands	r3, r2
 8005900:	d024      	beq.n	800594c <HAL_DMA_IRQHandler+0x72>
 8005902:	68bb      	ldr	r3, [r7, #8]
 8005904:	2204      	movs	r2, #4
 8005906:	4013      	ands	r3, r2
 8005908:	d020      	beq.n	800594c <HAL_DMA_IRQHandler+0x72>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	681b      	ldr	r3, [r3, #0]
 800590e:	681b      	ldr	r3, [r3, #0]
 8005910:	2220      	movs	r2, #32
 8005912:	4013      	ands	r3, r2
 8005914:	d107      	bne.n	8005926 <HAL_DMA_IRQHandler+0x4c>
    {
      /* Disable the half transfer interrupt */
      hdma->Instance->CCR &= ~DMA_IT_HT;
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	681b      	ldr	r3, [r3, #0]
 800591a:	681a      	ldr	r2, [r3, #0]
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	681b      	ldr	r3, [r3, #0]
 8005920:	2104      	movs	r1, #4
 8005922:	438a      	bics	r2, r1
 8005924:	601a      	str	r2, [r3, #0]
    }

    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_HT1 << hdma->ChannelIndex;
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800592e:	2104      	movs	r1, #4
 8005930:	4091      	lsls	r1, r2
 8005932:	000a      	movs	r2, r1
 8005934:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* State is updated only in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800593a:	2b00      	cmp	r3, #0
 800593c:	d100      	bne.n	8005940 <HAL_DMA_IRQHandler+0x66>
 800593e:	e06a      	b.n	8005a16 <HAL_DMA_IRQHandler+0x13c>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005944:	687a      	ldr	r2, [r7, #4]
 8005946:	0010      	movs	r0, r2
 8005948:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 800594a:	e064      	b.n	8005a16 <HAL_DMA_IRQHandler+0x13c>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005950:	2202      	movs	r2, #2
 8005952:	409a      	lsls	r2, r3
 8005954:	0013      	movs	r3, r2
 8005956:	68fa      	ldr	r2, [r7, #12]
 8005958:	4013      	ands	r3, r2
 800595a:	d02b      	beq.n	80059b4 <HAL_DMA_IRQHandler+0xda>
 800595c:	68bb      	ldr	r3, [r7, #8]
 800595e:	2202      	movs	r2, #2
 8005960:	4013      	ands	r3, r2
 8005962:	d027      	beq.n	80059b4 <HAL_DMA_IRQHandler+0xda>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	681b      	ldr	r3, [r3, #0]
 8005968:	681b      	ldr	r3, [r3, #0]
 800596a:	2220      	movs	r2, #32
 800596c:	4013      	ands	r3, r2
 800596e:	d10b      	bne.n	8005988 <HAL_DMA_IRQHandler+0xae>
    {
      /* Disable the transfer complete  & transfer error interrupts */
      /* if the DMA mode is not CIRCULAR */
      hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	681b      	ldr	r3, [r3, #0]
 8005974:	681a      	ldr	r2, [r3, #0]
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	681b      	ldr	r3, [r3, #0]
 800597a:	210a      	movs	r1, #10
 800597c:	438a      	bics	r2, r1
 800597e:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	2221      	movs	r2, #33	@ 0x21
 8005984:	2101      	movs	r1, #1
 8005986:	5499      	strb	r1, [r3, r2]
    }

    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_TC1 << hdma->ChannelIndex;
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005990:	2102      	movs	r1, #2
 8005992:	4091      	lsls	r1, r2
 8005994:	000a      	movs	r2, r1
 8005996:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	2220      	movs	r2, #32
 800599c:	2100      	movs	r1, #0
 800599e:	5499      	strb	r1, [r3, r2]

    if (hdma->XferCpltCallback != NULL)
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80059a4:	2b00      	cmp	r3, #0
 80059a6:	d036      	beq.n	8005a16 <HAL_DMA_IRQHandler+0x13c>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80059ac:	687a      	ldr	r2, [r7, #4]
 80059ae:	0010      	movs	r0, r2
 80059b0:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 80059b2:	e030      	b.n	8005a16 <HAL_DMA_IRQHandler+0x13c>
    }
  }

  /* Transfer Error Interrupt management ***************************************/
  else if ((RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80059b8:	2208      	movs	r2, #8
 80059ba:	409a      	lsls	r2, r3
 80059bc:	0013      	movs	r3, r2
 80059be:	68fa      	ldr	r2, [r7, #12]
 80059c0:	4013      	ands	r3, r2
 80059c2:	d028      	beq.n	8005a16 <HAL_DMA_IRQHandler+0x13c>
 80059c4:	68bb      	ldr	r3, [r7, #8]
 80059c6:	2208      	movs	r2, #8
 80059c8:	4013      	ands	r3, r2
 80059ca:	d024      	beq.n	8005a16 <HAL_DMA_IRQHandler+0x13c>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Then, disable all DMA interrupts */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	681b      	ldr	r3, [r3, #0]
 80059d0:	681a      	ldr	r2, [r3, #0]
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	681b      	ldr	r3, [r3, #0]
 80059d6:	210e      	movs	r1, #14
 80059d8:	438a      	bics	r2, r1
 80059da:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80059e4:	2101      	movs	r1, #1
 80059e6:	4091      	lsls	r1, r2
 80059e8:	000a      	movs	r2, r1
 80059ea:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	2201      	movs	r2, #1
 80059f0:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	2221      	movs	r2, #33	@ 0x21
 80059f6:	2101      	movs	r1, #1
 80059f8:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	2220      	movs	r2, #32
 80059fe:	2100      	movs	r1, #0
 8005a00:	5499      	strb	r1, [r3, r2]

    if (hdma->XferErrorCallback != NULL)
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005a06:	2b00      	cmp	r3, #0
 8005a08:	d005      	beq.n	8005a16 <HAL_DMA_IRQHandler+0x13c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005a0e:	687a      	ldr	r2, [r7, #4]
 8005a10:	0010      	movs	r0, r2
 8005a12:	4798      	blx	r3
    }
  }
}
 8005a14:	e7ff      	b.n	8005a16 <HAL_DMA_IRQHandler+0x13c>
 8005a16:	46c0      	nop			@ (mov r8, r8)
 8005a18:	46bd      	mov	sp, r7
 8005a1a:	b004      	add	sp, #16
 8005a1c:	bd80      	pop	{r7, pc}

08005a1e <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8005a1e:	b580      	push	{r7, lr}
 8005a20:	b084      	sub	sp, #16
 8005a22:	af00      	add	r7, sp, #0
 8005a24:	60f8      	str	r0, [r7, #12]
 8005a26:	60b9      	str	r1, [r7, #8]
 8005a28:	607a      	str	r2, [r7, #4]
 8005a2a:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8005a2c:	68fb      	ldr	r3, [r7, #12]
 8005a2e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8005a30:	68fb      	ldr	r3, [r7, #12]
 8005a32:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005a34:	2101      	movs	r1, #1
 8005a36:	4091      	lsls	r1, r2
 8005a38:	000a      	movs	r2, r1
 8005a3a:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8005a3c:	68fb      	ldr	r3, [r7, #12]
 8005a3e:	681b      	ldr	r3, [r3, #0]
 8005a40:	683a      	ldr	r2, [r7, #0]
 8005a42:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8005a44:	68fb      	ldr	r3, [r7, #12]
 8005a46:	685b      	ldr	r3, [r3, #4]
 8005a48:	2b10      	cmp	r3, #16
 8005a4a:	d108      	bne.n	8005a5e <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8005a4c:	68fb      	ldr	r3, [r7, #12]
 8005a4e:	681b      	ldr	r3, [r3, #0]
 8005a50:	687a      	ldr	r2, [r7, #4]
 8005a52:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8005a54:	68fb      	ldr	r3, [r7, #12]
 8005a56:	681b      	ldr	r3, [r3, #0]
 8005a58:	68ba      	ldr	r2, [r7, #8]
 8005a5a:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8005a5c:	e007      	b.n	8005a6e <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8005a5e:	68fb      	ldr	r3, [r7, #12]
 8005a60:	681b      	ldr	r3, [r3, #0]
 8005a62:	68ba      	ldr	r2, [r7, #8]
 8005a64:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8005a66:	68fb      	ldr	r3, [r7, #12]
 8005a68:	681b      	ldr	r3, [r3, #0]
 8005a6a:	687a      	ldr	r2, [r7, #4]
 8005a6c:	60da      	str	r2, [r3, #12]
}
 8005a6e:	46c0      	nop			@ (mov r8, r8)
 8005a70:	46bd      	mov	sp, r7
 8005a72:	b004      	add	sp, #16
 8005a74:	bd80      	pop	{r7, pc}
	...

08005a78 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8005a78:	b580      	push	{r7, lr}
 8005a7a:	b082      	sub	sp, #8
 8005a7c:	af00      	add	r7, sp, #0
 8005a7e:	6078      	str	r0, [r7, #4]
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* calculation of the channel index */
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	681b      	ldr	r3, [r3, #0]
 8005a84:	4a08      	ldr	r2, [pc, #32]	@ (8005aa8 <DMA_CalcBaseAndBitshift+0x30>)
 8005a86:	4694      	mov	ip, r2
 8005a88:	4463      	add	r3, ip
 8005a8a:	2114      	movs	r1, #20
 8005a8c:	0018      	movs	r0, r3
 8005a8e:	f7fa fb61 	bl	8000154 <__udivsi3>
 8005a92:	0003      	movs	r3, r0
 8005a94:	009a      	lsls	r2, r3, #2
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->DmaBaseAddress = DMA1;
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	4a03      	ldr	r2, [pc, #12]	@ (8005aac <DMA_CalcBaseAndBitshift+0x34>)
 8005a9e:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif
}
 8005aa0:	46c0      	nop			@ (mov r8, r8)
 8005aa2:	46bd      	mov	sp, r7
 8005aa4:	b002      	add	sp, #8
 8005aa6:	bd80      	pop	{r7, pc}
 8005aa8:	bffdfff8 	.word	0xbffdfff8
 8005aac:	40020000 	.word	0x40020000

08005ab0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005ab0:	b580      	push	{r7, lr}
 8005ab2:	b086      	sub	sp, #24
 8005ab4:	af00      	add	r7, sp, #0
 8005ab6:	6078      	str	r0, [r7, #4]
 8005ab8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8005aba:	2300      	movs	r3, #0
 8005abc:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8005abe:	e14f      	b.n	8005d60 <HAL_GPIO_Init+0x2b0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8005ac0:	683b      	ldr	r3, [r7, #0]
 8005ac2:	681b      	ldr	r3, [r3, #0]
 8005ac4:	2101      	movs	r1, #1
 8005ac6:	697a      	ldr	r2, [r7, #20]
 8005ac8:	4091      	lsls	r1, r2
 8005aca:	000a      	movs	r2, r1
 8005acc:	4013      	ands	r3, r2
 8005ace:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8005ad0:	68fb      	ldr	r3, [r7, #12]
 8005ad2:	2b00      	cmp	r3, #0
 8005ad4:	d100      	bne.n	8005ad8 <HAL_GPIO_Init+0x28>
 8005ad6:	e140      	b.n	8005d5a <HAL_GPIO_Init+0x2aa>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8005ad8:	683b      	ldr	r3, [r7, #0]
 8005ada:	685b      	ldr	r3, [r3, #4]
 8005adc:	2203      	movs	r2, #3
 8005ade:	4013      	ands	r3, r2
 8005ae0:	2b01      	cmp	r3, #1
 8005ae2:	d005      	beq.n	8005af0 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8005ae4:	683b      	ldr	r3, [r7, #0]
 8005ae6:	685b      	ldr	r3, [r3, #4]
 8005ae8:	2203      	movs	r2, #3
 8005aea:	4013      	ands	r3, r2
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8005aec:	2b02      	cmp	r3, #2
 8005aee:	d130      	bne.n	8005b52 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	689b      	ldr	r3, [r3, #8]
 8005af4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8005af6:	697b      	ldr	r3, [r7, #20]
 8005af8:	005b      	lsls	r3, r3, #1
 8005afa:	2203      	movs	r2, #3
 8005afc:	409a      	lsls	r2, r3
 8005afe:	0013      	movs	r3, r2
 8005b00:	43da      	mvns	r2, r3
 8005b02:	693b      	ldr	r3, [r7, #16]
 8005b04:	4013      	ands	r3, r2
 8005b06:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8005b08:	683b      	ldr	r3, [r7, #0]
 8005b0a:	68da      	ldr	r2, [r3, #12]
 8005b0c:	697b      	ldr	r3, [r7, #20]
 8005b0e:	005b      	lsls	r3, r3, #1
 8005b10:	409a      	lsls	r2, r3
 8005b12:	0013      	movs	r3, r2
 8005b14:	693a      	ldr	r2, [r7, #16]
 8005b16:	4313      	orrs	r3, r2
 8005b18:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	693a      	ldr	r2, [r7, #16]
 8005b1e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	685b      	ldr	r3, [r3, #4]
 8005b24:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8005b26:	2201      	movs	r2, #1
 8005b28:	697b      	ldr	r3, [r7, #20]
 8005b2a:	409a      	lsls	r2, r3
 8005b2c:	0013      	movs	r3, r2
 8005b2e:	43da      	mvns	r2, r3
 8005b30:	693b      	ldr	r3, [r7, #16]
 8005b32:	4013      	ands	r3, r2
 8005b34:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8005b36:	683b      	ldr	r3, [r7, #0]
 8005b38:	685b      	ldr	r3, [r3, #4]
 8005b3a:	091b      	lsrs	r3, r3, #4
 8005b3c:	2201      	movs	r2, #1
 8005b3e:	401a      	ands	r2, r3
 8005b40:	697b      	ldr	r3, [r7, #20]
 8005b42:	409a      	lsls	r2, r3
 8005b44:	0013      	movs	r3, r2
 8005b46:	693a      	ldr	r2, [r7, #16]
 8005b48:	4313      	orrs	r3, r2
 8005b4a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	693a      	ldr	r2, [r7, #16]
 8005b50:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8005b52:	683b      	ldr	r3, [r7, #0]
 8005b54:	685b      	ldr	r3, [r3, #4]
 8005b56:	2203      	movs	r2, #3
 8005b58:	4013      	ands	r3, r2
 8005b5a:	2b03      	cmp	r3, #3
 8005b5c:	d017      	beq.n	8005b8e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	68db      	ldr	r3, [r3, #12]
 8005b62:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8005b64:	697b      	ldr	r3, [r7, #20]
 8005b66:	005b      	lsls	r3, r3, #1
 8005b68:	2203      	movs	r2, #3
 8005b6a:	409a      	lsls	r2, r3
 8005b6c:	0013      	movs	r3, r2
 8005b6e:	43da      	mvns	r2, r3
 8005b70:	693b      	ldr	r3, [r7, #16]
 8005b72:	4013      	ands	r3, r2
 8005b74:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8005b76:	683b      	ldr	r3, [r7, #0]
 8005b78:	689a      	ldr	r2, [r3, #8]
 8005b7a:	697b      	ldr	r3, [r7, #20]
 8005b7c:	005b      	lsls	r3, r3, #1
 8005b7e:	409a      	lsls	r2, r3
 8005b80:	0013      	movs	r3, r2
 8005b82:	693a      	ldr	r2, [r7, #16]
 8005b84:	4313      	orrs	r3, r2
 8005b86:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	693a      	ldr	r2, [r7, #16]
 8005b8c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005b8e:	683b      	ldr	r3, [r7, #0]
 8005b90:	685b      	ldr	r3, [r3, #4]
 8005b92:	2203      	movs	r2, #3
 8005b94:	4013      	ands	r3, r2
 8005b96:	2b02      	cmp	r3, #2
 8005b98:	d123      	bne.n	8005be2 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8005b9a:	697b      	ldr	r3, [r7, #20]
 8005b9c:	08da      	lsrs	r2, r3, #3
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	3208      	adds	r2, #8
 8005ba2:	0092      	lsls	r2, r2, #2
 8005ba4:	58d3      	ldr	r3, [r2, r3]
 8005ba6:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8005ba8:	697b      	ldr	r3, [r7, #20]
 8005baa:	2207      	movs	r2, #7
 8005bac:	4013      	ands	r3, r2
 8005bae:	009b      	lsls	r3, r3, #2
 8005bb0:	220f      	movs	r2, #15
 8005bb2:	409a      	lsls	r2, r3
 8005bb4:	0013      	movs	r3, r2
 8005bb6:	43da      	mvns	r2, r3
 8005bb8:	693b      	ldr	r3, [r7, #16]
 8005bba:	4013      	ands	r3, r2
 8005bbc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8005bbe:	683b      	ldr	r3, [r7, #0]
 8005bc0:	691a      	ldr	r2, [r3, #16]
 8005bc2:	697b      	ldr	r3, [r7, #20]
 8005bc4:	2107      	movs	r1, #7
 8005bc6:	400b      	ands	r3, r1
 8005bc8:	009b      	lsls	r3, r3, #2
 8005bca:	409a      	lsls	r2, r3
 8005bcc:	0013      	movs	r3, r2
 8005bce:	693a      	ldr	r2, [r7, #16]
 8005bd0:	4313      	orrs	r3, r2
 8005bd2:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8005bd4:	697b      	ldr	r3, [r7, #20]
 8005bd6:	08da      	lsrs	r2, r3, #3
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	3208      	adds	r2, #8
 8005bdc:	0092      	lsls	r2, r2, #2
 8005bde:	6939      	ldr	r1, [r7, #16]
 8005be0:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	681b      	ldr	r3, [r3, #0]
 8005be6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8005be8:	697b      	ldr	r3, [r7, #20]
 8005bea:	005b      	lsls	r3, r3, #1
 8005bec:	2203      	movs	r2, #3
 8005bee:	409a      	lsls	r2, r3
 8005bf0:	0013      	movs	r3, r2
 8005bf2:	43da      	mvns	r2, r3
 8005bf4:	693b      	ldr	r3, [r7, #16]
 8005bf6:	4013      	ands	r3, r2
 8005bf8:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8005bfa:	683b      	ldr	r3, [r7, #0]
 8005bfc:	685b      	ldr	r3, [r3, #4]
 8005bfe:	2203      	movs	r2, #3
 8005c00:	401a      	ands	r2, r3
 8005c02:	697b      	ldr	r3, [r7, #20]
 8005c04:	005b      	lsls	r3, r3, #1
 8005c06:	409a      	lsls	r2, r3
 8005c08:	0013      	movs	r3, r2
 8005c0a:	693a      	ldr	r2, [r7, #16]
 8005c0c:	4313      	orrs	r3, r2
 8005c0e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	693a      	ldr	r2, [r7, #16]
 8005c14:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8005c16:	683b      	ldr	r3, [r7, #0]
 8005c18:	685a      	ldr	r2, [r3, #4]
 8005c1a:	23c0      	movs	r3, #192	@ 0xc0
 8005c1c:	029b      	lsls	r3, r3, #10
 8005c1e:	4013      	ands	r3, r2
 8005c20:	d100      	bne.n	8005c24 <HAL_GPIO_Init+0x174>
 8005c22:	e09a      	b.n	8005d5a <HAL_GPIO_Init+0x2aa>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005c24:	4b54      	ldr	r3, [pc, #336]	@ (8005d78 <HAL_GPIO_Init+0x2c8>)
 8005c26:	699a      	ldr	r2, [r3, #24]
 8005c28:	4b53      	ldr	r3, [pc, #332]	@ (8005d78 <HAL_GPIO_Init+0x2c8>)
 8005c2a:	2101      	movs	r1, #1
 8005c2c:	430a      	orrs	r2, r1
 8005c2e:	619a      	str	r2, [r3, #24]
 8005c30:	4b51      	ldr	r3, [pc, #324]	@ (8005d78 <HAL_GPIO_Init+0x2c8>)
 8005c32:	699b      	ldr	r3, [r3, #24]
 8005c34:	2201      	movs	r2, #1
 8005c36:	4013      	ands	r3, r2
 8005c38:	60bb      	str	r3, [r7, #8]
 8005c3a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8005c3c:	4a4f      	ldr	r2, [pc, #316]	@ (8005d7c <HAL_GPIO_Init+0x2cc>)
 8005c3e:	697b      	ldr	r3, [r7, #20]
 8005c40:	089b      	lsrs	r3, r3, #2
 8005c42:	3302      	adds	r3, #2
 8005c44:	009b      	lsls	r3, r3, #2
 8005c46:	589b      	ldr	r3, [r3, r2]
 8005c48:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8005c4a:	697b      	ldr	r3, [r7, #20]
 8005c4c:	2203      	movs	r2, #3
 8005c4e:	4013      	ands	r3, r2
 8005c50:	009b      	lsls	r3, r3, #2
 8005c52:	220f      	movs	r2, #15
 8005c54:	409a      	lsls	r2, r3
 8005c56:	0013      	movs	r3, r2
 8005c58:	43da      	mvns	r2, r3
 8005c5a:	693b      	ldr	r3, [r7, #16]
 8005c5c:	4013      	ands	r3, r2
 8005c5e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8005c60:	687a      	ldr	r2, [r7, #4]
 8005c62:	2390      	movs	r3, #144	@ 0x90
 8005c64:	05db      	lsls	r3, r3, #23
 8005c66:	429a      	cmp	r2, r3
 8005c68:	d013      	beq.n	8005c92 <HAL_GPIO_Init+0x1e2>
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	4a44      	ldr	r2, [pc, #272]	@ (8005d80 <HAL_GPIO_Init+0x2d0>)
 8005c6e:	4293      	cmp	r3, r2
 8005c70:	d00d      	beq.n	8005c8e <HAL_GPIO_Init+0x1de>
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	4a43      	ldr	r2, [pc, #268]	@ (8005d84 <HAL_GPIO_Init+0x2d4>)
 8005c76:	4293      	cmp	r3, r2
 8005c78:	d007      	beq.n	8005c8a <HAL_GPIO_Init+0x1da>
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	4a42      	ldr	r2, [pc, #264]	@ (8005d88 <HAL_GPIO_Init+0x2d8>)
 8005c7e:	4293      	cmp	r3, r2
 8005c80:	d101      	bne.n	8005c86 <HAL_GPIO_Init+0x1d6>
 8005c82:	2303      	movs	r3, #3
 8005c84:	e006      	b.n	8005c94 <HAL_GPIO_Init+0x1e4>
 8005c86:	2305      	movs	r3, #5
 8005c88:	e004      	b.n	8005c94 <HAL_GPIO_Init+0x1e4>
 8005c8a:	2302      	movs	r3, #2
 8005c8c:	e002      	b.n	8005c94 <HAL_GPIO_Init+0x1e4>
 8005c8e:	2301      	movs	r3, #1
 8005c90:	e000      	b.n	8005c94 <HAL_GPIO_Init+0x1e4>
 8005c92:	2300      	movs	r3, #0
 8005c94:	697a      	ldr	r2, [r7, #20]
 8005c96:	2103      	movs	r1, #3
 8005c98:	400a      	ands	r2, r1
 8005c9a:	0092      	lsls	r2, r2, #2
 8005c9c:	4093      	lsls	r3, r2
 8005c9e:	693a      	ldr	r2, [r7, #16]
 8005ca0:	4313      	orrs	r3, r2
 8005ca2:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8005ca4:	4935      	ldr	r1, [pc, #212]	@ (8005d7c <HAL_GPIO_Init+0x2cc>)
 8005ca6:	697b      	ldr	r3, [r7, #20]
 8005ca8:	089b      	lsrs	r3, r3, #2
 8005caa:	3302      	adds	r3, #2
 8005cac:	009b      	lsls	r3, r3, #2
 8005cae:	693a      	ldr	r2, [r7, #16]
 8005cb0:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8005cb2:	4b36      	ldr	r3, [pc, #216]	@ (8005d8c <HAL_GPIO_Init+0x2dc>)
 8005cb4:	689b      	ldr	r3, [r3, #8]
 8005cb6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005cb8:	68fb      	ldr	r3, [r7, #12]
 8005cba:	43da      	mvns	r2, r3
 8005cbc:	693b      	ldr	r3, [r7, #16]
 8005cbe:	4013      	ands	r3, r2
 8005cc0:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8005cc2:	683b      	ldr	r3, [r7, #0]
 8005cc4:	685a      	ldr	r2, [r3, #4]
 8005cc6:	2380      	movs	r3, #128	@ 0x80
 8005cc8:	035b      	lsls	r3, r3, #13
 8005cca:	4013      	ands	r3, r2
 8005ccc:	d003      	beq.n	8005cd6 <HAL_GPIO_Init+0x226>
        {
          temp |= iocurrent;
 8005cce:	693a      	ldr	r2, [r7, #16]
 8005cd0:	68fb      	ldr	r3, [r7, #12]
 8005cd2:	4313      	orrs	r3, r2
 8005cd4:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8005cd6:	4b2d      	ldr	r3, [pc, #180]	@ (8005d8c <HAL_GPIO_Init+0x2dc>)
 8005cd8:	693a      	ldr	r2, [r7, #16]
 8005cda:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8005cdc:	4b2b      	ldr	r3, [pc, #172]	@ (8005d8c <HAL_GPIO_Init+0x2dc>)
 8005cde:	68db      	ldr	r3, [r3, #12]
 8005ce0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005ce2:	68fb      	ldr	r3, [r7, #12]
 8005ce4:	43da      	mvns	r2, r3
 8005ce6:	693b      	ldr	r3, [r7, #16]
 8005ce8:	4013      	ands	r3, r2
 8005cea:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8005cec:	683b      	ldr	r3, [r7, #0]
 8005cee:	685a      	ldr	r2, [r3, #4]
 8005cf0:	2380      	movs	r3, #128	@ 0x80
 8005cf2:	039b      	lsls	r3, r3, #14
 8005cf4:	4013      	ands	r3, r2
 8005cf6:	d003      	beq.n	8005d00 <HAL_GPIO_Init+0x250>
        {
          temp |= iocurrent;
 8005cf8:	693a      	ldr	r2, [r7, #16]
 8005cfa:	68fb      	ldr	r3, [r7, #12]
 8005cfc:	4313      	orrs	r3, r2
 8005cfe:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8005d00:	4b22      	ldr	r3, [pc, #136]	@ (8005d8c <HAL_GPIO_Init+0x2dc>)
 8005d02:	693a      	ldr	r2, [r7, #16]
 8005d04:	60da      	str	r2, [r3, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR;
 8005d06:	4b21      	ldr	r3, [pc, #132]	@ (8005d8c <HAL_GPIO_Init+0x2dc>)
 8005d08:	685b      	ldr	r3, [r3, #4]
 8005d0a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005d0c:	68fb      	ldr	r3, [r7, #12]
 8005d0e:	43da      	mvns	r2, r3
 8005d10:	693b      	ldr	r3, [r7, #16]
 8005d12:	4013      	ands	r3, r2
 8005d14:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8005d16:	683b      	ldr	r3, [r7, #0]
 8005d18:	685a      	ldr	r2, [r3, #4]
 8005d1a:	2380      	movs	r3, #128	@ 0x80
 8005d1c:	029b      	lsls	r3, r3, #10
 8005d1e:	4013      	ands	r3, r2
 8005d20:	d003      	beq.n	8005d2a <HAL_GPIO_Init+0x27a>
        {
          temp |= iocurrent;
 8005d22:	693a      	ldr	r2, [r7, #16]
 8005d24:	68fb      	ldr	r3, [r7, #12]
 8005d26:	4313      	orrs	r3, r2
 8005d28:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8005d2a:	4b18      	ldr	r3, [pc, #96]	@ (8005d8c <HAL_GPIO_Init+0x2dc>)
 8005d2c:	693a      	ldr	r2, [r7, #16]
 8005d2e:	605a      	str	r2, [r3, #4]

        temp = EXTI->IMR;
 8005d30:	4b16      	ldr	r3, [pc, #88]	@ (8005d8c <HAL_GPIO_Init+0x2dc>)
 8005d32:	681b      	ldr	r3, [r3, #0]
 8005d34:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005d36:	68fb      	ldr	r3, [r7, #12]
 8005d38:	43da      	mvns	r2, r3
 8005d3a:	693b      	ldr	r3, [r7, #16]
 8005d3c:	4013      	ands	r3, r2
 8005d3e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8005d40:	683b      	ldr	r3, [r7, #0]
 8005d42:	685a      	ldr	r2, [r3, #4]
 8005d44:	2380      	movs	r3, #128	@ 0x80
 8005d46:	025b      	lsls	r3, r3, #9
 8005d48:	4013      	ands	r3, r2
 8005d4a:	d003      	beq.n	8005d54 <HAL_GPIO_Init+0x2a4>
        {
          temp |= iocurrent;
 8005d4c:	693a      	ldr	r2, [r7, #16]
 8005d4e:	68fb      	ldr	r3, [r7, #12]
 8005d50:	4313      	orrs	r3, r2
 8005d52:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8005d54:	4b0d      	ldr	r3, [pc, #52]	@ (8005d8c <HAL_GPIO_Init+0x2dc>)
 8005d56:	693a      	ldr	r2, [r7, #16]
 8005d58:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8005d5a:	697b      	ldr	r3, [r7, #20]
 8005d5c:	3301      	adds	r3, #1
 8005d5e:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8005d60:	683b      	ldr	r3, [r7, #0]
 8005d62:	681a      	ldr	r2, [r3, #0]
 8005d64:	697b      	ldr	r3, [r7, #20]
 8005d66:	40da      	lsrs	r2, r3
 8005d68:	1e13      	subs	r3, r2, #0
 8005d6a:	d000      	beq.n	8005d6e <HAL_GPIO_Init+0x2be>
 8005d6c:	e6a8      	b.n	8005ac0 <HAL_GPIO_Init+0x10>
  } 
}
 8005d6e:	46c0      	nop			@ (mov r8, r8)
 8005d70:	46c0      	nop			@ (mov r8, r8)
 8005d72:	46bd      	mov	sp, r7
 8005d74:	b006      	add	sp, #24
 8005d76:	bd80      	pop	{r7, pc}
 8005d78:	40021000 	.word	0x40021000
 8005d7c:	40010000 	.word	0x40010000
 8005d80:	48000400 	.word	0x48000400
 8005d84:	48000800 	.word	0x48000800
 8005d88:	48000c00 	.word	0x48000c00
 8005d8c:	40010400 	.word	0x40010400

08005d90 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8005d90:	b580      	push	{r7, lr}
 8005d92:	b084      	sub	sp, #16
 8005d94:	af00      	add	r7, sp, #0
 8005d96:	6078      	str	r0, [r7, #4]
 8005d98:	000a      	movs	r2, r1
 8005d9a:	1cbb      	adds	r3, r7, #2
 8005d9c:	801a      	strh	r2, [r3, #0]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	691b      	ldr	r3, [r3, #16]
 8005da2:	1cba      	adds	r2, r7, #2
 8005da4:	8812      	ldrh	r2, [r2, #0]
 8005da6:	4013      	ands	r3, r2
 8005da8:	d004      	beq.n	8005db4 <HAL_GPIO_ReadPin+0x24>
  {
    bitstatus = GPIO_PIN_SET;
 8005daa:	230f      	movs	r3, #15
 8005dac:	18fb      	adds	r3, r7, r3
 8005dae:	2201      	movs	r2, #1
 8005db0:	701a      	strb	r2, [r3, #0]
 8005db2:	e003      	b.n	8005dbc <HAL_GPIO_ReadPin+0x2c>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8005db4:	230f      	movs	r3, #15
 8005db6:	18fb      	adds	r3, r7, r3
 8005db8:	2200      	movs	r2, #0
 8005dba:	701a      	strb	r2, [r3, #0]
  }
  return bitstatus;
 8005dbc:	230f      	movs	r3, #15
 8005dbe:	18fb      	adds	r3, r7, r3
 8005dc0:	781b      	ldrb	r3, [r3, #0]
  }
 8005dc2:	0018      	movs	r0, r3
 8005dc4:	46bd      	mov	sp, r7
 8005dc6:	b004      	add	sp, #16
 8005dc8:	bd80      	pop	{r7, pc}

08005dca <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005dca:	b580      	push	{r7, lr}
 8005dcc:	b082      	sub	sp, #8
 8005dce:	af00      	add	r7, sp, #0
 8005dd0:	6078      	str	r0, [r7, #4]
 8005dd2:	0008      	movs	r0, r1
 8005dd4:	0011      	movs	r1, r2
 8005dd6:	1cbb      	adds	r3, r7, #2
 8005dd8:	1c02      	adds	r2, r0, #0
 8005dda:	801a      	strh	r2, [r3, #0]
 8005ddc:	1c7b      	adds	r3, r7, #1
 8005dde:	1c0a      	adds	r2, r1, #0
 8005de0:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8005de2:	1c7b      	adds	r3, r7, #1
 8005de4:	781b      	ldrb	r3, [r3, #0]
 8005de6:	2b00      	cmp	r3, #0
 8005de8:	d004      	beq.n	8005df4 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8005dea:	1cbb      	adds	r3, r7, #2
 8005dec:	881a      	ldrh	r2, [r3, #0]
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8005df2:	e003      	b.n	8005dfc <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8005df4:	1cbb      	adds	r3, r7, #2
 8005df6:	881a      	ldrh	r2, [r3, #0]
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8005dfc:	46c0      	nop			@ (mov r8, r8)
 8005dfe:	46bd      	mov	sp, r7
 8005e00:	b002      	add	sp, #8
 8005e02:	bd80      	pop	{r7, pc}

08005e04 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8005e04:	b580      	push	{r7, lr}
 8005e06:	b082      	sub	sp, #8
 8005e08:	af00      	add	r7, sp, #0
 8005e0a:	0002      	movs	r2, r0
 8005e0c:	1dbb      	adds	r3, r7, #6
 8005e0e:	801a      	strh	r2, [r3, #0]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8005e10:	4b09      	ldr	r3, [pc, #36]	@ (8005e38 <HAL_GPIO_EXTI_IRQHandler+0x34>)
 8005e12:	695b      	ldr	r3, [r3, #20]
 8005e14:	1dba      	adds	r2, r7, #6
 8005e16:	8812      	ldrh	r2, [r2, #0]
 8005e18:	4013      	ands	r3, r2
 8005e1a:	d008      	beq.n	8005e2e <HAL_GPIO_EXTI_IRQHandler+0x2a>
  { 
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8005e1c:	4b06      	ldr	r3, [pc, #24]	@ (8005e38 <HAL_GPIO_EXTI_IRQHandler+0x34>)
 8005e1e:	1dba      	adds	r2, r7, #6
 8005e20:	8812      	ldrh	r2, [r2, #0]
 8005e22:	615a      	str	r2, [r3, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8005e24:	1dbb      	adds	r3, r7, #6
 8005e26:	881b      	ldrh	r3, [r3, #0]
 8005e28:	0018      	movs	r0, r3
 8005e2a:	f7fd fb1d 	bl	8003468 <HAL_GPIO_EXTI_Callback>
  }
}
 8005e2e:	46c0      	nop			@ (mov r8, r8)
 8005e30:	46bd      	mov	sp, r7
 8005e32:	b002      	add	sp, #8
 8005e34:	bd80      	pop	{r7, pc}
 8005e36:	46c0      	nop			@ (mov r8, r8)
 8005e38:	40010400 	.word	0x40010400

08005e3c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005e3c:	b580      	push	{r7, lr}
 8005e3e:	b088      	sub	sp, #32
 8005e40:	af00      	add	r7, sp, #0
 8005e42:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	2b00      	cmp	r3, #0
 8005e48:	d101      	bne.n	8005e4e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005e4a:	2301      	movs	r3, #1
 8005e4c:	e301      	b.n	8006452 <HAL_RCC_OscConfig+0x616>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	681b      	ldr	r3, [r3, #0]
 8005e52:	2201      	movs	r2, #1
 8005e54:	4013      	ands	r3, r2
 8005e56:	d100      	bne.n	8005e5a <HAL_RCC_OscConfig+0x1e>
 8005e58:	e08d      	b.n	8005f76 <HAL_RCC_OscConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8005e5a:	4bc3      	ldr	r3, [pc, #780]	@ (8006168 <HAL_RCC_OscConfig+0x32c>)
 8005e5c:	685b      	ldr	r3, [r3, #4]
 8005e5e:	220c      	movs	r2, #12
 8005e60:	4013      	ands	r3, r2
 8005e62:	2b04      	cmp	r3, #4
 8005e64:	d00e      	beq.n	8005e84 <HAL_RCC_OscConfig+0x48>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8005e66:	4bc0      	ldr	r3, [pc, #768]	@ (8006168 <HAL_RCC_OscConfig+0x32c>)
 8005e68:	685b      	ldr	r3, [r3, #4]
 8005e6a:	220c      	movs	r2, #12
 8005e6c:	4013      	ands	r3, r2
 8005e6e:	2b08      	cmp	r3, #8
 8005e70:	d116      	bne.n	8005ea0 <HAL_RCC_OscConfig+0x64>
 8005e72:	4bbd      	ldr	r3, [pc, #756]	@ (8006168 <HAL_RCC_OscConfig+0x32c>)
 8005e74:	685a      	ldr	r2, [r3, #4]
 8005e76:	2380      	movs	r3, #128	@ 0x80
 8005e78:	025b      	lsls	r3, r3, #9
 8005e7a:	401a      	ands	r2, r3
 8005e7c:	2380      	movs	r3, #128	@ 0x80
 8005e7e:	025b      	lsls	r3, r3, #9
 8005e80:	429a      	cmp	r2, r3
 8005e82:	d10d      	bne.n	8005ea0 <HAL_RCC_OscConfig+0x64>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005e84:	4bb8      	ldr	r3, [pc, #736]	@ (8006168 <HAL_RCC_OscConfig+0x32c>)
 8005e86:	681a      	ldr	r2, [r3, #0]
 8005e88:	2380      	movs	r3, #128	@ 0x80
 8005e8a:	029b      	lsls	r3, r3, #10
 8005e8c:	4013      	ands	r3, r2
 8005e8e:	d100      	bne.n	8005e92 <HAL_RCC_OscConfig+0x56>
 8005e90:	e070      	b.n	8005f74 <HAL_RCC_OscConfig+0x138>
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	685b      	ldr	r3, [r3, #4]
 8005e96:	2b00      	cmp	r3, #0
 8005e98:	d000      	beq.n	8005e9c <HAL_RCC_OscConfig+0x60>
 8005e9a:	e06b      	b.n	8005f74 <HAL_RCC_OscConfig+0x138>
      {
        return HAL_ERROR;
 8005e9c:	2301      	movs	r3, #1
 8005e9e:	e2d8      	b.n	8006452 <HAL_RCC_OscConfig+0x616>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	685b      	ldr	r3, [r3, #4]
 8005ea4:	2b01      	cmp	r3, #1
 8005ea6:	d107      	bne.n	8005eb8 <HAL_RCC_OscConfig+0x7c>
 8005ea8:	4baf      	ldr	r3, [pc, #700]	@ (8006168 <HAL_RCC_OscConfig+0x32c>)
 8005eaa:	681a      	ldr	r2, [r3, #0]
 8005eac:	4bae      	ldr	r3, [pc, #696]	@ (8006168 <HAL_RCC_OscConfig+0x32c>)
 8005eae:	2180      	movs	r1, #128	@ 0x80
 8005eb0:	0249      	lsls	r1, r1, #9
 8005eb2:	430a      	orrs	r2, r1
 8005eb4:	601a      	str	r2, [r3, #0]
 8005eb6:	e02f      	b.n	8005f18 <HAL_RCC_OscConfig+0xdc>
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	685b      	ldr	r3, [r3, #4]
 8005ebc:	2b00      	cmp	r3, #0
 8005ebe:	d10c      	bne.n	8005eda <HAL_RCC_OscConfig+0x9e>
 8005ec0:	4ba9      	ldr	r3, [pc, #676]	@ (8006168 <HAL_RCC_OscConfig+0x32c>)
 8005ec2:	681a      	ldr	r2, [r3, #0]
 8005ec4:	4ba8      	ldr	r3, [pc, #672]	@ (8006168 <HAL_RCC_OscConfig+0x32c>)
 8005ec6:	49a9      	ldr	r1, [pc, #676]	@ (800616c <HAL_RCC_OscConfig+0x330>)
 8005ec8:	400a      	ands	r2, r1
 8005eca:	601a      	str	r2, [r3, #0]
 8005ecc:	4ba6      	ldr	r3, [pc, #664]	@ (8006168 <HAL_RCC_OscConfig+0x32c>)
 8005ece:	681a      	ldr	r2, [r3, #0]
 8005ed0:	4ba5      	ldr	r3, [pc, #660]	@ (8006168 <HAL_RCC_OscConfig+0x32c>)
 8005ed2:	49a7      	ldr	r1, [pc, #668]	@ (8006170 <HAL_RCC_OscConfig+0x334>)
 8005ed4:	400a      	ands	r2, r1
 8005ed6:	601a      	str	r2, [r3, #0]
 8005ed8:	e01e      	b.n	8005f18 <HAL_RCC_OscConfig+0xdc>
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	685b      	ldr	r3, [r3, #4]
 8005ede:	2b05      	cmp	r3, #5
 8005ee0:	d10e      	bne.n	8005f00 <HAL_RCC_OscConfig+0xc4>
 8005ee2:	4ba1      	ldr	r3, [pc, #644]	@ (8006168 <HAL_RCC_OscConfig+0x32c>)
 8005ee4:	681a      	ldr	r2, [r3, #0]
 8005ee6:	4ba0      	ldr	r3, [pc, #640]	@ (8006168 <HAL_RCC_OscConfig+0x32c>)
 8005ee8:	2180      	movs	r1, #128	@ 0x80
 8005eea:	02c9      	lsls	r1, r1, #11
 8005eec:	430a      	orrs	r2, r1
 8005eee:	601a      	str	r2, [r3, #0]
 8005ef0:	4b9d      	ldr	r3, [pc, #628]	@ (8006168 <HAL_RCC_OscConfig+0x32c>)
 8005ef2:	681a      	ldr	r2, [r3, #0]
 8005ef4:	4b9c      	ldr	r3, [pc, #624]	@ (8006168 <HAL_RCC_OscConfig+0x32c>)
 8005ef6:	2180      	movs	r1, #128	@ 0x80
 8005ef8:	0249      	lsls	r1, r1, #9
 8005efa:	430a      	orrs	r2, r1
 8005efc:	601a      	str	r2, [r3, #0]
 8005efe:	e00b      	b.n	8005f18 <HAL_RCC_OscConfig+0xdc>
 8005f00:	4b99      	ldr	r3, [pc, #612]	@ (8006168 <HAL_RCC_OscConfig+0x32c>)
 8005f02:	681a      	ldr	r2, [r3, #0]
 8005f04:	4b98      	ldr	r3, [pc, #608]	@ (8006168 <HAL_RCC_OscConfig+0x32c>)
 8005f06:	4999      	ldr	r1, [pc, #612]	@ (800616c <HAL_RCC_OscConfig+0x330>)
 8005f08:	400a      	ands	r2, r1
 8005f0a:	601a      	str	r2, [r3, #0]
 8005f0c:	4b96      	ldr	r3, [pc, #600]	@ (8006168 <HAL_RCC_OscConfig+0x32c>)
 8005f0e:	681a      	ldr	r2, [r3, #0]
 8005f10:	4b95      	ldr	r3, [pc, #596]	@ (8006168 <HAL_RCC_OscConfig+0x32c>)
 8005f12:	4997      	ldr	r1, [pc, #604]	@ (8006170 <HAL_RCC_OscConfig+0x334>)
 8005f14:	400a      	ands	r2, r1
 8005f16:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	685b      	ldr	r3, [r3, #4]
 8005f1c:	2b00      	cmp	r3, #0
 8005f1e:	d014      	beq.n	8005f4a <HAL_RCC_OscConfig+0x10e>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005f20:	f7fe fef8 	bl	8004d14 <HAL_GetTick>
 8005f24:	0003      	movs	r3, r0
 8005f26:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005f28:	e008      	b.n	8005f3c <HAL_RCC_OscConfig+0x100>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005f2a:	f7fe fef3 	bl	8004d14 <HAL_GetTick>
 8005f2e:	0002      	movs	r2, r0
 8005f30:	69bb      	ldr	r3, [r7, #24]
 8005f32:	1ad3      	subs	r3, r2, r3
 8005f34:	2b64      	cmp	r3, #100	@ 0x64
 8005f36:	d901      	bls.n	8005f3c <HAL_RCC_OscConfig+0x100>
          {
            return HAL_TIMEOUT;
 8005f38:	2303      	movs	r3, #3
 8005f3a:	e28a      	b.n	8006452 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005f3c:	4b8a      	ldr	r3, [pc, #552]	@ (8006168 <HAL_RCC_OscConfig+0x32c>)
 8005f3e:	681a      	ldr	r2, [r3, #0]
 8005f40:	2380      	movs	r3, #128	@ 0x80
 8005f42:	029b      	lsls	r3, r3, #10
 8005f44:	4013      	ands	r3, r2
 8005f46:	d0f0      	beq.n	8005f2a <HAL_RCC_OscConfig+0xee>
 8005f48:	e015      	b.n	8005f76 <HAL_RCC_OscConfig+0x13a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005f4a:	f7fe fee3 	bl	8004d14 <HAL_GetTick>
 8005f4e:	0003      	movs	r3, r0
 8005f50:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005f52:	e008      	b.n	8005f66 <HAL_RCC_OscConfig+0x12a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005f54:	f7fe fede 	bl	8004d14 <HAL_GetTick>
 8005f58:	0002      	movs	r2, r0
 8005f5a:	69bb      	ldr	r3, [r7, #24]
 8005f5c:	1ad3      	subs	r3, r2, r3
 8005f5e:	2b64      	cmp	r3, #100	@ 0x64
 8005f60:	d901      	bls.n	8005f66 <HAL_RCC_OscConfig+0x12a>
          {
            return HAL_TIMEOUT;
 8005f62:	2303      	movs	r3, #3
 8005f64:	e275      	b.n	8006452 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005f66:	4b80      	ldr	r3, [pc, #512]	@ (8006168 <HAL_RCC_OscConfig+0x32c>)
 8005f68:	681a      	ldr	r2, [r3, #0]
 8005f6a:	2380      	movs	r3, #128	@ 0x80
 8005f6c:	029b      	lsls	r3, r3, #10
 8005f6e:	4013      	ands	r3, r2
 8005f70:	d1f0      	bne.n	8005f54 <HAL_RCC_OscConfig+0x118>
 8005f72:	e000      	b.n	8005f76 <HAL_RCC_OscConfig+0x13a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005f74:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	681b      	ldr	r3, [r3, #0]
 8005f7a:	2202      	movs	r2, #2
 8005f7c:	4013      	ands	r3, r2
 8005f7e:	d100      	bne.n	8005f82 <HAL_RCC_OscConfig+0x146>
 8005f80:	e069      	b.n	8006056 <HAL_RCC_OscConfig+0x21a>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8005f82:	4b79      	ldr	r3, [pc, #484]	@ (8006168 <HAL_RCC_OscConfig+0x32c>)
 8005f84:	685b      	ldr	r3, [r3, #4]
 8005f86:	220c      	movs	r2, #12
 8005f88:	4013      	ands	r3, r2
 8005f8a:	d00b      	beq.n	8005fa4 <HAL_RCC_OscConfig+0x168>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8005f8c:	4b76      	ldr	r3, [pc, #472]	@ (8006168 <HAL_RCC_OscConfig+0x32c>)
 8005f8e:	685b      	ldr	r3, [r3, #4]
 8005f90:	220c      	movs	r2, #12
 8005f92:	4013      	ands	r3, r2
 8005f94:	2b08      	cmp	r3, #8
 8005f96:	d11c      	bne.n	8005fd2 <HAL_RCC_OscConfig+0x196>
 8005f98:	4b73      	ldr	r3, [pc, #460]	@ (8006168 <HAL_RCC_OscConfig+0x32c>)
 8005f9a:	685a      	ldr	r2, [r3, #4]
 8005f9c:	2380      	movs	r3, #128	@ 0x80
 8005f9e:	025b      	lsls	r3, r3, #9
 8005fa0:	4013      	ands	r3, r2
 8005fa2:	d116      	bne.n	8005fd2 <HAL_RCC_OscConfig+0x196>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005fa4:	4b70      	ldr	r3, [pc, #448]	@ (8006168 <HAL_RCC_OscConfig+0x32c>)
 8005fa6:	681b      	ldr	r3, [r3, #0]
 8005fa8:	2202      	movs	r2, #2
 8005faa:	4013      	ands	r3, r2
 8005fac:	d005      	beq.n	8005fba <HAL_RCC_OscConfig+0x17e>
 8005fae:	687b      	ldr	r3, [r7, #4]
 8005fb0:	68db      	ldr	r3, [r3, #12]
 8005fb2:	2b01      	cmp	r3, #1
 8005fb4:	d001      	beq.n	8005fba <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 8005fb6:	2301      	movs	r3, #1
 8005fb8:	e24b      	b.n	8006452 <HAL_RCC_OscConfig+0x616>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005fba:	4b6b      	ldr	r3, [pc, #428]	@ (8006168 <HAL_RCC_OscConfig+0x32c>)
 8005fbc:	681b      	ldr	r3, [r3, #0]
 8005fbe:	22f8      	movs	r2, #248	@ 0xf8
 8005fc0:	4393      	bics	r3, r2
 8005fc2:	0019      	movs	r1, r3
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	691b      	ldr	r3, [r3, #16]
 8005fc8:	00da      	lsls	r2, r3, #3
 8005fca:	4b67      	ldr	r3, [pc, #412]	@ (8006168 <HAL_RCC_OscConfig+0x32c>)
 8005fcc:	430a      	orrs	r2, r1
 8005fce:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005fd0:	e041      	b.n	8006056 <HAL_RCC_OscConfig+0x21a>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8005fd2:	687b      	ldr	r3, [r7, #4]
 8005fd4:	68db      	ldr	r3, [r3, #12]
 8005fd6:	2b00      	cmp	r3, #0
 8005fd8:	d024      	beq.n	8006024 <HAL_RCC_OscConfig+0x1e8>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005fda:	4b63      	ldr	r3, [pc, #396]	@ (8006168 <HAL_RCC_OscConfig+0x32c>)
 8005fdc:	681a      	ldr	r2, [r3, #0]
 8005fde:	4b62      	ldr	r3, [pc, #392]	@ (8006168 <HAL_RCC_OscConfig+0x32c>)
 8005fe0:	2101      	movs	r1, #1
 8005fe2:	430a      	orrs	r2, r1
 8005fe4:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005fe6:	f7fe fe95 	bl	8004d14 <HAL_GetTick>
 8005fea:	0003      	movs	r3, r0
 8005fec:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005fee:	e008      	b.n	8006002 <HAL_RCC_OscConfig+0x1c6>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005ff0:	f7fe fe90 	bl	8004d14 <HAL_GetTick>
 8005ff4:	0002      	movs	r2, r0
 8005ff6:	69bb      	ldr	r3, [r7, #24]
 8005ff8:	1ad3      	subs	r3, r2, r3
 8005ffa:	2b02      	cmp	r3, #2
 8005ffc:	d901      	bls.n	8006002 <HAL_RCC_OscConfig+0x1c6>
          {
            return HAL_TIMEOUT;
 8005ffe:	2303      	movs	r3, #3
 8006000:	e227      	b.n	8006452 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006002:	4b59      	ldr	r3, [pc, #356]	@ (8006168 <HAL_RCC_OscConfig+0x32c>)
 8006004:	681b      	ldr	r3, [r3, #0]
 8006006:	2202      	movs	r2, #2
 8006008:	4013      	ands	r3, r2
 800600a:	d0f1      	beq.n	8005ff0 <HAL_RCC_OscConfig+0x1b4>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800600c:	4b56      	ldr	r3, [pc, #344]	@ (8006168 <HAL_RCC_OscConfig+0x32c>)
 800600e:	681b      	ldr	r3, [r3, #0]
 8006010:	22f8      	movs	r2, #248	@ 0xf8
 8006012:	4393      	bics	r3, r2
 8006014:	0019      	movs	r1, r3
 8006016:	687b      	ldr	r3, [r7, #4]
 8006018:	691b      	ldr	r3, [r3, #16]
 800601a:	00da      	lsls	r2, r3, #3
 800601c:	4b52      	ldr	r3, [pc, #328]	@ (8006168 <HAL_RCC_OscConfig+0x32c>)
 800601e:	430a      	orrs	r2, r1
 8006020:	601a      	str	r2, [r3, #0]
 8006022:	e018      	b.n	8006056 <HAL_RCC_OscConfig+0x21a>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006024:	4b50      	ldr	r3, [pc, #320]	@ (8006168 <HAL_RCC_OscConfig+0x32c>)
 8006026:	681a      	ldr	r2, [r3, #0]
 8006028:	4b4f      	ldr	r3, [pc, #316]	@ (8006168 <HAL_RCC_OscConfig+0x32c>)
 800602a:	2101      	movs	r1, #1
 800602c:	438a      	bics	r2, r1
 800602e:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006030:	f7fe fe70 	bl	8004d14 <HAL_GetTick>
 8006034:	0003      	movs	r3, r0
 8006036:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006038:	e008      	b.n	800604c <HAL_RCC_OscConfig+0x210>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800603a:	f7fe fe6b 	bl	8004d14 <HAL_GetTick>
 800603e:	0002      	movs	r2, r0
 8006040:	69bb      	ldr	r3, [r7, #24]
 8006042:	1ad3      	subs	r3, r2, r3
 8006044:	2b02      	cmp	r3, #2
 8006046:	d901      	bls.n	800604c <HAL_RCC_OscConfig+0x210>
          {
            return HAL_TIMEOUT;
 8006048:	2303      	movs	r3, #3
 800604a:	e202      	b.n	8006452 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800604c:	4b46      	ldr	r3, [pc, #280]	@ (8006168 <HAL_RCC_OscConfig+0x32c>)
 800604e:	681b      	ldr	r3, [r3, #0]
 8006050:	2202      	movs	r2, #2
 8006052:	4013      	ands	r3, r2
 8006054:	d1f1      	bne.n	800603a <HAL_RCC_OscConfig+0x1fe>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	681b      	ldr	r3, [r3, #0]
 800605a:	2208      	movs	r2, #8
 800605c:	4013      	ands	r3, r2
 800605e:	d036      	beq.n	80060ce <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	69db      	ldr	r3, [r3, #28]
 8006064:	2b00      	cmp	r3, #0
 8006066:	d019      	beq.n	800609c <HAL_RCC_OscConfig+0x260>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006068:	4b3f      	ldr	r3, [pc, #252]	@ (8006168 <HAL_RCC_OscConfig+0x32c>)
 800606a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800606c:	4b3e      	ldr	r3, [pc, #248]	@ (8006168 <HAL_RCC_OscConfig+0x32c>)
 800606e:	2101      	movs	r1, #1
 8006070:	430a      	orrs	r2, r1
 8006072:	625a      	str	r2, [r3, #36]	@ 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006074:	f7fe fe4e 	bl	8004d14 <HAL_GetTick>
 8006078:	0003      	movs	r3, r0
 800607a:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800607c:	e008      	b.n	8006090 <HAL_RCC_OscConfig+0x254>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800607e:	f7fe fe49 	bl	8004d14 <HAL_GetTick>
 8006082:	0002      	movs	r2, r0
 8006084:	69bb      	ldr	r3, [r7, #24]
 8006086:	1ad3      	subs	r3, r2, r3
 8006088:	2b02      	cmp	r3, #2
 800608a:	d901      	bls.n	8006090 <HAL_RCC_OscConfig+0x254>
        {
          return HAL_TIMEOUT;
 800608c:	2303      	movs	r3, #3
 800608e:	e1e0      	b.n	8006452 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006090:	4b35      	ldr	r3, [pc, #212]	@ (8006168 <HAL_RCC_OscConfig+0x32c>)
 8006092:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006094:	2202      	movs	r2, #2
 8006096:	4013      	ands	r3, r2
 8006098:	d0f1      	beq.n	800607e <HAL_RCC_OscConfig+0x242>
 800609a:	e018      	b.n	80060ce <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800609c:	4b32      	ldr	r3, [pc, #200]	@ (8006168 <HAL_RCC_OscConfig+0x32c>)
 800609e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80060a0:	4b31      	ldr	r3, [pc, #196]	@ (8006168 <HAL_RCC_OscConfig+0x32c>)
 80060a2:	2101      	movs	r1, #1
 80060a4:	438a      	bics	r2, r1
 80060a6:	625a      	str	r2, [r3, #36]	@ 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80060a8:	f7fe fe34 	bl	8004d14 <HAL_GetTick>
 80060ac:	0003      	movs	r3, r0
 80060ae:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80060b0:	e008      	b.n	80060c4 <HAL_RCC_OscConfig+0x288>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80060b2:	f7fe fe2f 	bl	8004d14 <HAL_GetTick>
 80060b6:	0002      	movs	r2, r0
 80060b8:	69bb      	ldr	r3, [r7, #24]
 80060ba:	1ad3      	subs	r3, r2, r3
 80060bc:	2b02      	cmp	r3, #2
 80060be:	d901      	bls.n	80060c4 <HAL_RCC_OscConfig+0x288>
        {
          return HAL_TIMEOUT;
 80060c0:	2303      	movs	r3, #3
 80060c2:	e1c6      	b.n	8006452 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80060c4:	4b28      	ldr	r3, [pc, #160]	@ (8006168 <HAL_RCC_OscConfig+0x32c>)
 80060c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80060c8:	2202      	movs	r2, #2
 80060ca:	4013      	ands	r3, r2
 80060cc:	d1f1      	bne.n	80060b2 <HAL_RCC_OscConfig+0x276>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	681b      	ldr	r3, [r3, #0]
 80060d2:	2204      	movs	r2, #4
 80060d4:	4013      	ands	r3, r2
 80060d6:	d100      	bne.n	80060da <HAL_RCC_OscConfig+0x29e>
 80060d8:	e0b4      	b.n	8006244 <HAL_RCC_OscConfig+0x408>
  {
    FlagStatus       pwrclkchanged = RESET;
 80060da:	201f      	movs	r0, #31
 80060dc:	183b      	adds	r3, r7, r0
 80060de:	2200      	movs	r2, #0
 80060e0:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80060e2:	4b21      	ldr	r3, [pc, #132]	@ (8006168 <HAL_RCC_OscConfig+0x32c>)
 80060e4:	69da      	ldr	r2, [r3, #28]
 80060e6:	2380      	movs	r3, #128	@ 0x80
 80060e8:	055b      	lsls	r3, r3, #21
 80060ea:	4013      	ands	r3, r2
 80060ec:	d110      	bne.n	8006110 <HAL_RCC_OscConfig+0x2d4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80060ee:	4b1e      	ldr	r3, [pc, #120]	@ (8006168 <HAL_RCC_OscConfig+0x32c>)
 80060f0:	69da      	ldr	r2, [r3, #28]
 80060f2:	4b1d      	ldr	r3, [pc, #116]	@ (8006168 <HAL_RCC_OscConfig+0x32c>)
 80060f4:	2180      	movs	r1, #128	@ 0x80
 80060f6:	0549      	lsls	r1, r1, #21
 80060f8:	430a      	orrs	r2, r1
 80060fa:	61da      	str	r2, [r3, #28]
 80060fc:	4b1a      	ldr	r3, [pc, #104]	@ (8006168 <HAL_RCC_OscConfig+0x32c>)
 80060fe:	69da      	ldr	r2, [r3, #28]
 8006100:	2380      	movs	r3, #128	@ 0x80
 8006102:	055b      	lsls	r3, r3, #21
 8006104:	4013      	ands	r3, r2
 8006106:	60fb      	str	r3, [r7, #12]
 8006108:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800610a:	183b      	adds	r3, r7, r0
 800610c:	2201      	movs	r2, #1
 800610e:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006110:	4b18      	ldr	r3, [pc, #96]	@ (8006174 <HAL_RCC_OscConfig+0x338>)
 8006112:	681a      	ldr	r2, [r3, #0]
 8006114:	2380      	movs	r3, #128	@ 0x80
 8006116:	005b      	lsls	r3, r3, #1
 8006118:	4013      	ands	r3, r2
 800611a:	d11a      	bne.n	8006152 <HAL_RCC_OscConfig+0x316>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800611c:	4b15      	ldr	r3, [pc, #84]	@ (8006174 <HAL_RCC_OscConfig+0x338>)
 800611e:	681a      	ldr	r2, [r3, #0]
 8006120:	4b14      	ldr	r3, [pc, #80]	@ (8006174 <HAL_RCC_OscConfig+0x338>)
 8006122:	2180      	movs	r1, #128	@ 0x80
 8006124:	0049      	lsls	r1, r1, #1
 8006126:	430a      	orrs	r2, r1
 8006128:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800612a:	f7fe fdf3 	bl	8004d14 <HAL_GetTick>
 800612e:	0003      	movs	r3, r0
 8006130:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006132:	e008      	b.n	8006146 <HAL_RCC_OscConfig+0x30a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006134:	f7fe fdee 	bl	8004d14 <HAL_GetTick>
 8006138:	0002      	movs	r2, r0
 800613a:	69bb      	ldr	r3, [r7, #24]
 800613c:	1ad3      	subs	r3, r2, r3
 800613e:	2b64      	cmp	r3, #100	@ 0x64
 8006140:	d901      	bls.n	8006146 <HAL_RCC_OscConfig+0x30a>
        {
          return HAL_TIMEOUT;
 8006142:	2303      	movs	r3, #3
 8006144:	e185      	b.n	8006452 <HAL_RCC_OscConfig+0x616>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006146:	4b0b      	ldr	r3, [pc, #44]	@ (8006174 <HAL_RCC_OscConfig+0x338>)
 8006148:	681a      	ldr	r2, [r3, #0]
 800614a:	2380      	movs	r3, #128	@ 0x80
 800614c:	005b      	lsls	r3, r3, #1
 800614e:	4013      	ands	r3, r2
 8006150:	d0f0      	beq.n	8006134 <HAL_RCC_OscConfig+0x2f8>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006152:	687b      	ldr	r3, [r7, #4]
 8006154:	689b      	ldr	r3, [r3, #8]
 8006156:	2b01      	cmp	r3, #1
 8006158:	d10e      	bne.n	8006178 <HAL_RCC_OscConfig+0x33c>
 800615a:	4b03      	ldr	r3, [pc, #12]	@ (8006168 <HAL_RCC_OscConfig+0x32c>)
 800615c:	6a1a      	ldr	r2, [r3, #32]
 800615e:	4b02      	ldr	r3, [pc, #8]	@ (8006168 <HAL_RCC_OscConfig+0x32c>)
 8006160:	2101      	movs	r1, #1
 8006162:	430a      	orrs	r2, r1
 8006164:	621a      	str	r2, [r3, #32]
 8006166:	e035      	b.n	80061d4 <HAL_RCC_OscConfig+0x398>
 8006168:	40021000 	.word	0x40021000
 800616c:	fffeffff 	.word	0xfffeffff
 8006170:	fffbffff 	.word	0xfffbffff
 8006174:	40007000 	.word	0x40007000
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	689b      	ldr	r3, [r3, #8]
 800617c:	2b00      	cmp	r3, #0
 800617e:	d10c      	bne.n	800619a <HAL_RCC_OscConfig+0x35e>
 8006180:	4bb6      	ldr	r3, [pc, #728]	@ (800645c <HAL_RCC_OscConfig+0x620>)
 8006182:	6a1a      	ldr	r2, [r3, #32]
 8006184:	4bb5      	ldr	r3, [pc, #724]	@ (800645c <HAL_RCC_OscConfig+0x620>)
 8006186:	2101      	movs	r1, #1
 8006188:	438a      	bics	r2, r1
 800618a:	621a      	str	r2, [r3, #32]
 800618c:	4bb3      	ldr	r3, [pc, #716]	@ (800645c <HAL_RCC_OscConfig+0x620>)
 800618e:	6a1a      	ldr	r2, [r3, #32]
 8006190:	4bb2      	ldr	r3, [pc, #712]	@ (800645c <HAL_RCC_OscConfig+0x620>)
 8006192:	2104      	movs	r1, #4
 8006194:	438a      	bics	r2, r1
 8006196:	621a      	str	r2, [r3, #32]
 8006198:	e01c      	b.n	80061d4 <HAL_RCC_OscConfig+0x398>
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	689b      	ldr	r3, [r3, #8]
 800619e:	2b05      	cmp	r3, #5
 80061a0:	d10c      	bne.n	80061bc <HAL_RCC_OscConfig+0x380>
 80061a2:	4bae      	ldr	r3, [pc, #696]	@ (800645c <HAL_RCC_OscConfig+0x620>)
 80061a4:	6a1a      	ldr	r2, [r3, #32]
 80061a6:	4bad      	ldr	r3, [pc, #692]	@ (800645c <HAL_RCC_OscConfig+0x620>)
 80061a8:	2104      	movs	r1, #4
 80061aa:	430a      	orrs	r2, r1
 80061ac:	621a      	str	r2, [r3, #32]
 80061ae:	4bab      	ldr	r3, [pc, #684]	@ (800645c <HAL_RCC_OscConfig+0x620>)
 80061b0:	6a1a      	ldr	r2, [r3, #32]
 80061b2:	4baa      	ldr	r3, [pc, #680]	@ (800645c <HAL_RCC_OscConfig+0x620>)
 80061b4:	2101      	movs	r1, #1
 80061b6:	430a      	orrs	r2, r1
 80061b8:	621a      	str	r2, [r3, #32]
 80061ba:	e00b      	b.n	80061d4 <HAL_RCC_OscConfig+0x398>
 80061bc:	4ba7      	ldr	r3, [pc, #668]	@ (800645c <HAL_RCC_OscConfig+0x620>)
 80061be:	6a1a      	ldr	r2, [r3, #32]
 80061c0:	4ba6      	ldr	r3, [pc, #664]	@ (800645c <HAL_RCC_OscConfig+0x620>)
 80061c2:	2101      	movs	r1, #1
 80061c4:	438a      	bics	r2, r1
 80061c6:	621a      	str	r2, [r3, #32]
 80061c8:	4ba4      	ldr	r3, [pc, #656]	@ (800645c <HAL_RCC_OscConfig+0x620>)
 80061ca:	6a1a      	ldr	r2, [r3, #32]
 80061cc:	4ba3      	ldr	r3, [pc, #652]	@ (800645c <HAL_RCC_OscConfig+0x620>)
 80061ce:	2104      	movs	r1, #4
 80061d0:	438a      	bics	r2, r1
 80061d2:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	689b      	ldr	r3, [r3, #8]
 80061d8:	2b00      	cmp	r3, #0
 80061da:	d014      	beq.n	8006206 <HAL_RCC_OscConfig+0x3ca>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80061dc:	f7fe fd9a 	bl	8004d14 <HAL_GetTick>
 80061e0:	0003      	movs	r3, r0
 80061e2:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80061e4:	e009      	b.n	80061fa <HAL_RCC_OscConfig+0x3be>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80061e6:	f7fe fd95 	bl	8004d14 <HAL_GetTick>
 80061ea:	0002      	movs	r2, r0
 80061ec:	69bb      	ldr	r3, [r7, #24]
 80061ee:	1ad3      	subs	r3, r2, r3
 80061f0:	4a9b      	ldr	r2, [pc, #620]	@ (8006460 <HAL_RCC_OscConfig+0x624>)
 80061f2:	4293      	cmp	r3, r2
 80061f4:	d901      	bls.n	80061fa <HAL_RCC_OscConfig+0x3be>
        {
          return HAL_TIMEOUT;
 80061f6:	2303      	movs	r3, #3
 80061f8:	e12b      	b.n	8006452 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80061fa:	4b98      	ldr	r3, [pc, #608]	@ (800645c <HAL_RCC_OscConfig+0x620>)
 80061fc:	6a1b      	ldr	r3, [r3, #32]
 80061fe:	2202      	movs	r2, #2
 8006200:	4013      	ands	r3, r2
 8006202:	d0f0      	beq.n	80061e6 <HAL_RCC_OscConfig+0x3aa>
 8006204:	e013      	b.n	800622e <HAL_RCC_OscConfig+0x3f2>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006206:	f7fe fd85 	bl	8004d14 <HAL_GetTick>
 800620a:	0003      	movs	r3, r0
 800620c:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800620e:	e009      	b.n	8006224 <HAL_RCC_OscConfig+0x3e8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006210:	f7fe fd80 	bl	8004d14 <HAL_GetTick>
 8006214:	0002      	movs	r2, r0
 8006216:	69bb      	ldr	r3, [r7, #24]
 8006218:	1ad3      	subs	r3, r2, r3
 800621a:	4a91      	ldr	r2, [pc, #580]	@ (8006460 <HAL_RCC_OscConfig+0x624>)
 800621c:	4293      	cmp	r3, r2
 800621e:	d901      	bls.n	8006224 <HAL_RCC_OscConfig+0x3e8>
        {
          return HAL_TIMEOUT;
 8006220:	2303      	movs	r3, #3
 8006222:	e116      	b.n	8006452 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006224:	4b8d      	ldr	r3, [pc, #564]	@ (800645c <HAL_RCC_OscConfig+0x620>)
 8006226:	6a1b      	ldr	r3, [r3, #32]
 8006228:	2202      	movs	r2, #2
 800622a:	4013      	ands	r3, r2
 800622c:	d1f0      	bne.n	8006210 <HAL_RCC_OscConfig+0x3d4>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800622e:	231f      	movs	r3, #31
 8006230:	18fb      	adds	r3, r7, r3
 8006232:	781b      	ldrb	r3, [r3, #0]
 8006234:	2b01      	cmp	r3, #1
 8006236:	d105      	bne.n	8006244 <HAL_RCC_OscConfig+0x408>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006238:	4b88      	ldr	r3, [pc, #544]	@ (800645c <HAL_RCC_OscConfig+0x620>)
 800623a:	69da      	ldr	r2, [r3, #28]
 800623c:	4b87      	ldr	r3, [pc, #540]	@ (800645c <HAL_RCC_OscConfig+0x620>)
 800623e:	4989      	ldr	r1, [pc, #548]	@ (8006464 <HAL_RCC_OscConfig+0x628>)
 8006240:	400a      	ands	r2, r1
 8006242:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	681b      	ldr	r3, [r3, #0]
 8006248:	2210      	movs	r2, #16
 800624a:	4013      	ands	r3, r2
 800624c:	d063      	beq.n	8006316 <HAL_RCC_OscConfig+0x4da>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 800624e:	687b      	ldr	r3, [r7, #4]
 8006250:	695b      	ldr	r3, [r3, #20]
 8006252:	2b01      	cmp	r3, #1
 8006254:	d12a      	bne.n	80062ac <HAL_RCC_OscConfig+0x470>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8006256:	4b81      	ldr	r3, [pc, #516]	@ (800645c <HAL_RCC_OscConfig+0x620>)
 8006258:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800625a:	4b80      	ldr	r3, [pc, #512]	@ (800645c <HAL_RCC_OscConfig+0x620>)
 800625c:	2104      	movs	r1, #4
 800625e:	430a      	orrs	r2, r1
 8006260:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 8006262:	4b7e      	ldr	r3, [pc, #504]	@ (800645c <HAL_RCC_OscConfig+0x620>)
 8006264:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006266:	4b7d      	ldr	r3, [pc, #500]	@ (800645c <HAL_RCC_OscConfig+0x620>)
 8006268:	2101      	movs	r1, #1
 800626a:	430a      	orrs	r2, r1
 800626c:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800626e:	f7fe fd51 	bl	8004d14 <HAL_GetTick>
 8006272:	0003      	movs	r3, r0
 8006274:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8006276:	e008      	b.n	800628a <HAL_RCC_OscConfig+0x44e>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8006278:	f7fe fd4c 	bl	8004d14 <HAL_GetTick>
 800627c:	0002      	movs	r2, r0
 800627e:	69bb      	ldr	r3, [r7, #24]
 8006280:	1ad3      	subs	r3, r2, r3
 8006282:	2b02      	cmp	r3, #2
 8006284:	d901      	bls.n	800628a <HAL_RCC_OscConfig+0x44e>
        {
          return HAL_TIMEOUT;
 8006286:	2303      	movs	r3, #3
 8006288:	e0e3      	b.n	8006452 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 800628a:	4b74      	ldr	r3, [pc, #464]	@ (800645c <HAL_RCC_OscConfig+0x620>)
 800628c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800628e:	2202      	movs	r2, #2
 8006290:	4013      	ands	r3, r2
 8006292:	d0f1      	beq.n	8006278 <HAL_RCC_OscConfig+0x43c>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8006294:	4b71      	ldr	r3, [pc, #452]	@ (800645c <HAL_RCC_OscConfig+0x620>)
 8006296:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006298:	22f8      	movs	r2, #248	@ 0xf8
 800629a:	4393      	bics	r3, r2
 800629c:	0019      	movs	r1, r3
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	699b      	ldr	r3, [r3, #24]
 80062a2:	00da      	lsls	r2, r3, #3
 80062a4:	4b6d      	ldr	r3, [pc, #436]	@ (800645c <HAL_RCC_OscConfig+0x620>)
 80062a6:	430a      	orrs	r2, r1
 80062a8:	635a      	str	r2, [r3, #52]	@ 0x34
 80062aa:	e034      	b.n	8006316 <HAL_RCC_OscConfig+0x4da>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	695b      	ldr	r3, [r3, #20]
 80062b0:	3305      	adds	r3, #5
 80062b2:	d111      	bne.n	80062d8 <HAL_RCC_OscConfig+0x49c>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 80062b4:	4b69      	ldr	r3, [pc, #420]	@ (800645c <HAL_RCC_OscConfig+0x620>)
 80062b6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80062b8:	4b68      	ldr	r3, [pc, #416]	@ (800645c <HAL_RCC_OscConfig+0x620>)
 80062ba:	2104      	movs	r1, #4
 80062bc:	438a      	bics	r2, r1
 80062be:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 80062c0:	4b66      	ldr	r3, [pc, #408]	@ (800645c <HAL_RCC_OscConfig+0x620>)
 80062c2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80062c4:	22f8      	movs	r2, #248	@ 0xf8
 80062c6:	4393      	bics	r3, r2
 80062c8:	0019      	movs	r1, r3
 80062ca:	687b      	ldr	r3, [r7, #4]
 80062cc:	699b      	ldr	r3, [r3, #24]
 80062ce:	00da      	lsls	r2, r3, #3
 80062d0:	4b62      	ldr	r3, [pc, #392]	@ (800645c <HAL_RCC_OscConfig+0x620>)
 80062d2:	430a      	orrs	r2, r1
 80062d4:	635a      	str	r2, [r3, #52]	@ 0x34
 80062d6:	e01e      	b.n	8006316 <HAL_RCC_OscConfig+0x4da>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 80062d8:	4b60      	ldr	r3, [pc, #384]	@ (800645c <HAL_RCC_OscConfig+0x620>)
 80062da:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80062dc:	4b5f      	ldr	r3, [pc, #380]	@ (800645c <HAL_RCC_OscConfig+0x620>)
 80062de:	2104      	movs	r1, #4
 80062e0:	430a      	orrs	r2, r1
 80062e2:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 80062e4:	4b5d      	ldr	r3, [pc, #372]	@ (800645c <HAL_RCC_OscConfig+0x620>)
 80062e6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80062e8:	4b5c      	ldr	r3, [pc, #368]	@ (800645c <HAL_RCC_OscConfig+0x620>)
 80062ea:	2101      	movs	r1, #1
 80062ec:	438a      	bics	r2, r1
 80062ee:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80062f0:	f7fe fd10 	bl	8004d14 <HAL_GetTick>
 80062f4:	0003      	movs	r3, r0
 80062f6:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 80062f8:	e008      	b.n	800630c <HAL_RCC_OscConfig+0x4d0>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 80062fa:	f7fe fd0b 	bl	8004d14 <HAL_GetTick>
 80062fe:	0002      	movs	r2, r0
 8006300:	69bb      	ldr	r3, [r7, #24]
 8006302:	1ad3      	subs	r3, r2, r3
 8006304:	2b02      	cmp	r3, #2
 8006306:	d901      	bls.n	800630c <HAL_RCC_OscConfig+0x4d0>
        {
          return HAL_TIMEOUT;
 8006308:	2303      	movs	r3, #3
 800630a:	e0a2      	b.n	8006452 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 800630c:	4b53      	ldr	r3, [pc, #332]	@ (800645c <HAL_RCC_OscConfig+0x620>)
 800630e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006310:	2202      	movs	r2, #2
 8006312:	4013      	ands	r3, r2
 8006314:	d1f1      	bne.n	80062fa <HAL_RCC_OscConfig+0x4be>
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8006316:	687b      	ldr	r3, [r7, #4]
 8006318:	6a1b      	ldr	r3, [r3, #32]
 800631a:	2b00      	cmp	r3, #0
 800631c:	d100      	bne.n	8006320 <HAL_RCC_OscConfig+0x4e4>
 800631e:	e097      	b.n	8006450 <HAL_RCC_OscConfig+0x614>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8006320:	4b4e      	ldr	r3, [pc, #312]	@ (800645c <HAL_RCC_OscConfig+0x620>)
 8006322:	685b      	ldr	r3, [r3, #4]
 8006324:	220c      	movs	r2, #12
 8006326:	4013      	ands	r3, r2
 8006328:	2b08      	cmp	r3, #8
 800632a:	d100      	bne.n	800632e <HAL_RCC_OscConfig+0x4f2>
 800632c:	e06b      	b.n	8006406 <HAL_RCC_OscConfig+0x5ca>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800632e:	687b      	ldr	r3, [r7, #4]
 8006330:	6a1b      	ldr	r3, [r3, #32]
 8006332:	2b02      	cmp	r3, #2
 8006334:	d14c      	bne.n	80063d0 <HAL_RCC_OscConfig+0x594>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006336:	4b49      	ldr	r3, [pc, #292]	@ (800645c <HAL_RCC_OscConfig+0x620>)
 8006338:	681a      	ldr	r2, [r3, #0]
 800633a:	4b48      	ldr	r3, [pc, #288]	@ (800645c <HAL_RCC_OscConfig+0x620>)
 800633c:	494a      	ldr	r1, [pc, #296]	@ (8006468 <HAL_RCC_OscConfig+0x62c>)
 800633e:	400a      	ands	r2, r1
 8006340:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006342:	f7fe fce7 	bl	8004d14 <HAL_GetTick>
 8006346:	0003      	movs	r3, r0
 8006348:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800634a:	e008      	b.n	800635e <HAL_RCC_OscConfig+0x522>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800634c:	f7fe fce2 	bl	8004d14 <HAL_GetTick>
 8006350:	0002      	movs	r2, r0
 8006352:	69bb      	ldr	r3, [r7, #24]
 8006354:	1ad3      	subs	r3, r2, r3
 8006356:	2b02      	cmp	r3, #2
 8006358:	d901      	bls.n	800635e <HAL_RCC_OscConfig+0x522>
          {
            return HAL_TIMEOUT;
 800635a:	2303      	movs	r3, #3
 800635c:	e079      	b.n	8006452 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800635e:	4b3f      	ldr	r3, [pc, #252]	@ (800645c <HAL_RCC_OscConfig+0x620>)
 8006360:	681a      	ldr	r2, [r3, #0]
 8006362:	2380      	movs	r3, #128	@ 0x80
 8006364:	049b      	lsls	r3, r3, #18
 8006366:	4013      	ands	r3, r2
 8006368:	d1f0      	bne.n	800634c <HAL_RCC_OscConfig+0x510>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800636a:	4b3c      	ldr	r3, [pc, #240]	@ (800645c <HAL_RCC_OscConfig+0x620>)
 800636c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800636e:	220f      	movs	r2, #15
 8006370:	4393      	bics	r3, r2
 8006372:	0019      	movs	r1, r3
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006378:	4b38      	ldr	r3, [pc, #224]	@ (800645c <HAL_RCC_OscConfig+0x620>)
 800637a:	430a      	orrs	r2, r1
 800637c:	62da      	str	r2, [r3, #44]	@ 0x2c
 800637e:	4b37      	ldr	r3, [pc, #220]	@ (800645c <HAL_RCC_OscConfig+0x620>)
 8006380:	685b      	ldr	r3, [r3, #4]
 8006382:	4a3a      	ldr	r2, [pc, #232]	@ (800646c <HAL_RCC_OscConfig+0x630>)
 8006384:	4013      	ands	r3, r2
 8006386:	0019      	movs	r1, r3
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800638c:	687b      	ldr	r3, [r7, #4]
 800638e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006390:	431a      	orrs	r2, r3
 8006392:	4b32      	ldr	r3, [pc, #200]	@ (800645c <HAL_RCC_OscConfig+0x620>)
 8006394:	430a      	orrs	r2, r1
 8006396:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006398:	4b30      	ldr	r3, [pc, #192]	@ (800645c <HAL_RCC_OscConfig+0x620>)
 800639a:	681a      	ldr	r2, [r3, #0]
 800639c:	4b2f      	ldr	r3, [pc, #188]	@ (800645c <HAL_RCC_OscConfig+0x620>)
 800639e:	2180      	movs	r1, #128	@ 0x80
 80063a0:	0449      	lsls	r1, r1, #17
 80063a2:	430a      	orrs	r2, r1
 80063a4:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80063a6:	f7fe fcb5 	bl	8004d14 <HAL_GetTick>
 80063aa:	0003      	movs	r3, r0
 80063ac:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80063ae:	e008      	b.n	80063c2 <HAL_RCC_OscConfig+0x586>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80063b0:	f7fe fcb0 	bl	8004d14 <HAL_GetTick>
 80063b4:	0002      	movs	r2, r0
 80063b6:	69bb      	ldr	r3, [r7, #24]
 80063b8:	1ad3      	subs	r3, r2, r3
 80063ba:	2b02      	cmp	r3, #2
 80063bc:	d901      	bls.n	80063c2 <HAL_RCC_OscConfig+0x586>
          {
            return HAL_TIMEOUT;
 80063be:	2303      	movs	r3, #3
 80063c0:	e047      	b.n	8006452 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80063c2:	4b26      	ldr	r3, [pc, #152]	@ (800645c <HAL_RCC_OscConfig+0x620>)
 80063c4:	681a      	ldr	r2, [r3, #0]
 80063c6:	2380      	movs	r3, #128	@ 0x80
 80063c8:	049b      	lsls	r3, r3, #18
 80063ca:	4013      	ands	r3, r2
 80063cc:	d0f0      	beq.n	80063b0 <HAL_RCC_OscConfig+0x574>
 80063ce:	e03f      	b.n	8006450 <HAL_RCC_OscConfig+0x614>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80063d0:	4b22      	ldr	r3, [pc, #136]	@ (800645c <HAL_RCC_OscConfig+0x620>)
 80063d2:	681a      	ldr	r2, [r3, #0]
 80063d4:	4b21      	ldr	r3, [pc, #132]	@ (800645c <HAL_RCC_OscConfig+0x620>)
 80063d6:	4924      	ldr	r1, [pc, #144]	@ (8006468 <HAL_RCC_OscConfig+0x62c>)
 80063d8:	400a      	ands	r2, r1
 80063da:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80063dc:	f7fe fc9a 	bl	8004d14 <HAL_GetTick>
 80063e0:	0003      	movs	r3, r0
 80063e2:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80063e4:	e008      	b.n	80063f8 <HAL_RCC_OscConfig+0x5bc>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80063e6:	f7fe fc95 	bl	8004d14 <HAL_GetTick>
 80063ea:	0002      	movs	r2, r0
 80063ec:	69bb      	ldr	r3, [r7, #24]
 80063ee:	1ad3      	subs	r3, r2, r3
 80063f0:	2b02      	cmp	r3, #2
 80063f2:	d901      	bls.n	80063f8 <HAL_RCC_OscConfig+0x5bc>
          {
            return HAL_TIMEOUT;
 80063f4:	2303      	movs	r3, #3
 80063f6:	e02c      	b.n	8006452 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80063f8:	4b18      	ldr	r3, [pc, #96]	@ (800645c <HAL_RCC_OscConfig+0x620>)
 80063fa:	681a      	ldr	r2, [r3, #0]
 80063fc:	2380      	movs	r3, #128	@ 0x80
 80063fe:	049b      	lsls	r3, r3, #18
 8006400:	4013      	ands	r3, r2
 8006402:	d1f0      	bne.n	80063e6 <HAL_RCC_OscConfig+0x5aa>
 8006404:	e024      	b.n	8006450 <HAL_RCC_OscConfig+0x614>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	6a1b      	ldr	r3, [r3, #32]
 800640a:	2b01      	cmp	r3, #1
 800640c:	d101      	bne.n	8006412 <HAL_RCC_OscConfig+0x5d6>
      {
        return HAL_ERROR;
 800640e:	2301      	movs	r3, #1
 8006410:	e01f      	b.n	8006452 <HAL_RCC_OscConfig+0x616>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 8006412:	4b12      	ldr	r3, [pc, #72]	@ (800645c <HAL_RCC_OscConfig+0x620>)
 8006414:	685b      	ldr	r3, [r3, #4]
 8006416:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 8006418:	4b10      	ldr	r3, [pc, #64]	@ (800645c <HAL_RCC_OscConfig+0x620>)
 800641a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800641c:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800641e:	697a      	ldr	r2, [r7, #20]
 8006420:	2380      	movs	r3, #128	@ 0x80
 8006422:	025b      	lsls	r3, r3, #9
 8006424:	401a      	ands	r2, r3
 8006426:	687b      	ldr	r3, [r7, #4]
 8006428:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800642a:	429a      	cmp	r2, r3
 800642c:	d10e      	bne.n	800644c <HAL_RCC_OscConfig+0x610>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 800642e:	693b      	ldr	r3, [r7, #16]
 8006430:	220f      	movs	r2, #15
 8006432:	401a      	ands	r2, r3
 8006434:	687b      	ldr	r3, [r7, #4]
 8006436:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8006438:	429a      	cmp	r2, r3
 800643a:	d107      	bne.n	800644c <HAL_RCC_OscConfig+0x610>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 800643c:	697a      	ldr	r2, [r7, #20]
 800643e:	23f0      	movs	r3, #240	@ 0xf0
 8006440:	039b      	lsls	r3, r3, #14
 8006442:	401a      	ands	r2, r3
 8006444:	687b      	ldr	r3, [r7, #4]
 8006446:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8006448:	429a      	cmp	r2, r3
 800644a:	d001      	beq.n	8006450 <HAL_RCC_OscConfig+0x614>
        {
          return HAL_ERROR;
 800644c:	2301      	movs	r3, #1
 800644e:	e000      	b.n	8006452 <HAL_RCC_OscConfig+0x616>
        }
      }
    }
  }

  return HAL_OK;
 8006450:	2300      	movs	r3, #0
}
 8006452:	0018      	movs	r0, r3
 8006454:	46bd      	mov	sp, r7
 8006456:	b008      	add	sp, #32
 8006458:	bd80      	pop	{r7, pc}
 800645a:	46c0      	nop			@ (mov r8, r8)
 800645c:	40021000 	.word	0x40021000
 8006460:	00001388 	.word	0x00001388
 8006464:	efffffff 	.word	0xefffffff
 8006468:	feffffff 	.word	0xfeffffff
 800646c:	ffc2ffff 	.word	0xffc2ffff

08006470 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006470:	b580      	push	{r7, lr}
 8006472:	b084      	sub	sp, #16
 8006474:	af00      	add	r7, sp, #0
 8006476:	6078      	str	r0, [r7, #4]
 8006478:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800647a:	687b      	ldr	r3, [r7, #4]
 800647c:	2b00      	cmp	r3, #0
 800647e:	d101      	bne.n	8006484 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006480:	2301      	movs	r3, #1
 8006482:	e0b3      	b.n	80065ec <HAL_RCC_ClockConfig+0x17c>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8006484:	4b5b      	ldr	r3, [pc, #364]	@ (80065f4 <HAL_RCC_ClockConfig+0x184>)
 8006486:	681b      	ldr	r3, [r3, #0]
 8006488:	2201      	movs	r2, #1
 800648a:	4013      	ands	r3, r2
 800648c:	683a      	ldr	r2, [r7, #0]
 800648e:	429a      	cmp	r2, r3
 8006490:	d911      	bls.n	80064b6 <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006492:	4b58      	ldr	r3, [pc, #352]	@ (80065f4 <HAL_RCC_ClockConfig+0x184>)
 8006494:	681b      	ldr	r3, [r3, #0]
 8006496:	2201      	movs	r2, #1
 8006498:	4393      	bics	r3, r2
 800649a:	0019      	movs	r1, r3
 800649c:	4b55      	ldr	r3, [pc, #340]	@ (80065f4 <HAL_RCC_ClockConfig+0x184>)
 800649e:	683a      	ldr	r2, [r7, #0]
 80064a0:	430a      	orrs	r2, r1
 80064a2:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80064a4:	4b53      	ldr	r3, [pc, #332]	@ (80065f4 <HAL_RCC_ClockConfig+0x184>)
 80064a6:	681b      	ldr	r3, [r3, #0]
 80064a8:	2201      	movs	r2, #1
 80064aa:	4013      	ands	r3, r2
 80064ac:	683a      	ldr	r2, [r7, #0]
 80064ae:	429a      	cmp	r2, r3
 80064b0:	d001      	beq.n	80064b6 <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 80064b2:	2301      	movs	r3, #1
 80064b4:	e09a      	b.n	80065ec <HAL_RCC_ClockConfig+0x17c>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80064b6:	687b      	ldr	r3, [r7, #4]
 80064b8:	681b      	ldr	r3, [r3, #0]
 80064ba:	2202      	movs	r2, #2
 80064bc:	4013      	ands	r3, r2
 80064be:	d015      	beq.n	80064ec <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	681b      	ldr	r3, [r3, #0]
 80064c4:	2204      	movs	r2, #4
 80064c6:	4013      	ands	r3, r2
 80064c8:	d006      	beq.n	80064d8 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 80064ca:	4b4b      	ldr	r3, [pc, #300]	@ (80065f8 <HAL_RCC_ClockConfig+0x188>)
 80064cc:	685a      	ldr	r2, [r3, #4]
 80064ce:	4b4a      	ldr	r3, [pc, #296]	@ (80065f8 <HAL_RCC_ClockConfig+0x188>)
 80064d0:	21e0      	movs	r1, #224	@ 0xe0
 80064d2:	00c9      	lsls	r1, r1, #3
 80064d4:	430a      	orrs	r2, r1
 80064d6:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80064d8:	4b47      	ldr	r3, [pc, #284]	@ (80065f8 <HAL_RCC_ClockConfig+0x188>)
 80064da:	685b      	ldr	r3, [r3, #4]
 80064dc:	22f0      	movs	r2, #240	@ 0xf0
 80064de:	4393      	bics	r3, r2
 80064e0:	0019      	movs	r1, r3
 80064e2:	687b      	ldr	r3, [r7, #4]
 80064e4:	689a      	ldr	r2, [r3, #8]
 80064e6:	4b44      	ldr	r3, [pc, #272]	@ (80065f8 <HAL_RCC_ClockConfig+0x188>)
 80064e8:	430a      	orrs	r2, r1
 80064ea:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	681b      	ldr	r3, [r3, #0]
 80064f0:	2201      	movs	r2, #1
 80064f2:	4013      	ands	r3, r2
 80064f4:	d040      	beq.n	8006578 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80064f6:	687b      	ldr	r3, [r7, #4]
 80064f8:	685b      	ldr	r3, [r3, #4]
 80064fa:	2b01      	cmp	r3, #1
 80064fc:	d107      	bne.n	800650e <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80064fe:	4b3e      	ldr	r3, [pc, #248]	@ (80065f8 <HAL_RCC_ClockConfig+0x188>)
 8006500:	681a      	ldr	r2, [r3, #0]
 8006502:	2380      	movs	r3, #128	@ 0x80
 8006504:	029b      	lsls	r3, r3, #10
 8006506:	4013      	ands	r3, r2
 8006508:	d114      	bne.n	8006534 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 800650a:	2301      	movs	r3, #1
 800650c:	e06e      	b.n	80065ec <HAL_RCC_ClockConfig+0x17c>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800650e:	687b      	ldr	r3, [r7, #4]
 8006510:	685b      	ldr	r3, [r3, #4]
 8006512:	2b02      	cmp	r3, #2
 8006514:	d107      	bne.n	8006526 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006516:	4b38      	ldr	r3, [pc, #224]	@ (80065f8 <HAL_RCC_ClockConfig+0x188>)
 8006518:	681a      	ldr	r2, [r3, #0]
 800651a:	2380      	movs	r3, #128	@ 0x80
 800651c:	049b      	lsls	r3, r3, #18
 800651e:	4013      	ands	r3, r2
 8006520:	d108      	bne.n	8006534 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8006522:	2301      	movs	r3, #1
 8006524:	e062      	b.n	80065ec <HAL_RCC_ClockConfig+0x17c>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006526:	4b34      	ldr	r3, [pc, #208]	@ (80065f8 <HAL_RCC_ClockConfig+0x188>)
 8006528:	681b      	ldr	r3, [r3, #0]
 800652a:	2202      	movs	r2, #2
 800652c:	4013      	ands	r3, r2
 800652e:	d101      	bne.n	8006534 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8006530:	2301      	movs	r3, #1
 8006532:	e05b      	b.n	80065ec <HAL_RCC_ClockConfig+0x17c>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8006534:	4b30      	ldr	r3, [pc, #192]	@ (80065f8 <HAL_RCC_ClockConfig+0x188>)
 8006536:	685b      	ldr	r3, [r3, #4]
 8006538:	2203      	movs	r2, #3
 800653a:	4393      	bics	r3, r2
 800653c:	0019      	movs	r1, r3
 800653e:	687b      	ldr	r3, [r7, #4]
 8006540:	685a      	ldr	r2, [r3, #4]
 8006542:	4b2d      	ldr	r3, [pc, #180]	@ (80065f8 <HAL_RCC_ClockConfig+0x188>)
 8006544:	430a      	orrs	r2, r1
 8006546:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8006548:	f7fe fbe4 	bl	8004d14 <HAL_GetTick>
 800654c:	0003      	movs	r3, r0
 800654e:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006550:	e009      	b.n	8006566 <HAL_RCC_ClockConfig+0xf6>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006552:	f7fe fbdf 	bl	8004d14 <HAL_GetTick>
 8006556:	0002      	movs	r2, r0
 8006558:	68fb      	ldr	r3, [r7, #12]
 800655a:	1ad3      	subs	r3, r2, r3
 800655c:	4a27      	ldr	r2, [pc, #156]	@ (80065fc <HAL_RCC_ClockConfig+0x18c>)
 800655e:	4293      	cmp	r3, r2
 8006560:	d901      	bls.n	8006566 <HAL_RCC_ClockConfig+0xf6>
      {
        return HAL_TIMEOUT;
 8006562:	2303      	movs	r3, #3
 8006564:	e042      	b.n	80065ec <HAL_RCC_ClockConfig+0x17c>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006566:	4b24      	ldr	r3, [pc, #144]	@ (80065f8 <HAL_RCC_ClockConfig+0x188>)
 8006568:	685b      	ldr	r3, [r3, #4]
 800656a:	220c      	movs	r2, #12
 800656c:	401a      	ands	r2, r3
 800656e:	687b      	ldr	r3, [r7, #4]
 8006570:	685b      	ldr	r3, [r3, #4]
 8006572:	009b      	lsls	r3, r3, #2
 8006574:	429a      	cmp	r2, r3
 8006576:	d1ec      	bne.n	8006552 <HAL_RCC_ClockConfig+0xe2>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8006578:	4b1e      	ldr	r3, [pc, #120]	@ (80065f4 <HAL_RCC_ClockConfig+0x184>)
 800657a:	681b      	ldr	r3, [r3, #0]
 800657c:	2201      	movs	r2, #1
 800657e:	4013      	ands	r3, r2
 8006580:	683a      	ldr	r2, [r7, #0]
 8006582:	429a      	cmp	r2, r3
 8006584:	d211      	bcs.n	80065aa <HAL_RCC_ClockConfig+0x13a>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006586:	4b1b      	ldr	r3, [pc, #108]	@ (80065f4 <HAL_RCC_ClockConfig+0x184>)
 8006588:	681b      	ldr	r3, [r3, #0]
 800658a:	2201      	movs	r2, #1
 800658c:	4393      	bics	r3, r2
 800658e:	0019      	movs	r1, r3
 8006590:	4b18      	ldr	r3, [pc, #96]	@ (80065f4 <HAL_RCC_ClockConfig+0x184>)
 8006592:	683a      	ldr	r2, [r7, #0]
 8006594:	430a      	orrs	r2, r1
 8006596:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006598:	4b16      	ldr	r3, [pc, #88]	@ (80065f4 <HAL_RCC_ClockConfig+0x184>)
 800659a:	681b      	ldr	r3, [r3, #0]
 800659c:	2201      	movs	r2, #1
 800659e:	4013      	ands	r3, r2
 80065a0:	683a      	ldr	r2, [r7, #0]
 80065a2:	429a      	cmp	r2, r3
 80065a4:	d001      	beq.n	80065aa <HAL_RCC_ClockConfig+0x13a>
    {
      return HAL_ERROR;
 80065a6:	2301      	movs	r3, #1
 80065a8:	e020      	b.n	80065ec <HAL_RCC_ClockConfig+0x17c>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	681b      	ldr	r3, [r3, #0]
 80065ae:	2204      	movs	r2, #4
 80065b0:	4013      	ands	r3, r2
 80065b2:	d009      	beq.n	80065c8 <HAL_RCC_ClockConfig+0x158>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 80065b4:	4b10      	ldr	r3, [pc, #64]	@ (80065f8 <HAL_RCC_ClockConfig+0x188>)
 80065b6:	685b      	ldr	r3, [r3, #4]
 80065b8:	4a11      	ldr	r2, [pc, #68]	@ (8006600 <HAL_RCC_ClockConfig+0x190>)
 80065ba:	4013      	ands	r3, r2
 80065bc:	0019      	movs	r1, r3
 80065be:	687b      	ldr	r3, [r7, #4]
 80065c0:	68da      	ldr	r2, [r3, #12]
 80065c2:	4b0d      	ldr	r3, [pc, #52]	@ (80065f8 <HAL_RCC_ClockConfig+0x188>)
 80065c4:	430a      	orrs	r2, r1
 80065c6:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 80065c8:	f000 f820 	bl	800660c <HAL_RCC_GetSysClockFreq>
 80065cc:	0001      	movs	r1, r0
 80065ce:	4b0a      	ldr	r3, [pc, #40]	@ (80065f8 <HAL_RCC_ClockConfig+0x188>)
 80065d0:	685b      	ldr	r3, [r3, #4]
 80065d2:	091b      	lsrs	r3, r3, #4
 80065d4:	220f      	movs	r2, #15
 80065d6:	4013      	ands	r3, r2
 80065d8:	4a0a      	ldr	r2, [pc, #40]	@ (8006604 <HAL_RCC_ClockConfig+0x194>)
 80065da:	5cd3      	ldrb	r3, [r2, r3]
 80065dc:	000a      	movs	r2, r1
 80065de:	40da      	lsrs	r2, r3
 80065e0:	4b09      	ldr	r3, [pc, #36]	@ (8006608 <HAL_RCC_ClockConfig+0x198>)
 80065e2:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 80065e4:	2003      	movs	r0, #3
 80065e6:	f7fe fb4f 	bl	8004c88 <HAL_InitTick>
  
  return HAL_OK;
 80065ea:	2300      	movs	r3, #0
}
 80065ec:	0018      	movs	r0, r3
 80065ee:	46bd      	mov	sp, r7
 80065f0:	b004      	add	sp, #16
 80065f2:	bd80      	pop	{r7, pc}
 80065f4:	40022000 	.word	0x40022000
 80065f8:	40021000 	.word	0x40021000
 80065fc:	00001388 	.word	0x00001388
 8006600:	fffff8ff 	.word	0xfffff8ff
 8006604:	0800ead0 	.word	0x0800ead0
 8006608:	20000030 	.word	0x20000030

0800660c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800660c:	b580      	push	{r7, lr}
 800660e:	b086      	sub	sp, #24
 8006610:	af00      	add	r7, sp, #0
  static const uint8_t aPLLMULFactorTable[16U] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
                                                   10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  static const uint8_t aPredivFactorTable[16U] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
                                                   9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8006612:	2300      	movs	r3, #0
 8006614:	60fb      	str	r3, [r7, #12]
 8006616:	2300      	movs	r3, #0
 8006618:	60bb      	str	r3, [r7, #8]
 800661a:	2300      	movs	r3, #0
 800661c:	617b      	str	r3, [r7, #20]
 800661e:	2300      	movs	r3, #0
 8006620:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8006622:	2300      	movs	r3, #0
 8006624:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 8006626:	4b20      	ldr	r3, [pc, #128]	@ (80066a8 <HAL_RCC_GetSysClockFreq+0x9c>)
 8006628:	685b      	ldr	r3, [r3, #4]
 800662a:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800662c:	68fb      	ldr	r3, [r7, #12]
 800662e:	220c      	movs	r2, #12
 8006630:	4013      	ands	r3, r2
 8006632:	2b04      	cmp	r3, #4
 8006634:	d002      	beq.n	800663c <HAL_RCC_GetSysClockFreq+0x30>
 8006636:	2b08      	cmp	r3, #8
 8006638:	d003      	beq.n	8006642 <HAL_RCC_GetSysClockFreq+0x36>
 800663a:	e02c      	b.n	8006696 <HAL_RCC_GetSysClockFreq+0x8a>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800663c:	4b1b      	ldr	r3, [pc, #108]	@ (80066ac <HAL_RCC_GetSysClockFreq+0xa0>)
 800663e:	613b      	str	r3, [r7, #16]
      break;
 8006640:	e02c      	b.n	800669c <HAL_RCC_GetSysClockFreq+0x90>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 8006642:	68fb      	ldr	r3, [r7, #12]
 8006644:	0c9b      	lsrs	r3, r3, #18
 8006646:	220f      	movs	r2, #15
 8006648:	4013      	ands	r3, r2
 800664a:	4a19      	ldr	r2, [pc, #100]	@ (80066b0 <HAL_RCC_GetSysClockFreq+0xa4>)
 800664c:	5cd3      	ldrb	r3, [r2, r3]
 800664e:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 8006650:	4b15      	ldr	r3, [pc, #84]	@ (80066a8 <HAL_RCC_GetSysClockFreq+0x9c>)
 8006652:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006654:	220f      	movs	r2, #15
 8006656:	4013      	ands	r3, r2
 8006658:	4a16      	ldr	r2, [pc, #88]	@ (80066b4 <HAL_RCC_GetSysClockFreq+0xa8>)
 800665a:	5cd3      	ldrb	r3, [r2, r3]
 800665c:	60bb      	str	r3, [r7, #8]
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 800665e:	68fa      	ldr	r2, [r7, #12]
 8006660:	2380      	movs	r3, #128	@ 0x80
 8006662:	025b      	lsls	r3, r3, #9
 8006664:	4013      	ands	r3, r2
 8006666:	d009      	beq.n	800667c <HAL_RCC_GetSysClockFreq+0x70>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8006668:	68b9      	ldr	r1, [r7, #8]
 800666a:	4810      	ldr	r0, [pc, #64]	@ (80066ac <HAL_RCC_GetSysClockFreq+0xa0>)
 800666c:	f7f9 fd72 	bl	8000154 <__udivsi3>
 8006670:	0003      	movs	r3, r0
 8006672:	001a      	movs	r2, r3
 8006674:	687b      	ldr	r3, [r7, #4]
 8006676:	4353      	muls	r3, r2
 8006678:	617b      	str	r3, [r7, #20]
 800667a:	e009      	b.n	8006690 <HAL_RCC_GetSysClockFreq+0x84>
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 800667c:	6879      	ldr	r1, [r7, #4]
 800667e:	000a      	movs	r2, r1
 8006680:	0152      	lsls	r2, r2, #5
 8006682:	1a52      	subs	r2, r2, r1
 8006684:	0193      	lsls	r3, r2, #6
 8006686:	1a9b      	subs	r3, r3, r2
 8006688:	00db      	lsls	r3, r3, #3
 800668a:	185b      	adds	r3, r3, r1
 800668c:	021b      	lsls	r3, r3, #8
 800668e:	617b      	str	r3, [r7, #20]
#endif
      }
      sysclockfreq = pllclk;
 8006690:	697b      	ldr	r3, [r7, #20]
 8006692:	613b      	str	r3, [r7, #16]
      break;
 8006694:	e002      	b.n	800669c <HAL_RCC_GetSysClockFreq+0x90>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8006696:	4b05      	ldr	r3, [pc, #20]	@ (80066ac <HAL_RCC_GetSysClockFreq+0xa0>)
 8006698:	613b      	str	r3, [r7, #16]
      break;
 800669a:	46c0      	nop			@ (mov r8, r8)
    }
  }
  return sysclockfreq;
 800669c:	693b      	ldr	r3, [r7, #16]
}
 800669e:	0018      	movs	r0, r3
 80066a0:	46bd      	mov	sp, r7
 80066a2:	b006      	add	sp, #24
 80066a4:	bd80      	pop	{r7, pc}
 80066a6:	46c0      	nop			@ (mov r8, r8)
 80066a8:	40021000 	.word	0x40021000
 80066ac:	007a1200 	.word	0x007a1200
 80066b0:	0800eae8 	.word	0x0800eae8
 80066b4:	0800eaf8 	.word	0x0800eaf8

080066b8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80066b8:	b580      	push	{r7, lr}
 80066ba:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80066bc:	4b02      	ldr	r3, [pc, #8]	@ (80066c8 <HAL_RCC_GetHCLKFreq+0x10>)
 80066be:	681b      	ldr	r3, [r3, #0]
}
 80066c0:	0018      	movs	r0, r3
 80066c2:	46bd      	mov	sp, r7
 80066c4:	bd80      	pop	{r7, pc}
 80066c6:	46c0      	nop			@ (mov r8, r8)
 80066c8:	20000030 	.word	0x20000030

080066cc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80066cc:	b580      	push	{r7, lr}
 80066ce:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 80066d0:	f7ff fff2 	bl	80066b8 <HAL_RCC_GetHCLKFreq>
 80066d4:	0001      	movs	r1, r0
 80066d6:	4b06      	ldr	r3, [pc, #24]	@ (80066f0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80066d8:	685b      	ldr	r3, [r3, #4]
 80066da:	0a1b      	lsrs	r3, r3, #8
 80066dc:	2207      	movs	r2, #7
 80066de:	4013      	ands	r3, r2
 80066e0:	4a04      	ldr	r2, [pc, #16]	@ (80066f4 <HAL_RCC_GetPCLK1Freq+0x28>)
 80066e2:	5cd3      	ldrb	r3, [r2, r3]
 80066e4:	40d9      	lsrs	r1, r3
 80066e6:	000b      	movs	r3, r1
}    
 80066e8:	0018      	movs	r0, r3
 80066ea:	46bd      	mov	sp, r7
 80066ec:	bd80      	pop	{r7, pc}
 80066ee:	46c0      	nop			@ (mov r8, r8)
 80066f0:	40021000 	.word	0x40021000
 80066f4:	0800eae0 	.word	0x0800eae0

080066f8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80066f8:	b580      	push	{r7, lr}
 80066fa:	b086      	sub	sp, #24
 80066fc:	af00      	add	r7, sp, #0
 80066fe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8006700:	2300      	movs	r3, #0
 8006702:	613b      	str	r3, [r7, #16]
  uint32_t temp_reg = 0U;
 8006704:	2300      	movs	r3, #0
 8006706:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	681a      	ldr	r2, [r3, #0]
 800670c:	2380      	movs	r3, #128	@ 0x80
 800670e:	025b      	lsls	r3, r3, #9
 8006710:	4013      	ands	r3, r2
 8006712:	d100      	bne.n	8006716 <HAL_RCCEx_PeriphCLKConfig+0x1e>
 8006714:	e08e      	b.n	8006834 <HAL_RCCEx_PeriphCLKConfig+0x13c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
    
    FlagStatus       pwrclkchanged = RESET;
 8006716:	2017      	movs	r0, #23
 8006718:	183b      	adds	r3, r7, r0
 800671a:	2200      	movs	r2, #0
 800671c:	701a      	strb	r2, [r3, #0]

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800671e:	4b57      	ldr	r3, [pc, #348]	@ (800687c <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8006720:	69da      	ldr	r2, [r3, #28]
 8006722:	2380      	movs	r3, #128	@ 0x80
 8006724:	055b      	lsls	r3, r3, #21
 8006726:	4013      	ands	r3, r2
 8006728:	d110      	bne.n	800674c <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
 800672a:	4b54      	ldr	r3, [pc, #336]	@ (800687c <HAL_RCCEx_PeriphCLKConfig+0x184>)
 800672c:	69da      	ldr	r2, [r3, #28]
 800672e:	4b53      	ldr	r3, [pc, #332]	@ (800687c <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8006730:	2180      	movs	r1, #128	@ 0x80
 8006732:	0549      	lsls	r1, r1, #21
 8006734:	430a      	orrs	r2, r1
 8006736:	61da      	str	r2, [r3, #28]
 8006738:	4b50      	ldr	r3, [pc, #320]	@ (800687c <HAL_RCCEx_PeriphCLKConfig+0x184>)
 800673a:	69da      	ldr	r2, [r3, #28]
 800673c:	2380      	movs	r3, #128	@ 0x80
 800673e:	055b      	lsls	r3, r3, #21
 8006740:	4013      	ands	r3, r2
 8006742:	60bb      	str	r3, [r7, #8]
 8006744:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006746:	183b      	adds	r3, r7, r0
 8006748:	2201      	movs	r2, #1
 800674a:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800674c:	4b4c      	ldr	r3, [pc, #304]	@ (8006880 <HAL_RCCEx_PeriphCLKConfig+0x188>)
 800674e:	681a      	ldr	r2, [r3, #0]
 8006750:	2380      	movs	r3, #128	@ 0x80
 8006752:	005b      	lsls	r3, r3, #1
 8006754:	4013      	ands	r3, r2
 8006756:	d11a      	bne.n	800678e <HAL_RCCEx_PeriphCLKConfig+0x96>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8006758:	4b49      	ldr	r3, [pc, #292]	@ (8006880 <HAL_RCCEx_PeriphCLKConfig+0x188>)
 800675a:	681a      	ldr	r2, [r3, #0]
 800675c:	4b48      	ldr	r3, [pc, #288]	@ (8006880 <HAL_RCCEx_PeriphCLKConfig+0x188>)
 800675e:	2180      	movs	r1, #128	@ 0x80
 8006760:	0049      	lsls	r1, r1, #1
 8006762:	430a      	orrs	r2, r1
 8006764:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006766:	f7fe fad5 	bl	8004d14 <HAL_GetTick>
 800676a:	0003      	movs	r3, r0
 800676c:	613b      	str	r3, [r7, #16]
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800676e:	e008      	b.n	8006782 <HAL_RCCEx_PeriphCLKConfig+0x8a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006770:	f7fe fad0 	bl	8004d14 <HAL_GetTick>
 8006774:	0002      	movs	r2, r0
 8006776:	693b      	ldr	r3, [r7, #16]
 8006778:	1ad3      	subs	r3, r2, r3
 800677a:	2b64      	cmp	r3, #100	@ 0x64
 800677c:	d901      	bls.n	8006782 <HAL_RCCEx_PeriphCLKConfig+0x8a>
        {
          return HAL_TIMEOUT;
 800677e:	2303      	movs	r3, #3
 8006780:	e077      	b.n	8006872 <HAL_RCCEx_PeriphCLKConfig+0x17a>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006782:	4b3f      	ldr	r3, [pc, #252]	@ (8006880 <HAL_RCCEx_PeriphCLKConfig+0x188>)
 8006784:	681a      	ldr	r2, [r3, #0]
 8006786:	2380      	movs	r3, #128	@ 0x80
 8006788:	005b      	lsls	r3, r3, #1
 800678a:	4013      	ands	r3, r2
 800678c:	d0f0      	beq.n	8006770 <HAL_RCCEx_PeriphCLKConfig+0x78>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800678e:	4b3b      	ldr	r3, [pc, #236]	@ (800687c <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8006790:	6a1a      	ldr	r2, [r3, #32]
 8006792:	23c0      	movs	r3, #192	@ 0xc0
 8006794:	009b      	lsls	r3, r3, #2
 8006796:	4013      	ands	r3, r2
 8006798:	60fb      	str	r3, [r7, #12]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800679a:	68fb      	ldr	r3, [r7, #12]
 800679c:	2b00      	cmp	r3, #0
 800679e:	d034      	beq.n	800680a <HAL_RCCEx_PeriphCLKConfig+0x112>
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	685a      	ldr	r2, [r3, #4]
 80067a4:	23c0      	movs	r3, #192	@ 0xc0
 80067a6:	009b      	lsls	r3, r3, #2
 80067a8:	4013      	ands	r3, r2
 80067aa:	68fa      	ldr	r2, [r7, #12]
 80067ac:	429a      	cmp	r2, r3
 80067ae:	d02c      	beq.n	800680a <HAL_RCCEx_PeriphCLKConfig+0x112>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80067b0:	4b32      	ldr	r3, [pc, #200]	@ (800687c <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80067b2:	6a1b      	ldr	r3, [r3, #32]
 80067b4:	4a33      	ldr	r2, [pc, #204]	@ (8006884 <HAL_RCCEx_PeriphCLKConfig+0x18c>)
 80067b6:	4013      	ands	r3, r2
 80067b8:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80067ba:	4b30      	ldr	r3, [pc, #192]	@ (800687c <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80067bc:	6a1a      	ldr	r2, [r3, #32]
 80067be:	4b2f      	ldr	r3, [pc, #188]	@ (800687c <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80067c0:	2180      	movs	r1, #128	@ 0x80
 80067c2:	0249      	lsls	r1, r1, #9
 80067c4:	430a      	orrs	r2, r1
 80067c6:	621a      	str	r2, [r3, #32]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80067c8:	4b2c      	ldr	r3, [pc, #176]	@ (800687c <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80067ca:	6a1a      	ldr	r2, [r3, #32]
 80067cc:	4b2b      	ldr	r3, [pc, #172]	@ (800687c <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80067ce:	492e      	ldr	r1, [pc, #184]	@ (8006888 <HAL_RCCEx_PeriphCLKConfig+0x190>)
 80067d0:	400a      	ands	r2, r1
 80067d2:	621a      	str	r2, [r3, #32]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80067d4:	4b29      	ldr	r3, [pc, #164]	@ (800687c <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80067d6:	68fa      	ldr	r2, [r7, #12]
 80067d8:	621a      	str	r2, [r3, #32]
      
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80067da:	68fb      	ldr	r3, [r7, #12]
 80067dc:	2201      	movs	r2, #1
 80067de:	4013      	ands	r3, r2
 80067e0:	d013      	beq.n	800680a <HAL_RCCEx_PeriphCLKConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80067e2:	f7fe fa97 	bl	8004d14 <HAL_GetTick>
 80067e6:	0003      	movs	r3, r0
 80067e8:	613b      	str	r3, [r7, #16]
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80067ea:	e009      	b.n	8006800 <HAL_RCCEx_PeriphCLKConfig+0x108>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80067ec:	f7fe fa92 	bl	8004d14 <HAL_GetTick>
 80067f0:	0002      	movs	r2, r0
 80067f2:	693b      	ldr	r3, [r7, #16]
 80067f4:	1ad3      	subs	r3, r2, r3
 80067f6:	4a25      	ldr	r2, [pc, #148]	@ (800688c <HAL_RCCEx_PeriphCLKConfig+0x194>)
 80067f8:	4293      	cmp	r3, r2
 80067fa:	d901      	bls.n	8006800 <HAL_RCCEx_PeriphCLKConfig+0x108>
          {
            return HAL_TIMEOUT;
 80067fc:	2303      	movs	r3, #3
 80067fe:	e038      	b.n	8006872 <HAL_RCCEx_PeriphCLKConfig+0x17a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006800:	4b1e      	ldr	r3, [pc, #120]	@ (800687c <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8006802:	6a1b      	ldr	r3, [r3, #32]
 8006804:	2202      	movs	r2, #2
 8006806:	4013      	ands	r3, r2
 8006808:	d0f0      	beq.n	80067ec <HAL_RCCEx_PeriphCLKConfig+0xf4>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800680a:	4b1c      	ldr	r3, [pc, #112]	@ (800687c <HAL_RCCEx_PeriphCLKConfig+0x184>)
 800680c:	6a1b      	ldr	r3, [r3, #32]
 800680e:	4a1d      	ldr	r2, [pc, #116]	@ (8006884 <HAL_RCCEx_PeriphCLKConfig+0x18c>)
 8006810:	4013      	ands	r3, r2
 8006812:	0019      	movs	r1, r3
 8006814:	687b      	ldr	r3, [r7, #4]
 8006816:	685a      	ldr	r2, [r3, #4]
 8006818:	4b18      	ldr	r3, [pc, #96]	@ (800687c <HAL_RCCEx_PeriphCLKConfig+0x184>)
 800681a:	430a      	orrs	r2, r1
 800681c:	621a      	str	r2, [r3, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800681e:	2317      	movs	r3, #23
 8006820:	18fb      	adds	r3, r7, r3
 8006822:	781b      	ldrb	r3, [r3, #0]
 8006824:	2b01      	cmp	r3, #1
 8006826:	d105      	bne.n	8006834 <HAL_RCCEx_PeriphCLKConfig+0x13c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006828:	4b14      	ldr	r3, [pc, #80]	@ (800687c <HAL_RCCEx_PeriphCLKConfig+0x184>)
 800682a:	69da      	ldr	r2, [r3, #28]
 800682c:	4b13      	ldr	r3, [pc, #76]	@ (800687c <HAL_RCCEx_PeriphCLKConfig+0x184>)
 800682e:	4918      	ldr	r1, [pc, #96]	@ (8006890 <HAL_RCCEx_PeriphCLKConfig+0x198>)
 8006830:	400a      	ands	r2, r1
 8006832:	61da      	str	r2, [r3, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8006834:	687b      	ldr	r3, [r7, #4]
 8006836:	681b      	ldr	r3, [r3, #0]
 8006838:	2201      	movs	r2, #1
 800683a:	4013      	ands	r3, r2
 800683c:	d009      	beq.n	8006852 <HAL_RCCEx_PeriphCLKConfig+0x15a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800683e:	4b0f      	ldr	r3, [pc, #60]	@ (800687c <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8006840:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006842:	2203      	movs	r2, #3
 8006844:	4393      	bics	r3, r2
 8006846:	0019      	movs	r1, r3
 8006848:	687b      	ldr	r3, [r7, #4]
 800684a:	689a      	ldr	r2, [r3, #8]
 800684c:	4b0b      	ldr	r3, [pc, #44]	@ (800687c <HAL_RCCEx_PeriphCLKConfig+0x184>)
 800684e:	430a      	orrs	r2, r1
 8006850:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* STM32F091xC || STM32F098xx */  

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8006852:	687b      	ldr	r3, [r7, #4]
 8006854:	681b      	ldr	r3, [r3, #0]
 8006856:	2220      	movs	r2, #32
 8006858:	4013      	ands	r3, r2
 800685a:	d009      	beq.n	8006870 <HAL_RCCEx_PeriphCLKConfig+0x178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800685c:	4b07      	ldr	r3, [pc, #28]	@ (800687c <HAL_RCCEx_PeriphCLKConfig+0x184>)
 800685e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006860:	2210      	movs	r2, #16
 8006862:	4393      	bics	r3, r2
 8006864:	0019      	movs	r1, r3
 8006866:	687b      	ldr	r3, [r7, #4]
 8006868:	68da      	ldr	r2, [r3, #12]
 800686a:	4b04      	ldr	r3, [pc, #16]	@ (800687c <HAL_RCCEx_PeriphCLKConfig+0x184>)
 800686c:	430a      	orrs	r2, r1
 800686e:	631a      	str	r2, [r3, #48]	@ 0x30
#endif /* STM32F042x6 || STM32F048xx ||                */
       /* STM32F051x8 || STM32F058xx ||                */
       /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */
  
  return HAL_OK;
 8006870:	2300      	movs	r3, #0
}
 8006872:	0018      	movs	r0, r3
 8006874:	46bd      	mov	sp, r7
 8006876:	b006      	add	sp, #24
 8006878:	bd80      	pop	{r7, pc}
 800687a:	46c0      	nop			@ (mov r8, r8)
 800687c:	40021000 	.word	0x40021000
 8006880:	40007000 	.word	0x40007000
 8006884:	fffffcff 	.word	0xfffffcff
 8006888:	fffeffff 	.word	0xfffeffff
 800688c:	00001388 	.word	0x00001388
 8006890:	efffffff 	.word	0xefffffff

08006894 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006894:	b580      	push	{r7, lr}
 8006896:	b082      	sub	sp, #8
 8006898:	af00      	add	r7, sp, #0
 800689a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800689c:	687b      	ldr	r3, [r7, #4]
 800689e:	2b00      	cmp	r3, #0
 80068a0:	d101      	bne.n	80068a6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80068a2:	2301      	movs	r3, #1
 80068a4:	e042      	b.n	800692c <HAL_TIM_Base_Init+0x98>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80068a6:	687b      	ldr	r3, [r7, #4]
 80068a8:	223d      	movs	r2, #61	@ 0x3d
 80068aa:	5c9b      	ldrb	r3, [r3, r2]
 80068ac:	b2db      	uxtb	r3, r3
 80068ae:	2b00      	cmp	r3, #0
 80068b0:	d107      	bne.n	80068c2 <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80068b2:	687b      	ldr	r3, [r7, #4]
 80068b4:	223c      	movs	r2, #60	@ 0x3c
 80068b6:	2100      	movs	r1, #0
 80068b8:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80068ba:	687b      	ldr	r3, [r7, #4]
 80068bc:	0018      	movs	r0, r3
 80068be:	f7fd ff27 	bl	8004710 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80068c2:	687b      	ldr	r3, [r7, #4]
 80068c4:	223d      	movs	r2, #61	@ 0x3d
 80068c6:	2102      	movs	r1, #2
 80068c8:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80068ca:	687b      	ldr	r3, [r7, #4]
 80068cc:	681a      	ldr	r2, [r3, #0]
 80068ce:	687b      	ldr	r3, [r7, #4]
 80068d0:	3304      	adds	r3, #4
 80068d2:	0019      	movs	r1, r3
 80068d4:	0010      	movs	r0, r2
 80068d6:	f000 fee7 	bl	80076a8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80068da:	687b      	ldr	r3, [r7, #4]
 80068dc:	2246      	movs	r2, #70	@ 0x46
 80068de:	2101      	movs	r1, #1
 80068e0:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80068e2:	687b      	ldr	r3, [r7, #4]
 80068e4:	223e      	movs	r2, #62	@ 0x3e
 80068e6:	2101      	movs	r1, #1
 80068e8:	5499      	strb	r1, [r3, r2]
 80068ea:	687b      	ldr	r3, [r7, #4]
 80068ec:	223f      	movs	r2, #63	@ 0x3f
 80068ee:	2101      	movs	r1, #1
 80068f0:	5499      	strb	r1, [r3, r2]
 80068f2:	687b      	ldr	r3, [r7, #4]
 80068f4:	2240      	movs	r2, #64	@ 0x40
 80068f6:	2101      	movs	r1, #1
 80068f8:	5499      	strb	r1, [r3, r2]
 80068fa:	687b      	ldr	r3, [r7, #4]
 80068fc:	2241      	movs	r2, #65	@ 0x41
 80068fe:	2101      	movs	r1, #1
 8006900:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006902:	687b      	ldr	r3, [r7, #4]
 8006904:	2242      	movs	r2, #66	@ 0x42
 8006906:	2101      	movs	r1, #1
 8006908:	5499      	strb	r1, [r3, r2]
 800690a:	687b      	ldr	r3, [r7, #4]
 800690c:	2243      	movs	r2, #67	@ 0x43
 800690e:	2101      	movs	r1, #1
 8006910:	5499      	strb	r1, [r3, r2]
 8006912:	687b      	ldr	r3, [r7, #4]
 8006914:	2244      	movs	r2, #68	@ 0x44
 8006916:	2101      	movs	r1, #1
 8006918:	5499      	strb	r1, [r3, r2]
 800691a:	687b      	ldr	r3, [r7, #4]
 800691c:	2245      	movs	r2, #69	@ 0x45
 800691e:	2101      	movs	r1, #1
 8006920:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006922:	687b      	ldr	r3, [r7, #4]
 8006924:	223d      	movs	r2, #61	@ 0x3d
 8006926:	2101      	movs	r1, #1
 8006928:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800692a:	2300      	movs	r3, #0
}
 800692c:	0018      	movs	r0, r3
 800692e:	46bd      	mov	sp, r7
 8006930:	b002      	add	sp, #8
 8006932:	bd80      	pop	{r7, pc}

08006934 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8006934:	b580      	push	{r7, lr}
 8006936:	b084      	sub	sp, #16
 8006938:	af00      	add	r7, sp, #0
 800693a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800693c:	687b      	ldr	r3, [r7, #4]
 800693e:	223d      	movs	r2, #61	@ 0x3d
 8006940:	5c9b      	ldrb	r3, [r3, r2]
 8006942:	b2db      	uxtb	r3, r3
 8006944:	2b01      	cmp	r3, #1
 8006946:	d001      	beq.n	800694c <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8006948:	2301      	movs	r3, #1
 800694a:	e02d      	b.n	80069a8 <HAL_TIM_Base_Start+0x74>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800694c:	687b      	ldr	r3, [r7, #4]
 800694e:	223d      	movs	r2, #61	@ 0x3d
 8006950:	2102      	movs	r1, #2
 8006952:	5499      	strb	r1, [r3, r2]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	681b      	ldr	r3, [r3, #0]
 8006958:	4a15      	ldr	r2, [pc, #84]	@ (80069b0 <HAL_TIM_Base_Start+0x7c>)
 800695a:	4293      	cmp	r3, r2
 800695c:	d009      	beq.n	8006972 <HAL_TIM_Base_Start+0x3e>
 800695e:	687b      	ldr	r3, [r7, #4]
 8006960:	681b      	ldr	r3, [r3, #0]
 8006962:	4a14      	ldr	r2, [pc, #80]	@ (80069b4 <HAL_TIM_Base_Start+0x80>)
 8006964:	4293      	cmp	r3, r2
 8006966:	d004      	beq.n	8006972 <HAL_TIM_Base_Start+0x3e>
 8006968:	687b      	ldr	r3, [r7, #4]
 800696a:	681b      	ldr	r3, [r3, #0]
 800696c:	4a12      	ldr	r2, [pc, #72]	@ (80069b8 <HAL_TIM_Base_Start+0x84>)
 800696e:	4293      	cmp	r3, r2
 8006970:	d111      	bne.n	8006996 <HAL_TIM_Base_Start+0x62>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006972:	687b      	ldr	r3, [r7, #4]
 8006974:	681b      	ldr	r3, [r3, #0]
 8006976:	689b      	ldr	r3, [r3, #8]
 8006978:	2207      	movs	r2, #7
 800697a:	4013      	ands	r3, r2
 800697c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800697e:	68fb      	ldr	r3, [r7, #12]
 8006980:	2b06      	cmp	r3, #6
 8006982:	d010      	beq.n	80069a6 <HAL_TIM_Base_Start+0x72>
    {
      __HAL_TIM_ENABLE(htim);
 8006984:	687b      	ldr	r3, [r7, #4]
 8006986:	681b      	ldr	r3, [r3, #0]
 8006988:	681a      	ldr	r2, [r3, #0]
 800698a:	687b      	ldr	r3, [r7, #4]
 800698c:	681b      	ldr	r3, [r3, #0]
 800698e:	2101      	movs	r1, #1
 8006990:	430a      	orrs	r2, r1
 8006992:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006994:	e007      	b.n	80069a6 <HAL_TIM_Base_Start+0x72>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006996:	687b      	ldr	r3, [r7, #4]
 8006998:	681b      	ldr	r3, [r3, #0]
 800699a:	681a      	ldr	r2, [r3, #0]
 800699c:	687b      	ldr	r3, [r7, #4]
 800699e:	681b      	ldr	r3, [r3, #0]
 80069a0:	2101      	movs	r1, #1
 80069a2:	430a      	orrs	r2, r1
 80069a4:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80069a6:	2300      	movs	r3, #0
}
 80069a8:	0018      	movs	r0, r3
 80069aa:	46bd      	mov	sp, r7
 80069ac:	b004      	add	sp, #16
 80069ae:	bd80      	pop	{r7, pc}
 80069b0:	40012c00 	.word	0x40012c00
 80069b4:	40000400 	.word	0x40000400
 80069b8:	40014000 	.word	0x40014000

080069bc <HAL_TIM_Base_Stop>:
  * @brief  Stops the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop(TIM_HandleTypeDef *htim)
{
 80069bc:	b580      	push	{r7, lr}
 80069be:	b082      	sub	sp, #8
 80069c0:	af00      	add	r7, sp, #0
 80069c2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80069c4:	687b      	ldr	r3, [r7, #4]
 80069c6:	681b      	ldr	r3, [r3, #0]
 80069c8:	6a1b      	ldr	r3, [r3, #32]
 80069ca:	4a0d      	ldr	r2, [pc, #52]	@ (8006a00 <HAL_TIM_Base_Stop+0x44>)
 80069cc:	4013      	ands	r3, r2
 80069ce:	d10d      	bne.n	80069ec <HAL_TIM_Base_Stop+0x30>
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	681b      	ldr	r3, [r3, #0]
 80069d4:	6a1b      	ldr	r3, [r3, #32]
 80069d6:	4a0b      	ldr	r2, [pc, #44]	@ (8006a04 <HAL_TIM_Base_Stop+0x48>)
 80069d8:	4013      	ands	r3, r2
 80069da:	d107      	bne.n	80069ec <HAL_TIM_Base_Stop+0x30>
 80069dc:	687b      	ldr	r3, [r7, #4]
 80069de:	681b      	ldr	r3, [r3, #0]
 80069e0:	681a      	ldr	r2, [r3, #0]
 80069e2:	687b      	ldr	r3, [r7, #4]
 80069e4:	681b      	ldr	r3, [r3, #0]
 80069e6:	2101      	movs	r1, #1
 80069e8:	438a      	bics	r2, r1
 80069ea:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 80069ec:	687b      	ldr	r3, [r7, #4]
 80069ee:	223d      	movs	r2, #61	@ 0x3d
 80069f0:	2101      	movs	r1, #1
 80069f2:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return HAL_OK;
 80069f4:	2300      	movs	r3, #0
}
 80069f6:	0018      	movs	r0, r3
 80069f8:	46bd      	mov	sp, r7
 80069fa:	b002      	add	sp, #8
 80069fc:	bd80      	pop	{r7, pc}
 80069fe:	46c0      	nop			@ (mov r8, r8)
 8006a00:	00001111 	.word	0x00001111
 8006a04:	00000444 	.word	0x00000444

08006a08 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8006a08:	b580      	push	{r7, lr}
 8006a0a:	b084      	sub	sp, #16
 8006a0c:	af00      	add	r7, sp, #0
 8006a0e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006a10:	687b      	ldr	r3, [r7, #4]
 8006a12:	223d      	movs	r2, #61	@ 0x3d
 8006a14:	5c9b      	ldrb	r3, [r3, r2]
 8006a16:	b2db      	uxtb	r3, r3
 8006a18:	2b01      	cmp	r3, #1
 8006a1a:	d001      	beq.n	8006a20 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8006a1c:	2301      	movs	r3, #1
 8006a1e:	e035      	b.n	8006a8c <HAL_TIM_Base_Start_IT+0x84>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006a20:	687b      	ldr	r3, [r7, #4]
 8006a22:	223d      	movs	r2, #61	@ 0x3d
 8006a24:	2102      	movs	r1, #2
 8006a26:	5499      	strb	r1, [r3, r2]

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	681b      	ldr	r3, [r3, #0]
 8006a2c:	68da      	ldr	r2, [r3, #12]
 8006a2e:	687b      	ldr	r3, [r7, #4]
 8006a30:	681b      	ldr	r3, [r3, #0]
 8006a32:	2101      	movs	r1, #1
 8006a34:	430a      	orrs	r2, r1
 8006a36:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006a38:	687b      	ldr	r3, [r7, #4]
 8006a3a:	681b      	ldr	r3, [r3, #0]
 8006a3c:	4a15      	ldr	r2, [pc, #84]	@ (8006a94 <HAL_TIM_Base_Start_IT+0x8c>)
 8006a3e:	4293      	cmp	r3, r2
 8006a40:	d009      	beq.n	8006a56 <HAL_TIM_Base_Start_IT+0x4e>
 8006a42:	687b      	ldr	r3, [r7, #4]
 8006a44:	681b      	ldr	r3, [r3, #0]
 8006a46:	4a14      	ldr	r2, [pc, #80]	@ (8006a98 <HAL_TIM_Base_Start_IT+0x90>)
 8006a48:	4293      	cmp	r3, r2
 8006a4a:	d004      	beq.n	8006a56 <HAL_TIM_Base_Start_IT+0x4e>
 8006a4c:	687b      	ldr	r3, [r7, #4]
 8006a4e:	681b      	ldr	r3, [r3, #0]
 8006a50:	4a12      	ldr	r2, [pc, #72]	@ (8006a9c <HAL_TIM_Base_Start_IT+0x94>)
 8006a52:	4293      	cmp	r3, r2
 8006a54:	d111      	bne.n	8006a7a <HAL_TIM_Base_Start_IT+0x72>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006a56:	687b      	ldr	r3, [r7, #4]
 8006a58:	681b      	ldr	r3, [r3, #0]
 8006a5a:	689b      	ldr	r3, [r3, #8]
 8006a5c:	2207      	movs	r2, #7
 8006a5e:	4013      	ands	r3, r2
 8006a60:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006a62:	68fb      	ldr	r3, [r7, #12]
 8006a64:	2b06      	cmp	r3, #6
 8006a66:	d010      	beq.n	8006a8a <HAL_TIM_Base_Start_IT+0x82>
    {
      __HAL_TIM_ENABLE(htim);
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	681b      	ldr	r3, [r3, #0]
 8006a6c:	681a      	ldr	r2, [r3, #0]
 8006a6e:	687b      	ldr	r3, [r7, #4]
 8006a70:	681b      	ldr	r3, [r3, #0]
 8006a72:	2101      	movs	r1, #1
 8006a74:	430a      	orrs	r2, r1
 8006a76:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006a78:	e007      	b.n	8006a8a <HAL_TIM_Base_Start_IT+0x82>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006a7a:	687b      	ldr	r3, [r7, #4]
 8006a7c:	681b      	ldr	r3, [r3, #0]
 8006a7e:	681a      	ldr	r2, [r3, #0]
 8006a80:	687b      	ldr	r3, [r7, #4]
 8006a82:	681b      	ldr	r3, [r3, #0]
 8006a84:	2101      	movs	r1, #1
 8006a86:	430a      	orrs	r2, r1
 8006a88:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006a8a:	2300      	movs	r3, #0
}
 8006a8c:	0018      	movs	r0, r3
 8006a8e:	46bd      	mov	sp, r7
 8006a90:	b004      	add	sp, #16
 8006a92:	bd80      	pop	{r7, pc}
 8006a94:	40012c00 	.word	0x40012c00
 8006a98:	40000400 	.word	0x40000400
 8006a9c:	40014000 	.word	0x40014000

08006aa0 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 8006aa0:	b580      	push	{r7, lr}
 8006aa2:	b082      	sub	sp, #8
 8006aa4:	af00      	add	r7, sp, #0
 8006aa6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8006aa8:	687b      	ldr	r3, [r7, #4]
 8006aaa:	681b      	ldr	r3, [r3, #0]
 8006aac:	68da      	ldr	r2, [r3, #12]
 8006aae:	687b      	ldr	r3, [r7, #4]
 8006ab0:	681b      	ldr	r3, [r3, #0]
 8006ab2:	2101      	movs	r1, #1
 8006ab4:	438a      	bics	r2, r1
 8006ab6:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	681b      	ldr	r3, [r3, #0]
 8006abc:	6a1b      	ldr	r3, [r3, #32]
 8006abe:	4a0d      	ldr	r2, [pc, #52]	@ (8006af4 <HAL_TIM_Base_Stop_IT+0x54>)
 8006ac0:	4013      	ands	r3, r2
 8006ac2:	d10d      	bne.n	8006ae0 <HAL_TIM_Base_Stop_IT+0x40>
 8006ac4:	687b      	ldr	r3, [r7, #4]
 8006ac6:	681b      	ldr	r3, [r3, #0]
 8006ac8:	6a1b      	ldr	r3, [r3, #32]
 8006aca:	4a0b      	ldr	r2, [pc, #44]	@ (8006af8 <HAL_TIM_Base_Stop_IT+0x58>)
 8006acc:	4013      	ands	r3, r2
 8006ace:	d107      	bne.n	8006ae0 <HAL_TIM_Base_Stop_IT+0x40>
 8006ad0:	687b      	ldr	r3, [r7, #4]
 8006ad2:	681b      	ldr	r3, [r3, #0]
 8006ad4:	681a      	ldr	r2, [r3, #0]
 8006ad6:	687b      	ldr	r3, [r7, #4]
 8006ad8:	681b      	ldr	r3, [r3, #0]
 8006ada:	2101      	movs	r1, #1
 8006adc:	438a      	bics	r2, r1
 8006ade:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8006ae0:	687b      	ldr	r3, [r7, #4]
 8006ae2:	223d      	movs	r2, #61	@ 0x3d
 8006ae4:	2101      	movs	r1, #1
 8006ae6:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return HAL_OK;
 8006ae8:	2300      	movs	r3, #0
}
 8006aea:	0018      	movs	r0, r3
 8006aec:	46bd      	mov	sp, r7
 8006aee:	b002      	add	sp, #8
 8006af0:	bd80      	pop	{r7, pc}
 8006af2:	46c0      	nop			@ (mov r8, r8)
 8006af4:	00001111 	.word	0x00001111
 8006af8:	00000444 	.word	0x00000444

08006afc <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 8006afc:	b580      	push	{r7, lr}
 8006afe:	b082      	sub	sp, #8
 8006b00:	af00      	add	r7, sp, #0
 8006b02:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006b04:	687b      	ldr	r3, [r7, #4]
 8006b06:	2b00      	cmp	r3, #0
 8006b08:	d101      	bne.n	8006b0e <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 8006b0a:	2301      	movs	r3, #1
 8006b0c:	e042      	b.n	8006b94 <HAL_TIM_OC_Init+0x98>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006b0e:	687b      	ldr	r3, [r7, #4]
 8006b10:	223d      	movs	r2, #61	@ 0x3d
 8006b12:	5c9b      	ldrb	r3, [r3, r2]
 8006b14:	b2db      	uxtb	r3, r3
 8006b16:	2b00      	cmp	r3, #0
 8006b18:	d107      	bne.n	8006b2a <HAL_TIM_OC_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006b1a:	687b      	ldr	r3, [r7, #4]
 8006b1c:	223c      	movs	r2, #60	@ 0x3c
 8006b1e:	2100      	movs	r1, #0
 8006b20:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 8006b22:	687b      	ldr	r3, [r7, #4]
 8006b24:	0018      	movs	r0, r3
 8006b26:	f000 f839 	bl	8006b9c <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006b2a:	687b      	ldr	r3, [r7, #4]
 8006b2c:	223d      	movs	r2, #61	@ 0x3d
 8006b2e:	2102      	movs	r1, #2
 8006b30:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 8006b32:	687b      	ldr	r3, [r7, #4]
 8006b34:	681a      	ldr	r2, [r3, #0]
 8006b36:	687b      	ldr	r3, [r7, #4]
 8006b38:	3304      	adds	r3, #4
 8006b3a:	0019      	movs	r1, r3
 8006b3c:	0010      	movs	r0, r2
 8006b3e:	f000 fdb3 	bl	80076a8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006b42:	687b      	ldr	r3, [r7, #4]
 8006b44:	2246      	movs	r2, #70	@ 0x46
 8006b46:	2101      	movs	r1, #1
 8006b48:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006b4a:	687b      	ldr	r3, [r7, #4]
 8006b4c:	223e      	movs	r2, #62	@ 0x3e
 8006b4e:	2101      	movs	r1, #1
 8006b50:	5499      	strb	r1, [r3, r2]
 8006b52:	687b      	ldr	r3, [r7, #4]
 8006b54:	223f      	movs	r2, #63	@ 0x3f
 8006b56:	2101      	movs	r1, #1
 8006b58:	5499      	strb	r1, [r3, r2]
 8006b5a:	687b      	ldr	r3, [r7, #4]
 8006b5c:	2240      	movs	r2, #64	@ 0x40
 8006b5e:	2101      	movs	r1, #1
 8006b60:	5499      	strb	r1, [r3, r2]
 8006b62:	687b      	ldr	r3, [r7, #4]
 8006b64:	2241      	movs	r2, #65	@ 0x41
 8006b66:	2101      	movs	r1, #1
 8006b68:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006b6a:	687b      	ldr	r3, [r7, #4]
 8006b6c:	2242      	movs	r2, #66	@ 0x42
 8006b6e:	2101      	movs	r1, #1
 8006b70:	5499      	strb	r1, [r3, r2]
 8006b72:	687b      	ldr	r3, [r7, #4]
 8006b74:	2243      	movs	r2, #67	@ 0x43
 8006b76:	2101      	movs	r1, #1
 8006b78:	5499      	strb	r1, [r3, r2]
 8006b7a:	687b      	ldr	r3, [r7, #4]
 8006b7c:	2244      	movs	r2, #68	@ 0x44
 8006b7e:	2101      	movs	r1, #1
 8006b80:	5499      	strb	r1, [r3, r2]
 8006b82:	687b      	ldr	r3, [r7, #4]
 8006b84:	2245      	movs	r2, #69	@ 0x45
 8006b86:	2101      	movs	r1, #1
 8006b88:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006b8a:	687b      	ldr	r3, [r7, #4]
 8006b8c:	223d      	movs	r2, #61	@ 0x3d
 8006b8e:	2101      	movs	r1, #1
 8006b90:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8006b92:	2300      	movs	r3, #0
}
 8006b94:	0018      	movs	r0, r3
 8006b96:	46bd      	mov	sp, r7
 8006b98:	b002      	add	sp, #8
 8006b9a:	bd80      	pop	{r7, pc}

08006b9c <HAL_TIM_OC_MspInit>:
  * @brief  Initializes the TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 8006b9c:	b580      	push	{r7, lr}
 8006b9e:	b082      	sub	sp, #8
 8006ba0:	af00      	add	r7, sp, #0
 8006ba2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspInit could be implemented in the user file
   */
}
 8006ba4:	46c0      	nop			@ (mov r8, r8)
 8006ba6:	46bd      	mov	sp, r7
 8006ba8:	b002      	add	sp, #8
 8006baa:	bd80      	pop	{r7, pc}

08006bac <HAL_TIM_OC_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006bac:	b580      	push	{r7, lr}
 8006bae:	b084      	sub	sp, #16
 8006bb0:	af00      	add	r7, sp, #0
 8006bb2:	6078      	str	r0, [r7, #4]
 8006bb4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8006bb6:	683b      	ldr	r3, [r7, #0]
 8006bb8:	2b00      	cmp	r3, #0
 8006bba:	d108      	bne.n	8006bce <HAL_TIM_OC_Start+0x22>
 8006bbc:	687b      	ldr	r3, [r7, #4]
 8006bbe:	223e      	movs	r2, #62	@ 0x3e
 8006bc0:	5c9b      	ldrb	r3, [r3, r2]
 8006bc2:	b2db      	uxtb	r3, r3
 8006bc4:	3b01      	subs	r3, #1
 8006bc6:	1e5a      	subs	r2, r3, #1
 8006bc8:	4193      	sbcs	r3, r2
 8006bca:	b2db      	uxtb	r3, r3
 8006bcc:	e01f      	b.n	8006c0e <HAL_TIM_OC_Start+0x62>
 8006bce:	683b      	ldr	r3, [r7, #0]
 8006bd0:	2b04      	cmp	r3, #4
 8006bd2:	d108      	bne.n	8006be6 <HAL_TIM_OC_Start+0x3a>
 8006bd4:	687b      	ldr	r3, [r7, #4]
 8006bd6:	223f      	movs	r2, #63	@ 0x3f
 8006bd8:	5c9b      	ldrb	r3, [r3, r2]
 8006bda:	b2db      	uxtb	r3, r3
 8006bdc:	3b01      	subs	r3, #1
 8006bde:	1e5a      	subs	r2, r3, #1
 8006be0:	4193      	sbcs	r3, r2
 8006be2:	b2db      	uxtb	r3, r3
 8006be4:	e013      	b.n	8006c0e <HAL_TIM_OC_Start+0x62>
 8006be6:	683b      	ldr	r3, [r7, #0]
 8006be8:	2b08      	cmp	r3, #8
 8006bea:	d108      	bne.n	8006bfe <HAL_TIM_OC_Start+0x52>
 8006bec:	687b      	ldr	r3, [r7, #4]
 8006bee:	2240      	movs	r2, #64	@ 0x40
 8006bf0:	5c9b      	ldrb	r3, [r3, r2]
 8006bf2:	b2db      	uxtb	r3, r3
 8006bf4:	3b01      	subs	r3, #1
 8006bf6:	1e5a      	subs	r2, r3, #1
 8006bf8:	4193      	sbcs	r3, r2
 8006bfa:	b2db      	uxtb	r3, r3
 8006bfc:	e007      	b.n	8006c0e <HAL_TIM_OC_Start+0x62>
 8006bfe:	687b      	ldr	r3, [r7, #4]
 8006c00:	2241      	movs	r2, #65	@ 0x41
 8006c02:	5c9b      	ldrb	r3, [r3, r2]
 8006c04:	b2db      	uxtb	r3, r3
 8006c06:	3b01      	subs	r3, #1
 8006c08:	1e5a      	subs	r2, r3, #1
 8006c0a:	4193      	sbcs	r3, r2
 8006c0c:	b2db      	uxtb	r3, r3
 8006c0e:	2b00      	cmp	r3, #0
 8006c10:	d001      	beq.n	8006c16 <HAL_TIM_OC_Start+0x6a>
  {
    return HAL_ERROR;
 8006c12:	2301      	movs	r3, #1
 8006c14:	e06e      	b.n	8006cf4 <HAL_TIM_OC_Start+0x148>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8006c16:	683b      	ldr	r3, [r7, #0]
 8006c18:	2b00      	cmp	r3, #0
 8006c1a:	d104      	bne.n	8006c26 <HAL_TIM_OC_Start+0x7a>
 8006c1c:	687b      	ldr	r3, [r7, #4]
 8006c1e:	223e      	movs	r2, #62	@ 0x3e
 8006c20:	2102      	movs	r1, #2
 8006c22:	5499      	strb	r1, [r3, r2]
 8006c24:	e013      	b.n	8006c4e <HAL_TIM_OC_Start+0xa2>
 8006c26:	683b      	ldr	r3, [r7, #0]
 8006c28:	2b04      	cmp	r3, #4
 8006c2a:	d104      	bne.n	8006c36 <HAL_TIM_OC_Start+0x8a>
 8006c2c:	687b      	ldr	r3, [r7, #4]
 8006c2e:	223f      	movs	r2, #63	@ 0x3f
 8006c30:	2102      	movs	r1, #2
 8006c32:	5499      	strb	r1, [r3, r2]
 8006c34:	e00b      	b.n	8006c4e <HAL_TIM_OC_Start+0xa2>
 8006c36:	683b      	ldr	r3, [r7, #0]
 8006c38:	2b08      	cmp	r3, #8
 8006c3a:	d104      	bne.n	8006c46 <HAL_TIM_OC_Start+0x9a>
 8006c3c:	687b      	ldr	r3, [r7, #4]
 8006c3e:	2240      	movs	r2, #64	@ 0x40
 8006c40:	2102      	movs	r1, #2
 8006c42:	5499      	strb	r1, [r3, r2]
 8006c44:	e003      	b.n	8006c4e <HAL_TIM_OC_Start+0xa2>
 8006c46:	687b      	ldr	r3, [r7, #4]
 8006c48:	2241      	movs	r2, #65	@ 0x41
 8006c4a:	2102      	movs	r1, #2
 8006c4c:	5499      	strb	r1, [r3, r2]

  /* Enable the Output compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8006c4e:	687b      	ldr	r3, [r7, #4]
 8006c50:	681b      	ldr	r3, [r3, #0]
 8006c52:	6839      	ldr	r1, [r7, #0]
 8006c54:	2201      	movs	r2, #1
 8006c56:	0018      	movs	r0, r3
 8006c58:	f001 f8d2 	bl	8007e00 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8006c5c:	687b      	ldr	r3, [r7, #4]
 8006c5e:	681b      	ldr	r3, [r3, #0]
 8006c60:	4a26      	ldr	r2, [pc, #152]	@ (8006cfc <HAL_TIM_OC_Start+0x150>)
 8006c62:	4293      	cmp	r3, r2
 8006c64:	d00e      	beq.n	8006c84 <HAL_TIM_OC_Start+0xd8>
 8006c66:	687b      	ldr	r3, [r7, #4]
 8006c68:	681b      	ldr	r3, [r3, #0]
 8006c6a:	4a25      	ldr	r2, [pc, #148]	@ (8006d00 <HAL_TIM_OC_Start+0x154>)
 8006c6c:	4293      	cmp	r3, r2
 8006c6e:	d009      	beq.n	8006c84 <HAL_TIM_OC_Start+0xd8>
 8006c70:	687b      	ldr	r3, [r7, #4]
 8006c72:	681b      	ldr	r3, [r3, #0]
 8006c74:	4a23      	ldr	r2, [pc, #140]	@ (8006d04 <HAL_TIM_OC_Start+0x158>)
 8006c76:	4293      	cmp	r3, r2
 8006c78:	d004      	beq.n	8006c84 <HAL_TIM_OC_Start+0xd8>
 8006c7a:	687b      	ldr	r3, [r7, #4]
 8006c7c:	681b      	ldr	r3, [r3, #0]
 8006c7e:	4a22      	ldr	r2, [pc, #136]	@ (8006d08 <HAL_TIM_OC_Start+0x15c>)
 8006c80:	4293      	cmp	r3, r2
 8006c82:	d101      	bne.n	8006c88 <HAL_TIM_OC_Start+0xdc>
 8006c84:	2301      	movs	r3, #1
 8006c86:	e000      	b.n	8006c8a <HAL_TIM_OC_Start+0xde>
 8006c88:	2300      	movs	r3, #0
 8006c8a:	2b00      	cmp	r3, #0
 8006c8c:	d008      	beq.n	8006ca0 <HAL_TIM_OC_Start+0xf4>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8006c8e:	687b      	ldr	r3, [r7, #4]
 8006c90:	681b      	ldr	r3, [r3, #0]
 8006c92:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006c94:	687b      	ldr	r3, [r7, #4]
 8006c96:	681b      	ldr	r3, [r3, #0]
 8006c98:	2180      	movs	r1, #128	@ 0x80
 8006c9a:	0209      	lsls	r1, r1, #8
 8006c9c:	430a      	orrs	r2, r1
 8006c9e:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006ca0:	687b      	ldr	r3, [r7, #4]
 8006ca2:	681b      	ldr	r3, [r3, #0]
 8006ca4:	4a15      	ldr	r2, [pc, #84]	@ (8006cfc <HAL_TIM_OC_Start+0x150>)
 8006ca6:	4293      	cmp	r3, r2
 8006ca8:	d009      	beq.n	8006cbe <HAL_TIM_OC_Start+0x112>
 8006caa:	687b      	ldr	r3, [r7, #4]
 8006cac:	681b      	ldr	r3, [r3, #0]
 8006cae:	4a17      	ldr	r2, [pc, #92]	@ (8006d0c <HAL_TIM_OC_Start+0x160>)
 8006cb0:	4293      	cmp	r3, r2
 8006cb2:	d004      	beq.n	8006cbe <HAL_TIM_OC_Start+0x112>
 8006cb4:	687b      	ldr	r3, [r7, #4]
 8006cb6:	681b      	ldr	r3, [r3, #0]
 8006cb8:	4a11      	ldr	r2, [pc, #68]	@ (8006d00 <HAL_TIM_OC_Start+0x154>)
 8006cba:	4293      	cmp	r3, r2
 8006cbc:	d111      	bne.n	8006ce2 <HAL_TIM_OC_Start+0x136>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006cbe:	687b      	ldr	r3, [r7, #4]
 8006cc0:	681b      	ldr	r3, [r3, #0]
 8006cc2:	689b      	ldr	r3, [r3, #8]
 8006cc4:	2207      	movs	r2, #7
 8006cc6:	4013      	ands	r3, r2
 8006cc8:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006cca:	68fb      	ldr	r3, [r7, #12]
 8006ccc:	2b06      	cmp	r3, #6
 8006cce:	d010      	beq.n	8006cf2 <HAL_TIM_OC_Start+0x146>
    {
      __HAL_TIM_ENABLE(htim);
 8006cd0:	687b      	ldr	r3, [r7, #4]
 8006cd2:	681b      	ldr	r3, [r3, #0]
 8006cd4:	681a      	ldr	r2, [r3, #0]
 8006cd6:	687b      	ldr	r3, [r7, #4]
 8006cd8:	681b      	ldr	r3, [r3, #0]
 8006cda:	2101      	movs	r1, #1
 8006cdc:	430a      	orrs	r2, r1
 8006cde:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006ce0:	e007      	b.n	8006cf2 <HAL_TIM_OC_Start+0x146>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006ce2:	687b      	ldr	r3, [r7, #4]
 8006ce4:	681b      	ldr	r3, [r3, #0]
 8006ce6:	681a      	ldr	r2, [r3, #0]
 8006ce8:	687b      	ldr	r3, [r7, #4]
 8006cea:	681b      	ldr	r3, [r3, #0]
 8006cec:	2101      	movs	r1, #1
 8006cee:	430a      	orrs	r2, r1
 8006cf0:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006cf2:	2300      	movs	r3, #0
}
 8006cf4:	0018      	movs	r0, r3
 8006cf6:	46bd      	mov	sp, r7
 8006cf8:	b004      	add	sp, #16
 8006cfa:	bd80      	pop	{r7, pc}
 8006cfc:	40012c00 	.word	0x40012c00
 8006d00:	40014000 	.word	0x40014000
 8006d04:	40014400 	.word	0x40014400
 8006d08:	40014800 	.word	0x40014800
 8006d0c:	40000400 	.word	0x40000400

08006d10 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8006d10:	b580      	push	{r7, lr}
 8006d12:	b082      	sub	sp, #8
 8006d14:	af00      	add	r7, sp, #0
 8006d16:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006d18:	687b      	ldr	r3, [r7, #4]
 8006d1a:	2b00      	cmp	r3, #0
 8006d1c:	d101      	bne.n	8006d22 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8006d1e:	2301      	movs	r3, #1
 8006d20:	e042      	b.n	8006da8 <HAL_TIM_PWM_Init+0x98>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006d22:	687b      	ldr	r3, [r7, #4]
 8006d24:	223d      	movs	r2, #61	@ 0x3d
 8006d26:	5c9b      	ldrb	r3, [r3, r2]
 8006d28:	b2db      	uxtb	r3, r3
 8006d2a:	2b00      	cmp	r3, #0
 8006d2c:	d107      	bne.n	8006d3e <HAL_TIM_PWM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006d2e:	687b      	ldr	r3, [r7, #4]
 8006d30:	223c      	movs	r2, #60	@ 0x3c
 8006d32:	2100      	movs	r1, #0
 8006d34:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8006d36:	687b      	ldr	r3, [r7, #4]
 8006d38:	0018      	movs	r0, r3
 8006d3a:	f000 f839 	bl	8006db0 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006d3e:	687b      	ldr	r3, [r7, #4]
 8006d40:	223d      	movs	r2, #61	@ 0x3d
 8006d42:	2102      	movs	r1, #2
 8006d44:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006d46:	687b      	ldr	r3, [r7, #4]
 8006d48:	681a      	ldr	r2, [r3, #0]
 8006d4a:	687b      	ldr	r3, [r7, #4]
 8006d4c:	3304      	adds	r3, #4
 8006d4e:	0019      	movs	r1, r3
 8006d50:	0010      	movs	r0, r2
 8006d52:	f000 fca9 	bl	80076a8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006d56:	687b      	ldr	r3, [r7, #4]
 8006d58:	2246      	movs	r2, #70	@ 0x46
 8006d5a:	2101      	movs	r1, #1
 8006d5c:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006d5e:	687b      	ldr	r3, [r7, #4]
 8006d60:	223e      	movs	r2, #62	@ 0x3e
 8006d62:	2101      	movs	r1, #1
 8006d64:	5499      	strb	r1, [r3, r2]
 8006d66:	687b      	ldr	r3, [r7, #4]
 8006d68:	223f      	movs	r2, #63	@ 0x3f
 8006d6a:	2101      	movs	r1, #1
 8006d6c:	5499      	strb	r1, [r3, r2]
 8006d6e:	687b      	ldr	r3, [r7, #4]
 8006d70:	2240      	movs	r2, #64	@ 0x40
 8006d72:	2101      	movs	r1, #1
 8006d74:	5499      	strb	r1, [r3, r2]
 8006d76:	687b      	ldr	r3, [r7, #4]
 8006d78:	2241      	movs	r2, #65	@ 0x41
 8006d7a:	2101      	movs	r1, #1
 8006d7c:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006d7e:	687b      	ldr	r3, [r7, #4]
 8006d80:	2242      	movs	r2, #66	@ 0x42
 8006d82:	2101      	movs	r1, #1
 8006d84:	5499      	strb	r1, [r3, r2]
 8006d86:	687b      	ldr	r3, [r7, #4]
 8006d88:	2243      	movs	r2, #67	@ 0x43
 8006d8a:	2101      	movs	r1, #1
 8006d8c:	5499      	strb	r1, [r3, r2]
 8006d8e:	687b      	ldr	r3, [r7, #4]
 8006d90:	2244      	movs	r2, #68	@ 0x44
 8006d92:	2101      	movs	r1, #1
 8006d94:	5499      	strb	r1, [r3, r2]
 8006d96:	687b      	ldr	r3, [r7, #4]
 8006d98:	2245      	movs	r2, #69	@ 0x45
 8006d9a:	2101      	movs	r1, #1
 8006d9c:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006d9e:	687b      	ldr	r3, [r7, #4]
 8006da0:	223d      	movs	r2, #61	@ 0x3d
 8006da2:	2101      	movs	r1, #1
 8006da4:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8006da6:	2300      	movs	r3, #0
}
 8006da8:	0018      	movs	r0, r3
 8006daa:	46bd      	mov	sp, r7
 8006dac:	b002      	add	sp, #8
 8006dae:	bd80      	pop	{r7, pc}

08006db0 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8006db0:	b580      	push	{r7, lr}
 8006db2:	b082      	sub	sp, #8
 8006db4:	af00      	add	r7, sp, #0
 8006db6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8006db8:	46c0      	nop			@ (mov r8, r8)
 8006dba:	46bd      	mov	sp, r7
 8006dbc:	b002      	add	sp, #8
 8006dbe:	bd80      	pop	{r7, pc}

08006dc0 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006dc0:	b580      	push	{r7, lr}
 8006dc2:	b084      	sub	sp, #16
 8006dc4:	af00      	add	r7, sp, #0
 8006dc6:	6078      	str	r0, [r7, #4]
 8006dc8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8006dca:	683b      	ldr	r3, [r7, #0]
 8006dcc:	2b00      	cmp	r3, #0
 8006dce:	d108      	bne.n	8006de2 <HAL_TIM_PWM_Start+0x22>
 8006dd0:	687b      	ldr	r3, [r7, #4]
 8006dd2:	223e      	movs	r2, #62	@ 0x3e
 8006dd4:	5c9b      	ldrb	r3, [r3, r2]
 8006dd6:	b2db      	uxtb	r3, r3
 8006dd8:	3b01      	subs	r3, #1
 8006dda:	1e5a      	subs	r2, r3, #1
 8006ddc:	4193      	sbcs	r3, r2
 8006dde:	b2db      	uxtb	r3, r3
 8006de0:	e01f      	b.n	8006e22 <HAL_TIM_PWM_Start+0x62>
 8006de2:	683b      	ldr	r3, [r7, #0]
 8006de4:	2b04      	cmp	r3, #4
 8006de6:	d108      	bne.n	8006dfa <HAL_TIM_PWM_Start+0x3a>
 8006de8:	687b      	ldr	r3, [r7, #4]
 8006dea:	223f      	movs	r2, #63	@ 0x3f
 8006dec:	5c9b      	ldrb	r3, [r3, r2]
 8006dee:	b2db      	uxtb	r3, r3
 8006df0:	3b01      	subs	r3, #1
 8006df2:	1e5a      	subs	r2, r3, #1
 8006df4:	4193      	sbcs	r3, r2
 8006df6:	b2db      	uxtb	r3, r3
 8006df8:	e013      	b.n	8006e22 <HAL_TIM_PWM_Start+0x62>
 8006dfa:	683b      	ldr	r3, [r7, #0]
 8006dfc:	2b08      	cmp	r3, #8
 8006dfe:	d108      	bne.n	8006e12 <HAL_TIM_PWM_Start+0x52>
 8006e00:	687b      	ldr	r3, [r7, #4]
 8006e02:	2240      	movs	r2, #64	@ 0x40
 8006e04:	5c9b      	ldrb	r3, [r3, r2]
 8006e06:	b2db      	uxtb	r3, r3
 8006e08:	3b01      	subs	r3, #1
 8006e0a:	1e5a      	subs	r2, r3, #1
 8006e0c:	4193      	sbcs	r3, r2
 8006e0e:	b2db      	uxtb	r3, r3
 8006e10:	e007      	b.n	8006e22 <HAL_TIM_PWM_Start+0x62>
 8006e12:	687b      	ldr	r3, [r7, #4]
 8006e14:	2241      	movs	r2, #65	@ 0x41
 8006e16:	5c9b      	ldrb	r3, [r3, r2]
 8006e18:	b2db      	uxtb	r3, r3
 8006e1a:	3b01      	subs	r3, #1
 8006e1c:	1e5a      	subs	r2, r3, #1
 8006e1e:	4193      	sbcs	r3, r2
 8006e20:	b2db      	uxtb	r3, r3
 8006e22:	2b00      	cmp	r3, #0
 8006e24:	d001      	beq.n	8006e2a <HAL_TIM_PWM_Start+0x6a>
  {
    return HAL_ERROR;
 8006e26:	2301      	movs	r3, #1
 8006e28:	e06e      	b.n	8006f08 <HAL_TIM_PWM_Start+0x148>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8006e2a:	683b      	ldr	r3, [r7, #0]
 8006e2c:	2b00      	cmp	r3, #0
 8006e2e:	d104      	bne.n	8006e3a <HAL_TIM_PWM_Start+0x7a>
 8006e30:	687b      	ldr	r3, [r7, #4]
 8006e32:	223e      	movs	r2, #62	@ 0x3e
 8006e34:	2102      	movs	r1, #2
 8006e36:	5499      	strb	r1, [r3, r2]
 8006e38:	e013      	b.n	8006e62 <HAL_TIM_PWM_Start+0xa2>
 8006e3a:	683b      	ldr	r3, [r7, #0]
 8006e3c:	2b04      	cmp	r3, #4
 8006e3e:	d104      	bne.n	8006e4a <HAL_TIM_PWM_Start+0x8a>
 8006e40:	687b      	ldr	r3, [r7, #4]
 8006e42:	223f      	movs	r2, #63	@ 0x3f
 8006e44:	2102      	movs	r1, #2
 8006e46:	5499      	strb	r1, [r3, r2]
 8006e48:	e00b      	b.n	8006e62 <HAL_TIM_PWM_Start+0xa2>
 8006e4a:	683b      	ldr	r3, [r7, #0]
 8006e4c:	2b08      	cmp	r3, #8
 8006e4e:	d104      	bne.n	8006e5a <HAL_TIM_PWM_Start+0x9a>
 8006e50:	687b      	ldr	r3, [r7, #4]
 8006e52:	2240      	movs	r2, #64	@ 0x40
 8006e54:	2102      	movs	r1, #2
 8006e56:	5499      	strb	r1, [r3, r2]
 8006e58:	e003      	b.n	8006e62 <HAL_TIM_PWM_Start+0xa2>
 8006e5a:	687b      	ldr	r3, [r7, #4]
 8006e5c:	2241      	movs	r2, #65	@ 0x41
 8006e5e:	2102      	movs	r1, #2
 8006e60:	5499      	strb	r1, [r3, r2]

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8006e62:	687b      	ldr	r3, [r7, #4]
 8006e64:	681b      	ldr	r3, [r3, #0]
 8006e66:	6839      	ldr	r1, [r7, #0]
 8006e68:	2201      	movs	r2, #1
 8006e6a:	0018      	movs	r0, r3
 8006e6c:	f000 ffc8 	bl	8007e00 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8006e70:	687b      	ldr	r3, [r7, #4]
 8006e72:	681b      	ldr	r3, [r3, #0]
 8006e74:	4a26      	ldr	r2, [pc, #152]	@ (8006f10 <HAL_TIM_PWM_Start+0x150>)
 8006e76:	4293      	cmp	r3, r2
 8006e78:	d00e      	beq.n	8006e98 <HAL_TIM_PWM_Start+0xd8>
 8006e7a:	687b      	ldr	r3, [r7, #4]
 8006e7c:	681b      	ldr	r3, [r3, #0]
 8006e7e:	4a25      	ldr	r2, [pc, #148]	@ (8006f14 <HAL_TIM_PWM_Start+0x154>)
 8006e80:	4293      	cmp	r3, r2
 8006e82:	d009      	beq.n	8006e98 <HAL_TIM_PWM_Start+0xd8>
 8006e84:	687b      	ldr	r3, [r7, #4]
 8006e86:	681b      	ldr	r3, [r3, #0]
 8006e88:	4a23      	ldr	r2, [pc, #140]	@ (8006f18 <HAL_TIM_PWM_Start+0x158>)
 8006e8a:	4293      	cmp	r3, r2
 8006e8c:	d004      	beq.n	8006e98 <HAL_TIM_PWM_Start+0xd8>
 8006e8e:	687b      	ldr	r3, [r7, #4]
 8006e90:	681b      	ldr	r3, [r3, #0]
 8006e92:	4a22      	ldr	r2, [pc, #136]	@ (8006f1c <HAL_TIM_PWM_Start+0x15c>)
 8006e94:	4293      	cmp	r3, r2
 8006e96:	d101      	bne.n	8006e9c <HAL_TIM_PWM_Start+0xdc>
 8006e98:	2301      	movs	r3, #1
 8006e9a:	e000      	b.n	8006e9e <HAL_TIM_PWM_Start+0xde>
 8006e9c:	2300      	movs	r3, #0
 8006e9e:	2b00      	cmp	r3, #0
 8006ea0:	d008      	beq.n	8006eb4 <HAL_TIM_PWM_Start+0xf4>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8006ea2:	687b      	ldr	r3, [r7, #4]
 8006ea4:	681b      	ldr	r3, [r3, #0]
 8006ea6:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006ea8:	687b      	ldr	r3, [r7, #4]
 8006eaa:	681b      	ldr	r3, [r3, #0]
 8006eac:	2180      	movs	r1, #128	@ 0x80
 8006eae:	0209      	lsls	r1, r1, #8
 8006eb0:	430a      	orrs	r2, r1
 8006eb2:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006eb4:	687b      	ldr	r3, [r7, #4]
 8006eb6:	681b      	ldr	r3, [r3, #0]
 8006eb8:	4a15      	ldr	r2, [pc, #84]	@ (8006f10 <HAL_TIM_PWM_Start+0x150>)
 8006eba:	4293      	cmp	r3, r2
 8006ebc:	d009      	beq.n	8006ed2 <HAL_TIM_PWM_Start+0x112>
 8006ebe:	687b      	ldr	r3, [r7, #4]
 8006ec0:	681b      	ldr	r3, [r3, #0]
 8006ec2:	4a17      	ldr	r2, [pc, #92]	@ (8006f20 <HAL_TIM_PWM_Start+0x160>)
 8006ec4:	4293      	cmp	r3, r2
 8006ec6:	d004      	beq.n	8006ed2 <HAL_TIM_PWM_Start+0x112>
 8006ec8:	687b      	ldr	r3, [r7, #4]
 8006eca:	681b      	ldr	r3, [r3, #0]
 8006ecc:	4a11      	ldr	r2, [pc, #68]	@ (8006f14 <HAL_TIM_PWM_Start+0x154>)
 8006ece:	4293      	cmp	r3, r2
 8006ed0:	d111      	bne.n	8006ef6 <HAL_TIM_PWM_Start+0x136>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006ed2:	687b      	ldr	r3, [r7, #4]
 8006ed4:	681b      	ldr	r3, [r3, #0]
 8006ed6:	689b      	ldr	r3, [r3, #8]
 8006ed8:	2207      	movs	r2, #7
 8006eda:	4013      	ands	r3, r2
 8006edc:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006ede:	68fb      	ldr	r3, [r7, #12]
 8006ee0:	2b06      	cmp	r3, #6
 8006ee2:	d010      	beq.n	8006f06 <HAL_TIM_PWM_Start+0x146>
    {
      __HAL_TIM_ENABLE(htim);
 8006ee4:	687b      	ldr	r3, [r7, #4]
 8006ee6:	681b      	ldr	r3, [r3, #0]
 8006ee8:	681a      	ldr	r2, [r3, #0]
 8006eea:	687b      	ldr	r3, [r7, #4]
 8006eec:	681b      	ldr	r3, [r3, #0]
 8006eee:	2101      	movs	r1, #1
 8006ef0:	430a      	orrs	r2, r1
 8006ef2:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006ef4:	e007      	b.n	8006f06 <HAL_TIM_PWM_Start+0x146>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006ef6:	687b      	ldr	r3, [r7, #4]
 8006ef8:	681b      	ldr	r3, [r3, #0]
 8006efa:	681a      	ldr	r2, [r3, #0]
 8006efc:	687b      	ldr	r3, [r7, #4]
 8006efe:	681b      	ldr	r3, [r3, #0]
 8006f00:	2101      	movs	r1, #1
 8006f02:	430a      	orrs	r2, r1
 8006f04:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006f06:	2300      	movs	r3, #0
}
 8006f08:	0018      	movs	r0, r3
 8006f0a:	46bd      	mov	sp, r7
 8006f0c:	b004      	add	sp, #16
 8006f0e:	bd80      	pop	{r7, pc}
 8006f10:	40012c00 	.word	0x40012c00
 8006f14:	40014000 	.word	0x40014000
 8006f18:	40014400 	.word	0x40014400
 8006f1c:	40014800 	.word	0x40014800
 8006f20:	40000400 	.word	0x40000400

08006f24 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006f24:	b580      	push	{r7, lr}
 8006f26:	b082      	sub	sp, #8
 8006f28:	af00      	add	r7, sp, #0
 8006f2a:	6078      	str	r0, [r7, #4]
 8006f2c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8006f2e:	687b      	ldr	r3, [r7, #4]
 8006f30:	681b      	ldr	r3, [r3, #0]
 8006f32:	6839      	ldr	r1, [r7, #0]
 8006f34:	2200      	movs	r2, #0
 8006f36:	0018      	movs	r0, r3
 8006f38:	f000 ff62 	bl	8007e00 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8006f3c:	687b      	ldr	r3, [r7, #4]
 8006f3e:	681b      	ldr	r3, [r3, #0]
 8006f40:	4a2f      	ldr	r2, [pc, #188]	@ (8007000 <HAL_TIM_PWM_Stop+0xdc>)
 8006f42:	4293      	cmp	r3, r2
 8006f44:	d00e      	beq.n	8006f64 <HAL_TIM_PWM_Stop+0x40>
 8006f46:	687b      	ldr	r3, [r7, #4]
 8006f48:	681b      	ldr	r3, [r3, #0]
 8006f4a:	4a2e      	ldr	r2, [pc, #184]	@ (8007004 <HAL_TIM_PWM_Stop+0xe0>)
 8006f4c:	4293      	cmp	r3, r2
 8006f4e:	d009      	beq.n	8006f64 <HAL_TIM_PWM_Stop+0x40>
 8006f50:	687b      	ldr	r3, [r7, #4]
 8006f52:	681b      	ldr	r3, [r3, #0]
 8006f54:	4a2c      	ldr	r2, [pc, #176]	@ (8007008 <HAL_TIM_PWM_Stop+0xe4>)
 8006f56:	4293      	cmp	r3, r2
 8006f58:	d004      	beq.n	8006f64 <HAL_TIM_PWM_Stop+0x40>
 8006f5a:	687b      	ldr	r3, [r7, #4]
 8006f5c:	681b      	ldr	r3, [r3, #0]
 8006f5e:	4a2b      	ldr	r2, [pc, #172]	@ (800700c <HAL_TIM_PWM_Stop+0xe8>)
 8006f60:	4293      	cmp	r3, r2
 8006f62:	d101      	bne.n	8006f68 <HAL_TIM_PWM_Stop+0x44>
 8006f64:	2301      	movs	r3, #1
 8006f66:	e000      	b.n	8006f6a <HAL_TIM_PWM_Stop+0x46>
 8006f68:	2300      	movs	r3, #0
 8006f6a:	2b00      	cmp	r3, #0
 8006f6c:	d013      	beq.n	8006f96 <HAL_TIM_PWM_Stop+0x72>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 8006f6e:	687b      	ldr	r3, [r7, #4]
 8006f70:	681b      	ldr	r3, [r3, #0]
 8006f72:	6a1b      	ldr	r3, [r3, #32]
 8006f74:	4a26      	ldr	r2, [pc, #152]	@ (8007010 <HAL_TIM_PWM_Stop+0xec>)
 8006f76:	4013      	ands	r3, r2
 8006f78:	d10d      	bne.n	8006f96 <HAL_TIM_PWM_Stop+0x72>
 8006f7a:	687b      	ldr	r3, [r7, #4]
 8006f7c:	681b      	ldr	r3, [r3, #0]
 8006f7e:	6a1b      	ldr	r3, [r3, #32]
 8006f80:	4a24      	ldr	r2, [pc, #144]	@ (8007014 <HAL_TIM_PWM_Stop+0xf0>)
 8006f82:	4013      	ands	r3, r2
 8006f84:	d107      	bne.n	8006f96 <HAL_TIM_PWM_Stop+0x72>
 8006f86:	687b      	ldr	r3, [r7, #4]
 8006f88:	681b      	ldr	r3, [r3, #0]
 8006f8a:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006f8c:	687b      	ldr	r3, [r7, #4]
 8006f8e:	681b      	ldr	r3, [r3, #0]
 8006f90:	4921      	ldr	r1, [pc, #132]	@ (8007018 <HAL_TIM_PWM_Stop+0xf4>)
 8006f92:	400a      	ands	r2, r1
 8006f94:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8006f96:	687b      	ldr	r3, [r7, #4]
 8006f98:	681b      	ldr	r3, [r3, #0]
 8006f9a:	6a1b      	ldr	r3, [r3, #32]
 8006f9c:	4a1c      	ldr	r2, [pc, #112]	@ (8007010 <HAL_TIM_PWM_Stop+0xec>)
 8006f9e:	4013      	ands	r3, r2
 8006fa0:	d10d      	bne.n	8006fbe <HAL_TIM_PWM_Stop+0x9a>
 8006fa2:	687b      	ldr	r3, [r7, #4]
 8006fa4:	681b      	ldr	r3, [r3, #0]
 8006fa6:	6a1b      	ldr	r3, [r3, #32]
 8006fa8:	4a1a      	ldr	r2, [pc, #104]	@ (8007014 <HAL_TIM_PWM_Stop+0xf0>)
 8006faa:	4013      	ands	r3, r2
 8006fac:	d107      	bne.n	8006fbe <HAL_TIM_PWM_Stop+0x9a>
 8006fae:	687b      	ldr	r3, [r7, #4]
 8006fb0:	681b      	ldr	r3, [r3, #0]
 8006fb2:	681a      	ldr	r2, [r3, #0]
 8006fb4:	687b      	ldr	r3, [r7, #4]
 8006fb6:	681b      	ldr	r3, [r3, #0]
 8006fb8:	2101      	movs	r1, #1
 8006fba:	438a      	bics	r2, r1
 8006fbc:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8006fbe:	683b      	ldr	r3, [r7, #0]
 8006fc0:	2b00      	cmp	r3, #0
 8006fc2:	d104      	bne.n	8006fce <HAL_TIM_PWM_Stop+0xaa>
 8006fc4:	687b      	ldr	r3, [r7, #4]
 8006fc6:	223e      	movs	r2, #62	@ 0x3e
 8006fc8:	2101      	movs	r1, #1
 8006fca:	5499      	strb	r1, [r3, r2]
 8006fcc:	e013      	b.n	8006ff6 <HAL_TIM_PWM_Stop+0xd2>
 8006fce:	683b      	ldr	r3, [r7, #0]
 8006fd0:	2b04      	cmp	r3, #4
 8006fd2:	d104      	bne.n	8006fde <HAL_TIM_PWM_Stop+0xba>
 8006fd4:	687b      	ldr	r3, [r7, #4]
 8006fd6:	223f      	movs	r2, #63	@ 0x3f
 8006fd8:	2101      	movs	r1, #1
 8006fda:	5499      	strb	r1, [r3, r2]
 8006fdc:	e00b      	b.n	8006ff6 <HAL_TIM_PWM_Stop+0xd2>
 8006fde:	683b      	ldr	r3, [r7, #0]
 8006fe0:	2b08      	cmp	r3, #8
 8006fe2:	d104      	bne.n	8006fee <HAL_TIM_PWM_Stop+0xca>
 8006fe4:	687b      	ldr	r3, [r7, #4]
 8006fe6:	2240      	movs	r2, #64	@ 0x40
 8006fe8:	2101      	movs	r1, #1
 8006fea:	5499      	strb	r1, [r3, r2]
 8006fec:	e003      	b.n	8006ff6 <HAL_TIM_PWM_Stop+0xd2>
 8006fee:	687b      	ldr	r3, [r7, #4]
 8006ff0:	2241      	movs	r2, #65	@ 0x41
 8006ff2:	2101      	movs	r1, #1
 8006ff4:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return HAL_OK;
 8006ff6:	2300      	movs	r3, #0
}
 8006ff8:	0018      	movs	r0, r3
 8006ffa:	46bd      	mov	sp, r7
 8006ffc:	b002      	add	sp, #8
 8006ffe:	bd80      	pop	{r7, pc}
 8007000:	40012c00 	.word	0x40012c00
 8007004:	40014000 	.word	0x40014000
 8007008:	40014400 	.word	0x40014400
 800700c:	40014800 	.word	0x40014800
 8007010:	00001111 	.word	0x00001111
 8007014:	00000444 	.word	0x00000444
 8007018:	ffff7fff 	.word	0xffff7fff

0800701c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800701c:	b580      	push	{r7, lr}
 800701e:	b084      	sub	sp, #16
 8007020:	af00      	add	r7, sp, #0
 8007022:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8007024:	687b      	ldr	r3, [r7, #4]
 8007026:	681b      	ldr	r3, [r3, #0]
 8007028:	68db      	ldr	r3, [r3, #12]
 800702a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800702c:	687b      	ldr	r3, [r7, #4]
 800702e:	681b      	ldr	r3, [r3, #0]
 8007030:	691b      	ldr	r3, [r3, #16]
 8007032:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8007034:	68bb      	ldr	r3, [r7, #8]
 8007036:	2202      	movs	r2, #2
 8007038:	4013      	ands	r3, r2
 800703a:	d021      	beq.n	8007080 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800703c:	68fb      	ldr	r3, [r7, #12]
 800703e:	2202      	movs	r2, #2
 8007040:	4013      	ands	r3, r2
 8007042:	d01d      	beq.n	8007080 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8007044:	687b      	ldr	r3, [r7, #4]
 8007046:	681b      	ldr	r3, [r3, #0]
 8007048:	2203      	movs	r2, #3
 800704a:	4252      	negs	r2, r2
 800704c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800704e:	687b      	ldr	r3, [r7, #4]
 8007050:	2201      	movs	r2, #1
 8007052:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8007054:	687b      	ldr	r3, [r7, #4]
 8007056:	681b      	ldr	r3, [r3, #0]
 8007058:	699b      	ldr	r3, [r3, #24]
 800705a:	2203      	movs	r2, #3
 800705c:	4013      	ands	r3, r2
 800705e:	d004      	beq.n	800706a <HAL_TIM_IRQHandler+0x4e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8007060:	687b      	ldr	r3, [r7, #4]
 8007062:	0018      	movs	r0, r3
 8007064:	f000 fb08 	bl	8007678 <HAL_TIM_IC_CaptureCallback>
 8007068:	e007      	b.n	800707a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800706a:	687b      	ldr	r3, [r7, #4]
 800706c:	0018      	movs	r0, r3
 800706e:	f000 fafb 	bl	8007668 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007072:	687b      	ldr	r3, [r7, #4]
 8007074:	0018      	movs	r0, r3
 8007076:	f000 fb07 	bl	8007688 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800707a:	687b      	ldr	r3, [r7, #4]
 800707c:	2200      	movs	r2, #0
 800707e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8007080:	68bb      	ldr	r3, [r7, #8]
 8007082:	2204      	movs	r2, #4
 8007084:	4013      	ands	r3, r2
 8007086:	d022      	beq.n	80070ce <HAL_TIM_IRQHandler+0xb2>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8007088:	68fb      	ldr	r3, [r7, #12]
 800708a:	2204      	movs	r2, #4
 800708c:	4013      	ands	r3, r2
 800708e:	d01e      	beq.n	80070ce <HAL_TIM_IRQHandler+0xb2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8007090:	687b      	ldr	r3, [r7, #4]
 8007092:	681b      	ldr	r3, [r3, #0]
 8007094:	2205      	movs	r2, #5
 8007096:	4252      	negs	r2, r2
 8007098:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800709a:	687b      	ldr	r3, [r7, #4]
 800709c:	2202      	movs	r2, #2
 800709e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80070a0:	687b      	ldr	r3, [r7, #4]
 80070a2:	681b      	ldr	r3, [r3, #0]
 80070a4:	699a      	ldr	r2, [r3, #24]
 80070a6:	23c0      	movs	r3, #192	@ 0xc0
 80070a8:	009b      	lsls	r3, r3, #2
 80070aa:	4013      	ands	r3, r2
 80070ac:	d004      	beq.n	80070b8 <HAL_TIM_IRQHandler+0x9c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80070ae:	687b      	ldr	r3, [r7, #4]
 80070b0:	0018      	movs	r0, r3
 80070b2:	f000 fae1 	bl	8007678 <HAL_TIM_IC_CaptureCallback>
 80070b6:	e007      	b.n	80070c8 <HAL_TIM_IRQHandler+0xac>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80070b8:	687b      	ldr	r3, [r7, #4]
 80070ba:	0018      	movs	r0, r3
 80070bc:	f000 fad4 	bl	8007668 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80070c0:	687b      	ldr	r3, [r7, #4]
 80070c2:	0018      	movs	r0, r3
 80070c4:	f000 fae0 	bl	8007688 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80070c8:	687b      	ldr	r3, [r7, #4]
 80070ca:	2200      	movs	r2, #0
 80070cc:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80070ce:	68bb      	ldr	r3, [r7, #8]
 80070d0:	2208      	movs	r2, #8
 80070d2:	4013      	ands	r3, r2
 80070d4:	d021      	beq.n	800711a <HAL_TIM_IRQHandler+0xfe>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80070d6:	68fb      	ldr	r3, [r7, #12]
 80070d8:	2208      	movs	r2, #8
 80070da:	4013      	ands	r3, r2
 80070dc:	d01d      	beq.n	800711a <HAL_TIM_IRQHandler+0xfe>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80070de:	687b      	ldr	r3, [r7, #4]
 80070e0:	681b      	ldr	r3, [r3, #0]
 80070e2:	2209      	movs	r2, #9
 80070e4:	4252      	negs	r2, r2
 80070e6:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80070e8:	687b      	ldr	r3, [r7, #4]
 80070ea:	2204      	movs	r2, #4
 80070ec:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80070ee:	687b      	ldr	r3, [r7, #4]
 80070f0:	681b      	ldr	r3, [r3, #0]
 80070f2:	69db      	ldr	r3, [r3, #28]
 80070f4:	2203      	movs	r2, #3
 80070f6:	4013      	ands	r3, r2
 80070f8:	d004      	beq.n	8007104 <HAL_TIM_IRQHandler+0xe8>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80070fa:	687b      	ldr	r3, [r7, #4]
 80070fc:	0018      	movs	r0, r3
 80070fe:	f000 fabb 	bl	8007678 <HAL_TIM_IC_CaptureCallback>
 8007102:	e007      	b.n	8007114 <HAL_TIM_IRQHandler+0xf8>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007104:	687b      	ldr	r3, [r7, #4]
 8007106:	0018      	movs	r0, r3
 8007108:	f000 faae 	bl	8007668 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800710c:	687b      	ldr	r3, [r7, #4]
 800710e:	0018      	movs	r0, r3
 8007110:	f000 faba 	bl	8007688 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007114:	687b      	ldr	r3, [r7, #4]
 8007116:	2200      	movs	r2, #0
 8007118:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800711a:	68bb      	ldr	r3, [r7, #8]
 800711c:	2210      	movs	r2, #16
 800711e:	4013      	ands	r3, r2
 8007120:	d022      	beq.n	8007168 <HAL_TIM_IRQHandler+0x14c>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8007122:	68fb      	ldr	r3, [r7, #12]
 8007124:	2210      	movs	r2, #16
 8007126:	4013      	ands	r3, r2
 8007128:	d01e      	beq.n	8007168 <HAL_TIM_IRQHandler+0x14c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800712a:	687b      	ldr	r3, [r7, #4]
 800712c:	681b      	ldr	r3, [r3, #0]
 800712e:	2211      	movs	r2, #17
 8007130:	4252      	negs	r2, r2
 8007132:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8007134:	687b      	ldr	r3, [r7, #4]
 8007136:	2208      	movs	r2, #8
 8007138:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800713a:	687b      	ldr	r3, [r7, #4]
 800713c:	681b      	ldr	r3, [r3, #0]
 800713e:	69da      	ldr	r2, [r3, #28]
 8007140:	23c0      	movs	r3, #192	@ 0xc0
 8007142:	009b      	lsls	r3, r3, #2
 8007144:	4013      	ands	r3, r2
 8007146:	d004      	beq.n	8007152 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007148:	687b      	ldr	r3, [r7, #4]
 800714a:	0018      	movs	r0, r3
 800714c:	f000 fa94 	bl	8007678 <HAL_TIM_IC_CaptureCallback>
 8007150:	e007      	b.n	8007162 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007152:	687b      	ldr	r3, [r7, #4]
 8007154:	0018      	movs	r0, r3
 8007156:	f000 fa87 	bl	8007668 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800715a:	687b      	ldr	r3, [r7, #4]
 800715c:	0018      	movs	r0, r3
 800715e:	f000 fa93 	bl	8007688 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007162:	687b      	ldr	r3, [r7, #4]
 8007164:	2200      	movs	r2, #0
 8007166:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8007168:	68bb      	ldr	r3, [r7, #8]
 800716a:	2201      	movs	r2, #1
 800716c:	4013      	ands	r3, r2
 800716e:	d00c      	beq.n	800718a <HAL_TIM_IRQHandler+0x16e>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8007170:	68fb      	ldr	r3, [r7, #12]
 8007172:	2201      	movs	r2, #1
 8007174:	4013      	ands	r3, r2
 8007176:	d008      	beq.n	800718a <HAL_TIM_IRQHandler+0x16e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8007178:	687b      	ldr	r3, [r7, #4]
 800717a:	681b      	ldr	r3, [r3, #0]
 800717c:	2202      	movs	r2, #2
 800717e:	4252      	negs	r2, r2
 8007180:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8007182:	687b      	ldr	r3, [r7, #4]
 8007184:	0018      	movs	r0, r3
 8007186:	f7fb fe93 	bl	8002eb0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 800718a:	68bb      	ldr	r3, [r7, #8]
 800718c:	2280      	movs	r2, #128	@ 0x80
 800718e:	4013      	ands	r3, r2
 8007190:	d00c      	beq.n	80071ac <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8007192:	68fb      	ldr	r3, [r7, #12]
 8007194:	2280      	movs	r2, #128	@ 0x80
 8007196:	4013      	ands	r3, r2
 8007198:	d008      	beq.n	80071ac <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 800719a:	687b      	ldr	r3, [r7, #4]
 800719c:	681b      	ldr	r3, [r3, #0]
 800719e:	2281      	movs	r2, #129	@ 0x81
 80071a0:	4252      	negs	r2, r2
 80071a2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80071a4:	687b      	ldr	r3, [r7, #4]
 80071a6:	0018      	movs	r0, r3
 80071a8:	f000 ff0c 	bl	8007fc4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80071ac:	68bb      	ldr	r3, [r7, #8]
 80071ae:	2240      	movs	r2, #64	@ 0x40
 80071b0:	4013      	ands	r3, r2
 80071b2:	d00c      	beq.n	80071ce <HAL_TIM_IRQHandler+0x1b2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80071b4:	68fb      	ldr	r3, [r7, #12]
 80071b6:	2240      	movs	r2, #64	@ 0x40
 80071b8:	4013      	ands	r3, r2
 80071ba:	d008      	beq.n	80071ce <HAL_TIM_IRQHandler+0x1b2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80071bc:	687b      	ldr	r3, [r7, #4]
 80071be:	681b      	ldr	r3, [r3, #0]
 80071c0:	2241      	movs	r2, #65	@ 0x41
 80071c2:	4252      	negs	r2, r2
 80071c4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80071c6:	687b      	ldr	r3, [r7, #4]
 80071c8:	0018      	movs	r0, r3
 80071ca:	f000 fa65 	bl	8007698 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80071ce:	68bb      	ldr	r3, [r7, #8]
 80071d0:	2220      	movs	r2, #32
 80071d2:	4013      	ands	r3, r2
 80071d4:	d00c      	beq.n	80071f0 <HAL_TIM_IRQHandler+0x1d4>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80071d6:	68fb      	ldr	r3, [r7, #12]
 80071d8:	2220      	movs	r2, #32
 80071da:	4013      	ands	r3, r2
 80071dc:	d008      	beq.n	80071f0 <HAL_TIM_IRQHandler+0x1d4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80071de:	687b      	ldr	r3, [r7, #4]
 80071e0:	681b      	ldr	r3, [r3, #0]
 80071e2:	2221      	movs	r2, #33	@ 0x21
 80071e4:	4252      	negs	r2, r2
 80071e6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80071e8:	687b      	ldr	r3, [r7, #4]
 80071ea:	0018      	movs	r0, r3
 80071ec:	f000 fee2 	bl	8007fb4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80071f0:	46c0      	nop			@ (mov r8, r8)
 80071f2:	46bd      	mov	sp, r7
 80071f4:	b004      	add	sp, #16
 80071f6:	bd80      	pop	{r7, pc}

080071f8 <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           const TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 80071f8:	b580      	push	{r7, lr}
 80071fa:	b086      	sub	sp, #24
 80071fc:	af00      	add	r7, sp, #0
 80071fe:	60f8      	str	r0, [r7, #12]
 8007200:	60b9      	str	r1, [r7, #8]
 8007202:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007204:	2317      	movs	r3, #23
 8007206:	18fb      	adds	r3, r7, r3
 8007208:	2200      	movs	r2, #0
 800720a:	701a      	strb	r2, [r3, #0]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 800720c:	68fb      	ldr	r3, [r7, #12]
 800720e:	223c      	movs	r2, #60	@ 0x3c
 8007210:	5c9b      	ldrb	r3, [r3, r2]
 8007212:	2b01      	cmp	r3, #1
 8007214:	d101      	bne.n	800721a <HAL_TIM_OC_ConfigChannel+0x22>
 8007216:	2302      	movs	r3, #2
 8007218:	e042      	b.n	80072a0 <HAL_TIM_OC_ConfigChannel+0xa8>
 800721a:	68fb      	ldr	r3, [r7, #12]
 800721c:	223c      	movs	r2, #60	@ 0x3c
 800721e:	2101      	movs	r1, #1
 8007220:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 8007222:	687b      	ldr	r3, [r7, #4]
 8007224:	2b0c      	cmp	r3, #12
 8007226:	d027      	beq.n	8007278 <HAL_TIM_OC_ConfigChannel+0x80>
 8007228:	687b      	ldr	r3, [r7, #4]
 800722a:	2b0c      	cmp	r3, #12
 800722c:	d82c      	bhi.n	8007288 <HAL_TIM_OC_ConfigChannel+0x90>
 800722e:	687b      	ldr	r3, [r7, #4]
 8007230:	2b08      	cmp	r3, #8
 8007232:	d019      	beq.n	8007268 <HAL_TIM_OC_ConfigChannel+0x70>
 8007234:	687b      	ldr	r3, [r7, #4]
 8007236:	2b08      	cmp	r3, #8
 8007238:	d826      	bhi.n	8007288 <HAL_TIM_OC_ConfigChannel+0x90>
 800723a:	687b      	ldr	r3, [r7, #4]
 800723c:	2b00      	cmp	r3, #0
 800723e:	d003      	beq.n	8007248 <HAL_TIM_OC_ConfigChannel+0x50>
 8007240:	687b      	ldr	r3, [r7, #4]
 8007242:	2b04      	cmp	r3, #4
 8007244:	d008      	beq.n	8007258 <HAL_TIM_OC_ConfigChannel+0x60>
 8007246:	e01f      	b.n	8007288 <HAL_TIM_OC_ConfigChannel+0x90>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8007248:	68fb      	ldr	r3, [r7, #12]
 800724a:	681b      	ldr	r3, [r3, #0]
 800724c:	68ba      	ldr	r2, [r7, #8]
 800724e:	0011      	movs	r1, r2
 8007250:	0018      	movs	r0, r3
 8007252:	f000 faad 	bl	80077b0 <TIM_OC1_SetConfig>
      break;
 8007256:	e01c      	b.n	8007292 <HAL_TIM_OC_ConfigChannel+0x9a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8007258:	68fb      	ldr	r3, [r7, #12]
 800725a:	681b      	ldr	r3, [r3, #0]
 800725c:	68ba      	ldr	r2, [r7, #8]
 800725e:	0011      	movs	r1, r2
 8007260:	0018      	movs	r0, r3
 8007262:	f000 fb2d 	bl	80078c0 <TIM_OC2_SetConfig>
      break;
 8007266:	e014      	b.n	8007292 <HAL_TIM_OC_ConfigChannel+0x9a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8007268:	68fb      	ldr	r3, [r7, #12]
 800726a:	681b      	ldr	r3, [r3, #0]
 800726c:	68ba      	ldr	r2, [r7, #8]
 800726e:	0011      	movs	r1, r2
 8007270:	0018      	movs	r0, r3
 8007272:	f000 fba9 	bl	80079c8 <TIM_OC3_SetConfig>
      break;
 8007276:	e00c      	b.n	8007292 <HAL_TIM_OC_ConfigChannel+0x9a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8007278:	68fb      	ldr	r3, [r7, #12]
 800727a:	681b      	ldr	r3, [r3, #0]
 800727c:	68ba      	ldr	r2, [r7, #8]
 800727e:	0011      	movs	r1, r2
 8007280:	0018      	movs	r0, r3
 8007282:	f000 fc27 	bl	8007ad4 <TIM_OC4_SetConfig>
      break;
 8007286:	e004      	b.n	8007292 <HAL_TIM_OC_ConfigChannel+0x9a>
    }

    default:
      status = HAL_ERROR;
 8007288:	2317      	movs	r3, #23
 800728a:	18fb      	adds	r3, r7, r3
 800728c:	2201      	movs	r2, #1
 800728e:	701a      	strb	r2, [r3, #0]
      break;
 8007290:	46c0      	nop			@ (mov r8, r8)
  }

  __HAL_UNLOCK(htim);
 8007292:	68fb      	ldr	r3, [r7, #12]
 8007294:	223c      	movs	r2, #60	@ 0x3c
 8007296:	2100      	movs	r1, #0
 8007298:	5499      	strb	r1, [r3, r2]

  return status;
 800729a:	2317      	movs	r3, #23
 800729c:	18fb      	adds	r3, r7, r3
 800729e:	781b      	ldrb	r3, [r3, #0]
}
 80072a0:	0018      	movs	r0, r3
 80072a2:	46bd      	mov	sp, r7
 80072a4:	b006      	add	sp, #24
 80072a6:	bd80      	pop	{r7, pc}

080072a8 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80072a8:	b580      	push	{r7, lr}
 80072aa:	b086      	sub	sp, #24
 80072ac:	af00      	add	r7, sp, #0
 80072ae:	60f8      	str	r0, [r7, #12]
 80072b0:	60b9      	str	r1, [r7, #8]
 80072b2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80072b4:	2317      	movs	r3, #23
 80072b6:	18fb      	adds	r3, r7, r3
 80072b8:	2200      	movs	r2, #0
 80072ba:	701a      	strb	r2, [r3, #0]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80072bc:	68fb      	ldr	r3, [r7, #12]
 80072be:	223c      	movs	r2, #60	@ 0x3c
 80072c0:	5c9b      	ldrb	r3, [r3, r2]
 80072c2:	2b01      	cmp	r3, #1
 80072c4:	d101      	bne.n	80072ca <HAL_TIM_PWM_ConfigChannel+0x22>
 80072c6:	2302      	movs	r3, #2
 80072c8:	e0ad      	b.n	8007426 <HAL_TIM_PWM_ConfigChannel+0x17e>
 80072ca:	68fb      	ldr	r3, [r7, #12]
 80072cc:	223c      	movs	r2, #60	@ 0x3c
 80072ce:	2101      	movs	r1, #1
 80072d0:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 80072d2:	687b      	ldr	r3, [r7, #4]
 80072d4:	2b0c      	cmp	r3, #12
 80072d6:	d100      	bne.n	80072da <HAL_TIM_PWM_ConfigChannel+0x32>
 80072d8:	e076      	b.n	80073c8 <HAL_TIM_PWM_ConfigChannel+0x120>
 80072da:	687b      	ldr	r3, [r7, #4]
 80072dc:	2b0c      	cmp	r3, #12
 80072de:	d900      	bls.n	80072e2 <HAL_TIM_PWM_ConfigChannel+0x3a>
 80072e0:	e095      	b.n	800740e <HAL_TIM_PWM_ConfigChannel+0x166>
 80072e2:	687b      	ldr	r3, [r7, #4]
 80072e4:	2b08      	cmp	r3, #8
 80072e6:	d04e      	beq.n	8007386 <HAL_TIM_PWM_ConfigChannel+0xde>
 80072e8:	687b      	ldr	r3, [r7, #4]
 80072ea:	2b08      	cmp	r3, #8
 80072ec:	d900      	bls.n	80072f0 <HAL_TIM_PWM_ConfigChannel+0x48>
 80072ee:	e08e      	b.n	800740e <HAL_TIM_PWM_ConfigChannel+0x166>
 80072f0:	687b      	ldr	r3, [r7, #4]
 80072f2:	2b00      	cmp	r3, #0
 80072f4:	d003      	beq.n	80072fe <HAL_TIM_PWM_ConfigChannel+0x56>
 80072f6:	687b      	ldr	r3, [r7, #4]
 80072f8:	2b04      	cmp	r3, #4
 80072fa:	d021      	beq.n	8007340 <HAL_TIM_PWM_ConfigChannel+0x98>
 80072fc:	e087      	b.n	800740e <HAL_TIM_PWM_ConfigChannel+0x166>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80072fe:	68fb      	ldr	r3, [r7, #12]
 8007300:	681b      	ldr	r3, [r3, #0]
 8007302:	68ba      	ldr	r2, [r7, #8]
 8007304:	0011      	movs	r1, r2
 8007306:	0018      	movs	r0, r3
 8007308:	f000 fa52 	bl	80077b0 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800730c:	68fb      	ldr	r3, [r7, #12]
 800730e:	681b      	ldr	r3, [r3, #0]
 8007310:	699a      	ldr	r2, [r3, #24]
 8007312:	68fb      	ldr	r3, [r7, #12]
 8007314:	681b      	ldr	r3, [r3, #0]
 8007316:	2108      	movs	r1, #8
 8007318:	430a      	orrs	r2, r1
 800731a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800731c:	68fb      	ldr	r3, [r7, #12]
 800731e:	681b      	ldr	r3, [r3, #0]
 8007320:	699a      	ldr	r2, [r3, #24]
 8007322:	68fb      	ldr	r3, [r7, #12]
 8007324:	681b      	ldr	r3, [r3, #0]
 8007326:	2104      	movs	r1, #4
 8007328:	438a      	bics	r2, r1
 800732a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800732c:	68fb      	ldr	r3, [r7, #12]
 800732e:	681b      	ldr	r3, [r3, #0]
 8007330:	6999      	ldr	r1, [r3, #24]
 8007332:	68bb      	ldr	r3, [r7, #8]
 8007334:	691a      	ldr	r2, [r3, #16]
 8007336:	68fb      	ldr	r3, [r7, #12]
 8007338:	681b      	ldr	r3, [r3, #0]
 800733a:	430a      	orrs	r2, r1
 800733c:	619a      	str	r2, [r3, #24]
      break;
 800733e:	e06b      	b.n	8007418 <HAL_TIM_PWM_ConfigChannel+0x170>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8007340:	68fb      	ldr	r3, [r7, #12]
 8007342:	681b      	ldr	r3, [r3, #0]
 8007344:	68ba      	ldr	r2, [r7, #8]
 8007346:	0011      	movs	r1, r2
 8007348:	0018      	movs	r0, r3
 800734a:	f000 fab9 	bl	80078c0 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800734e:	68fb      	ldr	r3, [r7, #12]
 8007350:	681b      	ldr	r3, [r3, #0]
 8007352:	699a      	ldr	r2, [r3, #24]
 8007354:	68fb      	ldr	r3, [r7, #12]
 8007356:	681b      	ldr	r3, [r3, #0]
 8007358:	2180      	movs	r1, #128	@ 0x80
 800735a:	0109      	lsls	r1, r1, #4
 800735c:	430a      	orrs	r2, r1
 800735e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8007360:	68fb      	ldr	r3, [r7, #12]
 8007362:	681b      	ldr	r3, [r3, #0]
 8007364:	699a      	ldr	r2, [r3, #24]
 8007366:	68fb      	ldr	r3, [r7, #12]
 8007368:	681b      	ldr	r3, [r3, #0]
 800736a:	4931      	ldr	r1, [pc, #196]	@ (8007430 <HAL_TIM_PWM_ConfigChannel+0x188>)
 800736c:	400a      	ands	r2, r1
 800736e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8007370:	68fb      	ldr	r3, [r7, #12]
 8007372:	681b      	ldr	r3, [r3, #0]
 8007374:	6999      	ldr	r1, [r3, #24]
 8007376:	68bb      	ldr	r3, [r7, #8]
 8007378:	691b      	ldr	r3, [r3, #16]
 800737a:	021a      	lsls	r2, r3, #8
 800737c:	68fb      	ldr	r3, [r7, #12]
 800737e:	681b      	ldr	r3, [r3, #0]
 8007380:	430a      	orrs	r2, r1
 8007382:	619a      	str	r2, [r3, #24]
      break;
 8007384:	e048      	b.n	8007418 <HAL_TIM_PWM_ConfigChannel+0x170>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8007386:	68fb      	ldr	r3, [r7, #12]
 8007388:	681b      	ldr	r3, [r3, #0]
 800738a:	68ba      	ldr	r2, [r7, #8]
 800738c:	0011      	movs	r1, r2
 800738e:	0018      	movs	r0, r3
 8007390:	f000 fb1a 	bl	80079c8 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8007394:	68fb      	ldr	r3, [r7, #12]
 8007396:	681b      	ldr	r3, [r3, #0]
 8007398:	69da      	ldr	r2, [r3, #28]
 800739a:	68fb      	ldr	r3, [r7, #12]
 800739c:	681b      	ldr	r3, [r3, #0]
 800739e:	2108      	movs	r1, #8
 80073a0:	430a      	orrs	r2, r1
 80073a2:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80073a4:	68fb      	ldr	r3, [r7, #12]
 80073a6:	681b      	ldr	r3, [r3, #0]
 80073a8:	69da      	ldr	r2, [r3, #28]
 80073aa:	68fb      	ldr	r3, [r7, #12]
 80073ac:	681b      	ldr	r3, [r3, #0]
 80073ae:	2104      	movs	r1, #4
 80073b0:	438a      	bics	r2, r1
 80073b2:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80073b4:	68fb      	ldr	r3, [r7, #12]
 80073b6:	681b      	ldr	r3, [r3, #0]
 80073b8:	69d9      	ldr	r1, [r3, #28]
 80073ba:	68bb      	ldr	r3, [r7, #8]
 80073bc:	691a      	ldr	r2, [r3, #16]
 80073be:	68fb      	ldr	r3, [r7, #12]
 80073c0:	681b      	ldr	r3, [r3, #0]
 80073c2:	430a      	orrs	r2, r1
 80073c4:	61da      	str	r2, [r3, #28]
      break;
 80073c6:	e027      	b.n	8007418 <HAL_TIM_PWM_ConfigChannel+0x170>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80073c8:	68fb      	ldr	r3, [r7, #12]
 80073ca:	681b      	ldr	r3, [r3, #0]
 80073cc:	68ba      	ldr	r2, [r7, #8]
 80073ce:	0011      	movs	r1, r2
 80073d0:	0018      	movs	r0, r3
 80073d2:	f000 fb7f 	bl	8007ad4 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80073d6:	68fb      	ldr	r3, [r7, #12]
 80073d8:	681b      	ldr	r3, [r3, #0]
 80073da:	69da      	ldr	r2, [r3, #28]
 80073dc:	68fb      	ldr	r3, [r7, #12]
 80073de:	681b      	ldr	r3, [r3, #0]
 80073e0:	2180      	movs	r1, #128	@ 0x80
 80073e2:	0109      	lsls	r1, r1, #4
 80073e4:	430a      	orrs	r2, r1
 80073e6:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80073e8:	68fb      	ldr	r3, [r7, #12]
 80073ea:	681b      	ldr	r3, [r3, #0]
 80073ec:	69da      	ldr	r2, [r3, #28]
 80073ee:	68fb      	ldr	r3, [r7, #12]
 80073f0:	681b      	ldr	r3, [r3, #0]
 80073f2:	490f      	ldr	r1, [pc, #60]	@ (8007430 <HAL_TIM_PWM_ConfigChannel+0x188>)
 80073f4:	400a      	ands	r2, r1
 80073f6:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80073f8:	68fb      	ldr	r3, [r7, #12]
 80073fa:	681b      	ldr	r3, [r3, #0]
 80073fc:	69d9      	ldr	r1, [r3, #28]
 80073fe:	68bb      	ldr	r3, [r7, #8]
 8007400:	691b      	ldr	r3, [r3, #16]
 8007402:	021a      	lsls	r2, r3, #8
 8007404:	68fb      	ldr	r3, [r7, #12]
 8007406:	681b      	ldr	r3, [r3, #0]
 8007408:	430a      	orrs	r2, r1
 800740a:	61da      	str	r2, [r3, #28]
      break;
 800740c:	e004      	b.n	8007418 <HAL_TIM_PWM_ConfigChannel+0x170>
    }

    default:
      status = HAL_ERROR;
 800740e:	2317      	movs	r3, #23
 8007410:	18fb      	adds	r3, r7, r3
 8007412:	2201      	movs	r2, #1
 8007414:	701a      	strb	r2, [r3, #0]
      break;
 8007416:	46c0      	nop			@ (mov r8, r8)
  }

  __HAL_UNLOCK(htim);
 8007418:	68fb      	ldr	r3, [r7, #12]
 800741a:	223c      	movs	r2, #60	@ 0x3c
 800741c:	2100      	movs	r1, #0
 800741e:	5499      	strb	r1, [r3, r2]

  return status;
 8007420:	2317      	movs	r3, #23
 8007422:	18fb      	adds	r3, r7, r3
 8007424:	781b      	ldrb	r3, [r3, #0]
}
 8007426:	0018      	movs	r0, r3
 8007428:	46bd      	mov	sp, r7
 800742a:	b006      	add	sp, #24
 800742c:	bd80      	pop	{r7, pc}
 800742e:	46c0      	nop			@ (mov r8, r8)
 8007430:	fffffbff 	.word	0xfffffbff

08007434 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8007434:	b580      	push	{r7, lr}
 8007436:	b084      	sub	sp, #16
 8007438:	af00      	add	r7, sp, #0
 800743a:	6078      	str	r0, [r7, #4]
 800743c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800743e:	230f      	movs	r3, #15
 8007440:	18fb      	adds	r3, r7, r3
 8007442:	2200      	movs	r2, #0
 8007444:	701a      	strb	r2, [r3, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8007446:	687b      	ldr	r3, [r7, #4]
 8007448:	223c      	movs	r2, #60	@ 0x3c
 800744a:	5c9b      	ldrb	r3, [r3, r2]
 800744c:	2b01      	cmp	r3, #1
 800744e:	d101      	bne.n	8007454 <HAL_TIM_ConfigClockSource+0x20>
 8007450:	2302      	movs	r3, #2
 8007452:	e0bc      	b.n	80075ce <HAL_TIM_ConfigClockSource+0x19a>
 8007454:	687b      	ldr	r3, [r7, #4]
 8007456:	223c      	movs	r2, #60	@ 0x3c
 8007458:	2101      	movs	r1, #1
 800745a:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 800745c:	687b      	ldr	r3, [r7, #4]
 800745e:	223d      	movs	r2, #61	@ 0x3d
 8007460:	2102      	movs	r1, #2
 8007462:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8007464:	687b      	ldr	r3, [r7, #4]
 8007466:	681b      	ldr	r3, [r3, #0]
 8007468:	689b      	ldr	r3, [r3, #8]
 800746a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800746c:	68bb      	ldr	r3, [r7, #8]
 800746e:	2277      	movs	r2, #119	@ 0x77
 8007470:	4393      	bics	r3, r2
 8007472:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007474:	68bb      	ldr	r3, [r7, #8]
 8007476:	4a58      	ldr	r2, [pc, #352]	@ (80075d8 <HAL_TIM_ConfigClockSource+0x1a4>)
 8007478:	4013      	ands	r3, r2
 800747a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800747c:	687b      	ldr	r3, [r7, #4]
 800747e:	681b      	ldr	r3, [r3, #0]
 8007480:	68ba      	ldr	r2, [r7, #8]
 8007482:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8007484:	683b      	ldr	r3, [r7, #0]
 8007486:	681b      	ldr	r3, [r3, #0]
 8007488:	2280      	movs	r2, #128	@ 0x80
 800748a:	0192      	lsls	r2, r2, #6
 800748c:	4293      	cmp	r3, r2
 800748e:	d040      	beq.n	8007512 <HAL_TIM_ConfigClockSource+0xde>
 8007490:	2280      	movs	r2, #128	@ 0x80
 8007492:	0192      	lsls	r2, r2, #6
 8007494:	4293      	cmp	r3, r2
 8007496:	d900      	bls.n	800749a <HAL_TIM_ConfigClockSource+0x66>
 8007498:	e088      	b.n	80075ac <HAL_TIM_ConfigClockSource+0x178>
 800749a:	2280      	movs	r2, #128	@ 0x80
 800749c:	0152      	lsls	r2, r2, #5
 800749e:	4293      	cmp	r3, r2
 80074a0:	d100      	bne.n	80074a4 <HAL_TIM_ConfigClockSource+0x70>
 80074a2:	e088      	b.n	80075b6 <HAL_TIM_ConfigClockSource+0x182>
 80074a4:	2280      	movs	r2, #128	@ 0x80
 80074a6:	0152      	lsls	r2, r2, #5
 80074a8:	4293      	cmp	r3, r2
 80074aa:	d900      	bls.n	80074ae <HAL_TIM_ConfigClockSource+0x7a>
 80074ac:	e07e      	b.n	80075ac <HAL_TIM_ConfigClockSource+0x178>
 80074ae:	2b70      	cmp	r3, #112	@ 0x70
 80074b0:	d018      	beq.n	80074e4 <HAL_TIM_ConfigClockSource+0xb0>
 80074b2:	d900      	bls.n	80074b6 <HAL_TIM_ConfigClockSource+0x82>
 80074b4:	e07a      	b.n	80075ac <HAL_TIM_ConfigClockSource+0x178>
 80074b6:	2b60      	cmp	r3, #96	@ 0x60
 80074b8:	d04f      	beq.n	800755a <HAL_TIM_ConfigClockSource+0x126>
 80074ba:	d900      	bls.n	80074be <HAL_TIM_ConfigClockSource+0x8a>
 80074bc:	e076      	b.n	80075ac <HAL_TIM_ConfigClockSource+0x178>
 80074be:	2b50      	cmp	r3, #80	@ 0x50
 80074c0:	d03b      	beq.n	800753a <HAL_TIM_ConfigClockSource+0x106>
 80074c2:	d900      	bls.n	80074c6 <HAL_TIM_ConfigClockSource+0x92>
 80074c4:	e072      	b.n	80075ac <HAL_TIM_ConfigClockSource+0x178>
 80074c6:	2b40      	cmp	r3, #64	@ 0x40
 80074c8:	d057      	beq.n	800757a <HAL_TIM_ConfigClockSource+0x146>
 80074ca:	d900      	bls.n	80074ce <HAL_TIM_ConfigClockSource+0x9a>
 80074cc:	e06e      	b.n	80075ac <HAL_TIM_ConfigClockSource+0x178>
 80074ce:	2b30      	cmp	r3, #48	@ 0x30
 80074d0:	d063      	beq.n	800759a <HAL_TIM_ConfigClockSource+0x166>
 80074d2:	d86b      	bhi.n	80075ac <HAL_TIM_ConfigClockSource+0x178>
 80074d4:	2b20      	cmp	r3, #32
 80074d6:	d060      	beq.n	800759a <HAL_TIM_ConfigClockSource+0x166>
 80074d8:	d868      	bhi.n	80075ac <HAL_TIM_ConfigClockSource+0x178>
 80074da:	2b00      	cmp	r3, #0
 80074dc:	d05d      	beq.n	800759a <HAL_TIM_ConfigClockSource+0x166>
 80074de:	2b10      	cmp	r3, #16
 80074e0:	d05b      	beq.n	800759a <HAL_TIM_ConfigClockSource+0x166>
 80074e2:	e063      	b.n	80075ac <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80074e4:	687b      	ldr	r3, [r7, #4]
 80074e6:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80074e8:	683b      	ldr	r3, [r7, #0]
 80074ea:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80074ec:	683b      	ldr	r3, [r7, #0]
 80074ee:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80074f0:	683b      	ldr	r3, [r7, #0]
 80074f2:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80074f4:	f000 fc64 	bl	8007dc0 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80074f8:	687b      	ldr	r3, [r7, #4]
 80074fa:	681b      	ldr	r3, [r3, #0]
 80074fc:	689b      	ldr	r3, [r3, #8]
 80074fe:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8007500:	68bb      	ldr	r3, [r7, #8]
 8007502:	2277      	movs	r2, #119	@ 0x77
 8007504:	4313      	orrs	r3, r2
 8007506:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8007508:	687b      	ldr	r3, [r7, #4]
 800750a:	681b      	ldr	r3, [r3, #0]
 800750c:	68ba      	ldr	r2, [r7, #8]
 800750e:	609a      	str	r2, [r3, #8]
      break;
 8007510:	e052      	b.n	80075b8 <HAL_TIM_ConfigClockSource+0x184>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007512:	687b      	ldr	r3, [r7, #4]
 8007514:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8007516:	683b      	ldr	r3, [r7, #0]
 8007518:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800751a:	683b      	ldr	r3, [r7, #0]
 800751c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800751e:	683b      	ldr	r3, [r7, #0]
 8007520:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8007522:	f000 fc4d 	bl	8007dc0 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8007526:	687b      	ldr	r3, [r7, #4]
 8007528:	681b      	ldr	r3, [r3, #0]
 800752a:	689a      	ldr	r2, [r3, #8]
 800752c:	687b      	ldr	r3, [r7, #4]
 800752e:	681b      	ldr	r3, [r3, #0]
 8007530:	2180      	movs	r1, #128	@ 0x80
 8007532:	01c9      	lsls	r1, r1, #7
 8007534:	430a      	orrs	r2, r1
 8007536:	609a      	str	r2, [r3, #8]
      break;
 8007538:	e03e      	b.n	80075b8 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800753a:	687b      	ldr	r3, [r7, #4]
 800753c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800753e:	683b      	ldr	r3, [r7, #0]
 8007540:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8007542:	683b      	ldr	r3, [r7, #0]
 8007544:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8007546:	001a      	movs	r2, r3
 8007548:	f000 fbc0 	bl	8007ccc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800754c:	687b      	ldr	r3, [r7, #4]
 800754e:	681b      	ldr	r3, [r3, #0]
 8007550:	2150      	movs	r1, #80	@ 0x50
 8007552:	0018      	movs	r0, r3
 8007554:	f000 fc1a 	bl	8007d8c <TIM_ITRx_SetConfig>
      break;
 8007558:	e02e      	b.n	80075b8 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800755a:	687b      	ldr	r3, [r7, #4]
 800755c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800755e:	683b      	ldr	r3, [r7, #0]
 8007560:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8007562:	683b      	ldr	r3, [r7, #0]
 8007564:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8007566:	001a      	movs	r2, r3
 8007568:	f000 fbde 	bl	8007d28 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800756c:	687b      	ldr	r3, [r7, #4]
 800756e:	681b      	ldr	r3, [r3, #0]
 8007570:	2160      	movs	r1, #96	@ 0x60
 8007572:	0018      	movs	r0, r3
 8007574:	f000 fc0a 	bl	8007d8c <TIM_ITRx_SetConfig>
      break;
 8007578:	e01e      	b.n	80075b8 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800757a:	687b      	ldr	r3, [r7, #4]
 800757c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800757e:	683b      	ldr	r3, [r7, #0]
 8007580:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8007582:	683b      	ldr	r3, [r7, #0]
 8007584:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8007586:	001a      	movs	r2, r3
 8007588:	f000 fba0 	bl	8007ccc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800758c:	687b      	ldr	r3, [r7, #4]
 800758e:	681b      	ldr	r3, [r3, #0]
 8007590:	2140      	movs	r1, #64	@ 0x40
 8007592:	0018      	movs	r0, r3
 8007594:	f000 fbfa 	bl	8007d8c <TIM_ITRx_SetConfig>
      break;
 8007598:	e00e      	b.n	80075b8 <HAL_TIM_ConfigClockSource+0x184>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800759a:	687b      	ldr	r3, [r7, #4]
 800759c:	681a      	ldr	r2, [r3, #0]
 800759e:	683b      	ldr	r3, [r7, #0]
 80075a0:	681b      	ldr	r3, [r3, #0]
 80075a2:	0019      	movs	r1, r3
 80075a4:	0010      	movs	r0, r2
 80075a6:	f000 fbf1 	bl	8007d8c <TIM_ITRx_SetConfig>
      break;
 80075aa:	e005      	b.n	80075b8 <HAL_TIM_ConfigClockSource+0x184>
    }

    default:
      status = HAL_ERROR;
 80075ac:	230f      	movs	r3, #15
 80075ae:	18fb      	adds	r3, r7, r3
 80075b0:	2201      	movs	r2, #1
 80075b2:	701a      	strb	r2, [r3, #0]
      break;
 80075b4:	e000      	b.n	80075b8 <HAL_TIM_ConfigClockSource+0x184>
      break;
 80075b6:	46c0      	nop			@ (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 80075b8:	687b      	ldr	r3, [r7, #4]
 80075ba:	223d      	movs	r2, #61	@ 0x3d
 80075bc:	2101      	movs	r1, #1
 80075be:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 80075c0:	687b      	ldr	r3, [r7, #4]
 80075c2:	223c      	movs	r2, #60	@ 0x3c
 80075c4:	2100      	movs	r1, #0
 80075c6:	5499      	strb	r1, [r3, r2]

  return status;
 80075c8:	230f      	movs	r3, #15
 80075ca:	18fb      	adds	r3, r7, r3
 80075cc:	781b      	ldrb	r3, [r3, #0]
}
 80075ce:	0018      	movs	r0, r3
 80075d0:	46bd      	mov	sp, r7
 80075d2:	b004      	add	sp, #16
 80075d4:	bd80      	pop	{r7, pc}
 80075d6:	46c0      	nop			@ (mov r8, r8)
 80075d8:	ffff00ff 	.word	0xffff00ff

080075dc <HAL_TIM_SlaveConfigSynchro>:
  *         timer input or external trigger input) and the Slave mode
  *         (Disable, Reset, Gated, Trigger, External clock mode 1).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro(TIM_HandleTypeDef *htim, const TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 80075dc:	b580      	push	{r7, lr}
 80075de:	b082      	sub	sp, #8
 80075e0:	af00      	add	r7, sp, #0
 80075e2:	6078      	str	r0, [r7, #4]
 80075e4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
  assert_param(IS_TIM_TRIGGER_SELECTION(sSlaveConfig->InputTrigger));

  __HAL_LOCK(htim);
 80075e6:	687b      	ldr	r3, [r7, #4]
 80075e8:	223c      	movs	r2, #60	@ 0x3c
 80075ea:	5c9b      	ldrb	r3, [r3, r2]
 80075ec:	2b01      	cmp	r3, #1
 80075ee:	d101      	bne.n	80075f4 <HAL_TIM_SlaveConfigSynchro+0x18>
 80075f0:	2302      	movs	r3, #2
 80075f2:	e032      	b.n	800765a <HAL_TIM_SlaveConfigSynchro+0x7e>
 80075f4:	687b      	ldr	r3, [r7, #4]
 80075f6:	223c      	movs	r2, #60	@ 0x3c
 80075f8:	2101      	movs	r1, #1
 80075fa:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 80075fc:	687b      	ldr	r3, [r7, #4]
 80075fe:	223d      	movs	r2, #61	@ 0x3d
 8007600:	2102      	movs	r1, #2
 8007602:	5499      	strb	r1, [r3, r2]

  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 8007604:	683a      	ldr	r2, [r7, #0]
 8007606:	687b      	ldr	r3, [r7, #4]
 8007608:	0011      	movs	r1, r2
 800760a:	0018      	movs	r0, r3
 800760c:	f000 facc 	bl	8007ba8 <TIM_SlaveTimer_SetConfig>
 8007610:	1e03      	subs	r3, r0, #0
 8007612:	d009      	beq.n	8007628 <HAL_TIM_SlaveConfigSynchro+0x4c>
  {
    htim->State = HAL_TIM_STATE_READY;
 8007614:	687b      	ldr	r3, [r7, #4]
 8007616:	223d      	movs	r2, #61	@ 0x3d
 8007618:	2101      	movs	r1, #1
 800761a:	5499      	strb	r1, [r3, r2]
    __HAL_UNLOCK(htim);
 800761c:	687b      	ldr	r3, [r7, #4]
 800761e:	223c      	movs	r2, #60	@ 0x3c
 8007620:	2100      	movs	r1, #0
 8007622:	5499      	strb	r1, [r3, r2]
    return HAL_ERROR;
 8007624:	2301      	movs	r3, #1
 8007626:	e018      	b.n	800765a <HAL_TIM_SlaveConfigSynchro+0x7e>
  }

  /* Disable Trigger Interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 8007628:	687b      	ldr	r3, [r7, #4]
 800762a:	681b      	ldr	r3, [r3, #0]
 800762c:	68da      	ldr	r2, [r3, #12]
 800762e:	687b      	ldr	r3, [r7, #4]
 8007630:	681b      	ldr	r3, [r3, #0]
 8007632:	2140      	movs	r1, #64	@ 0x40
 8007634:	438a      	bics	r2, r1
 8007636:	60da      	str	r2, [r3, #12]

  /* Disable Trigger DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 8007638:	687b      	ldr	r3, [r7, #4]
 800763a:	681b      	ldr	r3, [r3, #0]
 800763c:	68da      	ldr	r2, [r3, #12]
 800763e:	687b      	ldr	r3, [r7, #4]
 8007640:	681b      	ldr	r3, [r3, #0]
 8007642:	4908      	ldr	r1, [pc, #32]	@ (8007664 <HAL_TIM_SlaveConfigSynchro+0x88>)
 8007644:	400a      	ands	r2, r1
 8007646:	60da      	str	r2, [r3, #12]

  htim->State = HAL_TIM_STATE_READY;
 8007648:	687b      	ldr	r3, [r7, #4]
 800764a:	223d      	movs	r2, #61	@ 0x3d
 800764c:	2101      	movs	r1, #1
 800764e:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8007650:	687b      	ldr	r3, [r7, #4]
 8007652:	223c      	movs	r2, #60	@ 0x3c
 8007654:	2100      	movs	r1, #0
 8007656:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8007658:	2300      	movs	r3, #0
}
 800765a:	0018      	movs	r0, r3
 800765c:	46bd      	mov	sp, r7
 800765e:	b002      	add	sp, #8
 8007660:	bd80      	pop	{r7, pc}
 8007662:	46c0      	nop			@ (mov r8, r8)
 8007664:	ffffbfff 	.word	0xffffbfff

08007668 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007668:	b580      	push	{r7, lr}
 800766a:	b082      	sub	sp, #8
 800766c:	af00      	add	r7, sp, #0
 800766e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8007670:	46c0      	nop			@ (mov r8, r8)
 8007672:	46bd      	mov	sp, r7
 8007674:	b002      	add	sp, #8
 8007676:	bd80      	pop	{r7, pc}

08007678 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8007678:	b580      	push	{r7, lr}
 800767a:	b082      	sub	sp, #8
 800767c:	af00      	add	r7, sp, #0
 800767e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8007680:	46c0      	nop			@ (mov r8, r8)
 8007682:	46bd      	mov	sp, r7
 8007684:	b002      	add	sp, #8
 8007686:	bd80      	pop	{r7, pc}

08007688 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8007688:	b580      	push	{r7, lr}
 800768a:	b082      	sub	sp, #8
 800768c:	af00      	add	r7, sp, #0
 800768e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8007690:	46c0      	nop			@ (mov r8, r8)
 8007692:	46bd      	mov	sp, r7
 8007694:	b002      	add	sp, #8
 8007696:	bd80      	pop	{r7, pc}

08007698 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8007698:	b580      	push	{r7, lr}
 800769a:	b082      	sub	sp, #8
 800769c:	af00      	add	r7, sp, #0
 800769e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80076a0:	46c0      	nop			@ (mov r8, r8)
 80076a2:	46bd      	mov	sp, r7
 80076a4:	b002      	add	sp, #8
 80076a6:	bd80      	pop	{r7, pc}

080076a8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80076a8:	b580      	push	{r7, lr}
 80076aa:	b084      	sub	sp, #16
 80076ac:	af00      	add	r7, sp, #0
 80076ae:	6078      	str	r0, [r7, #4]
 80076b0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80076b2:	687b      	ldr	r3, [r7, #4]
 80076b4:	681b      	ldr	r3, [r3, #0]
 80076b6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80076b8:	687b      	ldr	r3, [r7, #4]
 80076ba:	4a36      	ldr	r2, [pc, #216]	@ (8007794 <TIM_Base_SetConfig+0xec>)
 80076bc:	4293      	cmp	r3, r2
 80076be:	d003      	beq.n	80076c8 <TIM_Base_SetConfig+0x20>
 80076c0:	687b      	ldr	r3, [r7, #4]
 80076c2:	4a35      	ldr	r2, [pc, #212]	@ (8007798 <TIM_Base_SetConfig+0xf0>)
 80076c4:	4293      	cmp	r3, r2
 80076c6:	d108      	bne.n	80076da <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80076c8:	68fb      	ldr	r3, [r7, #12]
 80076ca:	2270      	movs	r2, #112	@ 0x70
 80076cc:	4393      	bics	r3, r2
 80076ce:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80076d0:	683b      	ldr	r3, [r7, #0]
 80076d2:	685b      	ldr	r3, [r3, #4]
 80076d4:	68fa      	ldr	r2, [r7, #12]
 80076d6:	4313      	orrs	r3, r2
 80076d8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80076da:	687b      	ldr	r3, [r7, #4]
 80076dc:	4a2d      	ldr	r2, [pc, #180]	@ (8007794 <TIM_Base_SetConfig+0xec>)
 80076de:	4293      	cmp	r3, r2
 80076e0:	d013      	beq.n	800770a <TIM_Base_SetConfig+0x62>
 80076e2:	687b      	ldr	r3, [r7, #4]
 80076e4:	4a2c      	ldr	r2, [pc, #176]	@ (8007798 <TIM_Base_SetConfig+0xf0>)
 80076e6:	4293      	cmp	r3, r2
 80076e8:	d00f      	beq.n	800770a <TIM_Base_SetConfig+0x62>
 80076ea:	687b      	ldr	r3, [r7, #4]
 80076ec:	4a2b      	ldr	r2, [pc, #172]	@ (800779c <TIM_Base_SetConfig+0xf4>)
 80076ee:	4293      	cmp	r3, r2
 80076f0:	d00b      	beq.n	800770a <TIM_Base_SetConfig+0x62>
 80076f2:	687b      	ldr	r3, [r7, #4]
 80076f4:	4a2a      	ldr	r2, [pc, #168]	@ (80077a0 <TIM_Base_SetConfig+0xf8>)
 80076f6:	4293      	cmp	r3, r2
 80076f8:	d007      	beq.n	800770a <TIM_Base_SetConfig+0x62>
 80076fa:	687b      	ldr	r3, [r7, #4]
 80076fc:	4a29      	ldr	r2, [pc, #164]	@ (80077a4 <TIM_Base_SetConfig+0xfc>)
 80076fe:	4293      	cmp	r3, r2
 8007700:	d003      	beq.n	800770a <TIM_Base_SetConfig+0x62>
 8007702:	687b      	ldr	r3, [r7, #4]
 8007704:	4a28      	ldr	r2, [pc, #160]	@ (80077a8 <TIM_Base_SetConfig+0x100>)
 8007706:	4293      	cmp	r3, r2
 8007708:	d108      	bne.n	800771c <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800770a:	68fb      	ldr	r3, [r7, #12]
 800770c:	4a27      	ldr	r2, [pc, #156]	@ (80077ac <TIM_Base_SetConfig+0x104>)
 800770e:	4013      	ands	r3, r2
 8007710:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007712:	683b      	ldr	r3, [r7, #0]
 8007714:	68db      	ldr	r3, [r3, #12]
 8007716:	68fa      	ldr	r2, [r7, #12]
 8007718:	4313      	orrs	r3, r2
 800771a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800771c:	68fb      	ldr	r3, [r7, #12]
 800771e:	2280      	movs	r2, #128	@ 0x80
 8007720:	4393      	bics	r3, r2
 8007722:	001a      	movs	r2, r3
 8007724:	683b      	ldr	r3, [r7, #0]
 8007726:	695b      	ldr	r3, [r3, #20]
 8007728:	4313      	orrs	r3, r2
 800772a:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800772c:	687b      	ldr	r3, [r7, #4]
 800772e:	68fa      	ldr	r2, [r7, #12]
 8007730:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007732:	683b      	ldr	r3, [r7, #0]
 8007734:	689a      	ldr	r2, [r3, #8]
 8007736:	687b      	ldr	r3, [r7, #4]
 8007738:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800773a:	683b      	ldr	r3, [r7, #0]
 800773c:	681a      	ldr	r2, [r3, #0]
 800773e:	687b      	ldr	r3, [r7, #4]
 8007740:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007742:	687b      	ldr	r3, [r7, #4]
 8007744:	4a13      	ldr	r2, [pc, #76]	@ (8007794 <TIM_Base_SetConfig+0xec>)
 8007746:	4293      	cmp	r3, r2
 8007748:	d00b      	beq.n	8007762 <TIM_Base_SetConfig+0xba>
 800774a:	687b      	ldr	r3, [r7, #4]
 800774c:	4a14      	ldr	r2, [pc, #80]	@ (80077a0 <TIM_Base_SetConfig+0xf8>)
 800774e:	4293      	cmp	r3, r2
 8007750:	d007      	beq.n	8007762 <TIM_Base_SetConfig+0xba>
 8007752:	687b      	ldr	r3, [r7, #4]
 8007754:	4a13      	ldr	r2, [pc, #76]	@ (80077a4 <TIM_Base_SetConfig+0xfc>)
 8007756:	4293      	cmp	r3, r2
 8007758:	d003      	beq.n	8007762 <TIM_Base_SetConfig+0xba>
 800775a:	687b      	ldr	r3, [r7, #4]
 800775c:	4a12      	ldr	r2, [pc, #72]	@ (80077a8 <TIM_Base_SetConfig+0x100>)
 800775e:	4293      	cmp	r3, r2
 8007760:	d103      	bne.n	800776a <TIM_Base_SetConfig+0xc2>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007762:	683b      	ldr	r3, [r7, #0]
 8007764:	691a      	ldr	r2, [r3, #16]
 8007766:	687b      	ldr	r3, [r7, #4]
 8007768:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800776a:	687b      	ldr	r3, [r7, #4]
 800776c:	2201      	movs	r2, #1
 800776e:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8007770:	687b      	ldr	r3, [r7, #4]
 8007772:	691b      	ldr	r3, [r3, #16]
 8007774:	2201      	movs	r2, #1
 8007776:	4013      	ands	r3, r2
 8007778:	2b01      	cmp	r3, #1
 800777a:	d106      	bne.n	800778a <TIM_Base_SetConfig+0xe2>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800777c:	687b      	ldr	r3, [r7, #4]
 800777e:	691b      	ldr	r3, [r3, #16]
 8007780:	2201      	movs	r2, #1
 8007782:	4393      	bics	r3, r2
 8007784:	001a      	movs	r2, r3
 8007786:	687b      	ldr	r3, [r7, #4]
 8007788:	611a      	str	r2, [r3, #16]
  }
}
 800778a:	46c0      	nop			@ (mov r8, r8)
 800778c:	46bd      	mov	sp, r7
 800778e:	b004      	add	sp, #16
 8007790:	bd80      	pop	{r7, pc}
 8007792:	46c0      	nop			@ (mov r8, r8)
 8007794:	40012c00 	.word	0x40012c00
 8007798:	40000400 	.word	0x40000400
 800779c:	40002000 	.word	0x40002000
 80077a0:	40014000 	.word	0x40014000
 80077a4:	40014400 	.word	0x40014400
 80077a8:	40014800 	.word	0x40014800
 80077ac:	fffffcff 	.word	0xfffffcff

080077b0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80077b0:	b580      	push	{r7, lr}
 80077b2:	b086      	sub	sp, #24
 80077b4:	af00      	add	r7, sp, #0
 80077b6:	6078      	str	r0, [r7, #4]
 80077b8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80077ba:	687b      	ldr	r3, [r7, #4]
 80077bc:	6a1b      	ldr	r3, [r3, #32]
 80077be:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80077c0:	687b      	ldr	r3, [r7, #4]
 80077c2:	6a1b      	ldr	r3, [r3, #32]
 80077c4:	2201      	movs	r2, #1
 80077c6:	4393      	bics	r3, r2
 80077c8:	001a      	movs	r2, r3
 80077ca:	687b      	ldr	r3, [r7, #4]
 80077cc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80077ce:	687b      	ldr	r3, [r7, #4]
 80077d0:	685b      	ldr	r3, [r3, #4]
 80077d2:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80077d4:	687b      	ldr	r3, [r7, #4]
 80077d6:	699b      	ldr	r3, [r3, #24]
 80077d8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80077da:	68fb      	ldr	r3, [r7, #12]
 80077dc:	2270      	movs	r2, #112	@ 0x70
 80077de:	4393      	bics	r3, r2
 80077e0:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80077e2:	68fb      	ldr	r3, [r7, #12]
 80077e4:	2203      	movs	r2, #3
 80077e6:	4393      	bics	r3, r2
 80077e8:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80077ea:	683b      	ldr	r3, [r7, #0]
 80077ec:	681b      	ldr	r3, [r3, #0]
 80077ee:	68fa      	ldr	r2, [r7, #12]
 80077f0:	4313      	orrs	r3, r2
 80077f2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80077f4:	697b      	ldr	r3, [r7, #20]
 80077f6:	2202      	movs	r2, #2
 80077f8:	4393      	bics	r3, r2
 80077fa:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80077fc:	683b      	ldr	r3, [r7, #0]
 80077fe:	689b      	ldr	r3, [r3, #8]
 8007800:	697a      	ldr	r2, [r7, #20]
 8007802:	4313      	orrs	r3, r2
 8007804:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8007806:	687b      	ldr	r3, [r7, #4]
 8007808:	4a27      	ldr	r2, [pc, #156]	@ (80078a8 <TIM_OC1_SetConfig+0xf8>)
 800780a:	4293      	cmp	r3, r2
 800780c:	d00b      	beq.n	8007826 <TIM_OC1_SetConfig+0x76>
 800780e:	687b      	ldr	r3, [r7, #4]
 8007810:	4a26      	ldr	r2, [pc, #152]	@ (80078ac <TIM_OC1_SetConfig+0xfc>)
 8007812:	4293      	cmp	r3, r2
 8007814:	d007      	beq.n	8007826 <TIM_OC1_SetConfig+0x76>
 8007816:	687b      	ldr	r3, [r7, #4]
 8007818:	4a25      	ldr	r2, [pc, #148]	@ (80078b0 <TIM_OC1_SetConfig+0x100>)
 800781a:	4293      	cmp	r3, r2
 800781c:	d003      	beq.n	8007826 <TIM_OC1_SetConfig+0x76>
 800781e:	687b      	ldr	r3, [r7, #4]
 8007820:	4a24      	ldr	r2, [pc, #144]	@ (80078b4 <TIM_OC1_SetConfig+0x104>)
 8007822:	4293      	cmp	r3, r2
 8007824:	d10c      	bne.n	8007840 <TIM_OC1_SetConfig+0x90>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8007826:	697b      	ldr	r3, [r7, #20]
 8007828:	2208      	movs	r2, #8
 800782a:	4393      	bics	r3, r2
 800782c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800782e:	683b      	ldr	r3, [r7, #0]
 8007830:	68db      	ldr	r3, [r3, #12]
 8007832:	697a      	ldr	r2, [r7, #20]
 8007834:	4313      	orrs	r3, r2
 8007836:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8007838:	697b      	ldr	r3, [r7, #20]
 800783a:	2204      	movs	r2, #4
 800783c:	4393      	bics	r3, r2
 800783e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007840:	687b      	ldr	r3, [r7, #4]
 8007842:	4a19      	ldr	r2, [pc, #100]	@ (80078a8 <TIM_OC1_SetConfig+0xf8>)
 8007844:	4293      	cmp	r3, r2
 8007846:	d00b      	beq.n	8007860 <TIM_OC1_SetConfig+0xb0>
 8007848:	687b      	ldr	r3, [r7, #4]
 800784a:	4a18      	ldr	r2, [pc, #96]	@ (80078ac <TIM_OC1_SetConfig+0xfc>)
 800784c:	4293      	cmp	r3, r2
 800784e:	d007      	beq.n	8007860 <TIM_OC1_SetConfig+0xb0>
 8007850:	687b      	ldr	r3, [r7, #4]
 8007852:	4a17      	ldr	r2, [pc, #92]	@ (80078b0 <TIM_OC1_SetConfig+0x100>)
 8007854:	4293      	cmp	r3, r2
 8007856:	d003      	beq.n	8007860 <TIM_OC1_SetConfig+0xb0>
 8007858:	687b      	ldr	r3, [r7, #4]
 800785a:	4a16      	ldr	r2, [pc, #88]	@ (80078b4 <TIM_OC1_SetConfig+0x104>)
 800785c:	4293      	cmp	r3, r2
 800785e:	d111      	bne.n	8007884 <TIM_OC1_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8007860:	693b      	ldr	r3, [r7, #16]
 8007862:	4a15      	ldr	r2, [pc, #84]	@ (80078b8 <TIM_OC1_SetConfig+0x108>)
 8007864:	4013      	ands	r3, r2
 8007866:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8007868:	693b      	ldr	r3, [r7, #16]
 800786a:	4a14      	ldr	r2, [pc, #80]	@ (80078bc <TIM_OC1_SetConfig+0x10c>)
 800786c:	4013      	ands	r3, r2
 800786e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8007870:	683b      	ldr	r3, [r7, #0]
 8007872:	695b      	ldr	r3, [r3, #20]
 8007874:	693a      	ldr	r2, [r7, #16]
 8007876:	4313      	orrs	r3, r2
 8007878:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800787a:	683b      	ldr	r3, [r7, #0]
 800787c:	699b      	ldr	r3, [r3, #24]
 800787e:	693a      	ldr	r2, [r7, #16]
 8007880:	4313      	orrs	r3, r2
 8007882:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007884:	687b      	ldr	r3, [r7, #4]
 8007886:	693a      	ldr	r2, [r7, #16]
 8007888:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800788a:	687b      	ldr	r3, [r7, #4]
 800788c:	68fa      	ldr	r2, [r7, #12]
 800788e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8007890:	683b      	ldr	r3, [r7, #0]
 8007892:	685a      	ldr	r2, [r3, #4]
 8007894:	687b      	ldr	r3, [r7, #4]
 8007896:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007898:	687b      	ldr	r3, [r7, #4]
 800789a:	697a      	ldr	r2, [r7, #20]
 800789c:	621a      	str	r2, [r3, #32]
}
 800789e:	46c0      	nop			@ (mov r8, r8)
 80078a0:	46bd      	mov	sp, r7
 80078a2:	b006      	add	sp, #24
 80078a4:	bd80      	pop	{r7, pc}
 80078a6:	46c0      	nop			@ (mov r8, r8)
 80078a8:	40012c00 	.word	0x40012c00
 80078ac:	40014000 	.word	0x40014000
 80078b0:	40014400 	.word	0x40014400
 80078b4:	40014800 	.word	0x40014800
 80078b8:	fffffeff 	.word	0xfffffeff
 80078bc:	fffffdff 	.word	0xfffffdff

080078c0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80078c0:	b580      	push	{r7, lr}
 80078c2:	b086      	sub	sp, #24
 80078c4:	af00      	add	r7, sp, #0
 80078c6:	6078      	str	r0, [r7, #4]
 80078c8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80078ca:	687b      	ldr	r3, [r7, #4]
 80078cc:	6a1b      	ldr	r3, [r3, #32]
 80078ce:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80078d0:	687b      	ldr	r3, [r7, #4]
 80078d2:	6a1b      	ldr	r3, [r3, #32]
 80078d4:	2210      	movs	r2, #16
 80078d6:	4393      	bics	r3, r2
 80078d8:	001a      	movs	r2, r3
 80078da:	687b      	ldr	r3, [r7, #4]
 80078dc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80078de:	687b      	ldr	r3, [r7, #4]
 80078e0:	685b      	ldr	r3, [r3, #4]
 80078e2:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80078e4:	687b      	ldr	r3, [r7, #4]
 80078e6:	699b      	ldr	r3, [r3, #24]
 80078e8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80078ea:	68fb      	ldr	r3, [r7, #12]
 80078ec:	4a2e      	ldr	r2, [pc, #184]	@ (80079a8 <TIM_OC2_SetConfig+0xe8>)
 80078ee:	4013      	ands	r3, r2
 80078f0:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80078f2:	68fb      	ldr	r3, [r7, #12]
 80078f4:	4a2d      	ldr	r2, [pc, #180]	@ (80079ac <TIM_OC2_SetConfig+0xec>)
 80078f6:	4013      	ands	r3, r2
 80078f8:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80078fa:	683b      	ldr	r3, [r7, #0]
 80078fc:	681b      	ldr	r3, [r3, #0]
 80078fe:	021b      	lsls	r3, r3, #8
 8007900:	68fa      	ldr	r2, [r7, #12]
 8007902:	4313      	orrs	r3, r2
 8007904:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8007906:	697b      	ldr	r3, [r7, #20]
 8007908:	2220      	movs	r2, #32
 800790a:	4393      	bics	r3, r2
 800790c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800790e:	683b      	ldr	r3, [r7, #0]
 8007910:	689b      	ldr	r3, [r3, #8]
 8007912:	011b      	lsls	r3, r3, #4
 8007914:	697a      	ldr	r2, [r7, #20]
 8007916:	4313      	orrs	r3, r2
 8007918:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800791a:	687b      	ldr	r3, [r7, #4]
 800791c:	4a24      	ldr	r2, [pc, #144]	@ (80079b0 <TIM_OC2_SetConfig+0xf0>)
 800791e:	4293      	cmp	r3, r2
 8007920:	d10d      	bne.n	800793e <TIM_OC2_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8007922:	697b      	ldr	r3, [r7, #20]
 8007924:	2280      	movs	r2, #128	@ 0x80
 8007926:	4393      	bics	r3, r2
 8007928:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800792a:	683b      	ldr	r3, [r7, #0]
 800792c:	68db      	ldr	r3, [r3, #12]
 800792e:	011b      	lsls	r3, r3, #4
 8007930:	697a      	ldr	r2, [r7, #20]
 8007932:	4313      	orrs	r3, r2
 8007934:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8007936:	697b      	ldr	r3, [r7, #20]
 8007938:	2240      	movs	r2, #64	@ 0x40
 800793a:	4393      	bics	r3, r2
 800793c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800793e:	687b      	ldr	r3, [r7, #4]
 8007940:	4a1b      	ldr	r2, [pc, #108]	@ (80079b0 <TIM_OC2_SetConfig+0xf0>)
 8007942:	4293      	cmp	r3, r2
 8007944:	d00b      	beq.n	800795e <TIM_OC2_SetConfig+0x9e>
 8007946:	687b      	ldr	r3, [r7, #4]
 8007948:	4a1a      	ldr	r2, [pc, #104]	@ (80079b4 <TIM_OC2_SetConfig+0xf4>)
 800794a:	4293      	cmp	r3, r2
 800794c:	d007      	beq.n	800795e <TIM_OC2_SetConfig+0x9e>
 800794e:	687b      	ldr	r3, [r7, #4]
 8007950:	4a19      	ldr	r2, [pc, #100]	@ (80079b8 <TIM_OC2_SetConfig+0xf8>)
 8007952:	4293      	cmp	r3, r2
 8007954:	d003      	beq.n	800795e <TIM_OC2_SetConfig+0x9e>
 8007956:	687b      	ldr	r3, [r7, #4]
 8007958:	4a18      	ldr	r2, [pc, #96]	@ (80079bc <TIM_OC2_SetConfig+0xfc>)
 800795a:	4293      	cmp	r3, r2
 800795c:	d113      	bne.n	8007986 <TIM_OC2_SetConfig+0xc6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800795e:	693b      	ldr	r3, [r7, #16]
 8007960:	4a17      	ldr	r2, [pc, #92]	@ (80079c0 <TIM_OC2_SetConfig+0x100>)
 8007962:	4013      	ands	r3, r2
 8007964:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8007966:	693b      	ldr	r3, [r7, #16]
 8007968:	4a16      	ldr	r2, [pc, #88]	@ (80079c4 <TIM_OC2_SetConfig+0x104>)
 800796a:	4013      	ands	r3, r2
 800796c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800796e:	683b      	ldr	r3, [r7, #0]
 8007970:	695b      	ldr	r3, [r3, #20]
 8007972:	009b      	lsls	r3, r3, #2
 8007974:	693a      	ldr	r2, [r7, #16]
 8007976:	4313      	orrs	r3, r2
 8007978:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800797a:	683b      	ldr	r3, [r7, #0]
 800797c:	699b      	ldr	r3, [r3, #24]
 800797e:	009b      	lsls	r3, r3, #2
 8007980:	693a      	ldr	r2, [r7, #16]
 8007982:	4313      	orrs	r3, r2
 8007984:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007986:	687b      	ldr	r3, [r7, #4]
 8007988:	693a      	ldr	r2, [r7, #16]
 800798a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800798c:	687b      	ldr	r3, [r7, #4]
 800798e:	68fa      	ldr	r2, [r7, #12]
 8007990:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8007992:	683b      	ldr	r3, [r7, #0]
 8007994:	685a      	ldr	r2, [r3, #4]
 8007996:	687b      	ldr	r3, [r7, #4]
 8007998:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800799a:	687b      	ldr	r3, [r7, #4]
 800799c:	697a      	ldr	r2, [r7, #20]
 800799e:	621a      	str	r2, [r3, #32]
}
 80079a0:	46c0      	nop			@ (mov r8, r8)
 80079a2:	46bd      	mov	sp, r7
 80079a4:	b006      	add	sp, #24
 80079a6:	bd80      	pop	{r7, pc}
 80079a8:	ffff8fff 	.word	0xffff8fff
 80079ac:	fffffcff 	.word	0xfffffcff
 80079b0:	40012c00 	.word	0x40012c00
 80079b4:	40014000 	.word	0x40014000
 80079b8:	40014400 	.word	0x40014400
 80079bc:	40014800 	.word	0x40014800
 80079c0:	fffffbff 	.word	0xfffffbff
 80079c4:	fffff7ff 	.word	0xfffff7ff

080079c8 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80079c8:	b580      	push	{r7, lr}
 80079ca:	b086      	sub	sp, #24
 80079cc:	af00      	add	r7, sp, #0
 80079ce:	6078      	str	r0, [r7, #4]
 80079d0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80079d2:	687b      	ldr	r3, [r7, #4]
 80079d4:	6a1b      	ldr	r3, [r3, #32]
 80079d6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80079d8:	687b      	ldr	r3, [r7, #4]
 80079da:	6a1b      	ldr	r3, [r3, #32]
 80079dc:	4a33      	ldr	r2, [pc, #204]	@ (8007aac <TIM_OC3_SetConfig+0xe4>)
 80079de:	401a      	ands	r2, r3
 80079e0:	687b      	ldr	r3, [r7, #4]
 80079e2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80079e4:	687b      	ldr	r3, [r7, #4]
 80079e6:	685b      	ldr	r3, [r3, #4]
 80079e8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80079ea:	687b      	ldr	r3, [r7, #4]
 80079ec:	69db      	ldr	r3, [r3, #28]
 80079ee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80079f0:	68fb      	ldr	r3, [r7, #12]
 80079f2:	2270      	movs	r2, #112	@ 0x70
 80079f4:	4393      	bics	r3, r2
 80079f6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80079f8:	68fb      	ldr	r3, [r7, #12]
 80079fa:	2203      	movs	r2, #3
 80079fc:	4393      	bics	r3, r2
 80079fe:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007a00:	683b      	ldr	r3, [r7, #0]
 8007a02:	681b      	ldr	r3, [r3, #0]
 8007a04:	68fa      	ldr	r2, [r7, #12]
 8007a06:	4313      	orrs	r3, r2
 8007a08:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8007a0a:	697b      	ldr	r3, [r7, #20]
 8007a0c:	4a28      	ldr	r2, [pc, #160]	@ (8007ab0 <TIM_OC3_SetConfig+0xe8>)
 8007a0e:	4013      	ands	r3, r2
 8007a10:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8007a12:	683b      	ldr	r3, [r7, #0]
 8007a14:	689b      	ldr	r3, [r3, #8]
 8007a16:	021b      	lsls	r3, r3, #8
 8007a18:	697a      	ldr	r2, [r7, #20]
 8007a1a:	4313      	orrs	r3, r2
 8007a1c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8007a1e:	687b      	ldr	r3, [r7, #4]
 8007a20:	4a24      	ldr	r2, [pc, #144]	@ (8007ab4 <TIM_OC3_SetConfig+0xec>)
 8007a22:	4293      	cmp	r3, r2
 8007a24:	d10d      	bne.n	8007a42 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8007a26:	697b      	ldr	r3, [r7, #20]
 8007a28:	4a23      	ldr	r2, [pc, #140]	@ (8007ab8 <TIM_OC3_SetConfig+0xf0>)
 8007a2a:	4013      	ands	r3, r2
 8007a2c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8007a2e:	683b      	ldr	r3, [r7, #0]
 8007a30:	68db      	ldr	r3, [r3, #12]
 8007a32:	021b      	lsls	r3, r3, #8
 8007a34:	697a      	ldr	r2, [r7, #20]
 8007a36:	4313      	orrs	r3, r2
 8007a38:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8007a3a:	697b      	ldr	r3, [r7, #20]
 8007a3c:	4a1f      	ldr	r2, [pc, #124]	@ (8007abc <TIM_OC3_SetConfig+0xf4>)
 8007a3e:	4013      	ands	r3, r2
 8007a40:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007a42:	687b      	ldr	r3, [r7, #4]
 8007a44:	4a1b      	ldr	r2, [pc, #108]	@ (8007ab4 <TIM_OC3_SetConfig+0xec>)
 8007a46:	4293      	cmp	r3, r2
 8007a48:	d00b      	beq.n	8007a62 <TIM_OC3_SetConfig+0x9a>
 8007a4a:	687b      	ldr	r3, [r7, #4]
 8007a4c:	4a1c      	ldr	r2, [pc, #112]	@ (8007ac0 <TIM_OC3_SetConfig+0xf8>)
 8007a4e:	4293      	cmp	r3, r2
 8007a50:	d007      	beq.n	8007a62 <TIM_OC3_SetConfig+0x9a>
 8007a52:	687b      	ldr	r3, [r7, #4]
 8007a54:	4a1b      	ldr	r2, [pc, #108]	@ (8007ac4 <TIM_OC3_SetConfig+0xfc>)
 8007a56:	4293      	cmp	r3, r2
 8007a58:	d003      	beq.n	8007a62 <TIM_OC3_SetConfig+0x9a>
 8007a5a:	687b      	ldr	r3, [r7, #4]
 8007a5c:	4a1a      	ldr	r2, [pc, #104]	@ (8007ac8 <TIM_OC3_SetConfig+0x100>)
 8007a5e:	4293      	cmp	r3, r2
 8007a60:	d113      	bne.n	8007a8a <TIM_OC3_SetConfig+0xc2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8007a62:	693b      	ldr	r3, [r7, #16]
 8007a64:	4a19      	ldr	r2, [pc, #100]	@ (8007acc <TIM_OC3_SetConfig+0x104>)
 8007a66:	4013      	ands	r3, r2
 8007a68:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8007a6a:	693b      	ldr	r3, [r7, #16]
 8007a6c:	4a18      	ldr	r2, [pc, #96]	@ (8007ad0 <TIM_OC3_SetConfig+0x108>)
 8007a6e:	4013      	ands	r3, r2
 8007a70:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8007a72:	683b      	ldr	r3, [r7, #0]
 8007a74:	695b      	ldr	r3, [r3, #20]
 8007a76:	011b      	lsls	r3, r3, #4
 8007a78:	693a      	ldr	r2, [r7, #16]
 8007a7a:	4313      	orrs	r3, r2
 8007a7c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8007a7e:	683b      	ldr	r3, [r7, #0]
 8007a80:	699b      	ldr	r3, [r3, #24]
 8007a82:	011b      	lsls	r3, r3, #4
 8007a84:	693a      	ldr	r2, [r7, #16]
 8007a86:	4313      	orrs	r3, r2
 8007a88:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007a8a:	687b      	ldr	r3, [r7, #4]
 8007a8c:	693a      	ldr	r2, [r7, #16]
 8007a8e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007a90:	687b      	ldr	r3, [r7, #4]
 8007a92:	68fa      	ldr	r2, [r7, #12]
 8007a94:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8007a96:	683b      	ldr	r3, [r7, #0]
 8007a98:	685a      	ldr	r2, [r3, #4]
 8007a9a:	687b      	ldr	r3, [r7, #4]
 8007a9c:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007a9e:	687b      	ldr	r3, [r7, #4]
 8007aa0:	697a      	ldr	r2, [r7, #20]
 8007aa2:	621a      	str	r2, [r3, #32]
}
 8007aa4:	46c0      	nop			@ (mov r8, r8)
 8007aa6:	46bd      	mov	sp, r7
 8007aa8:	b006      	add	sp, #24
 8007aaa:	bd80      	pop	{r7, pc}
 8007aac:	fffffeff 	.word	0xfffffeff
 8007ab0:	fffffdff 	.word	0xfffffdff
 8007ab4:	40012c00 	.word	0x40012c00
 8007ab8:	fffff7ff 	.word	0xfffff7ff
 8007abc:	fffffbff 	.word	0xfffffbff
 8007ac0:	40014000 	.word	0x40014000
 8007ac4:	40014400 	.word	0x40014400
 8007ac8:	40014800 	.word	0x40014800
 8007acc:	ffffefff 	.word	0xffffefff
 8007ad0:	ffffdfff 	.word	0xffffdfff

08007ad4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007ad4:	b580      	push	{r7, lr}
 8007ad6:	b086      	sub	sp, #24
 8007ad8:	af00      	add	r7, sp, #0
 8007ada:	6078      	str	r0, [r7, #4]
 8007adc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007ade:	687b      	ldr	r3, [r7, #4]
 8007ae0:	6a1b      	ldr	r3, [r3, #32]
 8007ae2:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8007ae4:	687b      	ldr	r3, [r7, #4]
 8007ae6:	6a1b      	ldr	r3, [r3, #32]
 8007ae8:	4a26      	ldr	r2, [pc, #152]	@ (8007b84 <TIM_OC4_SetConfig+0xb0>)
 8007aea:	401a      	ands	r2, r3
 8007aec:	687b      	ldr	r3, [r7, #4]
 8007aee:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007af0:	687b      	ldr	r3, [r7, #4]
 8007af2:	685b      	ldr	r3, [r3, #4]
 8007af4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007af6:	687b      	ldr	r3, [r7, #4]
 8007af8:	69db      	ldr	r3, [r3, #28]
 8007afa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8007afc:	68fb      	ldr	r3, [r7, #12]
 8007afe:	4a22      	ldr	r2, [pc, #136]	@ (8007b88 <TIM_OC4_SetConfig+0xb4>)
 8007b00:	4013      	ands	r3, r2
 8007b02:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8007b04:	68fb      	ldr	r3, [r7, #12]
 8007b06:	4a21      	ldr	r2, [pc, #132]	@ (8007b8c <TIM_OC4_SetConfig+0xb8>)
 8007b08:	4013      	ands	r3, r2
 8007b0a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007b0c:	683b      	ldr	r3, [r7, #0]
 8007b0e:	681b      	ldr	r3, [r3, #0]
 8007b10:	021b      	lsls	r3, r3, #8
 8007b12:	68fa      	ldr	r2, [r7, #12]
 8007b14:	4313      	orrs	r3, r2
 8007b16:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8007b18:	693b      	ldr	r3, [r7, #16]
 8007b1a:	4a1d      	ldr	r2, [pc, #116]	@ (8007b90 <TIM_OC4_SetConfig+0xbc>)
 8007b1c:	4013      	ands	r3, r2
 8007b1e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8007b20:	683b      	ldr	r3, [r7, #0]
 8007b22:	689b      	ldr	r3, [r3, #8]
 8007b24:	031b      	lsls	r3, r3, #12
 8007b26:	693a      	ldr	r2, [r7, #16]
 8007b28:	4313      	orrs	r3, r2
 8007b2a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007b2c:	687b      	ldr	r3, [r7, #4]
 8007b2e:	4a19      	ldr	r2, [pc, #100]	@ (8007b94 <TIM_OC4_SetConfig+0xc0>)
 8007b30:	4293      	cmp	r3, r2
 8007b32:	d00b      	beq.n	8007b4c <TIM_OC4_SetConfig+0x78>
 8007b34:	687b      	ldr	r3, [r7, #4]
 8007b36:	4a18      	ldr	r2, [pc, #96]	@ (8007b98 <TIM_OC4_SetConfig+0xc4>)
 8007b38:	4293      	cmp	r3, r2
 8007b3a:	d007      	beq.n	8007b4c <TIM_OC4_SetConfig+0x78>
 8007b3c:	687b      	ldr	r3, [r7, #4]
 8007b3e:	4a17      	ldr	r2, [pc, #92]	@ (8007b9c <TIM_OC4_SetConfig+0xc8>)
 8007b40:	4293      	cmp	r3, r2
 8007b42:	d003      	beq.n	8007b4c <TIM_OC4_SetConfig+0x78>
 8007b44:	687b      	ldr	r3, [r7, #4]
 8007b46:	4a16      	ldr	r2, [pc, #88]	@ (8007ba0 <TIM_OC4_SetConfig+0xcc>)
 8007b48:	4293      	cmp	r3, r2
 8007b4a:	d109      	bne.n	8007b60 <TIM_OC4_SetConfig+0x8c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8007b4c:	697b      	ldr	r3, [r7, #20]
 8007b4e:	4a15      	ldr	r2, [pc, #84]	@ (8007ba4 <TIM_OC4_SetConfig+0xd0>)
 8007b50:	4013      	ands	r3, r2
 8007b52:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8007b54:	683b      	ldr	r3, [r7, #0]
 8007b56:	695b      	ldr	r3, [r3, #20]
 8007b58:	019b      	lsls	r3, r3, #6
 8007b5a:	697a      	ldr	r2, [r7, #20]
 8007b5c:	4313      	orrs	r3, r2
 8007b5e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007b60:	687b      	ldr	r3, [r7, #4]
 8007b62:	697a      	ldr	r2, [r7, #20]
 8007b64:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007b66:	687b      	ldr	r3, [r7, #4]
 8007b68:	68fa      	ldr	r2, [r7, #12]
 8007b6a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8007b6c:	683b      	ldr	r3, [r7, #0]
 8007b6e:	685a      	ldr	r2, [r3, #4]
 8007b70:	687b      	ldr	r3, [r7, #4]
 8007b72:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007b74:	687b      	ldr	r3, [r7, #4]
 8007b76:	693a      	ldr	r2, [r7, #16]
 8007b78:	621a      	str	r2, [r3, #32]
}
 8007b7a:	46c0      	nop			@ (mov r8, r8)
 8007b7c:	46bd      	mov	sp, r7
 8007b7e:	b006      	add	sp, #24
 8007b80:	bd80      	pop	{r7, pc}
 8007b82:	46c0      	nop			@ (mov r8, r8)
 8007b84:	ffffefff 	.word	0xffffefff
 8007b88:	ffff8fff 	.word	0xffff8fff
 8007b8c:	fffffcff 	.word	0xfffffcff
 8007b90:	ffffdfff 	.word	0xffffdfff
 8007b94:	40012c00 	.word	0x40012c00
 8007b98:	40014000 	.word	0x40014000
 8007b9c:	40014400 	.word	0x40014400
 8007ba0:	40014800 	.word	0x40014800
 8007ba4:	ffffbfff 	.word	0xffffbfff

08007ba8 <TIM_SlaveTimer_SetConfig>:
  * @param  sSlaveConfig Slave timer configuration
  * @retval None
  */
static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
                                                  const TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8007ba8:	b580      	push	{r7, lr}
 8007baa:	b086      	sub	sp, #24
 8007bac:	af00      	add	r7, sp, #0
 8007bae:	6078      	str	r0, [r7, #4]
 8007bb0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8007bb2:	2317      	movs	r3, #23
 8007bb4:	18fb      	adds	r3, r7, r3
 8007bb6:	2200      	movs	r2, #0
 8007bb8:	701a      	strb	r2, [r3, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007bba:	687b      	ldr	r3, [r7, #4]
 8007bbc:	681b      	ldr	r3, [r3, #0]
 8007bbe:	689b      	ldr	r3, [r3, #8]
 8007bc0:	613b      	str	r3, [r7, #16]

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8007bc2:	693b      	ldr	r3, [r7, #16]
 8007bc4:	2270      	movs	r2, #112	@ 0x70
 8007bc6:	4393      	bics	r3, r2
 8007bc8:	613b      	str	r3, [r7, #16]
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 8007bca:	683b      	ldr	r3, [r7, #0]
 8007bcc:	685b      	ldr	r3, [r3, #4]
 8007bce:	693a      	ldr	r2, [r7, #16]
 8007bd0:	4313      	orrs	r3, r2
 8007bd2:	613b      	str	r3, [r7, #16]

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
 8007bd4:	693b      	ldr	r3, [r7, #16]
 8007bd6:	2207      	movs	r2, #7
 8007bd8:	4393      	bics	r3, r2
 8007bda:	613b      	str	r3, [r7, #16]
  /* Set the slave mode */
  tmpsmcr |= sSlaveConfig->SlaveMode;
 8007bdc:	683b      	ldr	r3, [r7, #0]
 8007bde:	681b      	ldr	r3, [r3, #0]
 8007be0:	693a      	ldr	r2, [r7, #16]
 8007be2:	4313      	orrs	r3, r2
 8007be4:	613b      	str	r3, [r7, #16]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8007be6:	687b      	ldr	r3, [r7, #4]
 8007be8:	681b      	ldr	r3, [r3, #0]
 8007bea:	693a      	ldr	r2, [r7, #16]
 8007bec:	609a      	str	r2, [r3, #8]

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 8007bee:	683b      	ldr	r3, [r7, #0]
 8007bf0:	685b      	ldr	r3, [r3, #4]
 8007bf2:	2b70      	cmp	r3, #112	@ 0x70
 8007bf4:	d015      	beq.n	8007c22 <TIM_SlaveTimer_SetConfig+0x7a>
 8007bf6:	d900      	bls.n	8007bfa <TIM_SlaveTimer_SetConfig+0x52>
 8007bf8:	e05b      	b.n	8007cb2 <TIM_SlaveTimer_SetConfig+0x10a>
 8007bfa:	2b60      	cmp	r3, #96	@ 0x60
 8007bfc:	d04f      	beq.n	8007c9e <TIM_SlaveTimer_SetConfig+0xf6>
 8007bfe:	d858      	bhi.n	8007cb2 <TIM_SlaveTimer_SetConfig+0x10a>
 8007c00:	2b50      	cmp	r3, #80	@ 0x50
 8007c02:	d042      	beq.n	8007c8a <TIM_SlaveTimer_SetConfig+0xe2>
 8007c04:	d855      	bhi.n	8007cb2 <TIM_SlaveTimer_SetConfig+0x10a>
 8007c06:	2b40      	cmp	r3, #64	@ 0x40
 8007c08:	d016      	beq.n	8007c38 <TIM_SlaveTimer_SetConfig+0x90>
 8007c0a:	d852      	bhi.n	8007cb2 <TIM_SlaveTimer_SetConfig+0x10a>
 8007c0c:	2b30      	cmp	r3, #48	@ 0x30
 8007c0e:	d055      	beq.n	8007cbc <TIM_SlaveTimer_SetConfig+0x114>
 8007c10:	d84f      	bhi.n	8007cb2 <TIM_SlaveTimer_SetConfig+0x10a>
 8007c12:	2b20      	cmp	r3, #32
 8007c14:	d052      	beq.n	8007cbc <TIM_SlaveTimer_SetConfig+0x114>
 8007c16:	d84c      	bhi.n	8007cb2 <TIM_SlaveTimer_SetConfig+0x10a>
 8007c18:	2b00      	cmp	r3, #0
 8007c1a:	d04f      	beq.n	8007cbc <TIM_SlaveTimer_SetConfig+0x114>
 8007c1c:	2b10      	cmp	r3, #16
 8007c1e:	d04d      	beq.n	8007cbc <TIM_SlaveTimer_SetConfig+0x114>
 8007c20:	e047      	b.n	8007cb2 <TIM_SlaveTimer_SetConfig+0x10a>
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPRESCALER(sSlaveConfig->TriggerPrescaler));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
      /* Configure the ETR Trigger source */
      TIM_ETR_SetConfig(htim->Instance,
 8007c22:	687b      	ldr	r3, [r7, #4]
 8007c24:	6818      	ldr	r0, [r3, #0]
                        sSlaveConfig->TriggerPrescaler,
 8007c26:	683b      	ldr	r3, [r7, #0]
 8007c28:	68d9      	ldr	r1, [r3, #12]
                        sSlaveConfig->TriggerPolarity,
 8007c2a:	683b      	ldr	r3, [r7, #0]
 8007c2c:	689a      	ldr	r2, [r3, #8]
                        sSlaveConfig->TriggerFilter);
 8007c2e:	683b      	ldr	r3, [r7, #0]
 8007c30:	691b      	ldr	r3, [r3, #16]
      TIM_ETR_SetConfig(htim->Instance,
 8007c32:	f000 f8c5 	bl	8007dc0 <TIM_ETR_SetConfig>
      break;
 8007c36:	e042      	b.n	8007cbe <TIM_SlaveTimer_SetConfig+0x116>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      if (sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED)
 8007c38:	683b      	ldr	r3, [r7, #0]
 8007c3a:	681b      	ldr	r3, [r3, #0]
 8007c3c:	2b05      	cmp	r3, #5
 8007c3e:	d101      	bne.n	8007c44 <TIM_SlaveTimer_SetConfig+0x9c>
      {
        return HAL_ERROR;
 8007c40:	2301      	movs	r3, #1
 8007c42:	e03f      	b.n	8007cc4 <TIM_SlaveTimer_SetConfig+0x11c>
      }

      /* Disable the Channel 1: Reset the CC1E Bit */
      tmpccer = htim->Instance->CCER;
 8007c44:	687b      	ldr	r3, [r7, #4]
 8007c46:	681b      	ldr	r3, [r3, #0]
 8007c48:	6a1b      	ldr	r3, [r3, #32]
 8007c4a:	60fb      	str	r3, [r7, #12]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 8007c4c:	687b      	ldr	r3, [r7, #4]
 8007c4e:	681b      	ldr	r3, [r3, #0]
 8007c50:	6a1a      	ldr	r2, [r3, #32]
 8007c52:	687b      	ldr	r3, [r7, #4]
 8007c54:	681b      	ldr	r3, [r3, #0]
 8007c56:	2101      	movs	r1, #1
 8007c58:	438a      	bics	r2, r1
 8007c5a:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 8007c5c:	687b      	ldr	r3, [r7, #4]
 8007c5e:	681b      	ldr	r3, [r3, #0]
 8007c60:	699b      	ldr	r3, [r3, #24]
 8007c62:	60bb      	str	r3, [r7, #8]

      /* Set the filter */
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007c64:	68bb      	ldr	r3, [r7, #8]
 8007c66:	22f0      	movs	r2, #240	@ 0xf0
 8007c68:	4393      	bics	r3, r2
 8007c6a:	60bb      	str	r3, [r7, #8]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 8007c6c:	683b      	ldr	r3, [r7, #0]
 8007c6e:	691b      	ldr	r3, [r3, #16]
 8007c70:	011b      	lsls	r3, r3, #4
 8007c72:	68ba      	ldr	r2, [r7, #8]
 8007c74:	4313      	orrs	r3, r2
 8007c76:	60bb      	str	r3, [r7, #8]

      /* Write to TIMx CCMR1 and CCER registers */
      htim->Instance->CCMR1 = tmpccmr1;
 8007c78:	687b      	ldr	r3, [r7, #4]
 8007c7a:	681b      	ldr	r3, [r3, #0]
 8007c7c:	68ba      	ldr	r2, [r7, #8]
 8007c7e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCER = tmpccer;
 8007c80:	687b      	ldr	r3, [r7, #4]
 8007c82:	681b      	ldr	r3, [r3, #0]
 8007c84:	68fa      	ldr	r2, [r7, #12]
 8007c86:	621a      	str	r2, [r3, #32]
      break;
 8007c88:	e019      	b.n	8007cbe <TIM_SlaveTimer_SetConfig+0x116>
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI1 Filter and Polarity */
      TIM_TI1_ConfigInputStage(htim->Instance,
 8007c8a:	687b      	ldr	r3, [r7, #4]
 8007c8c:	6818      	ldr	r0, [r3, #0]
                               sSlaveConfig->TriggerPolarity,
 8007c8e:	683b      	ldr	r3, [r7, #0]
 8007c90:	6899      	ldr	r1, [r3, #8]
                               sSlaveConfig->TriggerFilter);
 8007c92:	683b      	ldr	r3, [r7, #0]
 8007c94:	691b      	ldr	r3, [r3, #16]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8007c96:	001a      	movs	r2, r3
 8007c98:	f000 f818 	bl	8007ccc <TIM_TI1_ConfigInputStage>
      break;
 8007c9c:	e00f      	b.n	8007cbe <TIM_SlaveTimer_SetConfig+0x116>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI2 Filter and Polarity */
      TIM_TI2_ConfigInputStage(htim->Instance,
 8007c9e:	687b      	ldr	r3, [r7, #4]
 8007ca0:	6818      	ldr	r0, [r3, #0]
                               sSlaveConfig->TriggerPolarity,
 8007ca2:	683b      	ldr	r3, [r7, #0]
 8007ca4:	6899      	ldr	r1, [r3, #8]
                               sSlaveConfig->TriggerFilter);
 8007ca6:	683b      	ldr	r3, [r7, #0]
 8007ca8:	691b      	ldr	r3, [r3, #16]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8007caa:	001a      	movs	r2, r3
 8007cac:	f000 f83c 	bl	8007d28 <TIM_TI2_ConfigInputStage>
      break;
 8007cb0:	e005      	b.n	8007cbe <TIM_SlaveTimer_SetConfig+0x116>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      break;
    }

    default:
      status = HAL_ERROR;
 8007cb2:	2317      	movs	r3, #23
 8007cb4:	18fb      	adds	r3, r7, r3
 8007cb6:	2201      	movs	r2, #1
 8007cb8:	701a      	strb	r2, [r3, #0]
      break;
 8007cba:	e000      	b.n	8007cbe <TIM_SlaveTimer_SetConfig+0x116>
      break;
 8007cbc:	46c0      	nop			@ (mov r8, r8)
  }

  return status;
 8007cbe:	2317      	movs	r3, #23
 8007cc0:	18fb      	adds	r3, r7, r3
 8007cc2:	781b      	ldrb	r3, [r3, #0]
}
 8007cc4:	0018      	movs	r0, r3
 8007cc6:	46bd      	mov	sp, r7
 8007cc8:	b006      	add	sp, #24
 8007cca:	bd80      	pop	{r7, pc}

08007ccc <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007ccc:	b580      	push	{r7, lr}
 8007cce:	b086      	sub	sp, #24
 8007cd0:	af00      	add	r7, sp, #0
 8007cd2:	60f8      	str	r0, [r7, #12]
 8007cd4:	60b9      	str	r1, [r7, #8]
 8007cd6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8007cd8:	68fb      	ldr	r3, [r7, #12]
 8007cda:	6a1b      	ldr	r3, [r3, #32]
 8007cdc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007cde:	68fb      	ldr	r3, [r7, #12]
 8007ce0:	6a1b      	ldr	r3, [r3, #32]
 8007ce2:	2201      	movs	r2, #1
 8007ce4:	4393      	bics	r3, r2
 8007ce6:	001a      	movs	r2, r3
 8007ce8:	68fb      	ldr	r3, [r7, #12]
 8007cea:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007cec:	68fb      	ldr	r3, [r7, #12]
 8007cee:	699b      	ldr	r3, [r3, #24]
 8007cf0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007cf2:	693b      	ldr	r3, [r7, #16]
 8007cf4:	22f0      	movs	r2, #240	@ 0xf0
 8007cf6:	4393      	bics	r3, r2
 8007cf8:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8007cfa:	687b      	ldr	r3, [r7, #4]
 8007cfc:	011b      	lsls	r3, r3, #4
 8007cfe:	693a      	ldr	r2, [r7, #16]
 8007d00:	4313      	orrs	r3, r2
 8007d02:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8007d04:	697b      	ldr	r3, [r7, #20]
 8007d06:	220a      	movs	r2, #10
 8007d08:	4393      	bics	r3, r2
 8007d0a:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8007d0c:	697a      	ldr	r2, [r7, #20]
 8007d0e:	68bb      	ldr	r3, [r7, #8]
 8007d10:	4313      	orrs	r3, r2
 8007d12:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8007d14:	68fb      	ldr	r3, [r7, #12]
 8007d16:	693a      	ldr	r2, [r7, #16]
 8007d18:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007d1a:	68fb      	ldr	r3, [r7, #12]
 8007d1c:	697a      	ldr	r2, [r7, #20]
 8007d1e:	621a      	str	r2, [r3, #32]
}
 8007d20:	46c0      	nop			@ (mov r8, r8)
 8007d22:	46bd      	mov	sp, r7
 8007d24:	b006      	add	sp, #24
 8007d26:	bd80      	pop	{r7, pc}

08007d28 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007d28:	b580      	push	{r7, lr}
 8007d2a:	b086      	sub	sp, #24
 8007d2c:	af00      	add	r7, sp, #0
 8007d2e:	60f8      	str	r0, [r7, #12]
 8007d30:	60b9      	str	r1, [r7, #8]
 8007d32:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8007d34:	68fb      	ldr	r3, [r7, #12]
 8007d36:	6a1b      	ldr	r3, [r3, #32]
 8007d38:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007d3a:	68fb      	ldr	r3, [r7, #12]
 8007d3c:	6a1b      	ldr	r3, [r3, #32]
 8007d3e:	2210      	movs	r2, #16
 8007d40:	4393      	bics	r3, r2
 8007d42:	001a      	movs	r2, r3
 8007d44:	68fb      	ldr	r3, [r7, #12]
 8007d46:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007d48:	68fb      	ldr	r3, [r7, #12]
 8007d4a:	699b      	ldr	r3, [r3, #24]
 8007d4c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007d4e:	693b      	ldr	r3, [r7, #16]
 8007d50:	4a0d      	ldr	r2, [pc, #52]	@ (8007d88 <TIM_TI2_ConfigInputStage+0x60>)
 8007d52:	4013      	ands	r3, r2
 8007d54:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8007d56:	687b      	ldr	r3, [r7, #4]
 8007d58:	031b      	lsls	r3, r3, #12
 8007d5a:	693a      	ldr	r2, [r7, #16]
 8007d5c:	4313      	orrs	r3, r2
 8007d5e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007d60:	697b      	ldr	r3, [r7, #20]
 8007d62:	22a0      	movs	r2, #160	@ 0xa0
 8007d64:	4393      	bics	r3, r2
 8007d66:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8007d68:	68bb      	ldr	r3, [r7, #8]
 8007d6a:	011b      	lsls	r3, r3, #4
 8007d6c:	697a      	ldr	r2, [r7, #20]
 8007d6e:	4313      	orrs	r3, r2
 8007d70:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007d72:	68fb      	ldr	r3, [r7, #12]
 8007d74:	693a      	ldr	r2, [r7, #16]
 8007d76:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007d78:	68fb      	ldr	r3, [r7, #12]
 8007d7a:	697a      	ldr	r2, [r7, #20]
 8007d7c:	621a      	str	r2, [r3, #32]
}
 8007d7e:	46c0      	nop			@ (mov r8, r8)
 8007d80:	46bd      	mov	sp, r7
 8007d82:	b006      	add	sp, #24
 8007d84:	bd80      	pop	{r7, pc}
 8007d86:	46c0      	nop			@ (mov r8, r8)
 8007d88:	ffff0fff 	.word	0xffff0fff

08007d8c <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8007d8c:	b580      	push	{r7, lr}
 8007d8e:	b084      	sub	sp, #16
 8007d90:	af00      	add	r7, sp, #0
 8007d92:	6078      	str	r0, [r7, #4]
 8007d94:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8007d96:	687b      	ldr	r3, [r7, #4]
 8007d98:	689b      	ldr	r3, [r3, #8]
 8007d9a:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8007d9c:	68fb      	ldr	r3, [r7, #12]
 8007d9e:	2270      	movs	r2, #112	@ 0x70
 8007da0:	4393      	bics	r3, r2
 8007da2:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8007da4:	683a      	ldr	r2, [r7, #0]
 8007da6:	68fb      	ldr	r3, [r7, #12]
 8007da8:	4313      	orrs	r3, r2
 8007daa:	2207      	movs	r2, #7
 8007dac:	4313      	orrs	r3, r2
 8007dae:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007db0:	687b      	ldr	r3, [r7, #4]
 8007db2:	68fa      	ldr	r2, [r7, #12]
 8007db4:	609a      	str	r2, [r3, #8]
}
 8007db6:	46c0      	nop			@ (mov r8, r8)
 8007db8:	46bd      	mov	sp, r7
 8007dba:	b004      	add	sp, #16
 8007dbc:	bd80      	pop	{r7, pc}
	...

08007dc0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8007dc0:	b580      	push	{r7, lr}
 8007dc2:	b086      	sub	sp, #24
 8007dc4:	af00      	add	r7, sp, #0
 8007dc6:	60f8      	str	r0, [r7, #12]
 8007dc8:	60b9      	str	r1, [r7, #8]
 8007dca:	607a      	str	r2, [r7, #4]
 8007dcc:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8007dce:	68fb      	ldr	r3, [r7, #12]
 8007dd0:	689b      	ldr	r3, [r3, #8]
 8007dd2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007dd4:	697b      	ldr	r3, [r7, #20]
 8007dd6:	4a09      	ldr	r2, [pc, #36]	@ (8007dfc <TIM_ETR_SetConfig+0x3c>)
 8007dd8:	4013      	ands	r3, r2
 8007dda:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8007ddc:	683b      	ldr	r3, [r7, #0]
 8007dde:	021a      	lsls	r2, r3, #8
 8007de0:	687b      	ldr	r3, [r7, #4]
 8007de2:	431a      	orrs	r2, r3
 8007de4:	68bb      	ldr	r3, [r7, #8]
 8007de6:	4313      	orrs	r3, r2
 8007de8:	697a      	ldr	r2, [r7, #20]
 8007dea:	4313      	orrs	r3, r2
 8007dec:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007dee:	68fb      	ldr	r3, [r7, #12]
 8007df0:	697a      	ldr	r2, [r7, #20]
 8007df2:	609a      	str	r2, [r3, #8]
}
 8007df4:	46c0      	nop			@ (mov r8, r8)
 8007df6:	46bd      	mov	sp, r7
 8007df8:	b006      	add	sp, #24
 8007dfa:	bd80      	pop	{r7, pc}
 8007dfc:	ffff00ff 	.word	0xffff00ff

08007e00 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8007e00:	b580      	push	{r7, lr}
 8007e02:	b086      	sub	sp, #24
 8007e04:	af00      	add	r7, sp, #0
 8007e06:	60f8      	str	r0, [r7, #12]
 8007e08:	60b9      	str	r1, [r7, #8]
 8007e0a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8007e0c:	68bb      	ldr	r3, [r7, #8]
 8007e0e:	221f      	movs	r2, #31
 8007e10:	4013      	ands	r3, r2
 8007e12:	2201      	movs	r2, #1
 8007e14:	409a      	lsls	r2, r3
 8007e16:	0013      	movs	r3, r2
 8007e18:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8007e1a:	68fb      	ldr	r3, [r7, #12]
 8007e1c:	6a1b      	ldr	r3, [r3, #32]
 8007e1e:	697a      	ldr	r2, [r7, #20]
 8007e20:	43d2      	mvns	r2, r2
 8007e22:	401a      	ands	r2, r3
 8007e24:	68fb      	ldr	r3, [r7, #12]
 8007e26:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8007e28:	68fb      	ldr	r3, [r7, #12]
 8007e2a:	6a1a      	ldr	r2, [r3, #32]
 8007e2c:	68bb      	ldr	r3, [r7, #8]
 8007e2e:	211f      	movs	r1, #31
 8007e30:	400b      	ands	r3, r1
 8007e32:	6879      	ldr	r1, [r7, #4]
 8007e34:	4099      	lsls	r1, r3
 8007e36:	000b      	movs	r3, r1
 8007e38:	431a      	orrs	r2, r3
 8007e3a:	68fb      	ldr	r3, [r7, #12]
 8007e3c:	621a      	str	r2, [r3, #32]
}
 8007e3e:	46c0      	nop			@ (mov r8, r8)
 8007e40:	46bd      	mov	sp, r7
 8007e42:	b006      	add	sp, #24
 8007e44:	bd80      	pop	{r7, pc}
	...

08007e48 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007e48:	b580      	push	{r7, lr}
 8007e4a:	b084      	sub	sp, #16
 8007e4c:	af00      	add	r7, sp, #0
 8007e4e:	6078      	str	r0, [r7, #4]
 8007e50:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007e52:	687b      	ldr	r3, [r7, #4]
 8007e54:	223c      	movs	r2, #60	@ 0x3c
 8007e56:	5c9b      	ldrb	r3, [r3, r2]
 8007e58:	2b01      	cmp	r3, #1
 8007e5a:	d101      	bne.n	8007e60 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007e5c:	2302      	movs	r3, #2
 8007e5e:	e041      	b.n	8007ee4 <HAL_TIMEx_MasterConfigSynchronization+0x9c>
 8007e60:	687b      	ldr	r3, [r7, #4]
 8007e62:	223c      	movs	r2, #60	@ 0x3c
 8007e64:	2101      	movs	r1, #1
 8007e66:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007e68:	687b      	ldr	r3, [r7, #4]
 8007e6a:	223d      	movs	r2, #61	@ 0x3d
 8007e6c:	2102      	movs	r1, #2
 8007e6e:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007e70:	687b      	ldr	r3, [r7, #4]
 8007e72:	681b      	ldr	r3, [r3, #0]
 8007e74:	685b      	ldr	r3, [r3, #4]
 8007e76:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007e78:	687b      	ldr	r3, [r7, #4]
 8007e7a:	681b      	ldr	r3, [r3, #0]
 8007e7c:	689b      	ldr	r3, [r3, #8]
 8007e7e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007e80:	68fb      	ldr	r3, [r7, #12]
 8007e82:	2270      	movs	r2, #112	@ 0x70
 8007e84:	4393      	bics	r3, r2
 8007e86:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007e88:	683b      	ldr	r3, [r7, #0]
 8007e8a:	681b      	ldr	r3, [r3, #0]
 8007e8c:	68fa      	ldr	r2, [r7, #12]
 8007e8e:	4313      	orrs	r3, r2
 8007e90:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007e92:	687b      	ldr	r3, [r7, #4]
 8007e94:	681b      	ldr	r3, [r3, #0]
 8007e96:	68fa      	ldr	r2, [r7, #12]
 8007e98:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007e9a:	687b      	ldr	r3, [r7, #4]
 8007e9c:	681b      	ldr	r3, [r3, #0]
 8007e9e:	4a13      	ldr	r2, [pc, #76]	@ (8007eec <HAL_TIMEx_MasterConfigSynchronization+0xa4>)
 8007ea0:	4293      	cmp	r3, r2
 8007ea2:	d009      	beq.n	8007eb8 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8007ea4:	687b      	ldr	r3, [r7, #4]
 8007ea6:	681b      	ldr	r3, [r3, #0]
 8007ea8:	4a11      	ldr	r2, [pc, #68]	@ (8007ef0 <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 8007eaa:	4293      	cmp	r3, r2
 8007eac:	d004      	beq.n	8007eb8 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8007eae:	687b      	ldr	r3, [r7, #4]
 8007eb0:	681b      	ldr	r3, [r3, #0]
 8007eb2:	4a10      	ldr	r2, [pc, #64]	@ (8007ef4 <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 8007eb4:	4293      	cmp	r3, r2
 8007eb6:	d10c      	bne.n	8007ed2 <HAL_TIMEx_MasterConfigSynchronization+0x8a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007eb8:	68bb      	ldr	r3, [r7, #8]
 8007eba:	2280      	movs	r2, #128	@ 0x80
 8007ebc:	4393      	bics	r3, r2
 8007ebe:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007ec0:	683b      	ldr	r3, [r7, #0]
 8007ec2:	685b      	ldr	r3, [r3, #4]
 8007ec4:	68ba      	ldr	r2, [r7, #8]
 8007ec6:	4313      	orrs	r3, r2
 8007ec8:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007eca:	687b      	ldr	r3, [r7, #4]
 8007ecc:	681b      	ldr	r3, [r3, #0]
 8007ece:	68ba      	ldr	r2, [r7, #8]
 8007ed0:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007ed2:	687b      	ldr	r3, [r7, #4]
 8007ed4:	223d      	movs	r2, #61	@ 0x3d
 8007ed6:	2101      	movs	r1, #1
 8007ed8:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8007eda:	687b      	ldr	r3, [r7, #4]
 8007edc:	223c      	movs	r2, #60	@ 0x3c
 8007ede:	2100      	movs	r1, #0
 8007ee0:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8007ee2:	2300      	movs	r3, #0
}
 8007ee4:	0018      	movs	r0, r3
 8007ee6:	46bd      	mov	sp, r7
 8007ee8:	b004      	add	sp, #16
 8007eea:	bd80      	pop	{r7, pc}
 8007eec:	40012c00 	.word	0x40012c00
 8007ef0:	40000400 	.word	0x40000400
 8007ef4:	40014000 	.word	0x40014000

08007ef8 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8007ef8:	b580      	push	{r7, lr}
 8007efa:	b084      	sub	sp, #16
 8007efc:	af00      	add	r7, sp, #0
 8007efe:	6078      	str	r0, [r7, #4]
 8007f00:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8007f02:	2300      	movs	r3, #0
 8007f04:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8007f06:	687b      	ldr	r3, [r7, #4]
 8007f08:	223c      	movs	r2, #60	@ 0x3c
 8007f0a:	5c9b      	ldrb	r3, [r3, r2]
 8007f0c:	2b01      	cmp	r3, #1
 8007f0e:	d101      	bne.n	8007f14 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8007f10:	2302      	movs	r3, #2
 8007f12:	e03e      	b.n	8007f92 <HAL_TIMEx_ConfigBreakDeadTime+0x9a>
 8007f14:	687b      	ldr	r3, [r7, #4]
 8007f16:	223c      	movs	r2, #60	@ 0x3c
 8007f18:	2101      	movs	r1, #1
 8007f1a:	5499      	strb	r1, [r3, r2]

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8007f1c:	68fb      	ldr	r3, [r7, #12]
 8007f1e:	22ff      	movs	r2, #255	@ 0xff
 8007f20:	4393      	bics	r3, r2
 8007f22:	001a      	movs	r2, r3
 8007f24:	683b      	ldr	r3, [r7, #0]
 8007f26:	68db      	ldr	r3, [r3, #12]
 8007f28:	4313      	orrs	r3, r2
 8007f2a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8007f2c:	68fb      	ldr	r3, [r7, #12]
 8007f2e:	4a1b      	ldr	r2, [pc, #108]	@ (8007f9c <HAL_TIMEx_ConfigBreakDeadTime+0xa4>)
 8007f30:	401a      	ands	r2, r3
 8007f32:	683b      	ldr	r3, [r7, #0]
 8007f34:	689b      	ldr	r3, [r3, #8]
 8007f36:	4313      	orrs	r3, r2
 8007f38:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8007f3a:	68fb      	ldr	r3, [r7, #12]
 8007f3c:	4a18      	ldr	r2, [pc, #96]	@ (8007fa0 <HAL_TIMEx_ConfigBreakDeadTime+0xa8>)
 8007f3e:	401a      	ands	r2, r3
 8007f40:	683b      	ldr	r3, [r7, #0]
 8007f42:	685b      	ldr	r3, [r3, #4]
 8007f44:	4313      	orrs	r3, r2
 8007f46:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8007f48:	68fb      	ldr	r3, [r7, #12]
 8007f4a:	4a16      	ldr	r2, [pc, #88]	@ (8007fa4 <HAL_TIMEx_ConfigBreakDeadTime+0xac>)
 8007f4c:	401a      	ands	r2, r3
 8007f4e:	683b      	ldr	r3, [r7, #0]
 8007f50:	681b      	ldr	r3, [r3, #0]
 8007f52:	4313      	orrs	r3, r2
 8007f54:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8007f56:	68fb      	ldr	r3, [r7, #12]
 8007f58:	4a13      	ldr	r2, [pc, #76]	@ (8007fa8 <HAL_TIMEx_ConfigBreakDeadTime+0xb0>)
 8007f5a:	401a      	ands	r2, r3
 8007f5c:	683b      	ldr	r3, [r7, #0]
 8007f5e:	691b      	ldr	r3, [r3, #16]
 8007f60:	4313      	orrs	r3, r2
 8007f62:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8007f64:	68fb      	ldr	r3, [r7, #12]
 8007f66:	4a11      	ldr	r2, [pc, #68]	@ (8007fac <HAL_TIMEx_ConfigBreakDeadTime+0xb4>)
 8007f68:	401a      	ands	r2, r3
 8007f6a:	683b      	ldr	r3, [r7, #0]
 8007f6c:	695b      	ldr	r3, [r3, #20]
 8007f6e:	4313      	orrs	r3, r2
 8007f70:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8007f72:	68fb      	ldr	r3, [r7, #12]
 8007f74:	4a0e      	ldr	r2, [pc, #56]	@ (8007fb0 <HAL_TIMEx_ConfigBreakDeadTime+0xb8>)
 8007f76:	401a      	ands	r2, r3
 8007f78:	683b      	ldr	r3, [r7, #0]
 8007f7a:	69db      	ldr	r3, [r3, #28]
 8007f7c:	4313      	orrs	r3, r2
 8007f7e:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8007f80:	687b      	ldr	r3, [r7, #4]
 8007f82:	681b      	ldr	r3, [r3, #0]
 8007f84:	68fa      	ldr	r2, [r7, #12]
 8007f86:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8007f88:	687b      	ldr	r3, [r7, #4]
 8007f8a:	223c      	movs	r2, #60	@ 0x3c
 8007f8c:	2100      	movs	r1, #0
 8007f8e:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8007f90:	2300      	movs	r3, #0
}
 8007f92:	0018      	movs	r0, r3
 8007f94:	46bd      	mov	sp, r7
 8007f96:	b004      	add	sp, #16
 8007f98:	bd80      	pop	{r7, pc}
 8007f9a:	46c0      	nop			@ (mov r8, r8)
 8007f9c:	fffffcff 	.word	0xfffffcff
 8007fa0:	fffffbff 	.word	0xfffffbff
 8007fa4:	fffff7ff 	.word	0xfffff7ff
 8007fa8:	ffffefff 	.word	0xffffefff
 8007fac:	ffffdfff 	.word	0xffffdfff
 8007fb0:	ffffbfff 	.word	0xffffbfff

08007fb4 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007fb4:	b580      	push	{r7, lr}
 8007fb6:	b082      	sub	sp, #8
 8007fb8:	af00      	add	r7, sp, #0
 8007fba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007fbc:	46c0      	nop			@ (mov r8, r8)
 8007fbe:	46bd      	mov	sp, r7
 8007fc0:	b002      	add	sp, #8
 8007fc2:	bd80      	pop	{r7, pc}

08007fc4 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007fc4:	b580      	push	{r7, lr}
 8007fc6:	b082      	sub	sp, #8
 8007fc8:	af00      	add	r7, sp, #0
 8007fca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007fcc:	46c0      	nop			@ (mov r8, r8)
 8007fce:	46bd      	mov	sp, r7
 8007fd0:	b002      	add	sp, #8
 8007fd2:	bd80      	pop	{r7, pc}

08007fd4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007fd4:	b580      	push	{r7, lr}
 8007fd6:	b082      	sub	sp, #8
 8007fd8:	af00      	add	r7, sp, #0
 8007fda:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007fdc:	687b      	ldr	r3, [r7, #4]
 8007fde:	2b00      	cmp	r3, #0
 8007fe0:	d101      	bne.n	8007fe6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007fe2:	2301      	movs	r3, #1
 8007fe4:	e044      	b.n	8008070 <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8007fe6:	687b      	ldr	r3, [r7, #4]
 8007fe8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8007fea:	2b00      	cmp	r3, #0
 8007fec:	d107      	bne.n	8007ffe <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007fee:	687b      	ldr	r3, [r7, #4]
 8007ff0:	2278      	movs	r2, #120	@ 0x78
 8007ff2:	2100      	movs	r1, #0
 8007ff4:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007ff6:	687b      	ldr	r3, [r7, #4]
 8007ff8:	0018      	movs	r0, r3
 8007ffa:	f7fc fd3b 	bl	8004a74 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007ffe:	687b      	ldr	r3, [r7, #4]
 8008000:	2224      	movs	r2, #36	@ 0x24
 8008002:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8008004:	687b      	ldr	r3, [r7, #4]
 8008006:	681b      	ldr	r3, [r3, #0]
 8008008:	681a      	ldr	r2, [r3, #0]
 800800a:	687b      	ldr	r3, [r7, #4]
 800800c:	681b      	ldr	r3, [r3, #0]
 800800e:	2101      	movs	r1, #1
 8008010:	438a      	bics	r2, r1
 8008012:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8008014:	687b      	ldr	r3, [r7, #4]
 8008016:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008018:	2b00      	cmp	r3, #0
 800801a:	d003      	beq.n	8008024 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800801c:	687b      	ldr	r3, [r7, #4]
 800801e:	0018      	movs	r0, r3
 8008020:	f000 fdd6 	bl	8008bd0 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8008024:	687b      	ldr	r3, [r7, #4]
 8008026:	0018      	movs	r0, r3
 8008028:	f000 fc92 	bl	8008950 <UART_SetConfig>
 800802c:	0003      	movs	r3, r0
 800802e:	2b01      	cmp	r3, #1
 8008030:	d101      	bne.n	8008036 <HAL_UART_Init+0x62>
  {
    return HAL_ERROR;
 8008032:	2301      	movs	r3, #1
 8008034:	e01c      	b.n	8008070 <HAL_UART_Init+0x9c>
  - LINEN (if LIN is supported) and CLKEN bits in the USART_CR2 register,
  - SCEN (if Smartcard is supported), HDSEL and IREN (if IrDA is supported)  bits in the USART_CR3 register.*/
#if defined (USART_CR2_LINEN)
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
#else
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
 8008036:	687b      	ldr	r3, [r7, #4]
 8008038:	681b      	ldr	r3, [r3, #0]
 800803a:	685a      	ldr	r2, [r3, #4]
 800803c:	687b      	ldr	r3, [r7, #4]
 800803e:	681b      	ldr	r3, [r3, #0]
 8008040:	490d      	ldr	r1, [pc, #52]	@ (8008078 <HAL_UART_Init+0xa4>)
 8008042:	400a      	ands	r2, r1
 8008044:	605a      	str	r2, [r3, #4]
#endif /* USART_CR3_IREN */
#else
#if defined (USART_CR3_IREN)
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_HDSEL | USART_CR3_IREN));
#else
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
 8008046:	687b      	ldr	r3, [r7, #4]
 8008048:	681b      	ldr	r3, [r3, #0]
 800804a:	689a      	ldr	r2, [r3, #8]
 800804c:	687b      	ldr	r3, [r7, #4]
 800804e:	681b      	ldr	r3, [r3, #0]
 8008050:	2108      	movs	r1, #8
 8008052:	438a      	bics	r2, r1
 8008054:	609a      	str	r2, [r3, #8]
#endif /* USART_CR3_IREN*/
#endif /* USART_CR3_SCEN */

  __HAL_UART_ENABLE(huart);
 8008056:	687b      	ldr	r3, [r7, #4]
 8008058:	681b      	ldr	r3, [r3, #0]
 800805a:	681a      	ldr	r2, [r3, #0]
 800805c:	687b      	ldr	r3, [r7, #4]
 800805e:	681b      	ldr	r3, [r3, #0]
 8008060:	2101      	movs	r1, #1
 8008062:	430a      	orrs	r2, r1
 8008064:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8008066:	687b      	ldr	r3, [r7, #4]
 8008068:	0018      	movs	r0, r3
 800806a:	f000 fe65 	bl	8008d38 <UART_CheckIdleState>
 800806e:	0003      	movs	r3, r0
}
 8008070:	0018      	movs	r0, r3
 8008072:	46bd      	mov	sp, r7
 8008074:	b002      	add	sp, #8
 8008076:	bd80      	pop	{r7, pc}
 8008078:	fffff7ff 	.word	0xfffff7ff

0800807c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800807c:	b580      	push	{r7, lr}
 800807e:	b08a      	sub	sp, #40	@ 0x28
 8008080:	af02      	add	r7, sp, #8
 8008082:	60f8      	str	r0, [r7, #12]
 8008084:	60b9      	str	r1, [r7, #8]
 8008086:	603b      	str	r3, [r7, #0]
 8008088:	1dbb      	adds	r3, r7, #6
 800808a:	801a      	strh	r2, [r3, #0]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800808c:	68fb      	ldr	r3, [r7, #12]
 800808e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8008090:	2b20      	cmp	r3, #32
 8008092:	d000      	beq.n	8008096 <HAL_UART_Transmit+0x1a>
 8008094:	e08c      	b.n	80081b0 <HAL_UART_Transmit+0x134>
  {
    if ((pData == NULL) || (Size == 0U))
 8008096:	68bb      	ldr	r3, [r7, #8]
 8008098:	2b00      	cmp	r3, #0
 800809a:	d003      	beq.n	80080a4 <HAL_UART_Transmit+0x28>
 800809c:	1dbb      	adds	r3, r7, #6
 800809e:	881b      	ldrh	r3, [r3, #0]
 80080a0:	2b00      	cmp	r3, #0
 80080a2:	d101      	bne.n	80080a8 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 80080a4:	2301      	movs	r3, #1
 80080a6:	e084      	b.n	80081b2 <HAL_UART_Transmit+0x136>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80080a8:	68fb      	ldr	r3, [r7, #12]
 80080aa:	689a      	ldr	r2, [r3, #8]
 80080ac:	2380      	movs	r3, #128	@ 0x80
 80080ae:	015b      	lsls	r3, r3, #5
 80080b0:	429a      	cmp	r2, r3
 80080b2:	d109      	bne.n	80080c8 <HAL_UART_Transmit+0x4c>
 80080b4:	68fb      	ldr	r3, [r7, #12]
 80080b6:	691b      	ldr	r3, [r3, #16]
 80080b8:	2b00      	cmp	r3, #0
 80080ba:	d105      	bne.n	80080c8 <HAL_UART_Transmit+0x4c>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 80080bc:	68bb      	ldr	r3, [r7, #8]
 80080be:	2201      	movs	r2, #1
 80080c0:	4013      	ands	r3, r2
 80080c2:	d001      	beq.n	80080c8 <HAL_UART_Transmit+0x4c>
      {
        return  HAL_ERROR;
 80080c4:	2301      	movs	r3, #1
 80080c6:	e074      	b.n	80081b2 <HAL_UART_Transmit+0x136>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80080c8:	68fb      	ldr	r3, [r7, #12]
 80080ca:	2284      	movs	r2, #132	@ 0x84
 80080cc:	2100      	movs	r1, #0
 80080ce:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80080d0:	68fb      	ldr	r3, [r7, #12]
 80080d2:	2221      	movs	r2, #33	@ 0x21
 80080d4:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80080d6:	f7fc fe1d 	bl	8004d14 <HAL_GetTick>
 80080da:	0003      	movs	r3, r0
 80080dc:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 80080de:	68fb      	ldr	r3, [r7, #12]
 80080e0:	1dba      	adds	r2, r7, #6
 80080e2:	2150      	movs	r1, #80	@ 0x50
 80080e4:	8812      	ldrh	r2, [r2, #0]
 80080e6:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 80080e8:	68fb      	ldr	r3, [r7, #12]
 80080ea:	1dba      	adds	r2, r7, #6
 80080ec:	2152      	movs	r1, #82	@ 0x52
 80080ee:	8812      	ldrh	r2, [r2, #0]
 80080f0:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80080f2:	68fb      	ldr	r3, [r7, #12]
 80080f4:	689a      	ldr	r2, [r3, #8]
 80080f6:	2380      	movs	r3, #128	@ 0x80
 80080f8:	015b      	lsls	r3, r3, #5
 80080fa:	429a      	cmp	r2, r3
 80080fc:	d108      	bne.n	8008110 <HAL_UART_Transmit+0x94>
 80080fe:	68fb      	ldr	r3, [r7, #12]
 8008100:	691b      	ldr	r3, [r3, #16]
 8008102:	2b00      	cmp	r3, #0
 8008104:	d104      	bne.n	8008110 <HAL_UART_Transmit+0x94>
    {
      pdata8bits  = NULL;
 8008106:	2300      	movs	r3, #0
 8008108:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800810a:	68bb      	ldr	r3, [r7, #8]
 800810c:	61bb      	str	r3, [r7, #24]
 800810e:	e003      	b.n	8008118 <HAL_UART_Transmit+0x9c>
    }
    else
    {
      pdata8bits  = pData;
 8008110:	68bb      	ldr	r3, [r7, #8]
 8008112:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8008114:	2300      	movs	r3, #0
 8008116:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8008118:	e02f      	b.n	800817a <HAL_UART_Transmit+0xfe>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800811a:	697a      	ldr	r2, [r7, #20]
 800811c:	68f8      	ldr	r0, [r7, #12]
 800811e:	683b      	ldr	r3, [r7, #0]
 8008120:	9300      	str	r3, [sp, #0]
 8008122:	0013      	movs	r3, r2
 8008124:	2200      	movs	r2, #0
 8008126:	2180      	movs	r1, #128	@ 0x80
 8008128:	f000 feae 	bl	8008e88 <UART_WaitOnFlagUntilTimeout>
 800812c:	1e03      	subs	r3, r0, #0
 800812e:	d004      	beq.n	800813a <HAL_UART_Transmit+0xbe>
      {

        huart->gState = HAL_UART_STATE_READY;
 8008130:	68fb      	ldr	r3, [r7, #12]
 8008132:	2220      	movs	r2, #32
 8008134:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8008136:	2303      	movs	r3, #3
 8008138:	e03b      	b.n	80081b2 <HAL_UART_Transmit+0x136>
      }
      if (pdata8bits == NULL)
 800813a:	69fb      	ldr	r3, [r7, #28]
 800813c:	2b00      	cmp	r3, #0
 800813e:	d10b      	bne.n	8008158 <HAL_UART_Transmit+0xdc>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8008140:	69bb      	ldr	r3, [r7, #24]
 8008142:	881a      	ldrh	r2, [r3, #0]
 8008144:	68fb      	ldr	r3, [r7, #12]
 8008146:	681b      	ldr	r3, [r3, #0]
 8008148:	05d2      	lsls	r2, r2, #23
 800814a:	0dd2      	lsrs	r2, r2, #23
 800814c:	b292      	uxth	r2, r2
 800814e:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8008150:	69bb      	ldr	r3, [r7, #24]
 8008152:	3302      	adds	r3, #2
 8008154:	61bb      	str	r3, [r7, #24]
 8008156:	e007      	b.n	8008168 <HAL_UART_Transmit+0xec>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8008158:	69fb      	ldr	r3, [r7, #28]
 800815a:	781a      	ldrb	r2, [r3, #0]
 800815c:	68fb      	ldr	r3, [r7, #12]
 800815e:	681b      	ldr	r3, [r3, #0]
 8008160:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8008162:	69fb      	ldr	r3, [r7, #28]
 8008164:	3301      	adds	r3, #1
 8008166:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8008168:	68fb      	ldr	r3, [r7, #12]
 800816a:	2252      	movs	r2, #82	@ 0x52
 800816c:	5a9b      	ldrh	r3, [r3, r2]
 800816e:	b29b      	uxth	r3, r3
 8008170:	3b01      	subs	r3, #1
 8008172:	b299      	uxth	r1, r3
 8008174:	68fb      	ldr	r3, [r7, #12]
 8008176:	2252      	movs	r2, #82	@ 0x52
 8008178:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 800817a:	68fb      	ldr	r3, [r7, #12]
 800817c:	2252      	movs	r2, #82	@ 0x52
 800817e:	5a9b      	ldrh	r3, [r3, r2]
 8008180:	b29b      	uxth	r3, r3
 8008182:	2b00      	cmp	r3, #0
 8008184:	d1c9      	bne.n	800811a <HAL_UART_Transmit+0x9e>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8008186:	697a      	ldr	r2, [r7, #20]
 8008188:	68f8      	ldr	r0, [r7, #12]
 800818a:	683b      	ldr	r3, [r7, #0]
 800818c:	9300      	str	r3, [sp, #0]
 800818e:	0013      	movs	r3, r2
 8008190:	2200      	movs	r2, #0
 8008192:	2140      	movs	r1, #64	@ 0x40
 8008194:	f000 fe78 	bl	8008e88 <UART_WaitOnFlagUntilTimeout>
 8008198:	1e03      	subs	r3, r0, #0
 800819a:	d004      	beq.n	80081a6 <HAL_UART_Transmit+0x12a>
    {
      huart->gState = HAL_UART_STATE_READY;
 800819c:	68fb      	ldr	r3, [r7, #12]
 800819e:	2220      	movs	r2, #32
 80081a0:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 80081a2:	2303      	movs	r3, #3
 80081a4:	e005      	b.n	80081b2 <HAL_UART_Transmit+0x136>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80081a6:	68fb      	ldr	r3, [r7, #12]
 80081a8:	2220      	movs	r2, #32
 80081aa:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 80081ac:	2300      	movs	r3, #0
 80081ae:	e000      	b.n	80081b2 <HAL_UART_Transmit+0x136>
  }
  else
  {
    return HAL_BUSY;
 80081b0:	2302      	movs	r3, #2
  }
}
 80081b2:	0018      	movs	r0, r3
 80081b4:	46bd      	mov	sp, r7
 80081b6:	b008      	add	sp, #32
 80081b8:	bd80      	pop	{r7, pc}

080081ba <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80081ba:	b580      	push	{r7, lr}
 80081bc:	b088      	sub	sp, #32
 80081be:	af00      	add	r7, sp, #0
 80081c0:	60f8      	str	r0, [r7, #12]
 80081c2:	60b9      	str	r1, [r7, #8]
 80081c4:	1dbb      	adds	r3, r7, #6
 80081c6:	801a      	strh	r2, [r3, #0]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80081c8:	68fb      	ldr	r3, [r7, #12]
 80081ca:	2280      	movs	r2, #128	@ 0x80
 80081cc:	589b      	ldr	r3, [r3, r2]
 80081ce:	2b20      	cmp	r3, #32
 80081d0:	d145      	bne.n	800825e <HAL_UART_Receive_IT+0xa4>
  {
    if ((pData == NULL) || (Size == 0U))
 80081d2:	68bb      	ldr	r3, [r7, #8]
 80081d4:	2b00      	cmp	r3, #0
 80081d6:	d003      	beq.n	80081e0 <HAL_UART_Receive_IT+0x26>
 80081d8:	1dbb      	adds	r3, r7, #6
 80081da:	881b      	ldrh	r3, [r3, #0]
 80081dc:	2b00      	cmp	r3, #0
 80081de:	d101      	bne.n	80081e4 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 80081e0:	2301      	movs	r3, #1
 80081e2:	e03d      	b.n	8008260 <HAL_UART_Receive_IT+0xa6>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be received from RDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80081e4:	68fb      	ldr	r3, [r7, #12]
 80081e6:	689a      	ldr	r2, [r3, #8]
 80081e8:	2380      	movs	r3, #128	@ 0x80
 80081ea:	015b      	lsls	r3, r3, #5
 80081ec:	429a      	cmp	r2, r3
 80081ee:	d109      	bne.n	8008204 <HAL_UART_Receive_IT+0x4a>
 80081f0:	68fb      	ldr	r3, [r7, #12]
 80081f2:	691b      	ldr	r3, [r3, #16]
 80081f4:	2b00      	cmp	r3, #0
 80081f6:	d105      	bne.n	8008204 <HAL_UART_Receive_IT+0x4a>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 80081f8:	68bb      	ldr	r3, [r7, #8]
 80081fa:	2201      	movs	r2, #1
 80081fc:	4013      	ands	r3, r2
 80081fe:	d001      	beq.n	8008204 <HAL_UART_Receive_IT+0x4a>
      {
        return  HAL_ERROR;
 8008200:	2301      	movs	r3, #1
 8008202:	e02d      	b.n	8008260 <HAL_UART_Receive_IT+0xa6>
      }
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008204:	68fb      	ldr	r3, [r7, #12]
 8008206:	2200      	movs	r2, #0
 8008208:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Check that USART RTOEN bit is set */
    if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800820a:	68fb      	ldr	r3, [r7, #12]
 800820c:	681b      	ldr	r3, [r3, #0]
 800820e:	685a      	ldr	r2, [r3, #4]
 8008210:	2380      	movs	r3, #128	@ 0x80
 8008212:	041b      	lsls	r3, r3, #16
 8008214:	4013      	ands	r3, r2
 8008216:	d019      	beq.n	800824c <HAL_UART_Receive_IT+0x92>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008218:	f3ef 8310 	mrs	r3, PRIMASK
 800821c:	613b      	str	r3, [r7, #16]
  return(result);
 800821e:	693b      	ldr	r3, [r7, #16]
    {
      /* Enable the UART Receiver Timeout Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8008220:	61fb      	str	r3, [r7, #28]
 8008222:	2301      	movs	r3, #1
 8008224:	617b      	str	r3, [r7, #20]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008226:	697b      	ldr	r3, [r7, #20]
 8008228:	f383 8810 	msr	PRIMASK, r3
}
 800822c:	46c0      	nop			@ (mov r8, r8)
 800822e:	68fb      	ldr	r3, [r7, #12]
 8008230:	681b      	ldr	r3, [r3, #0]
 8008232:	681a      	ldr	r2, [r3, #0]
 8008234:	68fb      	ldr	r3, [r7, #12]
 8008236:	681b      	ldr	r3, [r3, #0]
 8008238:	2180      	movs	r1, #128	@ 0x80
 800823a:	04c9      	lsls	r1, r1, #19
 800823c:	430a      	orrs	r2, r1
 800823e:	601a      	str	r2, [r3, #0]
 8008240:	69fb      	ldr	r3, [r7, #28]
 8008242:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008244:	69bb      	ldr	r3, [r7, #24]
 8008246:	f383 8810 	msr	PRIMASK, r3
}
 800824a:	46c0      	nop			@ (mov r8, r8)
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 800824c:	1dbb      	adds	r3, r7, #6
 800824e:	881a      	ldrh	r2, [r3, #0]
 8008250:	68b9      	ldr	r1, [r7, #8]
 8008252:	68fb      	ldr	r3, [r7, #12]
 8008254:	0018      	movs	r0, r3
 8008256:	f000 fe87 	bl	8008f68 <UART_Start_Receive_IT>
 800825a:	0003      	movs	r3, r0
 800825c:	e000      	b.n	8008260 <HAL_UART_Receive_IT+0xa6>
  }
  else
  {
    return HAL_BUSY;
 800825e:	2302      	movs	r3, #2
  }
}
 8008260:	0018      	movs	r0, r3
 8008262:	46bd      	mov	sp, r7
 8008264:	b008      	add	sp, #32
 8008266:	bd80      	pop	{r7, pc}

08008268 <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8008268:	b580      	push	{r7, lr}
 800826a:	b088      	sub	sp, #32
 800826c:	af00      	add	r7, sp, #0
 800826e:	60f8      	str	r0, [r7, #12]
 8008270:	60b9      	str	r1, [r7, #8]
 8008272:	1dbb      	adds	r3, r7, #6
 8008274:	801a      	strh	r2, [r3, #0]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8008276:	68fb      	ldr	r3, [r7, #12]
 8008278:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800827a:	2b20      	cmp	r3, #32
 800827c:	d000      	beq.n	8008280 <HAL_UART_Transmit_DMA+0x18>
 800827e:	e077      	b.n	8008370 <HAL_UART_Transmit_DMA+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 8008280:	68bb      	ldr	r3, [r7, #8]
 8008282:	2b00      	cmp	r3, #0
 8008284:	d003      	beq.n	800828e <HAL_UART_Transmit_DMA+0x26>
 8008286:	1dbb      	adds	r3, r7, #6
 8008288:	881b      	ldrh	r3, [r3, #0]
 800828a:	2b00      	cmp	r3, #0
 800828c:	d101      	bne.n	8008292 <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 800828e:	2301      	movs	r3, #1
 8008290:	e06f      	b.n	8008372 <HAL_UART_Transmit_DMA+0x10a>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data copy into TDR will be
       handled by DMA from a u16 frontier. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008292:	68fb      	ldr	r3, [r7, #12]
 8008294:	689a      	ldr	r2, [r3, #8]
 8008296:	2380      	movs	r3, #128	@ 0x80
 8008298:	015b      	lsls	r3, r3, #5
 800829a:	429a      	cmp	r2, r3
 800829c:	d109      	bne.n	80082b2 <HAL_UART_Transmit_DMA+0x4a>
 800829e:	68fb      	ldr	r3, [r7, #12]
 80082a0:	691b      	ldr	r3, [r3, #16]
 80082a2:	2b00      	cmp	r3, #0
 80082a4:	d105      	bne.n	80082b2 <HAL_UART_Transmit_DMA+0x4a>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 80082a6:	68bb      	ldr	r3, [r7, #8]
 80082a8:	2201      	movs	r2, #1
 80082aa:	4013      	ands	r3, r2
 80082ac:	d001      	beq.n	80082b2 <HAL_UART_Transmit_DMA+0x4a>
      {
        return  HAL_ERROR;
 80082ae:	2301      	movs	r3, #1
 80082b0:	e05f      	b.n	8008372 <HAL_UART_Transmit_DMA+0x10a>
      }
    }

    huart->pTxBuffPtr  = pData;
 80082b2:	68fb      	ldr	r3, [r7, #12]
 80082b4:	68ba      	ldr	r2, [r7, #8]
 80082b6:	64da      	str	r2, [r3, #76]	@ 0x4c
    huart->TxXferSize  = Size;
 80082b8:	68fb      	ldr	r3, [r7, #12]
 80082ba:	1dba      	adds	r2, r7, #6
 80082bc:	2150      	movs	r1, #80	@ 0x50
 80082be:	8812      	ldrh	r2, [r2, #0]
 80082c0:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 80082c2:	68fb      	ldr	r3, [r7, #12]
 80082c4:	1dba      	adds	r2, r7, #6
 80082c6:	2152      	movs	r1, #82	@ 0x52
 80082c8:	8812      	ldrh	r2, [r2, #0]
 80082ca:	525a      	strh	r2, [r3, r1]

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80082cc:	68fb      	ldr	r3, [r7, #12]
 80082ce:	2284      	movs	r2, #132	@ 0x84
 80082d0:	2100      	movs	r1, #0
 80082d2:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80082d4:	68fb      	ldr	r3, [r7, #12]
 80082d6:	2221      	movs	r2, #33	@ 0x21
 80082d8:	67da      	str	r2, [r3, #124]	@ 0x7c

    if (huart->hdmatx != NULL)
 80082da:	68fb      	ldr	r3, [r7, #12]
 80082dc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80082de:	2b00      	cmp	r3, #0
 80082e0:	d027      	beq.n	8008332 <HAL_UART_Transmit_DMA+0xca>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 80082e2:	68fb      	ldr	r3, [r7, #12]
 80082e4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80082e6:	4a25      	ldr	r2, [pc, #148]	@ (800837c <HAL_UART_Transmit_DMA+0x114>)
 80082e8:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 80082ea:	68fb      	ldr	r3, [r7, #12]
 80082ec:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80082ee:	4a24      	ldr	r2, [pc, #144]	@ (8008380 <HAL_UART_Transmit_DMA+0x118>)
 80082f0:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 80082f2:	68fb      	ldr	r3, [r7, #12]
 80082f4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80082f6:	4a23      	ldr	r2, [pc, #140]	@ (8008384 <HAL_UART_Transmit_DMA+0x11c>)
 80082f8:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 80082fa:	68fb      	ldr	r3, [r7, #12]
 80082fc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80082fe:	2200      	movs	r2, #0
 8008300:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 8008302:	68fb      	ldr	r3, [r7, #12]
 8008304:	6f18      	ldr	r0, [r3, #112]	@ 0x70
 8008306:	68fb      	ldr	r3, [r7, #12]
 8008308:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800830a:	0019      	movs	r1, r3
 800830c:	68fb      	ldr	r3, [r7, #12]
 800830e:	681b      	ldr	r3, [r3, #0]
 8008310:	3328      	adds	r3, #40	@ 0x28
 8008312:	001a      	movs	r2, r3
 8008314:	1dbb      	adds	r3, r7, #6
 8008316:	881b      	ldrh	r3, [r3, #0]
 8008318:	f7fd f9fc 	bl	8005714 <HAL_DMA_Start_IT>
 800831c:	1e03      	subs	r3, r0, #0
 800831e:	d008      	beq.n	8008332 <HAL_UART_Transmit_DMA+0xca>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 8008320:	68fb      	ldr	r3, [r7, #12]
 8008322:	2284      	movs	r2, #132	@ 0x84
 8008324:	2110      	movs	r1, #16
 8008326:	5099      	str	r1, [r3, r2]

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 8008328:	68fb      	ldr	r3, [r7, #12]
 800832a:	2220      	movs	r2, #32
 800832c:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_ERROR;
 800832e:	2301      	movs	r3, #1
 8008330:	e01f      	b.n	8008372 <HAL_UART_Transmit_DMA+0x10a>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 8008332:	68fb      	ldr	r3, [r7, #12]
 8008334:	681b      	ldr	r3, [r3, #0]
 8008336:	2240      	movs	r2, #64	@ 0x40
 8008338:	621a      	str	r2, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800833a:	f3ef 8310 	mrs	r3, PRIMASK
 800833e:	613b      	str	r3, [r7, #16]
  return(result);
 8008340:	693b      	ldr	r3, [r7, #16]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8008342:	61fb      	str	r3, [r7, #28]
 8008344:	2301      	movs	r3, #1
 8008346:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008348:	697b      	ldr	r3, [r7, #20]
 800834a:	f383 8810 	msr	PRIMASK, r3
}
 800834e:	46c0      	nop			@ (mov r8, r8)
 8008350:	68fb      	ldr	r3, [r7, #12]
 8008352:	681b      	ldr	r3, [r3, #0]
 8008354:	689a      	ldr	r2, [r3, #8]
 8008356:	68fb      	ldr	r3, [r7, #12]
 8008358:	681b      	ldr	r3, [r3, #0]
 800835a:	2180      	movs	r1, #128	@ 0x80
 800835c:	430a      	orrs	r2, r1
 800835e:	609a      	str	r2, [r3, #8]
 8008360:	69fb      	ldr	r3, [r7, #28]
 8008362:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008364:	69bb      	ldr	r3, [r7, #24]
 8008366:	f383 8810 	msr	PRIMASK, r3
}
 800836a:	46c0      	nop			@ (mov r8, r8)

    return HAL_OK;
 800836c:	2300      	movs	r3, #0
 800836e:	e000      	b.n	8008372 <HAL_UART_Transmit_DMA+0x10a>
  }
  else
  {
    return HAL_BUSY;
 8008370:	2302      	movs	r3, #2
  }
}
 8008372:	0018      	movs	r0, r3
 8008374:	46bd      	mov	sp, r7
 8008376:	b008      	add	sp, #32
 8008378:	bd80      	pop	{r7, pc}
 800837a:	46c0      	nop			@ (mov r8, r8)
 800837c:	080091e5 	.word	0x080091e5
 8008380:	08009279 	.word	0x08009279
 8008384:	08009297 	.word	0x08009297

08008388 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8008388:	b590      	push	{r4, r7, lr}
 800838a:	b0ab      	sub	sp, #172	@ 0xac
 800838c:	af00      	add	r7, sp, #0
 800838e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8008390:	687b      	ldr	r3, [r7, #4]
 8008392:	681b      	ldr	r3, [r3, #0]
 8008394:	69db      	ldr	r3, [r3, #28]
 8008396:	22a4      	movs	r2, #164	@ 0xa4
 8008398:	18b9      	adds	r1, r7, r2
 800839a:	600b      	str	r3, [r1, #0]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800839c:	687b      	ldr	r3, [r7, #4]
 800839e:	681b      	ldr	r3, [r3, #0]
 80083a0:	681b      	ldr	r3, [r3, #0]
 80083a2:	20a0      	movs	r0, #160	@ 0xa0
 80083a4:	1839      	adds	r1, r7, r0
 80083a6:	600b      	str	r3, [r1, #0]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80083a8:	687b      	ldr	r3, [r7, #4]
 80083aa:	681b      	ldr	r3, [r3, #0]
 80083ac:	689b      	ldr	r3, [r3, #8]
 80083ae:	219c      	movs	r1, #156	@ 0x9c
 80083b0:	1879      	adds	r1, r7, r1
 80083b2:	600b      	str	r3, [r1, #0]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80083b4:	0011      	movs	r1, r2
 80083b6:	18bb      	adds	r3, r7, r2
 80083b8:	681b      	ldr	r3, [r3, #0]
 80083ba:	4a99      	ldr	r2, [pc, #612]	@ (8008620 <HAL_UART_IRQHandler+0x298>)
 80083bc:	4013      	ands	r3, r2
 80083be:	2298      	movs	r2, #152	@ 0x98
 80083c0:	18bc      	adds	r4, r7, r2
 80083c2:	6023      	str	r3, [r4, #0]
  if (errorflags == 0U)
 80083c4:	18bb      	adds	r3, r7, r2
 80083c6:	681b      	ldr	r3, [r3, #0]
 80083c8:	2b00      	cmp	r3, #0
 80083ca:	d114      	bne.n	80083f6 <HAL_UART_IRQHandler+0x6e>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 80083cc:	187b      	adds	r3, r7, r1
 80083ce:	681b      	ldr	r3, [r3, #0]
 80083d0:	2220      	movs	r2, #32
 80083d2:	4013      	ands	r3, r2
 80083d4:	d00f      	beq.n	80083f6 <HAL_UART_IRQHandler+0x6e>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80083d6:	183b      	adds	r3, r7, r0
 80083d8:	681b      	ldr	r3, [r3, #0]
 80083da:	2220      	movs	r2, #32
 80083dc:	4013      	ands	r3, r2
 80083de:	d00a      	beq.n	80083f6 <HAL_UART_IRQHandler+0x6e>
    {
      if (huart->RxISR != NULL)
 80083e0:	687b      	ldr	r3, [r7, #4]
 80083e2:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80083e4:	2b00      	cmp	r3, #0
 80083e6:	d100      	bne.n	80083ea <HAL_UART_IRQHandler+0x62>
 80083e8:	e286      	b.n	80088f8 <HAL_UART_IRQHandler+0x570>
      {
        huart->RxISR(huart);
 80083ea:	687b      	ldr	r3, [r7, #4]
 80083ec:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80083ee:	687a      	ldr	r2, [r7, #4]
 80083f0:	0010      	movs	r0, r2
 80083f2:	4798      	blx	r3
      }
      return;
 80083f4:	e280      	b.n	80088f8 <HAL_UART_IRQHandler+0x570>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 80083f6:	2398      	movs	r3, #152	@ 0x98
 80083f8:	18fb      	adds	r3, r7, r3
 80083fa:	681b      	ldr	r3, [r3, #0]
 80083fc:	2b00      	cmp	r3, #0
 80083fe:	d100      	bne.n	8008402 <HAL_UART_IRQHandler+0x7a>
 8008400:	e114      	b.n	800862c <HAL_UART_IRQHandler+0x2a4>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8008402:	239c      	movs	r3, #156	@ 0x9c
 8008404:	18fb      	adds	r3, r7, r3
 8008406:	681b      	ldr	r3, [r3, #0]
 8008408:	2201      	movs	r2, #1
 800840a:	4013      	ands	r3, r2
 800840c:	d106      	bne.n	800841c <HAL_UART_IRQHandler+0x94>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 800840e:	23a0      	movs	r3, #160	@ 0xa0
 8008410:	18fb      	adds	r3, r7, r3
 8008412:	681b      	ldr	r3, [r3, #0]
 8008414:	4a83      	ldr	r2, [pc, #524]	@ (8008624 <HAL_UART_IRQHandler+0x29c>)
 8008416:	4013      	ands	r3, r2
 8008418:	d100      	bne.n	800841c <HAL_UART_IRQHandler+0x94>
 800841a:	e107      	b.n	800862c <HAL_UART_IRQHandler+0x2a4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800841c:	23a4      	movs	r3, #164	@ 0xa4
 800841e:	18fb      	adds	r3, r7, r3
 8008420:	681b      	ldr	r3, [r3, #0]
 8008422:	2201      	movs	r2, #1
 8008424:	4013      	ands	r3, r2
 8008426:	d012      	beq.n	800844e <HAL_UART_IRQHandler+0xc6>
 8008428:	23a0      	movs	r3, #160	@ 0xa0
 800842a:	18fb      	adds	r3, r7, r3
 800842c:	681a      	ldr	r2, [r3, #0]
 800842e:	2380      	movs	r3, #128	@ 0x80
 8008430:	005b      	lsls	r3, r3, #1
 8008432:	4013      	ands	r3, r2
 8008434:	d00b      	beq.n	800844e <HAL_UART_IRQHandler+0xc6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8008436:	687b      	ldr	r3, [r7, #4]
 8008438:	681b      	ldr	r3, [r3, #0]
 800843a:	2201      	movs	r2, #1
 800843c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800843e:	687b      	ldr	r3, [r7, #4]
 8008440:	2284      	movs	r2, #132	@ 0x84
 8008442:	589b      	ldr	r3, [r3, r2]
 8008444:	2201      	movs	r2, #1
 8008446:	431a      	orrs	r2, r3
 8008448:	687b      	ldr	r3, [r7, #4]
 800844a:	2184      	movs	r1, #132	@ 0x84
 800844c:	505a      	str	r2, [r3, r1]
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800844e:	23a4      	movs	r3, #164	@ 0xa4
 8008450:	18fb      	adds	r3, r7, r3
 8008452:	681b      	ldr	r3, [r3, #0]
 8008454:	2202      	movs	r2, #2
 8008456:	4013      	ands	r3, r2
 8008458:	d011      	beq.n	800847e <HAL_UART_IRQHandler+0xf6>
 800845a:	239c      	movs	r3, #156	@ 0x9c
 800845c:	18fb      	adds	r3, r7, r3
 800845e:	681b      	ldr	r3, [r3, #0]
 8008460:	2201      	movs	r2, #1
 8008462:	4013      	ands	r3, r2
 8008464:	d00b      	beq.n	800847e <HAL_UART_IRQHandler+0xf6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8008466:	687b      	ldr	r3, [r7, #4]
 8008468:	681b      	ldr	r3, [r3, #0]
 800846a:	2202      	movs	r2, #2
 800846c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800846e:	687b      	ldr	r3, [r7, #4]
 8008470:	2284      	movs	r2, #132	@ 0x84
 8008472:	589b      	ldr	r3, [r3, r2]
 8008474:	2204      	movs	r2, #4
 8008476:	431a      	orrs	r2, r3
 8008478:	687b      	ldr	r3, [r7, #4]
 800847a:	2184      	movs	r1, #132	@ 0x84
 800847c:	505a      	str	r2, [r3, r1]
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800847e:	23a4      	movs	r3, #164	@ 0xa4
 8008480:	18fb      	adds	r3, r7, r3
 8008482:	681b      	ldr	r3, [r3, #0]
 8008484:	2204      	movs	r2, #4
 8008486:	4013      	ands	r3, r2
 8008488:	d011      	beq.n	80084ae <HAL_UART_IRQHandler+0x126>
 800848a:	239c      	movs	r3, #156	@ 0x9c
 800848c:	18fb      	adds	r3, r7, r3
 800848e:	681b      	ldr	r3, [r3, #0]
 8008490:	2201      	movs	r2, #1
 8008492:	4013      	ands	r3, r2
 8008494:	d00b      	beq.n	80084ae <HAL_UART_IRQHandler+0x126>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8008496:	687b      	ldr	r3, [r7, #4]
 8008498:	681b      	ldr	r3, [r3, #0]
 800849a:	2204      	movs	r2, #4
 800849c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800849e:	687b      	ldr	r3, [r7, #4]
 80084a0:	2284      	movs	r2, #132	@ 0x84
 80084a2:	589b      	ldr	r3, [r3, r2]
 80084a4:	2202      	movs	r2, #2
 80084a6:	431a      	orrs	r2, r3
 80084a8:	687b      	ldr	r3, [r7, #4]
 80084aa:	2184      	movs	r1, #132	@ 0x84
 80084ac:	505a      	str	r2, [r3, r1]
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 80084ae:	23a4      	movs	r3, #164	@ 0xa4
 80084b0:	18fb      	adds	r3, r7, r3
 80084b2:	681b      	ldr	r3, [r3, #0]
 80084b4:	2208      	movs	r2, #8
 80084b6:	4013      	ands	r3, r2
 80084b8:	d017      	beq.n	80084ea <HAL_UART_IRQHandler+0x162>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80084ba:	23a0      	movs	r3, #160	@ 0xa0
 80084bc:	18fb      	adds	r3, r7, r3
 80084be:	681b      	ldr	r3, [r3, #0]
 80084c0:	2220      	movs	r2, #32
 80084c2:	4013      	ands	r3, r2
 80084c4:	d105      	bne.n	80084d2 <HAL_UART_IRQHandler+0x14a>
            ((cr3its & USART_CR3_EIE) != 0U)))
 80084c6:	239c      	movs	r3, #156	@ 0x9c
 80084c8:	18fb      	adds	r3, r7, r3
 80084ca:	681b      	ldr	r3, [r3, #0]
 80084cc:	2201      	movs	r2, #1
 80084ce:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80084d0:	d00b      	beq.n	80084ea <HAL_UART_IRQHandler+0x162>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80084d2:	687b      	ldr	r3, [r7, #4]
 80084d4:	681b      	ldr	r3, [r3, #0]
 80084d6:	2208      	movs	r2, #8
 80084d8:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80084da:	687b      	ldr	r3, [r7, #4]
 80084dc:	2284      	movs	r2, #132	@ 0x84
 80084de:	589b      	ldr	r3, [r3, r2]
 80084e0:	2208      	movs	r2, #8
 80084e2:	431a      	orrs	r2, r3
 80084e4:	687b      	ldr	r3, [r7, #4]
 80084e6:	2184      	movs	r1, #132	@ 0x84
 80084e8:	505a      	str	r2, [r3, r1]
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80084ea:	23a4      	movs	r3, #164	@ 0xa4
 80084ec:	18fb      	adds	r3, r7, r3
 80084ee:	681a      	ldr	r2, [r3, #0]
 80084f0:	2380      	movs	r3, #128	@ 0x80
 80084f2:	011b      	lsls	r3, r3, #4
 80084f4:	4013      	ands	r3, r2
 80084f6:	d013      	beq.n	8008520 <HAL_UART_IRQHandler+0x198>
 80084f8:	23a0      	movs	r3, #160	@ 0xa0
 80084fa:	18fb      	adds	r3, r7, r3
 80084fc:	681a      	ldr	r2, [r3, #0]
 80084fe:	2380      	movs	r3, #128	@ 0x80
 8008500:	04db      	lsls	r3, r3, #19
 8008502:	4013      	ands	r3, r2
 8008504:	d00c      	beq.n	8008520 <HAL_UART_IRQHandler+0x198>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8008506:	687b      	ldr	r3, [r7, #4]
 8008508:	681b      	ldr	r3, [r3, #0]
 800850a:	2280      	movs	r2, #128	@ 0x80
 800850c:	0112      	lsls	r2, r2, #4
 800850e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8008510:	687b      	ldr	r3, [r7, #4]
 8008512:	2284      	movs	r2, #132	@ 0x84
 8008514:	589b      	ldr	r3, [r3, r2]
 8008516:	2220      	movs	r2, #32
 8008518:	431a      	orrs	r2, r3
 800851a:	687b      	ldr	r3, [r7, #4]
 800851c:	2184      	movs	r1, #132	@ 0x84
 800851e:	505a      	str	r2, [r3, r1]
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8008520:	687b      	ldr	r3, [r7, #4]
 8008522:	2284      	movs	r2, #132	@ 0x84
 8008524:	589b      	ldr	r3, [r3, r2]
 8008526:	2b00      	cmp	r3, #0
 8008528:	d100      	bne.n	800852c <HAL_UART_IRQHandler+0x1a4>
 800852a:	e1e7      	b.n	80088fc <HAL_UART_IRQHandler+0x574>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 800852c:	23a4      	movs	r3, #164	@ 0xa4
 800852e:	18fb      	adds	r3, r7, r3
 8008530:	681b      	ldr	r3, [r3, #0]
 8008532:	2220      	movs	r2, #32
 8008534:	4013      	ands	r3, r2
 8008536:	d00e      	beq.n	8008556 <HAL_UART_IRQHandler+0x1ce>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8008538:	23a0      	movs	r3, #160	@ 0xa0
 800853a:	18fb      	adds	r3, r7, r3
 800853c:	681b      	ldr	r3, [r3, #0]
 800853e:	2220      	movs	r2, #32
 8008540:	4013      	ands	r3, r2
 8008542:	d008      	beq.n	8008556 <HAL_UART_IRQHandler+0x1ce>
      {
        if (huart->RxISR != NULL)
 8008544:	687b      	ldr	r3, [r7, #4]
 8008546:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8008548:	2b00      	cmp	r3, #0
 800854a:	d004      	beq.n	8008556 <HAL_UART_IRQHandler+0x1ce>
        {
          huart->RxISR(huart);
 800854c:	687b      	ldr	r3, [r7, #4]
 800854e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8008550:	687a      	ldr	r2, [r7, #4]
 8008552:	0010      	movs	r0, r2
 8008554:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8008556:	687b      	ldr	r3, [r7, #4]
 8008558:	2284      	movs	r2, #132	@ 0x84
 800855a:	589b      	ldr	r3, [r3, r2]
 800855c:	2194      	movs	r1, #148	@ 0x94
 800855e:	187a      	adds	r2, r7, r1
 8008560:	6013      	str	r3, [r2, #0]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8008562:	687b      	ldr	r3, [r7, #4]
 8008564:	681b      	ldr	r3, [r3, #0]
 8008566:	689b      	ldr	r3, [r3, #8]
 8008568:	2240      	movs	r2, #64	@ 0x40
 800856a:	4013      	ands	r3, r2
 800856c:	2b40      	cmp	r3, #64	@ 0x40
 800856e:	d004      	beq.n	800857a <HAL_UART_IRQHandler+0x1f2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8008570:	187b      	adds	r3, r7, r1
 8008572:	681b      	ldr	r3, [r3, #0]
 8008574:	2228      	movs	r2, #40	@ 0x28
 8008576:	4013      	ands	r3, r2
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8008578:	d047      	beq.n	800860a <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800857a:	687b      	ldr	r3, [r7, #4]
 800857c:	0018      	movs	r0, r3
 800857e:	f000 fdcd 	bl	800911c <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008582:	687b      	ldr	r3, [r7, #4]
 8008584:	681b      	ldr	r3, [r3, #0]
 8008586:	689b      	ldr	r3, [r3, #8]
 8008588:	2240      	movs	r2, #64	@ 0x40
 800858a:	4013      	ands	r3, r2
 800858c:	2b40      	cmp	r3, #64	@ 0x40
 800858e:	d137      	bne.n	8008600 <HAL_UART_IRQHandler+0x278>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008590:	f3ef 8310 	mrs	r3, PRIMASK
 8008594:	663b      	str	r3, [r7, #96]	@ 0x60
  return(result);
 8008596:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008598:	2090      	movs	r0, #144	@ 0x90
 800859a:	183a      	adds	r2, r7, r0
 800859c:	6013      	str	r3, [r2, #0]
 800859e:	2301      	movs	r3, #1
 80085a0:	667b      	str	r3, [r7, #100]	@ 0x64
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80085a2:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80085a4:	f383 8810 	msr	PRIMASK, r3
}
 80085a8:	46c0      	nop			@ (mov r8, r8)
 80085aa:	687b      	ldr	r3, [r7, #4]
 80085ac:	681b      	ldr	r3, [r3, #0]
 80085ae:	689a      	ldr	r2, [r3, #8]
 80085b0:	687b      	ldr	r3, [r7, #4]
 80085b2:	681b      	ldr	r3, [r3, #0]
 80085b4:	2140      	movs	r1, #64	@ 0x40
 80085b6:	438a      	bics	r2, r1
 80085b8:	609a      	str	r2, [r3, #8]
 80085ba:	183b      	adds	r3, r7, r0
 80085bc:	681b      	ldr	r3, [r3, #0]
 80085be:	66bb      	str	r3, [r7, #104]	@ 0x68
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80085c0:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80085c2:	f383 8810 	msr	PRIMASK, r3
}
 80085c6:	46c0      	nop			@ (mov r8, r8)

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80085c8:	687b      	ldr	r3, [r7, #4]
 80085ca:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80085cc:	2b00      	cmp	r3, #0
 80085ce:	d012      	beq.n	80085f6 <HAL_UART_IRQHandler+0x26e>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80085d0:	687b      	ldr	r3, [r7, #4]
 80085d2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80085d4:	4a14      	ldr	r2, [pc, #80]	@ (8008628 <HAL_UART_IRQHandler+0x2a0>)
 80085d6:	635a      	str	r2, [r3, #52]	@ 0x34

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80085d8:	687b      	ldr	r3, [r7, #4]
 80085da:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80085dc:	0018      	movs	r0, r3
 80085de:	f7fd f937 	bl	8005850 <HAL_DMA_Abort_IT>
 80085e2:	1e03      	subs	r3, r0, #0
 80085e4:	d01a      	beq.n	800861c <HAL_UART_IRQHandler+0x294>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80085e6:	687b      	ldr	r3, [r7, #4]
 80085e8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80085ea:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80085ec:	687b      	ldr	r3, [r7, #4]
 80085ee:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80085f0:	0018      	movs	r0, r3
 80085f2:	4790      	blx	r2
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80085f4:	e012      	b.n	800861c <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80085f6:	687b      	ldr	r3, [r7, #4]
 80085f8:	0018      	movs	r0, r3
 80085fa:	f000 f995 	bl	8008928 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80085fe:	e00d      	b.n	800861c <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8008600:	687b      	ldr	r3, [r7, #4]
 8008602:	0018      	movs	r0, r3
 8008604:	f000 f990 	bl	8008928 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008608:	e008      	b.n	800861c <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800860a:	687b      	ldr	r3, [r7, #4]
 800860c:	0018      	movs	r0, r3
 800860e:	f000 f98b 	bl	8008928 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008612:	687b      	ldr	r3, [r7, #4]
 8008614:	2284      	movs	r2, #132	@ 0x84
 8008616:	2100      	movs	r1, #0
 8008618:	5099      	str	r1, [r3, r2]
      }
    }
    return;
 800861a:	e16f      	b.n	80088fc <HAL_UART_IRQHandler+0x574>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800861c:	46c0      	nop			@ (mov r8, r8)
    return;
 800861e:	e16d      	b.n	80088fc <HAL_UART_IRQHandler+0x574>
 8008620:	0000080f 	.word	0x0000080f
 8008624:	04000120 	.word	0x04000120
 8008628:	0800931b 	.word	0x0800931b

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800862c:	687b      	ldr	r3, [r7, #4]
 800862e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008630:	2b01      	cmp	r3, #1
 8008632:	d000      	beq.n	8008636 <HAL_UART_IRQHandler+0x2ae>
 8008634:	e139      	b.n	80088aa <HAL_UART_IRQHandler+0x522>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8008636:	23a4      	movs	r3, #164	@ 0xa4
 8008638:	18fb      	adds	r3, r7, r3
 800863a:	681b      	ldr	r3, [r3, #0]
 800863c:	2210      	movs	r2, #16
 800863e:	4013      	ands	r3, r2
 8008640:	d100      	bne.n	8008644 <HAL_UART_IRQHandler+0x2bc>
 8008642:	e132      	b.n	80088aa <HAL_UART_IRQHandler+0x522>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8008644:	23a0      	movs	r3, #160	@ 0xa0
 8008646:	18fb      	adds	r3, r7, r3
 8008648:	681b      	ldr	r3, [r3, #0]
 800864a:	2210      	movs	r2, #16
 800864c:	4013      	ands	r3, r2
 800864e:	d100      	bne.n	8008652 <HAL_UART_IRQHandler+0x2ca>
 8008650:	e12b      	b.n	80088aa <HAL_UART_IRQHandler+0x522>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8008652:	687b      	ldr	r3, [r7, #4]
 8008654:	681b      	ldr	r3, [r3, #0]
 8008656:	2210      	movs	r2, #16
 8008658:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800865a:	687b      	ldr	r3, [r7, #4]
 800865c:	681b      	ldr	r3, [r3, #0]
 800865e:	689b      	ldr	r3, [r3, #8]
 8008660:	2240      	movs	r2, #64	@ 0x40
 8008662:	4013      	ands	r3, r2
 8008664:	2b40      	cmp	r3, #64	@ 0x40
 8008666:	d000      	beq.n	800866a <HAL_UART_IRQHandler+0x2e2>
 8008668:	e09f      	b.n	80087aa <HAL_UART_IRQHandler+0x422>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800866a:	687b      	ldr	r3, [r7, #4]
 800866c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800866e:	681b      	ldr	r3, [r3, #0]
 8008670:	685a      	ldr	r2, [r3, #4]
 8008672:	217e      	movs	r1, #126	@ 0x7e
 8008674:	187b      	adds	r3, r7, r1
 8008676:	801a      	strh	r2, [r3, #0]
      if ((nb_remaining_rx_data > 0U)
 8008678:	187b      	adds	r3, r7, r1
 800867a:	881b      	ldrh	r3, [r3, #0]
 800867c:	2b00      	cmp	r3, #0
 800867e:	d100      	bne.n	8008682 <HAL_UART_IRQHandler+0x2fa>
 8008680:	e13e      	b.n	8008900 <HAL_UART_IRQHandler+0x578>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8008682:	687b      	ldr	r3, [r7, #4]
 8008684:	2258      	movs	r2, #88	@ 0x58
 8008686:	5a9b      	ldrh	r3, [r3, r2]
 8008688:	187a      	adds	r2, r7, r1
 800868a:	8812      	ldrh	r2, [r2, #0]
 800868c:	429a      	cmp	r2, r3
 800868e:	d300      	bcc.n	8008692 <HAL_UART_IRQHandler+0x30a>
 8008690:	e136      	b.n	8008900 <HAL_UART_IRQHandler+0x578>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8008692:	687b      	ldr	r3, [r7, #4]
 8008694:	187a      	adds	r2, r7, r1
 8008696:	215a      	movs	r1, #90	@ 0x5a
 8008698:	8812      	ldrh	r2, [r2, #0]
 800869a:	525a      	strh	r2, [r3, r1]

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800869c:	687b      	ldr	r3, [r7, #4]
 800869e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80086a0:	699b      	ldr	r3, [r3, #24]
 80086a2:	2b20      	cmp	r3, #32
 80086a4:	d06f      	beq.n	8008786 <HAL_UART_IRQHandler+0x3fe>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80086a6:	f3ef 8310 	mrs	r3, PRIMASK
 80086aa:	633b      	str	r3, [r7, #48]	@ 0x30
  return(result);
 80086ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80086ae:	67bb      	str	r3, [r7, #120]	@ 0x78
 80086b0:	2301      	movs	r3, #1
 80086b2:	637b      	str	r3, [r7, #52]	@ 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80086b4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80086b6:	f383 8810 	msr	PRIMASK, r3
}
 80086ba:	46c0      	nop			@ (mov r8, r8)
 80086bc:	687b      	ldr	r3, [r7, #4]
 80086be:	681b      	ldr	r3, [r3, #0]
 80086c0:	681a      	ldr	r2, [r3, #0]
 80086c2:	687b      	ldr	r3, [r7, #4]
 80086c4:	681b      	ldr	r3, [r3, #0]
 80086c6:	4992      	ldr	r1, [pc, #584]	@ (8008910 <HAL_UART_IRQHandler+0x588>)
 80086c8:	400a      	ands	r2, r1
 80086ca:	601a      	str	r2, [r3, #0]
 80086cc:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80086ce:	63bb      	str	r3, [r7, #56]	@ 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80086d0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80086d2:	f383 8810 	msr	PRIMASK, r3
}
 80086d6:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80086d8:	f3ef 8310 	mrs	r3, PRIMASK
 80086dc:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return(result);
 80086de:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80086e0:	677b      	str	r3, [r7, #116]	@ 0x74
 80086e2:	2301      	movs	r3, #1
 80086e4:	643b      	str	r3, [r7, #64]	@ 0x40
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80086e6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80086e8:	f383 8810 	msr	PRIMASK, r3
}
 80086ec:	46c0      	nop			@ (mov r8, r8)
 80086ee:	687b      	ldr	r3, [r7, #4]
 80086f0:	681b      	ldr	r3, [r3, #0]
 80086f2:	689a      	ldr	r2, [r3, #8]
 80086f4:	687b      	ldr	r3, [r7, #4]
 80086f6:	681b      	ldr	r3, [r3, #0]
 80086f8:	2101      	movs	r1, #1
 80086fa:	438a      	bics	r2, r1
 80086fc:	609a      	str	r2, [r3, #8]
 80086fe:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8008700:	647b      	str	r3, [r7, #68]	@ 0x44
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008702:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008704:	f383 8810 	msr	PRIMASK, r3
}
 8008708:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800870a:	f3ef 8310 	mrs	r3, PRIMASK
 800870e:	64bb      	str	r3, [r7, #72]	@ 0x48
  return(result);
 8008710:	6cbb      	ldr	r3, [r7, #72]	@ 0x48

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008712:	673b      	str	r3, [r7, #112]	@ 0x70
 8008714:	2301      	movs	r3, #1
 8008716:	64fb      	str	r3, [r7, #76]	@ 0x4c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008718:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800871a:	f383 8810 	msr	PRIMASK, r3
}
 800871e:	46c0      	nop			@ (mov r8, r8)
 8008720:	687b      	ldr	r3, [r7, #4]
 8008722:	681b      	ldr	r3, [r3, #0]
 8008724:	689a      	ldr	r2, [r3, #8]
 8008726:	687b      	ldr	r3, [r7, #4]
 8008728:	681b      	ldr	r3, [r3, #0]
 800872a:	2140      	movs	r1, #64	@ 0x40
 800872c:	438a      	bics	r2, r1
 800872e:	609a      	str	r2, [r3, #8]
 8008730:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8008732:	653b      	str	r3, [r7, #80]	@ 0x50
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008734:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008736:	f383 8810 	msr	PRIMASK, r3
}
 800873a:	46c0      	nop			@ (mov r8, r8)

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800873c:	687b      	ldr	r3, [r7, #4]
 800873e:	2280      	movs	r2, #128	@ 0x80
 8008740:	2120      	movs	r1, #32
 8008742:	5099      	str	r1, [r3, r2]
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008744:	687b      	ldr	r3, [r7, #4]
 8008746:	2200      	movs	r2, #0
 8008748:	661a      	str	r2, [r3, #96]	@ 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800874a:	f3ef 8310 	mrs	r3, PRIMASK
 800874e:	657b      	str	r3, [r7, #84]	@ 0x54
  return(result);
 8008750:	6d7b      	ldr	r3, [r7, #84]	@ 0x54

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008752:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8008754:	2301      	movs	r3, #1
 8008756:	65bb      	str	r3, [r7, #88]	@ 0x58
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008758:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800875a:	f383 8810 	msr	PRIMASK, r3
}
 800875e:	46c0      	nop			@ (mov r8, r8)
 8008760:	687b      	ldr	r3, [r7, #4]
 8008762:	681b      	ldr	r3, [r3, #0]
 8008764:	681a      	ldr	r2, [r3, #0]
 8008766:	687b      	ldr	r3, [r7, #4]
 8008768:	681b      	ldr	r3, [r3, #0]
 800876a:	2110      	movs	r1, #16
 800876c:	438a      	bics	r2, r1
 800876e:	601a      	str	r2, [r3, #0]
 8008770:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008772:	65fb      	str	r3, [r7, #92]	@ 0x5c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008774:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008776:	f383 8810 	msr	PRIMASK, r3
}
 800877a:	46c0      	nop			@ (mov r8, r8)

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800877c:	687b      	ldr	r3, [r7, #4]
 800877e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008780:	0018      	movs	r0, r3
 8008782:	f7fd f82d 	bl	80057e0 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008786:	687b      	ldr	r3, [r7, #4]
 8008788:	2202      	movs	r2, #2
 800878a:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800878c:	687b      	ldr	r3, [r7, #4]
 800878e:	2258      	movs	r2, #88	@ 0x58
 8008790:	5a9a      	ldrh	r2, [r3, r2]
 8008792:	687b      	ldr	r3, [r7, #4]
 8008794:	215a      	movs	r1, #90	@ 0x5a
 8008796:	5a5b      	ldrh	r3, [r3, r1]
 8008798:	b29b      	uxth	r3, r3
 800879a:	1ad3      	subs	r3, r2, r3
 800879c:	b29a      	uxth	r2, r3
 800879e:	687b      	ldr	r3, [r7, #4]
 80087a0:	0011      	movs	r1, r2
 80087a2:	0018      	movs	r0, r3
 80087a4:	f000 f8c8 	bl	8008938 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80087a8:	e0aa      	b.n	8008900 <HAL_UART_IRQHandler+0x578>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80087aa:	687b      	ldr	r3, [r7, #4]
 80087ac:	2258      	movs	r2, #88	@ 0x58
 80087ae:	5a99      	ldrh	r1, [r3, r2]
 80087b0:	687b      	ldr	r3, [r7, #4]
 80087b2:	225a      	movs	r2, #90	@ 0x5a
 80087b4:	5a9b      	ldrh	r3, [r3, r2]
 80087b6:	b29a      	uxth	r2, r3
 80087b8:	208e      	movs	r0, #142	@ 0x8e
 80087ba:	183b      	adds	r3, r7, r0
 80087bc:	1a8a      	subs	r2, r1, r2
 80087be:	801a      	strh	r2, [r3, #0]
      if ((huart->RxXferCount > 0U)
 80087c0:	687b      	ldr	r3, [r7, #4]
 80087c2:	225a      	movs	r2, #90	@ 0x5a
 80087c4:	5a9b      	ldrh	r3, [r3, r2]
 80087c6:	b29b      	uxth	r3, r3
 80087c8:	2b00      	cmp	r3, #0
 80087ca:	d100      	bne.n	80087ce <HAL_UART_IRQHandler+0x446>
 80087cc:	e09a      	b.n	8008904 <HAL_UART_IRQHandler+0x57c>
          && (nb_rx_data > 0U))
 80087ce:	183b      	adds	r3, r7, r0
 80087d0:	881b      	ldrh	r3, [r3, #0]
 80087d2:	2b00      	cmp	r3, #0
 80087d4:	d100      	bne.n	80087d8 <HAL_UART_IRQHandler+0x450>
 80087d6:	e095      	b.n	8008904 <HAL_UART_IRQHandler+0x57c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80087d8:	f3ef 8310 	mrs	r3, PRIMASK
 80087dc:	60fb      	str	r3, [r7, #12]
  return(result);
 80087de:	68fb      	ldr	r3, [r7, #12]
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80087e0:	2488      	movs	r4, #136	@ 0x88
 80087e2:	193a      	adds	r2, r7, r4
 80087e4:	6013      	str	r3, [r2, #0]
 80087e6:	2301      	movs	r3, #1
 80087e8:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80087ea:	693b      	ldr	r3, [r7, #16]
 80087ec:	f383 8810 	msr	PRIMASK, r3
}
 80087f0:	46c0      	nop			@ (mov r8, r8)
 80087f2:	687b      	ldr	r3, [r7, #4]
 80087f4:	681b      	ldr	r3, [r3, #0]
 80087f6:	681a      	ldr	r2, [r3, #0]
 80087f8:	687b      	ldr	r3, [r7, #4]
 80087fa:	681b      	ldr	r3, [r3, #0]
 80087fc:	4945      	ldr	r1, [pc, #276]	@ (8008914 <HAL_UART_IRQHandler+0x58c>)
 80087fe:	400a      	ands	r2, r1
 8008800:	601a      	str	r2, [r3, #0]
 8008802:	193b      	adds	r3, r7, r4
 8008804:	681b      	ldr	r3, [r3, #0]
 8008806:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008808:	697b      	ldr	r3, [r7, #20]
 800880a:	f383 8810 	msr	PRIMASK, r3
}
 800880e:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008810:	f3ef 8310 	mrs	r3, PRIMASK
 8008814:	61bb      	str	r3, [r7, #24]
  return(result);
 8008816:	69bb      	ldr	r3, [r7, #24]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008818:	2484      	movs	r4, #132	@ 0x84
 800881a:	193a      	adds	r2, r7, r4
 800881c:	6013      	str	r3, [r2, #0]
 800881e:	2301      	movs	r3, #1
 8008820:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008822:	69fb      	ldr	r3, [r7, #28]
 8008824:	f383 8810 	msr	PRIMASK, r3
}
 8008828:	46c0      	nop			@ (mov r8, r8)
 800882a:	687b      	ldr	r3, [r7, #4]
 800882c:	681b      	ldr	r3, [r3, #0]
 800882e:	689a      	ldr	r2, [r3, #8]
 8008830:	687b      	ldr	r3, [r7, #4]
 8008832:	681b      	ldr	r3, [r3, #0]
 8008834:	2101      	movs	r1, #1
 8008836:	438a      	bics	r2, r1
 8008838:	609a      	str	r2, [r3, #8]
 800883a:	193b      	adds	r3, r7, r4
 800883c:	681b      	ldr	r3, [r3, #0]
 800883e:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008840:	6a3b      	ldr	r3, [r7, #32]
 8008842:	f383 8810 	msr	PRIMASK, r3
}
 8008846:	46c0      	nop			@ (mov r8, r8)

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8008848:	687b      	ldr	r3, [r7, #4]
 800884a:	2280      	movs	r2, #128	@ 0x80
 800884c:	2120      	movs	r1, #32
 800884e:	5099      	str	r1, [r3, r2]
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008850:	687b      	ldr	r3, [r7, #4]
 8008852:	2200      	movs	r2, #0
 8008854:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8008856:	687b      	ldr	r3, [r7, #4]
 8008858:	2200      	movs	r2, #0
 800885a:	669a      	str	r2, [r3, #104]	@ 0x68
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800885c:	f3ef 8310 	mrs	r3, PRIMASK
 8008860:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 8008862:	6a7b      	ldr	r3, [r7, #36]	@ 0x24

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008864:	2480      	movs	r4, #128	@ 0x80
 8008866:	193a      	adds	r2, r7, r4
 8008868:	6013      	str	r3, [r2, #0]
 800886a:	2301      	movs	r3, #1
 800886c:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800886e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008870:	f383 8810 	msr	PRIMASK, r3
}
 8008874:	46c0      	nop			@ (mov r8, r8)
 8008876:	687b      	ldr	r3, [r7, #4]
 8008878:	681b      	ldr	r3, [r3, #0]
 800887a:	681a      	ldr	r2, [r3, #0]
 800887c:	687b      	ldr	r3, [r7, #4]
 800887e:	681b      	ldr	r3, [r3, #0]
 8008880:	2110      	movs	r1, #16
 8008882:	438a      	bics	r2, r1
 8008884:	601a      	str	r2, [r3, #0]
 8008886:	193b      	adds	r3, r7, r4
 8008888:	681b      	ldr	r3, [r3, #0]
 800888a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800888c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800888e:	f383 8810 	msr	PRIMASK, r3
}
 8008892:	46c0      	nop			@ (mov r8, r8)

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008894:	687b      	ldr	r3, [r7, #4]
 8008896:	2202      	movs	r2, #2
 8008898:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800889a:	183b      	adds	r3, r7, r0
 800889c:	881a      	ldrh	r2, [r3, #0]
 800889e:	687b      	ldr	r3, [r7, #4]
 80088a0:	0011      	movs	r1, r2
 80088a2:	0018      	movs	r0, r3
 80088a4:	f000 f848 	bl	8008938 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80088a8:	e02c      	b.n	8008904 <HAL_UART_IRQHandler+0x57c>
  }
#endif /* USART_CR3_WUFIE */
#endif /* USART_CR1_UESM */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 80088aa:	23a4      	movs	r3, #164	@ 0xa4
 80088ac:	18fb      	adds	r3, r7, r3
 80088ae:	681b      	ldr	r3, [r3, #0]
 80088b0:	2280      	movs	r2, #128	@ 0x80
 80088b2:	4013      	ands	r3, r2
 80088b4:	d00f      	beq.n	80088d6 <HAL_UART_IRQHandler+0x54e>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 80088b6:	23a0      	movs	r3, #160	@ 0xa0
 80088b8:	18fb      	adds	r3, r7, r3
 80088ba:	681b      	ldr	r3, [r3, #0]
 80088bc:	2280      	movs	r2, #128	@ 0x80
 80088be:	4013      	ands	r3, r2
 80088c0:	d009      	beq.n	80088d6 <HAL_UART_IRQHandler+0x54e>
  {
    if (huart->TxISR != NULL)
 80088c2:	687b      	ldr	r3, [r7, #4]
 80088c4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80088c6:	2b00      	cmp	r3, #0
 80088c8:	d01e      	beq.n	8008908 <HAL_UART_IRQHandler+0x580>
    {
      huart->TxISR(huart);
 80088ca:	687b      	ldr	r3, [r7, #4]
 80088cc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80088ce:	687a      	ldr	r2, [r7, #4]
 80088d0:	0010      	movs	r0, r2
 80088d2:	4798      	blx	r3
    }
    return;
 80088d4:	e018      	b.n	8008908 <HAL_UART_IRQHandler+0x580>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 80088d6:	23a4      	movs	r3, #164	@ 0xa4
 80088d8:	18fb      	adds	r3, r7, r3
 80088da:	681b      	ldr	r3, [r3, #0]
 80088dc:	2240      	movs	r2, #64	@ 0x40
 80088de:	4013      	ands	r3, r2
 80088e0:	d013      	beq.n	800890a <HAL_UART_IRQHandler+0x582>
 80088e2:	23a0      	movs	r3, #160	@ 0xa0
 80088e4:	18fb      	adds	r3, r7, r3
 80088e6:	681b      	ldr	r3, [r3, #0]
 80088e8:	2240      	movs	r2, #64	@ 0x40
 80088ea:	4013      	ands	r3, r2
 80088ec:	d00d      	beq.n	800890a <HAL_UART_IRQHandler+0x582>
  {
    UART_EndTransmit_IT(huart);
 80088ee:	687b      	ldr	r3, [r7, #4]
 80088f0:	0018      	movs	r0, r3
 80088f2:	f000 fd29 	bl	8009348 <UART_EndTransmit_IT>
    return;
 80088f6:	e008      	b.n	800890a <HAL_UART_IRQHandler+0x582>
      return;
 80088f8:	46c0      	nop			@ (mov r8, r8)
 80088fa:	e006      	b.n	800890a <HAL_UART_IRQHandler+0x582>
    return;
 80088fc:	46c0      	nop			@ (mov r8, r8)
 80088fe:	e004      	b.n	800890a <HAL_UART_IRQHandler+0x582>
      return;
 8008900:	46c0      	nop			@ (mov r8, r8)
 8008902:	e002      	b.n	800890a <HAL_UART_IRQHandler+0x582>
      return;
 8008904:	46c0      	nop			@ (mov r8, r8)
 8008906:	e000      	b.n	800890a <HAL_UART_IRQHandler+0x582>
    return;
 8008908:	46c0      	nop			@ (mov r8, r8)
  }

}
 800890a:	46bd      	mov	sp, r7
 800890c:	b02b      	add	sp, #172	@ 0xac
 800890e:	bd90      	pop	{r4, r7, pc}
 8008910:	fffffeff 	.word	0xfffffeff
 8008914:	fffffedf 	.word	0xfffffedf

08008918 <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8008918:	b580      	push	{r7, lr}
 800891a:	b082      	sub	sp, #8
 800891c:	af00      	add	r7, sp, #0
 800891e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 8008920:	46c0      	nop			@ (mov r8, r8)
 8008922:	46bd      	mov	sp, r7
 8008924:	b002      	add	sp, #8
 8008926:	bd80      	pop	{r7, pc}

08008928 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8008928:	b580      	push	{r7, lr}
 800892a:	b082      	sub	sp, #8
 800892c:	af00      	add	r7, sp, #0
 800892e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8008930:	46c0      	nop			@ (mov r8, r8)
 8008932:	46bd      	mov	sp, r7
 8008934:	b002      	add	sp, #8
 8008936:	bd80      	pop	{r7, pc}

08008938 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8008938:	b580      	push	{r7, lr}
 800893a:	b082      	sub	sp, #8
 800893c:	af00      	add	r7, sp, #0
 800893e:	6078      	str	r0, [r7, #4]
 8008940:	000a      	movs	r2, r1
 8008942:	1cbb      	adds	r3, r7, #2
 8008944:	801a      	strh	r2, [r3, #0]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8008946:	46c0      	nop			@ (mov r8, r8)
 8008948:	46bd      	mov	sp, r7
 800894a:	b002      	add	sp, #8
 800894c:	bd80      	pop	{r7, pc}
	...

08008950 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008950:	b580      	push	{r7, lr}
 8008952:	b088      	sub	sp, #32
 8008954:	af00      	add	r7, sp, #0
 8008956:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8008958:	231e      	movs	r3, #30
 800895a:	18fb      	adds	r3, r7, r3
 800895c:	2200      	movs	r2, #0
 800895e:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8008960:	687b      	ldr	r3, [r7, #4]
 8008962:	689a      	ldr	r2, [r3, #8]
 8008964:	687b      	ldr	r3, [r7, #4]
 8008966:	691b      	ldr	r3, [r3, #16]
 8008968:	431a      	orrs	r2, r3
 800896a:	687b      	ldr	r3, [r7, #4]
 800896c:	695b      	ldr	r3, [r3, #20]
 800896e:	431a      	orrs	r2, r3
 8008970:	687b      	ldr	r3, [r7, #4]
 8008972:	69db      	ldr	r3, [r3, #28]
 8008974:	4313      	orrs	r3, r2
 8008976:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8008978:	687b      	ldr	r3, [r7, #4]
 800897a:	681b      	ldr	r3, [r3, #0]
 800897c:	681b      	ldr	r3, [r3, #0]
 800897e:	4a8d      	ldr	r2, [pc, #564]	@ (8008bb4 <UART_SetConfig+0x264>)
 8008980:	4013      	ands	r3, r2
 8008982:	0019      	movs	r1, r3
 8008984:	687b      	ldr	r3, [r7, #4]
 8008986:	681b      	ldr	r3, [r3, #0]
 8008988:	697a      	ldr	r2, [r7, #20]
 800898a:	430a      	orrs	r2, r1
 800898c:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800898e:	687b      	ldr	r3, [r7, #4]
 8008990:	681b      	ldr	r3, [r3, #0]
 8008992:	685b      	ldr	r3, [r3, #4]
 8008994:	4a88      	ldr	r2, [pc, #544]	@ (8008bb8 <UART_SetConfig+0x268>)
 8008996:	4013      	ands	r3, r2
 8008998:	0019      	movs	r1, r3
 800899a:	687b      	ldr	r3, [r7, #4]
 800899c:	68da      	ldr	r2, [r3, #12]
 800899e:	687b      	ldr	r3, [r7, #4]
 80089a0:	681b      	ldr	r3, [r3, #0]
 80089a2:	430a      	orrs	r2, r1
 80089a4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80089a6:	687b      	ldr	r3, [r7, #4]
 80089a8:	699b      	ldr	r3, [r3, #24]
 80089aa:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 80089ac:	687b      	ldr	r3, [r7, #4]
 80089ae:	6a1b      	ldr	r3, [r3, #32]
 80089b0:	697a      	ldr	r2, [r7, #20]
 80089b2:	4313      	orrs	r3, r2
 80089b4:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80089b6:	687b      	ldr	r3, [r7, #4]
 80089b8:	681b      	ldr	r3, [r3, #0]
 80089ba:	689b      	ldr	r3, [r3, #8]
 80089bc:	4a7f      	ldr	r2, [pc, #508]	@ (8008bbc <UART_SetConfig+0x26c>)
 80089be:	4013      	ands	r3, r2
 80089c0:	0019      	movs	r1, r3
 80089c2:	687b      	ldr	r3, [r7, #4]
 80089c4:	681b      	ldr	r3, [r3, #0]
 80089c6:	697a      	ldr	r2, [r7, #20]
 80089c8:	430a      	orrs	r2, r1
 80089ca:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80089cc:	687b      	ldr	r3, [r7, #4]
 80089ce:	681b      	ldr	r3, [r3, #0]
 80089d0:	4a7b      	ldr	r2, [pc, #492]	@ (8008bc0 <UART_SetConfig+0x270>)
 80089d2:	4293      	cmp	r3, r2
 80089d4:	d127      	bne.n	8008a26 <UART_SetConfig+0xd6>
 80089d6:	4b7b      	ldr	r3, [pc, #492]	@ (8008bc4 <UART_SetConfig+0x274>)
 80089d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80089da:	2203      	movs	r2, #3
 80089dc:	4013      	ands	r3, r2
 80089de:	2b03      	cmp	r3, #3
 80089e0:	d00d      	beq.n	80089fe <UART_SetConfig+0xae>
 80089e2:	d81b      	bhi.n	8008a1c <UART_SetConfig+0xcc>
 80089e4:	2b02      	cmp	r3, #2
 80089e6:	d014      	beq.n	8008a12 <UART_SetConfig+0xc2>
 80089e8:	d818      	bhi.n	8008a1c <UART_SetConfig+0xcc>
 80089ea:	2b00      	cmp	r3, #0
 80089ec:	d002      	beq.n	80089f4 <UART_SetConfig+0xa4>
 80089ee:	2b01      	cmp	r3, #1
 80089f0:	d00a      	beq.n	8008a08 <UART_SetConfig+0xb8>
 80089f2:	e013      	b.n	8008a1c <UART_SetConfig+0xcc>
 80089f4:	231f      	movs	r3, #31
 80089f6:	18fb      	adds	r3, r7, r3
 80089f8:	2200      	movs	r2, #0
 80089fa:	701a      	strb	r2, [r3, #0]
 80089fc:	e021      	b.n	8008a42 <UART_SetConfig+0xf2>
 80089fe:	231f      	movs	r3, #31
 8008a00:	18fb      	adds	r3, r7, r3
 8008a02:	2202      	movs	r2, #2
 8008a04:	701a      	strb	r2, [r3, #0]
 8008a06:	e01c      	b.n	8008a42 <UART_SetConfig+0xf2>
 8008a08:	231f      	movs	r3, #31
 8008a0a:	18fb      	adds	r3, r7, r3
 8008a0c:	2204      	movs	r2, #4
 8008a0e:	701a      	strb	r2, [r3, #0]
 8008a10:	e017      	b.n	8008a42 <UART_SetConfig+0xf2>
 8008a12:	231f      	movs	r3, #31
 8008a14:	18fb      	adds	r3, r7, r3
 8008a16:	2208      	movs	r2, #8
 8008a18:	701a      	strb	r2, [r3, #0]
 8008a1a:	e012      	b.n	8008a42 <UART_SetConfig+0xf2>
 8008a1c:	231f      	movs	r3, #31
 8008a1e:	18fb      	adds	r3, r7, r3
 8008a20:	2210      	movs	r2, #16
 8008a22:	701a      	strb	r2, [r3, #0]
 8008a24:	e00d      	b.n	8008a42 <UART_SetConfig+0xf2>
 8008a26:	687b      	ldr	r3, [r7, #4]
 8008a28:	681b      	ldr	r3, [r3, #0]
 8008a2a:	4a67      	ldr	r2, [pc, #412]	@ (8008bc8 <UART_SetConfig+0x278>)
 8008a2c:	4293      	cmp	r3, r2
 8008a2e:	d104      	bne.n	8008a3a <UART_SetConfig+0xea>
 8008a30:	231f      	movs	r3, #31
 8008a32:	18fb      	adds	r3, r7, r3
 8008a34:	2200      	movs	r2, #0
 8008a36:	701a      	strb	r2, [r3, #0]
 8008a38:	e003      	b.n	8008a42 <UART_SetConfig+0xf2>
 8008a3a:	231f      	movs	r3, #31
 8008a3c:	18fb      	adds	r3, r7, r3
 8008a3e:	2210      	movs	r2, #16
 8008a40:	701a      	strb	r2, [r3, #0]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008a42:	687b      	ldr	r3, [r7, #4]
 8008a44:	69da      	ldr	r2, [r3, #28]
 8008a46:	2380      	movs	r3, #128	@ 0x80
 8008a48:	021b      	lsls	r3, r3, #8
 8008a4a:	429a      	cmp	r2, r3
 8008a4c:	d15c      	bne.n	8008b08 <UART_SetConfig+0x1b8>
  {
    switch (clocksource)
 8008a4e:	231f      	movs	r3, #31
 8008a50:	18fb      	adds	r3, r7, r3
 8008a52:	781b      	ldrb	r3, [r3, #0]
 8008a54:	2b08      	cmp	r3, #8
 8008a56:	d015      	beq.n	8008a84 <UART_SetConfig+0x134>
 8008a58:	dc18      	bgt.n	8008a8c <UART_SetConfig+0x13c>
 8008a5a:	2b04      	cmp	r3, #4
 8008a5c:	d00d      	beq.n	8008a7a <UART_SetConfig+0x12a>
 8008a5e:	dc15      	bgt.n	8008a8c <UART_SetConfig+0x13c>
 8008a60:	2b00      	cmp	r3, #0
 8008a62:	d002      	beq.n	8008a6a <UART_SetConfig+0x11a>
 8008a64:	2b02      	cmp	r3, #2
 8008a66:	d005      	beq.n	8008a74 <UART_SetConfig+0x124>
 8008a68:	e010      	b.n	8008a8c <UART_SetConfig+0x13c>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008a6a:	f7fd fe2f 	bl	80066cc <HAL_RCC_GetPCLK1Freq>
 8008a6e:	0003      	movs	r3, r0
 8008a70:	61bb      	str	r3, [r7, #24]
        break;
 8008a72:	e012      	b.n	8008a9a <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8008a74:	4b55      	ldr	r3, [pc, #340]	@ (8008bcc <UART_SetConfig+0x27c>)
 8008a76:	61bb      	str	r3, [r7, #24]
        break;
 8008a78:	e00f      	b.n	8008a9a <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008a7a:	f7fd fdc7 	bl	800660c <HAL_RCC_GetSysClockFreq>
 8008a7e:	0003      	movs	r3, r0
 8008a80:	61bb      	str	r3, [r7, #24]
        break;
 8008a82:	e00a      	b.n	8008a9a <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008a84:	2380      	movs	r3, #128	@ 0x80
 8008a86:	021b      	lsls	r3, r3, #8
 8008a88:	61bb      	str	r3, [r7, #24]
        break;
 8008a8a:	e006      	b.n	8008a9a <UART_SetConfig+0x14a>
      default:
        pclk = 0U;
 8008a8c:	2300      	movs	r3, #0
 8008a8e:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8008a90:	231e      	movs	r3, #30
 8008a92:	18fb      	adds	r3, r7, r3
 8008a94:	2201      	movs	r2, #1
 8008a96:	701a      	strb	r2, [r3, #0]
        break;
 8008a98:	46c0      	nop			@ (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8008a9a:	69bb      	ldr	r3, [r7, #24]
 8008a9c:	2b00      	cmp	r3, #0
 8008a9e:	d100      	bne.n	8008aa2 <UART_SetConfig+0x152>
 8008aa0:	e07a      	b.n	8008b98 <UART_SetConfig+0x248>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8008aa2:	69bb      	ldr	r3, [r7, #24]
 8008aa4:	005a      	lsls	r2, r3, #1
 8008aa6:	687b      	ldr	r3, [r7, #4]
 8008aa8:	685b      	ldr	r3, [r3, #4]
 8008aaa:	085b      	lsrs	r3, r3, #1
 8008aac:	18d2      	adds	r2, r2, r3
 8008aae:	687b      	ldr	r3, [r7, #4]
 8008ab0:	685b      	ldr	r3, [r3, #4]
 8008ab2:	0019      	movs	r1, r3
 8008ab4:	0010      	movs	r0, r2
 8008ab6:	f7f7 fb4d 	bl	8000154 <__udivsi3>
 8008aba:	0003      	movs	r3, r0
 8008abc:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008abe:	693b      	ldr	r3, [r7, #16]
 8008ac0:	2b0f      	cmp	r3, #15
 8008ac2:	d91c      	bls.n	8008afe <UART_SetConfig+0x1ae>
 8008ac4:	693a      	ldr	r2, [r7, #16]
 8008ac6:	2380      	movs	r3, #128	@ 0x80
 8008ac8:	025b      	lsls	r3, r3, #9
 8008aca:	429a      	cmp	r2, r3
 8008acc:	d217      	bcs.n	8008afe <UART_SetConfig+0x1ae>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8008ace:	693b      	ldr	r3, [r7, #16]
 8008ad0:	b29a      	uxth	r2, r3
 8008ad2:	200e      	movs	r0, #14
 8008ad4:	183b      	adds	r3, r7, r0
 8008ad6:	210f      	movs	r1, #15
 8008ad8:	438a      	bics	r2, r1
 8008ada:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8008adc:	693b      	ldr	r3, [r7, #16]
 8008ade:	085b      	lsrs	r3, r3, #1
 8008ae0:	b29b      	uxth	r3, r3
 8008ae2:	2207      	movs	r2, #7
 8008ae4:	4013      	ands	r3, r2
 8008ae6:	b299      	uxth	r1, r3
 8008ae8:	183b      	adds	r3, r7, r0
 8008aea:	183a      	adds	r2, r7, r0
 8008aec:	8812      	ldrh	r2, [r2, #0]
 8008aee:	430a      	orrs	r2, r1
 8008af0:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8008af2:	687b      	ldr	r3, [r7, #4]
 8008af4:	681b      	ldr	r3, [r3, #0]
 8008af6:	183a      	adds	r2, r7, r0
 8008af8:	8812      	ldrh	r2, [r2, #0]
 8008afa:	60da      	str	r2, [r3, #12]
 8008afc:	e04c      	b.n	8008b98 <UART_SetConfig+0x248>
      }
      else
      {
        ret = HAL_ERROR;
 8008afe:	231e      	movs	r3, #30
 8008b00:	18fb      	adds	r3, r7, r3
 8008b02:	2201      	movs	r2, #1
 8008b04:	701a      	strb	r2, [r3, #0]
 8008b06:	e047      	b.n	8008b98 <UART_SetConfig+0x248>
      }
    }
  }
  else
  {
    switch (clocksource)
 8008b08:	231f      	movs	r3, #31
 8008b0a:	18fb      	adds	r3, r7, r3
 8008b0c:	781b      	ldrb	r3, [r3, #0]
 8008b0e:	2b08      	cmp	r3, #8
 8008b10:	d015      	beq.n	8008b3e <UART_SetConfig+0x1ee>
 8008b12:	dc18      	bgt.n	8008b46 <UART_SetConfig+0x1f6>
 8008b14:	2b04      	cmp	r3, #4
 8008b16:	d00d      	beq.n	8008b34 <UART_SetConfig+0x1e4>
 8008b18:	dc15      	bgt.n	8008b46 <UART_SetConfig+0x1f6>
 8008b1a:	2b00      	cmp	r3, #0
 8008b1c:	d002      	beq.n	8008b24 <UART_SetConfig+0x1d4>
 8008b1e:	2b02      	cmp	r3, #2
 8008b20:	d005      	beq.n	8008b2e <UART_SetConfig+0x1de>
 8008b22:	e010      	b.n	8008b46 <UART_SetConfig+0x1f6>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008b24:	f7fd fdd2 	bl	80066cc <HAL_RCC_GetPCLK1Freq>
 8008b28:	0003      	movs	r3, r0
 8008b2a:	61bb      	str	r3, [r7, #24]
        break;
 8008b2c:	e012      	b.n	8008b54 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8008b2e:	4b27      	ldr	r3, [pc, #156]	@ (8008bcc <UART_SetConfig+0x27c>)
 8008b30:	61bb      	str	r3, [r7, #24]
        break;
 8008b32:	e00f      	b.n	8008b54 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008b34:	f7fd fd6a 	bl	800660c <HAL_RCC_GetSysClockFreq>
 8008b38:	0003      	movs	r3, r0
 8008b3a:	61bb      	str	r3, [r7, #24]
        break;
 8008b3c:	e00a      	b.n	8008b54 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008b3e:	2380      	movs	r3, #128	@ 0x80
 8008b40:	021b      	lsls	r3, r3, #8
 8008b42:	61bb      	str	r3, [r7, #24]
        break;
 8008b44:	e006      	b.n	8008b54 <UART_SetConfig+0x204>
      default:
        pclk = 0U;
 8008b46:	2300      	movs	r3, #0
 8008b48:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8008b4a:	231e      	movs	r3, #30
 8008b4c:	18fb      	adds	r3, r7, r3
 8008b4e:	2201      	movs	r2, #1
 8008b50:	701a      	strb	r2, [r3, #0]
        break;
 8008b52:	46c0      	nop			@ (mov r8, r8)
    }

    if (pclk != 0U)
 8008b54:	69bb      	ldr	r3, [r7, #24]
 8008b56:	2b00      	cmp	r3, #0
 8008b58:	d01e      	beq.n	8008b98 <UART_SetConfig+0x248>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8008b5a:	687b      	ldr	r3, [r7, #4]
 8008b5c:	685b      	ldr	r3, [r3, #4]
 8008b5e:	085a      	lsrs	r2, r3, #1
 8008b60:	69bb      	ldr	r3, [r7, #24]
 8008b62:	18d2      	adds	r2, r2, r3
 8008b64:	687b      	ldr	r3, [r7, #4]
 8008b66:	685b      	ldr	r3, [r3, #4]
 8008b68:	0019      	movs	r1, r3
 8008b6a:	0010      	movs	r0, r2
 8008b6c:	f7f7 faf2 	bl	8000154 <__udivsi3>
 8008b70:	0003      	movs	r3, r0
 8008b72:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008b74:	693b      	ldr	r3, [r7, #16]
 8008b76:	2b0f      	cmp	r3, #15
 8008b78:	d90a      	bls.n	8008b90 <UART_SetConfig+0x240>
 8008b7a:	693a      	ldr	r2, [r7, #16]
 8008b7c:	2380      	movs	r3, #128	@ 0x80
 8008b7e:	025b      	lsls	r3, r3, #9
 8008b80:	429a      	cmp	r2, r3
 8008b82:	d205      	bcs.n	8008b90 <UART_SetConfig+0x240>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8008b84:	693b      	ldr	r3, [r7, #16]
 8008b86:	b29a      	uxth	r2, r3
 8008b88:	687b      	ldr	r3, [r7, #4]
 8008b8a:	681b      	ldr	r3, [r3, #0]
 8008b8c:	60da      	str	r2, [r3, #12]
 8008b8e:	e003      	b.n	8008b98 <UART_SetConfig+0x248>
      }
      else
      {
        ret = HAL_ERROR;
 8008b90:	231e      	movs	r3, #30
 8008b92:	18fb      	adds	r3, r7, r3
 8008b94:	2201      	movs	r2, #1
 8008b96:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8008b98:	687b      	ldr	r3, [r7, #4]
 8008b9a:	2200      	movs	r2, #0
 8008b9c:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8008b9e:	687b      	ldr	r3, [r7, #4]
 8008ba0:	2200      	movs	r2, #0
 8008ba2:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8008ba4:	231e      	movs	r3, #30
 8008ba6:	18fb      	adds	r3, r7, r3
 8008ba8:	781b      	ldrb	r3, [r3, #0]
}
 8008baa:	0018      	movs	r0, r3
 8008bac:	46bd      	mov	sp, r7
 8008bae:	b008      	add	sp, #32
 8008bb0:	bd80      	pop	{r7, pc}
 8008bb2:	46c0      	nop			@ (mov r8, r8)
 8008bb4:	ffff69f3 	.word	0xffff69f3
 8008bb8:	ffffcfff 	.word	0xffffcfff
 8008bbc:	fffff4ff 	.word	0xfffff4ff
 8008bc0:	40013800 	.word	0x40013800
 8008bc4:	40021000 	.word	0x40021000
 8008bc8:	40004400 	.word	0x40004400
 8008bcc:	007a1200 	.word	0x007a1200

08008bd0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8008bd0:	b580      	push	{r7, lr}
 8008bd2:	b082      	sub	sp, #8
 8008bd4:	af00      	add	r7, sp, #0
 8008bd6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8008bd8:	687b      	ldr	r3, [r7, #4]
 8008bda:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008bdc:	2208      	movs	r2, #8
 8008bde:	4013      	ands	r3, r2
 8008be0:	d00b      	beq.n	8008bfa <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8008be2:	687b      	ldr	r3, [r7, #4]
 8008be4:	681b      	ldr	r3, [r3, #0]
 8008be6:	685b      	ldr	r3, [r3, #4]
 8008be8:	4a4a      	ldr	r2, [pc, #296]	@ (8008d14 <UART_AdvFeatureConfig+0x144>)
 8008bea:	4013      	ands	r3, r2
 8008bec:	0019      	movs	r1, r3
 8008bee:	687b      	ldr	r3, [r7, #4]
 8008bf0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8008bf2:	687b      	ldr	r3, [r7, #4]
 8008bf4:	681b      	ldr	r3, [r3, #0]
 8008bf6:	430a      	orrs	r2, r1
 8008bf8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8008bfa:	687b      	ldr	r3, [r7, #4]
 8008bfc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008bfe:	2201      	movs	r2, #1
 8008c00:	4013      	ands	r3, r2
 8008c02:	d00b      	beq.n	8008c1c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8008c04:	687b      	ldr	r3, [r7, #4]
 8008c06:	681b      	ldr	r3, [r3, #0]
 8008c08:	685b      	ldr	r3, [r3, #4]
 8008c0a:	4a43      	ldr	r2, [pc, #268]	@ (8008d18 <UART_AdvFeatureConfig+0x148>)
 8008c0c:	4013      	ands	r3, r2
 8008c0e:	0019      	movs	r1, r3
 8008c10:	687b      	ldr	r3, [r7, #4]
 8008c12:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8008c14:	687b      	ldr	r3, [r7, #4]
 8008c16:	681b      	ldr	r3, [r3, #0]
 8008c18:	430a      	orrs	r2, r1
 8008c1a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8008c1c:	687b      	ldr	r3, [r7, #4]
 8008c1e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008c20:	2202      	movs	r2, #2
 8008c22:	4013      	ands	r3, r2
 8008c24:	d00b      	beq.n	8008c3e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8008c26:	687b      	ldr	r3, [r7, #4]
 8008c28:	681b      	ldr	r3, [r3, #0]
 8008c2a:	685b      	ldr	r3, [r3, #4]
 8008c2c:	4a3b      	ldr	r2, [pc, #236]	@ (8008d1c <UART_AdvFeatureConfig+0x14c>)
 8008c2e:	4013      	ands	r3, r2
 8008c30:	0019      	movs	r1, r3
 8008c32:	687b      	ldr	r3, [r7, #4]
 8008c34:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008c36:	687b      	ldr	r3, [r7, #4]
 8008c38:	681b      	ldr	r3, [r3, #0]
 8008c3a:	430a      	orrs	r2, r1
 8008c3c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8008c3e:	687b      	ldr	r3, [r7, #4]
 8008c40:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008c42:	2204      	movs	r2, #4
 8008c44:	4013      	ands	r3, r2
 8008c46:	d00b      	beq.n	8008c60 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8008c48:	687b      	ldr	r3, [r7, #4]
 8008c4a:	681b      	ldr	r3, [r3, #0]
 8008c4c:	685b      	ldr	r3, [r3, #4]
 8008c4e:	4a34      	ldr	r2, [pc, #208]	@ (8008d20 <UART_AdvFeatureConfig+0x150>)
 8008c50:	4013      	ands	r3, r2
 8008c52:	0019      	movs	r1, r3
 8008c54:	687b      	ldr	r3, [r7, #4]
 8008c56:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8008c58:	687b      	ldr	r3, [r7, #4]
 8008c5a:	681b      	ldr	r3, [r3, #0]
 8008c5c:	430a      	orrs	r2, r1
 8008c5e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8008c60:	687b      	ldr	r3, [r7, #4]
 8008c62:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008c64:	2210      	movs	r2, #16
 8008c66:	4013      	ands	r3, r2
 8008c68:	d00b      	beq.n	8008c82 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8008c6a:	687b      	ldr	r3, [r7, #4]
 8008c6c:	681b      	ldr	r3, [r3, #0]
 8008c6e:	689b      	ldr	r3, [r3, #8]
 8008c70:	4a2c      	ldr	r2, [pc, #176]	@ (8008d24 <UART_AdvFeatureConfig+0x154>)
 8008c72:	4013      	ands	r3, r2
 8008c74:	0019      	movs	r1, r3
 8008c76:	687b      	ldr	r3, [r7, #4]
 8008c78:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008c7a:	687b      	ldr	r3, [r7, #4]
 8008c7c:	681b      	ldr	r3, [r3, #0]
 8008c7e:	430a      	orrs	r2, r1
 8008c80:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8008c82:	687b      	ldr	r3, [r7, #4]
 8008c84:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008c86:	2220      	movs	r2, #32
 8008c88:	4013      	ands	r3, r2
 8008c8a:	d00b      	beq.n	8008ca4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8008c8c:	687b      	ldr	r3, [r7, #4]
 8008c8e:	681b      	ldr	r3, [r3, #0]
 8008c90:	689b      	ldr	r3, [r3, #8]
 8008c92:	4a25      	ldr	r2, [pc, #148]	@ (8008d28 <UART_AdvFeatureConfig+0x158>)
 8008c94:	4013      	ands	r3, r2
 8008c96:	0019      	movs	r1, r3
 8008c98:	687b      	ldr	r3, [r7, #4]
 8008c9a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8008c9c:	687b      	ldr	r3, [r7, #4]
 8008c9e:	681b      	ldr	r3, [r3, #0]
 8008ca0:	430a      	orrs	r2, r1
 8008ca2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8008ca4:	687b      	ldr	r3, [r7, #4]
 8008ca6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008ca8:	2240      	movs	r2, #64	@ 0x40
 8008caa:	4013      	ands	r3, r2
 8008cac:	d01d      	beq.n	8008cea <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8008cae:	687b      	ldr	r3, [r7, #4]
 8008cb0:	681b      	ldr	r3, [r3, #0]
 8008cb2:	685b      	ldr	r3, [r3, #4]
 8008cb4:	4a1d      	ldr	r2, [pc, #116]	@ (8008d2c <UART_AdvFeatureConfig+0x15c>)
 8008cb6:	4013      	ands	r3, r2
 8008cb8:	0019      	movs	r1, r3
 8008cba:	687b      	ldr	r3, [r7, #4]
 8008cbc:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8008cbe:	687b      	ldr	r3, [r7, #4]
 8008cc0:	681b      	ldr	r3, [r3, #0]
 8008cc2:	430a      	orrs	r2, r1
 8008cc4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8008cc6:	687b      	ldr	r3, [r7, #4]
 8008cc8:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8008cca:	2380      	movs	r3, #128	@ 0x80
 8008ccc:	035b      	lsls	r3, r3, #13
 8008cce:	429a      	cmp	r2, r3
 8008cd0:	d10b      	bne.n	8008cea <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8008cd2:	687b      	ldr	r3, [r7, #4]
 8008cd4:	681b      	ldr	r3, [r3, #0]
 8008cd6:	685b      	ldr	r3, [r3, #4]
 8008cd8:	4a15      	ldr	r2, [pc, #84]	@ (8008d30 <UART_AdvFeatureConfig+0x160>)
 8008cda:	4013      	ands	r3, r2
 8008cdc:	0019      	movs	r1, r3
 8008cde:	687b      	ldr	r3, [r7, #4]
 8008ce0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8008ce2:	687b      	ldr	r3, [r7, #4]
 8008ce4:	681b      	ldr	r3, [r3, #0]
 8008ce6:	430a      	orrs	r2, r1
 8008ce8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8008cea:	687b      	ldr	r3, [r7, #4]
 8008cec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008cee:	2280      	movs	r2, #128	@ 0x80
 8008cf0:	4013      	ands	r3, r2
 8008cf2:	d00b      	beq.n	8008d0c <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8008cf4:	687b      	ldr	r3, [r7, #4]
 8008cf6:	681b      	ldr	r3, [r3, #0]
 8008cf8:	685b      	ldr	r3, [r3, #4]
 8008cfa:	4a0e      	ldr	r2, [pc, #56]	@ (8008d34 <UART_AdvFeatureConfig+0x164>)
 8008cfc:	4013      	ands	r3, r2
 8008cfe:	0019      	movs	r1, r3
 8008d00:	687b      	ldr	r3, [r7, #4]
 8008d02:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8008d04:	687b      	ldr	r3, [r7, #4]
 8008d06:	681b      	ldr	r3, [r3, #0]
 8008d08:	430a      	orrs	r2, r1
 8008d0a:	605a      	str	r2, [r3, #4]
  }
}
 8008d0c:	46c0      	nop			@ (mov r8, r8)
 8008d0e:	46bd      	mov	sp, r7
 8008d10:	b002      	add	sp, #8
 8008d12:	bd80      	pop	{r7, pc}
 8008d14:	ffff7fff 	.word	0xffff7fff
 8008d18:	fffdffff 	.word	0xfffdffff
 8008d1c:	fffeffff 	.word	0xfffeffff
 8008d20:	fffbffff 	.word	0xfffbffff
 8008d24:	ffffefff 	.word	0xffffefff
 8008d28:	ffffdfff 	.word	0xffffdfff
 8008d2c:	ffefffff 	.word	0xffefffff
 8008d30:	ff9fffff 	.word	0xff9fffff
 8008d34:	fff7ffff 	.word	0xfff7ffff

08008d38 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8008d38:	b580      	push	{r7, lr}
 8008d3a:	b092      	sub	sp, #72	@ 0x48
 8008d3c:	af02      	add	r7, sp, #8
 8008d3e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008d40:	687b      	ldr	r3, [r7, #4]
 8008d42:	2284      	movs	r2, #132	@ 0x84
 8008d44:	2100      	movs	r1, #0
 8008d46:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8008d48:	f7fb ffe4 	bl	8004d14 <HAL_GetTick>
 8008d4c:	0003      	movs	r3, r0
 8008d4e:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8008d50:	687b      	ldr	r3, [r7, #4]
 8008d52:	681b      	ldr	r3, [r3, #0]
 8008d54:	681b      	ldr	r3, [r3, #0]
 8008d56:	2208      	movs	r2, #8
 8008d58:	4013      	ands	r3, r2
 8008d5a:	2b08      	cmp	r3, #8
 8008d5c:	d12c      	bne.n	8008db8 <UART_CheckIdleState+0x80>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008d5e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008d60:	2280      	movs	r2, #128	@ 0x80
 8008d62:	0391      	lsls	r1, r2, #14
 8008d64:	6878      	ldr	r0, [r7, #4]
 8008d66:	4a46      	ldr	r2, [pc, #280]	@ (8008e80 <UART_CheckIdleState+0x148>)
 8008d68:	9200      	str	r2, [sp, #0]
 8008d6a:	2200      	movs	r2, #0
 8008d6c:	f000 f88c 	bl	8008e88 <UART_WaitOnFlagUntilTimeout>
 8008d70:	1e03      	subs	r3, r0, #0
 8008d72:	d021      	beq.n	8008db8 <UART_CheckIdleState+0x80>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008d74:	f3ef 8310 	mrs	r3, PRIMASK
 8008d78:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 8008d7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8008d7c:	63bb      	str	r3, [r7, #56]	@ 0x38
 8008d7e:	2301      	movs	r3, #1
 8008d80:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008d82:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008d84:	f383 8810 	msr	PRIMASK, r3
}
 8008d88:	46c0      	nop			@ (mov r8, r8)
 8008d8a:	687b      	ldr	r3, [r7, #4]
 8008d8c:	681b      	ldr	r3, [r3, #0]
 8008d8e:	681a      	ldr	r2, [r3, #0]
 8008d90:	687b      	ldr	r3, [r7, #4]
 8008d92:	681b      	ldr	r3, [r3, #0]
 8008d94:	2180      	movs	r1, #128	@ 0x80
 8008d96:	438a      	bics	r2, r1
 8008d98:	601a      	str	r2, [r3, #0]
 8008d9a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008d9c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008d9e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008da0:	f383 8810 	msr	PRIMASK, r3
}
 8008da4:	46c0      	nop			@ (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 8008da6:	687b      	ldr	r3, [r7, #4]
 8008da8:	2220      	movs	r2, #32
 8008daa:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8008dac:	687b      	ldr	r3, [r7, #4]
 8008dae:	2278      	movs	r2, #120	@ 0x78
 8008db0:	2100      	movs	r1, #0
 8008db2:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008db4:	2303      	movs	r3, #3
 8008db6:	e05f      	b.n	8008e78 <UART_CheckIdleState+0x140>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8008db8:	687b      	ldr	r3, [r7, #4]
 8008dba:	681b      	ldr	r3, [r3, #0]
 8008dbc:	681b      	ldr	r3, [r3, #0]
 8008dbe:	2204      	movs	r2, #4
 8008dc0:	4013      	ands	r3, r2
 8008dc2:	2b04      	cmp	r3, #4
 8008dc4:	d146      	bne.n	8008e54 <UART_CheckIdleState+0x11c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008dc6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008dc8:	2280      	movs	r2, #128	@ 0x80
 8008dca:	03d1      	lsls	r1, r2, #15
 8008dcc:	6878      	ldr	r0, [r7, #4]
 8008dce:	4a2c      	ldr	r2, [pc, #176]	@ (8008e80 <UART_CheckIdleState+0x148>)
 8008dd0:	9200      	str	r2, [sp, #0]
 8008dd2:	2200      	movs	r2, #0
 8008dd4:	f000 f858 	bl	8008e88 <UART_WaitOnFlagUntilTimeout>
 8008dd8:	1e03      	subs	r3, r0, #0
 8008dda:	d03b      	beq.n	8008e54 <UART_CheckIdleState+0x11c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008ddc:	f3ef 8310 	mrs	r3, PRIMASK
 8008de0:	60fb      	str	r3, [r7, #12]
  return(result);
 8008de2:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008de4:	637b      	str	r3, [r7, #52]	@ 0x34
 8008de6:	2301      	movs	r3, #1
 8008de8:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008dea:	693b      	ldr	r3, [r7, #16]
 8008dec:	f383 8810 	msr	PRIMASK, r3
}
 8008df0:	46c0      	nop			@ (mov r8, r8)
 8008df2:	687b      	ldr	r3, [r7, #4]
 8008df4:	681b      	ldr	r3, [r3, #0]
 8008df6:	681a      	ldr	r2, [r3, #0]
 8008df8:	687b      	ldr	r3, [r7, #4]
 8008dfa:	681b      	ldr	r3, [r3, #0]
 8008dfc:	4921      	ldr	r1, [pc, #132]	@ (8008e84 <UART_CheckIdleState+0x14c>)
 8008dfe:	400a      	ands	r2, r1
 8008e00:	601a      	str	r2, [r3, #0]
 8008e02:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008e04:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008e06:	697b      	ldr	r3, [r7, #20]
 8008e08:	f383 8810 	msr	PRIMASK, r3
}
 8008e0c:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008e0e:	f3ef 8310 	mrs	r3, PRIMASK
 8008e12:	61bb      	str	r3, [r7, #24]
  return(result);
 8008e14:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008e16:	633b      	str	r3, [r7, #48]	@ 0x30
 8008e18:	2301      	movs	r3, #1
 8008e1a:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008e1c:	69fb      	ldr	r3, [r7, #28]
 8008e1e:	f383 8810 	msr	PRIMASK, r3
}
 8008e22:	46c0      	nop			@ (mov r8, r8)
 8008e24:	687b      	ldr	r3, [r7, #4]
 8008e26:	681b      	ldr	r3, [r3, #0]
 8008e28:	689a      	ldr	r2, [r3, #8]
 8008e2a:	687b      	ldr	r3, [r7, #4]
 8008e2c:	681b      	ldr	r3, [r3, #0]
 8008e2e:	2101      	movs	r1, #1
 8008e30:	438a      	bics	r2, r1
 8008e32:	609a      	str	r2, [r3, #8]
 8008e34:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008e36:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008e38:	6a3b      	ldr	r3, [r7, #32]
 8008e3a:	f383 8810 	msr	PRIMASK, r3
}
 8008e3e:	46c0      	nop			@ (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 8008e40:	687b      	ldr	r3, [r7, #4]
 8008e42:	2280      	movs	r2, #128	@ 0x80
 8008e44:	2120      	movs	r1, #32
 8008e46:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8008e48:	687b      	ldr	r3, [r7, #4]
 8008e4a:	2278      	movs	r2, #120	@ 0x78
 8008e4c:	2100      	movs	r1, #0
 8008e4e:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008e50:	2303      	movs	r3, #3
 8008e52:	e011      	b.n	8008e78 <UART_CheckIdleState+0x140>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8008e54:	687b      	ldr	r3, [r7, #4]
 8008e56:	2220      	movs	r2, #32
 8008e58:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8008e5a:	687b      	ldr	r3, [r7, #4]
 8008e5c:	2280      	movs	r2, #128	@ 0x80
 8008e5e:	2120      	movs	r1, #32
 8008e60:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008e62:	687b      	ldr	r3, [r7, #4]
 8008e64:	2200      	movs	r2, #0
 8008e66:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008e68:	687b      	ldr	r3, [r7, #4]
 8008e6a:	2200      	movs	r2, #0
 8008e6c:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8008e6e:	687b      	ldr	r3, [r7, #4]
 8008e70:	2278      	movs	r2, #120	@ 0x78
 8008e72:	2100      	movs	r1, #0
 8008e74:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8008e76:	2300      	movs	r3, #0
}
 8008e78:	0018      	movs	r0, r3
 8008e7a:	46bd      	mov	sp, r7
 8008e7c:	b010      	add	sp, #64	@ 0x40
 8008e7e:	bd80      	pop	{r7, pc}
 8008e80:	01ffffff 	.word	0x01ffffff
 8008e84:	fffffedf 	.word	0xfffffedf

08008e88 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8008e88:	b580      	push	{r7, lr}
 8008e8a:	b084      	sub	sp, #16
 8008e8c:	af00      	add	r7, sp, #0
 8008e8e:	60f8      	str	r0, [r7, #12]
 8008e90:	60b9      	str	r1, [r7, #8]
 8008e92:	603b      	str	r3, [r7, #0]
 8008e94:	1dfb      	adds	r3, r7, #7
 8008e96:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008e98:	e051      	b.n	8008f3e <UART_WaitOnFlagUntilTimeout+0xb6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008e9a:	69bb      	ldr	r3, [r7, #24]
 8008e9c:	3301      	adds	r3, #1
 8008e9e:	d04e      	beq.n	8008f3e <UART_WaitOnFlagUntilTimeout+0xb6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008ea0:	f7fb ff38 	bl	8004d14 <HAL_GetTick>
 8008ea4:	0002      	movs	r2, r0
 8008ea6:	683b      	ldr	r3, [r7, #0]
 8008ea8:	1ad3      	subs	r3, r2, r3
 8008eaa:	69ba      	ldr	r2, [r7, #24]
 8008eac:	429a      	cmp	r2, r3
 8008eae:	d302      	bcc.n	8008eb6 <UART_WaitOnFlagUntilTimeout+0x2e>
 8008eb0:	69bb      	ldr	r3, [r7, #24]
 8008eb2:	2b00      	cmp	r3, #0
 8008eb4:	d101      	bne.n	8008eba <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 8008eb6:	2303      	movs	r3, #3
 8008eb8:	e051      	b.n	8008f5e <UART_WaitOnFlagUntilTimeout+0xd6>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8008eba:	68fb      	ldr	r3, [r7, #12]
 8008ebc:	681b      	ldr	r3, [r3, #0]
 8008ebe:	681b      	ldr	r3, [r3, #0]
 8008ec0:	2204      	movs	r2, #4
 8008ec2:	4013      	ands	r3, r2
 8008ec4:	d03b      	beq.n	8008f3e <UART_WaitOnFlagUntilTimeout+0xb6>
 8008ec6:	68bb      	ldr	r3, [r7, #8]
 8008ec8:	2b80      	cmp	r3, #128	@ 0x80
 8008eca:	d038      	beq.n	8008f3e <UART_WaitOnFlagUntilTimeout+0xb6>
 8008ecc:	68bb      	ldr	r3, [r7, #8]
 8008ece:	2b40      	cmp	r3, #64	@ 0x40
 8008ed0:	d035      	beq.n	8008f3e <UART_WaitOnFlagUntilTimeout+0xb6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8008ed2:	68fb      	ldr	r3, [r7, #12]
 8008ed4:	681b      	ldr	r3, [r3, #0]
 8008ed6:	69db      	ldr	r3, [r3, #28]
 8008ed8:	2208      	movs	r2, #8
 8008eda:	4013      	ands	r3, r2
 8008edc:	2b08      	cmp	r3, #8
 8008ede:	d111      	bne.n	8008f04 <UART_WaitOnFlagUntilTimeout+0x7c>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8008ee0:	68fb      	ldr	r3, [r7, #12]
 8008ee2:	681b      	ldr	r3, [r3, #0]
 8008ee4:	2208      	movs	r2, #8
 8008ee6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8008ee8:	68fb      	ldr	r3, [r7, #12]
 8008eea:	0018      	movs	r0, r3
 8008eec:	f000 f916 	bl	800911c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8008ef0:	68fb      	ldr	r3, [r7, #12]
 8008ef2:	2284      	movs	r2, #132	@ 0x84
 8008ef4:	2108      	movs	r1, #8
 8008ef6:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8008ef8:	68fb      	ldr	r3, [r7, #12]
 8008efa:	2278      	movs	r2, #120	@ 0x78
 8008efc:	2100      	movs	r1, #0
 8008efe:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8008f00:	2301      	movs	r3, #1
 8008f02:	e02c      	b.n	8008f5e <UART_WaitOnFlagUntilTimeout+0xd6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8008f04:	68fb      	ldr	r3, [r7, #12]
 8008f06:	681b      	ldr	r3, [r3, #0]
 8008f08:	69da      	ldr	r2, [r3, #28]
 8008f0a:	2380      	movs	r3, #128	@ 0x80
 8008f0c:	011b      	lsls	r3, r3, #4
 8008f0e:	401a      	ands	r2, r3
 8008f10:	2380      	movs	r3, #128	@ 0x80
 8008f12:	011b      	lsls	r3, r3, #4
 8008f14:	429a      	cmp	r2, r3
 8008f16:	d112      	bne.n	8008f3e <UART_WaitOnFlagUntilTimeout+0xb6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8008f18:	68fb      	ldr	r3, [r7, #12]
 8008f1a:	681b      	ldr	r3, [r3, #0]
 8008f1c:	2280      	movs	r2, #128	@ 0x80
 8008f1e:	0112      	lsls	r2, r2, #4
 8008f20:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8008f22:	68fb      	ldr	r3, [r7, #12]
 8008f24:	0018      	movs	r0, r3
 8008f26:	f000 f8f9 	bl	800911c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8008f2a:	68fb      	ldr	r3, [r7, #12]
 8008f2c:	2284      	movs	r2, #132	@ 0x84
 8008f2e:	2120      	movs	r1, #32
 8008f30:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8008f32:	68fb      	ldr	r3, [r7, #12]
 8008f34:	2278      	movs	r2, #120	@ 0x78
 8008f36:	2100      	movs	r1, #0
 8008f38:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8008f3a:	2303      	movs	r3, #3
 8008f3c:	e00f      	b.n	8008f5e <UART_WaitOnFlagUntilTimeout+0xd6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008f3e:	68fb      	ldr	r3, [r7, #12]
 8008f40:	681b      	ldr	r3, [r3, #0]
 8008f42:	69db      	ldr	r3, [r3, #28]
 8008f44:	68ba      	ldr	r2, [r7, #8]
 8008f46:	4013      	ands	r3, r2
 8008f48:	68ba      	ldr	r2, [r7, #8]
 8008f4a:	1ad3      	subs	r3, r2, r3
 8008f4c:	425a      	negs	r2, r3
 8008f4e:	4153      	adcs	r3, r2
 8008f50:	b2db      	uxtb	r3, r3
 8008f52:	001a      	movs	r2, r3
 8008f54:	1dfb      	adds	r3, r7, #7
 8008f56:	781b      	ldrb	r3, [r3, #0]
 8008f58:	429a      	cmp	r2, r3
 8008f5a:	d09e      	beq.n	8008e9a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8008f5c:	2300      	movs	r3, #0
}
 8008f5e:	0018      	movs	r0, r3
 8008f60:	46bd      	mov	sp, r7
 8008f62:	b004      	add	sp, #16
 8008f64:	bd80      	pop	{r7, pc}
	...

08008f68 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008f68:	b580      	push	{r7, lr}
 8008f6a:	b090      	sub	sp, #64	@ 0x40
 8008f6c:	af00      	add	r7, sp, #0
 8008f6e:	60f8      	str	r0, [r7, #12]
 8008f70:	60b9      	str	r1, [r7, #8]
 8008f72:	1dbb      	adds	r3, r7, #6
 8008f74:	801a      	strh	r2, [r3, #0]
  huart->pRxBuffPtr  = pData;
 8008f76:	68fb      	ldr	r3, [r7, #12]
 8008f78:	68ba      	ldr	r2, [r7, #8]
 8008f7a:	655a      	str	r2, [r3, #84]	@ 0x54
  huart->RxXferSize  = Size;
 8008f7c:	68fb      	ldr	r3, [r7, #12]
 8008f7e:	1dba      	adds	r2, r7, #6
 8008f80:	2158      	movs	r1, #88	@ 0x58
 8008f82:	8812      	ldrh	r2, [r2, #0]
 8008f84:	525a      	strh	r2, [r3, r1]
  huart->RxXferCount = Size;
 8008f86:	68fb      	ldr	r3, [r7, #12]
 8008f88:	1dba      	adds	r2, r7, #6
 8008f8a:	215a      	movs	r1, #90	@ 0x5a
 8008f8c:	8812      	ldrh	r2, [r2, #0]
 8008f8e:	525a      	strh	r2, [r3, r1]
  huart->RxISR       = NULL;
 8008f90:	68fb      	ldr	r3, [r7, #12]
 8008f92:	2200      	movs	r2, #0
 8008f94:	669a      	str	r2, [r3, #104]	@ 0x68

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8008f96:	68fb      	ldr	r3, [r7, #12]
 8008f98:	689a      	ldr	r2, [r3, #8]
 8008f9a:	2380      	movs	r3, #128	@ 0x80
 8008f9c:	015b      	lsls	r3, r3, #5
 8008f9e:	429a      	cmp	r2, r3
 8008fa0:	d10d      	bne.n	8008fbe <UART_Start_Receive_IT+0x56>
 8008fa2:	68fb      	ldr	r3, [r7, #12]
 8008fa4:	691b      	ldr	r3, [r3, #16]
 8008fa6:	2b00      	cmp	r3, #0
 8008fa8:	d104      	bne.n	8008fb4 <UART_Start_Receive_IT+0x4c>
 8008faa:	68fb      	ldr	r3, [r7, #12]
 8008fac:	225c      	movs	r2, #92	@ 0x5c
 8008fae:	4946      	ldr	r1, [pc, #280]	@ (80090c8 <UART_Start_Receive_IT+0x160>)
 8008fb0:	5299      	strh	r1, [r3, r2]
 8008fb2:	e01a      	b.n	8008fea <UART_Start_Receive_IT+0x82>
 8008fb4:	68fb      	ldr	r3, [r7, #12]
 8008fb6:	225c      	movs	r2, #92	@ 0x5c
 8008fb8:	21ff      	movs	r1, #255	@ 0xff
 8008fba:	5299      	strh	r1, [r3, r2]
 8008fbc:	e015      	b.n	8008fea <UART_Start_Receive_IT+0x82>
 8008fbe:	68fb      	ldr	r3, [r7, #12]
 8008fc0:	689b      	ldr	r3, [r3, #8]
 8008fc2:	2b00      	cmp	r3, #0
 8008fc4:	d10d      	bne.n	8008fe2 <UART_Start_Receive_IT+0x7a>
 8008fc6:	68fb      	ldr	r3, [r7, #12]
 8008fc8:	691b      	ldr	r3, [r3, #16]
 8008fca:	2b00      	cmp	r3, #0
 8008fcc:	d104      	bne.n	8008fd8 <UART_Start_Receive_IT+0x70>
 8008fce:	68fb      	ldr	r3, [r7, #12]
 8008fd0:	225c      	movs	r2, #92	@ 0x5c
 8008fd2:	21ff      	movs	r1, #255	@ 0xff
 8008fd4:	5299      	strh	r1, [r3, r2]
 8008fd6:	e008      	b.n	8008fea <UART_Start_Receive_IT+0x82>
 8008fd8:	68fb      	ldr	r3, [r7, #12]
 8008fda:	225c      	movs	r2, #92	@ 0x5c
 8008fdc:	217f      	movs	r1, #127	@ 0x7f
 8008fde:	5299      	strh	r1, [r3, r2]
 8008fe0:	e003      	b.n	8008fea <UART_Start_Receive_IT+0x82>
 8008fe2:	68fb      	ldr	r3, [r7, #12]
 8008fe4:	225c      	movs	r2, #92	@ 0x5c
 8008fe6:	2100      	movs	r1, #0
 8008fe8:	5299      	strh	r1, [r3, r2]

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008fea:	68fb      	ldr	r3, [r7, #12]
 8008fec:	2284      	movs	r2, #132	@ 0x84
 8008fee:	2100      	movs	r1, #0
 8008ff0:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8008ff2:	68fb      	ldr	r3, [r7, #12]
 8008ff4:	2280      	movs	r2, #128	@ 0x80
 8008ff6:	2122      	movs	r1, #34	@ 0x22
 8008ff8:	5099      	str	r1, [r3, r2]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008ffa:	f3ef 8310 	mrs	r3, PRIMASK
 8008ffe:	62bb      	str	r3, [r7, #40]	@ 0x28
  return(result);
 8009000:	6abb      	ldr	r3, [r7, #40]	@ 0x28

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009002:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009004:	2301      	movs	r3, #1
 8009006:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009008:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800900a:	f383 8810 	msr	PRIMASK, r3
}
 800900e:	46c0      	nop			@ (mov r8, r8)
 8009010:	68fb      	ldr	r3, [r7, #12]
 8009012:	681b      	ldr	r3, [r3, #0]
 8009014:	689a      	ldr	r2, [r3, #8]
 8009016:	68fb      	ldr	r3, [r7, #12]
 8009018:	681b      	ldr	r3, [r3, #0]
 800901a:	2101      	movs	r1, #1
 800901c:	430a      	orrs	r2, r1
 800901e:	609a      	str	r2, [r3, #8]
 8009020:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009022:	633b      	str	r3, [r7, #48]	@ 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009024:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009026:	f383 8810 	msr	PRIMASK, r3
}
 800902a:	46c0      	nop			@ (mov r8, r8)

  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800902c:	68fb      	ldr	r3, [r7, #12]
 800902e:	689a      	ldr	r2, [r3, #8]
 8009030:	2380      	movs	r3, #128	@ 0x80
 8009032:	015b      	lsls	r3, r3, #5
 8009034:	429a      	cmp	r2, r3
 8009036:	d107      	bne.n	8009048 <UART_Start_Receive_IT+0xe0>
 8009038:	68fb      	ldr	r3, [r7, #12]
 800903a:	691b      	ldr	r3, [r3, #16]
 800903c:	2b00      	cmp	r3, #0
 800903e:	d103      	bne.n	8009048 <UART_Start_Receive_IT+0xe0>
  {
    huart->RxISR = UART_RxISR_16BIT;
 8009040:	68fb      	ldr	r3, [r7, #12]
 8009042:	4a22      	ldr	r2, [pc, #136]	@ (80090cc <UART_Start_Receive_IT+0x164>)
 8009044:	669a      	str	r2, [r3, #104]	@ 0x68
 8009046:	e002      	b.n	800904e <UART_Start_Receive_IT+0xe6>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 8009048:	68fb      	ldr	r3, [r7, #12]
 800904a:	4a21      	ldr	r2, [pc, #132]	@ (80090d0 <UART_Start_Receive_IT+0x168>)
 800904c:	669a      	str	r2, [r3, #104]	@ 0x68
  }

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 800904e:	68fb      	ldr	r3, [r7, #12]
 8009050:	691b      	ldr	r3, [r3, #16]
 8009052:	2b00      	cmp	r3, #0
 8009054:	d019      	beq.n	800908a <UART_Start_Receive_IT+0x122>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8009056:	f3ef 8310 	mrs	r3, PRIMASK
 800905a:	61fb      	str	r3, [r7, #28]
  return(result);
 800905c:	69fb      	ldr	r3, [r7, #28]
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 800905e:	637b      	str	r3, [r7, #52]	@ 0x34
 8009060:	2301      	movs	r3, #1
 8009062:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009064:	6a3b      	ldr	r3, [r7, #32]
 8009066:	f383 8810 	msr	PRIMASK, r3
}
 800906a:	46c0      	nop			@ (mov r8, r8)
 800906c:	68fb      	ldr	r3, [r7, #12]
 800906e:	681b      	ldr	r3, [r3, #0]
 8009070:	681a      	ldr	r2, [r3, #0]
 8009072:	68fb      	ldr	r3, [r7, #12]
 8009074:	681b      	ldr	r3, [r3, #0]
 8009076:	2190      	movs	r1, #144	@ 0x90
 8009078:	0049      	lsls	r1, r1, #1
 800907a:	430a      	orrs	r2, r1
 800907c:	601a      	str	r2, [r3, #0]
 800907e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009080:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009082:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009084:	f383 8810 	msr	PRIMASK, r3
}
 8009088:	e018      	b.n	80090bc <UART_Start_Receive_IT+0x154>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800908a:	f3ef 8310 	mrs	r3, PRIMASK
 800908e:	613b      	str	r3, [r7, #16]
  return(result);
 8009090:	693b      	ldr	r3, [r7, #16]
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 8009092:	63bb      	str	r3, [r7, #56]	@ 0x38
 8009094:	2301      	movs	r3, #1
 8009096:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009098:	697b      	ldr	r3, [r7, #20]
 800909a:	f383 8810 	msr	PRIMASK, r3
}
 800909e:	46c0      	nop			@ (mov r8, r8)
 80090a0:	68fb      	ldr	r3, [r7, #12]
 80090a2:	681b      	ldr	r3, [r3, #0]
 80090a4:	681a      	ldr	r2, [r3, #0]
 80090a6:	68fb      	ldr	r3, [r7, #12]
 80090a8:	681b      	ldr	r3, [r3, #0]
 80090aa:	2120      	movs	r1, #32
 80090ac:	430a      	orrs	r2, r1
 80090ae:	601a      	str	r2, [r3, #0]
 80090b0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80090b2:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80090b4:	69bb      	ldr	r3, [r7, #24]
 80090b6:	f383 8810 	msr	PRIMASK, r3
}
 80090ba:	46c0      	nop			@ (mov r8, r8)
  }
  return HAL_OK;
 80090bc:	2300      	movs	r3, #0
}
 80090be:	0018      	movs	r0, r3
 80090c0:	46bd      	mov	sp, r7
 80090c2:	b010      	add	sp, #64	@ 0x40
 80090c4:	bd80      	pop	{r7, pc}
 80090c6:	46c0      	nop			@ (mov r8, r8)
 80090c8:	000001ff 	.word	0x000001ff
 80090cc:	08009559 	.word	0x08009559
 80090d0:	080093a1 	.word	0x080093a1

080090d4 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 80090d4:	b580      	push	{r7, lr}
 80090d6:	b086      	sub	sp, #24
 80090d8:	af00      	add	r7, sp, #0
 80090da:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80090dc:	f3ef 8310 	mrs	r3, PRIMASK
 80090e0:	60bb      	str	r3, [r7, #8]
  return(result);
 80090e2:	68bb      	ldr	r3, [r7, #8]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 80090e4:	617b      	str	r3, [r7, #20]
 80090e6:	2301      	movs	r3, #1
 80090e8:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80090ea:	68fb      	ldr	r3, [r7, #12]
 80090ec:	f383 8810 	msr	PRIMASK, r3
}
 80090f0:	46c0      	nop			@ (mov r8, r8)
 80090f2:	687b      	ldr	r3, [r7, #4]
 80090f4:	681b      	ldr	r3, [r3, #0]
 80090f6:	681a      	ldr	r2, [r3, #0]
 80090f8:	687b      	ldr	r3, [r7, #4]
 80090fa:	681b      	ldr	r3, [r3, #0]
 80090fc:	21c0      	movs	r1, #192	@ 0xc0
 80090fe:	438a      	bics	r2, r1
 8009100:	601a      	str	r2, [r3, #0]
 8009102:	697b      	ldr	r3, [r7, #20]
 8009104:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009106:	693b      	ldr	r3, [r7, #16]
 8009108:	f383 8810 	msr	PRIMASK, r3
}
 800910c:	46c0      	nop			@ (mov r8, r8)

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800910e:	687b      	ldr	r3, [r7, #4]
 8009110:	2220      	movs	r2, #32
 8009112:	67da      	str	r2, [r3, #124]	@ 0x7c
}
 8009114:	46c0      	nop			@ (mov r8, r8)
 8009116:	46bd      	mov	sp, r7
 8009118:	b006      	add	sp, #24
 800911a:	bd80      	pop	{r7, pc}

0800911c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800911c:	b580      	push	{r7, lr}
 800911e:	b08e      	sub	sp, #56	@ 0x38
 8009120:	af00      	add	r7, sp, #0
 8009122:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8009124:	f3ef 8310 	mrs	r3, PRIMASK
 8009128:	617b      	str	r3, [r7, #20]
  return(result);
 800912a:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800912c:	637b      	str	r3, [r7, #52]	@ 0x34
 800912e:	2301      	movs	r3, #1
 8009130:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009132:	69bb      	ldr	r3, [r7, #24]
 8009134:	f383 8810 	msr	PRIMASK, r3
}
 8009138:	46c0      	nop			@ (mov r8, r8)
 800913a:	687b      	ldr	r3, [r7, #4]
 800913c:	681b      	ldr	r3, [r3, #0]
 800913e:	681a      	ldr	r2, [r3, #0]
 8009140:	687b      	ldr	r3, [r7, #4]
 8009142:	681b      	ldr	r3, [r3, #0]
 8009144:	4926      	ldr	r1, [pc, #152]	@ (80091e0 <UART_EndRxTransfer+0xc4>)
 8009146:	400a      	ands	r2, r1
 8009148:	601a      	str	r2, [r3, #0]
 800914a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800914c:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800914e:	69fb      	ldr	r3, [r7, #28]
 8009150:	f383 8810 	msr	PRIMASK, r3
}
 8009154:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8009156:	f3ef 8310 	mrs	r3, PRIMASK
 800915a:	623b      	str	r3, [r7, #32]
  return(result);
 800915c:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800915e:	633b      	str	r3, [r7, #48]	@ 0x30
 8009160:	2301      	movs	r3, #1
 8009162:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009164:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009166:	f383 8810 	msr	PRIMASK, r3
}
 800916a:	46c0      	nop			@ (mov r8, r8)
 800916c:	687b      	ldr	r3, [r7, #4]
 800916e:	681b      	ldr	r3, [r3, #0]
 8009170:	689a      	ldr	r2, [r3, #8]
 8009172:	687b      	ldr	r3, [r7, #4]
 8009174:	681b      	ldr	r3, [r3, #0]
 8009176:	2101      	movs	r1, #1
 8009178:	438a      	bics	r2, r1
 800917a:	609a      	str	r2, [r3, #8]
 800917c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800917e:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009180:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009182:	f383 8810 	msr	PRIMASK, r3
}
 8009186:	46c0      	nop			@ (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009188:	687b      	ldr	r3, [r7, #4]
 800918a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800918c:	2b01      	cmp	r3, #1
 800918e:	d118      	bne.n	80091c2 <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8009190:	f3ef 8310 	mrs	r3, PRIMASK
 8009194:	60bb      	str	r3, [r7, #8]
  return(result);
 8009196:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009198:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800919a:	2301      	movs	r3, #1
 800919c:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800919e:	68fb      	ldr	r3, [r7, #12]
 80091a0:	f383 8810 	msr	PRIMASK, r3
}
 80091a4:	46c0      	nop			@ (mov r8, r8)
 80091a6:	687b      	ldr	r3, [r7, #4]
 80091a8:	681b      	ldr	r3, [r3, #0]
 80091aa:	681a      	ldr	r2, [r3, #0]
 80091ac:	687b      	ldr	r3, [r7, #4]
 80091ae:	681b      	ldr	r3, [r3, #0]
 80091b0:	2110      	movs	r1, #16
 80091b2:	438a      	bics	r2, r1
 80091b4:	601a      	str	r2, [r3, #0]
 80091b6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80091b8:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80091ba:	693b      	ldr	r3, [r7, #16]
 80091bc:	f383 8810 	msr	PRIMASK, r3
}
 80091c0:	46c0      	nop			@ (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80091c2:	687b      	ldr	r3, [r7, #4]
 80091c4:	2280      	movs	r2, #128	@ 0x80
 80091c6:	2120      	movs	r1, #32
 80091c8:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80091ca:	687b      	ldr	r3, [r7, #4]
 80091cc:	2200      	movs	r2, #0
 80091ce:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80091d0:	687b      	ldr	r3, [r7, #4]
 80091d2:	2200      	movs	r2, #0
 80091d4:	669a      	str	r2, [r3, #104]	@ 0x68
}
 80091d6:	46c0      	nop			@ (mov r8, r8)
 80091d8:	46bd      	mov	sp, r7
 80091da:	b00e      	add	sp, #56	@ 0x38
 80091dc:	bd80      	pop	{r7, pc}
 80091de:	46c0      	nop			@ (mov r8, r8)
 80091e0:	fffffedf 	.word	0xfffffedf

080091e4 <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 80091e4:	b580      	push	{r7, lr}
 80091e6:	b08c      	sub	sp, #48	@ 0x30
 80091e8:	af00      	add	r7, sp, #0
 80091ea:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80091ec:	687b      	ldr	r3, [r7, #4]
 80091ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80091f0:	62fb      	str	r3, [r7, #44]	@ 0x2c

  /* DMA Normal mode */
  if (hdma->Init.Mode != DMA_CIRCULAR)
 80091f2:	687b      	ldr	r3, [r7, #4]
 80091f4:	699b      	ldr	r3, [r3, #24]
 80091f6:	2b20      	cmp	r3, #32
 80091f8:	d035      	beq.n	8009266 <UART_DMATransmitCplt+0x82>
  {
    huart->TxXferCount = 0U;
 80091fa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80091fc:	2252      	movs	r2, #82	@ 0x52
 80091fe:	2100      	movs	r1, #0
 8009200:	5299      	strh	r1, [r3, r2]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8009202:	f3ef 8310 	mrs	r3, PRIMASK
 8009206:	60fb      	str	r3, [r7, #12]
  return(result);
 8009208:	68fb      	ldr	r3, [r7, #12]

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800920a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800920c:	2301      	movs	r3, #1
 800920e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009210:	693b      	ldr	r3, [r7, #16]
 8009212:	f383 8810 	msr	PRIMASK, r3
}
 8009216:	46c0      	nop			@ (mov r8, r8)
 8009218:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800921a:	681b      	ldr	r3, [r3, #0]
 800921c:	689a      	ldr	r2, [r3, #8]
 800921e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009220:	681b      	ldr	r3, [r3, #0]
 8009222:	2180      	movs	r1, #128	@ 0x80
 8009224:	438a      	bics	r2, r1
 8009226:	609a      	str	r2, [r3, #8]
 8009228:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800922a:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800922c:	697b      	ldr	r3, [r7, #20]
 800922e:	f383 8810 	msr	PRIMASK, r3
}
 8009232:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8009234:	f3ef 8310 	mrs	r3, PRIMASK
 8009238:	61bb      	str	r3, [r7, #24]
  return(result);
 800923a:	69bb      	ldr	r3, [r7, #24]

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800923c:	627b      	str	r3, [r7, #36]	@ 0x24
 800923e:	2301      	movs	r3, #1
 8009240:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009242:	69fb      	ldr	r3, [r7, #28]
 8009244:	f383 8810 	msr	PRIMASK, r3
}
 8009248:	46c0      	nop			@ (mov r8, r8)
 800924a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800924c:	681b      	ldr	r3, [r3, #0]
 800924e:	681a      	ldr	r2, [r3, #0]
 8009250:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009252:	681b      	ldr	r3, [r3, #0]
 8009254:	2140      	movs	r1, #64	@ 0x40
 8009256:	430a      	orrs	r2, r1
 8009258:	601a      	str	r2, [r3, #0]
 800925a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800925c:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800925e:	6a3b      	ldr	r3, [r7, #32]
 8009260:	f383 8810 	msr	PRIMASK, r3
}
 8009264:	e004      	b.n	8009270 <UART_DMATransmitCplt+0x8c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Tx complete callback*/
    huart->TxCpltCallback(huart);
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
 8009266:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009268:	0018      	movs	r0, r3
 800926a:	f7fa f8e3 	bl	8003434 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800926e:	46c0      	nop			@ (mov r8, r8)
 8009270:	46c0      	nop			@ (mov r8, r8)
 8009272:	46bd      	mov	sp, r7
 8009274:	b00c      	add	sp, #48	@ 0x30
 8009276:	bd80      	pop	{r7, pc}

08009278 <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8009278:	b580      	push	{r7, lr}
 800927a:	b084      	sub	sp, #16
 800927c:	af00      	add	r7, sp, #0
 800927e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8009280:	687b      	ldr	r3, [r7, #4]
 8009282:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009284:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8009286:	68fb      	ldr	r3, [r7, #12]
 8009288:	0018      	movs	r0, r3
 800928a:	f7ff fb45 	bl	8008918 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800928e:	46c0      	nop			@ (mov r8, r8)
 8009290:	46bd      	mov	sp, r7
 8009292:	b004      	add	sp, #16
 8009294:	bd80      	pop	{r7, pc}

08009296 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8009296:	b580      	push	{r7, lr}
 8009298:	b086      	sub	sp, #24
 800929a:	af00      	add	r7, sp, #0
 800929c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800929e:	687b      	ldr	r3, [r7, #4]
 80092a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80092a2:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 80092a4:	697b      	ldr	r3, [r7, #20]
 80092a6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80092a8:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 80092aa:	697b      	ldr	r3, [r7, #20]
 80092ac:	2280      	movs	r2, #128	@ 0x80
 80092ae:	589b      	ldr	r3, [r3, r2]
 80092b0:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 80092b2:	697b      	ldr	r3, [r7, #20]
 80092b4:	681b      	ldr	r3, [r3, #0]
 80092b6:	689b      	ldr	r3, [r3, #8]
 80092b8:	2280      	movs	r2, #128	@ 0x80
 80092ba:	4013      	ands	r3, r2
 80092bc:	2b80      	cmp	r3, #128	@ 0x80
 80092be:	d10a      	bne.n	80092d6 <UART_DMAError+0x40>
 80092c0:	693b      	ldr	r3, [r7, #16]
 80092c2:	2b21      	cmp	r3, #33	@ 0x21
 80092c4:	d107      	bne.n	80092d6 <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 80092c6:	697b      	ldr	r3, [r7, #20]
 80092c8:	2252      	movs	r2, #82	@ 0x52
 80092ca:	2100      	movs	r1, #0
 80092cc:	5299      	strh	r1, [r3, r2]
    UART_EndTxTransfer(huart);
 80092ce:	697b      	ldr	r3, [r7, #20]
 80092d0:	0018      	movs	r0, r3
 80092d2:	f7ff feff 	bl	80090d4 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 80092d6:	697b      	ldr	r3, [r7, #20]
 80092d8:	681b      	ldr	r3, [r3, #0]
 80092da:	689b      	ldr	r3, [r3, #8]
 80092dc:	2240      	movs	r2, #64	@ 0x40
 80092de:	4013      	ands	r3, r2
 80092e0:	2b40      	cmp	r3, #64	@ 0x40
 80092e2:	d10a      	bne.n	80092fa <UART_DMAError+0x64>
 80092e4:	68fb      	ldr	r3, [r7, #12]
 80092e6:	2b22      	cmp	r3, #34	@ 0x22
 80092e8:	d107      	bne.n	80092fa <UART_DMAError+0x64>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 80092ea:	697b      	ldr	r3, [r7, #20]
 80092ec:	225a      	movs	r2, #90	@ 0x5a
 80092ee:	2100      	movs	r1, #0
 80092f0:	5299      	strh	r1, [r3, r2]
    UART_EndRxTransfer(huart);
 80092f2:	697b      	ldr	r3, [r7, #20]
 80092f4:	0018      	movs	r0, r3
 80092f6:	f7ff ff11 	bl	800911c <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 80092fa:	697b      	ldr	r3, [r7, #20]
 80092fc:	2284      	movs	r2, #132	@ 0x84
 80092fe:	589b      	ldr	r3, [r3, r2]
 8009300:	2210      	movs	r2, #16
 8009302:	431a      	orrs	r2, r3
 8009304:	697b      	ldr	r3, [r7, #20]
 8009306:	2184      	movs	r1, #132	@ 0x84
 8009308:	505a      	str	r2, [r3, r1]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800930a:	697b      	ldr	r3, [r7, #20]
 800930c:	0018      	movs	r0, r3
 800930e:	f7ff fb0b 	bl	8008928 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009312:	46c0      	nop			@ (mov r8, r8)
 8009314:	46bd      	mov	sp, r7
 8009316:	b006      	add	sp, #24
 8009318:	bd80      	pop	{r7, pc}

0800931a <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800931a:	b580      	push	{r7, lr}
 800931c:	b084      	sub	sp, #16
 800931e:	af00      	add	r7, sp, #0
 8009320:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8009322:	687b      	ldr	r3, [r7, #4]
 8009324:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009326:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8009328:	68fb      	ldr	r3, [r7, #12]
 800932a:	225a      	movs	r2, #90	@ 0x5a
 800932c:	2100      	movs	r1, #0
 800932e:	5299      	strh	r1, [r3, r2]
  huart->TxXferCount = 0U;
 8009330:	68fb      	ldr	r3, [r7, #12]
 8009332:	2252      	movs	r2, #82	@ 0x52
 8009334:	2100      	movs	r1, #0
 8009336:	5299      	strh	r1, [r3, r2]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8009338:	68fb      	ldr	r3, [r7, #12]
 800933a:	0018      	movs	r0, r3
 800933c:	f7ff faf4 	bl	8008928 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009340:	46c0      	nop			@ (mov r8, r8)
 8009342:	46bd      	mov	sp, r7
 8009344:	b004      	add	sp, #16
 8009346:	bd80      	pop	{r7, pc}

08009348 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8009348:	b580      	push	{r7, lr}
 800934a:	b086      	sub	sp, #24
 800934c:	af00      	add	r7, sp, #0
 800934e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8009350:	f3ef 8310 	mrs	r3, PRIMASK
 8009354:	60bb      	str	r3, [r7, #8]
  return(result);
 8009356:	68bb      	ldr	r3, [r7, #8]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8009358:	617b      	str	r3, [r7, #20]
 800935a:	2301      	movs	r3, #1
 800935c:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800935e:	68fb      	ldr	r3, [r7, #12]
 8009360:	f383 8810 	msr	PRIMASK, r3
}
 8009364:	46c0      	nop			@ (mov r8, r8)
 8009366:	687b      	ldr	r3, [r7, #4]
 8009368:	681b      	ldr	r3, [r3, #0]
 800936a:	681a      	ldr	r2, [r3, #0]
 800936c:	687b      	ldr	r3, [r7, #4]
 800936e:	681b      	ldr	r3, [r3, #0]
 8009370:	2140      	movs	r1, #64	@ 0x40
 8009372:	438a      	bics	r2, r1
 8009374:	601a      	str	r2, [r3, #0]
 8009376:	697b      	ldr	r3, [r7, #20]
 8009378:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800937a:	693b      	ldr	r3, [r7, #16]
 800937c:	f383 8810 	msr	PRIMASK, r3
}
 8009380:	46c0      	nop			@ (mov r8, r8)

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8009382:	687b      	ldr	r3, [r7, #4]
 8009384:	2220      	movs	r2, #32
 8009386:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8009388:	687b      	ldr	r3, [r7, #4]
 800938a:	2200      	movs	r2, #0
 800938c:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800938e:	687b      	ldr	r3, [r7, #4]
 8009390:	0018      	movs	r0, r3
 8009392:	f7fa f84f 	bl	8003434 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009396:	46c0      	nop			@ (mov r8, r8)
 8009398:	46bd      	mov	sp, r7
 800939a:	b006      	add	sp, #24
 800939c:	bd80      	pop	{r7, pc}
	...

080093a0 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 80093a0:	b580      	push	{r7, lr}
 80093a2:	b094      	sub	sp, #80	@ 0x50
 80093a4:	af00      	add	r7, sp, #0
 80093a6:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 80093a8:	204e      	movs	r0, #78	@ 0x4e
 80093aa:	183b      	adds	r3, r7, r0
 80093ac:	687a      	ldr	r2, [r7, #4]
 80093ae:	215c      	movs	r1, #92	@ 0x5c
 80093b0:	5a52      	ldrh	r2, [r2, r1]
 80093b2:	801a      	strh	r2, [r3, #0]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80093b4:	687b      	ldr	r3, [r7, #4]
 80093b6:	2280      	movs	r2, #128	@ 0x80
 80093b8:	589b      	ldr	r3, [r3, r2]
 80093ba:	2b22      	cmp	r3, #34	@ 0x22
 80093bc:	d000      	beq.n	80093c0 <UART_RxISR_8BIT+0x20>
 80093be:	e0ba      	b.n	8009536 <UART_RxISR_8BIT+0x196>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80093c0:	687b      	ldr	r3, [r7, #4]
 80093c2:	681a      	ldr	r2, [r3, #0]
 80093c4:	214c      	movs	r1, #76	@ 0x4c
 80093c6:	187b      	adds	r3, r7, r1
 80093c8:	8c92      	ldrh	r2, [r2, #36]	@ 0x24
 80093ca:	801a      	strh	r2, [r3, #0]
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 80093cc:	187b      	adds	r3, r7, r1
 80093ce:	881b      	ldrh	r3, [r3, #0]
 80093d0:	b2da      	uxtb	r2, r3
 80093d2:	183b      	adds	r3, r7, r0
 80093d4:	881b      	ldrh	r3, [r3, #0]
 80093d6:	b2d9      	uxtb	r1, r3
 80093d8:	687b      	ldr	r3, [r7, #4]
 80093da:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80093dc:	400a      	ands	r2, r1
 80093de:	b2d2      	uxtb	r2, r2
 80093e0:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 80093e2:	687b      	ldr	r3, [r7, #4]
 80093e4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80093e6:	1c5a      	adds	r2, r3, #1
 80093e8:	687b      	ldr	r3, [r7, #4]
 80093ea:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 80093ec:	687b      	ldr	r3, [r7, #4]
 80093ee:	225a      	movs	r2, #90	@ 0x5a
 80093f0:	5a9b      	ldrh	r3, [r3, r2]
 80093f2:	b29b      	uxth	r3, r3
 80093f4:	3b01      	subs	r3, #1
 80093f6:	b299      	uxth	r1, r3
 80093f8:	687b      	ldr	r3, [r7, #4]
 80093fa:	225a      	movs	r2, #90	@ 0x5a
 80093fc:	5299      	strh	r1, [r3, r2]

    if (huart->RxXferCount == 0U)
 80093fe:	687b      	ldr	r3, [r7, #4]
 8009400:	225a      	movs	r2, #90	@ 0x5a
 8009402:	5a9b      	ldrh	r3, [r3, r2]
 8009404:	b29b      	uxth	r3, r3
 8009406:	2b00      	cmp	r3, #0
 8009408:	d000      	beq.n	800940c <UART_RxISR_8BIT+0x6c>
 800940a:	e09c      	b.n	8009546 <UART_RxISR_8BIT+0x1a6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800940c:	f3ef 8310 	mrs	r3, PRIMASK
 8009410:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 8009412:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8009414:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009416:	2301      	movs	r3, #1
 8009418:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800941a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800941c:	f383 8810 	msr	PRIMASK, r3
}
 8009420:	46c0      	nop			@ (mov r8, r8)
 8009422:	687b      	ldr	r3, [r7, #4]
 8009424:	681b      	ldr	r3, [r3, #0]
 8009426:	681a      	ldr	r2, [r3, #0]
 8009428:	687b      	ldr	r3, [r7, #4]
 800942a:	681b      	ldr	r3, [r3, #0]
 800942c:	4948      	ldr	r1, [pc, #288]	@ (8009550 <UART_RxISR_8BIT+0x1b0>)
 800942e:	400a      	ands	r2, r1
 8009430:	601a      	str	r2, [r3, #0]
 8009432:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009434:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009436:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009438:	f383 8810 	msr	PRIMASK, r3
}
 800943c:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800943e:	f3ef 8310 	mrs	r3, PRIMASK
 8009442:	633b      	str	r3, [r7, #48]	@ 0x30
  return(result);
 8009444:	6b3b      	ldr	r3, [r7, #48]	@ 0x30

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009446:	647b      	str	r3, [r7, #68]	@ 0x44
 8009448:	2301      	movs	r3, #1
 800944a:	637b      	str	r3, [r7, #52]	@ 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800944c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800944e:	f383 8810 	msr	PRIMASK, r3
}
 8009452:	46c0      	nop			@ (mov r8, r8)
 8009454:	687b      	ldr	r3, [r7, #4]
 8009456:	681b      	ldr	r3, [r3, #0]
 8009458:	689a      	ldr	r2, [r3, #8]
 800945a:	687b      	ldr	r3, [r7, #4]
 800945c:	681b      	ldr	r3, [r3, #0]
 800945e:	2101      	movs	r1, #1
 8009460:	438a      	bics	r2, r1
 8009462:	609a      	str	r2, [r3, #8]
 8009464:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009466:	63bb      	str	r3, [r7, #56]	@ 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009468:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800946a:	f383 8810 	msr	PRIMASK, r3
}
 800946e:	46c0      	nop			@ (mov r8, r8)

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8009470:	687b      	ldr	r3, [r7, #4]
 8009472:	2280      	movs	r2, #128	@ 0x80
 8009474:	2120      	movs	r1, #32
 8009476:	5099      	str	r1, [r3, r2]

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8009478:	687b      	ldr	r3, [r7, #4]
 800947a:	2200      	movs	r2, #0
 800947c:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800947e:	687b      	ldr	r3, [r7, #4]
 8009480:	2200      	movs	r2, #0
 8009482:	665a      	str	r2, [r3, #100]	@ 0x64

      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8009484:	687b      	ldr	r3, [r7, #4]
 8009486:	681b      	ldr	r3, [r3, #0]
 8009488:	685a      	ldr	r2, [r3, #4]
 800948a:	2380      	movs	r3, #128	@ 0x80
 800948c:	041b      	lsls	r3, r3, #16
 800948e:	4013      	ands	r3, r2
 8009490:	d018      	beq.n	80094c4 <UART_RxISR_8BIT+0x124>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8009492:	f3ef 8310 	mrs	r3, PRIMASK
 8009496:	61bb      	str	r3, [r7, #24]
  return(result);
 8009498:	69bb      	ldr	r3, [r7, #24]
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800949a:	643b      	str	r3, [r7, #64]	@ 0x40
 800949c:	2301      	movs	r3, #1
 800949e:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80094a0:	69fb      	ldr	r3, [r7, #28]
 80094a2:	f383 8810 	msr	PRIMASK, r3
}
 80094a6:	46c0      	nop			@ (mov r8, r8)
 80094a8:	687b      	ldr	r3, [r7, #4]
 80094aa:	681b      	ldr	r3, [r3, #0]
 80094ac:	681a      	ldr	r2, [r3, #0]
 80094ae:	687b      	ldr	r3, [r7, #4]
 80094b0:	681b      	ldr	r3, [r3, #0]
 80094b2:	4928      	ldr	r1, [pc, #160]	@ (8009554 <UART_RxISR_8BIT+0x1b4>)
 80094b4:	400a      	ands	r2, r1
 80094b6:	601a      	str	r2, [r3, #0]
 80094b8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80094ba:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80094bc:	6a3b      	ldr	r3, [r7, #32]
 80094be:	f383 8810 	msr	PRIMASK, r3
}
 80094c2:	46c0      	nop			@ (mov r8, r8)
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80094c4:	687b      	ldr	r3, [r7, #4]
 80094c6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80094c8:	2b01      	cmp	r3, #1
 80094ca:	d12f      	bne.n	800952c <UART_RxISR_8BIT+0x18c>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80094cc:	687b      	ldr	r3, [r7, #4]
 80094ce:	2200      	movs	r2, #0
 80094d0:	661a      	str	r2, [r3, #96]	@ 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80094d2:	f3ef 8310 	mrs	r3, PRIMASK
 80094d6:	60fb      	str	r3, [r7, #12]
  return(result);
 80094d8:	68fb      	ldr	r3, [r7, #12]

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80094da:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80094dc:	2301      	movs	r3, #1
 80094de:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80094e0:	693b      	ldr	r3, [r7, #16]
 80094e2:	f383 8810 	msr	PRIMASK, r3
}
 80094e6:	46c0      	nop			@ (mov r8, r8)
 80094e8:	687b      	ldr	r3, [r7, #4]
 80094ea:	681b      	ldr	r3, [r3, #0]
 80094ec:	681a      	ldr	r2, [r3, #0]
 80094ee:	687b      	ldr	r3, [r7, #4]
 80094f0:	681b      	ldr	r3, [r3, #0]
 80094f2:	2110      	movs	r1, #16
 80094f4:	438a      	bics	r2, r1
 80094f6:	601a      	str	r2, [r3, #0]
 80094f8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80094fa:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80094fc:	697b      	ldr	r3, [r7, #20]
 80094fe:	f383 8810 	msr	PRIMASK, r3
}
 8009502:	46c0      	nop			@ (mov r8, r8)

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8009504:	687b      	ldr	r3, [r7, #4]
 8009506:	681b      	ldr	r3, [r3, #0]
 8009508:	69db      	ldr	r3, [r3, #28]
 800950a:	2210      	movs	r2, #16
 800950c:	4013      	ands	r3, r2
 800950e:	2b10      	cmp	r3, #16
 8009510:	d103      	bne.n	800951a <UART_RxISR_8BIT+0x17a>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8009512:	687b      	ldr	r3, [r7, #4]
 8009514:	681b      	ldr	r3, [r3, #0]
 8009516:	2210      	movs	r2, #16
 8009518:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800951a:	687b      	ldr	r3, [r7, #4]
 800951c:	2258      	movs	r2, #88	@ 0x58
 800951e:	5a9a      	ldrh	r2, [r3, r2]
 8009520:	687b      	ldr	r3, [r7, #4]
 8009522:	0011      	movs	r1, r2
 8009524:	0018      	movs	r0, r3
 8009526:	f7ff fa07 	bl	8008938 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800952a:	e00c      	b.n	8009546 <UART_RxISR_8BIT+0x1a6>
        HAL_UART_RxCpltCallback(huart);
 800952c:	687b      	ldr	r3, [r7, #4]
 800952e:	0018      	movs	r0, r3
 8009530:	f7f9 fe46 	bl	80031c0 <HAL_UART_RxCpltCallback>
}
 8009534:	e007      	b.n	8009546 <UART_RxISR_8BIT+0x1a6>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8009536:	687b      	ldr	r3, [r7, #4]
 8009538:	681b      	ldr	r3, [r3, #0]
 800953a:	699a      	ldr	r2, [r3, #24]
 800953c:	687b      	ldr	r3, [r7, #4]
 800953e:	681b      	ldr	r3, [r3, #0]
 8009540:	2108      	movs	r1, #8
 8009542:	430a      	orrs	r2, r1
 8009544:	619a      	str	r2, [r3, #24]
}
 8009546:	46c0      	nop			@ (mov r8, r8)
 8009548:	46bd      	mov	sp, r7
 800954a:	b014      	add	sp, #80	@ 0x50
 800954c:	bd80      	pop	{r7, pc}
 800954e:	46c0      	nop			@ (mov r8, r8)
 8009550:	fffffedf 	.word	0xfffffedf
 8009554:	fbffffff 	.word	0xfbffffff

08009558 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8009558:	b580      	push	{r7, lr}
 800955a:	b094      	sub	sp, #80	@ 0x50
 800955c:	af00      	add	r7, sp, #0
 800955e:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8009560:	204e      	movs	r0, #78	@ 0x4e
 8009562:	183b      	adds	r3, r7, r0
 8009564:	687a      	ldr	r2, [r7, #4]
 8009566:	215c      	movs	r1, #92	@ 0x5c
 8009568:	5a52      	ldrh	r2, [r2, r1]
 800956a:	801a      	strh	r2, [r3, #0]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800956c:	687b      	ldr	r3, [r7, #4]
 800956e:	2280      	movs	r2, #128	@ 0x80
 8009570:	589b      	ldr	r3, [r3, r2]
 8009572:	2b22      	cmp	r3, #34	@ 0x22
 8009574:	d000      	beq.n	8009578 <UART_RxISR_16BIT+0x20>
 8009576:	e0ba      	b.n	80096ee <UART_RxISR_16BIT+0x196>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8009578:	687b      	ldr	r3, [r7, #4]
 800957a:	681a      	ldr	r2, [r3, #0]
 800957c:	214c      	movs	r1, #76	@ 0x4c
 800957e:	187b      	adds	r3, r7, r1
 8009580:	8c92      	ldrh	r2, [r2, #36]	@ 0x24
 8009582:	801a      	strh	r2, [r3, #0]
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8009584:	687b      	ldr	r3, [r7, #4]
 8009586:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009588:	64bb      	str	r3, [r7, #72]	@ 0x48
    *tmp = (uint16_t)(uhdata & uhMask);
 800958a:	187b      	adds	r3, r7, r1
 800958c:	183a      	adds	r2, r7, r0
 800958e:	881b      	ldrh	r3, [r3, #0]
 8009590:	8812      	ldrh	r2, [r2, #0]
 8009592:	4013      	ands	r3, r2
 8009594:	b29a      	uxth	r2, r3
 8009596:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009598:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 800959a:	687b      	ldr	r3, [r7, #4]
 800959c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800959e:	1c9a      	adds	r2, r3, #2
 80095a0:	687b      	ldr	r3, [r7, #4]
 80095a2:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 80095a4:	687b      	ldr	r3, [r7, #4]
 80095a6:	225a      	movs	r2, #90	@ 0x5a
 80095a8:	5a9b      	ldrh	r3, [r3, r2]
 80095aa:	b29b      	uxth	r3, r3
 80095ac:	3b01      	subs	r3, #1
 80095ae:	b299      	uxth	r1, r3
 80095b0:	687b      	ldr	r3, [r7, #4]
 80095b2:	225a      	movs	r2, #90	@ 0x5a
 80095b4:	5299      	strh	r1, [r3, r2]

    if (huart->RxXferCount == 0U)
 80095b6:	687b      	ldr	r3, [r7, #4]
 80095b8:	225a      	movs	r2, #90	@ 0x5a
 80095ba:	5a9b      	ldrh	r3, [r3, r2]
 80095bc:	b29b      	uxth	r3, r3
 80095be:	2b00      	cmp	r3, #0
 80095c0:	d000      	beq.n	80095c4 <UART_RxISR_16BIT+0x6c>
 80095c2:	e09c      	b.n	80096fe <UART_RxISR_16BIT+0x1a6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80095c4:	f3ef 8310 	mrs	r3, PRIMASK
 80095c8:	623b      	str	r3, [r7, #32]
  return(result);
 80095ca:	6a3b      	ldr	r3, [r7, #32]
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80095cc:	647b      	str	r3, [r7, #68]	@ 0x44
 80095ce:	2301      	movs	r3, #1
 80095d0:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80095d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80095d4:	f383 8810 	msr	PRIMASK, r3
}
 80095d8:	46c0      	nop			@ (mov r8, r8)
 80095da:	687b      	ldr	r3, [r7, #4]
 80095dc:	681b      	ldr	r3, [r3, #0]
 80095de:	681a      	ldr	r2, [r3, #0]
 80095e0:	687b      	ldr	r3, [r7, #4]
 80095e2:	681b      	ldr	r3, [r3, #0]
 80095e4:	4948      	ldr	r1, [pc, #288]	@ (8009708 <UART_RxISR_16BIT+0x1b0>)
 80095e6:	400a      	ands	r2, r1
 80095e8:	601a      	str	r2, [r3, #0]
 80095ea:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80095ec:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80095ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80095f0:	f383 8810 	msr	PRIMASK, r3
}
 80095f4:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80095f6:	f3ef 8310 	mrs	r3, PRIMASK
 80095fa:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return(result);
 80095fc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80095fe:	643b      	str	r3, [r7, #64]	@ 0x40
 8009600:	2301      	movs	r3, #1
 8009602:	633b      	str	r3, [r7, #48]	@ 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009604:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009606:	f383 8810 	msr	PRIMASK, r3
}
 800960a:	46c0      	nop			@ (mov r8, r8)
 800960c:	687b      	ldr	r3, [r7, #4]
 800960e:	681b      	ldr	r3, [r3, #0]
 8009610:	689a      	ldr	r2, [r3, #8]
 8009612:	687b      	ldr	r3, [r7, #4]
 8009614:	681b      	ldr	r3, [r3, #0]
 8009616:	2101      	movs	r1, #1
 8009618:	438a      	bics	r2, r1
 800961a:	609a      	str	r2, [r3, #8]
 800961c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800961e:	637b      	str	r3, [r7, #52]	@ 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009620:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009622:	f383 8810 	msr	PRIMASK, r3
}
 8009626:	46c0      	nop			@ (mov r8, r8)

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8009628:	687b      	ldr	r3, [r7, #4]
 800962a:	2280      	movs	r2, #128	@ 0x80
 800962c:	2120      	movs	r1, #32
 800962e:	5099      	str	r1, [r3, r2]

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8009630:	687b      	ldr	r3, [r7, #4]
 8009632:	2200      	movs	r2, #0
 8009634:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009636:	687b      	ldr	r3, [r7, #4]
 8009638:	2200      	movs	r2, #0
 800963a:	665a      	str	r2, [r3, #100]	@ 0x64

      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800963c:	687b      	ldr	r3, [r7, #4]
 800963e:	681b      	ldr	r3, [r3, #0]
 8009640:	685a      	ldr	r2, [r3, #4]
 8009642:	2380      	movs	r3, #128	@ 0x80
 8009644:	041b      	lsls	r3, r3, #16
 8009646:	4013      	ands	r3, r2
 8009648:	d018      	beq.n	800967c <UART_RxISR_16BIT+0x124>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800964a:	f3ef 8310 	mrs	r3, PRIMASK
 800964e:	617b      	str	r3, [r7, #20]
  return(result);
 8009650:	697b      	ldr	r3, [r7, #20]
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8009652:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009654:	2301      	movs	r3, #1
 8009656:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009658:	69bb      	ldr	r3, [r7, #24]
 800965a:	f383 8810 	msr	PRIMASK, r3
}
 800965e:	46c0      	nop			@ (mov r8, r8)
 8009660:	687b      	ldr	r3, [r7, #4]
 8009662:	681b      	ldr	r3, [r3, #0]
 8009664:	681a      	ldr	r2, [r3, #0]
 8009666:	687b      	ldr	r3, [r7, #4]
 8009668:	681b      	ldr	r3, [r3, #0]
 800966a:	4928      	ldr	r1, [pc, #160]	@ (800970c <UART_RxISR_16BIT+0x1b4>)
 800966c:	400a      	ands	r2, r1
 800966e:	601a      	str	r2, [r3, #0]
 8009670:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009672:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009674:	69fb      	ldr	r3, [r7, #28]
 8009676:	f383 8810 	msr	PRIMASK, r3
}
 800967a:	46c0      	nop			@ (mov r8, r8)
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800967c:	687b      	ldr	r3, [r7, #4]
 800967e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009680:	2b01      	cmp	r3, #1
 8009682:	d12f      	bne.n	80096e4 <UART_RxISR_16BIT+0x18c>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009684:	687b      	ldr	r3, [r7, #4]
 8009686:	2200      	movs	r2, #0
 8009688:	661a      	str	r2, [r3, #96]	@ 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800968a:	f3ef 8310 	mrs	r3, PRIMASK
 800968e:	60bb      	str	r3, [r7, #8]
  return(result);
 8009690:	68bb      	ldr	r3, [r7, #8]

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009692:	63bb      	str	r3, [r7, #56]	@ 0x38
 8009694:	2301      	movs	r3, #1
 8009696:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009698:	68fb      	ldr	r3, [r7, #12]
 800969a:	f383 8810 	msr	PRIMASK, r3
}
 800969e:	46c0      	nop			@ (mov r8, r8)
 80096a0:	687b      	ldr	r3, [r7, #4]
 80096a2:	681b      	ldr	r3, [r3, #0]
 80096a4:	681a      	ldr	r2, [r3, #0]
 80096a6:	687b      	ldr	r3, [r7, #4]
 80096a8:	681b      	ldr	r3, [r3, #0]
 80096aa:	2110      	movs	r1, #16
 80096ac:	438a      	bics	r2, r1
 80096ae:	601a      	str	r2, [r3, #0]
 80096b0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80096b2:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80096b4:	693b      	ldr	r3, [r7, #16]
 80096b6:	f383 8810 	msr	PRIMASK, r3
}
 80096ba:	46c0      	nop			@ (mov r8, r8)

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80096bc:	687b      	ldr	r3, [r7, #4]
 80096be:	681b      	ldr	r3, [r3, #0]
 80096c0:	69db      	ldr	r3, [r3, #28]
 80096c2:	2210      	movs	r2, #16
 80096c4:	4013      	ands	r3, r2
 80096c6:	2b10      	cmp	r3, #16
 80096c8:	d103      	bne.n	80096d2 <UART_RxISR_16BIT+0x17a>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80096ca:	687b      	ldr	r3, [r7, #4]
 80096cc:	681b      	ldr	r3, [r3, #0]
 80096ce:	2210      	movs	r2, #16
 80096d0:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80096d2:	687b      	ldr	r3, [r7, #4]
 80096d4:	2258      	movs	r2, #88	@ 0x58
 80096d6:	5a9a      	ldrh	r2, [r3, r2]
 80096d8:	687b      	ldr	r3, [r7, #4]
 80096da:	0011      	movs	r1, r2
 80096dc:	0018      	movs	r0, r3
 80096de:	f7ff f92b 	bl	8008938 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80096e2:	e00c      	b.n	80096fe <UART_RxISR_16BIT+0x1a6>
        HAL_UART_RxCpltCallback(huart);
 80096e4:	687b      	ldr	r3, [r7, #4]
 80096e6:	0018      	movs	r0, r3
 80096e8:	f7f9 fd6a 	bl	80031c0 <HAL_UART_RxCpltCallback>
}
 80096ec:	e007      	b.n	80096fe <UART_RxISR_16BIT+0x1a6>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80096ee:	687b      	ldr	r3, [r7, #4]
 80096f0:	681b      	ldr	r3, [r3, #0]
 80096f2:	699a      	ldr	r2, [r3, #24]
 80096f4:	687b      	ldr	r3, [r7, #4]
 80096f6:	681b      	ldr	r3, [r3, #0]
 80096f8:	2108      	movs	r1, #8
 80096fa:	430a      	orrs	r2, r1
 80096fc:	619a      	str	r2, [r3, #24]
}
 80096fe:	46c0      	nop			@ (mov r8, r8)
 8009700:	46bd      	mov	sp, r7
 8009702:	b014      	add	sp, #80	@ 0x50
 8009704:	bd80      	pop	{r7, pc}
 8009706:	46c0      	nop			@ (mov r8, r8)
 8009708:	fffffedf 	.word	0xfffffedf
 800970c:	fbffffff 	.word	0xfbffffff

08009710 <atof>:
 8009710:	b510      	push	{r4, lr}
 8009712:	2100      	movs	r1, #0
 8009714:	f000 fe14 	bl	800a340 <strtod>
 8009718:	bd10      	pop	{r4, pc}
	...

0800971c <sulp>:
 800971c:	b570      	push	{r4, r5, r6, lr}
 800971e:	0016      	movs	r6, r2
 8009720:	000d      	movs	r5, r1
 8009722:	f003 fe59 	bl	800d3d8 <__ulp>
 8009726:	2e00      	cmp	r6, #0
 8009728:	d00d      	beq.n	8009746 <sulp+0x2a>
 800972a:	236b      	movs	r3, #107	@ 0x6b
 800972c:	006a      	lsls	r2, r5, #1
 800972e:	0d52      	lsrs	r2, r2, #21
 8009730:	1a9b      	subs	r3, r3, r2
 8009732:	2b00      	cmp	r3, #0
 8009734:	dd07      	ble.n	8009746 <sulp+0x2a>
 8009736:	2400      	movs	r4, #0
 8009738:	4a03      	ldr	r2, [pc, #12]	@ (8009748 <sulp+0x2c>)
 800973a:	051b      	lsls	r3, r3, #20
 800973c:	189d      	adds	r5, r3, r2
 800973e:	002b      	movs	r3, r5
 8009740:	0022      	movs	r2, r4
 8009742:	f7f8 fa05 	bl	8001b50 <__aeabi_dmul>
 8009746:	bd70      	pop	{r4, r5, r6, pc}
 8009748:	3ff00000 	.word	0x3ff00000

0800974c <_strtod_l>:
 800974c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800974e:	b0a3      	sub	sp, #140	@ 0x8c
 8009750:	921b      	str	r2, [sp, #108]	@ 0x6c
 8009752:	2200      	movs	r2, #0
 8009754:	2600      	movs	r6, #0
 8009756:	2700      	movs	r7, #0
 8009758:	9005      	str	r0, [sp, #20]
 800975a:	9109      	str	r1, [sp, #36]	@ 0x24
 800975c:	921e      	str	r2, [sp, #120]	@ 0x78
 800975e:	911d      	str	r1, [sp, #116]	@ 0x74
 8009760:	780a      	ldrb	r2, [r1, #0]
 8009762:	2a2b      	cmp	r2, #43	@ 0x2b
 8009764:	d053      	beq.n	800980e <_strtod_l+0xc2>
 8009766:	d83f      	bhi.n	80097e8 <_strtod_l+0x9c>
 8009768:	2a0d      	cmp	r2, #13
 800976a:	d839      	bhi.n	80097e0 <_strtod_l+0x94>
 800976c:	2a08      	cmp	r2, #8
 800976e:	d839      	bhi.n	80097e4 <_strtod_l+0x98>
 8009770:	2a00      	cmp	r2, #0
 8009772:	d042      	beq.n	80097fa <_strtod_l+0xae>
 8009774:	2200      	movs	r2, #0
 8009776:	9212      	str	r2, [sp, #72]	@ 0x48
 8009778:	2100      	movs	r1, #0
 800977a:	9d1d      	ldr	r5, [sp, #116]	@ 0x74
 800977c:	910c      	str	r1, [sp, #48]	@ 0x30
 800977e:	782a      	ldrb	r2, [r5, #0]
 8009780:	2a30      	cmp	r2, #48	@ 0x30
 8009782:	d000      	beq.n	8009786 <_strtod_l+0x3a>
 8009784:	e083      	b.n	800988e <_strtod_l+0x142>
 8009786:	786a      	ldrb	r2, [r5, #1]
 8009788:	3120      	adds	r1, #32
 800978a:	438a      	bics	r2, r1
 800978c:	2a58      	cmp	r2, #88	@ 0x58
 800978e:	d000      	beq.n	8009792 <_strtod_l+0x46>
 8009790:	e073      	b.n	800987a <_strtod_l+0x12e>
 8009792:	9302      	str	r3, [sp, #8]
 8009794:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8009796:	4a95      	ldr	r2, [pc, #596]	@ (80099ec <_strtod_l+0x2a0>)
 8009798:	9301      	str	r3, [sp, #4]
 800979a:	ab1e      	add	r3, sp, #120	@ 0x78
 800979c:	9300      	str	r3, [sp, #0]
 800979e:	9805      	ldr	r0, [sp, #20]
 80097a0:	ab1f      	add	r3, sp, #124	@ 0x7c
 80097a2:	a91d      	add	r1, sp, #116	@ 0x74
 80097a4:	f002 fec8 	bl	800c538 <__gethex>
 80097a8:	230f      	movs	r3, #15
 80097aa:	0002      	movs	r2, r0
 80097ac:	401a      	ands	r2, r3
 80097ae:	0004      	movs	r4, r0
 80097b0:	9206      	str	r2, [sp, #24]
 80097b2:	4218      	tst	r0, r3
 80097b4:	d005      	beq.n	80097c2 <_strtod_l+0x76>
 80097b6:	2a06      	cmp	r2, #6
 80097b8:	d12b      	bne.n	8009812 <_strtod_l+0xc6>
 80097ba:	2300      	movs	r3, #0
 80097bc:	3501      	adds	r5, #1
 80097be:	951d      	str	r5, [sp, #116]	@ 0x74
 80097c0:	9312      	str	r3, [sp, #72]	@ 0x48
 80097c2:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
 80097c4:	2b00      	cmp	r3, #0
 80097c6:	d002      	beq.n	80097ce <_strtod_l+0x82>
 80097c8:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 80097ca:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 80097cc:	6013      	str	r3, [r2, #0]
 80097ce:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 80097d0:	2b00      	cmp	r3, #0
 80097d2:	d019      	beq.n	8009808 <_strtod_l+0xbc>
 80097d4:	2380      	movs	r3, #128	@ 0x80
 80097d6:	0030      	movs	r0, r6
 80097d8:	061b      	lsls	r3, r3, #24
 80097da:	18f9      	adds	r1, r7, r3
 80097dc:	b023      	add	sp, #140	@ 0x8c
 80097de:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80097e0:	2a20      	cmp	r2, #32
 80097e2:	d1c7      	bne.n	8009774 <_strtod_l+0x28>
 80097e4:	3101      	adds	r1, #1
 80097e6:	e7ba      	b.n	800975e <_strtod_l+0x12>
 80097e8:	2a2d      	cmp	r2, #45	@ 0x2d
 80097ea:	d1c3      	bne.n	8009774 <_strtod_l+0x28>
 80097ec:	3a2c      	subs	r2, #44	@ 0x2c
 80097ee:	9212      	str	r2, [sp, #72]	@ 0x48
 80097f0:	1c4a      	adds	r2, r1, #1
 80097f2:	921d      	str	r2, [sp, #116]	@ 0x74
 80097f4:	784a      	ldrb	r2, [r1, #1]
 80097f6:	2a00      	cmp	r2, #0
 80097f8:	d1be      	bne.n	8009778 <_strtod_l+0x2c>
 80097fa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80097fc:	931d      	str	r3, [sp, #116]	@ 0x74
 80097fe:	2300      	movs	r3, #0
 8009800:	9312      	str	r3, [sp, #72]	@ 0x48
 8009802:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
 8009804:	2b00      	cmp	r3, #0
 8009806:	d1df      	bne.n	80097c8 <_strtod_l+0x7c>
 8009808:	0030      	movs	r0, r6
 800980a:	0039      	movs	r1, r7
 800980c:	e7e6      	b.n	80097dc <_strtod_l+0x90>
 800980e:	2200      	movs	r2, #0
 8009810:	e7ed      	b.n	80097ee <_strtod_l+0xa2>
 8009812:	9a1e      	ldr	r2, [sp, #120]	@ 0x78
 8009814:	2a00      	cmp	r2, #0
 8009816:	d007      	beq.n	8009828 <_strtod_l+0xdc>
 8009818:	2135      	movs	r1, #53	@ 0x35
 800981a:	a820      	add	r0, sp, #128	@ 0x80
 800981c:	f003 fed2 	bl	800d5c4 <__copybits>
 8009820:	991e      	ldr	r1, [sp, #120]	@ 0x78
 8009822:	9805      	ldr	r0, [sp, #20]
 8009824:	f003 fa8c 	bl	800cd40 <_Bfree>
 8009828:	9806      	ldr	r0, [sp, #24]
 800982a:	9b1f      	ldr	r3, [sp, #124]	@ 0x7c
 800982c:	3801      	subs	r0, #1
 800982e:	2804      	cmp	r0, #4
 8009830:	d806      	bhi.n	8009840 <_strtod_l+0xf4>
 8009832:	f7f6 fc7b 	bl	800012c <__gnu_thumb1_case_uqi>
 8009836:	0312      	.short	0x0312
 8009838:	1e1c      	.short	0x1e1c
 800983a:	12          	.byte	0x12
 800983b:	00          	.byte	0x00
 800983c:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800983e:	9f21      	ldr	r7, [sp, #132]	@ 0x84
 8009840:	05e4      	lsls	r4, r4, #23
 8009842:	d502      	bpl.n	800984a <_strtod_l+0xfe>
 8009844:	2380      	movs	r3, #128	@ 0x80
 8009846:	061b      	lsls	r3, r3, #24
 8009848:	431f      	orrs	r7, r3
 800984a:	4b69      	ldr	r3, [pc, #420]	@ (80099f0 <_strtod_l+0x2a4>)
 800984c:	423b      	tst	r3, r7
 800984e:	d1b8      	bne.n	80097c2 <_strtod_l+0x76>
 8009850:	f001 fef2 	bl	800b638 <__errno>
 8009854:	2322      	movs	r3, #34	@ 0x22
 8009856:	6003      	str	r3, [r0, #0]
 8009858:	e7b3      	b.n	80097c2 <_strtod_l+0x76>
 800985a:	4966      	ldr	r1, [pc, #408]	@ (80099f4 <_strtod_l+0x2a8>)
 800985c:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800985e:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 8009860:	400a      	ands	r2, r1
 8009862:	4965      	ldr	r1, [pc, #404]	@ (80099f8 <_strtod_l+0x2ac>)
 8009864:	185b      	adds	r3, r3, r1
 8009866:	051b      	lsls	r3, r3, #20
 8009868:	431a      	orrs	r2, r3
 800986a:	0017      	movs	r7, r2
 800986c:	e7e8      	b.n	8009840 <_strtod_l+0xf4>
 800986e:	4f60      	ldr	r7, [pc, #384]	@ (80099f0 <_strtod_l+0x2a4>)
 8009870:	e7e6      	b.n	8009840 <_strtod_l+0xf4>
 8009872:	2601      	movs	r6, #1
 8009874:	4f61      	ldr	r7, [pc, #388]	@ (80099fc <_strtod_l+0x2b0>)
 8009876:	4276      	negs	r6, r6
 8009878:	e7e2      	b.n	8009840 <_strtod_l+0xf4>
 800987a:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800987c:	1c5a      	adds	r2, r3, #1
 800987e:	921d      	str	r2, [sp, #116]	@ 0x74
 8009880:	785b      	ldrb	r3, [r3, #1]
 8009882:	2b30      	cmp	r3, #48	@ 0x30
 8009884:	d0f9      	beq.n	800987a <_strtod_l+0x12e>
 8009886:	2b00      	cmp	r3, #0
 8009888:	d09b      	beq.n	80097c2 <_strtod_l+0x76>
 800988a:	2301      	movs	r3, #1
 800988c:	930c      	str	r3, [sp, #48]	@ 0x30
 800988e:	2500      	movs	r5, #0
 8009890:	220a      	movs	r2, #10
 8009892:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8009894:	950d      	str	r5, [sp, #52]	@ 0x34
 8009896:	9313      	str	r3, [sp, #76]	@ 0x4c
 8009898:	9508      	str	r5, [sp, #32]
 800989a:	981d      	ldr	r0, [sp, #116]	@ 0x74
 800989c:	7804      	ldrb	r4, [r0, #0]
 800989e:	0023      	movs	r3, r4
 80098a0:	3b30      	subs	r3, #48	@ 0x30
 80098a2:	b2d9      	uxtb	r1, r3
 80098a4:	2909      	cmp	r1, #9
 80098a6:	d927      	bls.n	80098f8 <_strtod_l+0x1ac>
 80098a8:	2201      	movs	r2, #1
 80098aa:	4955      	ldr	r1, [pc, #340]	@ (8009a00 <_strtod_l+0x2b4>)
 80098ac:	f001 fe60 	bl	800b570 <strncmp>
 80098b0:	2800      	cmp	r0, #0
 80098b2:	d031      	beq.n	8009918 <_strtod_l+0x1cc>
 80098b4:	2000      	movs	r0, #0
 80098b6:	0023      	movs	r3, r4
 80098b8:	4684      	mov	ip, r0
 80098ba:	9a08      	ldr	r2, [sp, #32]
 80098bc:	900e      	str	r0, [sp, #56]	@ 0x38
 80098be:	9206      	str	r2, [sp, #24]
 80098c0:	2220      	movs	r2, #32
 80098c2:	0019      	movs	r1, r3
 80098c4:	4391      	bics	r1, r2
 80098c6:	000a      	movs	r2, r1
 80098c8:	2100      	movs	r1, #0
 80098ca:	9107      	str	r1, [sp, #28]
 80098cc:	2a45      	cmp	r2, #69	@ 0x45
 80098ce:	d000      	beq.n	80098d2 <_strtod_l+0x186>
 80098d0:	e0c0      	b.n	8009a54 <_strtod_l+0x308>
 80098d2:	9b06      	ldr	r3, [sp, #24]
 80098d4:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 80098d6:	4303      	orrs	r3, r0
 80098d8:	4313      	orrs	r3, r2
 80098da:	428b      	cmp	r3, r1
 80098dc:	d08d      	beq.n	80097fa <_strtod_l+0xae>
 80098de:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 80098e0:	9309      	str	r3, [sp, #36]	@ 0x24
 80098e2:	3301      	adds	r3, #1
 80098e4:	931d      	str	r3, [sp, #116]	@ 0x74
 80098e6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80098e8:	785b      	ldrb	r3, [r3, #1]
 80098ea:	2b2b      	cmp	r3, #43	@ 0x2b
 80098ec:	d070      	beq.n	80099d0 <_strtod_l+0x284>
 80098ee:	000c      	movs	r4, r1
 80098f0:	2b2d      	cmp	r3, #45	@ 0x2d
 80098f2:	d173      	bne.n	80099dc <_strtod_l+0x290>
 80098f4:	2401      	movs	r4, #1
 80098f6:	e06c      	b.n	80099d2 <_strtod_l+0x286>
 80098f8:	9908      	ldr	r1, [sp, #32]
 80098fa:	2908      	cmp	r1, #8
 80098fc:	dc09      	bgt.n	8009912 <_strtod_l+0x1c6>
 80098fe:	990d      	ldr	r1, [sp, #52]	@ 0x34
 8009900:	4351      	muls	r1, r2
 8009902:	185b      	adds	r3, r3, r1
 8009904:	930d      	str	r3, [sp, #52]	@ 0x34
 8009906:	9b08      	ldr	r3, [sp, #32]
 8009908:	3001      	adds	r0, #1
 800990a:	3301      	adds	r3, #1
 800990c:	9308      	str	r3, [sp, #32]
 800990e:	901d      	str	r0, [sp, #116]	@ 0x74
 8009910:	e7c3      	b.n	800989a <_strtod_l+0x14e>
 8009912:	4355      	muls	r5, r2
 8009914:	195d      	adds	r5, r3, r5
 8009916:	e7f6      	b.n	8009906 <_strtod_l+0x1ba>
 8009918:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800991a:	1c5a      	adds	r2, r3, #1
 800991c:	921d      	str	r2, [sp, #116]	@ 0x74
 800991e:	9a08      	ldr	r2, [sp, #32]
 8009920:	785b      	ldrb	r3, [r3, #1]
 8009922:	2a00      	cmp	r2, #0
 8009924:	d03a      	beq.n	800999c <_strtod_l+0x250>
 8009926:	900e      	str	r0, [sp, #56]	@ 0x38
 8009928:	9206      	str	r2, [sp, #24]
 800992a:	001a      	movs	r2, r3
 800992c:	3a30      	subs	r2, #48	@ 0x30
 800992e:	2a09      	cmp	r2, #9
 8009930:	d912      	bls.n	8009958 <_strtod_l+0x20c>
 8009932:	2201      	movs	r2, #1
 8009934:	4694      	mov	ip, r2
 8009936:	e7c3      	b.n	80098c0 <_strtod_l+0x174>
 8009938:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800993a:	3001      	adds	r0, #1
 800993c:	1c5a      	adds	r2, r3, #1
 800993e:	921d      	str	r2, [sp, #116]	@ 0x74
 8009940:	785b      	ldrb	r3, [r3, #1]
 8009942:	2b30      	cmp	r3, #48	@ 0x30
 8009944:	d0f8      	beq.n	8009938 <_strtod_l+0x1ec>
 8009946:	001a      	movs	r2, r3
 8009948:	3a31      	subs	r2, #49	@ 0x31
 800994a:	2a08      	cmp	r2, #8
 800994c:	d83b      	bhi.n	80099c6 <_strtod_l+0x27a>
 800994e:	900e      	str	r0, [sp, #56]	@ 0x38
 8009950:	2000      	movs	r0, #0
 8009952:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 8009954:	9006      	str	r0, [sp, #24]
 8009956:	9213      	str	r2, [sp, #76]	@ 0x4c
 8009958:	001a      	movs	r2, r3
 800995a:	1c41      	adds	r1, r0, #1
 800995c:	3a30      	subs	r2, #48	@ 0x30
 800995e:	2b30      	cmp	r3, #48	@ 0x30
 8009960:	d016      	beq.n	8009990 <_strtod_l+0x244>
 8009962:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009964:	185b      	adds	r3, r3, r1
 8009966:	930e      	str	r3, [sp, #56]	@ 0x38
 8009968:	9b06      	ldr	r3, [sp, #24]
 800996a:	210a      	movs	r1, #10
 800996c:	469c      	mov	ip, r3
 800996e:	4484      	add	ip, r0
 8009970:	459c      	cmp	ip, r3
 8009972:	d115      	bne.n	80099a0 <_strtod_l+0x254>
 8009974:	9906      	ldr	r1, [sp, #24]
 8009976:	9b06      	ldr	r3, [sp, #24]
 8009978:	3101      	adds	r1, #1
 800997a:	1809      	adds	r1, r1, r0
 800997c:	181b      	adds	r3, r3, r0
 800997e:	9106      	str	r1, [sp, #24]
 8009980:	2b08      	cmp	r3, #8
 8009982:	dc19      	bgt.n	80099b8 <_strtod_l+0x26c>
 8009984:	230a      	movs	r3, #10
 8009986:	990d      	ldr	r1, [sp, #52]	@ 0x34
 8009988:	434b      	muls	r3, r1
 800998a:	2100      	movs	r1, #0
 800998c:	18d3      	adds	r3, r2, r3
 800998e:	930d      	str	r3, [sp, #52]	@ 0x34
 8009990:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8009992:	0008      	movs	r0, r1
 8009994:	1c5a      	adds	r2, r3, #1
 8009996:	921d      	str	r2, [sp, #116]	@ 0x74
 8009998:	785b      	ldrb	r3, [r3, #1]
 800999a:	e7c6      	b.n	800992a <_strtod_l+0x1de>
 800999c:	9808      	ldr	r0, [sp, #32]
 800999e:	e7d0      	b.n	8009942 <_strtod_l+0x1f6>
 80099a0:	1c5c      	adds	r4, r3, #1
 80099a2:	2b08      	cmp	r3, #8
 80099a4:	dc04      	bgt.n	80099b0 <_strtod_l+0x264>
 80099a6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80099a8:	434b      	muls	r3, r1
 80099aa:	930d      	str	r3, [sp, #52]	@ 0x34
 80099ac:	0023      	movs	r3, r4
 80099ae:	e7df      	b.n	8009970 <_strtod_l+0x224>
 80099b0:	2c10      	cmp	r4, #16
 80099b2:	dcfb      	bgt.n	80099ac <_strtod_l+0x260>
 80099b4:	434d      	muls	r5, r1
 80099b6:	e7f9      	b.n	80099ac <_strtod_l+0x260>
 80099b8:	2100      	movs	r1, #0
 80099ba:	2b0f      	cmp	r3, #15
 80099bc:	dce8      	bgt.n	8009990 <_strtod_l+0x244>
 80099be:	230a      	movs	r3, #10
 80099c0:	435d      	muls	r5, r3
 80099c2:	1955      	adds	r5, r2, r5
 80099c4:	e7e4      	b.n	8009990 <_strtod_l+0x244>
 80099c6:	2200      	movs	r2, #0
 80099c8:	920e      	str	r2, [sp, #56]	@ 0x38
 80099ca:	9206      	str	r2, [sp, #24]
 80099cc:	3201      	adds	r2, #1
 80099ce:	e7b1      	b.n	8009934 <_strtod_l+0x1e8>
 80099d0:	2400      	movs	r4, #0
 80099d2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80099d4:	3302      	adds	r3, #2
 80099d6:	931d      	str	r3, [sp, #116]	@ 0x74
 80099d8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80099da:	789b      	ldrb	r3, [r3, #2]
 80099dc:	001a      	movs	r2, r3
 80099de:	3a30      	subs	r2, #48	@ 0x30
 80099e0:	2a09      	cmp	r2, #9
 80099e2:	d913      	bls.n	8009a0c <_strtod_l+0x2c0>
 80099e4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80099e6:	921d      	str	r2, [sp, #116]	@ 0x74
 80099e8:	2200      	movs	r2, #0
 80099ea:	e032      	b.n	8009a52 <_strtod_l+0x306>
 80099ec:	0800eb20 	.word	0x0800eb20
 80099f0:	7ff00000 	.word	0x7ff00000
 80099f4:	ffefffff 	.word	0xffefffff
 80099f8:	00000433 	.word	0x00000433
 80099fc:	7fffffff 	.word	0x7fffffff
 8009a00:	0800eb08 	.word	0x0800eb08
 8009a04:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8009a06:	1c5a      	adds	r2, r3, #1
 8009a08:	921d      	str	r2, [sp, #116]	@ 0x74
 8009a0a:	785b      	ldrb	r3, [r3, #1]
 8009a0c:	2b30      	cmp	r3, #48	@ 0x30
 8009a0e:	d0f9      	beq.n	8009a04 <_strtod_l+0x2b8>
 8009a10:	2200      	movs	r2, #0
 8009a12:	9207      	str	r2, [sp, #28]
 8009a14:	001a      	movs	r2, r3
 8009a16:	3a31      	subs	r2, #49	@ 0x31
 8009a18:	2a08      	cmp	r2, #8
 8009a1a:	d81b      	bhi.n	8009a54 <_strtod_l+0x308>
 8009a1c:	3b30      	subs	r3, #48	@ 0x30
 8009a1e:	9310      	str	r3, [sp, #64]	@ 0x40
 8009a20:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8009a22:	9307      	str	r3, [sp, #28]
 8009a24:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8009a26:	1c59      	adds	r1, r3, #1
 8009a28:	911d      	str	r1, [sp, #116]	@ 0x74
 8009a2a:	785b      	ldrb	r3, [r3, #1]
 8009a2c:	001a      	movs	r2, r3
 8009a2e:	3a30      	subs	r2, #48	@ 0x30
 8009a30:	2a09      	cmp	r2, #9
 8009a32:	d93a      	bls.n	8009aaa <_strtod_l+0x35e>
 8009a34:	9a07      	ldr	r2, [sp, #28]
 8009a36:	1a8a      	subs	r2, r1, r2
 8009a38:	49b4      	ldr	r1, [pc, #720]	@ (8009d0c <_strtod_l+0x5c0>)
 8009a3a:	9107      	str	r1, [sp, #28]
 8009a3c:	2a08      	cmp	r2, #8
 8009a3e:	dc04      	bgt.n	8009a4a <_strtod_l+0x2fe>
 8009a40:	9a10      	ldr	r2, [sp, #64]	@ 0x40
 8009a42:	9207      	str	r2, [sp, #28]
 8009a44:	428a      	cmp	r2, r1
 8009a46:	dd00      	ble.n	8009a4a <_strtod_l+0x2fe>
 8009a48:	9107      	str	r1, [sp, #28]
 8009a4a:	2c00      	cmp	r4, #0
 8009a4c:	d002      	beq.n	8009a54 <_strtod_l+0x308>
 8009a4e:	9a07      	ldr	r2, [sp, #28]
 8009a50:	4252      	negs	r2, r2
 8009a52:	9207      	str	r2, [sp, #28]
 8009a54:	9a06      	ldr	r2, [sp, #24]
 8009a56:	2a00      	cmp	r2, #0
 8009a58:	d14d      	bne.n	8009af6 <_strtod_l+0x3aa>
 8009a5a:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8009a5c:	4310      	orrs	r0, r2
 8009a5e:	d000      	beq.n	8009a62 <_strtod_l+0x316>
 8009a60:	e6af      	b.n	80097c2 <_strtod_l+0x76>
 8009a62:	4662      	mov	r2, ip
 8009a64:	2a00      	cmp	r2, #0
 8009a66:	d000      	beq.n	8009a6a <_strtod_l+0x31e>
 8009a68:	e6c7      	b.n	80097fa <_strtod_l+0xae>
 8009a6a:	2b69      	cmp	r3, #105	@ 0x69
 8009a6c:	d027      	beq.n	8009abe <_strtod_l+0x372>
 8009a6e:	dc23      	bgt.n	8009ab8 <_strtod_l+0x36c>
 8009a70:	2b49      	cmp	r3, #73	@ 0x49
 8009a72:	d024      	beq.n	8009abe <_strtod_l+0x372>
 8009a74:	2b4e      	cmp	r3, #78	@ 0x4e
 8009a76:	d000      	beq.n	8009a7a <_strtod_l+0x32e>
 8009a78:	e6bf      	b.n	80097fa <_strtod_l+0xae>
 8009a7a:	49a5      	ldr	r1, [pc, #660]	@ (8009d10 <_strtod_l+0x5c4>)
 8009a7c:	a81d      	add	r0, sp, #116	@ 0x74
 8009a7e:	f002 ff91 	bl	800c9a4 <__match>
 8009a82:	2800      	cmp	r0, #0
 8009a84:	d100      	bne.n	8009a88 <_strtod_l+0x33c>
 8009a86:	e6b8      	b.n	80097fa <_strtod_l+0xae>
 8009a88:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8009a8a:	781b      	ldrb	r3, [r3, #0]
 8009a8c:	2b28      	cmp	r3, #40	@ 0x28
 8009a8e:	d12c      	bne.n	8009aea <_strtod_l+0x39e>
 8009a90:	49a0      	ldr	r1, [pc, #640]	@ (8009d14 <_strtod_l+0x5c8>)
 8009a92:	aa20      	add	r2, sp, #128	@ 0x80
 8009a94:	a81d      	add	r0, sp, #116	@ 0x74
 8009a96:	f002 ff99 	bl	800c9cc <__hexnan>
 8009a9a:	2805      	cmp	r0, #5
 8009a9c:	d125      	bne.n	8009aea <_strtod_l+0x39e>
 8009a9e:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8009aa0:	4a9d      	ldr	r2, [pc, #628]	@ (8009d18 <_strtod_l+0x5cc>)
 8009aa2:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 8009aa4:	431a      	orrs	r2, r3
 8009aa6:	0017      	movs	r7, r2
 8009aa8:	e68b      	b.n	80097c2 <_strtod_l+0x76>
 8009aaa:	220a      	movs	r2, #10
 8009aac:	9910      	ldr	r1, [sp, #64]	@ 0x40
 8009aae:	434a      	muls	r2, r1
 8009ab0:	18d2      	adds	r2, r2, r3
 8009ab2:	3a30      	subs	r2, #48	@ 0x30
 8009ab4:	9210      	str	r2, [sp, #64]	@ 0x40
 8009ab6:	e7b5      	b.n	8009a24 <_strtod_l+0x2d8>
 8009ab8:	2b6e      	cmp	r3, #110	@ 0x6e
 8009aba:	d0de      	beq.n	8009a7a <_strtod_l+0x32e>
 8009abc:	e69d      	b.n	80097fa <_strtod_l+0xae>
 8009abe:	4997      	ldr	r1, [pc, #604]	@ (8009d1c <_strtod_l+0x5d0>)
 8009ac0:	a81d      	add	r0, sp, #116	@ 0x74
 8009ac2:	f002 ff6f 	bl	800c9a4 <__match>
 8009ac6:	2800      	cmp	r0, #0
 8009ac8:	d100      	bne.n	8009acc <_strtod_l+0x380>
 8009aca:	e696      	b.n	80097fa <_strtod_l+0xae>
 8009acc:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8009ace:	4994      	ldr	r1, [pc, #592]	@ (8009d20 <_strtod_l+0x5d4>)
 8009ad0:	3b01      	subs	r3, #1
 8009ad2:	a81d      	add	r0, sp, #116	@ 0x74
 8009ad4:	931d      	str	r3, [sp, #116]	@ 0x74
 8009ad6:	f002 ff65 	bl	800c9a4 <__match>
 8009ada:	2800      	cmp	r0, #0
 8009adc:	d102      	bne.n	8009ae4 <_strtod_l+0x398>
 8009ade:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8009ae0:	3301      	adds	r3, #1
 8009ae2:	931d      	str	r3, [sp, #116]	@ 0x74
 8009ae4:	2600      	movs	r6, #0
 8009ae6:	4f8c      	ldr	r7, [pc, #560]	@ (8009d18 <_strtod_l+0x5cc>)
 8009ae8:	e66b      	b.n	80097c2 <_strtod_l+0x76>
 8009aea:	488e      	ldr	r0, [pc, #568]	@ (8009d24 <_strtod_l+0x5d8>)
 8009aec:	f001 fde6 	bl	800b6bc <nan>
 8009af0:	0006      	movs	r6, r0
 8009af2:	000f      	movs	r7, r1
 8009af4:	e665      	b.n	80097c2 <_strtod_l+0x76>
 8009af6:	9b07      	ldr	r3, [sp, #28]
 8009af8:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8009afa:	1a9b      	subs	r3, r3, r2
 8009afc:	930c      	str	r3, [sp, #48]	@ 0x30
 8009afe:	9b08      	ldr	r3, [sp, #32]
 8009b00:	2b00      	cmp	r3, #0
 8009b02:	d101      	bne.n	8009b08 <_strtod_l+0x3bc>
 8009b04:	9b06      	ldr	r3, [sp, #24]
 8009b06:	9308      	str	r3, [sp, #32]
 8009b08:	9c06      	ldr	r4, [sp, #24]
 8009b0a:	2c10      	cmp	r4, #16
 8009b0c:	dd00      	ble.n	8009b10 <_strtod_l+0x3c4>
 8009b0e:	2410      	movs	r4, #16
 8009b10:	980d      	ldr	r0, [sp, #52]	@ 0x34
 8009b12:	f7f8 ff0d 	bl	8002930 <__aeabi_ui2d>
 8009b16:	9b06      	ldr	r3, [sp, #24]
 8009b18:	0006      	movs	r6, r0
 8009b1a:	000f      	movs	r7, r1
 8009b1c:	2b09      	cmp	r3, #9
 8009b1e:	dc13      	bgt.n	8009b48 <_strtod_l+0x3fc>
 8009b20:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8009b22:	2b00      	cmp	r3, #0
 8009b24:	d100      	bne.n	8009b28 <_strtod_l+0x3dc>
 8009b26:	e64c      	b.n	80097c2 <_strtod_l+0x76>
 8009b28:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8009b2a:	2b00      	cmp	r3, #0
 8009b2c:	dc00      	bgt.n	8009b30 <_strtod_l+0x3e4>
 8009b2e:	e07e      	b.n	8009c2e <_strtod_l+0x4e2>
 8009b30:	2b16      	cmp	r3, #22
 8009b32:	dc63      	bgt.n	8009bfc <_strtod_l+0x4b0>
 8009b34:	497c      	ldr	r1, [pc, #496]	@ (8009d28 <_strtod_l+0x5dc>)
 8009b36:	00db      	lsls	r3, r3, #3
 8009b38:	18c9      	adds	r1, r1, r3
 8009b3a:	0032      	movs	r2, r6
 8009b3c:	6808      	ldr	r0, [r1, #0]
 8009b3e:	6849      	ldr	r1, [r1, #4]
 8009b40:	003b      	movs	r3, r7
 8009b42:	f7f8 f805 	bl	8001b50 <__aeabi_dmul>
 8009b46:	e7d3      	b.n	8009af0 <_strtod_l+0x3a4>
 8009b48:	0022      	movs	r2, r4
 8009b4a:	4b77      	ldr	r3, [pc, #476]	@ (8009d28 <_strtod_l+0x5dc>)
 8009b4c:	3a09      	subs	r2, #9
 8009b4e:	00d2      	lsls	r2, r2, #3
 8009b50:	189b      	adds	r3, r3, r2
 8009b52:	681a      	ldr	r2, [r3, #0]
 8009b54:	685b      	ldr	r3, [r3, #4]
 8009b56:	f7f7 fffb 	bl	8001b50 <__aeabi_dmul>
 8009b5a:	0006      	movs	r6, r0
 8009b5c:	0028      	movs	r0, r5
 8009b5e:	000f      	movs	r7, r1
 8009b60:	f7f8 fee6 	bl	8002930 <__aeabi_ui2d>
 8009b64:	000b      	movs	r3, r1
 8009b66:	0002      	movs	r2, r0
 8009b68:	0039      	movs	r1, r7
 8009b6a:	0030      	movs	r0, r6
 8009b6c:	f7f7 f848 	bl	8000c00 <__aeabi_dadd>
 8009b70:	9b06      	ldr	r3, [sp, #24]
 8009b72:	0006      	movs	r6, r0
 8009b74:	000f      	movs	r7, r1
 8009b76:	2b0f      	cmp	r3, #15
 8009b78:	ddd2      	ble.n	8009b20 <_strtod_l+0x3d4>
 8009b7a:	9b06      	ldr	r3, [sp, #24]
 8009b7c:	1b1c      	subs	r4, r3, r4
 8009b7e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8009b80:	18e4      	adds	r4, r4, r3
 8009b82:	2c00      	cmp	r4, #0
 8009b84:	dc00      	bgt.n	8009b88 <_strtod_l+0x43c>
 8009b86:	e09b      	b.n	8009cc0 <_strtod_l+0x574>
 8009b88:	220f      	movs	r2, #15
 8009b8a:	0023      	movs	r3, r4
 8009b8c:	4013      	ands	r3, r2
 8009b8e:	4214      	tst	r4, r2
 8009b90:	d00a      	beq.n	8009ba8 <_strtod_l+0x45c>
 8009b92:	4965      	ldr	r1, [pc, #404]	@ (8009d28 <_strtod_l+0x5dc>)
 8009b94:	00db      	lsls	r3, r3, #3
 8009b96:	18c9      	adds	r1, r1, r3
 8009b98:	0032      	movs	r2, r6
 8009b9a:	6808      	ldr	r0, [r1, #0]
 8009b9c:	6849      	ldr	r1, [r1, #4]
 8009b9e:	003b      	movs	r3, r7
 8009ba0:	f7f7 ffd6 	bl	8001b50 <__aeabi_dmul>
 8009ba4:	0006      	movs	r6, r0
 8009ba6:	000f      	movs	r7, r1
 8009ba8:	230f      	movs	r3, #15
 8009baa:	439c      	bics	r4, r3
 8009bac:	d073      	beq.n	8009c96 <_strtod_l+0x54a>
 8009bae:	3326      	adds	r3, #38	@ 0x26
 8009bb0:	33ff      	adds	r3, #255	@ 0xff
 8009bb2:	429c      	cmp	r4, r3
 8009bb4:	dd4b      	ble.n	8009c4e <_strtod_l+0x502>
 8009bb6:	2300      	movs	r3, #0
 8009bb8:	9306      	str	r3, [sp, #24]
 8009bba:	9307      	str	r3, [sp, #28]
 8009bbc:	930d      	str	r3, [sp, #52]	@ 0x34
 8009bbe:	9308      	str	r3, [sp, #32]
 8009bc0:	2322      	movs	r3, #34	@ 0x22
 8009bc2:	2600      	movs	r6, #0
 8009bc4:	9a05      	ldr	r2, [sp, #20]
 8009bc6:	4f54      	ldr	r7, [pc, #336]	@ (8009d18 <_strtod_l+0x5cc>)
 8009bc8:	6013      	str	r3, [r2, #0]
 8009bca:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8009bcc:	42b3      	cmp	r3, r6
 8009bce:	d100      	bne.n	8009bd2 <_strtod_l+0x486>
 8009bd0:	e5f7      	b.n	80097c2 <_strtod_l+0x76>
 8009bd2:	991e      	ldr	r1, [sp, #120]	@ 0x78
 8009bd4:	9805      	ldr	r0, [sp, #20]
 8009bd6:	f003 f8b3 	bl	800cd40 <_Bfree>
 8009bda:	9908      	ldr	r1, [sp, #32]
 8009bdc:	9805      	ldr	r0, [sp, #20]
 8009bde:	f003 f8af 	bl	800cd40 <_Bfree>
 8009be2:	9907      	ldr	r1, [sp, #28]
 8009be4:	9805      	ldr	r0, [sp, #20]
 8009be6:	f003 f8ab 	bl	800cd40 <_Bfree>
 8009bea:	990d      	ldr	r1, [sp, #52]	@ 0x34
 8009bec:	9805      	ldr	r0, [sp, #20]
 8009bee:	f003 f8a7 	bl	800cd40 <_Bfree>
 8009bf2:	9906      	ldr	r1, [sp, #24]
 8009bf4:	9805      	ldr	r0, [sp, #20]
 8009bf6:	f003 f8a3 	bl	800cd40 <_Bfree>
 8009bfa:	e5e2      	b.n	80097c2 <_strtod_l+0x76>
 8009bfc:	2325      	movs	r3, #37	@ 0x25
 8009bfe:	9a06      	ldr	r2, [sp, #24]
 8009c00:	1a9b      	subs	r3, r3, r2
 8009c02:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8009c04:	4293      	cmp	r3, r2
 8009c06:	dbb8      	blt.n	8009b7a <_strtod_l+0x42e>
 8009c08:	240f      	movs	r4, #15
 8009c0a:	9b06      	ldr	r3, [sp, #24]
 8009c0c:	4d46      	ldr	r5, [pc, #280]	@ (8009d28 <_strtod_l+0x5dc>)
 8009c0e:	1ae4      	subs	r4, r4, r3
 8009c10:	00e1      	lsls	r1, r4, #3
 8009c12:	1869      	adds	r1, r5, r1
 8009c14:	0032      	movs	r2, r6
 8009c16:	6808      	ldr	r0, [r1, #0]
 8009c18:	6849      	ldr	r1, [r1, #4]
 8009c1a:	003b      	movs	r3, r7
 8009c1c:	f7f7 ff98 	bl	8001b50 <__aeabi_dmul>
 8009c20:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8009c22:	1b1c      	subs	r4, r3, r4
 8009c24:	00e4      	lsls	r4, r4, #3
 8009c26:	192d      	adds	r5, r5, r4
 8009c28:	682a      	ldr	r2, [r5, #0]
 8009c2a:	686b      	ldr	r3, [r5, #4]
 8009c2c:	e789      	b.n	8009b42 <_strtod_l+0x3f6>
 8009c2e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8009c30:	3316      	adds	r3, #22
 8009c32:	dba2      	blt.n	8009b7a <_strtod_l+0x42e>
 8009c34:	9907      	ldr	r1, [sp, #28]
 8009c36:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8009c38:	4b3b      	ldr	r3, [pc, #236]	@ (8009d28 <_strtod_l+0x5dc>)
 8009c3a:	1a52      	subs	r2, r2, r1
 8009c3c:	00d2      	lsls	r2, r2, #3
 8009c3e:	189b      	adds	r3, r3, r2
 8009c40:	0030      	movs	r0, r6
 8009c42:	681a      	ldr	r2, [r3, #0]
 8009c44:	685b      	ldr	r3, [r3, #4]
 8009c46:	0039      	movs	r1, r7
 8009c48:	f7f7 fb3e 	bl	80012c8 <__aeabi_ddiv>
 8009c4c:	e750      	b.n	8009af0 <_strtod_l+0x3a4>
 8009c4e:	2300      	movs	r3, #0
 8009c50:	0030      	movs	r0, r6
 8009c52:	0039      	movs	r1, r7
 8009c54:	4d35      	ldr	r5, [pc, #212]	@ (8009d2c <_strtod_l+0x5e0>)
 8009c56:	1124      	asrs	r4, r4, #4
 8009c58:	9309      	str	r3, [sp, #36]	@ 0x24
 8009c5a:	2c01      	cmp	r4, #1
 8009c5c:	dc1e      	bgt.n	8009c9c <_strtod_l+0x550>
 8009c5e:	2b00      	cmp	r3, #0
 8009c60:	d001      	beq.n	8009c66 <_strtod_l+0x51a>
 8009c62:	0006      	movs	r6, r0
 8009c64:	000f      	movs	r7, r1
 8009c66:	4b32      	ldr	r3, [pc, #200]	@ (8009d30 <_strtod_l+0x5e4>)
 8009c68:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009c6a:	18ff      	adds	r7, r7, r3
 8009c6c:	4b2f      	ldr	r3, [pc, #188]	@ (8009d2c <_strtod_l+0x5e0>)
 8009c6e:	00d5      	lsls	r5, r2, #3
 8009c70:	195d      	adds	r5, r3, r5
 8009c72:	0032      	movs	r2, r6
 8009c74:	6828      	ldr	r0, [r5, #0]
 8009c76:	6869      	ldr	r1, [r5, #4]
 8009c78:	003b      	movs	r3, r7
 8009c7a:	f7f7 ff69 	bl	8001b50 <__aeabi_dmul>
 8009c7e:	4b26      	ldr	r3, [pc, #152]	@ (8009d18 <_strtod_l+0x5cc>)
 8009c80:	4a2c      	ldr	r2, [pc, #176]	@ (8009d34 <_strtod_l+0x5e8>)
 8009c82:	0006      	movs	r6, r0
 8009c84:	400b      	ands	r3, r1
 8009c86:	4293      	cmp	r3, r2
 8009c88:	d895      	bhi.n	8009bb6 <_strtod_l+0x46a>
 8009c8a:	4a2b      	ldr	r2, [pc, #172]	@ (8009d38 <_strtod_l+0x5ec>)
 8009c8c:	4293      	cmp	r3, r2
 8009c8e:	d913      	bls.n	8009cb8 <_strtod_l+0x56c>
 8009c90:	2601      	movs	r6, #1
 8009c92:	4f2a      	ldr	r7, [pc, #168]	@ (8009d3c <_strtod_l+0x5f0>)
 8009c94:	4276      	negs	r6, r6
 8009c96:	2300      	movs	r3, #0
 8009c98:	9309      	str	r3, [sp, #36]	@ 0x24
 8009c9a:	e086      	b.n	8009daa <_strtod_l+0x65e>
 8009c9c:	2201      	movs	r2, #1
 8009c9e:	4214      	tst	r4, r2
 8009ca0:	d004      	beq.n	8009cac <_strtod_l+0x560>
 8009ca2:	682a      	ldr	r2, [r5, #0]
 8009ca4:	686b      	ldr	r3, [r5, #4]
 8009ca6:	f7f7 ff53 	bl	8001b50 <__aeabi_dmul>
 8009caa:	2301      	movs	r3, #1
 8009cac:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009cae:	1064      	asrs	r4, r4, #1
 8009cb0:	3201      	adds	r2, #1
 8009cb2:	9209      	str	r2, [sp, #36]	@ 0x24
 8009cb4:	3508      	adds	r5, #8
 8009cb6:	e7d0      	b.n	8009c5a <_strtod_l+0x50e>
 8009cb8:	23d4      	movs	r3, #212	@ 0xd4
 8009cba:	049b      	lsls	r3, r3, #18
 8009cbc:	18cf      	adds	r7, r1, r3
 8009cbe:	e7ea      	b.n	8009c96 <_strtod_l+0x54a>
 8009cc0:	2c00      	cmp	r4, #0
 8009cc2:	d0e8      	beq.n	8009c96 <_strtod_l+0x54a>
 8009cc4:	4264      	negs	r4, r4
 8009cc6:	230f      	movs	r3, #15
 8009cc8:	0022      	movs	r2, r4
 8009cca:	401a      	ands	r2, r3
 8009ccc:	421c      	tst	r4, r3
 8009cce:	d00a      	beq.n	8009ce6 <_strtod_l+0x59a>
 8009cd0:	4b15      	ldr	r3, [pc, #84]	@ (8009d28 <_strtod_l+0x5dc>)
 8009cd2:	00d2      	lsls	r2, r2, #3
 8009cd4:	189b      	adds	r3, r3, r2
 8009cd6:	0030      	movs	r0, r6
 8009cd8:	681a      	ldr	r2, [r3, #0]
 8009cda:	685b      	ldr	r3, [r3, #4]
 8009cdc:	0039      	movs	r1, r7
 8009cde:	f7f7 faf3 	bl	80012c8 <__aeabi_ddiv>
 8009ce2:	0006      	movs	r6, r0
 8009ce4:	000f      	movs	r7, r1
 8009ce6:	1124      	asrs	r4, r4, #4
 8009ce8:	d0d5      	beq.n	8009c96 <_strtod_l+0x54a>
 8009cea:	2c1f      	cmp	r4, #31
 8009cec:	dd28      	ble.n	8009d40 <_strtod_l+0x5f4>
 8009cee:	2300      	movs	r3, #0
 8009cf0:	9306      	str	r3, [sp, #24]
 8009cf2:	9307      	str	r3, [sp, #28]
 8009cf4:	930d      	str	r3, [sp, #52]	@ 0x34
 8009cf6:	9308      	str	r3, [sp, #32]
 8009cf8:	2322      	movs	r3, #34	@ 0x22
 8009cfa:	9a05      	ldr	r2, [sp, #20]
 8009cfc:	2600      	movs	r6, #0
 8009cfe:	6013      	str	r3, [r2, #0]
 8009d00:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8009d02:	2700      	movs	r7, #0
 8009d04:	2b00      	cmp	r3, #0
 8009d06:	d000      	beq.n	8009d0a <_strtod_l+0x5be>
 8009d08:	e763      	b.n	8009bd2 <_strtod_l+0x486>
 8009d0a:	e55a      	b.n	80097c2 <_strtod_l+0x76>
 8009d0c:	00004e1f 	.word	0x00004e1f
 8009d10:	0800eb6d 	.word	0x0800eb6d
 8009d14:	0800eb0c 	.word	0x0800eb0c
 8009d18:	7ff00000 	.word	0x7ff00000
 8009d1c:	0800eb65 	.word	0x0800eb65
 8009d20:	0800eba2 	.word	0x0800eba2
 8009d24:	0800ef50 	.word	0x0800ef50
 8009d28:	0800ed20 	.word	0x0800ed20
 8009d2c:	0800ecf8 	.word	0x0800ecf8
 8009d30:	fcb00000 	.word	0xfcb00000
 8009d34:	7ca00000 	.word	0x7ca00000
 8009d38:	7c900000 	.word	0x7c900000
 8009d3c:	7fefffff 	.word	0x7fefffff
 8009d40:	2310      	movs	r3, #16
 8009d42:	0022      	movs	r2, r4
 8009d44:	401a      	ands	r2, r3
 8009d46:	9209      	str	r2, [sp, #36]	@ 0x24
 8009d48:	421c      	tst	r4, r3
 8009d4a:	d001      	beq.n	8009d50 <_strtod_l+0x604>
 8009d4c:	335a      	adds	r3, #90	@ 0x5a
 8009d4e:	9309      	str	r3, [sp, #36]	@ 0x24
 8009d50:	0030      	movs	r0, r6
 8009d52:	0039      	movs	r1, r7
 8009d54:	2300      	movs	r3, #0
 8009d56:	4dbf      	ldr	r5, [pc, #764]	@ (800a054 <_strtod_l+0x908>)
 8009d58:	2201      	movs	r2, #1
 8009d5a:	4214      	tst	r4, r2
 8009d5c:	d004      	beq.n	8009d68 <_strtod_l+0x61c>
 8009d5e:	682a      	ldr	r2, [r5, #0]
 8009d60:	686b      	ldr	r3, [r5, #4]
 8009d62:	f7f7 fef5 	bl	8001b50 <__aeabi_dmul>
 8009d66:	2301      	movs	r3, #1
 8009d68:	1064      	asrs	r4, r4, #1
 8009d6a:	3508      	adds	r5, #8
 8009d6c:	2c00      	cmp	r4, #0
 8009d6e:	d1f3      	bne.n	8009d58 <_strtod_l+0x60c>
 8009d70:	2b00      	cmp	r3, #0
 8009d72:	d001      	beq.n	8009d78 <_strtod_l+0x62c>
 8009d74:	0006      	movs	r6, r0
 8009d76:	000f      	movs	r7, r1
 8009d78:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009d7a:	2b00      	cmp	r3, #0
 8009d7c:	d00d      	beq.n	8009d9a <_strtod_l+0x64e>
 8009d7e:	236b      	movs	r3, #107	@ 0x6b
 8009d80:	007a      	lsls	r2, r7, #1
 8009d82:	0d52      	lsrs	r2, r2, #21
 8009d84:	0039      	movs	r1, r7
 8009d86:	1a9b      	subs	r3, r3, r2
 8009d88:	2b00      	cmp	r3, #0
 8009d8a:	dd06      	ble.n	8009d9a <_strtod_l+0x64e>
 8009d8c:	2b1f      	cmp	r3, #31
 8009d8e:	dd5a      	ble.n	8009e46 <_strtod_l+0x6fa>
 8009d90:	2600      	movs	r6, #0
 8009d92:	2b34      	cmp	r3, #52	@ 0x34
 8009d94:	dd50      	ble.n	8009e38 <_strtod_l+0x6ec>
 8009d96:	27dc      	movs	r7, #220	@ 0xdc
 8009d98:	04bf      	lsls	r7, r7, #18
 8009d9a:	2200      	movs	r2, #0
 8009d9c:	2300      	movs	r3, #0
 8009d9e:	0030      	movs	r0, r6
 8009da0:	0039      	movs	r1, r7
 8009da2:	f7f6 fb5d 	bl	8000460 <__aeabi_dcmpeq>
 8009da6:	2800      	cmp	r0, #0
 8009da8:	d1a1      	bne.n	8009cee <_strtod_l+0x5a2>
 8009daa:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8009dac:	9a08      	ldr	r2, [sp, #32]
 8009dae:	9300      	str	r3, [sp, #0]
 8009db0:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 8009db2:	9b06      	ldr	r3, [sp, #24]
 8009db4:	9805      	ldr	r0, [sp, #20]
 8009db6:	f003 f82b 	bl	800ce10 <__s2b>
 8009dba:	900d      	str	r0, [sp, #52]	@ 0x34
 8009dbc:	2800      	cmp	r0, #0
 8009dbe:	d100      	bne.n	8009dc2 <_strtod_l+0x676>
 8009dc0:	e6f9      	b.n	8009bb6 <_strtod_l+0x46a>
 8009dc2:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8009dc4:	9907      	ldr	r1, [sp, #28]
 8009dc6:	17da      	asrs	r2, r3, #31
 8009dc8:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009dca:	1a5b      	subs	r3, r3, r1
 8009dcc:	401a      	ands	r2, r3
 8009dce:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8009dd0:	9217      	str	r2, [sp, #92]	@ 0x5c
 8009dd2:	43db      	mvns	r3, r3
 8009dd4:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8009dd6:	17db      	asrs	r3, r3, #31
 8009dd8:	401a      	ands	r2, r3
 8009dda:	2300      	movs	r3, #0
 8009ddc:	921a      	str	r2, [sp, #104]	@ 0x68
 8009dde:	9306      	str	r3, [sp, #24]
 8009de0:	9307      	str	r3, [sp, #28]
 8009de2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8009de4:	9805      	ldr	r0, [sp, #20]
 8009de6:	6859      	ldr	r1, [r3, #4]
 8009de8:	f002 ff66 	bl	800ccb8 <_Balloc>
 8009dec:	9008      	str	r0, [sp, #32]
 8009dee:	2800      	cmp	r0, #0
 8009df0:	d100      	bne.n	8009df4 <_strtod_l+0x6a8>
 8009df2:	e6e5      	b.n	8009bc0 <_strtod_l+0x474>
 8009df4:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8009df6:	300c      	adds	r0, #12
 8009df8:	0019      	movs	r1, r3
 8009dfa:	691a      	ldr	r2, [r3, #16]
 8009dfc:	310c      	adds	r1, #12
 8009dfe:	3202      	adds	r2, #2
 8009e00:	0092      	lsls	r2, r2, #2
 8009e02:	f001 fc51 	bl	800b6a8 <memcpy>
 8009e06:	ab20      	add	r3, sp, #128	@ 0x80
 8009e08:	9301      	str	r3, [sp, #4]
 8009e0a:	ab1f      	add	r3, sp, #124	@ 0x7c
 8009e0c:	9300      	str	r3, [sp, #0]
 8009e0e:	0032      	movs	r2, r6
 8009e10:	003b      	movs	r3, r7
 8009e12:	9805      	ldr	r0, [sp, #20]
 8009e14:	9610      	str	r6, [sp, #64]	@ 0x40
 8009e16:	9711      	str	r7, [sp, #68]	@ 0x44
 8009e18:	f003 fb4a 	bl	800d4b0 <__d2b>
 8009e1c:	901e      	str	r0, [sp, #120]	@ 0x78
 8009e1e:	2800      	cmp	r0, #0
 8009e20:	d100      	bne.n	8009e24 <_strtod_l+0x6d8>
 8009e22:	e6cd      	b.n	8009bc0 <_strtod_l+0x474>
 8009e24:	2101      	movs	r1, #1
 8009e26:	9805      	ldr	r0, [sp, #20]
 8009e28:	f003 f88e 	bl	800cf48 <__i2b>
 8009e2c:	9007      	str	r0, [sp, #28]
 8009e2e:	2800      	cmp	r0, #0
 8009e30:	d10e      	bne.n	8009e50 <_strtod_l+0x704>
 8009e32:	2300      	movs	r3, #0
 8009e34:	9307      	str	r3, [sp, #28]
 8009e36:	e6c3      	b.n	8009bc0 <_strtod_l+0x474>
 8009e38:	234b      	movs	r3, #75	@ 0x4b
 8009e3a:	1a9a      	subs	r2, r3, r2
 8009e3c:	3b4c      	subs	r3, #76	@ 0x4c
 8009e3e:	4093      	lsls	r3, r2
 8009e40:	4019      	ands	r1, r3
 8009e42:	000f      	movs	r7, r1
 8009e44:	e7a9      	b.n	8009d9a <_strtod_l+0x64e>
 8009e46:	2201      	movs	r2, #1
 8009e48:	4252      	negs	r2, r2
 8009e4a:	409a      	lsls	r2, r3
 8009e4c:	4016      	ands	r6, r2
 8009e4e:	e7a4      	b.n	8009d9a <_strtod_l+0x64e>
 8009e50:	9b1f      	ldr	r3, [sp, #124]	@ 0x7c
 8009e52:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8009e54:	9d17      	ldr	r5, [sp, #92]	@ 0x5c
 8009e56:	1ad4      	subs	r4, r2, r3
 8009e58:	2b00      	cmp	r3, #0
 8009e5a:	db01      	blt.n	8009e60 <_strtod_l+0x714>
 8009e5c:	9c1a      	ldr	r4, [sp, #104]	@ 0x68
 8009e5e:	195d      	adds	r5, r3, r5
 8009e60:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8009e62:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8009e64:	1a5b      	subs	r3, r3, r1
 8009e66:	2136      	movs	r1, #54	@ 0x36
 8009e68:	189b      	adds	r3, r3, r2
 8009e6a:	1a8a      	subs	r2, r1, r2
 8009e6c:	497a      	ldr	r1, [pc, #488]	@ (800a058 <_strtod_l+0x90c>)
 8009e6e:	2001      	movs	r0, #1
 8009e70:	468c      	mov	ip, r1
 8009e72:	2100      	movs	r1, #0
 8009e74:	3b01      	subs	r3, #1
 8009e76:	9116      	str	r1, [sp, #88]	@ 0x58
 8009e78:	9014      	str	r0, [sp, #80]	@ 0x50
 8009e7a:	4563      	cmp	r3, ip
 8009e7c:	da06      	bge.n	8009e8c <_strtod_l+0x740>
 8009e7e:	4661      	mov	r1, ip
 8009e80:	1ac9      	subs	r1, r1, r3
 8009e82:	1a52      	subs	r2, r2, r1
 8009e84:	291f      	cmp	r1, #31
 8009e86:	dc3f      	bgt.n	8009f08 <_strtod_l+0x7bc>
 8009e88:	4088      	lsls	r0, r1
 8009e8a:	9014      	str	r0, [sp, #80]	@ 0x50
 8009e8c:	18ab      	adds	r3, r5, r2
 8009e8e:	930e      	str	r3, [sp, #56]	@ 0x38
 8009e90:	18a4      	adds	r4, r4, r2
 8009e92:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009e94:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8009e96:	191c      	adds	r4, r3, r4
 8009e98:	002b      	movs	r3, r5
 8009e9a:	4295      	cmp	r5, r2
 8009e9c:	dd00      	ble.n	8009ea0 <_strtod_l+0x754>
 8009e9e:	0013      	movs	r3, r2
 8009ea0:	42a3      	cmp	r3, r4
 8009ea2:	dd00      	ble.n	8009ea6 <_strtod_l+0x75a>
 8009ea4:	0023      	movs	r3, r4
 8009ea6:	2b00      	cmp	r3, #0
 8009ea8:	dd04      	ble.n	8009eb4 <_strtod_l+0x768>
 8009eaa:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8009eac:	1ae4      	subs	r4, r4, r3
 8009eae:	1ad2      	subs	r2, r2, r3
 8009eb0:	920e      	str	r2, [sp, #56]	@ 0x38
 8009eb2:	1aed      	subs	r5, r5, r3
 8009eb4:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8009eb6:	2b00      	cmp	r3, #0
 8009eb8:	dd16      	ble.n	8009ee8 <_strtod_l+0x79c>
 8009eba:	001a      	movs	r2, r3
 8009ebc:	9907      	ldr	r1, [sp, #28]
 8009ebe:	9805      	ldr	r0, [sp, #20]
 8009ec0:	f003 f90c 	bl	800d0dc <__pow5mult>
 8009ec4:	9007      	str	r0, [sp, #28]
 8009ec6:	2800      	cmp	r0, #0
 8009ec8:	d0b3      	beq.n	8009e32 <_strtod_l+0x6e6>
 8009eca:	0001      	movs	r1, r0
 8009ecc:	9a1e      	ldr	r2, [sp, #120]	@ 0x78
 8009ece:	9805      	ldr	r0, [sp, #20]
 8009ed0:	f003 f852 	bl	800cf78 <__multiply>
 8009ed4:	9013      	str	r0, [sp, #76]	@ 0x4c
 8009ed6:	2800      	cmp	r0, #0
 8009ed8:	d100      	bne.n	8009edc <_strtod_l+0x790>
 8009eda:	e671      	b.n	8009bc0 <_strtod_l+0x474>
 8009edc:	991e      	ldr	r1, [sp, #120]	@ 0x78
 8009ede:	9805      	ldr	r0, [sp, #20]
 8009ee0:	f002 ff2e 	bl	800cd40 <_Bfree>
 8009ee4:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8009ee6:	931e      	str	r3, [sp, #120]	@ 0x78
 8009ee8:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009eea:	2b00      	cmp	r3, #0
 8009eec:	dc12      	bgt.n	8009f14 <_strtod_l+0x7c8>
 8009eee:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8009ef0:	2b00      	cmp	r3, #0
 8009ef2:	dd18      	ble.n	8009f26 <_strtod_l+0x7da>
 8009ef4:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8009ef6:	9908      	ldr	r1, [sp, #32]
 8009ef8:	9805      	ldr	r0, [sp, #20]
 8009efa:	f003 f8ef 	bl	800d0dc <__pow5mult>
 8009efe:	9008      	str	r0, [sp, #32]
 8009f00:	2800      	cmp	r0, #0
 8009f02:	d110      	bne.n	8009f26 <_strtod_l+0x7da>
 8009f04:	2300      	movs	r3, #0
 8009f06:	e65a      	b.n	8009bbe <_strtod_l+0x472>
 8009f08:	4954      	ldr	r1, [pc, #336]	@ (800a05c <_strtod_l+0x910>)
 8009f0a:	1acb      	subs	r3, r1, r3
 8009f0c:	0001      	movs	r1, r0
 8009f0e:	4099      	lsls	r1, r3
 8009f10:	9116      	str	r1, [sp, #88]	@ 0x58
 8009f12:	e7ba      	b.n	8009e8a <_strtod_l+0x73e>
 8009f14:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8009f16:	991e      	ldr	r1, [sp, #120]	@ 0x78
 8009f18:	9805      	ldr	r0, [sp, #20]
 8009f1a:	f003 f93b 	bl	800d194 <__lshift>
 8009f1e:	901e      	str	r0, [sp, #120]	@ 0x78
 8009f20:	2800      	cmp	r0, #0
 8009f22:	d1e4      	bne.n	8009eee <_strtod_l+0x7a2>
 8009f24:	e64c      	b.n	8009bc0 <_strtod_l+0x474>
 8009f26:	2c00      	cmp	r4, #0
 8009f28:	dd07      	ble.n	8009f3a <_strtod_l+0x7ee>
 8009f2a:	0022      	movs	r2, r4
 8009f2c:	9908      	ldr	r1, [sp, #32]
 8009f2e:	9805      	ldr	r0, [sp, #20]
 8009f30:	f003 f930 	bl	800d194 <__lshift>
 8009f34:	9008      	str	r0, [sp, #32]
 8009f36:	2800      	cmp	r0, #0
 8009f38:	d0e4      	beq.n	8009f04 <_strtod_l+0x7b8>
 8009f3a:	2d00      	cmp	r5, #0
 8009f3c:	dd08      	ble.n	8009f50 <_strtod_l+0x804>
 8009f3e:	002a      	movs	r2, r5
 8009f40:	9907      	ldr	r1, [sp, #28]
 8009f42:	9805      	ldr	r0, [sp, #20]
 8009f44:	f003 f926 	bl	800d194 <__lshift>
 8009f48:	9007      	str	r0, [sp, #28]
 8009f4a:	2800      	cmp	r0, #0
 8009f4c:	d100      	bne.n	8009f50 <_strtod_l+0x804>
 8009f4e:	e637      	b.n	8009bc0 <_strtod_l+0x474>
 8009f50:	9a08      	ldr	r2, [sp, #32]
 8009f52:	991e      	ldr	r1, [sp, #120]	@ 0x78
 8009f54:	9805      	ldr	r0, [sp, #20]
 8009f56:	f003 f9a5 	bl	800d2a4 <__mdiff>
 8009f5a:	9006      	str	r0, [sp, #24]
 8009f5c:	2800      	cmp	r0, #0
 8009f5e:	d100      	bne.n	8009f62 <_strtod_l+0x816>
 8009f60:	e62e      	b.n	8009bc0 <_strtod_l+0x474>
 8009f62:	68c3      	ldr	r3, [r0, #12]
 8009f64:	9907      	ldr	r1, [sp, #28]
 8009f66:	9313      	str	r3, [sp, #76]	@ 0x4c
 8009f68:	2300      	movs	r3, #0
 8009f6a:	60c3      	str	r3, [r0, #12]
 8009f6c:	f003 f97e 	bl	800d26c <__mcmp>
 8009f70:	2800      	cmp	r0, #0
 8009f72:	da3b      	bge.n	8009fec <_strtod_l+0x8a0>
 8009f74:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8009f76:	4333      	orrs	r3, r6
 8009f78:	d167      	bne.n	800a04a <_strtod_l+0x8fe>
 8009f7a:	033b      	lsls	r3, r7, #12
 8009f7c:	d165      	bne.n	800a04a <_strtod_l+0x8fe>
 8009f7e:	22d6      	movs	r2, #214	@ 0xd6
 8009f80:	4b37      	ldr	r3, [pc, #220]	@ (800a060 <_strtod_l+0x914>)
 8009f82:	04d2      	lsls	r2, r2, #19
 8009f84:	403b      	ands	r3, r7
 8009f86:	4293      	cmp	r3, r2
 8009f88:	d95f      	bls.n	800a04a <_strtod_l+0x8fe>
 8009f8a:	9b06      	ldr	r3, [sp, #24]
 8009f8c:	695b      	ldr	r3, [r3, #20]
 8009f8e:	2b00      	cmp	r3, #0
 8009f90:	d103      	bne.n	8009f9a <_strtod_l+0x84e>
 8009f92:	9b06      	ldr	r3, [sp, #24]
 8009f94:	691b      	ldr	r3, [r3, #16]
 8009f96:	2b01      	cmp	r3, #1
 8009f98:	dd57      	ble.n	800a04a <_strtod_l+0x8fe>
 8009f9a:	9906      	ldr	r1, [sp, #24]
 8009f9c:	2201      	movs	r2, #1
 8009f9e:	9805      	ldr	r0, [sp, #20]
 8009fa0:	f003 f8f8 	bl	800d194 <__lshift>
 8009fa4:	9907      	ldr	r1, [sp, #28]
 8009fa6:	9006      	str	r0, [sp, #24]
 8009fa8:	f003 f960 	bl	800d26c <__mcmp>
 8009fac:	2800      	cmp	r0, #0
 8009fae:	dd4c      	ble.n	800a04a <_strtod_l+0x8fe>
 8009fb0:	4b2b      	ldr	r3, [pc, #172]	@ (800a060 <_strtod_l+0x914>)
 8009fb2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009fb4:	403b      	ands	r3, r7
 8009fb6:	2a00      	cmp	r2, #0
 8009fb8:	d074      	beq.n	800a0a4 <_strtod_l+0x958>
 8009fba:	22d6      	movs	r2, #214	@ 0xd6
 8009fbc:	04d2      	lsls	r2, r2, #19
 8009fbe:	4293      	cmp	r3, r2
 8009fc0:	d870      	bhi.n	800a0a4 <_strtod_l+0x958>
 8009fc2:	22dc      	movs	r2, #220	@ 0xdc
 8009fc4:	0492      	lsls	r2, r2, #18
 8009fc6:	4293      	cmp	r3, r2
 8009fc8:	d800      	bhi.n	8009fcc <_strtod_l+0x880>
 8009fca:	e695      	b.n	8009cf8 <_strtod_l+0x5ac>
 8009fcc:	0030      	movs	r0, r6
 8009fce:	0039      	movs	r1, r7
 8009fd0:	4b24      	ldr	r3, [pc, #144]	@ (800a064 <_strtod_l+0x918>)
 8009fd2:	2200      	movs	r2, #0
 8009fd4:	f7f7 fdbc 	bl	8001b50 <__aeabi_dmul>
 8009fd8:	4b21      	ldr	r3, [pc, #132]	@ (800a060 <_strtod_l+0x914>)
 8009fda:	0006      	movs	r6, r0
 8009fdc:	000f      	movs	r7, r1
 8009fde:	420b      	tst	r3, r1
 8009fe0:	d000      	beq.n	8009fe4 <_strtod_l+0x898>
 8009fe2:	e5f6      	b.n	8009bd2 <_strtod_l+0x486>
 8009fe4:	2322      	movs	r3, #34	@ 0x22
 8009fe6:	9a05      	ldr	r2, [sp, #20]
 8009fe8:	6013      	str	r3, [r2, #0]
 8009fea:	e5f2      	b.n	8009bd2 <_strtod_l+0x486>
 8009fec:	970e      	str	r7, [sp, #56]	@ 0x38
 8009fee:	2800      	cmp	r0, #0
 8009ff0:	d175      	bne.n	800a0de <_strtod_l+0x992>
 8009ff2:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8009ff4:	033b      	lsls	r3, r7, #12
 8009ff6:	0b1b      	lsrs	r3, r3, #12
 8009ff8:	2a00      	cmp	r2, #0
 8009ffa:	d039      	beq.n	800a070 <_strtod_l+0x924>
 8009ffc:	4a1a      	ldr	r2, [pc, #104]	@ (800a068 <_strtod_l+0x91c>)
 8009ffe:	4293      	cmp	r3, r2
 800a000:	d138      	bne.n	800a074 <_strtod_l+0x928>
 800a002:	2101      	movs	r1, #1
 800a004:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a006:	4249      	negs	r1, r1
 800a008:	0032      	movs	r2, r6
 800a00a:	0008      	movs	r0, r1
 800a00c:	2b00      	cmp	r3, #0
 800a00e:	d00b      	beq.n	800a028 <_strtod_l+0x8dc>
 800a010:	24d4      	movs	r4, #212	@ 0xd4
 800a012:	4b13      	ldr	r3, [pc, #76]	@ (800a060 <_strtod_l+0x914>)
 800a014:	0008      	movs	r0, r1
 800a016:	403b      	ands	r3, r7
 800a018:	04e4      	lsls	r4, r4, #19
 800a01a:	42a3      	cmp	r3, r4
 800a01c:	d804      	bhi.n	800a028 <_strtod_l+0x8dc>
 800a01e:	306c      	adds	r0, #108	@ 0x6c
 800a020:	0d1b      	lsrs	r3, r3, #20
 800a022:	1ac3      	subs	r3, r0, r3
 800a024:	4099      	lsls	r1, r3
 800a026:	0008      	movs	r0, r1
 800a028:	4282      	cmp	r2, r0
 800a02a:	d123      	bne.n	800a074 <_strtod_l+0x928>
 800a02c:	4b0f      	ldr	r3, [pc, #60]	@ (800a06c <_strtod_l+0x920>)
 800a02e:	990e      	ldr	r1, [sp, #56]	@ 0x38
 800a030:	4299      	cmp	r1, r3
 800a032:	d102      	bne.n	800a03a <_strtod_l+0x8ee>
 800a034:	3201      	adds	r2, #1
 800a036:	d100      	bne.n	800a03a <_strtod_l+0x8ee>
 800a038:	e5c2      	b.n	8009bc0 <_strtod_l+0x474>
 800a03a:	4b09      	ldr	r3, [pc, #36]	@ (800a060 <_strtod_l+0x914>)
 800a03c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800a03e:	2600      	movs	r6, #0
 800a040:	401a      	ands	r2, r3
 800a042:	0013      	movs	r3, r2
 800a044:	2280      	movs	r2, #128	@ 0x80
 800a046:	0352      	lsls	r2, r2, #13
 800a048:	189f      	adds	r7, r3, r2
 800a04a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a04c:	2b00      	cmp	r3, #0
 800a04e:	d1bd      	bne.n	8009fcc <_strtod_l+0x880>
 800a050:	e5bf      	b.n	8009bd2 <_strtod_l+0x486>
 800a052:	46c0      	nop			@ (mov r8, r8)
 800a054:	0800eb38 	.word	0x0800eb38
 800a058:	fffffc02 	.word	0xfffffc02
 800a05c:	fffffbe2 	.word	0xfffffbe2
 800a060:	7ff00000 	.word	0x7ff00000
 800a064:	39500000 	.word	0x39500000
 800a068:	000fffff 	.word	0x000fffff
 800a06c:	7fefffff 	.word	0x7fefffff
 800a070:	4333      	orrs	r3, r6
 800a072:	d09d      	beq.n	8009fb0 <_strtod_l+0x864>
 800a074:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800a076:	2b00      	cmp	r3, #0
 800a078:	d01c      	beq.n	800a0b4 <_strtod_l+0x968>
 800a07a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a07c:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 800a07e:	4213      	tst	r3, r2
 800a080:	d0e3      	beq.n	800a04a <_strtod_l+0x8fe>
 800a082:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800a084:	0030      	movs	r0, r6
 800a086:	0039      	movs	r1, r7
 800a088:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a08a:	2b00      	cmp	r3, #0
 800a08c:	d016      	beq.n	800a0bc <_strtod_l+0x970>
 800a08e:	f7ff fb45 	bl	800971c <sulp>
 800a092:	0002      	movs	r2, r0
 800a094:	000b      	movs	r3, r1
 800a096:	9810      	ldr	r0, [sp, #64]	@ 0x40
 800a098:	9911      	ldr	r1, [sp, #68]	@ 0x44
 800a09a:	f7f6 fdb1 	bl	8000c00 <__aeabi_dadd>
 800a09e:	0006      	movs	r6, r0
 800a0a0:	000f      	movs	r7, r1
 800a0a2:	e7d2      	b.n	800a04a <_strtod_l+0x8fe>
 800a0a4:	2601      	movs	r6, #1
 800a0a6:	4a92      	ldr	r2, [pc, #584]	@ (800a2f0 <_strtod_l+0xba4>)
 800a0a8:	4276      	negs	r6, r6
 800a0aa:	189b      	adds	r3, r3, r2
 800a0ac:	4a91      	ldr	r2, [pc, #580]	@ (800a2f4 <_strtod_l+0xba8>)
 800a0ae:	431a      	orrs	r2, r3
 800a0b0:	0017      	movs	r7, r2
 800a0b2:	e7ca      	b.n	800a04a <_strtod_l+0x8fe>
 800a0b4:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800a0b6:	4233      	tst	r3, r6
 800a0b8:	d0c7      	beq.n	800a04a <_strtod_l+0x8fe>
 800a0ba:	e7e2      	b.n	800a082 <_strtod_l+0x936>
 800a0bc:	f7ff fb2e 	bl	800971c <sulp>
 800a0c0:	0002      	movs	r2, r0
 800a0c2:	000b      	movs	r3, r1
 800a0c4:	9810      	ldr	r0, [sp, #64]	@ 0x40
 800a0c6:	9911      	ldr	r1, [sp, #68]	@ 0x44
 800a0c8:	f7f8 f80a 	bl	80020e0 <__aeabi_dsub>
 800a0cc:	2200      	movs	r2, #0
 800a0ce:	2300      	movs	r3, #0
 800a0d0:	0006      	movs	r6, r0
 800a0d2:	000f      	movs	r7, r1
 800a0d4:	f7f6 f9c4 	bl	8000460 <__aeabi_dcmpeq>
 800a0d8:	2800      	cmp	r0, #0
 800a0da:	d0b6      	beq.n	800a04a <_strtod_l+0x8fe>
 800a0dc:	e60c      	b.n	8009cf8 <_strtod_l+0x5ac>
 800a0de:	9907      	ldr	r1, [sp, #28]
 800a0e0:	9806      	ldr	r0, [sp, #24]
 800a0e2:	f003 fa45 	bl	800d570 <__ratio>
 800a0e6:	2380      	movs	r3, #128	@ 0x80
 800a0e8:	2200      	movs	r2, #0
 800a0ea:	05db      	lsls	r3, r3, #23
 800a0ec:	0004      	movs	r4, r0
 800a0ee:	000d      	movs	r5, r1
 800a0f0:	f7f6 f9c6 	bl	8000480 <__aeabi_dcmple>
 800a0f4:	2800      	cmp	r0, #0
 800a0f6:	d06c      	beq.n	800a1d2 <_strtod_l+0xa86>
 800a0f8:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800a0fa:	2b00      	cmp	r3, #0
 800a0fc:	d177      	bne.n	800a1ee <_strtod_l+0xaa2>
 800a0fe:	2e00      	cmp	r6, #0
 800a100:	d157      	bne.n	800a1b2 <_strtod_l+0xa66>
 800a102:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a104:	031b      	lsls	r3, r3, #12
 800a106:	d15a      	bne.n	800a1be <_strtod_l+0xa72>
 800a108:	2200      	movs	r2, #0
 800a10a:	0020      	movs	r0, r4
 800a10c:	0029      	movs	r1, r5
 800a10e:	4b7a      	ldr	r3, [pc, #488]	@ (800a2f8 <_strtod_l+0xbac>)
 800a110:	f7f6 f9ac 	bl	800046c <__aeabi_dcmplt>
 800a114:	2800      	cmp	r0, #0
 800a116:	d159      	bne.n	800a1cc <_strtod_l+0xa80>
 800a118:	0020      	movs	r0, r4
 800a11a:	0029      	movs	r1, r5
 800a11c:	2200      	movs	r2, #0
 800a11e:	4b77      	ldr	r3, [pc, #476]	@ (800a2fc <_strtod_l+0xbb0>)
 800a120:	f7f7 fd16 	bl	8001b50 <__aeabi_dmul>
 800a124:	0004      	movs	r4, r0
 800a126:	000d      	movs	r5, r1
 800a128:	2380      	movs	r3, #128	@ 0x80
 800a12a:	061b      	lsls	r3, r3, #24
 800a12c:	18eb      	adds	r3, r5, r3
 800a12e:	940a      	str	r4, [sp, #40]	@ 0x28
 800a130:	930b      	str	r3, [sp, #44]	@ 0x2c
 800a132:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800a134:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a136:	9214      	str	r2, [sp, #80]	@ 0x50
 800a138:	9315      	str	r3, [sp, #84]	@ 0x54
 800a13a:	4a71      	ldr	r2, [pc, #452]	@ (800a300 <_strtod_l+0xbb4>)
 800a13c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a13e:	4013      	ands	r3, r2
 800a140:	9316      	str	r3, [sp, #88]	@ 0x58
 800a142:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 800a144:	4b6f      	ldr	r3, [pc, #444]	@ (800a304 <_strtod_l+0xbb8>)
 800a146:	429a      	cmp	r2, r3
 800a148:	d000      	beq.n	800a14c <_strtod_l+0xa00>
 800a14a:	e087      	b.n	800a25c <_strtod_l+0xb10>
 800a14c:	4a6e      	ldr	r2, [pc, #440]	@ (800a308 <_strtod_l+0xbbc>)
 800a14e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a150:	4694      	mov	ip, r2
 800a152:	4463      	add	r3, ip
 800a154:	001f      	movs	r7, r3
 800a156:	0030      	movs	r0, r6
 800a158:	0019      	movs	r1, r3
 800a15a:	f003 f93d 	bl	800d3d8 <__ulp>
 800a15e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800a160:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a162:	f7f7 fcf5 	bl	8001b50 <__aeabi_dmul>
 800a166:	0032      	movs	r2, r6
 800a168:	003b      	movs	r3, r7
 800a16a:	f7f6 fd49 	bl	8000c00 <__aeabi_dadd>
 800a16e:	4a64      	ldr	r2, [pc, #400]	@ (800a300 <_strtod_l+0xbb4>)
 800a170:	4b66      	ldr	r3, [pc, #408]	@ (800a30c <_strtod_l+0xbc0>)
 800a172:	0006      	movs	r6, r0
 800a174:	400a      	ands	r2, r1
 800a176:	429a      	cmp	r2, r3
 800a178:	d940      	bls.n	800a1fc <_strtod_l+0xab0>
 800a17a:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800a17c:	4a64      	ldr	r2, [pc, #400]	@ (800a310 <_strtod_l+0xbc4>)
 800a17e:	4293      	cmp	r3, r2
 800a180:	d103      	bne.n	800a18a <_strtod_l+0xa3e>
 800a182:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800a184:	3301      	adds	r3, #1
 800a186:	d100      	bne.n	800a18a <_strtod_l+0xa3e>
 800a188:	e51a      	b.n	8009bc0 <_strtod_l+0x474>
 800a18a:	2601      	movs	r6, #1
 800a18c:	4f60      	ldr	r7, [pc, #384]	@ (800a310 <_strtod_l+0xbc4>)
 800a18e:	4276      	negs	r6, r6
 800a190:	991e      	ldr	r1, [sp, #120]	@ 0x78
 800a192:	9805      	ldr	r0, [sp, #20]
 800a194:	f002 fdd4 	bl	800cd40 <_Bfree>
 800a198:	9908      	ldr	r1, [sp, #32]
 800a19a:	9805      	ldr	r0, [sp, #20]
 800a19c:	f002 fdd0 	bl	800cd40 <_Bfree>
 800a1a0:	9907      	ldr	r1, [sp, #28]
 800a1a2:	9805      	ldr	r0, [sp, #20]
 800a1a4:	f002 fdcc 	bl	800cd40 <_Bfree>
 800a1a8:	9906      	ldr	r1, [sp, #24]
 800a1aa:	9805      	ldr	r0, [sp, #20]
 800a1ac:	f002 fdc8 	bl	800cd40 <_Bfree>
 800a1b0:	e617      	b.n	8009de2 <_strtod_l+0x696>
 800a1b2:	2e01      	cmp	r6, #1
 800a1b4:	d103      	bne.n	800a1be <_strtod_l+0xa72>
 800a1b6:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a1b8:	2b00      	cmp	r3, #0
 800a1ba:	d100      	bne.n	800a1be <_strtod_l+0xa72>
 800a1bc:	e59c      	b.n	8009cf8 <_strtod_l+0x5ac>
 800a1be:	2300      	movs	r3, #0
 800a1c0:	4c54      	ldr	r4, [pc, #336]	@ (800a314 <_strtod_l+0xbc8>)
 800a1c2:	4d4d      	ldr	r5, [pc, #308]	@ (800a2f8 <_strtod_l+0xbac>)
 800a1c4:	930a      	str	r3, [sp, #40]	@ 0x28
 800a1c6:	940b      	str	r4, [sp, #44]	@ 0x2c
 800a1c8:	2400      	movs	r4, #0
 800a1ca:	e7b2      	b.n	800a132 <_strtod_l+0x9e6>
 800a1cc:	2400      	movs	r4, #0
 800a1ce:	4d4b      	ldr	r5, [pc, #300]	@ (800a2fc <_strtod_l+0xbb0>)
 800a1d0:	e7aa      	b.n	800a128 <_strtod_l+0x9dc>
 800a1d2:	0020      	movs	r0, r4
 800a1d4:	0029      	movs	r1, r5
 800a1d6:	4b49      	ldr	r3, [pc, #292]	@ (800a2fc <_strtod_l+0xbb0>)
 800a1d8:	2200      	movs	r2, #0
 800a1da:	f7f7 fcb9 	bl	8001b50 <__aeabi_dmul>
 800a1de:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800a1e0:	0004      	movs	r4, r0
 800a1e2:	000d      	movs	r5, r1
 800a1e4:	2b00      	cmp	r3, #0
 800a1e6:	d09f      	beq.n	800a128 <_strtod_l+0x9dc>
 800a1e8:	940a      	str	r4, [sp, #40]	@ 0x28
 800a1ea:	950b      	str	r5, [sp, #44]	@ 0x2c
 800a1ec:	e7a1      	b.n	800a132 <_strtod_l+0x9e6>
 800a1ee:	2300      	movs	r3, #0
 800a1f0:	4c41      	ldr	r4, [pc, #260]	@ (800a2f8 <_strtod_l+0xbac>)
 800a1f2:	0025      	movs	r5, r4
 800a1f4:	930a      	str	r3, [sp, #40]	@ 0x28
 800a1f6:	940b      	str	r4, [sp, #44]	@ 0x2c
 800a1f8:	001c      	movs	r4, r3
 800a1fa:	e79a      	b.n	800a132 <_strtod_l+0x9e6>
 800a1fc:	23d4      	movs	r3, #212	@ 0xd4
 800a1fe:	049b      	lsls	r3, r3, #18
 800a200:	18cf      	adds	r7, r1, r3
 800a202:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a204:	9710      	str	r7, [sp, #64]	@ 0x40
 800a206:	2b00      	cmp	r3, #0
 800a208:	d1c2      	bne.n	800a190 <_strtod_l+0xa44>
 800a20a:	4b3d      	ldr	r3, [pc, #244]	@ (800a300 <_strtod_l+0xbb4>)
 800a20c:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 800a20e:	403b      	ands	r3, r7
 800a210:	429a      	cmp	r2, r3
 800a212:	d1bd      	bne.n	800a190 <_strtod_l+0xa44>
 800a214:	0020      	movs	r0, r4
 800a216:	0029      	movs	r1, r5
 800a218:	f7f6 f96e 	bl	80004f8 <__aeabi_d2lz>
 800a21c:	f7f6 f9a6 	bl	800056c <__aeabi_l2d>
 800a220:	0002      	movs	r2, r0
 800a222:	000b      	movs	r3, r1
 800a224:	0020      	movs	r0, r4
 800a226:	0029      	movs	r1, r5
 800a228:	f7f7 ff5a 	bl	80020e0 <__aeabi_dsub>
 800a22c:	033c      	lsls	r4, r7, #12
 800a22e:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800a230:	0b24      	lsrs	r4, r4, #12
 800a232:	4334      	orrs	r4, r6
 800a234:	900e      	str	r0, [sp, #56]	@ 0x38
 800a236:	910f      	str	r1, [sp, #60]	@ 0x3c
 800a238:	4a37      	ldr	r2, [pc, #220]	@ (800a318 <_strtod_l+0xbcc>)
 800a23a:	431c      	orrs	r4, r3
 800a23c:	d052      	beq.n	800a2e4 <_strtod_l+0xb98>
 800a23e:	4b37      	ldr	r3, [pc, #220]	@ (800a31c <_strtod_l+0xbd0>)
 800a240:	f7f6 f914 	bl	800046c <__aeabi_dcmplt>
 800a244:	2800      	cmp	r0, #0
 800a246:	d000      	beq.n	800a24a <_strtod_l+0xafe>
 800a248:	e4c3      	b.n	8009bd2 <_strtod_l+0x486>
 800a24a:	980e      	ldr	r0, [sp, #56]	@ 0x38
 800a24c:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800a24e:	4a34      	ldr	r2, [pc, #208]	@ (800a320 <_strtod_l+0xbd4>)
 800a250:	4b2a      	ldr	r3, [pc, #168]	@ (800a2fc <_strtod_l+0xbb0>)
 800a252:	f7f6 f91f 	bl	8000494 <__aeabi_dcmpgt>
 800a256:	2800      	cmp	r0, #0
 800a258:	d09a      	beq.n	800a190 <_strtod_l+0xa44>
 800a25a:	e4ba      	b.n	8009bd2 <_strtod_l+0x486>
 800a25c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a25e:	2b00      	cmp	r3, #0
 800a260:	d02a      	beq.n	800a2b8 <_strtod_l+0xb6c>
 800a262:	23d4      	movs	r3, #212	@ 0xd4
 800a264:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 800a266:	04db      	lsls	r3, r3, #19
 800a268:	429a      	cmp	r2, r3
 800a26a:	d825      	bhi.n	800a2b8 <_strtod_l+0xb6c>
 800a26c:	0020      	movs	r0, r4
 800a26e:	0029      	movs	r1, r5
 800a270:	4a2c      	ldr	r2, [pc, #176]	@ (800a324 <_strtod_l+0xbd8>)
 800a272:	4b2d      	ldr	r3, [pc, #180]	@ (800a328 <_strtod_l+0xbdc>)
 800a274:	f7f6 f904 	bl	8000480 <__aeabi_dcmple>
 800a278:	2800      	cmp	r0, #0
 800a27a:	d016      	beq.n	800a2aa <_strtod_l+0xb5e>
 800a27c:	0020      	movs	r0, r4
 800a27e:	0029      	movs	r1, r5
 800a280:	f7f6 f91c 	bl	80004bc <__aeabi_d2uiz>
 800a284:	2800      	cmp	r0, #0
 800a286:	d100      	bne.n	800a28a <_strtod_l+0xb3e>
 800a288:	3001      	adds	r0, #1
 800a28a:	f7f8 fb51 	bl	8002930 <__aeabi_ui2d>
 800a28e:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800a290:	0004      	movs	r4, r0
 800a292:	000d      	movs	r5, r1
 800a294:	2b00      	cmp	r3, #0
 800a296:	d122      	bne.n	800a2de <_strtod_l+0xb92>
 800a298:	2380      	movs	r3, #128	@ 0x80
 800a29a:	061b      	lsls	r3, r3, #24
 800a29c:	18cb      	adds	r3, r1, r3
 800a29e:	9018      	str	r0, [sp, #96]	@ 0x60
 800a2a0:	9319      	str	r3, [sp, #100]	@ 0x64
 800a2a2:	9a18      	ldr	r2, [sp, #96]	@ 0x60
 800a2a4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800a2a6:	9214      	str	r2, [sp, #80]	@ 0x50
 800a2a8:	9315      	str	r3, [sp, #84]	@ 0x54
 800a2aa:	22d6      	movs	r2, #214	@ 0xd6
 800a2ac:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800a2ae:	04d2      	lsls	r2, r2, #19
 800a2b0:	189b      	adds	r3, r3, r2
 800a2b2:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 800a2b4:	1a9b      	subs	r3, r3, r2
 800a2b6:	9315      	str	r3, [sp, #84]	@ 0x54
 800a2b8:	9810      	ldr	r0, [sp, #64]	@ 0x40
 800a2ba:	9911      	ldr	r1, [sp, #68]	@ 0x44
 800a2bc:	9e14      	ldr	r6, [sp, #80]	@ 0x50
 800a2be:	9f15      	ldr	r7, [sp, #84]	@ 0x54
 800a2c0:	f003 f88a 	bl	800d3d8 <__ulp>
 800a2c4:	0002      	movs	r2, r0
 800a2c6:	000b      	movs	r3, r1
 800a2c8:	0030      	movs	r0, r6
 800a2ca:	0039      	movs	r1, r7
 800a2cc:	f7f7 fc40 	bl	8001b50 <__aeabi_dmul>
 800a2d0:	9a10      	ldr	r2, [sp, #64]	@ 0x40
 800a2d2:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800a2d4:	f7f6 fc94 	bl	8000c00 <__aeabi_dadd>
 800a2d8:	0006      	movs	r6, r0
 800a2da:	000f      	movs	r7, r1
 800a2dc:	e791      	b.n	800a202 <_strtod_l+0xab6>
 800a2de:	9418      	str	r4, [sp, #96]	@ 0x60
 800a2e0:	9519      	str	r5, [sp, #100]	@ 0x64
 800a2e2:	e7de      	b.n	800a2a2 <_strtod_l+0xb56>
 800a2e4:	4b11      	ldr	r3, [pc, #68]	@ (800a32c <_strtod_l+0xbe0>)
 800a2e6:	980e      	ldr	r0, [sp, #56]	@ 0x38
 800a2e8:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800a2ea:	f7f6 f8bf 	bl	800046c <__aeabi_dcmplt>
 800a2ee:	e7b2      	b.n	800a256 <_strtod_l+0xb0a>
 800a2f0:	fff00000 	.word	0xfff00000
 800a2f4:	000fffff 	.word	0x000fffff
 800a2f8:	3ff00000 	.word	0x3ff00000
 800a2fc:	3fe00000 	.word	0x3fe00000
 800a300:	7ff00000 	.word	0x7ff00000
 800a304:	7fe00000 	.word	0x7fe00000
 800a308:	fcb00000 	.word	0xfcb00000
 800a30c:	7c9fffff 	.word	0x7c9fffff
 800a310:	7fefffff 	.word	0x7fefffff
 800a314:	bff00000 	.word	0xbff00000
 800a318:	94a03595 	.word	0x94a03595
 800a31c:	3fdfffff 	.word	0x3fdfffff
 800a320:	35afe535 	.word	0x35afe535
 800a324:	ffc00000 	.word	0xffc00000
 800a328:	41dfffff 	.word	0x41dfffff
 800a32c:	3fcfffff 	.word	0x3fcfffff

0800a330 <_strtod_r>:
 800a330:	b510      	push	{r4, lr}
 800a332:	4b02      	ldr	r3, [pc, #8]	@ (800a33c <_strtod_r+0xc>)
 800a334:	f7ff fa0a 	bl	800974c <_strtod_l>
 800a338:	bd10      	pop	{r4, pc}
 800a33a:	46c0      	nop			@ (mov r8, r8)
 800a33c:	20000048 	.word	0x20000048

0800a340 <strtod>:
 800a340:	b510      	push	{r4, lr}
 800a342:	4c04      	ldr	r4, [pc, #16]	@ (800a354 <strtod+0x14>)
 800a344:	000a      	movs	r2, r1
 800a346:	0001      	movs	r1, r0
 800a348:	4b03      	ldr	r3, [pc, #12]	@ (800a358 <strtod+0x18>)
 800a34a:	6820      	ldr	r0, [r4, #0]
 800a34c:	f7ff f9fe 	bl	800974c <_strtod_l>
 800a350:	bd10      	pop	{r4, pc}
 800a352:	46c0      	nop			@ (mov r8, r8)
 800a354:	200001b4 	.word	0x200001b4
 800a358:	20000048 	.word	0x20000048

0800a35c <__cvt>:
 800a35c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a35e:	001f      	movs	r7, r3
 800a360:	2300      	movs	r3, #0
 800a362:	0016      	movs	r6, r2
 800a364:	b08b      	sub	sp, #44	@ 0x2c
 800a366:	429f      	cmp	r7, r3
 800a368:	da04      	bge.n	800a374 <__cvt+0x18>
 800a36a:	2180      	movs	r1, #128	@ 0x80
 800a36c:	0609      	lsls	r1, r1, #24
 800a36e:	187b      	adds	r3, r7, r1
 800a370:	001f      	movs	r7, r3
 800a372:	232d      	movs	r3, #45	@ 0x2d
 800a374:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800a376:	9d14      	ldr	r5, [sp, #80]	@ 0x50
 800a378:	7013      	strb	r3, [r2, #0]
 800a37a:	2320      	movs	r3, #32
 800a37c:	2203      	movs	r2, #3
 800a37e:	439d      	bics	r5, r3
 800a380:	2d46      	cmp	r5, #70	@ 0x46
 800a382:	d007      	beq.n	800a394 <__cvt+0x38>
 800a384:	002b      	movs	r3, r5
 800a386:	3b45      	subs	r3, #69	@ 0x45
 800a388:	4259      	negs	r1, r3
 800a38a:	414b      	adcs	r3, r1
 800a38c:	9910      	ldr	r1, [sp, #64]	@ 0x40
 800a38e:	3a01      	subs	r2, #1
 800a390:	18cb      	adds	r3, r1, r3
 800a392:	9310      	str	r3, [sp, #64]	@ 0x40
 800a394:	ab09      	add	r3, sp, #36	@ 0x24
 800a396:	9304      	str	r3, [sp, #16]
 800a398:	ab08      	add	r3, sp, #32
 800a39a:	9303      	str	r3, [sp, #12]
 800a39c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800a39e:	9200      	str	r2, [sp, #0]
 800a3a0:	9302      	str	r3, [sp, #8]
 800a3a2:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800a3a4:	0032      	movs	r2, r6
 800a3a6:	9301      	str	r3, [sp, #4]
 800a3a8:	003b      	movs	r3, r7
 800a3aa:	f001 fa1f 	bl	800b7ec <_dtoa_r>
 800a3ae:	0004      	movs	r4, r0
 800a3b0:	2d47      	cmp	r5, #71	@ 0x47
 800a3b2:	d11b      	bne.n	800a3ec <__cvt+0x90>
 800a3b4:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800a3b6:	07db      	lsls	r3, r3, #31
 800a3b8:	d511      	bpl.n	800a3de <__cvt+0x82>
 800a3ba:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800a3bc:	18c3      	adds	r3, r0, r3
 800a3be:	9307      	str	r3, [sp, #28]
 800a3c0:	2200      	movs	r2, #0
 800a3c2:	2300      	movs	r3, #0
 800a3c4:	0030      	movs	r0, r6
 800a3c6:	0039      	movs	r1, r7
 800a3c8:	f7f6 f84a 	bl	8000460 <__aeabi_dcmpeq>
 800a3cc:	2800      	cmp	r0, #0
 800a3ce:	d001      	beq.n	800a3d4 <__cvt+0x78>
 800a3d0:	9b07      	ldr	r3, [sp, #28]
 800a3d2:	9309      	str	r3, [sp, #36]	@ 0x24
 800a3d4:	2230      	movs	r2, #48	@ 0x30
 800a3d6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a3d8:	9907      	ldr	r1, [sp, #28]
 800a3da:	428b      	cmp	r3, r1
 800a3dc:	d320      	bcc.n	800a420 <__cvt+0xc4>
 800a3de:	0020      	movs	r0, r4
 800a3e0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a3e2:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 800a3e4:	1b1b      	subs	r3, r3, r4
 800a3e6:	6013      	str	r3, [r2, #0]
 800a3e8:	b00b      	add	sp, #44	@ 0x2c
 800a3ea:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a3ec:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800a3ee:	18c3      	adds	r3, r0, r3
 800a3f0:	9307      	str	r3, [sp, #28]
 800a3f2:	2d46      	cmp	r5, #70	@ 0x46
 800a3f4:	d1e4      	bne.n	800a3c0 <__cvt+0x64>
 800a3f6:	7803      	ldrb	r3, [r0, #0]
 800a3f8:	2b30      	cmp	r3, #48	@ 0x30
 800a3fa:	d10c      	bne.n	800a416 <__cvt+0xba>
 800a3fc:	2200      	movs	r2, #0
 800a3fe:	2300      	movs	r3, #0
 800a400:	0030      	movs	r0, r6
 800a402:	0039      	movs	r1, r7
 800a404:	f7f6 f82c 	bl	8000460 <__aeabi_dcmpeq>
 800a408:	2800      	cmp	r0, #0
 800a40a:	d104      	bne.n	800a416 <__cvt+0xba>
 800a40c:	2301      	movs	r3, #1
 800a40e:	9a10      	ldr	r2, [sp, #64]	@ 0x40
 800a410:	1a9b      	subs	r3, r3, r2
 800a412:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800a414:	6013      	str	r3, [r2, #0]
 800a416:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800a418:	9a07      	ldr	r2, [sp, #28]
 800a41a:	681b      	ldr	r3, [r3, #0]
 800a41c:	18d3      	adds	r3, r2, r3
 800a41e:	e7ce      	b.n	800a3be <__cvt+0x62>
 800a420:	1c59      	adds	r1, r3, #1
 800a422:	9109      	str	r1, [sp, #36]	@ 0x24
 800a424:	701a      	strb	r2, [r3, #0]
 800a426:	e7d6      	b.n	800a3d6 <__cvt+0x7a>

0800a428 <__exponent>:
 800a428:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a42a:	232b      	movs	r3, #43	@ 0x2b
 800a42c:	0005      	movs	r5, r0
 800a42e:	000c      	movs	r4, r1
 800a430:	b085      	sub	sp, #20
 800a432:	7002      	strb	r2, [r0, #0]
 800a434:	2900      	cmp	r1, #0
 800a436:	da01      	bge.n	800a43c <__exponent+0x14>
 800a438:	424c      	negs	r4, r1
 800a43a:	3302      	adds	r3, #2
 800a43c:	706b      	strb	r3, [r5, #1]
 800a43e:	2c09      	cmp	r4, #9
 800a440:	dd2c      	ble.n	800a49c <__exponent+0x74>
 800a442:	ab02      	add	r3, sp, #8
 800a444:	1dde      	adds	r6, r3, #7
 800a446:	0020      	movs	r0, r4
 800a448:	210a      	movs	r1, #10
 800a44a:	f7f5 fff3 	bl	8000434 <__aeabi_idivmod>
 800a44e:	0037      	movs	r7, r6
 800a450:	3130      	adds	r1, #48	@ 0x30
 800a452:	3e01      	subs	r6, #1
 800a454:	0020      	movs	r0, r4
 800a456:	7031      	strb	r1, [r6, #0]
 800a458:	210a      	movs	r1, #10
 800a45a:	9401      	str	r4, [sp, #4]
 800a45c:	f7f5 ff04 	bl	8000268 <__divsi3>
 800a460:	9b01      	ldr	r3, [sp, #4]
 800a462:	0004      	movs	r4, r0
 800a464:	2b63      	cmp	r3, #99	@ 0x63
 800a466:	dcee      	bgt.n	800a446 <__exponent+0x1e>
 800a468:	1eba      	subs	r2, r7, #2
 800a46a:	1ca8      	adds	r0, r5, #2
 800a46c:	0001      	movs	r1, r0
 800a46e:	0013      	movs	r3, r2
 800a470:	3430      	adds	r4, #48	@ 0x30
 800a472:	7014      	strb	r4, [r2, #0]
 800a474:	ac02      	add	r4, sp, #8
 800a476:	3407      	adds	r4, #7
 800a478:	429c      	cmp	r4, r3
 800a47a:	d80a      	bhi.n	800a492 <__exponent+0x6a>
 800a47c:	2300      	movs	r3, #0
 800a47e:	42a2      	cmp	r2, r4
 800a480:	d803      	bhi.n	800a48a <__exponent+0x62>
 800a482:	3309      	adds	r3, #9
 800a484:	aa02      	add	r2, sp, #8
 800a486:	189b      	adds	r3, r3, r2
 800a488:	1bdb      	subs	r3, r3, r7
 800a48a:	18c0      	adds	r0, r0, r3
 800a48c:	1b40      	subs	r0, r0, r5
 800a48e:	b005      	add	sp, #20
 800a490:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a492:	781c      	ldrb	r4, [r3, #0]
 800a494:	3301      	adds	r3, #1
 800a496:	700c      	strb	r4, [r1, #0]
 800a498:	3101      	adds	r1, #1
 800a49a:	e7eb      	b.n	800a474 <__exponent+0x4c>
 800a49c:	2330      	movs	r3, #48	@ 0x30
 800a49e:	18e4      	adds	r4, r4, r3
 800a4a0:	70ab      	strb	r3, [r5, #2]
 800a4a2:	1d28      	adds	r0, r5, #4
 800a4a4:	70ec      	strb	r4, [r5, #3]
 800a4a6:	e7f1      	b.n	800a48c <__exponent+0x64>

0800a4a8 <_printf_float>:
 800a4a8:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a4aa:	b097      	sub	sp, #92	@ 0x5c
 800a4ac:	000d      	movs	r5, r1
 800a4ae:	920a      	str	r2, [sp, #40]	@ 0x28
 800a4b0:	9c1c      	ldr	r4, [sp, #112]	@ 0x70
 800a4b2:	930b      	str	r3, [sp, #44]	@ 0x2c
 800a4b4:	9009      	str	r0, [sp, #36]	@ 0x24
 800a4b6:	f001 f86d 	bl	800b594 <_localeconv_r>
 800a4ba:	6803      	ldr	r3, [r0, #0]
 800a4bc:	0018      	movs	r0, r3
 800a4be:	930d      	str	r3, [sp, #52]	@ 0x34
 800a4c0:	f7f5 fe2c 	bl	800011c <strlen>
 800a4c4:	2300      	movs	r3, #0
 800a4c6:	900f      	str	r0, [sp, #60]	@ 0x3c
 800a4c8:	9314      	str	r3, [sp, #80]	@ 0x50
 800a4ca:	7e2b      	ldrb	r3, [r5, #24]
 800a4cc:	2207      	movs	r2, #7
 800a4ce:	930c      	str	r3, [sp, #48]	@ 0x30
 800a4d0:	682b      	ldr	r3, [r5, #0]
 800a4d2:	930e      	str	r3, [sp, #56]	@ 0x38
 800a4d4:	990e      	ldr	r1, [sp, #56]	@ 0x38
 800a4d6:	6823      	ldr	r3, [r4, #0]
 800a4d8:	05c9      	lsls	r1, r1, #23
 800a4da:	d545      	bpl.n	800a568 <_printf_float+0xc0>
 800a4dc:	189b      	adds	r3, r3, r2
 800a4de:	4393      	bics	r3, r2
 800a4e0:	001a      	movs	r2, r3
 800a4e2:	3208      	adds	r2, #8
 800a4e4:	6022      	str	r2, [r4, #0]
 800a4e6:	2201      	movs	r2, #1
 800a4e8:	681e      	ldr	r6, [r3, #0]
 800a4ea:	685f      	ldr	r7, [r3, #4]
 800a4ec:	007b      	lsls	r3, r7, #1
 800a4ee:	085b      	lsrs	r3, r3, #1
 800a4f0:	9311      	str	r3, [sp, #68]	@ 0x44
 800a4f2:	9610      	str	r6, [sp, #64]	@ 0x40
 800a4f4:	64ae      	str	r6, [r5, #72]	@ 0x48
 800a4f6:	64ef      	str	r7, [r5, #76]	@ 0x4c
 800a4f8:	9810      	ldr	r0, [sp, #64]	@ 0x40
 800a4fa:	9911      	ldr	r1, [sp, #68]	@ 0x44
 800a4fc:	4ba7      	ldr	r3, [pc, #668]	@ (800a79c <_printf_float+0x2f4>)
 800a4fe:	4252      	negs	r2, r2
 800a500:	f7f8 f98a 	bl	8002818 <__aeabi_dcmpun>
 800a504:	2800      	cmp	r0, #0
 800a506:	d131      	bne.n	800a56c <_printf_float+0xc4>
 800a508:	9810      	ldr	r0, [sp, #64]	@ 0x40
 800a50a:	9911      	ldr	r1, [sp, #68]	@ 0x44
 800a50c:	2201      	movs	r2, #1
 800a50e:	4ba3      	ldr	r3, [pc, #652]	@ (800a79c <_printf_float+0x2f4>)
 800a510:	4252      	negs	r2, r2
 800a512:	f7f5 ffb5 	bl	8000480 <__aeabi_dcmple>
 800a516:	2800      	cmp	r0, #0
 800a518:	d128      	bne.n	800a56c <_printf_float+0xc4>
 800a51a:	2200      	movs	r2, #0
 800a51c:	2300      	movs	r3, #0
 800a51e:	0030      	movs	r0, r6
 800a520:	0039      	movs	r1, r7
 800a522:	f7f5 ffa3 	bl	800046c <__aeabi_dcmplt>
 800a526:	2800      	cmp	r0, #0
 800a528:	d003      	beq.n	800a532 <_printf_float+0x8a>
 800a52a:	002b      	movs	r3, r5
 800a52c:	222d      	movs	r2, #45	@ 0x2d
 800a52e:	3343      	adds	r3, #67	@ 0x43
 800a530:	701a      	strb	r2, [r3, #0]
 800a532:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800a534:	4f9a      	ldr	r7, [pc, #616]	@ (800a7a0 <_printf_float+0x2f8>)
 800a536:	2b47      	cmp	r3, #71	@ 0x47
 800a538:	d900      	bls.n	800a53c <_printf_float+0x94>
 800a53a:	4f9a      	ldr	r7, [pc, #616]	@ (800a7a4 <_printf_float+0x2fc>)
 800a53c:	2303      	movs	r3, #3
 800a53e:	2400      	movs	r4, #0
 800a540:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800a542:	612b      	str	r3, [r5, #16]
 800a544:	3301      	adds	r3, #1
 800a546:	439a      	bics	r2, r3
 800a548:	602a      	str	r2, [r5, #0]
 800a54a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a54c:	0029      	movs	r1, r5
 800a54e:	9300      	str	r3, [sp, #0]
 800a550:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a552:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a554:	aa15      	add	r2, sp, #84	@ 0x54
 800a556:	f000 f9e5 	bl	800a924 <_printf_common>
 800a55a:	3001      	adds	r0, #1
 800a55c:	d000      	beq.n	800a560 <_printf_float+0xb8>
 800a55e:	e09f      	b.n	800a6a0 <_printf_float+0x1f8>
 800a560:	2001      	movs	r0, #1
 800a562:	4240      	negs	r0, r0
 800a564:	b017      	add	sp, #92	@ 0x5c
 800a566:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a568:	3307      	adds	r3, #7
 800a56a:	e7b8      	b.n	800a4de <_printf_float+0x36>
 800a56c:	0032      	movs	r2, r6
 800a56e:	003b      	movs	r3, r7
 800a570:	0030      	movs	r0, r6
 800a572:	0039      	movs	r1, r7
 800a574:	f7f8 f950 	bl	8002818 <__aeabi_dcmpun>
 800a578:	2800      	cmp	r0, #0
 800a57a:	d00b      	beq.n	800a594 <_printf_float+0xec>
 800a57c:	2f00      	cmp	r7, #0
 800a57e:	da03      	bge.n	800a588 <_printf_float+0xe0>
 800a580:	002b      	movs	r3, r5
 800a582:	222d      	movs	r2, #45	@ 0x2d
 800a584:	3343      	adds	r3, #67	@ 0x43
 800a586:	701a      	strb	r2, [r3, #0]
 800a588:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800a58a:	4f87      	ldr	r7, [pc, #540]	@ (800a7a8 <_printf_float+0x300>)
 800a58c:	2b47      	cmp	r3, #71	@ 0x47
 800a58e:	d9d5      	bls.n	800a53c <_printf_float+0x94>
 800a590:	4f86      	ldr	r7, [pc, #536]	@ (800a7ac <_printf_float+0x304>)
 800a592:	e7d3      	b.n	800a53c <_printf_float+0x94>
 800a594:	2220      	movs	r2, #32
 800a596:	9c0c      	ldr	r4, [sp, #48]	@ 0x30
 800a598:	686b      	ldr	r3, [r5, #4]
 800a59a:	4394      	bics	r4, r2
 800a59c:	1c5a      	adds	r2, r3, #1
 800a59e:	d146      	bne.n	800a62e <_printf_float+0x186>
 800a5a0:	3307      	adds	r3, #7
 800a5a2:	606b      	str	r3, [r5, #4]
 800a5a4:	2380      	movs	r3, #128	@ 0x80
 800a5a6:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800a5a8:	00db      	lsls	r3, r3, #3
 800a5aa:	4313      	orrs	r3, r2
 800a5ac:	2200      	movs	r2, #0
 800a5ae:	602b      	str	r3, [r5, #0]
 800a5b0:	9206      	str	r2, [sp, #24]
 800a5b2:	aa14      	add	r2, sp, #80	@ 0x50
 800a5b4:	9205      	str	r2, [sp, #20]
 800a5b6:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800a5b8:	a90a      	add	r1, sp, #40	@ 0x28
 800a5ba:	9204      	str	r2, [sp, #16]
 800a5bc:	aa13      	add	r2, sp, #76	@ 0x4c
 800a5be:	9203      	str	r2, [sp, #12]
 800a5c0:	2223      	movs	r2, #35	@ 0x23
 800a5c2:	1852      	adds	r2, r2, r1
 800a5c4:	9202      	str	r2, [sp, #8]
 800a5c6:	9301      	str	r3, [sp, #4]
 800a5c8:	686b      	ldr	r3, [r5, #4]
 800a5ca:	0032      	movs	r2, r6
 800a5cc:	9300      	str	r3, [sp, #0]
 800a5ce:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a5d0:	003b      	movs	r3, r7
 800a5d2:	f7ff fec3 	bl	800a35c <__cvt>
 800a5d6:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800a5d8:	0007      	movs	r7, r0
 800a5da:	2c47      	cmp	r4, #71	@ 0x47
 800a5dc:	d12d      	bne.n	800a63a <_printf_float+0x192>
 800a5de:	1cd3      	adds	r3, r2, #3
 800a5e0:	db02      	blt.n	800a5e8 <_printf_float+0x140>
 800a5e2:	686b      	ldr	r3, [r5, #4]
 800a5e4:	429a      	cmp	r2, r3
 800a5e6:	dd48      	ble.n	800a67a <_printf_float+0x1d2>
 800a5e8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800a5ea:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 800a5ec:	3b02      	subs	r3, #2
 800a5ee:	b2db      	uxtb	r3, r3
 800a5f0:	930c      	str	r3, [sp, #48]	@ 0x30
 800a5f2:	0028      	movs	r0, r5
 800a5f4:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800a5f6:	3901      	subs	r1, #1
 800a5f8:	3050      	adds	r0, #80	@ 0x50
 800a5fa:	9113      	str	r1, [sp, #76]	@ 0x4c
 800a5fc:	f7ff ff14 	bl	800a428 <__exponent>
 800a600:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 800a602:	0004      	movs	r4, r0
 800a604:	1813      	adds	r3, r2, r0
 800a606:	612b      	str	r3, [r5, #16]
 800a608:	2a01      	cmp	r2, #1
 800a60a:	dc02      	bgt.n	800a612 <_printf_float+0x16a>
 800a60c:	682a      	ldr	r2, [r5, #0]
 800a60e:	07d2      	lsls	r2, r2, #31
 800a610:	d501      	bpl.n	800a616 <_printf_float+0x16e>
 800a612:	3301      	adds	r3, #1
 800a614:	612b      	str	r3, [r5, #16]
 800a616:	2323      	movs	r3, #35	@ 0x23
 800a618:	aa0a      	add	r2, sp, #40	@ 0x28
 800a61a:	189b      	adds	r3, r3, r2
 800a61c:	781b      	ldrb	r3, [r3, #0]
 800a61e:	2b00      	cmp	r3, #0
 800a620:	d100      	bne.n	800a624 <_printf_float+0x17c>
 800a622:	e792      	b.n	800a54a <_printf_float+0xa2>
 800a624:	002b      	movs	r3, r5
 800a626:	222d      	movs	r2, #45	@ 0x2d
 800a628:	3343      	adds	r3, #67	@ 0x43
 800a62a:	701a      	strb	r2, [r3, #0]
 800a62c:	e78d      	b.n	800a54a <_printf_float+0xa2>
 800a62e:	2c47      	cmp	r4, #71	@ 0x47
 800a630:	d1b8      	bne.n	800a5a4 <_printf_float+0xfc>
 800a632:	2b00      	cmp	r3, #0
 800a634:	d1b6      	bne.n	800a5a4 <_printf_float+0xfc>
 800a636:	3301      	adds	r3, #1
 800a638:	e7b3      	b.n	800a5a2 <_printf_float+0xfa>
 800a63a:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800a63c:	0011      	movs	r1, r2
 800a63e:	2b65      	cmp	r3, #101	@ 0x65
 800a640:	d9d7      	bls.n	800a5f2 <_printf_float+0x14a>
 800a642:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800a644:	2b66      	cmp	r3, #102	@ 0x66
 800a646:	d11a      	bne.n	800a67e <_printf_float+0x1d6>
 800a648:	686b      	ldr	r3, [r5, #4]
 800a64a:	2a00      	cmp	r2, #0
 800a64c:	dd09      	ble.n	800a662 <_printf_float+0x1ba>
 800a64e:	612a      	str	r2, [r5, #16]
 800a650:	2b00      	cmp	r3, #0
 800a652:	d102      	bne.n	800a65a <_printf_float+0x1b2>
 800a654:	6829      	ldr	r1, [r5, #0]
 800a656:	07c9      	lsls	r1, r1, #31
 800a658:	d50b      	bpl.n	800a672 <_printf_float+0x1ca>
 800a65a:	3301      	adds	r3, #1
 800a65c:	189b      	adds	r3, r3, r2
 800a65e:	612b      	str	r3, [r5, #16]
 800a660:	e007      	b.n	800a672 <_printf_float+0x1ca>
 800a662:	2b00      	cmp	r3, #0
 800a664:	d103      	bne.n	800a66e <_printf_float+0x1c6>
 800a666:	2201      	movs	r2, #1
 800a668:	6829      	ldr	r1, [r5, #0]
 800a66a:	4211      	tst	r1, r2
 800a66c:	d000      	beq.n	800a670 <_printf_float+0x1c8>
 800a66e:	1c9a      	adds	r2, r3, #2
 800a670:	612a      	str	r2, [r5, #16]
 800a672:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800a674:	2400      	movs	r4, #0
 800a676:	65ab      	str	r3, [r5, #88]	@ 0x58
 800a678:	e7cd      	b.n	800a616 <_printf_float+0x16e>
 800a67a:	2367      	movs	r3, #103	@ 0x67
 800a67c:	930c      	str	r3, [sp, #48]	@ 0x30
 800a67e:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 800a680:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800a682:	4299      	cmp	r1, r3
 800a684:	db06      	blt.n	800a694 <_printf_float+0x1ec>
 800a686:	682b      	ldr	r3, [r5, #0]
 800a688:	6129      	str	r1, [r5, #16]
 800a68a:	07db      	lsls	r3, r3, #31
 800a68c:	d5f1      	bpl.n	800a672 <_printf_float+0x1ca>
 800a68e:	3101      	adds	r1, #1
 800a690:	6129      	str	r1, [r5, #16]
 800a692:	e7ee      	b.n	800a672 <_printf_float+0x1ca>
 800a694:	2201      	movs	r2, #1
 800a696:	2900      	cmp	r1, #0
 800a698:	dce0      	bgt.n	800a65c <_printf_float+0x1b4>
 800a69a:	1892      	adds	r2, r2, r2
 800a69c:	1a52      	subs	r2, r2, r1
 800a69e:	e7dd      	b.n	800a65c <_printf_float+0x1b4>
 800a6a0:	682a      	ldr	r2, [r5, #0]
 800a6a2:	0553      	lsls	r3, r2, #21
 800a6a4:	d408      	bmi.n	800a6b8 <_printf_float+0x210>
 800a6a6:	692b      	ldr	r3, [r5, #16]
 800a6a8:	003a      	movs	r2, r7
 800a6aa:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800a6ac:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a6ae:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 800a6b0:	47a0      	blx	r4
 800a6b2:	3001      	adds	r0, #1
 800a6b4:	d129      	bne.n	800a70a <_printf_float+0x262>
 800a6b6:	e753      	b.n	800a560 <_printf_float+0xb8>
 800a6b8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800a6ba:	2b65      	cmp	r3, #101	@ 0x65
 800a6bc:	d800      	bhi.n	800a6c0 <_printf_float+0x218>
 800a6be:	e0da      	b.n	800a876 <_printf_float+0x3ce>
 800a6c0:	6ca8      	ldr	r0, [r5, #72]	@ 0x48
 800a6c2:	6ce9      	ldr	r1, [r5, #76]	@ 0x4c
 800a6c4:	2200      	movs	r2, #0
 800a6c6:	2300      	movs	r3, #0
 800a6c8:	f7f5 feca 	bl	8000460 <__aeabi_dcmpeq>
 800a6cc:	2800      	cmp	r0, #0
 800a6ce:	d033      	beq.n	800a738 <_printf_float+0x290>
 800a6d0:	2301      	movs	r3, #1
 800a6d2:	4a37      	ldr	r2, [pc, #220]	@ (800a7b0 <_printf_float+0x308>)
 800a6d4:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800a6d6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a6d8:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 800a6da:	47a0      	blx	r4
 800a6dc:	3001      	adds	r0, #1
 800a6de:	d100      	bne.n	800a6e2 <_printf_float+0x23a>
 800a6e0:	e73e      	b.n	800a560 <_printf_float+0xb8>
 800a6e2:	9e14      	ldr	r6, [sp, #80]	@ 0x50
 800a6e4:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800a6e6:	42b3      	cmp	r3, r6
 800a6e8:	db02      	blt.n	800a6f0 <_printf_float+0x248>
 800a6ea:	682b      	ldr	r3, [r5, #0]
 800a6ec:	07db      	lsls	r3, r3, #31
 800a6ee:	d50c      	bpl.n	800a70a <_printf_float+0x262>
 800a6f0:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 800a6f2:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a6f4:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800a6f6:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800a6f8:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a6fa:	47a0      	blx	r4
 800a6fc:	2400      	movs	r4, #0
 800a6fe:	3001      	adds	r0, #1
 800a700:	d100      	bne.n	800a704 <_printf_float+0x25c>
 800a702:	e72d      	b.n	800a560 <_printf_float+0xb8>
 800a704:	1e73      	subs	r3, r6, #1
 800a706:	42a3      	cmp	r3, r4
 800a708:	dc0a      	bgt.n	800a720 <_printf_float+0x278>
 800a70a:	682b      	ldr	r3, [r5, #0]
 800a70c:	079b      	lsls	r3, r3, #30
 800a70e:	d500      	bpl.n	800a712 <_printf_float+0x26a>
 800a710:	e105      	b.n	800a91e <_printf_float+0x476>
 800a712:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800a714:	68e8      	ldr	r0, [r5, #12]
 800a716:	4298      	cmp	r0, r3
 800a718:	db00      	blt.n	800a71c <_printf_float+0x274>
 800a71a:	e723      	b.n	800a564 <_printf_float+0xbc>
 800a71c:	0018      	movs	r0, r3
 800a71e:	e721      	b.n	800a564 <_printf_float+0xbc>
 800a720:	002a      	movs	r2, r5
 800a722:	2301      	movs	r3, #1
 800a724:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800a726:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a728:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 800a72a:	321a      	adds	r2, #26
 800a72c:	47b8      	blx	r7
 800a72e:	3001      	adds	r0, #1
 800a730:	d100      	bne.n	800a734 <_printf_float+0x28c>
 800a732:	e715      	b.n	800a560 <_printf_float+0xb8>
 800a734:	3401      	adds	r4, #1
 800a736:	e7e5      	b.n	800a704 <_printf_float+0x25c>
 800a738:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800a73a:	2b00      	cmp	r3, #0
 800a73c:	dc3a      	bgt.n	800a7b4 <_printf_float+0x30c>
 800a73e:	2301      	movs	r3, #1
 800a740:	4a1b      	ldr	r2, [pc, #108]	@ (800a7b0 <_printf_float+0x308>)
 800a742:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800a744:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a746:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 800a748:	47a0      	blx	r4
 800a74a:	3001      	adds	r0, #1
 800a74c:	d100      	bne.n	800a750 <_printf_float+0x2a8>
 800a74e:	e707      	b.n	800a560 <_printf_float+0xb8>
 800a750:	9e14      	ldr	r6, [sp, #80]	@ 0x50
 800a752:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800a754:	4333      	orrs	r3, r6
 800a756:	d102      	bne.n	800a75e <_printf_float+0x2b6>
 800a758:	682b      	ldr	r3, [r5, #0]
 800a75a:	07db      	lsls	r3, r3, #31
 800a75c:	d5d5      	bpl.n	800a70a <_printf_float+0x262>
 800a75e:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a760:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800a762:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800a764:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a766:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 800a768:	47a0      	blx	r4
 800a76a:	2300      	movs	r3, #0
 800a76c:	3001      	adds	r0, #1
 800a76e:	d100      	bne.n	800a772 <_printf_float+0x2ca>
 800a770:	e6f6      	b.n	800a560 <_printf_float+0xb8>
 800a772:	930c      	str	r3, [sp, #48]	@ 0x30
 800a774:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800a776:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800a778:	425b      	negs	r3, r3
 800a77a:	4293      	cmp	r3, r2
 800a77c:	dc01      	bgt.n	800a782 <_printf_float+0x2da>
 800a77e:	0033      	movs	r3, r6
 800a780:	e792      	b.n	800a6a8 <_printf_float+0x200>
 800a782:	002a      	movs	r2, r5
 800a784:	2301      	movs	r3, #1
 800a786:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800a788:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a78a:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 800a78c:	321a      	adds	r2, #26
 800a78e:	47a0      	blx	r4
 800a790:	3001      	adds	r0, #1
 800a792:	d100      	bne.n	800a796 <_printf_float+0x2ee>
 800a794:	e6e4      	b.n	800a560 <_printf_float+0xb8>
 800a796:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800a798:	3301      	adds	r3, #1
 800a79a:	e7ea      	b.n	800a772 <_printf_float+0x2ca>
 800a79c:	7fefffff 	.word	0x7fefffff
 800a7a0:	0800eb60 	.word	0x0800eb60
 800a7a4:	0800eb64 	.word	0x0800eb64
 800a7a8:	0800eb68 	.word	0x0800eb68
 800a7ac:	0800eb6c 	.word	0x0800eb6c
 800a7b0:	0800ef10 	.word	0x0800ef10
 800a7b4:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800a7b6:	6dae      	ldr	r6, [r5, #88]	@ 0x58
 800a7b8:	930c      	str	r3, [sp, #48]	@ 0x30
 800a7ba:	429e      	cmp	r6, r3
 800a7bc:	dd00      	ble.n	800a7c0 <_printf_float+0x318>
 800a7be:	001e      	movs	r6, r3
 800a7c0:	2e00      	cmp	r6, #0
 800a7c2:	dc31      	bgt.n	800a828 <_printf_float+0x380>
 800a7c4:	43f3      	mvns	r3, r6
 800a7c6:	2400      	movs	r4, #0
 800a7c8:	17db      	asrs	r3, r3, #31
 800a7ca:	4033      	ands	r3, r6
 800a7cc:	930e      	str	r3, [sp, #56]	@ 0x38
 800a7ce:	6dae      	ldr	r6, [r5, #88]	@ 0x58
 800a7d0:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a7d2:	1af3      	subs	r3, r6, r3
 800a7d4:	42a3      	cmp	r3, r4
 800a7d6:	dc30      	bgt.n	800a83a <_printf_float+0x392>
 800a7d8:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800a7da:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800a7dc:	429a      	cmp	r2, r3
 800a7de:	dc38      	bgt.n	800a852 <_printf_float+0x3aa>
 800a7e0:	682b      	ldr	r3, [r5, #0]
 800a7e2:	07db      	lsls	r3, r3, #31
 800a7e4:	d435      	bmi.n	800a852 <_printf_float+0x3aa>
 800a7e6:	9c13      	ldr	r4, [sp, #76]	@ 0x4c
 800a7e8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800a7ea:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800a7ec:	1b9b      	subs	r3, r3, r6
 800a7ee:	1b14      	subs	r4, r2, r4
 800a7f0:	429c      	cmp	r4, r3
 800a7f2:	dd00      	ble.n	800a7f6 <_printf_float+0x34e>
 800a7f4:	001c      	movs	r4, r3
 800a7f6:	2c00      	cmp	r4, #0
 800a7f8:	dc34      	bgt.n	800a864 <_printf_float+0x3bc>
 800a7fa:	43e3      	mvns	r3, r4
 800a7fc:	2600      	movs	r6, #0
 800a7fe:	17db      	asrs	r3, r3, #31
 800a800:	401c      	ands	r4, r3
 800a802:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800a804:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800a806:	1ad3      	subs	r3, r2, r3
 800a808:	1b1b      	subs	r3, r3, r4
 800a80a:	42b3      	cmp	r3, r6
 800a80c:	dc00      	bgt.n	800a810 <_printf_float+0x368>
 800a80e:	e77c      	b.n	800a70a <_printf_float+0x262>
 800a810:	002a      	movs	r2, r5
 800a812:	2301      	movs	r3, #1
 800a814:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800a816:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a818:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 800a81a:	321a      	adds	r2, #26
 800a81c:	47b8      	blx	r7
 800a81e:	3001      	adds	r0, #1
 800a820:	d100      	bne.n	800a824 <_printf_float+0x37c>
 800a822:	e69d      	b.n	800a560 <_printf_float+0xb8>
 800a824:	3601      	adds	r6, #1
 800a826:	e7ec      	b.n	800a802 <_printf_float+0x35a>
 800a828:	0033      	movs	r3, r6
 800a82a:	003a      	movs	r2, r7
 800a82c:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800a82e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a830:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 800a832:	47a0      	blx	r4
 800a834:	3001      	adds	r0, #1
 800a836:	d1c5      	bne.n	800a7c4 <_printf_float+0x31c>
 800a838:	e692      	b.n	800a560 <_printf_float+0xb8>
 800a83a:	002a      	movs	r2, r5
 800a83c:	2301      	movs	r3, #1
 800a83e:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800a840:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a842:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800a844:	321a      	adds	r2, #26
 800a846:	47b0      	blx	r6
 800a848:	3001      	adds	r0, #1
 800a84a:	d100      	bne.n	800a84e <_printf_float+0x3a6>
 800a84c:	e688      	b.n	800a560 <_printf_float+0xb8>
 800a84e:	3401      	adds	r4, #1
 800a850:	e7bd      	b.n	800a7ce <_printf_float+0x326>
 800a852:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a854:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800a856:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800a858:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a85a:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 800a85c:	47a0      	blx	r4
 800a85e:	3001      	adds	r0, #1
 800a860:	d1c1      	bne.n	800a7e6 <_printf_float+0x33e>
 800a862:	e67d      	b.n	800a560 <_printf_float+0xb8>
 800a864:	19ba      	adds	r2, r7, r6
 800a866:	0023      	movs	r3, r4
 800a868:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800a86a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a86c:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800a86e:	47b0      	blx	r6
 800a870:	3001      	adds	r0, #1
 800a872:	d1c2      	bne.n	800a7fa <_printf_float+0x352>
 800a874:	e674      	b.n	800a560 <_printf_float+0xb8>
 800a876:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800a878:	930c      	str	r3, [sp, #48]	@ 0x30
 800a87a:	2b01      	cmp	r3, #1
 800a87c:	dc02      	bgt.n	800a884 <_printf_float+0x3dc>
 800a87e:	2301      	movs	r3, #1
 800a880:	421a      	tst	r2, r3
 800a882:	d039      	beq.n	800a8f8 <_printf_float+0x450>
 800a884:	2301      	movs	r3, #1
 800a886:	003a      	movs	r2, r7
 800a888:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800a88a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a88c:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800a88e:	47b0      	blx	r6
 800a890:	3001      	adds	r0, #1
 800a892:	d100      	bne.n	800a896 <_printf_float+0x3ee>
 800a894:	e664      	b.n	800a560 <_printf_float+0xb8>
 800a896:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a898:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800a89a:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800a89c:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a89e:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800a8a0:	47b0      	blx	r6
 800a8a2:	3001      	adds	r0, #1
 800a8a4:	d100      	bne.n	800a8a8 <_printf_float+0x400>
 800a8a6:	e65b      	b.n	800a560 <_printf_float+0xb8>
 800a8a8:	6ca8      	ldr	r0, [r5, #72]	@ 0x48
 800a8aa:	6ce9      	ldr	r1, [r5, #76]	@ 0x4c
 800a8ac:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800a8ae:	2200      	movs	r2, #0
 800a8b0:	3b01      	subs	r3, #1
 800a8b2:	930c      	str	r3, [sp, #48]	@ 0x30
 800a8b4:	2300      	movs	r3, #0
 800a8b6:	f7f5 fdd3 	bl	8000460 <__aeabi_dcmpeq>
 800a8ba:	2800      	cmp	r0, #0
 800a8bc:	d11a      	bne.n	800a8f4 <_printf_float+0x44c>
 800a8be:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800a8c0:	1c7a      	adds	r2, r7, #1
 800a8c2:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800a8c4:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a8c6:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800a8c8:	47b0      	blx	r6
 800a8ca:	3001      	adds	r0, #1
 800a8cc:	d10e      	bne.n	800a8ec <_printf_float+0x444>
 800a8ce:	e647      	b.n	800a560 <_printf_float+0xb8>
 800a8d0:	002a      	movs	r2, r5
 800a8d2:	2301      	movs	r3, #1
 800a8d4:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800a8d6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a8d8:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 800a8da:	321a      	adds	r2, #26
 800a8dc:	47b8      	blx	r7
 800a8de:	3001      	adds	r0, #1
 800a8e0:	d100      	bne.n	800a8e4 <_printf_float+0x43c>
 800a8e2:	e63d      	b.n	800a560 <_printf_float+0xb8>
 800a8e4:	3601      	adds	r6, #1
 800a8e6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800a8e8:	429e      	cmp	r6, r3
 800a8ea:	dbf1      	blt.n	800a8d0 <_printf_float+0x428>
 800a8ec:	002a      	movs	r2, r5
 800a8ee:	0023      	movs	r3, r4
 800a8f0:	3250      	adds	r2, #80	@ 0x50
 800a8f2:	e6da      	b.n	800a6aa <_printf_float+0x202>
 800a8f4:	2600      	movs	r6, #0
 800a8f6:	e7f6      	b.n	800a8e6 <_printf_float+0x43e>
 800a8f8:	003a      	movs	r2, r7
 800a8fa:	e7e2      	b.n	800a8c2 <_printf_float+0x41a>
 800a8fc:	002a      	movs	r2, r5
 800a8fe:	2301      	movs	r3, #1
 800a900:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800a902:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a904:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800a906:	3219      	adds	r2, #25
 800a908:	47b0      	blx	r6
 800a90a:	3001      	adds	r0, #1
 800a90c:	d100      	bne.n	800a910 <_printf_float+0x468>
 800a90e:	e627      	b.n	800a560 <_printf_float+0xb8>
 800a910:	3401      	adds	r4, #1
 800a912:	68eb      	ldr	r3, [r5, #12]
 800a914:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 800a916:	1a9b      	subs	r3, r3, r2
 800a918:	42a3      	cmp	r3, r4
 800a91a:	dcef      	bgt.n	800a8fc <_printf_float+0x454>
 800a91c:	e6f9      	b.n	800a712 <_printf_float+0x26a>
 800a91e:	2400      	movs	r4, #0
 800a920:	e7f7      	b.n	800a912 <_printf_float+0x46a>
 800a922:	46c0      	nop			@ (mov r8, r8)

0800a924 <_printf_common>:
 800a924:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a926:	0016      	movs	r6, r2
 800a928:	9301      	str	r3, [sp, #4]
 800a92a:	688a      	ldr	r2, [r1, #8]
 800a92c:	690b      	ldr	r3, [r1, #16]
 800a92e:	000c      	movs	r4, r1
 800a930:	9000      	str	r0, [sp, #0]
 800a932:	4293      	cmp	r3, r2
 800a934:	da00      	bge.n	800a938 <_printf_common+0x14>
 800a936:	0013      	movs	r3, r2
 800a938:	0022      	movs	r2, r4
 800a93a:	6033      	str	r3, [r6, #0]
 800a93c:	3243      	adds	r2, #67	@ 0x43
 800a93e:	7812      	ldrb	r2, [r2, #0]
 800a940:	2a00      	cmp	r2, #0
 800a942:	d001      	beq.n	800a948 <_printf_common+0x24>
 800a944:	3301      	adds	r3, #1
 800a946:	6033      	str	r3, [r6, #0]
 800a948:	6823      	ldr	r3, [r4, #0]
 800a94a:	069b      	lsls	r3, r3, #26
 800a94c:	d502      	bpl.n	800a954 <_printf_common+0x30>
 800a94e:	6833      	ldr	r3, [r6, #0]
 800a950:	3302      	adds	r3, #2
 800a952:	6033      	str	r3, [r6, #0]
 800a954:	6822      	ldr	r2, [r4, #0]
 800a956:	2306      	movs	r3, #6
 800a958:	0015      	movs	r5, r2
 800a95a:	401d      	ands	r5, r3
 800a95c:	421a      	tst	r2, r3
 800a95e:	d027      	beq.n	800a9b0 <_printf_common+0x8c>
 800a960:	0023      	movs	r3, r4
 800a962:	3343      	adds	r3, #67	@ 0x43
 800a964:	781b      	ldrb	r3, [r3, #0]
 800a966:	1e5a      	subs	r2, r3, #1
 800a968:	4193      	sbcs	r3, r2
 800a96a:	6822      	ldr	r2, [r4, #0]
 800a96c:	0692      	lsls	r2, r2, #26
 800a96e:	d430      	bmi.n	800a9d2 <_printf_common+0xae>
 800a970:	0022      	movs	r2, r4
 800a972:	9901      	ldr	r1, [sp, #4]
 800a974:	9800      	ldr	r0, [sp, #0]
 800a976:	9d08      	ldr	r5, [sp, #32]
 800a978:	3243      	adds	r2, #67	@ 0x43
 800a97a:	47a8      	blx	r5
 800a97c:	3001      	adds	r0, #1
 800a97e:	d025      	beq.n	800a9cc <_printf_common+0xa8>
 800a980:	2206      	movs	r2, #6
 800a982:	6823      	ldr	r3, [r4, #0]
 800a984:	2500      	movs	r5, #0
 800a986:	4013      	ands	r3, r2
 800a988:	2b04      	cmp	r3, #4
 800a98a:	d105      	bne.n	800a998 <_printf_common+0x74>
 800a98c:	6833      	ldr	r3, [r6, #0]
 800a98e:	68e5      	ldr	r5, [r4, #12]
 800a990:	1aed      	subs	r5, r5, r3
 800a992:	43eb      	mvns	r3, r5
 800a994:	17db      	asrs	r3, r3, #31
 800a996:	401d      	ands	r5, r3
 800a998:	68a3      	ldr	r3, [r4, #8]
 800a99a:	6922      	ldr	r2, [r4, #16]
 800a99c:	4293      	cmp	r3, r2
 800a99e:	dd01      	ble.n	800a9a4 <_printf_common+0x80>
 800a9a0:	1a9b      	subs	r3, r3, r2
 800a9a2:	18ed      	adds	r5, r5, r3
 800a9a4:	2600      	movs	r6, #0
 800a9a6:	42b5      	cmp	r5, r6
 800a9a8:	d120      	bne.n	800a9ec <_printf_common+0xc8>
 800a9aa:	2000      	movs	r0, #0
 800a9ac:	e010      	b.n	800a9d0 <_printf_common+0xac>
 800a9ae:	3501      	adds	r5, #1
 800a9b0:	68e3      	ldr	r3, [r4, #12]
 800a9b2:	6832      	ldr	r2, [r6, #0]
 800a9b4:	1a9b      	subs	r3, r3, r2
 800a9b6:	42ab      	cmp	r3, r5
 800a9b8:	ddd2      	ble.n	800a960 <_printf_common+0x3c>
 800a9ba:	0022      	movs	r2, r4
 800a9bc:	2301      	movs	r3, #1
 800a9be:	9901      	ldr	r1, [sp, #4]
 800a9c0:	9800      	ldr	r0, [sp, #0]
 800a9c2:	9f08      	ldr	r7, [sp, #32]
 800a9c4:	3219      	adds	r2, #25
 800a9c6:	47b8      	blx	r7
 800a9c8:	3001      	adds	r0, #1
 800a9ca:	d1f0      	bne.n	800a9ae <_printf_common+0x8a>
 800a9cc:	2001      	movs	r0, #1
 800a9ce:	4240      	negs	r0, r0
 800a9d0:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800a9d2:	2030      	movs	r0, #48	@ 0x30
 800a9d4:	18e1      	adds	r1, r4, r3
 800a9d6:	3143      	adds	r1, #67	@ 0x43
 800a9d8:	7008      	strb	r0, [r1, #0]
 800a9da:	0021      	movs	r1, r4
 800a9dc:	1c5a      	adds	r2, r3, #1
 800a9de:	3145      	adds	r1, #69	@ 0x45
 800a9e0:	7809      	ldrb	r1, [r1, #0]
 800a9e2:	18a2      	adds	r2, r4, r2
 800a9e4:	3243      	adds	r2, #67	@ 0x43
 800a9e6:	3302      	adds	r3, #2
 800a9e8:	7011      	strb	r1, [r2, #0]
 800a9ea:	e7c1      	b.n	800a970 <_printf_common+0x4c>
 800a9ec:	0022      	movs	r2, r4
 800a9ee:	2301      	movs	r3, #1
 800a9f0:	9901      	ldr	r1, [sp, #4]
 800a9f2:	9800      	ldr	r0, [sp, #0]
 800a9f4:	9f08      	ldr	r7, [sp, #32]
 800a9f6:	321a      	adds	r2, #26
 800a9f8:	47b8      	blx	r7
 800a9fa:	3001      	adds	r0, #1
 800a9fc:	d0e6      	beq.n	800a9cc <_printf_common+0xa8>
 800a9fe:	3601      	adds	r6, #1
 800aa00:	e7d1      	b.n	800a9a6 <_printf_common+0x82>
	...

0800aa04 <_printf_i>:
 800aa04:	b5f0      	push	{r4, r5, r6, r7, lr}
 800aa06:	b08b      	sub	sp, #44	@ 0x2c
 800aa08:	9206      	str	r2, [sp, #24]
 800aa0a:	000a      	movs	r2, r1
 800aa0c:	3243      	adds	r2, #67	@ 0x43
 800aa0e:	9307      	str	r3, [sp, #28]
 800aa10:	9005      	str	r0, [sp, #20]
 800aa12:	9203      	str	r2, [sp, #12]
 800aa14:	7e0a      	ldrb	r2, [r1, #24]
 800aa16:	000c      	movs	r4, r1
 800aa18:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800aa1a:	2a78      	cmp	r2, #120	@ 0x78
 800aa1c:	d809      	bhi.n	800aa32 <_printf_i+0x2e>
 800aa1e:	2a62      	cmp	r2, #98	@ 0x62
 800aa20:	d80b      	bhi.n	800aa3a <_printf_i+0x36>
 800aa22:	2a00      	cmp	r2, #0
 800aa24:	d100      	bne.n	800aa28 <_printf_i+0x24>
 800aa26:	e0bc      	b.n	800aba2 <_printf_i+0x19e>
 800aa28:	497b      	ldr	r1, [pc, #492]	@ (800ac18 <_printf_i+0x214>)
 800aa2a:	9104      	str	r1, [sp, #16]
 800aa2c:	2a58      	cmp	r2, #88	@ 0x58
 800aa2e:	d100      	bne.n	800aa32 <_printf_i+0x2e>
 800aa30:	e090      	b.n	800ab54 <_printf_i+0x150>
 800aa32:	0025      	movs	r5, r4
 800aa34:	3542      	adds	r5, #66	@ 0x42
 800aa36:	702a      	strb	r2, [r5, #0]
 800aa38:	e022      	b.n	800aa80 <_printf_i+0x7c>
 800aa3a:	0010      	movs	r0, r2
 800aa3c:	3863      	subs	r0, #99	@ 0x63
 800aa3e:	2815      	cmp	r0, #21
 800aa40:	d8f7      	bhi.n	800aa32 <_printf_i+0x2e>
 800aa42:	f7f5 fb7d 	bl	8000140 <__gnu_thumb1_case_shi>
 800aa46:	0016      	.short	0x0016
 800aa48:	fff6001f 	.word	0xfff6001f
 800aa4c:	fff6fff6 	.word	0xfff6fff6
 800aa50:	001ffff6 	.word	0x001ffff6
 800aa54:	fff6fff6 	.word	0xfff6fff6
 800aa58:	fff6fff6 	.word	0xfff6fff6
 800aa5c:	003600a1 	.word	0x003600a1
 800aa60:	fff60080 	.word	0xfff60080
 800aa64:	00b2fff6 	.word	0x00b2fff6
 800aa68:	0036fff6 	.word	0x0036fff6
 800aa6c:	fff6fff6 	.word	0xfff6fff6
 800aa70:	0084      	.short	0x0084
 800aa72:	0025      	movs	r5, r4
 800aa74:	681a      	ldr	r2, [r3, #0]
 800aa76:	3542      	adds	r5, #66	@ 0x42
 800aa78:	1d11      	adds	r1, r2, #4
 800aa7a:	6019      	str	r1, [r3, #0]
 800aa7c:	6813      	ldr	r3, [r2, #0]
 800aa7e:	702b      	strb	r3, [r5, #0]
 800aa80:	2301      	movs	r3, #1
 800aa82:	e0a0      	b.n	800abc6 <_printf_i+0x1c2>
 800aa84:	6818      	ldr	r0, [r3, #0]
 800aa86:	6809      	ldr	r1, [r1, #0]
 800aa88:	1d02      	adds	r2, r0, #4
 800aa8a:	060d      	lsls	r5, r1, #24
 800aa8c:	d50b      	bpl.n	800aaa6 <_printf_i+0xa2>
 800aa8e:	6806      	ldr	r6, [r0, #0]
 800aa90:	601a      	str	r2, [r3, #0]
 800aa92:	2e00      	cmp	r6, #0
 800aa94:	da03      	bge.n	800aa9e <_printf_i+0x9a>
 800aa96:	232d      	movs	r3, #45	@ 0x2d
 800aa98:	9a03      	ldr	r2, [sp, #12]
 800aa9a:	4276      	negs	r6, r6
 800aa9c:	7013      	strb	r3, [r2, #0]
 800aa9e:	4b5e      	ldr	r3, [pc, #376]	@ (800ac18 <_printf_i+0x214>)
 800aaa0:	270a      	movs	r7, #10
 800aaa2:	9304      	str	r3, [sp, #16]
 800aaa4:	e018      	b.n	800aad8 <_printf_i+0xd4>
 800aaa6:	6806      	ldr	r6, [r0, #0]
 800aaa8:	601a      	str	r2, [r3, #0]
 800aaaa:	0649      	lsls	r1, r1, #25
 800aaac:	d5f1      	bpl.n	800aa92 <_printf_i+0x8e>
 800aaae:	b236      	sxth	r6, r6
 800aab0:	e7ef      	b.n	800aa92 <_printf_i+0x8e>
 800aab2:	6808      	ldr	r0, [r1, #0]
 800aab4:	6819      	ldr	r1, [r3, #0]
 800aab6:	c940      	ldmia	r1!, {r6}
 800aab8:	0605      	lsls	r5, r0, #24
 800aaba:	d402      	bmi.n	800aac2 <_printf_i+0xbe>
 800aabc:	0640      	lsls	r0, r0, #25
 800aabe:	d500      	bpl.n	800aac2 <_printf_i+0xbe>
 800aac0:	b2b6      	uxth	r6, r6
 800aac2:	6019      	str	r1, [r3, #0]
 800aac4:	4b54      	ldr	r3, [pc, #336]	@ (800ac18 <_printf_i+0x214>)
 800aac6:	270a      	movs	r7, #10
 800aac8:	9304      	str	r3, [sp, #16]
 800aaca:	2a6f      	cmp	r2, #111	@ 0x6f
 800aacc:	d100      	bne.n	800aad0 <_printf_i+0xcc>
 800aace:	3f02      	subs	r7, #2
 800aad0:	0023      	movs	r3, r4
 800aad2:	2200      	movs	r2, #0
 800aad4:	3343      	adds	r3, #67	@ 0x43
 800aad6:	701a      	strb	r2, [r3, #0]
 800aad8:	6863      	ldr	r3, [r4, #4]
 800aada:	60a3      	str	r3, [r4, #8]
 800aadc:	2b00      	cmp	r3, #0
 800aade:	db03      	blt.n	800aae8 <_printf_i+0xe4>
 800aae0:	2104      	movs	r1, #4
 800aae2:	6822      	ldr	r2, [r4, #0]
 800aae4:	438a      	bics	r2, r1
 800aae6:	6022      	str	r2, [r4, #0]
 800aae8:	2e00      	cmp	r6, #0
 800aaea:	d102      	bne.n	800aaf2 <_printf_i+0xee>
 800aaec:	9d03      	ldr	r5, [sp, #12]
 800aaee:	2b00      	cmp	r3, #0
 800aaf0:	d00c      	beq.n	800ab0c <_printf_i+0x108>
 800aaf2:	9d03      	ldr	r5, [sp, #12]
 800aaf4:	0030      	movs	r0, r6
 800aaf6:	0039      	movs	r1, r7
 800aaf8:	f7f5 fbb2 	bl	8000260 <__aeabi_uidivmod>
 800aafc:	9b04      	ldr	r3, [sp, #16]
 800aafe:	3d01      	subs	r5, #1
 800ab00:	5c5b      	ldrb	r3, [r3, r1]
 800ab02:	702b      	strb	r3, [r5, #0]
 800ab04:	0033      	movs	r3, r6
 800ab06:	0006      	movs	r6, r0
 800ab08:	429f      	cmp	r7, r3
 800ab0a:	d9f3      	bls.n	800aaf4 <_printf_i+0xf0>
 800ab0c:	2f08      	cmp	r7, #8
 800ab0e:	d109      	bne.n	800ab24 <_printf_i+0x120>
 800ab10:	6823      	ldr	r3, [r4, #0]
 800ab12:	07db      	lsls	r3, r3, #31
 800ab14:	d506      	bpl.n	800ab24 <_printf_i+0x120>
 800ab16:	6862      	ldr	r2, [r4, #4]
 800ab18:	6923      	ldr	r3, [r4, #16]
 800ab1a:	429a      	cmp	r2, r3
 800ab1c:	dc02      	bgt.n	800ab24 <_printf_i+0x120>
 800ab1e:	2330      	movs	r3, #48	@ 0x30
 800ab20:	3d01      	subs	r5, #1
 800ab22:	702b      	strb	r3, [r5, #0]
 800ab24:	9b03      	ldr	r3, [sp, #12]
 800ab26:	1b5b      	subs	r3, r3, r5
 800ab28:	6123      	str	r3, [r4, #16]
 800ab2a:	9b07      	ldr	r3, [sp, #28]
 800ab2c:	0021      	movs	r1, r4
 800ab2e:	9300      	str	r3, [sp, #0]
 800ab30:	9805      	ldr	r0, [sp, #20]
 800ab32:	9b06      	ldr	r3, [sp, #24]
 800ab34:	aa09      	add	r2, sp, #36	@ 0x24
 800ab36:	f7ff fef5 	bl	800a924 <_printf_common>
 800ab3a:	3001      	adds	r0, #1
 800ab3c:	d148      	bne.n	800abd0 <_printf_i+0x1cc>
 800ab3e:	2001      	movs	r0, #1
 800ab40:	4240      	negs	r0, r0
 800ab42:	b00b      	add	sp, #44	@ 0x2c
 800ab44:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ab46:	2220      	movs	r2, #32
 800ab48:	6809      	ldr	r1, [r1, #0]
 800ab4a:	430a      	orrs	r2, r1
 800ab4c:	6022      	str	r2, [r4, #0]
 800ab4e:	2278      	movs	r2, #120	@ 0x78
 800ab50:	4932      	ldr	r1, [pc, #200]	@ (800ac1c <_printf_i+0x218>)
 800ab52:	9104      	str	r1, [sp, #16]
 800ab54:	0021      	movs	r1, r4
 800ab56:	3145      	adds	r1, #69	@ 0x45
 800ab58:	700a      	strb	r2, [r1, #0]
 800ab5a:	6819      	ldr	r1, [r3, #0]
 800ab5c:	6822      	ldr	r2, [r4, #0]
 800ab5e:	c940      	ldmia	r1!, {r6}
 800ab60:	0610      	lsls	r0, r2, #24
 800ab62:	d402      	bmi.n	800ab6a <_printf_i+0x166>
 800ab64:	0650      	lsls	r0, r2, #25
 800ab66:	d500      	bpl.n	800ab6a <_printf_i+0x166>
 800ab68:	b2b6      	uxth	r6, r6
 800ab6a:	6019      	str	r1, [r3, #0]
 800ab6c:	07d3      	lsls	r3, r2, #31
 800ab6e:	d502      	bpl.n	800ab76 <_printf_i+0x172>
 800ab70:	2320      	movs	r3, #32
 800ab72:	4313      	orrs	r3, r2
 800ab74:	6023      	str	r3, [r4, #0]
 800ab76:	2e00      	cmp	r6, #0
 800ab78:	d001      	beq.n	800ab7e <_printf_i+0x17a>
 800ab7a:	2710      	movs	r7, #16
 800ab7c:	e7a8      	b.n	800aad0 <_printf_i+0xcc>
 800ab7e:	2220      	movs	r2, #32
 800ab80:	6823      	ldr	r3, [r4, #0]
 800ab82:	4393      	bics	r3, r2
 800ab84:	6023      	str	r3, [r4, #0]
 800ab86:	e7f8      	b.n	800ab7a <_printf_i+0x176>
 800ab88:	681a      	ldr	r2, [r3, #0]
 800ab8a:	680d      	ldr	r5, [r1, #0]
 800ab8c:	1d10      	adds	r0, r2, #4
 800ab8e:	6949      	ldr	r1, [r1, #20]
 800ab90:	6018      	str	r0, [r3, #0]
 800ab92:	6813      	ldr	r3, [r2, #0]
 800ab94:	062e      	lsls	r6, r5, #24
 800ab96:	d501      	bpl.n	800ab9c <_printf_i+0x198>
 800ab98:	6019      	str	r1, [r3, #0]
 800ab9a:	e002      	b.n	800aba2 <_printf_i+0x19e>
 800ab9c:	066d      	lsls	r5, r5, #25
 800ab9e:	d5fb      	bpl.n	800ab98 <_printf_i+0x194>
 800aba0:	8019      	strh	r1, [r3, #0]
 800aba2:	2300      	movs	r3, #0
 800aba4:	9d03      	ldr	r5, [sp, #12]
 800aba6:	6123      	str	r3, [r4, #16]
 800aba8:	e7bf      	b.n	800ab2a <_printf_i+0x126>
 800abaa:	681a      	ldr	r2, [r3, #0]
 800abac:	1d11      	adds	r1, r2, #4
 800abae:	6019      	str	r1, [r3, #0]
 800abb0:	6815      	ldr	r5, [r2, #0]
 800abb2:	2100      	movs	r1, #0
 800abb4:	0028      	movs	r0, r5
 800abb6:	6862      	ldr	r2, [r4, #4]
 800abb8:	f000 fd6b 	bl	800b692 <memchr>
 800abbc:	2800      	cmp	r0, #0
 800abbe:	d001      	beq.n	800abc4 <_printf_i+0x1c0>
 800abc0:	1b40      	subs	r0, r0, r5
 800abc2:	6060      	str	r0, [r4, #4]
 800abc4:	6863      	ldr	r3, [r4, #4]
 800abc6:	6123      	str	r3, [r4, #16]
 800abc8:	2300      	movs	r3, #0
 800abca:	9a03      	ldr	r2, [sp, #12]
 800abcc:	7013      	strb	r3, [r2, #0]
 800abce:	e7ac      	b.n	800ab2a <_printf_i+0x126>
 800abd0:	002a      	movs	r2, r5
 800abd2:	6923      	ldr	r3, [r4, #16]
 800abd4:	9906      	ldr	r1, [sp, #24]
 800abd6:	9805      	ldr	r0, [sp, #20]
 800abd8:	9d07      	ldr	r5, [sp, #28]
 800abda:	47a8      	blx	r5
 800abdc:	3001      	adds	r0, #1
 800abde:	d0ae      	beq.n	800ab3e <_printf_i+0x13a>
 800abe0:	6823      	ldr	r3, [r4, #0]
 800abe2:	079b      	lsls	r3, r3, #30
 800abe4:	d415      	bmi.n	800ac12 <_printf_i+0x20e>
 800abe6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800abe8:	68e0      	ldr	r0, [r4, #12]
 800abea:	4298      	cmp	r0, r3
 800abec:	daa9      	bge.n	800ab42 <_printf_i+0x13e>
 800abee:	0018      	movs	r0, r3
 800abf0:	e7a7      	b.n	800ab42 <_printf_i+0x13e>
 800abf2:	0022      	movs	r2, r4
 800abf4:	2301      	movs	r3, #1
 800abf6:	9906      	ldr	r1, [sp, #24]
 800abf8:	9805      	ldr	r0, [sp, #20]
 800abfa:	9e07      	ldr	r6, [sp, #28]
 800abfc:	3219      	adds	r2, #25
 800abfe:	47b0      	blx	r6
 800ac00:	3001      	adds	r0, #1
 800ac02:	d09c      	beq.n	800ab3e <_printf_i+0x13a>
 800ac04:	3501      	adds	r5, #1
 800ac06:	68e3      	ldr	r3, [r4, #12]
 800ac08:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800ac0a:	1a9b      	subs	r3, r3, r2
 800ac0c:	42ab      	cmp	r3, r5
 800ac0e:	dcf0      	bgt.n	800abf2 <_printf_i+0x1ee>
 800ac10:	e7e9      	b.n	800abe6 <_printf_i+0x1e2>
 800ac12:	2500      	movs	r5, #0
 800ac14:	e7f7      	b.n	800ac06 <_printf_i+0x202>
 800ac16:	46c0      	nop			@ (mov r8, r8)
 800ac18:	0800eb70 	.word	0x0800eb70
 800ac1c:	0800eb81 	.word	0x0800eb81

0800ac20 <_scanf_float>:
 800ac20:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ac22:	b08b      	sub	sp, #44	@ 0x2c
 800ac24:	0016      	movs	r6, r2
 800ac26:	9003      	str	r0, [sp, #12]
 800ac28:	22ae      	movs	r2, #174	@ 0xae
 800ac2a:	2000      	movs	r0, #0
 800ac2c:	9307      	str	r3, [sp, #28]
 800ac2e:	688b      	ldr	r3, [r1, #8]
 800ac30:	000c      	movs	r4, r1
 800ac32:	1e59      	subs	r1, r3, #1
 800ac34:	0052      	lsls	r2, r2, #1
 800ac36:	9006      	str	r0, [sp, #24]
 800ac38:	4291      	cmp	r1, r2
 800ac3a:	d905      	bls.n	800ac48 <_scanf_float+0x28>
 800ac3c:	3b5e      	subs	r3, #94	@ 0x5e
 800ac3e:	3bff      	subs	r3, #255	@ 0xff
 800ac40:	9306      	str	r3, [sp, #24]
 800ac42:	235e      	movs	r3, #94	@ 0x5e
 800ac44:	33ff      	adds	r3, #255	@ 0xff
 800ac46:	60a3      	str	r3, [r4, #8]
 800ac48:	23f0      	movs	r3, #240	@ 0xf0
 800ac4a:	6822      	ldr	r2, [r4, #0]
 800ac4c:	00db      	lsls	r3, r3, #3
 800ac4e:	4313      	orrs	r3, r2
 800ac50:	6023      	str	r3, [r4, #0]
 800ac52:	0023      	movs	r3, r4
 800ac54:	2500      	movs	r5, #0
 800ac56:	331c      	adds	r3, #28
 800ac58:	001f      	movs	r7, r3
 800ac5a:	9304      	str	r3, [sp, #16]
 800ac5c:	9502      	str	r5, [sp, #8]
 800ac5e:	9509      	str	r5, [sp, #36]	@ 0x24
 800ac60:	9508      	str	r5, [sp, #32]
 800ac62:	9501      	str	r5, [sp, #4]
 800ac64:	9505      	str	r5, [sp, #20]
 800ac66:	68a2      	ldr	r2, [r4, #8]
 800ac68:	2a00      	cmp	r2, #0
 800ac6a:	d00a      	beq.n	800ac82 <_scanf_float+0x62>
 800ac6c:	6833      	ldr	r3, [r6, #0]
 800ac6e:	781b      	ldrb	r3, [r3, #0]
 800ac70:	2b4e      	cmp	r3, #78	@ 0x4e
 800ac72:	d844      	bhi.n	800acfe <_scanf_float+0xde>
 800ac74:	0018      	movs	r0, r3
 800ac76:	2b40      	cmp	r3, #64	@ 0x40
 800ac78:	d82c      	bhi.n	800acd4 <_scanf_float+0xb4>
 800ac7a:	382b      	subs	r0, #43	@ 0x2b
 800ac7c:	b2c1      	uxtb	r1, r0
 800ac7e:	290e      	cmp	r1, #14
 800ac80:	d92a      	bls.n	800acd8 <_scanf_float+0xb8>
 800ac82:	9b01      	ldr	r3, [sp, #4]
 800ac84:	2b00      	cmp	r3, #0
 800ac86:	d003      	beq.n	800ac90 <_scanf_float+0x70>
 800ac88:	6823      	ldr	r3, [r4, #0]
 800ac8a:	4aa6      	ldr	r2, [pc, #664]	@ (800af24 <_scanf_float+0x304>)
 800ac8c:	4013      	ands	r3, r2
 800ac8e:	6023      	str	r3, [r4, #0]
 800ac90:	9b02      	ldr	r3, [sp, #8]
 800ac92:	3b01      	subs	r3, #1
 800ac94:	2b01      	cmp	r3, #1
 800ac96:	d900      	bls.n	800ac9a <_scanf_float+0x7a>
 800ac98:	e0fe      	b.n	800ae98 <_scanf_float+0x278>
 800ac9a:	25be      	movs	r5, #190	@ 0xbe
 800ac9c:	006d      	lsls	r5, r5, #1
 800ac9e:	9b04      	ldr	r3, [sp, #16]
 800aca0:	429f      	cmp	r7, r3
 800aca2:	d900      	bls.n	800aca6 <_scanf_float+0x86>
 800aca4:	e0ee      	b.n	800ae84 <_scanf_float+0x264>
 800aca6:	2001      	movs	r0, #1
 800aca8:	b00b      	add	sp, #44	@ 0x2c
 800acaa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800acac:	0018      	movs	r0, r3
 800acae:	3861      	subs	r0, #97	@ 0x61
 800acb0:	280d      	cmp	r0, #13
 800acb2:	d8e6      	bhi.n	800ac82 <_scanf_float+0x62>
 800acb4:	f7f5 fa44 	bl	8000140 <__gnu_thumb1_case_shi>
 800acb8:	ffe50089 	.word	0xffe50089
 800acbc:	ffe5ffe5 	.word	0xffe5ffe5
 800acc0:	00a700bb 	.word	0x00a700bb
 800acc4:	ffe5ffe5 	.word	0xffe5ffe5
 800acc8:	ffe5008f 	.word	0xffe5008f
 800accc:	ffe5ffe5 	.word	0xffe5ffe5
 800acd0:	006bffe5 	.word	0x006bffe5
 800acd4:	3841      	subs	r0, #65	@ 0x41
 800acd6:	e7eb      	b.n	800acb0 <_scanf_float+0x90>
 800acd8:	280e      	cmp	r0, #14
 800acda:	d8d2      	bhi.n	800ac82 <_scanf_float+0x62>
 800acdc:	f7f5 fa30 	bl	8000140 <__gnu_thumb1_case_shi>
 800ace0:	ffd1004f 	.word	0xffd1004f
 800ace4:	009d004f 	.word	0x009d004f
 800ace8:	0021ffd1 	.word	0x0021ffd1
 800acec:	00410041 	.word	0x00410041
 800acf0:	00410041 	.word	0x00410041
 800acf4:	00410041 	.word	0x00410041
 800acf8:	00410041 	.word	0x00410041
 800acfc:	0041      	.short	0x0041
 800acfe:	2b6e      	cmp	r3, #110	@ 0x6e
 800ad00:	d80a      	bhi.n	800ad18 <_scanf_float+0xf8>
 800ad02:	2b60      	cmp	r3, #96	@ 0x60
 800ad04:	d8d2      	bhi.n	800acac <_scanf_float+0x8c>
 800ad06:	2b54      	cmp	r3, #84	@ 0x54
 800ad08:	d100      	bne.n	800ad0c <_scanf_float+0xec>
 800ad0a:	e081      	b.n	800ae10 <_scanf_float+0x1f0>
 800ad0c:	2b59      	cmp	r3, #89	@ 0x59
 800ad0e:	d1b8      	bne.n	800ac82 <_scanf_float+0x62>
 800ad10:	2d07      	cmp	r5, #7
 800ad12:	d1b6      	bne.n	800ac82 <_scanf_float+0x62>
 800ad14:	2508      	movs	r5, #8
 800ad16:	e02f      	b.n	800ad78 <_scanf_float+0x158>
 800ad18:	2b74      	cmp	r3, #116	@ 0x74
 800ad1a:	d079      	beq.n	800ae10 <_scanf_float+0x1f0>
 800ad1c:	2b79      	cmp	r3, #121	@ 0x79
 800ad1e:	d0f7      	beq.n	800ad10 <_scanf_float+0xf0>
 800ad20:	e7af      	b.n	800ac82 <_scanf_float+0x62>
 800ad22:	6821      	ldr	r1, [r4, #0]
 800ad24:	05c8      	lsls	r0, r1, #23
 800ad26:	d51c      	bpl.n	800ad62 <_scanf_float+0x142>
 800ad28:	2380      	movs	r3, #128	@ 0x80
 800ad2a:	4399      	bics	r1, r3
 800ad2c:	9b01      	ldr	r3, [sp, #4]
 800ad2e:	6021      	str	r1, [r4, #0]
 800ad30:	3301      	adds	r3, #1
 800ad32:	9301      	str	r3, [sp, #4]
 800ad34:	9b06      	ldr	r3, [sp, #24]
 800ad36:	2b00      	cmp	r3, #0
 800ad38:	d003      	beq.n	800ad42 <_scanf_float+0x122>
 800ad3a:	3b01      	subs	r3, #1
 800ad3c:	3201      	adds	r2, #1
 800ad3e:	9306      	str	r3, [sp, #24]
 800ad40:	60a2      	str	r2, [r4, #8]
 800ad42:	68a3      	ldr	r3, [r4, #8]
 800ad44:	3b01      	subs	r3, #1
 800ad46:	60a3      	str	r3, [r4, #8]
 800ad48:	6923      	ldr	r3, [r4, #16]
 800ad4a:	3301      	adds	r3, #1
 800ad4c:	6123      	str	r3, [r4, #16]
 800ad4e:	6873      	ldr	r3, [r6, #4]
 800ad50:	3b01      	subs	r3, #1
 800ad52:	6073      	str	r3, [r6, #4]
 800ad54:	2b00      	cmp	r3, #0
 800ad56:	dc00      	bgt.n	800ad5a <_scanf_float+0x13a>
 800ad58:	e08a      	b.n	800ae70 <_scanf_float+0x250>
 800ad5a:	6833      	ldr	r3, [r6, #0]
 800ad5c:	3301      	adds	r3, #1
 800ad5e:	6033      	str	r3, [r6, #0]
 800ad60:	e781      	b.n	800ac66 <_scanf_float+0x46>
 800ad62:	9a02      	ldr	r2, [sp, #8]
 800ad64:	1951      	adds	r1, r2, r5
 800ad66:	2900      	cmp	r1, #0
 800ad68:	d000      	beq.n	800ad6c <_scanf_float+0x14c>
 800ad6a:	e78a      	b.n	800ac82 <_scanf_float+0x62>
 800ad6c:	000d      	movs	r5, r1
 800ad6e:	6822      	ldr	r2, [r4, #0]
 800ad70:	486d      	ldr	r0, [pc, #436]	@ (800af28 <_scanf_float+0x308>)
 800ad72:	9102      	str	r1, [sp, #8]
 800ad74:	4002      	ands	r2, r0
 800ad76:	6022      	str	r2, [r4, #0]
 800ad78:	703b      	strb	r3, [r7, #0]
 800ad7a:	3701      	adds	r7, #1
 800ad7c:	e7e1      	b.n	800ad42 <_scanf_float+0x122>
 800ad7e:	2180      	movs	r1, #128	@ 0x80
 800ad80:	6822      	ldr	r2, [r4, #0]
 800ad82:	420a      	tst	r2, r1
 800ad84:	d100      	bne.n	800ad88 <_scanf_float+0x168>
 800ad86:	e77c      	b.n	800ac82 <_scanf_float+0x62>
 800ad88:	438a      	bics	r2, r1
 800ad8a:	6022      	str	r2, [r4, #0]
 800ad8c:	e7f4      	b.n	800ad78 <_scanf_float+0x158>
 800ad8e:	9a02      	ldr	r2, [sp, #8]
 800ad90:	2a00      	cmp	r2, #0
 800ad92:	d10f      	bne.n	800adb4 <_scanf_float+0x194>
 800ad94:	9a01      	ldr	r2, [sp, #4]
 800ad96:	2a00      	cmp	r2, #0
 800ad98:	d10f      	bne.n	800adba <_scanf_float+0x19a>
 800ad9a:	6822      	ldr	r2, [r4, #0]
 800ad9c:	21e0      	movs	r1, #224	@ 0xe0
 800ad9e:	0010      	movs	r0, r2
 800ada0:	00c9      	lsls	r1, r1, #3
 800ada2:	4008      	ands	r0, r1
 800ada4:	4288      	cmp	r0, r1
 800ada6:	d108      	bne.n	800adba <_scanf_float+0x19a>
 800ada8:	4960      	ldr	r1, [pc, #384]	@ (800af2c <_scanf_float+0x30c>)
 800adaa:	400a      	ands	r2, r1
 800adac:	6022      	str	r2, [r4, #0]
 800adae:	2201      	movs	r2, #1
 800adb0:	9202      	str	r2, [sp, #8]
 800adb2:	e7e1      	b.n	800ad78 <_scanf_float+0x158>
 800adb4:	9a02      	ldr	r2, [sp, #8]
 800adb6:	2a02      	cmp	r2, #2
 800adb8:	d058      	beq.n	800ae6c <_scanf_float+0x24c>
 800adba:	2d01      	cmp	r5, #1
 800adbc:	d002      	beq.n	800adc4 <_scanf_float+0x1a4>
 800adbe:	2d04      	cmp	r5, #4
 800adc0:	d000      	beq.n	800adc4 <_scanf_float+0x1a4>
 800adc2:	e75e      	b.n	800ac82 <_scanf_float+0x62>
 800adc4:	3501      	adds	r5, #1
 800adc6:	b2ed      	uxtb	r5, r5
 800adc8:	e7d6      	b.n	800ad78 <_scanf_float+0x158>
 800adca:	9a02      	ldr	r2, [sp, #8]
 800adcc:	2a01      	cmp	r2, #1
 800adce:	d000      	beq.n	800add2 <_scanf_float+0x1b2>
 800add0:	e757      	b.n	800ac82 <_scanf_float+0x62>
 800add2:	2202      	movs	r2, #2
 800add4:	e7ec      	b.n	800adb0 <_scanf_float+0x190>
 800add6:	2d00      	cmp	r5, #0
 800add8:	d110      	bne.n	800adfc <_scanf_float+0x1dc>
 800adda:	9a01      	ldr	r2, [sp, #4]
 800addc:	2a00      	cmp	r2, #0
 800adde:	d000      	beq.n	800ade2 <_scanf_float+0x1c2>
 800ade0:	e752      	b.n	800ac88 <_scanf_float+0x68>
 800ade2:	6822      	ldr	r2, [r4, #0]
 800ade4:	21e0      	movs	r1, #224	@ 0xe0
 800ade6:	0010      	movs	r0, r2
 800ade8:	00c9      	lsls	r1, r1, #3
 800adea:	4008      	ands	r0, r1
 800adec:	4288      	cmp	r0, r1
 800adee:	d000      	beq.n	800adf2 <_scanf_float+0x1d2>
 800adf0:	e11d      	b.n	800b02e <_scanf_float+0x40e>
 800adf2:	494e      	ldr	r1, [pc, #312]	@ (800af2c <_scanf_float+0x30c>)
 800adf4:	3501      	adds	r5, #1
 800adf6:	400a      	ands	r2, r1
 800adf8:	6022      	str	r2, [r4, #0]
 800adfa:	e7bd      	b.n	800ad78 <_scanf_float+0x158>
 800adfc:	21fd      	movs	r1, #253	@ 0xfd
 800adfe:	1eea      	subs	r2, r5, #3
 800ae00:	420a      	tst	r2, r1
 800ae02:	d0df      	beq.n	800adc4 <_scanf_float+0x1a4>
 800ae04:	e73d      	b.n	800ac82 <_scanf_float+0x62>
 800ae06:	2d02      	cmp	r5, #2
 800ae08:	d000      	beq.n	800ae0c <_scanf_float+0x1ec>
 800ae0a:	e73a      	b.n	800ac82 <_scanf_float+0x62>
 800ae0c:	2503      	movs	r5, #3
 800ae0e:	e7b3      	b.n	800ad78 <_scanf_float+0x158>
 800ae10:	2d06      	cmp	r5, #6
 800ae12:	d000      	beq.n	800ae16 <_scanf_float+0x1f6>
 800ae14:	e735      	b.n	800ac82 <_scanf_float+0x62>
 800ae16:	2507      	movs	r5, #7
 800ae18:	e7ae      	b.n	800ad78 <_scanf_float+0x158>
 800ae1a:	6822      	ldr	r2, [r4, #0]
 800ae1c:	0591      	lsls	r1, r2, #22
 800ae1e:	d400      	bmi.n	800ae22 <_scanf_float+0x202>
 800ae20:	e72f      	b.n	800ac82 <_scanf_float+0x62>
 800ae22:	4943      	ldr	r1, [pc, #268]	@ (800af30 <_scanf_float+0x310>)
 800ae24:	400a      	ands	r2, r1
 800ae26:	6022      	str	r2, [r4, #0]
 800ae28:	9a01      	ldr	r2, [sp, #4]
 800ae2a:	9205      	str	r2, [sp, #20]
 800ae2c:	e7a4      	b.n	800ad78 <_scanf_float+0x158>
 800ae2e:	21a0      	movs	r1, #160	@ 0xa0
 800ae30:	2080      	movs	r0, #128	@ 0x80
 800ae32:	6822      	ldr	r2, [r4, #0]
 800ae34:	00c9      	lsls	r1, r1, #3
 800ae36:	4011      	ands	r1, r2
 800ae38:	00c0      	lsls	r0, r0, #3
 800ae3a:	4281      	cmp	r1, r0
 800ae3c:	d006      	beq.n	800ae4c <_scanf_float+0x22c>
 800ae3e:	4202      	tst	r2, r0
 800ae40:	d100      	bne.n	800ae44 <_scanf_float+0x224>
 800ae42:	e71e      	b.n	800ac82 <_scanf_float+0x62>
 800ae44:	9901      	ldr	r1, [sp, #4]
 800ae46:	2900      	cmp	r1, #0
 800ae48:	d100      	bne.n	800ae4c <_scanf_float+0x22c>
 800ae4a:	e0f0      	b.n	800b02e <_scanf_float+0x40e>
 800ae4c:	0591      	lsls	r1, r2, #22
 800ae4e:	d404      	bmi.n	800ae5a <_scanf_float+0x23a>
 800ae50:	9901      	ldr	r1, [sp, #4]
 800ae52:	9805      	ldr	r0, [sp, #20]
 800ae54:	9709      	str	r7, [sp, #36]	@ 0x24
 800ae56:	1a09      	subs	r1, r1, r0
 800ae58:	9108      	str	r1, [sp, #32]
 800ae5a:	4934      	ldr	r1, [pc, #208]	@ (800af2c <_scanf_float+0x30c>)
 800ae5c:	400a      	ands	r2, r1
 800ae5e:	21c0      	movs	r1, #192	@ 0xc0
 800ae60:	0049      	lsls	r1, r1, #1
 800ae62:	430a      	orrs	r2, r1
 800ae64:	6022      	str	r2, [r4, #0]
 800ae66:	2200      	movs	r2, #0
 800ae68:	9201      	str	r2, [sp, #4]
 800ae6a:	e785      	b.n	800ad78 <_scanf_float+0x158>
 800ae6c:	2203      	movs	r2, #3
 800ae6e:	e79f      	b.n	800adb0 <_scanf_float+0x190>
 800ae70:	23c0      	movs	r3, #192	@ 0xc0
 800ae72:	005b      	lsls	r3, r3, #1
 800ae74:	0031      	movs	r1, r6
 800ae76:	58e3      	ldr	r3, [r4, r3]
 800ae78:	9803      	ldr	r0, [sp, #12]
 800ae7a:	4798      	blx	r3
 800ae7c:	2800      	cmp	r0, #0
 800ae7e:	d100      	bne.n	800ae82 <_scanf_float+0x262>
 800ae80:	e6f1      	b.n	800ac66 <_scanf_float+0x46>
 800ae82:	e6fe      	b.n	800ac82 <_scanf_float+0x62>
 800ae84:	3f01      	subs	r7, #1
 800ae86:	5963      	ldr	r3, [r4, r5]
 800ae88:	0032      	movs	r2, r6
 800ae8a:	7839      	ldrb	r1, [r7, #0]
 800ae8c:	9803      	ldr	r0, [sp, #12]
 800ae8e:	4798      	blx	r3
 800ae90:	6923      	ldr	r3, [r4, #16]
 800ae92:	3b01      	subs	r3, #1
 800ae94:	6123      	str	r3, [r4, #16]
 800ae96:	e702      	b.n	800ac9e <_scanf_float+0x7e>
 800ae98:	1e6b      	subs	r3, r5, #1
 800ae9a:	2b06      	cmp	r3, #6
 800ae9c:	d80e      	bhi.n	800aebc <_scanf_float+0x29c>
 800ae9e:	9702      	str	r7, [sp, #8]
 800aea0:	2d02      	cmp	r5, #2
 800aea2:	d920      	bls.n	800aee6 <_scanf_float+0x2c6>
 800aea4:	1beb      	subs	r3, r5, r7
 800aea6:	b2db      	uxtb	r3, r3
 800aea8:	9306      	str	r3, [sp, #24]
 800aeaa:	9b02      	ldr	r3, [sp, #8]
 800aeac:	9a06      	ldr	r2, [sp, #24]
 800aeae:	189b      	adds	r3, r3, r2
 800aeb0:	b2db      	uxtb	r3, r3
 800aeb2:	2b03      	cmp	r3, #3
 800aeb4:	d127      	bne.n	800af06 <_scanf_float+0x2e6>
 800aeb6:	3d03      	subs	r5, #3
 800aeb8:	b2ed      	uxtb	r5, r5
 800aeba:	1b7f      	subs	r7, r7, r5
 800aebc:	6823      	ldr	r3, [r4, #0]
 800aebe:	05da      	lsls	r2, r3, #23
 800aec0:	d553      	bpl.n	800af6a <_scanf_float+0x34a>
 800aec2:	055b      	lsls	r3, r3, #21
 800aec4:	d536      	bpl.n	800af34 <_scanf_float+0x314>
 800aec6:	25be      	movs	r5, #190	@ 0xbe
 800aec8:	006d      	lsls	r5, r5, #1
 800aeca:	9b04      	ldr	r3, [sp, #16]
 800aecc:	429f      	cmp	r7, r3
 800aece:	d800      	bhi.n	800aed2 <_scanf_float+0x2b2>
 800aed0:	e6e9      	b.n	800aca6 <_scanf_float+0x86>
 800aed2:	3f01      	subs	r7, #1
 800aed4:	5963      	ldr	r3, [r4, r5]
 800aed6:	0032      	movs	r2, r6
 800aed8:	7839      	ldrb	r1, [r7, #0]
 800aeda:	9803      	ldr	r0, [sp, #12]
 800aedc:	4798      	blx	r3
 800aede:	6923      	ldr	r3, [r4, #16]
 800aee0:	3b01      	subs	r3, #1
 800aee2:	6123      	str	r3, [r4, #16]
 800aee4:	e7f1      	b.n	800aeca <_scanf_float+0x2aa>
 800aee6:	25be      	movs	r5, #190	@ 0xbe
 800aee8:	006d      	lsls	r5, r5, #1
 800aeea:	9b04      	ldr	r3, [sp, #16]
 800aeec:	429f      	cmp	r7, r3
 800aeee:	d800      	bhi.n	800aef2 <_scanf_float+0x2d2>
 800aef0:	e6d9      	b.n	800aca6 <_scanf_float+0x86>
 800aef2:	3f01      	subs	r7, #1
 800aef4:	5963      	ldr	r3, [r4, r5]
 800aef6:	0032      	movs	r2, r6
 800aef8:	7839      	ldrb	r1, [r7, #0]
 800aefa:	9803      	ldr	r0, [sp, #12]
 800aefc:	4798      	blx	r3
 800aefe:	6923      	ldr	r3, [r4, #16]
 800af00:	3b01      	subs	r3, #1
 800af02:	6123      	str	r3, [r4, #16]
 800af04:	e7f1      	b.n	800aeea <_scanf_float+0x2ca>
 800af06:	9b02      	ldr	r3, [sp, #8]
 800af08:	0032      	movs	r2, r6
 800af0a:	3b01      	subs	r3, #1
 800af0c:	7819      	ldrb	r1, [r3, #0]
 800af0e:	9302      	str	r3, [sp, #8]
 800af10:	23be      	movs	r3, #190	@ 0xbe
 800af12:	005b      	lsls	r3, r3, #1
 800af14:	58e3      	ldr	r3, [r4, r3]
 800af16:	9803      	ldr	r0, [sp, #12]
 800af18:	4798      	blx	r3
 800af1a:	6923      	ldr	r3, [r4, #16]
 800af1c:	3b01      	subs	r3, #1
 800af1e:	6123      	str	r3, [r4, #16]
 800af20:	e7c3      	b.n	800aeaa <_scanf_float+0x28a>
 800af22:	46c0      	nop			@ (mov r8, r8)
 800af24:	fffffeff 	.word	0xfffffeff
 800af28:	fffffe7f 	.word	0xfffffe7f
 800af2c:	fffff87f 	.word	0xfffff87f
 800af30:	fffffd7f 	.word	0xfffffd7f
 800af34:	6923      	ldr	r3, [r4, #16]
 800af36:	1e7d      	subs	r5, r7, #1
 800af38:	7829      	ldrb	r1, [r5, #0]
 800af3a:	3b01      	subs	r3, #1
 800af3c:	6123      	str	r3, [r4, #16]
 800af3e:	2965      	cmp	r1, #101	@ 0x65
 800af40:	d00c      	beq.n	800af5c <_scanf_float+0x33c>
 800af42:	2945      	cmp	r1, #69	@ 0x45
 800af44:	d00a      	beq.n	800af5c <_scanf_float+0x33c>
 800af46:	23be      	movs	r3, #190	@ 0xbe
 800af48:	005b      	lsls	r3, r3, #1
 800af4a:	58e3      	ldr	r3, [r4, r3]
 800af4c:	0032      	movs	r2, r6
 800af4e:	9803      	ldr	r0, [sp, #12]
 800af50:	4798      	blx	r3
 800af52:	6923      	ldr	r3, [r4, #16]
 800af54:	1ebd      	subs	r5, r7, #2
 800af56:	3b01      	subs	r3, #1
 800af58:	7829      	ldrb	r1, [r5, #0]
 800af5a:	6123      	str	r3, [r4, #16]
 800af5c:	23be      	movs	r3, #190	@ 0xbe
 800af5e:	005b      	lsls	r3, r3, #1
 800af60:	0032      	movs	r2, r6
 800af62:	58e3      	ldr	r3, [r4, r3]
 800af64:	9803      	ldr	r0, [sp, #12]
 800af66:	4798      	blx	r3
 800af68:	002f      	movs	r7, r5
 800af6a:	6821      	ldr	r1, [r4, #0]
 800af6c:	2310      	movs	r3, #16
 800af6e:	000a      	movs	r2, r1
 800af70:	401a      	ands	r2, r3
 800af72:	4219      	tst	r1, r3
 800af74:	d001      	beq.n	800af7a <_scanf_float+0x35a>
 800af76:	2000      	movs	r0, #0
 800af78:	e696      	b.n	800aca8 <_scanf_float+0x88>
 800af7a:	21c0      	movs	r1, #192	@ 0xc0
 800af7c:	703a      	strb	r2, [r7, #0]
 800af7e:	6823      	ldr	r3, [r4, #0]
 800af80:	00c9      	lsls	r1, r1, #3
 800af82:	400b      	ands	r3, r1
 800af84:	2180      	movs	r1, #128	@ 0x80
 800af86:	00c9      	lsls	r1, r1, #3
 800af88:	428b      	cmp	r3, r1
 800af8a:	d11c      	bne.n	800afc6 <_scanf_float+0x3a6>
 800af8c:	9b05      	ldr	r3, [sp, #20]
 800af8e:	9a01      	ldr	r2, [sp, #4]
 800af90:	9905      	ldr	r1, [sp, #20]
 800af92:	1a9a      	subs	r2, r3, r2
 800af94:	9b01      	ldr	r3, [sp, #4]
 800af96:	428b      	cmp	r3, r1
 800af98:	d121      	bne.n	800afde <_scanf_float+0x3be>
 800af9a:	2200      	movs	r2, #0
 800af9c:	9904      	ldr	r1, [sp, #16]
 800af9e:	9803      	ldr	r0, [sp, #12]
 800afa0:	f7ff f9c6 	bl	800a330 <_strtod_r>
 800afa4:	9b07      	ldr	r3, [sp, #28]
 800afa6:	6822      	ldr	r2, [r4, #0]
 800afa8:	0006      	movs	r6, r0
 800afaa:	000f      	movs	r7, r1
 800afac:	681b      	ldr	r3, [r3, #0]
 800afae:	0791      	lsls	r1, r2, #30
 800afb0:	d522      	bpl.n	800aff8 <_scanf_float+0x3d8>
 800afb2:	9907      	ldr	r1, [sp, #28]
 800afb4:	1d1a      	adds	r2, r3, #4
 800afb6:	600a      	str	r2, [r1, #0]
 800afb8:	681b      	ldr	r3, [r3, #0]
 800afba:	601e      	str	r6, [r3, #0]
 800afbc:	605f      	str	r7, [r3, #4]
 800afbe:	68e3      	ldr	r3, [r4, #12]
 800afc0:	3301      	adds	r3, #1
 800afc2:	60e3      	str	r3, [r4, #12]
 800afc4:	e7d7      	b.n	800af76 <_scanf_float+0x356>
 800afc6:	9b08      	ldr	r3, [sp, #32]
 800afc8:	2b00      	cmp	r3, #0
 800afca:	d0e6      	beq.n	800af9a <_scanf_float+0x37a>
 800afcc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800afce:	9803      	ldr	r0, [sp, #12]
 800afd0:	1c59      	adds	r1, r3, #1
 800afd2:	230a      	movs	r3, #10
 800afd4:	f002 fbc4 	bl	800d760 <_strtol_r>
 800afd8:	9b08      	ldr	r3, [sp, #32]
 800afda:	9f09      	ldr	r7, [sp, #36]	@ 0x24
 800afdc:	1ac2      	subs	r2, r0, r3
 800afde:	0023      	movs	r3, r4
 800afe0:	3370      	adds	r3, #112	@ 0x70
 800afe2:	33ff      	adds	r3, #255	@ 0xff
 800afe4:	429f      	cmp	r7, r3
 800afe6:	d302      	bcc.n	800afee <_scanf_float+0x3ce>
 800afe8:	0027      	movs	r7, r4
 800afea:	376f      	adds	r7, #111	@ 0x6f
 800afec:	37ff      	adds	r7, #255	@ 0xff
 800afee:	0038      	movs	r0, r7
 800aff0:	4910      	ldr	r1, [pc, #64]	@ (800b034 <_scanf_float+0x414>)
 800aff2:	f000 f947 	bl	800b284 <siprintf>
 800aff6:	e7d0      	b.n	800af9a <_scanf_float+0x37a>
 800aff8:	1d19      	adds	r1, r3, #4
 800affa:	0752      	lsls	r2, r2, #29
 800affc:	d502      	bpl.n	800b004 <_scanf_float+0x3e4>
 800affe:	9a07      	ldr	r2, [sp, #28]
 800b000:	6011      	str	r1, [r2, #0]
 800b002:	e7d9      	b.n	800afb8 <_scanf_float+0x398>
 800b004:	9a07      	ldr	r2, [sp, #28]
 800b006:	0030      	movs	r0, r6
 800b008:	6011      	str	r1, [r2, #0]
 800b00a:	681d      	ldr	r5, [r3, #0]
 800b00c:	0032      	movs	r2, r6
 800b00e:	003b      	movs	r3, r7
 800b010:	0039      	movs	r1, r7
 800b012:	f7f7 fc01 	bl	8002818 <__aeabi_dcmpun>
 800b016:	2800      	cmp	r0, #0
 800b018:	d004      	beq.n	800b024 <_scanf_float+0x404>
 800b01a:	4807      	ldr	r0, [pc, #28]	@ (800b038 <_scanf_float+0x418>)
 800b01c:	f000 fb54 	bl	800b6c8 <nanf>
 800b020:	6028      	str	r0, [r5, #0]
 800b022:	e7cc      	b.n	800afbe <_scanf_float+0x39e>
 800b024:	0030      	movs	r0, r6
 800b026:	0039      	movs	r1, r7
 800b028:	f7f7 fcee 	bl	8002a08 <__aeabi_d2f>
 800b02c:	e7f8      	b.n	800b020 <_scanf_float+0x400>
 800b02e:	2300      	movs	r3, #0
 800b030:	9301      	str	r3, [sp, #4]
 800b032:	e62d      	b.n	800ac90 <_scanf_float+0x70>
 800b034:	0800eb92 	.word	0x0800eb92
 800b038:	0800ef50 	.word	0x0800ef50

0800b03c <std>:
 800b03c:	2300      	movs	r3, #0
 800b03e:	b510      	push	{r4, lr}
 800b040:	0004      	movs	r4, r0
 800b042:	6003      	str	r3, [r0, #0]
 800b044:	6043      	str	r3, [r0, #4]
 800b046:	6083      	str	r3, [r0, #8]
 800b048:	8181      	strh	r1, [r0, #12]
 800b04a:	6643      	str	r3, [r0, #100]	@ 0x64
 800b04c:	81c2      	strh	r2, [r0, #14]
 800b04e:	6103      	str	r3, [r0, #16]
 800b050:	6143      	str	r3, [r0, #20]
 800b052:	6183      	str	r3, [r0, #24]
 800b054:	0019      	movs	r1, r3
 800b056:	2208      	movs	r2, #8
 800b058:	305c      	adds	r0, #92	@ 0x5c
 800b05a:	f000 fa81 	bl	800b560 <memset>
 800b05e:	4b0b      	ldr	r3, [pc, #44]	@ (800b08c <std+0x50>)
 800b060:	6224      	str	r4, [r4, #32]
 800b062:	6263      	str	r3, [r4, #36]	@ 0x24
 800b064:	4b0a      	ldr	r3, [pc, #40]	@ (800b090 <std+0x54>)
 800b066:	62a3      	str	r3, [r4, #40]	@ 0x28
 800b068:	4b0a      	ldr	r3, [pc, #40]	@ (800b094 <std+0x58>)
 800b06a:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800b06c:	4b0a      	ldr	r3, [pc, #40]	@ (800b098 <std+0x5c>)
 800b06e:	6323      	str	r3, [r4, #48]	@ 0x30
 800b070:	4b0a      	ldr	r3, [pc, #40]	@ (800b09c <std+0x60>)
 800b072:	429c      	cmp	r4, r3
 800b074:	d005      	beq.n	800b082 <std+0x46>
 800b076:	4b0a      	ldr	r3, [pc, #40]	@ (800b0a0 <std+0x64>)
 800b078:	429c      	cmp	r4, r3
 800b07a:	d002      	beq.n	800b082 <std+0x46>
 800b07c:	4b09      	ldr	r3, [pc, #36]	@ (800b0a4 <std+0x68>)
 800b07e:	429c      	cmp	r4, r3
 800b080:	d103      	bne.n	800b08a <std+0x4e>
 800b082:	0020      	movs	r0, r4
 800b084:	3058      	adds	r0, #88	@ 0x58
 800b086:	f000 fb01 	bl	800b68c <__retarget_lock_init_recursive>
 800b08a:	bd10      	pop	{r4, pc}
 800b08c:	0800b315 	.word	0x0800b315
 800b090:	0800b341 	.word	0x0800b341
 800b094:	0800b379 	.word	0x0800b379
 800b098:	0800b3a5 	.word	0x0800b3a5
 800b09c:	200007a0 	.word	0x200007a0
 800b0a0:	20000808 	.word	0x20000808
 800b0a4:	20000870 	.word	0x20000870

0800b0a8 <stdio_exit_handler>:
 800b0a8:	b510      	push	{r4, lr}
 800b0aa:	4a03      	ldr	r2, [pc, #12]	@ (800b0b8 <stdio_exit_handler+0x10>)
 800b0ac:	4903      	ldr	r1, [pc, #12]	@ (800b0bc <stdio_exit_handler+0x14>)
 800b0ae:	4804      	ldr	r0, [pc, #16]	@ (800b0c0 <stdio_exit_handler+0x18>)
 800b0b0:	f000 f86c 	bl	800b18c <_fwalk_sglue>
 800b0b4:	bd10      	pop	{r4, pc}
 800b0b6:	46c0      	nop			@ (mov r8, r8)
 800b0b8:	2000003c 	.word	0x2000003c
 800b0bc:	0800e411 	.word	0x0800e411
 800b0c0:	200001b8 	.word	0x200001b8

0800b0c4 <cleanup_stdio>:
 800b0c4:	6841      	ldr	r1, [r0, #4]
 800b0c6:	4b0b      	ldr	r3, [pc, #44]	@ (800b0f4 <cleanup_stdio+0x30>)
 800b0c8:	b510      	push	{r4, lr}
 800b0ca:	0004      	movs	r4, r0
 800b0cc:	4299      	cmp	r1, r3
 800b0ce:	d001      	beq.n	800b0d4 <cleanup_stdio+0x10>
 800b0d0:	f003 f99e 	bl	800e410 <_fflush_r>
 800b0d4:	68a1      	ldr	r1, [r4, #8]
 800b0d6:	4b08      	ldr	r3, [pc, #32]	@ (800b0f8 <cleanup_stdio+0x34>)
 800b0d8:	4299      	cmp	r1, r3
 800b0da:	d002      	beq.n	800b0e2 <cleanup_stdio+0x1e>
 800b0dc:	0020      	movs	r0, r4
 800b0de:	f003 f997 	bl	800e410 <_fflush_r>
 800b0e2:	68e1      	ldr	r1, [r4, #12]
 800b0e4:	4b05      	ldr	r3, [pc, #20]	@ (800b0fc <cleanup_stdio+0x38>)
 800b0e6:	4299      	cmp	r1, r3
 800b0e8:	d002      	beq.n	800b0f0 <cleanup_stdio+0x2c>
 800b0ea:	0020      	movs	r0, r4
 800b0ec:	f003 f990 	bl	800e410 <_fflush_r>
 800b0f0:	bd10      	pop	{r4, pc}
 800b0f2:	46c0      	nop			@ (mov r8, r8)
 800b0f4:	200007a0 	.word	0x200007a0
 800b0f8:	20000808 	.word	0x20000808
 800b0fc:	20000870 	.word	0x20000870

0800b100 <global_stdio_init.part.0>:
 800b100:	b510      	push	{r4, lr}
 800b102:	4b09      	ldr	r3, [pc, #36]	@ (800b128 <global_stdio_init.part.0+0x28>)
 800b104:	4a09      	ldr	r2, [pc, #36]	@ (800b12c <global_stdio_init.part.0+0x2c>)
 800b106:	2104      	movs	r1, #4
 800b108:	601a      	str	r2, [r3, #0]
 800b10a:	4809      	ldr	r0, [pc, #36]	@ (800b130 <global_stdio_init.part.0+0x30>)
 800b10c:	2200      	movs	r2, #0
 800b10e:	f7ff ff95 	bl	800b03c <std>
 800b112:	2201      	movs	r2, #1
 800b114:	2109      	movs	r1, #9
 800b116:	4807      	ldr	r0, [pc, #28]	@ (800b134 <global_stdio_init.part.0+0x34>)
 800b118:	f7ff ff90 	bl	800b03c <std>
 800b11c:	2202      	movs	r2, #2
 800b11e:	2112      	movs	r1, #18
 800b120:	4805      	ldr	r0, [pc, #20]	@ (800b138 <global_stdio_init.part.0+0x38>)
 800b122:	f7ff ff8b 	bl	800b03c <std>
 800b126:	bd10      	pop	{r4, pc}
 800b128:	200008d8 	.word	0x200008d8
 800b12c:	0800b0a9 	.word	0x0800b0a9
 800b130:	200007a0 	.word	0x200007a0
 800b134:	20000808 	.word	0x20000808
 800b138:	20000870 	.word	0x20000870

0800b13c <__sfp_lock_acquire>:
 800b13c:	b510      	push	{r4, lr}
 800b13e:	4802      	ldr	r0, [pc, #8]	@ (800b148 <__sfp_lock_acquire+0xc>)
 800b140:	f000 faa5 	bl	800b68e <__retarget_lock_acquire_recursive>
 800b144:	bd10      	pop	{r4, pc}
 800b146:	46c0      	nop			@ (mov r8, r8)
 800b148:	200008e1 	.word	0x200008e1

0800b14c <__sfp_lock_release>:
 800b14c:	b510      	push	{r4, lr}
 800b14e:	4802      	ldr	r0, [pc, #8]	@ (800b158 <__sfp_lock_release+0xc>)
 800b150:	f000 fa9e 	bl	800b690 <__retarget_lock_release_recursive>
 800b154:	bd10      	pop	{r4, pc}
 800b156:	46c0      	nop			@ (mov r8, r8)
 800b158:	200008e1 	.word	0x200008e1

0800b15c <__sinit>:
 800b15c:	b510      	push	{r4, lr}
 800b15e:	0004      	movs	r4, r0
 800b160:	f7ff ffec 	bl	800b13c <__sfp_lock_acquire>
 800b164:	6a23      	ldr	r3, [r4, #32]
 800b166:	2b00      	cmp	r3, #0
 800b168:	d002      	beq.n	800b170 <__sinit+0x14>
 800b16a:	f7ff ffef 	bl	800b14c <__sfp_lock_release>
 800b16e:	bd10      	pop	{r4, pc}
 800b170:	4b04      	ldr	r3, [pc, #16]	@ (800b184 <__sinit+0x28>)
 800b172:	6223      	str	r3, [r4, #32]
 800b174:	4b04      	ldr	r3, [pc, #16]	@ (800b188 <__sinit+0x2c>)
 800b176:	681b      	ldr	r3, [r3, #0]
 800b178:	2b00      	cmp	r3, #0
 800b17a:	d1f6      	bne.n	800b16a <__sinit+0xe>
 800b17c:	f7ff ffc0 	bl	800b100 <global_stdio_init.part.0>
 800b180:	e7f3      	b.n	800b16a <__sinit+0xe>
 800b182:	46c0      	nop			@ (mov r8, r8)
 800b184:	0800b0c5 	.word	0x0800b0c5
 800b188:	200008d8 	.word	0x200008d8

0800b18c <_fwalk_sglue>:
 800b18c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b18e:	0014      	movs	r4, r2
 800b190:	2600      	movs	r6, #0
 800b192:	9000      	str	r0, [sp, #0]
 800b194:	9101      	str	r1, [sp, #4]
 800b196:	68a5      	ldr	r5, [r4, #8]
 800b198:	6867      	ldr	r7, [r4, #4]
 800b19a:	3f01      	subs	r7, #1
 800b19c:	d504      	bpl.n	800b1a8 <_fwalk_sglue+0x1c>
 800b19e:	6824      	ldr	r4, [r4, #0]
 800b1a0:	2c00      	cmp	r4, #0
 800b1a2:	d1f8      	bne.n	800b196 <_fwalk_sglue+0xa>
 800b1a4:	0030      	movs	r0, r6
 800b1a6:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800b1a8:	89ab      	ldrh	r3, [r5, #12]
 800b1aa:	2b01      	cmp	r3, #1
 800b1ac:	d908      	bls.n	800b1c0 <_fwalk_sglue+0x34>
 800b1ae:	220e      	movs	r2, #14
 800b1b0:	5eab      	ldrsh	r3, [r5, r2]
 800b1b2:	3301      	adds	r3, #1
 800b1b4:	d004      	beq.n	800b1c0 <_fwalk_sglue+0x34>
 800b1b6:	0029      	movs	r1, r5
 800b1b8:	9800      	ldr	r0, [sp, #0]
 800b1ba:	9b01      	ldr	r3, [sp, #4]
 800b1bc:	4798      	blx	r3
 800b1be:	4306      	orrs	r6, r0
 800b1c0:	3568      	adds	r5, #104	@ 0x68
 800b1c2:	e7ea      	b.n	800b19a <_fwalk_sglue+0xe>

0800b1c4 <_puts_r>:
 800b1c4:	6a03      	ldr	r3, [r0, #32]
 800b1c6:	b570      	push	{r4, r5, r6, lr}
 800b1c8:	0005      	movs	r5, r0
 800b1ca:	000e      	movs	r6, r1
 800b1cc:	6884      	ldr	r4, [r0, #8]
 800b1ce:	2b00      	cmp	r3, #0
 800b1d0:	d101      	bne.n	800b1d6 <_puts_r+0x12>
 800b1d2:	f7ff ffc3 	bl	800b15c <__sinit>
 800b1d6:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800b1d8:	07db      	lsls	r3, r3, #31
 800b1da:	d405      	bmi.n	800b1e8 <_puts_r+0x24>
 800b1dc:	89a3      	ldrh	r3, [r4, #12]
 800b1de:	059b      	lsls	r3, r3, #22
 800b1e0:	d402      	bmi.n	800b1e8 <_puts_r+0x24>
 800b1e2:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800b1e4:	f000 fa53 	bl	800b68e <__retarget_lock_acquire_recursive>
 800b1e8:	89a3      	ldrh	r3, [r4, #12]
 800b1ea:	071b      	lsls	r3, r3, #28
 800b1ec:	d502      	bpl.n	800b1f4 <_puts_r+0x30>
 800b1ee:	6923      	ldr	r3, [r4, #16]
 800b1f0:	2b00      	cmp	r3, #0
 800b1f2:	d11f      	bne.n	800b234 <_puts_r+0x70>
 800b1f4:	0021      	movs	r1, r4
 800b1f6:	0028      	movs	r0, r5
 800b1f8:	f000 f954 	bl	800b4a4 <__swsetup_r>
 800b1fc:	2800      	cmp	r0, #0
 800b1fe:	d019      	beq.n	800b234 <_puts_r+0x70>
 800b200:	2501      	movs	r5, #1
 800b202:	426d      	negs	r5, r5
 800b204:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800b206:	07db      	lsls	r3, r3, #31
 800b208:	d405      	bmi.n	800b216 <_puts_r+0x52>
 800b20a:	89a3      	ldrh	r3, [r4, #12]
 800b20c:	059b      	lsls	r3, r3, #22
 800b20e:	d402      	bmi.n	800b216 <_puts_r+0x52>
 800b210:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800b212:	f000 fa3d 	bl	800b690 <__retarget_lock_release_recursive>
 800b216:	0028      	movs	r0, r5
 800b218:	bd70      	pop	{r4, r5, r6, pc}
 800b21a:	3601      	adds	r6, #1
 800b21c:	60a3      	str	r3, [r4, #8]
 800b21e:	2b00      	cmp	r3, #0
 800b220:	da04      	bge.n	800b22c <_puts_r+0x68>
 800b222:	69a2      	ldr	r2, [r4, #24]
 800b224:	429a      	cmp	r2, r3
 800b226:	dc16      	bgt.n	800b256 <_puts_r+0x92>
 800b228:	290a      	cmp	r1, #10
 800b22a:	d014      	beq.n	800b256 <_puts_r+0x92>
 800b22c:	6823      	ldr	r3, [r4, #0]
 800b22e:	1c5a      	adds	r2, r3, #1
 800b230:	6022      	str	r2, [r4, #0]
 800b232:	7019      	strb	r1, [r3, #0]
 800b234:	68a3      	ldr	r3, [r4, #8]
 800b236:	7831      	ldrb	r1, [r6, #0]
 800b238:	3b01      	subs	r3, #1
 800b23a:	2900      	cmp	r1, #0
 800b23c:	d1ed      	bne.n	800b21a <_puts_r+0x56>
 800b23e:	60a3      	str	r3, [r4, #8]
 800b240:	2b00      	cmp	r3, #0
 800b242:	da0f      	bge.n	800b264 <_puts_r+0xa0>
 800b244:	0022      	movs	r2, r4
 800b246:	0028      	movs	r0, r5
 800b248:	310a      	adds	r1, #10
 800b24a:	f000 f8e9 	bl	800b420 <__swbuf_r>
 800b24e:	3001      	adds	r0, #1
 800b250:	d0d6      	beq.n	800b200 <_puts_r+0x3c>
 800b252:	250a      	movs	r5, #10
 800b254:	e7d6      	b.n	800b204 <_puts_r+0x40>
 800b256:	0022      	movs	r2, r4
 800b258:	0028      	movs	r0, r5
 800b25a:	f000 f8e1 	bl	800b420 <__swbuf_r>
 800b25e:	3001      	adds	r0, #1
 800b260:	d1e8      	bne.n	800b234 <_puts_r+0x70>
 800b262:	e7cd      	b.n	800b200 <_puts_r+0x3c>
 800b264:	6823      	ldr	r3, [r4, #0]
 800b266:	1c5a      	adds	r2, r3, #1
 800b268:	6022      	str	r2, [r4, #0]
 800b26a:	220a      	movs	r2, #10
 800b26c:	701a      	strb	r2, [r3, #0]
 800b26e:	e7f0      	b.n	800b252 <_puts_r+0x8e>

0800b270 <puts>:
 800b270:	b510      	push	{r4, lr}
 800b272:	4b03      	ldr	r3, [pc, #12]	@ (800b280 <puts+0x10>)
 800b274:	0001      	movs	r1, r0
 800b276:	6818      	ldr	r0, [r3, #0]
 800b278:	f7ff ffa4 	bl	800b1c4 <_puts_r>
 800b27c:	bd10      	pop	{r4, pc}
 800b27e:	46c0      	nop			@ (mov r8, r8)
 800b280:	200001b4 	.word	0x200001b4

0800b284 <siprintf>:
 800b284:	b40e      	push	{r1, r2, r3}
 800b286:	b500      	push	{lr}
 800b288:	490b      	ldr	r1, [pc, #44]	@ (800b2b8 <siprintf+0x34>)
 800b28a:	b09c      	sub	sp, #112	@ 0x70
 800b28c:	ab1d      	add	r3, sp, #116	@ 0x74
 800b28e:	9002      	str	r0, [sp, #8]
 800b290:	9006      	str	r0, [sp, #24]
 800b292:	9107      	str	r1, [sp, #28]
 800b294:	9104      	str	r1, [sp, #16]
 800b296:	4809      	ldr	r0, [pc, #36]	@ (800b2bc <siprintf+0x38>)
 800b298:	4909      	ldr	r1, [pc, #36]	@ (800b2c0 <siprintf+0x3c>)
 800b29a:	cb04      	ldmia	r3!, {r2}
 800b29c:	9105      	str	r1, [sp, #20]
 800b29e:	6800      	ldr	r0, [r0, #0]
 800b2a0:	a902      	add	r1, sp, #8
 800b2a2:	9301      	str	r3, [sp, #4]
 800b2a4:	f002 face 	bl	800d844 <_svfiprintf_r>
 800b2a8:	2200      	movs	r2, #0
 800b2aa:	9b02      	ldr	r3, [sp, #8]
 800b2ac:	701a      	strb	r2, [r3, #0]
 800b2ae:	b01c      	add	sp, #112	@ 0x70
 800b2b0:	bc08      	pop	{r3}
 800b2b2:	b003      	add	sp, #12
 800b2b4:	4718      	bx	r3
 800b2b6:	46c0      	nop			@ (mov r8, r8)
 800b2b8:	7fffffff 	.word	0x7fffffff
 800b2bc:	200001b4 	.word	0x200001b4
 800b2c0:	ffff0208 	.word	0xffff0208

0800b2c4 <siscanf>:
 800b2c4:	b40e      	push	{r1, r2, r3}
 800b2c6:	b530      	push	{r4, r5, lr}
 800b2c8:	2381      	movs	r3, #129	@ 0x81
 800b2ca:	b09c      	sub	sp, #112	@ 0x70
 800b2cc:	466a      	mov	r2, sp
 800b2ce:	ac1f      	add	r4, sp, #124	@ 0x7c
 800b2d0:	009b      	lsls	r3, r3, #2
 800b2d2:	cc20      	ldmia	r4!, {r5}
 800b2d4:	8293      	strh	r3, [r2, #20]
 800b2d6:	9002      	str	r0, [sp, #8]
 800b2d8:	9006      	str	r0, [sp, #24]
 800b2da:	f7f4 ff1f 	bl	800011c <strlen>
 800b2de:	4b0b      	ldr	r3, [pc, #44]	@ (800b30c <siscanf+0x48>)
 800b2e0:	466a      	mov	r2, sp
 800b2e2:	930b      	str	r3, [sp, #44]	@ 0x2c
 800b2e4:	2300      	movs	r3, #0
 800b2e6:	9003      	str	r0, [sp, #12]
 800b2e8:	9007      	str	r0, [sp, #28]
 800b2ea:	4809      	ldr	r0, [pc, #36]	@ (800b310 <siscanf+0x4c>)
 800b2ec:	930f      	str	r3, [sp, #60]	@ 0x3c
 800b2ee:	9314      	str	r3, [sp, #80]	@ 0x50
 800b2f0:	3b01      	subs	r3, #1
 800b2f2:	82d3      	strh	r3, [r2, #22]
 800b2f4:	a902      	add	r1, sp, #8
 800b2f6:	0023      	movs	r3, r4
 800b2f8:	002a      	movs	r2, r5
 800b2fa:	6800      	ldr	r0, [r0, #0]
 800b2fc:	9401      	str	r4, [sp, #4]
 800b2fe:	f002 fbfb 	bl	800daf8 <__ssvfiscanf_r>
 800b302:	b01c      	add	sp, #112	@ 0x70
 800b304:	bc30      	pop	{r4, r5}
 800b306:	bc08      	pop	{r3}
 800b308:	b003      	add	sp, #12
 800b30a:	4718      	bx	r3
 800b30c:	0800b33d 	.word	0x0800b33d
 800b310:	200001b4 	.word	0x200001b4

0800b314 <__sread>:
 800b314:	b570      	push	{r4, r5, r6, lr}
 800b316:	000c      	movs	r4, r1
 800b318:	250e      	movs	r5, #14
 800b31a:	5f49      	ldrsh	r1, [r1, r5]
 800b31c:	f000 f964 	bl	800b5e8 <_read_r>
 800b320:	2800      	cmp	r0, #0
 800b322:	db03      	blt.n	800b32c <__sread+0x18>
 800b324:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 800b326:	181b      	adds	r3, r3, r0
 800b328:	6563      	str	r3, [r4, #84]	@ 0x54
 800b32a:	bd70      	pop	{r4, r5, r6, pc}
 800b32c:	89a3      	ldrh	r3, [r4, #12]
 800b32e:	4a02      	ldr	r2, [pc, #8]	@ (800b338 <__sread+0x24>)
 800b330:	4013      	ands	r3, r2
 800b332:	81a3      	strh	r3, [r4, #12]
 800b334:	e7f9      	b.n	800b32a <__sread+0x16>
 800b336:	46c0      	nop			@ (mov r8, r8)
 800b338:	ffffefff 	.word	0xffffefff

0800b33c <__seofread>:
 800b33c:	2000      	movs	r0, #0
 800b33e:	4770      	bx	lr

0800b340 <__swrite>:
 800b340:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b342:	001f      	movs	r7, r3
 800b344:	898b      	ldrh	r3, [r1, #12]
 800b346:	0005      	movs	r5, r0
 800b348:	000c      	movs	r4, r1
 800b34a:	0016      	movs	r6, r2
 800b34c:	05db      	lsls	r3, r3, #23
 800b34e:	d505      	bpl.n	800b35c <__swrite+0x1c>
 800b350:	230e      	movs	r3, #14
 800b352:	5ec9      	ldrsh	r1, [r1, r3]
 800b354:	2200      	movs	r2, #0
 800b356:	2302      	movs	r3, #2
 800b358:	f000 f932 	bl	800b5c0 <_lseek_r>
 800b35c:	89a3      	ldrh	r3, [r4, #12]
 800b35e:	4a05      	ldr	r2, [pc, #20]	@ (800b374 <__swrite+0x34>)
 800b360:	0028      	movs	r0, r5
 800b362:	4013      	ands	r3, r2
 800b364:	81a3      	strh	r3, [r4, #12]
 800b366:	0032      	movs	r2, r6
 800b368:	230e      	movs	r3, #14
 800b36a:	5ee1      	ldrsh	r1, [r4, r3]
 800b36c:	003b      	movs	r3, r7
 800b36e:	f000 f94f 	bl	800b610 <_write_r>
 800b372:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b374:	ffffefff 	.word	0xffffefff

0800b378 <__sseek>:
 800b378:	b570      	push	{r4, r5, r6, lr}
 800b37a:	000c      	movs	r4, r1
 800b37c:	250e      	movs	r5, #14
 800b37e:	5f49      	ldrsh	r1, [r1, r5]
 800b380:	f000 f91e 	bl	800b5c0 <_lseek_r>
 800b384:	89a3      	ldrh	r3, [r4, #12]
 800b386:	1c42      	adds	r2, r0, #1
 800b388:	d103      	bne.n	800b392 <__sseek+0x1a>
 800b38a:	4a05      	ldr	r2, [pc, #20]	@ (800b3a0 <__sseek+0x28>)
 800b38c:	4013      	ands	r3, r2
 800b38e:	81a3      	strh	r3, [r4, #12]
 800b390:	bd70      	pop	{r4, r5, r6, pc}
 800b392:	2280      	movs	r2, #128	@ 0x80
 800b394:	0152      	lsls	r2, r2, #5
 800b396:	4313      	orrs	r3, r2
 800b398:	81a3      	strh	r3, [r4, #12]
 800b39a:	6560      	str	r0, [r4, #84]	@ 0x54
 800b39c:	e7f8      	b.n	800b390 <__sseek+0x18>
 800b39e:	46c0      	nop			@ (mov r8, r8)
 800b3a0:	ffffefff 	.word	0xffffefff

0800b3a4 <__sclose>:
 800b3a4:	b510      	push	{r4, lr}
 800b3a6:	230e      	movs	r3, #14
 800b3a8:	5ec9      	ldrsh	r1, [r1, r3]
 800b3aa:	f000 f8f7 	bl	800b59c <_close_r>
 800b3ae:	bd10      	pop	{r4, pc}

0800b3b0 <_vsniprintf_r>:
 800b3b0:	b530      	push	{r4, r5, lr}
 800b3b2:	0014      	movs	r4, r2
 800b3b4:	0005      	movs	r5, r0
 800b3b6:	001a      	movs	r2, r3
 800b3b8:	b09b      	sub	sp, #108	@ 0x6c
 800b3ba:	2c00      	cmp	r4, #0
 800b3bc:	da05      	bge.n	800b3ca <_vsniprintf_r+0x1a>
 800b3be:	238b      	movs	r3, #139	@ 0x8b
 800b3c0:	6003      	str	r3, [r0, #0]
 800b3c2:	2001      	movs	r0, #1
 800b3c4:	4240      	negs	r0, r0
 800b3c6:	b01b      	add	sp, #108	@ 0x6c
 800b3c8:	bd30      	pop	{r4, r5, pc}
 800b3ca:	2382      	movs	r3, #130	@ 0x82
 800b3cc:	4668      	mov	r0, sp
 800b3ce:	009b      	lsls	r3, r3, #2
 800b3d0:	8183      	strh	r3, [r0, #12]
 800b3d2:	2300      	movs	r3, #0
 800b3d4:	9100      	str	r1, [sp, #0]
 800b3d6:	9104      	str	r1, [sp, #16]
 800b3d8:	429c      	cmp	r4, r3
 800b3da:	d000      	beq.n	800b3de <_vsniprintf_r+0x2e>
 800b3dc:	1e63      	subs	r3, r4, #1
 800b3de:	9302      	str	r3, [sp, #8]
 800b3e0:	9305      	str	r3, [sp, #20]
 800b3e2:	2301      	movs	r3, #1
 800b3e4:	4669      	mov	r1, sp
 800b3e6:	425b      	negs	r3, r3
 800b3e8:	81cb      	strh	r3, [r1, #14]
 800b3ea:	0028      	movs	r0, r5
 800b3ec:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 800b3ee:	f002 fa29 	bl	800d844 <_svfiprintf_r>
 800b3f2:	1c43      	adds	r3, r0, #1
 800b3f4:	da01      	bge.n	800b3fa <_vsniprintf_r+0x4a>
 800b3f6:	238b      	movs	r3, #139	@ 0x8b
 800b3f8:	602b      	str	r3, [r5, #0]
 800b3fa:	2c00      	cmp	r4, #0
 800b3fc:	d0e3      	beq.n	800b3c6 <_vsniprintf_r+0x16>
 800b3fe:	2200      	movs	r2, #0
 800b400:	9b00      	ldr	r3, [sp, #0]
 800b402:	701a      	strb	r2, [r3, #0]
 800b404:	e7df      	b.n	800b3c6 <_vsniprintf_r+0x16>
	...

0800b408 <vsniprintf>:
 800b408:	b513      	push	{r0, r1, r4, lr}
 800b40a:	4c04      	ldr	r4, [pc, #16]	@ (800b41c <vsniprintf+0x14>)
 800b40c:	9300      	str	r3, [sp, #0]
 800b40e:	0013      	movs	r3, r2
 800b410:	000a      	movs	r2, r1
 800b412:	0001      	movs	r1, r0
 800b414:	6820      	ldr	r0, [r4, #0]
 800b416:	f7ff ffcb 	bl	800b3b0 <_vsniprintf_r>
 800b41a:	bd16      	pop	{r1, r2, r4, pc}
 800b41c:	200001b4 	.word	0x200001b4

0800b420 <__swbuf_r>:
 800b420:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b422:	0006      	movs	r6, r0
 800b424:	000d      	movs	r5, r1
 800b426:	0014      	movs	r4, r2
 800b428:	2800      	cmp	r0, #0
 800b42a:	d004      	beq.n	800b436 <__swbuf_r+0x16>
 800b42c:	6a03      	ldr	r3, [r0, #32]
 800b42e:	2b00      	cmp	r3, #0
 800b430:	d101      	bne.n	800b436 <__swbuf_r+0x16>
 800b432:	f7ff fe93 	bl	800b15c <__sinit>
 800b436:	69a3      	ldr	r3, [r4, #24]
 800b438:	60a3      	str	r3, [r4, #8]
 800b43a:	89a3      	ldrh	r3, [r4, #12]
 800b43c:	071b      	lsls	r3, r3, #28
 800b43e:	d502      	bpl.n	800b446 <__swbuf_r+0x26>
 800b440:	6923      	ldr	r3, [r4, #16]
 800b442:	2b00      	cmp	r3, #0
 800b444:	d109      	bne.n	800b45a <__swbuf_r+0x3a>
 800b446:	0021      	movs	r1, r4
 800b448:	0030      	movs	r0, r6
 800b44a:	f000 f82b 	bl	800b4a4 <__swsetup_r>
 800b44e:	2800      	cmp	r0, #0
 800b450:	d003      	beq.n	800b45a <__swbuf_r+0x3a>
 800b452:	2501      	movs	r5, #1
 800b454:	426d      	negs	r5, r5
 800b456:	0028      	movs	r0, r5
 800b458:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b45a:	6923      	ldr	r3, [r4, #16]
 800b45c:	6820      	ldr	r0, [r4, #0]
 800b45e:	b2ef      	uxtb	r7, r5
 800b460:	1ac0      	subs	r0, r0, r3
 800b462:	6963      	ldr	r3, [r4, #20]
 800b464:	b2ed      	uxtb	r5, r5
 800b466:	4283      	cmp	r3, r0
 800b468:	dc05      	bgt.n	800b476 <__swbuf_r+0x56>
 800b46a:	0021      	movs	r1, r4
 800b46c:	0030      	movs	r0, r6
 800b46e:	f002 ffcf 	bl	800e410 <_fflush_r>
 800b472:	2800      	cmp	r0, #0
 800b474:	d1ed      	bne.n	800b452 <__swbuf_r+0x32>
 800b476:	68a3      	ldr	r3, [r4, #8]
 800b478:	3001      	adds	r0, #1
 800b47a:	3b01      	subs	r3, #1
 800b47c:	60a3      	str	r3, [r4, #8]
 800b47e:	6823      	ldr	r3, [r4, #0]
 800b480:	1c5a      	adds	r2, r3, #1
 800b482:	6022      	str	r2, [r4, #0]
 800b484:	701f      	strb	r7, [r3, #0]
 800b486:	6963      	ldr	r3, [r4, #20]
 800b488:	4283      	cmp	r3, r0
 800b48a:	d004      	beq.n	800b496 <__swbuf_r+0x76>
 800b48c:	89a3      	ldrh	r3, [r4, #12]
 800b48e:	07db      	lsls	r3, r3, #31
 800b490:	d5e1      	bpl.n	800b456 <__swbuf_r+0x36>
 800b492:	2d0a      	cmp	r5, #10
 800b494:	d1df      	bne.n	800b456 <__swbuf_r+0x36>
 800b496:	0021      	movs	r1, r4
 800b498:	0030      	movs	r0, r6
 800b49a:	f002 ffb9 	bl	800e410 <_fflush_r>
 800b49e:	2800      	cmp	r0, #0
 800b4a0:	d0d9      	beq.n	800b456 <__swbuf_r+0x36>
 800b4a2:	e7d6      	b.n	800b452 <__swbuf_r+0x32>

0800b4a4 <__swsetup_r>:
 800b4a4:	4b2d      	ldr	r3, [pc, #180]	@ (800b55c <__swsetup_r+0xb8>)
 800b4a6:	b570      	push	{r4, r5, r6, lr}
 800b4a8:	0005      	movs	r5, r0
 800b4aa:	6818      	ldr	r0, [r3, #0]
 800b4ac:	000c      	movs	r4, r1
 800b4ae:	2800      	cmp	r0, #0
 800b4b0:	d004      	beq.n	800b4bc <__swsetup_r+0x18>
 800b4b2:	6a03      	ldr	r3, [r0, #32]
 800b4b4:	2b00      	cmp	r3, #0
 800b4b6:	d101      	bne.n	800b4bc <__swsetup_r+0x18>
 800b4b8:	f7ff fe50 	bl	800b15c <__sinit>
 800b4bc:	230c      	movs	r3, #12
 800b4be:	5ee2      	ldrsh	r2, [r4, r3]
 800b4c0:	0713      	lsls	r3, r2, #28
 800b4c2:	d423      	bmi.n	800b50c <__swsetup_r+0x68>
 800b4c4:	06d3      	lsls	r3, r2, #27
 800b4c6:	d407      	bmi.n	800b4d8 <__swsetup_r+0x34>
 800b4c8:	2309      	movs	r3, #9
 800b4ca:	602b      	str	r3, [r5, #0]
 800b4cc:	2340      	movs	r3, #64	@ 0x40
 800b4ce:	2001      	movs	r0, #1
 800b4d0:	4313      	orrs	r3, r2
 800b4d2:	81a3      	strh	r3, [r4, #12]
 800b4d4:	4240      	negs	r0, r0
 800b4d6:	e03a      	b.n	800b54e <__swsetup_r+0xaa>
 800b4d8:	0752      	lsls	r2, r2, #29
 800b4da:	d513      	bpl.n	800b504 <__swsetup_r+0x60>
 800b4dc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800b4de:	2900      	cmp	r1, #0
 800b4e0:	d008      	beq.n	800b4f4 <__swsetup_r+0x50>
 800b4e2:	0023      	movs	r3, r4
 800b4e4:	3344      	adds	r3, #68	@ 0x44
 800b4e6:	4299      	cmp	r1, r3
 800b4e8:	d002      	beq.n	800b4f0 <__swsetup_r+0x4c>
 800b4ea:	0028      	movs	r0, r5
 800b4ec:	f000 ff72 	bl	800c3d4 <_free_r>
 800b4f0:	2300      	movs	r3, #0
 800b4f2:	6363      	str	r3, [r4, #52]	@ 0x34
 800b4f4:	2224      	movs	r2, #36	@ 0x24
 800b4f6:	89a3      	ldrh	r3, [r4, #12]
 800b4f8:	4393      	bics	r3, r2
 800b4fa:	81a3      	strh	r3, [r4, #12]
 800b4fc:	2300      	movs	r3, #0
 800b4fe:	6063      	str	r3, [r4, #4]
 800b500:	6923      	ldr	r3, [r4, #16]
 800b502:	6023      	str	r3, [r4, #0]
 800b504:	2308      	movs	r3, #8
 800b506:	89a2      	ldrh	r2, [r4, #12]
 800b508:	4313      	orrs	r3, r2
 800b50a:	81a3      	strh	r3, [r4, #12]
 800b50c:	6923      	ldr	r3, [r4, #16]
 800b50e:	2b00      	cmp	r3, #0
 800b510:	d10b      	bne.n	800b52a <__swsetup_r+0x86>
 800b512:	21a0      	movs	r1, #160	@ 0xa0
 800b514:	2280      	movs	r2, #128	@ 0x80
 800b516:	89a3      	ldrh	r3, [r4, #12]
 800b518:	0089      	lsls	r1, r1, #2
 800b51a:	0092      	lsls	r2, r2, #2
 800b51c:	400b      	ands	r3, r1
 800b51e:	4293      	cmp	r3, r2
 800b520:	d003      	beq.n	800b52a <__swsetup_r+0x86>
 800b522:	0021      	movs	r1, r4
 800b524:	0028      	movs	r0, r5
 800b526:	f002 ffc9 	bl	800e4bc <__smakebuf_r>
 800b52a:	230c      	movs	r3, #12
 800b52c:	5ee2      	ldrsh	r2, [r4, r3]
 800b52e:	2101      	movs	r1, #1
 800b530:	0013      	movs	r3, r2
 800b532:	400b      	ands	r3, r1
 800b534:	420a      	tst	r2, r1
 800b536:	d00b      	beq.n	800b550 <__swsetup_r+0xac>
 800b538:	2300      	movs	r3, #0
 800b53a:	60a3      	str	r3, [r4, #8]
 800b53c:	6963      	ldr	r3, [r4, #20]
 800b53e:	425b      	negs	r3, r3
 800b540:	61a3      	str	r3, [r4, #24]
 800b542:	2000      	movs	r0, #0
 800b544:	6923      	ldr	r3, [r4, #16]
 800b546:	4283      	cmp	r3, r0
 800b548:	d101      	bne.n	800b54e <__swsetup_r+0xaa>
 800b54a:	0613      	lsls	r3, r2, #24
 800b54c:	d4be      	bmi.n	800b4cc <__swsetup_r+0x28>
 800b54e:	bd70      	pop	{r4, r5, r6, pc}
 800b550:	0791      	lsls	r1, r2, #30
 800b552:	d400      	bmi.n	800b556 <__swsetup_r+0xb2>
 800b554:	6963      	ldr	r3, [r4, #20]
 800b556:	60a3      	str	r3, [r4, #8]
 800b558:	e7f3      	b.n	800b542 <__swsetup_r+0x9e>
 800b55a:	46c0      	nop			@ (mov r8, r8)
 800b55c:	200001b4 	.word	0x200001b4

0800b560 <memset>:
 800b560:	0003      	movs	r3, r0
 800b562:	1882      	adds	r2, r0, r2
 800b564:	4293      	cmp	r3, r2
 800b566:	d100      	bne.n	800b56a <memset+0xa>
 800b568:	4770      	bx	lr
 800b56a:	7019      	strb	r1, [r3, #0]
 800b56c:	3301      	adds	r3, #1
 800b56e:	e7f9      	b.n	800b564 <memset+0x4>

0800b570 <strncmp>:
 800b570:	b530      	push	{r4, r5, lr}
 800b572:	0005      	movs	r5, r0
 800b574:	1e10      	subs	r0, r2, #0
 800b576:	d00b      	beq.n	800b590 <strncmp+0x20>
 800b578:	2400      	movs	r4, #0
 800b57a:	3a01      	subs	r2, #1
 800b57c:	5d2b      	ldrb	r3, [r5, r4]
 800b57e:	5d08      	ldrb	r0, [r1, r4]
 800b580:	4283      	cmp	r3, r0
 800b582:	d104      	bne.n	800b58e <strncmp+0x1e>
 800b584:	42a2      	cmp	r2, r4
 800b586:	d002      	beq.n	800b58e <strncmp+0x1e>
 800b588:	3401      	adds	r4, #1
 800b58a:	2b00      	cmp	r3, #0
 800b58c:	d1f6      	bne.n	800b57c <strncmp+0xc>
 800b58e:	1a18      	subs	r0, r3, r0
 800b590:	bd30      	pop	{r4, r5, pc}
	...

0800b594 <_localeconv_r>:
 800b594:	4800      	ldr	r0, [pc, #0]	@ (800b598 <_localeconv_r+0x4>)
 800b596:	4770      	bx	lr
 800b598:	20000138 	.word	0x20000138

0800b59c <_close_r>:
 800b59c:	2300      	movs	r3, #0
 800b59e:	b570      	push	{r4, r5, r6, lr}
 800b5a0:	4d06      	ldr	r5, [pc, #24]	@ (800b5bc <_close_r+0x20>)
 800b5a2:	0004      	movs	r4, r0
 800b5a4:	0008      	movs	r0, r1
 800b5a6:	602b      	str	r3, [r5, #0]
 800b5a8:	f7f8 fdfc 	bl	80041a4 <_close>
 800b5ac:	1c43      	adds	r3, r0, #1
 800b5ae:	d103      	bne.n	800b5b8 <_close_r+0x1c>
 800b5b0:	682b      	ldr	r3, [r5, #0]
 800b5b2:	2b00      	cmp	r3, #0
 800b5b4:	d000      	beq.n	800b5b8 <_close_r+0x1c>
 800b5b6:	6023      	str	r3, [r4, #0]
 800b5b8:	bd70      	pop	{r4, r5, r6, pc}
 800b5ba:	46c0      	nop			@ (mov r8, r8)
 800b5bc:	200008dc 	.word	0x200008dc

0800b5c0 <_lseek_r>:
 800b5c0:	b570      	push	{r4, r5, r6, lr}
 800b5c2:	0004      	movs	r4, r0
 800b5c4:	0008      	movs	r0, r1
 800b5c6:	0011      	movs	r1, r2
 800b5c8:	001a      	movs	r2, r3
 800b5ca:	2300      	movs	r3, #0
 800b5cc:	4d05      	ldr	r5, [pc, #20]	@ (800b5e4 <_lseek_r+0x24>)
 800b5ce:	602b      	str	r3, [r5, #0]
 800b5d0:	f7f8 fe09 	bl	80041e6 <_lseek>
 800b5d4:	1c43      	adds	r3, r0, #1
 800b5d6:	d103      	bne.n	800b5e0 <_lseek_r+0x20>
 800b5d8:	682b      	ldr	r3, [r5, #0]
 800b5da:	2b00      	cmp	r3, #0
 800b5dc:	d000      	beq.n	800b5e0 <_lseek_r+0x20>
 800b5de:	6023      	str	r3, [r4, #0]
 800b5e0:	bd70      	pop	{r4, r5, r6, pc}
 800b5e2:	46c0      	nop			@ (mov r8, r8)
 800b5e4:	200008dc 	.word	0x200008dc

0800b5e8 <_read_r>:
 800b5e8:	b570      	push	{r4, r5, r6, lr}
 800b5ea:	0004      	movs	r4, r0
 800b5ec:	0008      	movs	r0, r1
 800b5ee:	0011      	movs	r1, r2
 800b5f0:	001a      	movs	r2, r3
 800b5f2:	2300      	movs	r3, #0
 800b5f4:	4d05      	ldr	r5, [pc, #20]	@ (800b60c <_read_r+0x24>)
 800b5f6:	602b      	str	r3, [r5, #0]
 800b5f8:	f7f8 fd9b 	bl	8004132 <_read>
 800b5fc:	1c43      	adds	r3, r0, #1
 800b5fe:	d103      	bne.n	800b608 <_read_r+0x20>
 800b600:	682b      	ldr	r3, [r5, #0]
 800b602:	2b00      	cmp	r3, #0
 800b604:	d000      	beq.n	800b608 <_read_r+0x20>
 800b606:	6023      	str	r3, [r4, #0]
 800b608:	bd70      	pop	{r4, r5, r6, pc}
 800b60a:	46c0      	nop			@ (mov r8, r8)
 800b60c:	200008dc 	.word	0x200008dc

0800b610 <_write_r>:
 800b610:	b570      	push	{r4, r5, r6, lr}
 800b612:	0004      	movs	r4, r0
 800b614:	0008      	movs	r0, r1
 800b616:	0011      	movs	r1, r2
 800b618:	001a      	movs	r2, r3
 800b61a:	2300      	movs	r3, #0
 800b61c:	4d05      	ldr	r5, [pc, #20]	@ (800b634 <_write_r+0x24>)
 800b61e:	602b      	str	r3, [r5, #0]
 800b620:	f7f8 fda4 	bl	800416c <_write>
 800b624:	1c43      	adds	r3, r0, #1
 800b626:	d103      	bne.n	800b630 <_write_r+0x20>
 800b628:	682b      	ldr	r3, [r5, #0]
 800b62a:	2b00      	cmp	r3, #0
 800b62c:	d000      	beq.n	800b630 <_write_r+0x20>
 800b62e:	6023      	str	r3, [r4, #0]
 800b630:	bd70      	pop	{r4, r5, r6, pc}
 800b632:	46c0      	nop			@ (mov r8, r8)
 800b634:	200008dc 	.word	0x200008dc

0800b638 <__errno>:
 800b638:	4b01      	ldr	r3, [pc, #4]	@ (800b640 <__errno+0x8>)
 800b63a:	6818      	ldr	r0, [r3, #0]
 800b63c:	4770      	bx	lr
 800b63e:	46c0      	nop			@ (mov r8, r8)
 800b640:	200001b4 	.word	0x200001b4

0800b644 <__libc_init_array>:
 800b644:	b570      	push	{r4, r5, r6, lr}
 800b646:	2600      	movs	r6, #0
 800b648:	4c0c      	ldr	r4, [pc, #48]	@ (800b67c <__libc_init_array+0x38>)
 800b64a:	4d0d      	ldr	r5, [pc, #52]	@ (800b680 <__libc_init_array+0x3c>)
 800b64c:	1b64      	subs	r4, r4, r5
 800b64e:	10a4      	asrs	r4, r4, #2
 800b650:	42a6      	cmp	r6, r4
 800b652:	d109      	bne.n	800b668 <__libc_init_array+0x24>
 800b654:	2600      	movs	r6, #0
 800b656:	f003 f99b 	bl	800e990 <_init>
 800b65a:	4c0a      	ldr	r4, [pc, #40]	@ (800b684 <__libc_init_array+0x40>)
 800b65c:	4d0a      	ldr	r5, [pc, #40]	@ (800b688 <__libc_init_array+0x44>)
 800b65e:	1b64      	subs	r4, r4, r5
 800b660:	10a4      	asrs	r4, r4, #2
 800b662:	42a6      	cmp	r6, r4
 800b664:	d105      	bne.n	800b672 <__libc_init_array+0x2e>
 800b666:	bd70      	pop	{r4, r5, r6, pc}
 800b668:	00b3      	lsls	r3, r6, #2
 800b66a:	58eb      	ldr	r3, [r5, r3]
 800b66c:	4798      	blx	r3
 800b66e:	3601      	adds	r6, #1
 800b670:	e7ee      	b.n	800b650 <__libc_init_array+0xc>
 800b672:	00b3      	lsls	r3, r6, #2
 800b674:	58eb      	ldr	r3, [r5, r3]
 800b676:	4798      	blx	r3
 800b678:	3601      	adds	r6, #1
 800b67a:	e7f2      	b.n	800b662 <__libc_init_array+0x1e>
 800b67c:	0800ef54 	.word	0x0800ef54
 800b680:	0800ef54 	.word	0x0800ef54
 800b684:	0800ef58 	.word	0x0800ef58
 800b688:	0800ef54 	.word	0x0800ef54

0800b68c <__retarget_lock_init_recursive>:
 800b68c:	4770      	bx	lr

0800b68e <__retarget_lock_acquire_recursive>:
 800b68e:	4770      	bx	lr

0800b690 <__retarget_lock_release_recursive>:
 800b690:	4770      	bx	lr

0800b692 <memchr>:
 800b692:	b2c9      	uxtb	r1, r1
 800b694:	1882      	adds	r2, r0, r2
 800b696:	4290      	cmp	r0, r2
 800b698:	d101      	bne.n	800b69e <memchr+0xc>
 800b69a:	2000      	movs	r0, #0
 800b69c:	4770      	bx	lr
 800b69e:	7803      	ldrb	r3, [r0, #0]
 800b6a0:	428b      	cmp	r3, r1
 800b6a2:	d0fb      	beq.n	800b69c <memchr+0xa>
 800b6a4:	3001      	adds	r0, #1
 800b6a6:	e7f6      	b.n	800b696 <memchr+0x4>

0800b6a8 <memcpy>:
 800b6a8:	2300      	movs	r3, #0
 800b6aa:	b510      	push	{r4, lr}
 800b6ac:	429a      	cmp	r2, r3
 800b6ae:	d100      	bne.n	800b6b2 <memcpy+0xa>
 800b6b0:	bd10      	pop	{r4, pc}
 800b6b2:	5ccc      	ldrb	r4, [r1, r3]
 800b6b4:	54c4      	strb	r4, [r0, r3]
 800b6b6:	3301      	adds	r3, #1
 800b6b8:	e7f8      	b.n	800b6ac <memcpy+0x4>
	...

0800b6bc <nan>:
 800b6bc:	2000      	movs	r0, #0
 800b6be:	4901      	ldr	r1, [pc, #4]	@ (800b6c4 <nan+0x8>)
 800b6c0:	4770      	bx	lr
 800b6c2:	46c0      	nop			@ (mov r8, r8)
 800b6c4:	7ff80000 	.word	0x7ff80000

0800b6c8 <nanf>:
 800b6c8:	4800      	ldr	r0, [pc, #0]	@ (800b6cc <nanf+0x4>)
 800b6ca:	4770      	bx	lr
 800b6cc:	7fc00000 	.word	0x7fc00000

0800b6d0 <quorem>:
 800b6d0:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b6d2:	6902      	ldr	r2, [r0, #16]
 800b6d4:	690f      	ldr	r7, [r1, #16]
 800b6d6:	b087      	sub	sp, #28
 800b6d8:	0006      	movs	r6, r0
 800b6da:	000b      	movs	r3, r1
 800b6dc:	2000      	movs	r0, #0
 800b6de:	9102      	str	r1, [sp, #8]
 800b6e0:	42ba      	cmp	r2, r7
 800b6e2:	db6d      	blt.n	800b7c0 <quorem+0xf0>
 800b6e4:	3f01      	subs	r7, #1
 800b6e6:	00bc      	lsls	r4, r7, #2
 800b6e8:	3314      	adds	r3, #20
 800b6ea:	9305      	str	r3, [sp, #20]
 800b6ec:	191b      	adds	r3, r3, r4
 800b6ee:	9303      	str	r3, [sp, #12]
 800b6f0:	0033      	movs	r3, r6
 800b6f2:	3314      	adds	r3, #20
 800b6f4:	191c      	adds	r4, r3, r4
 800b6f6:	9301      	str	r3, [sp, #4]
 800b6f8:	6823      	ldr	r3, [r4, #0]
 800b6fa:	9304      	str	r3, [sp, #16]
 800b6fc:	9b03      	ldr	r3, [sp, #12]
 800b6fe:	9804      	ldr	r0, [sp, #16]
 800b700:	681d      	ldr	r5, [r3, #0]
 800b702:	3501      	adds	r5, #1
 800b704:	0029      	movs	r1, r5
 800b706:	f7f4 fd25 	bl	8000154 <__udivsi3>
 800b70a:	9b04      	ldr	r3, [sp, #16]
 800b70c:	9000      	str	r0, [sp, #0]
 800b70e:	42ab      	cmp	r3, r5
 800b710:	d32b      	bcc.n	800b76a <quorem+0x9a>
 800b712:	9b05      	ldr	r3, [sp, #20]
 800b714:	9d01      	ldr	r5, [sp, #4]
 800b716:	469c      	mov	ip, r3
 800b718:	2300      	movs	r3, #0
 800b71a:	9305      	str	r3, [sp, #20]
 800b71c:	9304      	str	r3, [sp, #16]
 800b71e:	4662      	mov	r2, ip
 800b720:	ca08      	ldmia	r2!, {r3}
 800b722:	6828      	ldr	r0, [r5, #0]
 800b724:	4694      	mov	ip, r2
 800b726:	9a00      	ldr	r2, [sp, #0]
 800b728:	b299      	uxth	r1, r3
 800b72a:	4351      	muls	r1, r2
 800b72c:	9a05      	ldr	r2, [sp, #20]
 800b72e:	0c1b      	lsrs	r3, r3, #16
 800b730:	1889      	adds	r1, r1, r2
 800b732:	9a00      	ldr	r2, [sp, #0]
 800b734:	4353      	muls	r3, r2
 800b736:	0c0a      	lsrs	r2, r1, #16
 800b738:	189b      	adds	r3, r3, r2
 800b73a:	0c1a      	lsrs	r2, r3, #16
 800b73c:	b289      	uxth	r1, r1
 800b73e:	9205      	str	r2, [sp, #20]
 800b740:	b282      	uxth	r2, r0
 800b742:	1a52      	subs	r2, r2, r1
 800b744:	9904      	ldr	r1, [sp, #16]
 800b746:	0c00      	lsrs	r0, r0, #16
 800b748:	1852      	adds	r2, r2, r1
 800b74a:	b29b      	uxth	r3, r3
 800b74c:	1411      	asrs	r1, r2, #16
 800b74e:	1ac3      	subs	r3, r0, r3
 800b750:	185b      	adds	r3, r3, r1
 800b752:	1419      	asrs	r1, r3, #16
 800b754:	b292      	uxth	r2, r2
 800b756:	041b      	lsls	r3, r3, #16
 800b758:	431a      	orrs	r2, r3
 800b75a:	9b03      	ldr	r3, [sp, #12]
 800b75c:	9104      	str	r1, [sp, #16]
 800b75e:	c504      	stmia	r5!, {r2}
 800b760:	4563      	cmp	r3, ip
 800b762:	d2dc      	bcs.n	800b71e <quorem+0x4e>
 800b764:	6823      	ldr	r3, [r4, #0]
 800b766:	2b00      	cmp	r3, #0
 800b768:	d030      	beq.n	800b7cc <quorem+0xfc>
 800b76a:	0030      	movs	r0, r6
 800b76c:	9902      	ldr	r1, [sp, #8]
 800b76e:	f001 fd7d 	bl	800d26c <__mcmp>
 800b772:	2800      	cmp	r0, #0
 800b774:	db23      	blt.n	800b7be <quorem+0xee>
 800b776:	0034      	movs	r4, r6
 800b778:	2500      	movs	r5, #0
 800b77a:	9902      	ldr	r1, [sp, #8]
 800b77c:	3414      	adds	r4, #20
 800b77e:	3114      	adds	r1, #20
 800b780:	6823      	ldr	r3, [r4, #0]
 800b782:	c901      	ldmia	r1!, {r0}
 800b784:	9302      	str	r3, [sp, #8]
 800b786:	466b      	mov	r3, sp
 800b788:	891b      	ldrh	r3, [r3, #8]
 800b78a:	b282      	uxth	r2, r0
 800b78c:	1a9a      	subs	r2, r3, r2
 800b78e:	9b02      	ldr	r3, [sp, #8]
 800b790:	1952      	adds	r2, r2, r5
 800b792:	0c00      	lsrs	r0, r0, #16
 800b794:	0c1b      	lsrs	r3, r3, #16
 800b796:	1a1b      	subs	r3, r3, r0
 800b798:	1410      	asrs	r0, r2, #16
 800b79a:	181b      	adds	r3, r3, r0
 800b79c:	141d      	asrs	r5, r3, #16
 800b79e:	b292      	uxth	r2, r2
 800b7a0:	041b      	lsls	r3, r3, #16
 800b7a2:	431a      	orrs	r2, r3
 800b7a4:	9b03      	ldr	r3, [sp, #12]
 800b7a6:	c404      	stmia	r4!, {r2}
 800b7a8:	428b      	cmp	r3, r1
 800b7aa:	d2e9      	bcs.n	800b780 <quorem+0xb0>
 800b7ac:	9a01      	ldr	r2, [sp, #4]
 800b7ae:	00bb      	lsls	r3, r7, #2
 800b7b0:	18d3      	adds	r3, r2, r3
 800b7b2:	681a      	ldr	r2, [r3, #0]
 800b7b4:	2a00      	cmp	r2, #0
 800b7b6:	d013      	beq.n	800b7e0 <quorem+0x110>
 800b7b8:	9b00      	ldr	r3, [sp, #0]
 800b7ba:	3301      	adds	r3, #1
 800b7bc:	9300      	str	r3, [sp, #0]
 800b7be:	9800      	ldr	r0, [sp, #0]
 800b7c0:	b007      	add	sp, #28
 800b7c2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b7c4:	6823      	ldr	r3, [r4, #0]
 800b7c6:	2b00      	cmp	r3, #0
 800b7c8:	d104      	bne.n	800b7d4 <quorem+0x104>
 800b7ca:	3f01      	subs	r7, #1
 800b7cc:	9b01      	ldr	r3, [sp, #4]
 800b7ce:	3c04      	subs	r4, #4
 800b7d0:	42a3      	cmp	r3, r4
 800b7d2:	d3f7      	bcc.n	800b7c4 <quorem+0xf4>
 800b7d4:	6137      	str	r7, [r6, #16]
 800b7d6:	e7c8      	b.n	800b76a <quorem+0x9a>
 800b7d8:	681a      	ldr	r2, [r3, #0]
 800b7da:	2a00      	cmp	r2, #0
 800b7dc:	d104      	bne.n	800b7e8 <quorem+0x118>
 800b7de:	3f01      	subs	r7, #1
 800b7e0:	9a01      	ldr	r2, [sp, #4]
 800b7e2:	3b04      	subs	r3, #4
 800b7e4:	429a      	cmp	r2, r3
 800b7e6:	d3f7      	bcc.n	800b7d8 <quorem+0x108>
 800b7e8:	6137      	str	r7, [r6, #16]
 800b7ea:	e7e5      	b.n	800b7b8 <quorem+0xe8>

0800b7ec <_dtoa_r>:
 800b7ec:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b7ee:	0014      	movs	r4, r2
 800b7f0:	001d      	movs	r5, r3
 800b7f2:	69c6      	ldr	r6, [r0, #28]
 800b7f4:	b09d      	sub	sp, #116	@ 0x74
 800b7f6:	940a      	str	r4, [sp, #40]	@ 0x28
 800b7f8:	950b      	str	r5, [sp, #44]	@ 0x2c
 800b7fa:	9f25      	ldr	r7, [sp, #148]	@ 0x94
 800b7fc:	9003      	str	r0, [sp, #12]
 800b7fe:	2e00      	cmp	r6, #0
 800b800:	d10f      	bne.n	800b822 <_dtoa_r+0x36>
 800b802:	2010      	movs	r0, #16
 800b804:	f001 f98a 	bl	800cb1c <malloc>
 800b808:	9b03      	ldr	r3, [sp, #12]
 800b80a:	1e02      	subs	r2, r0, #0
 800b80c:	61d8      	str	r0, [r3, #28]
 800b80e:	d104      	bne.n	800b81a <_dtoa_r+0x2e>
 800b810:	21ef      	movs	r1, #239	@ 0xef
 800b812:	4bc7      	ldr	r3, [pc, #796]	@ (800bb30 <_dtoa_r+0x344>)
 800b814:	48c7      	ldr	r0, [pc, #796]	@ (800bb34 <_dtoa_r+0x348>)
 800b816:	f002 ff53 	bl	800e6c0 <__assert_func>
 800b81a:	6046      	str	r6, [r0, #4]
 800b81c:	6086      	str	r6, [r0, #8]
 800b81e:	6006      	str	r6, [r0, #0]
 800b820:	60c6      	str	r6, [r0, #12]
 800b822:	9b03      	ldr	r3, [sp, #12]
 800b824:	69db      	ldr	r3, [r3, #28]
 800b826:	6819      	ldr	r1, [r3, #0]
 800b828:	2900      	cmp	r1, #0
 800b82a:	d00b      	beq.n	800b844 <_dtoa_r+0x58>
 800b82c:	685a      	ldr	r2, [r3, #4]
 800b82e:	2301      	movs	r3, #1
 800b830:	4093      	lsls	r3, r2
 800b832:	604a      	str	r2, [r1, #4]
 800b834:	608b      	str	r3, [r1, #8]
 800b836:	9803      	ldr	r0, [sp, #12]
 800b838:	f001 fa82 	bl	800cd40 <_Bfree>
 800b83c:	2200      	movs	r2, #0
 800b83e:	9b03      	ldr	r3, [sp, #12]
 800b840:	69db      	ldr	r3, [r3, #28]
 800b842:	601a      	str	r2, [r3, #0]
 800b844:	2d00      	cmp	r5, #0
 800b846:	da1e      	bge.n	800b886 <_dtoa_r+0x9a>
 800b848:	2301      	movs	r3, #1
 800b84a:	603b      	str	r3, [r7, #0]
 800b84c:	006b      	lsls	r3, r5, #1
 800b84e:	085b      	lsrs	r3, r3, #1
 800b850:	930b      	str	r3, [sp, #44]	@ 0x2c
 800b852:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 800b854:	4bb8      	ldr	r3, [pc, #736]	@ (800bb38 <_dtoa_r+0x34c>)
 800b856:	4ab8      	ldr	r2, [pc, #736]	@ (800bb38 <_dtoa_r+0x34c>)
 800b858:	403b      	ands	r3, r7
 800b85a:	4293      	cmp	r3, r2
 800b85c:	d116      	bne.n	800b88c <_dtoa_r+0xa0>
 800b85e:	4bb7      	ldr	r3, [pc, #732]	@ (800bb3c <_dtoa_r+0x350>)
 800b860:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 800b862:	6013      	str	r3, [r2, #0]
 800b864:	033b      	lsls	r3, r7, #12
 800b866:	0b1b      	lsrs	r3, r3, #12
 800b868:	4323      	orrs	r3, r4
 800b86a:	d101      	bne.n	800b870 <_dtoa_r+0x84>
 800b86c:	f000 fd83 	bl	800c376 <_dtoa_r+0xb8a>
 800b870:	4bb3      	ldr	r3, [pc, #716]	@ (800bb40 <_dtoa_r+0x354>)
 800b872:	9a26      	ldr	r2, [sp, #152]	@ 0x98
 800b874:	9308      	str	r3, [sp, #32]
 800b876:	2a00      	cmp	r2, #0
 800b878:	d002      	beq.n	800b880 <_dtoa_r+0x94>
 800b87a:	4bb2      	ldr	r3, [pc, #712]	@ (800bb44 <_dtoa_r+0x358>)
 800b87c:	9a26      	ldr	r2, [sp, #152]	@ 0x98
 800b87e:	6013      	str	r3, [r2, #0]
 800b880:	9808      	ldr	r0, [sp, #32]
 800b882:	b01d      	add	sp, #116	@ 0x74
 800b884:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b886:	2300      	movs	r3, #0
 800b888:	603b      	str	r3, [r7, #0]
 800b88a:	e7e2      	b.n	800b852 <_dtoa_r+0x66>
 800b88c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800b88e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b890:	9212      	str	r2, [sp, #72]	@ 0x48
 800b892:	9313      	str	r3, [sp, #76]	@ 0x4c
 800b894:	9812      	ldr	r0, [sp, #72]	@ 0x48
 800b896:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 800b898:	2200      	movs	r2, #0
 800b89a:	2300      	movs	r3, #0
 800b89c:	f7f4 fde0 	bl	8000460 <__aeabi_dcmpeq>
 800b8a0:	1e06      	subs	r6, r0, #0
 800b8a2:	d00b      	beq.n	800b8bc <_dtoa_r+0xd0>
 800b8a4:	2301      	movs	r3, #1
 800b8a6:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 800b8a8:	6013      	str	r3, [r2, #0]
 800b8aa:	9b26      	ldr	r3, [sp, #152]	@ 0x98
 800b8ac:	2b00      	cmp	r3, #0
 800b8ae:	d002      	beq.n	800b8b6 <_dtoa_r+0xca>
 800b8b0:	4ba5      	ldr	r3, [pc, #660]	@ (800bb48 <_dtoa_r+0x35c>)
 800b8b2:	9a26      	ldr	r2, [sp, #152]	@ 0x98
 800b8b4:	6013      	str	r3, [r2, #0]
 800b8b6:	4ba5      	ldr	r3, [pc, #660]	@ (800bb4c <_dtoa_r+0x360>)
 800b8b8:	9308      	str	r3, [sp, #32]
 800b8ba:	e7e1      	b.n	800b880 <_dtoa_r+0x94>
 800b8bc:	ab1a      	add	r3, sp, #104	@ 0x68
 800b8be:	9301      	str	r3, [sp, #4]
 800b8c0:	ab1b      	add	r3, sp, #108	@ 0x6c
 800b8c2:	9300      	str	r3, [sp, #0]
 800b8c4:	9803      	ldr	r0, [sp, #12]
 800b8c6:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800b8c8:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800b8ca:	f001 fdf1 	bl	800d4b0 <__d2b>
 800b8ce:	007a      	lsls	r2, r7, #1
 800b8d0:	9005      	str	r0, [sp, #20]
 800b8d2:	0d52      	lsrs	r2, r2, #21
 800b8d4:	d100      	bne.n	800b8d8 <_dtoa_r+0xec>
 800b8d6:	e07b      	b.n	800b9d0 <_dtoa_r+0x1e4>
 800b8d8:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800b8da:	9618      	str	r6, [sp, #96]	@ 0x60
 800b8dc:	0319      	lsls	r1, r3, #12
 800b8de:	4b9c      	ldr	r3, [pc, #624]	@ (800bb50 <_dtoa_r+0x364>)
 800b8e0:	0b09      	lsrs	r1, r1, #12
 800b8e2:	430b      	orrs	r3, r1
 800b8e4:	499b      	ldr	r1, [pc, #620]	@ (800bb54 <_dtoa_r+0x368>)
 800b8e6:	1857      	adds	r7, r2, r1
 800b8e8:	9812      	ldr	r0, [sp, #72]	@ 0x48
 800b8ea:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 800b8ec:	0019      	movs	r1, r3
 800b8ee:	2200      	movs	r2, #0
 800b8f0:	4b99      	ldr	r3, [pc, #612]	@ (800bb58 <_dtoa_r+0x36c>)
 800b8f2:	f7f6 fbf5 	bl	80020e0 <__aeabi_dsub>
 800b8f6:	4a99      	ldr	r2, [pc, #612]	@ (800bb5c <_dtoa_r+0x370>)
 800b8f8:	4b99      	ldr	r3, [pc, #612]	@ (800bb60 <_dtoa_r+0x374>)
 800b8fa:	f7f6 f929 	bl	8001b50 <__aeabi_dmul>
 800b8fe:	4a99      	ldr	r2, [pc, #612]	@ (800bb64 <_dtoa_r+0x378>)
 800b900:	4b99      	ldr	r3, [pc, #612]	@ (800bb68 <_dtoa_r+0x37c>)
 800b902:	f7f5 f97d 	bl	8000c00 <__aeabi_dadd>
 800b906:	0004      	movs	r4, r0
 800b908:	0038      	movs	r0, r7
 800b90a:	000d      	movs	r5, r1
 800b90c:	f7f6 ffe2 	bl	80028d4 <__aeabi_i2d>
 800b910:	4a96      	ldr	r2, [pc, #600]	@ (800bb6c <_dtoa_r+0x380>)
 800b912:	4b97      	ldr	r3, [pc, #604]	@ (800bb70 <_dtoa_r+0x384>)
 800b914:	f7f6 f91c 	bl	8001b50 <__aeabi_dmul>
 800b918:	0002      	movs	r2, r0
 800b91a:	000b      	movs	r3, r1
 800b91c:	0020      	movs	r0, r4
 800b91e:	0029      	movs	r1, r5
 800b920:	f7f5 f96e 	bl	8000c00 <__aeabi_dadd>
 800b924:	0004      	movs	r4, r0
 800b926:	000d      	movs	r5, r1
 800b928:	f7f6 ff98 	bl	800285c <__aeabi_d2iz>
 800b92c:	2200      	movs	r2, #0
 800b92e:	9004      	str	r0, [sp, #16]
 800b930:	2300      	movs	r3, #0
 800b932:	0020      	movs	r0, r4
 800b934:	0029      	movs	r1, r5
 800b936:	f7f4 fd99 	bl	800046c <__aeabi_dcmplt>
 800b93a:	2800      	cmp	r0, #0
 800b93c:	d00b      	beq.n	800b956 <_dtoa_r+0x16a>
 800b93e:	9804      	ldr	r0, [sp, #16]
 800b940:	f7f6 ffc8 	bl	80028d4 <__aeabi_i2d>
 800b944:	002b      	movs	r3, r5
 800b946:	0022      	movs	r2, r4
 800b948:	f7f4 fd8a 	bl	8000460 <__aeabi_dcmpeq>
 800b94c:	4243      	negs	r3, r0
 800b94e:	4158      	adcs	r0, r3
 800b950:	9b04      	ldr	r3, [sp, #16]
 800b952:	1a1b      	subs	r3, r3, r0
 800b954:	9304      	str	r3, [sp, #16]
 800b956:	2301      	movs	r3, #1
 800b958:	9315      	str	r3, [sp, #84]	@ 0x54
 800b95a:	9b04      	ldr	r3, [sp, #16]
 800b95c:	2b16      	cmp	r3, #22
 800b95e:	d810      	bhi.n	800b982 <_dtoa_r+0x196>
 800b960:	9812      	ldr	r0, [sp, #72]	@ 0x48
 800b962:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 800b964:	9a04      	ldr	r2, [sp, #16]
 800b966:	4b83      	ldr	r3, [pc, #524]	@ (800bb74 <_dtoa_r+0x388>)
 800b968:	00d2      	lsls	r2, r2, #3
 800b96a:	189b      	adds	r3, r3, r2
 800b96c:	681a      	ldr	r2, [r3, #0]
 800b96e:	685b      	ldr	r3, [r3, #4]
 800b970:	f7f4 fd7c 	bl	800046c <__aeabi_dcmplt>
 800b974:	2800      	cmp	r0, #0
 800b976:	d047      	beq.n	800ba08 <_dtoa_r+0x21c>
 800b978:	9b04      	ldr	r3, [sp, #16]
 800b97a:	3b01      	subs	r3, #1
 800b97c:	9304      	str	r3, [sp, #16]
 800b97e:	2300      	movs	r3, #0
 800b980:	9315      	str	r3, [sp, #84]	@ 0x54
 800b982:	2200      	movs	r2, #0
 800b984:	9b1a      	ldr	r3, [sp, #104]	@ 0x68
 800b986:	9206      	str	r2, [sp, #24]
 800b988:	1bdb      	subs	r3, r3, r7
 800b98a:	1e5a      	subs	r2, r3, #1
 800b98c:	d53e      	bpl.n	800ba0c <_dtoa_r+0x220>
 800b98e:	2201      	movs	r2, #1
 800b990:	1ad3      	subs	r3, r2, r3
 800b992:	9306      	str	r3, [sp, #24]
 800b994:	2300      	movs	r3, #0
 800b996:	930d      	str	r3, [sp, #52]	@ 0x34
 800b998:	9b04      	ldr	r3, [sp, #16]
 800b99a:	2b00      	cmp	r3, #0
 800b99c:	db38      	blt.n	800ba10 <_dtoa_r+0x224>
 800b99e:	9a04      	ldr	r2, [sp, #16]
 800b9a0:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800b9a2:	4694      	mov	ip, r2
 800b9a4:	4463      	add	r3, ip
 800b9a6:	930d      	str	r3, [sp, #52]	@ 0x34
 800b9a8:	2300      	movs	r3, #0
 800b9aa:	9214      	str	r2, [sp, #80]	@ 0x50
 800b9ac:	930f      	str	r3, [sp, #60]	@ 0x3c
 800b9ae:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800b9b0:	2401      	movs	r4, #1
 800b9b2:	2b09      	cmp	r3, #9
 800b9b4:	d867      	bhi.n	800ba86 <_dtoa_r+0x29a>
 800b9b6:	2b05      	cmp	r3, #5
 800b9b8:	dd02      	ble.n	800b9c0 <_dtoa_r+0x1d4>
 800b9ba:	2400      	movs	r4, #0
 800b9bc:	3b04      	subs	r3, #4
 800b9be:	9322      	str	r3, [sp, #136]	@ 0x88
 800b9c0:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800b9c2:	1e98      	subs	r0, r3, #2
 800b9c4:	2803      	cmp	r0, #3
 800b9c6:	d867      	bhi.n	800ba98 <_dtoa_r+0x2ac>
 800b9c8:	f7f4 fbb0 	bl	800012c <__gnu_thumb1_case_uqi>
 800b9cc:	5b383a2b 	.word	0x5b383a2b
 800b9d0:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
 800b9d2:	9e1a      	ldr	r6, [sp, #104]	@ 0x68
 800b9d4:	18f6      	adds	r6, r6, r3
 800b9d6:	4b68      	ldr	r3, [pc, #416]	@ (800bb78 <_dtoa_r+0x38c>)
 800b9d8:	18f2      	adds	r2, r6, r3
 800b9da:	2a20      	cmp	r2, #32
 800b9dc:	dd0f      	ble.n	800b9fe <_dtoa_r+0x212>
 800b9de:	2340      	movs	r3, #64	@ 0x40
 800b9e0:	1a9b      	subs	r3, r3, r2
 800b9e2:	409f      	lsls	r7, r3
 800b9e4:	4b65      	ldr	r3, [pc, #404]	@ (800bb7c <_dtoa_r+0x390>)
 800b9e6:	0038      	movs	r0, r7
 800b9e8:	18f3      	adds	r3, r6, r3
 800b9ea:	40dc      	lsrs	r4, r3
 800b9ec:	4320      	orrs	r0, r4
 800b9ee:	f7f6 ff9f 	bl	8002930 <__aeabi_ui2d>
 800b9f2:	2201      	movs	r2, #1
 800b9f4:	4b62      	ldr	r3, [pc, #392]	@ (800bb80 <_dtoa_r+0x394>)
 800b9f6:	1e77      	subs	r7, r6, #1
 800b9f8:	18cb      	adds	r3, r1, r3
 800b9fa:	9218      	str	r2, [sp, #96]	@ 0x60
 800b9fc:	e776      	b.n	800b8ec <_dtoa_r+0x100>
 800b9fe:	2320      	movs	r3, #32
 800ba00:	0020      	movs	r0, r4
 800ba02:	1a9b      	subs	r3, r3, r2
 800ba04:	4098      	lsls	r0, r3
 800ba06:	e7f2      	b.n	800b9ee <_dtoa_r+0x202>
 800ba08:	9015      	str	r0, [sp, #84]	@ 0x54
 800ba0a:	e7ba      	b.n	800b982 <_dtoa_r+0x196>
 800ba0c:	920d      	str	r2, [sp, #52]	@ 0x34
 800ba0e:	e7c3      	b.n	800b998 <_dtoa_r+0x1ac>
 800ba10:	9b06      	ldr	r3, [sp, #24]
 800ba12:	9a04      	ldr	r2, [sp, #16]
 800ba14:	1a9b      	subs	r3, r3, r2
 800ba16:	9306      	str	r3, [sp, #24]
 800ba18:	4253      	negs	r3, r2
 800ba1a:	930f      	str	r3, [sp, #60]	@ 0x3c
 800ba1c:	2300      	movs	r3, #0
 800ba1e:	9314      	str	r3, [sp, #80]	@ 0x50
 800ba20:	e7c5      	b.n	800b9ae <_dtoa_r+0x1c2>
 800ba22:	2300      	movs	r3, #0
 800ba24:	9310      	str	r3, [sp, #64]	@ 0x40
 800ba26:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800ba28:	930e      	str	r3, [sp, #56]	@ 0x38
 800ba2a:	9309      	str	r3, [sp, #36]	@ 0x24
 800ba2c:	2b00      	cmp	r3, #0
 800ba2e:	dc13      	bgt.n	800ba58 <_dtoa_r+0x26c>
 800ba30:	2301      	movs	r3, #1
 800ba32:	001a      	movs	r2, r3
 800ba34:	930e      	str	r3, [sp, #56]	@ 0x38
 800ba36:	9309      	str	r3, [sp, #36]	@ 0x24
 800ba38:	9223      	str	r2, [sp, #140]	@ 0x8c
 800ba3a:	e00d      	b.n	800ba58 <_dtoa_r+0x26c>
 800ba3c:	2301      	movs	r3, #1
 800ba3e:	e7f1      	b.n	800ba24 <_dtoa_r+0x238>
 800ba40:	2300      	movs	r3, #0
 800ba42:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800ba44:	9310      	str	r3, [sp, #64]	@ 0x40
 800ba46:	4694      	mov	ip, r2
 800ba48:	9b04      	ldr	r3, [sp, #16]
 800ba4a:	4463      	add	r3, ip
 800ba4c:	930e      	str	r3, [sp, #56]	@ 0x38
 800ba4e:	3301      	adds	r3, #1
 800ba50:	9309      	str	r3, [sp, #36]	@ 0x24
 800ba52:	2b00      	cmp	r3, #0
 800ba54:	dc00      	bgt.n	800ba58 <_dtoa_r+0x26c>
 800ba56:	2301      	movs	r3, #1
 800ba58:	9a03      	ldr	r2, [sp, #12]
 800ba5a:	2100      	movs	r1, #0
 800ba5c:	69d0      	ldr	r0, [r2, #28]
 800ba5e:	2204      	movs	r2, #4
 800ba60:	0015      	movs	r5, r2
 800ba62:	3514      	adds	r5, #20
 800ba64:	429d      	cmp	r5, r3
 800ba66:	d91b      	bls.n	800baa0 <_dtoa_r+0x2b4>
 800ba68:	6041      	str	r1, [r0, #4]
 800ba6a:	9803      	ldr	r0, [sp, #12]
 800ba6c:	f001 f924 	bl	800ccb8 <_Balloc>
 800ba70:	9008      	str	r0, [sp, #32]
 800ba72:	2800      	cmp	r0, #0
 800ba74:	d117      	bne.n	800baa6 <_dtoa_r+0x2ba>
 800ba76:	21b0      	movs	r1, #176	@ 0xb0
 800ba78:	4b42      	ldr	r3, [pc, #264]	@ (800bb84 <_dtoa_r+0x398>)
 800ba7a:	482e      	ldr	r0, [pc, #184]	@ (800bb34 <_dtoa_r+0x348>)
 800ba7c:	9a08      	ldr	r2, [sp, #32]
 800ba7e:	31ff      	adds	r1, #255	@ 0xff
 800ba80:	e6c9      	b.n	800b816 <_dtoa_r+0x2a>
 800ba82:	2301      	movs	r3, #1
 800ba84:	e7dd      	b.n	800ba42 <_dtoa_r+0x256>
 800ba86:	2300      	movs	r3, #0
 800ba88:	9410      	str	r4, [sp, #64]	@ 0x40
 800ba8a:	9322      	str	r3, [sp, #136]	@ 0x88
 800ba8c:	3b01      	subs	r3, #1
 800ba8e:	930e      	str	r3, [sp, #56]	@ 0x38
 800ba90:	9309      	str	r3, [sp, #36]	@ 0x24
 800ba92:	2200      	movs	r2, #0
 800ba94:	3313      	adds	r3, #19
 800ba96:	e7cf      	b.n	800ba38 <_dtoa_r+0x24c>
 800ba98:	2301      	movs	r3, #1
 800ba9a:	9310      	str	r3, [sp, #64]	@ 0x40
 800ba9c:	3b02      	subs	r3, #2
 800ba9e:	e7f6      	b.n	800ba8e <_dtoa_r+0x2a2>
 800baa0:	3101      	adds	r1, #1
 800baa2:	0052      	lsls	r2, r2, #1
 800baa4:	e7dc      	b.n	800ba60 <_dtoa_r+0x274>
 800baa6:	9b03      	ldr	r3, [sp, #12]
 800baa8:	9a08      	ldr	r2, [sp, #32]
 800baaa:	69db      	ldr	r3, [r3, #28]
 800baac:	601a      	str	r2, [r3, #0]
 800baae:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bab0:	2b0e      	cmp	r3, #14
 800bab2:	d900      	bls.n	800bab6 <_dtoa_r+0x2ca>
 800bab4:	e0d9      	b.n	800bc6a <_dtoa_r+0x47e>
 800bab6:	2c00      	cmp	r4, #0
 800bab8:	d100      	bne.n	800babc <_dtoa_r+0x2d0>
 800baba:	e0d6      	b.n	800bc6a <_dtoa_r+0x47e>
 800babc:	9b04      	ldr	r3, [sp, #16]
 800babe:	2b00      	cmp	r3, #0
 800bac0:	dd64      	ble.n	800bb8c <_dtoa_r+0x3a0>
 800bac2:	210f      	movs	r1, #15
 800bac4:	9a04      	ldr	r2, [sp, #16]
 800bac6:	4b2b      	ldr	r3, [pc, #172]	@ (800bb74 <_dtoa_r+0x388>)
 800bac8:	400a      	ands	r2, r1
 800baca:	00d2      	lsls	r2, r2, #3
 800bacc:	189b      	adds	r3, r3, r2
 800bace:	681e      	ldr	r6, [r3, #0]
 800bad0:	685f      	ldr	r7, [r3, #4]
 800bad2:	9b04      	ldr	r3, [sp, #16]
 800bad4:	2402      	movs	r4, #2
 800bad6:	111d      	asrs	r5, r3, #4
 800bad8:	05db      	lsls	r3, r3, #23
 800bada:	d50a      	bpl.n	800baf2 <_dtoa_r+0x306>
 800badc:	4b2a      	ldr	r3, [pc, #168]	@ (800bb88 <_dtoa_r+0x39c>)
 800bade:	400d      	ands	r5, r1
 800bae0:	6a1a      	ldr	r2, [r3, #32]
 800bae2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bae4:	9812      	ldr	r0, [sp, #72]	@ 0x48
 800bae6:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 800bae8:	f7f5 fbee 	bl	80012c8 <__aeabi_ddiv>
 800baec:	900a      	str	r0, [sp, #40]	@ 0x28
 800baee:	910b      	str	r1, [sp, #44]	@ 0x2c
 800baf0:	3401      	adds	r4, #1
 800baf2:	4b25      	ldr	r3, [pc, #148]	@ (800bb88 <_dtoa_r+0x39c>)
 800baf4:	930c      	str	r3, [sp, #48]	@ 0x30
 800baf6:	2d00      	cmp	r5, #0
 800baf8:	d108      	bne.n	800bb0c <_dtoa_r+0x320>
 800bafa:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800bafc:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800bafe:	0032      	movs	r2, r6
 800bb00:	003b      	movs	r3, r7
 800bb02:	f7f5 fbe1 	bl	80012c8 <__aeabi_ddiv>
 800bb06:	900a      	str	r0, [sp, #40]	@ 0x28
 800bb08:	910b      	str	r1, [sp, #44]	@ 0x2c
 800bb0a:	e05a      	b.n	800bbc2 <_dtoa_r+0x3d6>
 800bb0c:	2301      	movs	r3, #1
 800bb0e:	421d      	tst	r5, r3
 800bb10:	d009      	beq.n	800bb26 <_dtoa_r+0x33a>
 800bb12:	18e4      	adds	r4, r4, r3
 800bb14:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800bb16:	0030      	movs	r0, r6
 800bb18:	681a      	ldr	r2, [r3, #0]
 800bb1a:	685b      	ldr	r3, [r3, #4]
 800bb1c:	0039      	movs	r1, r7
 800bb1e:	f7f6 f817 	bl	8001b50 <__aeabi_dmul>
 800bb22:	0006      	movs	r6, r0
 800bb24:	000f      	movs	r7, r1
 800bb26:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800bb28:	106d      	asrs	r5, r5, #1
 800bb2a:	3308      	adds	r3, #8
 800bb2c:	e7e2      	b.n	800baf4 <_dtoa_r+0x308>
 800bb2e:	46c0      	nop			@ (mov r8, r8)
 800bb30:	0800ebac 	.word	0x0800ebac
 800bb34:	0800ebc3 	.word	0x0800ebc3
 800bb38:	7ff00000 	.word	0x7ff00000
 800bb3c:	0000270f 	.word	0x0000270f
 800bb40:	0800eba8 	.word	0x0800eba8
 800bb44:	0800ebab 	.word	0x0800ebab
 800bb48:	0800ef11 	.word	0x0800ef11
 800bb4c:	0800ef10 	.word	0x0800ef10
 800bb50:	3ff00000 	.word	0x3ff00000
 800bb54:	fffffc01 	.word	0xfffffc01
 800bb58:	3ff80000 	.word	0x3ff80000
 800bb5c:	636f4361 	.word	0x636f4361
 800bb60:	3fd287a7 	.word	0x3fd287a7
 800bb64:	8b60c8b3 	.word	0x8b60c8b3
 800bb68:	3fc68a28 	.word	0x3fc68a28
 800bb6c:	509f79fb 	.word	0x509f79fb
 800bb70:	3fd34413 	.word	0x3fd34413
 800bb74:	0800ed20 	.word	0x0800ed20
 800bb78:	00000432 	.word	0x00000432
 800bb7c:	00000412 	.word	0x00000412
 800bb80:	fe100000 	.word	0xfe100000
 800bb84:	0800ec1b 	.word	0x0800ec1b
 800bb88:	0800ecf8 	.word	0x0800ecf8
 800bb8c:	9b04      	ldr	r3, [sp, #16]
 800bb8e:	2402      	movs	r4, #2
 800bb90:	2b00      	cmp	r3, #0
 800bb92:	d016      	beq.n	800bbc2 <_dtoa_r+0x3d6>
 800bb94:	9812      	ldr	r0, [sp, #72]	@ 0x48
 800bb96:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 800bb98:	220f      	movs	r2, #15
 800bb9a:	425d      	negs	r5, r3
 800bb9c:	402a      	ands	r2, r5
 800bb9e:	4bd7      	ldr	r3, [pc, #860]	@ (800befc <_dtoa_r+0x710>)
 800bba0:	00d2      	lsls	r2, r2, #3
 800bba2:	189b      	adds	r3, r3, r2
 800bba4:	681a      	ldr	r2, [r3, #0]
 800bba6:	685b      	ldr	r3, [r3, #4]
 800bba8:	f7f5 ffd2 	bl	8001b50 <__aeabi_dmul>
 800bbac:	2701      	movs	r7, #1
 800bbae:	2300      	movs	r3, #0
 800bbb0:	900a      	str	r0, [sp, #40]	@ 0x28
 800bbb2:	910b      	str	r1, [sp, #44]	@ 0x2c
 800bbb4:	4ed2      	ldr	r6, [pc, #840]	@ (800bf00 <_dtoa_r+0x714>)
 800bbb6:	112d      	asrs	r5, r5, #4
 800bbb8:	2d00      	cmp	r5, #0
 800bbba:	d000      	beq.n	800bbbe <_dtoa_r+0x3d2>
 800bbbc:	e0ba      	b.n	800bd34 <_dtoa_r+0x548>
 800bbbe:	2b00      	cmp	r3, #0
 800bbc0:	d1a1      	bne.n	800bb06 <_dtoa_r+0x31a>
 800bbc2:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 800bbc4:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 800bbc6:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800bbc8:	2b00      	cmp	r3, #0
 800bbca:	d100      	bne.n	800bbce <_dtoa_r+0x3e2>
 800bbcc:	e0bd      	b.n	800bd4a <_dtoa_r+0x55e>
 800bbce:	2200      	movs	r2, #0
 800bbd0:	0030      	movs	r0, r6
 800bbd2:	0039      	movs	r1, r7
 800bbd4:	4bcb      	ldr	r3, [pc, #812]	@ (800bf04 <_dtoa_r+0x718>)
 800bbd6:	f7f4 fc49 	bl	800046c <__aeabi_dcmplt>
 800bbda:	2800      	cmp	r0, #0
 800bbdc:	d100      	bne.n	800bbe0 <_dtoa_r+0x3f4>
 800bbde:	e0b4      	b.n	800bd4a <_dtoa_r+0x55e>
 800bbe0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bbe2:	2b00      	cmp	r3, #0
 800bbe4:	d100      	bne.n	800bbe8 <_dtoa_r+0x3fc>
 800bbe6:	e0b0      	b.n	800bd4a <_dtoa_r+0x55e>
 800bbe8:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800bbea:	2b00      	cmp	r3, #0
 800bbec:	dd39      	ble.n	800bc62 <_dtoa_r+0x476>
 800bbee:	9b04      	ldr	r3, [sp, #16]
 800bbf0:	2200      	movs	r2, #0
 800bbf2:	3b01      	subs	r3, #1
 800bbf4:	930c      	str	r3, [sp, #48]	@ 0x30
 800bbf6:	0030      	movs	r0, r6
 800bbf8:	4bc3      	ldr	r3, [pc, #780]	@ (800bf08 <_dtoa_r+0x71c>)
 800bbfa:	0039      	movs	r1, r7
 800bbfc:	f7f5 ffa8 	bl	8001b50 <__aeabi_dmul>
 800bc00:	900a      	str	r0, [sp, #40]	@ 0x28
 800bc02:	910b      	str	r1, [sp, #44]	@ 0x2c
 800bc04:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800bc06:	3401      	adds	r4, #1
 800bc08:	0020      	movs	r0, r4
 800bc0a:	9311      	str	r3, [sp, #68]	@ 0x44
 800bc0c:	f7f6 fe62 	bl	80028d4 <__aeabi_i2d>
 800bc10:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800bc12:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800bc14:	f7f5 ff9c 	bl	8001b50 <__aeabi_dmul>
 800bc18:	4bbc      	ldr	r3, [pc, #752]	@ (800bf0c <_dtoa_r+0x720>)
 800bc1a:	2200      	movs	r2, #0
 800bc1c:	f7f4 fff0 	bl	8000c00 <__aeabi_dadd>
 800bc20:	4bbb      	ldr	r3, [pc, #748]	@ (800bf10 <_dtoa_r+0x724>)
 800bc22:	0006      	movs	r6, r0
 800bc24:	18cf      	adds	r7, r1, r3
 800bc26:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800bc28:	2b00      	cmp	r3, #0
 800bc2a:	d000      	beq.n	800bc2e <_dtoa_r+0x442>
 800bc2c:	e091      	b.n	800bd52 <_dtoa_r+0x566>
 800bc2e:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800bc30:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800bc32:	2200      	movs	r2, #0
 800bc34:	4bb7      	ldr	r3, [pc, #732]	@ (800bf14 <_dtoa_r+0x728>)
 800bc36:	f7f6 fa53 	bl	80020e0 <__aeabi_dsub>
 800bc3a:	0032      	movs	r2, r6
 800bc3c:	003b      	movs	r3, r7
 800bc3e:	0004      	movs	r4, r0
 800bc40:	000d      	movs	r5, r1
 800bc42:	f7f4 fc27 	bl	8000494 <__aeabi_dcmpgt>
 800bc46:	2800      	cmp	r0, #0
 800bc48:	d000      	beq.n	800bc4c <_dtoa_r+0x460>
 800bc4a:	e29d      	b.n	800c188 <_dtoa_r+0x99c>
 800bc4c:	2180      	movs	r1, #128	@ 0x80
 800bc4e:	0609      	lsls	r1, r1, #24
 800bc50:	187b      	adds	r3, r7, r1
 800bc52:	0032      	movs	r2, r6
 800bc54:	0020      	movs	r0, r4
 800bc56:	0029      	movs	r1, r5
 800bc58:	f7f4 fc08 	bl	800046c <__aeabi_dcmplt>
 800bc5c:	2800      	cmp	r0, #0
 800bc5e:	d000      	beq.n	800bc62 <_dtoa_r+0x476>
 800bc60:	e130      	b.n	800bec4 <_dtoa_r+0x6d8>
 800bc62:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800bc64:	9c13      	ldr	r4, [sp, #76]	@ 0x4c
 800bc66:	930a      	str	r3, [sp, #40]	@ 0x28
 800bc68:	940b      	str	r4, [sp, #44]	@ 0x2c
 800bc6a:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
 800bc6c:	2b00      	cmp	r3, #0
 800bc6e:	da00      	bge.n	800bc72 <_dtoa_r+0x486>
 800bc70:	e177      	b.n	800bf62 <_dtoa_r+0x776>
 800bc72:	9a04      	ldr	r2, [sp, #16]
 800bc74:	2a0e      	cmp	r2, #14
 800bc76:	dd00      	ble.n	800bc7a <_dtoa_r+0x48e>
 800bc78:	e173      	b.n	800bf62 <_dtoa_r+0x776>
 800bc7a:	4ba0      	ldr	r3, [pc, #640]	@ (800befc <_dtoa_r+0x710>)
 800bc7c:	00d2      	lsls	r2, r2, #3
 800bc7e:	189b      	adds	r3, r3, r2
 800bc80:	685c      	ldr	r4, [r3, #4]
 800bc82:	681b      	ldr	r3, [r3, #0]
 800bc84:	9306      	str	r3, [sp, #24]
 800bc86:	9407      	str	r4, [sp, #28]
 800bc88:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800bc8a:	2b00      	cmp	r3, #0
 800bc8c:	da03      	bge.n	800bc96 <_dtoa_r+0x4aa>
 800bc8e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bc90:	2b00      	cmp	r3, #0
 800bc92:	dc00      	bgt.n	800bc96 <_dtoa_r+0x4aa>
 800bc94:	e106      	b.n	800bea4 <_dtoa_r+0x6b8>
 800bc96:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 800bc98:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 800bc9a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bc9c:	9d08      	ldr	r5, [sp, #32]
 800bc9e:	3b01      	subs	r3, #1
 800bca0:	195b      	adds	r3, r3, r5
 800bca2:	930a      	str	r3, [sp, #40]	@ 0x28
 800bca4:	9a06      	ldr	r2, [sp, #24]
 800bca6:	9b07      	ldr	r3, [sp, #28]
 800bca8:	0030      	movs	r0, r6
 800bcaa:	0039      	movs	r1, r7
 800bcac:	f7f5 fb0c 	bl	80012c8 <__aeabi_ddiv>
 800bcb0:	f7f6 fdd4 	bl	800285c <__aeabi_d2iz>
 800bcb4:	9009      	str	r0, [sp, #36]	@ 0x24
 800bcb6:	f7f6 fe0d 	bl	80028d4 <__aeabi_i2d>
 800bcba:	9a06      	ldr	r2, [sp, #24]
 800bcbc:	9b07      	ldr	r3, [sp, #28]
 800bcbe:	f7f5 ff47 	bl	8001b50 <__aeabi_dmul>
 800bcc2:	0002      	movs	r2, r0
 800bcc4:	000b      	movs	r3, r1
 800bcc6:	0030      	movs	r0, r6
 800bcc8:	0039      	movs	r1, r7
 800bcca:	f7f6 fa09 	bl	80020e0 <__aeabi_dsub>
 800bcce:	002b      	movs	r3, r5
 800bcd0:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800bcd2:	3501      	adds	r5, #1
 800bcd4:	3230      	adds	r2, #48	@ 0x30
 800bcd6:	701a      	strb	r2, [r3, #0]
 800bcd8:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800bcda:	002c      	movs	r4, r5
 800bcdc:	429a      	cmp	r2, r3
 800bcde:	d000      	beq.n	800bce2 <_dtoa_r+0x4f6>
 800bce0:	e131      	b.n	800bf46 <_dtoa_r+0x75a>
 800bce2:	0002      	movs	r2, r0
 800bce4:	000b      	movs	r3, r1
 800bce6:	f7f4 ff8b 	bl	8000c00 <__aeabi_dadd>
 800bcea:	9a06      	ldr	r2, [sp, #24]
 800bcec:	9b07      	ldr	r3, [sp, #28]
 800bcee:	0006      	movs	r6, r0
 800bcf0:	000f      	movs	r7, r1
 800bcf2:	f7f4 fbcf 	bl	8000494 <__aeabi_dcmpgt>
 800bcf6:	2800      	cmp	r0, #0
 800bcf8:	d000      	beq.n	800bcfc <_dtoa_r+0x510>
 800bcfa:	e10f      	b.n	800bf1c <_dtoa_r+0x730>
 800bcfc:	9a06      	ldr	r2, [sp, #24]
 800bcfe:	9b07      	ldr	r3, [sp, #28]
 800bd00:	0030      	movs	r0, r6
 800bd02:	0039      	movs	r1, r7
 800bd04:	f7f4 fbac 	bl	8000460 <__aeabi_dcmpeq>
 800bd08:	2800      	cmp	r0, #0
 800bd0a:	d003      	beq.n	800bd14 <_dtoa_r+0x528>
 800bd0c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bd0e:	07dd      	lsls	r5, r3, #31
 800bd10:	d500      	bpl.n	800bd14 <_dtoa_r+0x528>
 800bd12:	e103      	b.n	800bf1c <_dtoa_r+0x730>
 800bd14:	9905      	ldr	r1, [sp, #20]
 800bd16:	9803      	ldr	r0, [sp, #12]
 800bd18:	f001 f812 	bl	800cd40 <_Bfree>
 800bd1c:	2300      	movs	r3, #0
 800bd1e:	7023      	strb	r3, [r4, #0]
 800bd20:	9b04      	ldr	r3, [sp, #16]
 800bd22:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 800bd24:	3301      	adds	r3, #1
 800bd26:	6013      	str	r3, [r2, #0]
 800bd28:	9b26      	ldr	r3, [sp, #152]	@ 0x98
 800bd2a:	2b00      	cmp	r3, #0
 800bd2c:	d100      	bne.n	800bd30 <_dtoa_r+0x544>
 800bd2e:	e5a7      	b.n	800b880 <_dtoa_r+0x94>
 800bd30:	601c      	str	r4, [r3, #0]
 800bd32:	e5a5      	b.n	800b880 <_dtoa_r+0x94>
 800bd34:	423d      	tst	r5, r7
 800bd36:	d005      	beq.n	800bd44 <_dtoa_r+0x558>
 800bd38:	6832      	ldr	r2, [r6, #0]
 800bd3a:	6873      	ldr	r3, [r6, #4]
 800bd3c:	f7f5 ff08 	bl	8001b50 <__aeabi_dmul>
 800bd40:	003b      	movs	r3, r7
 800bd42:	3401      	adds	r4, #1
 800bd44:	106d      	asrs	r5, r5, #1
 800bd46:	3608      	adds	r6, #8
 800bd48:	e736      	b.n	800bbb8 <_dtoa_r+0x3cc>
 800bd4a:	9b04      	ldr	r3, [sp, #16]
 800bd4c:	930c      	str	r3, [sp, #48]	@ 0x30
 800bd4e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bd50:	e75a      	b.n	800bc08 <_dtoa_r+0x41c>
 800bd52:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800bd54:	4b69      	ldr	r3, [pc, #420]	@ (800befc <_dtoa_r+0x710>)
 800bd56:	3a01      	subs	r2, #1
 800bd58:	00d2      	lsls	r2, r2, #3
 800bd5a:	9910      	ldr	r1, [sp, #64]	@ 0x40
 800bd5c:	189b      	adds	r3, r3, r2
 800bd5e:	681a      	ldr	r2, [r3, #0]
 800bd60:	685b      	ldr	r3, [r3, #4]
 800bd62:	2900      	cmp	r1, #0
 800bd64:	d04c      	beq.n	800be00 <_dtoa_r+0x614>
 800bd66:	2000      	movs	r0, #0
 800bd68:	496b      	ldr	r1, [pc, #428]	@ (800bf18 <_dtoa_r+0x72c>)
 800bd6a:	f7f5 faad 	bl	80012c8 <__aeabi_ddiv>
 800bd6e:	0032      	movs	r2, r6
 800bd70:	003b      	movs	r3, r7
 800bd72:	f7f6 f9b5 	bl	80020e0 <__aeabi_dsub>
 800bd76:	9a08      	ldr	r2, [sp, #32]
 800bd78:	0006      	movs	r6, r0
 800bd7a:	4694      	mov	ip, r2
 800bd7c:	000f      	movs	r7, r1
 800bd7e:	9b08      	ldr	r3, [sp, #32]
 800bd80:	9316      	str	r3, [sp, #88]	@ 0x58
 800bd82:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800bd84:	4463      	add	r3, ip
 800bd86:	9311      	str	r3, [sp, #68]	@ 0x44
 800bd88:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800bd8a:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800bd8c:	f7f6 fd66 	bl	800285c <__aeabi_d2iz>
 800bd90:	0005      	movs	r5, r0
 800bd92:	f7f6 fd9f 	bl	80028d4 <__aeabi_i2d>
 800bd96:	0002      	movs	r2, r0
 800bd98:	000b      	movs	r3, r1
 800bd9a:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800bd9c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800bd9e:	f7f6 f99f 	bl	80020e0 <__aeabi_dsub>
 800bda2:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800bda4:	3530      	adds	r5, #48	@ 0x30
 800bda6:	1c5c      	adds	r4, r3, #1
 800bda8:	701d      	strb	r5, [r3, #0]
 800bdaa:	0032      	movs	r2, r6
 800bdac:	003b      	movs	r3, r7
 800bdae:	900a      	str	r0, [sp, #40]	@ 0x28
 800bdb0:	910b      	str	r1, [sp, #44]	@ 0x2c
 800bdb2:	f7f4 fb5b 	bl	800046c <__aeabi_dcmplt>
 800bdb6:	2800      	cmp	r0, #0
 800bdb8:	d16a      	bne.n	800be90 <_dtoa_r+0x6a4>
 800bdba:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800bdbc:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800bdbe:	2000      	movs	r0, #0
 800bdc0:	4950      	ldr	r1, [pc, #320]	@ (800bf04 <_dtoa_r+0x718>)
 800bdc2:	f7f6 f98d 	bl	80020e0 <__aeabi_dsub>
 800bdc6:	0032      	movs	r2, r6
 800bdc8:	003b      	movs	r3, r7
 800bdca:	f7f4 fb4f 	bl	800046c <__aeabi_dcmplt>
 800bdce:	2800      	cmp	r0, #0
 800bdd0:	d000      	beq.n	800bdd4 <_dtoa_r+0x5e8>
 800bdd2:	e0a5      	b.n	800bf20 <_dtoa_r+0x734>
 800bdd4:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800bdd6:	42a3      	cmp	r3, r4
 800bdd8:	d100      	bne.n	800bddc <_dtoa_r+0x5f0>
 800bdda:	e742      	b.n	800bc62 <_dtoa_r+0x476>
 800bddc:	2200      	movs	r2, #0
 800bdde:	0030      	movs	r0, r6
 800bde0:	0039      	movs	r1, r7
 800bde2:	4b49      	ldr	r3, [pc, #292]	@ (800bf08 <_dtoa_r+0x71c>)
 800bde4:	f7f5 feb4 	bl	8001b50 <__aeabi_dmul>
 800bde8:	2200      	movs	r2, #0
 800bdea:	0006      	movs	r6, r0
 800bdec:	000f      	movs	r7, r1
 800bdee:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800bdf0:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800bdf2:	4b45      	ldr	r3, [pc, #276]	@ (800bf08 <_dtoa_r+0x71c>)
 800bdf4:	f7f5 feac 	bl	8001b50 <__aeabi_dmul>
 800bdf8:	9416      	str	r4, [sp, #88]	@ 0x58
 800bdfa:	900a      	str	r0, [sp, #40]	@ 0x28
 800bdfc:	910b      	str	r1, [sp, #44]	@ 0x2c
 800bdfe:	e7c3      	b.n	800bd88 <_dtoa_r+0x59c>
 800be00:	0030      	movs	r0, r6
 800be02:	0039      	movs	r1, r7
 800be04:	f7f5 fea4 	bl	8001b50 <__aeabi_dmul>
 800be08:	9d08      	ldr	r5, [sp, #32]
 800be0a:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800be0c:	002b      	movs	r3, r5
 800be0e:	4694      	mov	ip, r2
 800be10:	9016      	str	r0, [sp, #88]	@ 0x58
 800be12:	9117      	str	r1, [sp, #92]	@ 0x5c
 800be14:	4463      	add	r3, ip
 800be16:	9319      	str	r3, [sp, #100]	@ 0x64
 800be18:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800be1a:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800be1c:	f7f6 fd1e 	bl	800285c <__aeabi_d2iz>
 800be20:	0004      	movs	r4, r0
 800be22:	f7f6 fd57 	bl	80028d4 <__aeabi_i2d>
 800be26:	000b      	movs	r3, r1
 800be28:	0002      	movs	r2, r0
 800be2a:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800be2c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800be2e:	f7f6 f957 	bl	80020e0 <__aeabi_dsub>
 800be32:	3430      	adds	r4, #48	@ 0x30
 800be34:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800be36:	702c      	strb	r4, [r5, #0]
 800be38:	3501      	adds	r5, #1
 800be3a:	0006      	movs	r6, r0
 800be3c:	000f      	movs	r7, r1
 800be3e:	42ab      	cmp	r3, r5
 800be40:	d129      	bne.n	800be96 <_dtoa_r+0x6aa>
 800be42:	9816      	ldr	r0, [sp, #88]	@ 0x58
 800be44:	9917      	ldr	r1, [sp, #92]	@ 0x5c
 800be46:	9b08      	ldr	r3, [sp, #32]
 800be48:	9c11      	ldr	r4, [sp, #68]	@ 0x44
 800be4a:	469c      	mov	ip, r3
 800be4c:	2200      	movs	r2, #0
 800be4e:	4b32      	ldr	r3, [pc, #200]	@ (800bf18 <_dtoa_r+0x72c>)
 800be50:	4464      	add	r4, ip
 800be52:	f7f4 fed5 	bl	8000c00 <__aeabi_dadd>
 800be56:	0002      	movs	r2, r0
 800be58:	000b      	movs	r3, r1
 800be5a:	0030      	movs	r0, r6
 800be5c:	0039      	movs	r1, r7
 800be5e:	f7f4 fb19 	bl	8000494 <__aeabi_dcmpgt>
 800be62:	2800      	cmp	r0, #0
 800be64:	d15c      	bne.n	800bf20 <_dtoa_r+0x734>
 800be66:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 800be68:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800be6a:	2000      	movs	r0, #0
 800be6c:	492a      	ldr	r1, [pc, #168]	@ (800bf18 <_dtoa_r+0x72c>)
 800be6e:	f7f6 f937 	bl	80020e0 <__aeabi_dsub>
 800be72:	0002      	movs	r2, r0
 800be74:	000b      	movs	r3, r1
 800be76:	0030      	movs	r0, r6
 800be78:	0039      	movs	r1, r7
 800be7a:	f7f4 faf7 	bl	800046c <__aeabi_dcmplt>
 800be7e:	2800      	cmp	r0, #0
 800be80:	d100      	bne.n	800be84 <_dtoa_r+0x698>
 800be82:	e6ee      	b.n	800bc62 <_dtoa_r+0x476>
 800be84:	0023      	movs	r3, r4
 800be86:	3c01      	subs	r4, #1
 800be88:	7822      	ldrb	r2, [r4, #0]
 800be8a:	2a30      	cmp	r2, #48	@ 0x30
 800be8c:	d0fa      	beq.n	800be84 <_dtoa_r+0x698>
 800be8e:	001c      	movs	r4, r3
 800be90:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800be92:	9304      	str	r3, [sp, #16]
 800be94:	e73e      	b.n	800bd14 <_dtoa_r+0x528>
 800be96:	2200      	movs	r2, #0
 800be98:	4b1b      	ldr	r3, [pc, #108]	@ (800bf08 <_dtoa_r+0x71c>)
 800be9a:	f7f5 fe59 	bl	8001b50 <__aeabi_dmul>
 800be9e:	900a      	str	r0, [sp, #40]	@ 0x28
 800bea0:	910b      	str	r1, [sp, #44]	@ 0x2c
 800bea2:	e7b9      	b.n	800be18 <_dtoa_r+0x62c>
 800bea4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bea6:	2b00      	cmp	r3, #0
 800bea8:	d10c      	bne.n	800bec4 <_dtoa_r+0x6d8>
 800beaa:	9806      	ldr	r0, [sp, #24]
 800beac:	9907      	ldr	r1, [sp, #28]
 800beae:	2200      	movs	r2, #0
 800beb0:	4b18      	ldr	r3, [pc, #96]	@ (800bf14 <_dtoa_r+0x728>)
 800beb2:	f7f5 fe4d 	bl	8001b50 <__aeabi_dmul>
 800beb6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800beb8:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800beba:	f7f4 faf5 	bl	80004a8 <__aeabi_dcmpge>
 800bebe:	2800      	cmp	r0, #0
 800bec0:	d100      	bne.n	800bec4 <_dtoa_r+0x6d8>
 800bec2:	e164      	b.n	800c18e <_dtoa_r+0x9a2>
 800bec4:	2600      	movs	r6, #0
 800bec6:	0037      	movs	r7, r6
 800bec8:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800beca:	9c08      	ldr	r4, [sp, #32]
 800becc:	43db      	mvns	r3, r3
 800bece:	930c      	str	r3, [sp, #48]	@ 0x30
 800bed0:	2300      	movs	r3, #0
 800bed2:	9304      	str	r3, [sp, #16]
 800bed4:	0031      	movs	r1, r6
 800bed6:	9803      	ldr	r0, [sp, #12]
 800bed8:	f000 ff32 	bl	800cd40 <_Bfree>
 800bedc:	2f00      	cmp	r7, #0
 800bede:	d0d7      	beq.n	800be90 <_dtoa_r+0x6a4>
 800bee0:	9b04      	ldr	r3, [sp, #16]
 800bee2:	2b00      	cmp	r3, #0
 800bee4:	d005      	beq.n	800bef2 <_dtoa_r+0x706>
 800bee6:	42bb      	cmp	r3, r7
 800bee8:	d003      	beq.n	800bef2 <_dtoa_r+0x706>
 800beea:	0019      	movs	r1, r3
 800beec:	9803      	ldr	r0, [sp, #12]
 800beee:	f000 ff27 	bl	800cd40 <_Bfree>
 800bef2:	0039      	movs	r1, r7
 800bef4:	9803      	ldr	r0, [sp, #12]
 800bef6:	f000 ff23 	bl	800cd40 <_Bfree>
 800befa:	e7c9      	b.n	800be90 <_dtoa_r+0x6a4>
 800befc:	0800ed20 	.word	0x0800ed20
 800bf00:	0800ecf8 	.word	0x0800ecf8
 800bf04:	3ff00000 	.word	0x3ff00000
 800bf08:	40240000 	.word	0x40240000
 800bf0c:	401c0000 	.word	0x401c0000
 800bf10:	fcc00000 	.word	0xfcc00000
 800bf14:	40140000 	.word	0x40140000
 800bf18:	3fe00000 	.word	0x3fe00000
 800bf1c:	9b04      	ldr	r3, [sp, #16]
 800bf1e:	930c      	str	r3, [sp, #48]	@ 0x30
 800bf20:	0023      	movs	r3, r4
 800bf22:	001c      	movs	r4, r3
 800bf24:	3b01      	subs	r3, #1
 800bf26:	781a      	ldrb	r2, [r3, #0]
 800bf28:	2a39      	cmp	r2, #57	@ 0x39
 800bf2a:	d108      	bne.n	800bf3e <_dtoa_r+0x752>
 800bf2c:	9a08      	ldr	r2, [sp, #32]
 800bf2e:	429a      	cmp	r2, r3
 800bf30:	d1f7      	bne.n	800bf22 <_dtoa_r+0x736>
 800bf32:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800bf34:	9908      	ldr	r1, [sp, #32]
 800bf36:	3201      	adds	r2, #1
 800bf38:	920c      	str	r2, [sp, #48]	@ 0x30
 800bf3a:	2230      	movs	r2, #48	@ 0x30
 800bf3c:	700a      	strb	r2, [r1, #0]
 800bf3e:	781a      	ldrb	r2, [r3, #0]
 800bf40:	3201      	adds	r2, #1
 800bf42:	701a      	strb	r2, [r3, #0]
 800bf44:	e7a4      	b.n	800be90 <_dtoa_r+0x6a4>
 800bf46:	2200      	movs	r2, #0
 800bf48:	4bc6      	ldr	r3, [pc, #792]	@ (800c264 <_dtoa_r+0xa78>)
 800bf4a:	f7f5 fe01 	bl	8001b50 <__aeabi_dmul>
 800bf4e:	2200      	movs	r2, #0
 800bf50:	2300      	movs	r3, #0
 800bf52:	0006      	movs	r6, r0
 800bf54:	000f      	movs	r7, r1
 800bf56:	f7f4 fa83 	bl	8000460 <__aeabi_dcmpeq>
 800bf5a:	2800      	cmp	r0, #0
 800bf5c:	d100      	bne.n	800bf60 <_dtoa_r+0x774>
 800bf5e:	e6a1      	b.n	800bca4 <_dtoa_r+0x4b8>
 800bf60:	e6d8      	b.n	800bd14 <_dtoa_r+0x528>
 800bf62:	9f10      	ldr	r7, [sp, #64]	@ 0x40
 800bf64:	9d0f      	ldr	r5, [sp, #60]	@ 0x3c
 800bf66:	9c06      	ldr	r4, [sp, #24]
 800bf68:	2f00      	cmp	r7, #0
 800bf6a:	d014      	beq.n	800bf96 <_dtoa_r+0x7aa>
 800bf6c:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 800bf6e:	2a01      	cmp	r2, #1
 800bf70:	dd00      	ble.n	800bf74 <_dtoa_r+0x788>
 800bf72:	e0c8      	b.n	800c106 <_dtoa_r+0x91a>
 800bf74:	9a18      	ldr	r2, [sp, #96]	@ 0x60
 800bf76:	2a00      	cmp	r2, #0
 800bf78:	d100      	bne.n	800bf7c <_dtoa_r+0x790>
 800bf7a:	e0be      	b.n	800c0fa <_dtoa_r+0x90e>
 800bf7c:	4aba      	ldr	r2, [pc, #744]	@ (800c268 <_dtoa_r+0xa7c>)
 800bf7e:	189b      	adds	r3, r3, r2
 800bf80:	9a06      	ldr	r2, [sp, #24]
 800bf82:	2101      	movs	r1, #1
 800bf84:	18d2      	adds	r2, r2, r3
 800bf86:	9206      	str	r2, [sp, #24]
 800bf88:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800bf8a:	9803      	ldr	r0, [sp, #12]
 800bf8c:	18d3      	adds	r3, r2, r3
 800bf8e:	930d      	str	r3, [sp, #52]	@ 0x34
 800bf90:	f000 ffda 	bl	800cf48 <__i2b>
 800bf94:	0007      	movs	r7, r0
 800bf96:	2c00      	cmp	r4, #0
 800bf98:	d00e      	beq.n	800bfb8 <_dtoa_r+0x7cc>
 800bf9a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800bf9c:	2b00      	cmp	r3, #0
 800bf9e:	dd0b      	ble.n	800bfb8 <_dtoa_r+0x7cc>
 800bfa0:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800bfa2:	0023      	movs	r3, r4
 800bfa4:	4294      	cmp	r4, r2
 800bfa6:	dd00      	ble.n	800bfaa <_dtoa_r+0x7be>
 800bfa8:	0013      	movs	r3, r2
 800bfaa:	9a06      	ldr	r2, [sp, #24]
 800bfac:	1ae4      	subs	r4, r4, r3
 800bfae:	1ad2      	subs	r2, r2, r3
 800bfb0:	9206      	str	r2, [sp, #24]
 800bfb2:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800bfb4:	1ad3      	subs	r3, r2, r3
 800bfb6:	930d      	str	r3, [sp, #52]	@ 0x34
 800bfb8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800bfba:	2b00      	cmp	r3, #0
 800bfbc:	d01f      	beq.n	800bffe <_dtoa_r+0x812>
 800bfbe:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800bfc0:	2b00      	cmp	r3, #0
 800bfc2:	d100      	bne.n	800bfc6 <_dtoa_r+0x7da>
 800bfc4:	e0b5      	b.n	800c132 <_dtoa_r+0x946>
 800bfc6:	2d00      	cmp	r5, #0
 800bfc8:	d010      	beq.n	800bfec <_dtoa_r+0x800>
 800bfca:	0039      	movs	r1, r7
 800bfcc:	002a      	movs	r2, r5
 800bfce:	9803      	ldr	r0, [sp, #12]
 800bfd0:	f001 f884 	bl	800d0dc <__pow5mult>
 800bfd4:	9a05      	ldr	r2, [sp, #20]
 800bfd6:	0001      	movs	r1, r0
 800bfd8:	0007      	movs	r7, r0
 800bfda:	9803      	ldr	r0, [sp, #12]
 800bfdc:	f000 ffcc 	bl	800cf78 <__multiply>
 800bfe0:	0006      	movs	r6, r0
 800bfe2:	9905      	ldr	r1, [sp, #20]
 800bfe4:	9803      	ldr	r0, [sp, #12]
 800bfe6:	f000 feab 	bl	800cd40 <_Bfree>
 800bfea:	9605      	str	r6, [sp, #20]
 800bfec:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800bfee:	1b5a      	subs	r2, r3, r5
 800bff0:	42ab      	cmp	r3, r5
 800bff2:	d004      	beq.n	800bffe <_dtoa_r+0x812>
 800bff4:	9905      	ldr	r1, [sp, #20]
 800bff6:	9803      	ldr	r0, [sp, #12]
 800bff8:	f001 f870 	bl	800d0dc <__pow5mult>
 800bffc:	9005      	str	r0, [sp, #20]
 800bffe:	2101      	movs	r1, #1
 800c000:	9803      	ldr	r0, [sp, #12]
 800c002:	f000 ffa1 	bl	800cf48 <__i2b>
 800c006:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800c008:	0006      	movs	r6, r0
 800c00a:	2b00      	cmp	r3, #0
 800c00c:	d100      	bne.n	800c010 <_dtoa_r+0x824>
 800c00e:	e1bc      	b.n	800c38a <_dtoa_r+0xb9e>
 800c010:	001a      	movs	r2, r3
 800c012:	0001      	movs	r1, r0
 800c014:	9803      	ldr	r0, [sp, #12]
 800c016:	f001 f861 	bl	800d0dc <__pow5mult>
 800c01a:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800c01c:	0006      	movs	r6, r0
 800c01e:	2500      	movs	r5, #0
 800c020:	2b01      	cmp	r3, #1
 800c022:	dc16      	bgt.n	800c052 <_dtoa_r+0x866>
 800c024:	2500      	movs	r5, #0
 800c026:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c028:	42ab      	cmp	r3, r5
 800c02a:	d10e      	bne.n	800c04a <_dtoa_r+0x85e>
 800c02c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c02e:	031b      	lsls	r3, r3, #12
 800c030:	42ab      	cmp	r3, r5
 800c032:	d10a      	bne.n	800c04a <_dtoa_r+0x85e>
 800c034:	4b8d      	ldr	r3, [pc, #564]	@ (800c26c <_dtoa_r+0xa80>)
 800c036:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800c038:	4213      	tst	r3, r2
 800c03a:	d006      	beq.n	800c04a <_dtoa_r+0x85e>
 800c03c:	9b06      	ldr	r3, [sp, #24]
 800c03e:	3501      	adds	r5, #1
 800c040:	3301      	adds	r3, #1
 800c042:	9306      	str	r3, [sp, #24]
 800c044:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800c046:	3301      	adds	r3, #1
 800c048:	930d      	str	r3, [sp, #52]	@ 0x34
 800c04a:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800c04c:	2001      	movs	r0, #1
 800c04e:	2b00      	cmp	r3, #0
 800c050:	d008      	beq.n	800c064 <_dtoa_r+0x878>
 800c052:	6933      	ldr	r3, [r6, #16]
 800c054:	3303      	adds	r3, #3
 800c056:	009b      	lsls	r3, r3, #2
 800c058:	18f3      	adds	r3, r6, r3
 800c05a:	6858      	ldr	r0, [r3, #4]
 800c05c:	f000 ff24 	bl	800cea8 <__hi0bits>
 800c060:	2320      	movs	r3, #32
 800c062:	1a18      	subs	r0, r3, r0
 800c064:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800c066:	1818      	adds	r0, r3, r0
 800c068:	0002      	movs	r2, r0
 800c06a:	231f      	movs	r3, #31
 800c06c:	401a      	ands	r2, r3
 800c06e:	4218      	tst	r0, r3
 800c070:	d065      	beq.n	800c13e <_dtoa_r+0x952>
 800c072:	3301      	adds	r3, #1
 800c074:	1a9b      	subs	r3, r3, r2
 800c076:	2b04      	cmp	r3, #4
 800c078:	dd5d      	ble.n	800c136 <_dtoa_r+0x94a>
 800c07a:	231c      	movs	r3, #28
 800c07c:	1a9b      	subs	r3, r3, r2
 800c07e:	9a06      	ldr	r2, [sp, #24]
 800c080:	18e4      	adds	r4, r4, r3
 800c082:	18d2      	adds	r2, r2, r3
 800c084:	9206      	str	r2, [sp, #24]
 800c086:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800c088:	18d3      	adds	r3, r2, r3
 800c08a:	930d      	str	r3, [sp, #52]	@ 0x34
 800c08c:	9b06      	ldr	r3, [sp, #24]
 800c08e:	2b00      	cmp	r3, #0
 800c090:	dd05      	ble.n	800c09e <_dtoa_r+0x8b2>
 800c092:	001a      	movs	r2, r3
 800c094:	9905      	ldr	r1, [sp, #20]
 800c096:	9803      	ldr	r0, [sp, #12]
 800c098:	f001 f87c 	bl	800d194 <__lshift>
 800c09c:	9005      	str	r0, [sp, #20]
 800c09e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800c0a0:	2b00      	cmp	r3, #0
 800c0a2:	dd05      	ble.n	800c0b0 <_dtoa_r+0x8c4>
 800c0a4:	0031      	movs	r1, r6
 800c0a6:	001a      	movs	r2, r3
 800c0a8:	9803      	ldr	r0, [sp, #12]
 800c0aa:	f001 f873 	bl	800d194 <__lshift>
 800c0ae:	0006      	movs	r6, r0
 800c0b0:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800c0b2:	2b00      	cmp	r3, #0
 800c0b4:	d045      	beq.n	800c142 <_dtoa_r+0x956>
 800c0b6:	0031      	movs	r1, r6
 800c0b8:	9805      	ldr	r0, [sp, #20]
 800c0ba:	f001 f8d7 	bl	800d26c <__mcmp>
 800c0be:	2800      	cmp	r0, #0
 800c0c0:	da3f      	bge.n	800c142 <_dtoa_r+0x956>
 800c0c2:	9b04      	ldr	r3, [sp, #16]
 800c0c4:	220a      	movs	r2, #10
 800c0c6:	3b01      	subs	r3, #1
 800c0c8:	930c      	str	r3, [sp, #48]	@ 0x30
 800c0ca:	9905      	ldr	r1, [sp, #20]
 800c0cc:	2300      	movs	r3, #0
 800c0ce:	9803      	ldr	r0, [sp, #12]
 800c0d0:	f000 fe5a 	bl	800cd88 <__multadd>
 800c0d4:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800c0d6:	9005      	str	r0, [sp, #20]
 800c0d8:	2b00      	cmp	r3, #0
 800c0da:	d100      	bne.n	800c0de <_dtoa_r+0x8f2>
 800c0dc:	e15c      	b.n	800c398 <_dtoa_r+0xbac>
 800c0de:	2300      	movs	r3, #0
 800c0e0:	0039      	movs	r1, r7
 800c0e2:	220a      	movs	r2, #10
 800c0e4:	9803      	ldr	r0, [sp, #12]
 800c0e6:	f000 fe4f 	bl	800cd88 <__multadd>
 800c0ea:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800c0ec:	0007      	movs	r7, r0
 800c0ee:	2b00      	cmp	r3, #0
 800c0f0:	dc55      	bgt.n	800c19e <_dtoa_r+0x9b2>
 800c0f2:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800c0f4:	2b02      	cmp	r3, #2
 800c0f6:	dc2d      	bgt.n	800c154 <_dtoa_r+0x968>
 800c0f8:	e051      	b.n	800c19e <_dtoa_r+0x9b2>
 800c0fa:	2336      	movs	r3, #54	@ 0x36
 800c0fc:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800c0fe:	9d0f      	ldr	r5, [sp, #60]	@ 0x3c
 800c100:	9c06      	ldr	r4, [sp, #24]
 800c102:	1a9b      	subs	r3, r3, r2
 800c104:	e73c      	b.n	800bf80 <_dtoa_r+0x794>
 800c106:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c108:	1e5d      	subs	r5, r3, #1
 800c10a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c10c:	42ab      	cmp	r3, r5
 800c10e:	db08      	blt.n	800c122 <_dtoa_r+0x936>
 800c110:	1b5d      	subs	r5, r3, r5
 800c112:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c114:	9c06      	ldr	r4, [sp, #24]
 800c116:	2b00      	cmp	r3, #0
 800c118:	db00      	blt.n	800c11c <_dtoa_r+0x930>
 800c11a:	e731      	b.n	800bf80 <_dtoa_r+0x794>
 800c11c:	1ae4      	subs	r4, r4, r3
 800c11e:	2300      	movs	r3, #0
 800c120:	e72e      	b.n	800bf80 <_dtoa_r+0x794>
 800c122:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c124:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 800c126:	1aeb      	subs	r3, r5, r3
 800c128:	18d3      	adds	r3, r2, r3
 800c12a:	950f      	str	r5, [sp, #60]	@ 0x3c
 800c12c:	9314      	str	r3, [sp, #80]	@ 0x50
 800c12e:	2500      	movs	r5, #0
 800c130:	e7ef      	b.n	800c112 <_dtoa_r+0x926>
 800c132:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800c134:	e75e      	b.n	800bff4 <_dtoa_r+0x808>
 800c136:	2b04      	cmp	r3, #4
 800c138:	d0a8      	beq.n	800c08c <_dtoa_r+0x8a0>
 800c13a:	331c      	adds	r3, #28
 800c13c:	e79f      	b.n	800c07e <_dtoa_r+0x892>
 800c13e:	0013      	movs	r3, r2
 800c140:	e7fb      	b.n	800c13a <_dtoa_r+0x94e>
 800c142:	9b04      	ldr	r3, [sp, #16]
 800c144:	930c      	str	r3, [sp, #48]	@ 0x30
 800c146:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c148:	930e      	str	r3, [sp, #56]	@ 0x38
 800c14a:	2b00      	cmp	r3, #0
 800c14c:	dc23      	bgt.n	800c196 <_dtoa_r+0x9aa>
 800c14e:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800c150:	2b02      	cmp	r3, #2
 800c152:	dd20      	ble.n	800c196 <_dtoa_r+0x9aa>
 800c154:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800c156:	2b00      	cmp	r3, #0
 800c158:	d000      	beq.n	800c15c <_dtoa_r+0x970>
 800c15a:	e6b5      	b.n	800bec8 <_dtoa_r+0x6dc>
 800c15c:	0031      	movs	r1, r6
 800c15e:	2205      	movs	r2, #5
 800c160:	9803      	ldr	r0, [sp, #12]
 800c162:	f000 fe11 	bl	800cd88 <__multadd>
 800c166:	0006      	movs	r6, r0
 800c168:	0001      	movs	r1, r0
 800c16a:	9805      	ldr	r0, [sp, #20]
 800c16c:	f001 f87e 	bl	800d26c <__mcmp>
 800c170:	2800      	cmp	r0, #0
 800c172:	dc00      	bgt.n	800c176 <_dtoa_r+0x98a>
 800c174:	e6a8      	b.n	800bec8 <_dtoa_r+0x6dc>
 800c176:	9b08      	ldr	r3, [sp, #32]
 800c178:	9a08      	ldr	r2, [sp, #32]
 800c17a:	1c5c      	adds	r4, r3, #1
 800c17c:	2331      	movs	r3, #49	@ 0x31
 800c17e:	7013      	strb	r3, [r2, #0]
 800c180:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800c182:	3301      	adds	r3, #1
 800c184:	930c      	str	r3, [sp, #48]	@ 0x30
 800c186:	e6a3      	b.n	800bed0 <_dtoa_r+0x6e4>
 800c188:	9e11      	ldr	r6, [sp, #68]	@ 0x44
 800c18a:	0037      	movs	r7, r6
 800c18c:	e7f3      	b.n	800c176 <_dtoa_r+0x98a>
 800c18e:	9b04      	ldr	r3, [sp, #16]
 800c190:	9e09      	ldr	r6, [sp, #36]	@ 0x24
 800c192:	930c      	str	r3, [sp, #48]	@ 0x30
 800c194:	e7f9      	b.n	800c18a <_dtoa_r+0x99e>
 800c196:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800c198:	2b00      	cmp	r3, #0
 800c19a:	d100      	bne.n	800c19e <_dtoa_r+0x9b2>
 800c19c:	e100      	b.n	800c3a0 <_dtoa_r+0xbb4>
 800c19e:	2c00      	cmp	r4, #0
 800c1a0:	dd05      	ble.n	800c1ae <_dtoa_r+0x9c2>
 800c1a2:	0039      	movs	r1, r7
 800c1a4:	0022      	movs	r2, r4
 800c1a6:	9803      	ldr	r0, [sp, #12]
 800c1a8:	f000 fff4 	bl	800d194 <__lshift>
 800c1ac:	0007      	movs	r7, r0
 800c1ae:	0038      	movs	r0, r7
 800c1b0:	2d00      	cmp	r5, #0
 800c1b2:	d018      	beq.n	800c1e6 <_dtoa_r+0x9fa>
 800c1b4:	6879      	ldr	r1, [r7, #4]
 800c1b6:	9803      	ldr	r0, [sp, #12]
 800c1b8:	f000 fd7e 	bl	800ccb8 <_Balloc>
 800c1bc:	1e04      	subs	r4, r0, #0
 800c1be:	d105      	bne.n	800c1cc <_dtoa_r+0x9e0>
 800c1c0:	0022      	movs	r2, r4
 800c1c2:	4b2b      	ldr	r3, [pc, #172]	@ (800c270 <_dtoa_r+0xa84>)
 800c1c4:	482b      	ldr	r0, [pc, #172]	@ (800c274 <_dtoa_r+0xa88>)
 800c1c6:	492c      	ldr	r1, [pc, #176]	@ (800c278 <_dtoa_r+0xa8c>)
 800c1c8:	f7ff fb25 	bl	800b816 <_dtoa_r+0x2a>
 800c1cc:	0039      	movs	r1, r7
 800c1ce:	693a      	ldr	r2, [r7, #16]
 800c1d0:	310c      	adds	r1, #12
 800c1d2:	3202      	adds	r2, #2
 800c1d4:	0092      	lsls	r2, r2, #2
 800c1d6:	300c      	adds	r0, #12
 800c1d8:	f7ff fa66 	bl	800b6a8 <memcpy>
 800c1dc:	2201      	movs	r2, #1
 800c1de:	0021      	movs	r1, r4
 800c1e0:	9803      	ldr	r0, [sp, #12]
 800c1e2:	f000 ffd7 	bl	800d194 <__lshift>
 800c1e6:	9b08      	ldr	r3, [sp, #32]
 800c1e8:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800c1ea:	9306      	str	r3, [sp, #24]
 800c1ec:	3b01      	subs	r3, #1
 800c1ee:	189b      	adds	r3, r3, r2
 800c1f0:	2201      	movs	r2, #1
 800c1f2:	9704      	str	r7, [sp, #16]
 800c1f4:	0007      	movs	r7, r0
 800c1f6:	930f      	str	r3, [sp, #60]	@ 0x3c
 800c1f8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c1fa:	4013      	ands	r3, r2
 800c1fc:	930e      	str	r3, [sp, #56]	@ 0x38
 800c1fe:	0031      	movs	r1, r6
 800c200:	9805      	ldr	r0, [sp, #20]
 800c202:	f7ff fa65 	bl	800b6d0 <quorem>
 800c206:	9904      	ldr	r1, [sp, #16]
 800c208:	0005      	movs	r5, r0
 800c20a:	900a      	str	r0, [sp, #40]	@ 0x28
 800c20c:	9805      	ldr	r0, [sp, #20]
 800c20e:	f001 f82d 	bl	800d26c <__mcmp>
 800c212:	003a      	movs	r2, r7
 800c214:	900d      	str	r0, [sp, #52]	@ 0x34
 800c216:	0031      	movs	r1, r6
 800c218:	9803      	ldr	r0, [sp, #12]
 800c21a:	f001 f843 	bl	800d2a4 <__mdiff>
 800c21e:	2201      	movs	r2, #1
 800c220:	68c3      	ldr	r3, [r0, #12]
 800c222:	0004      	movs	r4, r0
 800c224:	3530      	adds	r5, #48	@ 0x30
 800c226:	9209      	str	r2, [sp, #36]	@ 0x24
 800c228:	2b00      	cmp	r3, #0
 800c22a:	d104      	bne.n	800c236 <_dtoa_r+0xa4a>
 800c22c:	0001      	movs	r1, r0
 800c22e:	9805      	ldr	r0, [sp, #20]
 800c230:	f001 f81c 	bl	800d26c <__mcmp>
 800c234:	9009      	str	r0, [sp, #36]	@ 0x24
 800c236:	0021      	movs	r1, r4
 800c238:	9803      	ldr	r0, [sp, #12]
 800c23a:	f000 fd81 	bl	800cd40 <_Bfree>
 800c23e:	9b06      	ldr	r3, [sp, #24]
 800c240:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c242:	1c5c      	adds	r4, r3, #1
 800c244:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800c246:	4313      	orrs	r3, r2
 800c248:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800c24a:	4313      	orrs	r3, r2
 800c24c:	d116      	bne.n	800c27c <_dtoa_r+0xa90>
 800c24e:	2d39      	cmp	r5, #57	@ 0x39
 800c250:	d02f      	beq.n	800c2b2 <_dtoa_r+0xac6>
 800c252:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800c254:	2b00      	cmp	r3, #0
 800c256:	dd01      	ble.n	800c25c <_dtoa_r+0xa70>
 800c258:	9d0a      	ldr	r5, [sp, #40]	@ 0x28
 800c25a:	3531      	adds	r5, #49	@ 0x31
 800c25c:	9b06      	ldr	r3, [sp, #24]
 800c25e:	701d      	strb	r5, [r3, #0]
 800c260:	e638      	b.n	800bed4 <_dtoa_r+0x6e8>
 800c262:	46c0      	nop			@ (mov r8, r8)
 800c264:	40240000 	.word	0x40240000
 800c268:	00000433 	.word	0x00000433
 800c26c:	7ff00000 	.word	0x7ff00000
 800c270:	0800ec1b 	.word	0x0800ec1b
 800c274:	0800ebc3 	.word	0x0800ebc3
 800c278:	000002ef 	.word	0x000002ef
 800c27c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800c27e:	2b00      	cmp	r3, #0
 800c280:	db04      	blt.n	800c28c <_dtoa_r+0xaa0>
 800c282:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 800c284:	4313      	orrs	r3, r2
 800c286:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800c288:	4313      	orrs	r3, r2
 800c28a:	d11e      	bne.n	800c2ca <_dtoa_r+0xade>
 800c28c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c28e:	2b00      	cmp	r3, #0
 800c290:	dde4      	ble.n	800c25c <_dtoa_r+0xa70>
 800c292:	9905      	ldr	r1, [sp, #20]
 800c294:	2201      	movs	r2, #1
 800c296:	9803      	ldr	r0, [sp, #12]
 800c298:	f000 ff7c 	bl	800d194 <__lshift>
 800c29c:	0031      	movs	r1, r6
 800c29e:	9005      	str	r0, [sp, #20]
 800c2a0:	f000 ffe4 	bl	800d26c <__mcmp>
 800c2a4:	2800      	cmp	r0, #0
 800c2a6:	dc02      	bgt.n	800c2ae <_dtoa_r+0xac2>
 800c2a8:	d1d8      	bne.n	800c25c <_dtoa_r+0xa70>
 800c2aa:	07eb      	lsls	r3, r5, #31
 800c2ac:	d5d6      	bpl.n	800c25c <_dtoa_r+0xa70>
 800c2ae:	2d39      	cmp	r5, #57	@ 0x39
 800c2b0:	d1d2      	bne.n	800c258 <_dtoa_r+0xa6c>
 800c2b2:	2339      	movs	r3, #57	@ 0x39
 800c2b4:	9a06      	ldr	r2, [sp, #24]
 800c2b6:	7013      	strb	r3, [r2, #0]
 800c2b8:	0023      	movs	r3, r4
 800c2ba:	001c      	movs	r4, r3
 800c2bc:	3b01      	subs	r3, #1
 800c2be:	781a      	ldrb	r2, [r3, #0]
 800c2c0:	2a39      	cmp	r2, #57	@ 0x39
 800c2c2:	d04f      	beq.n	800c364 <_dtoa_r+0xb78>
 800c2c4:	3201      	adds	r2, #1
 800c2c6:	701a      	strb	r2, [r3, #0]
 800c2c8:	e604      	b.n	800bed4 <_dtoa_r+0x6e8>
 800c2ca:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c2cc:	2b00      	cmp	r3, #0
 800c2ce:	dd03      	ble.n	800c2d8 <_dtoa_r+0xaec>
 800c2d0:	2d39      	cmp	r5, #57	@ 0x39
 800c2d2:	d0ee      	beq.n	800c2b2 <_dtoa_r+0xac6>
 800c2d4:	3501      	adds	r5, #1
 800c2d6:	e7c1      	b.n	800c25c <_dtoa_r+0xa70>
 800c2d8:	9b06      	ldr	r3, [sp, #24]
 800c2da:	9a06      	ldr	r2, [sp, #24]
 800c2dc:	701d      	strb	r5, [r3, #0]
 800c2de:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c2e0:	4293      	cmp	r3, r2
 800c2e2:	d02a      	beq.n	800c33a <_dtoa_r+0xb4e>
 800c2e4:	2300      	movs	r3, #0
 800c2e6:	220a      	movs	r2, #10
 800c2e8:	9905      	ldr	r1, [sp, #20]
 800c2ea:	9803      	ldr	r0, [sp, #12]
 800c2ec:	f000 fd4c 	bl	800cd88 <__multadd>
 800c2f0:	9b04      	ldr	r3, [sp, #16]
 800c2f2:	9005      	str	r0, [sp, #20]
 800c2f4:	42bb      	cmp	r3, r7
 800c2f6:	d109      	bne.n	800c30c <_dtoa_r+0xb20>
 800c2f8:	2300      	movs	r3, #0
 800c2fa:	220a      	movs	r2, #10
 800c2fc:	9904      	ldr	r1, [sp, #16]
 800c2fe:	9803      	ldr	r0, [sp, #12]
 800c300:	f000 fd42 	bl	800cd88 <__multadd>
 800c304:	9004      	str	r0, [sp, #16]
 800c306:	0007      	movs	r7, r0
 800c308:	9406      	str	r4, [sp, #24]
 800c30a:	e778      	b.n	800c1fe <_dtoa_r+0xa12>
 800c30c:	9904      	ldr	r1, [sp, #16]
 800c30e:	2300      	movs	r3, #0
 800c310:	220a      	movs	r2, #10
 800c312:	9803      	ldr	r0, [sp, #12]
 800c314:	f000 fd38 	bl	800cd88 <__multadd>
 800c318:	2300      	movs	r3, #0
 800c31a:	9004      	str	r0, [sp, #16]
 800c31c:	220a      	movs	r2, #10
 800c31e:	0039      	movs	r1, r7
 800c320:	9803      	ldr	r0, [sp, #12]
 800c322:	f000 fd31 	bl	800cd88 <__multadd>
 800c326:	e7ee      	b.n	800c306 <_dtoa_r+0xb1a>
 800c328:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800c32a:	2401      	movs	r4, #1
 800c32c:	2b00      	cmp	r3, #0
 800c32e:	dd00      	ble.n	800c332 <_dtoa_r+0xb46>
 800c330:	001c      	movs	r4, r3
 800c332:	9b08      	ldr	r3, [sp, #32]
 800c334:	191c      	adds	r4, r3, r4
 800c336:	2300      	movs	r3, #0
 800c338:	9304      	str	r3, [sp, #16]
 800c33a:	9905      	ldr	r1, [sp, #20]
 800c33c:	2201      	movs	r2, #1
 800c33e:	9803      	ldr	r0, [sp, #12]
 800c340:	f000 ff28 	bl	800d194 <__lshift>
 800c344:	0031      	movs	r1, r6
 800c346:	9005      	str	r0, [sp, #20]
 800c348:	f000 ff90 	bl	800d26c <__mcmp>
 800c34c:	2800      	cmp	r0, #0
 800c34e:	dcb3      	bgt.n	800c2b8 <_dtoa_r+0xacc>
 800c350:	d101      	bne.n	800c356 <_dtoa_r+0xb6a>
 800c352:	07ed      	lsls	r5, r5, #31
 800c354:	d4b0      	bmi.n	800c2b8 <_dtoa_r+0xacc>
 800c356:	0023      	movs	r3, r4
 800c358:	001c      	movs	r4, r3
 800c35a:	3b01      	subs	r3, #1
 800c35c:	781a      	ldrb	r2, [r3, #0]
 800c35e:	2a30      	cmp	r2, #48	@ 0x30
 800c360:	d0fa      	beq.n	800c358 <_dtoa_r+0xb6c>
 800c362:	e5b7      	b.n	800bed4 <_dtoa_r+0x6e8>
 800c364:	9a08      	ldr	r2, [sp, #32]
 800c366:	429a      	cmp	r2, r3
 800c368:	d1a7      	bne.n	800c2ba <_dtoa_r+0xace>
 800c36a:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800c36c:	3301      	adds	r3, #1
 800c36e:	930c      	str	r3, [sp, #48]	@ 0x30
 800c370:	2331      	movs	r3, #49	@ 0x31
 800c372:	7013      	strb	r3, [r2, #0]
 800c374:	e5ae      	b.n	800bed4 <_dtoa_r+0x6e8>
 800c376:	4b15      	ldr	r3, [pc, #84]	@ (800c3cc <_dtoa_r+0xbe0>)
 800c378:	9a26      	ldr	r2, [sp, #152]	@ 0x98
 800c37a:	9308      	str	r3, [sp, #32]
 800c37c:	4b14      	ldr	r3, [pc, #80]	@ (800c3d0 <_dtoa_r+0xbe4>)
 800c37e:	2a00      	cmp	r2, #0
 800c380:	d001      	beq.n	800c386 <_dtoa_r+0xb9a>
 800c382:	f7ff fa7b 	bl	800b87c <_dtoa_r+0x90>
 800c386:	f7ff fa7b 	bl	800b880 <_dtoa_r+0x94>
 800c38a:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800c38c:	2b01      	cmp	r3, #1
 800c38e:	dc00      	bgt.n	800c392 <_dtoa_r+0xba6>
 800c390:	e648      	b.n	800c024 <_dtoa_r+0x838>
 800c392:	2001      	movs	r0, #1
 800c394:	9d14      	ldr	r5, [sp, #80]	@ 0x50
 800c396:	e665      	b.n	800c064 <_dtoa_r+0x878>
 800c398:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800c39a:	2b00      	cmp	r3, #0
 800c39c:	dc00      	bgt.n	800c3a0 <_dtoa_r+0xbb4>
 800c39e:	e6d6      	b.n	800c14e <_dtoa_r+0x962>
 800c3a0:	2400      	movs	r4, #0
 800c3a2:	0031      	movs	r1, r6
 800c3a4:	9805      	ldr	r0, [sp, #20]
 800c3a6:	f7ff f993 	bl	800b6d0 <quorem>
 800c3aa:	9b08      	ldr	r3, [sp, #32]
 800c3ac:	3030      	adds	r0, #48	@ 0x30
 800c3ae:	5518      	strb	r0, [r3, r4]
 800c3b0:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800c3b2:	3401      	adds	r4, #1
 800c3b4:	0005      	movs	r5, r0
 800c3b6:	429c      	cmp	r4, r3
 800c3b8:	dab6      	bge.n	800c328 <_dtoa_r+0xb3c>
 800c3ba:	2300      	movs	r3, #0
 800c3bc:	220a      	movs	r2, #10
 800c3be:	9905      	ldr	r1, [sp, #20]
 800c3c0:	9803      	ldr	r0, [sp, #12]
 800c3c2:	f000 fce1 	bl	800cd88 <__multadd>
 800c3c6:	9005      	str	r0, [sp, #20]
 800c3c8:	e7eb      	b.n	800c3a2 <_dtoa_r+0xbb6>
 800c3ca:	46c0      	nop			@ (mov r8, r8)
 800c3cc:	0800eb9f 	.word	0x0800eb9f
 800c3d0:	0800eba7 	.word	0x0800eba7

0800c3d4 <_free_r>:
 800c3d4:	b570      	push	{r4, r5, r6, lr}
 800c3d6:	0005      	movs	r5, r0
 800c3d8:	1e0c      	subs	r4, r1, #0
 800c3da:	d010      	beq.n	800c3fe <_free_r+0x2a>
 800c3dc:	3c04      	subs	r4, #4
 800c3de:	6823      	ldr	r3, [r4, #0]
 800c3e0:	2b00      	cmp	r3, #0
 800c3e2:	da00      	bge.n	800c3e6 <_free_r+0x12>
 800c3e4:	18e4      	adds	r4, r4, r3
 800c3e6:	0028      	movs	r0, r5
 800c3e8:	f000 fc56 	bl	800cc98 <__malloc_lock>
 800c3ec:	4a1d      	ldr	r2, [pc, #116]	@ (800c464 <_free_r+0x90>)
 800c3ee:	6813      	ldr	r3, [r2, #0]
 800c3f0:	2b00      	cmp	r3, #0
 800c3f2:	d105      	bne.n	800c400 <_free_r+0x2c>
 800c3f4:	6063      	str	r3, [r4, #4]
 800c3f6:	6014      	str	r4, [r2, #0]
 800c3f8:	0028      	movs	r0, r5
 800c3fa:	f000 fc55 	bl	800cca8 <__malloc_unlock>
 800c3fe:	bd70      	pop	{r4, r5, r6, pc}
 800c400:	42a3      	cmp	r3, r4
 800c402:	d908      	bls.n	800c416 <_free_r+0x42>
 800c404:	6820      	ldr	r0, [r4, #0]
 800c406:	1821      	adds	r1, r4, r0
 800c408:	428b      	cmp	r3, r1
 800c40a:	d1f3      	bne.n	800c3f4 <_free_r+0x20>
 800c40c:	6819      	ldr	r1, [r3, #0]
 800c40e:	685b      	ldr	r3, [r3, #4]
 800c410:	1809      	adds	r1, r1, r0
 800c412:	6021      	str	r1, [r4, #0]
 800c414:	e7ee      	b.n	800c3f4 <_free_r+0x20>
 800c416:	001a      	movs	r2, r3
 800c418:	685b      	ldr	r3, [r3, #4]
 800c41a:	2b00      	cmp	r3, #0
 800c41c:	d001      	beq.n	800c422 <_free_r+0x4e>
 800c41e:	42a3      	cmp	r3, r4
 800c420:	d9f9      	bls.n	800c416 <_free_r+0x42>
 800c422:	6811      	ldr	r1, [r2, #0]
 800c424:	1850      	adds	r0, r2, r1
 800c426:	42a0      	cmp	r0, r4
 800c428:	d10b      	bne.n	800c442 <_free_r+0x6e>
 800c42a:	6820      	ldr	r0, [r4, #0]
 800c42c:	1809      	adds	r1, r1, r0
 800c42e:	1850      	adds	r0, r2, r1
 800c430:	6011      	str	r1, [r2, #0]
 800c432:	4283      	cmp	r3, r0
 800c434:	d1e0      	bne.n	800c3f8 <_free_r+0x24>
 800c436:	6818      	ldr	r0, [r3, #0]
 800c438:	685b      	ldr	r3, [r3, #4]
 800c43a:	1841      	adds	r1, r0, r1
 800c43c:	6011      	str	r1, [r2, #0]
 800c43e:	6053      	str	r3, [r2, #4]
 800c440:	e7da      	b.n	800c3f8 <_free_r+0x24>
 800c442:	42a0      	cmp	r0, r4
 800c444:	d902      	bls.n	800c44c <_free_r+0x78>
 800c446:	230c      	movs	r3, #12
 800c448:	602b      	str	r3, [r5, #0]
 800c44a:	e7d5      	b.n	800c3f8 <_free_r+0x24>
 800c44c:	6820      	ldr	r0, [r4, #0]
 800c44e:	1821      	adds	r1, r4, r0
 800c450:	428b      	cmp	r3, r1
 800c452:	d103      	bne.n	800c45c <_free_r+0x88>
 800c454:	6819      	ldr	r1, [r3, #0]
 800c456:	685b      	ldr	r3, [r3, #4]
 800c458:	1809      	adds	r1, r1, r0
 800c45a:	6021      	str	r1, [r4, #0]
 800c45c:	6063      	str	r3, [r4, #4]
 800c45e:	6054      	str	r4, [r2, #4]
 800c460:	e7ca      	b.n	800c3f8 <_free_r+0x24>
 800c462:	46c0      	nop			@ (mov r8, r8)
 800c464:	200008e8 	.word	0x200008e8

0800c468 <rshift>:
 800c468:	0002      	movs	r2, r0
 800c46a:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c46c:	6904      	ldr	r4, [r0, #16]
 800c46e:	b085      	sub	sp, #20
 800c470:	3214      	adds	r2, #20
 800c472:	114b      	asrs	r3, r1, #5
 800c474:	0016      	movs	r6, r2
 800c476:	9302      	str	r3, [sp, #8]
 800c478:	429c      	cmp	r4, r3
 800c47a:	dd31      	ble.n	800c4e0 <rshift+0x78>
 800c47c:	261f      	movs	r6, #31
 800c47e:	000f      	movs	r7, r1
 800c480:	009b      	lsls	r3, r3, #2
 800c482:	00a5      	lsls	r5, r4, #2
 800c484:	18d3      	adds	r3, r2, r3
 800c486:	4037      	ands	r7, r6
 800c488:	1955      	adds	r5, r2, r5
 800c48a:	9300      	str	r3, [sp, #0]
 800c48c:	9701      	str	r7, [sp, #4]
 800c48e:	4231      	tst	r1, r6
 800c490:	d10d      	bne.n	800c4ae <rshift+0x46>
 800c492:	0016      	movs	r6, r2
 800c494:	0019      	movs	r1, r3
 800c496:	428d      	cmp	r5, r1
 800c498:	d836      	bhi.n	800c508 <rshift+0xa0>
 800c49a:	9b00      	ldr	r3, [sp, #0]
 800c49c:	2600      	movs	r6, #0
 800c49e:	3b03      	subs	r3, #3
 800c4a0:	429d      	cmp	r5, r3
 800c4a2:	d302      	bcc.n	800c4aa <rshift+0x42>
 800c4a4:	9b02      	ldr	r3, [sp, #8]
 800c4a6:	1ae4      	subs	r4, r4, r3
 800c4a8:	00a6      	lsls	r6, r4, #2
 800c4aa:	1996      	adds	r6, r2, r6
 800c4ac:	e018      	b.n	800c4e0 <rshift+0x78>
 800c4ae:	2120      	movs	r1, #32
 800c4b0:	9e01      	ldr	r6, [sp, #4]
 800c4b2:	9f01      	ldr	r7, [sp, #4]
 800c4b4:	1b89      	subs	r1, r1, r6
 800c4b6:	9e00      	ldr	r6, [sp, #0]
 800c4b8:	9103      	str	r1, [sp, #12]
 800c4ba:	ce02      	ldmia	r6!, {r1}
 800c4bc:	4694      	mov	ip, r2
 800c4be:	40f9      	lsrs	r1, r7
 800c4c0:	42b5      	cmp	r5, r6
 800c4c2:	d816      	bhi.n	800c4f2 <rshift+0x8a>
 800c4c4:	9b00      	ldr	r3, [sp, #0]
 800c4c6:	2600      	movs	r6, #0
 800c4c8:	3301      	adds	r3, #1
 800c4ca:	429d      	cmp	r5, r3
 800c4cc:	d303      	bcc.n	800c4d6 <rshift+0x6e>
 800c4ce:	9b02      	ldr	r3, [sp, #8]
 800c4d0:	1ae4      	subs	r4, r4, r3
 800c4d2:	00a6      	lsls	r6, r4, #2
 800c4d4:	3e04      	subs	r6, #4
 800c4d6:	1996      	adds	r6, r2, r6
 800c4d8:	6031      	str	r1, [r6, #0]
 800c4da:	2900      	cmp	r1, #0
 800c4dc:	d000      	beq.n	800c4e0 <rshift+0x78>
 800c4de:	3604      	adds	r6, #4
 800c4e0:	1ab1      	subs	r1, r6, r2
 800c4e2:	1089      	asrs	r1, r1, #2
 800c4e4:	6101      	str	r1, [r0, #16]
 800c4e6:	4296      	cmp	r6, r2
 800c4e8:	d101      	bne.n	800c4ee <rshift+0x86>
 800c4ea:	2300      	movs	r3, #0
 800c4ec:	6143      	str	r3, [r0, #20]
 800c4ee:	b005      	add	sp, #20
 800c4f0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c4f2:	6837      	ldr	r7, [r6, #0]
 800c4f4:	9b03      	ldr	r3, [sp, #12]
 800c4f6:	409f      	lsls	r7, r3
 800c4f8:	430f      	orrs	r7, r1
 800c4fa:	4661      	mov	r1, ip
 800c4fc:	c180      	stmia	r1!, {r7}
 800c4fe:	468c      	mov	ip, r1
 800c500:	9b01      	ldr	r3, [sp, #4]
 800c502:	ce02      	ldmia	r6!, {r1}
 800c504:	40d9      	lsrs	r1, r3
 800c506:	e7db      	b.n	800c4c0 <rshift+0x58>
 800c508:	c980      	ldmia	r1!, {r7}
 800c50a:	c680      	stmia	r6!, {r7}
 800c50c:	e7c3      	b.n	800c496 <rshift+0x2e>

0800c50e <__hexdig_fun>:
 800c50e:	0002      	movs	r2, r0
 800c510:	3a30      	subs	r2, #48	@ 0x30
 800c512:	0003      	movs	r3, r0
 800c514:	2a09      	cmp	r2, #9
 800c516:	d802      	bhi.n	800c51e <__hexdig_fun+0x10>
 800c518:	3b20      	subs	r3, #32
 800c51a:	b2d8      	uxtb	r0, r3
 800c51c:	4770      	bx	lr
 800c51e:	0002      	movs	r2, r0
 800c520:	3a61      	subs	r2, #97	@ 0x61
 800c522:	2a05      	cmp	r2, #5
 800c524:	d801      	bhi.n	800c52a <__hexdig_fun+0x1c>
 800c526:	3b47      	subs	r3, #71	@ 0x47
 800c528:	e7f7      	b.n	800c51a <__hexdig_fun+0xc>
 800c52a:	001a      	movs	r2, r3
 800c52c:	3a41      	subs	r2, #65	@ 0x41
 800c52e:	2000      	movs	r0, #0
 800c530:	2a05      	cmp	r2, #5
 800c532:	d8f3      	bhi.n	800c51c <__hexdig_fun+0xe>
 800c534:	3b27      	subs	r3, #39	@ 0x27
 800c536:	e7f0      	b.n	800c51a <__hexdig_fun+0xc>

0800c538 <__gethex>:
 800c538:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c53a:	b089      	sub	sp, #36	@ 0x24
 800c53c:	9307      	str	r3, [sp, #28]
 800c53e:	680b      	ldr	r3, [r1, #0]
 800c540:	9201      	str	r2, [sp, #4]
 800c542:	9003      	str	r0, [sp, #12]
 800c544:	9106      	str	r1, [sp, #24]
 800c546:	1c9a      	adds	r2, r3, #2
 800c548:	0011      	movs	r1, r2
 800c54a:	3201      	adds	r2, #1
 800c54c:	1e50      	subs	r0, r2, #1
 800c54e:	7800      	ldrb	r0, [r0, #0]
 800c550:	2830      	cmp	r0, #48	@ 0x30
 800c552:	d0f9      	beq.n	800c548 <__gethex+0x10>
 800c554:	1acb      	subs	r3, r1, r3
 800c556:	3b02      	subs	r3, #2
 800c558:	9305      	str	r3, [sp, #20]
 800c55a:	9100      	str	r1, [sp, #0]
 800c55c:	f7ff ffd7 	bl	800c50e <__hexdig_fun>
 800c560:	2300      	movs	r3, #0
 800c562:	001d      	movs	r5, r3
 800c564:	9302      	str	r3, [sp, #8]
 800c566:	4298      	cmp	r0, r3
 800c568:	d11e      	bne.n	800c5a8 <__gethex+0x70>
 800c56a:	2201      	movs	r2, #1
 800c56c:	49a6      	ldr	r1, [pc, #664]	@ (800c808 <__gethex+0x2d0>)
 800c56e:	9800      	ldr	r0, [sp, #0]
 800c570:	f7fe fffe 	bl	800b570 <strncmp>
 800c574:	0007      	movs	r7, r0
 800c576:	42a8      	cmp	r0, r5
 800c578:	d000      	beq.n	800c57c <__gethex+0x44>
 800c57a:	e06a      	b.n	800c652 <__gethex+0x11a>
 800c57c:	9b00      	ldr	r3, [sp, #0]
 800c57e:	7858      	ldrb	r0, [r3, #1]
 800c580:	1c5c      	adds	r4, r3, #1
 800c582:	f7ff ffc4 	bl	800c50e <__hexdig_fun>
 800c586:	2301      	movs	r3, #1
 800c588:	9302      	str	r3, [sp, #8]
 800c58a:	42a8      	cmp	r0, r5
 800c58c:	d02f      	beq.n	800c5ee <__gethex+0xb6>
 800c58e:	9400      	str	r4, [sp, #0]
 800c590:	9b00      	ldr	r3, [sp, #0]
 800c592:	7818      	ldrb	r0, [r3, #0]
 800c594:	2830      	cmp	r0, #48	@ 0x30
 800c596:	d009      	beq.n	800c5ac <__gethex+0x74>
 800c598:	f7ff ffb9 	bl	800c50e <__hexdig_fun>
 800c59c:	4242      	negs	r2, r0
 800c59e:	4142      	adcs	r2, r0
 800c5a0:	2301      	movs	r3, #1
 800c5a2:	0025      	movs	r5, r4
 800c5a4:	9202      	str	r2, [sp, #8]
 800c5a6:	9305      	str	r3, [sp, #20]
 800c5a8:	9c00      	ldr	r4, [sp, #0]
 800c5aa:	e004      	b.n	800c5b6 <__gethex+0x7e>
 800c5ac:	9b00      	ldr	r3, [sp, #0]
 800c5ae:	3301      	adds	r3, #1
 800c5b0:	9300      	str	r3, [sp, #0]
 800c5b2:	e7ed      	b.n	800c590 <__gethex+0x58>
 800c5b4:	3401      	adds	r4, #1
 800c5b6:	7820      	ldrb	r0, [r4, #0]
 800c5b8:	f7ff ffa9 	bl	800c50e <__hexdig_fun>
 800c5bc:	1e07      	subs	r7, r0, #0
 800c5be:	d1f9      	bne.n	800c5b4 <__gethex+0x7c>
 800c5c0:	2201      	movs	r2, #1
 800c5c2:	0020      	movs	r0, r4
 800c5c4:	4990      	ldr	r1, [pc, #576]	@ (800c808 <__gethex+0x2d0>)
 800c5c6:	f7fe ffd3 	bl	800b570 <strncmp>
 800c5ca:	2800      	cmp	r0, #0
 800c5cc:	d10d      	bne.n	800c5ea <__gethex+0xb2>
 800c5ce:	2d00      	cmp	r5, #0
 800c5d0:	d106      	bne.n	800c5e0 <__gethex+0xa8>
 800c5d2:	3401      	adds	r4, #1
 800c5d4:	0025      	movs	r5, r4
 800c5d6:	7820      	ldrb	r0, [r4, #0]
 800c5d8:	f7ff ff99 	bl	800c50e <__hexdig_fun>
 800c5dc:	2800      	cmp	r0, #0
 800c5de:	d102      	bne.n	800c5e6 <__gethex+0xae>
 800c5e0:	1b2d      	subs	r5, r5, r4
 800c5e2:	00af      	lsls	r7, r5, #2
 800c5e4:	e003      	b.n	800c5ee <__gethex+0xb6>
 800c5e6:	3401      	adds	r4, #1
 800c5e8:	e7f5      	b.n	800c5d6 <__gethex+0x9e>
 800c5ea:	2d00      	cmp	r5, #0
 800c5ec:	d1f8      	bne.n	800c5e0 <__gethex+0xa8>
 800c5ee:	2220      	movs	r2, #32
 800c5f0:	7823      	ldrb	r3, [r4, #0]
 800c5f2:	0026      	movs	r6, r4
 800c5f4:	4393      	bics	r3, r2
 800c5f6:	2b50      	cmp	r3, #80	@ 0x50
 800c5f8:	d11d      	bne.n	800c636 <__gethex+0xfe>
 800c5fa:	7863      	ldrb	r3, [r4, #1]
 800c5fc:	2b2b      	cmp	r3, #43	@ 0x2b
 800c5fe:	d02d      	beq.n	800c65c <__gethex+0x124>
 800c600:	2b2d      	cmp	r3, #45	@ 0x2d
 800c602:	d02f      	beq.n	800c664 <__gethex+0x12c>
 800c604:	2300      	movs	r3, #0
 800c606:	1c66      	adds	r6, r4, #1
 800c608:	9304      	str	r3, [sp, #16]
 800c60a:	7830      	ldrb	r0, [r6, #0]
 800c60c:	f7ff ff7f 	bl	800c50e <__hexdig_fun>
 800c610:	1e43      	subs	r3, r0, #1
 800c612:	b2db      	uxtb	r3, r3
 800c614:	0005      	movs	r5, r0
 800c616:	2b18      	cmp	r3, #24
 800c618:	d82a      	bhi.n	800c670 <__gethex+0x138>
 800c61a:	7870      	ldrb	r0, [r6, #1]
 800c61c:	f7ff ff77 	bl	800c50e <__hexdig_fun>
 800c620:	1e43      	subs	r3, r0, #1
 800c622:	b2db      	uxtb	r3, r3
 800c624:	3601      	adds	r6, #1
 800c626:	3d10      	subs	r5, #16
 800c628:	2b18      	cmp	r3, #24
 800c62a:	d91d      	bls.n	800c668 <__gethex+0x130>
 800c62c:	9b04      	ldr	r3, [sp, #16]
 800c62e:	2b00      	cmp	r3, #0
 800c630:	d000      	beq.n	800c634 <__gethex+0xfc>
 800c632:	426d      	negs	r5, r5
 800c634:	197f      	adds	r7, r7, r5
 800c636:	9b06      	ldr	r3, [sp, #24]
 800c638:	601e      	str	r6, [r3, #0]
 800c63a:	9b02      	ldr	r3, [sp, #8]
 800c63c:	2b00      	cmp	r3, #0
 800c63e:	d019      	beq.n	800c674 <__gethex+0x13c>
 800c640:	9b05      	ldr	r3, [sp, #20]
 800c642:	2606      	movs	r6, #6
 800c644:	425a      	negs	r2, r3
 800c646:	4153      	adcs	r3, r2
 800c648:	425b      	negs	r3, r3
 800c64a:	401e      	ands	r6, r3
 800c64c:	0030      	movs	r0, r6
 800c64e:	b009      	add	sp, #36	@ 0x24
 800c650:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c652:	2301      	movs	r3, #1
 800c654:	2700      	movs	r7, #0
 800c656:	9c00      	ldr	r4, [sp, #0]
 800c658:	9302      	str	r3, [sp, #8]
 800c65a:	e7c8      	b.n	800c5ee <__gethex+0xb6>
 800c65c:	2300      	movs	r3, #0
 800c65e:	9304      	str	r3, [sp, #16]
 800c660:	1ca6      	adds	r6, r4, #2
 800c662:	e7d2      	b.n	800c60a <__gethex+0xd2>
 800c664:	2301      	movs	r3, #1
 800c666:	e7fa      	b.n	800c65e <__gethex+0x126>
 800c668:	230a      	movs	r3, #10
 800c66a:	435d      	muls	r5, r3
 800c66c:	182d      	adds	r5, r5, r0
 800c66e:	e7d4      	b.n	800c61a <__gethex+0xe2>
 800c670:	0026      	movs	r6, r4
 800c672:	e7e0      	b.n	800c636 <__gethex+0xfe>
 800c674:	9b00      	ldr	r3, [sp, #0]
 800c676:	9902      	ldr	r1, [sp, #8]
 800c678:	1ae3      	subs	r3, r4, r3
 800c67a:	3b01      	subs	r3, #1
 800c67c:	2b07      	cmp	r3, #7
 800c67e:	dc0a      	bgt.n	800c696 <__gethex+0x15e>
 800c680:	9803      	ldr	r0, [sp, #12]
 800c682:	f000 fb19 	bl	800ccb8 <_Balloc>
 800c686:	1e05      	subs	r5, r0, #0
 800c688:	d108      	bne.n	800c69c <__gethex+0x164>
 800c68a:	002a      	movs	r2, r5
 800c68c:	21e4      	movs	r1, #228	@ 0xe4
 800c68e:	4b5f      	ldr	r3, [pc, #380]	@ (800c80c <__gethex+0x2d4>)
 800c690:	485f      	ldr	r0, [pc, #380]	@ (800c810 <__gethex+0x2d8>)
 800c692:	f002 f815 	bl	800e6c0 <__assert_func>
 800c696:	3101      	adds	r1, #1
 800c698:	105b      	asrs	r3, r3, #1
 800c69a:	e7ef      	b.n	800c67c <__gethex+0x144>
 800c69c:	0003      	movs	r3, r0
 800c69e:	3314      	adds	r3, #20
 800c6a0:	9302      	str	r3, [sp, #8]
 800c6a2:	9305      	str	r3, [sp, #20]
 800c6a4:	2300      	movs	r3, #0
 800c6a6:	001e      	movs	r6, r3
 800c6a8:	9304      	str	r3, [sp, #16]
 800c6aa:	9b00      	ldr	r3, [sp, #0]
 800c6ac:	42a3      	cmp	r3, r4
 800c6ae:	d338      	bcc.n	800c722 <__gethex+0x1ea>
 800c6b0:	9c05      	ldr	r4, [sp, #20]
 800c6b2:	9b02      	ldr	r3, [sp, #8]
 800c6b4:	c440      	stmia	r4!, {r6}
 800c6b6:	1ae4      	subs	r4, r4, r3
 800c6b8:	10a4      	asrs	r4, r4, #2
 800c6ba:	0030      	movs	r0, r6
 800c6bc:	612c      	str	r4, [r5, #16]
 800c6be:	f000 fbf3 	bl	800cea8 <__hi0bits>
 800c6c2:	9b01      	ldr	r3, [sp, #4]
 800c6c4:	0164      	lsls	r4, r4, #5
 800c6c6:	681b      	ldr	r3, [r3, #0]
 800c6c8:	1a26      	subs	r6, r4, r0
 800c6ca:	9300      	str	r3, [sp, #0]
 800c6cc:	429e      	cmp	r6, r3
 800c6ce:	dd52      	ble.n	800c776 <__gethex+0x23e>
 800c6d0:	1af6      	subs	r6, r6, r3
 800c6d2:	0031      	movs	r1, r6
 800c6d4:	0028      	movs	r0, r5
 800c6d6:	f000 ff96 	bl	800d606 <__any_on>
 800c6da:	1e04      	subs	r4, r0, #0
 800c6dc:	d00f      	beq.n	800c6fe <__gethex+0x1c6>
 800c6de:	2401      	movs	r4, #1
 800c6e0:	231f      	movs	r3, #31
 800c6e2:	0020      	movs	r0, r4
 800c6e4:	1e72      	subs	r2, r6, #1
 800c6e6:	4013      	ands	r3, r2
 800c6e8:	4098      	lsls	r0, r3
 800c6ea:	0003      	movs	r3, r0
 800c6ec:	1151      	asrs	r1, r2, #5
 800c6ee:	9802      	ldr	r0, [sp, #8]
 800c6f0:	0089      	lsls	r1, r1, #2
 800c6f2:	5809      	ldr	r1, [r1, r0]
 800c6f4:	4219      	tst	r1, r3
 800c6f6:	d002      	beq.n	800c6fe <__gethex+0x1c6>
 800c6f8:	42a2      	cmp	r2, r4
 800c6fa:	dc34      	bgt.n	800c766 <__gethex+0x22e>
 800c6fc:	2402      	movs	r4, #2
 800c6fe:	0031      	movs	r1, r6
 800c700:	0028      	movs	r0, r5
 800c702:	f7ff feb1 	bl	800c468 <rshift>
 800c706:	19bf      	adds	r7, r7, r6
 800c708:	9b01      	ldr	r3, [sp, #4]
 800c70a:	689b      	ldr	r3, [r3, #8]
 800c70c:	42bb      	cmp	r3, r7
 800c70e:	da42      	bge.n	800c796 <__gethex+0x25e>
 800c710:	0029      	movs	r1, r5
 800c712:	9803      	ldr	r0, [sp, #12]
 800c714:	f000 fb14 	bl	800cd40 <_Bfree>
 800c718:	2300      	movs	r3, #0
 800c71a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800c71c:	26a3      	movs	r6, #163	@ 0xa3
 800c71e:	6013      	str	r3, [r2, #0]
 800c720:	e794      	b.n	800c64c <__gethex+0x114>
 800c722:	3c01      	subs	r4, #1
 800c724:	7823      	ldrb	r3, [r4, #0]
 800c726:	2b2e      	cmp	r3, #46	@ 0x2e
 800c728:	d012      	beq.n	800c750 <__gethex+0x218>
 800c72a:	9b04      	ldr	r3, [sp, #16]
 800c72c:	2b20      	cmp	r3, #32
 800c72e:	d104      	bne.n	800c73a <__gethex+0x202>
 800c730:	9b05      	ldr	r3, [sp, #20]
 800c732:	c340      	stmia	r3!, {r6}
 800c734:	2600      	movs	r6, #0
 800c736:	9305      	str	r3, [sp, #20]
 800c738:	9604      	str	r6, [sp, #16]
 800c73a:	7820      	ldrb	r0, [r4, #0]
 800c73c:	f7ff fee7 	bl	800c50e <__hexdig_fun>
 800c740:	230f      	movs	r3, #15
 800c742:	4018      	ands	r0, r3
 800c744:	9b04      	ldr	r3, [sp, #16]
 800c746:	4098      	lsls	r0, r3
 800c748:	3304      	adds	r3, #4
 800c74a:	4306      	orrs	r6, r0
 800c74c:	9304      	str	r3, [sp, #16]
 800c74e:	e7ac      	b.n	800c6aa <__gethex+0x172>
 800c750:	9b00      	ldr	r3, [sp, #0]
 800c752:	42a3      	cmp	r3, r4
 800c754:	d8e9      	bhi.n	800c72a <__gethex+0x1f2>
 800c756:	2201      	movs	r2, #1
 800c758:	0020      	movs	r0, r4
 800c75a:	492b      	ldr	r1, [pc, #172]	@ (800c808 <__gethex+0x2d0>)
 800c75c:	f7fe ff08 	bl	800b570 <strncmp>
 800c760:	2800      	cmp	r0, #0
 800c762:	d1e2      	bne.n	800c72a <__gethex+0x1f2>
 800c764:	e7a1      	b.n	800c6aa <__gethex+0x172>
 800c766:	0028      	movs	r0, r5
 800c768:	1eb1      	subs	r1, r6, #2
 800c76a:	f000 ff4c 	bl	800d606 <__any_on>
 800c76e:	2800      	cmp	r0, #0
 800c770:	d0c4      	beq.n	800c6fc <__gethex+0x1c4>
 800c772:	2403      	movs	r4, #3
 800c774:	e7c3      	b.n	800c6fe <__gethex+0x1c6>
 800c776:	9b00      	ldr	r3, [sp, #0]
 800c778:	2400      	movs	r4, #0
 800c77a:	429e      	cmp	r6, r3
 800c77c:	dac4      	bge.n	800c708 <__gethex+0x1d0>
 800c77e:	1b9e      	subs	r6, r3, r6
 800c780:	0029      	movs	r1, r5
 800c782:	0032      	movs	r2, r6
 800c784:	9803      	ldr	r0, [sp, #12]
 800c786:	f000 fd05 	bl	800d194 <__lshift>
 800c78a:	0003      	movs	r3, r0
 800c78c:	3314      	adds	r3, #20
 800c78e:	0005      	movs	r5, r0
 800c790:	1bbf      	subs	r7, r7, r6
 800c792:	9302      	str	r3, [sp, #8]
 800c794:	e7b8      	b.n	800c708 <__gethex+0x1d0>
 800c796:	9b01      	ldr	r3, [sp, #4]
 800c798:	685e      	ldr	r6, [r3, #4]
 800c79a:	42be      	cmp	r6, r7
 800c79c:	dd6f      	ble.n	800c87e <__gethex+0x346>
 800c79e:	9b00      	ldr	r3, [sp, #0]
 800c7a0:	1bf6      	subs	r6, r6, r7
 800c7a2:	42b3      	cmp	r3, r6
 800c7a4:	dc36      	bgt.n	800c814 <__gethex+0x2dc>
 800c7a6:	9b01      	ldr	r3, [sp, #4]
 800c7a8:	68db      	ldr	r3, [r3, #12]
 800c7aa:	2b02      	cmp	r3, #2
 800c7ac:	d024      	beq.n	800c7f8 <__gethex+0x2c0>
 800c7ae:	2b03      	cmp	r3, #3
 800c7b0:	d026      	beq.n	800c800 <__gethex+0x2c8>
 800c7b2:	2b01      	cmp	r3, #1
 800c7b4:	d117      	bne.n	800c7e6 <__gethex+0x2ae>
 800c7b6:	9b00      	ldr	r3, [sp, #0]
 800c7b8:	42b3      	cmp	r3, r6
 800c7ba:	d114      	bne.n	800c7e6 <__gethex+0x2ae>
 800c7bc:	2b01      	cmp	r3, #1
 800c7be:	d10b      	bne.n	800c7d8 <__gethex+0x2a0>
 800c7c0:	9b01      	ldr	r3, [sp, #4]
 800c7c2:	9a07      	ldr	r2, [sp, #28]
 800c7c4:	685b      	ldr	r3, [r3, #4]
 800c7c6:	2662      	movs	r6, #98	@ 0x62
 800c7c8:	6013      	str	r3, [r2, #0]
 800c7ca:	2301      	movs	r3, #1
 800c7cc:	9a02      	ldr	r2, [sp, #8]
 800c7ce:	612b      	str	r3, [r5, #16]
 800c7d0:	6013      	str	r3, [r2, #0]
 800c7d2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800c7d4:	601d      	str	r5, [r3, #0]
 800c7d6:	e739      	b.n	800c64c <__gethex+0x114>
 800c7d8:	9900      	ldr	r1, [sp, #0]
 800c7da:	0028      	movs	r0, r5
 800c7dc:	3901      	subs	r1, #1
 800c7de:	f000 ff12 	bl	800d606 <__any_on>
 800c7e2:	2800      	cmp	r0, #0
 800c7e4:	d1ec      	bne.n	800c7c0 <__gethex+0x288>
 800c7e6:	0029      	movs	r1, r5
 800c7e8:	9803      	ldr	r0, [sp, #12]
 800c7ea:	f000 faa9 	bl	800cd40 <_Bfree>
 800c7ee:	2300      	movs	r3, #0
 800c7f0:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800c7f2:	2650      	movs	r6, #80	@ 0x50
 800c7f4:	6013      	str	r3, [r2, #0]
 800c7f6:	e729      	b.n	800c64c <__gethex+0x114>
 800c7f8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c7fa:	2b00      	cmp	r3, #0
 800c7fc:	d1f3      	bne.n	800c7e6 <__gethex+0x2ae>
 800c7fe:	e7df      	b.n	800c7c0 <__gethex+0x288>
 800c800:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c802:	2b00      	cmp	r3, #0
 800c804:	d1dc      	bne.n	800c7c0 <__gethex+0x288>
 800c806:	e7ee      	b.n	800c7e6 <__gethex+0x2ae>
 800c808:	0800eb08 	.word	0x0800eb08
 800c80c:	0800ec1b 	.word	0x0800ec1b
 800c810:	0800ec2c 	.word	0x0800ec2c
 800c814:	1e77      	subs	r7, r6, #1
 800c816:	2c00      	cmp	r4, #0
 800c818:	d12f      	bne.n	800c87a <__gethex+0x342>
 800c81a:	2f00      	cmp	r7, #0
 800c81c:	d004      	beq.n	800c828 <__gethex+0x2f0>
 800c81e:	0039      	movs	r1, r7
 800c820:	0028      	movs	r0, r5
 800c822:	f000 fef0 	bl	800d606 <__any_on>
 800c826:	0004      	movs	r4, r0
 800c828:	231f      	movs	r3, #31
 800c82a:	117a      	asrs	r2, r7, #5
 800c82c:	401f      	ands	r7, r3
 800c82e:	3b1e      	subs	r3, #30
 800c830:	40bb      	lsls	r3, r7
 800c832:	9902      	ldr	r1, [sp, #8]
 800c834:	0092      	lsls	r2, r2, #2
 800c836:	5852      	ldr	r2, [r2, r1]
 800c838:	421a      	tst	r2, r3
 800c83a:	d001      	beq.n	800c840 <__gethex+0x308>
 800c83c:	2302      	movs	r3, #2
 800c83e:	431c      	orrs	r4, r3
 800c840:	9b00      	ldr	r3, [sp, #0]
 800c842:	0031      	movs	r1, r6
 800c844:	1b9b      	subs	r3, r3, r6
 800c846:	2602      	movs	r6, #2
 800c848:	0028      	movs	r0, r5
 800c84a:	9300      	str	r3, [sp, #0]
 800c84c:	f7ff fe0c 	bl	800c468 <rshift>
 800c850:	9b01      	ldr	r3, [sp, #4]
 800c852:	685f      	ldr	r7, [r3, #4]
 800c854:	2c00      	cmp	r4, #0
 800c856:	d03f      	beq.n	800c8d8 <__gethex+0x3a0>
 800c858:	9b01      	ldr	r3, [sp, #4]
 800c85a:	68db      	ldr	r3, [r3, #12]
 800c85c:	2b02      	cmp	r3, #2
 800c85e:	d010      	beq.n	800c882 <__gethex+0x34a>
 800c860:	2b03      	cmp	r3, #3
 800c862:	d012      	beq.n	800c88a <__gethex+0x352>
 800c864:	2b01      	cmp	r3, #1
 800c866:	d106      	bne.n	800c876 <__gethex+0x33e>
 800c868:	07a2      	lsls	r2, r4, #30
 800c86a:	d504      	bpl.n	800c876 <__gethex+0x33e>
 800c86c:	9a02      	ldr	r2, [sp, #8]
 800c86e:	6812      	ldr	r2, [r2, #0]
 800c870:	4314      	orrs	r4, r2
 800c872:	421c      	tst	r4, r3
 800c874:	d10c      	bne.n	800c890 <__gethex+0x358>
 800c876:	2310      	movs	r3, #16
 800c878:	e02d      	b.n	800c8d6 <__gethex+0x39e>
 800c87a:	2401      	movs	r4, #1
 800c87c:	e7d4      	b.n	800c828 <__gethex+0x2f0>
 800c87e:	2601      	movs	r6, #1
 800c880:	e7e8      	b.n	800c854 <__gethex+0x31c>
 800c882:	2301      	movs	r3, #1
 800c884:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800c886:	1a9b      	subs	r3, r3, r2
 800c888:	930f      	str	r3, [sp, #60]	@ 0x3c
 800c88a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c88c:	2b00      	cmp	r3, #0
 800c88e:	d0f2      	beq.n	800c876 <__gethex+0x33e>
 800c890:	692b      	ldr	r3, [r5, #16]
 800c892:	2000      	movs	r0, #0
 800c894:	9302      	str	r3, [sp, #8]
 800c896:	009b      	lsls	r3, r3, #2
 800c898:	9304      	str	r3, [sp, #16]
 800c89a:	002b      	movs	r3, r5
 800c89c:	9a04      	ldr	r2, [sp, #16]
 800c89e:	3314      	adds	r3, #20
 800c8a0:	1899      	adds	r1, r3, r2
 800c8a2:	681a      	ldr	r2, [r3, #0]
 800c8a4:	1c54      	adds	r4, r2, #1
 800c8a6:	d01c      	beq.n	800c8e2 <__gethex+0x3aa>
 800c8a8:	3201      	adds	r2, #1
 800c8aa:	601a      	str	r2, [r3, #0]
 800c8ac:	002b      	movs	r3, r5
 800c8ae:	3314      	adds	r3, #20
 800c8b0:	2e02      	cmp	r6, #2
 800c8b2:	d13f      	bne.n	800c934 <__gethex+0x3fc>
 800c8b4:	9a01      	ldr	r2, [sp, #4]
 800c8b6:	9900      	ldr	r1, [sp, #0]
 800c8b8:	6812      	ldr	r2, [r2, #0]
 800c8ba:	3a01      	subs	r2, #1
 800c8bc:	428a      	cmp	r2, r1
 800c8be:	d109      	bne.n	800c8d4 <__gethex+0x39c>
 800c8c0:	000a      	movs	r2, r1
 800c8c2:	201f      	movs	r0, #31
 800c8c4:	4010      	ands	r0, r2
 800c8c6:	2201      	movs	r2, #1
 800c8c8:	4082      	lsls	r2, r0
 800c8ca:	1149      	asrs	r1, r1, #5
 800c8cc:	0089      	lsls	r1, r1, #2
 800c8ce:	58cb      	ldr	r3, [r1, r3]
 800c8d0:	4213      	tst	r3, r2
 800c8d2:	d13d      	bne.n	800c950 <__gethex+0x418>
 800c8d4:	2320      	movs	r3, #32
 800c8d6:	431e      	orrs	r6, r3
 800c8d8:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800c8da:	601d      	str	r5, [r3, #0]
 800c8dc:	9b07      	ldr	r3, [sp, #28]
 800c8de:	601f      	str	r7, [r3, #0]
 800c8e0:	e6b4      	b.n	800c64c <__gethex+0x114>
 800c8e2:	c301      	stmia	r3!, {r0}
 800c8e4:	4299      	cmp	r1, r3
 800c8e6:	d8dc      	bhi.n	800c8a2 <__gethex+0x36a>
 800c8e8:	68ab      	ldr	r3, [r5, #8]
 800c8ea:	9a02      	ldr	r2, [sp, #8]
 800c8ec:	429a      	cmp	r2, r3
 800c8ee:	db18      	blt.n	800c922 <__gethex+0x3ea>
 800c8f0:	6869      	ldr	r1, [r5, #4]
 800c8f2:	9803      	ldr	r0, [sp, #12]
 800c8f4:	3101      	adds	r1, #1
 800c8f6:	f000 f9df 	bl	800ccb8 <_Balloc>
 800c8fa:	1e04      	subs	r4, r0, #0
 800c8fc:	d104      	bne.n	800c908 <__gethex+0x3d0>
 800c8fe:	0022      	movs	r2, r4
 800c900:	2184      	movs	r1, #132	@ 0x84
 800c902:	4b1d      	ldr	r3, [pc, #116]	@ (800c978 <__gethex+0x440>)
 800c904:	481d      	ldr	r0, [pc, #116]	@ (800c97c <__gethex+0x444>)
 800c906:	e6c4      	b.n	800c692 <__gethex+0x15a>
 800c908:	0029      	movs	r1, r5
 800c90a:	692a      	ldr	r2, [r5, #16]
 800c90c:	310c      	adds	r1, #12
 800c90e:	3202      	adds	r2, #2
 800c910:	0092      	lsls	r2, r2, #2
 800c912:	300c      	adds	r0, #12
 800c914:	f7fe fec8 	bl	800b6a8 <memcpy>
 800c918:	0029      	movs	r1, r5
 800c91a:	9803      	ldr	r0, [sp, #12]
 800c91c:	f000 fa10 	bl	800cd40 <_Bfree>
 800c920:	0025      	movs	r5, r4
 800c922:	692b      	ldr	r3, [r5, #16]
 800c924:	1c5a      	adds	r2, r3, #1
 800c926:	612a      	str	r2, [r5, #16]
 800c928:	2201      	movs	r2, #1
 800c92a:	3304      	adds	r3, #4
 800c92c:	009b      	lsls	r3, r3, #2
 800c92e:	18eb      	adds	r3, r5, r3
 800c930:	605a      	str	r2, [r3, #4]
 800c932:	e7bb      	b.n	800c8ac <__gethex+0x374>
 800c934:	692a      	ldr	r2, [r5, #16]
 800c936:	9902      	ldr	r1, [sp, #8]
 800c938:	428a      	cmp	r2, r1
 800c93a:	dd0b      	ble.n	800c954 <__gethex+0x41c>
 800c93c:	2101      	movs	r1, #1
 800c93e:	0028      	movs	r0, r5
 800c940:	f7ff fd92 	bl	800c468 <rshift>
 800c944:	9b01      	ldr	r3, [sp, #4]
 800c946:	3701      	adds	r7, #1
 800c948:	689b      	ldr	r3, [r3, #8]
 800c94a:	42bb      	cmp	r3, r7
 800c94c:	da00      	bge.n	800c950 <__gethex+0x418>
 800c94e:	e6df      	b.n	800c710 <__gethex+0x1d8>
 800c950:	2601      	movs	r6, #1
 800c952:	e7bf      	b.n	800c8d4 <__gethex+0x39c>
 800c954:	221f      	movs	r2, #31
 800c956:	9c00      	ldr	r4, [sp, #0]
 800c958:	9900      	ldr	r1, [sp, #0]
 800c95a:	4014      	ands	r4, r2
 800c95c:	4211      	tst	r1, r2
 800c95e:	d0f7      	beq.n	800c950 <__gethex+0x418>
 800c960:	9a04      	ldr	r2, [sp, #16]
 800c962:	189b      	adds	r3, r3, r2
 800c964:	3b04      	subs	r3, #4
 800c966:	6818      	ldr	r0, [r3, #0]
 800c968:	f000 fa9e 	bl	800cea8 <__hi0bits>
 800c96c:	2320      	movs	r3, #32
 800c96e:	1b1b      	subs	r3, r3, r4
 800c970:	4298      	cmp	r0, r3
 800c972:	dbe3      	blt.n	800c93c <__gethex+0x404>
 800c974:	e7ec      	b.n	800c950 <__gethex+0x418>
 800c976:	46c0      	nop			@ (mov r8, r8)
 800c978:	0800ec1b 	.word	0x0800ec1b
 800c97c:	0800ec2c 	.word	0x0800ec2c

0800c980 <L_shift>:
 800c980:	2308      	movs	r3, #8
 800c982:	b570      	push	{r4, r5, r6, lr}
 800c984:	2520      	movs	r5, #32
 800c986:	1a9a      	subs	r2, r3, r2
 800c988:	0092      	lsls	r2, r2, #2
 800c98a:	1aad      	subs	r5, r5, r2
 800c98c:	6843      	ldr	r3, [r0, #4]
 800c98e:	6804      	ldr	r4, [r0, #0]
 800c990:	001e      	movs	r6, r3
 800c992:	40ae      	lsls	r6, r5
 800c994:	40d3      	lsrs	r3, r2
 800c996:	4334      	orrs	r4, r6
 800c998:	6004      	str	r4, [r0, #0]
 800c99a:	6043      	str	r3, [r0, #4]
 800c99c:	3004      	adds	r0, #4
 800c99e:	4288      	cmp	r0, r1
 800c9a0:	d3f4      	bcc.n	800c98c <L_shift+0xc>
 800c9a2:	bd70      	pop	{r4, r5, r6, pc}

0800c9a4 <__match>:
 800c9a4:	b530      	push	{r4, r5, lr}
 800c9a6:	6803      	ldr	r3, [r0, #0]
 800c9a8:	780c      	ldrb	r4, [r1, #0]
 800c9aa:	3301      	adds	r3, #1
 800c9ac:	2c00      	cmp	r4, #0
 800c9ae:	d102      	bne.n	800c9b6 <__match+0x12>
 800c9b0:	6003      	str	r3, [r0, #0]
 800c9b2:	2001      	movs	r0, #1
 800c9b4:	bd30      	pop	{r4, r5, pc}
 800c9b6:	781a      	ldrb	r2, [r3, #0]
 800c9b8:	0015      	movs	r5, r2
 800c9ba:	3d41      	subs	r5, #65	@ 0x41
 800c9bc:	2d19      	cmp	r5, #25
 800c9be:	d800      	bhi.n	800c9c2 <__match+0x1e>
 800c9c0:	3220      	adds	r2, #32
 800c9c2:	3101      	adds	r1, #1
 800c9c4:	42a2      	cmp	r2, r4
 800c9c6:	d0ef      	beq.n	800c9a8 <__match+0x4>
 800c9c8:	2000      	movs	r0, #0
 800c9ca:	e7f3      	b.n	800c9b4 <__match+0x10>

0800c9cc <__hexnan>:
 800c9cc:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c9ce:	680b      	ldr	r3, [r1, #0]
 800c9d0:	b08b      	sub	sp, #44	@ 0x2c
 800c9d2:	9201      	str	r2, [sp, #4]
 800c9d4:	9901      	ldr	r1, [sp, #4]
 800c9d6:	115a      	asrs	r2, r3, #5
 800c9d8:	0092      	lsls	r2, r2, #2
 800c9da:	188a      	adds	r2, r1, r2
 800c9dc:	9202      	str	r2, [sp, #8]
 800c9de:	0019      	movs	r1, r3
 800c9e0:	221f      	movs	r2, #31
 800c9e2:	4011      	ands	r1, r2
 800c9e4:	9008      	str	r0, [sp, #32]
 800c9e6:	9106      	str	r1, [sp, #24]
 800c9e8:	4213      	tst	r3, r2
 800c9ea:	d002      	beq.n	800c9f2 <__hexnan+0x26>
 800c9ec:	9b02      	ldr	r3, [sp, #8]
 800c9ee:	3304      	adds	r3, #4
 800c9f0:	9302      	str	r3, [sp, #8]
 800c9f2:	9b02      	ldr	r3, [sp, #8]
 800c9f4:	2500      	movs	r5, #0
 800c9f6:	1f1f      	subs	r7, r3, #4
 800c9f8:	003e      	movs	r6, r7
 800c9fa:	003c      	movs	r4, r7
 800c9fc:	9b08      	ldr	r3, [sp, #32]
 800c9fe:	603d      	str	r5, [r7, #0]
 800ca00:	681b      	ldr	r3, [r3, #0]
 800ca02:	9507      	str	r5, [sp, #28]
 800ca04:	9305      	str	r3, [sp, #20]
 800ca06:	9503      	str	r5, [sp, #12]
 800ca08:	9b05      	ldr	r3, [sp, #20]
 800ca0a:	3301      	adds	r3, #1
 800ca0c:	9309      	str	r3, [sp, #36]	@ 0x24
 800ca0e:	9b05      	ldr	r3, [sp, #20]
 800ca10:	785b      	ldrb	r3, [r3, #1]
 800ca12:	9304      	str	r3, [sp, #16]
 800ca14:	2b00      	cmp	r3, #0
 800ca16:	d028      	beq.n	800ca6a <__hexnan+0x9e>
 800ca18:	9804      	ldr	r0, [sp, #16]
 800ca1a:	f7ff fd78 	bl	800c50e <__hexdig_fun>
 800ca1e:	2800      	cmp	r0, #0
 800ca20:	d155      	bne.n	800cace <__hexnan+0x102>
 800ca22:	9b04      	ldr	r3, [sp, #16]
 800ca24:	2b20      	cmp	r3, #32
 800ca26:	d819      	bhi.n	800ca5c <__hexnan+0x90>
 800ca28:	9b03      	ldr	r3, [sp, #12]
 800ca2a:	9a07      	ldr	r2, [sp, #28]
 800ca2c:	4293      	cmp	r3, r2
 800ca2e:	dd12      	ble.n	800ca56 <__hexnan+0x8a>
 800ca30:	42b4      	cmp	r4, r6
 800ca32:	d206      	bcs.n	800ca42 <__hexnan+0x76>
 800ca34:	2d07      	cmp	r5, #7
 800ca36:	dc04      	bgt.n	800ca42 <__hexnan+0x76>
 800ca38:	002a      	movs	r2, r5
 800ca3a:	0031      	movs	r1, r6
 800ca3c:	0020      	movs	r0, r4
 800ca3e:	f7ff ff9f 	bl	800c980 <L_shift>
 800ca42:	9b01      	ldr	r3, [sp, #4]
 800ca44:	2508      	movs	r5, #8
 800ca46:	429c      	cmp	r4, r3
 800ca48:	d905      	bls.n	800ca56 <__hexnan+0x8a>
 800ca4a:	1f26      	subs	r6, r4, #4
 800ca4c:	2500      	movs	r5, #0
 800ca4e:	0034      	movs	r4, r6
 800ca50:	9b03      	ldr	r3, [sp, #12]
 800ca52:	6035      	str	r5, [r6, #0]
 800ca54:	9307      	str	r3, [sp, #28]
 800ca56:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ca58:	9305      	str	r3, [sp, #20]
 800ca5a:	e7d5      	b.n	800ca08 <__hexnan+0x3c>
 800ca5c:	9b04      	ldr	r3, [sp, #16]
 800ca5e:	2b29      	cmp	r3, #41	@ 0x29
 800ca60:	d15a      	bne.n	800cb18 <__hexnan+0x14c>
 800ca62:	9b05      	ldr	r3, [sp, #20]
 800ca64:	9a08      	ldr	r2, [sp, #32]
 800ca66:	3302      	adds	r3, #2
 800ca68:	6013      	str	r3, [r2, #0]
 800ca6a:	9b03      	ldr	r3, [sp, #12]
 800ca6c:	2b00      	cmp	r3, #0
 800ca6e:	d053      	beq.n	800cb18 <__hexnan+0x14c>
 800ca70:	42b4      	cmp	r4, r6
 800ca72:	d206      	bcs.n	800ca82 <__hexnan+0xb6>
 800ca74:	2d07      	cmp	r5, #7
 800ca76:	dc04      	bgt.n	800ca82 <__hexnan+0xb6>
 800ca78:	002a      	movs	r2, r5
 800ca7a:	0031      	movs	r1, r6
 800ca7c:	0020      	movs	r0, r4
 800ca7e:	f7ff ff7f 	bl	800c980 <L_shift>
 800ca82:	9b01      	ldr	r3, [sp, #4]
 800ca84:	429c      	cmp	r4, r3
 800ca86:	d936      	bls.n	800caf6 <__hexnan+0x12a>
 800ca88:	001a      	movs	r2, r3
 800ca8a:	0023      	movs	r3, r4
 800ca8c:	cb02      	ldmia	r3!, {r1}
 800ca8e:	c202      	stmia	r2!, {r1}
 800ca90:	429f      	cmp	r7, r3
 800ca92:	d2fb      	bcs.n	800ca8c <__hexnan+0xc0>
 800ca94:	9b02      	ldr	r3, [sp, #8]
 800ca96:	1c61      	adds	r1, r4, #1
 800ca98:	1eda      	subs	r2, r3, #3
 800ca9a:	2304      	movs	r3, #4
 800ca9c:	4291      	cmp	r1, r2
 800ca9e:	d805      	bhi.n	800caac <__hexnan+0xe0>
 800caa0:	9b02      	ldr	r3, [sp, #8]
 800caa2:	3b04      	subs	r3, #4
 800caa4:	1b1b      	subs	r3, r3, r4
 800caa6:	089b      	lsrs	r3, r3, #2
 800caa8:	3301      	adds	r3, #1
 800caaa:	009b      	lsls	r3, r3, #2
 800caac:	9a01      	ldr	r2, [sp, #4]
 800caae:	18d3      	adds	r3, r2, r3
 800cab0:	2200      	movs	r2, #0
 800cab2:	c304      	stmia	r3!, {r2}
 800cab4:	429f      	cmp	r7, r3
 800cab6:	d2fc      	bcs.n	800cab2 <__hexnan+0xe6>
 800cab8:	683b      	ldr	r3, [r7, #0]
 800caba:	2b00      	cmp	r3, #0
 800cabc:	d104      	bne.n	800cac8 <__hexnan+0xfc>
 800cabe:	9b01      	ldr	r3, [sp, #4]
 800cac0:	429f      	cmp	r7, r3
 800cac2:	d127      	bne.n	800cb14 <__hexnan+0x148>
 800cac4:	2301      	movs	r3, #1
 800cac6:	603b      	str	r3, [r7, #0]
 800cac8:	2005      	movs	r0, #5
 800caca:	b00b      	add	sp, #44	@ 0x2c
 800cacc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800cace:	9b03      	ldr	r3, [sp, #12]
 800cad0:	3501      	adds	r5, #1
 800cad2:	3301      	adds	r3, #1
 800cad4:	9303      	str	r3, [sp, #12]
 800cad6:	2d08      	cmp	r5, #8
 800cad8:	dd06      	ble.n	800cae8 <__hexnan+0x11c>
 800cada:	9b01      	ldr	r3, [sp, #4]
 800cadc:	429c      	cmp	r4, r3
 800cade:	d9ba      	bls.n	800ca56 <__hexnan+0x8a>
 800cae0:	2300      	movs	r3, #0
 800cae2:	2501      	movs	r5, #1
 800cae4:	3c04      	subs	r4, #4
 800cae6:	6023      	str	r3, [r4, #0]
 800cae8:	220f      	movs	r2, #15
 800caea:	6823      	ldr	r3, [r4, #0]
 800caec:	4010      	ands	r0, r2
 800caee:	011b      	lsls	r3, r3, #4
 800caf0:	4303      	orrs	r3, r0
 800caf2:	6023      	str	r3, [r4, #0]
 800caf4:	e7af      	b.n	800ca56 <__hexnan+0x8a>
 800caf6:	9b06      	ldr	r3, [sp, #24]
 800caf8:	2b00      	cmp	r3, #0
 800cafa:	d0dd      	beq.n	800cab8 <__hexnan+0xec>
 800cafc:	2320      	movs	r3, #32
 800cafe:	9a06      	ldr	r2, [sp, #24]
 800cb00:	9902      	ldr	r1, [sp, #8]
 800cb02:	1a9b      	subs	r3, r3, r2
 800cb04:	2201      	movs	r2, #1
 800cb06:	4252      	negs	r2, r2
 800cb08:	40da      	lsrs	r2, r3
 800cb0a:	3904      	subs	r1, #4
 800cb0c:	680b      	ldr	r3, [r1, #0]
 800cb0e:	4013      	ands	r3, r2
 800cb10:	600b      	str	r3, [r1, #0]
 800cb12:	e7d1      	b.n	800cab8 <__hexnan+0xec>
 800cb14:	3f04      	subs	r7, #4
 800cb16:	e7cf      	b.n	800cab8 <__hexnan+0xec>
 800cb18:	2004      	movs	r0, #4
 800cb1a:	e7d6      	b.n	800caca <__hexnan+0xfe>

0800cb1c <malloc>:
 800cb1c:	b510      	push	{r4, lr}
 800cb1e:	4b03      	ldr	r3, [pc, #12]	@ (800cb2c <malloc+0x10>)
 800cb20:	0001      	movs	r1, r0
 800cb22:	6818      	ldr	r0, [r3, #0]
 800cb24:	f000 f826 	bl	800cb74 <_malloc_r>
 800cb28:	bd10      	pop	{r4, pc}
 800cb2a:	46c0      	nop			@ (mov r8, r8)
 800cb2c:	200001b4 	.word	0x200001b4

0800cb30 <sbrk_aligned>:
 800cb30:	b570      	push	{r4, r5, r6, lr}
 800cb32:	4e0f      	ldr	r6, [pc, #60]	@ (800cb70 <sbrk_aligned+0x40>)
 800cb34:	000d      	movs	r5, r1
 800cb36:	6831      	ldr	r1, [r6, #0]
 800cb38:	0004      	movs	r4, r0
 800cb3a:	2900      	cmp	r1, #0
 800cb3c:	d102      	bne.n	800cb44 <sbrk_aligned+0x14>
 800cb3e:	f001 fdad 	bl	800e69c <_sbrk_r>
 800cb42:	6030      	str	r0, [r6, #0]
 800cb44:	0029      	movs	r1, r5
 800cb46:	0020      	movs	r0, r4
 800cb48:	f001 fda8 	bl	800e69c <_sbrk_r>
 800cb4c:	1c43      	adds	r3, r0, #1
 800cb4e:	d103      	bne.n	800cb58 <sbrk_aligned+0x28>
 800cb50:	2501      	movs	r5, #1
 800cb52:	426d      	negs	r5, r5
 800cb54:	0028      	movs	r0, r5
 800cb56:	bd70      	pop	{r4, r5, r6, pc}
 800cb58:	2303      	movs	r3, #3
 800cb5a:	1cc5      	adds	r5, r0, #3
 800cb5c:	439d      	bics	r5, r3
 800cb5e:	42a8      	cmp	r0, r5
 800cb60:	d0f8      	beq.n	800cb54 <sbrk_aligned+0x24>
 800cb62:	1a29      	subs	r1, r5, r0
 800cb64:	0020      	movs	r0, r4
 800cb66:	f001 fd99 	bl	800e69c <_sbrk_r>
 800cb6a:	3001      	adds	r0, #1
 800cb6c:	d1f2      	bne.n	800cb54 <sbrk_aligned+0x24>
 800cb6e:	e7ef      	b.n	800cb50 <sbrk_aligned+0x20>
 800cb70:	200008e4 	.word	0x200008e4

0800cb74 <_malloc_r>:
 800cb74:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800cb76:	2203      	movs	r2, #3
 800cb78:	1ccb      	adds	r3, r1, #3
 800cb7a:	4393      	bics	r3, r2
 800cb7c:	3308      	adds	r3, #8
 800cb7e:	0005      	movs	r5, r0
 800cb80:	001f      	movs	r7, r3
 800cb82:	2b0c      	cmp	r3, #12
 800cb84:	d234      	bcs.n	800cbf0 <_malloc_r+0x7c>
 800cb86:	270c      	movs	r7, #12
 800cb88:	42b9      	cmp	r1, r7
 800cb8a:	d833      	bhi.n	800cbf4 <_malloc_r+0x80>
 800cb8c:	0028      	movs	r0, r5
 800cb8e:	f000 f883 	bl	800cc98 <__malloc_lock>
 800cb92:	4e37      	ldr	r6, [pc, #220]	@ (800cc70 <_malloc_r+0xfc>)
 800cb94:	6833      	ldr	r3, [r6, #0]
 800cb96:	001c      	movs	r4, r3
 800cb98:	2c00      	cmp	r4, #0
 800cb9a:	d12f      	bne.n	800cbfc <_malloc_r+0x88>
 800cb9c:	0039      	movs	r1, r7
 800cb9e:	0028      	movs	r0, r5
 800cba0:	f7ff ffc6 	bl	800cb30 <sbrk_aligned>
 800cba4:	0004      	movs	r4, r0
 800cba6:	1c43      	adds	r3, r0, #1
 800cba8:	d15f      	bne.n	800cc6a <_malloc_r+0xf6>
 800cbaa:	6834      	ldr	r4, [r6, #0]
 800cbac:	9400      	str	r4, [sp, #0]
 800cbae:	9b00      	ldr	r3, [sp, #0]
 800cbb0:	2b00      	cmp	r3, #0
 800cbb2:	d14a      	bne.n	800cc4a <_malloc_r+0xd6>
 800cbb4:	2c00      	cmp	r4, #0
 800cbb6:	d052      	beq.n	800cc5e <_malloc_r+0xea>
 800cbb8:	6823      	ldr	r3, [r4, #0]
 800cbba:	0028      	movs	r0, r5
 800cbbc:	18e3      	adds	r3, r4, r3
 800cbbe:	9900      	ldr	r1, [sp, #0]
 800cbc0:	9301      	str	r3, [sp, #4]
 800cbc2:	f001 fd6b 	bl	800e69c <_sbrk_r>
 800cbc6:	9b01      	ldr	r3, [sp, #4]
 800cbc8:	4283      	cmp	r3, r0
 800cbca:	d148      	bne.n	800cc5e <_malloc_r+0xea>
 800cbcc:	6823      	ldr	r3, [r4, #0]
 800cbce:	0028      	movs	r0, r5
 800cbd0:	1aff      	subs	r7, r7, r3
 800cbd2:	0039      	movs	r1, r7
 800cbd4:	f7ff ffac 	bl	800cb30 <sbrk_aligned>
 800cbd8:	3001      	adds	r0, #1
 800cbda:	d040      	beq.n	800cc5e <_malloc_r+0xea>
 800cbdc:	6823      	ldr	r3, [r4, #0]
 800cbde:	19db      	adds	r3, r3, r7
 800cbe0:	6023      	str	r3, [r4, #0]
 800cbe2:	6833      	ldr	r3, [r6, #0]
 800cbe4:	685a      	ldr	r2, [r3, #4]
 800cbe6:	2a00      	cmp	r2, #0
 800cbe8:	d133      	bne.n	800cc52 <_malloc_r+0xde>
 800cbea:	9b00      	ldr	r3, [sp, #0]
 800cbec:	6033      	str	r3, [r6, #0]
 800cbee:	e019      	b.n	800cc24 <_malloc_r+0xb0>
 800cbf0:	2b00      	cmp	r3, #0
 800cbf2:	dac9      	bge.n	800cb88 <_malloc_r+0x14>
 800cbf4:	230c      	movs	r3, #12
 800cbf6:	602b      	str	r3, [r5, #0]
 800cbf8:	2000      	movs	r0, #0
 800cbfa:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800cbfc:	6821      	ldr	r1, [r4, #0]
 800cbfe:	1bc9      	subs	r1, r1, r7
 800cc00:	d420      	bmi.n	800cc44 <_malloc_r+0xd0>
 800cc02:	290b      	cmp	r1, #11
 800cc04:	d90a      	bls.n	800cc1c <_malloc_r+0xa8>
 800cc06:	19e2      	adds	r2, r4, r7
 800cc08:	6027      	str	r7, [r4, #0]
 800cc0a:	42a3      	cmp	r3, r4
 800cc0c:	d104      	bne.n	800cc18 <_malloc_r+0xa4>
 800cc0e:	6032      	str	r2, [r6, #0]
 800cc10:	6863      	ldr	r3, [r4, #4]
 800cc12:	6011      	str	r1, [r2, #0]
 800cc14:	6053      	str	r3, [r2, #4]
 800cc16:	e005      	b.n	800cc24 <_malloc_r+0xb0>
 800cc18:	605a      	str	r2, [r3, #4]
 800cc1a:	e7f9      	b.n	800cc10 <_malloc_r+0x9c>
 800cc1c:	6862      	ldr	r2, [r4, #4]
 800cc1e:	42a3      	cmp	r3, r4
 800cc20:	d10e      	bne.n	800cc40 <_malloc_r+0xcc>
 800cc22:	6032      	str	r2, [r6, #0]
 800cc24:	0028      	movs	r0, r5
 800cc26:	f000 f83f 	bl	800cca8 <__malloc_unlock>
 800cc2a:	0020      	movs	r0, r4
 800cc2c:	2207      	movs	r2, #7
 800cc2e:	300b      	adds	r0, #11
 800cc30:	1d23      	adds	r3, r4, #4
 800cc32:	4390      	bics	r0, r2
 800cc34:	1ac2      	subs	r2, r0, r3
 800cc36:	4298      	cmp	r0, r3
 800cc38:	d0df      	beq.n	800cbfa <_malloc_r+0x86>
 800cc3a:	1a1b      	subs	r3, r3, r0
 800cc3c:	50a3      	str	r3, [r4, r2]
 800cc3e:	e7dc      	b.n	800cbfa <_malloc_r+0x86>
 800cc40:	605a      	str	r2, [r3, #4]
 800cc42:	e7ef      	b.n	800cc24 <_malloc_r+0xb0>
 800cc44:	0023      	movs	r3, r4
 800cc46:	6864      	ldr	r4, [r4, #4]
 800cc48:	e7a6      	b.n	800cb98 <_malloc_r+0x24>
 800cc4a:	9c00      	ldr	r4, [sp, #0]
 800cc4c:	6863      	ldr	r3, [r4, #4]
 800cc4e:	9300      	str	r3, [sp, #0]
 800cc50:	e7ad      	b.n	800cbae <_malloc_r+0x3a>
 800cc52:	001a      	movs	r2, r3
 800cc54:	685b      	ldr	r3, [r3, #4]
 800cc56:	42a3      	cmp	r3, r4
 800cc58:	d1fb      	bne.n	800cc52 <_malloc_r+0xde>
 800cc5a:	2300      	movs	r3, #0
 800cc5c:	e7da      	b.n	800cc14 <_malloc_r+0xa0>
 800cc5e:	230c      	movs	r3, #12
 800cc60:	0028      	movs	r0, r5
 800cc62:	602b      	str	r3, [r5, #0]
 800cc64:	f000 f820 	bl	800cca8 <__malloc_unlock>
 800cc68:	e7c6      	b.n	800cbf8 <_malloc_r+0x84>
 800cc6a:	6007      	str	r7, [r0, #0]
 800cc6c:	e7da      	b.n	800cc24 <_malloc_r+0xb0>
 800cc6e:	46c0      	nop			@ (mov r8, r8)
 800cc70:	200008e8 	.word	0x200008e8

0800cc74 <__ascii_mbtowc>:
 800cc74:	b082      	sub	sp, #8
 800cc76:	2900      	cmp	r1, #0
 800cc78:	d100      	bne.n	800cc7c <__ascii_mbtowc+0x8>
 800cc7a:	a901      	add	r1, sp, #4
 800cc7c:	1e10      	subs	r0, r2, #0
 800cc7e:	d006      	beq.n	800cc8e <__ascii_mbtowc+0x1a>
 800cc80:	2b00      	cmp	r3, #0
 800cc82:	d006      	beq.n	800cc92 <__ascii_mbtowc+0x1e>
 800cc84:	7813      	ldrb	r3, [r2, #0]
 800cc86:	600b      	str	r3, [r1, #0]
 800cc88:	7810      	ldrb	r0, [r2, #0]
 800cc8a:	1e43      	subs	r3, r0, #1
 800cc8c:	4198      	sbcs	r0, r3
 800cc8e:	b002      	add	sp, #8
 800cc90:	4770      	bx	lr
 800cc92:	2002      	movs	r0, #2
 800cc94:	4240      	negs	r0, r0
 800cc96:	e7fa      	b.n	800cc8e <__ascii_mbtowc+0x1a>

0800cc98 <__malloc_lock>:
 800cc98:	b510      	push	{r4, lr}
 800cc9a:	4802      	ldr	r0, [pc, #8]	@ (800cca4 <__malloc_lock+0xc>)
 800cc9c:	f7fe fcf7 	bl	800b68e <__retarget_lock_acquire_recursive>
 800cca0:	bd10      	pop	{r4, pc}
 800cca2:	46c0      	nop			@ (mov r8, r8)
 800cca4:	200008e0 	.word	0x200008e0

0800cca8 <__malloc_unlock>:
 800cca8:	b510      	push	{r4, lr}
 800ccaa:	4802      	ldr	r0, [pc, #8]	@ (800ccb4 <__malloc_unlock+0xc>)
 800ccac:	f7fe fcf0 	bl	800b690 <__retarget_lock_release_recursive>
 800ccb0:	bd10      	pop	{r4, pc}
 800ccb2:	46c0      	nop			@ (mov r8, r8)
 800ccb4:	200008e0 	.word	0x200008e0

0800ccb8 <_Balloc>:
 800ccb8:	b570      	push	{r4, r5, r6, lr}
 800ccba:	69c5      	ldr	r5, [r0, #28]
 800ccbc:	0006      	movs	r6, r0
 800ccbe:	000c      	movs	r4, r1
 800ccc0:	2d00      	cmp	r5, #0
 800ccc2:	d10e      	bne.n	800cce2 <_Balloc+0x2a>
 800ccc4:	2010      	movs	r0, #16
 800ccc6:	f7ff ff29 	bl	800cb1c <malloc>
 800ccca:	1e02      	subs	r2, r0, #0
 800cccc:	61f0      	str	r0, [r6, #28]
 800ccce:	d104      	bne.n	800ccda <_Balloc+0x22>
 800ccd0:	216b      	movs	r1, #107	@ 0x6b
 800ccd2:	4b19      	ldr	r3, [pc, #100]	@ (800cd38 <_Balloc+0x80>)
 800ccd4:	4819      	ldr	r0, [pc, #100]	@ (800cd3c <_Balloc+0x84>)
 800ccd6:	f001 fcf3 	bl	800e6c0 <__assert_func>
 800ccda:	6045      	str	r5, [r0, #4]
 800ccdc:	6085      	str	r5, [r0, #8]
 800ccde:	6005      	str	r5, [r0, #0]
 800cce0:	60c5      	str	r5, [r0, #12]
 800cce2:	69f5      	ldr	r5, [r6, #28]
 800cce4:	68eb      	ldr	r3, [r5, #12]
 800cce6:	2b00      	cmp	r3, #0
 800cce8:	d013      	beq.n	800cd12 <_Balloc+0x5a>
 800ccea:	69f3      	ldr	r3, [r6, #28]
 800ccec:	00a2      	lsls	r2, r4, #2
 800ccee:	68db      	ldr	r3, [r3, #12]
 800ccf0:	189b      	adds	r3, r3, r2
 800ccf2:	6818      	ldr	r0, [r3, #0]
 800ccf4:	2800      	cmp	r0, #0
 800ccf6:	d118      	bne.n	800cd2a <_Balloc+0x72>
 800ccf8:	2101      	movs	r1, #1
 800ccfa:	000d      	movs	r5, r1
 800ccfc:	40a5      	lsls	r5, r4
 800ccfe:	1d6a      	adds	r2, r5, #5
 800cd00:	0030      	movs	r0, r6
 800cd02:	0092      	lsls	r2, r2, #2
 800cd04:	f001 fcfa 	bl	800e6fc <_calloc_r>
 800cd08:	2800      	cmp	r0, #0
 800cd0a:	d00c      	beq.n	800cd26 <_Balloc+0x6e>
 800cd0c:	6044      	str	r4, [r0, #4]
 800cd0e:	6085      	str	r5, [r0, #8]
 800cd10:	e00d      	b.n	800cd2e <_Balloc+0x76>
 800cd12:	2221      	movs	r2, #33	@ 0x21
 800cd14:	2104      	movs	r1, #4
 800cd16:	0030      	movs	r0, r6
 800cd18:	f001 fcf0 	bl	800e6fc <_calloc_r>
 800cd1c:	69f3      	ldr	r3, [r6, #28]
 800cd1e:	60e8      	str	r0, [r5, #12]
 800cd20:	68db      	ldr	r3, [r3, #12]
 800cd22:	2b00      	cmp	r3, #0
 800cd24:	d1e1      	bne.n	800ccea <_Balloc+0x32>
 800cd26:	2000      	movs	r0, #0
 800cd28:	bd70      	pop	{r4, r5, r6, pc}
 800cd2a:	6802      	ldr	r2, [r0, #0]
 800cd2c:	601a      	str	r2, [r3, #0]
 800cd2e:	2300      	movs	r3, #0
 800cd30:	6103      	str	r3, [r0, #16]
 800cd32:	60c3      	str	r3, [r0, #12]
 800cd34:	e7f8      	b.n	800cd28 <_Balloc+0x70>
 800cd36:	46c0      	nop			@ (mov r8, r8)
 800cd38:	0800ebac 	.word	0x0800ebac
 800cd3c:	0800ec8c 	.word	0x0800ec8c

0800cd40 <_Bfree>:
 800cd40:	b570      	push	{r4, r5, r6, lr}
 800cd42:	69c6      	ldr	r6, [r0, #28]
 800cd44:	0005      	movs	r5, r0
 800cd46:	000c      	movs	r4, r1
 800cd48:	2e00      	cmp	r6, #0
 800cd4a:	d10e      	bne.n	800cd6a <_Bfree+0x2a>
 800cd4c:	2010      	movs	r0, #16
 800cd4e:	f7ff fee5 	bl	800cb1c <malloc>
 800cd52:	1e02      	subs	r2, r0, #0
 800cd54:	61e8      	str	r0, [r5, #28]
 800cd56:	d104      	bne.n	800cd62 <_Bfree+0x22>
 800cd58:	218f      	movs	r1, #143	@ 0x8f
 800cd5a:	4b09      	ldr	r3, [pc, #36]	@ (800cd80 <_Bfree+0x40>)
 800cd5c:	4809      	ldr	r0, [pc, #36]	@ (800cd84 <_Bfree+0x44>)
 800cd5e:	f001 fcaf 	bl	800e6c0 <__assert_func>
 800cd62:	6046      	str	r6, [r0, #4]
 800cd64:	6086      	str	r6, [r0, #8]
 800cd66:	6006      	str	r6, [r0, #0]
 800cd68:	60c6      	str	r6, [r0, #12]
 800cd6a:	2c00      	cmp	r4, #0
 800cd6c:	d007      	beq.n	800cd7e <_Bfree+0x3e>
 800cd6e:	69eb      	ldr	r3, [r5, #28]
 800cd70:	6862      	ldr	r2, [r4, #4]
 800cd72:	68db      	ldr	r3, [r3, #12]
 800cd74:	0092      	lsls	r2, r2, #2
 800cd76:	189b      	adds	r3, r3, r2
 800cd78:	681a      	ldr	r2, [r3, #0]
 800cd7a:	6022      	str	r2, [r4, #0]
 800cd7c:	601c      	str	r4, [r3, #0]
 800cd7e:	bd70      	pop	{r4, r5, r6, pc}
 800cd80:	0800ebac 	.word	0x0800ebac
 800cd84:	0800ec8c 	.word	0x0800ec8c

0800cd88 <__multadd>:
 800cd88:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800cd8a:	000f      	movs	r7, r1
 800cd8c:	9001      	str	r0, [sp, #4]
 800cd8e:	000c      	movs	r4, r1
 800cd90:	001e      	movs	r6, r3
 800cd92:	2000      	movs	r0, #0
 800cd94:	690d      	ldr	r5, [r1, #16]
 800cd96:	3714      	adds	r7, #20
 800cd98:	683b      	ldr	r3, [r7, #0]
 800cd9a:	3001      	adds	r0, #1
 800cd9c:	b299      	uxth	r1, r3
 800cd9e:	4351      	muls	r1, r2
 800cda0:	0c1b      	lsrs	r3, r3, #16
 800cda2:	4353      	muls	r3, r2
 800cda4:	1989      	adds	r1, r1, r6
 800cda6:	0c0e      	lsrs	r6, r1, #16
 800cda8:	199b      	adds	r3, r3, r6
 800cdaa:	0c1e      	lsrs	r6, r3, #16
 800cdac:	b289      	uxth	r1, r1
 800cdae:	041b      	lsls	r3, r3, #16
 800cdb0:	185b      	adds	r3, r3, r1
 800cdb2:	c708      	stmia	r7!, {r3}
 800cdb4:	4285      	cmp	r5, r0
 800cdb6:	dcef      	bgt.n	800cd98 <__multadd+0x10>
 800cdb8:	2e00      	cmp	r6, #0
 800cdba:	d022      	beq.n	800ce02 <__multadd+0x7a>
 800cdbc:	68a3      	ldr	r3, [r4, #8]
 800cdbe:	42ab      	cmp	r3, r5
 800cdc0:	dc19      	bgt.n	800cdf6 <__multadd+0x6e>
 800cdc2:	6861      	ldr	r1, [r4, #4]
 800cdc4:	9801      	ldr	r0, [sp, #4]
 800cdc6:	3101      	adds	r1, #1
 800cdc8:	f7ff ff76 	bl	800ccb8 <_Balloc>
 800cdcc:	1e07      	subs	r7, r0, #0
 800cdce:	d105      	bne.n	800cddc <__multadd+0x54>
 800cdd0:	003a      	movs	r2, r7
 800cdd2:	21ba      	movs	r1, #186	@ 0xba
 800cdd4:	4b0c      	ldr	r3, [pc, #48]	@ (800ce08 <__multadd+0x80>)
 800cdd6:	480d      	ldr	r0, [pc, #52]	@ (800ce0c <__multadd+0x84>)
 800cdd8:	f001 fc72 	bl	800e6c0 <__assert_func>
 800cddc:	0021      	movs	r1, r4
 800cdde:	6922      	ldr	r2, [r4, #16]
 800cde0:	310c      	adds	r1, #12
 800cde2:	3202      	adds	r2, #2
 800cde4:	0092      	lsls	r2, r2, #2
 800cde6:	300c      	adds	r0, #12
 800cde8:	f7fe fc5e 	bl	800b6a8 <memcpy>
 800cdec:	0021      	movs	r1, r4
 800cdee:	9801      	ldr	r0, [sp, #4]
 800cdf0:	f7ff ffa6 	bl	800cd40 <_Bfree>
 800cdf4:	003c      	movs	r4, r7
 800cdf6:	1d2b      	adds	r3, r5, #4
 800cdf8:	009b      	lsls	r3, r3, #2
 800cdfa:	18e3      	adds	r3, r4, r3
 800cdfc:	3501      	adds	r5, #1
 800cdfe:	605e      	str	r6, [r3, #4]
 800ce00:	6125      	str	r5, [r4, #16]
 800ce02:	0020      	movs	r0, r4
 800ce04:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800ce06:	46c0      	nop			@ (mov r8, r8)
 800ce08:	0800ec1b 	.word	0x0800ec1b
 800ce0c:	0800ec8c 	.word	0x0800ec8c

0800ce10 <__s2b>:
 800ce10:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800ce12:	0007      	movs	r7, r0
 800ce14:	0018      	movs	r0, r3
 800ce16:	000c      	movs	r4, r1
 800ce18:	3008      	adds	r0, #8
 800ce1a:	2109      	movs	r1, #9
 800ce1c:	9301      	str	r3, [sp, #4]
 800ce1e:	0015      	movs	r5, r2
 800ce20:	f7f3 fa22 	bl	8000268 <__divsi3>
 800ce24:	2301      	movs	r3, #1
 800ce26:	2100      	movs	r1, #0
 800ce28:	4283      	cmp	r3, r0
 800ce2a:	db0a      	blt.n	800ce42 <__s2b+0x32>
 800ce2c:	0038      	movs	r0, r7
 800ce2e:	f7ff ff43 	bl	800ccb8 <_Balloc>
 800ce32:	1e01      	subs	r1, r0, #0
 800ce34:	d108      	bne.n	800ce48 <__s2b+0x38>
 800ce36:	000a      	movs	r2, r1
 800ce38:	4b19      	ldr	r3, [pc, #100]	@ (800cea0 <__s2b+0x90>)
 800ce3a:	481a      	ldr	r0, [pc, #104]	@ (800cea4 <__s2b+0x94>)
 800ce3c:	31d3      	adds	r1, #211	@ 0xd3
 800ce3e:	f001 fc3f 	bl	800e6c0 <__assert_func>
 800ce42:	005b      	lsls	r3, r3, #1
 800ce44:	3101      	adds	r1, #1
 800ce46:	e7ef      	b.n	800ce28 <__s2b+0x18>
 800ce48:	9b08      	ldr	r3, [sp, #32]
 800ce4a:	6143      	str	r3, [r0, #20]
 800ce4c:	2301      	movs	r3, #1
 800ce4e:	6103      	str	r3, [r0, #16]
 800ce50:	2d09      	cmp	r5, #9
 800ce52:	dd18      	ble.n	800ce86 <__s2b+0x76>
 800ce54:	0023      	movs	r3, r4
 800ce56:	3309      	adds	r3, #9
 800ce58:	001e      	movs	r6, r3
 800ce5a:	9300      	str	r3, [sp, #0]
 800ce5c:	1964      	adds	r4, r4, r5
 800ce5e:	7833      	ldrb	r3, [r6, #0]
 800ce60:	220a      	movs	r2, #10
 800ce62:	0038      	movs	r0, r7
 800ce64:	3b30      	subs	r3, #48	@ 0x30
 800ce66:	f7ff ff8f 	bl	800cd88 <__multadd>
 800ce6a:	3601      	adds	r6, #1
 800ce6c:	0001      	movs	r1, r0
 800ce6e:	42a6      	cmp	r6, r4
 800ce70:	d1f5      	bne.n	800ce5e <__s2b+0x4e>
 800ce72:	002c      	movs	r4, r5
 800ce74:	9b00      	ldr	r3, [sp, #0]
 800ce76:	3c08      	subs	r4, #8
 800ce78:	191c      	adds	r4, r3, r4
 800ce7a:	002e      	movs	r6, r5
 800ce7c:	9b01      	ldr	r3, [sp, #4]
 800ce7e:	429e      	cmp	r6, r3
 800ce80:	db04      	blt.n	800ce8c <__s2b+0x7c>
 800ce82:	0008      	movs	r0, r1
 800ce84:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800ce86:	2509      	movs	r5, #9
 800ce88:	340a      	adds	r4, #10
 800ce8a:	e7f6      	b.n	800ce7a <__s2b+0x6a>
 800ce8c:	1b63      	subs	r3, r4, r5
 800ce8e:	5d9b      	ldrb	r3, [r3, r6]
 800ce90:	220a      	movs	r2, #10
 800ce92:	0038      	movs	r0, r7
 800ce94:	3b30      	subs	r3, #48	@ 0x30
 800ce96:	f7ff ff77 	bl	800cd88 <__multadd>
 800ce9a:	3601      	adds	r6, #1
 800ce9c:	0001      	movs	r1, r0
 800ce9e:	e7ed      	b.n	800ce7c <__s2b+0x6c>
 800cea0:	0800ec1b 	.word	0x0800ec1b
 800cea4:	0800ec8c 	.word	0x0800ec8c

0800cea8 <__hi0bits>:
 800cea8:	2280      	movs	r2, #128	@ 0x80
 800ceaa:	0003      	movs	r3, r0
 800ceac:	0252      	lsls	r2, r2, #9
 800ceae:	2000      	movs	r0, #0
 800ceb0:	4293      	cmp	r3, r2
 800ceb2:	d201      	bcs.n	800ceb8 <__hi0bits+0x10>
 800ceb4:	041b      	lsls	r3, r3, #16
 800ceb6:	3010      	adds	r0, #16
 800ceb8:	2280      	movs	r2, #128	@ 0x80
 800ceba:	0452      	lsls	r2, r2, #17
 800cebc:	4293      	cmp	r3, r2
 800cebe:	d201      	bcs.n	800cec4 <__hi0bits+0x1c>
 800cec0:	3008      	adds	r0, #8
 800cec2:	021b      	lsls	r3, r3, #8
 800cec4:	2280      	movs	r2, #128	@ 0x80
 800cec6:	0552      	lsls	r2, r2, #21
 800cec8:	4293      	cmp	r3, r2
 800ceca:	d201      	bcs.n	800ced0 <__hi0bits+0x28>
 800cecc:	3004      	adds	r0, #4
 800cece:	011b      	lsls	r3, r3, #4
 800ced0:	2280      	movs	r2, #128	@ 0x80
 800ced2:	05d2      	lsls	r2, r2, #23
 800ced4:	4293      	cmp	r3, r2
 800ced6:	d201      	bcs.n	800cedc <__hi0bits+0x34>
 800ced8:	3002      	adds	r0, #2
 800ceda:	009b      	lsls	r3, r3, #2
 800cedc:	2b00      	cmp	r3, #0
 800cede:	db03      	blt.n	800cee8 <__hi0bits+0x40>
 800cee0:	3001      	adds	r0, #1
 800cee2:	4213      	tst	r3, r2
 800cee4:	d100      	bne.n	800cee8 <__hi0bits+0x40>
 800cee6:	2020      	movs	r0, #32
 800cee8:	4770      	bx	lr

0800ceea <__lo0bits>:
 800ceea:	6803      	ldr	r3, [r0, #0]
 800ceec:	0001      	movs	r1, r0
 800ceee:	2207      	movs	r2, #7
 800cef0:	0018      	movs	r0, r3
 800cef2:	4010      	ands	r0, r2
 800cef4:	4213      	tst	r3, r2
 800cef6:	d00d      	beq.n	800cf14 <__lo0bits+0x2a>
 800cef8:	3a06      	subs	r2, #6
 800cefa:	2000      	movs	r0, #0
 800cefc:	4213      	tst	r3, r2
 800cefe:	d105      	bne.n	800cf0c <__lo0bits+0x22>
 800cf00:	3002      	adds	r0, #2
 800cf02:	4203      	tst	r3, r0
 800cf04:	d003      	beq.n	800cf0e <__lo0bits+0x24>
 800cf06:	40d3      	lsrs	r3, r2
 800cf08:	0010      	movs	r0, r2
 800cf0a:	600b      	str	r3, [r1, #0]
 800cf0c:	4770      	bx	lr
 800cf0e:	089b      	lsrs	r3, r3, #2
 800cf10:	600b      	str	r3, [r1, #0]
 800cf12:	e7fb      	b.n	800cf0c <__lo0bits+0x22>
 800cf14:	b29a      	uxth	r2, r3
 800cf16:	2a00      	cmp	r2, #0
 800cf18:	d101      	bne.n	800cf1e <__lo0bits+0x34>
 800cf1a:	2010      	movs	r0, #16
 800cf1c:	0c1b      	lsrs	r3, r3, #16
 800cf1e:	b2da      	uxtb	r2, r3
 800cf20:	2a00      	cmp	r2, #0
 800cf22:	d101      	bne.n	800cf28 <__lo0bits+0x3e>
 800cf24:	3008      	adds	r0, #8
 800cf26:	0a1b      	lsrs	r3, r3, #8
 800cf28:	071a      	lsls	r2, r3, #28
 800cf2a:	d101      	bne.n	800cf30 <__lo0bits+0x46>
 800cf2c:	3004      	adds	r0, #4
 800cf2e:	091b      	lsrs	r3, r3, #4
 800cf30:	079a      	lsls	r2, r3, #30
 800cf32:	d101      	bne.n	800cf38 <__lo0bits+0x4e>
 800cf34:	3002      	adds	r0, #2
 800cf36:	089b      	lsrs	r3, r3, #2
 800cf38:	07da      	lsls	r2, r3, #31
 800cf3a:	d4e9      	bmi.n	800cf10 <__lo0bits+0x26>
 800cf3c:	3001      	adds	r0, #1
 800cf3e:	085b      	lsrs	r3, r3, #1
 800cf40:	d1e6      	bne.n	800cf10 <__lo0bits+0x26>
 800cf42:	2020      	movs	r0, #32
 800cf44:	e7e2      	b.n	800cf0c <__lo0bits+0x22>
	...

0800cf48 <__i2b>:
 800cf48:	b510      	push	{r4, lr}
 800cf4a:	000c      	movs	r4, r1
 800cf4c:	2101      	movs	r1, #1
 800cf4e:	f7ff feb3 	bl	800ccb8 <_Balloc>
 800cf52:	2800      	cmp	r0, #0
 800cf54:	d107      	bne.n	800cf66 <__i2b+0x1e>
 800cf56:	2146      	movs	r1, #70	@ 0x46
 800cf58:	4c05      	ldr	r4, [pc, #20]	@ (800cf70 <__i2b+0x28>)
 800cf5a:	0002      	movs	r2, r0
 800cf5c:	4b05      	ldr	r3, [pc, #20]	@ (800cf74 <__i2b+0x2c>)
 800cf5e:	0020      	movs	r0, r4
 800cf60:	31ff      	adds	r1, #255	@ 0xff
 800cf62:	f001 fbad 	bl	800e6c0 <__assert_func>
 800cf66:	2301      	movs	r3, #1
 800cf68:	6144      	str	r4, [r0, #20]
 800cf6a:	6103      	str	r3, [r0, #16]
 800cf6c:	bd10      	pop	{r4, pc}
 800cf6e:	46c0      	nop			@ (mov r8, r8)
 800cf70:	0800ec8c 	.word	0x0800ec8c
 800cf74:	0800ec1b 	.word	0x0800ec1b

0800cf78 <__multiply>:
 800cf78:	b5f0      	push	{r4, r5, r6, r7, lr}
 800cf7a:	0014      	movs	r4, r2
 800cf7c:	690a      	ldr	r2, [r1, #16]
 800cf7e:	6923      	ldr	r3, [r4, #16]
 800cf80:	000d      	movs	r5, r1
 800cf82:	b08b      	sub	sp, #44	@ 0x2c
 800cf84:	429a      	cmp	r2, r3
 800cf86:	db02      	blt.n	800cf8e <__multiply+0x16>
 800cf88:	0023      	movs	r3, r4
 800cf8a:	000c      	movs	r4, r1
 800cf8c:	001d      	movs	r5, r3
 800cf8e:	6927      	ldr	r7, [r4, #16]
 800cf90:	692e      	ldr	r6, [r5, #16]
 800cf92:	6861      	ldr	r1, [r4, #4]
 800cf94:	19bb      	adds	r3, r7, r6
 800cf96:	9303      	str	r3, [sp, #12]
 800cf98:	68a3      	ldr	r3, [r4, #8]
 800cf9a:	19ba      	adds	r2, r7, r6
 800cf9c:	4293      	cmp	r3, r2
 800cf9e:	da00      	bge.n	800cfa2 <__multiply+0x2a>
 800cfa0:	3101      	adds	r1, #1
 800cfa2:	f7ff fe89 	bl	800ccb8 <_Balloc>
 800cfa6:	9002      	str	r0, [sp, #8]
 800cfa8:	2800      	cmp	r0, #0
 800cfaa:	d106      	bne.n	800cfba <__multiply+0x42>
 800cfac:	21b1      	movs	r1, #177	@ 0xb1
 800cfae:	4b49      	ldr	r3, [pc, #292]	@ (800d0d4 <__multiply+0x15c>)
 800cfb0:	4849      	ldr	r0, [pc, #292]	@ (800d0d8 <__multiply+0x160>)
 800cfb2:	9a02      	ldr	r2, [sp, #8]
 800cfb4:	0049      	lsls	r1, r1, #1
 800cfb6:	f001 fb83 	bl	800e6c0 <__assert_func>
 800cfba:	9b02      	ldr	r3, [sp, #8]
 800cfbc:	2200      	movs	r2, #0
 800cfbe:	3314      	adds	r3, #20
 800cfc0:	469c      	mov	ip, r3
 800cfc2:	19bb      	adds	r3, r7, r6
 800cfc4:	009b      	lsls	r3, r3, #2
 800cfc6:	4463      	add	r3, ip
 800cfc8:	9304      	str	r3, [sp, #16]
 800cfca:	4663      	mov	r3, ip
 800cfcc:	9904      	ldr	r1, [sp, #16]
 800cfce:	428b      	cmp	r3, r1
 800cfd0:	d32a      	bcc.n	800d028 <__multiply+0xb0>
 800cfd2:	0023      	movs	r3, r4
 800cfd4:	00bf      	lsls	r7, r7, #2
 800cfd6:	3314      	adds	r3, #20
 800cfd8:	3514      	adds	r5, #20
 800cfda:	9308      	str	r3, [sp, #32]
 800cfdc:	00b6      	lsls	r6, r6, #2
 800cfde:	19db      	adds	r3, r3, r7
 800cfe0:	9305      	str	r3, [sp, #20]
 800cfe2:	19ab      	adds	r3, r5, r6
 800cfe4:	9309      	str	r3, [sp, #36]	@ 0x24
 800cfe6:	2304      	movs	r3, #4
 800cfe8:	9306      	str	r3, [sp, #24]
 800cfea:	0023      	movs	r3, r4
 800cfec:	9a05      	ldr	r2, [sp, #20]
 800cfee:	3315      	adds	r3, #21
 800cff0:	9501      	str	r5, [sp, #4]
 800cff2:	429a      	cmp	r2, r3
 800cff4:	d305      	bcc.n	800d002 <__multiply+0x8a>
 800cff6:	1b13      	subs	r3, r2, r4
 800cff8:	3b15      	subs	r3, #21
 800cffa:	089b      	lsrs	r3, r3, #2
 800cffc:	3301      	adds	r3, #1
 800cffe:	009b      	lsls	r3, r3, #2
 800d000:	9306      	str	r3, [sp, #24]
 800d002:	9b01      	ldr	r3, [sp, #4]
 800d004:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800d006:	4293      	cmp	r3, r2
 800d008:	d310      	bcc.n	800d02c <__multiply+0xb4>
 800d00a:	9b03      	ldr	r3, [sp, #12]
 800d00c:	2b00      	cmp	r3, #0
 800d00e:	dd05      	ble.n	800d01c <__multiply+0xa4>
 800d010:	9b04      	ldr	r3, [sp, #16]
 800d012:	3b04      	subs	r3, #4
 800d014:	9304      	str	r3, [sp, #16]
 800d016:	681b      	ldr	r3, [r3, #0]
 800d018:	2b00      	cmp	r3, #0
 800d01a:	d056      	beq.n	800d0ca <__multiply+0x152>
 800d01c:	9b02      	ldr	r3, [sp, #8]
 800d01e:	9a03      	ldr	r2, [sp, #12]
 800d020:	0018      	movs	r0, r3
 800d022:	611a      	str	r2, [r3, #16]
 800d024:	b00b      	add	sp, #44	@ 0x2c
 800d026:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d028:	c304      	stmia	r3!, {r2}
 800d02a:	e7cf      	b.n	800cfcc <__multiply+0x54>
 800d02c:	9b01      	ldr	r3, [sp, #4]
 800d02e:	6818      	ldr	r0, [r3, #0]
 800d030:	b280      	uxth	r0, r0
 800d032:	2800      	cmp	r0, #0
 800d034:	d01e      	beq.n	800d074 <__multiply+0xfc>
 800d036:	4667      	mov	r7, ip
 800d038:	2500      	movs	r5, #0
 800d03a:	9e08      	ldr	r6, [sp, #32]
 800d03c:	ce02      	ldmia	r6!, {r1}
 800d03e:	683b      	ldr	r3, [r7, #0]
 800d040:	9307      	str	r3, [sp, #28]
 800d042:	b28b      	uxth	r3, r1
 800d044:	4343      	muls	r3, r0
 800d046:	001a      	movs	r2, r3
 800d048:	466b      	mov	r3, sp
 800d04a:	0c09      	lsrs	r1, r1, #16
 800d04c:	8b9b      	ldrh	r3, [r3, #28]
 800d04e:	4341      	muls	r1, r0
 800d050:	18d3      	adds	r3, r2, r3
 800d052:	9a07      	ldr	r2, [sp, #28]
 800d054:	195b      	adds	r3, r3, r5
 800d056:	0c12      	lsrs	r2, r2, #16
 800d058:	1889      	adds	r1, r1, r2
 800d05a:	0c1a      	lsrs	r2, r3, #16
 800d05c:	188a      	adds	r2, r1, r2
 800d05e:	b29b      	uxth	r3, r3
 800d060:	0c15      	lsrs	r5, r2, #16
 800d062:	0412      	lsls	r2, r2, #16
 800d064:	431a      	orrs	r2, r3
 800d066:	9b05      	ldr	r3, [sp, #20]
 800d068:	c704      	stmia	r7!, {r2}
 800d06a:	42b3      	cmp	r3, r6
 800d06c:	d8e6      	bhi.n	800d03c <__multiply+0xc4>
 800d06e:	4663      	mov	r3, ip
 800d070:	9a06      	ldr	r2, [sp, #24]
 800d072:	509d      	str	r5, [r3, r2]
 800d074:	9b01      	ldr	r3, [sp, #4]
 800d076:	6818      	ldr	r0, [r3, #0]
 800d078:	0c00      	lsrs	r0, r0, #16
 800d07a:	d020      	beq.n	800d0be <__multiply+0x146>
 800d07c:	4663      	mov	r3, ip
 800d07e:	0025      	movs	r5, r4
 800d080:	4661      	mov	r1, ip
 800d082:	2700      	movs	r7, #0
 800d084:	681b      	ldr	r3, [r3, #0]
 800d086:	3514      	adds	r5, #20
 800d088:	682a      	ldr	r2, [r5, #0]
 800d08a:	680e      	ldr	r6, [r1, #0]
 800d08c:	b292      	uxth	r2, r2
 800d08e:	4342      	muls	r2, r0
 800d090:	0c36      	lsrs	r6, r6, #16
 800d092:	1992      	adds	r2, r2, r6
 800d094:	19d2      	adds	r2, r2, r7
 800d096:	0416      	lsls	r6, r2, #16
 800d098:	b29b      	uxth	r3, r3
 800d09a:	431e      	orrs	r6, r3
 800d09c:	600e      	str	r6, [r1, #0]
 800d09e:	cd40      	ldmia	r5!, {r6}
 800d0a0:	684b      	ldr	r3, [r1, #4]
 800d0a2:	0c36      	lsrs	r6, r6, #16
 800d0a4:	4346      	muls	r6, r0
 800d0a6:	b29b      	uxth	r3, r3
 800d0a8:	0c12      	lsrs	r2, r2, #16
 800d0aa:	18f3      	adds	r3, r6, r3
 800d0ac:	189b      	adds	r3, r3, r2
 800d0ae:	9a05      	ldr	r2, [sp, #20]
 800d0b0:	0c1f      	lsrs	r7, r3, #16
 800d0b2:	3104      	adds	r1, #4
 800d0b4:	42aa      	cmp	r2, r5
 800d0b6:	d8e7      	bhi.n	800d088 <__multiply+0x110>
 800d0b8:	4662      	mov	r2, ip
 800d0ba:	9906      	ldr	r1, [sp, #24]
 800d0bc:	5053      	str	r3, [r2, r1]
 800d0be:	9b01      	ldr	r3, [sp, #4]
 800d0c0:	3304      	adds	r3, #4
 800d0c2:	9301      	str	r3, [sp, #4]
 800d0c4:	2304      	movs	r3, #4
 800d0c6:	449c      	add	ip, r3
 800d0c8:	e79b      	b.n	800d002 <__multiply+0x8a>
 800d0ca:	9b03      	ldr	r3, [sp, #12]
 800d0cc:	3b01      	subs	r3, #1
 800d0ce:	9303      	str	r3, [sp, #12]
 800d0d0:	e79b      	b.n	800d00a <__multiply+0x92>
 800d0d2:	46c0      	nop			@ (mov r8, r8)
 800d0d4:	0800ec1b 	.word	0x0800ec1b
 800d0d8:	0800ec8c 	.word	0x0800ec8c

0800d0dc <__pow5mult>:
 800d0dc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800d0de:	2303      	movs	r3, #3
 800d0e0:	0015      	movs	r5, r2
 800d0e2:	0007      	movs	r7, r0
 800d0e4:	000e      	movs	r6, r1
 800d0e6:	401a      	ands	r2, r3
 800d0e8:	421d      	tst	r5, r3
 800d0ea:	d008      	beq.n	800d0fe <__pow5mult+0x22>
 800d0ec:	4925      	ldr	r1, [pc, #148]	@ (800d184 <__pow5mult+0xa8>)
 800d0ee:	3a01      	subs	r2, #1
 800d0f0:	0092      	lsls	r2, r2, #2
 800d0f2:	5852      	ldr	r2, [r2, r1]
 800d0f4:	2300      	movs	r3, #0
 800d0f6:	0031      	movs	r1, r6
 800d0f8:	f7ff fe46 	bl	800cd88 <__multadd>
 800d0fc:	0006      	movs	r6, r0
 800d0fe:	10ad      	asrs	r5, r5, #2
 800d100:	d03d      	beq.n	800d17e <__pow5mult+0xa2>
 800d102:	69fc      	ldr	r4, [r7, #28]
 800d104:	2c00      	cmp	r4, #0
 800d106:	d10f      	bne.n	800d128 <__pow5mult+0x4c>
 800d108:	2010      	movs	r0, #16
 800d10a:	f7ff fd07 	bl	800cb1c <malloc>
 800d10e:	1e02      	subs	r2, r0, #0
 800d110:	61f8      	str	r0, [r7, #28]
 800d112:	d105      	bne.n	800d120 <__pow5mult+0x44>
 800d114:	21b4      	movs	r1, #180	@ 0xb4
 800d116:	4b1c      	ldr	r3, [pc, #112]	@ (800d188 <__pow5mult+0xac>)
 800d118:	481c      	ldr	r0, [pc, #112]	@ (800d18c <__pow5mult+0xb0>)
 800d11a:	31ff      	adds	r1, #255	@ 0xff
 800d11c:	f001 fad0 	bl	800e6c0 <__assert_func>
 800d120:	6044      	str	r4, [r0, #4]
 800d122:	6084      	str	r4, [r0, #8]
 800d124:	6004      	str	r4, [r0, #0]
 800d126:	60c4      	str	r4, [r0, #12]
 800d128:	69fb      	ldr	r3, [r7, #28]
 800d12a:	689c      	ldr	r4, [r3, #8]
 800d12c:	9301      	str	r3, [sp, #4]
 800d12e:	2c00      	cmp	r4, #0
 800d130:	d108      	bne.n	800d144 <__pow5mult+0x68>
 800d132:	0038      	movs	r0, r7
 800d134:	4916      	ldr	r1, [pc, #88]	@ (800d190 <__pow5mult+0xb4>)
 800d136:	f7ff ff07 	bl	800cf48 <__i2b>
 800d13a:	9b01      	ldr	r3, [sp, #4]
 800d13c:	0004      	movs	r4, r0
 800d13e:	6098      	str	r0, [r3, #8]
 800d140:	2300      	movs	r3, #0
 800d142:	6003      	str	r3, [r0, #0]
 800d144:	2301      	movs	r3, #1
 800d146:	421d      	tst	r5, r3
 800d148:	d00a      	beq.n	800d160 <__pow5mult+0x84>
 800d14a:	0031      	movs	r1, r6
 800d14c:	0022      	movs	r2, r4
 800d14e:	0038      	movs	r0, r7
 800d150:	f7ff ff12 	bl	800cf78 <__multiply>
 800d154:	0031      	movs	r1, r6
 800d156:	9001      	str	r0, [sp, #4]
 800d158:	0038      	movs	r0, r7
 800d15a:	f7ff fdf1 	bl	800cd40 <_Bfree>
 800d15e:	9e01      	ldr	r6, [sp, #4]
 800d160:	106d      	asrs	r5, r5, #1
 800d162:	d00c      	beq.n	800d17e <__pow5mult+0xa2>
 800d164:	6820      	ldr	r0, [r4, #0]
 800d166:	2800      	cmp	r0, #0
 800d168:	d107      	bne.n	800d17a <__pow5mult+0x9e>
 800d16a:	0022      	movs	r2, r4
 800d16c:	0021      	movs	r1, r4
 800d16e:	0038      	movs	r0, r7
 800d170:	f7ff ff02 	bl	800cf78 <__multiply>
 800d174:	2300      	movs	r3, #0
 800d176:	6020      	str	r0, [r4, #0]
 800d178:	6003      	str	r3, [r0, #0]
 800d17a:	0004      	movs	r4, r0
 800d17c:	e7e2      	b.n	800d144 <__pow5mult+0x68>
 800d17e:	0030      	movs	r0, r6
 800d180:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800d182:	46c0      	nop			@ (mov r8, r8)
 800d184:	0800ece8 	.word	0x0800ece8
 800d188:	0800ebac 	.word	0x0800ebac
 800d18c:	0800ec8c 	.word	0x0800ec8c
 800d190:	00000271 	.word	0x00000271

0800d194 <__lshift>:
 800d194:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d196:	000c      	movs	r4, r1
 800d198:	0016      	movs	r6, r2
 800d19a:	6923      	ldr	r3, [r4, #16]
 800d19c:	1157      	asrs	r7, r2, #5
 800d19e:	b085      	sub	sp, #20
 800d1a0:	18fb      	adds	r3, r7, r3
 800d1a2:	9301      	str	r3, [sp, #4]
 800d1a4:	3301      	adds	r3, #1
 800d1a6:	9300      	str	r3, [sp, #0]
 800d1a8:	6849      	ldr	r1, [r1, #4]
 800d1aa:	68a3      	ldr	r3, [r4, #8]
 800d1ac:	9002      	str	r0, [sp, #8]
 800d1ae:	9a00      	ldr	r2, [sp, #0]
 800d1b0:	4293      	cmp	r3, r2
 800d1b2:	db10      	blt.n	800d1d6 <__lshift+0x42>
 800d1b4:	9802      	ldr	r0, [sp, #8]
 800d1b6:	f7ff fd7f 	bl	800ccb8 <_Balloc>
 800d1ba:	2300      	movs	r3, #0
 800d1bc:	0001      	movs	r1, r0
 800d1be:	0005      	movs	r5, r0
 800d1c0:	001a      	movs	r2, r3
 800d1c2:	3114      	adds	r1, #20
 800d1c4:	4298      	cmp	r0, r3
 800d1c6:	d10c      	bne.n	800d1e2 <__lshift+0x4e>
 800d1c8:	21ef      	movs	r1, #239	@ 0xef
 800d1ca:	002a      	movs	r2, r5
 800d1cc:	4b25      	ldr	r3, [pc, #148]	@ (800d264 <__lshift+0xd0>)
 800d1ce:	4826      	ldr	r0, [pc, #152]	@ (800d268 <__lshift+0xd4>)
 800d1d0:	0049      	lsls	r1, r1, #1
 800d1d2:	f001 fa75 	bl	800e6c0 <__assert_func>
 800d1d6:	3101      	adds	r1, #1
 800d1d8:	005b      	lsls	r3, r3, #1
 800d1da:	e7e8      	b.n	800d1ae <__lshift+0x1a>
 800d1dc:	0098      	lsls	r0, r3, #2
 800d1de:	500a      	str	r2, [r1, r0]
 800d1e0:	3301      	adds	r3, #1
 800d1e2:	42bb      	cmp	r3, r7
 800d1e4:	dbfa      	blt.n	800d1dc <__lshift+0x48>
 800d1e6:	43fb      	mvns	r3, r7
 800d1e8:	17db      	asrs	r3, r3, #31
 800d1ea:	401f      	ands	r7, r3
 800d1ec:	00bf      	lsls	r7, r7, #2
 800d1ee:	0023      	movs	r3, r4
 800d1f0:	201f      	movs	r0, #31
 800d1f2:	19c9      	adds	r1, r1, r7
 800d1f4:	0037      	movs	r7, r6
 800d1f6:	6922      	ldr	r2, [r4, #16]
 800d1f8:	3314      	adds	r3, #20
 800d1fa:	0092      	lsls	r2, r2, #2
 800d1fc:	189a      	adds	r2, r3, r2
 800d1fe:	4007      	ands	r7, r0
 800d200:	4206      	tst	r6, r0
 800d202:	d029      	beq.n	800d258 <__lshift+0xc4>
 800d204:	3001      	adds	r0, #1
 800d206:	1bc0      	subs	r0, r0, r7
 800d208:	9003      	str	r0, [sp, #12]
 800d20a:	468c      	mov	ip, r1
 800d20c:	2000      	movs	r0, #0
 800d20e:	681e      	ldr	r6, [r3, #0]
 800d210:	40be      	lsls	r6, r7
 800d212:	4306      	orrs	r6, r0
 800d214:	4660      	mov	r0, ip
 800d216:	c040      	stmia	r0!, {r6}
 800d218:	4684      	mov	ip, r0
 800d21a:	9e03      	ldr	r6, [sp, #12]
 800d21c:	cb01      	ldmia	r3!, {r0}
 800d21e:	40f0      	lsrs	r0, r6
 800d220:	429a      	cmp	r2, r3
 800d222:	d8f4      	bhi.n	800d20e <__lshift+0x7a>
 800d224:	0026      	movs	r6, r4
 800d226:	3615      	adds	r6, #21
 800d228:	2304      	movs	r3, #4
 800d22a:	42b2      	cmp	r2, r6
 800d22c:	d304      	bcc.n	800d238 <__lshift+0xa4>
 800d22e:	1b13      	subs	r3, r2, r4
 800d230:	3b15      	subs	r3, #21
 800d232:	089b      	lsrs	r3, r3, #2
 800d234:	3301      	adds	r3, #1
 800d236:	009b      	lsls	r3, r3, #2
 800d238:	50c8      	str	r0, [r1, r3]
 800d23a:	2800      	cmp	r0, #0
 800d23c:	d002      	beq.n	800d244 <__lshift+0xb0>
 800d23e:	9b01      	ldr	r3, [sp, #4]
 800d240:	3302      	adds	r3, #2
 800d242:	9300      	str	r3, [sp, #0]
 800d244:	9b00      	ldr	r3, [sp, #0]
 800d246:	9802      	ldr	r0, [sp, #8]
 800d248:	3b01      	subs	r3, #1
 800d24a:	0021      	movs	r1, r4
 800d24c:	612b      	str	r3, [r5, #16]
 800d24e:	f7ff fd77 	bl	800cd40 <_Bfree>
 800d252:	0028      	movs	r0, r5
 800d254:	b005      	add	sp, #20
 800d256:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d258:	cb01      	ldmia	r3!, {r0}
 800d25a:	c101      	stmia	r1!, {r0}
 800d25c:	429a      	cmp	r2, r3
 800d25e:	d8fb      	bhi.n	800d258 <__lshift+0xc4>
 800d260:	e7f0      	b.n	800d244 <__lshift+0xb0>
 800d262:	46c0      	nop			@ (mov r8, r8)
 800d264:	0800ec1b 	.word	0x0800ec1b
 800d268:	0800ec8c 	.word	0x0800ec8c

0800d26c <__mcmp>:
 800d26c:	b530      	push	{r4, r5, lr}
 800d26e:	690b      	ldr	r3, [r1, #16]
 800d270:	6904      	ldr	r4, [r0, #16]
 800d272:	0002      	movs	r2, r0
 800d274:	1ae0      	subs	r0, r4, r3
 800d276:	429c      	cmp	r4, r3
 800d278:	d10f      	bne.n	800d29a <__mcmp+0x2e>
 800d27a:	3214      	adds	r2, #20
 800d27c:	009b      	lsls	r3, r3, #2
 800d27e:	3114      	adds	r1, #20
 800d280:	0014      	movs	r4, r2
 800d282:	18c9      	adds	r1, r1, r3
 800d284:	18d2      	adds	r2, r2, r3
 800d286:	3a04      	subs	r2, #4
 800d288:	3904      	subs	r1, #4
 800d28a:	6815      	ldr	r5, [r2, #0]
 800d28c:	680b      	ldr	r3, [r1, #0]
 800d28e:	429d      	cmp	r5, r3
 800d290:	d004      	beq.n	800d29c <__mcmp+0x30>
 800d292:	2001      	movs	r0, #1
 800d294:	429d      	cmp	r5, r3
 800d296:	d200      	bcs.n	800d29a <__mcmp+0x2e>
 800d298:	3802      	subs	r0, #2
 800d29a:	bd30      	pop	{r4, r5, pc}
 800d29c:	4294      	cmp	r4, r2
 800d29e:	d3f2      	bcc.n	800d286 <__mcmp+0x1a>
 800d2a0:	e7fb      	b.n	800d29a <__mcmp+0x2e>
	...

0800d2a4 <__mdiff>:
 800d2a4:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d2a6:	000c      	movs	r4, r1
 800d2a8:	b087      	sub	sp, #28
 800d2aa:	9000      	str	r0, [sp, #0]
 800d2ac:	0011      	movs	r1, r2
 800d2ae:	0020      	movs	r0, r4
 800d2b0:	0017      	movs	r7, r2
 800d2b2:	f7ff ffdb 	bl	800d26c <__mcmp>
 800d2b6:	1e05      	subs	r5, r0, #0
 800d2b8:	d110      	bne.n	800d2dc <__mdiff+0x38>
 800d2ba:	0001      	movs	r1, r0
 800d2bc:	9800      	ldr	r0, [sp, #0]
 800d2be:	f7ff fcfb 	bl	800ccb8 <_Balloc>
 800d2c2:	1e02      	subs	r2, r0, #0
 800d2c4:	d104      	bne.n	800d2d0 <__mdiff+0x2c>
 800d2c6:	4b40      	ldr	r3, [pc, #256]	@ (800d3c8 <__mdiff+0x124>)
 800d2c8:	4840      	ldr	r0, [pc, #256]	@ (800d3cc <__mdiff+0x128>)
 800d2ca:	4941      	ldr	r1, [pc, #260]	@ (800d3d0 <__mdiff+0x12c>)
 800d2cc:	f001 f9f8 	bl	800e6c0 <__assert_func>
 800d2d0:	2301      	movs	r3, #1
 800d2d2:	6145      	str	r5, [r0, #20]
 800d2d4:	6103      	str	r3, [r0, #16]
 800d2d6:	0010      	movs	r0, r2
 800d2d8:	b007      	add	sp, #28
 800d2da:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d2dc:	2600      	movs	r6, #0
 800d2de:	42b0      	cmp	r0, r6
 800d2e0:	da03      	bge.n	800d2ea <__mdiff+0x46>
 800d2e2:	0023      	movs	r3, r4
 800d2e4:	003c      	movs	r4, r7
 800d2e6:	001f      	movs	r7, r3
 800d2e8:	3601      	adds	r6, #1
 800d2ea:	6861      	ldr	r1, [r4, #4]
 800d2ec:	9800      	ldr	r0, [sp, #0]
 800d2ee:	f7ff fce3 	bl	800ccb8 <_Balloc>
 800d2f2:	1e02      	subs	r2, r0, #0
 800d2f4:	d103      	bne.n	800d2fe <__mdiff+0x5a>
 800d2f6:	4b34      	ldr	r3, [pc, #208]	@ (800d3c8 <__mdiff+0x124>)
 800d2f8:	4834      	ldr	r0, [pc, #208]	@ (800d3cc <__mdiff+0x128>)
 800d2fa:	4936      	ldr	r1, [pc, #216]	@ (800d3d4 <__mdiff+0x130>)
 800d2fc:	e7e6      	b.n	800d2cc <__mdiff+0x28>
 800d2fe:	6923      	ldr	r3, [r4, #16]
 800d300:	3414      	adds	r4, #20
 800d302:	9300      	str	r3, [sp, #0]
 800d304:	009b      	lsls	r3, r3, #2
 800d306:	18e3      	adds	r3, r4, r3
 800d308:	0021      	movs	r1, r4
 800d30a:	9401      	str	r4, [sp, #4]
 800d30c:	003c      	movs	r4, r7
 800d30e:	9302      	str	r3, [sp, #8]
 800d310:	693b      	ldr	r3, [r7, #16]
 800d312:	3414      	adds	r4, #20
 800d314:	009b      	lsls	r3, r3, #2
 800d316:	18e3      	adds	r3, r4, r3
 800d318:	9303      	str	r3, [sp, #12]
 800d31a:	0003      	movs	r3, r0
 800d31c:	60c6      	str	r6, [r0, #12]
 800d31e:	468c      	mov	ip, r1
 800d320:	2000      	movs	r0, #0
 800d322:	3314      	adds	r3, #20
 800d324:	9304      	str	r3, [sp, #16]
 800d326:	9305      	str	r3, [sp, #20]
 800d328:	4663      	mov	r3, ip
 800d32a:	cb20      	ldmia	r3!, {r5}
 800d32c:	b2a9      	uxth	r1, r5
 800d32e:	000e      	movs	r6, r1
 800d330:	469c      	mov	ip, r3
 800d332:	cc08      	ldmia	r4!, {r3}
 800d334:	0c2d      	lsrs	r5, r5, #16
 800d336:	b299      	uxth	r1, r3
 800d338:	1a71      	subs	r1, r6, r1
 800d33a:	1809      	adds	r1, r1, r0
 800d33c:	0c1b      	lsrs	r3, r3, #16
 800d33e:	1408      	asrs	r0, r1, #16
 800d340:	1aeb      	subs	r3, r5, r3
 800d342:	181b      	adds	r3, r3, r0
 800d344:	1418      	asrs	r0, r3, #16
 800d346:	b289      	uxth	r1, r1
 800d348:	041b      	lsls	r3, r3, #16
 800d34a:	4319      	orrs	r1, r3
 800d34c:	9b05      	ldr	r3, [sp, #20]
 800d34e:	c302      	stmia	r3!, {r1}
 800d350:	9305      	str	r3, [sp, #20]
 800d352:	9b03      	ldr	r3, [sp, #12]
 800d354:	42a3      	cmp	r3, r4
 800d356:	d8e7      	bhi.n	800d328 <__mdiff+0x84>
 800d358:	0039      	movs	r1, r7
 800d35a:	9c03      	ldr	r4, [sp, #12]
 800d35c:	3115      	adds	r1, #21
 800d35e:	2304      	movs	r3, #4
 800d360:	428c      	cmp	r4, r1
 800d362:	d304      	bcc.n	800d36e <__mdiff+0xca>
 800d364:	1be3      	subs	r3, r4, r7
 800d366:	3b15      	subs	r3, #21
 800d368:	089b      	lsrs	r3, r3, #2
 800d36a:	3301      	adds	r3, #1
 800d36c:	009b      	lsls	r3, r3, #2
 800d36e:	9901      	ldr	r1, [sp, #4]
 800d370:	18cd      	adds	r5, r1, r3
 800d372:	9904      	ldr	r1, [sp, #16]
 800d374:	002e      	movs	r6, r5
 800d376:	18cb      	adds	r3, r1, r3
 800d378:	001f      	movs	r7, r3
 800d37a:	9902      	ldr	r1, [sp, #8]
 800d37c:	428e      	cmp	r6, r1
 800d37e:	d311      	bcc.n	800d3a4 <__mdiff+0x100>
 800d380:	9c02      	ldr	r4, [sp, #8]
 800d382:	1ee9      	subs	r1, r5, #3
 800d384:	2000      	movs	r0, #0
 800d386:	428c      	cmp	r4, r1
 800d388:	d304      	bcc.n	800d394 <__mdiff+0xf0>
 800d38a:	0021      	movs	r1, r4
 800d38c:	3103      	adds	r1, #3
 800d38e:	1b49      	subs	r1, r1, r5
 800d390:	0889      	lsrs	r1, r1, #2
 800d392:	0088      	lsls	r0, r1, #2
 800d394:	181b      	adds	r3, r3, r0
 800d396:	3b04      	subs	r3, #4
 800d398:	6819      	ldr	r1, [r3, #0]
 800d39a:	2900      	cmp	r1, #0
 800d39c:	d010      	beq.n	800d3c0 <__mdiff+0x11c>
 800d39e:	9b00      	ldr	r3, [sp, #0]
 800d3a0:	6113      	str	r3, [r2, #16]
 800d3a2:	e798      	b.n	800d2d6 <__mdiff+0x32>
 800d3a4:	4684      	mov	ip, r0
 800d3a6:	ce02      	ldmia	r6!, {r1}
 800d3a8:	b288      	uxth	r0, r1
 800d3aa:	4460      	add	r0, ip
 800d3ac:	1400      	asrs	r0, r0, #16
 800d3ae:	0c0c      	lsrs	r4, r1, #16
 800d3b0:	1904      	adds	r4, r0, r4
 800d3b2:	4461      	add	r1, ip
 800d3b4:	1420      	asrs	r0, r4, #16
 800d3b6:	b289      	uxth	r1, r1
 800d3b8:	0424      	lsls	r4, r4, #16
 800d3ba:	4321      	orrs	r1, r4
 800d3bc:	c702      	stmia	r7!, {r1}
 800d3be:	e7dc      	b.n	800d37a <__mdiff+0xd6>
 800d3c0:	9900      	ldr	r1, [sp, #0]
 800d3c2:	3901      	subs	r1, #1
 800d3c4:	9100      	str	r1, [sp, #0]
 800d3c6:	e7e6      	b.n	800d396 <__mdiff+0xf2>
 800d3c8:	0800ec1b 	.word	0x0800ec1b
 800d3cc:	0800ec8c 	.word	0x0800ec8c
 800d3d0:	00000237 	.word	0x00000237
 800d3d4:	00000245 	.word	0x00000245

0800d3d8 <__ulp>:
 800d3d8:	b510      	push	{r4, lr}
 800d3da:	2400      	movs	r4, #0
 800d3dc:	4b0c      	ldr	r3, [pc, #48]	@ (800d410 <__ulp+0x38>)
 800d3de:	4a0d      	ldr	r2, [pc, #52]	@ (800d414 <__ulp+0x3c>)
 800d3e0:	400b      	ands	r3, r1
 800d3e2:	189b      	adds	r3, r3, r2
 800d3e4:	42a3      	cmp	r3, r4
 800d3e6:	dc06      	bgt.n	800d3f6 <__ulp+0x1e>
 800d3e8:	425b      	negs	r3, r3
 800d3ea:	151a      	asrs	r2, r3, #20
 800d3ec:	2a13      	cmp	r2, #19
 800d3ee:	dc05      	bgt.n	800d3fc <__ulp+0x24>
 800d3f0:	2380      	movs	r3, #128	@ 0x80
 800d3f2:	031b      	lsls	r3, r3, #12
 800d3f4:	4113      	asrs	r3, r2
 800d3f6:	0019      	movs	r1, r3
 800d3f8:	0020      	movs	r0, r4
 800d3fa:	bd10      	pop	{r4, pc}
 800d3fc:	3a14      	subs	r2, #20
 800d3fe:	2401      	movs	r4, #1
 800d400:	2a1e      	cmp	r2, #30
 800d402:	dc02      	bgt.n	800d40a <__ulp+0x32>
 800d404:	2480      	movs	r4, #128	@ 0x80
 800d406:	0624      	lsls	r4, r4, #24
 800d408:	40d4      	lsrs	r4, r2
 800d40a:	2300      	movs	r3, #0
 800d40c:	e7f3      	b.n	800d3f6 <__ulp+0x1e>
 800d40e:	46c0      	nop			@ (mov r8, r8)
 800d410:	7ff00000 	.word	0x7ff00000
 800d414:	fcc00000 	.word	0xfcc00000

0800d418 <__b2d>:
 800d418:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800d41a:	0006      	movs	r6, r0
 800d41c:	6903      	ldr	r3, [r0, #16]
 800d41e:	3614      	adds	r6, #20
 800d420:	009b      	lsls	r3, r3, #2
 800d422:	18f3      	adds	r3, r6, r3
 800d424:	1f1d      	subs	r5, r3, #4
 800d426:	682c      	ldr	r4, [r5, #0]
 800d428:	000f      	movs	r7, r1
 800d42a:	0020      	movs	r0, r4
 800d42c:	9301      	str	r3, [sp, #4]
 800d42e:	f7ff fd3b 	bl	800cea8 <__hi0bits>
 800d432:	2220      	movs	r2, #32
 800d434:	1a12      	subs	r2, r2, r0
 800d436:	603a      	str	r2, [r7, #0]
 800d438:	0003      	movs	r3, r0
 800d43a:	4a1c      	ldr	r2, [pc, #112]	@ (800d4ac <__b2d+0x94>)
 800d43c:	280a      	cmp	r0, #10
 800d43e:	dc15      	bgt.n	800d46c <__b2d+0x54>
 800d440:	210b      	movs	r1, #11
 800d442:	0027      	movs	r7, r4
 800d444:	1a09      	subs	r1, r1, r0
 800d446:	40cf      	lsrs	r7, r1
 800d448:	433a      	orrs	r2, r7
 800d44a:	468c      	mov	ip, r1
 800d44c:	0011      	movs	r1, r2
 800d44e:	2200      	movs	r2, #0
 800d450:	42ae      	cmp	r6, r5
 800d452:	d202      	bcs.n	800d45a <__b2d+0x42>
 800d454:	9a01      	ldr	r2, [sp, #4]
 800d456:	3a08      	subs	r2, #8
 800d458:	6812      	ldr	r2, [r2, #0]
 800d45a:	3315      	adds	r3, #21
 800d45c:	409c      	lsls	r4, r3
 800d45e:	4663      	mov	r3, ip
 800d460:	0027      	movs	r7, r4
 800d462:	40da      	lsrs	r2, r3
 800d464:	4317      	orrs	r7, r2
 800d466:	0038      	movs	r0, r7
 800d468:	b003      	add	sp, #12
 800d46a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d46c:	2700      	movs	r7, #0
 800d46e:	42ae      	cmp	r6, r5
 800d470:	d202      	bcs.n	800d478 <__b2d+0x60>
 800d472:	9d01      	ldr	r5, [sp, #4]
 800d474:	3d08      	subs	r5, #8
 800d476:	682f      	ldr	r7, [r5, #0]
 800d478:	210b      	movs	r1, #11
 800d47a:	4249      	negs	r1, r1
 800d47c:	468c      	mov	ip, r1
 800d47e:	449c      	add	ip, r3
 800d480:	2b0b      	cmp	r3, #11
 800d482:	d010      	beq.n	800d4a6 <__b2d+0x8e>
 800d484:	4661      	mov	r1, ip
 800d486:	2320      	movs	r3, #32
 800d488:	408c      	lsls	r4, r1
 800d48a:	1a5b      	subs	r3, r3, r1
 800d48c:	0039      	movs	r1, r7
 800d48e:	40d9      	lsrs	r1, r3
 800d490:	430c      	orrs	r4, r1
 800d492:	4322      	orrs	r2, r4
 800d494:	0011      	movs	r1, r2
 800d496:	2200      	movs	r2, #0
 800d498:	42b5      	cmp	r5, r6
 800d49a:	d901      	bls.n	800d4a0 <__b2d+0x88>
 800d49c:	3d04      	subs	r5, #4
 800d49e:	682a      	ldr	r2, [r5, #0]
 800d4a0:	4664      	mov	r4, ip
 800d4a2:	40a7      	lsls	r7, r4
 800d4a4:	e7dd      	b.n	800d462 <__b2d+0x4a>
 800d4a6:	4322      	orrs	r2, r4
 800d4a8:	0011      	movs	r1, r2
 800d4aa:	e7dc      	b.n	800d466 <__b2d+0x4e>
 800d4ac:	3ff00000 	.word	0x3ff00000

0800d4b0 <__d2b>:
 800d4b0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800d4b2:	2101      	movs	r1, #1
 800d4b4:	0016      	movs	r6, r2
 800d4b6:	001f      	movs	r7, r3
 800d4b8:	f7ff fbfe 	bl	800ccb8 <_Balloc>
 800d4bc:	1e04      	subs	r4, r0, #0
 800d4be:	d105      	bne.n	800d4cc <__d2b+0x1c>
 800d4c0:	0022      	movs	r2, r4
 800d4c2:	4b25      	ldr	r3, [pc, #148]	@ (800d558 <__d2b+0xa8>)
 800d4c4:	4825      	ldr	r0, [pc, #148]	@ (800d55c <__d2b+0xac>)
 800d4c6:	4926      	ldr	r1, [pc, #152]	@ (800d560 <__d2b+0xb0>)
 800d4c8:	f001 f8fa 	bl	800e6c0 <__assert_func>
 800d4cc:	033b      	lsls	r3, r7, #12
 800d4ce:	007d      	lsls	r5, r7, #1
 800d4d0:	0b1b      	lsrs	r3, r3, #12
 800d4d2:	0d6d      	lsrs	r5, r5, #21
 800d4d4:	d002      	beq.n	800d4dc <__d2b+0x2c>
 800d4d6:	2280      	movs	r2, #128	@ 0x80
 800d4d8:	0352      	lsls	r2, r2, #13
 800d4da:	4313      	orrs	r3, r2
 800d4dc:	9301      	str	r3, [sp, #4]
 800d4de:	2e00      	cmp	r6, #0
 800d4e0:	d025      	beq.n	800d52e <__d2b+0x7e>
 800d4e2:	4668      	mov	r0, sp
 800d4e4:	9600      	str	r6, [sp, #0]
 800d4e6:	f7ff fd00 	bl	800ceea <__lo0bits>
 800d4ea:	9b01      	ldr	r3, [sp, #4]
 800d4ec:	9900      	ldr	r1, [sp, #0]
 800d4ee:	2800      	cmp	r0, #0
 800d4f0:	d01b      	beq.n	800d52a <__d2b+0x7a>
 800d4f2:	2220      	movs	r2, #32
 800d4f4:	001e      	movs	r6, r3
 800d4f6:	1a12      	subs	r2, r2, r0
 800d4f8:	4096      	lsls	r6, r2
 800d4fa:	0032      	movs	r2, r6
 800d4fc:	40c3      	lsrs	r3, r0
 800d4fe:	430a      	orrs	r2, r1
 800d500:	6162      	str	r2, [r4, #20]
 800d502:	9301      	str	r3, [sp, #4]
 800d504:	9e01      	ldr	r6, [sp, #4]
 800d506:	61a6      	str	r6, [r4, #24]
 800d508:	1e73      	subs	r3, r6, #1
 800d50a:	419e      	sbcs	r6, r3
 800d50c:	3601      	adds	r6, #1
 800d50e:	6126      	str	r6, [r4, #16]
 800d510:	2d00      	cmp	r5, #0
 800d512:	d014      	beq.n	800d53e <__d2b+0x8e>
 800d514:	2635      	movs	r6, #53	@ 0x35
 800d516:	4b13      	ldr	r3, [pc, #76]	@ (800d564 <__d2b+0xb4>)
 800d518:	18ed      	adds	r5, r5, r3
 800d51a:	9b08      	ldr	r3, [sp, #32]
 800d51c:	182d      	adds	r5, r5, r0
 800d51e:	601d      	str	r5, [r3, #0]
 800d520:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d522:	1a36      	subs	r6, r6, r0
 800d524:	601e      	str	r6, [r3, #0]
 800d526:	0020      	movs	r0, r4
 800d528:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800d52a:	6161      	str	r1, [r4, #20]
 800d52c:	e7ea      	b.n	800d504 <__d2b+0x54>
 800d52e:	a801      	add	r0, sp, #4
 800d530:	f7ff fcdb 	bl	800ceea <__lo0bits>
 800d534:	9b01      	ldr	r3, [sp, #4]
 800d536:	2601      	movs	r6, #1
 800d538:	6163      	str	r3, [r4, #20]
 800d53a:	3020      	adds	r0, #32
 800d53c:	e7e7      	b.n	800d50e <__d2b+0x5e>
 800d53e:	4b0a      	ldr	r3, [pc, #40]	@ (800d568 <__d2b+0xb8>)
 800d540:	18c0      	adds	r0, r0, r3
 800d542:	9b08      	ldr	r3, [sp, #32]
 800d544:	6018      	str	r0, [r3, #0]
 800d546:	4b09      	ldr	r3, [pc, #36]	@ (800d56c <__d2b+0xbc>)
 800d548:	18f3      	adds	r3, r6, r3
 800d54a:	009b      	lsls	r3, r3, #2
 800d54c:	18e3      	adds	r3, r4, r3
 800d54e:	6958      	ldr	r0, [r3, #20]
 800d550:	f7ff fcaa 	bl	800cea8 <__hi0bits>
 800d554:	0176      	lsls	r6, r6, #5
 800d556:	e7e3      	b.n	800d520 <__d2b+0x70>
 800d558:	0800ec1b 	.word	0x0800ec1b
 800d55c:	0800ec8c 	.word	0x0800ec8c
 800d560:	0000030f 	.word	0x0000030f
 800d564:	fffffbcd 	.word	0xfffffbcd
 800d568:	fffffbce 	.word	0xfffffbce
 800d56c:	3fffffff 	.word	0x3fffffff

0800d570 <__ratio>:
 800d570:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d572:	b087      	sub	sp, #28
 800d574:	000f      	movs	r7, r1
 800d576:	a904      	add	r1, sp, #16
 800d578:	0006      	movs	r6, r0
 800d57a:	f7ff ff4d 	bl	800d418 <__b2d>
 800d57e:	9000      	str	r0, [sp, #0]
 800d580:	9101      	str	r1, [sp, #4]
 800d582:	9b00      	ldr	r3, [sp, #0]
 800d584:	9c01      	ldr	r4, [sp, #4]
 800d586:	0038      	movs	r0, r7
 800d588:	a905      	add	r1, sp, #20
 800d58a:	9302      	str	r3, [sp, #8]
 800d58c:	9403      	str	r4, [sp, #12]
 800d58e:	f7ff ff43 	bl	800d418 <__b2d>
 800d592:	000d      	movs	r5, r1
 800d594:	0002      	movs	r2, r0
 800d596:	000b      	movs	r3, r1
 800d598:	6930      	ldr	r0, [r6, #16]
 800d59a:	6939      	ldr	r1, [r7, #16]
 800d59c:	9e04      	ldr	r6, [sp, #16]
 800d59e:	1a40      	subs	r0, r0, r1
 800d5a0:	9905      	ldr	r1, [sp, #20]
 800d5a2:	0140      	lsls	r0, r0, #5
 800d5a4:	1a71      	subs	r1, r6, r1
 800d5a6:	1841      	adds	r1, r0, r1
 800d5a8:	0508      	lsls	r0, r1, #20
 800d5aa:	2900      	cmp	r1, #0
 800d5ac:	dd08      	ble.n	800d5c0 <__ratio+0x50>
 800d5ae:	9901      	ldr	r1, [sp, #4]
 800d5b0:	1841      	adds	r1, r0, r1
 800d5b2:	9103      	str	r1, [sp, #12]
 800d5b4:	9802      	ldr	r0, [sp, #8]
 800d5b6:	9903      	ldr	r1, [sp, #12]
 800d5b8:	f7f3 fe86 	bl	80012c8 <__aeabi_ddiv>
 800d5bc:	b007      	add	sp, #28
 800d5be:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d5c0:	1a2b      	subs	r3, r5, r0
 800d5c2:	e7f7      	b.n	800d5b4 <__ratio+0x44>

0800d5c4 <__copybits>:
 800d5c4:	b570      	push	{r4, r5, r6, lr}
 800d5c6:	0014      	movs	r4, r2
 800d5c8:	0005      	movs	r5, r0
 800d5ca:	3901      	subs	r1, #1
 800d5cc:	6913      	ldr	r3, [r2, #16]
 800d5ce:	1149      	asrs	r1, r1, #5
 800d5d0:	3101      	adds	r1, #1
 800d5d2:	0089      	lsls	r1, r1, #2
 800d5d4:	3414      	adds	r4, #20
 800d5d6:	009b      	lsls	r3, r3, #2
 800d5d8:	1841      	adds	r1, r0, r1
 800d5da:	18e3      	adds	r3, r4, r3
 800d5dc:	42a3      	cmp	r3, r4
 800d5de:	d80d      	bhi.n	800d5fc <__copybits+0x38>
 800d5e0:	0014      	movs	r4, r2
 800d5e2:	3411      	adds	r4, #17
 800d5e4:	2500      	movs	r5, #0
 800d5e6:	429c      	cmp	r4, r3
 800d5e8:	d803      	bhi.n	800d5f2 <__copybits+0x2e>
 800d5ea:	1a9b      	subs	r3, r3, r2
 800d5ec:	3b11      	subs	r3, #17
 800d5ee:	089b      	lsrs	r3, r3, #2
 800d5f0:	009d      	lsls	r5, r3, #2
 800d5f2:	2300      	movs	r3, #0
 800d5f4:	1940      	adds	r0, r0, r5
 800d5f6:	4281      	cmp	r1, r0
 800d5f8:	d803      	bhi.n	800d602 <__copybits+0x3e>
 800d5fa:	bd70      	pop	{r4, r5, r6, pc}
 800d5fc:	cc40      	ldmia	r4!, {r6}
 800d5fe:	c540      	stmia	r5!, {r6}
 800d600:	e7ec      	b.n	800d5dc <__copybits+0x18>
 800d602:	c008      	stmia	r0!, {r3}
 800d604:	e7f7      	b.n	800d5f6 <__copybits+0x32>

0800d606 <__any_on>:
 800d606:	0002      	movs	r2, r0
 800d608:	6900      	ldr	r0, [r0, #16]
 800d60a:	b510      	push	{r4, lr}
 800d60c:	3214      	adds	r2, #20
 800d60e:	114b      	asrs	r3, r1, #5
 800d610:	4298      	cmp	r0, r3
 800d612:	db13      	blt.n	800d63c <__any_on+0x36>
 800d614:	dd0c      	ble.n	800d630 <__any_on+0x2a>
 800d616:	241f      	movs	r4, #31
 800d618:	0008      	movs	r0, r1
 800d61a:	4020      	ands	r0, r4
 800d61c:	4221      	tst	r1, r4
 800d61e:	d007      	beq.n	800d630 <__any_on+0x2a>
 800d620:	0099      	lsls	r1, r3, #2
 800d622:	588c      	ldr	r4, [r1, r2]
 800d624:	0021      	movs	r1, r4
 800d626:	40c1      	lsrs	r1, r0
 800d628:	4081      	lsls	r1, r0
 800d62a:	2001      	movs	r0, #1
 800d62c:	428c      	cmp	r4, r1
 800d62e:	d104      	bne.n	800d63a <__any_on+0x34>
 800d630:	009b      	lsls	r3, r3, #2
 800d632:	18d3      	adds	r3, r2, r3
 800d634:	4293      	cmp	r3, r2
 800d636:	d803      	bhi.n	800d640 <__any_on+0x3a>
 800d638:	2000      	movs	r0, #0
 800d63a:	bd10      	pop	{r4, pc}
 800d63c:	0003      	movs	r3, r0
 800d63e:	e7f7      	b.n	800d630 <__any_on+0x2a>
 800d640:	3b04      	subs	r3, #4
 800d642:	6819      	ldr	r1, [r3, #0]
 800d644:	2900      	cmp	r1, #0
 800d646:	d0f5      	beq.n	800d634 <__any_on+0x2e>
 800d648:	2001      	movs	r0, #1
 800d64a:	e7f6      	b.n	800d63a <__any_on+0x34>

0800d64c <_strtol_l.constprop.0>:
 800d64c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d64e:	b085      	sub	sp, #20
 800d650:	0017      	movs	r7, r2
 800d652:	001e      	movs	r6, r3
 800d654:	9003      	str	r0, [sp, #12]
 800d656:	9101      	str	r1, [sp, #4]
 800d658:	2b24      	cmp	r3, #36	@ 0x24
 800d65a:	d844      	bhi.n	800d6e6 <_strtol_l.constprop.0+0x9a>
 800d65c:	000c      	movs	r4, r1
 800d65e:	2b01      	cmp	r3, #1
 800d660:	d041      	beq.n	800d6e6 <_strtol_l.constprop.0+0x9a>
 800d662:	4b3d      	ldr	r3, [pc, #244]	@ (800d758 <_strtol_l.constprop.0+0x10c>)
 800d664:	2208      	movs	r2, #8
 800d666:	469c      	mov	ip, r3
 800d668:	0023      	movs	r3, r4
 800d66a:	4661      	mov	r1, ip
 800d66c:	781d      	ldrb	r5, [r3, #0]
 800d66e:	3401      	adds	r4, #1
 800d670:	5d48      	ldrb	r0, [r1, r5]
 800d672:	0001      	movs	r1, r0
 800d674:	4011      	ands	r1, r2
 800d676:	4210      	tst	r0, r2
 800d678:	d1f6      	bne.n	800d668 <_strtol_l.constprop.0+0x1c>
 800d67a:	2d2d      	cmp	r5, #45	@ 0x2d
 800d67c:	d13a      	bne.n	800d6f4 <_strtol_l.constprop.0+0xa8>
 800d67e:	7825      	ldrb	r5, [r4, #0]
 800d680:	1c9c      	adds	r4, r3, #2
 800d682:	2301      	movs	r3, #1
 800d684:	9300      	str	r3, [sp, #0]
 800d686:	2210      	movs	r2, #16
 800d688:	0033      	movs	r3, r6
 800d68a:	4393      	bics	r3, r2
 800d68c:	d109      	bne.n	800d6a2 <_strtol_l.constprop.0+0x56>
 800d68e:	2d30      	cmp	r5, #48	@ 0x30
 800d690:	d136      	bne.n	800d700 <_strtol_l.constprop.0+0xb4>
 800d692:	2120      	movs	r1, #32
 800d694:	7823      	ldrb	r3, [r4, #0]
 800d696:	438b      	bics	r3, r1
 800d698:	2b58      	cmp	r3, #88	@ 0x58
 800d69a:	d131      	bne.n	800d700 <_strtol_l.constprop.0+0xb4>
 800d69c:	0016      	movs	r6, r2
 800d69e:	7865      	ldrb	r5, [r4, #1]
 800d6a0:	3402      	adds	r4, #2
 800d6a2:	4a2e      	ldr	r2, [pc, #184]	@ (800d75c <_strtol_l.constprop.0+0x110>)
 800d6a4:	9b00      	ldr	r3, [sp, #0]
 800d6a6:	4694      	mov	ip, r2
 800d6a8:	4463      	add	r3, ip
 800d6aa:	0031      	movs	r1, r6
 800d6ac:	0018      	movs	r0, r3
 800d6ae:	9302      	str	r3, [sp, #8]
 800d6b0:	f7f2 fdd6 	bl	8000260 <__aeabi_uidivmod>
 800d6b4:	2200      	movs	r2, #0
 800d6b6:	4684      	mov	ip, r0
 800d6b8:	0010      	movs	r0, r2
 800d6ba:	002b      	movs	r3, r5
 800d6bc:	3b30      	subs	r3, #48	@ 0x30
 800d6be:	2b09      	cmp	r3, #9
 800d6c0:	d825      	bhi.n	800d70e <_strtol_l.constprop.0+0xc2>
 800d6c2:	001d      	movs	r5, r3
 800d6c4:	42ae      	cmp	r6, r5
 800d6c6:	dd31      	ble.n	800d72c <_strtol_l.constprop.0+0xe0>
 800d6c8:	1c53      	adds	r3, r2, #1
 800d6ca:	d009      	beq.n	800d6e0 <_strtol_l.constprop.0+0x94>
 800d6cc:	2201      	movs	r2, #1
 800d6ce:	4252      	negs	r2, r2
 800d6d0:	4584      	cmp	ip, r0
 800d6d2:	d305      	bcc.n	800d6e0 <_strtol_l.constprop.0+0x94>
 800d6d4:	d101      	bne.n	800d6da <_strtol_l.constprop.0+0x8e>
 800d6d6:	42a9      	cmp	r1, r5
 800d6d8:	db25      	blt.n	800d726 <_strtol_l.constprop.0+0xda>
 800d6da:	2201      	movs	r2, #1
 800d6dc:	4370      	muls	r0, r6
 800d6de:	1828      	adds	r0, r5, r0
 800d6e0:	7825      	ldrb	r5, [r4, #0]
 800d6e2:	3401      	adds	r4, #1
 800d6e4:	e7e9      	b.n	800d6ba <_strtol_l.constprop.0+0x6e>
 800d6e6:	f7fd ffa7 	bl	800b638 <__errno>
 800d6ea:	2316      	movs	r3, #22
 800d6ec:	6003      	str	r3, [r0, #0]
 800d6ee:	2000      	movs	r0, #0
 800d6f0:	b005      	add	sp, #20
 800d6f2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d6f4:	9100      	str	r1, [sp, #0]
 800d6f6:	2d2b      	cmp	r5, #43	@ 0x2b
 800d6f8:	d1c5      	bne.n	800d686 <_strtol_l.constprop.0+0x3a>
 800d6fa:	7825      	ldrb	r5, [r4, #0]
 800d6fc:	1c9c      	adds	r4, r3, #2
 800d6fe:	e7c2      	b.n	800d686 <_strtol_l.constprop.0+0x3a>
 800d700:	2e00      	cmp	r6, #0
 800d702:	d1ce      	bne.n	800d6a2 <_strtol_l.constprop.0+0x56>
 800d704:	3608      	adds	r6, #8
 800d706:	2d30      	cmp	r5, #48	@ 0x30
 800d708:	d0cb      	beq.n	800d6a2 <_strtol_l.constprop.0+0x56>
 800d70a:	3602      	adds	r6, #2
 800d70c:	e7c9      	b.n	800d6a2 <_strtol_l.constprop.0+0x56>
 800d70e:	002b      	movs	r3, r5
 800d710:	3b41      	subs	r3, #65	@ 0x41
 800d712:	2b19      	cmp	r3, #25
 800d714:	d801      	bhi.n	800d71a <_strtol_l.constprop.0+0xce>
 800d716:	3d37      	subs	r5, #55	@ 0x37
 800d718:	e7d4      	b.n	800d6c4 <_strtol_l.constprop.0+0x78>
 800d71a:	002b      	movs	r3, r5
 800d71c:	3b61      	subs	r3, #97	@ 0x61
 800d71e:	2b19      	cmp	r3, #25
 800d720:	d804      	bhi.n	800d72c <_strtol_l.constprop.0+0xe0>
 800d722:	3d57      	subs	r5, #87	@ 0x57
 800d724:	e7ce      	b.n	800d6c4 <_strtol_l.constprop.0+0x78>
 800d726:	2201      	movs	r2, #1
 800d728:	4252      	negs	r2, r2
 800d72a:	e7d9      	b.n	800d6e0 <_strtol_l.constprop.0+0x94>
 800d72c:	1c53      	adds	r3, r2, #1
 800d72e:	d108      	bne.n	800d742 <_strtol_l.constprop.0+0xf6>
 800d730:	2322      	movs	r3, #34	@ 0x22
 800d732:	9a03      	ldr	r2, [sp, #12]
 800d734:	9802      	ldr	r0, [sp, #8]
 800d736:	6013      	str	r3, [r2, #0]
 800d738:	2f00      	cmp	r7, #0
 800d73a:	d0d9      	beq.n	800d6f0 <_strtol_l.constprop.0+0xa4>
 800d73c:	1e63      	subs	r3, r4, #1
 800d73e:	9301      	str	r3, [sp, #4]
 800d740:	e007      	b.n	800d752 <_strtol_l.constprop.0+0x106>
 800d742:	9b00      	ldr	r3, [sp, #0]
 800d744:	2b00      	cmp	r3, #0
 800d746:	d000      	beq.n	800d74a <_strtol_l.constprop.0+0xfe>
 800d748:	4240      	negs	r0, r0
 800d74a:	2f00      	cmp	r7, #0
 800d74c:	d0d0      	beq.n	800d6f0 <_strtol_l.constprop.0+0xa4>
 800d74e:	2a00      	cmp	r2, #0
 800d750:	d1f4      	bne.n	800d73c <_strtol_l.constprop.0+0xf0>
 800d752:	9b01      	ldr	r3, [sp, #4]
 800d754:	603b      	str	r3, [r7, #0]
 800d756:	e7cb      	b.n	800d6f0 <_strtol_l.constprop.0+0xa4>
 800d758:	0800ede9 	.word	0x0800ede9
 800d75c:	7fffffff 	.word	0x7fffffff

0800d760 <_strtol_r>:
 800d760:	b510      	push	{r4, lr}
 800d762:	f7ff ff73 	bl	800d64c <_strtol_l.constprop.0>
 800d766:	bd10      	pop	{r4, pc}

0800d768 <__ascii_wctomb>:
 800d768:	0003      	movs	r3, r0
 800d76a:	1e08      	subs	r0, r1, #0
 800d76c:	d005      	beq.n	800d77a <__ascii_wctomb+0x12>
 800d76e:	2aff      	cmp	r2, #255	@ 0xff
 800d770:	d904      	bls.n	800d77c <__ascii_wctomb+0x14>
 800d772:	228a      	movs	r2, #138	@ 0x8a
 800d774:	2001      	movs	r0, #1
 800d776:	601a      	str	r2, [r3, #0]
 800d778:	4240      	negs	r0, r0
 800d77a:	4770      	bx	lr
 800d77c:	2001      	movs	r0, #1
 800d77e:	700a      	strb	r2, [r1, #0]
 800d780:	e7fb      	b.n	800d77a <__ascii_wctomb+0x12>
	...

0800d784 <__ssputs_r>:
 800d784:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d786:	688e      	ldr	r6, [r1, #8]
 800d788:	b085      	sub	sp, #20
 800d78a:	001f      	movs	r7, r3
 800d78c:	000c      	movs	r4, r1
 800d78e:	680b      	ldr	r3, [r1, #0]
 800d790:	9002      	str	r0, [sp, #8]
 800d792:	9203      	str	r2, [sp, #12]
 800d794:	42be      	cmp	r6, r7
 800d796:	d830      	bhi.n	800d7fa <__ssputs_r+0x76>
 800d798:	210c      	movs	r1, #12
 800d79a:	5e62      	ldrsh	r2, [r4, r1]
 800d79c:	2190      	movs	r1, #144	@ 0x90
 800d79e:	00c9      	lsls	r1, r1, #3
 800d7a0:	420a      	tst	r2, r1
 800d7a2:	d028      	beq.n	800d7f6 <__ssputs_r+0x72>
 800d7a4:	2003      	movs	r0, #3
 800d7a6:	6921      	ldr	r1, [r4, #16]
 800d7a8:	1a5b      	subs	r3, r3, r1
 800d7aa:	9301      	str	r3, [sp, #4]
 800d7ac:	6963      	ldr	r3, [r4, #20]
 800d7ae:	4343      	muls	r3, r0
 800d7b0:	9801      	ldr	r0, [sp, #4]
 800d7b2:	0fdd      	lsrs	r5, r3, #31
 800d7b4:	18ed      	adds	r5, r5, r3
 800d7b6:	1c7b      	adds	r3, r7, #1
 800d7b8:	181b      	adds	r3, r3, r0
 800d7ba:	106d      	asrs	r5, r5, #1
 800d7bc:	42ab      	cmp	r3, r5
 800d7be:	d900      	bls.n	800d7c2 <__ssputs_r+0x3e>
 800d7c0:	001d      	movs	r5, r3
 800d7c2:	0552      	lsls	r2, r2, #21
 800d7c4:	d528      	bpl.n	800d818 <__ssputs_r+0x94>
 800d7c6:	0029      	movs	r1, r5
 800d7c8:	9802      	ldr	r0, [sp, #8]
 800d7ca:	f7ff f9d3 	bl	800cb74 <_malloc_r>
 800d7ce:	1e06      	subs	r6, r0, #0
 800d7d0:	d02c      	beq.n	800d82c <__ssputs_r+0xa8>
 800d7d2:	9a01      	ldr	r2, [sp, #4]
 800d7d4:	6921      	ldr	r1, [r4, #16]
 800d7d6:	f7fd ff67 	bl	800b6a8 <memcpy>
 800d7da:	89a2      	ldrh	r2, [r4, #12]
 800d7dc:	4b18      	ldr	r3, [pc, #96]	@ (800d840 <__ssputs_r+0xbc>)
 800d7de:	401a      	ands	r2, r3
 800d7e0:	2380      	movs	r3, #128	@ 0x80
 800d7e2:	4313      	orrs	r3, r2
 800d7e4:	81a3      	strh	r3, [r4, #12]
 800d7e6:	9b01      	ldr	r3, [sp, #4]
 800d7e8:	6126      	str	r6, [r4, #16]
 800d7ea:	18f6      	adds	r6, r6, r3
 800d7ec:	6026      	str	r6, [r4, #0]
 800d7ee:	003e      	movs	r6, r7
 800d7f0:	6165      	str	r5, [r4, #20]
 800d7f2:	1aed      	subs	r5, r5, r3
 800d7f4:	60a5      	str	r5, [r4, #8]
 800d7f6:	42be      	cmp	r6, r7
 800d7f8:	d900      	bls.n	800d7fc <__ssputs_r+0x78>
 800d7fa:	003e      	movs	r6, r7
 800d7fc:	0032      	movs	r2, r6
 800d7fe:	9903      	ldr	r1, [sp, #12]
 800d800:	6820      	ldr	r0, [r4, #0]
 800d802:	f000 ff13 	bl	800e62c <memmove>
 800d806:	2000      	movs	r0, #0
 800d808:	68a3      	ldr	r3, [r4, #8]
 800d80a:	1b9b      	subs	r3, r3, r6
 800d80c:	60a3      	str	r3, [r4, #8]
 800d80e:	6823      	ldr	r3, [r4, #0]
 800d810:	199b      	adds	r3, r3, r6
 800d812:	6023      	str	r3, [r4, #0]
 800d814:	b005      	add	sp, #20
 800d816:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d818:	002a      	movs	r2, r5
 800d81a:	9802      	ldr	r0, [sp, #8]
 800d81c:	f000 ff9b 	bl	800e756 <_realloc_r>
 800d820:	1e06      	subs	r6, r0, #0
 800d822:	d1e0      	bne.n	800d7e6 <__ssputs_r+0x62>
 800d824:	6921      	ldr	r1, [r4, #16]
 800d826:	9802      	ldr	r0, [sp, #8]
 800d828:	f7fe fdd4 	bl	800c3d4 <_free_r>
 800d82c:	230c      	movs	r3, #12
 800d82e:	2001      	movs	r0, #1
 800d830:	9a02      	ldr	r2, [sp, #8]
 800d832:	4240      	negs	r0, r0
 800d834:	6013      	str	r3, [r2, #0]
 800d836:	89a2      	ldrh	r2, [r4, #12]
 800d838:	3334      	adds	r3, #52	@ 0x34
 800d83a:	4313      	orrs	r3, r2
 800d83c:	81a3      	strh	r3, [r4, #12]
 800d83e:	e7e9      	b.n	800d814 <__ssputs_r+0x90>
 800d840:	fffffb7f 	.word	0xfffffb7f

0800d844 <_svfiprintf_r>:
 800d844:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d846:	b0a1      	sub	sp, #132	@ 0x84
 800d848:	9003      	str	r0, [sp, #12]
 800d84a:	001d      	movs	r5, r3
 800d84c:	898b      	ldrh	r3, [r1, #12]
 800d84e:	000f      	movs	r7, r1
 800d850:	0016      	movs	r6, r2
 800d852:	061b      	lsls	r3, r3, #24
 800d854:	d511      	bpl.n	800d87a <_svfiprintf_r+0x36>
 800d856:	690b      	ldr	r3, [r1, #16]
 800d858:	2b00      	cmp	r3, #0
 800d85a:	d10e      	bne.n	800d87a <_svfiprintf_r+0x36>
 800d85c:	2140      	movs	r1, #64	@ 0x40
 800d85e:	f7ff f989 	bl	800cb74 <_malloc_r>
 800d862:	6038      	str	r0, [r7, #0]
 800d864:	6138      	str	r0, [r7, #16]
 800d866:	2800      	cmp	r0, #0
 800d868:	d105      	bne.n	800d876 <_svfiprintf_r+0x32>
 800d86a:	230c      	movs	r3, #12
 800d86c:	9a03      	ldr	r2, [sp, #12]
 800d86e:	6013      	str	r3, [r2, #0]
 800d870:	2001      	movs	r0, #1
 800d872:	4240      	negs	r0, r0
 800d874:	e0cf      	b.n	800da16 <_svfiprintf_r+0x1d2>
 800d876:	2340      	movs	r3, #64	@ 0x40
 800d878:	617b      	str	r3, [r7, #20]
 800d87a:	2300      	movs	r3, #0
 800d87c:	ac08      	add	r4, sp, #32
 800d87e:	6163      	str	r3, [r4, #20]
 800d880:	3320      	adds	r3, #32
 800d882:	7663      	strb	r3, [r4, #25]
 800d884:	3310      	adds	r3, #16
 800d886:	76a3      	strb	r3, [r4, #26]
 800d888:	9507      	str	r5, [sp, #28]
 800d88a:	0035      	movs	r5, r6
 800d88c:	782b      	ldrb	r3, [r5, #0]
 800d88e:	2b00      	cmp	r3, #0
 800d890:	d001      	beq.n	800d896 <_svfiprintf_r+0x52>
 800d892:	2b25      	cmp	r3, #37	@ 0x25
 800d894:	d148      	bne.n	800d928 <_svfiprintf_r+0xe4>
 800d896:	1bab      	subs	r3, r5, r6
 800d898:	9305      	str	r3, [sp, #20]
 800d89a:	42b5      	cmp	r5, r6
 800d89c:	d00b      	beq.n	800d8b6 <_svfiprintf_r+0x72>
 800d89e:	0032      	movs	r2, r6
 800d8a0:	0039      	movs	r1, r7
 800d8a2:	9803      	ldr	r0, [sp, #12]
 800d8a4:	f7ff ff6e 	bl	800d784 <__ssputs_r>
 800d8a8:	3001      	adds	r0, #1
 800d8aa:	d100      	bne.n	800d8ae <_svfiprintf_r+0x6a>
 800d8ac:	e0ae      	b.n	800da0c <_svfiprintf_r+0x1c8>
 800d8ae:	6963      	ldr	r3, [r4, #20]
 800d8b0:	9a05      	ldr	r2, [sp, #20]
 800d8b2:	189b      	adds	r3, r3, r2
 800d8b4:	6163      	str	r3, [r4, #20]
 800d8b6:	782b      	ldrb	r3, [r5, #0]
 800d8b8:	2b00      	cmp	r3, #0
 800d8ba:	d100      	bne.n	800d8be <_svfiprintf_r+0x7a>
 800d8bc:	e0a6      	b.n	800da0c <_svfiprintf_r+0x1c8>
 800d8be:	2201      	movs	r2, #1
 800d8c0:	2300      	movs	r3, #0
 800d8c2:	4252      	negs	r2, r2
 800d8c4:	6062      	str	r2, [r4, #4]
 800d8c6:	a904      	add	r1, sp, #16
 800d8c8:	3254      	adds	r2, #84	@ 0x54
 800d8ca:	1852      	adds	r2, r2, r1
 800d8cc:	1c6e      	adds	r6, r5, #1
 800d8ce:	6023      	str	r3, [r4, #0]
 800d8d0:	60e3      	str	r3, [r4, #12]
 800d8d2:	60a3      	str	r3, [r4, #8]
 800d8d4:	7013      	strb	r3, [r2, #0]
 800d8d6:	65a3      	str	r3, [r4, #88]	@ 0x58
 800d8d8:	4b54      	ldr	r3, [pc, #336]	@ (800da2c <_svfiprintf_r+0x1e8>)
 800d8da:	2205      	movs	r2, #5
 800d8dc:	0018      	movs	r0, r3
 800d8de:	7831      	ldrb	r1, [r6, #0]
 800d8e0:	9305      	str	r3, [sp, #20]
 800d8e2:	f7fd fed6 	bl	800b692 <memchr>
 800d8e6:	1c75      	adds	r5, r6, #1
 800d8e8:	2800      	cmp	r0, #0
 800d8ea:	d11f      	bne.n	800d92c <_svfiprintf_r+0xe8>
 800d8ec:	6822      	ldr	r2, [r4, #0]
 800d8ee:	06d3      	lsls	r3, r2, #27
 800d8f0:	d504      	bpl.n	800d8fc <_svfiprintf_r+0xb8>
 800d8f2:	2353      	movs	r3, #83	@ 0x53
 800d8f4:	a904      	add	r1, sp, #16
 800d8f6:	185b      	adds	r3, r3, r1
 800d8f8:	2120      	movs	r1, #32
 800d8fa:	7019      	strb	r1, [r3, #0]
 800d8fc:	0713      	lsls	r3, r2, #28
 800d8fe:	d504      	bpl.n	800d90a <_svfiprintf_r+0xc6>
 800d900:	2353      	movs	r3, #83	@ 0x53
 800d902:	a904      	add	r1, sp, #16
 800d904:	185b      	adds	r3, r3, r1
 800d906:	212b      	movs	r1, #43	@ 0x2b
 800d908:	7019      	strb	r1, [r3, #0]
 800d90a:	7833      	ldrb	r3, [r6, #0]
 800d90c:	2b2a      	cmp	r3, #42	@ 0x2a
 800d90e:	d016      	beq.n	800d93e <_svfiprintf_r+0xfa>
 800d910:	0035      	movs	r5, r6
 800d912:	2100      	movs	r1, #0
 800d914:	200a      	movs	r0, #10
 800d916:	68e3      	ldr	r3, [r4, #12]
 800d918:	782a      	ldrb	r2, [r5, #0]
 800d91a:	1c6e      	adds	r6, r5, #1
 800d91c:	3a30      	subs	r2, #48	@ 0x30
 800d91e:	2a09      	cmp	r2, #9
 800d920:	d950      	bls.n	800d9c4 <_svfiprintf_r+0x180>
 800d922:	2900      	cmp	r1, #0
 800d924:	d111      	bne.n	800d94a <_svfiprintf_r+0x106>
 800d926:	e017      	b.n	800d958 <_svfiprintf_r+0x114>
 800d928:	3501      	adds	r5, #1
 800d92a:	e7af      	b.n	800d88c <_svfiprintf_r+0x48>
 800d92c:	9b05      	ldr	r3, [sp, #20]
 800d92e:	6822      	ldr	r2, [r4, #0]
 800d930:	1ac0      	subs	r0, r0, r3
 800d932:	2301      	movs	r3, #1
 800d934:	4083      	lsls	r3, r0
 800d936:	4313      	orrs	r3, r2
 800d938:	002e      	movs	r6, r5
 800d93a:	6023      	str	r3, [r4, #0]
 800d93c:	e7cc      	b.n	800d8d8 <_svfiprintf_r+0x94>
 800d93e:	9b07      	ldr	r3, [sp, #28]
 800d940:	1d19      	adds	r1, r3, #4
 800d942:	681b      	ldr	r3, [r3, #0]
 800d944:	9107      	str	r1, [sp, #28]
 800d946:	2b00      	cmp	r3, #0
 800d948:	db01      	blt.n	800d94e <_svfiprintf_r+0x10a>
 800d94a:	930b      	str	r3, [sp, #44]	@ 0x2c
 800d94c:	e004      	b.n	800d958 <_svfiprintf_r+0x114>
 800d94e:	425b      	negs	r3, r3
 800d950:	60e3      	str	r3, [r4, #12]
 800d952:	2302      	movs	r3, #2
 800d954:	4313      	orrs	r3, r2
 800d956:	6023      	str	r3, [r4, #0]
 800d958:	782b      	ldrb	r3, [r5, #0]
 800d95a:	2b2e      	cmp	r3, #46	@ 0x2e
 800d95c:	d10c      	bne.n	800d978 <_svfiprintf_r+0x134>
 800d95e:	786b      	ldrb	r3, [r5, #1]
 800d960:	2b2a      	cmp	r3, #42	@ 0x2a
 800d962:	d134      	bne.n	800d9ce <_svfiprintf_r+0x18a>
 800d964:	9b07      	ldr	r3, [sp, #28]
 800d966:	3502      	adds	r5, #2
 800d968:	1d1a      	adds	r2, r3, #4
 800d96a:	681b      	ldr	r3, [r3, #0]
 800d96c:	9207      	str	r2, [sp, #28]
 800d96e:	2b00      	cmp	r3, #0
 800d970:	da01      	bge.n	800d976 <_svfiprintf_r+0x132>
 800d972:	2301      	movs	r3, #1
 800d974:	425b      	negs	r3, r3
 800d976:	9309      	str	r3, [sp, #36]	@ 0x24
 800d978:	4e2d      	ldr	r6, [pc, #180]	@ (800da30 <_svfiprintf_r+0x1ec>)
 800d97a:	2203      	movs	r2, #3
 800d97c:	0030      	movs	r0, r6
 800d97e:	7829      	ldrb	r1, [r5, #0]
 800d980:	f7fd fe87 	bl	800b692 <memchr>
 800d984:	2800      	cmp	r0, #0
 800d986:	d006      	beq.n	800d996 <_svfiprintf_r+0x152>
 800d988:	2340      	movs	r3, #64	@ 0x40
 800d98a:	1b80      	subs	r0, r0, r6
 800d98c:	4083      	lsls	r3, r0
 800d98e:	6822      	ldr	r2, [r4, #0]
 800d990:	3501      	adds	r5, #1
 800d992:	4313      	orrs	r3, r2
 800d994:	6023      	str	r3, [r4, #0]
 800d996:	7829      	ldrb	r1, [r5, #0]
 800d998:	2206      	movs	r2, #6
 800d99a:	4826      	ldr	r0, [pc, #152]	@ (800da34 <_svfiprintf_r+0x1f0>)
 800d99c:	1c6e      	adds	r6, r5, #1
 800d99e:	7621      	strb	r1, [r4, #24]
 800d9a0:	f7fd fe77 	bl	800b692 <memchr>
 800d9a4:	2800      	cmp	r0, #0
 800d9a6:	d038      	beq.n	800da1a <_svfiprintf_r+0x1d6>
 800d9a8:	4b23      	ldr	r3, [pc, #140]	@ (800da38 <_svfiprintf_r+0x1f4>)
 800d9aa:	2b00      	cmp	r3, #0
 800d9ac:	d122      	bne.n	800d9f4 <_svfiprintf_r+0x1b0>
 800d9ae:	2207      	movs	r2, #7
 800d9b0:	9b07      	ldr	r3, [sp, #28]
 800d9b2:	3307      	adds	r3, #7
 800d9b4:	4393      	bics	r3, r2
 800d9b6:	3308      	adds	r3, #8
 800d9b8:	9307      	str	r3, [sp, #28]
 800d9ba:	6963      	ldr	r3, [r4, #20]
 800d9bc:	9a04      	ldr	r2, [sp, #16]
 800d9be:	189b      	adds	r3, r3, r2
 800d9c0:	6163      	str	r3, [r4, #20]
 800d9c2:	e762      	b.n	800d88a <_svfiprintf_r+0x46>
 800d9c4:	4343      	muls	r3, r0
 800d9c6:	0035      	movs	r5, r6
 800d9c8:	2101      	movs	r1, #1
 800d9ca:	189b      	adds	r3, r3, r2
 800d9cc:	e7a4      	b.n	800d918 <_svfiprintf_r+0xd4>
 800d9ce:	2300      	movs	r3, #0
 800d9d0:	200a      	movs	r0, #10
 800d9d2:	0019      	movs	r1, r3
 800d9d4:	3501      	adds	r5, #1
 800d9d6:	6063      	str	r3, [r4, #4]
 800d9d8:	782a      	ldrb	r2, [r5, #0]
 800d9da:	1c6e      	adds	r6, r5, #1
 800d9dc:	3a30      	subs	r2, #48	@ 0x30
 800d9de:	2a09      	cmp	r2, #9
 800d9e0:	d903      	bls.n	800d9ea <_svfiprintf_r+0x1a6>
 800d9e2:	2b00      	cmp	r3, #0
 800d9e4:	d0c8      	beq.n	800d978 <_svfiprintf_r+0x134>
 800d9e6:	9109      	str	r1, [sp, #36]	@ 0x24
 800d9e8:	e7c6      	b.n	800d978 <_svfiprintf_r+0x134>
 800d9ea:	4341      	muls	r1, r0
 800d9ec:	0035      	movs	r5, r6
 800d9ee:	2301      	movs	r3, #1
 800d9f0:	1889      	adds	r1, r1, r2
 800d9f2:	e7f1      	b.n	800d9d8 <_svfiprintf_r+0x194>
 800d9f4:	aa07      	add	r2, sp, #28
 800d9f6:	9200      	str	r2, [sp, #0]
 800d9f8:	0021      	movs	r1, r4
 800d9fa:	003a      	movs	r2, r7
 800d9fc:	4b0f      	ldr	r3, [pc, #60]	@ (800da3c <_svfiprintf_r+0x1f8>)
 800d9fe:	9803      	ldr	r0, [sp, #12]
 800da00:	f7fc fd52 	bl	800a4a8 <_printf_float>
 800da04:	9004      	str	r0, [sp, #16]
 800da06:	9b04      	ldr	r3, [sp, #16]
 800da08:	3301      	adds	r3, #1
 800da0a:	d1d6      	bne.n	800d9ba <_svfiprintf_r+0x176>
 800da0c:	89bb      	ldrh	r3, [r7, #12]
 800da0e:	980d      	ldr	r0, [sp, #52]	@ 0x34
 800da10:	065b      	lsls	r3, r3, #25
 800da12:	d500      	bpl.n	800da16 <_svfiprintf_r+0x1d2>
 800da14:	e72c      	b.n	800d870 <_svfiprintf_r+0x2c>
 800da16:	b021      	add	sp, #132	@ 0x84
 800da18:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800da1a:	aa07      	add	r2, sp, #28
 800da1c:	9200      	str	r2, [sp, #0]
 800da1e:	0021      	movs	r1, r4
 800da20:	003a      	movs	r2, r7
 800da22:	4b06      	ldr	r3, [pc, #24]	@ (800da3c <_svfiprintf_r+0x1f8>)
 800da24:	9803      	ldr	r0, [sp, #12]
 800da26:	f7fc ffed 	bl	800aa04 <_printf_i>
 800da2a:	e7eb      	b.n	800da04 <_svfiprintf_r+0x1c0>
 800da2c:	0800eee9 	.word	0x0800eee9
 800da30:	0800eeef 	.word	0x0800eeef
 800da34:	0800eef3 	.word	0x0800eef3
 800da38:	0800a4a9 	.word	0x0800a4a9
 800da3c:	0800d785 	.word	0x0800d785

0800da40 <_sungetc_r>:
 800da40:	b570      	push	{r4, r5, r6, lr}
 800da42:	0014      	movs	r4, r2
 800da44:	1c4b      	adds	r3, r1, #1
 800da46:	d103      	bne.n	800da50 <_sungetc_r+0x10>
 800da48:	2501      	movs	r5, #1
 800da4a:	426d      	negs	r5, r5
 800da4c:	0028      	movs	r0, r5
 800da4e:	bd70      	pop	{r4, r5, r6, pc}
 800da50:	8993      	ldrh	r3, [r2, #12]
 800da52:	2220      	movs	r2, #32
 800da54:	4393      	bics	r3, r2
 800da56:	6b62      	ldr	r2, [r4, #52]	@ 0x34
 800da58:	81a3      	strh	r3, [r4, #12]
 800da5a:	b2ce      	uxtb	r6, r1
 800da5c:	6863      	ldr	r3, [r4, #4]
 800da5e:	b2cd      	uxtb	r5, r1
 800da60:	2a00      	cmp	r2, #0
 800da62:	d010      	beq.n	800da86 <_sungetc_r+0x46>
 800da64:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 800da66:	429a      	cmp	r2, r3
 800da68:	dd07      	ble.n	800da7a <_sungetc_r+0x3a>
 800da6a:	6823      	ldr	r3, [r4, #0]
 800da6c:	3b01      	subs	r3, #1
 800da6e:	6023      	str	r3, [r4, #0]
 800da70:	701e      	strb	r6, [r3, #0]
 800da72:	6863      	ldr	r3, [r4, #4]
 800da74:	3301      	adds	r3, #1
 800da76:	6063      	str	r3, [r4, #4]
 800da78:	e7e8      	b.n	800da4c <_sungetc_r+0xc>
 800da7a:	0021      	movs	r1, r4
 800da7c:	f000 fd98 	bl	800e5b0 <__submore>
 800da80:	2800      	cmp	r0, #0
 800da82:	d0f2      	beq.n	800da6a <_sungetc_r+0x2a>
 800da84:	e7e0      	b.n	800da48 <_sungetc_r+0x8>
 800da86:	6921      	ldr	r1, [r4, #16]
 800da88:	6822      	ldr	r2, [r4, #0]
 800da8a:	2900      	cmp	r1, #0
 800da8c:	d007      	beq.n	800da9e <_sungetc_r+0x5e>
 800da8e:	4291      	cmp	r1, r2
 800da90:	d205      	bcs.n	800da9e <_sungetc_r+0x5e>
 800da92:	1e51      	subs	r1, r2, #1
 800da94:	7808      	ldrb	r0, [r1, #0]
 800da96:	42a8      	cmp	r0, r5
 800da98:	d101      	bne.n	800da9e <_sungetc_r+0x5e>
 800da9a:	6021      	str	r1, [r4, #0]
 800da9c:	e7ea      	b.n	800da74 <_sungetc_r+0x34>
 800da9e:	6423      	str	r3, [r4, #64]	@ 0x40
 800daa0:	0023      	movs	r3, r4
 800daa2:	3344      	adds	r3, #68	@ 0x44
 800daa4:	6363      	str	r3, [r4, #52]	@ 0x34
 800daa6:	2303      	movs	r3, #3
 800daa8:	63a3      	str	r3, [r4, #56]	@ 0x38
 800daaa:	0023      	movs	r3, r4
 800daac:	3346      	adds	r3, #70	@ 0x46
 800daae:	63e2      	str	r2, [r4, #60]	@ 0x3c
 800dab0:	701e      	strb	r6, [r3, #0]
 800dab2:	6023      	str	r3, [r4, #0]
 800dab4:	2301      	movs	r3, #1
 800dab6:	e7de      	b.n	800da76 <_sungetc_r+0x36>

0800dab8 <__ssrefill_r>:
 800dab8:	b510      	push	{r4, lr}
 800daba:	000c      	movs	r4, r1
 800dabc:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 800dabe:	2900      	cmp	r1, #0
 800dac0:	d00e      	beq.n	800dae0 <__ssrefill_r+0x28>
 800dac2:	0023      	movs	r3, r4
 800dac4:	3344      	adds	r3, #68	@ 0x44
 800dac6:	4299      	cmp	r1, r3
 800dac8:	d001      	beq.n	800dace <__ssrefill_r+0x16>
 800daca:	f7fe fc83 	bl	800c3d4 <_free_r>
 800dace:	2000      	movs	r0, #0
 800dad0:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800dad2:	6360      	str	r0, [r4, #52]	@ 0x34
 800dad4:	6063      	str	r3, [r4, #4]
 800dad6:	4283      	cmp	r3, r0
 800dad8:	d002      	beq.n	800dae0 <__ssrefill_r+0x28>
 800dada:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 800dadc:	6023      	str	r3, [r4, #0]
 800dade:	bd10      	pop	{r4, pc}
 800dae0:	6923      	ldr	r3, [r4, #16]
 800dae2:	2001      	movs	r0, #1
 800dae4:	6023      	str	r3, [r4, #0]
 800dae6:	2300      	movs	r3, #0
 800dae8:	89a2      	ldrh	r2, [r4, #12]
 800daea:	6063      	str	r3, [r4, #4]
 800daec:	3320      	adds	r3, #32
 800daee:	4313      	orrs	r3, r2
 800daf0:	81a3      	strh	r3, [r4, #12]
 800daf2:	4240      	negs	r0, r0
 800daf4:	e7f3      	b.n	800dade <__ssrefill_r+0x26>
	...

0800daf8 <__ssvfiscanf_r>:
 800daf8:	b5f0      	push	{r4, r5, r6, r7, lr}
 800dafa:	4caa      	ldr	r4, [pc, #680]	@ (800dda4 <__ssvfiscanf_r+0x2ac>)
 800dafc:	44a5      	add	sp, r4
 800dafe:	000c      	movs	r4, r1
 800db00:	2100      	movs	r1, #0
 800db02:	9001      	str	r0, [sp, #4]
 800db04:	20be      	movs	r0, #190	@ 0xbe
 800db06:	9146      	str	r1, [sp, #280]	@ 0x118
 800db08:	9147      	str	r1, [sp, #284]	@ 0x11c
 800db0a:	a903      	add	r1, sp, #12
 800db0c:	9148      	str	r1, [sp, #288]	@ 0x120
 800db0e:	49a6      	ldr	r1, [pc, #664]	@ (800dda8 <__ssvfiscanf_r+0x2b0>)
 800db10:	0040      	lsls	r0, r0, #1
 800db12:	ad43      	add	r5, sp, #268	@ 0x10c
 800db14:	5029      	str	r1, [r5, r0]
 800db16:	49a5      	ldr	r1, [pc, #660]	@ (800ddac <__ssvfiscanf_r+0x2b4>)
 800db18:	3004      	adds	r0, #4
 800db1a:	ad43      	add	r5, sp, #268	@ 0x10c
 800db1c:	5029      	str	r1, [r5, r0]
 800db1e:	9302      	str	r3, [sp, #8]
 800db20:	7813      	ldrb	r3, [r2, #0]
 800db22:	2b00      	cmp	r3, #0
 800db24:	d100      	bne.n	800db28 <__ssvfiscanf_r+0x30>
 800db26:	e13a      	b.n	800dd9e <__ssvfiscanf_r+0x2a6>
 800db28:	2108      	movs	r1, #8
 800db2a:	2708      	movs	r7, #8
 800db2c:	4ea0      	ldr	r6, [pc, #640]	@ (800ddb0 <__ssvfiscanf_r+0x2b8>)
 800db2e:	1c55      	adds	r5, r2, #1
 800db30:	5cf0      	ldrb	r0, [r6, r3]
 800db32:	4001      	ands	r1, r0
 800db34:	4238      	tst	r0, r7
 800db36:	d01c      	beq.n	800db72 <__ssvfiscanf_r+0x7a>
 800db38:	6863      	ldr	r3, [r4, #4]
 800db3a:	2b00      	cmp	r3, #0
 800db3c:	dd0f      	ble.n	800db5e <__ssvfiscanf_r+0x66>
 800db3e:	6823      	ldr	r3, [r4, #0]
 800db40:	781a      	ldrb	r2, [r3, #0]
 800db42:	5cb2      	ldrb	r2, [r6, r2]
 800db44:	423a      	tst	r2, r7
 800db46:	d101      	bne.n	800db4c <__ssvfiscanf_r+0x54>
 800db48:	002a      	movs	r2, r5
 800db4a:	e7e9      	b.n	800db20 <__ssvfiscanf_r+0x28>
 800db4c:	9a47      	ldr	r2, [sp, #284]	@ 0x11c
 800db4e:	3301      	adds	r3, #1
 800db50:	3201      	adds	r2, #1
 800db52:	9247      	str	r2, [sp, #284]	@ 0x11c
 800db54:	6862      	ldr	r2, [r4, #4]
 800db56:	6023      	str	r3, [r4, #0]
 800db58:	3a01      	subs	r2, #1
 800db5a:	6062      	str	r2, [r4, #4]
 800db5c:	e7ec      	b.n	800db38 <__ssvfiscanf_r+0x40>
 800db5e:	22c0      	movs	r2, #192	@ 0xc0
 800db60:	ab43      	add	r3, sp, #268	@ 0x10c
 800db62:	0052      	lsls	r2, r2, #1
 800db64:	0021      	movs	r1, r4
 800db66:	589b      	ldr	r3, [r3, r2]
 800db68:	9801      	ldr	r0, [sp, #4]
 800db6a:	4798      	blx	r3
 800db6c:	2800      	cmp	r0, #0
 800db6e:	d0e6      	beq.n	800db3e <__ssvfiscanf_r+0x46>
 800db70:	e7ea      	b.n	800db48 <__ssvfiscanf_r+0x50>
 800db72:	001e      	movs	r6, r3
 800db74:	2b25      	cmp	r3, #37	@ 0x25
 800db76:	d160      	bne.n	800dc3a <__ssvfiscanf_r+0x142>
 800db78:	9145      	str	r1, [sp, #276]	@ 0x114
 800db7a:	9143      	str	r1, [sp, #268]	@ 0x10c
 800db7c:	7853      	ldrb	r3, [r2, #1]
 800db7e:	2b2a      	cmp	r3, #42	@ 0x2a
 800db80:	d102      	bne.n	800db88 <__ssvfiscanf_r+0x90>
 800db82:	3b1a      	subs	r3, #26
 800db84:	9343      	str	r3, [sp, #268]	@ 0x10c
 800db86:	1c95      	adds	r5, r2, #2
 800db88:	002e      	movs	r6, r5
 800db8a:	220a      	movs	r2, #10
 800db8c:	7831      	ldrb	r1, [r6, #0]
 800db8e:	1c75      	adds	r5, r6, #1
 800db90:	000b      	movs	r3, r1
 800db92:	3b30      	subs	r3, #48	@ 0x30
 800db94:	2b09      	cmp	r3, #9
 800db96:	d91d      	bls.n	800dbd4 <__ssvfiscanf_r+0xdc>
 800db98:	4f86      	ldr	r7, [pc, #536]	@ (800ddb4 <__ssvfiscanf_r+0x2bc>)
 800db9a:	2203      	movs	r2, #3
 800db9c:	0038      	movs	r0, r7
 800db9e:	f7fd fd78 	bl	800b692 <memchr>
 800dba2:	2800      	cmp	r0, #0
 800dba4:	d006      	beq.n	800dbb4 <__ssvfiscanf_r+0xbc>
 800dba6:	2301      	movs	r3, #1
 800dba8:	1bc0      	subs	r0, r0, r7
 800dbaa:	4083      	lsls	r3, r0
 800dbac:	002e      	movs	r6, r5
 800dbae:	9a43      	ldr	r2, [sp, #268]	@ 0x10c
 800dbb0:	4313      	orrs	r3, r2
 800dbb2:	9343      	str	r3, [sp, #268]	@ 0x10c
 800dbb4:	1c75      	adds	r5, r6, #1
 800dbb6:	7836      	ldrb	r6, [r6, #0]
 800dbb8:	2e78      	cmp	r6, #120	@ 0x78
 800dbba:	d806      	bhi.n	800dbca <__ssvfiscanf_r+0xd2>
 800dbbc:	2e57      	cmp	r6, #87	@ 0x57
 800dbbe:	d810      	bhi.n	800dbe2 <__ssvfiscanf_r+0xea>
 800dbc0:	2e25      	cmp	r6, #37	@ 0x25
 800dbc2:	d03a      	beq.n	800dc3a <__ssvfiscanf_r+0x142>
 800dbc4:	d834      	bhi.n	800dc30 <__ssvfiscanf_r+0x138>
 800dbc6:	2e00      	cmp	r6, #0
 800dbc8:	d055      	beq.n	800dc76 <__ssvfiscanf_r+0x17e>
 800dbca:	2303      	movs	r3, #3
 800dbcc:	9349      	str	r3, [sp, #292]	@ 0x124
 800dbce:	3307      	adds	r3, #7
 800dbd0:	9344      	str	r3, [sp, #272]	@ 0x110
 800dbd2:	e069      	b.n	800dca8 <__ssvfiscanf_r+0x1b0>
 800dbd4:	9b45      	ldr	r3, [sp, #276]	@ 0x114
 800dbd6:	002e      	movs	r6, r5
 800dbd8:	4353      	muls	r3, r2
 800dbda:	3b30      	subs	r3, #48	@ 0x30
 800dbdc:	185b      	adds	r3, r3, r1
 800dbde:	9345      	str	r3, [sp, #276]	@ 0x114
 800dbe0:	e7d4      	b.n	800db8c <__ssvfiscanf_r+0x94>
 800dbe2:	0030      	movs	r0, r6
 800dbe4:	3858      	subs	r0, #88	@ 0x58
 800dbe6:	2820      	cmp	r0, #32
 800dbe8:	d8ef      	bhi.n	800dbca <__ssvfiscanf_r+0xd2>
 800dbea:	f7f2 faa9 	bl	8000140 <__gnu_thumb1_case_shi>
 800dbee:	004b      	.short	0x004b
 800dbf0:	ffeeffee 	.word	0xffeeffee
 800dbf4:	ffee007d 	.word	0xffee007d
 800dbf8:	ffeeffee 	.word	0xffeeffee
 800dbfc:	ffeeffee 	.word	0xffeeffee
 800dc00:	ffeeffee 	.word	0xffeeffee
 800dc04:	007b0088 	.word	0x007b0088
 800dc08:	00240024 	.word	0x00240024
 800dc0c:	ffee0024 	.word	0xffee0024
 800dc10:	ffee0055 	.word	0xffee0055
 800dc14:	ffeeffee 	.word	0xffeeffee
 800dc18:	0090ffee 	.word	0x0090ffee
 800dc1c:	00470059 	.word	0x00470059
 800dc20:	ffeeffee 	.word	0xffeeffee
 800dc24:	ffee008e 	.word	0xffee008e
 800dc28:	ffee007b 	.word	0xffee007b
 800dc2c:	004bffee 	.word	0x004bffee
 800dc30:	3e45      	subs	r6, #69	@ 0x45
 800dc32:	2e02      	cmp	r6, #2
 800dc34:	d8c9      	bhi.n	800dbca <__ssvfiscanf_r+0xd2>
 800dc36:	2305      	movs	r3, #5
 800dc38:	e035      	b.n	800dca6 <__ssvfiscanf_r+0x1ae>
 800dc3a:	6863      	ldr	r3, [r4, #4]
 800dc3c:	2b00      	cmp	r3, #0
 800dc3e:	dd0d      	ble.n	800dc5c <__ssvfiscanf_r+0x164>
 800dc40:	6823      	ldr	r3, [r4, #0]
 800dc42:	781a      	ldrb	r2, [r3, #0]
 800dc44:	42b2      	cmp	r2, r6
 800dc46:	d000      	beq.n	800dc4a <__ssvfiscanf_r+0x152>
 800dc48:	e0a9      	b.n	800dd9e <__ssvfiscanf_r+0x2a6>
 800dc4a:	3301      	adds	r3, #1
 800dc4c:	6862      	ldr	r2, [r4, #4]
 800dc4e:	6023      	str	r3, [r4, #0]
 800dc50:	9b47      	ldr	r3, [sp, #284]	@ 0x11c
 800dc52:	3a01      	subs	r2, #1
 800dc54:	3301      	adds	r3, #1
 800dc56:	6062      	str	r2, [r4, #4]
 800dc58:	9347      	str	r3, [sp, #284]	@ 0x11c
 800dc5a:	e775      	b.n	800db48 <__ssvfiscanf_r+0x50>
 800dc5c:	23c0      	movs	r3, #192	@ 0xc0
 800dc5e:	aa43      	add	r2, sp, #268	@ 0x10c
 800dc60:	005b      	lsls	r3, r3, #1
 800dc62:	0021      	movs	r1, r4
 800dc64:	58d3      	ldr	r3, [r2, r3]
 800dc66:	9801      	ldr	r0, [sp, #4]
 800dc68:	4798      	blx	r3
 800dc6a:	2800      	cmp	r0, #0
 800dc6c:	d0e8      	beq.n	800dc40 <__ssvfiscanf_r+0x148>
 800dc6e:	9846      	ldr	r0, [sp, #280]	@ 0x118
 800dc70:	2800      	cmp	r0, #0
 800dc72:	d000      	beq.n	800dc76 <__ssvfiscanf_r+0x17e>
 800dc74:	e08b      	b.n	800dd8e <__ssvfiscanf_r+0x296>
 800dc76:	2001      	movs	r0, #1
 800dc78:	4240      	negs	r0, r0
 800dc7a:	e08c      	b.n	800dd96 <__ssvfiscanf_r+0x29e>
 800dc7c:	2320      	movs	r3, #32
 800dc7e:	9a43      	ldr	r2, [sp, #268]	@ 0x10c
 800dc80:	4313      	orrs	r3, r2
 800dc82:	9343      	str	r3, [sp, #268]	@ 0x10c
 800dc84:	2380      	movs	r3, #128	@ 0x80
 800dc86:	9a43      	ldr	r2, [sp, #268]	@ 0x10c
 800dc88:	009b      	lsls	r3, r3, #2
 800dc8a:	4313      	orrs	r3, r2
 800dc8c:	9343      	str	r3, [sp, #268]	@ 0x10c
 800dc8e:	2310      	movs	r3, #16
 800dc90:	9344      	str	r3, [sp, #272]	@ 0x110
 800dc92:	2e6e      	cmp	r6, #110	@ 0x6e
 800dc94:	d902      	bls.n	800dc9c <__ssvfiscanf_r+0x1a4>
 800dc96:	e005      	b.n	800dca4 <__ssvfiscanf_r+0x1ac>
 800dc98:	2300      	movs	r3, #0
 800dc9a:	9344      	str	r3, [sp, #272]	@ 0x110
 800dc9c:	2303      	movs	r3, #3
 800dc9e:	e002      	b.n	800dca6 <__ssvfiscanf_r+0x1ae>
 800dca0:	2308      	movs	r3, #8
 800dca2:	9344      	str	r3, [sp, #272]	@ 0x110
 800dca4:	2304      	movs	r3, #4
 800dca6:	9349      	str	r3, [sp, #292]	@ 0x124
 800dca8:	6863      	ldr	r3, [r4, #4]
 800dcaa:	2b00      	cmp	r3, #0
 800dcac:	dd3e      	ble.n	800dd2c <__ssvfiscanf_r+0x234>
 800dcae:	9b43      	ldr	r3, [sp, #268]	@ 0x10c
 800dcb0:	065b      	lsls	r3, r3, #25
 800dcb2:	d408      	bmi.n	800dcc6 <__ssvfiscanf_r+0x1ce>
 800dcb4:	27c0      	movs	r7, #192	@ 0xc0
 800dcb6:	2608      	movs	r6, #8
 800dcb8:	007f      	lsls	r7, r7, #1
 800dcba:	6823      	ldr	r3, [r4, #0]
 800dcbc:	493c      	ldr	r1, [pc, #240]	@ (800ddb0 <__ssvfiscanf_r+0x2b8>)
 800dcbe:	781a      	ldrb	r2, [r3, #0]
 800dcc0:	5c8a      	ldrb	r2, [r1, r2]
 800dcc2:	4232      	tst	r2, r6
 800dcc4:	d13c      	bne.n	800dd40 <__ssvfiscanf_r+0x248>
 800dcc6:	9b49      	ldr	r3, [sp, #292]	@ 0x124
 800dcc8:	2b02      	cmp	r3, #2
 800dcca:	dc4c      	bgt.n	800dd66 <__ssvfiscanf_r+0x26e>
 800dccc:	0022      	movs	r2, r4
 800dcce:	9801      	ldr	r0, [sp, #4]
 800dcd0:	ab02      	add	r3, sp, #8
 800dcd2:	a943      	add	r1, sp, #268	@ 0x10c
 800dcd4:	f000 f9b6 	bl	800e044 <_scanf_chars>
 800dcd8:	2801      	cmp	r0, #1
 800dcda:	d060      	beq.n	800dd9e <__ssvfiscanf_r+0x2a6>
 800dcdc:	2802      	cmp	r0, #2
 800dcde:	d000      	beq.n	800dce2 <__ssvfiscanf_r+0x1ea>
 800dce0:	e732      	b.n	800db48 <__ssvfiscanf_r+0x50>
 800dce2:	e7c4      	b.n	800dc6e <__ssvfiscanf_r+0x176>
 800dce4:	230a      	movs	r3, #10
 800dce6:	e7d3      	b.n	800dc90 <__ssvfiscanf_r+0x198>
 800dce8:	0029      	movs	r1, r5
 800dcea:	a803      	add	r0, sp, #12
 800dcec:	f000 fc27 	bl	800e53e <__sccl>
 800dcf0:	2340      	movs	r3, #64	@ 0x40
 800dcf2:	9a43      	ldr	r2, [sp, #268]	@ 0x10c
 800dcf4:	0005      	movs	r5, r0
 800dcf6:	4313      	orrs	r3, r2
 800dcf8:	9343      	str	r3, [sp, #268]	@ 0x10c
 800dcfa:	2301      	movs	r3, #1
 800dcfc:	e7d3      	b.n	800dca6 <__ssvfiscanf_r+0x1ae>
 800dcfe:	2340      	movs	r3, #64	@ 0x40
 800dd00:	9a43      	ldr	r2, [sp, #268]	@ 0x10c
 800dd02:	4313      	orrs	r3, r2
 800dd04:	9343      	str	r3, [sp, #268]	@ 0x10c
 800dd06:	2300      	movs	r3, #0
 800dd08:	e7cd      	b.n	800dca6 <__ssvfiscanf_r+0x1ae>
 800dd0a:	2302      	movs	r3, #2
 800dd0c:	e7cb      	b.n	800dca6 <__ssvfiscanf_r+0x1ae>
 800dd0e:	9a43      	ldr	r2, [sp, #268]	@ 0x10c
 800dd10:	06d3      	lsls	r3, r2, #27
 800dd12:	d500      	bpl.n	800dd16 <__ssvfiscanf_r+0x21e>
 800dd14:	e718      	b.n	800db48 <__ssvfiscanf_r+0x50>
 800dd16:	9b02      	ldr	r3, [sp, #8]
 800dd18:	9947      	ldr	r1, [sp, #284]	@ 0x11c
 800dd1a:	1d18      	adds	r0, r3, #4
 800dd1c:	9002      	str	r0, [sp, #8]
 800dd1e:	681b      	ldr	r3, [r3, #0]
 800dd20:	07d6      	lsls	r6, r2, #31
 800dd22:	d501      	bpl.n	800dd28 <__ssvfiscanf_r+0x230>
 800dd24:	8019      	strh	r1, [r3, #0]
 800dd26:	e70f      	b.n	800db48 <__ssvfiscanf_r+0x50>
 800dd28:	6019      	str	r1, [r3, #0]
 800dd2a:	e70d      	b.n	800db48 <__ssvfiscanf_r+0x50>
 800dd2c:	23c0      	movs	r3, #192	@ 0xc0
 800dd2e:	aa43      	add	r2, sp, #268	@ 0x10c
 800dd30:	005b      	lsls	r3, r3, #1
 800dd32:	0021      	movs	r1, r4
 800dd34:	58d3      	ldr	r3, [r2, r3]
 800dd36:	9801      	ldr	r0, [sp, #4]
 800dd38:	4798      	blx	r3
 800dd3a:	2800      	cmp	r0, #0
 800dd3c:	d0b7      	beq.n	800dcae <__ssvfiscanf_r+0x1b6>
 800dd3e:	e796      	b.n	800dc6e <__ssvfiscanf_r+0x176>
 800dd40:	9a47      	ldr	r2, [sp, #284]	@ 0x11c
 800dd42:	3201      	adds	r2, #1
 800dd44:	9247      	str	r2, [sp, #284]	@ 0x11c
 800dd46:	6862      	ldr	r2, [r4, #4]
 800dd48:	3a01      	subs	r2, #1
 800dd4a:	6062      	str	r2, [r4, #4]
 800dd4c:	2a00      	cmp	r2, #0
 800dd4e:	dd02      	ble.n	800dd56 <__ssvfiscanf_r+0x25e>
 800dd50:	3301      	adds	r3, #1
 800dd52:	6023      	str	r3, [r4, #0]
 800dd54:	e7b1      	b.n	800dcba <__ssvfiscanf_r+0x1c2>
 800dd56:	ab43      	add	r3, sp, #268	@ 0x10c
 800dd58:	0021      	movs	r1, r4
 800dd5a:	59db      	ldr	r3, [r3, r7]
 800dd5c:	9801      	ldr	r0, [sp, #4]
 800dd5e:	4798      	blx	r3
 800dd60:	2800      	cmp	r0, #0
 800dd62:	d0aa      	beq.n	800dcba <__ssvfiscanf_r+0x1c2>
 800dd64:	e783      	b.n	800dc6e <__ssvfiscanf_r+0x176>
 800dd66:	2b04      	cmp	r3, #4
 800dd68:	dc06      	bgt.n	800dd78 <__ssvfiscanf_r+0x280>
 800dd6a:	0022      	movs	r2, r4
 800dd6c:	9801      	ldr	r0, [sp, #4]
 800dd6e:	ab02      	add	r3, sp, #8
 800dd70:	a943      	add	r1, sp, #268	@ 0x10c
 800dd72:	f000 f9c7 	bl	800e104 <_scanf_i>
 800dd76:	e7af      	b.n	800dcd8 <__ssvfiscanf_r+0x1e0>
 800dd78:	4b0f      	ldr	r3, [pc, #60]	@ (800ddb8 <__ssvfiscanf_r+0x2c0>)
 800dd7a:	2b00      	cmp	r3, #0
 800dd7c:	d100      	bne.n	800dd80 <__ssvfiscanf_r+0x288>
 800dd7e:	e6e3      	b.n	800db48 <__ssvfiscanf_r+0x50>
 800dd80:	0022      	movs	r2, r4
 800dd82:	9801      	ldr	r0, [sp, #4]
 800dd84:	ab02      	add	r3, sp, #8
 800dd86:	a943      	add	r1, sp, #268	@ 0x10c
 800dd88:	f7fc ff4a 	bl	800ac20 <_scanf_float>
 800dd8c:	e7a4      	b.n	800dcd8 <__ssvfiscanf_r+0x1e0>
 800dd8e:	89a3      	ldrh	r3, [r4, #12]
 800dd90:	065b      	lsls	r3, r3, #25
 800dd92:	d500      	bpl.n	800dd96 <__ssvfiscanf_r+0x29e>
 800dd94:	e76f      	b.n	800dc76 <__ssvfiscanf_r+0x17e>
 800dd96:	23a5      	movs	r3, #165	@ 0xa5
 800dd98:	009b      	lsls	r3, r3, #2
 800dd9a:	449d      	add	sp, r3
 800dd9c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800dd9e:	9846      	ldr	r0, [sp, #280]	@ 0x118
 800dda0:	e7f9      	b.n	800dd96 <__ssvfiscanf_r+0x29e>
 800dda2:	46c0      	nop			@ (mov r8, r8)
 800dda4:	fffffd6c 	.word	0xfffffd6c
 800dda8:	0800da41 	.word	0x0800da41
 800ddac:	0800dab9 	.word	0x0800dab9
 800ddb0:	0800ede9 	.word	0x0800ede9
 800ddb4:	0800eeef 	.word	0x0800eeef
 800ddb8:	0800ac21 	.word	0x0800ac21

0800ddbc <__sfputc_r>:
 800ddbc:	6893      	ldr	r3, [r2, #8]
 800ddbe:	b510      	push	{r4, lr}
 800ddc0:	3b01      	subs	r3, #1
 800ddc2:	6093      	str	r3, [r2, #8]
 800ddc4:	2b00      	cmp	r3, #0
 800ddc6:	da04      	bge.n	800ddd2 <__sfputc_r+0x16>
 800ddc8:	6994      	ldr	r4, [r2, #24]
 800ddca:	42a3      	cmp	r3, r4
 800ddcc:	db07      	blt.n	800ddde <__sfputc_r+0x22>
 800ddce:	290a      	cmp	r1, #10
 800ddd0:	d005      	beq.n	800ddde <__sfputc_r+0x22>
 800ddd2:	6813      	ldr	r3, [r2, #0]
 800ddd4:	1c58      	adds	r0, r3, #1
 800ddd6:	6010      	str	r0, [r2, #0]
 800ddd8:	7019      	strb	r1, [r3, #0]
 800ddda:	0008      	movs	r0, r1
 800dddc:	bd10      	pop	{r4, pc}
 800ddde:	f7fd fb1f 	bl	800b420 <__swbuf_r>
 800dde2:	0001      	movs	r1, r0
 800dde4:	e7f9      	b.n	800ddda <__sfputc_r+0x1e>

0800dde6 <__sfputs_r>:
 800dde6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800dde8:	0006      	movs	r6, r0
 800ddea:	000f      	movs	r7, r1
 800ddec:	0014      	movs	r4, r2
 800ddee:	18d5      	adds	r5, r2, r3
 800ddf0:	42ac      	cmp	r4, r5
 800ddf2:	d101      	bne.n	800ddf8 <__sfputs_r+0x12>
 800ddf4:	2000      	movs	r0, #0
 800ddf6:	e007      	b.n	800de08 <__sfputs_r+0x22>
 800ddf8:	7821      	ldrb	r1, [r4, #0]
 800ddfa:	003a      	movs	r2, r7
 800ddfc:	0030      	movs	r0, r6
 800ddfe:	f7ff ffdd 	bl	800ddbc <__sfputc_r>
 800de02:	3401      	adds	r4, #1
 800de04:	1c43      	adds	r3, r0, #1
 800de06:	d1f3      	bne.n	800ddf0 <__sfputs_r+0xa>
 800de08:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800de0c <_vfiprintf_r>:
 800de0c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800de0e:	b0a1      	sub	sp, #132	@ 0x84
 800de10:	000f      	movs	r7, r1
 800de12:	0015      	movs	r5, r2
 800de14:	001e      	movs	r6, r3
 800de16:	9003      	str	r0, [sp, #12]
 800de18:	2800      	cmp	r0, #0
 800de1a:	d004      	beq.n	800de26 <_vfiprintf_r+0x1a>
 800de1c:	6a03      	ldr	r3, [r0, #32]
 800de1e:	2b00      	cmp	r3, #0
 800de20:	d101      	bne.n	800de26 <_vfiprintf_r+0x1a>
 800de22:	f7fd f99b 	bl	800b15c <__sinit>
 800de26:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800de28:	07db      	lsls	r3, r3, #31
 800de2a:	d405      	bmi.n	800de38 <_vfiprintf_r+0x2c>
 800de2c:	89bb      	ldrh	r3, [r7, #12]
 800de2e:	059b      	lsls	r3, r3, #22
 800de30:	d402      	bmi.n	800de38 <_vfiprintf_r+0x2c>
 800de32:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 800de34:	f7fd fc2b 	bl	800b68e <__retarget_lock_acquire_recursive>
 800de38:	89bb      	ldrh	r3, [r7, #12]
 800de3a:	071b      	lsls	r3, r3, #28
 800de3c:	d502      	bpl.n	800de44 <_vfiprintf_r+0x38>
 800de3e:	693b      	ldr	r3, [r7, #16]
 800de40:	2b00      	cmp	r3, #0
 800de42:	d113      	bne.n	800de6c <_vfiprintf_r+0x60>
 800de44:	0039      	movs	r1, r7
 800de46:	9803      	ldr	r0, [sp, #12]
 800de48:	f7fd fb2c 	bl	800b4a4 <__swsetup_r>
 800de4c:	2800      	cmp	r0, #0
 800de4e:	d00d      	beq.n	800de6c <_vfiprintf_r+0x60>
 800de50:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800de52:	07db      	lsls	r3, r3, #31
 800de54:	d503      	bpl.n	800de5e <_vfiprintf_r+0x52>
 800de56:	2001      	movs	r0, #1
 800de58:	4240      	negs	r0, r0
 800de5a:	b021      	add	sp, #132	@ 0x84
 800de5c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800de5e:	89bb      	ldrh	r3, [r7, #12]
 800de60:	059b      	lsls	r3, r3, #22
 800de62:	d4f8      	bmi.n	800de56 <_vfiprintf_r+0x4a>
 800de64:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 800de66:	f7fd fc13 	bl	800b690 <__retarget_lock_release_recursive>
 800de6a:	e7f4      	b.n	800de56 <_vfiprintf_r+0x4a>
 800de6c:	2300      	movs	r3, #0
 800de6e:	ac08      	add	r4, sp, #32
 800de70:	6163      	str	r3, [r4, #20]
 800de72:	3320      	adds	r3, #32
 800de74:	7663      	strb	r3, [r4, #25]
 800de76:	3310      	adds	r3, #16
 800de78:	76a3      	strb	r3, [r4, #26]
 800de7a:	9607      	str	r6, [sp, #28]
 800de7c:	002e      	movs	r6, r5
 800de7e:	7833      	ldrb	r3, [r6, #0]
 800de80:	2b00      	cmp	r3, #0
 800de82:	d001      	beq.n	800de88 <_vfiprintf_r+0x7c>
 800de84:	2b25      	cmp	r3, #37	@ 0x25
 800de86:	d148      	bne.n	800df1a <_vfiprintf_r+0x10e>
 800de88:	1b73      	subs	r3, r6, r5
 800de8a:	9305      	str	r3, [sp, #20]
 800de8c:	42ae      	cmp	r6, r5
 800de8e:	d00b      	beq.n	800dea8 <_vfiprintf_r+0x9c>
 800de90:	002a      	movs	r2, r5
 800de92:	0039      	movs	r1, r7
 800de94:	9803      	ldr	r0, [sp, #12]
 800de96:	f7ff ffa6 	bl	800dde6 <__sfputs_r>
 800de9a:	3001      	adds	r0, #1
 800de9c:	d100      	bne.n	800dea0 <_vfiprintf_r+0x94>
 800de9e:	e0ae      	b.n	800dffe <_vfiprintf_r+0x1f2>
 800dea0:	6963      	ldr	r3, [r4, #20]
 800dea2:	9a05      	ldr	r2, [sp, #20]
 800dea4:	189b      	adds	r3, r3, r2
 800dea6:	6163      	str	r3, [r4, #20]
 800dea8:	7833      	ldrb	r3, [r6, #0]
 800deaa:	2b00      	cmp	r3, #0
 800deac:	d100      	bne.n	800deb0 <_vfiprintf_r+0xa4>
 800deae:	e0a6      	b.n	800dffe <_vfiprintf_r+0x1f2>
 800deb0:	2201      	movs	r2, #1
 800deb2:	2300      	movs	r3, #0
 800deb4:	4252      	negs	r2, r2
 800deb6:	6062      	str	r2, [r4, #4]
 800deb8:	a904      	add	r1, sp, #16
 800deba:	3254      	adds	r2, #84	@ 0x54
 800debc:	1852      	adds	r2, r2, r1
 800debe:	1c75      	adds	r5, r6, #1
 800dec0:	6023      	str	r3, [r4, #0]
 800dec2:	60e3      	str	r3, [r4, #12]
 800dec4:	60a3      	str	r3, [r4, #8]
 800dec6:	7013      	strb	r3, [r2, #0]
 800dec8:	65a3      	str	r3, [r4, #88]	@ 0x58
 800deca:	4b59      	ldr	r3, [pc, #356]	@ (800e030 <_vfiprintf_r+0x224>)
 800decc:	2205      	movs	r2, #5
 800dece:	0018      	movs	r0, r3
 800ded0:	7829      	ldrb	r1, [r5, #0]
 800ded2:	9305      	str	r3, [sp, #20]
 800ded4:	f7fd fbdd 	bl	800b692 <memchr>
 800ded8:	1c6e      	adds	r6, r5, #1
 800deda:	2800      	cmp	r0, #0
 800dedc:	d11f      	bne.n	800df1e <_vfiprintf_r+0x112>
 800dede:	6822      	ldr	r2, [r4, #0]
 800dee0:	06d3      	lsls	r3, r2, #27
 800dee2:	d504      	bpl.n	800deee <_vfiprintf_r+0xe2>
 800dee4:	2353      	movs	r3, #83	@ 0x53
 800dee6:	a904      	add	r1, sp, #16
 800dee8:	185b      	adds	r3, r3, r1
 800deea:	2120      	movs	r1, #32
 800deec:	7019      	strb	r1, [r3, #0]
 800deee:	0713      	lsls	r3, r2, #28
 800def0:	d504      	bpl.n	800defc <_vfiprintf_r+0xf0>
 800def2:	2353      	movs	r3, #83	@ 0x53
 800def4:	a904      	add	r1, sp, #16
 800def6:	185b      	adds	r3, r3, r1
 800def8:	212b      	movs	r1, #43	@ 0x2b
 800defa:	7019      	strb	r1, [r3, #0]
 800defc:	782b      	ldrb	r3, [r5, #0]
 800defe:	2b2a      	cmp	r3, #42	@ 0x2a
 800df00:	d016      	beq.n	800df30 <_vfiprintf_r+0x124>
 800df02:	002e      	movs	r6, r5
 800df04:	2100      	movs	r1, #0
 800df06:	200a      	movs	r0, #10
 800df08:	68e3      	ldr	r3, [r4, #12]
 800df0a:	7832      	ldrb	r2, [r6, #0]
 800df0c:	1c75      	adds	r5, r6, #1
 800df0e:	3a30      	subs	r2, #48	@ 0x30
 800df10:	2a09      	cmp	r2, #9
 800df12:	d950      	bls.n	800dfb6 <_vfiprintf_r+0x1aa>
 800df14:	2900      	cmp	r1, #0
 800df16:	d111      	bne.n	800df3c <_vfiprintf_r+0x130>
 800df18:	e017      	b.n	800df4a <_vfiprintf_r+0x13e>
 800df1a:	3601      	adds	r6, #1
 800df1c:	e7af      	b.n	800de7e <_vfiprintf_r+0x72>
 800df1e:	9b05      	ldr	r3, [sp, #20]
 800df20:	6822      	ldr	r2, [r4, #0]
 800df22:	1ac0      	subs	r0, r0, r3
 800df24:	2301      	movs	r3, #1
 800df26:	4083      	lsls	r3, r0
 800df28:	4313      	orrs	r3, r2
 800df2a:	0035      	movs	r5, r6
 800df2c:	6023      	str	r3, [r4, #0]
 800df2e:	e7cc      	b.n	800deca <_vfiprintf_r+0xbe>
 800df30:	9b07      	ldr	r3, [sp, #28]
 800df32:	1d19      	adds	r1, r3, #4
 800df34:	681b      	ldr	r3, [r3, #0]
 800df36:	9107      	str	r1, [sp, #28]
 800df38:	2b00      	cmp	r3, #0
 800df3a:	db01      	blt.n	800df40 <_vfiprintf_r+0x134>
 800df3c:	930b      	str	r3, [sp, #44]	@ 0x2c
 800df3e:	e004      	b.n	800df4a <_vfiprintf_r+0x13e>
 800df40:	425b      	negs	r3, r3
 800df42:	60e3      	str	r3, [r4, #12]
 800df44:	2302      	movs	r3, #2
 800df46:	4313      	orrs	r3, r2
 800df48:	6023      	str	r3, [r4, #0]
 800df4a:	7833      	ldrb	r3, [r6, #0]
 800df4c:	2b2e      	cmp	r3, #46	@ 0x2e
 800df4e:	d10c      	bne.n	800df6a <_vfiprintf_r+0x15e>
 800df50:	7873      	ldrb	r3, [r6, #1]
 800df52:	2b2a      	cmp	r3, #42	@ 0x2a
 800df54:	d134      	bne.n	800dfc0 <_vfiprintf_r+0x1b4>
 800df56:	9b07      	ldr	r3, [sp, #28]
 800df58:	3602      	adds	r6, #2
 800df5a:	1d1a      	adds	r2, r3, #4
 800df5c:	681b      	ldr	r3, [r3, #0]
 800df5e:	9207      	str	r2, [sp, #28]
 800df60:	2b00      	cmp	r3, #0
 800df62:	da01      	bge.n	800df68 <_vfiprintf_r+0x15c>
 800df64:	2301      	movs	r3, #1
 800df66:	425b      	negs	r3, r3
 800df68:	9309      	str	r3, [sp, #36]	@ 0x24
 800df6a:	4d32      	ldr	r5, [pc, #200]	@ (800e034 <_vfiprintf_r+0x228>)
 800df6c:	2203      	movs	r2, #3
 800df6e:	0028      	movs	r0, r5
 800df70:	7831      	ldrb	r1, [r6, #0]
 800df72:	f7fd fb8e 	bl	800b692 <memchr>
 800df76:	2800      	cmp	r0, #0
 800df78:	d006      	beq.n	800df88 <_vfiprintf_r+0x17c>
 800df7a:	2340      	movs	r3, #64	@ 0x40
 800df7c:	1b40      	subs	r0, r0, r5
 800df7e:	4083      	lsls	r3, r0
 800df80:	6822      	ldr	r2, [r4, #0]
 800df82:	3601      	adds	r6, #1
 800df84:	4313      	orrs	r3, r2
 800df86:	6023      	str	r3, [r4, #0]
 800df88:	7831      	ldrb	r1, [r6, #0]
 800df8a:	2206      	movs	r2, #6
 800df8c:	482a      	ldr	r0, [pc, #168]	@ (800e038 <_vfiprintf_r+0x22c>)
 800df8e:	1c75      	adds	r5, r6, #1
 800df90:	7621      	strb	r1, [r4, #24]
 800df92:	f7fd fb7e 	bl	800b692 <memchr>
 800df96:	2800      	cmp	r0, #0
 800df98:	d040      	beq.n	800e01c <_vfiprintf_r+0x210>
 800df9a:	4b28      	ldr	r3, [pc, #160]	@ (800e03c <_vfiprintf_r+0x230>)
 800df9c:	2b00      	cmp	r3, #0
 800df9e:	d122      	bne.n	800dfe6 <_vfiprintf_r+0x1da>
 800dfa0:	2207      	movs	r2, #7
 800dfa2:	9b07      	ldr	r3, [sp, #28]
 800dfa4:	3307      	adds	r3, #7
 800dfa6:	4393      	bics	r3, r2
 800dfa8:	3308      	adds	r3, #8
 800dfaa:	9307      	str	r3, [sp, #28]
 800dfac:	6963      	ldr	r3, [r4, #20]
 800dfae:	9a04      	ldr	r2, [sp, #16]
 800dfb0:	189b      	adds	r3, r3, r2
 800dfb2:	6163      	str	r3, [r4, #20]
 800dfb4:	e762      	b.n	800de7c <_vfiprintf_r+0x70>
 800dfb6:	4343      	muls	r3, r0
 800dfb8:	002e      	movs	r6, r5
 800dfba:	2101      	movs	r1, #1
 800dfbc:	189b      	adds	r3, r3, r2
 800dfbe:	e7a4      	b.n	800df0a <_vfiprintf_r+0xfe>
 800dfc0:	2300      	movs	r3, #0
 800dfc2:	200a      	movs	r0, #10
 800dfc4:	0019      	movs	r1, r3
 800dfc6:	3601      	adds	r6, #1
 800dfc8:	6063      	str	r3, [r4, #4]
 800dfca:	7832      	ldrb	r2, [r6, #0]
 800dfcc:	1c75      	adds	r5, r6, #1
 800dfce:	3a30      	subs	r2, #48	@ 0x30
 800dfd0:	2a09      	cmp	r2, #9
 800dfd2:	d903      	bls.n	800dfdc <_vfiprintf_r+0x1d0>
 800dfd4:	2b00      	cmp	r3, #0
 800dfd6:	d0c8      	beq.n	800df6a <_vfiprintf_r+0x15e>
 800dfd8:	9109      	str	r1, [sp, #36]	@ 0x24
 800dfda:	e7c6      	b.n	800df6a <_vfiprintf_r+0x15e>
 800dfdc:	4341      	muls	r1, r0
 800dfde:	002e      	movs	r6, r5
 800dfe0:	2301      	movs	r3, #1
 800dfe2:	1889      	adds	r1, r1, r2
 800dfe4:	e7f1      	b.n	800dfca <_vfiprintf_r+0x1be>
 800dfe6:	aa07      	add	r2, sp, #28
 800dfe8:	9200      	str	r2, [sp, #0]
 800dfea:	0021      	movs	r1, r4
 800dfec:	003a      	movs	r2, r7
 800dfee:	4b14      	ldr	r3, [pc, #80]	@ (800e040 <_vfiprintf_r+0x234>)
 800dff0:	9803      	ldr	r0, [sp, #12]
 800dff2:	f7fc fa59 	bl	800a4a8 <_printf_float>
 800dff6:	9004      	str	r0, [sp, #16]
 800dff8:	9b04      	ldr	r3, [sp, #16]
 800dffa:	3301      	adds	r3, #1
 800dffc:	d1d6      	bne.n	800dfac <_vfiprintf_r+0x1a0>
 800dffe:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800e000:	07db      	lsls	r3, r3, #31
 800e002:	d405      	bmi.n	800e010 <_vfiprintf_r+0x204>
 800e004:	89bb      	ldrh	r3, [r7, #12]
 800e006:	059b      	lsls	r3, r3, #22
 800e008:	d402      	bmi.n	800e010 <_vfiprintf_r+0x204>
 800e00a:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 800e00c:	f7fd fb40 	bl	800b690 <__retarget_lock_release_recursive>
 800e010:	89bb      	ldrh	r3, [r7, #12]
 800e012:	065b      	lsls	r3, r3, #25
 800e014:	d500      	bpl.n	800e018 <_vfiprintf_r+0x20c>
 800e016:	e71e      	b.n	800de56 <_vfiprintf_r+0x4a>
 800e018:	980d      	ldr	r0, [sp, #52]	@ 0x34
 800e01a:	e71e      	b.n	800de5a <_vfiprintf_r+0x4e>
 800e01c:	aa07      	add	r2, sp, #28
 800e01e:	9200      	str	r2, [sp, #0]
 800e020:	0021      	movs	r1, r4
 800e022:	003a      	movs	r2, r7
 800e024:	4b06      	ldr	r3, [pc, #24]	@ (800e040 <_vfiprintf_r+0x234>)
 800e026:	9803      	ldr	r0, [sp, #12]
 800e028:	f7fc fcec 	bl	800aa04 <_printf_i>
 800e02c:	e7e3      	b.n	800dff6 <_vfiprintf_r+0x1ea>
 800e02e:	46c0      	nop			@ (mov r8, r8)
 800e030:	0800eee9 	.word	0x0800eee9
 800e034:	0800eeef 	.word	0x0800eeef
 800e038:	0800eef3 	.word	0x0800eef3
 800e03c:	0800a4a9 	.word	0x0800a4a9
 800e040:	0800dde7 	.word	0x0800dde7

0800e044 <_scanf_chars>:
 800e044:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800e046:	0015      	movs	r5, r2
 800e048:	688a      	ldr	r2, [r1, #8]
 800e04a:	000c      	movs	r4, r1
 800e04c:	9001      	str	r0, [sp, #4]
 800e04e:	2a00      	cmp	r2, #0
 800e050:	d104      	bne.n	800e05c <_scanf_chars+0x18>
 800e052:	698a      	ldr	r2, [r1, #24]
 800e054:	2a00      	cmp	r2, #0
 800e056:	d117      	bne.n	800e088 <_scanf_chars+0x44>
 800e058:	3201      	adds	r2, #1
 800e05a:	60a2      	str	r2, [r4, #8]
 800e05c:	6822      	ldr	r2, [r4, #0]
 800e05e:	06d2      	lsls	r2, r2, #27
 800e060:	d403      	bmi.n	800e06a <_scanf_chars+0x26>
 800e062:	681a      	ldr	r2, [r3, #0]
 800e064:	1d11      	adds	r1, r2, #4
 800e066:	6019      	str	r1, [r3, #0]
 800e068:	6817      	ldr	r7, [r2, #0]
 800e06a:	2600      	movs	r6, #0
 800e06c:	69a0      	ldr	r0, [r4, #24]
 800e06e:	2800      	cmp	r0, #0
 800e070:	d016      	beq.n	800e0a0 <_scanf_chars+0x5c>
 800e072:	2801      	cmp	r0, #1
 800e074:	d10b      	bne.n	800e08e <_scanf_chars+0x4a>
 800e076:	682b      	ldr	r3, [r5, #0]
 800e078:	6962      	ldr	r2, [r4, #20]
 800e07a:	781b      	ldrb	r3, [r3, #0]
 800e07c:	5cd3      	ldrb	r3, [r2, r3]
 800e07e:	2b00      	cmp	r3, #0
 800e080:	d10e      	bne.n	800e0a0 <_scanf_chars+0x5c>
 800e082:	2e00      	cmp	r6, #0
 800e084:	d03b      	beq.n	800e0fe <_scanf_chars+0xba>
 800e086:	e029      	b.n	800e0dc <_scanf_chars+0x98>
 800e088:	2201      	movs	r2, #1
 800e08a:	4252      	negs	r2, r2
 800e08c:	e7e5      	b.n	800e05a <_scanf_chars+0x16>
 800e08e:	2802      	cmp	r0, #2
 800e090:	d124      	bne.n	800e0dc <_scanf_chars+0x98>
 800e092:	682b      	ldr	r3, [r5, #0]
 800e094:	4a1a      	ldr	r2, [pc, #104]	@ (800e100 <_scanf_chars+0xbc>)
 800e096:	781b      	ldrb	r3, [r3, #0]
 800e098:	5cd3      	ldrb	r3, [r2, r3]
 800e09a:	2208      	movs	r2, #8
 800e09c:	4213      	tst	r3, r2
 800e09e:	d11d      	bne.n	800e0dc <_scanf_chars+0x98>
 800e0a0:	2210      	movs	r2, #16
 800e0a2:	6823      	ldr	r3, [r4, #0]
 800e0a4:	3601      	adds	r6, #1
 800e0a6:	4213      	tst	r3, r2
 800e0a8:	d103      	bne.n	800e0b2 <_scanf_chars+0x6e>
 800e0aa:	682b      	ldr	r3, [r5, #0]
 800e0ac:	781b      	ldrb	r3, [r3, #0]
 800e0ae:	703b      	strb	r3, [r7, #0]
 800e0b0:	3701      	adds	r7, #1
 800e0b2:	682a      	ldr	r2, [r5, #0]
 800e0b4:	686b      	ldr	r3, [r5, #4]
 800e0b6:	3201      	adds	r2, #1
 800e0b8:	602a      	str	r2, [r5, #0]
 800e0ba:	68a2      	ldr	r2, [r4, #8]
 800e0bc:	3b01      	subs	r3, #1
 800e0be:	3a01      	subs	r2, #1
 800e0c0:	606b      	str	r3, [r5, #4]
 800e0c2:	60a2      	str	r2, [r4, #8]
 800e0c4:	2a00      	cmp	r2, #0
 800e0c6:	d009      	beq.n	800e0dc <_scanf_chars+0x98>
 800e0c8:	2b00      	cmp	r3, #0
 800e0ca:	dccf      	bgt.n	800e06c <_scanf_chars+0x28>
 800e0cc:	23c0      	movs	r3, #192	@ 0xc0
 800e0ce:	005b      	lsls	r3, r3, #1
 800e0d0:	0029      	movs	r1, r5
 800e0d2:	58e3      	ldr	r3, [r4, r3]
 800e0d4:	9801      	ldr	r0, [sp, #4]
 800e0d6:	4798      	blx	r3
 800e0d8:	2800      	cmp	r0, #0
 800e0da:	d0c7      	beq.n	800e06c <_scanf_chars+0x28>
 800e0dc:	6822      	ldr	r2, [r4, #0]
 800e0de:	2310      	movs	r3, #16
 800e0e0:	0011      	movs	r1, r2
 800e0e2:	4019      	ands	r1, r3
 800e0e4:	421a      	tst	r2, r3
 800e0e6:	d106      	bne.n	800e0f6 <_scanf_chars+0xb2>
 800e0e8:	68e3      	ldr	r3, [r4, #12]
 800e0ea:	3301      	adds	r3, #1
 800e0ec:	60e3      	str	r3, [r4, #12]
 800e0ee:	69a3      	ldr	r3, [r4, #24]
 800e0f0:	2b00      	cmp	r3, #0
 800e0f2:	d000      	beq.n	800e0f6 <_scanf_chars+0xb2>
 800e0f4:	7039      	strb	r1, [r7, #0]
 800e0f6:	2000      	movs	r0, #0
 800e0f8:	6923      	ldr	r3, [r4, #16]
 800e0fa:	199b      	adds	r3, r3, r6
 800e0fc:	6123      	str	r3, [r4, #16]
 800e0fe:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800e100:	0800ede9 	.word	0x0800ede9

0800e104 <_scanf_i>:
 800e104:	b5f0      	push	{r4, r5, r6, r7, lr}
 800e106:	b08b      	sub	sp, #44	@ 0x2c
 800e108:	9301      	str	r3, [sp, #4]
 800e10a:	4b78      	ldr	r3, [pc, #480]	@ (800e2ec <_scanf_i+0x1e8>)
 800e10c:	0016      	movs	r6, r2
 800e10e:	9004      	str	r0, [sp, #16]
 800e110:	aa07      	add	r2, sp, #28
 800e112:	cba1      	ldmia	r3!, {r0, r5, r7}
 800e114:	c2a1      	stmia	r2!, {r0, r5, r7}
 800e116:	4a76      	ldr	r2, [pc, #472]	@ (800e2f0 <_scanf_i+0x1ec>)
 800e118:	698b      	ldr	r3, [r1, #24]
 800e11a:	000c      	movs	r4, r1
 800e11c:	9205      	str	r2, [sp, #20]
 800e11e:	2b03      	cmp	r3, #3
 800e120:	d101      	bne.n	800e126 <_scanf_i+0x22>
 800e122:	4b74      	ldr	r3, [pc, #464]	@ (800e2f4 <_scanf_i+0x1f0>)
 800e124:	9305      	str	r3, [sp, #20]
 800e126:	22ae      	movs	r2, #174	@ 0xae
 800e128:	2000      	movs	r0, #0
 800e12a:	68a3      	ldr	r3, [r4, #8]
 800e12c:	0052      	lsls	r2, r2, #1
 800e12e:	1e59      	subs	r1, r3, #1
 800e130:	9003      	str	r0, [sp, #12]
 800e132:	4291      	cmp	r1, r2
 800e134:	d905      	bls.n	800e142 <_scanf_i+0x3e>
 800e136:	3b5e      	subs	r3, #94	@ 0x5e
 800e138:	3bff      	subs	r3, #255	@ 0xff
 800e13a:	9303      	str	r3, [sp, #12]
 800e13c:	235e      	movs	r3, #94	@ 0x5e
 800e13e:	33ff      	adds	r3, #255	@ 0xff
 800e140:	60a3      	str	r3, [r4, #8]
 800e142:	0023      	movs	r3, r4
 800e144:	331c      	adds	r3, #28
 800e146:	9300      	str	r3, [sp, #0]
 800e148:	23d0      	movs	r3, #208	@ 0xd0
 800e14a:	2700      	movs	r7, #0
 800e14c:	6822      	ldr	r2, [r4, #0]
 800e14e:	011b      	lsls	r3, r3, #4
 800e150:	4313      	orrs	r3, r2
 800e152:	6023      	str	r3, [r4, #0]
 800e154:	9b00      	ldr	r3, [sp, #0]
 800e156:	9302      	str	r3, [sp, #8]
 800e158:	6833      	ldr	r3, [r6, #0]
 800e15a:	a807      	add	r0, sp, #28
 800e15c:	7819      	ldrb	r1, [r3, #0]
 800e15e:	00bb      	lsls	r3, r7, #2
 800e160:	2202      	movs	r2, #2
 800e162:	5818      	ldr	r0, [r3, r0]
 800e164:	f7fd fa95 	bl	800b692 <memchr>
 800e168:	2800      	cmp	r0, #0
 800e16a:	d029      	beq.n	800e1c0 <_scanf_i+0xbc>
 800e16c:	2f01      	cmp	r7, #1
 800e16e:	d15e      	bne.n	800e22e <_scanf_i+0x12a>
 800e170:	6863      	ldr	r3, [r4, #4]
 800e172:	2b00      	cmp	r3, #0
 800e174:	d106      	bne.n	800e184 <_scanf_i+0x80>
 800e176:	3308      	adds	r3, #8
 800e178:	6822      	ldr	r2, [r4, #0]
 800e17a:	6063      	str	r3, [r4, #4]
 800e17c:	33f9      	adds	r3, #249	@ 0xf9
 800e17e:	33ff      	adds	r3, #255	@ 0xff
 800e180:	4313      	orrs	r3, r2
 800e182:	6023      	str	r3, [r4, #0]
 800e184:	6823      	ldr	r3, [r4, #0]
 800e186:	4a5c      	ldr	r2, [pc, #368]	@ (800e2f8 <_scanf_i+0x1f4>)
 800e188:	4013      	ands	r3, r2
 800e18a:	6023      	str	r3, [r4, #0]
 800e18c:	68a3      	ldr	r3, [r4, #8]
 800e18e:	1e5a      	subs	r2, r3, #1
 800e190:	60a2      	str	r2, [r4, #8]
 800e192:	2b00      	cmp	r3, #0
 800e194:	d014      	beq.n	800e1c0 <_scanf_i+0xbc>
 800e196:	6833      	ldr	r3, [r6, #0]
 800e198:	1c5a      	adds	r2, r3, #1
 800e19a:	6032      	str	r2, [r6, #0]
 800e19c:	781b      	ldrb	r3, [r3, #0]
 800e19e:	9a02      	ldr	r2, [sp, #8]
 800e1a0:	7013      	strb	r3, [r2, #0]
 800e1a2:	6873      	ldr	r3, [r6, #4]
 800e1a4:	1c55      	adds	r5, r2, #1
 800e1a6:	3b01      	subs	r3, #1
 800e1a8:	6073      	str	r3, [r6, #4]
 800e1aa:	2b00      	cmp	r3, #0
 800e1ac:	dc07      	bgt.n	800e1be <_scanf_i+0xba>
 800e1ae:	23c0      	movs	r3, #192	@ 0xc0
 800e1b0:	005b      	lsls	r3, r3, #1
 800e1b2:	0031      	movs	r1, r6
 800e1b4:	58e3      	ldr	r3, [r4, r3]
 800e1b6:	9804      	ldr	r0, [sp, #16]
 800e1b8:	4798      	blx	r3
 800e1ba:	2800      	cmp	r0, #0
 800e1bc:	d17e      	bne.n	800e2bc <_scanf_i+0x1b8>
 800e1be:	9502      	str	r5, [sp, #8]
 800e1c0:	3701      	adds	r7, #1
 800e1c2:	2f03      	cmp	r7, #3
 800e1c4:	d1c8      	bne.n	800e158 <_scanf_i+0x54>
 800e1c6:	6863      	ldr	r3, [r4, #4]
 800e1c8:	2b00      	cmp	r3, #0
 800e1ca:	d101      	bne.n	800e1d0 <_scanf_i+0xcc>
 800e1cc:	330a      	adds	r3, #10
 800e1ce:	6063      	str	r3, [r4, #4]
 800e1d0:	2700      	movs	r7, #0
 800e1d2:	6863      	ldr	r3, [r4, #4]
 800e1d4:	4949      	ldr	r1, [pc, #292]	@ (800e2fc <_scanf_i+0x1f8>)
 800e1d6:	6960      	ldr	r0, [r4, #20]
 800e1d8:	1ac9      	subs	r1, r1, r3
 800e1da:	f000 f9b0 	bl	800e53e <__sccl>
 800e1de:	9d02      	ldr	r5, [sp, #8]
 800e1e0:	68a3      	ldr	r3, [r4, #8]
 800e1e2:	6820      	ldr	r0, [r4, #0]
 800e1e4:	9302      	str	r3, [sp, #8]
 800e1e6:	2b00      	cmp	r3, #0
 800e1e8:	d03f      	beq.n	800e26a <_scanf_i+0x166>
 800e1ea:	6831      	ldr	r1, [r6, #0]
 800e1ec:	6963      	ldr	r3, [r4, #20]
 800e1ee:	780a      	ldrb	r2, [r1, #0]
 800e1f0:	5c9b      	ldrb	r3, [r3, r2]
 800e1f2:	2b00      	cmp	r3, #0
 800e1f4:	d039      	beq.n	800e26a <_scanf_i+0x166>
 800e1f6:	2a30      	cmp	r2, #48	@ 0x30
 800e1f8:	d128      	bne.n	800e24c <_scanf_i+0x148>
 800e1fa:	2380      	movs	r3, #128	@ 0x80
 800e1fc:	011b      	lsls	r3, r3, #4
 800e1fe:	4218      	tst	r0, r3
 800e200:	d024      	beq.n	800e24c <_scanf_i+0x148>
 800e202:	9b03      	ldr	r3, [sp, #12]
 800e204:	3701      	adds	r7, #1
 800e206:	2b00      	cmp	r3, #0
 800e208:	d005      	beq.n	800e216 <_scanf_i+0x112>
 800e20a:	001a      	movs	r2, r3
 800e20c:	9b02      	ldr	r3, [sp, #8]
 800e20e:	3a01      	subs	r2, #1
 800e210:	3301      	adds	r3, #1
 800e212:	9203      	str	r2, [sp, #12]
 800e214:	60a3      	str	r3, [r4, #8]
 800e216:	6873      	ldr	r3, [r6, #4]
 800e218:	3b01      	subs	r3, #1
 800e21a:	6073      	str	r3, [r6, #4]
 800e21c:	2b00      	cmp	r3, #0
 800e21e:	dd1c      	ble.n	800e25a <_scanf_i+0x156>
 800e220:	6833      	ldr	r3, [r6, #0]
 800e222:	3301      	adds	r3, #1
 800e224:	6033      	str	r3, [r6, #0]
 800e226:	68a3      	ldr	r3, [r4, #8]
 800e228:	3b01      	subs	r3, #1
 800e22a:	60a3      	str	r3, [r4, #8]
 800e22c:	e7d8      	b.n	800e1e0 <_scanf_i+0xdc>
 800e22e:	2f02      	cmp	r7, #2
 800e230:	d1ac      	bne.n	800e18c <_scanf_i+0x88>
 800e232:	23c0      	movs	r3, #192	@ 0xc0
 800e234:	2180      	movs	r1, #128	@ 0x80
 800e236:	6822      	ldr	r2, [r4, #0]
 800e238:	00db      	lsls	r3, r3, #3
 800e23a:	4013      	ands	r3, r2
 800e23c:	0089      	lsls	r1, r1, #2
 800e23e:	428b      	cmp	r3, r1
 800e240:	d1c1      	bne.n	800e1c6 <_scanf_i+0xc2>
 800e242:	2310      	movs	r3, #16
 800e244:	6063      	str	r3, [r4, #4]
 800e246:	33f0      	adds	r3, #240	@ 0xf0
 800e248:	4313      	orrs	r3, r2
 800e24a:	e79e      	b.n	800e18a <_scanf_i+0x86>
 800e24c:	4b2c      	ldr	r3, [pc, #176]	@ (800e300 <_scanf_i+0x1fc>)
 800e24e:	4003      	ands	r3, r0
 800e250:	6023      	str	r3, [r4, #0]
 800e252:	780b      	ldrb	r3, [r1, #0]
 800e254:	702b      	strb	r3, [r5, #0]
 800e256:	3501      	adds	r5, #1
 800e258:	e7dd      	b.n	800e216 <_scanf_i+0x112>
 800e25a:	23c0      	movs	r3, #192	@ 0xc0
 800e25c:	005b      	lsls	r3, r3, #1
 800e25e:	0031      	movs	r1, r6
 800e260:	58e3      	ldr	r3, [r4, r3]
 800e262:	9804      	ldr	r0, [sp, #16]
 800e264:	4798      	blx	r3
 800e266:	2800      	cmp	r0, #0
 800e268:	d0dd      	beq.n	800e226 <_scanf_i+0x122>
 800e26a:	6823      	ldr	r3, [r4, #0]
 800e26c:	05db      	lsls	r3, r3, #23
 800e26e:	d50e      	bpl.n	800e28e <_scanf_i+0x18a>
 800e270:	9b00      	ldr	r3, [sp, #0]
 800e272:	429d      	cmp	r5, r3
 800e274:	d907      	bls.n	800e286 <_scanf_i+0x182>
 800e276:	23be      	movs	r3, #190	@ 0xbe
 800e278:	3d01      	subs	r5, #1
 800e27a:	005b      	lsls	r3, r3, #1
 800e27c:	0032      	movs	r2, r6
 800e27e:	7829      	ldrb	r1, [r5, #0]
 800e280:	58e3      	ldr	r3, [r4, r3]
 800e282:	9804      	ldr	r0, [sp, #16]
 800e284:	4798      	blx	r3
 800e286:	9b00      	ldr	r3, [sp, #0]
 800e288:	2001      	movs	r0, #1
 800e28a:	429d      	cmp	r5, r3
 800e28c:	d029      	beq.n	800e2e2 <_scanf_i+0x1de>
 800e28e:	6821      	ldr	r1, [r4, #0]
 800e290:	2310      	movs	r3, #16
 800e292:	000a      	movs	r2, r1
 800e294:	401a      	ands	r2, r3
 800e296:	4219      	tst	r1, r3
 800e298:	d11c      	bne.n	800e2d4 <_scanf_i+0x1d0>
 800e29a:	702a      	strb	r2, [r5, #0]
 800e29c:	6863      	ldr	r3, [r4, #4]
 800e29e:	9900      	ldr	r1, [sp, #0]
 800e2a0:	9804      	ldr	r0, [sp, #16]
 800e2a2:	9e05      	ldr	r6, [sp, #20]
 800e2a4:	47b0      	blx	r6
 800e2a6:	9b01      	ldr	r3, [sp, #4]
 800e2a8:	6822      	ldr	r2, [r4, #0]
 800e2aa:	681b      	ldr	r3, [r3, #0]
 800e2ac:	0691      	lsls	r1, r2, #26
 800e2ae:	d507      	bpl.n	800e2c0 <_scanf_i+0x1bc>
 800e2b0:	9901      	ldr	r1, [sp, #4]
 800e2b2:	1d1a      	adds	r2, r3, #4
 800e2b4:	600a      	str	r2, [r1, #0]
 800e2b6:	681b      	ldr	r3, [r3, #0]
 800e2b8:	6018      	str	r0, [r3, #0]
 800e2ba:	e008      	b.n	800e2ce <_scanf_i+0x1ca>
 800e2bc:	2700      	movs	r7, #0
 800e2be:	e7d4      	b.n	800e26a <_scanf_i+0x166>
 800e2c0:	1d19      	adds	r1, r3, #4
 800e2c2:	07d6      	lsls	r6, r2, #31
 800e2c4:	d50f      	bpl.n	800e2e6 <_scanf_i+0x1e2>
 800e2c6:	9a01      	ldr	r2, [sp, #4]
 800e2c8:	6011      	str	r1, [r2, #0]
 800e2ca:	681b      	ldr	r3, [r3, #0]
 800e2cc:	8018      	strh	r0, [r3, #0]
 800e2ce:	68e3      	ldr	r3, [r4, #12]
 800e2d0:	3301      	adds	r3, #1
 800e2d2:	60e3      	str	r3, [r4, #12]
 800e2d4:	2000      	movs	r0, #0
 800e2d6:	9b00      	ldr	r3, [sp, #0]
 800e2d8:	1aed      	subs	r5, r5, r3
 800e2da:	6923      	ldr	r3, [r4, #16]
 800e2dc:	19ed      	adds	r5, r5, r7
 800e2de:	195b      	adds	r3, r3, r5
 800e2e0:	6123      	str	r3, [r4, #16]
 800e2e2:	b00b      	add	sp, #44	@ 0x2c
 800e2e4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e2e6:	9a01      	ldr	r2, [sp, #4]
 800e2e8:	6011      	str	r1, [r2, #0]
 800e2ea:	e7e4      	b.n	800e2b6 <_scanf_i+0x1b2>
 800e2ec:	0800ea84 	.word	0x0800ea84
 800e2f0:	0800e8b9 	.word	0x0800e8b9
 800e2f4:	0800d761 	.word	0x0800d761
 800e2f8:	fffffaff 	.word	0xfffffaff
 800e2fc:	0800ef0a 	.word	0x0800ef0a
 800e300:	fffff6ff 	.word	0xfffff6ff

0800e304 <__sflush_r>:
 800e304:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800e306:	220c      	movs	r2, #12
 800e308:	5e8b      	ldrsh	r3, [r1, r2]
 800e30a:	0005      	movs	r5, r0
 800e30c:	000c      	movs	r4, r1
 800e30e:	071a      	lsls	r2, r3, #28
 800e310:	d456      	bmi.n	800e3c0 <__sflush_r+0xbc>
 800e312:	684a      	ldr	r2, [r1, #4]
 800e314:	2a00      	cmp	r2, #0
 800e316:	dc02      	bgt.n	800e31e <__sflush_r+0x1a>
 800e318:	6c0a      	ldr	r2, [r1, #64]	@ 0x40
 800e31a:	2a00      	cmp	r2, #0
 800e31c:	dd4e      	ble.n	800e3bc <__sflush_r+0xb8>
 800e31e:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 800e320:	2f00      	cmp	r7, #0
 800e322:	d04b      	beq.n	800e3bc <__sflush_r+0xb8>
 800e324:	2200      	movs	r2, #0
 800e326:	2080      	movs	r0, #128	@ 0x80
 800e328:	682e      	ldr	r6, [r5, #0]
 800e32a:	602a      	str	r2, [r5, #0]
 800e32c:	001a      	movs	r2, r3
 800e32e:	0140      	lsls	r0, r0, #5
 800e330:	6a21      	ldr	r1, [r4, #32]
 800e332:	4002      	ands	r2, r0
 800e334:	4203      	tst	r3, r0
 800e336:	d033      	beq.n	800e3a0 <__sflush_r+0x9c>
 800e338:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800e33a:	89a3      	ldrh	r3, [r4, #12]
 800e33c:	075b      	lsls	r3, r3, #29
 800e33e:	d506      	bpl.n	800e34e <__sflush_r+0x4a>
 800e340:	6863      	ldr	r3, [r4, #4]
 800e342:	1ad2      	subs	r2, r2, r3
 800e344:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800e346:	2b00      	cmp	r3, #0
 800e348:	d001      	beq.n	800e34e <__sflush_r+0x4a>
 800e34a:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800e34c:	1ad2      	subs	r2, r2, r3
 800e34e:	2300      	movs	r3, #0
 800e350:	0028      	movs	r0, r5
 800e352:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 800e354:	6a21      	ldr	r1, [r4, #32]
 800e356:	47b8      	blx	r7
 800e358:	89a2      	ldrh	r2, [r4, #12]
 800e35a:	1c43      	adds	r3, r0, #1
 800e35c:	d106      	bne.n	800e36c <__sflush_r+0x68>
 800e35e:	6829      	ldr	r1, [r5, #0]
 800e360:	291d      	cmp	r1, #29
 800e362:	d846      	bhi.n	800e3f2 <__sflush_r+0xee>
 800e364:	4b29      	ldr	r3, [pc, #164]	@ (800e40c <__sflush_r+0x108>)
 800e366:	410b      	asrs	r3, r1
 800e368:	07db      	lsls	r3, r3, #31
 800e36a:	d442      	bmi.n	800e3f2 <__sflush_r+0xee>
 800e36c:	2300      	movs	r3, #0
 800e36e:	6063      	str	r3, [r4, #4]
 800e370:	6923      	ldr	r3, [r4, #16]
 800e372:	6023      	str	r3, [r4, #0]
 800e374:	04d2      	lsls	r2, r2, #19
 800e376:	d505      	bpl.n	800e384 <__sflush_r+0x80>
 800e378:	1c43      	adds	r3, r0, #1
 800e37a:	d102      	bne.n	800e382 <__sflush_r+0x7e>
 800e37c:	682b      	ldr	r3, [r5, #0]
 800e37e:	2b00      	cmp	r3, #0
 800e380:	d100      	bne.n	800e384 <__sflush_r+0x80>
 800e382:	6560      	str	r0, [r4, #84]	@ 0x54
 800e384:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800e386:	602e      	str	r6, [r5, #0]
 800e388:	2900      	cmp	r1, #0
 800e38a:	d017      	beq.n	800e3bc <__sflush_r+0xb8>
 800e38c:	0023      	movs	r3, r4
 800e38e:	3344      	adds	r3, #68	@ 0x44
 800e390:	4299      	cmp	r1, r3
 800e392:	d002      	beq.n	800e39a <__sflush_r+0x96>
 800e394:	0028      	movs	r0, r5
 800e396:	f7fe f81d 	bl	800c3d4 <_free_r>
 800e39a:	2300      	movs	r3, #0
 800e39c:	6363      	str	r3, [r4, #52]	@ 0x34
 800e39e:	e00d      	b.n	800e3bc <__sflush_r+0xb8>
 800e3a0:	2301      	movs	r3, #1
 800e3a2:	0028      	movs	r0, r5
 800e3a4:	47b8      	blx	r7
 800e3a6:	0002      	movs	r2, r0
 800e3a8:	1c43      	adds	r3, r0, #1
 800e3aa:	d1c6      	bne.n	800e33a <__sflush_r+0x36>
 800e3ac:	682b      	ldr	r3, [r5, #0]
 800e3ae:	2b00      	cmp	r3, #0
 800e3b0:	d0c3      	beq.n	800e33a <__sflush_r+0x36>
 800e3b2:	2b1d      	cmp	r3, #29
 800e3b4:	d001      	beq.n	800e3ba <__sflush_r+0xb6>
 800e3b6:	2b16      	cmp	r3, #22
 800e3b8:	d11a      	bne.n	800e3f0 <__sflush_r+0xec>
 800e3ba:	602e      	str	r6, [r5, #0]
 800e3bc:	2000      	movs	r0, #0
 800e3be:	e01e      	b.n	800e3fe <__sflush_r+0xfa>
 800e3c0:	690e      	ldr	r6, [r1, #16]
 800e3c2:	2e00      	cmp	r6, #0
 800e3c4:	d0fa      	beq.n	800e3bc <__sflush_r+0xb8>
 800e3c6:	680f      	ldr	r7, [r1, #0]
 800e3c8:	600e      	str	r6, [r1, #0]
 800e3ca:	1bba      	subs	r2, r7, r6
 800e3cc:	9201      	str	r2, [sp, #4]
 800e3ce:	2200      	movs	r2, #0
 800e3d0:	079b      	lsls	r3, r3, #30
 800e3d2:	d100      	bne.n	800e3d6 <__sflush_r+0xd2>
 800e3d4:	694a      	ldr	r2, [r1, #20]
 800e3d6:	60a2      	str	r2, [r4, #8]
 800e3d8:	9b01      	ldr	r3, [sp, #4]
 800e3da:	2b00      	cmp	r3, #0
 800e3dc:	ddee      	ble.n	800e3bc <__sflush_r+0xb8>
 800e3de:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 800e3e0:	0032      	movs	r2, r6
 800e3e2:	001f      	movs	r7, r3
 800e3e4:	0028      	movs	r0, r5
 800e3e6:	9b01      	ldr	r3, [sp, #4]
 800e3e8:	6a21      	ldr	r1, [r4, #32]
 800e3ea:	47b8      	blx	r7
 800e3ec:	2800      	cmp	r0, #0
 800e3ee:	dc07      	bgt.n	800e400 <__sflush_r+0xfc>
 800e3f0:	89a2      	ldrh	r2, [r4, #12]
 800e3f2:	2340      	movs	r3, #64	@ 0x40
 800e3f4:	2001      	movs	r0, #1
 800e3f6:	4313      	orrs	r3, r2
 800e3f8:	b21b      	sxth	r3, r3
 800e3fa:	81a3      	strh	r3, [r4, #12]
 800e3fc:	4240      	negs	r0, r0
 800e3fe:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800e400:	9b01      	ldr	r3, [sp, #4]
 800e402:	1836      	adds	r6, r6, r0
 800e404:	1a1b      	subs	r3, r3, r0
 800e406:	9301      	str	r3, [sp, #4]
 800e408:	e7e6      	b.n	800e3d8 <__sflush_r+0xd4>
 800e40a:	46c0      	nop			@ (mov r8, r8)
 800e40c:	dfbffffe 	.word	0xdfbffffe

0800e410 <_fflush_r>:
 800e410:	690b      	ldr	r3, [r1, #16]
 800e412:	b570      	push	{r4, r5, r6, lr}
 800e414:	0005      	movs	r5, r0
 800e416:	000c      	movs	r4, r1
 800e418:	2b00      	cmp	r3, #0
 800e41a:	d102      	bne.n	800e422 <_fflush_r+0x12>
 800e41c:	2500      	movs	r5, #0
 800e41e:	0028      	movs	r0, r5
 800e420:	bd70      	pop	{r4, r5, r6, pc}
 800e422:	2800      	cmp	r0, #0
 800e424:	d004      	beq.n	800e430 <_fflush_r+0x20>
 800e426:	6a03      	ldr	r3, [r0, #32]
 800e428:	2b00      	cmp	r3, #0
 800e42a:	d101      	bne.n	800e430 <_fflush_r+0x20>
 800e42c:	f7fc fe96 	bl	800b15c <__sinit>
 800e430:	220c      	movs	r2, #12
 800e432:	5ea3      	ldrsh	r3, [r4, r2]
 800e434:	2b00      	cmp	r3, #0
 800e436:	d0f1      	beq.n	800e41c <_fflush_r+0xc>
 800e438:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800e43a:	07d2      	lsls	r2, r2, #31
 800e43c:	d404      	bmi.n	800e448 <_fflush_r+0x38>
 800e43e:	059b      	lsls	r3, r3, #22
 800e440:	d402      	bmi.n	800e448 <_fflush_r+0x38>
 800e442:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800e444:	f7fd f923 	bl	800b68e <__retarget_lock_acquire_recursive>
 800e448:	0028      	movs	r0, r5
 800e44a:	0021      	movs	r1, r4
 800e44c:	f7ff ff5a 	bl	800e304 <__sflush_r>
 800e450:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800e452:	0005      	movs	r5, r0
 800e454:	07db      	lsls	r3, r3, #31
 800e456:	d4e2      	bmi.n	800e41e <_fflush_r+0xe>
 800e458:	89a3      	ldrh	r3, [r4, #12]
 800e45a:	059b      	lsls	r3, r3, #22
 800e45c:	d4df      	bmi.n	800e41e <_fflush_r+0xe>
 800e45e:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800e460:	f7fd f916 	bl	800b690 <__retarget_lock_release_recursive>
 800e464:	e7db      	b.n	800e41e <_fflush_r+0xe>
	...

0800e468 <__swhatbuf_r>:
 800e468:	b570      	push	{r4, r5, r6, lr}
 800e46a:	000e      	movs	r6, r1
 800e46c:	001d      	movs	r5, r3
 800e46e:	230e      	movs	r3, #14
 800e470:	5ec9      	ldrsh	r1, [r1, r3]
 800e472:	0014      	movs	r4, r2
 800e474:	b096      	sub	sp, #88	@ 0x58
 800e476:	2900      	cmp	r1, #0
 800e478:	da0c      	bge.n	800e494 <__swhatbuf_r+0x2c>
 800e47a:	89b2      	ldrh	r2, [r6, #12]
 800e47c:	2380      	movs	r3, #128	@ 0x80
 800e47e:	0011      	movs	r1, r2
 800e480:	4019      	ands	r1, r3
 800e482:	421a      	tst	r2, r3
 800e484:	d114      	bne.n	800e4b0 <__swhatbuf_r+0x48>
 800e486:	2380      	movs	r3, #128	@ 0x80
 800e488:	00db      	lsls	r3, r3, #3
 800e48a:	2000      	movs	r0, #0
 800e48c:	6029      	str	r1, [r5, #0]
 800e48e:	6023      	str	r3, [r4, #0]
 800e490:	b016      	add	sp, #88	@ 0x58
 800e492:	bd70      	pop	{r4, r5, r6, pc}
 800e494:	466a      	mov	r2, sp
 800e496:	f000 f8dd 	bl	800e654 <_fstat_r>
 800e49a:	2800      	cmp	r0, #0
 800e49c:	dbed      	blt.n	800e47a <__swhatbuf_r+0x12>
 800e49e:	23f0      	movs	r3, #240	@ 0xf0
 800e4a0:	9901      	ldr	r1, [sp, #4]
 800e4a2:	021b      	lsls	r3, r3, #8
 800e4a4:	4019      	ands	r1, r3
 800e4a6:	4b04      	ldr	r3, [pc, #16]	@ (800e4b8 <__swhatbuf_r+0x50>)
 800e4a8:	18c9      	adds	r1, r1, r3
 800e4aa:	424b      	negs	r3, r1
 800e4ac:	4159      	adcs	r1, r3
 800e4ae:	e7ea      	b.n	800e486 <__swhatbuf_r+0x1e>
 800e4b0:	2100      	movs	r1, #0
 800e4b2:	2340      	movs	r3, #64	@ 0x40
 800e4b4:	e7e9      	b.n	800e48a <__swhatbuf_r+0x22>
 800e4b6:	46c0      	nop			@ (mov r8, r8)
 800e4b8:	ffffe000 	.word	0xffffe000

0800e4bc <__smakebuf_r>:
 800e4bc:	b5f0      	push	{r4, r5, r6, r7, lr}
 800e4be:	2602      	movs	r6, #2
 800e4c0:	898b      	ldrh	r3, [r1, #12]
 800e4c2:	0005      	movs	r5, r0
 800e4c4:	000c      	movs	r4, r1
 800e4c6:	b085      	sub	sp, #20
 800e4c8:	4233      	tst	r3, r6
 800e4ca:	d007      	beq.n	800e4dc <__smakebuf_r+0x20>
 800e4cc:	0023      	movs	r3, r4
 800e4ce:	3347      	adds	r3, #71	@ 0x47
 800e4d0:	6023      	str	r3, [r4, #0]
 800e4d2:	6123      	str	r3, [r4, #16]
 800e4d4:	2301      	movs	r3, #1
 800e4d6:	6163      	str	r3, [r4, #20]
 800e4d8:	b005      	add	sp, #20
 800e4da:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e4dc:	ab03      	add	r3, sp, #12
 800e4de:	aa02      	add	r2, sp, #8
 800e4e0:	f7ff ffc2 	bl	800e468 <__swhatbuf_r>
 800e4e4:	9f02      	ldr	r7, [sp, #8]
 800e4e6:	9001      	str	r0, [sp, #4]
 800e4e8:	0039      	movs	r1, r7
 800e4ea:	0028      	movs	r0, r5
 800e4ec:	f7fe fb42 	bl	800cb74 <_malloc_r>
 800e4f0:	2800      	cmp	r0, #0
 800e4f2:	d108      	bne.n	800e506 <__smakebuf_r+0x4a>
 800e4f4:	220c      	movs	r2, #12
 800e4f6:	5ea3      	ldrsh	r3, [r4, r2]
 800e4f8:	059a      	lsls	r2, r3, #22
 800e4fa:	d4ed      	bmi.n	800e4d8 <__smakebuf_r+0x1c>
 800e4fc:	2203      	movs	r2, #3
 800e4fe:	4393      	bics	r3, r2
 800e500:	431e      	orrs	r6, r3
 800e502:	81a6      	strh	r6, [r4, #12]
 800e504:	e7e2      	b.n	800e4cc <__smakebuf_r+0x10>
 800e506:	2380      	movs	r3, #128	@ 0x80
 800e508:	89a2      	ldrh	r2, [r4, #12]
 800e50a:	6020      	str	r0, [r4, #0]
 800e50c:	4313      	orrs	r3, r2
 800e50e:	81a3      	strh	r3, [r4, #12]
 800e510:	9b03      	ldr	r3, [sp, #12]
 800e512:	6120      	str	r0, [r4, #16]
 800e514:	6167      	str	r7, [r4, #20]
 800e516:	2b00      	cmp	r3, #0
 800e518:	d00c      	beq.n	800e534 <__smakebuf_r+0x78>
 800e51a:	0028      	movs	r0, r5
 800e51c:	230e      	movs	r3, #14
 800e51e:	5ee1      	ldrsh	r1, [r4, r3]
 800e520:	f000 f8aa 	bl	800e678 <_isatty_r>
 800e524:	2800      	cmp	r0, #0
 800e526:	d005      	beq.n	800e534 <__smakebuf_r+0x78>
 800e528:	2303      	movs	r3, #3
 800e52a:	89a2      	ldrh	r2, [r4, #12]
 800e52c:	439a      	bics	r2, r3
 800e52e:	3b02      	subs	r3, #2
 800e530:	4313      	orrs	r3, r2
 800e532:	81a3      	strh	r3, [r4, #12]
 800e534:	89a3      	ldrh	r3, [r4, #12]
 800e536:	9a01      	ldr	r2, [sp, #4]
 800e538:	4313      	orrs	r3, r2
 800e53a:	81a3      	strh	r3, [r4, #12]
 800e53c:	e7cc      	b.n	800e4d8 <__smakebuf_r+0x1c>

0800e53e <__sccl>:
 800e53e:	b570      	push	{r4, r5, r6, lr}
 800e540:	780b      	ldrb	r3, [r1, #0]
 800e542:	0004      	movs	r4, r0
 800e544:	2b5e      	cmp	r3, #94	@ 0x5e
 800e546:	d018      	beq.n	800e57a <__sccl+0x3c>
 800e548:	2200      	movs	r2, #0
 800e54a:	1c4d      	adds	r5, r1, #1
 800e54c:	0021      	movs	r1, r4
 800e54e:	1c60      	adds	r0, r4, #1
 800e550:	30ff      	adds	r0, #255	@ 0xff
 800e552:	700a      	strb	r2, [r1, #0]
 800e554:	3101      	adds	r1, #1
 800e556:	4281      	cmp	r1, r0
 800e558:	d1fb      	bne.n	800e552 <__sccl+0x14>
 800e55a:	1e68      	subs	r0, r5, #1
 800e55c:	2b00      	cmp	r3, #0
 800e55e:	d00b      	beq.n	800e578 <__sccl+0x3a>
 800e560:	2101      	movs	r1, #1
 800e562:	404a      	eors	r2, r1
 800e564:	0028      	movs	r0, r5
 800e566:	54e2      	strb	r2, [r4, r3]
 800e568:	7801      	ldrb	r1, [r0, #0]
 800e56a:	1c45      	adds	r5, r0, #1
 800e56c:	292d      	cmp	r1, #45	@ 0x2d
 800e56e:	d00a      	beq.n	800e586 <__sccl+0x48>
 800e570:	295d      	cmp	r1, #93	@ 0x5d
 800e572:	d01b      	beq.n	800e5ac <__sccl+0x6e>
 800e574:	2900      	cmp	r1, #0
 800e576:	d104      	bne.n	800e582 <__sccl+0x44>
 800e578:	bd70      	pop	{r4, r5, r6, pc}
 800e57a:	2201      	movs	r2, #1
 800e57c:	784b      	ldrb	r3, [r1, #1]
 800e57e:	1c8d      	adds	r5, r1, #2
 800e580:	e7e4      	b.n	800e54c <__sccl+0xe>
 800e582:	000b      	movs	r3, r1
 800e584:	e7ee      	b.n	800e564 <__sccl+0x26>
 800e586:	7846      	ldrb	r6, [r0, #1]
 800e588:	2e5d      	cmp	r6, #93	@ 0x5d
 800e58a:	d0fa      	beq.n	800e582 <__sccl+0x44>
 800e58c:	42b3      	cmp	r3, r6
 800e58e:	dcf8      	bgt.n	800e582 <__sccl+0x44>
 800e590:	0019      	movs	r1, r3
 800e592:	3002      	adds	r0, #2
 800e594:	3101      	adds	r1, #1
 800e596:	5462      	strb	r2, [r4, r1]
 800e598:	428e      	cmp	r6, r1
 800e59a:	dcfb      	bgt.n	800e594 <__sccl+0x56>
 800e59c:	2100      	movs	r1, #0
 800e59e:	1c5d      	adds	r5, r3, #1
 800e5a0:	42b3      	cmp	r3, r6
 800e5a2:	da01      	bge.n	800e5a8 <__sccl+0x6a>
 800e5a4:	1af1      	subs	r1, r6, r3
 800e5a6:	3901      	subs	r1, #1
 800e5a8:	186b      	adds	r3, r5, r1
 800e5aa:	e7dd      	b.n	800e568 <__sccl+0x2a>
 800e5ac:	0028      	movs	r0, r5
 800e5ae:	e7e3      	b.n	800e578 <__sccl+0x3a>

0800e5b0 <__submore>:
 800e5b0:	000b      	movs	r3, r1
 800e5b2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800e5b4:	6b4d      	ldr	r5, [r1, #52]	@ 0x34
 800e5b6:	3344      	adds	r3, #68	@ 0x44
 800e5b8:	000c      	movs	r4, r1
 800e5ba:	429d      	cmp	r5, r3
 800e5bc:	d11c      	bne.n	800e5f8 <__submore+0x48>
 800e5be:	2680      	movs	r6, #128	@ 0x80
 800e5c0:	00f6      	lsls	r6, r6, #3
 800e5c2:	0031      	movs	r1, r6
 800e5c4:	f7fe fad6 	bl	800cb74 <_malloc_r>
 800e5c8:	2800      	cmp	r0, #0
 800e5ca:	d102      	bne.n	800e5d2 <__submore+0x22>
 800e5cc:	2001      	movs	r0, #1
 800e5ce:	4240      	negs	r0, r0
 800e5d0:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800e5d2:	0023      	movs	r3, r4
 800e5d4:	6360      	str	r0, [r4, #52]	@ 0x34
 800e5d6:	63a6      	str	r6, [r4, #56]	@ 0x38
 800e5d8:	3346      	adds	r3, #70	@ 0x46
 800e5da:	781a      	ldrb	r2, [r3, #0]
 800e5dc:	4b10      	ldr	r3, [pc, #64]	@ (800e620 <__submore+0x70>)
 800e5de:	54c2      	strb	r2, [r0, r3]
 800e5e0:	0023      	movs	r3, r4
 800e5e2:	3345      	adds	r3, #69	@ 0x45
 800e5e4:	781a      	ldrb	r2, [r3, #0]
 800e5e6:	4b0f      	ldr	r3, [pc, #60]	@ (800e624 <__submore+0x74>)
 800e5e8:	54c2      	strb	r2, [r0, r3]
 800e5ea:	782a      	ldrb	r2, [r5, #0]
 800e5ec:	4b0e      	ldr	r3, [pc, #56]	@ (800e628 <__submore+0x78>)
 800e5ee:	54c2      	strb	r2, [r0, r3]
 800e5f0:	18c0      	adds	r0, r0, r3
 800e5f2:	6020      	str	r0, [r4, #0]
 800e5f4:	2000      	movs	r0, #0
 800e5f6:	e7eb      	b.n	800e5d0 <__submore+0x20>
 800e5f8:	6b8e      	ldr	r6, [r1, #56]	@ 0x38
 800e5fa:	0029      	movs	r1, r5
 800e5fc:	0073      	lsls	r3, r6, #1
 800e5fe:	001a      	movs	r2, r3
 800e600:	9301      	str	r3, [sp, #4]
 800e602:	f000 f8a8 	bl	800e756 <_realloc_r>
 800e606:	1e05      	subs	r5, r0, #0
 800e608:	d0e0      	beq.n	800e5cc <__submore+0x1c>
 800e60a:	1987      	adds	r7, r0, r6
 800e60c:	0001      	movs	r1, r0
 800e60e:	0032      	movs	r2, r6
 800e610:	0038      	movs	r0, r7
 800e612:	f7fd f849 	bl	800b6a8 <memcpy>
 800e616:	9b01      	ldr	r3, [sp, #4]
 800e618:	6027      	str	r7, [r4, #0]
 800e61a:	6365      	str	r5, [r4, #52]	@ 0x34
 800e61c:	63a3      	str	r3, [r4, #56]	@ 0x38
 800e61e:	e7e9      	b.n	800e5f4 <__submore+0x44>
 800e620:	000003ff 	.word	0x000003ff
 800e624:	000003fe 	.word	0x000003fe
 800e628:	000003fd 	.word	0x000003fd

0800e62c <memmove>:
 800e62c:	b510      	push	{r4, lr}
 800e62e:	4288      	cmp	r0, r1
 800e630:	d806      	bhi.n	800e640 <memmove+0x14>
 800e632:	2300      	movs	r3, #0
 800e634:	429a      	cmp	r2, r3
 800e636:	d008      	beq.n	800e64a <memmove+0x1e>
 800e638:	5ccc      	ldrb	r4, [r1, r3]
 800e63a:	54c4      	strb	r4, [r0, r3]
 800e63c:	3301      	adds	r3, #1
 800e63e:	e7f9      	b.n	800e634 <memmove+0x8>
 800e640:	188b      	adds	r3, r1, r2
 800e642:	4298      	cmp	r0, r3
 800e644:	d2f5      	bcs.n	800e632 <memmove+0x6>
 800e646:	3a01      	subs	r2, #1
 800e648:	d200      	bcs.n	800e64c <memmove+0x20>
 800e64a:	bd10      	pop	{r4, pc}
 800e64c:	5c8b      	ldrb	r3, [r1, r2]
 800e64e:	5483      	strb	r3, [r0, r2]
 800e650:	e7f9      	b.n	800e646 <memmove+0x1a>
	...

0800e654 <_fstat_r>:
 800e654:	2300      	movs	r3, #0
 800e656:	b570      	push	{r4, r5, r6, lr}
 800e658:	4d06      	ldr	r5, [pc, #24]	@ (800e674 <_fstat_r+0x20>)
 800e65a:	0004      	movs	r4, r0
 800e65c:	0008      	movs	r0, r1
 800e65e:	0011      	movs	r1, r2
 800e660:	602b      	str	r3, [r5, #0]
 800e662:	f7f5 fda9 	bl	80041b8 <_fstat>
 800e666:	1c43      	adds	r3, r0, #1
 800e668:	d103      	bne.n	800e672 <_fstat_r+0x1e>
 800e66a:	682b      	ldr	r3, [r5, #0]
 800e66c:	2b00      	cmp	r3, #0
 800e66e:	d000      	beq.n	800e672 <_fstat_r+0x1e>
 800e670:	6023      	str	r3, [r4, #0]
 800e672:	bd70      	pop	{r4, r5, r6, pc}
 800e674:	200008dc 	.word	0x200008dc

0800e678 <_isatty_r>:
 800e678:	2300      	movs	r3, #0
 800e67a:	b570      	push	{r4, r5, r6, lr}
 800e67c:	4d06      	ldr	r5, [pc, #24]	@ (800e698 <_isatty_r+0x20>)
 800e67e:	0004      	movs	r4, r0
 800e680:	0008      	movs	r0, r1
 800e682:	602b      	str	r3, [r5, #0]
 800e684:	f7f5 fda6 	bl	80041d4 <_isatty>
 800e688:	1c43      	adds	r3, r0, #1
 800e68a:	d103      	bne.n	800e694 <_isatty_r+0x1c>
 800e68c:	682b      	ldr	r3, [r5, #0]
 800e68e:	2b00      	cmp	r3, #0
 800e690:	d000      	beq.n	800e694 <_isatty_r+0x1c>
 800e692:	6023      	str	r3, [r4, #0]
 800e694:	bd70      	pop	{r4, r5, r6, pc}
 800e696:	46c0      	nop			@ (mov r8, r8)
 800e698:	200008dc 	.word	0x200008dc

0800e69c <_sbrk_r>:
 800e69c:	2300      	movs	r3, #0
 800e69e:	b570      	push	{r4, r5, r6, lr}
 800e6a0:	4d06      	ldr	r5, [pc, #24]	@ (800e6bc <_sbrk_r+0x20>)
 800e6a2:	0004      	movs	r4, r0
 800e6a4:	0008      	movs	r0, r1
 800e6a6:	602b      	str	r3, [r5, #0]
 800e6a8:	f7f5 fda8 	bl	80041fc <_sbrk>
 800e6ac:	1c43      	adds	r3, r0, #1
 800e6ae:	d103      	bne.n	800e6b8 <_sbrk_r+0x1c>
 800e6b0:	682b      	ldr	r3, [r5, #0]
 800e6b2:	2b00      	cmp	r3, #0
 800e6b4:	d000      	beq.n	800e6b8 <_sbrk_r+0x1c>
 800e6b6:	6023      	str	r3, [r4, #0]
 800e6b8:	bd70      	pop	{r4, r5, r6, pc}
 800e6ba:	46c0      	nop			@ (mov r8, r8)
 800e6bc:	200008dc 	.word	0x200008dc

0800e6c0 <__assert_func>:
 800e6c0:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
 800e6c2:	0014      	movs	r4, r2
 800e6c4:	001a      	movs	r2, r3
 800e6c6:	4b09      	ldr	r3, [pc, #36]	@ (800e6ec <__assert_func+0x2c>)
 800e6c8:	0005      	movs	r5, r0
 800e6ca:	681b      	ldr	r3, [r3, #0]
 800e6cc:	000e      	movs	r6, r1
 800e6ce:	68d8      	ldr	r0, [r3, #12]
 800e6d0:	4b07      	ldr	r3, [pc, #28]	@ (800e6f0 <__assert_func+0x30>)
 800e6d2:	2c00      	cmp	r4, #0
 800e6d4:	d101      	bne.n	800e6da <__assert_func+0x1a>
 800e6d6:	4b07      	ldr	r3, [pc, #28]	@ (800e6f4 <__assert_func+0x34>)
 800e6d8:	001c      	movs	r4, r3
 800e6da:	4907      	ldr	r1, [pc, #28]	@ (800e6f8 <__assert_func+0x38>)
 800e6dc:	9301      	str	r3, [sp, #4]
 800e6de:	9402      	str	r4, [sp, #8]
 800e6e0:	002b      	movs	r3, r5
 800e6e2:	9600      	str	r6, [sp, #0]
 800e6e4:	f000 f8ec 	bl	800e8c0 <fiprintf>
 800e6e8:	f000 f8fa 	bl	800e8e0 <abort>
 800e6ec:	200001b4 	.word	0x200001b4
 800e6f0:	0800ef15 	.word	0x0800ef15
 800e6f4:	0800ef50 	.word	0x0800ef50
 800e6f8:	0800ef22 	.word	0x0800ef22

0800e6fc <_calloc_r>:
 800e6fc:	b570      	push	{r4, r5, r6, lr}
 800e6fe:	0c0b      	lsrs	r3, r1, #16
 800e700:	0c15      	lsrs	r5, r2, #16
 800e702:	2b00      	cmp	r3, #0
 800e704:	d11e      	bne.n	800e744 <_calloc_r+0x48>
 800e706:	2d00      	cmp	r5, #0
 800e708:	d10c      	bne.n	800e724 <_calloc_r+0x28>
 800e70a:	b289      	uxth	r1, r1
 800e70c:	b294      	uxth	r4, r2
 800e70e:	434c      	muls	r4, r1
 800e710:	0021      	movs	r1, r4
 800e712:	f7fe fa2f 	bl	800cb74 <_malloc_r>
 800e716:	1e05      	subs	r5, r0, #0
 800e718:	d01a      	beq.n	800e750 <_calloc_r+0x54>
 800e71a:	0022      	movs	r2, r4
 800e71c:	2100      	movs	r1, #0
 800e71e:	f7fc ff1f 	bl	800b560 <memset>
 800e722:	e016      	b.n	800e752 <_calloc_r+0x56>
 800e724:	1c2b      	adds	r3, r5, #0
 800e726:	1c0c      	adds	r4, r1, #0
 800e728:	b289      	uxth	r1, r1
 800e72a:	b292      	uxth	r2, r2
 800e72c:	434a      	muls	r2, r1
 800e72e:	b29b      	uxth	r3, r3
 800e730:	b2a1      	uxth	r1, r4
 800e732:	4359      	muls	r1, r3
 800e734:	0c14      	lsrs	r4, r2, #16
 800e736:	190c      	adds	r4, r1, r4
 800e738:	0c23      	lsrs	r3, r4, #16
 800e73a:	d107      	bne.n	800e74c <_calloc_r+0x50>
 800e73c:	0424      	lsls	r4, r4, #16
 800e73e:	b292      	uxth	r2, r2
 800e740:	4314      	orrs	r4, r2
 800e742:	e7e5      	b.n	800e710 <_calloc_r+0x14>
 800e744:	2d00      	cmp	r5, #0
 800e746:	d101      	bne.n	800e74c <_calloc_r+0x50>
 800e748:	1c14      	adds	r4, r2, #0
 800e74a:	e7ed      	b.n	800e728 <_calloc_r+0x2c>
 800e74c:	230c      	movs	r3, #12
 800e74e:	6003      	str	r3, [r0, #0]
 800e750:	2500      	movs	r5, #0
 800e752:	0028      	movs	r0, r5
 800e754:	bd70      	pop	{r4, r5, r6, pc}

0800e756 <_realloc_r>:
 800e756:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800e758:	0006      	movs	r6, r0
 800e75a:	000c      	movs	r4, r1
 800e75c:	0015      	movs	r5, r2
 800e75e:	2900      	cmp	r1, #0
 800e760:	d105      	bne.n	800e76e <_realloc_r+0x18>
 800e762:	0011      	movs	r1, r2
 800e764:	f7fe fa06 	bl	800cb74 <_malloc_r>
 800e768:	0004      	movs	r4, r0
 800e76a:	0020      	movs	r0, r4
 800e76c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800e76e:	2a00      	cmp	r2, #0
 800e770:	d103      	bne.n	800e77a <_realloc_r+0x24>
 800e772:	f7fd fe2f 	bl	800c3d4 <_free_r>
 800e776:	2400      	movs	r4, #0
 800e778:	e7f7      	b.n	800e76a <_realloc_r+0x14>
 800e77a:	f000 f8b8 	bl	800e8ee <_malloc_usable_size_r>
 800e77e:	0007      	movs	r7, r0
 800e780:	4285      	cmp	r5, r0
 800e782:	d802      	bhi.n	800e78a <_realloc_r+0x34>
 800e784:	0843      	lsrs	r3, r0, #1
 800e786:	42ab      	cmp	r3, r5
 800e788:	d3ef      	bcc.n	800e76a <_realloc_r+0x14>
 800e78a:	0029      	movs	r1, r5
 800e78c:	0030      	movs	r0, r6
 800e78e:	f7fe f9f1 	bl	800cb74 <_malloc_r>
 800e792:	9001      	str	r0, [sp, #4]
 800e794:	2800      	cmp	r0, #0
 800e796:	d0ee      	beq.n	800e776 <_realloc_r+0x20>
 800e798:	002a      	movs	r2, r5
 800e79a:	42bd      	cmp	r5, r7
 800e79c:	d900      	bls.n	800e7a0 <_realloc_r+0x4a>
 800e79e:	003a      	movs	r2, r7
 800e7a0:	0021      	movs	r1, r4
 800e7a2:	9801      	ldr	r0, [sp, #4]
 800e7a4:	f7fc ff80 	bl	800b6a8 <memcpy>
 800e7a8:	0021      	movs	r1, r4
 800e7aa:	0030      	movs	r0, r6
 800e7ac:	f7fd fe12 	bl	800c3d4 <_free_r>
 800e7b0:	9c01      	ldr	r4, [sp, #4]
 800e7b2:	e7da      	b.n	800e76a <_realloc_r+0x14>

0800e7b4 <_strtoul_l.constprop.0>:
 800e7b4:	b5f0      	push	{r4, r5, r6, r7, lr}
 800e7b6:	001e      	movs	r6, r3
 800e7b8:	4b3e      	ldr	r3, [pc, #248]	@ (800e8b4 <_strtoul_l.constprop.0+0x100>)
 800e7ba:	0017      	movs	r7, r2
 800e7bc:	000c      	movs	r4, r1
 800e7be:	469c      	mov	ip, r3
 800e7c0:	2208      	movs	r2, #8
 800e7c2:	b085      	sub	sp, #20
 800e7c4:	9003      	str	r0, [sp, #12]
 800e7c6:	9100      	str	r1, [sp, #0]
 800e7c8:	0023      	movs	r3, r4
 800e7ca:	4661      	mov	r1, ip
 800e7cc:	781d      	ldrb	r5, [r3, #0]
 800e7ce:	3401      	adds	r4, #1
 800e7d0:	5d48      	ldrb	r0, [r1, r5]
 800e7d2:	0001      	movs	r1, r0
 800e7d4:	4011      	ands	r1, r2
 800e7d6:	4210      	tst	r0, r2
 800e7d8:	d1f6      	bne.n	800e7c8 <_strtoul_l.constprop.0+0x14>
 800e7da:	2d2d      	cmp	r5, #45	@ 0x2d
 800e7dc:	d137      	bne.n	800e84e <_strtoul_l.constprop.0+0x9a>
 800e7de:	7825      	ldrb	r5, [r4, #0]
 800e7e0:	1c9c      	adds	r4, r3, #2
 800e7e2:	2301      	movs	r3, #1
 800e7e4:	9302      	str	r3, [sp, #8]
 800e7e6:	2210      	movs	r2, #16
 800e7e8:	0033      	movs	r3, r6
 800e7ea:	4393      	bics	r3, r2
 800e7ec:	d109      	bne.n	800e802 <_strtoul_l.constprop.0+0x4e>
 800e7ee:	2d30      	cmp	r5, #48	@ 0x30
 800e7f0:	d133      	bne.n	800e85a <_strtoul_l.constprop.0+0xa6>
 800e7f2:	2120      	movs	r1, #32
 800e7f4:	7823      	ldrb	r3, [r4, #0]
 800e7f6:	438b      	bics	r3, r1
 800e7f8:	2b58      	cmp	r3, #88	@ 0x58
 800e7fa:	d12e      	bne.n	800e85a <_strtoul_l.constprop.0+0xa6>
 800e7fc:	0016      	movs	r6, r2
 800e7fe:	7865      	ldrb	r5, [r4, #1]
 800e800:	3402      	adds	r4, #2
 800e802:	2001      	movs	r0, #1
 800e804:	0031      	movs	r1, r6
 800e806:	4240      	negs	r0, r0
 800e808:	f7f1 fca4 	bl	8000154 <__udivsi3>
 800e80c:	9001      	str	r0, [sp, #4]
 800e80e:	2001      	movs	r0, #1
 800e810:	0031      	movs	r1, r6
 800e812:	4240      	negs	r0, r0
 800e814:	f7f1 fd24 	bl	8000260 <__aeabi_uidivmod>
 800e818:	2300      	movs	r3, #0
 800e81a:	2201      	movs	r2, #1
 800e81c:	0018      	movs	r0, r3
 800e81e:	4694      	mov	ip, r2
 800e820:	002a      	movs	r2, r5
 800e822:	3a30      	subs	r2, #48	@ 0x30
 800e824:	2a09      	cmp	r2, #9
 800e826:	d81f      	bhi.n	800e868 <_strtoul_l.constprop.0+0xb4>
 800e828:	0015      	movs	r5, r2
 800e82a:	42ae      	cmp	r6, r5
 800e82c:	dd2b      	ble.n	800e886 <_strtoul_l.constprop.0+0xd2>
 800e82e:	1c5a      	adds	r2, r3, #1
 800e830:	d00a      	beq.n	800e848 <_strtoul_l.constprop.0+0x94>
 800e832:	2301      	movs	r3, #1
 800e834:	9a01      	ldr	r2, [sp, #4]
 800e836:	425b      	negs	r3, r3
 800e838:	4282      	cmp	r2, r0
 800e83a:	d305      	bcc.n	800e848 <_strtoul_l.constprop.0+0x94>
 800e83c:	d101      	bne.n	800e842 <_strtoul_l.constprop.0+0x8e>
 800e83e:	42a9      	cmp	r1, r5
 800e840:	db1e      	blt.n	800e880 <_strtoul_l.constprop.0+0xcc>
 800e842:	4663      	mov	r3, ip
 800e844:	4370      	muls	r0, r6
 800e846:	1828      	adds	r0, r5, r0
 800e848:	7825      	ldrb	r5, [r4, #0]
 800e84a:	3401      	adds	r4, #1
 800e84c:	e7e8      	b.n	800e820 <_strtoul_l.constprop.0+0x6c>
 800e84e:	9102      	str	r1, [sp, #8]
 800e850:	2d2b      	cmp	r5, #43	@ 0x2b
 800e852:	d1c8      	bne.n	800e7e6 <_strtoul_l.constprop.0+0x32>
 800e854:	7825      	ldrb	r5, [r4, #0]
 800e856:	1c9c      	adds	r4, r3, #2
 800e858:	e7c5      	b.n	800e7e6 <_strtoul_l.constprop.0+0x32>
 800e85a:	2e00      	cmp	r6, #0
 800e85c:	d1d1      	bne.n	800e802 <_strtoul_l.constprop.0+0x4e>
 800e85e:	3608      	adds	r6, #8
 800e860:	2d30      	cmp	r5, #48	@ 0x30
 800e862:	d0ce      	beq.n	800e802 <_strtoul_l.constprop.0+0x4e>
 800e864:	3602      	adds	r6, #2
 800e866:	e7cc      	b.n	800e802 <_strtoul_l.constprop.0+0x4e>
 800e868:	002a      	movs	r2, r5
 800e86a:	3a41      	subs	r2, #65	@ 0x41
 800e86c:	2a19      	cmp	r2, #25
 800e86e:	d801      	bhi.n	800e874 <_strtoul_l.constprop.0+0xc0>
 800e870:	3d37      	subs	r5, #55	@ 0x37
 800e872:	e7da      	b.n	800e82a <_strtoul_l.constprop.0+0x76>
 800e874:	002a      	movs	r2, r5
 800e876:	3a61      	subs	r2, #97	@ 0x61
 800e878:	2a19      	cmp	r2, #25
 800e87a:	d804      	bhi.n	800e886 <_strtoul_l.constprop.0+0xd2>
 800e87c:	3d57      	subs	r5, #87	@ 0x57
 800e87e:	e7d4      	b.n	800e82a <_strtoul_l.constprop.0+0x76>
 800e880:	2301      	movs	r3, #1
 800e882:	425b      	negs	r3, r3
 800e884:	e7e0      	b.n	800e848 <_strtoul_l.constprop.0+0x94>
 800e886:	1c5a      	adds	r2, r3, #1
 800e888:	d107      	bne.n	800e89a <_strtoul_l.constprop.0+0xe6>
 800e88a:	2222      	movs	r2, #34	@ 0x22
 800e88c:	9903      	ldr	r1, [sp, #12]
 800e88e:	0018      	movs	r0, r3
 800e890:	600a      	str	r2, [r1, #0]
 800e892:	2f00      	cmp	r7, #0
 800e894:	d109      	bne.n	800e8aa <_strtoul_l.constprop.0+0xf6>
 800e896:	b005      	add	sp, #20
 800e898:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e89a:	9a02      	ldr	r2, [sp, #8]
 800e89c:	2a00      	cmp	r2, #0
 800e89e:	d000      	beq.n	800e8a2 <_strtoul_l.constprop.0+0xee>
 800e8a0:	4240      	negs	r0, r0
 800e8a2:	2f00      	cmp	r7, #0
 800e8a4:	d0f7      	beq.n	800e896 <_strtoul_l.constprop.0+0xe2>
 800e8a6:	2b00      	cmp	r3, #0
 800e8a8:	d001      	beq.n	800e8ae <_strtoul_l.constprop.0+0xfa>
 800e8aa:	1e63      	subs	r3, r4, #1
 800e8ac:	9300      	str	r3, [sp, #0]
 800e8ae:	9b00      	ldr	r3, [sp, #0]
 800e8b0:	603b      	str	r3, [r7, #0]
 800e8b2:	e7f0      	b.n	800e896 <_strtoul_l.constprop.0+0xe2>
 800e8b4:	0800ede9 	.word	0x0800ede9

0800e8b8 <_strtoul_r>:
 800e8b8:	b510      	push	{r4, lr}
 800e8ba:	f7ff ff7b 	bl	800e7b4 <_strtoul_l.constprop.0>
 800e8be:	bd10      	pop	{r4, pc}

0800e8c0 <fiprintf>:
 800e8c0:	b40e      	push	{r1, r2, r3}
 800e8c2:	b517      	push	{r0, r1, r2, r4, lr}
 800e8c4:	4c05      	ldr	r4, [pc, #20]	@ (800e8dc <fiprintf+0x1c>)
 800e8c6:	ab05      	add	r3, sp, #20
 800e8c8:	cb04      	ldmia	r3!, {r2}
 800e8ca:	0001      	movs	r1, r0
 800e8cc:	6820      	ldr	r0, [r4, #0]
 800e8ce:	9301      	str	r3, [sp, #4]
 800e8d0:	f7ff fa9c 	bl	800de0c <_vfiprintf_r>
 800e8d4:	bc1e      	pop	{r1, r2, r3, r4}
 800e8d6:	bc08      	pop	{r3}
 800e8d8:	b003      	add	sp, #12
 800e8da:	4718      	bx	r3
 800e8dc:	200001b4 	.word	0x200001b4

0800e8e0 <abort>:
 800e8e0:	2006      	movs	r0, #6
 800e8e2:	b510      	push	{r4, lr}
 800e8e4:	f000 f834 	bl	800e950 <raise>
 800e8e8:	2001      	movs	r0, #1
 800e8ea:	f7f5 fc15 	bl	8004118 <_exit>

0800e8ee <_malloc_usable_size_r>:
 800e8ee:	1f0b      	subs	r3, r1, #4
 800e8f0:	681b      	ldr	r3, [r3, #0]
 800e8f2:	1f18      	subs	r0, r3, #4
 800e8f4:	2b00      	cmp	r3, #0
 800e8f6:	da01      	bge.n	800e8fc <_malloc_usable_size_r+0xe>
 800e8f8:	580b      	ldr	r3, [r1, r0]
 800e8fa:	18c0      	adds	r0, r0, r3
 800e8fc:	4770      	bx	lr

0800e8fe <_raise_r>:
 800e8fe:	b570      	push	{r4, r5, r6, lr}
 800e900:	0004      	movs	r4, r0
 800e902:	000d      	movs	r5, r1
 800e904:	291f      	cmp	r1, #31
 800e906:	d904      	bls.n	800e912 <_raise_r+0x14>
 800e908:	2316      	movs	r3, #22
 800e90a:	6003      	str	r3, [r0, #0]
 800e90c:	2001      	movs	r0, #1
 800e90e:	4240      	negs	r0, r0
 800e910:	bd70      	pop	{r4, r5, r6, pc}
 800e912:	6bc3      	ldr	r3, [r0, #60]	@ 0x3c
 800e914:	2b00      	cmp	r3, #0
 800e916:	d004      	beq.n	800e922 <_raise_r+0x24>
 800e918:	008a      	lsls	r2, r1, #2
 800e91a:	189b      	adds	r3, r3, r2
 800e91c:	681a      	ldr	r2, [r3, #0]
 800e91e:	2a00      	cmp	r2, #0
 800e920:	d108      	bne.n	800e934 <_raise_r+0x36>
 800e922:	0020      	movs	r0, r4
 800e924:	f000 f830 	bl	800e988 <_getpid_r>
 800e928:	002a      	movs	r2, r5
 800e92a:	0001      	movs	r1, r0
 800e92c:	0020      	movs	r0, r4
 800e92e:	f000 f819 	bl	800e964 <_kill_r>
 800e932:	e7ed      	b.n	800e910 <_raise_r+0x12>
 800e934:	2a01      	cmp	r2, #1
 800e936:	d009      	beq.n	800e94c <_raise_r+0x4e>
 800e938:	1c51      	adds	r1, r2, #1
 800e93a:	d103      	bne.n	800e944 <_raise_r+0x46>
 800e93c:	2316      	movs	r3, #22
 800e93e:	6003      	str	r3, [r0, #0]
 800e940:	2001      	movs	r0, #1
 800e942:	e7e5      	b.n	800e910 <_raise_r+0x12>
 800e944:	2100      	movs	r1, #0
 800e946:	0028      	movs	r0, r5
 800e948:	6019      	str	r1, [r3, #0]
 800e94a:	4790      	blx	r2
 800e94c:	2000      	movs	r0, #0
 800e94e:	e7df      	b.n	800e910 <_raise_r+0x12>

0800e950 <raise>:
 800e950:	b510      	push	{r4, lr}
 800e952:	4b03      	ldr	r3, [pc, #12]	@ (800e960 <raise+0x10>)
 800e954:	0001      	movs	r1, r0
 800e956:	6818      	ldr	r0, [r3, #0]
 800e958:	f7ff ffd1 	bl	800e8fe <_raise_r>
 800e95c:	bd10      	pop	{r4, pc}
 800e95e:	46c0      	nop			@ (mov r8, r8)
 800e960:	200001b4 	.word	0x200001b4

0800e964 <_kill_r>:
 800e964:	2300      	movs	r3, #0
 800e966:	b570      	push	{r4, r5, r6, lr}
 800e968:	4d06      	ldr	r5, [pc, #24]	@ (800e984 <_kill_r+0x20>)
 800e96a:	0004      	movs	r4, r0
 800e96c:	0008      	movs	r0, r1
 800e96e:	0011      	movs	r1, r2
 800e970:	602b      	str	r3, [r5, #0]
 800e972:	f7f5 fbc1 	bl	80040f8 <_kill>
 800e976:	1c43      	adds	r3, r0, #1
 800e978:	d103      	bne.n	800e982 <_kill_r+0x1e>
 800e97a:	682b      	ldr	r3, [r5, #0]
 800e97c:	2b00      	cmp	r3, #0
 800e97e:	d000      	beq.n	800e982 <_kill_r+0x1e>
 800e980:	6023      	str	r3, [r4, #0]
 800e982:	bd70      	pop	{r4, r5, r6, pc}
 800e984:	200008dc 	.word	0x200008dc

0800e988 <_getpid_r>:
 800e988:	b510      	push	{r4, lr}
 800e98a:	f7f5 fbaf 	bl	80040ec <_getpid>
 800e98e:	bd10      	pop	{r4, pc}

0800e990 <_init>:
 800e990:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e992:	46c0      	nop			@ (mov r8, r8)
 800e994:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e996:	bc08      	pop	{r3}
 800e998:	469e      	mov	lr, r3
 800e99a:	4770      	bx	lr

0800e99c <_fini>:
 800e99c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e99e:	46c0      	nop			@ (mov r8, r8)
 800e9a0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e9a2:	bc08      	pop	{r3}
 800e9a4:	469e      	mov	lr, r3
 800e9a6:	4770      	bx	lr
