// Seed: 1472793338
module module_0 (
    output tri id_0,
    input supply1 id_1,
    input supply0 id_2,
    input supply1 id_3,
    output wor id_4
);
  assign id_4 = id_3;
  assign id_0 = id_2;
  assign module_1.id_0 = 0;
  wire id_6, id_7;
endmodule
module module_1 (
    input supply1 id_0,
    output supply0 id_1,
    input wire id_2,
    input wire id_3,
    input uwire id_4,
    input supply0 id_5
);
  id_7(
      .id_0(1), .id_1(id_5), .id_2(id_1), .id_3(1), .id_4(1), .id_5("")
  );
  module_0 modCall_1 (
      id_1,
      id_5,
      id_5,
      id_2,
      id_1
  );
  wire id_8;
endmodule
