INFO: [VRFC 10-2263] Analyzing Verilog file "F:/100 rtl days challenge/project_12/project_12.srcs/sim_1/new/half_adder_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module half_adder_tb
