<module name="ICSSM0_PR1_MDIO_V1P7_MDIO" acronym="" XML_version="1.0" HW_revision="n/a" description="">
	<register id="PR1_MDIO_V1P7__MDIO__REGS_MDIO_VERSION_REG" acronym="PR1_MDIO_V1P7__MDIO__REGS_MDIO_VERSION_REG" offset="0x0" width="32" description="version_reg">
		<bitfield id="MODID" width="16" begin="31" end="16" resetval="0x7" description="Module ID" range="31 - 16" rwaccess="R"/> 
		<bitfield id="REVMAJ" width="8" begin="15" end="8" resetval="0x1" description="Major revision value" range="15 - 8" rwaccess="R"/> 
		<bitfield id="REVMINOR" width="8" begin="7" end="0" resetval="0x7" description="Minor revision value" range="7 - 0" rwaccess="R"/>
	</register>
	<register id="PR1_MDIO_V1P7__MDIO__REGS_CONTROL_REG" acronym="PR1_MDIO_V1P7__MDIO__REGS_CONTROL_REG" offset="0x4" width="32" description="control_reg">
		<bitfield id="IDLE" width="1" begin="31" end="31" resetval="0x1" description="MDIO state machine idle" range="31" rwaccess="R"/> 
		<bitfield id="ENABLE" width="1" begin="30" end="30" resetval="0x0" description="Enable control" range="30" rwaccess="R/W"/> 
		<bitfield id="HIGHEST_USER_CHANNEL" width="5" begin="28" end="24" resetval="0x1" description="Highest user channel" range="28 - 24" rwaccess="R"/> 
		<bitfield id="PREAMBLE" width="1" begin="20" end="20" resetval="0x0" description="Preamble disable" range="20" rwaccess="R/W"/> 
		<bitfield id="FAULT" width="1" begin="19" end="19" resetval="0x0" description="Fault indicator" range="19" rwaccess="R/W1TC"/> 
		<bitfield id="FAULT_DETECT_ENABLE" width="1" begin="18" end="18" resetval="0x0" description="Fault detect enable" range="18" rwaccess="R/W"/> 
		<bitfield id="INT_TEST_ENABLE" width="1" begin="17" end="17" resetval="0x0" description="Interrupt test enable" range="17" rwaccess="R/W"/> 
		<bitfield id="CLKDIV" width="16" begin="15" end="0" resetval="0x255" description="Clock divider" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MDIO_V1P7__MDIO__REGS_ALIVE_REG" acronym="PR1_MDIO_V1P7__MDIO__REGS_ALIVE_REG" offset="0x8" width="32" description="alive_reg">
		<bitfield id="ALIVE" width="32" begin="31" end="0" resetval="0x0" description="MDIO alive" range="31 - 0" rwaccess="R/W1TC"/>
	</register>
	<register id="PR1_MDIO_V1P7__MDIO__REGS_LINK_REG" acronym="PR1_MDIO_V1P7__MDIO__REGS_LINK_REG" offset="0xC" width="32" description="link_reg">
		<bitfield id="LINK" width="32" begin="31" end="0" resetval="0x0" description="MDIO link state" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="PR1_MDIO_V1P7__MDIO__REGS_LINK_INT_RAW_REG" acronym="PR1_MDIO_V1P7__MDIO__REGS_LINK_INT_RAW_REG" offset="0x10" width="32" description="link_int_raw_reg">
		<bitfield id="LINKINTRAW" width="2" begin="1" end="0" resetval="0x0" description="MDIO link change event raw value" range="1 - 0" rwaccess="R/W1TC"/>
	</register>
	<register id="PR1_MDIO_V1P7__MDIO__REGS_LINK_INT_MASKED_REG" acronym="PR1_MDIO_V1P7__MDIO__REGS_LINK_INT_MASKED_REG" offset="0x14" width="32" description="link_int_masked_reg">
		<bitfield id="LINKINTMASKED" width="2" begin="1" end="0" resetval="0x0" description="MDIO link change interrupt masked value" range="1 - 0" rwaccess="R/W1TC"/>
	</register>
	<register id="PR1_MDIO_V1P7__MDIO__REGS_LINK_INT_MASK_SET_REG" acronym="PR1_MDIO_V1P7__MDIO__REGS_LINK_INT_MASK_SET_REG" offset="0x18" width="32" description="link_int_mask_set_reg">
		<bitfield id="LINKINTMASKSET" width="1" begin="0" end="0" resetval="0x0" description="MDIO link interrupt mask set" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="PR1_MDIO_V1P7__MDIO__REGS_LINK_INT_MASK_CLEAR_REG" acronym="PR1_MDIO_V1P7__MDIO__REGS_LINK_INT_MASK_CLEAR_REG" offset="0x1C" width="32" description="link_int_mask_clear_reg">
		<bitfield id="LINKINTMASKCLR" width="1" begin="0" end="0" resetval="0x0" description="MDIO link interrupt mask clear" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="PR1_MDIO_V1P7__MDIO__REGS_USER_INT_RAW_REG" acronym="PR1_MDIO_V1P7__MDIO__REGS_USER_INT_RAW_REG" offset="0x20" width="32" description="user_int_raw_reg">
		<bitfield id="USERINTRAW" width="2" begin="1" end="0" resetval="0x0" description="User interrupt raw" range="1 - 0" rwaccess="R/W1TC"/>
	</register>
	<register id="PR1_MDIO_V1P7__MDIO__REGS_USER_INT_MASKED_REG" acronym="PR1_MDIO_V1P7__MDIO__REGS_USER_INT_MASKED_REG" offset="0x24" width="32" description="user_int_masked_reg">
		<bitfield id="USERINTMASKED" width="2" begin="1" end="0" resetval="0x0" description="User interrupt masked" range="1 - 0" rwaccess="R/W1TC"/>
	</register>
	<register id="PR1_MDIO_V1P7__MDIO__REGS_USER_INT_MASK_SET_REG" acronym="PR1_MDIO_V1P7__MDIO__REGS_USER_INT_MASK_SET_REG" offset="0x28" width="32" description="user_int_mask_set_reg">
		<bitfield id="USERINTMASKSET" width="2" begin="1" end="0" resetval="0x0" description="MDIO user interrupt mask set" range="1 - 0" rwaccess="R/W1TS"/>
	</register>
	<register id="PR1_MDIO_V1P7__MDIO__REGS_USER_INT_MASK_CLEAR_REG" acronym="PR1_MDIO_V1P7__MDIO__REGS_USER_INT_MASK_CLEAR_REG" offset="0x2C" width="32" description="user_int_mask_clear_reg">
		<bitfield id="USERINTMASKCLR" width="2" begin="1" end="0" resetval="0x0" description="MDIO user interrupt mask clear" range="1 - 0" rwaccess="R/W1TC"/>
	</register>
	<register id="PR1_MDIO_V1P7__MDIO__REGS_MANUAL_IF_REG" acronym="PR1_MDIO_V1P7__MDIO__REGS_MANUAL_IF_REG" offset="0x30" width="32" description="manual_if_reg">
		<bitfield id="MDIO_MDCLK_O" width="1" begin="2" end="2" resetval="0x0" description="MDIO Clock Output" range="2" rwaccess="R/W"/> 
		<bitfield id="MDIO_OE" width="1" begin="1" end="1" resetval="0x0" description="MDIO Output Enable" range="1" rwaccess="R/W"/> 
		<bitfield id="MDIO_PIN" width="1" begin="0" end="0" resetval="0x0" description="MDIO Pin" range="0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MDIO_V1P7__MDIO__REGS_POLL_REG" acronym="PR1_MDIO_V1P7__MDIO__REGS_POLL_REG" offset="0x34" width="32" description="poll_reg">
		<bitfield id="MANUALMODE" width="1" begin="31" end="31" resetval="0x0" description="MDIO Manual Mode" range="31" rwaccess="R/W"/> 
		<bitfield id="STATECHANGEMODE" width="1" begin="30" end="30" resetval="0x0" description="MDIO State Change Mode" range="30" rwaccess="R/W"/> 
		<bitfield id="IPG" width="8" begin="7" end="0" resetval="0x0" description="MDIO IPG" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MDIO_V1P7__MDIO__REGS_POLL_EN_REG" acronym="PR1_MDIO_V1P7__MDIO__REGS_POLL_EN_REG" offset="0x38" width="32" description="poll_en_reg">
		<bitfield id="POLL_EN" width="32" begin="31" end="0" resetval="0x4294967295" description="MDIO Poll Enable" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MDIO_V1P7__MDIO__REGS_CLAUS45_REG" acronym="PR1_MDIO_V1P7__MDIO__REGS_CLAUS45_REG" offset="0x3C" width="32" description="">
		<bitfield id="CLAUSE45" width="32" begin="31" end="0" resetval="0x0" description="MDIO Clause 45" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MDIO_V1P7__MDIO__REGS_USER_ADDR0_REG" acronym="PR1_MDIO_V1P7__MDIO__REGS_USER_ADDR0_REG" offset="0x40" width="32" description="MDIO USER Address 0">
		<bitfield id="USER_ADDR0" width="16" begin="15" end="0" resetval="0x0" description="MDIO USER Address 0" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MDIO_V1P7__MDIO__REGS_USER_ADDR1_REG" acronym="PR1_MDIO_V1P7__MDIO__REGS_USER_ADDR1_REG" offset="0x44" width="32" description="MDIO USER Address 1">
		<bitfield id="USER_ADDR1" width="16" begin="15" end="0" resetval="0x0" description="MDIO USER Address 1" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MDIO_V1P7__MDIO__REGS_USER_ACCESS_REG" acronym="PR1_MDIO_V1P7__MDIO__REGS_USER_ACCESS_REG" offset="0x80" width="32" description="user_access_reg">
		<bitfield id="GO" width="1" begin="31" end="31" resetval="0x0" description="Go" range="31" rwaccess="R/W1TS"/> 
		<bitfield id="WRITE" width="1" begin="30" end="30" resetval="0x0" description="Write" range="30" rwaccess="R/W"/> 
		<bitfield id="ACK" width="1" begin="29" end="29" resetval="0x0" description="Acknowledge" range="29" rwaccess="R/W"/> 
		<bitfield id="REGADR" width="5" begin="25" end="21" resetval="0x0" description="Register address" range="25 - 21" rwaccess="R/W"/> 
		<bitfield id="PHYADR" width="5" begin="20" end="16" resetval="0x0" description="PHY address" range="20 - 16" rwaccess="R/W"/> 
		<bitfield id="DATA" width="16" begin="15" end="0" resetval="0x0" description="User data" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MDIO_V1P7__MDIO__REGS_USER_PHY_SEL_REG" acronym="PR1_MDIO_V1P7__MDIO__REGS_USER_PHY_SEL_REG" offset="0x84" width="32" description="user_phy_sel_reg">
		<bitfield id="LINKSEL" width="1" begin="7" end="7" resetval="0x0" description="Link status determination select" range="7" rwaccess="R/W"/> 
		<bitfield id="LINKINT_ENABLE" width="1" begin="6" end="6" resetval="0x0" description="Link change interrupt enable" range="6" rwaccess="R/W"/> 
		<bitfield id="PHYADR_MON" width="5" begin="4" end="0" resetval="0x0" description="PHY address whose link status is monitored" range="4 - 0" rwaccess="R/W"/>
	</register>
</module>