-- phpMyAdmin SQL Dump
-- version 3.4.5
-- http://www.phpmyadmin.net
--
-- Host: localhost
-- Generation Time: Jan 05, 2012 at 09:56 PM
-- Server version: 5.5.16
-- PHP Version: 5.3.8

SET SQL_MODE="NO_AUTO_VALUE_ON_ZERO";
SET time_zone = "+00:00";


/*!40101 SET @OLD_CHARACTER_SET_CLIENT=@@CHARACTER_SET_CLIENT */;
/*!40101 SET @OLD_CHARACTER_SET_RESULTS=@@CHARACTER_SET_RESULTS */;
/*!40101 SET @OLD_COLLATION_CONNECTION=@@COLLATION_CONNECTION */;
/*!40101 SET NAMES utf8 */;

--
-- Database: `cory`
--

-- --------------------------------------------------------

--
-- Table structure for table `companies`
--

CREATE TABLE IF NOT EXISTS `companies` (
  `id` int(11) NOT NULL AUTO_INCREMENT,
  `name` varchar(255) NOT NULL,
  `street` varchar(255) CHARACTER SET latin1 DEFAULT NULL,
  `city` varchar(255) CHARACTER SET latin1 DEFAULT NULL,
  `country` varchar(255) CHARACTER SET latin1 DEFAULT NULL,
  `state` varchar(255) CHARACTER SET latin1 DEFAULT NULL,
  `zip` varchar(255) CHARACTER SET latin1 DEFAULT NULL,
  `phone` varchar(255) CHARACTER SET latin1 DEFAULT NULL,
  `web` varchar(255) CHARACTER SET latin1 DEFAULT NULL,
  `products` text CHARACTER SET latin1,
  `sales` varchar(255) CHARACTER SET latin1 DEFAULT NULL,
  PRIMARY KEY (`id`)
) ENGINE=MyISAM  DEFAULT CHARSET=utf8 AUTO_INCREMENT=4 ;

--
-- Dumping data for table `companies`
--

INSERT INTO `companies` (`id`, `name`, `street`, `city`, `country`, `state`, `zip`, `phone`, `web`, `products`, `sales`) VALUES
(1, 'Applied Materials, Inc.', '', '', '', '', '', '', '', '', ''),
(2, 'Angstrom Sciences', '', '', '', '', '', '', '', '', ''),
(3, 'Redpoint Ventures', '', '', '', '', '', '', '', '', '');

-- --------------------------------------------------------

--
-- Table structure for table `employees`
--

CREATE TABLE IF NOT EXISTS `employees` (
  `id` int(10) unsigned NOT NULL AUTO_INCREMENT,
  `companies_id` int(11) DEFAULT NULL,
  `instances_id` int(11) DEFAULT NULL,
  `name` varchar(255) CHARACTER SET latin1 DEFAULT NULL,
  `title` varchar(255) CHARACTER SET latin1 DEFAULT NULL,
  `geographical_area` varchar(255) CHARACTER SET latin1 DEFAULT NULL,
  `contact_info` text CHARACTER SET latin1,
  `email` varchar(255) CHARACTER SET latin1 DEFAULT NULL,
  `home_street` varchar(255) CHARACTER SET latin1 DEFAULT NULL,
  `home_city` varchar(255) CHARACTER SET latin1 DEFAULT NULL,
  `home_state_country` varchar(255) CHARACTER SET latin1 DEFAULT NULL,
  `home_zip` varchar(255) CHARACTER SET latin1 DEFAULT NULL,
  `home_phone` varchar(255) CHARACTER SET latin1 DEFAULT NULL,
  `actual_location_street` varchar(255) CHARACTER SET latin1 DEFAULT NULL,
  `actual_location_city` varchar(255) CHARACTER SET latin1 DEFAULT NULL,
  `actual_location_state` varchar(255) CHARACTER SET latin1 DEFAULT NULL,
  `profile` text CHARACTER SET latin1,
  `date_entered` datetime DEFAULT NULL,
  `date_update` datetime DEFAULT NULL,
  `misc_info` text CHARACTER SET latin1,
  PRIMARY KEY (`id`),
  UNIQUE KEY `name` (`name`)
) ENGINE=MyISAM  DEFAULT CHARSET=utf8 AUTO_INCREMENT=25 ;

--
-- Dumping data for table `employees`
--

INSERT INTO `employees` (`id`, `companies_id`, `instances_id`, `name`, `title`, `geographical_area`, `contact_info`, `email`, `home_street`, `home_city`, `home_state_country`, `home_zip`, `home_phone`, `actual_location_street`, `actual_location_city`, `actual_location_state`, `profile`, `date_entered`, `date_update`, `misc_info`) VALUES
(1, 1, 1, 'Michael Stowell', 'Cheif Scientist Advanced Technologies at AMAT', 'Greater Denver Area Colorado CO', 'Company HQ\nApplied Materials, Inc.\n3050 Bowers Avenue\nP.O. Box 58039\nSanta Clara, CA 95054-3299\nU.S.A.\n\nTel: 1 408 727 5555\nFax: 1 408 748 9943', '', '', '', '', '', '', '', '', '', 'Michael Stowell\nCheif Scientist Advanced Technologies at AMAT\n\nSummary\nA highly self motivated Chief Research Scientist, Equipment Designer / Inventor with 20 years\nexperience in innovative process & equipment design solutions for the Nuclear, Semi-conductor,\nSolar, Display, Glass and Medical industries.\nPVD, CVD (Thermal and Plasma enhanced), EB, IBAD, PECVD\n\n28 patents granted and 43 patents pending related to plasma based deposition and etch processes\nand hardware.\n\nSpecialties\nMaterials Science, Plasma source developement, PVD, CVD (Thermal and Plasma enhanced), EB,\nIBAD, PECVD, Electronics engineering, Software Engineering\n\nExperience\nChief Scientist Advanced Technologies Office of the CTO at Applied Materials Corp.\n2000 - Present (11 years)\n\nChief Scientist Advacned Technologies Group at Applied Films Corporation\n2000 - 2006 (6 years)\n\nSenior Member Technical Staff at Yazaki Technical Center America\n1995 - 2000 (5 years)\n\nResponsibilities included conceptualizing, designing and construction of industrial vacuum\nequipment, processes and test equipment for consumer and semi-conductor industries.\nResponsibilities also included product specification, cost estimations, scheduling and production of\nall prototype and production equipment. Project specification to acceptance responsibilities.\n\nSkills\nScience\nInnovation\nProduct Development\n\nEducation\nColorado State University\n\nBS, Working on MS, Plasma Physics, 2000 - 2004\n\n10 Patent Applications:\n\n1. Stowell; Michael W. ;   et al.  April 28, 2011\nDYNAMIC VERTICAL MICROWAVE DEPOSITION OF DIELECTRIC LAYERS\n\nAbstract\n\nSystems and methods for depositing protection and dielectric layers using a vertical microwave deposition processes are provided. In some embodiments, a microwave antenna is vertically attached to a sidewall of a processing chamber. A substrate can be introduced of placed within the processing chamber in a substantially vertical configuration or in a configuration where the substrate is parallel to a sidewall of the processing chamber. A plasma can be formed with the microwave antenna and various precursor materials, such as precursors that include magnesium or silicon. A processing chamber with multiple sub-chambers is also provided according to some embodiments of the invention. Various sub-chambers can have vertical microwave plasma line sources. Other sub-chambers can providing heating and other processes. At least one substrate supporting member can be used to move the substrate vertically from one sub-chamber to another.\n\nInventors:  Stowell; Michael W.; (Loveland, CO) ; Michael; Klaus; (Gelnhausen, DE)\n\n2. Stowell; Michael W.  March 31, 2011\nCURVED MICROWAVE PLASMA LINE SOURCE FOR COATING OF THREE-DIMENSIONAL SUBSTRATES\n\nAbstract\n\nDeposition system and methods for dynamic and static coatings are provided. A deposition system for dynamic coating includes a processing chamber, a non-linear coaxial microwave source, and a substrate support member disposed inside the processing chamber for holding a non-planar substrate. The substrate has a first contour along a first direction and a second contour along a second direction orthogonal to the first direction. The deposition system further includes a carrier gas line for providing a flow of sputtering agents inside the processing chamber and a feedstock gas line for providing a flow of precursor gases. The deposition system for static coating includes a substrate support member disposed inside the processing chamber for holding a non-planar substrate and an array of curved coaxial microwave sources within the processing chamber. The curved coaxial microwave sources are spaced along the second direction to cover the substrate.\n\nInventors:  Stowell; Michael W.; (Loveland, CO)\n\n3. Stowell; Michael W.  March 31, 2011\nHIGH EFFICIENCY LOW ENERGY MICROWAVE ION/ELECTRON SOURCE\n\nAbstract\n\nA microwave charged particle source is provided according to various embodiments of the invention. The microwave charged particle source can include a coaxial antenna for generating microwaves and a dielectric layer surrounding the antenna. The microwave charged particle source can also include a first gas line outside the dielectric layer for providing sputtering gases and/or a second gas line for providing cooling gas in a space between the antenna and dielectric layer. The microwave charged particle source can further include a containment shield partially surrounding the dielectric layer and an extraction grid disposed on or near an aperture in the containment shield. In use, charged particles can be formed with the generated microwaves from sputtering gases. And the charged particles can be accelerated under an electric field created from a voltage applied to the extraction grid. A method for providing microwave charged particle source is also provided.\n\nInventors:  Stowell; Michael W.; (Loveland, CO)\n\n4. STOWELL; Michael W.  April 1, 2010\nMICROWAVE PLASMA CONTAINMENT SHIELD SHAPING\n\nAbstract\n\nThe present invention provides microwave systems and methods for achieving better control of process and film properties by optimizing plasma containment shield shaping around an antenna. By using a containment shield, plasma generated by microwave may become more homogeneous, and the pressure inside a processing chamber may be reduced. By optimizing the shape of the containment shield, the lifetime of metastable radical species may be increased. One aspect of extending the lifetime of metastable radical species is to allow better control of chemical reaction and thus help achieve the desired film properties. For an array of antennas, the containment shield comprises a dielectric coated metal base with dividers between the antennas. The divider comprises a dielectric material or a mixture of a dielectric layer and a dielectric coated metal layer, and allows coupling among the antennas. Such a dielectric coated metal containment shield may be easier to be manufactured at lower cost than a containment shield comprising only dielectric material such as quartz.\n\nInventors:  STOWELL; Michael W.; (Loveland, CO)\n\n5. Stowell; Michael W.  April 1, 2010\nMICROSTRIP ANTENNA ASSISTED IPVD\n\nAbstract\n\nThe invention provides a microwave source to assist in sputtering deposition. Such a microwave source comprises a microstrip antenna that is attached to an end of a dielectric layer outside a sputtering target or cathode. The microstrip antenna comprising a dielectric coated metal strip radiates microwave between the sputtering cathode and a cathode dark space that is formed near the sputtering cathode. The microwave enhances plasma density in the cathode dark space. With the assistance of the microwave source, the sputtering target is able to operate at a lower pressure, a lower voltage and may yield higher deposition rates than without the microwave source. The target may have a generally circular or rectangular cross section. The microstrip may be of a curved strip such as a ring shape or a straight strip, depending upon the shape of the sputtering target.\n\nInventors:  Stowell; Michael W.; (Loveland, CO)\n\n6. STOWELL; MICHAEL W. ;   et al.  November 19, 2009\nMICROWAVE-ASSISTED ROTATABLE PVD\n\nAbstract\n\nDisclosed invention uses a coaxial microwave antenna to enhance ionization in PVD or IPVD. The coaxial microwave antenna increases plasma density homogeneously adjacent to a sputtering cathode or target that is subjected to a power supply. The coaxial microwave source generates electromagnetic waves in a transverse electromagnetic (TEM) mode. The invention also uses a magnetron proximate the sputtering cathode or target to further enhance the sputtering. Furthermore, for high utilization of expensive target materials, a target can rotate to improve the utilization efficiency. The target comprises dielectric materials, metals, or semiconductors. The target also has a cross section being substantially symmetric about a central axis that the target rotates around. The target may have a substantially circular or annular a cross section.\n \nInventors:  STOWELL; MICHAEL W.; (Loveland, CO) ; Newcomb; Richard; (McKeesport, PA)\n\n7. STOWELL; MICHAEL W. ;   et al.  November 12, 2009\nMICROWAVE ROTATABLE SPUTTERING DEPOSITION\n\nAbstract\n\nDisclosed is an invention that uses a coaxial microwave antenna as a primary plasma source in PVD. The coaxial microwave antenna is positioned inside a sputtering target. Instead of using a cathode assist in sputtering, microwaves generated from the coaxial microwave antenna may leak through the sputtering target that comprises a dielectric material to form microwave plasma outside the sputtering target. To further enhance plasma density, a magnetron or a plurality of magnetrons may be added inside the target to help confine secondary electrons. An electric potential may be formed between adjacent magnetrons and may further enhance ionization. To achieve directional control of the generated microwaves, a shield that comprises a dielectric material or dielectric material coated metal may be added proximate the coaxial microwave antenna. Furthermore, for high utilization of expensive target materials, a target can rotate to improve the utilization efficiency.\n\nInventors:  STOWELL; MICHAEL W.; (Loveland, CO) ; Krishna; Nety; (Sunnyvale, CA)\n\n8. STOWELL; MICHAEL W. ;   et al.  September 24, 2009\nCOAXIAL MICROWAVE ASSISTED DEPOSITION AND ETCH SYSTEMS\n\nAbstract\n\nDisclosed are systems for achieving improved film properties by introducing additional processing parameters, such as a movable position for the microwave source and pulsing power to the microwave source, and extending the operational ranges and processing windows with the assistance of the microwave source. A coaxial microwave antenna is used for radiating microwaves to assist in physical vapor deposition (PVD) or chemical vapor deposition (CVD) systems. The system may use a coaxial microwave antenna inside a processing chamber, with the antenna being movable between a substrate and a plasma source, such as a sputtering target, a planar capacitively generated plasma source, or an inductively coupled source. In a special case when only a microwave plasma source is present, the position of the microwave antenna is movable relative to a substrate. The coaxial microwave antenna adjacent to the plasma source can assist the ionization more homogeneously and allow substantially uniform deposition over large areas.\n\nInventors:  STOWELL; MICHAEL W.; (Loveland, CO) ; Krishna; Nety; (Sunnyvale, CA) ; Hofmann; Ralf; (Soquel, CA) ; Griffith; Joe; (San Jose, CA)\n\n9. Stowell; Michael W. ;   et al.  September 24, 2009\nSurface preheating treatment of plastics substrate\n\nAbstract\n\nA source of IR radiation is used to heat a plastic substrate in a fast fashion inside a processing chamber, where the processing chamber is configured to preheat the plastic substrate and to perform thin film deposition, such as chemical vapor deposition (CVD) or physical vapor deposition (PVD), or plasma etching and cleaning. One aspect of using the source of IR radiation is to preheat only the surface of the plastic substrate while the core of the plastic substrate remains substantially unheated, so that the structure of the plastic substrate may remain unchanged. Meanwhile, the surface properties of the plastic substrate may be modified after the preheating treatment. The source of IR radiation may be provided at wavelength selected to substantially match the absorption wavelength of the plastic substrate. The plastic substrate moves through the heat flux zone generated by the source of IR radiation at a controllable speed.\n\nInventors:  Stowell; Michael W.; (Loveland, CO) ; Krishna; Nety; (Sunnyvale, CO)\n\n10. Stowell; Michael W. ;   et al.  August 20, 2009\nIndex modified coating on polymer substrate\n\nAbstract\n\nThe invention includes the structure of a multilayer protective coating, which may have, among other properties, scratch resistance, UV absorption, and an effective refractive index matched to a polymer substrate such as polycarbonate. Each layer may contain multiple components consisting of organic and inorganic materials. The multilayer protective coating includes interleaved organic layers and inorganic layers. The organic layers may have 20% or more organic compounds such as SiO.sub.xC.sub.yH.sub.z. The inorganic layers may have 80% or more inorganic materials, such as SiO.sub.2, SiO.sub.xN.sub.y, and ZnO, or mixtures thereof. Each layer of the multilayer protective coating is a micro layer and may have a thickness of 5 angstroms or less in various embodiments. The multilayer protective coating may contain in the order of hundreds or thousands of micro layers, depending upon the design requirement of applications. In each micro layer, the components may have substantially continuous variations in concentration.\n\nInventors:  Stowell; Michael W.; (Loveland, CO) ; Campo; Manuel D.; (Hanau, DE)\n\n3 Patents:\n\n1. Stowell ,   et al.  August 9, 2011\nIndex modified coating on polymer substrate\n\nAbstract\n\nThe invention includes the structure of a multilayer protective coating, which may have, among other properties, scratch resistance, UV absorption, and an effective refractive index matched to a polymer substrate such as polycarbonate. Each layer may contain multiple components consisting of organic and inorganic materials. The multilayer protective coating includes interleaved organic layers and inorganic layers. The organic layers may have 20% or more organic compounds such as SiO.sub.xC.sub.yH.sub.z. The inorganic layers may have 80% or more inorganic materials, such as SiO.sub.2, SiO.sub.xN.sub.y, and ZnO, or mixtures thereof. Each layer of the multilayer protective coating is a micro layer and may have a thickness of 5 angstroms or less in various embodiments. The multilayer protective coating may contain in the order of hundreds or thousands of micro layers, depending upon the design requirement of applications. In each micro layer, the components may have substantially continuous variations in concentration.\n\nInventors:  Stowell; Michael W. (Loveland, CO), Campo; Manuel D. (Hanau, DE) \n\n2. Stowell  November 30, 2010\nSystem and method for modulation of power and power related functions of PECVD discharge sources to achieve new film properties\n\nAbstract\n\nA method of generating a film during a chemical vapor deposition process is disclosed. One embodiment includes generating a first electrical pulse having a first pulse amplitude; using the first electrical pulse to generate a first density of radicalized species; disassociating a feedstock gas using the radicalized species in the first density of radicalized species, thereby creating a first deposition material; depositing the first deposition material on a substrate; generating a second electrical pulse having a second pulse amplitude, wherein the second pulse amplitude is different from the first pulse width; using the second electrical pulse to generate a second density of radicalized species; disassociating a feedstock gas using the radicalized species in the second density of radicalized species, thereby creating a second deposition material; and depositing the second plurality of deposition materials on the first deposition material.\n\nInventors:  Stowell; Michael W. (Loveland, CO) \n\n\n3. Stowell ,   et al.  June 23, 2009\nSystem and method for generating ions and radicals\n\nAbstract\n\nA system and method for producing electrons and ions are disclosed. One embodiment includes an outer electrode with a discharge chamber; an inner electrode positioned inside the discharge chamber, the inner electrode positioning forming a upper portion of the discharge chamber and a lower portion of the discharge chamber; and a gas inlet positioned in the lower portion of the discharge chamber; wherein a plasma formed within the lower portion of the discharge chamber provides priming particles usable to form a plasma in the upper portion of the discharge chamber.\nInventors:  Stowell; Michael W. (Loveland, CO), Klemm; Guenter (Nidda, DE), Lotz; Hans-Georg (Grundau-Rothenbergen, DE), Hacker; Volker (Altenstadt, DE) ', '0000-00-00 00:00:00', '0000-00-00 00:00:00', ''),
(2, 2, 1, 'Richard Newcomb', 'Manager R&D ', 'Greater Pittsburgh Area Pennsylvania PA', 'Company HQ\n40 S Linden St\nDuquesne, PA 15110\n 412 469 8466\n(412) 469-0457', '', '', '', '', '', '', '', '', '', 'Richard Newcomb\nManager R&D at Angstrom Sciences\n\nExperience\nManager R&D at Angstrom Sciences\n\nManager - R&D at Applied Films\n2001 - 2006 (5 years)\n\nManager - Hardware Development at BOC Coating Technology\n1990 - 2001 (11 years)\n\nEducation\nCalifornia State Polytechnic University-Pomona\n\nBSChE,  1979 - 1982\n\nUniversity of Arizona\n\nEngineering, 1977 - 1979\n\n1 Patent Applications:\n\nSTOWELL; MICHAEL W. ;   et al.  November 19, 2009\nMICROWAVE-ASSISTED ROTATABLE PVD\n\nAbstract\n\nDisclosed invention uses a coaxial microwave antenna to enhance ionization in PVD or IPVD. The coaxial microwave antenna increases plasma density homogeneously adjacent to a sputtering cathode or target that is subjected to a power supply. The coaxial microwave source generates electromagnetic waves in a transverse electromagnetic (TEM) mode. The invention also uses a magnetron proximate the sputtering cathode or target to further enhance the sputtering. Furthermore, for high utilization of expensive target materials, a target can rotate to improve the utilization efficiency. The target comprises dielectric materials, metals, or semiconductors. The target also has a cross section being substantially symmetric about a central axis that the target rotates around. The target may have a substantially circular or annular a cross section.\n\nInventors:  STOWELL; MICHAEL W.; (Loveland, CO) ; Newcomb; Richard; (McKeesport, PA)\n\n', '0000-00-00 00:00:00', '0000-00-00 00:00:00', ''),
(3, 3, 1, 'Nety Krishna\n', 'Partner', 'San Francisco Bay Area California CA', 'Company HQ\n3000 Sand Hill Rd\nMenlo Park, CA 94025\n 650 926 5600', '', '', '', '', '', '', '', '', '', 'Nety Krishna\nPartner at Redpoint Ventures\n\nExperience\nPartner at Redpoint Ventures\nJanuary 2009 - Present (2 years 11 months)\n\nSenior Director, CTO Office at Applied Materials\nSeptember 1995 - January 2009 (13 years 5 months)\n\nScientist at Univ of Colorado, Boulder/ Stanford Linear Accelerator Center\nOctober 1989 - September 1995 (6 years)\n\nSLAC Linear Detector (SLD) Collaboration\nDrift chamber detector group;\nExperiment commissioning;\nOffline data analysis;\nB lifetime physics\n\nResearch Scientist at SLAC National Accelerator Laboratory\n1989 - 1995 (6 years)\n\nEducation\nRice University\n1984 - 1989\n\nOak Grove School, Jharipani\n\nLast 10 out of 15 Patent Applications:\n\n1. Rana; Virendra V.S. ;   et al.  July 29, 2010\nSOLAR CELL PATTERNING AND METALLIZATION\n\nAbstract\n\nEmbodiments of the present invention generally provide methods for forming conductive structures on the surfaces of a solar cell. In one embodiment, conductive structures are formed on the front surface of a solar cell by depositing a sacrificial polymer layer, forming patterned lines in the sacrificial polymer via a fluid jet, depositing metal layers over the front surface of the solar cell, and performing lift off of the metal layers deposited over the sacrificial polymer by dissolving the sacrificial polymer with a water based solvent. In another embodiment, conductive structures are formed on the back surface of a solar cell by depositing a sacrificial polymer layer, forming patterned lines in the sacrificial polymer via a fluid jet, depositing a metal layer over the back surface of the solar cell, and performing lift off of the metal layer deposited over the sacrificial polymer by dissolving the sacrificial polymer with a water based solvent, and completing selective metallization of the remaining metal lines.\n\nInventors:  Rana; Virendra V.S.; (Los Gatos, CA) ; Eberspacher; Chris; (Palo Alto, CA) ; Armstrong; Karl J.; (San Jose, CA) ; Krishna; Nety M.; (Sunnyvale, CA)\n\n2. SINGH; Kaushal K. ;   et al.  July 15, 2010\nCOPPER DELAFOSSITE TRANSPARENT P-TYPE SEMICONDUCTOR THIN FILM DEVICES\n\nAbstract\n\nMethods for fabrication of copper delafossite materials include a low temperature sol-gel process for synthesizing CuBO.sub.2 powders, and a pulsed laser deposition (PLD) process for forming thin films of CuBO.sub.2, using targets made of the CuBO.sub.2 powders. The CuBO.sub.2 thin films are optically transparent p-type semiconductor oxide thin films. Devices with CuBO.sub.2 thin films include p-type transparent thin film transistors (TTFT) comprising thin film CuBO.sub.2 as a channel layer and thin film solar cells with CuBO.sub.2 p-layers. Solid state dye sensitized solar cells (SS-DSSC) comprising CuBO.sub.2 in various forms, including ""core-shell"" and ""nano-couple"" particles, and methods of manufacture, are also described.\n\nInventors:  SINGH; Kaushal K.; (Santa Clara, CA) ; NALAMASU; Omkaram; (San Jose, CA) ; KRISHNA; Nety M.; (Sunnyvale, CA) ; SNURE; Michael; (Salt Lake City, UT) ; TIWARI; Ashutosh; (Sandy, UT)\n\n3. VERHAVERBEKE; STEVEN ;   et al.  April 22, 2010\nPATTERNING OF MAGNETIC THIN FILM USING ENERGIZED IONS\n\nAbstract\n\nA method for patterning a magnetic thin film on a substrate includes: providing a pattern about the magnetic thin film, with selective regions of the pattern permitting penetration of energized ions of one or more elements. Energized ions are generated with sufficient energy to penetrate selective regions and a portion of the magnetic thin film adjacent the selective regions. The substrate is placed to receive the energized ions. The portions of the magnetic thin film are rendered to exhibit a magnetic property different than selective other portions. A method for patterning a magnetic media with a magnetic thin film on both sides of the media is also disclosed.\n\nInventors:  VERHAVERBEKE; STEVEN; (San Francisco, CA) ; Nalamasu; Omkaram; (San Jose, CA) ; Foad; Majeed; (Sunnyvale, CA) ; Venkatesan; Mahalingam; (San Jose, CA) ; Krishna; Nety M.; (Sunnyvale, CA)\n\n4. STOWELL; MICHAEL W. ;   et al.  November 12, 2009\nMICROWAVE ROTATABLE SPUTTERING DEPOSITION\n\nAbstract\n\nDisclosed is an invention that uses a coaxial microwave antenna as a primary plasma source in PVD. The coaxial microwave antenna is positioned inside a sputtering target. Instead of using a cathode assist in sputtering, microwaves generated from the coaxial microwave antenna may leak through the sputtering target that comprises a dielectric material to form microwave plasma outside the sputtering target. To further enhance plasma density, a magnetron or a plurality of magnetrons may be added inside the target to help confine secondary electrons. An electric potential may be formed between adjacent magnetrons and may further enhance ionization. To achieve directional control of the generated microwaves, a shield that comprises a dielectric material or dielectric material coated metal may be added proximate the coaxial microwave antenna. Furthermore, for high utilization of expensive target materials, a target can rotate to improve the utilization efficiency.\n\nInventors:  STOWELL; MICHAEL W.; (Loveland, CO) ; Krishna; Nety; (Sunnyvale, CA)\n\n5. STOWELL; MICHAEL W. ;   et al.  September 24, 2009\nCOAXIAL MICROWAVE ASSISTED DEPOSITION AND ETCH SYSTEMS\n\nAbstract\n\nDisclosed are systems for achieving improved film properties by introducing additional processing parameters, such as a movable position for the microwave source and pulsing power to the microwave source, and extending the operational ranges and processing windows with the assistance of the microwave source. A coaxial microwave antenna is used for radiating microwaves to assist in physical vapor deposition (PVD) or chemical vapor deposition (CVD) systems. The system may use a coaxial microwave antenna inside a processing chamber, with the antenna being movable between a substrate and a plasma source, such as a sputtering target, a planar capacitively generated plasma source, or an inductively coupled source. In a special case when only a microwave plasma source is present, the position of the microwave antenna is movable relative to a substrate. The coaxial microwave antenna adjacent to the plasma source can assist the ionization more homogeneously and allow substantially uniform deposition over large areas.\n\nInventors:  STOWELL; MICHAEL W.; (Loveland, CO) ; Krishna; Nety; (Sunnyvale, CA) ; Hofmann; Ralf; (Soquel, CA) ; Griffith; Joe; (San Jose, CA)\n\n6. Stowell; Michael W. ;   et al.  September 24, 2009\nSurface preheating treatment of plastics substrate\n\nAbstract\n\nA source of IR radiation is used to heat a plastic substrate in a fast fashion inside a processing chamber, where the processing chamber is configured to preheat the plastic substrate and to perform thin film deposition, such as chemical vapor deposition (CVD) or physical vapor deposition (PVD), or plasma etching and cleaning. One aspect of using the source of IR radiation is to preheat only the surface of the plastic substrate while the core of the plastic substrate remains substantially unheated, so that the structure of the plastic substrate may remain unchanged. Meanwhile, the surface properties of the plastic substrate may be modified after the preheating treatment. The source of IR radiation may be provided at wavelength selected to substantially match the absorption wavelength of the plastic substrate. The plastic substrate moves through the heat flux zone generated by the source of IR radiation at a controllable speed.\n\nInventors:  Stowell; Michael W.; (Loveland, CO) ; Krishna; Nety; (Sunnyvale, CO)\n\n7. Kwak; Byung Sung ;   et al.  June 11, 2009\nMETHOD FOR HIGH VOLUME MANUFACTURING OF THIN FILM BATTERIES\n\nAbstract\n\nConcepts and methods are provided to reduce the cost and complexity of thin film battery (TFB) high volume manufacturing by eliminating and/or minimizing the use of conventional physical (shadow) masks. Laser scribing and other alternative physical maskless patterning techniques meet certain or all of the patterning requirements. In one embodiment, a method of manufacturing thin film batteries comprises providing a substrate, depositing layers corresponding to a thin film battery structure on the substrate, the layers including, in order of deposition, a cathode, an electrolyte and an anode, wherein at least one of the deposited layers is unpatterned by a physical mask during deposition, depositing a protective coating, and scribing the layers and the protective coating. Further, the edges of the layers may be covered by an encapsulation layer. Furthermore, the layers may be deposited on two substrates and then laminated to form the thin film battery.\n\nInventors:  Kwak; Byung Sung; (Portland, OR) ; Krishna; Nety M.; (Sunnyvale, CA) ; Eisenbelser; Kurt; (Tempe, AZ) ; Dauksher; William J.; (Mesa, AZ) ; Candelaria; Jon; (Scottsdale, AZ)\n\n8. Weidman; Timothy W. ;   et al.  October 18, 2007\nRELIABLE FUEL CELL ELECTRODE DESIGN\n\nAbstract\n\nThe present invention generally relates to the creation of fuel cell components and the method of forming the various fuel cell components that have an improved lifetime, lower production cost and improved process performance. The invention generally includes treating or conditioning a substrate surface by depositing a material layer, or layers, having good adhesion to the substrate, low electrical resistivity (high conductivity) and has good resistance to chemical attack during the operation of fuel cell. The substrate may be, for example, a fuel cell part, a conductive plate, a separator plate, a bipolar plate or an end plate, among others. In one embodiment, the substrate surface is treated or conditioned by exposing at least a portion of it to a gas or liquid comprising ruthenium tetroxide.\n\nInventors:  Weidman; Timothy W.; (Sunnyvale, CA) ; Armstrong; Karl J.; (San Jose, CA) ; Eaglesham; David J.; (Perrysburg, OH) ; Krishna; Nety; (Sunnyvale, CA) ; Hofmann; Ralf; (Soquel, CA) ; Stewart; Michael P.; (Mountain View, CA)\n\n9. Sun, Bingxi ;   et al.  September 2, 2004\nMethod of cleaning a surface of a material layer\n\nAbstract\n\nA method for removing a reducible contaminant, such as an oxide or organic material, from a surface of a material layer comprises contacting an exposed dielectric layer with one or more suppressant species. The exposed dielectric layer and the material layer are contacted with the reducing species. Contacting the exposed dielectric layer with the suppressant species suppresses reactions between the exposed dielectric layer and the reducing species. Contacting the dielectric layer with the suppressant species may prevent the reducing gas from increasing the dielectric constant of the dielectric layer.\n\nInventors:  Sun, Bingxi; (Stanford, CA) ; Pung, David M.; (Portland, OR) ; Bodke, Ashish; (Sunnyvale, CA) ; Krishna, Nety M.; (Sunnyvale, CA)\n\n10. Sun, Bingxi ;   et al.  January 29, 2004\nMethod of cleaning a surface of a material layer\n\nAbstract\n\nA method for removing a reducible contaminant, such as an oxide or organic material, from a surface of a material layer comprises contacting an exposed dielectric layer with one or more suppressant species. The exposed dielectric layer and the material layer are contacted with the reducing species. Contacting the exposed dielectric layer with the suppressant species suppresses reactions between the exposed dielectric layer and the reducing species. Contacting the dielectric layer with the suppressant species may prevent the reducing gas from increasing the dielectric constant of the dielectric layer.\n\nInventors:  Sun, Bingxi; (Stanford, CA) ; Pung, David M.; (Portland, OR) ; Bodke, Ashish; (Sunnyvale, CA) ; Krishna, Nety M.; (Sunnyvale, CA)\n\n\n2 Patents:\n\n1. Kwak ,   et al.  May 4, 2010\nLaminated electrically tintable windows\n\nAbstract\n\nA method of manufacturing electrically tintable window glass with a variety of sizes and functionalities is described. The method comprises: (a) providing a large format glass substrate; (b) fabricating a plurality of electrically tintable thin film devices on the large format glass substrate; (c) cutting the large format glass substrate into a plurality of electrically tintable pieces, each electrically tintable piece including one of the plurality of electrically tintable thin film devices; (d) providing a plurality of window glass pieces; (e) matching each one of the plurality of electrically tintable pieces with a corresponding one of the plurality of window glass pieces; and (f) laminating each of the matched electrically tintable pieces and window glass pieces. The lamination may result in the electrically tintable device either being sandwiched between the glass substrate and the window glass piece or on the surface of the laminated pieces. The electrically tintable device is an electrochromic device.\n\nInventors:  Kwak; Byung-Sung Leo (Portland, OR), Haas; Dieter (San Jose, CA), Bangert; Stefan (Hessen, DE), Krishna; Nety M. (Sunnyvale, CA), Hoffmann; Winfried (Hanau-Steinheim, DE) \n\n2. Das ,   et al.  February 20, 2001\nNon-intrusive, on-the-fly (OTF) temperature measurement and monitoring system\n\nAbstract\n\nThe present invention provides an apparatus and method for measuring the temperature of a moving radiant object. A probe, such as a pyrometer, is disposed in an opening of a vacuum chamber adjacent a radiation transparent window. The probe defines an optical path which intercepts the radiant object entering or exiting a processing chamber. The radiant object is moved through the optical path and emits electromagnetic waves. The electromagnetic waves are collected by the probe and transmitted to a signal processing unit where the waves are detected and converted to a temperature reading. If desired, the accumulated data may then be used to generate a cooling curve representing the thermal effects experienced by the radiant object. Extrapolation or correlation methods may be used to extend the cooling curve to points in time prior to or after the data collected by the probe.\n\nInventors:  Das; Ashok (Sunnyvale, CA), Krishna; Nety (Sunnyvale, CA), Schweitzer; Marc (San Jose, CA), Patadia; Nalin (Campbell, CA), Yang; Wei (Fremont, CA), Kelkar; Umesh (Sunnyvale, CA), Parkhe; Vijay (Sunnyvale, CA), Petitt; Scot (Sunnyvale, CA), Khurana; Nitin (Santa Clara, CA) ', '0000-00-00 00:00:00', '0000-00-00 00:00:00', ''),
(4, 1, 1, 'Ralf Hofmann\n', 'Sr. Member of Technical Staff ', 'San Francisco Bay Area California CA', 'Company HQ\nApplied Materials, Inc.\n3050 Bowers Avenue\nP.O. Box 58039\nSanta Clara, CA 95054-3299\nU.S.A.\n\nTel: 1 408 727 5555\nFax: 1 408 748 9943', '', '', '', '', '', '', '', '', '', 'Ralf Hofmann\nSr. Member of Technical Staff at Applied Materials, Inc.\n\nExperience\nSr. Member of Technical Staff at Applied Materials, Inc.\nJuly 2003 - Present (8 years 5 months)\nAdvanced Technologies Group, Office of the CTO\ninvestigate new concepts and technologies for the renewable energy sector and the semiconductor\nindustry\n\nOwner at RH Consulting\nDecember 2001 - June 2003 (1 year 7 months)\nengineering management for two early stage start-ups in the telecommunication and transportation\nsector\n\nDesign Engineer at ZMD America\nFebruary 2001 - November 2001 (10 months)\nASIC design and performance simulation\n\nSr. Process Engineer at Applied Materials\nJanuary 1996 - February 2001 (5 years 2 months)\ntechnology development for PVD processes\n\nEducation\nTechnische Universit√§t Chemnitz\nDipl.-Ing. (MSEE), 1990 - 1995\n\n9 Patent Applications:\n\n1. Hofmann; Ralf ;   et al.  September 22, 2011\nDIELECTRIC DEPOSITION USING A REMOTE PLASMA SOURCE\n\nAbstract\n\nA sputter deposition system comprises a vacuum chamber including a vacuum pump for maintaining a vacuum in the vacuum chamber, a gas inlet for supplying process gases to the vacuum chamber, a sputter target and a substrate holder within the vacuum chamber, and a plasma source attached to the vacuum chamber and positioned remotely from the sputter target, the plasma source being configured to form a high density plasma beam extending into the vacuum chamber. The plasma source may include a rectangular cross-section source chamber, an electromagnet, and a radio frequency coil, wherein the rectangular cross-section source chamber and the radio frequency coil are configured to give the high density plasma beam an elongated ovate cross-section. Furthermore, the surface of the sputter target may be configured in a non-planar form to provide uniform plasma energy deposition into the target and/or uniform sputter deposition at the surface of a substrate on the substrate holder. The sputter deposition system may include a plasma spreading system for reshaping the high density plasma beam for complete and uniform coverage of the sputter target.\n\nInventors:  Hofmann; Ralf; (Soquel, CA) ; Foad; Majeed A.; (Sunnyvale, CA)\n\n2. KWAK; Byung-Sung Leo ;   et al.  June 9, 2011\nSHADOW MASK ALIGNMENT AND MANAGEMENT SYSTEM\n\nAbstract\n\nA magnetic handling assembly for thin-film processing of a substrate, a system and method for assembling and disassembling a shadow mask to cover a top of a workpiece for exposure to a processing condition. The assembly may include a magnetic handling carrier and a shadow mask disposed over, and magnetically coupled to, the magnetic handling carrier to cover a top of a workpiece that is to be disposed between the shadow mask and the magnetic handling carrier when exposed to a processing condition. A system includes a first chamber with a first support to hold the shadow mask, a second support to hold a handling carrier, and an alignment system to align the shadow mask a workpiece to be disposed between the carrier and shadow mask. The first and second supports are moveable relative to each other.\n\nInventors:  KWAK; Byung-Sung Leo; (Portland, OR) ; BANGERT; Stefan; (Steinau, DE) ; HOFMANN; Ralf; (Soquel, CA) ; KOENIG; Michael; (Frankfurt, DE)\n\n3. Nalamasu; Omkaram ;   et al.  December 16, 2010\nCARBON NANOTUBE-BASED SOLAR CELLS\n\nAbstract\n\nSolar cells are provided with carbon nanotubes (CNTs) which are used: to define a micron/sub-micron geometry of the solar cells; and/or as charge transporters for efficiently removing charge carriers from the absorber layer to reduce the rate of electron-hole recombination in the absorber layer. A solar cell may comprise: a substrate; a multiplicity of areas of metal catalyst on the surface of the substrate; a multiplicity of carbon nanotube bundles formed on the multiplicity of areas of metal catalyst, each bundle including carbon nanotubes aligned roughly perpendicular to the surface of the substrate; and a photoactive solar cell layer formed over the carbon nanotube bundles and exposed surfaces of the substrate, wherein the photoactive solar cell layer is continuous over the carbon nanotube bundles and the exposed surfaces of the substrate. The photoactive solar cell layer may be comprised of amorphous silicon p/i/n thin films; although, concepts of the present invention are also applicable to solar cells with absorber layers of microcrystalline silicon, SiGe, carbon doped microcrystalline silicon, CIS, CIGS, CISSe and various p-type II-VI binary compounds and ternary and quaternary compounds.\n\nInventors:  Nalamasu; Omkaram; (San Jose, CA) ; Gay; Charles; (Westlake Village, CA) ; Pushparaj; Victor L.; (Sunnyvale, CA) ; Singh; Kaushal K.; (Santa Clara, CA) ; Visser; Robert J.; (Menlo Park, CA) ; Foad; Majeed A.; (Sunnyvale, CA) ; Hofmann; Ralf; (Soquel, CA) \n\n4. Singh; Kaushal K. ;   et al.  October 7, 2010\nSULFURIZATION OR SELENIZATION IN MOLTEN (LIQUID) STATE FOR THE PHOTOVOLTAIC APPLICATIONS\n\nAbstract\n\nA method of forming a solar cell incorporating a compound semiconductor is provided. The compound semiconductor is generally of the ""II/VI"" variety, and is formed by depositing one or more group II elements in a vapor deposition process, and then contacting the deposited layer with a liquid bath of the group VI elements. The liquid bath may comprise a pure element or a mixture of elements. The contacting is performed under a non-reactive atmosphere, or vacuum, and any fugitive vapors may be captured by a cold trap and recycled. The substrate may be subsequently annealed to remove any excess of the group VI elements, which may be similarly recycled.\n\nInventors:  Singh; Kaushal K.; (Santa Clara, CA) ; Hofmann; Ralf; (Soquel, CA) ; Krishna; Nety M.; (Sunnyvale, CA)\n\n5. STOWELL; MICHAEL W. ;   et al.  September 24, 2009\nCOAXIAL MICROWAVE ASSISTED DEPOSITION AND ETCH SYSTEMS\n\nAbstract\n\nDisclosed are systems for achieving improved film properties by introducing additional processing parameters, such as a movable position for the microwave source and pulsing power to the microwave source, and extending the operational ranges and processing windows with the assistance of the microwave source. A coaxial microwave antenna is used for radiating microwaves to assist in physical vapor deposition (PVD) or chemical vapor deposition (CVD) systems. The system may use a coaxial microwave antenna inside a processing chamber, with the antenna being movable between a substrate and a plasma source, such as a sputtering target, a planar capacitively generated plasma source, or an inductively coupled source. In a special case when only a microwave plasma source is present, the position of the microwave antenna is movable relative to a substrate. The coaxial microwave antenna adjacent to the plasma source can assist the ionization more homogeneously and allow substantially uniform deposition over large areas.\n\nInventors:  STOWELL; MICHAEL W.; (Loveland, CO) ; Krishna; Nety; (Sunnyvale, CA) ; Hofmann; Ralf; (Soquel, CA) ; Griffith; Joe; (San Jose, CA)\n\n6. Weidman; Timothy W. ;   et al.  October 18, 2007\nRELIABLE FUEL CELL ELECTRODE DESIGN\n\nAbstract\n\nThe present invention generally relates to the creation of fuel cell components and the method of forming the various fuel cell components that have an improved lifetime, lower production cost and improved process performance. The invention generally includes treating or conditioning a substrate surface by depositing a material layer, or layers, having good adhesion to the substrate, low electrical resistivity (high conductivity) and has good resistance to chemical attack during the operation of fuel cell. The substrate may be, for example, a fuel cell part, a conductive plate, a separator plate, a bipolar plate or an end plate, among others. In one embodiment, the substrate surface is treated or conditioned by exposing at least a portion of it to a gas or liquid comprising ruthenium tetroxide.\n\nInventors:  Weidman; Timothy W.; (Sunnyvale, CA) ; Armstrong; Karl J.; (San Jose, CA) ; Eaglesham; David J.; (Perrysburg, OH) ; Krishna; Nety; (Sunnyvale, CA) ; Hofmann; Ralf; (Soquel, CA) ; Stewart; Michael P.; (Mountain View, CA)\n\n7. Brown; Karl M. ;   et al.  August 3, 2006\nApparatus for plasma-enhanced physical vapor deposition of copper with RF source power applied through the workpiece with a lighter-than-copper carrier gas\n\nAbstract\n\nA method of performing physical vapor deposition of copper onto an integrated circuit in a vacuum chamber of a plasma reactor includes providing a copper target near a ceiling of the chamber, placing an integrated circuit wafer on a wafer support pedestal facing the target near a floor of the chamber, introducing a carrier gas into the vacuum chamber having an atomic weight substantially less than the atomic weight of copper, maintaining a target-sputtering plasma at the target to produce a stream comprising at least one of copper atoms and copper ions flowing from the target toward the wafer support pedestal for vapor deposition, maintaining a wafer-sputtering plasma near the wafer support pedestal by capacitively coupling plasma RF source power to the wafer-sputtering plasma, and accelerating copper ions of the wafer sputtering plasma in a direction normal to a surface of the wafer support pedestal.\n\nInventors:  Brown; Karl M.; (Mountain View, CA) ; Pipitone; John; (Livermore, CA) ; Mehta; Vineet; (Sunnyvale, CA) ; Hofmann; Ralf; (Soquel, CA)\n\n8. Brown; Karl M. ;   et al.  August 3, 2006\nPhysical vapor deposition plasma reactor with VHF source power applied through the workpiece\n\nAbstract\n\nA physical vapor deposition plasma reactor includes a vacuum chamber including a sidewall, a ceiling and a wafer support pedestal near a floor of the chamber, and a vacuum pump coupled to the chamber, a process gas inlet coupled to the chamber and a process gas source coupled to the process gas inlet, a metal sputter target at the ceiling, a high voltage D.C. source coupled to the sputter target, an RF plasma source power generator coupled to the wafer support pedestal and having a frequency in a range between about 60 MHz and 81 MHz, and an RF plasma bias power generator coupled to the wafer support pedestal and having a frequency suitable for coupling energy to plasma ions.\n\nInventors:  Brown; Karl M.; (Mountain View, CA) ; Pipitone; John; (Livermore, CA) ; Mehta; Vineet; (Sunnyvale, CA) ; Hofmann; Ralf; (Soquel, CA) ; Wang; Wei W.; (Santa Clara, CA) ; Sherstinsky; Semyon; (San Francisco, CA)\n\n9. Phan; See-Eng ;   et al.  May 4, 2006\nMonitoring a flow distribution of an energized gas\n\nAbstract\n\nA method of detecting a property of an energized gas in a process chamber involves providing a substrate having a hydride precursor in the chamber. The substrate is exposed to an energized gas comprising hydrogen in the chamber to form a hydride compound in the precursor layer. A sheet resistance of the layer is measured to determine the property of the energized gas, such as at least one of the processing uniformity and cleaning ability of the energized gas. One or more process parameters can be selected in relation to the measured sheet resistance to improve the energized gas processing uniformity and cleaning ability.\n\nInventors:  Phan; See-Eng; (San Jose, CA) ; Hofmann; Ralf; (Soquel, CA) ; Zhang; Tong; (Palo Alto, CA) ; Demayo; Yehuda; (San Jose, CA) ; Sankaranarayanan; Sreekrishnan; (Santa Clara, CA) ; Lai; Chiukin Steven; (Sunnyvale, CA)\n\n\n8 Patent:\n\n1. Brown ,   et al.  October 26, 2010\nApparatus for plasma-enhanced physical vapor deposition of copper with RF source power applied through the workpiece with a lighter-than-copper carrier gas\n\nInventors:  Brown; Karl M. (Mountain View, CA), Pipitone; John (Livermore, CA), Mehta; Vineet (Sunnyvale, CA), Hofmann; Ralf (Soquel, CA)  \nCurrent U.S. Class:  204/192.3   Chemistry: electrical and wave energy / With sputter etching \n\n2. Brown ,   et al.  July 17, 2007\nPhysical vapor deposition plasma reactor with VHF source power applied through the workpiece\n\nBrown; Karl M. (Mountain View, CA), Pipitone; John (Livermore, CA), Mehta; Vineet (Sunnyvale, CA), Hofmann; Ralf (Soquel, CA), Wang; Wei W. (Santa Clara, CA), Sherstinsky; Semyon (San Francisco, CA) \nCurrent U.S. Class:  204/298.11    Chemistry: electrical and wave energy / Specified mask, shield or shutter \n\n3. Grunes ,   et al.  June 25, 2002\nMethod and apparatus for forming a uniform layer on a workpiece during sputtering\n\nInventors:  Grunes; Howard E. (Santa Cruz, CA), Xu; Zheng (Foster City, CA), Gopalraja; Praburam (Sunnyvale, CA), Forster; John C. (San Francisco, CA), Hofmann; Ralf (San Jose, CA), Subramani; Anantha (San Jose, CA) \nCurrent U.S. Class:  204/192.12   Chemistry: electrical and wave energy / Glow discharge sputter deposition (e.g., cathode sputtering, etc.) \n\n4. Gopalraja ,   et al.  November 14, 2000\nSputtering method and apparatus with small diameter RF coil\n\nInventors:  Gopalraja; Praburam (Sunnyvale, CA), Xu; Zheng (Foster City, CA), Hofmann; Ralf (San Jose, CA) \nCurrent U.S. Class:  204/298.06   Chemistry: electrical and wave energy / Triode, tetrode, auxiliary electrode or biased workpiece \n\n5. Hofmann ,   et al.  October 17, 2000\nApparatus and method for sputtering ionized material in a plasma\n\nInventors:  Hofmann; Ralf (San Jose, CA), Forster; John C. (San Francisco, CA) \nCurrent U.S. Class:  204/192.17  Chemistry: electrical and wave energy / Electrical contact material \n\n6. Xu ,   et al.  May 11, 1999\nApparatus and method for enhancing uniformity of a metal film formed on a substrate with the aid of an inductively coupled plasma\n\nInventors:  Xu; Zheng (Foster City, CA), Hofmann; Ralf (San Jose, CA) \nCurrent U.S. Class:  204/192.12  Chemistry: electrical and wave energy / Glow discharge sputter deposition (e.g., cathode sputtering, etc.) \n\n7. Hofmann ,   et al.  March 2, 1999\nMagnet design for a sputtering chamber\n\nInventors:  Hofmann; Ralf (San Jose, CA), Xu; Zheng (Foster City, CA)\nCurrent U.S. Class:  204/192.13  Chemistry: electrical and wave energy / Measuring or testing (e.g., of operating parameters, property of article, etc.) \n\n8. Forster ,   et al.  June 9, 1998\nSlotted RF coil shield for plasma deposition system\n\nInventors:  Forster; John (San Francisco, CA), Chen; Aihua (Fremont, CA), Grunes; Howard (Santa Cruz, CA), Lowrance; Robert B. (Los Gatos, CA), Hofmann; Ralf (San Jose, CA), Xu; Zheng (Foster City, CA), Dorleans; Fernand (San Francisco, CA)\nCurrent U.S. Class:  219/121.43    Electric heating / With chamber ', '0000-00-00 00:00:00', '0000-00-00 00:00:00', '');
INSERT INTO `employees` (`id`, `companies_id`, `instances_id`, `name`, `title`, `geographical_area`, `contact_info`, `email`, `home_street`, `home_city`, `home_state_country`, `home_zip`, `home_phone`, `actual_location_street`, `actual_location_city`, `actual_location_state`, `profile`, `date_entered`, `date_update`, `misc_info`) VALUES
(5, 1, 1, 'Joe Griffith Cruz\n', 'Scientist - Process & Technology Platform ', 'San Francisco Bay Area California CA', 'Company HQ\nApplied Materials, Inc.\n3050 Bowers Avenue\nP.O. Box 58039\nSanta Clara, CA 95054-3299\nU.S.A.\n\nTel: 1 408 727 5555\nFax: 1 408 748 9943', '', '', '', '', '', '', '', '', '', 'Joe Griffith Cruz\nScientist - Process & Technology Platform at Applied Materials\n\nExperience\nEngineering Manager - Process & Technology Platform at Applied Materials\nJanuary 2009 - Present (2 years 11 months)\nProcess & Technology Platform development for PV, Semiconductor & Storage and Energy\napplications.\nDeveloping new applications for Carbon Nanotubes. Hot Filament CVD development for small and\nlarge scale reactors.\n\nScientist - Process & Technology Platform at Applied Materials\nJune 2006 - December 2008 (2 years 7 months)\nDesigned/built/tested stand alone R&D modules for disruptive technologies for PV, energy\nefficiency, lithium ion batteries, new plasma sources, novel flash memories, solid state lighting and\nnano materials. Developed a novel carbon nano tube process chemistry for semiconductor, battery\nand energy applications.\n\nScientist Thin Films Solar Development at Applied Materials\nFebruary 2005 - June 2006 (1 year 5 months)\nScientist of Thin Film Solar Development for Top & Bottom Electrode.\n\nKey Account Technologists Manager at Applied Materials\nJanuary 1998 - February 2006 (8 years 2 months)\nManaged process technologist for Intel Worldwide, Japan & Korea.\n\nThin Films Section Manager at Interconnect Technology\nFebruary 1998 - December 1998 (11 months)\n0.35micron logic device & process transfer of thin films from Sharp fabrication.\n\nProcess Engineer CVD, Etch & PVD at Applied Materials\nMay 1991 - February 1998 (6 years 10 months)\nprocess & integration development for semiconductor companies worldwide.\n\nEducation\nThe University of Texas at Austin\n\n1 Patent Application:\n\nSTOWELL; MICHAEL W. ;   et al.  September 24, 2009\nCOAXIAL MICROWAVE ASSISTED DEPOSITION AND ETCH SYSTEMS\n\nInventors:  STOWELL; MICHAEL W.; (Loveland, CO) ; Krishna; Nety; (Sunnyvale, CA) ; Hofmann; Ralf; (Soquel, CA) ; Griffith; Joe; (San Jose, CA)\nCurrent U.S. Class:  427/575; 118/723AN  Coating processes / With magnetic enhancement ;  Coating apparatus / Having antenna ', '0000-00-00 00:00:00', '0000-00-00 00:00:00', ''),
(6, 1, 1, 'Volker HACKER\n', 'Inventor (NATA)', 'Altenstadt-Oberau Germany DE ', 'Company HQ\nApplied Materials, Inc.\n3050 Bowers Avenue\nP.O. Box 58039\nSanta Clara, CA 95054-3299\nU.S.A.\n\nTel: 1 408 727 5555\nFax: 1 408 748 9943\n\nBusiness Center Germany\nApplied Materials GmbH\nBuchenstrasse 16b\nD-01097 Dresden\nGermany\n\nTel: 49 0 351 800 2300\nFax: 49 (0)351-800-2310\n\nHome address: (Schmaler Pfad 9, Altenstadt-Oberau, 63674, DE) ', '', '', '', '', '', '', '', '', '', 'Volker HACKER\nHome address: (Schmaler Pfad 9, Altenstadt-Oberau, 63674, DE) \n\n3 Patent Applications:\n\n1. WENK; Karl-Heinrich ;   et al.  October 13, 2011\nDEVICE FOR SEALING A CHAMBER INLET OR A CHAMBER OUTLET FOR A FLEXIBLE SUBSTRATE, SUBSTRATE PROCESSING APPARATUS, AND METHOD FOR ASSEMBLING SUCH A DEVICE\n\nInventors:  WENK; Karl-Heinrich; (Bad Nauheim, DE) ; HACKER; Volker; (Altenstadt-Oberau, DE)\nCurrent U.S. Class:  118/715; 277/345  Coating apparatus /  GAS OR VAPOR DEPOSITION ; Seal for a joint or juncture / \nSEAL BETWEEN RELATIVELY MOVABLE PARTS (I.E., DYNAMIC SEAL) \n\n2. Klemm; Guenter ;   et al.  June 25, 2009\nLINEAR ELECTRON SOURCE, EVAPORATOR USING LINEAR ELECTRON SOURCE, AND APPLICATIONS OF ELECTRON SOURCES\n\nInventors:  Klemm; Guenter; (Nidda, DE) ; Hacker; Volker; (Altenstadt-Oberau, DE) ; Lotz; Hans-Georg; (Gruendau-Rothenbergen, DE)\nCurrent U.S. Class:  373/13; 134/1.1  Industrial electric heating furnaces /  ELECTRON BEAM FURNACE DEVICE / Gun assembly ;  Cleaning and liquid contact with solids / Plasma cleaning \n\n3. KLEMM; Guenter ;   et al.  June 25, 2009\nLINEAR ELECTRON SOURCE, EVAPORATOR USING LINEAR ELECTRON SOURCE, AND APPLICATIONS OF ELECTRON SOURCES\n\nInventors:  KLEMM; Guenter; (Nidda, DE) ; HACKER; Volker; (Altenstadt-Oberau, DE) ; LOTZ; Hans-Georg; (Gruendau-Rothenbergen, DE)\nCurrent U.S. Class:  250/492.3; 250/493.1  Radiant energy / IRRADIATION OF OBJECTS OR MATERIAL / Ion or electron beam irradiation ; Radiant energy /  RADIANT ENERGY GENERATION AND SOURCES \n\n\n2 Patents:\n\n1. Klemm ,   et al.  April 19, 2011\nLinear electron source, evaporator using linear electron source, and applications of electron sources\n\nInventors:  Klemm; Guenter (Nidda, DE), Hacker; Volker (Altenstadt-Oberau, DE), Lotz; Hans-Georg (Gruendau-Rothenbergen, DE)\nCurrent U.S. Class:  250/492.1 ; 250/396R   Radiant energy /IRRADIATION OF OBJECTS OR MATERIAL  ;  \nRadiant energy /  WITH CHARGED PARTICLE BEAM DEFLECTION OR FOCUSSING \n\n2. Stowell ,   et al.  June 23, 2009\nSystem and method for generating ions and radicals\n\nInventors:  Stowell; Michael W. (Loveland, CO), Klemm; Guenter (Nidda, DE), Lotz; Hans-Georg (Grundau-Rothenbergen, DE), Hacker; Volker (Altenstadt, DE)\nCurrent U.S. Class:  315/111.81 ; 315/111.91  Electric lamp and discharge devices: systems /  DISCHARGE DEVICE LOAD WITH FLUENT MATERIAL SUPPLY TO THE DISCHARGE SPACE  / Electron or ion source ;   \nElectric lamp and discharge devices: systems /  DISCHARGE DEVICE LOAD WITH FLUENT MATERIAL SUPPLY TO THE DISCHARGE SPACE  / Gas ionization type (e.g., ion pump or gauge source) ', '0000-00-00 00:00:00', '0000-00-00 00:00:00', ''),
(7, 1, 1, 'Karl-Heinrich WENK\n', 'Inventor (NATA)', 'Bad Nauheim Germany DE', 'Company HQ\nApplied Materials, Inc.\n3050 Bowers Avenue\nP.O. Box 58039\nSanta Clara, CA 95054-3299\nU.S.A.\n\nTel: 1 408 727 5555\nFax: 1 408 748 9943\n\nBusiness Center Germany\nApplied Materials GmbH\nBuchenstrasse 16b\nD-01097 Dresden\nGermany\n\nTel: 49 0 351 800 2300\nFax: 49 (0)351-800-2310\n\nHome Address: (Am Promenadenweg 3A, Bad Nauheim, 61231, DE) ', '', '', '', '', '', '', '', '', '', 'Karl-Heinrich WENK\nHome Address: (Am Promenadenweg 3A, Bad Nauheim, 61231, DE) \n\n2 Patent Applications:\n\n1. WENK; Karl-Heinrich ;   et al.  October 13, 2011\nDEVICE FOR SEALING A CHAMBER INLET OR A CHAMBER OUTLET FOR A FLEXIBLE SUBSTRATE, SUBSTRATE PROCESSING APPARATUS, AND METHOD FOR ASSEMBLING SUCH A DEVICE\n\nInventors:  WENK; Karl-Heinrich; (Bad Nauheim, DE) ; HACKER; Volker; (Altenstadt-Oberau, DE)\nCurrent U.S. Class:  118/715; 277/345  Coating apparatus /  GAS OR VAPOR DEPOSITION ; Seal for a joint or juncture / SEAL BETWEEN RELATIVELY MOVABLE PARTS (I.E., DYNAMIC SEAL)  \n\n2. WENK; Karl-Heinrich  December 3, 2009\nAUTOMATIC EDGE GUIDE\n\nInventors:  WENK; Karl-Heinrich; (Bad Nauheim, DE)\nCurrent U.S. Class:  242/563.1; 242/615.3  Winding, tensioning, or guiding / Unwinding  / Unwinding path (e.g., material alignment) ; Winding, tensioning, or guiding / MATERIAL GUIDE OR GUARD  / With material confining portion \n\n1 Patent:\nWenk  March 1, 2011\nEvaporation device with receptacle for receiving material to be evaporated\n\nInventors:  Wenk; Karl-Heinrich (Bad Nauheim, DE)\nCurrent U.S. Class:  392/389 ; 118/726  Electric resistance heating devices / With crucible ;  Coating apparatus /  GAS OR VAPOR DEPOSITION / Crucible or evaporator structure \n', '0000-00-00 00:00:00', '0000-00-00 00:00:00', ''),
(8, 1, 1, 'Chris Eberspacher\n', 'SunFab CTO', 'San Francisco Bay Area California CA', 'Company HQ\nApplied Materials, Inc.\n3050 Bowers Avenue\nP.O. Box 58039\nSanta Clara, CA 95054-3299\nU.S.A.\n\nTel: 1 408 727 5555\nFax: 1 408 748 9943\n\nHome:\n4072 Scripps Ave Palo Alto, CA 94306-4537\n 650 855 9938', '', '', '', '', '', '', '', '', '', 'Chris Eberspacher\nRenewables & Environment Professional\n\nExperience\nSunFab CTO at Applied Materials\n2007 - Present (4 years)\n\nVP Engineering at Nanosolar\n2004 - Present (7 years)\n\nManaging Director at Unisun\n1993 - Present (18 years)\n\nVice President Engineering at Nanosolar\n2004 - 2007 (3 years)\n\n4 Patent Applications:\n\n1. Su; Tzay-Fa ;   et al.  March 17, 2011\nCOMMON LASER MODULE FOR A PHOTOVOLTAIC PRODUCTION LINE\n\nInventors:  Su; Tzay-Fa; (San Jose, CA) ; Morishige; David; (Los Gatos, CA) ; Tanner; David; (San Jose, CA) ; Eberspacher; Chris; (Palo Alto, CA)\nCurrent U.S. Class:  438/68; 219/121.68   Semiconductor device manufacturing: process / MAKING DEVICE OR CIRCUIT RESPONSIVE TO NONELECTRICAL SIGNAL  / Substrate dicing ;  Electric heating / Subclass 121.68 indent level is 4 Etching or trimming \n\n2. Eberspacher; Chris ;   et al.  February 3, 2011\nPHOTOVOLTAIC CELLS INCLUDING PEAKS AND METHODS OF MANUFACTURE\n\nInventors:  Eberspacher; Chris; (Palo Alto, CA) ; Adams; Bruce E.; (Portland, OR)\nCurrent U.S. Class:  136/256; 257/E31.127   Batteries: thermoelectric and photoelectric / Contact, coating, or surface geometry  ;  Active solid-state devices (e.g., transistors, solid-state diodes) /TREATMENT OF SUCH DEVICES, OR OF PARTS THEREOF) (EPO)   / Optical element associated with device (EPO) \n\n3. Rana; Virendra V.S. ;   et al.  July 29, 2010\nSOLAR CELL PATTERNING AND METALLIZATION\n\nInventors:  Rana; Virendra V.S.; (Los Gatos, CA) ; Eberspacher; Chris; (Palo Alto, CA) ; Armstrong; Karl J.; (San Jose, CA) ; Krishna; Nety M.; (Sunnyvale, CA)\nCurrent U.S. Class:  438/98; 257/E21.305  Semiconductor device manufacturing: process / Contact formation (i.e., metallization)  ;  Active solid-state devices (e.g., transistors, solid-state diodes) / DEVICES OR OF PARTS THEREOF (EPO) / Physical or chemical etching of layer, e.g., to produce a patterned layer from pre-deposited extensive layer (EPO) \n\n4. Zhang; Zhenhua ;   et al.  March 4, 2010\nLASER MATERIAL REMOVAL METHODS AND APPARATUS\n\nInventors:  Zhang; Zhenhua; (Newark, CA) ; Rana; Virendra V.S.; (Los Gatos, CA) ; Shah; Vinay K.; (San Mateo, CA) ; Eberspacher; Chris; (Palo Alto, CA)\nCurrent U.S. Class:  438/669; 118/712  Semiconductor device manufacturing: process / And patterning of conductive layer ;  Coating apparatus /  WITH INDICATING, TESTING, INSPECTING, OR MEASURING MEANS \n', '0000-00-00 00:00:00', '0000-00-00 00:00:00', ''),
(9, 1, 1, 'Damon Cox\n', 'Member of Technical Staff / Systems Engineer\n', 'Austin Area Texas TX', 'Company HQ\nApplied Materials, Inc.\n3050 Bowers Avenue\nP.O. Box 58039\nSanta Clara, CA 95054-3299\nU.S.A.\n\nTel: 1 408 727 5555\nFax: 1 408 748 9943\n\nApplied Materials, Inc.\n9700 U.S. 290 East\nAustin, TX 78724-1199\n\nTel: 1 512 272 1000\nFax: 1-512-272-3000', '', '', '', '', '', '', '', '', '', 'Damon Cox\nMember of Technical Staff / Systems Engineer, Board Member\n\nExperience\nMember of Technical Staff / Systems Engineer at Applied Materials\nJune 2010 - Present (1 year 6 months)\nDesign and manage the development of semiconductor processing and related equipment\n\nMember of Technical Staff, Crystalline Silicon (c-Si) Solar Engineering at Applied Materials\nMay 2009 - June 2010 (1 year 2 months)\n‚Ä¢ Developed numerous factory interface platform options for c-Si solar cell production equipment,\nestablished clearly-defined selection criteria, employed a systematic approach to assess each\noption against these criteria, and selected the best option for development.\n‚Ä¢ Successfully lead a team of engineers in the US and India as the lead systems engineer by\nmaking key system engineering decisions, organizing engineering projects, and tracking progress\nand understanding the details of the numerous ongoing component/module designs.\n‚Ä¢ Established the requirements for a Gen5 flat panel display atmospheric robot, engaged multiple\npotential suppliers, coordinated systematic and extensive testing of the potential candidates at the\nsupplier facilities, clearly documented the test results, and selected the best supplier and product\nbased on clearly-defined selection criteria.\n\nMember of Technical Staff / Robotics Engineer at Applied Materials\nAugust 1994 - May 2009 (14 years 10 months)\n‚Ä¢ Provided technical leadership on new product designs and development of new technologies in\nthe area of automated wafer handling.\n‚Ä¢ Drove technical decisions that impacted released product designs and implemented CIP\nimprovements by serving as design engineering authority (DEA) for vacuum robotics from 1996 to\n2009.\n‚Ä¢ Resolve difficult issues that impact design and product success and address future concepts,\nproducts and technologies with innovative solutions to difficult problems.\n\nOrganizations\nIndustrial Advisory Board, Industrial Engineering Department, Texas Tech University\nBoard Member\nOctober 2010 to Present\nThe objective of the Industrial Advisory Board is to provide a sounding board and critique from the\nindustrial viewpoint with the intent of supporting this growth and achieving a broad, well-rounded\ncurriculum with faculty and facilities appropriate for a first-class industrial engineering program at\nTexas Tech University.\n\nPatents\nRobot for handling semiconductor wafers\nUnited States Patent 6379095 Issued April 30, 2002\nInventors: Damon Cox\nRobot for semiconductor wafer processing apparatus, has servo motors which rotate respective\nmagnetic coupling assemblies coupled to respective ring-like structures\n\nInventors:  Elliott; Martin R. (Round Rock, TX), Hudgens; Jeffrey C. (San Francisco, CA), Pencis; Chris (Austin, TX), Cox; Damon (Bastrop, TX) \n\nRobot for handling semiconductor wafers\nUnited States Patent 6582175 Issued June 24, 2003\nInventors: Damon Cox\nMulti-set robot for transferring semiconductor wafers, has upper and lower blades coordinately\nmoved by respective arms, for holding substrate\n\nInventors: Cox; Damon (Bastrop, TX), Elliott; Martin R. (Round Rock, TX), Pencis; Chris (Austin, TX), Hudgens; Jeffrey C. (San Francisco, CA), Rice; Michael Robert (Pleasanton, CA) \n\nProximity sensor detecting loss of magnetic field\nUnited States Patent 6670807 Issued December 30, 2003\nProximity sensor for semiconductor fabrication system, has magnetic field sensor detecting\nmagnetic field source and switch plate, and disabling detection of magnetic field\nInventors: Damon Cox\n\nWafer clamping mechanism\nUnited States Patent 6682113 Issued January 27, 2004\nWafer clamping mechanism for semiconductor manufacture, has biasing mechanism coupled to\nrotating clamp mechanism to urge it towards clamped position and cam to engage/disengage clamp\nmechanism from clamped position\n\nInventors:  Cox; Damon Keith (Round Rock, TX), Menon; Venugopal (Redwood City, CA) \n\nMethod for determining a position of a robot\nUnited States Patent 7039501 Issued May 2, 2006\nInventors: Damon Cox\nRobot position determining method for use in semiconductor processing system, involves resolving\nposition of robot due to thermal expansion of robot using positional attributes recorded at two\ntriggering events\n\nInventors:  Freeman; Marvin L. (Round Rock, TX), Hudgens; Jeffrey C. (San Francisco, CA), Cox; Damon Keith (Round Rock, TX), Pencis; Chris Holt (Austin, TX), Rice; Michael (Pleasanton, CA), Van Gogh; David A. (Pasadena, CA) \n\nFour-bar linkage wafer clamping mechanism\nUnited States Patent 6817640 Issued November 16, 2004\nInventors: Damon Cox\nSemiconductor wafer clamping mechanism for semiconductor processing system, has four-bar\nlinkage mechanism which is activated, such that wafer contacts contact point due to motion of\nmechanism\n\nInventors:  Menon; Venugopal (Redwood City, CA), Cox; Damon Keith (Round Rock, TX) \n\nMethod for determining a position of a robot\nUnited States Patent 6556887 Issued April 29, 2003\nInventors: Damon Cox\nRobot position determination method in semiconductor processing system involves detecting\noperational parameters of robot for determining change in robot position due to thermal expansion\nof robot\n\nInventors:  Freeman; Marvin L. (Round Rock, TX), Hudgens; Jeffrey C. (San Francisco, CA), Cox; Damon Keith (Round Rock, TX), Pencis; Chris Holt (Austin, TX), Rice; Michael (Pleasanton, CA), Van Gogh; David A. (Pasadena, CA) \n\nAuto-diagnostic method and apparatus\nUnited States Patent Application 20050137751\nInventors: Damon Cox\nMethod of locating position of robot end effector in semiconductor processing system, involves\ndetermining error between expected metric of effector position and recorded robot position metric\nassociated with centerfinder change of state\n\nInventors:  Cox, Damon Keith; (Round Rock, TX) ; Freeman, Marvin L.; (Round Rock, TX)\n\nMethods and apparatus for extending the reach of a dual SCARA robot linkage\nUnited States Patent 8016542 Issued September 13, 2011\nInventors: Damon Cox\nDual selective compliant assembly robot arm robot for use in e.g. extended reach application, has\nselective compliant assembly robot arm supporting substrate that is coplanar with elbow joint of\nanother arm\n\nInventors:  Cox; Damon Keith (Round Rock, TX), Freeman; Marvin L. (Round Rock, TX), Schaller; Jason M. (Austin, TX), Hudgens; Jeffrey C. (San Francisco, CA), Brodine; Jeffrey A. (Los Gatos, CA) \n\nIntegrated Vacuum Metrology for Cluster Tool\nUnited States Patent Application 20070196011\nInventors: Damon Cox\nSubstrate processing apparatus for use in formation of semiconductor device, comprises factory\ninterface having transfer region, cool plate, batch capable substrate processing chamber, and\ntransfer robot\n\nInventors:  Cox; Damon K.; (Round Rock, TX) ; Egan; Todd; (Fremont, CA) ; Thakur; Randhir; (Fremont, CA) ; Samoilov; Arkadii; (Sunnyvale, CA) ; Hansson; Per-Ove; (San Jose, CA)\n\nMethods and aparatus for a robot wrist assembly\nUnited States Patent Application 20080063504\nInventors: Damon Cox\nWrist assembly for robot, has pivot partially enclosed in housing and coupled to robot arm, where\nbottom surface of housing reflects heat away from pivot and bearing, and belt coupled to pivot and\nrotating pivot about bearing\n\nDie-to-robot alignment for die-to-substrate bonding\nUnited States Patent Application 20090126851\nInventors: Damon Cox\nDie-to-substrate bonding method for use in the semiconductor industry involves aligning the die\nwith the pre-aligned robot to provide the robot-aligned die which is bonded to the region of the\nsubstrate\n\nInventors:  Cox; Damon K.; (Round Rock, TX) ; Egan; Todd J.; (Fremont, CA) ; Yang; Michael X.; (Palo Alto, CA) ; Hudgens; Jeffrey C.; (San Francisco, CA)\n\nAutomated substrate handling and film quality inspection in solar cell processing\nUnited States Patent Application 20100279439\nInventors: Damon Cox\nForming solar cell comprises positioning a substrate carrier on a carrier receiving surface and a\nsubstrate on a substrate receiving surface, and determining an actual position of the substrate on\nthe substrate receiving surface\n\nInventors:  SHAH; VINAY K.; (San Francisco, CA) ; Kumaraswami; Suresh; (San Jose, CA) ; Cox; Damon K.; (Round Rock, TX)\n\nThree dimensional packaging with wafer-level bonding and chip-level repair\nUnited States Patent Application 20090130821\nInventors: Damon Cox\nWafer bonding method for three dimensional packaging, involves removing bad and good chips in\none wafer, that are at relative positions respectively corresponding to good and bad chips in\nanother wafer, and bonding remaining chips\n\nInventors:  Cox; Damon K.; (Round Rock, TX) ; Egan; Todd J.; (Fremont, CA) ; Yang; Michael X.; (Palo Alto, CA) ; Hudgens; Jeffrey C.; (San Francisco, CA) ; Peterson; Ingrid B.; (Menlo Park, CA) ; Rice; Michael R.; (Pleasanton, CA)\n\nHigh temperature substrate transfer robot\nUnited States Patent Application 20030014155\nInventors: Damon Cox\nRobot for transferring semiconductor substrate in high temperature semiconductor processing\nsystem, uses material having specific thermal expansion coefficient for its end effector and linkage\n\nInventors:  Pencis, Chris Holt; (Austin, TX) ; Hudgens, Jeffrey C.; (San Francisco, CA) ; Keith Cox, Damon; (Round Rock, TX) ; Rice, Michael; (Pleasanton, CA) ; R. Ciulik, James; (Austin, TX)\n\nSubstrate transfer apparatus\nUnited States Patent Application 20030202865\nInventors: Damon Cox\nWafer handler for substrate transfer tool, rotates central portion simultaneously with end effectors\nalong respective axis so that angular distance of end effectors is more than angular distance of\ncentral portion\n\nInventors:  Ponnekanti, Hari; (San Jose, CA) ; Shah, Vinay K.; (San Francisco, CA) ; Rice, Michael Robert; (Pleasanton, CA) ; Belitsky, Victor; (Sunnyvale, CA) ; Cox, Damon; (Round Rock, TX) ; Lowrance, Robert B.; (Los Gatos, CA) ; Kraus, Joseph Arthur; (Austin, TX) ; Hudgens, Jeffrey C.; (San Francisco, CA)\n\nAdvanced platform for processing crystalline silicon solar cells\nUnited States Patent Application US20110245957A1\nInventors: Damon Cox\nThe present invention generally provides a batch substrate processing system for in-situ processing\nof a film stack used to form regions of a solar cell device. The batch processing system is\nconfigured to process an array of substrates...\n\nInventors:  Porthouse; Keith Brian; (Sunnyvale, CA) ; Borden; Peter G.; (San Mateo, CA) ; Holtam; Tristan R.; (Saratoga, CA) ; Zhou; Lisong; (Sunnyvale, CA) ; Latchford; Ian Scott; (Palo Alto, CA) ; Aqui; Derek; (Portland, OR) ; Shah; Vinay K.; (San Mateo, CA)\n\nEducation\nThe University of Texas at Austin\nMSME, Systems and Design, 1998 - 2003\n\nTexas Tech University\nBS, Industrial Engineering, 1988 - 1993\n\n', '0000-00-00 00:00:00', '0000-00-00 00:00:00', ''),
(10, 1, 1, 'Mathew Abraham\n', 'Senior Technology Manager, Strategic Development SSG ', 'San Francisco Bay Area California CA', 'Company HQ\nApplied Materials, Inc.\n3050 Bowers Avenue\nP.O. Box 58039\nSanta Clara, CA 95054-3299\nU.S.A.\n\nTel: 1 408 727 5555\nFax: 1 408 748 9943\n\nHome:\n2230 Latham St, Apt 74 Mountain View, CA 94040-1635\n 650 969 2275', '', '', '', '', '', '', '', '', '', 'Mathew Abraham\nSenior Technology Manager, Strategic Development SSG at Applied Materials\n\nExperience\nSr. Technology Manager, Strategic Development SSG at Applied Materials\nAugust 2010 - Present (1 year 4 months)\n\nTD Integration and Yield Manager, Thin-Film Solar Division at Applied Materials\n2008 - November 2010 (2 years)\n\nEngineering Manager at Intel\nOctober 2007 - July 2008 (10 months)\nAdvanced semiconductor process development.\n\nStaff Engineer at Intel\n2007 - 2007 (less than a year)\nProcess technology development\n\nSr. Process Development Engineer at Intel\n2004 - 2006 (2 years)\n\nAmerican Physical Society Internship at Lucent Technologies, Bell Labs\n1997 - 1997 (less than a year)\n\nEducation\nHarvard University\nPhD, Physics, 1997 - 2004\n\nHaverford College\nB.S., Physics, 1993 - 1997\nCathedral & John Connon School\n\n1 Patent Application:\n\nSVIDENKO; Vicky ;   et al.  May 19, 2011\nINLINE DETECTION OF SUBSTRATE POSITIONING DURING PROCESSING\n\nInventors:  SVIDENKO; Vicky; (San Jose, CA) ; ABRAHAM; Mathew; (Mountain View, CA) ; KINCAL; Serkan; (Atherton, CA)\nCurrent U.S. Class:  438/7; 257/E21.528  Semiconductor device manufacturing: process /  INCLUDING CONTROL RESPONSIVE TO SENSED CONDITION  / Optical characteristic sensed ;  Active solid-state devices (e.g., transistors, solid-state diodes) / DEVICES OR OF PARTS THEREOF (EPO) / Acting in response to ongoing measurement without interruption of processing, e.g., endpoint detection, in-situ thickness measurement (EPO) ', '0000-00-00 00:00:00', '0000-00-00 00:00:00', ''),
(11, 1, 1, 'Sanjay Kamath\n', 'Senior Engineering Manager, DSM, SSG ', 'San Francisco Bay Area California CA', 'Company HQ\nApplied Materials, Inc.\n3050 Bowers Avenue\nP.O. Box 58039\nSanta Clara, CA 95054-3299\nU.S.A.\n\nTel: 1 408 727 5555\nFax: 1 408 748 9943', '', '', '', '', '', '', '', '', '', 'Sanjay Kamath\nSenior Engineering Manager, Applied Materials\n\nExperience\nSenior Engineering Manager, DSM, SSG at Applied Materials\nJune 2004 - Present (7 years 6 months)\n\nTechnologist, Dielectrics, HDP Gapfill at Novellus Systems\n1997 - 2003 (6 years)\n\nProcess Eng. at Watkins Johnson - Semiconductor Equipment Group\n1995 - 1997 (2 years)\n\nEducation\nRochester Institute of Technology\n1994 - 1995\n\nUniversity of Tennessee-Knoxville\nm.s, chemistry, 1991 - 1994\n\nManipal Institute of Technology\nE&C, Electronica, communications, 1986 - 1990\n\n5 Patent Applications:\n\n1. Hua; Zhong Qiang ;   et al.  April 22, 2010\nREMOTE PLASMA CLEAN PROCESS WITH CYCLED HIGH AND LOW PRESSURE CLEAN STEPS\n\nInventors:  Hua; Zhong Qiang; (Saratoga, CA) ; Kamath; Sanjay; (Fremont, CA) ; Lee; Young S.; (San Jose, CA) ; Yieh; Ellie Y.; (San Jose, CA) ; Le; Hien-Minh Huu; (San Jose, CA) ; Patel; Anjana M.; (San Jose, CA) ; Gondhalekar; Sudhir R.; (Pleasanton, CA)\nCurrent U.S. Class:  134/1.2   Cleaning and liquid contact with solids / PROCESSES / Semiconductor cleaning \n\n2. MUNGEKAR; HEMANT P. ;   et al.  August 27, 2009\nHDP-CVD SION FILMS FOR GAP-FILL\n\nInventors:  MUNGEKAR; HEMANT P.; (Campbell, CA) ; Lee; Young S.; (San Jose, CA) ; Jakubowicz; Agnieszka; (Los Gatos, CA) ; Hua; Zhong Qiang; (Saratoga, CA) ; Purnawan; Rionard; (Mountain View, CA) ; Kamath; Sanjay; (Fremont, CA) ; Zygmunt; Walter; (San Jose, CA)\nCurrent U.S. Class:  438/786; 257/E21.271  Semiconductor device manufacturing: process /  COATING OF SUBSTRATE CONTAINING SEMICONDUCTOR REGION OR OF SEMICONDUCTOR SUBSTRATE / Tertiary silicon containing compound formation (e.g., oxynitride formation, etc.) ;  Active solid-state devices (e.g., transistors, solid-state diodes) / DEVICES OR OF PARTS THEREOF (EPO)  / Composed of oxide or glassy oxide or oxide based glass (EPO) \n\n\n3. Park; Soonam ;   et al.  April 9, 2009\nGas Baffle and Distributor for Semiconductor Processing Chamber\n\nInventors:  Park; Soonam; (Sunnyvale, CA) ; Ahmad; Farhan; (Sunnyvale, CA) ; Mungekar; Hemant P.; (San Jose, CA) ; Kamath; Sanjay; (Fremont, CA) ; Lee; Young S.; (San Jose, CA) ; Lu; Siqing; (San Jose, CA)\nCurrent U.S. Class:  438/778; 257/E21.24   Semiconductor device manufacturing: process /  COATING OF SUBSTRATE CONTAINING SEMICONDUCTOR REGION OR OF SEMICONDUCTOR SUBSTRATE / Insulative material deposited upon semiconductive substrate ;  Active solid-state devices (e.g., transistors, solid-state diodes) / DEVICES OR OF PARTS THEREOF (EPO)  / To form insulating layer thereon, e.g., for masking or by using photolithographic technique (EPO) \n\n4. Park; Soonam ;   et al.  May 29, 2008\nGAS BAFFLE AND DISTRIBUTOR FOR SEMICONDUCTOR PROCESSING CHAMBER\n\nInventors:  Park; Soonam; (Sunnyvale, CA) ; Ahmad; Farhan; (Sunnyvale, CA) ; Mungekar; Hemant P.; (San Jose, CA) ; Kamath; Sanjay; (Fremont, CA) ; Lee; Young S.; (San Jose, CA) ; Lu; Siqing; (San Jose, CA)\nCurrent U.S. Class:  438/778   Semiconductor device manufacturing: process /  COATING OF SUBSTRATE CONTAINING SEMICONDUCTOR REGION OR OF SEMICONDUCTOR SUBSTRATE / Insulative material deposited upon semiconductive substrate \n\n5. PARK; SOONAM ;   et al.  May 29, 2008\nGAS BAFFLE AND DISTRIBUTOR FOR SEMICONDUCTOR PROCESSING CHAMBER\n\nInventors:  PARK; SOONAM; (Sunnyvale, CA) ; Ahmad; Farhan; (Sunnyvale, CA) ; Mungekar; Hemant P.; (San Jose, CA) ; Kamath; Sanjay; (Fremont, CA) ; Lee; Young S.; (San Jose, CA) ; Lu; Siqing; (San Jose, CA)\nCurrent U.S. Class:  118/723R; 427/255.28   Coating apparatus /  GAS OR VAPOR DEPOSITION / By creating electric field (e.g., gas activation, plasma, etc.)  ; Coating processes / COATING BY VAPOR, GAS, OR SMOKE  / Coating formed from vaporous or gaseous phase reaction mixture (e.g., chemical vapor deposition, CVD, etc.) \n\n\n4 Patents:\n\n1. Hua ,   et al.  June 28, 2011\nRemote plasma clean process with cycled high and low pressure clean steps\n\nInventors:  Hua; Zhong Qiang (Saratoga, CA), Kamath; Sanjay (Fremont, CA), Lee; Young S. (San Jose, CA), Yieh; Ellie Y. (San Jose, CA), Le; Hien-Minh Huu (San Jose, CA), Patel; Anjana M. (San Jose, CA), Gondhalekar; Sudhir R. (Pleasanton, CA)\nCurrent U.S. Class:  134/1.2 ; 134/1.1  Cleaning and liquid contact with solids / PROCESSES / Semiconductor cleaning ; Cleaning and liquid contact with solids / PROCESSES / Plasma cleaning \n\n2. Park ,   et al.  September 21, 2010\nGas baffle and distributor for semiconductor processing chamber\n\nInventors:  Park; Soonam (Sunnyvale, CA), Ahmad; Farhan (Sunnyvale, CA), Mungekar; Hemant P. (San Jose, CA), Kamath; Sanjay (Fremont, CA), Lee; Young S. (San Jose, CA), Lu; Siqing (San Jose, CA)\nCurrent U.S. Class:  438/778 ; 257/E21.24  Semiconductor device manufacturing: process / Insulative material deposited upon semiconductive substrate ;  Active solid-state devices (e.g., transistors, solid-state diodes) / DEVICES OR OF PARTS THEREOF (EPO) / Comprising organic layer (EPO) \n\n3. Park ,   et al.  June 22, 2010\nGas baffle and distributor for semiconductor processing chamber\n\nInventors:  Park; Soonam (Sunnyvale, CA), Ahmad; Farhan (Sunnyvale, CA), Mungekar; Hemant P. (San Jose, CA), Kamath; Sanjay (Fremont, CA), Lee; Young S. (San Jose, CA), Lu; Siqing (San Jose, CA)\nCurrent U.S. Class:  118/715 ; 156/345.33   Coating apparatus /  GAS OR VAPOR DEPOSITION ;  Adhesive bonding and miscellaneous chemical manufacture /  DIFFERENTIAL FLUID ETCHING APPARATUS / With gas inlet structure (e.g., inlet nozzle, gas distributor) \n\n4. Mungekar ,   et al.  April 27, 2010\nHDP-CVD SiON films for gap-fill\n\nInventors:  Mungekar; Hemant P. (Campbell, CA), Lee; Young S. (San Jose, CA), Jakubowicz; Agnieszka (Los Gatos, CA), Hua; Zhong Qiang (Saratoga, CA), Purnawan; Rionard (Mountain View, CA), Kamath; Sanjay (Fremont, CA), Zygmunt; Walter (San Jose, CA)\nCurrent U.S. Class:  438/786 ; 257/E21   Semiconductor device manufacturing: process / Tertiary silicon containing compound formation (e.g., oxynitride formation, etc.)  ; Active solid-state devices (e.g., transistors, solid-state diodes) / DEVICES OR OF PARTS THEREOF (EPO) ', '0000-00-00 00:00:00', '0000-00-00 00:00:00', ''),
(12, 1, 1, 'Kiran V. Thadani ', 'Process Engineer ', 'San Francisco Bay Area California CA', 'Company HQ\nApplied Materials, Inc.\n3050 Bowers Avenue\nP.O. Box 58039\nSanta Clara, CA 95054-3299\nU.S.A.\n\nTel: 1 408 727 5555\nFax: 1 408 748 9943', '', '', '', '', '', '', '', '', '', 'Kiran V. Thadani, Ph.D.\nProcess Engineer at Applied Materials Inc.\n\nSummary\n- Research interests: non-volatile memories (fabrication and device engineering); semiconductor\nprocess integration; magnetics-based technologies (MRAM, ST-MRAM)\n- Ph.D. in experimental condensed matter physics.\n- Doctoral research in spin-torque-driven switching and high-frequency dynamics in nanoscale\nmagnetic devices. Applications in ST-MRAM and tunable nanoscale microwave-frequency oscillators.\n- Expertise in nanofabrication and nanocharacterization.\n- Proficient and highly experienced user of Cornell Nanoscale Science & Technology Facility (CNF),\nIthaca, NY.\n\nSpecialties\n- Magnetic devices and magnetics-based technologies.\n- Nanofabrication (thin film deposition, thin film etching, electron-beam lithography, photolithography,\nCAD) and nanocharacterization (SEM, AFM, MFM, SQUID, Profilometry).\n\nExperience\nProcess Engineer at Applied Materials, Inc.\nSeptember 2009 - Present (2 years 3 months)\nSilicon Systems Group\n\nGraduate Research Assistant, Department of Physics at Cornell University, Ithaca, NY\nMay 2004 - August 2009 (5 years 4 months)\nArea of research: spin-torque-driven switching and high frequency dynamics in nanoscale magnetic\ndevices.\n\nUndergraduate Researcher, Dept of Physics at University of Pennsylvania, Philadelphia, PA\nAugust 2001 - May 2003 (1 year 10 months)\nArea of research: Carbon Nanotube Electronics\n\nCo-op Pre-Professional Engineer, Magneto-Electronics Department at IBM Corporation Almaden\nResearch Center, San Jose, CA\nMay 2002 - August 2002 (4 months)\nArea of research: Magnetic Tunnel Junctions\nOne of four undergraduate women in the United States awarded a summer research internship at\nIBM in 2002 (co-sponsored by IBM and the American Physical Society).\n\nNational Science Foundation Summer Undergraduate Fellow in Sensor Technologies at\nUniversity of Pennsylvania, Philadelphia, PA\nMay 2001 - August 2001 (4 months)\nArea of research: Carbon Nanotube Electronics\nNational Science Foundation REU Program.\n\nLanguages\nEnglish\n(Native or bilingual proficiency)\n\nHindi\n(Native or bilingual proficiency)\n\nSindhi\n(Elementary proficiency)\n\nTamil\n(Elementary proficiency)\n\nSanskrit\n(Elementary proficiency)\n\nEducation\nCornell University\nPh.D., Physics, 2003 - 2009\n\nCornell University\nMaster of Science, Physics, 2003 - 2006\n\nUniversity of Pennsylvania\nBachelor of Science in Engineering, Summa Cum Laude, Systems Engineering, 1999 - 2003\n\nUniversity of Pennsylvania\nBachelor of Arts with Distinction in Physics, Summa Cum Laude, Physics, 1999 - 2003\n\nDelhi Public School - R.K. Puram\n1993 - 1999\n\nHonors and Awards\n* Invited speaker at IEEE Intermag Conference in Madrid, Spain (May 2008).\n* Cornell Graduate Fellowship, 2003-2004\n* National Science Foundation Graduate Research Fellowship ‚Äì Honorable Mention, 2003 & 2004.\n* Dean‚Äôs List (1999-2003) at University of Pennsylvania\n* University Scholar (Research-based Academic Honors Program), University of Pennsylvania\n* IBM-APS Research Internship for Undergraduate Women, 2002 ‚Äì One of four undergraduate\nwomen in the U.S. awarded a summer research internship at IBM, co-sponsored by IBM and\nAmerican Physical Society (APS).\n* William E. Stephens Memorial Prize in Physics, 2002-2003\n* Victor W. Ku Memorial Award in Systems Engineering, 2001-2002; 2002-2003\n* Tau Beta Pi ‚Äì National Engineering Honor Society\n* Summer Undergraduate Fellowship in Sensor Technologies (National Science Foundation REU\nProgram), 2001\n* Engineering Undergraduate Research Fund ‚Äì awarded grant to pursue research in Summer 2001\n\n\n1 Patent Application:\n\nThadani; Kiran V. ;   et al.  November 3, 2011\nHIGH-TEMPERATURE SELECTIVE DRY ETCH HAVING REDUCED POST-ETCH SOLID RESIDUE\n\nInventors:  Thadani; Kiran V.; (Sunnyvale, CA) ; Tang; Jing; (Santa Clara, CA) ; Ingle; Nitin; (San Jose, CA) ; Yang; Dongqing; (San Jose, CA)\nCurrent U.S. Class:  216/17; 216/67   Etching a substrate: processes /  FORMING OR TREATING ELECTRICAL CONDUCTOR ARTICLE (E.G., CIRCUIT, ETC.) / Forming or treating of groove or through hole ;  Etching a substrate: processes /  FORMING OR TREATING ELECTRICAL CONDUCTOR ARTICLE (E.G., CIRCUIT, ETC.) / Using plasma ', '0000-00-00 00:00:00', '0000-00-00 00:00:00', ''),
(13, 1, 1, 'Kun Xu\n', 'Member of technical staff ', 'San Francisco Bay Area California CA', 'Company HQ\nApplied Materials, Inc.\n3050 Bowers Avenue\nP.O. Box 58039\nSanta Clara, CA 95054-3299\nU.S.A.\n\nTel: 1 408 727 5555\nFax: 1 408 748 9943\n\nHome:\nBond Ln Sunol, CA\n 925 862 2110', '', '', '', '', '', '', '', '', '', 'Kun Xu\nMember of technical staff at Applied Materials\n\nExperience\nProcess MTS at Applied Materials\nFebruary 2002 - Present (9 years 10 months)\n\nEducation\nUniversity of Illinois at Urbana-Champaign\nPh.D., Materials Science and Engineering, 1997 - 2002\n\nSun Yat-Sen University\n\n6 Patent Applications:\n\n1. Xu; Kun ;   et al.  November 4, 2010\nTEMPERATURE CONTROL OF CHEMICAL MECHANICAL POLISHING ( CMP )\n\nInventors: Xu; Kun; (Sunol, CA) ; Zhang; Jimin; (San Jose, CA) ; Jew; Stephen; (San Jose, CA) ; Osterheld; Thomas H.; (Mountain View, CA)\nCurrent U.S. Class: 438/5; 156/345.13\n\n2. Xu; Kun ;   et al.  July 22, 2010\nGST Film Thickness Monitoring \n\nInventors: Xu; Kun; (Fremont, CA) ; Liu; Feng; (San Jose, CA) ; Benvegnu; Dominic J.; (La Honda, CA) ; Swedek; Boguslaw A.; (Cupertino, CA) ; Wang; Yuchun; (Santa Clara, CA) ; Tu; Wen-Chiang; (Mountain View, CA) ; Karuppiah; Laksh; (San Jose, CA)\nCurrent U.S. Class: 700/109; 356/51\n\n3. Liu; Feng Q. ;   et al.  May 27, 2010\nSLURRY COMPOSITION FOR GST PHASE CHANGE MEMORY MATERIALS POLISHING \n\nInventors: Liu; Feng Q.; (San Jose, CA) ; Duboust; Alain; (Sunnyvale, CA) ; Tu; Wen-Chiang; (Mountain View, CA) ; Ge; Chenhao; (Sunnyvale, CA) ; Xu; Kun; (Fremont, CA) ; Wang; Yuchun; (Santa Clara, CA) ; Chen; Yufei; (Cupertino, CA)\nCurrent U.S. Class: 438/693; 252/79.1\n\n4. Xu; Kun ;   et al.  May 13, 2010\nMETROLOGY FOR GST FILM THICKNESS AND PHASE \n\nInventors: Xu; Kun; (Fremont, CA) ; Liu; Feng Q.; (San Jose, CA) ; Wang; Yuchun; (Santa Clara, CA) ; Ravid; Abraham; (Cupertino, CA) ; Tu; Wen-Chiang; (Mountain View, CA)\nCurrent U.S. Class: 250/339.06; 250/370.01\n\n5. Xu; Kun ;   et al.  April 1, 2010\nUSE OF PAD CONDITIONING IN TEMPERATURE CONTROLLED CMP \n\nInventors: Xu; Kun; (Fremont, CA) ; Osterheld; Thomas H.; (Mountain View, CA) ; Zhang; Jimin; (San Jose, CA) ; Jew; Stephen; (San Jose, CA)\nCurrent U.S. Class: 451/5; 451/10\n\n6. Xu; Kun ;   et al.  October 16, 2008\nPAD CONDITIONER \n\nInventors: Xu; Kun; (Fremont, CA) ; Zhang; Jimin; (San Jose, CA) ; Wang; James C.; (Saratoga, CA) ; Osterheld; Thomas H.; (Mountain View, CA) ; Ma; Yutao; (Fremont, CA) ; Zuniga; Steve M.; (Soquel, CA) ; Xi; Jin; (Sunnyvale, CA)\nCurrent U.S. Class: 451/444\n\n1 Patent:\n\nXu ,   et al.  October 19, 2010\nPad conditioner \n\nInventors: Xu; Kun (Fremont, CA), Zhang; Jimin (San Jose, CA), Wang; James C. (Saratoga, CA), Osterheld; Thomas H. (Mountain View, CA), Ma; Yutao (Fremont, CA), Zuniga; Steven M. (Soquel, CA), Yi; Jin (Sunnyvale, CA)\nCurrent U.S. Class: 451/443 ; 451/444\n\n\n', '0000-00-00 00:00:00', '0000-00-00 00:00:00', ''),
(14, 1, 1, 'Chris Pencis\n', 'Product manager ', 'Austin Area Texas TX', 'Company HQ\nApplied Materials, Inc.\n3050 Bowers Avenue\nP.O. Box 58039\nSanta Clara, CA 95054-3299\nU.S.A.\n\nTel: 1 408 727 5555\nFax: 1 408 748 9943\n\nApplied Materials, Inc.\n9700 U.S. 290 East\nAustin, TX 78724-1199\n\nTel: 1 512 272 1000\nFax: 1-512-272-3000', '', '', '', '', '', '', '', '', '', 'Chris Pencis\nProduct manager at Applied Materials\n\nExperience\nProject Manager at Applied Materials (AMAT)\n2002 - Present (9 years)\n\nMechanical Engineer at Applied Materials\nMay 1994 - May 2002 (8 years 1 month)\n\nEducation\nThe University of Texas at Austin\nMasters, Robotics, 1991 - 1994\n\nDuke University\nBSME, Engineering, 1987 - 1991\n\n2 Patent Applications:\n\n1. Freeman, Marvin L. ;   et al.  October 7, 2004\nMethod for determining a position of a robot \n\nInventors: Freeman, Marvin L.; (Round Rock, TX) ; Hudgens, Jeffrey C.; (San Francisco, CA) ; Cox, Damon Keith; (Round Rock, TX) ; Pencis, Chris Holt; (Austin, TX) ; Rice, Michael; (Pleasanton, CA) ; Van Gogh, David A.; (Pasadena, CA)\nCurrent U.S. Class: 700/258; 700/245\n\n2. Freeman, Marvin L. ;   et al.  January 16, 2003\nMethod for determining a position of a robot \n\nInventors: Freeman, Marvin L.; (Round Rock, TX) ; Hudgens, Jeffrey C.; (San Francisco, CA) ; Cox, Damon Keith; (Round Rock, TX) ; Pencis, Chris Holt; (Austin, TX) ; Rice, Michael; (Pleasanton, CA) ; Van Gogh, David A.; (Pasadena, CA)\nCurrent U.S. Class: 700/218\n\n4 Patents:\n\n1. Freeman ,   et al.  May 2, 2006\nMethod for determining a position of a robot \n\nInventors: Freeman; Marvin L. (Round Rock, TX), Hudgens; Jeffrey C. (San Francisco, CA), Cox; Damon Keith (Round Rock, TX), Pencis; Chris Holt (Austin, TX), Rice; Michael (Pleasanton, CA), Van Gogh; David A. (Pasadena, CA)\nCurrent U.S. Class: 700/258 ; 204/192.12\n\n2. Cox ,   et al.  June 24, 2003\nRobot for handling semiconductor wafers \n\nInventors: Cox; Damon (Bastrop, TX), Elliott; Martin R. (Round Rock, TX), Pencis; Chris (Austin, TX), Hudgens; Jeffrey C. (San Francisco, CA), Rice; Michael Robert (Pleasanton, CA)\nCurrent U.S. Class: 414/229\n\n3. Freeman ,   et al.  April 29, 2003\nMethod for determining a position of a robot \n\nInventors: Freeman; Marvin L. (Round Rock, TX), Hudgens; Jeffrey C. (San Francisco, CA), Cox; Damon Keith (Round Rock, TX), Pencis; Chris Holt (Austin, TX), Rice; Michael (Pleasanton, CA), Van Gogh; David A. (Pasadena, CA)\nCurrent U.S. Class: 700/218 ; 414/816\n\n4. Elliott ,   et al.  April 30, 2002\nRobot for handling semiconductor wafers \n\nInventors: Elliott; Martin R. (Round Rock, TX), Hudgens; Jeffrey C. (San Francisco, CA), Pencis; Chris (Austin, TX), Cox; Damon (Bastrop, TX)\nCurrent U.S. Class: 414/279 ; 118/719\n\n\nKeywords : Robotics', '0000-00-00 00:00:00', '0000-00-00 00:00:00', ''),
(15, 1, 1, 'Todd Egan\n', 'Engineering Manage', 'San Francisco Bay Area California CA', 'Company HQ\nApplied Materials, Inc.\n3050 Bowers Avenue\nP.O. Box 58039\nSanta Clara, CA 95054-3299\nU.S.A.\n\nTel: 1 408 727 5555\nFax: 1 408 748 9943', '', '', '', '', '', '', '', '', '', 'Todd Egan\nEngineering Manager at Applied Materials\n\nExperience\nEngineering Manager at Applied Materials\nApril 2003 - Present (8 years 8 months)\n\nDirector of Software Engineering at Boxer Cross\nOctober 1998 - April 2003 (4 years 7 months)\n\nSoftware Manager at OSI\n1992 - 1998 (6 years)\n\nSoftware Engineer at Lasa Industries\n1986 - 1992 (6 years)\n\nIntern at Olivetti\n1984 - 1986 (2 years)\n\nEducation\nStanford University\n\n7 Patent Applications:\n\n1. Ravid; Abraham ;   et al.  August 18, 2011\nMETHOD FOR IMAGING WORKPIECE SURFACES AT HIGH ROBOT TRANSFER SPEEDS WITH CORRECTION OF MOTION-INDUCED DISTORTION \n\nInventors: Ravid; Abraham; (Cupertino, CA) ; Egan; Todd; (Fremont, CA) ; Lingel; Karen; (Union City, CA)\nCurrent U.S. Class: 382/144   Image analysis /  APPLICATIONS / Mask inspection (e.g., semiconductor photomask) \n\n2. Ravid; Abraham ;   et al.  August 18, 2011\nMETHOD FOR IMAGING WORKPIECE SURFACES AT HIGH ROBOT TRANSFER SPEEDS WITH REDUCTION OR PREVENTION OF MOTION-INDUCED DISTORTION \n\nInventors: Ravid; Abraham; (Cupertino, CA) ; Egan; Todd; (Fremont, CA) ; Lingel; Karen; (Union City, CA)\nCurrent U.S. Class: 348/87; 348/94  Television /  SPECIAL APPLICATIONS / Electronic circuit chip or board (e.g., positioning) ; Position detection \n\n3. Ravid; Abraham ;   et al.  August 18, 2011\nMETROLOGY SYSTEM FOR IMAGING WORKPIECE SURFACES AT HIGH ROBOT TRANSFER SPEEDS \n\nInventors: Ravid; Abraham; (Cupertino, CA) ; Egan; Todd; (Fremont, CA) ; Lingel; Karen; (Union City, CA) ; DiSanto; Mitchell; (Georgetown, TX) ; Ambal; Hari Kishore; (San Jose, CA) ; Budiarto; Edward; (Fremont, CA)\nCurrent U.S. Class: 348/86; 348/E7.085\n\n4. HOLDEN; JAMES Matthew ;   et al.  April 29, 2010\nSPECTROGRAPHIC METROLOGY OF PATTERNED WAFERS \n\nInventors: HOLDEN; JAMES Matthew; (San Jose, CA) ; Genio; Edgar; (Santa Clara, CA) ; Egan; Todd J.; (Fremont, CA)\nCurrent U.S. Class: 356/303; 356/305\n\n5. Cox; Damon K. ;   et al.  May 21, 2009\nTHREE DIMENSIONAL PACKAGING WITH WAFER-LEVEL BONDING AND CHIP-LEVEL REPAIR \n\nInventors: Cox; Damon K.; (Round Rock, TX) ; Egan; Todd J.; (Fremont, CA) ; Yang; Michael X.; (Palo Alto, CA) ; Hudgens; Jeffrey C.; (San Francisco, CA) ; Peterson; Ingrid B.; (Menlo Park, CA) ; Rice; Michael R.; (Pleasanton, CA)\nCurrent U.S. Class: 438/455; 156/379.8\n\n6. Cox; Damon K. ;   et al.  May 21, 2009\nDIE-TO-ROBOT ALIGNMENT FOR DIE-TO-SUBSTRATE BONDING \n\nInventors: Cox; Damon K.; (Round Rock, TX) ; Egan; Todd J.; (Fremont, CA) ; Yang; Michael X.; (Palo Alto, CA) ; Hudgens; Jeffrey C.; (San Francisco, CA)\nCurrent U.S. Class: 156/60; 156/539\n\n7. Rice; Michael R. ;   et al.  January 22, 2009\nDUAL-MODE ROBOT SYSTEMS AND METHODS FOR ELECTRONIC DEVICE MANUFACTURING \n\nInventors: Rice; Michael R.; (Pleasanton, CA) ; Hudgens; Jeffrey C.; (San Francisco, CA) ; Egan; Todd J.; (Fremont, CA) ; Peterson; Ingrid B.; (Menlo Park, CA)\nCurrent U.S. Class: 700/112; 414/222.08\n\n1 Patent:\n\nHolden ,   et al.  June 28, 2011\nSpectrographic metrology of patterned wafers \n\nInventors: Holden; James Matthew (San Jose, CA), Genio; Edgar (Santa Clara, CA), Egan; Todd J. (Fremont, CA)\nAssignee: Applied Materials, Inc. (Santa Clara, CA) \nCurrent U.S. Class: 356/300 ; 382/145', '0000-00-00 00:00:00', '0000-00-00 00:00:00', ''),
(17, 1, 1, 'Weifeng Ye\n', 'Process Engineer ', 'San Francisco Bay Area California CA', 'Company HQ\nApplied Materials, Inc.\n3050 Bowers Avenue\nP.O. Box 58039\nSanta Clara, CA 95054-3299\nU.S.A.\n\nTel: 1 408 727 5555\nFax: 1 408 748 9943', '', '', '', '', '', '', '', '', '', 'Weifeng Ye\nProcess Engineer at Applied Materials\n\nSummary\n‚Ä¢ 10 years‚Äô R&D experience in semiconductor materials/devices synthesis, processing, integration,\nand characterizations in lab and manufacture environment\n‚Ä¢ Proven track record of innovation with > 15 journal papers/patents\n‚Ä¢ Extensive hands-on experience and troubleshooting skills on semiconductor capital equipments\n‚Ä¢ Strong abilities to work with cross-functional teams and provide timely support to customers\n‚Ä¢ Excelled in dynamic, intensive, and fast paced industrial working environment\n\nSpecialties\n‚Ä¢ BEOL integration solution with interface engineering\n‚Ä¢ Process and hardware knowledge of PECVD, ALD, MBE, FIB, and ion implantation\n‚Ä¢ Thin film and nanostructure deposition: silicon materials and III-V compound semiconductors\n‚Ä¢ Surface/interface/film characterization: AFM, SEM, FIB, TEM, STEM, EDX, EELS, XPS, FTIR, XRD,\nXRF, TXRF, SIMS, RBS, RHEED, PL, ellipsometry, 4-point bending adhesion, and other\nsemiconductor industrial metrologies\n\nExperience\nProcess Engineer at Applied Materials\nMarch 2008 - Present (3 years 9 months)\n\nResearch Assistant at University of Michigan\n2001 - 2008 (7 years)\n\nEducation\nUniversity of Michigan\nPhD, Materials Science and Engineering, 2001 - 2008\n\nUniversity of Michigan\nMS, Materials Science and Engineering, 2001 - 2004\n\nShanghai Jiao Tong University\nBS, Materials Science and Engieering, 1997 - 2001\n\n1 Patent Application:\n\nLee; Yong-Won ;   et al.  April 30, 2009\nADHESION IMPROVEMENT OF DIELECTRIC BARRIER TO COPPER BY THE ADDITION OF THIN INTERFACE LAYER \n\nInventors: Lee; Yong-Won; (San Jose, CA) ; Lee; Sang M.; (Cupertino, CA) ; Shek; Meiyee(Maggie Le); (Palo Alto, CA) ; Ye; Weifeng; (Sunnyvale, CA) ; Xia; Li-Qun; (Santa Clara, CA) ; Witty; Derek R.; (Fremont, CA) ; Nowak; Thomas; (Cupertino, CA) ; Rocha-Alvarez; Juan Carlos; (San Carlos, CA) ; Li; Jigang; (Palo Alto, CA)\nCurrent U.S. Class: 156/275.7   Adhesive bonding and miscellaneous chemical manufacture / With application of adhesive \n\n', '0000-00-00 00:00:00', '0000-00-00 00:00:00', ''),
(18, 1, 1, 'Xinhai Han\n', 'Process Engineer', 'San Francisco Bay Area California CA', 'Company HQ\nApplied Materials, Inc.\n3050 Bowers Avenue\nP.O. Box 58039\nSanta Clara, CA 95054-3299\nU.S.A.\n\nTel: 1 408 727 5555\nFax: 1 408 748 9943', '', '', '', '', '', '', '', '', '', 'Xinhai Han\nProcess Engineer at Applied Materials Inc.\n\nExperience\nProcess Engineer at Applied Materials\nNovember 2008 - Present (3 years 1 month)\n1) Develop Low Temperature Dielectric Films for New Applications\n2) Develop Low Cost Oxide and Nitride Films\n3) Develop Low Dielectric Constant Films\n\nPostdoc at Device Research Laboratory, EE Dept, UCLA\nAugust 2006 - July 2008 (2 years)\n\nEducation\nUniversity of Science and Technology of China\nPhD, Physics, 2001 - 2006\n\nUniversity of Science and Technology of China\nBS, Physics, 1996 - 2001\n\n2 Patent Applications:\n\n1. RAJAGOPALAN; Nagarajan ;   et al.  September 15, 2011\nSILICON NITRIDE PASSIVATION LAYER FOR COVERING HIGH ASPECT RATIO FEATURES \n\nInventors: RAJAGOPALAN; Nagarajan; (Santa Clara, CA) ; HAN; Xinhai; (Sunnyvale, CA) ; YAMASE; Ryan; (Santa Clara, CA) ; PARK; Ji Ae; (Santa Clara, CA) ; PATEL; Shamik; (Redlands, CA) ; NOWAK; Thomas; (Cupertino, CA) ; CUI; Zhengjiang ""David""; (San Jose, CA) ; NAIK; Mehul; (San Jose, CA) ; PARK; Heung Lak; (Santa Clara, CA) ; DING; Ran; (Sunnyvale, CA) ; KIM; Bok Hoen; (San Jose, CA)\nCurrent U.S. Class: 438/694; 257/E21.25  Semiconductor device manufacturing: process / Combined with coating step ;  Active solid-state devices (e.g., transistors, solid-state diodes) / DEVICES OR OF PARTS THEREOF (EPO)  / For lift-off process (EPO) \n\n2. Han; Xinhai ;   et al.  June 9, 2011\nHIGH MOBILITY MONOLITHIC P-I-N DIODES \n\nInventors: Han; Xinhai; (Sunnyvale, CA) ; Rajagopalan; Nagarajan; (Santa Clara, CA) ; Park; Ji Ae; (Santa Clara, CA) ; Mebarki; Bencherki; (Santa Clara, CA) ; Park; Heung Lak; (Santa Clara, CA) ; Kim; Bok Hoen; (San Jose, CA)\nCurrent U.S. Class: 438/488; 257/E21.091    Semiconductor device manufacturing: process /  FORMATION OF SEMICONDUCTIVE ACTIVE REGION ON ANY SUBSTRATE (E.G., FLUID GROWTH, DEPOSITION)  / Polycrystalline semiconductor  ;  Active solid-state devices (e.g., transistors, solid-state diodes) / DEVICES OR OF PARTS THEREOF (EPO) / Using physical deposition, e.g., vacuum deposition, sputtering (EPO) ', '0000-00-00 00:00:00', '0000-00-00 00:00:00', '');
INSERT INTO `employees` (`id`, `companies_id`, `instances_id`, `name`, `title`, `geographical_area`, `contact_info`, `email`, `home_street`, `home_city`, `home_state_country`, `home_zip`, `home_phone`, `actual_location_street`, `actual_location_city`, `actual_location_state`, `profile`, `date_entered`, `date_update`, `misc_info`) VALUES
(19, 1, 1, 'Jie Diao\n', 'Process Engineer ', 'San Francisco Bay Area California CA', 'Company HQ\nApplied Materials, Inc.\n3050 Bowers Avenue\nP.O. Box 58039\nSanta Clara, CA 95054-3299\nU.S.A.\n\nTel: 1 408 727 5555\nFax: 1 408 748 9943\n\nHome:\n4471 Macbeth Cir Fremont, CA 94555-2106', '', '\n', '', '', '', '', '', '', '', 'Jie Diao\nProcess Engineer at Applied Materials\n\nExperience\nSenior Process Engineer at Applied Materials\nFebruary 2005 - Present (6 years 10 months)\n\nEducation\nGeorgia Institute of Technology\nPh.D., Chemical Engineering, 2000 - 2004\n\nTsinghua University\nMaster, Chemical Engineering, 1997 - 2000\n\nEast China University of Science and Technology\nBachelor, Chemcial Engineering, 1993 - 1997\n\nFengxian Middle School\n1990 - 1993\n\n11 Patent Application:\n\n1. DIAO; JIE ;   et al.  November 11, 2010\nPROCESS SEQUENCE TO ACHIEVE GLOBAL PLANARITY USING A COMBINATION OF FIXED ABRASIVE AND HIGH SELECTIVITY SLURRY FOR PRE-METAL DIELECTRIC CMP APPLICATIONS \n\nInventors: DIAO; JIE; (Fremont, CA) ; Leung; Garlen C.; (San Jose, CA) ; Lee; Christopher Heung-Gyun; (San Jose, CA) ; Karuppiah; Lakshmanan; (San Jose, CA)\nCurrent U.S. Class: 438/693; 257/E21.23   Semiconductor device manufacturing: process / CHEMICAL ETCHING / Utilizing particulate abradant  ;  Active solid-state devices (e.g., transistors, solid-state diodes) / DEVICES OR OF PARTS THEREOF (EPO) / Making mask on semicond uctor body for further photolithographic processing (EPO) \n\n2. Marks; Robert ;   et al.  February 11, 2010\nCHEMICAL MECHANICAL POLISHER WITH HEATER AND METHOD \n\nInventors: Marks; Robert; (San Jose, CA) ; Lee; Christopher Heung-Gyun; (San Jose, CA) ; Leung; Garlen C.; (San Jose, CA) ; Menk; Gregory E.; (Pleasanton, CA) ; Diao; Jie; (Fremont, CA) ; Rondum; Erik S.; (San Ramon, CA)\nCurrent U.S. Class: 451/5; 451/317  Abrading / PRECISION DEVICE OR PROCESS - OR WITH CONDITION RESPONSIVE CONTROL  / Computer controlled   ;  Abrading / PRECISION DEVICE OR PROCESS - OR WITH CONDITION RESPONSIVE CONTROL  / Work rotating \n\n3. Wang; You ;   et al.  January 17, 2008\nMethod and apparatus for electroprocessing a substrate with edge profile control \n\nInventors: Wang; You; (Cupertino, CA) ; Diao; Jie; (San Jose, CA) ; Tsai; Stan D.; (Fremont, CA) ; Karuppiah; Lakshmanan; (San Jose, CA)\nCurrent U.S. Class: 438/424   Semiconductor device manufacturing: process / Grooved and refilled with deposited dielectric material \n\n4. Jia; Renhe ;   et al.  October 11, 2007\nProcess for high copper removal rate with good planarization and surface finish \n\nInventors: Jia; Renhe; (Berkeley, CA) ; Wang; You; (Cupertino, CA) ; Alonzo; Gerald John; (Los Gatos, CA) ; Hu; Yongqi; (San Jose, CA) ; Wang; Zhihong; (Santa Clara, CA) ; Diao; Jie; (San Jose, CA) ; Tsai; Stan D; (Fremont, CA) ; Yilmaz; Alpay; (San Jose, CA) ; Karuppiah; Lakshmanan; (San Jose, CA) ; Chen; Liang-Yuh; (Foster City, CA)\nCurrent U.S. Class: 205/663  Electrolysis: processes, compositions used therein, and methods of preparing the compositions / (PROCESS AND ELECTROLYTE COMPOSITION)  / Rotating tool or workpiece \n\n5. Jia; Renhe ;   et al.  August 9, 2007\nMethod and apparatus for foam removal in an electrochemical mechanical substrate polishing process \n\nInventors: Jia; Renhe; (Berkeley, CA) ; Diao; Jie; (San Jose, CA) ; Wang; You; (Cupertino, CA) ; Tsai; Stan D.; (Fremont, CA) ; Karuppiah; Lakshmanan; (San Jose, CA)\nCurrent U.S. Class: 205/650   Electrolysis: processes, compositions used therein, and methods of preparing the compositions / (PROCESS AND ELECTROLYTE COMPOSITION) / Cleaning, recycling, or reusing electrolyte \n\n6. Diao; Jie ;   et al.  July 12, 2007\nMethods for electrochemical processing with pre-biased cells \n\nInventors: Diao; Jie; (San Jose, CA) ; Jia; Renhe; (Berkeley, CA) ; Wang; You; (Cupertino, CA) ; Alonzo; Gerald John; (Los Gatos, CA) ; Tsai; Stan D.; (Fremont, CA) ; Karuppiah; Lakshmanan; (San Jose, CA)\nCurrent U.S. Class: 205/641  Electrolysis: processes, compositions used therein, and methods of preparing the compositions / (PROCESS AND ELECTROLYTE COMPOSITION) / With control responsive to sensed condition \n\n7. Wang; You ;   et al.  July 5, 2007\nFully conductive pad for electrochemical mechanical processing \n\nInventors: Wang; You; (Cupertino, CA) ; Jia; Renhe; (Berkeley, CA) ; Tsai; Stan D.; (Fremont, CA) ; Hu; Yongqi; (San Jose, CA) ; Wang; Zhihong; (Santa Clara, CA) ; Diao; Jie; (San Jose, CA) ; Alonzo; Gerald John; (Los Gatos, CA)\nCurrent U.S. Class: 361/679.02; 29/846  Electricity: electrical systems and devices / Computer related housing or mounting assemblies  ;  Metal working / Manufacturing circuit on or in base \n\n8. Chen; Liang-Yuh ;   et al.  May 3, 2007\nCONDUCTIVE PAD WITH ION EXCHANGE MEMBRANE FOR ELECTROCHEMICAL MECHANICAL POLISHING \n\nInventors: Chen; Liang-Yuh; (Foster City, CA) ; Wang; Yuchun; (San Jose, CA) ; Wang; Yan; (Sunnyvale, CA) ; Duboust; Alain; (Sunnyvale, CA) ; Carl; Daniel A.; (Pleasanton, CA) ; Wadensweiler; Ralph; (Sunnyvale, CA) ; Birang; Manoocher; (Los Gatos, CA) ; Butterfield; Paul D.; (San Jose, CA) ; Mavliev; Rashid A.; (Campbell, CA) ; Tsai; Stan D.; (Fremont, CA) ; Wang; You; (Cupetino, CA) ; Diao; Jie; (San Jose, CA) ; Jia; Renhe; (Berkeley, CA) ; Karuppiah; Lakshmanan; (San Jose, CA) ; Ewald; Robert; (Aptos, CA)\nCurrent U.S. Class: 451/548   Abrading / Button cleaning shield \n\n9. Wang; You ;   et al.  May 3, 2007\nELECTROCHEMICAL METHOD FOR ECMP POLISHING PAD CONDITIONING \n\nInventors: Wang; You; (Cupertino, CA) ; Tsai; Stan D.; (Fremont, CA) ; Karuppiah; Lakshmanan; (San Jose, CA) ; Diao; Jie; (San Jose, CA) ; Jia; Renhe; (Berkeley, CA) ; Yilmaz; Alpay; (San Jose, CA)\nCurrent U.S. Class: 205/660  Electrolysis: processes, compositions used therein, and methods of preparing the compositions / (PROCESS AND ELECTROLYTE COMPOSITION) / Preliminary cleaning or shaping of workpiece \n\n10. Jia; Renhe ;   et al.  March 22, 2007\nMETHOD FOR STABILIZED POLISHING PROCESS \n\nInventors: Jia; Renhe; (Berkeley, CA) ; Diao; Jie; (San Jose, CA) ; Tsai; Stan D.; (Fremont, CA) ; Wang; You; (Cupertino, CA) ; Karuppiah; Laksh; (San Jose, CA)\nCurrent U.S. Class: 205/48    Electrolysis: processes, compositions used therein, and methods of preparing the compositions / PROCESS, COMPOSITION, AND METHOD OF PREPARING COMPOSITION)  /  Involving electrolytic coating, etching, or polishing \n\n11. Jia; Renhe ;   et al.  November 9, 2006\nProcess and composition for electrochemical mechanical polishing \n\nInventors: Jia; Renhe; (Berkeley, CA) ; Wang; You; (Cupertino, CA) ; Wang; Zhihong; (Santa Clara, CA) ; Diao; Jie; (San Jose, CA) ; Mao; Daxin; (Cupertino, CA) ; Tsai; Stan D.; (Fremont, CA) ; Karuppiah; Lakshmanan; (San Jose, CA) ; Chen; Liang-Yuh; (Foster City, CA)\nCurrent U.S. Class: 205/640; 252/79.1  Electrolysis: processes, compositions used therein, and methods of preparing the compositions / (PROCESS AND ELECTROLYTE COMPOSITION) ; Compositions /  ETCHING OR BRIGHTENING COMPOSITIONS \n\n\n3 Patents:\n\n1. Wang ,   et al.  March 17, 2009\nElectrochemical method for Ecmp polishing pad conditioning \n\nInventors: Wang; You (Cupertino, CA), Tsai; Stan D. (Fremont, CA), Karuppiah; Lakshmanan (San Jose, CA), Diao; Jie (San Jose, CA), Jia; Renhe (Berkeley, CA), Yilmaz; Alpay (San Jose, CA)\nCurrent U.S. Class: 205/644 ; 205/640   Electrolysis: processes, compositions used therein, and methods of preparing the compositions / (PROCESS AND ELECTROLYTE COMPOSITION) / In response to sensed voltage or current ; Electrolysis: processes, compositions used therein, and methods of preparing the compositions / (PROCESS AND ELECTROLYTE COMPOSITION) \n\n2. Wang ,   et al.  September 9, 2008\nMethod and apparatus for electroprocessing a substrate with edge profile control \n\nInventors: Wang; You (Cupertino, CA), Diao; Jie (San Jose, CA), Tsai; Stan D. (Fremont, CA), Karuppiah; Lakshmanan (San Jose, CA)\nCurrent U.S. Class: 438/692 ; 216/83  Semiconductor device manufacturing: process / CHEMICAL ETCHING / Simultaneous (e.g., chemical-mechanical polishing, etc.) ;  Etching a substrate: processes /  NONGASEOUS PHASE ETCHING OF SUBSTRATE \n\n3. Chen ,   et al.  March 18, 2008\nConductive pad with ion exchange membrane for electrochemical mechanical polishing \n\nInventors: Chen; Liang-Yun (Foster City, CA), Wang; Yuchun (San Jose, CA), Wang; Yan (Sunnyvale, CA), Duboust; Alain (Sunnyvale, CA), Carl; Daniel A. (Pleasanton, CA), Wadensweiler; Ralph (Sunnyvale, CA), Birang; Manoocher (Los Gatos, CA), Butterfield; Paul D. (San Jose, CA), Mavliev; Rashid A. (Campbell, CA), Tsai; Stan D. (Fremont, CA), Wang; You (Cupertino, CA), Diao; Jie (San Jose, CA), Jia; Renhe (Berkeley, CA), Karuppiah; Lakshmanan (San Jose, CA), Ewald; Robert (Aptos, CA)\nCurrent U.S. Class: 451/8 ; 451/533  ', '0000-00-00 00:00:00', '0000-00-00 00:00:00', ''),
(20, 1, 1, 'Matt Rogers\n', 'Process and Integration Engineer\nGate Stack & Oxidation', 'San Francisco Bay Area California CA', 'Company HQ\nApplied Materials, Inc.\n3050 Bowers Avenue\nP.O. Box 58039\nSanta Clara, CA 95054-3299\nU.S.A.\n\nTel: 1 408 727 5555\nFax: 1 408 748 9943', '', '', '', '', '', '', '', '', '', 'Matt Rogers\nGate Stack & Oxidation at Applied Materials\n\nSummary\nI finished my PhD in Mechanical Engineering with a major in Heat Transfer and a minor in Fluid\nMechanics in 2008. My research concentrated on thin film deposition, melt nucleation, and\nrecrystallization.\n\nSpecialties\nI am very familiar with hydrogen storage, laser-material interaction, phase change phenomenon, and\nrenewable energy. I have spent a good deal of time working with characterization techniques for\nnano materials in a research and production environment.\n\nExperience\nGate Stack & Oxidation Process and Integration Engineer at Applied Materials\nFebruary 2010 - Present (1 year 10 months)\nPlasma Nitridation, Plasma Oxidation, Thermal Oxidation, and Pyrolysis for Logic, Flash, and\nDRAM applications.\n\nElectrical Engineer at Applied Materials\nJune 2008 - Present (3 years 6 months)\nRapid Thermal Products\nFront End and Metal Deposition Products\nPlasma Process and Integration Engineer on the Advanced Oxidation Team\n\nGraduate Student Researcher at Lawrence Berkeley National Laboratory\nJanuary 2005 - May 2008 (3 years 5 months)\nPulsed Laser Deposition of Metal Hydrides\n‚Ä¢Examined thin film hydrogen sorption characteristics for PLD fabricated Pd-Mg-Pd layered films as\nwell as Mg-Ni alloys.\n‚Ä¢Deposited nanoparticle films for hydrogen storage using\nPLD with Excimer, Nd:Yag, and Ti:sapphire lasers.\n‚Ä¢Designed and assembled a vacuum chamber for PLD.\nhttp://nanotech.lbl.gov/\nFundamental Laser Ablation Study\n‚Ä¢Laser ablation craters created with nanosecond and femtosecond lasers.\n‚Ä¢Studied laser ablation heat affected zone at NCEM on JEOL 3010 TEM.\n\nGraduate Student Researcher at UC Berkeley\nAugust 2004 - May 2008 (3 years 10 months)\nExplosive Crystallization of Amorphous Germanium\n‚Ä¢Designed in-situ monitoring and laser initiation system using dark-field laser flash photography to\nmonitor crystal grain growth velocity and morphology at ns timescale.\n‚Ä¢Sputter deposited amorphous Ge on quartz.\nhttp://www.me.berkeley.edu/ltl/ltl.html\n\nGraduate Student Researcher at University of California, San Francisco\nMay 2004 - September 2004 (5 months)\nHand Model for Ergonomic Tool Design\n‚Ä¢Analyzed data from 100 test subjects in four tool holding postures.\n‚Ä¢Created hand simulation from hand surface markers recorded by cameras.\n‚Ä¢Rendered hand models in Solidworks for ergonomics group of UCSF.\n\nPublications\nScalability enhancement of FG NAND by FG shape modification\nIEEE May 16, 2010\nAuthors: Matt Rogers, Udayan Ganguly, Yoshitaka Yokota, Chris Olsen\nFloating Gate (FG) NAND scaling has been severely challenged by the reduction of gate coupling\nratio (CR) and increase in FG interference (FGI) below 30nm node. Firstly, scalability of inverted T\nshaped FG is evaluated by 3D electrostatics simulation. It is shown that coupling ratio (CR) and\nFloating Gate Interference (FGI) performance can be maintained at the level of 34nm technology\ndown to 13nm node by engineering key aspects of the FG shape namely FG top width (FGW) and\neffective field height (EFH) in addition to conventional scaling approaches of IPD thinning and\nspacer k reduction. Secondly, FG shaping is demonstrated down to FGW of 3nm and EFH of 5nm\nusing a sacrificial oxidation technology with no bird''s beak to demonstrate fabrication feasibility.\n\nHydrogen storage property of sandwiched magnesium hydride nanoparticle thin #lm\nInternational Journal of Hydrogen Energy May 14, 2010\nAuthors: Matt Rogers, Steven Barcelo, Costas Grigoropoulos, Samuel Mao\nHydrogen sorption property of magnesium (Mg) in the form of sandwiched Pd/Mg/Pd films is\ninvestigated. Pulsed laser deposition method was applied to deposit the samples consisting of films\nof nanoparticles. The enthalpy of formation of MgH2 was found to be #68 kJ/mol H2 for films with\nnanoparticle size on the order of 50 nm, which is smaller than the value for bulk MgH2 and may be\nexplained by the concept of excess volume.\n\nHydrogen storage characteristics of nanograined free-standing magnesium‚Äìnickel films\nAPPLIED PHYSICS A: MATERIALS SCIENCE & PROCESSING April 11, 2009\nAuthors: Matt Rogers, Steven Barcelo, Costas Grigoropoulos, Sam Mao, Gang Chen, Mildred S.\nDresselhaus\nFree-standing magnesium‚Äìnickel (Mg‚ÄìNi) films with extensive nanoscale grain structures were\nfabricated using a combination of pulsed laser deposition and film delaminating processes.\nHydrogen sorption and desorption properties of the films, free from the influence of substrates,\nwere investigated. Oxidation of the material was reduced through the use of a sandwiched\nfree-standing film structure in which the top and bottom layers consist of nanometer-thick Pd layers,\nwhich also acted as a catalyst to promote hydrogen uptake and release. Hydrogen storage\ncharacteristics were studied at three temperatures, 296, 232, and 180¬∞C, where multiple\nsorption/desorption cycles were measured gravimetrically. An improvement in hydrogen storage\ncapacity over the bulk Mg‚ÄìNi target material was found for the free-standing films. As shown from a\nVan‚Äôt Hoff plot, the thermodynamic stability of the nanograined films is similar to that of Mg2Ni.\nThese results suggest that free-standing films, of which better control of material compositions and\nmicrostructures can be realized than is possible for conventional ball-milled powders, represent a\nuseful materials platform for solid-state hydrogen storage research.\n\nAbsence of amorphous phase in high power femtosecond laser-ablated silicon\nApplied Physics Letters January 8, 2009\nAuthors: Matt Rogers, Costas Grigoropoulos, Andrew Minor, Samuel Mao\nAs femtosecond lasers emerge as viable tools for advanced microscale materials processing, it\nbecomes increasingly important to understand the characteristics of materials resulting from\nfemtosecond laser microablation or micromachining. We conducted transmission electron\nmicroscopy experiments to investigate crater structures in silicon produced by repetitive high power\nfemtosecond laser ablation. Comparable experiments of nanosecond laser ablation of silicon were\nalso performed. We found that an amorphous silicon layer that is typically produced in nanosecond\nlaser ablation is absent when the material is irradiated by high power femtosecond laser pulses.\nInstead, only a defective single crystalline layer was observed in the high power femtosecond\nlaser-ablated silicon crater. Possible mechanisms underlying the formation of the defective single\ncrystalline phase are discussed.\n\nZnO nanowire network transistor fabrication on a polymer substrate by low-temperature,\nall-inorganic nanoparticle solution process\nApplied Physics Letters April 15, 2008\nAuthors: Matt Rogers, Seunghwan Ko, Nipun Misra, Heng Pan, Costas Grigoropoulos, Albert\nPisano\nAll-solution processed, low-temperature zinc oxide nanowire network transistor fabrication on a\npolymer substrate was demonstrated. This simple process can produce high resolution metal\nelectrode transistors with inorganic semiconductor nanowire active material in a fully maskless\nsequence, eliminating the need for lithographic and vacuum processes. The temperature\nthroughout the processing was under 140 ¬∞C, which will enable further applications to electronics on\nlow-cost, large-area flexible polymer substrates.\n\nPulsed Laser Annealing of Semiconductor Structures for Functional Devices\nPhysica Status Solidi (c) July 15, 2008\nAuthors: Matt Rogers, Nipun Misra, Sherry Li Xu, Costas Grigoropoulos, Seunghwan Ko\nWe review our progress on the laser processing of semiconductor microstructures and\nnanostructures for functional devices. Fundamental research conducted to understand the\nmelt-mediated phase transformations induced by nanosecond laser irradiation in thin\nsemiconductor films is presented. A detailed experimental study analyzed the physical mechanisms\nof the explosive crystallization in amorphous germanium that produces large area self-sustained\ncrystal growth. The double laser crystallization method that combines a nanosecond laser pulse\nand a modulated microsecond laser beam was shown to produce ultra-large grain polycrystalline\nsilicon, enabling fabrication of thin film transistor devices of high performance from amorphous\nsilicon films. The crystal growth process was imaged by temporally resolved photography. Non-melt\nExcimer Laser annealing of thin silicon-on-insulator films for dopant activation was demonstrated.\nApplying multiple laser pulses below the melting threshold effected solid phase annealing of the\nsingle crystalline silicon films. Semiconductor nanowires are one-dimensional nanostructures that\nhave displayed the potential to be used with low-cost flexible plastic substrates for applications\nsuch as large-area displays and sensor arrays. The excimer laser annealing of silicon nanowires is\ndemonstrated as an alternative to conventional thermal annealing for dopant activation. The optical\nabsorption of the nanowires is discussed and the effect of parameters such as fluence and number\nof pulses is investigated. The interaction of laser pulses with silicon nanowires is investigated\nthrough numerical simulations\n\nExplosive Crystallization in the Presence of Melting\nPhysical Review B May 2006\nAuthors: Matt Rogers, Costas Grigoropoulos, Seunghwan Ko\nAn experimental investigation of explosive crystallization ##EC## of thin amorphous Ge #lms\ndeposited on a solid substrate is performed, and a theory of EC front propagation accompanied by melting in a\nclass of #lms that includes Ge #lms is developed. The experiments show that the propagation of a planar EC\nfront is possible for a certain range of substrate temperatures and #lm thicknesses. It is found that for substrate\ntemperatures larger than a certain threshold, the macroscopically planar front leaves behind a columnar\nmicrostructure in the crystal. The theory of EC front propagation is based on the experimental observation that the propagating front exhibits a thin layer of Ge melt between the amorphous and crystalline phases. A uniformly propagating planar front solution is determined, whose propagation speed is found as a function of the substrate temperature and the heat loss parameter that, in turn, depends on the #lm thickness. A linear stability analysis of the uniformly propagating EC front with a melting layer is performed. It is found that in a certain interval of substrate temperatures the EC front undergoes a monotonic morphological instability with a preferred wave number that explains the formation of the columnar structures observed in experiments. We also perform a nonlinear analysis describing the evolution of the morphological instability. The interval of substrate\ntemperatures for which the instability is observed, as well as the wavelength of the columnar structure, are found to be in good agreement with experimental observations.\n\nPatents\nMETHODS OF FORMING OXIDE LAYERS ON SUBSTRATES\nUnited States Patent Application 20100330814\nInventors: Matt Rogers\nMethods for processing substrates are provided herein. In some embodiments, a method for\nprocessing a substrate includes providing a substrate having an oxide layer disposed thereon, the\noxide layer including one or more defects; and exposing the oxide layer to a plasma formed from a\nprocess gas comprising an oxygen-containing gas to repair the one or more defects. In some\nembodiments, the oxide layer may be formed on the substrate. In some embodiments, forming the\noxide layer further comprises depositing the oxide layer atop the substrate. In some embodiments,\nforming the oxide layer further comprises thermally oxidizing the surface of the substrate to form the\noxide layer. In some embodiments, a processing temperature is maintained at about 700 degrees\nCelsius or below during the thermal oxidation of the surface.\n\nInventors:  Yokota; Yoshitaka; (San Jose, CA) ; Olsen; Christopher S.; (Fremont, CA) ; Tjandra; Agus Sofian; (San Jose, CA) ; Cho; Yonah; (Sunnyvale, CA) ; Rogers; Matthew S.; (Santa Clara, CA)\nCurrent U.S. Class:  438/771; 257/E21.266 \n\nMETHOD AND APPARATUS FOR SINGLE STEP SELECTIVE NITRIDATION\nUnited States Patent Application 20110217834\nInventors: Matt Rogers\nMethods and apparatus for selective one-step nitridation of semiconductor substrates is provided.\nNitrogen is selectively incorporated in silicon regions of a semiconductor substrate having silicon\nregions and silicon oxide regions by use of a selective nitridation process. Nitrogen containing\nradicals may be directed toward the substrate by forming a nitrogen containing plasma and filtering\nor removing ions from the plasma, or a thermal nitridation process using selective precursors may\nbe performed. A remote plasma generator may be coupled to a processing chamber, optionally\nincluding one or more ion filters, showerheads, and radical distributors, or an in situ plasma may be\ngenerated and one or more ion filters or shields disposed in the chamber between the plasma\ngeneration zone and the substrate support.\n\nInventors:  Ganguly; Udayan; (Mumbai, IN) ; Guarini; Theresa Kramer; (San Jose, CA) ; Rogers; Matthew Scott; (Mountain View, CA) ; Yokota; Yoshitaka; (San Jose, CA) ; Swenberg; Johanes S.; (Los Gatos, CA) ; Bevan; Malcolm J.; (Santa Clara, CA)\nCurrent U.S. Class:  438/593; 257/E21.19\n\nEducation\nUniversity of California, Berkeley\n2003 - 2008\n\nActivities and Societies: Berkeley Nanotechnology Club\nBerkeley Energy and Resource Collaborative\nStudent mentor for underrepresented undergraduate students\n\nEnergy Venture Innovation Program\nCornell University\nBS, Engineering Physics, 1999 - 2003\n', '0000-00-00 00:00:00', '0000-00-00 00:00:00', ''),
(24, 1, 1, 'Michael Stewart\n', 'Process MTS / Technology Lead ', 'San Francisco Bay Area California CA', 'Company HQ\nApplied Materials, Inc.\n3050 Bowers Avenue\nP.O. Box 58039\nSanta Clara, CA 95054-3299\nU.S.A.\n\nTel: 1 408 727 5555\nFax: 1 408 748 9943', '', '', '', '', '', '', '', '', '', 'Michael Stewart\nProcess MTS / Technology Lead at Applied Materials\n\nSummary\nTechnical manager with background in cutting edge projects: crystalline silicon photovoltaics,\nnanoelectronics, carbon nanotubes, molecular thin films. Interested in highly challenging projects\nwhich move fast and advance the state of the art.\n\nSpecialties\nChemistry, chemical engineering, materials science, solar engineering, solar technology, alternative\nenergy, negotiation, disruptive technologies.\n\nExperience\nProcess MTS / Technology Lead at Applied Materials\nJune 2009 - Present (2 years 6 months)\ncSi Solar Technology New Products (TNP) Group, Applied Materials, Santa Clara, CA\nManaged team of process engineers and technicians that developed the industry‚Äôs highest\nperformance cSi cell PECVD SiNx ARC/passivation process. Showed record cell efficiency at\nmultiple customers. Defined solar passivation in terms of physical and chemical mechanisms, using\na process model. Honored with Energy and Environmental Solutions Team Excellence Award for\nQ2 2010.\n\nProcess Engineer IV at Applied Materials\nMay 2005 - April 2009 (4 years)\nNew Business New Products Group, Applied Materials, Santa Clara, CA\nDeveloped electro- and electroless metal plating process for cSi solar cells, PECVD and PVD thin\nfilm deposition to create high efficiency heterojunction solar cells, Si interface engineering for\npassivation, and back contact formation.\n\nSenior Research Scientist at Intel Corporation\nMay 2004 - May 2005 (1 year 1 month)\nNanotubes SRP, Intel Research, Intel Corporation, Santa Clara, CA\nDirected assembly and self-assembly of single-walled carbon nanotubes devices for post-CMOS\nelectronics: interconnects, dense memory, and high speed logic.\n\nPostdoctoral Research Associate - DARPA Molectronics Program at Rice University\nJune 2001 - April 2004 (2 years 11 months)\nRice University, Houston, TX (also Yale U. and Penn State U. for collaborations)\nDiscovered process for self-assembly of molecular scale devices on oxide-free silicon and carbon\nnanotube materials for integration into post-CMOS electronics.\n\nEducation\nUniversity of California, Berkeley - Walter A. Haas School of Business\nMBA, 2011 - 2014\n\nPurdue University\nPhD, Chemistry, 1997 - 2001\n\nPurdue University - Krannert School of Management\nAMP, Applied Management Principles, 2000 - 2000\n\nLouisiana State University and Agricultural and Mechanical College\nBS, Biochemistry, Chemistry, 1992 - 1997\n\n10 Patent Applictions:\n\n1. Stewart; Michael P. ;   et al.  October 6, 2011\nMETHOD OF FORMING A NEGATIVELY CHARGED PASSIVATION LAYER OVER A DIFFUSED P-TYPE REGION \n\nInventors: Stewart; Michael P.; (San Francisco, CA) ; Agrawal; Mukul; (Sunnyvale, CA) ; Mishra; Rohit; (Santa Clara, CA) ; Mungekar; Hemant P.; (Campbell, CA) ; Weidman; Timothy; (Sunnyvale, CA)\nCurrent U.S. Class: 136/256; 136/252  \n\n2. Stewart; Michael P. ;   et al.  June 9, 2011\nMETHOD OF CLEANING AND FORMING A NEGATIVELY CHARGED PASSIVATION LAYER OVER A DOPED REGION \n\nInventors: Stewart; Michael P.; (San Francisco, CA) ; Zhou; Lisong; (Fremont, CA) ; Shu; Jen; (Saratoga, CA) ; Xu; Li (Sherry); (Santa Clara, CA)\nCurrent U.S. Class: 438/57; 257/E31.11\n\n3. Borden; Peter ;   et al.  December 9, 2010\nPassivation process for solar cell fabrication \n\nInventors: Borden; Peter; (San Mateo, CA) ; Stewart; Michael P.; (Mountain View, CA) ; Xu; Li; (Santa Clara, CA) ; Mungekar; Hemant P.; (Campbell, CA) ; Olsen; Christopher S.; (Fremont, CA)\nCurrent U.S. Class: 438/98; 257/E31.119\n\n4. RANA; VIRENDRA V. S. ;   et al.  October 14, 2010\nDRY CLEANING OF SILICON SURFACE FOR SOLAR CELL APPLICATIONS \n\nInventors: RANA; VIRENDRA V. S.; (Los Gatos, CA) ; Stewart; Michael P.; (Mountain View, CA)\nCurrent U.S. Class: 438/58; 257/E21.211\n\n5. Rana; Virendra V.S. ;   et al.  July 1, 2010\nDRY CLEANING OF SILICON SURFACE FOR SOLAR CELL APPLICATIONS \n\nInventors: Rana; Virendra V.S.; (Los Gatos, CA) ; Stewart; Michael P.; (Mountain View, CA)\nCurrent U.S. Class: 438/97; 438/57\n\n6. Weidman; Timothy W. ;   et al.  January 21, 2010\nHYBRID HETEROJUNCTION SOLAR CELL FABRICATION USING A DOPING LAYER MASK \n\nInventors: Weidman; Timothy W.; (Sunnyvale, CA) ; Mishra; Rohit; (Santa Clara, CA) ; Stewart; Michael P.; (San Francisco, CA) ; Cha; Yonghwa Chris; (San Jose, CA) ; Wijekoon; Kapila P.; (Palo Alto, CA) ; Fang; Hongbin; (Mountain View, CA)\nCurrent U.S. Class: 438/96; 156/345.11\n\n7. Weidman; Timothy W. ;   et al.  January 21, 2010\nHYBRID HETEROJUNCTION SOLAR CELL FABRICATION USING A METAL LAYER MASK \n\nInventors: Weidman; Timothy W.; (Suunyvale, CA) ; Mishra; Rohit; (Santa Clara, CA) ; Stewart; Michael P.; (San Francisco, CA) ; Cha; Yonghwa Chris; (San Jose, CA) ; Wijekoon; Kapila P.; (Palo Alto, CA) ; Fang; Hongbin; (Mountain View, CA)\nCurrent U.S. Class: 438/72; 118/68\n\n8. Weidman; Timothy W. ;   et al.  June 4, 2009\nCrystalline Solar Cell Metallization Methods \n\nInventors: Weidman; Timothy W.; (Sunnyvale, CA) ; Stewart; Michael P.; (Mountain View, CA) ; Wijekoon; Kapila P.; (Palo Alto, CA) ; Mishra; Rohit; (Santa Clara, CA)\nCurrent U.S. Class: 136/256; 257/E21.002\n\n9. Weidman; Timothy W. ;   et al.  October 18, 2007\nRELIABLE FUEL CELL ELECTRODE DESIGN \n\nInventors: Weidman; Timothy W.; (Sunnyvale, CA) ; Armstrong; Karl J.; (San Jose, CA) ; Eaglesham; David J.; (Perrysburg, OH) ; Krishna; Nety; (Sunnyvale, CA) ; Hofmann; Ralf; (Soquel, CA) ; Stewart; Michael P.; (Mountain View, CA)\nCurrent U.S. Class: 429/483; 427/115\n\n10. Lubomirsky; Dmitry ;   et al.  May 17, 2007\nINTEGRATED ELECTROLESS DEPOSITION SYSTEM \n\nInventors: Lubomirsky; Dmitry; (Cupertino, CA) ; Shanmugasundram; Arulkumar; (Sunnyvale, CA) ; D''Ambra; Allen; (Burlingame, CA) ; Weidman; Timothy W.; (Sunnyvale, CA) ; Stewart; Michael P.; (Mountain View, CA) ; Rabinovich; Eugene; (Fremont, CA) ; Sherman; Svetlana; (San Jose, CA) ; Birang; Manoocher; (Los Gatos, CA) ; Wang; Yaxin; (Fremont, CA) ; Yang; Michael X.; (Palo Alto, CA) ; Hansen; Bradley; (San Carlos, CA)\nCurrent U.S. Class: 438/678; 257/E21.165\n\n4 Patents:\n\n1. Stewart ,   et al.  August 30, 2011\nMethod of cleaning and forming a negatively charged passivation layer over a doped region \n\nInventors: Stewart; Michael P. (San Francisco, CA), Zhou; Lisong (Fremont, CA), Shu; Jen (Saratoga, CA), Xu; Li (Sherry) (Santa Clara, CA)\nCurrent U.S. Class: 438/711 ; 257/E31.119\n\n2. Weidman ,   et al.  May 31, 2011\nBack contact solar cells using printed dielectric barrier \n\nInventors: Weidman; Timothy W. (Sunnyvale, CA), Mishra; Rohit (Santa Clara, CA), Stewart; Michael P. (San Francisco, CA), Wijekoon; Kapila P. (Palo Alto, CA), Cha; Yonghwa Chris (San Jose, CA), Holtam; Tristan (Horsham, GB), Shah; Vinay (San Francisco, CA)\nCurrent U.S. Class: 438/57 ; 257/E21.135\n\n3. Rana ,   et al.  July 6, 2010\nDry cleaning of silicon surface for solar cell applications \n\nInventors: Rana; Virendra V S (Los Gatos, CA), Stewart; Michael P. (Mountain View, CA)\nCurrent U.S. Class: 438/765 ; 257/E21.214\n\n4. Stewart ,   et al.  February 9, 2010\nElectroless deposition process on a silicon contact \n\nInventors: Stewart; Michael P. (Mountain View, CA), Weidman; Timothy W. (Sunnyvale, CA), Shanmugasundram; Arulkumar (Sunnyvale, CA), Eaglesham; David J. (Livermore, CA)\nCurrent U.S. Class: 438/678 ; 257/E21.006\n', '0000-00-00 00:00:00', '0000-00-00 00:00:00', '');

/*!40101 SET CHARACTER_SET_CLIENT=@OLD_CHARACTER_SET_CLIENT */;
/*!40101 SET CHARACTER_SET_RESULTS=@OLD_CHARACTER_SET_RESULTS */;
/*!40101 SET COLLATION_CONNECTION=@OLD_COLLATION_CONNECTION */;
