{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1719555350805 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1719555350805 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 28 13:15:50 2024 " "Processing started: Fri Jun 28 13:15:50 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1719555350805 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719555350805 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off uartLib -c uartLib " "Command: quartus_map --read_settings_files=on --write_settings_files=off uartLib -c uartLib" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719555350805 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1719555350963 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1719555350963 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "uartLib.v(34) " "Verilog HDL information at uartLib.v(34): always construct contains both blocking and non-blocking assignments" {  } { { "uartLib.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/UART/uartLib.v" 34 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1719555356937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uartlib.v 1 1 " "Found 1 design units, including 1 entities, in source file uartlib.v" { { "Info" "ISGN_ENTITY_NAME" "1 uartLib " "Found entity 1: uartLib" {  } { { "uartLib.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/UART/uartLib.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719555356938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719555356938 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "input_rx uartLib.v(119) " "Verilog HDL Implicit Net warning at uartLib.v(119): created implicit net for \"input_rx\"" {  } { { "uartLib.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/UART/uartLib.v" 119 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719555356938 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tx_test uartLib.v(121) " "Verilog HDL Implicit Net warning at uartLib.v(121): created implicit net for \"tx_test\"" {  } { { "uartLib.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/UART/uartLib.v" 121 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719555356938 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clock_out uartLib.v(122) " "Verilog HDL Implicit Net warning at uartLib.v(122): created implicit net for \"clock_out\"" {  } { { "uartLib.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/UART/uartLib.v" 122 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719555356938 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "uartLib " "Elaborating entity \"uartLib\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1719555356952 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tx_test uartLib.v(121) " "Verilog HDL or VHDL warning at uartLib.v(121): object \"tx_test\" assigned a value but never read" {  } { { "uartLib.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/UART/uartLib.v" 121 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1719555356952 "|uartLib"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clock_out uartLib.v(122) " "Verilog HDL or VHDL warning at uartLib.v(122): object \"clock_out\" assigned a value but never read" {  } { { "uartLib.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/UART/uartLib.v" 122 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1719555356952 "|uartLib"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uartLib.v(42) " "Verilog HDL assignment warning at uartLib.v(42): truncated value with size 32 to match size of target (8)" {  } { { "uartLib.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/UART/uartLib.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1719555356953 "|uartLib"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "uartLib.v(56) " "Verilog HDL Case Statement information at uartLib.v(56): all case item expressions in this case statement are onehot" {  } { { "uartLib.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/UART/uartLib.v" 56 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1719555356953 "|uartLib"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data_rx uartLib.v(103) " "Verilog HDL Always Construct warning at uartLib.v(103): variable \"data_rx\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "uartLib.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/UART/uartLib.v" 103 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1719555356953 "|uartLib"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "uartLib.v(103) " "Verilog HDL Case Statement warning at uartLib.v(103): incomplete case statement has no default case item" {  } { { "uartLib.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/UART/uartLib.v" 103 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1719555356953 "|uartLib"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "HEX1 uartLib.v(101) " "Verilog HDL Always Construct warning at uartLib.v(101): inferring latch(es) for variable \"HEX1\", which holds its previous value in one or more paths through the always construct" {  } { { "uartLib.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/UART/uartLib.v" 101 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1719555356954 "|uartLib"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 uartLib.v(118) " "Verilog HDL assignment warning at uartLib.v(118): truncated value with size 8 to match size of target (7)" {  } { { "uartLib.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/UART/uartLib.v" 118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1719555356954 "|uartLib"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[0\] uartLib.v(101) " "Inferred latch for \"HEX1\[0\]\" at uartLib.v(101)" {  } { { "uartLib.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/UART/uartLib.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1719555356955 "|uartLib"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[1\] uartLib.v(101) " "Inferred latch for \"HEX1\[1\]\" at uartLib.v(101)" {  } { { "uartLib.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/UART/uartLib.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1719555356955 "|uartLib"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[2\] uartLib.v(101) " "Inferred latch for \"HEX1\[2\]\" at uartLib.v(101)" {  } { { "uartLib.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/UART/uartLib.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1719555356955 "|uartLib"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[3\] uartLib.v(101) " "Inferred latch for \"HEX1\[3\]\" at uartLib.v(101)" {  } { { "uartLib.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/UART/uartLib.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1719555356955 "|uartLib"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[4\] uartLib.v(101) " "Inferred latch for \"HEX1\[4\]\" at uartLib.v(101)" {  } { { "uartLib.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/UART/uartLib.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1719555356955 "|uartLib"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[5\] uartLib.v(101) " "Inferred latch for \"HEX1\[5\]\" at uartLib.v(101)" {  } { { "uartLib.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/UART/uartLib.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1719555356955 "|uartLib"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[6\] uartLib.v(101) " "Inferred latch for \"HEX1\[6\]\" at uartLib.v(101)" {  } { { "uartLib.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/UART/uartLib.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1719555356955 "|uartLib"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX1\[0\] " "Latch HEX1\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA data_rx\[7\] " "Ports D and ENA on the latch are fed by the same signal data_rx\[7\]" {  } { { "uartLib.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/UART/uartLib.v" 80 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1719555357210 ""}  } { { "uartLib.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/UART/uartLib.v" 101 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1719555357210 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX1\[1\] " "Latch HEX1\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA data_rx\[7\] " "Ports D and ENA on the latch are fed by the same signal data_rx\[7\]" {  } { { "uartLib.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/UART/uartLib.v" 80 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1719555357210 ""}  } { { "uartLib.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/UART/uartLib.v" 101 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1719555357210 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX1\[2\] " "Latch HEX1\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA data_rx\[7\] " "Ports D and ENA on the latch are fed by the same signal data_rx\[7\]" {  } { { "uartLib.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/UART/uartLib.v" 80 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1719555357210 ""}  } { { "uartLib.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/UART/uartLib.v" 101 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1719555357210 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX1\[3\] " "Latch HEX1\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA data_rx\[7\] " "Ports D and ENA on the latch are fed by the same signal data_rx\[7\]" {  } { { "uartLib.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/UART/uartLib.v" 80 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1719555357210 ""}  } { { "uartLib.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/UART/uartLib.v" 101 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1719555357210 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX1\[4\] " "Latch HEX1\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA data_rx\[7\] " "Ports D and ENA on the latch are fed by the same signal data_rx\[7\]" {  } { { "uartLib.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/UART/uartLib.v" 80 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1719555357210 ""}  } { { "uartLib.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/UART/uartLib.v" 101 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1719555357210 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX1\[5\] " "Latch HEX1\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA data_rx\[7\] " "Ports D and ENA on the latch are fed by the same signal data_rx\[7\]" {  } { { "uartLib.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/UART/uartLib.v" 80 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1719555357210 ""}  } { { "uartLib.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/UART/uartLib.v" 101 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1719555357210 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX1\[6\] " "Latch HEX1\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA data_rx\[7\] " "Ports D and ENA on the latch are fed by the same signal data_rx\[7\]" {  } { { "uartLib.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/UART/uartLib.v" 80 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1719555357210 ""}  } { { "uartLib.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/UART/uartLib.v" 101 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1719555357210 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "uartLib.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/UART/uartLib.v" 56 -1 0 } } { "uartLib.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/UART/uartLib.v" 28 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1719555357210 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1719555357210 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1719555357271 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "15 " "15 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1719555357475 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/2024/FPGA/codeFPGAL_LIB/UART/output_files/uartLib.map.smsg " "Generated suppressed messages file D:/2024/FPGA/codeFPGAL_LIB/UART/output_files/uartLib.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719555357497 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1719555357569 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719555357569 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "85 " "Implemented 85 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1719555357591 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1719555357591 ""} { "Info" "ICUT_CUT_TM_LCELLS" "74 " "Implemented 74 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1719555357591 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1719555357591 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 25 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 25 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4774 " "Peak virtual memory: 4774 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1719555357606 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 28 13:15:57 2024 " "Processing ended: Fri Jun 28 13:15:57 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1719555357606 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1719555357606 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1719555357606 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1719555357606 ""}
