<!-- HTML header for doxygen 1.8.17-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.15"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>SPECK&nbsp;Implementation: /home/runner/work/SPECK_Cipher_Verilog/SPECK_Cipher_Verilog/documentation/README.md Source File</title>
<link href="../../tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../jquery.js"></script>
<script type="text/javascript" src="../../dynsections.js"></script>
<link href="../../navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../resize.js"></script>
<script type="text/javascript" src="../../navtreedata.js"></script>
<script type="text/javascript" src="../../navtree.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
  $(document).ready(initResizable);
/* @license-end */</script>
<link href="../../search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../search/search.js"></script>
<link rel="search" href="../../search_opensearch.php?v=opensearch.xml" type="application/opensearchdescription+xml" title="SPECK&nbsp;Implementation"/>
<link href="../../doxygen.css" rel="stylesheet" type="text/css" />
<link href="../../doxygen-awesome.css" rel="stylesheet" type="text/css"/>
<link href="../../custom.css" rel="stylesheet" type="text/css"/>
<link href="../../doxygen-awesome-sidebar-only.css" rel="stylesheet" type="text/css"/>
<link href="../../doxygen-awesome-sidebar-only-darkmode-toggle.css" rel="stylesheet" type="text/css"/>
<link href="../../custom-alternative.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../doxygen-awesome-darkmode-toggle.js"></script>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">SPECK&nbsp;Implementation
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.15 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "../../search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="../../menudata.js"></script>
<script type="text/javascript" src="../../menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('../../',true,true,'search.php','Search');
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
  $(document).ready(function() {
    if ($('.searchresults').length > 0) { searchBox.DOMSearchField().focus(); }
  });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('d9/dd6/_r_e_a_d_m_e_8md.html','../../');});
/* @license-end */
</script>
<div id="doc-content">
<div class="header">
  <div class="headertitle">
<div class="title">/home/runner/work/SPECK_Cipher_Verilog/SPECK_Cipher_Verilog/documentation/README.md</div>  </div>
</div><!--header-->
<div class="contents">
<a href="../../d9/dd6/_r_e_a_d_m_e_8md.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;# Speck Cipher Veriog implementation</div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;</div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;This repository contains a sample implementation of the SPECK64/128 cipher. </div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;See [Reference](https://csrc.nist.gov/csrc/media/events/lightweight-cryptography-workshop-2015/documents/papers/session1-shors-paper.pdf).</div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;</div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;The cipher is using only ARX (Addition, Rotation and XOR) operations, which can be implemented fast in hardware as well as fast in hardware. </div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;The cipher can be implemented using two repeating blocks, the key schedule as well as the round function.</div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;Like visualized in the figure below.</div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;</div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;![Structure](https://raw.githubusercontent.com/FlorianFrank/SPECK_Cipher_Verilog/main/documentation/figures/SPECKStructure.svg)</div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;</div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;The verilog implementation follows this scheme and is subdivided into three verilog modules.</div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;</div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;### 1. Round function</div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;</div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;&lt;p align=&quot;center&quot;&gt;</div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;&lt;img src=&quot;figures/round_function.svg&quot; width=400/&gt;</div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;&lt;/p&gt;</div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;</div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;The round function is implemented as a state machine. </div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;In the following figure the different states of the SPECK verilog implementation can be seen.</div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;</div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;![Structure](https://raw.githubusercontent.com/FlorianFrank/SPECK_Cipher_Verilog/main/documentation/figures/round_function_module.png)</div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;</div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;#### State:</div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;</div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;- 0000: Wait for start signal to start the round function </div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;- 0001: Assign p0 and p1 to dedicated registers</div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;- 0010: Calculate right shift (&gt;&gt; 8) on p1</div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;- 0011: Calculate p0 + p1</div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;- 0100: Calculate left shift (&lt;&lt; 3) on p0 and p1 XOR subkey k0</div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;- 0101: Calculate p0 = p0 + p1</div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;- 0110: Assign result to ciphertext wire and indicate round finished by setting finished to high</div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;</div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;</div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;</div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;### Key schedule</div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;</div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;&lt;p align=&quot;center&quot;&gt;</div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;&lt;img src=&quot;../../../figures/Key_schedule.svg&quot; width=400/&gt;</div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;&lt;/p&gt;</div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;</div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;The key schedule implementation is also part of a dedicated verilog module. </div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;It is implemented as state machine similar to the round function. </div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;</div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;![Structure](https://raw.githubusercontent.com/FlorianFrank/SPECK_Cipher_Verilog/main/documentation/figures/key_schedule_module.png)</div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;</div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;#### State:</div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;</div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;- 0000: Wait for start signal to start the key schedule function </div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;- 0001: Assign k0 and k1 to dedicated registers</div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;- 0010: Calculate right shift (&gt;&gt; 8) on k1</div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;- 0011: Calculate k1 + k2</div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;- 0100: calculate k1 = k1 XOR vector and left shift of k0 (&lt;&lt; 3)</div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;- 0101: Calculate XOR of k1 and k2</div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;- 0110: Assign result to new key indicate key schedule finished by setting finished wire to high</div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;</div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;### Cipher control module</div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;</div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;This module is responsible to control the round function and key schedule modules </div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;to execute three rounds of the SPECK64/128 cipher. </div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;It sets the signal_start signals and waits for a round function or key schedule to be finished. </div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;</div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;![Structure](https://raw.githubusercontent.com/FlorianFrank/SPECK_Cipher_Verilog/main/documentation/figures/SPECK_3_Rounds.png)</div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;</div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;The simulation above shows the execution of three rounds of the SPECK cipher. </div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;The start_states wire shows the timing when each of the round functions is started. </div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;Index 0 is assigned to round 1, 1 to round 2 and so on. </div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;After executing the three rounds. The finish signal is set to high and the new ciphertext is assigned. </div></div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- HTML footer for doxygen 1.8.17-->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="../../d9/dd6/_r_e_a_d_m_e_8md.html">README.md</a></li>
    <li class="footer">Generated on Mon Oct 31 2022 12:17:04 for SPECK&nbsp;Implementation by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="../../doxygen.png" alt="doxygen"/></a> 1.8.15 </li>
  </ul>
</div>
<script type="text/javascript">
  // script for doxygen 1.9.1
  $(function() {
      $(document).ready(function(){
         toggleButton = document.createElement('doxygen-awesome-dark-mode-toggle')
         toggleButton.title = "Toggle Light/Dark Mode"
         document.getElementById("MSearchBox").parentNode.appendChild(toggleButton)
     })
  })
</script>
</body>
</html>
