\doxysubsubsubsection{SMBUS packet error check mode }
\hypertarget{group___s_m_b_u_s__packet__error__check__mode}{}\label{group___s_m_b_u_s__packet__error__check__mode}\index{SMBUS packet error check mode@{SMBUS packet error check mode}}
Collaboration diagram for SMBUS packet error check mode\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{group___s_m_b_u_s__packet__error__check__mode}
\end{center}
\end{figure}
\doxysubsubsubsubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___s_m_b_u_s__packet__error__check__mode_ga48763a687d52af10216b13d8308d97f6}{SMBUS\+\_\+\+PEC\+\_\+\+DISABLE}}~0x00000000U
\item 
\#define \mbox{\hyperlink{group___s_m_b_u_s__packet__error__check__mode_ga524481f0ca813a49fed450c5210154b1}{SMBUS\+\_\+\+PEC\+\_\+\+ENABLE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40d2eb849f9d55e6298035b61e84ca42}{I2\+C\+\_\+\+CR1\+\_\+\+ENPEC}}
\end{DoxyCompactItemize}


\doxysubsubsubsubsection{Detailed Description}


\label{doc-define-members}
\Hypertarget{group___s_m_b_u_s__packet__error__check__mode_doc-define-members}
\doxysubsubsubsubsection{Macro Definition Documentation}
\Hypertarget{group___s_m_b_u_s__packet__error__check__mode_ga48763a687d52af10216b13d8308d97f6}\index{SMBUS packet error check mode@{SMBUS packet error check mode}!SMBUS\_PEC\_DISABLE@{SMBUS\_PEC\_DISABLE}}
\index{SMBUS\_PEC\_DISABLE@{SMBUS\_PEC\_DISABLE}!SMBUS packet error check mode@{SMBUS packet error check mode}}
\doxysubsubsubsubsubsection{\texorpdfstring{SMBUS\_PEC\_DISABLE}{SMBUS\_PEC\_DISABLE}}
{\footnotesize\ttfamily \label{group___s_m_b_u_s__packet__error__check__mode_ga48763a687d52af10216b13d8308d97f6} 
\#define SMBUS\+\_\+\+PEC\+\_\+\+DISABLE~0x00000000U}



Definition at line \mbox{\hyperlink{stm32f4xx__hal__smbus_8h_source_l00303}{303}} of file \mbox{\hyperlink{stm32f4xx__hal__smbus_8h_source}{stm32f4xx\+\_\+hal\+\_\+smbus.\+h}}.

\Hypertarget{group___s_m_b_u_s__packet__error__check__mode_ga524481f0ca813a49fed450c5210154b1}\index{SMBUS packet error check mode@{SMBUS packet error check mode}!SMBUS\_PEC\_ENABLE@{SMBUS\_PEC\_ENABLE}}
\index{SMBUS\_PEC\_ENABLE@{SMBUS\_PEC\_ENABLE}!SMBUS packet error check mode@{SMBUS packet error check mode}}
\doxysubsubsubsubsubsection{\texorpdfstring{SMBUS\_PEC\_ENABLE}{SMBUS\_PEC\_ENABLE}}
{\footnotesize\ttfamily \label{group___s_m_b_u_s__packet__error__check__mode_ga524481f0ca813a49fed450c5210154b1} 
\#define SMBUS\+\_\+\+PEC\+\_\+\+ENABLE~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40d2eb849f9d55e6298035b61e84ca42}{I2\+C\+\_\+\+CR1\+\_\+\+ENPEC}}}



Definition at line \mbox{\hyperlink{stm32f4xx__hal__smbus_8h_source_l00304}{304}} of file \mbox{\hyperlink{stm32f4xx__hal__smbus_8h_source}{stm32f4xx\+\_\+hal\+\_\+smbus.\+h}}.

