# Multi_Cycle_CPU
Multi-Cycle CPU implemented in Verilog HDL.

  This project uses a custom ISA created by myself.Hence it has some restrictions. This restrictions and what you can achieve is well explained in the report. 
