top: shiftRegTop

include_all_verilog_files: True
