<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p55" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_55{left:110px;bottom:1129px;letter-spacing:-0.21px;word-spacing:1.47px;}
#t2_55{left:808px;bottom:1129px;letter-spacing:-0.17px;}
#t3_55{left:110px;bottom:1082px;letter-spacing:-0.17px;word-spacing:1.31px;}
#t4_55{left:358px;bottom:1082px;letter-spacing:-0.17px;}
#t5_55{left:375px;bottom:1082px;letter-spacing:-0.2px;word-spacing:1.4px;}
#t6_55{left:802px;bottom:1082px;letter-spacing:-0.17px;}
#t7_55{left:819px;bottom:1082px;}
#t8_55{left:110px;bottom:1062px;letter-spacing:-0.16px;word-spacing:0.83px;}
#t9_55{left:110px;bottom:1041px;letter-spacing:-0.15px;word-spacing:1.8px;}
#ta_55{left:110px;bottom:1020px;letter-spacing:-0.14px;word-spacing:1.39px;}
#tb_55{left:351px;bottom:1020px;letter-spacing:-1px;}
#tc_55{left:366px;bottom:1020px;}
#td_55{left:110px;bottom:961px;letter-spacing:-0.17px;word-spacing:2.22px;}
#te_55{left:136px;bottom:919px;letter-spacing:0.09px;}
#tf_55{left:237px;bottom:919px;letter-spacing:0.09px;word-spacing:2.51px;}
#tg_55{left:336px;bottom:919px;letter-spacing:0.09px;word-spacing:2.51px;}
#th_55{left:435px;bottom:919px;letter-spacing:0.09px;word-spacing:2.53px;}
#ti_55{left:554px;bottom:919px;letter-spacing:0.09px;word-spacing:2.51px;}
#tj_55{left:659px;bottom:919px;letter-spacing:5.69px;}
#tk_55{left:798px;bottom:919px;}
#tl_55{left:163px;bottom:896px;letter-spacing:-0.15px;}
#tm_55{left:288px;bottom:896px;letter-spacing:-0.14px;}
#tn_55{left:387px;bottom:896px;letter-spacing:-0.14px;}
#to_55{left:484px;bottom:896px;letter-spacing:-0.15px;}
#tp_55{left:608px;bottom:896px;letter-spacing:-0.16px;}
#tq_55{left:714px;bottom:896px;letter-spacing:0.02px;}
#tr_55{left:186px;bottom:875px;}
#ts_55{left:295px;bottom:875px;}
#tt_55{left:394px;bottom:875px;}
#tu_55{left:503px;bottom:875px;}
#tv_55{left:612px;bottom:875px;}
#tw_55{left:731px;bottom:875px;}
#tx_55{left:161px;bottom:854px;letter-spacing:-0.17px;}
#ty_55{left:285px;bottom:854px;letter-spacing:-0.14px;}
#tz_55{left:384px;bottom:854px;letter-spacing:-0.14px;}
#t10_55{left:472px;bottom:854px;letter-spacing:-0.2px;}
#t11_55{left:601px;bottom:854px;letter-spacing:-0.15px;}
#t12_55{left:723px;bottom:854px;letter-spacing:-0.24px;}
#t13_55{left:161px;bottom:833px;letter-spacing:-0.17px;}
#t14_55{left:285px;bottom:833px;letter-spacing:-0.14px;}
#t15_55{left:384px;bottom:833px;letter-spacing:-0.14px;}
#t16_55{left:490px;bottom:833px;letter-spacing:-0.23px;}
#t17_55{left:601px;bottom:833px;letter-spacing:-0.15px;}
#t18_55{left:723px;bottom:833px;letter-spacing:-0.24px;}
#t19_55{left:161px;bottom:812px;letter-spacing:-0.17px;}
#t1a_55{left:285px;bottom:812px;letter-spacing:-0.14px;}
#t1b_55{left:384px;bottom:812px;letter-spacing:-0.14px;}
#t1c_55{left:480px;bottom:812px;letter-spacing:-0.43px;}
#t1d_55{left:601px;bottom:812px;letter-spacing:-0.15px;}
#t1e_55{left:712px;bottom:812px;letter-spacing:-0.19px;}
#t1f_55{left:161px;bottom:792px;letter-spacing:-0.17px;}
#t1g_55{left:285px;bottom:792px;letter-spacing:-0.14px;}
#t1h_55{left:384px;bottom:792px;letter-spacing:-0.14px;}
#t1i_55{left:457px;bottom:792px;letter-spacing:-0.69px;}
#t1j_55{left:601px;bottom:792px;letter-spacing:-0.15px;}
#t1k_55{left:712px;bottom:792px;letter-spacing:-0.19px;}
#t1l_55{left:161px;bottom:771px;letter-spacing:-0.17px;}
#t1m_55{left:285px;bottom:771px;letter-spacing:-0.14px;}
#t1n_55{left:384px;bottom:771px;letter-spacing:-0.14px;}
#t1o_55{left:453px;bottom:771px;letter-spacing:-0.47px;}
#t1p_55{left:601px;bottom:771px;letter-spacing:-0.15px;}
#t1q_55{left:712px;bottom:771px;letter-spacing:-0.19px;}
#t1r_55{left:110px;bottom:719px;letter-spacing:-0.21px;word-spacing:2.86px;}
#t1s_55{left:110px;bottom:699px;letter-spacing:-0.17px;word-spacing:1.24px;}
#t1t_55{left:110px;bottom:678px;letter-spacing:-0.14px;word-spacing:1.39px;}
#t1u_55{left:110px;bottom:642px;letter-spacing:-0.17px;word-spacing:3.32px;}
#t1v_55{left:110px;bottom:621px;letter-spacing:-0.14px;word-spacing:2.35px;}
#t1w_55{left:191px;bottom:621px;letter-spacing:-0.15px;}
#t1x_55{left:220px;bottom:621px;letter-spacing:-0.19px;word-spacing:2.43px;}
#t1y_55{left:492px;bottom:621px;letter-spacing:-0.15px;}
#t1z_55{left:514px;bottom:621px;letter-spacing:-0.29px;word-spacing:3.1px;}
#t20_55{left:774px;bottom:621px;letter-spacing:-0.15px;}
#t21_55{left:803px;bottom:621px;letter-spacing:-0.15px;}
#t22_55{left:110px;bottom:601px;letter-spacing:-0.17px;word-spacing:1.43px;}
#t23_55{left:110px;bottom:565px;letter-spacing:-0.27px;word-spacing:2.59px;}
#t24_55{left:110px;bottom:544px;letter-spacing:-0.18px;word-spacing:1.6px;}
#t25_55{left:701px;bottom:544px;letter-spacing:-0.14px;}
#t26_55{left:756px;bottom:544px;}
#t27_55{left:110px;bottom:474px;letter-spacing:-0.04px;}
#t28_55{left:166px;bottom:474px;letter-spacing:-0.04px;word-spacing:2.74px;}
#t29_55{left:110px;bottom:424px;letter-spacing:-0.19px;word-spacing:1.81px;}
#t2a_55{left:110px;bottom:403px;letter-spacing:-0.14px;word-spacing:1.39px;}
#t2b_55{left:125px;bottom:360px;letter-spacing:0.09px;}
#t2c_55{left:348px;bottom:360px;letter-spacing:0.09px;word-spacing:2.51px;}
#t2d_55{left:447px;bottom:360px;letter-spacing:0.09px;word-spacing:2.51px;}
#t2e_55{left:566px;bottom:360px;letter-spacing:0.09px;word-spacing:2.51px;}
#t2f_55{left:671px;bottom:360px;letter-spacing:5.69px;}
#t2g_55{left:810px;bottom:360px;}
#t2h_55{left:200px;bottom:336px;letter-spacing:-0.16px;}
#t2i_55{left:400px;bottom:336px;letter-spacing:-0.14px;}
#t2j_55{left:496px;bottom:336px;letter-spacing:-0.15px;}
#t2k_55{left:620px;bottom:336px;letter-spacing:-0.16px;}
#t2l_55{left:726px;bottom:336px;letter-spacing:0.02px;}
#t2m_55{left:232px;bottom:315px;letter-spacing:-0.17px;}
#t2n_55{left:406px;bottom:315px;}
#t2o_55{left:515px;bottom:315px;}
#t2p_55{left:624px;bottom:315px;}
#t2q_55{left:743px;bottom:315px;}
#t2r_55{left:201px;bottom:294px;letter-spacing:-0.14px;}
#t2s_55{left:395px;bottom:294px;letter-spacing:-0.16px;}
#t2t_55{left:499px;bottom:294px;letter-spacing:-0.17px;}
#t2u_55{left:614px;bottom:294px;letter-spacing:-0.15px;}
#t2v_55{left:723px;bottom:294px;letter-spacing:-0.39px;}
#t2w_55{left:127px;bottom:226px;letter-spacing:0.09px;}
#t2x_55{left:247px;bottom:226px;letter-spacing:0.09px;word-spacing:2.51px;}
#t2y_55{left:346px;bottom:226px;letter-spacing:0.09px;word-spacing:2.51px;}
#t2z_55{left:445px;bottom:226px;letter-spacing:0.09px;word-spacing:2.52px;}
#t30_55{left:563px;bottom:226px;letter-spacing:0.09px;word-spacing:2.51px;}
#t31_55{left:669px;bottom:226px;letter-spacing:5.69px;}
#t32_55{left:808px;bottom:226px;}
#t33_55{left:150px;bottom:203px;letter-spacing:-0.16px;}
#t34_55{left:298px;bottom:203px;letter-spacing:-0.14px;}
#t35_55{left:397px;bottom:203px;letter-spacing:-0.14px;}
#t36_55{left:494px;bottom:203px;letter-spacing:-0.15px;}
#t37_55{left:594px;bottom:203px;letter-spacing:-0.16px;}
#t38_55{left:723px;bottom:203px;letter-spacing:0.02px;}
#t39_55{left:186px;bottom:181px;}
#t3a_55{left:305px;bottom:181px;}
#t3b_55{left:404px;bottom:181px;}
#t3c_55{left:513px;bottom:181px;}
#t3d_55{left:622px;bottom:181px;}
#t3e_55{left:741px;bottom:181px;}
#t3f_55{left:152px;bottom:161px;letter-spacing:-0.14px;}
#t3g_55{left:299px;bottom:161px;letter-spacing:-0.14px;}
#t3h_55{left:392px;bottom:161px;letter-spacing:-0.16px;}
#t3i_55{left:496px;bottom:161px;letter-spacing:-0.17px;}
#t3j_55{left:591px;bottom:161px;letter-spacing:-0.14px;}
#t3k_55{left:716px;bottom:161px;letter-spacing:-0.23px;}
#t3l_55{left:110px;bottom:109px;letter-spacing:-0.18px;word-spacing:1.46px;}
#t3m_55{left:602px;bottom:109px;letter-spacing:-1px;}
#t3n_55{left:622px;bottom:109px;letter-spacing:-0.42px;word-spacing:1.91px;}

.s1_55{font-size:17px;font-family:CMSL10_27d;color:#000;}
.s2_55{font-size:17px;font-family:CMR10_270;color:#000;}
.s3_55{font-size:17px;font-family:CMTT10_27z;color:#000;}
.s4_55{font-size:17px;font-family:CMTI10_27t;color:#000;}
.s5_55{font-size:17px;font-family:CMBX10_26h;color:#000;}
.s6_55{font-size:12px;font-family:CMR8_278;color:#000;}
.s7_55{font-size:22px;font-family:CMBX12_26j;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts55" type="text/css" >

@font-face {
	font-family: CMBX10_26h;
	src: url("fonts/CMBX10_26h.woff") format("woff");
}

@font-face {
	font-family: CMBX12_26j;
	src: url("fonts/CMBX12_26j.woff") format("woff");
}

@font-face {
	font-family: CMR10_270;
	src: url("fonts/CMR10_270.woff") format("woff");
}

@font-face {
	font-family: CMR8_278;
	src: url("fonts/CMR8_278.woff") format("woff");
}

@font-face {
	font-family: CMSL10_27d;
	src: url("fonts/CMSL10_27d.woff") format("woff");
}

@font-face {
	font-family: CMTI10_27t;
	src: url("fonts/CMTI10_27t.woff") format("woff");
}

@font-face {
	font-family: CMTT10_27z;
	src: url("fonts/CMTT10_27z.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg55Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg55" style="-webkit-user-select: none;"><object width="935" height="1210" data="55/55.svg" type="image/svg+xml" id="pdf55" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_55" class="t s1_55">Volume I: RISC-V Unprivileged ISA V20191213 </span><span id="t2_55" class="t s2_55">37 </span>
<span id="t3_55" class="t s2_55">AUIPC (add upper immediate to </span><span id="t4_55" class="t s3_55">pc</span><span id="t5_55" class="t s2_55">) uses the same opcode as RV32I. AUIPC is used to build </span><span id="t6_55" class="t s3_55">pc</span><span id="t7_55" class="t s2_55">- </span>
<span id="t8_55" class="t s2_55">relative addresses and uses the U-type format. AUIPC appends 12 low-order zero bits to the 20-bit </span>
<span id="t9_55" class="t s2_55">U-immediate, sign-extends the result to 64 bits, adds it to the address of the AUIPC instruction, </span>
<span id="ta_55" class="t s2_55">then places the result in register </span><span id="tb_55" class="t s4_55">rd</span><span id="tc_55" class="t s2_55">. </span>
<span id="td_55" class="t s5_55">Integer Register-Register Operations </span>
<span id="te_55" class="t s6_55">31 </span><span id="tf_55" class="t s6_55">25 24 </span><span id="tg_55" class="t s6_55">20 19 </span><span id="th_55" class="t s6_55">15 14 </span><span id="ti_55" class="t s6_55">12 11 </span><span id="tj_55" class="t s6_55">76 </span><span id="tk_55" class="t s6_55">0 </span>
<span id="tl_55" class="t s2_55">funct7 </span><span id="tm_55" class="t s2_55">rs2 </span><span id="tn_55" class="t s2_55">rs1 </span><span id="to_55" class="t s2_55">funct3 </span><span id="tp_55" class="t s2_55">rd </span><span id="tq_55" class="t s2_55">opcode </span>
<span id="tr_55" class="t s2_55">7 </span><span id="ts_55" class="t s2_55">5 </span><span id="tt_55" class="t s2_55">5 </span><span id="tu_55" class="t s2_55">3 </span><span id="tv_55" class="t s2_55">5 </span><span id="tw_55" class="t s2_55">7 </span>
<span id="tx_55" class="t s2_55">0000000 </span><span id="ty_55" class="t s2_55">src2 </span><span id="tz_55" class="t s2_55">src1 </span><span id="t10_55" class="t s2_55">SLL/SRL </span><span id="t11_55" class="t s2_55">dest </span><span id="t12_55" class="t s2_55">OP </span>
<span id="t13_55" class="t s2_55">0100000 </span><span id="t14_55" class="t s2_55">src2 </span><span id="t15_55" class="t s2_55">src1 </span><span id="t16_55" class="t s2_55">SRA </span><span id="t17_55" class="t s2_55">dest </span><span id="t18_55" class="t s2_55">OP </span>
<span id="t19_55" class="t s2_55">0000000 </span><span id="t1a_55" class="t s2_55">src2 </span><span id="t1b_55" class="t s2_55">src1 </span><span id="t1c_55" class="t s2_55">ADDW </span><span id="t1d_55" class="t s2_55">dest </span><span id="t1e_55" class="t s2_55">OP-32 </span>
<span id="t1f_55" class="t s2_55">0000000 </span><span id="t1g_55" class="t s2_55">src2 </span><span id="t1h_55" class="t s2_55">src1 </span><span id="t1i_55" class="t s2_55">SLLW/SRLW </span><span id="t1j_55" class="t s2_55">dest </span><span id="t1k_55" class="t s2_55">OP-32 </span>
<span id="t1l_55" class="t s2_55">0100000 </span><span id="t1m_55" class="t s2_55">src2 </span><span id="t1n_55" class="t s2_55">src1 </span><span id="t1o_55" class="t s2_55">SUBW/SRAW </span><span id="t1p_55" class="t s2_55">dest </span><span id="t1q_55" class="t s2_55">OP-32 </span>
<span id="t1r_55" class="t s2_55" data-mappings='[[53,"fi"]]'>ADDW and SUBW are RV64I-only instructions that are deﬁned analogously to ADD and SUB </span>
<span id="t1s_55" class="t s2_55" data-mappings='[[68,"fl"]]'>but operate on 32-bit values and produce signed 32-bit results. Overﬂows are ignored, and the low </span>
<span id="t1t_55" class="t s2_55">32-bits of the result is sign-extended to 64-bits and written to the destination register. </span>
<span id="t1u_55" class="t s2_55">SLL, SRL, and SRA perform logical left, logical right, and arithmetic right shifts on the value </span>
<span id="t1v_55" class="t s2_55">in register </span><span id="t1w_55" class="t s4_55">rs1 </span><span id="t1x_55" class="t s2_55">by the shift amount held in register </span><span id="t1y_55" class="t s4_55">rs2</span><span id="t1z_55" class="t s2_55">. In RV64I, only the low 6 bits of </span><span id="t20_55" class="t s4_55">rs2 </span><span id="t21_55" class="t s2_55">are </span>
<span id="t22_55" class="t s2_55">considered for the shift amount. </span>
<span id="t23_55" class="t s2_55" data-mappings='[[72,"fi"]]'>SLLW, SRLW, and SRAW are RV64I-only instructions that are analogously deﬁned but operate </span>
<span id="t24_55" class="t s2_55">on 32-bit values and produce signed 32-bit results. The shift amount is given by </span><span id="t25_55" class="t s4_55">rs2[4:0]</span><span id="t26_55" class="t s2_55">. </span>
<span id="t27_55" class="t s7_55">5.3 </span><span id="t28_55" class="t s7_55">Load and Store Instructions </span>
<span id="t29_55" class="t s2_55" data-mappings='[[77,"fi"]]'>RV64I extends the address space to 64 bits. The execution environment will deﬁne what portions </span>
<span id="t2a_55" class="t s2_55">of the address space are legal to access. </span>
<span id="t2b_55" class="t s6_55">31 </span><span id="t2c_55" class="t s6_55">20 19 </span><span id="t2d_55" class="t s6_55">15 14 </span><span id="t2e_55" class="t s6_55">12 11 </span><span id="t2f_55" class="t s6_55">76 </span><span id="t2g_55" class="t s6_55">0 </span>
<span id="t2h_55" class="t s2_55">imm[11:0] </span><span id="t2i_55" class="t s2_55">rs1 </span><span id="t2j_55" class="t s2_55">funct3 </span><span id="t2k_55" class="t s2_55">rd </span><span id="t2l_55" class="t s2_55">opcode </span>
<span id="t2m_55" class="t s2_55">12 </span><span id="t2n_55" class="t s2_55">5 </span><span id="t2o_55" class="t s2_55">3 </span><span id="t2p_55" class="t s2_55">5 </span><span id="t2q_55" class="t s2_55">7 </span>
<span id="t2r_55" class="t s2_55" data-mappings='[[1,"ff"]]'>oﬀset[11:0] </span><span id="t2s_55" class="t s2_55">base </span><span id="t2t_55" class="t s2_55">width </span><span id="t2u_55" class="t s2_55">dest </span><span id="t2v_55" class="t s2_55">LOAD </span>
<span id="t2w_55" class="t s6_55">31 </span><span id="t2x_55" class="t s6_55">25 24 </span><span id="t2y_55" class="t s6_55">20 19 </span><span id="t2z_55" class="t s6_55">15 14 </span><span id="t30_55" class="t s6_55">12 11 </span><span id="t31_55" class="t s6_55">76 </span><span id="t32_55" class="t s6_55">0 </span>
<span id="t33_55" class="t s2_55">imm[11:5] </span><span id="t34_55" class="t s2_55">rs2 </span><span id="t35_55" class="t s2_55">rs1 </span><span id="t36_55" class="t s2_55">funct3 </span><span id="t37_55" class="t s2_55">imm[4:0] </span><span id="t38_55" class="t s2_55">opcode </span>
<span id="t39_55" class="t s2_55">7 </span><span id="t3a_55" class="t s2_55">5 </span><span id="t3b_55" class="t s2_55">5 </span><span id="t3c_55" class="t s2_55">3 </span><span id="t3d_55" class="t s2_55">5 </span><span id="t3e_55" class="t s2_55">7 </span>
<span id="t3f_55" class="t s2_55" data-mappings='[[1,"ff"]]'>oﬀset[11:5] </span><span id="t3g_55" class="t s2_55">src </span><span id="t3h_55" class="t s2_55">base </span><span id="t3i_55" class="t s2_55">width </span><span id="t3j_55" class="t s2_55" data-mappings='[[1,"ff"]]'>oﬀset[4:0] </span><span id="t3k_55" class="t s2_55">STORE </span>
<span id="t3l_55" class="t s2_55">The LD instruction loads a 64-bit value from memory into register </span><span id="t3m_55" class="t s4_55">rd </span><span id="t3n_55" class="t s2_55">for RV64I. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
