m255
K4
z2
Z0 !s12c _opt1
Z1 !s99 nomlopt
R0
R1
R0
R1
R0
R1
Z2 !s12c _opt2
R1
R2
R1
R2
R1
R2
R1
R2
R1
R2
R1
R2
R1
R2
R1
R2
R1
R2
R1
R2
R1
R2
R1
R2
R1
R2
R1
R2
R1
R0
R1
Z3 !s12c _opt
R1
R3
R1
!s11f vlog 2024.2 2024.05, May 20 2024
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z4 dC:/Users/dweiss/Documents/GitHub/E155/Lab 2/FPGA/radiant_project/lab2_dw
T_opt
!s110 1757369437
V[2fmg@eSNaf;A^QGA7hd23
04 21 4 work display_controller_tb fast 0
=1-00be43eaec35-68bf545d-1be-3194
R1
Z5 !s12f OEM25U4 
Z6 !s12b OEM100
Z7 !s124 OEM100
Z8 !s135 nogc
Z9 o-quiet -auto_acc_if_foreign -work work +acc
Z10 tCvgOpt 0
n@_opt
Z11 OL;O;2024.2;79
R4
T_opt1
!s110 1757531516
VVLE?J?=H5Pl1^@7>jQ1Mm1
Z12 04 10 4 work lab2_dw_tb fast 0
Z13 07 5 4 iCE40UP HSOSC fast 0
=1-00be43eaec35-68c1cd7c-2d0-4c5c
R1
R5
R6
R7
R8
R9
R10
n@_opt1
R11
T_opt2
!s110 1757492782
VEcNg<jc1UF4[R_gKkhZmh0
R12
R13
=1-a8934a98430d-68c1362e-229-1db4
R1
R5
R6
R7
R8
R9
R10
n@_opt2
R11
R4
vdisplay_controller
2C:/Users/dweiss/Documents/GitHub/E155/Lab 2/FPGA/src/display_controller.sv
Z14 DXx6 sv_std 3 std 0 22 9oUSJO;AeEaW`l:M@^WG92
!s110 1757531502
!i10b 1
!s100 51SZ3261@@RmVfN7U1LKz0
I`LW33XC2m^minJ3?0^QBC3
S1
R4
w1757531328
8C:/Users/dweiss/Documents/GitHub/E155/Lab 2/FPGA/src/display_controller.sv
FC:/Users/dweiss/Documents/GitHub/E155/Lab 2/FPGA/src/display_controller.sv
!i122 51
L0 5 27
Z15 VDg1SIo80bB@j0V0VzS_@n1
Z16 OL;L;2024.2;79
r1
!s85 0
31
!s108 1757531501.000000
!s107 C:/Users/dweiss/Documents/GitHub/E155/Lab 2/FPGA/src/display_controller.sv|
!s90 -reportprogress|300|-work|work|C:/Users/dweiss/Documents/GitHub/E155/Lab 2/FPGA/src/display_controller.sv|
!i113 0
Z17 o-work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R10
vdisplay_controller_tb
2C:/Users/dweiss/Documents/GitHub/E155/Lab 2/FPGA/sim/display_controller_tb.sv
R14
Z18 !s110 1757529865
!i10b 1
!s100 SXDjiG^G@Cdaz^EiF9_IN2
I5nK`aHFYA<FHkBIZSAeg93
S1
R4
Z19 w1757527111
8C:/Users/dweiss/Documents/GitHub/E155/Lab 2/FPGA/sim/display_controller_tb.sv
FC:/Users/dweiss/Documents/GitHub/E155/Lab 2/FPGA/sim/display_controller_tb.sv
!i122 40
L0 5 82
R15
R16
r1
!s85 0
31
Z20 !s108 1757529865.000000
!s107 C:/Users/dweiss/Documents/GitHub/E155/Lab 2/FPGA/sim/display_controller_tb.sv|
!s90 -reportprogress|300|-work|work|C:/Users/dweiss/Documents/GitHub/E155/Lab 2/FPGA/sim/display_controller_tb.sv|
!i113 0
R17
R10
vdisplay_logic
2C:/Users/dweiss/Documents/GitHub/E155/Lab 2/FPGA/src/display_logic.sv
R14
Z21 !s110 1757529870
!i10b 1
!s100 [5D3i^IJ<]l4Z@5ecLc[X0
IEQ=3>k5:6j66mEGeXYbDn2
S1
R4
R19
8C:/Users/dweiss/Documents/GitHub/E155/Lab 2/FPGA/src/display_logic.sv
FC:/Users/dweiss/Documents/GitHub/E155/Lab 2/FPGA/src/display_logic.sv
!i122 45
L0 5 31
R15
R16
r1
!s85 0
31
Z22 !s108 1757529870.000000
!s107 C:/Users/dweiss/Documents/GitHub/E155/Lab 2/FPGA/src/display_logic.sv|
!s90 -reportprogress|300|-work|work|C:/Users/dweiss/Documents/GitHub/E155/Lab 2/FPGA/src/display_logic.sv|
!i113 0
R17
R10
vdisplay_logic_tb
2C:/Users/dweiss/Documents/GitHub/E155/Lab 2/FPGA/sim/display_logic_tb.sv
R14
R18
!i10b 1
!s100 NOQAmHaDLGMeli^E@HemR1
IGHKCjHmMMD[[^bm<EBb2S0
S1
R4
R19
8C:/Users/dweiss/Documents/GitHub/E155/Lab 2/FPGA/sim/display_logic_tb.sv
FC:/Users/dweiss/Documents/GitHub/E155/Lab 2/FPGA/sim/display_logic_tb.sv
!i122 41
Z23 L0 5 45
R15
R16
r1
!s85 0
31
R20
!s107 C:/Users/dweiss/Documents/GitHub/E155/Lab 2/FPGA/sim/display_logic_tb.sv|
!s90 -reportprogress|300|-work|work|C:/Users/dweiss/Documents/GitHub/E155/Lab 2/FPGA/sim/display_logic_tb.sv|
!i113 0
R17
R10
vlab2_dw
2C:/Users/dweiss/Documents/GitHub/E155/Lab 2/FPGA/src/lab2_dw.sv
R14
!s110 1757531505
!i10b 1
!s100 FYAlf_0o@zWd?M:Q;PGbT3
IePdS2DC;3eCWE]F_ZO3NU0
S1
R4
R19
8C:/Users/dweiss/Documents/GitHub/E155/Lab 2/FPGA/src/lab2_dw.sv
FC:/Users/dweiss/Documents/GitHub/E155/Lab 2/FPGA/src/lab2_dw.sv
!i122 52
L0 5 24
R15
R16
r1
!s85 0
31
!s108 1757531505.000000
!s107 C:/Users/dweiss/Documents/GitHub/E155/Lab 2/FPGA/src/lab2_dw.sv|
!s90 -reportprogress|300|-work|work|C:/Users/dweiss/Documents/GitHub/E155/Lab 2/FPGA/src/lab2_dw.sv|
!i113 0
R17
R10
vlab2_dw_tb
2C:/Users/dweiss/Documents/GitHub/E155/Lab 2/FPGA/sim/lab2_dw_tb.sv
R14
!s110 1757530259
!i10b 1
!s100 3kN?m<PeZm7hiAYI^N;6L3
IC_:?j>JjGY^EYJJQfdgk=1
S1
R4
w1757530241
8C:/Users/dweiss/Documents/GitHub/E155/Lab 2/FPGA/sim/lab2_dw_tb.sv
FC:/Users/dweiss/Documents/GitHub/E155/Lab 2/FPGA/sim/lab2_dw_tb.sv
!i122 49
L0 5 81
R15
R16
r1
!s85 0
31
!s108 1757530259.000000
!s107 C:/Users/dweiss/Documents/GitHub/E155/Lab 2/FPGA/sim/lab2_dw_tb.sv|
!s90 -reportprogress|300|-work|work|C:/Users/dweiss/Documents/GitHub/E155/Lab 2/FPGA/sim/lab2_dw_tb.sv|
!i113 0
R17
R10
vled_controller
2C:/Users/dweiss/Documents/GitHub/E155/Lab 2/FPGA/src/led_controller.sv
R14
R21
!i10b 1
!s100 mg69[hPB?[`NC74FB43251
I0<kB5D[6FfXCha0;YjH@h3
S1
R4
w1757292031
8C:/Users/dweiss/Documents/GitHub/E155/Lab 2/FPGA/src/led_controller.sv
FC:/Users/dweiss/Documents/GitHub/E155/Lab 2/FPGA/src/led_controller.sv
!i122 47
L0 5 7
R15
R16
r1
!s85 0
31
R22
!s107 C:/Users/dweiss/Documents/GitHub/E155/Lab 2/FPGA/src/led_controller.sv|
!s90 -reportprogress|300|-work|work|C:/Users/dweiss/Documents/GitHub/E155/Lab 2/FPGA/src/led_controller.sv|
!i113 0
R17
R10
vled_controller_tb
2C:/Users/dweiss/Documents/GitHub/E155/Lab 2/FPGA/sim/led_controller_tb.sv
R14
R18
!i10b 1
!s100 R]iOOC`:GV;NEcCAhN5M[0
IlJ6`n8Z@h9Fo;I9[emj3z1
S1
R4
R19
8C:/Users/dweiss/Documents/GitHub/E155/Lab 2/FPGA/sim/led_controller_tb.sv
FC:/Users/dweiss/Documents/GitHub/E155/Lab 2/FPGA/sim/led_controller_tb.sv
!i122 43
R23
R15
R16
r1
!s85 0
31
R20
!s107 C:/Users/dweiss/Documents/GitHub/E155/Lab 2/FPGA/sim/led_controller_tb.sv|
!s90 -reportprogress|300|-work|work|C:/Users/dweiss/Documents/GitHub/E155/Lab 2/FPGA/sim/led_controller_tb.sv|
!i113 0
R17
R10
