
attach ../modelgen_0.so

attach ../bm_pulse.so

verilog

`modelgen
module polarity_ddt2(p, n);
	electrical p, n;
	inout p, n;
	analog begin
		I(p,n) <+ ddt(V(p,n)) + ddt(V(n,p));
	end
endmodule

list

!make polarity_ddt2.so > /dev/null
attach ./polarity_ddt2.so

polarity_ddt2 dut(1,0);
resistor #(.r(1)) r(1,2);

list

spice

v1 2 0 pulse iv=0 pv=1 rise=1n

.print tran v(nodes) i(dut._b_ddt_1*)
.print tran +        i(dut._b_ddt_0*)
.print tran + iter(0)
.tran 1
