===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 326.6030 seconds

  ----Wall Time----  ----Name----
    4.0715 (  1.2%)  FIR Parser
    8.4780 (  2.6%)  'firrtl.circuit' Pipeline
    0.9496 (  0.3%)    LowerFIRRTLTypes
    6.9574 (  2.1%)    'firrtl.module' Pipeline
    1.4392 (  0.4%)      CSE
    0.0251 (  0.0%)        (A) DominanceInfo
    5.0274 (  1.5%)      SimpleCanonicalizer
    0.4908 (  0.2%)      CheckWidths
    3.2154 (  1.0%)  LowerFIRRTLToHW
    1.3633 (  0.4%)  HWMemSimImpl
  300.4815 ( 92.0%)  'hw.module' Pipeline
    1.1482 (  0.4%)    HWCleanup
    1.8615 (  0.6%)    CSE
    0.2817 (  0.1%)      (A) DominanceInfo
  297.4718 ( 91.1%)    SimpleCanonicalizer
    1.6354 (  0.5%)  HWLegalizeNames
    1.1126 (  0.3%)  'hw.module' Pipeline
    1.1126 (  0.3%)    PrettifyVerilog
    3.1209 (  1.0%)  Output
    0.0015 (  0.0%)  Rest
  326.6030 (100.0%)  Total

{
  totalTime: 326.635,
  maxMemory: 719728640
}
