=========================================================================================================
Auto created by Tang Dynasty v5.6.59063
Copyright (c) 2012-2022 Anlogic
Sat Oct  8 17:59:01 2022
=========================================================================================================


Top Model:                test_camera                                                     
Device:                   eagle_s20                                                       
Timing Constraint File:   ../../cam.sdc                                                   
STA Level:                Detail                                                          
Speed Grade:              NA                                                              

=========================================================================================================
Timing constraint:        clock: clk_24m                                                  
Clock = clk_24m, period 41.6ns, rising at 0ns, falling at 20.8ns

0 endpoints analyzed totally, and 0 paths analyzed
0 errors detected : 0 setup errors (TNS = 0), 0 hold errors (TNS = 0)
Minimum period is 0ns
---------------------------------------------------------------------------------------------------------


=========================================================================================================
Timing constraint:        clock: u_pll/pll_inst.clkc[0]                                   
Clock = u_pll/pll_inst.clkc[0], period 41.6ns, rising at 0ns, falling at 20.8ns

464 endpoints analyzed totally, and 46008 paths analyzed
0 errors detected : 0 setup errors (TNS = 0.000), 0 hold errors (TNS = 0.000)
Minimum period is 9.239ns
---------------------------------------------------------------------------------------------------------

Paths for end point u_vga_sync/reg2_syn_103 (694 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check):     32.361 ns                                                       
 Start Point:             u_vga_sync/reg1_syn_101.clk (rising edge triggered by clock u_pll/pll_inst.clkc[0])
 End Point:               u_vga_sync/reg2_syn_103.d[1] (rising edge triggered by clock u_pll/pll_inst.clkc[0])
 Clock group:             clk_24m                                                         
 Process:                 Slow                                                            
 Data Path Delay:         9.059ns  (logic 6.537ns, net 2.522ns, 72% logic)                
 Logic Levels:            6 ( ADDER=4 LUT2=1 MULT18=1 )                                   

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_pll/pll_inst.clkc[0]                                                              0.000       0.000                    
 u_pll/bufg_feedback.clki (u_pll/clk0_buf)                   net                     0.000       0.000      ../../al_ip/ip_pll.v(36)
 u_pll/bufg_feedback.clko                                    cell (GCLK)             0.000       0.000                    
 u_vga_sync/reg1_syn_101.clk (u_vga_sync/clk)                net                     2.276       2.276      ../../sources/rtl/lcd_sync.v(23)
 launch clock edge                                                                   0.000       2.276
---------------------------------------------------------------------------------------------------------
 u_vga_sync/reg1_syn_101.q[0]                                clk2q                   0.146 r     2.422
 u_vga_sync/counter_vs[1]_syn_79.b[0]                        net  (fanout = 8)       0.715 r     3.137
 u_vga_sync/counter_vs[1]_syn_79.fco                         cell (ADDER)            0.836 r     3.973
 u_vga_sync/counter_vs[1]_syn_80.fci                         net  (fanout = 1)       0.000 f     3.973
 u_vga_sync/counter_vs[1]_syn_80.fx[0]                       cell (ADDER)            0.387 r     4.360
 u_vga_sync/mult0_syn_3.a[5]                                 net  (fanout = 1)       0.610 r     4.970
 u_vga_sync/mult0_syn_3.p[6]                                 cell (MULT18)           3.563 r     8.533
 u_vga_sync/read_addr_b3[3]_syn_88.e[1]                      net  (fanout = 1)       0.738 r     9.271
 u_vga_sync/read_addr_b3[3]_syn_88.fco                       cell (ADDER)            0.715 r     9.986
 u_vga_sync/read_addr_b3[3]_syn_89.fci                       net  (fanout = 1)       0.000 f     9.986
 u_vga_sync/read_addr_b3[3]_syn_89.fco                       cell (ADDER)            0.132 r    10.118
 u_vga_sync/read_addr_b3[3]_syn_90.fci                       net  (fanout = 1)       0.000 f    10.118
 u_vga_sync/read_addr_b3[3]_syn_90.fx[0]                     cell (ADDER)            0.387 r    10.505
 u_vga_sync/reg2_syn_103.d[1]                                net  (fanout = 1)       0.459 r    10.964
 u_vga_sync/reg2_syn_103                                     path2reg1 (LUT2)        0.371      11.335
 Arrival time                                                                       11.335                  (6 lvl)       

 source latency                                                                      0.000       0.000                    
 u_pll/pll_inst.clkc[0]                                                              0.000       0.000                    
 u_pll/bufg_feedback.clki (u_pll/clk0_buf)                   net                     0.000       0.000      ../../al_ip/ip_pll.v(36)
 u_pll/bufg_feedback.clko                                    cell (GCLK)             0.000       0.000                    
 u_vga_sync/reg2_syn_103.clk (u_vga_sync/clk)                net                     2.045       2.045      ../../sources/rtl/lcd_sync.v(23)
 capture clock edge                                                                 41.600      43.645
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116      43.529
 clock uncertainty                                                                  -0.000      43.529
 clock recovergence pessimism                                                        0.167      43.696
 Required time                                                                      43.696            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              32.361ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):     32.362 ns                                                       
 Start Point:             u_vga_sync/reg1_syn_89.clk (rising edge triggered by clock u_pll/pll_inst.clkc[0])
 End Point:               u_vga_sync/reg2_syn_103.d[1] (rising edge triggered by clock u_pll/pll_inst.clkc[0])
 Clock group:             clk_24m                                                         
 Process:                 Slow                                                            
 Data Path Delay:         9.058ns  (logic 6.582ns, net 2.476ns, 72% logic)                
 Logic Levels:            6 ( ADDER=4 LUT2=1 MULT18=1 )                                   

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_pll/pll_inst.clkc[0]                                                              0.000       0.000                    
 u_pll/bufg_feedback.clki (u_pll/clk0_buf)                   net                     0.000       0.000      ../../al_ip/ip_pll.v(36)
 u_pll/bufg_feedback.clko                                    cell (GCLK)             0.000       0.000                    
 u_vga_sync/reg1_syn_89.clk (u_vga_sync/clk)                 net                     2.276       2.276      ../../sources/rtl/lcd_sync.v(23)
 launch clock edge                                                                   0.000       2.276
---------------------------------------------------------------------------------------------------------
 u_vga_sync/reg1_syn_89.q[0]                                 clk2q                   0.146 r     2.422
 u_vga_sync/counter_vs[1]_syn_79.a[1]                        net  (fanout = 9)       0.669 r     3.091
 u_vga_sync/counter_vs[1]_syn_79.fco                         cell (ADDER)            0.881 r     3.972
 u_vga_sync/counter_vs[1]_syn_80.fci                         net  (fanout = 1)       0.000 f     3.972
 u_vga_sync/counter_vs[1]_syn_80.fx[0]                       cell (ADDER)            0.387 r     4.359
 u_vga_sync/mult0_syn_3.a[5]                                 net  (fanout = 1)       0.610 r     4.969
 u_vga_sync/mult0_syn_3.p[6]                                 cell (MULT18)           3.563 r     8.532
 u_vga_sync/read_addr_b3[3]_syn_88.e[1]                      net  (fanout = 1)       0.738 r     9.270
 u_vga_sync/read_addr_b3[3]_syn_88.fco                       cell (ADDER)            0.715 r     9.985
 u_vga_sync/read_addr_b3[3]_syn_89.fci                       net  (fanout = 1)       0.000 f     9.985
 u_vga_sync/read_addr_b3[3]_syn_89.fco                       cell (ADDER)            0.132 r    10.117
 u_vga_sync/read_addr_b3[3]_syn_90.fci                       net  (fanout = 1)       0.000 f    10.117
 u_vga_sync/read_addr_b3[3]_syn_90.fx[0]                     cell (ADDER)            0.387 r    10.504
 u_vga_sync/reg2_syn_103.d[1]                                net  (fanout = 1)       0.459 r    10.963
 u_vga_sync/reg2_syn_103                                     path2reg1 (LUT2)        0.371      11.334
 Arrival time                                                                       11.334                  (6 lvl)       

 source latency                                                                      0.000       0.000                    
 u_pll/pll_inst.clkc[0]                                                              0.000       0.000                    
 u_pll/bufg_feedback.clki (u_pll/clk0_buf)                   net                     0.000       0.000      ../../al_ip/ip_pll.v(36)
 u_pll/bufg_feedback.clko                                    cell (GCLK)             0.000       0.000                    
 u_vga_sync/reg2_syn_103.clk (u_vga_sync/clk)                net                     2.045       2.045      ../../sources/rtl/lcd_sync.v(23)
 capture clock edge                                                                 41.600      43.645
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116      43.529
 clock uncertainty                                                                  -0.000      43.529
 clock recovergence pessimism                                                        0.167      43.696
 Required time                                                                      43.696            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              32.362ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):     32.399 ns                                                       
 Start Point:             u_vga_sync/reg1_syn_92.clk (rising edge triggered by clock u_pll/pll_inst.clkc[0])
 End Point:               u_vga_sync/reg2_syn_103.d[1] (rising edge triggered by clock u_pll/pll_inst.clkc[0])
 Clock group:             clk_24m                                                         
 Process:                 Slow                                                            
 Data Path Delay:         9.021ns  (logic 6.471ns, net 2.550ns, 71% logic)                
 Logic Levels:            6 ( ADDER=4 LUT2=1 MULT18=1 )                                   

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_pll/pll_inst.clkc[0]                                                              0.000       0.000                    
 u_pll/bufg_feedback.clki (u_pll/clk0_buf)                   net                     0.000       0.000      ../../al_ip/ip_pll.v(36)
 u_pll/bufg_feedback.clko                                    cell (GCLK)             0.000       0.000                    
 u_vga_sync/reg1_syn_92.clk (u_vga_sync/clk)                 net                     2.276       2.276      ../../sources/rtl/lcd_sync.v(23)
 launch clock edge                                                                   0.000       2.276
---------------------------------------------------------------------------------------------------------
 u_vga_sync/reg1_syn_92.q[0]                                 clk2q                   0.146 r     2.422
 u_vga_sync/counter_vs[1]_syn_79.b[1]                        net  (fanout = 9)       0.743 r     3.165
 u_vga_sync/counter_vs[1]_syn_79.fco                         cell (ADDER)            0.770 r     3.935
 u_vga_sync/counter_vs[1]_syn_80.fci                         net  (fanout = 1)       0.000 f     3.935
 u_vga_sync/counter_vs[1]_syn_80.fx[0]                       cell (ADDER)            0.387 r     4.322
 u_vga_sync/mult0_syn_3.a[5]                                 net  (fanout = 1)       0.610 r     4.932
 u_vga_sync/mult0_syn_3.p[6]                                 cell (MULT18)           3.563 r     8.495
 u_vga_sync/read_addr_b3[3]_syn_88.e[1]                      net  (fanout = 1)       0.738 r     9.233
 u_vga_sync/read_addr_b3[3]_syn_88.fco                       cell (ADDER)            0.715 r     9.948
 u_vga_sync/read_addr_b3[3]_syn_89.fci                       net  (fanout = 1)       0.000 f     9.948
 u_vga_sync/read_addr_b3[3]_syn_89.fco                       cell (ADDER)            0.132 r    10.080
 u_vga_sync/read_addr_b3[3]_syn_90.fci                       net  (fanout = 1)       0.000 f    10.080
 u_vga_sync/read_addr_b3[3]_syn_90.fx[0]                     cell (ADDER)            0.387 r    10.467
 u_vga_sync/reg2_syn_103.d[1]                                net  (fanout = 1)       0.459 r    10.926
 u_vga_sync/reg2_syn_103                                     path2reg1 (LUT2)        0.371      11.297
 Arrival time                                                                       11.297                  (6 lvl)       

 source latency                                                                      0.000       0.000                    
 u_pll/pll_inst.clkc[0]                                                              0.000       0.000                    
 u_pll/bufg_feedback.clki (u_pll/clk0_buf)                   net                     0.000       0.000      ../../al_ip/ip_pll.v(36)
 u_pll/bufg_feedback.clko                                    cell (GCLK)             0.000       0.000                    
 u_vga_sync/reg2_syn_103.clk (u_vga_sync/clk)                net                     2.045       2.045      ../../sources/rtl/lcd_sync.v(23)
 capture clock edge                                                                 41.600      43.645
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116      43.529
 clock uncertainty                                                                  -0.000      43.529
 clock recovergence pessimism                                                        0.167      43.696
 Required time                                                                      43.696            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              32.399ns          

---------------------------------------------------------------------------------------------------------

Paths for end point u_img/inst_syn_71 (234 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check):     32.371 ns                                                       
 Start Point:             u_vga_sync/reg0_syn_51.clk (rising edge triggered by clock u_pll/pll_inst.clkc[0])
 End Point:               u_img/inst_syn_71.ceb (rising edge triggered by clock u_pll/pll_inst.clkc[0])
 Clock group:             clk_24m                                                         
 Process:                 Slow                                                            
 Data Path Delay:         8.915ns  (logic 3.090ns, net 5.825ns, 34% logic)                
 Logic Levels:            6 ( ADDER=4 LUT4=2 )                                            

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_pll/pll_inst.clkc[0]                                                              0.000       0.000                    
 u_pll/bufg_feedback.clki (u_pll/clk0_buf)                   net                     0.000       0.000      ../../al_ip/ip_pll.v(36)
 u_pll/bufg_feedback.clko                                    cell (GCLK)             0.000       0.000                    
 u_vga_sync/reg0_syn_51.clk (u_vga_sync/clk)                 net                     2.276       2.276      ../../sources/rtl/lcd_sync.v(23)
 launch clock edge                                                                   0.000       2.276
---------------------------------------------------------------------------------------------------------
 u_vga_sync/reg0_syn_51.q[0]                                 clk2q                   0.146 r     2.422
 u_vga_sync/counter_hs[5]_syn_57.a[1]                        net  (fanout = 7)       0.636 r     3.058
 u_vga_sync/counter_hs[5]_syn_57.fco                         cell (ADDER)            0.881 r     3.939
 u_vga_sync/counter_hs[5]_syn_58.fci                         net  (fanout = 1)       0.000 f     3.939
 u_vga_sync/counter_hs[5]_syn_58.fx[0]                       cell (ADDER)            0.387 r     4.326
 u_vga_sync/lt8_syn_58.a[1]                                  net  (fanout = 2)       0.811 r     5.137
 u_vga_sync/lt8_syn_58.fco                                   cell (ADDER)            0.627 r     5.764
 u_vga_sync/lt8_syn_61.fci                                   net  (fanout = 1)       0.000 f     5.764
 u_vga_sync/lt8_syn_61.fco                                   cell (ADDER)            0.073 r     5.837
 u_vga_sync/lt8_syn_63.fci                                   net  (fanout = 1)       0.000 f     5.837
 u_vga_sync/lt8_syn_63.f[0]                                  cell (ADDER)            0.144 r     5.981
 u_camera_reader/reg1_syn_95.a[0]                            net  (fanout = 1)       0.662 r     6.643
 u_camera_reader/reg1_syn_95.f[0]                            cell (LUT4)             0.424 r     7.067
 vga_g[0]_syn_172.a[0]                                       net  (fanout = 13)      1.263 r     8.330
 vga_g[0]_syn_172.f[0]                                       cell (LUT4)             0.408 r     8.738
 u_img/inst_syn_71.ceb                                       net  (fanout = 6)       2.453 r    11.191
 u_img/inst_syn_71                                           path2reg                0.000      11.191
 Arrival time                                                                       11.191                  (6 lvl)       

 source latency                                                                      0.000       0.000                    
 u_pll/pll_inst.clkc[0]                                                              0.000       0.000                    
 u_pll/bufg_feedback.clki (u_pll/clk0_buf)                   net                     0.000       0.000      ../../al_ip/ip_pll.v(36)
 u_pll/bufg_feedback.clko                                    cell (GCLK)             0.000       0.000                    
 u_img/inst_syn_71.clkb (u_vga_sync/clk)                     net                     2.045       2.045      ../../sources/rtl/lcd_sync.v(23)
 capture clock edge                                                                 41.600      43.645
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.250      43.395
 clock uncertainty                                                                  -0.000      43.395
 clock recovergence pessimism                                                        0.167      43.562
 Required time                                                                      43.562            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              32.371ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):     32.554 ns                                                       
 Start Point:             u_vga_sync/reg0_syn_51.clk (rising edge triggered by clock u_pll/pll_inst.clkc[0])
 End Point:               u_img/inst_syn_71.ceb (rising edge triggered by clock u_pll/pll_inst.clkc[0])
 Clock group:             clk_24m                                                         
 Process:                 Slow                                                            
 Data Path Delay:         8.732ns  (logic 3.052ns, net 5.680ns, 34% logic)                
 Logic Levels:            6 ( ADDER=3 LUT4=2 )                                            

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_pll/pll_inst.clkc[0]                                                              0.000       0.000                    
 u_pll/bufg_feedback.clki (u_pll/clk0_buf)                   net                     0.000       0.000      ../../al_ip/ip_pll.v(36)
 u_pll/bufg_feedback.clko                                    cell (GCLK)             0.000       0.000                    
 u_vga_sync/reg0_syn_51.clk (u_vga_sync/clk)                 net                     2.276       2.276      ../../sources/rtl/lcd_sync.v(23)
 launch clock edge                                                                   0.000       2.276
---------------------------------------------------------------------------------------------------------
 u_vga_sync/reg0_syn_51.q[1]                                 clk2q                   0.146 r     2.422
 u_vga_sync/counter_hs[5]_syn_57.b[0]                        net  (fanout = 7)       0.491 r     2.913
 u_vga_sync/counter_hs[5]_syn_57.fx[1]                       cell                    1.157 r     4.070
 u_vga_sync/lt8_syn_55.a[1]                                  net  (fanout = 2)       0.811 r     4.881
 u_vga_sync/lt8_syn_55.fco                                   cell (ADDER)            0.627 r     5.508
 u_vga_sync/lt8_syn_58.fci                                   net  (fanout = 1)       0.000 f     5.508
 u_vga_sync/lt8_syn_58.fco                                   cell (ADDER)            0.073 r     5.581
 u_vga_sync/lt8_syn_61.fci                                   net  (fanout = 1)       0.000 f     5.581
 u_vga_sync/lt8_syn_61.fco                                   cell (ADDER)            0.073 r     5.654
 u_vga_sync/lt8_syn_63.fci                                   net  (fanout = 1)       0.000 f     5.654
 u_vga_sync/lt8_syn_63.f[0]                                  cell (ADDER)            0.144 r     5.798
 u_camera_reader/reg1_syn_95.a[0]                            net  (fanout = 1)       0.662 r     6.460
 u_camera_reader/reg1_syn_95.f[0]                            cell (LUT4)             0.424 r     6.884
 vga_g[0]_syn_172.a[0]                                       net  (fanout = 13)      1.263 r     8.147
 vga_g[0]_syn_172.f[0]                                       cell (LUT4)             0.408 r     8.555
 u_img/inst_syn_71.ceb                                       net  (fanout = 6)       2.453 r    11.008
 u_img/inst_syn_71                                           path2reg                0.000      11.008
 Arrival time                                                                       11.008                  (6 lvl)       

 source latency                                                                      0.000       0.000                    
 u_pll/pll_inst.clkc[0]                                                              0.000       0.000                    
 u_pll/bufg_feedback.clki (u_pll/clk0_buf)                   net                     0.000       0.000      ../../al_ip/ip_pll.v(36)
 u_pll/bufg_feedback.clko                                    cell (GCLK)             0.000       0.000                    
 u_img/inst_syn_71.clkb (u_vga_sync/clk)                     net                     2.045       2.045      ../../sources/rtl/lcd_sync.v(23)
 capture clock edge                                                                 41.600      43.645
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.250      43.395
 clock uncertainty                                                                  -0.000      43.395
 clock recovergence pessimism                                                        0.167      43.562
 Required time                                                                      43.562            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              32.554ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):     32.561 ns                                                       
 Start Point:             u_vga_sync/reg0_syn_51.clk (rising edge triggered by clock u_pll/pll_inst.clkc[0])
 End Point:               u_img/inst_syn_71.ceb (rising edge triggered by clock u_pll/pll_inst.clkc[0])
 Clock group:             clk_24m                                                         
 Process:                 Slow                                                            
 Data Path Delay:         8.725ns  (logic 3.045ns, net 5.680ns, 34% logic)                
 Logic Levels:            6 ( ADDER=4 LUT4=2 )                                            

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_pll/pll_inst.clkc[0]                                                              0.000       0.000                    
 u_pll/bufg_feedback.clki (u_pll/clk0_buf)                   net                     0.000       0.000      ../../al_ip/ip_pll.v(36)
 u_pll/bufg_feedback.clko                                    cell (GCLK)             0.000       0.000                    
 u_vga_sync/reg0_syn_51.clk (u_vga_sync/clk)                 net                     2.276       2.276      ../../sources/rtl/lcd_sync.v(23)
 launch clock edge                                                                   0.000       2.276
---------------------------------------------------------------------------------------------------------
 u_vga_sync/reg0_syn_51.q[1]                                 clk2q                   0.146 r     2.422
 u_vga_sync/counter_hs[5]_syn_57.b[0]                        net  (fanout = 7)       0.491 r     2.913
 u_vga_sync/counter_hs[5]_syn_57.fco                         cell (ADDER)            0.836 r     3.749
 u_vga_sync/counter_hs[5]_syn_58.fci                         net  (fanout = 1)       0.000 f     3.749
 u_vga_sync/counter_hs[5]_syn_58.fx[0]                       cell (ADDER)            0.387 r     4.136
 u_vga_sync/lt8_syn_58.a[1]                                  net  (fanout = 2)       0.811 r     4.947
 u_vga_sync/lt8_syn_58.fco                                   cell (ADDER)            0.627 r     5.574
 u_vga_sync/lt8_syn_61.fci                                   net  (fanout = 1)       0.000 f     5.574
 u_vga_sync/lt8_syn_61.fco                                   cell (ADDER)            0.073 r     5.647
 u_vga_sync/lt8_syn_63.fci                                   net  (fanout = 1)       0.000 f     5.647
 u_vga_sync/lt8_syn_63.f[0]                                  cell (ADDER)            0.144 r     5.791
 u_camera_reader/reg1_syn_95.a[0]                            net  (fanout = 1)       0.662 r     6.453
 u_camera_reader/reg1_syn_95.f[0]                            cell (LUT4)             0.424 r     6.877
 vga_g[0]_syn_172.a[0]                                       net  (fanout = 13)      1.263 r     8.140
 vga_g[0]_syn_172.f[0]                                       cell (LUT4)             0.408 r     8.548
 u_img/inst_syn_71.ceb                                       net  (fanout = 6)       2.453 r    11.001
 u_img/inst_syn_71                                           path2reg                0.000      11.001
 Arrival time                                                                       11.001                  (6 lvl)       

 source latency                                                                      0.000       0.000                    
 u_pll/pll_inst.clkc[0]                                                              0.000       0.000                    
 u_pll/bufg_feedback.clki (u_pll/clk0_buf)                   net                     0.000       0.000      ../../al_ip/ip_pll.v(36)
 u_pll/bufg_feedback.clko                                    cell (GCLK)             0.000       0.000                    
 u_img/inst_syn_71.clkb (u_vga_sync/clk)                     net                     2.045       2.045      ../../sources/rtl/lcd_sync.v(23)
 capture clock edge                                                                 41.600      43.645
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.250      43.395
 clock uncertainty                                                                  -0.000      43.395
 clock recovergence pessimism                                                        0.167      43.562
 Required time                                                                      43.562            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              32.561ns          

---------------------------------------------------------------------------------------------------------

Paths for end point u_vga_sync/reg2_syn_100 (532 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check):     32.426 ns                                                       
 Start Point:             u_vga_sync/reg1_syn_101.clk (rising edge triggered by clock u_pll/pll_inst.clkc[0])
 End Point:               u_vga_sync/reg2_syn_100.d[1] (rising edge triggered by clock u_pll/pll_inst.clkc[0])
 Clock group:             clk_24m                                                         
 Process:                 Slow                                                            
 Data Path Delay:         8.994ns  (logic 6.471ns, net 2.523ns, 71% logic)                
 Logic Levels:            6 ( ADDER=4 LUT2=1 MULT18=1 )                                   

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_pll/pll_inst.clkc[0]                                                              0.000       0.000                    
 u_pll/bufg_feedback.clki (u_pll/clk0_buf)                   net                     0.000       0.000      ../../al_ip/ip_pll.v(36)
 u_pll/bufg_feedback.clko                                    cell (GCLK)             0.000       0.000                    
 u_vga_sync/reg1_syn_101.clk (u_vga_sync/clk)                net                     2.276       2.276      ../../sources/rtl/lcd_sync.v(23)
 launch clock edge                                                                   0.000       2.276
---------------------------------------------------------------------------------------------------------
 u_vga_sync/reg1_syn_101.q[0]                                clk2q                   0.146 r     2.422
 u_vga_sync/counter_vs[1]_syn_79.b[0]                        net  (fanout = 8)       0.715 r     3.137
 u_vga_sync/counter_vs[1]_syn_79.fco                         cell (ADDER)            0.836 r     3.973
 u_vga_sync/counter_vs[1]_syn_80.fci                         net  (fanout = 1)       0.000 f     3.973
 u_vga_sync/counter_vs[1]_syn_80.fx[0]                       cell (ADDER)            0.387 r     4.360
 u_vga_sync/mult0_syn_3.a[5]                                 net  (fanout = 1)       0.610 r     4.970
 u_vga_sync/mult0_syn_3.p[6]                                 cell (MULT18)           3.563 r     8.533
 u_vga_sync/read_addr_b3[3]_syn_88.e[1]                      net  (fanout = 1)       0.738 r     9.271
 u_vga_sync/read_addr_b3[3]_syn_88.fco                       cell (ADDER)            0.715 r     9.986
 u_vga_sync/read_addr_b3[3]_syn_89.fci                       net  (fanout = 1)       0.000 f     9.986
 u_vga_sync/read_addr_b3[3]_syn_89.fx[1]                     cell (ADDER)            0.453 r    10.439
 u_vga_sync/reg2_syn_100.d[1]                                net  (fanout = 1)       0.460 r    10.899
 u_vga_sync/reg2_syn_100                                     path2reg1 (LUT2)        0.371      11.270
 Arrival time                                                                       11.270                  (6 lvl)       

 source latency                                                                      0.000       0.000                    
 u_pll/pll_inst.clkc[0]                                                              0.000       0.000                    
 u_pll/bufg_feedback.clki (u_pll/clk0_buf)                   net                     0.000       0.000      ../../al_ip/ip_pll.v(36)
 u_pll/bufg_feedback.clko                                    cell (GCLK)             0.000       0.000                    
 u_vga_sync/reg2_syn_100.clk (u_vga_sync/clk)                net                     2.045       2.045      ../../sources/rtl/lcd_sync.v(23)
 capture clock edge                                                                 41.600      43.645
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116      43.529
 clock uncertainty                                                                  -0.000      43.529
 clock recovergence pessimism                                                        0.167      43.696
 Required time                                                                      43.696            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              32.426ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):     32.427 ns                                                       
 Start Point:             u_vga_sync/reg1_syn_89.clk (rising edge triggered by clock u_pll/pll_inst.clkc[0])
 End Point:               u_vga_sync/reg2_syn_100.d[1] (rising edge triggered by clock u_pll/pll_inst.clkc[0])
 Clock group:             clk_24m                                                         
 Process:                 Slow                                                            
 Data Path Delay:         8.993ns  (logic 6.516ns, net 2.477ns, 72% logic)                
 Logic Levels:            6 ( ADDER=4 LUT2=1 MULT18=1 )                                   

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_pll/pll_inst.clkc[0]                                                              0.000       0.000                    
 u_pll/bufg_feedback.clki (u_pll/clk0_buf)                   net                     0.000       0.000      ../../al_ip/ip_pll.v(36)
 u_pll/bufg_feedback.clko                                    cell (GCLK)             0.000       0.000                    
 u_vga_sync/reg1_syn_89.clk (u_vga_sync/clk)                 net                     2.276       2.276      ../../sources/rtl/lcd_sync.v(23)
 launch clock edge                                                                   0.000       2.276
---------------------------------------------------------------------------------------------------------
 u_vga_sync/reg1_syn_89.q[0]                                 clk2q                   0.146 r     2.422
 u_vga_sync/counter_vs[1]_syn_79.a[1]                        net  (fanout = 9)       0.669 r     3.091
 u_vga_sync/counter_vs[1]_syn_79.fco                         cell (ADDER)            0.881 r     3.972
 u_vga_sync/counter_vs[1]_syn_80.fci                         net  (fanout = 1)       0.000 f     3.972
 u_vga_sync/counter_vs[1]_syn_80.fx[0]                       cell (ADDER)            0.387 r     4.359
 u_vga_sync/mult0_syn_3.a[5]                                 net  (fanout = 1)       0.610 r     4.969
 u_vga_sync/mult0_syn_3.p[6]                                 cell (MULT18)           3.563 r     8.532
 u_vga_sync/read_addr_b3[3]_syn_88.e[1]                      net  (fanout = 1)       0.738 r     9.270
 u_vga_sync/read_addr_b3[3]_syn_88.fco                       cell (ADDER)            0.715 r     9.985
 u_vga_sync/read_addr_b3[3]_syn_89.fci                       net  (fanout = 1)       0.000 f     9.985
 u_vga_sync/read_addr_b3[3]_syn_89.fx[1]                     cell (ADDER)            0.453 r    10.438
 u_vga_sync/reg2_syn_100.d[1]                                net  (fanout = 1)       0.460 r    10.898
 u_vga_sync/reg2_syn_100                                     path2reg1 (LUT2)        0.371      11.269
 Arrival time                                                                       11.269                  (6 lvl)       

 source latency                                                                      0.000       0.000                    
 u_pll/pll_inst.clkc[0]                                                              0.000       0.000                    
 u_pll/bufg_feedback.clki (u_pll/clk0_buf)                   net                     0.000       0.000      ../../al_ip/ip_pll.v(36)
 u_pll/bufg_feedback.clko                                    cell (GCLK)             0.000       0.000                    
 u_vga_sync/reg2_syn_100.clk (u_vga_sync/clk)                net                     2.045       2.045      ../../sources/rtl/lcd_sync.v(23)
 capture clock edge                                                                 41.600      43.645
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116      43.529
 clock uncertainty                                                                  -0.000      43.529
 clock recovergence pessimism                                                        0.167      43.696
 Required time                                                                      43.696            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              32.427ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):     32.464 ns                                                       
 Start Point:             u_vga_sync/reg1_syn_92.clk (rising edge triggered by clock u_pll/pll_inst.clkc[0])
 End Point:               u_vga_sync/reg2_syn_100.d[1] (rising edge triggered by clock u_pll/pll_inst.clkc[0])
 Clock group:             clk_24m                                                         
 Process:                 Slow                                                            
 Data Path Delay:         8.956ns  (logic 6.405ns, net 2.551ns, 71% logic)                
 Logic Levels:            6 ( ADDER=4 LUT2=1 MULT18=1 )                                   

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_pll/pll_inst.clkc[0]                                                              0.000       0.000                    
 u_pll/bufg_feedback.clki (u_pll/clk0_buf)                   net                     0.000       0.000      ../../al_ip/ip_pll.v(36)
 u_pll/bufg_feedback.clko                                    cell (GCLK)             0.000       0.000                    
 u_vga_sync/reg1_syn_92.clk (u_vga_sync/clk)                 net                     2.276       2.276      ../../sources/rtl/lcd_sync.v(23)
 launch clock edge                                                                   0.000       2.276
---------------------------------------------------------------------------------------------------------
 u_vga_sync/reg1_syn_92.q[0]                                 clk2q                   0.146 r     2.422
 u_vga_sync/counter_vs[1]_syn_79.b[1]                        net  (fanout = 9)       0.743 r     3.165
 u_vga_sync/counter_vs[1]_syn_79.fco                         cell (ADDER)            0.770 r     3.935
 u_vga_sync/counter_vs[1]_syn_80.fci                         net  (fanout = 1)       0.000 f     3.935
 u_vga_sync/counter_vs[1]_syn_80.fx[0]                       cell (ADDER)            0.387 r     4.322
 u_vga_sync/mult0_syn_3.a[5]                                 net  (fanout = 1)       0.610 r     4.932
 u_vga_sync/mult0_syn_3.p[6]                                 cell (MULT18)           3.563 r     8.495
 u_vga_sync/read_addr_b3[3]_syn_88.e[1]                      net  (fanout = 1)       0.738 r     9.233
 u_vga_sync/read_addr_b3[3]_syn_88.fco                       cell (ADDER)            0.715 r     9.948
 u_vga_sync/read_addr_b3[3]_syn_89.fci                       net  (fanout = 1)       0.000 f     9.948
 u_vga_sync/read_addr_b3[3]_syn_89.fx[1]                     cell (ADDER)            0.453 r    10.401
 u_vga_sync/reg2_syn_100.d[1]                                net  (fanout = 1)       0.460 r    10.861
 u_vga_sync/reg2_syn_100                                     path2reg1 (LUT2)        0.371      11.232
 Arrival time                                                                       11.232                  (6 lvl)       

 source latency                                                                      0.000       0.000                    
 u_pll/pll_inst.clkc[0]                                                              0.000       0.000                    
 u_pll/bufg_feedback.clki (u_pll/clk0_buf)                   net                     0.000       0.000      ../../al_ip/ip_pll.v(36)
 u_pll/bufg_feedback.clko                                    cell (GCLK)             0.000       0.000                    
 u_vga_sync/reg2_syn_100.clk (u_vga_sync/clk)                net                     2.045       2.045      ../../sources/rtl/lcd_sync.v(23)
 capture clock edge                                                                 41.600      43.645
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116      43.529
 clock uncertainty                                                                  -0.000      43.529
 clock recovergence pessimism                                                        0.167      43.696
 Required time                                                                      43.696            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              32.464ns          

---------------------------------------------------------------------------------------------------------

Hold checks:
---------------------------------------------------------------------------------------------------------
Paths for end point u_img/inst_syn_91 (6 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check):      0.274 ns                                                        
 Start Point:             u_vga_sync/reg2_syn_88.clk (rising edge triggered by clock u_pll/pll_inst.clkc[0])
 End Point:               u_img/inst_syn_91.csb[1] (rising edge triggered by clock u_pll/pll_inst.clkc[0])
 Clock group:             clk_24m                                                         
 Process:                 Fast                                                            
 Data Path Delay:         0.519ns  (logic 0.109ns, net 0.410ns, 21% logic)                
 Logic Levels:            1 ( EMB=1 )                                                     

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_pll/pll_inst.clkc[0]                                                              0.000       0.000                    
 u_pll/bufg_feedback.clki (u_pll/clk0_buf)                   net                     0.000       0.000      ../../al_ip/ip_pll.v(36)
 u_pll/bufg_feedback.clko                                    cell (GCLK)             0.000       0.000                    
 u_vga_sync/reg2_syn_88.clk (u_vga_sync/clk)                 net                     1.938       1.938      ../../sources/rtl/lcd_sync.v(23)
 launch clock edge                                                                   0.000       1.938
---------------------------------------------------------------------------------------------------------
 u_vga_sync/reg2_syn_88.q[1]                                 clk2q                   0.109 r     2.047
 u_img/inst_syn_91.csb[1]                                    net  (fanout = 62)      0.410 r     2.457
 u_img/inst_syn_91                                           path2reg (EMB)          0.000       2.457
 Arrival time                                                                        2.457                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 u_pll/pll_inst.clkc[0]                                                              0.000       0.000                    
 u_pll/bufg_feedback.clki (u_pll/clk0_buf)                   net                     0.000       0.000      ../../al_ip/ip_pll.v(36)
 u_pll/bufg_feedback.clko                                    cell (GCLK)             0.000       0.000                    
 u_img/inst_syn_91.clkb (u_vga_sync/clk)                     net                     2.130       2.130      ../../sources/rtl/lcd_sync.v(23)
 capture clock edge                                                                  0.000       2.130
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.200       2.330
 clock uncertainty                                                                   0.000       2.330
 clock recovergence pessimism                                                       -0.147       2.183
 Required time                                                                       2.183            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.274ns          

---------------------------------------------------------------------------------------------------------

 Slack (hold check):      0.466 ns                                                        
 Start Point:             u_vga_sync/reg2_syn_88.clk (rising edge triggered by clock u_pll/pll_inst.clkc[0])
 End Point:               u_img/inst_syn_91.csb[0] (rising edge triggered by clock u_pll/pll_inst.clkc[0])
 Clock group:             clk_24m                                                         
 Process:                 Fast                                                            
 Data Path Delay:         0.711ns  (logic 0.109ns, net 0.602ns, 15% logic)                
 Logic Levels:            1 ( EMB=1 )                                                     

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_pll/pll_inst.clkc[0]                                                              0.000       0.000                    
 u_pll/bufg_feedback.clki (u_pll/clk0_buf)                   net                     0.000       0.000      ../../al_ip/ip_pll.v(36)
 u_pll/bufg_feedback.clko                                    cell (GCLK)             0.000       0.000                    
 u_vga_sync/reg2_syn_88.clk (u_vga_sync/clk)                 net                     1.938       1.938      ../../sources/rtl/lcd_sync.v(23)
 launch clock edge                                                                   0.000       1.938
---------------------------------------------------------------------------------------------------------
 u_vga_sync/reg2_syn_88.q[0]                                 clk2q                   0.109 r     2.047
 u_img/inst_syn_91.csb[0]                                    net  (fanout = 62)      0.602 r     2.649
 u_img/inst_syn_91                                           path2reg (EMB)          0.000       2.649
 Arrival time                                                                        2.649                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 u_pll/pll_inst.clkc[0]                                                              0.000       0.000                    
 u_pll/bufg_feedback.clki (u_pll/clk0_buf)                   net                     0.000       0.000      ../../al_ip/ip_pll.v(36)
 u_pll/bufg_feedback.clko                                    cell (GCLK)             0.000       0.000                    
 u_img/inst_syn_91.clkb (u_vga_sync/clk)                     net                     2.130       2.130      ../../sources/rtl/lcd_sync.v(23)
 capture clock edge                                                                  0.000       2.130
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.200       2.330
 clock uncertainty                                                                   0.000       2.330
 clock recovergence pessimism                                                       -0.147       2.183
 Required time                                                                       2.183            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.466ns          

---------------------------------------------------------------------------------------------------------

 Slack (hold check):      0.950 ns                                                        
 Start Point:             u_camera_init/sel2_syn_1486.clk (rising edge triggered by clock u_pll/pll_inst.clkc[0])
 End Point:               u_img/inst_syn_91.csb[2] (rising edge triggered by clock u_pll/pll_inst.clkc[0])
 Clock group:             clk_24m                                                         
 Process:                 Fast                                                            
 Data Path Delay:         1.195ns  (logic 0.260ns, net 0.935ns, 21% logic)                
 Logic Levels:            1 ( LUT4=1 )                                                    

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_pll/pll_inst.clkc[0]                                                              0.000       0.000                    
 u_pll/bufg_feedback.clki (u_pll/clk0_buf)                   net                     0.000       0.000      ../../al_ip/ip_pll.v(36)
 u_pll/bufg_feedback.clko                                    cell (GCLK)             0.000       0.000                    
 u_camera_init/sel2_syn_1486.clk (u_vga_sync/clk)            net                     1.938       1.938      ../../sources/rtl/lcd_sync.v(23)
 launch clock edge                                                                   0.000       1.938
---------------------------------------------------------------------------------------------------------
 u_camera_init/sel2_syn_1486.q[0]                            clk2q                   0.109 r     2.047
 u_camera_init/sel2_syn_1590.c[0]                            net  (fanout = 38)      0.571 r     2.618
 u_camera_init/sel2_syn_1590.f[0]                            cell (LUT4)             0.151 r     2.769
 u_img/inst_syn_91.csb[2]                                    net  (fanout = 4)       0.364 r     3.133
 u_img/inst_syn_91                                           path2reg                0.000       3.133
 Arrival time                                                                        3.133                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 u_pll/pll_inst.clkc[0]                                                              0.000       0.000                    
 u_pll/bufg_feedback.clki (u_pll/clk0_buf)                   net                     0.000       0.000      ../../al_ip/ip_pll.v(36)
 u_pll/bufg_feedback.clko                                    cell (GCLK)             0.000       0.000                    
 u_img/inst_syn_91.clkb (u_vga_sync/clk)                     net                     2.130       2.130      ../../sources/rtl/lcd_sync.v(23)
 capture clock edge                                                                  0.000       2.130
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.200       2.330
 clock uncertainty                                                                   0.000       2.330
 clock recovergence pessimism                                                       -0.147       2.183
 Required time                                                                       2.183            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.950ns          

---------------------------------------------------------------------------------------------------------

Paths for end point u_img/inst_syn_375 (13 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check):      0.303 ns                                                        
 Start Point:             u_vga_sync/reg2_syn_84.clk (rising edge triggered by clock u_pll/pll_inst.clkc[0])
 End Point:               u_img/inst_syn_375.addrb[2] (rising edge triggered by clock u_pll/pll_inst.clkc[0])
 Clock group:             clk_24m                                                         
 Process:                 Fast                                                            
 Data Path Delay:         0.611ns  (logic 0.109ns, net 0.502ns, 17% logic)                
 Logic Levels:            1 ( EMB=1 )                                                     

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_pll/pll_inst.clkc[0]                                                              0.000       0.000                    
 u_pll/bufg_feedback.clki (u_pll/clk0_buf)                   net                     0.000       0.000      ../../al_ip/ip_pll.v(36)
 u_pll/bufg_feedback.clko                                    cell (GCLK)             0.000       0.000                    
 u_vga_sync/reg2_syn_84.clk (u_vga_sync/clk)                 net                     1.938       1.938      ../../sources/rtl/lcd_sync.v(23)
 launch clock edge                                                                   0.000       1.938
---------------------------------------------------------------------------------------------------------
 u_vga_sync/reg2_syn_84.q[1]                                 clk2q                   0.109 r     2.047
 u_img/inst_syn_375.addrb[2]                                 net  (fanout = 61)      0.502 r     2.549
 u_img/inst_syn_375                                          path2reg (EMB)          0.000       2.549
 Arrival time                                                                        2.549                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 u_pll/pll_inst.clkc[0]                                                              0.000       0.000                    
 u_pll/bufg_feedback.clki (u_pll/clk0_buf)                   net                     0.000       0.000      ../../al_ip/ip_pll.v(36)
 u_pll/bufg_feedback.clko                                    cell (GCLK)             0.000       0.000                    
 u_img/inst_syn_375.clkb (u_vga_sync/clk)                    net                     2.130       2.130      ../../sources/rtl/lcd_sync.v(23)
 capture clock edge                                                                  0.000       2.130
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.200       2.330
 clock uncertainty                                                                   0.000       2.330
 clock recovergence pessimism                                                       -0.084       2.246
 Required time                                                                       2.246            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.303ns          

---------------------------------------------------------------------------------------------------------

 Slack (hold check):      0.381 ns                                                        
 Start Point:             u_vga_sync/reg2_syn_103.clk (rising edge triggered by clock u_pll/pll_inst.clkc[0])
 End Point:               u_img/inst_syn_375.addrb[12] (rising edge triggered by clock u_pll/pll_inst.clkc[0])
 Clock group:             clk_24m                                                         
 Process:                 Fast                                                            
 Data Path Delay:         0.689ns  (logic 0.109ns, net 0.580ns, 15% logic)                
 Logic Levels:            1 ( EMB=1 )                                                     

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_pll/pll_inst.clkc[0]                                                              0.000       0.000                    
 u_pll/bufg_feedback.clki (u_pll/clk0_buf)                   net                     0.000       0.000      ../../al_ip/ip_pll.v(36)
 u_pll/bufg_feedback.clko                                    cell (GCLK)             0.000       0.000                    
 u_vga_sync/reg2_syn_103.clk (u_vga_sync/clk)                net                     1.938       1.938      ../../sources/rtl/lcd_sync.v(23)
 launch clock edge                                                                   0.000       1.938
---------------------------------------------------------------------------------------------------------
 u_vga_sync/reg2_syn_103.q[0]                                clk2q                   0.109 r     2.047
 u_img/inst_syn_375.addrb[12]                                net  (fanout = 38)      0.580 r     2.627
 u_img/inst_syn_375                                          path2reg (EMB)          0.000       2.627
 Arrival time                                                                        2.627                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 u_pll/pll_inst.clkc[0]                                                              0.000       0.000                    
 u_pll/bufg_feedback.clki (u_pll/clk0_buf)                   net                     0.000       0.000      ../../al_ip/ip_pll.v(36)
 u_pll/bufg_feedback.clko                                    cell (GCLK)             0.000       0.000                    
 u_img/inst_syn_375.clkb (u_vga_sync/clk)                    net                     2.130       2.130      ../../sources/rtl/lcd_sync.v(23)
 capture clock edge                                                                  0.000       2.130
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.200       2.330
 clock uncertainty                                                                   0.000       2.330
 clock recovergence pessimism                                                       -0.084       2.246
 Required time                                                                       2.246            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.381ns          

---------------------------------------------------------------------------------------------------------

 Slack (hold check):      0.583 ns                                                        
 Start Point:             u_vga_sync/reg2_syn_84.clk (rising edge triggered by clock u_pll/pll_inst.clkc[0])
 End Point:               u_img/inst_syn_375.addrb[0] (rising edge triggered by clock u_pll/pll_inst.clkc[0])
 Clock group:             clk_24m                                                         
 Process:                 Fast                                                            
 Data Path Delay:         0.891ns  (logic 0.109ns, net 0.782ns, 12% logic)                
 Logic Levels:            1 ( EMB=1 )                                                     

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_pll/pll_inst.clkc[0]                                                              0.000       0.000                    
 u_pll/bufg_feedback.clki (u_pll/clk0_buf)                   net                     0.000       0.000      ../../al_ip/ip_pll.v(36)
 u_pll/bufg_feedback.clko                                    cell (GCLK)             0.000       0.000                    
 u_vga_sync/reg2_syn_84.clk (u_vga_sync/clk)                 net                     1.938       1.938      ../../sources/rtl/lcd_sync.v(23)
 launch clock edge                                                                   0.000       1.938
---------------------------------------------------------------------------------------------------------
 u_vga_sync/reg2_syn_84.q[0]                                 clk2q                   0.109 r     2.047
 u_img/inst_syn_375.addrb[0]                                 net  (fanout = 61)      0.782 r     2.829
 u_img/inst_syn_375                                          path2reg (EMB)          0.000       2.829
 Arrival time                                                                        2.829                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 u_pll/pll_inst.clkc[0]                                                              0.000       0.000                    
 u_pll/bufg_feedback.clki (u_pll/clk0_buf)                   net                     0.000       0.000      ../../al_ip/ip_pll.v(36)
 u_pll/bufg_feedback.clko                                    cell (GCLK)             0.000       0.000                    
 u_img/inst_syn_375.clkb (u_vga_sync/clk)                    net                     2.130       2.130      ../../sources/rtl/lcd_sync.v(23)
 capture clock edge                                                                  0.000       2.130
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.200       2.330
 clock uncertainty                                                                   0.000       2.330
 clock recovergence pessimism                                                       -0.084       2.246
 Required time                                                                       2.246            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.583ns          

---------------------------------------------------------------------------------------------------------

Paths for end point u_vga_sync/counter_hs[5]_syn_57 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check):      0.330 ns                                                        
 Start Point:             u_vga_sync/read_addr[9]_syn_108.clk (rising edge triggered by clock u_pll/pll_inst.clkc[0])
 End Point:               u_vga_sync/counter_hs[5]_syn_57.mi[1] (rising edge triggered by clock u_pll/pll_inst.clkc[0])
 Clock group:             clk_24m                                                         
 Process:                 Fast                                                            
 Data Path Delay:         0.420ns  (logic 0.204ns, net 0.216ns, 48% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_pll/pll_inst.clkc[0]                                                              0.000       0.000                    
 u_pll/bufg_feedback.clki (u_pll/clk0_buf)                   net                     0.000       0.000      ../../al_ip/ip_pll.v(36)
 u_pll/bufg_feedback.clko                                    cell (GCLK)             0.000       0.000                    
 u_vga_sync/read_addr[9]_syn_108.clk (u_vga_sync/clk)        net                     1.938       1.938      ../../sources/rtl/lcd_sync.v(23)
 launch clock edge                                                                   0.000       1.938
---------------------------------------------------------------------------------------------------------
 u_vga_sync/read_addr[9]_syn_108.q[1]                        clk2q                   0.109 r     2.047
 u_vga_sync/counter_hs[5]_syn_57.mi[1]                       net  (fanout = 2)       0.216 r     2.263
 u_vga_sync/counter_hs[5]_syn_57                             path2reg1               0.095       2.358
 Arrival time                                                                        2.358                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 u_pll/pll_inst.clkc[0]                                                              0.000       0.000                    
 u_pll/bufg_feedback.clki (u_pll/clk0_buf)                   net                     0.000       0.000      ../../al_ip/ip_pll.v(36)
 u_pll/bufg_feedback.clko                                    cell (GCLK)             0.000       0.000                    
 u_vga_sync/counter_hs[5]_syn_57.clk (u_vga_sync/clk)        net                     2.130       2.130      ../../sources/rtl/lcd_sync.v(23)
 capture clock edge                                                                  0.000       2.130
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.061       2.191
 clock uncertainty                                                                   0.000       2.191
 clock recovergence pessimism                                                       -0.163       2.028
 Required time                                                                       2.028            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.330ns          

---------------------------------------------------------------------------------------------------------

Period checks:
---------------------------------------------------------------------------------------------------------
 Point                                             Type          Setting(ns)    Requied(ns)     Slack(ns)  
---------------------------------------------------------------------------------------------------------
 u_img/inst_syn_377.clkb                           min period      41.600          3.400         38.200    
 u_img/inst_syn_375.clkb                           min period      41.600          3.400         38.200    
 u_img/inst_syn_373.clkb                           min period      41.600          3.400         38.200    
 u_img/inst_syn_371.clkb                           min period      41.600          3.400         38.200    
 u_img/inst_syn_369.clkb                           min period      41.600          3.400         38.200    
 u_img/inst_syn_367.clkb                           min period      41.600          3.400         38.200    
 u_img/inst_syn_365.clkb                           min period      41.600          3.400         38.200    
 u_img/inst_syn_363.clkb                           min period      41.600          3.400         38.200    
 u_img/inst_syn_359.clkb                           min period      41.600          3.400         38.200    
 u_img/inst_syn_357.clkb                           min period      41.600          3.400         38.200    
 u_img/inst_syn_355.clkb                           min period      41.600          3.400         38.200    
 u_img/inst_syn_353.clkb                           min period      41.600          3.400         38.200    
 u_img/inst_syn_351.clkb                           min period      41.600          3.400         38.200    
 u_img/inst_syn_349.clkb                           min period      41.600          3.400         38.200    
 u_img/inst_syn_347.clkb                           min period      41.600          3.400         38.200    
 u_img/inst_syn_345.clkb                           min period      41.600          3.400         38.200    
 u_img/inst_syn_361.clkb                           min period      41.600          3.400         38.200    
 u_img/inst_syn_343.clkb                           min period      41.600          3.400         38.200    
 u_img/inst_syn_341.clkb                           min period      41.600          3.400         38.200    
 u_img/inst_syn_339.clkb                           min period      41.600          3.400         38.200    
 u_img/inst_syn_337.clkb                           min period      41.600          3.400         38.200    
 u_img/inst_syn_335.clkb                           min period      41.600          3.400         38.200    
 u_img/inst_syn_333.clkb                           min period      41.600          3.400         38.200    
 u_img/inst_syn_331.clkb                           min period      41.600          3.400         38.200    
 u_img/inst_syn_329.clkb                           min period      41.600          3.400         38.200    
 u_img/inst_syn_327.clkb                           min period      41.600          3.400         38.200    
 u_img/inst_syn_325.clkb                           min period      41.600          3.400         38.200    
 u_img/inst_syn_323.clkb                           min period      41.600          3.400         38.200    
 u_img/inst_syn_321.clkb                           min period      41.600          3.400         38.200    
 u_img/inst_syn_311.clkb                           min period      41.600          3.400         38.200    
 u_img/inst_syn_301.clkb                           min period      41.600          3.400         38.200    
 u_img/inst_syn_291.clkb                           min period      41.600          3.400         38.200    
 u_img/inst_syn_281.clkb                           min period      41.600          3.400         38.200    
 u_img/inst_syn_271.clkb                           min period      41.600          3.400         38.200    
 u_img/inst_syn_261.clkb                           min period      41.600          3.400         38.200    
 u_img/inst_syn_251.clkb                           min period      41.600          3.400         38.200    
 u_img/inst_syn_241.clkb                           min period      41.600          3.400         38.200    
 u_img/inst_syn_231.clkb                           min period      41.600          3.400         38.200    
 u_img/inst_syn_221.clkb                           min period      41.600          3.400         38.200    
 u_img/inst_syn_211.clkb                           min period      41.600          3.400         38.200    
 u_img/inst_syn_201.clkb                           min period      41.600          3.400         38.200    
 u_img/inst_syn_191.clkb                           min period      41.600          3.400         38.200    
 u_img/inst_syn_181.clkb                           min period      41.600          3.400         38.200    
 u_img/inst_syn_171.clkb                           min period      41.600          3.400         38.200    
 u_img/inst_syn_161.clkb                           min period      41.600          3.400         38.200    
 u_img/inst_syn_151.clkb                           min period      41.600          3.400         38.200    
 u_img/inst_syn_141.clkb                           min period      41.600          3.400         38.200    
 u_img/inst_syn_131.clkb                           min period      41.600          3.400         38.200    
 u_img/inst_syn_121.clkb                           min period      41.600          3.400         38.200    
 u_img/inst_syn_111.clkb                           min period      41.600          3.400         38.200    
 u_img/inst_syn_101.clkb                           min period      41.600          3.400         38.200    
 u_img/inst_syn_91.clkb                            min period      41.600          3.400         38.200    
 u_img/inst_syn_81.clkb                            min period      41.600          3.400         38.200    
 u_img/inst_syn_71.clkb                            min period      41.600          3.400         38.200    
 u_img/inst_syn_61.clkb                            min period      41.600          3.400         38.200    
 u_img/inst_syn_51.clkb                            min period      41.600          3.400         38.200    
 u_img/inst_syn_41.clkb                            min period      41.600          3.400         38.200    
 u_img/inst_syn_31.clkb                            min period      41.600          3.400         38.200    
 u_img/inst_syn_21.clkb                            min period      41.600          3.400         38.200    
 u_img/inst_syn_11.clkb                            min period      41.600          3.400         38.200    
 u_img/inst_syn_1.clkb                             min period      41.600          3.400         38.200    

=========================================================================================================
Timing constraint:        clock: u_pll/pll_inst.clkc[1]                                   
Clock = u_pll/pll_inst.clkc[1], period 83.2ns, rising at 0ns, falling at 41.6ns

0 endpoints analyzed totally, and 0 paths analyzed
0 errors detected : 0 setup errors (TNS = 0), 0 hold errors (TNS = 0)
Minimum period is 0ns
---------------------------------------------------------------------------------------------------------


=========================================================================================================
Timing constraint:        clock: u_pll/pll_inst.clkc[2]                                   
Clock = u_pll/pll_inst.clkc[2], period 249.6ns, rising at 0ns, falling at 124.8ns

20 endpoints analyzed totally, and 102 paths analyzed
0 errors detected : 0 setup errors (TNS = 0.000), 0 hold errors (TNS = 0.000)
Minimum period is 3.18ns
---------------------------------------------------------------------------------------------------------

Paths for end point u_camera_init/reg3_syn_34 (5 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check):     246.420 ns                                                      
 Start Point:             u_camera_init/reg3_syn_39.clk (rising edge triggered by clock u_pll/pll_inst.clkc[2])
 End Point:               u_camera_init/reg3_syn_34.mi[1] (rising edge triggered by clock u_pll/pll_inst.clkc[2])
 Clock group:             clk_24m                                                         
 Process:                 Slow                                                            
 Data Path Delay:         3.043ns  (logic 1.557ns, net 1.486ns, 51% logic)                
 Logic Levels:            2 ( ADDER=2 )                                                   

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_pll/pll_inst.clkc[2]                                                              0.000       0.000                    
 u_camera_init/reg3_syn_39.clk (u_camera_init/u_i2c_write/clk) net                     2.410       2.410      ../../sources/rtl/i2c_module.v(3)
 launch clock edge                                                                   0.000       2.410
---------------------------------------------------------------------------------------------------------
 u_camera_init/reg3_syn_39.q[0]                              clk2q                   0.146 r     2.556
 u_camera_init/add2_syn_56.a[1]                              net  (fanout = 1)       0.602 r     3.158
 u_camera_init/add2_syn_56.fco                               cell (ADDER)            0.881 r     4.039
 u_camera_init/add2_syn_57.fci                               net  (fanout = 1)       0.000 f     4.039
 u_camera_init/add2_syn_57.fx[0]                             cell (ADDER)            0.387 r     4.426
 u_camera_init/reg3_syn_34.mi[1]                             net  (fanout = 1)       0.884 r     5.310
 u_camera_init/reg3_syn_34                                   path2reg1               0.143       5.453
 Arrival time                                                                        5.453                  (2 lvl)       

 source latency                                                                      0.000       0.000                    
 u_pll/pll_inst.clkc[2]                                                              0.000       0.000                    
 u_camera_init/reg3_syn_34.clk (u_camera_init/u_i2c_write/clk) net                     2.166       2.166      ../../sources/rtl/i2c_module.v(3)
 capture clock edge                                                                249.600     251.766
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116     251.650
 clock uncertainty                                                                  -0.000     251.650
 clock recovergence pessimism                                                        0.223     251.873
 Required time                                                                     251.873            
---------------------------------------------------------------------------------------------------------
 Slack                                                                             246.420ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):     246.422 ns                                                      
 Start Point:             u_camera_init/reg3_syn_37.clk (rising edge triggered by clock u_pll/pll_inst.clkc[2])
 End Point:               u_camera_init/reg3_syn_34.mi[1] (rising edge triggered by clock u_pll/pll_inst.clkc[2])
 Clock group:             clk_24m                                                         
 Process:                 Slow                                                            
 Data Path Delay:         2.998ns  (logic 1.512ns, net 1.486ns, 50% logic)                
 Logic Levels:            2 ( ADDER=2 )                                                   

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_pll/pll_inst.clkc[2]                                                              0.000       0.000                    
 u_camera_init/reg3_syn_37.clk (u_camera_init/u_i2c_write/clk) net                     2.410       2.410      ../../sources/rtl/i2c_module.v(3)
 launch clock edge                                                                   0.000       2.410
---------------------------------------------------------------------------------------------------------
 u_camera_init/reg3_syn_37.q[1]                              clk2q                   0.146 r     2.556
 u_camera_init/add2_syn_56.b[0]                              net  (fanout = 1)       0.602 r     3.158
 u_camera_init/add2_syn_56.fco                               cell (ADDER)            0.836 r     3.994
 u_camera_init/add2_syn_57.fci                               net  (fanout = 1)       0.000 f     3.994
 u_camera_init/add2_syn_57.fx[0]                             cell (ADDER)            0.387 r     4.381
 u_camera_init/reg3_syn_34.mi[1]                             net  (fanout = 1)       0.884 r     5.265
 u_camera_init/reg3_syn_34                                   path2reg1               0.143       5.408
 Arrival time                                                                        5.408                  (2 lvl)       

 source latency                                                                      0.000       0.000                    
 u_pll/pll_inst.clkc[2]                                                              0.000       0.000                    
 u_camera_init/reg3_syn_34.clk (u_camera_init/u_i2c_write/clk) net                     2.166       2.166      ../../sources/rtl/i2c_module.v(3)
 capture clock edge                                                                249.600     251.766
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116     251.650
 clock uncertainty                                                                  -0.000     251.650
 clock recovergence pessimism                                                        0.180     251.830
 Required time                                                                     251.830            
---------------------------------------------------------------------------------------------------------
 Slack                                                                             246.422ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):     246.488 ns                                                      
 Start Point:             u_camera_init/reg3_syn_37.clk (rising edge triggered by clock u_pll/pll_inst.clkc[2])
 End Point:               u_camera_init/reg3_syn_34.mi[1] (rising edge triggered by clock u_pll/pll_inst.clkc[2])
 Clock group:             clk_24m                                                         
 Process:                 Slow                                                            
 Data Path Delay:         2.932ns  (logic 1.446ns, net 1.486ns, 49% logic)                
 Logic Levels:            2 ( ADDER=2 )                                                   

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_pll/pll_inst.clkc[2]                                                              0.000       0.000                    
 u_camera_init/reg3_syn_37.clk (u_camera_init/u_i2c_write/clk) net                     2.410       2.410      ../../sources/rtl/i2c_module.v(3)
 launch clock edge                                                                   0.000       2.410
---------------------------------------------------------------------------------------------------------
 u_camera_init/reg3_syn_37.q[0]                              clk2q                   0.146 r     2.556
 u_camera_init/add2_syn_56.b[1]                              net  (fanout = 1)       0.602 r     3.158
 u_camera_init/add2_syn_56.fco                               cell (ADDER)            0.770 r     3.928
 u_camera_init/add2_syn_57.fci                               net  (fanout = 1)       0.000 f     3.928
 u_camera_init/add2_syn_57.fx[0]                             cell (ADDER)            0.387 r     4.315
 u_camera_init/reg3_syn_34.mi[1]                             net  (fanout = 1)       0.884 r     5.199
 u_camera_init/reg3_syn_34                                   path2reg1               0.143       5.342
 Arrival time                                                                        5.342                  (2 lvl)       

 source latency                                                                      0.000       0.000                    
 u_pll/pll_inst.clkc[2]                                                              0.000       0.000                    
 u_camera_init/reg3_syn_34.clk (u_camera_init/u_i2c_write/clk) net                     2.166       2.166      ../../sources/rtl/i2c_module.v(3)
 capture clock edge                                                                249.600     251.766
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116     251.650
 clock uncertainty                                                                  -0.000     251.650
 clock recovergence pessimism                                                        0.180     251.830
 Required time                                                                     251.830            
---------------------------------------------------------------------------------------------------------
 Slack                                                                             246.488ns          

---------------------------------------------------------------------------------------------------------

Paths for end point u_camera_init/reg3_syn_31 (7 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check):     246.458 ns                                                      
 Start Point:             u_camera_init/reg3_syn_39.clk (rising edge triggered by clock u_pll/pll_inst.clkc[2])
 End Point:               u_camera_init/reg3_syn_31.mi[0] (rising edge triggered by clock u_pll/pll_inst.clkc[2])
 Clock group:             clk_24m                                                         
 Process:                 Slow                                                            
 Data Path Delay:         2.962ns  (logic 1.623ns, net 1.339ns, 54% logic)                
 Logic Levels:            2 ( ADDER=2 )                                                   

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_pll/pll_inst.clkc[2]                                                              0.000       0.000                    
 u_camera_init/reg3_syn_39.clk (u_camera_init/u_i2c_write/clk) net                     2.410       2.410      ../../sources/rtl/i2c_module.v(3)
 launch clock edge                                                                   0.000       2.410
---------------------------------------------------------------------------------------------------------
 u_camera_init/reg3_syn_39.q[0]                              clk2q                   0.146 r     2.556
 u_camera_init/add2_syn_56.a[1]                              net  (fanout = 1)       0.602 r     3.158
 u_camera_init/add2_syn_56.fco                               cell (ADDER)            0.881 r     4.039
 u_camera_init/add2_syn_57.fci                               net  (fanout = 1)       0.000 f     4.039
 u_camera_init/add2_syn_57.fx[1]                             cell (ADDER)            0.453 r     4.492
 u_camera_init/reg3_syn_31.mi[0]                             net  (fanout = 1)       0.737 r     5.229
 u_camera_init/reg3_syn_31                                   path2reg0               0.143       5.372
 Arrival time                                                                        5.372                  (2 lvl)       

 source latency                                                                      0.000       0.000                    
 u_pll/pll_inst.clkc[2]                                                              0.000       0.000                    
 u_camera_init/reg3_syn_31.clk (u_camera_init/u_i2c_write/clk) net                     2.166       2.166      ../../sources/rtl/i2c_module.v(3)
 capture clock edge                                                                249.600     251.766
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116     251.650
 clock uncertainty                                                                  -0.000     251.650
 clock recovergence pessimism                                                        0.180     251.830
 Required time                                                                     251.830            
---------------------------------------------------------------------------------------------------------
 Slack                                                                             246.458ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):     246.531 ns                                                      
 Start Point:             u_camera_init/reg3_syn_37.clk (rising edge triggered by clock u_pll/pll_inst.clkc[2])
 End Point:               u_camera_init/reg3_syn_31.mi[0] (rising edge triggered by clock u_pll/pll_inst.clkc[2])
 Clock group:             clk_24m                                                         
 Process:                 Slow                                                            
 Data Path Delay:         2.917ns  (logic 1.578ns, net 1.339ns, 54% logic)                
 Logic Levels:            2 ( ADDER=2 )                                                   

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_pll/pll_inst.clkc[2]                                                              0.000       0.000                    
 u_camera_init/reg3_syn_37.clk (u_camera_init/u_i2c_write/clk) net                     2.410       2.410      ../../sources/rtl/i2c_module.v(3)
 launch clock edge                                                                   0.000       2.410
---------------------------------------------------------------------------------------------------------
 u_camera_init/reg3_syn_37.q[1]                              clk2q                   0.146 r     2.556
 u_camera_init/add2_syn_56.b[0]                              net  (fanout = 1)       0.602 r     3.158
 u_camera_init/add2_syn_56.fco                               cell (ADDER)            0.836 r     3.994
 u_camera_init/add2_syn_57.fci                               net  (fanout = 1)       0.000 f     3.994
 u_camera_init/add2_syn_57.fx[1]                             cell (ADDER)            0.453 r     4.447
 u_camera_init/reg3_syn_31.mi[0]                             net  (fanout = 1)       0.737 r     5.184
 u_camera_init/reg3_syn_31                                   path2reg0               0.143       5.327
 Arrival time                                                                        5.327                  (2 lvl)       

 source latency                                                                      0.000       0.000                    
 u_pll/pll_inst.clkc[2]                                                              0.000       0.000                    
 u_camera_init/reg3_syn_31.clk (u_camera_init/u_i2c_write/clk) net                     2.166       2.166      ../../sources/rtl/i2c_module.v(3)
 capture clock edge                                                                249.600     251.766
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116     251.650
 clock uncertainty                                                                  -0.000     251.650
 clock recovergence pessimism                                                        0.208     251.858
 Required time                                                                     251.858            
---------------------------------------------------------------------------------------------------------
 Slack                                                                             246.531ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):     246.597 ns                                                      
 Start Point:             u_camera_init/reg3_syn_37.clk (rising edge triggered by clock u_pll/pll_inst.clkc[2])
 End Point:               u_camera_init/reg3_syn_31.mi[0] (rising edge triggered by clock u_pll/pll_inst.clkc[2])
 Clock group:             clk_24m                                                         
 Process:                 Slow                                                            
 Data Path Delay:         2.851ns  (logic 1.512ns, net 1.339ns, 53% logic)                
 Logic Levels:            2 ( ADDER=2 )                                                   

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_pll/pll_inst.clkc[2]                                                              0.000       0.000                    
 u_camera_init/reg3_syn_37.clk (u_camera_init/u_i2c_write/clk) net                     2.410       2.410      ../../sources/rtl/i2c_module.v(3)
 launch clock edge                                                                   0.000       2.410
---------------------------------------------------------------------------------------------------------
 u_camera_init/reg3_syn_37.q[0]                              clk2q                   0.146 r     2.556
 u_camera_init/add2_syn_56.b[1]                              net  (fanout = 1)       0.602 r     3.158
 u_camera_init/add2_syn_56.fco                               cell (ADDER)            0.770 r     3.928
 u_camera_init/add2_syn_57.fci                               net  (fanout = 1)       0.000 f     3.928
 u_camera_init/add2_syn_57.fx[1]                             cell (ADDER)            0.453 r     4.381
 u_camera_init/reg3_syn_31.mi[0]                             net  (fanout = 1)       0.737 r     5.118
 u_camera_init/reg3_syn_31                                   path2reg0               0.143       5.261
 Arrival time                                                                        5.261                  (2 lvl)       

 source latency                                                                      0.000       0.000                    
 u_pll/pll_inst.clkc[2]                                                              0.000       0.000                    
 u_camera_init/reg3_syn_31.clk (u_camera_init/u_i2c_write/clk) net                     2.166       2.166      ../../sources/rtl/i2c_module.v(3)
 capture clock edge                                                                249.600     251.766
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116     251.650
 clock uncertainty                                                                  -0.000     251.650
 clock recovergence pessimism                                                        0.208     251.858
 Required time                                                                     251.858            
---------------------------------------------------------------------------------------------------------
 Slack                                                                             246.597ns          

---------------------------------------------------------------------------------------------------------

Paths for end point u_camera_init/add2_syn_56 (9 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check):     246.816 ns                                                      
 Start Point:             u_camera_init/reg3_syn_39.clk (rising edge triggered by clock u_pll/pll_inst.clkc[2])
 End Point:               u_camera_init/add2_syn_56.mi[1] (rising edge triggered by clock u_pll/pll_inst.clkc[2])
 Clock group:             clk_24m                                                         
 Process:                 Slow                                                            
 Data Path Delay:         2.604ns  (logic 1.689ns, net 0.915ns, 64% logic)                
 Logic Levels:            2 ( ADDER=2 )                                                   

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_pll/pll_inst.clkc[2]                                                              0.000       0.000                    
 u_camera_init/reg3_syn_39.clk (u_camera_init/u_i2c_write/clk) net                     2.410       2.410      ../../sources/rtl/i2c_module.v(3)
 launch clock edge                                                                   0.000       2.410
---------------------------------------------------------------------------------------------------------
 u_camera_init/reg3_syn_39.q[0]                              clk2q                   0.146 r     2.556
 u_camera_init/add2_syn_56.a[1]                              net  (fanout = 1)       0.602 r     3.158
 u_camera_init/add2_syn_56.fco                               cell (ADDER)            0.881 r     4.039
 u_camera_init/add2_syn_57.fci                               net  (fanout = 1)       0.000 f     4.039
 u_camera_init/add2_syn_57.fco                               cell (ADDER)            0.132 r     4.171
 u_camera_init/add2_syn_58.fci                               net  (fanout = 1)       0.000 f     4.171
 u_camera_init/add2_syn_58.fx[0]                             cell (ADDER)            0.387 r     4.558
 u_camera_init/add2_syn_56.mi[1]                             net  (fanout = 1)       0.313 r     4.871
 u_camera_init/add2_syn_56                                   path2reg1               0.143       5.014
 Arrival time                                                                        5.014                  (2 lvl)       

 source latency                                                                      0.000       0.000                    
 u_pll/pll_inst.clkc[2]                                                              0.000       0.000                    
 u_camera_init/add2_syn_56.clk (u_camera_init/u_i2c_write/clk) net                     2.166       2.166      ../../sources/rtl/i2c_module.v(3)
 capture clock edge                                                                249.600     251.766
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116     251.650
 clock uncertainty                                                                  -0.000     251.650
 clock recovergence pessimism                                                        0.180     251.830
 Required time                                                                     251.830            
---------------------------------------------------------------------------------------------------------
 Slack                                                                             246.816ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):     246.889 ns                                                      
 Start Point:             u_camera_init/reg3_syn_37.clk (rising edge triggered by clock u_pll/pll_inst.clkc[2])
 End Point:               u_camera_init/add2_syn_56.mi[1] (rising edge triggered by clock u_pll/pll_inst.clkc[2])
 Clock group:             clk_24m                                                         
 Process:                 Slow                                                            
 Data Path Delay:         2.559ns  (logic 1.644ns, net 0.915ns, 64% logic)                
 Logic Levels:            2 ( ADDER=2 )                                                   

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_pll/pll_inst.clkc[2]                                                              0.000       0.000                    
 u_camera_init/reg3_syn_37.clk (u_camera_init/u_i2c_write/clk) net                     2.410       2.410      ../../sources/rtl/i2c_module.v(3)
 launch clock edge                                                                   0.000       2.410
---------------------------------------------------------------------------------------------------------
 u_camera_init/reg3_syn_37.q[1]                              clk2q                   0.146 r     2.556
 u_camera_init/add2_syn_56.b[0]                              net  (fanout = 1)       0.602 r     3.158
 u_camera_init/add2_syn_56.fco                               cell (ADDER)            0.836 r     3.994
 u_camera_init/add2_syn_57.fci                               net  (fanout = 1)       0.000 f     3.994
 u_camera_init/add2_syn_57.fco                               cell (ADDER)            0.132 r     4.126
 u_camera_init/add2_syn_58.fci                               net  (fanout = 1)       0.000 f     4.126
 u_camera_init/add2_syn_58.fx[0]                             cell (ADDER)            0.387 r     4.513
 u_camera_init/add2_syn_56.mi[1]                             net  (fanout = 1)       0.313 r     4.826
 u_camera_init/add2_syn_56                                   path2reg1               0.143       4.969
 Arrival time                                                                        4.969                  (2 lvl)       

 source latency                                                                      0.000       0.000                    
 u_pll/pll_inst.clkc[2]                                                              0.000       0.000                    
 u_camera_init/add2_syn_56.clk (u_camera_init/u_i2c_write/clk) net                     2.166       2.166      ../../sources/rtl/i2c_module.v(3)
 capture clock edge                                                                249.600     251.766
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116     251.650
 clock uncertainty                                                                  -0.000     251.650
 clock recovergence pessimism                                                        0.208     251.858
 Required time                                                                     251.858            
---------------------------------------------------------------------------------------------------------
 Slack                                                                             246.889ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):     246.955 ns                                                      
 Start Point:             u_camera_init/reg3_syn_37.clk (rising edge triggered by clock u_pll/pll_inst.clkc[2])
 End Point:               u_camera_init/add2_syn_56.mi[1] (rising edge triggered by clock u_pll/pll_inst.clkc[2])
 Clock group:             clk_24m                                                         
 Process:                 Slow                                                            
 Data Path Delay:         2.493ns  (logic 1.578ns, net 0.915ns, 63% logic)                
 Logic Levels:            2 ( ADDER=2 )                                                   

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_pll/pll_inst.clkc[2]                                                              0.000       0.000                    
 u_camera_init/reg3_syn_37.clk (u_camera_init/u_i2c_write/clk) net                     2.410       2.410      ../../sources/rtl/i2c_module.v(3)
 launch clock edge                                                                   0.000       2.410
---------------------------------------------------------------------------------------------------------
 u_camera_init/reg3_syn_37.q[0]                              clk2q                   0.146 r     2.556
 u_camera_init/add2_syn_56.b[1]                              net  (fanout = 1)       0.602 r     3.158
 u_camera_init/add2_syn_56.fco                               cell (ADDER)            0.770 r     3.928
 u_camera_init/add2_syn_57.fci                               net  (fanout = 1)       0.000 f     3.928
 u_camera_init/add2_syn_57.fco                               cell (ADDER)            0.132 r     4.060
 u_camera_init/add2_syn_58.fci                               net  (fanout = 1)       0.000 f     4.060
 u_camera_init/add2_syn_58.fx[0]                             cell (ADDER)            0.387 r     4.447
 u_camera_init/add2_syn_56.mi[1]                             net  (fanout = 1)       0.313 r     4.760
 u_camera_init/add2_syn_56                                   path2reg1               0.143       4.903
 Arrival time                                                                        4.903                  (2 lvl)       

 source latency                                                                      0.000       0.000                    
 u_pll/pll_inst.clkc[2]                                                              0.000       0.000                    
 u_camera_init/add2_syn_56.clk (u_camera_init/u_i2c_write/clk) net                     2.166       2.166      ../../sources/rtl/i2c_module.v(3)
 capture clock edge                                                                249.600     251.766
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116     251.650
 clock uncertainty                                                                  -0.000     251.650
 clock recovergence pessimism                                                        0.208     251.858
 Required time                                                                     251.858            
---------------------------------------------------------------------------------------------------------
 Slack                                                                             246.955ns          

---------------------------------------------------------------------------------------------------------

Hold checks:
---------------------------------------------------------------------------------------------------------
Paths for end point u_camera_init/add2_syn_56 (9 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check):      1.091 ns                                                        
 Start Point:             u_camera_init/add2_syn_56.clk (rising edge triggered by clock u_pll/pll_inst.clkc[2])
 End Point:               u_camera_init/add2_syn_56.mi[0] (rising edge triggered by clock u_pll/pll_inst.clkc[2])
 Clock group:             clk_24m                                                         
 Process:                 Fast                                                            
 Data Path Delay:         1.152ns  (logic 0.717ns, net 0.435ns, 62% logic)                
 Logic Levels:            1                                                               

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_pll/pll_inst.clkc[2]                                                              0.000       0.000                    
 u_camera_init/add2_syn_56.clk (u_camera_init/u_i2c_write/clk) net                     2.029       2.029      ../../sources/rtl/i2c_module.v(3)
 launch clock edge                                                                   0.000       2.029
---------------------------------------------------------------------------------------------------------
 u_camera_init/add2_syn_56.q[0]                              clk2q                   0.109 r     2.138
 u_camera_init/add2_syn_58.a[0]                              net  (fanout = 2)       0.216 r     2.354
 u_camera_init/add2_syn_58.f[0]                              cell                    0.513 r     2.867
 u_camera_init/add2_syn_56.mi[0]                             net  (fanout = 1)       0.219 r     3.086
 u_camera_init/add2_syn_56                                   path2reg0               0.095       3.181
 Arrival time                                                                        3.181                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 u_pll/pll_inst.clkc[2]                                                              0.000       0.000                    
 u_camera_init/add2_syn_56.clk (u_camera_init/u_i2c_write/clk) net                     2.230       2.230      ../../sources/rtl/i2c_module.v(3)
 capture clock edge                                                                  0.000       2.230
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.061       2.291
 clock uncertainty                                                                   0.000       2.291
 clock recovergence pessimism                                                       -0.201       2.090
 Required time                                                                       2.090            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               1.091ns          

---------------------------------------------------------------------------------------------------------

 Slack (hold check):      1.282 ns                                                        
 Start Point:             u_camera_init/add2_syn_56.clk (rising edge triggered by clock u_pll/pll_inst.clkc[2])
 End Point:               u_camera_init/add2_syn_56.mi[0] (rising edge triggered by clock u_pll/pll_inst.clkc[2])
 Clock group:             clk_24m                                                         
 Process:                 Fast                                                            
 Data Path Delay:         1.343ns  (logic 0.717ns, net 0.626ns, 53% logic)                
 Logic Levels:            1                                                               

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_pll/pll_inst.clkc[2]                                                              0.000       0.000                    
 u_camera_init/add2_syn_56.clk (u_camera_init/u_i2c_write/clk) net                     2.029       2.029      ../../sources/rtl/i2c_module.v(3)
 launch clock edge                                                                   0.000       2.029
---------------------------------------------------------------------------------------------------------
 u_camera_init/add2_syn_56.q[1]                              clk2q                   0.109 r     2.138
 u_camera_init/add2_syn_58.b[0]                              net  (fanout = 2)       0.407 r     2.545
 u_camera_init/add2_syn_58.f[0]                              cell                    0.513 r     3.058
 u_camera_init/add2_syn_56.mi[0]                             net  (fanout = 1)       0.219 r     3.277
 u_camera_init/add2_syn_56                                   path2reg0               0.095       3.372
 Arrival time                                                                        3.372                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 u_pll/pll_inst.clkc[2]                                                              0.000       0.000                    
 u_camera_init/add2_syn_56.clk (u_camera_init/u_i2c_write/clk) net                     2.230       2.230      ../../sources/rtl/i2c_module.v(3)
 capture clock edge                                                                  0.000       2.230
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.061       2.291
 clock uncertainty                                                                   0.000       2.291
 clock recovergence pessimism                                                       -0.201       2.090
 Required time                                                                       2.090            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               1.282ns          

---------------------------------------------------------------------------------------------------------

 Slack (hold check):      1.324 ns                                                        
 Start Point:             u_camera_init/reg3_syn_34.clk (rising edge triggered by clock u_pll/pll_inst.clkc[2])
 End Point:               u_camera_init/add2_syn_56.mi[0] (rising edge triggered by clock u_pll/pll_inst.clkc[2])
 Clock group:             clk_24m                                                         
 Process:                 Fast                                                            
 Data Path Delay:         1.430ns  (logic 0.986ns, net 0.444ns, 68% logic)                
 Logic Levels:            2 ( ADDER=2 )                                                   

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_pll/pll_inst.clkc[2]                                                              0.000       0.000                    
 u_camera_init/reg3_syn_34.clk (u_camera_init/u_i2c_write/clk) net                     2.029       2.029      ../../sources/rtl/i2c_module.v(3)
 launch clock edge                                                                   0.000       2.029
---------------------------------------------------------------------------------------------------------
 u_camera_init/reg3_syn_34.q[1]                              clk2q                   0.109 r     2.138
 u_camera_init/add2_syn_57.b[0]                              net  (fanout = 1)       0.225 r     2.363
 u_camera_init/add2_syn_57.fco                               cell (ADDER)            0.642 r     3.005
 u_camera_init/add2_syn_58.fci                               net  (fanout = 1)       0.000 f     3.005
 u_camera_init/add2_syn_58.f[0]                              cell (ADDER)            0.140 r     3.145
 u_camera_init/add2_syn_56.mi[0]                             net  (fanout = 1)       0.219 r     3.364
 u_camera_init/add2_syn_56                                   path2reg0               0.095       3.459
 Arrival time                                                                        3.459                  (2 lvl)       

 source latency                                                                      0.000       0.000                    
 u_pll/pll_inst.clkc[2]                                                              0.000       0.000                    
 u_camera_init/add2_syn_56.clk (u_camera_init/u_i2c_write/clk) net                     2.230       2.230      ../../sources/rtl/i2c_module.v(3)
 capture clock edge                                                                  0.000       2.230
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.061       2.291
 clock uncertainty                                                                   0.000       2.291
 clock recovergence pessimism                                                       -0.156       2.135
 Required time                                                                       2.135            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               1.324ns          

---------------------------------------------------------------------------------------------------------

Paths for end point u_camera_init/reg3_syn_31 (5 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check):      1.150 ns                                                        
 Start Point:             u_camera_init/reg3_syn_34.clk (rising edge triggered by clock u_pll/pll_inst.clkc[2])
 End Point:               u_camera_init/reg3_syn_31.mi[1] (rising edge triggered by clock u_pll/pll_inst.clkc[2])
 Clock group:             clk_24m                                                         
 Process:                 Fast                                                            
 Data Path Delay:         1.256ns  (logic 0.717ns, net 0.539ns, 57% logic)                
 Logic Levels:            1                                                               

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_pll/pll_inst.clkc[2]                                                              0.000       0.000                    
 u_camera_init/reg3_syn_34.clk (u_camera_init/u_i2c_write/clk) net                     2.029       2.029      ../../sources/rtl/i2c_module.v(3)
 launch clock edge                                                                   0.000       2.029
---------------------------------------------------------------------------------------------------------
 u_camera_init/reg3_syn_34.q[1]                              clk2q                   0.109 r     2.138
 u_camera_init/add2_syn_57.b[0]                              net  (fanout = 1)       0.225 r     2.363
 u_camera_init/add2_syn_57.f[0]                              cell                    0.513 r     2.876
 u_camera_init/reg3_syn_31.mi[1]                             net  (fanout = 1)       0.314 r     3.190
 u_camera_init/reg3_syn_31                                   path2reg1               0.095       3.285
 Arrival time                                                                        3.285                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 u_pll/pll_inst.clkc[2]                                                              0.000       0.000                    
 u_camera_init/reg3_syn_31.clk (u_camera_init/u_i2c_write/clk) net                     2.230       2.230      ../../sources/rtl/i2c_module.v(3)
 capture clock edge                                                                  0.000       2.230
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.061       2.291
 clock uncertainty                                                                   0.000       2.291
 clock recovergence pessimism                                                       -0.156       2.135
 Required time                                                                       2.135            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               1.150ns          

---------------------------------------------------------------------------------------------------------

 Slack (hold check):      1.292 ns                                                        
 Start Point:             u_camera_init/reg3_syn_31.clk (rising edge triggered by clock u_pll/pll_inst.clkc[2])
 End Point:               u_camera_init/reg3_syn_31.mi[1] (rising edge triggered by clock u_pll/pll_inst.clkc[2])
 Clock group:             clk_24m                                                         
 Process:                 Fast                                                            
 Data Path Delay:         1.353ns  (logic 0.717ns, net 0.636ns, 52% logic)                
 Logic Levels:            1                                                               

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_pll/pll_inst.clkc[2]                                                              0.000       0.000                    
 u_camera_init/reg3_syn_31.clk (u_camera_init/u_i2c_write/clk) net                     2.029       2.029      ../../sources/rtl/i2c_module.v(3)
 launch clock edge                                                                   0.000       2.029
---------------------------------------------------------------------------------------------------------
 u_camera_init/reg3_syn_31.q[1]                              clk2q                   0.109 r     2.138
 u_camera_init/add2_syn_57.a[0]                              net  (fanout = 1)       0.322 r     2.460
 u_camera_init/add2_syn_57.f[0]                              cell                    0.513 r     2.973
 u_camera_init/reg3_syn_31.mi[1]                             net  (fanout = 1)       0.314 r     3.287
 u_camera_init/reg3_syn_31                                   path2reg1               0.095       3.382
 Arrival time                                                                        3.382                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 u_pll/pll_inst.clkc[2]                                                              0.000       0.000                    
 u_camera_init/reg3_syn_31.clk (u_camera_init/u_i2c_write/clk) net                     2.230       2.230      ../../sources/rtl/i2c_module.v(3)
 capture clock edge                                                                  0.000       2.230
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.061       2.291
 clock uncertainty                                                                   0.000       2.291
 clock recovergence pessimism                                                       -0.201       2.090
 Required time                                                                       2.090            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               1.292ns          

---------------------------------------------------------------------------------------------------------

 Slack (hold check):      1.566 ns                                                        
 Start Point:             u_camera_init/reg3_syn_37.clk (rising edge triggered by clock u_pll/pll_inst.clkc[2])
 End Point:               u_camera_init/reg3_syn_31.mi[1] (rising edge triggered by clock u_pll/pll_inst.clkc[2])
 Clock group:             clk_24m                                                         
 Process:                 Fast                                                            
 Data Path Delay:         1.656ns  (logic 0.935ns, net 0.721ns, 56% logic)                
 Logic Levels:            2 ( ADDER=2 )                                                   

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_pll/pll_inst.clkc[2]                                                              0.000       0.000                    
 u_camera_init/reg3_syn_37.clk (u_camera_init/u_i2c_write/clk) net                     2.029       2.029      ../../sources/rtl/i2c_module.v(3)
 launch clock edge                                                                   0.000       2.029
---------------------------------------------------------------------------------------------------------
 u_camera_init/reg3_syn_37.q[0]                              clk2q                   0.109 r     2.138
 u_camera_init/add2_syn_56.b[1]                              net  (fanout = 1)       0.407 r     2.545
 u_camera_init/add2_syn_56.fco                               cell (ADDER)            0.591 r     3.136
 u_camera_init/add2_syn_57.fci                               net  (fanout = 1)       0.000 f     3.136
 u_camera_init/add2_syn_57.f[0]                              cell (ADDER)            0.140 r     3.276
 u_camera_init/reg3_syn_31.mi[1]                             net  (fanout = 1)       0.314 r     3.590
 u_camera_init/reg3_syn_31                                   path2reg1               0.095       3.685
 Arrival time                                                                        3.685                  (2 lvl)       

 source latency                                                                      0.000       0.000                    
 u_pll/pll_inst.clkc[2]                                                              0.000       0.000                    
 u_camera_init/reg3_syn_31.clk (u_camera_init/u_i2c_write/clk) net                     2.230       2.230      ../../sources/rtl/i2c_module.v(3)
 capture clock edge                                                                  0.000       2.230
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.061       2.291
 clock uncertainty                                                                   0.000       2.291
 clock recovergence pessimism                                                       -0.172       2.119
 Required time                                                                       2.119            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               1.566ns          

---------------------------------------------------------------------------------------------------------

Paths for end point u_camera_init/add2_syn_56 (9 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check):      1.248 ns                                                        
 Start Point:             u_camera_init/add2_syn_56.clk (rising edge triggered by clock u_pll/pll_inst.clkc[2])
 End Point:               u_camera_init/add2_syn_56.mi[1] (rising edge triggered by clock u_pll/pll_inst.clkc[2])
 Clock group:             clk_24m                                                         
 Process:                 Fast                                                            
 Data Path Delay:         1.309ns  (logic 0.886ns, net 0.423ns, 67% logic)                
 Logic Levels:            1                                                               

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_pll/pll_inst.clkc[2]                                                              0.000       0.000                    
 u_camera_init/add2_syn_56.clk (u_camera_init/u_i2c_write/clk) net                     2.029       2.029      ../../sources/rtl/i2c_module.v(3)
 launch clock edge                                                                   0.000       2.029
---------------------------------------------------------------------------------------------------------
 u_camera_init/add2_syn_56.q[0]                              clk2q                   0.109 r     2.138
 u_camera_init/add2_syn_58.a[0]                              net  (fanout = 2)       0.216 r     2.354
 u_camera_init/add2_syn_58.fx[0]                             cell                    0.682 r     3.036
 u_camera_init/add2_syn_56.mi[1]                             net  (fanout = 1)       0.207 r     3.243
 u_camera_init/add2_syn_56                                   path2reg1               0.095       3.338
 Arrival time                                                                        3.338                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 u_pll/pll_inst.clkc[2]                                                              0.000       0.000                    
 u_camera_init/add2_syn_56.clk (u_camera_init/u_i2c_write/clk) net                     2.230       2.230      ../../sources/rtl/i2c_module.v(3)
 capture clock edge                                                                  0.000       2.230
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.061       2.291
 clock uncertainty                                                                   0.000       2.291
 clock recovergence pessimism                                                       -0.201       2.090
 Required time                                                                       2.090            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               1.248ns          

---------------------------------------------------------------------------------------------------------

 Slack (hold check):      1.390 ns                                                        
 Start Point:             u_camera_init/add2_syn_56.clk (rising edge triggered by clock u_pll/pll_inst.clkc[2])
 End Point:               u_camera_init/add2_syn_56.mi[1] (rising edge triggered by clock u_pll/pll_inst.clkc[2])
 Clock group:             clk_24m                                                         
 Process:                 Fast                                                            
 Data Path Delay:         1.451ns  (logic 0.837ns, net 0.614ns, 57% logic)                
 Logic Levels:            1                                                               

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_pll/pll_inst.clkc[2]                                                              0.000       0.000                    
 u_camera_init/add2_syn_56.clk (u_camera_init/u_i2c_write/clk) net                     2.029       2.029      ../../sources/rtl/i2c_module.v(3)
 launch clock edge                                                                   0.000       2.029
---------------------------------------------------------------------------------------------------------
 u_camera_init/add2_syn_56.q[1]                              clk2q                   0.109 r     2.138
 u_camera_init/add2_syn_58.b[0]                              net  (fanout = 2)       0.407 r     2.545
 u_camera_init/add2_syn_58.fx[0]                             cell                    0.633 r     3.178
 u_camera_init/add2_syn_56.mi[1]                             net  (fanout = 1)       0.207 r     3.385
 u_camera_init/add2_syn_56                                   path2reg1               0.095       3.480
 Arrival time                                                                        3.480                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 u_pll/pll_inst.clkc[2]                                                              0.000       0.000                    
 u_camera_init/add2_syn_56.clk (u_camera_init/u_i2c_write/clk) net                     2.230       2.230      ../../sources/rtl/i2c_module.v(3)
 capture clock edge                                                                  0.000       2.230
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.061       2.291
 clock uncertainty                                                                   0.000       2.291
 clock recovergence pessimism                                                       -0.201       2.090
 Required time                                                                       2.090            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               1.390ns          

---------------------------------------------------------------------------------------------------------

 Slack (hold check):      1.469 ns                                                        
 Start Point:             u_camera_init/reg3_syn_34.clk (rising edge triggered by clock u_pll/pll_inst.clkc[2])
 End Point:               u_camera_init/add2_syn_56.mi[1] (rising edge triggered by clock u_pll/pll_inst.clkc[2])
 Clock group:             clk_24m                                                         
 Process:                 Fast                                                            
 Data Path Delay:         1.575ns  (logic 1.143ns, net 0.432ns, 72% logic)                
 Logic Levels:            2 ( ADDER=2 )                                                   

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_pll/pll_inst.clkc[2]                                                              0.000       0.000                    
 u_camera_init/reg3_syn_34.clk (u_camera_init/u_i2c_write/clk) net                     2.029       2.029      ../../sources/rtl/i2c_module.v(3)
 launch clock edge                                                                   0.000       2.029
---------------------------------------------------------------------------------------------------------
 u_camera_init/reg3_syn_34.q[1]                              clk2q                   0.109 r     2.138
 u_camera_init/add2_syn_57.b[0]                              net  (fanout = 1)       0.225 r     2.363
 u_camera_init/add2_syn_57.fco                               cell (ADDER)            0.642 r     3.005
 u_camera_init/add2_syn_58.fci                               net  (fanout = 1)       0.000 f     3.005
 u_camera_init/add2_syn_58.fx[0]                             cell (ADDER)            0.297 r     3.302
 u_camera_init/add2_syn_56.mi[1]                             net  (fanout = 1)       0.207 r     3.509
 u_camera_init/add2_syn_56                                   path2reg1               0.095       3.604
 Arrival time                                                                        3.604                  (2 lvl)       

 source latency                                                                      0.000       0.000                    
 u_pll/pll_inst.clkc[2]                                                              0.000       0.000                    
 u_camera_init/add2_syn_56.clk (u_camera_init/u_i2c_write/clk) net                     2.230       2.230      ../../sources/rtl/i2c_module.v(3)
 capture clock edge                                                                  0.000       2.230
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.061       2.291
 clock uncertainty                                                                   0.000       2.291
 clock recovergence pessimism                                                       -0.156       2.135
 Required time                                                                       2.135            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               1.469ns          

---------------------------------------------------------------------------------------------------------


=========================================================================================================
Timing summary:                                                                           
---------------------------------------------------------------------------------------------------------
Constraint path number: 46110 (STA coverage = 43.40%)
Timing violations: 0 setup errors, and 0 hold errors.
Minimal setup slack: 32.361, minimal hold slack: 0.274

Timing group statistics: 
	Clock constraints: 
	  Clock Name                                  Min Period     Max Freq           Skew      Fanout            TNS
	  u_pll/pll_inst.clkc[0] (24.0MHz)               9.239ns     108.237MHz        0.138ns        92        0.000ns
	  u_pll/pll_inst.clkc[2] (4.0MHz)                3.180ns     314.465MHz        0.066ns        22        0.000ns
	Minimum input arrival time before clock: no constraint path
	Maximum output required time after clock: no constraint path
	Maximum combinational path delay: no constraint path


Warning: No clock constraint on 4 clock net(s): 
	cam_pclk_dup_1
	u_camera_init/divider2[7]_syn_2
	u_camera_init/divider2[8]_syn_4
	u_camera_reader/wrreq_syn_8

---------------------------------------------------------------------------------------------------------
