m255
K4
z2
!s11e vcom 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dD:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-4/ALU/simulation/modelsim
Ealu_beh
Z1 w1632310667
Z2 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z3 DPx4 ieee 14 std_logic_1164 0 22 cVAk:aDinOX8^VGI1ekP<3
!i122 1
R0
Z4 8D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-4/ALU/ALU.vhdl
Z5 FD:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-4/ALU/ALU.vhdl
l0
L5 1
V;G2E;gFNbV0D4cFzIZoi^1
!s100 >RbVd0oiK7G=D`5=IKoD11
Z6 OV;C;2020.1;71
31
Z7 !s110 1632311870
!i10b 1
Z8 !s108 1632311870.000000
Z9 !s90 -reportprogress|300|-93|-work|work|D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-4/ALU/ALU.vhdl|
Z10 !s107 D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-4/ALU/ALU.vhdl|
!i113 1
Z11 o-93 -work work
Z12 tExplicit 1 CvgOpt 0
Aa1
R2
R3
DEx4 work 7 alu_beh 0 22 ;G2E;gFNbV0D4cFzIZoi^1
!i122 1
l90
L18 93
V1BmXczQOV=361g>D5<CT:0
!s100 <WodNLmnR<1[DeS;cb1942
R6
31
R7
!i10b 1
R8
R9
R10
!i113 1
R11
R12
Edut
Z13 w1632307201
R2
R3
!i122 0
R0
Z14 8D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-4/ALU/DUT.vhdl
Z15 FD:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-4/ALU/DUT.vhdl
l0
L3 1
V2QkRSG0Ch44?nE6@fdWJE3
!s100 ;cCh^H;A<9kTAPCZ^dI[o3
R6
31
R7
!i10b 1
R8
Z16 !s90 -reportprogress|300|-93|-work|work|D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-4/ALU/DUT.vhdl|
Z17 !s107 D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-4/ALU/DUT.vhdl|
!i113 1
R11
R12
Adutwrap
R2
R3
DEx4 work 3 dut 0 22 2QkRSG0Ch44?nE6@fdWJE3
!i122 0
l22
L8 29
VJal7QMn:QJJGnLa?AES]i2
!s100 VDF4UH2bD1>b:QL=5IL`40
R6
31
R7
!i10b 1
R8
R16
R17
!i113 1
R11
R12
Etestbench
Z18 w1632308909
R3
R2
!i122 2
R0
Z19 8D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-4/ALU/testbench.vhdl
Z20 FD:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-4/ALU/testbench.vhdl
l0
L7 1
V]iKK_Z9L:G9B:i8c]3eFH0
!s100 bWf8kl8zb90X@P1m>V^K20
R6
31
R7
!i10b 1
R8
Z21 !s90 -reportprogress|300|-93|-work|work|D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-4/ALU/testbench.vhdl|
!s107 D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-4/ALU/testbench.vhdl|
!i113 1
R11
R12
Abehave
R3
R2
DEx4 work 9 testbench 0 22 ]iKK_Z9L:G9B:i8c]3eFH0
!i122 2
l69
L9 132
V_B^m=O[2gRLEOA?Y0liY53
!s100 F:ULz5^kWik:f^?aj`LZ>0
R6
31
R7
!i10b 1
R8
R21
Z22 !s107 D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-4/ALU/testbench.vhdl|
!i113 1
R11
R12
