INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 05:58:06 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : atax
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             1.549ns  (required time - arrival time)
  Source:                 buffer19/outs_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@6.100ns period=12.200ns})
  Destination:            addf0/operator/RightShifterComponent/level4_c1_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@6.100ns period=12.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.200ns  (clk rise@12.200ns - clk rise@0.000ns)
  Data Path Delay:        10.295ns  (logic 2.407ns (23.379%)  route 7.888ns (76.621%))
  Logic Levels:           21  (CARRY4=4 LUT2=4 LUT3=2 LUT4=2 LUT5=1 LUT6=8)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 12.683 - 12.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2873, unset)         0.508     0.508    buffer19/clk
    SLICE_X18Y85         FDRE                                         r  buffer19/outs_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y85         FDRE (Prop_fdre_C_Q)         0.254     0.762 r  buffer19/outs_reg[4]/Q
                         net (fo=7, routed)           0.424     1.186    buffer20/control/Memory_reg[12][5][4]
    SLICE_X17Y85         LUT3 (Prop_lut3_I2_O)        0.043     1.229 r  buffer20/control/Memory[0][4]_i_1__6/O
                         net (fo=56, routed)          0.588     1.817    buffer20/control/dataReg_reg[4]_0
    SLICE_X20Y85         LUT6 (Prop_lut6_I0_O)        0.043     1.860 f  buffer20/control/Memory[0][0]_i_2__20/O
                         net (fo=147, routed)         0.525     2.385    fork44/control/generateBlocks[1].regblock/transmitValue_reg_7
    SLICE_X21Y81         LUT4 (Prop_lut4_I2_O)        0.051     2.436 r  fork44/control/generateBlocks[1].regblock/transmitValue_i_2__73/O
                         net (fo=66, routed)          0.572     3.008    fork45/control/generateBlocks[8].regblock/fork44_outs_1_valid
    SLICE_X25Y78         LUT6 (Prop_lut6_I1_O)        0.129     3.137 f  fork45/control/generateBlocks[8].regblock/fullReg_i_2__12/O
                         net (fo=2, routed)           0.320     3.456    fork45/control/generateBlocks[8].regblock/fullReg_i_2__12_n_0
    SLICE_X32Y78         LUT2 (Prop_lut2_I0_O)        0.054     3.510 f  fork45/control/generateBlocks[8].regblock/transmitValue_i_4__13/O
                         net (fo=10, routed)          0.169     3.680    fork45/control/generateBlocks[8].regblock/transmitValue_reg_8
    SLICE_X35Y78         LUT6 (Prop_lut6_I0_O)        0.131     3.811 r  fork45/control/generateBlocks[8].regblock/fullReg_i_2__11/O
                         net (fo=3, routed)           0.324     4.135    fork45/control/generateBlocks[8].regblock/fullReg_i_2__11_n_0
    SLICE_X35Y76         LUT2 (Prop_lut2_I0_O)        0.049     4.184 f  fork45/control/generateBlocks[8].regblock/transmitValue_i_3__20/O
                         net (fo=14, routed)          0.345     4.529    fork14/control/generateBlocks[2].regblock/dataReg_reg[0]
    SLICE_X30Y74         LUT6 (Prop_lut6_I1_O)        0.129     4.658 r  fork14/control/generateBlocks[2].regblock/fullReg_i_3/O
                         net (fo=74, routed)          0.564     5.221    fork14/control/generateBlocks[2].regblock/transmitValue_reg_1
    SLICE_X40Y71         LUT6 (Prop_lut6_I0_O)        0.043     5.264 f  fork14/control/generateBlocks[2].regblock/dataReg[23]_i_1/O
                         net (fo=3, routed)           0.304     5.568    buffer10/control/D[0]
    SLICE_X40Y70         LUT5 (Prop_lut5_I1_O)        0.050     5.618 r  buffer10/control/ltOp_carry__2_i_34/O
                         net (fo=1, routed)           0.434     6.052    buffer10/control/ltOp_carry__2_i_34_n_0
    SLICE_X40Y70         LUT6 (Prop_lut6_I0_O)        0.127     6.179 r  buffer10/control/ltOp_carry__2_i_29/O
                         net (fo=2, routed)           0.353     6.533    buffer10/control/addf0/ieee2nfloat_0/zero__0
    SLICE_X42Y66         LUT6 (Prop_lut6_I5_O)        0.043     6.576 f  buffer10/control/ltOp_carry__2_i_11/O
                         net (fo=9, routed)           0.315     6.891    mulf0/operator/RoundingAdder/X[10]
    SLICE_X47Y67         LUT4 (Prop_lut4_I2_O)        0.049     6.940 r  mulf0/operator/RoundingAdder/ltOp_carry__2_i_1/O
                         net (fo=1, routed)           0.367     7.307    addf0/operator/ltOp_carry__3_0[3]
    SLICE_X48Y67         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.270     7.577 r  addf0/operator/ltOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.577    addf0/operator/ltOp_carry__2_n_0
    SLICE_X48Y68         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.127     7.704 r  addf0/operator/ltOp_carry__3/CO[0]
                         net (fo=96, routed)          0.486     8.190    addf0/operator/CO[0]
    SLICE_X47Y68         LUT2 (Prop_lut2_I0_O)        0.135     8.325 r  addf0/operator/i__carry_i_1/O
                         net (fo=1, routed)           0.354     8.679    addf0/operator/p_1_in_1[3]
    SLICE_X47Y70         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.270     8.949 r  addf0/operator/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.949    addf0/operator/_inferred__1/i__carry_n_0
    SLICE_X47Y71         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.107     9.056 r  addf0/operator/_inferred__1/i__carry__0/O[2]
                         net (fo=1, routed)           0.452     9.508    addf0/operator/RightShifterComponent/ps_c1_reg[4]_0[2]
    SLICE_X48Y69         LUT6 (Prop_lut6_I5_O)        0.118     9.626 r  addf0/operator/RightShifterComponent/ps_c1[4]_i_2/O
                         net (fo=5, routed)           0.312     9.938    addf0/operator/RightShifterComponent/ps_c1[4]_i_2_n_0
    SLICE_X48Y69         LUT3 (Prop_lut3_I0_O)        0.054     9.992 r  addf0/operator/RightShifterComponent/ps_c1[4]_i_1/O
                         net (fo=21, routed)          0.258    10.250    addf0/operator/RightShifterComponent/_inferred__1/i__carry__0
    SLICE_X50Y68         LUT2 (Prop_lut2_I0_O)        0.131    10.381 r  addf0/operator/RightShifterComponent/level4_c1[24]_i_1/O
                         net (fo=7, routed)           0.422    10.803    addf0/operator/RightShifterComponent/level4_c1[24]_i_1_n_0
    SLICE_X52Y64         FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       12.200    12.200 r  
                                                      0.000    12.200 r  clk (IN)
                         net (fo=2873, unset)         0.483    12.683    addf0/operator/RightShifterComponent/clk
    SLICE_X52Y64         FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[10]/C
                         clock pessimism              0.000    12.683    
                         clock uncertainty           -0.035    12.647    
    SLICE_X52Y64         FDRE (Setup_fdre_C_R)       -0.295    12.352    addf0/operator/RightShifterComponent/level4_c1_reg[10]
  -------------------------------------------------------------------
                         required time                         12.352    
                         arrival time                         -10.803    
  -------------------------------------------------------------------
                         slack                                  1.549    




