Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.1 (lin64) Build 1846317 Fri Apr 14 18:54:47 MDT 2017
| Date             : Fri Dec 28 08:59:44 2018
| Host             : ubuntu running 64-bit Ubuntu 16.04.5 LTS
| Command          : report_power -file rocketTop_power_routed.rpt -pb rocketTop_power_summary_routed.pb -rpx rocketTop_power_routed.rpx
| Design           : rocketTop
| Device           : xc7a100tcsg324-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 0.165 |
| Dynamic (W)              | 0.068 |
| Device Static (W)        | 0.097 |
| Effective TJA (C/W)      | 4.6   |
| Max Ambient (C)          | 84.2  |
| Junction Temperature (C) | 25.8  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |    <0.001 |        3 |       --- |             --- |
| Slice Logic              |     0.029 |    18108 |       --- |             --- |
|   LUT as Logic           |     0.027 |     9199 |     63400 |           14.51 |
|   CARRY4                 |     0.001 |      526 |     15850 |            3.32 |
|   LUT as Distributed RAM |    <0.001 |      950 |     19000 |            5.00 |
|   Register               |    <0.001 |     4174 |    126800 |            3.29 |
|   F7/F8 Muxes            |    <0.001 |      233 |     63400 |            0.37 |
|   BUFG                   |    <0.001 |        1 |        32 |            3.13 |
|   LUT as Shift Register  |    <0.001 |       10 |     19000 |            0.05 |
|   Others                 |     0.000 |      251 |       --- |             --- |
| Signals                  |     0.035 |    13891 |       --- |             --- |
| Block RAM                |     0.003 |        3 |       135 |            2.22 |
| DSPs                     |    <0.001 |        4 |       240 |            1.67 |
| I/O                      |    <0.001 |        4 |       210 |            1.90 |
| Static Power             |     0.097 |          |           |                 |
| Total                    |     0.165 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.083 |       0.067 |      0.015 |
| Vccaux    |       1.800 |     0.018 |       0.000 |      0.018 |
| Vcco33    |       3.300 |     0.004 |       0.000 |      0.004 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                               | Action                                                                                                             |
+-----------------------------+------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                      |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Medium     | More than 5% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes        | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                          |                                                                                                                    |
|                             |            |                                                       |                                                                                                                    |
| Overall confidence level    | Low        |                                                       |                                                                                                                    |
+-----------------------------+------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------------+----------+-----------------+
| Clock       | Domain   | Constraint (ns) |
+-------------+----------+-----------------+
| sys_clk_pin | clock100 |            10.0 |
+-------------+----------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------------------------------------------------------------+-----------+
| Name                                                                        | Power (W) |
+-----------------------------------------------------------------------------+-----------+
| rocketTop                                                                   |     0.068 |
|   dut                                                                       |     0.065 |
|     bh                                                                      |    <0.001 |
|       TLBroadcastTracker                                                    |    <0.001 |
|         o_data                                                              |    <0.001 |
|       TLBroadcastTracker_1                                                  |    <0.001 |
|         o_data                                                              |    <0.001 |
|       TLBroadcastTracker_2                                                  |    <0.001 |
|         o_data                                                              |    <0.001 |
|       TLBroadcastTracker_3                                                  |    <0.001 |
|         o_data                                                              |    <0.001 |
|     cbus                                                                    |     0.007 |
|       atomics                                                               |     0.001 |
|       buffer                                                                |     0.001 |
|         Queue                                                               |    <0.001 |
|           _T_35_address_reg_0_1_0_5                                         |    <0.001 |
|           _T_35_address_reg_0_1_12_17                                       |    <0.001 |
|           _T_35_address_reg_0_1_18_23                                       |    <0.001 |
|           _T_35_address_reg_0_1_24_27                                       |    <0.001 |
|           _T_35_address_reg_0_1_6_11                                        |    <0.001 |
|           _T_35_data_reg_0_1_0_5                                            |    <0.001 |
|           _T_35_data_reg_0_1_12_17                                          |    <0.001 |
|           _T_35_data_reg_0_1_18_23                                          |    <0.001 |
|           _T_35_data_reg_0_1_24_29                                          |    <0.001 |
|           _T_35_data_reg_0_1_30_35                                          |    <0.001 |
|           _T_35_data_reg_0_1_36_41                                          |    <0.001 |
|           _T_35_data_reg_0_1_42_47                                          |    <0.001 |
|           _T_35_data_reg_0_1_48_53                                          |    <0.001 |
|           _T_35_data_reg_0_1_54_59                                          |    <0.001 |
|           _T_35_data_reg_0_1_60_63                                          |    <0.001 |
|           _T_35_data_reg_0_1_6_11                                           |    <0.001 |
|           _T_35_mask_reg_0_1_0_5                                            |    <0.001 |
|           _T_35_mask_reg_0_1_6_7                                            |    <0.001 |
|           _T_35_opcode_reg_0_1_0_2                                          |    <0.001 |
|           _T_35_size_reg_0_1_0_3                                            |    <0.001 |
|           _T_35_source_reg_0_1_0_4                                          |    <0.001 |
|         Queue_1                                                             |    <0.001 |
|           _T_35_corrupt_reg_0_1_0_0                                         |    <0.001 |
|           _T_35_data_reg_0_1_0_5                                            |    <0.001 |
|           _T_35_data_reg_0_1_12_17                                          |    <0.001 |
|           _T_35_data_reg_0_1_18_23                                          |    <0.001 |
|           _T_35_data_reg_0_1_24_29                                          |    <0.001 |
|           _T_35_data_reg_0_1_30_35                                          |    <0.001 |
|           _T_35_data_reg_0_1_36_41                                          |    <0.001 |
|           _T_35_data_reg_0_1_42_47                                          |    <0.001 |
|           _T_35_data_reg_0_1_48_53                                          |    <0.001 |
|           _T_35_data_reg_0_1_54_59                                          |    <0.001 |
|           _T_35_data_reg_0_1_60_63                                          |    <0.001 |
|           _T_35_data_reg_0_1_6_11                                           |    <0.001 |
|           _T_35_denied_reg_0_1_0_0                                          |    <0.001 |
|           _T_35_opcode_reg_0_1_0_2                                          |    <0.001 |
|           _T_35_param_reg_0_1_1_1                                           |     0.000 |
|           _T_35_size_reg_0_1_0_3                                            |    <0.001 |
|           _T_35_source_reg_0_1_0_4                                          |    <0.001 |
|       coupler_to_bootrom                                                    |     0.003 |
|         fragmenter                                                          |     0.003 |
|           Repeater                                                          |     0.003 |
|       coupler_to_clint                                                      |    <0.001 |
|         fragmenter                                                          |    <0.001 |
|           Repeater                                                          |    <0.001 |
|       coupler_to_debug                                                      |    <0.001 |
|         fragmenter                                                          |    <0.001 |
|           Repeater                                                          |    <0.001 |
|       coupler_to_plic                                                       |    <0.001 |
|         fragmenter                                                          |    <0.001 |
|           Repeater                                                          |    <0.001 |
|       fixer                                                                 |    <0.001 |
|       out_xbar                                                              |    <0.001 |
|       wrapped_error_device                                                  |    <0.001 |
|         buffer                                                              |    <0.001 |
|           Queue                                                             |    <0.001 |
|             _T_35_opcode_reg_0_1_0_2                                        |    <0.001 |
|             _T_35_size_reg_0_1_0_3                                          |    <0.001 |
|             _T_35_source_reg_0_1_0_4                                        |    <0.001 |
|           Queue_1                                                           |    <0.001 |
|             _T_35_corrupt_reg_0_1_0_0                                       |    <0.001 |
|             _T_35_data_reg_0_1_60_63                                        |     0.000 |
|             _T_35_denied_reg_0_1_0_0                                        |     0.000 |
|             _T_35_opcode_reg_0_1_0_2                                        |    <0.001 |
|             _T_35_param_reg_0_1_1_1                                         |     0.000 |
|             _T_35_size_reg_0_1_0_3                                          |    <0.001 |
|             _T_35_source_reg_0_1_0_4                                        |    <0.001 |
|         error                                                               |    <0.001 |
|           a                                                                 |    <0.001 |
|     clint                                                                   |    <0.001 |
|     debug_1                                                                 |    <0.001 |
|       dmInner                                                               |    <0.001 |
|         dmInner                                                             |    <0.001 |
|     fbus                                                                    |    <0.001 |
|       buffer                                                                |    <0.001 |
|         Queue_1                                                             |    <0.001 |
|           _T_35_opcode_reg_0_1_0_2                                          |    <0.001 |
|           _T_35_source_reg_0_1_0_3                                          |    <0.001 |
|       coupler_from_port_named_slave_port_axi4                               |    <0.001 |
|         axi42tl                                                             |    <0.001 |
|           Queue                                                             |     0.000 |
|           Queue_1                                                           |    <0.001 |
|         axi4yank                                                            |     0.000 |
|           Queue_2                                                           |     0.000 |
|             _T_35_reg_0_3_0_5                                               |     0.000 |
|           Queue_3                                                           |     0.000 |
|             _T_35_reg_0_3_0_5                                               |     0.000 |
|         buffer                                                              |    <0.001 |
|           Queue_1                                                           |    <0.001 |
|             _T_35_opcode_reg_0_1_0_2                                        |    <0.001 |
|             _T_35_source_reg_0_1_0_3                                        |    <0.001 |
|     intsource                                                               |    <0.001 |
|       AsyncResetRegVec_w2_i0                                                |    <0.001 |
|         reg_0                                                               |    <0.001 |
|         reg_1                                                               |    <0.001 |
|     mbus                                                                    |    <0.001 |
|       coupler_to_memory_controller_named_axi4                               |    <0.001 |
|         tl2axi4                                                             |    <0.001 |
|           Queue                                                             |    <0.001 |
|           Queue_1                                                           |    <0.001 |
|     plic                                                                    |    <0.001 |
|       Queue                                                                 |    <0.001 |
|     sbus                                                                    |     0.001 |
|       coupler_to_port_named_mmio_port_axi4                                  |    <0.001 |
|         axi4buf                                                             |    <0.001 |
|           Queue                                                             |    <0.001 |
|             _T_35_addr_reg_0_1_0_5                                          |    <0.001 |
|             _T_35_id_reg_0_1_0_3                                            |    <0.001 |
|             _T_35_len_reg_0_1_0_5                                           |    <0.001 |
|             _T_35_len_reg_0_1_6_7                                           |     0.000 |
|             _T_35_size_reg_0_1_0_2                                          |    <0.001 |
|           Queue_1                                                           |    <0.001 |
|             _T_35_data_reg_0_1_0_5                                          |    <0.001 |
|             _T_35_data_reg_0_1_30_35                                        |    <0.001 |
|             _T_35_data_reg_0_1_36_41                                        |    <0.001 |
|             _T_35_data_reg_0_1_6_11                                         |    <0.001 |
|             _T_35_strb_reg_0_1_0_5                                          |    <0.001 |
|             _T_35_strb_reg_0_1_6_7                                          |    <0.001 |
|           Queue_2                                                           |    <0.001 |
|             _T_35_id_reg_0_1_0_3                                            |    <0.001 |
|             _T_35_resp_reg_0_1_0_0                                          |     0.000 |
|             _T_35_resp_reg_0_1_1_1                                          |    <0.001 |
|           Queue_3                                                           |    <0.001 |
|             _T_35_addr_reg_0_1_0_5                                          |    <0.001 |
|             _T_35_id_reg_0_1_0_3                                            |    <0.001 |
|             _T_35_len_reg_0_1_0_5                                           |    <0.001 |
|             _T_35_len_reg_0_1_6_7                                           |     0.000 |
|             _T_35_size_reg_0_1_0_2                                          |    <0.001 |
|           Queue_4                                                           |    <0.001 |
|             _T_35_data_reg_0_1_0_5                                          |    <0.001 |
|             _T_35_data_reg_0_1_12_17                                        |     0.000 |
|             _T_35_data_reg_0_1_18_23                                        |     0.000 |
|             _T_35_data_reg_0_1_24_29                                        |     0.000 |
|             _T_35_data_reg_0_1_30_35                                        |    <0.001 |
|             _T_35_data_reg_0_1_36_41                                        |    <0.001 |
|             _T_35_data_reg_0_1_42_47                                        |     0.000 |
|             _T_35_data_reg_0_1_48_53                                        |     0.000 |
|             _T_35_data_reg_0_1_54_59                                        |     0.000 |
|             _T_35_data_reg_0_1_60_63                                        |     0.000 |
|             _T_35_data_reg_0_1_6_11                                         |    <0.001 |
|             _T_35_id_reg_0_1_0_3                                            |    <0.001 |
|             _T_35_last_reg_0_1_0_0                                          |    <0.001 |
|             _T_35_resp_reg_0_1_0_0                                          |     0.000 |
|             _T_35_resp_reg_0_1_1_1                                          |    <0.001 |
|         axi4deint                                                           |    <0.001 |
|           Queue                                                             |    <0.001 |
|             _T_35_data_reg_0_7_0_5                                          |    <0.001 |
|             _T_35_data_reg_0_7_12_17                                        |     0.000 |
|             _T_35_data_reg_0_7_18_23                                        |     0.000 |
|             _T_35_data_reg_0_7_24_29                                        |     0.000 |
|             _T_35_data_reg_0_7_30_35                                        |    <0.001 |
|             _T_35_data_reg_0_7_36_41                                        |    <0.001 |
|             _T_35_data_reg_0_7_42_47                                        |     0.000 |
|             _T_35_data_reg_0_7_48_53                                        |     0.000 |
|             _T_35_data_reg_0_7_54_59                                        |     0.000 |
|             _T_35_data_reg_0_7_60_63                                        |     0.000 |
|             _T_35_data_reg_0_7_6_11                                         |    <0.001 |
|             _T_35_id_reg_0_7_0_2                                            |    <0.001 |
|             _T_35_last_reg_0_7_0_0                                          |    <0.001 |
|             _T_35_resp_reg_0_7_0_0                                          |     0.000 |
|             _T_35_resp_reg_0_7_1_1                                          |    <0.001 |
|             _T_35_user_reg_0_7_0_5                                          |    <0.001 |
|             _T_35_user_reg_0_7_6_8                                          |    <0.001 |
|           Queue_1                                                           |    <0.001 |
|             _T_35_data_reg_0_7_0_5                                          |    <0.001 |
|             _T_35_data_reg_0_7_12_17                                        |     0.000 |
|             _T_35_data_reg_0_7_18_23                                        |     0.000 |
|             _T_35_data_reg_0_7_24_29                                        |     0.000 |
|             _T_35_data_reg_0_7_30_35                                        |    <0.001 |
|             _T_35_data_reg_0_7_36_41                                        |    <0.001 |
|             _T_35_data_reg_0_7_42_47                                        |     0.000 |
|             _T_35_data_reg_0_7_48_53                                        |     0.000 |
|             _T_35_data_reg_0_7_54_59                                        |     0.000 |
|             _T_35_data_reg_0_7_60_63                                        |     0.000 |
|             _T_35_data_reg_0_7_6_11                                         |    <0.001 |
|             _T_35_id_reg_0_7_0_2                                            |    <0.001 |
|             _T_35_last_reg_0_7_0_0                                          |    <0.001 |
|             _T_35_resp_reg_0_7_0_0                                          |     0.000 |
|             _T_35_resp_reg_0_7_1_1                                          |    <0.001 |
|             _T_35_user_reg_0_7_0_5                                          |    <0.001 |
|             _T_35_user_reg_0_7_6_8                                          |    <0.001 |
|           Queue_2                                                           |    <0.001 |
|             _T_35_data_reg_0_7_0_5                                          |    <0.001 |
|             _T_35_data_reg_0_7_12_17                                        |     0.000 |
|             _T_35_data_reg_0_7_18_23                                        |     0.000 |
|             _T_35_data_reg_0_7_24_29                                        |     0.000 |
|             _T_35_data_reg_0_7_30_35                                        |    <0.001 |
|             _T_35_data_reg_0_7_36_41                                        |    <0.001 |
|             _T_35_data_reg_0_7_42_47                                        |     0.000 |
|             _T_35_data_reg_0_7_48_53                                        |     0.000 |
|             _T_35_data_reg_0_7_54_59                                        |     0.000 |
|             _T_35_data_reg_0_7_60_63                                        |     0.000 |
|             _T_35_data_reg_0_7_6_11                                         |    <0.001 |
|             _T_35_id_reg_0_7_0_2                                            |    <0.001 |
|             _T_35_last_reg_0_7_0_0                                          |    <0.001 |
|             _T_35_resp_reg_0_7_0_0                                          |     0.000 |
|             _T_35_resp_reg_0_7_1_1                                          |    <0.001 |
|             _T_35_user_reg_0_7_0_5                                          |    <0.001 |
|             _T_35_user_reg_0_7_6_8                                          |    <0.001 |
|           Queue_3                                                           |    <0.001 |
|             _T_35_data_reg_0_7_0_5                                          |    <0.001 |
|             _T_35_data_reg_0_7_12_17                                        |     0.000 |
|             _T_35_data_reg_0_7_18_23                                        |     0.000 |
|             _T_35_data_reg_0_7_24_29                                        |     0.000 |
|             _T_35_data_reg_0_7_30_35                                        |    <0.001 |
|             _T_35_data_reg_0_7_36_41                                        |    <0.001 |
|             _T_35_data_reg_0_7_42_47                                        |     0.000 |
|             _T_35_data_reg_0_7_48_53                                        |     0.000 |
|             _T_35_data_reg_0_7_54_59                                        |     0.000 |
|             _T_35_data_reg_0_7_60_63                                        |     0.000 |
|             _T_35_data_reg_0_7_6_11                                         |    <0.001 |
|             _T_35_id_reg_0_7_0_2                                            |    <0.001 |
|             _T_35_last_reg_0_7_0_0                                          |    <0.001 |
|             _T_35_resp_reg_0_7_0_0                                          |     0.000 |
|             _T_35_resp_reg_0_7_1_1                                          |    <0.001 |
|             _T_35_user_reg_0_7_0_5                                          |    <0.001 |
|             _T_35_user_reg_0_7_6_8                                          |    <0.001 |
|           Queue_4                                                           |    <0.001 |
|             _T_35_data_reg_0_7_0_5                                          |    <0.001 |
|             _T_35_data_reg_0_7_12_17                                        |     0.000 |
|             _T_35_data_reg_0_7_18_23                                        |     0.000 |
|             _T_35_data_reg_0_7_24_29                                        |     0.000 |
|             _T_35_data_reg_0_7_30_35                                        |    <0.001 |
|             _T_35_data_reg_0_7_36_41                                        |    <0.001 |
|             _T_35_data_reg_0_7_42_47                                        |     0.000 |
|             _T_35_data_reg_0_7_48_53                                        |     0.000 |
|             _T_35_data_reg_0_7_54_59                                        |     0.000 |
|             _T_35_data_reg_0_7_60_63                                        |     0.000 |
|             _T_35_data_reg_0_7_6_11                                         |    <0.001 |
|             _T_35_id_reg_0_7_0_2                                            |    <0.001 |
|             _T_35_last_reg_0_7_0_0                                          |    <0.001 |
|             _T_35_resp_reg_0_7_0_0                                          |     0.000 |
|             _T_35_resp_reg_0_7_1_1                                          |    <0.001 |
|             _T_35_user_reg_0_7_0_5                                          |    <0.001 |
|             _T_35_user_reg_0_7_6_8                                          |    <0.001 |
|         axi4yank                                                            |    <0.001 |
|           Queue                                                             |    <0.001 |
|           Queue_1                                                           |    <0.001 |
|           Queue_2                                                           |    <0.001 |
|             _T_35_reg_0_7_0_5                                               |    <0.001 |
|             _T_35_reg_0_7_6_8                                               |    <0.001 |
|           Queue_3                                                           |    <0.001 |
|             _T_35_reg_0_7_0_5                                               |    <0.001 |
|             _T_35_reg_0_7_6_8                                               |    <0.001 |
|           Queue_4                                                           |    <0.001 |
|           Queue_5                                                           |    <0.001 |
|           Queue_6                                                           |    <0.001 |
|           Queue_7                                                           |    <0.001 |
|             _T_35_reg_0_7_0_5                                               |    <0.001 |
|             _T_35_reg_0_7_6_8                                               |    <0.001 |
|           Queue_8                                                           |    <0.001 |
|             _T_35_reg_0_7_0_5                                               |    <0.001 |
|             _T_35_reg_0_7_6_8                                               |    <0.001 |
|           Queue_9                                                           |    <0.001 |
|         tl2axi4                                                             |    <0.001 |
|           Queue                                                             |    <0.001 |
|           Queue_1                                                           |    <0.001 |
|       system_bus_xbar                                                       |    <0.001 |
|     tile                                                                    |     0.055 |
|       buffer                                                                |     0.002 |
|         Queue                                                               |    <0.001 |
|           _T_35_address_reg_0_1_0_5                                         |    <0.001 |
|           _T_35_address_reg_0_1_12_17                                       |    <0.001 |
|           _T_35_address_reg_0_1_18_23                                       |    <0.001 |
|           _T_35_address_reg_0_1_24_29                                       |    <0.001 |
|           _T_35_address_reg_0_1_30_31                                       |    <0.001 |
|           _T_35_address_reg_0_1_6_11                                        |    <0.001 |
|           _T_35_data_reg_0_1_0_5                                            |    <0.001 |
|           _T_35_data_reg_0_1_12_17                                          |    <0.001 |
|           _T_35_data_reg_0_1_18_23                                          |    <0.001 |
|           _T_35_data_reg_0_1_24_29                                          |    <0.001 |
|           _T_35_data_reg_0_1_30_35                                          |    <0.001 |
|           _T_35_data_reg_0_1_36_41                                          |    <0.001 |
|           _T_35_data_reg_0_1_42_47                                          |    <0.001 |
|           _T_35_data_reg_0_1_48_53                                          |    <0.001 |
|           _T_35_data_reg_0_1_54_59                                          |    <0.001 |
|           _T_35_data_reg_0_1_60_63                                          |    <0.001 |
|           _T_35_data_reg_0_1_6_11                                           |    <0.001 |
|           _T_35_mask_reg_0_1_0_5                                            |    <0.001 |
|           _T_35_mask_reg_0_1_6_7                                            |    <0.001 |
|           _T_35_opcode_reg_0_1_0_2                                          |    <0.001 |
|           _T_35_param_reg_0_1_0_2                                           |    <0.001 |
|           _T_35_size_reg_0_1_0_3                                            |    <0.001 |
|           _T_35_source_reg_0_1_0_0                                          |    <0.001 |
|           _T_35_source_reg_0_1_1_1                                          |    <0.001 |
|         Queue_1                                                             |     0.001 |
|           _T_35_corrupt_reg_0_1_0_0                                         |    <0.001 |
|           _T_35_data_reg_0_1_0_5                                            |    <0.001 |
|           _T_35_data_reg_0_1_12_17                                          |    <0.001 |
|           _T_35_data_reg_0_1_18_23                                          |    <0.001 |
|           _T_35_data_reg_0_1_24_29                                          |    <0.001 |
|           _T_35_data_reg_0_1_30_35                                          |    <0.001 |
|           _T_35_data_reg_0_1_36_41                                          |    <0.001 |
|           _T_35_data_reg_0_1_42_47                                          |    <0.001 |
|           _T_35_data_reg_0_1_48_53                                          |    <0.001 |
|           _T_35_data_reg_0_1_54_59                                          |    <0.001 |
|           _T_35_data_reg_0_1_60_63                                          |    <0.001 |
|           _T_35_data_reg_0_1_6_11                                           |    <0.001 |
|           _T_35_denied_reg_0_1_0_0                                          |    <0.001 |
|           _T_35_opcode_reg_0_1_0_2                                          |    <0.001 |
|           _T_35_param_reg_0_1_1_1                                           |     0.000 |
|           _T_35_sink_reg_0_1_1_1                                            |     0.000 |
|           _T_35_size_reg_0_1_0_3                                            |    <0.001 |
|           _T_35_source_reg_0_1_0_0                                          |    <0.001 |
|           _T_35_source_reg_0_1_1_1                                          |    <0.001 |
|         Queue_2                                                             |    <0.001 |
|           _T_35_address_reg_0_1_12_17                                       |    <0.001 |
|           _T_35_address_reg_0_1_18_23                                       |    <0.001 |
|           _T_35_address_reg_0_1_24_29                                       |    <0.001 |
|           _T_35_address_reg_0_1_30_31                                       |    <0.001 |
|           _T_35_address_reg_0_1_6_11                                        |    <0.001 |
|           _T_35_param_reg_0_1_0_0                                           |    <0.001 |
|           _T_35_param_reg_0_1_1_1                                           |    <0.001 |
|           _T_35_size_reg_0_1_0_3                                            |     0.000 |
|           _T_35_source_reg_0_1_1_1                                          |     0.000 |
|         Queue_3                                                             |    <0.001 |
|           _T_35_address_reg_0_1_12_17                                       |    <0.001 |
|           _T_35_address_reg_0_1_18_23                                       |    <0.001 |
|           _T_35_address_reg_0_1_24_29                                       |    <0.001 |
|           _T_35_address_reg_0_1_30_31                                       |    <0.001 |
|           _T_35_address_reg_0_1_6_11                                        |    <0.001 |
|           _T_35_opcode_reg_0_1_0_2                                          |    <0.001 |
|           _T_35_size_reg_0_1_0_3                                            |     0.000 |
|           _T_35_source_reg_0_1_0_0                                          |     0.000 |
|           _T_35_source_reg_0_1_1_1                                          |     0.000 |
|         Queue_4                                                             |    <0.001 |
|           _T_35_sink_reg_0_1_0_0                                            |     0.000 |
|           _T_35_sink_reg_0_1_1_1                                            |     0.000 |
|       core                                                                  |     0.022 |
|         _T_592_reg_r1_0_31_0_5                                              |    <0.001 |
|         _T_592_reg_r1_0_31_12_17                                            |    <0.001 |
|         _T_592_reg_r1_0_31_18_23                                            |    <0.001 |
|         _T_592_reg_r1_0_31_24_29                                            |    <0.001 |
|         _T_592_reg_r1_0_31_30_35                                            |    <0.001 |
|         _T_592_reg_r1_0_31_36_41                                            |    <0.001 |
|         _T_592_reg_r1_0_31_42_47                                            |    <0.001 |
|         _T_592_reg_r1_0_31_48_53                                            |    <0.001 |
|         _T_592_reg_r1_0_31_54_59                                            |    <0.001 |
|         _T_592_reg_r1_0_31_60_63                                            |    <0.001 |
|         _T_592_reg_r1_0_31_6_11                                             |    <0.001 |
|         _T_592_reg_r2_0_31_0_5                                              |    <0.001 |
|         _T_592_reg_r2_0_31_12_17                                            |    <0.001 |
|         _T_592_reg_r2_0_31_18_23                                            |    <0.001 |
|         _T_592_reg_r2_0_31_24_29                                            |    <0.001 |
|         _T_592_reg_r2_0_31_30_35                                            |    <0.001 |
|         _T_592_reg_r2_0_31_36_41                                            |    <0.001 |
|         _T_592_reg_r2_0_31_42_47                                            |    <0.001 |
|         _T_592_reg_r2_0_31_48_53                                            |    <0.001 |
|         _T_592_reg_r2_0_31_54_59                                            |    <0.001 |
|         _T_592_reg_r2_0_31_60_63                                            |    <0.001 |
|         _T_592_reg_r2_0_31_6_11                                             |    <0.001 |
|         csr                                                                 |     0.005 |
|         div                                                                 |     0.009 |
|         ibuf                                                                |    <0.001 |
|       dcache                                                                |     0.010 |
|         data                                                                |     0.002 |
|           data_arrays_0                                                     |     0.002 |
|             data_arrays_0_ext                                               |     0.002 |
|         tag_array                                                           |     0.001 |
|           tag_array_ext                                                     |     0.001 |
|         tlb                                                                 |    <0.001 |
|           pmp                                                               |    <0.001 |
|       frontend                                                              |     0.020 |
|         fq                                                                  |     0.011 |
|         icache                                                              |     0.005 |
|           data_arrays_0                                                     |    <0.001 |
|             data_arrays_0_0_ext                                             |    <0.001 |
|           data_arrays_1                                                     |     0.001 |
|             data_arrays_0_0_ext                                             |     0.001 |
|           tag_array                                                         |     0.001 |
|             tag_array_0_ext                                                 |     0.001 |
|         tlb                                                                 |    <0.001 |
|           pmp                                                               |    <0.001 |
|       tlMasterXbar                                                          |    <0.001 |
|   freq50m                                                                   |    <0.001 |
|   mmio_mem                                                                  |    <0.001 |
|     bridge_inst                                                             |    <0.001 |
|       reader                                                                |    <0.001 |
|       writer                                                                |    <0.001 |
|     uart_inst                                                               |    <0.001 |
|       U0                                                                    |    <0.001 |
|         AXI_LITE_IPIF_I                                                     |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                |    <0.001 |
|             I_DECODER                                                       |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I |    <0.001 |
|         UARTLITE_CORE_I                                                     |    <0.001 |
|           BAUD_RATE_I                                                       |    <0.001 |
|           UARTLITE_RX_I                                                     |    <0.001 |
|             DELAY_16_I                                                      |    <0.001 |
|             INPUT_DOUBLE_REGS3                                              |    <0.001 |
|             SRL_FIFO_I                                                      |    <0.001 |
|               I_SRL_FIFO_RBU_F                                              |    <0.001 |
|                 CNTR_INCR_DECR_ADDN_F_I                                     |    <0.001 |
|                 DYNSHREG_F_I                                                |    <0.001 |
|           UARTLITE_TX_I                                                     |    <0.001 |
|             MID_START_BIT_SRL16_I                                           |    <0.001 |
|             SRL_FIFO_I                                                      |    <0.001 |
|               I_SRL_FIFO_RBU_F                                              |    <0.001 |
|                 CNTR_INCR_DECR_ADDN_F_I                                     |    <0.001 |
|                 DYNSHREG_F_I                                                |    <0.001 |
+-----------------------------------------------------------------------------+-----------+


