{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1480458202452 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1.78 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1.78 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1480458202453 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 29 19:23:22 2016 " "Processing started: Tue Nov 29 19:23:22 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1480458202453 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1480458202453 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off processador -c processador " "Command: quartus_map --read_settings_files=on --write_settings_files=off processador -c processador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1480458202454 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1480458202636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE1_TOP.v 1 1 " "Found 1 design units, including 1 entities, in source file DE1_TOP.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_TOP " "Found entity 1: DE1_TOP" {  } { { "DE1_TOP.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/DE1_TOP.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480458202694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480458202694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg7.v 1 1 " "Found 1 design units, including 1 entities, in source file seg7.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg7 " "Found entity 1: seg7" {  } { { "seg7.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/seg7.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480458202695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480458202695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "program_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file program_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 program_rom " "Found entity 1: program_rom" {  } { { "program_rom.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/program_rom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480458202696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480458202696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador.v 1 1 " "Found 1 design units, including 1 entities, in source file processador.v" { { "Info" "ISGN_ENTITY_NAME" "1 processador " "Found entity 1: processador" {  } { { "processador.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/processador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480458202697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480458202697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.v 1 1 " "Found 1 design units, including 1 entities, in source file ula.v" { { "Info" "ISGN_ENTITY_NAME" "1 ula " "Found entity 1: ula" {  } { { "ula.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/ula.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480458202697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480458202697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dram.v 1 1 " "Found 1 design units, including 1 entities, in source file dram.v" { { "Info" "ISGN_ENTITY_NAME" "1 dram " "Found entity 1: dram" {  } { { "dram.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/dram.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480458202698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480458202698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.v 1 1 " "Found 1 design units, including 1 entities, in source file pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "pc.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/pc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480458202699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480458202699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/regfile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480458202699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480458202699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "acc.v 1 1 " "Found 1 design units, including 1 entities, in source file acc.v" { { "Info" "ISGN_ENTITY_NAME" "1 acc " "Found entity 1: acc" {  } { { "acc.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/acc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480458202700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480458202700 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE1_TOP " "Elaborating entity \"DE1_TOP\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1480458202760 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_ADDR DE1_TOP.v(149) " "Output port \"DRAM_ADDR\" at DE1_TOP.v(149) has no driver" {  } { { "DE1_TOP.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/DE1_TOP.v" 149 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1480458202763 "|DE1_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_ADDR DE1_TOP.v(162) " "Output port \"FL_ADDR\" at DE1_TOP.v(162) has no driver" {  } { { "DE1_TOP.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/DE1_TOP.v" 162 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1480458202763 "|DE1_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_ADDR DE1_TOP.v(169) " "Output port \"SRAM_ADDR\" at DE1_TOP.v(169) has no driver" {  } { { "DE1_TOP.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/DE1_TOP.v" 169 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1480458202763 "|DE1_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_R DE1_TOP.v(194) " "Output port \"VGA_R\" at DE1_TOP.v(194) has no driver" {  } { { "DE1_TOP.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/DE1_TOP.v" 194 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1480458202763 "|DE1_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_G DE1_TOP.v(195) " "Output port \"VGA_G\" at DE1_TOP.v(195) has no driver" {  } { { "DE1_TOP.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/DE1_TOP.v" 195 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1480458202763 "|DE1_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_B DE1_TOP.v(196) " "Output port \"VGA_B\" at DE1_TOP.v(196) has no driver" {  } { { "DE1_TOP.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/DE1_TOP.v" 196 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1480458202763 "|DE1_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "UART_TXD DE1_TOP.v(145) " "Output port \"UART_TXD\" at DE1_TOP.v(145) has no driver" {  } { { "DE1_TOP.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/DE1_TOP.v" 145 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1480458202763 "|DE1_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_LDQM DE1_TOP.v(150) " "Output port \"DRAM_LDQM\" at DE1_TOP.v(150) has no driver" {  } { { "DE1_TOP.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/DE1_TOP.v" 150 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1480458202763 "|DE1_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_UDQM DE1_TOP.v(151) " "Output port \"DRAM_UDQM\" at DE1_TOP.v(151) has no driver" {  } { { "DE1_TOP.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/DE1_TOP.v" 151 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1480458202763 "|DE1_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_WE_N DE1_TOP.v(152) " "Output port \"DRAM_WE_N\" at DE1_TOP.v(152) has no driver" {  } { { "DE1_TOP.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/DE1_TOP.v" 152 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1480458202763 "|DE1_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CAS_N DE1_TOP.v(153) " "Output port \"DRAM_CAS_N\" at DE1_TOP.v(153) has no driver" {  } { { "DE1_TOP.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/DE1_TOP.v" 153 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1480458202763 "|DE1_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_RAS_N DE1_TOP.v(154) " "Output port \"DRAM_RAS_N\" at DE1_TOP.v(154) has no driver" {  } { { "DE1_TOP.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/DE1_TOP.v" 154 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1480458202763 "|DE1_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CS_N DE1_TOP.v(155) " "Output port \"DRAM_CS_N\" at DE1_TOP.v(155) has no driver" {  } { { "DE1_TOP.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/DE1_TOP.v" 155 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1480458202763 "|DE1_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_BA_0 DE1_TOP.v(156) " "Output port \"DRAM_BA_0\" at DE1_TOP.v(156) has no driver" {  } { { "DE1_TOP.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/DE1_TOP.v" 156 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1480458202763 "|DE1_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_BA_1 DE1_TOP.v(157) " "Output port \"DRAM_BA_1\" at DE1_TOP.v(157) has no driver" {  } { { "DE1_TOP.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/DE1_TOP.v" 157 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1480458202763 "|DE1_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CLK DE1_TOP.v(158) " "Output port \"DRAM_CLK\" at DE1_TOP.v(158) has no driver" {  } { { "DE1_TOP.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/DE1_TOP.v" 158 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1480458202763 "|DE1_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CKE DE1_TOP.v(159) " "Output port \"DRAM_CKE\" at DE1_TOP.v(159) has no driver" {  } { { "DE1_TOP.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/DE1_TOP.v" 159 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1480458202763 "|DE1_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_WE_N DE1_TOP.v(163) " "Output port \"FL_WE_N\" at DE1_TOP.v(163) has no driver" {  } { { "DE1_TOP.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/DE1_TOP.v" 163 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1480458202763 "|DE1_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_RST_N DE1_TOP.v(164) " "Output port \"FL_RST_N\" at DE1_TOP.v(164) has no driver" {  } { { "DE1_TOP.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/DE1_TOP.v" 164 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1480458202763 "|DE1_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_OE_N DE1_TOP.v(165) " "Output port \"FL_OE_N\" at DE1_TOP.v(165) has no driver" {  } { { "DE1_TOP.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/DE1_TOP.v" 165 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1480458202763 "|DE1_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_CE_N DE1_TOP.v(166) " "Output port \"FL_CE_N\" at DE1_TOP.v(166) has no driver" {  } { { "DE1_TOP.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/DE1_TOP.v" 166 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1480458202763 "|DE1_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_UB_N DE1_TOP.v(170) " "Output port \"SRAM_UB_N\" at DE1_TOP.v(170) has no driver" {  } { { "DE1_TOP.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/DE1_TOP.v" 170 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1480458202763 "|DE1_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_LB_N DE1_TOP.v(171) " "Output port \"SRAM_LB_N\" at DE1_TOP.v(171) has no driver" {  } { { "DE1_TOP.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/DE1_TOP.v" 171 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1480458202763 "|DE1_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_WE_N DE1_TOP.v(172) " "Output port \"SRAM_WE_N\" at DE1_TOP.v(172) has no driver" {  } { { "DE1_TOP.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/DE1_TOP.v" 172 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1480458202764 "|DE1_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_CE_N DE1_TOP.v(173) " "Output port \"SRAM_CE_N\" at DE1_TOP.v(173) has no driver" {  } { { "DE1_TOP.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/DE1_TOP.v" 173 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1480458202764 "|DE1_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_OE_N DE1_TOP.v(174) " "Output port \"SRAM_OE_N\" at DE1_TOP.v(174) has no driver" {  } { { "DE1_TOP.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/DE1_TOP.v" 174 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1480458202764 "|DE1_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SD_CLK DE1_TOP.v(179) " "Output port \"SD_CLK\" at DE1_TOP.v(179) has no driver" {  } { { "DE1_TOP.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/DE1_TOP.v" 179 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1480458202764 "|DE1_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TDO DE1_TOP.v(190) " "Output port \"TDO\" at DE1_TOP.v(190) has no driver" {  } { { "DE1_TOP.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/DE1_TOP.v" 190 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1480458202764 "|DE1_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "I2C_SCLK DE1_TOP.v(182) " "Output port \"I2C_SCLK\" at DE1_TOP.v(182) has no driver" {  } { { "DE1_TOP.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/DE1_TOP.v" 182 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1480458202764 "|DE1_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_HS DE1_TOP.v(192) " "Output port \"VGA_HS\" at DE1_TOP.v(192) has no driver" {  } { { "DE1_TOP.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/DE1_TOP.v" 192 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1480458202764 "|DE1_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_VS DE1_TOP.v(193) " "Output port \"VGA_VS\" at DE1_TOP.v(193) has no driver" {  } { { "DE1_TOP.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/DE1_TOP.v" 193 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1480458202764 "|DE1_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_DACDAT DE1_TOP.v(201) " "Output port \"AUD_DACDAT\" at DE1_TOP.v(201) has no driver" {  } { { "DE1_TOP.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/DE1_TOP.v" 201 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1480458202764 "|DE1_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_XCK DE1_TOP.v(203) " "Output port \"AUD_XCK\" at DE1_TOP.v(203) has no driver" {  } { { "DE1_TOP.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/DE1_TOP.v" 203 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1480458202764 "|DE1_TOP"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processador processador:processadorinstance " "Elaborating entity \"processador\" for hierarchy \"processador:processadorinstance\"" {  } { { "DE1_TOP.v" "processadorinstance" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/DE1_TOP.v" 241 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480458202766 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "RESULT processador.v(61) " "Verilog HDL or VHDL warning at processador.v(61): object \"RESULT\" assigned a value but never read" {  } { { "processador.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/processador.v" 61 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1480458202768 "|DE1_TOP|processador:processadorinstance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 processador.v(138) " "Verilog HDL assignment warning at processador.v(138): truncated value with size 32 to match size of target (8)" {  } { { "processador.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/processador.v" 138 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480458202769 "|DE1_TOP|processador:processadorinstance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 processador.v(139) " "Verilog HDL assignment warning at processador.v(139): truncated value with size 32 to match size of target (8)" {  } { { "processador.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/processador.v" 139 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480458202770 "|DE1_TOP|processador:processadorinstance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 processador.v(140) " "Verilog HDL assignment warning at processador.v(140): truncated value with size 32 to match size of target (1)" {  } { { "processador.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/processador.v" 140 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480458202770 "|DE1_TOP|processador:processadorinstance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 processador.v(141) " "Verilog HDL assignment warning at processador.v(141): truncated value with size 32 to match size of target (8)" {  } { { "processador.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/processador.v" 141 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480458202770 "|DE1_TOP|processador:processadorinstance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 processador.v(142) " "Verilog HDL assignment warning at processador.v(142): truncated value with size 32 to match size of target (4)" {  } { { "processador.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/processador.v" 142 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480458202770 "|DE1_TOP|processador:processadorinstance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 processador.v(143) " "Verilog HDL assignment warning at processador.v(143): truncated value with size 32 to match size of target (4)" {  } { { "processador.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/processador.v" 143 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480458202770 "|DE1_TOP|processador:processadorinstance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 processador.v(144) " "Verilog HDL assignment warning at processador.v(144): truncated value with size 32 to match size of target (4)" {  } { { "processador.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/processador.v" 144 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480458202770 "|DE1_TOP|processador:processadorinstance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 processador.v(145) " "Verilog HDL assignment warning at processador.v(145): truncated value with size 32 to match size of target (4)" {  } { { "processador.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/processador.v" 145 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480458202770 "|DE1_TOP|processador:processadorinstance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 processador.v(146) " "Verilog HDL assignment warning at processador.v(146): truncated value with size 32 to match size of target (1)" {  } { { "processador.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/processador.v" 146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480458202770 "|DE1_TOP|processador:processadorinstance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 processador.v(147) " "Verilog HDL assignment warning at processador.v(147): truncated value with size 32 to match size of target (8)" {  } { { "processador.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/processador.v" 147 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480458202770 "|DE1_TOP|processador:processadorinstance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 processador.v(148) " "Verilog HDL assignment warning at processador.v(148): truncated value with size 32 to match size of target (1)" {  } { { "processador.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/processador.v" 148 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480458202771 "|DE1_TOP|processador:processadorinstance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 processador.v(149) " "Verilog HDL assignment warning at processador.v(149): truncated value with size 32 to match size of target (8)" {  } { { "processador.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/processador.v" 149 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480458202771 "|DE1_TOP|processador:processadorinstance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 processador.v(150) " "Verilog HDL assignment warning at processador.v(150): truncated value with size 32 to match size of target (8)" {  } { { "processador.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/processador.v" 150 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480458202771 "|DE1_TOP|processador:processadorinstance"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "we_reg processador.v(156) " "Verilog HDL Always Construct warning at processador.v(156): inferring latch(es) for variable \"we_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "processador.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/processador.v" 156 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1480458202772 "|DE1_TOP|processador:processadorinstance"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_reg processador.v(156) " "Verilog HDL Always Construct warning at processador.v(156): inferring latch(es) for variable \"data_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "processador.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/processador.v" 156 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1480458202772 "|DE1_TOP|processador:processadorinstance"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "LEDR processador.v(156) " "Verilog HDL Always Construct warning at processador.v(156): inferring latch(es) for variable \"LEDR\", which holds its previous value in one or more paths through the always construct" {  } { { "processador.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/processador.v" 156 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1480458202772 "|DE1_TOP|processador:processadorinstance"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_acc processador.v(156) " "Verilog HDL Always Construct warning at processador.v(156): inferring latch(es) for variable \"data_acc\", which holds its previous value in one or more paths through the always construct" {  } { { "processador.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/processador.v" 156 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1480458202772 "|DE1_TOP|processador:processadorinstance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_acc\[0\] processador.v(156) " "Inferred latch for \"data_acc\[0\]\" at processador.v(156)" {  } { { "processador.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/processador.v" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480458202773 "|DE1_TOP|processador:processadorinstance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_acc\[1\] processador.v(156) " "Inferred latch for \"data_acc\[1\]\" at processador.v(156)" {  } { { "processador.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/processador.v" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480458202773 "|DE1_TOP|processador:processadorinstance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_acc\[2\] processador.v(156) " "Inferred latch for \"data_acc\[2\]\" at processador.v(156)" {  } { { "processador.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/processador.v" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480458202773 "|DE1_TOP|processador:processadorinstance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_acc\[3\] processador.v(156) " "Inferred latch for \"data_acc\[3\]\" at processador.v(156)" {  } { { "processador.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/processador.v" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480458202773 "|DE1_TOP|processador:processadorinstance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_acc\[4\] processador.v(156) " "Inferred latch for \"data_acc\[4\]\" at processador.v(156)" {  } { { "processador.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/processador.v" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480458202773 "|DE1_TOP|processador:processadorinstance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_acc\[5\] processador.v(156) " "Inferred latch for \"data_acc\[5\]\" at processador.v(156)" {  } { { "processador.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/processador.v" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480458202773 "|DE1_TOP|processador:processadorinstance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_acc\[6\] processador.v(156) " "Inferred latch for \"data_acc\[6\]\" at processador.v(156)" {  } { { "processador.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/processador.v" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480458202773 "|DE1_TOP|processador:processadorinstance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_acc\[7\] processador.v(156) " "Inferred latch for \"data_acc\[7\]\" at processador.v(156)" {  } { { "processador.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/processador.v" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480458202773 "|DE1_TOP|processador:processadorinstance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[0\] processador.v(156) " "Inferred latch for \"LEDR\[0\]\" at processador.v(156)" {  } { { "processador.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/processador.v" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480458202773 "|DE1_TOP|processador:processadorinstance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[1\] processador.v(156) " "Inferred latch for \"LEDR\[1\]\" at processador.v(156)" {  } { { "processador.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/processador.v" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480458202773 "|DE1_TOP|processador:processadorinstance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[2\] processador.v(156) " "Inferred latch for \"LEDR\[2\]\" at processador.v(156)" {  } { { "processador.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/processador.v" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480458202773 "|DE1_TOP|processador:processadorinstance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[3\] processador.v(156) " "Inferred latch for \"LEDR\[3\]\" at processador.v(156)" {  } { { "processador.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/processador.v" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480458202774 "|DE1_TOP|processador:processadorinstance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[4\] processador.v(156) " "Inferred latch for \"LEDR\[4\]\" at processador.v(156)" {  } { { "processador.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/processador.v" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480458202774 "|DE1_TOP|processador:processadorinstance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[5\] processador.v(156) " "Inferred latch for \"LEDR\[5\]\" at processador.v(156)" {  } { { "processador.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/processador.v" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480458202774 "|DE1_TOP|processador:processadorinstance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[6\] processador.v(156) " "Inferred latch for \"LEDR\[6\]\" at processador.v(156)" {  } { { "processador.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/processador.v" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480458202774 "|DE1_TOP|processador:processadorinstance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[7\] processador.v(156) " "Inferred latch for \"LEDR\[7\]\" at processador.v(156)" {  } { { "processador.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/processador.v" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480458202774 "|DE1_TOP|processador:processadorinstance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[8\] processador.v(156) " "Inferred latch for \"LEDR\[8\]\" at processador.v(156)" {  } { { "processador.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/processador.v" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480458202774 "|DE1_TOP|processador:processadorinstance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[9\] processador.v(156) " "Inferred latch for \"LEDR\[9\]\" at processador.v(156)" {  } { { "processador.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/processador.v" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480458202774 "|DE1_TOP|processador:processadorinstance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_reg\[0\] processador.v(156) " "Inferred latch for \"data_reg\[0\]\" at processador.v(156)" {  } { { "processador.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/processador.v" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480458202774 "|DE1_TOP|processador:processadorinstance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_reg\[1\] processador.v(156) " "Inferred latch for \"data_reg\[1\]\" at processador.v(156)" {  } { { "processador.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/processador.v" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480458202774 "|DE1_TOP|processador:processadorinstance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_reg\[2\] processador.v(156) " "Inferred latch for \"data_reg\[2\]\" at processador.v(156)" {  } { { "processador.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/processador.v" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480458202774 "|DE1_TOP|processador:processadorinstance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_reg\[3\] processador.v(156) " "Inferred latch for \"data_reg\[3\]\" at processador.v(156)" {  } { { "processador.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/processador.v" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480458202774 "|DE1_TOP|processador:processadorinstance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_reg\[4\] processador.v(156) " "Inferred latch for \"data_reg\[4\]\" at processador.v(156)" {  } { { "processador.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/processador.v" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480458202774 "|DE1_TOP|processador:processadorinstance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_reg\[5\] processador.v(156) " "Inferred latch for \"data_reg\[5\]\" at processador.v(156)" {  } { { "processador.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/processador.v" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480458202774 "|DE1_TOP|processador:processadorinstance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_reg\[6\] processador.v(156) " "Inferred latch for \"data_reg\[6\]\" at processador.v(156)" {  } { { "processador.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/processador.v" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480458202774 "|DE1_TOP|processador:processadorinstance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_reg\[7\] processador.v(156) " "Inferred latch for \"data_reg\[7\]\" at processador.v(156)" {  } { { "processador.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/processador.v" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480458202774 "|DE1_TOP|processador:processadorinstance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "we_reg processador.v(156) " "Inferred latch for \"we_reg\" at processador.v(156)" {  } { { "processador.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/processador.v" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480458202775 "|DE1_TOP|processador:processadorinstance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc processador:processadorinstance\|pc:pcinstance " "Elaborating entity \"pc\" for hierarchy \"processador:processadorinstance\|pc:pcinstance\"" {  } { { "processador.v" "pcinstance" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/processador.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480458202787 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 pc.v(17) " "Verilog HDL assignment warning at pc.v(17): truncated value with size 32 to match size of target (8)" {  } { { "pc.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/pc.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480458202787 "|DE1_TOP|processador:processadorinstance|pc:pcinstance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile processador:processadorinstance\|regfile:regfileinstance " "Elaborating entity \"regfile\" for hierarchy \"processador:processadorinstance\|regfile:regfileinstance\"" {  } { { "processador.v" "regfileinstance" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/processador.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480458202789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "program_rom processador:processadorinstance\|program_rom:prominstance " "Elaborating entity \"program_rom\" for hierarchy \"processador:processadorinstance\|program_rom:prominstance\"" {  } { { "processador.v" "prominstance" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/processador.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480458202790 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "prom.data_a 0 program_rom.v(32) " "Net \"prom.data_a\" at program_rom.v(32) has no driver or initial value, using a default initial value '0'" {  } { { "program_rom.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/program_rom.v" 32 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1480458202791 "|DE1_TOP|processador:processadorinstance|program_rom:prominstance"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "prom.waddr_a 0 program_rom.v(32) " "Net \"prom.waddr_a\" at program_rom.v(32) has no driver or initial value, using a default initial value '0'" {  } { { "program_rom.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/program_rom.v" 32 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1480458202791 "|DE1_TOP|processador:processadorinstance|program_rom:prominstance"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "prom.we_a 0 program_rom.v(32) " "Net \"prom.we_a\" at program_rom.v(32) has no driver or initial value, using a default initial value '0'" {  } { { "program_rom.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/program_rom.v" 32 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1480458202791 "|DE1_TOP|processador:processadorinstance|program_rom:prominstance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dram processador:processadorinstance\|dram:draminstance " "Elaborating entity \"dram\" for hierarchy \"processador:processadorinstance\|dram:draminstance\"" {  } { { "processador.v" "draminstance" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/processador.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480458202792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram processador:processadorinstance\|dram:draminstance\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"processador:processadorinstance\|dram:draminstance\|altsyncram:altsyncram_component\"" {  } { { "dram.v" "altsyncram_component" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/dram.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480458202863 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "processador:processadorinstance\|dram:draminstance\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"processador:processadorinstance\|dram:draminstance\|altsyncram:altsyncram_component\"" {  } { { "dram.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/dram.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480458202865 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "processador:processadorinstance\|dram:draminstance\|altsyncram:altsyncram_component " "Instantiated megafunction \"processador:processadorinstance\|dram:draminstance\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480458202866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480458202866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480458202866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480458202866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480458202866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480458202866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480458202866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480458202866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480458202866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480458202866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480458202866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480458202866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480458202866 ""}  } { { "dram.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/dram.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1480458202866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r4a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r4a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r4a1 " "Found entity 1: altsyncram_r4a1" {  } { { "db/altsyncram_r4a1.tdf" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/db/altsyncram_r4a1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480458202903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480458202903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r4a1 processador:processadorinstance\|dram:draminstance\|altsyncram:altsyncram_component\|altsyncram_r4a1:auto_generated " "Elaborating entity \"altsyncram_r4a1\" for hierarchy \"processador:processadorinstance\|dram:draminstance\|altsyncram:altsyncram_component\|altsyncram_r4a1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/altera13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480458202904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acc processador:processadorinstance\|acc:accinstance " "Elaborating entity \"acc\" for hierarchy \"processador:processadorinstance\|acc:accinstance\"" {  } { { "processador.v" "accinstance" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/processador.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480458202906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ula processador:processadorinstance\|ula:ulainstance " "Elaborating entity \"ula\" for hierarchy \"processador:processadorinstance\|ula:ulainstance\"" {  } { { "processador.v" "ulainstance" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/processador.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480458202907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg7 processador:processadorinstance\|seg7:seg7instance0 " "Elaborating entity \"seg7\" for hierarchy \"processador:processadorinstance\|seg7:seg7instance0\"" {  } { { "processador.v" "seg7instance0" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/processador.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480458202908 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/db/processador.ram0_program_rom_6a6cc5b0.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/db/processador.ram0_program_rom_6a6cc5b0.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Quartus II" 0 -1 1480458203031 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1480458203233 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidir pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DAT3 " "Bidir \"SD_DAT3\" has no driver" {  } { { "DE1_TOP.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/DE1_TOP.v" 177 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1480458203243 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_CMD " "Bidir \"SD_CMD\" has no driver" {  } { { "DE1_TOP.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/DE1_TOP.v" 178 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1480458203243 ""}  } {  } 0 13039 "The following bidir pins have no drivers" 0 0 "Quartus II" 0 -1 1480458203243 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "processador:processadorinstance\|data_reg\[0\] " "Latch processador:processadorinstance\|data_reg\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processador:processadorinstance\|program_rom:prominstance\|addr_reg\[5\] " "Ports D and ENA on the latch are fed by the same signal processador:processadorinstance\|program_rom:prominstance\|addr_reg\[5\]" {  } { { "program_rom.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/program_rom.v" 85 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1480458203246 ""}  } { { "processador.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/processador.v" 156 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1480458203246 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "processador:processadorinstance\|we_reg " "Latch processador:processadorinstance\|we_reg has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processador:processadorinstance\|program_rom:prominstance\|addr_reg\[5\] " "Ports D and ENA on the latch are fed by the same signal processador:processadorinstance\|program_rom:prominstance\|addr_reg\[5\]" {  } { { "program_rom.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/program_rom.v" 85 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1480458203246 ""}  } { { "processador.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/processador.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1480458203246 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "processador:processadorinstance\|data_reg\[1\] " "Latch processador:processadorinstance\|data_reg\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processador:processadorinstance\|program_rom:prominstance\|addr_reg\[5\] " "Ports D and ENA on the latch are fed by the same signal processador:processadorinstance\|program_rom:prominstance\|addr_reg\[5\]" {  } { { "program_rom.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/program_rom.v" 85 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1480458203246 ""}  } { { "processador.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/processador.v" 156 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1480458203246 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "processador:processadorinstance\|data_reg\[2\] " "Latch processador:processadorinstance\|data_reg\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processador:processadorinstance\|program_rom:prominstance\|addr_reg\[5\] " "Ports D and ENA on the latch are fed by the same signal processador:processadorinstance\|program_rom:prominstance\|addr_reg\[5\]" {  } { { "program_rom.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/program_rom.v" 85 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1480458203247 ""}  } { { "processador.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/processador.v" 156 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1480458203247 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "processador:processadorinstance\|data_reg\[3\] " "Latch processador:processadorinstance\|data_reg\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processador:processadorinstance\|program_rom:prominstance\|addr_reg\[5\] " "Ports D and ENA on the latch are fed by the same signal processador:processadorinstance\|program_rom:prominstance\|addr_reg\[5\]" {  } { { "program_rom.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/program_rom.v" 85 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1480458203247 ""}  } { { "processador.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/processador.v" 156 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1480458203247 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "processador:processadorinstance\|data_reg\[4\] " "Latch processador:processadorinstance\|data_reg\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processador:processadorinstance\|program_rom:prominstance\|addr_reg\[5\] " "Ports D and ENA on the latch are fed by the same signal processador:processadorinstance\|program_rom:prominstance\|addr_reg\[5\]" {  } { { "program_rom.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/program_rom.v" 85 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1480458203247 ""}  } { { "processador.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/processador.v" 156 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1480458203247 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "processador:processadorinstance\|data_reg\[5\] " "Latch processador:processadorinstance\|data_reg\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processador:processadorinstance\|program_rom:prominstance\|addr_reg\[5\] " "Ports D and ENA on the latch are fed by the same signal processador:processadorinstance\|program_rom:prominstance\|addr_reg\[5\]" {  } { { "program_rom.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/program_rom.v" 85 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1480458203247 ""}  } { { "processador.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/processador.v" 156 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1480458203247 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "processador:processadorinstance\|data_reg\[6\] " "Latch processador:processadorinstance\|data_reg\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processador:processadorinstance\|program_rom:prominstance\|addr_reg\[5\] " "Ports D and ENA on the latch are fed by the same signal processador:processadorinstance\|program_rom:prominstance\|addr_reg\[5\]" {  } { { "program_rom.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/program_rom.v" 85 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1480458203247 ""}  } { { "processador.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/processador.v" 156 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1480458203247 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "processador:processadorinstance\|data_reg\[7\] " "Latch processador:processadorinstance\|data_reg\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processador:processadorinstance\|program_rom:prominstance\|addr_reg\[5\] " "Ports D and ENA on the latch are fed by the same signal processador:processadorinstance\|program_rom:prominstance\|addr_reg\[5\]" {  } { { "program_rom.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/program_rom.v" 85 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1480458203247 ""}  } { { "processador.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/processador.v" 156 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1480458203247 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/DE1_TOP.v" 138 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480458203317 "|DE1_TOP|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/DE1_TOP.v" 139 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480458203317 "|DE1_TOP|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/DE1_TOP.v" 139 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480458203317 "|DE1_TOP|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/DE1_TOP.v" 139 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480458203317 "|DE1_TOP|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/DE1_TOP.v" 140 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480458203317 "|DE1_TOP|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/DE1_TOP.v" 140 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480458203317 "|DE1_TOP|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/DE1_TOP.v" 140 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480458203317 "|DE1_TOP|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/DE1_TOP.v" 143 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480458203317 "|DE1_TOP|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/DE1_TOP.v" 143 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480458203317 "|DE1_TOP|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "UART_TXD GND " "Pin \"UART_TXD\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/DE1_TOP.v" 145 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480458203317 "|DE1_TOP|UART_TXD"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[0\] GND " "Pin \"DRAM_ADDR\[0\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/DE1_TOP.v" 149 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480458203317 "|DE1_TOP|DRAM_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[1\] GND " "Pin \"DRAM_ADDR\[1\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/DE1_TOP.v" 149 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480458203317 "|DE1_TOP|DRAM_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[2\] GND " "Pin \"DRAM_ADDR\[2\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/DE1_TOP.v" 149 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480458203317 "|DE1_TOP|DRAM_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[3\] GND " "Pin \"DRAM_ADDR\[3\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/DE1_TOP.v" 149 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480458203317 "|DE1_TOP|DRAM_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[4\] GND " "Pin \"DRAM_ADDR\[4\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/DE1_TOP.v" 149 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480458203317 "|DE1_TOP|DRAM_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[5\] GND " "Pin \"DRAM_ADDR\[5\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/DE1_TOP.v" 149 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480458203317 "|DE1_TOP|DRAM_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[6\] GND " "Pin \"DRAM_ADDR\[6\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/DE1_TOP.v" 149 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480458203317 "|DE1_TOP|DRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[7\] GND " "Pin \"DRAM_ADDR\[7\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/DE1_TOP.v" 149 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480458203317 "|DE1_TOP|DRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[8\] GND " "Pin \"DRAM_ADDR\[8\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/DE1_TOP.v" 149 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480458203317 "|DE1_TOP|DRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[9\] GND " "Pin \"DRAM_ADDR\[9\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/DE1_TOP.v" 149 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480458203317 "|DE1_TOP|DRAM_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[10\] GND " "Pin \"DRAM_ADDR\[10\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/DE1_TOP.v" 149 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480458203317 "|DE1_TOP|DRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[11\] GND " "Pin \"DRAM_ADDR\[11\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/DE1_TOP.v" 149 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480458203317 "|DE1_TOP|DRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_LDQM GND " "Pin \"DRAM_LDQM\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/DE1_TOP.v" 150 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480458203317 "|DE1_TOP|DRAM_LDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_UDQM GND " "Pin \"DRAM_UDQM\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/DE1_TOP.v" 151 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480458203317 "|DE1_TOP|DRAM_UDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_WE_N GND " "Pin \"DRAM_WE_N\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/DE1_TOP.v" 152 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480458203317 "|DE1_TOP|DRAM_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CAS_N GND " "Pin \"DRAM_CAS_N\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/DE1_TOP.v" 153 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480458203317 "|DE1_TOP|DRAM_CAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_RAS_N GND " "Pin \"DRAM_RAS_N\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/DE1_TOP.v" 154 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480458203317 "|DE1_TOP|DRAM_RAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CS_N GND " "Pin \"DRAM_CS_N\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/DE1_TOP.v" 155 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480458203317 "|DE1_TOP|DRAM_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA_0 GND " "Pin \"DRAM_BA_0\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/DE1_TOP.v" 156 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480458203317 "|DE1_TOP|DRAM_BA_0"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA_1 GND " "Pin \"DRAM_BA_1\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/DE1_TOP.v" 157 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480458203317 "|DE1_TOP|DRAM_BA_1"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CLK GND " "Pin \"DRAM_CLK\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/DE1_TOP.v" 158 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480458203317 "|DE1_TOP|DRAM_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE GND " "Pin \"DRAM_CKE\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/DE1_TOP.v" 159 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480458203317 "|DE1_TOP|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[0\] GND " "Pin \"FL_ADDR\[0\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/DE1_TOP.v" 162 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480458203317 "|DE1_TOP|FL_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[1\] GND " "Pin \"FL_ADDR\[1\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/DE1_TOP.v" 162 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480458203317 "|DE1_TOP|FL_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[2\] GND " "Pin \"FL_ADDR\[2\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/DE1_TOP.v" 162 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480458203317 "|DE1_TOP|FL_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[3\] GND " "Pin \"FL_ADDR\[3\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/DE1_TOP.v" 162 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480458203317 "|DE1_TOP|FL_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[4\] GND " "Pin \"FL_ADDR\[4\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/DE1_TOP.v" 162 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480458203317 "|DE1_TOP|FL_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[5\] GND " "Pin \"FL_ADDR\[5\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/DE1_TOP.v" 162 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480458203317 "|DE1_TOP|FL_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[6\] GND " "Pin \"FL_ADDR\[6\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/DE1_TOP.v" 162 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480458203317 "|DE1_TOP|FL_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[7\] GND " "Pin \"FL_ADDR\[7\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/DE1_TOP.v" 162 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480458203317 "|DE1_TOP|FL_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[8\] GND " "Pin \"FL_ADDR\[8\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/DE1_TOP.v" 162 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480458203317 "|DE1_TOP|FL_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[9\] GND " "Pin \"FL_ADDR\[9\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/DE1_TOP.v" 162 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480458203317 "|DE1_TOP|FL_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[10\] GND " "Pin \"FL_ADDR\[10\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/DE1_TOP.v" 162 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480458203317 "|DE1_TOP|FL_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[11\] GND " "Pin \"FL_ADDR\[11\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/DE1_TOP.v" 162 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480458203317 "|DE1_TOP|FL_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[12\] GND " "Pin \"FL_ADDR\[12\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/DE1_TOP.v" 162 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480458203317 "|DE1_TOP|FL_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[13\] GND " "Pin \"FL_ADDR\[13\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/DE1_TOP.v" 162 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480458203317 "|DE1_TOP|FL_ADDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[14\] GND " "Pin \"FL_ADDR\[14\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/DE1_TOP.v" 162 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480458203317 "|DE1_TOP|FL_ADDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[15\] GND " "Pin \"FL_ADDR\[15\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/DE1_TOP.v" 162 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480458203317 "|DE1_TOP|FL_ADDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[16\] GND " "Pin \"FL_ADDR\[16\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/DE1_TOP.v" 162 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480458203317 "|DE1_TOP|FL_ADDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[17\] GND " "Pin \"FL_ADDR\[17\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/DE1_TOP.v" 162 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480458203317 "|DE1_TOP|FL_ADDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[18\] GND " "Pin \"FL_ADDR\[18\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/DE1_TOP.v" 162 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480458203317 "|DE1_TOP|FL_ADDR[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[19\] GND " "Pin \"FL_ADDR\[19\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/DE1_TOP.v" 162 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480458203317 "|DE1_TOP|FL_ADDR[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[20\] GND " "Pin \"FL_ADDR\[20\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/DE1_TOP.v" 162 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480458203317 "|DE1_TOP|FL_ADDR[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[21\] GND " "Pin \"FL_ADDR\[21\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/DE1_TOP.v" 162 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480458203317 "|DE1_TOP|FL_ADDR[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_WE_N GND " "Pin \"FL_WE_N\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/DE1_TOP.v" 163 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480458203317 "|DE1_TOP|FL_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_RST_N GND " "Pin \"FL_RST_N\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/DE1_TOP.v" 164 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480458203317 "|DE1_TOP|FL_RST_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_OE_N GND " "Pin \"FL_OE_N\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/DE1_TOP.v" 165 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480458203317 "|DE1_TOP|FL_OE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_CE_N GND " "Pin \"FL_CE_N\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/DE1_TOP.v" 166 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480458203317 "|DE1_TOP|FL_CE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[0\] GND " "Pin \"SRAM_ADDR\[0\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/DE1_TOP.v" 169 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480458203317 "|DE1_TOP|SRAM_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[1\] GND " "Pin \"SRAM_ADDR\[1\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/DE1_TOP.v" 169 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480458203317 "|DE1_TOP|SRAM_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[2\] GND " "Pin \"SRAM_ADDR\[2\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/DE1_TOP.v" 169 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480458203317 "|DE1_TOP|SRAM_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[3\] GND " "Pin \"SRAM_ADDR\[3\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/DE1_TOP.v" 169 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480458203317 "|DE1_TOP|SRAM_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[4\] GND " "Pin \"SRAM_ADDR\[4\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/DE1_TOP.v" 169 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480458203317 "|DE1_TOP|SRAM_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[5\] GND " "Pin \"SRAM_ADDR\[5\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/DE1_TOP.v" 169 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480458203317 "|DE1_TOP|SRAM_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[6\] GND " "Pin \"SRAM_ADDR\[6\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/DE1_TOP.v" 169 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480458203317 "|DE1_TOP|SRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[7\] GND " "Pin \"SRAM_ADDR\[7\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/DE1_TOP.v" 169 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480458203317 "|DE1_TOP|SRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[8\] GND " "Pin \"SRAM_ADDR\[8\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/DE1_TOP.v" 169 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480458203317 "|DE1_TOP|SRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[9\] GND " "Pin \"SRAM_ADDR\[9\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/DE1_TOP.v" 169 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480458203317 "|DE1_TOP|SRAM_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[10\] GND " "Pin \"SRAM_ADDR\[10\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/DE1_TOP.v" 169 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480458203317 "|DE1_TOP|SRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[11\] GND " "Pin \"SRAM_ADDR\[11\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/DE1_TOP.v" 169 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480458203317 "|DE1_TOP|SRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[12\] GND " "Pin \"SRAM_ADDR\[12\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/DE1_TOP.v" 169 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480458203317 "|DE1_TOP|SRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[13\] GND " "Pin \"SRAM_ADDR\[13\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/DE1_TOP.v" 169 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480458203317 "|DE1_TOP|SRAM_ADDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[14\] GND " "Pin \"SRAM_ADDR\[14\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/DE1_TOP.v" 169 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480458203317 "|DE1_TOP|SRAM_ADDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[15\] GND " "Pin \"SRAM_ADDR\[15\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/DE1_TOP.v" 169 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480458203317 "|DE1_TOP|SRAM_ADDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[16\] GND " "Pin \"SRAM_ADDR\[16\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/DE1_TOP.v" 169 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480458203317 "|DE1_TOP|SRAM_ADDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[17\] GND " "Pin \"SRAM_ADDR\[17\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/DE1_TOP.v" 169 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480458203317 "|DE1_TOP|SRAM_ADDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_UB_N GND " "Pin \"SRAM_UB_N\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/DE1_TOP.v" 170 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480458203317 "|DE1_TOP|SRAM_UB_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_LB_N GND " "Pin \"SRAM_LB_N\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/DE1_TOP.v" 171 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480458203317 "|DE1_TOP|SRAM_LB_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_WE_N GND " "Pin \"SRAM_WE_N\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/DE1_TOP.v" 172 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480458203317 "|DE1_TOP|SRAM_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_CE_N GND " "Pin \"SRAM_CE_N\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/DE1_TOP.v" 173 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480458203317 "|DE1_TOP|SRAM_CE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_OE_N GND " "Pin \"SRAM_OE_N\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/DE1_TOP.v" 174 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480458203317 "|DE1_TOP|SRAM_OE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SD_CLK GND " "Pin \"SD_CLK\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/DE1_TOP.v" 179 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480458203317 "|DE1_TOP|SD_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "TDO GND " "Pin \"TDO\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/DE1_TOP.v" 190 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480458203317 "|DE1_TOP|TDO"} { "Warning" "WMLS_MLS_STUCK_PIN" "I2C_SCLK GND " "Pin \"I2C_SCLK\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/DE1_TOP.v" 182 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480458203317 "|DE1_TOP|I2C_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_HS GND " "Pin \"VGA_HS\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/DE1_TOP.v" 192 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480458203317 "|DE1_TOP|VGA_HS"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_VS GND " "Pin \"VGA_VS\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/DE1_TOP.v" 193 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480458203317 "|DE1_TOP|VGA_VS"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[0\] GND " "Pin \"VGA_R\[0\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/DE1_TOP.v" 194 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480458203317 "|DE1_TOP|VGA_R[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[1\] GND " "Pin \"VGA_R\[1\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/DE1_TOP.v" 194 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480458203317 "|DE1_TOP|VGA_R[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[2\] GND " "Pin \"VGA_R\[2\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/DE1_TOP.v" 194 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480458203317 "|DE1_TOP|VGA_R[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[3\] GND " "Pin \"VGA_R\[3\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/DE1_TOP.v" 194 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480458203317 "|DE1_TOP|VGA_R[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[0\] GND " "Pin \"VGA_G\[0\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/DE1_TOP.v" 195 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480458203317 "|DE1_TOP|VGA_G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[1\] GND " "Pin \"VGA_G\[1\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/DE1_TOP.v" 195 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480458203317 "|DE1_TOP|VGA_G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[2\] GND " "Pin \"VGA_G\[2\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/DE1_TOP.v" 195 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480458203317 "|DE1_TOP|VGA_G[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[3\] GND " "Pin \"VGA_G\[3\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/DE1_TOP.v" 195 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480458203317 "|DE1_TOP|VGA_G[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[0\] GND " "Pin \"VGA_B\[0\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/DE1_TOP.v" 196 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480458203317 "|DE1_TOP|VGA_B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[1\] GND " "Pin \"VGA_B\[1\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/DE1_TOP.v" 196 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480458203317 "|DE1_TOP|VGA_B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[2\] GND " "Pin \"VGA_B\[2\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/DE1_TOP.v" 196 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480458203317 "|DE1_TOP|VGA_B[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[3\] GND " "Pin \"VGA_B\[3\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/DE1_TOP.v" 196 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480458203317 "|DE1_TOP|VGA_B[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_DACDAT GND " "Pin \"AUD_DACDAT\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/DE1_TOP.v" 201 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480458203317 "|DE1_TOP|AUD_DACDAT"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_XCK GND " "Pin \"AUD_XCK\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/DE1_TOP.v" 203 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480458203317 "|DE1_TOP|AUD_XCK"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1480458203317 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "64 " "64 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1480458203466 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "processador:processadorinstance\|dram:draminstance\|altsyncram:altsyncram_component\|altsyncram_r4a1:auto_generated\|ALTSYNCRAM 2 " "Removed 2 MSB VCC or GND address nodes from RAM block \"processador:processadorinstance\|dram:draminstance\|altsyncram:altsyncram_component\|altsyncram_r4a1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_r4a1.tdf" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/db/altsyncram_r4a1.tdf" 32 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dram.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/dram.v" 85 0 0 } } { "processador.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/processador.v" 96 0 0 } } { "DE1_TOP.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/DE1_TOP.v" 241 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480458203475 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1480458203606 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480458203606 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "17 " "Design contains 17 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_24\[0\] " "No output dependent on input pin \"CLOCK_24\[0\]\"" {  } { { "DE1_TOP.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/DE1_TOP.v" 128 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480458203664 "|DE1_TOP|CLOCK_24[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_24\[1\] " "No output dependent on input pin \"CLOCK_24\[1\]\"" {  } { { "DE1_TOP.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/DE1_TOP.v" 128 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480458203664 "|DE1_TOP|CLOCK_24[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_27\[0\] " "No output dependent on input pin \"CLOCK_27\[0\]\"" {  } { { "DE1_TOP.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/DE1_TOP.v" 129 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480458203664 "|DE1_TOP|CLOCK_27[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_27\[1\] " "No output dependent on input pin \"CLOCK_27\[1\]\"" {  } { { "DE1_TOP.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/DE1_TOP.v" 129 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480458203664 "|DE1_TOP|CLOCK_27[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_50 " "No output dependent on input pin \"CLOCK_50\"" {  } { { "DE1_TOP.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/DE1_TOP.v" 130 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480458203664 "|DE1_TOP|CLOCK_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "EXT_CLOCK " "No output dependent on input pin \"EXT_CLOCK\"" {  } { { "DE1_TOP.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/DE1_TOP.v" 131 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480458203664 "|DE1_TOP|EXT_CLOCK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "DE1_TOP.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/DE1_TOP.v" 133 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480458203664 "|DE1_TOP|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "DE1_TOP.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/DE1_TOP.v" 133 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480458203664 "|DE1_TOP|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "DE1_TOP.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/DE1_TOP.v" 135 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480458203664 "|DE1_TOP|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "DE1_TOP.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/DE1_TOP.v" 135 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480458203664 "|DE1_TOP|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "UART_RXD " "No output dependent on input pin \"UART_RXD\"" {  } { { "DE1_TOP.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/DE1_TOP.v" 146 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480458203664 "|DE1_TOP|UART_RXD"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TDI " "No output dependent on input pin \"TDI\"" {  } { { "DE1_TOP.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/DE1_TOP.v" 187 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480458203664 "|DE1_TOP|TDI"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TCK " "No output dependent on input pin \"TCK\"" {  } { { "DE1_TOP.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/DE1_TOP.v" 188 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480458203664 "|DE1_TOP|TCK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TCS " "No output dependent on input pin \"TCS\"" {  } { { "DE1_TOP.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/DE1_TOP.v" 189 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480458203664 "|DE1_TOP|TCS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PS2_DAT " "No output dependent on input pin \"PS2_DAT\"" {  } { { "DE1_TOP.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/DE1_TOP.v" 184 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480458203664 "|DE1_TOP|PS2_DAT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PS2_CLK " "No output dependent on input pin \"PS2_CLK\"" {  } { { "DE1_TOP.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/DE1_TOP.v" 185 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480458203664 "|DE1_TOP|PS2_CLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AUD_ADCDAT " "No output dependent on input pin \"AUD_ADCDAT\"" {  } { { "DE1_TOP.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/DE1_TOP.v" 199 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480458203664 "|DE1_TOP|AUD_ADCDAT"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1480458203664 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "518 " "Implemented 518 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "27 " "Implemented 27 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1480458203664 ""} { "Info" "ICUT_CUT_TM_OPINS" "137 " "Implemented 137 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1480458203664 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "119 " "Implemented 119 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1480458203664 ""} { "Info" "ICUT_CUT_TM_LCELLS" "227 " "Implemented 227 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1480458203664 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1480458203664 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1480458203664 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 198 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 198 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "746 " "Peak virtual memory: 746 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1480458203674 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 29 19:23:23 2016 " "Processing ended: Tue Nov 29 19:23:23 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1480458203674 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1480458203674 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1480458203674 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1480458203674 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1480458205445 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1.78 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1.78 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1480458205446 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 29 19:23:25 2016 " "Processing started: Tue Nov 29 19:23:25 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1480458205446 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1480458205446 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off processador -c processador " "Command: quartus_fit --read_settings_files=off --write_settings_files=off processador -c processador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1480458205447 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1480458205465 ""}
{ "Info" "0" "" "Project  = processador" {  } {  } 0 0 "Project  = processador" 0 0 "Fitter" 0 0 1480458205466 ""}
{ "Info" "0" "" "Revision = processador" {  } {  } 0 0 "Revision = processador" 0 0 "Fitter" 0 0 1480458205466 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1480458205551 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "processador EP2C20F484C7 " "Selected device EP2C20F484C7 for design \"processador\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1480458205555 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1480458205571 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1480458205571 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1480458205734 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1480458205742 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF484C7 " "Device EP2C15AF484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1480458206013 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F484C7 " "Device EP2C35F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1480458206013 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F484C7 " "Device EP2C50F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1480458206013 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1480458206013 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C4 " "Pin ~ASDO~ is reserved at location C4" {  } { { "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" { ~ASDO~ } } } { "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/" { { 0 { 0 ""} 0 733 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1480458206019 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ C3 " "Pin ~nCSO~ is reserved at location C3" {  } { { "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" { ~nCSO~ } } } { "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/" { { 0 { 0 ""} 0 734 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1480458206019 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS91p/nCEO~ W20 " "Pin ~LVDS91p/nCEO~ is reserved at location W20" {  } { { "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" { ~LVDS91p/nCEO~ } } } { "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~LVDS91p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/" { { 0 { 0 ""} 0 735 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1480458206019 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1480458206019 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1480458206023 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "4 283 " "No exact pin location assignment(s) for 4 pins of 283 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SD_DAT3 " "Pin SD_DAT3 not assigned to an exact location on the device" {  } { { "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" { SD_DAT3 } } } { "DE1_TOP.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/DE1_TOP.v" 177 0 0 } } { "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SD_DAT3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/" { { 0 { 0 ""} 0 305 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1480458206068 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SD_CMD " "Pin SD_CMD not assigned to an exact location on the device" {  } { { "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" { SD_CMD } } } { "DE1_TOP.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/DE1_TOP.v" 178 0 0 } } { "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SD_CMD } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/" { { 0 { 0 ""} 0 306 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1480458206068 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SD_DAT " "Pin SD_DAT not assigned to an exact location on the device" {  } { { "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" { SD_DAT } } } { "DE1_TOP.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/DE1_TOP.v" 176 0 0 } } { "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SD_DAT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/" { { 0 { 0 ""} 0 281 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1480458206068 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SD_CLK " "Pin SD_CLK not assigned to an exact location on the device" {  } { { "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" { SD_CLK } } } { "DE1_TOP.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/DE1_TOP.v" 179 0 0 } } { "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SD_CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/" { { 0 { 0 ""} 0 307 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1480458206068 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1480458206068 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "17 " "TimeQuest Timing Analyzer is analyzing 17 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1480458206181 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "processador.sdc " "Synopsys Design Constraints File file not found: 'processador.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1480458206182 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1480458206183 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processadorinstance\|prominstance\|prom~12  from: dataa  to: combout " "Cell: processadorinstance\|prominstance\|prom~12  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1480458206186 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processadorinstance\|prominstance\|prom~13  from: dataa  to: combout " "Cell: processadorinstance\|prominstance\|prom~13  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1480458206186 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processadorinstance\|prominstance\|prom~16  from: dataa  to: combout " "Cell: processadorinstance\|prominstance\|prom~16  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1480458206186 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processadorinstance\|prominstance\|prom~32  from: datab  to: combout " "Cell: processadorinstance\|prominstance\|prom~32  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1480458206186 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processadorinstance\|prominstance\|prom~8  from: datab  to: combout " "Cell: processadorinstance\|prominstance\|prom~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1480458206186 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processadorinstance\|prominstance\|prom~9  from: dataa  to: combout " "Cell: processadorinstance\|prominstance\|prom~9  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1480458206186 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1480458206186 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1480458206188 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "processador:processadorinstance\|Mux10~5  " "Automatically promoted node processador:processadorinstance\|Mux10~5 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1480458206202 ""}  } { { "processador.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/processador.v" 165 -1 0 } } { "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { processador:processadorinstance|Mux10~5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/" { { 0 { 0 ""} 0 621 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1480458206202 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1480458206257 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1480458206258 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1480458206258 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1480458206259 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1480458206260 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1480458206261 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1480458206261 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1480458206261 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1480458206262 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1480458206262 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1480458206262 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "4 unused 3.3V 0 1 3 " "Number of I/O pins in group: 4 (unused VREF, 3.3V VCCIO, 0 input, 1 output, 3 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1480458206287 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1480458206287 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1480458206287 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 3.3V 40 1 " "I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 40 total pin(s) used --  1 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1480458206288 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 32 1 " "I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 32 total pin(s) used --  1 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1480458206288 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 3.3V 28 15 " "I/O bank number 3 does not use VREF pins and has 3.3V VCCIO pins. 28 total pin(s) used --  15 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1480458206288 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 3.3V 38 2 " "I/O bank number 4 does not use VREF pins and has 3.3V VCCIO pins. 38 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1480458206288 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 3.3V 36 3 " "I/O bank number 5 does not use VREF pins and has 3.3V VCCIO pins. 36 total pin(s) used --  3 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1480458206288 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 3.3V 31 5 " "I/O bank number 6 does not use VREF pins and has 3.3V VCCIO pins. 31 total pin(s) used --  5 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1480458206288 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 3.3V 36 4 " "I/O bank number 7 does not use VREF pins and has 3.3V VCCIO pins. 36 total pin(s) used --  4 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1480458206288 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 3.3V 41 2 " "I/O bank number 8 does not use VREF pins and has 3.3V VCCIO pins. 41 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1480458206288 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1480458206288 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1480458206288 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1480458206333 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1480458206934 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1480458207052 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1480458207060 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1480458207893 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1480458207893 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1480458207958 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X38_Y0 X50_Y13 " "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X38_Y0 to location X50_Y13" {  } { { "loc" "" { Generic "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/" { { 1 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X38_Y0 to location X50_Y13"} { { 11 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X38_Y0 to location X50_Y13"} 38 0 13 14 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1480458209038 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1480458209038 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1480458209601 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1480458209602 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1480458209602 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.73 " "Total time spent on timing analysis during the Fitter is 0.73 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1480458209615 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1480458209619 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "256 " "Found 256 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SD_DAT3 0 " "Pin \"SD_DAT3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1480458209628 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SD_CMD 0 " "Pin \"SD_CMD\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1480458209628 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[0\] 0 " "Pin \"DRAM_DQ\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1480458209628 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[1\] 0 " "Pin \"DRAM_DQ\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1480458209628 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[2\] 0 " "Pin \"DRAM_DQ\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1480458209628 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[3\] 0 " "Pin \"DRAM_DQ\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1480458209628 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[4\] 0 " "Pin \"DRAM_DQ\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1480458209628 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[5\] 0 " "Pin \"DRAM_DQ\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1480458209628 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[6\] 0 " "Pin \"DRAM_DQ\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1480458209628 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[7\] 0 " "Pin \"DRAM_DQ\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1480458209628 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[8\] 0 " "Pin \"DRAM_DQ\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1480458209628 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[9\] 0 " "Pin \"DRAM_DQ\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1480458209628 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[10\] 0 " "Pin \"DRAM_DQ\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1480458209628 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[11\] 0 " "Pin \"DRAM_DQ\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1480458209628 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[12\] 0 " "Pin \"DRAM_DQ\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1480458209628 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[13\] 0 " "Pin \"DRAM_DQ\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1480458209628 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[14\] 0 " "Pin \"DRAM_DQ\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1480458209628 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[15\] 0 " "Pin \"DRAM_DQ\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1480458209628 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_DQ\[0\] 0 " "Pin \"FL_DQ\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1480458209628 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_DQ\[1\] 0 " "Pin \"FL_DQ\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1480458209628 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_DQ\[2\] 0 " "Pin \"FL_DQ\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1480458209628 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_DQ\[3\] 0 " "Pin \"FL_DQ\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1480458209628 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_DQ\[4\] 0 " "Pin \"FL_DQ\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1480458209628 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_DQ\[5\] 0 " "Pin \"FL_DQ\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1480458209628 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_DQ\[6\] 0 " "Pin \"FL_DQ\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1480458209628 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_DQ\[7\] 0 " "Pin \"FL_DQ\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1480458209628 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[0\] 0 " "Pin \"SRAM_DQ\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1480458209628 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[1\] 0 " "Pin \"SRAM_DQ\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1480458209628 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[2\] 0 " "Pin \"SRAM_DQ\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1480458209628 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[3\] 0 " "Pin \"SRAM_DQ\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1480458209628 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[4\] 0 " "Pin \"SRAM_DQ\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1480458209628 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[5\] 0 " "Pin \"SRAM_DQ\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1480458209628 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[6\] 0 " "Pin \"SRAM_DQ\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1480458209628 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[7\] 0 " "Pin \"SRAM_DQ\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1480458209628 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[8\] 0 " "Pin \"SRAM_DQ\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1480458209628 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[9\] 0 " "Pin \"SRAM_DQ\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1480458209628 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[10\] 0 " "Pin \"SRAM_DQ\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1480458209628 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[11\] 0 " "Pin \"SRAM_DQ\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1480458209628 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[12\] 0 " "Pin \"SRAM_DQ\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1480458209628 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[13\] 0 " "Pin \"SRAM_DQ\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1480458209628 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[14\] 0 " "Pin \"SRAM_DQ\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1480458209628 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[15\] 0 " "Pin \"SRAM_DQ\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1480458209628 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SD_DAT 0 " "Pin \"SD_DAT\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1480458209628 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "I2C_SDAT 0 " "Pin \"I2C_SDAT\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1480458209628 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AUD_ADCLRCK 0 " "Pin \"AUD_ADCLRCK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1480458209628 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AUD_DACLRCK 0 " "Pin \"AUD_DACLRCK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1480458209628 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AUD_BCLK 0 " "Pin \"AUD_BCLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1480458209628 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[0\] 0 " "Pin \"GPIO_0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1480458209628 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[1\] 0 " "Pin \"GPIO_0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1480458209628 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[2\] 0 " "Pin \"GPIO_0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1480458209628 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[3\] 0 " "Pin \"GPIO_0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1480458209628 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[4\] 0 " "Pin \"GPIO_0\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1480458209628 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[5\] 0 " "Pin \"GPIO_0\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1480458209628 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[6\] 0 " "Pin \"GPIO_0\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1480458209628 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[7\] 0 " "Pin \"GPIO_0\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1480458209628 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[8\] 0 " "Pin \"GPIO_0\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1480458209628 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[9\] 0 " "Pin \"GPIO_0\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1480458209628 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[10\] 0 " "Pin \"GPIO_0\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1480458209628 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[11\] 0 " "Pin \"GPIO_0\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1480458209628 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[12\] 0 " "Pin \"GPIO_0\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1480458209628 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[13\] 0 " "Pin \"GPIO_0\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1480458209628 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[14\] 0 " "Pin \"GPIO_0\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1480458209628 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[15\] 0 " "Pin \"GPIO_0\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1480458209628 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[16\] 0 " "Pin \"GPIO_0\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1480458209628 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[17\] 0 " "Pin \"GPIO_0\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1480458209628 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[18\] 0 " "Pin \"GPIO_0\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1480458209628 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[19\] 0 " "Pin \"GPIO_0\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1480458209628 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[20\] 0 " "Pin \"GPIO_0\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1480458209628 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[21\] 0 " "Pin \"GPIO_0\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1480458209628 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[22\] 0 " "Pin \"GPIO_0\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1480458209628 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[23\] 0 " "Pin \"GPIO_0\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1480458209628 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[24\] 0 " "Pin \"GPIO_0\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1480458209628 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[25\] 0 " "Pin \"GPIO_0\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1480458209628 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[26\] 0 " "Pin \"GPIO_0\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1480458209628 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[27\] 0 " "Pin \"GPIO_0\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1480458209628 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[28\] 0 " "Pin \"GPIO_0\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1480458209628 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[29\] 0 " "Pin \"GPIO_0\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1480458209628 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[30\] 0 " "Pin \"GPIO_0\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1480458209628 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[31\] 0 " "Pin \"GPIO_0\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1480458209628 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[32\] 0 " "Pin \"GPIO_0\[32\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1480458209628 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[33\] 0 " "Pin \"GPIO_0\[33\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1480458209628 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[34\] 0 " "Pin \"GPIO_0\[34\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1480458209628 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[35\] 0 " "Pin \"GPIO_0\[35\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1480458209628 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[0\] 0 " "Pin \"GPIO_1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1480458209628 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[1\] 0 " "Pin \"GPIO_1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1480458209628 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[2\] 0 " "Pin \"GPIO_1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1480458209628 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[3\] 0 " "Pin \"GPIO_1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1480458209628 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[4\] 0 " "Pin \"GPIO_1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1480458209628 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[5\] 0 " "Pin \"GPIO_1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1480458209628 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[6\] 0 " "Pin \"GPIO_1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1480458209628 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[7\] 0 " "Pin \"GPIO_1\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1480458209628 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[8\] 0 " "Pin \"GPIO_1\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1480458209628 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[9\] 0 " "Pin \"GPIO_1\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1480458209628 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[10\] 0 " "Pin \"GPIO_1\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1480458209628 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[11\] 0 " "Pin \"GPIO_1\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1480458209628 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[12\] 0 " "Pin \"GPIO_1\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1480458209628 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[13\] 0 " "Pin \"GPIO_1\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1480458209628 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[14\] 0 " "Pin \"GPIO_1\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1480458209628 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[15\] 0 " "Pin \"GPIO_1\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1480458209628 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[16\] 0 " "Pin \"GPIO_1\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1480458209628 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[17\] 0 " "Pin \"GPIO_1\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1480458209628 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[18\] 0 " "Pin \"GPIO_1\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1480458209628 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[19\] 0 " "Pin \"GPIO_1\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1480458209628 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[20\] 0 " "Pin \"GPIO_1\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1480458209628 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[21\] 0 " "Pin \"GPIO_1\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1480458209628 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[22\] 0 " "Pin \"GPIO_1\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1480458209628 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[23\] 0 " "Pin \"GPIO_1\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1480458209628 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[24\] 0 " "Pin \"GPIO_1\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1480458209628 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[25\] 0 " "Pin \"GPIO_1\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1480458209628 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[26\] 0 " "Pin \"GPIO_1\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1480458209628 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[27\] 0 " "Pin \"GPIO_1\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1480458209628 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[28\] 0 " "Pin \"GPIO_1\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1480458209628 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[29\] 0 " "Pin \"GPIO_1\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1480458209628 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[30\] 0 " "Pin \"GPIO_1\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1480458209628 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[31\] 0 " "Pin \"GPIO_1\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1480458209628 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[32\] 0 " "Pin \"GPIO_1\[32\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1480458209628 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[33\] 0 " "Pin \"GPIO_1\[33\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1480458209628 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[34\] 0 " "Pin \"GPIO_1\[34\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1480458209628 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[35\] 0 " "Pin \"GPIO_1\[35\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1480458209628 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[0\] 0 " "Pin \"HEX0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1480458209628 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[1\] 0 " "Pin \"HEX0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1480458209628 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[2\] 0 " "Pin \"HEX0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1480458209628 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[3\] 0 " "Pin \"HEX0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1480458209628 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[4\] 0 " "Pin \"HEX0\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1480458209628 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[5\] 0 " "Pin \"HEX0\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1480458209628 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[6\] 0 " "Pin \"HEX0\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1480458209628 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[0\] 0 " "Pin \"HEX1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1480458209628 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[1\] 0 " "Pin \"HEX1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1480458209628 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[2\] 0 " "Pin \"HEX1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1480458209628 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[3\] 0 " "Pin \"HEX1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1480458209628 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[4\] 0 " "Pin \"HEX1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1480458209628 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[5\] 0 " "Pin \"HEX1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1480458209628 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[6\] 0 " "Pin \"HEX1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1480458209628 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[0\] 0 " "Pin \"HEX2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1480458209628 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[1\] 0 " "Pin \"HEX2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1480458209628 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[2\] 0 " "Pin \"HEX2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1480458209628 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[3\] 0 " "Pin \"HEX2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1480458209628 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[4\] 0 " "Pin \"HEX2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1480458209628 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[5\] 0 " "Pin \"HEX2\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1480458209628 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[6\] 0 " "Pin \"HEX2\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1480458209628 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[0\] 0 " "Pin \"HEX3\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1480458209628 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[1\] 0 " "Pin \"HEX3\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1480458209628 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[2\] 0 " "Pin \"HEX3\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1480458209628 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[3\] 0 " "Pin \"HEX3\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1480458209628 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[4\] 0 " "Pin \"HEX3\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1480458209628 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[5\] 0 " "Pin \"HEX3\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1480458209628 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[6\] 0 " "Pin \"HEX3\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1480458209628 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[0\] 0 " "Pin \"LEDG\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1480458209628 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[1\] 0 " "Pin \"LEDG\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1480458209628 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[2\] 0 " "Pin \"LEDG\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1480458209628 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[3\] 0 " "Pin \"LEDG\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1480458209628 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[4\] 0 " "Pin \"LEDG\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1480458209628 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[5\] 0 " "Pin \"LEDG\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1480458209628 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[6\] 0 " "Pin \"LEDG\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1480458209628 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[7\] 0 " "Pin \"LEDG\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1480458209628 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[0\] 0 " "Pin \"LEDR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1480458209628 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[1\] 0 " "Pin \"LEDR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1480458209628 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[2\] 0 " "Pin \"LEDR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1480458209628 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[3\] 0 " "Pin \"LEDR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1480458209628 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[4\] 0 " "Pin \"LEDR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1480458209628 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[5\] 0 " "Pin \"LEDR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1480458209628 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[6\] 0 " "Pin \"LEDR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1480458209628 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[7\] 0 " "Pin \"LEDR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1480458209628 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[8\] 0 " "Pin \"LEDR\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1480458209628 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[9\] 0 " "Pin \"LEDR\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1480458209628 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "UART_TXD 0 " "Pin \"UART_TXD\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1480458209628 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[0\] 0 " "Pin \"DRAM_ADDR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1480458209628 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[1\] 0 " "Pin \"DRAM_ADDR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1480458209628 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[2\] 0 " "Pin \"DRAM_ADDR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1480458209628 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[3\] 0 " "Pin \"DRAM_ADDR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1480458209628 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[4\] 0 " "Pin \"DRAM_ADDR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1480458209628 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[5\] 0 " "Pin \"DRAM_ADDR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1480458209628 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[6\] 0 " "Pin \"DRAM_ADDR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1480458209628 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[7\] 0 " "Pin \"DRAM_ADDR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1480458209628 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[8\] 0 " "Pin \"DRAM_ADDR\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1480458209628 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[9\] 0 " "Pin \"DRAM_ADDR\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1480458209628 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[10\] 0 " "Pin \"DRAM_ADDR\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1480458209628 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[11\] 0 " "Pin \"DRAM_ADDR\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1480458209628 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_LDQM 0 " "Pin \"DRAM_LDQM\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1480458209628 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_UDQM 0 " "Pin \"DRAM_UDQM\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1480458209628 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_WE_N 0 " "Pin \"DRAM_WE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1480458209628 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_CAS_N 0 " "Pin \"DRAM_CAS_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1480458209628 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_RAS_N 0 " "Pin \"DRAM_RAS_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1480458209628 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_CS_N 0 " "Pin \"DRAM_CS_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1480458209628 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_BA_0 0 " "Pin \"DRAM_BA_0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1480458209628 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_BA_1 0 " "Pin \"DRAM_BA_1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1480458209628 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_CLK 0 " "Pin \"DRAM_CLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1480458209628 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_CKE 0 " "Pin \"DRAM_CKE\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1480458209628 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[0\] 0 " "Pin \"FL_ADDR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1480458209628 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[1\] 0 " "Pin \"FL_ADDR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1480458209628 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[2\] 0 " "Pin \"FL_ADDR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1480458209628 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[3\] 0 " "Pin \"FL_ADDR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1480458209628 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[4\] 0 " "Pin \"FL_ADDR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1480458209628 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[5\] 0 " "Pin \"FL_ADDR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1480458209628 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[6\] 0 " "Pin \"FL_ADDR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1480458209628 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[7\] 0 " "Pin \"FL_ADDR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1480458209628 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[8\] 0 " "Pin \"FL_ADDR\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1480458209628 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[9\] 0 " "Pin \"FL_ADDR\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1480458209628 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[10\] 0 " "Pin \"FL_ADDR\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1480458209628 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[11\] 0 " "Pin \"FL_ADDR\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1480458209628 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[12\] 0 " "Pin \"FL_ADDR\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1480458209628 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[13\] 0 " "Pin \"FL_ADDR\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1480458209628 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[14\] 0 " "Pin \"FL_ADDR\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1480458209628 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[15\] 0 " "Pin \"FL_ADDR\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1480458209628 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[16\] 0 " "Pin \"FL_ADDR\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1480458209628 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[17\] 0 " "Pin \"FL_ADDR\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1480458209628 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[18\] 0 " "Pin \"FL_ADDR\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1480458209628 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[19\] 0 " "Pin \"FL_ADDR\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1480458209628 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[20\] 0 " "Pin \"FL_ADDR\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1480458209628 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[21\] 0 " "Pin \"FL_ADDR\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1480458209628 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_WE_N 0 " "Pin \"FL_WE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1480458209628 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_RST_N 0 " "Pin \"FL_RST_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1480458209628 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_OE_N 0 " "Pin \"FL_OE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1480458209628 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_CE_N 0 " "Pin \"FL_CE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1480458209628 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[0\] 0 " "Pin \"SRAM_ADDR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1480458209628 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[1\] 0 " "Pin \"SRAM_ADDR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1480458209628 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[2\] 0 " "Pin \"SRAM_ADDR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1480458209628 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[3\] 0 " "Pin \"SRAM_ADDR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1480458209628 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[4\] 0 " "Pin \"SRAM_ADDR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1480458209628 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[5\] 0 " "Pin \"SRAM_ADDR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1480458209628 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[6\] 0 " "Pin \"SRAM_ADDR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1480458209628 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[7\] 0 " "Pin \"SRAM_ADDR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1480458209628 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[8\] 0 " "Pin \"SRAM_ADDR\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1480458209628 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[9\] 0 " "Pin \"SRAM_ADDR\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1480458209628 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[10\] 0 " "Pin \"SRAM_ADDR\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1480458209628 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[11\] 0 " "Pin \"SRAM_ADDR\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1480458209628 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[12\] 0 " "Pin \"SRAM_ADDR\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1480458209628 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[13\] 0 " "Pin \"SRAM_ADDR\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1480458209628 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[14\] 0 " "Pin \"SRAM_ADDR\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1480458209628 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[15\] 0 " "Pin \"SRAM_ADDR\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1480458209628 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[16\] 0 " "Pin \"SRAM_ADDR\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1480458209628 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[17\] 0 " "Pin \"SRAM_ADDR\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1480458209628 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_UB_N 0 " "Pin \"SRAM_UB_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1480458209628 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_LB_N 0 " "Pin \"SRAM_LB_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1480458209628 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_WE_N 0 " "Pin \"SRAM_WE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1480458209628 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_CE_N 0 " "Pin \"SRAM_CE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1480458209628 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_OE_N 0 " "Pin \"SRAM_OE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1480458209628 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SD_CLK 0 " "Pin \"SD_CLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1480458209628 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TDO 0 " "Pin \"TDO\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1480458209628 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "I2C_SCLK 0 " "Pin \"I2C_SCLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1480458209628 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_HS 0 " "Pin \"VGA_HS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1480458209628 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_VS 0 " "Pin \"VGA_VS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1480458209628 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[0\] 0 " "Pin \"VGA_R\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1480458209628 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[1\] 0 " "Pin \"VGA_R\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1480458209628 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[2\] 0 " "Pin \"VGA_R\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1480458209628 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[3\] 0 " "Pin \"VGA_R\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1480458209628 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[0\] 0 " "Pin \"VGA_G\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1480458209628 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[1\] 0 " "Pin \"VGA_G\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1480458209628 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[2\] 0 " "Pin \"VGA_G\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1480458209628 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[3\] 0 " "Pin \"VGA_G\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1480458209628 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[0\] 0 " "Pin \"VGA_B\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1480458209628 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[1\] 0 " "Pin \"VGA_B\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1480458209628 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[2\] 0 " "Pin \"VGA_B\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1480458209628 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[3\] 0 " "Pin \"VGA_B\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1480458209628 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AUD_DACDAT 0 " "Pin \"AUD_DACDAT\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1480458209628 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AUD_XCK 0 " "Pin \"AUD_XCK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1480458209628 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1480458209628 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1480458209784 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1480458209802 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1480458209949 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1480458210150 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1480458210157 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "119 " "Following 119 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT3 a permanently disabled " "Pin SD_DAT3 has a permanently disabled output enable" {  } { { "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" { SD_DAT3 } } } { "DE1_TOP.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/DE1_TOP.v" 177 0 0 } } { "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SD_DAT3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/" { { 0 { 0 ""} 0 305 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1480458210209 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_CMD a permanently disabled " "Pin SD_CMD has a permanently disabled output enable" {  } { { "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" { SD_CMD } } } { "DE1_TOP.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/DE1_TOP.v" 178 0 0 } } { "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SD_CMD } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/" { { 0 { 0 ""} 0 306 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1480458210209 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[0\] a permanently disabled " "Pin DRAM_DQ\[0\] has a permanently disabled output enable" {  } { { "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[0] } } } { "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "DE1_TOP.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/DE1_TOP.v" 148 0 0 } } { "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/" { { 0 { 0 ""} 0 133 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1480458210209 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[1\] a permanently disabled " "Pin DRAM_DQ\[1\] has a permanently disabled output enable" {  } { { "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[1] } } } { "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "DE1_TOP.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/DE1_TOP.v" 148 0 0 } } { "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/" { { 0 { 0 ""} 0 134 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1480458210209 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[2\] a permanently disabled " "Pin DRAM_DQ\[2\] has a permanently disabled output enable" {  } { { "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[2] } } } { "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "DE1_TOP.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/DE1_TOP.v" 148 0 0 } } { "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/" { { 0 { 0 ""} 0 135 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1480458210209 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[3\] a permanently disabled " "Pin DRAM_DQ\[3\] has a permanently disabled output enable" {  } { { "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[3] } } } { "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "DE1_TOP.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/DE1_TOP.v" 148 0 0 } } { "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/" { { 0 { 0 ""} 0 136 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1480458210209 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[4\] a permanently disabled " "Pin DRAM_DQ\[4\] has a permanently disabled output enable" {  } { { "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[4] } } } { "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "DE1_TOP.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/DE1_TOP.v" 148 0 0 } } { "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/" { { 0 { 0 ""} 0 137 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1480458210209 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[5\] a permanently disabled " "Pin DRAM_DQ\[5\] has a permanently disabled output enable" {  } { { "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[5] } } } { "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "DE1_TOP.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/DE1_TOP.v" 148 0 0 } } { "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/" { { 0 { 0 ""} 0 138 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1480458210209 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[6\] a permanently disabled " "Pin DRAM_DQ\[6\] has a permanently disabled output enable" {  } { { "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[6] } } } { "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "DE1_TOP.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/DE1_TOP.v" 148 0 0 } } { "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/" { { 0 { 0 ""} 0 139 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1480458210209 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[7\] a permanently disabled " "Pin DRAM_DQ\[7\] has a permanently disabled output enable" {  } { { "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[7] } } } { "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "DE1_TOP.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/DE1_TOP.v" 148 0 0 } } { "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/" { { 0 { 0 ""} 0 140 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1480458210209 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[8\] a permanently disabled " "Pin DRAM_DQ\[8\] has a permanently disabled output enable" {  } { { "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[8] } } } { "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "DE1_TOP.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/DE1_TOP.v" 148 0 0 } } { "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/" { { 0 { 0 ""} 0 141 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1480458210209 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[9\] a permanently disabled " "Pin DRAM_DQ\[9\] has a permanently disabled output enable" {  } { { "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[9] } } } { "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "DE1_TOP.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/DE1_TOP.v" 148 0 0 } } { "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/" { { 0 { 0 ""} 0 142 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1480458210209 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[10\] a permanently disabled " "Pin DRAM_DQ\[10\] has a permanently disabled output enable" {  } { { "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[10] } } } { "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "DE1_TOP.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/DE1_TOP.v" 148 0 0 } } { "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/" { { 0 { 0 ""} 0 143 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1480458210209 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[11\] a permanently disabled " "Pin DRAM_DQ\[11\] has a permanently disabled output enable" {  } { { "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[11] } } } { "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "DE1_TOP.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/DE1_TOP.v" 148 0 0 } } { "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/" { { 0 { 0 ""} 0 144 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1480458210209 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[12\] a permanently disabled " "Pin DRAM_DQ\[12\] has a permanently disabled output enable" {  } { { "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[12] } } } { "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "DE1_TOP.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/DE1_TOP.v" 148 0 0 } } { "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/" { { 0 { 0 ""} 0 145 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1480458210209 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[13\] a permanently disabled " "Pin DRAM_DQ\[13\] has a permanently disabled output enable" {  } { { "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[13] } } } { "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "DE1_TOP.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/DE1_TOP.v" 148 0 0 } } { "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/" { { 0 { 0 ""} 0 146 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1480458210209 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[14\] a permanently disabled " "Pin DRAM_DQ\[14\] has a permanently disabled output enable" {  } { { "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[14] } } } { "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "DE1_TOP.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/DE1_TOP.v" 148 0 0 } } { "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/" { { 0 { 0 ""} 0 147 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1480458210209 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[15\] a permanently disabled " "Pin DRAM_DQ\[15\] has a permanently disabled output enable" {  } { { "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[15] } } } { "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "DE1_TOP.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/DE1_TOP.v" 148 0 0 } } { "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/" { { 0 { 0 ""} 0 148 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1480458210209 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[0\] a permanently disabled " "Pin FL_DQ\[0\] has a permanently disabled output enable" {  } { { "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" { FL_DQ[0] } } } { "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[0\]" } } } } { "DE1_TOP.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/DE1_TOP.v" 161 0 0 } } { "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { FL_DQ[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/" { { 0 { 0 ""} 0 125 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1480458210209 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[1\] a permanently disabled " "Pin FL_DQ\[1\] has a permanently disabled output enable" {  } { { "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" { FL_DQ[1] } } } { "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[1\]" } } } } { "DE1_TOP.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/DE1_TOP.v" 161 0 0 } } { "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { FL_DQ[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/" { { 0 { 0 ""} 0 126 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1480458210209 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[2\] a permanently disabled " "Pin FL_DQ\[2\] has a permanently disabled output enable" {  } { { "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" { FL_DQ[2] } } } { "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[2\]" } } } } { "DE1_TOP.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/DE1_TOP.v" 161 0 0 } } { "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { FL_DQ[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/" { { 0 { 0 ""} 0 127 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1480458210209 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[3\] a permanently disabled " "Pin FL_DQ\[3\] has a permanently disabled output enable" {  } { { "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" { FL_DQ[3] } } } { "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[3\]" } } } } { "DE1_TOP.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/DE1_TOP.v" 161 0 0 } } { "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { FL_DQ[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/" { { 0 { 0 ""} 0 128 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1480458210209 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[4\] a permanently disabled " "Pin FL_DQ\[4\] has a permanently disabled output enable" {  } { { "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" { FL_DQ[4] } } } { "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[4\]" } } } } { "DE1_TOP.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/DE1_TOP.v" 161 0 0 } } { "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { FL_DQ[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/" { { 0 { 0 ""} 0 129 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1480458210209 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[5\] a permanently disabled " "Pin FL_DQ\[5\] has a permanently disabled output enable" {  } { { "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" { FL_DQ[5] } } } { "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[5\]" } } } } { "DE1_TOP.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/DE1_TOP.v" 161 0 0 } } { "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { FL_DQ[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/" { { 0 { 0 ""} 0 130 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1480458210209 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[6\] a permanently disabled " "Pin FL_DQ\[6\] has a permanently disabled output enable" {  } { { "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" { FL_DQ[6] } } } { "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[6\]" } } } } { "DE1_TOP.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/DE1_TOP.v" 161 0 0 } } { "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { FL_DQ[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/" { { 0 { 0 ""} 0 131 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1480458210209 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[7\] a permanently disabled " "Pin FL_DQ\[7\] has a permanently disabled output enable" {  } { { "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" { FL_DQ[7] } } } { "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[7\]" } } } } { "DE1_TOP.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/DE1_TOP.v" 161 0 0 } } { "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { FL_DQ[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/" { { 0 { 0 ""} 0 132 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1480458210209 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[0\] a permanently disabled " "Pin SRAM_DQ\[0\] has a permanently disabled output enable" {  } { { "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" { SRAM_DQ[0] } } } { "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[0\]" } } } } { "DE1_TOP.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/DE1_TOP.v" 168 0 0 } } { "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/" { { 0 { 0 ""} 0 109 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1480458210209 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[1\] a permanently disabled " "Pin SRAM_DQ\[1\] has a permanently disabled output enable" {  } { { "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" { SRAM_DQ[1] } } } { "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[1\]" } } } } { "DE1_TOP.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/DE1_TOP.v" 168 0 0 } } { "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/" { { 0 { 0 ""} 0 110 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1480458210209 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[2\] a permanently disabled " "Pin SRAM_DQ\[2\] has a permanently disabled output enable" {  } { { "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" { SRAM_DQ[2] } } } { "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[2\]" } } } } { "DE1_TOP.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/DE1_TOP.v" 168 0 0 } } { "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/" { { 0 { 0 ""} 0 111 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1480458210209 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[3\] a permanently disabled " "Pin SRAM_DQ\[3\] has a permanently disabled output enable" {  } { { "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" { SRAM_DQ[3] } } } { "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[3\]" } } } } { "DE1_TOP.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/DE1_TOP.v" 168 0 0 } } { "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/" { { 0 { 0 ""} 0 112 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1480458210209 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[4\] a permanently disabled " "Pin SRAM_DQ\[4\] has a permanently disabled output enable" {  } { { "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" { SRAM_DQ[4] } } } { "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[4\]" } } } } { "DE1_TOP.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/DE1_TOP.v" 168 0 0 } } { "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/" { { 0 { 0 ""} 0 113 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1480458210209 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[5\] a permanently disabled " "Pin SRAM_DQ\[5\] has a permanently disabled output enable" {  } { { "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" { SRAM_DQ[5] } } } { "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[5\]" } } } } { "DE1_TOP.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/DE1_TOP.v" 168 0 0 } } { "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/" { { 0 { 0 ""} 0 114 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1480458210209 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[6\] a permanently disabled " "Pin SRAM_DQ\[6\] has a permanently disabled output enable" {  } { { "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" { SRAM_DQ[6] } } } { "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[6\]" } } } } { "DE1_TOP.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/DE1_TOP.v" 168 0 0 } } { "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/" { { 0 { 0 ""} 0 115 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1480458210209 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[7\] a permanently disabled " "Pin SRAM_DQ\[7\] has a permanently disabled output enable" {  } { { "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" { SRAM_DQ[7] } } } { "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[7\]" } } } } { "DE1_TOP.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/DE1_TOP.v" 168 0 0 } } { "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/" { { 0 { 0 ""} 0 116 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1480458210209 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[8\] a permanently disabled " "Pin SRAM_DQ\[8\] has a permanently disabled output enable" {  } { { "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" { SRAM_DQ[8] } } } { "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[8\]" } } } } { "DE1_TOP.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/DE1_TOP.v" 168 0 0 } } { "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/" { { 0 { 0 ""} 0 117 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1480458210209 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[9\] a permanently disabled " "Pin SRAM_DQ\[9\] has a permanently disabled output enable" {  } { { "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" { SRAM_DQ[9] } } } { "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[9\]" } } } } { "DE1_TOP.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/DE1_TOP.v" 168 0 0 } } { "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/" { { 0 { 0 ""} 0 118 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1480458210209 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[10\] a permanently disabled " "Pin SRAM_DQ\[10\] has a permanently disabled output enable" {  } { { "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" { SRAM_DQ[10] } } } { "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[10\]" } } } } { "DE1_TOP.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/DE1_TOP.v" 168 0 0 } } { "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/" { { 0 { 0 ""} 0 119 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1480458210209 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[11\] a permanently disabled " "Pin SRAM_DQ\[11\] has a permanently disabled output enable" {  } { { "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" { SRAM_DQ[11] } } } { "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[11\]" } } } } { "DE1_TOP.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/DE1_TOP.v" 168 0 0 } } { "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/" { { 0 { 0 ""} 0 120 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1480458210209 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[12\] a permanently disabled " "Pin SRAM_DQ\[12\] has a permanently disabled output enable" {  } { { "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" { SRAM_DQ[12] } } } { "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[12\]" } } } } { "DE1_TOP.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/DE1_TOP.v" 168 0 0 } } { "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/" { { 0 { 0 ""} 0 121 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1480458210209 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[13\] a permanently disabled " "Pin SRAM_DQ\[13\] has a permanently disabled output enable" {  } { { "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" { SRAM_DQ[13] } } } { "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[13\]" } } } } { "DE1_TOP.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/DE1_TOP.v" 168 0 0 } } { "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/" { { 0 { 0 ""} 0 122 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1480458210209 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[14\] a permanently disabled " "Pin SRAM_DQ\[14\] has a permanently disabled output enable" {  } { { "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" { SRAM_DQ[14] } } } { "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[14\]" } } } } { "DE1_TOP.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/DE1_TOP.v" 168 0 0 } } { "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/" { { 0 { 0 ""} 0 123 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1480458210209 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[15\] a permanently disabled " "Pin SRAM_DQ\[15\] has a permanently disabled output enable" {  } { { "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" { SRAM_DQ[15] } } } { "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[15\]" } } } } { "DE1_TOP.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/DE1_TOP.v" 168 0 0 } } { "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/" { { 0 { 0 ""} 0 124 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1480458210209 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT a permanently disabled " "Pin SD_DAT has a permanently disabled output enable" {  } { { "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" { SD_DAT } } } { "DE1_TOP.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/DE1_TOP.v" 176 0 0 } } { "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SD_DAT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/" { { 0 { 0 ""} 0 281 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1480458210209 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "I2C_SDAT a permanently disabled " "Pin I2C_SDAT has a permanently disabled output enable" {  } { { "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" { I2C_SDAT } } } { "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } } { "DE1_TOP.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/DE1_TOP.v" 181 0 0 } } { "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { I2C_SDAT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/" { { 0 { 0 ""} 0 280 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1480458210209 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_ADCLRCK a permanently disabled " "Pin AUD_ADCLRCK has a permanently disabled output enable" {  } { { "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" { AUD_ADCLRCK } } } { "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } } { "DE1_TOP.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/DE1_TOP.v" 198 0 0 } } { "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { AUD_ADCLRCK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/" { { 0 { 0 ""} 0 279 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1480458210209 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_DACLRCK a permanently disabled " "Pin AUD_DACLRCK has a permanently disabled output enable" {  } { { "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" { AUD_DACLRCK } } } { "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } } { "DE1_TOP.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/DE1_TOP.v" 200 0 0 } } { "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { AUD_DACLRCK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/" { { 0 { 0 ""} 0 278 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1480458210209 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_BCLK a permanently disabled " "Pin AUD_BCLK has a permanently disabled output enable" {  } { { "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" { AUD_BCLK } } } { "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } } { "DE1_TOP.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/DE1_TOP.v" 202 0 0 } } { "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { AUD_BCLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/" { { 0 { 0 ""} 0 277 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1480458210209 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[0\] a permanently disabled " "Pin GPIO_0\[0\] has a permanently disabled output enable" {  } { { "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" { GPIO_0[0] } } } { "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } } { "DE1_TOP.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/DE1_TOP.v" 205 0 0 } } { "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_0[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/" { { 0 { 0 ""} 0 73 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1480458210209 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[1\] a permanently disabled " "Pin GPIO_0\[1\] has a permanently disabled output enable" {  } { { "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" { GPIO_0[1] } } } { "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } } { "DE1_TOP.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/DE1_TOP.v" 205 0 0 } } { "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_0[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/" { { 0 { 0 ""} 0 74 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1480458210209 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[2\] a permanently disabled " "Pin GPIO_0\[2\] has a permanently disabled output enable" {  } { { "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" { GPIO_0[2] } } } { "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } } { "DE1_TOP.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/DE1_TOP.v" 205 0 0 } } { "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_0[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/" { { 0 { 0 ""} 0 75 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1480458210209 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[3\] a permanently disabled " "Pin GPIO_0\[3\] has a permanently disabled output enable" {  } { { "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" { GPIO_0[3] } } } { "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } } { "DE1_TOP.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/DE1_TOP.v" 205 0 0 } } { "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_0[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/" { { 0 { 0 ""} 0 76 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1480458210209 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[4\] a permanently disabled " "Pin GPIO_0\[4\] has a permanently disabled output enable" {  } { { "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" { GPIO_0[4] } } } { "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } } { "DE1_TOP.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/DE1_TOP.v" 205 0 0 } } { "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_0[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/" { { 0 { 0 ""} 0 77 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1480458210209 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[5\] a permanently disabled " "Pin GPIO_0\[5\] has a permanently disabled output enable" {  } { { "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" { GPIO_0[5] } } } { "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } } { "DE1_TOP.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/DE1_TOP.v" 205 0 0 } } { "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_0[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/" { { 0 { 0 ""} 0 78 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1480458210209 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[6\] a permanently disabled " "Pin GPIO_0\[6\] has a permanently disabled output enable" {  } { { "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" { GPIO_0[6] } } } { "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } } { "DE1_TOP.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/DE1_TOP.v" 205 0 0 } } { "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_0[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/" { { 0 { 0 ""} 0 79 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1480458210209 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[7\] a permanently disabled " "Pin GPIO_0\[7\] has a permanently disabled output enable" {  } { { "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" { GPIO_0[7] } } } { "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } } { "DE1_TOP.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/DE1_TOP.v" 205 0 0 } } { "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_0[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/" { { 0 { 0 ""} 0 80 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1480458210209 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[8\] a permanently disabled " "Pin GPIO_0\[8\] has a permanently disabled output enable" {  } { { "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" { GPIO_0[8] } } } { "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } } { "DE1_TOP.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/DE1_TOP.v" 205 0 0 } } { "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_0[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/" { { 0 { 0 ""} 0 81 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1480458210209 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[9\] a permanently disabled " "Pin GPIO_0\[9\] has a permanently disabled output enable" {  } { { "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" { GPIO_0[9] } } } { "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } } { "DE1_TOP.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/DE1_TOP.v" 205 0 0 } } { "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_0[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/" { { 0 { 0 ""} 0 82 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1480458210209 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[10\] a permanently disabled " "Pin GPIO_0\[10\] has a permanently disabled output enable" {  } { { "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" { GPIO_0[10] } } } { "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } } { "DE1_TOP.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/DE1_TOP.v" 205 0 0 } } { "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_0[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/" { { 0 { 0 ""} 0 83 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1480458210209 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[11\] a permanently disabled " "Pin GPIO_0\[11\] has a permanently disabled output enable" {  } { { "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" { GPIO_0[11] } } } { "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } } { "DE1_TOP.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/DE1_TOP.v" 205 0 0 } } { "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_0[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/" { { 0 { 0 ""} 0 84 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1480458210209 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[12\] a permanently disabled " "Pin GPIO_0\[12\] has a permanently disabled output enable" {  } { { "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" { GPIO_0[12] } } } { "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } } { "DE1_TOP.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/DE1_TOP.v" 205 0 0 } } { "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_0[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/" { { 0 { 0 ""} 0 85 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1480458210209 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[13\] a permanently disabled " "Pin GPIO_0\[13\] has a permanently disabled output enable" {  } { { "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" { GPIO_0[13] } } } { "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } } { "DE1_TOP.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/DE1_TOP.v" 205 0 0 } } { "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_0[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/" { { 0 { 0 ""} 0 86 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1480458210209 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[14\] a permanently disabled " "Pin GPIO_0\[14\] has a permanently disabled output enable" {  } { { "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" { GPIO_0[14] } } } { "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } } { "DE1_TOP.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/DE1_TOP.v" 205 0 0 } } { "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_0[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/" { { 0 { 0 ""} 0 87 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1480458210209 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[15\] a permanently disabled " "Pin GPIO_0\[15\] has a permanently disabled output enable" {  } { { "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" { GPIO_0[15] } } } { "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } } { "DE1_TOP.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/DE1_TOP.v" 205 0 0 } } { "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_0[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/" { { 0 { 0 ""} 0 88 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1480458210209 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[16\] a permanently disabled " "Pin GPIO_0\[16\] has a permanently disabled output enable" {  } { { "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" { GPIO_0[16] } } } { "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } } { "DE1_TOP.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/DE1_TOP.v" 205 0 0 } } { "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_0[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/" { { 0 { 0 ""} 0 89 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1480458210209 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[17\] a permanently disabled " "Pin GPIO_0\[17\] has a permanently disabled output enable" {  } { { "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" { GPIO_0[17] } } } { "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } } { "DE1_TOP.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/DE1_TOP.v" 205 0 0 } } { "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_0[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/" { { 0 { 0 ""} 0 90 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1480458210209 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[18\] a permanently disabled " "Pin GPIO_0\[18\] has a permanently disabled output enable" {  } { { "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" { GPIO_0[18] } } } { "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } } { "DE1_TOP.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/DE1_TOP.v" 205 0 0 } } { "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_0[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/" { { 0 { 0 ""} 0 91 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1480458210209 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[19\] a permanently disabled " "Pin GPIO_0\[19\] has a permanently disabled output enable" {  } { { "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" { GPIO_0[19] } } } { "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } } { "DE1_TOP.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/DE1_TOP.v" 205 0 0 } } { "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_0[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/" { { 0 { 0 ""} 0 92 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1480458210209 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[20\] a permanently disabled " "Pin GPIO_0\[20\] has a permanently disabled output enable" {  } { { "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" { GPIO_0[20] } } } { "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } } { "DE1_TOP.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/DE1_TOP.v" 205 0 0 } } { "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_0[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/" { { 0 { 0 ""} 0 93 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1480458210209 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[21\] a permanently disabled " "Pin GPIO_0\[21\] has a permanently disabled output enable" {  } { { "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" { GPIO_0[21] } } } { "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } } { "DE1_TOP.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/DE1_TOP.v" 205 0 0 } } { "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_0[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/" { { 0 { 0 ""} 0 94 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1480458210209 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[22\] a permanently disabled " "Pin GPIO_0\[22\] has a permanently disabled output enable" {  } { { "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" { GPIO_0[22] } } } { "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } } { "DE1_TOP.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/DE1_TOP.v" 205 0 0 } } { "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_0[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/" { { 0 { 0 ""} 0 95 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1480458210209 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[23\] a permanently disabled " "Pin GPIO_0\[23\] has a permanently disabled output enable" {  } { { "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" { GPIO_0[23] } } } { "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } } { "DE1_TOP.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/DE1_TOP.v" 205 0 0 } } { "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_0[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/" { { 0 { 0 ""} 0 96 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1480458210209 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[24\] a permanently disabled " "Pin GPIO_0\[24\] has a permanently disabled output enable" {  } { { "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" { GPIO_0[24] } } } { "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } } { "DE1_TOP.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/DE1_TOP.v" 205 0 0 } } { "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_0[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/" { { 0 { 0 ""} 0 97 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1480458210209 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[25\] a permanently disabled " "Pin GPIO_0\[25\] has a permanently disabled output enable" {  } { { "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" { GPIO_0[25] } } } { "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } } { "DE1_TOP.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/DE1_TOP.v" 205 0 0 } } { "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_0[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/" { { 0 { 0 ""} 0 98 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1480458210209 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[26\] a permanently disabled " "Pin GPIO_0\[26\] has a permanently disabled output enable" {  } { { "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" { GPIO_0[26] } } } { "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } } { "DE1_TOP.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/DE1_TOP.v" 205 0 0 } } { "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_0[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/" { { 0 { 0 ""} 0 99 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1480458210209 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[27\] a permanently disabled " "Pin GPIO_0\[27\] has a permanently disabled output enable" {  } { { "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" { GPIO_0[27] } } } { "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } } { "DE1_TOP.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/DE1_TOP.v" 205 0 0 } } { "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_0[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/" { { 0 { 0 ""} 0 100 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1480458210209 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[28\] a permanently disabled " "Pin GPIO_0\[28\] has a permanently disabled output enable" {  } { { "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" { GPIO_0[28] } } } { "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } } { "DE1_TOP.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/DE1_TOP.v" 205 0 0 } } { "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_0[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/" { { 0 { 0 ""} 0 101 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1480458210209 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[29\] a permanently disabled " "Pin GPIO_0\[29\] has a permanently disabled output enable" {  } { { "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" { GPIO_0[29] } } } { "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } } { "DE1_TOP.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/DE1_TOP.v" 205 0 0 } } { "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_0[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/" { { 0 { 0 ""} 0 102 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1480458210209 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[30\] a permanently disabled " "Pin GPIO_0\[30\] has a permanently disabled output enable" {  } { { "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" { GPIO_0[30] } } } { "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } } { "DE1_TOP.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/DE1_TOP.v" 205 0 0 } } { "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_0[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/" { { 0 { 0 ""} 0 103 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1480458210209 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[31\] a permanently disabled " "Pin GPIO_0\[31\] has a permanently disabled output enable" {  } { { "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" { GPIO_0[31] } } } { "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } } { "DE1_TOP.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/DE1_TOP.v" 205 0 0 } } { "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_0[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/" { { 0 { 0 ""} 0 104 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1480458210209 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[32\] a permanently disabled " "Pin GPIO_0\[32\] has a permanently disabled output enable" {  } { { "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" { GPIO_0[32] } } } { "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } } { "DE1_TOP.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/DE1_TOP.v" 205 0 0 } } { "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_0[32] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/" { { 0 { 0 ""} 0 105 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1480458210209 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[33\] a permanently disabled " "Pin GPIO_0\[33\] has a permanently disabled output enable" {  } { { "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" { GPIO_0[33] } } } { "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } } { "DE1_TOP.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/DE1_TOP.v" 205 0 0 } } { "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_0[33] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/" { { 0 { 0 ""} 0 106 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1480458210209 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[34\] a permanently disabled " "Pin GPIO_0\[34\] has a permanently disabled output enable" {  } { { "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" { GPIO_0[34] } } } { "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[34\]" } } } } { "DE1_TOP.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/DE1_TOP.v" 205 0 0 } } { "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_0[34] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/" { { 0 { 0 ""} 0 107 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1480458210209 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[35\] a permanently disabled " "Pin GPIO_0\[35\] has a permanently disabled output enable" {  } { { "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" { GPIO_0[35] } } } { "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[35\]" } } } } { "DE1_TOP.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/DE1_TOP.v" 205 0 0 } } { "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_0[35] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/" { { 0 { 0 ""} 0 108 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1480458210209 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[0\] a permanently disabled " "Pin GPIO_1\[0\] has a permanently disabled output enable" {  } { { "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" { GPIO_1[0] } } } { "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } } { "DE1_TOP.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/DE1_TOP.v" 206 0 0 } } { "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/" { { 0 { 0 ""} 0 37 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1480458210209 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[1\] a permanently disabled " "Pin GPIO_1\[1\] has a permanently disabled output enable" {  } { { "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" { GPIO_1[1] } } } { "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } } { "DE1_TOP.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/DE1_TOP.v" 206 0 0 } } { "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/" { { 0 { 0 ""} 0 38 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1480458210209 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[2\] a permanently disabled " "Pin GPIO_1\[2\] has a permanently disabled output enable" {  } { { "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" { GPIO_1[2] } } } { "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } } { "DE1_TOP.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/DE1_TOP.v" 206 0 0 } } { "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/" { { 0 { 0 ""} 0 39 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1480458210209 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[3\] a permanently disabled " "Pin GPIO_1\[3\] has a permanently disabled output enable" {  } { { "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" { GPIO_1[3] } } } { "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } } { "DE1_TOP.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/DE1_TOP.v" 206 0 0 } } { "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/" { { 0 { 0 ""} 0 40 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1480458210209 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[4\] a permanently disabled " "Pin GPIO_1\[4\] has a permanently disabled output enable" {  } { { "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" { GPIO_1[4] } } } { "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } } { "DE1_TOP.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/DE1_TOP.v" 206 0 0 } } { "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/" { { 0 { 0 ""} 0 41 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1480458210209 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[5\] a permanently disabled " "Pin GPIO_1\[5\] has a permanently disabled output enable" {  } { { "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" { GPIO_1[5] } } } { "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } } { "DE1_TOP.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/DE1_TOP.v" 206 0 0 } } { "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/" { { 0 { 0 ""} 0 42 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1480458210209 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[6\] a permanently disabled " "Pin GPIO_1\[6\] has a permanently disabled output enable" {  } { { "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" { GPIO_1[6] } } } { "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } } { "DE1_TOP.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/DE1_TOP.v" 206 0 0 } } { "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/" { { 0 { 0 ""} 0 43 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1480458210209 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[7\] a permanently disabled " "Pin GPIO_1\[7\] has a permanently disabled output enable" {  } { { "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" { GPIO_1[7] } } } { "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } } { "DE1_TOP.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/DE1_TOP.v" 206 0 0 } } { "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/" { { 0 { 0 ""} 0 44 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1480458210209 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[8\] a permanently disabled " "Pin GPIO_1\[8\] has a permanently disabled output enable" {  } { { "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" { GPIO_1[8] } } } { "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } } { "DE1_TOP.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/DE1_TOP.v" 206 0 0 } } { "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/" { { 0 { 0 ""} 0 45 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1480458210209 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[9\] a permanently disabled " "Pin GPIO_1\[9\] has a permanently disabled output enable" {  } { { "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" { GPIO_1[9] } } } { "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } } { "DE1_TOP.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/DE1_TOP.v" 206 0 0 } } { "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/" { { 0 { 0 ""} 0 46 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1480458210209 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[10\] a permanently disabled " "Pin GPIO_1\[10\] has a permanently disabled output enable" {  } { { "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" { GPIO_1[10] } } } { "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } } { "DE1_TOP.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/DE1_TOP.v" 206 0 0 } } { "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/" { { 0 { 0 ""} 0 47 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1480458210209 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[11\] a permanently disabled " "Pin GPIO_1\[11\] has a permanently disabled output enable" {  } { { "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" { GPIO_1[11] } } } { "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } } { "DE1_TOP.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/DE1_TOP.v" 206 0 0 } } { "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/" { { 0 { 0 ""} 0 48 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1480458210209 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[12\] a permanently disabled " "Pin GPIO_1\[12\] has a permanently disabled output enable" {  } { { "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" { GPIO_1[12] } } } { "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } } { "DE1_TOP.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/DE1_TOP.v" 206 0 0 } } { "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/" { { 0 { 0 ""} 0 49 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1480458210209 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[13\] a permanently disabled " "Pin GPIO_1\[13\] has a permanently disabled output enable" {  } { { "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" { GPIO_1[13] } } } { "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } } { "DE1_TOP.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/DE1_TOP.v" 206 0 0 } } { "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/" { { 0 { 0 ""} 0 50 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1480458210209 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[14\] a permanently disabled " "Pin GPIO_1\[14\] has a permanently disabled output enable" {  } { { "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" { GPIO_1[14] } } } { "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } } { "DE1_TOP.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/DE1_TOP.v" 206 0 0 } } { "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/" { { 0 { 0 ""} 0 51 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1480458210209 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[15\] a permanently disabled " "Pin GPIO_1\[15\] has a permanently disabled output enable" {  } { { "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" { GPIO_1[15] } } } { "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } } { "DE1_TOP.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/DE1_TOP.v" 206 0 0 } } { "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/" { { 0 { 0 ""} 0 52 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1480458210209 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[16\] a permanently disabled " "Pin GPIO_1\[16\] has a permanently disabled output enable" {  } { { "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" { GPIO_1[16] } } } { "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } } { "DE1_TOP.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/DE1_TOP.v" 206 0 0 } } { "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/" { { 0 { 0 ""} 0 53 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1480458210209 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[17\] a permanently disabled " "Pin GPIO_1\[17\] has a permanently disabled output enable" {  } { { "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" { GPIO_1[17] } } } { "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } } { "DE1_TOP.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/DE1_TOP.v" 206 0 0 } } { "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/" { { 0 { 0 ""} 0 54 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1480458210209 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[18\] a permanently disabled " "Pin GPIO_1\[18\] has a permanently disabled output enable" {  } { { "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" { GPIO_1[18] } } } { "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } } { "DE1_TOP.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/DE1_TOP.v" 206 0 0 } } { "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/" { { 0 { 0 ""} 0 55 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1480458210209 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[19\] a permanently disabled " "Pin GPIO_1\[19\] has a permanently disabled output enable" {  } { { "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" { GPIO_1[19] } } } { "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } } { "DE1_TOP.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/DE1_TOP.v" 206 0 0 } } { "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/" { { 0 { 0 ""} 0 56 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1480458210209 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[20\] a permanently disabled " "Pin GPIO_1\[20\] has a permanently disabled output enable" {  } { { "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" { GPIO_1[20] } } } { "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } } { "DE1_TOP.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/DE1_TOP.v" 206 0 0 } } { "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/" { { 0 { 0 ""} 0 57 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1480458210209 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[21\] a permanently disabled " "Pin GPIO_1\[21\] has a permanently disabled output enable" {  } { { "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" { GPIO_1[21] } } } { "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } } { "DE1_TOP.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/DE1_TOP.v" 206 0 0 } } { "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/" { { 0 { 0 ""} 0 58 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1480458210209 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[22\] a permanently disabled " "Pin GPIO_1\[22\] has a permanently disabled output enable" {  } { { "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" { GPIO_1[22] } } } { "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } } { "DE1_TOP.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/DE1_TOP.v" 206 0 0 } } { "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/" { { 0 { 0 ""} 0 59 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1480458210209 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[23\] a permanently disabled " "Pin GPIO_1\[23\] has a permanently disabled output enable" {  } { { "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" { GPIO_1[23] } } } { "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } } { "DE1_TOP.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/DE1_TOP.v" 206 0 0 } } { "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/" { { 0 { 0 ""} 0 60 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1480458210209 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[24\] a permanently disabled " "Pin GPIO_1\[24\] has a permanently disabled output enable" {  } { { "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" { GPIO_1[24] } } } { "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } } { "DE1_TOP.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/DE1_TOP.v" 206 0 0 } } { "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/" { { 0 { 0 ""} 0 61 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1480458210209 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[25\] a permanently disabled " "Pin GPIO_1\[25\] has a permanently disabled output enable" {  } { { "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" { GPIO_1[25] } } } { "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } } { "DE1_TOP.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/DE1_TOP.v" 206 0 0 } } { "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/" { { 0 { 0 ""} 0 62 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1480458210209 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[26\] a permanently disabled " "Pin GPIO_1\[26\] has a permanently disabled output enable" {  } { { "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" { GPIO_1[26] } } } { "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } } { "DE1_TOP.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/DE1_TOP.v" 206 0 0 } } { "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/" { { 0 { 0 ""} 0 63 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1480458210209 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[27\] a permanently disabled " "Pin GPIO_1\[27\] has a permanently disabled output enable" {  } { { "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" { GPIO_1[27] } } } { "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } } { "DE1_TOP.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/DE1_TOP.v" 206 0 0 } } { "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/" { { 0 { 0 ""} 0 64 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1480458210209 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[28\] a permanently disabled " "Pin GPIO_1\[28\] has a permanently disabled output enable" {  } { { "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" { GPIO_1[28] } } } { "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } } { "DE1_TOP.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/DE1_TOP.v" 206 0 0 } } { "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/" { { 0 { 0 ""} 0 65 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1480458210209 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[29\] a permanently disabled " "Pin GPIO_1\[29\] has a permanently disabled output enable" {  } { { "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" { GPIO_1[29] } } } { "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } } { "DE1_TOP.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/DE1_TOP.v" 206 0 0 } } { "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/" { { 0 { 0 ""} 0 66 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1480458210209 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[30\] a permanently disabled " "Pin GPIO_1\[30\] has a permanently disabled output enable" {  } { { "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" { GPIO_1[30] } } } { "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } } { "DE1_TOP.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/DE1_TOP.v" 206 0 0 } } { "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/" { { 0 { 0 ""} 0 67 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1480458210209 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[31\] a permanently disabled " "Pin GPIO_1\[31\] has a permanently disabled output enable" {  } { { "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" { GPIO_1[31] } } } { "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } } { "DE1_TOP.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/DE1_TOP.v" 206 0 0 } } { "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/" { { 0 { 0 ""} 0 68 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1480458210209 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[32\] a permanently disabled " "Pin GPIO_1\[32\] has a permanently disabled output enable" {  } { { "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" { GPIO_1[32] } } } { "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } } { "DE1_TOP.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/DE1_TOP.v" 206 0 0 } } { "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[32] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/" { { 0 { 0 ""} 0 69 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1480458210209 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[33\] a permanently disabled " "Pin GPIO_1\[33\] has a permanently disabled output enable" {  } { { "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" { GPIO_1[33] } } } { "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } } { "DE1_TOP.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/DE1_TOP.v" 206 0 0 } } { "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[33] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/" { { 0 { 0 ""} 0 70 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1480458210209 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[34\] a permanently disabled " "Pin GPIO_1\[34\] has a permanently disabled output enable" {  } { { "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" { GPIO_1[34] } } } { "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[34\]" } } } } { "DE1_TOP.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/DE1_TOP.v" 206 0 0 } } { "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[34] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/" { { 0 { 0 ""} 0 71 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1480458210209 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[35\] a permanently disabled " "Pin GPIO_1\[35\] has a permanently disabled output enable" {  } { { "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" { GPIO_1[35] } } } { "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[35\]" } } } } { "DE1_TOP.v" "" { Text "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/DE1_TOP.v" 206 0 0 } } { "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[35] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/" { { 0 { 0 ""} 0 72 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1480458210209 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1480458210209 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1480458210217 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/output_files/processador.fit.smsg " "Generated suppressed messages file /home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/output_files/processador.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1480458210292 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 8 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "784 " "Peak virtual memory: 784 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1480458210412 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 29 19:23:30 2016 " "Processing ended: Tue Nov 29 19:23:30 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1480458210412 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1480458210412 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1480458210412 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1480458210412 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1480458211658 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1.78 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1.78 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1480458211659 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 29 19:23:31 2016 " "Processing started: Tue Nov 29 19:23:31 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1480458211659 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1480458211659 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off processador -c processador " "Command: quartus_asm --read_settings_files=off --write_settings_files=off processador -c processador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1480458211660 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1480458212347 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1480458212372 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "642 " "Peak virtual memory: 642 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1480458212590 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 29 19:23:32 2016 " "Processing ended: Tue Nov 29 19:23:32 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1480458212590 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1480458212590 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1480458212590 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1480458212590 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1480458213155 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1480458214162 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1.78 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1.78 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1480458214163 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 29 19:23:34 2016 " "Processing started: Tue Nov 29 19:23:34 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1480458214163 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1480458214163 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta processador -c processador " "Command: quartus_sta processador -c processador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1480458214163 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1480458214184 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1480458214308 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1480458214325 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1480458214326 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "17 " "TimeQuest Timing Analyzer is analyzing 17 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1480458214378 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "processador.sdc " "Synopsys Design Constraints File file not found: 'processador.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1480458214386 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1480458214387 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name KEY\[3\] KEY\[3\] " "create_clock -period 1.000 -name KEY\[3\] KEY\[3\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1480458214388 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name processador:processadorinstance\|program_rom:prominstance\|addr_reg\[0\] processador:processadorinstance\|program_rom:prominstance\|addr_reg\[0\] " "create_clock -period 1.000 -name processador:processadorinstance\|program_rom:prominstance\|addr_reg\[0\] processador:processadorinstance\|program_rom:prominstance\|addr_reg\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1480458214388 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name KEY\[0\] KEY\[0\] " "create_clock -period 1.000 -name KEY\[0\] KEY\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1480458214388 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1480458214388 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processadorinstance\|prominstance\|prom~12  from: dataa  to: combout " "Cell: processadorinstance\|prominstance\|prom~12  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1480458214390 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processadorinstance\|prominstance\|prom~13  from: datab  to: combout " "Cell: processadorinstance\|prominstance\|prom~13  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1480458214390 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processadorinstance\|prominstance\|prom~16  from: datad  to: combout " "Cell: processadorinstance\|prominstance\|prom~16  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1480458214390 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processadorinstance\|prominstance\|prom~32  from: datad  to: combout " "Cell: processadorinstance\|prominstance\|prom~32  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1480458214390 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processadorinstance\|prominstance\|prom~8  from: dataa  to: combout " "Cell: processadorinstance\|prominstance\|prom~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1480458214390 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processadorinstance\|prominstance\|prom~9  from: datab  to: combout " "Cell: processadorinstance\|prominstance\|prom~9  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1480458214390 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1480458214390 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1480458214391 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1480458214398 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1480458214403 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.374 " "Worst-case setup slack is -5.374" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1480458214403 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1480458214403 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.374      -370.787 KEY\[3\]  " "   -5.374      -370.787 KEY\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1480458214403 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.905       -27.935 processador:processadorinstance\|program_rom:prominstance\|addr_reg\[0\]  " "   -4.905       -27.935 processador:processadorinstance\|program_rom:prominstance\|addr_reg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1480458214403 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.703       -11.904 KEY\[0\]  " "   -1.703       -11.904 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1480458214403 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1480458214403 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.063 " "Worst-case hold slack is -3.063" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1480458214405 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1480458214405 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.063       -22.834 processador:processadorinstance\|program_rom:prominstance\|addr_reg\[0\]  " "   -3.063       -22.834 processador:processadorinstance\|program_rom:prominstance\|addr_reg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1480458214405 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.340       -22.401 KEY\[3\]  " "   -1.340       -22.401 KEY\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1480458214405 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.297         0.000 KEY\[0\]  " "    1.297         0.000 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1480458214405 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1480458214405 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 0.001 " "Worst-case recovery slack is 0.001" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1480458214406 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1480458214406 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.001         0.000 KEY\[3\]  " "    0.001         0.000 KEY\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1480458214406 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.107         0.000 processador:processadorinstance\|program_rom:prominstance\|addr_reg\[0\]  " "    0.107         0.000 processador:processadorinstance\|program_rom:prominstance\|addr_reg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1480458214406 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1480458214406 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -2.434 " "Worst-case removal slack is -2.434" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1480458214407 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1480458214407 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.434       -21.154 processador:processadorinstance\|program_rom:prominstance\|addr_reg\[0\]  " "   -2.434       -21.154 processador:processadorinstance\|program_rom:prominstance\|addr_reg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1480458214407 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.093        -1.669 KEY\[3\]  " "   -0.093        -1.669 KEY\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1480458214407 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1480458214407 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.064 " "Worst-case minimum pulse width slack is -2.064" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1480458214408 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1480458214408 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.064      -217.421 KEY\[3\]  " "   -2.064      -217.421 KEY\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1480458214408 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.469        -1.469 KEY\[0\]  " "   -1.469        -1.469 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1480458214408 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.838       -48.280 processador:processadorinstance\|program_rom:prominstance\|addr_reg\[0\]  " "   -0.838       -48.280 processador:processadorinstance\|program_rom:prominstance\|addr_reg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1480458214408 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1480458214408 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1480458214480 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1480458214481 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processadorinstance\|prominstance\|prom~12  from: dataa  to: combout " "Cell: processadorinstance\|prominstance\|prom~12  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1480458214494 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processadorinstance\|prominstance\|prom~13  from: datab  to: combout " "Cell: processadorinstance\|prominstance\|prom~13  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1480458214494 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processadorinstance\|prominstance\|prom~16  from: datad  to: combout " "Cell: processadorinstance\|prominstance\|prom~16  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1480458214494 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processadorinstance\|prominstance\|prom~32  from: datad  to: combout " "Cell: processadorinstance\|prominstance\|prom~32  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1480458214494 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processadorinstance\|prominstance\|prom~8  from: dataa  to: combout " "Cell: processadorinstance\|prominstance\|prom~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1480458214494 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processadorinstance\|prominstance\|prom~9  from: datab  to: combout " "Cell: processadorinstance\|prominstance\|prom~9  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1480458214494 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1480458214494 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1480458214497 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.858 " "Worst-case setup slack is -1.858" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1480458214499 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1480458214499 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.858      -116.207 KEY\[3\]  " "   -1.858      -116.207 KEY\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1480458214499 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.793        -7.063 processador:processadorinstance\|program_rom:prominstance\|addr_reg\[0\]  " "   -1.793        -7.063 processador:processadorinstance\|program_rom:prominstance\|addr_reg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1480458214499 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.131        -0.424 KEY\[0\]  " "   -0.131        -0.424 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1480458214499 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1480458214499 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.674 " "Worst-case hold slack is -1.674" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1480458214503 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1480458214503 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.674       -12.636 processador:processadorinstance\|program_rom:prominstance\|addr_reg\[0\]  " "   -1.674       -12.636 processador:processadorinstance\|program_rom:prominstance\|addr_reg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1480458214503 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.011       -27.549 KEY\[3\]  " "   -1.011       -27.549 KEY\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1480458214503 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.640         0.000 KEY\[0\]  " "    0.640         0.000 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1480458214503 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1480458214503 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 0.160 " "Worst-case recovery slack is 0.160" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1480458214507 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1480458214507 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.160         0.000 processador:processadorinstance\|program_rom:prominstance\|addr_reg\[0\]  " "    0.160         0.000 processador:processadorinstance\|program_rom:prominstance\|addr_reg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1480458214507 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.299         0.000 KEY\[3\]  " "    0.299         0.000 KEY\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1480458214507 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1480458214507 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -1.086 " "Worst-case removal slack is -1.086" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1480458214510 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1480458214510 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.086        -9.092 processador:processadorinstance\|program_rom:prominstance\|addr_reg\[0\]  " "   -1.086        -9.092 processador:processadorinstance\|program_rom:prominstance\|addr_reg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1480458214510 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.079        -1.209 KEY\[3\]  " "   -0.079        -1.209 KEY\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1480458214510 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1480458214510 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.000 " "Worst-case minimum pulse width slack is -2.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1480458214513 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1480458214513 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.000      -197.222 KEY\[3\]  " "   -2.000      -197.222 KEY\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1480458214513 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222        -1.222 KEY\[0\]  " "   -1.222        -1.222 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1480458214513 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.007         0.000 processador:processadorinstance\|program_rom:prominstance\|addr_reg\[0\]  " "    0.007         0.000 processador:processadorinstance\|program_rom:prominstance\|addr_reg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1480458214513 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1480458214513 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1480458214610 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1480458214638 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1480458214639 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "612 " "Peak virtual memory: 612 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1480458214693 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 29 19:23:34 2016 " "Processing ended: Tue Nov 29 19:23:34 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1480458214693 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1480458214693 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1480458214693 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1480458214693 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1480458216231 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1.78 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1.78 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1480458216232 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 29 19:23:36 2016 " "Processing started: Tue Nov 29 19:23:36 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1480458216232 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1480458216232 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off processador -c processador " "Command: quartus_eda --read_settings_files=off --write_settings_files=off processador -c processador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1480458216232 ""}
{ "Info" "IWSC_DONE_HDL_DUAL_SDO_GENERATION" "processador.vo\", \"processador_fast.vo processador_v.sdo processador_v_fast.sdo /home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/simulation/modelsim/ simulation " "Generated files \"processador.vo\", \"processador_fast.vo\", \"processador_v.sdo\" and \"processador_v_fast.sdo\" in directory \"/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v4/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204026 "Generated files \"%1!s!\", \"%2!s!\" and \"%3!s!\" in directory \"%4!s!\" for EDA %5!s! tool" 0 0 "Quartus II" 0 -1 1480458216540 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "904 " "Peak virtual memory: 904 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1480458216572 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 29 19:23:36 2016 " "Processing ended: Tue Nov 29 19:23:36 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1480458216572 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1480458216572 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1480458216572 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1480458216572 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 211 s " "Quartus II Full Compilation was successful. 0 errors, 211 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1480458217151 ""}
