#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sun Sep  6 20:13:37 2020
# Process ID: 22903
# Current directory: /home/kawamata/git/nexysa7prj/wav442
# Command line: vivado
# Log file: /home/kawamata/git/nexysa7prj/wav442/vivado.log
# Journal file: /home/kawamata/git/nexysa7prj/wav442/vivado.jou
#-----------------------------------------------------------
start_gui
create_project wav442 /home/kawamata/git/nexysa7prj/wav442/wav442 -part xc7a100tcsg324-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2019.2/data/ip'.
add_files -norecurse /home/kawamata/git/nexysa7prj/wav442/wav_top.sv
add_files -fileset constrs_1 -norecurse /home/kawamata/git/nexysa7prj/wav442/a7.xdc
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 4
[Sun Sep  6 20:15:16 2020] Launched synth_1...
Run output will be captured here: /home/kawamata/git/nexysa7prj/wav442/wav442/wav442.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Sun Sep  6 20:16:00 2020] Launched impl_1...
Run output will be captured here: /home/kawamata/git/nexysa7prj/wav442/wav442/wav442.runs/impl_1/runme.log
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: top
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 6961.160 ; gain = 214.094 ; free physical = 7177 ; free virtual = 13710
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [/home/kawamata/git/nexysa7prj/wav442/wav_top.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'top' (1#1) [/home/kawamata/git/nexysa7prj/wav442/wav_top.sv:1]
WARNING: [Synth 8-3331] design top has unconnected port SW[1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 6998.098 ; gain = 251.031 ; free physical = 7190 ; free virtual = 13726
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 7012.941 ; gain = 265.875 ; free physical = 7189 ; free virtual = 13725
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 7012.941 ; gain = 265.875 ; free physical = 7189 ; free virtual = 13725
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 7012.941 ; gain = 0.000 ; free physical = 7182 ; free virtual = 13718
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 1 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/kawamata/git/nexysa7prj/wav442/a7.xdc]
Finished Parsing XDC File [/home/kawamata/git/nexysa7prj/wav442/a7.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 7094.770 ; gain = 0.000 ; free physical = 7086 ; free virtual = 13627
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 7140.355 ; gain = 393.289 ; free physical = 6953 ; free virtual = 13494
8 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 7140.355 ; gain = 611.340 ; free physical = 6953 ; free virtual = 13494
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sun Sep  6 20:16:58 2020] Launched impl_1...
Run output will be captured here: /home/kawamata/git/nexysa7prj/wav442/wav442/wav442.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.2
  **** Build date : Nov  6 2019 at 22:13:42
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:
[?1034h

****** Xilinx cs_server v2019.2.0
  **** Build date : Nov 07 2019-14:41:48
    ** Copyright 2017-2019 Xilinx, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292ABF4C5A
set_property PROGRAM.FILE {/home/kawamata/git/nexysa7prj/wav442/wav442/wav442.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/home/kawamata/git/nexysa7prj/wav442/wav442/wav442.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
exit
INFO: [Common 17-206] Exiting Vivado at Sun Sep  6 20:33:42 2020...
