\hypertarget{stm32f4xx__hal__pwr_8h}{}\section{Drivers/\+S\+T\+M32\+F4xx\+\_\+\+H\+A\+L\+\_\+\+Driver/\+Inc/stm32f4xx\+\_\+hal\+\_\+pwr.h File Reference}
\label{stm32f4xx__hal__pwr_8h}\index{Drivers/\+S\+T\+M32\+F4xx\+\_\+\+H\+A\+L\+\_\+\+Driver/\+Inc/stm32f4xx\+\_\+hal\+\_\+pwr.\+h@{Drivers/\+S\+T\+M32\+F4xx\+\_\+\+H\+A\+L\+\_\+\+Driver/\+Inc/stm32f4xx\+\_\+hal\+\_\+pwr.\+h}}


Header file of P\+WR H\+AL module.  


{\ttfamily \#include \char`\"{}stm32f4xx\+\_\+hal\+\_\+def.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}stm32f4xx\+\_\+hal\+\_\+pwr\+\_\+ex.\+h\char`\"{}}\newline
\subsection*{Data Structures}
\begin{DoxyCompactItemize}
\item 
struct \mbox{\hyperlink{struct_p_w_r___p_v_d_type_def}{P\+W\+R\+\_\+\+P\+V\+D\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em P\+WR P\+VD configuration structure definition. \end{DoxyCompactList}\end{DoxyCompactItemize}
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define {\bfseries P\+W\+R\+\_\+\+W\+A\+K\+E\+U\+P\+\_\+\+P\+I\+N1}~0x00000100U
\item 
\#define {\bfseries P\+W\+R\+\_\+\+P\+V\+D\+L\+E\+V\+E\+L\+\_\+0}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacb6b904b20d7e4fff958c75748861216}{P\+W\+R\+\_\+\+C\+R\+\_\+\+P\+L\+S\+\_\+\+L\+E\+V0}}
\item 
\#define {\bfseries P\+W\+R\+\_\+\+P\+V\+D\+L\+E\+V\+E\+L\+\_\+1}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15b71263f73f0c4e53ca91fc8d096818}{P\+W\+R\+\_\+\+C\+R\+\_\+\+P\+L\+S\+\_\+\+L\+E\+V1}}
\item 
\#define {\bfseries P\+W\+R\+\_\+\+P\+V\+D\+L\+E\+V\+E\+L\+\_\+2}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ea128abc2fc4252b53d09ca2850e69e}{P\+W\+R\+\_\+\+C\+R\+\_\+\+P\+L\+S\+\_\+\+L\+E\+V2}}
\item 
\#define {\bfseries P\+W\+R\+\_\+\+P\+V\+D\+L\+E\+V\+E\+L\+\_\+3}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9c1782980a2fb12de80058729a74f174}{P\+W\+R\+\_\+\+C\+R\+\_\+\+P\+L\+S\+\_\+\+L\+E\+V3}}
\item 
\#define {\bfseries P\+W\+R\+\_\+\+P\+V\+D\+L\+E\+V\+E\+L\+\_\+4}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0fe79f097ea6c30a4ccf69ed3e177f85}{P\+W\+R\+\_\+\+C\+R\+\_\+\+P\+L\+S\+\_\+\+L\+E\+V4}}
\item 
\#define {\bfseries P\+W\+R\+\_\+\+P\+V\+D\+L\+E\+V\+E\+L\+\_\+5}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga326781d09a07b4d215424fbbae11b7b2}{P\+W\+R\+\_\+\+C\+R\+\_\+\+P\+L\+S\+\_\+\+L\+E\+V5}}
\item 
\#define {\bfseries P\+W\+R\+\_\+\+P\+V\+D\+L\+E\+V\+E\+L\+\_\+6}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaff17e9c7fe7d837523b1e9a2f4e9baf}{P\+W\+R\+\_\+\+C\+R\+\_\+\+P\+L\+S\+\_\+\+L\+E\+V6}}
\item 
\#define {\bfseries P\+W\+R\+\_\+\+P\+V\+D\+L\+E\+V\+E\+L\+\_\+7}
\item 
\#define \mbox{\hyperlink{group___p_w_r___p_v_d___mode_ga3a4bf701a36a14a4edf4dc5a28153277}{P\+W\+R\+\_\+\+P\+V\+D\+\_\+\+M\+O\+D\+E\+\_\+\+N\+O\+R\+M\+AL}}~0x00000000U
\item 
\#define \mbox{\hyperlink{group___p_w_r___p_v_d___mode_ga102d7b8354419990a2a780f61cd020a6}{P\+W\+R\+\_\+\+P\+V\+D\+\_\+\+M\+O\+D\+E\+\_\+\+I\+T\+\_\+\+R\+I\+S\+I\+NG}}~0x00010001U
\item 
\#define \mbox{\hyperlink{group___p_w_r___p_v_d___mode_gab600a54f3a588de836cfe4b727ab8a53}{P\+W\+R\+\_\+\+P\+V\+D\+\_\+\+M\+O\+D\+E\+\_\+\+I\+T\+\_\+\+F\+A\+L\+L\+I\+NG}}~0x00010002U
\item 
\#define \mbox{\hyperlink{group___p_w_r___p_v_d___mode_gac531fbf14457e6595505354fad521b67}{P\+W\+R\+\_\+\+P\+V\+D\+\_\+\+M\+O\+D\+E\+\_\+\+I\+T\+\_\+\+R\+I\+S\+I\+N\+G\+\_\+\+F\+A\+L\+L\+I\+NG}}~0x00010003U
\item 
\#define \mbox{\hyperlink{group___p_w_r___p_v_d___mode_ga1a946b01887aa886de329a92c3ab0dd4}{P\+W\+R\+\_\+\+P\+V\+D\+\_\+\+M\+O\+D\+E\+\_\+\+E\+V\+E\+N\+T\+\_\+\+R\+I\+S\+I\+NG}}~0x00020001U
\item 
\#define \mbox{\hyperlink{group___p_w_r___p_v_d___mode_gaaedbe45f1a1ea6c30af6ac51abae0cae}{P\+W\+R\+\_\+\+P\+V\+D\+\_\+\+M\+O\+D\+E\+\_\+\+E\+V\+E\+N\+T\+\_\+\+F\+A\+L\+L\+I\+NG}}~0x00020002U
\item 
\#define \mbox{\hyperlink{group___p_w_r___p_v_d___mode_ga7455387c8e9049f9f66b46423d4f4091}{P\+W\+R\+\_\+\+P\+V\+D\+\_\+\+M\+O\+D\+E\+\_\+\+E\+V\+E\+N\+T\+\_\+\+R\+I\+S\+I\+N\+G\+\_\+\+F\+A\+L\+L\+I\+NG}}~0x00020003U
\item 
\#define {\bfseries P\+W\+R\+\_\+\+M\+A\+I\+N\+R\+E\+G\+U\+L\+A\+T\+O\+R\+\_\+\+ON}~0x00000000U
\item 
\#define {\bfseries P\+W\+R\+\_\+\+L\+O\+W\+P\+O\+W\+E\+R\+R\+E\+G\+U\+L\+A\+T\+O\+R\+\_\+\+ON}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3aeb8d6f2539b0a3a4b851aeba0eea66}{P\+W\+R\+\_\+\+C\+R\+\_\+\+L\+P\+DS}}
\item 
\#define {\bfseries P\+W\+R\+\_\+\+S\+L\+E\+E\+P\+E\+N\+T\+R\+Y\+\_\+\+W\+FI}~((uint8\+\_\+t)0x01)
\item 
\#define {\bfseries P\+W\+R\+\_\+\+S\+L\+E\+E\+P\+E\+N\+T\+R\+Y\+\_\+\+W\+FE}~((uint8\+\_\+t)0x02)
\item 
\#define {\bfseries P\+W\+R\+\_\+\+S\+T\+O\+P\+E\+N\+T\+R\+Y\+\_\+\+W\+FI}~((uint8\+\_\+t)0x01)
\item 
\#define {\bfseries P\+W\+R\+\_\+\+S\+T\+O\+P\+E\+N\+T\+R\+Y\+\_\+\+W\+FE}~((uint8\+\_\+t)0x02)
\item 
\#define {\bfseries P\+W\+R\+\_\+\+F\+L\+A\+G\+\_\+\+WU}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9465bb7ad9ca936688344e2a077539e6}{P\+W\+R\+\_\+\+C\+S\+R\+\_\+\+W\+UF}}
\item 
\#define {\bfseries P\+W\+R\+\_\+\+F\+L\+A\+G\+\_\+\+SB}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab4fd42f153660593cad6f4fe22ff76bb}{P\+W\+R\+\_\+\+C\+S\+R\+\_\+\+S\+BF}}
\item 
\#define {\bfseries P\+W\+R\+\_\+\+F\+L\+A\+G\+\_\+\+P\+V\+DO}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3535ce181895cc00afeb28dcac68d04c}{P\+W\+R\+\_\+\+C\+S\+R\+\_\+\+P\+V\+DO}}
\item 
\#define {\bfseries P\+W\+R\+\_\+\+F\+L\+A\+G\+\_\+\+B\+RR}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga939410de980c5bc297ff04bcf30875cc}{P\+W\+R\+\_\+\+C\+S\+R\+\_\+\+B\+RR}}
\item 
\#define {\bfseries P\+W\+R\+\_\+\+F\+L\+A\+G\+\_\+\+V\+O\+S\+R\+DY}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4126ed19cce54a5411ff8dd440171695}{P\+W\+R\+\_\+\+C\+S\+R\+\_\+\+V\+O\+S\+R\+DY}}
\item 
\#define \mbox{\hyperlink{group___p_w_r___exported___macro_ga2977135bbea35b786805eea640d1c884}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+P\+W\+R\+\_\+\+G\+E\+T\+\_\+\+F\+L\+AG}}(\+\_\+\+\_\+\+F\+L\+A\+G\+\_\+\+\_\+)~((P\+WR-\/$>$C\+SR \& (\+\_\+\+\_\+\+F\+L\+A\+G\+\_\+\+\_\+)) == (\+\_\+\+\_\+\+F\+L\+A\+G\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Check P\+WR flag is set or not. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___p_w_r___exported___macro_ga96f24bf4b16c9f944cd829100bf746e5}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+P\+W\+R\+\_\+\+C\+L\+E\+A\+R\+\_\+\+F\+L\+AG}}(\+\_\+\+\_\+\+F\+L\+A\+G\+\_\+\+\_\+)~(P\+WR-\/$>$CR $\vert$=  (\+\_\+\+\_\+\+F\+L\+A\+G\+\_\+\+\_\+) $<$$<$ 2\+U)
\begin{DoxyCompactList}\small\item\em Clear the P\+WR\textquotesingle{}s pending flags. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___p_w_r___exported___macro_ga3180f039cf14ef78a64089f387f8f9c2}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+P\+W\+R\+\_\+\+P\+V\+D\+\_\+\+E\+X\+T\+I\+\_\+\+E\+N\+A\+B\+L\+E\+\_\+\+IT}}()~(E\+X\+TI-\/$>$I\+MR $\vert$= (\mbox{\hyperlink{group___p_w_r___p_v_d___e_x_t_i___line_ga43a49255649e03d2d2b6b12c5c379d2b}{P\+W\+R\+\_\+\+E\+X\+T\+I\+\_\+\+L\+I\+N\+E\+\_\+\+P\+VD}}))
\begin{DoxyCompactList}\small\item\em Enable the P\+VD Exti Line 16. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___p_w_r___exported___macro_gad240d7bf8f15191b068497b9aead1f1f}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+P\+W\+R\+\_\+\+P\+V\+D\+\_\+\+E\+X\+T\+I\+\_\+\+D\+I\+S\+A\+B\+L\+E\+\_\+\+IT}}()~(E\+X\+TI-\/$>$I\+MR \&= $\sim$(\mbox{\hyperlink{group___p_w_r___p_v_d___e_x_t_i___line_ga43a49255649e03d2d2b6b12c5c379d2b}{P\+W\+R\+\_\+\+E\+X\+T\+I\+\_\+\+L\+I\+N\+E\+\_\+\+P\+VD}}))
\begin{DoxyCompactList}\small\item\em Disable the P\+VD E\+X\+TI Line 16. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___p_w_r___exported___macro_gae5ba5672fe8cb7c1686c7f2cc211b128}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+P\+W\+R\+\_\+\+P\+V\+D\+\_\+\+E\+X\+T\+I\+\_\+\+E\+N\+A\+B\+L\+E\+\_\+\+E\+V\+E\+NT}}()~(E\+X\+TI-\/$>$E\+MR $\vert$= (\mbox{\hyperlink{group___p_w_r___p_v_d___e_x_t_i___line_ga43a49255649e03d2d2b6b12c5c379d2b}{P\+W\+R\+\_\+\+E\+X\+T\+I\+\_\+\+L\+I\+N\+E\+\_\+\+P\+VD}}))
\begin{DoxyCompactList}\small\item\em Enable event on P\+VD Exti Line 16. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___p_w_r___exported___macro_ga8bd379e960497722450c7cea474a7e7a}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+P\+W\+R\+\_\+\+P\+V\+D\+\_\+\+E\+X\+T\+I\+\_\+\+D\+I\+S\+A\+B\+L\+E\+\_\+\+E\+V\+E\+NT}}()~(E\+X\+TI-\/$>$E\+MR \&= $\sim$(\mbox{\hyperlink{group___p_w_r___p_v_d___e_x_t_i___line_ga43a49255649e03d2d2b6b12c5c379d2b}{P\+W\+R\+\_\+\+E\+X\+T\+I\+\_\+\+L\+I\+N\+E\+\_\+\+P\+VD}}))
\begin{DoxyCompactList}\small\item\em Disable event on P\+VD Exti Line 16. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___p_w_r___exported___macro_ga7bef3f30c9fe267c99d5240fbf3f878c}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+P\+W\+R\+\_\+\+P\+V\+D\+\_\+\+E\+X\+T\+I\+\_\+\+E\+N\+A\+B\+L\+E\+\_\+\+R\+I\+S\+I\+N\+G\+\_\+\+E\+D\+GE}}()~S\+E\+T\+\_\+\+B\+IT(E\+X\+TI-\/$>$R\+T\+SR, \mbox{\hyperlink{group___p_w_r___p_v_d___e_x_t_i___line_ga43a49255649e03d2d2b6b12c5c379d2b}{P\+W\+R\+\_\+\+E\+X\+T\+I\+\_\+\+L\+I\+N\+E\+\_\+\+P\+VD}})
\begin{DoxyCompactList}\small\item\em Enable the P\+VD Extended Interrupt Rising Trigger. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___p_w_r___exported___macro_ga1ca8fd7f3286a176f6be540c75a004c6}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+P\+W\+R\+\_\+\+P\+V\+D\+\_\+\+E\+X\+T\+I\+\_\+\+D\+I\+S\+A\+B\+L\+E\+\_\+\+R\+I\+S\+I\+N\+G\+\_\+\+E\+D\+GE}}()~C\+L\+E\+A\+R\+\_\+\+B\+IT(E\+X\+TI-\/$>$R\+T\+SR, \mbox{\hyperlink{group___p_w_r___p_v_d___e_x_t_i___line_ga43a49255649e03d2d2b6b12c5c379d2b}{P\+W\+R\+\_\+\+E\+X\+T\+I\+\_\+\+L\+I\+N\+E\+\_\+\+P\+VD}})
\begin{DoxyCompactList}\small\item\em Disable the P\+VD Extended Interrupt Rising Trigger. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___p_w_r___exported___macro_ga5b971478563a00e1ee1a9d8ca8054e08}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+P\+W\+R\+\_\+\+P\+V\+D\+\_\+\+E\+X\+T\+I\+\_\+\+E\+N\+A\+B\+L\+E\+\_\+\+F\+A\+L\+L\+I\+N\+G\+\_\+\+E\+D\+GE}}()~S\+E\+T\+\_\+\+B\+IT(E\+X\+TI-\/$>$F\+T\+SR, \mbox{\hyperlink{group___p_w_r___p_v_d___e_x_t_i___line_ga43a49255649e03d2d2b6b12c5c379d2b}{P\+W\+R\+\_\+\+E\+X\+T\+I\+\_\+\+L\+I\+N\+E\+\_\+\+P\+VD}})
\begin{DoxyCompactList}\small\item\em Enable the P\+VD Extended Interrupt Falling Trigger. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___p_w_r___exported___macro_ga1ca57168205f8cd8d1014e6eb9465f2d}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+P\+W\+R\+\_\+\+P\+V\+D\+\_\+\+E\+X\+T\+I\+\_\+\+D\+I\+S\+A\+B\+L\+E\+\_\+\+F\+A\+L\+L\+I\+N\+G\+\_\+\+E\+D\+GE}}()~C\+L\+E\+A\+R\+\_\+\+B\+IT(E\+X\+TI-\/$>$F\+T\+SR, \mbox{\hyperlink{group___p_w_r___p_v_d___e_x_t_i___line_ga43a49255649e03d2d2b6b12c5c379d2b}{P\+W\+R\+\_\+\+E\+X\+T\+I\+\_\+\+L\+I\+N\+E\+\_\+\+P\+VD}})
\begin{DoxyCompactList}\small\item\em Disable the P\+VD Extended Interrupt Falling Trigger. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___p_w_r___exported___macro_ga638033d236eb78c1e5ecb9b49c4e7f36}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+P\+W\+R\+\_\+\+P\+V\+D\+\_\+\+E\+X\+T\+I\+\_\+\+E\+N\+A\+B\+L\+E\+\_\+\+R\+I\+S\+I\+N\+G\+\_\+\+F\+A\+L\+L\+I\+N\+G\+\_\+\+E\+D\+GE}}()
\begin{DoxyCompactList}\small\item\em P\+VD E\+X\+TI line configuration\+: set rising \& falling edge trigger. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___p_w_r___exported___macro_ga3f66c9c0c214cd08c24674904dcdc4e0}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+P\+W\+R\+\_\+\+P\+V\+D\+\_\+\+E\+X\+T\+I\+\_\+\+D\+I\+S\+A\+B\+L\+E\+\_\+\+R\+I\+S\+I\+N\+G\+\_\+\+F\+A\+L\+L\+I\+N\+G\+\_\+\+E\+D\+GE}}()
\begin{DoxyCompactList}\small\item\em Disable the P\+VD Extended Interrupt Rising \& Falling Trigger. This parameter can be\+: \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___p_w_r___exported___macro_ga5e66fa75359b51066e0731ac1e5ae438}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+P\+W\+R\+\_\+\+P\+V\+D\+\_\+\+E\+X\+T\+I\+\_\+\+G\+E\+T\+\_\+\+F\+L\+AG}}()~(E\+X\+TI-\/$>$PR \& (\mbox{\hyperlink{group___p_w_r___p_v_d___e_x_t_i___line_ga43a49255649e03d2d2b6b12c5c379d2b}{P\+W\+R\+\_\+\+E\+X\+T\+I\+\_\+\+L\+I\+N\+E\+\_\+\+P\+VD}}))
\begin{DoxyCompactList}\small\item\em checks whether the specified P\+VD Exti interrupt flag is set or not. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___p_w_r___exported___macro_gac0fb2218bc050f5d8fdb1a3f28590352}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+P\+W\+R\+\_\+\+P\+V\+D\+\_\+\+E\+X\+T\+I\+\_\+\+C\+L\+E\+A\+R\+\_\+\+F\+L\+AG}}()~(E\+X\+TI-\/$>$PR = (\mbox{\hyperlink{group___p_w_r___p_v_d___e_x_t_i___line_ga43a49255649e03d2d2b6b12c5c379d2b}{P\+W\+R\+\_\+\+E\+X\+T\+I\+\_\+\+L\+I\+N\+E\+\_\+\+P\+VD}}))
\begin{DoxyCompactList}\small\item\em Clear the P\+VD Exti flag. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___p_w_r___exported___macro_gaba4a7968f5c4c4ca6a7047b147ba18d4}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+P\+W\+R\+\_\+\+P\+V\+D\+\_\+\+E\+X\+T\+I\+\_\+\+G\+E\+N\+E\+R\+A\+T\+E\+\_\+\+S\+W\+IT}}()~(E\+X\+TI-\/$>$S\+W\+I\+ER $\vert$= (\mbox{\hyperlink{group___p_w_r___p_v_d___e_x_t_i___line_ga43a49255649e03d2d2b6b12c5c379d2b}{P\+W\+R\+\_\+\+E\+X\+T\+I\+\_\+\+L\+I\+N\+E\+\_\+\+P\+VD}}))
\begin{DoxyCompactList}\small\item\em Generates a Software interrupt on P\+VD E\+X\+TI line. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___p_w_r___p_v_d___e_x_t_i___line_ga43a49255649e03d2d2b6b12c5c379d2b}{P\+W\+R\+\_\+\+E\+X\+T\+I\+\_\+\+L\+I\+N\+E\+\_\+\+P\+VD}}~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7419f78ed9044bdd237b452ef49e1b7f}{E\+X\+T\+I\+\_\+\+I\+M\+R\+\_\+\+M\+R16}})
\item 
\#define {\bfseries P\+W\+R\+\_\+\+O\+F\+F\+S\+ET}~(P\+W\+R\+\_\+\+B\+A\+SE -\/ \mbox{\hyperlink{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}{P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}})
\item 
\#define {\bfseries P\+W\+R\+\_\+\+C\+R\+\_\+\+O\+F\+F\+S\+ET}~0x00U
\item 
\#define {\bfseries P\+W\+R\+\_\+\+C\+S\+R\+\_\+\+O\+F\+F\+S\+ET}~0x04U
\item 
\#define {\bfseries P\+W\+R\+\_\+\+C\+R\+\_\+\+O\+F\+F\+S\+E\+T\+\_\+\+BB}~(P\+W\+R\+\_\+\+O\+F\+F\+S\+ET + P\+W\+R\+\_\+\+C\+R\+\_\+\+O\+F\+F\+S\+ET)
\item 
\#define {\bfseries P\+W\+R\+\_\+\+C\+S\+R\+\_\+\+O\+F\+F\+S\+E\+T\+\_\+\+BB}~(P\+W\+R\+\_\+\+O\+F\+F\+S\+ET + P\+W\+R\+\_\+\+C\+S\+R\+\_\+\+O\+F\+F\+S\+ET)
\item 
\#define {\bfseries D\+B\+P\+\_\+\+B\+I\+T\+\_\+\+N\+U\+M\+B\+ER}~P\+W\+R\+\_\+\+C\+R\+\_\+\+D\+B\+P\+\_\+\+Pos
\item 
\#define {\bfseries C\+R\+\_\+\+D\+B\+P\+\_\+\+BB}~(uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral__memory__map_gaed7efc100877000845c236ccdc9e144a}{P\+E\+R\+I\+P\+H\+\_\+\+B\+B\+\_\+\+B\+A\+SE}} + (P\+W\+R\+\_\+\+C\+R\+\_\+\+O\+F\+F\+S\+E\+T\+\_\+\+BB $\ast$ 32\+U) + (\+D\+B\+P\+\_\+\+B\+I\+T\+\_\+\+N\+U\+M\+B\+E\+R $\ast$ 4\+U))
\item 
\#define {\bfseries P\+V\+D\+E\+\_\+\+B\+I\+T\+\_\+\+N\+U\+M\+B\+ER}~P\+W\+R\+\_\+\+C\+R\+\_\+\+P\+V\+D\+E\+\_\+\+Pos
\item 
\#define {\bfseries C\+R\+\_\+\+P\+V\+D\+E\+\_\+\+BB}~(uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral__memory__map_gaed7efc100877000845c236ccdc9e144a}{P\+E\+R\+I\+P\+H\+\_\+\+B\+B\+\_\+\+B\+A\+SE}} + (P\+W\+R\+\_\+\+C\+R\+\_\+\+O\+F\+F\+S\+E\+T\+\_\+\+BB $\ast$ 32\+U) + (\+P\+V\+D\+E\+\_\+\+B\+I\+T\+\_\+\+N\+U\+M\+B\+E\+R $\ast$ 4\+U))
\item 
\#define {\bfseries V\+O\+S\+\_\+\+B\+I\+T\+\_\+\+N\+U\+M\+B\+ER}~P\+W\+R\+\_\+\+C\+R\+\_\+\+V\+O\+S\+\_\+\+Pos
\item 
\#define {\bfseries C\+R\+\_\+\+V\+O\+S\+\_\+\+BB}~(uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral__memory__map_gaed7efc100877000845c236ccdc9e144a}{P\+E\+R\+I\+P\+H\+\_\+\+B\+B\+\_\+\+B\+A\+SE}} + (P\+W\+R\+\_\+\+C\+R\+\_\+\+O\+F\+F\+S\+E\+T\+\_\+\+BB $\ast$ 32\+U) + (\+V\+O\+S\+\_\+\+B\+I\+T\+\_\+\+N\+U\+M\+B\+E\+R $\ast$ 4\+U))
\item 
\#define {\bfseries E\+W\+U\+P\+\_\+\+B\+I\+T\+\_\+\+N\+U\+M\+B\+ER}~P\+W\+R\+\_\+\+C\+S\+R\+\_\+\+E\+W\+U\+P\+\_\+\+Pos
\item 
\#define {\bfseries C\+S\+R\+\_\+\+E\+W\+U\+P\+\_\+\+BB}~(\mbox{\hyperlink{group___peripheral__memory__map_gaed7efc100877000845c236ccdc9e144a}{P\+E\+R\+I\+P\+H\+\_\+\+B\+B\+\_\+\+B\+A\+SE}} + (P\+W\+R\+\_\+\+C\+S\+R\+\_\+\+O\+F\+F\+S\+E\+T\+\_\+\+BB $\ast$ 32\+U) + (\+E\+W\+U\+P\+\_\+\+B\+I\+T\+\_\+\+N\+U\+M\+B\+E\+R $\ast$ 4\+U))
\item 
\#define {\bfseries I\+S\+\_\+\+P\+W\+R\+\_\+\+P\+V\+D\+\_\+\+L\+E\+V\+EL}(L\+E\+V\+EL)
\item 
\#define {\bfseries I\+S\+\_\+\+P\+W\+R\+\_\+\+P\+V\+D\+\_\+\+M\+O\+DE}(M\+O\+DE)
\item 
\#define {\bfseries I\+S\+\_\+\+P\+W\+R\+\_\+\+R\+E\+G\+U\+L\+A\+T\+OR}(R\+E\+G\+U\+L\+A\+T\+OR)
\item 
\#define {\bfseries I\+S\+\_\+\+P\+W\+R\+\_\+\+S\+L\+E\+E\+P\+\_\+\+E\+N\+T\+RY}(E\+N\+T\+RY)~(((E\+N\+T\+RY) == P\+W\+R\+\_\+\+S\+L\+E\+E\+P\+E\+N\+T\+R\+Y\+\_\+\+W\+FI) $\vert$$\vert$ ((E\+N\+T\+RY) == P\+W\+R\+\_\+\+S\+L\+E\+E\+P\+E\+N\+T\+R\+Y\+\_\+\+W\+FE))
\item 
\#define {\bfseries I\+S\+\_\+\+P\+W\+R\+\_\+\+S\+T\+O\+P\+\_\+\+E\+N\+T\+RY}(E\+N\+T\+RY)~(((E\+N\+T\+RY) == P\+W\+R\+\_\+\+S\+T\+O\+P\+E\+N\+T\+R\+Y\+\_\+\+W\+FI) $\vert$$\vert$ ((E\+N\+T\+RY) == P\+W\+R\+\_\+\+S\+T\+O\+P\+E\+N\+T\+R\+Y\+\_\+\+W\+FE))
\end{DoxyCompactItemize}
\subsection*{Functions}
\begin{DoxyCompactItemize}
\item 
void {\bfseries H\+A\+L\+\_\+\+P\+W\+R\+\_\+\+De\+Init} (void)
\item 
void {\bfseries H\+A\+L\+\_\+\+P\+W\+R\+\_\+\+Enable\+Bk\+Up\+Access} (void)
\item 
void {\bfseries H\+A\+L\+\_\+\+P\+W\+R\+\_\+\+Disable\+Bk\+Up\+Access} (void)
\item 
void {\bfseries H\+A\+L\+\_\+\+P\+W\+R\+\_\+\+Config\+P\+VD} (\mbox{\hyperlink{struct_p_w_r___p_v_d_type_def}{P\+W\+R\+\_\+\+P\+V\+D\+Type\+Def}} $\ast$s\+Config\+P\+VD)
\item 
void {\bfseries H\+A\+L\+\_\+\+P\+W\+R\+\_\+\+Enable\+P\+VD} (void)
\item 
void {\bfseries H\+A\+L\+\_\+\+P\+W\+R\+\_\+\+Disable\+P\+VD} (void)
\item 
void {\bfseries H\+A\+L\+\_\+\+P\+W\+R\+\_\+\+Enable\+Wake\+Up\+Pin} (uint32\+\_\+t Wake\+Up\+Pinx)
\item 
void {\bfseries H\+A\+L\+\_\+\+P\+W\+R\+\_\+\+Disable\+Wake\+Up\+Pin} (uint32\+\_\+t Wake\+Up\+Pinx)
\item 
void {\bfseries H\+A\+L\+\_\+\+P\+W\+R\+\_\+\+Enter\+S\+T\+O\+P\+Mode} (uint32\+\_\+t Regulator, uint8\+\_\+t S\+T\+O\+P\+Entry)
\item 
void {\bfseries H\+A\+L\+\_\+\+P\+W\+R\+\_\+\+Enter\+S\+L\+E\+E\+P\+Mode} (uint32\+\_\+t Regulator, uint8\+\_\+t S\+L\+E\+E\+P\+Entry)
\item 
void {\bfseries H\+A\+L\+\_\+\+P\+W\+R\+\_\+\+Enter\+S\+T\+A\+N\+D\+B\+Y\+Mode} (void)
\item 
void {\bfseries H\+A\+L\+\_\+\+P\+W\+R\+\_\+\+P\+V\+D\+\_\+\+I\+R\+Q\+Handler} (void)
\item 
void {\bfseries H\+A\+L\+\_\+\+P\+W\+R\+\_\+\+P\+V\+D\+Callback} (void)
\item 
void {\bfseries H\+A\+L\+\_\+\+P\+W\+R\+\_\+\+Enable\+Sleep\+On\+Exit} (void)
\item 
void {\bfseries H\+A\+L\+\_\+\+P\+W\+R\+\_\+\+Disable\+Sleep\+On\+Exit} (void)
\item 
void {\bfseries H\+A\+L\+\_\+\+P\+W\+R\+\_\+\+Enable\+S\+E\+V\+On\+Pend} (void)
\item 
void {\bfseries H\+A\+L\+\_\+\+P\+W\+R\+\_\+\+Disable\+S\+E\+V\+On\+Pend} (void)
\end{DoxyCompactItemize}


\subsection{Detailed Description}
Header file of P\+WR H\+AL module. 

\begin{DoxyAuthor}{Author}
M\+CD Application Team 
\end{DoxyAuthor}
\begin{DoxyAttention}{Attention}

\end{DoxyAttention}
\subsubsection*{\begin{center}\copyright{} C\+O\+P\+Y\+R\+I\+G\+H\+T(c) 2017 S\+T\+Microelectronics\end{center} }

Redistribution and use in source and binary forms, with or without modification, are permitted provided that the following conditions are met\+:
\begin{DoxyEnumerate}
\item Redistributions of source code must retain the above copyright notice, this list of conditions and the following disclaimer.
\item Redistributions in binary form must reproduce the above copyright notice, this list of conditions and the following disclaimer in the documentation and/or other materials provided with the distribution.
\item Neither the name of S\+T\+Microelectronics nor the names of its contributors may be used to endorse or promote products derived from this software without specific prior written permission.
\end{DoxyEnumerate}

T\+H\+IS S\+O\+F\+T\+W\+A\+RE IS P\+R\+O\+V\+I\+D\+ED BY T\+HE C\+O\+P\+Y\+R\+I\+G\+HT H\+O\+L\+D\+E\+RS A\+ND C\+O\+N\+T\+R\+I\+B\+U\+T\+O\+RS \char`\"{}\+A\+S I\+S\char`\"{} A\+ND A\+NY E\+X\+P\+R\+E\+SS OR I\+M\+P\+L\+I\+ED W\+A\+R\+R\+A\+N\+T\+I\+ES, I\+N\+C\+L\+U\+D\+I\+NG, B\+UT N\+OT L\+I\+M\+I\+T\+ED TO, T\+HE I\+M\+P\+L\+I\+ED W\+A\+R\+R\+A\+N\+T\+I\+ES OF M\+E\+R\+C\+H\+A\+N\+T\+A\+B\+I\+L\+I\+TY A\+ND F\+I\+T\+N\+E\+SS F\+OR A P\+A\+R\+T\+I\+C\+U\+L\+AR P\+U\+R\+P\+O\+SE A\+RE D\+I\+S\+C\+L\+A\+I\+M\+ED. IN NO E\+V\+E\+NT S\+H\+A\+LL T\+HE C\+O\+P\+Y\+R\+I\+G\+HT H\+O\+L\+D\+ER OR C\+O\+N\+T\+R\+I\+B\+U\+T\+O\+RS BE L\+I\+A\+B\+LE F\+OR A\+NY D\+I\+R\+E\+CT, I\+N\+D\+I\+R\+E\+CT, I\+N\+C\+I\+D\+E\+N\+T\+AL, S\+P\+E\+C\+I\+AL, E\+X\+E\+M\+P\+L\+A\+RY, OR C\+O\+N\+S\+E\+Q\+U\+E\+N\+T\+I\+AL D\+A\+M\+A\+G\+ES (I\+N\+C\+L\+U\+D\+I\+NG, B\+UT N\+OT L\+I\+M\+I\+T\+ED TO, P\+R\+O\+C\+U\+R\+E\+M\+E\+NT OF S\+U\+B\+S\+T\+I\+T\+U\+TE G\+O\+O\+DS OR S\+E\+R\+V\+I\+C\+ES; L\+O\+SS OF U\+SE, D\+A\+TA, OR P\+R\+O\+F\+I\+TS; OR B\+U\+S\+I\+N\+E\+SS I\+N\+T\+E\+R\+R\+U\+P\+T\+I\+ON) H\+O\+W\+E\+V\+ER C\+A\+U\+S\+ED A\+ND ON A\+NY T\+H\+E\+O\+RY OF L\+I\+A\+B\+I\+L\+I\+TY, W\+H\+E\+T\+H\+ER IN C\+O\+N\+T\+R\+A\+CT, S\+T\+R\+I\+CT L\+I\+A\+B\+I\+L\+I\+TY, OR T\+O\+RT (I\+N\+C\+L\+U\+D\+I\+NG N\+E\+G\+L\+I\+G\+E\+N\+CE OR O\+T\+H\+E\+R\+W\+I\+SE) A\+R\+I\+S\+I\+NG IN A\+NY W\+AY O\+UT OF T\+HE U\+SE OF T\+H\+IS S\+O\+F\+T\+W\+A\+RE, E\+V\+EN IF A\+D\+V\+I\+S\+ED OF T\+HE P\+O\+S\+S\+I\+B\+I\+L\+I\+TY OF S\+U\+CH D\+A\+M\+A\+GE. 