project	condition	sample
HTWM5DRXY	T2ctl1-a	758
HTWM5DRXY	T2ctl1-b	759
HTWFYDRXY	T2ctl1-c	760
HGTCTDRXY	T2ctl2-a	761
HTWFYDRXY	T2ctl2-b	762
HTWFYDRXY	T2ctl2-c	763
HGTCTDRXY	T2ctl3-a	764
HTWFYDRXY	T2ctl3-b	765
HTWKJDRXY	T2ctl3-c	766
HGTCTDRXY	T2dom1-a	767
HGTCTDRXY	T2dom1-b	768
HGTCTDRXY	T2dom1-c	769
HGTCTDRXY	T2dom2-a	770
HTWFYDRXY	T2dom2-b	771
HTWFYDRXY	T2dom2-c	772
HTWFYDRXY	T2dom3-a	773
HTWFYDRXY	T2dom3-b	774
HTWFYDRXY	T2dom3-c	775
HTWFYDRXY	T4ctl1-a	785
HTWKJDRXY	T4ctl1-b	786
HTWFYDRXY	T4ctl1-c	787
HTWFYDRXY	T4ctl2-a	788
HTWFYDRXY	T4ctl2-b	789
HTWFYDRXY	T4ctl2-c	790
HTWFYDRXY	T4ctl3-a	791
HTWFYDRXY	T4ctl3-b	792
HTWFYDRXY	T4ctl3-c	793
HTWFYDRXY	T4dom1-a	794
HTWFYDRXY	T4dom1-b	795
HTWFYDRXY	T4dom1-c	796
HTWKJDRXY	T4dom2-a	797
HTWKJDRXY	T4dom2-b	798
HTWKJDRXY	T4dom2-c	799
HTWKJDRXY	T4dom3-a	800
HTWKJDRXY	T4dom3-b	801
HTWKJDRXY	T4dom3-c	802
