#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Thu Apr 26 12:24:46 2018
# Process ID: 3588
# Current directory: C:/Users/lab/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.runs/synth_2
# Command line: vivado.exe -log CPU_top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source CPU_top.tcl
# Log file: C:/Users/lab/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.runs/synth_2/CPU_top.vds
# Journal file: C:/Users/lab/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.runs/synth_2\vivado.jou
#-----------------------------------------------------------
source CPU_top.tcl -notrace
Command: synth_design -top CPU_top -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t-csg324'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t-csg324'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3756 
WARNING: [Synth 8-2611] redeclaration of ansi port choose is not allowed [C:/Users/lab/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/scan_seg.v:13]
WARNING: [Synth 8-976] choose has already been declared [C:/Users/lab/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/scan_seg.v:13]
WARNING: [Synth 8-2654] second declaration of choose ignored [C:/Users/lab/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/scan_seg.v:13]
INFO: [Synth 8-994] choose is declared here [C:/Users/lab/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/scan_seg.v:10]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 340.203 ; gain = 89.148
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'CPU_top' [C:/Users/lab/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/CPU_top.v:3]
INFO: [Synth 8-638] synthesizing module 'clock_all' [C:/Users/lab/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/clock_all.v:2]
	Parameter N1 bound to: 30'b000000000000000000000000001010 
	Parameter N2 bound to: 30'b000000000000011000011010100000 
INFO: [Synth 8-256] done synthesizing module 'clock_all' (1#1) [C:/Users/lab/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/clock_all.v:2]
INFO: [Synth 8-638] synthesizing module 'key_test' [C:/Users/lab/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/key_test.v:3]
INFO: [Synth 8-256] done synthesizing module 'key_test' (2#1) [C:/Users/lab/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/key_test.v:3]
INFO: [Synth 8-638] synthesizing module 'CPU' [C:/Users/lab/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/CPU.v:3]
INFO: [Synth 8-638] synthesizing module 'ControlUnit' [C:/Users/lab/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/ControlUnit.v:2]
INFO: [Synth 8-256] done synthesizing module 'ControlUnit' (3#1) [C:/Users/lab/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/ControlUnit.v:2]
INFO: [Synth 8-638] synthesizing module 'CS' [C:/Users/lab/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/CS.v:3]
INFO: [Synth 8-256] done synthesizing module 'CS' (4#1) [C:/Users/lab/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/CS.v:3]
INFO: [Synth 8-638] synthesizing module 'ALU' [C:/Users/lab/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/ALU.v:3]
INFO: [Synth 8-256] done synthesizing module 'ALU' (5#1) [C:/Users/lab/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/ALU.v:3]
INFO: [Synth 8-638] synthesizing module 'MAR' [C:/Users/lab/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/MAR.v:3]
INFO: [Synth 8-256] done synthesizing module 'MAR' (6#1) [C:/Users/lab/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/MAR.v:3]
INFO: [Synth 8-638] synthesizing module 'MBR' [C:/Users/lab/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/MBR.v:3]
INFO: [Synth 8-256] done synthesizing module 'MBR' (7#1) [C:/Users/lab/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/MBR.v:3]
INFO: [Synth 8-638] synthesizing module 'PC' [C:/Users/lab/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/PC.v:3]
INFO: [Synth 8-256] done synthesizing module 'PC' (8#1) [C:/Users/lab/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/PC.v:3]
INFO: [Synth 8-638] synthesizing module 'IR' [C:/Users/lab/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/IR.v:3]
INFO: [Synth 8-256] done synthesizing module 'IR' (9#1) [C:/Users/lab/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/IR.v:3]
INFO: [Synth 8-638] synthesizing module 'BR' [C:/Users/lab/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/BR.v:3]
INFO: [Synth 8-256] done synthesizing module 'BR' (10#1) [C:/Users/lab/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/BR.v:3]
INFO: [Synth 8-638] synthesizing module 'ACC' [C:/Users/lab/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/ACC.v:3]
INFO: [Synth 8-256] done synthesizing module 'ACC' (11#1) [C:/Users/lab/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/ACC.v:3]
INFO: [Synth 8-256] done synthesizing module 'CPU' (12#1) [C:/Users/lab/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/CPU.v:3]
INFO: [Synth 8-638] synthesizing module 'Memory' [C:/Users/lab/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/Memory.v:17]
INFO: [Synth 8-256] done synthesizing module 'Memory' (13#1) [C:/Users/lab/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/Memory.v:17]
INFO: [Synth 8-638] synthesizing module 'binary_to_BCD' [C:/Users/lab/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/binary_to_BCD.v:2]
INFO: [Synth 8-256] done synthesizing module 'binary_to_BCD' (14#1) [C:/Users/lab/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/binary_to_BCD.v:2]
INFO: [Synth 8-638] synthesizing module 'scan_seg' [C:/Users/lab/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/scan_seg.v:2]
INFO: [Synth 8-256] done synthesizing module 'scan_seg' (15#1) [C:/Users/lab/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/scan_seg.v:2]
INFO: [Synth 8-256] done synthesizing module 'CPU_top' (16#1) [C:/Users/lab/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/CPU_top.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 386.664 ; gain = 135.609
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 386.664 ; gain = 135.609
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/lab/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.srcs/constrs_1/new/top_constrs.xdc]
Finished Parsing XDC File [C:/Users/lab/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.srcs/constrs_1/new/top_constrs.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/lab/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.srcs/constrs_1/new/top_constrs.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/CPU_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/CPU_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 699.457 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 699.457 ; gain = 448.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 699.457 ; gain = 448.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 699.457 ; gain = 448.402
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "clk_N1" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk_N1" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk_N2" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk_N2" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "key_value" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element cnt_base_reg was removed.  [C:/Users/lab/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/key_test.v:18]
INFO: [Synth 8-5546] ROM "CS" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "CAR" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element CAR_reg was removed.  [C:/Users/lab/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/ControlUnit.v:14]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/lab/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/ALU.v:13]
INFO: [Synth 8-5546] ROM "ALU_temp" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element PC_reg was removed.  [C:/Users/lab/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/PC.v:13]
INFO: [Synth 8-5546] ROM "memo_reg[255]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memo_reg[254]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memo_reg[253]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memo_reg[252]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memo_reg[251]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memo_reg[250]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memo_reg[249]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memo_reg[248]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memo_reg[247]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memo_reg[246]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memo_reg[245]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memo_reg[244]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memo_reg[243]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memo_reg[242]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memo_reg[241]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memo_reg[240]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memo_reg[239]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memo_reg[238]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memo_reg[237]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memo_reg[236]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memo_reg[235]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memo_reg[234]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memo_reg[233]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memo_reg[232]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memo_reg[231]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memo_reg[230]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memo_reg[229]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memo_reg[228]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memo_reg[227]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memo_reg[226]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memo_reg[225]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memo_reg[224]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memo_reg[223]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memo_reg[222]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memo_reg[221]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memo_reg[220]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memo_reg[219]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memo_reg[218]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memo_reg[217]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memo_reg[216]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memo_reg[215]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memo_reg[214]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memo_reg[213]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memo_reg[212]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memo_reg[211]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memo_reg[210]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memo_reg[209]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memo_reg[208]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memo_reg[207]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memo_reg[206]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memo_reg[205]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memo_reg[204]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memo_reg[203]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memo_reg[202]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memo_reg[201]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memo_reg[200]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memo_reg[199]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memo_reg[198]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memo_reg[197]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memo_reg[196]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memo_reg[195]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memo_reg[194]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memo_reg[193]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memo_reg[192]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memo_reg[191]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memo_reg[190]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memo_reg[189]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memo_reg[188]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memo_reg[187]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memo_reg[186]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memo_reg[185]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memo_reg[184]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memo_reg[183]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memo_reg[182]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memo_reg[181]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memo_reg[180]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memo_reg[179]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memo_reg[178]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memo_reg[177]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memo_reg[176]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memo_reg[175]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memo_reg[174]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memo_reg[173]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memo_reg[172]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memo_reg[171]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memo_reg[170]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memo_reg[169]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memo_reg[168]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memo_reg[167]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memo_reg[166]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memo_reg[165]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memo_reg[164]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memo_reg[163]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memo_reg[162]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memo_reg[161]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memo_reg[160]" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-802] inferred FSM for state register 'choose_reg' in module 'scan_seg'
WARNING: [Synth 8-6014] Unused sequential element choose_reg was removed.  [C:/Users/lab/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/scan_seg.v:18]
WARNING: [Synth 8-327] inferring latch for variable 'sign_reg' [C:/Users/lab/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/binary_to_BCD.v:19]
WARNING: [Synth 8-327] inferring latch for variable 'unsign_Num_reg' [C:/Users/lab/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/binary_to_BCD.v:20]
WARNING: [Synth 8-6014] Unused sequential element choose_reg was removed.  [C:/Users/lab/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/scan_seg.v:18]
WARNING: [Synth 8-6014] Unused sequential element choose_reg was removed.  [C:/Users/lab/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/scan_seg.v:18]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              000 |                         11011111
                 iSTATE0 |                              001 |                         11101111
                 iSTATE1 |                              010 |                         11110111
                 iSTATE2 |                              011 |                         11111011
                 iSTATE3 |                              100 |                         11111101
                 iSTATE4 |                              101 |                         11111110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'choose_reg' using encoding 'sequential' in module 'scan_seg'
WARNING: [Synth 8-6014] Unused sequential element choose_reg was removed.  [C:/Users/lab/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/scan_seg.v:18]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 699.457 ; gain = 448.402
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     30 Bit       Adders := 2     
	   3 Input     16 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 4     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 44    
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               30 Bit    Registers := 2     
	               16 Bit    Registers := 262   
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	  19 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 7     
	  11 Input     16 Bit        Muxes := 1     
	  17 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 5     
	   6 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 35    
	   6 Input      4 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 270   
	  15 Input      1 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module clock_all 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     30 Bit       Adders := 2     
+---Registers : 
	               30 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module key_test 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ControlUnit 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	  19 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	  17 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	  15 Input      1 Bit        Muxes := 1     
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	  11 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 1     
Module MAR 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module MBR 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module PC 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module IR 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module BR 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module ACC 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module Memory 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 257   
+---Muxes : 
	   2 Input      1 Bit        Muxes := 256   
Module binary_to_BCD 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 44    
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 35    
	   2 Input      1 Bit        Muxes := 1     
Module scan_seg 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   6 Input      8 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element u_clock_all/cnt1_reg was removed.  [C:/Users/lab/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/clock_all.v:19]
WARNING: [Synth 8-6014] Unused sequential element u_clock_all/clk_N1_reg was removed.  [C:/Users/lab/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/clock_all.v:35]
INFO: [Synth 8-5545] ROM "u_clock_all/clk_N2" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "u_clock_all/clk_N2" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element u_key_test/cnt_base_reg was removed.  [C:/Users/lab/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/key_test.v:18]
WARNING: [Synth 8-6014] Unused sequential element u_CPU/u_ControlUnit/CAR_reg was removed.  [C:/Users/lab/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/ControlUnit.v:14]
WARNING: [Synth 8-6014] Unused sequential element u_CPU/u_PC/PC_reg was removed.  [C:/Users/lab/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/PC.v:13]
DSP Report: Generating DSP u_CPU/u_ALU/ALU_temp0, operation Mode is: A''*B''.
DSP Report: register u_CPU/u_MBR/MBR_reg is absorbed into DSP u_CPU/u_ALU/ALU_temp0.
DSP Report: register u_CPU/u_BR/BR_reg is absorbed into DSP u_CPU/u_ALU/ALU_temp0.
DSP Report: register u_CPU/u_ALU/ALU_temp_reg is absorbed into DSP u_CPU/u_ALU/ALU_temp0.
DSP Report: register u_CPU/u_ACC/ACC_reg is absorbed into DSP u_CPU/u_ALU/ALU_temp0.
DSP Report: operator u_CPU/u_ALU/ALU_temp0 is absorbed into DSP u_CPU/u_ALU/ALU_temp0.
WARNING: [Synth 8-3332] Sequential element (u_binary_to_BCD/unsign_Num_reg[15]) is unused and will be removed from module CPU_top.
WARNING: [Synth 8-3332] Sequential element (u_binary_to_BCD/unsign_Num_reg[14]) is unused and will be removed from module CPU_top.
WARNING: [Synth 8-3332] Sequential element (u_binary_to_BCD/unsign_Num_reg[13]) is unused and will be removed from module CPU_top.
WARNING: [Synth 8-3332] Sequential element (u_binary_to_BCD/unsign_Num_reg[12]) is unused and will be removed from module CPU_top.
WARNING: [Synth 8-3332] Sequential element (u_binary_to_BCD/unsign_Num_reg[11]) is unused and will be removed from module CPU_top.
WARNING: [Synth 8-3332] Sequential element (u_binary_to_BCD/unsign_Num_reg[10]) is unused and will be removed from module CPU_top.
WARNING: [Synth 8-3332] Sequential element (u_binary_to_BCD/unsign_Num_reg[9]) is unused and will be removed from module CPU_top.
WARNING: [Synth 8-3332] Sequential element (u_binary_to_BCD/unsign_Num_reg[8]) is unused and will be removed from module CPU_top.
WARNING: [Synth 8-3332] Sequential element (u_binary_to_BCD/unsign_Num_reg[7]) is unused and will be removed from module CPU_top.
WARNING: [Synth 8-3332] Sequential element (u_binary_to_BCD/unsign_Num_reg[6]) is unused and will be removed from module CPU_top.
WARNING: [Synth 8-3332] Sequential element (u_binary_to_BCD/unsign_Num_reg[5]) is unused and will be removed from module CPU_top.
WARNING: [Synth 8-3332] Sequential element (u_binary_to_BCD/unsign_Num_reg[4]) is unused and will be removed from module CPU_top.
WARNING: [Synth 8-3332] Sequential element (u_binary_to_BCD/unsign_Num_reg[3]) is unused and will be removed from module CPU_top.
WARNING: [Synth 8-3332] Sequential element (u_binary_to_BCD/unsign_Num_reg[2]) is unused and will be removed from module CPU_top.
WARNING: [Synth 8-3332] Sequential element (u_binary_to_BCD/unsign_Num_reg[1]) is unused and will be removed from module CPU_top.
WARNING: [Synth 8-3332] Sequential element (u_binary_to_BCD/unsign_Num_reg[0]) is unused and will be removed from module CPU_top.
INFO: [Synth 8-3886] merging instance 'i_3/u_CPU/u_ControlUnit/CAR_reg[6]' (FDRE) to 'i_3/u_CPU/u_ControlUnit/CAR_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_3/u_CPU/u_ControlUnit/CAR_reg[5]' (FDRE) to 'i_3/u_CPU/u_ControlUnit/CAR_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_3/\u_CPU/u_ControlUnit/CAR_reg[7] )
WARNING: [Synth 8-3332] Sequential element (u_CPU/u_ControlUnit/CAR_reg[7]) is unused and will be removed from module CPU_top.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 699.457 ; gain = 448.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|CPU_top     | A''*B''     | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 0    | 0    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:46 ; elapsed = 00:00:51 . Memory (MB): peak = 721.484 ; gain = 470.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:47 ; elapsed = 00:00:51 . Memory (MB): peak = 724.492 ; gain = 473.438
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:49 ; elapsed = 00:00:53 . Memory (MB): peak = 750.543 ; gain = 499.488
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:50 ; elapsed = 00:00:54 . Memory (MB): peak = 750.543 ; gain = 499.488
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:50 ; elapsed = 00:00:54 . Memory (MB): peak = 750.543 ; gain = 499.488
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:50 ; elapsed = 00:00:55 . Memory (MB): peak = 750.543 ; gain = 499.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:50 ; elapsed = 00:00:55 . Memory (MB): peak = 750.543 ; gain = 499.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:50 ; elapsed = 00:00:55 . Memory (MB): peak = 750.543 ; gain = 499.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:50 ; elapsed = 00:00:55 . Memory (MB): peak = 750.543 ; gain = 499.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     2|
|2     |CARRY4  |   113|
|3     |DSP48E1 |     1|
|4     |LUT1    |   116|
|5     |LUT2    |    68|
|6     |LUT3    |   114|
|7     |LUT4    |    79|
|8     |LUT5    |   293|
|9     |LUT6    |  1468|
|10    |MUXF7   |   544|
|11    |MUXF8   |   272|
|12    |XORCY   |     1|
|13    |FDRE    |  4239|
|14    |FDSE    |    81|
|15    |LDP     |     1|
|16    |IBUF    |     2|
|17    |OBUF    |    33|
+------+--------+------+

Report Instance Areas: 
+------+------------------+--------------+------+
|      |Instance          |Module        |Cells |
+------+------------------+--------------+------+
|1     |top               |              |  7427|
|2     |  u_CPU           |CPU           |  1204|
|3     |    u_ACC         |ACC           |   196|
|4     |    u_ALU         |ALU           |    45|
|5     |    u_BR          |BR            |   441|
|6     |    u_ControlUnit |ControlUnit   |    44|
|7     |    u_IR          |IR            |    48|
|8     |    u_MAR         |MAR           |   342|
|9     |    u_MBR         |MBR           |    60|
|10    |    u_PC          |PC            |    28|
|11    |  u_Memory        |Memory        |  6016|
|12    |  u_binary_to_BCD |binary_to_BCD |     3|
|13    |  u_clock_all     |clock_all     |    83|
|14    |  u_key_test      |key_test      |    55|
|15    |  u_scan_seg      |scan_seg      |    26|
+------+------------------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:50 ; elapsed = 00:00:55 . Memory (MB): peak = 750.543 ; gain = 499.488
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 31 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:37 ; elapsed = 00:00:45 . Memory (MB): peak = 750.543 ; gain = 186.695
Synthesis Optimization Complete : Time (s): cpu = 00:00:50 ; elapsed = 00:00:55 . Memory (MB): peak = 750.543 ; gain = 499.488
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 118 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'CPU_top' is not ideal for floorplanning, since the cellview 'Memory' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 1 instances
  LDP => LDPE (inverted pins: G): 1 instances

157 Infos, 35 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:53 ; elapsed = 00:01:01 . Memory (MB): peak = 750.543 ; gain = 506.250
INFO: [Common 17-1381] The checkpoint 'C:/Users/lab/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.runs/synth_2/CPU_top.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.124 . Memory (MB): peak = 750.543 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Apr 26 12:25:51 2018...
