# do lab5.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:35:28 on Jun 08,2021
# vlog -work work lab5.vo 
# -- Compiling module pc16
# 
# Top level modules:
# 	pc16
# End time: 20:35:28 on Jun 08,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:35:29 on Jun 08,2021
# vlog -work work Waveform4.vwf.vt 
# -- Compiling module pc16_vlg_vec_tst
# 
# Top level modules:
# 	pc16_vlg_vec_tst
# End time: 20:35:29 on Jun 08,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -novopt -c -t 1ps -L cyclone10lp_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.pc16_vlg_vec_tst 
# Start time: 20:35:29 on Jun 08,2021
# Loading work.pc16_vlg_vec_tst
# Loading work.pc16
# Loading cyclone10lp_ver.cyclone10lp_io_obuf
# Loading cyclone10lp_ver.cyclone10lp_io_ibuf
# Loading cyclone10lp_ver.cyclone10lp_lcell_comb
# Loading altera_ver.dffeas
# Loading altera_ver.PRIM_GDFF_LOW
# after#25
# ** Note: $finish    : Waveform4.vwf.vt(56)
#    Time: 1 us  Iteration: 0  Instance: /pc16_vlg_vec_tst
# End time: 20:35:29 on Jun 08,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
