{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1764797645290 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 25.1std.0 Build 1129 10/21/2025 SC Lite Edition " "Version 25.1std.0 Build 1129 10/21/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1764797645291 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec  3 16:34:05 2025 " "Processing started: Wed Dec  3 16:34:05 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1764797645291 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764797645291 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Datapath -c Datapath " "Command: quartus_map --read_settings_files=on --write_settings_files=off Datapath -c Datapath" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764797645291 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1764797645617 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1764797645617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Adder-structure " "Found design unit 1: Adder-structure" {  } { { "Adder.vhd" "" { Text "C:/Users/anish/Downloads/FINAL_PROJECT/Quartus/Adder.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764797663252 ""} { "Info" "ISGN_ENTITY_NAME" "1 Adder " "Found entity 1: Adder" {  } { { "Adder.vhd" "" { Text "C:/Users/anish/Downloads/FINAL_PROJECT/Quartus/Adder.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764797663252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764797663252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.bdf 1 1 " "Found 1 design units, including 1 entities, in source file datapath.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Datapath " "Found entity 1: Datapath" {  } { { "Datapath.bdf" "" { Schematic "C:/Users/anish/Downloads/FINAL_PROJECT/Quartus/Datapath.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764797663254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764797663254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftl2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shiftl2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ShiftL2-internal " "Found design unit 1: ShiftL2-internal" {  } { { "ShiftL2.vhd" "" { Text "C:/Users/anish/Downloads/FINAL_PROJECT/Quartus/ShiftL2.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764797663256 ""} { "Info" "ISGN_ENTITY_NAME" "1 ShiftL2 " "Found entity 1: ShiftL2" {  } { { "ShiftL2.vhd" "" { Text "C:/Users/anish/Downloads/FINAL_PROJECT/Quartus/ShiftL2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764797663256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764797663256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_ext.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sign_ext.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Sign_Ext-internal " "Found design unit 1: Sign_Ext-internal" {  } { { "Sign_Ext.vhd" "" { Text "C:/Users/anish/Downloads/FINAL_PROJECT/Quartus/Sign_Ext.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764797663259 ""} { "Info" "ISGN_ENTITY_NAME" "1 Sign_Ext " "Found entity 1: Sign_Ext" {  } { { "Sign_Ext.vhd" "" { Text "C:/Users/anish/Downloads/FINAL_PROJECT/Quartus/Sign_Ext.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764797663259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764797663259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registerfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegisterFile-internal " "Found design unit 1: RegisterFile-internal" {  } { { "RegisterFile.vhd" "" { Text "C:/Users/anish/Downloads/FINAL_PROJECT/Quartus/RegisterFile.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764797663261 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile " "Found entity 1: RegisterFile" {  } { { "RegisterFile.vhd" "" { Text "C:/Users/anish/Downloads/FINAL_PROJECT/Quartus/RegisterFile.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764797663261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764797663261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_2_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux_2_1-behavioral " "Found design unit 1: Mux_2_1-behavioral" {  } { { "Mux_2_1.vhd" "" { Text "C:/Users/anish/Downloads/FINAL_PROJECT/Quartus/Mux_2_1.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764797663264 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux_2_1 " "Found entity 1: Mux_2_1" {  } { { "Mux_2_1.vhd" "" { Text "C:/Users/anish/Downloads/FINAL_PROJECT/Quartus/Mux_2_1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764797663264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764797663264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructionmem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file instructionmem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 InstructionMem-internal " "Found design unit 1: InstructionMem-internal" {  } { { "InstructionMem.vhd" "" { Text "C:/Users/anish/Downloads/FINAL_PROJECT/Quartus/InstructionMem.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764797663266 ""} { "Info" "ISGN_ENTITY_NAME" "1 InstructionMem " "Found entity 1: InstructionMem" {  } { { "InstructionMem.vhd" "" { Text "C:/Users/anish/Downloads/FINAL_PROJECT/Quartus/InstructionMem.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764797663266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764797663266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU_Controller-internal " "Found design unit 1: ALU_Controller-internal" {  } { { "ALU_Controller.vhd" "" { Text "C:/Users/anish/Downloads/FINAL_PROJECT/Quartus/ALU_Controller.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764797663268 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU_Controller " "Found entity 1: ALU_Controller" {  } { { "ALU_Controller.vhd" "" { Text "C:/Users/anish/Downloads/FINAL_PROJECT/Quartus/ALU_Controller.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764797663268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764797663268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dmem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dmem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DMem-internal " "Found design unit 1: DMem-internal" {  } { { "DMem.vhd" "" { Text "C:/Users/anish/Downloads/FINAL_PROJECT/Quartus/DMem.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764797663270 ""} { "Info" "ISGN_ENTITY_NAME" "1 DMem " "Found entity 1: DMem" {  } { { "DMem.vhd" "" { Text "C:/Users/anish/Downloads/FINAL_PROJECT/Quartus/DMem.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764797663270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764797663270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "maincontrol.vhd 2 1 " "Found 2 design units, including 1 entities, in source file maincontrol.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MainControl-internal " "Found design unit 1: MainControl-internal" {  } { { "MainControl.vhd" "" { Text "C:/Users/anish/Downloads/FINAL_PROJECT/Quartus/MainControl.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764797663273 ""} { "Info" "ISGN_ENTITY_NAME" "1 MainControl " "Found entity 1: MainControl" {  } { { "MainControl.vhd" "" { Text "C:/Users/anish/Downloads/FINAL_PROJECT/Quartus/MainControl.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764797663273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764797663273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-internal " "Found design unit 1: ALU-internal" {  } { { "ALU.vhd" "" { Text "C:/Users/anish/Downloads/FINAL_PROJECT/Quartus/ALU.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764797663275 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "C:/Users/anish/Downloads/FINAL_PROJECT/Quartus/ALU.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764797663275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764797663275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC-internal " "Found design unit 1: PC-internal" {  } { { "PC.vhd" "" { Text "C:/Users/anish/Downloads/FINAL_PROJECT/Quartus/PC.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764797663277 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.vhd" "" { Text "C:/Users/anish/Downloads/FINAL_PROJECT/Quartus/PC.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764797663277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764797663277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2_1_5b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_2_1_5b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux_2_1_5b-behavioral " "Found design unit 1: Mux_2_1_5b-behavioral" {  } { { "Mux_2_1_5b.vhd" "" { Text "C:/Users/anish/Downloads/FINAL_PROJECT/Quartus/Mux_2_1_5b.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764797663280 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux_2_1_5b " "Found entity 1: Mux_2_1_5b" {  } { { "Mux_2_1_5b.vhd" "" { Text "C:/Users/anish/Downloads/FINAL_PROJECT/Quartus/Mux_2_1_5b.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764797663280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764797663280 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Datapath " "Elaborating entity \"Datapath\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1764797663349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MainControl MainControl:inst6 " "Elaborating entity \"MainControl\" for hierarchy \"MainControl:inst6\"" {  } { { "Datapath.bdf" "inst6" { Schematic "C:/Users/anish/Downloads/FINAL_PROJECT/Quartus/Datapath.bdf" { { 0 400 592 176 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764797663396 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "RegDst MainControl.vhd(14) " "VHDL Process Statement warning at MainControl.vhd(14): inferring latch(es) for signal or variable \"RegDst\", which holds its previous value in one or more paths through the process" {  } { { "MainControl.vhd" "" { Text "C:/Users/anish/Downloads/FINAL_PROJECT/Quartus/MainControl.vhd" 14 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1764797663398 "|Datapath|MainControl:inst6"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ALUSrc MainControl.vhd(14) " "VHDL Process Statement warning at MainControl.vhd(14): inferring latch(es) for signal or variable \"ALUSrc\", which holds its previous value in one or more paths through the process" {  } { { "MainControl.vhd" "" { Text "C:/Users/anish/Downloads/FINAL_PROJECT/Quartus/MainControl.vhd" 14 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1764797663398 "|Datapath|MainControl:inst6"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ALUop MainControl.vhd(14) " "VHDL Process Statement warning at MainControl.vhd(14): inferring latch(es) for signal or variable \"ALUop\", which holds its previous value in one or more paths through the process" {  } { { "MainControl.vhd" "" { Text "C:/Users/anish/Downloads/FINAL_PROJECT/Quartus/MainControl.vhd" 14 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1764797663398 "|Datapath|MainControl:inst6"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "MemRead MainControl.vhd(14) " "VHDL Process Statement warning at MainControl.vhd(14): inferring latch(es) for signal or variable \"MemRead\", which holds its previous value in one or more paths through the process" {  } { { "MainControl.vhd" "" { Text "C:/Users/anish/Downloads/FINAL_PROJECT/Quartus/MainControl.vhd" 14 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1764797663398 "|Datapath|MainControl:inst6"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "MemWrite MainControl.vhd(14) " "VHDL Process Statement warning at MainControl.vhd(14): inferring latch(es) for signal or variable \"MemWrite\", which holds its previous value in one or more paths through the process" {  } { { "MainControl.vhd" "" { Text "C:/Users/anish/Downloads/FINAL_PROJECT/Quartus/MainControl.vhd" 14 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1764797663399 "|Datapath|MainControl:inst6"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Branch MainControl.vhd(14) " "VHDL Process Statement warning at MainControl.vhd(14): inferring latch(es) for signal or variable \"Branch\", which holds its previous value in one or more paths through the process" {  } { { "MainControl.vhd" "" { Text "C:/Users/anish/Downloads/FINAL_PROJECT/Quartus/MainControl.vhd" 14 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1764797663399 "|Datapath|MainControl:inst6"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "RegWrite MainControl.vhd(14) " "VHDL Process Statement warning at MainControl.vhd(14): inferring latch(es) for signal or variable \"RegWrite\", which holds its previous value in one or more paths through the process" {  } { { "MainControl.vhd" "" { Text "C:/Users/anish/Downloads/FINAL_PROJECT/Quartus/MainControl.vhd" 14 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1764797663399 "|Datapath|MainControl:inst6"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "MemtoReg MainControl.vhd(14) " "VHDL Process Statement warning at MainControl.vhd(14): inferring latch(es) for signal or variable \"MemtoReg\", which holds its previous value in one or more paths through the process" {  } { { "MainControl.vhd" "" { Text "C:/Users/anish/Downloads/FINAL_PROJECT/Quartus/MainControl.vhd" 14 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1764797663399 "|Datapath|MainControl:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MemtoReg MainControl.vhd(14) " "Inferred latch for \"MemtoReg\" at MainControl.vhd(14)" {  } { { "MainControl.vhd" "" { Text "C:/Users/anish/Downloads/FINAL_PROJECT/Quartus/MainControl.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764797663399 "|Datapath|MainControl:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegWrite MainControl.vhd(14) " "Inferred latch for \"RegWrite\" at MainControl.vhd(14)" {  } { { "MainControl.vhd" "" { Text "C:/Users/anish/Downloads/FINAL_PROJECT/Quartus/MainControl.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764797663399 "|Datapath|MainControl:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Branch MainControl.vhd(14) " "Inferred latch for \"Branch\" at MainControl.vhd(14)" {  } { { "MainControl.vhd" "" { Text "C:/Users/anish/Downloads/FINAL_PROJECT/Quartus/MainControl.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764797663399 "|Datapath|MainControl:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MemWrite MainControl.vhd(14) " "Inferred latch for \"MemWrite\" at MainControl.vhd(14)" {  } { { "MainControl.vhd" "" { Text "C:/Users/anish/Downloads/FINAL_PROJECT/Quartus/MainControl.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764797663399 "|Datapath|MainControl:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MemRead MainControl.vhd(14) " "Inferred latch for \"MemRead\" at MainControl.vhd(14)" {  } { { "MainControl.vhd" "" { Text "C:/Users/anish/Downloads/FINAL_PROJECT/Quartus/MainControl.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764797663399 "|Datapath|MainControl:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUop\[0\] MainControl.vhd(14) " "Inferred latch for \"ALUop\[0\]\" at MainControl.vhd(14)" {  } { { "MainControl.vhd" "" { Text "C:/Users/anish/Downloads/FINAL_PROJECT/Quartus/MainControl.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764797663399 "|Datapath|MainControl:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUop\[1\] MainControl.vhd(14) " "Inferred latch for \"ALUop\[1\]\" at MainControl.vhd(14)" {  } { { "MainControl.vhd" "" { Text "C:/Users/anish/Downloads/FINAL_PROJECT/Quartus/MainControl.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764797663399 "|Datapath|MainControl:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUSrc MainControl.vhd(14) " "Inferred latch for \"ALUSrc\" at MainControl.vhd(14)" {  } { { "MainControl.vhd" "" { Text "C:/Users/anish/Downloads/FINAL_PROJECT/Quartus/MainControl.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764797663399 "|Datapath|MainControl:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegDst MainControl.vhd(14) " "Inferred latch for \"RegDst\" at MainControl.vhd(14)" {  } { { "MainControl.vhd" "" { Text "C:/Users/anish/Downloads/FINAL_PROJECT/Quartus/MainControl.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764797663399 "|Datapath|MainControl:inst6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstructionMem InstructionMem:inst5 " "Elaborating entity \"InstructionMem\" for hierarchy \"InstructionMem:inst5\"" {  } { { "Datapath.bdf" "inst5" { Schematic "C:/Users/anish/Downloads/FINAL_PROJECT/Quartus/Datapath.bdf" { { 184 8 240 264 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764797663400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:inst8 " "Elaborating entity \"PC\" for hierarchy \"PC:inst8\"" {  } { { "Datapath.bdf" "inst8" { Schematic "C:/Users/anish/Downloads/FINAL_PROJECT/Quartus/Datapath.bdf" { { 184 -208 -16 264 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764797663402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_2_1 Mux_2_1:inst7 " "Elaborating entity \"Mux_2_1\" for hierarchy \"Mux_2_1:inst7\"" {  } { { "Datapath.bdf" "inst7" { Schematic "C:/Users/anish/Downloads/FINAL_PROJECT/Quartus/Datapath.bdf" { { -216 1360 1528 -104 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764797663406 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "R Mux_2_1.vhd(14) " "VHDL Process Statement warning at Mux_2_1.vhd(14): inferring latch(es) for signal or variable \"R\", which holds its previous value in one or more paths through the process" {  } { { "Mux_2_1.vhd" "" { Text "C:/Users/anish/Downloads/FINAL_PROJECT/Quartus/Mux_2_1.vhd" 14 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1764797663407 "|Datapath|Mux_2_1:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[0\] Mux_2_1.vhd(14) " "Inferred latch for \"R\[0\]\" at Mux_2_1.vhd(14)" {  } { { "Mux_2_1.vhd" "" { Text "C:/Users/anish/Downloads/FINAL_PROJECT/Quartus/Mux_2_1.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764797663407 "|Datapath|Mux_2_1:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[1\] Mux_2_1.vhd(14) " "Inferred latch for \"R\[1\]\" at Mux_2_1.vhd(14)" {  } { { "Mux_2_1.vhd" "" { Text "C:/Users/anish/Downloads/FINAL_PROJECT/Quartus/Mux_2_1.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764797663407 "|Datapath|Mux_2_1:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[2\] Mux_2_1.vhd(14) " "Inferred latch for \"R\[2\]\" at Mux_2_1.vhd(14)" {  } { { "Mux_2_1.vhd" "" { Text "C:/Users/anish/Downloads/FINAL_PROJECT/Quartus/Mux_2_1.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764797663407 "|Datapath|Mux_2_1:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[3\] Mux_2_1.vhd(14) " "Inferred latch for \"R\[3\]\" at Mux_2_1.vhd(14)" {  } { { "Mux_2_1.vhd" "" { Text "C:/Users/anish/Downloads/FINAL_PROJECT/Quartus/Mux_2_1.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764797663408 "|Datapath|Mux_2_1:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[4\] Mux_2_1.vhd(14) " "Inferred latch for \"R\[4\]\" at Mux_2_1.vhd(14)" {  } { { "Mux_2_1.vhd" "" { Text "C:/Users/anish/Downloads/FINAL_PROJECT/Quartus/Mux_2_1.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764797663408 "|Datapath|Mux_2_1:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[5\] Mux_2_1.vhd(14) " "Inferred latch for \"R\[5\]\" at Mux_2_1.vhd(14)" {  } { { "Mux_2_1.vhd" "" { Text "C:/Users/anish/Downloads/FINAL_PROJECT/Quartus/Mux_2_1.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764797663408 "|Datapath|Mux_2_1:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[6\] Mux_2_1.vhd(14) " "Inferred latch for \"R\[6\]\" at Mux_2_1.vhd(14)" {  } { { "Mux_2_1.vhd" "" { Text "C:/Users/anish/Downloads/FINAL_PROJECT/Quartus/Mux_2_1.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764797663408 "|Datapath|Mux_2_1:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[7\] Mux_2_1.vhd(14) " "Inferred latch for \"R\[7\]\" at Mux_2_1.vhd(14)" {  } { { "Mux_2_1.vhd" "" { Text "C:/Users/anish/Downloads/FINAL_PROJECT/Quartus/Mux_2_1.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764797663408 "|Datapath|Mux_2_1:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[8\] Mux_2_1.vhd(14) " "Inferred latch for \"R\[8\]\" at Mux_2_1.vhd(14)" {  } { { "Mux_2_1.vhd" "" { Text "C:/Users/anish/Downloads/FINAL_PROJECT/Quartus/Mux_2_1.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764797663408 "|Datapath|Mux_2_1:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[9\] Mux_2_1.vhd(14) " "Inferred latch for \"R\[9\]\" at Mux_2_1.vhd(14)" {  } { { "Mux_2_1.vhd" "" { Text "C:/Users/anish/Downloads/FINAL_PROJECT/Quartus/Mux_2_1.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764797663408 "|Datapath|Mux_2_1:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[10\] Mux_2_1.vhd(14) " "Inferred latch for \"R\[10\]\" at Mux_2_1.vhd(14)" {  } { { "Mux_2_1.vhd" "" { Text "C:/Users/anish/Downloads/FINAL_PROJECT/Quartus/Mux_2_1.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764797663408 "|Datapath|Mux_2_1:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[11\] Mux_2_1.vhd(14) " "Inferred latch for \"R\[11\]\" at Mux_2_1.vhd(14)" {  } { { "Mux_2_1.vhd" "" { Text "C:/Users/anish/Downloads/FINAL_PROJECT/Quartus/Mux_2_1.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764797663408 "|Datapath|Mux_2_1:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[12\] Mux_2_1.vhd(14) " "Inferred latch for \"R\[12\]\" at Mux_2_1.vhd(14)" {  } { { "Mux_2_1.vhd" "" { Text "C:/Users/anish/Downloads/FINAL_PROJECT/Quartus/Mux_2_1.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764797663408 "|Datapath|Mux_2_1:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[13\] Mux_2_1.vhd(14) " "Inferred latch for \"R\[13\]\" at Mux_2_1.vhd(14)" {  } { { "Mux_2_1.vhd" "" { Text "C:/Users/anish/Downloads/FINAL_PROJECT/Quartus/Mux_2_1.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764797663408 "|Datapath|Mux_2_1:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[14\] Mux_2_1.vhd(14) " "Inferred latch for \"R\[14\]\" at Mux_2_1.vhd(14)" {  } { { "Mux_2_1.vhd" "" { Text "C:/Users/anish/Downloads/FINAL_PROJECT/Quartus/Mux_2_1.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764797663408 "|Datapath|Mux_2_1:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[15\] Mux_2_1.vhd(14) " "Inferred latch for \"R\[15\]\" at Mux_2_1.vhd(14)" {  } { { "Mux_2_1.vhd" "" { Text "C:/Users/anish/Downloads/FINAL_PROJECT/Quartus/Mux_2_1.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764797663408 "|Datapath|Mux_2_1:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[16\] Mux_2_1.vhd(14) " "Inferred latch for \"R\[16\]\" at Mux_2_1.vhd(14)" {  } { { "Mux_2_1.vhd" "" { Text "C:/Users/anish/Downloads/FINAL_PROJECT/Quartus/Mux_2_1.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764797663408 "|Datapath|Mux_2_1:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[17\] Mux_2_1.vhd(14) " "Inferred latch for \"R\[17\]\" at Mux_2_1.vhd(14)" {  } { { "Mux_2_1.vhd" "" { Text "C:/Users/anish/Downloads/FINAL_PROJECT/Quartus/Mux_2_1.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764797663408 "|Datapath|Mux_2_1:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[18\] Mux_2_1.vhd(14) " "Inferred latch for \"R\[18\]\" at Mux_2_1.vhd(14)" {  } { { "Mux_2_1.vhd" "" { Text "C:/Users/anish/Downloads/FINAL_PROJECT/Quartus/Mux_2_1.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764797663408 "|Datapath|Mux_2_1:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[19\] Mux_2_1.vhd(14) " "Inferred latch for \"R\[19\]\" at Mux_2_1.vhd(14)" {  } { { "Mux_2_1.vhd" "" { Text "C:/Users/anish/Downloads/FINAL_PROJECT/Quartus/Mux_2_1.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764797663409 "|Datapath|Mux_2_1:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[20\] Mux_2_1.vhd(14) " "Inferred latch for \"R\[20\]\" at Mux_2_1.vhd(14)" {  } { { "Mux_2_1.vhd" "" { Text "C:/Users/anish/Downloads/FINAL_PROJECT/Quartus/Mux_2_1.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764797663409 "|Datapath|Mux_2_1:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[21\] Mux_2_1.vhd(14) " "Inferred latch for \"R\[21\]\" at Mux_2_1.vhd(14)" {  } { { "Mux_2_1.vhd" "" { Text "C:/Users/anish/Downloads/FINAL_PROJECT/Quartus/Mux_2_1.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764797663409 "|Datapath|Mux_2_1:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[22\] Mux_2_1.vhd(14) " "Inferred latch for \"R\[22\]\" at Mux_2_1.vhd(14)" {  } { { "Mux_2_1.vhd" "" { Text "C:/Users/anish/Downloads/FINAL_PROJECT/Quartus/Mux_2_1.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764797663409 "|Datapath|Mux_2_1:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[23\] Mux_2_1.vhd(14) " "Inferred latch for \"R\[23\]\" at Mux_2_1.vhd(14)" {  } { { "Mux_2_1.vhd" "" { Text "C:/Users/anish/Downloads/FINAL_PROJECT/Quartus/Mux_2_1.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764797663409 "|Datapath|Mux_2_1:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[24\] Mux_2_1.vhd(14) " "Inferred latch for \"R\[24\]\" at Mux_2_1.vhd(14)" {  } { { "Mux_2_1.vhd" "" { Text "C:/Users/anish/Downloads/FINAL_PROJECT/Quartus/Mux_2_1.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764797663409 "|Datapath|Mux_2_1:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[25\] Mux_2_1.vhd(14) " "Inferred latch for \"R\[25\]\" at Mux_2_1.vhd(14)" {  } { { "Mux_2_1.vhd" "" { Text "C:/Users/anish/Downloads/FINAL_PROJECT/Quartus/Mux_2_1.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764797663409 "|Datapath|Mux_2_1:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[26\] Mux_2_1.vhd(14) " "Inferred latch for \"R\[26\]\" at Mux_2_1.vhd(14)" {  } { { "Mux_2_1.vhd" "" { Text "C:/Users/anish/Downloads/FINAL_PROJECT/Quartus/Mux_2_1.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764797663409 "|Datapath|Mux_2_1:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[27\] Mux_2_1.vhd(14) " "Inferred latch for \"R\[27\]\" at Mux_2_1.vhd(14)" {  } { { "Mux_2_1.vhd" "" { Text "C:/Users/anish/Downloads/FINAL_PROJECT/Quartus/Mux_2_1.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764797663409 "|Datapath|Mux_2_1:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[28\] Mux_2_1.vhd(14) " "Inferred latch for \"R\[28\]\" at Mux_2_1.vhd(14)" {  } { { "Mux_2_1.vhd" "" { Text "C:/Users/anish/Downloads/FINAL_PROJECT/Quartus/Mux_2_1.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764797663409 "|Datapath|Mux_2_1:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[29\] Mux_2_1.vhd(14) " "Inferred latch for \"R\[29\]\" at Mux_2_1.vhd(14)" {  } { { "Mux_2_1.vhd" "" { Text "C:/Users/anish/Downloads/FINAL_PROJECT/Quartus/Mux_2_1.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764797663409 "|Datapath|Mux_2_1:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[30\] Mux_2_1.vhd(14) " "Inferred latch for \"R\[30\]\" at Mux_2_1.vhd(14)" {  } { { "Mux_2_1.vhd" "" { Text "C:/Users/anish/Downloads/FINAL_PROJECT/Quartus/Mux_2_1.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764797663409 "|Datapath|Mux_2_1:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[31\] Mux_2_1.vhd(14) " "Inferred latch for \"R\[31\]\" at Mux_2_1.vhd(14)" {  } { { "Mux_2_1.vhd" "" { Text "C:/Users/anish/Downloads/FINAL_PROJECT/Quartus/Mux_2_1.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764797663409 "|Datapath|Mux_2_1:inst7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:inst2 " "Elaborating entity \"ALU\" for hierarchy \"ALU:inst2\"" {  } { { "Datapath.bdf" "inst2" { Schematic "C:/Users/anish/Downloads/FINAL_PROJECT/Quartus/Datapath.bdf" { { 128 944 1136 240 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764797663410 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Rtemp ALU.vhd(59) " "VHDL Process Statement warning at ALU.vhd(59): signal \"Rtemp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/anish/Downloads/FINAL_PROJECT/Quartus/ALU.vhd" 59 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1764797663415 "|Datapath|ALU:inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Rtemp ALU.vhd(64) " "VHDL Process Statement warning at ALU.vhd(64): signal \"Rtemp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/anish/Downloads/FINAL_PROJECT/Quartus/ALU.vhd" 64 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1764797663416 "|Datapath|ALU:inst2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "R ALU.vhd(22) " "VHDL Process Statement warning at ALU.vhd(22): inferring latch(es) for signal or variable \"R\", which holds its previous value in one or more paths through the process" {  } { { "ALU.vhd" "" { Text "C:/Users/anish/Downloads/FINAL_PROJECT/Quartus/ALU.vhd" 22 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1764797663425 "|Datapath|ALU:inst2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Zero ALU.vhd(22) " "VHDL Process Statement warning at ALU.vhd(22): inferring latch(es) for signal or variable \"Zero\", which holds its previous value in one or more paths through the process" {  } { { "ALU.vhd" "" { Text "C:/Users/anish/Downloads/FINAL_PROJECT/Quartus/ALU.vhd" 22 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1764797663425 "|Datapath|ALU:inst2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Rtemp ALU.vhd(22) " "VHDL Process Statement warning at ALU.vhd(22): inferring latch(es) for signal or variable \"Rtemp\", which holds its previous value in one or more paths through the process" {  } { { "ALU.vhd" "" { Text "C:/Users/anish/Downloads/FINAL_PROJECT/Quartus/ALU.vhd" 22 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1764797663425 "|Datapath|ALU:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rtemp\[0\] ALU.vhd(22) " "Inferred latch for \"Rtemp\[0\]\" at ALU.vhd(22)" {  } { { "ALU.vhd" "" { Text "C:/Users/anish/Downloads/FINAL_PROJECT/Quartus/ALU.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764797663433 "|Datapath|ALU:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rtemp\[1\] ALU.vhd(22) " "Inferred latch for \"Rtemp\[1\]\" at ALU.vhd(22)" {  } { { "ALU.vhd" "" { Text "C:/Users/anish/Downloads/FINAL_PROJECT/Quartus/ALU.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764797663434 "|Datapath|ALU:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rtemp\[2\] ALU.vhd(22) " "Inferred latch for \"Rtemp\[2\]\" at ALU.vhd(22)" {  } { { "ALU.vhd" "" { Text "C:/Users/anish/Downloads/FINAL_PROJECT/Quartus/ALU.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764797663434 "|Datapath|ALU:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rtemp\[3\] ALU.vhd(22) " "Inferred latch for \"Rtemp\[3\]\" at ALU.vhd(22)" {  } { { "ALU.vhd" "" { Text "C:/Users/anish/Downloads/FINAL_PROJECT/Quartus/ALU.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764797663435 "|Datapath|ALU:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rtemp\[4\] ALU.vhd(22) " "Inferred latch for \"Rtemp\[4\]\" at ALU.vhd(22)" {  } { { "ALU.vhd" "" { Text "C:/Users/anish/Downloads/FINAL_PROJECT/Quartus/ALU.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764797663435 "|Datapath|ALU:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rtemp\[5\] ALU.vhd(22) " "Inferred latch for \"Rtemp\[5\]\" at ALU.vhd(22)" {  } { { "ALU.vhd" "" { Text "C:/Users/anish/Downloads/FINAL_PROJECT/Quartus/ALU.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764797663435 "|Datapath|ALU:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rtemp\[6\] ALU.vhd(22) " "Inferred latch for \"Rtemp\[6\]\" at ALU.vhd(22)" {  } { { "ALU.vhd" "" { Text "C:/Users/anish/Downloads/FINAL_PROJECT/Quartus/ALU.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764797663435 "|Datapath|ALU:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rtemp\[7\] ALU.vhd(22) " "Inferred latch for \"Rtemp\[7\]\" at ALU.vhd(22)" {  } { { "ALU.vhd" "" { Text "C:/Users/anish/Downloads/FINAL_PROJECT/Quartus/ALU.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764797663436 "|Datapath|ALU:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rtemp\[8\] ALU.vhd(22) " "Inferred latch for \"Rtemp\[8\]\" at ALU.vhd(22)" {  } { { "ALU.vhd" "" { Text "C:/Users/anish/Downloads/FINAL_PROJECT/Quartus/ALU.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764797663436 "|Datapath|ALU:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rtemp\[9\] ALU.vhd(22) " "Inferred latch for \"Rtemp\[9\]\" at ALU.vhd(22)" {  } { { "ALU.vhd" "" { Text "C:/Users/anish/Downloads/FINAL_PROJECT/Quartus/ALU.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764797663436 "|Datapath|ALU:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rtemp\[10\] ALU.vhd(22) " "Inferred latch for \"Rtemp\[10\]\" at ALU.vhd(22)" {  } { { "ALU.vhd" "" { Text "C:/Users/anish/Downloads/FINAL_PROJECT/Quartus/ALU.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764797663436 "|Datapath|ALU:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rtemp\[11\] ALU.vhd(22) " "Inferred latch for \"Rtemp\[11\]\" at ALU.vhd(22)" {  } { { "ALU.vhd" "" { Text "C:/Users/anish/Downloads/FINAL_PROJECT/Quartus/ALU.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764797663436 "|Datapath|ALU:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rtemp\[12\] ALU.vhd(22) " "Inferred latch for \"Rtemp\[12\]\" at ALU.vhd(22)" {  } { { "ALU.vhd" "" { Text "C:/Users/anish/Downloads/FINAL_PROJECT/Quartus/ALU.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764797663436 "|Datapath|ALU:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rtemp\[13\] ALU.vhd(22) " "Inferred latch for \"Rtemp\[13\]\" at ALU.vhd(22)" {  } { { "ALU.vhd" "" { Text "C:/Users/anish/Downloads/FINAL_PROJECT/Quartus/ALU.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764797663437 "|Datapath|ALU:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rtemp\[14\] ALU.vhd(22) " "Inferred latch for \"Rtemp\[14\]\" at ALU.vhd(22)" {  } { { "ALU.vhd" "" { Text "C:/Users/anish/Downloads/FINAL_PROJECT/Quartus/ALU.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764797663437 "|Datapath|ALU:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rtemp\[15\] ALU.vhd(22) " "Inferred latch for \"Rtemp\[15\]\" at ALU.vhd(22)" {  } { { "ALU.vhd" "" { Text "C:/Users/anish/Downloads/FINAL_PROJECT/Quartus/ALU.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764797663437 "|Datapath|ALU:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rtemp\[16\] ALU.vhd(22) " "Inferred latch for \"Rtemp\[16\]\" at ALU.vhd(22)" {  } { { "ALU.vhd" "" { Text "C:/Users/anish/Downloads/FINAL_PROJECT/Quartus/ALU.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764797663437 "|Datapath|ALU:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rtemp\[17\] ALU.vhd(22) " "Inferred latch for \"Rtemp\[17\]\" at ALU.vhd(22)" {  } { { "ALU.vhd" "" { Text "C:/Users/anish/Downloads/FINAL_PROJECT/Quartus/ALU.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764797663437 "|Datapath|ALU:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rtemp\[18\] ALU.vhd(22) " "Inferred latch for \"Rtemp\[18\]\" at ALU.vhd(22)" {  } { { "ALU.vhd" "" { Text "C:/Users/anish/Downloads/FINAL_PROJECT/Quartus/ALU.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764797663437 "|Datapath|ALU:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rtemp\[19\] ALU.vhd(22) " "Inferred latch for \"Rtemp\[19\]\" at ALU.vhd(22)" {  } { { "ALU.vhd" "" { Text "C:/Users/anish/Downloads/FINAL_PROJECT/Quartus/ALU.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764797663437 "|Datapath|ALU:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rtemp\[20\] ALU.vhd(22) " "Inferred latch for \"Rtemp\[20\]\" at ALU.vhd(22)" {  } { { "ALU.vhd" "" { Text "C:/Users/anish/Downloads/FINAL_PROJECT/Quartus/ALU.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764797663438 "|Datapath|ALU:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rtemp\[21\] ALU.vhd(22) " "Inferred latch for \"Rtemp\[21\]\" at ALU.vhd(22)" {  } { { "ALU.vhd" "" { Text "C:/Users/anish/Downloads/FINAL_PROJECT/Quartus/ALU.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764797663438 "|Datapath|ALU:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rtemp\[22\] ALU.vhd(22) " "Inferred latch for \"Rtemp\[22\]\" at ALU.vhd(22)" {  } { { "ALU.vhd" "" { Text "C:/Users/anish/Downloads/FINAL_PROJECT/Quartus/ALU.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764797663438 "|Datapath|ALU:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rtemp\[23\] ALU.vhd(22) " "Inferred latch for \"Rtemp\[23\]\" at ALU.vhd(22)" {  } { { "ALU.vhd" "" { Text "C:/Users/anish/Downloads/FINAL_PROJECT/Quartus/ALU.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764797663438 "|Datapath|ALU:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rtemp\[24\] ALU.vhd(22) " "Inferred latch for \"Rtemp\[24\]\" at ALU.vhd(22)" {  } { { "ALU.vhd" "" { Text "C:/Users/anish/Downloads/FINAL_PROJECT/Quartus/ALU.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764797663438 "|Datapath|ALU:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rtemp\[25\] ALU.vhd(22) " "Inferred latch for \"Rtemp\[25\]\" at ALU.vhd(22)" {  } { { "ALU.vhd" "" { Text "C:/Users/anish/Downloads/FINAL_PROJECT/Quartus/ALU.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764797663438 "|Datapath|ALU:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rtemp\[26\] ALU.vhd(22) " "Inferred latch for \"Rtemp\[26\]\" at ALU.vhd(22)" {  } { { "ALU.vhd" "" { Text "C:/Users/anish/Downloads/FINAL_PROJECT/Quartus/ALU.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764797663438 "|Datapath|ALU:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rtemp\[27\] ALU.vhd(22) " "Inferred latch for \"Rtemp\[27\]\" at ALU.vhd(22)" {  } { { "ALU.vhd" "" { Text "C:/Users/anish/Downloads/FINAL_PROJECT/Quartus/ALU.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764797663439 "|Datapath|ALU:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rtemp\[28\] ALU.vhd(22) " "Inferred latch for \"Rtemp\[28\]\" at ALU.vhd(22)" {  } { { "ALU.vhd" "" { Text "C:/Users/anish/Downloads/FINAL_PROJECT/Quartus/ALU.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764797663439 "|Datapath|ALU:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rtemp\[29\] ALU.vhd(22) " "Inferred latch for \"Rtemp\[29\]\" at ALU.vhd(22)" {  } { { "ALU.vhd" "" { Text "C:/Users/anish/Downloads/FINAL_PROJECT/Quartus/ALU.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764797663439 "|Datapath|ALU:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rtemp\[30\] ALU.vhd(22) " "Inferred latch for \"Rtemp\[30\]\" at ALU.vhd(22)" {  } { { "ALU.vhd" "" { Text "C:/Users/anish/Downloads/FINAL_PROJECT/Quartus/ALU.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764797663439 "|Datapath|ALU:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rtemp\[31\] ALU.vhd(22) " "Inferred latch for \"Rtemp\[31\]\" at ALU.vhd(22)" {  } { { "ALU.vhd" "" { Text "C:/Users/anish/Downloads/FINAL_PROJECT/Quartus/ALU.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764797663439 "|Datapath|ALU:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zero ALU.vhd(22) " "Inferred latch for \"Zero\" at ALU.vhd(22)" {  } { { "ALU.vhd" "" { Text "C:/Users/anish/Downloads/FINAL_PROJECT/Quartus/ALU.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764797663439 "|Datapath|ALU:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[0\] ALU.vhd(22) " "Inferred latch for \"R\[0\]\" at ALU.vhd(22)" {  } { { "ALU.vhd" "" { Text "C:/Users/anish/Downloads/FINAL_PROJECT/Quartus/ALU.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764797663440 "|Datapath|ALU:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[1\] ALU.vhd(22) " "Inferred latch for \"R\[1\]\" at ALU.vhd(22)" {  } { { "ALU.vhd" "" { Text "C:/Users/anish/Downloads/FINAL_PROJECT/Quartus/ALU.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764797663440 "|Datapath|ALU:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[2\] ALU.vhd(22) " "Inferred latch for \"R\[2\]\" at ALU.vhd(22)" {  } { { "ALU.vhd" "" { Text "C:/Users/anish/Downloads/FINAL_PROJECT/Quartus/ALU.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764797663440 "|Datapath|ALU:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[3\] ALU.vhd(22) " "Inferred latch for \"R\[3\]\" at ALU.vhd(22)" {  } { { "ALU.vhd" "" { Text "C:/Users/anish/Downloads/FINAL_PROJECT/Quartus/ALU.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764797663440 "|Datapath|ALU:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[4\] ALU.vhd(22) " "Inferred latch for \"R\[4\]\" at ALU.vhd(22)" {  } { { "ALU.vhd" "" { Text "C:/Users/anish/Downloads/FINAL_PROJECT/Quartus/ALU.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764797663441 "|Datapath|ALU:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[5\] ALU.vhd(22) " "Inferred latch for \"R\[5\]\" at ALU.vhd(22)" {  } { { "ALU.vhd" "" { Text "C:/Users/anish/Downloads/FINAL_PROJECT/Quartus/ALU.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764797663441 "|Datapath|ALU:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[6\] ALU.vhd(22) " "Inferred latch for \"R\[6\]\" at ALU.vhd(22)" {  } { { "ALU.vhd" "" { Text "C:/Users/anish/Downloads/FINAL_PROJECT/Quartus/ALU.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764797663441 "|Datapath|ALU:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[7\] ALU.vhd(22) " "Inferred latch for \"R\[7\]\" at ALU.vhd(22)" {  } { { "ALU.vhd" "" { Text "C:/Users/anish/Downloads/FINAL_PROJECT/Quartus/ALU.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764797663441 "|Datapath|ALU:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[8\] ALU.vhd(22) " "Inferred latch for \"R\[8\]\" at ALU.vhd(22)" {  } { { "ALU.vhd" "" { Text "C:/Users/anish/Downloads/FINAL_PROJECT/Quartus/ALU.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764797663442 "|Datapath|ALU:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[9\] ALU.vhd(22) " "Inferred latch for \"R\[9\]\" at ALU.vhd(22)" {  } { { "ALU.vhd" "" { Text "C:/Users/anish/Downloads/FINAL_PROJECT/Quartus/ALU.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764797663442 "|Datapath|ALU:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[10\] ALU.vhd(22) " "Inferred latch for \"R\[10\]\" at ALU.vhd(22)" {  } { { "ALU.vhd" "" { Text "C:/Users/anish/Downloads/FINAL_PROJECT/Quartus/ALU.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764797663442 "|Datapath|ALU:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[11\] ALU.vhd(22) " "Inferred latch for \"R\[11\]\" at ALU.vhd(22)" {  } { { "ALU.vhd" "" { Text "C:/Users/anish/Downloads/FINAL_PROJECT/Quartus/ALU.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764797663442 "|Datapath|ALU:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[12\] ALU.vhd(22) " "Inferred latch for \"R\[12\]\" at ALU.vhd(22)" {  } { { "ALU.vhd" "" { Text "C:/Users/anish/Downloads/FINAL_PROJECT/Quartus/ALU.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764797663442 "|Datapath|ALU:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[13\] ALU.vhd(22) " "Inferred latch for \"R\[13\]\" at ALU.vhd(22)" {  } { { "ALU.vhd" "" { Text "C:/Users/anish/Downloads/FINAL_PROJECT/Quartus/ALU.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764797663443 "|Datapath|ALU:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[14\] ALU.vhd(22) " "Inferred latch for \"R\[14\]\" at ALU.vhd(22)" {  } { { "ALU.vhd" "" { Text "C:/Users/anish/Downloads/FINAL_PROJECT/Quartus/ALU.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764797663443 "|Datapath|ALU:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[15\] ALU.vhd(22) " "Inferred latch for \"R\[15\]\" at ALU.vhd(22)" {  } { { "ALU.vhd" "" { Text "C:/Users/anish/Downloads/FINAL_PROJECT/Quartus/ALU.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764797663443 "|Datapath|ALU:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[16\] ALU.vhd(22) " "Inferred latch for \"R\[16\]\" at ALU.vhd(22)" {  } { { "ALU.vhd" "" { Text "C:/Users/anish/Downloads/FINAL_PROJECT/Quartus/ALU.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764797663443 "|Datapath|ALU:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[17\] ALU.vhd(22) " "Inferred latch for \"R\[17\]\" at ALU.vhd(22)" {  } { { "ALU.vhd" "" { Text "C:/Users/anish/Downloads/FINAL_PROJECT/Quartus/ALU.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764797663443 "|Datapath|ALU:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[18\] ALU.vhd(22) " "Inferred latch for \"R\[18\]\" at ALU.vhd(22)" {  } { { "ALU.vhd" "" { Text "C:/Users/anish/Downloads/FINAL_PROJECT/Quartus/ALU.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764797663444 "|Datapath|ALU:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[19\] ALU.vhd(22) " "Inferred latch for \"R\[19\]\" at ALU.vhd(22)" {  } { { "ALU.vhd" "" { Text "C:/Users/anish/Downloads/FINAL_PROJECT/Quartus/ALU.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764797663444 "|Datapath|ALU:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[20\] ALU.vhd(22) " "Inferred latch for \"R\[20\]\" at ALU.vhd(22)" {  } { { "ALU.vhd" "" { Text "C:/Users/anish/Downloads/FINAL_PROJECT/Quartus/ALU.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764797663444 "|Datapath|ALU:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[21\] ALU.vhd(22) " "Inferred latch for \"R\[21\]\" at ALU.vhd(22)" {  } { { "ALU.vhd" "" { Text "C:/Users/anish/Downloads/FINAL_PROJECT/Quartus/ALU.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764797663444 "|Datapath|ALU:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[22\] ALU.vhd(22) " "Inferred latch for \"R\[22\]\" at ALU.vhd(22)" {  } { { "ALU.vhd" "" { Text "C:/Users/anish/Downloads/FINAL_PROJECT/Quartus/ALU.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764797663444 "|Datapath|ALU:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[23\] ALU.vhd(22) " "Inferred latch for \"R\[23\]\" at ALU.vhd(22)" {  } { { "ALU.vhd" "" { Text "C:/Users/anish/Downloads/FINAL_PROJECT/Quartus/ALU.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764797663445 "|Datapath|ALU:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[24\] ALU.vhd(22) " "Inferred latch for \"R\[24\]\" at ALU.vhd(22)" {  } { { "ALU.vhd" "" { Text "C:/Users/anish/Downloads/FINAL_PROJECT/Quartus/ALU.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764797663445 "|Datapath|ALU:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[25\] ALU.vhd(22) " "Inferred latch for \"R\[25\]\" at ALU.vhd(22)" {  } { { "ALU.vhd" "" { Text "C:/Users/anish/Downloads/FINAL_PROJECT/Quartus/ALU.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764797663445 "|Datapath|ALU:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[26\] ALU.vhd(22) " "Inferred latch for \"R\[26\]\" at ALU.vhd(22)" {  } { { "ALU.vhd" "" { Text "C:/Users/anish/Downloads/FINAL_PROJECT/Quartus/ALU.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764797663445 "|Datapath|ALU:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[27\] ALU.vhd(22) " "Inferred latch for \"R\[27\]\" at ALU.vhd(22)" {  } { { "ALU.vhd" "" { Text "C:/Users/anish/Downloads/FINAL_PROJECT/Quartus/ALU.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764797663446 "|Datapath|ALU:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[28\] ALU.vhd(22) " "Inferred latch for \"R\[28\]\" at ALU.vhd(22)" {  } { { "ALU.vhd" "" { Text "C:/Users/anish/Downloads/FINAL_PROJECT/Quartus/ALU.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764797663446 "|Datapath|ALU:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[29\] ALU.vhd(22) " "Inferred latch for \"R\[29\]\" at ALU.vhd(22)" {  } { { "ALU.vhd" "" { Text "C:/Users/anish/Downloads/FINAL_PROJECT/Quartus/ALU.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764797663447 "|Datapath|ALU:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[30\] ALU.vhd(22) " "Inferred latch for \"R\[30\]\" at ALU.vhd(22)" {  } { { "ALU.vhd" "" { Text "C:/Users/anish/Downloads/FINAL_PROJECT/Quartus/ALU.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764797663447 "|Datapath|ALU:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[31\] ALU.vhd(22) " "Inferred latch for \"R\[31\]\" at ALU.vhd(22)" {  } { { "ALU.vhd" "" { Text "C:/Users/anish/Downloads/FINAL_PROJECT/Quartus/ALU.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764797663447 "|Datapath|ALU:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterFile RegisterFile:inst9 " "Elaborating entity \"RegisterFile\" for hierarchy \"RegisterFile:inst9\"" {  } { { "Datapath.bdf" "inst9" { Schematic "C:/Users/anish/Downloads/FINAL_PROJECT/Quartus/Datapath.bdf" { { 200 488 720 344 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764797663485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DMem DMem:inst4 " "Elaborating entity \"DMem\" for hierarchy \"DMem:inst4\"" {  } { { "Datapath.bdf" "inst4" { Schematic "C:/Users/anish/Downloads/FINAL_PROJECT/Quartus/Datapath.bdf" { { 144 1200 1416 288 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764797663488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_2_1_5b Mux_2_1_5b:inst18 " "Elaborating entity \"Mux_2_1_5b\" for hierarchy \"Mux_2_1_5b:inst18\"" {  } { { "Datapath.bdf" "inst18" { Schematic "C:/Users/anish/Downloads/FINAL_PROJECT/Quartus/Datapath.bdf" { { 272 296 456 384 "inst18" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764797663490 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "R Mux_2_1_5b.vhd(15) " "VHDL Process Statement warning at Mux_2_1_5b.vhd(15): inferring latch(es) for signal or variable \"R\", which holds its previous value in one or more paths through the process" {  } { { "Mux_2_1_5b.vhd" "" { Text "C:/Users/anish/Downloads/FINAL_PROJECT/Quartus/Mux_2_1_5b.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1764797663491 "|Datapath|Mux_2_1_5b:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[0\] Mux_2_1_5b.vhd(15) " "Inferred latch for \"R\[0\]\" at Mux_2_1_5b.vhd(15)" {  } { { "Mux_2_1_5b.vhd" "" { Text "C:/Users/anish/Downloads/FINAL_PROJECT/Quartus/Mux_2_1_5b.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764797663491 "|Datapath|Mux_2_1_5b:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[1\] Mux_2_1_5b.vhd(15) " "Inferred latch for \"R\[1\]\" at Mux_2_1_5b.vhd(15)" {  } { { "Mux_2_1_5b.vhd" "" { Text "C:/Users/anish/Downloads/FINAL_PROJECT/Quartus/Mux_2_1_5b.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764797663492 "|Datapath|Mux_2_1_5b:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[2\] Mux_2_1_5b.vhd(15) " "Inferred latch for \"R\[2\]\" at Mux_2_1_5b.vhd(15)" {  } { { "Mux_2_1_5b.vhd" "" { Text "C:/Users/anish/Downloads/FINAL_PROJECT/Quartus/Mux_2_1_5b.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764797663492 "|Datapath|Mux_2_1_5b:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[3\] Mux_2_1_5b.vhd(15) " "Inferred latch for \"R\[3\]\" at Mux_2_1_5b.vhd(15)" {  } { { "Mux_2_1_5b.vhd" "" { Text "C:/Users/anish/Downloads/FINAL_PROJECT/Quartus/Mux_2_1_5b.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764797663492 "|Datapath|Mux_2_1_5b:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[4\] Mux_2_1_5b.vhd(15) " "Inferred latch for \"R\[4\]\" at Mux_2_1_5b.vhd(15)" {  } { { "Mux_2_1_5b.vhd" "" { Text "C:/Users/anish/Downloads/FINAL_PROJECT/Quartus/Mux_2_1_5b.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764797663492 "|Datapath|Mux_2_1_5b:inst18"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sign_Ext Sign_Ext:inst11 " "Elaborating entity \"Sign_Ext\" for hierarchy \"Sign_Ext:inst11\"" {  } { { "Datapath.bdf" "inst11" { Schematic "C:/Users/anish/Downloads/FINAL_PROJECT/Quartus/Datapath.bdf" { { 432 472 632 512 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764797663493 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Y Sign_Ext.vhd(14) " "VHDL Process Statement warning at Sign_Ext.vhd(14): inferring latch(es) for signal or variable \"Y\", which holds its previous value in one or more paths through the process" {  } { { "Sign_Ext.vhd" "" { Text "C:/Users/anish/Downloads/FINAL_PROJECT/Quartus/Sign_Ext.vhd" 14 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1764797663494 "|Datapath|Sign_Ext:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[0\] Sign_Ext.vhd(14) " "Inferred latch for \"Y\[0\]\" at Sign_Ext.vhd(14)" {  } { { "Sign_Ext.vhd" "" { Text "C:/Users/anish/Downloads/FINAL_PROJECT/Quartus/Sign_Ext.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764797663494 "|Datapath|Sign_Ext:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[1\] Sign_Ext.vhd(14) " "Inferred latch for \"Y\[1\]\" at Sign_Ext.vhd(14)" {  } { { "Sign_Ext.vhd" "" { Text "C:/Users/anish/Downloads/FINAL_PROJECT/Quartus/Sign_Ext.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764797663494 "|Datapath|Sign_Ext:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[2\] Sign_Ext.vhd(14) " "Inferred latch for \"Y\[2\]\" at Sign_Ext.vhd(14)" {  } { { "Sign_Ext.vhd" "" { Text "C:/Users/anish/Downloads/FINAL_PROJECT/Quartus/Sign_Ext.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764797663494 "|Datapath|Sign_Ext:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[3\] Sign_Ext.vhd(14) " "Inferred latch for \"Y\[3\]\" at Sign_Ext.vhd(14)" {  } { { "Sign_Ext.vhd" "" { Text "C:/Users/anish/Downloads/FINAL_PROJECT/Quartus/Sign_Ext.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764797663494 "|Datapath|Sign_Ext:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[4\] Sign_Ext.vhd(14) " "Inferred latch for \"Y\[4\]\" at Sign_Ext.vhd(14)" {  } { { "Sign_Ext.vhd" "" { Text "C:/Users/anish/Downloads/FINAL_PROJECT/Quartus/Sign_Ext.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764797663494 "|Datapath|Sign_Ext:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[5\] Sign_Ext.vhd(14) " "Inferred latch for \"Y\[5\]\" at Sign_Ext.vhd(14)" {  } { { "Sign_Ext.vhd" "" { Text "C:/Users/anish/Downloads/FINAL_PROJECT/Quartus/Sign_Ext.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764797663494 "|Datapath|Sign_Ext:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[6\] Sign_Ext.vhd(14) " "Inferred latch for \"Y\[6\]\" at Sign_Ext.vhd(14)" {  } { { "Sign_Ext.vhd" "" { Text "C:/Users/anish/Downloads/FINAL_PROJECT/Quartus/Sign_Ext.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764797663494 "|Datapath|Sign_Ext:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[7\] Sign_Ext.vhd(14) " "Inferred latch for \"Y\[7\]\" at Sign_Ext.vhd(14)" {  } { { "Sign_Ext.vhd" "" { Text "C:/Users/anish/Downloads/FINAL_PROJECT/Quartus/Sign_Ext.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764797663494 "|Datapath|Sign_Ext:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[8\] Sign_Ext.vhd(14) " "Inferred latch for \"Y\[8\]\" at Sign_Ext.vhd(14)" {  } { { "Sign_Ext.vhd" "" { Text "C:/Users/anish/Downloads/FINAL_PROJECT/Quartus/Sign_Ext.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764797663494 "|Datapath|Sign_Ext:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[9\] Sign_Ext.vhd(14) " "Inferred latch for \"Y\[9\]\" at Sign_Ext.vhd(14)" {  } { { "Sign_Ext.vhd" "" { Text "C:/Users/anish/Downloads/FINAL_PROJECT/Quartus/Sign_Ext.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764797663494 "|Datapath|Sign_Ext:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[10\] Sign_Ext.vhd(14) " "Inferred latch for \"Y\[10\]\" at Sign_Ext.vhd(14)" {  } { { "Sign_Ext.vhd" "" { Text "C:/Users/anish/Downloads/FINAL_PROJECT/Quartus/Sign_Ext.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764797663495 "|Datapath|Sign_Ext:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[11\] Sign_Ext.vhd(14) " "Inferred latch for \"Y\[11\]\" at Sign_Ext.vhd(14)" {  } { { "Sign_Ext.vhd" "" { Text "C:/Users/anish/Downloads/FINAL_PROJECT/Quartus/Sign_Ext.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764797663495 "|Datapath|Sign_Ext:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[12\] Sign_Ext.vhd(14) " "Inferred latch for \"Y\[12\]\" at Sign_Ext.vhd(14)" {  } { { "Sign_Ext.vhd" "" { Text "C:/Users/anish/Downloads/FINAL_PROJECT/Quartus/Sign_Ext.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764797663495 "|Datapath|Sign_Ext:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[13\] Sign_Ext.vhd(14) " "Inferred latch for \"Y\[13\]\" at Sign_Ext.vhd(14)" {  } { { "Sign_Ext.vhd" "" { Text "C:/Users/anish/Downloads/FINAL_PROJECT/Quartus/Sign_Ext.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764797663495 "|Datapath|Sign_Ext:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[14\] Sign_Ext.vhd(14) " "Inferred latch for \"Y\[14\]\" at Sign_Ext.vhd(14)" {  } { { "Sign_Ext.vhd" "" { Text "C:/Users/anish/Downloads/FINAL_PROJECT/Quartus/Sign_Ext.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764797663495 "|Datapath|Sign_Ext:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[15\] Sign_Ext.vhd(14) " "Inferred latch for \"Y\[15\]\" at Sign_Ext.vhd(14)" {  } { { "Sign_Ext.vhd" "" { Text "C:/Users/anish/Downloads/FINAL_PROJECT/Quartus/Sign_Ext.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764797663495 "|Datapath|Sign_Ext:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[16\] Sign_Ext.vhd(14) " "Inferred latch for \"Y\[16\]\" at Sign_Ext.vhd(14)" {  } { { "Sign_Ext.vhd" "" { Text "C:/Users/anish/Downloads/FINAL_PROJECT/Quartus/Sign_Ext.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764797663495 "|Datapath|Sign_Ext:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[17\] Sign_Ext.vhd(14) " "Inferred latch for \"Y\[17\]\" at Sign_Ext.vhd(14)" {  } { { "Sign_Ext.vhd" "" { Text "C:/Users/anish/Downloads/FINAL_PROJECT/Quartus/Sign_Ext.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764797663495 "|Datapath|Sign_Ext:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[18\] Sign_Ext.vhd(14) " "Inferred latch for \"Y\[18\]\" at Sign_Ext.vhd(14)" {  } { { "Sign_Ext.vhd" "" { Text "C:/Users/anish/Downloads/FINAL_PROJECT/Quartus/Sign_Ext.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764797663495 "|Datapath|Sign_Ext:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[19\] Sign_Ext.vhd(14) " "Inferred latch for \"Y\[19\]\" at Sign_Ext.vhd(14)" {  } { { "Sign_Ext.vhd" "" { Text "C:/Users/anish/Downloads/FINAL_PROJECT/Quartus/Sign_Ext.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764797663495 "|Datapath|Sign_Ext:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[20\] Sign_Ext.vhd(14) " "Inferred latch for \"Y\[20\]\" at Sign_Ext.vhd(14)" {  } { { "Sign_Ext.vhd" "" { Text "C:/Users/anish/Downloads/FINAL_PROJECT/Quartus/Sign_Ext.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764797663495 "|Datapath|Sign_Ext:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[21\] Sign_Ext.vhd(14) " "Inferred latch for \"Y\[21\]\" at Sign_Ext.vhd(14)" {  } { { "Sign_Ext.vhd" "" { Text "C:/Users/anish/Downloads/FINAL_PROJECT/Quartus/Sign_Ext.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764797663495 "|Datapath|Sign_Ext:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[22\] Sign_Ext.vhd(14) " "Inferred latch for \"Y\[22\]\" at Sign_Ext.vhd(14)" {  } { { "Sign_Ext.vhd" "" { Text "C:/Users/anish/Downloads/FINAL_PROJECT/Quartus/Sign_Ext.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764797663495 "|Datapath|Sign_Ext:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[23\] Sign_Ext.vhd(14) " "Inferred latch for \"Y\[23\]\" at Sign_Ext.vhd(14)" {  } { { "Sign_Ext.vhd" "" { Text "C:/Users/anish/Downloads/FINAL_PROJECT/Quartus/Sign_Ext.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764797663495 "|Datapath|Sign_Ext:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[24\] Sign_Ext.vhd(14) " "Inferred latch for \"Y\[24\]\" at Sign_Ext.vhd(14)" {  } { { "Sign_Ext.vhd" "" { Text "C:/Users/anish/Downloads/FINAL_PROJECT/Quartus/Sign_Ext.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764797663495 "|Datapath|Sign_Ext:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[25\] Sign_Ext.vhd(14) " "Inferred latch for \"Y\[25\]\" at Sign_Ext.vhd(14)" {  } { { "Sign_Ext.vhd" "" { Text "C:/Users/anish/Downloads/FINAL_PROJECT/Quartus/Sign_Ext.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764797663495 "|Datapath|Sign_Ext:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[26\] Sign_Ext.vhd(14) " "Inferred latch for \"Y\[26\]\" at Sign_Ext.vhd(14)" {  } { { "Sign_Ext.vhd" "" { Text "C:/Users/anish/Downloads/FINAL_PROJECT/Quartus/Sign_Ext.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764797663495 "|Datapath|Sign_Ext:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[27\] Sign_Ext.vhd(14) " "Inferred latch for \"Y\[27\]\" at Sign_Ext.vhd(14)" {  } { { "Sign_Ext.vhd" "" { Text "C:/Users/anish/Downloads/FINAL_PROJECT/Quartus/Sign_Ext.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764797663495 "|Datapath|Sign_Ext:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[28\] Sign_Ext.vhd(14) " "Inferred latch for \"Y\[28\]\" at Sign_Ext.vhd(14)" {  } { { "Sign_Ext.vhd" "" { Text "C:/Users/anish/Downloads/FINAL_PROJECT/Quartus/Sign_Ext.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764797663495 "|Datapath|Sign_Ext:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[29\] Sign_Ext.vhd(14) " "Inferred latch for \"Y\[29\]\" at Sign_Ext.vhd(14)" {  } { { "Sign_Ext.vhd" "" { Text "C:/Users/anish/Downloads/FINAL_PROJECT/Quartus/Sign_Ext.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764797663495 "|Datapath|Sign_Ext:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[30\] Sign_Ext.vhd(14) " "Inferred latch for \"Y\[30\]\" at Sign_Ext.vhd(14)" {  } { { "Sign_Ext.vhd" "" { Text "C:/Users/anish/Downloads/FINAL_PROJECT/Quartus/Sign_Ext.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764797663495 "|Datapath|Sign_Ext:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[31\] Sign_Ext.vhd(14) " "Inferred latch for \"Y\[31\]\" at Sign_Ext.vhd(14)" {  } { { "Sign_Ext.vhd" "" { Text "C:/Users/anish/Downloads/FINAL_PROJECT/Quartus/Sign_Ext.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764797663495 "|Datapath|Sign_Ext:inst11"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_Controller ALU_Controller:inst3 " "Elaborating entity \"ALU_Controller\" for hierarchy \"ALU_Controller:inst3\"" {  } { { "Datapath.bdf" "inst3" { Schematic "C:/Users/anish/Downloads/FINAL_PROJECT/Quartus/Datapath.bdf" { { 352 880 1056 432 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764797663497 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Y ALU_Controller.vhd(18) " "VHDL Process Statement warning at ALU_Controller.vhd(18): inferring latch(es) for signal or variable \"Y\", which holds its previous value in one or more paths through the process" {  } { { "ALU_Controller.vhd" "" { Text "C:/Users/anish/Downloads/FINAL_PROJECT/Quartus/ALU_Controller.vhd" 18 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1764797663498 "|Datapath|ALU_Controller:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[0\] ALU_Controller.vhd(18) " "Inferred latch for \"Y\[0\]\" at ALU_Controller.vhd(18)" {  } { { "ALU_Controller.vhd" "" { Text "C:/Users/anish/Downloads/FINAL_PROJECT/Quartus/ALU_Controller.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764797663498 "|Datapath|ALU_Controller:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[1\] ALU_Controller.vhd(18) " "Inferred latch for \"Y\[1\]\" at ALU_Controller.vhd(18)" {  } { { "ALU_Controller.vhd" "" { Text "C:/Users/anish/Downloads/FINAL_PROJECT/Quartus/ALU_Controller.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764797663498 "|Datapath|ALU_Controller:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[2\] ALU_Controller.vhd(18) " "Inferred latch for \"Y\[2\]\" at ALU_Controller.vhd(18)" {  } { { "ALU_Controller.vhd" "" { Text "C:/Users/anish/Downloads/FINAL_PROJECT/Quartus/ALU_Controller.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764797663498 "|Datapath|ALU_Controller:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[3\] ALU_Controller.vhd(18) " "Inferred latch for \"Y\[3\]\" at ALU_Controller.vhd(18)" {  } { { "ALU_Controller.vhd" "" { Text "C:/Users/anish/Downloads/FINAL_PROJECT/Quartus/ALU_Controller.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764797663498 "|Datapath|ALU_Controller:inst3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder Adder:inst " "Elaborating entity \"Adder\" for hierarchy \"Adder:inst\"" {  } { { "Datapath.bdf" "inst" { Schematic "C:/Users/anish/Downloads/FINAL_PROJECT/Quartus/Datapath.bdf" { { -96 696 864 -16 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764797663499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_CONSTANT LPM_CONSTANT:inst17 " "Elaborating entity \"LPM_CONSTANT\" for hierarchy \"LPM_CONSTANT:inst17\"" {  } { { "Datapath.bdf" "inst17" { Schematic "C:/Users/anish/Downloads/FINAL_PROJECT/Quartus/Datapath.bdf" { { -88 504 616 -40 "inst17" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764797663523 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_CONSTANT:inst17 " "Elaborated megafunction instantiation \"LPM_CONSTANT:inst17\"" {  } { { "Datapath.bdf" "" { Schematic "C:/Users/anish/Downloads/FINAL_PROJECT/Quartus/Datapath.bdf" { { -88 504 616 -40 "inst17" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764797663525 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_CONSTANT:inst17 " "Instantiated megafunction \"LPM_CONSTANT:inst17\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_CVALUE 4 " "Parameter \"LPM_CVALUE\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764797663525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 32 " "Parameter \"LPM_WIDTH\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764797663525 ""}  } { { "Datapath.bdf" "" { Schematic "C:/Users/anish/Downloads/FINAL_PROJECT/Quartus/Datapath.bdf" { { -88 504 616 -40 "inst17" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1764797663525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_constant_4j4.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_constant_4j4.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant_4j4 " "Found entity 1: lpm_constant_4j4" {  } { { "db/lpm_constant_4j4.tdf" "" { Text "C:/Users/anish/Downloads/FINAL_PROJECT/Quartus/db/lpm_constant_4j4.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764797663537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764797663537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant_4j4 LPM_CONSTANT:inst17\|lpm_constant_4j4:ag " "Elaborating entity \"lpm_constant_4j4\" for hierarchy \"LPM_CONSTANT:inst17\|lpm_constant_4j4:ag\"" {  } { { "lpm_constant.tdf" "ag" { Text "c:/altera_lite/25.1std/quartus/libraries/megafunctions/lpm_constant.tdf" 46 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764797663538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ShiftL2 ShiftL2:inst10 " "Elaborating entity \"ShiftL2\" for hierarchy \"ShiftL2:inst10\"" {  } { { "Datapath.bdf" "inst10" { Schematic "C:/Users/anish/Downloads/FINAL_PROJECT/Quartus/Datapath.bdf" { { -40 904 1064 40 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764797663541 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "RegisterFile:inst9\|myarray " "RAM logic \"RegisterFile:inst9\|myarray\" is uninferred due to asynchronous read logic" {  } { { "RegisterFile.vhd" "myarray" { Text "C:/Users/anish/Downloads/FINAL_PROJECT/Quartus/RegisterFile.vhd" 19 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1764797664222 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "InstructionMem:inst5\|myarray " "RAM logic \"InstructionMem:inst5\|myarray\" is uninferred due to inappropriate RAM size" {  } { { "InstructionMem.vhd" "myarray" { Text "C:/Users/anish/Downloads/FINAL_PROJECT/Quartus/InstructionMem.vhd" 16 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1764797664222 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1764797664222 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:inst2\|R\[31\] " "LATCH primitive \"ALU:inst2\|R\[31\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "C:/Users/anish/Downloads/FINAL_PROJECT/Quartus/ALU.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1764797664447 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:inst2\|R\[30\] " "LATCH primitive \"ALU:inst2\|R\[30\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "C:/Users/anish/Downloads/FINAL_PROJECT/Quartus/ALU.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1764797664448 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:inst2\|R\[29\] " "LATCH primitive \"ALU:inst2\|R\[29\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "C:/Users/anish/Downloads/FINAL_PROJECT/Quartus/ALU.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1764797664448 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:inst2\|R\[28\] " "LATCH primitive \"ALU:inst2\|R\[28\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "C:/Users/anish/Downloads/FINAL_PROJECT/Quartus/ALU.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1764797664448 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:inst2\|R\[27\] " "LATCH primitive \"ALU:inst2\|R\[27\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "C:/Users/anish/Downloads/FINAL_PROJECT/Quartus/ALU.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1764797664448 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:inst2\|R\[26\] " "LATCH primitive \"ALU:inst2\|R\[26\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "C:/Users/anish/Downloads/FINAL_PROJECT/Quartus/ALU.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1764797664448 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:inst2\|R\[25\] " "LATCH primitive \"ALU:inst2\|R\[25\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "C:/Users/anish/Downloads/FINAL_PROJECT/Quartus/ALU.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1764797664448 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:inst2\|R\[24\] " "LATCH primitive \"ALU:inst2\|R\[24\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "C:/Users/anish/Downloads/FINAL_PROJECT/Quartus/ALU.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1764797664448 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:inst2\|R\[23\] " "LATCH primitive \"ALU:inst2\|R\[23\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "C:/Users/anish/Downloads/FINAL_PROJECT/Quartus/ALU.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1764797664448 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:inst2\|R\[22\] " "LATCH primitive \"ALU:inst2\|R\[22\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "C:/Users/anish/Downloads/FINAL_PROJECT/Quartus/ALU.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1764797664448 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:inst2\|R\[21\] " "LATCH primitive \"ALU:inst2\|R\[21\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "C:/Users/anish/Downloads/FINAL_PROJECT/Quartus/ALU.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1764797664449 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:inst2\|R\[20\] " "LATCH primitive \"ALU:inst2\|R\[20\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "C:/Users/anish/Downloads/FINAL_PROJECT/Quartus/ALU.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1764797664449 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:inst2\|R\[19\] " "LATCH primitive \"ALU:inst2\|R\[19\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "C:/Users/anish/Downloads/FINAL_PROJECT/Quartus/ALU.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1764797664449 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:inst2\|R\[18\] " "LATCH primitive \"ALU:inst2\|R\[18\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "C:/Users/anish/Downloads/FINAL_PROJECT/Quartus/ALU.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1764797664449 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:inst2\|R\[17\] " "LATCH primitive \"ALU:inst2\|R\[17\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "C:/Users/anish/Downloads/FINAL_PROJECT/Quartus/ALU.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1764797664449 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:inst2\|R\[16\] " "LATCH primitive \"ALU:inst2\|R\[16\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "C:/Users/anish/Downloads/FINAL_PROJECT/Quartus/ALU.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1764797664449 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:inst2\|R\[15\] " "LATCH primitive \"ALU:inst2\|R\[15\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "C:/Users/anish/Downloads/FINAL_PROJECT/Quartus/ALU.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1764797664449 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:inst2\|R\[14\] " "LATCH primitive \"ALU:inst2\|R\[14\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "C:/Users/anish/Downloads/FINAL_PROJECT/Quartus/ALU.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1764797664449 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:inst2\|R\[13\] " "LATCH primitive \"ALU:inst2\|R\[13\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "C:/Users/anish/Downloads/FINAL_PROJECT/Quartus/ALU.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1764797664449 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:inst2\|R\[12\] " "LATCH primitive \"ALU:inst2\|R\[12\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "C:/Users/anish/Downloads/FINAL_PROJECT/Quartus/ALU.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1764797664450 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:inst2\|R\[11\] " "LATCH primitive \"ALU:inst2\|R\[11\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "C:/Users/anish/Downloads/FINAL_PROJECT/Quartus/ALU.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1764797664450 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:inst2\|R\[10\] " "LATCH primitive \"ALU:inst2\|R\[10\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "C:/Users/anish/Downloads/FINAL_PROJECT/Quartus/ALU.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1764797664450 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:inst2\|R\[9\] " "LATCH primitive \"ALU:inst2\|R\[9\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "C:/Users/anish/Downloads/FINAL_PROJECT/Quartus/ALU.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1764797664450 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:inst2\|R\[8\] " "LATCH primitive \"ALU:inst2\|R\[8\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "C:/Users/anish/Downloads/FINAL_PROJECT/Quartus/ALU.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1764797664450 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:inst2\|R\[7\] " "LATCH primitive \"ALU:inst2\|R\[7\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "C:/Users/anish/Downloads/FINAL_PROJECT/Quartus/ALU.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1764797664450 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:inst2\|R\[6\] " "LATCH primitive \"ALU:inst2\|R\[6\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "C:/Users/anish/Downloads/FINAL_PROJECT/Quartus/ALU.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1764797664451 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:inst2\|R\[5\] " "LATCH primitive \"ALU:inst2\|R\[5\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "C:/Users/anish/Downloads/FINAL_PROJECT/Quartus/ALU.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1764797664451 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:inst2\|R\[4\] " "LATCH primitive \"ALU:inst2\|R\[4\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "C:/Users/anish/Downloads/FINAL_PROJECT/Quartus/ALU.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1764797664451 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:inst2\|R\[3\] " "LATCH primitive \"ALU:inst2\|R\[3\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "C:/Users/anish/Downloads/FINAL_PROJECT/Quartus/ALU.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1764797664451 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:inst2\|R\[2\] " "LATCH primitive \"ALU:inst2\|R\[2\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "C:/Users/anish/Downloads/FINAL_PROJECT/Quartus/ALU.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1764797664451 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:inst2\|R\[1\] " "LATCH primitive \"ALU:inst2\|R\[1\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "C:/Users/anish/Downloads/FINAL_PROJECT/Quartus/ALU.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1764797664451 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:inst2\|R\[0\] " "LATCH primitive \"ALU:inst2\|R\[0\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "C:/Users/anish/Downloads/FINAL_PROJECT/Quartus/ALU.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1764797664451 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "DMem:inst4\|myarray_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"DMem:inst4\|myarray_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764797665054 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764797665054 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764797665054 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764797665054 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764797665054 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764797665054 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764797665054 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764797665054 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764797665054 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764797665054 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764797665054 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764797665054 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764797665054 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764797665054 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Datapath.ram0_DMem_22ecb0.hdl.mif " "Parameter INIT_FILE set to db/Datapath.ram0_DMem_22ecb0.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764797665054 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764797665054 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764797665054 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1764797665054 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1764797665054 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DMem:inst4\|altsyncram:myarray_rtl_0 " "Elaborated megafunction instantiation \"DMem:inst4\|altsyncram:myarray_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764797665229 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DMem:inst4\|altsyncram:myarray_rtl_0 " "Instantiated megafunction \"DMem:inst4\|altsyncram:myarray_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764797665230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764797665230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764797665230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764797665230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764797665230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764797665230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764797665230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764797665230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764797665230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764797665230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764797665230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764797665230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764797665230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764797665230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/Datapath.ram0_DMem_22ecb0.hdl.mif " "Parameter \"INIT_FILE\" = \"db/Datapath.ram0_DMem_22ecb0.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764797665230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764797665230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_REG_B CLOCK0 " "Parameter \"RDCONTROL_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764797665230 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1764797665230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_n8u1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_n8u1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_n8u1 " "Found entity 1: altsyncram_n8u1" {  } { { "db/altsyncram_n8u1.tdf" "" { Text "C:/Users/anish/Downloads/FINAL_PROJECT/Quartus/db/altsyncram_n8u1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764797665428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764797665428 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ALU_Opcode\[0\] GND " "Pin \"ALU_Opcode\[0\]\" is stuck at GND" {  } { { "Datapath.bdf" "" { Schematic "C:/Users/anish/Downloads/FINAL_PROJECT/Quartus/Datapath.bdf" { { 352 672 855 368 "ALU_Opcode\[1..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764797666690 "|Datapath|ALU_Opcode[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SX\[31\] GND " "Pin \"SX\[31\]\" is stuck at GND" {  } { { "Datapath.bdf" "" { Schematic "C:/Users/anish/Downloads/FINAL_PROJECT/Quartus/Datapath.bdf" { { 456 872 1048 472 "SX\[31..0\]" "" } { 120 712 840 136 "SX\[31..0\]" "" } { -8 824 840 136 "SX\[31..0\]" "" } { 448 632 840 464 "SX\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764797666690 "|Datapath|SX[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SX\[30\] GND " "Pin \"SX\[30\]\" is stuck at GND" {  } { { "Datapath.bdf" "" { Schematic "C:/Users/anish/Downloads/FINAL_PROJECT/Quartus/Datapath.bdf" { { 456 872 1048 472 "SX\[31..0\]" "" } { 120 712 840 136 "SX\[31..0\]" "" } { -8 824 840 136 "SX\[31..0\]" "" } { 448 632 840 464 "SX\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764797666690 "|Datapath|SX[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SX\[29\] GND " "Pin \"SX\[29\]\" is stuck at GND" {  } { { "Datapath.bdf" "" { Schematic "C:/Users/anish/Downloads/FINAL_PROJECT/Quartus/Datapath.bdf" { { 456 872 1048 472 "SX\[31..0\]" "" } { 120 712 840 136 "SX\[31..0\]" "" } { -8 824 840 136 "SX\[31..0\]" "" } { 448 632 840 464 "SX\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764797666690 "|Datapath|SX[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SX\[28\] GND " "Pin \"SX\[28\]\" is stuck at GND" {  } { { "Datapath.bdf" "" { Schematic "C:/Users/anish/Downloads/FINAL_PROJECT/Quartus/Datapath.bdf" { { 456 872 1048 472 "SX\[31..0\]" "" } { 120 712 840 136 "SX\[31..0\]" "" } { -8 824 840 136 "SX\[31..0\]" "" } { 448 632 840 464 "SX\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764797666690 "|Datapath|SX[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SX\[27\] GND " "Pin \"SX\[27\]\" is stuck at GND" {  } { { "Datapath.bdf" "" { Schematic "C:/Users/anish/Downloads/FINAL_PROJECT/Quartus/Datapath.bdf" { { 456 872 1048 472 "SX\[31..0\]" "" } { 120 712 840 136 "SX\[31..0\]" "" } { -8 824 840 136 "SX\[31..0\]" "" } { 448 632 840 464 "SX\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764797666690 "|Datapath|SX[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SX\[26\] GND " "Pin \"SX\[26\]\" is stuck at GND" {  } { { "Datapath.bdf" "" { Schematic "C:/Users/anish/Downloads/FINAL_PROJECT/Quartus/Datapath.bdf" { { 456 872 1048 472 "SX\[31..0\]" "" } { 120 712 840 136 "SX\[31..0\]" "" } { -8 824 840 136 "SX\[31..0\]" "" } { 448 632 840 464 "SX\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764797666690 "|Datapath|SX[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SX\[25\] GND " "Pin \"SX\[25\]\" is stuck at GND" {  } { { "Datapath.bdf" "" { Schematic "C:/Users/anish/Downloads/FINAL_PROJECT/Quartus/Datapath.bdf" { { 456 872 1048 472 "SX\[31..0\]" "" } { 120 712 840 136 "SX\[31..0\]" "" } { -8 824 840 136 "SX\[31..0\]" "" } { 448 632 840 464 "SX\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764797666690 "|Datapath|SX[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SX\[24\] GND " "Pin \"SX\[24\]\" is stuck at GND" {  } { { "Datapath.bdf" "" { Schematic "C:/Users/anish/Downloads/FINAL_PROJECT/Quartus/Datapath.bdf" { { 456 872 1048 472 "SX\[31..0\]" "" } { 120 712 840 136 "SX\[31..0\]" "" } { -8 824 840 136 "SX\[31..0\]" "" } { 448 632 840 464 "SX\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764797666690 "|Datapath|SX[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SX\[23\] GND " "Pin \"SX\[23\]\" is stuck at GND" {  } { { "Datapath.bdf" "" { Schematic "C:/Users/anish/Downloads/FINAL_PROJECT/Quartus/Datapath.bdf" { { 456 872 1048 472 "SX\[31..0\]" "" } { 120 712 840 136 "SX\[31..0\]" "" } { -8 824 840 136 "SX\[31..0\]" "" } { 448 632 840 464 "SX\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764797666690 "|Datapath|SX[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SX\[22\] GND " "Pin \"SX\[22\]\" is stuck at GND" {  } { { "Datapath.bdf" "" { Schematic "C:/Users/anish/Downloads/FINAL_PROJECT/Quartus/Datapath.bdf" { { 456 872 1048 472 "SX\[31..0\]" "" } { 120 712 840 136 "SX\[31..0\]" "" } { -8 824 840 136 "SX\[31..0\]" "" } { 448 632 840 464 "SX\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764797666690 "|Datapath|SX[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SX\[21\] GND " "Pin \"SX\[21\]\" is stuck at GND" {  } { { "Datapath.bdf" "" { Schematic "C:/Users/anish/Downloads/FINAL_PROJECT/Quartus/Datapath.bdf" { { 456 872 1048 472 "SX\[31..0\]" "" } { 120 712 840 136 "SX\[31..0\]" "" } { -8 824 840 136 "SX\[31..0\]" "" } { 448 632 840 464 "SX\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764797666690 "|Datapath|SX[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SX\[20\] GND " "Pin \"SX\[20\]\" is stuck at GND" {  } { { "Datapath.bdf" "" { Schematic "C:/Users/anish/Downloads/FINAL_PROJECT/Quartus/Datapath.bdf" { { 456 872 1048 472 "SX\[31..0\]" "" } { 120 712 840 136 "SX\[31..0\]" "" } { -8 824 840 136 "SX\[31..0\]" "" } { 448 632 840 464 "SX\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764797666690 "|Datapath|SX[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SX\[19\] GND " "Pin \"SX\[19\]\" is stuck at GND" {  } { { "Datapath.bdf" "" { Schematic "C:/Users/anish/Downloads/FINAL_PROJECT/Quartus/Datapath.bdf" { { 456 872 1048 472 "SX\[31..0\]" "" } { 120 712 840 136 "SX\[31..0\]" "" } { -8 824 840 136 "SX\[31..0\]" "" } { 448 632 840 464 "SX\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764797666690 "|Datapath|SX[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SX\[18\] GND " "Pin \"SX\[18\]\" is stuck at GND" {  } { { "Datapath.bdf" "" { Schematic "C:/Users/anish/Downloads/FINAL_PROJECT/Quartus/Datapath.bdf" { { 456 872 1048 472 "SX\[31..0\]" "" } { 120 712 840 136 "SX\[31..0\]" "" } { -8 824 840 136 "SX\[31..0\]" "" } { 448 632 840 464 "SX\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764797666690 "|Datapath|SX[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SX\[17\] GND " "Pin \"SX\[17\]\" is stuck at GND" {  } { { "Datapath.bdf" "" { Schematic "C:/Users/anish/Downloads/FINAL_PROJECT/Quartus/Datapath.bdf" { { 456 872 1048 472 "SX\[31..0\]" "" } { 120 712 840 136 "SX\[31..0\]" "" } { -8 824 840 136 "SX\[31..0\]" "" } { 448 632 840 464 "SX\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764797666690 "|Datapath|SX[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SX\[16\] GND " "Pin \"SX\[16\]\" is stuck at GND" {  } { { "Datapath.bdf" "" { Schematic "C:/Users/anish/Downloads/FINAL_PROJECT/Quartus/Datapath.bdf" { { 456 872 1048 472 "SX\[31..0\]" "" } { 120 712 840 136 "SX\[31..0\]" "" } { -8 824 840 136 "SX\[31..0\]" "" } { 448 632 840 464 "SX\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764797666690 "|Datapath|SX[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SX\[15\] GND " "Pin \"SX\[15\]\" is stuck at GND" {  } { { "Datapath.bdf" "" { Schematic "C:/Users/anish/Downloads/FINAL_PROJECT/Quartus/Datapath.bdf" { { 456 872 1048 472 "SX\[31..0\]" "" } { 120 712 840 136 "SX\[31..0\]" "" } { -8 824 840 136 "SX\[31..0\]" "" } { 448 632 840 464 "SX\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764797666690 "|Datapath|SX[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SX\[13\] GND " "Pin \"SX\[13\]\" is stuck at GND" {  } { { "Datapath.bdf" "" { Schematic "C:/Users/anish/Downloads/FINAL_PROJECT/Quartus/Datapath.bdf" { { 456 872 1048 472 "SX\[31..0\]" "" } { 120 712 840 136 "SX\[31..0\]" "" } { -8 824 840 136 "SX\[31..0\]" "" } { 448 632 840 464 "SX\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764797666690 "|Datapath|SX[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SX\[11\] GND " "Pin \"SX\[11\]\" is stuck at GND" {  } { { "Datapath.bdf" "" { Schematic "C:/Users/anish/Downloads/FINAL_PROJECT/Quartus/Datapath.bdf" { { 456 872 1048 472 "SX\[31..0\]" "" } { 120 712 840 136 "SX\[31..0\]" "" } { -8 824 840 136 "SX\[31..0\]" "" } { 448 632 840 464 "SX\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764797666690 "|Datapath|SX[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SX\[10\] GND " "Pin \"SX\[10\]\" is stuck at GND" {  } { { "Datapath.bdf" "" { Schematic "C:/Users/anish/Downloads/FINAL_PROJECT/Quartus/Datapath.bdf" { { 456 872 1048 472 "SX\[31..0\]" "" } { 120 712 840 136 "SX\[31..0\]" "" } { -8 824 840 136 "SX\[31..0\]" "" } { 448 632 840 464 "SX\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764797666690 "|Datapath|SX[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SX\[9\] GND " "Pin \"SX\[9\]\" is stuck at GND" {  } { { "Datapath.bdf" "" { Schematic "C:/Users/anish/Downloads/FINAL_PROJECT/Quartus/Datapath.bdf" { { 456 872 1048 472 "SX\[31..0\]" "" } { 120 712 840 136 "SX\[31..0\]" "" } { -8 824 840 136 "SX\[31..0\]" "" } { 448 632 840 464 "SX\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764797666690 "|Datapath|SX[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SX\[8\] GND " "Pin \"SX\[8\]\" is stuck at GND" {  } { { "Datapath.bdf" "" { Schematic "C:/Users/anish/Downloads/FINAL_PROJECT/Quartus/Datapath.bdf" { { 456 872 1048 472 "SX\[31..0\]" "" } { 120 712 840 136 "SX\[31..0\]" "" } { -8 824 840 136 "SX\[31..0\]" "" } { 448 632 840 464 "SX\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764797666690 "|Datapath|SX[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SX\[7\] GND " "Pin \"SX\[7\]\" is stuck at GND" {  } { { "Datapath.bdf" "" { Schematic "C:/Users/anish/Downloads/FINAL_PROJECT/Quartus/Datapath.bdf" { { 456 872 1048 472 "SX\[31..0\]" "" } { 120 712 840 136 "SX\[31..0\]" "" } { -8 824 840 136 "SX\[31..0\]" "" } { 448 632 840 464 "SX\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764797666690 "|Datapath|SX[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SX\[6\] GND " "Pin \"SX\[6\]\" is stuck at GND" {  } { { "Datapath.bdf" "" { Schematic "C:/Users/anish/Downloads/FINAL_PROJECT/Quartus/Datapath.bdf" { { 456 872 1048 472 "SX\[31..0\]" "" } { 120 712 840 136 "SX\[31..0\]" "" } { -8 824 840 136 "SX\[31..0\]" "" } { 448 632 840 464 "SX\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764797666690 "|Datapath|SX[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SX\[4\] GND " "Pin \"SX\[4\]\" is stuck at GND" {  } { { "Datapath.bdf" "" { Schematic "C:/Users/anish/Downloads/FINAL_PROJECT/Quartus/Datapath.bdf" { { 456 872 1048 472 "SX\[31..0\]" "" } { 120 712 840 136 "SX\[31..0\]" "" } { -8 824 840 136 "SX\[31..0\]" "" } { 448 632 840 464 "SX\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764797666690 "|Datapath|SX[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SX\[3\] GND " "Pin \"SX\[3\]\" is stuck at GND" {  } { { "Datapath.bdf" "" { Schematic "C:/Users/anish/Downloads/FINAL_PROJECT/Quartus/Datapath.bdf" { { 456 872 1048 472 "SX\[31..0\]" "" } { 120 712 840 136 "SX\[31..0\]" "" } { -8 824 840 136 "SX\[31..0\]" "" } { 448 632 840 464 "SX\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764797666690 "|Datapath|SX[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SX\[0\] GND " "Pin \"SX\[0\]\" is stuck at GND" {  } { { "Datapath.bdf" "" { Schematic "C:/Users/anish/Downloads/FINAL_PROJECT/Quartus/Datapath.bdf" { { 456 872 1048 472 "SX\[31..0\]" "" } { 120 712 840 136 "SX\[31..0\]" "" } { -8 824 840 136 "SX\[31..0\]" "" } { 448 632 840 464 "SX\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764797666690 "|Datapath|SX[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Current_Instruction\[30\] GND " "Pin \"Current_Instruction\[30\]\" is stuck at GND" {  } { { "Datapath.bdf" "" { Schematic "C:/Users/anish/Downloads/FINAL_PROJECT/Quartus/Datapath.bdf" { { 128 24 240 144 "Current_Instruction\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764797666690 "|Datapath|Current_Instruction[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Current_Instruction\[28\] GND " "Pin \"Current_Instruction\[28\]\" is stuck at GND" {  } { { "Datapath.bdf" "" { Schematic "C:/Users/anish/Downloads/FINAL_PROJECT/Quartus/Datapath.bdf" { { 128 24 240 144 "Current_Instruction\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764797666690 "|Datapath|Current_Instruction[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Current_Instruction\[23\] GND " "Pin \"Current_Instruction\[23\]\" is stuck at GND" {  } { { "Datapath.bdf" "" { Schematic "C:/Users/anish/Downloads/FINAL_PROJECT/Quartus/Datapath.bdf" { { 128 24 240 144 "Current_Instruction\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764797666690 "|Datapath|Current_Instruction[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Current_Instruction\[18\] GND " "Pin \"Current_Instruction\[18\]\" is stuck at GND" {  } { { "Datapath.bdf" "" { Schematic "C:/Users/anish/Downloads/FINAL_PROJECT/Quartus/Datapath.bdf" { { 128 24 240 144 "Current_Instruction\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764797666690 "|Datapath|Current_Instruction[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Current_Instruction\[15\] GND " "Pin \"Current_Instruction\[15\]\" is stuck at GND" {  } { { "Datapath.bdf" "" { Schematic "C:/Users/anish/Downloads/FINAL_PROJECT/Quartus/Datapath.bdf" { { 128 24 240 144 "Current_Instruction\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764797666690 "|Datapath|Current_Instruction[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Current_Instruction\[13\] GND " "Pin \"Current_Instruction\[13\]\" is stuck at GND" {  } { { "Datapath.bdf" "" { Schematic "C:/Users/anish/Downloads/FINAL_PROJECT/Quartus/Datapath.bdf" { { 128 24 240 144 "Current_Instruction\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764797666690 "|Datapath|Current_Instruction[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Current_Instruction\[11\] GND " "Pin \"Current_Instruction\[11\]\" is stuck at GND" {  } { { "Datapath.bdf" "" { Schematic "C:/Users/anish/Downloads/FINAL_PROJECT/Quartus/Datapath.bdf" { { 128 24 240 144 "Current_Instruction\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764797666690 "|Datapath|Current_Instruction[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Current_Instruction\[10\] GND " "Pin \"Current_Instruction\[10\]\" is stuck at GND" {  } { { "Datapath.bdf" "" { Schematic "C:/Users/anish/Downloads/FINAL_PROJECT/Quartus/Datapath.bdf" { { 128 24 240 144 "Current_Instruction\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764797666690 "|Datapath|Current_Instruction[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Current_Instruction\[9\] GND " "Pin \"Current_Instruction\[9\]\" is stuck at GND" {  } { { "Datapath.bdf" "" { Schematic "C:/Users/anish/Downloads/FINAL_PROJECT/Quartus/Datapath.bdf" { { 128 24 240 144 "Current_Instruction\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764797666690 "|Datapath|Current_Instruction[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Current_Instruction\[8\] GND " "Pin \"Current_Instruction\[8\]\" is stuck at GND" {  } { { "Datapath.bdf" "" { Schematic "C:/Users/anish/Downloads/FINAL_PROJECT/Quartus/Datapath.bdf" { { 128 24 240 144 "Current_Instruction\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764797666690 "|Datapath|Current_Instruction[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Current_Instruction\[7\] GND " "Pin \"Current_Instruction\[7\]\" is stuck at GND" {  } { { "Datapath.bdf" "" { Schematic "C:/Users/anish/Downloads/FINAL_PROJECT/Quartus/Datapath.bdf" { { 128 24 240 144 "Current_Instruction\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764797666690 "|Datapath|Current_Instruction[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Current_Instruction\[6\] GND " "Pin \"Current_Instruction\[6\]\" is stuck at GND" {  } { { "Datapath.bdf" "" { Schematic "C:/Users/anish/Downloads/FINAL_PROJECT/Quartus/Datapath.bdf" { { 128 24 240 144 "Current_Instruction\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764797666690 "|Datapath|Current_Instruction[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Current_Instruction\[4\] GND " "Pin \"Current_Instruction\[4\]\" is stuck at GND" {  } { { "Datapath.bdf" "" { Schematic "C:/Users/anish/Downloads/FINAL_PROJECT/Quartus/Datapath.bdf" { { 128 24 240 144 "Current_Instruction\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764797666690 "|Datapath|Current_Instruction[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Current_Instruction\[3\] GND " "Pin \"Current_Instruction\[3\]\" is stuck at GND" {  } { { "Datapath.bdf" "" { Schematic "C:/Users/anish/Downloads/FINAL_PROJECT/Quartus/Datapath.bdf" { { 128 24 240 144 "Current_Instruction\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764797666690 "|Datapath|Current_Instruction[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Current_Instruction\[0\] GND " "Pin \"Current_Instruction\[0\]\" is stuck at GND" {  } { { "Datapath.bdf" "" { Schematic "C:/Users/anish/Downloads/FINAL_PROJECT/Quartus/Datapath.bdf" { { 128 24 240 144 "Current_Instruction\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764797666690 "|Datapath|Current_Instruction[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Current_PC\[1\] GND " "Pin \"Current_PC\[1\]\" is stuck at GND" {  } { { "Datapath.bdf" "" { Schematic "C:/Users/anish/Downloads/FINAL_PROJECT/Quartus/Datapath.bdf" { { 120 -208 -16 136 "Current_PC\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764797666690 "|Datapath|Current_PC[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Current_PC\[0\] GND " "Pin \"Current_PC\[0\]\" is stuck at GND" {  } { { "Datapath.bdf" "" { Schematic "C:/Users/anish/Downloads/FINAL_PROJECT/Quartus/Datapath.bdf" { { 120 -208 -16 136 "Current_PC\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764797666690 "|Datapath|Current_PC[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Opcode\[3\] GND " "Pin \"Opcode\[3\]\" is stuck at GND" {  } { { "Datapath.bdf" "" { Schematic "C:/Users/anish/Downloads/FINAL_PROJECT/Quartus/Datapath.bdf" { { 376 1064 1240 392 "Opcode\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764797666690 "|Datapath|Opcode[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Opcode\[1\] VCC " "Pin \"Opcode\[1\]\" is stuck at VCC" {  } { { "Datapath.bdf" "" { Schematic "C:/Users/anish/Downloads/FINAL_PROJECT/Quartus/Datapath.bdf" { { 376 1064 1240 392 "Opcode\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764797666690 "|Datapath|Opcode[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Opcode\[0\] GND " "Pin \"Opcode\[0\]\" is stuck at GND" {  } { { "Datapath.bdf" "" { Schematic "C:/Users/anish/Downloads/FINAL_PROJECT/Quartus/Datapath.bdf" { { 376 1064 1240 392 "Opcode\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764797666690 "|Datapath|Opcode[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1764797666690 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1764797667033 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "782 " "782 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1764797668171 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1764797668846 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764797668846 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "690 " "Implemented 690 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1764797669260 ""} { "Info" "ICUT_CUT_TM_OPINS" "230 " "Implemented 230 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1764797669260 ""} { "Info" "ICUT_CUT_TM_LCELLS" "427 " "Implemented 427 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1764797669260 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1764797669260 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1764797669260 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 99 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 99 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4985 " "Peak virtual memory: 4985 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1764797669415 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec  3 16:34:29 2025 " "Processing ended: Wed Dec  3 16:34:29 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1764797669415 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1764797669415 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:52 " "Total CPU time (on all processors): 00:00:52" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1764797669415 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1764797669415 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1764797673287 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 25.1std.0 Build 1129 10/21/2025 SC Lite Edition " "Version 25.1std.0 Build 1129 10/21/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1764797673291 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec  3 16:34:31 2025 " "Processing started: Wed Dec  3 16:34:31 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1764797673291 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1764797673291 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Datapath -c Datapath " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Datapath -c Datapath" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1764797673292 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1764797674026 ""}
{ "Info" "0" "" "Project  = Datapath" {  } {  } 0 0 "Project  = Datapath" 0 0 "Fitter" 0 0 1764797674027 ""}
{ "Info" "0" "" "Revision = Datapath" {  } {  } 0 0 "Revision = Datapath" 0 0 "Fitter" 0 0 1764797674027 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1764797674597 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1764797674600 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Datapath 5CSXFC6D6F31C6 " "Selected device 5CSXFC6D6F31C6 for design \"Datapath\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1764797674655 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1764797674769 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1764797674770 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1764797676809 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1764797676921 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1764797677447 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1764797677486 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "231 231 " "No exact pin location assignment(s) for 231 pins of 231 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1764797678686 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1764797734104 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk~inputCLKENA0 62 global CLKCTRL_G14 " "clk~inputCLKENA0 with 62 fanout uses global clock CLKCTRL_G14" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1764797734769 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1764797734769 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1764797734769 ""}
{ "Warning" "WCCLK_REFCLK_IO_WARNING_TOP" "1 " "1 global input pin(s) will use non-dedicated clock routing" { { "Warning" "WCCLK_REFCLK_IO_ROUTED_THROUGH_CORE_ROUTING_WARNING_WITH_NAME_LOC" "global clock driver clk~inputCLKENA0 CLKCTRL_G14 " "Source REFCLK I/O cannot be routed using dedicated clock routing for global clock driver clk~inputCLKENA0, placed at CLKCTRL_G14" { { "Info" "ICCLK_REFCLK_IO_PLACEMENT_MSG" "I/O pad clk PIN_AB27 " "Refclk input I/O pad clk is placed onto PIN_AB27" {  } {  } 0 179012 "Refclk input %1!s! is placed onto %2!s!" 0 0 "Design Software" 0 -1 1764797734769 ""}  } {  } 0 16469 "Source REFCLK I/O cannot be routed using dedicated clock routing for %1!s!, placed at %2!s!" 0 0 "Design Software" 0 -1 1764797734769 ""}  } {  } 0 16406 "%1!d! global input pin(s) will use non-dedicated clock routing" 0 0 "Fitter" 0 -1 1764797734769 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1764797734769 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1764797734776 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1764797734777 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1764797734780 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1764797734783 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1764797734783 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1764797734784 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "32 " "The Timing Analyzer is analyzing 32 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1764797736032 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Datapath.sdc " "Synopsys Design Constraints File file not found: 'Datapath.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1764797736034 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1764797736034 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1764797736042 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1764797736043 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1764797736043 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1764797736053 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1764797736054 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1764797736054 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:59 " "Fitter preparation operations ending: elapsed time is 00:00:59" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1764797736143 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1764797747582 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1764797752921 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:01:26 " "Fitter placement preparation operations ending: elapsed time is 00:01:26" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1764797833702 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1764798003597 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1764798006533 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1764798006533 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1764798007956 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "8 X56_Y11 X66_Y22 " "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X56_Y11 to location X66_Y22" {  } { { "loc" "" { Generic "C:/Users/anish/Downloads/FINAL_PROJECT/Quartus/" { { 1 { 0 "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X56_Y11 to location X66_Y22"} { { 12 { 0 ""} 56 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1764798011126 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1764798011126 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1764798021321 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1764798021321 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:12 " "Fitter routing operations ending: elapsed time is 00:00:12" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1764798021325 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 6.62 " "Total time spent on timing analysis during the Fitter is 6.62 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1764798022490 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1764798022528 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1764798023147 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1764798023147 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1764798023749 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1764798026693 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/anish/Downloads/FINAL_PROJECT/Quartus/output_files/Datapath.fit.smsg " "Generated suppressed messages file C:/Users/anish/Downloads/FINAL_PROJECT/Quartus/output_files/Datapath.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1764798027000 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 8 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "7293 " "Peak virtual memory: 7293 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1764798027461 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec  3 16:40:27 2025 " "Processing ended: Wed Dec  3 16:40:27 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1764798027461 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:05:56 " "Elapsed time: 00:05:56" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1764798027461 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:16:52 " "Total CPU time (on all processors): 00:16:52" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1764798027461 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1764798027461 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1764798028515 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 25.1std.0 Build 1129 10/21/2025 SC Lite Edition " "Version 25.1std.0 Build 1129 10/21/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1764798028515 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec  3 16:40:28 2025 " "Processing started: Wed Dec  3 16:40:28 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1764798028515 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1764798028515 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Datapath -c Datapath " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Datapath -c Datapath" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1764798028515 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1764798028988 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1764798031873 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5243 " "Peak virtual memory: 5243 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1764798032162 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec  3 16:40:32 2025 " "Processing ended: Wed Dec  3 16:40:32 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1764798032162 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1764798032162 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1764798032162 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1764798032162 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1764798032871 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1764798033203 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 25.1std.0 Build 1129 10/21/2025 SC Lite Edition " "Version 25.1std.0 Build 1129 10/21/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1764798033203 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec  3 16:40:33 2025 " "Processing started: Wed Dec  3 16:40:33 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1764798033203 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1764798033203 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Datapath -c Datapath " "Command: quartus_sta Datapath -c Datapath" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1764798033204 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1764798033251 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1764798033597 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1764798033598 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1764798033632 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1764798033632 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "32 " "The Timing Analyzer is analyzing 32 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1764798033988 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Datapath.sdc " "Synopsys Design Constraints File file not found: 'Datapath.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1764798034008 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1764798034009 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name PC:inst8\|PCout\[2\] PC:inst8\|PCout\[2\] " "create_clock -period 1.000 -name PC:inst8\|PCout\[2\] PC:inst8\|PCout\[2\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1764798034010 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1764798034010 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1764798034010 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1764798034012 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1764798034036 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1764798034037 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1764798034044 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1764798034094 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1764798034094 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -10.540 " "Worst-case setup slack is -10.540" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764798034095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764798034095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.540           -1516.158 PC:inst8\|PCout\[2\]  " "  -10.540           -1516.158 PC:inst8\|PCout\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764798034095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.286            -402.411 clk  " "   -8.286            -402.411 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764798034095 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1764798034095 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.315 " "Worst-case hold slack is -0.315" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764798034100 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764798034100 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.315              -1.549 PC:inst8\|PCout\[2\]  " "   -0.315              -1.549 PC:inst8\|PCout\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764798034100 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.379               0.000 clk  " "    0.379               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764798034100 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1764798034100 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1764798034101 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1764798034103 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.636 " "Worst-case minimum pulse width slack is -2.636" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764798034104 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764798034104 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.636            -175.502 clk  " "   -2.636            -175.502 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764798034104 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -85.121 PC:inst8\|PCout\[2\]  " "   -0.394             -85.121 PC:inst8\|PCout\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764798034104 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1764798034104 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1764798034116 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1764798034142 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1764798035169 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1764798035261 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1764798035270 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1764798035270 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -10.533 " "Worst-case setup slack is -10.533" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764798035271 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764798035271 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.533           -1532.649 PC:inst8\|PCout\[2\]  " "  -10.533           -1532.649 PC:inst8\|PCout\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764798035271 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.214            -383.518 clk  " "   -8.214            -383.518 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764798035271 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1764798035271 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.214 " "Worst-case hold slack is -0.214" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764798035275 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764798035275 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.214              -0.989 PC:inst8\|PCout\[2\]  " "   -0.214              -0.989 PC:inst8\|PCout\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764798035275 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.379               0.000 clk  " "    0.379               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764798035275 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1764798035275 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1764798035277 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1764798035278 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.636 " "Worst-case minimum pulse width slack is -2.636" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764798035279 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764798035279 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.636            -177.143 clk  " "   -2.636            -177.143 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764798035279 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -76.304 PC:inst8\|PCout\[2\]  " "   -0.394             -76.304 PC:inst8\|PCout\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764798035279 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1764798035279 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1764798035290 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1764798035392 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1764798036331 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1764798036404 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1764798036408 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1764798036408 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.111 " "Worst-case setup slack is -6.111" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764798036410 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764798036410 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.111            -855.660 PC:inst8\|PCout\[2\]  " "   -6.111            -855.660 PC:inst8\|PCout\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764798036410 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.025            -257.852 clk  " "   -5.025            -257.852 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764798036410 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1764798036410 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.086 " "Worst-case hold slack is -0.086" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764798036415 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764798036415 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.086              -0.467 PC:inst8\|PCout\[2\]  " "   -0.086              -0.467 PC:inst8\|PCout\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764798036415 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.201               0.000 clk  " "    0.201               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764798036415 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1764798036415 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1764798036417 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1764798036419 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.636 " "Worst-case minimum pulse width slack is -2.636" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764798036420 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764798036420 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.636            -161.655 clk  " "   -2.636            -161.655 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764798036420 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.153              -7.011 PC:inst8\|PCout\[2\]  " "   -0.153              -7.011 PC:inst8\|PCout\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764798036420 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1764798036420 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1764798036432 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1764798036583 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1764798036587 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1764798036587 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.695 " "Worst-case setup slack is -5.695" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764798036589 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764798036589 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.695            -801.671 PC:inst8\|PCout\[2\]  " "   -5.695            -801.671 PC:inst8\|PCout\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764798036589 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.276            -216.252 clk  " "   -4.276            -216.252 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764798036589 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1764798036589 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.075 " "Worst-case hold slack is -0.075" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764798036595 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764798036595 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.075              -0.136 clk  " "   -0.075              -0.136 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764798036595 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.051              -0.123 PC:inst8\|PCout\[2\]  " "   -0.051              -0.123 PC:inst8\|PCout\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764798036595 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1764798036595 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1764798036597 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1764798036598 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.636 " "Worst-case minimum pulse width slack is -2.636" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764798036599 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764798036599 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.636            -161.763 clk  " "   -2.636            -161.763 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764798036599 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.099              -2.976 PC:inst8\|PCout\[2\]  " "   -0.099              -2.976 PC:inst8\|PCout\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764798036599 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1764798036599 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1764798038609 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1764798038613 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 7 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5412 " "Peak virtual memory: 5412 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1764798038712 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec  3 16:40:38 2025 " "Processing ended: Wed Dec  3 16:40:38 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1764798038712 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1764798038712 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1764798038712 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1764798038712 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1764798039723 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 25.1std.0 Build 1129 10/21/2025 SC Lite Edition " "Version 25.1std.0 Build 1129 10/21/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1764798039724 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec  3 16:40:39 2025 " "Processing started: Wed Dec  3 16:40:39 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1764798039724 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1764798039724 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Datapath -c Datapath " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Datapath -c Datapath" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1764798039724 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1764798040225 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Datapath.vo C:/Users/anish/Downloads/FINAL_PROJECT/Quartus/simulation/questa/ simulation " "Generated file Datapath.vo in folder \"C:/Users/anish/Downloads/FINAL_PROJECT/Quartus/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1764798040282 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4760 " "Peak virtual memory: 4760 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1764798040313 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec  3 16:40:40 2025 " "Processing ended: Wed Dec  3 16:40:40 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1764798040313 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1764798040313 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1764798040313 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1764798040313 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 116 s " "Quartus Prime Full Compilation was successful. 0 errors, 116 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1764798040974 ""}
