
*** Running vivado
    with args -log image_rx_tx_with_filter.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source image_rx_tx_with_filter.tcl -notrace


****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source image_rx_tx_with_filter.tcl -notrace
Command: link_design -top image_rx_tx_with_filter -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2387.270 ; gain = 0.000 ; free physical = 17642 ; free virtual = 29139
INFO: [Netlist 29-17] Analyzing 209 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/aaronnanas/vivado_projects/ece524_final_proj/image_rx_tx_with_filter/image_rx_tx_with_filter.srcs/constrs_1/new/zybo_z720_constraints.xdc]
Finished Parsing XDC File [/home/aaronnanas/vivado_projects/ece524_final_proj/image_rx_tx_with_filter/image_rx_tx_with_filter.srcs/constrs_1/new/zybo_z720_constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2443.180 ; gain = 0.000 ; free physical = 17546 ; free virtual = 29043
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.93 ; elapsed = 00:00:00.53 . Memory (MB): peak = 2507.211 ; gain = 64.031 ; free physical = 17531 ; free virtual = 29029

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 233154965

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2813.180 ; gain = 305.969 ; free physical = 17170 ; free virtual = 28667

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 23d77e61e

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2985.117 ; gain = 0.000 ; free physical = 17002 ; free virtual = 28499
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 23d77e61e

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2985.117 ; gain = 0.000 ; free physical = 17002 ; free virtual = 28499
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 21a5ebdbe

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2985.117 ; gain = 0.000 ; free physical = 17002 ; free virtual = 28499
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 21a5ebdbe

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2985.117 ; gain = 0.000 ; free physical = 17002 ; free virtual = 28499
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 21a5ebdbe

Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2985.117 ; gain = 0.000 ; free physical = 17002 ; free virtual = 28499
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 21a5ebdbe

Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2985.117 ; gain = 0.000 ; free physical = 17002 ; free virtual = 28499
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2985.117 ; gain = 0.000 ; free physical = 17002 ; free virtual = 28499
Ending Logic Optimization Task | Checksum: 1b74bac0d

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2985.117 ; gain = 0.000 ; free physical = 17002 ; free virtual = 28499

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 128 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 64 newly gated: 0 Total Ports: 256
Number of Flops added for Enable Generation: 8

Ending PowerOpt Patch Enables Task | Checksum: 20bb55ffb

Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.22 . Memory (MB): peak = 3345.117 ; gain = 0.000 ; free physical = 16965 ; free virtual = 28462
Ending Power Optimization Task | Checksum: 20bb55ffb

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 3345.117 ; gain = 360.000 ; free physical = 16973 ; free virtual = 28471

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 1ace69f30

Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3345.117 ; gain = 0.000 ; free physical = 16976 ; free virtual = 28474
Ending Final Cleanup Task | Checksum: 1ace69f30

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 3345.117 ; gain = 0.000 ; free physical = 16976 ; free virtual = 28474

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3345.117 ; gain = 0.000 ; free physical = 16976 ; free virtual = 28474
Ending Netlist Obfuscation Task | Checksum: 1ace69f30

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3345.117 ; gain = 0.000 ; free physical = 16976 ; free virtual = 28474
INFO: [Common 17-83] Releasing license: Implementation
30 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 3345.117 ; gain = 901.938 ; free physical = 16976 ; free virtual = 28474
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3345.117 ; gain = 0.000 ; free physical = 16973 ; free virtual = 28472
INFO: [Common 17-1381] The checkpoint '/home/aaronnanas/vivado_projects/ece524_final_proj/image_rx_tx_with_filter/image_rx_tx_with_filter.runs/impl_1/image_rx_tx_with_filter_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file image_rx_tx_with_filter_drc_opted.rpt -pb image_rx_tx_with_filter_drc_opted.pb -rpx image_rx_tx_with_filter_drc_opted.rpx
Command: report_drc -file image_rx_tx_with_filter_drc_opted.rpt -pb image_rx_tx_with_filter_drc_opted.pb -rpx image_rx_tx_with_filter_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2020.2/data/ip'.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/aaronnanas/vivado_projects/ece524_final_proj/image_rx_tx_with_filter/image_rx_tx_with_filter.runs/impl_1/image_rx_tx_with_filter_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3345.117 ; gain = 0.000 ; free physical = 16897 ; free virtual = 28396
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1671aab92

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3345.117 ; gain = 0.000 ; free physical = 16897 ; free virtual = 28396
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3345.117 ; gain = 0.000 ; free physical = 16897 ; free virtual = 28396

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: edd3b4c3

Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.15 . Memory (MB): peak = 3345.117 ; gain = 0.000 ; free physical = 16929 ; free virtual = 28427

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1215495cb

Time (s): cpu = 00:00:00.88 ; elapsed = 00:00:00.36 . Memory (MB): peak = 3345.117 ; gain = 0.000 ; free physical = 16941 ; free virtual = 28439

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1215495cb

Time (s): cpu = 00:00:00.89 ; elapsed = 00:00:00.36 . Memory (MB): peak = 3345.117 ; gain = 0.000 ; free physical = 16941 ; free virtual = 28439
Phase 1 Placer Initialization | Checksum: 1215495cb

Time (s): cpu = 00:00:00.90 ; elapsed = 00:00:00.37 . Memory (MB): peak = 3345.117 ; gain = 0.000 ; free physical = 16941 ; free virtual = 28439

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 12b58b2b8

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.43 . Memory (MB): peak = 3345.117 ; gain = 0.000 ; free physical = 16928 ; free virtual = 28426

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 180c5591d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.47 . Memory (MB): peak = 3345.117 ; gain = 0.000 ; free physical = 16930 ; free virtual = 28428

Phase 2.3 Global Placement Core

Phase 2.3.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 208 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-775] End 1 Pass. Optimized 95 nets or cells. Created 0 new cell, deleted 95 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3345.117 ; gain = 0.000 ; free physical = 16918 ; free virtual = 28417

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             95  |                    95  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             95  |                    95  |           0  |           3  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.3.1 Physical Synthesis In Placer | Checksum: 14d5c5fa0

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 3345.117 ; gain = 0.000 ; free physical = 16918 ; free virtual = 28418
Phase 2.3 Global Placement Core | Checksum: 80df09f8

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 3345.117 ; gain = 0.000 ; free physical = 16917 ; free virtual = 28417
Phase 2 Global Placement | Checksum: 80df09f8

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 3345.117 ; gain = 0.000 ; free physical = 16917 ; free virtual = 28417

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: eda3c07e

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 3345.117 ; gain = 0.000 ; free physical = 16917 ; free virtual = 28417

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1c92eafa8

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 3345.117 ; gain = 0.000 ; free physical = 16916 ; free virtual = 28417

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 18aec18f2

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 3345.117 ; gain = 0.000 ; free physical = 16916 ; free virtual = 28417

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1365824d5

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 3345.117 ; gain = 0.000 ; free physical = 16916 ; free virtual = 28416

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 107f6d88b

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 3345.117 ; gain = 0.000 ; free physical = 16911 ; free virtual = 28412

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 147ca558e

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 3345.117 ; gain = 0.000 ; free physical = 16903 ; free virtual = 28403

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1120fb10f

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 3345.117 ; gain = 0.000 ; free physical = 16887 ; free virtual = 28387
Phase 3 Detail Placement | Checksum: 1120fb10f

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 3345.117 ; gain = 0.000 ; free physical = 16883 ; free virtual = 28383

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 10d328c8f

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.765 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: ddc90875

Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3345.117 ; gain = 0.000 ; free physical = 16831 ; free virtual = 28388
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 1180b49c6

Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3345.117 ; gain = 0.000 ; free physical = 16832 ; free virtual = 28388
Phase 4.1.1.1 BUFG Insertion | Checksum: 10d328c8f

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 3345.117 ; gain = 0.000 ; free physical = 16832 ; free virtual = 28388
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.765. For the most accurate timing information please run report_timing.

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 3345.117 ; gain = 0.000 ; free physical = 16832 ; free virtual = 28388
Phase 4.1 Post Commit Optimization | Checksum: 170c413ce

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 3345.117 ; gain = 0.000 ; free physical = 16832 ; free virtual = 28388

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 170c413ce

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 3345.117 ; gain = 0.000 ; free physical = 16832 ; free virtual = 28389

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 170c413ce

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 3345.117 ; gain = 0.000 ; free physical = 16831 ; free virtual = 28391
Phase 4.3 Placer Reporting | Checksum: 170c413ce

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 3345.117 ; gain = 0.000 ; free physical = 16831 ; free virtual = 28391

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3345.117 ; gain = 0.000 ; free physical = 16831 ; free virtual = 28391

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 3345.117 ; gain = 0.000 ; free physical = 16831 ; free virtual = 28391
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1e7d08606

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 3345.117 ; gain = 0.000 ; free physical = 16822 ; free virtual = 28390
Ending Placer Task | Checksum: 1494bc860

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 3345.117 ; gain = 0.000 ; free physical = 16821 ; free virtual = 28390
INFO: [Common 17-83] Releasing license: Implementation
67 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3345.117 ; gain = 0.000 ; free physical = 16835 ; free virtual = 28408
INFO: [Common 17-1381] The checkpoint '/home/aaronnanas/vivado_projects/ece524_final_proj/image_rx_tx_with_filter/image_rx_tx_with_filter.runs/impl_1/image_rx_tx_with_filter_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file image_rx_tx_with_filter_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.10 . Memory (MB): peak = 3345.117 ; gain = 0.000 ; free physical = 16833 ; free virtual = 28404
INFO: [runtcl-4] Executing : report_utilization -file image_rx_tx_with_filter_utilization_placed.rpt -pb image_rx_tx_with_filter_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file image_rx_tx_with_filter_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3345.117 ; gain = 0.000 ; free physical = 16841 ; free virtual = 28413
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
76 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3345.117 ; gain = 0.000 ; free physical = 16800 ; free virtual = 28376
INFO: [Common 17-1381] The checkpoint '/home/aaronnanas/vivado_projects/ece524_final_proj/image_rx_tx_with_filter/image_rx_tx_with_filter.runs/impl_1/image_rx_tx_with_filter_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 753577b8 ConstDB: 0 ShapeSum: d41650a8 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: bebbb261

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 3345.117 ; gain = 0.000 ; free physical = 16623 ; free virtual = 28189
Post Restoration Checksum: NetGraph: 80afd750 NumContArr: 3e0bdb11 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: bebbb261

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 3345.117 ; gain = 0.000 ; free physical = 16625 ; free virtual = 28190

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: bebbb261

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 3345.117 ; gain = 0.000 ; free physical = 16590 ; free virtual = 28156

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: bebbb261

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 3345.117 ; gain = 0.000 ; free physical = 16590 ; free virtual = 28156
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1abeae90a

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 3345.117 ; gain = 0.000 ; free physical = 16580 ; free virtual = 28135
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.936  | TNS=0.000  | WHS=-0.136 | THS=-4.954 |

Phase 2 Router Initialization | Checksum: 1ce0d22d0

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 3345.117 ; gain = 0.000 ; free physical = 16574 ; free virtual = 28133

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 955
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 955
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 1ce0d22d0

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 3345.117 ; gain = 0.000 ; free physical = 16572 ; free virtual = 28131
Phase 3 Initial Routing | Checksum: dfaca583

Time (s): cpu = 00:00:19 ; elapsed = 00:00:11 . Memory (MB): peak = 3372.121 ; gain = 27.004 ; free physical = 16528 ; free virtual = 28132

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 66
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.874  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1bb5dbda3

Time (s): cpu = 00:00:23 ; elapsed = 00:00:14 . Memory (MB): peak = 3372.121 ; gain = 27.004 ; free physical = 16564 ; free virtual = 28127
Phase 4 Rip-up And Reroute | Checksum: 1bb5dbda3

Time (s): cpu = 00:00:23 ; elapsed = 00:00:14 . Memory (MB): peak = 3372.121 ; gain = 27.004 ; free physical = 16564 ; free virtual = 28127

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 18a20c0d9

Time (s): cpu = 00:00:23 ; elapsed = 00:00:14 . Memory (MB): peak = 3372.121 ; gain = 27.004 ; free physical = 16564 ; free virtual = 28126
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.888  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 18a20c0d9

Time (s): cpu = 00:00:23 ; elapsed = 00:00:14 . Memory (MB): peak = 3372.121 ; gain = 27.004 ; free physical = 16564 ; free virtual = 28126

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 18a20c0d9

Time (s): cpu = 00:00:23 ; elapsed = 00:00:14 . Memory (MB): peak = 3372.121 ; gain = 27.004 ; free physical = 16564 ; free virtual = 28126
Phase 5 Delay and Skew Optimization | Checksum: 18a20c0d9

Time (s): cpu = 00:00:23 ; elapsed = 00:00:14 . Memory (MB): peak = 3372.121 ; gain = 27.004 ; free physical = 16564 ; free virtual = 28126

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 241088282

Time (s): cpu = 00:00:24 ; elapsed = 00:00:14 . Memory (MB): peak = 3372.121 ; gain = 27.004 ; free physical = 16567 ; free virtual = 28129
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.888  | TNS=0.000  | WHS=0.041  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 2316a3376

Time (s): cpu = 00:00:24 ; elapsed = 00:00:14 . Memory (MB): peak = 3372.121 ; gain = 27.004 ; free physical = 16567 ; free virtual = 28129
Phase 6 Post Hold Fix | Checksum: 2316a3376

Time (s): cpu = 00:00:24 ; elapsed = 00:00:14 . Memory (MB): peak = 3372.121 ; gain = 27.004 ; free physical = 16567 ; free virtual = 28129

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.17122 %
  Global Horizontal Routing Utilization  = 1.17233 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1e28c5aac

Time (s): cpu = 00:00:24 ; elapsed = 00:00:14 . Memory (MB): peak = 3372.121 ; gain = 27.004 ; free physical = 16567 ; free virtual = 28129

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1e28c5aac

Time (s): cpu = 00:00:24 ; elapsed = 00:00:14 . Memory (MB): peak = 3372.121 ; gain = 27.004 ; free physical = 16566 ; free virtual = 28128

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 17cbd3ce5

Time (s): cpu = 00:00:24 ; elapsed = 00:00:14 . Memory (MB): peak = 3404.137 ; gain = 59.020 ; free physical = 16565 ; free virtual = 28127

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.888  | TNS=0.000  | WHS=0.041  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 17cbd3ce5

Time (s): cpu = 00:00:24 ; elapsed = 00:00:14 . Memory (MB): peak = 3404.137 ; gain = 59.020 ; free physical = 16568 ; free virtual = 28130
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:24 ; elapsed = 00:00:14 . Memory (MB): peak = 3404.137 ; gain = 59.020 ; free physical = 16608 ; free virtual = 28171

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
91 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:15 . Memory (MB): peak = 3404.137 ; gain = 59.020 ; free physical = 16608 ; free virtual = 28171
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.36 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3404.137 ; gain = 0.000 ; free physical = 16595 ; free virtual = 28164
INFO: [Common 17-1381] The checkpoint '/home/aaronnanas/vivado_projects/ece524_final_proj/image_rx_tx_with_filter/image_rx_tx_with_filter.runs/impl_1/image_rx_tx_with_filter_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file image_rx_tx_with_filter_drc_routed.rpt -pb image_rx_tx_with_filter_drc_routed.pb -rpx image_rx_tx_with_filter_drc_routed.rpx
Command: report_drc -file image_rx_tx_with_filter_drc_routed.rpt -pb image_rx_tx_with_filter_drc_routed.pb -rpx image_rx_tx_with_filter_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/aaronnanas/vivado_projects/ece524_final_proj/image_rx_tx_with_filter/image_rx_tx_with_filter.runs/impl_1/image_rx_tx_with_filter_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file image_rx_tx_with_filter_methodology_drc_routed.rpt -pb image_rx_tx_with_filter_methodology_drc_routed.pb -rpx image_rx_tx_with_filter_methodology_drc_routed.rpx
Command: report_methodology -file image_rx_tx_with_filter_methodology_drc_routed.rpt -pb image_rx_tx_with_filter_methodology_drc_routed.pb -rpx image_rx_tx_with_filter_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/aaronnanas/vivado_projects/ece524_final_proj/image_rx_tx_with_filter/image_rx_tx_with_filter.runs/impl_1/image_rx_tx_with_filter_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file image_rx_tx_with_filter_power_routed.rpt -pb image_rx_tx_with_filter_power_summary_routed.pb -rpx image_rx_tx_with_filter_power_routed.rpx
Command: report_power -file image_rx_tx_with_filter_power_routed.rpt -pb image_rx_tx_with_filter_power_summary_routed.pb -rpx image_rx_tx_with_filter_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
103 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file image_rx_tx_with_filter_route_status.rpt -pb image_rx_tx_with_filter_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file image_rx_tx_with_filter_timing_summary_routed.rpt -pb image_rx_tx_with_filter_timing_summary_routed.pb -rpx image_rx_tx_with_filter_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file image_rx_tx_with_filter_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file image_rx_tx_with_filter_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file image_rx_tx_with_filter_bus_skew_routed.rpt -pb image_rx_tx_with_filter_bus_skew_routed.pb -rpx image_rx_tx_with_filter_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Command: write_bitstream -force image_rx_tx_with_filter.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC ZPS7-1] PS7 block required: The PS7 cell must be used in this Zynq design in order to enable correct default configuration.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./image_rx_tx_with_filter.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
11 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 3624.348 ; gain = 164.184 ; free physical = 16640 ; free virtual = 28209
INFO: [Common 17-206] Exiting Vivado at Sat Nov 27 03:47:31 2021...
