Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.03 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 
Reading design: test_receiver.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "test_receiver.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "test_receiver"
Output Format                      : NGC
Target Device                      : xc3s500e-4-vq100

---- Source Options
Top Module Name                    : test_receiver
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"../serial-communication" "../shift_register" "ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "/home/roby/hardware-projects/serial-communication/UART_RX.vhd" in Library work.
Architecture behavioral of Entity uart_rx is up to date.
Compiling vhdl file "/home/roby/hardware-projects/data_communication/ipcore_dir/memory.vhd" in Library work.
Entity <memory> compiled.
Entity <memory> (Architecture <memory_a>) compiled.
Compiling vhdl file "/home/roby/hardware-projects/data_communication/test_receiver.vhd" in Library work.
Entity <test_receiver> compiled.
Entity <test_receiver> (Architecture <behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <test_receiver> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <UART_RX> in library <work> (architecture <behavioral>) with generics.
	g_CLKS_PER_BIT = 3333


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <test_receiver> in library <work> (Architecture <behavioral>).
WARNING:Xst:2211 - "/home/roby/hardware-projects/data_communication/test_receiver.vhd" line 100: Instantiating black box module <memory>.
WARNING:Xst:1610 - "/home/roby/hardware-projects/data_communication/test_receiver.vhd" line 178: Width mismatch. <data_out> has a width of 16 bits but assigned expression is 8-bit wide.
INFO:Xst:2679 - Register <data_out> in unit <test_receiver> has a constant value of 0000000000000000 during circuit operation. The register is replaced by logic.
Entity <test_receiver> analyzed. Unit <test_receiver> generated.

Analyzing generic Entity <UART_RX> in library <work> (Architecture <behavioral>).
	g_CLKS_PER_BIT = 3333
Entity <UART_RX> analyzed. Unit <UART_RX> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <UART_RX>.
    Related source file is "/home/roby/hardware-projects/serial-communication/UART_RX.vhd".
    Found finite state machine <FSM_0> for signal <r_SM_Main>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 11                                             |
    | Inputs             | 4                                              |
    | Outputs            | 6                                              |
    | Clock              | i_Clk                     (rising_edge)        |
    | Power Up State     | s_idle                                         |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 3-bit register for signal <r_Bit_Index>.
    Found 3-bit adder for signal <r_Bit_Index$addsub0000> created at line 116.
    Found 12-bit register for signal <r_Clk_Count>.
    Found 12-bit adder for signal <r_Clk_Count$share0000> created at line 76.
    Found 8-bit register for signal <r_RX_Byte>.
    Found 1-bit register for signal <r_RX_Data>.
    Found 1-bit register for signal <r_RX_Data_R>.
    Found 1-bit register for signal <r_RX_DV>.
    Found 12-bit comparator less for signal <r_SM_Main$cmp_lt0000> created at line 107.
    Found 3-bit comparator less for signal <r_SM_Main$cmp_lt0001> created at line 115.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  26 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred   2 Comparator(s).
Unit <UART_RX> synthesized.


Synthesizing Unit <test_receiver>.
    Related source file is "/home/roby/hardware-projects/data_communication/test_receiver.vhd".
WARNING:Xst:1780 - Signal <rst> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <number<7:4>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <load> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <do> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <byte_select> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:737 - Found 7-bit latch for signal <seg>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
    Found 31-bit up counter for signal <anode_count>.
    Found 12-bit up counter for signal <prescale_counter>.
    Found 1-bit register for signal <write_en>.
    Summary:
	inferred   2 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <test_receiver> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 12-bit adder                                          : 1
 3-bit adder                                           : 1
# Counters                                             : 2
 12-bit up counter                                     : 1
 31-bit up counter                                     : 1
# Registers                                            : 14
 1-bit register                                        : 12
 12-bit register                                       : 1
 3-bit register                                        : 1
# Latches                                              : 1
 7-bit latch                                           : 1
# Comparators                                          : 2
 12-bit comparator less                                : 1
 3-bit comparator less                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <uartrx/r_SM_Main/FSM> on signal <r_SM_Main[1:3]> with gray encoding.
----------------------------
 State          | Encoding
----------------------------
 s_idle         | 000
 s_rx_start_bit | 001
 s_rx_data_bits | 011
 s_rx_stop_bit  | 010
 s_cleanup      | 110
----------------------------
Reading core <ipcore_dir/memory.ngc>.
Loading core <memory> for timing and area information for instance <fifo>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# Adders/Subtractors                                   : 2
 12-bit adder                                          : 1
 3-bit adder                                           : 1
# Counters                                             : 2
 12-bit up counter                                     : 1
 31-bit up counter                                     : 1
# Registers                                            : 27
 Flip-Flops                                            : 27
# Latches                                              : 1
 7-bit latch                                           : 1
# Comparators                                          : 2
 12-bit comparator less                                : 1
 3-bit comparator less                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

ERROR:Xst:528 - Multi-source in Unit <test_receiver> on signal <data_out<11>>; this signal is connected to multiple drivers.
Drivers are: 
   Output port RAMB16_S18_S36:DOB3 of instance <fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp18x36.ram>
   Signal <data_out<11>> in Unit <test_receiver> is assigned to GND

ERROR:Xst:528 - Multi-source in Unit <test_receiver> on signal <data_out<10>>; this signal is connected to multiple drivers.
Drivers are: 
   Output port RAMB16_S18_S36:DOB2 of instance <fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp18x36.ram>
   Signal <data_out<10>> in Unit <test_receiver> is assigned to GND

ERROR:Xst:528 - Multi-source in Unit <test_receiver> on signal <data_out<9>>; this signal is connected to multiple drivers.
Drivers are: 
   Output port RAMB16_S18_S36:DOB1 of instance <fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp18x36.ram>
   Signal <data_out<9>> in Unit <test_receiver> is assigned to GND

ERROR:Xst:528 - Multi-source in Unit <test_receiver> on signal <data_out<8>>; this signal is connected to multiple drivers.
Drivers are: 
   Output port RAMB16_S18_S36:DOB0 of instance <fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp18x36.ram>
   Signal <data_out<8>> in Unit <test_receiver> is assigned to GND

ERROR:Xst:528 - Multi-source in Unit <test_receiver> on signal <data_out<3>>; this signal is connected to multiple drivers.
Drivers are: 
   Output port RAMB16_S18_S36:DOB19 of instance <fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp18x36.ram>
   Signal <data_out<3>> in Unit <test_receiver> is assigned to GND

ERROR:Xst:528 - Multi-source in Unit <test_receiver> on signal <data_out<2>>; this signal is connected to multiple drivers.
Drivers are: 
   Output port RAMB16_S18_S36:DOB18 of instance <fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp18x36.ram>
   Signal <data_out<2>> in Unit <test_receiver> is assigned to GND

ERROR:Xst:528 - Multi-source in Unit <test_receiver> on signal <data_out<1>>; this signal is connected to multiple drivers.
Drivers are: 
   Output port RAMB16_S18_S36:DOB17 of instance <fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp18x36.ram>
   Signal <data_out<1>> in Unit <test_receiver> is assigned to GND

ERROR:Xst:528 - Multi-source in Unit <test_receiver> on signal <data_out<0>>; this signal is connected to multiple drivers.
Drivers are: 
   Output port RAMB16_S18_S36:DOB16 of instance <fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp18x36.ram>
   Signal <data_out<0>> in Unit <test_receiver> is assigned to GND


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 5.04 secs
 
--> 


Total memory usage is 534592 kilobytes

Number of errors   :    8 (   0 filtered)
Number of warnings :    8 (   0 filtered)
Number of infos    :    3 (   0 filtered)

