<stg><name>SubArray2D</name>


<trans_list>

<trans id="79" from="1" to="2">
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="80" from="2" to="3">
<condition id="55">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="88" from="3" to="5">
<condition id="64">
<or_exp><and_exp><literal name="tmp_818" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="89" from="3" to="4">
<condition id="66">
<or_exp><and_exp><literal name="tmp_818" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="87" from="4" to="3">
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="85" from="5" to="2">
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
._crit_edge:0  %src1_val_V_offset_re = call i3 @_ssdm_op_Read.ap_auto.i3(i3 %src1_val_V_offset)

]]></Node>
<StgValue><ssdm name="src1_val_V_offset_re"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1  %src0_cols_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %src0_cols_read)

]]></Node>
<StgValue><ssdm name="src0_cols_read_1"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:2  %src0_rows_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %src0_rows_read)

]]></Node>
<StgValue><ssdm name="src0_rows_read_1"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
._crit_edge:3  %src0_val_V_offset_re = call i3 @_ssdm_op_Read.ap_auto.i3(i3 %src0_val_V_offset)

]]></Node>
<StgValue><ssdm name="src0_val_V_offset_re"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge:4  br label %._crit_edge11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="11" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="31" op_0_bw="31" op_1_bw="0">
<![CDATA[
._crit_edge11:0  %i = phi i31 [ 0, %._crit_edge ], [ %i_21, %._crit_edge11.loopexit ]

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="12" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="31">
<![CDATA[
._crit_edge11:1  %i_cast = zext i31 %i to i32

]]></Node>
<StgValue><ssdm name="i_cast"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge11:2  %tmp_s = icmp slt i32 %i_cast, %src0_rows_read_1

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
._crit_edge11:3  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 256, i64 0)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
._crit_edge11:4  %i_21 = add i31 %i, 1

]]></Node>
<StgValue><ssdm name="i_21"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge11:5  br i1 %tmp_s, label %.preheader.preheader, label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="10" op_0_bw="31">
<![CDATA[
.preheader.preheader:0  %tmp_1644 = trunc i31 %i to i10

]]></Node>
<StgValue><ssdm name="tmp_1644"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="18" op_0_bw="18" op_1_bw="10" op_2_bw="8">
<![CDATA[
.preheader.preheader:1  %tmp_336_cast = call i18 @_ssdm_op_BitConcatenate.i18.i10.i8(i10 %tmp_1644, i8 0)

]]></Node>
<StgValue><ssdm name="tmp_336_cast"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:2  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="64" op_0_bw="64" op_1_bw="32">
<![CDATA[
:0  %mrv = insertvalue { i32, i32 } undef, i32 %src0_rows_read_1, 0

]]></Node>
<StgValue><ssdm name="mrv"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="64" op_0_bw="64" op_1_bw="32">
<![CDATA[
:1  %mrv_1 = insertvalue { i32, i32 } %mrv, i32 %src0_cols_read_1, 1

]]></Node>
<StgValue><ssdm name="mrv_1"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="64">
<![CDATA[
:2  ret { i32, i32 } %mrv_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="23" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="31" op_0_bw="31" op_1_bw="0">
<![CDATA[
.preheader:0  %j = phi i31 [ %j_7, %1 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="24" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="31">
<![CDATA[
.preheader:1  %j_cast = zext i31 %j to i32

]]></Node>
<StgValue><ssdm name="j_cast"/></StgValue>
</operation>

<operation id="25" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:2  %tmp_818 = icmp slt i32 %j_cast, %src0_cols_read_1

]]></Node>
<StgValue><ssdm name="tmp_818"/></StgValue>
</operation>

<operation id="26" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:3  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 256, i64 0)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="27" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
.preheader:4  %j_7 = add i31 %j, 1

]]></Node>
<StgValue><ssdm name="j_7"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:5  br i1 %tmp_818, label %0, label %._crit_edge11.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_818" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="18" op_0_bw="31">
<![CDATA[
:2  %tmp_1645 = trunc i31 %j to i18

]]></Node>
<StgValue><ssdm name="tmp_1645"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_818" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:3  %tmp_337 = add i18 %tmp_336_cast, %tmp_1645

]]></Node>
<StgValue><ssdm name="tmp_337"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_818" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="64" op_0_bw="18">
<![CDATA[
:4  %tmp_337_cast = zext i18 %tmp_337 to i64

]]></Node>
<StgValue><ssdm name="tmp_337_cast"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_818" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="16" op_0_bw="26" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %src0_1_val_V_addr = getelementptr [65536 x i26]* %src0_1_val_V, i64 0, i64 %tmp_337_cast

]]></Node>
<StgValue><ssdm name="src0_1_val_V_addr"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_818" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="16" op_0_bw="26" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %src0_2_val_V_addr = getelementptr [65536 x i26]* %src0_2_val_V, i64 0, i64 %tmp_337_cast

]]></Node>
<StgValue><ssdm name="src0_2_val_V_addr"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_818" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="16" op_0_bw="26" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %src0_3_val_V_addr = getelementptr [65536 x i26]* %src0_3_val_V, i64 0, i64 %tmp_337_cast

]]></Node>
<StgValue><ssdm name="src0_3_val_V_addr"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_818" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="16" op_0_bw="26" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %src0_4_val_V_addr = getelementptr [65536 x i26]* %src0_4_val_V, i64 0, i64 %tmp_337_cast

]]></Node>
<StgValue><ssdm name="src0_4_val_V_addr"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_818" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="16" op_0_bw="26" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %src0_5_val_V_addr = getelementptr [65536 x i26]* %src0_5_val_V, i64 0, i64 %tmp_337_cast

]]></Node>
<StgValue><ssdm name="src0_5_val_V_addr"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_818" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %src1_0_val_V_addr = getelementptr [65536 x i32]* %src1_0_val_V, i64 0, i64 %tmp_337_cast

]]></Node>
<StgValue><ssdm name="src1_0_val_V_addr"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_818" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="26" op_0_bw="16">
<![CDATA[
:16  %src0_1_val_V_load = load i26* %src0_1_val_V_addr, align 4

]]></Node>
<StgValue><ssdm name="src0_1_val_V_load"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_818" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="26" op_0_bw="16">
<![CDATA[
:18  %src0_2_val_V_load = load i26* %src0_2_val_V_addr, align 4

]]></Node>
<StgValue><ssdm name="src0_2_val_V_load"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_818" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="26" op_0_bw="16">
<![CDATA[
:20  %src0_3_val_V_load = load i26* %src0_3_val_V_addr, align 4

]]></Node>
<StgValue><ssdm name="src0_3_val_V_load"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_818" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="26" op_0_bw="16">
<![CDATA[
:22  %src0_4_val_V_load = load i26* %src0_4_val_V_addr, align 4

]]></Node>
<StgValue><ssdm name="src0_4_val_V_load"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_818" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="26" op_0_bw="16">
<![CDATA[
:24  %src0_5_val_V_load = load i26* %src0_5_val_V_addr, align 4

]]></Node>
<StgValue><ssdm name="src0_5_val_V_load"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_818" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="16">
<![CDATA[
:27  %src1_0_val_V_load = load i32* %src1_0_val_V_addr, align 4

]]></Node>
<StgValue><ssdm name="src1_0_val_V_load"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="44" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str64)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="45" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="46" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %dst_0_val_V_addr = getelementptr [65536 x i32]* %dst_0_val_V, i64 0, i64 %tmp_337_cast

]]></Node>
<StgValue><ssdm name="dst_0_val_V_addr"/></StgValue>
</operation>

<operation id="47" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12  %dst_1_val_V_addr = getelementptr [65536 x i32]* %dst_1_val_V, i64 0, i64 %tmp_337_cast

]]></Node>
<StgValue><ssdm name="dst_1_val_V_addr"/></StgValue>
</operation>

<operation id="48" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %dst_2_val_V_addr = getelementptr [65536 x i32]* %dst_2_val_V, i64 0, i64 %tmp_337_cast

]]></Node>
<StgValue><ssdm name="dst_2_val_V_addr"/></StgValue>
</operation>

<operation id="49" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14  %dst_3_val_V_addr = getelementptr [65536 x i32]* %dst_3_val_V, i64 0, i64 %tmp_337_cast

]]></Node>
<StgValue><ssdm name="dst_3_val_V_addr"/></StgValue>
</operation>

<operation id="50" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15  %dst_4_val_V_addr = getelementptr [65536 x i32]* %dst_4_val_V, i64 0, i64 %tmp_337_cast

]]></Node>
<StgValue><ssdm name="dst_4_val_V_addr"/></StgValue>
</operation>

<operation id="51" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="26" op_0_bw="16">
<![CDATA[
:16  %src0_1_val_V_load = load i26* %src0_1_val_V_addr, align 4

]]></Node>
<StgValue><ssdm name="src0_1_val_V_load"/></StgValue>
</operation>

<operation id="52" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="26">
<![CDATA[
:17  %extLd = sext i26 %src0_1_val_V_load to i32

]]></Node>
<StgValue><ssdm name="extLd"/></StgValue>
</operation>

<operation id="53" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="26" op_0_bw="16">
<![CDATA[
:18  %src0_2_val_V_load = load i26* %src0_2_val_V_addr, align 4

]]></Node>
<StgValue><ssdm name="src0_2_val_V_load"/></StgValue>
</operation>

<operation id="54" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="26">
<![CDATA[
:19  %extLd39 = sext i26 %src0_2_val_V_load to i32

]]></Node>
<StgValue><ssdm name="extLd39"/></StgValue>
</operation>

<operation id="55" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="26" op_0_bw="16">
<![CDATA[
:20  %src0_3_val_V_load = load i26* %src0_3_val_V_addr, align 4

]]></Node>
<StgValue><ssdm name="src0_3_val_V_load"/></StgValue>
</operation>

<operation id="56" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="26">
<![CDATA[
:21  %extLd40 = sext i26 %src0_3_val_V_load to i32

]]></Node>
<StgValue><ssdm name="extLd40"/></StgValue>
</operation>

<operation id="57" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="26" op_0_bw="16">
<![CDATA[
:22  %src0_4_val_V_load = load i26* %src0_4_val_V_addr, align 4

]]></Node>
<StgValue><ssdm name="src0_4_val_V_load"/></StgValue>
</operation>

<operation id="58" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="26">
<![CDATA[
:23  %extLd41 = sext i26 %src0_4_val_V_load to i32

]]></Node>
<StgValue><ssdm name="extLd41"/></StgValue>
</operation>

<operation id="59" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="26" op_0_bw="16">
<![CDATA[
:24  %src0_5_val_V_load = load i26* %src0_5_val_V_addr, align 4

]]></Node>
<StgValue><ssdm name="src0_5_val_V_load"/></StgValue>
</operation>

<operation id="60" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="26">
<![CDATA[
:25  %extLd42 = sext i26 %src0_5_val_V_load to i32

]]></Node>
<StgValue><ssdm name="extLd42"/></StgValue>
</operation>

<operation id="61" st_id="4" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="3">
<![CDATA[
:26  %p_Val2_s = call i32 @_ssdm_op_Mux.ap_auto.6i32.i3(i32 undef, i32 %extLd, i32 %extLd39, i32 %extLd40, i32 %extLd41, i32 %extLd42, i3 %src0_val_V_offset_re)

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="62" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="16">
<![CDATA[
:27  %src1_0_val_V_load = load i32* %src1_0_val_V_addr, align 4

]]></Node>
<StgValue><ssdm name="src1_0_val_V_load"/></StgValue>
</operation>

<operation id="63" st_id="4" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="3">
<![CDATA[
:28  %p_Val2_191 = call i32 @_ssdm_op_Mux.ap_auto.6i32.i3(i32 %src1_0_val_V_load, i32 %extLd, i32 %extLd39, i32 %extLd40, i32 %extLd41, i32 undef, i3 %src1_val_V_offset_re)

]]></Node>
<StgValue><ssdm name="p_Val2_191"/></StgValue>
</operation>

<operation id="64" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:29  %p_Val2_s_872 = sub i32 %p_Val2_s, %p_Val2_191

]]></Node>
<StgValue><ssdm name="p_Val2_s_872"/></StgValue>
</operation>

<operation id="65" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0">
<![CDATA[
:30  switch i3 %src1_val_V_offset_re, label %branch4 [
    i3 0, label %branch0
    i3 1, label %branch1
    i3 2, label %branch2
    i3 3, label %branch3
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="66" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp><literal name="src1_val_V_offset_re" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="32" op_1_bw="16">
<![CDATA[
branch3:0  store i32 %p_Val2_s_872, i32* %dst_3_val_V_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="67" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp><literal name="src1_val_V_offset_re" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0">
<![CDATA[
branch3:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="68" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="src1_val_V_offset_re" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="32" op_1_bw="16">
<![CDATA[
branch2:0  store i32 %p_Val2_s_872, i32* %dst_2_val_V_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="69" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="src1_val_V_offset_re" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0">
<![CDATA[
branch2:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="70" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp><literal name="src1_val_V_offset_re" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="32" op_1_bw="16">
<![CDATA[
branch1:0  store i32 %p_Val2_s_872, i32* %dst_1_val_V_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="71" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp><literal name="src1_val_V_offset_re" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0">
<![CDATA[
branch1:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="72" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp><literal name="src1_val_V_offset_re" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="32" op_1_bw="16">
<![CDATA[
branch0:0  store i32 %p_Val2_s_872, i32* %dst_0_val_V_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="73" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp><literal name="src1_val_V_offset_re" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0">
<![CDATA[
branch0:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="74" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="src1_val_V_offset_re" val="!0"/>
<literal name="src1_val_V_offset_re" val="!1"/>
<literal name="src1_val_V_offset_re" val="!2"/>
<literal name="src1_val_V_offset_re" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="32" op_1_bw="16">
<![CDATA[
branch4:0  store i32 %p_Val2_s_872, i32* %dst_4_val_V_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="75" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="src1_val_V_offset_re" val="!0"/>
<literal name="src1_val_V_offset_re" val="!1"/>
<literal name="src1_val_V_offset_re" val="!2"/>
<literal name="src1_val_V_offset_re" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="0">
<![CDATA[
branch4:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="76" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp><literal name="tmp_818" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:0  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str64, i32 %tmp)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="77" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp><literal name="tmp_818" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="78" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge11.loopexit:0  br label %._crit_edge11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
