
****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /opt/Xilinx/Vivado/2019.2/scripts/vivado_hls/hls.tcl -notrace
INFO: Applying HLS Y2K22 patch v1.2 for IP revision
INFO: [HLS 200-10] Running '/opt/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'YL_HUANG' on host 'r7515ed520.EE.NCTU.edu.tw' (Linux_x86_64 version 3.10.0-1160.11.1.el7.x86_64) on Sun Apr 23 22:04:03 CST 2023
INFO: [HLS 200-10] On os "CentOS Linux release 7.9.2009 (Core)"
INFO: [HLS 200-10] In directory '/home/YL_HUANG/4_6/LFADs/_x.hw.xilinx_u50_xdma_201920_1/alveo_hls4ml/alveo_hls4ml'
Sourcing Tcl script 'alveo_hls4ml.tcl'
INFO: [HLS 200-10] Creating and opening project '/home/YL_HUANG/4_6/LFADs/_x.hw.xilinx_u50_xdma_201920_1/alveo_hls4ml/alveo_hls4ml/alveo_hls4ml'.
INFO: [HLS 200-10] Adding design file '/home/YL_HUANG/4_6/LFADs/src/alveo_hls4ml.cpp' to the project
INFO: [HLS 200-10] Adding design file '/home/YL_HUANG/4_6/LFADs/src/myproject.cpp' to the project
INFO: [HLS 200-10] Creating and opening solution '/home/YL_HUANG/4_6/LFADs/_x.hw.xilinx_u50_xdma_201920_1/alveo_hls4ml/alveo_hls4ml/alveo_hls4ml/solution'.
INFO: [HLS 200-10] Setting target device to 'xcu50-fsvh2104-2L-e'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.333ns.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=0
INFO: [HLS 200-435] Setting 'config_export -vivado_optimization_level' configuration: config_export -vivado_phys_opt=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_compile -pipeline_loops=64
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 64 or its parent loop when its trip count is less than or equal 64.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_compile -name_max_length=80
INFO: [XFORM 203-1161] The maximum of name length is set into 80.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_schedule -enable_dsp_full_reg=1
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_rtl -register_reset_num=3
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_rtl -module_auto_prefix=1
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_interface -m_axi_addr64=1
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty 27%
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.9ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.9ns.
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '/home/YL_HUANG/4_6/LFADs/src/myproject.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: /home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_sepconv1d_stream.h:139:2
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: /home/YL_HUANG/4_6/LFADs/src/myproject.cpp:66:77
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: /home/YL_HUANG/4_6/LFADs/src/myproject.cpp:66:112
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: /home/YL_HUANG/4_6/LFADs/src/myproject.cpp:66:157
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: /home/YL_HUANG/4_6/LFADs/src/myproject.cpp:66:190
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: /home/YL_HUANG/4_6/LFADs/src/myproject.cpp:66:219
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: /home/YL_HUANG/4_6/LFADs/src/myproject.cpp:66:250
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: /home/YL_HUANG/4_6/LFADs/src/myproject.cpp:66:292
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: /home/YL_HUANG/4_6/LFADs/src/myproject.cpp:66:322
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: /home/YL_HUANG/4_6/LFADs/src/myproject.cpp:70:73
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: /home/YL_HUANG/4_6/LFADs/src/myproject.cpp:70:77
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: /home/YL_HUANG/4_6/LFADs/src/myproject.cpp:74:86
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: /home/YL_HUANG/4_6/LFADs/src/myproject.cpp:74:90
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: /home/YL_HUANG/4_6/LFADs/src/myproject.cpp:74:95
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: /home/YL_HUANG/4_6/LFADs/src/myproject.cpp:74:99
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: /home/YL_HUANG/4_6/LFADs/src/myproject.cpp:78:91
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: /home/YL_HUANG/4_6/LFADs/src/myproject.cpp:78:96
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: /home/YL_HUANG/4_6/LFADs/src/myproject.cpp:88:94
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: /home/YL_HUANG/4_6/LFADs/src/myproject.cpp:88:99
WARNING: [HLS 200-471] Dataflow form checks found 19 issue(s) in file /home/YL_HUANG/4_6/LFADs/src/myproject.cpp
INFO: [HLS 200-10] Analyzing design file '/home/YL_HUANG/4_6/LFADs/src/alveo_hls4ml.cpp' ... 
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: /home/YL_HUANG/4_6/LFADs/src/alveo_hls4ml.cpp:98:5
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: /home/YL_HUANG/4_6/LFADs/src/alveo_hls4ml.cpp:98:29
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: /home/YL_HUANG/4_6/LFADs/src/alveo_hls4ml.cpp:100:5
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: /home/YL_HUANG/4_6/LFADs/src/alveo_hls4ml.cpp:100:27
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: /home/YL_HUANG/4_6/LFADs/src/alveo_hls4ml.cpp:68:2
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: /home/YL_HUANG/4_6/LFADs/src/alveo_hls4ml.cpp:72:5
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: /home/YL_HUANG/4_6/LFADs/src/alveo_hls4ml.cpp:79:5
WARNING: [HLS 214-167] There are a total of 5 such instances of non-canonical statements in the dataflow region: /home/YL_HUANG/4_6/LFADs/src/alveo_hls4ml.cpp:53:2
WARNING: [HLS 200-471] Dataflow form checks found 8 issue(s) in file /home/YL_HUANG/4_6/LFADs/src/alveo_hls4ml.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:01:17 ; elapsed = 00:01:20 . Memory (MB): peak = 1046.043 ; gain = 526.004 ; free physical = 16187 ; free virtual = 116521
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:01:17 ; elapsed = 00:01:20 . Memory (MB): peak = 1046.043 ; gain = 526.004 ; free physical = 16187 ; free virtual = 116521
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_resource_rf_leq_nin<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_1>' (/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_dense_resource.h:77).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_resource_rf_leq_nin<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_2>' (/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_dense_resource.h:77).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_resource_rf_leq_nin<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' (/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_dense_resource.h:77).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_resource_rf_leq_nin<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_1>' (/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_dense_resource.h:77).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_resource_rf_leq_nin<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_2>' (/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_dense_resource.h:77).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_resource_rf_leq_nin<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config12_mult>' (/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_dense_resource.h:77).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_resource_rf_leq_nin<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config13_mult>' (/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_dense_resource.h:77).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_resource_rf_leq_nin<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_1>' into 'nnet::dense_resource<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_1>' (/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_dense_resource.h:276).
INFO: [XFORM 203-603] Inlining function 'nnet::dense<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_1>' into 'nnet::gru_static<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_f>' (/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_recurrent.h:450).
INFO: [XFORM 203-603] Inlining function 'nnet::dense<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_1>' into 'nnet::gru_static<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_b>' (/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_recurrent.h:450).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_resource_rf_leq_nin<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_2>' into 'nnet::dense_resource<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_2>' (/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_dense_resource.h:276).
INFO: [XFORM 203-603] Inlining function 'nnet::dense<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_2>' into 'nnet::gru_static<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_f>' (/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_recurrent.h:452).
INFO: [XFORM 203-603] Inlining function 'nnet::dense<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_2>' into 'nnet::gru_static<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_b>' (/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_recurrent.h:452).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_resource_rf_leq_nin<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' into 'nnet::dense_resource<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' (/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_dense_resource.h:276).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_resource<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' into 'nnet::dense_wrapper<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' (/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_dense_stream.h:24).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_resource_rf_leq_nin<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_1>' into 'nnet::dense_resource<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_1>' (/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_dense_resource.h:276).
INFO: [XFORM 203-603] Inlining function 'nnet::dense<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_1>' into 'nnet::gru_static<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' (/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_recurrent.h:450).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_resource_rf_leq_nin<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_2>' into 'nnet::dense_resource<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_2>' (/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_dense_resource.h:276).
INFO: [XFORM 203-603] Inlining function 'nnet::dense<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_2>' into 'nnet::gru_static<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' (/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_recurrent.h:452).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_resource_rf_leq_nin<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config12_mult>' into 'nnet::dense_resource<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config12_mult>' (/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_dense_resource.h:276).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_resource<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config12_mult>' into 'nnet::pointwise_mult_buffer_array<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>' (/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_sepconv_stream.h:198).
INFO: [XFORM 203-603] Inlining function 'nnet::pointwise_mult_buffer_array<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>' into 'nnet::pointwise_conv_1d_cl_array<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>' (/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_sepconv1d_stream.h:114).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_resource_rf_leq_nin<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config13_mult>' into 'nnet::dense_resource<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config13_mult>' (/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_dense_resource.h:276).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_resource<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config13_mult>' into 'nnet::pointwise_mult_buffer_array<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>' (/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_sepconv_stream.h:198).
INFO: [XFORM 203-603] Inlining function 'nnet::pointwise_mult_buffer_array<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>' into 'nnet::pointwise_conv_1d_cl_array<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>' (/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_sepconv1d_stream.h:114).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:02:16 ; elapsed = 00:02:20 . Memory (MB): peak = 1438.047 ; gain = 918.008 ; free physical = 16749 ; free virtual = 116076
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_1>' into 'nnet::dense_resource<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_1>' (/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_dense_resource.h:100->/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_dense_resource.h:276) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_2>' into 'nnet::dense_resource<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_2>' (/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_dense_resource.h:100->/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_dense_resource.h:276) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::activation::sigmoid<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, sigmoid_config2_recr>::activation' into 'nnet::gru_static<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_f>' (/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_recurrent.h:462) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::activation::tanh<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, tanh_config2>::activation' into 'nnet::gru_static<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_f>' (/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_recurrent.h:479) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::activation::sigmoid<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, sigmoid_config2_recr>::activation' into 'nnet::gru_static<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_b>' (/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_recurrent.h:462) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::activation::tanh<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, tanh_config2>::activation' into 'nnet::gru_static<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_b>' (/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_recurrent.h:479) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' into 'nnet::dense_wrapper<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' (/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_dense_resource.h:100->/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_dense_resource.h:276->/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_dense_stream.h:24) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_1>' into 'nnet::dense_resource<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_1>' (/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_dense_resource.h:100->/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_dense_resource.h:276) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_2>' into 'nnet::dense_resource<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_2>' (/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_dense_resource.h:100->/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_dense_resource.h:276) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::activation::sigmoid<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, sigmoid_config6_recr>::activation' into 'nnet::gru_static<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' (/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_recurrent.h:462) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::activation::tanh<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, tanh_config6>::activation' into 'nnet::gru_static<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' (/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_recurrent.h:479) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config12_mult>' into 'nnet::pointwise_conv_1d_cl_array<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>' (/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_dense_resource.h:100->/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_dense_resource.h:276->/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_sepconv_stream.h:198->/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_sepconv1d_stream.h:114) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config13_mult>' into 'nnet::pointwise_conv_1d_cl_array<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>' (/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_dense_resource.h:100->/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_dense_resource.h:276->/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_sepconv_stream.h:198->/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_sepconv1d_stream.h:114) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:04:35 ; elapsed = 00:04:39 . Memory (MB): peak = 1438.047 ; gain = 918.008 ; free physical = 16745 ; free virtual = 116078
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ConcatLoopHeight' (/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_merge_stream.h:372) in function 'nnet::concatenate2d_1_array<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReuseLoop' (/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_dense_resource.h:64) in function 'nnet::pointwise_conv_1d_cl_array<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'CloneLoop' (/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_stream.h:84) in function 'nnet::clone_stream_array<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 292>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReuseLoop' (/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_dense_resource.h:64) in function 'nnet::pointwise_conv_1d_cl_array<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::tanh<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, tanh_config6>' (/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_activation.h:435:39).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::sigmoid<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, sigmoid_config6_recr>' (/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_activation.h:140:39).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReuseLoop' (/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_dense_resource.h:64) in function 'nnet::dense_resource<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_2>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReuseLoop' (/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_dense_resource.h:64) in function 'nnet::dense_resource<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_1>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReuseLoop' (/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_dense_resource.h:64) in function 'nnet::dense_wrapper<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_bidirectional.h:201) in function 'nnet::bidirectional_array<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::tanh<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, tanh_config2>' (/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_activation.h:435:39).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::sigmoid<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, sigmoid_config2_recr>' (/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_activation.h:140:39).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReuseLoop' (/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_dense_resource.h:64) in function 'nnet::dense_resource<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_2>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReuseLoop' (/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_dense_resource.h:64) in function 'nnet::dense_resource<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_1>' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_merge_stream.h:374) in function 'nnet::concatenate2d_1_array<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2' (/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_merge_stream.h:379) in function 'nnet::concatenate2d_1_array<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' completely with a factor of 70.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_sepconv1d_stream.h:110) in function 'nnet::pointwise_conv_1d_cl_array<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'InitData' (/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_sepconv_stream.h:189) in function 'nnet::pointwise_conv_1d_cl_array<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'InitAccum' (/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_dense_resource.h:58) in function 'nnet::pointwise_conv_1d_cl_array<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>' completely with a factor of 70.
INFO: [HLS 200-489] Unrolling loop 'MultLoop' (/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_dense_resource.h:73) in function 'nnet::pointwise_conv_1d_cl_array<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>' completely with a factor of 70.
INFO: [HLS 200-489] Unrolling loop 'Result' (/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_dense_resource.h:98) in function 'nnet::pointwise_conv_1d_cl_array<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>' completely with a factor of 70.
INFO: [HLS 200-489] Unrolling loop 'Write' (/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_sepconv_stream.h:201) in function 'nnet::pointwise_conv_1d_cl_array<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>' completely with a factor of 70.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_stream.h:86) in function 'nnet::clone_stream_array<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 292>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_sepconv1d_stream.h:110) in function 'nnet::pointwise_conv_1d_cl_array<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'InitData' (/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_sepconv_stream.h:189) in function 'nnet::pointwise_conv_1d_cl_array<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'InitAccum' (/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_dense_resource.h:58) in function 'nnet::pointwise_conv_1d_cl_array<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'MultLoop' (/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_dense_resource.h:73) in function 'nnet::pointwise_conv_1d_cl_array<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Result' (/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_dense_resource.h:98) in function 'nnet::pointwise_conv_1d_cl_array<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Write' (/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_sepconv_stream.h:201) in function 'nnet::pointwise_conv_1d_cl_array<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_recurrent.h:685) in function 'nnet::gru_stack_array<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'DataPack' (/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_recurrent.h:704) in function 'nnet::gru_stack_array<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'ResPack_sequences' (/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_recurrent.h:713) in function 'nnet::gru_stack_array<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_recurrent.h:455) in function 'nnet::gru_static<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' completely with a factor of 128.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_recurrent.h:466) in function 'nnet::gru_static<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_recurrent.h:472) in function 'nnet::gru_static<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-4' (/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_recurrent.h:481) in function 'nnet::gru_static<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_activation.h:440) in function 'nnet::tanh<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, tanh_config6>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_activation.h:145) in function 'nnet::sigmoid<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, sigmoid_config6_recr>' completely with a factor of 128.
INFO: [HLS 200-489] Unrolling loop 'InitAccum' (/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_dense_resource.h:58) in function 'nnet::dense_resource<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_2>' completely with a factor of 192.
INFO: [HLS 200-489] Unrolling loop 'MultLoop' (/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_dense_resource.h:73) in function 'nnet::dense_resource<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_2>' completely with a factor of 192.
INFO: [HLS 200-489] Unrolling loop 'Result' (/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_dense_resource.h:98) in function 'nnet::dense_resource<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_2>' completely with a factor of 192.
INFO: [HLS 200-489] Unrolling loop 'InitAccum' (/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_dense_resource.h:58) in function 'nnet::dense_resource<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_1>' completely with a factor of 192.
INFO: [HLS 200-489] Unrolling loop 'MultLoop' (/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_dense_resource.h:73) in function 'nnet::dense_resource<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_1>' completely with a factor of 192.
INFO: [HLS 200-489] Unrolling loop 'Result' (/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_dense_resource.h:98) in function 'nnet::dense_resource<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_1>' completely with a factor of 192.
INFO: [HLS 200-489] Unrolling loop 'Data' (/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_dense_stream.h:81) in function 'nnet::dense_array<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' completely with a factor of 128.
INFO: [HLS 200-489] Unrolling loop 'Res' (/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_dense_stream.h:89) in function 'nnet::dense_array<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'InitAccum' (/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_dense_resource.h:58) in function 'nnet::dense_wrapper<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'MultLoop' (/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_dense_resource.h:73) in function 'nnet::dense_wrapper<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Result' (/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_dense_resource.h:98) in function 'nnet::dense_wrapper<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_bidirectional.h:203) in function 'nnet::bidirectional_array<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 70.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_bidirectional.h:216) in function 'nnet::bidirectional_array<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 128.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_recurrent.h:760) in function 'nnet::gru_stack_for_bidirectional<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_b>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'DataPack' (/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_recurrent.h:773) in function 'nnet::gru_stack_for_bidirectional<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_b>' completely with a factor of 70.
INFO: [HLS 200-489] Unrolling loop 'ResPack_sequences' (/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_recurrent.h:782) in function 'nnet::gru_stack_for_bidirectional<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_b>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_recurrent.h:444) in function 'nnet::gru_static<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_b>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_recurrent.h:455) in function 'nnet::gru_static<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_b>' completely with a factor of 128.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_recurrent.h:466) in function 'nnet::gru_static<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_b>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-4' (/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_recurrent.h:472) in function 'nnet::gru_static<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_b>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-5' (/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_recurrent.h:481) in function 'nnet::gru_static<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_b>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_recurrent.h:760) in function 'nnet::gru_stack_for_bidirectional<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_f>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'DataPack' (/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_recurrent.h:773) in function 'nnet::gru_stack_for_bidirectional<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_f>' completely with a factor of 70.
INFO: [HLS 200-489] Unrolling loop 'ResPack_sequences' (/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_recurrent.h:782) in function 'nnet::gru_stack_for_bidirectional<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_f>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_recurrent.h:444) in function 'nnet::gru_static<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_f>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_recurrent.h:455) in function 'nnet::gru_static<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_f>' completely with a factor of 128.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_recurrent.h:466) in function 'nnet::gru_static<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_f>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-4' (/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_recurrent.h:472) in function 'nnet::gru_static<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_f>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-5' (/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_recurrent.h:481) in function 'nnet::gru_static<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_f>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_activation.h:440) in function 'nnet::tanh<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, tanh_config2>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_activation.h:145) in function 'nnet::sigmoid<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, sigmoid_config2_recr>' completely with a factor of 128.
INFO: [HLS 200-489] Unrolling loop 'InitAccum' (/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_dense_resource.h:58) in function 'nnet::dense_resource<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_2>' completely with a factor of 192.
INFO: [HLS 200-489] Unrolling loop 'MultLoop' (/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_dense_resource.h:73) in function 'nnet::dense_resource<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_2>' completely with a factor of 192.
INFO: [HLS 200-489] Unrolling loop 'Result' (/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_dense_resource.h:98) in function 'nnet::dense_resource<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_2>' completely with a factor of 192.
INFO: [HLS 200-489] Unrolling loop 'InitAccum' (/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_dense_resource.h:58) in function 'nnet::dense_resource<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_1>' completely with a factor of 192.
INFO: [HLS 200-489] Unrolling loop 'MultLoop' (/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_dense_resource.h:73) in function 'nnet::dense_resource<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_1>' completely with a factor of 192.
INFO: [HLS 200-489] Unrolling loop 'Result' (/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_dense_resource.h:98) in function 'nnet::dense_resource<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_1>' completely with a factor of 192.
WARNING: [XFORM 203-180] Applying partition directive (/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_sepconv1d_stream.h:98:1) and reshape directive (/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_dense_resource.h:51:1) on the same variable 'w13.V'  may lead to unexpected synthesis behaviors.
WARNING: [XFORM 203-180] Applying partition directive (/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_sepconv1d_stream.h:98:1) and reshape directive (/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_dense_resource.h:51:1) on the same variable 'w12.V'  may lead to unexpected synthesis behaviors.
INFO: [XFORM 203-131] Reshaping array 'w13.V'  in dimension 1 with a block factor of 70.
INFO: [XFORM 203-131] Reshaping array 'w12.V'  in dimension 1 with a block factor of 4.
INFO: [XFORM 203-131] Reshaping array 'data_in.V' (/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_recurrent.h:696) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'wr6.V'  in dimension 1 with a block factor of 192.
INFO: [XFORM 203-131] Reshaping array 'w6.V'  in dimension 1 with a block factor of 192.
INFO: [XFORM 203-131] Reshaping array 'w4.V'  in dimension 1 with a block factor of 64.
INFO: [XFORM 203-131] Reshaping array 'data_in.V' (/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_recurrent.h:765) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'data_in.V' (/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_recurrent.h:765) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'backward_gru_1_gru_cell_1_recurrent_weight2.V'  in dimension 1 with a block factor of 192.
INFO: [XFORM 203-131] Reshaping array 'forward_gru_gru_cell_2_recurrent_weight2.V'  in dimension 1 with a block factor of 192.
INFO: [XFORM 203-131] Reshaping array 'backward_gru_1_gru_cell_1_weight2.V'  in dimension 1 with a block factor of 192.
INFO: [XFORM 203-131] Reshaping array 'forward_gru_gru_cell_2_weight2.V'  in dimension 1 with a block factor of 192.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'in_stream1' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'in_stream2' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'out_stream' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer2_out' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer4_out' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer6_out' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer12_out.V.V' (/home/YL_HUANG/4_6/LFADs/src/myproject.cpp:76) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer14_cpy1.V.V' (/home/YL_HUANG/4_6/LFADs/src/myproject.cpp:80) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer14_cpy2.V.V' (/home/YL_HUANG/4_6/LFADs/src/myproject.cpp:82) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer13_out' .
INFO: [XFORM 203-101] Partitioning array 'h_state.V.2'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'h_newstate.V' (/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_recurrent.h:681) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmpres'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmpres_state_zr'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmpres_state_h.V' (/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_recurrent.h:427) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmpres_zr'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmpres_h'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'inputacc_zr.V' (/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_recurrent.h:430) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'inputacc_h.V' (/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_recurrent.h:431) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'h_state.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'h_newstate.V' (/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_recurrent.h:758) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmpres'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmpres_state_zr'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmpres_state_h.V' (/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_recurrent.h:427) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmpres_zr'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmpres_h'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'inputacc_zr.V' (/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_recurrent.h:430) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'inputacc_h.V' (/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_recurrent.h:431) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'h_state.V.1'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'h_newstate.V' (/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_recurrent.h:758) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmpres'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmpres_state_zr'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmpres_state_h.V' (/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_recurrent.h:427) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmpres_zr'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmpres_h'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'inputacc_zr.V' (/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_recurrent.h:430) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'inputacc_h.V' (/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_recurrent.h:431) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'forward_gru_recurrent_bias2.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'backward_gru_recurrent_bias2.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_dense_resource.h:54) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b6.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_dense_resource.h:54) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'backward_gru_1_gru_cell_1_bias2.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'forward_gru_gru_cell_2_bias2.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_dense_resource.h:54) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'w13.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b13.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_store.V' (/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_sepconv1d_stream.h:101) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'res.i'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_save.V' (/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_sepconv_stream.h:187) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_dense_resource.h:54) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'w12.V' accessed through non-constant indices on dimension 1 (/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_dense_resource.h:77:15), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'w12.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b12.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_store.V' (/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_sepconv1d_stream.h:101) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'res.V' (/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_sepconv_stream.h:184) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'data_save.V' (/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_sepconv_stream.h:187) accessed through non-constant indices on dimension 1 (/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_dense_resource.h:77:15), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'data_save.V' (/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_sepconv_stream.h:187) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_dense_resource.h:54) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'br6.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_dense_resource.h:54) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data.V' (/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_dense_stream.h:75) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'res'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b4.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_dense_resource.h:54) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'temp_normal.V' (/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_bidirectional.h:191) in dimension 1 with a cyclic factor 70.
INFO: [XFORM 203-101] Partitioning array 'temp_reverse.V' (/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_bidirectional.h:193) in dimension 1 with a cyclic factor 70.
INFO: [XFORM 203-101] Partitioning array 'forwardgru_out'  in dimension 1 with a cyclic factor 64.
INFO: [XFORM 203-101] Partitioning array 'backwardgru_out'  in dimension 1 with a cyclic factor 64.
WARNING: [XFORM 203-104] Completely partitioning array 'in_stream1' accessed through non-constant indices on dimension 1 (/home/YL_HUANG/4_6/LFADs/src/alveo_hls4ml.cpp:83:13), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'in_stream1' in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'in_stream2' accessed through non-constant indices on dimension 1 (/home/YL_HUANG/4_6/LFADs/src/alveo_hls4ml.cpp:90:13), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'in_stream2' in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'out_stream' accessed through non-constant indices on dimension 1 (/home/YL_HUANG/4_6/LFADs/src/alveo_hls4ml.cpp:108:18), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'out_stream' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer2_out' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer4_out' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer6_out' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer12_out.V.V' (/home/YL_HUANG/4_6/LFADs/src/myproject.cpp:76) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer14_cpy1.V.V' (/home/YL_HUANG/4_6/LFADs/src/myproject.cpp:80) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer14_cpy2.V.V' (/home/YL_HUANG/4_6/LFADs/src/myproject.cpp:82) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer13_out' in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'data.V' (/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_dense_stream.h:75) accessed through non-constant indices on dimension 1 (/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_dense_resource.h:77:15), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
WARNING: [XFORM 203-104] Completely partitioning array 'h_newstate.V' (/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_recurrent.h:758) accessed through non-constant indices on dimension 1 (/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_dense_resource.h:77:15), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
WARNING: [XFORM 203-104] Completely partitioning array 'h_newstate.V' (/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_recurrent.h:681) accessed through non-constant indices on dimension 1 (/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_dense_resource.h:77:15), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_1>' into 'nnet::dense_resource<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_1>.1' (/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_dense_resource.h:100->/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_dense_resource.h:276) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_2>' into 'nnet::dense_resource<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_2>' (/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_dense_resource.h:100->/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_dense_resource.h:276) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::activation::sigmoid<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, sigmoid_config2_recr>::activation' into 'nnet::gru_static<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_f>' (/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_recurrent.h:462) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::activation::tanh<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, tanh_config2>::activation' into 'nnet::gru_static<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_f>' (/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_recurrent.h:479) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::activation::sigmoid<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, sigmoid_config2_recr>::activation' into 'nnet::gru_static<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_b>' (/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_recurrent.h:462) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::activation::tanh<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, tanh_config2>::activation' into 'nnet::gru_static<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_b>' (/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_recurrent.h:479) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' into 'nnet::dense_wrapper<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' (/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_dense_resource.h:100->/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_dense_resource.h:276->/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_dense_stream.h:24) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_1>' into 'nnet::dense_resource<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_1>' (/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_dense_resource.h:100->/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_dense_resource.h:276) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_2>' into 'nnet::dense_resource<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_2>' (/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_dense_resource.h:100->/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_dense_resource.h:276) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::activation::sigmoid<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, sigmoid_config6_recr>::activation' into 'nnet::gru_static<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' (/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_recurrent.h:462) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::activation::tanh<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, tanh_config6>::activation' into 'nnet::gru_static<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' (/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_recurrent.h:479) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config12_mult>' into 'nnet::pointwise_conv_1d_cl_array<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>' (/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_dense_resource.h:100->/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_dense_resource.h:276->/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_sepconv_stream.h:198->/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_sepconv1d_stream.h:114) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config13_mult>' into 'nnet::pointwise_conv_1d_cl_array<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>' (/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_dense_resource.h:100->/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_dense_resource.h:276->/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_sepconv_stream.h:198->/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_sepconv1d_stream.h:114) automatically.
INFO: [XFORM 203-721] Changing loop 'Loop_1_proc' (/home/YL_HUANG/4_6/LFADs/src/alveo_hls4ml.cpp:68) to a process function for dataflow in function 'alveo_hls4ml'.
INFO: [XFORM 203-721] Changing loop 'Loop_2_proc' (/home/YL_HUANG/4_6/LFADs/src/alveo_hls4ml.cpp:72) to a process function for dataflow in function 'alveo_hls4ml'.
INFO: [XFORM 203-721] Changing loop 'Loop_3_proc' (/home/YL_HUANG/4_6/LFADs/src/alveo_hls4ml.cpp:79) to a process function for dataflow in function 'alveo_hls4ml'.
INFO: [XFORM 203-721] Changing loop 'Loop_4_proc' (/home/YL_HUANG/4_6/LFADs/src/alveo_hls4ml.cpp:86) to a process function for dataflow in function 'alveo_hls4ml'.
INFO: [XFORM 203-721] Changing loop 'Loop_5_proc' (/home/YL_HUANG/4_6/LFADs/src/alveo_hls4ml.cpp:105) to a process function for dataflow in function 'alveo_hls4ml'.
INFO: [XFORM 203-712] Applying dataflow to function 'myproject', detected/extracted 7 process function(s): 
	 'nnet::bidirectional_array<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>'
	 'nnet::dense_array<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>'
	 'nnet::gru_stack_array<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>'
	 'nnet::pointwise_conv_1d_cl_array<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>'
	 'nnet::clone_stream_array<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 292>'
	 'nnet::pointwise_conv_1d_cl_array<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>'
	 'nnet::concatenate2d_1_array<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>'.
INFO: [XFORM 203-712] Applying dataflow to function 'alveo_hls4ml', detected/extracted 6 process function(s): 
	 'Loop_1_proc'
	 'Loop_2_proc'
	 'Loop_3_proc361'
	 'Loop_4_proc362'
	 'myproject'
	 'Loop_5_proc363'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_activation.h:420:18) to (/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_activation.h:448:1) in function 'nnet::tanh<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, tanh_config6>'... converting 129 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_activation.h:420:18) to (/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_activation.h:448:1) in function 'nnet::tanh<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, tanh_config2>'... converting 129 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_activation.h:125:21) to (/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_activation.h:152:1) in function 'nnet::sigmoid<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, sigmoid_config6_recr>'... converting 257 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_activation.h:125:21) to (/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_activation.h:152:1) in function 'nnet::sigmoid<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, sigmoid_config2_recr>'... converting 257 basic blocks.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.64i64P.i6' into 'nnet::pointwise_conv_1d_cl_array<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>' (/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_dense_resource.h:77->/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_dense_resource.h:276->/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_sepconv_stream.h:198->/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_sepconv1d_stream.h:114).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.4i1120P.i2' into 'nnet::pointwise_conv_1d_cl_array<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>' (/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_dense_resource.h:77->/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_dense_resource.h:276->/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_sepconv_stream.h:198->/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_sepconv1d_stream.h:114).
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:14:06 ; elapsed = 00:14:09 . Memory (MB): peak = 1728.641 ; gain = 1208.602 ; free physical = 17488 ; free virtual = 115834
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'ReadInputWidth' (/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_sepconv1d_stream.h:104:78) in function 'nnet::pointwise_conv_1d_cl_array<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>' : 

the outer loop is not a perfect loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'ReadInputWidth' (/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_sepconv1d_stream.h:104:78) in function 'nnet::pointwise_conv_1d_cl_array<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>' : 

the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (/home/YL_HUANG/4_6/LFADs/src/alveo_hls4ml.cpp:105:19) in function 'Loop_5_proc363'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (/home/YL_HUANG/4_6/LFADs/src/alveo_hls4ml.cpp:86:19) in function 'Loop_4_proc362'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (/home/YL_HUANG/4_6/LFADs/src/alveo_hls4ml.cpp:79:19) in function 'Loop_3_proc361'.
WARNING: [XFORM 203-631] Renaming function 'nnet::tanh<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, tanh_config6>' to 'tanh<ap_fixed<16, 8, 5, 3, 0>, ap_fixed<16, 8, 5, 3, 0>, tanh_config6>' (/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_activation.h:420)
WARNING: [XFORM 203-631] Renaming function 'nnet::tanh<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, tanh_config2>' to 'tanh<ap_fixed<16, 8, 5, 3, 0>, ap_fixed<16, 8, 5, 3, 0>, tanh_config2>' (/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_activation.h:420)
WARNING: [XFORM 203-631] Renaming function 'nnet::sigmoid<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, sigmoid_config6_recr>' to 'sigmoid<ap_fixed,ap_fixed<16,8,5,3,0>,sigmoid_config6_recr>' (/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_activation.h:140:22)
WARNING: [XFORM 203-631] Renaming function 'nnet::sigmoid<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, sigmoid_config2_recr>' to 'sigmoid<ap_fixed,ap_fixed<16,8,5,3,0>,sigmoid_config2_recr>' (/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_activation.h:140:22)
WARNING: [XFORM 203-631] Renaming function 'nnet::pointwise_conv_1d_cl_array<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>' to 'pointwise_conv_1d_cl_array<ap_fixed,ap_fixed<16,8,5,3,0>,config13>' (/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_sepconv_stream.h:64:2)
WARNING: [XFORM 203-631] Renaming function 'nnet::pointwise_conv_1d_cl_array<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>' to 'pointwise_conv_1d_cl_array<ap_fixed,ap_fixed<16,8,5,3,0>,config12>' (/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_sepconv_stream.h:64:2)
WARNING: [XFORM 203-631] Renaming function 'nnet::gru_static<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' to 'gru_static<ap_fixed<16, 8, 5, 3, 0>, ap_fixed<16, 8, 5, 3, 0>, config6>' (/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_recurrent.h:415)
WARNING: [XFORM 203-631] Renaming function 'nnet::gru_static<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_f>' to 'gru_static<ap_fixed<16, 8, 5, 3, 0>, ap_fixed<16, 8, 5, 3, 0>, config2_f>' (/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_recurrent.h:415)
WARNING: [XFORM 203-631] Renaming function 'nnet::gru_static<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_b>' to 'gru_static<ap_fixed<16, 8, 5, 3, 0>, ap_fixed<16, 8, 5, 3, 0>, config2_b>' (/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_recurrent.h:415)
WARNING: [XFORM 203-631] Renaming function 'nnet::gru_stack_for_bidirectional<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_f>' to 'gru_stack_for_bidirectional<ap_fixed,ap_fixed<16,8,5,3,0>,config2_f>' (/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_recurrent.h:769:69)
WARNING: [XFORM 203-631] Renaming function 'nnet::gru_stack_for_bidirectional<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_b>' to 'gru_stack_for_bidirectional<ap_fixed,ap_fixed<16,8,5,3,0>,config2_b>' (/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_recurrent.h:769:69)
WARNING: [XFORM 203-631] Renaming function 'nnet::gru_stack_array<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' to 'gru_stack_array<ap_fixed<16, 8, 5, 3, 0>, ap_fixed<16, 8, 5, 3, 0>, config6>' (/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_recurrent.h:672)
WARNING: [XFORM 203-631] Renaming function 'nnet::dense_wrapper<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' to 'dense_wrapper<ap_fixed<16, 8, 5, 3, 0>, ap_fixed<16, 8, 5, 3, 0>, config4>' (/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_dense_stream.h:14)
WARNING: [XFORM 203-631] Renaming function 'nnet::dense_resource<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_2>' to 'dense_resource<ap_fixed<16, 8, 5, 3, 0>, ap_fixed<16, 8, 5, 3, 0>, config6_2>' (/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_dense_resource.h:268)
WARNING: [XFORM 203-631] Renaming function 'nnet::dense_resource<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_1>' to 'dense_resource<ap_fixed<16, 8, 5, 3, 0>, ap_fixed<16, 8, 5, 3, 0>, config6_1>' (/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_dense_resource.h:268)
WARNING: [XFORM 203-631] Renaming function 'nnet::dense_resource<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_2>' to 'dense_resource<ap_fixed<16, 8, 5, 3, 0>, ap_fixed<16, 8, 5, 3, 0>, config2_2>' (/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_dense_resource.h:268)
WARNING: [XFORM 203-631] Renaming function 'nnet::dense_resource<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_1>.1' to 'dense_resource<ap_fixed<16, 8, 5, 3, 0>, ap_fixed<16, 8, 5, 3, 0>, config2_1>.1' (/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_dense_resource.h:64:15)
WARNING: [XFORM 203-631] Renaming function 'nnet::dense_array<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' to 'dense_array<ap_fixed<16, 8, 5, 3, 0>, ap_fixed<16, 8, 5, 3, 0>, config4>' (/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_dense_stream.h:70)
WARNING: [XFORM 203-631] Renaming function 'nnet::concatenate2d_1_array<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' to 'concatenate2d_1_array<ap_fixed,ap_fixed,ap_fixed<16,8,5,3,0>,config11>' (/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_merge_stream.h:372:64)
WARNING: [XFORM 203-631] Renaming function 'nnet::clone_stream_array<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 292>' to 'clone_stream_array<ap_fixed<16, 8, 5, 3, 0>, ap_fixed<16, 8, 5, 3, 0>, 292>' (/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_stream.h:83)
WARNING: [XFORM 203-631] Renaming function 'nnet::bidirectional_array<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' to 'bidirectional_array<ap_fixed<16, 8, 5, 3, 0>, ap_fixed<16, 8, 5, 3, 0>, config2>' (/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_bidirectional.h:178)
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'ReadInputWidth' in function 'pointwise_conv_1d_cl_array<ap_fixed,ap_fixed<16,8,5,3,0>,config13>'.
WARNING: [XFORM 203-561] Updating loop upper bound from 4 to 73 for loop 'ReadInputWidth' in function 'pointwise_conv_1d_cl_array<ap_fixed,ap_fixed<16,8,5,3,0>,config13>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 4 to 73 for loop 'ReadInputWidth' in function 'pointwise_conv_1d_cl_array<ap_fixed,ap_fixed<16,8,5,3,0>,config13>'.
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'ReadInputWidth' in function 'pointwise_conv_1d_cl_array<ap_fixed,ap_fixed<16,8,5,3,0>,config12>'.
WARNING: [XFORM 203-561] Updating loop upper bound from 64 to 73 for loop 'ReadInputWidth' in function 'pointwise_conv_1d_cl_array<ap_fixed,ap_fixed<16,8,5,3,0>,config12>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 64 to 73 for loop 'ReadInputWidth' in function 'pointwise_conv_1d_cl_array<ap_fixed,ap_fixed<16,8,5,3,0>,config12>'.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 5402 on port 'out.V' (/home/YL_HUANG/4_6/LFADs/src/alveo_hls4ml.cpp:109:13). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 4672 on port 'in2.V' (/home/YL_HUANG/4_6/LFADs/src/alveo_hls4ml.cpp:74:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 5110 on port 'in1.V' (/home/YL_HUANG/4_6/LFADs/src/alveo_hls4ml.cpp:70:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-472] Inferring partial write operation for 'res[0].V' (/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_recurrent.h:785:2)
INFO: [HLS 200-472] Inferring partial write operation for 'res[0].V' (/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_recurrent.h:785:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_normal[0].V' (/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_bidirectional.h:206:13)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_reverse[0].V' (/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_bidirectional.h:207:13)
INFO: [HLS 200-472] Inferring partial write operation for 'in_buf1.V' (/home/YL_HUANG/4_6/LFADs/src/alveo_hls4ml.cpp:70:2)
INFO: [HLS 200-472] Inferring partial write operation for 'in_buf2.V' (/home/YL_HUANG/4_6/LFADs/src/alveo_hls4ml.cpp:74:2)
WARNING: [XFORM 203-532] Unable to rewind loop 'ReadInputWidth' (/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_sepconv1d_stream.h:104) in function 'pointwise_conv_1d_cl_array<ap_fixed,ap_fixed<16,8,5,3,0>,config13>': loop nest is not flattened.
WARNING: [XFORM 203-532] Unable to rewind loop 'ReadInputWidth' (/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_sepconv1d_stream.h:104) in function 'pointwise_conv_1d_cl_array<ap_fixed,ap_fixed<16,8,5,3,0>,config12>': loop nest is not flattened.
INFO: [XFORM 203-531] Rewinding loop 'ReuseLoop' (/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_dense_resource.h:64) in function 'dense_wrapper<ap_fixed<16, 8, 5, 3, 0>, ap_fixed<16, 8, 5, 3, 0>, config4>'.
INFO: [XFORM 203-531] Rewinding loop 'ReuseLoop' (/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_dense_resource.h:64) in function 'dense_resource<ap_fixed<16, 8, 5, 3, 0>, ap_fixed<16, 8, 5, 3, 0>, config6_2>'.
INFO: [XFORM 203-531] Rewinding loop 'ReuseLoop' (/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_dense_resource.h:64) in function 'dense_resource<ap_fixed<16, 8, 5, 3, 0>, ap_fixed<16, 8, 5, 3, 0>, config6_1>'.
INFO: [XFORM 203-531] Rewinding loop 'ReuseLoop' (/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_dense_resource.h:64) in function 'dense_resource<ap_fixed<16, 8, 5, 3, 0>, ap_fixed<16, 8, 5, 3, 0>, config2_2>'.
INFO: [XFORM 203-531] Rewinding loop 'ReuseLoop' (/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_dense_resource.h:64) in function 'dense_resource<ap_fixed<16, 8, 5, 3, 0>, ap_fixed<16, 8, 5, 3, 0>, config2_1>.1'.
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'ReuseLoop' in function 'dense_wrapper<ap_fixed<16, 8, 5, 3, 0>, ap_fixed<16, 8, 5, 3, 0>, config4>'.
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'ReuseLoop' in function 'dense_resource<ap_fixed<16, 8, 5, 3, 0>, ap_fixed<16, 8, 5, 3, 0>, config6_2>'.
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'ReuseLoop' in function 'dense_resource<ap_fixed<16, 8, 5, 3, 0>, ap_fixed<16, 8, 5, 3, 0>, config6_1>'.
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'ReuseLoop' in function 'dense_resource<ap_fixed<16, 8, 5, 3, 0>, ap_fixed<16, 8, 5, 3, 0>, config2_2>'.
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'ReuseLoop' in function 'dense_resource<ap_fixed<16, 8, 5, 3, 0>, ap_fixed<16, 8, 5, 3, 0>, config2_1>.1'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:17:45 ; elapsed = 00:17:49 . Memory (MB): peak = 2110.051 ; gain = 1590.012 ; free physical = 17162 ; free virtual = 115511
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'alveo_hls4ml' ...
WARNING: [SYN 201-103] Legalizing function name 'alveo_hls4ml.entry137' to 'alveo_hls4ml_entry137'.
WARNING: [SYN 201-103] Legalizing function name 'dense_resource<ap_fixed<16, 8, 5, 3, 0>, ap_fixed<16, 8, 5, 3, 0>, config2_1>.1' to 'dense_resource_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_1_1'.
WARNING: [SYN 201-103] Legalizing function name 'dense_resource<ap_fixed<16, 8, 5, 3, 0>, ap_fixed<16, 8, 5, 3, 0>, config2_2>' to 'dense_resource_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_2_s'.
WARNING: [SYN 201-103] Legalizing function name 'sigmoid<ap_fixed,ap_fixed<16,8,5,3,0>,sigmoid_config2_recr>' to 'sigmoid_ap_fixed_ap_fixed_16_8_5_3_0_sigmoid_config2_recr_s'.
WARNING: [SYN 201-103] Legalizing function name 'tanh<ap_fixed<16, 8, 5, 3, 0>, ap_fixed<16, 8, 5, 3, 0>, tanh_config2>' to 'tanh_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_tanh_config2_s'.
WARNING: [SYN 201-103] Legalizing function name 'gru_static<ap_fixed<16, 8, 5, 3, 0>, ap_fixed<16, 8, 5, 3, 0>, config2_f>' to 'gru_static_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_f_s'.
WARNING: [SYN 201-103] Legalizing function name 'gru_stack_for_bidirectional<ap_fixed,ap_fixed<16,8,5,3,0>,config2_f>' to 'gru_stack_for_bidirectional_ap_fixed_ap_fixed_16_8_5_3_0_config2_f_s'.
WARNING: [SYN 201-103] Legalizing function name 'gru_static<ap_fixed<16, 8, 5, 3, 0>, ap_fixed<16, 8, 5, 3, 0>, config2_b>' to 'gru_static_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_b_s'.
WARNING: [SYN 201-103] Legalizing function name 'gru_stack_for_bidirectional<ap_fixed,ap_fixed<16,8,5,3,0>,config2_b>' to 'gru_stack_for_bidirectional_ap_fixed_ap_fixed_16_8_5_3_0_config2_b_s'.
WARNING: [SYN 201-103] Legalizing function name 'bidirectional_array<ap_fixed<16, 8, 5, 3, 0>, ap_fixed<16, 8, 5, 3, 0>, config2>' to 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense_wrapper<ap_fixed<16, 8, 5, 3, 0>, ap_fixed<16, 8, 5, 3, 0>, config4>' to 'dense_wrapper_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config4_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense_array<ap_fixed<16, 8, 5, 3, 0>, ap_fixed<16, 8, 5, 3, 0>, config4>' to 'dense_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config4_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense_resource<ap_fixed<16, 8, 5, 3, 0>, ap_fixed<16, 8, 5, 3, 0>, config6_1>' to 'dense_resource_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config6_1_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense_resource<ap_fixed<16, 8, 5, 3, 0>, ap_fixed<16, 8, 5, 3, 0>, config6_2>' to 'dense_resource_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config6_2_s'.
WARNING: [SYN 201-103] Legalizing function name 'sigmoid<ap_fixed,ap_fixed<16,8,5,3,0>,sigmoid_config6_recr>' to 'sigmoid_ap_fixed_ap_fixed_16_8_5_3_0_sigmoid_config6_recr_s'.
WARNING: [SYN 201-103] Legalizing function name 'tanh<ap_fixed<16, 8, 5, 3, 0>, ap_fixed<16, 8, 5, 3, 0>, tanh_config6>' to 'tanh_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_tanh_config6_s'.
WARNING: [SYN 201-103] Legalizing function name 'gru_static<ap_fixed<16, 8, 5, 3, 0>, ap_fixed<16, 8, 5, 3, 0>, config6>' to 'gru_static_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config6_s'.
WARNING: [SYN 201-103] Legalizing function name 'gru_stack_array<ap_fixed<16, 8, 5, 3, 0>, ap_fixed<16, 8, 5, 3, 0>, config6>' to 'gru_stack_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config6_s'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv_1d_cl_array<ap_fixed,ap_fixed<16,8,5,3,0>,config12>' to 'pointwise_conv_1d_cl_array_ap_fixed_ap_fixed_16_8_5_3_0_config12_s'.
WARNING: [SYN 201-103] Legalizing function name 'clone_stream_array<ap_fixed<16, 8, 5, 3, 0>, ap_fixed<16, 8, 5, 3, 0>, 292>' to 'clone_stream_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_292_s'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv_1d_cl_array<ap_fixed,ap_fixed<16,8,5,3,0>,config13>' to 'pointwise_conv_1d_cl_array_ap_fixed_ap_fixed_16_8_5_3_0_config13_s'.
WARNING: [SYN 201-103] Legalizing function name 'concatenate2d_1_array<ap_fixed,ap_fixed,ap_fixed<16,8,5,3,0>,config11>' to 'concatenate2d_1_array_ap_fixed_ap_fixed_ap_fixed_16_8_5_3_0_config11_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'alveo_hls4ml_entry137' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1069.75 seconds; current allocated memory: 1.152 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 1.152 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 1.152 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 1.153 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_2_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 1.153 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 1.153 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_3_proc361' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln82) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.67 seconds; current allocated memory: 1.154 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.99 seconds; current allocated memory: 1.156 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_4_proc362' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.33 seconds; current allocated memory: 1.157 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.89 seconds; current allocated memory: 1.158 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_resource_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1088) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1087) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1086) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1085) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1084) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1083) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1082) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1081) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1080) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1079) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1078) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1077) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1076) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1075) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1074) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1073) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1072) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1071) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1070) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1069) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1068) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1067) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1066) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1065) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1064) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1063) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1062) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1061) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1060) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1059) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1058) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1057) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1056) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1055) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1054) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1053) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1052) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1051) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1050) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1049) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1048) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1047) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1046) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1045) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1044) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1043) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1042) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1041) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1040) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1039) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1038) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1037) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1036) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1035) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1034) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1033) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1032) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1031) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1030) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1029) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1028) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1027) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1026) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1025) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1024) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1023) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1022) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1021) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1020) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1019) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1018) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1017) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1016) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1015) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1014) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1013) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1012) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1011) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1010) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1009) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1008) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1007) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1006) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1005) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1004) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1003) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1002) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1001) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1000) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_999) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_998) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_997) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_996) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_995) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_994) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_993) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_992) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_991) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_990) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_989) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_988) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_987) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_986) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_985) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_984) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_983) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_982) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_981) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_980) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_979) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_978) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_977) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_976) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_975) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_974) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_973) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_972) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_971) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_970) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_969) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_968) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_967) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_966) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_965) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_964) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_963) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_962) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_961) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_960) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_959) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_958) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_957) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_956) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_955) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_954) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_953) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_952) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_951) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_950) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_949) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_948) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_947) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_946) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_945) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_944) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_943) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_942) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_941) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_940) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_939) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_938) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_937) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_936) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_935) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_934) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_933) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_932) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_931) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_930) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_929) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_928) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_927) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_926) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_925) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_924) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_923) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_922) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_921) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_920) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_919) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_918) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_917) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_916) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_915) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_914) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_913) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_912) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_911) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_910) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_909) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_908) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_907) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_906) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_905) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_904) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_903) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_902) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_901) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_900) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_899) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_898) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'ReuseLoop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
WARNING: [SCHED 204-21] Estimated clock period (4.99275ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.9ns, effective delay budget: 4.1ns).
WARNING: [SCHED 204-21] The critical path in module 'dense_resource_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_1_1' consists of the following:
	'phi' operation ('data_V_read390_rewind', /home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_dense_resource.h:268) with incoming values : ('data.V', /home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_dense_resource.h:268) [196]  (0 ns)
	multiplexor before 'phi' operation ('data_V_read390_phi', /home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_dense_resource.h:268) with incoming values : ('data.V', /home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_dense_resource.h:268) [965]  (0.603 ns)
	'phi' operation ('data_V_read390_phi', /home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_dense_resource.h:268) with incoming values : ('data.V', /home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_dense_resource.h:268) [965]  (0 ns)
	'select' operation ('select_ln77_3', /home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_dense_resource.h:77->/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_dense_resource.h:276) [977]  (0 ns)
	'lshr' operation ('lshr_ln77', /home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_dense_resource.h:77->/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_dense_resource.h:276) [982]  (1.44 ns)
	'and' operation ('and_ln77', /home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_dense_resource.h:77->/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_dense_resource.h:276) [984]  (0.758 ns)
	'mul' operation of DSP[992] ('mul_ln1118', /home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_mult.h:78->/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_dense_resource.h:77->/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_dense_resource.h:276) [992]  (2.19 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 5.65 seconds; current allocated memory: 1.164 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 8.67 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_resource_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_897) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_896) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_895) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_894) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_893) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_892) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_891) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_890) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_889) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_888) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_887) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_886) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_885) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_884) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_883) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_882) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_881) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_880) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_879) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_878) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_877) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_876) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_875) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_874) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_873) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_872) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_871) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_870) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_869) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_868) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_867) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_866) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_865) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_864) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_863) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_862) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_861) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_860) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_859) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_858) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_857) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_856) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_855) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_854) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_853) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_852) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_851) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_850) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_849) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_848) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_847) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_846) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_845) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_844) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_843) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_842) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_841) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_840) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_839) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_838) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_837) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_836) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_835) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_834) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_833) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_832) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_831) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_830) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_829) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_828) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_827) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_826) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_825) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_824) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_823) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_822) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_821) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_820) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_819) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_818) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_817) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_816) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_815) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_814) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_813) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_812) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_811) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_810) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_809) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_808) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_807) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_806) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_805) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_804) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_803) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_802) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_801) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_800) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_799) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_798) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_797) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_796) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_795) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_794) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_793) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_792) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_791) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_790) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_789) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_788) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_787) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_786) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_785) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_784) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_783) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_782) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_781) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_780) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_779) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_778) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_777) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_776) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_775) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_774) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_773) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_772) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_771) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_770) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_769) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_768) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_767) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_766) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_765) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_764) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_763) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_762) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_761) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_760) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_759) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_758) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_757) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_756) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_755) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_754) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_753) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_752) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_751) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_750) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_749) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_748) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_747) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_746) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_745) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_744) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_743) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_742) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_741) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_740) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_739) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_738) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_737) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_736) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_735) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_734) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_733) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_732) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_731) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_730) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_729) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_728) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_727) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_726) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_725) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_724) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_723) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_722) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_721) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_720) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_719) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_718) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_717) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_716) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_715) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_714) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_713) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_712) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_711) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_710) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_709) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_708) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_707) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'ReuseLoop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 13.83 seconds; current allocated memory: 1.180 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 9.26 seconds; current allocated memory: 1.191 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sigmoid_ap_fixed_ap_fixed_16_8_5_3_0_sigmoid_config2_recr_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'sigmoid<ap_fixed,ap_fixed<16,8,5,3,0>,sigmoid_config2_recr>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 10.66 seconds; current allocated memory: 1.201 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 14.58 seconds; current allocated memory: 1.215 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tanh_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_tanh_config2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'tanh<ap_fixed<16, 8, 5, 3, 0>, ap_fixed<16, 8, 5, 3, 0>, tanh_config2>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 15.41 seconds; current allocated memory: 1.222 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 7.18 seconds; current allocated memory: 1.228 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'gru_static_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_f_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_126) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_126) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_125) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_125) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_124) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_124) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_123) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_123) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_122) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_122) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_121) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_121) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_120) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_120) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_119) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_119) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_118) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_118) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_117) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_117) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_116) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_116) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_115) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_115) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_114) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_114) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_113) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_113) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_112) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_112) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_111) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_111) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_110) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_110) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_109) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_109) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_108) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_108) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_107) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_107) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_106) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_106) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_105) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_105) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_104) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_104) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_103) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_103) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_102) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_102) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_101) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_101) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_100) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_100) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_99) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_99) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_98) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_98) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_97) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_97) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_96) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_96) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_95) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_95) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_94) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_94) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_93) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_93) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_92) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_92) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_91) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_91) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_90) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_90) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_89) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_89) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_88) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_88) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_87) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_87) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_86) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_86) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_85) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_85) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_84) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_84) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_83) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_83) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_82) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_82) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_81) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_81) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_80) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_80) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_79) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_79) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_78) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_78) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_77) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_77) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_76) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_76) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_75) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_75) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_74) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_74) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_73) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_73) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_72) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_72) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_71) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_71) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_70) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_70) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_69) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_69) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_68) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_68) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_67) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_67) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_66) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_66) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_65) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_65) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_64) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_64) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_198) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_197) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_196) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_195) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_194) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_193) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_192) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_191) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_190) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_189) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_188) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_187) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_186) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_185) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_184) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_183) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_182) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_181) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_180) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_179) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_178) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_177) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_176) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_175) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_174) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_173) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_172) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_171) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_170) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_169) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_168) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_167) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_166) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_165) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_164) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_163) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_162) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_161) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_160) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_159) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_158) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_157) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_156) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_155) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_154) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_153) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_152) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_151) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_150) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_149) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_148) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_147) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_146) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_145) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_144) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_143) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_142) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_141) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_140) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_139) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_138) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_137) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_136) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 10.06 seconds; current allocated memory: 1.235 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 14.48 seconds; current allocated memory: 1.246 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'gru_stack_for_bidirectional_ap_fixed_ap_fixed_16_8_5_3_0_config2_f_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 13.43 seconds; current allocated memory: 1.250 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.37 seconds; current allocated memory: 1.252 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'gru_static_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_b_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_189) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_189) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_188) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_188) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_187) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_187) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_186) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_186) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_185) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_185) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_184) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_184) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_183) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_183) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_182) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_182) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_181) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_181) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_180) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_180) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_179) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_179) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_178) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_178) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_177) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_177) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_176) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_176) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_175) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_175) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_174) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_174) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_173) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_173) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_172) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_172) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_171) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_171) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_170) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_170) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_169) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_169) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_168) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_168) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_167) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_167) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_166) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_166) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_165) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_165) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_164) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_164) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_163) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_163) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_162) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_162) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_161) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_161) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_160) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_160) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_159) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_159) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_158) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_158) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_157) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_157) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_156) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_156) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_155) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_155) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_154) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_154) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_153) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_153) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_152) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_152) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_151) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_151) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_150) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_150) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_149) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_149) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_148) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_148) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_147) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_147) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_146) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_146) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_145) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_145) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_144) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_144) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_143) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_143) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_142) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_142) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_141) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_141) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_140) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_140) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_139) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_139) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_138) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_138) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_137) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_137) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_136) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_136) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_135) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_135) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_134) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_134) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_133) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_133) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_132) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_132) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_131) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_131) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_130) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_130) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_129) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_129) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_128) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_128) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_127) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_127) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_261) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_260) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_259) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_258) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_257) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_256) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_255) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_254) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_253) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_252) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_251) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_250) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_249) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_248) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_247) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_246) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_245) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_244) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_243) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_242) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_241) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_240) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_239) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_238) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_237) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_236) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_235) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_234) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_233) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_232) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_231) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_230) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_229) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_228) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_227) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_226) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_225) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_224) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_223) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_222) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_221) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_220) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_219) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_218) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_217) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_216) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_215) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_214) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_213) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_212) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_211) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_210) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_209) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_208) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_207) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_206) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_205) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_204) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_203) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_202) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_201) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_200) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_199) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 8.71 seconds; current allocated memory: 1.261 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 14.49 seconds; current allocated memory: 1.272 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'gru_stack_for_bidirectional_ap_fixed_ap_fixed_16_8_5_3_0_config2_b_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 13.44 seconds; current allocated memory: 1.276 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.38 seconds; current allocated memory: 1.278 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln203_69) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln203_68) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln203_67) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln203_66) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln203_65) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln203_64) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln203_63) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln203_62) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln203_61) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln203_60) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln203_59) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln203_58) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln203_57) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln203_56) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln203_55) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln203_54) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln203_53) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln203_52) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln203_51) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln203_50) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln203_49) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln203_48) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln203_47) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln203_46) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln203_45) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln203_44) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln203_43) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln203_42) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln203_41) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln203_40) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln203_39) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln203_38) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln203_37) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln203_36) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln203_35) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln203_34) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln203_33) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln203_32) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln203_31) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln203_30) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln203_29) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln203_28) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln203_27) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln203_26) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln203_25) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln203_24) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln203_23) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln203_22) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln203_21) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln203_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln203_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln203_18) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln203_17) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln203_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln203_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln203_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln203_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln203_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln203_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln203_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln203_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln203_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln203_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln203_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln203_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln203_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln203_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln203_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln203_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln203) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.45 seconds; current allocated memory: 1.286 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 14.56 seconds; current allocated memory: 1.296 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_wrapper_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_324) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_323) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_322) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_321) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_320) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_319) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_318) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_317) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_316) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_315) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_314) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_313) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_312) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_311) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_310) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_309) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_308) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_307) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_306) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_305) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_304) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_303) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_302) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_301) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_300) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_299) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_298) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_297) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_296) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_295) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_294) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_293) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_292) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_291) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_290) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_289) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_288) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_287) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_286) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_285) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_284) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_283) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_282) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_281) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_280) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_279) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_278) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_277) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_276) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_275) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_274) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_273) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_272) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_271) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_270) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_269) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_268) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_267) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_266) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_265) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_264) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_263) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_262) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'ReuseLoop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.96 seconds; current allocated memory: 1.304 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 4.21 seconds; current allocated memory: 1.309 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 8.15 seconds; current allocated memory: 1.310 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.82 seconds; current allocated memory: 1.313 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_resource_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config6_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_706) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_705) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_704) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_703) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_702) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_701) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_700) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_699) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_698) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_697) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_696) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_695) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_694) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_693) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_692) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_691) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_690) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_689) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_688) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_687) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_686) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_685) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_684) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_683) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_682) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_681) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_680) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_679) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_678) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_677) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_676) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_675) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_674) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_673) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_672) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_671) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_670) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_669) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_668) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_667) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_666) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_665) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_664) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_663) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_662) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_661) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_660) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_659) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_658) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_657) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_656) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_655) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_654) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_653) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_652) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_651) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_650) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_649) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_648) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_647) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_646) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_645) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_644) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_643) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_642) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_641) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_640) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_639) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_638) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_637) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_636) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_635) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_634) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_633) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_632) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_631) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_630) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_629) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_628) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_627) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_626) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_625) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_624) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_623) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_622) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_621) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_620) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_619) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_618) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_617) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_616) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_615) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_614) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_613) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_612) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_611) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_610) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_609) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_608) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_607) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_606) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_605) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_604) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_603) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_602) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_601) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_600) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_599) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_598) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_597) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_596) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_595) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_594) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_593) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_592) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_591) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_590) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_589) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_588) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_587) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_586) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_585) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_584) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_583) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_582) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_581) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_580) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_579) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_578) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_577) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_576) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_575) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_574) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_573) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_572) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_571) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_570) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_569) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_568) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_567) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_566) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_565) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_564) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_563) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_562) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_561) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_560) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_559) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_558) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_557) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_556) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_555) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_554) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_553) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_552) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_551) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_550) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_549) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_548) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_547) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_546) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_545) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_544) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_543) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_542) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_541) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_540) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_539) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_538) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_537) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_536) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_535) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_534) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_533) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_532) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_531) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_530) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_529) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_528) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_527) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_526) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_525) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_524) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_523) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_522) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_521) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_520) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_519) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_518) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_517) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_516) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'ReuseLoop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 5.5 seconds; current allocated memory: 1.318 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 8.26 seconds; current allocated memory: 1.325 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_resource_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config6_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_515) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_514) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_513) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_512) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_511) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_510) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_509) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_508) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_507) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_506) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_505) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_504) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_503) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_502) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_501) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_500) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_499) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_498) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_497) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_496) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_495) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_494) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_493) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_492) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_491) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_490) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_489) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_488) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_487) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_486) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_485) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_484) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_483) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_482) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_481) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_480) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_479) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_478) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_477) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_476) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_475) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_474) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_473) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_472) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_471) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_470) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_469) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_468) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_467) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_466) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_465) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_464) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_463) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_462) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_461) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_460) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_459) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_458) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_457) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_456) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_455) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_454) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_453) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_452) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_451) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_450) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_449) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_448) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_447) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_446) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_445) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_444) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_443) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_442) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_441) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_440) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_439) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_438) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_437) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_436) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_435) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_434) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_433) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_432) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_431) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_430) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_429) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_428) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_427) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_426) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_425) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_424) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_423) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_422) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_421) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_420) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_419) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_418) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_417) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_416) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_415) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_414) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_413) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_412) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_411) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_410) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_409) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_408) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_407) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_406) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_405) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_404) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_403) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_402) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_401) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_400) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_399) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_398) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_397) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_396) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_395) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_394) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_393) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_392) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_391) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_390) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_389) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_388) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_387) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_386) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_385) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_384) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_383) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_382) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_381) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_380) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_379) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_378) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_377) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_376) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_375) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_374) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_373) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_372) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_371) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_370) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_369) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_368) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_367) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_366) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_365) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_364) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_363) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_362) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_361) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_360) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_359) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_358) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_357) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_356) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_355) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_354) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_353) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_352) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_351) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_350) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_349) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_348) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_347) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_346) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_345) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_344) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_343) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_342) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_341) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_340) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_339) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_338) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_337) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_336) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_335) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_334) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_333) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_332) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_331) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_330) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_329) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_328) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_327) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_326) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_325) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'ReuseLoop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 12.06 seconds; current allocated memory: 1.331 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 8.88 seconds; current allocated memory: 1.339 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sigmoid_ap_fixed_ap_fixed_16_8_5_3_0_sigmoid_config6_recr_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'sigmoid<ap_fixed,ap_fixed<16,8,5,3,0>,sigmoid_config6_recr>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 10.23 seconds; current allocated memory: 1.349 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 14.53 seconds; current allocated memory: 1.363 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tanh_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_tanh_config6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'tanh<ap_fixed<16, 8, 5, 3, 0>, ap_fixed<16, 8, 5, 3, 0>, tanh_config6>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 15.37 seconds; current allocated memory: 1.370 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 7.16 seconds; current allocated memory: 1.377 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'gru_static_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_63) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_63) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_62) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_62) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_61) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_61) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_60) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_60) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_59) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_59) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_58) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_58) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_57) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_57) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_56) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_56) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_55) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_55) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_54) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_54) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_53) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_53) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_52) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_52) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_51) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_51) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_50) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_50) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_49) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_49) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_48) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_48) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_47) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_47) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_46) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_46) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_45) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_45) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_44) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_44) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_43) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_43) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_42) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_42) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_41) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_41) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_40) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_40) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_39) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_39) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_38) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_38) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_37) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_37) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_36) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_36) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_35) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_35) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_34) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_34) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_33) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_33) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_32) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_32) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_31) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_31) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_30) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_30) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_29) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_29) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_28) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_28) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_27) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_27) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_26) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_26) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_25) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_25) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_24) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_24) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_23) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_23) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_22) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_22) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_21) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_21) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_18) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_18) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_17) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_17) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_135) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_134) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_133) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_132) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_131) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_130) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_129) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_128) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_127) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_126) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_125) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_124) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_123) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_122) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_121) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_120) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_119) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_118) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_117) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_116) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_115) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_114) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_113) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_112) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_111) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_110) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_109) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_108) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_107) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_106) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_105) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_104) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_103) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_102) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_101) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_100) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_99) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_98) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_97) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_96) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_95) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_94) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_93) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_92) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_91) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_90) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_89) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_88) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_87) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_86) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_85) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_84) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_83) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_82) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_81) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_80) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_79) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_78) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_77) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_76) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_75) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_74) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_73) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.2 seconds; current allocated memory: 1.383 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 14.48 seconds; current allocated memory: 1.394 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'gru_stack_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 16.92 seconds; current allocated memory: 1.398 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.21 seconds; current allocated memory: 1.401 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv_1d_cl_array_ap_fixed_ap_fixed_16_8_5_3_0_config12_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_72) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_71) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_70) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'ReuseLoop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.04 seconds; current allocated memory: 1.404 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.87 seconds; current allocated memory: 1.406 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clone_stream_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_292_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'CloneLoop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.15 seconds; current allocated memory: 1.406 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 1.406 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv_1d_cl_array_ap_fixed_ap_fixed_16_8_5_3_0_config13_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_69) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_68) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_67) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_66) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_65) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_64) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_63) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_62) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_61) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_60) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_59) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_58) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_57) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_56) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_55) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_54) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_53) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_52) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_51) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_50) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_49) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_48) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_47) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_46) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_45) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_44) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_43) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_42) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_41) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_40) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_39) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_38) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_37) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_36) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_35) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_34) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_33) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_32) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_31) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_30) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_29) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_28) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_27) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_26) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_25) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_24) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_23) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_22) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_21) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_18) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_17) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'ReuseLoop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.12 seconds; current allocated memory: 1.408 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.41 seconds; current allocated memory: 1.411 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'concatenate2d_1_array_ap_fixed_ap_fixed_ap_fixed_16_8_5_3_0_config11_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ConcatLoopHeight'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.58 seconds; current allocated memory: 1.412 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.25 seconds; current allocated memory: 1.414 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'myproject' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.54 seconds; current allocated memory: 1.416 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 28 seconds; current allocated memory: 1.438 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_5_proc363' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 19.21 seconds; current allocated memory: 1.448 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.38 seconds; current allocated memory: 1.458 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'alveo_hls4ml' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.44 seconds; current allocated memory: 1.458 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 19.85 seconds; current allocated memory: 1.473 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'alveo_hls4ml_entry137' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'alveo_hls4ml_entry137'.
INFO: [HLS 200-111]  Elapsed time: 15.49 seconds; current allocated memory: 1.482 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_1_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 1.482 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_2_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_2_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 1.483 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_3_proc361' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'alveo_hls4ml_mac_muladd_7ns_8ns_7ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_3_proc361'.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 1.485 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_4_proc362' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_4_proc362'.
INFO: [HLS 200-111]  Elapsed time: 1.22 seconds; current allocated memory: 1.490 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_resource_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'dense_resource_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_1_1' is 6144 from HDL expression: ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln64_reg_16961_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1))
INFO: [RTGEN 206-100] Generating core module 'alveo_hls4ml_mul_mul_16s_16s_24_2_1': 190 instance(s).
INFO: [RTGEN 206-100] Generating core module 'alveo_hls4ml_mul_mul_16s_16s_24_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_resource_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_1_1'.
INFO: [HLS 200-111]  Elapsed time: 4.43 seconds; current allocated memory: 1.588 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_resource_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'dense_resource_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_2_s' is 6144 from HDL expression: ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln64_reg_19415_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1))
INFO: [RTGEN 206-100] Generating core module 'alveo_hls4ml_mul_mul_16s_16s_24_2_1': 190 instance(s).
INFO: [RTGEN 206-100] Generating core module 'alveo_hls4ml_mul_mul_16s_16s_24_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'alveo_hls4ml_mux_646_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_resource_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_2_s'.
INFO: [HLS 200-111]  Elapsed time: 13.94 seconds; current allocated memory: 1.718 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sigmoid_ap_fixed_ap_fixed_16_8_5_3_0_sigmoid_config2_recr_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sigmoid_ap_fixed_ap_fixed_16_8_5_3_0_sigmoid_config2_recr_s'.
INFO: [HLS 200-111]  Elapsed time: 13.71 seconds; current allocated memory: 1.810 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tanh_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_tanh_config2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'tanh_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_tanh_config2_s'.
INFO: [HLS 200-111]  Elapsed time: 20.33 seconds; current allocated memory: 1.876 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'gru_static_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_f_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'gru_static_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_f_s_forward_gru_gru_cell_2_weight2_V' to 'gru_static_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_f_s_forward_gru_grbkb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'gru_static_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_f_s_forward_gru_gru_cell_2_recurrent_weight2_V' to 'gru_static_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_f_s_forward_gru_grcud' due to the length limit 80
INFO: [RTGEN 206-100] Generating core module 'alveo_hls4ml_mac_muladd_16s_16s_24s_24_4_1': 64 instance(s).
INFO: [RTGEN 206-100] Generating core module 'alveo_hls4ml_mul_mul_16s_16s_24_4_1': 64 instance(s).
INFO: [RTGEN 206-100] Generating core module 'alveo_hls4ml_mul_mul_17s_16s_24_4_1': 64 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'gru_static_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_f_s'.
INFO: [HLS 200-111]  Elapsed time: 16.28 seconds; current allocated memory: 2.038 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'gru_stack_for_bidirectional_ap_fixed_ap_fixed_16_8_5_3_0_config2_f_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'gru_stack_for_bidirectional_ap_fixed_ap_fixed_16_8_5_3_0_config2_f_s'.
INFO: [HLS 200-111]  Elapsed time: 17.14 seconds; current allocated memory: 2.072 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'gru_static_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_b_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'gru_static_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_b_s_backward_gru_1_gru_cell_1_weight2_V' to 'gru_static_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_b_s_backward_gru_1dEe' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'gru_static_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_b_s_backward_gru_1_gru_cell_1_recurrent_weight2_V' to 'gru_static_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_b_s_backward_gru_1eOg' due to the length limit 80
INFO: [RTGEN 206-100] Generating core module 'alveo_hls4ml_mac_muladd_16s_16s_24s_24_4_1': 64 instance(s).
INFO: [RTGEN 206-100] Generating core module 'alveo_hls4ml_mul_mul_16s_16s_24_4_1': 64 instance(s).
INFO: [RTGEN 206-100] Generating core module 'alveo_hls4ml_mul_mul_17s_16s_24_4_1': 64 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'gru_static_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_b_s'.
INFO: [HLS 200-111]  Elapsed time: 14.06 seconds; current allocated memory: 2.220 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'gru_stack_for_bidirectional_ap_fixed_ap_fixed_16_8_5_3_0_config2_b_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'gru_stack_for_bidirectional_ap_fixed_ap_fixed_16_8_5_3_0_config2_b_s'.
INFO: [HLS 200-111]  Elapsed time: 17.49 seconds; current allocated memory: 2.254 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_normal_0_V' to 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_nofYi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_normal_1_V' to 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_nog8j' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_normal_2_V' to 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_nohbi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_normal_3_V' to 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_noibs' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_normal_4_V' to 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_nojbC' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_normal_5_V' to 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_nokbM' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_normal_6_V' to 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_nolbW' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_normal_7_V' to 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_nomb6' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_normal_8_V' to 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_noncg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_normal_9_V' to 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_noocq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_normal_10_V' to 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_nopcA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_normal_11_V' to 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_noqcK' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_normal_12_V' to 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_norcU' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_normal_13_V' to 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_nosc4' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_normal_14_V' to 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_notde' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_normal_15_V' to 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_noudo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_normal_16_V' to 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_novdy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_normal_17_V' to 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_nowdI' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_normal_18_V' to 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_noxdS' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_normal_19_V' to 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_noyd2' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_normal_20_V' to 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_nozec' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_normal_21_V' to 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_noAem' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_normal_22_V' to 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_noBew' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_normal_23_V' to 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_noCeG' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_normal_24_V' to 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_noDeQ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_normal_25_V' to 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_noEe0' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_normal_26_V' to 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_noFfa' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_normal_27_V' to 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_noGfk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_normal_28_V' to 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_noHfu' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_normal_29_V' to 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_noIfE' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_normal_30_V' to 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_noJfO' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_normal_31_V' to 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_noKfY' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_normal_32_V' to 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_noLf8' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_normal_33_V' to 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_noMgi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_normal_34_V' to 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_noNgs' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_normal_35_V' to 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_noOgC' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_normal_36_V' to 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_noPgM' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_normal_37_V' to 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_noQgW' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_normal_38_V' to 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_noRg6' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_normal_39_V' to 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_noShg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_normal_40_V' to 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_noThq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_normal_41_V' to 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_noUhA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_normal_42_V' to 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_noVhK' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_normal_43_V' to 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_noWhU' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_normal_44_V' to 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_noXh4' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_normal_45_V' to 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_noYie' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_normal_46_V' to 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_noZio' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_normal_47_V' to 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_no0iy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_normal_48_V' to 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_no1iI' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_normal_49_V' to 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_no2iS' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_normal_50_V' to 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_no3i2' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_normal_51_V' to 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_no4jc' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_normal_52_V' to 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_no5jm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_normal_53_V' to 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_no6jw' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_normal_54_V' to 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_no7jG' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_normal_55_V' to 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_no8jQ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_normal_56_V' to 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_no9j0' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_normal_57_V' to 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_nobak' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_normal_58_V' to 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_nobbk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_normal_59_V' to 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_nobck' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_normal_60_V' to 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_nobdk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_normal_61_V' to 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_nobek' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_normal_62_V' to 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_nobfk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_normal_63_V' to 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_nobgk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_normal_64_V' to 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_nobhl' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_normal_65_V' to 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_nobil' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_normal_66_V' to 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_nobjl' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_normal_67_V' to 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_nobkl' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_normal_68_V' to 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_nobll' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_normal_69_V' to 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_nobml' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_reverse_0_V' to 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_rebnm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_reverse_1_V' to 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_rebom' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_reverse_2_V' to 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_rebpm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_reverse_3_V' to 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_rebqm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_reverse_4_V' to 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_rebrm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_reverse_5_V' to 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_rebsm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_reverse_6_V' to 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_rebtn' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_reverse_7_V' to 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_rebun' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_reverse_8_V' to 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_rebvn' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_reverse_9_V' to 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_rebwn' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_reverse_10_V' to 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_rebxn' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_reverse_11_V' to 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_rebyn' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_reverse_12_V' to 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_rebzo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_reverse_13_V' to 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_rebAo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_reverse_14_V' to 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_rebBo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_reverse_15_V' to 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_rebCo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_reverse_16_V' to 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_rebDo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_reverse_17_V' to 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_rebEo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_reverse_18_V' to 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_rebFp' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_reverse_19_V' to 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_rebGp' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_reverse_20_V' to 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_rebHp' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_reverse_21_V' to 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_rebIp' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_reverse_22_V' to 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_rebJp' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_reverse_23_V' to 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_rebKp' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_reverse_24_V' to 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_rebLp' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_reverse_25_V' to 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_rebMq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_reverse_26_V' to 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_rebNq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_reverse_27_V' to 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_rebOq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_reverse_28_V' to 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_rebPq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_reverse_29_V' to 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_rebQq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_reverse_30_V' to 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_rebRq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_reverse_31_V' to 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_rebSr' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_reverse_32_V' to 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_rebTr' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_reverse_33_V' to 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_rebUr' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_reverse_34_V' to 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_rebVr' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_reverse_35_V' to 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_rebWr' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_reverse_36_V' to 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_rebXr' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_reverse_37_V' to 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_rebYs' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_reverse_38_V' to 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_rebZs' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_reverse_39_V' to 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_reb0s' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_reverse_40_V' to 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_reb1s' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_reverse_41_V' to 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_reb2s' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_reverse_42_V' to 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_reb3s' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_reverse_43_V' to 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_reb4t' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_reverse_44_V' to 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_reb5t' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_reverse_45_V' to 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_reb6t' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_reverse_46_V' to 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_reb7t' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_reverse_47_V' to 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_reb8t' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_reverse_48_V' to 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_reb9t' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_reverse_49_V' to 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_recau' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_reverse_50_V' to 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_recbu' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_reverse_51_V' to 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_reccu' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_reverse_52_V' to 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_recdu' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_reverse_53_V' to 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_receu' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_reverse_54_V' to 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_recfu' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_reverse_55_V' to 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_recgu' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_reverse_56_V' to 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_rechv' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_reverse_57_V' to 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_reciv' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_reverse_58_V' to 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_recjv' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_reverse_59_V' to 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_reckv' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_reverse_60_V' to 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_reclv' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_reverse_61_V' to 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_recmv' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_reverse_62_V' to 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_recnw' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_reverse_63_V' to 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_recow' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_reverse_64_V' to 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_recpw' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_reverse_65_V' to 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_recqw' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_reverse_66_V' to 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_recrw' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_reverse_67_V' to 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_recsw' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_reverse_68_V' to 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_rectx' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_reverse_69_V' to 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_recux' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_forwardgru_out_0' to 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_forwardcvx' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_forwardgru_out_1' to 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_forwardcwx' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_forwardgru_out_2' to 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_forwardcxx' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_forwardgru_out_3' to 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_forwardcyx' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_forwardgru_out_4' to 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_forwardczy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_forwardgru_out_5' to 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_forwardcAy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_forwardgru_out_6' to 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_forwardcBy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_forwardgru_out_7' to 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_forwardcCy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_forwardgru_out_8' to 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_forwardcDy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_forwardgru_out_9' to 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_forwardcEy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_forwardgru_out_10' to 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_forwardcFz' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_forwardgru_out_11' to 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_forwardcGz' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_forwardgru_out_12' to 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_forwardcHz' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_forwardgru_out_13' to 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_forwardcIz' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_forwardgru_out_14' to 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_forwardcJz' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_forwardgru_out_15' to 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_forwardcKz' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_forwardgru_out_16' to 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_forwardcLz' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_forwardgru_out_17' to 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_forwardcMA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_forwardgru_out_18' to 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_forwardcNA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_forwardgru_out_19' to 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_forwardcOA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_forwardgru_out_20' to 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_forwardcPA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_forwardgru_out_21' to 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_forwardcQA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_forwardgru_out_22' to 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_forwardcRA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_forwardgru_out_23' to 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_forwardcSB' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_forwardgru_out_24' to 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_forwardcTB' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_forwardgru_out_25' to 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_forwardcUB' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_forwardgru_out_26' to 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_forwardcVB' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_forwardgru_out_27' to 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_forwardcWB' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_forwardgru_out_28' to 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_forwardcXB' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_forwardgru_out_29' to 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_forwardcYC' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_forwardgru_out_30' to 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_forwardcZC' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_forwardgru_out_31' to 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_forwardc0C' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_forwardgru_out_32' to 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_forwardc1C' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_forwardgru_out_33' to 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_forwardc2C' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_forwardgru_out_34' to 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_forwardc3C' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_forwardgru_out_35' to 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_forwardc4D' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_forwardgru_out_36' to 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_forwardc5D' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_forwardgru_out_37' to 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_forwardc6D' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_forwardgru_out_38' to 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_forwardc7D' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_forwardgru_out_39' to 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_forwardc8D' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_forwardgru_out_40' to 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_forwardc9D' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_forwardgru_out_41' to 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_forwarddaE' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_forwardgru_out_42' to 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_forwarddbE' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_forwardgru_out_43' to 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_forwarddcE' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_forwardgru_out_44' to 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_forwardddE' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_forwardgru_out_45' to 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_forwarddeE' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_forwardgru_out_46' to 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_forwarddfE' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_forwardgru_out_47' to 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_forwarddgE' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_forwardgru_out_48' to 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_forwarddhF' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_forwardgru_out_49' to 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_forwarddiF' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_forwardgru_out_50' to 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_forwarddjF' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_forwardgru_out_51' to 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_forwarddkF' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_forwardgru_out_52' to 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_forwarddlF' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_forwardgru_out_53' to 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_forwarddmF' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_forwardgru_out_54' to 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_forwarddnG' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_forwardgru_out_55' to 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_forwarddoG' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_forwardgru_out_56' to 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_forwarddpG' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_forwardgru_out_57' to 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_forwarddqG' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_forwardgru_out_58' to 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_forwarddrG' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_forwardgru_out_59' to 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_forwarddsG' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_forwardgru_out_60' to 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_forwarddtH' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_forwardgru_out_61' to 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_forwardduH' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_forwardgru_out_62' to 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_forwarddvH' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_forwardgru_out_63' to 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_forwarddwH' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_backwardgru_out_0' to 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_backwardxH' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_backwardgru_out_1' to 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_backwardyH' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_backwardgru_out_2' to 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_backwardzI' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_backwardgru_out_3' to 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_backwardAI' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_backwardgru_out_4' to 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_backwardBI' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_backwardgru_out_5' to 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_backwardCI' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_backwardgru_out_6' to 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_backwardDI' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_backwardgru_out_7' to 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_backwardEI' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_backwardgru_out_8' to 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_backwardFJ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_backwardgru_out_9' to 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_backwardGJ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_backwardgru_out_10' to 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_backwardHJ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_backwardgru_out_11' to 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_backwardIJ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_backwardgru_out_12' to 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_backwardJJ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_backwardgru_out_13' to 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_backwardKJ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_backwardgru_out_14' to 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_backwardLJ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_backwardgru_out_15' to 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_backwardMK' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_backwardgru_out_16' to 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_backwardNK' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_backwardgru_out_17' to 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_backwardOK' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_backwardgru_out_18' to 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_backwardPK' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_backwardgru_out_19' to 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_backwardQK' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_backwardgru_out_20' to 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_backwardRK' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_backwardgru_out_21' to 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_backwardSL' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_backwardgru_out_22' to 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_backwardTL' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_backwardgru_out_23' to 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_backwardUL' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_backwardgru_out_24' to 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_backwardVL' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_backwardgru_out_25' to 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_backwardWL' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_backwardgru_out_26' to 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_backwardXL' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_backwardgru_out_27' to 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_backwardYM' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_backwardgru_out_28' to 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_backwardZM' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_backwardgru_out_29' to 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_backward0M' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_backwardgru_out_30' to 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_backward1M' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_backwardgru_out_31' to 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_backward2M' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_backwardgru_out_32' to 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_backward3M' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_backwardgru_out_33' to 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_backward4N' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_backwardgru_out_34' to 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_backward5N' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_backwardgru_out_35' to 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_backward6N' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_backwardgru_out_36' to 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_backward7N' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_backwardgru_out_37' to 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_backward8N' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_backwardgru_out_38' to 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_backward9N' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_backwardgru_out_39' to 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_backwareaO' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_backwardgru_out_40' to 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_backwarebO' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_backwardgru_out_41' to 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_backwarecO' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_backwardgru_out_42' to 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_backwaredO' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_backwardgru_out_43' to 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_backwareeO' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_backwardgru_out_44' to 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_backwarefO' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_backwardgru_out_45' to 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_backwaregO' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_backwardgru_out_46' to 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_backwarehP' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_backwardgru_out_47' to 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_backwareiP' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_backwardgru_out_48' to 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_backwarejP' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_backwardgru_out_49' to 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_backwarekP' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_backwardgru_out_50' to 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_backwarelP' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_backwardgru_out_51' to 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_backwaremP' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_backwardgru_out_52' to 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_backwarenQ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_backwardgru_out_53' to 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_backwareoQ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_backwardgru_out_54' to 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_backwarepQ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_backwardgru_out_55' to 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_backwareqQ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_backwardgru_out_56' to 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_backwarerQ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_backwardgru_out_57' to 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_backwaresQ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_backwardgru_out_58' to 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_backwaretR' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_backwardgru_out_59' to 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_backwareuR' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_backwardgru_out_60' to 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_backwarevR' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_backwardgru_out_61' to 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_backwarewR' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_backwardgru_out_62' to 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_backwarexR' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_backwardgru_out_63' to 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_backwareyR' due to the length limit 80
INFO: [RTGEN 206-100] Generating core module 'alveo_hls4ml_mul_mul_13ns_15ns_28_4_1': 70 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s'.
INFO: [HLS 200-111]  Elapsed time: 17.45 seconds; current allocated memory: 2.282 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_wrapper_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'alveo_hls4ml_mul_mul_16s_10s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'alveo_hls4ml_mul_mul_16s_16s_24_4_1': 63 instance(s).
INFO: [RTGEN 206-100] Generating core module 'alveo_hls4ml_mux_1287_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_wrapper_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config4_s'.
INFO: [HLS 200-111]  Elapsed time: 23.15 seconds; current allocated memory: 2.327 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config4_s'.
INFO: [HLS 200-111]  Elapsed time: 9.25 seconds; current allocated memory: 2.353 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_resource_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config6_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'dense_resource_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config6_1_s' is 6144 from HDL expression: ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln64_reg_12103_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1))
INFO: [RTGEN 206-100] Generating core module 'alveo_hls4ml_mul_mul_16s_16s_24_4_1': 191 instance(s).
INFO: [RTGEN 206-100] Generating core module 'alveo_hls4ml_mul_mul_8s_16s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_resource_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config6_1_s'.
INFO: [HLS 200-111]  Elapsed time: 8.43 seconds; current allocated memory: 2.451 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_resource_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config6_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'dense_resource_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config6_2_s' is 6144 from HDL expression: ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln64_reg_14577_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1))
INFO: [RTGEN 206-100] Generating core module 'alveo_hls4ml_mul_mul_16s_10s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'alveo_hls4ml_mul_mul_16s_16s_24_4_1': 191 instance(s).
INFO: [RTGEN 206-100] Generating core module 'alveo_hls4ml_mux_646_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_resource_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config6_2_s'.
INFO: [HLS 200-111]  Elapsed time: 14.61 seconds; current allocated memory: 2.567 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sigmoid_ap_fixed_ap_fixed_16_8_5_3_0_sigmoid_config6_recr_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sigmoid_ap_fixed_ap_fixed_16_8_5_3_0_sigmoid_config6_recr_s'.
INFO: [HLS 200-111]  Elapsed time: 15.01 seconds; current allocated memory: 2.649 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tanh_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_tanh_config6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'tanh_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_tanh_config6_s'.
INFO: [HLS 200-111]  Elapsed time: 22.74 seconds; current allocated memory: 2.714 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'gru_static_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'alveo_hls4ml_mac_muladd_16s_16s_24s_24_4_1': 64 instance(s).
INFO: [RTGEN 206-100] Generating core module 'alveo_hls4ml_mul_mul_16s_16s_24_4_1': 64 instance(s).
INFO: [RTGEN 206-100] Generating core module 'alveo_hls4ml_mul_mul_17s_16s_24_4_1': 64 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'gru_static_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config6_s'.
INFO: [HLS 200-111]  Elapsed time: 17.57 seconds; current allocated memory: 2.875 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'gru_stack_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'gru_stack_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config6_s'.
INFO: [HLS 200-111]  Elapsed time: 19.83 seconds; current allocated memory: 2.909 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv_1d_cl_array_ap_fixed_ap_fixed_16_8_5_3_0_config12_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'alveo_hls4ml_mul_mul_16s_16s_24_4_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'alveo_hls4ml_mux_646_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'alveo_hls4ml_mux_646_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv_1d_cl_array_ap_fixed_ap_fixed_16_8_5_3_0_config12_s'.
INFO: [HLS 200-111]  Elapsed time: 10.57 seconds; current allocated memory: 2.920 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clone_stream_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_292_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'clone_stream_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_292_s'.
INFO: [HLS 200-111]  Elapsed time: 5.56 seconds; current allocated memory: 2.923 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv_1d_cl_array_ap_fixed_ap_fixed_16_8_5_3_0_config13_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'alveo_hls4ml_mul_mul_16s_16s_24_4_1': 70 instance(s).
INFO: [RTGEN 206-100] Generating core module 'alveo_hls4ml_mux_42_1120_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'alveo_hls4ml_mux_42_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv_1d_cl_array_ap_fixed_ap_fixed_16_8_5_3_0_config13_s'.
INFO: [HLS 200-111]  Elapsed time: 4.9 seconds; current allocated memory: 2.929 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'concatenate2d_1_array_ap_fixed_ap_fixed_ap_fixed_16_8_5_3_0_config11_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'concatenate2d_1_array_ap_fixed_ap_fixed_ap_fixed_16_8_5_3_0_config11_s'.
INFO: [HLS 200-111]  Elapsed time: 8.76 seconds; current allocated memory: 2.941 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'myproject' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'start_for_concatenate2d_1_array_ap_fixed_ap_fixed_ap_fixed_16_8_5_3_0_config11_U0' to 'start_for_concatenate2d_1_array_ap_fixed_ap_fixed_ap_fixed_16_8_5_3_0_config1ezS' due to the length limit 80
INFO: [RTGEN 206-100] Finished creating RTL model for 'myproject'.
INFO: [HLS 200-111]  Elapsed time: 8.44 seconds; current allocated memory: 2.960 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_5_proc363' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_5_proc363'.
INFO: [HLS 200-111]  Elapsed time: 24.88 seconds; current allocated memory: 2.981 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'alveo_hls4ml' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'alveo_hls4ml/gmem0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'alveo_hls4ml/gmem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'alveo_hls4ml/gmem2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'alveo_hls4ml/in1_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'alveo_hls4ml/in2_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'alveo_hls4ml/out_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'alveo_hls4ml' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'in1_V', 'in2_V' and 'out_V' to AXI-Lite port control.
WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d73_A' is changed to 'fifo_w16_d73_A_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'alveo_hls4ml'.
INFO: [HLS 200-111]  Elapsed time: 7.38 seconds; current allocated memory: 2.994 GB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 200.29 MHz
INFO: [RTMG 210-279] Implementing memory 'alveo_hls4ml_sigmoid_ap_fixed_ap_fixed_16_8_5_3_0_sigmoid_config2_recr_s_sigmoid_table14_rom' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'alveo_hls4ml_tanh_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_tanh_config2_s_tanh_table12_rom' using block ROMs.
WARNING: [RTMG 210-274] Memory 'alveo_hls4ml_gru_static_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_f_s_forward_gru_grbkb' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'alveo_hls4ml_gru_static_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_f_s_forward_gru_grbkb_rom' using block ROMs.
WARNING: [RTMG 210-274] Memory 'alveo_hls4ml_gru_static_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_f_s_forward_gru_grcud' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'alveo_hls4ml_gru_static_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_f_s_forward_gru_grcud_rom' using block ROMs.
WARNING: [RTMG 210-274] Memory 'alveo_hls4ml_gru_static_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_b_s_backward_gru_1dEe' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'alveo_hls4ml_gru_static_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_b_s_backward_gru_1dEe_rom' using block ROMs.
WARNING: [RTMG 210-274] Memory 'alveo_hls4ml_gru_static_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_b_s_backward_gru_1eOg' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'alveo_hls4ml_gru_static_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_b_s_backward_gru_1eOg_rom' using block ROMs.
INFO: [RTMG 210-278] Implementing memory 'alveo_hls4ml_bidirectional_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_nofYi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'alveo_hls4ml_dense_wrapper_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config4_s_w4_V_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'alveo_hls4ml_dense_resource_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config6_1_s_w6_V_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'alveo_hls4ml_dense_resource_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config6_2_s_wr6_V_rom' using auto ROMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_0_U(alveo_hls4ml_fifo_w16_d73_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_1_U(alveo_hls4ml_fifo_w16_d73_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_2_U(alveo_hls4ml_fifo_w16_d73_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_3_U(alveo_hls4ml_fifo_w16_d73_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_4_U(alveo_hls4ml_fifo_w16_d73_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_5_U(alveo_hls4ml_fifo_w16_d73_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_6_U(alveo_hls4ml_fifo_w16_d73_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_7_U(alveo_hls4ml_fifo_w16_d73_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_8_U(alveo_hls4ml_fifo_w16_d73_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_9_U(alveo_hls4ml_fifo_w16_d73_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_10_U(alveo_hls4ml_fifo_w16_d73_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_11_U(alveo_hls4ml_fifo_w16_d73_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_12_U(alveo_hls4ml_fifo_w16_d73_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_13_U(alveo_hls4ml_fifo_w16_d73_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_14_U(alveo_hls4ml_fifo_w16_d73_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_15_U(alveo_hls4ml_fifo_w16_d73_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_16_U(alveo_hls4ml_fifo_w16_d73_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_17_U(alveo_hls4ml_fifo_w16_d73_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_18_U(alveo_hls4ml_fifo_w16_d73_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_19_U(alveo_hls4ml_fifo_w16_d73_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_20_U(alveo_hls4ml_fifo_w16_d73_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_21_U(alveo_hls4ml_fifo_w16_d73_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_22_U(alveo_hls4ml_fifo_w16_d73_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_23_U(alveo_hls4ml_fifo_w16_d73_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_24_U(alveo_hls4ml_fifo_w16_d73_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_25_U(alveo_hls4ml_fifo_w16_d73_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_26_U(alveo_hls4ml_fifo_w16_d73_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_27_U(alveo_hls4ml_fifo_w16_d73_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_28_U(alveo_hls4ml_fifo_w16_d73_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_29_U(alveo_hls4ml_fifo_w16_d73_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_30_U(alveo_hls4ml_fifo_w16_d73_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_31_U(alveo_hls4ml_fifo_w16_d73_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_32_U(alveo_hls4ml_fifo_w16_d73_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_33_U(alveo_hls4ml_fifo_w16_d73_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_34_U(alveo_hls4ml_fifo_w16_d73_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_35_U(alveo_hls4ml_fifo_w16_d73_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_36_U(alveo_hls4ml_fifo_w16_d73_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_37_U(alveo_hls4ml_fifo_w16_d73_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_38_U(alveo_hls4ml_fifo_w16_d73_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_39_U(alveo_hls4ml_fifo_w16_d73_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_40_U(alveo_hls4ml_fifo_w16_d73_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_41_U(alveo_hls4ml_fifo_w16_d73_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_42_U(alveo_hls4ml_fifo_w16_d73_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_43_U(alveo_hls4ml_fifo_w16_d73_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_44_U(alveo_hls4ml_fifo_w16_d73_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_45_U(alveo_hls4ml_fifo_w16_d73_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_46_U(alveo_hls4ml_fifo_w16_d73_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_47_U(alveo_hls4ml_fifo_w16_d73_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_48_U(alveo_hls4ml_fifo_w16_d73_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_49_U(alveo_hls4ml_fifo_w16_d73_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_50_U(alveo_hls4ml_fifo_w16_d73_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_51_U(alveo_hls4ml_fifo_w16_d73_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_52_U(alveo_hls4ml_fifo_w16_d73_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_53_U(alveo_hls4ml_fifo_w16_d73_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_54_U(alveo_hls4ml_fifo_w16_d73_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_55_U(alveo_hls4ml_fifo_w16_d73_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_56_U(alveo_hls4ml_fifo_w16_d73_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_57_U(alveo_hls4ml_fifo_w16_d73_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_58_U(alveo_hls4ml_fifo_w16_d73_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_59_U(alveo_hls4ml_fifo_w16_d73_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_60_U(alveo_hls4ml_fifo_w16_d73_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_61_U(alveo_hls4ml_fifo_w16_d73_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_62_U(alveo_hls4ml_fifo_w16_d73_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_63_U(alveo_hls4ml_fifo_w16_d73_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer12_out_0_V_V_U(alveo_hls4ml_fifo_w16_d73_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer12_out_1_V_V_U(alveo_hls4ml_fifo_w16_d73_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer12_out_2_V_V_U(alveo_hls4ml_fifo_w16_d73_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer12_out_3_V_V_U(alveo_hls4ml_fifo_w16_d73_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer14_cpy1_0_V_V_U(alveo_hls4ml_fifo_w16_d73_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer14_cpy1_1_V_V_U(alveo_hls4ml_fifo_w16_d73_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer14_cpy1_2_V_V_U(alveo_hls4ml_fifo_w16_d73_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer14_cpy1_3_V_V_U(alveo_hls4ml_fifo_w16_d73_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer14_cpy2_0_V_V_U(alveo_hls4ml_fifo_w16_d73_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer14_cpy2_1_V_V_U(alveo_hls4ml_fifo_w16_d73_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer14_cpy2_2_V_V_U(alveo_hls4ml_fifo_w16_d73_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer14_cpy2_3_V_V_U(alveo_hls4ml_fifo_w16_d73_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_0_U(alveo_hls4ml_fifo_w16_d73_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_1_U(alveo_hls4ml_fifo_w16_d73_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_2_U(alveo_hls4ml_fifo_w16_d73_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_3_U(alveo_hls4ml_fifo_w16_d73_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_4_U(alveo_hls4ml_fifo_w16_d73_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_5_U(alveo_hls4ml_fifo_w16_d73_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_6_U(alveo_hls4ml_fifo_w16_d73_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_7_U(alveo_hls4ml_fifo_w16_d73_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_8_U(alveo_hls4ml_fifo_w16_d73_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_9_U(alveo_hls4ml_fifo_w16_d73_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_10_U(alveo_hls4ml_fifo_w16_d73_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_11_U(alveo_hls4ml_fifo_w16_d73_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_12_U(alveo_hls4ml_fifo_w16_d73_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_13_U(alveo_hls4ml_fifo_w16_d73_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_14_U(alveo_hls4ml_fifo_w16_d73_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_15_U(alveo_hls4ml_fifo_w16_d73_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_16_U(alveo_hls4ml_fifo_w16_d73_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_17_U(alveo_hls4ml_fifo_w16_d73_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_18_U(alveo_hls4ml_fifo_w16_d73_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_19_U(alveo_hls4ml_fifo_w16_d73_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_20_U(alveo_hls4ml_fifo_w16_d73_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_21_U(alveo_hls4ml_fifo_w16_d73_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_22_U(alveo_hls4ml_fifo_w16_d73_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_23_U(alveo_hls4ml_fifo_w16_d73_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_24_U(alveo_hls4ml_fifo_w16_d73_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_25_U(alveo_hls4ml_fifo_w16_d73_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_26_U(alveo_hls4ml_fifo_w16_d73_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_27_U(alveo_hls4ml_fifo_w16_d73_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_28_U(alveo_hls4ml_fifo_w16_d73_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_29_U(alveo_hls4ml_fifo_w16_d73_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_30_U(alveo_hls4ml_fifo_w16_d73_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_31_U(alveo_hls4ml_fifo_w16_d73_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_32_U(alveo_hls4ml_fifo_w16_d73_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_33_U(alveo_hls4ml_fifo_w16_d73_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_34_U(alveo_hls4ml_fifo_w16_d73_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_35_U(alveo_hls4ml_fifo_w16_d73_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_36_U(alveo_hls4ml_fifo_w16_d73_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_37_U(alveo_hls4ml_fifo_w16_d73_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_38_U(alveo_hls4ml_fifo_w16_d73_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_39_U(alveo_hls4ml_fifo_w16_d73_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_40_U(alveo_hls4ml_fifo_w16_d73_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_41_U(alveo_hls4ml_fifo_w16_d73_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_42_U(alveo_hls4ml_fifo_w16_d73_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_43_U(alveo_hls4ml_fifo_w16_d73_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_44_U(alveo_hls4ml_fifo_w16_d73_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_45_U(alveo_hls4ml_fifo_w16_d73_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_46_U(alveo_hls4ml_fifo_w16_d73_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_47_U(alveo_hls4ml_fifo_w16_d73_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_48_U(alveo_hls4ml_fifo_w16_d73_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_49_U(alveo_hls4ml_fifo_w16_d73_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_50_U(alveo_hls4ml_fifo_w16_d73_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_51_U(alveo_hls4ml_fifo_w16_d73_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_52_U(alveo_hls4ml_fifo_w16_d73_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_53_U(alveo_hls4ml_fifo_w16_d73_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_54_U(alveo_hls4ml_fifo_w16_d73_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_55_U(alveo_hls4ml_fifo_w16_d73_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_56_U(alveo_hls4ml_fifo_w16_d73_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_57_U(alveo_hls4ml_fifo_w16_d73_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_58_U(alveo_hls4ml_fifo_w16_d73_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_59_U(alveo_hls4ml_fifo_w16_d73_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_60_U(alveo_hls4ml_fifo_w16_d73_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_61_U(alveo_hls4ml_fifo_w16_d73_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_62_U(alveo_hls4ml_fifo_w16_d73_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_63_U(alveo_hls4ml_fifo_w16_d73_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_64_U(alveo_hls4ml_fifo_w16_d73_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_65_U(alveo_hls4ml_fifo_w16_d73_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_66_U(alveo_hls4ml_fifo_w16_d73_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_67_U(alveo_hls4ml_fifo_w16_d73_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_68_U(alveo_hls4ml_fifo_w16_d73_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_69_U(alveo_hls4ml_fifo_w16_d73_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_dense_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config4_U0_U(alveo_hls4ml_start_for_dense_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config4_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_pointwise_conv_1d_cl_array_ap_fixed_ap_fixed_16_8_5_3_0_config12_U0_U(alveo_hls4ml_start_for_pointwise_conv_1d_cl_array_ap_fixed_ap_fixed_16_8_5_3_0_config12_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_clone_stream_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_292_U0_U(alveo_hls4ml_start_for_clone_stream_array_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_292_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_pointwise_conv_1d_cl_array_ap_fixed_ap_fixed_16_8_5_3_0_config13_U0_U(alveo_hls4ml_start_for_pointwise_conv_1d_cl_array_ap_fixed_ap_fixed_16_8_5_3_0_config13_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_concatenate2d_1_array_ap_fixed_ap_fixed_ap_fixed_16_8_5_3_0_config1ezS_U(alveo_hls4ml_start_for_concatenate2d_1_array_ap_fixed_ap_fixed_ap_fixed_16_8_5_3_0_config1ezS)' using Shift Registers.
INFO: [HLS 200-741] Implementing PIPO alveo_hls4ml_alveo_hls4ml_in_buf1_V_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'alveo_hls4ml_alveo_hls4ml_in_buf1_V_memcore_ram (RAM)' using block RAMs.
INFO: [HLS 200-741] Implementing PIPO alveo_hls4ml_alveo_hls4ml_in_buf2_V_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'alveo_hls4ml_alveo_hls4ml_in_buf2_V_memcore_ram (RAM)' using block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in1_V_c_U(alveo_hls4ml_fifo_w64_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in2_V_c_U(alveo_hls4ml_fifo_w64_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'out_V_c_U(alveo_hls4ml_fifo_w64_d5_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream1_0_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream1_1_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream1_2_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream1_3_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream1_4_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream1_5_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream1_6_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream1_7_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream1_8_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream1_9_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream1_10_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream1_11_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream1_12_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream1_13_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream1_14_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream1_15_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream1_16_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream1_17_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream1_18_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream1_19_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream1_20_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream1_21_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream1_22_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream1_23_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream1_24_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream1_25_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream1_26_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream1_27_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream1_28_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream1_29_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream1_30_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream1_31_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream1_32_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream1_33_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream1_34_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream1_35_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream1_36_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream1_37_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream1_38_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream1_39_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream1_40_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream1_41_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream1_42_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream1_43_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream1_44_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream1_45_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream1_46_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream1_47_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream1_48_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream1_49_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream1_50_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream1_51_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream1_52_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream1_53_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream1_54_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream1_55_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream1_56_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream1_57_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream1_58_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream1_59_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream1_60_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream1_61_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream1_62_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream1_63_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream1_64_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream1_65_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream1_66_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream1_67_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream1_68_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream1_69_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream2_0_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream2_1_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream2_2_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream2_3_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream2_4_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream2_5_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream2_6_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream2_7_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream2_8_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream2_9_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream2_10_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream2_11_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream2_12_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream2_13_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream2_14_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream2_15_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream2_16_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream2_17_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream2_18_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream2_19_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream2_20_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream2_21_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream2_22_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream2_23_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream2_24_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream2_25_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream2_26_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream2_27_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream2_28_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream2_29_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream2_30_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream2_31_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream2_32_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream2_33_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream2_34_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream2_35_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream2_36_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream2_37_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream2_38_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream2_39_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream2_40_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream2_41_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream2_42_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream2_43_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream2_44_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream2_45_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream2_46_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream2_47_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream2_48_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream2_49_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream2_50_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream2_51_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream2_52_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream2_53_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream2_54_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream2_55_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream2_56_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream2_57_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream2_58_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream2_59_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream2_60_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream2_61_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream2_62_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream2_63_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'out_stream_0_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'out_stream_1_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'out_stream_2_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'out_stream_3_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'out_stream_4_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'out_stream_5_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'out_stream_6_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'out_stream_7_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'out_stream_8_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'out_stream_9_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'out_stream_10_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'out_stream_11_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'out_stream_12_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'out_stream_13_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'out_stream_14_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'out_stream_15_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'out_stream_16_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'out_stream_17_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'out_stream_18_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'out_stream_19_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'out_stream_20_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'out_stream_21_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'out_stream_22_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'out_stream_23_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'out_stream_24_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'out_stream_25_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'out_stream_26_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'out_stream_27_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'out_stream_28_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'out_stream_29_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'out_stream_30_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'out_stream_31_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'out_stream_32_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'out_stream_33_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'out_stream_34_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'out_stream_35_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'out_stream_36_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'out_stream_37_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'out_stream_38_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'out_stream_39_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'out_stream_40_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'out_stream_41_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'out_stream_42_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'out_stream_43_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'out_stream_44_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'out_stream_45_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'out_stream_46_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'out_stream_47_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'out_stream_48_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'out_stream_49_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'out_stream_50_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'out_stream_51_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'out_stream_52_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'out_stream_53_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'out_stream_54_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'out_stream_55_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'out_stream_56_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'out_stream_57_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'out_stream_58_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'out_stream_59_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'out_stream_60_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'out_stream_61_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'out_stream_62_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'out_stream_63_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'out_stream_64_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'out_stream_65_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'out_stream_66_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'out_stream_67_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'out_stream_68_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'out_stream_69_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'out_stream_70_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'out_stream_71_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'out_stream_72_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'out_stream_73_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Loop_5_proc363_U0_U(alveo_hls4ml_start_for_Loop_5_proc363_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_myproject_U0_U(alveo_hls4ml_start_for_myproject_U0)' using Shift Registers.
INFO: [HLS 200-741] Implementing PIPO alveo_hls4ml_alveo_hls4ml_in_buf1_V_memcore using a single memory for all blocks
INFO: [HLS 200-741] Implementing PIPO alveo_hls4ml_alveo_hls4ml_in_buf2_V_memcore using a single memory for all blocks
INFO: [HLS 200-741] Implementing PIPO alveo_hls4ml_alveo_hls4ml_in_buf1_V_memcore using a single memory for all blocks
INFO: [HLS 200-741] Implementing PIPO alveo_hls4ml_alveo_hls4ml_in_buf2_V_memcore using a single memory for all blocks
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:30:22 ; elapsed = 00:32:26 . Memory (MB): peak = 4107.375 ; gain = 3587.336 ; free physical = 14606 ; free virtual = 113543
INFO: [VHDL 208-304] Generating VHDL RTL for alveo_hls4ml with prefix alveo_hls4ml_.
INFO: [VLOG 209-307] Generating Verilog RTL for alveo_hls4ml with prefix alveo_hls4ml_.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-741] Implementing PIPO alveo_hls4ml_alveo_hls4ml_in_buf1_V_memcore using a single memory for all blocks
INFO: [HLS 200-741] Implementing PIPO alveo_hls4ml_alveo_hls4ml_in_buf2_V_memcore using a single memory for all blocks
INFO: [HLS 200-741] Implementing PIPO alveo_hls4ml_alveo_hls4ml_in_buf1_V_memcore using a single memory for all blocks
INFO: [HLS 200-741] Implementing PIPO alveo_hls4ml_alveo_hls4ml_in_buf2_V_memcore using a single memory for all blocks

****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2019.2/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Sun Apr 23 22:36:46 2023...
HLS completed successfully
INFO: [HLS 200-112] Total elapsed time: 1963.85 seconds; peak allocated memory: 2.994 GB.
INFO: [Common 17-206] Exiting vivado_hls at Sun Apr 23 22:36:46 2023...
