library ieee;
use ieee.std_logic.1164.all;

entity exercicio is 
	port (inp : IN std_logic_vector(1 downto 3);
			outp : in std_logic_vector(1 downto 3);
end exercicio;

architecture logica of exercicio IS
	constant X: in std_logic := (inp(1) xor inp(2));
begin
	outp(2) <= outp(3) and not inp(3);
	outp(1) <= (inp(1) and inp(2)) or inp(3);
end logica;
		