simVerilogNetlistFileList = '(
    (("bitslice_rv32Lib" "alu") 
	("cds10/netlist" "cds10/map" "schematic")
    ) 
    (("stdcell_rv32Lib" "xnor2") 
	("cds9/netlist" "cds9/map" "schematic")
    ) 
    (("stdcell_rv32Lib" "nor2") 
	("cds8/netlist" "cds8/map" "schematic")
    ) 
    (("stdcell_rv32Lib" "nand2") 
	("cds7/netlist" "cds7/map" "schematic")
    ) 
    (("stdcell_rv32Lib" "muxinv4") 
	("cds11/netlist" "cds11/map" "schematic")
    )
    (("stdcell_rv32Lib" "mux4") 
	("cds5/netlist" "cds5/map" "schematic")
    ) 
    (("stdcell_rv32Lib" "fa") 
	("cds4/netlist" "cds4/map" "schematic")
    ) 
    (("stdcell_rv32Lib" "muxinv2") 
	("cds3/netlist" "cds3/map" "schematic")
    ) 
    (("stdcell_rv32Lib" "mux2") 
	("cds2/netlist" "cds2/map" "schematic")
    ) 
    (("stdcell_rv32Lib" "trans") 
	("cds1/netlist" "cds1/map" "schematic")
    )
    (("stdcell_rv32Lib" "inv") 
	("cds0/netlist" "cds0/map" "schematic")
    )
)
simVerilogNetlistFileLibList = '("bitslice_rv32Lib" "stdcell_rv32Lib")
simVerilogNetlistFileCellList = '(
    ("stdcell_rv32Lib" 
	("inv" "trans" "mux2" "muxinv2" "fa"
	    "mux4" "muxinv4" "nand2" "nor2" "xnor2"
	)
    ) 
    ("bitslice_rv32Lib" 
	("alu")
    )
)
hnlIncrementalDirectory = '"ihnl"
