#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Mon Sep  2 18:29:25 2024
# Process ID: 14072
# Current directory: C:/Users/pasir/Desktop/Github/FPGA_Projects/Main_UART
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10224 C:\Users\pasir\Desktop\Github\FPGA_Projects\Main_UART\Main_UART.xpr
# Log file: C:/Users/pasir/Desktop/Github/FPGA_Projects/Main_UART/vivado.log
# Journal file: C:/Users/pasir/Desktop/Github/FPGA_Projects/Main_UART\vivado.jou
# Running On        :Mavishan
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :22631
# Processor Detail  :12th Gen Intel(R) Core(TM) i7-12700H
# CPU Frequency     :2688 MHz
# CPU Physical cores:14
# CPU Logical cores :20
# Host memory       :16830 MB
# Swap memory       :16642 MB
# Total Virtual     :33473 MB
# Available Virtual :15748 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/pasir/Desktop/Github/FPGA_Projects/Main_UART/Main_UART.xpr
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
