[INF:CM0023] Creating log file ${SURELOG_DIR}/build/regression/YosysOldSimpleSpi/slpp_unit/surelog.log.

[INF:CM0020] Separate compilation-unit mode is on.

[INF:CP0300] Compilation...

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/YosysOldTests/simple_spi/rtl/fifo4.v:62:1: Compile module "work@fifo4".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/YosysOldTests/simple_spi/rtl/simple_spi_top.v:77:1: Compile module "work@simple_spi_top".

[INF:CP0302] Compile class "work@mailbox".

[INF:CP0302] Compile class "work@process".

[INF:CP0302] Compile class "work@semaphore".

[NTE:CP0309] ${SURELOG_DIR}/third_party/tests/YosysOldTests/simple_spi/rtl/fifo4.v:62:39: Implicit port type (wire) for "dout".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] ${SURELOG_DIR}/third_party/tests/YosysOldTests/simple_spi/rtl/simple_spi_top.v:77:1: Top level module "work@simple_spi_top".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 2.

[NTE:EL0510] Nb instances: 3.

[NTE:EL0511] Nb leaf instances: 2.

[INF:UH0706] Creating UHDM Model...

=== UHDM Object Stats Begin (Non-Elaborated Model) ===
always                                                13
array_net                                              2
assignment                                            66
begin                                                 10
bit_select                                            17
case_item                                             20
case_stmt                                              3
class_defn                                             8
class_typespec                                         4
class_var                                              3
constant                                             283
cont_assign                                           52
delay_control                                         66
design                                                 1
enum_const                                             5
enum_typespec                                          1
enum_var                                               1
event_control                                         13
function                                               9
if_else                                               16
if_stmt                                               12
include_file_info                                      2
int_typespec                                          12
int_var                                                4
io_decl                                               11
logic_net                                            153
logic_typespec                                       126
logic_var                                              1
module                                                11
operation                                            122
package                                                2
param_assign                                           3
parameter                                              3
part_select                                            6
port                                                  53
range                                                 82
ref_obj                                              342
task                                                   9
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/YosysOldSimpleSpi/slpp_unit/surelog.uhdm ...

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 6


[roundtrip]: ${SURELOG_DIR}/third_party/tests/YosysOldTests/simple_spi/rtl/fifo4.v          | ${SURELOG_DIR}/build/regression/YosysOldSimpleSpi/roundtrip/fifo4_000.v          | 28 | 134 |
[roundtrip]: ${SURELOG_DIR}/third_party/tests/YosysOldTests/simple_spi/rtl/simple_spi_top.v | ${SURELOG_DIR}/build/regression/YosysOldSimpleSpi/roundtrip/simple_spi_top_000.v | 97 | 328 |