

================================================================
== Vitis HLS Report for 'p_anonymous_namespace_StdDev_ap_int_8_float_5u_s'
================================================================
* Date:           Tue Jun 25 13:53:33 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        Layer_Norm.prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.009 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        5|        ?|  50.000 ns|         ?|    5|    ?|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_160_1  |       54|        ?|    55 ~ ?|          -|          -|  1 ~ ?|        no|
        | + StdDev           |        4|        ?|         5|          1|          1|  1 ~ ?|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|    32|       -|       -|    -|
|Expression       |        -|     -|       0|     691|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     3|     445|     782|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     401|    -|
|Register         |        -|     -|     905|      32|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|    35|    1350|    1906|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     2|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |              Instance              |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |dadd_64ns_64ns_64_5_full_dsp_1_U68  |dadd_64ns_64ns_64_5_full_dsp_1  |        0|   3|  445|  782|    0|
    |ddiv_64ns_64ns_64_22_no_dsp_1_U69   |ddiv_64ns_64ns_64_22_no_dsp_1   |        0|   0|    0|    0|    0|
    |dsqrt_64ns_64ns_64_21_no_dsp_1_U72  |dsqrt_64ns_64ns_64_21_no_dsp_1  |        0|   0|    0|    0|    0|
    |fptrunc_64ns_32_2_no_dsp_1_U67      |fptrunc_64ns_32_2_no_dsp_1      |        0|   0|    0|    0|    0|
    |sitodp_32ns_64_4_no_dsp_1_U71       |sitodp_32ns_64_4_no_dsp_1       |        0|   0|    0|    0|    0|
    |uitodp_32ns_64_4_no_dsp_1_U70       |uitodp_32ns_64_4_no_dsp_1       |        0|   0|    0|    0|    0|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                               |                                |        0|   3|  445|  782|    0|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    +-------------------------------------+--------------------------------+----------------------------+
    |               Instance              |             Module             |         Expression         |
    +-------------------------------------+--------------------------------+----------------------------+
    |am_submul_8s_8s_18_4_1_U73           |am_submul_8s_8s_18_4_1          |       (i0 - i1) * (i0 - i1)|
    |am_submul_8s_8s_18_4_1_U74           |am_submul_8s_8s_18_4_1          |       (i0 - i1) * (i0 - i1)|
    |am_submul_8s_8s_18_4_1_U75           |am_submul_8s_8s_18_4_1          |       (i0 - i1) * (i0 - i1)|
    |am_submul_8s_8s_18_4_1_U76           |am_submul_8s_8s_18_4_1          |       (i0 - i1) * (i0 - i1)|
    |am_submul_8s_8s_18_4_1_U77           |am_submul_8s_8s_18_4_1          |       (i0 - i1) * (i0 - i1)|
    |am_submul_8s_8s_18_4_1_U78           |am_submul_8s_8s_18_4_1          |       (i0 - i1) * (i0 - i1)|
    |am_submul_8s_8s_18_4_1_U79           |am_submul_8s_8s_18_4_1          |       (i0 - i1) * (i0 - i1)|
    |am_submul_8s_8s_18_4_1_U80           |am_submul_8s_8s_18_4_1          |       (i0 - i1) * (i0 - i1)|
    |am_submul_8s_8s_18_4_1_U81           |am_submul_8s_8s_18_4_1          |       (i0 - i1) * (i0 - i1)|
    |am_submul_8s_8s_18_4_1_U82           |am_submul_8s_8s_18_4_1          |       (i0 - i1) * (i0 - i1)|
    |am_submul_8s_8s_18_4_1_U83           |am_submul_8s_8s_18_4_1          |       (i0 - i1) * (i0 - i1)|
    |am_submul_8s_8s_18_4_1_U84           |am_submul_8s_8s_18_4_1          |       (i0 - i1) * (i0 - i1)|
    |am_submul_8s_8s_18_4_1_U85           |am_submul_8s_8s_18_4_1          |       (i0 - i1) * (i0 - i1)|
    |am_submul_8s_8s_18_4_1_U86           |am_submul_8s_8s_18_4_1          |       (i0 - i1) * (i0 - i1)|
    |am_submul_8s_8s_18_4_1_U87           |am_submul_8s_8s_18_4_1          |       (i0 - i1) * (i0 - i1)|
    |am_submul_8s_8s_18_4_1_U88           |am_submul_8s_8s_18_4_1          |       (i0 - i1) * (i0 - i1)|
    |ama_submuladd_8s_8s_18s_18_4_1_U89   |ama_submuladd_8s_8s_18s_18_4_1  |  i0 + (i1 - i2) * (i1 - i2)|
    |ama_submuladd_8s_8s_18s_18_4_1_U90   |ama_submuladd_8s_8s_18s_18_4_1  |  i0 + (i1 - i2) * (i1 - i2)|
    |ama_submuladd_8s_8s_18s_18_4_1_U91   |ama_submuladd_8s_8s_18s_18_4_1  |  i0 + (i1 - i2) * (i1 - i2)|
    |ama_submuladd_8s_8s_18s_18_4_1_U92   |ama_submuladd_8s_8s_18s_18_4_1  |  i0 + (i1 - i2) * (i1 - i2)|
    |ama_submuladd_8s_8s_18s_18_4_1_U93   |ama_submuladd_8s_8s_18s_18_4_1  |  i0 + (i1 - i2) * (i1 - i2)|
    |ama_submuladd_8s_8s_18s_18_4_1_U94   |ama_submuladd_8s_8s_18s_18_4_1  |  i0 + (i1 - i2) * (i1 - i2)|
    |ama_submuladd_8s_8s_18s_18_4_1_U95   |ama_submuladd_8s_8s_18s_18_4_1  |  i0 + (i1 - i2) * (i1 - i2)|
    |ama_submuladd_8s_8s_18s_18_4_1_U96   |ama_submuladd_8s_8s_18s_18_4_1  |  i0 + (i1 - i2) * (i1 - i2)|
    |ama_submuladd_8s_8s_18s_18_4_1_U97   |ama_submuladd_8s_8s_18s_18_4_1  |  i0 + (i1 - i2) * (i1 - i2)|
    |ama_submuladd_8s_8s_18s_18_4_1_U98   |ama_submuladd_8s_8s_18s_18_4_1  |  i0 + (i1 - i2) * (i1 - i2)|
    |ama_submuladd_8s_8s_18s_18_4_1_U99   |ama_submuladd_8s_8s_18s_18_4_1  |  i0 + (i1 - i2) * (i1 - i2)|
    |ama_submuladd_8s_8s_18s_18_4_1_U100  |ama_submuladd_8s_8s_18s_18_4_1  |  i0 + (i1 - i2) * (i1 - i2)|
    |ama_submuladd_8s_8s_18s_18_4_1_U101  |ama_submuladd_8s_8s_18s_18_4_1  |  i0 + (i1 - i2) * (i1 - i2)|
    |ama_submuladd_8s_8s_18s_18_4_1_U102  |ama_submuladd_8s_8s_18s_18_4_1  |  i0 + (i1 - i2) * (i1 - i2)|
    |ama_submuladd_8s_8s_18s_18_4_1_U103  |ama_submuladd_8s_8s_18s_18_4_1  |  i0 + (i1 - i2) * (i1 - i2)|
    |ama_submuladd_8s_8s_18s_18_4_1_U104  |ama_submuladd_8s_8s_18s_18_4_1  |  i0 + (i1 - i2) * (i1 - i2)|
    +-------------------------------------+--------------------------------+----------------------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln173_12_fu_850_p2     |         +|   0|  0|  26|          19|          19|
    |add_ln173_13_fu_860_p2     |         +|   0|  0|  27|          20|          20|
    |add_ln173_14_fu_870_p2     |         +|   0|  0|  28|          21|          21|
    |add_ln173_17_fu_886_p2     |         +|   0|  0|  26|          19|          19|
    |add_ln173_20_fu_902_p2     |         +|   0|  0|  26|          19|          19|
    |add_ln173_21_fu_912_p2     |         +|   0|  0|  27|          20|          20|
    |add_ln173_24_fu_928_p2     |         +|   0|  0|  26|          19|          19|
    |add_ln173_27_fu_944_p2     |         +|   0|  0|  26|          19|          19|
    |add_ln173_28_fu_954_p2     |         +|   0|  0|  27|          20|          20|
    |add_ln173_29_fu_964_p2     |         +|   0|  0|  28|          21|          21|
    |add_ln173_2_fu_792_p2      |         +|   0|  0|  26|          19|          19|
    |add_ln173_30_fu_974_p2     |         +|   0|  0|  29|          22|          22|
    |add_ln173_5_fu_808_p2      |         +|   0|  0|  26|          19|          19|
    |add_ln173_6_fu_818_p2      |         +|   0|  0|  27|          20|          20|
    |add_ln173_9_fu_834_p2      |         +|   0|  0|  26|          19|          19|
    |diff_sum_fu_984_p2         |         +|   0|  0|  39|          32|          32|
    |j_fu_727_p2                |         +|   0|  0|  34|          27|           1|
    |k_fu_340_p2                |         +|   0|  0|  39|          32|           1|
    |ap_block_pp0_stage0_11001  |       and|   0|  0|   2|           1|           1|
    |ap_block_state65           |       and|   0|  0|   2|           1|           1|
    |icmp_ln160_1_fu_330_p2     |      icmp|   0|  0|  20|          32|           1|
    |icmp_ln160_fu_990_p2       |      icmp|   0|  0|  20|          32|          32|
    |icmp_ln165_1_fu_335_p2     |      icmp|   0|  0|  17|          27|           1|
    |icmp_ln165_fu_733_p2       |      icmp|   0|  0|  17|          27|          27|
    |ap_block_state1            |        or|   0|  0|   2|           1|           1|
    |cols_fu_314_p2             |       shl|   0|  0|  96|           1|          32|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 691|         510|         428|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------+-----+-----------+-----+-----------+
    |                Name                | LUT | Input Size| Bits| Total Bits|
    +------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                           |  266|         62|    1|         62|
    |ap_done                             |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter4             |    9|          2|    1|          2|
    |ap_phi_mux_diff_sum3_phi_fu_282_p4  |    9|          2|   32|         64|
    |ap_phi_mux_j4_phi_fu_260_p4         |    9|          2|   27|         54|
    |cols_log_blk_n                      |    9|          2|    1|          2|
    |cols_log_c20_blk_n                  |    9|          2|    1|          2|
    |data_copy_b2_blk_n                  |    9|          2|    1|          2|
    |diff_sum2_reg_267                   |    9|          2|   32|         64|
    |diff_sum3_reg_278                   |    9|          2|   32|         64|
    |j4_reg_256                          |    9|          2|   27|         54|
    |k6_reg_245                          |    9|          2|   32|         64|
    |mean_a6_blk_n                       |    9|          2|    1|          2|
    |rows_blk_n                          |    9|          2|    1|          2|
    |rows_c17_blk_n                      |    9|          2|    1|          2|
    |stddev8_blk_n                       |    9|          2|    1|          2|
    +------------------------------------+-----+-----------+-----+-----------+
    |Total                               |  401|         92|  192|        444|
    +------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |  61|   0|   61|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4  |   1|   0|    1|          0|
    |cols_log_read_reg_1223   |  32|   0|   32|          0|
    |conv_reg_1468            |  64|   0|   64|          0|
    |diff_sum2_reg_267        |  32|   0|   32|          0|
    |diff_sum3_reg_278        |  32|   0|   32|          0|
    |diff_sum_reg_1458        |  32|   0|   32|          0|
    |div_reg_1473             |  64|   0|   64|          0|
    |icmp_ln160_1_reg_1250    |   1|   0|    1|          0|
    |icmp_ln160_reg_1464      |   1|   0|    1|          0|
    |icmp_ln165_1_reg_1259    |   1|   0|    1|          0|
    |icmp_ln165_reg_1374      |   1|   0|    1|          0|
    |j4_reg_256               |  27|   0|   27|          0|
    |j_reg_1369               |  27|   0|   27|          0|
    |k6_reg_245               |  32|   0|   32|          0|
    |k_reg_1263               |  32|   0|   32|          0|
    |l_val_V_11_reg_1294      |   8|   0|    8|          0|
    |l_val_V_13_reg_1299      |   8|   0|    8|          0|
    |l_val_V_15_reg_1304      |   8|   0|    8|          0|
    |l_val_V_17_reg_1309      |   8|   0|    8|          0|
    |l_val_V_19_reg_1314      |   8|   0|    8|          0|
    |l_val_V_1_reg_1269       |   8|   0|    8|          0|
    |l_val_V_21_reg_1319      |   8|   0|    8|          0|
    |l_val_V_23_reg_1324      |   8|   0|    8|          0|
    |l_val_V_25_reg_1329      |   8|   0|    8|          0|
    |l_val_V_27_reg_1334      |   8|   0|    8|          0|
    |l_val_V_29_reg_1339      |   8|   0|    8|          0|
    |l_val_V_31_reg_1344      |   8|   0|    8|          0|
    |l_val_V_3_reg_1274       |   8|   0|    8|          0|
    |l_val_V_5_reg_1279       |   8|   0|    8|          0|
    |l_val_V_7_reg_1284       |   8|   0|    8|          0|
    |l_val_V_9_reg_1289       |   8|   0|    8|          0|
    |mean_a6_read_reg_1254    |   8|   0|    8|          0|
    |rows_read_reg_1228       |  32|   0|   32|          0|
    |sext_ln1496_1_reg_1349   |   9|   0|    9|          0|
    |temp1_reg_1245           |  64|   0|   64|          0|
    |temp_reg_1478            |  64|   0|   64|          0|
    |tmp_reg_1483             |  64|   0|   64|          0|
    |trunc_ln_reg_1239        |  27|   0|   27|          0|
    |icmp_ln165_reg_1374      |  64|  32|    1|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 905|  32|  842|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+-----+------------+---------------------------------------------------+--------------+
|          RTL Ports          | Dir | Bits|  Protocol  |                   Source Object                   |    C Type    |
+-----------------------------+-----+-----+------------+---------------------------------------------------+--------------+
|ap_clk                       |   in|    1|  ap_ctrl_hs|  (anonymous namespace)StdDev<ap_int<8>, float, 5u>|  return value|
|ap_rst                       |   in|    1|  ap_ctrl_hs|  (anonymous namespace)StdDev<ap_int<8>, float, 5u>|  return value|
|ap_start                     |   in|    1|  ap_ctrl_hs|  (anonymous namespace)StdDev<ap_int<8>, float, 5u>|  return value|
|ap_done                      |  out|    1|  ap_ctrl_hs|  (anonymous namespace)StdDev<ap_int<8>, float, 5u>|  return value|
|ap_continue                  |   in|    1|  ap_ctrl_hs|  (anonymous namespace)StdDev<ap_int<8>, float, 5u>|  return value|
|ap_idle                      |  out|    1|  ap_ctrl_hs|  (anonymous namespace)StdDev<ap_int<8>, float, 5u>|  return value|
|ap_ready                     |  out|    1|  ap_ctrl_hs|  (anonymous namespace)StdDev<ap_int<8>, float, 5u>|  return value|
|cols_log_dout                |   in|   32|     ap_fifo|                                           cols_log|       pointer|
|cols_log_num_data_valid      |   in|    2|     ap_fifo|                                           cols_log|       pointer|
|cols_log_fifo_cap            |   in|    2|     ap_fifo|                                           cols_log|       pointer|
|cols_log_empty_n             |   in|    1|     ap_fifo|                                           cols_log|       pointer|
|cols_log_read                |  out|    1|     ap_fifo|                                           cols_log|       pointer|
|rows_dout                    |   in|   32|     ap_fifo|                                               rows|       pointer|
|rows_num_data_valid          |   in|    2|     ap_fifo|                                               rows|       pointer|
|rows_fifo_cap                |   in|    2|     ap_fifo|                                               rows|       pointer|
|rows_empty_n                 |   in|    1|     ap_fifo|                                               rows|       pointer|
|rows_read                    |  out|    1|     ap_fifo|                                               rows|       pointer|
|data_copy_b2_dout            |   in|  256|     ap_fifo|                                       data_copy_b2|       pointer|
|data_copy_b2_num_data_valid  |   in|    5|     ap_fifo|                                       data_copy_b2|       pointer|
|data_copy_b2_fifo_cap        |   in|    5|     ap_fifo|                                       data_copy_b2|       pointer|
|data_copy_b2_empty_n         |   in|    1|     ap_fifo|                                       data_copy_b2|       pointer|
|data_copy_b2_read            |  out|    1|     ap_fifo|                                       data_copy_b2|       pointer|
|mean_a6_dout                 |   in|    8|     ap_fifo|                                            mean_a6|       pointer|
|mean_a6_num_data_valid       |   in|    6|     ap_fifo|                                            mean_a6|       pointer|
|mean_a6_fifo_cap             |   in|    6|     ap_fifo|                                            mean_a6|       pointer|
|mean_a6_empty_n              |   in|    1|     ap_fifo|                                            mean_a6|       pointer|
|mean_a6_read                 |  out|    1|     ap_fifo|                                            mean_a6|       pointer|
|stddev8_din                  |  out|   32|     ap_fifo|                                            stddev8|       pointer|
|stddev8_num_data_valid       |   in|    6|     ap_fifo|                                            stddev8|       pointer|
|stddev8_fifo_cap             |   in|    6|     ap_fifo|                                            stddev8|       pointer|
|stddev8_full_n               |   in|    1|     ap_fifo|                                            stddev8|       pointer|
|stddev8_write                |  out|    1|     ap_fifo|                                            stddev8|       pointer|
|rows_c17_din                 |  out|   32|     ap_fifo|                                           rows_c17|       pointer|
|rows_c17_num_data_valid      |   in|    2|     ap_fifo|                                           rows_c17|       pointer|
|rows_c17_fifo_cap            |   in|    2|     ap_fifo|                                           rows_c17|       pointer|
|rows_c17_full_n              |   in|    1|     ap_fifo|                                           rows_c17|       pointer|
|rows_c17_write               |  out|    1|     ap_fifo|                                           rows_c17|       pointer|
|cols_log_c20_din             |  out|   32|     ap_fifo|                                       cols_log_c20|       pointer|
|cols_log_c20_num_data_valid  |   in|    2|     ap_fifo|                                       cols_log_c20|       pointer|
|cols_log_c20_fifo_cap        |   in|    2|     ap_fifo|                                       cols_log_c20|       pointer|
|cols_log_c20_full_n          |   in|    1|     ap_fifo|                                       cols_log_c20|       pointer|
|cols_log_c20_write           |  out|    1|     ap_fifo|                                       cols_log_c20|       pointer|
+-----------------------------+-----+-----+------------+---------------------------------------------------+--------------+

