-makelib xcelium_lib/xil_defaultlib \
  "../../../../FPGA_SDR_project.srcs/sources_1/ip/adc_ila/sim/adc_ila.v" \
-endlib
-makelib xcelium_lib/xil_defaultlib \
  glbl.v
-endlib

