==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Analyzing design file 'predict_function_hardware_hls/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:24 . Memory (MB): peak = 101.695 ; gain = 45.816
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:24 . Memory (MB): peak = 101.695 ; gain = 45.816
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_function' (predict_function_hardware_hls/top.cpp:58).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_function' (predict_function_hardware_hls/top.cpp:47).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_function' (predict_function_hardware_hls/top.cpp:39).
INFO: [XFORM 203-603] Inlining function 'rbf_kernel' into 'predict_function' (predict_function_hardware_hls/top.cpp:69).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'predict_function' (predict_function_hardware_hls/top.cpp:78).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:06 ; elapsed = 00:00:32 . Memory (MB): peak = 156.617 ; gain = 100.738
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:14 ; elapsed = 00:00:40 . Memory (MB): peak = 183.598 ; gain = 127.719
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (predict_function_hardware_hls/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dual_coef_stream.data.V' (predict_function_hardware_hls/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'supp_vec_stream.data.V' (predict_function_hardware_hls/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (predict_function_hardware_hls/top.cpp:7).
INFO: [XFORM 203-501] Unrolling loop 'LOOP_88' (predict_function_hardware_hls/top.cpp:64) in function 'predict_function' completely.
INFO: [XFORM 203-501] Unrolling loop 'LOOP_R' (predict_function_hardware_hls/top.cpp:91) in function 'predict_function' partially with a factor of 20.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'predict_function'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:05:09 ; elapsed = 00:05:36 . Memory (MB): peak = 200.762 ; gain = 144.883
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:05:14 ; elapsed = 00:05:40 . Memory (MB): peak = 232.586 ; gain = 176.707
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'predict_function' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'predict_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 355.194 seconds; current allocated memory: 202.781 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 28 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] After resource sharing, estimated clock period (10.3921ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
INFO: [BIND 205-100] The critical path consists of the following:
	'fsub' operation ('tmp_21', predict_function_hardware_hls/top.cpp:93->predict_function_hardware_hls/top.cpp:69) (10.4 ns)
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 30.829 seconds; current allocated memory: 278.189 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'predict_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/tile_count' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/remainder' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coeff_length' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'predict_function' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'tile_count' and 'dual_coeff_length' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'predict_function_input_buf' to 'predict_function_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_supp_vecs_buf' to 'predict_function_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_dual_coef_buf' to 'predict_function_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_result_buf' to 'predict_function_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'predict_function_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_fmul_32ns_32ns_32_4_max_dsp_1' to 'predict_function_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_fexp_32ns_32ns_32_9_full_dsp_1' to 'predict_function_hbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'predict_function_fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predict_function_g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predict_function_hbi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'predict_function'.
INFO: [HLS 200-111]  Elapsed time: 41.818 seconds; current allocated memory: 365.551 MB.
INFO: [RTMG 210-278] Implementing memory 'predict_function_bkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'predict_function_cud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'predict_function_dEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'predict_function_eOg_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:07:02 ; elapsed = 00:07:43 . Memory (MB): peak = 569.648 ; gain = 513.770
INFO: [SYSC 207-301] Generating SystemC RTL for predict_function.
INFO: [VHDL 208-304] Generating VHDL RTL for predict_function.
INFO: [VLOG 209-307] Generating Verilog RTL for predict_function.
INFO: [HLS 200-112] Total elapsed time: 463.215 seconds; peak allocated memory: 365.551 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'predict_function_hardware_hls/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 101.813 ; gain = 46.348
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 101.813 ; gain = 46.348
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_function' (predict_function_hardware_hls/top.cpp:61).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_function' (predict_function_hardware_hls/top.cpp:48).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_function' (predict_function_hardware_hls/top.cpp:40).
INFO: [XFORM 203-603] Inlining function 'rbf_kernel' into 'predict_function' (predict_function_hardware_hls/top.cpp:72).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'predict_function' (predict_function_hardware_hls/top.cpp:82).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:06 ; elapsed = 00:00:18 . Memory (MB): peak = 157.301 ; gain = 101.836
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:13 ; elapsed = 00:00:25 . Memory (MB): peak = 183.605 ; gain = 128.141
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (predict_function_hardware_hls/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dual_coef_stream.data.V' (predict_function_hardware_hls/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'supp_vec_stream.data.V' (predict_function_hardware_hls/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (predict_function_hardware_hls/top.cpp:7).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'LOOP_11' (predict_function_hardware_hls/top.cpp:37) in function 'predict_function' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'LOOP_22' (predict_function_hardware_hls/top.cpp:39) in function 'predict_function' completely.
INFO: [XFORM 203-501] Unrolling loop 'LOOP_55' (predict_function_hardware_hls/top.cpp:54) in function 'predict_function' completely.
INFO: [XFORM 203-501] Unrolling loop 'LOOP_88' (predict_function_hardware_hls/top.cpp:67) in function 'predict_function' completely.
INFO: [XFORM 203-501] Unrolling loop 'LOOP_R' (predict_function_hardware_hls/top.cpp:95) in function 'predict_function' partially with a factor of 20.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'predict_function'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:05:34 ; elapsed = 00:05:47 . Memory (MB): peak = 243.129 ; gain = 187.664
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_44' (predict_function_hardware_hls/top.cpp:53:50) in function 'predict_function' : 

more than one sub loop.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:06:15 ; elapsed = 00:06:29 . Memory (MB): peak = 712.984 ; gain = 657.520
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'predict_function' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'predict_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_11'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between axis read on port 'in_stream_data_V' and axis read on port 'in_stream_data_V'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between axis read on port 'in_stream_data_V' and axis read on port 'in_stream_data_V'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between axis read on port 'in_stream_data_V' and axis read on port 'in_stream_data_V'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between axis read on port 'in_stream_data_V' and axis read on port 'in_stream_data_V'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 130, distance = 1, offset = 1)
   between axis read on port 'in_stream_data_V' and axis read on port 'in_stream_data_V'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 193, distance = 1, offset = 1)
   between axis read on port 'in_stream_data_V' and axis read on port 'in_stream_data_V'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 225, distance = 1, offset = 1)
   between axis read on port 'in_stream_data_V' and axis read on port 'in_stream_data_V'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 241, distance = 1, offset = 1)
   between axis read on port 'in_stream_data_V' and axis read on port 'in_stream_data_V'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 249, distance = 1, offset = 1)
   between axis read on port 'in_stream_data_V' and axis read on port 'in_stream_data_V'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 253, distance = 1, offset = 1)
   between axis read on port 'in_stream_data_V' and axis read on port 'in_stream_data_V'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 255, distance = 1, offset = 1)
   between axis read on port 'in_stream_data_V' and axis read on port 'in_stream_data_V'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 256, distance = 1, offset = 1)
   between axis read on port 'in_stream_data_V' and axis read on port 'in_stream_data_V'.
INFO: [SCHED 204-61] Unable to satisfy pipeline directive: Unable to pipeline the region.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_66'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_66'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_66'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_66'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_66'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_66'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_66'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_66'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_66'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_66'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_66'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_66'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [S==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'predict_function_hardware_hls/top.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from predict_function_hardware_hls/top.cpp:1:
predict_function_hardware_hls/top.cpp:100:12: error: use of undeclared identifier 'expf'
    return expf(-gamma * sum);
           ^
1 error generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'predict_function_hardware_hls/top.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from predict_function_hardware_hls/top.cpp:1:
predict_function_hardware_hls/top.cpp:100:12: error: use of undeclared identifier 'expf'
    return expf(-gamma * sum);
           ^
1 error generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'predict_function_hardware_hls/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:29 . Memory (MB): peak = 170.570 ; gain = 80.398
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:29 . Memory (MB): peak = 170.570 ; gain = 80.398
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_function' (predict_function_hardware_hls/top.cpp:63).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_function' (predict_function_hardware_hls/top.cpp:50).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_function' (predict_function_hardware_hls/top.cpp:42).
INFO: [XFORM 203-603] Inlining function 'rbf_kernel' into 'predict_function' (predict_function_hardware_hls/top.cpp:74).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'predict_function' (predict_function_hardware_hls/top.cpp:84).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:07 ; elapsed = 00:00:36 . Memory (MB): peak = 209.410 ; gain = 119.238
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:14 ; elapsed = 00:00:44 . Memory (MB): peak = 242.352 ; gain = 152.180
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (predict_function_hardware_hls/top.cpp:9).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dual_coef_stream.data.V' (predict_function_hardware_hls/top.cpp:9).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'supp_vec_stream.data.V' (predict_function_hardware_hls/top.cpp:9).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (predict_function_hardware_hls/top.cpp:9).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'LOOP_11' (predict_function_hardware_hls/top.cpp:39) in function 'predict_function' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'LOOP_22' (predict_function_hardware_hls/top.cpp:41) in function 'predict_function' completely with a factor of 784.
INFO: [HLS 200-489] Unrolling loop 'LOOP_55' (predict_function_hardware_hls/top.cpp:56) in function 'predict_function' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'LOOP_88' (predict_function_hardware_hls/top.cpp:69) in function 'predict_function' completely with a factor of 20.
INFO: [XFORM 203-501] Unrolling loop 'LOOP_R' (predict_function_hardware_hls/top.cpp:97) in function 'predict_function' partially with a factor of 20.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'predict_function'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:05:10 ; elapsed = 00:05:41 . Memory (MB): peak = 337.941 ; gain = 247.770
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_44' (predict_function_hardware_hls/top.cpp:55:50) in function 'predict_function' : 

more than one sub loop.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:06:23 ; elapsed = 00:06:55 . Memory (MB): peak = 681.457 ; gain = 591.285
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'predict_function' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'predict_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_11'.
WARNING: [SCHED 204-68] The II Violation in module 'predict_function' (Loop: LOOP_11): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between axis read on port 'in_stream_data_V' (predict_function_hardware_hls/top.cpp:9) and axis read on port 'in_stream_data_V' (predict_function_hardware_hls/top.cpp:9).
WARNING: [SCHED 204-68] The II Violation in module 'predict_function' (Loop: LOOP_11): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between axis read on port 'in_stream_data_V' (predict_function_hardware_hls/top.cpp:9) and axis read on port 'in_stream_data_V' (predict_function_hardware_hls/top.cpp:9).
WARNING: [SCHED 204-68] The II Violation in module 'predict_function' (Loop: LOOP_11): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between axis read on port 'in_stream_data_V' (predict_function_hardware_hls/top.cpp:9) and axis read on port 'in_stream_data_V' (predict_function_hardware_hls/top.cpp:9).
WARNING: [SCHED 204-68] The II Violation in module 'predict_function' (Loop: LOOP_11): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between axis read on port 'in_stream_data_V' (predict_function_hardware_hls/top.cpp:9) and axis read on port 'in_stream_data_V' (predict_function_hardware_hls/top.cpp:9).
WARNING: [SCHED 204-68] The II Violation in module 'predict_function' (Loop: LOOP_11): Unable to enforce a carried dependence constraint (II = 130, distance = 1, offset = 1)
   between axis read on port 'in_stream_data_V' (predict_function_hardware_hls/top.cpp:9) and axis read on port 'in_stream_data_V' (predict_function_hardware_hls/top.cpp:9).
WARNING: [SCHED 204-68] The II Violation in module 'predict_function' (Loop: LOOP_11): Unable to enforce a carried dependence constraint (II = 193, distance = 1, offset = 1)
   between axis read on port 'in_stream_data_V' (predict_function_hardware_hls/top.cpp:9) and axis read on port 'in_stream_data_V' (predict_function_hardware_hls/top.cpp:9).
WARNING: [SCHED 204-68] The II Violation in module 'predict_function' (Loop: LOOP_11): Unable to enforce a carried dependence constraint (II = 225, distance = 1, offset = 1)
   between axis read on port 'in_stream_data_V' (predict_function_hardware_hls/top.cpp:9) and axis read on port 'in_stream_data_V' (predict_function_hardware_hls/top.cpp:9).
WARNING: [SCHED 204-68] The II Violation in module 'predict_function' (Loop: LOOP_11): Unable to enforce a carried dependence constraint (II = 241, distance = 1, offset = 1)
   between axis read on port 'in_stream_data_V' (predict_function_hardware_hls/top.cpp:9) and axis read on port 'in_stream_data_V' (predict_function_hardware_hls/top.cpp:9).
WARNING: [SCHED 204-68] The II Violation in module 'predict_function' (Loop: LOOP_11): Unable to enforce a carried dependence constraint (II = 249, distance = 1, offset = 1)
   between axis read on port 'in_stream_data_V' (predict_function_hardware_hls/top.cpp:9) and axis read on port 'in_stream_data_V' (predict_function_hardware_hls/top.cpp:9).
WARNING: [SCHED 204-68] The II Violation in module 'predict_function' (Loop: LOOP_11): Unable to enforce a carried dependence constraint (II = 253, distance = 1, offset = 1)
   between axis read on port 'in_stream_data_V' (predict_function_hardware_hls/top.cpp:9) and axis read on port 'in_stream_data_V' (predict_function_hardware_hls/top.cpp:9).
WARNING: [SCHED 204-68] The II Violation in module 'predict_function' (Loop: LOOP_11): Unable to enforce a carried dependence constraint (II = 255, distance = 1, offset = 1)
   between axis read on port 'in_stream_data_V' (predict_function_hardware_hls/top.cpp:9) and axis read on port 'in_stream_data_V' (predict_function_hardware_hls/top.cpp:9).
WARNING: [SCHED 204-68] The II Violation in module 'predict_function' (Loop: LOOP_11): Unable to enforce a carried dependence constraint (II = 256, distance = 1, offset = 1)
   between axis read on port 'in_stream_data_V' (predict_function_hardware_hls/top.cpp:9) and axis read on port 'in_stream_data_V' (predict_function_hardware_hls/top.cpp:9).
INFO: [SCHED 204-61] Unable to satisfy pipeline directive: Unable to pipeline the region.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_66'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_66'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_66'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_66'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_66'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_66'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_66'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_66'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_66'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_66'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_66'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_66'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_66'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_66'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_66'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_66'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_66'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_66'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_66'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_66'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_99'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3353.49 seconds; current allocated memory: 443.271 MB.
INFO: [HLS 200-434] Only 21 loops out of a total 45 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] After resource sharing, estimated clock period (10.3921ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
INFO: [BIND 205-100] The critical path consists of the following:
	'fsub' operation ('tmp_84', predict_function_hardware_hls/top.cpp:99->predict_function_hardware_hls/top.cpp:74) (10.4 ns)
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 154.91 seconds; current allocated memory: 580.844 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'predict_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/tile_count' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/remainder' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coeff_length' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'predict_function' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'tile_count' and 'dual_coeff_length' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'predict_function_input_buf' to 'predict_function_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_supp_vecs_buf' to 'predict_function_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_dual_coef_buf' to 'predict_function_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_result_buf' to 'predict_function_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'predict_function_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_fmul_32ns_32ns_32_4_max_dsp_1' to 'predict_function_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_fexp_32ns_32ns_32_9_full_dsp_1' to 'predict_function_hbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'predict_function_fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predict_function_g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predict_function_hbi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'predict_function'.
INFO: [HLS 200-111]  Elapsed time: 89.955 seconds; current allocated memory: 774.945 MB.
INFO: [RTMG 210-278] Implementing memory 'predict_function_bkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'predict_function_cud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'predict_function_dEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'predict_function_eOg_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:59:59 ; elapsed = 01:00:59 . Memory (MB): peak = 1195.492 ; gain = 1105.320
INFO: [VHDL 208-304] Generating VHDL RTL for predict_function.
INFO: [VLOG 209-307] Generating Verilog RTL for predict_function.
INFO: [HLS 200-112] Total elapsed time: 3659.91 seconds; peak allocated memory: 774.945 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'predict_function_hardware_hls/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:31 . Memory (MB): peak = 170.535 ; gain = 79.375
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:31 . Memory (MB): peak = 170.535 ; gain = 79.375
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_function' (predict_function_hardware_hls/top.cpp:63).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_function' (predict_function_hardware_hls/top.cpp:50).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_function' (predict_function_hardware_hls/top.cpp:42).
INFO: [XFORM 203-603] Inlining function 'rbf_kernel' into 'predict_function' (predict_function_hardware_hls/top.cpp:74).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'predict_function' (predict_function_hardware_hls/top.cpp:84).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:13 ; elapsed = 00:00:43 . Memory (MB): peak = 209.070 ; gain = 117.910
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:27 ; elapsed = 00:00:57 . Memory (MB): peak = 241.453 ; gain = 150.293
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (predict_function_hardware_hls/top.cpp:9).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dual_coef_stream.data.V' (predict_function_hardware_hls/top.cpp:9).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'supp_vec_stream.data.V' (predict_function_hardware_hls/top.cpp:9).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (predict_function_hardware_hls/top.cpp:9).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'LOOP_11' (predict_function_hardware_hls/top.cpp:39) in function 'predict_function' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'LOOP_22' (predict_function_hardware_hls/top.cpp:41) in function 'predict_function' completely with a factor of 784.
INFO: [HLS 200-489] Unrolling loop 'LOOP_55' (predict_function_hardware_hls/top.cpp:56) in function 'predict_function' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'LOOP_88' (predict_function_hardware_hls/top.cpp:69) in function 'predict_function' completely with a factor of 10.
INFO: [XFORM 203-501] Unrolling loop 'LOOP_R' (predict_function_hardware_hls/top.cpp:97) in function 'predict_function' partially with a factor of 20.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'predict_function'.
WARNING: ==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'predict_function_hardware_hls/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:44 . Memory (MB): peak = 170.535 ; gain = 80.375
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:44 . Memory (MB): peak = 170.535 ; gain = 80.375
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_function' (predict_function_hardware_hls/top.cpp:63).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_function' (predict_function_hardware_hls/top.cpp:50).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_function' (predict_function_hardware_hls/top.cpp:42).
INFO: [XFORM 203-603] Inlining function 'rbf_kernel' into 'predict_function' (predict_function_hardware_hls/top.cpp:74).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'predict_function' (predict_function_hardware_hls/top.cpp:84).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:12 ; elapsed = 00:00:58 . Memory (MB): peak = 209.238 ; gain = 119.078
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:25 ; elapsed = 00:01:11 . Memory (MB): peak = 241.594 ; gain = 151.434
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (predict_function_hardware_hls/top.cpp:9).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dual_coef_stream.data.V' (predict_function_hardware_hls/top.cpp:9).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'supp_vec_stream.data.V' (predict_function_hardware_hls/top.cpp:9).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (predict_function_hardware_hls/top.cpp:9).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'LOOP_11' (predict_function_hardware_hls/top.cpp:39) in function 'predict_function' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'LOOP_22' (predict_function_hardware_hls/top.cpp:41) in function 'predict_function' completely with a factor of 784.
INFO: [HLS 200-489] Unrolling loop 'LOOP_55' (predict_function_hardware_hls/top.cpp:56) in function 'predict_function' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'LOOP_88' (predict_function_hardware_hls/top.cpp:69) in function 'predict_function' completely with a factor of 10.
INFO: [XFORM 203-501] Unrolling loop 'LOOP_R' (predict_function_hardware_hls/top.cpp:97) in function 'predict_function' partially with a factor of 20.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'predict_function'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:04:55 ; elapsed = 00:05:42 . Memory (MB): peak = 330.180 ; gain = 240.020
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_44' (predict_function_hardware_hls/top.cpp:55:50) in function 'predict_function' : 

more than one sub loop.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:06:54 ; elapsed = 00:07:43 . Memory (MB): peak = 587.531 ; gain = 497.371
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'predict_function' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'predict_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_11'.
WARNING: [SCHED 204-68] The II Violation in module 'predict_function' (Loop: LOOP_11): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between axis read on port 'in_stream_data_V' (predict_function_hardware_hls/top.cpp:9) and axis read on port 'in_stream_data_V' (predict_function_hardware_hls/top.cpp:9).
WARNING: [SCHED 204-68] The II Violation in module 'predict_function' (Loop: LOOP_11): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between axis read on port 'in_stream_data_V' (predict_function_hardware_hls/top.cpp:9) and axis read on port 'in_stream_data_V' (predict_function_hardware_hls/top.cpp:9).
WARNING: [SCHED 204-68] The II Violation in module 'predict_function' (Loop: LOOP_11): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between axis read on port 'in_stream_data_V' (predict_function_hardware_hls/top.cpp:9) and axis read on port 'in_stream_data_V' (predict_function_hardware_hls/top.cpp:9).
WARNING: [SCHED 204-68] The II Violation in module 'predict_function' (Loop: LOOP_11): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between axis read on port 'in_stream_data_V' (predict_function_hardware_hls/top.cpp:9) and axis read on port 'in_stream_data_V' (predict_function_hardware_hls/top.cpp:9).
WARNING: [SCHED 204-68] The II Violation in module 'predict_function' (Loop: LOOP_11): Unable to enforce a carried dependence constraint (II = 130, distance = 1, offset = 1)
   between axis read on port 'in_stream_data_V' (predict_function_hardware_hls/top.cpp:9) and axis read on port 'in_stream_data_V' (predict_function_hardware_hls/top.cpp:9).
WARNING: [SCHED 204-68] The II Violation in module 'predict_function' (Loop: LOOP_11): Unable to enforce a carried dependence constraint (II = 193, distance = 1, offset = 1)
   between axis read on port 'in_stream_data_V' (predict_function_hardware_hls/top.cpp:9) and axis read on port 'in_stream_data_V' (predict_function_hardware_hls/top.cpp:9).
WARNING: [SCHED 204-68] The II Violation in module 'predict_function' (Loop: LOOP_11): Unable to enforce a carried dependence constraint (II = 225, distance = 1, offset = 1)
   between axis read on port 'in_stream_data_V' (predict_function_hardware_hls/top.cpp:9) and axis read on port 'in_stream_data_V' (predict_function_hardware_hls/top.cpp:9).
WARNING: [SCHED 204-68] The II Violation in module 'predict_function' (Loop: LOOP_11): Unable to enforce a carried dependence constraint (II = 241, distance = 1, offset = 1)
   between axis read on port 'in_stream_data_V' (predict_function_hardware_hls/top.cpp:9) and axis read on port 'in_stream_data_V' (predict_function_hardware_hls/top.cpp:9).
WARNING: [SCHED 204-68] The II Violation in module 'predict_function' (Loop: LOOP_11): Unable to enforce a carried dependence constraint (II = 249, distance = 1, offset = 1)
   between axis read on port 'in_stream_data_V' (predict_function_hardware_hls/top.cpp:9) and axis read on port 'in_stream_data_V' (predict_function_hardware_hls/top.cpp:9).
WARNING: [SCHED 204-68] The II Violation in module 'predict_function' (Loop: LOOP_11): Unable to enforce a carried dependence constraint (II = 253, distance = 1, offset = 1)
   between axis read on port 'in_stream_data_V' (predict_function_hardware_hls/top.cpp:9) and axis read on port 'in_stream_data_V' (predict_function_hardware_hls/top.cpp:9).
WARNING: [SCHED 204-68] The II Violation in module 'predict_function' (Loop: LOOP_11): Unable to enforce a carried dependence constraint (II = 255, distance = 1, offset = 1)
   between axis read on port 'in_stream_data_V' (predict_function_hardware_hls/top.cpp:9) and axis read on port 'in_stream_data_V' (predict_function_hardware_hls/top.cpp:9).
WARNING: [SCHED 204-68] The II Violation in module 'predict_function' (Loop: LOOP_11): Unable to enforce a carried dependence constraint (II = 256, distance = 1, offset = 1)
   between axis read on port 'in_stream_data_V' (predict_function_hardware_hls/top.cpp:9) and axis read on port 'in_stream_data_V' (predict_function_hardware_hls/top.cpp:9).
INFO: [SCHED 204-61] Unable to satisfy pipeline directive: Unable to pipeline the region.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_66'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_66'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_66'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_66'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_66'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_66'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_66'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_66'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_66'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_66'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_99'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 530.867 seconds; current allocated memory: 373.786 MB.
INFO: [HLS 200-434] Only 11 loops out of a total 25 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] After resource sharing, estimated clock period (10.1445ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
INFO: [BIND 205-100] The critical path consists of the following:
	'fsub' operation ('tmp_43', predict_function_hardware_hls/top.cpp:99->predict_function_hardware_hls/top.cpp:74) (10.1 ns)
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 113.828 seconds; current allocated memory: 436.830 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'predict_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/tile_count' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/remainder' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coeff_length' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'predict_function' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'tile_count' and 'dual_coeff_length' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'predict_function_input_buf' to 'predict_function_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_supp_vecs_buf' to 'predict_function_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_dual_coef_buf' to 'predict_function_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_result_buf' to 'predict_function_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'predict_function_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_fmul_32ns_32ns_32_4_max_dsp_1' to 'predict_function_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_fexp_32ns_32ns_32_9_full_dsp_1' to 'predict_function_hbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'predict_function_fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predict_function_g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predict_function_hbi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'predict_function'.
INFO: [HLS 200-111]  Elapsed time: 84.713 seconds; current allocated memory: 564.064 MB.
INFO: [RTMG 210-278] Implementing memory 'predict_function_bkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'predict_function_cud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'predict_function_dEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'predict_function_eOg_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:12:01 ; elapsed = 00:13:14 . Memory (MB): peak = 842.535 ; gain = 752.375
INFO: [VHDL 208-304] Generating VHDL RTL for predict_function.
INFO: [VLOG 209-307] Generating Verilog RTL for predict_function.
INFO: [HLS 200-112] Total elapsed time: 795.039 seconds; peak allocated memory: 564.064 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...
