---
title: "Verilog Syntax"
published: true
morea_id: r outcome-introduction-to-verilog
# morea_url: https://drive.google.com/file/d/10eSvShjmEKAKSHx_VMjsfcHhZrO8oEX5/view 
morea_summary: "Basic syntax in Verilog using Quick Start Guide To Verilog Textbook. Read Chapters 1 and 2"
morea_type: reading
morea_sort_order: 2
morea_labels:
 - 30 min
---
This reading provides some of the syntax for operations in Verilog that are used such as NOT, OR, AND, etc.
