Analysis & Synthesis report for Connect_Four
Wed May  7 12:39:41 2025
Quartus Prime Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis IP Cores Summary
  9. State Machine - |main|gameLogic:game_inst|state
 10. Registers Removed During Synthesis
 11. Removed Registers Triggering Further Register Optimizations
 12. General Register Statistics
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Parameter Settings for User Entity Instance: clkpll:pll_inst|clkpll_0002:clkpll_inst|altera_pll:altera_pll_i
 15. Parameter Settings for User Entity Instance: rising_edge_detector:redet_inst
 16. Parameter Settings for User Entity Instance: vgaController:vga_inst
 17. Parameter Settings for User Entity Instance: gameLogic:game_inst
 18. Parameter Settings for User Entity Instance: checkWinner:winner_inst
 19. Parameter Settings for Inferred Entity Instance: videoGen:video_inst|lpm_divide:Div0
 20. Parameter Settings for Inferred Entity Instance: videoGen:video_inst|lpm_divide:Div1
 21. Parameter Settings for Inferred Entity Instance: videoGen:video_inst|lpm_divide:Mod0
 22. Parameter Settings for Inferred Entity Instance: videoGen:video_inst|lpm_divide:Mod1
 23. Port Connectivity Checks: "clkpll:pll_inst"
 24. Post-Synthesis Netlist Statistics for Top Partition
 25. Elapsed Time Per Partition
 26. Analysis & Synthesis Messages
 27. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2022  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+---------------------------------+------------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Wed May  7 12:39:41 2025          ;
; Quartus Prime Version           ; 22.1std.0 Build 915 10/25/2022 SC Lite Edition ;
; Revision Name                   ; Connect_Four                                   ;
; Top-level Entity Name           ; main                                           ;
; Family                          ; Cyclone V                                      ;
; Logic utilization (in ALMs)     ; N/A                                            ;
; Total registers                 ; 244                                            ;
; Total pins                      ; 38                                             ;
; Total virtual pins              ; 0                                              ;
; Total block memory bits         ; 0                                              ;
; Total DSP Blocks                ; 0                                              ;
; Total HSSI RX PCSs              ; 0                                              ;
; Total HSSI PMA RX Deserializers ; 0                                              ;
; Total HSSI TX PCSs              ; 0                                              ;
; Total HSSI PMA TX Serializers   ; 0                                              ;
; Total PLLs                      ; 1                                              ;
; Total DLLs                      ; 0                                              ;
+---------------------------------+------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSXFC6D6F31C6     ;                    ;
; Top-level entity name                                                           ; main               ; Connect_Four       ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 20          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 12          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
;     Processor 7            ;   0.0%      ;
;     Processor 8            ;   0.0%      ;
;     Processors 9-12        ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                           ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                                                                                                       ; Library ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; main.sv                          ; yes             ; User SystemVerilog HDL File  ; C:/Users/User/Desktop/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/laboratorio_3/main.sv                    ;         ;
; vgaController.sv                 ; yes             ; User SystemVerilog HDL File  ; C:/Users/User/Desktop/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/laboratorio_3/vgaController.sv           ;         ;
; videoGen.sv                      ; yes             ; User SystemVerilog HDL File  ; C:/Users/User/Desktop/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/laboratorio_3/videoGen.sv                ;         ;
; vga_test_pattern.sv              ; yes             ; User SystemVerilog HDL File  ; C:/Users/User/Desktop/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/laboratorio_3/vga_test_pattern.sv        ;         ;
; clkpll.v                         ; yes             ; User Wizard-Generated File   ; C:/Users/User/Desktop/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/laboratorio_3/clkpll.v                   ; clkpll  ;
; clkpll/clkpll_0002.v             ; yes             ; User Verilog HDL File        ; C:/Users/User/Desktop/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/laboratorio_3/clkpll/clkpll_0002.v       ; clkpll  ;
; rising_edge_detector.sv          ; yes             ; User SystemVerilog HDL File  ; C:/Users/User/Desktop/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/laboratorio_3/rising_edge_detector.sv    ;         ;
; gameLogic.sv                     ; yes             ; User SystemVerilog HDL File  ; C:/Users/User/Desktop/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/laboratorio_3/gameLogic.sv               ;         ;
; checkWinner.sv                   ; yes             ; User SystemVerilog HDL File  ; C:/Users/User/Desktop/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/laboratorio_3/checkWinner.sv             ;         ;
; altera_pll.v                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altera_pll.v                                                                                                             ;         ;
; lpm_divide.tdf                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_divide.tdf                                                                                                           ;         ;
; abs_divider.inc                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/abs_divider.inc                                                                                                          ;         ;
; sign_div_unsign.inc              ; yes             ; Megafunction                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sign_div_unsign.inc                                                                                                      ;         ;
; aglobal221.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/aglobal221.inc                                                                                                           ;         ;
; db/lpm_divide_hbm.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Users/User/Desktop/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/laboratorio_3/db/lpm_divide_hbm.tdf      ;         ;
; db/sign_div_unsign_nlh.tdf       ; yes             ; Auto-Generated Megafunction  ; C:/Users/User/Desktop/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/laboratorio_3/db/sign_div_unsign_nlh.tdf ;         ;
; db/alt_u_div_kve.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/Users/User/Desktop/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/laboratorio_3/db/alt_u_div_kve.tdf       ;         ;
; db/lpm_divide_k3m.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Users/User/Desktop/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/laboratorio_3/db/lpm_divide_k3m.tdf      ;         ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimate of Logic utilization (ALMs needed) ; 659       ;
;                                             ;           ;
; Combinational ALUT usage for logic          ; 1080      ;
;     -- 7 input functions                    ; 10        ;
;     -- 6 input functions                    ; 220       ;
;     -- 5 input functions                    ; 78        ;
;     -- 4 input functions                    ; 197       ;
;     -- <=3 input functions                  ; 575       ;
;                                             ;           ;
; Dedicated logic registers                   ; 244       ;
;                                             ;           ;
; I/O pins                                    ; 38        ;
;                                             ;           ;
; Total DSP Blocks                            ; 0         ;
;                                             ;           ;
; Total PLLs                                  ; 1         ;
;     -- PLLs                                 ; 1         ;
;                                             ;           ;
; Maximum fan-out node                        ; rst~input ;
; Maximum fan-out                             ; 391       ;
; Total fan-out                               ; 4844      ;
; Average fan-out                             ; 3.46      ;
+---------------------------------------------+-----------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                  ;
+-------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------+----------------------+--------------+
; Compilation Hierarchy Node                ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                       ; Entity Name          ; Library Name ;
+-------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------+----------------------+--------------+
; |main                                     ; 1080 (1)            ; 244 (1)                   ; 0                 ; 0          ; 38   ; 0            ; |main                                                                                                                     ; main                 ; work         ;
;    |checkWinner:winner_inst|              ; 542 (542)           ; 85 (85)                   ; 0                 ; 0          ; 0    ; 0            ; |main|checkWinner:winner_inst                                                                                             ; checkWinner          ; work         ;
;    |clkpll:pll_inst|                      ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|clkpll:pll_inst                                                                                                     ; clkpll               ; clkpll       ;
;       |clkpll_0002:clkpll_inst|           ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|clkpll:pll_inst|clkpll_0002:clkpll_inst                                                                             ; clkpll_0002          ; clkpll       ;
;          |altera_pll:altera_pll_i|        ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|clkpll:pll_inst|clkpll_0002:clkpll_inst|altera_pll:altera_pll_i                                                     ; altera_pll           ; work         ;
;    |gameLogic:game_inst|                  ; 181 (181)           ; 124 (124)                 ; 0                 ; 0          ; 0    ; 0            ; |main|gameLogic:game_inst                                                                                                 ; gameLogic            ; work         ;
;    |rising_edge_detector:redet_inst|      ; 0 (0)               ; 14 (14)                   ; 0                 ; 0          ; 0    ; 0            ; |main|rising_edge_detector:redet_inst                                                                                     ; rising_edge_detector ; work         ;
;    |vgaController:vga_inst|               ; 29 (29)             ; 20 (20)                   ; 0                 ; 0          ; 0    ; 0            ; |main|vgaController:vga_inst                                                                                              ; vgaController        ; work         ;
;    |videoGen:video_inst|                  ; 327 (77)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|videoGen:video_inst                                                                                                 ; videoGen             ; work         ;
;       |lpm_divide:Div0|                   ; 60 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|videoGen:video_inst|lpm_divide:Div0                                                                                 ; lpm_divide           ; work         ;
;          |lpm_divide_hbm:auto_generated|  ; 60 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|videoGen:video_inst|lpm_divide:Div0|lpm_divide_hbm:auto_generated                                                   ; lpm_divide_hbm       ; work         ;
;             |sign_div_unsign_nlh:divider| ; 60 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|videoGen:video_inst|lpm_divide:Div0|lpm_divide_hbm:auto_generated|sign_div_unsign_nlh:divider                       ; sign_div_unsign_nlh  ; work         ;
;                |alt_u_div_kve:divider|    ; 60 (60)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|videoGen:video_inst|lpm_divide:Div0|lpm_divide_hbm:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_kve:divider ; alt_u_div_kve        ; work         ;
;       |lpm_divide:Div1|                   ; 60 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|videoGen:video_inst|lpm_divide:Div1                                                                                 ; lpm_divide           ; work         ;
;          |lpm_divide_hbm:auto_generated|  ; 60 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|videoGen:video_inst|lpm_divide:Div1|lpm_divide_hbm:auto_generated                                                   ; lpm_divide_hbm       ; work         ;
;             |sign_div_unsign_nlh:divider| ; 60 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|videoGen:video_inst|lpm_divide:Div1|lpm_divide_hbm:auto_generated|sign_div_unsign_nlh:divider                       ; sign_div_unsign_nlh  ; work         ;
;                |alt_u_div_kve:divider|    ; 60 (60)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|videoGen:video_inst|lpm_divide:Div1|lpm_divide_hbm:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_kve:divider ; alt_u_div_kve        ; work         ;
;       |lpm_divide:Mod0|                   ; 64 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|videoGen:video_inst|lpm_divide:Mod0                                                                                 ; lpm_divide           ; work         ;
;          |lpm_divide_k3m:auto_generated|  ; 64 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|videoGen:video_inst|lpm_divide:Mod0|lpm_divide_k3m:auto_generated                                                   ; lpm_divide_k3m       ; work         ;
;             |sign_div_unsign_nlh:divider| ; 64 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|videoGen:video_inst|lpm_divide:Mod0|lpm_divide_k3m:auto_generated|sign_div_unsign_nlh:divider                       ; sign_div_unsign_nlh  ; work         ;
;                |alt_u_div_kve:divider|    ; 64 (64)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|videoGen:video_inst|lpm_divide:Mod0|lpm_divide_k3m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_kve:divider ; alt_u_div_kve        ; work         ;
;       |lpm_divide:Mod1|                   ; 66 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|videoGen:video_inst|lpm_divide:Mod1                                                                                 ; lpm_divide           ; work         ;
;          |lpm_divide_k3m:auto_generated|  ; 66 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|videoGen:video_inst|lpm_divide:Mod1|lpm_divide_k3m:auto_generated                                                   ; lpm_divide_k3m       ; work         ;
;             |sign_div_unsign_nlh:divider| ; 66 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|videoGen:video_inst|lpm_divide:Mod1|lpm_divide_k3m:auto_generated|sign_div_unsign_nlh:divider                       ; sign_div_unsign_nlh  ; work         ;
;                |alt_u_div_kve:divider|    ; 66 (66)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|videoGen:video_inst|lpm_divide:Mod1|lpm_divide_k3m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_kve:divider ; alt_u_div_kve        ; work         ;
+-------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------+----------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                   ;
+--------+--------------+---------+--------------+--------------+-----------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance       ; IP Include File ;
+--------+--------------+---------+--------------+--------------+-----------------------+-----------------+
; Altera ; altera_pll   ; 22.1    ; N/A          ; N/A          ; |main|clkpll:pll_inst ; clkpll.v        ;
+--------+--------------+---------+--------------+--------------+-----------------------+-----------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------+
; State Machine - |main|gameLogic:game_inst|state                   ;
+------------------+------------+----------------+------------------+
; Name             ; state.IDLE ; state.COOLDOWN ; state.INSERTANDO ;
+------------------+------------+----------------+------------------+
; state.IDLE       ; 0          ; 0              ; 0                ;
; state.INSERTANDO ; 1          ; 0              ; 1                ;
; state.COOLDOWN   ; 1          ; 1              ; 0                ;
+------------------+------------+----------------+------------------+


+--------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                   ;
+---------------------------------------------+----------------------------------------+
; Register name                               ; Reason for Removal                     ;
+---------------------------------------------+----------------------------------------+
; gameLogic:game_inst|board[5][6][2]          ; Stuck at GND due to stuck port data_in ;
; gameLogic:game_inst|board[5][5][2]          ; Stuck at GND due to stuck port data_in ;
; gameLogic:game_inst|board[5][4][2]          ; Stuck at GND due to stuck port data_in ;
; gameLogic:game_inst|board[5][3][2]          ; Stuck at GND due to stuck port data_in ;
; gameLogic:game_inst|board[5][2][2]          ; Stuck at GND due to stuck port data_in ;
; gameLogic:game_inst|board[5][1][2]          ; Stuck at GND due to stuck port data_in ;
; gameLogic:game_inst|board[5][0][2]          ; Stuck at GND due to stuck port data_in ;
; gameLogic:game_inst|board[4][6][2]          ; Stuck at GND due to stuck port data_in ;
; gameLogic:game_inst|board[4][5][2]          ; Stuck at GND due to stuck port data_in ;
; gameLogic:game_inst|board[4][4][2]          ; Stuck at GND due to stuck port data_in ;
; gameLogic:game_inst|board[4][3][2]          ; Stuck at GND due to stuck port data_in ;
; gameLogic:game_inst|board[4][2][2]          ; Stuck at GND due to stuck port data_in ;
; gameLogic:game_inst|board[4][1][2]          ; Stuck at GND due to stuck port data_in ;
; gameLogic:game_inst|board[4][0][2]          ; Stuck at GND due to stuck port data_in ;
; gameLogic:game_inst|board[3][6][2]          ; Stuck at GND due to stuck port data_in ;
; gameLogic:game_inst|board[3][5][2]          ; Stuck at GND due to stuck port data_in ;
; gameLogic:game_inst|board[3][4][2]          ; Stuck at GND due to stuck port data_in ;
; gameLogic:game_inst|board[3][3][2]          ; Stuck at GND due to stuck port data_in ;
; gameLogic:game_inst|board[3][2][2]          ; Stuck at GND due to stuck port data_in ;
; gameLogic:game_inst|board[3][1][2]          ; Stuck at GND due to stuck port data_in ;
; gameLogic:game_inst|board[3][0][2]          ; Stuck at GND due to stuck port data_in ;
; gameLogic:game_inst|board[2][6][2]          ; Stuck at GND due to stuck port data_in ;
; gameLogic:game_inst|board[2][5][2]          ; Stuck at GND due to stuck port data_in ;
; gameLogic:game_inst|board[2][4][2]          ; Stuck at GND due to stuck port data_in ;
; gameLogic:game_inst|board[2][3][2]          ; Stuck at GND due to stuck port data_in ;
; gameLogic:game_inst|board[2][2][2]          ; Stuck at GND due to stuck port data_in ;
; gameLogic:game_inst|board[2][1][2]          ; Stuck at GND due to stuck port data_in ;
; gameLogic:game_inst|board[2][0][2]          ; Stuck at GND due to stuck port data_in ;
; gameLogic:game_inst|board[1][6][2]          ; Stuck at GND due to stuck port data_in ;
; gameLogic:game_inst|board[1][5][2]          ; Stuck at GND due to stuck port data_in ;
; gameLogic:game_inst|board[1][4][2]          ; Stuck at GND due to stuck port data_in ;
; gameLogic:game_inst|board[1][3][2]          ; Stuck at GND due to stuck port data_in ;
; gameLogic:game_inst|board[1][2][2]          ; Stuck at GND due to stuck port data_in ;
; gameLogic:game_inst|board[1][1][2]          ; Stuck at GND due to stuck port data_in ;
; gameLogic:game_inst|board[1][0][2]          ; Stuck at GND due to stuck port data_in ;
; gameLogic:game_inst|board[0][6][2]          ; Stuck at GND due to stuck port data_in ;
; gameLogic:game_inst|board[0][5][2]          ; Stuck at GND due to stuck port data_in ;
; gameLogic:game_inst|board[0][4][2]          ; Stuck at GND due to stuck port data_in ;
; gameLogic:game_inst|board[0][3][2]          ; Stuck at GND due to stuck port data_in ;
; gameLogic:game_inst|board[0][2][2]          ; Stuck at GND due to stuck port data_in ;
; gameLogic:game_inst|board[0][1][2]          ; Stuck at GND due to stuck port data_in ;
; gameLogic:game_inst|board[0][0][2]          ; Stuck at GND due to stuck port data_in ;
; checkWinner:winner_inst|temp_board[5][6][2] ; Stuck at GND due to stuck port data_in ;
; checkWinner:winner_inst|temp_board[5][5][2] ; Stuck at GND due to stuck port data_in ;
; checkWinner:winner_inst|temp_board[5][4][2] ; Stuck at GND due to stuck port data_in ;
; checkWinner:winner_inst|temp_board[5][3][2] ; Stuck at GND due to stuck port data_in ;
; checkWinner:winner_inst|temp_board[5][2][2] ; Stuck at GND due to stuck port data_in ;
; checkWinner:winner_inst|temp_board[5][1][2] ; Stuck at GND due to stuck port data_in ;
; checkWinner:winner_inst|temp_board[5][0][2] ; Stuck at GND due to stuck port data_in ;
; checkWinner:winner_inst|temp_board[4][6][2] ; Stuck at GND due to stuck port data_in ;
; checkWinner:winner_inst|temp_board[4][5][2] ; Stuck at GND due to stuck port data_in ;
; checkWinner:winner_inst|temp_board[4][4][2] ; Stuck at GND due to stuck port data_in ;
; checkWinner:winner_inst|temp_board[4][3][2] ; Stuck at GND due to stuck port data_in ;
; checkWinner:winner_inst|temp_board[4][2][2] ; Stuck at GND due to stuck port data_in ;
; checkWinner:winner_inst|temp_board[4][1][2] ; Stuck at GND due to stuck port data_in ;
; checkWinner:winner_inst|temp_board[4][0][2] ; Stuck at GND due to stuck port data_in ;
; checkWinner:winner_inst|temp_board[3][6][2] ; Stuck at GND due to stuck port data_in ;
; checkWinner:winner_inst|temp_board[3][5][2] ; Stuck at GND due to stuck port data_in ;
; checkWinner:winner_inst|temp_board[3][4][2] ; Stuck at GND due to stuck port data_in ;
; checkWinner:winner_inst|temp_board[3][3][2] ; Stuck at GND due to stuck port data_in ;
; checkWinner:winner_inst|temp_board[3][2][2] ; Stuck at GND due to stuck port data_in ;
; checkWinner:winner_inst|temp_board[3][1][2] ; Stuck at GND due to stuck port data_in ;
; checkWinner:winner_inst|temp_board[3][0][2] ; Stuck at GND due to stuck port data_in ;
; checkWinner:winner_inst|temp_board[2][6][2] ; Stuck at GND due to stuck port data_in ;
; checkWinner:winner_inst|temp_board[2][5][2] ; Stuck at GND due to stuck port data_in ;
; checkWinner:winner_inst|temp_board[2][4][2] ; Stuck at GND due to stuck port data_in ;
; checkWinner:winner_inst|temp_board[2][3][2] ; Stuck at GND due to stuck port data_in ;
; checkWinner:winner_inst|temp_board[2][2][2] ; Stuck at GND due to stuck port data_in ;
; checkWinner:winner_inst|temp_board[2][1][2] ; Stuck at GND due to stuck port data_in ;
; checkWinner:winner_inst|temp_board[2][0][2] ; Stuck at GND due to stuck port data_in ;
; checkWinner:winner_inst|temp_board[1][6][2] ; Stuck at GND due to stuck port data_in ;
; checkWinner:winner_inst|temp_board[1][5][2] ; Stuck at GND due to stuck port data_in ;
; checkWinner:winner_inst|temp_board[1][4][2] ; Stuck at GND due to stuck port data_in ;
; checkWinner:winner_inst|temp_board[1][3][2] ; Stuck at GND due to stuck port data_in ;
; checkWinner:winner_inst|temp_board[1][2][2] ; Stuck at GND due to stuck port data_in ;
; checkWinner:winner_inst|temp_board[1][1][2] ; Stuck at GND due to stuck port data_in ;
; checkWinner:winner_inst|temp_board[1][0][2] ; Stuck at GND due to stuck port data_in ;
; checkWinner:winner_inst|temp_board[0][6][2] ; Stuck at GND due to stuck port data_in ;
; checkWinner:winner_inst|temp_board[0][5][2] ; Stuck at GND due to stuck port data_in ;
; checkWinner:winner_inst|temp_board[0][4][2] ; Stuck at GND due to stuck port data_in ;
; checkWinner:winner_inst|temp_board[0][3][2] ; Stuck at GND due to stuck port data_in ;
; checkWinner:winner_inst|temp_board[0][2][2] ; Stuck at GND due to stuck port data_in ;
; checkWinner:winner_inst|temp_board[0][1][2] ; Stuck at GND due to stuck port data_in ;
; checkWinner:winner_inst|temp_board[0][0][2] ; Stuck at GND due to stuck port data_in ;
; jugador[0]                                  ; Merged with jugador[1]                 ;
; Total Number of Removed Registers = 85      ;                                        ;
+---------------------------------------------+----------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                   ;
+------------------------------------+---------------------------+----------------------------------------------+
; Register name                      ; Reason for Removal        ; Registers Removed due to This Register       ;
+------------------------------------+---------------------------+----------------------------------------------+
; gameLogic:game_inst|board[5][3][2] ; Stuck at GND              ; checkWinner:winner_inst|temp_board[5][0][2], ;
;                                    ; due to stuck port data_in ; checkWinner:winner_inst|temp_board[4][4][2], ;
;                                    ;                           ; checkWinner:winner_inst|temp_board[4][2][2], ;
;                                    ;                           ; checkWinner:winner_inst|temp_board[3][5][2], ;
;                                    ;                           ; checkWinner:winner_inst|temp_board[3][1][2], ;
;                                    ;                           ; checkWinner:winner_inst|temp_board[2][6][2], ;
;                                    ;                           ; checkWinner:winner_inst|temp_board[2][0][2]  ;
; gameLogic:game_inst|board[4][3][2] ; Stuck at GND              ; checkWinner:winner_inst|temp_board[4][0][2], ;
;                                    ; due to stuck port data_in ; checkWinner:winner_inst|temp_board[3][2][2], ;
;                                    ;                           ; checkWinner:winner_inst|temp_board[2][1][2], ;
;                                    ;                           ; checkWinner:winner_inst|temp_board[1][6][2], ;
;                                    ;                           ; checkWinner:winner_inst|temp_board[1][0][2]  ;
; gameLogic:game_inst|board[4][4][2] ; Stuck at GND              ; checkWinner:winner_inst|temp_board[5][3][2], ;
;                                    ; due to stuck port data_in ; checkWinner:winner_inst|temp_board[4][1][2], ;
;                                    ;                           ; checkWinner:winner_inst|temp_board[2][2][2], ;
;                                    ;                           ; checkWinner:winner_inst|temp_board[1][1][2]  ;
; gameLogic:game_inst|board[5][2][2] ; Stuck at GND              ; checkWinner:winner_inst|temp_board[4][3][2], ;
;                                    ; due to stuck port data_in ; checkWinner:winner_inst|temp_board[3][4][2], ;
;                                    ;                           ; checkWinner:winner_inst|temp_board[2][5][2]  ;
; gameLogic:game_inst|board[3][4][2] ; Stuck at GND              ; checkWinner:winner_inst|temp_board[5][4][2], ;
;                                    ; due to stuck port data_in ; checkWinner:winner_inst|temp_board[1][2][2], ;
;                                    ;                           ; checkWinner:winner_inst|temp_board[0][1][2]  ;
; gameLogic:game_inst|board[3][3][2] ; Stuck at GND              ; checkWinner:winner_inst|temp_board[3][0][2], ;
;                                    ; due to stuck port data_in ; checkWinner:winner_inst|temp_board[0][6][2], ;
;                                    ;                           ; checkWinner:winner_inst|temp_board[0][0][2]  ;
; gameLogic:game_inst|board[5][1][2] ; Stuck at GND              ; checkWinner:winner_inst|temp_board[3][3][2], ;
;                                    ; due to stuck port data_in ; checkWinner:winner_inst|temp_board[2][4][2]  ;
; gameLogic:game_inst|board[4][2][2] ; Stuck at GND              ; checkWinner:winner_inst|temp_board[5][2][2], ;
;                                    ; due to stuck port data_in ; checkWinner:winner_inst|temp_board[1][5][2]  ;
; gameLogic:game_inst|board[5][4][2] ; Stuck at GND              ; checkWinner:winner_inst|temp_board[5][1][2]  ;
;                                    ; due to stuck port data_in ;                                              ;
; gameLogic:game_inst|board[4][5][2] ; Stuck at GND              ; checkWinner:winner_inst|temp_board[2][3][2]  ;
;                                    ; due to stuck port data_in ;                                              ;
; gameLogic:game_inst|board[4][1][2] ; Stuck at GND              ; checkWinner:winner_inst|temp_board[1][4][2]  ;
;                                    ; due to stuck port data_in ;                                              ;
; gameLogic:game_inst|board[4][0][2] ; Stuck at GND              ; checkWinner:winner_inst|temp_board[1][3][2]  ;
;                                    ; due to stuck port data_in ;                                              ;
; gameLogic:game_inst|board[3][5][2] ; Stuck at GND              ; checkWinner:winner_inst|temp_board[0][2][2]  ;
;                                    ; due to stuck port data_in ;                                              ;
; gameLogic:game_inst|board[3][2][2] ; Stuck at GND              ; checkWinner:winner_inst|temp_board[0][5][2]  ;
;                                    ; due to stuck port data_in ;                                              ;
; gameLogic:game_inst|board[3][1][2] ; Stuck at GND              ; checkWinner:winner_inst|temp_board[0][4][2]  ;
;                                    ; due to stuck port data_in ;                                              ;
; gameLogic:game_inst|board[3][0][2] ; Stuck at GND              ; checkWinner:winner_inst|temp_board[0][3][2]  ;
;                                    ; due to stuck port data_in ;                                              ;
; gameLogic:game_inst|board[2][5][2] ; Stuck at GND              ; checkWinner:winner_inst|temp_board[3][6][2]  ;
;                                    ; due to stuck port data_in ;                                              ;
+------------------------------------+---------------------------+----------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 244   ;
; Number of registers using Synchronous Clear  ; 53    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 221   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 121   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------+
; 6:1                ; 24 bits   ; 96 LEs        ; 0 LEs                ; 96 LEs                 ; Yes        ; |main|gameLogic:game_inst|cooldown_counter[9]     ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |main|checkWinner:winner_inst|temp_board[5][6][0] ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |main|checkWinner:winner_inst|temp_board[0][0][0] ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |main|checkWinner:winner_inst|temp_board[0][6][1] ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |main|checkWinner:winner_inst|temp_board[5][0][0] ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |main|checkWinner:winner_inst|temp_board[0][1][1] ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |main|checkWinner:winner_inst|temp_board[0][5][1] ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |main|checkWinner:winner_inst|temp_board[1][0][1] ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |main|checkWinner:winner_inst|temp_board[1][6][0] ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |main|checkWinner:winner_inst|temp_board[4][0][0] ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |main|checkWinner:winner_inst|temp_board[4][6][0] ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |main|checkWinner:winner_inst|temp_board[5][1][0] ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |main|checkWinner:winner_inst|temp_board[5][5][0] ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |main|checkWinner:winner_inst|temp_board[0][2][0] ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |main|checkWinner:winner_inst|temp_board[0][4][0] ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |main|checkWinner:winner_inst|temp_board[2][0][0] ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |main|checkWinner:winner_inst|temp_board[2][6][1] ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |main|checkWinner:winner_inst|temp_board[3][0][0] ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |main|checkWinner:winner_inst|temp_board[3][6][1] ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |main|checkWinner:winner_inst|temp_board[5][2][1] ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |main|checkWinner:winner_inst|temp_board[5][4][0] ;
; 7:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |main|checkWinner:winner_inst|temp_board[1][1][0] ;
; 7:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |main|checkWinner:winner_inst|temp_board[1][5][1] ;
; 7:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |main|checkWinner:winner_inst|temp_board[4][1][1] ;
; 7:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |main|checkWinner:winner_inst|temp_board[4][5][1] ;
; 8:1                ; 2 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |main|checkWinner:winner_inst|temp_board[0][3][0] ;
; 8:1                ; 2 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |main|checkWinner:winner_inst|temp_board[5][3][1] ;
; 9:1                ; 2 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |main|checkWinner:winner_inst|temp_board[1][2][0] ;
; 9:1                ; 2 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |main|checkWinner:winner_inst|temp_board[1][4][0] ;
; 9:1                ; 2 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |main|checkWinner:winner_inst|temp_board[2][1][0] ;
; 9:1                ; 2 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |main|checkWinner:winner_inst|temp_board[2][5][0] ;
; 9:1                ; 2 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |main|checkWinner:winner_inst|temp_board[3][1][1] ;
; 9:1                ; 2 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |main|checkWinner:winner_inst|temp_board[3][5][0] ;
; 9:1                ; 2 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |main|checkWinner:winner_inst|temp_board[4][2][0] ;
; 9:1                ; 2 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |main|checkWinner:winner_inst|temp_board[4][4][0] ;
; 11:1               ; 2 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |main|checkWinner:winner_inst|temp_board[1][3][1] ;
; 11:1               ; 2 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |main|checkWinner:winner_inst|temp_board[4][3][1] ;
; 12:1               ; 2 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |main|checkWinner:winner_inst|temp_board[2][2][1] ;
; 12:1               ; 2 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |main|checkWinner:winner_inst|temp_board[2][4][0] ;
; 12:1               ; 2 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |main|checkWinner:winner_inst|temp_board[3][2][1] ;
; 12:1               ; 2 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |main|checkWinner:winner_inst|temp_board[3][4][0] ;
; 14:1               ; 2 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; Yes        ; |main|checkWinner:winner_inst|temp_board[2][3][1] ;
; 14:1               ; 2 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; Yes        ; |main|checkWinner:winner_inst|temp_board[3][3][0] ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |main|videoGen:video_inst|blue[7]                 ;
; 8:1                ; 12 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; No         ; |main|gameLogic:game_inst|Mux1                    ;
; 9:1                ; 3 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; No         ; |main|gameLogic:game_inst|state                   ;
; 92:1               ; 2 bits    ; 122 LEs       ; 120 LEs              ; 2 LEs                  ; No         ; |main|videoGen:video_inst|Mux20                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clkpll:pll_inst|clkpll_0002:clkpll_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+----------------------------------------------+
; Parameter Name                       ; Value                  ; Type                                         ;
+--------------------------------------+------------------------+----------------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                                       ;
; fractional_vco_multiplier            ; false                  ; String                                       ;
; pll_type                             ; General                ; String                                       ;
; pll_subtype                          ; General                ; String                                       ;
; number_of_clocks                     ; 1                      ; Signed Integer                               ;
; operation_mode                       ; normal                 ; String                                       ;
; deserialization_factor               ; 4                      ; Signed Integer                               ;
; data_rate                            ; 0                      ; Signed Integer                               ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                               ;
; output_clock_frequency0              ; 25.175644 MHz          ; String                                       ;
; phase_shift0                         ; 0 ps                   ; String                                       ;
; duty_cycle0                          ; 50                     ; Signed Integer                               ;
; output_clock_frequency1              ; 0 MHz                  ; String                                       ;
; phase_shift1                         ; 0 ps                   ; String                                       ;
; duty_cycle1                          ; 50                     ; Signed Integer                               ;
; output_clock_frequency2              ; 0 MHz                  ; String                                       ;
; phase_shift2                         ; 0 ps                   ; String                                       ;
; duty_cycle2                          ; 50                     ; Signed Integer                               ;
; output_clock_frequency3              ; 0 MHz                  ; String                                       ;
; phase_shift3                         ; 0 ps                   ; String                                       ;
; duty_cycle3                          ; 50                     ; Signed Integer                               ;
; output_clock_frequency4              ; 0 MHz                  ; String                                       ;
; phase_shift4                         ; 0 ps                   ; String                                       ;
; duty_cycle4                          ; 50                     ; Signed Integer                               ;
; output_clock_frequency5              ; 0 MHz                  ; String                                       ;
; phase_shift5                         ; 0 ps                   ; String                                       ;
; duty_cycle5                          ; 50                     ; Signed Integer                               ;
; output_clock_frequency6              ; 0 MHz                  ; String                                       ;
; phase_shift6                         ; 0 ps                   ; String                                       ;
; duty_cycle6                          ; 50                     ; Signed Integer                               ;
; output_clock_frequency7              ; 0 MHz                  ; String                                       ;
; phase_shift7                         ; 0 ps                   ; String                                       ;
; duty_cycle7                          ; 50                     ; Signed Integer                               ;
; output_clock_frequency8              ; 0 MHz                  ; String                                       ;
; phase_shift8                         ; 0 ps                   ; String                                       ;
; duty_cycle8                          ; 50                     ; Signed Integer                               ;
; output_clock_frequency9              ; 0 MHz                  ; String                                       ;
; phase_shift9                         ; 0 ps                   ; String                                       ;
; duty_cycle9                          ; 50                     ; Signed Integer                               ;
; output_clock_frequency10             ; 0 MHz                  ; String                                       ;
; phase_shift10                        ; 0 ps                   ; String                                       ;
; duty_cycle10                         ; 50                     ; Signed Integer                               ;
; output_clock_frequency11             ; 0 MHz                  ; String                                       ;
; phase_shift11                        ; 0 ps                   ; String                                       ;
; duty_cycle11                         ; 50                     ; Signed Integer                               ;
; output_clock_frequency12             ; 0 MHz                  ; String                                       ;
; phase_shift12                        ; 0 ps                   ; String                                       ;
; duty_cycle12                         ; 50                     ; Signed Integer                               ;
; output_clock_frequency13             ; 0 MHz                  ; String                                       ;
; phase_shift13                        ; 0 ps                   ; String                                       ;
; duty_cycle13                         ; 50                     ; Signed Integer                               ;
; output_clock_frequency14             ; 0 MHz                  ; String                                       ;
; phase_shift14                        ; 0 ps                   ; String                                       ;
; duty_cycle14                         ; 50                     ; Signed Integer                               ;
; output_clock_frequency15             ; 0 MHz                  ; String                                       ;
; phase_shift15                        ; 0 ps                   ; String                                       ;
; duty_cycle15                         ; 50                     ; Signed Integer                               ;
; output_clock_frequency16             ; 0 MHz                  ; String                                       ;
; phase_shift16                        ; 0 ps                   ; String                                       ;
; duty_cycle16                         ; 50                     ; Signed Integer                               ;
; output_clock_frequency17             ; 0 MHz                  ; String                                       ;
; phase_shift17                        ; 0 ps                   ; String                                       ;
; duty_cycle17                         ; 50                     ; Signed Integer                               ;
; clock_name_0                         ;                        ; String                                       ;
; clock_name_1                         ;                        ; String                                       ;
; clock_name_2                         ;                        ; String                                       ;
; clock_name_3                         ;                        ; String                                       ;
; clock_name_4                         ;                        ; String                                       ;
; clock_name_5                         ;                        ; String                                       ;
; clock_name_6                         ;                        ; String                                       ;
; clock_name_7                         ;                        ; String                                       ;
; clock_name_8                         ;                        ; String                                       ;
; clock_name_global_0                  ; false                  ; String                                       ;
; clock_name_global_1                  ; false                  ; String                                       ;
; clock_name_global_2                  ; false                  ; String                                       ;
; clock_name_global_3                  ; false                  ; String                                       ;
; clock_name_global_4                  ; false                  ; String                                       ;
; clock_name_global_5                  ; false                  ; String                                       ;
; clock_name_global_6                  ; false                  ; String                                       ;
; clock_name_global_7                  ; false                  ; String                                       ;
; clock_name_global_8                  ; false                  ; String                                       ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                               ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                               ;
; m_cnt_bypass_en                      ; false                  ; String                                       ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                       ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                               ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                               ;
; n_cnt_bypass_en                      ; false                  ; String                                       ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                       ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                               ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                               ;
; c_cnt_bypass_en0                     ; false                  ; String                                       ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                       ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                       ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                               ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                               ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                               ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                               ;
; c_cnt_bypass_en1                     ; false                  ; String                                       ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                       ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                       ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                               ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                               ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                               ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                               ;
; c_cnt_bypass_en2                     ; false                  ; String                                       ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                       ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                       ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                               ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                               ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                               ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                               ;
; c_cnt_bypass_en3                     ; false                  ; String                                       ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                       ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                       ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                               ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                               ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                               ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                               ;
; c_cnt_bypass_en4                     ; false                  ; String                                       ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                       ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                       ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                               ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                               ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                               ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                               ;
; c_cnt_bypass_en5                     ; false                  ; String                                       ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                       ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                       ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                               ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                               ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                               ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                               ;
; c_cnt_bypass_en6                     ; false                  ; String                                       ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                       ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                       ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                               ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                               ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                               ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                               ;
; c_cnt_bypass_en7                     ; false                  ; String                                       ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                       ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                       ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                               ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                               ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                               ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                               ;
; c_cnt_bypass_en8                     ; false                  ; String                                       ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                       ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                       ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                               ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                               ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                               ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                               ;
; c_cnt_bypass_en9                     ; false                  ; String                                       ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                       ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                       ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                               ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                               ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                               ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                               ;
; c_cnt_bypass_en10                    ; false                  ; String                                       ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                       ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                       ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                               ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                               ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                               ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                               ;
; c_cnt_bypass_en11                    ; false                  ; String                                       ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                       ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                       ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                               ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                               ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                               ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                               ;
; c_cnt_bypass_en12                    ; false                  ; String                                       ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                       ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                       ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                               ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                               ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                               ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                               ;
; c_cnt_bypass_en13                    ; false                  ; String                                       ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                       ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                       ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                               ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                               ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                               ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                               ;
; c_cnt_bypass_en14                    ; false                  ; String                                       ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                       ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                       ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                               ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                               ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                               ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                               ;
; c_cnt_bypass_en15                    ; false                  ; String                                       ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                       ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                       ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                               ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                               ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                               ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                               ;
; c_cnt_bypass_en16                    ; false                  ; String                                       ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                       ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                       ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                               ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                               ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                               ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                               ;
; c_cnt_bypass_en17                    ; false                  ; String                                       ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                       ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                       ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                               ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                               ;
; pll_vco_div                          ; 1                      ; Signed Integer                               ;
; pll_slf_rst                          ; false                  ; String                                       ;
; pll_bw_sel                           ; low                    ; String                                       ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                       ;
; pll_cp_current                       ; 0                      ; Signed Integer                               ;
; pll_bwctrl                           ; 0                      ; Signed Integer                               ;
; pll_fractional_division              ; 1                      ; Signed Integer                               ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                               ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                       ;
; mimic_fbclk_type                     ; gclk                   ; String                                       ;
; pll_fbclk_mux_1                      ; glb                    ; String                                       ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                       ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                       ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                               ;
; refclk1_frequency                    ; 0 MHz                  ; String                                       ;
; pll_clkin_0_src                      ; clk_0                  ; String                                       ;
; pll_clkin_1_src                      ; clk_0                  ; String                                       ;
; pll_clk_loss_sw_en                   ; false                  ; String                                       ;
; pll_auto_clk_sw_en                   ; false                  ; String                                       ;
; pll_manu_clk_sw_en                   ; false                  ; String                                       ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                               ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                       ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                       ;
+--------------------------------------+------------------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rising_edge_detector:redet_inst ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; N              ; 7     ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vgaController:vga_inst ;
+----------------+------------+---------------------------------------+
; Parameter Name ; Value      ; Type                                  ;
+----------------+------------+---------------------------------------+
; HACTIVE        ; 1010000000 ; Unsigned Binary                       ;
; HFP            ; 0000010000 ; Unsigned Binary                       ;
; HSYN           ; 0001100000 ; Unsigned Binary                       ;
; HBP            ; 0000110000 ; Unsigned Binary                       ;
; HMAX           ; 1100100000 ; Unsigned Binary                       ;
; VBP            ; 0000100001 ; Unsigned Binary                       ;
; VACTIVE        ; 0111100000 ; Unsigned Binary                       ;
; VFP            ; 0000001010 ; Unsigned Binary                       ;
; VSYN           ; 0000000010 ; Unsigned Binary                       ;
; VMAX           ; 1000001101 ; Unsigned Binary                       ;
+----------------+------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: gameLogic:game_inst ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; ROWS           ; 6     ; Signed Integer                          ;
; COLS           ; 7     ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: checkWinner:winner_inst ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; ROWS           ; 6     ; Signed Integer                              ;
; COLS           ; 7     ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: videoGen:video_inst|lpm_divide:Div0 ;
+------------------------+----------------+--------------------------------------------+
; Parameter Name         ; Value          ; Type                                       ;
+------------------------+----------------+--------------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                                    ;
; LPM_WIDTHD             ; 7              ; Untyped                                    ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                    ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                    ;
; LPM_PIPELINE           ; 0              ; Untyped                                    ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                    ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                    ;
; CBXI_PARAMETER         ; lpm_divide_hbm ; Untyped                                    ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                    ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                    ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                             ;
+------------------------+----------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: videoGen:video_inst|lpm_divide:Div1 ;
+------------------------+----------------+--------------------------------------------+
; Parameter Name         ; Value          ; Type                                       ;
+------------------------+----------------+--------------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                                    ;
; LPM_WIDTHD             ; 7              ; Untyped                                    ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                    ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                    ;
; LPM_PIPELINE           ; 0              ; Untyped                                    ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                    ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                    ;
; CBXI_PARAMETER         ; lpm_divide_hbm ; Untyped                                    ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                    ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                    ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                             ;
+------------------------+----------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: videoGen:video_inst|lpm_divide:Mod0 ;
+------------------------+----------------+--------------------------------------------+
; Parameter Name         ; Value          ; Type                                       ;
+------------------------+----------------+--------------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                                    ;
; LPM_WIDTHD             ; 7              ; Untyped                                    ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                    ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                    ;
; LPM_PIPELINE           ; 0              ; Untyped                                    ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                    ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                    ;
; CBXI_PARAMETER         ; lpm_divide_k3m ; Untyped                                    ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                    ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                    ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                             ;
+------------------------+----------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: videoGen:video_inst|lpm_divide:Mod1 ;
+------------------------+----------------+--------------------------------------------+
; Parameter Name         ; Value          ; Type                                       ;
+------------------------+----------------+--------------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                                    ;
; LPM_WIDTHD             ; 7              ; Untyped                                    ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                    ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                    ;
; LPM_PIPELINE           ; 0              ; Untyped                                    ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                    ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                    ;
; CBXI_PARAMETER         ; lpm_divide_k3m ; Untyped                                    ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                    ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                    ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                             ;
+------------------------+----------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "clkpll:pll_inst"                                                                      ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; locked ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 244                         ;
;     CLR               ; 104                         ;
;     CLR SCLR          ; 9                           ;
;     ENA               ; 3                           ;
;     ENA CLR           ; 84                          ;
;     ENA CLR SCLR      ; 24                          ;
;     ENA SCLR          ; 10                          ;
;     SCLR              ; 10                          ;
; arriav_lcell_comb     ; 1081                        ;
;     arith             ; 173                         ;
;         0 data inputs ; 20                          ;
;         1 data inputs ; 80                          ;
;         2 data inputs ; 13                          ;
;         3 data inputs ; 35                          ;
;         4 data inputs ; 25                          ;
;     extend            ; 10                          ;
;         7 data inputs ; 10                          ;
;     normal            ; 882                         ;
;         1 data inputs ; 43                          ;
;         2 data inputs ; 221                         ;
;         3 data inputs ; 148                         ;
;         4 data inputs ; 172                         ;
;         5 data inputs ; 78                          ;
;         6 data inputs ; 220                         ;
;     shared            ; 16                          ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 14                          ;
; boundary_port         ; 38                          ;
; generic_pll           ; 1                           ;
;                       ;                             ;
; Max LUT depth         ; 14.50                       ;
; Average LUT depth     ; 6.54                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition
    Info: Processing started: Wed May  7 12:39:35 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Connect_Four -c Connect_Four
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file main.sv
    Info (12023): Found entity 1: main File: C:/Users/User/Desktop/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/laboratorio_3/main.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file fsm_game.sv
    Info (12023): Found entity 1: FSM_Game File: C:/Users/User/Desktop/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/laboratorio_3/FSM_Game.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file timer.sv
    Info (12023): Found entity 1: timer File: C:/Users/User/Desktop/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/laboratorio_3/timer.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file board.sv
    Info (12023): Found entity 1: board File: C:/Users/User/Desktop/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/laboratorio_3/board.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file winner_detector.sv
    Info (12023): Found entity 1: winner_detector File: C:/Users/User/Desktop/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/laboratorio_3/winner_detector.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file column_checker.sv
    Info (12023): Found entity 1: column_checker File: C:/Users/User/Desktop/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/laboratorio_3/column_checker.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file random_col_generator.sv
    Info (12023): Found entity 1: random_col_generator File: C:/Users/User/Desktop/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/laboratorio_3/random_col_generator.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file pll.sv
    Info (12023): Found entity 1: pll File: C:/Users/User/Desktop/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/laboratorio_3/pll.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file vgacontroller.sv
    Info (12023): Found entity 1: vgaController File: C:/Users/User/Desktop/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/laboratorio_3/vgaController.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file videogen.sv
    Info (12023): Found entity 1: videoGen File: C:/Users/User/Desktop/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/laboratorio_3/videoGen.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file vga.sv
    Info (12023): Found entity 1: vga File: C:/Users/User/Desktop/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/laboratorio_3/vga.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file vga_tb.sv
    Info (12023): Found entity 1: vga_tb File: C:/Users/User/Desktop/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/laboratorio_3/vga_tb.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file vga_test_pattern.sv
    Info (12023): Found entity 1: vga_test_pattern File: C:/Users/User/Desktop/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/laboratorio_3/vga_test_pattern.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file clkpll.v
    Info (12023): Found entity 1: clkpll File: C:/Users/User/Desktop/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/laboratorio_3/clkpll.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file clkpll/clkpll_0002.v
    Info (12023): Found entity 1: clkpll_0002 File: C:/Users/User/Desktop/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/laboratorio_3/clkpll/clkpll_0002.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file rising_edge_detector.sv
    Info (12023): Found entity 1: rising_edge_detector File: C:/Users/User/Desktop/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/laboratorio_3/rising_edge_detector.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file gamelogic.sv
    Info (12023): Found entity 1: gameLogic File: C:/Users/User/Desktop/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/laboratorio_3/gameLogic.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file falling_edge_detector.sv
    Info (12023): Found entity 1: falling_edge_detector File: C:/Users/User/Desktop/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/laboratorio_3/falling_edge_detector.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file insertar_ficha.sv
    Info (12023): Found entity 1: insertar_ficha File: C:/Users/User/Desktop/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/laboratorio_3/insertar_ficha.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file checkwinner.sv
    Info (12023): Found entity 1: checkWinner File: C:/Users/User/Desktop/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/laboratorio_3/checkWinner.sv Line: 1
Info (12127): Elaborating entity "main" for the top level hierarchy
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "board_logic" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "board_winner" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "board_out" into its bus
Info (12128): Elaborating entity "clkpll" for hierarchy "clkpll:pll_inst" File: C:/Users/User/Desktop/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/laboratorio_3/main.sv Line: 33
Info (12128): Elaborating entity "clkpll_0002" for hierarchy "clkpll:pll_inst|clkpll_0002:clkpll_inst" File: C:/Users/User/Desktop/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/laboratorio_3/clkpll.v Line: 20
Info (12128): Elaborating entity "altera_pll" for hierarchy "clkpll:pll_inst|clkpll_0002:clkpll_inst|altera_pll:altera_pll_i" File: C:/Users/User/Desktop/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/laboratorio_3/clkpll/clkpll_0002.v Line: 85
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "clkpll:pll_inst|clkpll_0002:clkpll_inst|altera_pll:altera_pll_i" File: C:/Users/User/Desktop/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/laboratorio_3/clkpll/clkpll_0002.v Line: 85
Info (12133): Instantiated megafunction "clkpll:pll_inst|clkpll_0002:clkpll_inst|altera_pll:altera_pll_i" with the following parameter: File: C:/Users/User/Desktop/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/laboratorio_3/clkpll/clkpll_0002.v Line: 85
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "normal"
    Info (12134): Parameter "number_of_clocks" = "1"
    Info (12134): Parameter "output_clock_frequency0" = "25.175644 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "0 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "rising_edge_detector" for hierarchy "rising_edge_detector:redet_inst" File: C:/Users/User/Desktop/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/laboratorio_3/main.sv Line: 41
Info (12128): Elaborating entity "vgaController" for hierarchy "vgaController:vga_inst" File: C:/Users/User/Desktop/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/laboratorio_3/main.sv Line: 52
Info (12128): Elaborating entity "gameLogic" for hierarchy "gameLogic:game_inst" File: C:/Users/User/Desktop/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/laboratorio_3/main.sv Line: 72
Warning (10230): Verilog HDL assignment warning at gameLogic.sv(57): truncated value with size 32 to match size of target (3) File: C:/Users/User/Desktop/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/laboratorio_3/gameLogic.sv Line: 57
Warning (10230): Verilog HDL assignment warning at gameLogic.sv(92): truncated value with size 32 to match size of target (24) File: C:/Users/User/Desktop/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/laboratorio_3/gameLogic.sv Line: 92
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "board" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "board" into its bus
Info (12128): Elaborating entity "checkWinner" for hierarchy "checkWinner:winner_inst" File: C:/Users/User/Desktop/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/laboratorio_3/main.sv Line: 81
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "board" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "board_out" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "temp_board" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "board" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "board_out" into its bus
Info (12128): Elaborating entity "videoGen" for hierarchy "videoGen:video_inst" File: C:/Users/User/Desktop/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/laboratorio_3/main.sv Line: 111
Warning (10230): Verilog HDL assignment warning at videoGen.sv(28): truncated value with size 32 to match size of target (3) File: C:/Users/User/Desktop/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/laboratorio_3/videoGen.sv Line: 28
Warning (10230): Verilog HDL assignment warning at videoGen.sv(29): truncated value with size 32 to match size of target (3) File: C:/Users/User/Desktop/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/laboratorio_3/videoGen.sv Line: 29
Warning (10230): Verilog HDL assignment warning at videoGen.sv(30): truncated value with size 32 to match size of target (7) File: C:/Users/User/Desktop/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/laboratorio_3/videoGen.sv Line: 30
Warning (10230): Verilog HDL assignment warning at videoGen.sv(31): truncated value with size 32 to match size of target (7) File: C:/Users/User/Desktop/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/laboratorio_3/videoGen.sv Line: 31
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "board" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "board" into its bus
Info (278001): Inferred 4 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "videoGen:video_inst|Div0" File: C:/Users/User/Desktop/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/laboratorio_3/videoGen.sv Line: 28
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "videoGen:video_inst|Div1" File: C:/Users/User/Desktop/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/laboratorio_3/videoGen.sv Line: 29
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "videoGen:video_inst|Mod0" File: C:/Users/User/Desktop/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/laboratorio_3/videoGen.sv Line: 30
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "videoGen:video_inst|Mod1" File: C:/Users/User/Desktop/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/laboratorio_3/videoGen.sv Line: 31
Info (12130): Elaborated megafunction instantiation "videoGen:video_inst|lpm_divide:Div0" File: C:/Users/User/Desktop/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/laboratorio_3/videoGen.sv Line: 28
Info (12133): Instantiated megafunction "videoGen:video_inst|lpm_divide:Div0" with the following parameter: File: C:/Users/User/Desktop/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/laboratorio_3/videoGen.sv Line: 28
    Info (12134): Parameter "LPM_WIDTHN" = "10"
    Info (12134): Parameter "LPM_WIDTHD" = "7"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_hbm.tdf
    Info (12023): Found entity 1: lpm_divide_hbm File: C:/Users/User/Desktop/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/laboratorio_3/db/lpm_divide_hbm.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_nlh.tdf
    Info (12023): Found entity 1: sign_div_unsign_nlh File: C:/Users/User/Desktop/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/laboratorio_3/db/sign_div_unsign_nlh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_kve.tdf
    Info (12023): Found entity 1: alt_u_div_kve File: C:/Users/User/Desktop/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/laboratorio_3/db/alt_u_div_kve.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "videoGen:video_inst|lpm_divide:Div1" File: C:/Users/User/Desktop/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/laboratorio_3/videoGen.sv Line: 29
Info (12133): Instantiated megafunction "videoGen:video_inst|lpm_divide:Div1" with the following parameter: File: C:/Users/User/Desktop/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/laboratorio_3/videoGen.sv Line: 29
    Info (12134): Parameter "LPM_WIDTHN" = "10"
    Info (12134): Parameter "LPM_WIDTHD" = "7"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12130): Elaborated megafunction instantiation "videoGen:video_inst|lpm_divide:Mod0" File: C:/Users/User/Desktop/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/laboratorio_3/videoGen.sv Line: 30
Info (12133): Instantiated megafunction "videoGen:video_inst|lpm_divide:Mod0" with the following parameter: File: C:/Users/User/Desktop/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/laboratorio_3/videoGen.sv Line: 30
    Info (12134): Parameter "LPM_WIDTHN" = "10"
    Info (12134): Parameter "LPM_WIDTHD" = "7"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_k3m.tdf
    Info (12023): Found entity 1: lpm_divide_k3m File: C:/Users/User/Desktop/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/laboratorio_3/db/lpm_divide_k3m.tdf Line: 25
Info (12130): Elaborated megafunction instantiation "videoGen:video_inst|lpm_divide:Mod1" File: C:/Users/User/Desktop/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/laboratorio_3/videoGen.sv Line: 31
Info (12133): Instantiated megafunction "videoGen:video_inst|lpm_divide:Mod1" with the following parameter: File: C:/Users/User/Desktop/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/laboratorio_3/videoGen.sv Line: 31
    Info (12134): Parameter "LPM_WIDTHN" = "10"
    Info (12134): Parameter "LPM_WIDTHD" = "7"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Warning (13004): Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state.
    Warning (13310): Register "checkWinner:winner_inst|temp_board[4][0][0]" is converted into an equivalent circuit using register "checkWinner:winner_inst|temp_board[4][0][0]~_emulated" and latch "checkWinner:winner_inst|temp_board[4][0][0]~1" File: C:/Users/User/Desktop/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/laboratorio_3/checkWinner.sv Line: 24
    Warning (13310): Register "checkWinner:winner_inst|temp_board[4][1][0]" is converted into an equivalent circuit using register "checkWinner:winner_inst|temp_board[4][1][0]~_emulated" and latch "checkWinner:winner_inst|temp_board[4][1][0]~1" File: C:/Users/User/Desktop/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/laboratorio_3/checkWinner.sv Line: 24
    Warning (13310): Register "checkWinner:winner_inst|temp_board[4][2][0]" is converted into an equivalent circuit using register "checkWinner:winner_inst|temp_board[4][2][0]~_emulated" and latch "checkWinner:winner_inst|temp_board[4][2][0]~1" File: C:/Users/User/Desktop/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/laboratorio_3/checkWinner.sv Line: 24
    Warning (13310): Register "checkWinner:winner_inst|temp_board[4][3][0]" is converted into an equivalent circuit using register "checkWinner:winner_inst|temp_board[4][3][0]~_emulated" and latch "checkWinner:winner_inst|temp_board[4][3][0]~1" File: C:/Users/User/Desktop/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/laboratorio_3/checkWinner.sv Line: 24
    Warning (13310): Register "checkWinner:winner_inst|temp_board[5][0][0]" is converted into an equivalent circuit using register "checkWinner:winner_inst|temp_board[5][0][0]~_emulated" and latch "checkWinner:winner_inst|temp_board[5][0][0]~1" File: C:/Users/User/Desktop/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/laboratorio_3/checkWinner.sv Line: 24
    Warning (13310): Register "checkWinner:winner_inst|temp_board[5][1][0]" is converted into an equivalent circuit using register "checkWinner:winner_inst|temp_board[5][1][0]~_emulated" and latch "checkWinner:winner_inst|temp_board[5][1][0]~1" File: C:/Users/User/Desktop/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/laboratorio_3/checkWinner.sv Line: 24
    Warning (13310): Register "checkWinner:winner_inst|temp_board[5][2][0]" is converted into an equivalent circuit using register "checkWinner:winner_inst|temp_board[5][2][0]~_emulated" and latch "checkWinner:winner_inst|temp_board[5][2][0]~1" File: C:/Users/User/Desktop/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/laboratorio_3/checkWinner.sv Line: 24
    Warning (13310): Register "checkWinner:winner_inst|temp_board[5][3][0]" is converted into an equivalent circuit using register "checkWinner:winner_inst|temp_board[5][3][0]~_emulated" and latch "checkWinner:winner_inst|temp_board[5][3][0]~1" File: C:/Users/User/Desktop/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/laboratorio_3/checkWinner.sv Line: 24
    Warning (13310): Register "checkWinner:winner_inst|temp_board[5][4][0]" is converted into an equivalent circuit using register "checkWinner:winner_inst|temp_board[5][4][0]~_emulated" and latch "checkWinner:winner_inst|temp_board[5][4][0]~1" File: C:/Users/User/Desktop/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/laboratorio_3/checkWinner.sv Line: 24
    Warning (13310): Register "checkWinner:winner_inst|temp_board[5][5][0]" is converted into an equivalent circuit using register "checkWinner:winner_inst|temp_board[5][5][0]~_emulated" and latch "checkWinner:winner_inst|temp_board[5][5][0]~1" File: C:/Users/User/Desktop/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/laboratorio_3/checkWinner.sv Line: 24
    Warning (13310): Register "checkWinner:winner_inst|temp_board[5][6][0]" is converted into an equivalent circuit using register "checkWinner:winner_inst|temp_board[5][6][0]~_emulated" and latch "checkWinner:winner_inst|temp_board[5][6][0]~1" File: C:/Users/User/Desktop/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/laboratorio_3/checkWinner.sv Line: 24
    Warning (13310): Register "checkWinner:winner_inst|temp_board[4][4][0]" is converted into an equivalent circuit using register "checkWinner:winner_inst|temp_board[4][4][0]~_emulated" and latch "checkWinner:winner_inst|temp_board[4][4][0]~1" File: C:/Users/User/Desktop/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/laboratorio_3/checkWinner.sv Line: 24
    Warning (13310): Register "checkWinner:winner_inst|temp_board[4][5][0]" is converted into an equivalent circuit using register "checkWinner:winner_inst|temp_board[4][5][0]~_emulated" and latch "checkWinner:winner_inst|temp_board[4][5][0]~1" File: C:/Users/User/Desktop/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/laboratorio_3/checkWinner.sv Line: 24
    Warning (13310): Register "checkWinner:winner_inst|temp_board[4][6][0]" is converted into an equivalent circuit using register "checkWinner:winner_inst|temp_board[4][6][0]~_emulated" and latch "checkWinner:winner_inst|temp_board[4][6][0]~1" File: C:/Users/User/Desktop/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/laboratorio_3/checkWinner.sv Line: 24
    Warning (13310): Register "checkWinner:winner_inst|temp_board[0][0][0]" is converted into an equivalent circuit using register "checkWinner:winner_inst|temp_board[0][0][0]~_emulated" and latch "checkWinner:winner_inst|temp_board[0][0][0]~1" File: C:/Users/User/Desktop/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/laboratorio_3/checkWinner.sv Line: 24
    Warning (13310): Register "checkWinner:winner_inst|temp_board[0][1][0]" is converted into an equivalent circuit using register "checkWinner:winner_inst|temp_board[0][1][0]~_emulated" and latch "checkWinner:winner_inst|temp_board[0][1][0]~1" File: C:/Users/User/Desktop/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/laboratorio_3/checkWinner.sv Line: 24
    Warning (13310): Register "checkWinner:winner_inst|temp_board[0][2][0]" is converted into an equivalent circuit using register "checkWinner:winner_inst|temp_board[0][2][0]~_emulated" and latch "checkWinner:winner_inst|temp_board[0][2][0]~1" File: C:/Users/User/Desktop/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/laboratorio_3/checkWinner.sv Line: 24
    Warning (13310): Register "checkWinner:winner_inst|temp_board[0][3][0]" is converted into an equivalent circuit using register "checkWinner:winner_inst|temp_board[0][3][0]~_emulated" and latch "checkWinner:winner_inst|temp_board[0][3][0]~1" File: C:/Users/User/Desktop/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/laboratorio_3/checkWinner.sv Line: 24
    Warning (13310): Register "checkWinner:winner_inst|temp_board[1][0][0]" is converted into an equivalent circuit using register "checkWinner:winner_inst|temp_board[1][0][0]~_emulated" and latch "checkWinner:winner_inst|temp_board[1][0][0]~1" File: C:/Users/User/Desktop/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/laboratorio_3/checkWinner.sv Line: 24
    Warning (13310): Register "checkWinner:winner_inst|temp_board[1][1][0]" is converted into an equivalent circuit using register "checkWinner:winner_inst|temp_board[1][1][0]~_emulated" and latch "checkWinner:winner_inst|temp_board[1][1][0]~1" File: C:/Users/User/Desktop/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/laboratorio_3/checkWinner.sv Line: 24
    Warning (13310): Register "checkWinner:winner_inst|temp_board[1][2][0]" is converted into an equivalent circuit using register "checkWinner:winner_inst|temp_board[1][2][0]~_emulated" and latch "checkWinner:winner_inst|temp_board[1][2][0]~1" File: C:/Users/User/Desktop/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/laboratorio_3/checkWinner.sv Line: 24
    Warning (13310): Register "checkWinner:winner_inst|temp_board[1][3][0]" is converted into an equivalent circuit using register "checkWinner:winner_inst|temp_board[1][3][0]~_emulated" and latch "checkWinner:winner_inst|temp_board[1][3][0]~1" File: C:/Users/User/Desktop/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/laboratorio_3/checkWinner.sv Line: 24
    Warning (13310): Register "checkWinner:winner_inst|temp_board[1][4][0]" is converted into an equivalent circuit using register "checkWinner:winner_inst|temp_board[1][4][0]~_emulated" and latch "checkWinner:winner_inst|temp_board[1][4][0]~1" File: C:/Users/User/Desktop/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/laboratorio_3/checkWinner.sv Line: 24
    Warning (13310): Register "checkWinner:winner_inst|temp_board[1][5][0]" is converted into an equivalent circuit using register "checkWinner:winner_inst|temp_board[1][5][0]~_emulated" and latch "checkWinner:winner_inst|temp_board[1][5][0]~1" File: C:/Users/User/Desktop/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/laboratorio_3/checkWinner.sv Line: 24
    Warning (13310): Register "checkWinner:winner_inst|temp_board[1][6][0]" is converted into an equivalent circuit using register "checkWinner:winner_inst|temp_board[1][6][0]~_emulated" and latch "checkWinner:winner_inst|temp_board[1][6][0]~1" File: C:/Users/User/Desktop/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/laboratorio_3/checkWinner.sv Line: 24
    Warning (13310): Register "checkWinner:winner_inst|temp_board[0][4][0]" is converted into an equivalent circuit using register "checkWinner:winner_inst|temp_board[0][4][0]~_emulated" and latch "checkWinner:winner_inst|temp_board[0][4][0]~1" File: C:/Users/User/Desktop/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/laboratorio_3/checkWinner.sv Line: 24
    Warning (13310): Register "checkWinner:winner_inst|temp_board[0][5][0]" is converted into an equivalent circuit using register "checkWinner:winner_inst|temp_board[0][5][0]~_emulated" and latch "checkWinner:winner_inst|temp_board[0][5][0]~1" File: C:/Users/User/Desktop/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/laboratorio_3/checkWinner.sv Line: 24
    Warning (13310): Register "checkWinner:winner_inst|temp_board[0][6][0]" is converted into an equivalent circuit using register "checkWinner:winner_inst|temp_board[0][6][0]~_emulated" and latch "checkWinner:winner_inst|temp_board[0][6][0]~1" File: C:/Users/User/Desktop/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/laboratorio_3/checkWinner.sv Line: 24
    Warning (13310): Register "checkWinner:winner_inst|temp_board[2][0][0]" is converted into an equivalent circuit using register "checkWinner:winner_inst|temp_board[2][0][0]~_emulated" and latch "checkWinner:winner_inst|temp_board[2][0][0]~1" File: C:/Users/User/Desktop/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/laboratorio_3/checkWinner.sv Line: 24
    Warning (13310): Register "checkWinner:winner_inst|temp_board[2][1][0]" is converted into an equivalent circuit using register "checkWinner:winner_inst|temp_board[2][1][0]~_emulated" and latch "checkWinner:winner_inst|temp_board[2][1][0]~1" File: C:/Users/User/Desktop/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/laboratorio_3/checkWinner.sv Line: 24
    Warning (13310): Register "checkWinner:winner_inst|temp_board[2][2][0]" is converted into an equivalent circuit using register "checkWinner:winner_inst|temp_board[2][2][0]~_emulated" and latch "checkWinner:winner_inst|temp_board[2][2][0]~1" File: C:/Users/User/Desktop/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/laboratorio_3/checkWinner.sv Line: 24
    Warning (13310): Register "checkWinner:winner_inst|temp_board[2][3][0]" is converted into an equivalent circuit using register "checkWinner:winner_inst|temp_board[2][3][0]~_emulated" and latch "checkWinner:winner_inst|temp_board[2][3][0]~1" File: C:/Users/User/Desktop/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/laboratorio_3/checkWinner.sv Line: 24
    Warning (13310): Register "checkWinner:winner_inst|temp_board[3][0][0]" is converted into an equivalent circuit using register "checkWinner:winner_inst|temp_board[3][0][0]~_emulated" and latch "checkWinner:winner_inst|temp_board[3][0][0]~1" File: C:/Users/User/Desktop/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/laboratorio_3/checkWinner.sv Line: 24
    Warning (13310): Register "checkWinner:winner_inst|temp_board[3][1][0]" is converted into an equivalent circuit using register "checkWinner:winner_inst|temp_board[3][1][0]~_emulated" and latch "checkWinner:winner_inst|temp_board[3][1][0]~1" File: C:/Users/User/Desktop/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/laboratorio_3/checkWinner.sv Line: 24
    Warning (13310): Register "checkWinner:winner_inst|temp_board[3][2][0]" is converted into an equivalent circuit using register "checkWinner:winner_inst|temp_board[3][2][0]~_emulated" and latch "checkWinner:winner_inst|temp_board[3][2][0]~1" File: C:/Users/User/Desktop/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/laboratorio_3/checkWinner.sv Line: 24
    Warning (13310): Register "checkWinner:winner_inst|temp_board[3][3][0]" is converted into an equivalent circuit using register "checkWinner:winner_inst|temp_board[3][3][0]~_emulated" and latch "checkWinner:winner_inst|temp_board[3][3][0]~1" File: C:/Users/User/Desktop/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/laboratorio_3/checkWinner.sv Line: 24
    Warning (13310): Register "checkWinner:winner_inst|temp_board[3][4][0]" is converted into an equivalent circuit using register "checkWinner:winner_inst|temp_board[3][4][0]~_emulated" and latch "checkWinner:winner_inst|temp_board[3][4][0]~1" File: C:/Users/User/Desktop/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/laboratorio_3/checkWinner.sv Line: 24
    Warning (13310): Register "checkWinner:winner_inst|temp_board[3][5][0]" is converted into an equivalent circuit using register "checkWinner:winner_inst|temp_board[3][5][0]~_emulated" and latch "checkWinner:winner_inst|temp_board[3][5][0]~1" File: C:/Users/User/Desktop/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/laboratorio_3/checkWinner.sv Line: 24
    Warning (13310): Register "checkWinner:winner_inst|temp_board[3][6][0]" is converted into an equivalent circuit using register "checkWinner:winner_inst|temp_board[3][6][0]~_emulated" and latch "checkWinner:winner_inst|temp_board[3][6][0]~1" File: C:/Users/User/Desktop/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/laboratorio_3/checkWinner.sv Line: 24
    Warning (13310): Register "checkWinner:winner_inst|temp_board[2][4][0]" is converted into an equivalent circuit using register "checkWinner:winner_inst|temp_board[2][4][0]~_emulated" and latch "checkWinner:winner_inst|temp_board[2][4][0]~1" File: C:/Users/User/Desktop/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/laboratorio_3/checkWinner.sv Line: 24
    Warning (13310): Register "checkWinner:winner_inst|temp_board[2][5][0]" is converted into an equivalent circuit using register "checkWinner:winner_inst|temp_board[2][5][0]~_emulated" and latch "checkWinner:winner_inst|temp_board[2][5][0]~1" File: C:/Users/User/Desktop/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/laboratorio_3/checkWinner.sv Line: 24
    Warning (13310): Register "checkWinner:winner_inst|temp_board[2][6][0]" is converted into an equivalent circuit using register "checkWinner:winner_inst|temp_board[2][6][0]~_emulated" and latch "checkWinner:winner_inst|temp_board[2][6][0]~1" File: C:/Users/User/Desktop/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/laboratorio_3/checkWinner.sv Line: 24
    Warning (13310): Register "checkWinner:winner_inst|temp_board[4][0][1]" is converted into an equivalent circuit using register "checkWinner:winner_inst|temp_board[4][0][1]~_emulated" and latch "checkWinner:winner_inst|temp_board[4][0][1]~1" File: C:/Users/User/Desktop/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/laboratorio_3/checkWinner.sv Line: 24
    Warning (13310): Register "checkWinner:winner_inst|temp_board[4][1][1]" is converted into an equivalent circuit using register "checkWinner:winner_inst|temp_board[4][1][1]~_emulated" and latch "checkWinner:winner_inst|temp_board[4][1][1]~1" File: C:/Users/User/Desktop/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/laboratorio_3/checkWinner.sv Line: 24
    Warning (13310): Register "checkWinner:winner_inst|temp_board[4][2][1]" is converted into an equivalent circuit using register "checkWinner:winner_inst|temp_board[4][2][1]~_emulated" and latch "checkWinner:winner_inst|temp_board[4][2][1]~1" File: C:/Users/User/Desktop/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/laboratorio_3/checkWinner.sv Line: 24
    Warning (13310): Register "checkWinner:winner_inst|temp_board[4][3][1]" is converted into an equivalent circuit using register "checkWinner:winner_inst|temp_board[4][3][1]~_emulated" and latch "checkWinner:winner_inst|temp_board[4][3][1]~1" File: C:/Users/User/Desktop/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/laboratorio_3/checkWinner.sv Line: 24
    Warning (13310): Register "checkWinner:winner_inst|temp_board[5][0][1]" is converted into an equivalent circuit using register "checkWinner:winner_inst|temp_board[5][0][1]~_emulated" and latch "checkWinner:winner_inst|temp_board[5][0][1]~1" File: C:/Users/User/Desktop/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/laboratorio_3/checkWinner.sv Line: 24
    Warning (13310): Register "checkWinner:winner_inst|temp_board[5][1][1]" is converted into an equivalent circuit using register "checkWinner:winner_inst|temp_board[5][1][1]~_emulated" and latch "checkWinner:winner_inst|temp_board[5][1][1]~1" File: C:/Users/User/Desktop/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/laboratorio_3/checkWinner.sv Line: 24
    Warning (13310): Register "checkWinner:winner_inst|temp_board[5][2][1]" is converted into an equivalent circuit using register "checkWinner:winner_inst|temp_board[5][2][1]~_emulated" and latch "checkWinner:winner_inst|temp_board[5][2][1]~1" File: C:/Users/User/Desktop/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/laboratorio_3/checkWinner.sv Line: 24
    Warning (13310): Register "checkWinner:winner_inst|temp_board[5][3][1]" is converted into an equivalent circuit using register "checkWinner:winner_inst|temp_board[5][3][1]~_emulated" and latch "checkWinner:winner_inst|temp_board[5][3][1]~1" File: C:/Users/User/Desktop/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/laboratorio_3/checkWinner.sv Line: 24
    Warning (13310): Register "checkWinner:winner_inst|temp_board[5][4][1]" is converted into an equivalent circuit using register "checkWinner:winner_inst|temp_board[5][4][1]~_emulated" and latch "checkWinner:winner_inst|temp_board[5][4][1]~1" File: C:/Users/User/Desktop/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/laboratorio_3/checkWinner.sv Line: 24
    Warning (13310): Register "checkWinner:winner_inst|temp_board[5][5][1]" is converted into an equivalent circuit using register "checkWinner:winner_inst|temp_board[5][5][1]~_emulated" and latch "checkWinner:winner_inst|temp_board[5][5][1]~1" File: C:/Users/User/Desktop/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/laboratorio_3/checkWinner.sv Line: 24
    Warning (13310): Register "checkWinner:winner_inst|temp_board[5][6][1]" is converted into an equivalent circuit using register "checkWinner:winner_inst|temp_board[5][6][1]~_emulated" and latch "checkWinner:winner_inst|temp_board[5][6][1]~1" File: C:/Users/User/Desktop/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/laboratorio_3/checkWinner.sv Line: 24
    Warning (13310): Register "checkWinner:winner_inst|temp_board[4][4][1]" is converted into an equivalent circuit using register "checkWinner:winner_inst|temp_board[4][4][1]~_emulated" and latch "checkWinner:winner_inst|temp_board[4][4][1]~1" File: C:/Users/User/Desktop/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/laboratorio_3/checkWinner.sv Line: 24
    Warning (13310): Register "checkWinner:winner_inst|temp_board[4][5][1]" is converted into an equivalent circuit using register "checkWinner:winner_inst|temp_board[4][5][1]~_emulated" and latch "checkWinner:winner_inst|temp_board[4][5][1]~1" File: C:/Users/User/Desktop/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/laboratorio_3/checkWinner.sv Line: 24
    Warning (13310): Register "checkWinner:winner_inst|temp_board[4][6][1]" is converted into an equivalent circuit using register "checkWinner:winner_inst|temp_board[4][6][1]~_emulated" and latch "checkWinner:winner_inst|temp_board[4][6][1]~1" File: C:/Users/User/Desktop/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/laboratorio_3/checkWinner.sv Line: 24
    Warning (13310): Register "checkWinner:winner_inst|temp_board[0][0][1]" is converted into an equivalent circuit using register "checkWinner:winner_inst|temp_board[0][0][1]~_emulated" and latch "checkWinner:winner_inst|temp_board[0][0][1]~1" File: C:/Users/User/Desktop/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/laboratorio_3/checkWinner.sv Line: 24
    Warning (13310): Register "checkWinner:winner_inst|temp_board[0][1][1]" is converted into an equivalent circuit using register "checkWinner:winner_inst|temp_board[0][1][1]~_emulated" and latch "checkWinner:winner_inst|temp_board[0][1][1]~1" File: C:/Users/User/Desktop/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/laboratorio_3/checkWinner.sv Line: 24
    Warning (13310): Register "checkWinner:winner_inst|temp_board[0][2][1]" is converted into an equivalent circuit using register "checkWinner:winner_inst|temp_board[0][2][1]~_emulated" and latch "checkWinner:winner_inst|temp_board[0][2][1]~1" File: C:/Users/User/Desktop/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/laboratorio_3/checkWinner.sv Line: 24
    Warning (13310): Register "checkWinner:winner_inst|temp_board[0][3][1]" is converted into an equivalent circuit using register "checkWinner:winner_inst|temp_board[0][3][1]~_emulated" and latch "checkWinner:winner_inst|temp_board[0][3][1]~1" File: C:/Users/User/Desktop/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/laboratorio_3/checkWinner.sv Line: 24
    Warning (13310): Register "checkWinner:winner_inst|temp_board[1][0][1]" is converted into an equivalent circuit using register "checkWinner:winner_inst|temp_board[1][0][1]~_emulated" and latch "checkWinner:winner_inst|temp_board[1][0][1]~1" File: C:/Users/User/Desktop/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/laboratorio_3/checkWinner.sv Line: 24
    Warning (13310): Register "checkWinner:winner_inst|temp_board[1][1][1]" is converted into an equivalent circuit using register "checkWinner:winner_inst|temp_board[1][1][1]~_emulated" and latch "checkWinner:winner_inst|temp_board[1][1][1]~1" File: C:/Users/User/Desktop/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/laboratorio_3/checkWinner.sv Line: 24
    Warning (13310): Register "checkWinner:winner_inst|temp_board[1][2][1]" is converted into an equivalent circuit using register "checkWinner:winner_inst|temp_board[1][2][1]~_emulated" and latch "checkWinner:winner_inst|temp_board[1][2][1]~1" File: C:/Users/User/Desktop/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/laboratorio_3/checkWinner.sv Line: 24
    Warning (13310): Register "checkWinner:winner_inst|temp_board[1][3][1]" is converted into an equivalent circuit using register "checkWinner:winner_inst|temp_board[1][3][1]~_emulated" and latch "checkWinner:winner_inst|temp_board[1][3][1]~1" File: C:/Users/User/Desktop/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/laboratorio_3/checkWinner.sv Line: 24
    Warning (13310): Register "checkWinner:winner_inst|temp_board[1][4][1]" is converted into an equivalent circuit using register "checkWinner:winner_inst|temp_board[1][4][1]~_emulated" and latch "checkWinner:winner_inst|temp_board[1][4][1]~1" File: C:/Users/User/Desktop/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/laboratorio_3/checkWinner.sv Line: 24
    Warning (13310): Register "checkWinner:winner_inst|temp_board[1][5][1]" is converted into an equivalent circuit using register "checkWinner:winner_inst|temp_board[1][5][1]~_emulated" and latch "checkWinner:winner_inst|temp_board[1][5][1]~1" File: C:/Users/User/Desktop/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/laboratorio_3/checkWinner.sv Line: 24
    Warning (13310): Register "checkWinner:winner_inst|temp_board[1][6][1]" is converted into an equivalent circuit using register "checkWinner:winner_inst|temp_board[1][6][1]~_emulated" and latch "checkWinner:winner_inst|temp_board[1][6][1]~1" File: C:/Users/User/Desktop/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/laboratorio_3/checkWinner.sv Line: 24
    Warning (13310): Register "checkWinner:winner_inst|temp_board[0][4][1]" is converted into an equivalent circuit using register "checkWinner:winner_inst|temp_board[0][4][1]~_emulated" and latch "checkWinner:winner_inst|temp_board[0][4][1]~1" File: C:/Users/User/Desktop/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/laboratorio_3/checkWinner.sv Line: 24
    Warning (13310): Register "checkWinner:winner_inst|temp_board[0][5][1]" is converted into an equivalent circuit using register "checkWinner:winner_inst|temp_board[0][5][1]~_emulated" and latch "checkWinner:winner_inst|temp_board[0][5][1]~1" File: C:/Users/User/Desktop/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/laboratorio_3/checkWinner.sv Line: 24
    Warning (13310): Register "checkWinner:winner_inst|temp_board[0][6][1]" is converted into an equivalent circuit using register "checkWinner:winner_inst|temp_board[0][6][1]~_emulated" and latch "checkWinner:winner_inst|temp_board[0][6][1]~1" File: C:/Users/User/Desktop/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/laboratorio_3/checkWinner.sv Line: 24
    Warning (13310): Register "checkWinner:winner_inst|temp_board[2][0][1]" is converted into an equivalent circuit using register "checkWinner:winner_inst|temp_board[2][0][1]~_emulated" and latch "checkWinner:winner_inst|temp_board[2][0][1]~1" File: C:/Users/User/Desktop/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/laboratorio_3/checkWinner.sv Line: 24
    Warning (13310): Register "checkWinner:winner_inst|temp_board[2][1][1]" is converted into an equivalent circuit using register "checkWinner:winner_inst|temp_board[2][1][1]~_emulated" and latch "checkWinner:winner_inst|temp_board[2][1][1]~1" File: C:/Users/User/Desktop/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/laboratorio_3/checkWinner.sv Line: 24
    Warning (13310): Register "checkWinner:winner_inst|temp_board[2][2][1]" is converted into an equivalent circuit using register "checkWinner:winner_inst|temp_board[2][2][1]~_emulated" and latch "checkWinner:winner_inst|temp_board[2][2][1]~1" File: C:/Users/User/Desktop/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/laboratorio_3/checkWinner.sv Line: 24
    Warning (13310): Register "checkWinner:winner_inst|temp_board[2][3][1]" is converted into an equivalent circuit using register "checkWinner:winner_inst|temp_board[2][3][1]~_emulated" and latch "checkWinner:winner_inst|temp_board[2][3][1]~1" File: C:/Users/User/Desktop/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/laboratorio_3/checkWinner.sv Line: 24
    Warning (13310): Register "checkWinner:winner_inst|temp_board[3][0][1]" is converted into an equivalent circuit using register "checkWinner:winner_inst|temp_board[3][0][1]~_emulated" and latch "checkWinner:winner_inst|temp_board[3][0][1]~1" File: C:/Users/User/Desktop/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/laboratorio_3/checkWinner.sv Line: 24
    Warning (13310): Register "checkWinner:winner_inst|temp_board[3][1][1]" is converted into an equivalent circuit using register "checkWinner:winner_inst|temp_board[3][1][1]~_emulated" and latch "checkWinner:winner_inst|temp_board[3][1][1]~1" File: C:/Users/User/Desktop/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/laboratorio_3/checkWinner.sv Line: 24
    Warning (13310): Register "checkWinner:winner_inst|temp_board[3][2][1]" is converted into an equivalent circuit using register "checkWinner:winner_inst|temp_board[3][2][1]~_emulated" and latch "checkWinner:winner_inst|temp_board[3][2][1]~1" File: C:/Users/User/Desktop/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/laboratorio_3/checkWinner.sv Line: 24
    Warning (13310): Register "checkWinner:winner_inst|temp_board[3][3][1]" is converted into an equivalent circuit using register "checkWinner:winner_inst|temp_board[3][3][1]~_emulated" and latch "checkWinner:winner_inst|temp_board[3][3][1]~1" File: C:/Users/User/Desktop/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/laboratorio_3/checkWinner.sv Line: 24
    Warning (13310): Register "checkWinner:winner_inst|temp_board[3][4][1]" is converted into an equivalent circuit using register "checkWinner:winner_inst|temp_board[3][4][1]~_emulated" and latch "checkWinner:winner_inst|temp_board[3][4][1]~1" File: C:/Users/User/Desktop/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/laboratorio_3/checkWinner.sv Line: 24
    Warning (13310): Register "checkWinner:winner_inst|temp_board[3][5][1]" is converted into an equivalent circuit using register "checkWinner:winner_inst|temp_board[3][5][1]~_emulated" and latch "checkWinner:winner_inst|temp_board[3][5][1]~1" File: C:/Users/User/Desktop/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/laboratorio_3/checkWinner.sv Line: 24
    Warning (13310): Register "checkWinner:winner_inst|temp_board[3][6][1]" is converted into an equivalent circuit using register "checkWinner:winner_inst|temp_board[3][6][1]~_emulated" and latch "checkWinner:winner_inst|temp_board[3][6][1]~1" File: C:/Users/User/Desktop/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/laboratorio_3/checkWinner.sv Line: 24
    Warning (13310): Register "checkWinner:winner_inst|temp_board[2][4][1]" is converted into an equivalent circuit using register "checkWinner:winner_inst|temp_board[2][4][1]~_emulated" and latch "checkWinner:winner_inst|temp_board[2][4][1]~1" File: C:/Users/User/Desktop/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/laboratorio_3/checkWinner.sv Line: 24
    Warning (13310): Register "checkWinner:winner_inst|temp_board[2][5][1]" is converted into an equivalent circuit using register "checkWinner:winner_inst|temp_board[2][5][1]~_emulated" and latch "checkWinner:winner_inst|temp_board[2][5][1]~1" File: C:/Users/User/Desktop/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/laboratorio_3/checkWinner.sv Line: 24
    Warning (13310): Register "checkWinner:winner_inst|temp_board[2][6][1]" is converted into an equivalent circuit using register "checkWinner:winner_inst|temp_board[2][6][1]~_emulated" and latch "checkWinner:winner_inst|temp_board[2][6][1]~1" File: C:/Users/User/Desktop/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/laboratorio_3/checkWinner.sv Line: 24
Info (286030): Timing-Driven Synthesis is running
Info (144001): Generated suppressed messages file C:/Users/User/Desktop/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/laboratorio_3/output_files/Connect_Four.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 7 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 1196 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 9 input pins
    Info (21059): Implemented 29 output pins
    Info (21061): Implemented 1157 logic cells
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 92 warnings
    Info: Peak virtual memory: 4906 megabytes
    Info: Processing ended: Wed May  7 12:39:41 2025
    Info: Elapsed time: 00:00:06
    Info: Total CPU time (on all processors): 00:00:04


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/User/Desktop/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/laboratorio_3/output_files/Connect_Four.map.smsg.


