<DOC>
<DOCNO>EP-0649079</DOCNO> 
<TEXT>
<INVENTION-TITLE>
Regulated voltage generating circuit of bandgap type
</INVENTION-TITLE>
<CLASSIFICATIONS>G05F330	G05F308	</CLASSIFICATIONS>
<CLASSIFICATIONS-THIRD>G05F	G05F	</CLASSIFICATIONS-THIRD>
<CLASSIFICATIONS-FOURTH>G05F3	G05F3	</CLASSIFICATIONS-FOURTH>
<ABSTRACT>
-Circuit generating a reference voltage (Vref) independent of the supply voltage (Vcc) and of the temperature, including a cell (1) in which transistors (T1,T2) of different emitter areas deliver a current (Ipt) proportional to the absolute temperature. -According to the invention, the circuit includes an amplifier (2) having an input stage (T3,T4,T5,T6,25,26) of folded cascode type, as well as an output stage (T34,T56,T22,35,45,46,43) configured to produce symmetry of operation capable of eliminating first- and second-order errors in the accuracy and stability of the reference voltage (Vref) produced by the generating circuit. -Application to microelectronics. 
<
IMAGE
>
</ABSTRACT>
<APPLICANTS>
<APPLICANT-NAME>
KONINKL PHILIPS ELECTRONICS NV
</APPLICANT-NAME>
<APPLICANT-NAME>
PHILIPS ELECTRONICS NV
</APPLICANT-NAME>
<APPLICANT-NAME>
KONINKLIJKE PHILIPS ELECTRONICS N.V.
</APPLICANT-NAME>
<APPLICANT-NAME>
PHILIPS COMPOSANTS ET SEMICONDUCTEURS
</APPLICANT-NAME>
</APPLICANTS>
<INVENTORS>
<INVENTOR-NAME>
RIDGERS TIMOTHY
</INVENTOR-NAME>
<INVENTOR-NAME>
RIDGERS, TIMOTHY
</INVENTOR-NAME>
</INVENTORS>
<CLAIMS>
A stabilized voltage generator circuit comprising a cell (1) of the band-gap
type, in which a plurality of parallel-connected transistors form a compound first

transistor (T
1
) of a first conductivity type, whose emitter is connected to one end of a
first emitter resistor (12), the other end of this resistor being connected to the emitter of

a second transistor (T
2
) of the same conductivity type whose emitter area is equal to
that of one of the transistors forming the compound first transistor (T
1
), which second
transistor has its base coupled to that of the first transistor, the node between the emitter

of the second transistor and the first emitter resistor (12) being coupled to a first supply
terminal (9) via a second emitter resistor (13), which circuit further comprises an

amplifier (2) acting upon the base of the first and of the second transistor to assure
equality of the currents flowing through the first and the second transistor, respectively,

the power supply to the collectors of these transistors (T
1
, T
2
) being received from a
second supply terminal (8), characterized
 in that the collectors of the first and second
transistors are each coupled to the second supply terminal (8) by a first and a second

current source (14-15, 16-17), respectively, supplying a current of the same value,
in that the amplifier (2) has an input stage comprising two transistors (T
3
, T
4
) of a
conductivity type opposite to that of the first and second transistors (T
1
, T
2
) and having
their emitters, of equivalent area, connected to the collectors of the first and second

transistors, respectively, having their bases interconnected and coupled to the first
supply terminal (9) via a circuit (7) with a given voltage drop, and having their

collectors connected to, respectively, the input and the output of a current mirror (M) of
unity ratio, comprising transistors (T
5
, T
6
) of said first conductivity type and having
their emitters coupled to the first supply terminal (9),


in that the amplifier (2) comprises an output stage which is basically formed by a so-called
error-amplifier transistor (T
56
) of the first conductivity type, by a so-called bias
transistor (T
34
) of the second conductivity type, and by a so-called compensation
transistor (T
22
) of the first conductivity type,
in that the error-amplifier transistor (T
56
) has an emitter area equal to twice that of each 
of the transistors (T
5
, T
6
) forming the current mirror (M), has its base connected to the
output of the current mirror, has its emitter coupled to the first supply terminal (9), and

has its collector connected to the node (117) between the bases of the first (T
1
) and
second (T
2
) transistors, which node also forms the output (18) of the amplifier and
supplies the stabilized output voltage (Vref) of the circuit,
in that the bias transistor (T
34
) has an emitter area equivalent to that of the two
transistors (T
3
, T
4
) of the input stage together, has its emitter coupled to the second
supply terminal (8) via a third current source (35) supplying a current equal in value to

the sum of the currents of the first and the second current source (14-15), (16-17), has
its base connected to the bases of the two transistors (T
3
, T
4
) of the input stage, and has
its collector connected to the output node (117),
and in that the compensation transistor (T
22
) has an emitter area equal to twice that of
the second transistor (T
2
), has its base connected to the output node (117), has its
emitter coupled to the first supply terminal (9) via a resistor (43) of a value equal to

that of the second emitter resistor (13) of the cell, and has its collector connected to the
emitter of the bias transistor (T
34
).
A circuit as claimed in Claim 1, characterized in that the first and the
second current source of the cell (1) are formed by collector resistors (14-15), (16-17)

of equal values, while in the amplifier (2) the third current source is formed by another
resistor whose value is equal to half that of one of said collector resistors.
A circuit as claimed in Claim 1 or 2, characterized in that each of the
transistors (T
5
, T
6
) of the current mirror has its emitter coupled to the first supply
terminal (9) by means of an emitter resistor (25, 26) of given value, another resistor

(45-46) whose value is equal to half said given value coupling the emitter of the error-amplifier
transistor (T
56
) to the same first supply terminal.
A circuit as claimed in any one of the Claims 1 to 3, characterized in that
said second supply terminal (8) is coupled to a supply source (10) via a switching

device (11) for turning on and turning off the voltage generator circuit.
A circuit as claimed in Claim 4, characterized in that the transistors of the
second conductivity type are PNP transistors, the switching device (11) basically

comprises a p-channel field-effect transistor (T
20
) whose gate receives a control signal,
whose drain supplies the second supply terminal (8), and whose source is coupled to a

positive supply source (10) via a current-limiting resistor (31). 
A circuit as claimed in any one of the Claims 1 to 4, characterized in that
said second supply terminal (8) is coupled to a supply source (10) via a pre-regulation

circuit for the current (2.Is) with which the voltage regulator is supplied, which circuit
has an impedance which varies in the same sense as the voltage (Vcc) of the supply

source (10).
</CLAIMS>
</TEXT>
</DOC>
