<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="dac3283_init_mem_synth_1" LaunchPart="xc7k325tffg900-2" LaunchTime="1435367916">
  <File Type="RUN-CONSTRS" Name="$PDATADIR/runs/dac3283_init_mem_synth_1/constrs_in.xml"/>
  <File Type="RDS-UTIL-PB" Name="dac3283_init_mem_utilization_synth.pb"/>
  <File Type="RUN-SRCS" Name="$PDATADIR/runs/dac3283_init_mem_synth_1/sources.xml"/>
  <File Type="RDS-UTIL" Name="dac3283_init_mem_utilization_synth.rpt"/>
  <File Type="RUN-STRAT" Name="$PDATADIR/runs/dac3283_init_mem_synth_1/dac3283_init_mem_synth_1.psg"/>
  <File Type="PA-TCL" Name="dac3283_init_mem.tcl"/>
  <File Type="VDS-TIMINGSUMMARY" Name="dac3283_init_mem_timing_summary_synth.rpt"/>
  <File Type="RDS-RDS" Name="dac3283_init_mem.vds"/>
  <File Type="RDS-DCP" Name="dac3283_init_mem.dcp"/>
  <File Type="VDS-TIMING-PB" Name="dac3283_init_mem_timing_summary_synth.pb"/>
  <File Type="VDS-HWDEF" Name="dac3283_init_mem.hwdef"/>
  <FileSet Name="sources" Type="BlockSrcs" RelSrcDir="$PSRCDIR/dac3283_init_mem">
    <File Path="$PSRCDIR/sources_1/ip/blk_mem_gen_v6_3_0/dac3283_init_mem.xci">
      <FileInfo>
        <Attr Name="Library" Val="xil_defaultlib"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../../k7dsp_rtl_tutorial/RTL/Reference_Design/implementation/VHDL/Vivado/Vivado.srcs/sources_1/ip/blk_mem_gen_v6_3_0/dac3283_init_mem.xci"/>
        <Attr Name="ImportTime" Val="1355508188"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="TopModule" Val="dac3283_init_mem"/>
      <Option Name="UseBlackboxStub" Val="1"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="BlockSrcs" RelSrcDir="$PSRCDIR/dac3283_init_mem">
    <File Path="$PSRCDIR/sources_1/ip/blk_mem_gen_v6_3_0/dac3283_init_mem.xci">
      <FileInfo>
        <Attr Name="Library" Val="xil_defaultlib"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../../k7dsp_rtl_tutorial/RTL/Reference_Design/implementation/VHDL/Vivado/Vivado.srcs/sources_1/ip/blk_mem_gen_v6_3_0/dac3283_init_mem.xci"/>
        <Attr Name="ImportTime" Val="1355508188"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="TopModule" Val="dac3283_init_mem"/>
      <Option Name="UseBlackboxStub" Val="1"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2014"/>
    <Step Id="synth_design"/>
  </Strategy>
</GenRun>
