/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  reg [5:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [3:0] celloutsig_0_13z;
  wire [2:0] celloutsig_0_14z;
  wire [2:0] celloutsig_0_15z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [6:0] celloutsig_0_23z;
  reg [3:0] celloutsig_0_24z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_9z;
  wire [6:0] celloutsig_1_0z;
  wire celloutsig_1_12z;
  wire celloutsig_1_14z;
  wire [2:0] celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire [11:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [15:0] celloutsig_1_3z;
  wire [7:0] celloutsig_1_4z;
  wire [2:0] celloutsig_1_5z;
  wire [3:0] celloutsig_1_7z;
  wire [6:0] celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_18z = ~((in_data[163] | celloutsig_1_2z) & celloutsig_1_15z[2]);
  assign celloutsig_0_7z = ~((celloutsig_0_3z | in_data[14]) & celloutsig_0_2z);
  assign celloutsig_0_19z = { celloutsig_0_11z[4:3], celloutsig_0_14z[2:1], celloutsig_0_4z, celloutsig_0_17z } > { celloutsig_0_15z, celloutsig_0_18z, celloutsig_0_9z, celloutsig_0_4z };
  assign celloutsig_0_5z = { celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z } <= in_data[94:89];
  assign celloutsig_0_6z = { celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_5z } <= { in_data[35:29], celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_4z };
  assign celloutsig_0_0z = ! in_data[54:35];
  assign celloutsig_0_10z = ! { in_data[16:10], celloutsig_0_1z, celloutsig_0_7z };
  assign celloutsig_0_2z = ! in_data[67:63];
  assign celloutsig_1_12z = celloutsig_1_3z[14:12] || celloutsig_1_9z[5:3];
  assign celloutsig_1_1z = { in_data[169:166], celloutsig_1_0z } || { in_data[154:151], celloutsig_1_0z };
  assign celloutsig_0_3z = celloutsig_0_0z & ~(celloutsig_0_2z);
  assign celloutsig_1_14z = celloutsig_1_4z[5] & ~(celloutsig_1_12z);
  assign celloutsig_0_9z = celloutsig_0_1z & ~(celloutsig_0_7z);
  assign celloutsig_1_4z = { celloutsig_1_2z, celloutsig_1_0z } % { 1'h1, celloutsig_1_3z[5:1], celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_0_14z[2:1] = in_data[88] ? celloutsig_0_11z[4:3] : celloutsig_0_13z[2:1];
  assign celloutsig_1_3z = { celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_2z } | { celloutsig_1_0z[5:0], celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_2z };
  assign celloutsig_1_5z = { celloutsig_1_3z[15:14], celloutsig_1_2z } | in_data[180:178];
  assign celloutsig_0_12z = celloutsig_0_3z & celloutsig_0_9z;
  assign celloutsig_1_2z = ~^ { in_data[179:173], celloutsig_1_0z };
  assign celloutsig_0_4z = ^ { in_data[40:38], celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_0z };
  assign celloutsig_0_17z = ^ { in_data[53:48], celloutsig_0_6z };
  assign celloutsig_0_18z = ^ { celloutsig_0_11z[1], celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_10z, celloutsig_0_6z, celloutsig_0_9z, celloutsig_0_9z, celloutsig_0_13z };
  assign celloutsig_1_19z = { in_data[134:133], celloutsig_1_0z, celloutsig_1_15z } >> { celloutsig_1_4z[5:0], celloutsig_1_14z, celloutsig_1_7z, celloutsig_1_14z };
  assign celloutsig_0_23z = { celloutsig_0_14z[1], celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_14z[2:1], celloutsig_0_4z, celloutsig_0_19z } >> { in_data[48:43], celloutsig_0_19z };
  assign celloutsig_1_15z = { in_data[184:183], celloutsig_1_1z } << { celloutsig_1_5z[1:0], celloutsig_1_14z };
  assign celloutsig_0_13z = celloutsig_0_11z[3:0] << { celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_12z };
  assign celloutsig_1_0z = in_data[136:130] << in_data[118:112];
  assign celloutsig_1_7z = celloutsig_1_4z[6:3] << { celloutsig_1_3z[15], celloutsig_1_5z };
  assign celloutsig_0_15z = in_data[74:72] >>> { celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_6z };
  assign celloutsig_1_9z = celloutsig_1_3z[9:3] ^ in_data[147:141];
  always_latch
    if (!clkin_data[0]) celloutsig_0_11z = 6'h00;
    else if (!celloutsig_1_18z) celloutsig_0_11z = { celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_6z };
  always_latch
    if (clkin_data[0]) celloutsig_0_24z = 4'h0;
    else if (celloutsig_1_18z) celloutsig_0_24z = { in_data[49], celloutsig_0_17z, celloutsig_0_4z, celloutsig_0_0z };
  assign celloutsig_0_1z = ~((in_data[9] & celloutsig_0_0z) | (celloutsig_0_0z & in_data[76]));
  assign celloutsig_0_14z[0] = celloutsig_0_4z;
  assign { out_data[128], out_data[107:96], out_data[38:32], out_data[3:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_23z, celloutsig_0_24z };
endmodule
