# DESCRIPTION: Verilator output: Timestamp data for --skip-identical.  Delete at will.
C "--trace --cc --exe --build top_sim.cpp top_sim.v"
S  10445528  6556195  1668494739   382106495  1668494739   382106495 "/usr/local/bin/verilator_bin"
S      8170  6951133  1675241799   835978091  1675241799   835978091 "EX.v"
S      2139  6951132  1675352597   555781674  1675352597   555781674 "ID.v"
S       725  6951131  1675352452   293340031  1675352452   293340031 "IF.v"
S      5529  6954086  1675242496   227445459  1675242496   227445459 "MEM.v"
S      3770  6952778  1675154365   217847300  1675154365   217847300 "WB.v"
S      6291  6954116  1675098313   825333606  1675098313   825333606 "alu.v"
S       439  6954152  1675350286   670157920  1675350286   670157920 "controller.v"
S      1285  6954089  1675348611   626472714  1675348611   626472714 "defines.v"
S      2316  6954114  1675348832   571444287  1675348832   571444287 "ex.v"
S     12620  6954092  1675304543   299047855  1675304543   299047855 "id.v"
S       698  6954087  1675080208   636224276  1675080208   636224276 "if_bus.v"
S      1334  6954088  1675231527   176822951  1675231527   176822951 "if_mini_dec.v"
S      2624  6947382  1675351484   181705292  1675351484   181705292 "ifu.v"
S      5532  6954111  1675150731   972760866  1675150731   972760866 "mem.v"
T      5255  6954096  1675352644   851455216  1675352644   851455216 "obj_dir/Vtop_sim.cpp"
T      2737  6954095  1675352644   851455216  1675352644   851455216 "obj_dir/Vtop_sim.h"
T      1844  6954103  1675352644   859455167  1675352644   859455167 "obj_dir/Vtop_sim.mk"
T       769  6954093  1675352644   851455216  1675352644   851455216 "obj_dir/Vtop_sim__Syms.cpp"
T      1115  6954094  1675352644   851455216  1675352644   851455216 "obj_dir/Vtop_sim__Syms.h"
T    150727  6954098  1675352644   855455191  1675352644   855455191 "obj_dir/Vtop_sim__Trace.cpp"
T    205488  6954097  1675352644   855455191  1675352644   855455191 "obj_dir/Vtop_sim__Trace__Slow.cpp"
T    157748  6954101  1675352644   859455167  1675352644   859455167 "obj_dir/Vtop_sim___024root.cpp"
T     10584  6954099  1675352644   855455191  1675352644   855455191 "obj_dir/Vtop_sim___024root.h"
T    112924  6954100  1675352644   859455167  1675352644   859455167 "obj_dir/Vtop_sim___024root__Slow.cpp"
T       516  6954104  1675352644   859455167  1675352644   859455167 "obj_dir/Vtop_sim__ver.d"
T         0        0  1675352644   859455167  1675352644   859455167 "obj_dir/Vtop_sim__verFiles.dat"
T      1691  6954102  1675352644   859455167  1675352644   859455167 "obj_dir/Vtop_sim_classes.mk"
S      1266  6954118  1675140913   258312705  1675140913   258312705 "ram.v"
S      1269  6951128  1675168579   279160394  1675168579   279160394 "regfile.v"
S     18181  6954090  1675352588   839849853  1675352588   839849853 "top_sim.v"
S       905  6954119  1675177189   500678379  1675177189   500678379 "wb.v"
