TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page   1
C:\STMP3XXX_SDK_FIRMWARE_320_finalfix\Projects\SDK\lcdexample\player\make\ccfc598b.src
M:ADDR CODE           CYCLES LINE SOURCELINE
                                1 ; TASKING DSP2410 C compiler v1.5r1 Build 208 SN 00100122
                                2 ; options: -OG -si -DPLAYER -DALL -DD3500 -DMMC -DLIION -DPL3_FB
                                3 ;          -DSTMP_BUILD_PLAYER -DPLAYER_BUILD -DPLAYER -DSTFM1000_LCD
                                4 ;          -DFULL_PLAYER_KERNEL -DDCDC_POWER_TRANSFER -DBACKLIGHT
                                5 ;          -DWMAAPI_NO_DRM -DREVB_ENGR_BD -DSED15XX_LCD -DSYNC_LYRICS
                                6 ;          -DTUNER_STFM1000 -DFM_EUROPE_REGION -DSD_USE_100KHZ_TUNING_GRID
                                7 ;          -DNEWSHINGYIH -DREAL_I2S_DATA -DFUNCLET
                                8 ;          -DMEDIA_DDI_COUNT_HIDDEN_SYSTEM_BLOCKS -DFMTUNER -DMP3_ENCODE
                                9 ;          -DCHKDSK -DFAT16 -DDEBUG -DDEVICE_3500 -DSDK2400 -DENGR_BD
                               10 ;          -DUSE_PLAYLIST3 -DBATTERY_TYPE_LI_ION -DBATTERY_CHARGE -w68 -w66
                               11 ;          -I..\output_3500\include
                               12 ;          -I..\..\..\..\..\Projects\sdk\lcdexample\Player
                               13 ;          -I..\..\..\..\..\Projects\sdk\lcdexample\Player\Menus -I..\..
                               14 ;          -I..\..\..\..\..\inc -I..\..\..\..\..\System\Common
                               15 ;          -I..\..\..\..\..\System\Common\symbols
                               16 ;          -I..\..\..\..\..\Projects\sdk\lcdexample\Player\Display
                               17 ;          -I..\..\..\..\..\Algorithms\DRM\janus\src\h
                               18 ;          -I..\..\..\..\..\FileSystem\Fat32\h
                               19 ;          -I..\..\..\..\..\FileSystem\Fat32\cmp\cmp_stdtype
                               20 ;          -I..\..\..\..\..\FileSystem\Fat32\cmp\cmp_debug
                               21 ;          -I..\..\..\..\..\FileSystem\Fat32\cmp\cmp_file_system
                               22 ;          -I..\..\..\..\..\DeviceDriver\Media\cmp\cmp_media_nand -I -I
                               23 ;          -I..\..\..\..\..\system\common\resourcemanager -I..\..\..\..\..\inc
                               24 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\include
                               25 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\DDI\DataDrive\include
                               26 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\DDI\include
                               27 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\HAL\include
                               28 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\DDI\DataDrive
                               29 ;          -I..\..\..\..\..\devicedriver\media\ddildl\include
                               30 ;          -I..\..\..\..\..\FileSystem\Fat32\h
                               31 ;          -I..\..\..\..\..\FileSystem\Fat32\cmp\cmp_stdtype
                               32 ;          -I..\..\..\..\..\FileSystem\Fat32\cmp\cmp_debug
                               33 ;          -I..\..\..\..\..\FileSystem\Fat32\cmp\cmp_file_system
                               34 ;          -I..\..\..\..\..\DeviceDriver\Media\cmp\cmp_media_nand
                               35 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\include
                               36 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\DDI\Common\include
                               37 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\DDI\include
                               38 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\HAL\include
                               39 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\DDI\Common
                               40 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\include
                               41 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\DDI\SystemDrive\include
                               42 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\DDI\include
                               43 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\HAL\include
                               44 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\DDI\SystemDrive
                               45 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\include
                               46 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\DDI\Media\include
                               47 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\DDI\include
                               48 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\HAL\include
                               49 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\DDI\Media
                               50 ;          -I..\..\..\..\..\devicedriver\media\include
                               51 ;          -I..\..\..\..\..\devicedriver\media\ddildl
                               52 ;          -I..\..\..\..\..\devicedriver\media\ddildl\include
                               53 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\DDI\Common\include
                               54 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\DDI\include
                               55 ;          -I..\..\..\..\..\DeviceDriver\Media\MediaTypeNAND\HAL
                               56 ;          -I..\..\..\..\..\DeviceDriver\Media\MediaTypeNAND\HAL\include
                               57 ;          -I..\..\..\..\..\DeviceDriver\Media\include
                               58 ;          -I..\..\..\..\..\DeviceDriver\Media\PortHIL\GPFlash\include
                               59 ;          -I..\..\..\..\..\DeviceDriver\Media\PortHIL\GPFlash
                               60 ;          -I..\..\..\..\..\devicedriver\media\ddildl
                               61 ;          -I..\..\..\..\..\devicedriver\media\ddildl\include
                               62 ;          -I..\..\..\..\..\libsource\sysserialnumber
                               63 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeMMC\DDI\include
                               64 ;          -I..\..\..\..\..\devicedriver\media\ddildl\include
                               65 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeMMC\DDI\include
                               66 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeMMC\DDI\Media
                               67 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeMMC\HAL\include
                               68 ;          -I..\..\..\..\..\FileSystem\Fat32\h
                               69 ;          -I..\..\..\..\..\FileSystem\Fat32\cmp\cmp_stdtype
                               70 ;          -I..\..\..\..\..\FileSystem\Fat32\cmp\cmp_debug
                               71 ;          -I..\..\..\..\..\FileSystem\Fat32\cmp\cmp_file_system
                               72 ;          -I..\..\..\..\..\DeviceDriver\Media\cmp\cmp_media_nand
                               73 ;          -I..\..\..\..\..\DeviceDriver\Media\MediaTypeNAND\HAL\include
                               74 ;          -I..\..\..\..\..\System\MsgModules\Software\Effects\srswow
                               75 ;          -I..\..\..\..\..\System\Common\rtcaccess
                               76 ;          -I..\..\..\..\..\System\Common\playlist3
                               77 ;          -I..\..\..\..\..\System\Common\record
                               78 ;          -I..\..\..\..\..\System\Common\mp3filename
                               79 ;          -I..\..\..\..\..\FileSystem\chkdsk\include
                               80 ;          -I..\..\..\..\..\FileSystem\Fat32\h -DFULL_PLAYER_KERNEL
                               81 ;          -DSYNC_LYRICS -DMP3_ENCODE -DBATTERY_TYPE_LI_ION -Dk_opt_single_fat
                               82 ;          -DPL3_FB -g -O2 -R -Cs -DMS_ADPCM -DIMA_ADPCM -DWINDOWS_PCM
                               83 ;          -I..\..\..\..\..\System\MsgModules\Software\musiclib\ghdr
                               84 ;          -I..\..\..\..\..\devicedriver\display
                               85 ;          -I..\..\..\..\..\System\MsgModules\Hardware\Display -MmyL
                               86 
                               94 
                               95 ; playmodemenu.c:
                               96 ; 1    |////////////////////////////////////////////////////////////////////////////////
                               97 ; 2    |// Copyright (c) SigmaTel, Inc. 2003
                               98 ; 3    |// Filename: playmodemenu.c
                               99 ; 4    |//
                              100 ; 5    |////////////////////////////////////////////////////////////////////////////////
                              101 ; 6    |
                              102 ; 7    |
                              103 ; 8    |#include "exec.h"
                              104 
                              106 
                              107 ; 1    |#ifndef EXEC_H
                              108 ; 2    |#define EXEC_H
                              109 ; 3    |
                              110 ; 4    |
                              111 ; 5    |void _reentrant SysPostMessage(int iLength,...);
                              112 ; 6    |int _asmfunc GetMessage(struct MessageQueueDescriptor*,struct CMessage * );
                              113 ; 7    |long _asmfunc SysGetCurrentTime(void);
                              114 ; 8    |
                              115 ; 9    |
                              116 ; 10   |#endif
                              117 
                              119 
                              120 ; 9    |#include "types.h"
                              121 
                              123 
                              124 ; 1    |////////////////////////////////////////////////////////////////////////////////
                              125 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                              126 ; 3    |//
                              127 ; 4    |// Filename: types.h
                              128 ; 5    |// Description: Standard data types
                              129 ; 6    |////////////////////////////////////////////////////////////////////////////////
                              130 ; 7    |
                              131 ; 8    |#ifndef _TYPES_H
                              132 ; 9    |#define _TYPES_H
                              133 ; 10   |
                              134 ; 11   |// TODO:  move this outta here!
                              135 ; 12   |#if !defined(NOERROR)
                              136 ; 13   |#define NOERROR 0
                              137 ; 14   |#define SUCCESS 0
                              138 ; 15   |#endif 
                              139 ; 16   |#if !defined(SUCCESS)
                              140 ; 17   |#define SUCCESS  0
                              141 ; 18   |#endif
                              142 ; 19   |#if !defined(ERROR)
                              143 ; 20   |#define ERROR   -1
                              144 ; 21   |#endif
                              145 ; 22   |#if !defined(FALSE)
                              146 ; 23   |#define FALSE 0
                              147 ; 24   |#endif
                              148 ; 25   |#if !defined(TRUE)
                              149 ; 26   |#define TRUE  1
                              150 ; 27   |#endif
                              151 ; 28   |
                              152 ; 29   |#if !defined(NULL)
                              153 ; 30   |#define NULL 0
                              154 ; 31   |#endif
                              155 ; 32   |
                              156 ; 33   |#define MAX_INT     0x7FFFFF
                              157 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                              158 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                              159 ; 36   |#define MAX_ULONG   (-1) 
                              160 ; 37   |
                              161 ; 38   |#define WORD_SIZE   24              // word size in bits
                              162 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                              163 ; 40   |
                              164 ; 41   |
                              165 ; 42   |#define BYTE    unsigned char       // btVarName
                              166 ; 43   |#define CHAR    signed char         // cVarName
                              167 ; 44   |#define USHORT  unsigned short      // usVarName
                              168 ; 45   |#define SHORT   unsigned short      // sVarName
                              169 ; 46   |#define WORD    unsigned int        // wVarName
                              170 ; 47   |#define INT     signed int          // iVarName
                              171 ; 48   |#define DWORD   unsigned long       // dwVarName
                              172 ; 49   |#define LONG    signed long         // lVarName
                              173 ; 50   |#define BOOL    unsigned int        // bVarName
                              174 ; 51   |#define FRACT   _fract              // frVarName
                              175 ; 52   |#define LFRACT  long _fract         // lfrVarName
                              176 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                              177 ; 54   |#define FLOAT   float               // fVarName
                              178 ; 55   |#define DBL     double              // dVarName
                              179 ; 56   |#define ENUM    enum                // eVarName
                              180 ; 57   |#define CMX     _complex            // cmxVarName
                              181 ; 58   |typedef WORD UCS3;                   // 
                              182 ; 59   |
                              183 ; 60   |#define UINT16  unsigned short
                              184 ; 61   |#define UINT8   unsigned char   
                              185 ; 62   |#define UINT32  unsigned long
                              186 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port exisiting code to only use 48 bit
                              187 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port exisiting code to only use 48 bit
                              188 ; 65   |#define WCHAR   UINT16
                              189 ; 66   |
                              190 ; 67   |//UINT128 is 16 bytes or 6 words
                              191 ; 68   |typedef struct UINT128_3500 {   
                              192 ; 69   |    int val[6];     
                              193 ; 70   |} UINT128_3500;
                              194 ; 71   |
                              195 ; 72   |#define UINT128   UINT128_3500
                              196 ; 73   |
                              197 ; 74   |// Little endian word packed byte strings:   
                              198 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                              199 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                              200 ; 77   |// Little endian word packed byte strings:   
                              201 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                              202 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                              203 ; 80   |
                              204 ; 81   |// Declare Memory Spaces To Use When Coding
                              205 ; 82   |// A. Sector Buffers
                              206 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                              207 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                              208 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                              209 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                              210 
                              212 
                              213 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                              214 ; 88   |// B. Media DDI Memory
                              215 ; 89   |#define MEDIA_DDI_MEM _Y
                              216 ; 90   |
                              217 ; 91   |
                              218 ; 92   |
                              219 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                              220 ; 94   |// Examples of circular pointers:
                              221 ; 95   |//    INT CIRC cpiVarName
                              222 ; 96   |//    DWORD CIRC cpdwVarName
                              223 ; 97   |
                              224 ; 98   |#define RETCODE INT                 // rcVarName
                              225 ; 99   |
                              226 ; 100  |// generic bitfield structure
                              227 ; 101  |struct Bitfield {
                              228 ; 102  |    unsigned int B0  :1;
                              229 ; 103  |    unsigned int B1  :1;
                              230 ; 104  |    unsigned int B2  :1;
                              231 ; 105  |    unsigned int B3  :1;
                              232 ; 106  |    unsigned int B4  :1;
                              233 ; 107  |    unsigned int B5  :1;
                              234 ; 108  |    unsigned int B6  :1;
                              235 ; 109  |    unsigned int B7  :1;
                              236 ; 110  |    unsigned int B8  :1;
                              237 ; 111  |    unsigned int B9  :1;
                              238 ; 112  |    unsigned int B10 :1;
                              239 ; 113  |    unsigned int B11 :1;
                              240 ; 114  |    unsigned int B12 :1;
                              241 ; 115  |    unsigned int B13 :1;
                              242 ; 116  |    unsigned int B14 :1;
                              243 ; 117  |    unsigned int B15 :1;
                              244 ; 118  |    unsigned int B16 :1;
                              245 ; 119  |    unsigned int B17 :1;
                              246 ; 120  |    unsigned int B18 :1;
                              247 ; 121  |    unsigned int B19 :1;
                              248 ; 122  |    unsigned int B20 :1;
                              249 ; 123  |    unsigned int B21 :1;
                              250 ; 124  |    unsigned int B22 :1;
                              251 ; 125  |    unsigned int B23 :1;
                              252 ; 126  |};
                              253 ; 127  |
                              254 ; 128  |union BitInt {
                              255 ; 129  |        struct Bitfield B;
                              256 ; 130  |        int        I;
                              257 ; 131  |};
                              258 ; 132  |
                              259 ; 133  |#define MAX_MSG_LENGTH 10
                              260 ; 134  |struct CMessage
                              261 ; 135  |{
                              262 ; 136  |        unsigned int m_uLength;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page   2

M:ADDR CODE           CYCLES LINE SOURCELINE
                              263 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                              264 ; 138  |};
                              265 ; 139  |
                              266 ; 140  |typedef struct {
                              267 ; 141  |    WORD m_wLength;
                              268 ; 142  |    WORD m_wMessage;
                              269 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                              270 ; 144  |} Message;
                              271 ; 145  |
                              272 ; 146  |struct MessageQueueDescriptor
                              273 ; 147  |{
                              274 ; 148  |        int *m_pBase;
                              275 ; 149  |        int m_iModulo;
                              276 ; 150  |        int m_iSize;
                              277 ; 151  |        int *m_pHead;
                              278 ; 152  |        int *m_pTail;
                              279 ; 153  |};
                              280 ; 154  |
                              281 ; 155  |struct ModuleEntry
                              282 ; 156  |{
                              283 ; 157  |    int m_iSignaledEventMask;
                              284 ; 158  |    int m_iWaitEventMask;
                              285 ; 159  |    int m_iResourceOfCode;
                              286 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                              287 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescriptor *);
                              288 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                              289 ; 163  |    int m_uTimeOutHigh;
                              290 ; 164  |    int m_uTimeOutLow;
                              291 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                              292 ; 166  |};
                              293 ; 167  |
                              294 ; 168  |union WaitMask{
                              295 ; 169  |    struct B{
                              296 ; 170  |        unsigned int m_bNone     :1;
                              297 ; 171  |        unsigned int m_bMessage  :1;
                              298 ; 172  |        unsigned int m_bTimer    :1;
                              299 ; 173  |        unsigned int m_bButton   :1;
                              300 ; 174  |    } B;
                              301 ; 175  |    int I;
                              302 ; 176  |} ;
                              303 ; 177  |
                              304 ; 178  |
                              305 ; 179  |struct Button {
                              306 ; 180  |        WORD wButtonEvent;
                              307 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                              308 ; 182  |};
                              309 ; 183  |
                              310 ; 184  |struct Message {
                              311 ; 185  |        WORD wMsgLength;
                              312 ; 186  |        WORD wMsgCommand;
                              313 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                              314 ; 188  |};
                              315 ; 189  |
                              316 ; 190  |union EventTypes {
                              317 ; 191  |        struct CMessage msg;
                              318 ; 192  |        struct Button Button ;
                              319 ; 193  |        struct Message Message;
                              320 ; 194  |};
                              321 ; 195  |
                              322 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                              323 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                              324 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                              325 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                              326 ; 200  |
                              327 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                              328 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                              329 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                              330 ; 204  |
                              331 ; 205  |#if DEBUG
                              332 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                              333 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                              334 ; 208  |#else 
                              335 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rather than halt or reset. 
                              336 ; 210  |#define DebugBuildAssert(x)    
                              337 ; 211  |#endif
                              338 ; 212  |
                              339 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                              340 ; 214  |//  #pragma asm
                              341 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                              342 ; 216  |//  #pragma endasm
                              343 ; 217  |
                              344 ; 218  |
                              345 ; 219  |#ifdef COLOR_262K
                              346 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b)) >> 2)    //262k
                              347 ; 221  |#elif defined(COLOR_65K)
                              348 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)) >> 3)  //65k
                              349 ; 223  |#else
                              350 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >> 4)
                              351 ; 225  |#endif
                              352 ; 226  |    
                              353 ; 227  |#endif // #ifndef _TYPES_H
                              354 
                              356 
                              357 ; 10   |#include "menumanager.h"
                              358 
                              360 
                              361 ; 1    |#ifndef _EXEC_H
                              362 ; 2    |#define _EXEC_H
                              363 ; 3    |
                              364 ; 4    |#include "types.h"
                              365 
                              367 
                              368 ; 1    |////////////////////////////////////////////////////////////////////////////////
                              369 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                              370 ; 3    |//
                              371 ; 4    |// Filename: types.h
                              372 ; 5    |// Description: Standard data types
                              373 ; 6    |////////////////////////////////////////////////////////////////////////////////
                              374 ; 7    |
                              375 ; 8    |#ifndef _TYPES_H
                              376 ; 9    |#define _TYPES_H
                              377 ; 10   |
                              378 ; 11   |// TODO:  move this outta here!
                              379 ; 12   |#if !defined(NOERROR)
                              380 ; 13   |#define NOERROR 0
                              381 ; 14   |#define SUCCESS 0
                              382 ; 15   |#endif 
                              383 ; 16   |#if !defined(SUCCESS)
                              384 ; 17   |#define SUCCESS  0
                              385 ; 18   |#endif
                              386 ; 19   |#if !defined(ERROR)
                              387 ; 20   |#define ERROR   -1
                              388 ; 21   |#endif
                              389 ; 22   |#if !defined(FALSE)
                              390 ; 23   |#define FALSE 0
                              391 ; 24   |#endif
                              392 ; 25   |#if !defined(TRUE)
                              393 ; 26   |#define TRUE  1
                              394 ; 27   |#endif
                              395 ; 28   |
                              396 ; 29   |#if !defined(NULL)
                              397 ; 30   |#define NULL 0
                              398 ; 31   |#endif
                              399 ; 32   |
                              400 ; 33   |#define MAX_INT     0x7FFFFF
                              401 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                              402 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                              403 ; 36   |#define MAX_ULONG   (-1) 
                              404 ; 37   |
                              405 ; 38   |#define WORD_SIZE   24              // word size in bits
                              406 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                              407 ; 40   |
                              408 ; 41   |
                              409 ; 42   |#define BYTE    unsigned char       // btVarName
                              410 ; 43   |#define CHAR    signed char         // cVarName
                              411 ; 44   |#define USHORT  unsigned short      // usVarName
                              412 ; 45   |#define SHORT   unsigned short      // sVarName
                              413 ; 46   |#define WORD    unsigned int        // wVarName
                              414 ; 47   |#define INT     signed int          // iVarName
                              415 ; 48   |#define DWORD   unsigned long       // dwVarName
                              416 ; 49   |#define LONG    signed long         // lVarName
                              417 ; 50   |#define BOOL    unsigned int        // bVarName
                              418 ; 51   |#define FRACT   _fract              // frVarName
                              419 ; 52   |#define LFRACT  long _fract         // lfrVarName
                              420 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                              421 ; 54   |#define FLOAT   float               // fVarName
                              422 ; 55   |#define DBL     double              // dVarName
                              423 ; 56   |#define ENUM    enum                // eVarName
                              424 ; 57   |#define CMX     _complex            // cmxVarName
                              425 ; 58   |typedef WORD UCS3;                   // 
                              426 ; 59   |
                              427 ; 60   |#define UINT16  unsigned short
                              428 ; 61   |#define UINT8   unsigned char   
                              429 ; 62   |#define UINT32  unsigned long
                              430 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port exisiting code to only use 48 bit
                              431 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port exisiting code to only use 48 bit
                              432 ; 65   |#define WCHAR   UINT16
                              433 ; 66   |
                              434 ; 67   |//UINT128 is 16 bytes or 6 words
                              435 ; 68   |typedef struct UINT128_3500 {   
                              436 ; 69   |    int val[6];     
                              437 ; 70   |} UINT128_3500;
                              438 ; 71   |
                              439 ; 72   |#define UINT128   UINT128_3500
                              440 ; 73   |
                              441 ; 74   |// Little endian word packed byte strings:   
                              442 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                              443 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                              444 ; 77   |// Little endian word packed byte strings:   
                              445 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                              446 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                              447 ; 80   |
                              448 ; 81   |// Declare Memory Spaces To Use When Coding
                              449 ; 82   |// A. Sector Buffers
                              450 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                              451 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                              452 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                              453 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                              454 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                              455 ; 88   |// B. Media DDI Memory
                              456 ; 89   |#define MEDIA_DDI_MEM _Y
                              457 ; 90   |
                              458 ; 91   |
                              459 ; 92   |
                              460 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                              461 ; 94   |// Examples of circular pointers:
                              462 ; 95   |//    INT CIRC cpiVarName
                              463 ; 96   |//    DWORD CIRC cpdwVarName
                              464 ; 97   |
                              465 ; 98   |#define RETCODE INT                 // rcVarName
                              466 ; 99   |
                              467 ; 100  |// generic bitfield structure
                              468 ; 101  |struct Bitfield {
                              469 ; 102  |    unsigned int B0  :1;
                              470 ; 103  |    unsigned int B1  :1;
                              471 ; 104  |    unsigned int B2  :1;
                              472 ; 105  |    unsigned int B3  :1;
                              473 ; 106  |    unsigned int B4  :1;
                              474 ; 107  |    unsigned int B5  :1;
                              475 ; 108  |    unsigned int B6  :1;
                              476 ; 109  |    unsigned int B7  :1;
                              477 ; 110  |    unsigned int B8  :1;
                              478 ; 111  |    unsigned int B9  :1;
                              479 ; 112  |    unsigned int B10 :1;
                              480 ; 113  |    unsigned int B11 :1;
                              481 ; 114  |    unsigned int B12 :1;
                              482 ; 115  |    unsigned int B13 :1;
                              483 ; 116  |    unsigned int B14 :1;
                              484 ; 117  |    unsigned int B15 :1;
                              485 ; 118  |    unsigned int B16 :1;
                              486 ; 119  |    unsigned int B17 :1;
                              487 ; 120  |    unsigned int B18 :1;
                              488 ; 121  |    unsigned int B19 :1;
                              489 ; 122  |    unsigned int B20 :1;
                              490 ; 123  |    unsigned int B21 :1;
                              491 ; 124  |    unsigned int B22 :1;
                              492 ; 125  |    unsigned int B23 :1;
                              493 ; 126  |};
                              494 ; 127  |
                              495 ; 128  |union BitInt {
                              496 ; 129  |        struct Bitfield B;
                              497 ; 130  |        int        I;
                              498 ; 131  |};
                              499 ; 132  |
                              500 ; 133  |#define MAX_MSG_LENGTH 10
                              501 ; 134  |struct CMessage
                              502 ; 135  |{
                              503 ; 136  |        unsigned int m_uLength;
                              504 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                              505 ; 138  |};
                              506 ; 139  |
                              507 ; 140  |typedef struct {
                              508 ; 141  |    WORD m_wLength;
                              509 ; 142  |    WORD m_wMessage;
                              510 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                              511 ; 144  |} Message;
                              512 ; 145  |
                              513 ; 146  |struct MessageQueueDescriptor
                              514 ; 147  |{
                              515 ; 148  |        int *m_pBase;
                              516 ; 149  |        int m_iModulo;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page   3

M:ADDR CODE           CYCLES LINE SOURCELINE
                              517 ; 150  |        int m_iSize;
                              518 ; 151  |        int *m_pHead;
                              519 ; 152  |        int *m_pTail;
                              520 ; 153  |};
                              521 ; 154  |
                              522 ; 155  |struct ModuleEntry
                              523 ; 156  |{
                              524 ; 157  |    int m_iSignaledEventMask;
                              525 ; 158  |    int m_iWaitEventMask;
                              526 ; 159  |    int m_iResourceOfCode;
                              527 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                              528 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescriptor *);
                              529 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                              530 ; 163  |    int m_uTimeOutHigh;
                              531 ; 164  |    int m_uTimeOutLow;
                              532 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                              533 ; 166  |};
                              534 ; 167  |
                              535 ; 168  |union WaitMask{
                              536 ; 169  |    struct B{
                              537 ; 170  |        unsigned int m_bNone     :1;
                              538 ; 171  |        unsigned int m_bMessage  :1;
                              539 ; 172  |        unsigned int m_bTimer    :1;
                              540 ; 173  |        unsigned int m_bButton   :1;
                              541 ; 174  |    } B;
                              542 ; 175  |    int I;
                              543 ; 176  |} ;
                              544 ; 177  |
                              545 ; 178  |
                              546 ; 179  |struct Button {
                              547 ; 180  |        WORD wButtonEvent;
                              548 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                              549 ; 182  |};
                              550 ; 183  |
                              551 ; 184  |struct Message {
                              552 ; 185  |        WORD wMsgLength;
                              553 ; 186  |        WORD wMsgCommand;
                              554 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                              555 ; 188  |};
                              556 ; 189  |
                              557 ; 190  |union EventTypes {
                              558 ; 191  |        struct CMessage msg;
                              559 ; 192  |        struct Button Button ;
                              560 ; 193  |        struct Message Message;
                              561 ; 194  |};
                              562 ; 195  |
                              563 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                              564 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                              565 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                              566 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                              567 ; 200  |
                              568 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                              569 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                              570 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                              571 ; 204  |
                              572 ; 205  |#if DEBUG
                              573 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                              574 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                              575 ; 208  |#else 
                              576 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rather than halt or reset. 
                              577 ; 210  |#define DebugBuildAssert(x)    
                              578 ; 211  |#endif
                              579 ; 212  |
                              580 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                              581 ; 214  |//  #pragma asm
                              582 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                              583 ; 216  |//  #pragma endasm
                              584 ; 217  |
                              585 ; 218  |
                              586 ; 219  |#ifdef COLOR_262K
                              587 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b)) >> 2)    //262k
                              588 ; 221  |#elif defined(COLOR_65K)
                              589 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)) >> 3)  //65k
                              590 ; 223  |#else
                              591 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >> 4)
                              592 ; 225  |#endif
                              593 ; 226  |    
                              594 ; 227  |#endif // #ifndef _TYPES_H
                              595 
                              597 
                              598 ; 5    |
                              599 ; 6    |int _asmfunc SysWaitOnEvent(unsigned int uEvent,struct CMessage *,int uLength);
                              600 ; 7    |int _asmfunc SysCallFunction(unsigned int RESOURCE,int _reentrant (int,int,int*),  int, int, int *);
                              601 ; 8    |
                              602 ; 9    |#if !defined(NULL)
                              603 ; 10   |#define NULL 0
                              604 ; 11   |#endif 
                              605 ; 12   |
                              606 ; 13   |#if !defined(FALSE)
                              607 ; 14   |#define FALSE 0
                              608 ; 15   |#endif
                              609 ; 16   |#if !defined(TRUE)
                              610 ; 17   |#define TRUE  !FALSE
                              611 ; 18   |#endif
                              612 ; 19   |
                              613 ; 20   |// The same memory location contains either a menu message or button event. 
                              614 ; 21   |// The button info is stored in the first word or the entire message is stored.
                              615 ; 22   |
                              616 ; 23   |// CMessage is kept for backards compatibility.
                              617 ; 24   |// The union and 2 new structures are added to aid in readability.
                              618 ; 25   |
                              619 ; 26   |
                              620 ; 27   |#include "messages.h"
                              621 
                              623 
                              624 ; 1    |/////////////////////////////////////////////////////////////////////////////////
                              625 ; 2    |// Copyright(C) SigmaTel, Inc. 2000
                              626 ; 3    |// Message defs
                              627 ; 4    |/////////////////////////////////////////////////////////////////////////////////
                              628 ; 5    |
                              629 ; 6    |#if (!defined(MSGEQU_INC))
                              630 ; 7    |#define MSGEQU_INC 1
                              631 ; 8    |
                              632 ; 9    |
                              633 ; 10   |#define MAX_MODULE_SIZE   (lc_u_eP_Module_overlay-lc_u_bP_Module_overlay)*3
                              634 ; 11   |
                              635 ; 12   |
                              636 ; 13   |#define MSG_TYPE_DECODER 0x000000
                              637 ; 14   |#define MSG_TYPE_ENCODER 0x010000
                              638 ; 15   |#define MSG_TYPE_PARSER 0x020000
                              639 ; 16   |#define MSG_TYPE_LCD 0x030000
                              640 ; 17   |#define MSG_TYPE_MIXER 0x040000
                              641 ; 18   |#define MSG_TYPE_SYSTEM 0x050000
                              642 ; 19   |#define MSG_TYPE_MENU 0x060000
                              643 ; 20   |#define MSG_TYPE_LED 0x070000
                              644 ; 21   |#define MSG_TYPE_TUNER 0x080000
                              645 ; 22   |#define MSG_TYPE_CHARLCD 0x030000
                              646 ; 23   |#define MSG_TYPE_SOFT_TIMER 0x090000
                              647 ; 24   |// Equalizer and other effects
                              648 ; 25   |#define MSG_TYPE_GEQ 0x0a0000             
                              649 ; 26   |#if (defined(USE_PLAYLIST3))
                              650 ; 27   |#define MSG_TYPE_MUSICLIB_PLAY 0x0b0000
                              651 ; 28   |#define MSG_TYPE_MUSICLIB_BROWSE 0x0c0000
                              652 ; 29   |#define MSG_TYPE_MUSICLIB_PLAYALLNEXT 0x0d0000
                              653 ; 30   |#define MSG_TYPE_MUSICLIB_PLAYALLPREV 0x0e0000
                              654 ; 31   |#define MSG_TYPE_MUSICLIB_SHUFFLE 0x0f0000
                              655 ; 32   |#define MSG_TYPE_MUSICLIB_VOICE 0x100000
                              656 ; 33   |#define MSG_TYPE_MUSICLIB_VOICEPLAY 0x110000
                              657 ; 34   |#define MSG_TYPE_MUSICLIB_MERGE 0x120000
                              658 ; 35   |#endif // IF (@def(USE_PLAYLIST3))
                              659 ; 36   |#if defined(USE_PLAYLIST5)
                              660 ; 37   |#define MSG_TYPE_PL5_PLAYBACK 0x0b0000
                              661 ; 38   |#define MSG_TYPE_PL5_BROWSE 0x0c0000
                              662 ; 39   |#endif // if @def('USE_PLAYLIST5')
                              663 ; 40   |
                              664 ; 41   |// Message Structure Offsets
                              665 ; 42   |#define MSG_Length 0
                              666 ; 43   |#define MSG_ID 1
                              667 ; 44   |#define MSG_Argument1 2
                              668 ; 45   |#define MSG_Argument2 3
                              669 ; 46   |#define MSG_Argument3 4
                              670 ; 47   |#define MSG_Argument4 5
                              671 ; 48   |#define MSG_Argument5 6
                              672 ; 49   |#define MSG_Argument6 7
                              673 ; 50   |
                              674 ; 51   |
                              675 ; 52   |
                              676 ; 53   |// LCD Message IDs
                              677 ; 54   |#define LCD_FIRST_MSG_ID MSG_TYPE_LCD+0
                              678 ; 55   |#define LCD_CLEAR_RANGE MSG_TYPE_LCD+0
                              679 ; 56   |#define LCD_PRINT_RANGE_RSRC MSG_TYPE_LCD+1
                              680 ; 57   |#define LCD_PRINT_RANGE_ADDR MSG_TYPE_LCD+2
                              681 ; 58   |#define LCD_PRINT_RANGE_INV_RSRC MSG_TYPE_LCD+3
                              682 ; 59   |#define LCD_PRINT_RANGE_INV_ADDR MSG_TYPE_LCD+4
                              683 ; 60   |#define LCD_PRINT_RANGE_FILE MSG_TYPE_LCD+5
                              684 ; 61   |#define LCD_PRINT_RANGE_INV_FILE MSG_TYPE_LCD+6
                              685 ; 62   |#define LCD_PRINT_STRING_RSRC MSG_TYPE_LCD+7
                              686 ; 63   |#define LCD_PRINT_STRING_ADDR MSG_TYPE_LCD+8
                              687 ; 64   |#define LCD_PRINT_STRING_INV_RSRC MSG_TYPE_LCD+9
                              688 ; 65   |#define LCD_PRINT_STRING_INV_ADDR MSG_TYPE_LCD+10
                              689 ; 66   |#define LCD_SCROLL_DISPLAY MSG_TYPE_LCD+11
                              690 ; 67   |#define LCD_READ_LCD_ADDR MSG_TYPE_LCD+12
                              691 ; 68   |#define LCD_SET_CONTRAST MSG_TYPE_LCD+13
                              692 ; 69   |#define LCD_INC_CONTRAST MSG_TYPE_LCD+14
                              693 ; 70   |#define LCD_DEC_CONTRAST MSG_TYPE_LCD+15
                              694 ; 71   |#define LCD_BACKLIGHT_ON MSG_TYPE_LCD+16
                              695 ; 72   |#define LCD_BACKLIGHT_OFF MSG_TYPE_LCD+17
                              696 ; 73   |#define LCD_SET_FONT MSG_TYPE_LCD+18
                              697 ; 74   |#define LCD_PRINT_NUMBER MSG_TYPE_LCD+19
                              698 ; 75   |#define LCD_PRINT_TIME MSG_TYPE_LCD+20
                              699 ; 76   |#define LCD_PRINT_TIME_LONG MSG_TYPE_LCD+21
                              700 ; 77   |#define LCD_PRINT_STRING_UNICODE_INV_ADDR MSG_TYPE_LCD+22
                              701 ; 78   |#define LCD_PRINT_STRING_UNICODE_ADDR MSG_TYPE_LCD+23
                              702 ; 79   |#define LCD_PRINT_STRING_UNICODE_INV_RSRC MSG_TYPE_LCD+24
                              703 ; 80   |#define LCD_PRINT_STRING_UNICODE_RSRC MSG_TYPE_LCD+25
                              704 ; 81   |#define LCD_BEGIN_FRAME MSG_TYPE_LCD+26
                              705 ; 82   |#define LCD_END_FRAME MSG_TYPE_LCD+27
                              706 ; 83   |#define LCD_PRINT_NUMBER_INV MSG_TYPE_LCD+28
                              707 ; 84   |#define LCD_PRINT_TIME_INV MSG_TYPE_LCD+29
                              708 ; 85   |#define LCD_PRINT_TIME_LONG_INV MSG_TYPE_LCD+30
                              709 ; 86   |#define LCD_SET_FRAMEBUFFER MSG_TYPE_LCD+31
                              710 ; 87   |//send a NULL as Param1 to return to root frame buffer
                              711 ; 88   |#define LCD_PUSH_MASK MSG_TYPE_LCD+32
                              712 ; 89   |//Param1 = left
                              713 ; 90   |//Param2 = top
                              714 ; 91   |//Param3 = right
                              715 ; 92   |//Param4 = bottom
                              716 ; 93   |#define LCD_POP_MASK MSG_TYPE_LCD+33
                              717 ; 94   |#define LCD_PRINT_UNICODE_CHAR MSG_TYPE_LCD+34
                              718 ; 95   |#define LCD_PRINT_UNICODE_CHAR_INV MSG_TYPE_LCD+35
                              719 ; 96   |#define LCD_DISPLAY_HISTOGRAM MSG_TYPE_LCD+36
                              720 ; 97   |#define LCD_PRINT_TIME_L_1DIG_HR MSG_TYPE_LCD+37
                              721 ; 98   |#define LCD_SET_ICON MSG_TYPE_LCD+38
                              722 ; 99   |
                              723 ; 100  |#define LCD_CLEAR_RANGE_BUFFER MSG_TYPE_LCD+39
                              724 ; 101  |#define LCD_PRINT_RANGE_RSRC_BUFFER MSG_TYPE_LCD+40
                              725 ; 102  |#define LCD_PRINT_RANGE_INV_RSRC_BUFFER MSG_TYPE_LCD+41
                              726 ; 103  |#define LCD_PRINT_RANGE_ADDR_BUFFER MSG_TYPE_LCD+42
                              727 ; 104  |#define LCD_PRINT_RANGE_INV_ADDR_BUFFER MSG_TYPE_LCD+43
                              728 ; 105  |#define LCD_PRINT_STRING_RSRC_BUFFER MSG_TYPE_LCD+44
                              729 ; 106  |#define LCD_PRINT_STRING_INV_RSRC_BUFFER MSG_TYPE_LCD+45
                              730 ; 107  |#define LCD_PRINT_STRING_ADDR_BUFFER MSG_TYPE_LCD+46
                              731 ; 108  |#define LCD_PRINT_STRING_INV_ADDR_BUFFER MSG_TYPE_LCD+47
                              732 ; 109  |#define LCD_PRINT_NUMBER_BUFFER MSG_TYPE_LCD+48
                              733 ; 110  |#define LCD_PRINT_NUMBER_INV_BUFFER MSG_TYPE_LCD+49
                              734 ; 111  |#define LCD_PRINT_TIME_BUFFER MSG_TYPE_LCD+50
                              735 ; 112  |#define LCD_PRINT_TIME_INV_BUFFER MSG_TYPE_LCD+51
                              736 ; 113  |#define LCD_PRINT_TIME_LONG_BUFFER MSG_TYPE_LCD+52
                              737 ; 114  |#define LCD_PRINT_TIME_LONG_INV_BUFFER MSG_TYPE_LCD+53
                              738 ; 115  |#define LCD_PRINT_STRING_UNICODE_ADDR_BUFFER MSG_TYPE_LCD+54
                              739 ; 116  |#define LCD_PRINT_STRING_UNICODE_INV_ADDR_BUFFER MSG_TYPE_LCD+55
                              740 ; 117  |#define LCD_PRINT_STRING_UNICODE_RSRC_BUFFER MSG_TYPE_LCD+56
                              741 ; 118  |#define LCD_PRINT_STRING_UNICODE_INV_RSRC_BUFFER MSG_TYPE_LCD+57
                              742 ; 119  |#define LCD_PRINT_UNICODE_CHAR_BUFFER MSG_TYPE_LCD+58
                              743 ; 120  |#define LCD_PRINT_UNICODE_CHAR_INV_BUFFER MSG_TYPE_LCD+59
                              744 ; 121  |#define LCD_PRINT_TIME_L_1DIG_HR_BUFFER MSG_TYPE_LCD+60
                              745 ; 122  |#define LCD_SET_BUFFER_COLOR MSG_TYPE_LCD+61
                              746 ; 123  |#define LCD_FORCE_BUFFER_UPDATE MSG_TYPE_LCD+62
                              747 ; 124  |#define LCD_SET_BUFFER_WINDOW MSG_TYPE_LCD+63
                              748 ; 125  |#define LCD_SET_COLOR MSG_TYPE_LCD+64
                              749 ; 126  |#define LCD_SET_BUFFER_POSITION MSG_TYPE_LCD+65
                              750 ; 127  |
                              751 ; 128  |#define LCD_TEMP_CONTRAST MSG_TYPE_LCD+66
                              752 ; 129  |
                              753 ; 130  |#if defined(CLCD_16BIT)
                              754 ; 131  |#define LCD_16BIT_ON MSG_TYPE_LCD+67
                              755 ; 132  |#define LCD_16BIT_OFF MSG_TYPE_LCD+68
                              756 ; 133  |
                              757 ; 134  |#define LCD_LAST_MSG_ID MSG_TYPE_LCD+68
                              758 ; 135  |#else 
                              759 ; 136  |#define LCD_LAST_MSG_ID MSG_TYPE_LCD+66
                              760 ; 137  |#endif
                              761 ; 138  |
                              762 ; 139  |// If you change the LCD message ID's then you must
                              763 ; 140  |// also change the jump table in lcdapi.asm
                              764 ; 141  |
                              765 ; 142  |// Character LCD Message IDs
                              766 ; 143  |#define CHARLCD_FIRST_MSG_ID MSG_TYPE_CHARLCD+0
                              767 ; 144  |#define CHARLCD_CLEAR_RANGE MSG_TYPE_CHARLCD+0
                              768 ; 145  |#define CHARLCD_PRINT_RSRC MSG_TYPE_CHARLCD+1
                              769 ; 146  |#define CHARLCD_PRINT_INV_RSRC MSG_TYPE_CHARLCD+2
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page   4

M:ADDR CODE           CYCLES LINE SOURCELINE
                              770 ; 147  |#define CHARLCD_PRINT_ASCII_CHAR MSG_TYPE_CHARLCD+3
                              771 ; 148  |#define CHARLCD_PRINT_ASCII_INV_CHAR MSG_TYPE_CHARLCD+4
                              772 ; 149  |#define CHARLCD_PRINT_STRING_RSRC MSG_TYPE_CHARLCD+5
                              773 ; 150  |#define CHARLCD_PRINT_STRING_INV_RSRC MSG_TYPE_CHARLCD+6
                              774 ; 151  |#define CHARLCD_PRINT_STRING_ADDR MSG_TYPE_CHARLCD+7
                              775 ; 152  |#define CHARLCD_PRINT_STRING_INV_ADDR MSG_TYPE_CHARLCD+8
                              776 ; 153  |#define CHARLCD_SCROLL_DISPLAY MSG_TYPE_CHARLCD+9
                              777 ; 154  |#define CHARLCD_READ_LCD_ADDR MSG_TYPE_CHARLCD+10
                              778 ; 155  |#define CHARLCD_SET_CURSOR MSG_TYPE_CHARLCD+11
                              779 ; 156  |#define CHARLCD_SET_FONT MSG_TYPE_CHARLCD+12
                              780 ; 157  |#define CHARLCD_PRINT_NUMBER MSG_TYPE_CHARLCD+13
                              781 ; 158  |#define CHARLCD_PRINT_TIME MSG_TYPE_CHARLCD+14
                              782 ; 159  |#define CHARLCD_SET_BATTERY MSG_TYPE_CHARLCD+15
                              783 ; 160  |#define CHARLCD_SET_EQ MSG_TYPE_CHARLCD+16
                              784 ; 161  |#define CHARLCD_SET_ICON MSG_TYPE_CHARLCD+17
                              785 ; 162  |#define CHARLCD_SET_PLAYMODE MSG_TYPE_CHARLCD+18
                              786 ; 163  |#define CHARLCD_SET_PLAYSTATE MSG_TYPE_CHARLCD+19
                              787 ; 164  |#define CHARLCD_SET_VOLUME MSG_TYPE_CHARLCD+20
                              788 ; 165  |#define CHARLCD_CLEAR_DISPLAY MSG_TYPE_CHARLCD+21
                              789 ; 166  |#define CHARLCD_LAST_MSG_ID MSG_TYPE_CHARLCD+21
                              790 ; 167  |// If you change the cHARACTER LCD message ID's then you must
                              791 ; 168  |// also change the jump table in lcdapi.asm
                              792 ; 169  |
                              793 ; 170  |// Decoder Message IDs
                              794 ; 171  |#define DECODER_FIRST_MSG_ID MSG_TYPE_DECODER+0
                              795 ; 172  |#define DECODER_RESET MSG_TYPE_DECODER+0
                              796 ; 173  |#define DECODER_SET_DIR MSG_TYPE_DECODER+1
                              797 ; 174  |#define DECODER_PLAY MSG_TYPE_DECODER+2
                              798 ; 175  |#define DECODER_STOP MSG_TYPE_DECODER+3
                              799 ; 176  |#define DECODER_FFWD MSG_TYPE_DECODER+4
                              800 ; 177  |#define DECODER_RWND MSG_TYPE_DECODER+5
                              801 ; 178  |#define DECODER_NEXT_SONG MSG_TYPE_DECODER+6
                              802 ; 179  |#define DECODER_PREV_SONG MSG_TYPE_DECODER+7
                              803 ; 180  |#define DECODER_TIME_MODE MSG_TYPE_DECODER+8
                              804 ; 181  |#define DECODER_AB_MODE MSG_TYPE_DECODER+9
                              805 ; 182  |#define DECODER_SET_EQ MSG_TYPE_DECODER+10
                              806 ; 183  |#define DECODER_GET_SONG_INFO MSG_TYPE_DECODER+11
                              807 ; 184  |#define DECODER_NEXT_CHAPTER MSG_TYPE_DECODER+12
                              808 ; 185  |#define DECODER_PREV_CHAPTER MSG_TYPE_DECODER+13
                              809 ; 186  |#define DECODER_LAST_MSG_ID MSG_TYPE_DECODER+13
                              810 ; 187  |// If you change the Decoder message ID's, then you must
                              811 ; 188  |// also change the jump table in decoder_overlay.asm
                              812 ; 189  |// and in dec_adpcm_overlay.asm.
                              813 ; 190  |
                              814 ; 191  |// Encoder Message IDs
                              815 ; 192  |#define ENCODER_FIRST_MSG_ID MSG_TYPE_ENCODER+0
                              816 ; 193  |#define ENCODER_RECORD MSG_TYPE_ENCODER+0
                              817 ; 194  |#define ENCODER_STOP MSG_TYPE_ENCODER+1
                              818 ; 195  |#define ENCODER_TIME_MODE MSG_TYPE_ENCODER+2
                              819 ; 196  |#define ENCODER_LAST_MSG_ID MSG_TYPE_ENCODER+3
                              820 ; 197  |// If you change the Encoder message ID's, then you must
                              821 ; 198  |// also change the jump table in all encoder overlay modules.
                              822 ; 199  |
                              823 ; 200  |// Parser Message IDs
                              824 ; 201  |#define PARSER_FIRST_MSG_ID MSG_TYPE_PARSER+0
                              825 ; 202  |#define PARSER_NEXT_SONG MSG_TYPE_PARSER+0
                              826 ; 203  |#define PARSER_PREV_SONG MSG_TYPE_PARSER+1
                              827 ; 204  |#define PARSER_REPEAT MSG_TYPE_PARSER+2
                              828 ; 205  |#define PARSER_RANDOM MSG_TYPE_PARSER+3
                              829 ; 206  |#define PARSER_STOP MSG_TYPE_PARSER+4
                              830 ; 207  |#define PARSER_DEVICE_ENUMERATE MSG_TYPE_PARSER+5
                              831 ; 208  |#define PARSER_SET_CURRENT_SONG MSG_TYPE_PARSER+6
                              832 ; 209  |#define PARSER_LAST_MSG_ID MSG_TYPE_PARSER+6
                              833 ; 210  |// If you change the Parser message ID's, then you must
                              834 ; 211  |// also change the jump table in parser.asm
                              835 ; 212  |
                              836 ; 213  |// Button Message IDs
                              837 ; 214  |//BUTTON_FIRST_MSG_ID      equ     MSG_TYPE_BUTTON+0
                              838 ; 215  |//BUTTON_BUTTONS_ON        equ     MSG_TYPE_BUTTON+0
                              839 ; 216  |//BUTTON_BUTTONS_OFF       equ     MSG_TYPE_BUTTON+1
                              840 ; 217  |//BUTTON_HOLD              equ     MSG_TYPE_BUTTON+2
                              841 ; 218  |//BUTTON_HOLD_RELEASE      equ     MSG_TYPE_BUTTON+3
                              842 ; 219  |//BUTTON_LAST_MSG_ID       equ     MSG_TYPE_BUTTON+3
                              843 ; 220  |
                              844 ; 221  |// Mixer Message IDs
                              845 ; 222  |#define MIXER_FIRST_MSG_ID MSG_TYPE_MIXER+0
                              846 ; 223  |#define MIXER_MASTER_INCR MSG_TYPE_MIXER+0
                              847 ; 224  |#define MIXER_MASTER_DECR MSG_TYPE_MIXER+1
                              848 ; 225  |#define MIXER_MASTER_SETLVL MSG_TYPE_MIXER+2
                              849 ; 226  |#define MIXER_MASTER_MUTE MSG_TYPE_MIXER+3
                              850 ; 227  |#define MIXER_MASTER_UNMUTE MSG_TYPE_MIXER+4
                              851 ; 228  |#define MIXER_MASTER_FADE_OUT MSG_TYPE_MIXER+5
                              852 ; 229  |#define MIXER_MASTER_FADE_IN MSG_TYPE_MIXER+6
                              853 ; 230  |#define MIXER_MASTER_BAL_RIGHT MSG_TYPE_MIXER+7
                              854 ; 231  |#define MIXER_MASTER_BAL_LEFT MSG_TYPE_MIXER+8
                              855 ; 232  |#define MIXER_MIC_INCR MSG_TYPE_MIXER+9
                              856 ; 233  |#define MIXER_MIC_DECR MSG_TYPE_MIXER+10
                              857 ; 234  |#define MIXER_MIC_SETLVL MSG_TYPE_MIXER+11
                              858 ; 235  |#define MIXER_MIC_MUTE MSG_TYPE_MIXER+12
                              859 ; 236  |#define MIXER_MIC_UNMUTE MSG_TYPE_MIXER+13
                              860 ; 237  |#define MIXER_MIC_BOOST MSG_TYPE_MIXER+14
                              861 ; 238  |#define MIXER_MIC_UNBOOST MSG_TYPE_MIXER+15
                              862 ; 239  |#define MIXER_LINE_INCR MSG_TYPE_MIXER+16
                              863 ; 240  |#define MIXER_LINE_DECR MSG_TYPE_MIXER+17
                              864 ; 241  |#define MIXER_LINE_SETLVL MSG_TYPE_MIXER+18
                              865 ; 242  |#define MIXER_LINE_MUTE MSG_TYPE_MIXER+19
                              866 ; 243  |#define MIXER_LINE_UNMUTE MSG_TYPE_MIXER+20
                              867 ; 244  |#define MIXER_FM_INCR MSG_TYPE_MIXER+21
                              868 ; 245  |#define MIXER_FM_DECR MSG_TYPE_MIXER+22
                              869 ; 246  |#define MIXER_FM_SETLVL MSG_TYPE_MIXER+23
                              870 ; 247  |#define MIXER_FM_MUTE MSG_TYPE_MIXER+24
                              871 ; 248  |#define MIXER_FM_UNMUTE MSG_TYPE_MIXER+25
                              872 ; 249  |#define MIXER_DAC_INCR MSG_TYPE_MIXER+26
                              873 ; 250  |#define MIXER_DAC_DECR MSG_TYPE_MIXER+27
                              874 ; 251  |#define MIXER_DAC_SETLVL MSG_TYPE_MIXER+28
                              875 ; 252  |#define MIXER_DAC_MUTE MSG_TYPE_MIXER+29
                              876 ; 253  |#define MIXER_DAC_UNMUTE MSG_TYPE_MIXER+30
                              877 ; 254  |#define MIXER_ADC_SELECT MSG_TYPE_MIXER+31
                              878 ; 255  |#define MIXER_ADC_INCR MSG_TYPE_MIXER+32
                              879 ; 256  |#define MIXER_ADC_DECR MSG_TYPE_MIXER+33
                              880 ; 257  |#define MIXER_ADC_SETLVL MSG_TYPE_MIXER+34
                              881 ; 258  |#define MIXER_ADC_MUTE MSG_TYPE_MIXER+35
                              882 ; 259  |#define MIXER_ADC_UNMUTE MSG_TYPE_MIXER+36
                              883 ; 260  |#define MIXER_REC_SELECT MSG_TYPE_MIXER+37
                              884 ; 261  |#define MIXER_POWER_DOWN MSG_TYPE_MIXER+38
                              885 ; 262  |#define ENABLE_RIGHT_CH MSG_TYPE_MIXER+39
                              886 ; 263  |#define DISABLE_RIGHT_CH MSG_TYPE_MIXER+40
                              887 ; 264  |#define MIXER_LAST_MSG_ID MSG_TYPE_MIXER+40
                              888 ; 265  |// If you change the mixer message ID's then you must
                              889 ; 266  |// also change the jump table in mixer.asm
                              890 ; 267  |#define MIXER_ON 0
                              891 ; 268  |#define MIXER_OFF 1
                              892 ; 269  |
                              893 ; 270  |
                              894 ; 271  |// System Message IDs
                              895 ; 272  |#define SYSTEM_FIRST_MSG_ID MSG_TYPE_SYSTEM+0
                              896 ; 273  |#define SYSTEM_SHUTDOWN MSG_TYPE_SYSTEM+0
                              897 ; 274  |#define SYSTEM_SHUTDOWN_FALSE MSG_TYPE_SYSTEM+1
                              898 ; 275  |#define SYSTEM_SHUTDOWN_FINAL MSG_TYPE_SYSTEM+2
                              899 ; 276  |#define SYSTEM_LAST_MSG_ID MSG_TYPE_SYSTEM+2
                              900 ; 277  |// If you change the system message ID's then you must
                              901 ; 278  |// also change the jump table in systemapi.asm
                              902 ; 279  |
                              903 ; 280  |// Menu IDs
                              904 ; 281  |#define MENU_FIRST_MSG_ID MSG_TYPE_MENU+0
                              905 ; 282  |#define MENU_BUTTON_EVENT MSG_TYPE_MENU+0
                              906 ; 283  |#define MENU_DECODER_STATE_CHNG MSG_TYPE_MENU+1
                              907 ; 284  |#define MENU_RECORDER_STATE_CHNG MSG_TYPE_MENU+2
                              908 ; 285  |//sub parameters for this message:
                              909 ; 286  |#define RECORDER_START 0
                              910 ; 287  |#define RECORDER_PAUSE 0x2000
                              911 ; 288  |#define RECORDER_RESUME 0x4000
                              912 ; 289  |#define RECORDER_STOP_NORMAL 0x8000
                              913 ; 290  |#define RECORDER_STOP_FILE_ERROR 0x8001
                              914 ; 291  |#define RECORDER_STOP_OUT_OF_SPACE 0x8002
                              915 ; 292  |#define RECORDER_STOP_LOW_BATTERY 0x8003
                              916 ; 293  |#define MENU_SONG_TIME_CHNG MSG_TYPE_MENU+3
                              917 ; 294  |#define MENU_AB_MODE_OFF MSG_TYPE_MENU+4
                              918 ; 295  |#define MENU_BATTERY_CHNG MSG_TYPE_MENU+5
                              919 ; 296  |#define MENU_SCROLL_TITLE MSG_TYPE_MENU+6
                              920 ; 297  |#define MENU_AUTO_SHUTDOWN MSG_TYPE_MENU+7
                              921 ; 298  |#define MENU_MSG_MEDIA_CHANGED MSG_TYPE_MENU+8
                              922 ; 299  |#define MENU_MSG_MEDIA_OVER_CUR MSG_TYPE_MENU+9
                              923 ; 300  |#define MENU_TUNER_TUNED MSG_TYPE_MENU+10
                              924 ; 301  |#define MENU_MSG_ENC_LOW_SPACE MSG_TYPE_MENU+11
                              925 ; 302  |#define MENU_MSG_EQ_SETTINGS MSG_TYPE_MENU+12
                              926 ; 303  |#define MENU_RECORDER_WRITE_DATA MSG_TYPE_MENU+13
                              927 ; 304  |#define MENU_SONG_TRACK_CHNG MSG_TYPE_MENU+14
                              928 ; 305  |#define MENU_SET_SONG_POSITION MSG_TYPE_MENU+15
                              929 ; 306  |#define MENU_UPDATE_CHAPTER_INFO MSG_TYPE_MENU+16
                              930 ; 307  |#define MENU_USB_CONNECTED MSG_TYPE_MENU+17
                              931 ; 308  |#define MENU_MSG_LYRICS_SYNC_AB MSG_TYPE_MENU+18
                              932 ; 309  |#define MENU_MSG_LYRICS_UPDATE MSG_TYPE_MENU+19
                              933 ; 310  |#define MENU_TUNER_REFRESH_DISPLAY MSG_TYPE_MENU+20
                              934 ; 311  |#define MENU_TUNER_DIRTY_FLASH MSG_TYPE_MENU+21
                              935 ; 312  |#define MENU_LAST_MSG_ID MSG_TYPE_MENU+21
                              936 ; 313  |
                              937 ; 314  |// Note that other versions of this file have different msg equates.
                              938 ; 315  |// If you change the system message ID's then you must
                              939 ; 316  |// also change the jump table in all menu *.asm
                              940 ; 317  |
                              941 ; 318  |// LED Message IDs
                              942 ; 319  |#define LED_FIRST_MSG_ID MSG_TYPE_LED+0
                              943 ; 320  |#define LED_CONTROL MSG_TYPE_LED+0
                              944 ; 321  |#define LED_RESET MSG_TYPE_LED+1
                              945 ; 322  |#define LED_DLY_ON_CONTROL MSG_TYPE_LED+2
                              946 ; 323  |#define LED_LAST_MSG_ID MSG_TYPE_LED+2
                              947 ; 324  |// If you change the LeD message ID's then you must
                              948 ; 325  |// also change the jump table in ledapi.asm
                              949 ; 326  |
                              950 ; 327  |#if (!defined(REMOVE_FM))
                              951 ; 328  |// FM Tuner Message IDs
                              952 ; 329  |#define TUNER_FIRST_MSG_ID MSG_TYPE_TUNER+0
                              953 ; 330  |#define TUNER_TUNE_FREQUENCY MSG_TYPE_TUNER+0
                              954 ; 331  |#define TUNER_TUNE_MANUAL_UP MSG_TYPE_TUNER+1
                              955 ; 332  |#define TUNER_TUNE_MANUAL_DOWN MSG_TYPE_TUNER+2
                              956 ; 333  |#define TUNER_TUNE_SEARCH_UP MSG_TYPE_TUNER+3
                              957 ; 334  |#define TUNER_TUNE_SEARCH_DOWN MSG_TYPE_TUNER+4
                              958 ; 335  |#define TUNER_FORCED_MONO MSG_TYPE_TUNER+5
                              959 ; 336  |#define TUNER_RESET MSG_TYPE_TUNER+6
                              960 ; 337  |#define TUNER_POWER_ON MSG_TYPE_TUNER+7
                              961 ; 338  |#define TUNER_POWER_OFF MSG_TYPE_TUNER+8
                              962 ; 339  |#define TUNER_SET_SENSITIVITY MSG_TYPE_TUNER+9
                              963 ; 340  |//one parameter--the sensitivity in uV
                              964 ; 341  |#define TUNER_GET_STATES MSG_TYPE_TUNER+10
                              965 ; 342  |#define TUNER_MUTE_OUTPUTS MSG_TYPE_TUNER+11
                              966 ; 343  |#define TUNER_PRESET_STATION MSG_TYPE_TUNER+12
                              967 ; 344  |#define TUNER_TUNE_TO_PRESET MSG_TYPE_TUNER+13
                              968 ; 345  |#define TUNER_SET_PRESET MSG_TYPE_TUNER+14
                              969 ; 346  |#define TUNER_ERASE_PRESET MSG_TYPE_TUNER+15
                              970 ; 347  |#define TUNER_LAST_MSG_ID MSG_TYPE_TUNER+15
                              971 ; 348  |#endif
                              972 ; 349  |
                              973 ; 350  |#define SOFT_TIMER_FIRST_MSG_ID MSG_TYPE_SOFT_TIMER+0
                              974 ; 351  |#define SOFT_TIMER_SET_TIMER MSG_TYPE_SOFT_TIMER+1
                              975 ; 352  |#define SOFT_TIMER_KILL_TIMER MSG_TYPE_SOFT_TIMER+2
                              976 ; 353  |#define SOFT_TIMER_LAST_MSG_ID MSG_TYPE_SOFT_TIMER+2
                              977 ; 354  |
                              978 ; 355  |
                              979 ; 356  |#define GEQ_FIRST_MSG_ID MSG_TYPE_GEQ+0
                              980 ; 357  |#define GEQ_SET_EQ MSG_TYPE_GEQ+0
                              981 ; 358  |#define GEQ_SET_EQ_LEGACY MSG_TYPE_GEQ+1
                              982 ; 359  |#define GEQ_SET_ALL_BAND_GAINS MSG_TYPE_GEQ+2
                              983 ; 360  |#define GEQ_SET_GAIN MSG_TYPE_GEQ+3
                              984 ; 361  |#define GEQ_SET_COEFFICIENTS MSG_TYPE_GEQ+4
                              985 ; 362  |#define GEQ_SET_PARAM MSG_TYPE_GEQ+5
                              986 ; 363  |#define GEQ_GET_SETTINGS MSG_TYPE_GEQ+6
                              987 ; 364  |#define GEQ_LAST_MSG_ID MSG_TYPE_GEQ+6
                              988 ; 365  |
                              989 ; 366  |#if (defined(USE_PLAYLIST3))
                              990 ; 367  |// Music Library
                              991 ; 368  |#define MUSICLIB_PLAY_FIRST_MSG_ID MSG_TYPE_MUSICLIB_PLAY+0
                              992 ; 369  |#define MUSICLIB_START_PLAY_SONG MSG_TYPE_MUSICLIB_PLAY+0
                              993 ; 370  |#define MUSICLIB_START_PLAY_ALL_SONG MSG_TYPE_MUSICLIB_PLAY+1
                              994 ; 371  |#define MUSICLIB_PLAY_SETSHUFFLE MSG_TYPE_MUSICLIB_PLAY+2
                              995 ; 372  |#define MUSICLIB_PLAY_RESUME MSG_TYPE_MUSICLIB_PLAY+3
                              996 ; 373  |#define MUSICLIB_PLAY_CURRENT_SIZE MSG_TYPE_MUSICLIB_PLAY+4
                              997 ; 374  |#define MUSICLIB_PLAY_LAST_MSG_ID MSG_TYPE_MUSICLIB_PLAY+4
                              998 ; 375  |
                              999 ; 376  |#define MUSICLIB_BROWSE_FIRST_MSG_ID MSG_TYPE_MUSICLIB_BROWSE+0
                             1000 ; 377  |#define MUSICLIB_BROWSE_SETROOT MSG_TYPE_MUSICLIB_BROWSE+0
                             1001 ; 378  |#define MUSICLIB_BROWSE_BROWSEMENU MSG_TYPE_MUSICLIB_BROWSE+1
                             1002 ; 379  |#define MUSICLIB_BROWSE_DOWNLIST MSG_TYPE_MUSICLIB_BROWSE+2
                             1003 ; 380  |#define MUSICLIB_BROWSE_UPLIST MSG_TYPE_MUSICLIB_BROWSE+3
                             1004 ; 381  |#define MUSICLIB_BROWSE_UPMENU MSG_TYPE_MUSICLIB_BROWSE+4
                             1005 ; 382  |#define MUSICLIB_BROWSE_SONGNUMBER MSG_TYPE_MUSICLIB_BROWSE+5
                             1006 ; 383  |#define MUSICLIB_BROWSE_ON_THE_FLY_GET_STATUS MSG_TYPE_MUSICLIB_BROWSE+6
                             1007 ; 384  |#define MUSICLIB_BROWSE_ON_THE_FLY_ADD_ITEM MSG_TYPE_MUSICLIB_BROWSE+7
                             1008 ; 385  |#define MUSICLIB_BROWSE_ON_THE_FLY_DELETE_ITEM MSG_TYPE_MUSICLIB_BROWSE+8
                             1009 ; 386  |#define MUSICLIB_BROWSE_ON_THE_FLY_DELETE_ALL MSG_TYPE_MUSICLIB_BROWSE+9
                             1010 ; 387  |#define MUSICLIB_BROWSE_LAST_MSG_ID MSG_TYPE_MUSICLIB_BROWSE+9
                             1011 ; 388  |
                             1012 ; 389  |#define MUSICLIB_PLAYALLNEXT_FIRST_MSG_ID MSG_TYPE_MUSICLIB_PLAYALLNEXT+0
                             1013 ; 390  |#define MUSICLIB_PLAYNEXTSONG MSG_TYPE_MUSICLIB_PLAYALLNEXT+0
                             1014 ; 391  |#define MUSICLIB_PLAYALLNEXT_LAST_MSG_ID MSG_TYPE_MUSICLIB_PLAYALLNEXT+0
                             1015 ; 392  |
                             1016 ; 393  |#define MUSICLIB_PLAYALLPREV_FIRST_MSG_ID MSG_TYPE_MUSICLIB_PLAYALLPREV+0
                             1017 ; 394  |#define MUSICLIB_PLAYPREVIOUSSONG MSG_TYPE_MUSICLIB_PLAYALLPREV+0
                             1018 ; 395  |#define MUSICLIB_PLAYALLPREV_LAST_MSG_ID MSG_TYPE_MUSICLIB_PLAYALLPREV+0
                             1019 ; 396  |
                             1020 ; 397  |#define MUSICLIB_SHUFFLE_FIRST_MSG_ID MSG_TYPE_MUSICLIB_SHUFFLE+0
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page   5

M:ADDR CODE           CYCLES LINE SOURCELINE
                             1021 ; 398  |#define MUSICLIB_SHUFFLE_NEXT MSG_TYPE_MUSICLIB_SHUFFLE+0
                             1022 ; 399  |#define MUSICLIB_SHUFFLE_LAST_MSG_ID MSG_TYPE_MUSICLIB_SHUFFLE+0
                             1023 ; 400  |
                             1024 ; 401  |#define MUSICLIB_VOICE_FIRST_MSG_ID MSG_TYPE_MUSICLIB_VOICE+0
                             1025 ; 402  |#define MUSICLIB_VOICE_BROWSEMENU MSG_TYPE_MUSICLIB_VOICE+0
                             1026 ; 403  |#define MUSICLIB_VOICE_DOWNLIST MSG_TYPE_MUSICLIB_VOICE+1
                             1027 ; 404  |#define MUSICLIB_VOICE_UPLIST MSG_TYPE_MUSICLIB_VOICE+2
                             1028 ; 405  |#define MUSICLIB_VOICE_UPMENU MSG_TYPE_MUSICLIB_VOICE+3
                             1029 ; 406  |#define MUSICLIB_VOICE_VOICENUMBER MSG_TYPE_MUSICLIB_VOICE+4
                             1030 ; 407  |#define MUSICLIB_VOICE_LAST_MSG_ID MSG_TYPE_MUSICLIB_VOICE+4
                             1031 ; 408  |
                             1032 ; 409  |#define MUSICLIB_VOICEPLAY_FIRST_MSG_ID MSG_TYPE_MUSICLIB_VOICEPLAY+0
                             1033 ; 410  |#define MUSICLIB_START_PLAY_VOICE MSG_TYPE_MUSICLIB_VOICEPLAY+0
                             1034 ; 411  |#define MUSICLIB_VOICEPLAY_LAST_MSG_ID MSG_TYPE_MUSICLIB_VOICEPLAY+0
                             1035 ; 412  |
                             1036 ; 413  |#define MUSICLIB_MERGE_FIRST_MSG_ID MSG_TYPE_MUSICLIB_MERGE+0
                             1037 ; 414  |#define MUSICLIB_MERGE_SONG MSG_TYPE_MUSICLIB_MERGE+0
                             1038 ; 415  |#define MUSICLIB_MERGE_ALL_SONG MSG_TYPE_MUSICLIB_MERGE+1
                             1039 ; 416  |#define MUSICLIB_MERGE_RESUME MSG_TYPE_MUSICLIB_MERGE+2
                             1040 ; 417  |#define MUSICLIB_MERGE_LAST_MSG_ID MSG_TYPE_MUSICLIB_MERGE+2
                             1041 ; 418  |#endif // IF (@def(USE_PLAYLIST3))
                             1042 ; 419  |
                             1043 ; 420  |#if defined(USE_PLAYLIST5)
                             1044 ; 421  |#define PL5_PL_FIRST_MSG_ID MSG_TYPE_PL5_PLAYBACK+0
                             1045 ; 422  |#define PL5_PL_MSG_RESET MSG_TYPE_PL5_PLAYBACK+0
                             1046 ; 423  |#define PL5_PL_MSG_CDSEARCHING MSG_TYPE_PL5_PLAYBACK+1
                             1047 ; 424  |#define PL5_PL_MSG_START MSG_TYPE_PL5_PLAYBACK+2
                             1048 ; 425  |#define PL5_PL_MSG_STOP MSG_TYPE_PL5_PLAYBACK+3
                             1049 ; 426  |#define PL5_PL_MSG_PAUSE MSG_TYPE_PL5_PLAYBACK+4
                             1050 ; 427  |#define PL5_PL_MSG_RESUME MSG_TYPE_PL5_PLAYBACK+5
                             1051 ; 428  |#define PL5_PL_MSG_DELETE MSG_TYPE_PL5_PLAYBACK+6
                             1052 ; 429  |#define PL5_PL_MSG_PLAY MSG_TYPE_PL5_PLAYBACK+7
                             1053 ; 430  |#define PL5_PL_MSG_DISCNT MSG_TYPE_PL5_PLAYBACK+8
                             1054 ; 431  |#define PL5_PL_MSG_ENACNT MSG_TYPE_PL5_PLAYBACK+9
                             1055 ; 432  |#define PL5_PL_LAST_MSG_ID MSG_TYPE_PL5_PLAYBACK+9
                             1056 ; 433  |
                             1057 ; 434  |#define PL5_BR_FIRST_MSG_ID MSG_TYPE_PL5_BROWSE+0
                             1058 ; 435  |#define PL5_BR_MSG_RESET MSG_TYPE_PL5_BROWSE+0
                             1059 ; 436  |#define PL5_BR_MSG_CDBROWSING MSG_TYPE_PL5_BROWSE+1
                             1060 ; 437  |#define PL5_BR_MSG_START MSG_TYPE_PL5_BROWSE+2
                             1061 ; 438  |#define PL5_BR_MSG_STOP MSG_TYPE_PL5_BROWSE+3
                             1062 ; 439  |#define PL5_BR_MSG_PAUSE MSG_TYPE_PL5_BROWSE+4
                             1063 ; 440  |#define PL5_BR_MSG_RESUME MSG_TYPE_PL5_BROWSE+5
                             1064 ; 441  |#define PL5_BR_MSG_DELETE MSG_TYPE_PL5_BROWSE+6
                             1065 ; 442  |#define PL5_BR_LAST_MSG_ID MSG_TYPE_PL5_BROWSE+6
                             1066 ; 443  |#endif // if @def('USE_PLAYLIST5')
                             1067 ; 444  |// Events
                             1068 ; 445  |// No event
                             1069 ; 446  |#define EVENT_NONE 0x000001   
                             1070 ; 447  |// A message has been posted
                             1071 ; 448  |#define EVENT_MESSAGE 0x000002   
                             1072 ; 449  |// Run if wait time elapsed
                             1073 ; 450  |#define EVENT_TIMER 0x000004   
                             1074 ; 451  |// Run if a button event occured
                             1075 ; 452  |#define EVENT_BUTTON 0x000008   
                             1076 ; 453  |// Run if a background event occured
                             1077 ; 454  |#define EVENT_BACKGROUND 0x000010   
                             1078 ; 455  |// The executive should immediately repeat this module
                             1079 ; 456  |#define EVENT_REPEAT 0x000020   
                             1080 ; 457  |// Run the module's init routine
                             1081 ; 458  |#define EVENT_INIT 0x800000   
                             1082 ; 459  |
                             1083 ; 460  |#define EVENT_NONE_BITPOS 0
                             1084 ; 461  |#define EVENT_MESSAGE_BITPOS 1
                             1085 ; 462  |#define EVENT_TIMER_BITPOS 2
                             1086 ; 463  |#define EVENT_BUTTON_BITPOS 3
                             1087 ; 464  |#define EVENT_BACKGROUND_BITPOS 4
                             1088 ; 465  |#define EVENT_REPEAT_BITPOS 5
                             1089 ; 466  |#define EVENT_INIT_BITPOS 23
                             1090 ; 467  |
                             1091 ; 468  |// Parser Message Buffers
                             1092 ; 469  |#define ParserPlayBit 0
                             1093 ; 470  |#define ButtonPressBit 1
                             1094 ; 471  |#define ParserRwndBit 1
                             1095 ; 472  |#define ParserFfwdBit 2
                             1096 ; 473  |
                             1097 ; 474  |//NextSong Message Parameters
                             1098 ; 475  |// ButtonPressBit1 set to denote button was pressed.
                             1099 ; 476  |#define NEXT_SONG 2             
                             1100 ; 477  |// ButtonPressBit1 cleared
                             1101 ; 478  |#define NEXT_SONG_PLAY_EOF 1          
                             1102 ; 479  |// ButtonPressBit1 set
                             1103 ; 480  |#define NEXT_SONG_PLAY_BUTTON 3          
                             1104 ; 481  |// NextSong + Ffwd
                             1105 ; 482  |#define NEXT_SONG_FFWD 4          
                             1106 ; 483  |
                             1107 ; 484  |//PrevSong Message Parameters
                             1108 ; 485  |// PrevSong + Stopped
                             1109 ; 486  |#define PREV_SONG 0          
                             1110 ; 487  |// PrevSong + Play
                             1111 ; 488  |#define PREV_SONG_PLAY 1          
                             1112 ; 489  |// PrevSong + Rwnd
                             1113 ; 490  |#define PREV_SONG_RWND 2          
                             1114 ; 491  |
                             1115 ; 492  |
                             1116 ; 493  |
                             1117 ; 494  |
                             1118 ; 495  |#endif // IF (!@def(MSGEQU_INC))
                             1119 ; 496  |
                             1120 ; 497  |
                             1121 
                             1123 
                             1124 ; 28   |
                             1125 ; 29   |#endif 
                             1126 
                             1128 
                             1129 ; 11   |#include "messages.h"
                             1130 
                             1132 
                             1133 ; 1    |/////////////////////////////////////////////////////////////////////////////////
                             1134 ; 2    |// Copyright(C) SigmaTel, Inc. 2000
                             1135 ; 3    |// Message defs
                             1136 ; 4    |/////////////////////////////////////////////////////////////////////////////////
                             1137 ; 5    |
                             1138 ; 6    |#if (!defined(MSGEQU_INC))
                             1139 ; 7    |#define MSGEQU_INC 1
                             1140 ; 8    |
                             1141 ; 9    |
                             1142 ; 10   |#define MAX_MODULE_SIZE   (lc_u_eP_Module_overlay-lc_u_bP_Module_overlay)*3
                             1143 ; 11   |
                             1144 ; 12   |
                             1145 ; 13   |#define MSG_TYPE_DECODER 0x000000
                             1146 ; 14   |#define MSG_TYPE_ENCODER 0x010000
                             1147 ; 15   |#define MSG_TYPE_PARSER 0x020000
                             1148 ; 16   |#define MSG_TYPE_LCD 0x030000
                             1149 ; 17   |#define MSG_TYPE_MIXER 0x040000
                             1150 ; 18   |#define MSG_TYPE_SYSTEM 0x050000
                             1151 ; 19   |#define MSG_TYPE_MENU 0x060000
                             1152 ; 20   |#define MSG_TYPE_LED 0x070000
                             1153 ; 21   |#define MSG_TYPE_TUNER 0x080000
                             1154 ; 22   |#define MSG_TYPE_CHARLCD 0x030000
                             1155 ; 23   |#define MSG_TYPE_SOFT_TIMER 0x090000
                             1156 ; 24   |// Equalizer and other effects
                             1157 ; 25   |#define MSG_TYPE_GEQ 0x0a0000             
                             1158 ; 26   |#if (defined(USE_PLAYLIST3))
                             1159 ; 27   |#define MSG_TYPE_MUSICLIB_PLAY 0x0b0000
                             1160 ; 28   |#define MSG_TYPE_MUSICLIB_BROWSE 0x0c0000
                             1161 ; 29   |#define MSG_TYPE_MUSICLIB_PLAYALLNEXT 0x0d0000
                             1162 ; 30   |#define MSG_TYPE_MUSICLIB_PLAYALLPREV 0x0e0000
                             1163 ; 31   |#define MSG_TYPE_MUSICLIB_SHUFFLE 0x0f0000
                             1164 ; 32   |#define MSG_TYPE_MUSICLIB_VOICE 0x100000
                             1165 ; 33   |#define MSG_TYPE_MUSICLIB_VOICEPLAY 0x110000
                             1166 ; 34   |#define MSG_TYPE_MUSICLIB_MERGE 0x120000
                             1167 ; 35   |#endif // IF (@def(USE_PLAYLIST3))
                             1168 ; 36   |#if defined(USE_PLAYLIST5)
                             1169 ; 37   |#define MSG_TYPE_PL5_PLAYBACK 0x0b0000
                             1170 ; 38   |#define MSG_TYPE_PL5_BROWSE 0x0c0000
                             1171 ; 39   |#endif // if @def('USE_PLAYLIST5')
                             1172 ; 40   |
                             1173 ; 41   |// Message Structure Offsets
                             1174 ; 42   |#define MSG_Length 0
                             1175 ; 43   |#define MSG_ID 1
                             1176 ; 44   |#define MSG_Argument1 2
                             1177 ; 45   |#define MSG_Argument2 3
                             1178 ; 46   |#define MSG_Argument3 4
                             1179 ; 47   |#define MSG_Argument4 5
                             1180 ; 48   |#define MSG_Argument5 6
                             1181 ; 49   |#define MSG_Argument6 7
                             1182 ; 50   |
                             1183 ; 51   |
                             1184 ; 52   |
                             1185 ; 53   |// LCD Message IDs
                             1186 ; 54   |#define LCD_FIRST_MSG_ID MSG_TYPE_LCD+0
                             1187 ; 55   |#define LCD_CLEAR_RANGE MSG_TYPE_LCD+0
                             1188 ; 56   |#define LCD_PRINT_RANGE_RSRC MSG_TYPE_LCD+1
                             1189 ; 57   |#define LCD_PRINT_RANGE_ADDR MSG_TYPE_LCD+2
                             1190 ; 58   |#define LCD_PRINT_RANGE_INV_RSRC MSG_TYPE_LCD+3
                             1191 ; 59   |#define LCD_PRINT_RANGE_INV_ADDR MSG_TYPE_LCD+4
                             1192 ; 60   |#define LCD_PRINT_RANGE_FILE MSG_TYPE_LCD+5
                             1193 ; 61   |#define LCD_PRINT_RANGE_INV_FILE MSG_TYPE_LCD+6
                             1194 ; 62   |#define LCD_PRINT_STRING_RSRC MSG_TYPE_LCD+7
                             1195 ; 63   |#define LCD_PRINT_STRING_ADDR MSG_TYPE_LCD+8
                             1196 ; 64   |#define LCD_PRINT_STRING_INV_RSRC MSG_TYPE_LCD+9
                             1197 ; 65   |#define LCD_PRINT_STRING_INV_ADDR MSG_TYPE_LCD+10
                             1198 ; 66   |#define LCD_SCROLL_DISPLAY MSG_TYPE_LCD+11
                             1199 ; 67   |#define LCD_READ_LCD_ADDR MSG_TYPE_LCD+12
                             1200 ; 68   |#define LCD_SET_CONTRAST MSG_TYPE_LCD+13
                             1201 ; 69   |#define LCD_INC_CONTRAST MSG_TYPE_LCD+14
                             1202 ; 70   |#define LCD_DEC_CONTRAST MSG_TYPE_LCD+15
                             1203 ; 71   |#define LCD_BACKLIGHT_ON MSG_TYPE_LCD+16
                             1204 ; 72   |#define LCD_BACKLIGHT_OFF MSG_TYPE_LCD+17
                             1205 ; 73   |#define LCD_SET_FONT MSG_TYPE_LCD+18
                             1206 ; 74   |#define LCD_PRINT_NUMBER MSG_TYPE_LCD+19
                             1207 ; 75   |#define LCD_PRINT_TIME MSG_TYPE_LCD+20
                             1208 ; 76   |#define LCD_PRINT_TIME_LONG MSG_TYPE_LCD+21
                             1209 ; 77   |#define LCD_PRINT_STRING_UNICODE_INV_ADDR MSG_TYPE_LCD+22
                             1210 ; 78   |#define LCD_PRINT_STRING_UNICODE_ADDR MSG_TYPE_LCD+23
                             1211 ; 79   |#define LCD_PRINT_STRING_UNICODE_INV_RSRC MSG_TYPE_LCD+24
                             1212 ; 80   |#define LCD_PRINT_STRING_UNICODE_RSRC MSG_TYPE_LCD+25
                             1213 ; 81   |#define LCD_BEGIN_FRAME MSG_TYPE_LCD+26
                             1214 ; 82   |#define LCD_END_FRAME MSG_TYPE_LCD+27
                             1215 ; 83   |#define LCD_PRINT_NUMBER_INV MSG_TYPE_LCD+28
                             1216 ; 84   |#define LCD_PRINT_TIME_INV MSG_TYPE_LCD+29
                             1217 ; 85   |#define LCD_PRINT_TIME_LONG_INV MSG_TYPE_LCD+30
                             1218 ; 86   |#define LCD_SET_FRAMEBUFFER MSG_TYPE_LCD+31
                             1219 ; 87   |//send a NULL as Param1 to return to root frame buffer
                             1220 ; 88   |#define LCD_PUSH_MASK MSG_TYPE_LCD+32
                             1221 ; 89   |//Param1 = left
                             1222 ; 90   |//Param2 = top
                             1223 ; 91   |//Param3 = right
                             1224 ; 92   |//Param4 = bottom
                             1225 ; 93   |#define LCD_POP_MASK MSG_TYPE_LCD+33
                             1226 ; 94   |#define LCD_PRINT_UNICODE_CHAR MSG_TYPE_LCD+34
                             1227 ; 95   |#define LCD_PRINT_UNICODE_CHAR_INV MSG_TYPE_LCD+35
                             1228 ; 96   |#define LCD_DISPLAY_HISTOGRAM MSG_TYPE_LCD+36
                             1229 ; 97   |#define LCD_PRINT_TIME_L_1DIG_HR MSG_TYPE_LCD+37
                             1230 ; 98   |#define LCD_SET_ICON MSG_TYPE_LCD+38
                             1231 ; 99   |
                             1232 ; 100  |#define LCD_CLEAR_RANGE_BUFFER MSG_TYPE_LCD+39
                             1233 ; 101  |#define LCD_PRINT_RANGE_RSRC_BUFFER MSG_TYPE_LCD+40
                             1234 ; 102  |#define LCD_PRINT_RANGE_INV_RSRC_BUFFER MSG_TYPE_LCD+41
                             1235 ; 103  |#define LCD_PRINT_RANGE_ADDR_BUFFER MSG_TYPE_LCD+42
                             1236 ; 104  |#define LCD_PRINT_RANGE_INV_ADDR_BUFFER MSG_TYPE_LCD+43
                             1237 ; 105  |#define LCD_PRINT_STRING_RSRC_BUFFER MSG_TYPE_LCD+44
                             1238 ; 106  |#define LCD_PRINT_STRING_INV_RSRC_BUFFER MSG_TYPE_LCD+45
                             1239 ; 107  |#define LCD_PRINT_STRING_ADDR_BUFFER MSG_TYPE_LCD+46
                             1240 ; 108  |#define LCD_PRINT_STRING_INV_ADDR_BUFFER MSG_TYPE_LCD+47
                             1241 ; 109  |#define LCD_PRINT_NUMBER_BUFFER MSG_TYPE_LCD+48
                             1242 ; 110  |#define LCD_PRINT_NUMBER_INV_BUFFER MSG_TYPE_LCD+49
                             1243 ; 111  |#define LCD_PRINT_TIME_BUFFER MSG_TYPE_LCD+50
                             1244 ; 112  |#define LCD_PRINT_TIME_INV_BUFFER MSG_TYPE_LCD+51
                             1245 ; 113  |#define LCD_PRINT_TIME_LONG_BUFFER MSG_TYPE_LCD+52
                             1246 ; 114  |#define LCD_PRINT_TIME_LONG_INV_BUFFER MSG_TYPE_LCD+53
                             1247 ; 115  |#define LCD_PRINT_STRING_UNICODE_ADDR_BUFFER MSG_TYPE_LCD+54
                             1248 ; 116  |#define LCD_PRINT_STRING_UNICODE_INV_ADDR_BUFFER MSG_TYPE_LCD+55
                             1249 ; 117  |#define LCD_PRINT_STRING_UNICODE_RSRC_BUFFER MSG_TYPE_LCD+56
                             1250 ; 118  |#define LCD_PRINT_STRING_UNICODE_INV_RSRC_BUFFER MSG_TYPE_LCD+57
                             1251 ; 119  |#define LCD_PRINT_UNICODE_CHAR_BUFFER MSG_TYPE_LCD+58
                             1252 ; 120  |#define LCD_PRINT_UNICODE_CHAR_INV_BUFFER MSG_TYPE_LCD+59
                             1253 ; 121  |#define LCD_PRINT_TIME_L_1DIG_HR_BUFFER MSG_TYPE_LCD+60
                             1254 ; 122  |#define LCD_SET_BUFFER_COLOR MSG_TYPE_LCD+61
                             1255 ; 123  |#define LCD_FORCE_BUFFER_UPDATE MSG_TYPE_LCD+62
                             1256 ; 124  |#define LCD_SET_BUFFER_WINDOW MSG_TYPE_LCD+63
                             1257 ; 125  |#define LCD_SET_COLOR MSG_TYPE_LCD+64
                             1258 ; 126  |#define LCD_SET_BUFFER_POSITION MSG_TYPE_LCD+65
                             1259 ; 127  |
                             1260 ; 128  |#define LCD_TEMP_CONTRAST MSG_TYPE_LCD+66
                             1261 ; 129  |
                             1262 ; 130  |#if defined(CLCD_16BIT)
                             1263 ; 131  |#define LCD_16BIT_ON MSG_TYPE_LCD+67
                             1264 ; 132  |#define LCD_16BIT_OFF MSG_TYPE_LCD+68
                             1265 ; 133  |
                             1266 ; 134  |#define LCD_LAST_MSG_ID MSG_TYPE_LCD+68
                             1267 ; 135  |#else 
                             1268 ; 136  |#define LCD_LAST_MSG_ID MSG_TYPE_LCD+66
                             1269 ; 137  |#endif
                             1270 ; 138  |
                             1271 ; 139  |// If you change the LCD message ID's then you must
                             1272 ; 140  |// also change the jump table in lcdapi.asm
                             1273 ; 141  |
                             1274 ; 142  |// Character LCD Message IDs
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page   6

M:ADDR CODE           CYCLES LINE SOURCELINE
                             1275 ; 143  |#define CHARLCD_FIRST_MSG_ID MSG_TYPE_CHARLCD+0
                             1276 ; 144  |#define CHARLCD_CLEAR_RANGE MSG_TYPE_CHARLCD+0
                             1277 ; 145  |#define CHARLCD_PRINT_RSRC MSG_TYPE_CHARLCD+1
                             1278 ; 146  |#define CHARLCD_PRINT_INV_RSRC MSG_TYPE_CHARLCD+2
                             1279 ; 147  |#define CHARLCD_PRINT_ASCII_CHAR MSG_TYPE_CHARLCD+3
                             1280 ; 148  |#define CHARLCD_PRINT_ASCII_INV_CHAR MSG_TYPE_CHARLCD+4
                             1281 ; 149  |#define CHARLCD_PRINT_STRING_RSRC MSG_TYPE_CHARLCD+5
                             1282 ; 150  |#define CHARLCD_PRINT_STRING_INV_RSRC MSG_TYPE_CHARLCD+6
                             1283 ; 151  |#define CHARLCD_PRINT_STRING_ADDR MSG_TYPE_CHARLCD+7
                             1284 ; 152  |#define CHARLCD_PRINT_STRING_INV_ADDR MSG_TYPE_CHARLCD+8
                             1285 ; 153  |#define CHARLCD_SCROLL_DISPLAY MSG_TYPE_CHARLCD+9
                             1286 ; 154  |#define CHARLCD_READ_LCD_ADDR MSG_TYPE_CHARLCD+10
                             1287 ; 155  |#define CHARLCD_SET_CURSOR MSG_TYPE_CHARLCD+11
                             1288 ; 156  |#define CHARLCD_SET_FONT MSG_TYPE_CHARLCD+12
                             1289 ; 157  |#define CHARLCD_PRINT_NUMBER MSG_TYPE_CHARLCD+13
                             1290 ; 158  |#define CHARLCD_PRINT_TIME MSG_TYPE_CHARLCD+14
                             1291 ; 159  |#define CHARLCD_SET_BATTERY MSG_TYPE_CHARLCD+15
                             1292 ; 160  |#define CHARLCD_SET_EQ MSG_TYPE_CHARLCD+16
                             1293 ; 161  |#define CHARLCD_SET_ICON MSG_TYPE_CHARLCD+17
                             1294 ; 162  |#define CHARLCD_SET_PLAYMODE MSG_TYPE_CHARLCD+18
                             1295 ; 163  |#define CHARLCD_SET_PLAYSTATE MSG_TYPE_CHARLCD+19
                             1296 ; 164  |#define CHARLCD_SET_VOLUME MSG_TYPE_CHARLCD+20
                             1297 ; 165  |#define CHARLCD_CLEAR_DISPLAY MSG_TYPE_CHARLCD+21
                             1298 ; 166  |#define CHARLCD_LAST_MSG_ID MSG_TYPE_CHARLCD+21
                             1299 ; 167  |// If you change the cHARACTER LCD message ID's then you must
                             1300 ; 168  |// also change the jump table in lcdapi.asm
                             1301 ; 169  |
                             1302 ; 170  |// Decoder Message IDs
                             1303 ; 171  |#define DECODER_FIRST_MSG_ID MSG_TYPE_DECODER+0
                             1304 ; 172  |#define DECODER_RESET MSG_TYPE_DECODER+0
                             1305 ; 173  |#define DECODER_SET_DIR MSG_TYPE_DECODER+1
                             1306 ; 174  |#define DECODER_PLAY MSG_TYPE_DECODER+2
                             1307 ; 175  |#define DECODER_STOP MSG_TYPE_DECODER+3
                             1308 ; 176  |#define DECODER_FFWD MSG_TYPE_DECODER+4
                             1309 ; 177  |#define DECODER_RWND MSG_TYPE_DECODER+5
                             1310 ; 178  |#define DECODER_NEXT_SONG MSG_TYPE_DECODER+6
                             1311 ; 179  |#define DECODER_PREV_SONG MSG_TYPE_DECODER+7
                             1312 ; 180  |#define DECODER_TIME_MODE MSG_TYPE_DECODER+8
                             1313 ; 181  |#define DECODER_AB_MODE MSG_TYPE_DECODER+9
                             1314 ; 182  |#define DECODER_SET_EQ MSG_TYPE_DECODER+10
                             1315 ; 183  |#define DECODER_GET_SONG_INFO MSG_TYPE_DECODER+11
                             1316 ; 184  |#define DECODER_NEXT_CHAPTER MSG_TYPE_DECODER+12
                             1317 ; 185  |#define DECODER_PREV_CHAPTER MSG_TYPE_DECODER+13
                             1318 ; 186  |#define DECODER_LAST_MSG_ID MSG_TYPE_DECODER+13
                             1319 ; 187  |// If you change the Decoder message ID's, then you must
                             1320 ; 188  |// also change the jump table in decoder_overlay.asm
                             1321 ; 189  |// and in dec_adpcm_overlay.asm.
                             1322 ; 190  |
                             1323 ; 191  |// Encoder Message IDs
                             1324 ; 192  |#define ENCODER_FIRST_MSG_ID MSG_TYPE_ENCODER+0
                             1325 ; 193  |#define ENCODER_RECORD MSG_TYPE_ENCODER+0
                             1326 ; 194  |#define ENCODER_STOP MSG_TYPE_ENCODER+1
                             1327 ; 195  |#define ENCODER_TIME_MODE MSG_TYPE_ENCODER+2
                             1328 ; 196  |#define ENCODER_LAST_MSG_ID MSG_TYPE_ENCODER+3
                             1329 ; 197  |// If you change the Encoder message ID's, then you must
                             1330 ; 198  |// also change the jump table in all encoder overlay modules.
                             1331 ; 199  |
                             1332 ; 200  |// Parser Message IDs
                             1333 ; 201  |#define PARSER_FIRST_MSG_ID MSG_TYPE_PARSER+0
                             1334 ; 202  |#define PARSER_NEXT_SONG MSG_TYPE_PARSER+0
                             1335 ; 203  |#define PARSER_PREV_SONG MSG_TYPE_PARSER+1
                             1336 ; 204  |#define PARSER_REPEAT MSG_TYPE_PARSER+2
                             1337 ; 205  |#define PARSER_RANDOM MSG_TYPE_PARSER+3
                             1338 ; 206  |#define PARSER_STOP MSG_TYPE_PARSER+4
                             1339 ; 207  |#define PARSER_DEVICE_ENUMERATE MSG_TYPE_PARSER+5
                             1340 ; 208  |#define PARSER_SET_CURRENT_SONG MSG_TYPE_PARSER+6
                             1341 ; 209  |#define PARSER_LAST_MSG_ID MSG_TYPE_PARSER+6
                             1342 ; 210  |// If you change the Parser message ID's, then you must
                             1343 ; 211  |// also change the jump table in parser.asm
                             1344 ; 212  |
                             1345 ; 213  |// Button Message IDs
                             1346 ; 214  |//BUTTON_FIRST_MSG_ID      equ     MSG_TYPE_BUTTON+0
                             1347 ; 215  |//BUTTON_BUTTONS_ON        equ     MSG_TYPE_BUTTON+0
                             1348 ; 216  |//BUTTON_BUTTONS_OFF       equ     MSG_TYPE_BUTTON+1
                             1349 ; 217  |//BUTTON_HOLD              equ     MSG_TYPE_BUTTON+2
                             1350 ; 218  |//BUTTON_HOLD_RELEASE      equ     MSG_TYPE_BUTTON+3
                             1351 ; 219  |//BUTTON_LAST_MSG_ID       equ     MSG_TYPE_BUTTON+3
                             1352 ; 220  |
                             1353 ; 221  |// Mixer Message IDs
                             1354 ; 222  |#define MIXER_FIRST_MSG_ID MSG_TYPE_MIXER+0
                             1355 ; 223  |#define MIXER_MASTER_INCR MSG_TYPE_MIXER+0
                             1356 ; 224  |#define MIXER_MASTER_DECR MSG_TYPE_MIXER+1
                             1357 ; 225  |#define MIXER_MASTER_SETLVL MSG_TYPE_MIXER+2
                             1358 ; 226  |#define MIXER_MASTER_MUTE MSG_TYPE_MIXER+3
                             1359 ; 227  |#define MIXER_MASTER_UNMUTE MSG_TYPE_MIXER+4
                             1360 ; 228  |#define MIXER_MASTER_FADE_OUT MSG_TYPE_MIXER+5
                             1361 ; 229  |#define MIXER_MASTER_FADE_IN MSG_TYPE_MIXER+6
                             1362 ; 230  |#define MIXER_MASTER_BAL_RIGHT MSG_TYPE_MIXER+7
                             1363 ; 231  |#define MIXER_MASTER_BAL_LEFT MSG_TYPE_MIXER+8
                             1364 ; 232  |#define MIXER_MIC_INCR MSG_TYPE_MIXER+9
                             1365 ; 233  |#define MIXER_MIC_DECR MSG_TYPE_MIXER+10
                             1366 ; 234  |#define MIXER_MIC_SETLVL MSG_TYPE_MIXER+11
                             1367 ; 235  |#define MIXER_MIC_MUTE MSG_TYPE_MIXER+12
                             1368 ; 236  |#define MIXER_MIC_UNMUTE MSG_TYPE_MIXER+13
                             1369 ; 237  |#define MIXER_MIC_BOOST MSG_TYPE_MIXER+14
                             1370 ; 238  |#define MIXER_MIC_UNBOOST MSG_TYPE_MIXER+15
                             1371 ; 239  |#define MIXER_LINE_INCR MSG_TYPE_MIXER+16
                             1372 ; 240  |#define MIXER_LINE_DECR MSG_TYPE_MIXER+17
                             1373 ; 241  |#define MIXER_LINE_SETLVL MSG_TYPE_MIXER+18
                             1374 ; 242  |#define MIXER_LINE_MUTE MSG_TYPE_MIXER+19
                             1375 ; 243  |#define MIXER_LINE_UNMUTE MSG_TYPE_MIXER+20
                             1376 ; 244  |#define MIXER_FM_INCR MSG_TYPE_MIXER+21
                             1377 ; 245  |#define MIXER_FM_DECR MSG_TYPE_MIXER+22
                             1378 ; 246  |#define MIXER_FM_SETLVL MSG_TYPE_MIXER+23
                             1379 ; 247  |#define MIXER_FM_MUTE MSG_TYPE_MIXER+24
                             1380 ; 248  |#define MIXER_FM_UNMUTE MSG_TYPE_MIXER+25
                             1381 ; 249  |#define MIXER_DAC_INCR MSG_TYPE_MIXER+26
                             1382 ; 250  |#define MIXER_DAC_DECR MSG_TYPE_MIXER+27
                             1383 ; 251  |#define MIXER_DAC_SETLVL MSG_TYPE_MIXER+28
                             1384 ; 252  |#define MIXER_DAC_MUTE MSG_TYPE_MIXER+29
                             1385 ; 253  |#define MIXER_DAC_UNMUTE MSG_TYPE_MIXER+30
                             1386 ; 254  |#define MIXER_ADC_SELECT MSG_TYPE_MIXER+31
                             1387 ; 255  |#define MIXER_ADC_INCR MSG_TYPE_MIXER+32
                             1388 ; 256  |#define MIXER_ADC_DECR MSG_TYPE_MIXER+33
                             1389 ; 257  |#define MIXER_ADC_SETLVL MSG_TYPE_MIXER+34
                             1390 ; 258  |#define MIXER_ADC_MUTE MSG_TYPE_MIXER+35
                             1391 ; 259  |#define MIXER_ADC_UNMUTE MSG_TYPE_MIXER+36
                             1392 ; 260  |#define MIXER_REC_SELECT MSG_TYPE_MIXER+37
                             1393 ; 261  |#define MIXER_POWER_DOWN MSG_TYPE_MIXER+38
                             1394 ; 262  |#define ENABLE_RIGHT_CH MSG_TYPE_MIXER+39
                             1395 ; 263  |#define DISABLE_RIGHT_CH MSG_TYPE_MIXER+40
                             1396 ; 264  |#define MIXER_LAST_MSG_ID MSG_TYPE_MIXER+40
                             1397 ; 265  |// If you change the mixer message ID's then you must
                             1398 ; 266  |// also change the jump table in mixer.asm
                             1399 ; 267  |#define MIXER_ON 0
                             1400 ; 268  |#define MIXER_OFF 1
                             1401 ; 269  |
                             1402 ; 270  |
                             1403 ; 271  |// System Message IDs
                             1404 ; 272  |#define SYSTEM_FIRST_MSG_ID MSG_TYPE_SYSTEM+0
                             1405 ; 273  |#define SYSTEM_SHUTDOWN MSG_TYPE_SYSTEM+0
                             1406 ; 274  |#define SYSTEM_SHUTDOWN_FALSE MSG_TYPE_SYSTEM+1
                             1407 ; 275  |#define SYSTEM_SHUTDOWN_FINAL MSG_TYPE_SYSTEM+2
                             1408 ; 276  |#define SYSTEM_LAST_MSG_ID MSG_TYPE_SYSTEM+2
                             1409 ; 277  |// If you change the system message ID's then you must
                             1410 ; 278  |// also change the jump table in systemapi.asm
                             1411 ; 279  |
                             1412 ; 280  |// Menu IDs
                             1413 ; 281  |#define MENU_FIRST_MSG_ID MSG_TYPE_MENU+0
                             1414 ; 282  |#define MENU_BUTTON_EVENT MSG_TYPE_MENU+0
                             1415 ; 283  |#define MENU_DECODER_STATE_CHNG MSG_TYPE_MENU+1
                             1416 ; 284  |#define MENU_RECORDER_STATE_CHNG MSG_TYPE_MENU+2
                             1417 ; 285  |//sub parameters for this message:
                             1418 ; 286  |#define RECORDER_START 0
                             1419 ; 287  |#define RECORDER_PAUSE 0x2000
                             1420 ; 288  |#define RECORDER_RESUME 0x4000
                             1421 ; 289  |#define RECORDER_STOP_NORMAL 0x8000
                             1422 ; 290  |#define RECORDER_STOP_FILE_ERROR 0x8001
                             1423 ; 291  |#define RECORDER_STOP_OUT_OF_SPACE 0x8002
                             1424 ; 292  |#define RECORDER_STOP_LOW_BATTERY 0x8003
                             1425 ; 293  |#define MENU_SONG_TIME_CHNG MSG_TYPE_MENU+3
                             1426 ; 294  |#define MENU_AB_MODE_OFF MSG_TYPE_MENU+4
                             1427 ; 295  |#define MENU_BATTERY_CHNG MSG_TYPE_MENU+5
                             1428 ; 296  |#define MENU_SCROLL_TITLE MSG_TYPE_MENU+6
                             1429 ; 297  |#define MENU_AUTO_SHUTDOWN MSG_TYPE_MENU+7
                             1430 ; 298  |#define MENU_MSG_MEDIA_CHANGED MSG_TYPE_MENU+8
                             1431 ; 299  |#define MENU_MSG_MEDIA_OVER_CUR MSG_TYPE_MENU+9
                             1432 ; 300  |#define MENU_TUNER_TUNED MSG_TYPE_MENU+10
                             1433 ; 301  |#define MENU_MSG_ENC_LOW_SPACE MSG_TYPE_MENU+11
                             1434 ; 302  |#define MENU_MSG_EQ_SETTINGS MSG_TYPE_MENU+12
                             1435 ; 303  |#define MENU_RECORDER_WRITE_DATA MSG_TYPE_MENU+13
                             1436 ; 304  |#define MENU_SONG_TRACK_CHNG MSG_TYPE_MENU+14
                             1437 ; 305  |#define MENU_SET_SONG_POSITION MSG_TYPE_MENU+15
                             1438 ; 306  |#define MENU_UPDATE_CHAPTER_INFO MSG_TYPE_MENU+16
                             1439 ; 307  |#define MENU_USB_CONNECTED MSG_TYPE_MENU+17
                             1440 ; 308  |#define MENU_MSG_LYRICS_SYNC_AB MSG_TYPE_MENU+18
                             1441 ; 309  |#define MENU_MSG_LYRICS_UPDATE MSG_TYPE_MENU+19
                             1442 ; 310  |#define MENU_TUNER_REFRESH_DISPLAY MSG_TYPE_MENU+20
                             1443 ; 311  |#define MENU_TUNER_DIRTY_FLASH MSG_TYPE_MENU+21
                             1444 ; 312  |#define MENU_LAST_MSG_ID MSG_TYPE_MENU+21
                             1445 ; 313  |
                             1446 ; 314  |// Note that other versions of this file have different msg equates.
                             1447 ; 315  |// If you change the system message ID's then you must
                             1448 ; 316  |// also change the jump table in all menu *.asm
                             1449 ; 317  |
                             1450 ; 318  |// LED Message IDs
                             1451 ; 319  |#define LED_FIRST_MSG_ID MSG_TYPE_LED+0
                             1452 ; 320  |#define LED_CONTROL MSG_TYPE_LED+0
                             1453 ; 321  |#define LED_RESET MSG_TYPE_LED+1
                             1454 ; 322  |#define LED_DLY_ON_CONTROL MSG_TYPE_LED+2
                             1455 ; 323  |#define LED_LAST_MSG_ID MSG_TYPE_LED+2
                             1456 ; 324  |// If you change the LeD message ID's then you must
                             1457 ; 325  |// also change the jump table in ledapi.asm
                             1458 ; 326  |
                             1459 ; 327  |#if (!defined(REMOVE_FM))
                             1460 ; 328  |// FM Tuner Message IDs
                             1461 ; 329  |#define TUNER_FIRST_MSG_ID MSG_TYPE_TUNER+0
                             1462 ; 330  |#define TUNER_TUNE_FREQUENCY MSG_TYPE_TUNER+0
                             1463 ; 331  |#define TUNER_TUNE_MANUAL_UP MSG_TYPE_TUNER+1
                             1464 ; 332  |#define TUNER_TUNE_MANUAL_DOWN MSG_TYPE_TUNER+2
                             1465 ; 333  |#define TUNER_TUNE_SEARCH_UP MSG_TYPE_TUNER+3
                             1466 ; 334  |#define TUNER_TUNE_SEARCH_DOWN MSG_TYPE_TUNER+4
                             1467 ; 335  |#define TUNER_FORCED_MONO MSG_TYPE_TUNER+5
                             1468 ; 336  |#define TUNER_RESET MSG_TYPE_TUNER+6
                             1469 ; 337  |#define TUNER_POWER_ON MSG_TYPE_TUNER+7
                             1470 ; 338  |#define TUNER_POWER_OFF MSG_TYPE_TUNER+8
                             1471 ; 339  |#define TUNER_SET_SENSITIVITY MSG_TYPE_TUNER+9
                             1472 ; 340  |//one parameter--the sensitivity in uV
                             1473 ; 341  |#define TUNER_GET_STATES MSG_TYPE_TUNER+10
                             1474 ; 342  |#define TUNER_MUTE_OUTPUTS MSG_TYPE_TUNER+11
                             1475 ; 343  |#define TUNER_PRESET_STATION MSG_TYPE_TUNER+12
                             1476 ; 344  |#define TUNER_TUNE_TO_PRESET MSG_TYPE_TUNER+13
                             1477 ; 345  |#define TUNER_SET_PRESET MSG_TYPE_TUNER+14
                             1478 ; 346  |#define TUNER_ERASE_PRESET MSG_TYPE_TUNER+15
                             1479 ; 347  |#define TUNER_LAST_MSG_ID MSG_TYPE_TUNER+15
                             1480 ; 348  |#endif
                             1481 ; 349  |
                             1482 ; 350  |#define SOFT_TIMER_FIRST_MSG_ID MSG_TYPE_SOFT_TIMER+0
                             1483 ; 351  |#define SOFT_TIMER_SET_TIMER MSG_TYPE_SOFT_TIMER+1
                             1484 ; 352  |#define SOFT_TIMER_KILL_TIMER MSG_TYPE_SOFT_TIMER+2
                             1485 ; 353  |#define SOFT_TIMER_LAST_MSG_ID MSG_TYPE_SOFT_TIMER+2
                             1486 ; 354  |
                             1487 ; 355  |
                             1488 ; 356  |#define GEQ_FIRST_MSG_ID MSG_TYPE_GEQ+0
                             1489 ; 357  |#define GEQ_SET_EQ MSG_TYPE_GEQ+0
                             1490 ; 358  |#define GEQ_SET_EQ_LEGACY MSG_TYPE_GEQ+1
                             1491 ; 359  |#define GEQ_SET_ALL_BAND_GAINS MSG_TYPE_GEQ+2
                             1492 ; 360  |#define GEQ_SET_GAIN MSG_TYPE_GEQ+3
                             1493 ; 361  |#define GEQ_SET_COEFFICIENTS MSG_TYPE_GEQ+4
                             1494 ; 362  |#define GEQ_SET_PARAM MSG_TYPE_GEQ+5
                             1495 ; 363  |#define GEQ_GET_SETTINGS MSG_TYPE_GEQ+6
                             1496 ; 364  |#define GEQ_LAST_MSG_ID MSG_TYPE_GEQ+6
                             1497 ; 365  |
                             1498 ; 366  |#if (defined(USE_PLAYLIST3))
                             1499 ; 367  |// Music Library
                             1500 ; 368  |#define MUSICLIB_PLAY_FIRST_MSG_ID MSG_TYPE_MUSICLIB_PLAY+0
                             1501 ; 369  |#define MUSICLIB_START_PLAY_SONG MSG_TYPE_MUSICLIB_PLAY+0
                             1502 ; 370  |#define MUSICLIB_START_PLAY_ALL_SONG MSG_TYPE_MUSICLIB_PLAY+1
                             1503 ; 371  |#define MUSICLIB_PLAY_SETSHUFFLE MSG_TYPE_MUSICLIB_PLAY+2
                             1504 ; 372  |#define MUSICLIB_PLAY_RESUME MSG_TYPE_MUSICLIB_PLAY+3
                             1505 ; 373  |#define MUSICLIB_PLAY_CURRENT_SIZE MSG_TYPE_MUSICLIB_PLAY+4
                             1506 ; 374  |#define MUSICLIB_PLAY_LAST_MSG_ID MSG_TYPE_MUSICLIB_PLAY+4
                             1507 ; 375  |
                             1508 ; 376  |#define MUSICLIB_BROWSE_FIRST_MSG_ID MSG_TYPE_MUSICLIB_BROWSE+0
                             1509 ; 377  |#define MUSICLIB_BROWSE_SETROOT MSG_TYPE_MUSICLIB_BROWSE+0
                             1510 ; 378  |#define MUSICLIB_BROWSE_BROWSEMENU MSG_TYPE_MUSICLIB_BROWSE+1
                             1511 ; 379  |#define MUSICLIB_BROWSE_DOWNLIST MSG_TYPE_MUSICLIB_BROWSE+2
                             1512 ; 380  |#define MUSICLIB_BROWSE_UPLIST MSG_TYPE_MUSICLIB_BROWSE+3
                             1513 ; 381  |#define MUSICLIB_BROWSE_UPMENU MSG_TYPE_MUSICLIB_BROWSE+4
                             1514 ; 382  |#define MUSICLIB_BROWSE_SONGNUMBER MSG_TYPE_MUSICLIB_BROWSE+5
                             1515 ; 383  |#define MUSICLIB_BROWSE_ON_THE_FLY_GET_STATUS MSG_TYPE_MUSICLIB_BROWSE+6
                             1516 ; 384  |#define MUSICLIB_BROWSE_ON_THE_FLY_ADD_ITEM MSG_TYPE_MUSICLIB_BROWSE+7
                             1517 ; 385  |#define MUSICLIB_BROWSE_ON_THE_FLY_DELETE_ITEM MSG_TYPE_MUSICLIB_BROWSE+8
                             1518 ; 386  |#define MUSICLIB_BROWSE_ON_THE_FLY_DELETE_ALL MSG_TYPE_MUSICLIB_BROWSE+9
                             1519 ; 387  |#define MUSICLIB_BROWSE_LAST_MSG_ID MSG_TYPE_MUSICLIB_BROWSE+9
                             1520 ; 388  |
                             1521 ; 389  |#define MUSICLIB_PLAYALLNEXT_FIRST_MSG_ID MSG_TYPE_MUSICLIB_PLAYALLNEXT+0
                             1522 ; 390  |#define MUSICLIB_PLAYNEXTSONG MSG_TYPE_MUSICLIB_PLAYALLNEXT+0
                             1523 ; 391  |#define MUSICLIB_PLAYALLNEXT_LAST_MSG_ID MSG_TYPE_MUSICLIB_PLAYALLNEXT+0
                             1524 ; 392  |
                             1525 ; 393  |#define MUSICLIB_PLAYALLPREV_FIRST_MSG_ID MSG_TYPE_MUSICLIB_PLAYALLPREV+0
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page   7

M:ADDR CODE           CYCLES LINE SOURCELINE
                             1526 ; 394  |#define MUSICLIB_PLAYPREVIOUSSONG MSG_TYPE_MUSICLIB_PLAYALLPREV+0
                             1527 ; 395  |#define MUSICLIB_PLAYALLPREV_LAST_MSG_ID MSG_TYPE_MUSICLIB_PLAYALLPREV+0
                             1528 ; 396  |
                             1529 ; 397  |#define MUSICLIB_SHUFFLE_FIRST_MSG_ID MSG_TYPE_MUSICLIB_SHUFFLE+0
                             1530 ; 398  |#define MUSICLIB_SHUFFLE_NEXT MSG_TYPE_MUSICLIB_SHUFFLE+0
                             1531 ; 399  |#define MUSICLIB_SHUFFLE_LAST_MSG_ID MSG_TYPE_MUSICLIB_SHUFFLE+0
                             1532 ; 400  |
                             1533 ; 401  |#define MUSICLIB_VOICE_FIRST_MSG_ID MSG_TYPE_MUSICLIB_VOICE+0
                             1534 ; 402  |#define MUSICLIB_VOICE_BROWSEMENU MSG_TYPE_MUSICLIB_VOICE+0
                             1535 ; 403  |#define MUSICLIB_VOICE_DOWNLIST MSG_TYPE_MUSICLIB_VOICE+1
                             1536 ; 404  |#define MUSICLIB_VOICE_UPLIST MSG_TYPE_MUSICLIB_VOICE+2
                             1537 ; 405  |#define MUSICLIB_VOICE_UPMENU MSG_TYPE_MUSICLIB_VOICE+3
                             1538 ; 406  |#define MUSICLIB_VOICE_VOICENUMBER MSG_TYPE_MUSICLIB_VOICE+4
                             1539 ; 407  |#define MUSICLIB_VOICE_LAST_MSG_ID MSG_TYPE_MUSICLIB_VOICE+4
                             1540 ; 408  |
                             1541 ; 409  |#define MUSICLIB_VOICEPLAY_FIRST_MSG_ID MSG_TYPE_MUSICLIB_VOICEPLAY+0
                             1542 ; 410  |#define MUSICLIB_START_PLAY_VOICE MSG_TYPE_MUSICLIB_VOICEPLAY+0
                             1543 ; 411  |#define MUSICLIB_VOICEPLAY_LAST_MSG_ID MSG_TYPE_MUSICLIB_VOICEPLAY+0
                             1544 ; 412  |
                             1545 ; 413  |#define MUSICLIB_MERGE_FIRST_MSG_ID MSG_TYPE_MUSICLIB_MERGE+0
                             1546 ; 414  |#define MUSICLIB_MERGE_SONG MSG_TYPE_MUSICLIB_MERGE+0
                             1547 ; 415  |#define MUSICLIB_MERGE_ALL_SONG MSG_TYPE_MUSICLIB_MERGE+1
                             1548 ; 416  |#define MUSICLIB_MERGE_RESUME MSG_TYPE_MUSICLIB_MERGE+2
                             1549 ; 417  |#define MUSICLIB_MERGE_LAST_MSG_ID MSG_TYPE_MUSICLIB_MERGE+2
                             1550 ; 418  |#endif // IF (@def(USE_PLAYLIST3))
                             1551 ; 419  |
                             1552 ; 420  |#if defined(USE_PLAYLIST5)
                             1553 ; 421  |#define PL5_PL_FIRST_MSG_ID MSG_TYPE_PL5_PLAYBACK+0
                             1554 ; 422  |#define PL5_PL_MSG_RESET MSG_TYPE_PL5_PLAYBACK+0
                             1555 ; 423  |#define PL5_PL_MSG_CDSEARCHING MSG_TYPE_PL5_PLAYBACK+1
                             1556 ; 424  |#define PL5_PL_MSG_START MSG_TYPE_PL5_PLAYBACK+2
                             1557 ; 425  |#define PL5_PL_MSG_STOP MSG_TYPE_PL5_PLAYBACK+3
                             1558 ; 426  |#define PL5_PL_MSG_PAUSE MSG_TYPE_PL5_PLAYBACK+4
                             1559 ; 427  |#define PL5_PL_MSG_RESUME MSG_TYPE_PL5_PLAYBACK+5
                             1560 ; 428  |#define PL5_PL_MSG_DELETE MSG_TYPE_PL5_PLAYBACK+6
                             1561 ; 429  |#define PL5_PL_MSG_PLAY MSG_TYPE_PL5_PLAYBACK+7
                             1562 ; 430  |#define PL5_PL_MSG_DISCNT MSG_TYPE_PL5_PLAYBACK+8
                             1563 ; 431  |#define PL5_PL_MSG_ENACNT MSG_TYPE_PL5_PLAYBACK+9
                             1564 ; 432  |#define PL5_PL_LAST_MSG_ID MSG_TYPE_PL5_PLAYBACK+9
                             1565 ; 433  |
                             1566 ; 434  |#define PL5_BR_FIRST_MSG_ID MSG_TYPE_PL5_BROWSE+0
                             1567 ; 435  |#define PL5_BR_MSG_RESET MSG_TYPE_PL5_BROWSE+0
                             1568 ; 436  |#define PL5_BR_MSG_CDBROWSING MSG_TYPE_PL5_BROWSE+1
                             1569 ; 437  |#define PL5_BR_MSG_START MSG_TYPE_PL5_BROWSE+2
                             1570 ; 438  |#define PL5_BR_MSG_STOP MSG_TYPE_PL5_BROWSE+3
                             1571 ; 439  |#define PL5_BR_MSG_PAUSE MSG_TYPE_PL5_BROWSE+4
                             1572 ; 440  |#define PL5_BR_MSG_RESUME MSG_TYPE_PL5_BROWSE+5
                             1573 ; 441  |#define PL5_BR_MSG_DELETE MSG_TYPE_PL5_BROWSE+6
                             1574 ; 442  |#define PL5_BR_LAST_MSG_ID MSG_TYPE_PL5_BROWSE+6
                             1575 ; 443  |#endif // if @def('USE_PLAYLIST5')
                             1576 ; 444  |// Events
                             1577 ; 445  |// No event
                             1578 ; 446  |#define EVENT_NONE 0x000001   
                             1579 ; 447  |// A message has been posted
                             1580 ; 448  |#define EVENT_MESSAGE 0x000002   
                             1581 ; 449  |// Run if wait time elapsed
                             1582 ; 450  |#define EVENT_TIMER 0x000004   
                             1583 ; 451  |// Run if a button event occured
                             1584 ; 452  |#define EVENT_BUTTON 0x000008   
                             1585 ; 453  |// Run if a background event occured
                             1586 ; 454  |#define EVENT_BACKGROUND 0x000010   
                             1587 ; 455  |// The executive should immediately repeat this module
                             1588 ; 456  |#define EVENT_REPEAT 0x000020   
                             1589 ; 457  |// Run the module's init routine
                             1590 ; 458  |#define EVENT_INIT 0x800000   
                             1591 ; 459  |
                             1592 ; 460  |#define EVENT_NONE_BITPOS 0
                             1593 ; 461  |#define EVENT_MESSAGE_BITPOS 1
                             1594 ; 462  |#define EVENT_TIMER_BITPOS 2
                             1595 ; 463  |#define EVENT_BUTTON_BITPOS 3
                             1596 ; 464  |#define EVENT_BACKGROUND_BITPOS 4
                             1597 ; 465  |#define EVENT_REPEAT_BITPOS 5
                             1598 ; 466  |#define EVENT_INIT_BITPOS 23
                             1599 ; 467  |
                             1600 ; 468  |// Parser Message Buffers
                             1601 ; 469  |#define ParserPlayBit 0
                             1602 ; 470  |#define ButtonPressBit 1
                             1603 ; 471  |#define ParserRwndBit 1
                             1604 ; 472  |#define ParserFfwdBit 2
                             1605 ; 473  |
                             1606 ; 474  |//NextSong Message Parameters
                             1607 ; 475  |// ButtonPressBit1 set to denote button was pressed.
                             1608 ; 476  |#define NEXT_SONG 2             
                             1609 ; 477  |// ButtonPressBit1 cleared
                             1610 ; 478  |#define NEXT_SONG_PLAY_EOF 1          
                             1611 ; 479  |// ButtonPressBit1 set
                             1612 ; 480  |#define NEXT_SONG_PLAY_BUTTON 3          
                             1613 ; 481  |// NextSong + Ffwd
                             1614 ; 482  |#define NEXT_SONG_FFWD 4          
                             1615 ; 483  |
                             1616 ; 484  |//PrevSong Message Parameters
                             1617 ; 485  |// PrevSong + Stopped
                             1618 ; 486  |#define PREV_SONG 0          
                             1619 ; 487  |// PrevSong + Play
                             1620 ; 488  |#define PREV_SONG_PLAY 1          
                             1621 ; 489  |// PrevSong + Rwnd
                             1622 ; 490  |#define PREV_SONG_RWND 2          
                             1623 ; 491  |
                             1624 ; 492  |
                             1625 ; 493  |
                             1626 ; 494  |
                             1627 ; 495  |#endif // IF (!@def(MSGEQU_INC))
                             1628 ; 496  |
                             1629 ; 497  |
                             1630 
                             1632 
                             1633 ; 12   |#include "resource.h"
                             1634 
                             1636 
                             1637 ; 1    |//  NOTE: This file was generated automatically by rscrenum.pl
                             1638 ; 2    |//  Do not edit it directly.
                             1639 ; 3    |//  Created on Sat Jun 28 16:37:44 2008 using resource.inc as input.
                             1640 ; 4    |
                             1641 ; 5    |
                             1642 ; 6    |
                             1643 ; 7    |//  NOTE: This file was generated automatically by rscrenum.pl
                             1644 ; 8    |//  Do not edit it directly.
                             1645 ; 9    |//  Created on Sat Jun 28 16:13:49 2008 using resource.inc as input.
                             1646 ; 10   |
                             1647 ; 11   |
                             1648 ; 12   |
                             1649 ; 13   |//  NOTE: This file was generated automatically by rscrenum.pl
                             1650 ; 14   |//  Do not edit it directly.
                             1651 ; 15   |//  Created on Sat Jun 28 15:55:53 2008 using resource.inc as input.
                             1652 ; 16   |
                             1653 ; 17   |
                             1654 ; 18   |
                             1655 ; 19   |//  NOTE: This file was generated automatically by rscrenum.pl
                             1656 ; 20   |//  Do not edit it directly.
                             1657 ; 21   |//  Created on Thu Jun 26 08:58:05 2008 using resource.inc as input.
                             1658 ; 22   |
                             1659 ; 23   |
                             1660 ; 24   |
                             1661 ; 25   |//  NOTE: This file was generated automatically by rscrenum.pl
                             1662 ; 26   |//  Do not edit it directly.
                             1663 ; 27   |//  Created on Wed Jun 25 17:00:35 2008 using resource.inc as input.
                             1664 ; 28   |
                             1665 ; 29   |
                             1666 ; 30   |
                             1667 ; 31   |//  NOTE: This file was generated automatically by rscrenum.pl
                             1668 ; 32   |//  Do not edit it directly.
                             1669 ; 33   |//  Created on Wed Jun 25 11:42:38 2008 using resource.inc as input.
                             1670 ; 34   |
                             1671 ; 35   |
                             1672 ; 36   |
                             1673 ; 37   |//  NOTE: This file was generated automatically by rscrenum.pl
                             1674 ; 38   |//  Do not edit it directly.
                             1675 ; 39   |//  Created on Wed Jun 25 11:17:50 2008 using resource.inc as input.
                             1676 ; 40   |
                             1677 ; 41   |
                             1678 ; 42   |
                             1679 ; 43   |//  NOTE: This file was generated automatically by rscrenum.pl
                             1680 ; 44   |//  Do not edit it directly.
                             1681 ; 45   |//  Created on Wed Jun 25 11:17:05 2008 using resource.inc as input.
                             1682 ; 46   |
                             1683 ; 47   |
                             1684 ; 48   |
                             1685 ; 49   |//  NOTE: This file was generated automatically by rscrenum.pl
                             1686 ; 50   |//  Do not edit it directly.
                             1687 ; 51   |//  Created on Tue Jun 24 15:21:11 2008 using resource.inc as input.
                             1688 ; 52   |
                             1689 ; 53   |
                             1690 ; 54   |
                             1691 ; 55   |//  NOTE: This file was generated automatically by rscrenum.pl
                             1692 ; 56   |//  Do not edit it directly.
                             1693 ; 57   |//  Created on Sun Jun 22 02:54:01 2008 using resource.inc as input.
                             1694 ; 58   |
                             1695 ; 59   |
                             1696 ; 60   |
                             1697 ; 61   |//  NOTE: This file was generated automatically by rscrenum.pl
                             1698 ; 62   |//  Do not edit it directly.
                             1699 ; 63   |//  Created on Sun Jun 22 00:47:39 2008 using resource.inc as input.
                             1700 ; 64   |
                             1701 ; 65   |
                             1702 ; 66   |
                             1703 ; 67   |//  NOTE: This file was generated automatically by rscrenum.pl
                             1704 ; 68   |//  Do not edit it directly.
                             1705 ; 69   |//  Created on Fri Jun 20 16:15:57 2008 using resource.inc as input.
                             1706 ; 70   |
                             1707 ; 71   |
                             1708 ; 72   |
                             1709 ; 73   |//  NOTE: This file was generated automatically by rscrenum.pl
                             1710 ; 74   |//  Do not edit it directly.
                             1711 ; 75   |//  Created on Thu Jun 19 09:47:30 2008 using resource.inc as input.
                             1712 ; 76   |
                             1713 ; 77   |
                             1714 ; 78   |
                             1715 ; 79   |//  NOTE: This file was generated automatically by rscrenum.pl
                             1716 ; 80   |//  Do not edit it directly.
                             1717 ; 81   |//  Created on Wed Jun 18 23:11:16 2008 using resource.inc as input.
                             1718 ; 82   |
                             1719 ; 83   |
                             1720 ; 84   |
                             1721 ; 85   |//  NOTE: This file was generated automatically by rscrenum.pl
                             1722 ; 86   |//  Do not edit it directly.
                             1723 ; 87   |//  Created on Wed Jun 18 22:57:19 2008 using resource.inc as input.
                             1724 ; 88   |
                             1725 ; 89   |
                             1726 ; 90   |
                             1727 ; 91   |//  NOTE: This file was generated automatically by rscrenum.pl
                             1728 ; 92   |//  Do not edit it directly.
                             1729 ; 93   |//  Created on Wed Jun 18 22:49:16 2008 using resource.inc as input.
                             1730 ; 94   |
                             1731 ; 95   |
                             1732 ; 96   |
                             1733 ; 97   |//  NOTE: This file was generated automatically by rscrenum.pl
                             1734 ; 98   |//  Do not edit it directly.
                             1735 ; 99   |//  Created on Wed Jun 18 11:53:38 2008 using resource.inc as input.
                             1736 ; 100  |
                             1737 ; 101  |
                             1738 ; 102  |
                             1739 ; 103  |//  NOTE: This file was generated automatically by rscrenum.pl
                             1740 ; 104  |//  Do not edit it directly.
                             1741 ; 105  |//  Created on Wed Jun 18 10:45:13 2008 using resource.inc as input.
                             1742 ; 106  |
                             1743 ; 107  |
                             1744 ; 108  |
                             1745 ; 109  |//  NOTE: This file was generated automatically by rscrenum.pl
                             1746 ; 110  |//  Do not edit it directly.
                             1747 ; 111  |//  Created on Wed Jun 18 09:54:56 2008 using resource.inc as input.
                             1748 ; 112  |
                             1749 ; 113  |
                             1750 ; 114  |
                             1751 ; 115  |//  NOTE: This file was generated automatically by rscrenum.pl
                             1752 ; 116  |//  Do not edit it directly.
                             1753 ; 117  |//  Created on Tue Jun 17 16:47:21 2008 using resource.inc as input.
                             1754 ; 118  |
                             1755 ; 119  |
                             1756 ; 120  |
                             1757 ; 121  |//  NOTE: This file was generated automatically by rscrenum.pl
                             1758 ; 122  |//  Do not edit it directly.
                             1759 ; 123  |//  Created on Tue Jun 17 11:30:49 2008 using resource.inc as input.
                             1760 ; 124  |
                             1761 ; 125  |
                             1762 ; 126  |
                             1763 ; 127  |/////////////////////////////////////////////////////////////////////////////////
                             1764 ; 128  |// Copyright(C) SigmaTel, Inc. 2001-2007
                             1765 ; 129  |// Reviews: DanhNguyen (06-2008) for X8iTF/STFM1000
                             1766 ; 130  |// LCD example resource listing
                             1767 ; 131  |/////////////////////////////////////////////////////////////////////////////////
                             1768 ; 132  |
                             1769 ; 133  |#if (!defined(resources))
                             1770 ; 134  |#define resources 1
                             1771 ; 135  |
                             1772 ; 136  |/////////////////////////////////////////////////////////////////////////////////
                             1773 ; 137  |//  Player version number  no leading zeros in version number!!!!!
                             1774 ; 138  |/////////////////////////////////////////////////////////////////////////////////
                             1775 ; 139  |
                             1776 ; 140  |#define VERSION_MAJOR 3
                             1777 ; 141  |#define VERSION_MIDDLE 200
                             1778 ; 142  |#define VERSION_MINOR 910
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page   8

M:ADDR CODE           CYCLES LINE SOURCELINE
                             1779 ; 143  |
                             1780 ; 144  |#define LCD_SEG_OFFSET 0x000000
                             1781 ; 145  |#define NUMBER_OF_PRESETS 10
                             1782 ; 146  |
                             1783 ; 147  |
                             1784 ; 148  |/////////////////////////////////////////////////////////////////////////////////
                             1785 ; 149  |//  High usage resource. These have been moved here to take maximum advantage of
                             1786 ; 150  |//  the resource index cache if it was added.
                             1787 ; 151  |//  This block is sorted by frequency of use while loading a new song.
                             1788 ; 152  |/////////////////////////////////////////////////////////////////////////////////
                             1789 ; 153  |
                             1790 ; 154  |//$FILENAME searchdirectory.src
                             1791 ; 155  |#define RSRC_FUNCLET_SEARCHDIRECTORY 1    
                             1792 ; 156  |//$FILENAME shortdirmatch.src
                             1793 ; 157  |#define RSRC_FUNCLET_SHORTDIRMATCH 2    
                             1794 ; 158  |//$FILENAME fopen.src
                             1795 ; 159  |#define RSRC_FUNCLET_FOPEN 3    
                             1796 ; 160  |//$FILENAME musicmenu.src
                             1797 ; 161  |#define RSRC_MUSIC_MENU_CODE_BANK 4    
                             1798 ; 162  |//$FILENAME changepath.src
                             1799 ; 163  |#define RSRC_FUNCLET_CHANGEPATH 5    
                             1800 ; 164  |//$FILENAME _openandverifyslot.src
                             1801 ; 165  |#define RSRC_FUNCLET__OPENANDVERIFYSLOT 6    
                             1802 ; 166  |//$FILENAME _loadslot.src
                             1803 ; 167  |#define RSRC_FUNCLET__LOADSLOT 7    
                             1804 ; 168  |//$FILENAME getname.src
                             1805 ; 169  |#define RSRC_FUNCLET_GETNAME 8    
                             1806 ; 170  |//$FILENAME Funclet_SteppingVoltageSet.src
                             1807 ; 171  |#define RSRC_FUNCLET_STEPPINGVOLTAGESET 9    
                             1808 ; 172  |//$FILENAME sethandleforsearch.src
                             1809 ; 173  |#define RSRC_FUNCLET_SETHANDLEFORSEARCH 10    
                             1810 ; 174  |//$FILENAME wmaWrap.src
                             1811 ; 175  |#define RSRC_WMADEC_CODE 11    
                             1812 ; 176  |//$FILENAME extractfilename.src
                             1813 ; 177  |#define RSRC_FUNCLET_EXTRACTFILENAME 12    
                             1814 ; 178  |//$FILENAME oem_getgroupcertprivatekey.src
                             1815 ; 179  |#define RSRC_FUNCLET_OEM_GETGROUPCERTPRIVATEKEY 13    
                             1816 ; 180  |//$FILENAME SoftTimerMod.src
                             1817 ; 181  |#define RSRC_SOFT_TIMER_MODULE_CODE 14    
                             1818 ; 182  |//$FILENAME GetShortfilename.src
                             1819 ; 183  |#define RSRC_FUNCLET_GETSHORTFILENAME 15    
                             1820 ; 184  |//$FILENAME drm_dcp_loadpropertiescache.src
                             1821 ; 185  |#define RSRC_FUNCLET_DRM_DCP_LOADPROPERTIESCACHE 16    
                             1822 ; 186  |//$FILENAME playerstatemachine.src
                             1823 ; 187  |#define RSRC_PLAY_STATE_MACHINE_CODE_BANK 17    
                             1824 ; 188  |//$FILENAME SysMod.src
                             1825 ; 189  |#define RSRC_SYSMOD_CODE 18    
                             1826 ; 190  |//$FILENAME drm_b64_decodew.src
                             1827 ; 191  |#define RSRC_FUNCLET_DRM_B64_DECODEW 19    
                             1828 ; 192  |//$FILENAME discardtrailigperiods.src
                             1829 ; 193  |#define RSRC_FUNCLET_DISCARDTRAILIGPERIODS 20    
                             1830 ; 194  |//$FILENAME uppercase.src
                             1831 ; 195  |#define RSRC_FUNCLET_UPPERCASE 21    
                             1832 ; 196  |//$FILENAME strlength.src
                             1833 ; 197  |#define RSRC_FUNCLET_STRLENGTH 22    
                             1834 ; 198  |//$FILENAME ConverToShortname.src
                             1835 ; 199  |#define RSRC_FUNCLET_CONVERTOSHORTNAME 23    
                             1836 ; 200  |//$FILENAME drm_bbx_hashvalue.src
                             1837 ; 201  |#define RSRC_FUNCLET_DRM_BBX_HASHVALUE 24    
                             1838 ; 202  |//$FILENAME drm_expr_evaluateexpression.src
                             1839 ; 203  |#define RSRC_FUNCLET_DRM_EXPR_EVALUATEEXPRESSION 25    
                             1840 ; 204  |//$FILENAME drm_sst_closekey.src
                             1841 ; 205  |#define RSRC_FUNCLET_DRM_SST_CLOSEKEY 26    
                             1842 ; 206  |//$FILENAME Funclet_SysSetSpeed.src
                             1843 ; 207  |#define RSRC_FUNCLET_SYSSETSPEED 27    
                             1844 ; 208  |//$FILENAME freehandle.src
                             1845 ; 209  |#define RSRC_FUNCLET_FREEHANDLE 28    
                             1846 ; 210  |//$FILENAME searchfreehandleallocate.src
                             1847 ; 211  |#define RSRC_FUNCLET_SEARCHFREEHANDLEALLOCATE 29    
                             1848 ; 212  |//$FILENAME _parselicenseattributes.src
                             1849 ; 213  |#define RSRC_FUNCLET__PARSELICENSEATTRIBUTES 30    
                             1850 ; 214  |//$FILENAME variablesecstategetorset.src
                             1851 ; 215  |#define RSRC_FUNCLET_VARIABLESECSTATEGETORSET 31    
                             1852 ; 216  |//$FILENAME _setuplicevalobjecttoshare.src
                             1853 ; 217  |#define RSRC_FUNCLET__SETUPLICEVALOBJECTTOSHARE 32    
                             1854 ; 218  |//$FILENAME drm_mgr_initialize.src
                             1855 ; 219  |#define RSRC_FUNCLET_DRM_MGR_INITIALIZE 33    
                             1856 ; 220  |//$FILENAME display.src
                             1857 ; 221  |#define RSRC_DISPLAY_CODE_BANK 34    
                             1858 ; 222  |//$FILENAME DisplayModule.src
                             1859 ; 223  |#define RSRC_DISPLAY_MODULE 35    
                             1860 ; 224  |//$FILENAME extractpath.src
                             1861 ; 225  |#define RSRC_FUNCLET_EXTRACTPATH 36    
                             1862 ; 226  |//$FILENAME drm_sst_createglobalstorepassword.src
                             1863 ; 227  |#define RSRC_FUNCLET_DRM_SST_CREATEGLOBALSTOREPASSWORD 37    
                             1864 ; 228  |//$FILENAME _getprivatekey.src
                             1865 ; 229  |#define RSRC_FUNCLET__GETPRIVATEKEY 38    
                             1866 ; 230  |//$FILENAME drm_hds_opennamespace.src
                             1867 ; 231  |#define RSRC_FUNCLET_DRM_HDS_OPENNAMESPACE 39    
                             1868 ; 232  |//$FILENAME drm_hds_openslot.src
                             1869 ; 233  |#define RSRC_FUNCLET_DRM_HDS_OPENSLOT 40    
                             1870 ; 234  |//$FILENAME fclose.src
                             1871 ; 235  |#define RSRC_FUNCLET_FCLOSE 41    
                             1872 ; 236  |//$FILENAME drm_cphr_init.src
                             1873 ; 237  |#define RSRC_FUNCLET_DRM_CPHR_INIT 42    
                             1874 ; 238  |//$FILENAME drm_pk_symmetriccrypt.src
                             1875 ; 239  |#define RSRC_FUNCLET_DRM_PK_SYMMETRICCRYPT 43    
                             1876 ; 240  |//$FILENAME drm_mgr_bind.src
                             1877 ; 241  |#define RSRC_FUNCLET_DRM_MGR_BIND 44    
                             1878 ; 242  |//$FILENAME _decryptcontentkey.src
                             1879 ; 243  |#define RSRC_FUNCLET__DECRYPTCONTENTKEY 45    
                             1880 ; 244  |//$FILENAME drm_mac_inv32.src
                             1881 ; 245  |#define RSRC_FUNCLET_DRM_MAC_INV32 46    
                             1882 ; 246  |//$FILENAME drm_lic_getattribute.src
                             1883 ; 247  |#define RSRC_FUNCLET_DRM_LIC_GETATTRIBUTE 47    
                             1884 ; 248  |//$FILENAME drm_utl_getversionasstring.src
                             1885 ; 249  |#define RSRC_FUNCLET_DRM_UTL_GETVERSIONASSTRING 48    
                             1886 ; 250  |//$FILENAME drm_dcp_getattribute.src
                             1887 ; 251  |#define RSRC_FUNCLET_DRM_DCP_GETATTRIBUTE 49    
                             1888 ; 252  |//$FILENAME effectsmodules.src
                             1889 ; 253  |#define RSRC_EFFECTS_MODULES_P 50    
                             1890 ; 254  |//$FILENAME janusx.src
                             1891 ; 255  |#define RSRC_JANUSX_CODE 51    
                             1892 ; 256  |//$FILENAME drm_sst_openkeytokens.src
                             1893 ; 257  |#define RSRC_FUNCLET_DRM_SST_OPENKEYTOKENS 52    
                             1894 ; 258  |//$FILENAME eval.src
                             1895 ; 259  |#define RSRC_FUNCLET_EVAL 53    
                             1896 ; 260  |//$FILENAME _verifyslothash.src
                             1897 ; 261  |#define RSRC_FUNCLET__VERIFYSLOTHASH 54    
                             1898 ; 262  |//$FILENAME januscommon.src
                             1899 ; 263  |#define RSRC_JANUS_COMMON 55    
                             1900 ; 264  |//$FILENAME changecase.src
                             1901 ; 265  |#define RSRC_FUNCLET_CHANGECASE 56    
                             1902 ; 266  |//$FILENAME drm_bbx_symmetricverify.src
                             1903 ; 267  |#define RSRC_FUNCLET_DRM_BBX_SYMMETRICVERIFY 57    
                             1904 ; 268  |//$FILENAME _loadlicenseattributes.src
                             1905 ; 269  |#define RSRC_FUNCLET__LOADLICENSEATTRIBUTES 58    
                             1906 ; 270  |//$FILENAME drm_hds_slotseek.src
                             1907 ; 271  |#define RSRC_FUNCLET_DRM_HDS_SLOTSEEK 59    
                             1908 ; 272  |//$FILENAME drm_hds_slotwrite.src
                             1909 ; 273  |#define RSRC_FUNCLET_DRM_HDS_SLOTWRITE 60    
                             1910 ; 274  |//$FILENAME drm_levl_performoperations.src
                             1911 ; 275  |#define RSRC_FUNCLET_DRM_LEVL_PERFORMOPERATIONS 61    
                             1912 ; 276  |//$FILENAME drm_lic_verifysignature.src
                             1913 ; 277  |#define RSRC_FUNCLET_DRM_LIC_VERIFYSIGNATURE 62    
                             1914 ; 278  |//$FILENAME drm_lst_getlicense.src
                             1915 ; 279  |#define RSRC_FUNCLET_DRM_LST_GETLICENSE 63    
                             1916 ; 280  |//$FILENAME drm_utl_numbertostring.src
                             1917 ; 281  |#define RSRC_FUNCLET_DRM_UTL_NUMBERTOSTRING 64    
                             1918 ; 282  |//$FILENAME oem_writefile.src
                             1919 ; 283  |#define RSRC_FUNCLET_OEM_WRITEFILE 65    
                             1920 ; 284  |//$FILENAME drm_sst_getdata.src
                             1921 ; 285  |#define RSRC_FUNCLET_DRM_SST_GETDATA 66    
                             1922 ; 286  |//$FILENAME updatehandlemode.src
                             1923 ; 287  |#define RSRC_FUNCLET_UPDATEHANDLEMODE 67    
                             1924 ; 288  |//$FILENAME _getlicenseinfoandsetup.src
                             1925 ; 289  |#define RSRC_FUNCLET__GETLICENSEINFOANDSETUP 68    
                             1926 ; 290  |//$FILENAME drm_lic_completelicensechain.src
                             1927 ; 291  |#define RSRC_FUNCLET_DRM_LIC_COMPLETELICENSECHAIN 69    
                             1928 ; 292  |//$FILENAME doplay_p.src
                             1929 ; 293  |#define RSRC_DOPLAY_P 70    
                             1930 ; 294  |//$FILENAME fatwritep.src
                             1931 ; 295  |#define RSRC_FATWRITE_P_CODE 71    
                             1932 ; 296  |//$FILENAME findfirst.src
                             1933 ; 297  |#define RSRC_FUNCLET_FINDFIRST 72    
                             1934 ; 298  |//$FILENAME Funclet_SysLoadFatWrite.src
                             1935 ; 299  |#define RSRC_FUNCLET_SYSLOADFATWRITE 73    
                             1936 ; 300  |//$FILENAME changetorootdirectory.src
                             1937 ; 301  |#define RSRC_FUNCLET_CHANGETOROOTDIRECTORY 74    
                             1938 ; 302  |//$FILENAME _findkeypair.src
                             1939 ; 303  |#define RSRC_FUNCLET__FINDKEYPAIR 75    
                             1940 ; 304  |//$FILENAME variablemachinegetorset.src
                             1941 ; 305  |#define RSRC_FUNCLET_VARIABLEMACHINEGETORSET 76    
                             1942 ; 306  |//$FILENAME _hdsslotenumnext.src
                             1943 ; 307  |#define RSRC_FUNCLET__HDSSLOTENUMNEXT 77    
                             1944 ; 308  |//$FILENAME getlspubkey.src
                             1945 ; 309  |#define RSRC_FUNCLET_GETLSPUBKEY 78    
                             1946 ; 310  |//$FILENAME drm_sst_gettokenvalue.src
                             1947 ; 311  |#define RSRC_FUNCLET_DRM_SST_GETTOKENVALUE 79    
                             1948 ; 312  |//$FILENAME drm_utl_decodekid.src
                             1949 ; 313  |#define RSRC_FUNCLET_DRM_UTL_DECODEKID 80    
                             1950 ; 314  |//$FILENAME drm_xml_getnodecdata.src
                             1951 ; 315  |#define RSRC_FUNCLET_DRM_XML_GETNODECDATA 81    
                             1952 ; 316  |//$FILENAME _freedrmmanagerinternalcontexts.src
                             1953 ; 317  |#define RSRC_FUNCLET__FREEDRMMANAGERINTERNALCONTEXTS 82    
                             1954 ; 318  |//$FILENAME drm_clk_initchecksecureclock.src
                             1955 ; 319  |#define RSRC_FUNCLET_DRM_CLK_INITCHECKSECURECLOCK 83    
                             1956 ; 320  |//$FILENAME drm_sst_openandlockslot.src
                             1957 ; 321  |#define RSRC_FUNCLET_DRM_SST_OPENANDLOCKSLOT 84    
                             1958 ; 322  |//$FILENAME aes_enc.src
                             1959 ; 323  |#define RSRC_AES_ENC 85    
                             1960 ; 324  |//$FILENAME getprivkey.src
                             1961 ; 325  |#define RSRC_FUNCLET_GETPRIVKEY 86    
                             1962 ; 326  |//$FILENAME Funclet_GetUnicodeCharacterBitmap.src
                             1963 ; 327  |#define RSRC_FUNCLET_GET_UNICODE_CHARACTER_BITMAP 87    
                             1964 ; 328  |//$FILENAME playlist_codebank.src
                             1965 ; 329  |#define RSRC_PLAYLIST_CODEBANK 88    
                             1966 ; 330  |//$FILENAME drm_lic_getenablingbits.src
                             1967 ; 331  |#define RSRC_FUNCLET_DRM_LIC_GETENABLINGBITS 89    
                             1968 ; 332  |//$FILENAME drm_mgr_uninitialize.src
                             1969 ; 333  |#define RSRC_FUNCLET_DRM_MGR_UNINITIALIZE 90    
                             1970 ; 334  |//$FILENAME _getdevicecert.src
                             1971 ; 335  |#define RSRC_FUNCLET__GETDEVICECERT 91    
                             1972 ; 336  |//$FILENAME drm_lic_reportactions.src
                             1973 ; 337  |#define RSRC_FUNCLET_DRM_LIC_REPORTACTIONS 92    
                             1974 ; 338  |//$FILENAME drmcrt_wcsntol.src
                             1975 ; 339  |#define RSRC_FUNCLET_DRMCRT_WCSNTOL 93    
                             1976 ; 340  |//$FILENAME _basicheaderchecks.src
                             1977 ; 341  |#define RSRC_FUNCLET__BASICHEADERCHECKS 94    
                             1978 ; 342  |//$FILENAME drm_hdr_getattribute.src
                             1979 ; 343  |#define RSRC_FUNCLET_DRM_HDR_GETATTRIBUTE 95    
                             1980 ; 344  |//$FILENAME drm_hds_slotenumnext.src
                             1981 ; 345  |#define RSRC_FUNCLET_DRM_HDS_SLOTENUMNEXT 96    
                             1982 ; 346  |//$FILENAME drm_levl_evaluateexpression.src
                             1983 ; 347  |#define RSRC_FUNCLET_DRM_LEVL_EVALUATEEXPRESSION 97    
                             1984 ; 348  |//$FILENAME drm_lst_open.src
                             1985 ; 349  |#define RSRC_FUNCLET_DRM_LST_OPEN 98    
                             1986 ; 350  |//$FILENAME drm_xml_getnodeattribute.src
                             1987 ; 351  |#define RSRC_FUNCLET_DRM_XML_GETNODEATTRIBUTE 99    
                             1988 ; 352  |//$FILENAME _verifysymmerticsignature.src
                             1989 ; 353  |#define RSRC_FUNCLET__VERIFYSYMMERTICSIGNATURE 100    
                             1990 ; 354  |//$FILENAME oem_openfile.src
                             1991 ; 355  |#define RSRC_FUNCLET_OEM_OPENFILE 101    
                             1992 ; 356  |//$FILENAME _getdrmfullpathname.src
                             1993 ; 357  |#define RSRC_FUNCLET__GETDRMFULLPATHNAME 102    
                             1994 ; 358  |//$FILENAME oem_getsecurestoreglobalpasswordseed.src
                             1995 ; 359  |#define RSRC_FUNCLET_OEM_GETSECURESTOREGLOBALPASSWORDSEED 103    
                             1996 ; 360  |//$FILENAME _applydiffstostore.src
                             1997 ; 361  |#define RSRC_FUNCLET__APPLYDIFFSTOSTORE 104    
                             1998 ; 362  |//$FILENAME drm_sst_setdata.src
                             1999 ; 363  |#define RSRC_FUNCLET_DRM_SST_SETDATA 105    
                             2000 ; 364  |//$FILENAME drm_sst_getlockeddata.src
                             2001 ; 365  |#define RSRC_FUNCLET_DRM_SST_GETLOCKEDDATA 106    
                             2002 ; 366  |//$FILENAME drm_sst_setlockeddata.src
                             2003 ; 367  |#define RSRC_FUNCLET_DRM_SST_SETLOCKEDDATA 107    
                             2004 ; 368  |//$FILENAME playerlib_extra.src
                             2005 ; 369  |#define RSRC_PLAYERLIB_EXTRA_CODE_BANK 108    
                             2006 ; 370  |//$FILENAME wmaCommon.src
                             2007 ; 371  |#define RSRC_WMA_COMMON 109    
                             2008 ; 372  |//$FILENAME wmainit.src
                             2009 ; 373  |#define RSRC_WMA_INIT 110    
                             2010 ; 374  |//$FILENAME playlist2traverse_codebank.src
                             2011 ; 375  |#define RSRC_PLAYLIST2TRAVERSE_CODEBANK 111    
                             2012 ; 376  |//$FILENAME drm_bbx_cipherkeysetup.src
                             2013 ; 377  |#define RSRC_FUNCLET_DRM_BBX_CIPHERKEYSETUP 112    
                             2014 ; 378  |//$FILENAME drm_lic_checkclockrollback.src
                             2015 ; 379  |#define RSRC_FUNCLET_DRM_LIC_CHECKCLOCKROLLBACK 113    
                             2016 ; 380  |//$FILENAME drm_hds_closestore.src
                             2017 ; 381  |#define RSRC_FUNCLET_DRM_HDS_CLOSESTORE 114    
                             2018 ; 382  |//$FILENAME _hdsloadsrn.src
                             2019 ; 383  |#define RSRC_FUNCLET__HDSLOADSRN 115    
                             2020 ; 384  |//$FILENAME _loadproritizedlist.src
                             2021 ; 385  |#define RSRC_FUNCLET__LOADPRORITIZEDLIST 116    
                             2022 ; 386  |//$FILENAME drm_lst_initenum.src
                             2023 ; 387  |#define RSRC_FUNCLET_DRM_LST_INITENUM 117    
                             2024 ; 388  |//$FILENAME _loadattributesintocache.src
                             2025 ; 389  |#define RSRC_FUNCLET__LOADATTRIBUTESINTOCACHE 118    
                             2026 ; 390  |//$FILENAME drm_pk_symmetricverify.src
                             2027 ; 391  |#define RSRC_FUNCLET_DRM_PK_SYMMETRICVERIFY 119    
                             2028 ; 392  |
                             2029 ; 393  |/////////////////////////////////////////////////////////////////////////////////
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page   9

M:ADDR CODE           CYCLES LINE SOURCELINE
                             2030 ; 394  |//  Menu Modules (codebanks)
                             2031 ; 395  |/////////////////////////////////////////////////////////////////////////////////
                             2032 ; 396  |//$FILENAME mainmenu.src
                             2033 ; 397  |#define RSRC_MAIN_MENU_CODE_BANK 120    
                             2034 ; 398  |//$FILENAME displaylists.src
                             2035 ; 399  |#define RSRC_DISPLAY_LISTS_CODE_BANK 121    
                             2036 ; 400  |
                             2037 ; 401  |//$FILENAME voicemenu.src
                             2038 ; 402  |#define RSRC_VOICE_MENU_CODE_BANK 122    
                             2039 ; 403  |//$FILENAME fmtunermenu.src
                             2040 ; 404  |#define RSRC_FMTUNER_MENU_CODE_BANK 123    
                             2041 ; 405  |//$FILENAME recorderstatemachine.src
                             2042 ; 406  |#define RSRC_RECORDER_STATE_MACHINE_CODE_BANK 124    
                             2043 ; 407  |
                             2044 ; 408  |//$FILENAME eqmenu.src
                             2045 ; 409  |#define RSRC_EQ_MENU_CODE_BANK 125    
                             2046 ; 410  |//$FILENAME playmodemenu.src
                             2047 ; 411  |#define RSRC_PLAYMODE_MENU_CODE_BANK 126    
                             2048 ; 412  |//$FILENAME contrastmenu.src
                             2049 ; 413  |#define RSRC_CONTRAST_MENU_CODE_BANK 127    
                             2050 ; 414  |//$FILENAME pwrsettingsmenu.src
                             2051 ; 415  |#define RSRC_PWRSETTINGS_MENU_CODE_BANK 128    
                             2052 ; 416  |//$FILENAME timedatemenu.src
                             2053 ; 417  |#define RSRC_TIMEDATE_MENU_CODE_BANK 129    
                             2054 ; 418  |//$FILENAME settimemenu.src
                             2055 ; 419  |#define RSRC_SETTIME_MENU_CODE_BANK 130    
                             2056 ; 420  |//$FILENAME setdatemenu.src
                             2057 ; 421  |#define RSRC_SETDATE_MENU_CODE_BANK 131    
                             2058 ; 422  |//$FILENAME settingsmenu.src
                             2059 ; 423  |#define RSRC_SETTINGS_MENU_CODE_BANK 132    
                             2060 ; 424  |//$FILENAME string_system_menu.src
                             2061 ; 425  |#define RSRC_SYSTEM_MENU_CODE_BANK 133    
                             2062 ; 426  |//$FILENAME deletemenu.src
                             2063 ; 427  |#define RSRC_DELETE_MENU_CODE_BANK 134    
                             2064 ; 428  |//$FILENAME aboutmenu.src
                             2065 ; 429  |#define RSRC_ABOUT_MENU_CODE_BANK 135    
                             2066 ; 430  |
                             2067 ; 431  |//$FILENAME spectrogram.src
                             2068 ; 432  |#define RSRC_SPECTROGRAM_MENU_CODE_BANK 136    
                             2069 ; 433  |
                             2070 ; 434  |//$FILENAME motionvideomenu.src
                             2071 ; 435  |#define RSRC_MOTION_VIDEO_MENU_CODE_BANK 137    
                             2072 ; 436  |//$FILENAME motionvideomenuinitstate.src
                             2073 ; 437  |#define RSRC_MOTION_VIDEO_MENU_INITSTATE_CODE_BANK 138    
                             2074 ; 438  |//$FILENAME jpegdisplaymenu.src
                             2075 ; 439  |#define RSRC_JPEG_DISPLAY_MENU_CODE_BANK 139    
                             2076 ; 440  |//$FILENAME jpegmanualmenu.src
                             2077 ; 441  |#define RSRC_JPEG_MANUAL_MENU_CODE_BANK 140    
                             2078 ; 442  |//$FILENAME jpegthumbnailmenu.src
                             2079 ; 443  |#define RSRC_JPEG_THUMBNAIL_MENU_CODE_BANK 141    
                             2080 ; 444  |//$FILENAME jpegslideshowmenu.src
                             2081 ; 445  |#define RSRC_JPEG_SLIDESHOW_MENU_CODE_BANK 142    
                             2082 ; 446  |//$FILENAME albumartmenu.src
                             2083 ; 447  |#define RSRC_ALBUM_ART_MENU_CODE_BANK 143    
                             2084 ; 448  |//$FILENAME jpegfileutilextra.src
                             2085 ; 449  |#define RSRC_JPEG_FILEUTIL_EXTRA_MENU_CODE_BANK 144    
                             2086 ; 450  |
                             2087 ; 451  |////////////////////////////////////////////////////////////////////////////////////////////////////
                             2088 ; 452  |// General Modules
                             2089 ; 453  |////////////////////////////////////////////////////////////////////////////////////////////////////
                             2090 ; 454  |//$FILENAME MixMod.src
                             2091 ; 455  |#define RSRC_MIXMOD_CODE 145    
                             2092 ; 456  |//$FILENAME TunerModule.src
                             2093 ; 457  |#define RSRC_TUNER_MODULE 146    
                             2094 ; 458  |//$FILENAME geqoverlay.src
                             2095 ; 459  |#define RSRC_GEQOVERLAY_CODE 147    
                             2096 ; 460  |
                             2097 ; 461  |////////////////////////////////////////////////////////////////////////////////////////////////////
                             2098 ; 462  |// Decoders/Encoders
                             2099 ; 463  |////////////////////////////////////////////////////////////////////////////////////////////////////
                             2100 ; 464  |//$FILENAME DecMod.src
                             2101 ; 465  |#define RSRC_DECMOD_CODE 148    
                             2102 ; 466  |//$FILENAME mp3p.src
                             2103 ; 467  |#define RSRC_MP3P_CODE 149    
                             2104 ; 468  |//$FILENAME mp3x.src
                             2105 ; 469  |#define RSRC_MP3X_CODE 150    
                             2106 ; 470  |//$FILENAME mp3y.src
                             2107 ; 471  |#define RSRC_MP3Y_CODE 151    
                             2108 ; 472  |//$FILENAME janusp.src
                             2109 ; 473  |#define RSRC_JANUSP_CODE 152    
                             2110 ; 474  |//RSRC_JANUSY_CODE        equ       29    ;$FILENAME janusy.src
                             2111 ; 475  |
                             2112 ; 476  |//$FILENAME decadpcmimamod.src
                             2113 ; 477  |#define RSRC_DEC_ADPCM_MOD_CODE 153    
                             2114 ; 478  |//$FILENAME dec_adpcmp.src
                             2115 ; 479  |#define RSRC_DEC_ADPCMP_CODE 154    
                             2116 ; 480  |//$FILENAME dec_adpcmx.src
                             2117 ; 481  |#define RSRC_DEC_ADPCMX_CODE 155    
                             2118 ; 482  |//$FILENAME dec_adpcmy.src
                             2119 ; 483  |#define RSRC_DEC_ADPCMY_CODE 156    
                             2120 ; 484  |
                             2121 ; 485  |//$FILENAME decadpcmsmvmod.src
                             2122 ; 486  |#define RSRC_DEC_SMVADPCM_MOD_CODE 157    
                             2123 ; 487  |//$FILENAME dec_smvadpcmp.src
                             2124 ; 488  |#define RSRC_DEC_SMVADPCMP_CODE 158    
                             2125 ; 489  |//$FILENAME dec_smvadpcmx.src
                             2126 ; 490  |#define RSRC_DEC_SMVADPCMX_CODE 159    
                             2127 ; 491  |//$FILENAME dec_smvadpcmy.src
                             2128 ; 492  |#define RSRC_DEC_SMVADPCMY_CODE 160    
                             2129 ; 493  |
                             2130 ; 494  |//$FILENAME encadpcmimamod.src
                             2131 ; 495  |#define RSRC_ENC_ADPCM_MOD_CODE 161    
                             2132 ; 496  |//$FILENAME enc_adpcmp.src
                             2133 ; 497  |#define RSRC_ENC_ADPCMP_CODE 162    
                             2134 ; 498  |//$FILENAME enc_adpcmx.src
                             2135 ; 499  |#define RSRC_ENC_ADPCMX_CODE 163    
                             2136 ; 500  |//$FILENAME enc_adpcmy.src
                             2137 ; 501  |#define RSRC_ENC_ADPCMY_CODE 164    
                             2138 ; 502  |
                             2139 ; 503  |//$FILENAME jpeg_p.src
                             2140 ; 504  |#define RSRC_JPEG_DECODER_P 165    
                             2141 ; 505  |//$FILENAME jpeg_x.src
                             2142 ; 506  |#define RSRC_JPEG_DECODER_X 166    
                             2143 ; 507  |//$FILENAME jpeg_y.src
                             2144 ; 508  |#define RSRC_JPEG_DECODER_Y 167    
                             2145 ; 509  |//$FILENAME jpeg2_y.src
                             2146 ; 510  |#define RSRC_JPEG_DECODER_Y_2 168    
                             2147 ; 511  |//$FILENAME bmp2_y.src
                             2148 ; 512  |#define RSRC_BMP_DECODER_Y_2 169    
                             2149 ; 513  |//$FILENAME bmp_p.src
                             2150 ; 514  |#define RSRC_BMP_DECODER_P 170    
                             2151 ; 515  |
                             2152 ; 516  |//RSRC_SMVJPEG_DECODER_P    equ       57    ;$FILENAME smvjpeg_p.src
                             2153 ; 517  |//$FILENAME smvjpeg_x.src
                             2154 ; 518  |#define RSRC_SMVJPEG_DECODER_X 171    
                             2155 ; 519  |//$FILENAME smvjpeg_y.src
                             2156 ; 520  |#define RSRC_SMVJPEG_DECODER_Y 172    
                             2157 ; 521  |
                             2158 ; 522  |
                             2159 ; 523  |////////////////////////////////////////////////////////////////////////////////////////////////////
                             2160 ; 524  |// System Settings
                             2161 ; 525  |////////////////////////////////////////////////////////////////////////////////////////////////////
                             2162 ; 526  |//$FILENAME settings.src
                             2163 ; 527  |#define RSRC_SETTINGS_COMMANDS 173    
                             2164 ; 528  |
                             2165 ; 529  |////////////////////////////////////////////////////////////////////////////////////////////////////
                             2166 ; 530  |// Media Device Drivers
                             2167 ; 531  |////////////////////////////////////////////////////////////////////////////////////////////////////
                             2168 ; 532  |//This resource is filled with garbage unless it is the MMC build
                             2169 ; 533  |//$FILENAME null.src
                             2170 ; 534  |#define RSRC_MMCDD_CODE 174    
                             2171 ; 535  |//$FILENAME null.src
                             2172 ; 536  |#define RSRC_SMDD_HIGH_CODE 175    
                             2173 ; 537  |
                             2174 ; 538  |/////////////////////////////////////////////////////////////////////////////////
                             2175 ; 539  |//  PlayState resources
                             2176 ; 540  |/////////////////////////////////////////////////////////////////////////////////
                             2177 ; 541  |//$FILENAME play_icon_with_border.src
                             2178 ; 542  |#define RSRC_PLAY_ICON_WITH_BORDER 176    
                             2179 ; 543  |//$FILENAME pause_icon_with_border.src
                             2180 ; 544  |#define RSRC_PAUSE_ICON_WITH_BORDER 177    
                             2181 ; 545  |//$FILENAME stop_icon_with_border.src
                             2182 ; 546  |#define RSRC_STOP_ICON_WITH_BORDER 178    
                             2183 ; 547  |//$FILENAME record_icon_with_border.src
                             2184 ; 548  |#define RSRC_RECORD_ICON_WITH_BORDER 179    
                             2185 ; 549  |//$FILENAME paused_record_icon_with_border.src
                             2186 ; 550  |#define RSRC_PAUSED_RECORD_ICON_BORDER 180    
                             2187 ; 551  |//$FILENAME ffwd_icon_with_border.src
                             2188 ; 552  |#define RSRC_FFWD_ICON_WITH_BORDER 181    
                             2189 ; 553  |//$FILENAME rwnd_icon_with_border.src
                             2190 ; 554  |#define RSRC_RWND_ICON_WITH_BORDER 182    
                             2191 ; 555  |
                             2192 ; 556  |/////////////////////////////////////////////////////////////////////////////////
                             2193 ; 557  |//  PlayMode resources
                             2194 ; 558  |/////////////////////////////////////////////////////////////////////////////////
                             2195 ; 559  |//$FILENAME repeatall_icon.src
                             2196 ; 560  |#define RSRC_REPEAT_ALL_ICON 183    
                             2197 ; 561  |//$FILENAME repeatsong_icon.src
                             2198 ; 562  |#define RSRC_REPEAT_SONG_ICON 184    
                             2199 ; 563  |//$FILENAME shuffle_icon.src
                             2200 ; 564  |#define RSRC_SHUFFLE_ICON 185    
                             2201 ; 565  |//$FILENAME random_icon.src
                             2202 ; 566  |#define RSRC_RANDOM_ICON 186    
                             2203 ; 567  |//$FILENAME repeatallclear_icon.src
                             2204 ; 568  |#define RSRC_REPEAT_ALL_CLEAR_ICON 187    
                             2205 ; 569  |//$FILENAME repeatsongclear_icon.src
                             2206 ; 570  |#define RSRC_REPEAT_SONG_CLEAR_ICON 188    
                             2207 ; 571  |//$FILENAME shuffleclear_icon.src
                             2208 ; 572  |#define RSRC_SHUFFLE_CLEAR_ICON 189    
                             2209 ; 573  |
                             2210 ; 574  |/////////////////////////////////////////////////////////////////////////////////
                             2211 ; 575  |//  Battery Status
                             2212 ; 576  |/////////////////////////////////////////////////////////////////////////////////
                             2213 ; 577  |//$FILENAME battery_00.src
                             2214 ; 578  |#define RSRC_BATTERY_00 190    
                             2215 ; 579  |//$FILENAME battery_01.src
                             2216 ; 580  |#define RSRC_BATTERY_01 191    
                             2217 ; 581  |//$FILENAME battery_02.src
                             2218 ; 582  |#define RSRC_BATTERY_02 192    
                             2219 ; 583  |//$FILENAME battery_03.src
                             2220 ; 584  |#define RSRC_BATTERY_03 193    
                             2221 ; 585  |//$FILENAME battery_04.src
                             2222 ; 586  |#define RSRC_BATTERY_04 194    
                             2223 ; 587  |//$FILENAME battery_05.src
                             2224 ; 588  |#define RSRC_BATTERY_05 195    
                             2225 ; 589  |//$FILENAME battery_06.src
                             2226 ; 590  |#define RSRC_BATTERY_06 196    
                             2227 ; 591  |//$FILENAME battery_07.src
                             2228 ; 592  |#define RSRC_BATTERY_07 197    
                             2229 ; 593  |//$FILENAME battery_08.src
                             2230 ; 594  |#define RSRC_BATTERY_08 198    
                             2231 ; 595  |//$FILENAME battery_09.src
                             2232 ; 596  |#define RSRC_BATTERY_09 199    
                             2233 ; 597  |//$FILENAME battery_10.src
                             2234 ; 598  |#define RSRC_BATTERY_10 200    
                             2235 ; 599  |
                             2236 ; 600  |/////////////////////////////////////////////////////////////////////////////////
                             2237 ; 601  |//  System Icons
                             2238 ; 602  |/////////////////////////////////////////////////////////////////////////////////
                             2239 ; 603  |//$FILENAME disk_small.src
                             2240 ; 604  |#define RSRC_DISK_ICON 201    
                             2241 ; 605  |//$FILENAME lock_small.src
                             2242 ; 606  |#define RSRC_LOCK_ICON 202    
                             2243 ; 607  |//$FILENAME icon_music_mode.src
                             2244 ; 608  |#define RSRC_MUSIC_MODE_ICON 203    
                             2245 ; 609  |//$FILENAME icon_voice_mode.src
                             2246 ; 610  |#define RSRC_VOICE_MODE_ICON 204    
                             2247 ; 611  |
                             2248 ; 612  |////////////////////////////////////////////////////////////////////////////////////////////////////
                             2249 ; 613  |// Volume Bitmaps
                             2250 ; 614  |////////////////////////////////////////////////////////////////////////////////////////////////////
                             2251 ; 615  |//$FILENAME icon_vol_00.src
                             2252 ; 616  |#define RSRC_ICON_VOL_00 205    
                             2253 ; 617  |//$FILENAME icon_vol_01.src
                             2254 ; 618  |#define RSRC_ICON_VOL_01 206    
                             2255 ; 619  |//$FILENAME icon_vol_02.src
                             2256 ; 620  |#define RSRC_ICON_VOL_02 207    
                             2257 ; 621  |//$FILENAME icon_vol_03.src
                             2258 ; 622  |#define RSRC_ICON_VOL_03 208    
                             2259 ; 623  |//$FILENAME icon_vol_04.src
                             2260 ; 624  |#define RSRC_ICON_VOL_04 209    
                             2261 ; 625  |//$FILENAME icon_vol_05.src
                             2262 ; 626  |#define RSRC_ICON_VOL_05 210    
                             2263 ; 627  |//$FILENAME icon_vol_06.src
                             2264 ; 628  |#define RSRC_ICON_VOL_06 211    
                             2265 ; 629  |//$FILENAME icon_vol_07.src
                             2266 ; 630  |#define RSRC_ICON_VOL_07 212    
                             2267 ; 631  |//$FILENAME icon_vol_08.src
                             2268 ; 632  |#define RSRC_ICON_VOL_08 213    
                             2269 ; 633  |//$FILENAME icon_vol_09.src
                             2270 ; 634  |#define RSRC_ICON_VOL_09 214    
                             2271 ; 635  |//$FILENAME icon_vol_10.src
                             2272 ; 636  |#define RSRC_ICON_VOL_10 215    
                             2273 ; 637  |//$FILENAME icon_vol_11.src
                             2274 ; 638  |#define RSRC_ICON_VOL_11 216    
                             2275 ; 639  |//$FILENAME icon_vol_12.src
                             2276 ; 640  |#define RSRC_ICON_VOL_12 217    
                             2277 ; 641  |//$FILENAME icon_vol_13.src
                             2278 ; 642  |#define RSRC_ICON_VOL_13 218    
                             2279 ; 643  |//$FILENAME icon_vol_14.src
                             2280 ; 644  |#define RSRC_ICON_VOL_14 219    
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  10

M:ADDR CODE           CYCLES LINE SOURCELINE
                             2281 ; 645  |//$FILENAME icon_vol_15.src
                             2282 ; 646  |#define RSRC_ICON_VOL_15 220    
                             2283 ; 647  |//$FILENAME icon_vol_16.src
                             2284 ; 648  |#define RSRC_ICON_VOL_16 221    
                             2285 ; 649  |//$FILENAME icon_vol_17.src
                             2286 ; 650  |#define RSRC_ICON_VOL_17 222    
                             2287 ; 651  |//$FILENAME icon_vol_18.src
                             2288 ; 652  |#define RSRC_ICON_VOL_18 223    
                             2289 ; 653  |//$FILENAME icon_vol_19.src
                             2290 ; 654  |#define RSRC_ICON_VOL_19 224    
                             2291 ; 655  |//$FILENAME icon_vol_20.src
                             2292 ; 656  |#define RSRC_ICON_VOL_20 225    
                             2293 ; 657  |//$FILENAME icon_vol_21.src
                             2294 ; 658  |#define RSRC_ICON_VOL_21 226    
                             2295 ; 659  |//$FILENAME icon_vol_22.src
                             2296 ; 660  |#define RSRC_ICON_VOL_22 227    
                             2297 ; 661  |//$FILENAME icon_vol_23.src
                             2298 ; 662  |#define RSRC_ICON_VOL_23 228    
                             2299 ; 663  |//$FILENAME icon_vol_24.src
                             2300 ; 664  |#define RSRC_ICON_VOL_24 229    
                             2301 ; 665  |//$FILENAME icon_vol_25.src
                             2302 ; 666  |#define RSRC_ICON_VOL_25 230    
                             2303 ; 667  |//$FILENAME icon_vol_26.src
                             2304 ; 668  |#define RSRC_ICON_VOL_26 231    
                             2305 ; 669  |//$FILENAME icon_vol_27.src
                             2306 ; 670  |#define RSRC_ICON_VOL_27 232    
                             2307 ; 671  |//$FILENAME icon_vol_28.src
                             2308 ; 672  |#define RSRC_ICON_VOL_28 233    
                             2309 ; 673  |//$FILENAME icon_vol_29.src
                             2310 ; 674  |#define RSRC_ICON_VOL_29 234    
                             2311 ; 675  |//$FILENAME icon_vol_30.src
                             2312 ; 676  |#define RSRC_ICON_VOL_30 235    
                             2313 ; 677  |//$FILENAME icon_vol_31.src
                             2314 ; 678  |#define RSRC_ICON_VOL_31 236    
                             2315 ; 679  |
                             2316 ; 680  |/////////////////////////////////////////////////////////////////////////////////////////////////////
                             2317 ; 681  |// Splash Screen Stuff
                             2318 ; 682  |/////////////////////////////////////////////////////////////////////////////////////////////////////
                             2319 ; 683  |//$FILENAME st_bw1.src
                             2320 ; 684  |#define RSRC_SPLASH_SCREEN 237    
                             2321 ; 685  |//$FILENAME siglogo1.src
                             2322 ; 686  |#define RSRC_SPLASH_SCREEN_1 238    
                             2323 ; 687  |//$FILENAME siglogo2.src
                             2324 ; 688  |#define RSRC_SPLASH_SCREEN_2 239    
                             2325 ; 689  |//$FILENAME siglogo3.src
                             2326 ; 690  |#define RSRC_SPLASH_SCREEN_3 240    
                             2327 ; 691  |//$FILENAME siglogo4.src
                             2328 ; 692  |#define RSRC_SPLASH_SCREEN_4 241    
                             2329 ; 693  |//$FILENAME siglogo5.src
                             2330 ; 694  |#define RSRC_SPLASH_SCREEN_5 242    
                             2331 ; 695  |//$FILENAME siglogo6.src
                             2332 ; 696  |#define RSRC_SPLASH_SCREEN_6 243    
                             2333 ; 697  |//$FILENAME siglogo7.src
                             2334 ; 698  |#define RSRC_SPLASH_SCREEN_7 244    
                             2335 ; 699  |//$FILENAME siglogo8.src
                             2336 ; 700  |#define RSRC_SPLASH_SCREEN_8 245    
                             2337 ; 701  |//$FILENAME siglogo9.src
                             2338 ; 702  |#define RSRC_SPLASH_SCREEN_9 246    
                             2339 ; 703  |//$FILENAME siglogo10.src
                             2340 ; 704  |#define RSRC_SPLASH_SCREEN_10 247    
                             2341 ; 705  |//$FILENAME siglogo11.src
                             2342 ; 706  |#define RSRC_SPLASH_SCREEN_11 248    
                             2343 ; 707  |//$FILENAME siglogo12.src
                             2344 ; 708  |#define RSRC_SPLASH_SCREEN_12 249    
                             2345 ; 709  |//$FILENAME siglogo13.src
                             2346 ; 710  |#define RSRC_SPLASH_SCREEN_13 250    
                             2347 ; 711  |//$FILENAME siglogo.src
                             2348 ; 712  |#define RSRC_SPLASH_SCREEN_ALL 251    
                             2349 ; 713  |
                             2350 ; 714  |//$FILENAME locked.src
                             2351 ; 715  |#define RSRC_LOCKED_SCREEN 252    
                             2352 ; 716  |
                             2353 ; 717  |/////////////////////////////////////////////////////////////////////////////////
                             2354 ; 718  |//  Shutdown
                             2355 ; 719  |/////////////////////////////////////////////////////////////////////////////////
                             2356 ; 720  |//$FILENAME string_arial_8_continue_holding_to_power_off.src
                             2357 ; 721  |#define RSRC_PDOWN_HOLD_STRING 253    
                             2358 ; 722  |//$FILENAME status_16_6_steps_0.src
                             2359 ; 723  |#define RSRC_PDOWN_STATUS_0 254    
                             2360 ; 724  |//$FILENAME status_16_6_steps_1.src
                             2361 ; 725  |#define RSRC_PDOWN_STATUS_1 255    
                             2362 ; 726  |//$FILENAME status_16_6_steps_2.src
                             2363 ; 727  |#define RSRC_PDOWN_STATUS_2 256    
                             2364 ; 728  |//$FILENAME status_16_6_steps_3.src
                             2365 ; 729  |#define RSRC_PDOWN_STATUS_3 257    
                             2366 ; 730  |//$FILENAME status_16_6_steps_4.src
                             2367 ; 731  |#define RSRC_PDOWN_STATUS_4 258    
                             2368 ; 732  |//$FILENAME status_16_6_steps_5.src
                             2369 ; 733  |#define RSRC_PDOWN_STATUS_5 259    
                             2370 ; 734  |//$FILENAME status_16_6_steps_6.src
                             2371 ; 735  |#define RSRC_PDOWN_STATUS_6 260    
                             2372 ; 736  |
                             2373 ; 737  |/////////////////////////////////////////////////////////////////////////////////////////////////////
                             2374 ; 738  |// EQ
                             2375 ; 739  |/////////////////////////////////////////////////////////////////////////////////////////////////////
                             2376 ; 740  |//$FILENAME eq_clear_icon.src
                             2377 ; 741  |#define RSRC_EQ_CLEAR_ICON 261    
                             2378 ; 742  |//$FILENAME rock_icon.src
                             2379 ; 743  |#define RSRC_ROCK_ICON 262    
                             2380 ; 744  |//$FILENAME jazz_icon.src
                             2381 ; 745  |#define RSRC_JAZZ_ICON 263    
                             2382 ; 746  |//$FILENAME classic_icon.src
                             2383 ; 747  |#define RSRC_CLASSIC_ICON 264    
                             2384 ; 748  |//$FILENAME pop_icon.src
                             2385 ; 749  |#define RSRC_POP_ICON 265    
                             2386 ; 750  |//$FILENAME custom_icon.src
                             2387 ; 751  |#define RSRC_CUSTOM_ICON 266    
                             2388 ; 752  |
                             2389 ; 753  |/////////////////////////////////////////////////////////////////////////////////////////////////////
                             2390 ; 754  |// AB
                             2391 ; 755  |/////////////////////////////////////////////////////////////////////////////////////////////////////
                             2392 ; 756  |//$FILENAME ab_mark_a.src
                             2393 ; 757  |#define RSRC_AB_MARK_A_ICON 267    
                             2394 ; 758  |//$FILENAME ab_mark_b.src
                             2395 ; 759  |#define RSRC_AB_MARK_B_ICON 268    
                             2396 ; 760  |
                             2397 ; 761  |/////////////////////////////////////////////////////////////////////////////////////////////////////
                             2398 ; 762  |// Menu Display Resources
                             2399 ; 763  |/////////////////////////////////////////////////////////////////////////////////////////////////////
                             2400 ; 764  |//$FILENAME string_music_menu.src
                             2401 ; 765  |#define RSRC_STRING_MUSIC_MENU 269    
                             2402 ; 766  |//$FILENAME string_mvideo_menu.src
                             2403 ; 767  |#define RSRC_STRING_MVIDEO_MENU 270    
                             2404 ; 768  |//$FILENAME string_jpeg_display_menu.src
                             2405 ; 769  |#define RSRC_STRING_JPEG_DISPLAY_MENU 271    
                             2406 ; 770  |//$FILENAME string_jpeg_manual_menu.src
                             2407 ; 771  |#define RSRC_STRING_JPEG_MANUAL_MENU 272    
                             2408 ; 772  |//$FILENAME string_jpeg_slideshow_menu.src
                             2409 ; 773  |#define RSRC_STRING_JPEG_SLIDESHOW_MENU 273    
                             2410 ; 774  |//$FILENAME string_jpeg_thumbnail_menu.src
                             2411 ; 775  |#define RSRC_STRING_JPEG_THUMBNAIL_MENU 274    
                             2412 ; 776  |//$FILENAME string_voice_menu.src
                             2413 ; 777  |#define RSRC_STRING_VOICE_MENU 275    
                             2414 ; 778  |//$FILENAME string_audible_menu.src
                             2415 ; 779  |#define RSRC_STRING_AUDIBLE_MENU 276    
                             2416 ; 780  |//$FILENAME string_fmtuner_menu.src
                             2417 ; 781  |#define RSRC_STRING_FMTUNER_MENU 277    
                             2418 ; 782  |//$FILENAME string_settings_menu.src
                             2419 ; 783  |#define RSRC_STRING_SETTINGS_MENU 278    
                             2420 ; 784  |//$FILENAME string_eq_menu.src
                             2421 ; 785  |#define RSRC_STRING_EQ_MENU 279    
                             2422 ; 786  |//$FILENAME string_playmode_menu.src
                             2423 ; 787  |#define RSRC_STRING_PLAYMODE_MENU 280    
                             2424 ; 788  |//$FILENAME string_contrast_menu.src
                             2425 ; 789  |#define RSRC_STRING_CONTRAST_MENU 281    
                             2426 ; 790  |//$FILENAME string_pwrsavings_menu.src
                             2427 ; 791  |#define RSRC_STRING_PWRSAVINGS_MENU 282    
                             2428 ; 792  |//$FILENAME string_time_date_menu.src
                             2429 ; 793  |#define RSRC_STRING_TIME_DATE_MENU 283    
                             2430 ; 794  |//$FILENAME string_set_time_menu.src
                             2431 ; 795  |#define RSRC_STRING_SET_TIME_MENU 284    
                             2432 ; 796  |//$FILENAME string_set_date_menu.src
                             2433 ; 797  |#define RSRC_STRING_SET_DATE_MENU 285    
                             2434 ; 798  |//$FILENAME string_exit_menu.src
                             2435 ; 799  |#define RSRC_STRING_EXIT_MENU 286    
                             2436 ; 800  |//$FILENAME string_rock_menu.src
                             2437 ; 801  |#define RSRC_STRING_ROCK_MENU 287    
                             2438 ; 802  |//$FILENAME string_pop_menu.src
                             2439 ; 803  |#define RSRC_STRING_POP_MENU 288    
                             2440 ; 804  |//$FILENAME string_classic_menu.src
                             2441 ; 805  |#define RSRC_STRING_CLASSIC_MENU 289    
                             2442 ; 806  |//$FILENAME string_normal_menu.src
                             2443 ; 807  |#define RSRC_STRING_NORMAL_MENU 290    
                             2444 ; 808  |//$FILENAME string_jazz_menu.src
                             2445 ; 809  |#define RSRC_STRING_JAZZ_MENU 291    
                             2446 ; 810  |//$FILENAME string_repeat1_menu.src
                             2447 ; 811  |#define RSRC_STRING_REPEAT1_MENU 292    
                             2448 ; 812  |//$FILENAME string_repeatall_menu.src
                             2449 ; 813  |#define RSRC_STRING_REPEATALL_MENU 293    
                             2450 ; 814  |//$FILENAME string_shuffle_menu.src
                             2451 ; 815  |#define RSRC_STRING_SHUFFLE_MENU 294    
                             2452 ; 816  |//$FILENAME string_repeatshuffle_menu.src
                             2453 ; 817  |#define RSRC_STRING_SHUFFLEREPEAT_MENU 295    
                             2454 ; 818  |//$FILENAME string_disable_menu.src
                             2455 ; 819  |#define RSRC_STRING_DISABLE_MENU 296    
                             2456 ; 820  |//$FILENAME string_1min_menu.src
                             2457 ; 821  |#define RSRC_STRING_1MIN_MENU 297    
                             2458 ; 822  |//$FILENAME string_2min_menu.src
                             2459 ; 823  |#define RSRC_STRING_2MIN_MENU 298    
                             2460 ; 824  |//$FILENAME string_5min_menu.src
                             2461 ; 825  |#define RSRC_STRING_5MIN_MENU 299    
                             2462 ; 826  |//$FILENAME string_10min_menu.src
                             2463 ; 827  |#define RSRC_STRING_10MIN_MENU 300    
                             2464 ; 828  |//$FILENAME string_system_menu.src
                             2465 ; 829  |#define RSRC_STRING_SYSTEM_MENU 301    
                             2466 ; 830  |//$FILENAME string_about_menu.src
                             2467 ; 831  |#define RSRC_STRING_ABOUT_MENU 302    
                             2468 ; 832  |//$FILENAME string_delete_menu.src
                             2469 ; 833  |#define RSRC_STRING_DELETE_MENU 303    
                             2470 ; 834  |//$FILENAME string_record_menu.src
                             2471 ; 835  |#define RSRC_STRING_RECORD_MENU 304    
                             2472 ; 836  |//$FILENAME string_spectrogram_menu.src
                             2473 ; 837  |#define RSRC_STRING_SPECTROGRAM_MENU 305    
                             2474 ; 838  |
                             2475 ; 839  |//$FILENAME string_end_of_slide_show.src
                             2476 ; 840  |#define RSRC_STRING_END_OF_SLIDE_SHOW 306    
                             2477 ; 841  |
                             2478 ; 842  |//$FILENAME string_mb.src
                             2479 ; 843  |#define RSRC_STRING_MB 307    
                             2480 ; 844  |
                             2481 ; 845  |//$FILENAME internal_media.src
                             2482 ; 846  |#define RSRC_INT_MEDIA 308    
                             2483 ; 847  |//$FILENAME external_media.src
                             2484 ; 848  |#define RSRC_EXT_MEDIA 309    
                             2485 ; 849  |
                             2486 ; 850  |//$FILENAME about_title.src
                             2487 ; 851  |#define RSRC_ABOUT_TITLE 310    
                             2488 ; 852  |//$FILENAME player_name.src
                             2489 ; 853  |#define RSRC_PLAYER_NAME_VER 311    
                             2490 ; 854  |
                             2491 ; 855  |//$FILENAME settings_title.src
                             2492 ; 856  |#define RSRC_SETTINGS_TITLE 312    
                             2493 ; 857  |//$FILENAME jpeg_display_title.src
                             2494 ; 858  |#define RSRC_JPEG_DISPLAY_TITLE 313    
                             2495 ; 859  |//$FILENAME erase_title.src
                             2496 ; 860  |#define RSRC_ERASE_TITLE 314    
                             2497 ; 861  |
                             2498 ; 862  |//$FILENAME del_warning_no.src
                             2499 ; 863  |#define RSRC_DELETE_NO 315    
                             2500 ; 864  |//$FILENAME del_warning_yes.src
                             2501 ; 865  |#define RSRC_DELETE_YES 316    
                             2502 ; 866  |//$FILENAME del_warning_line1.src
                             2503 ; 867  |#define RSRC_WARNING_MSG_LINE1 317    
                             2504 ; 868  |//$FILENAME del_warning_line2.src
                             2505 ; 869  |#define RSRC_WARNING_MSG_LINE2 318    
                             2506 ; 870  |//$FILENAME lowbattery.src
                             2507 ; 871  |#define RSRC_BROWNOUT_BITMAP 319    
                             2508 ; 872  |//$FILENAME vbr.src
                             2509 ; 873  |#define RSRC_VBR_BITMAP 320    
                             2510 ; 874  |
                             2511 ; 875  |//$FILENAME string_song.src
                             2512 ; 876  |#define RSRC_STRING_SONG_COLON 321    
                             2513 ; 877  |//$FILENAME string_voice.src
                             2514 ; 878  |#define RSRC_STRING_VOICE_COLON 322    
                             2515 ; 879  |
                             2516 ; 880  |//$FILENAME time_date_title.src
                             2517 ; 881  |#define RSRC_TIME_DATE_TITLE 323    
                             2518 ; 882  |//$FILENAME set_time_title.src
                             2519 ; 883  |#define RSRC_SET_TIME_TITLE 324    
                             2520 ; 884  |//$FILENAME set_date_title.src
                             2521 ; 885  |#define RSRC_SET_DATE_TITLE 325    
                             2522 ; 886  |//$FILENAME string_searching.src
                             2523 ; 887  |#define RSRC_STRING_SEARCHING 326    
                             2524 ; 888  |/////////////////////////////////////////////////////////////////////////////////
                             2525 ; 889  |//  Save Changes
                             2526 ; 890  |/////////////////////////////////////////////////////////////////////////////////
                             2527 ; 891  |//$FILENAME save_changes_yes.src
                             2528 ; 892  |#define RSRC_SAVE_CHANGES_YES 327    
                             2529 ; 893  |//$FILENAME save_changes_no.src
                             2530 ; 894  |#define RSRC_SAVE_CHANGES_NO 328    
                             2531 ; 895  |//$FILENAME save_changes_cancel.src
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  11

M:ADDR CODE           CYCLES LINE SOURCELINE
                             2532 ; 896  |#define RSRC_SAVE_CHANGES_CANCEL 329    
                             2533 ; 897  |//$FILENAME save_changes_clear.src
                             2534 ; 898  |#define RSRC_SAVE_CHANGES_CLEAR 330    
                             2535 ; 899  |/////////////////////////////////////////////////////////////////////////////////
                             2536 ; 900  |//  Contrast
                             2537 ; 901  |/////////////////////////////////////////////////////////////////////////////////
                             2538 ; 902  |//$FILENAME contrast_title.src
                             2539 ; 903  |#define RSRC_CONTRAST_TITLE 331    
                             2540 ; 904  |//$FILENAME contrast_frame.src
                             2541 ; 905  |#define RSRC_CONTRAST_FRAME 332    
                             2542 ; 906  |//$FILENAME contrast_level0.src
                             2543 ; 907  |#define RSRC_CONTRAST_LEVEL_0 333    
                             2544 ; 908  |//$FILENAME contrast_level1.src
                             2545 ; 909  |#define RSRC_CONTRAST_LEVEL_1 334    
                             2546 ; 910  |//$FILENAME contrast_level2.src
                             2547 ; 911  |#define RSRC_CONTRAST_LEVEL_2 335    
                             2548 ; 912  |//$FILENAME contrast_level3.src
                             2549 ; 913  |#define RSRC_CONTRAST_LEVEL_3 336    
                             2550 ; 914  |//$FILENAME contrast_level4.src
                             2551 ; 915  |#define RSRC_CONTRAST_LEVEL_4 337    
                             2552 ; 916  |//$FILENAME contrast_level5.src
                             2553 ; 917  |#define RSRC_CONTRAST_LEVEL_5 338    
                             2554 ; 918  |//$FILENAME contrast_level6.src
                             2555 ; 919  |#define RSRC_CONTRAST_LEVEL_6 339    
                             2556 ; 920  |//$FILENAME contrast_level7.src
                             2557 ; 921  |#define RSRC_CONTRAST_LEVEL_7 340    
                             2558 ; 922  |//$FILENAME contrast_level8.src
                             2559 ; 923  |#define RSRC_CONTRAST_LEVEL_8 341    
                             2560 ; 924  |//$FILENAME contrast_level9.src
                             2561 ; 925  |#define RSRC_CONTRAST_LEVEL_9 342    
                             2562 ; 926  |//$FILENAME contrast_level10.src
                             2563 ; 927  |#define RSRC_CONTRAST_LEVEL_10 343    
                             2564 ; 928  |
                             2565 ; 929  |////////////////////////////////////////////////////////////////////////////////////////////////////
                             2566 ; 930  |// Funclets
                             2567 ; 931  |////////////////////////////////////////////////////////////////////////////////////////////////////
                             2568 ; 932  |//$FILENAME Funclet_SetRTC.src
                             2569 ; 933  |#define RSRC_FUNCLET_SET_RTC 344    
                             2570 ; 934  |//$FILENAME Funclet_InitRTC.src
                             2571 ; 935  |#define RSRC_FUNCLET_INIT_RTC 345    
                             2572 ; 936  |//$FILENAME Funclet_ReadRTC.src
                             2573 ; 937  |#define RSRC_FUNCLET_READ_RTC 346    
                             2574 ; 938  |//$FILENAME Funclet_SysResetAllInt.src
                             2575 ; 939  |#define RSRC_FUNCLET_SYSRESETALLINT 347    
                             2576 ; 940  |//$FILENAME Funclet_SysSetupDecVec.src
                             2577 ; 941  |#define RSRC_FUNCLET_SYSSETUPDECVEC 348    
                             2578 ; 942  |//$FILENAME Funclet_SysSetupEncVec.src
                             2579 ; 943  |#define RSRC_FUNCLET_SYSSETUPENCVEC 349    
                             2580 ; 944  |//$FILENAME Funclet_SysTimeInit.src
                             2581 ; 945  |#define RSRC_FUNCLET_SYSTIMEINIT 350    
                             2582 ; 946  |//$FILENAME Funclet_AnalogInit.src
                             2583 ; 947  |#define RSRC_FUNCLET_ANALOGINIT 351    
                             2584 ; 948  |//$FILENAME Funclet_UsbConnected.src
                             2585 ; 949  |#define RSRC_FUNCLET_USBCONNECTED 352    
                             2586 ; 950  |//$FILENAME Funclet_ButtonInit.src
                             2587 ; 951  |#define RSRC_FUNCLET_BUTTONINIT 353    
                             2588 ; 952  |//$FILENAME Funclet_PowerUpHeadPhones.src
                             2589 ; 953  |#define RSRC_FUNCLET_POWERUPHEADPHONES 354    
                             2590 ; 954  |//$FILENAME Funclet_PowerDownHeadPhones.src
                             2591 ; 955  |#define RSRC_FUNCLET_POWERDOWNHEADPHONES 355    
                             2592 ; 956  |//$FILENAME Funclet_StartProject.src
                             2593 ; 957  |#define RSRC_FUNCLET_STARTPROJECT 356    
                             2594 ; 958  |//$FILENAME Funclet_ModuleSetTimer.src
                             2595 ; 959  |#define RSRC_FUNCLET_MODULESETTIMER 357    
                             2596 ; 960  |//$FILENAME null.src
                             2597 ; 961  |#define RSRC_FUNCLET_MEDIADETECTION 358    
                             2598 ; 962  |//$FILENAME Funclet_SysStopDecoder.src
                             2599 ; 963  |#define RSRC_FUNCLET_SYSSTOPDECODER 359    
                             2600 ; 964  |//$FILENAME Funclet_SysStopEncoder.src
                             2601 ; 965  |#define RSRC_FUNCLET_SYSSTOPENCODER 360    
                             2602 ; 966  |//$FILENAME Funclet_SysSetDecoder.src
                             2603 ; 967  |#define RSRC_FUNCLET_SYSSETDECODER 361    
                             2604 ; 968  |//$FILENAME Funclet_SysSetEncoder.src
                             2605 ; 969  |#define RSRC_FUNCLET_SYSSETENCODER 362    
                             2606 ; 970  |//$FILENAME null.src
                             2607 ; 971  |#define RSRC_FUNCLET_PROCESSPT 363    
                             2608 ; 972  |//$FILENAME Funclet_DisplaySplashScreen.src
                             2609 ; 973  |#define RSRC_FUNCLET_DISPLAYSPLASHSCREEN 364    
                             2610 ; 974  |//$FILENAME Funclet_SysGetVolume.src
                             2611 ; 975  |#define RSRC_FUNCLET_SYSGETVOLUME 365    
                             2612 ; 976  |//$FILENAME null.src
                             2613 ; 977  |#define RSRC_FUNCLET_MMCENUMERATEPHYSICALDEVICE 366    
                             2614 ; 978  |//$FILENAME null.src
                             2615 ; 979  |#define RSRC_FUNCLET_RESETDEVICE 367    
                             2616 ; 980  |//$FILENAME null.src
                             2617 ; 981  |#define RSRC_FUNCLET_PROCESSCSD 368    
                             2618 ; 982  |//$FILENAME null.src
                             2619 ; 983  |#define RSRC_FUNCLET_PROCESSPARTITION 369    
                             2620 ; 984  |//$FILENAME null.src
                             2621 ; 985  |#define RSRC_FUNCLET_PARTITIONENTRYCOPY 370    
                             2622 ; 986  |//$FILENAME Funclet_MixerMasterFadeOut.src
                             2623 ; 987  |#define RSRC_FUNCLET_MIXER_MASTER_FADE_OUT 371    
                             2624 ; 988  |//$FILENAME Funclet_MixerMasterFadeIn.src
                             2625 ; 989  |#define RSRC_FUNCLET_MIXER_MASTER_FADE_IN 372    
                             2626 ; 990  |//$FILENAME Funclet_EncSetProperties.src
                             2627 ; 991  |#define RSRC_FUNCLET_ENCSETPROPERTIES 373    
                             2628 ; 992  |//$FILENAME null.src
                             2629 ; 993  |#define RSRC_FUNCLET_DOESMBREXIST 374    
                             2630 ; 994  |//$FILENAME null.src
                             2631 ; 995  |#define RSRC_FUNCLET_EXTRACTPARTITIONPARAMETERS 375    
                             2632 ; 996  |//$FILENAME Funclet_SaveSettings.src
                             2633 ; 997  |#define RSRC_FUNCLET_SYSSAVESETTINGS 376    
                             2634 ; 998  |//$FILENAME Funclet_LoadSettings.src
                             2635 ; 999  |#define RSRC_FUNCLET_SYSLOADSETTINGS 377    
                             2636 ; 1000 |///////////////////////////////////////////////////////////////
                             2637 ; 1001 |// Sanyo FM Tuner Fuclet
                             2638 ; 1002 |///////////////////////////////////////////////////////////////
                             2639 ; 1003 |//RSRC_FUNCLET_TUNER_DRIVER_INIT    equ      334    ;$FILENAME Funclet_TunerDriverInit.src
                             2640 ; 1004 |//RSRC_FUNCLET_TUNER_SCAN_STATIONS    equ      335    ;$FILENAME Funclet_TunerScanStations.src
                             2641 ; 1005 |//RSRC_FUNCLET_TUNER_SET_TO_PRESET    equ      336    ;$FILENAME Funclet_TunerSetToPreset.src
                             2642 ; 1006 |//RSRC_FUNCLET_TUNER_SET_MONO_STEREO    equ      337    ;$FILENAME Funclet_TunerSetMonoStereo.src
                             2643 ; 1007 |//RSRC_FUNCLET_TUNER_SET_STANDBY    equ      338    ;$FILENAME Funclet_TunerSetStandby.src
                             2644 ; 1008 |//RSRC_FUNCLET_TUNER_SET_PRESET    equ      339    ;$FILENAME Funclet_TunerSetPreset.src
                             2645 ; 1009 |//RSRC_FUNCLET_TUNER_ERASE_PRESET    equ      340    ;$FILENAME Funclet_TunerErasePreset.src
                             2646 ; 1010 |//RSRC_FUNCLET_TUNER_SET_IF    equ      341    ;$FILENAME Funclet_TunerSetIf.src
                             2647 ; 1011 |//RSRC_FUNCLET_TUNER_WRITE_IF_OSC    equ      342    ;$FILENAME Funclet_TunerWriteIfOSc.src
                             2648 ; 1012 |//RSRC_FUNCLET_TUNER_GET_FIELD_STRENGTH    equ      343    ;$FILENAME Funclet_TunerGetFieldStrength.src
                             2649 ; 1013 |//RSRC_FUNCLET_TUNER_INIT_RF_CAP_OSC    equ      344    ;$FILENAME Funclet_TunerInitRfCapOsc.src
                             2650 ; 1014 |//RSRC_FUNCLET_TUNER_STORE_FM_STATION    equ      345    ;$FILENAME Funclet_TunerStoreFmStation.src
                             2651 ; 1015 |//RSRC_FUNCLET_TUNER_STORE_FM_PRESET    equ      346    ;$FILENAME Funclet_TunerStoreFmPreset.src
                             2652 ; 1016 |//RSRC_FUNCLET_TUNER_SET_REGION    equ      347    ;$FILENAME Funclet_TunerSetRegion.src
                             2653 ; 1017 |
                             2654 ; 1018 |////////////////////////////////////////////////////////////////////////////////////////////////////
                             2655 ; 1019 |// WMA Resources
                             2656 ; 1020 |////////////////////////////////////////////////////////////////////////////////////////////////////
                             2657 ; 1021 |//$FILENAME wmaCore.src
                             2658 ; 1022 |#define RSRC_WMA_CORE 378    
                             2659 ; 1023 |//$FILENAME wmaMidLow.src
                             2660 ; 1024 |#define RSRC_WMA_MIDLOW 379    
                             2661 ; 1025 |//$FILENAME wmaHigh.src
                             2662 ; 1026 |#define RSRC_WMA_HIGH 380    
                             2663 ; 1027 |//$FILENAME wmaHighMid.src
                             2664 ; 1028 |#define RSRC_WMA_HIGHMID 381    
                             2665 ; 1029 |//$FILENAME wmaMid.src
                             2666 ; 1030 |#define RSRC_WMA_MID 382    
                             2667 ; 1031 |//$FILENAME wmaLow.src
                             2668 ; 1032 |#define RSRC_WMA_LOW 383    
                             2669 ; 1033 |//$FILENAME wmaX1mem.src
                             2670 ; 1034 |#define RSRC_WMA_DATA_X1 384    
                             2671 ; 1035 |//$FILENAME wmaYmem.src
                             2672 ; 1036 |#define RSRC_WMA_DATA_Y 385    
                             2673 ; 1037 |//$FILENAME wmaLXmem.src
                             2674 ; 1038 |#define RSRC_WMA_DATA_L_X 386    
                             2675 ; 1039 |//$FILENAME wmaLYmem.src
                             2676 ; 1040 |#define RSRC_WMA_DATA_L_Y 387    
                             2677 ; 1041 |//$FILENAME wmaHuff44Qb.src
                             2678 ; 1042 |#define RSRC_WMA_HUFF44QB 388    
                             2679 ; 1043 |//$FILENAME wmaHuff44Ob.src
                             2680 ; 1044 |#define RSRC_WMA_HUFF44OB 389    
                             2681 ; 1045 |//$FILENAME wmaHuff16Ob.src
                             2682 ; 1046 |#define RSRC_WMA_HUFF16OB 390    
                             2683 ; 1047 |//$FILENAME drmpdcommon.src
                             2684 ; 1048 |#define RSRC_DRMPD_COMMON 391    
                             2685 ; 1049 |//$FILENAME januswmasupport.src
                             2686 ; 1050 |#define RSRC_JANUS_WMASUPPORT 392    
                             2687 ; 1051 |//$FILENAME wmalicenseinit.src
                             2688 ; 1052 |#define RSRC_WMA_LICENSEINIT 393    
                             2689 ; 1053 |//$FILENAME wma_tables.src
                             2690 ; 1054 |#define RSRC_WMA_TABLES 394    
                             2691 ; 1055 |//$FILENAME janus_tables.src
                             2692 ; 1056 |#define RSRC_JANUS_TABLES 395    
                             2693 ; 1057 |//$FILENAME wma_constants.src
                             2694 ; 1058 |#define RSRC_WMA_CONSTANTS 396    
                             2695 ; 1059 |//$FILENAME janus_constants.src
                             2696 ; 1060 |#define RSRC_JANUS_CONSTANTS 397    
                             2697 ; 1061 |//$FILENAME janus_xmem.src
                             2698 ; 1062 |#define RSRC_JANUS_X 398    
                             2699 ; 1063 |//$FILENAME janusy_data.src
                             2700 ; 1064 |#define RSRC_JANUSY_DATA 399    
                             2701 ; 1065 |
                             2702 ; 1066 |////////////////////////////////////////////////////////////////////////////////////////////////////
                             2703 ; 1067 |// Fonts -- these are last because they are very large
                             2704 ; 1068 |////////////////////////////////////////////////////////////////////////////////////////////////////
                             2705 ; 1069 |//$FILENAME font_table.src
                             2706 ; 1070 |#define RSRC_FONT_TABLE 400    
                             2707 ; 1071 |//$FILENAME font_PGM.src
                             2708 ; 1072 |#define RSRC_PGM_8 401    
                             2709 ; 1073 |//$FILENAME font_SGMs.src
                             2710 ; 1074 |#define RSRC_SGMS_8 402    
                             2711 ; 1075 |//$FILENAME font_script_00.src
                             2712 ; 1076 |#define RSRC_SCRIPT_00_8 403    
                             2713 ; 1077 |//$FILENAME font_scripts.src
                             2714 ; 1078 |#define RSRC_SCRIPTS_8 404    
                             2715 ; 1079 |//$FILENAME font_PDM.src
                             2716 ; 1080 |#define RSRC_PDM 405    
                             2717 ; 1081 |//$FILENAME font_SDMs.src
                             2718 ; 1082 |#define RSRC_SDMS 406    
                             2719 ; 1083 |//$FILENAME bitmap_warning.src
                             2720 ; 1084 |#define RSRC_WARNING 407    
                             2721 ; 1085 |//$FILENAME bitmap_device_full.src
                             2722 ; 1086 |#define RSRC_DEVICE_FULL 408    
                             2723 ; 1087 |
                             2724 ; 1088 |
                             2725 ; 1089 |//$FILENAME lcd_controller_init.src
                             2726 ; 1090 |#define RSRC_LCD_INIT_SEQ 409    
                             2727 ; 1091 |
                             2728 ; 1092 |//$FILENAME Funclet_DBCSToUnicode.src
                             2729 ; 1093 |#define RSRC_FUNCLET_DBCS_TO_UNICODE 410    
                             2730 ; 1094 |//$FILENAME Funclet_DBCSToUnicodeDstXSrcY.src
                             2731 ; 1095 |#define RSRC_FUNCLET_DBCS_TO_UNICODE_DSTX_SRCY 411    
                             2732 ; 1096 |//$FILENAME Funclet_LCDSetFont.src
                             2733 ; 1097 |#define RSRC_FUNCLET_SET_FONT 412    
                             2734 ; 1098 |//$FILENAME Funclet_GetTextWidthAddressUnicode.src
                             2735 ; 1099 |#define RSRC_FUNCLET_GET_TEXT_WIDTH_ADDRESS_UNICODE 413    
                             2736 ; 1100 |//$FILENAME Funclet_GetTextWidthResourceUnicode.src
                             2737 ; 1101 |#define RSRC_FUNCLET_GET_TEXT_WIDTH_RESOURCE_UNICODE 414    
                             2738 ; 1102 |//$FILENAME Funclet_GetTextWidthAddressDBCS.src
                             2739 ; 1103 |#define RSRC_FUNCLET_GET_TEXT_WIDTH_ADDRESS_DBCS 415    
                             2740 ; 1104 |//$FILENAME Funclet_GetTextWidthResourceDBCS.src
                             2741 ; 1105 |#define RSRC_FUNCLET_GET_TEXT_WIDTH_RESOURCE_DBCS 416    
                             2742 ; 1106 |//$FILENAME Funclet_ChipSerialNumberInit.src
                             2743 ; 1107 |#define RSRC_FUNCLET_CHIPSERIALNUMBERINIT 417    
                             2744 ; 1108 |//$FILENAME Funclet_InternalMediaSerialNumberInit.src
                             2745 ; 1109 |#define RSRC_FUNCLET_INTERNALMEDIASERIALNUMBERINIT 418    
                             2746 ; 1110 |//$FILENAME Funclet_ChipGetSerialNumber.src
                             2747 ; 1111 |#define RSRC_FUNCLET_CHIPGETSERIALNUMBER 419    
                             2748 ; 1112 |//$FILENAME Funclet_CreateNullSerialNumber.src
                             2749 ; 1113 |#define RSRC_FUNCLET_CREATENULLSERIALNUMBER 420    
                             2750 ; 1114 |//$FILENAME Funclet_ConvertHexToASCII.src
                             2751 ; 1115 |#define RSRC_FUNCLET_CONVERTHEXTOASCII 421    
                             2752 ; 1116 |//$FILENAME Funclet_LowResolutionAdcInit.src
                             2753 ; 1117 |#define RSRC_FUNCLET_LOWRESOLUTIONADCINIT 422    
                             2754 ; 1118 |
                             2755 ; 1119 |
                             2756 ; 1120 |//$FILENAME sysrecord.src
                             2757 ; 1121 |#define RSRC_SYSRECORD_CODE 423    
                             2758 ; 1122 |
                             2759 ; 1123 |//$FILENAME string_record_settings.src
                             2760 ; 1124 |#define RSRC_STRING_RECORD_SETTINGS 424    
                             2761 ; 1125 |//$FILENAME string_sample_rate.src
                             2762 ; 1126 |#define RSRC_STRING_SAMPLE_RATE 425    
                             2763 ; 1127 |//$FILENAME string_encoder.src
                             2764 ; 1128 |#define RSRC_STRING_ENCODER 426    
                             2765 ; 1129 |//$FILENAME string_adpcm.src
                             2766 ; 1130 |#define RSRC_STRING_ADPCM 427    
                             2767 ; 1131 |//$FILENAME string_msadpcm.src
                             2768 ; 1132 |#define RSRC_STRING_MSADPCM 428    
                             2769 ; 1133 |//$FILENAME string_imadpcm.src
                             2770 ; 1134 |#define RSRC_STRING_IMADPCM 429    
                             2771 ; 1135 |//$FILENAME string_pcm.src
                             2772 ; 1136 |#define RSRC_STRING_PCM 430    
                             2773 ; 1137 |//$FILENAME string_internal.src
                             2774 ; 1138 |#define RSRC_STRING_INTERNAL 431    
                             2775 ; 1139 |//$FILENAME string_external.src
                             2776 ; 1140 |#define RSRC_STRING_EXTERNAL 432    
                             2777 ; 1141 |//$FILENAME string_device.src
                             2778 ; 1142 |#define RSRC_STRING_DEVICE 433    
                             2779 ; 1143 |//$FILENAME string_source.src
                             2780 ; 1144 |#define RSRC_STRING_SOURCE 434    
                             2781 ; 1145 |//$FILENAME string_microphone.src
                             2782 ; 1146 |#define RSRC_STRING_MICROPHONE 435    
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  12

M:ADDR CODE           CYCLES LINE SOURCELINE
                             2783 ; 1147 |//$FILENAME string_linein.src
                             2784 ; 1148 |#define RSRC_STRING_LINEIN 436    
                             2785 ; 1149 |//$FILENAME string_bits.src
                             2786 ; 1150 |#define RSRC_STRING_BITS 437    
                             2787 ; 1151 |//$FILENAME string_4.src
                             2788 ; 1152 |#define RSRC_STRING_4 438    
                             2789 ; 1153 |//$FILENAME string_8.src
                             2790 ; 1154 |#define RSRC_STRING_8 439    
                             2791 ; 1155 |//$FILENAME string_16.src
                             2792 ; 1156 |#define RSRC_STRING_16 440    
                             2793 ; 1157 |//$FILENAME string_24.src
                             2794 ; 1158 |#define RSRC_STRING_24 441    
                             2795 ; 1159 |//$FILENAME string_fm.src
                             2796 ; 1160 |#define RSRC_STRING_FM 442    
                             2797 ; 1161 |//$FILENAME string_mono.src
                             2798 ; 1162 |#define RSRC_STRING_MONO 443    
                             2799 ; 1163 |//$FILENAME string_stereo.src
                             2800 ; 1164 |#define RSRC_STRING_STEREO 444    
                             2801 ; 1165 |//$FILENAME string_8000hz.src
                             2802 ; 1166 |#define RSRC_STRING_8000HZ 445    
                             2803 ; 1167 |//$FILENAME string_11025hz.src
                             2804 ; 1168 |#define RSRC_STRING_11025HZ 446    
                             2805 ; 1169 |//$FILENAME string_16000hz.src
                             2806 ; 1170 |#define RSRC_STRING_16000HZ 447    
                             2807 ; 1171 |//$FILENAME string_22050hz.src
                             2808 ; 1172 |#define RSRC_STRING_22050HZ 448    
                             2809 ; 1173 |//$FILENAME string_32000hz.src
                             2810 ; 1174 |#define RSRC_STRING_32000HZ 449    
                             2811 ; 1175 |//$FILENAME string_44100hz.src
                             2812 ; 1176 |#define RSRC_STRING_44100HZ 450    
                             2813 ; 1177 |//$FILENAME string_48000hz.src
                             2814 ; 1178 |#define RSRC_STRING_48000HZ 451    
                             2815 ; 1179 |//$FILENAME string_channels.src
                             2816 ; 1180 |#define RSRC_STRING_CHANNELS 452    
                             2817 ; 1181 |//$FILENAME string_spaces.src
                             2818 ; 1182 |#define RSRC_STRING_SPACES 453    
                             2819 ; 1183 |//$FILENAME slider_bar.src
                             2820 ; 1184 |#define RSRC_SLIDER_BAR 454    
                             2821 ; 1185 |//$FILENAME slider_bar_inv.src
                             2822 ; 1186 |#define RSRC_SLIDER_BAR_INV 455    
                             2823 ; 1187 |//$FILENAME slider_track.src
                             2824 ; 1188 |#define RSRC_SLIDER_TRACK 456    
                             2825 ; 1189 |//$FILENAME string_no_files.src
                             2826 ; 1190 |#define RSRC_STRING_NO_FILES 457    
                             2827 ; 1191 |
                             2828 ; 1192 |/////////////////////////////////////////////////////////////////////
                             2829 ; 1193 |//  Time and Date Resource Strings
                             2830 ; 1194 |/////////////////////////////////////////////////////////////////////
                             2831 ; 1195 |//$FILENAME string_sunday.src
                             2832 ; 1196 |#define RSRC_STRING_SUNDAY 458    
                             2833 ; 1197 |//$FILENAME string_monday.src
                             2834 ; 1198 |#define RSRC_STRING_MONDAY 459    
                             2835 ; 1199 |//$FILENAME string_tuesday.src
                             2836 ; 1200 |#define RSRC_STRING_TUESDAY 460    
                             2837 ; 1201 |//$FILENAME string_wednesday.src
                             2838 ; 1202 |#define RSRC_STRING_WEDNESDAY 461    
                             2839 ; 1203 |//$FILENAME string_thursday.src
                             2840 ; 1204 |#define RSRC_STRING_THURSDAY 462    
                             2841 ; 1205 |//$FILENAME string_friday.src
                             2842 ; 1206 |#define RSRC_STRING_FRIDAY 463    
                             2843 ; 1207 |//$FILENAME string_saturday.src
                             2844 ; 1208 |#define RSRC_STRING_SATURDAY 464    
                             2845 ; 1209 |//$FILENAME string_am.src
                             2846 ; 1210 |#define RSRC_STRING_AM 465    
                             2847 ; 1211 |//$FILENAME string_pm.src
                             2848 ; 1212 |#define RSRC_STRING_PM 466    
                             2849 ; 1213 |//$FILENAME string_amclear.src
                             2850 ; 1214 |#define RSRC_STRING_AMCLEAR 467    
                             2851 ; 1215 |//$FILENAME string_slash.src
                             2852 ; 1216 |#define RSRC_STRING_SLASH 468    
                             2853 ; 1217 |//$FILENAME string_colon.src
                             2854 ; 1218 |#define RSRC_STRING_COLON 469    
                             2855 ; 1219 |//$FILENAME string_12hour.src
                             2856 ; 1220 |#define RSRC_STRING_12HOUR 470    
                             2857 ; 1221 |//$FILENAME string_24hour.src
                             2858 ; 1222 |#define RSRC_STRING_24HOUR 471    
                             2859 ; 1223 |//$FILENAME string_format.src
                             2860 ; 1224 |#define RSRC_STRING_FORMAT 472    
                             2861 ; 1225 |//$FILENAME string_mmddyyyy.src
                             2862 ; 1226 |#define RSRC_STRING_MMDDYYYY 473    
                             2863 ; 1227 |//$FILENAME string_ddmmyyyy.src
                             2864 ; 1228 |#define RSRC_STRING_DDMMYYYY 474    
                             2865 ; 1229 |//$FILENAME string_yyyymmdd.src
                             2866 ; 1230 |#define RSRC_STRING_YYYYMMDD 475    
                             2867 ; 1231 |//$FILENAME string_ok.src
                             2868 ; 1232 |#define RSRC_STRING_OK 476    
                             2869 ; 1233 |//$FILENAME string_cancel.src
                             2870 ; 1234 |#define RSRC_STRING_CANCEL 477    
                             2871 ; 1235 |//$FILENAME negative_sign.src
                             2872 ; 1236 |#define RSRC_NEGATIVE_SIGN 478    
                             2873 ; 1237 |//$FILENAME string_dec_pt5.src
                             2874 ; 1238 |#define RSRC_DEC_PT5_STRING 479    
                             2875 ; 1239 |//$FILENAME string_dec_pt0.src
                             2876 ; 1240 |#define RSRC_DEC_PT0_STRING 480    
                             2877 ; 1241 |//$FILENAME string_db.src
                             2878 ; 1242 |#define RSRC_DB_STRING 481    
                             2879 ; 1243 |//$FILENAME string_hz2.src
                             2880 ; 1244 |#define RSRC_HZ2_STRING 482    
                             2881 ; 1245 |
                             2882 ; 1246 |
                             2883 ; 1247 |//$FILENAME record_settings_menu_code_bank.src
                             2884 ; 1248 |#define RSRC_RECORD_SETTINGS_MENU_CODE_BANK 483    
                             2885 ; 1249 |//$FILENAME metadata_codebank.src
                             2886 ; 1250 |#define RSRC_METADATA_CODEBANK 484    
                             2887 ; 1251 |//$FILENAME mp3metadata_codebank.src
                             2888 ; 1252 |#define RSRC_MP3_METADATA_CODEBANK 485    
                             2889 ; 1253 |//$FILENAME wmametadata_codebank.src
                             2890 ; 1254 |#define RSRC_WMA_METADATA_CODEBANK 486    
                             2891 ; 1255 |//$FILENAME wavmetadata_codebank.src
                             2892 ; 1256 |#define RSRC_WAV_METADATA_CODEBANK 487    
                             2893 ; 1257 |//$FILENAME smvmetadata_codebank.src
                             2894 ; 1258 |#define RSRC_SMV_METADATA_CODEBANK 488    
                             2895 ; 1259 |//$FILENAME playlist2init_codebank.src
                             2896 ; 1260 |#define RSRC_PLAYLIST2INIT_CODEBANK 489    
                             2897 ; 1261 |
                             2898 ; 1262 |//$FILENAME delete_successful.src
                             2899 ; 1263 |#define RSRC_DELETE_SUCCESSFUL 490    
                             2900 ; 1264 |//$FILENAME delete_error.src
                             2901 ; 1265 |#define RSRC_DELETE_ERROR 491    
                             2902 ; 1266 |//$FILENAME lic_expired.src
                             2903 ; 1267 |#define RSRC_LIC_EXPIRED 492    
                             2904 ; 1268 |//$FILENAME id3v2_codebank.src
                             2905 ; 1269 |#define RSRC_ID3V2_CODEBANK 493    
                             2906 ; 1270 |//$FILENAME id3v2lyrics_codebank.src
                             2907 ; 1271 |#define RSRC_ID3V2_LYRICS_CODEBANK 494    
                             2908 ; 1272 |//$FILENAME lyrics3_codebank.src
                             2909 ; 1273 |#define RSRC_LYRICS3_CODEBANK 495    
                             2910 ; 1274 |//$FILENAME lrc_codebank.src
                             2911 ; 1275 |#define RSRC_LRC_CODEBANK 496    
                             2912 ; 1276 |//$FILENAME lyrics_api_codebank.src
                             2913 ; 1277 |#define RSRC_LYRICS_API_CODEBANK 497    
                             2914 ; 1278 |//$FILENAME wmalyrics_codebank.src
                             2915 ; 1279 |#define RSRC_WMA_LYRICS_CODEBANK 498    
                             2916 ; 1280 |//$FILENAME apicframe_codebank.src
                             2917 ; 1281 |#define RSRC_APIC_FRAME_CODEBANK 499    
                             2918 ; 1282 |
                             2919 ; 1283 |//$FILENAME exmediaerror1.src
                             2920 ; 1284 |#define RSRC_EXTERNAL_MEDIA_ERROR1 500    
                             2921 ; 1285 |//$FILENAME exmediaerror2.src
                             2922 ; 1286 |#define RSRC_EXTERNAL_MEDIA_ERROR2 501    
                             2923 ; 1287 |//$FILENAME inmediaerror1.src
                             2924 ; 1288 |#define RSRC_INTERNAL_MEDIA_ERROR1 502    
                             2925 ; 1289 |
                             2926 ; 1290 |//$FILENAME backlight_title.src
                             2927 ; 1291 |#define RSRC_BACKLIGHT_TITLE 503    
                             2928 ; 1292 |//$FILENAME backlight_state_on.src
                             2929 ; 1293 |#define RSRC_BACKLIGHT_STATE_ON 504    
                             2930 ; 1294 |//$FILENAME backlight_state_off.src
                             2931 ; 1295 |#define RSRC_BACKLIGHT_STATE_OFF 505    
                             2932 ; 1296 |//$FILENAME backlightmenu.src
                             2933 ; 1297 |#define RSRC_BACKLIGHT_MENU_CODE_BANK 506    
                             2934 ; 1298 |//$FILENAME string_backlight_menu.src
                             2935 ; 1299 |#define RSRC_STRING_BACKLIGHT_MENU 507    
                             2936 ; 1300 |
                             2937 ; 1301 |//$FILENAME enc_mp3mod.src
                             2938 ; 1302 |#define RSRC_ENC_MP3_MOD_CODE 508    
                             2939 ; 1303 |//$FILENAME enc_mp3p.src
                             2940 ; 1304 |#define RSRC_ENC_MP3P_CODE 509    
                             2941 ; 1305 |//$FILENAME enc_mp3x.src
                             2942 ; 1306 |#define RSRC_ENC_MP3X_CODE 510    
                             2943 ; 1307 |//$FILENAME enc_mp3y.src
                             2944 ; 1308 |#define RSRC_ENC_MP3Y_CODE 511    
                             2945 ; 1309 |//$FILENAME mp3_implementation.src
                             2946 ; 1310 |#define RSRC_MP3_IMPLEMENTATION 512    
                             2947 ; 1311 |//$FILENAME string_mp3.src
                             2948 ; 1312 |#define RSRC_STRING_MP3 513    
                             2949 ; 1313 |//$FILENAME string_all.src
                             2950 ; 1314 |#define RSRC_STRING_ALL 514    
                             2951 ; 1315 |
                             2952 ; 1316 |//$FILENAME mediastartup.src
                             2953 ; 1317 |#define RSRC_NANDMEDIAINIT 515    
                             2954 ; 1318 |#define RSRC_NANDMEDIAALLOCATE 0
                             2955 ; 1319 |#define RSRC_NANDMEDIADISCOVERALLOCATION 0
                             2956 ; 1320 |#define RSRC_NANDMEDIAGETMEDIATABLE RSRC_NANDMEDIAINIT
                             2957 ; 1321 |#define RSRC_NANDMEDIAGETINFO RSRC_NANDMEDIAINIT
                             2958 ; 1322 |#define RSRC_NANDMEDIAERASE 0
                             2959 ; 1323 |
                             2960 ; 1324 |//$FILENAME nanddatadriveinit.src
                             2961 ; 1325 |#define RSRC_NANDDATADRIVEINIT 516    
                             2962 ; 1326 |#define RSRC_NANDDATADRIVEGETINFO RSRC_NANDDATADRIVEREADSECTOR
                             2963 ; 1327 |#define RSRC_NANDDATADRIVESETINFO 0
                             2964 ; 1328 |//$FILENAME nanddatadrivereadsector.src
                             2965 ; 1329 |#define RSRC_NANDDATADRIVEREADSECTOR 517    
                             2966 ; 1330 |#define RSRC_NANDDATADRIVEWRITESECTOR RSRC_NANDDATADRIVEREADSECTOR
                             2967 ; 1331 |#define RSRC_NANDDATADRIVEDUMBMULTIWRITESETUP 0
                             2968 ; 1332 |#define RSRC_NANDDATADRIVEDUMBMULTIWRITESECTOR 0
                             2969 ; 1333 |#define RSRC_NANDDATADRIVECACHEMULTIWRITESETUP 0
                             2970 ; 1334 |#define RSRC_NANDDATADRIVECACHEMULTIWRITESECTOR 0
                             2971 ; 1335 |#define RSRC_NANDDATADRIVEERASE 0
                             2972 ; 1336 |#define RSRC_NANDDATADRIVEFLUSH RSRC_NANDDATADRIVEREADSECTOR
                             2973 ; 1337 |
                             2974 ; 1338 |#define RSRC_NANDSYSTEMDRIVEINIT RSRC_NANDMEDIAINIT
                             2975 ; 1339 |#define RSRC_NANDSYSTEMDRIVEGETINFO RSRC_NANDMEDIAINIT
                             2976 ; 1340 |#define RSRC_NANDSYSTEMDRIVESETINFO 0
                             2977 ; 1341 |#define RSRC_NANDSYSTEMDRIVEREADSECTOR 0
                             2978 ; 1342 |#define RSRC_NANDSYSTEMDRIVEWRITESECTOR 0
                             2979 ; 1343 |#define RSRC_NANDSYSTEMDRIVEMULTIWRITESETUP 0
                             2980 ; 1344 |#define RSRC_NANDSYSTEMDRIVEMULTIWRITESECTOR 0
                             2981 ; 1345 |#define RSRC_NANDSYSTEMDRIVEERASE 0
                             2982 ; 1346 |#define RSRC_NANDSYSTEMDRIVEFLUSH 0
                             2983 ; 1347 |
                             2984 ; 1348 |//$FILENAME vbr_codebank.src
                             2985 ; 1349 |#define RSRC_VBR_CODEBANK 518    
                             2986 ; 1350 |
                             2987 ; 1351 |//$FILENAME string_recordtest_menu.src
                             2988 ; 1352 |#define RSRC_STRING_RECORDTEST_MENU 519    
                             2989 ; 1353 |//$FILENAME string_recordtest_duration.src
                             2990 ; 1354 |#define RSRC_STRING_DURATION 520    
                             2991 ; 1355 |//$FILENAME string_recordtest_time5.src
                             2992 ; 1356 |#define RSRC_STRING_TIME5 521    
                             2993 ; 1357 |//$FILENAME string_recordtest_time10.src
                             2994 ; 1358 |#define RSRC_STRING_TIME10 522    
                             2995 ; 1359 |//$FILENAME string_recordtest_time30.src
                             2996 ; 1360 |#define RSRC_STRING_TIME30 523    
                             2997 ; 1361 |//$FILENAME string_recordtest_time60.src
                             2998 ; 1362 |#define RSRC_STRING_TIME60 524    
                             2999 ; 1363 |//$FILENAME string_recordtest_time300.src
                             3000 ; 1364 |#define RSRC_STRING_TIME300 525    
                             3001 ; 1365 |//$FILENAME string_recordtest_time600.src
                             3002 ; 1366 |#define RSRC_STRING_TIME600 526    
                             3003 ; 1367 |
                             3004 ; 1368 |//$FILENAME test_title.src
                             3005 ; 1369 |#define RSRC_TEST_TITLE 527    
                             3006 ; 1370 |//$FILENAME testmenu.src
                             3007 ; 1371 |#define RSRC_TEST_MENU_CODE_BANK 528    
                             3008 ; 1372 |
                             3009 ; 1373 |
                             3010 ; 1374 |//$FILENAME mmcmediastartup.src
                             3011 ; 1375 |#define RSRC_MMCDATADRIVEINIT 529    
                             3012 ; 1376 |#define RSRC_MMCMEDIAALLOCATE RSRC_MMCDATADRIVEINIT
                             3013 ; 1377 |#define RSRC_MMCMEDIADISCOVERALLOCATION RSRC_MMCDATADRIVEINIT
                             3014 ; 1378 |//$FILENAME mmcinfo.src
                             3015 ; 1379 |#define RSRC_MMCMEDIAGETINFO 530    
                             3016 ; 1380 |#define RSRC_MMCMEDIAGETMEDIATABLE RSRC_MMCMEDIAGETINFO
                             3017 ; 1381 |//$FILENAME mmcerase.src
                             3018 ; 1382 |#define RSRC_MMCMEDIAERASE 531    
                             3019 ; 1383 |
                             3020 ; 1384 |
                             3021 ; 1385 |#define RSRC_MMCDATADRIVEFLUSH RSRC_MMCDATADRIVEINIT
                             3022 ; 1386 |
                             3023 ; 1387 |//$FILENAME mmcenumerate.src
                             3024 ; 1388 |#define RSRC_MMCENUMERATE 532    
                             3025 ; 1389 |//$FILENAME mmcresetdevice.src
                             3026 ; 1390 |#define RSRC_MMC_RESETDEVICE 533    
                             3027 ; 1391 |//$FILENAME mmcprocesscsd.src
                             3028 ; 1392 |#define RSRC_MMC_PROCESSCSD 534    
                             3029 ; 1393 |//$FILENAME mmcprocesscid.src
                             3030 ; 1394 |#define RSRC_MMC_PROCESSCID 535    
                             3031 ; 1395 |//$FILENAME mmcprocesscid2.src
                             3032 ; 1396 |#define RSRC_FUNCLET_MMCPROCESSCID2 536    
                             3033 ; 1397 |//$FILENAME mmcdetectpresence.src
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  13

M:ADDR CODE           CYCLES LINE SOURCELINE
                             3034 ; 1398 |#define RSRC_MMC_DETECTPRESENCE 537    
                             3035 ; 1399 |//$FILENAME mmcserialnumberinit.src
                             3036 ; 1400 |#define RSRC_MMCSERIALNUMBERINIT 538    
                             3037 ; 1401 |//$FILENAME mmccheckwriteprotect.src
                             3038 ; 1402 |#define RSRC_MMC_CHECKWRITEPROTECT 539    
                             3039 ; 1403 |
                             3040 ; 1404 |//$FILENAME mmcread.src
                             3041 ; 1405 |#define RSRC_MMCDATADRIVEREADSECTOR 540    
                             3042 ; 1406 |//$FILENAME mmcmediainit.src
                             3043 ; 1407 |#define RSRC_MMCMEDIAINIT 541    
                             3044 ; 1408 |//$FILENAME mmcdatadriveinfo.src
                             3045 ; 1409 |#define RSRC_MMCDATADRIVESETINFO 542    
                             3046 ; 1410 |#define RSRC_MMCDATADRIVEGETINFO RSRC_MMCDATADRIVESETINFO
                             3047 ; 1411 |//$FILENAME mmcdatadriveerase.src
                             3048 ; 1412 |#define RSRC_MMCDATADRIVEERASE 543    
                             3049 ; 1413 |
                             3050 ; 1414 |#define RSRC_MMCDATADRIVEWRITESECTOR RSRC_MMCDATADRIVEREADSECTOR
                             3051 ; 1415 |#define RSRC_MMCDATADRIVEMULTIWRITESETUP RSRC_MMCDATADRIVEWRITESECTOR
                             3052 ; 1416 |#define RSRC_MMCDATADRIVEMULTIWRITESECTOR RSRC_MMCDATADRIVEWRITESECTOR
                             3053 ; 1417 |
                             3054 ; 1418 |
                             3055 ; 1419 |/////////////////////////////////////////////////////////////////////////////////
                             3056 ; 1420 |//  File system
                             3057 ; 1421 |/////////////////////////////////////////////////////////////////////////////////
                             3058 ; 1422 |//$FILENAME arrangefilename.src
                             3059 ; 1423 |#define RSRC_FUNCLET_ARRANGEFILENAME 544    
                             3060 ; 1424 |//$FILENAME clearcluster.src
                             3061 ; 1425 |#define RSRC_FUNCLET_CLEARCLUSTER 545    
                             3062 ; 1426 |//$FILENAME createdirectory.src
                             3063 ; 1427 |#define RSRC_FUNCLET_CREATEDIRECTORY 546    
                             3064 ; 1428 |//$FILENAME deletecontent.src
                             3065 ; 1429 |#define RSRC_FUNCLET_DELETECONTENT 547    
                             3066 ; 1430 |//$FILENAME deleterecord.src
                             3067 ; 1431 |#define RSRC_FUNCLET_DELETERECORD 548    
                             3068 ; 1432 |//$FILENAME fastopen.src
                             3069 ; 1433 |#define RSRC_FUNCLET_FASTOPEN 549    
                             3070 ; 1434 |//$FILENAME fcreate.src
                             3071 ; 1435 |#define RSRC_FUNCLET_FCREATE 550    
                             3072 ; 1436 |//$FILENAME filegetattrib.src
                             3073 ; 1437 |#define RSRC_FUNCLET_FILEGETATTRIB 551    
                             3074 ; 1438 |//$FILENAME filegetdate.src
                             3075 ; 1439 |#define RSRC_FUNCLET_FILEGETDATE 552    
                             3076 ; 1440 |//$FILENAME filesetattrib.src
                             3077 ; 1441 |#define RSRC_FUNCLET_FILESETATTRIB 553    
                             3078 ; 1442 |//$FILENAME filesetdate.src
                             3079 ; 1443 |#define RSRC_FUNCLET_FILESETDATE 554    
                             3080 ; 1444 |//$FILENAME fsinit.src
                             3081 ; 1445 |#define RSRC_FUNCLET_FSINIT 555    
                             3082 ; 1446 |//$FILENAME fsshutdown.src
                             3083 ; 1447 |#define RSRC_FUNCLET_FSSHUTDOWN 556    
                             3084 ; 1448 |//$FILENAME readdevicerecord.src
                             3085 ; 1449 |#define RSRC_FUNCLET_READDEVICERECORD 557    
                             3086 ; 1450 |//$FILENAME checkspaceinrootdir.src
                             3087 ; 1451 |#define RSRC_FUNCLET_CHECKSPACEINROOTDIR 558    
                             3088 ; 1452 |//$FILENAME setcwdhandle.src
                             3089 ; 1453 |#define RSRC_FUNCLET_SETCWDHANDLE 559    
                             3090 ; 1454 |//$FILENAME fsdriveinit.src
                             3091 ; 1455 |#define RSRC_FUNCLET_FSDRIVEINIT 560    
                             3092 ; 1456 |//$FILENAME fsclearBuf.src
                             3093 ; 1457 |#define RSRC_FUNCLET_FSCLEARDRIVEBUF 561    
                             3094 ; 1458 |//RSRC_FUNCLET_TOTALFREECLUSTER    equ      328    ;$FILENAME totalfreecluster.src
                             3095 ; 1459 |//RSRC_FUNCLET_TOTALFREECLUSTERFAT16    equ      328    ;$FILENAME totalfreeclusterfat16.src
                             3096 ; 1460 |//$FILENAME fgetfasthandle.src
                             3097 ; 1461 |#define RSRC_FUNCLET_FGETFASTHANDLE 562    
                             3098 ; 1462 |//$FILENAME ishandlewriteallocated.src
                             3099 ; 1463 |#define RSRC_FUNCLET_ISHANDLEWRITEALLOCATED 563    
                             3100 ; 1464 |//$FILENAME isfileopen.src
                             3101 ; 1465 |#define RSRC_FUNCLET_ISFILEOPEN 564    
                             3102 ; 1466 |//$FILENAME iscurrworkdir.src
                             3103 ; 1467 |#define RSRC_FUNCLET_ISCURRWORKDIR 565    
                             3104 ; 1468 |//$FILENAME chdir.src
                             3105 ; 1469 |#define RSRC_FUNCLET_CHDIR 566    
                             3106 ; 1470 |//$FILENAME chdirFromOffset.src
                             3107 ; 1471 |#define RSRC_FUNCLET_CHDIR_FROM_OFFSET 567    
                             3108 ; 1472 |//$FILENAME deletetree.src
                             3109 ; 1473 |#define RSRC_FUNCLET_DELETETREE 568    
                             3110 ; 1474 |//$FILENAME deleteallrecords.src
                             3111 ; 1475 |#define RSRC_FUNCLET_DELETEALLRECORDS 569    
                             3112 ; 1476 |//$FILENAME cleardata.src
                             3113 ; 1477 |#define RSRC_FUNCLET_CLEARDATA 570    
                             3114 ; 1478 |//$FILENAME changetolowleveldir.src
                             3115 ; 1479 |#define RSRC_FUNCLET_CHANGETOLOWLEVELDIR 571    
                             3116 ; 1480 |//$FILENAME getrecordnumber.src
                             3117 ; 1481 |#define RSRC_FUNCLET_GETRECORDNUMBER 572    
                             3118 ; 1482 |//$FILENAME fileremove.src
                             3119 ; 1483 |#define RSRC_FUNCLET_FILEREMOVE 573    
                             3120 ; 1484 |//$FILENAME charactersearch.src
                             3121 ; 1485 |#define RSRC_FUNCLET_CHARACTERSEARCH 574    
                             3122 ; 1486 |//$FILENAME stringcompare.src
                             3123 ; 1487 |#define RSRC_FUNCLET_STRINGCOMPARE 575    
                             3124 ; 1488 |//$FILENAME fopenw.src
                             3125 ; 1489 |#define RSRC_FUNCLET_FOPENW 576    
                             3126 ; 1490 |//$FILENAME fremove.src
                             3127 ; 1491 |#define RSRC_FUNCLET_FREMOVE 577    
                             3128 ; 1492 |//$FILENAME fremovew.src
                             3129 ; 1493 |#define RSRC_FUNCLET_FREMOVEW 578    
                             3130 ; 1494 |//$FILENAME mkdir.src
                             3131 ; 1495 |#define RSRC_FUNCLET_MKDIR 579    
                             3132 ; 1496 |//$FILENAME mkdirw.src
                             3133 ; 1497 |#define RSRC_FUNCLET_MKDIRW 580    
                             3134 ; 1498 |//$FILENAME rmdir.src
                             3135 ; 1499 |#define RSRC_FUNCLET_RMDIR 581    
                             3136 ; 1500 |//$FILENAME rmdirw.src
                             3137 ; 1501 |#define RSRC_FUNCLET_RMDIRW 582    
                             3138 ; 1502 |//$FILENAME fgetc.src
                             3139 ; 1503 |#define RSRC_FUNCLET_FGETC 583    
                             3140 ; 1504 |//$FILENAME fgets.src
                             3141 ; 1505 |#define RSRC_FUNCLET_FGETS 584    
                             3142 ; 1506 |//$FILENAME fputc.src
                             3143 ; 1507 |#define RSRC_FUNCLET_FPUTC 585    
                             3144 ; 1508 |//$FILENAME fputs.src
                             3145 ; 1509 |#define RSRC_FUNCLET_FPUTS 586    
                             3146 ; 1510 |//$FILENAME arrangelongfilename.src
                             3147 ; 1511 |#define RSRC_FUNCLET_ARRANGELONGFILENAME 587    
                             3148 ; 1512 |//$FILENAME convert_itoa.src
                             3149 ; 1513 |#define RSRC_FUNCLET_CONVERT_ITOA 588    
                             3150 ; 1514 |//$FILENAME createdirrecord.src
                             3151 ; 1515 |#define RSRC_FUNCLET_CREATEDIRRECORD 589    
                             3152 ; 1516 |//$FILENAME chksum.src
                             3153 ; 1517 |#define RSRC_FUNCLET_CHKSUM 590    
                             3154 ; 1518 |//$FILENAME createshortdirrecord.src
                             3155 ; 1519 |#define RSRC_FUNCLET_CREATESHORTDIRRECORD 591    
                             3156 ; 1520 |//$FILENAME discardtrailigperiodsucs3.src
                             3157 ; 1521 |#define RSRC_FUNCLET_DISCARDTRAILIGPERIODSUCS3 592    
                             3158 ; 1522 |//$FILENAME discardtrailigperiodsw.src
                             3159 ; 1523 |#define RSRC_FUNCLET_DISCARDTRAILIGPERIODSW 593    
                             3160 ; 1524 |//$FILENAME extractfilenamew.src
                             3161 ; 1525 |#define RSRC_FUNCLET_EXTRACTFILENAMEW 594    
                             3162 ; 1526 |//$FILENAME extractpathw.src
                             3163 ; 1527 |#define RSRC_FUNCLET_EXTRACTPATHW 595    
                             3164 ; 1528 |//$FILENAME findfreerecord.src
                             3165 ; 1529 |#define RSRC_FUNCLET_FINDFREERECORD 596    
                             3166 ; 1530 |//$FILENAME getnamew.src
                             3167 ; 1531 |#define RSRC_FUNCLET_GETNAMEW 597    
                             3168 ; 1532 |//$FILENAME isdirectoryempty.src
                             3169 ; 1533 |#define RSRC_FUNCLET_ISDIRECTORYEMPTY 598    
                             3170 ; 1534 |//$FILENAME isshortnamevalid.src
                             3171 ; 1535 |#define RSRC_FUNCLET_ISSHORTNAMEVALID 599    
                             3172 ; 1536 |//$FILENAME longdirmatch.src
                             3173 ; 1537 |#define RSRC_FUNCLET_LONGDIRMATCH 600    
                             3174 ; 1538 |//$FILENAME unicodetooem.src
                             3175 ; 1539 |#define RSRC_FUNCLET_UNICODETOOEM 601    
                             3176 ; 1540 |//$FILENAME matchdirrecordw.src
                             3177 ; 1541 |#define RSRC_FUNCLET_MATCHDIRRECORDW 602    
                             3178 ; 1542 |//$FILENAME setcwd.src
                             3179 ; 1543 |#define RSRC_FUNCLET_SETCWD 603    
                             3180 ; 1544 |//$FILENAME setshortfilename.src
                             3181 ; 1545 |#define RSRC_FUNCLET_SETSHORTFILENAME 604    
                             3182 ; 1546 |//$FILENAME generatefilenametail.src
                             3183 ; 1547 |#define RSRC_FUNCLET_GENERATEFILENAMETAIL 605    
                             3184 ; 1548 |//$FILENAME dbcstounicode.src
                             3185 ; 1549 |#define RSRC_FUNCLET_DBCSTOUNICODE 606    
                             3186 ; 1550 |//$FILENAME strcpy.src
                             3187 ; 1551 |#define RSRC_FUNCLET_STRCPY 607    
                             3188 ; 1552 |//$FILENAME strcpyw.src
                             3189 ; 1553 |#define RSRC_FUNCLET_STRCPYW 608    
                             3190 ; 1554 |//$FILENAME strlengthw.src
                             3191 ; 1555 |#define RSRC_FUNCLET_STRLENGTHW 609    
                             3192 ; 1556 |//$FILENAME filesystempresent.src
                             3193 ; 1557 |#define RSRC_FUNCLET_FILESYSTEMPRESENT 610    
                             3194 ; 1558 |//$FILENAME DataDriveInit.src
                             3195 ; 1559 |#define RSRC_FUNCLET_DATADRIVEINIT 611    
                             3196 ; 1560 |//$FILENAME FSGetDataDrivePbsLocation.src
                             3197 ; 1561 |#define RSRC_FUNCLET_FSGETDATADRIVEPBSLOCATION 612    
                             3198 ; 1562 |//$FILENAME FSPartitionEntryCopy.src
                             3199 ; 1563 |#define RSRC_FUNCLET_FSPARTITIONENTRYCOPYFSDD 613    
                             3200 ; 1564 |//$FILENAME DataDriveGetSize.src
                             3201 ; 1565 |#define RSRC_FUNCLET_DATADRIVEGETSIZE 614    
                             3202 ; 1566 |//$FILENAME ConstructLongFileName.src
                             3203 ; 1567 |#define RSRC_FUNCLET_CONSTRUCTLONGFILENAME 615    
                             3204 ; 1568 |//$FILENAME strcpyucs3_2.src
                             3205 ; 1569 |#define RSRC_FUNCLET_STRCPYUCS3_2 616    
                             3206 ; 1570 |//$FILENAME getvolumelabel.src
                             3207 ; 1571 |#define RSRC_FUNCLET_GETVOLUMELABEL 617    
                             3208 ; 1572 |//$FILENAME setvolumelabel.src
                             3209 ; 1573 |#define RSRC_FUNCLET_SETVOLUMELABEL 618    
                             3210 ; 1574 |//$FILENAME disk_full.src
                             3211 ; 1575 |#define RSRC_DISK_FULL 619    
                             3212 ; 1576 |//$FILENAME chkdskstartup.src
                             3213 ; 1577 |#define RSRC_CHECKDISK 620    
                             3214 ; 1578 |//$FILENAME chkdskstartupy.src
                             3215 ; 1579 |#define RSRC_CHKDSK_YMEM 621    
                             3216 ; 1580 |//$FILENAME low_level_pwr_line1.src
                             3217 ; 1581 |#define RSRC_LOW_PWR_EXT_DEV_LINE1 622    
                             3218 ; 1582 |//$FILENAME low_level_pwr_line2.src
                             3219 ; 1583 |#define RSRC_LOW_PWR_EXT_DEV_LINE2 623    
                             3220 ; 1584 |//$FILENAME string_bit_rate.src
                             3221 ; 1585 |#define RSRC_STRING_BIT_RATE 624    
                             3222 ; 1586 |//$FILENAME string_96000hz.src
                             3223 ; 1587 |#define RSRC_STRING_96KBPS 625    
                             3224 ; 1588 |//$FILENAME string_112000hz.src
                             3225 ; 1589 |#define RSRC_STRING_112KBPS 626    
                             3226 ; 1590 |//$FILENAME string_128000hz.src
                             3227 ; 1591 |#define RSRC_STRING_128KBPS 627    
                             3228 ; 1592 |//$FILENAME string_160000hz.src
                             3229 ; 1593 |#define RSRC_STRING_160KBPS 628    
                             3230 ; 1594 |//$FILENAME string_192000hz.src
                             3231 ; 1595 |#define RSRC_STRING_192KBPS 629    
                             3232 ; 1596 |//$FILENAME string_224000hz.src
                             3233 ; 1597 |#define RSRC_STRING_224KBPS 630    
                             3234 ; 1598 |//$FILENAME string_256000hz.src
                             3235 ; 1599 |#define RSRC_STRING_256KBPS 631    
                             3236 ; 1600 |//$FILENAME string_320000hz.src
                             3237 ; 1601 |#define RSRC_STRING_320KBPS 632    
                             3238 ; 1602 |//$FILENAME string_hz.src
                             3239 ; 1603 |#define RSRC_STRING_HZ 633    
                             3240 ; 1604 |//$FILENAME EncCommonp.src
                             3241 ; 1605 |#define RSRC_ENCODERCOMMON_P_CODE 634    
                             3242 ; 1606 |//$FILENAME adc_adcx.src
                             3243 ; 1607 |#define RSRC_ADC_ADCX_CODE 635    
                             3244 ; 1608 |//$FILENAME adc_adcy.src
                             3245 ; 1609 |#define RSRC_ADC_ADCY_CODE 636    
                             3246 ; 1610 |//$FILENAME Funclet_encodercommon.src
                             3247 ; 1611 |#define RSRC_FUNCLET_LOADENCODERCOMMON 637    
                             3248 ; 1612 |//$FILENAME string_album.src
                             3249 ; 1613 |#define RSRC_STRING_ALBUM 638    
                             3250 ; 1614 |//$FILENAME string_encoder_song.src
                             3251 ; 1615 |#define RSRC_STRING_SONG 639    
                             3252 ; 1616 |//$FILENAME string_mode.src
                             3253 ; 1617 |#define RSRC_STRING_MODE 640    
                             3254 ; 1618 |
                             3255 ; 1619 |//////////////////////////////////////////////////////////////////////////////////
                             3256 ; 1620 |// display related
                             3257 ; 1621 |//////////////////////////////////////////////////////////////////////////////////
                             3258 ; 1622 |//$FILENAME Funclet_HalDisplayInit.src
                             3259 ; 1623 |#define RSRC_FUNCLET_HAL_DISPLAY_INIT 641    
                             3260 ; 1624 |//$FILENAME Funclet_SalDisplayInit.src
                             3261 ; 1625 |#define RSRC_FUNCLET_SAL_DISPLAY_INIT 642    
                             3262 ; 1626 |//$FILENAME Funclet_SalHandleMessage.src
                             3263 ; 1627 |#define RSRC_FUNCLET_SAL_HANDLE_MSG 643    
                             3264 ; 1628 |//$FILENAME Funclet_FixBitmapHeader.src
                             3265 ; 1629 |#define RSRC_FUNCLET_FIXBITMAPHEADER 644    
                             3266 ; 1630 |//$FILENAME Funclet_BitmapReadHeader.src
                             3267 ; 1631 |#define RSRC_FUNCLET_BITMAPREADHEADER 645    
                             3268 ; 1632 |//$FILENAME Funclet_BitmapReadPalette.src
                             3269 ; 1633 |#define RSRC_FUNCLET_BITMAPREADPALETTE 646    
                             3270 ; 1634 |//$FILENAME Funclet_BitmapReadBitMask.src
                             3271 ; 1635 |#define RSRC_FUNCLET_BITMAPREADBITMASK 647    
                             3272 ; 1636 |//$FILENAME Funclet_BitmapPrintNonPalette.src
                             3273 ; 1637 |#define RSRC_FUNCLET_BITMAPPRINTNONPALETTE 648    
                             3274 ; 1638 |//$FILENAME Funclet_BitmapPrintPalette.src
                             3275 ; 1639 |#define RSRC_FUNCLET_BITMAPPRINTPALETTE 649    
                             3276 ; 1640 |//$FILENAME Funclet_DisplayPrintBitmapFile.src
                             3277 ; 1641 |#define RSRC_FUNCLET_DISPLAYPRINTBITMAPFILE 650    
                             3278 ; 1642 |//$FILENAME Funclet_DisplayPrintBitmapResource.src
                             3279 ; 1643 |#define RSRC_FUNCLET_DISPLAYPRINTBITMAPRESOURCE 651    
                             3280 ; 1644 |
                             3281 ; 1645 |//////////////////////////////////////////////////////////////////////////////////
                             3282 ; 1646 |//WMDRM Related
                             3283 ; 1647 |//////////////////////////////////////////////////////////////////////////////////
                             3284 ; 1648 |//$FILENAME legacy_decryptcontentkey.src
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  14

M:ADDR CODE           CYCLES LINE SOURCELINE
                             3285 ; 1649 |#define RSRC_FUNCLET_LEGACY_DECRYPTCONTENTKEY 652    
                             3286 ; 1650 |//$FILENAME drm_bbx_legacycipherkeysetup.src
                             3287 ; 1651 |#define RSRC_FUNCLET_DRM_BBX_LEGACYCIPHERKEYSETUP 653    
                             3288 ; 1652 |//$FILENAME drm_bbx_initialize.src
                             3289 ; 1653 |#define RSRC_FUNCLET_DRM_BBX_INITIALIZE 654    
                             3290 ; 1654 |//$FILENAME drm_bbx_canbind.src
                             3291 ; 1655 |#define RSRC_FUNCLET_DRM_BBX_CANBIND 655    
                             3292 ; 1656 |//$FILENAME verifychecksum.src
                             3293 ; 1657 |#define RSRC_FUNCLET_VERIFYCHECKSUM 656    
                             3294 ; 1658 |//$FILENAME drm_b64_encodew.src
                             3295 ; 1659 |#define RSRC_FUNCLET_DRM_B64_ENCODEW 657    
                             3296 ; 1660 |//$FILENAME _performactions.src
                             3297 ; 1661 |#define RSRC_FUNCLET__PERFORMACTIONS 658    
                             3298 ; 1662 |//$FILENAME _processendofchain.src
                             3299 ; 1663 |#define RSRC_FUNCLET__PROCESSENDOFCHAIN 659    
                             3300 ; 1664 |//$FILENAME drmcrt_iswxdigit.src
                             3301 ; 1665 |#define RSRC_FUNCLET_DRMCRT_ISWXDIGIT 660    
                             3302 ; 1666 |//$FILENAME drmcrt_towlower.src
                             3303 ; 1667 |#define RSRC_FUNCLET_DRMCRT_TOWLOWER 661    
                             3304 ; 1668 |//$FILENAME drmcrt_wcslen.src
                             3305 ; 1669 |#define RSRC_FUNCLET_DRMCRT_WCSLEN 662    
                             3306 ; 1670 |//$FILENAME drmcrt_wcsncpy.src
                             3307 ; 1671 |#define RSRC_FUNCLET_DRMCRT_WCSNCPY 663    
                             3308 ; 1672 |//$FILENAME drmcrt_memmove.src
                             3309 ; 1673 |#define RSRC_FUNCLET_DRMCRT_MEMMOVE 664    
                             3310 ; 1674 |//$FILENAME performoperation_part1.src
                             3311 ; 1675 |#define RSRC_FUNCLET_PERFORMOPERATION_PART1 665    
                             3312 ; 1676 |//$FILENAME performoperation_part2.src
                             3313 ; 1677 |#define RSRC_FUNCLET_PERFORMOPERATION_PART2 666    
                             3314 ; 1678 |//$FILENAME performoperation_part3.src
                             3315 ; 1679 |#define RSRC_FUNCLET_PERFORMOPERATION_PART3 667    
                             3316 ; 1680 |//$FILENAME performoperation_part4.src
                             3317 ; 1681 |#define RSRC_FUNCLET_PERFORMOPERATION_PART4 668    
                             3318 ; 1682 |//$FILENAME performoperation_part5.src
                             3319 ; 1683 |#define RSRC_FUNCLET_PERFORMOPERATION_PART5 669    
                             3320 ; 1684 |//$FILENAME performoperation_part6.src
                             3321 ; 1685 |#define RSRC_FUNCLET_PERFORMOPERATION_PART6 670    
                             3322 ; 1686 |//$FILENAME isvalidfunction.src
                             3323 ; 1687 |#define RSRC_FUNCLET_ISVALIDFUNCTION 671    
                             3324 ; 1688 |//$FILENAME functiongetvalue.src
                             3325 ; 1689 |#define RSRC_FUNCLET_FUNCTIONGETVALUE 672    
                             3326 ; 1690 |//$FILENAME globalsetvariable.src
                             3327 ; 1691 |#define RSRC_FUNCLET_GLOBALSETVARIABLE 673    
                             3328 ; 1692 |//$FILENAME variabledrmkgetorset.src
                             3329 ; 1693 |#define RSRC_FUNCLET_VARIABLEDRMKGETORSET 674    
                             3330 ; 1694 |//$FILENAME variabledrmgetorset.src
                             3331 ; 1695 |#define RSRC_FUNCLET_VARIABLEDRMGETORSET 675    
                             3332 ; 1696 |//$FILENAME variableappgetorset.src
                             3333 ; 1697 |#define RSRC_FUNCLET_VARIABLEAPPGETORSET 676    
                             3334 ; 1698 |//$FILENAME variablelicensegetorset.src
                             3335 ; 1699 |#define RSRC_FUNCLET_VARIABLELICENSEGETORSET 677    
                             3336 ; 1700 |//$FILENAME variablecontentgetorset.src
                             3337 ; 1701 |#define RSRC_FUNCLET_VARIABLECONTENTGETORSET 678    
                             3338 ; 1702 |//$FILENAME variabledevicegetorset.src
                             3339 ; 1703 |#define RSRC_FUNCLET_VARIABLEDEVICEGETORSET 679    
                             3340 ; 1704 |//$FILENAME variablepmlicensegetorset.src
                             3341 ; 1705 |#define RSRC_FUNCLET_VARIABLEPMLICENSEGETORSET 680    
                             3342 ; 1706 |//$FILENAME drm_hds_createstore.src
                             3343 ; 1707 |#define RSRC_FUNCLET_DRM_HDS_CREATESTORE 681    
                             3344 ; 1708 |//$FILENAME drm_hds_init.src
                             3345 ; 1709 |#define RSRC_FUNCLET_DRM_HDS_INIT 682    
                             3346 ; 1710 |//$FILENAME drm_hds_uninit.src
                             3347 ; 1711 |#define RSRC_FUNCLET_DRM_HDS_UNINIT 683    
                             3348 ; 1712 |//$FILENAME drm_hds_openstore.src
                             3349 ; 1713 |#define RSRC_FUNCLET_DRM_HDS_OPENSTORE 684    
                             3350 ; 1714 |//$FILENAME drm_hds_deleteslot.src
                             3351 ; 1715 |#define RSRC_FUNCLET_DRM_HDS_DELETESLOT 685    
                             3352 ; 1716 |//$FILENAME drm_hds_slotresize.src
                             3353 ; 1717 |#define RSRC_FUNCLET_DRM_HDS_SLOTRESIZE 686    
                             3354 ; 1718 |//$FILENAME drm_hds_initslotenum.src
                             3355 ; 1719 |#define RSRC_FUNCLET_DRM_HDS_INITSLOTENUM 687    
                             3356 ; 1720 |//$FILENAME drm_hds_cleanupstore.src
                             3357 ; 1721 |#define RSRC_FUNCLET_DRM_HDS_CLEANUPSTORE 688    
                             3358 ; 1722 |//$FILENAME _hdscopyslot_child2child.src
                             3359 ; 1723 |#define RSRC_FUNCLET__HDSCOPYSLOT_CHILD2CHILD 689    
                             3360 ; 1724 |//$FILENAME _hdscopychildpayload.src
                             3361 ; 1725 |#define RSRC_FUNCLET__HDSCOPYCHILDPAYLOAD 690    
                             3362 ; 1726 |//$FILENAME _hdsdefragmentfile.src
                             3363 ; 1727 |#define RSRC_FUNCLET__HDSDEFRAGMENTFILE 691    
                             3364 ; 1728 |//$FILENAME _hdscleanupnamespace.src
                             3365 ; 1729 |#define RSRC_FUNCLET__HDSCLEANUPNAMESPACE 692    
                             3366 ; 1730 |//$FILENAME _hdscleanupstore.src
                             3367 ; 1731 |#define RSRC_FUNCLET__HDSCLEANUPSTORE 693    
                             3368 ; 1732 |//$FILENAME drm_lst_clean.src
                             3369 ; 1733 |#define RSRC_FUNCLET_DRM_LST_CLEAN 694    
                             3370 ; 1734 |//$FILENAME _hdslocatefreeblockforslot.src
                             3371 ; 1735 |#define RSRC_FUNCLET__HDSLOCATEFREEBLOCKFORSLOT 695    
                             3372 ; 1736 |//$FILENAME _hdslockblock2deleteslot.src
                             3373 ; 1737 |#define RSRC_FUNCLET__HDSLOCKBLOCK2DELETESLOT 696    
                             3374 ; 1738 |//$FILENAME _hdsunlockblock2deleteslot.src
                             3375 ; 1739 |#define RSRC_FUNCLET__HDSUNLOCKBLOCK2DELETESLOT 697    
                             3376 ; 1740 |//$FILENAME _hdscreatenamespace.src
                             3377 ; 1741 |#define RSRC_FUNCLET__HDSCREATENAMESPACE 698    
                             3378 ; 1742 |//$FILENAME _hdsfilepos2blocknum.src
                             3379 ; 1743 |#define RSRC_FUNCLET__HDSFILEPOS2BLOCKNUM 699    
                             3380 ; 1744 |//$FILENAME _writesrn.src
                             3381 ; 1745 |#define RSRC_FUNCLET__WRITESRN 700    
                             3382 ; 1746 |//$FILENAME _writecommonblockheader.src
                             3383 ; 1747 |#define RSRC_FUNCLET__WRITECOMMONBLOCKHEADER 701    
                             3384 ; 1748 |//$FILENAME _writechildblockheader.src
                             3385 ; 1749 |#define RSRC_FUNCLET__WRITECHILDBLOCKHEADER 702    
                             3386 ; 1750 |//$FILENAME _readdatablockheader.src
                             3387 ; 1751 |#define RSRC_FUNCLET__READDATABLOCKHEADER 703    
                             3388 ; 1752 |//$FILENAME _writedatablockheader.src
                             3389 ; 1753 |#define RSRC_FUNCLET__WRITEDATABLOCKHEADER 704    
                             3390 ; 1754 |//$FILENAME _hdsexpandstore.src
                             3391 ; 1755 |#define RSRC_FUNCLET__HDSEXPANDSTORE 705    
                             3392 ; 1756 |//$FILENAME _hdsallocblock.src
                             3393 ; 1757 |#define RSRC_FUNCLET__HDSALLOCBLOCK 706    
                             3394 ; 1758 |//$FILENAME _hdsfreeblock.src
                             3395 ; 1759 |#define RSRC_FUNCLET__HDSFREEBLOCK 707    
                             3396 ; 1760 |//$FILENAME _hdscreateoversizedslot.src
                             3397 ; 1761 |#define RSRC_FUNCLET__HDSCREATEOVERSIZEDSLOT 708    
                             3398 ; 1762 |//$FILENAME _hdsallocslotinfile.src
                             3399 ; 1763 |#define RSRC_FUNCLET__HDSALLOCSLOTINFILE 709    
                             3400 ; 1764 |//$FILENAME _hdswriteblockhdr.src
                             3401 ; 1765 |#define RSRC_FUNCLET__HDSWRITEBLOCKHDR 710    
                             3402 ; 1766 |//$FILENAME _hdsadjustchildpayload.src
                             3403 ; 1767 |#define RSRC_FUNCLET__HDSADJUSTCHILDPAYLOAD 711    
                             3404 ; 1768 |//$FILENAME _hdsfindleftmostleafblock.src
                             3405 ; 1769 |#define RSRC_FUNCLET__HDSFINDLEFTMOSTLEAFBLOCK 712    
                             3406 ; 1770 |//$FILENAME _hdscreateandopenslot.src
                             3407 ; 1771 |#define RSRC_FUNCLET__HDSCREATEANDOPENSLOT 713    
                             3408 ; 1772 |//$FILENAME _hdsremoveslot.src
                             3409 ; 1773 |#define RSRC_FUNCLET__HDSREMOVESLOT 714    
                             3410 ; 1774 |//$FILENAME _hdscopyandlocknewslot.src
                             3411 ; 1775 |#define RSRC_FUNCLET__HDSCOPYANDLOCKNEWSLOT 715    
                             3412 ; 1776 |//$FILENAME _hdsrelocateslotandkeepcurrlock.src
                             3413 ; 1777 |#define RSRC_FUNCLET__HDSRELOCATESLOTANDKEEPCURRLOCK 716    
                             3414 ; 1778 |//$FILENAME _hdstraversenextrightsiblingblock.src
                             3415 ; 1779 |#define RSRC_FUNCLET__HDSTRAVERSENEXTRIGHTSIBLINGBLOCK 717    
                             3416 ; 1780 |//$FILENAME _hdstraverseblocksinpostorder.src
                             3417 ; 1781 |#define RSRC_FUNCLET__HDSTRAVERSEBLOCKSINPOSTORDER 718    
                             3418 ; 1782 |//$FILENAME _hdsslotresize.src
                             3419 ; 1783 |#define RSRC_FUNCLET__HDSSLOTRESIZE 719    
                             3420 ; 1784 |//$FILENAME _isnull.src
                             3421 ; 1785 |#define RSRC_FUNCLET__ISNULL 720    
                             3422 ; 1786 |//$FILENAME _hdsgensrnhash.src
                             3423 ; 1787 |#define RSRC_FUNCLET__HDSGENSRNHASH 721    
                             3424 ; 1788 |//$FILENAME _hdsallocblockbuffer.src
                             3425 ; 1789 |#define RSRC_FUNCLET__HDSALLOCBLOCKBUFFER 722    
                             3426 ; 1790 |//$FILENAME _readsrn.src
                             3427 ; 1791 |#define RSRC_FUNCLET__READSRN 723    
                             3428 ; 1792 |//$FILENAME _hdsgetputchildblocknum.src
                             3429 ; 1793 |#define RSRC_FUNCLET__HDSGETPUTCHILDBLOCKNUM 724    
                             3430 ; 1794 |//$FILENAME _hdshashkeytoindex.src
                             3431 ; 1795 |#define RSRC_FUNCLET__HDSHASHKEYTOINDEX 725    
                             3432 ; 1796 |//$FILENAME _hdsslotwrite.src
                             3433 ; 1797 |#define RSRC_FUNCLET__HDSSLOTWRITE 726    
                             3434 ; 1798 |//$FILENAME _hdsinitslotenum.src
                             3435 ; 1799 |#define RSRC_FUNCLET__HDSINITSLOTENUM 727    
                             3436 ; 1800 |//$FILENAME drm_lst_close.src
                             3437 ; 1801 |#define RSRC_FUNCLET_DRM_LST_CLOSE 728    
                             3438 ; 1802 |//$FILENAME drm_lst_enumnext.src
                             3439 ; 1803 |#define RSRC_FUNCLET_DRM_LST_ENUMNEXT 729    
                             3440 ; 1804 |//$FILENAME drm_lst_enumdelete.src
                             3441 ; 1805 |#define RSRC_FUNCLET_DRM_LST_ENUMDELETE 730    
                             3442 ; 1806 |//$FILENAME _processextensions.src
                             3443 ; 1807 |#define RSRC_FUNCLET__PROCESSEXTENSIONS 731    
                             3444 ; 1808 |//$FILENAME _processidlist.src
                             3445 ; 1809 |#define RSRC_FUNCLET__PROCESSIDLIST 732    
                             3446 ; 1810 |//$FILENAME _processexclusions.src
                             3447 ; 1811 |#define RSRC_FUNCLET__PROCESSEXCLUSIONS 733    
                             3448 ; 1812 |//$FILENAME _processinclusions.src
                             3449 ; 1813 |#define RSRC_FUNCLET__PROCESSINCLUSIONS 734    
                             3450 ; 1814 |//$FILENAME drm_opl_processcopyoutputleveldata.src
                             3451 ; 1815 |#define RSRC_FUNCLET_DRM_OPL_PROCESSCOPYOUTPUTLEVELDATA 735    
                             3452 ; 1816 |//$FILENAME _getopllevel.src
                             3453 ; 1817 |#define RSRC_FUNCLET__GETOPLLEVEL 736    
                             3454 ; 1818 |//$FILENAME drm_opl_processplayoutputleveldata.src
                             3455 ; 1819 |#define RSRC_FUNCLET_DRM_OPL_PROCESSPLAYOUTPUTLEVELDATA 737    
                             3456 ; 1820 |//$FILENAME _updateattributetokeninslot.src
                             3457 ; 1821 |#define RSRC_FUNCLET__UPDATEATTRIBUTETOKENINSLOT 738    
                             3458 ; 1822 |//$FILENAME drm_sst_settokenvalue.src
                             3459 ; 1823 |#define RSRC_FUNCLET_DRM_SST_SETTOKENVALUE 739    
                             3460 ; 1824 |//$FILENAME drm_sst_createlicensestatepassword.src
                             3461 ; 1825 |#define RSRC_FUNCLET_DRM_SST_CREATELICENSESTATEPASSWORD 740    
                             3462 ; 1826 |//$FILENAME drm_utl_promoteansitounicode.src
                             3463 ; 1827 |#define RSRC_FUNCLET_DRM_UTL_PROMOTEANSITOUNICODE 741    
                             3464 ; 1828 |//$FILENAME drm_pk_symmetricsign.src
                             3465 ; 1829 |#define RSRC_FUNCLET_DRM_PK_SYMMETRICSIGN 742    
                             3466 ; 1830 |//$FILENAME drm_utl_getversionfromstring.src
                             3467 ; 1831 |#define RSRC_FUNCLET_DRM_UTL_GETVERSIONFROMSTRING 743    
                             3468 ; 1832 |//$FILENAME drm_utl_stringinsertblanksubstring.src
                             3469 ; 1833 |#define RSRC_FUNCLET_DRM_UTL_STRINGINSERTBLANKSUBSTRING 744    
                             3470 ; 1834 |//$FILENAME drm_utl_stringremovesubstring.src
                             3471 ; 1835 |#define RSRC_FUNCLET_DRM_UTL_STRINGREMOVESUBSTRING 745    
                             3472 ; 1836 |//$FILENAME drm_utl_dstrsearch.src
                             3473 ; 1837 |#define RSRC_FUNCLET_DRM_UTL_DSTRSEARCH 746    
                             3474 ; 1838 |//$FILENAME drm_utl_dstrsearchreverse.src
                             3475 ; 1839 |#define RSRC_FUNCLET_DRM_UTL_DSTRSEARCHREVERSE 747    
                             3476 ; 1840 |//$FILENAME drm_utl_stringtoguid.src
                             3477 ; 1841 |#define RSRC_FUNCLET_DRM_UTL_STRINGTOGUID 748    
                             3478 ; 1842 |//$FILENAME drm_utl_ensuredataalignment.src
                             3479 ; 1843 |#define RSRC_FUNCLET_DRM_UTL_ENSUREDATAALIGNMENT 749    
                             3480 ; 1844 |//$FILENAME overlappingdates.src
                             3481 ; 1845 |#define RSRC_FUNCLET_OVERLAPPINGDATES 750    
                             3482 ; 1846 |//$FILENAME drm_asd_parsev2license.src
                             3483 ; 1847 |#define RSRC_FUNCLET_DRM_ASD_PARSEV2LICENSE 751    
                             3484 ; 1848 |//$FILENAME neginfdate.src
                             3485 ; 1849 |#define RSRC_FUNCLET_NEGINFDATE 752    
                             3486 ; 1850 |//$FILENAME infdate.src
                             3487 ; 1851 |#define RSRC_FUNCLET_INFDATE 753    
                             3488 ; 1852 |//$FILENAME isexpired.src
                             3489 ; 1853 |#define RSRC_FUNCLET_ISEXPIRED 754    
                             3490 ; 1854 |//$FILENAME getsecstateattr.src
                             3491 ; 1855 |#define RSRC_FUNCLET_GETSECSTATEATTR 755    
                             3492 ; 1856 |//$FILENAME setexpirycategory.src
                             3493 ; 1857 |#define RSRC_FUNCLET_SETEXPIRYCATEGORY 756    
                             3494 ; 1858 |//$FILENAME getv2licenseinfo.src
                             3495 ; 1859 |#define RSRC_FUNCLET_GETV2LICENSEINFO 757    
                             3496 ; 1860 |//$FILENAME getnextlicense.src
                             3497 ; 1861 |#define RSRC_FUNCLET_GETNEXTLICENSE 758    
                             3498 ; 1862 |//$FILENAME aggregate.src
                             3499 ; 1863 |#define RSRC_FUNCLET_AGGREGATE 759    
                             3500 ; 1864 |//$FILENAME drm_asd_getlicenseaggregatedata.src
                             3501 ; 1865 |#define RSRC_FUNCLET_DRM_ASD_GETLICENSEAGGREGATEDATA 760    
                             3502 ; 1866 |//$FILENAME _scannodeforattributew.src
                             3503 ; 1867 |#define RSRC_FUNCLET__SCANNODEFORATTRIBUTEW 761    
                             3504 ; 1868 |//$FILENAME _getxmlnodecdataw.src
                             3505 ; 1869 |#define RSRC_FUNCLET__GETXMLNODECDATAW 762    
                             3506 ; 1870 |//$FILENAME drm_ddc_getdevicecertificate.src
                             3507 ; 1871 |#define RSRC_FUNCLET_DRM_DDC_GETDEVICECERTIFICATE 763    
                             3508 ; 1872 |//$FILENAME _createdevicestore.src
                             3509 ; 1873 |#define RSRC_FUNCLET__CREATEDEVICESTORE 764    
                             3510 ; 1874 |//$FILENAME _mapdrmerror.src
                             3511 ; 1875 |#define RSRC_FUNCLET__MAPDRMERROR 765    
                             3512 ; 1876 |//$FILENAME _comparemachineid.src
                             3513 ; 1877 |#define RSRC_FUNCLET__COMPAREMACHINEID 766    
                             3514 ; 1878 |//$FILENAME initmgrcontext.src
                             3515 ; 1879 |#define RSRC_FUNCLET_INITMGRCONTEXT 767    
                             3516 ; 1880 |//$FILENAME drm_mgr_setv2header.src
                             3517 ; 1881 |#define RSRC_FUNCLET_DRM_MGR_SETV2HEADER 768    
                             3518 ; 1882 |//$FILENAME drm_mgr_commit.src
                             3519 ; 1883 |#define RSRC_FUNCLET_DRM_MGR_COMMIT 769    
                             3520 ; 1884 |//$FILENAME drm_mgr_cleanuplicensestore.src
                             3521 ; 1885 |#define RSRC_FUNCLET_DRM_MGR_CLEANUPLICENSESTORE 770    
                             3522 ; 1886 |//$FILENAME januscleandatastore.src
                             3523 ; 1887 |#define RSRC_FUNCLET_JANUSCLEANDATASTORE 771    
                             3524 ; 1888 |//$FILENAME drm_mtr_openid.src
                             3525 ; 1889 |#define RSRC_FUNCLET_DRM_MTR_OPENID 772    
                             3526 ; 1890 |//$FILENAME drm_mtr_incrementcount.src
                             3527 ; 1891 |#define RSRC_FUNCLET_DRM_MTR_INCREMENTCOUNT 773    
                             3528 ; 1892 |//$FILENAME drm_mtr_closecontext.src
                             3529 ; 1893 |#define RSRC_FUNCLET_DRM_MTR_CLOSECONTEXT 774    
                             3530 ; 1894 |//$FILENAME oem_setendoffile.src
                             3531 ; 1895 |#define RSRC_FUNCLET_OEM_SETENDOFFILE 775    
                             3532 ; 1896 |//$FILENAME oem_genrandombytes.src
                             3533 ; 1897 |#define RSRC_FUNCLET_OEM_GENRANDOMBYTES 776    
                             3534 ; 1898 |//$FILENAME oem_getfallbacksigningkey.src
                             3535 ; 1899 |#define RSRC_FUNCLET_OEM_GETFALLBACKSIGNINGKEY 777    
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  15

M:ADDR CODE           CYCLES LINE SOURCELINE
                             3536 ; 1900 |//$FILENAME oem_getdevicecerttemplate.src
                             3537 ; 1901 |#define RSRC_FUNCLET_OEM_GETDEVICECERTTEMPLATE 778    
                             3538 ; 1902 |//$FILENAME oem_setdevicecert.src
                             3539 ; 1903 |#define RSRC_FUNCLET_OEM_SETDEVICECERT 779    
                             3540 ; 1904 |//$FILENAME oem_getclockresetstate.src
                             3541 ; 1905 |#define RSRC_FUNCLET_OEM_GETCLOCKRESETSTATE 780    
                             3542 ; 1906 |//$FILENAME oem_setclockresetstate.src
                             3543 ; 1907 |#define RSRC_FUNCLET_OEM_SETCLOCKRESETSTATE 781    
                             3544 ; 1908 |//$FILENAME oem_getuniqueid.src
                             3545 ; 1909 |#define RSRC_FUNCLET_OEM_GETUNIQUEID 782    
                             3546 ; 1910 |//$FILENAME oem_getdevicecert.src
                             3547 ; 1911 |#define RSRC_FUNCLET_OEM_GETDEVICECERT 783    
                             3548 ; 1912 |//$FILENAME drm_snc_openstore.src
                             3549 ; 1913 |#define RSRC_FUNCLET_DRM_SNC_OPENSTORE 784    
                             3550 ; 1914 |//$FILENAME drm_snc_closestore.src
                             3551 ; 1915 |#define RSRC_FUNCLET_DRM_SNC_CLOSESTORE 785    
                             3552 ; 1916 |//$FILENAME _setkidstoredata.src
                             3553 ; 1917 |#define RSRC_FUNCLET__SETKIDSTOREDATA 786    
                             3554 ; 1918 |//$FILENAME drm_snc_deletekid.src
                             3555 ; 1919 |#define RSRC_FUNCLET_DRM_SNC_DELETEKID 787    
                             3556 ; 1920 |//$FILENAME drm_snc_updatekid.src
                             3557 ; 1921 |#define RSRC_FUNCLET_DRM_SNC_UPDATEKID 788    
                             3558 ; 1922 |//$FILENAME drm_mgr_setv1header.src
                             3559 ; 1923 |#define RSRC_FUNCLET_DRM_MGR_SETV1HEADER 789    
                             3560 ; 1924 |//$FILENAME functiongetvalue_part1.src
                             3561 ; 1925 |#define RSRC_FUNCLET_FUNCTIONGETVALUE_PART1 790    
                             3562 ; 1926 |//$FILENAME functiongetvalue_fn_datediff.src
                             3563 ; 1927 |#define RSRC_FUNCLET_FUNCTIONGETVALUE_FN_DATEDIFF 791    
                             3564 ; 1928 |//$FILENAME _hdscreatenamespacestore.src
                             3565 ; 1929 |#define RSRC_FUNCLET__HDSCREATENAMESPACESTORE 792    
                             3566 ; 1930 |//$FILENAME drm_hds_createstore2.src
                             3567 ; 1931 |#define RSRC_FUNCLET_DRM_HDS_CREATESTORE2 793    
                             3568 ; 1932 |//$FILENAME drm_hds_openstore2.src
                             3569 ; 1933 |#define RSRC_FUNCLET_DRM_HDS_OPENSTORE2 794    
                             3570 ; 1934 |//$FILENAME _hdsprealloc.src
                             3571 ; 1935 |#define RSRC_FUNCLET__HDSPREALLOC 795    
                             3572 ; 1936 |//$FILENAME oem_systemtimetofiletime.src
                             3573 ; 1937 |#define RSRC_FUNCLET_OEM_SYSTEMTIMETOFILETIME 796    
                             3574 ; 1938 |//$FILENAME oem_filetimetosystemtime.src
                             3575 ; 1939 |#define RSRC_FUNCLET_OEM_FILETIMETOSYSTEMTIME 797    
                             3576 ; 1940 |//$FILENAME gendevicecertificate.src
                             3577 ; 1941 |#define RSRC_FUNCLET_GENDEVICECERTIFICATE 798    
                             3578 ; 1942 |//$FILENAME drmcrt_memmove_mem.src
                             3579 ; 1943 |#define RSRC_FUNCLET_DRMCRT_MEMMOVE_MEM 799    
                             3580 ; 1944 |//$FILENAME copyhdsdtore.src
                             3581 ; 1945 |#define RSRC_FUNCLET_COPYHDSDTORE 800    
                             3582 ; 1946 |//$FILENAME generatedevicecert.src
                             3583 ; 1947 |#define RSRC_FUNCLET_GENERATEDEVICECERT 801    
                             3584 ; 1948 |//$FILENAME oem_getdevicedatetime.src
                             3585 ; 1949 |#define RSRC_FUNCLET_OEM_GETDEVICEDATETIME 802    
                             3586 ; 1950 |//$FILENAME drm_mtr_updatedata.src
                             3587 ; 1951 |#define RSRC_FUNCLET_DRM_MTR_UPDATEDATA 803    
                             3588 ; 1952 |//$FILENAME _hdsupdatesrn.src
                             3589 ; 1953 |#define RSRC_FUNCLET__HDSUPDATESRN 804    
                             3590 ; 1954 |//$FILENAME drm_b64_decodew_inplace.src
                             3591 ; 1955 |#define RSRC_FUNCLET_DRM_B64_DECODEW_INPLACE 805    
                             3592 ; 1956 |//$FILENAME _checksecureclock.src
                             3593 ; 1957 |#define RSRC_FUNCLET__CHECKSECURECLOCK 806    
                             3594 ; 1958 |//$FILENAME _preparesecureclockdataforwriting.src
                             3595 ; 1959 |#define RSRC_FUNCLET__PREPARESECURECLOCKDATAFORWRITING 807    
                             3596 ; 1960 |//$FILENAME _preparesecureclockdataforreading.src
                             3597 ; 1961 |#define RSRC_FUNCLET__PREPARESECURECLOCKDATAFORREADING 808    
                             3598 ; 1962 |//$FILENAME drm_sst_closelockedslot.src
                             3599 ; 1963 |#define RSRC_FUNCLET_DRM_SST_CLOSELOCKEDSLOT 809    
                             3600 ; 1964 |//$FILENAME variablesecuretimegetorset.src
                             3601 ; 1965 |#define RSRC_FUNCLET_VARIABLESECURETIMEGETORSET 810    
                             3602 ; 1966 |//$FILENAME strtol.src
                             3603 ; 1967 |#define RSRC_FUNCLET_STRTOL 811    
                             3604 ; 1968 |//$FILENAME mktime.src
                             3605 ; 1969 |#define RSRC_FUNCLET_MKTIME 812    
                             3606 ; 1970 |//$FILENAME gmtime.src
                             3607 ; 1971 |#define RSRC_FUNCLET_GMTIME 813    
                             3608 ; 1972 |//$FILENAME localtime.src
                             3609 ; 1973 |#define RSRC_FUNCLET_LOCALTIME 814    
                             3610 ; 1974 |//$FILENAME _struct_tm_to_systemtime.src
                             3611 ; 1975 |#define RSRC_FUNCLET__STRUCT_TM_TO_SYSTEMTIME 815    
                             3612 ; 1976 |//$FILENAME _systemtime_to_struct_tm.src
                             3613 ; 1977 |#define RSRC_FUNCLET__SYSTEMTIME_TO_STRUCT_TM 816    
                             3614 ; 1978 |//$FILENAME _systemtimetotime_t.src
                             3615 ; 1979 |#define RSRC_FUNCLET__SYSTEMTIMETOTIME_T 817    
                             3616 ; 1980 |//$FILENAME oem_setsystemtime.src
                             3617 ; 1981 |#define RSRC_FUNCLET_OEM_SETSYSTEMTIME 818    
                             3618 ; 1982 |//$FILENAME const_pkcrypto.src
                             3619 ; 1983 |#define RSRC_CONST_PKCRYPTO 819    
                             3620 ; 1984 |//$FILENAME const_y.src
                             3621 ; 1985 |#define RSRC_CONST_Y 820    
                             3622 ; 1986 |//$FILENAME aes_dec_table.src
                             3623 ; 1987 |#define RSRC_AES_DEC_TABLE 821    
                             3624 ; 1988 |//$FILENAME aes_key_table.src
                             3625 ; 1989 |#define RSRC_AES_KEY_TABLE 822    
                             3626 ; 1990 |//$FILENAME aes_enc_table.src
                             3627 ; 1991 |#define RSRC_AES_ENC_TABLE 823    
                             3628 ; 1992 |//$FILENAME device_cert.src
                             3629 ; 1993 |#define RSRC_DEVCERT 824    
                             3630 ; 1994 |//$FILENAME devcert_template.src
                             3631 ; 1995 |#define RSRC_DEVCERT_TEMPLATE 825    
                             3632 ; 1996 |//$FILENAME getbase64decodedkey.src
                             3633 ; 1997 |#define RSRC_FUNCLET_GETBASE64DECODEDKEY 826    
                             3634 ; 1998 |//$FILENAME _initslot.src
                             3635 ; 1999 |#define RSRC_FUNCLET__INITSLOT 827    
                             3636 ; 2000 |//$FILENAME hdsimplcommon.src
                             3637 ; 2001 |#define RSRC_HDSIMPLCOMMON_P 828    
                             3638 ; 2002 |//$FILENAME hdsimpl_p.src
                             3639 ; 2003 |#define RSRC_HDSIMPL_P 829    
                             3640 ; 2004 |
                             3641 ; 2005 |
                             3642 ; 2006 |//////////////////////////////////////////////////////////////////////////////////
                             3643 ; 2007 |//pkcrypto Related
                             3644 ; 2008 |//////////////////////////////////////////////////////////////////////////////////
                             3645 ; 2009 |//$FILENAME two_adic_inverse.src
                             3646 ; 2010 |#define RSRC_FUNCLET_TWO_ADIC_INVERSE 830    
                             3647 ; 2011 |//$FILENAME mp_shift.src
                             3648 ; 2012 |#define RSRC_FUNCLET_MP_SHIFT 831    
                             3649 ; 2013 |//$FILENAME mp_significant_bit_count.src
                             3650 ; 2014 |#define RSRC_FUNCLET_MP_SIGNIFICANT_BIT_COUNT 832    
                             3651 ; 2015 |//$FILENAME set_immediate.src
                             3652 ; 2016 |#define RSRC_FUNCLET_SET_IMMEDIATE 833    
                             3653 ; 2017 |//$FILENAME multiply_immediate.src
                             3654 ; 2018 |#define RSRC_FUNCLET_MULTIPLY_IMMEDIATE 834    
                             3655 ; 2019 |//$FILENAME multiply.src
                             3656 ; 2020 |#define RSRC_FUNCLET_MULTIPLY 835    
                             3657 ; 2021 |//$FILENAME divide_precondition_1.src
                             3658 ; 2022 |#define RSRC_FUNCLET_DIVIDE_PRECONDITION_1 836    
                             3659 ; 2023 |//$FILENAME divide_immediate.src
                             3660 ; 2024 |#define RSRC_FUNCLET_DIVIDE_IMMEDIATE 837    
                             3661 ; 2025 |//$FILENAME ecaffine_exponentiation_tabular.src
                             3662 ; 2026 |#define RSRC_FUNCLET_ECAFFINE_EXPONENTIATION_TABULAR 838    
                             3663 ; 2027 |//$FILENAME ecaffine_table_construction.src
                             3664 ; 2028 |#define RSRC_FUNCLET_ECAFFINE_TABLE_CONSTRUCTION 839    
                             3665 ; 2029 |//$FILENAME ecproj5_to_ecaffine.src
                             3666 ; 2030 |#define RSRC_FUNCLET_ECPROJ5_TO_ECAFFINE 840    
                             3667 ; 2031 |//$FILENAME ecproj5_set_infinite.src
                             3668 ; 2032 |#define RSRC_FUNCLET_ECPROJ5_SET_INFINITE 841    
                             3669 ; 2033 |//$FILENAME ecaffine_on_curve.src
                             3670 ; 2034 |#define RSRC_FUNCLET_ECAFFINE_ON_CURVE 842    
                             3671 ; 2035 |//$FILENAME ecaffine_addition.src
                             3672 ; 2036 |#define RSRC_FUNCLET_ECAFFINE_ADDITION 843    
                             3673 ; 2037 |//$FILENAME ecaffine_addition_subtraction.src
                             3674 ; 2038 |#define RSRC_FUNCLET_ECAFFINE_ADDITION_SUBTRACTION 844    
                             3675 ; 2039 |//$FILENAME ecaffine_attributes2.src
                             3676 ; 2040 |#define RSRC_FUNCLET_ECAFFINE_ATTRIBUTES2 845    
                             3677 ; 2041 |//$FILENAME kfdesc_initialize.src
                             3678 ; 2042 |#define RSRC_FUNCLET_KFDESC_INITIALIZE 846    
                             3679 ; 2043 |//$FILENAME kimmediate.src
                             3680 ; 2044 |#define RSRC_FUNCLET_KIMMEDIATE 847    
                             3681 ; 2045 |//$FILENAME kprime_immediater.src
                             3682 ; 2046 |#define RSRC_FUNCLET_KPRIME_IMMEDIATER 848    
                             3683 ; 2047 |//$FILENAME kprime_sqrter.src
                             3684 ; 2048 |#define RSRC_FUNCLET_KPRIME_SQRTER 849    
                             3685 ; 2049 |//$FILENAME kinitialize_prime.src
                             3686 ; 2050 |#define RSRC_FUNCLET_KINITIALIZE_PRIME 850    
                             3687 ; 2051 |//$FILENAME mod_lucasuv.src
                             3688 ; 2052 |#define RSRC_FUNCLET_MOD_LUCASUV 851    
                             3689 ; 2053 |//$FILENAME mod_lucas.src
                             3690 ; 2054 |#define RSRC_FUNCLET_MOD_LUCAS 852    
                             3691 ; 2055 |//$FILENAME bucket_multiply.src
                             3692 ; 2056 |#define RSRC_FUNCLET_BUCKET_MULTIPLY 853    
                             3693 ; 2057 |//$FILENAME mod_exp2000.src
                             3694 ; 2058 |#define RSRC_FUNCLET_MOD_EXP2000 854    
                             3695 ; 2059 |//$FILENAME mod_exp.src
                             3696 ; 2060 |#define RSRC_FUNCLET_MOD_EXP 855    
                             3697 ; 2061 |//$FILENAME modmul_choices1.src
                             3698 ; 2062 |#define RSRC_FUNCLET_MODMUL_CHOICES1 856    
                             3699 ; 2063 |//$FILENAME mod_sqrt.src
                             3700 ; 2064 |#define RSRC_FUNCLET_MOD_SQRT 857    
                             3701 ; 2065 |//$FILENAME create_modulus.src
                             3702 ; 2066 |#define RSRC_FUNCLET_CREATE_MODULUS 858    
                             3703 ; 2067 |//$FILENAME from_modular.src
                             3704 ; 2068 |#define RSRC_FUNCLET_FROM_MODULAR 859    
                             3705 ; 2069 |//$FILENAME add_immediate.src
                             3706 ; 2070 |#define RSRC_FUNCLET_ADD_IMMEDIATE 860    
                             3707 ; 2071 |//$FILENAME add_diff.src
                             3708 ; 2072 |#define RSRC_FUNCLET_ADD_DIFF 861    
                             3709 ; 2073 |//$FILENAME add_full.src
                             3710 ; 2074 |#define RSRC_FUNCLET_ADD_FULL 862    
                             3711 ; 2075 |//$FILENAME compare_sum_same.src
                             3712 ; 2076 |#define RSRC_FUNCLET_COMPARE_SUM_SAME 863    
                             3713 ; 2077 |//$FILENAME sub_immediate.src
                             3714 ; 2078 |#define RSRC_FUNCLET_SUB_IMMEDIATE 864    
                             3715 ; 2079 |//$FILENAME mp_initialization.src
                             3716 ; 2080 |#define RSRC_FUNCLET_MP_INITIALIZATION 865    
                             3717 ; 2081 |//$FILENAME new_random_bytes.src
                             3718 ; 2082 |#define RSRC_FUNCLET_NEW_RANDOM_BYTES 866    
                             3719 ; 2083 |//$FILENAME new_random_dword_interval.src
                             3720 ; 2084 |#define RSRC_FUNCLET_NEW_RANDOM_DWORD_INTERVAL 867    
                             3721 ; 2085 |//$FILENAME new_random_digit_interval.src
                             3722 ; 2086 |#define RSRC_FUNCLET_NEW_RANDOM_DIGIT_INTERVAL 868    
                             3723 ; 2087 |//$FILENAME new_random_mod.src
                             3724 ; 2088 |#define RSRC_FUNCLET_NEW_RANDOM_MOD 869    
                             3725 ; 2089 |//$FILENAME new_random_mod_nonzero.src
                             3726 ; 2090 |#define RSRC_FUNCLET_NEW_RANDOM_MOD_NONZERO 870    
                             3727 ; 2091 |//$FILENAME new_random_digits.src
                             3728 ; 2092 |#define RSRC_FUNCLET_NEW_RANDOM_DIGITS 871    
                             3729 ; 2093 |//$FILENAME words_to_ecaffine.src
                             3730 ; 2094 |#define RSRC_FUNCLET_WORDS_TO_ECAFFINE 872    
                             3731 ; 2095 |//$FILENAME ecaffine_to_dwords.src
                             3732 ; 2096 |#define RSRC_FUNCLET_ECAFFINE_TO_DWORDS 873    
                             3733 ; 2097 |//$FILENAME _threadunsafepkinit.src
                             3734 ; 2098 |#define RSRC_FUNCLET__THREADUNSAFEPKINIT 874    
                             3735 ; 2099 |//$FILENAME pkinit.src
                             3736 ; 2100 |#define RSRC_FUNCLET_PKINIT 875    
                             3737 ; 2101 |//$FILENAME drm_pk_genkeypair.src
                             3738 ; 2102 |#define RSRC_FUNCLET_DRM_PK_GENKEYPAIR 876    
                             3739 ; 2103 |//$FILENAME drm_pk_encrypt.src
                             3740 ; 2104 |#define RSRC_FUNCLET_DRM_PK_ENCRYPT 877    
                             3741 ; 2105 |//$FILENAME drm_pk_decrypt.src
                             3742 ; 2106 |#define RSRC_FUNCLET_DRM_PK_DECRYPT 878    
                             3743 ; 2107 |//$FILENAME byte_array_mod_bignum.src
                             3744 ; 2108 |#define RSRC_FUNCLET_BYTE_ARRAY_MOD_BIGNUM 879    
                             3745 ; 2109 |//$FILENAME fe2ipmod.src
                             3746 ; 2110 |#define RSRC_FUNCLET_FE2IPMOD 880    
                             3747 ; 2111 |//$FILENAME drm_pk_sign.src
                             3748 ; 2112 |#define RSRC_FUNCLET_DRM_PK_SIGN 881    
                             3749 ; 2113 |//$FILENAME drm_pk_verify.src
                             3750 ; 2114 |#define RSRC_FUNCLET_DRM_PK_VERIFY 882    
                             3751 ; 2115 |//$FILENAME random_bytes.src
                             3752 ; 2116 |#define RSRC_FUNCLET_RANDOM_BYTES 883    
                             3753 ; 2117 |//$FILENAME mp_gcdex.src
                             3754 ; 2118 |#define RSRC_FUNCLET_MP_GCDEX 884    
                             3755 ; 2119 |//$FILENAME mp_gcdex_split1.src
                             3756 ; 2120 |#define RSRC_FUNCLET_MP_GCDEX_SPLIT1 885    
                             3757 ; 2121 |//$FILENAME pkcrypto_p.src
                             3758 ; 2122 |#define RSRC_PKCRYPTO_P 886    
                             3759 ; 2123 |//$FILENAME pkcrypto_ovl_p.src
                             3760 ; 2124 |#define RSRC_PKCRYPTO_OVL_P 887    
                             3761 ; 2125 |//$FILENAME del_all_warning_line2.src
                             3762 ; 2126 |#define RSRC_WARNING_MSG_ALL_LINE2 888    
                             3763 ; 2127 |//$FILENAME del_all_file_star.src
                             3764 ; 2128 |#define RSRC_FILE_DELETE_STAR 889    
                             3765 ; 2129 |//$FILENAME string_voice_menu_delete_all.src
                             3766 ; 2130 |#define RSRC_STRING_VOICE_MENU_DELETE_ALL 890    
                             3767 ; 2131 |//$FILENAME Funclet_Init5VSense.src
                             3768 ; 2132 |#define RSRC_FUNCLET_INIT5VSENSE 891    
                             3769 ; 2133 |//$FILENAME Funclet_UpdateDCDCDutyCycle.src
                             3770 ; 2134 |#define RSRC_FUNCLET_UPDATEDCDCDUTYCYCLE 892    
                             3771 ; 2135 |//$FILENAME Funclet_changeplayset.src
                             3772 ; 2136 |#define RSRC_FUNCLET_CHANGE_PLAYSET 893    
                             3773 ; 2137 |
                             3774 ; 2138 |//$FILENAME Funclet_mmctesterase.src
                             3775 ; 2139 |#define RSRC_FUNCLET_MMC_TEST_ERASE 894    
                             3776 ; 2140 |//$FILENAME Funclet_mmchalinit.src
                             3777 ; 2141 |#define RSRC_FUNCLET_MMC_HALINIT 895    
                             3778 ; 2142 |
                             3779 ; 2143 |
                             3780 ; 2144 |// Added to allow rechargeable battery configurations to build
                             3781 ; 2145 |//$FILENAME battery_charging.src
                             3782 ; 2146 |#define RSRC_BATTERY_CHARGING 896    
                             3783 ; 2147 |//$FILENAME batterychargecodebank.src
                             3784 ; 2148 |#define RSRC_BATTERY_CHARGE_CODEBANK 897    
                             3785 ; 2149 |//$FILENAME updatevolume.src
                             3786 ; 2150 |#define RSRC_FUNCLET_SYSUPDATEVOLUME 898    
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  16

M:ADDR CODE           CYCLES LINE SOURCELINE
                             3787 ; 2151 |//$FILENAME Funclet_TestSkipCheckDisk.src
                             3788 ; 2152 |#define RSRC_FUNCLET_TESTSKIPCHECKDISK 899    
                             3789 ; 2153 |//$FILENAME Funclet_DisableStmpGeneratedMicBias.src
                             3790 ; 2154 |#define RSRC_FUNCLET_DISABLE_STMP_GENERATED_MICBIAS 900    
                             3791 ; 2155 |//$FILENAME Funclet_EnableStmpGeneratedMicBias.src
                             3792 ; 2156 |#define RSRC_FUNCLET_ENABLE_STMP_GENERATED_MICBIAS 901    
                             3793 ; 2157 |//$FILENAME Funclet_SetSkipCheckDisk.src
                             3794 ; 2158 |#define RSRC_FUNCLET_SETSKIPCHECKDISK 902    
                             3795 ; 2159 |//$FILENAME drm_expr_evaluateexpression_no_more_tokens.src
                             3796 ; 2160 |#define RSRC_FUNCLET_DRM_EXPR_EVALUATEEXPRESSION_NO_MORE_TOKENS 903    
                             3797 ; 2161 |//$FILENAME _iscachedevent.src
                             3798 ; 2162 |#define RSRC_FUNCLET__ISCACHEDEVENT 904    
                             3799 ; 2163 |//$FILENAME setcountedexpirycategory.src
                             3800 ; 2164 |#define RSRC_FUNCLET_SETCOUNTEDEXPIRYCATEGORY 905    
                             3801 ; 2165 |//$FILENAME oem_data.src
                             3802 ; 2166 |#define RSRC_OEM_DATA 906    
                             3803 ; 2167 |//$FILENAME gpk_p.src
                             3804 ; 2168 |#define RSRC_GPK_P 907    
                             3805 ; 2169 |//$FILENAME key_data.src
                             3806 ; 2170 |#define RSRC_KEY_DATA 908    
                             3807 ; 2171 |//$FILENAME string_arial_8_defragmenting_store.src
                             3808 ; 2172 |#define RSRC_DEFRAGMENT_STORE_STRING 909    
                             3809 ; 2173 |//$FILENAME string_working.src
                             3810 ; 2174 |#define RSRC_STRING_WORKING 910    
                             3811 ; 2175 |//$FILENAME Funclet_loadusertime.src
                             3812 ; 2176 |#define RSRC_FUNCLET_LOADUSERTIME 911    
                             3813 ; 2177 |//$FILENAME Funclet_saveusertime.src
                             3814 ; 2178 |#define RSRC_FUNCLET_SAVEUSERTIME 912    
                             3815 ; 2179 |
                             3816 ; 2180 |//$FILENAME Funclet_SysLRADCBrownoutInit.src
                             3817 ; 2181 |#define RSRC_FUNCLET_SYSLRADCBROWNOUTINIT 913    
                             3818 ; 2182 |//$FILENAME Funclet_SysBatteryGetLevel.src
                             3819 ; 2183 |#define RSRC_FUNCLET_SYSBATTERYGETLEVEL 914    
                             3820 ; 2184 |
                             3821 ; 2185 |////////////////////////////////////////////////////////////////////////////////////////////////////
                             3822 ; 2186 |// Audible ACELP Resources
                             3823 ; 2187 |////////////////////////////////////////////////////////////////////////////////////////////////////
                             3824 ; 2188 |//$FILENAME AudibleAcelpDec.src
                             3825 ; 2189 |#define RSRC_AUDIBLE_ACELPDEC_CODE 915    
                             3826 ; 2190 |//$FILENAME AudibleAcelpP.src
                             3827 ; 2191 |#define RSRC_AUDIBLE_ACELP_CODE_P 916    
                             3828 ; 2192 |//$FILENAME AudibleAcelpX.src
                             3829 ; 2193 |#define RSRC_AUDIBLE_ACELP_DATA_X 917    
                             3830 ; 2194 |//$FILENAME AudibleAcelpY.src
                             3831 ; 2195 |#define RSRC_AUDIBLE_ACELP_DATA_Y 918    
                             3832 ; 2196 |
                             3833 ; 2197 |//$FILENAME AudibleDecMod.src
                             3834 ; 2198 |#define RSRC_AUDIBLE_DECMOD_CODE 919    
                             3835 ; 2199 |//$FILENAME audiblemp3p.src
                             3836 ; 2200 |#define RSRC_AUDIBLE_MP3P_CODE 920    
                             3837 ; 2201 |//$FILENAME audiblemp3x.src
                             3838 ; 2202 |#define RSRC_AUDIBLE_MP3X_CODE 921    
                             3839 ; 2203 |//$FILENAME audiblemp3y.src
                             3840 ; 2204 |#define RSRC_AUDIBLE_MP3Y_CODE 922    
                             3841 ; 2205 |
                             3842 ; 2206 |//$FILENAME audiblemetadata_p.src
                             3843 ; 2207 |#define RSRC_AUDIBLE_METADATA_P 923    
                             3844 ; 2208 |//$FILENAME audiblemetadata_y.src
                             3845 ; 2209 |#define RSRC_AUDIBLE_METADATA_Y 924    
                             3846 ; 2210 |//$FILENAME audiblesongposition_p.src
                             3847 ; 2211 |#define RSRC_AUDIBLE_SONG_POSITION_P 925    
                             3848 ; 2212 |//$FILENAME audibletargetcheck_p.src
                             3849 ; 2213 |#define RSRC_AUDIBLE_TARGET_CHECK_P 926    
                             3850 ; 2214 |//$FILENAME audiblefillfileinfo_p.src
                             3851 ; 2215 |#define RSRC_AUDIBLE_FILLFILEINFO_P 927    
                             3852 ; 2216 |//$FILENAME audibledsa_p.src
                             3853 ; 2217 |#define RSRC_AUDIBLE_DSA_P 928    
                             3854 ; 2218 |//$FILENAME audiblefillmetadata_p.src
                             3855 ; 2219 |#define RSRC_AUDIBLE_FILLMETADATA_P 929    
                             3856 ; 2220 |//$FILENAME audiblemetastrings_p.src
                             3857 ; 2221 |#define RSRC_AUDIBLE_METASTRINGS_P 930    
                             3858 ; 2222 |//$FILENAME aaactivationrecords_p.src
                             3859 ; 2223 |#define RSRC_AUDIBLE_ACTIVATION_P 931    
                             3860 ; 2224 |
                             3861 ; 2225 |////////////////////////////////////////////////////////////////////////////////////////////////////
                             3862 ; 2226 |// Effects and SRS Resources
                             3863 ; 2227 |////////////////////////////////////////////////////////////////////////////////////////////////////
                             3864 ; 2228 |//$FILENAME srs_effectsmodules_p.src
                             3865 ; 2229 |#define RSRC_SRS_EFFECTS_MODULES_P 932    
                             3866 ; 2230 |//$FILENAME srs_effectsmodules_x.src
                             3867 ; 2231 |#define RSRC_SRS_EFFECTS_MODULES_X 933    
                             3868 ; 2232 |//$FILENAME wowctrl.src
                             3869 ; 2233 |#define RSRC_WOW_CTRL 934    
                             3870 ; 2234 |
                             3871 ; 2235 |//$FILENAME wowmenu.src
                             3872 ; 2236 |#define RSRC_WOW_MENU_CODE_BANK 935    
                             3873 ; 2237 |//$FILENAME string_wowbrightness_menu.src
                             3874 ; 2238 |#define RSRC_STRING_WOW_BRIGHTNESS 936    
                             3875 ; 2239 |//$FILENAME string_wow_menu.src
                             3876 ; 2240 |#define RSRC_STRING_WOW_MENU 937    
                             3877 ; 2241 |//$FILENAME string_wowtrubass_menu.src
                             3878 ; 2242 |#define RSRC_STRING_WOW_TRUBASS 938    
                             3879 ; 2243 |//$FILENAME string_wowvolume_menu.src
                             3880 ; 2244 |#define RSRC_STRING_WOW_VOLUME 939    
                             3881 ; 2245 |//$FILENAME string_wowbrightness_low_menu.src
                             3882 ; 2246 |#define RSRC_STRING_WOW_BRIGHT_LOW 940    
                             3883 ; 2247 |//$FILENAME string_wowbrightness_mid_menu.src
                             3884 ; 2248 |#define RSRC_STRING_WOW_BRIGHT_MID 941    
                             3885 ; 2249 |//$FILENAME string_wowbrightness_high_menu.src
                             3886 ; 2250 |#define RSRC_STRING_WOW_BRIGHT_HIGH 942    
                             3887 ; 2251 |//$FILENAME wow_icon.src
                             3888 ; 2252 |#define RSRC_WOW_ICON 943    
                             3889 ; 2253 |
                             3890 ; 2254 |//$FILENAME wow16k.src
                             3891 ; 2255 |#define RSRC_WOW16K 944    
                             3892 ; 2256 |//$FILENAME wow32k.src
                             3893 ; 2257 |#define RSRC_WOW32K 945    
                             3894 ; 2258 |//$FILENAME wow8k.src
                             3895 ; 2259 |#define RSRC_WOW8K 946    
                             3896 ; 2260 |//$FILENAME wow11k.src
                             3897 ; 2261 |#define RSRC_WOW11K 947    
                             3898 ; 2262 |//$FILENAME wow22k.src
                             3899 ; 2263 |#define RSRC_WOW22K 948    
                             3900 ; 2264 |//$FILENAME wow24k.src
                             3901 ; 2265 |#define RSRC_WOW24K 949    
                             3902 ; 2266 |//$FILENAME wow44k.src
                             3903 ; 2267 |#define RSRC_WOW44K 950    
                             3904 ; 2268 |//$FILENAME wow48k.src
                             3905 ; 2269 |#define RSRC_WOW48K 951    
                             3906 ; 2270 |
                             3907 ; 2271 |//$FILENAME wow16k_Y.src
                             3908 ; 2272 |#define RSRC_WOW16K_Y 952    
                             3909 ; 2273 |//$FILENAME wow32k_Y.src
                             3910 ; 2274 |#define RSRC_WOW32K_Y 953    
                             3911 ; 2275 |//$FILENAME wow8k_Y.src
                             3912 ; 2276 |#define RSRC_WOW8K_Y 954    
                             3913 ; 2277 |//$FILENAME wow11k_Y.src
                             3914 ; 2278 |#define RSRC_WOW11K_Y 955    
                             3915 ; 2279 |//$FILENAME wow22k_Y.src
                             3916 ; 2280 |#define RSRC_WOW22K_Y 956    
                             3917 ; 2281 |//$FILENAME wow24k_Y.src
                             3918 ; 2282 |#define RSRC_WOW24K_Y 957    
                             3919 ; 2283 |//$FILENAME wow44k_Y.src
                             3920 ; 2284 |#define RSRC_WOW44K_Y 958    
                             3921 ; 2285 |//$FILENAME wow48k_Y.src
                             3922 ; 2286 |#define RSRC_WOW48K_Y 959    
                             3923 ; 2287 |
                             3924 ; 2288 |/////////////////////////////////////////////////////////////////////////////////////////////////////
                             3925 ; 2289 |// Audible Section Navigation
                             3926 ; 2290 |/////////////////////////////////////////////////////////////////////////////////////////////////////
                             3927 ; 2291 |//$FILENAME audible_secnav.src
                             3928 ; 2292 |#define RSRC_AUDIBLE_SECNAV_ICON 960    
                             3929 ; 2293 |
                             3930 ; 2294 |////////////////////////////////////////////////////////////////////////////////////////////////////
                             3931 ; 2295 |// PLAYLIST3 and Music Library
                             3932 ; 2296 |////////////////////////////////////////////////////////////////////////////////////////////////////
                             3933 ; 2297 |
                             3934 ; 2298 |//$FILENAME build_ml.src
                             3935 ; 2299 |#define RSRC_BUILD_ML 961    
                             3936 ; 2300 |//$FILENAME build_ml_warning.src
                             3937 ; 2301 |#define RSRC_BUILD_ML_WARNING 962    
                             3938 ; 2302 |//$FILENAME build_ml_warning2.src
                             3939 ; 2303 |#define RSRC_BUILD_ML_WARNING2 963    
                             3940 ; 2304 |//$FILENAME build_flash1.src
                             3941 ; 2305 |#define RSRC_BUILD_FLASH1 964    
                             3942 ; 2306 |//$FILENAME build_flash2.src
                             3943 ; 2307 |#define RSRC_BUILD_FLASH2 965    
                             3944 ; 2308 |//$FILENAME build_flash3.src
                             3945 ; 2309 |#define RSRC_BUILD_FLASH3 966    
                             3946 ; 2310 |//$FILENAME build_sd1.src
                             3947 ; 2311 |#define RSRC_BUILD_SD1 967    
                             3948 ; 2312 |//$FILENAME build_sd2.src
                             3949 ; 2313 |#define RSRC_BUILD_SD2 968    
                             3950 ; 2314 |//$FILENAME build_sd3.src
                             3951 ; 2315 |#define RSRC_BUILD_SD3 969    
                             3952 ; 2316 |//$FILENAME build_newmusic.src
                             3953 ; 2317 |#define RSRC_BUILD_NEWMUSIC 970    
                             3954 ; 2318 |//$FILENAME sdmd.src
                             3955 ; 2319 |#define RSRC_SDMD_MENU_CODE_BANK 971    
                             3956 ; 2320 |//$FILENAME musiclib_build_function_sec.src
                             3957 ; 2321 |#define RSRC_MUSICLIB_BUILD_FUNCTION_SEC 972    
                             3958 ; 2322 |//$FILENAME musiclib_build_function_flush.src
                             3959 ; 2323 |#define RSRC_MUSICLIB_BUILD_FUNCTION_FLUSH 973    
                             3960 ; 2324 |//$FILENAME MusicLibBuildModule.src
                             3961 ; 2325 |#define RSRC_MUSICLIB_BUILD_MODULE 974    
                             3962 ; 2326 |//$FILENAME MusicLibBuildGenreTable.src
                             3963 ; 2327 |#define RSRC_MUSICLIB_BUILD_GENRE_TABLE 975    
                             3964 ; 2328 |//$FILENAME MusicLibBuildFlushMem.src
                             3965 ; 2329 |#define RSRC_MUSICLIB_BUILD_FLUSH_MEM 976    
                             3966 ; 2330 |//$FILENAME MusicLibBrowseModule.src
                             3967 ; 2331 |#define RSRC_MUSICLIB_BROWSE_MODULE 977    
                             3968 ; 2332 |//$FILENAME MusicLibPlayModule.src
                             3969 ; 2333 |#define RSRC_MUSICLIB_PLAY_MODULE 978    
                             3970 ; 2334 |//$FILENAME MusicLibPlayAllNextModule.src
                             3971 ; 2335 |#define RSRC_MUSICLIB_PLAYALLNEXT_MODULE 979    
                             3972 ; 2336 |//$FILENAME MusicLibPlayAllPrevModule.src
                             3973 ; 2337 |#define RSRC_MUSICLIB_PLAYALLPREV_MODULE 980    
                             3974 ; 2338 |//$FILENAME MusicLibShuffleModule.src
                             3975 ; 2339 |#define RSRC_MUSICLIB_SHUFFLE_MODULE 981    
                             3976 ; 2340 |//$FILENAME Funclet_write_detection_access.src
                             3977 ; 2341 |#define RSRC_FUNCLET_WRITE_DETECTION_ACCESS 982    
                             3978 ; 2342 |//$FILENAME Funclet_LOCAL_GetLvlOneItem_info.src
                             3979 ; 2343 |#define RSRC_FUNCLET_LOCAL_GET_LVL_ONE_ITEM_INFO 983    
                             3980 ; 2344 |//$FILENAME Funclet_LOCAL_GetFlashAssociatedList_info.src
                             3981 ; 2345 |#define RSRC_FUNCLET_LOCAL_GET_FLASH_ASSOCIATED_LIST_INFO 984    
                             3982 ; 2346 |//$FILENAME Funclet_ML_ResumePlayState.src
                             3983 ; 2347 |#define RSRC_FUNCLET_ML_RESUMEPLAYSTATE 985    
                             3984 ; 2348 |//$FILENAME Funclet_ML_UpdateOnTheGo.src
                             3985 ; 2349 |#define RSRC_FUNCLET_ML_UPDATE_ON_THE_GO 986    
                             3986 ; 2350 |//$FILENAME Funclet_ML_ChOnTheGo.src
                             3987 ; 2351 |#define RSRC_FUNCLET_ML_CH_ON_THE_GO 987    
                             3988 ; 2352 |//$FILENAME Funclet_ML_LoadOnTheGo.src
                             3989 ; 2353 |#define RSRC_FUNCLET_ML_LOAD_ON_THE_GO 988    
                             3990 ; 2354 |//$FILENAME Funclet_Build_InitandUseCache.src
                             3991 ; 2355 |#define RSRC_FUNCLET_BUILD_INIT_AND_USE_CACHE 989    
                             3992 ; 2356 |//$FILENAME Funclet_Build_FlushAndCloseCache.src
                             3993 ; 2357 |#define RSRC_FUNCLET_BUILD_FLUSH_AND_CLOSE_CACHE 990    
                             3994 ; 2358 |//$FILENAME Funclet_ML_movePointerBackward.src
                             3995 ; 2359 |#define RSRC_FUNCLET_ML_MOVE_POINTER_BACKWARD 991    
                             3996 ; 2360 |//$FILENAME Funclet_ML_findLastItemPointer.src
                             3997 ; 2361 |#define RSRC_FUNCLET_ML_FIND_LAST_ITEM_POINTER 992    
                             3998 ; 2362 |//$FILENAME Funclet_ML_startShuffle.src
                             3999 ; 2363 |#define RSRC_FUNCLET_ML_START_SHUFFLE 993    
                             4000 ; 2364 |//$FILENAME Funclet_ML_GetFlashDirAssocListId.src
                             4001 ; 2365 |#define RSRC_FUNCLET_ML_GET_FLASH_DIR_ASSOC_LIST_ID 994    
                             4002 ; 2366 |//$FILENAME Funclet_ML_GetFlashDirAssocListRootId.src
                             4003 ; 2367 |#define RSRC_FUNCLET_ML_GET_FLASH_DIR_ASSOC_LIST_ROOT_ID 995    
                             4004 ; 2368 |//$FILENAME Funclet_ML_GetFlashDirAssocListSize.src
                             4005 ; 2369 |#define RSRC_FUNCLET_ML_GET_FLASH_DIR_ASSOC_LIST_SIZE 996    
                             4006 ; 2370 |//$FILENAME Funclet_ML_GetIdByStateAndPosition.src
                             4007 ; 2371 |#define RSRC_FUNCLET_ML_GET_ID_BY_STATE_AND_POSITION 997    
                             4008 ; 2372 |//$FILENAME Funclet_ML_StartPlayDirSongInit.src
                             4009 ; 2373 |#define RSRC_FUNCLET_ML_START_PLAY_DIR_SONG_INIT 998    
                             4010 ; 2374 |//$FILENAME Funclet_ML_ShuffleNextDirSong.src
                             4011 ; 2375 |#define RSRC_FUNCLET_ML_SHUFFLE_NEXT_DIR_SONG 999    
                             4012 ; 2376 |//$FILENAME Funclet_ML_BrowseMenu.src
                             4013 ; 2377 |#define RSRC_FUNCLET_ML_BROWSE_MENU 1000    
                             4014 ; 2378 |//$FILENAME Funclet_ML_StartPlayAllSong.src
                             4015 ; 2379 |#define RSRC_FUNCLET_ML_START_PLAY_ALL_SONG 1001    
                             4016 ; 2380 |//$FILENAME Funclet_ML_PlayAllNextSong.src
                             4017 ; 2381 |#define RSRC_FUNCLET_ML_PLAY_ALL_NEXT_SONG 1002    
                             4018 ; 2382 |//$FILENAME Funclet_ML_PlayAllPreviousSong.src
                             4019 ; 2383 |#define RSRC_FUNCLET_ML_PLAY_ALL_PREVIOUS_SONG 1003    
                             4020 ; 2384 |//$FILENAME Funclet_ML_PlayPreviousDirSong.src
                             4021 ; 2385 |#define RSRC_FUNCLET_ML_PLAY_PREVIOUS_DIR_SONG 1004    
                             4022 ; 2386 |//$FILENAME Funclet_ML_ShuffleNextSong.src
                             4023 ; 2387 |#define RSRC_FUNCLET_ML_SHUFFLE_NEXT_SONG 1005    
                             4024 ; 2388 |//$FILENAME Funclet_ML_PlayNextSong.src
                             4025 ; 2389 |#define RSRC_FUNCLET_ML_PLAY_NEXT_SONG 1006    
                             4026 ; 2390 |//$FILENAME Funclet_ML_PlayPreviousSong.src
                             4027 ; 2391 |#define RSRC_FUNCLET_ML_PLAY_PREVIOUS_SONG 1007    
                             4028 ; 2392 |//$FILENAME Funclet_BuildVoiceFilePath.src
                             4029 ; 2393 |#define RSRC_FUNCLET_BUILDVOICEFILEPATH 1008    
                             4030 ; 2394 |//$FILENAME Funclet_BuildFMFilePath.src
                             4031 ; 2395 |#define RSRC_FUNCLET_BUILDFMFILEPATH 1009    
                             4032 ; 2396 |//$FILENAME Funclet_BuildLINEINFilePath.src
                             4033 ; 2397 |#define RSRC_FUNCLET_BUILDLINEINFILEPATH 1010    
                             4034 ; 2398 |//$FILENAME Funclet_GetVoiceFastKey.src
                             4035 ; 2399 |#define RSRC_FUNCLET_GETVOICEFASTKEY 1011    
                             4036 ; 2400 |//$FILENAME MusicLibVoiceApp.src
                             4037 ; 2401 |#define RSRC_MUSICLIB_VOICE_APP 1012    
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  17

M:ADDR CODE           CYCLES LINE SOURCELINE
                             4038 ; 2402 |//$FILENAME MusicLibVoiceModule.src
                             4039 ; 2403 |#define RSRC_MUSICLIB_VOICE_MODULE 1013    
                             4040 ; 2404 |//$FILENAME MusicLibVoicePlayModule.src
                             4041 ; 2405 |#define RSRC_MUSICLIB_VOICEPLAY_MODULE 1014    
                             4042 ; 2406 |//$FILENAME MusicLibMergeFunction.src
                             4043 ; 2407 |#define RSRC_MUSICLIB_MERGE_FUNCTION 1015    
                             4044 ; 2408 |//$FILENAME MusicLibMergeModule.src
                             4045 ; 2409 |#define RSRC_MUSICLIB_MERGE_MODULE 1016    
                             4046 ; 2410 |//$FILENAME MusicLibBrowseApp.src
                             4047 ; 2411 |#define RSRC_MUSICLIB_BROWSE_APP 1017    
                             4048 ; 2412 |//$FILENAME playmusicmenu.src
                             4049 ; 2413 |#define RSRC_PLAYMUSIC_MENU_CODE_BANK 1018    
                             4050 ; 2414 |//$FILENAME browsemenu.src
                             4051 ; 2415 |#define RSRC_BROWSE_MENU_CODE_BANK 1019    
                             4052 ; 2416 |//$FILENAME browsemenu_extra.src
                             4053 ; 2417 |#define RSRC_BROWSE_MENU_EXTRA_CODE_BANK 1020    
                             4054 ; 2418 |//$FILENAME string_play_all.src
                             4055 ; 2419 |#define RSRC_STRING_PLAY_ALL 1021    
                             4056 ; 2420 |//$FILENAME string_play.src
                             4057 ; 2421 |#define RSRC_STRING_PLAY 1022    
                             4058 ; 2422 |//$FILENAME string_unknown_year.src
                             4059 ; 2423 |#define RSRC_STRING_UNKNOWN_YEAR 1023    
                             4060 ; 2424 |//$FILENAME string_year_width.src
                             4061 ; 2425 |#define RSRC_STRING_YEAR_WIDTH 1024    
                             4062 ; 2426 |//$FILENAME string_artist.src
                             4063 ; 2427 |#define RSRC_STRING_ARTIST 1025    
                             4064 ; 2428 |//$FILENAME string_songs.src
                             4065 ; 2429 |#define RSRC_STRING_SONGS 1026    
                             4066 ; 2430 |//$FILENAME string_on_the_fly.src
                             4067 ; 2431 |#define RSRC_STRING_ON_THE_FLY 1027    
                             4068 ; 2432 |//$FILENAME string_new_music.src
                             4069 ; 2433 |#define RSRC_STRING_NEW_MUSIC_MENU 1028    
                             4070 ; 2434 |//$FILENAME string_genre.src
                             4071 ; 2435 |#define RSRC_STRING_GENRE 1029    
                             4072 ; 2436 |//$FILENAME string_year.src
                             4073 ; 2437 |#define RSRC_STRING_YEAR 1030    
                             4074 ; 2438 |//$FILENAME string_playlist.src
                             4075 ; 2439 |#define RSRC_STRING_PLAYLIST 1031    
                             4076 ; 2440 |//$FILENAME string_fm_rec.src
                             4077 ; 2441 |#define RSRC_STRING_FM_REC 1032    
                             4078 ; 2442 |//$FILENAME string_linein_rec.src
                             4079 ; 2443 |#define RSRC_STRING_LINEIN_REC 1033    
                             4080 ; 2444 |//$FILENAME string_play_music.src
                             4081 ; 2445 |#define RSRC_STRING_PLAY_MUSIC 1034    
                             4082 ; 2446 |//$FILENAME highlight_back.src
                             4083 ; 2447 |#define RSRC_HIGHLIGHT_BACK 1035    
                             4084 ; 2448 |//$FILENAME newmusicmenu.src
                             4085 ; 2449 |#define RSRC_NEW_MUSIC_MENU_CODE_BANK 1036    
                             4086 ; 2450 |//$FILENAME string_1_day.src
                             4087 ; 2451 |#define RSRC_STRING_1_DAY 1037    
                             4088 ; 2452 |//$FILENAME string_1_week.src
                             4089 ; 2453 |#define RSRC_STRING_1_WEEK 1038    
                             4090 ; 2454 |//$FILENAME string_1_month.src
                             4091 ; 2455 |#define RSRC_STRING_1_MONTH 1039    
                             4092 ; 2456 |//$FILENAME on_the_fly_full.src
                             4093 ; 2457 |#define RSRC_LIST_FULL_MESSAGE 1040    
                             4094 ; 2458 |//$FILENAME on_the_fly_free1.src
                             4095 ; 2459 |#define RSRC_LIST_FREE_MESSAGE 1041    
                             4096 ; 2460 |//$FILENAME on_the_fly_free2.src
                             4097 ; 2461 |#define RSRC_LIST_FREE_MESSAGE2 1042    
                             4098 ; 2462 |//$FILENAME on_the_fly_delete1.src
                             4099 ; 2463 |#define RSRC_LIST_DELETE_MESSAGE 1043    
                             4100 ; 2464 |//$FILENAME on_the_fly_delete2.src
                             4101 ; 2465 |#define RSRC_LIST_DELETE_MESSAGE2 1044    
                             4102 ; 2466 |//$FILENAME empty_favourite.src
                             4103 ; 2467 |#define RSRC_EMPTY_FAVOURITE 1045    
                             4104 ; 2468 |//$FILENAME sd_remove.src
                             4105 ; 2469 |#define RSRC_SD_REMOVE 1046    
                             4106 ; 2470 |//$FILENAME sd_insert.src
                             4107 ; 2471 |#define RSRC_SD_INSERT 1047    
                             4108 ; 2472 |//$FILENAME check_disk_1.src
                             4109 ; 2473 |#define RSRC_CHECK_DISK_1 1048    
                             4110 ; 2474 |//$FILENAME check_disk_2.src
                             4111 ; 2475 |#define RSRC_CHECK_DISK_2 1049    
                             4112 ; 2476 |//$FILENAME check_disk_3.src
                             4113 ; 2477 |#define RSRC_CHECK_DISK_3 1050    
                             4114 ; 2478 |//$FILENAME flash_error.src
                             4115 ; 2479 |#define RSRC_FLASH_ERROR 1051    
                             4116 ; 2480 |
                             4117 ; 2481 |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                             4118 ; 2482 |// STFM1000 Tuner funclet
                             4119 ; 2483 |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                             4120 ; 2484 |//$FILENAME Funclet_TunerDriverInit.src
                             4121 ; 2485 |#define RSRC_FUNCLET_TUNER_DRIVER_INIT 1052    
                             4122 ; 2486 |//$FILENAME Funclet_TunerDriverIncUp.src
                             4123 ; 2487 |#define RSRC_FUNCLET_TUNER_DRIVER_INC_UP 1053    
                             4124 ; 2488 |//$FILENAME Funclet_TunerDriverIncDown.src
                             4125 ; 2489 |#define RSRC_FUNCLET_TUNER_DRIVER_INC_DOWN 1054    
                             4126 ; 2490 |//$FILENAME Funclet_TunerDriverStandyby.src
                             4127 ; 2491 |#define RSRC_FUNCLET_TUNER_DRIVER_SET_STANDBY 1055    
                             4128 ; 2492 |//$FILENAME Funclet_TunerDriverReplacePreset.src
                             4129 ; 2493 |#define RSRC_FUNCLET_TUNER_DRIVER_REPLACE_PRESET 1056    
                             4130 ; 2494 |//$FILENAME Funclet_TunerDriverErasePreset.src
                             4131 ; 2495 |#define RSRC_FUNCLET_TUNER_DRIVER_ERASE_PRESET 1057    
                             4132 ; 2496 |//$FILENAME Funclet_TunerDriverTuneToPreset.src
                             4133 ; 2497 |#define RSRC_FUNCLET_TUNER_DRIVER_TUNE_TO_PRESET 1058    
                             4134 ; 2498 |//$FILENAME Funclet_TunerDriverSearchDown.src
                             4135 ; 2499 |#define RSRC_FUNCLET_TUNER_DRIVER_SEARCH_DOWN 1059    
                             4136 ; 2500 |//$FILENAME Funclet_TunerSTFM1000SafePowerDown.src
                             4137 ; 2501 |#define RSRC_FUNCLET_TUNER_SAFE_POWER_DOWN 1060    
                             4138 ; 2502 |//$FILENAME Funclet_TunerSTFM1000OptimizeChannel.src
                             4139 ; 2503 |#define RSRC_FUNCLET_STFM1000_TUNER_OPTIMIZE_CHANNEL 1061    
                             4140 ; 2504 |//$FILENAME decstfmmod.src
                             4141 ; 2505 |#define RSRC_DEC_STFM_MOD_CODE 1062    
                             4142 ; 2506 |//$FILENAME dec_stfmp.src
                             4143 ; 2507 |#define RSRC_DEC_STFMP_CODE 1063    
                             4144 ; 2508 |//$FILENAME dec_stfmx.src
                             4145 ; 2509 |#define RSRC_DEC_STFMX_CODE 1064    
                             4146 ; 2510 |//$FILENAME dec_stfmy.src
                             4147 ; 2511 |#define RSRC_DEC_STFMY_CODE 1065    
                             4148 ; 2512 |//$FILENAME Funclet_TunerSTFM1000I2CInit.src
                             4149 ; 2513 |#define RSRC_FUNCLET_STFM1000_I2C_INIT 1066    
                             4150 ; 2514 |//$FILENAME Funclet_TunerDriverScanStations.src
                             4151 ; 2515 |#define RSRC_FUNCLET_TUNER_DRIVER_SCAN_STATION 1067    
                             4152 ; 2516 |//$FILENAME Funclet_TunerDriverSetMonoStereoMode.src
                             4153 ; 2517 |#define RSRC_FUNCLET_TUNER_DRIVER_SET_MONO_STEREO_MODE 1068    
                             4154 ; 2518 |//$FILENAME Funclet_STFM1000TestPresence.src
                             4155 ; 2519 |#define RSRC_FUNCLET_STFM1000_TEST_PRESENCE 1069    
                             4156 ; 2520 |//$FILENAME Funclet_I2CWriteTunerRegister.src
                             4157 ; 2521 |#define RSRC_FUNCLET_I2C_WRITE_TUNER_REGISTER 1070    
                             4158 ; 2522 |//$FILENAME Funclet_I2CReset.src
                             4159 ; 2523 |#define RSRC_FUNCLET_I2C_RESET 1071    
                             4160 ; 2524 |//$FILENAME fmtunersecondrsrc.src
                             4161 ; 2525 |#define RSRC_FM_TUNER_SECOND_RSRC 1072    
                             4162 ; 2526 |//$FILENAME Funclet_TunerSTFM1000RegPowerUp1.src
                             4163 ; 2527 |#define RSRC_FUNCLET_STFM1000_REG_POWER_UP1 1073    
                             4164 ; 2528 |//$FILENAME Funclet_TunerSTFM1000RegPowerUp2.src
                             4165 ; 2529 |#define RSRC_FUNCLET_STFM1000_REG_POWER_UP2 1074    
                             4166 ; 2530 |//$FILENAME Funclet_TunerSTFM1000FindRssiThreshold.src
                             4167 ; 2531 |#define RSRC_FUNCLET_STFM1000_FIND_RSSI_THRESHOLD 1075    
                             4168 ; 2532 |//$FILENAME Funclet_TunerSTFM1000DataPathOff.src
                             4169 ; 2533 |#define RSRC_FUNCLET_STFM1000_DATA_PATH_OFF 1076    
                             4170 ; 2534 |//$FILENAME Funclet_TunerSTFM1000ContinueSearching.src
                             4171 ; 2535 |#define RSRC_FUNCLET_STFM1000_CONTINUE_SEARCHING 1077    
                             4172 ; 2536 |//RSRC_FUNCLET_STFM1000_SET_LNA_BIAS    equ      975    ;$FILENAME Funclet_STFM1000SetLnaBias.src
                             4173 ; 2537 |//RSRC_FUNCLET_STFM1000_LOOK_FOR_PILOT    equ      976    ;$FILENAME Funclet_STFM1000LookForPilot.src
                             4174 ; 2538 |//$FILENAME Funclet_STFM1000TunerSearchEnded.src
                             4175 ; 2539 |#define RSRC_FUNCLET_STFM1000_TUNER_SEARCH_ENDED 1078    
                             4176 ; 2540 |// for RestoreDriveFromBackup
                             4177 ; 2541 |//$FILENAME restoresysdrive.src
                             4178 ; 2542 |#define RSRC_RESTORESYSDRIVE_P_CODE 1079    
                             4179 ; 2543 |
                             4180 ; 2544 |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                             4181 ; 2545 |// Playlist5 sources
                             4182 ; 2546 |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                             4183 ; 2547 |//$FILENAME playlist5_browsemenu.src
                             4184 ; 2548 |#define RSRC_PL5BROWSE_MENU_CODEBANK 1080    
                             4185 ; 2549 |//$FILENAME playlist5_browsemenu_extra.src
                             4186 ; 2550 |#define RSRC_PL5_BROWSEMENU_EXTRA 1081    
                             4187 ; 2551 |//$FILENAME playlist5_browse_submenu.src
                             4188 ; 2552 |#define RSRC_PL5BROWSE_SUBMENU_CODEBANK 1082    
                             4189 ; 2553 |//$FILENAME playlist5_playback_module.src
                             4190 ; 2554 |#define RSRC_PLAYLIST5_PLAYBACK_MODULE 1083    
                             4191 ; 2555 |//$FILENAME playlist5_browse_module.src
                             4192 ; 2556 |#define RSRC_PLAYLIST5_BROWSE_MODULE 1084    
                             4193 ; 2557 |
                             4194 ; 2558 |//$FILENAME Funclet_Get_LRCDirName_PL5.src
                             4195 ; 2559 |#define RSRC_FUNCLET_GET_LRC_DIR_NAME_PL5 1085    
                             4196 ; 2560 |//$FILENAME Funclet_PL5_PL_QueuePushBack.src   
                             4197 ; 2561 |#define RSRC_FUNCLET_PL5_PL_QUEUEPUSHBACK 1086    
                             4198 ; 2562 |//$FILENAME Funclet_PL5_PL_QueuePushFront.src 
                             4199 ; 2563 |#define RSRC_FUNCLET_PL5_PL_QUEUEPUSHFRONT 1087    
                             4200 ; 2564 |
                             4201 ; 2565 |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                             4202 ; 2566 |// DanhNguyen added bitmaps
                             4203 ; 2567 |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                             4204 ; 2568 |//$FILENAME icon_folder.src
                             4205 ; 2569 |#define RSRC_ICON_FOLDER 1088    
                             4206 ; 2570 |//$FILENAME icon_song.src
                             4207 ; 2571 |#define RSRC_ICON_SONG 1089    
                             4208 ; 2572 |
                             4209 ; 2573 |//$FILENAME menu_music.src
                             4210 ; 2574 |#define RSRC_MENU_MUSIC 1090    
                             4211 ; 2575 |//$FILENAME vie_menu_music.src
                             4212 ; 2576 |#define RSRC_VIE_MENU_MUSIC 1091    
                             4213 ; 2577 |
                             4214 ; 2578 |//$FILENAME menu_voice.src
                             4215 ; 2579 |#define RSRC_MENU_VOICE 1092    
                             4216 ; 2580 |//$FILENAME vie_menu_voice.src
                             4217 ; 2581 |#define RSRC_VIE_MENU_VOICE 1093    
                             4218 ; 2582 |
                             4219 ; 2583 |//$FILENAME menu_fmtuner.src
                             4220 ; 2584 |#define RSRC_MENU_FMTUNER 1094    
                             4221 ; 2585 |//$FILENAME vie_menu_fmtuner.src
                             4222 ; 2586 |#define RSRC_VIE_MENU_FMTUNER 1095    
                             4223 ; 2587 |
                             4224 ; 2588 |//$FILENAME menu_record.src
                             4225 ; 2589 |#define RSRC_MENU_RECORD 1096    
                             4226 ; 2590 |//$FILENAME vie_menu_record.src
                             4227 ; 2591 |#define RSRC_VIE_MENU_RECORD 1097    
                             4228 ; 2592 |
                             4229 ; 2593 |//$FILENAME menu_settings.src
                             4230 ; 2594 |#define RSRC_MENU_SETTINGS 1098    
                             4231 ; 2595 |//$FILENAME vie_menu_settings.src
                             4232 ; 2596 |#define RSRC_VIE_MENU_SETTINGS 1099    
                             4233 ; 2597 |
                             4234 ; 2598 |//$FILENAME menu_shutdown.src
                             4235 ; 2599 |#define RSRC_MENU_SHUTDOWN 1100    
                             4236 ; 2600 |//$FILENAME vie_menu_shutdown.src
                             4237 ; 2601 |#define RSRC_VIE_MENU_SHUTDOWN 1101    
                             4238 ; 2602 |
                             4239 ; 2603 |//$FILENAME menu_clock.src
                             4240 ; 2604 |#define RSRC_MENU_CLOCK 1102    
                             4241 ; 2605 |//$FILENAME vie_menu_clock.src
                             4242 ; 2606 |#define RSRC_VIE_MENU_CLOCK 1103    
                             4243 ; 2607 |
                             4244 ; 2608 |//$FILENAME menu_ab.src
                             4245 ; 2609 |#define RSRC_MENU_AB 1104    
                             4246 ; 2610 |//$FILENAME vie_menu_ab.src
                             4247 ; 2611 |#define RSRC_VIE_MENU_AB 1105    
                             4248 ; 2612 |
                             4249 ; 2613 |//$FILENAME menu_delete.src
                             4250 ; 2614 |#define RSRC_MENU_DELETE 1106    
                             4251 ; 2615 |//$FILENAME vie_menu_delete.src
                             4252 ; 2616 |#define RSRC_VIE_MENU_DELETE 1107    
                             4253 ; 2617 |
                             4254 ; 2618 |//$FILENAME menu_about.src
                             4255 ; 2619 |#define RSRC_MENU_ABOUT 1108    
                             4256 ; 2620 |//$FILENAME vie_menu_about.src
                             4257 ; 2621 |#define RSRC_VIE_MENU_ABOUT 1109    
                             4258 ; 2622 |
                             4259 ; 2623 |//$FILENAME menu_exit.src
                             4260 ; 2624 |#define RSRC_MENU_EXIT 1110    
                             4261 ; 2625 |//$FILENAME vie_menu_exit.src
                             4262 ; 2626 |#define RSRC_VIE_MENU_EXIT 1111    
                             4263 ; 2627 |
                             4264 ; 2628 |//$FILENAME music_play_all.src
                             4265 ; 2629 |#define RSRC_MUSIC_PLAY_ALL 1112    
                             4266 ; 2630 |//$FILENAME vie_music_play_all.src
                             4267 ; 2631 |#define RSRC_VIE_MUSIC_PLAY_ALL 1113    
                             4268 ; 2632 |
                             4269 ; 2633 |//$FILENAME music_folder_internal.src
                             4270 ; 2634 |#define RSRC_MUSIC_FOLDER_INTERNAL 1114    
                             4271 ; 2635 |//$FILENAME vie_music_folder_internal.src
                             4272 ; 2636 |#define RSRC_VIE_MUSIC_FOLDER_INTERNAL 1115    
                             4273 ; 2637 |
                             4274 ; 2638 |//$FILENAME music_folder_external.src
                             4275 ; 2639 |#define RSRC_MUSIC_FOLDER_EXTERNAL 1116    
                             4276 ; 2640 |//$FILENAME vie_music_folder_external.src
                             4277 ; 2641 |#define RSRC_VIE_MUSIC_FOLDER_EXTERNAL 1117    
                             4278 ; 2642 |
                             4279 ; 2643 |//$FILENAME music_songs.src
                             4280 ; 2644 |#define RSRC_MUSIC_SONGS 1118    
                             4281 ; 2645 |//$FILENAME vie_music_songs.src
                             4282 ; 2646 |#define RSRC_VIE_MUSIC_SONGS 1119    
                             4283 ; 2647 |
                             4284 ; 2648 |//$FILENAME music_favorites.src
                             4285 ; 2649 |#define RSRC_MUSIC_FAVORITES 1120    
                             4286 ; 2650 |//$FILENAME vie_music_favorites.src
                             4287 ; 2651 |#define RSRC_VIE_MUSIC_FAVORITES 1121    
                             4288 ; 2652 |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  18

M:ADDR CODE           CYCLES LINE SOURCELINE
                             4289 ; 2653 |//$FILENAME music_fm_record.src
                             4290 ; 2654 |#define RSRC_MUSIC_FM_RECORD 1122    
                             4291 ; 2655 |//$FILENAME vie_music_fm_record.src
                             4292 ; 2656 |#define RSRC_VIE_MUSIC_FM_RECORD 1123    
                             4293 ; 2657 |
                             4294 ; 2658 |//$FILENAME music_exit.src
                             4295 ; 2659 |#define RSRC_MUSIC_EXIT 1124    
                             4296 ; 2660 |//$FILENAME vie_music_exit.src
                             4297 ; 2661 |#define RSRC_VIE_MUSIC_EXIT 1125    
                             4298 ; 2662 |
                             4299 ; 2663 |//$FILENAME browse_music_folder_internal.src
                             4300 ; 2664 |#define RSRC_BROWSE_MUSIC_FOLDER_INTERNAL 1126    
                             4301 ; 2665 |//$FILENAME vie_browse_music_folder_internal.src
                             4302 ; 2666 |#define RSRC_VIE_BROWSE_MUSIC_FOLDER_INTERNAL 1127    
                             4303 ; 2667 |
                             4304 ; 2668 |//$FILENAME browse_music_folder_external.src
                             4305 ; 2669 |#define RSRC_BROWSE_MUSIC_FOLDER_EXTERNAL 1128    
                             4306 ; 2670 |//$FILENAME vie_browse_music_folder_external.src
                             4307 ; 2671 |#define RSRC_VIE_BROWSE_MUSIC_FOLDER_EXTERNAL 1129    
                             4308 ; 2672 |
                             4309 ; 2673 |//$FILENAME browse_music_list_songs.src
                             4310 ; 2674 |#define RSRC_BROWSE_MUSIC_LIST_SONGS 1130    
                             4311 ; 2675 |//$FILENAME vie_browse_music_list_songs.src
                             4312 ; 2676 |#define RSRC_VIE_BROWSE_MUSIC_LIST_SONGS 1131    
                             4313 ; 2677 |
                             4314 ; 2678 |//$FILENAME browse_music_favourites.src
                             4315 ; 2679 |#define RSRC_BROWSE_MUSIC_FAVOURITES 1132    
                             4316 ; 2680 |//$FILENAME vie_browse_music_favourites.src
                             4317 ; 2681 |#define RSRC_VIE_BROWSE_MUSIC_FAVOURITES 1133    
                             4318 ; 2682 |
                             4319 ; 2683 |//$FILENAME browse_music_fm_files.src
                             4320 ; 2684 |#define RSRC_BROWSE_MUSIC_FM_FILES 1134    
                             4321 ; 2685 |//$FILENAME vie_browse_music_fm_files.src
                             4322 ; 2686 |#define RSRC_VIE_BROWSE_MUSIC_FM_FILES 1135    
                             4323 ; 2687 |
                             4324 ; 2688 |//$FILENAME browse_voice.src
                             4325 ; 2689 |#define RSRC_BROWSE_VOICE 1136    
                             4326 ; 2690 |//$FILENAME vie_browse_voice.src
                             4327 ; 2691 |#define RSRC_VIE_BROWSE_VOICE 1137    
                             4328 ; 2692 |
                             4329 ; 2693 |//$FILENAME favourites_list_add.src
                             4330 ; 2694 |#define RSRC_FAVOURITES_LIST_ADD 1138    
                             4331 ; 2695 |//$FILENAME vie_favourites_list_add.src
                             4332 ; 2696 |#define RSRC_VIE_FAVOURITES_LIST_ADD 1139    
                             4333 ; 2697 |
                             4334 ; 2698 |//$FILENAME favourites_list_remove.src
                             4335 ; 2699 |#define RSRC_FAVOURITES_LIST_REMOVE 1140    
                             4336 ; 2700 |//$FILENAME vie_favourites_list_remove.src
                             4337 ; 2701 |#define RSRC_VIE_FAVOURITES_LIST_REMOVE 1141    
                             4338 ; 2702 |
                             4339 ; 2703 |//$FILENAME favourites_list_is_full.src
                             4340 ; 2704 |#define RSRC_FAVOURITES_LIST_IS_FULL 1142    
                             4341 ; 2705 |//$FILENAME vie_favourites_list_is_full.src
                             4342 ; 2706 |#define RSRC_VIE_FAVOURITES_LIST_IS_FULL 1143    
                             4343 ; 2707 |
                             4344 ; 2708 |//$FILENAME about_screen_1.src
                             4345 ; 2709 |#define RSRC_ABOUT_SCREEN_1 1144    
                             4346 ; 2710 |//$FILENAME vie_about_screen_1.src
                             4347 ; 2711 |#define RSRC_VIE_ABOUT_SCREEN_1 1145    
                             4348 ; 2712 |
                             4349 ; 2713 |//$FILENAME about_screen_2.src
                             4350 ; 2714 |#define RSRC_ABOUT_SCREEN_2 1146    
                             4351 ; 2715 |//$FILENAME vie_about_screen_2.src
                             4352 ; 2716 |#define RSRC_VIE_ABOUT_SCREEN_2 1147    
                             4353 ; 2717 |
                             4354 ; 2718 |//$FILENAME about_screen_3.src
                             4355 ; 2719 |#define RSRC_ABOUT_SCREEN_3 1148    
                             4356 ; 2720 |//$FILENAME vie_about_screen_3.src
                             4357 ; 2721 |#define RSRC_VIE_ABOUT_SCREEN_3 1149    
                             4358 ; 2722 |
                             4359 ; 2723 |//$FILENAME about_screen_4.src
                             4360 ; 2724 |#define RSRC_ABOUT_SCREEN_4 1150    
                             4361 ; 2725 |//$FILENAME vie_about_screen_4.src
                             4362 ; 2726 |#define RSRC_VIE_ABOUT_SCREEN_4 1151    
                             4363 ; 2727 |
                             4364 ; 2728 |//$FILENAME time_date_exit_title.src
                             4365 ; 2729 |#define RSRC_TIME_DATE_EXIT_TITLE 1152    
                             4366 ; 2730 |//$FILENAME vie_time_date_exit_title.src
                             4367 ; 2731 |#define RSRC_VIE_TIME_DATE_EXIT_TITLE 1153    
                             4368 ; 2732 |
                             4369 ; 2733 |//$FILENAME time_clean_desktop.src
                             4370 ; 2734 |#define RSRC_TIME_CLEAN_DESKTOP 1154    
                             4371 ; 2735 |//$FILENAME time_dash.src
                             4372 ; 2736 |#define RSRC_TIME_DASH 1155    
                             4373 ; 2737 |
                             4374 ; 2738 |//$FILENAME time_day_7.src
                             4375 ; 2739 |#define RSRC_TIME_DAY_SAT 1156    
                             4376 ; 2740 |//$FILENAME vie_time_day_7.src
                             4377 ; 2741 |#define RSRC_VIE_TIME_DAY_SAT 1157    
                             4378 ; 2742 |//$FILENAME time_day_cn.src
                             4379 ; 2743 |#define RSRC_TIME_DAY_SUN 1158    
                             4380 ; 2744 |//$FILENAME vie_time_day_cn.src
                             4381 ; 2745 |#define RSRC_VIE_TIME_DAY_SUN 1159    
                             4382 ; 2746 |//$FILENAME time_day_2.src
                             4383 ; 2747 |#define RSRC_TIME_DAY_MON 1160    
                             4384 ; 2748 |//$FILENAME vie_time_day_2.src
                             4385 ; 2749 |#define RSRC_VIE_TIME_DAY_MON 1161    
                             4386 ; 2750 |//$FILENAME time_day_3.src
                             4387 ; 2751 |#define RSRC_TIME_DAY_TUE 1162    
                             4388 ; 2752 |//$FILENAME vie_time_day_3.src
                             4389 ; 2753 |#define RSRC_VIE_TIME_DAY_TUE 1163    
                             4390 ; 2754 |//$FILENAME time_day_4.src
                             4391 ; 2755 |#define RSRC_TIME_DAY_WED 1164    
                             4392 ; 2756 |//$FILENAME vie_time_day_4.src
                             4393 ; 2757 |#define RSRC_VIE_TIME_DAY_WED 1165    
                             4394 ; 2758 |//$FILENAME time_day_5.src
                             4395 ; 2759 |#define RSRC_TIME_DAY_THU 1166    
                             4396 ; 2760 |//$FILENAME vie_time_day_5.src
                             4397 ; 2761 |#define RSRC_VIE_TIME_DAY_THU 1167    
                             4398 ; 2762 |//$FILENAME time_day_6.src
                             4399 ; 2763 |#define RSRC_TIME_DAY_FRI 1168    
                             4400 ; 2764 |//$FILENAME vie_time_day_6.src
                             4401 ; 2765 |#define RSRC_VIE_TIME_DAY_FRI 1169    
                             4402 ; 2766 |
                             4403 ; 2767 |//$FILENAME time_month_1.src
                             4404 ; 2768 |#define RSRC_TIME_MONTH_1 1170    
                             4405 ; 2769 |//$FILENAME vie_time_month_1.src
                             4406 ; 2770 |#define RSRC_VIE_TIME_MONTH_1 1171    
                             4407 ; 2771 |//$FILENAME time_month_2.src
                             4408 ; 2772 |#define RSRC_TIME_MONTH_2 1172    
                             4409 ; 2773 |//$FILENAME vie_time_month_2.src
                             4410 ; 2774 |#define RSRC_VIE_TIME_MONTH_2 1173    
                             4411 ; 2775 |//$FILENAME time_month_3.src
                             4412 ; 2776 |#define RSRC_TIME_MONTH_3 1174    
                             4413 ; 2777 |//$FILENAME vie_time_month_3.src
                             4414 ; 2778 |#define RSRC_VIE_TIME_MONTH_3 1175    
                             4415 ; 2779 |//$FILENAME time_month_4.src
                             4416 ; 2780 |#define RSRC_TIME_MONTH_4 1176    
                             4417 ; 2781 |//$FILENAME vie_time_month_4.src
                             4418 ; 2782 |#define RSRC_VIE_TIME_MONTH_4 1177    
                             4419 ; 2783 |//$FILENAME time_month_5.src
                             4420 ; 2784 |#define RSRC_TIME_MONTH_5 1178    
                             4421 ; 2785 |//$FILENAME vie_time_month_5.src
                             4422 ; 2786 |#define RSRC_VIE_TIME_MONTH_5 1179    
                             4423 ; 2787 |//$FILENAME time_month_6.src
                             4424 ; 2788 |#define RSRC_TIME_MONTH_6 1180    
                             4425 ; 2789 |//$FILENAME vie_time_month_6.src
                             4426 ; 2790 |#define RSRC_VIE_TIME_MONTH_6 1181    
                             4427 ; 2791 |//$FILENAME time_month_7.src
                             4428 ; 2792 |#define RSRC_TIME_MONTH_7 1182    
                             4429 ; 2793 |//$FILENAME vie_time_month_7.src
                             4430 ; 2794 |#define RSRC_VIE_TIME_MONTH_7 1183    
                             4431 ; 2795 |//$FILENAME time_month_8.src
                             4432 ; 2796 |#define RSRC_TIME_MONTH_8 1184    
                             4433 ; 2797 |//$FILENAME vie_time_month_8.src
                             4434 ; 2798 |#define RSRC_VIE_TIME_MONTH_8 1185    
                             4435 ; 2799 |//$FILENAME time_month_9.src
                             4436 ; 2800 |#define RSRC_TIME_MONTH_9 1186    
                             4437 ; 2801 |//$FILENAME vie_time_month_9.src
                             4438 ; 2802 |#define RSRC_VIE_TIME_MONTH_9 1187    
                             4439 ; 2803 |//$FILENAME time_month_10.src
                             4440 ; 2804 |#define RSRC_TIME_MONTH_10 1188    
                             4441 ; 2805 |//$FILENAME vie_time_month_10.src
                             4442 ; 2806 |#define RSRC_VIE_TIME_MONTH_10 1189    
                             4443 ; 2807 |//$FILENAME time_month_11.src
                             4444 ; 2808 |#define RSRC_TIME_MONTH_11 1190    
                             4445 ; 2809 |//$FILENAME vie_time_month_11.src
                             4446 ; 2810 |#define RSRC_VIE_TIME_MONTH_11 1191    
                             4447 ; 2811 |//$FILENAME time_month_12.src
                             4448 ; 2812 |#define RSRC_TIME_MONTH_12 1192    
                             4449 ; 2813 |//$FILENAME vie_time_month_12.src
                             4450 ; 2814 |#define RSRC_VIE_TIME_MONTH_12 1193    
                             4451 ; 2815 |
                             4452 ; 2816 |//$FILENAME time_num_am.src
                             4453 ; 2817 |#define RSRC_TIME_NUM_AM 1194    
                             4454 ; 2818 |//$FILENAME time_num_am.src
                             4455 ; 2819 |#define RSRC_TIME_NUM_PM 1195    
                             4456 ; 2820 |//$FILENAME settime_format_12h.src
                             4457 ; 2821 |#define RSRC_SETTIME_FORMAT_12H 1196    
                             4458 ; 2822 |//$FILENAME settime_format_24h.src
                             4459 ; 2823 |#define RSRC_SETTIME_FORMAT_24H 1197    
                             4460 ; 2824 |//$FILENAME setdate_format_dmy.src
                             4461 ; 2825 |#define RSRC_SETDATE_FORMAT_DMY 1198    
                             4462 ; 2826 |//$FILENAME setdate_format_mdy.src
                             4463 ; 2827 |#define RSRC_SETDATE_FORMAT_MDY 1199    
                             4464 ; 2828 |//$FILENAME setdate_format_ymd.src
                             4465 ; 2829 |#define RSRC_SETDATE_FORMAT_YMD 1200    
                             4466 ; 2830 |
                             4467 ; 2831 |//$FILENAME time_num_large_0.src
                             4468 ; 2832 |#define RSRC_TIME_NUM_LARGE_0 1201    
                             4469 ; 2833 |//$FILENAME time_num_large_1.src
                             4470 ; 2834 |#define RSRC_TIME_NUM_LARGE_1 1202    
                             4471 ; 2835 |//$FILENAME time_num_large_2.src
                             4472 ; 2836 |#define RSRC_TIME_NUM_LARGE_2 1203    
                             4473 ; 2837 |//$FILENAME time_num_large_3.src
                             4474 ; 2838 |#define RSRC_TIME_NUM_LARGE_3 1204    
                             4475 ; 2839 |//$FILENAME time_num_large_4.src
                             4476 ; 2840 |#define RSRC_TIME_NUM_LARGE_4 1205    
                             4477 ; 2841 |//$FILENAME time_num_large_5.src
                             4478 ; 2842 |#define RSRC_TIME_NUM_LARGE_5 1206    
                             4479 ; 2843 |//$FILENAME time_num_large_6.src
                             4480 ; 2844 |#define RSRC_TIME_NUM_LARGE_6 1207    
                             4481 ; 2845 |//$FILENAME time_num_large_7.src
                             4482 ; 2846 |#define RSRC_TIME_NUM_LARGE_7 1208    
                             4483 ; 2847 |//$FILENAME time_num_large_8.src
                             4484 ; 2848 |#define RSRC_TIME_NUM_LARGE_8 1209    
                             4485 ; 2849 |//$FILENAME time_num_large_9.src
                             4486 ; 2850 |#define RSRC_TIME_NUM_LARGE_9 1210    
                             4487 ; 2851 |
                             4488 ; 2852 |//$FILENAME time_num_medium_0.src
                             4489 ; 2853 |#define RSRC_TIME_NUM_MEDIUM_0 1211    
                             4490 ; 2854 |//$FILENAME time_num_medium_1.src
                             4491 ; 2855 |#define RSRC_TIME_NUM_MEDIUM_1 1212    
                             4492 ; 2856 |//$FILENAME time_num_medium_2.src
                             4493 ; 2857 |#define RSRC_TIME_NUM_MEDIUM_2 1213    
                             4494 ; 2858 |//$FILENAME time_num_medium_3.src
                             4495 ; 2859 |#define RSRC_TIME_NUM_MEDIUM_3 1214    
                             4496 ; 2860 |//$FILENAME time_num_medium_4.src
                             4497 ; 2861 |#define RSRC_TIME_NUM_MEDIUM_4 1215    
                             4498 ; 2862 |//$FILENAME time_num_medium_5.src
                             4499 ; 2863 |#define RSRC_TIME_NUM_MEDIUM_5 1216    
                             4500 ; 2864 |//$FILENAME time_num_medium_6.src
                             4501 ; 2865 |#define RSRC_TIME_NUM_MEDIUM_6 1217    
                             4502 ; 2866 |//$FILENAME time_num_medium_7.src
                             4503 ; 2867 |#define RSRC_TIME_NUM_MEDIUM_7 1218    
                             4504 ; 2868 |//$FILENAME time_num_medium_8.src
                             4505 ; 2869 |#define RSRC_TIME_NUM_MEDIUM_8 1219    
                             4506 ; 2870 |//$FILENAME time_num_medium_9.src
                             4507 ; 2871 |#define RSRC_TIME_NUM_MEDIUM_9 1220    
                             4508 ; 2872 |
                             4509 ; 2873 |//$FILENAME time_colon.src
                             4510 ; 2874 |#define RSRC_TIME_COLON 1221    
                             4511 ; 2875 |
                             4512 ; 2876 |//$FILENAME settings_backlight_title.src
                             4513 ; 2877 |#define RSRC_SETTINGS_BACKLIGHT_TITLE 1222    
                             4514 ; 2878 |//$FILENAME settings_auto_shutdown_title.src
                             4515 ; 2879 |#define RSRC_SETTINGS_AUTO_SHUTDOWN_TITLE 1223    
                             4516 ; 2880 |//$FILENAME settings_playmode_title.src
                             4517 ; 2881 |#define RSRC_SETTINGS_PLAYMODE_TITLE 1224    
                             4518 ; 2882 |
                             4519 ; 2883 |//$FILENAME settings_contrast_title.src
                             4520 ; 2884 |#define RSRC_SETTINGS_CONTRAST_TITLE 1225    
                             4521 ; 2885 |//$FILENAME vie_settings_contrast_title.src
                             4522 ; 2886 |#define RSRC_VIE_SETTINGS_CONTRAST_TITLE 1226    
                             4523 ; 2887 |
                             4524 ; 2888 |//$FILENAME settings_eq_title.src
                             4525 ; 2889 |#define RSRC_SETTINGS_EQ_TITLE 1227    
                             4526 ; 2890 |//$FILENAME vie_settings_eq_title.src
                             4527 ; 2891 |#define RSRC_VIE_SETTINGS_EQ_TITLE 1228    
                             4528 ; 2892 |
                             4529 ; 2893 |//$FILENAME settings_exit_title.src
                             4530 ; 2894 |#define RSRC_SETTINGS_EXIT_TITLE 1229    
                             4531 ; 2895 |//$FILENAME vie_settings_exit_title.src
                             4532 ; 2896 |#define RSRC_VIE_SETTINGS_EXIT_TITLE 1230    
                             4533 ; 2897 |
                             4534 ; 2898 |//$FILENAME settings_set_date_title.src
                             4535 ; 2899 |#define RSRC_SETTINGS_SET_DATE_TITLE 1231    
                             4536 ; 2900 |//$FILENAME vie_settings_set_date_title.src
                             4537 ; 2901 |#define RSRC_VIE_SETTINGS_SET_DATE_TITLE 1232    
                             4538 ; 2902 |
                             4539 ; 2903 |//$FILENAME settings_set_time_title.src
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  19

M:ADDR CODE           CYCLES LINE SOURCELINE
                             4540 ; 2904 |#define RSRC_SETTINGS_SET_TIME_TITLE 1233    
                             4541 ; 2905 |//$FILENAME vie_settings_set_time_title.src
                             4542 ; 2906 |#define RSRC_VIE_SETTINGS_SET_TIME_TITLE 1234    
                             4543 ; 2907 |
                             4544 ; 2908 |//$FILENAME settings_playmode_normal.src
                             4545 ; 2909 |#define RSRC_SETTINGS_PLAYMODE_NORMAL 1235    
                             4546 ; 2910 |//$FILENAME vie_settings_playmode_normal.src
                             4547 ; 2911 |#define RSRC_VIE_SETTINGS_PLAYMODE_NORMAL 1236    
                             4548 ; 2912 |
                             4549 ; 2913 |//$FILENAME settings_playmode_repeatone.src
                             4550 ; 2914 |#define RSRC_SETTINGS_PLAYMODE_REPEATONE 1237    
                             4551 ; 2915 |//$FILENAME vie_settings_playmode_repeatone.src
                             4552 ; 2916 |#define RSRC_VIE_SETTINGS_PLAYMODE_REPEATONE 1238    
                             4553 ; 2917 |
                             4554 ; 2918 |//$FILENAME settings_playmode_repeatall.src
                             4555 ; 2919 |#define RSRC_SETTINGS_PLAYMODE_REPEATALL 1239    
                             4556 ; 2920 |//$FILENAME vie_settings_playmode_repeatall.src
                             4557 ; 2921 |#define RSRC_VIE_SETTINGS_PLAYMODE_REPEATALL 1240    
                             4558 ; 2922 |
                             4559 ; 2923 |//$FILENAME settings_playmode_shuffle.src
                             4560 ; 2924 |#define RSRC_SETTINGS_PLAYMODE_SHUFFLE 1241    
                             4561 ; 2925 |//$FILENAME vie_settings_playmode_shuffle.src
                             4562 ; 2926 |#define RSRC_VIE_SETTINGS_PLAYMODE_SHUFFLE 1242    
                             4563 ; 2927 |
                             4564 ; 2928 |//$FILENAME settings_playmode_shuffle_repeat.src
                             4565 ; 2929 |#define RSRC_SETTINGS_PLAYMODE_SHUFFLE_REPEAT 1243    
                             4566 ; 2930 |//$FILENAME vie_settings_playmode_shuffle_repeat.src
                             4567 ; 2931 |#define RSRC_VIE_SETTINGS_PLAYMODE_SHUFFLE_REPEAT 1244    
                             4568 ; 2932 |
                             4569 ; 2933 |//$FILENAME settings_backlight_on.src
                             4570 ; 2934 |#define RSRC_SETTINGS_BACKLIGHT_ON 1245    
                             4571 ; 2935 |//$FILENAME vie_settings_backlight_on.src
                             4572 ; 2936 |#define RSRC_VIE_SETTINGS_BACKLIGHT_ON 1246    
                             4573 ; 2937 |
                             4574 ; 2938 |//$FILENAME settings_backlight_10s.src
                             4575 ; 2939 |#define RSRC_SETTINGS_BACKLIGHT_10S 1247    
                             4576 ; 2940 |//$FILENAME vie_settings_backlight_10s.src
                             4577 ; 2941 |#define RSRC_VIE_SETTINGS_BACKLIGHT_10S 1248    
                             4578 ; 2942 |
                             4579 ; 2943 |//$FILENAME settings_backlight_20s.src
                             4580 ; 2944 |#define RSRC_SETTINGS_BACKLIGHT_20S 1249    
                             4581 ; 2945 |//$FILENAME vie_settings_backlight_20s.src
                             4582 ; 2946 |#define RSRC_VIE_SETTINGS_BACKLIGHT_20s 1250    
                             4583 ; 2947 |
                             4584 ; 2948 |//$FILENAME settings_backlight_30s.src
                             4585 ; 2949 |#define RSRC_SETTINGS_BACKLIGHT_30S 1251    
                             4586 ; 2950 |//$FILENAME vie_settings_backlight_30s.src
                             4587 ; 2951 |#define RSRC_VIE_SETTINGS_BACKLIGHT_30S 1252    
                             4588 ; 2952 |
                             4589 ; 2953 |//$FILENAME settings_auto_shutdown_disable.src
                             4590 ; 2954 |#define RSRC_SETTINGS_AUTO_SHUTDOWN_DISABLE 1253    
                             4591 ; 2955 |//$FILENAME vie_settings_auto_shutdown_disable.src
                             4592 ; 2956 |#define RSRC_VIE_SETTINGS_AUTO_SHUTDOWN_DISABLE 1254    
                             4593 ; 2957 |
                             4594 ; 2958 |//$FILENAME settings_auto_shutdown_1minute.src
                             4595 ; 2959 |#define RSRC_SETTINGS_AUTO_SHUTDOWN_1MINUTE 1255    
                             4596 ; 2960 |//$FILENAME vie_settings_auto_shutdown_1min.src
                             4597 ; 2961 |#define RSRC_VIE_SETTINGS_AUTO_SHUTDOWN_1MINUTE 1256    
                             4598 ; 2962 |
                             4599 ; 2963 |//$FILENAME settings_auto_shutdown_2minutes.src
                             4600 ; 2964 |#define RSRC_SETTINGS_AUTO_SHUTDOWN_2MINUTES 1257    
                             4601 ; 2965 |//$FILENAME vie_settings_auto_shutdown_2min.src
                             4602 ; 2966 |#define RSRC_VIE_SETTINGS_AUTO_SHUTDOWN_2MINUTES 1258    
                             4603 ; 2967 |
                             4604 ; 2968 |//$FILENAME settings_auto_shutdown_5minutes.src
                             4605 ; 2969 |#define RSRC_SETTINGS_AUTO_SHUTDOWN_5MINUTES 1259    
                             4606 ; 2970 |//$FILENAME vie_settings_auto_shutdown_5min.src
                             4607 ; 2971 |#define RSRC_VIE_SETTINGS_AUTO_SHUTDOWN_5MINUTES 1260    
                             4608 ; 2972 |
                             4609 ; 2973 |//$FILENAME settings_auto_shutdown_10minutes.src
                             4610 ; 2974 |#define RSRC_SETTINGS_AUTO_SHUTDOWN_10MINUTES 1261    
                             4611 ; 2975 |//$FILENAME vie_settings_auto_shutdown_10min.src
                             4612 ; 2976 |#define RSRC_VIE_SETTINGS_AUTO_SHUTDOWN_10MINUTES 1262    
                             4613 ; 2977 |
                             4614 ; 2978 |//$FILENAME settings_languages_eng.src
                             4615 ; 2979 |#define RSRC_SETTINGS_LANGUAGES_ENG 1263    
                             4616 ; 2980 |//$FILENAME settings_languages_vie.src
                             4617 ; 2981 |#define RSRC_SETTINGS_LANGUAGES_VIE 1264    
                             4618 ; 2982 |
                             4619 ; 2983 |//$FILENAME fraction_dot.src
                             4620 ; 2984 |#define RSRC_FRACTION_DOT 1265    
                             4621 ; 2985 |
                             4622 ; 2986 |//$FILENAME fm_background.src
                             4623 ; 2987 |#define RSRC_FM_BACKGROUND 1266    
                             4624 ; 2988 |//$FILENAME vie_fm_background.src
                             4625 ; 2989 |#define RSRC_VIE_FM_BACKGROUND 1267    
                             4626 ; 2990 |
                             4627 ; 2991 |//$FILENAME searching_please_wait.src
                             4628 ; 2992 |#define RSRC_SEARCHING_PLEASE_WAIT 1268    
                             4629 ; 2993 |//$FILENAME vie_searching_please_wait.src
                             4630 ; 2994 |#define RSRC_VIE_SEARCHING_PLEASE_WAIT 1269    
                             4631 ; 2995 |
                             4632 ; 2996 |//$FILENAME fm_auto_search.src
                             4633 ; 2997 |#define RSRC_FM_AUTO_SEARCH 1270    
                             4634 ; 2998 |//$FILENAME vie_fm_auto_search.src
                             4635 ; 2999 |#define RSRC_VIE_FM_AUTO_SEARCH 1271    
                             4636 ; 3000 |
                             4637 ; 3001 |//$FILENAME jvj_shutdown_player.src
                             4638 ; 3002 |#define RSRC_JVJ_SHUTDOWN_PLAYER 1272    
                             4639 ; 3003 |//$FILENAME vie_jvj_shutdown_player.src
                             4640 ; 3004 |#define RSRC_VIE_JVJ_SHUTDOWN_PLAYER 1273    
                             4641 ; 3005 |
                             4642 ; 3006 |#endif //IF (!@def(resources))
                             4643 ; 3007 |
                             4644 
                             4646 
                             4647 ; 13   |#include "buttons.h"
                             4648 
                             4650 
                             4651 ; 1    |#ifndef _BUTTONS_H
                             4652 ; 2    |#define _BUTTONS_H
                             4653 ; 3    |
                             4654 ; 4    |#include "types.h"
                             4655 
                             4657 
                             4658 ; 1    |////////////////////////////////////////////////////////////////////////////////
                             4659 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                             4660 ; 3    |//
                             4661 ; 4    |// Filename: types.h
                             4662 ; 5    |// Description: Standard data types
                             4663 ; 6    |////////////////////////////////////////////////////////////////////////////////
                             4664 ; 7    |
                             4665 ; 8    |#ifndef _TYPES_H
                             4666 ; 9    |#define _TYPES_H
                             4667 ; 10   |
                             4668 ; 11   |// TODO:  move this outta here!
                             4669 ; 12   |#if !defined(NOERROR)
                             4670 ; 13   |#define NOERROR 0
                             4671 ; 14   |#define SUCCESS 0
                             4672 ; 15   |#endif 
                             4673 ; 16   |#if !defined(SUCCESS)
                             4674 ; 17   |#define SUCCESS  0
                             4675 ; 18   |#endif
                             4676 ; 19   |#if !defined(ERROR)
                             4677 ; 20   |#define ERROR   -1
                             4678 ; 21   |#endif
                             4679 ; 22   |#if !defined(FALSE)
                             4680 ; 23   |#define FALSE 0
                             4681 ; 24   |#endif
                             4682 ; 25   |#if !defined(TRUE)
                             4683 ; 26   |#define TRUE  1
                             4684 ; 27   |#endif
                             4685 ; 28   |
                             4686 ; 29   |#if !defined(NULL)
                             4687 ; 30   |#define NULL 0
                             4688 ; 31   |#endif
                             4689 ; 32   |
                             4690 ; 33   |#define MAX_INT     0x7FFFFF
                             4691 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                             4692 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                             4693 ; 36   |#define MAX_ULONG   (-1) 
                             4694 ; 37   |
                             4695 ; 38   |#define WORD_SIZE   24              // word size in bits
                             4696 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                             4697 ; 40   |
                             4698 ; 41   |
                             4699 ; 42   |#define BYTE    unsigned char       // btVarName
                             4700 ; 43   |#define CHAR    signed char         // cVarName
                             4701 ; 44   |#define USHORT  unsigned short      // usVarName
                             4702 ; 45   |#define SHORT   unsigned short      // sVarName
                             4703 ; 46   |#define WORD    unsigned int        // wVarName
                             4704 ; 47   |#define INT     signed int          // iVarName
                             4705 ; 48   |#define DWORD   unsigned long       // dwVarName
                             4706 ; 49   |#define LONG    signed long         // lVarName
                             4707 ; 50   |#define BOOL    unsigned int        // bVarName
                             4708 ; 51   |#define FRACT   _fract              // frVarName
                             4709 ; 52   |#define LFRACT  long _fract         // lfrVarName
                             4710 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                             4711 ; 54   |#define FLOAT   float               // fVarName
                             4712 ; 55   |#define DBL     double              // dVarName
                             4713 ; 56   |#define ENUM    enum                // eVarName
                             4714 ; 57   |#define CMX     _complex            // cmxVarName
                             4715 ; 58   |typedef WORD UCS3;                   // 
                             4716 ; 59   |
                             4717 ; 60   |#define UINT16  unsigned short
                             4718 ; 61   |#define UINT8   unsigned char   
                             4719 ; 62   |#define UINT32  unsigned long
                             4720 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port exisiting code to only use 48 bit
                             4721 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port exisiting code to only use 48 bit
                             4722 ; 65   |#define WCHAR   UINT16
                             4723 ; 66   |
                             4724 ; 67   |//UINT128 is 16 bytes or 6 words
                             4725 ; 68   |typedef struct UINT128_3500 {   
                             4726 ; 69   |    int val[6];     
                             4727 ; 70   |} UINT128_3500;
                             4728 ; 71   |
                             4729 ; 72   |#define UINT128   UINT128_3500
                             4730 ; 73   |
                             4731 ; 74   |// Little endian word packed byte strings:   
                             4732 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                             4733 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                             4734 ; 77   |// Little endian word packed byte strings:   
                             4735 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                             4736 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                             4737 ; 80   |
                             4738 ; 81   |// Declare Memory Spaces To Use When Coding
                             4739 ; 82   |// A. Sector Buffers
                             4740 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                             4741 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                             4742 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                             4743 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                             4744 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                             4745 ; 88   |// B. Media DDI Memory
                             4746 ; 89   |#define MEDIA_DDI_MEM _Y
                             4747 ; 90   |
                             4748 ; 91   |
                             4749 ; 92   |
                             4750 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                             4751 ; 94   |// Examples of circular pointers:
                             4752 ; 95   |//    INT CIRC cpiVarName
                             4753 ; 96   |//    DWORD CIRC cpdwVarName
                             4754 ; 97   |
                             4755 ; 98   |#define RETCODE INT                 // rcVarName
                             4756 ; 99   |
                             4757 ; 100  |// generic bitfield structure
                             4758 ; 101  |struct Bitfield {
                             4759 ; 102  |    unsigned int B0  :1;
                             4760 ; 103  |    unsigned int B1  :1;
                             4761 ; 104  |    unsigned int B2  :1;
                             4762 ; 105  |    unsigned int B3  :1;
                             4763 ; 106  |    unsigned int B4  :1;
                             4764 ; 107  |    unsigned int B5  :1;
                             4765 ; 108  |    unsigned int B6  :1;
                             4766 ; 109  |    unsigned int B7  :1;
                             4767 ; 110  |    unsigned int B8  :1;
                             4768 ; 111  |    unsigned int B9  :1;
                             4769 ; 112  |    unsigned int B10 :1;
                             4770 ; 113  |    unsigned int B11 :1;
                             4771 ; 114  |    unsigned int B12 :1;
                             4772 ; 115  |    unsigned int B13 :1;
                             4773 ; 116  |    unsigned int B14 :1;
                             4774 ; 117  |    unsigned int B15 :1;
                             4775 ; 118  |    unsigned int B16 :1;
                             4776 ; 119  |    unsigned int B17 :1;
                             4777 ; 120  |    unsigned int B18 :1;
                             4778 ; 121  |    unsigned int B19 :1;
                             4779 ; 122  |    unsigned int B20 :1;
                             4780 ; 123  |    unsigned int B21 :1;
                             4781 ; 124  |    unsigned int B22 :1;
                             4782 ; 125  |    unsigned int B23 :1;
                             4783 ; 126  |};
                             4784 ; 127  |
                             4785 ; 128  |union BitInt {
                             4786 ; 129  |        struct Bitfield B;
                             4787 ; 130  |        int        I;
                             4788 ; 131  |};
                             4789 ; 132  |
                             4790 ; 133  |#define MAX_MSG_LENGTH 10
                             4791 ; 134  |struct CMessage
                             4792 ; 135  |{
                             4793 ; 136  |        unsigned int m_uLength;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  20

M:ADDR CODE           CYCLES LINE SOURCELINE
                             4794 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                             4795 ; 138  |};
                             4796 ; 139  |
                             4797 ; 140  |typedef struct {
                             4798 ; 141  |    WORD m_wLength;
                             4799 ; 142  |    WORD m_wMessage;
                             4800 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                             4801 ; 144  |} Message;
                             4802 ; 145  |
                             4803 ; 146  |struct MessageQueueDescriptor
                             4804 ; 147  |{
                             4805 ; 148  |        int *m_pBase;
                             4806 ; 149  |        int m_iModulo;
                             4807 ; 150  |        int m_iSize;
                             4808 ; 151  |        int *m_pHead;
                             4809 ; 152  |        int *m_pTail;
                             4810 ; 153  |};
                             4811 ; 154  |
                             4812 ; 155  |struct ModuleEntry
                             4813 ; 156  |{
                             4814 ; 157  |    int m_iSignaledEventMask;
                             4815 ; 158  |    int m_iWaitEventMask;
                             4816 ; 159  |    int m_iResourceOfCode;
                             4817 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                             4818 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescriptor *);
                             4819 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                             4820 ; 163  |    int m_uTimeOutHigh;
                             4821 ; 164  |    int m_uTimeOutLow;
                             4822 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                             4823 ; 166  |};
                             4824 ; 167  |
                             4825 ; 168  |union WaitMask{
                             4826 ; 169  |    struct B{
                             4827 ; 170  |        unsigned int m_bNone     :1;
                             4828 ; 171  |        unsigned int m_bMessage  :1;
                             4829 ; 172  |        unsigned int m_bTimer    :1;
                             4830 ; 173  |        unsigned int m_bButton   :1;
                             4831 ; 174  |    } B;
                             4832 ; 175  |    int I;
                             4833 ; 176  |} ;
                             4834 ; 177  |
                             4835 ; 178  |
                             4836 ; 179  |struct Button {
                             4837 ; 180  |        WORD wButtonEvent;
                             4838 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                             4839 ; 182  |};
                             4840 ; 183  |
                             4841 ; 184  |struct Message {
                             4842 ; 185  |        WORD wMsgLength;
                             4843 ; 186  |        WORD wMsgCommand;
                             4844 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                             4845 ; 188  |};
                             4846 ; 189  |
                             4847 ; 190  |union EventTypes {
                             4848 ; 191  |        struct CMessage msg;
                             4849 ; 192  |        struct Button Button ;
                             4850 ; 193  |        struct Message Message;
                             4851 ; 194  |};
                             4852 ; 195  |
                             4853 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                             4854 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                             4855 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                             4856 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                             4857 ; 200  |
                             4858 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                             4859 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                             4860 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                             4861 ; 204  |
                             4862 ; 205  |#if DEBUG
                             4863 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                             4864 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                             4865 ; 208  |#else 
                             4866 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rather than halt or reset. 
                             4867 ; 210  |#define DebugBuildAssert(x)    
                             4868 ; 211  |#endif
                             4869 ; 212  |
                             4870 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                             4871 ; 214  |//  #pragma asm
                             4872 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                             4873 ; 216  |//  #pragma endasm
                             4874 ; 217  |
                             4875 ; 218  |
                             4876 ; 219  |#ifdef COLOR_262K
                             4877 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b)) >> 2)    //262k
                             4878 ; 221  |#elif defined(COLOR_65K)
                             4879 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)) >> 3)  //65k
                             4880 ; 223  |#else
                             4881 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >> 4)
                             4882 ; 225  |#endif
                             4883 ; 226  |    
                             4884 ; 227  |#endif // #ifndef _TYPES_H
                             4885 
                             4887 
                             4888 ; 5    |
                             4889 ; 6    |//These must match the definintions in buttondefs.inc, otherwise the button presses will trigger
                             4890 ; 7    |//unexpected events.
                             4891 ; 8    |
                             4892 ; 9    |#define PR_RW           0
                             4893 ; 10   |#define PH_RW                   1
                             4894 ; 11   |#define PR_FF           2
                             4895 ; 12   |#define PH_FF           3
                             4896 ; 13   |#define PR_MENU         4
                             4897 ; 14   |#define PH_MENU         5
                             4898 ; 15   |#define PR_RV           6
                             4899 ; 16   |#define PH_RV           7
                             4900 ; 17   |#define PR_PLAY                 8
                             4901 ; 18   |#define PH_PLAY         9
                             4902 ; 19   |#define PR_HOLD         10
                             4903 ; 20   |#define PH_HOLD         11
                             4904 ; 21   |#define PR_VOL_DOWN     12
                             4905 ; 22   |#define PR_VOL_UP       13
                             4906 ; 23   |
                             4907 ; 24   |
                             4908 ; 25   |
                             4909 ; 26   |
                             4910 ; 27   |#define PH_VOL_DOWN     14
                             4911 ; 28   |#define PH_VOL_UP       15
                             4912 ; 29   |#define PR_MODE         24
                             4913 ; 30   |#define PR_STOP                 25
                             4914 ; 31   |#define PH_STOP         26
                             4915 ; 32   |#define PR_RECORD      27
                             4916 ; 33   |#define PH_RECORD       28
                             4917 ; 34   |#define PR_AB           33
                             4918 ; 35   |#define PR_ERASE        34
                             4919 ; 36   |#define PH_ERASE        35
                             4920 ; 37   |#define PR_EQ           36
                             4921 ; 38   |#define PH_EQ       37
                             4922 ; 39   |
                             4923 ; 40   |
                             4924 ; 41   |
                             4925 ; 42   |
                             4926 ; 43   |extern WORD g_wLastButton;
                             4927 ; 44   |
                             4928 ; 45   |#endif //_BUTTONS_H
                             4929 
                             4931 
                             4932 ; 14   |#include "menus.h"
                             4933 
                             4935 
                             4936 ; 1    |#ifndef _MENU_H
                             4937 ; 2    |#define _MENU_H
                             4938 ; 3    |
                             4939 ; 4    |#include "types.h"
                             4940 
                             4942 
                             4943 ; 1    |////////////////////////////////////////////////////////////////////////////////
                             4944 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                             4945 ; 3    |//
                             4946 ; 4    |// Filename: types.h
                             4947 ; 5    |// Description: Standard data types
                             4948 ; 6    |////////////////////////////////////////////////////////////////////////////////
                             4949 ; 7    |
                             4950 ; 8    |#ifndef _TYPES_H
                             4951 ; 9    |#define _TYPES_H
                             4952 ; 10   |
                             4953 ; 11   |// TODO:  move this outta here!
                             4954 ; 12   |#if !defined(NOERROR)
                             4955 ; 13   |#define NOERROR 0
                             4956 ; 14   |#define SUCCESS 0
                             4957 ; 15   |#endif 
                             4958 ; 16   |#if !defined(SUCCESS)
                             4959 ; 17   |#define SUCCESS  0
                             4960 ; 18   |#endif
                             4961 ; 19   |#if !defined(ERROR)
                             4962 ; 20   |#define ERROR   -1
                             4963 ; 21   |#endif
                             4964 ; 22   |#if !defined(FALSE)
                             4965 ; 23   |#define FALSE 0
                             4966 ; 24   |#endif
                             4967 ; 25   |#if !defined(TRUE)
                             4968 ; 26   |#define TRUE  1
                             4969 ; 27   |#endif
                             4970 ; 28   |
                             4971 ; 29   |#if !defined(NULL)
                             4972 ; 30   |#define NULL 0
                             4973 ; 31   |#endif
                             4974 ; 32   |
                             4975 ; 33   |#define MAX_INT     0x7FFFFF
                             4976 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                             4977 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                             4978 ; 36   |#define MAX_ULONG   (-1) 
                             4979 ; 37   |
                             4980 ; 38   |#define WORD_SIZE   24              // word size in bits
                             4981 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                             4982 ; 40   |
                             4983 ; 41   |
                             4984 ; 42   |#define BYTE    unsigned char       // btVarName
                             4985 ; 43   |#define CHAR    signed char         // cVarName
                             4986 ; 44   |#define USHORT  unsigned short      // usVarName
                             4987 ; 45   |#define SHORT   unsigned short      // sVarName
                             4988 ; 46   |#define WORD    unsigned int        // wVarName
                             4989 ; 47   |#define INT     signed int          // iVarName
                             4990 ; 48   |#define DWORD   unsigned long       // dwVarName
                             4991 ; 49   |#define LONG    signed long         // lVarName
                             4992 ; 50   |#define BOOL    unsigned int        // bVarName
                             4993 ; 51   |#define FRACT   _fract              // frVarName
                             4994 ; 52   |#define LFRACT  long _fract         // lfrVarName
                             4995 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                             4996 ; 54   |#define FLOAT   float               // fVarName
                             4997 ; 55   |#define DBL     double              // dVarName
                             4998 ; 56   |#define ENUM    enum                // eVarName
                             4999 ; 57   |#define CMX     _complex            // cmxVarName
                             5000 ; 58   |typedef WORD UCS3;                   // 
                             5001 ; 59   |
                             5002 ; 60   |#define UINT16  unsigned short
                             5003 ; 61   |#define UINT8   unsigned char   
                             5004 ; 62   |#define UINT32  unsigned long
                             5005 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port exisiting code to only use 48 bit
                             5006 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port exisiting code to only use 48 bit
                             5007 ; 65   |#define WCHAR   UINT16
                             5008 ; 66   |
                             5009 ; 67   |//UINT128 is 16 bytes or 6 words
                             5010 ; 68   |typedef struct UINT128_3500 {   
                             5011 ; 69   |    int val[6];     
                             5012 ; 70   |} UINT128_3500;
                             5013 ; 71   |
                             5014 ; 72   |#define UINT128   UINT128_3500
                             5015 ; 73   |
                             5016 ; 74   |// Little endian word packed byte strings:   
                             5017 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                             5018 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                             5019 ; 77   |// Little endian word packed byte strings:   
                             5020 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                             5021 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                             5022 ; 80   |
                             5023 ; 81   |// Declare Memory Spaces To Use When Coding
                             5024 ; 82   |// A. Sector Buffers
                             5025 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                             5026 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                             5027 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                             5028 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                             5029 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                             5030 ; 88   |// B. Media DDI Memory
                             5031 ; 89   |#define MEDIA_DDI_MEM _Y
                             5032 ; 90   |
                             5033 ; 91   |
                             5034 ; 92   |
                             5035 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                             5036 ; 94   |// Examples of circular pointers:
                             5037 ; 95   |//    INT CIRC cpiVarName
                             5038 ; 96   |//    DWORD CIRC cpdwVarName
                             5039 ; 97   |
                             5040 ; 98   |#define RETCODE INT                 // rcVarName
                             5041 ; 99   |
                             5042 ; 100  |// generic bitfield structure
                             5043 ; 101  |struct Bitfield {
                             5044 ; 102  |    unsigned int B0  :1;
                             5045 ; 103  |    unsigned int B1  :1;
                             5046 ; 104  |    unsigned int B2  :1;
                             5047 ; 105  |    unsigned int B3  :1;
                             5048 ; 106  |    unsigned int B4  :1;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  21

M:ADDR CODE           CYCLES LINE SOURCELINE
                             5049 ; 107  |    unsigned int B5  :1;
                             5050 ; 108  |    unsigned int B6  :1;
                             5051 ; 109  |    unsigned int B7  :1;
                             5052 ; 110  |    unsigned int B8  :1;
                             5053 ; 111  |    unsigned int B9  :1;
                             5054 ; 112  |    unsigned int B10 :1;
                             5055 ; 113  |    unsigned int B11 :1;
                             5056 ; 114  |    unsigned int B12 :1;
                             5057 ; 115  |    unsigned int B13 :1;
                             5058 ; 116  |    unsigned int B14 :1;
                             5059 ; 117  |    unsigned int B15 :1;
                             5060 ; 118  |    unsigned int B16 :1;
                             5061 ; 119  |    unsigned int B17 :1;
                             5062 ; 120  |    unsigned int B18 :1;
                             5063 ; 121  |    unsigned int B19 :1;
                             5064 ; 122  |    unsigned int B20 :1;
                             5065 ; 123  |    unsigned int B21 :1;
                             5066 ; 124  |    unsigned int B22 :1;
                             5067 ; 125  |    unsigned int B23 :1;
                             5068 ; 126  |};
                             5069 ; 127  |
                             5070 ; 128  |union BitInt {
                             5071 ; 129  |        struct Bitfield B;
                             5072 ; 130  |        int        I;
                             5073 ; 131  |};
                             5074 ; 132  |
                             5075 ; 133  |#define MAX_MSG_LENGTH 10
                             5076 ; 134  |struct CMessage
                             5077 ; 135  |{
                             5078 ; 136  |        unsigned int m_uLength;
                             5079 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                             5080 ; 138  |};
                             5081 ; 139  |
                             5082 ; 140  |typedef struct {
                             5083 ; 141  |    WORD m_wLength;
                             5084 ; 142  |    WORD m_wMessage;
                             5085 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                             5086 ; 144  |} Message;
                             5087 ; 145  |
                             5088 ; 146  |struct MessageQueueDescriptor
                             5089 ; 147  |{
                             5090 ; 148  |        int *m_pBase;
                             5091 ; 149  |        int m_iModulo;
                             5092 ; 150  |        int m_iSize;
                             5093 ; 151  |        int *m_pHead;
                             5094 ; 152  |        int *m_pTail;
                             5095 ; 153  |};
                             5096 ; 154  |
                             5097 ; 155  |struct ModuleEntry
                             5098 ; 156  |{
                             5099 ; 157  |    int m_iSignaledEventMask;
                             5100 ; 158  |    int m_iWaitEventMask;
                             5101 ; 159  |    int m_iResourceOfCode;
                             5102 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                             5103 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescriptor *);
                             5104 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                             5105 ; 163  |    int m_uTimeOutHigh;
                             5106 ; 164  |    int m_uTimeOutLow;
                             5107 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                             5108 ; 166  |};
                             5109 ; 167  |
                             5110 ; 168  |union WaitMask{
                             5111 ; 169  |    struct B{
                             5112 ; 170  |        unsigned int m_bNone     :1;
                             5113 ; 171  |        unsigned int m_bMessage  :1;
                             5114 ; 172  |        unsigned int m_bTimer    :1;
                             5115 ; 173  |        unsigned int m_bButton   :1;
                             5116 ; 174  |    } B;
                             5117 ; 175  |    int I;
                             5118 ; 176  |} ;
                             5119 ; 177  |
                             5120 ; 178  |
                             5121 ; 179  |struct Button {
                             5122 ; 180  |        WORD wButtonEvent;
                             5123 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                             5124 ; 182  |};
                             5125 ; 183  |
                             5126 ; 184  |struct Message {
                             5127 ; 185  |        WORD wMsgLength;
                             5128 ; 186  |        WORD wMsgCommand;
                             5129 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                             5130 ; 188  |};
                             5131 ; 189  |
                             5132 ; 190  |union EventTypes {
                             5133 ; 191  |        struct CMessage msg;
                             5134 ; 192  |        struct Button Button ;
                             5135 ; 193  |        struct Message Message;
                             5136 ; 194  |};
                             5137 ; 195  |
                             5138 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                             5139 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                             5140 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                             5141 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                             5142 ; 200  |
                             5143 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                             5144 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                             5145 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                             5146 ; 204  |
                             5147 ; 205  |#if DEBUG
                             5148 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                             5149 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                             5150 ; 208  |#else 
                             5151 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rather than halt or reset. 
                             5152 ; 210  |#define DebugBuildAssert(x)    
                             5153 ; 211  |#endif
                             5154 ; 212  |
                             5155 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                             5156 ; 214  |//  #pragma asm
                             5157 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                             5158 ; 216  |//  #pragma endasm
                             5159 ; 217  |
                             5160 ; 218  |
                             5161 ; 219  |#ifdef COLOR_262K
                             5162 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b)) >> 2)    //262k
                             5163 ; 221  |#elif defined(COLOR_65K)
                             5164 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)) >> 3)  //65k
                             5165 ; 223  |#else
                             5166 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >> 4)
                             5167 ; 225  |#endif
                             5168 ; 226  |    
                             5169 ; 227  |#endif // #ifndef _TYPES_H
                             5170 
                             5172 
                             5173 ; 5    |
                             5174 ; 6    |#define TIMER_ANIMATE           0
                             5175 ; 7    |#define TIMER_AUTO_SHUTDOWN     1
                             5176 ; 8    |#define TIMER_BATT_CHK          2
                             5177 ; 9    |#define TIMER_SONG_CHANGE       3
                             5178 ; 10   |#define TIMER_TUNER                             4
                             5179 ; 11   |#define TIMER_BACKLIGHT                 5
                             5180 ; 12   |#define TIMER_FFRWND                6
                             5181 ; 13   |#define TIMER_BATTERY_CHARGER   7
                             5182 ; 14   |#define TIMER_TIMEDATE                  8
                             5183 ; 15   |#define TIMER_JPEG_DECODER_CALLBACK 6 //shared with TIMER_FFRWND since they won't use together
                             5184 ; 16   |#define TIMER_APIC_UPDATE               9
                             5185 ; 17   |
                             5186 ; 18   |#define MENU_MSG_ANIMATE            MENU_LAST_MSG_ID+1
                             5187 ; 19   |#define MENU_MSG_AUTOSHUTDOWN       MENU_LAST_MSG_ID+2
                             5188 ; 20   |#define MENU_SONG_CHANGE_TIMEOUT    MENU_LAST_MSG_ID+3
                             5189 ; 21   |#define MENU_TUNER_READY                        MENU_LAST_MSG_ID+4
                             5190 ; 22   |#define MENU_MSG_TURN_OFF_BACKLIGHT MENU_LAST_MSG_ID+5
                             5191 ; 23   |#define MENU_MSG_SEND_FF            MENU_LAST_MSG_ID+6
                             5192 ; 24   |#define MENU_MSG_SEND_RWND          MENU_LAST_MSG_ID+7
                             5193 ; 25   |#define MENU_BATTERY_CHARGER_TIMEOUT  MENU_LAST_MSG_ID+8
                             5194 ; 26   |#define MENU_MSG_REFRESH_TIMEDATE       MENU_LAST_MSG_ID+9
                             5195 ; 27   |#ifdef USE_PLAYLIST3
                             5196 ; 28   |#define MENU_PAGE_ITEM_COUNT    (4)
                             5197 ; 29   |#define MENU_ITEM_HEIGHT                (8)
                             5198 ; 30   |#define MENU_ITEM_X_OFFSET      (0)
                             5199 ; 31   |#define MENU_ITEM_Y_OFFSET      (16)
                             5200 ; 32   |
                             5201 ; 33   |#define PLAYLIST_ENABLE         (0)
                             5202 ; 34   |#endif
                             5203 ; 35   |#define ANIMATE_PERIOD          (100)
                             5204 ; 36   |#define MENU_MSG_JPEG_CALLBACK            MENU_LAST_MSG_ID+10
                             5205 ; 37   |#define MENU_JPEG_THUMBNAIL_CURSOR  MENU_LAST_MSG_ID+11
                             5206 ; 38   |#define MENU_JPEG_NEXT_PICTURE          MENU_LAST_MSG_ID+12
                             5207 ; 39   |#define MENU_MSG_APIC_UPDATE            MENU_LAST_MSG_ID+13
                             5208 ; 40   |#ifdef USE_PLAYLIST5
                             5209 ; 41   |#define MENU_MSG_PL5_PLAY_SONG          MENU_LAST_MSG_ID+14
                             5210 ; 42   |#endif
                             5211 ; 43   |
                             5212 ; 44   |#define MENU_BATTERY_CHARGER_TIMEOUT  MENU_LAST_MSG_ID+8
                             5213 ; 45   |#define FILE_NAME_BUFFER_SIZE  7
                             5214 ; 46   |#define TIMER_JPEG_DECODER_TIMEOUT_MS 5
                             5215 ; 47   |
                             5216 ; 48   |// used with shutdown menu
                             5217 ; 49   |// FORCESHUTDOWN does not allow abort
                             5218 ; 50   |// USERSHUTDOWN allows user abort if PH_STOP is not held long enough
                             5219 ; 51   |#define FORCESHUTDOWN                   TRUE
                             5220 ; 52   |#define USERSHUTDOWN                    FALSE
                             5221 ; 53   |
                             5222 ; 54   |// if low battery display low battery message
                             5223 ; 55   |#define LOWBATT                                 TRUE
                             5224 ; 56   |#define REGBATT                                 FALSE
                             5225 ; 57   |
                             5226 ; 58   |//Backlight Define Statements
                             5227 ; 59   |#ifdef CLCD
                             5228 ; 60   |#ifdef CLCD_16BIT
                             5229 ; 61   |#define BACKLIGHT_CONTROL_REGISTER              HW_PWM_CH0AR.I
                             5230 ; 62   |#define BACKLIGHT_CONTROL_REGISTER_ENABLE       HW_GP0ENR.B.B9  //PWM2
                             5231 ; 63   |#define BACKLIGHT_CONTROL_REGISTER_DIRECTION    HW_GP0DOER.B.B9
                             5232 ; 64   |#define BACKLIGHT_ON                            0x06C000
                             5233 ; 65   |#define BACKLIGHT_OFF                           0x024000
                             5234 ; 66   |#else
                             5235 ; 67   |#define BACKLIGHT_CONTROL_REGISTER              HW_PWM_CH2AR.I
                             5236 ; 68   |#define BACKLIGHT_CONTROL_REGISTER_ENABLE       HW_GP0ENR.B.B9  //PWM2
                             5237 ; 69   |#define BACKLIGHT_CONTROL_REGISTER_DIRECTION    HW_GP0DOER.B.B9
                             5238 ; 70   |#define BACKLIGHT_ON                            0x006000
                             5239 ; 71   |#define BACKLIGHT_OFF                           0x002000
                             5240 ; 72   |#endif
                             5241 ; 73   |#else
                             5242 ; 74   |#define BACKLIGHT_CONTROL_REGISTER              HW_GP0DOR.B.B9
                             5243 ; 75   |#define BACKLIGHT_CONTROL_REGISTER_ENABLE       HW_GP0ENR.B.B9
                             5244 ; 76   |#define BACKLIGHT_CONTROL_REGISTER_DIRECTION    HW_GP0DOER.B.B9
                             5245 ; 77   |#define BACKLIGHT_ON                            TRUE
                             5246 ; 78   |#define BACKLIGHT_OFF                           FALSE
                             5247 ; 79   |#endif
                             5248 ; 80   |#define BACKLIGHT_TIME                                          5000            //5 seconds
                             5249 ; 81   |
                             5250 ; 82   |// used with NextEQ / NextPlayMode to indicate direction
                             5251 ; 83   |#define INCREMENT 1
                             5252 ; 84   |#define DECREMENT 0
                             5253 ; 85   |
                             5254 ; 86   |//These two sit outside the boundary of MENU_FIRST and MENU_LAST simply because they're
                             5255 ; 87   |//states that aren't included in the displayed list.
                             5256 ; 88   |#define MENU_EXIT       101
                             5257 ; 89   |#define MENU_MAIN       100
                             5258 ; 90   |
                             5259 ; 91   |// menu flags
                             5260 ; 92   |#define MENU_FLAG_POWER_DOWN_ENABLED    B0      // when clear, disable tracking
                             5261 ; 93   |#define MENU_FLAG_ESCAPE_TO_MUSIC               B1      // when set, escape all menu nesting to music
                             5262 ; 94   |#define MENU_FLAG_SAVE_CHANGES          B2  // true if fast escape interrupted by save changes?
                             5263 ; 95   |#if (defined USE_PLAYLIST3) || (defined USE_PLAYLIST5)
                             5264 ; 96   |#define MENU_FLAG_ESCAPE_TO_RECORD              B2      // when set, escape all menu nesting to voice/fm menu and start recording
                             5265 ; 97   |#define MENU_FLAG_RETURN_TO_MUSIC               B3      // when set, escape all menu nesting to music
                             5266 ; 98   |#endif
                             5267 ; 99   |
                             5268 ; 100  |#define LANGUAGES_ENG   0
                             5269 ; 101  |#define LANGUAGES_VIE   1
                             5270 ; 102  |#define LANGUAGES_FIRST LANGUAGES_ENG
                             5271 ; 103  |#define LANGUAGES_LAST          LANGUAGES_VIE
                             5272 ; 104  |
                             5273 ; 105  |// 1 word menu variable -- bit flags
                             5274 ; 106  |extern struct Bitfield g_MenuFlags;
                             5275 ; 107  |
                             5276 ; 108  |// This data type is declared in mainmenu.c, but is externed here for all other menus.
                             5277 ; 109  |extern union EventTypes gEventInfo;
                             5278 ; 110  |
                             5279 ; 111  |//each menu should set g_iCurrentMenu to make sure the menu icon shows up correctly.
                             5280 ; 112  |extern INT g_iCurrentMenu;
                             5281 ; 113  |
                             5282 ; 114  |//Backlight State
                             5283 ; 115  |extern INT g_iBackLightState;
                             5284 ; 116  |
                             5285 ; 117  |//Language state
                             5286 ; 118  |extern INT g_iLanguage;
                             5287 ; 119  |
                             5288 ; 120  |//Export all Menu prototypes for calls allowed from other code banks
                             5289 ; 121  |void _reentrant UserTask(int a, int b, int *pPtr);
                             5290 ; 122  |_reentrant INT ShutdownMenu( INT iIgnored1, INT iIgnored2, INT *pPtr);
                             5291 ; 123  |_reentrant INT SplashScreen( INT iResource, INT iMilliseconds, INT *pPtr);
                             5292 ; 124  |int _reentrant MusicMenu(INT a, INT b, INT *c);
                             5293 ; 125  |#ifdef USE_PLAYLIST3
                             5294 ; 126  |int _reentrant PlayMusicMenu(INT a, INT b, INT *c);
                             5295 ; 127  |int _reentrant NewMusicMenu(INT a, INT b, INT *c);
                             5296 ; 128  |int _reentrant BrowseMenu(INT a, INT b, INT *c);
                             5297 ; 129  |#endif // #ifdef USE_PLAYLIST3
                             5298 ; 130  |#ifdef MOTION_VIDEO
                             5299 ; 131  |int _reentrant MotionVideoMenu(INT a, INT b, INT *c);
                             5300 ; 132  |#endif
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  22

M:ADDR CODE           CYCLES LINE SOURCELINE
                             5301 ; 133  |#ifdef JPEG_APP
                             5302 ; 134  |int _reentrant JpegDisplayMenu(int a, int b, int *pPtr);
                             5303 ; 135  |int _reentrant JpegManualMenu(int a, int b, int *pPtr);
                             5304 ; 136  |int _reentrant JpegSlideshowMenu(int a, int b, int *pPtr);
                             5305 ; 137  |int _reentrant JpegThumbnailMenu(int a, int b, int *pPtr);
                             5306 ; 138  |#endif
                             5307 ; 139  |int _reentrant SpectrogramMenu(INT a, INT b, INT *pPtr);
                             5308 ; 140  |int _reentrant VoiceMenu(int a, int b, int *c);
                             5309 ; 141  |int _reentrant SettingsMenu(int a, int b, int *pPtr);
                             5310 ; 142  |int _reentrant EqMenu(int a, int b, int *pPtr);
                             5311 ; 143  |int _reentrant SendEQ(int iCurrentEQ, int b, int *pPtr);
                             5312 ; 144  |
                             5313 ; 145  |int _reentrant PlayModeMenu(int a, int b, int *pPtr);
                             5314 ; 146  |int _reentrant NextPlayMode(int iDirection, int b, int *c);
                             5315 ; 147  |int _reentrant ContrastMenu(int a, int b, int *pPtr);
                             5316 ; 148  |int _reentrant AboutMenu(int a, int b, int *pPtr);
                             5317 ; 149  |#ifdef USE_PLAYLIST5
                             5318 ; 150  |int _reentrant BrowseMenu(INT a, INT b, INT *c);
                             5319 ; 151  |#endif
                             5320 ; 152  |int _reentrant DeleteMenu(int a, int b, int *pPtr);
                             5321 ; 153  |int _reentrant PwrSavingsMenu(int a, int b, int *pPtr);
                             5322 ; 154  |int _reentrant BackLightMenu(int a, int b, int *pPtr);
                             5323 ; 155  |int _reentrant RecordSettingsMenu(int a, int b, int *pPtr);
                             5324 ; 156  |int _reentrant TimeDateMenu(int a, int b, int *pPtr);
                             5325 ; 157  |int _reentrant SetTimeMenu(int a, int b, int *pPtr);
                             5326 ; 158  |int _reentrant SetDateMenu(int a, int b, int *pPtr);
                             5327 ; 159  |
                             5328 ; 160  |int _reentrant TestMenu(int a, int b, int *pPtr);
                             5329 ; 161  |void _reentrant RecordTestMenu(void);
                             5330 ; 162  |
                             5331 ; 163  |int _reentrant FMTunerMenu(int a, int b, int *c);
                             5332 ; 164  |int _reentrant InitPlayerStateMachine(int iEvent, int iIgnored, int *pMessagePtr);
                             5333 ; 165  |int _reentrant HandlePlayerStateMachine(int iEvent, int iIgnored, int *pMessagePtr);
                             5334 ; 166  |int _reentrant ExitPlayerStateMachine(int iEvent, int iIgnored, int *pMessagePtr);
                             5335 ; 167  |_reentrant int InitRecorderStateMachine(int EncodingType, int InputSource, int *c);
                             5336 ; 168  |_reentrant int HandleRecorderStateMachine(int a, int b, int *c);
                             5337 ; 169  |_reentrant int ExitRecorderStateMachine(int InputSource, int b, int *c);
                             5338 ; 170  |int _reentrant NextEQ(INT iDirection, INT b, INT *c);
                             5339 ; 171  |_reentrant INT RecordVoiceFile(INT a, INT b, INT *pPtr);
                             5340 ; 172  |_reentrant int RefreshDisplay           ( int iDisplayHint, int a, int *pPtr);
                             5341 ; 173  |_reentrant void DisplayClearDisplay      ( int iDisplayHint, int a, int *pPtr);
                             5342 ; 174  |_reentrant int DisplayEQIcon            ( int iDisplayHint, int a, int *pPtr);
                             5343 ; 175  |_reentrant int DisplayVolume            ( int iDisplayHint, int a, int *pPtr);
                             5344 ; 176  |_reentrant int DisplayShutdownProgress  ( int iDisplayHint, int a, int *pPtr);
                             5345 ; 177  |_reentrant int DisplayDefragmentstore  ( int iDisplayHint, int a, int *pPtr);
                             5346 ; 178  |_reentrant int DisplayKickOff           ( int iDisplayHint, int a, int *pPtr);
                             5347 ; 179  |_reentrant int DisplayKickOffLocked     ( int iDisplayHint, int a, int *pPtr);
                             5348 ; 180  |_reentrant void DisplayLockIcon          ( int iDisplayHint, int a, int *pPtr);
                             5349 ; 181  |_reentrant void ChangePlaySet(INT mode);
                             5350 ; 182  |void _reentrant UpdateAutoShutdownTimer (void);
                             5351 ; 183  |int _reentrant SetPwrSetting (int iCurrentPwrSetting, int b, int *pPtr);
                             5352 ; 184  |int  _reentrant SendPlayMode(int iCurrentPlayMode, int b, int *pPtr);
                             5353 ; 185  |_reentrant int DeleteFilePrompt(int a,int b, int *pPtr);
                             5354 ; 186  |#endif
                             5355 ; 187  |
                             5356 
                             5358 
                             5359 ; 15   |#include "mainmenu.h"
                             5360 
                             5362 
                             5363 ; 1    |#ifndef _MAIN_MENU_H
                             5364 ; 2    |#define _MAIN_MENU_H
                             5365 ; 3    |
                             5366 ; 4    |// menus in mainmenu
                             5367 ; 5    |#define MAINMENU_FIRST  0
                             5368 ; 6    |
                             5369 ; 7    |enum _MENU_ID
                             5370 ; 8    |{
                             5371 ; 9    |        MENU_MUSIC = 0,
                             5372 ; 10   |#ifdef JPEG_APP
                             5373 ; 11   |        MENU_JPEG_DISPLAY,
                             5374 ; 12   |#endif
                             5375 ; 13   |#ifdef MOTION_VIDEO
                             5376 ; 14   |        MENU_MVIDEO,
                             5377 ; 15   |#endif
                             5378 ; 16   |        MENU_VOICE,
                             5379 ; 17   |
                             5380 ; 18   |/*This version does not use PL5
                             5381 ; 19   |#ifdef USE_PLAYLIST5
                             5382 ; 20   |#ifndef REMOVE_FM
                             5383 ; 21   |    MENU_FMREC,
                             5384 ; 22   |#endif
                             5385 ; 23   |    MENU_LINEIN,
                             5386 ; 24   |#ifdef AUDIBLE
                             5387 ; 25   |        MENU_AUDIBLE,
                             5388 ; 26   |#endif
                             5389 ; 27   |#endif  // #ifdef USE_PLAYLIST5
                             5390 ; 28   |*/
                             5391 ; 29   |
                             5392 ; 30   |#ifdef USE_PLAYLIST3
                             5393 ; 31   |#ifdef AUDIBLE
                             5394 ; 32   |        MENU_AUDIBLE,
                             5395 ; 33   |#endif
                             5396 ; 34   |#endif
                             5397 ; 35   |#ifndef REMOVE_FM
                             5398 ; 36   |        MENU_FMTUNER,
                             5399 ; 37   |#endif
                             5400 ; 38   |        MENU_RECORD,
                             5401 ; 39   |        MENU_SETTINGS,
                             5402 ; 40   |        MENU_SHUTDOWN,
                             5403 ; 41   |        MENU_TIME_DATE,
                             5404 ; 42   |        MENU_AB,
                             5405 ; 43   |        MENU_DELETE,
                             5406 ; 44   |        MENU_ABOUT,
                             5407 ; 45   |#ifdef SPECTRUM_ANAL
                             5408 ; 46   |        MENU_SPECTROGRAM,
                             5409 ; 47   |#endif
                             5410 ; 48   |        MENU_MAIN_EXIT
                             5411 ; 49   |};
                             5412 ; 50   |
                             5413 ; 51   |
                             5414 ; 52   |#define MAINMENU_LAST    MENU_MAIN_EXIT
                             5415 ; 53   |#define MAINMENU_COUNT  (MAINMENU_LAST+1)
                             5416 ; 54   |
                             5417 ; 55   |#ifdef S6B33B0A_LCD
                             5418 ; 56   |#define MAINMENU_PAGE1_COUNT    MAINMENU_COUNT
                             5419 ; 57   |#endif
                             5420 ; 58   |
                             5421 ; 59   |#ifdef SED15XX_LCD
                             5422 ; 60   |#define MAINMENU_PAGE1_COUNT    4
                             5423 ; 61   |#endif
                             5424 ; 62   |
                             5425 ; 63   |
                             5426 ; 64   |// Media error constants
                             5427 ; 65   |// Each device gets 5 bits for error codes, in the global g_FSinitErrorCode.
                             5428 ; 66   |// If there is no external device, the internal device uses bits 0-4.  If there
                             5429 ; 67   |// is an external device, the internal device is shifted up 5 bits (to bits 5-9),
                             5430 ; 68   |// and the external device uses bits 0-4.  (More than one external device is not
                             5431 ; 69   |// supported in the current code.)
                             5432 ; 70   |
                             5433 ; 71   |#define ERROR_ON_INTERNAL_MEDIA         0x0F
                             5434 ; 72   |#define INTERNAL_MEDIA_NOT_SIGMATEL_FORMAT      0x010
                             5435 ; 73   |
                             5436 ; 74   |#define ERROR_ON_EXTERNAL_MEDIA                         0x0E
                             5437 ; 75   |#define EXTERNAL_MEDIA_NOT_SIGMATEL_FORMAT      0x010
                             5438 ; 76   |
                             5439 ; 77   |#define ERROR_ON_INTERNAL_MEDIA_SHIFTED         0x01E0
                             5440 ; 78   |#define INTERNAL_MEDIA_NOT_SIGMATEL_FORMAT_SHIFTED      0x020
                             5441 ; 79   |
                             5442 ; 80   |#ifdef USE_PLAYLIST3
                             5443 ; 81   |extern INT  g_current_index;
                             5444 ; 82   |extern INT  g_current_size;
                             5445 ; 83   |extern _packed BYTE g_strMusicLib_FilePath[];
                             5446 ; 84   |extern _packed BYTE g_strMusicLib_SecTable_FilePath[];
                             5447 ; 85   |extern INT  g_iFileHandle;
                             5448 ; 86   |extern INT  g_ML_save_on_exit;
                             5449 ; 87   |extern WORD g_rsrc_TimeDate_CodeBank;
                             5450 ; 88   |#endif  // USE_PLAYLIST3
                             5451 ; 89   |
                             5452 ; 90   |////////////////////////////////////////////////////////////////////////////////
                             5453 ; 91   |//  Prototypes
                             5454 ; 92   |////////////////////////////////////////////////////////////////////////////////
                             5455 ; 93   |#ifdef USE_PLAYLIST3
                             5456 ; 94   |void _reentrant ML_building_engine_init(void);
                             5457 ; 95   |#endif  // USE_PLAYLIST3
                             5458 ; 96   |
                             5459 ; 97   |#endif
                             5460 
                             5462 
                             5463 ; 16   |#include "settingsmenu.h"
                             5464 
                             5466 
                             5467 ; 1    |#ifndef _SETTINGS_MENU_H
                             5468 ; 2    |#define _SETTINGS_MENU_H
                             5469 ; 3    |
                             5470 ; 4    |// menus in settings menu
                             5471 ; 5    |// defines order of selection
                             5472 ; 6    |#define SETTINGSMENU_FIRST  0
                             5473 ; 7    |
                             5474 ; 8    |enum _MENUSETTING_ID
                             5475 ; 9    |{
                             5476 ; 10   |MENU_EQ = 0,
                             5477 ; 11   |MENU_PLAYMODE,
                             5478 ; 12   |MENU_CONTRAST,
                             5479 ; 13   |MENU_PWRSAVINGS,
                             5480 ; 14   |#ifdef BACKLIGHT
                             5481 ; 15   |MENU_BACKLIGHT,
                             5482 ; 16   |#endif
                             5483 ; 17   |MENU_RECORD_SETTINGS,
                             5484 ; 18   |MENU_SET_TIME,
                             5485 ; 19   |MENU_SET_DATE,
                             5486 ; 20   | #ifdef WOW
                             5487 ; 21   |MENU_WOW,
                             5488 ; 22   | #endif
                             5489 ; 23   |MENU_SETTINGS_EXIT
                             5490 ; 24   |#ifndef BACKLIGHT
                             5491 ; 25   |,MENU_BACKLIGHT
                             5492 ; 26   |#endif
                             5493 ; 27   |};
                             5494 ; 28   |
                             5495 ; 29   |#define SETTINGSMENU_LAST   MENU_SETTINGS_EXIT
                             5496 ; 30   |#define SETTINGSMENU_COUNT  (SETTINGSMENU_LAST+1)
                             5497 ; 31   |        
                             5498 ; 32   |#ifdef S6B33B0A_LCD
                             5499 ; 33   |#define SETTINGSMENU_PAGE1_COUNT        SETTINGSMENU_COUNT
                             5500 ; 34   |#endif
                             5501 ; 35   |
                             5502 ; 36   |#ifdef SED15XX_LCD
                             5503 ; 37   |#define SETTINGSMENU_PAGE1_COUNT        4
                             5504 ; 38   |#endif
                             5505 ; 39   |
                             5506 ; 40   |#endif
                             5507 
                             5509 
                             5510 ; 17   |#include "display.h"
                             5511 
                             5513 
                             5514 ; 1    |#ifndef _DISPLAY_H
                             5515 ; 2    |#define _DISPLAY_H
                             5516 ; 3    |
                             5517 ; 4    |//Display bits
                             5518 ; 5    |#define DISPLAY_CLEAR_DISPLAY_BITPOS        0
                             5519 ; 6    |
                             5520 ; 7    |#define DISPLAY_ENCODER_TRACK_TIME_BITPOS   1
                             5521 ; 8    |#define DISPLAY_ENCODER_TRACK_NAME_BITPOS   2
                             5522 ; 9    |#define DISPLAY_RECORD_MODE_BITPOS          3
                             5523 ; 10   |
                             5524 ; 11   |//This bit (DISPLAY_MISC_BITPOS) is set to allow DisplayHints to be non zero, but does not map
                             5525 ; 12   |//to anything in UpdateDisplay();  (meant to be used to indicate that specific
                             5526 ; 13   |//things that are specific for that menu.
                             5527 ; 14   |#define DISPLAY_MISC_BITPOS                 4
                             5528 ; 15   |
                             5529 ; 16   |#define DISPLAY_FMTUNER_FREQUENCY           5
                             5530 ; 17   |#define DISPLAY_FMTUNER_PRESET              6
                             5531 ; 18   |#define DISPLAY_FMTUNER_STRENGTH            7
                             5532 ; 19   |
                             5533 ; 20   |#define DISPLAY_PLAYSTATE_BITPOS             9
                             5534 ; 21   |#define DISPLAY_AB_ICON_BITPOS              10
                             5535 ; 22   |#define DISPLAY_PLAYMODE_BITPOS             11
                             5536 ; 23   |#define DISPLAY_PLAYSET_BITPOS              12
                             5537 ; 24   |
                             5538 ; 25   |//Playback info
                             5539 ; 26   |#define DISPLAY_EQ_BITPOS                   13
                             5540 ; 27   |#define DISPLAY_VOLUME_BITPOS               14
                             5541 ; 28   |
                             5542 ; 29   |//Track Info
                             5543 ; 30   |#define DISPLAY_SONGARTISTALBUM_BITPOS      15
                             5544 ; 31   |#define DISPLAY_SONGTITLE_BITPOS            16
                             5545 ; 32   |#define DISPLAY_CURRENTTRACK_BITPOS         17
                             5546 ; 33   |#define DISPLAY_TRACKTIME_BITPOS            18
                             5547 ; 34   |#define DISPLAY_TOTALTRACKTIME_BITPOS        8
                             5548 ; 35   |#define DISPLAY_BITRATE_BITPOS              19
                             5549 ; 36   |
                             5550 ; 37   |//Device status info
                             5551 ; 38   |#define DISPLAY_LOCK_BITPOS                 20
                             5552 ; 39   |#define DISPLAY_DISK_BITPOS                 21
                             5553 ; 40   |#define DISPLAY_BATTERY_BITPOS              22
                             5554 ; 41   |#define DISPLAY_ALBUMART_BITPOS              23
                             5555 ; 42   |
                             5556 ; 43   |#ifdef PLAYER_STRESS
                             5557 ; 44   |// this may not work since album art uses bit 23 so we may need a new word variable for this player stress test bit below.
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  23

M:ADDR CODE           CYCLES LINE SOURCELINE
                             5558 ; 45   |#define DISPLAY_STRESSTEST_BITPOS            23
                             5559 ; 46   |#endif
                             5560 ; 47   |
                             5561 ; 48   |
                             5562 ; 49   |union DisplayHints
                             5563 ; 50   |{
                             5564 ; 51   |    struct {
                             5565 ; 52   |        int ClearDisplay        :1;//0
                             5566 ; 53   |        int EncoderTrackTime    :1;//1
                             5567 ; 54   |        int EncoderTrackName    :1;//2
                             5568 ; 55   |        int RecordMode          :1;//3
                             5569 ; 56   |        int Misc                :1;//4
                             5570 ; 57   |        int FMTunerFrequency    :1;//5
                             5571 ; 58   |        int FMTunerPreset       :1;//6
                             5572 ; 59   |        int FMTunerStrength     :1;//7
                             5573 ; 60   |        int TotalTrackTime      :1;//8
                             5574 ; 61   |        int PlayState           :1;//9
                             5575 ; 62   |        int ABIcon              :1;//10
                             5576 ; 63   |        int PlayMode            :1;//11
                             5577 ; 64   |        int PlaySet             :1;//12
                             5578 ; 65   |        int EQ                  :1;//13
                             5579 ; 66   |        int Volume              :1;//14
                             5580 ; 67   |        int SongArtistAlbum     :1;//15
                             5581 ; 68   |        int SongTitle           :1;//16
                             5582 ; 69   |        int CurrentTrack        :1;//17
                             5583 ; 70   |        int TrackTime           :1;//18
                             5584 ; 71   |        int Bitrate             :1;//19
                             5585 ; 72   |        int LockIcon            :1;//20
                             5586 ; 73   |        int Disk                :1;//21
                             5587 ; 74   |        int Battery             :1;//22
                             5588 ; 75   |#ifdef PLAYER_STRESS
                             5589 ; 76   |        int StressTest         :1;//23  // this might not work since bit 23 is already taken by album art. 23 is last bit in word.
                             5590 ; 77   |#else
                             5591 ; 78   |        int AlbumArt            :1;//23
                             5592 ; 79   |#endif
                             5593 ; 80   |    } bits;
                             5594 ; 81   |    WORD I;
                             5595 ; 82   |};
                             5596 ; 83   |
                             5597 ; 84   |// setup default display for all menus
                             5598 ; 85   |// can be adjusted in each menus as required.
                             5599 ; 86   |#define COMMON_DISPLAY_ALL  (\ 
                             5600 ; 87   |                                (1<<DISPLAY_BATTERY_BITPOS)|\ 
                             5601 ; 88   |                                (1<<DISPLAY_LOCK_BITPOS)|\ 
                             5602 ; 89   |                                (1<<DISPLAY_VOLUME_BITPOS)|\ 
                             5603 ; 90   |                                (1<<DISPLAY_DISK_BITPOS)|\ 
                             5604 ; 91   |                                (1<<DISPLAY_PLAYSET_BITPOS)|\ 
                             5605 ; 92   |                                (1<<DISPLAY_AB_ICON_BITPOS)|\ 
                             5606 ; 93   |                                (1<<DISPLAY_EQ_BITPOS)|\ 
                             5607 ; 94   |                                (1<<DISPLAY_PLAYMODE_BITPOS)|\ 
                             5608 ; 95   |                                (1<<DISPLAY_PLAYSTATE_BITPOS)\ 
                             5609 ; 96   |                                )
                             5610 ; 97   |
                             5611 ; 98   |#define SPECTROGRAM_MENU_DISPLAY_ALL  (\ 
                             5612 ; 99   |                                (1<<DISPLAY_LOCK_BITPOS)|\ 
                             5613 ; 100  |                                (1<<DISPLAY_DISK_BITPOS)|\ 
                             5614 ; 101  |                                (1<<DISPLAY_PLAYSET_BITPOS)|\ 
                             5615 ; 102  |                                (1<<DISPLAY_AB_ICON_BITPOS)|\ 
                             5616 ; 103  |                                (1<<DISPLAY_EQ_BITPOS)|\ 
                             5617 ; 104  |                                (1<<DISPLAY_PLAYMODE_BITPOS)|\ 
                             5618 ; 105  |                                (1<<DISPLAY_PLAYSTATE_BITPOS)\ 
                             5619 ; 106  |                                )
                             5620 ; 107  |
                             5621 ; 108  |//-----------------------------------------------
                             5622 ; 109  |#ifdef JPEG_ALBUM_ART
                             5623 ; 110  |#define ALBUMART_SET_MASK_IF_APPROPRIATE (1<<DISPLAY_ALBUMART_BITPOS)
                             5624 ; 111  |#else
                             5625 ; 112  |#define ALBUMART_SET_MASK_IF_APPROPRIATE (0)
                             5626 ; 113  |#endif
                             5627 ; 114  |
                             5628 ; 115  |#ifdef PLAYER_STRESS
                             5629 ; 116  |#define PLAYER_STRESSTEST_SET_MASK_IF_APPROPRIATE (1<<DISPLAY_STRESSTEST_BITPOS)
                             5630 ; 117  |#else
                             5631 ; 118  |#define PLAYER_STRESSTEST_SET_MASK_IF_APPROPRIATE (0)
                             5632 ; 119  |#endif
                             5633 ; 120  |
                             5634 ; 121  |
                             5635 ; 122  |#define MUSIC_MENU_DISPLAY_ALL  (\ 
                             5636 ; 123  |                                (COMMON_DISPLAY_ALL)|\ 
                             5637 ; 124  |                                (ALBUMART_SET_MASK_IF_APPROPRIATE)|\ 
                             5638 ; 125  |                                (1<<DISPLAY_PLAYSTATE_BITPOS)|\ 
                             5639 ; 126  |                                (1<<DISPLAY_VOLUME_BITPOS)|\ 
                             5640 ; 127  |                                (1<<DISPLAY_SONGARTISTALBUM_BITPOS)|\ 
                             5641 ; 128  |                                (1<<DISPLAY_SONGTITLE_BITPOS)|\ 
                             5642 ; 129  |                                (1<<DISPLAY_CURRENTTRACK_BITPOS)|\ 
                             5643 ; 130  |                                (1<<DISPLAY_TRACKTIME_BITPOS)|\ 
                             5644 ; 131  |                                (1<<DISPLAY_TOTALTRACKTIME_BITPOS)\ 
                             5645 ; 132  |                                )
                             5646 ; 133  |
                             5647 ; 134  |#define MUSIC_MENU_DISPLAY_NEW_TRACK (\ 
                             5648 ; 135  |                                (ALBUMART_SET_MASK_IF_APPROPRIATE)|\ 
                             5649 ; 136  |                                (PLAYER_STRESSTEST_SET_MASK_IF_APPROPRIATE)|\ 
                             5650 ; 137  |                                (1<<DISPLAY_SONGARTISTALBUM_BITPOS)|\ 
                             5651 ; 138  |                                (1<<DISPLAY_SONGTITLE_BITPOS)|\ 
                             5652 ; 139  |                                (1<<DISPLAY_CURRENTTRACK_BITPOS)|\ 
                             5653 ; 140  |                                (1<<DISPLAY_TRACKTIME_BITPOS)|\ 
                             5654 ; 141  |                                (1<<DISPLAY_TOTALTRACKTIME_BITPOS)|\ 
                             5655 ; 142  |                                (1<<DISPLAY_AB_ICON_BITPOS)|\ 
                             5656 ; 143  |                                (1<<DISPLAY_PLAYSTATE_BITPOS)|\ 
                             5657 ; 144  |                                (1<<DISPLAY_PLAYSET_BITPOS)\ 
                             5658 ; 145  |                                )
                             5659 ; 146  |//-----------------------------------------------
                             5660 ; 147  |
                             5661 ; 148  |
                             5662 ; 149  |#define MVIDEO_MENU_DISPLAY_ALL ((1<<DISPLAY_CURRENTTRACK_BITPOS)|(1<<DISPLAY_SONGTITLE_BITPOS))
                             5663 ; 150  |
                             5664 ; 151  |
                             5665 ; 152  |#define VOICE_MENU_DISPLAY_ALL  (\ 
                             5666 ; 153  |                                COMMON_DISPLAY_ALL|\ 
                             5667 ; 154  |                                (1<<DISPLAY_PLAYMODE_BITPOS)|\ 
                             5668 ; 155  |                                (1<<DISPLAY_PLAYSTATE_BITPOS)|\ 
                             5669 ; 156  |                                (1<<DISPLAY_VOLUME_BITPOS)|\ 
                             5670 ; 157  |                                (1<<DISPLAY_SONGARTISTALBUM_BITPOS)|\ 
                             5671 ; 158  |                                (1<<DISPLAY_SONGTITLE_BITPOS)|\ 
                             5672 ; 159  |                                (1<<DISPLAY_CURRENTTRACK_BITPOS)|\ 
                             5673 ; 160  |                                (1<<DISPLAY_TOTALTRACKTIME_BITPOS)|\ 
                             5674 ; 161  |                                (1<<DISPLAY_TRACKTIME_BITPOS)\ 
                             5675 ; 162  |                                )
                             5676 ; 163  |
                             5677 ; 164  |
                             5678 ; 165  |#define RECORDING_DISPLAY_ALL   (\ 
                             5679 ; 166  |                                COMMON_DISPLAY_ALL|\ 
                             5680 ; 167  |                                (1<<DISPLAY_ENCODER_TRACK_TIME_BITPOS)|\ 
                             5681 ; 168  |                                (1<<DISPLAY_ENCODER_TRACK_NAME_BITPOS)|\ 
                             5682 ; 169  |                                (1<<DISPLAY_PLAYSTATE_BITPOS)|\ 
                             5683 ; 170  |                                (1<<DISPLAY_VOLUME_BITPOS)|\ 
                             5684 ; 171  |                                (1<<DISPLAY_RECORD_MODE_BITPOS)\ 
                             5685 ; 172  |                                )
                             5686 ; 173  |
                             5687 ; 174  |#ifdef USE_PLAYLIST3
                             5688 ; 175  |#define BROWSE_MENU_DISPLAY_ALL  (\ 
                             5689 ; 176  |                                (1<<DISPLAY_BATTERY_BITPOS)|\ 
                             5690 ; 177  |                                (1<<DISPLAY_LOCK_BITPOS)|\ 
                             5691 ; 178  |                                (1<<DISPLAY_DISK_BITPOS)|\ 
                             5692 ; 179  |                                (1<<DISPLAY_PLAYSET_BITPOS)|\ 
                             5693 ; 180  |                                (1<<DISPLAY_MISC_BITPOS)\ 
                             5694 ; 181  |                                )
                             5695 ; 182  |#else
                             5696 ; 183  |#ifdef USE_PLAYLIST5
                             5697 ; 184  |#if 0
                             5698 ; 185  |#define BROWSE_MENU_DISPLAY_ALL (\ 
                             5699 ; 186  |                                 COMMON_DISPLAY_ALL|\ 
                             5700 ; 187  |                                (ALBUMART_SET_MASK_IF_APPROPRIATE)|\ 
                             5701 ; 188  |                                (1<<DISPLAY_PLAYSTATE_BITPOS)|\ 
                             5702 ; 189  |                                (1<<DISPLAY_VOLUME_BITPOS)|\ 
                             5703 ; 190  |                                (1<<DISPLAY_CURRENTTRACK_BITPOS)|\ 
                             5704 ; 191  |                                (1<<DISPLAY_MISC_BITPOS)\ 
                             5705 ; 192  |                                )
                             5706 ; 193  |#else
                             5707 ; 194  |#define BROWSE_MENU_DISPLAY_ALL (\ 
                             5708 ; 195  |                                 COMMON_DISPLAY_ALL|\ 
                             5709 ; 196  |                                (ALBUMART_SET_MASK_IF_APPROPRIATE)|\ 
                             5710 ; 197  |                                (1<<DISPLAY_PLAYSTATE_BITPOS)|\ 
                             5711 ; 198  |                                (1<<DISPLAY_VOLUME_BITPOS)|\ 
                             5712 ; 199  |                                (1<<DISPLAY_MISC_BITPOS)\ 
                             5713 ; 200  |                                )
                             5714 ; 201  |#endif
                             5715 ; 202  |#endif  // #ifdef USE_PLAYLIST5
                             5716 ; 203  |#endif  // #ifdef USE_PLAYLIST3
                             5717 ; 204  |
                             5718 ; 205  |
                             5719 ; 206  |
                             5720 ; 207  |#define MAIN_MENU_DISPLAY_ALL           (COMMON_DISPLAY_ALL|(1<<DISPLAY_MISC_BITPOS))
                             5721 ; 208  |
                             5722 ; 209  |#define EQ_MENU_DISPLAY_ALL             (\ 
                             5723 ; 210  |                                        COMMON_DISPLAY_ALL|\ 
                             5724 ; 211  |                                        (1<<DISPLAY_EQ_BITPOS)|\ 
                             5725 ; 212  |                                        (1<<DISPLAY_VOLUME_BITPOS)\ 
                             5726 ; 213  |                                        )     // (SDK2.520)
                             5727 ; 214  |
                             5728 ; 215  |#define PM_MENU_DISPLAY_ALL             (COMMON_DISPLAY_ALL|(1<<DISPLAY_PLAYMODE_BITPOS)|(1<<DISPLAY_MISC_BITPOS))
                             5729 ; 216  |#define PWR_MENU_DISPLAY_ALL            (COMMON_DISPLAY_ALL|(1<<DISPLAY_MISC_BITPOS))
                             5730 ; 217  |#define SETTINGS_MENU_DISPLAY_ALL       (COMMON_DISPLAY_ALL|(1<<DISPLAY_MISC_BITPOS))
                             5731 ; 218  |#define JPEG_DISPLAY_MENU_DISPLAY_ALL       (COMMON_DISPLAY_ALL|(1<<DISPLAY_MISC_BITPOS))
                             5732 ; 219  |#define DELETE_MENU_DISPLAY_ALL         (COMMON_DISPLAY_ALL|(1<<DISPLAY_MISC_BITPOS))
                             5733 ; 220  |#define ABOUT_MENU_DISPLAY_ALL          (COMMON_DISPLAY_ALL)
                             5734 ; 221  |#define ERASE_MENU_DISPLAY_ALL          ((1<<DISPLAY_BATTERY_BITPOS)|(1<<DISPLAY_LOCK_BITPOS))
                             5735 ; 222  |
                             5736 ; 223  |#define CONTRAST_MENU_DISPLAY_ALL       (COMMON_DISPLAY_ALL|(1<<DISPLAY_MISC_BITPOS))
                             5737 ; 224  |
                             5738 ; 225  |#define TIME_DATE_MENU_DISPLAY_ALL      0
                             5739 ; 226  |#define RECORDTEST_DISPLAY_ALL       (\ 
                             5740 ; 227  |                                        (1<<DISPLAY_ENCODER_TRACK_TIME_BITPOS)|\ 
                             5741 ; 228  |                                                                        (1<<DISPLAY_ENCODER_TRACK_NAME_BITPOS)|\ 
                             5742 ; 229  |                                                                        (1<<DISPLAY_PLAYSTATE_BITPOS)|\ 
                             5743 ; 230  |                                        (1<<DISPLAY_RECORD_MODE_BITPOS)|\ 
                             5744 ; 231  |                                    (1<<DISPLAY_MISC_BITPOS)\ 
                             5745 ; 232  |                                                                        )
                             5746 ; 233  |
                             5747 ; 234  |#define SPLASH_MENU_DISPLAY_ALL         (COMMON_DISPLAY_ALL|(1<<DISPLAY_MISC_BITPOS))
                             5748 ; 235  |// used during track update to force total time update
                             5749 ; 236  |#define AUTOUPDATE              FALSE
                             5750 ; 237  |#define FORCEUPDATE             TRUE
                             5751 ; 238  |
                             5752 ; 239  |
                             5753 ; 240  |// based on font used for title/artist display
                             5754 ; 241  |#define DEFAULT_CHAR_WIDTH  5
                             5755 ; 242  |
                             5756 ; 243  |
                             5757 ; 244  |// LCD dimensions
                             5758 ; 245  |#ifdef LDS514_LCD
                             5759 ; 246  |#define   LCD_SIZE_X       96
                             5760 ; 247  |#define   LCD_SIZE_Y       64
                             5761 ; 248  |#endif
                             5762 ; 249  |
                             5763 ; 250  |#ifdef ILI814_LCD
                             5764 ; 251  |#define   LCD_SIZE_X       96
                             5765 ; 252  |#define   LCD_SIZE_Y       64
                             5766 ; 253  |#endif
                             5767 ; 254  |
                             5768 ; 255  |#ifdef ML9341_LCD
                             5769 ; 256  |#define   LCD_SIZE_X       96
                             5770 ; 257  |#define   LCD_SIZE_Y       96
                             5771 ; 258  |#endif
                             5772 ; 259  |
                             5773 ; 260  |#ifdef SSD1332_LCD
                             5774 ; 261  |#define   LCD_SIZE_X       96
                             5775 ; 262  |#define   LCD_SIZE_Y       64
                             5776 ; 263  |#endif
                             5777 ; 264  |
                             5778 ; 265  |#ifdef S6B33B0A_LCD
                             5779 ; 266  |#define   LCD_SIZE_X       128
                             5780 ; 267  |#define   LCD_SIZE_Y       159
                             5781 ; 268  |#endif
                             5782 ; 269  |
                             5783 ; 270  |#ifdef SED15XX_LCD
                             5784 ; 271  |#define LCD_SIZE_X                      128
                             5785 ; 272  |#define LCD_SIZE_Y                      64
                             5786 ; 273  |#endif
                             5787 ; 274  |
                             5788 ; 275  |#define LCD_SIZE_ROW                     8
                             5789 ; 276  |
                             5790 ; 277  |#define TOP_OF_SCREEN           0
                             5791 ; 278  |#define LEFT_OF_SCREEN          0
                             5792 ; 279  |
                             5793 ; 280  |#ifdef LDS514_LCD
                             5794 ; 281  |#define   SCREEN_WIDTH       96
                             5795 ; 282  |#define   SCREEN_HEIGHT       64
                             5796 ; 283  |#endif
                             5797 ; 284  |
                             5798 ; 285  |#ifdef ILI814_LCD
                             5799 ; 286  |#define   SCREEN_WIDTH       96
                             5800 ; 287  |#define   SCREEN_HEIGHT       64
                             5801 ; 288  |#endif
                             5802 ; 289  |
                             5803 ; 290  |#ifdef ML9341_LCD
                             5804 ; 291  |#define   SCREEN_WIDTH       96
                             5805 ; 292  |#define   SCREEN_HEIGHT       96
                             5806 ; 293  |#endif
                             5807 ; 294  |
                             5808 ; 295  |#ifdef SSD1332_LCD
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  24

M:ADDR CODE           CYCLES LINE SOURCELINE
                             5809 ; 296  |#define   SCREEN_WIDTH       96
                             5810 ; 297  |#define   SCREEN_HEIGHT       64
                             5811 ; 298  |#endif
                             5812 ; 299  |
                             5813 ; 300  |#ifdef S6B33B0A_LCD
                             5814 ; 301  |#define   SCREEN_WIDTH       128
                             5815 ; 302  |#define   SCREEN_HEIGHT       159
                             5816 ; 303  |#endif
                             5817 ; 304  |
                             5818 ; 305  |#ifdef SED15XX_LCD
                             5819 ; 306  |#define SCREEN_WIDTH            128
                             5820 ; 307  |#define SCREEN_HEIGHT           64
                             5821 ; 308  |#endif
                             5822 ; 309  |
                             5823 ; 310  |#define CHAR_SIZE_X             6
                             5824 ; 311  |#define CHAR_SIZE_Y             8
                             5825 ; 312  |
                             5826 ; 313  |// Physical rows are numbered from 0 to LCD_SIZE_Y/LCD_SIZE_ROW
                             5827 ; 314  |#define LCD_FIRST_ROW_NUM                1
                             5828 ; 315  |#define LCD_FIRST_ROW_POS_Y=LCD_FIRST_ROW_NUM*LCD_SIZE_ROW  // skipping the first row
                             5829 ; 316  |
                             5830 ; 317  |// Top row in order from left to right
                             5831 ; 318  |#define PLAY_STATE_ICON_X_POS   LEFT_OF_SCREEN+0
                             5832 ; 319  |#define PLAY_STATE_ICON_Y_POS   TOP_OF_SCREEN+0
                             5833 ; 320  |#define PLAY_STATE_ICON_X_SIZE  12
                             5834 ; 321  |#define PLAY_STATE_ICON_Y_SIZE  8
                             5835 ; 322  |
                             5836 ; 323  |#define REPEAT_ICON_X_POS       LEFT_OF_SCREEN+13
                             5837 ; 324  |#define REPEAT_ICON_Y_POS       TOP_OF_SCREEN+0
                             5838 ; 325  |#define REPEAT_ICON_X_SIZE      12
                             5839 ; 326  |#define REPEAT_ICON_Y_SIZE      8
                             5840 ; 327  |
                             5841 ; 328  |#define SHUFFLE_ICON_X_POS      LEFT_OF_SCREEN+25
                             5842 ; 329  |#define SHUFFLE_ICON_Y_POS      TOP_OF_SCREEN+0
                             5843 ; 330  |#define SHUFFLE_ICON_X_SIZE     5     // includes white space on left side of .bmp
                             5844 ; 331  |#define SHUFFLE_ICON_Y_SIZE     8
                             5845 ; 332  |
                             5846 ; 333  |#define AB_ICON_X_POS           LEFT_OF_SCREEN+31
                             5847 ; 334  |#define AB_ICON_Y_POS           TOP_OF_SCREEN+0
                             5848 ; 335  |#define AB_ICON_X_SIZE          12
                             5849 ; 336  |#define AB_ICON_Y_SIZE          8
                             5850 ; 337  |
                             5851 ; 338  |#ifdef  AUDIBLE
                             5852 ; 339  |#define SECNAV_ICON_X_POS       LEFT_OF_SCREEN+31
                             5853 ; 340  |#define SECNAV_ICON_Y_POS       TOP_OF_SCREEN+0
                             5854 ; 341  |#define SECNAV_ICON_X_SIZE      12
                             5855 ; 342  |#define SECNAV_ICON_Y_SIZE      8
                             5856 ; 343  |#endif
                             5857 ; 344  |
                             5858 ; 345  |#define EQ_ICON_X_POS           LEFT_OF_SCREEN+44
                             5859 ; 346  |#define EQ_ICON_Y_POS           TOP_OF_SCREEN+0
                             5860 ; 347  |#define EQ_ICON_X_SIZE          22
                             5861 ; 348  |#define EQ_ICON_Y_SIZE          8
                             5862 ; 349  |
                             5863 ; 350  |#ifdef WOW
                             5864 ; 351  |#define WOW_X_POS               EQ_ICON_X_POS
                             5865 ; 352  |#define WOW_Y_POS               EQ_ICON_Y_POS
                             5866 ; 353  |#endif
                             5867 ; 354  |
                             5868 ; 355  |
                             5869 ; 356  |// Media icon
                             5870 ; 357  |#define DISK_X_POS              LEFT_OF_SCREEN+66
                             5871 ; 358  |#define DISK_Y_POS              TOP_OF_SCREEN
                             5872 ; 359  |#define DISK_X_SIZE             8
                             5873 ; 360  |#define DISK_Y_SIZE             8
                             5874 ; 361  |
                             5875 ; 362  |// Hold icon
                             5876 ; 363  |#define LOCK_ICON_X_POS         LEFT_OF_SCREEN+73
                             5877 ; 364  |#define LOCK_ICON_Y_POS         TOP_OF_SCREEN
                             5878 ; 365  |#define LOCK_ICON_X_SIZE        8
                             5879 ; 366  |#define LOCK_ICON_Y_SIZE        8
                             5880 ; 367  |
                             5881 ; 368  |#define BATTERY_ICON_X_POS      LEFT_OF_SCREEN+110
                             5882 ; 369  |#define BATTERY_ICON_Y_POS      TOP_OF_SCREEN+0
                             5883 ; 370  |#define BATTERY_ICON_X_SIZE     16
                             5884 ; 371  |#define BATTERY_ICON_Y_SIZE     8
                             5885 ; 372  |#define BATTERY_RESOURCE        RSRC_BATTERY_00
                             5886 ; 373  |
                             5887 ; 374  |// Second row from left to right
                             5888 ; 375  |#define VOLUME_ICON_X_POS       LEFT_OF_SCREEN+0
                             5889 ; 376  |#define VOLUME_ICON_Y_POS       TOP_OF_SCREEN+8
                             5890 ; 377  |#define VOLUME_ICON_X_SIZE      48
                             5891 ; 378  |#define VOLUME_ICON_Y_SIZE      8
                             5892 ; 379  |#define VOLUME_RESOURCE         RSRC_ICON_VOL_00
                             5893 ; 380  |#define VOLUME_NUM_ICONS        27
                             5894 ; 381  |
                             5895 ; 382  |#define PLAYSET_X_POS           SCREEN_WIDTH-8
                             5896 ; 383  |#define PLAYSET_Y_POS           TOP_OF_SCREEN+8
                             5897 ; 384  |
                             5898 ; 385  |//Lyrics Position
                             5899 ; 386  |#define LYRICS_DISPLAY_X_POS    LEFT_OF_SCREEN
                             5900 ; 387  |#define LYRICS_DISPLAY_Y_POS    TOP_OF_SCREEN+16
                             5901 ; 388  |#define LYRICS_DISPLAY_HEIGHT           10
                             5902 ; 389  |
                             5903 ; 390  |// Music menu
                             5904 ; 391  |#define SONG_TITLE_X_POS        LEFT_OF_SCREEN+0
                             5905 ; 392  |#define SONG_TITLE_Y_POS        TOP_OF_SCREEN+16
                             5906 ; 393  |#define SONG_TITLE_X_SIZE       SCREEN_WIDTH
                             5907 ; 394  |#define SONG_TITLE_Y_SIZE       10
                             5908 ; 395  |
                             5909 ; 396  |#define SONG_ARTIST_X_POS       LEFT_OF_SCREEN
                             5910 ; 397  |#define SONG_ARTIST_Y_POS       TOP_OF_SCREEN+26
                             5911 ; 398  |#define SONG_ARTIST_X_SIZE      SCREEN_WIDTH
                             5912 ; 399  |#define SONG_ARTIST_Y_SIZE      10
                             5913 ; 400  |
                             5914 ; 401  |#define SONG_ALBUM_X_POS       LEFT_OF_SCREEN
                             5915 ; 402  |#define SONG_ALBUM_Y_POS       TOP_OF_SCREEN+36
                             5916 ; 403  |#define SONG_ALBUM_X_SIZE      SCREEN_WIDTH
                             5917 ; 404  |#define SONG_ALBUM_Y_SIZE      10
                             5918 ; 405  |
                             5919 ; 406  |#ifdef USE_PLAYLIST5
                             5920 ; 407  |#define TRACK_NUMBER_X_POS      LEFT_OF_SCREEN+28
                             5921 ; 408  |#define TRACK_NUMBER_Y_POS      TOP_OF_SCREEN+56
                             5922 ; 409  |#define TRACK_NUMBER_X_SIZE     6*4
                             5923 ; 410  |#define TRACK_NUMBER_Y_SIZE     8
                             5924 ; 411  |
                             5925 ; 412  |#define TRACK_COUNT_X_POS       TRACK_NUMBER_X_POS+TRACK_NUMBER_X_SIZE+10
                             5926 ; 413  |#define TRACK_COUNT_Y_POS       TOP_OF_SCREEN+56
                             5927 ; 414  |#define TRACK_COUNT_X_SIZE      6*4
                             5928 ; 415  |#define TRACK_COUNT_Y_SIZE      8
                             5929 ; 416  |
                             5930 ; 417  |#define TRACK_DIVIDE_X TRACK_NUMBER_X_POS+TRACK_COUNT_X_SIZE + 2
                             5931 ; 418  |#else
                             5932 ; 419  |#define TRACK_NUMBER_X_POS      LEFT_OF_SCREEN+34
                             5933 ; 420  |#define TRACK_NUMBER_Y_POS      TOP_OF_SCREEN+56
                             5934 ; 421  |#define TRACK_NUMBER_X_SIZE     6*3
                             5935 ; 422  |#define TRACK_NUMBER_Y_SIZE     8
                             5936 ; 423  |
                             5937 ; 424  |#define TRACK_COUNT_X_POS       TRACK_NUMBER_X_POS+TRACK_NUMBER_X_SIZE+10
                             5938 ; 425  |#define TRACK_COUNT_Y_POS       TOP_OF_SCREEN+56
                             5939 ; 426  |#define TRACK_COUNT_X_SIZE      6*3
                             5940 ; 427  |#define TRACK_COUNT_Y_SIZE      8
                             5941 ; 428  |
                             5942 ; 429  |#define TRACK_DIVIDE_X  TRACK_NUMBER_X_POS+24
                             5943 ; 430  |#endif
                             5944 ; 431  |
                             5945 ; 432  |
                             5946 ; 433  |#define TRACK_CURR_TIME_X_POS       LEFT_OF_SCREEN+28
                             5947 ; 434  |#define TRACK_CURR_TIME_Y_POS       TOP_OF_SCREEN+48
                             5948 ; 435  |#define TRACK_CURR_TIME_X_SIZE      25
                             5949 ; 436  |#define TRACK_CURR_TIME_Y_SIZE      8
                             5950 ; 437  |
                             5951 ; 438  |#define TRACK_SLASH_X_SIZE          5
                             5952 ; 439  |#define TRACK_SLASH_X_POS           TRACK_TOTAL_TIME_X_POS-TRACK_SLASH_X_SIZE
                             5953 ; 440  |#define TRACK_SLASH_Y_POS           TRACK_CURR_TIME_Y_POS
                             5954 ; 441  |
                             5955 ; 442  |#define TRACK_TOTAL_TIME_X_POS      LEFT_OF_SCREEN+60
                             5956 ; 443  |#define TRACK_TOTAL_TIME_Y_POS      TRACK_CURR_TIME_Y_POS
                             5957 ; 444  |#define TRACK_TOTAL_TIME_X_SIZE     28
                             5958 ; 445  |#define TRACK_TOTAL_TIME_Y_SIZE     8
                             5959 ; 446  |
                             5960 ; 447  |#define VBR_FLAG_X_POS      LEFT_OF_SCREEN+80
                             5961 ; 448  |#define VBR_FLAG_Y_POS      8
                             5962 ; 449  |#define VBR_FLAG_X_SIZE     20
                             5963 ; 450  |#define VBR_FLAG_Y_SIZE     8
                             5964 ; 451  |#ifdef JPEG_ALBUM_ART
                             5965 ; 452  |// Album art display parameters:
                             5966 ; 453  |#define ALBUM_ART_X_POS         TOP_OF_SCREEN
                             5967 ; 454  |#define ALBUM_ART_Y_POS         80
                             5968 ; 455  |#define ALBUM_ART_X_SIZE        SCREEN_WIDTH
                             5969 ; 456  |#define ALBUM_ART_Y_SIZE        (SCREEN_HEIGHT-ALBUM_ART_Y_POS)
                             5970 ; 457  |#endif
                             5971 ; 458  |
                             5972 ; 459  |// Recording Display
                             5973 ; 460  |#define REC_CURR_TIME_X_POS       LEFT_OF_SCREEN
                             5974 ; 461  |#define REC_CURR_TIME_Y_POS       TOP_OF_SCREEN+48
                             5975 ; 462  |#define REC_CURR_TIME_X_SIZE      12
                             5976 ; 463  |#define REC_CURR_TIME_Y_SIZE      8
                             5977 ; 464  |
                             5978 ; 465  |#define REC_TOTAL_TIME_X_POS      LEFT_OF_SCREEN+45
                             5979 ; 466  |#define REC_TOTAL_TIME_Y_POS      TOP_OF_SCREEN+48
                             5980 ; 467  |#define REC_TOTAL_TIME_X_SIZE     28
                             5981 ; 468  |#define REC_TOTAL_TIME_Y_SIZE     8
                             5982 ; 469  |
                             5983 ; 470  |// Playback Display with hours added.
                             5984 ; 471  |#ifdef LDS514_LCD
                             5985 ; 472  |#define HR_TRACK_CURR_TIME_X_POS        LEFT_OF_SCREEN+16
                             5986 ; 473  |#endif
                             5987 ; 474  |
                             5988 ; 475  |#ifdef ILI814_LCD
                             5989 ; 476  |#define HR_TRACK_CURR_TIME_X_POS        LEFT_OF_SCREEN+16
                             5990 ; 477  |#endif
                             5991 ; 478  |
                             5992 ; 479  |#ifdef ML9341_LCD
                             5993 ; 480  |#define HR_TRACK_CURR_TIME_X_POS        LEFT_OF_SCREEN+16
                             5994 ; 481  |#endif
                             5995 ; 482  |
                             5996 ; 483  |#ifdef SSD1332_LCD
                             5997 ; 484  |#define HR_TRACK_CURR_TIME_X_POS        LEFT_OF_SCREEN+16
                             5998 ; 485  |#endif
                             5999 ; 486  |
                             6000 ; 487  |#ifdef S6B33B0A_LCD
                             6001 ; 488  |#define HR_TRACK_CURR_TIME_X_POS        LEFT_OF_SCREEN+16
                             6002 ; 489  |#endif
                             6003 ; 490  |
                             6004 ; 491  |#ifdef SED15XX_LCD
                             6005 ; 492  |#define HR_TRACK_CURR_TIME_X_POS        LEFT_OF_SCREEN+16
                             6006 ; 493  |#endif
                             6007 ; 494  |
                             6008 ; 495  |#define HR_TRACK_CURR_TIME_Y_POS        TOP_OF_SCREEN+48
                             6009 ; 496  |#define HR_TRACK_CURR_TIME_X_SIZE       28
                             6010 ; 497  |#define HR_TRACK_CURR_TIME_Y_SIZE       8
                             6011 ; 498  |
                             6012 ; 499  |#define HR_TRACK_TOTAL_TIME_X_POS       LEFT_OF_SCREEN+59
                             6013 ; 500  |#define HR_TRACK_TOTAL_TIME_Y_POS       TRACK_CURR_TIME_Y_POS
                             6014 ; 501  |#define HR_TRACK_TOTAL_TIME_X_SIZE      28
                             6015 ; 502  |#define HR_TRACK_TOTAL_TIME_Y_SIZE      8
                             6016 ; 503  |
                             6017 ; 504  |//Clear entire Track Time when song changes.
                             6018 ; 505  |#define CLR_TRACK_TIME_X_POS            LEFT_OF_SCREEN
                             6019 ; 506  |#define CLR_TRACK_TIME_Y_POS            TRACK_CURR_TIME_Y_POS
                             6020 ; 507  |#define CLR_TRACK_TIME_X_SIZE           SCREEN_WIDTH
                             6021 ; 508  |#define CLR_TRACK_TIME_Y_SIZE           8
                             6022 ; 509  |
                             6023 ; 510  |#define HR_TRACK_SLASH_X_SIZE           3
                             6024 ; 511  |#define HR_TRACK_SLASH_X_POS            HR_TRACK_TOTAL_TIME_X_POS-HR_TRACK_SLASH_X_SIZE
                             6025 ; 512  |#define HR_TRACK_SLASH_Y_POS            HR_TRACK_CURR_TIME_Y_POS
                             6026 ; 513  |
                             6027 ; 514  | //DVRWARN
                             6028 ; 515  |#define VOICE_SPACE_WARN_X_POS      LEFT_OF_SCREEN
                             6029 ; 516  |#define VOICE_SPACE_WARN_Y_POS      SONG_TITLE_Y_POS
                             6030 ; 517  |#define VOICE_SPACE_WARN_X_SIZE     93
                             6031 ; 518  |#define VOICE_SPACE_WARN_Y_SIZE     16
                             6032 ; 519  |
                             6033 ; 520  |//Shutdown
                             6034 ; 521  |#define SHUTDOWN_PROGRESS_X_POS     LEFT_OF_SCREEN+24
                             6035 ; 522  |#define SHUTDOWN_PROGRESS_Y_POS     TOP_OF_SCREEN+32
                             6036 ; 523  |#define SHUTDOWN_PROGRESS_X_SIZE    59
                             6037 ; 524  |#define SHUTDOWN_PROGRESS_Y_SIZE    16
                             6038 ; 525  |#define SHUTDOWN_PROGRESS_RESOURCE  RSRC_PDOWN_STATUS_0
                             6039 ; 526  |
                             6040 ; 527  |#define SHUTDOWN_STRING_X_POS       LEFT_OF_SCREEN+10
                             6041 ; 528  |#define SHUTDOWN_STRING_Y_POS       TOP_OF_SCREEN+16
                             6042 ; 529  |#define SHUTDOWN_STRING_X_SIZE      59
                             6043 ; 530  |#define SHUTDOWN_STRING_Y_SIZE      16
                             6044 ; 531  |#define SHUTDOWN_STRING_RESOURCE    RSRC_PDOWN_HOLD_STRING
                             6045 ; 532  |
                             6046 ; 533  |#define DEFRAGMENT_STRING_X_POS       LEFT_OF_SCREEN+0
                             6047 ; 534  |#define DEFRAGMENT_STRING_Y_POS       TOP_OF_SCREEN+16
                             6048 ; 535  |#define DEFRAGMENT_STRING_X_SIZE      59
                             6049 ; 536  |#define DEFRAGMENT_STRING_Y_SIZE      16
                             6050 ; 537  |#define DEFRAGMENT_STRING_RESOURCE    RSRC_DEFRAGMENT_STORE_STRING
                             6051 ; 538  |
                             6052 ; 539  |
                             6053 ; 540  |//Contrast Display
                             6054 ; 541  |#define CONTRAST_TITLE_X_POS        LEFT_OF_SCREEN+0
                             6055 ; 542  |#define CONTRAST_TITLE_Y_POS        TOP_OF_SCREEN+16
                             6056 ; 543  |
                             6057 ; 544  |#define CONTRAST_X_POS              LEFT_OF_SCREEN+8
                             6058 ; 545  |#define CONTRAST_Y_POS              TOP_OF_SCREEN+32
                             6059 ; 546  |#define CONTRAST_X_SIZE             96
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  25

M:ADDR CODE           CYCLES LINE SOURCELINE
                             6060 ; 547  |#define CONTRAST_Y_SIZE             8
                             6061 ; 548  |#define CONTRAST_RESOURCE           RSRC_CONTRAST_LEVEL_0
                             6062 ; 549  |
                             6063 ; 550  |//Backlight Display
                             6064 ; 551  |#define BACKLIGHT_TITLE_X_POS        LEFT_OF_SCREEN+0
                             6065 ; 552  |#define BACKLIGHT_TITLE_Y_POS        TOP_OF_SCREEN+24
                             6066 ; 553  |#define BACKLIGHT_STATE_X_POS        LEFT_OF_SCREEN+0
                             6067 ; 554  |#define BACKLIGHT_STATE_Y_POS        (LCD_FIRST_ROW_NUM+4)*LCD_SIZE_ROW
                             6068 ; 555  |
                             6069 ; 556  |//settings title display
                             6070 ; 557  |#define SETTINGS_TITLE_X_POS        LEFT_OF_SCREEN+0
                             6071 ; 558  |#define SETTINGS_TITLE_Y_POS        TOP_OF_SCREEN+8
                             6072 ; 559  |//jpeg display title display
                             6073 ; 560  |#define JPEG_DISPLAY_TITLE_X_POS        LEFT_OF_SCREEN+0
                             6074 ; 561  |#define JPEG_DISPLAY_TITLE_Y_POS        TOP_OF_SCREEN+8
                             6075 ; 562  |//erase files title display
                             6076 ; 563  |#define ERASE_TITLE_X_POS           LEFT_OF_SCREEN+0
                             6077 ; 564  |#define ERASE_TITLE_Y_POS           TOP_OF_SCREEN+8
                             6078 ; 565  |
                             6079 ; 566  |// Splashscreen
                             6080 ; 567  |#ifdef LDS514_LCD
                             6081 ; 568  |#define SPLASH_SCREEN_X_POS         LEFT_OF_SCREEN
                             6082 ; 569  |#define SPLASH_SCREEN_Y_POS         TOP_OF_SCREEN
                             6083 ; 570  |#define SPLASH_SCREEN_X_SIZE        96
                             6084 ; 571  |#define SPLASH_SCREEN_Y_SIZE        64
                             6085 ; 572  |#define LOCKED_SCREEN_X_POS         LEFT_OF_SCREEN+8
                             6086 ; 573  |#define LOCKED_SCREEN_Y_POS         TOP_OF_SCREEN+24
                             6087 ; 574  |#endif
                             6088 ; 575  |
                             6089 ; 576  |#ifdef ILI814_LCD
                             6090 ; 577  |#define SPLASH_SCREEN_X_POS         LEFT_OF_SCREEN
                             6091 ; 578  |#define SPLASH_SCREEN_Y_POS         TOP_OF_SCREEN
                             6092 ; 579  |#define SPLASH_SCREEN_X_SIZE        96
                             6093 ; 580  |#define SPLASH_SCREEN_Y_SIZE        64
                             6094 ; 581  |#define LOCKED_SCREEN_X_POS         LEFT_OF_SCREEN+8
                             6095 ; 582  |#define LOCKED_SCREEN_Y_POS         TOP_OF_SCREEN+24
                             6096 ; 583  |#endif
                             6097 ; 584  |
                             6098 ; 585  |#ifdef ML9341_LCD
                             6099 ; 586  |#define SPLASH_SCREEN_X_POS         LEFT_OF_SCREEN
                             6100 ; 587  |#define SPLASH_SCREEN_Y_POS         TOP_OF_SCREEN
                             6101 ; 588  |#define SPLASH_SCREEN_X_SIZE        96
                             6102 ; 589  |#define SPLASH_SCREEN_Y_SIZE        96
                             6103 ; 590  |#define LOCKED_SCREEN_X_POS         LEFT_OF_SCREEN+8
                             6104 ; 591  |#define LOCKED_SCREEN_Y_POS         TOP_OF_SCREEN+24
                             6105 ; 592  |#endif
                             6106 ; 593  |
                             6107 ; 594  |#ifdef SSD1332_LCD
                             6108 ; 595  |#define SPLASH_SCREEN_X_POS         LEFT_OF_SCREEN
                             6109 ; 596  |#define SPLASH_SCREEN_Y_POS         TOP_OF_SCREEN
                             6110 ; 597  |#define SPLASH_SCREEN_X_SIZE        96
                             6111 ; 598  |#define SPLASH_SCREEN_Y_SIZE        64
                             6112 ; 599  |#define LOCKED_SCREEN_X_POS         LEFT_OF_SCREEN+8
                             6113 ; 600  |#define LOCKED_SCREEN_Y_POS         TOP_OF_SCREEN+24
                             6114 ; 601  |#endif
                             6115 ; 602  |
                             6116 ; 603  |#ifdef S6B33B0A_LCD
                             6117 ; 604  |#define SPLASH_SCREEN_X_POS         LEFT_OF_SCREEN
                             6118 ; 605  |#define SPLASH_SCREEN_Y_POS         TOP_OF_SCREEN + 16
                             6119 ; 606  |#define SPLASH_SCREEN_X_SIZE        80
                             6120 ; 607  |#define SPLASH_SCREEN_Y_SIZE        48
                             6121 ; 608  |#define LOCKED_SCREEN_X_POS         LEFT_OF_SCREEN+8
                             6122 ; 609  |#define LOCKED_SCREEN_Y_POS         TOP_OF_SCREEN+24
                             6123 ; 610  |#endif
                             6124 ; 611  |
                             6125 ; 612  |#ifdef SED15XX_LCD
                             6126 ; 613  |#define SPLASH_SCREEN_X_POS         LEFT_OF_SCREEN
                             6127 ; 614  |#define SPLASH_SCREEN_Y_POS         TOP_OF_SCREEN 
                             6128 ; 615  |#define SPLASH_SCREEN_X_SIZE        128
                             6129 ; 616  |#define SPLASH_SCREEN_Y_SIZE        64    
                             6130 ; 617  |#define LOCKED_SCREEN_X_POS         LEFT_OF_SCREEN+8
                             6131 ; 618  |#define LOCKED_SCREEN_Y_POS         TOP_OF_SCREEN+24
                             6132 ; 619  |#endif
                             6133 ; 620  |
                             6134 ; 621  |// FM tuner
                             6135 ; 622  |#define FM_TUNER_FREQUENCY_X_POS    LEFT_OF_SCREEN+30
                             6136 ; 623  |#define FM_TUNER_FREQUENCY_Y_POS    TOP_OF_SCREEN+24
                             6137 ; 624  |#define FM_TUNER_FREQUENCY_X_SIZE   CHAR_SIZE_X*10
                             6138 ; 625  |#define FM_TUNER_FREQUENCY_Y_SIZE   CHAR_SIZE_Y
                             6139 ; 626  |#define FM_TUNER_FREQUENCY_DOT_X_POS    FM_TUNER_FREQUENCY_X_POS+CHAR_SIZE_X*3
                             6140 ; 627  |#define FM_TUNER_FRAC_FREQUENCY_X_POS    FM_TUNER_FREQUENCY_DOT_X_POS+3
                             6141 ; 628  |
                             6142 ; 629  |#define FM_TUNER_PRESET_X_POS       LEFT_OF_SCREEN+30
                             6143 ; 630  |#define FM_TUNER_PRESET_Y_POS       TOP_OF_SCREEN+34
                             6144 ; 631  |#define FM_TUNER_PRESET_X_SIZE      CHAR_SIZE_X*5
                             6145 ; 632  |#define FM_TUNER_PRESET_Y_SIZE      CHAR_SIZE_Y
                             6146 ; 633  |
                             6147 ; 634  |#define FM_TUNER_PILOT_X_POS       LEFT_OF_SCREEN+30
                             6148 ; 635  |#define FM_TUNER_PILOT_Y_POS       TOP_OF_SCREEN+44
                             6149 ; 636  |
                             6150 ; 637  |// About menu
                             6151 ; 638  |#define ABOUT_TITLE_X_POS           LEFT_OF_SCREEN+0
                             6152 ; 639  |#define ABOUT_TITLE_Y_POS           TOP_OF_SCREEN+LCD_SIZE_ROW
                             6153 ; 640  |// starting row -- use offsets for the rest
                             6154 ; 641  |#define ABOUT_LINE_LABEL_X_POS      LEFT_OF_SCREEN+0
                             6155 ; 642  |#define ABOUT_LINE_LABEL_Y_POS      ABOUT_TITLE_Y_POS+(2*LCD_SIZE_ROW)
                             6156 ; 643  |
                             6157 ; 644  |#ifdef PLAYER_STRESS
                             6158 ; 645  |#define STRESS_TEST_X_POS       LEFT_OF_SCREEN
                             6159 ; 646  |#define STRESS_TEST_Y_POS       TOP_OF_SCREEN+40
                             6160 ; 647  |#define STRESS_TEST_X_SIZE      SCREEN_WIDTH
                             6161 ; 648  |#define STRESS_TEST_Y_SIZE      8
                             6162 ; 649  |#endif
                             6163 ; 650  |
                             6164 ; 651  |
                             6165 ; 652  |// Delete Menu
                             6166 ; 653  |#define WARNING_MSG_LINE1_X         LEFT_OF_SCREEN
                             6167 ; 654  |#define WARNING_MSG_LINE1_Y         (LCD_FIRST_ROW_NUM+1)*LCD_SIZE_ROW
                             6168 ; 655  |#define WARNING_MSG_LINE2_X         LEFT_OF_SCREEN
                             6169 ; 656  |#define WARNING_MSG_LINE2_Y         (LCD_FIRST_ROW_NUM+2)*LCD_SIZE_ROW
                             6170 ; 657  |#define WARNING_MSG_FILE_X          LEFT_OF_SCREEN
                             6171 ; 658  |#define WARNING_MSG_FILE_Y          (LCD_FIRST_ROW_NUM+4)*LCD_SIZE_ROW
                             6172 ; 659  |#define WARNING_MSG_YES_X           LEFT_OF_SCREEN
                             6173 ; 660  |#define WARNING_MSG_YES_Y           (LCD_FIRST_ROW_NUM+6)*LCD_SIZE_ROW
                             6174 ; 661  |#define DELETE_FAIL_MSG_X           LEFT_OF_SCREEN
                             6175 ; 662  |#define DELETE_FAIL_MSG_Y           (LCD_FIRST_ROW_NUM+6)*LCD_SIZE_ROW
                             6176 ; 663  |
                             6177 ; 664  |_reentrant void DisplayClear (void);
                             6178 ; 665  |_reentrant void DisplayLowBattery (void);
                             6179 ; 666  |
                             6180 ; 667  |_reentrant int DisplayContrast( int bDisplay, int iIgnored1, void *pPtr);
                             6181 ; 668  |
                             6182 ; 669  |_reentrant int DisplayBacklight( int bDisplay, int iIgnored1, void *pPtr);
                             6183 ; 670  |#ifdef WOW
                             6184 ; 671  |_reentrant int DisplayBar( int bDisplay, int step, void *pPtr);
                             6185 ; 672  |#endif
                             6186 ; 673  |extern _X BOOL g_bSongStringScroll;
                             6187 ; 674  |extern _X INT  g_iSongStringOffset;
                             6188 ; 675  |extern _X INT  g_iSongStringLength;
                             6189 ; 676  |
                             6190 ; 677  |extern _X BOOL g_bArtistStringScroll;
                             6191 ; 678  |extern _X INT  g_iArtistStringOffset;
                             6192 ; 679  |extern _X INT  g_iArtistStringLength;
                             6193 ; 680  |
                             6194 ; 681  |
                             6195 ; 682  |extern _X BOOL g_bAlbumStringScroll;
                             6196 ; 683  |extern _X INT  g_iAlbumStringOffset;
                             6197 ; 684  |extern _X INT  g_iAlbumStringLength;
                             6198 ; 685  |extern int g_iVolume_Control_Mode;
                             6199 ; 686  |extern int g_iAB_Control_Mode;
                             6200 ; 687  |
                             6201 ; 688  |
                             6202 ; 689  |#endif //_DISPLAY_H
                             6203 
                             6205 
                             6206 ; 18   |#include "displaylists.h"
                             6207 
                             6209 
                             6210 ; 1    |#ifndef _DISPLAY_LISTS_H
                             6211 ; 2    |#define _DISPLAY_LISTS_H
                             6212 ; 3    |
                             6213 ; 4    |#include "display.h"
                             6214 
                             6216 
                             6217 ; 1    |#ifndef _DISPLAY_H
                             6218 ; 2    |#define _DISPLAY_H
                             6219 ; 3    |
                             6220 ; 4    |//Display bits
                             6221 ; 5    |#define DISPLAY_CLEAR_DISPLAY_BITPOS        0
                             6222 ; 6    |
                             6223 ; 7    |#define DISPLAY_ENCODER_TRACK_TIME_BITPOS   1
                             6224 ; 8    |#define DISPLAY_ENCODER_TRACK_NAME_BITPOS   2
                             6225 ; 9    |#define DISPLAY_RECORD_MODE_BITPOS          3
                             6226 ; 10   |
                             6227 ; 11   |//This bit (DISPLAY_MISC_BITPOS) is set to allow DisplayHints to be non zero, but does not map
                             6228 ; 12   |//to anything in UpdateDisplay();  (meant to be used to indicate that specific
                             6229 ; 13   |//things that are specific for that menu.
                             6230 ; 14   |#define DISPLAY_MISC_BITPOS                 4
                             6231 ; 15   |
                             6232 ; 16   |#define DISPLAY_FMTUNER_FREQUENCY           5
                             6233 ; 17   |#define DISPLAY_FMTUNER_PRESET              6
                             6234 ; 18   |#define DISPLAY_FMTUNER_STRENGTH            7
                             6235 ; 19   |
                             6236 ; 20   |#define DISPLAY_PLAYSTATE_BITPOS             9
                             6237 ; 21   |#define DISPLAY_AB_ICON_BITPOS              10
                             6238 ; 22   |#define DISPLAY_PLAYMODE_BITPOS             11
                             6239 ; 23   |#define DISPLAY_PLAYSET_BITPOS              12
                             6240 ; 24   |
                             6241 ; 25   |//Playback info
                             6242 ; 26   |#define DISPLAY_EQ_BITPOS                   13
                             6243 ; 27   |#define DISPLAY_VOLUME_BITPOS               14
                             6244 ; 28   |
                             6245 ; 29   |//Track Info
                             6246 ; 30   |#define DISPLAY_SONGARTISTALBUM_BITPOS      15
                             6247 ; 31   |#define DISPLAY_SONGTITLE_BITPOS            16
                             6248 ; 32   |#define DISPLAY_CURRENTTRACK_BITPOS         17
                             6249 ; 33   |#define DISPLAY_TRACKTIME_BITPOS            18
                             6250 ; 34   |#define DISPLAY_TOTALTRACKTIME_BITPOS        8
                             6251 ; 35   |#define DISPLAY_BITRATE_BITPOS              19
                             6252 ; 36   |
                             6253 ; 37   |//Device status info
                             6254 ; 38   |#define DISPLAY_LOCK_BITPOS                 20
                             6255 ; 39   |#define DISPLAY_DISK_BITPOS                 21
                             6256 ; 40   |#define DISPLAY_BATTERY_BITPOS              22
                             6257 ; 41   |#define DISPLAY_ALBUMART_BITPOS              23
                             6258 ; 42   |
                             6259 ; 43   |#ifdef PLAYER_STRESS
                             6260 ; 44   |// this may not work since album art uses bit 23 so we may need a new word variable for this player stress test bit below.
                             6261 ; 45   |#define DISPLAY_STRESSTEST_BITPOS            23
                             6262 ; 46   |#endif
                             6263 ; 47   |
                             6264 ; 48   |
                             6265 ; 49   |union DisplayHints
                             6266 ; 50   |{
                             6267 ; 51   |    struct {
                             6268 ; 52   |        int ClearDisplay        :1;//0
                             6269 ; 53   |        int EncoderTrackTime    :1;//1
                             6270 ; 54   |        int EncoderTrackName    :1;//2
                             6271 ; 55   |        int RecordMode          :1;//3
                             6272 ; 56   |        int Misc                :1;//4
                             6273 ; 57   |        int FMTunerFrequency    :1;//5
                             6274 ; 58   |        int FMTunerPreset       :1;//6
                             6275 ; 59   |        int FMTunerStrength     :1;//7
                             6276 ; 60   |        int TotalTrackTime      :1;//8
                             6277 ; 61   |        int PlayState           :1;//9
                             6278 ; 62   |        int ABIcon              :1;//10
                             6279 ; 63   |        int PlayMode            :1;//11
                             6280 ; 64   |        int PlaySet             :1;//12
                             6281 ; 65   |        int EQ                  :1;//13
                             6282 ; 66   |        int Volume              :1;//14
                             6283 ; 67   |        int SongArtistAlbum     :1;//15
                             6284 ; 68   |        int SongTitle           :1;//16
                             6285 ; 69   |        int CurrentTrack        :1;//17
                             6286 ; 70   |        int TrackTime           :1;//18
                             6287 ; 71   |        int Bitrate             :1;//19
                             6288 ; 72   |        int LockIcon            :1;//20
                             6289 ; 73   |        int Disk                :1;//21
                             6290 ; 74   |        int Battery             :1;//22
                             6291 ; 75   |#ifdef PLAYER_STRESS
                             6292 ; 76   |        int StressTest         :1;//23  // this might not work since bit 23 is already taken by album art. 23 is last bit in word.
                             6293 ; 77   |#else
                             6294 ; 78   |        int AlbumArt            :1;//23
                             6295 ; 79   |#endif
                             6296 ; 80   |    } bits;
                             6297 ; 81   |    WORD I;
                             6298 ; 82   |};
                             6299 ; 83   |
                             6300 ; 84   |// setup default display for all menus
                             6301 ; 85   |// can be adjusted in each menus as required.
                             6302 ; 86   |#define COMMON_DISPLAY_ALL  (\ 
                             6303 ; 87   |                                (1<<DISPLAY_BATTERY_BITPOS)|\ 
                             6304 ; 88   |                                (1<<DISPLAY_LOCK_BITPOS)|\ 
                             6305 ; 89   |                                (1<<DISPLAY_VOLUME_BITPOS)|\ 
                             6306 ; 90   |                                (1<<DISPLAY_DISK_BITPOS)|\ 
                             6307 ; 91   |                                (1<<DISPLAY_PLAYSET_BITPOS)|\ 
                             6308 ; 92   |                                (1<<DISPLAY_AB_ICON_BITPOS)|\ 
                             6309 ; 93   |                                (1<<DISPLAY_EQ_BITPOS)|\ 
                             6310 ; 94   |                                (1<<DISPLAY_PLAYMODE_BITPOS)|\ 
                             6311 ; 95   |                                (1<<DISPLAY_PLAYSTATE_BITPOS)\ 
                             6312 ; 96   |                                )
                             6313 ; 97   |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  26

M:ADDR CODE           CYCLES LINE SOURCELINE
                             6314 ; 98   |#define SPECTROGRAM_MENU_DISPLAY_ALL  (\ 
                             6315 ; 99   |                                (1<<DISPLAY_LOCK_BITPOS)|\ 
                             6316 ; 100  |                                (1<<DISPLAY_DISK_BITPOS)|\ 
                             6317 ; 101  |                                (1<<DISPLAY_PLAYSET_BITPOS)|\ 
                             6318 ; 102  |                                (1<<DISPLAY_AB_ICON_BITPOS)|\ 
                             6319 ; 103  |                                (1<<DISPLAY_EQ_BITPOS)|\ 
                             6320 ; 104  |                                (1<<DISPLAY_PLAYMODE_BITPOS)|\ 
                             6321 ; 105  |                                (1<<DISPLAY_PLAYSTATE_BITPOS)\ 
                             6322 ; 106  |                                )
                             6323 ; 107  |
                             6324 ; 108  |//-----------------------------------------------
                             6325 ; 109  |#ifdef JPEG_ALBUM_ART
                             6326 ; 110  |#define ALBUMART_SET_MASK_IF_APPROPRIATE (1<<DISPLAY_ALBUMART_BITPOS)
                             6327 ; 111  |#else
                             6328 ; 112  |#define ALBUMART_SET_MASK_IF_APPROPRIATE (0)
                             6329 ; 113  |#endif
                             6330 ; 114  |
                             6331 ; 115  |#ifdef PLAYER_STRESS
                             6332 ; 116  |#define PLAYER_STRESSTEST_SET_MASK_IF_APPROPRIATE (1<<DISPLAY_STRESSTEST_BITPOS)
                             6333 ; 117  |#else
                             6334 ; 118  |#define PLAYER_STRESSTEST_SET_MASK_IF_APPROPRIATE (0)
                             6335 ; 119  |#endif
                             6336 ; 120  |
                             6337 ; 121  |
                             6338 ; 122  |#define MUSIC_MENU_DISPLAY_ALL  (\ 
                             6339 ; 123  |                                (COMMON_DISPLAY_ALL)|\ 
                             6340 ; 124  |                                (ALBUMART_SET_MASK_IF_APPROPRIATE)|\ 
                             6341 ; 125  |                                (1<<DISPLAY_PLAYSTATE_BITPOS)|\ 
                             6342 ; 126  |                                (1<<DISPLAY_VOLUME_BITPOS)|\ 
                             6343 ; 127  |                                (1<<DISPLAY_SONGARTISTALBUM_BITPOS)|\ 
                             6344 ; 128  |                                (1<<DISPLAY_SONGTITLE_BITPOS)|\ 
                             6345 ; 129  |                                (1<<DISPLAY_CURRENTTRACK_BITPOS)|\ 
                             6346 ; 130  |                                (1<<DISPLAY_TRACKTIME_BITPOS)|\ 
                             6347 ; 131  |                                (1<<DISPLAY_TOTALTRACKTIME_BITPOS)\ 
                             6348 ; 132  |                                )
                             6349 ; 133  |
                             6350 ; 134  |#define MUSIC_MENU_DISPLAY_NEW_TRACK (\ 
                             6351 ; 135  |                                (ALBUMART_SET_MASK_IF_APPROPRIATE)|\ 
                             6352 ; 136  |                                (PLAYER_STRESSTEST_SET_MASK_IF_APPROPRIATE)|\ 
                             6353 ; 137  |                                (1<<DISPLAY_SONGARTISTALBUM_BITPOS)|\ 
                             6354 ; 138  |                                (1<<DISPLAY_SONGTITLE_BITPOS)|\ 
                             6355 ; 139  |                                (1<<DISPLAY_CURRENTTRACK_BITPOS)|\ 
                             6356 ; 140  |                                (1<<DISPLAY_TRACKTIME_BITPOS)|\ 
                             6357 ; 141  |                                (1<<DISPLAY_TOTALTRACKTIME_BITPOS)|\ 
                             6358 ; 142  |                                (1<<DISPLAY_AB_ICON_BITPOS)|\ 
                             6359 ; 143  |                                (1<<DISPLAY_PLAYSTATE_BITPOS)|\ 
                             6360 ; 144  |                                (1<<DISPLAY_PLAYSET_BITPOS)\ 
                             6361 ; 145  |                                )
                             6362 ; 146  |//-----------------------------------------------
                             6363 ; 147  |
                             6364 ; 148  |
                             6365 ; 149  |#define MVIDEO_MENU_DISPLAY_ALL ((1<<DISPLAY_CURRENTTRACK_BITPOS)|(1<<DISPLAY_SONGTITLE_BITPOS))
                             6366 ; 150  |
                             6367 ; 151  |
                             6368 ; 152  |#define VOICE_MENU_DISPLAY_ALL  (\ 
                             6369 ; 153  |                                COMMON_DISPLAY_ALL|\ 
                             6370 ; 154  |                                (1<<DISPLAY_PLAYMODE_BITPOS)|\ 
                             6371 ; 155  |                                (1<<DISPLAY_PLAYSTATE_BITPOS)|\ 
                             6372 ; 156  |                                (1<<DISPLAY_VOLUME_BITPOS)|\ 
                             6373 ; 157  |                                (1<<DISPLAY_SONGARTISTALBUM_BITPOS)|\ 
                             6374 ; 158  |                                (1<<DISPLAY_SONGTITLE_BITPOS)|\ 
                             6375 ; 159  |                                (1<<DISPLAY_CURRENTTRACK_BITPOS)|\ 
                             6376 ; 160  |                                (1<<DISPLAY_TOTALTRACKTIME_BITPOS)|\ 
                             6377 ; 161  |                                (1<<DISPLAY_TRACKTIME_BITPOS)\ 
                             6378 ; 162  |                                )
                             6379 ; 163  |
                             6380 ; 164  |
                             6381 ; 165  |#define RECORDING_DISPLAY_ALL   (\ 
                             6382 ; 166  |                                COMMON_DISPLAY_ALL|\ 
                             6383 ; 167  |                                (1<<DISPLAY_ENCODER_TRACK_TIME_BITPOS)|\ 
                             6384 ; 168  |                                (1<<DISPLAY_ENCODER_TRACK_NAME_BITPOS)|\ 
                             6385 ; 169  |                                (1<<DISPLAY_PLAYSTATE_BITPOS)|\ 
                             6386 ; 170  |                                (1<<DISPLAY_VOLUME_BITPOS)|\ 
                             6387 ; 171  |                                (1<<DISPLAY_RECORD_MODE_BITPOS)\ 
                             6388 ; 172  |                                )
                             6389 ; 173  |
                             6390 ; 174  |#ifdef USE_PLAYLIST3
                             6391 ; 175  |#define BROWSE_MENU_DISPLAY_ALL  (\ 
                             6392 ; 176  |                                (1<<DISPLAY_BATTERY_BITPOS)|\ 
                             6393 ; 177  |                                (1<<DISPLAY_LOCK_BITPOS)|\ 
                             6394 ; 178  |                                (1<<DISPLAY_DISK_BITPOS)|\ 
                             6395 ; 179  |                                (1<<DISPLAY_PLAYSET_BITPOS)|\ 
                             6396 ; 180  |                                (1<<DISPLAY_MISC_BITPOS)\ 
                             6397 ; 181  |                                )
                             6398 ; 182  |#else
                             6399 ; 183  |#ifdef USE_PLAYLIST5
                             6400 ; 184  |#if 0
                             6401 ; 185  |#define BROWSE_MENU_DISPLAY_ALL (\ 
                             6402 ; 186  |                                 COMMON_DISPLAY_ALL|\ 
                             6403 ; 187  |                                (ALBUMART_SET_MASK_IF_APPROPRIATE)|\ 
                             6404 ; 188  |                                (1<<DISPLAY_PLAYSTATE_BITPOS)|\ 
                             6405 ; 189  |                                (1<<DISPLAY_VOLUME_BITPOS)|\ 
                             6406 ; 190  |                                (1<<DISPLAY_CURRENTTRACK_BITPOS)|\ 
                             6407 ; 191  |                                (1<<DISPLAY_MISC_BITPOS)\ 
                             6408 ; 192  |                                )
                             6409 ; 193  |#else
                             6410 ; 194  |#define BROWSE_MENU_DISPLAY_ALL (\ 
                             6411 ; 195  |                                 COMMON_DISPLAY_ALL|\ 
                             6412 ; 196  |                                (ALBUMART_SET_MASK_IF_APPROPRIATE)|\ 
                             6413 ; 197  |                                (1<<DISPLAY_PLAYSTATE_BITPOS)|\ 
                             6414 ; 198  |                                (1<<DISPLAY_VOLUME_BITPOS)|\ 
                             6415 ; 199  |                                (1<<DISPLAY_MISC_BITPOS)\ 
                             6416 ; 200  |                                )
                             6417 ; 201  |#endif
                             6418 ; 202  |#endif  // #ifdef USE_PLAYLIST5
                             6419 ; 203  |#endif  // #ifdef USE_PLAYLIST3
                             6420 ; 204  |
                             6421 ; 205  |
                             6422 ; 206  |
                             6423 ; 207  |#define MAIN_MENU_DISPLAY_ALL           (COMMON_DISPLAY_ALL|(1<<DISPLAY_MISC_BITPOS))
                             6424 ; 208  |
                             6425 ; 209  |#define EQ_MENU_DISPLAY_ALL             (\ 
                             6426 ; 210  |                                        COMMON_DISPLAY_ALL|\ 
                             6427 ; 211  |                                        (1<<DISPLAY_EQ_BITPOS)|\ 
                             6428 ; 212  |                                        (1<<DISPLAY_VOLUME_BITPOS)\ 
                             6429 ; 213  |                                        )     // (SDK2.520)
                             6430 ; 214  |
                             6431 ; 215  |#define PM_MENU_DISPLAY_ALL             (COMMON_DISPLAY_ALL|(1<<DISPLAY_PLAYMODE_BITPOS)|(1<<DISPLAY_MISC_BITPOS))
                             6432 ; 216  |#define PWR_MENU_DISPLAY_ALL            (COMMON_DISPLAY_ALL|(1<<DISPLAY_MISC_BITPOS))
                             6433 ; 217  |#define SETTINGS_MENU_DISPLAY_ALL       (COMMON_DISPLAY_ALL|(1<<DISPLAY_MISC_BITPOS))
                             6434 ; 218  |#define JPEG_DISPLAY_MENU_DISPLAY_ALL       (COMMON_DISPLAY_ALL|(1<<DISPLAY_MISC_BITPOS))
                             6435 ; 219  |#define DELETE_MENU_DISPLAY_ALL         (COMMON_DISPLAY_ALL|(1<<DISPLAY_MISC_BITPOS))
                             6436 ; 220  |#define ABOUT_MENU_DISPLAY_ALL          (COMMON_DISPLAY_ALL)
                             6437 ; 221  |#define ERASE_MENU_DISPLAY_ALL          ((1<<DISPLAY_BATTERY_BITPOS)|(1<<DISPLAY_LOCK_BITPOS))
                             6438 ; 222  |
                             6439 ; 223  |#define CONTRAST_MENU_DISPLAY_ALL       (COMMON_DISPLAY_ALL|(1<<DISPLAY_MISC_BITPOS))
                             6440 ; 224  |
                             6441 ; 225  |#define TIME_DATE_MENU_DISPLAY_ALL      0
                             6442 ; 226  |#define RECORDTEST_DISPLAY_ALL       (\ 
                             6443 ; 227  |                                        (1<<DISPLAY_ENCODER_TRACK_TIME_BITPOS)|\ 
                             6444 ; 228  |                                                                        (1<<DISPLAY_ENCODER_TRACK_NAME_BITPOS)|\ 
                             6445 ; 229  |                                                                        (1<<DISPLAY_PLAYSTATE_BITPOS)|\ 
                             6446 ; 230  |                                        (1<<DISPLAY_RECORD_MODE_BITPOS)|\ 
                             6447 ; 231  |                                    (1<<DISPLAY_MISC_BITPOS)\ 
                             6448 ; 232  |                                                                        )
                             6449 ; 233  |
                             6450 ; 234  |#define SPLASH_MENU_DISPLAY_ALL         (COMMON_DISPLAY_ALL|(1<<DISPLAY_MISC_BITPOS))
                             6451 ; 235  |// used during track update to force total time update
                             6452 ; 236  |#define AUTOUPDATE              FALSE
                             6453 ; 237  |#define FORCEUPDATE             TRUE
                             6454 ; 238  |
                             6455 ; 239  |
                             6456 ; 240  |// based on font used for title/artist display
                             6457 ; 241  |#define DEFAULT_CHAR_WIDTH  5
                             6458 ; 242  |
                             6459 ; 243  |
                             6460 ; 244  |// LCD dimensions
                             6461 ; 245  |#ifdef LDS514_LCD
                             6462 ; 246  |#define   LCD_SIZE_X       96
                             6463 ; 247  |#define   LCD_SIZE_Y       64
                             6464 ; 248  |#endif
                             6465 ; 249  |
                             6466 ; 250  |#ifdef ILI814_LCD
                             6467 ; 251  |#define   LCD_SIZE_X       96
                             6468 ; 252  |#define   LCD_SIZE_Y       64
                             6469 ; 253  |#endif
                             6470 ; 254  |
                             6471 ; 255  |#ifdef ML9341_LCD
                             6472 ; 256  |#define   LCD_SIZE_X       96
                             6473 ; 257  |#define   LCD_SIZE_Y       96
                             6474 ; 258  |#endif
                             6475 ; 259  |
                             6476 ; 260  |#ifdef SSD1332_LCD
                             6477 ; 261  |#define   LCD_SIZE_X       96
                             6478 ; 262  |#define   LCD_SIZE_Y       64
                             6479 ; 263  |#endif
                             6480 ; 264  |
                             6481 ; 265  |#ifdef S6B33B0A_LCD
                             6482 ; 266  |#define   LCD_SIZE_X       128
                             6483 ; 267  |#define   LCD_SIZE_Y       159
                             6484 ; 268  |#endif
                             6485 ; 269  |
                             6486 ; 270  |#ifdef SED15XX_LCD
                             6487 ; 271  |#define LCD_SIZE_X                      128
                             6488 ; 272  |#define LCD_SIZE_Y                      64
                             6489 ; 273  |#endif
                             6490 ; 274  |
                             6491 ; 275  |#define LCD_SIZE_ROW                     8
                             6492 ; 276  |
                             6493 ; 277  |#define TOP_OF_SCREEN           0
                             6494 ; 278  |#define LEFT_OF_SCREEN          0
                             6495 ; 279  |
                             6496 ; 280  |#ifdef LDS514_LCD
                             6497 ; 281  |#define   SCREEN_WIDTH       96
                             6498 ; 282  |#define   SCREEN_HEIGHT       64
                             6499 ; 283  |#endif
                             6500 ; 284  |
                             6501 ; 285  |#ifdef ILI814_LCD
                             6502 ; 286  |#define   SCREEN_WIDTH       96
                             6503 ; 287  |#define   SCREEN_HEIGHT       64
                             6504 ; 288  |#endif
                             6505 ; 289  |
                             6506 ; 290  |#ifdef ML9341_LCD
                             6507 ; 291  |#define   SCREEN_WIDTH       96
                             6508 ; 292  |#define   SCREEN_HEIGHT       96
                             6509 ; 293  |#endif
                             6510 ; 294  |
                             6511 ; 295  |#ifdef SSD1332_LCD
                             6512 ; 296  |#define   SCREEN_WIDTH       96
                             6513 ; 297  |#define   SCREEN_HEIGHT       64
                             6514 ; 298  |#endif
                             6515 ; 299  |
                             6516 ; 300  |#ifdef S6B33B0A_LCD
                             6517 ; 301  |#define   SCREEN_WIDTH       128
                             6518 ; 302  |#define   SCREEN_HEIGHT       159
                             6519 ; 303  |#endif
                             6520 ; 304  |
                             6521 ; 305  |#ifdef SED15XX_LCD
                             6522 ; 306  |#define SCREEN_WIDTH            128
                             6523 ; 307  |#define SCREEN_HEIGHT           64
                             6524 ; 308  |#endif
                             6525 ; 309  |
                             6526 ; 310  |#define CHAR_SIZE_X             6
                             6527 ; 311  |#define CHAR_SIZE_Y             8
                             6528 ; 312  |
                             6529 ; 313  |// Physical rows are numbered from 0 to LCD_SIZE_Y/LCD_SIZE_ROW
                             6530 ; 314  |#define LCD_FIRST_ROW_NUM                1
                             6531 ; 315  |#define LCD_FIRST_ROW_POS_Y=LCD_FIRST_ROW_NUM*LCD_SIZE_ROW  // skipping the first row
                             6532 ; 316  |
                             6533 ; 317  |// Top row in order from left to right
                             6534 ; 318  |#define PLAY_STATE_ICON_X_POS   LEFT_OF_SCREEN+0
                             6535 ; 319  |#define PLAY_STATE_ICON_Y_POS   TOP_OF_SCREEN+0
                             6536 ; 320  |#define PLAY_STATE_ICON_X_SIZE  12
                             6537 ; 321  |#define PLAY_STATE_ICON_Y_SIZE  8
                             6538 ; 322  |
                             6539 ; 323  |#define REPEAT_ICON_X_POS       LEFT_OF_SCREEN+13
                             6540 ; 324  |#define REPEAT_ICON_Y_POS       TOP_OF_SCREEN+0
                             6541 ; 325  |#define REPEAT_ICON_X_SIZE      12
                             6542 ; 326  |#define REPEAT_ICON_Y_SIZE      8
                             6543 ; 327  |
                             6544 ; 328  |#define SHUFFLE_ICON_X_POS      LEFT_OF_SCREEN+25
                             6545 ; 329  |#define SHUFFLE_ICON_Y_POS      TOP_OF_SCREEN+0
                             6546 ; 330  |#define SHUFFLE_ICON_X_SIZE     5     // includes white space on left side of .bmp
                             6547 ; 331  |#define SHUFFLE_ICON_Y_SIZE     8
                             6548 ; 332  |
                             6549 ; 333  |#define AB_ICON_X_POS           LEFT_OF_SCREEN+31
                             6550 ; 334  |#define AB_ICON_Y_POS           TOP_OF_SCREEN+0
                             6551 ; 335  |#define AB_ICON_X_SIZE          12
                             6552 ; 336  |#define AB_ICON_Y_SIZE          8
                             6553 ; 337  |
                             6554 ; 338  |#ifdef  AUDIBLE
                             6555 ; 339  |#define SECNAV_ICON_X_POS       LEFT_OF_SCREEN+31
                             6556 ; 340  |#define SECNAV_ICON_Y_POS       TOP_OF_SCREEN+0
                             6557 ; 341  |#define SECNAV_ICON_X_SIZE      12
                             6558 ; 342  |#define SECNAV_ICON_Y_SIZE      8
                             6559 ; 343  |#endif
                             6560 ; 344  |
                             6561 ; 345  |#define EQ_ICON_X_POS           LEFT_OF_SCREEN+44
                             6562 ; 346  |#define EQ_ICON_Y_POS           TOP_OF_SCREEN+0
                             6563 ; 347  |#define EQ_ICON_X_SIZE          22
                             6564 ; 348  |#define EQ_ICON_Y_SIZE          8
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  27

M:ADDR CODE           CYCLES LINE SOURCELINE
                             6565 ; 349  |
                             6566 ; 350  |#ifdef WOW
                             6567 ; 351  |#define WOW_X_POS               EQ_ICON_X_POS
                             6568 ; 352  |#define WOW_Y_POS               EQ_ICON_Y_POS
                             6569 ; 353  |#endif
                             6570 ; 354  |
                             6571 ; 355  |
                             6572 ; 356  |// Media icon
                             6573 ; 357  |#define DISK_X_POS              LEFT_OF_SCREEN+66
                             6574 ; 358  |#define DISK_Y_POS              TOP_OF_SCREEN
                             6575 ; 359  |#define DISK_X_SIZE             8
                             6576 ; 360  |#define DISK_Y_SIZE             8
                             6577 ; 361  |
                             6578 ; 362  |// Hold icon
                             6579 ; 363  |#define LOCK_ICON_X_POS         LEFT_OF_SCREEN+73
                             6580 ; 364  |#define LOCK_ICON_Y_POS         TOP_OF_SCREEN
                             6581 ; 365  |#define LOCK_ICON_X_SIZE        8
                             6582 ; 366  |#define LOCK_ICON_Y_SIZE        8
                             6583 ; 367  |
                             6584 ; 368  |#define BATTERY_ICON_X_POS      LEFT_OF_SCREEN+110
                             6585 ; 369  |#define BATTERY_ICON_Y_POS      TOP_OF_SCREEN+0
                             6586 ; 370  |#define BATTERY_ICON_X_SIZE     16
                             6587 ; 371  |#define BATTERY_ICON_Y_SIZE     8
                             6588 ; 372  |#define BATTERY_RESOURCE        RSRC_BATTERY_00
                             6589 ; 373  |
                             6590 ; 374  |// Second row from left to right
                             6591 ; 375  |#define VOLUME_ICON_X_POS       LEFT_OF_SCREEN+0
                             6592 ; 376  |#define VOLUME_ICON_Y_POS       TOP_OF_SCREEN+8
                             6593 ; 377  |#define VOLUME_ICON_X_SIZE      48
                             6594 ; 378  |#define VOLUME_ICON_Y_SIZE      8
                             6595 ; 379  |#define VOLUME_RESOURCE         RSRC_ICON_VOL_00
                             6596 ; 380  |#define VOLUME_NUM_ICONS        27
                             6597 ; 381  |
                             6598 ; 382  |#define PLAYSET_X_POS           SCREEN_WIDTH-8
                             6599 ; 383  |#define PLAYSET_Y_POS           TOP_OF_SCREEN+8
                             6600 ; 384  |
                             6601 ; 385  |//Lyrics Position
                             6602 ; 386  |#define LYRICS_DISPLAY_X_POS    LEFT_OF_SCREEN
                             6603 ; 387  |#define LYRICS_DISPLAY_Y_POS    TOP_OF_SCREEN+16
                             6604 ; 388  |#define LYRICS_DISPLAY_HEIGHT           10
                             6605 ; 389  |
                             6606 ; 390  |// Music menu
                             6607 ; 391  |#define SONG_TITLE_X_POS        LEFT_OF_SCREEN+0
                             6608 ; 392  |#define SONG_TITLE_Y_POS        TOP_OF_SCREEN+16
                             6609 ; 393  |#define SONG_TITLE_X_SIZE       SCREEN_WIDTH
                             6610 ; 394  |#define SONG_TITLE_Y_SIZE       10
                             6611 ; 395  |
                             6612 ; 396  |#define SONG_ARTIST_X_POS       LEFT_OF_SCREEN
                             6613 ; 397  |#define SONG_ARTIST_Y_POS       TOP_OF_SCREEN+26
                             6614 ; 398  |#define SONG_ARTIST_X_SIZE      SCREEN_WIDTH
                             6615 ; 399  |#define SONG_ARTIST_Y_SIZE      10
                             6616 ; 400  |
                             6617 ; 401  |#define SONG_ALBUM_X_POS       LEFT_OF_SCREEN
                             6618 ; 402  |#define SONG_ALBUM_Y_POS       TOP_OF_SCREEN+36
                             6619 ; 403  |#define SONG_ALBUM_X_SIZE      SCREEN_WIDTH
                             6620 ; 404  |#define SONG_ALBUM_Y_SIZE      10
                             6621 ; 405  |
                             6622 ; 406  |#ifdef USE_PLAYLIST5
                             6623 ; 407  |#define TRACK_NUMBER_X_POS      LEFT_OF_SCREEN+28
                             6624 ; 408  |#define TRACK_NUMBER_Y_POS      TOP_OF_SCREEN+56
                             6625 ; 409  |#define TRACK_NUMBER_X_SIZE     6*4
                             6626 ; 410  |#define TRACK_NUMBER_Y_SIZE     8
                             6627 ; 411  |
                             6628 ; 412  |#define TRACK_COUNT_X_POS       TRACK_NUMBER_X_POS+TRACK_NUMBER_X_SIZE+10
                             6629 ; 413  |#define TRACK_COUNT_Y_POS       TOP_OF_SCREEN+56
                             6630 ; 414  |#define TRACK_COUNT_X_SIZE      6*4
                             6631 ; 415  |#define TRACK_COUNT_Y_SIZE      8
                             6632 ; 416  |
                             6633 ; 417  |#define TRACK_DIVIDE_X TRACK_NUMBER_X_POS+TRACK_COUNT_X_SIZE + 2
                             6634 ; 418  |#else
                             6635 ; 419  |#define TRACK_NUMBER_X_POS      LEFT_OF_SCREEN+34
                             6636 ; 420  |#define TRACK_NUMBER_Y_POS      TOP_OF_SCREEN+56
                             6637 ; 421  |#define TRACK_NUMBER_X_SIZE     6*3
                             6638 ; 422  |#define TRACK_NUMBER_Y_SIZE     8
                             6639 ; 423  |
                             6640 ; 424  |#define TRACK_COUNT_X_POS       TRACK_NUMBER_X_POS+TRACK_NUMBER_X_SIZE+10
                             6641 ; 425  |#define TRACK_COUNT_Y_POS       TOP_OF_SCREEN+56
                             6642 ; 426  |#define TRACK_COUNT_X_SIZE      6*3
                             6643 ; 427  |#define TRACK_COUNT_Y_SIZE      8
                             6644 ; 428  |
                             6645 ; 429  |#define TRACK_DIVIDE_X  TRACK_NUMBER_X_POS+24
                             6646 ; 430  |#endif
                             6647 ; 431  |
                             6648 ; 432  |
                             6649 ; 433  |#define TRACK_CURR_TIME_X_POS       LEFT_OF_SCREEN+28
                             6650 ; 434  |#define TRACK_CURR_TIME_Y_POS       TOP_OF_SCREEN+48
                             6651 ; 435  |#define TRACK_CURR_TIME_X_SIZE      25
                             6652 ; 436  |#define TRACK_CURR_TIME_Y_SIZE      8
                             6653 ; 437  |
                             6654 ; 438  |#define TRACK_SLASH_X_SIZE          5
                             6655 ; 439  |#define TRACK_SLASH_X_POS           TRACK_TOTAL_TIME_X_POS-TRACK_SLASH_X_SIZE
                             6656 ; 440  |#define TRACK_SLASH_Y_POS           TRACK_CURR_TIME_Y_POS
                             6657 ; 441  |
                             6658 ; 442  |#define TRACK_TOTAL_TIME_X_POS      LEFT_OF_SCREEN+60
                             6659 ; 443  |#define TRACK_TOTAL_TIME_Y_POS      TRACK_CURR_TIME_Y_POS
                             6660 ; 444  |#define TRACK_TOTAL_TIME_X_SIZE     28
                             6661 ; 445  |#define TRACK_TOTAL_TIME_Y_SIZE     8
                             6662 ; 446  |
                             6663 ; 447  |#define VBR_FLAG_X_POS      LEFT_OF_SCREEN+80
                             6664 ; 448  |#define VBR_FLAG_Y_POS      8
                             6665 ; 449  |#define VBR_FLAG_X_SIZE     20
                             6666 ; 450  |#define VBR_FLAG_Y_SIZE     8
                             6667 ; 451  |#ifdef JPEG_ALBUM_ART
                             6668 ; 452  |// Album art display parameters:
                             6669 ; 453  |#define ALBUM_ART_X_POS         TOP_OF_SCREEN
                             6670 ; 454  |#define ALBUM_ART_Y_POS         80
                             6671 ; 455  |#define ALBUM_ART_X_SIZE        SCREEN_WIDTH
                             6672 ; 456  |#define ALBUM_ART_Y_SIZE        (SCREEN_HEIGHT-ALBUM_ART_Y_POS)
                             6673 ; 457  |#endif
                             6674 ; 458  |
                             6675 ; 459  |// Recording Display
                             6676 ; 460  |#define REC_CURR_TIME_X_POS       LEFT_OF_SCREEN
                             6677 ; 461  |#define REC_CURR_TIME_Y_POS       TOP_OF_SCREEN+48
                             6678 ; 462  |#define REC_CURR_TIME_X_SIZE      12
                             6679 ; 463  |#define REC_CURR_TIME_Y_SIZE      8
                             6680 ; 464  |
                             6681 ; 465  |#define REC_TOTAL_TIME_X_POS      LEFT_OF_SCREEN+45
                             6682 ; 466  |#define REC_TOTAL_TIME_Y_POS      TOP_OF_SCREEN+48
                             6683 ; 467  |#define REC_TOTAL_TIME_X_SIZE     28
                             6684 ; 468  |#define REC_TOTAL_TIME_Y_SIZE     8
                             6685 ; 469  |
                             6686 ; 470  |// Playback Display with hours added.
                             6687 ; 471  |#ifdef LDS514_LCD
                             6688 ; 472  |#define HR_TRACK_CURR_TIME_X_POS        LEFT_OF_SCREEN+16
                             6689 ; 473  |#endif
                             6690 ; 474  |
                             6691 ; 475  |#ifdef ILI814_LCD
                             6692 ; 476  |#define HR_TRACK_CURR_TIME_X_POS        LEFT_OF_SCREEN+16
                             6693 ; 477  |#endif
                             6694 ; 478  |
                             6695 ; 479  |#ifdef ML9341_LCD
                             6696 ; 480  |#define HR_TRACK_CURR_TIME_X_POS        LEFT_OF_SCREEN+16
                             6697 ; 481  |#endif
                             6698 ; 482  |
                             6699 ; 483  |#ifdef SSD1332_LCD
                             6700 ; 484  |#define HR_TRACK_CURR_TIME_X_POS        LEFT_OF_SCREEN+16
                             6701 ; 485  |#endif
                             6702 ; 486  |
                             6703 ; 487  |#ifdef S6B33B0A_LCD
                             6704 ; 488  |#define HR_TRACK_CURR_TIME_X_POS        LEFT_OF_SCREEN+16
                             6705 ; 489  |#endif
                             6706 ; 490  |
                             6707 ; 491  |#ifdef SED15XX_LCD
                             6708 ; 492  |#define HR_TRACK_CURR_TIME_X_POS        LEFT_OF_SCREEN+16
                             6709 ; 493  |#endif
                             6710 ; 494  |
                             6711 ; 495  |#define HR_TRACK_CURR_TIME_Y_POS        TOP_OF_SCREEN+48
                             6712 ; 496  |#define HR_TRACK_CURR_TIME_X_SIZE       28
                             6713 ; 497  |#define HR_TRACK_CURR_TIME_Y_SIZE       8
                             6714 ; 498  |
                             6715 ; 499  |#define HR_TRACK_TOTAL_TIME_X_POS       LEFT_OF_SCREEN+59
                             6716 ; 500  |#define HR_TRACK_TOTAL_TIME_Y_POS       TRACK_CURR_TIME_Y_POS
                             6717 ; 501  |#define HR_TRACK_TOTAL_TIME_X_SIZE      28
                             6718 ; 502  |#define HR_TRACK_TOTAL_TIME_Y_SIZE      8
                             6719 ; 503  |
                             6720 ; 504  |//Clear entire Track Time when song changes.
                             6721 ; 505  |#define CLR_TRACK_TIME_X_POS            LEFT_OF_SCREEN
                             6722 ; 506  |#define CLR_TRACK_TIME_Y_POS            TRACK_CURR_TIME_Y_POS
                             6723 ; 507  |#define CLR_TRACK_TIME_X_SIZE           SCREEN_WIDTH
                             6724 ; 508  |#define CLR_TRACK_TIME_Y_SIZE           8
                             6725 ; 509  |
                             6726 ; 510  |#define HR_TRACK_SLASH_X_SIZE           3
                             6727 ; 511  |#define HR_TRACK_SLASH_X_POS            HR_TRACK_TOTAL_TIME_X_POS-HR_TRACK_SLASH_X_SIZE
                             6728 ; 512  |#define HR_TRACK_SLASH_Y_POS            HR_TRACK_CURR_TIME_Y_POS
                             6729 ; 513  |
                             6730 ; 514  | //DVRWARN
                             6731 ; 515  |#define VOICE_SPACE_WARN_X_POS      LEFT_OF_SCREEN
                             6732 ; 516  |#define VOICE_SPACE_WARN_Y_POS      SONG_TITLE_Y_POS
                             6733 ; 517  |#define VOICE_SPACE_WARN_X_SIZE     93
                             6734 ; 518  |#define VOICE_SPACE_WARN_Y_SIZE     16
                             6735 ; 519  |
                             6736 ; 520  |//Shutdown
                             6737 ; 521  |#define SHUTDOWN_PROGRESS_X_POS     LEFT_OF_SCREEN+24
                             6738 ; 522  |#define SHUTDOWN_PROGRESS_Y_POS     TOP_OF_SCREEN+32
                             6739 ; 523  |#define SHUTDOWN_PROGRESS_X_SIZE    59
                             6740 ; 524  |#define SHUTDOWN_PROGRESS_Y_SIZE    16
                             6741 ; 525  |#define SHUTDOWN_PROGRESS_RESOURCE  RSRC_PDOWN_STATUS_0
                             6742 ; 526  |
                             6743 ; 527  |#define SHUTDOWN_STRING_X_POS       LEFT_OF_SCREEN+10
                             6744 ; 528  |#define SHUTDOWN_STRING_Y_POS       TOP_OF_SCREEN+16
                             6745 ; 529  |#define SHUTDOWN_STRING_X_SIZE      59
                             6746 ; 530  |#define SHUTDOWN_STRING_Y_SIZE      16
                             6747 ; 531  |#define SHUTDOWN_STRING_RESOURCE    RSRC_PDOWN_HOLD_STRING
                             6748 ; 532  |
                             6749 ; 533  |#define DEFRAGMENT_STRING_X_POS       LEFT_OF_SCREEN+0
                             6750 ; 534  |#define DEFRAGMENT_STRING_Y_POS       TOP_OF_SCREEN+16
                             6751 ; 535  |#define DEFRAGMENT_STRING_X_SIZE      59
                             6752 ; 536  |#define DEFRAGMENT_STRING_Y_SIZE      16
                             6753 ; 537  |#define DEFRAGMENT_STRING_RESOURCE    RSRC_DEFRAGMENT_STORE_STRING
                             6754 ; 538  |
                             6755 ; 539  |
                             6756 ; 540  |//Contrast Display
                             6757 ; 541  |#define CONTRAST_TITLE_X_POS        LEFT_OF_SCREEN+0
                             6758 ; 542  |#define CONTRAST_TITLE_Y_POS        TOP_OF_SCREEN+16
                             6759 ; 543  |
                             6760 ; 544  |#define CONTRAST_X_POS              LEFT_OF_SCREEN+8
                             6761 ; 545  |#define CONTRAST_Y_POS              TOP_OF_SCREEN+32
                             6762 ; 546  |#define CONTRAST_X_SIZE             96
                             6763 ; 547  |#define CONTRAST_Y_SIZE             8
                             6764 ; 548  |#define CONTRAST_RESOURCE           RSRC_CONTRAST_LEVEL_0
                             6765 ; 549  |
                             6766 ; 550  |//Backlight Display
                             6767 ; 551  |#define BACKLIGHT_TITLE_X_POS        LEFT_OF_SCREEN+0
                             6768 ; 552  |#define BACKLIGHT_TITLE_Y_POS        TOP_OF_SCREEN+24
                             6769 ; 553  |#define BACKLIGHT_STATE_X_POS        LEFT_OF_SCREEN+0
                             6770 ; 554  |#define BACKLIGHT_STATE_Y_POS        (LCD_FIRST_ROW_NUM+4)*LCD_SIZE_ROW
                             6771 ; 555  |
                             6772 ; 556  |//settings title display
                             6773 ; 557  |#define SETTINGS_TITLE_X_POS        LEFT_OF_SCREEN+0
                             6774 ; 558  |#define SETTINGS_TITLE_Y_POS        TOP_OF_SCREEN+8
                             6775 ; 559  |//jpeg display title display
                             6776 ; 560  |#define JPEG_DISPLAY_TITLE_X_POS        LEFT_OF_SCREEN+0
                             6777 ; 561  |#define JPEG_DISPLAY_TITLE_Y_POS        TOP_OF_SCREEN+8
                             6778 ; 562  |//erase files title display
                             6779 ; 563  |#define ERASE_TITLE_X_POS           LEFT_OF_SCREEN+0
                             6780 ; 564  |#define ERASE_TITLE_Y_POS           TOP_OF_SCREEN+8
                             6781 ; 565  |
                             6782 ; 566  |// Splashscreen
                             6783 ; 567  |#ifdef LDS514_LCD
                             6784 ; 568  |#define SPLASH_SCREEN_X_POS         LEFT_OF_SCREEN
                             6785 ; 569  |#define SPLASH_SCREEN_Y_POS         TOP_OF_SCREEN
                             6786 ; 570  |#define SPLASH_SCREEN_X_SIZE        96
                             6787 ; 571  |#define SPLASH_SCREEN_Y_SIZE        64
                             6788 ; 572  |#define LOCKED_SCREEN_X_POS         LEFT_OF_SCREEN+8
                             6789 ; 573  |#define LOCKED_SCREEN_Y_POS         TOP_OF_SCREEN+24
                             6790 ; 574  |#endif
                             6791 ; 575  |
                             6792 ; 576  |#ifdef ILI814_LCD
                             6793 ; 577  |#define SPLASH_SCREEN_X_POS         LEFT_OF_SCREEN
                             6794 ; 578  |#define SPLASH_SCREEN_Y_POS         TOP_OF_SCREEN
                             6795 ; 579  |#define SPLASH_SCREEN_X_SIZE        96
                             6796 ; 580  |#define SPLASH_SCREEN_Y_SIZE        64
                             6797 ; 581  |#define LOCKED_SCREEN_X_POS         LEFT_OF_SCREEN+8
                             6798 ; 582  |#define LOCKED_SCREEN_Y_POS         TOP_OF_SCREEN+24
                             6799 ; 583  |#endif
                             6800 ; 584  |
                             6801 ; 585  |#ifdef ML9341_LCD
                             6802 ; 586  |#define SPLASH_SCREEN_X_POS         LEFT_OF_SCREEN
                             6803 ; 587  |#define SPLASH_SCREEN_Y_POS         TOP_OF_SCREEN
                             6804 ; 588  |#define SPLASH_SCREEN_X_SIZE        96
                             6805 ; 589  |#define SPLASH_SCREEN_Y_SIZE        96
                             6806 ; 590  |#define LOCKED_SCREEN_X_POS         LEFT_OF_SCREEN+8
                             6807 ; 591  |#define LOCKED_SCREEN_Y_POS         TOP_OF_SCREEN+24
                             6808 ; 592  |#endif
                             6809 ; 593  |
                             6810 ; 594  |#ifdef SSD1332_LCD
                             6811 ; 595  |#define SPLASH_SCREEN_X_POS         LEFT_OF_SCREEN
                             6812 ; 596  |#define SPLASH_SCREEN_Y_POS         TOP_OF_SCREEN
                             6813 ; 597  |#define SPLASH_SCREEN_X_SIZE        96
                             6814 ; 598  |#define SPLASH_SCREEN_Y_SIZE        64
                             6815 ; 599  |#define LOCKED_SCREEN_X_POS         LEFT_OF_SCREEN+8
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  28

M:ADDR CODE           CYCLES LINE SOURCELINE
                             6816 ; 600  |#define LOCKED_SCREEN_Y_POS         TOP_OF_SCREEN+24
                             6817 ; 601  |#endif
                             6818 ; 602  |
                             6819 ; 603  |#ifdef S6B33B0A_LCD
                             6820 ; 604  |#define SPLASH_SCREEN_X_POS         LEFT_OF_SCREEN
                             6821 ; 605  |#define SPLASH_SCREEN_Y_POS         TOP_OF_SCREEN + 16
                             6822 ; 606  |#define SPLASH_SCREEN_X_SIZE        80
                             6823 ; 607  |#define SPLASH_SCREEN_Y_SIZE        48
                             6824 ; 608  |#define LOCKED_SCREEN_X_POS         LEFT_OF_SCREEN+8
                             6825 ; 609  |#define LOCKED_SCREEN_Y_POS         TOP_OF_SCREEN+24
                             6826 ; 610  |#endif
                             6827 ; 611  |
                             6828 ; 612  |#ifdef SED15XX_LCD
                             6829 ; 613  |#define SPLASH_SCREEN_X_POS         LEFT_OF_SCREEN
                             6830 ; 614  |#define SPLASH_SCREEN_Y_POS         TOP_OF_SCREEN 
                             6831 ; 615  |#define SPLASH_SCREEN_X_SIZE        128
                             6832 ; 616  |#define SPLASH_SCREEN_Y_SIZE        64    
                             6833 ; 617  |#define LOCKED_SCREEN_X_POS         LEFT_OF_SCREEN+8
                             6834 ; 618  |#define LOCKED_SCREEN_Y_POS         TOP_OF_SCREEN+24
                             6835 ; 619  |#endif
                             6836 ; 620  |
                             6837 ; 621  |// FM tuner
                             6838 ; 622  |#define FM_TUNER_FREQUENCY_X_POS    LEFT_OF_SCREEN+30
                             6839 ; 623  |#define FM_TUNER_FREQUENCY_Y_POS    TOP_OF_SCREEN+24
                             6840 ; 624  |#define FM_TUNER_FREQUENCY_X_SIZE   CHAR_SIZE_X*10
                             6841 ; 625  |#define FM_TUNER_FREQUENCY_Y_SIZE   CHAR_SIZE_Y
                             6842 ; 626  |#define FM_TUNER_FREQUENCY_DOT_X_POS    FM_TUNER_FREQUENCY_X_POS+CHAR_SIZE_X*3
                             6843 ; 627  |#define FM_TUNER_FRAC_FREQUENCY_X_POS    FM_TUNER_FREQUENCY_DOT_X_POS+3
                             6844 ; 628  |
                             6845 ; 629  |#define FM_TUNER_PRESET_X_POS       LEFT_OF_SCREEN+30
                             6846 ; 630  |#define FM_TUNER_PRESET_Y_POS       TOP_OF_SCREEN+34
                             6847 ; 631  |#define FM_TUNER_PRESET_X_SIZE      CHAR_SIZE_X*5
                             6848 ; 632  |#define FM_TUNER_PRESET_Y_SIZE      CHAR_SIZE_Y
                             6849 ; 633  |
                             6850 ; 634  |#define FM_TUNER_PILOT_X_POS       LEFT_OF_SCREEN+30
                             6851 ; 635  |#define FM_TUNER_PILOT_Y_POS       TOP_OF_SCREEN+44
                             6852 ; 636  |
                             6853 ; 637  |// About menu
                             6854 ; 638  |#define ABOUT_TITLE_X_POS           LEFT_OF_SCREEN+0
                             6855 ; 639  |#define ABOUT_TITLE_Y_POS           TOP_OF_SCREEN+LCD_SIZE_ROW
                             6856 ; 640  |// starting row -- use offsets for the rest
                             6857 ; 641  |#define ABOUT_LINE_LABEL_X_POS      LEFT_OF_SCREEN+0
                             6858 ; 642  |#define ABOUT_LINE_LABEL_Y_POS      ABOUT_TITLE_Y_POS+(2*LCD_SIZE_ROW)
                             6859 ; 643  |
                             6860 ; 644  |#ifdef PLAYER_STRESS
                             6861 ; 645  |#define STRESS_TEST_X_POS       LEFT_OF_SCREEN
                             6862 ; 646  |#define STRESS_TEST_Y_POS       TOP_OF_SCREEN+40
                             6863 ; 647  |#define STRESS_TEST_X_SIZE      SCREEN_WIDTH
                             6864 ; 648  |#define STRESS_TEST_Y_SIZE      8
                             6865 ; 649  |#endif
                             6866 ; 650  |
                             6867 ; 651  |
                             6868 ; 652  |// Delete Menu
                             6869 ; 653  |#define WARNING_MSG_LINE1_X         LEFT_OF_SCREEN
                             6870 ; 654  |#define WARNING_MSG_LINE1_Y         (LCD_FIRST_ROW_NUM+1)*LCD_SIZE_ROW
                             6871 ; 655  |#define WARNING_MSG_LINE2_X         LEFT_OF_SCREEN
                             6872 ; 656  |#define WARNING_MSG_LINE2_Y         (LCD_FIRST_ROW_NUM+2)*LCD_SIZE_ROW
                             6873 ; 657  |#define WARNING_MSG_FILE_X          LEFT_OF_SCREEN
                             6874 ; 658  |#define WARNING_MSG_FILE_Y          (LCD_FIRST_ROW_NUM+4)*LCD_SIZE_ROW
                             6875 ; 659  |#define WARNING_MSG_YES_X           LEFT_OF_SCREEN
                             6876 ; 660  |#define WARNING_MSG_YES_Y           (LCD_FIRST_ROW_NUM+6)*LCD_SIZE_ROW
                             6877 ; 661  |#define DELETE_FAIL_MSG_X           LEFT_OF_SCREEN
                             6878 ; 662  |#define DELETE_FAIL_MSG_Y           (LCD_FIRST_ROW_NUM+6)*LCD_SIZE_ROW
                             6879 ; 663  |
                             6880 ; 664  |_reentrant void DisplayClear (void);
                             6881 ; 665  |_reentrant void DisplayLowBattery (void);
                             6882 ; 666  |
                             6883 ; 667  |_reentrant int DisplayContrast( int bDisplay, int iIgnored1, void *pPtr);
                             6884 ; 668  |
                             6885 ; 669  |_reentrant int DisplayBacklight( int bDisplay, int iIgnored1, void *pPtr);
                             6886 ; 670  |#ifdef WOW
                             6887 ; 671  |_reentrant int DisplayBar( int bDisplay, int step, void *pPtr);
                             6888 ; 672  |#endif
                             6889 ; 673  |extern _X BOOL g_bSongStringScroll;
                             6890 ; 674  |extern _X INT  g_iSongStringOffset;
                             6891 ; 675  |extern _X INT  g_iSongStringLength;
                             6892 ; 676  |
                             6893 ; 677  |extern _X BOOL g_bArtistStringScroll;
                             6894 ; 678  |extern _X INT  g_iArtistStringOffset;
                             6895 ; 679  |extern _X INT  g_iArtistStringLength;
                             6896 ; 680  |
                             6897 ; 681  |
                             6898 ; 682  |extern _X BOOL g_bAlbumStringScroll;
                             6899 ; 683  |extern _X INT  g_iAlbumStringOffset;
                             6900 ; 684  |extern _X INT  g_iAlbumStringLength;
                             6901 ; 685  |extern int g_iVolume_Control_Mode;
                             6902 ; 686  |extern int g_iAB_Control_Mode;
                             6903 ; 687  |
                             6904 ; 688  |
                             6905 ; 689  |#endif //_DISPLAY_H
                             6906 
                             6908 
                             6909 ; 5    |
                             6910 ; 6    |//Display lists is very LCD centric
                             6911 ; 7    |
                             6912 ; 8    |
                             6913 ; 9    |//Each menu item contains which page it belongs on, the resource required to display this, and the
                             6914 ; 10   |//X and Y position.  All Items on the same page as the selected item will be displayed using the
                             6915 ; 11   |//coordinates listed below.
                             6916 ; 12   |struct MenuItem
                             6917 ; 13   |{
                             6918 ; 14   |    int m_iPage;
                             6919 ; 15   |    int m_iResource;
                             6920 ; 16   |    int m_ixPos;
                             6921 ; 17   |    int m_iyPos;
                             6922 ; 18   |};
                             6923 ; 19   |
                             6924 ; 20   |//The PagedListStructure contains the message used to display items in the list, 
                             6925 ; 21   |//the message used to display the selected item in the list, the number of items
                             6926 ; 22   |//in the list, and a pointer to an array of these items.
                             6927 ; 23   |struct PagedListStructure
                             6928 ; 24   |{
                             6929 ; 25   |    int m_iNormalDisplayMsg;
                             6930 ; 26   |    int m_iSelectedDisplayMsg;
                             6931 ; 27   |    int m_iItems;
                             6932 ; 28   |    struct MenuItem *m_pItems;
                             6933 ; 29   |};
                             6934 ; 30   |
                             6935 ; 31   |_reentrant int DisplayPagedList(int iSelectedItem, int iTitle, void*ListStructure);
                             6936 ; 32   |
                             6937 ; 33   |// iTitle values
                             6938 ; 34   |#define BITMAP_SETTINGS_TITLE_NUM 1 //sdk2.1 for displaying title bitmap SETTINGS. 
                             6939 ; 35   |#define BITMAP_ERASE_TITLE_NUM    2 //sdk2.1 for displaying title bitmap ERASE. 
                             6940 ; 36   |#define BITMAP_TEST_TITLE_NUM    3 
                             6941 ; 37   |#define BITMAP_RECORD_SETTINGS_TITLE_NUM 4
                             6942 ; 38   |
                             6943 ; 39   |#ifdef JPEG_APP
                             6944 ; 40   |#define BITMAP_JPEG_DISPLAY_TITLE_NUM 5 //sdk2.1 for displaying title bitmap JPEG DISPLAY. 
                             6945 ; 41   |#endif
                             6946 ; 42   |
                             6947 ; 43   |#endif
                             6948 
                             6950 
                             6951 ; 19   |#include "playmodemenu.h"
                             6952 
                             6954 
                             6955 ; 1    |#ifndef _PLAYMODE_H
                             6956 ; 2    |#define _PLAYMODE_H
                             6957 ; 3    |
                             6958 ; 4    |#include "types.h"
                             6959 
                             6961 
                             6962 ; 1    |////////////////////////////////////////////////////////////////////////////////
                             6963 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                             6964 ; 3    |//
                             6965 ; 4    |// Filename: types.h
                             6966 ; 5    |// Description: Standard data types
                             6967 ; 6    |////////////////////////////////////////////////////////////////////////////////
                             6968 ; 7    |
                             6969 ; 8    |#ifndef _TYPES_H
                             6970 ; 9    |#define _TYPES_H
                             6971 ; 10   |
                             6972 ; 11   |// TODO:  move this outta here!
                             6973 ; 12   |#if !defined(NOERROR)
                             6974 ; 13   |#define NOERROR 0
                             6975 ; 14   |#define SUCCESS 0
                             6976 ; 15   |#endif 
                             6977 ; 16   |#if !defined(SUCCESS)
                             6978 ; 17   |#define SUCCESS  0
                             6979 ; 18   |#endif
                             6980 ; 19   |#if !defined(ERROR)
                             6981 ; 20   |#define ERROR   -1
                             6982 ; 21   |#endif
                             6983 ; 22   |#if !defined(FALSE)
                             6984 ; 23   |#define FALSE 0
                             6985 ; 24   |#endif
                             6986 ; 25   |#if !defined(TRUE)
                             6987 ; 26   |#define TRUE  1
                             6988 ; 27   |#endif
                             6989 ; 28   |
                             6990 ; 29   |#if !defined(NULL)
                             6991 ; 30   |#define NULL 0
                             6992 ; 31   |#endif
                             6993 ; 32   |
                             6994 ; 33   |#define MAX_INT     0x7FFFFF
                             6995 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                             6996 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                             6997 ; 36   |#define MAX_ULONG   (-1) 
                             6998 ; 37   |
                             6999 ; 38   |#define WORD_SIZE   24              // word size in bits
                             7000 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                             7001 ; 40   |
                             7002 ; 41   |
                             7003 ; 42   |#define BYTE    unsigned char       // btVarName
                             7004 ; 43   |#define CHAR    signed char         // cVarName
                             7005 ; 44   |#define USHORT  unsigned short      // usVarName
                             7006 ; 45   |#define SHORT   unsigned short      // sVarName
                             7007 ; 46   |#define WORD    unsigned int        // wVarName
                             7008 ; 47   |#define INT     signed int          // iVarName
                             7009 ; 48   |#define DWORD   unsigned long       // dwVarName
                             7010 ; 49   |#define LONG    signed long         // lVarName
                             7011 ; 50   |#define BOOL    unsigned int        // bVarName
                             7012 ; 51   |#define FRACT   _fract              // frVarName
                             7013 ; 52   |#define LFRACT  long _fract         // lfrVarName
                             7014 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                             7015 ; 54   |#define FLOAT   float               // fVarName
                             7016 ; 55   |#define DBL     double              // dVarName
                             7017 ; 56   |#define ENUM    enum                // eVarName
                             7018 ; 57   |#define CMX     _complex            // cmxVarName
                             7019 ; 58   |typedef WORD UCS3;                   // 
                             7020 ; 59   |
                             7021 ; 60   |#define UINT16  unsigned short
                             7022 ; 61   |#define UINT8   unsigned char   
                             7023 ; 62   |#define UINT32  unsigned long
                             7024 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port exisiting code to only use 48 bit
                             7025 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port exisiting code to only use 48 bit
                             7026 ; 65   |#define WCHAR   UINT16
                             7027 ; 66   |
                             7028 ; 67   |//UINT128 is 16 bytes or 6 words
                             7029 ; 68   |typedef struct UINT128_3500 {   
                             7030 ; 69   |    int val[6];     
                             7031 ; 70   |} UINT128_3500;
                             7032 ; 71   |
                             7033 ; 72   |#define UINT128   UINT128_3500
                             7034 ; 73   |
                             7035 ; 74   |// Little endian word packed byte strings:   
                             7036 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                             7037 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                             7038 ; 77   |// Little endian word packed byte strings:   
                             7039 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                             7040 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                             7041 ; 80   |
                             7042 ; 81   |// Declare Memory Spaces To Use When Coding
                             7043 ; 82   |// A. Sector Buffers
                             7044 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                             7045 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                             7046 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                             7047 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                             7048 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                             7049 ; 88   |// B. Media DDI Memory
                             7050 ; 89   |#define MEDIA_DDI_MEM _Y
                             7051 ; 90   |
                             7052 ; 91   |
                             7053 ; 92   |
                             7054 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                             7055 ; 94   |// Examples of circular pointers:
                             7056 ; 95   |//    INT CIRC cpiVarName
                             7057 ; 96   |//    DWORD CIRC cpdwVarName
                             7058 ; 97   |
                             7059 ; 98   |#define RETCODE INT                 // rcVarName
                             7060 ; 99   |
                             7061 ; 100  |// generic bitfield structure
                             7062 ; 101  |struct Bitfield {
                             7063 ; 102  |    unsigned int B0  :1;
                             7064 ; 103  |    unsigned int B1  :1;
                             7065 ; 104  |    unsigned int B2  :1;
                             7066 ; 105  |    unsigned int B3  :1;
                             7067 ; 106  |    unsigned int B4  :1;
                             7068 ; 107  |    unsigned int B5  :1;
                             7069 ; 108  |    unsigned int B6  :1;
                             7070 ; 109  |    unsigned int B7  :1;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  29

M:ADDR CODE           CYCLES LINE SOURCELINE
                             7071 ; 110  |    unsigned int B8  :1;
                             7072 ; 111  |    unsigned int B9  :1;
                             7073 ; 112  |    unsigned int B10 :1;
                             7074 ; 113  |    unsigned int B11 :1;
                             7075 ; 114  |    unsigned int B12 :1;
                             7076 ; 115  |    unsigned int B13 :1;
                             7077 ; 116  |    unsigned int B14 :1;
                             7078 ; 117  |    unsigned int B15 :1;
                             7079 ; 118  |    unsigned int B16 :1;
                             7080 ; 119  |    unsigned int B17 :1;
                             7081 ; 120  |    unsigned int B18 :1;
                             7082 ; 121  |    unsigned int B19 :1;
                             7083 ; 122  |    unsigned int B20 :1;
                             7084 ; 123  |    unsigned int B21 :1;
                             7085 ; 124  |    unsigned int B22 :1;
                             7086 ; 125  |    unsigned int B23 :1;
                             7087 ; 126  |};
                             7088 ; 127  |
                             7089 ; 128  |union BitInt {
                             7090 ; 129  |        struct Bitfield B;
                             7091 ; 130  |        int        I;
                             7092 ; 131  |};
                             7093 ; 132  |
                             7094 ; 133  |#define MAX_MSG_LENGTH 10
                             7095 ; 134  |struct CMessage
                             7096 ; 135  |{
                             7097 ; 136  |        unsigned int m_uLength;
                             7098 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                             7099 ; 138  |};
                             7100 ; 139  |
                             7101 ; 140  |typedef struct {
                             7102 ; 141  |    WORD m_wLength;
                             7103 ; 142  |    WORD m_wMessage;
                             7104 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                             7105 ; 144  |} Message;
                             7106 ; 145  |
                             7107 ; 146  |struct MessageQueueDescriptor
                             7108 ; 147  |{
                             7109 ; 148  |        int *m_pBase;
                             7110 ; 149  |        int m_iModulo;
                             7111 ; 150  |        int m_iSize;
                             7112 ; 151  |        int *m_pHead;
                             7113 ; 152  |        int *m_pTail;
                             7114 ; 153  |};
                             7115 ; 154  |
                             7116 ; 155  |struct ModuleEntry
                             7117 ; 156  |{
                             7118 ; 157  |    int m_iSignaledEventMask;
                             7119 ; 158  |    int m_iWaitEventMask;
                             7120 ; 159  |    int m_iResourceOfCode;
                             7121 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                             7122 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescriptor *);
                             7123 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                             7124 ; 163  |    int m_uTimeOutHigh;
                             7125 ; 164  |    int m_uTimeOutLow;
                             7126 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                             7127 ; 166  |};
                             7128 ; 167  |
                             7129 ; 168  |union WaitMask{
                             7130 ; 169  |    struct B{
                             7131 ; 170  |        unsigned int m_bNone     :1;
                             7132 ; 171  |        unsigned int m_bMessage  :1;
                             7133 ; 172  |        unsigned int m_bTimer    :1;
                             7134 ; 173  |        unsigned int m_bButton   :1;
                             7135 ; 174  |    } B;
                             7136 ; 175  |    int I;
                             7137 ; 176  |} ;
                             7138 ; 177  |
                             7139 ; 178  |
                             7140 ; 179  |struct Button {
                             7141 ; 180  |        WORD wButtonEvent;
                             7142 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                             7143 ; 182  |};
                             7144 ; 183  |
                             7145 ; 184  |struct Message {
                             7146 ; 185  |        WORD wMsgLength;
                             7147 ; 186  |        WORD wMsgCommand;
                             7148 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                             7149 ; 188  |};
                             7150 ; 189  |
                             7151 ; 190  |union EventTypes {
                             7152 ; 191  |        struct CMessage msg;
                             7153 ; 192  |        struct Button Button ;
                             7154 ; 193  |        struct Message Message;
                             7155 ; 194  |};
                             7156 ; 195  |
                             7157 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                             7158 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                             7159 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                             7160 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                             7161 ; 200  |
                             7162 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                             7163 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                             7164 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                             7165 ; 204  |
                             7166 ; 205  |#if DEBUG
                             7167 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                             7168 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                             7169 ; 208  |#else 
                             7170 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rather than halt or reset. 
                             7171 ; 210  |#define DebugBuildAssert(x)    
                             7172 ; 211  |#endif
                             7173 ; 212  |
                             7174 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                             7175 ; 214  |//  #pragma asm
                             7176 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                             7177 ; 216  |//  #pragma endasm
                             7178 ; 217  |
                             7179 ; 218  |
                             7180 ; 219  |#ifdef COLOR_262K
                             7181 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b)) >> 2)    //262k
                             7182 ; 221  |#elif defined(COLOR_65K)
                             7183 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)) >> 3)  //65k
                             7184 ; 223  |#else
                             7185 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >> 4)
                             7186 ; 225  |#endif
                             7187 ; 226  |    
                             7188 ; 227  |#endif // #ifndef _TYPES_H
                             7189 
                             7191 
                             7192 ; 5    |
                             7193 ; 6    |// order of PLAYMODE selection
                             7194 ; 7    |// must match order of struct MenuItem defined in eqmenu.c
                             7195 ; 8    |#define FIRST_PM        0
                             7196 ; 9    |#define PM_NORMAL       0
                             7197 ; 10   |#define PM_REPEAT1      1
                             7198 ; 11   |#define PM_REPEATALL    2
                             7199 ; 12   |#define LAST_VOICE_PM   2
                             7200 ; 13   |#define PM_SHUFFLE              3   
                             7201 ; 14   |#define PM_SHUFFLE_REPEAT 4 
                             7202 ; 15   |#define LAST_PM     4
                             7203 ; 16   |#define PMMENU_COUNT   (LAST_PM+1)
                             7204 ; 17   |
                             7205 ; 18   |#ifdef S6B33B0A_LCD
                             7206 ; 19   |#define PMMENU_PAGE1_COUNT      PMMENU_COUNT
                             7207 ; 20   |#endif
                             7208 ; 21   |
                             7209 ; 22   |#ifdef SED15XX_LCD
                             7210 ; 23   |#define PMMENU_PAGE1_COUNT      4
                             7211 ; 24   |#endif
                             7212 ; 25   |
                             7213 ; 26   |//Repeat Message Parameters
                             7214 ; 27   |#define REPEAT_OFF         0
                             7215 ; 28   |#define REPEAT_ONE         1
                             7216 ; 29   |#define REPEAT_ALL         2
                             7217 ; 30   |//#define REPEAT_SONG        2
                             7218 ; 31   |
                             7219 ; 32   |//Shuffle Message Parameters
                             7220 ; 33   |#define SHUFFLE_OFF        0
                             7221 ; 34   |#define SHUFFLE_ON         1
                             7222 ; 35   |
                             7223 ; 36   |extern INT g_iPlayModeSetting;
                             7224 ; 37   |#ifdef USE_PLAYLIST3
                             7225 ; 38   |extern INT  g_shuffle_start;
                             7226 ; 39   |extern INT  g_iShuffleSetting;   // Shuffle Setting
                             7227 ; 40   |extern INT  g_iRepeatSetting;    // Repeat Setting
                             7228 ; 41   |#endif  // USE_PLAYLIST3
                             7229 ; 42   |
                             7230 ; 43   |#endif
                             7231 
                             7233 
                             7234 ; 20   |#include "playerstatemachine.h"
                             7235 
                             7237 
                             7238 ; 1    |#ifndef _HANDLEPLAYERSTATEMACHINE_H
                             7239 ; 2    |#define _HANDLEPLAYERSTATEMACHINE_H
                             7240 ; 3    |
                             7241 ; 4    |#ifdef USE_PLAYLIST3
                             7242 ; 5    |#include "musiclib_ghdr.h"
                             7243 
                             7245 
                             7246 ; 1    |#ifndef MUSICLIB_GHDR_H
                             7247 ; 2    |#define MUSICLIB_GHDR_H
                             7248 ; 3    |
                             7249 ; 4    |#ifdef __cplusplus
                             7250 ; 5    |extern "C" {
                             7251 ; 6    |#endif
                             7252 ; 7    |
                             7253 ; 8    |/*==================================================================================================
                             7254 ; 9    |
                             7255 ; 10   |                                        General Description
                             7256 ; 11   |
                             7257 ; 12   |====================================================================================================
                             7258 ; 13   |
                             7259 ; 14   |                               Sigmatel Inc Confidential Proprietary
                             7260 ; 15   |                               (c) Copyright Sigmatel Inc 2004, All Rights Reserved
                             7261 ; 16   |
                             7262 ; 17   |HEADER NAME: mf_sf_filename.h   AUTHOR: Developer Name      CREATION DATE: DD/MM/YYYY
                             7263 ; 18   |
                             7264 ; 19   |PRODUCT NAMES: All
                             7265 ; 20   |
                             7266 ; 21   |GENERAL DESCRIPTION:
                             7267 ; 22   |
                             7268 ; 23   |    General description of this grouping of functions.
                             7269 ; 24   |
                             7270 ; 25   |Portability: All
                             7271 ; 26   |
                             7272 ; 27   |
                             7273 ; 28   |Revision History:
                             7274 ; 29   |
                             7275 ; 30   |                         Modification        Tracking
                             7276 ; 31   |Author                       Date             Number           Description of Changes
                             7277 ; 32   |---------------------    ------------        ----------        -------------------------------------
                             7278 ; 33   |Developer Name            DD/MM/YYYY         PDaaaxxxxx        brief description of changes made
                             7279 ; 34   |
                             7280 ; 35   |
                             7281 ; 36   |====================================================================================================
                             7282 ; 37   |                                            DESCRIPTION
                             7283 ; 38   |====================================================================================================
                             7284 ; 39   |
                             7285 ; 40   |GLOBAL FUNCTIONS:
                             7286 ; 41   |    MF_global_func_name()
                             7287 ; 42   |
                             7288 ; 43   |TRACEABILITY MATRIX:
                             7289 ; 44   |    None
                             7290 ; 45   |
                             7291 ; 46   |==================================================================================================*/
                             7292 ; 47   |
                             7293 ; 48   |/*==================================================================================================
                             7294 ; 49   |                                                                Conditional Compilation Directives
                             7295 ; 50   |==================================================================================================*/
                             7296 ; 51   |#ifdef WIN32
                             7297 ; 52   |#define _PC_SIMULATION_
                             7298 ; 53   |#else
                             7299 ; 54   |#define _RUNNING_IN_EMBEDDED_
                             7300 ; 55   |#endif  // WIN32
                             7301 ; 56   |
                             7302 ; 57   |#if 1
                             7303 ; 58   |#define _NEWMUSIC_      /* install new music list */
                             7304 ; 59   |#endif
                             7305 ; 60   |
                             7306 ; 61   |#if 1
                             7307 ; 62   |#define _AUDIBLE_       /* install audible list */
                             7308 ; 63   |#endif
                             7309 ; 64   |
                             7310 ; 65   |#if 1
                             7311 ; 66   |#define _ONTHEGO_       /* install on the go list */
                             7312 ; 67   |#endif
                             7313 ; 68   |
                             7314 ; 69   |#ifdef PL3_FB
                             7315 ; 70   |#define _FOLDER_BROWSE_ // install folder browsing
                             7316 ; 71   |#endif
                             7317 ; 72   |
                             7318 ; 73   |#if 1
                             7319 ; 74   |#define _SUPPORT_2000_SONGS_
                             7320 ; 75   |#endif
                             7321 ; 76   |
                             7322 ; 77   |/*==================================================================================================
                             7323 ; 78   |                                           INCLUDE FILES
                             7324 ; 79   |==================================================================================================*/
                             7325 ; 80   |#ifdef _RUNNING_IN_EMBEDDED_
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  30

M:ADDR CODE           CYCLES LINE SOURCELINE
                             7326 ; 81   |#define OEM_SEEK_CUR    SEEK_CUR
                             7327 ; 82   |#define OEM_SEEK_SET    SEEK_SET
                             7328 ; 83   |#define OEM_SEEK_END    SEEK_END
                             7329 ; 84   |#else
                             7330 ; 85   |#define _X
                             7331 ; 86   |#define _Y
                             7332 ; 87   |#define _packed
                             7333 ; 88   |
                             7334 ; 89   |#define _asmfunc
                             7335 ; 90   |#define _reentrant
                             7336 ; 91   |
                             7337 ; 92   |#define OEM_SEEK_CUR    1
                             7338 ; 93   |#define OEM_SEEK_SET    0
                             7339 ; 94   |#define OEM_SEEK_END    2
                             7340 ; 95   |#endif  // _RUNNING_IN_EMBEDDED_
                             7341 ; 96   |
                             7342 ; 97   |#include "types.h"
                             7343 
                             7345 
                             7346 ; 1    |////////////////////////////////////////////////////////////////////////////////
                             7347 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                             7348 ; 3    |//
                             7349 ; 4    |// Filename: types.h
                             7350 ; 5    |// Description: Standard data types
                             7351 ; 6    |////////////////////////////////////////////////////////////////////////////////
                             7352 ; 7    |
                             7353 ; 8    |#ifndef _TYPES_H
                             7354 ; 9    |#define _TYPES_H
                             7355 ; 10   |
                             7356 ; 11   |// TODO:  move this outta here!
                             7357 ; 12   |#if !defined(NOERROR)
                             7358 ; 13   |#define NOERROR 0
                             7359 ; 14   |#define SUCCESS 0
                             7360 ; 15   |#endif 
                             7361 ; 16   |#if !defined(SUCCESS)
                             7362 ; 17   |#define SUCCESS  0
                             7363 ; 18   |#endif
                             7364 ; 19   |#if !defined(ERROR)
                             7365 ; 20   |#define ERROR   -1
                             7366 ; 21   |#endif
                             7367 ; 22   |#if !defined(FALSE)
                             7368 ; 23   |#define FALSE 0
                             7369 ; 24   |#endif
                             7370 ; 25   |#if !defined(TRUE)
                             7371 ; 26   |#define TRUE  1
                             7372 ; 27   |#endif
                             7373 ; 28   |
                             7374 ; 29   |#if !defined(NULL)
                             7375 ; 30   |#define NULL 0
                             7376 ; 31   |#endif
                             7377 ; 32   |
                             7378 ; 33   |#define MAX_INT     0x7FFFFF
                             7379 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                             7380 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                             7381 ; 36   |#define MAX_ULONG   (-1) 
                             7382 ; 37   |
                             7383 ; 38   |#define WORD_SIZE   24              // word size in bits
                             7384 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                             7385 ; 40   |
                             7386 ; 41   |
                             7387 ; 42   |#define BYTE    unsigned char       // btVarName
                             7388 ; 43   |#define CHAR    signed char         // cVarName
                             7389 ; 44   |#define USHORT  unsigned short      // usVarName
                             7390 ; 45   |#define SHORT   unsigned short      // sVarName
                             7391 ; 46   |#define WORD    unsigned int        // wVarName
                             7392 ; 47   |#define INT     signed int          // iVarName
                             7393 ; 48   |#define DWORD   unsigned long       // dwVarName
                             7394 ; 49   |#define LONG    signed long         // lVarName
                             7395 ; 50   |#define BOOL    unsigned int        // bVarName
                             7396 ; 51   |#define FRACT   _fract              // frVarName
                             7397 ; 52   |#define LFRACT  long _fract         // lfrVarName
                             7398 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                             7399 ; 54   |#define FLOAT   float               // fVarName
                             7400 ; 55   |#define DBL     double              // dVarName
                             7401 ; 56   |#define ENUM    enum                // eVarName
                             7402 ; 57   |#define CMX     _complex            // cmxVarName
                             7403 ; 58   |typedef WORD UCS3;                   // 
                             7404 ; 59   |
                             7405 ; 60   |#define UINT16  unsigned short
                             7406 ; 61   |#define UINT8   unsigned char   
                             7407 ; 62   |#define UINT32  unsigned long
                             7408 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port exisiting code to only use 48 bit
                             7409 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port exisiting code to only use 48 bit
                             7410 ; 65   |#define WCHAR   UINT16
                             7411 ; 66   |
                             7412 ; 67   |//UINT128 is 16 bytes or 6 words
                             7413 ; 68   |typedef struct UINT128_3500 {   
                             7414 ; 69   |    int val[6];     
                             7415 ; 70   |} UINT128_3500;
                             7416 ; 71   |
                             7417 ; 72   |#define UINT128   UINT128_3500
                             7418 ; 73   |
                             7419 ; 74   |// Little endian word packed byte strings:   
                             7420 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                             7421 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                             7422 ; 77   |// Little endian word packed byte strings:   
                             7423 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                             7424 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                             7425 ; 80   |
                             7426 ; 81   |// Declare Memory Spaces To Use When Coding
                             7427 ; 82   |// A. Sector Buffers
                             7428 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                             7429 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                             7430 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                             7431 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                             7432 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                             7433 ; 88   |// B. Media DDI Memory
                             7434 ; 89   |#define MEDIA_DDI_MEM _Y
                             7435 ; 90   |
                             7436 ; 91   |
                             7437 ; 92   |
                             7438 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                             7439 ; 94   |// Examples of circular pointers:
                             7440 ; 95   |//    INT CIRC cpiVarName
                             7441 ; 96   |//    DWORD CIRC cpdwVarName
                             7442 ; 97   |
                             7443 ; 98   |#define RETCODE INT                 // rcVarName
                             7444 ; 99   |
                             7445 ; 100  |// generic bitfield structure
                             7446 ; 101  |struct Bitfield {
                             7447 ; 102  |    unsigned int B0  :1;
                             7448 ; 103  |    unsigned int B1  :1;
                             7449 ; 104  |    unsigned int B2  :1;
                             7450 ; 105  |    unsigned int B3  :1;
                             7451 ; 106  |    unsigned int B4  :1;
                             7452 ; 107  |    unsigned int B5  :1;
                             7453 ; 108  |    unsigned int B6  :1;
                             7454 ; 109  |    unsigned int B7  :1;
                             7455 ; 110  |    unsigned int B8  :1;
                             7456 ; 111  |    unsigned int B9  :1;
                             7457 ; 112  |    unsigned int B10 :1;
                             7458 ; 113  |    unsigned int B11 :1;
                             7459 ; 114  |    unsigned int B12 :1;
                             7460 ; 115  |    unsigned int B13 :1;
                             7461 ; 116  |    unsigned int B14 :1;
                             7462 ; 117  |    unsigned int B15 :1;
                             7463 ; 118  |    unsigned int B16 :1;
                             7464 ; 119  |    unsigned int B17 :1;
                             7465 ; 120  |    unsigned int B18 :1;
                             7466 ; 121  |    unsigned int B19 :1;
                             7467 ; 122  |    unsigned int B20 :1;
                             7468 ; 123  |    unsigned int B21 :1;
                             7469 ; 124  |    unsigned int B22 :1;
                             7470 ; 125  |    unsigned int B23 :1;
                             7471 ; 126  |};
                             7472 ; 127  |
                             7473 ; 128  |union BitInt {
                             7474 ; 129  |        struct Bitfield B;
                             7475 ; 130  |        int        I;
                             7476 ; 131  |};
                             7477 ; 132  |
                             7478 ; 133  |#define MAX_MSG_LENGTH 10
                             7479 ; 134  |struct CMessage
                             7480 ; 135  |{
                             7481 ; 136  |        unsigned int m_uLength;
                             7482 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                             7483 ; 138  |};
                             7484 ; 139  |
                             7485 ; 140  |typedef struct {
                             7486 ; 141  |    WORD m_wLength;
                             7487 ; 142  |    WORD m_wMessage;
                             7488 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                             7489 ; 144  |} Message;
                             7490 ; 145  |
                             7491 ; 146  |struct MessageQueueDescriptor
                             7492 ; 147  |{
                             7493 ; 148  |        int *m_pBase;
                             7494 ; 149  |        int m_iModulo;
                             7495 ; 150  |        int m_iSize;
                             7496 ; 151  |        int *m_pHead;
                             7497 ; 152  |        int *m_pTail;
                             7498 ; 153  |};
                             7499 ; 154  |
                             7500 ; 155  |struct ModuleEntry
                             7501 ; 156  |{
                             7502 ; 157  |    int m_iSignaledEventMask;
                             7503 ; 158  |    int m_iWaitEventMask;
                             7504 ; 159  |    int m_iResourceOfCode;
                             7505 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                             7506 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescriptor *);
                             7507 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                             7508 ; 163  |    int m_uTimeOutHigh;
                             7509 ; 164  |    int m_uTimeOutLow;
                             7510 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                             7511 ; 166  |};
                             7512 ; 167  |
                             7513 ; 168  |union WaitMask{
                             7514 ; 169  |    struct B{
                             7515 ; 170  |        unsigned int m_bNone     :1;
                             7516 ; 171  |        unsigned int m_bMessage  :1;
                             7517 ; 172  |        unsigned int m_bTimer    :1;
                             7518 ; 173  |        unsigned int m_bButton   :1;
                             7519 ; 174  |    } B;
                             7520 ; 175  |    int I;
                             7521 ; 176  |} ;
                             7522 ; 177  |
                             7523 ; 178  |
                             7524 ; 179  |struct Button {
                             7525 ; 180  |        WORD wButtonEvent;
                             7526 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                             7527 ; 182  |};
                             7528 ; 183  |
                             7529 ; 184  |struct Message {
                             7530 ; 185  |        WORD wMsgLength;
                             7531 ; 186  |        WORD wMsgCommand;
                             7532 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                             7533 ; 188  |};
                             7534 ; 189  |
                             7535 ; 190  |union EventTypes {
                             7536 ; 191  |        struct CMessage msg;
                             7537 ; 192  |        struct Button Button ;
                             7538 ; 193  |        struct Message Message;
                             7539 ; 194  |};
                             7540 ; 195  |
                             7541 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                             7542 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                             7543 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                             7544 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                             7545 ; 200  |
                             7546 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                             7547 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                             7548 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                             7549 ; 204  |
                             7550 ; 205  |#if DEBUG
                             7551 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                             7552 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                             7553 ; 208  |#else 
                             7554 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rather than halt or reset. 
                             7555 ; 210  |#define DebugBuildAssert(x)    
                             7556 ; 211  |#endif
                             7557 ; 212  |
                             7558 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                             7559 ; 214  |//  #pragma asm
                             7560 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                             7561 ; 216  |//  #pragma endasm
                             7562 ; 217  |
                             7563 ; 218  |
                             7564 ; 219  |#ifdef COLOR_262K
                             7565 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b)) >> 2)    //262k
                             7566 ; 221  |#elif defined(COLOR_65K)
                             7567 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)) >> 3)  //65k
                             7568 ; 223  |#else
                             7569 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >> 4)
                             7570 ; 225  |#endif
                             7571 ; 226  |    
                             7572 ; 227  |#endif // #ifndef _TYPES_H
                             7573 
                             7575 
                             7576 ; 98   |#include "exec.h"
                             7577 
                             7579 
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  31

M:ADDR CODE           CYCLES LINE SOURCELINE
                             7580 ; 1    |#ifndef EXEC_H
                             7581 ; 2    |#define EXEC_H
                             7582 ; 3    |
                             7583 ; 4    |
                             7584 ; 5    |void _reentrant SysPostMessage(int iLength,...);
                             7585 ; 6    |int _asmfunc GetMessage(struct MessageQueueDescriptor*,struct CMessage * );
                             7586 ; 7    |long _asmfunc SysGetCurrentTime(void);
                             7587 ; 8    |
                             7588 ; 9    |
                             7589 ; 10   |#endif
                             7590 
                             7592 
                             7593 ; 99   |#include "messages.h"
                             7594 
                             7596 
                             7597 ; 1    |/////////////////////////////////////////////////////////////////////////////////
                             7598 ; 2    |// Copyright(C) SigmaTel, Inc. 2000
                             7599 ; 3    |// Message defs
                             7600 ; 4    |/////////////////////////////////////////////////////////////////////////////////
                             7601 ; 5    |
                             7602 ; 6    |#if (!defined(MSGEQU_INC))
                             7603 ; 7    |#define MSGEQU_INC 1
                             7604 ; 8    |
                             7605 ; 9    |
                             7606 ; 10   |#define MAX_MODULE_SIZE   (lc_u_eP_Module_overlay-lc_u_bP_Module_overlay)*3
                             7607 ; 11   |
                             7608 ; 12   |
                             7609 ; 13   |#define MSG_TYPE_DECODER 0x000000
                             7610 ; 14   |#define MSG_TYPE_ENCODER 0x010000
                             7611 ; 15   |#define MSG_TYPE_PARSER 0x020000
                             7612 ; 16   |#define MSG_TYPE_LCD 0x030000
                             7613 ; 17   |#define MSG_TYPE_MIXER 0x040000
                             7614 ; 18   |#define MSG_TYPE_SYSTEM 0x050000
                             7615 ; 19   |#define MSG_TYPE_MENU 0x060000
                             7616 ; 20   |#define MSG_TYPE_LED 0x070000
                             7617 ; 21   |#define MSG_TYPE_TUNER 0x080000
                             7618 ; 22   |#define MSG_TYPE_CHARLCD 0x030000
                             7619 ; 23   |#define MSG_TYPE_SOFT_TIMER 0x090000
                             7620 ; 24   |// Equalizer and other effects
                             7621 ; 25   |#define MSG_TYPE_GEQ 0x0a0000             
                             7622 ; 26   |#if (defined(USE_PLAYLIST3))
                             7623 ; 27   |#define MSG_TYPE_MUSICLIB_PLAY 0x0b0000
                             7624 ; 28   |#define MSG_TYPE_MUSICLIB_BROWSE 0x0c0000
                             7625 ; 29   |#define MSG_TYPE_MUSICLIB_PLAYALLNEXT 0x0d0000
                             7626 ; 30   |#define MSG_TYPE_MUSICLIB_PLAYALLPREV 0x0e0000
                             7627 ; 31   |#define MSG_TYPE_MUSICLIB_SHUFFLE 0x0f0000
                             7628 ; 32   |#define MSG_TYPE_MUSICLIB_VOICE 0x100000
                             7629 ; 33   |#define MSG_TYPE_MUSICLIB_VOICEPLAY 0x110000
                             7630 ; 34   |#define MSG_TYPE_MUSICLIB_MERGE 0x120000
                             7631 ; 35   |#endif // IF (@def(USE_PLAYLIST3))
                             7632 ; 36   |#if defined(USE_PLAYLIST5)
                             7633 ; 37   |#define MSG_TYPE_PL5_PLAYBACK 0x0b0000
                             7634 ; 38   |#define MSG_TYPE_PL5_BROWSE 0x0c0000
                             7635 ; 39   |#endif // if @def('USE_PLAYLIST5')
                             7636 ; 40   |
                             7637 ; 41   |// Message Structure Offsets
                             7638 ; 42   |#define MSG_Length 0
                             7639 ; 43   |#define MSG_ID 1
                             7640 ; 44   |#define MSG_Argument1 2
                             7641 ; 45   |#define MSG_Argument2 3
                             7642 ; 46   |#define MSG_Argument3 4
                             7643 ; 47   |#define MSG_Argument4 5
                             7644 ; 48   |#define MSG_Argument5 6
                             7645 ; 49   |#define MSG_Argument6 7
                             7646 ; 50   |
                             7647 ; 51   |
                             7648 ; 52   |
                             7649 ; 53   |// LCD Message IDs
                             7650 ; 54   |#define LCD_FIRST_MSG_ID MSG_TYPE_LCD+0
                             7651 ; 55   |#define LCD_CLEAR_RANGE MSG_TYPE_LCD+0
                             7652 ; 56   |#define LCD_PRINT_RANGE_RSRC MSG_TYPE_LCD+1
                             7653 ; 57   |#define LCD_PRINT_RANGE_ADDR MSG_TYPE_LCD+2
                             7654 ; 58   |#define LCD_PRINT_RANGE_INV_RSRC MSG_TYPE_LCD+3
                             7655 ; 59   |#define LCD_PRINT_RANGE_INV_ADDR MSG_TYPE_LCD+4
                             7656 ; 60   |#define LCD_PRINT_RANGE_FILE MSG_TYPE_LCD+5
                             7657 ; 61   |#define LCD_PRINT_RANGE_INV_FILE MSG_TYPE_LCD+6
                             7658 ; 62   |#define LCD_PRINT_STRING_RSRC MSG_TYPE_LCD+7
                             7659 ; 63   |#define LCD_PRINT_STRING_ADDR MSG_TYPE_LCD+8
                             7660 ; 64   |#define LCD_PRINT_STRING_INV_RSRC MSG_TYPE_LCD+9
                             7661 ; 65   |#define LCD_PRINT_STRING_INV_ADDR MSG_TYPE_LCD+10
                             7662 ; 66   |#define LCD_SCROLL_DISPLAY MSG_TYPE_LCD+11
                             7663 ; 67   |#define LCD_READ_LCD_ADDR MSG_TYPE_LCD+12
                             7664 ; 68   |#define LCD_SET_CONTRAST MSG_TYPE_LCD+13
                             7665 ; 69   |#define LCD_INC_CONTRAST MSG_TYPE_LCD+14
                             7666 ; 70   |#define LCD_DEC_CONTRAST MSG_TYPE_LCD+15
                             7667 ; 71   |#define LCD_BACKLIGHT_ON MSG_TYPE_LCD+16
                             7668 ; 72   |#define LCD_BACKLIGHT_OFF MSG_TYPE_LCD+17
                             7669 ; 73   |#define LCD_SET_FONT MSG_TYPE_LCD+18
                             7670 ; 74   |#define LCD_PRINT_NUMBER MSG_TYPE_LCD+19
                             7671 ; 75   |#define LCD_PRINT_TIME MSG_TYPE_LCD+20
                             7672 ; 76   |#define LCD_PRINT_TIME_LONG MSG_TYPE_LCD+21
                             7673 ; 77   |#define LCD_PRINT_STRING_UNICODE_INV_ADDR MSG_TYPE_LCD+22
                             7674 ; 78   |#define LCD_PRINT_STRING_UNICODE_ADDR MSG_TYPE_LCD+23
                             7675 ; 79   |#define LCD_PRINT_STRING_UNICODE_INV_RSRC MSG_TYPE_LCD+24
                             7676 ; 80   |#define LCD_PRINT_STRING_UNICODE_RSRC MSG_TYPE_LCD+25
                             7677 ; 81   |#define LCD_BEGIN_FRAME MSG_TYPE_LCD+26
                             7678 ; 82   |#define LCD_END_FRAME MSG_TYPE_LCD+27
                             7679 ; 83   |#define LCD_PRINT_NUMBER_INV MSG_TYPE_LCD+28
                             7680 ; 84   |#define LCD_PRINT_TIME_INV MSG_TYPE_LCD+29
                             7681 ; 85   |#define LCD_PRINT_TIME_LONG_INV MSG_TYPE_LCD+30
                             7682 ; 86   |#define LCD_SET_FRAMEBUFFER MSG_TYPE_LCD+31
                             7683 ; 87   |//send a NULL as Param1 to return to root frame buffer
                             7684 ; 88   |#define LCD_PUSH_MASK MSG_TYPE_LCD+32
                             7685 ; 89   |//Param1 = left
                             7686 ; 90   |//Param2 = top
                             7687 ; 91   |//Param3 = right
                             7688 ; 92   |//Param4 = bottom
                             7689 ; 93   |#define LCD_POP_MASK MSG_TYPE_LCD+33
                             7690 ; 94   |#define LCD_PRINT_UNICODE_CHAR MSG_TYPE_LCD+34
                             7691 ; 95   |#define LCD_PRINT_UNICODE_CHAR_INV MSG_TYPE_LCD+35
                             7692 ; 96   |#define LCD_DISPLAY_HISTOGRAM MSG_TYPE_LCD+36
                             7693 ; 97   |#define LCD_PRINT_TIME_L_1DIG_HR MSG_TYPE_LCD+37
                             7694 ; 98   |#define LCD_SET_ICON MSG_TYPE_LCD+38
                             7695 ; 99   |
                             7696 ; 100  |#define LCD_CLEAR_RANGE_BUFFER MSG_TYPE_LCD+39
                             7697 ; 101  |#define LCD_PRINT_RANGE_RSRC_BUFFER MSG_TYPE_LCD+40
                             7698 ; 102  |#define LCD_PRINT_RANGE_INV_RSRC_BUFFER MSG_TYPE_LCD+41
                             7699 ; 103  |#define LCD_PRINT_RANGE_ADDR_BUFFER MSG_TYPE_LCD+42
                             7700 ; 104  |#define LCD_PRINT_RANGE_INV_ADDR_BUFFER MSG_TYPE_LCD+43
                             7701 ; 105  |#define LCD_PRINT_STRING_RSRC_BUFFER MSG_TYPE_LCD+44
                             7702 ; 106  |#define LCD_PRINT_STRING_INV_RSRC_BUFFER MSG_TYPE_LCD+45
                             7703 ; 107  |#define LCD_PRINT_STRING_ADDR_BUFFER MSG_TYPE_LCD+46
                             7704 ; 108  |#define LCD_PRINT_STRING_INV_ADDR_BUFFER MSG_TYPE_LCD+47
                             7705 ; 109  |#define LCD_PRINT_NUMBER_BUFFER MSG_TYPE_LCD+48
                             7706 ; 110  |#define LCD_PRINT_NUMBER_INV_BUFFER MSG_TYPE_LCD+49
                             7707 ; 111  |#define LCD_PRINT_TIME_BUFFER MSG_TYPE_LCD+50
                             7708 ; 112  |#define LCD_PRINT_TIME_INV_BUFFER MSG_TYPE_LCD+51
                             7709 ; 113  |#define LCD_PRINT_TIME_LONG_BUFFER MSG_TYPE_LCD+52
                             7710 ; 114  |#define LCD_PRINT_TIME_LONG_INV_BUFFER MSG_TYPE_LCD+53
                             7711 ; 115  |#define LCD_PRINT_STRING_UNICODE_ADDR_BUFFER MSG_TYPE_LCD+54
                             7712 ; 116  |#define LCD_PRINT_STRING_UNICODE_INV_ADDR_BUFFER MSG_TYPE_LCD+55
                             7713 ; 117  |#define LCD_PRINT_STRING_UNICODE_RSRC_BUFFER MSG_TYPE_LCD+56
                             7714 ; 118  |#define LCD_PRINT_STRING_UNICODE_INV_RSRC_BUFFER MSG_TYPE_LCD+57
                             7715 ; 119  |#define LCD_PRINT_UNICODE_CHAR_BUFFER MSG_TYPE_LCD+58
                             7716 ; 120  |#define LCD_PRINT_UNICODE_CHAR_INV_BUFFER MSG_TYPE_LCD+59
                             7717 ; 121  |#define LCD_PRINT_TIME_L_1DIG_HR_BUFFER MSG_TYPE_LCD+60
                             7718 ; 122  |#define LCD_SET_BUFFER_COLOR MSG_TYPE_LCD+61
                             7719 ; 123  |#define LCD_FORCE_BUFFER_UPDATE MSG_TYPE_LCD+62
                             7720 ; 124  |#define LCD_SET_BUFFER_WINDOW MSG_TYPE_LCD+63
                             7721 ; 125  |#define LCD_SET_COLOR MSG_TYPE_LCD+64
                             7722 ; 126  |#define LCD_SET_BUFFER_POSITION MSG_TYPE_LCD+65
                             7723 ; 127  |
                             7724 ; 128  |#define LCD_TEMP_CONTRAST MSG_TYPE_LCD+66
                             7725 ; 129  |
                             7726 ; 130  |#if defined(CLCD_16BIT)
                             7727 ; 131  |#define LCD_16BIT_ON MSG_TYPE_LCD+67
                             7728 ; 132  |#define LCD_16BIT_OFF MSG_TYPE_LCD+68
                             7729 ; 133  |
                             7730 ; 134  |#define LCD_LAST_MSG_ID MSG_TYPE_LCD+68
                             7731 ; 135  |#else 
                             7732 ; 136  |#define LCD_LAST_MSG_ID MSG_TYPE_LCD+66
                             7733 ; 137  |#endif
                             7734 ; 138  |
                             7735 ; 139  |// If you change the LCD message ID's then you must
                             7736 ; 140  |// also change the jump table in lcdapi.asm
                             7737 ; 141  |
                             7738 ; 142  |// Character LCD Message IDs
                             7739 ; 143  |#define CHARLCD_FIRST_MSG_ID MSG_TYPE_CHARLCD+0
                             7740 ; 144  |#define CHARLCD_CLEAR_RANGE MSG_TYPE_CHARLCD+0
                             7741 ; 145  |#define CHARLCD_PRINT_RSRC MSG_TYPE_CHARLCD+1
                             7742 ; 146  |#define CHARLCD_PRINT_INV_RSRC MSG_TYPE_CHARLCD+2
                             7743 ; 147  |#define CHARLCD_PRINT_ASCII_CHAR MSG_TYPE_CHARLCD+3
                             7744 ; 148  |#define CHARLCD_PRINT_ASCII_INV_CHAR MSG_TYPE_CHARLCD+4
                             7745 ; 149  |#define CHARLCD_PRINT_STRING_RSRC MSG_TYPE_CHARLCD+5
                             7746 ; 150  |#define CHARLCD_PRINT_STRING_INV_RSRC MSG_TYPE_CHARLCD+6
                             7747 ; 151  |#define CHARLCD_PRINT_STRING_ADDR MSG_TYPE_CHARLCD+7
                             7748 ; 152  |#define CHARLCD_PRINT_STRING_INV_ADDR MSG_TYPE_CHARLCD+8
                             7749 ; 153  |#define CHARLCD_SCROLL_DISPLAY MSG_TYPE_CHARLCD+9
                             7750 ; 154  |#define CHARLCD_READ_LCD_ADDR MSG_TYPE_CHARLCD+10
                             7751 ; 155  |#define CHARLCD_SET_CURSOR MSG_TYPE_CHARLCD+11
                             7752 ; 156  |#define CHARLCD_SET_FONT MSG_TYPE_CHARLCD+12
                             7753 ; 157  |#define CHARLCD_PRINT_NUMBER MSG_TYPE_CHARLCD+13
                             7754 ; 158  |#define CHARLCD_PRINT_TIME MSG_TYPE_CHARLCD+14
                             7755 ; 159  |#define CHARLCD_SET_BATTERY MSG_TYPE_CHARLCD+15
                             7756 ; 160  |#define CHARLCD_SET_EQ MSG_TYPE_CHARLCD+16
                             7757 ; 161  |#define CHARLCD_SET_ICON MSG_TYPE_CHARLCD+17
                             7758 ; 162  |#define CHARLCD_SET_PLAYMODE MSG_TYPE_CHARLCD+18
                             7759 ; 163  |#define CHARLCD_SET_PLAYSTATE MSG_TYPE_CHARLCD+19
                             7760 ; 164  |#define CHARLCD_SET_VOLUME MSG_TYPE_CHARLCD+20
                             7761 ; 165  |#define CHARLCD_CLEAR_DISPLAY MSG_TYPE_CHARLCD+21
                             7762 ; 166  |#define CHARLCD_LAST_MSG_ID MSG_TYPE_CHARLCD+21
                             7763 ; 167  |// If you change the cHARACTER LCD message ID's then you must
                             7764 ; 168  |// also change the jump table in lcdapi.asm
                             7765 ; 169  |
                             7766 ; 170  |// Decoder Message IDs
                             7767 ; 171  |#define DECODER_FIRST_MSG_ID MSG_TYPE_DECODER+0
                             7768 ; 172  |#define DECODER_RESET MSG_TYPE_DECODER+0
                             7769 ; 173  |#define DECODER_SET_DIR MSG_TYPE_DECODER+1
                             7770 ; 174  |#define DECODER_PLAY MSG_TYPE_DECODER+2
                             7771 ; 175  |#define DECODER_STOP MSG_TYPE_DECODER+3
                             7772 ; 176  |#define DECODER_FFWD MSG_TYPE_DECODER+4
                             7773 ; 177  |#define DECODER_RWND MSG_TYPE_DECODER+5
                             7774 ; 178  |#define DECODER_NEXT_SONG MSG_TYPE_DECODER+6
                             7775 ; 179  |#define DECODER_PREV_SONG MSG_TYPE_DECODER+7
                             7776 ; 180  |#define DECODER_TIME_MODE MSG_TYPE_DECODER+8
                             7777 ; 181  |#define DECODER_AB_MODE MSG_TYPE_DECODER+9
                             7778 ; 182  |#define DECODER_SET_EQ MSG_TYPE_DECODER+10
                             7779 ; 183  |#define DECODER_GET_SONG_INFO MSG_TYPE_DECODER+11
                             7780 ; 184  |#define DECODER_NEXT_CHAPTER MSG_TYPE_DECODER+12
                             7781 ; 185  |#define DECODER_PREV_CHAPTER MSG_TYPE_DECODER+13
                             7782 ; 186  |#define DECODER_LAST_MSG_ID MSG_TYPE_DECODER+13
                             7783 ; 187  |// If you change the Decoder message ID's, then you must
                             7784 ; 188  |// also change the jump table in decoder_overlay.asm
                             7785 ; 189  |// and in dec_adpcm_overlay.asm.
                             7786 ; 190  |
                             7787 ; 191  |// Encoder Message IDs
                             7788 ; 192  |#define ENCODER_FIRST_MSG_ID MSG_TYPE_ENCODER+0
                             7789 ; 193  |#define ENCODER_RECORD MSG_TYPE_ENCODER+0
                             7790 ; 194  |#define ENCODER_STOP MSG_TYPE_ENCODER+1
                             7791 ; 195  |#define ENCODER_TIME_MODE MSG_TYPE_ENCODER+2
                             7792 ; 196  |#define ENCODER_LAST_MSG_ID MSG_TYPE_ENCODER+3
                             7793 ; 197  |// If you change the Encoder message ID's, then you must
                             7794 ; 198  |// also change the jump table in all encoder overlay modules.
                             7795 ; 199  |
                             7796 ; 200  |// Parser Message IDs
                             7797 ; 201  |#define PARSER_FIRST_MSG_ID MSG_TYPE_PARSER+0
                             7798 ; 202  |#define PARSER_NEXT_SONG MSG_TYPE_PARSER+0
                             7799 ; 203  |#define PARSER_PREV_SONG MSG_TYPE_PARSER+1
                             7800 ; 204  |#define PARSER_REPEAT MSG_TYPE_PARSER+2
                             7801 ; 205  |#define PARSER_RANDOM MSG_TYPE_PARSER+3
                             7802 ; 206  |#define PARSER_STOP MSG_TYPE_PARSER+4
                             7803 ; 207  |#define PARSER_DEVICE_ENUMERATE MSG_TYPE_PARSER+5
                             7804 ; 208  |#define PARSER_SET_CURRENT_SONG MSG_TYPE_PARSER+6
                             7805 ; 209  |#define PARSER_LAST_MSG_ID MSG_TYPE_PARSER+6
                             7806 ; 210  |// If you change the Parser message ID's, then you must
                             7807 ; 211  |// also change the jump table in parser.asm
                             7808 ; 212  |
                             7809 ; 213  |// Button Message IDs
                             7810 ; 214  |//BUTTON_FIRST_MSG_ID      equ     MSG_TYPE_BUTTON+0
                             7811 ; 215  |//BUTTON_BUTTONS_ON        equ     MSG_TYPE_BUTTON+0
                             7812 ; 216  |//BUTTON_BUTTONS_OFF       equ     MSG_TYPE_BUTTON+1
                             7813 ; 217  |//BUTTON_HOLD              equ     MSG_TYPE_BUTTON+2
                             7814 ; 218  |//BUTTON_HOLD_RELEASE      equ     MSG_TYPE_BUTTON+3
                             7815 ; 219  |//BUTTON_LAST_MSG_ID       equ     MSG_TYPE_BUTTON+3
                             7816 ; 220  |
                             7817 ; 221  |// Mixer Message IDs
                             7818 ; 222  |#define MIXER_FIRST_MSG_ID MSG_TYPE_MIXER+0
                             7819 ; 223  |#define MIXER_MASTER_INCR MSG_TYPE_MIXER+0
                             7820 ; 224  |#define MIXER_MASTER_DECR MSG_TYPE_MIXER+1
                             7821 ; 225  |#define MIXER_MASTER_SETLVL MSG_TYPE_MIXER+2
                             7822 ; 226  |#define MIXER_MASTER_MUTE MSG_TYPE_MIXER+3
                             7823 ; 227  |#define MIXER_MASTER_UNMUTE MSG_TYPE_MIXER+4
                             7824 ; 228  |#define MIXER_MASTER_FADE_OUT MSG_TYPE_MIXER+5
                             7825 ; 229  |#define MIXER_MASTER_FADE_IN MSG_TYPE_MIXER+6
                             7826 ; 230  |#define MIXER_MASTER_BAL_RIGHT MSG_TYPE_MIXER+7
                             7827 ; 231  |#define MIXER_MASTER_BAL_LEFT MSG_TYPE_MIXER+8
                             7828 ; 232  |#define MIXER_MIC_INCR MSG_TYPE_MIXER+9
                             7829 ; 233  |#define MIXER_MIC_DECR MSG_TYPE_MIXER+10
                             7830 ; 234  |#define MIXER_MIC_SETLVL MSG_TYPE_MIXER+11
                             7831 ; 235  |#define MIXER_MIC_MUTE MSG_TYPE_MIXER+12
                             7832 ; 236  |#define MIXER_MIC_UNMUTE MSG_TYPE_MIXER+13
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  32

M:ADDR CODE           CYCLES LINE SOURCELINE
                             7833 ; 237  |#define MIXER_MIC_BOOST MSG_TYPE_MIXER+14
                             7834 ; 238  |#define MIXER_MIC_UNBOOST MSG_TYPE_MIXER+15
                             7835 ; 239  |#define MIXER_LINE_INCR MSG_TYPE_MIXER+16
                             7836 ; 240  |#define MIXER_LINE_DECR MSG_TYPE_MIXER+17
                             7837 ; 241  |#define MIXER_LINE_SETLVL MSG_TYPE_MIXER+18
                             7838 ; 242  |#define MIXER_LINE_MUTE MSG_TYPE_MIXER+19
                             7839 ; 243  |#define MIXER_LINE_UNMUTE MSG_TYPE_MIXER+20
                             7840 ; 244  |#define MIXER_FM_INCR MSG_TYPE_MIXER+21
                             7841 ; 245  |#define MIXER_FM_DECR MSG_TYPE_MIXER+22
                             7842 ; 246  |#define MIXER_FM_SETLVL MSG_TYPE_MIXER+23
                             7843 ; 247  |#define MIXER_FM_MUTE MSG_TYPE_MIXER+24
                             7844 ; 248  |#define MIXER_FM_UNMUTE MSG_TYPE_MIXER+25
                             7845 ; 249  |#define MIXER_DAC_INCR MSG_TYPE_MIXER+26
                             7846 ; 250  |#define MIXER_DAC_DECR MSG_TYPE_MIXER+27
                             7847 ; 251  |#define MIXER_DAC_SETLVL MSG_TYPE_MIXER+28
                             7848 ; 252  |#define MIXER_DAC_MUTE MSG_TYPE_MIXER+29
                             7849 ; 253  |#define MIXER_DAC_UNMUTE MSG_TYPE_MIXER+30
                             7850 ; 254  |#define MIXER_ADC_SELECT MSG_TYPE_MIXER+31
                             7851 ; 255  |#define MIXER_ADC_INCR MSG_TYPE_MIXER+32
                             7852 ; 256  |#define MIXER_ADC_DECR MSG_TYPE_MIXER+33
                             7853 ; 257  |#define MIXER_ADC_SETLVL MSG_TYPE_MIXER+34
                             7854 ; 258  |#define MIXER_ADC_MUTE MSG_TYPE_MIXER+35
                             7855 ; 259  |#define MIXER_ADC_UNMUTE MSG_TYPE_MIXER+36
                             7856 ; 260  |#define MIXER_REC_SELECT MSG_TYPE_MIXER+37
                             7857 ; 261  |#define MIXER_POWER_DOWN MSG_TYPE_MIXER+38
                             7858 ; 262  |#define ENABLE_RIGHT_CH MSG_TYPE_MIXER+39
                             7859 ; 263  |#define DISABLE_RIGHT_CH MSG_TYPE_MIXER+40
                             7860 ; 264  |#define MIXER_LAST_MSG_ID MSG_TYPE_MIXER+40
                             7861 ; 265  |// If you change the mixer message ID's then you must
                             7862 ; 266  |// also change the jump table in mixer.asm
                             7863 ; 267  |#define MIXER_ON 0
                             7864 ; 268  |#define MIXER_OFF 1
                             7865 ; 269  |
                             7866 ; 270  |
                             7867 ; 271  |// System Message IDs
                             7868 ; 272  |#define SYSTEM_FIRST_MSG_ID MSG_TYPE_SYSTEM+0
                             7869 ; 273  |#define SYSTEM_SHUTDOWN MSG_TYPE_SYSTEM+0
                             7870 ; 274  |#define SYSTEM_SHUTDOWN_FALSE MSG_TYPE_SYSTEM+1
                             7871 ; 275  |#define SYSTEM_SHUTDOWN_FINAL MSG_TYPE_SYSTEM+2
                             7872 ; 276  |#define SYSTEM_LAST_MSG_ID MSG_TYPE_SYSTEM+2
                             7873 ; 277  |// If you change the system message ID's then you must
                             7874 ; 278  |// also change the jump table in systemapi.asm
                             7875 ; 279  |
                             7876 ; 280  |// Menu IDs
                             7877 ; 281  |#define MENU_FIRST_MSG_ID MSG_TYPE_MENU+0
                             7878 ; 282  |#define MENU_BUTTON_EVENT MSG_TYPE_MENU+0
                             7879 ; 283  |#define MENU_DECODER_STATE_CHNG MSG_TYPE_MENU+1
                             7880 ; 284  |#define MENU_RECORDER_STATE_CHNG MSG_TYPE_MENU+2
                             7881 ; 285  |//sub parameters for this message:
                             7882 ; 286  |#define RECORDER_START 0
                             7883 ; 287  |#define RECORDER_PAUSE 0x2000
                             7884 ; 288  |#define RECORDER_RESUME 0x4000
                             7885 ; 289  |#define RECORDER_STOP_NORMAL 0x8000
                             7886 ; 290  |#define RECORDER_STOP_FILE_ERROR 0x8001
                             7887 ; 291  |#define RECORDER_STOP_OUT_OF_SPACE 0x8002
                             7888 ; 292  |#define RECORDER_STOP_LOW_BATTERY 0x8003
                             7889 ; 293  |#define MENU_SONG_TIME_CHNG MSG_TYPE_MENU+3
                             7890 ; 294  |#define MENU_AB_MODE_OFF MSG_TYPE_MENU+4
                             7891 ; 295  |#define MENU_BATTERY_CHNG MSG_TYPE_MENU+5
                             7892 ; 296  |#define MENU_SCROLL_TITLE MSG_TYPE_MENU+6
                             7893 ; 297  |#define MENU_AUTO_SHUTDOWN MSG_TYPE_MENU+7
                             7894 ; 298  |#define MENU_MSG_MEDIA_CHANGED MSG_TYPE_MENU+8
                             7895 ; 299  |#define MENU_MSG_MEDIA_OVER_CUR MSG_TYPE_MENU+9
                             7896 ; 300  |#define MENU_TUNER_TUNED MSG_TYPE_MENU+10
                             7897 ; 301  |#define MENU_MSG_ENC_LOW_SPACE MSG_TYPE_MENU+11
                             7898 ; 302  |#define MENU_MSG_EQ_SETTINGS MSG_TYPE_MENU+12
                             7899 ; 303  |#define MENU_RECORDER_WRITE_DATA MSG_TYPE_MENU+13
                             7900 ; 304  |#define MENU_SONG_TRACK_CHNG MSG_TYPE_MENU+14
                             7901 ; 305  |#define MENU_SET_SONG_POSITION MSG_TYPE_MENU+15
                             7902 ; 306  |#define MENU_UPDATE_CHAPTER_INFO MSG_TYPE_MENU+16
                             7903 ; 307  |#define MENU_USB_CONNECTED MSG_TYPE_MENU+17
                             7904 ; 308  |#define MENU_MSG_LYRICS_SYNC_AB MSG_TYPE_MENU+18
                             7905 ; 309  |#define MENU_MSG_LYRICS_UPDATE MSG_TYPE_MENU+19
                             7906 ; 310  |#define MENU_TUNER_REFRESH_DISPLAY MSG_TYPE_MENU+20
                             7907 ; 311  |#define MENU_TUNER_DIRTY_FLASH MSG_TYPE_MENU+21
                             7908 ; 312  |#define MENU_LAST_MSG_ID MSG_TYPE_MENU+21
                             7909 ; 313  |
                             7910 ; 314  |// Note that other versions of this file have different msg equates.
                             7911 ; 315  |// If you change the system message ID's then you must
                             7912 ; 316  |// also change the jump table in all menu *.asm
                             7913 ; 317  |
                             7914 ; 318  |// LED Message IDs
                             7915 ; 319  |#define LED_FIRST_MSG_ID MSG_TYPE_LED+0
                             7916 ; 320  |#define LED_CONTROL MSG_TYPE_LED+0
                             7917 ; 321  |#define LED_RESET MSG_TYPE_LED+1
                             7918 ; 322  |#define LED_DLY_ON_CONTROL MSG_TYPE_LED+2
                             7919 ; 323  |#define LED_LAST_MSG_ID MSG_TYPE_LED+2
                             7920 ; 324  |// If you change the LeD message ID's then you must
                             7921 ; 325  |// also change the jump table in ledapi.asm
                             7922 ; 326  |
                             7923 ; 327  |#if (!defined(REMOVE_FM))
                             7924 ; 328  |// FM Tuner Message IDs
                             7925 ; 329  |#define TUNER_FIRST_MSG_ID MSG_TYPE_TUNER+0
                             7926 ; 330  |#define TUNER_TUNE_FREQUENCY MSG_TYPE_TUNER+0
                             7927 ; 331  |#define TUNER_TUNE_MANUAL_UP MSG_TYPE_TUNER+1
                             7928 ; 332  |#define TUNER_TUNE_MANUAL_DOWN MSG_TYPE_TUNER+2
                             7929 ; 333  |#define TUNER_TUNE_SEARCH_UP MSG_TYPE_TUNER+3
                             7930 ; 334  |#define TUNER_TUNE_SEARCH_DOWN MSG_TYPE_TUNER+4
                             7931 ; 335  |#define TUNER_FORCED_MONO MSG_TYPE_TUNER+5
                             7932 ; 336  |#define TUNER_RESET MSG_TYPE_TUNER+6
                             7933 ; 337  |#define TUNER_POWER_ON MSG_TYPE_TUNER+7
                             7934 ; 338  |#define TUNER_POWER_OFF MSG_TYPE_TUNER+8
                             7935 ; 339  |#define TUNER_SET_SENSITIVITY MSG_TYPE_TUNER+9
                             7936 ; 340  |//one parameter--the sensitivity in uV
                             7937 ; 341  |#define TUNER_GET_STATES MSG_TYPE_TUNER+10
                             7938 ; 342  |#define TUNER_MUTE_OUTPUTS MSG_TYPE_TUNER+11
                             7939 ; 343  |#define TUNER_PRESET_STATION MSG_TYPE_TUNER+12
                             7940 ; 344  |#define TUNER_TUNE_TO_PRESET MSG_TYPE_TUNER+13
                             7941 ; 345  |#define TUNER_SET_PRESET MSG_TYPE_TUNER+14
                             7942 ; 346  |#define TUNER_ERASE_PRESET MSG_TYPE_TUNER+15
                             7943 ; 347  |#define TUNER_LAST_MSG_ID MSG_TYPE_TUNER+15
                             7944 ; 348  |#endif
                             7945 ; 349  |
                             7946 ; 350  |#define SOFT_TIMER_FIRST_MSG_ID MSG_TYPE_SOFT_TIMER+0
                             7947 ; 351  |#define SOFT_TIMER_SET_TIMER MSG_TYPE_SOFT_TIMER+1
                             7948 ; 352  |#define SOFT_TIMER_KILL_TIMER MSG_TYPE_SOFT_TIMER+2
                             7949 ; 353  |#define SOFT_TIMER_LAST_MSG_ID MSG_TYPE_SOFT_TIMER+2
                             7950 ; 354  |
                             7951 ; 355  |
                             7952 ; 356  |#define GEQ_FIRST_MSG_ID MSG_TYPE_GEQ+0
                             7953 ; 357  |#define GEQ_SET_EQ MSG_TYPE_GEQ+0
                             7954 ; 358  |#define GEQ_SET_EQ_LEGACY MSG_TYPE_GEQ+1
                             7955 ; 359  |#define GEQ_SET_ALL_BAND_GAINS MSG_TYPE_GEQ+2
                             7956 ; 360  |#define GEQ_SET_GAIN MSG_TYPE_GEQ+3
                             7957 ; 361  |#define GEQ_SET_COEFFICIENTS MSG_TYPE_GEQ+4
                             7958 ; 362  |#define GEQ_SET_PARAM MSG_TYPE_GEQ+5
                             7959 ; 363  |#define GEQ_GET_SETTINGS MSG_TYPE_GEQ+6
                             7960 ; 364  |#define GEQ_LAST_MSG_ID MSG_TYPE_GEQ+6
                             7961 ; 365  |
                             7962 ; 366  |#if (defined(USE_PLAYLIST3))
                             7963 ; 367  |// Music Library
                             7964 ; 368  |#define MUSICLIB_PLAY_FIRST_MSG_ID MSG_TYPE_MUSICLIB_PLAY+0
                             7965 ; 369  |#define MUSICLIB_START_PLAY_SONG MSG_TYPE_MUSICLIB_PLAY+0
                             7966 ; 370  |#define MUSICLIB_START_PLAY_ALL_SONG MSG_TYPE_MUSICLIB_PLAY+1
                             7967 ; 371  |#define MUSICLIB_PLAY_SETSHUFFLE MSG_TYPE_MUSICLIB_PLAY+2
                             7968 ; 372  |#define MUSICLIB_PLAY_RESUME MSG_TYPE_MUSICLIB_PLAY+3
                             7969 ; 373  |#define MUSICLIB_PLAY_CURRENT_SIZE MSG_TYPE_MUSICLIB_PLAY+4
                             7970 ; 374  |#define MUSICLIB_PLAY_LAST_MSG_ID MSG_TYPE_MUSICLIB_PLAY+4
                             7971 ; 375  |
                             7972 ; 376  |#define MUSICLIB_BROWSE_FIRST_MSG_ID MSG_TYPE_MUSICLIB_BROWSE+0
                             7973 ; 377  |#define MUSICLIB_BROWSE_SETROOT MSG_TYPE_MUSICLIB_BROWSE+0
                             7974 ; 378  |#define MUSICLIB_BROWSE_BROWSEMENU MSG_TYPE_MUSICLIB_BROWSE+1
                             7975 ; 379  |#define MUSICLIB_BROWSE_DOWNLIST MSG_TYPE_MUSICLIB_BROWSE+2
                             7976 ; 380  |#define MUSICLIB_BROWSE_UPLIST MSG_TYPE_MUSICLIB_BROWSE+3
                             7977 ; 381  |#define MUSICLIB_BROWSE_UPMENU MSG_TYPE_MUSICLIB_BROWSE+4
                             7978 ; 382  |#define MUSICLIB_BROWSE_SONGNUMBER MSG_TYPE_MUSICLIB_BROWSE+5
                             7979 ; 383  |#define MUSICLIB_BROWSE_ON_THE_FLY_GET_STATUS MSG_TYPE_MUSICLIB_BROWSE+6
                             7980 ; 384  |#define MUSICLIB_BROWSE_ON_THE_FLY_ADD_ITEM MSG_TYPE_MUSICLIB_BROWSE+7
                             7981 ; 385  |#define MUSICLIB_BROWSE_ON_THE_FLY_DELETE_ITEM MSG_TYPE_MUSICLIB_BROWSE+8
                             7982 ; 386  |#define MUSICLIB_BROWSE_ON_THE_FLY_DELETE_ALL MSG_TYPE_MUSICLIB_BROWSE+9
                             7983 ; 387  |#define MUSICLIB_BROWSE_LAST_MSG_ID MSG_TYPE_MUSICLIB_BROWSE+9
                             7984 ; 388  |
                             7985 ; 389  |#define MUSICLIB_PLAYALLNEXT_FIRST_MSG_ID MSG_TYPE_MUSICLIB_PLAYALLNEXT+0
                             7986 ; 390  |#define MUSICLIB_PLAYNEXTSONG MSG_TYPE_MUSICLIB_PLAYALLNEXT+0
                             7987 ; 391  |#define MUSICLIB_PLAYALLNEXT_LAST_MSG_ID MSG_TYPE_MUSICLIB_PLAYALLNEXT+0
                             7988 ; 392  |
                             7989 ; 393  |#define MUSICLIB_PLAYALLPREV_FIRST_MSG_ID MSG_TYPE_MUSICLIB_PLAYALLPREV+0
                             7990 ; 394  |#define MUSICLIB_PLAYPREVIOUSSONG MSG_TYPE_MUSICLIB_PLAYALLPREV+0
                             7991 ; 395  |#define MUSICLIB_PLAYALLPREV_LAST_MSG_ID MSG_TYPE_MUSICLIB_PLAYALLPREV+0
                             7992 ; 396  |
                             7993 ; 397  |#define MUSICLIB_SHUFFLE_FIRST_MSG_ID MSG_TYPE_MUSICLIB_SHUFFLE+0
                             7994 ; 398  |#define MUSICLIB_SHUFFLE_NEXT MSG_TYPE_MUSICLIB_SHUFFLE+0
                             7995 ; 399  |#define MUSICLIB_SHUFFLE_LAST_MSG_ID MSG_TYPE_MUSICLIB_SHUFFLE+0
                             7996 ; 400  |
                             7997 ; 401  |#define MUSICLIB_VOICE_FIRST_MSG_ID MSG_TYPE_MUSICLIB_VOICE+0
                             7998 ; 402  |#define MUSICLIB_VOICE_BROWSEMENU MSG_TYPE_MUSICLIB_VOICE+0
                             7999 ; 403  |#define MUSICLIB_VOICE_DOWNLIST MSG_TYPE_MUSICLIB_VOICE+1
                             8000 ; 404  |#define MUSICLIB_VOICE_UPLIST MSG_TYPE_MUSICLIB_VOICE+2
                             8001 ; 405  |#define MUSICLIB_VOICE_UPMENU MSG_TYPE_MUSICLIB_VOICE+3
                             8002 ; 406  |#define MUSICLIB_VOICE_VOICENUMBER MSG_TYPE_MUSICLIB_VOICE+4
                             8003 ; 407  |#define MUSICLIB_VOICE_LAST_MSG_ID MSG_TYPE_MUSICLIB_VOICE+4
                             8004 ; 408  |
                             8005 ; 409  |#define MUSICLIB_VOICEPLAY_FIRST_MSG_ID MSG_TYPE_MUSICLIB_VOICEPLAY+0
                             8006 ; 410  |#define MUSICLIB_START_PLAY_VOICE MSG_TYPE_MUSICLIB_VOICEPLAY+0
                             8007 ; 411  |#define MUSICLIB_VOICEPLAY_LAST_MSG_ID MSG_TYPE_MUSICLIB_VOICEPLAY+0
                             8008 ; 412  |
                             8009 ; 413  |#define MUSICLIB_MERGE_FIRST_MSG_ID MSG_TYPE_MUSICLIB_MERGE+0
                             8010 ; 414  |#define MUSICLIB_MERGE_SONG MSG_TYPE_MUSICLIB_MERGE+0
                             8011 ; 415  |#define MUSICLIB_MERGE_ALL_SONG MSG_TYPE_MUSICLIB_MERGE+1
                             8012 ; 416  |#define MUSICLIB_MERGE_RESUME MSG_TYPE_MUSICLIB_MERGE+2
                             8013 ; 417  |#define MUSICLIB_MERGE_LAST_MSG_ID MSG_TYPE_MUSICLIB_MERGE+2
                             8014 ; 418  |#endif // IF (@def(USE_PLAYLIST3))
                             8015 ; 419  |
                             8016 ; 420  |#if defined(USE_PLAYLIST5)
                             8017 ; 421  |#define PL5_PL_FIRST_MSG_ID MSG_TYPE_PL5_PLAYBACK+0
                             8018 ; 422  |#define PL5_PL_MSG_RESET MSG_TYPE_PL5_PLAYBACK+0
                             8019 ; 423  |#define PL5_PL_MSG_CDSEARCHING MSG_TYPE_PL5_PLAYBACK+1
                             8020 ; 424  |#define PL5_PL_MSG_START MSG_TYPE_PL5_PLAYBACK+2
                             8021 ; 425  |#define PL5_PL_MSG_STOP MSG_TYPE_PL5_PLAYBACK+3
                             8022 ; 426  |#define PL5_PL_MSG_PAUSE MSG_TYPE_PL5_PLAYBACK+4
                             8023 ; 427  |#define PL5_PL_MSG_RESUME MSG_TYPE_PL5_PLAYBACK+5
                             8024 ; 428  |#define PL5_PL_MSG_DELETE MSG_TYPE_PL5_PLAYBACK+6
                             8025 ; 429  |#define PL5_PL_MSG_PLAY MSG_TYPE_PL5_PLAYBACK+7
                             8026 ; 430  |#define PL5_PL_MSG_DISCNT MSG_TYPE_PL5_PLAYBACK+8
                             8027 ; 431  |#define PL5_PL_MSG_ENACNT MSG_TYPE_PL5_PLAYBACK+9
                             8028 ; 432  |#define PL5_PL_LAST_MSG_ID MSG_TYPE_PL5_PLAYBACK+9
                             8029 ; 433  |
                             8030 ; 434  |#define PL5_BR_FIRST_MSG_ID MSG_TYPE_PL5_BROWSE+0
                             8031 ; 435  |#define PL5_BR_MSG_RESET MSG_TYPE_PL5_BROWSE+0
                             8032 ; 436  |#define PL5_BR_MSG_CDBROWSING MSG_TYPE_PL5_BROWSE+1
                             8033 ; 437  |#define PL5_BR_MSG_START MSG_TYPE_PL5_BROWSE+2
                             8034 ; 438  |#define PL5_BR_MSG_STOP MSG_TYPE_PL5_BROWSE+3
                             8035 ; 439  |#define PL5_BR_MSG_PAUSE MSG_TYPE_PL5_BROWSE+4
                             8036 ; 440  |#define PL5_BR_MSG_RESUME MSG_TYPE_PL5_BROWSE+5
                             8037 ; 441  |#define PL5_BR_MSG_DELETE MSG_TYPE_PL5_BROWSE+6
                             8038 ; 442  |#define PL5_BR_LAST_MSG_ID MSG_TYPE_PL5_BROWSE+6
                             8039 ; 443  |#endif // if @def('USE_PLAYLIST5')
                             8040 ; 444  |// Events
                             8041 ; 445  |// No event
                             8042 ; 446  |#define EVENT_NONE 0x000001   
                             8043 ; 447  |// A message has been posted
                             8044 ; 448  |#define EVENT_MESSAGE 0x000002   
                             8045 ; 449  |// Run if wait time elapsed
                             8046 ; 450  |#define EVENT_TIMER 0x000004   
                             8047 ; 451  |// Run if a button event occured
                             8048 ; 452  |#define EVENT_BUTTON 0x000008   
                             8049 ; 453  |// Run if a background event occured
                             8050 ; 454  |#define EVENT_BACKGROUND 0x000010   
                             8051 ; 455  |// The executive should immediately repeat this module
                             8052 ; 456  |#define EVENT_REPEAT 0x000020   
                             8053 ; 457  |// Run the module's init routine
                             8054 ; 458  |#define EVENT_INIT 0x800000   
                             8055 ; 459  |
                             8056 ; 460  |#define EVENT_NONE_BITPOS 0
                             8057 ; 461  |#define EVENT_MESSAGE_BITPOS 1
                             8058 ; 462  |#define EVENT_TIMER_BITPOS 2
                             8059 ; 463  |#define EVENT_BUTTON_BITPOS 3
                             8060 ; 464  |#define EVENT_BACKGROUND_BITPOS 4
                             8061 ; 465  |#define EVENT_REPEAT_BITPOS 5
                             8062 ; 466  |#define EVENT_INIT_BITPOS 23
                             8063 ; 467  |
                             8064 ; 468  |// Parser Message Buffers
                             8065 ; 469  |#define ParserPlayBit 0
                             8066 ; 470  |#define ButtonPressBit 1
                             8067 ; 471  |#define ParserRwndBit 1
                             8068 ; 472  |#define ParserFfwdBit 2
                             8069 ; 473  |
                             8070 ; 474  |//NextSong Message Parameters
                             8071 ; 475  |// ButtonPressBit1 set to denote button was pressed.
                             8072 ; 476  |#define NEXT_SONG 2             
                             8073 ; 477  |// ButtonPressBit1 cleared
                             8074 ; 478  |#define NEXT_SONG_PLAY_EOF 1          
                             8075 ; 479  |// ButtonPressBit1 set
                             8076 ; 480  |#define NEXT_SONG_PLAY_BUTTON 3          
                             8077 ; 481  |// NextSong + Ffwd
                             8078 ; 482  |#define NEXT_SONG_FFWD 4          
                             8079 ; 483  |
                             8080 ; 484  |//PrevSong Message Parameters
                             8081 ; 485  |// PrevSong + Stopped
                             8082 ; 486  |#define PREV_SONG 0          
                             8083 ; 487  |// PrevSong + Play
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  33

M:ADDR CODE           CYCLES LINE SOURCELINE
                             8084 ; 488  |#define PREV_SONG_PLAY 1          
                             8085 ; 489  |// PrevSong + Rwnd
                             8086 ; 490  |#define PREV_SONG_RWND 2          
                             8087 ; 491  |
                             8088 ; 492  |
                             8089 ; 493  |
                             8090 ; 494  |
                             8091 ; 495  |#endif // IF (!@def(MSGEQU_INC))
                             8092 ; 496  |
                             8093 ; 497  |
                             8094 
                             8096 
                             8097 ; 100  |#include "project.h"
                             8098 
                             8100 
                             8101 ; 1    |/////////////////////////////////////////////////////////////////////////////////
                             8102 ; 2    |//  Copyright(C) SigmaTel, Inc. 2000-2004
                             8103 ; 3    |//  Filename: project.inc
                             8104 ; 4    |//  Description: 
                             8105 ; 5    |/////////////////////////////////////////////////////////////////////////////////
                             8106 ; 6    |
                             8107 ; 7    |#if (!defined(_PROJECT_INC))
                             8108 ; 8    |#define _PROJECT_INC 1
                             8109 ; 9    |
                             8110 ; 10   |#if defined(STMP_BUILD_PLAYER)
                             8111 ; 11   |#include "hwequ.h"
                             8112 
                             8114 
                             8115 ; 1    |/////////////////////////////////////////////////////////////////////////////////
                             8116 ; 2    |//  Copyright(C) SigmaTel, Inc. 2000-2001
                             8117 ; 3    |//  File        : hwequ.inc
                             8118 ; 4    |//  Description : STMP Hardware Constants
                             8119 ; 5    |/////////////////////////////////////////////////////////////////////////////////
                             8120 ; 6    |
                             8121 ; 7    |// ////////////////////////////////////////////////////////////////////////////////
                             8122 ; 8    |// hwequ is being eliminated for SDK3XXX.  For SDK2.5XX it will now reside in the   
                             8123 ; 9    |// local folder instead of ..\inc.  All register includes are converted to .h by 
                             8124 ; 10   |// registers.mk placed in the ..\lcdexample\player\output_XXXX folder.
                             8125 ; 11   |// ////////////////////////////////////////////////////////////////////////////////
                             8126 ; 12   |
                             8127 ; 13   |#if (!defined(HWEQU_INC))
                             8128 ; 14   |#define HWEQU_INC 1
                             8129 ; 15   |
                             8130 ; 16   |#include "types.h"
                             8131 
                             8133 
                             8134 ; 1    |////////////////////////////////////////////////////////////////////////////////
                             8135 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                             8136 ; 3    |//
                             8137 ; 4    |// Filename: types.h
                             8138 ; 5    |// Description: Standard data types
                             8139 ; 6    |////////////////////////////////////////////////////////////////////////////////
                             8140 ; 7    |
                             8141 ; 8    |#ifndef _TYPES_H
                             8142 ; 9    |#define _TYPES_H
                             8143 ; 10   |
                             8144 ; 11   |// TODO:  move this outta here!
                             8145 ; 12   |#if !defined(NOERROR)
                             8146 ; 13   |#define NOERROR 0
                             8147 ; 14   |#define SUCCESS 0
                             8148 ; 15   |#endif 
                             8149 ; 16   |#if !defined(SUCCESS)
                             8150 ; 17   |#define SUCCESS  0
                             8151 ; 18   |#endif
                             8152 ; 19   |#if !defined(ERROR)
                             8153 ; 20   |#define ERROR   -1
                             8154 ; 21   |#endif
                             8155 ; 22   |#if !defined(FALSE)
                             8156 ; 23   |#define FALSE 0
                             8157 ; 24   |#endif
                             8158 ; 25   |#if !defined(TRUE)
                             8159 ; 26   |#define TRUE  1
                             8160 ; 27   |#endif
                             8161 ; 28   |
                             8162 ; 29   |#if !defined(NULL)
                             8163 ; 30   |#define NULL 0
                             8164 ; 31   |#endif
                             8165 ; 32   |
                             8166 ; 33   |#define MAX_INT     0x7FFFFF
                             8167 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                             8168 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                             8169 ; 36   |#define MAX_ULONG   (-1) 
                             8170 ; 37   |
                             8171 ; 38   |#define WORD_SIZE   24              // word size in bits
                             8172 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                             8173 ; 40   |
                             8174 ; 41   |
                             8175 ; 42   |#define BYTE    unsigned char       // btVarName
                             8176 ; 43   |#define CHAR    signed char         // cVarName
                             8177 ; 44   |#define USHORT  unsigned short      // usVarName
                             8178 ; 45   |#define SHORT   unsigned short      // sVarName
                             8179 ; 46   |#define WORD    unsigned int        // wVarName
                             8180 ; 47   |#define INT     signed int          // iVarName
                             8181 ; 48   |#define DWORD   unsigned long       // dwVarName
                             8182 ; 49   |#define LONG    signed long         // lVarName
                             8183 ; 50   |#define BOOL    unsigned int        // bVarName
                             8184 ; 51   |#define FRACT   _fract              // frVarName
                             8185 ; 52   |#define LFRACT  long _fract         // lfrVarName
                             8186 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                             8187 ; 54   |#define FLOAT   float               // fVarName
                             8188 ; 55   |#define DBL     double              // dVarName
                             8189 ; 56   |#define ENUM    enum                // eVarName
                             8190 ; 57   |#define CMX     _complex            // cmxVarName
                             8191 ; 58   |typedef WORD UCS3;                   // 
                             8192 ; 59   |
                             8193 ; 60   |#define UINT16  unsigned short
                             8194 ; 61   |#define UINT8   unsigned char   
                             8195 ; 62   |#define UINT32  unsigned long
                             8196 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port exisiting code to only use 48 bit
                             8197 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port exisiting code to only use 48 bit
                             8198 ; 65   |#define WCHAR   UINT16
                             8199 ; 66   |
                             8200 ; 67   |//UINT128 is 16 bytes or 6 words
                             8201 ; 68   |typedef struct UINT128_3500 {   
                             8202 ; 69   |    int val[6];     
                             8203 ; 70   |} UINT128_3500;
                             8204 ; 71   |
                             8205 ; 72   |#define UINT128   UINT128_3500
                             8206 ; 73   |
                             8207 ; 74   |// Little endian word packed byte strings:   
                             8208 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                             8209 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                             8210 ; 77   |// Little endian word packed byte strings:   
                             8211 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                             8212 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                             8213 ; 80   |
                             8214 ; 81   |// Declare Memory Spaces To Use When Coding
                             8215 ; 82   |// A. Sector Buffers
                             8216 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                             8217 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                             8218 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                             8219 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                             8220 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                             8221 ; 88   |// B. Media DDI Memory
                             8222 ; 89   |#define MEDIA_DDI_MEM _Y
                             8223 ; 90   |
                             8224 ; 91   |
                             8225 ; 92   |
                             8226 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                             8227 ; 94   |// Examples of circular pointers:
                             8228 ; 95   |//    INT CIRC cpiVarName
                             8229 ; 96   |//    DWORD CIRC cpdwVarName
                             8230 ; 97   |
                             8231 ; 98   |#define RETCODE INT                 // rcVarName
                             8232 ; 99   |
                             8233 ; 100  |// generic bitfield structure
                             8234 ; 101  |struct Bitfield {
                             8235 ; 102  |    unsigned int B0  :1;
                             8236 ; 103  |    unsigned int B1  :1;
                             8237 ; 104  |    unsigned int B2  :1;
                             8238 ; 105  |    unsigned int B3  :1;
                             8239 ; 106  |    unsigned int B4  :1;
                             8240 ; 107  |    unsigned int B5  :1;
                             8241 ; 108  |    unsigned int B6  :1;
                             8242 ; 109  |    unsigned int B7  :1;
                             8243 ; 110  |    unsigned int B8  :1;
                             8244 ; 111  |    unsigned int B9  :1;
                             8245 ; 112  |    unsigned int B10 :1;
                             8246 ; 113  |    unsigned int B11 :1;
                             8247 ; 114  |    unsigned int B12 :1;
                             8248 ; 115  |    unsigned int B13 :1;
                             8249 ; 116  |    unsigned int B14 :1;
                             8250 ; 117  |    unsigned int B15 :1;
                             8251 ; 118  |    unsigned int B16 :1;
                             8252 ; 119  |    unsigned int B17 :1;
                             8253 ; 120  |    unsigned int B18 :1;
                             8254 ; 121  |    unsigned int B19 :1;
                             8255 ; 122  |    unsigned int B20 :1;
                             8256 ; 123  |    unsigned int B21 :1;
                             8257 ; 124  |    unsigned int B22 :1;
                             8258 ; 125  |    unsigned int B23 :1;
                             8259 ; 126  |};
                             8260 ; 127  |
                             8261 ; 128  |union BitInt {
                             8262 ; 129  |        struct Bitfield B;
                             8263 ; 130  |        int        I;
                             8264 ; 131  |};
                             8265 ; 132  |
                             8266 ; 133  |#define MAX_MSG_LENGTH 10
                             8267 ; 134  |struct CMessage
                             8268 ; 135  |{
                             8269 ; 136  |        unsigned int m_uLength;
                             8270 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                             8271 ; 138  |};
                             8272 ; 139  |
                             8273 ; 140  |typedef struct {
                             8274 ; 141  |    WORD m_wLength;
                             8275 ; 142  |    WORD m_wMessage;
                             8276 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                             8277 ; 144  |} Message;
                             8278 ; 145  |
                             8279 ; 146  |struct MessageQueueDescriptor
                             8280 ; 147  |{
                             8281 ; 148  |        int *m_pBase;
                             8282 ; 149  |        int m_iModulo;
                             8283 ; 150  |        int m_iSize;
                             8284 ; 151  |        int *m_pHead;
                             8285 ; 152  |        int *m_pTail;
                             8286 ; 153  |};
                             8287 ; 154  |
                             8288 ; 155  |struct ModuleEntry
                             8289 ; 156  |{
                             8290 ; 157  |    int m_iSignaledEventMask;
                             8291 ; 158  |    int m_iWaitEventMask;
                             8292 ; 159  |    int m_iResourceOfCode;
                             8293 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                             8294 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescriptor *);
                             8295 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                             8296 ; 163  |    int m_uTimeOutHigh;
                             8297 ; 164  |    int m_uTimeOutLow;
                             8298 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                             8299 ; 166  |};
                             8300 ; 167  |
                             8301 ; 168  |union WaitMask{
                             8302 ; 169  |    struct B{
                             8303 ; 170  |        unsigned int m_bNone     :1;
                             8304 ; 171  |        unsigned int m_bMessage  :1;
                             8305 ; 172  |        unsigned int m_bTimer    :1;
                             8306 ; 173  |        unsigned int m_bButton   :1;
                             8307 ; 174  |    } B;
                             8308 ; 175  |    int I;
                             8309 ; 176  |} ;
                             8310 ; 177  |
                             8311 ; 178  |
                             8312 ; 179  |struct Button {
                             8313 ; 180  |        WORD wButtonEvent;
                             8314 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                             8315 ; 182  |};
                             8316 ; 183  |
                             8317 ; 184  |struct Message {
                             8318 ; 185  |        WORD wMsgLength;
                             8319 ; 186  |        WORD wMsgCommand;
                             8320 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                             8321 ; 188  |};
                             8322 ; 189  |
                             8323 ; 190  |union EventTypes {
                             8324 ; 191  |        struct CMessage msg;
                             8325 ; 192  |        struct Button Button ;
                             8326 ; 193  |        struct Message Message;
                             8327 ; 194  |};
                             8328 ; 195  |
                             8329 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                             8330 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                             8331 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                             8332 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                             8333 ; 200  |
                             8334 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                             8335 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                             8336 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                             8337 ; 204  |
                             8338 ; 205  |#if DEBUG
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  34

M:ADDR CODE           CYCLES LINE SOURCELINE
                             8339 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                             8340 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                             8341 ; 208  |#else 
                             8342 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rather than halt or reset. 
                             8343 ; 210  |#define DebugBuildAssert(x)    
                             8344 ; 211  |#endif
                             8345 ; 212  |
                             8346 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                             8347 ; 214  |//  #pragma asm
                             8348 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                             8349 ; 216  |//  #pragma endasm
                             8350 ; 217  |
                             8351 ; 218  |
                             8352 ; 219  |#ifdef COLOR_262K
                             8353 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b)) >> 2)    //262k
                             8354 ; 221  |#elif defined(COLOR_65K)
                             8355 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)) >> 3)  //65k
                             8356 ; 223  |#else
                             8357 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >> 4)
                             8358 ; 225  |#endif
                             8359 ; 226  |    
                             8360 ; 227  |#endif // #ifndef _TYPES_H
                             8361 
                             8363 
                             8364 ; 17   |#include "regsclkctrl.h"
                             8365 
                             8367 
                             8368 ; 1    |#if !(defined(__REGS_CLK_CONTROL_INC))
                             8369 ; 2    |#define __REGS_CLK_CONTROL_INC 1
                             8370 ; 3    |
                             8371 ; 4    |
                             8372 ; 5    |/////////////////////////////////////////////////////////////////////////////////
                             8373 ; 6    |//  Clock Control Register (HW_CCR) Bit Positions
                             8374 ; 7    |#define HW_CCR_CKRST_BITPOS 0
                             8375 ; 8    |#define HW_CCR_LTC_BITPOS 1
                             8376 ; 9    |#define HW_CCR_PLLEN_BITPOS 2
                             8377 ; 10   |#define HW_CCR_XTLEN_BITPOS 3
                             8378 ; 11   |#define HW_CCR_PLL_SOURCE_SEL_BITPOS 4
                             8379 ; 12   |#define HW_CCR_ADIV_B0_BITPOS 5
                             8380 ; 13   |#define HW_CCR_ADIV_B1_BITPOS 6
                             8381 ; 14   |#define HW_CCR_ADIV_B2_BITPOS 7
                             8382 ; 15   |#define HW_CCR_CKSRC_BITPOS 8
                             8383 ; 16   |#define HW_CCR_DDIV_BITPOS 9
                             8384 ; 17   |#define HW_CCR_DDIV_B0_BITPOS 9
                             8385 ; 18   |#define HW_CCR_DDIV_B1_BITPOS 10
                             8386 ; 19   |#define HW_CCR_DDIV_B2_BITPOS 11
                             8387 ; 20   |#define HW_CCR_PDIV_BITPOS 12
                             8388 ; 21   |#define HW_CCR_PDIV_B0_BITPOS 12
                             8389 ; 22   |#define HW_CCR_PDIV_B1_BITPOS 13
                             8390 ; 23   |#define HW_CCR_PDIV_B2_BITPOS 14
                             8391 ; 24   |#define HW_CCR_PDIV_B3_BITPOS 15
                             8392 ; 25   |#define HW_CCR_PDIV_B4_BITPOS 16
                             8393 ; 26   |#define HW_CCR_PWDN_BITPOS 17
                             8394 ; 27   |#define HW_CCR_ACKEN_BITPOS 18
                             8395 ; 28   |#define HW_CCR_LOCK_BITPOS 19
                             8396 ; 29   |#define HW_CCR_DACDIV_BITPOS 20
                             8397 ; 30   |#define HW_CCR_ADIV1_B0_BITPOS 20
                             8398 ; 31   |#define HW_CCR_ADIV1_B1_BITPOS 21
                             8399 ; 32   |#define HW_CCR_ADIV1_B2_BITPOS 22
                             8400 ; 33   |#define HW_CCR_DDIV_MSB_BITPOS 23
                             8401 ; 34   |
                             8402 ; 35   |#define HW_CCR_CKRST_SETMASK 1<<HW_CCR_CKRST_BITPOS
                             8403 ; 36   |#define HW_CCR_LTC_SETMASK 1<<HW_CCR_LTC_BITPOS
                             8404 ; 37   |#define HW_CCR_PLLEN_SETMASK 1<<HW_CCR_PLLEN_BITPOS
                             8405 ; 38   |#define HW_CCR_XTLEN_SETMASK 1<<HW_CCR_XTLEN_BITPOS
                             8406 ; 39   |#define HW_CCR_ADCDIV_SETMASK 0x7<<HW_CCR_ADIV_B0_BITPOS
                             8407 ; 40   |#define HW_CCR_CKSRC_SETMASK 1<<HW_CCR_CKSRC_BITPOS
                             8408 ; 41   |#define HW_CCR_DDIV_SETMASK 0x7<<HW_CCR_DDIV_BITPOS
                             8409 ; 42   |#define HW_CCR_PDIV_SETMASK 0x1F<<HW_CCR_PDIV_BITPOS
                             8410 ; 43   |#define HW_CCR_PWDN_SETMASK 1<<HW_CCR_PWDN_BITPOS
                             8411 ; 44   |#define HW_CCR_ACKEN_SETMASK 1<<HW_CCR_ACKEN_BITPOS
                             8412 ; 45   |#define HW_CCR_LOCK_SETMASK 1<<HW_CCR_LOCK_BITPOS
                             8413 ; 46   |#define HW_CCR_DACDIV_SETMASK 0x7<<HW_CCR_DACDIV_BITPOS
                             8414 ; 47   |
                             8415 ; 48   |#define HW_CCR_CKRST_CLRMASK ~(WORD)HW_CCR_CKRST_SETMASK
                             8416 ; 49   |#define HW_CCR_LTC_CLRMASK ~(WORD)HW_CCR_LTC_SETMASK
                             8417 ; 50   |#define HW_CCR_PLLEN_CLRMASK ~(WORD)HW_CCR_PLLEN_SETMASK
                             8418 ; 51   |#define HW_CCR_XTLEN_CLRMASK ~(WORD)HW_CCR_XTLEN_SETMASK
                             8419 ; 52   |#define HW_CCR_ADCDIV_CLRMASK ~(WORD)HW_CCR_ADCDIV_SETMASK
                             8420 ; 53   |#define HW_CCR_CKSRC_CLRMASK ~(WORD)HW_CCR_CKSRC_SETMASK
                             8421 ; 54   |#define HW_CCR_DDIV_CLRMASK ~(WORD)HW_CCR_DDIV_SETMASK
                             8422 ; 55   |#define HW_CCR_PDIV_CLRMASK ~(WORD)HW_CCR_PDIV_SETMASK
                             8423 ; 56   |#define HW_CCR_PWDN_CLRMASK ~(WORD)HW_CCR_PWDN_SETMASK
                             8424 ; 57   |#define HW_CCR_ACKEN_CLRMASK ~(WORD)HW_CCR_ACKEN_SETMASK
                             8425 ; 58   |#define HW_CCR_LOCK_CLRMASK ~(WORD)HW_CCR_LOCK_SETMASK
                             8426 ; 59   |#define HW_CCR_DACDIV_CLRMASK ~(WORD)HW_CCR_DACDIV_SETMASK
                             8427 ; 60   |
                             8428 ; 61   |typedef union               
                             8429 ; 62   |{
                             8430 ; 63   |    struct
                             8431 ; 64   |    {
                             8432 ; 65   |        int CKRST       :1; // Clock Reset
                             8433 ; 66   |        int LTC         :1;
                             8434 ; 67   |        int PLLEN       :1;
                             8435 ; 68   |        int XTLEN       :1;
                             8436 ; 69   |        int FLB         :1;
                             8437 ; 70   |        unsigned ADIV   :3;
                             8438 ; 71   |        int CKSRC       :1;
                             8439 ; 72   |        unsigned DDIV   :3;
                             8440 ; 73   |        unsigned PDIV   :5;
                             8441 ; 74   |        int PWDN        :1;
                             8442 ; 75   |        int ACKEN       :1;
                             8443 ; 76   |        int LOCK        :1;
                             8444 ; 77   |        unsigned ADIV1  :3;
                             8445 ; 78   |        unsigned DDIV_MSB:1;
                             8446 ; 79   |    } B;
                             8447 ; 80   |
                             8448 ; 81   |    int I;
                             8449 ; 82   |    unsigned int U;
                             8450 ; 83   |
                             8451 ; 84   |} ccr_type;
                             8452 ; 85   |#define HW_CCR     (*(volatile ccr_type _X*) (0xFA00))
                             8453 ; 86   |
                             8454 ; 87   |/////////////////////////////////////////////////////////////////////////////////
                             8455 ; 88   |//  Reset Control Register (HW_RCR) Bit Positions
                             8456 ; 89   |#define HW_RCR_STKLVL_BITPOS 0
                             8457 ; 90   |#define HW_RCR_SRST_BITPOS 4
                             8458 ; 91   |#define HW_RCR_IRQA_BITPOS 8
                             8459 ; 92   |#define HW_RCR_IRQB_BITPOS 9
                             8460 ; 93   |#define HW_RCR_NMI_BITPOS 10
                             8461 ; 94   |#define HW_RCR_SUNFLLVL_BITPOS 11
                             8462 ; 95   |#define HW_RCR_SUNFLEN_BITPOS 15
                             8463 ; 96   |#define HW_RCR_SOVFLLVL_BITPOS 16
                             8464 ; 97   |#define HW_RCR_SOVFLEN_BITPOS 20
                             8465 ; 98   |#define HW_RCR_IRQB2NMI_BITPOS 21
                             8466 ; 99   |#define HW_RCR_SUNFL_BITPOS 22
                             8467 ; 100  |#define HW_RCR_SOVFL_BITPOS 23
                             8468 ; 101  |
                             8469 ; 102  |#define HW_RCR_STKLVL_WIDTH (4)
                             8470 ; 103  |#define HW_RCR_SRST_WIDTH (4)
                             8471 ; 104  |#define HW_RCR_IRQA_WIDTH (1)
                             8472 ; 105  |#define HW_RCR_IRQB_WIDTH (1)
                             8473 ; 106  |#define HW_RCR_NMI_WIDTH (1)
                             8474 ; 107  |#define HW_RCR_SUNFLLVL_WIDTH (4)
                             8475 ; 108  |#define HW_RCR_SUNFLEN_WIDTH (1)
                             8476 ; 109  |#define HW_RCR_SOVFLLVL_WIDTH (4)
                             8477 ; 110  |#define HW_RCR_SOVFLEN_WIDTH (1)
                             8478 ; 111  |#define HW_RCR_IRQB2NMI_WIDTH (1)
                             8479 ; 112  |#define HW_RCR_SUNFL_WIDTH (1)
                             8480 ; 113  |#define HW_RCR_SOVFL_WIDTH (1)
                             8481 ; 114  |
                             8482 ; 115  |#define HW_RCR_STKLVL_SETMASK (((1<<HW_RCR_STKLVL_WIDTH)-1)<<HW_RCR_STKLVL_BITPOS)
                             8483 ; 116  |#define HW_RCR_SRST_SETMASK (((1<<HW_RCR_SRST_WIDTH)-1)<<HW_RCR_SRST_BITPOS)
                             8484 ; 117  |#define HW_RCR_IRQA_SETMASK (((1<<HW_RCR_IRQA_WIDTH)-1)<<HW_RCR_IRQA_BITPOS)
                             8485 ; 118  |#define HW_RCR_IRQB_SETMASK (((1<<HW_RCR_IRQB_WIDTH)-1)<<HW_RCR_IRQB_BITPOS)
                             8486 ; 119  |#define HW_RCR_NMI_SETMASK (((1<<HW_RCR_NMI_WIDTH)-1)<<HW_RCR_NMI_BITPOS)
                             8487 ; 120  |#define HW_RCR_SUNFLLVL_SETMASK (((1<<HW_RCR_SUNFLLVL_WIDTH)-1)<<HW_RCR_SUNFLLVL_BITPOS)
                             8488 ; 121  |#define HW_RCR_SUNFLEN_SETMASK (((1<<HW_RCR_SUNFLEN_WIDTH)-1)<<HW_RCR_SUNFLEN_BITPOS)
                             8489 ; 122  |#define HW_RCR_SOVFLLVL_SETMASK (((1<<HW_RCR_SOVFLLVL_WIDTH)-1)<<HW_RCR_SOVFLLVL_BITPOS)
                             8490 ; 123  |#define HW_RCR_SOVFLEN_SETMASK (((1<<HW_RCR_SOVFLEN_WIDTH)-1)<<HW_RCR_SOVFLEN_BITPOS)
                             8491 ; 124  |#define HW_RCR_IRQB2NMI_SETMASK (((1<<HW_RCR_IRQB2NMI_WIDTH)-1)<<HW_RCR_IRQB2NMI_BITPOS)
                             8492 ; 125  |#define HW_RCR_SUNFL_SETMASK (((1<<HW_RCR_SUNFL_WIDTH)-1)<<HW_RCR_SUNFL_BITPOS)
                             8493 ; 126  |#define HW_RCR_SOVFL_SETMASK (((1<<HW_RCR_SOVFL_WIDTH)-1)<<HW_RCR_SOVFL_BITPOS)
                             8494 ; 127  |
                             8495 ; 128  |#define HW_RCR_STKLVL_CLRMASK ~(WORD)HW_RCR_STKLVL_SETMASK
                             8496 ; 129  |#define HW_RCR_SRST_CLRMASK ~(WORD)HW_RCR_SRST_SETMASK
                             8497 ; 130  |#define HW_RCR_IRQA_CLRMASK ~(WORD)HW_RCR_IRQA_SETMASK
                             8498 ; 131  |#define HW_RCR_IRQB_CLRMASK ~(WORD)HW_RCR_IRQB_SETMASK
                             8499 ; 132  |#define HW_RCR_NMI_CLRMASK ~(WORD)HW_RCR_NMI_SETMASK
                             8500 ; 133  |#define HW_RCR_SUNFLLVL_CLRMASK ~(WORD)HW_RCR_SUNFLLVL_SETMASK
                             8501 ; 134  |#define HW_RCR_SUNFLEN_CLRMASK ~(WORD)HW_RCR_SUNFLEN_SETMASK
                             8502 ; 135  |#define HW_RCR_SOVFLLVL_CLRMASK ~(WORD)HW_RCR_SOVFLLVL_SETMASK
                             8503 ; 136  |#define HW_RCR_SOVFLEN_CLRMASK ~(WORD)HW_RCR_SOVFLEN_SETMASK
                             8504 ; 137  |#define HW_RCR_IRQB2NMI_CLRMASK ~(WORD)HW_RCR_IRQB2NMI_SETMASK
                             8505 ; 138  |#define HW_RCR_SUNFL_CLRMASK ~(WORD)HW_RCR_SUNFL_SETMASK
                             8506 ; 139  |#define HW_RCR_SOVFL_CLRMASK ~(WORD)HW_RCR_SOVFL_SETMASK
                             8507 ; 140  |
                             8508 ; 141  |typedef union               
                             8509 ; 142  |{
                             8510 ; 143  |    struct
                             8511 ; 144  |   {
                             8512 ; 145  |        int STKLVL   : HW_RCR_STKLVL_WIDTH;
                             8513 ; 146  |        int SRST     : HW_RCR_SRST_WIDTH;
                             8514 ; 147  |        int IRQA     : HW_RCR_IRQA_WIDTH;
                             8515 ; 148  |        int IRQB     : HW_RCR_IRQB_WIDTH;
                             8516 ; 149  |        int NMI      : HW_RCR_NMI_WIDTH;
                             8517 ; 150  |        int SUNFLLVL : HW_RCR_SUNFLLVL_WIDTH;
                             8518 ; 151  |        int SUNFLEN  : HW_RCR_SUNFLEN_WIDTH;
                             8519 ; 152  |        int SOVFLLVL : HW_RCR_SOVFLLVL_WIDTH;
                             8520 ; 153  |        int SOVFLEN  : HW_RCR_SOVFLEN_WIDTH;
                             8521 ; 154  |        int IRQB2NMI : HW_RCR_IRQB2NMI_WIDTH;
                             8522 ; 155  |        int SUNFL    : HW_RCR_SUNFL_WIDTH;
                             8523 ; 156  |        int SOVFL    : HW_RCR_SOVFL_WIDTH;
                             8524 ; 157  |    } B;
                             8525 ; 158  |
                             8526 ; 159  |    int I;
                             8527 ; 160  |    unsigned int U;
                             8528 ; 161  |
                             8529 ; 162  |} rcr_type;
                             8530 ; 163  |#define HW_RCR     (*(volatile rcr_type _X*) (0xFA01))
                             8531 ; 164  |
                             8532 ; 165  |
                             8533 ; 166  |/////////////////////////////////////////////////////////////////////////////////
                             8534 ; 167  |//  DCLK Count Lower register (HW_DCLKCNTL) Bit Positions
                             8535 ; 168  |#define HW_DCLKCNTL_LOW_BITPOS 0
                             8536 ; 169  |
                             8537 ; 170  |#define HW_DCLKCNTL_LOW_WIDTH (24)        
                             8538 ; 171  |
                             8539 ; 172  |#define HW_DCLKCNTL_LOW_SETMASK (((1<<HW_DCLKCNTL_LOW_WIDTH)-1)<<HW_DCLKCNTL_LOW_BITPOS) 
                             8540 ; 173  |#define HW_DCLKCNTL_LOW_CLRMASK ~(WORD)HW_DCLKCNTL_LOW_SETMASK
                             8541 ; 174  |typedef union               
                             8542 ; 175  |{
                             8543 ; 176  |    struct
                             8544 ; 177  |   {
                             8545 ; 178  |        int LOW;
                             8546 ; 179  |    } B;
                             8547 ; 180  |
                             8548 ; 181  |    int I;
                             8549 ; 182  |    unsigned int U;
                             8550 ; 183  |
                             8551 ; 184  |} dclkcntl_type;
                             8552 ; 185  |#define HW_DCLKCNTL (*(volatile dclkcntl_type _X*) (0xFFEA))
                             8553 ; 186  |
                             8554 ; 187  |/////////////////////////////////////////////////////////////////////////////////
                             8555 ; 188  |//  DCLK Count UPPER register (HW_DCLKCNTU) Bit Positions
                             8556 ; 189  |#define HW_DCLKCNTU_HIGH_BITPOS 0
                             8557 ; 190  |
                             8558 ; 191  |#define HW_DCLKCNTU_HIGH_WIDTH (24)        
                             8559 ; 192  |
                             8560 ; 193  |#define HW_DCLKCNTU_HIGH_SETMASK (((1<<HW_DCLKCNTU_HIGH_WIDTH)-1)<<HW_DCLKCNTU_HIGH_BITPOS) 
                             8561 ; 194  |#define HW_DCLKCNTU_HIGH_CLRMASK ~(WORD)HW_DCLKCNTU_HIGH_SETMASK
                             8562 ; 195  |typedef union               
                             8563 ; 196  |{
                             8564 ; 197  |    struct
                             8565 ; 198  |   {
                             8566 ; 199  |        int HIGH;
                             8567 ; 200  |    } B;
                             8568 ; 201  |
                             8569 ; 202  |    int I;
                             8570 ; 203  |    unsigned int U;
                             8571 ; 204  |
                             8572 ; 205  |} dclkcntu_type;
                             8573 ; 206  |#define HW_DCLKCNTU (*(volatile dclkcntu_type _X*) (0xFFEB))
                             8574 ; 207  |
                             8575 ; 208  |//*********************  REGISTER ALIAS DEFINES TO MATCH LEGACY CODE *******************************
                             8576 ; 209  |// The following defines were added to match regs3410.inc definition to build SDK2XXX code without needing 
                             8577 ; 210  |// to update the actual files. Only the defines needed to build SDK2.400 were added. 
                             8578 ; 211  |
                             8579 ; 212  |// Clock count register (lower)
                             8580 ; 213  |#define HW_CLK_CNT_L 0x00FFEA         
                             8581 ; 214  |// Clock count register (upper)
                             8582 ; 215  |#define HW_CLK_CNT_U 0x00FFEB         
                             8583 ; 216  |// Cycle steal count register
                             8584 ; 217  |#define HW_CYC_STEAL 0x00FFEC         
                             8585 ; 218  |
                             8586 ; 219  |#endif
                             8587 ; 220  |
                             8588 ; 221  |
                             8589 
                             8591 
                             8592 ; 18   |#include "regscore.h"
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  35

M:ADDR CODE           CYCLES LINE SOURCELINE
                             8593 
                             8595 
                             8596 ; 1    |#if !(defined(__REGS_STATUS_INC))
                             8597 ; 2    |#define __REGS_STATUS_INC 1
                             8598 ; 3    |
                             8599 ; 4    |
                             8600 ; 5    |/////////////////////////////////////////////////////////////////////////////////
                             8601 ; 6    |//  OMR Register (HW_OMR) Bit Positions
                             8602 ; 7    |#define HW_OMR_MA_BITPOS 0
                             8603 ; 8    |#define HW_OMR_MB_BITPOS 1
                             8604 ; 9    |#define HW_OMR_DE_BITPOS 2
                             8605 ; 10   |#define HW_OMR_YE_BITPOS 3
                             8606 ; 11   |#define HW_OMR_MC_BITPOS 4
                             8607 ; 12   |#define HW_OMR_SD_BITPOS 6
                             8608 ; 13   |
                             8609 ; 14   |#define HW_OMR_MA_SETMASK 1<<HW_OMR_MA_BITPOS
                             8610 ; 15   |#define HW_OMR_MB_SETMASK 1<<HW_OMR_MB_BITPOS
                             8611 ; 16   |#define HW_OMR_DE_SETMASK 1<<HW_OMR_DE_BITPOS
                             8612 ; 17   |#define HW_OMR_YE_SETMASK 1<<HW_OMR_YE_BITPOS
                             8613 ; 18   |#define HW_OMR_MC_SETMASK 1<<HW_OMR_MC_BITPOS
                             8614 ; 19   |#define HW_OMR_SD_SETMASK 1<<HW_OMR_SD_BITPOS
                             8615 ; 20   |
                             8616 ; 21   |#define HW_OMR_MA_CLRMASK ~(WORD)HW_OMR_MA_SETMASK
                             8617 ; 22   |#define HW_OMR_MB_CLRMASK ~(WORD)HW_OMR_MB_SETMASK
                             8618 ; 23   |#define HW_OMR_DE_CLRMASK ~(WORD)HW_OMR_DE_SETMASK
                             8619 ; 24   |#define HW_OMR_YE_CLRMASK ~(WORD)HW_OMR_YE_SETMASK
                             8620 ; 25   |#define HW_OMR_MC_CLRMASK ~(WORD)HW_OMR_MC_SETMASK
                             8621 ; 26   |#define HW_OMR_SD_CLRMASK ~(WORD)HW_OMR_SD_SETMASK
                             8622 ; 27   |
                             8623 ; 28   |
                             8624 ; 29   |/////////////////////////////////////////////////////////////////////////////////
                             8625 ; 30   |//  Status Register (HW_SR) Bit Positions
                             8626 ; 31   |#define HW_SR_C_BITPOS 0
                             8627 ; 32   |#define HW_SR_O_BITPOS 1
                             8628 ; 33   |#define HW_SR_Z_BITPOS 2
                             8629 ; 34   |#define HW_SR_N_BITPOS 3
                             8630 ; 35   |#define HW_SR_U_BITPOS 4
                             8631 ; 36   |#define HW_SR_E_BITPOS 5
                             8632 ; 37   |#define HW_SR_L_BITPOS 6
                             8633 ; 38   |#define HW_SR_IM_BITPOS 8
                             8634 ; 39   |#define HW_SR_IM0_BITPOS 8
                             8635 ; 40   |#define HW_SR_IM1_BITPOS 9
                             8636 ; 41   |#define HW_SR_SM_BITPOS 10
                             8637 ; 42   |#define HW_SR_SM0_BITPOS 10
                             8638 ; 43   |#define HW_SR_SM1_BITPOS 11
                             8639 ; 44   |#define HW_SR_TM_BITPOS 13
                             8640 ; 45   |#define HW_SR_DP_BITPOS 14
                             8641 ; 46   |#define HW_SR_LOOP_BITPOS 15
                             8642 ; 47   |
                             8643 ; 48   |#define HW_SR_C_SETMASK 1<<HW_SR_C_BITPOS
                             8644 ; 49   |#define HW_SR_O_SETMASK 1<<HW_SR_O_BITPOS
                             8645 ; 50   |#define HW_SR_Z_SETMASK 1<<HW_SR_Z_BITPOS
                             8646 ; 51   |#define HW_SR_N_SETMASK 1<<HW_SR_N_BITPOS
                             8647 ; 52   |#define HW_SR_U_SETMASK 1<<HW_SR_U_BITPOS
                             8648 ; 53   |#define HW_SR_E_SETMASK 1<<HW_SR_E_BITPOS
                             8649 ; 54   |#define HW_SR_L_SETMASK 1<<HW_SR_L_BITPOS
                             8650 ; 55   |#define HW_SR_IM_SETMASK 3<<HW_SR_IM_BITPOS
                             8651 ; 56   |#define HW_SR_IM0_SETMASK 1<<HW_SR_IM0_BITPOS
                             8652 ; 57   |#define HW_SR_IM1_SETMASK 1<<HW_SR_IM1_BITPOS
                             8653 ; 58   |#define HW_SR_IM_L0_SETMASK 0<<HW_SR_IM_BITPOS
                             8654 ; 59   |#define HW_SR_IM_L1_SETMASK 1<<HW_SR_IM_BITPOS
                             8655 ; 60   |#define HW_SR_IM_L2_SETMASK 2<<HW_SR_IM_BITPOS
                             8656 ; 61   |#define HW_SR_IM_L3_SETMASK 3<<HW_SR_IM_BITPOS
                             8657 ; 62   |#define HW_SR_SM_SETMASK 3<<HW_SR_SM_BITPOS
                             8658 ; 63   |#define HW_SR_SM0_SETMASK 1<<HW_SR_SM0_BITPOS
                             8659 ; 64   |#define HW_SR_SM1_SETMASK 1<<HW_SR_SM1_BITPOS
                             8660 ; 65   |#define HW_SR_TM_SETMASK 1<<HW_SR_TM_BITPOS
                             8661 ; 66   |#define HW_SR_DP_SETMASK 1<<HW_SR_DP_BITPOS
                             8662 ; 67   |#define HW_SR_LOOP_SETMASK 1<<HW_SR_LOOP_BITPOS
                             8663 ; 68   |
                             8664 ; 69   |#define HW_SR_C_CLRMASK ~(WORD)HW_SR_C_SETMASK
                             8665 ; 70   |#define HW_SR_O_CLRMASK ~(WORD)HW_SR_O_SETMASK
                             8666 ; 71   |#define HW_SR_Z_CLRMASK ~(WORD)HW_SR_Z_SETMASK
                             8667 ; 72   |#define HW_SR_N_CLRMASK ~(WORD)HW_SR_N_SETMASK
                             8668 ; 73   |#define HW_SR_U_CLRMASK ~(WORD)HW_SR_U_SETMASK
                             8669 ; 74   |#define HW_SR_E_CLRMASK ~(WORD)HW_SR_E_SETMASK
                             8670 ; 75   |#define HW_SR_L_CLRMASK ~(WORD)HW_SR_L_SETMASK
                             8671 ; 76   |#define HW_SR_IM_CLRMASK (0x00FFFF)&(~(WORD)HW_SR_IM_SETMASK)
                             8672 ; 77   |#define HW_SR_IM0_CLRMASK ~(WORD)HW_SR_IM0_SETMASK
                             8673 ; 78   |#define HW_SR_IM1_CLRMASK ~(WORD)HW_SR_IM1_SETMASK
                             8674 ; 79   |#define HW_SR_SM_CLRMASK ~(WORD)HW_SR_SM_SETMASK
                             8675 ; 80   |#define HW_SR_SM0_CLRMASK ~(WORD)HW_SR_SM0_SETMASK
                             8676 ; 81   |#define HW_SR_SM1_CLRMASK ~(WORD)HW_SR_SM1_SETMASK
                             8677 ; 82   |#define HW_SR_TM_CLRMASK ~(WORD)HW_SR_TM_SETMASK
                             8678 ; 83   |#define HW_SR_DP_CLRMASK ~(WORD)HW_SR_DP_SETMASK
                             8679 ; 84   |#define HW_SR_LOOP_CLRMASK ~(WORD)HW_SR_LOOP_SETMASK
                             8680 ; 85   |
                             8681 ; 86   |/////////////////////////////////////////////////////////////////////////////////
                             8682 ; 87   |//  RAM/ROM Config Register Bit Positions
                             8683 ; 88   |#define HW_RAM_ROM_CFG_ROM_IMAGE_EN_BITPOS 18
                             8684 ; 89   |#define HW_RAM_ROM_CFG_ROM_CLK_EN_BITPOS 19
                             8685 ; 90   |#define HW_RAM_ROM_CFG_PXRAM_CLK_EN_BITPOS 20
                             8686 ; 91   |#define HW_RAM_ROM_CFG_PYRAM_CLK_EN_BITPOS 21
                             8687 ; 92   |#endif
                             8688 ; 93   |
                             8689 ; 94   |
                             8690 
                             8692 
                             8693 ; 19   |#include "regscodec.h"
                             8694 
                             8696 
                             8697 ; 1    |#if !(defined(regscodecinc))
                             8698 ; 2    |#define regscodecinc 1
                             8699 ; 3    |
                             8700 ; 4    |
                             8701 ; 5    |
                             8702 ; 6    |#include "types.h"
                             8703 
                             8705 
                             8706 ; 1    |////////////////////////////////////////////////////////////////////////////////
                             8707 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                             8708 ; 3    |//
                             8709 ; 4    |// Filename: types.h
                             8710 ; 5    |// Description: Standard data types
                             8711 ; 6    |////////////////////////////////////////////////////////////////////////////////
                             8712 ; 7    |
                             8713 ; 8    |#ifndef _TYPES_H
                             8714 ; 9    |#define _TYPES_H
                             8715 ; 10   |
                             8716 ; 11   |// TODO:  move this outta here!
                             8717 ; 12   |#if !defined(NOERROR)
                             8718 ; 13   |#define NOERROR 0
                             8719 ; 14   |#define SUCCESS 0
                             8720 ; 15   |#endif 
                             8721 ; 16   |#if !defined(SUCCESS)
                             8722 ; 17   |#define SUCCESS  0
                             8723 ; 18   |#endif
                             8724 ; 19   |#if !defined(ERROR)
                             8725 ; 20   |#define ERROR   -1
                             8726 ; 21   |#endif
                             8727 ; 22   |#if !defined(FALSE)
                             8728 ; 23   |#define FALSE 0
                             8729 ; 24   |#endif
                             8730 ; 25   |#if !defined(TRUE)
                             8731 ; 26   |#define TRUE  1
                             8732 ; 27   |#endif
                             8733 ; 28   |
                             8734 ; 29   |#if !defined(NULL)
                             8735 ; 30   |#define NULL 0
                             8736 ; 31   |#endif
                             8737 ; 32   |
                             8738 ; 33   |#define MAX_INT     0x7FFFFF
                             8739 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                             8740 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                             8741 ; 36   |#define MAX_ULONG   (-1) 
                             8742 ; 37   |
                             8743 ; 38   |#define WORD_SIZE   24              // word size in bits
                             8744 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                             8745 ; 40   |
                             8746 ; 41   |
                             8747 ; 42   |#define BYTE    unsigned char       // btVarName
                             8748 ; 43   |#define CHAR    signed char         // cVarName
                             8749 ; 44   |#define USHORT  unsigned short      // usVarName
                             8750 ; 45   |#define SHORT   unsigned short      // sVarName
                             8751 ; 46   |#define WORD    unsigned int        // wVarName
                             8752 ; 47   |#define INT     signed int          // iVarName
                             8753 ; 48   |#define DWORD   unsigned long       // dwVarName
                             8754 ; 49   |#define LONG    signed long         // lVarName
                             8755 ; 50   |#define BOOL    unsigned int        // bVarName
                             8756 ; 51   |#define FRACT   _fract              // frVarName
                             8757 ; 52   |#define LFRACT  long _fract         // lfrVarName
                             8758 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                             8759 ; 54   |#define FLOAT   float               // fVarName
                             8760 ; 55   |#define DBL     double              // dVarName
                             8761 ; 56   |#define ENUM    enum                // eVarName
                             8762 ; 57   |#define CMX     _complex            // cmxVarName
                             8763 ; 58   |typedef WORD UCS3;                   // 
                             8764 ; 59   |
                             8765 ; 60   |#define UINT16  unsigned short
                             8766 ; 61   |#define UINT8   unsigned char   
                             8767 ; 62   |#define UINT32  unsigned long
                             8768 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port exisiting code to only use 48 bit
                             8769 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port exisiting code to only use 48 bit
                             8770 ; 65   |#define WCHAR   UINT16
                             8771 ; 66   |
                             8772 ; 67   |//UINT128 is 16 bytes or 6 words
                             8773 ; 68   |typedef struct UINT128_3500 {   
                             8774 ; 69   |    int val[6];     
                             8775 ; 70   |} UINT128_3500;
                             8776 ; 71   |
                             8777 ; 72   |#define UINT128   UINT128_3500
                             8778 ; 73   |
                             8779 ; 74   |// Little endian word packed byte strings:   
                             8780 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                             8781 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                             8782 ; 77   |// Little endian word packed byte strings:   
                             8783 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                             8784 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                             8785 ; 80   |
                             8786 ; 81   |// Declare Memory Spaces To Use When Coding
                             8787 ; 82   |// A. Sector Buffers
                             8788 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                             8789 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                             8790 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                             8791 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                             8792 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                             8793 ; 88   |// B. Media DDI Memory
                             8794 ; 89   |#define MEDIA_DDI_MEM _Y
                             8795 ; 90   |
                             8796 ; 91   |
                             8797 ; 92   |
                             8798 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                             8799 ; 94   |// Examples of circular pointers:
                             8800 ; 95   |//    INT CIRC cpiVarName
                             8801 ; 96   |//    DWORD CIRC cpdwVarName
                             8802 ; 97   |
                             8803 ; 98   |#define RETCODE INT                 // rcVarName
                             8804 ; 99   |
                             8805 ; 100  |// generic bitfield structure
                             8806 ; 101  |struct Bitfield {
                             8807 ; 102  |    unsigned int B0  :1;
                             8808 ; 103  |    unsigned int B1  :1;
                             8809 ; 104  |    unsigned int B2  :1;
                             8810 ; 105  |    unsigned int B3  :1;
                             8811 ; 106  |    unsigned int B4  :1;
                             8812 ; 107  |    unsigned int B5  :1;
                             8813 ; 108  |    unsigned int B6  :1;
                             8814 ; 109  |    unsigned int B7  :1;
                             8815 ; 110  |    unsigned int B8  :1;
                             8816 ; 111  |    unsigned int B9  :1;
                             8817 ; 112  |    unsigned int B10 :1;
                             8818 ; 113  |    unsigned int B11 :1;
                             8819 ; 114  |    unsigned int B12 :1;
                             8820 ; 115  |    unsigned int B13 :1;
                             8821 ; 116  |    unsigned int B14 :1;
                             8822 ; 117  |    unsigned int B15 :1;
                             8823 ; 118  |    unsigned int B16 :1;
                             8824 ; 119  |    unsigned int B17 :1;
                             8825 ; 120  |    unsigned int B18 :1;
                             8826 ; 121  |    unsigned int B19 :1;
                             8827 ; 122  |    unsigned int B20 :1;
                             8828 ; 123  |    unsigned int B21 :1;
                             8829 ; 124  |    unsigned int B22 :1;
                             8830 ; 125  |    unsigned int B23 :1;
                             8831 ; 126  |};
                             8832 ; 127  |
                             8833 ; 128  |union BitInt {
                             8834 ; 129  |        struct Bitfield B;
                             8835 ; 130  |        int        I;
                             8836 ; 131  |};
                             8837 ; 132  |
                             8838 ; 133  |#define MAX_MSG_LENGTH 10
                             8839 ; 134  |struct CMessage
                             8840 ; 135  |{
                             8841 ; 136  |        unsigned int m_uLength;
                             8842 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                             8843 ; 138  |};
                             8844 ; 139  |
                             8845 ; 140  |typedef struct {
                             8846 ; 141  |    WORD m_wLength;
                             8847 ; 142  |    WORD m_wMessage;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  36

M:ADDR CODE           CYCLES LINE SOURCELINE
                             8848 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                             8849 ; 144  |} Message;
                             8850 ; 145  |
                             8851 ; 146  |struct MessageQueueDescriptor
                             8852 ; 147  |{
                             8853 ; 148  |        int *m_pBase;
                             8854 ; 149  |        int m_iModulo;
                             8855 ; 150  |        int m_iSize;
                             8856 ; 151  |        int *m_pHead;
                             8857 ; 152  |        int *m_pTail;
                             8858 ; 153  |};
                             8859 ; 154  |
                             8860 ; 155  |struct ModuleEntry
                             8861 ; 156  |{
                             8862 ; 157  |    int m_iSignaledEventMask;
                             8863 ; 158  |    int m_iWaitEventMask;
                             8864 ; 159  |    int m_iResourceOfCode;
                             8865 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                             8866 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescriptor *);
                             8867 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                             8868 ; 163  |    int m_uTimeOutHigh;
                             8869 ; 164  |    int m_uTimeOutLow;
                             8870 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                             8871 ; 166  |};
                             8872 ; 167  |
                             8873 ; 168  |union WaitMask{
                             8874 ; 169  |    struct B{
                             8875 ; 170  |        unsigned int m_bNone     :1;
                             8876 ; 171  |        unsigned int m_bMessage  :1;
                             8877 ; 172  |        unsigned int m_bTimer    :1;
                             8878 ; 173  |        unsigned int m_bButton   :1;
                             8879 ; 174  |    } B;
                             8880 ; 175  |    int I;
                             8881 ; 176  |} ;
                             8882 ; 177  |
                             8883 ; 178  |
                             8884 ; 179  |struct Button {
                             8885 ; 180  |        WORD wButtonEvent;
                             8886 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                             8887 ; 182  |};
                             8888 ; 183  |
                             8889 ; 184  |struct Message {
                             8890 ; 185  |        WORD wMsgLength;
                             8891 ; 186  |        WORD wMsgCommand;
                             8892 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                             8893 ; 188  |};
                             8894 ; 189  |
                             8895 ; 190  |union EventTypes {
                             8896 ; 191  |        struct CMessage msg;
                             8897 ; 192  |        struct Button Button ;
                             8898 ; 193  |        struct Message Message;
                             8899 ; 194  |};
                             8900 ; 195  |
                             8901 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                             8902 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                             8903 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                             8904 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                             8905 ; 200  |
                             8906 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                             8907 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                             8908 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                             8909 ; 204  |
                             8910 ; 205  |#if DEBUG
                             8911 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                             8912 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                             8913 ; 208  |#else 
                             8914 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rather than halt or reset. 
                             8915 ; 210  |#define DebugBuildAssert(x)    
                             8916 ; 211  |#endif
                             8917 ; 212  |
                             8918 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                             8919 ; 214  |//  #pragma asm
                             8920 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                             8921 ; 216  |//  #pragma endasm
                             8922 ; 217  |
                             8923 ; 218  |
                             8924 ; 219  |#ifdef COLOR_262K
                             8925 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b)) >> 2)    //262k
                             8926 ; 221  |#elif defined(COLOR_65K)
                             8927 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)) >> 3)  //65k
                             8928 ; 223  |#else
                             8929 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >> 4)
                             8930 ; 225  |#endif
                             8931 ; 226  |    
                             8932 ; 227  |#endif // #ifndef _TYPES_H
                             8933 
                             8935 
                             8936 ; 7    |
                             8937 ; 8    |
                             8938 ; 9    |
                             8939 ; 10   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                             8940 ; 11   |
                             8941 ; 12   |//   SYSTEM STMP Registers 
                             8942 ; 13   |//      Last Edited 7.17.2003 M. Henson
                             8943 ; 14   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                             8944 ; 15   |
                             8945 ; 16   |#define HW_CODEC_BASEADDR (0xFA00)
                             8946 ; 17   |
                             8947 ; 18   |
                             8948 ; 19   |
                             8949 ; 20   |
                             8950 ; 21   |
                             8951 ; 22   |
                             8952 ; 23   |/////////////////////////////////////////////////////////////////////////////////
                             8953 ; 24   |//   Headphone Control Register (HW_HPCTRL) Bit Definitions
                             8954 ; 25   |#define HW_HPCTRL_TESTIALL_BITPOS 0
                             8955 ; 26   |#define HW_HPCTRL_TESTI1_BITPOS 2
                             8956 ; 27   |#define HW_HPCTRL_POP0_BITPOS 4
                             8957 ; 28   |#define HW_HPCTRL_POP1_BITPOS 5
                             8958 ; 29   |#define HW_HPCTRL_POP2_BITPOS 6
                             8959 ; 30   |#define HW_HPCTRL_RSVD0_BITPOS 7
                             8960 ; 31   |#define HW_HPCTRL_HPPWD_BITPOS 8
                             8961 ; 32   |#define HW_HPCTRL_HPCLASSAB_BITPOS 9
                             8962 ; 33   |#define HW_HPCTRL_CAPLESS_BITPOS 10
                             8963 ; 34   |#define HW_HPCTRL_RSRVD1_BITPOS 11
                             8964 ; 35   |#define HW_HPCTRL_SHORTMODE_LR_BITPOS 12
                             8965 ; 36   |#define HW_HPCTRL_SHORTMODE_CM_BITPOS 14
                             8966 ; 37   |#define HW_HPCTRL_SHORT_LVLADJ_BITPOS 16
                             8967 ; 38   |#define HW_HPCTRL_RSRVD2_BITPOS 19
                             8968 ; 39   |#define HW_HPCTRL_CHOP_CLK_BITPOS 20
                             8969 ; 40   |#define HW_HPCTRL_SHORT_LR_BITPOS 22
                             8970 ; 41   |#define HW_HPCTRL_SHORT_CM_BITPOS 23
                             8971 ; 42   |
                             8972 ; 43   |#define HW_HPCTRL_TESTIALL_WIDTH 2
                             8973 ; 44   |#define HW_HPCTRL_TESTI1_WIDTH 2
                             8974 ; 45   |#define HW_HPCTRL_POP0_WIDTH 1
                             8975 ; 46   |#define HW_HPCTRL_POP1_WIDTH 1
                             8976 ; 47   |#define HW_HPCTRL_POP2_WIDTH 1
                             8977 ; 48   |#define HW_HPCTRL_RSVD0_WIDTH 1
                             8978 ; 49   |#define HW_HPCTRL_HPPWD_WIDTH 1
                             8979 ; 50   |#define HW_HPCTRL_HPCLASSAB_WIDTH 1
                             8980 ; 51   |#define HW_HPCTRL_CAPLESS_WIDTH 1
                             8981 ; 52   |#define HW_HPCTRL_RSRVD1_WIDTH 1
                             8982 ; 53   |#define HW_HPCTRL_SHORTMODE_LR_WIDTH 2
                             8983 ; 54   |#define HW_HPCTRL_SHORTMODE_CM_WIDTH 2
                             8984 ; 55   |#define HW_HPCTRL_SHORT_LVLADJ_WIDTH 3
                             8985 ; 56   |#define HW_HPCTRL_RSRVD2_WIDTH 1
                             8986 ; 57   |#define HW_HPCTRL_CHOP_CLK_WIDTH 2
                             8987 ; 58   |#define HW_HPCTRL_SHORT_LR_WIDTH 1
                             8988 ; 59   |#define HW_HPCTRL_SHORT_CM_WIDTH 1
                             8989 ; 60   |
                             8990 ; 61   |#define HW_HPCTRL_POP_SETMASK 0x7<<HW_HPCTRL_POP0_BITPOS
                             8991 ; 62   |#define HW_HPCTRL_POP_CLRMASK ~(WORD)HW_HPCTRL_POP_SETMASK
                             8992 ; 63   |
                             8993 ; 64   |#define HW_HPCTRL_SHORT_LVLADJ_0_25X_SETMASK 0x3<<HW_HPCTRL_SHORT_LVLADJ_BITPOS
                             8994 ; 65   |#define HW_HPCTRL_SHORT_LVLADJ_0_50X_SETMASK 0x2<<HW_HPCTRL_SHORT_LVLADJ_BITPOS
                             8995 ; 66   |#define HW_HPCTRL_SHORT_LVLADJ_0_75X_SETMASK 0x1<<HW_HPCTRL_SHORT_LVLADJ_BITPOS
                             8996 ; 67   |#define HW_HPCTRL_SHORT_LVLADJ_1_00X_SETMASK 0x0<<HW_HPCTRL_SHORT_LVLADJ_BITPOS
                             8997 ; 68   |#define HW_HPCTRL_SHORT_LVLADJ_1_25X_SETMASK 0x4<<HW_HPCTRL_SHORT_LVLADJ_BITPOS
                             8998 ; 69   |#define HW_HPCTRL_SHORT_LVLADJ_1_50X_SETMASK 0x5<<HW_HPCTRL_SHORT_LVLADJ_BITPOS
                             8999 ; 70   |#define HW_HPCTRL_SHORT_LVLADJ_1_75X_SETMASK 0x6<<HW_HPCTRL_SHORT_LVLADJ_BITPOS
                             9000 ; 71   |#define HW_HPCTRL_SHORT_LVLADJ_2_00X_SETMASK 0x7<<HW_HPCTRL_SHORT_LVLADJ_BITPOS
                             9001 ; 72   |
                             9002 ; 73   |#if defined(CAPLESS_HP)
                             9003 ; 74   |#define HP_SHORT_TRIP_POINT HW_HPCTRL_SHORT_LVLADJ_0_75X_SETMASK
                             9004 ; 75   |#else 
                             9005 ; 76   |#define HP_SHORT_TRIP_POINT HW_HPCTRL_SHORT_LVLADJ_1_00X_SETMASK
                             9006 ; 77   |#endif
                             9007 ; 78   |
                             9008 ; 79   |// Headphone control register
                             9009 ; 80   |#define HW_HPCTRL (*(volatile hpctrl_type _X*)(HW_GLUE_BASEADDR+21))
                             9010 ; 81   |/////////////////////////////////////////////////////////////////////////////////
                             9011 ; 82   |//   Headphone Conrol Volume Register (HW_HPCTRL) Bit Definitions
                             9012 ; 83   |typedef union               
                             9013 ; 84   |{
                             9014 ; 85   |    struct {
                             9015 ; 86   |        unsigned TESTIALL :HW_HPCTRL_TESTIALL_WIDTH;
                             9016 ; 87   |        unsigned TESTI1 :HW_HPCTRL_TESTI1_WIDTH;
                             9017 ; 88   |        unsigned POP0 :HW_HPCTRL_POP0_WIDTH; 
                             9018 ; 89   |        unsigned POP1 :HW_HPCTRL_POP1_WIDTH; 
                             9019 ; 90   |        unsigned POP2 :HW_HPCTRL_POP2_WIDTH; 
                             9020 ; 91   |        unsigned RSVD0 :HW_HPCTRL_RSVD0_WIDTH;
                             9021 ; 92   |        unsigned HPPWD :HW_HPCTRL_HPPWD_WIDTH;
                             9022 ; 93   |        unsigned HPCLASSAB :HW_HPCTRL_HPCLASSAB_WIDTH;
                             9023 ; 94   |        unsigned CAPLESS :HW_HPCTRL_CAPLESS_WIDTH; 
                             9024 ; 95   |        unsigned RSRVD1 :HW_HPCTRL_RSRVD1_WIDTH;
                             9025 ; 96   |        unsigned SHORTMODE_LR :HW_HPCTRL_SHORTMODE_LR_WIDTH; 
                             9026 ; 97   |        unsigned SHORTMODE_CM :HW_HPCTRL_SHORTMODE_CM_WIDTH;
                             9027 ; 98   |        unsigned SHORT_LVLADJ :HW_HPCTRL_SHORT_LVLADJ_WIDTH; 
                             9028 ; 99   |        unsigned RSRVD2 :HW_HPCTRL_RSRVD2_WIDTH;
                             9029 ; 100  |        unsigned CHOP_CLK :HW_HPCTRL_CHOP_CLK_WIDTH; 
                             9030 ; 101  |        unsigned SHORT_LR :HW_HPCTRL_SHORT_LR_WIDTH;
                             9031 ; 102  |        unsigned SHORT_CM :HW_HPCTRL_SHORT_CM_WIDTH;
                             9032 ; 103  |    } B;
                             9033 ; 104  |    int I;
                             9034 ; 105  |    unsigned int U;
                             9035 ; 106  |} hpctrl_type;
                             9036 ; 107  |// Headphone control short mode 2 bit values for above short bitfield.
                             9037 ; 108  |#define HW_AUTO_HEADAMP_SHUTDOWN_HOLD_RESET   0
                             9038 ; 109  |#define HW_AUTO_HEADAMP_SHUTDOWN_EN           1 
                             9039 ; 110  |#define HW_AUTO_HEADAMP_SHUTDOWN_DIS          2
                             9040 ; 111  |#define HW_AUTO_HEADAMP_SHUTDOWN_DIRECT       3
                             9041 ; 112  |
                             9042 ; 113  |
                             9043 ; 114  |/////////////////////////////////////////////////////////////////////////////////
                             9044 ; 115  |/////////////////////////////////////////////////////////////////////////////////
                             9045 ; 116  |/////////////////////////////////////////////////////////////////////////////////
                             9046 ; 117  |/////////////////////////////////////////////////////////////////////////////////
                             9047 ; 118  |///////   MIXER REGISTERS ///////////////////////////////////////////////////////
                             9048 ; 119  |/////////////////////////////////////////////////////////////////////////////////
                             9049 ; 120  |/////////////////////////////////////////////////////////////////////////////////
                             9050 ; 121  |/////////////////////////////////////////////////////////////////////////////////
                             9051 ; 122  |
                             9052 ; 123  |
                             9053 ; 124  |/////////////////////////////////////////////////////////////////////////////////
                             9054 ; 125  |//   Codec/Mixer Test Register (HW_MIXTBR) Bit Definitions 
                             9055 ; 126  |#define HW_MIXTBR_INV_USB_CLK_BITPOS 0
                             9056 ; 127  |#define HW_MIXTBR_USB_DFF_BYPASS_BITPOS 1
                             9057 ; 128  |#define HW_MIXTBR_HOLD_GND_BITPOS 2
                             9058 ; 129  |#define HW_MIXTBR_ACKI_BITPOS 3
                             9059 ; 130  |#define HW_MIXTBR_ASD2X_BITPOS 4
                             9060 ; 131  |#define HW_MIXTBR_PCPCU_BITPOS 5
                             9061 ; 132  |#define HW_MIXTBR_PCPCD_BITPOS 6
                             9062 ; 133  |#define HW_MIXTBR_DCKI_BITPOS 7
                             9063 ; 134  |#define HW_MIXTBR_MIC_BIAS_OUT_SEL_BITPOS 8
                             9064 ; 135  |#define HW_MIXTBR_PSRN_BITPOS 9
                             9065 ; 136  |#define HW_MIXTBR_FX2_BITPOS 10
                             9066 ; 137  |#define HW_MIXTBR_VCOS_BITPOS 11
                             9067 ; 138  |#define HW_MIXTBR_XBCO_BITPOS 12
                             9068 ; 139  |#define HW_MIXTBR_XBGC_BITPOS 13
                             9069 ; 140  |#define HW_MIXTBR_ADTHD_BITPOS 14
                             9070 ; 141  |#define HW_MIXTBR_MICBIAS_LSBITPOS 15
                             9071 ; 142  |#define HW_MIXTBR_PWDADC_BITPOS 16
                             9072 ; 143  |#define HW_MIXTBR_MICBIAS1_BITPOS 17
                             9073 ; 144  |#define HW_MIXTBR_EZD_BITPOS 18
                             9074 ; 145  |#define HW_MIXTBR_DZCDA_BITPOS 19
                             9075 ; 146  |#define HW_MIXTBR_DZCFM_BITPOS 20
                             9076 ; 147  |#define HW_MIXTBR_DZCLI_BITPOS 21
                             9077 ; 148  |#define HW_MIXTBR_DZCMI_BITPOS 22
                             9078 ; 149  |#define HW_MIXTBR_DZCMA_BITPOS 23
                             9079 ; 150  |
                             9080 ; 151  |#define HW_MIXTBR_INV_USB_CLK_WIDTH (1)
                             9081 ; 152  |#define HW_MIXTBR_USB_DFF_BYPASS_WIDTH (1)
                             9082 ; 153  |#define HW_MIXTBR_HOLD_GND_WIDTH (1)
                             9083 ; 154  |#define HW_MIXTBR_ACKI_WIDTH (1)
                             9084 ; 155  |#define HW_MIXTBR_ASD2X_WIDTH (1)
                             9085 ; 156  |#define HW_MIXTBR_PCPCU_WIDTH (1)
                             9086 ; 157  |#define HW_MIXTBR_PCPCD_WIDTH (1)
                             9087 ; 158  |#define HW_MIXTBR_DCKI_WIDTH (1)
                             9088 ; 159  |#define HW_MIXTBR_MIC_BIAS_OUT_SEL_WIDTH (1)
                             9089 ; 160  |#define HW_MIXTBR_PSRN_WIDTH (1)
                             9090 ; 161  |#define HW_MIXTBR_FX2_WIDTH (1)
                             9091 ; 162  |#define HW_MIXTBR_VCOS_WIDTH (1)
                             9092 ; 163  |#define HW_MIXTBR_XBCO_WIDTH (1)
                             9093 ; 164  |#define HW_MIXTBR_XBGC_WIDTH (1)
                             9094 ; 165  |#define HW_MIXTBR_ADTHD_WIDTH (1)
                             9095 ; 166  |#define HW_MIXTBR_MICBIAS_LSWIDTH (1)
                             9096 ; 167  |#define HW_MIXTBR_PWDADC_WIDTH (1)
                             9097 ; 168  |#define HW_MIXTBR_MICBIAS1_WIDTH (1)
                             9098 ; 169  |#define HW_MIXTBR_EZD_WIDTH (1)
                             9099 ; 170  |#define HW_MIXTBR_DZCDA_WIDTH (1)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  37

M:ADDR CODE           CYCLES LINE SOURCELINE
                             9100 ; 171  |#define HW_MIXTBR_DZCFM_WIDTH (1)
                             9101 ; 172  |#define HW_MIXTBR_DZCLI_WIDTH (1)
                             9102 ; 173  |#define HW_MIXTBR_DZCMI_WIDTH (1)
                             9103 ; 174  |#define HW_MIXTBR_DZCMA_WIDTH (1)
                             9104 ; 175  |
                             9105 ; 176  |
                             9106 ; 177  |#define HW_MIXTBR_INV_USB_CLK_SETMASK 1<<HW_MIXTBR_INV_USB_CLK_BITPOS
                             9107 ; 178  |#define HW_MIXTBR_USB_DFF_BYPASS_SETMASK 1<<HW_MIXTBR_USB_DFF_BYPASS_BITPOS
                             9108 ; 179  |#define HW_MIXTBR_HOLD_GND_SETMASK 1<<HW_MIXTBR_HOLD_GND_BITPOS
                             9109 ; 180  |#define HW_MIXTBR_ACKI_SETMASK 1<<HW_MIXTBR_ACKI_BITPOS
                             9110 ; 181  |#define HW_MIXTBR_ASD2X_SETMASK 1<<HW_MIXTBR_ASD2X_BITPOS
                             9111 ; 182  |#define HW_MIXTBR_PCPCU_SETMASK 1<<HW_MIXTBR_PCPCU_BITPOS
                             9112 ; 183  |#define HW_MIXTBR_PCPCD_SETMASK 1<<HW_MIXTBR_PCPCD_BITPOS
                             9113 ; 184  |#define HW_MIXTBR_DCKI_SETMASK 1<<HW_MIXTBR_DCKI_BITPOS
                             9114 ; 185  |#define HW_MIXTBR_MIC_BIAS_OUT_SEL_SETMASK 1<<HW_MIXTBR_MIC_BIAS_OUT_SEL_BITPOS
                             9115 ; 186  |#define HW_MIXTBR_PSRN_SETMASK 1<<HW_MIXTBR_PSRN_BITPOS
                             9116 ; 187  |#define HW_MIXTBR_FX2_SETMASK 1<<HW_MIXTBR_FX2_BITPOS
                             9117 ; 188  |#define HW_MIXTBR_VCOS_SETMASK 1<<HW_MIXTBR_VCOS_BITPOS
                             9118 ; 189  |#define HW_MIXTBR_XBCO_SETMASK 1<<HW_MIXTBR_XBCO_BITPOS
                             9119 ; 190  |#define HW_MIXTBR_XBGC_SETMASK 1<<HW_MIXTBR_XBGC_BITPOS
                             9120 ; 191  |#define HW_MIXTBR_ADTHD_SETMASK 1<<HW_MIXTBR_ADTHD_BITPOS
                             9121 ; 192  |#define HW_MIXTBR_MICBIAS_LSSETMASK 1<<HW_MIXTBR_MICBIAS_LSBITPOS
                             9122 ; 193  |#define HW_MIXTBR_PWDADC_SETMASK 1<<HW_MIXTBR_PWDADC_BITPOS
                             9123 ; 194  |#define HW_MIXTBR_MICBIAS1_SETMASK 1<<HW_MIXTBR_MICBIAS1_BITPOS
                             9124 ; 195  |#define HW_MIXTBR_EZD_SETMASK 1<<HW_MIXTBR_EZD_BITPOS
                             9125 ; 196  |#define HW_MIXTBR_DZCDA_SETMASK 1<<HW_MIXTBR_DZCDA_BITPOS
                             9126 ; 197  |#define HW_MIXTBR_DZCFM_SETMASK 1<<HW_MIXTBR_DZCFM_BITPOS
                             9127 ; 198  |#define HW_MIXTBR_DZCLI_SETMASK 1<<HW_MIXTBR_DZCLI_BITPOS
                             9128 ; 199  |#define HW_MIXTBR_DZCMI_SETMASK 1<<HW_MIXTBR_DZCMI_BITPOS
                             9129 ; 200  |#define HW_MIXTBR_DZCMA_SETMASK 1<<HW_MIXTBR_DZCMA_BITPOS
                             9130 ; 201  |
                             9131 ; 202  |#define HW_MIXTBR_INV_USB_CLK_CLRMASK ~(WORD)HW_MIXTBR_INV_USB_CLK_SETMASK
                             9132 ; 203  |#define HW_MIXTBR_USB_DFF_BYPASS_CLRMASK ~(WORD)HW_MIXTBR_USB_DFF_BYPASS_SETMASK
                             9133 ; 204  |#define HW_MIXTBR_HOLD_GND_CLRMASK ~(WORD)HW_MIXTBR_HOLD_GND_SETMASK
                             9134 ; 205  |#define HW_MIXTBR_ACKI_CLRMASK ~(WORD)HW_MIXTBR_ACKI_SETMASK
                             9135 ; 206  |#define HW_MIXTBR_ASD2X_CLRMASK ~(WORD)HW_MIXTBR_ASD2X_SETMASK
                             9136 ; 207  |#define HW_MIXTBR_PCPCU_CLRMASK ~(WORD)HW_MIXTBR_PCPCU_SETMASK
                             9137 ; 208  |#define HW_MIXTBR_PCPCD_CLRMASK ~(WORD)HW_MIXTBR_PCPCD_SETMASK
                             9138 ; 209  |#define HW_MIXTBR_DCKI_CLRMASK ~(WORD)HW_MIXTBR_DCKI_SETMASK
                             9139 ; 210  |#define HW_MIXTBR_MIC_BIAS_OUT_SEL_CLRMASK ~(WORD)HW_MIXTBR_MIC_BIAS_OUT_SEL_SETMASK
                             9140 ; 211  |#define HW_MIXTBR_PSRN_CLRMASK ~(WORD)HW_MIXTBR_PSRN_SETMASK
                             9141 ; 212  |#define HW_MIXTBR_FX2_CLRMASK ~(WORD)HW_MIXTBR_FX2_SETMASK
                             9142 ; 213  |#define HW_MIXTBR_VCOS_CLRMASK ~(WORD)HW_MIXTBR_VCOS_SETMASK
                             9143 ; 214  |#define HW_MIXTBR_XBCO_CLRMASK ~(WORD)HW_MIXTBR_XBCO_SETMASK
                             9144 ; 215  |#define HW_MIXTBR_XBGC_CLRMASK ~(WORD)HW_MIXTBR_XBGC_SETMASK
                             9145 ; 216  |#define HW_MIXTBR_ADTHD_CLRMASK ~(WORD)HW_MIXTBR_ADTHD_SETMASK
                             9146 ; 217  |#define HW_MIXTBR_MICBIAS_LSCLRMASK ~(WORD)HW_MIXTBR_MICBIAS_LSSETMASK
                             9147 ; 218  |#define HW_MIXTBR_PWDADC_CLRMASK ~(WORD)HW_MIXTBR_PWDADC_SETMASK
                             9148 ; 219  |#define HW_MIXTBR_MICBIAS1_CLRMASK ~(WORD)HW_MIXTBR_MICBIAS1_SETMASK
                             9149 ; 220  |#define HW_MIXTBR_EZD_CLRMASK ~(WORD)HW_MIXTBR_EZD_SETMASK
                             9150 ; 221  |#define HW_MIXTBR_DZCDA_CLRMASK ~(WORD)HW_MIXTBR_DZCDA_SETMASK
                             9151 ; 222  |#define HW_MIXTBR_DZCFM_CLRMASK ~(WORD)HW_MIXTBR_DZCFM_SETMASK
                             9152 ; 223  |#define HW_MIXTBR_DZCLI_CLRMASK ~(WORD)HW_MIXTBR_DZCLI_SETMASK
                             9153 ; 224  |#define HW_MIXTBR_DZCMI_CLRMASK ~(WORD)HW_MIXTBR_DZCMI_SETMASK
                             9154 ; 225  |#define HW_MIXTBR_DZCMA_CLRMASK ~(WORD)HW_MIXTBR_DZCMA_SETMASK
                             9155 ; 226  |
                             9156 ; 227  |typedef union               
                             9157 ; 228  |{
                             9158 ; 229  |    struct {
                             9159 ; 230  |        int INV_USB_CLK            : 1;
                             9160 ; 231  |        int USB_DFF_BYPASS         : 1;
                             9161 ; 232  |        int HOLD_GND               : 1;
                             9162 ; 233  |        int ACKI                   : 1;
                             9163 ; 234  |        int ASD2X                  : 1;
                             9164 ; 235  |        int PCPCU                  : 1;
                             9165 ; 236  |        int PCPCD                  : 1;
                             9166 ; 237  |        int DCKI                   : 1;
                             9167 ; 238  |        int MIC_BIAS_OUT_SEL       : 1;
                             9168 ; 239  |        int PSRN                   : 1;
                             9169 ; 240  |        int FX2                    : 1;
                             9170 ; 241  |        int VCOS                   : 1;
                             9171 ; 242  |        int XBCO                   : 1;
                             9172 ; 243  |        int XBGC                   : 1;
                             9173 ; 244  |        int ADTHD                  : 1;
                             9174 ; 245  |        int MICBIAS_LSBITPOS       : 1;
                             9175 ; 246  |        int PWDADC                 : 1;
                             9176 ; 247  |        int MICBIAS1               : 1;
                             9177 ; 248  |        int EZD                    : 1;
                             9178 ; 249  |        int DZCDA                  : 1;
                             9179 ; 250  |        int DZCFM                  : 1;
                             9180 ; 251  |        int DZCLI                  : 1;
                             9181 ; 252  |        int DZCMI                  : 1;
                             9182 ; 253  |        int DZCMA                  : 1;
                             9183 ; 254  |    } B;
                             9184 ; 255  |    int I;
                             9185 ; 256  |    unsigned int U;
                             9186 ; 257  |} mix_tbr_type;
                             9187 ; 258  |#define HW_MIXTBR      (*(volatile mix_tbr_type _X*) (HW_CODEC_BASEADDR+3))
                             9188 ; 259  |
                             9189 ; 260  |
                             9190 ; 261  |/////////////////////////////////////////////////////////////////////////////////
                             9191 ; 262  |//   Generic Volume Register (HW_MIXMASTERVR) Bit Definitions
                             9192 ; 263  |#define HW_MIXVOLUMER_MR_BITPOS 0
                             9193 ; 264  |#define HW_MIXVOLUMER_ML_BITPOS 8
                             9194 ; 265  |#define HW_MIXVOLUMER_MUTE_BITPOS 15
                             9195 ; 266  |
                             9196 ; 267  |#define HW_MIXVOLUMER_MR_WIDTH (5)
                             9197 ; 268  |#define HW_MIXVOLUMER_ML_WIDTH (5)
                             9198 ; 269  |#define HW_MIXVOLUMER_MUTE_WIDTH 1
                             9199 ; 270  |
                             9200 ; 271  |#define HW_MIXVOLUMER_MR_SETMASK 0x1F<<HW_MIXVOLUMER_MR_BITPOS
                             9201 ; 272  |#define HW_MIXVOLUMER_ML_SETMASK 0x1F<<HW_MIXVOLUMER_ML_BITPOS
                             9202 ; 273  |#define HW_MIXVOLUMER_MUTE_SETMASK 1<<HW_MIXVOLUMER_MUTE_BITPOS
                             9203 ; 274  |
                             9204 ; 275  |#define HW_MIXVOLUMER_MR_CLRMASK ~(WORD)HW_MIXVOLUMER_MR_SETMASK
                             9205 ; 276  |#define HW_MIXVOLUMER_ML_CLRMASK ~(WORD)HW_MIXVOLUMER_ML_SETMASK
                             9206 ; 277  |#define HW_MIXVOLUMER_MUTE_CLRMASK ~(WORD)HW_MIXVOLUMER_MUTE_SETMASK
                             9207 ; 278  |
                             9208 ; 279  |#define HW_MIXVOLUMER_ML_PLUS_12P0_SETMASK 0<<HW_MIXVOLUMER_ML_BITPOS
                             9209 ; 280  |#define HW_MIXVOLUMER_ML_PLUS_10P5_SETMASK 1<<HW_MIXVOLUMER_ML_BITPOS
                             9210 ; 281  |#define HW_MIXVOLUMER_ML_PLUS_09P0_SETMASK 2<<HW_MIXVOLUMER_ML_BITPOS
                             9211 ; 282  |#define HW_MIXVOLUMER_ML_PLUS_07P5_SETMASK 3<<HW_MIXVOLUMER_ML_BITPOS
                             9212 ; 283  |#define HW_MIXVOLUMER_ML_PLUS_06P0_SETMASK 4<<HW_MIXVOLUMER_ML_BITPOS
                             9213 ; 284  |#define HW_MIXVOLUMER_ML_PLUS_04P5_SETMASK 5<<HW_MIXVOLUMER_ML_BITPOS
                             9214 ; 285  |#define HW_MIXVOLUMER_ML_PLUS_03P0_SETMASK 6<<HW_MIXVOLUMER_ML_BITPOS
                             9215 ; 286  |#define HW_MIXVOLUMER_ML_PLUS_01P5_SETMASK 7<<HW_MIXVOLUMER_ML_BITPOS
                             9216 ; 287  |#define HW_MIXVOLUMER_ML_ZERO_SETMASK 8<<HW_MIXVOLUMER_ML_BITPOS
                             9217 ; 288  |#define HW_MIXVOLUMER_ML_MINUS_01P5_SETMASK 9<<HW_MIXVOLUMER_ML_BITPOS
                             9218 ; 289  |#define HW_MIXVOLUMER_ML_MINUS_03P0_SETMASK 10<<HW_MIXVOLUMER_ML_BITPOS
                             9219 ; 290  |#define HW_MIXVOLUMER_ML_MINUS_04P5_SETMASK 11<<HW_MIXVOLUMER_ML_BITPOS
                             9220 ; 291  |#define HW_MIXVOLUMER_ML_MINUS_06P0_SETMASK 12<<HW_MIXVOLUMER_ML_BITPOS
                             9221 ; 292  |#define HW_MIXVOLUMER_ML_MINUS_07P5_SETMASK 13<<HW_MIXVOLUMER_ML_BITPOS
                             9222 ; 293  |#define HW_MIXVOLUMER_ML_MINUS_09P0_SETMASK 14<<HW_MIXVOLUMER_ML_BITPOS
                             9223 ; 294  |#define HW_MIXVOLUMER_ML_MINUS_10P5_SETMASK 15<<HW_MIXVOLUMER_ML_BITPOS
                             9224 ; 295  |#define HW_MIXVOLUMER_ML_MINUS_12P0_SETMASK 16<<HW_MIXVOLUMER_ML_BITPOS
                             9225 ; 296  |#define HW_MIXVOLUMER_ML_MINUS_13P5_SETMASK 17<<HW_MIXVOLUMER_ML_BITPOS
                             9226 ; 297  |#define HW_MIXVOLUMER_ML_MINUS_15P0_SETMASK 18<<HW_MIXVOLUMER_ML_BITPOS
                             9227 ; 298  |#define HW_MIXVOLUMER_ML_MINUS_16P5_SETMASK 19<<HW_MIXVOLUMER_ML_BITPOS
                             9228 ; 299  |#define HW_MIXVOLUMER_ML_MINUS_18P0_SETMASK 20<<HW_MIXVOLUMER_ML_BITPOS
                             9229 ; 300  |#define HW_MIXVOLUMER_ML_MINUS_19P5_SETMASK 21<<HW_MIXVOLUMER_ML_BITPOS
                             9230 ; 301  |#define HW_MIXVOLUMER_ML_MINUS_21P0_SETMASK 22<<HW_MIXVOLUMER_ML_BITPOS
                             9231 ; 302  |#define HW_MIXVOLUMER_ML_MINUS_22P5_SETMASK 23<<HW_MIXVOLUMER_ML_BITPOS
                             9232 ; 303  |#define HW_MIXVOLUMER_ML_MINUS_24P0_SETMASK 24<<HW_MIXVOLUMER_ML_BITPOS
                             9233 ; 304  |#define HW_MIXVOLUMER_ML_MINUS_25P5_SETMASK 25<<HW_MIXVOLUMER_ML_BITPOS
                             9234 ; 305  |#define HW_MIXVOLUMER_ML_MINUS_27P0_SETMASK 26<<HW_MIXVOLUMER_ML_BITPOS
                             9235 ; 306  |#define HW_MIXVOLUMER_ML_MINUS_28P5_SETMASK 27<<HW_MIXVOLUMER_ML_BITPOS
                             9236 ; 307  |#define HW_MIXVOLUMER_ML_MINUS_30P0_SETMASK 28<<HW_MIXVOLUMER_ML_BITPOS
                             9237 ; 308  |#define HW_MIXVOLUMER_ML_MINUS_31P5_SETMASK 29<<HW_MIXVOLUMER_ML_BITPOS
                             9238 ; 309  |#define HW_MIXVOLUMER_ML_MINUS_33P0_SETMASK 30<<HW_MIXVOLUMER_ML_BITPOS
                             9239 ; 310  |#define HW_MIXVOLUMER_ML_MINUS_34P5_SETMASK 31<<HW_MIXVOLUMER_ML_BITPOS
                             9240 ; 311  |
                             9241 ; 312  |#define HW_MIXVOLUMER_MR_PLUS_12P0_SETMASK 0
                             9242 ; 313  |#define HW_MIXVOLUMER_MR_PLUS_10P5_SETMASK 1
                             9243 ; 314  |#define HW_MIXVOLUMER_MR_PLUS_09P0_SETMASK 2
                             9244 ; 315  |#define HW_MIXVOLUMER_MR_PLUS_07P5_SETMASK 3
                             9245 ; 316  |#define HW_MIXVOLUMER_MR_PLUS_06P0_SETMASK 4
                             9246 ; 317  |#define HW_MIXVOLUMER_MR_PLUS_04P5_SETMASK 5
                             9247 ; 318  |#define HW_MIXVOLUMER_MR_PLUS_03P0_SETMASK 6
                             9248 ; 319  |#define HW_MIXVOLUMER_MR_PLUS_01P5_SETMASK 7
                             9249 ; 320  |#define HW_MIXVOLUMER_MR_ZERO_SETMASK 8
                             9250 ; 321  |#define HW_MIXVOLUMER_MR_MINUS_01P5_SETMASK 9
                             9251 ; 322  |#define HW_MIXVOLUMER_MR_MINUS_03P0_SETMASK 10
                             9252 ; 323  |#define HW_MIXVOLUMER_MR_MINUS_04P5_SETMASK 11
                             9253 ; 324  |#define HW_MIXVOLUMER_MR_MINUS_06P0_SETMASK 12
                             9254 ; 325  |#define HW_MIXVOLUMER_MR_MINUS_07P5_SETMASK 13
                             9255 ; 326  |#define HW_MIXVOLUMER_MR_MINUS_09P0_SETMASK 14
                             9256 ; 327  |#define HW_MIXVOLUMER_MR_MINUS_10P5_SETMASK 15
                             9257 ; 328  |#define HW_MIXVOLUMER_MR_MINUS_12P0_SETMASK 16
                             9258 ; 329  |#define HW_MIXVOLUMER_MR_MINUS_13P5_SETMASK 17
                             9259 ; 330  |#define HW_MIXVOLUMER_MR_MINUS_15P0_SETMASK 18
                             9260 ; 331  |#define HW_MIXVOLUMER_MR_MINUS_16P5_SETMASK 19
                             9261 ; 332  |#define HW_MIXVOLUMER_MR_MINUS_18P0_SETMASK 20
                             9262 ; 333  |#define HW_MIXVOLUMER_MR_MINUS_19P5_SETMASK 21
                             9263 ; 334  |#define HW_MIXVOLUMER_MR_MINUS_21P0_SETMASK 22
                             9264 ; 335  |#define HW_MIXVOLUMER_MR_MINUS_22P5_SETMASK 23
                             9265 ; 336  |#define HW_MIXVOLUMER_MR_MINUS_24P0_SETMASK 24
                             9266 ; 337  |#define HW_MIXVOLUMER_MR_MINUS_25P5_SETMASK 25
                             9267 ; 338  |#define HW_MIXVOLUMER_MR_MINUS_27P0_SETMASK 26
                             9268 ; 339  |#define HW_MIXVOLUMER_MR_MINUS_28P5_SETMASK 27
                             9269 ; 340  |#define HW_MIXVOLUMER_MR_MINUS_30P0_SETMASK 28
                             9270 ; 341  |#define HW_MIXVOLUMER_MR_MINUS_31P5_SETMASK 29
                             9271 ; 342  |#define HW_MIXVOLUMER_MR_MINUS_33P0_SETMASK 30
                             9272 ; 343  |#define HW_MIXVOLUMER_MR_MINUS_34P5_SETMASK 31
                             9273 ; 344  |
                             9274 ; 345  |/////////////////////////////////////////////////////////////////////////////////
                             9275 ; 346  |//   Mixer Master Volume Register (HW_MIXMASTERVR) Bit Definitions
                             9276 ; 347  |#define HW_MIXMASTERVR_MR_BITPOS 0
                             9277 ; 348  |#define HW_MIXMASTERVR_ML_BITPOS 8
                             9278 ; 349  |#define HW_MIXMASTERVR_MUTE_BITPOS 15
                             9279 ; 350  |
                             9280 ; 351  |#define HW_MIXMASTERVR_MR_WIDTH (5)
                             9281 ; 352  |#define HW_MIXMASTERVR_ML_WIDTH (5)
                             9282 ; 353  |#define HW_MIXMASTERVR_MUTE_WIDTH (1)
                             9283 ; 354  |
                             9284 ; 355  |#define HW_MIXMASTERVR_MR_SETMASK 0x1F<<HW_MIXMASTERVR_MR_BITPOS
                             9285 ; 356  |#define HW_MIXMASTERVR_ML_SETMASK 0x1F<<HW_MIXMASTERVR_ML_BITPOS
                             9286 ; 357  |#define HW_MIXMASTERVR_MUTE_SETMASK 1<<HW_MIXMASTERVR_MUTE_BITPOS
                             9287 ; 358  |
                             9288 ; 359  |#define HW_MIXMASTERVR_MR_CLRMASK ~(WORD)HW_MIXMASTERVR_MR_SETMASK
                             9289 ; 360  |#define HW_MIXMASTERVR_ML_CLRMASK ~(WORD)HW_MIXMASTERVR_ML_SETMASK
                             9290 ; 361  |#define HW_MIXMASTERVR_MUTE_CLRMASK ~(WORD)HW_MIXMASTERVR_MUTE_SETMASK
                             9291 ; 362  |
                             9292 ; 363  |
                             9293 ; 364  |typedef union               
                             9294 ; 365  |{
                             9295 ; 366  |    struct
                             9296 ; 367  |    {
                             9297 ; 368  |        unsigned MR :5;
                             9298 ; 369  |        int         :3;
                             9299 ; 370  |        unsigned ML :5;
                             9300 ; 371  |        int         :2;
                             9301 ; 372  |        int MUTE    :1;
                             9302 ; 373  |    } B;
                             9303 ; 374  |    int I;
                             9304 ; 375  |    unsigned int U;
                             9305 ; 376  |} mix_mastervr_type;
                             9306 ; 377  |#define HW_MIXMASTERVR (*(volatile mix_mastervr_type _X*) (HW_CODEC_BASEADDR+4))
                             9307 ; 378  |
                             9308 ; 379  |
                             9309 ; 380  |/////////////////////////////////////////////////////////////////////////////////
                             9310 ; 381  |//   Mixer Mic In Volume Register (HW_MIXMICINVR) Bit Definitions
                             9311 ; 382  |#define HW_MIXMICINVR_GN_BITPOS 0
                             9312 ; 383  |#define HW_MIXMICINVR_P20DB_BITPOS 6
                             9313 ; 384  |#define HW_MIXMICINVR_MUTE_BITPOS 15
                             9314 ; 385  |
                             9315 ; 386  |#define HW_MIXMICINVR_GN_WIDTH 5
                             9316 ; 387  |#define HW_MIXMICINVR_RSVD1_WIDTH 1
                             9317 ; 388  |#define HW_MIXMICINVR_P20DB_WIDTH 1
                             9318 ; 389  |#define HW_MIXMICINVR_RSVD2_WIDTH 8
                             9319 ; 390  |#define HW_MIXMICINVR_MUTE_WIDTH 1
                             9320 ; 391  |#define HW_MIXMICINVR_RSVD3_WIDTH 8
                             9321 ; 392  |
                             9322 ; 393  |#define HW_MIXMICINVR_GN_SETMASK 0x1F<<HW_MIXMICINVR_GN_BITPOS
                             9323 ; 394  |#define HW_MIXMICINVR_P20DB_SETMASK 1<<HW_MIXMICINVR_P20DB_BITPOS
                             9324 ; 395  |#define HW_MIXMICINVR_MUTE_SETMASK 1<<HW_MIXMICINVR_MUTE_BITPOS
                             9325 ; 396  |
                             9326 ; 397  |#define HW_MIXMICINVR_GN_CLRMASK ~(WORD)HW_MIXMICINVR_GN_SETMASK
                             9327 ; 398  |#define HW_MIXMICINVR_P20DB_CLRMASK ~(WORD)HW_MIXMICINVR_P20DB_SETMASK
                             9328 ; 399  |#define HW_MIXMICINVR_MUTE_CLRMASK ~(WORD)HW_MIXMICINVR_MUTE_SETMASK
                             9329 ; 400  |
                             9330 ; 401  |#define HW_MIXMICINVR_GN_PLUS_12P0_SETMASK 0
                             9331 ; 402  |#define HW_MIXMICINVR_GN_PLUS_10P5_SETMASK 1
                             9332 ; 403  |#define HW_MIXMICINVR_GN_PLUS_09P0_SETMASK 2
                             9333 ; 404  |#define HW_MIXMICINVR_GN_PLUS_07P5_SETMASK 3
                             9334 ; 405  |#define HW_MIXMICINVR_GN_PLUS_06P0_SETMASK 4
                             9335 ; 406  |#define HW_MIXMICINVR_GN_PLUS_04P5_SETMASK 5
                             9336 ; 407  |#define HW_MIXMICINVR_GN_PLUS_03P0_SETMASK 6
                             9337 ; 408  |#define HW_MIXMICINVR_GN_PLUS_01P5_SETMASK 7
                             9338 ; 409  |#define HW_MIXMICINVR_GN_ZERO_SETMASK 8
                             9339 ; 410  |#define HW_MIXMICINVR_GN_MINUS_01P5_SETMASK 9
                             9340 ; 411  |#define HW_MIXMICINVR_GN_MINUS_03P0_SETMASK 10
                             9341 ; 412  |#define HW_MIXMICINVR_GN_MINUS_04P5_SETMASK 11
                             9342 ; 413  |#define HW_MIXMICINVR_GN_MINUS_06P0_SETMASK 12
                             9343 ; 414  |#define HW_MIXMICINVR_GN_MINUS_07P5_SETMASK 13
                             9344 ; 415  |#define HW_MIXMICINVR_GN_MINUS_09P0_SETMASK 14
                             9345 ; 416  |#define HW_MIXMICINVR_GN_MINUS_10P5_SETMASK 15
                             9346 ; 417  |#define HW_MIXMICINVR_GN_MINUS_12P0_SETMASK 16
                             9347 ; 418  |#define HW_MIXMICINVR_GN_MINUS_13P5_SETMASK 17
                             9348 ; 419  |#define HW_MIXMICINVR_GN_MINUS_15P0_SETMASK 18
                             9349 ; 420  |#define HW_MIXMICINVR_GN_MINUS_16P5_SETMASK 19
                             9350 ; 421  |#define HW_MIXMICINVR_GN_MINUS_18P0_SETMASK 20
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  38

M:ADDR CODE           CYCLES LINE SOURCELINE
                             9351 ; 422  |#define HW_MIXMICINVR_GN_MINUS_19P5_SETMASK 21
                             9352 ; 423  |#define HW_MIXMICINVR_GN_MINUS_21P0_SETMASK 22
                             9353 ; 424  |#define HW_MIXMICINVR_GN_MINUS_22P5_SETMASK 23
                             9354 ; 425  |#define HW_MIXMICINVR_GN_MINUS_24P0_SETMASK 24
                             9355 ; 426  |#define HW_MIXMICINVR_GN_MINUS_25P5_SETMASK 25
                             9356 ; 427  |#define HW_MIXMICINVR_GN_MINUS_27P0_SETMASK 26
                             9357 ; 428  |#define HW_MIXMICINVR_GN_MINUS_28P5_SETMASK 27
                             9358 ; 429  |#define HW_MIXMICINVR_GN_MINUS_30P0_SETMASK 28
                             9359 ; 430  |#define HW_MIXMICINVR_GN_MINUS_31P5_SETMASK 29
                             9360 ; 431  |#define HW_MIXMICINVR_GN_MINUS_33P0_SETMASK 30
                             9361 ; 432  |#define HW_MIXMICINVR_GN_MINUS_34P5_SETMASK 31
                             9362 ; 433  |
                             9363 ; 434  |typedef union               
                             9364 ; 435  |{
                             9365 ; 436  |    struct {
                             9366 ; 437  |        int GN          : HW_MIXMICINVR_GN_WIDTH;
                             9367 ; 438  |        int RSVD1       : HW_MIXMICINVR_RSVD1_WIDTH;
                             9368 ; 439  |        int P20DB       : HW_MIXMICINVR_P20DB_WIDTH;
                             9369 ; 440  |        int RSVD2       : HW_MIXMICINVR_RSVD2_WIDTH;
                             9370 ; 441  |        int MUTE        : HW_MIXMICINVR_MUTE_WIDTH;
                             9371 ; 442  |        int RSVD3       : HW_MIXMICINVR_RSVD3_WIDTH;
                             9372 ; 443  |    } B;
                             9373 ; 444  |    int I;
                             9374 ; 445  |    unsigned int U;
                             9375 ; 446  |} mix_micinvr_type;
                             9376 ; 447  |#define HW_MIXMICINVR (*(volatile mix_micinvr_type _X*) (HW_CODEC_BASEADDR+5))
                             9377 ; 448  |
                             9378 ; 449  |
                             9379 ; 450  |
                             9380 ; 451  |
                             9381 ; 452  |/////////////////////////////////////////////////////////////////////////////////
                             9382 ; 453  |//   Mixer Line1 In Volume Register (HW_MIXLINE1INVR) Bit Definitions
                             9383 ; 454  |#define HW_MIXLINE1INVR_GR_BITPOS 0
                             9384 ; 455  |#define HW_MIXLINE1INVR_GL_BITPOS 8
                             9385 ; 456  |#define HW_MIXLINE1INVR_MUTE_BITPOS 15
                             9386 ; 457  |
                             9387 ; 458  |#define HW_MIXLINE1INVR_GR_WIDTH 5
                             9388 ; 459  |#define HW_MIXLINE1INVR_RSVD1_WIDTH 3
                             9389 ; 460  |#define HW_MIXLINE1INVR_GL_WIDTH 5
                             9390 ; 461  |#define HW_MIXLINE1INVR_RSVD2_WIDTH 2
                             9391 ; 462  |#define HW_MIXLINE1INVR_MUTE_WIDTH 1
                             9392 ; 463  |#define HW_MIXLINE1INVR_RSVD3_WIDTH 8
                             9393 ; 464  |
                             9394 ; 465  |#define HW_MIXLINE1INVR_GR_SETMASK 0x1F<<HW_MIXLINE1INVR_GR_BITPOS
                             9395 ; 466  |#define HW_MIXLINE1INVR_GL_SETMASK 0x1F<<HW_MIXLINE1INVR_GL_BITPOS
                             9396 ; 467  |#define HW_MIXLINE1INVR_MUTE_SETMASK 1<<HW_MIXLINE1INVR_MUTE_BITPOS
                             9397 ; 468  |
                             9398 ; 469  |#define HW_MIXLINE1INVR_GR_CLRMASK ~(WORD)HW_MIXLINE1INVR_GR_SETMASK
                             9399 ; 470  |#define HW_MIXLINE1INVR_GL_CLRMASK ~(WORD)HW_MIXLINE1INVR_GL_SETMASK
                             9400 ; 471  |#define HW_MIXLINE1INVR_MUTE_CLRMASK ~(WORD)HW_MIXLINE1INVR_MUTE_SETMASK
                             9401 ; 472  |
                             9402 ; 473  |typedef union               
                             9403 ; 474  |{
                             9404 ; 475  |    struct {
                             9405 ; 476  |        int GR          : HW_MIXLINE1INVR_GR_WIDTH;
                             9406 ; 477  |        int RSVD1       : HW_MIXLINE1INVR_RSVD1_WIDTH;
                             9407 ; 478  |        int GL          : HW_MIXLINE1INVR_GL_WIDTH;
                             9408 ; 479  |        int RSVD2       : HW_MIXLINE1INVR_RSVD2_WIDTH;
                             9409 ; 480  |        int MUTE        : HW_MIXLINE1INVR_MUTE_WIDTH;
                             9410 ; 481  |        int RSVD3       : HW_MIXLINE1INVR_RSVD3_WIDTH;
                             9411 ; 482  |    } B;
                             9412 ; 483  |    int I;
                             9413 ; 484  |    unsigned int U;
                             9414 ; 485  |} mix_line1invr_type;
                             9415 ; 486  |#define HW_MIXLINE1INVR (*(volatile mix_line1invr_type _X*) (HW_CODEC_BASEADDR+6))
                             9416 ; 487  |
                             9417 ; 488  |
                             9418 ; 489  |
                             9419 ; 490  |/////////////////////////////////////////////////////////////////////////////////
                             9420 ; 491  |//   Mixer Line2 In Volume Register (HW_MIXLINE2INVR) Bit Definitions
                             9421 ; 492  |#define HW_MIXLINE2INVR_GR_BITPOS 0
                             9422 ; 493  |#define HW_MIXLINE2INVR_GL_BITPOS 8
                             9423 ; 494  |#define HW_MIXLINE2INVR_MUTE_BITPOS 15
                             9424 ; 495  |
                             9425 ; 496  |#define HW_MIXLINE2INVR_GR_WIDTH 5
                             9426 ; 497  |#define HW_MIXLINE2INVR_RSVD1_WIDTH 3
                             9427 ; 498  |#define HW_MIXLINE2INVR_GL_WIDTH 5
                             9428 ; 499  |#define HW_MIXLINE2INVR_RSVD2_WIDTH 2
                             9429 ; 500  |#define HW_MIXLINE2INVR_MUTE_WIDTH 1
                             9430 ; 501  |#define HW_MIXLINE2INVR_RSVD3_WIDTH 8
                             9431 ; 502  |
                             9432 ; 503  |
                             9433 ; 504  |#define HW_MIXLINE2INVR_GR_SETMASK 0x1F<<HW_MIXLINE2INVR_GR_BITPOS
                             9434 ; 505  |#define HW_MIXLINE2INVR_GL_SETMASK 0x1F<<HW_MIXLINE2INVR_GL_BITPOS
                             9435 ; 506  |#define HW_MIXLINE2INVR_MUTE_SETMASK 1<<HW_MIXLINE2INVR_MUTE_BITPOS
                             9436 ; 507  |
                             9437 ; 508  |#define HW_MIXLINE2INVR_GR_CLRMASK ~(WORD)HW_MIXLINE2INVR_GR_SETMASK
                             9438 ; 509  |#define HW_MIXLINE2INVR_GL_CLRMASK ~(WORD)HW_MIXLINE2INVR_GL_SETMASK
                             9439 ; 510  |#define HW_MIXLINE2INVR_MUTE_CLRMASK ~(WORD)HW_MIXLINE2INVR_MUTE_SETMASK
                             9440 ; 511  |
                             9441 ; 512  |typedef union               
                             9442 ; 513  |{
                             9443 ; 514  |    struct {
                             9444 ; 515  |        int GR          : HW_MIXLINE2INVR_GR_WIDTH;
                             9445 ; 516  |        int RSVD1       : HW_MIXLINE2INVR_RSVD1_WIDTH;
                             9446 ; 517  |        int GL          : HW_MIXLINE2INVR_GL_WIDTH;
                             9447 ; 518  |        int RSVD2       : HW_MIXLINE2INVR_RSVD2_WIDTH;
                             9448 ; 519  |        int MUTE        : HW_MIXLINE2INVR_MUTE_WIDTH;
                             9449 ; 520  |        int RSVD3       : HW_MIXLINE2INVR_RSVD3_WIDTH;
                             9450 ; 521  |    } B;
                             9451 ; 522  |    int I;
                             9452 ; 523  |    unsigned int U;
                             9453 ; 524  |} mix_line2invr_type;
                             9454 ; 525  |#define HW_MIXLINE2INVR (*(volatile mix_line2invr_type _X*) (HW_CODEC_BASEADDR+7))
                             9455 ; 526  |
                             9456 ; 527  |
                             9457 ; 528  |
                             9458 ; 529  |/////////////////////////////////////////////////////////////////////////////////
                             9459 ; 530  |//   Mixer DAC In Volume Register (HW_MIXDACINVR) Bit Definitions
                             9460 ; 531  |#define HW_MIXDACINVR_MR_BITPOS 0
                             9461 ; 532  |#define HW_MIXDACINVR_ML_BITPOS 8
                             9462 ; 533  |#define HW_MIXDACINVR_MUTE_BITPOS 15
                             9463 ; 534  |
                             9464 ; 535  |#define HW_MIXDACINVR_MR_WIDTH (5)
                             9465 ; 536  |#define HW_MIXDACINVR_ML_WIDTH (5)
                             9466 ; 537  |#define HW_MIXDACINVR_MUTE_WIDTH (1)
                             9467 ; 538  |
                             9468 ; 539  |#define HW_MIXDACINVR_MR_SETMASK 0x1F<<HW_MIXDACINVR_MR_BITPOS
                             9469 ; 540  |#define HW_MIXDACINVR_ML_SETMASK 0x1F<<HW_MIXDACINVR_ML_BITPOS
                             9470 ; 541  |#define HW_MIXDACINVR_MUTE_SETMASK 1<<HW_MIXDACINVR_MUTE_BITPOS
                             9471 ; 542  |
                             9472 ; 543  |#define HW_MIXDACINVR_MR_CLRMASK ~(WORD)HW_MIXDACINVR_MR_SETMASK
                             9473 ; 544  |#define HW_MIXDACINVR_ML_CLRMASK ~(WORD)HW_MIXDACINVR_ML_SETMASK
                             9474 ; 545  |#define HW_MIXDACINVR_MUTE_CLRMASK ~(WORD)HW_MIXDACINVR_MUTE_SETMASK
                             9475 ; 546  |
                             9476 ; 547  |typedef union               
                             9477 ; 548  |{
                             9478 ; 549  |    struct {
                             9479 ; 550  |        int MR   : HW_MIXDACINVR_MR_WIDTH;
                             9480 ; 551  |        int ML   : HW_MIXDACINVR_ML_WIDTH;
                             9481 ; 552  |        int MUTE : HW_MIXDACINVR_MUTE_WIDTH;
                             9482 ; 553  |    } B;
                             9483 ; 554  |    int I;
                             9484 ; 555  |    unsigned int U;
                             9485 ; 556  |} mix_dacinvr_type;
                             9486 ; 557  |#define HW_MIXDACINVR (*(volatile mix_dacinvr_type _X*) (HW_CODEC_BASEADDR+8))
                             9487 ; 558  |
                             9488 ; 559  |
                             9489 ; 560  |/////////////////////////////////////////////////////////////////////////////////
                             9490 ; 561  |//   Mixer Record Select Register (HW_MIXRECSELR) Bit Definitions
                             9491 ; 562  |#define HW_MIXRECSELR_SR_BITPOS 0
                             9492 ; 563  |#define HW_MIXRECSELR_SL_BITPOS 8
                             9493 ; 564  |#define HW_MIXRECSELR_X_BITPOS 11
                             9494 ; 565  |
                             9495 ; 566  |#define HW_MIXRECSELR_SR_WIDTH 3
                             9496 ; 567  |#define HW_MIXRECSELR_RSVD1_WIDTH 5
                             9497 ; 568  |#define HW_MIXRECSELR_SL_WIDTH 3
                             9498 ; 569  |#define HW_MIXRECSELR_X_WIDTH 1
                             9499 ; 570  |#define HW_MIXRECSELR_RSVD2_WIDTH 12
                             9500 ; 571  |
                             9501 ; 572  |#define HW_MIXRECSELR_SR_SETMASK 7<<HW_MIXRECSELR_SR_BITPOS
                             9502 ; 573  |#define HW_MIXRECSELR_SL_SETMASK 7<<HW_MIXRECSELR_SL_BITPOS
                             9503 ; 574  |#define HW_MIXRECSELR_X_SETMASK 1<<HW_MIXRECSELR_X_BITPOS
                             9504 ; 575  |
                             9505 ; 576  |#define HW_MIXRECSELR_SR_MIC_SETMASK 0<<HW_MIXRECSELR_SR_BITPOS
                             9506 ; 577  |#define HW_MIXRECSELR_SR_LINEIN2_SETMASK 3<<HW_MIXRECSELR_SR_BITPOS
                             9507 ; 578  |#define HW_MIXRECSELR_SR_LINEIN1_SETMASK 4<<HW_MIXRECSELR_SR_BITPOS
                             9508 ; 579  |#define HW_MIXRECSELR_SR_MIX_SETMASK 5<<HW_MIXRECSELR_SR_BITPOS
                             9509 ; 580  |
                             9510 ; 581  |#define HW_MIXRECSELR_SL_MIC_SETMASK 0<<HW_MIXRECSELR_SL_BITPOS
                             9511 ; 582  |#define HW_MIXRECSELR_SL_LINEIN2_SETMASK 3<<HW_MIXRECSELR_SL_BITPOS
                             9512 ; 583  |#define HW_MIXRECSELR_SL_LINEIN1_SETMASK 4<<HW_MIXRECSELR_SL_BITPOS
                             9513 ; 584  |#define HW_MIXRECSELR_SL_MIX_SETMASK 5<<HW_MIXRECSELR_SL_BITPOS
                             9514 ; 585  |
                             9515 ; 586  |#define HW_MIXRECSELR_SR_CLRMASK ~(WORD)HW_MIXRECSELR_SR_SETMASK
                             9516 ; 587  |#define HW_MIXRECSELR_SL_CLRMASK ~(WORD)HW_MIXRECSELR_SL_SETMASK
                             9517 ; 588  |#define HW_MIXRECSELR_SR_SL_CLRMASK ~(WORD)(HW_MIXRECSELR_SR_SETMASK|HW_MIXRECSELR_SL_SETMASK)
                             9518 ; 589  |#define HW_MIXRECSELR_X_CLRMASK ~(WORD)HW_MIXRECSELR_X_SETMASK
                             9519 ; 590  |
                             9520 ; 591  |typedef union               
                             9521 ; 592  |{
                             9522 ; 593  |    struct {
                             9523 ; 594  |        int SR          : HW_MIXRECSELR_SR_WIDTH;
                             9524 ; 595  |        int RSVD1       : HW_MIXRECSELR_RSVD1_WIDTH;
                             9525 ; 596  |        int SL          : HW_MIXRECSELR_SL_WIDTH;
                             9526 ; 597  |        int X           : HW_MIXRECSELR_X_WIDTH;
                             9527 ; 598  |        int RSVD2       : HW_MIXRECSELR_RSVD2_WIDTH;
                             9528 ; 599  |    } B;
                             9529 ; 600  |    int I;
                             9530 ; 601  |    unsigned int U;
                             9531 ; 602  |} mix_recselr_type;
                             9532 ; 603  |#define HW_MIXRECSELR (*(volatile mix_recselr_type _X*) (HW_CODEC_BASEADDR+9))
                             9533 ; 604  |
                             9534 ; 605  |
                             9535 ; 606  |
                             9536 ; 607  |/////////////////////////////////////////////////////////////////////////////////
                             9537 ; 608  |//   Mixer ADC In Gain Register (HW_MIXADCGAINR) Bit Definitions
                             9538 ; 609  |#define HW_MIXADCGAINR_GR_BITPOS 0
                             9539 ; 610  |#define HW_MIXADCGAINR_GL_BITPOS 8
                             9540 ; 611  |#define HW_MIXADCGAINR_MUTE_BITPOS 15
                             9541 ; 612  |
                             9542 ; 613  |#define HW_MIXADCGAINR_GR_WIDTH 4
                             9543 ; 614  |#define HW_MIXADCGAINR_RSVD1_WIDTH 4
                             9544 ; 615  |#define HW_MIXADCGAINR_GL_WIDTH 4
                             9545 ; 616  |#define HW_MIXADCGAINR_RSVD2_WIDTH 3
                             9546 ; 617  |#define HW_MIXADCGAINR_MUTE_WIDTH 1
                             9547 ; 618  |#define HW_MIXADCGAINR_RSVD3_WIDTH 8
                             9548 ; 619  |
                             9549 ; 620  |#define HW_MIXADCGAINR_GR_SETMASK 0x1F<<HW_MIXADCGAINR_GR_BITPOS
                             9550 ; 621  |#define HW_MIXADCGAINR_GL_SETMASK 0x1F<<HW_MIXADCGAINR_GL_BITPOS
                             9551 ; 622  |#define HW_MIXADCGAINR_MUTE_SETMASK 1<<HW_MIXADCGAINR_MUTE_BITPOS
                             9552 ; 623  |
                             9553 ; 624  |#define HW_MIXADCGAINR_GR_CLRMASK ~(WORD)HW_MIXADCGAINR_GR_SETMASK
                             9554 ; 625  |#define HW_MIXADCGAINR_GL_CLRMASK ~(WORD)HW_MIXADCGAINR_GL_SETMASK
                             9555 ; 626  |#define HW_MIXADCGAINR_MUTE_CLRMASK ~(WORD)HW_MIXADCGAINR_MUTE_SETMASK
                             9556 ; 627  |
                             9557 ; 628  |#define HW_MIXADCGAINR_GL_00P0_SETMASK 0<<HW_MIXADCGAINR_GL_BITPOS
                             9558 ; 629  |#define HW_MIXADCGAINR_GL_01P5_SETMASK 1<<HW_MIXADCGAINR_GL_BITPOS
                             9559 ; 630  |#define HW_MIXADCGAINR_GL_03P0_SETMASK 2<<HW_MIXADCGAINR_GL_BITPOS
                             9560 ; 631  |#define HW_MIXADCGAINR_GL_04P5_SETMASK 3<<HW_MIXADCGAINR_GL_BITPOS
                             9561 ; 632  |#define HW_MIXADCGAINR_GL_06P0_SETMASK 4<<HW_MIXADCGAINR_GL_BITPOS
                             9562 ; 633  |#define HW_MIXADCGAINR_GL_07P5_SETMASK 5<<HW_MIXADCGAINR_GL_BITPOS
                             9563 ; 634  |#define HW_MIXADCGAINR_GL_09P0_SETMASK 6<<HW_MIXADCGAINR_GL_BITPOS
                             9564 ; 635  |#define HW_MIXADCGAINR_GL_10P5_SETMASK 7<<HW_MIXADCGAINR_GL_BITPOS
                             9565 ; 636  |#define HW_MIXADCGAINR_GL_12P0_SETMASK 8<<HW_MIXADCGAINR_GL_BITPOS
                             9566 ; 637  |#define HW_MIXADCGAINR_GL_13P5_SETMASK 9<<HW_MIXADCGAINR_GL_BITPOS
                             9567 ; 638  |#define HW_MIXADCGAINR_GL_15P0_SETMASK 10<<HW_MIXADCGAINR_GL_BITPOS
                             9568 ; 639  |#define HW_MIXADCGAINR_GL_16P5_SETMASK 11<<HW_MIXADCGAINR_GL_BITPOS
                             9569 ; 640  |#define HW_MIXADCGAINR_GL_18P0_SETMASK 12<<HW_MIXADCGAINR_GL_BITPOS
                             9570 ; 641  |#define HW_MIXADCGAINR_GL_19P5_SETMASK 13<<HW_MIXADCGAINR_GL_BITPOS
                             9571 ; 642  |#define HW_MIXADCGAINR_GL_21P0_SETMASK 14<<HW_MIXADCGAINR_GL_BITPOS
                             9572 ; 643  |#define HW_MIXADCGAINR_GL_22P5_SETMASK 15<<HW_MIXADCGAINR_GL_BITPOS
                             9573 ; 644  |
                             9574 ; 645  |#define HW_MIXADCGAINR_GR_00P0_SETMASK 0
                             9575 ; 646  |#define HW_MIXADCGAINR_GR_01P5_SETMASK 1
                             9576 ; 647  |#define HW_MIXADCGAINR_GR_03P0_SETMASK 2
                             9577 ; 648  |#define HW_MIXADCGAINR_GR_04P5_SETMASK 3
                             9578 ; 649  |#define HW_MIXADCGAINR_GR_06P0_SETMASK 4
                             9579 ; 650  |#define HW_MIXADCGAINR_GR_07P5_SETMASK 5
                             9580 ; 651  |#define HW_MIXADCGAINR_GR_09P0_SETMASK 6
                             9581 ; 652  |#define HW_MIXADCGAINR_GR_10P5_SETMASK 7
                             9582 ; 653  |#define HW_MIXADCGAINR_GR_12P0_SETMASK 8
                             9583 ; 654  |#define HW_MIXADCGAINR_GR_13P5_SETMASK 9
                             9584 ; 655  |#define HW_MIXADCGAINR_GR_15P0_SETMASK 10
                             9585 ; 656  |#define HW_MIXADCGAINR_GR_16P5_SETMASK 11
                             9586 ; 657  |#define HW_MIXADCGAINR_GR_18P0_SETMASK 12
                             9587 ; 658  |#define HW_MIXADCGAINR_GR_19P5_SETMASK 13
                             9588 ; 659  |#define HW_MIXADCGAINR_GR_21P0_SETMASK 14
                             9589 ; 660  |#define HW_MIXADCGAINR_GR_22P5_SETMASK 15
                             9590 ; 661  |
                             9591 ; 662  |typedef union               
                             9592 ; 663  |{
                             9593 ; 664  |    struct {
                             9594 ; 665  |        int GR          : HW_MIXADCGAINR_GR_WIDTH;
                             9595 ; 666  |        int RSVD1       : HW_MIXADCGAINR_RSVD1_WIDTH;
                             9596 ; 667  |        int GL          : HW_MIXADCGAINR_GL_WIDTH;
                             9597 ; 668  |        int RSVD2       : HW_MIXADCGAINR_RSVD2_WIDTH;
                             9598 ; 669  |        int MUTE        : HW_MIXADCGAINR_MUTE_WIDTH;
                             9599 ; 670  |        int RSVD3       : HW_MIXADCGAINR_RSVD3_WIDTH;
                             9600 ; 671  |    } B;
                             9601 ; 672  |    int I;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  39

M:ADDR CODE           CYCLES LINE SOURCELINE
                             9602 ; 673  |    unsigned int U;
                             9603 ; 674  |} mix_adcgainr_type;
                             9604 ; 675  |#define HW_MIXADCGAINR (*(volatile mix_adcgainr_type _X*) (HW_CODEC_BASEADDR+10))
                             9605 ; 676  |
                             9606 ; 677  |
                             9607 ; 678  |
                             9608 ; 679  |/////////////////////////////////////////////////////////////////////////////////
                             9609 ; 680  |//   Mixer Power Down Register (HW_MIXPWRDNR) Bit Definitions
                             9610 ; 681  |#define HW_MIXPWRDNR_PR0_BITPOS 9
                             9611 ; 682  |#define HW_MIXPWRDNR_PR1_BITPOS 10
                             9612 ; 683  |#define HW_MIXPWRDNR_PR2_BITPOS 11
                             9613 ; 684  |
                             9614 ; 685  |#define HW_MIXPWRDNR_PR0_WIDTH (1)
                             9615 ; 686  |#define HW_MIXPWRDNR_PR1_WIDTH (1)
                             9616 ; 687  |#define HW_MIXPWRDNR_PR2_WIDTH (1)
                             9617 ; 688  |#define HW_MIXPWRDNR_RSVD_WIDTH (12)
                             9618 ; 689  |
                             9619 ; 690  |#define HW_MIXPWRDNR_PR_SETMASK 7<<HW_MIXPWRDNR_PR0_BITPOS
                             9620 ; 691  |
                             9621 ; 692  |#define HW_MIXPWRDNR_PR_CLRMASK ~(WORD)HW_MIXPWRDNR_PR_SETMASK
                             9622 ; 693  |
                             9623 ; 694  |typedef union               
                             9624 ; 695  |{
                             9625 ; 696  |    struct {
                             9626 ; 697  |                int                     : 9;
                             9627 ; 698  |       int PR0          : HW_MIXPWRDNR_PR0_WIDTH;
                             9628 ; 699  |       int PR1          : HW_MIXPWRDNR_PR1_WIDTH;
                             9629 ; 700  |       int PR2          : HW_MIXPWRDNR_PR2_WIDTH;
                             9630 ; 701  |       int RSVD         : HW_MIXPWRDNR_RSVD_WIDTH;
                             9631 ; 702  |    } B;
                             9632 ; 703  |    int I;
                             9633 ; 704  |    unsigned int U;
                             9634 ; 705  |} mix_pwrdnr_type;
                             9635 ; 706  |#define HW_MIXPWRDNR (*(volatile mix_pwrdnr_type _X*) (HW_CODEC_BASEADDR+11))
                             9636 ; 707  |
                             9637 ; 708  |
                             9638 ; 709  |/////////////////////////////////////////////////////////////////////////////////
                             9639 ; 710  |
                             9640 ; 711  |//  Mixer Test Register (HW_MIX_TEST) Bit Definitions
                             9641 ; 712  |
                             9642 ; 713  |#define HW_MIX_TEST_DAC_CHOP_CLK_WIDTH (2)
                             9643 ; 714  |
                             9644 ; 715  |#define HW_MIX_TEST_RSVD0_WIDTH (2)
                             9645 ; 716  |
                             9646 ; 717  |#define HW_MIX_TEST_DAC_DISABLE_RTZ_WIDTH (1)
                             9647 ; 718  |
                             9648 ; 719  |#define HW_MIX_TEST_DAC_MORE_AMP_I_WIDTH (1)
                             9649 ; 720  |
                             9650 ; 721  |#define HW_MIX_TEST_RSVD1_WIDTH (2)
                             9651 ; 722  |
                             9652 ; 723  |#define HW_MIX_TEST_TMP_CFG_WIDTH (4)
                             9653 ; 724  |
                             9654 ; 725  |#define HW_MIX_TEST_TMPPWD_WIDTH (1)
                             9655 ; 726  |
                             9656 ; 727  |#define HW_MIX_TEST_RSVD2_WIDTH (11)
                             9657 ; 728  |
                             9658 ; 729  |
                             9659 ; 730  |
                             9660 ; 731  |#define HW_MIX_TEST_DAC_CHOP_CLK_BITPOS (0)
                             9661 ; 732  |
                             9662 ; 733  |#define HW_MIX_TEST_DAC_DISABLE_RTZ_BITPOS (4)
                             9663 ; 734  |
                             9664 ; 735  |#define HW_MIX_TEST_DAC_MORE_AMP_I_BITPOS (5)
                             9665 ; 736  |
                             9666 ; 737  |#define HW_MIX_TEST_TMP_CFG_BITPOS (8)
                             9667 ; 738  |
                             9668 ; 739  |#define HW_MIX_TEST_TMPPWD_BITPOS (12)
                             9669 ; 740  |
                             9670 ; 741  |
                             9671 ; 742  |
                             9672 ; 743  |#define HW_MIX_TEST_DAC_CHOP_CLK_SETMASK (((1<<HW_MIX_TEST_DAC_CHOP_CLK_WIDTH)-1)<<HW_MIX_TEST_DAC_CHOP_CLK_BITPOS)        
                             9673 ; 744  |
                             9674 ; 745  |#define HW_MIX_TEST_DAC_DISABLE_RTZ_SETMASK (((1<<HW_MIX_TEST_DAC_DISABLE_RTZ_WIDTH)-1)<<HW_MIX_TEST_DAC_DISABLE_RTZ_BITPOS)        
                             9675 ; 746  |
                             9676 ; 747  |#define HW_MIX_TEST_DAC_MORE_AMP_I_SETMASK (((1<<HW_MIX_TEST_DAC_MORE_AMP_I_WIDTH)-1)<<HW_MIX_TEST_DAC_MORE_AMP_I_BITPOS) 
                             9677 ; 748  |
                             9678 ; 749  |#define HW_MIX_TEST_TMP_CFG_SETMASK (((1<<HW_MIX_TEST_TMP_CFG_WIDTH)-1)<<HW_MIX_TEST_TMP_CFG_BITPOS) 
                             9679 ; 750  |
                             9680 ; 751  |#define HW_MIX_TEST_TMPPWD_SETMASK (((1<<HW_MIX_TEST_TMPPWD_WIDTH)-1)<<HW_MIX_TEST_TMPPWD_BITPOS) 
                             9681 ; 752  |
                             9682 ; 753  |
                             9683 ; 754  |#define HW_MIX_TEST_DAC_CHOP_CLK_CLRMASK (~(WORD)HW_MIX_TEST_DAC_CHOP_CLK_SETMASK)     
                             9684 ; 755  |
                             9685 ; 756  |#define HW_MIX_TEST_DAC_DISABLE_RTZ_CLRMASK (~(WORD)HW_MIX_TEST_DAC_DISABLE_RTZ_SETMASK)     
                             9686 ; 757  |
                             9687 ; 758  |#define HW_MIX_TEST_DAC_MORE_AMP_I_CLRMASK (~(WORD)HW_MIX_TEST_DAC_MORE_AMP_I_SETMASK) 
                             9688 ; 759  |
                             9689 ; 760  |#define HW_MIX_TEST_TMP_CFG_CLRMASK (~(WORD)HW_MIX_TEST_TMP_CFG_SETMASK) 
                             9690 ; 761  |
                             9691 ; 762  |#define HW_MIX_TEST_TMPPWD_CLRMASK (~(WORD)HW_MIX_TEST_TMPPWD_SETMASK) 
                             9692 ; 763  |
                             9693 ; 764  |
                             9694 ; 765  |typedef union               
                             9695 ; 766  |{
                             9696 ; 767  |    struct {
                             9697 ; 768  |        int DAC_CHOP_CLK                   : HW_MIX_TEST_DAC_CHOP_CLK_WIDTH;
                             9698 ; 769  |        int RSVD0                          : HW_MIX_TEST_RSVD0_WIDTH;
                             9699 ; 770  |        int DAC_DISABLE_RTZ                : HW_MIX_TEST_DAC_DISABLE_RTZ_WIDTH;
                             9700 ; 771  |        int DAC_MORE_AMP_I                 : HW_MIX_TEST_DAC_MORE_AMP_I_WIDTH;
                             9701 ; 772  |        int RSVD1                          : HW_MIX_TEST_RSVD1_WIDTH;
                             9702 ; 773  |        int TMP_CFG                        : HW_MIX_TEST_TMP_CFG_WIDTH;
                             9703 ; 774  |        int TMPPWD                         : HW_MIX_TEST_TMPPWD_WIDTH;
                             9704 ; 775  |        int RSVD2                          : HW_MIX_TEST_RSVD2_WIDTH;
                             9705 ; 776  |    } B;
                             9706 ; 777  |    int I;
                             9707 ; 778  |    unsigned int U;
                             9708 ; 779  |} mix_test_type;
                             9709 ; 780  |#define HW_MIX_TEST      (*(volatile mix_test_type _X*) (HW_CODEC_BASEADDR+28))    /* Analog Persistent Config Register */
                             9710 ; 781  |
                             9711 ; 782  |
                             9712 ; 783  |/////////////////////////////////////////////////////////////////////////////////
                             9713 ; 784  |//   Reference Control Register (HW_REF_CTRL) Bit Definitions
                             9714 ; 785  |#define HW_REF_CTRL_DACVBGVAL_BITPOS 0
                             9715 ; 786  |#define HW_REF_CTRL_ADJDAC_BITPOS 4
                             9716 ; 787  |#define HW_REF_CTRL_VAGVAL_BITPOS 5
                             9717 ; 788  |#define HW_REF_CTRL_ADJV_BITPOS 9
                             9718 ; 789  |#define HW_REF_CTRL_ADCREFV_BITPOS 10
                             9719 ; 790  |#define HW_REF_CTRL_ADJADC_BITPOS 14
                             9720 ; 791  |#define HW_REF_CTRL_PWRDWNS_BITPOS 15
                             9721 ; 792  |#define HW_REF_CTRL_BIASC_BITPOS 16
                             9722 ; 793  |#define HW_REF_CTRL_LWREF_BITPOS 18
                             9723 ; 794  |#define HW_REF_CTRL_LOW_PWR_BITPOS 19 
                             9724 ; 795  |
                             9725 ; 796  |#define HW_REF_CTRL_DACVBGVAL_WIDTH (4)
                             9726 ; 797  |#define HW_REF_CTRL_ADJDAC_WIDTH (1)
                             9727 ; 798  |#define HW_REF_CTRL_VAGVAL_WIDTH (4)
                             9728 ; 799  |#define HW_REF_CTRL_ADJV_WIDTH (1)
                             9729 ; 800  |#define HW_REF_CTRL_ADCREFV_WIDTH (4)
                             9730 ; 801  |#define HW_REF_CTRL_ADJADC_WIDTH (1)
                             9731 ; 802  |#define HW_REF_CTRL_PWRDWNS_WIDTH (1)
                             9732 ; 803  |#define HW_REF_CTRL_BIASC_WIDTH (2)
                             9733 ; 804  |#define HW_REF_CTRL_LWREF_WIDTH (1)
                             9734 ; 805  |#define HW_REF_CTRL_LOW_PWR_WIDTH (1) 
                             9735 ; 806  |#define HW_REF_CTRL_RSVD_WIDTH (4)
                             9736 ; 807  |
                             9737 ; 808  |#define HW_REF_CTRL_DACVBGVAL_SETMASK (((1<<HW_REF_CTRL_DACVBGVAL_WIDTH)-1)<<HW_REF_CTRL_DACVBGVAL_BITPOS)
                             9738 ; 809  |#define HW_REF_CTRL_ADJDAC_SETMASK (((1<<HW_REF_CTRL_ADJDAC_WIDTH)-1)<<HW_REF_CTRL_ADJDAC_BITPOS)
                             9739 ; 810  |#define HW_REF_CTRL_VAGVAL_SETMASK (((1<<HW_REF_CTRL_VAGVAL_WIDTH)-1)<<HW_REF_CTRL_VAGVAL_BITPOS)
                             9740 ; 811  |#define HW_REF_CTRL_ADJV_SETMASK (((1<<HW_REF_CTRL_ADJV_WIDTH)-1)<<HW_REF_CTRL_ADJV_BITPOS)
                             9741 ; 812  |#define HW_REF_CTRL_ADCREFV_SETMASK (((1<<HW_REF_CTRL_ADCREFV_WIDTH)-1)<<HW_REF_CTRL_ADCREFV_BITPOS)
                             9742 ; 813  |#define HW_REF_CTRL_ADJADC_SETMASK (((1<<HW_REF_CTRL_ADJADC_WIDTH)-1)<<HW_REF_CTRL_ADJADC_BITPOS)
                             9743 ; 814  |#define HW_REF_CTRL_PWRDWNS_SETMASK (((1<<HW_REF_CTRL_PWRDWNS_WIDTH)-1)<<HW_REF_CTRL_PWRDWNS_BITPOS)
                             9744 ; 815  |#define HW_REF_CTRL_BIASC_SETMASK (((1<<HW_REF_CTRL_BIASC_WIDTH)-1)<<HW_REF_CTRL_BIASC_BITPOS)
                             9745 ; 816  |#define HW_REF_CTRL_LWREF_SETMASK (((1<<HW_REF_CTRL_LWREF_WIDTH)-1)<<HW_REF_CTRL_LWREF_BITPOS)
                             9746 ; 817  |#define HW_REF_CTRL_LOW_PWR_SETMASK (((1<<HW_REF_CTRL_LOW_PWR_WIDTH)-1)<<HW_REF_CTRL_LOW_PWR_BITPOS)
                             9747 ; 818  |
                             9748 ; 819  |#define HW_REF_CTRL_DACVBGVAL_CLRMASK ~(WORD)HW_REF_CTRL_DACVBGVAL_SETMASK
                             9749 ; 820  |#define HW_REF_CTRL_ADJDAC_CLRMASK ~(WORD)HW_REF_CTRL_ADJDAC_SETMASK
                             9750 ; 821  |#define HW_REF_CTRL_VAGVAL_CLRMASK ~(WORD)HW_REF_CTRL_VAGVAL_SETMASK
                             9751 ; 822  |#define HW_REF_CTRL_ADJV_CLRMASK ~(WORD)HW_REF_CTRL_ADJV_SETMASK
                             9752 ; 823  |#define HW_REF_CTRL_ADCREFV_CLRMASK ~(WORD)HW_REF_CTRL_ADCREFV_SETMASK
                             9753 ; 824  |#define HW_REF_CTRL_ADJADC_CLRMASK ~(WORD)HW_REF_CTRL_ADJADC_SETMASK
                             9754 ; 825  |#define HW_REF_CTRL_PWRDWNS_CLRMASK ~(WORD)HW_REF_CTRL_PWRDWNS_SETMASK
                             9755 ; 826  |#define HW_REF_CTRL_BIASC_CLRMASK ~(WORD)HW_REF_CTRL_BIASC_SETMASK
                             9756 ; 827  |#define HW_REF_CTRL_LWREF_CLRMASK ~(WORD)HW_REF_CTRL_LWREF_SETMASK
                             9757 ; 828  |#define HW_REF_CTRL_LOW_PWR_CLRMASK ~(WORD)HW_REF_CTRL_LOW_PWR_SETMASK
                             9758 ; 829  |
                             9759 ; 830  |typedef union               
                             9760 ; 831  |{
                             9761 ; 832  |    struct {
                             9762 ; 833  |        int DACVBGVAL      : HW_REF_CTRL_DACVBGVAL_WIDTH;
                             9763 ; 834  |        int ADJDAC                 : HW_REF_CTRL_ADJDAC_WIDTH;
                             9764 ; 835  |        int VAGVAL                 : HW_REF_CTRL_VAGVAL_WIDTH;
                             9765 ; 836  |        int ADJV                   : HW_REF_CTRL_ADJV_WIDTH;
                             9766 ; 837  |        int ADCREFV       : HW_REF_CTRL_ADCREFV_WIDTH;
                             9767 ; 838  |        int ADJADC                 : HW_REF_CTRL_ADJADC_WIDTH;
                             9768 ; 839  |        int PWRDWNS       : HW_REF_CTRL_PWRDWNS_WIDTH;
                             9769 ; 840  |        int BIASC         : HW_REF_CTRL_BIASC_WIDTH;
                             9770 ; 841  |        int LWREF         : HW_REF_CTRL_LWREF_WIDTH;
                             9771 ; 842  |        int LOW_PWR       : HW_REF_CTRL_LOW_PWR_WIDTH;
                             9772 ; 843  |        int RSVD               : HW_REF_CTRL_RSVD_WIDTH;
                             9773 ; 844  |    } B;
                             9774 ; 845  |    int I;
                             9775 ; 846  |    unsigned int U;
                             9776 ; 847  |} ref_ctrl_type;
                             9777 ; 848  |#define HW_REF_CTRL (*(volatile ref_ctrl_type _X*) (HW_CODEC_BASEADDR+25))
                             9778 ; 849  |
                             9779 ; 850  |
                             9780 ; 851  |
                             9781 ; 852  |/////////////////////////////////////////////////////////////////////////////////
                             9782 ; 853  |/////////////////////////////////////////////////////////////////////////////////
                             9783 ; 854  |/////////////////////////////////////////////////////////////////////////////////
                             9784 ; 855  |//////  DAC Registers
                             9785 ; 856  |/////////////////////////////////////////////////////////////////////////////////
                             9786 ; 857  |/////////////////////////////////////////////////////////////////////////////////
                             9787 ; 858  |/////////////////////////////////////////////////////////////////////////////////
                             9788 ; 859  |#define HW_DAC_BASEADDR 0xF800
                             9789 ; 860  |
                             9790 ; 861  |
                             9791 ; 862  |
                             9792 ; 863  |/////////////////////////////////////////////////////////////////////////////////
                             9793 ; 864  |//  DAC Control Status Register (HW_DACCSR) Bit Definitions
                             9794 ; 865  |#define HW_DACCSR_TXEN_BITPOS 0
                             9795 ; 866  |#define HW_DACCSR_TXIEN_BITPOS 1
                             9796 ; 867  |#define HW_DACCSR_TXI_BITPOS 2
                             9797 ; 868  |#define HW_DACCSR_TXEXC_BITPOS 3
                             9798 ; 869  |#define HW_DACCSR_LPBK_BITPOS 4
                             9799 ; 870  |#define HW_DACCSR_DMASEL_BITPOS 5
                             9800 ; 871  |#define HW_DACCSR_DAC_HIPPOP_EN_BITPOS 7
                             9801 ; 872  |#define HW_DACCSR_LVUP_BITPOS 8
                             9802 ; 873  |#define HW_DACCSR_RVUP_BITPOS 9
                             9803 ; 874  |#define HW_DACCSR_VUP_BITPOS 10
                             9804 ; 875  |#define HW_DACCSR_RSRVD_BITPOS 11
                             9805 ; 876  |#define HW_DACCSR_CLKGT_BITPOS 23
                             9806 ; 877  |
                             9807 ; 878  |#define HW_DACCSR_TXEN_WIDTH (1)
                             9808 ; 879  |#define HW_DACCSR_TXIEN_WIDTH (1)
                             9809 ; 880  |#define HW_DACCSR_TXI_WIDTH (1)
                             9810 ; 881  |#define HW_DACCSR_TXEXC_WIDTH (1)
                             9811 ; 882  |#define HW_DACCSR_LPBK_WIDTH (1)
                             9812 ; 883  |#define HW_DACCSR_DMASEL_WIDTH (2)
                             9813 ; 884  |#define HW_DACCSR_DAC_HIPPOP_EN_WIDTH (1)
                             9814 ; 885  |#define HW_DACCSR_LVUP_WIDTH (1)
                             9815 ; 886  |#define HW_DACCSR_RVUP_WIDTH (1)
                             9816 ; 887  |#define HW_DACCSR_VUP_WIDTH (1)
                             9817 ; 888  |#define HW_DACCSR_RSRVD_WIDTH (12)
                             9818 ; 889  |#define HW_DACCSR_CLKGT_WIDTH (1)
                             9819 ; 890  |
                             9820 ; 891  |#define HW_DACCSR_TXEN_SETMASK 1<<HW_DACCSR_TXEN_BITPOS
                             9821 ; 892  |#define HW_DACCSR_TXIEN_SETMASK 1<<HW_DACCSR_TXIEN_BITPOS
                             9822 ; 893  |#define HW_DACCSR_TXI_SETMASK 1<<HW_DACCSR_TXI_BITPOS
                             9823 ; 894  |#define HW_DACCSR_TXEXC_SETMASK 1<<HW_DACCSR_TXEXC_BITPOS
                             9824 ; 895  |#define HW_DACCSR_LPBK_SETMASK 1<<HW_DACCSR_LPBK_BITPOS
                             9825 ; 896  |#define HW_DACCSR_DMASEL_P_SETMASK ((2)<<(HW_DACCSR_DMASEL_BITPOS))
                             9826 ; 897  |#define HW_DACCSR_DMASEL_Y_SETMASK (1<<(HW_DACCSR_DMASEL_BITPOS))
                             9827 ; 898  |//         DMASEL_X has no asm setmask since X config value is 00 binary.
                             9828 ; 899  |#define HW_DACCSR_DAC_HIPPOP_EN_SETMASK (1<<HW_DACCSR_DAC_HIPPOP_EN_BITPOS)
                             9829 ; 900  |#define HW_DACCSR_LVUP_SETMASK (1<<HW_DACCSR_LVUP_BITPOS)
                             9830 ; 901  |#define HW_DACCSR_RVUP_SETMASK (1<<HW_DACCSR_RVUP_BITPOS)
                             9831 ; 902  |#define HW_DACCSR_VUP_SETMASK (1<<HW_DACCSR_VUP_BITPOS)
                             9832 ; 903  |#define HW_DACCSR_CLKGT_SETMASK (1<<HW_DACCSR_CLKGT_BITPOS)
                             9833 ; 904  |
                             9834 ; 905  |#define HW_DACCSR_TXEN_CLRMASK ~(WORD)HW_DACCSR_TXEN_SETMASK
                             9835 ; 906  |#define HW_DACCSR_TXIEN_CLRMASK ~(WORD)HW_DACCSR_TXIEN_SETMASK
                             9836 ; 907  |#define HW_DACCSR_TXI_CLRMASK ~(WORD)HW_DACCSR_TXI_SETMASK
                             9837 ; 908  |#define HW_DACCSR_TXEXC_CLRMASK ~(WORD)HW_DACCSR_TXEXC_SETMASK
                             9838 ; 909  |#define HW_DACCSR_LPBK_CLRMASK ~(WORD)HW_DACCSR_LPBK_SETMASK
                             9839 ; 910  |// No asm clrmask for 2 bit bitfield DMASEL
                             9840 ; 911  |#define HW_DACCSR_DAC_HIPPOP_EN_CLRMASK ~(WORD)HW_DACCSR_DAC_HIPPOP_EN_SETMASK
                             9841 ; 912  |#define HW_DACCSR_LVUP_CLRMASK ~(WORD)HW_DACCSR_LVUP_SETMASK
                             9842 ; 913  |#define HW_DACCSR_RVUP_CLRMASK ~(WORD)HW_DACCSR_RVUP_SETMASK
                             9843 ; 914  |#define HW_DACCSR_VUP_CLRMASK ~(WORD)HW_DACCSR_VUP_SETMASK
                             9844 ; 915  |#define HW_DACCSR_CLKGT_CLRMASK ~(WORD)HW_DACCSR_CLKGT_SETMASK 
                             9845 ; 916  |
                             9846 ; 917  |
                             9847 ; 918  |typedef union               
                             9848 ; 919  |{
                             9849 ; 920  |    struct {
                             9850 ; 921  |        int TXEN                        : HW_DACCSR_TXEN_WIDTH;
                             9851 ; 922  |        int TXIEN                       : HW_DACCSR_TXIEN_WIDTH;
                             9852 ; 923  |        int TXI                         : HW_DACCSR_TXI_WIDTH;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  40

M:ADDR CODE           CYCLES LINE SOURCELINE
                             9853 ; 924  |        int TXEXC                       : HW_DACCSR_TXEXC_WIDTH;
                             9854 ; 925  |        int LPBK                        : HW_DACCSR_LPBK_WIDTH;
                             9855 ; 926  |        int DMASEL                      : HW_DACCSR_DMASEL_WIDTH;
                             9856 ; 927  |             #define HW_DACCSR_DMASEL_X_BITFIELD_VAL    0
                             9857 ; 928  |             #define HW_DACCSR_DMASEL_Y_BITFIELD_VAL    1
                             9858 ; 929  |             #define HW_DACCSR_DMASEL_P_BITFIELD_VAL    2       
                             9859 ; 930  |        int DAC_HIPPOP_EN               : HW_DACCSR_DAC_HIPPOP_EN_WIDTH;
                             9860 ; 931  |        int LVUP                        : HW_DACCSR_LVUP_WIDTH;
                             9861 ; 932  |        int RVUP                        : HW_DACCSR_RVUP_WIDTH;
                             9862 ; 933  |        int VUP                         : HW_DACCSR_VUP_WIDTH;
                             9863 ; 934  |        int RSVD                        : HW_DACCSR_RSRVD_WIDTH;
                             9864 ; 935  |        int CLKGT                       : HW_DACCSR_CLKGT_WIDTH;
                             9865 ; 936  |    } B;
                             9866 ; 937  |    int I;
                             9867 ; 938  |    unsigned int U;
                             9868 ; 939  |} dac_csr_type;
                             9869 ; 940  |#define HW_DACCSR      (*(volatile dac_csr_type _X*) (HW_DAC_BASEADDR))
                             9870 ; 941  |
                             9871 ; 942  |
                             9872 ; 943  |
                             9873 ; 944  |/////////////////////////////////////////////////////////////////////////////////
                             9874 ; 945  |//  DAC Sample Rate Register (HW_DACSRR) Bit Definitions
                             9875 ; 946  |#define HW_DACSRR_SR_BITPOS 0
                             9876 ; 947  |
                             9877 ; 948  |#define HW_DACSRR_SR_WIDTH (23)
                             9878 ; 949  |#define HW_DACSRR_RSVD_WIDTH (1)
                             9879 ; 950  |
                             9880 ; 951  |//HW_DACSRR_SR_SETMASK                    equ     $FFFFFF<<HW_DACSRR_SR_BITPOS
                             9881 ; 952  |#define HW_DACSRR_SR_SETMASK (((1<<HW_DACSRR_SR_WIDTH)-1)<<HW_DACSRR_SR_BITPOS)        
                             9882 ; 953  |
                             9883 ; 954  |#define HW_DACSRR_SR_CLRMASK ~(WORD)HW_DACSRR_SR_SETMASK
                             9884 ; 955  |
                             9885 ; 956  |typedef union               
                             9886 ; 957  |{
                             9887 ; 958  |    struct {
                             9888 ; 959  |        int SR                          : HW_DACSRR_SR_WIDTH;
                             9889 ; 960  |        int RSVD                        : HW_DACSRR_RSVD_WIDTH;
                             9890 ; 961  |    } B;
                             9891 ; 962  |    int I;
                             9892 ; 963  |    unsigned int U;
                             9893 ; 964  |} dac_srr_type;
                             9894 ; 965  |#define HW_DACSRR      (*(volatile dac_srr_type _X*) (HW_DAC_BASEADDR+1))
                             9895 ; 966  |
                             9896 ; 967  |
                             9897 ; 968  |
                             9898 ; 969  |/////////////////////////////////////////////////////////////////////////////////
                             9899 ; 970  |//  DAC Word Count Register (HW_DACWCR) Bit Definitions
                             9900 ; 971  |#define HW_DACWCR_WCR_BITPOS 0
                             9901 ; 972  |
                             9902 ; 973  |#define HW_DACWCR_WCR_WIDTH (10)
                             9903 ; 974  |#define HW_DACWCR_RSVD_WIDTH (12)
                             9904 ; 975  |
                             9905 ; 976  |//HW_DACWCR_WCR_SETMASK                   equ     $3FF<<HW_DACWCR_WCR_BITPOS
                             9906 ; 977  |#define HW_DACWCR_WCR_SETMASK (((1<<HW_DACWCR_WCR_WIDTH)-1)<<HW_DACWCR_WCR_BITPOS)        
                             9907 ; 978  |
                             9908 ; 979  |#define HW_DACWCR_WCR_CLRMASK ~(WORD)HW_DACWCR_WCR_SETMASK
                             9909 ; 980  |
                             9910 ; 981  |typedef union               
                             9911 ; 982  |{
                             9912 ; 983  |    struct {
                             9913 ; 984  |        int WCR                         : HW_DACWCR_WCR_WIDTH;
                             9914 ; 985  |        int RSVD                        : HW_DACWCR_RSVD_WIDTH;
                             9915 ; 986  |    } B;
                             9916 ; 987  |    int I;
                             9917 ; 988  |    unsigned int U;
                             9918 ; 989  |} dac_wcr_type;
                             9919 ; 990  |#define HW_DACWCR      (*(volatile dac_wcr_type _X*) (HW_DAC_BASEADDR+2))
                             9920 ; 991  |
                             9921 ; 992  |
                             9922 ; 993  |
                             9923 ; 994  |/////////////////////////////////////////////////////////////////////////////////
                             9924 ; 995  |//  DAC Current Position Register (HW_DACCPR) Bit Definitions
                             9925 ; 996  |#define HW_DACCPR_CPR_BITPOS 0
                             9926 ; 997  |
                             9927 ; 998  |#define HW_DACCPR_CPR_WIDTH (10)
                             9928 ; 999  |#define HW_DACCPR_RSVD_WIDTH (14)
                             9929 ; 1000 |
                             9930 ; 1001 |//HW_DACCPR_CPR_SETMASK                   equ     $3FF<<HW_DACCPR_CPR_BITPOS
                             9931 ; 1002 |#define HW_DACCPR_CPR_SETMASK (((1<<HW_DACCPR_CPR_WIDTH)-1)<<HW_DACCPR_CPR_BITPOS)        
                             9932 ; 1003 |
                             9933 ; 1004 |#define HW_DACCPR_CPR_CLRMASK ~(WORD)HW_DACCPR_CPR_SETMASK
                             9934 ; 1005 |
                             9935 ; 1006 |typedef union               
                             9936 ; 1007 |{
                             9937 ; 1008 |    struct {
                             9938 ; 1009 |        int CPR                         : HW_DACCPR_CPR_WIDTH;
                             9939 ; 1010 |        int RSVD                        : HW_DACCPR_RSVD_WIDTH;
                             9940 ; 1011 |    } B;
                             9941 ; 1012 |    int I;
                             9942 ; 1013 |    unsigned int U;
                             9943 ; 1014 |} dac_cpr_type;
                             9944 ; 1015 |#define HW_DACCPR      (*(volatile dac_cpr_type _X*) (HW_DAC_BASEADDR+3))
                             9945 ; 1016 |
                             9946 ; 1017 |
                             9947 ; 1018 |
                             9948 ; 1019 |/////////////////////////////////////////////////////////////////////////////////
                             9949 ; 1020 |//  DAC Modulo Register (HW_DACMR) Bit Definitions
                             9950 ; 1021 |#define HW_DACMR_MR_BITPOS 0
                             9951 ; 1022 |#define HW_DACMR_MR_WIDTH (10)
                             9952 ; 1023 |#define HW_DACMR_RSVD_WIDTH (14)
                             9953 ; 1024 |
                             9954 ; 1025 |//HW_DACMR_MR_SETMASK                     equ     $3FF<<HW_DACMR_MR_BITPOS
                             9955 ; 1026 |#define HW_DACMR_MR_SETMASK (((1<<HW_DACMR_MR_WIDTH)-1)<<HW_DACMR_MR_BITPOS)        
                             9956 ; 1027 |
                             9957 ; 1028 |#define HW_DACMR_MR_CLRMASK ~(WORD)HW_DACMR_MR_SETMASK
                             9958 ; 1029 |
                             9959 ; 1030 |typedef union               
                             9960 ; 1031 |{
                             9961 ; 1032 |    struct {
                             9962 ; 1033 |        int MR                         : HW_DACMR_MR_WIDTH;
                             9963 ; 1034 |        int RSVD                       : HW_DACMR_RSVD_WIDTH;
                             9964 ; 1035 |    } B;
                             9965 ; 1036 |    int I;
                             9966 ; 1037 |    unsigned int U;
                             9967 ; 1038 |} dac_mr_type;
                             9968 ; 1039 |#define HW_DACMR      (*(volatile dac_mr_type _X*) (HW_DAC_BASEADDR+4))
                             9969 ; 1040 |
                             9970 ; 1041 |
                             9971 ; 1042 |
                             9972 ; 1043 |/////////////////////////////////////////////////////////////////////////////////
                             9973 ; 1044 |//   DAC Base Address Register (HW_DACBAR) Bit Definitions
                             9974 ; 1045 |#define HW_DACBAR_BAR_BITPOS 0
                             9975 ; 1046 |#define HW_DACBAR_BAR_WIDTH (16)
                             9976 ; 1047 |#define HW_DACBAR_RSVD_WIDTH (8)
                             9977 ; 1048 |
                             9978 ; 1049 |//HW_DACBAR_BAR_SETMASK                   equ     $FFFF<<HW_DACBAR_BAR_BITPOS
                             9979 ; 1050 |#define HW_DACBAR_BAR_SETMASK (((1<<HW_DACBAR_BAR_WIDTH)-1)<<HW_DACBAR_BAR_BITPOS)        
                             9980 ; 1051 |
                             9981 ; 1052 |#define HW_DACBAR_BAR_CLRMASK ~(WORD)HW_DACBAR_BAR_SETMASK
                             9982 ; 1053 |
                             9983 ; 1054 |typedef union               
                             9984 ; 1055 |{
                             9985 ; 1056 |    struct {
                             9986 ; 1057 |        int BAR                        : HW_DACBAR_BAR_WIDTH;
                             9987 ; 1058 |        int RSVD                       : HW_DACBAR_RSVD_WIDTH;
                             9988 ; 1059 |    } B;
                             9989 ; 1060 |    int I;
                             9990 ; 1061 |    unsigned int U;
                             9991 ; 1062 |} dac_bar_type;
                             9992 ; 1063 |#define HW_DACBAR      (*(volatile dac_bar_type _X*) (HW_DAC_BASEADDR+5))
                             9993 ; 1064 |
                             9994 ; 1065 |
                             9995 ; 1066 |
                             9996 ; 1067 |/////////////////////////////////////////////////////////////////////////////////
                             9997 ; 1068 |//  DAC Interrupt Control Register (HW_DACICR) Bit Definitions
                             9998 ; 1069 |#define HW_DACICR_IPT_BITPOS 0
                             9999 ; 1070 |
                            10000 ; 1071 |#define HW_DACICR_IPT_WIDTH (10)
                            10001 ; 1072 |#define HW_DACICR_RSVD_WIDTH (12)
                            10002 ; 1073 |
                            10003 ; 1074 |#define HW_DACICR_IPT_SETMASK (((1<<HW_DACICR_IPT_WIDTH)-1)<<HW_DACICR_IPT_BITPOS)        
                            10004 ; 1075 |
                            10005 ; 1076 |#define HW_DACICR_IPT_CLRMASK ~(WORD)HW_DACICR_IPT_SETMASK
                            10006 ; 1077 |
                            10007 ; 1078 |typedef union               
                            10008 ; 1079 |{
                            10009 ; 1080 |    struct {
                            10010 ; 1081 |        int IPT                         : HW_DACICR_IPT_WIDTH;
                            10011 ; 1082 |        int RSVD                        : HW_DACICR_RSVD_WIDTH;
                            10012 ; 1083 |    } B;
                            10013 ; 1084 |    int I;
                            10014 ; 1085 |    unsigned int U;
                            10015 ; 1086 |} dac_icr_type;
                            10016 ; 1087 |#define HW_DACICR      (*(volatile dac_icr_type _X*) (HW_DAC_BASEADDR+6))
                            10017 ; 1088 |
                            10018 ; 1089 |
                            10019 ; 1090 |
                            10020 ; 1091 |
                            10021 ; 1092 |
                            10022 ; 1093 |/////////////////////////////////////////////////////////////////////////////////
                            10023 ; 1094 |/////////////////////////////////////////////////////////////////////////////////
                            10024 ; 1095 |/////////////////////////////////////////////////////////////////////////////////
                            10025 ; 1096 |//////  ADC Registers
                            10026 ; 1097 |/////////////////////////////////////////////////////////////////////////////////
                            10027 ; 1098 |/////////////////////////////////////////////////////////////////////////////////
                            10028 ; 1099 |/////////////////////////////////////////////////////////////////////////////////
                            10029 ; 1100 |#define HW_ADC_BASEADDR 0xFB00
                            10030 ; 1101 |
                            10031 ; 1102 |
                            10032 ; 1103 |
                            10033 ; 1104 |/////////////////////////////////////////////////////////////////////////////////
                            10034 ; 1105 |//  ADC Control Status Register (HW_ADCCSR) Bit Definitions
                            10035 ; 1106 |#define HW_ADCCSR_TXEN_BITPOS 0
                            10036 ; 1107 |#define HW_ADCCSR_TXIEN_BITPOS 1
                            10037 ; 1108 |#define HW_ADCCSR_TXI_BITPOS 2
                            10038 ; 1109 |#define HW_ADCCSR_TXEXC_BITPOS 3
                            10039 ; 1110 |#define HW_ADCCSR_LPBK_BITPOS 4
                            10040 ; 1111 |#define HW_ADCCSR_DMASEL_BITPOS 5
                            10041 ; 1112 |#define HW_ADCCSR_LPFMODE_BITPOS 8
                            10042 ; 1113 |#define HW_ADCCSR_CLKGT_BITPOS 23
                            10043 ; 1114 |
                            10044 ; 1115 |#define HW_ADCCSR_TXEN_WIDTH (1)
                            10045 ; 1116 |#define HW_ADCCSR_TXIEN_WIDTH (1)
                            10046 ; 1117 |#define HW_ADCCSR_TXI_WIDTH (1)
                            10047 ; 1118 |#define HW_ADCCSR_TXEXC_WIDTH (1)
                            10048 ; 1119 |#define HW_ADCCSR_LPBK_WIDTH (1)
                            10049 ; 1120 |#define HW_ADCCSR_DMASEL_WIDTH (2)
                            10050 ; 1121 |#define HW_ADCCSR_RSVD1_WIDTH (1)
                            10051 ; 1122 |#define HW_ADCCSR_LPFMODE_WIDTH (4)
                            10052 ; 1123 |#define HW_ADCCSR_RSVD2_WIDTH (11)
                            10053 ; 1124 |#define HW_ADCCSR_CLKGT_WIDTH (1)
                            10054 ; 1125 |
                            10055 ; 1126 |#define HW_ADCCSR_TXEN_SETMASK 1<<HW_ADCCSR_TXEN_BITPOS
                            10056 ; 1127 |#define HW_ADCCSR_TXIEN_SETMASK 1<<HW_ADCCSR_TXIEN_BITPOS
                            10057 ; 1128 |#define HW_ADCCSR_TXI_SETMASK 1<<HW_ADCCSR_TXI_BITPOS
                            10058 ; 1129 |#define HW_ADCCSR_TXEXC_SETMASK 1<<HW_ADCCSR_TXEXC_BITPOS
                            10059 ; 1130 |#define HW_ADCCSR_LPBK_SETMASK 1<<HW_ADCCSR_LPBK_BITPOS
                            10060 ; 1131 |#define HW_ADCCSR_DMASEL_SETMASK (((1<<HW_ADCCSR_DMASEL_WIDTH)-1)<<HW_ADCCSR_DMASEL_BITPOS)        
                            10061 ; 1132 |#define HW_ADCCSR_LPFMODE_SETMASK (((1<<HW_ADCCSR_LPFMODE_WIDTH)-1)<<HW_ADCCSR_LPFMODE_BITPOS)        
                            10062 ; 1133 |#define HW_ADCCSR_CLKGT_SETMASK 1<<HW_ADCCSR_CLKGT_BITPOS
                            10063 ; 1134 |
                            10064 ; 1135 |#define HW_ADCCSR_TXEN_CLRMASK ~(WORD)HW_ADCCSR_TXEN_SETMASK
                            10065 ; 1136 |#define HW_ADCCSR_TXIEN_CLRMASK ~(WORD)HW_ADCCSR_TXIEN_SETMASK
                            10066 ; 1137 |#define HW_ADCCSR_TXI_CLRMASK ~(WORD)HW_ADCCSR_TXI_SETMASK
                            10067 ; 1138 |#define HW_ADCCSR_TXEXC_CLRMASK ~(WORD)HW_ADCCSR_TXEXC_SETMASK
                            10068 ; 1139 |#define HW_ADCCSR_LPBK_CLRMASK ~(WORD)HW_ADCCSR_LPBK_SETMASK
                            10069 ; 1140 |#define HW_ADCCSR_DMASEL_CLRMASK ~(WORD)HW_ADCCSR_DMASEL_SETMASK
                            10070 ; 1141 |#define HW_ADCCSR_LPFMODE_CLRMASK ~(WORD)HW_ADCCSR_LPFMODE_SETMASK
                            10071 ; 1142 |#define HW_ADCCSR_CLKGT_CLRMASK ~(WORD)HW_ADCCSR_CLKGT_SETMASK
                            10072 ; 1143 |
                            10073 ; 1144 |typedef union               
                            10074 ; 1145 |{
                            10075 ; 1146 |    struct {
                            10076 ; 1147 |        int TXEN                        : HW_ADCCSR_TXEN_WIDTH;
                            10077 ; 1148 |        int TXIEN                       : HW_ADCCSR_TXIEN_WIDTH;
                            10078 ; 1149 |        int TXI                         : HW_ADCCSR_TXI_WIDTH;
                            10079 ; 1150 |        int TXEXC                       : HW_ADCCSR_TXEXC_WIDTH;
                            10080 ; 1151 |        int LPBK                        : HW_ADCCSR_LPBK_WIDTH;
                            10081 ; 1152 |        int RSVD1                       : HW_ADCCSR_RSVD1_WIDTH;
                            10082 ; 1153 |        int DMASEL                      : HW_ADCCSR_DMASEL_WIDTH;
                            10083 ; 1154 |        int LPFMODE                     : HW_ADCCSR_LPFMODE_WIDTH;
                            10084 ; 1155 |        int RSVD2                       : HW_ADCCSR_RSVD2_WIDTH;
                            10085 ; 1156 |        int CLKGT                       : HW_ADCCSR_CLKGT_WIDTH;
                            10086 ; 1157 |    } B;
                            10087 ; 1158 |    int I;
                            10088 ; 1159 |    unsigned int U;
                            10089 ; 1160 |} adc_csr_type;
                            10090 ; 1161 |#define HW_ADCCSR (*(volatile adc_csr_type _X*) (HW_ADC_BASEADDR+0))
                            10091 ; 1162 |
                            10092 ; 1163 |
                            10093 ; 1164 |/////////////////////////////////////////////////////////////////////////////////
                            10094 ; 1165 |//  ADC Word Count Register (HW_ADCWCR) Bit Definitions
                            10095 ; 1166 |#define HW_ADCWCR_WCR_BITPOS 0
                            10096 ; 1167 |
                            10097 ; 1168 |#define HW_ADCWCR_WCR_WIDTH (10)
                            10098 ; 1169 |#define HW_ADCWCR_RSVD_WIDTH (14)
                            10099 ; 1170 |
                            10100 ; 1171 |#define HW_ADCWCR_WCR_SETMASK (((1<<HW_ADCWCR_WCR_WIDTH)-1)<<HW_ADCWCR_WCR_BITPOS)        
                            10101 ; 1172 |
                            10102 ; 1173 |#define HW_ADCWCR_WCR_CLRMASK ~(WORD)HW_ADCWCR_WCR_SETMASK
                            10103 ; 1174 |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  41

M:ADDR CODE           CYCLES LINE SOURCELINE
                            10104 ; 1175 |typedef union               
                            10105 ; 1176 |{
                            10106 ; 1177 |    struct {
                            10107 ; 1178 |        int WCR                         : HW_ADCWCR_WCR_WIDTH;
                            10108 ; 1179 |        int RSVD                        : HW_ADCWCR_RSVD_WIDTH;
                            10109 ; 1180 |    } B;
                            10110 ; 1181 |    int I;
                            10111 ; 1182 |    unsigned int U;
                            10112 ; 1183 |} adc_wcr_type;
                            10113 ; 1184 |#define HW_ADCWCR (*(volatile adc_wcr_type _X*) (HW_ADC_BASEADDR+2))
                            10114 ; 1185 |
                            10115 ; 1186 |
                            10116 ; 1187 |
                            10117 ; 1188 |/////////////////////////////////////////////////////////////////////////////////
                            10118 ; 1189 |//   ADC Base Address Register (HW_ADCBAR) Bit Definitions
                            10119 ; 1190 |#define HW_ADCBAR_BAR_BITPOS 0
                            10120 ; 1191 |#define HW_ADCBAR_BAR_WIDTH (16)
                            10121 ; 1192 |#define HW_ADCBAR_RSVD_WIDTH (8)
                            10122 ; 1193 |
                            10123 ; 1194 |//HW_ADCBAR_BAR_SETMASK                   equ     $FFFF<<HW_ADCBAR_BAR_BITPOS
                            10124 ; 1195 |#define HW_ADCBAR_BAR_SETMASK (((1<<HW_ADCBAR_BAR_WIDTH)-1)<<HW_ADCBAR_BAR_BITPOS)        
                            10125 ; 1196 |
                            10126 ; 1197 |#define HW_ADCBAR_BAR_CLRMASK ~(WORD)HW_ADCBAR_BAR_SETMASK
                            10127 ; 1198 |
                            10128 ; 1199 |typedef union               
                            10129 ; 1200 |{
                            10130 ; 1201 |    struct {
                            10131 ; 1202 |        int BAR                        : HW_ADCBAR_BAR_WIDTH;
                            10132 ; 1203 |        int RSVD                       : HW_ADCBAR_RSVD_WIDTH;
                            10133 ; 1204 |    } B;
                            10134 ; 1205 |    int I;
                            10135 ; 1206 |    unsigned int U;
                            10136 ; 1207 |} adc_bar_type;
                            10137 ; 1208 |#define HW_ADCBAR (*(volatile adc_bar_type _X*) (HW_ADC_BASEADDR+5))
                            10138 ; 1209 |
                            10139 ; 1210 |
                            10140 ; 1211 |
                            10141 ; 1212 |
                            10142 ; 1213 |
                            10143 ; 1214 |/////////////////////////////////////////////////////////////////////////////////
                            10144 ; 1215 |//  DAC Current Position Register (HW_ADCCPR) Bit Definitions
                            10145 ; 1216 |#define HW_ADCCPR_CPR_BITPOS 0
                            10146 ; 1217 |
                            10147 ; 1218 |#define HW_ADCCPR_CPR_WIDTH (10)
                            10148 ; 1219 |#define HW_ADCCPR_RSVD_WIDTH (14)
                            10149 ; 1220 |
                            10150 ; 1221 |#define HW_ADCCPR_CPR_SETMASK (((1<<HW_ADCCPR_CPR_WIDTH)-1)<<HW_ADCCPR_CPR_BITPOS)        
                            10151 ; 1222 |
                            10152 ; 1223 |#define HW_ADCCPR_CPR_CLRMASK ~(WORD)HW_ADCCPR_CPR_SETMASK
                            10153 ; 1224 |
                            10154 ; 1225 |typedef union               
                            10155 ; 1226 |{
                            10156 ; 1227 |    struct {
                            10157 ; 1228 |        int CPR                         : HW_ADCCPR_CPR_WIDTH;
                            10158 ; 1229 |        int RSVD                        : HW_ADCCPR_RSVD_WIDTH;
                            10159 ; 1230 |    } B;
                            10160 ; 1231 |    int I;
                            10161 ; 1232 |    unsigned int U;
                            10162 ; 1233 |} adc_cpr_type;
                            10163 ; 1234 |#define HW_ADCCPR (*(volatile adc_cpr_type _X*) (HW_ADC_BASEADDR+3))
                            10164 ; 1235 |
                            10165 ; 1236 |
                            10166 ; 1237 |/////////////////////////////////////////////////////////////////////////////////
                            10167 ; 1238 |//  ADC Modulo Register (HW_ADCMR) Bit Definitions
                            10168 ; 1239 |#define HW_ADCMR_MR_BITPOS 0
                            10169 ; 1240 |#define HW_ADCMR_MR_WIDTH (10)
                            10170 ; 1241 |#define HW_ADCMR_RSVD_WIDTH (14)
                            10171 ; 1242 |
                            10172 ; 1243 |//HW_ADCMR_MR_SETMASK                     equ     $3FF<<HW_ADCMR_MR_BITPOS
                            10173 ; 1244 |#define HW_ADCMR_MR_SETMASK (((1<<HW_ADCMR_MR_WIDTH)-1)<<HW_ADCMR_MR_BITPOS)        
                            10174 ; 1245 |
                            10175 ; 1246 |#define HW_ADCMR_MR_CLRMASK ~(WORD)HW_ADCMR_MR_SETMASK
                            10176 ; 1247 |
                            10177 ; 1248 |typedef union               
                            10178 ; 1249 |{
                            10179 ; 1250 |    struct {
                            10180 ; 1251 |        int MR                         : HW_ADCMR_MR_WIDTH;
                            10181 ; 1252 |        int RSVD                       : HW_ADCMR_RSVD_WIDTH;
                            10182 ; 1253 |    } B;
                            10183 ; 1254 |    int I;
                            10184 ; 1255 |    unsigned int U;
                            10185 ; 1256 |} adc_mr_type;
                            10186 ; 1257 |#define HW_ADCMR (*(volatile adc_mr_type _X*) (HW_ADC_BASEADDR+4))
                            10187 ; 1258 |
                            10188 ; 1259 |/////////////////////////////////////////////////////////////////////////////////
                            10189 ; 1260 |//  ADC Sample Rate Register (HW_ADCSRR) Bit Definitions
                            10190 ; 1261 |#define HW_ADCSRR_SR_BITPOS 0
                            10191 ; 1262 |
                            10192 ; 1263 |#define HW_ADCSRR_SR_WIDTH (23)
                            10193 ; 1264 |#define HW_ADCSRR_RSVD_WIDTH (1)
                            10194 ; 1265 |
                            10195 ; 1266 |//HW_ADCSRR_SR_SETMASK                    equ     $FFFFFF<<HW_ADCSRR_SR_BITPOS
                            10196 ; 1267 |#define HW_ADCSRR_SR_SETMASK (((1<<HW_ADCSRR_SR_WIDTH)-1)<<HW_ADCSRR_SR_BITPOS)        
                            10197 ; 1268 |
                            10198 ; 1269 |#define HW_ADCSRR_SR_CLRMASK ~(WORD)HW_ADCSRR_SR_SETMASK
                            10199 ; 1270 |
                            10200 ; 1271 |typedef union               
                            10201 ; 1272 |{
                            10202 ; 1273 |    struct {
                            10203 ; 1274 |        int SR                          : HW_ADCSRR_SR_WIDTH;
                            10204 ; 1275 |        int RSVD                        : HW_ADCSRR_RSVD_WIDTH;
                            10205 ; 1276 |    } B;
                            10206 ; 1277 |    int I;
                            10207 ; 1278 |    unsigned int U;
                            10208 ; 1279 |} adc_srr_type;
                            10209 ; 1280 |#define HW_ADCSRR (*(volatile adc_srr_type _X*) (HW_ADC_BASEADDR+1))
                            10210 ; 1281 |
                            10211 ; 1282 |/////////////////////////////////////////////////////////////////////////////////
                            10212 ; 1283 |//  ADC Interrupt Control Register (HW_ADCICR) Bit Definitions
                            10213 ; 1284 |#define HW_ADCICR_IPT_BITPOS 0
                            10214 ; 1285 |
                            10215 ; 1286 |#define HW_ADCICR_IPT_WIDTH (10)
                            10216 ; 1287 |#define HW_ADCICR_RSVD_WIDTH (12)
                            10217 ; 1288 |
                            10218 ; 1289 |#define HW_ADCICR_IPT_SETMASK (((1<<HW_ADCICR_IPT_WIDTH)-1)<<HW_ADCICR_IPT_BITPOS)        
                            10219 ; 1290 |
                            10220 ; 1291 |#define HW_ADCICR_IPT_CLRMASK ~(WORD)HW_ADCICR_IPT_SETMASK
                            10221 ; 1292 |
                            10222 ; 1293 |typedef union               
                            10223 ; 1294 |{
                            10224 ; 1295 |    struct {
                            10225 ; 1296 |        int IPT                         : HW_ADCICR_IPT_WIDTH;
                            10226 ; 1297 |        int RSVD                        : HW_ADCICR_RSVD_WIDTH;
                            10227 ; 1298 |    } B;
                            10228 ; 1299 |    int I;
                            10229 ; 1300 |    unsigned int U;
                            10230 ; 1301 |} adc_icr_type;
                            10231 ; 1302 |#define HW_ADCICR (*(volatile adc_icr_type _X*) (HW_ADC_BASEADDR+6))
                            10232 ; 1303 |
                            10233 ; 1304 |//*********************  REGISTER ALIAS DEFINES TO MATCH LEGACY CODE *******************************
                            10234 ; 1305 |// The following defines were added to match regs3410.inc definition to build SDK2XXX code without needing 
                            10235 ; 1306 |// to update the actual files. Only the defines needed to build SDK2.400 were added.
                            10236 ; 1307 |
                            10237 ; 1308 |#define HW_MIXTBR_PW_ADC_RIGHT_CH_BITPOS 16
                            10238 ; 1309 |
                            10239 ; 1310 |#define HW_MIXLINE1INVR_GN_ZERO_SETMASK 0x808
                            10240 ; 1311 |
                            10241 ; 1312 |#endif
                            10242 ; 1313 |
                            10243 
                            10245 
                            10246 ; 20   |#include "regsdcdc.h"
                            10247 
                            10249 
                            10250 ; 1    |#if !(defined(regsdcdcinc))
                            10251 ; 2    |
                            10252 ; 3    |#define regssysteminc 1
                            10253 ; 4    |
                            10254 ; 5    |
                            10255 ; 6    |
                            10256 ; 7    |#include "types.h"
                            10257 
                            10259 
                            10260 ; 1    |////////////////////////////////////////////////////////////////////////////////
                            10261 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                            10262 ; 3    |//
                            10263 ; 4    |// Filename: types.h
                            10264 ; 5    |// Description: Standard data types
                            10265 ; 6    |////////////////////////////////////////////////////////////////////////////////
                            10266 ; 7    |
                            10267 ; 8    |#ifndef _TYPES_H
                            10268 ; 9    |#define _TYPES_H
                            10269 ; 10   |
                            10270 ; 11   |// TODO:  move this outta here!
                            10271 ; 12   |#if !defined(NOERROR)
                            10272 ; 13   |#define NOERROR 0
                            10273 ; 14   |#define SUCCESS 0
                            10274 ; 15   |#endif 
                            10275 ; 16   |#if !defined(SUCCESS)
                            10276 ; 17   |#define SUCCESS  0
                            10277 ; 18   |#endif
                            10278 ; 19   |#if !defined(ERROR)
                            10279 ; 20   |#define ERROR   -1
                            10280 ; 21   |#endif
                            10281 ; 22   |#if !defined(FALSE)
                            10282 ; 23   |#define FALSE 0
                            10283 ; 24   |#endif
                            10284 ; 25   |#if !defined(TRUE)
                            10285 ; 26   |#define TRUE  1
                            10286 ; 27   |#endif
                            10287 ; 28   |
                            10288 ; 29   |#if !defined(NULL)
                            10289 ; 30   |#define NULL 0
                            10290 ; 31   |#endif
                            10291 ; 32   |
                            10292 ; 33   |#define MAX_INT     0x7FFFFF
                            10293 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                            10294 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                            10295 ; 36   |#define MAX_ULONG   (-1) 
                            10296 ; 37   |
                            10297 ; 38   |#define WORD_SIZE   24              // word size in bits
                            10298 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                            10299 ; 40   |
                            10300 ; 41   |
                            10301 ; 42   |#define BYTE    unsigned char       // btVarName
                            10302 ; 43   |#define CHAR    signed char         // cVarName
                            10303 ; 44   |#define USHORT  unsigned short      // usVarName
                            10304 ; 45   |#define SHORT   unsigned short      // sVarName
                            10305 ; 46   |#define WORD    unsigned int        // wVarName
                            10306 ; 47   |#define INT     signed int          // iVarName
                            10307 ; 48   |#define DWORD   unsigned long       // dwVarName
                            10308 ; 49   |#define LONG    signed long         // lVarName
                            10309 ; 50   |#define BOOL    unsigned int        // bVarName
                            10310 ; 51   |#define FRACT   _fract              // frVarName
                            10311 ; 52   |#define LFRACT  long _fract         // lfrVarName
                            10312 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                            10313 ; 54   |#define FLOAT   float               // fVarName
                            10314 ; 55   |#define DBL     double              // dVarName
                            10315 ; 56   |#define ENUM    enum                // eVarName
                            10316 ; 57   |#define CMX     _complex            // cmxVarName
                            10317 ; 58   |typedef WORD UCS3;                   // 
                            10318 ; 59   |
                            10319 ; 60   |#define UINT16  unsigned short
                            10320 ; 61   |#define UINT8   unsigned char   
                            10321 ; 62   |#define UINT32  unsigned long
                            10322 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port exisiting code to only use 48 bit
                            10323 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port exisiting code to only use 48 bit
                            10324 ; 65   |#define WCHAR   UINT16
                            10325 ; 66   |
                            10326 ; 67   |//UINT128 is 16 bytes or 6 words
                            10327 ; 68   |typedef struct UINT128_3500 {   
                            10328 ; 69   |    int val[6];     
                            10329 ; 70   |} UINT128_3500;
                            10330 ; 71   |
                            10331 ; 72   |#define UINT128   UINT128_3500
                            10332 ; 73   |
                            10333 ; 74   |// Little endian word packed byte strings:   
                            10334 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            10335 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            10336 ; 77   |// Little endian word packed byte strings:   
                            10337 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            10338 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            10339 ; 80   |
                            10340 ; 81   |// Declare Memory Spaces To Use When Coding
                            10341 ; 82   |// A. Sector Buffers
                            10342 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                            10343 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                            10344 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                            10345 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                            10346 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                            10347 ; 88   |// B. Media DDI Memory
                            10348 ; 89   |#define MEDIA_DDI_MEM _Y
                            10349 ; 90   |
                            10350 ; 91   |
                            10351 ; 92   |
                            10352 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                            10353 ; 94   |// Examples of circular pointers:
                            10354 ; 95   |//    INT CIRC cpiVarName
                            10355 ; 96   |//    DWORD CIRC cpdwVarName
                            10356 ; 97   |
                            10357 ; 98   |#define RETCODE INT                 // rcVarName
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  42

M:ADDR CODE           CYCLES LINE SOURCELINE
                            10358 ; 99   |
                            10359 ; 100  |// generic bitfield structure
                            10360 ; 101  |struct Bitfield {
                            10361 ; 102  |    unsigned int B0  :1;
                            10362 ; 103  |    unsigned int B1  :1;
                            10363 ; 104  |    unsigned int B2  :1;
                            10364 ; 105  |    unsigned int B3  :1;
                            10365 ; 106  |    unsigned int B4  :1;
                            10366 ; 107  |    unsigned int B5  :1;
                            10367 ; 108  |    unsigned int B6  :1;
                            10368 ; 109  |    unsigned int B7  :1;
                            10369 ; 110  |    unsigned int B8  :1;
                            10370 ; 111  |    unsigned int B9  :1;
                            10371 ; 112  |    unsigned int B10 :1;
                            10372 ; 113  |    unsigned int B11 :1;
                            10373 ; 114  |    unsigned int B12 :1;
                            10374 ; 115  |    unsigned int B13 :1;
                            10375 ; 116  |    unsigned int B14 :1;
                            10376 ; 117  |    unsigned int B15 :1;
                            10377 ; 118  |    unsigned int B16 :1;
                            10378 ; 119  |    unsigned int B17 :1;
                            10379 ; 120  |    unsigned int B18 :1;
                            10380 ; 121  |    unsigned int B19 :1;
                            10381 ; 122  |    unsigned int B20 :1;
                            10382 ; 123  |    unsigned int B21 :1;
                            10383 ; 124  |    unsigned int B22 :1;
                            10384 ; 125  |    unsigned int B23 :1;
                            10385 ; 126  |};
                            10386 ; 127  |
                            10387 ; 128  |union BitInt {
                            10388 ; 129  |        struct Bitfield B;
                            10389 ; 130  |        int        I;
                            10390 ; 131  |};
                            10391 ; 132  |
                            10392 ; 133  |#define MAX_MSG_LENGTH 10
                            10393 ; 134  |struct CMessage
                            10394 ; 135  |{
                            10395 ; 136  |        unsigned int m_uLength;
                            10396 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                            10397 ; 138  |};
                            10398 ; 139  |
                            10399 ; 140  |typedef struct {
                            10400 ; 141  |    WORD m_wLength;
                            10401 ; 142  |    WORD m_wMessage;
                            10402 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                            10403 ; 144  |} Message;
                            10404 ; 145  |
                            10405 ; 146  |struct MessageQueueDescriptor
                            10406 ; 147  |{
                            10407 ; 148  |        int *m_pBase;
                            10408 ; 149  |        int m_iModulo;
                            10409 ; 150  |        int m_iSize;
                            10410 ; 151  |        int *m_pHead;
                            10411 ; 152  |        int *m_pTail;
                            10412 ; 153  |};
                            10413 ; 154  |
                            10414 ; 155  |struct ModuleEntry
                            10415 ; 156  |{
                            10416 ; 157  |    int m_iSignaledEventMask;
                            10417 ; 158  |    int m_iWaitEventMask;
                            10418 ; 159  |    int m_iResourceOfCode;
                            10419 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                            10420 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescriptor *);
                            10421 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                            10422 ; 163  |    int m_uTimeOutHigh;
                            10423 ; 164  |    int m_uTimeOutLow;
                            10424 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                            10425 ; 166  |};
                            10426 ; 167  |
                            10427 ; 168  |union WaitMask{
                            10428 ; 169  |    struct B{
                            10429 ; 170  |        unsigned int m_bNone     :1;
                            10430 ; 171  |        unsigned int m_bMessage  :1;
                            10431 ; 172  |        unsigned int m_bTimer    :1;
                            10432 ; 173  |        unsigned int m_bButton   :1;
                            10433 ; 174  |    } B;
                            10434 ; 175  |    int I;
                            10435 ; 176  |} ;
                            10436 ; 177  |
                            10437 ; 178  |
                            10438 ; 179  |struct Button {
                            10439 ; 180  |        WORD wButtonEvent;
                            10440 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                            10441 ; 182  |};
                            10442 ; 183  |
                            10443 ; 184  |struct Message {
                            10444 ; 185  |        WORD wMsgLength;
                            10445 ; 186  |        WORD wMsgCommand;
                            10446 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                            10447 ; 188  |};
                            10448 ; 189  |
                            10449 ; 190  |union EventTypes {
                            10450 ; 191  |        struct CMessage msg;
                            10451 ; 192  |        struct Button Button ;
                            10452 ; 193  |        struct Message Message;
                            10453 ; 194  |};
                            10454 ; 195  |
                            10455 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                            10456 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                            10457 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                            10458 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                            10459 ; 200  |
                            10460 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                            10461 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                            10462 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                            10463 ; 204  |
                            10464 ; 205  |#if DEBUG
                            10465 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                            10466 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                            10467 ; 208  |#else 
                            10468 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rather than halt or reset. 
                            10469 ; 210  |#define DebugBuildAssert(x)    
                            10470 ; 211  |#endif
                            10471 ; 212  |
                            10472 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                            10473 ; 214  |//  #pragma asm
                            10474 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                            10475 ; 216  |//  #pragma endasm
                            10476 ; 217  |
                            10477 ; 218  |
                            10478 ; 219  |#ifdef COLOR_262K
                            10479 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b)) >> 2)    //262k
                            10480 ; 221  |#elif defined(COLOR_65K)
                            10481 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)) >> 3)  //65k
                            10482 ; 223  |#else
                            10483 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >> 4)
                            10484 ; 225  |#endif
                            10485 ; 226  |    
                            10486 ; 227  |#endif // #ifndef _TYPES_H
                            10487 
                            10489 
                            10490 ; 8    |
                            10491 ; 9    |
                            10492 ; 10   |
                            10493 ; 11   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            10494 ; 12   |
                            10495 ; 13   |//   SYSTEM STMP Registers 
                            10496 ; 14   |//      Last Edited 2.19.2003 M. May
                            10497 ; 15   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            10498 ; 16   |
                            10499 ; 17   |#define HW_DCDC_BASEADDR (0xFA0C)
                            10500 ; 18   |
                            10501 ; 19   |
                            10502 ; 20   |
                            10503 ; 21   |
                            10504 ; 22   |
                            10505 ; 23   |
                            10506 ; 24   |/////////////////////////////////////////////////////////////////////////////////
                            10507 ; 25   |
                            10508 ; 26   |//  DcDc#1 Control Register (HW_DCDC1_CTRL0) Bit Definitions
                            10509 ; 27   |
                            10510 ; 28   |#define HW_DCDC1_CTRL0_PLEVBU_WIDTH (5)
                            10511 ; 29   |#define HW_DCDC1_CTRL0_RSVD0_WIDTH (3)
                            10512 ; 30   |#define HW_DCDC1_CTRL0_PLEVBO_WIDTH (5)
                            10513 ; 31   |#define HW_DCDC1_CTRL0_RSVD1_WIDTH (3)
                            10514 ; 32   |#define HW_DCDC1_CTRL0_NLEV_WIDTH (5)
                            10515 ; 33   |
                            10516 ; 34   |#define HW_DCDC1_CTRL0_RSVD2_WIDTH (3)
                            10517 ; 35   |
                            10518 ; 36   |
                            10519 ; 37   |
                            10520 ; 38   |#define HW_DCDC1_CTRL0_PLEVBU_BITPOS (0)
                            10521 ; 39   |#define HW_DCDC1_CTRL0_PLEVBO_BITPOS (8)
                            10522 ; 40   |#define HW_DCDC1_CTRL0_NLEV_BITPOS (16)
                            10523 ; 41   |
                            10524 ; 42   |
                            10525 ; 43   |
                            10526 ; 44   |#define HW_DCDC1_CTRL0_PLEVBU_SETMASK (((1<<HW_DCDC1_CTRL0_PLEVBU_WIDTH)-1)<<HW_DCDC1_CTRL0_PLEVBU_BITPOS)        
                            10527 ; 45   |#define HW_DCDC1_CTRL0_PLEVBO_SETMASK (((1<<HW_DCDC1_CTRL0_PLEVBO_WIDTH)-1)<<HW_DCDC1_CTRL0_PLEVBO_BITPOS) 
                            10528 ; 46   |#define HW_DCDC1_CTRL0_NLEV_SETMASK (((1<<HW_DCDC1_CTRL0_NLEV_WIDTH)-1)<<HW_DCDC1_CTRL0_NLEV_BITPOS)  
                            10529 ; 47   |
                            10530 ; 48   |
                            10531 ; 49   |
                            10532 ; 50   |#define HW_DCDC1_CTRL0_PLEVBU_CLRMASK (~(WORD)HW_DCDC1_CTRL0_PLEVBU_SETMASK)     
                            10533 ; 51   |#define HW_DCDC1_CTRL0_PLEVBO_CLRMASK (~(WORD)HW_DCDC1_CTRL0_PLEVBO_SETMASK) 
                            10534 ; 52   |#define HW_DCDC1_CTRL0_NLEV_CLRMASK (~(WORD)HW_DCDC1_CTRL0_NLEV_SETMASK)  
                            10535 ; 53   |
                            10536 ; 54   |
                            10537 ; 55   |
                            10538 ; 56   |
                            10539 ; 57   |
                            10540 ; 58   |typedef union               
                            10541 ; 59   |{
                            10542 ; 60   |    struct {
                            10543 ; 61   |        unsigned int PLEVBU           : HW_DCDC1_CTRL0_PLEVBU_WIDTH;
                            10544 ; 62   |        unsigned int RSVD0            : HW_DCDC1_CTRL0_RSVD0_WIDTH;
                            10545 ; 63   |        unsigned int PLEVBO           : HW_DCDC1_CTRL0_PLEVBO_WIDTH;
                            10546 ; 64   |        unsigned int RSVD1            : HW_DCDC1_CTRL0_RSVD1_WIDTH;
                            10547 ; 65   |        unsigned int NLEV             : HW_DCDC1_CTRL0_NLEV_WIDTH;
                            10548 ; 66   |        unsigned int RSVD2            : HW_DCDC1_CTRL0_RSVD2_WIDTH;
                            10549 ; 67   |    } B;
                            10550 ; 68   |    unsigned int I;
                            10551 ; 69   |} dcdc1_ctrl0_type;
                            10552 ; 70   |#define HW_DCDC1_CTRL0      (*(volatile dcdc1_ctrl0_type _X*) (HW_DCDC_BASEADDR))    /* DcDc#1 Limit Level Register */
                            10553 ; 71   |
                            10554 ; 72   |
                            10555 ; 73   |
                            10556 ; 74   |
                            10557 ; 75   |/////////////////////////////////////////////////////////////////////////////////
                            10558 ; 76   |
                            10559 ; 77   |//  DCDc#1 Control Register1 (HW_DCDC1_CTRL1) Bit Definitions
                            10560 ; 78   |
                            10561 ; 79   |#define HW_DCDC1_CTRL1_C_WIDTH (4)
                            10562 ; 80   |#define HW_DCDC1_CTRL1_R_WIDTH (4)
                            10563 ; 81   |#define HW_DCDC1_CTRL1_FFOR_WIDTH (3)
                            10564 ; 82   |#define HW_DCDC1_CTRL1_RSVD0_WIDTH (1)
                            10565 ; 83   |#define HW_DCDC1_CTRL1_PFMCTRL_WIDTH (12)
                            10566 ; 84   |
                            10567 ; 85   |
                            10568 ; 86   |
                            10569 ; 87   |#define HW_DCDC1_CTRL1_C_BITPOS (0)
                            10570 ; 88   |#define HW_DCDC1_CTRL1_R_BITPOS (4)
                            10571 ; 89   |#define HW_DCDC1_CTRL1_FFOR_BITPOS (8)
                            10572 ; 90   |#define HW_DCDC1_CTRL1_PFMCTRL_BITPOS (12) 
                            10573 ; 91   |
                            10574 ; 92   |#define HW_DCDC1_CTRL1_C_SETMASK (((1<<HW_DCDC1_CTRL1_C_WIDTH)-1)<<HW_DCDC1_CTRL1_C_BITPOS)        
                            10575 ; 93   |#define HW_DCDC1_CTRL1_R_SETMASK (((1<<HW_DCDC1_CTRL1_R_WIDTH)-1)<<HW_DCDC1_CTRL1_R_BITPOS) 
                            10576 ; 94   |#define HW_DCDC1_CTRL1_FFOR_SETMASK (((1<<HW_DCDC1_CTRL1_FFOR_WIDTH)-1)<<HW_DCDC1_CTRL1_FFOR_BITPOS)  
                            10577 ; 95   |#define HW_DCDC1_CTRL1_PFMCTRL_SETMASK (((1<<HW_DCDC1_CTRL1_PFMCTRL_WIDTH)-1)<<HW_DCDC1_CTRL1_PFMCTRL_BITPOS)   
                            10578 ; 96   |
                            10579 ; 97   |#define HW_DCDC1_CTRL1_C_CLRMASK (~(WORD)HW_DCDC1_CTRL1_C_SETMASK)     
                            10580 ; 98   |#define HW_DCDC1_CTRL1_R_CLRMASK (~(WORD)HW_DCDC1_CTRL1_R_SETMASK) 
                            10581 ; 99   |#define HW_DCDC1_CTRL1_FFOR_CLRMASK (~(WORD)HW_DCDC1_CTRL1_FFOR_SETMASK)  
                            10582 ; 100  |#define HW_DCDC1_CTRL1_PFMCTRL_CLRMASK (~(WORD)HW_DCDC1_CTRL1_PFMCTRL_SETMASK)  
                            10583 ; 101  |
                            10584 ; 102  |
                            10585 ; 103  |typedef union               
                            10586 ; 104  |{
                            10587 ; 105  |    struct {
                            10588 ; 106  |        unsigned int C       : HW_DCDC1_CTRL1_C_WIDTH;
                            10589 ; 107  |        unsigned int R                : HW_DCDC1_CTRL1_R_WIDTH;
                            10590 ; 108  |        unsigned int FFOR             : HW_DCDC1_CTRL1_FFOR_WIDTH;
                            10591 ; 109  |        unsigned int RSVD0            : HW_DCDC1_CTRL1_RSVD0_WIDTH;
                            10592 ; 110  |        unsigned int PFMCTRL          : HW_DCDC1_CTRL1_FFOR_WIDTH;
                            10593 ; 111  |    } B;
                            10594 ; 112  |    unsigned int I;
                            10595 ; 113  |} dcdc1_ctrl1_type;
                            10596 ; 114  |#define HW_DCDC1_CTRL1      (*(volatile dcdc1_ctrl1_type _X*) (HW_DCDC_BASEADDR+1))    /* DcDc#1 Ctrl #1 Register */
                            10597 ; 115  |
                            10598 ; 116  |
                            10599 ; 117  |
                            10600 ; 118  |
                            10601 ; 119  |/////////////////////////////////////////////////////////////////////////////////
                            10602 ; 120  |
                            10603 ; 121  |//  DcDc VDDIO Register (HW_DCDC_VDDIO) Bit Definitions
                            10604 ; 122  |
                            10605 ; 123  |#define HW_DCDC_VDDIO_VOLTAGE_LEVEL_WIDTH (5)
                            10606 ; 124  |#define HW_DCDC_VDDIO_RSVD0_WIDTH (3)
                            10607 ; 125  |#define HW_DCDC_VDDIO_BROWNOUT_LEVEL_WIDTH (5)
                            10608 ; 126  |#define HW_DCDC_VDDIO_RSVD1_WIDTH (3)
                            10609 ; 127  |#define HW_DCDC_VDDIO_BROWNOUT_ENABLE_WIDTH (1)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  43

M:ADDR CODE           CYCLES LINE SOURCELINE
                            10610 ; 128  |#define HW_DCDC_VDDIO_RSVD2_WIDTH (3)
                            10611 ; 129  |#define HW_DCDC_VDDIO_BROWNOUT_STATUS_WIDTH (1)
                            10612 ; 130  |#define HW_DCDC_VDDIO_OK_WIDTH (1)
                            10613 ; 131  |#define HW_DCDC_VDDIO_RSVD3_WIDTH (2)
                            10614 ; 132  |
                            10615 ; 133  |
                            10616 ; 134  |
                            10617 ; 135  |#define HW_DCDC_VDDIO_VOLTAGE_LEVEL_BITPOS (0)
                            10618 ; 136  |#define HW_DCDC_VDDIO_BROWNOUT_LEVEL_BITPOS (8)
                            10619 ; 137  |#define HW_DCDC_VDDIO_BROWNOUT_ENABLE_BITPOS (16)
                            10620 ; 138  |#define HW_DCDC_VDDIO_BROWNOUT_STATUS_BITPOS (20)
                            10621 ; 139  |#define HW_DCDC_VDDIO_OK_BITPOS (21)
                            10622 ; 140  |
                            10623 ; 141  |
                            10624 ; 142  |#define HW_DCDC_VDDIO_VOLTAGE_LEVEL_SETMASK (((1<<HW_DCDC_VDDIO_VOLTAGE_LEVEL_WIDTH)-1)<<HW_DCDC_VDDIO_VOLTAGE_LEVEL_BITPOS)        
                            10625 ; 143  |#define HW_DCDC_VDDIO_BROWNOUT_LEVEL_SETMASK (((1<<HW_DCDC_VDDIO_BROWNOUT_LEVEL_WIDTH)-1)<<HW_DCDC_VDDIO_BROWNOUT_LEVEL_BITPOS) 
                            10626 ; 144  |#define HW_DCDC_VDDIO_BROWNOUT_ENABLE_SETMASK (((1<<HW_DCDC_VDDIO_BROWNOUT_ENABLE_WIDTH)-1)<<HW_DCDC_VDDIO_BROWNOUT_ENABLE_BITPOS)  
                            10627 ; 145  |#define HW_DCDC_VDDIO_BROWNOUT_STATUS_SETMASK (((1<<HW_DCDC_VDDIO_BROWNOUT_STATUS_WIDTH)-1)<<HW_DCDC_VDDIO_BROWNOUT_STATUS_BITPOS)  
                            10628 ; 146  |
                            10629 ; 147  |
                            10630 ; 148  |
                            10631 ; 149  |#define HW_DCDC_VDDIO_VOLTAGE_LEVEL_CLRMASK (~(WORD)HW_DCDC_VDDIO_VOLTAGE_LEVEL_SETMASK)     
                            10632 ; 150  |#define HW_DCDC_VDDIO_BROWNOUT_LEVEL_CLRMASK (~(WORD)HW_DCDC_VDDIO_BROWNOUT_LEVEL_SETMASK) 
                            10633 ; 151  |#define HW_DCDC_VDDIO_BROWNOUT_ENABLE_CLRMASK (~(WORD)HW_DCDC_VDDIO_BROWNOUT_ENABLE_SETMASK)  
                            10634 ; 152  |#define HW_DCDC_VDDIO_BROWNOUT_STATUS_CLRMASK (~(WORD)HW_DCDC_VDDIO_BROWNOUT_STATUS_SETMASK)  
                            10635 ; 153  |
                            10636 ; 154  |
                            10637 ; 155  |typedef union               
                            10638 ; 156  |{
                            10639 ; 157  |    struct {
                            10640 ; 158  |        unsigned int VOLTAGE_LEVEL    : HW_DCDC_VDDIO_VOLTAGE_LEVEL_WIDTH;
                            10641 ; 159  |        unsigned int RSVD0            : HW_DCDC_VDDIO_RSVD0_WIDTH;
                            10642 ; 160  |        unsigned int BROWNOUT_LEVEL   : HW_DCDC_VDDIO_BROWNOUT_LEVEL_WIDTH;
                            10643 ; 161  |        unsigned int RSVD1            : HW_DCDC_VDDIO_RSVD1_WIDTH;
                            10644 ; 162  |        unsigned int BROWNOUT_ENABLE  : HW_DCDC_VDDIO_BROWNOUT_ENABLE_WIDTH;
                            10645 ; 163  |        unsigned int RSVD2            : HW_DCDC_VDDIO_RSVD2_WIDTH;
                            10646 ; 164  |        unsigned int BROWNOUT_STATUS  : HW_DCDC_VDDIO_BROWNOUT_STATUS_WIDTH;
                            10647 ; 165  |                 unsigned int VDDIO_OK        : HW_DCDC_VDDIO_OK_WIDTH;
                            10648 ; 166  |        unsigned int RSVD3            : HW_DCDC_VDDIO_RSVD3_WIDTH;
                            10649 ; 167  |    } B;
                            10650 ; 168  |    unsigned int I;
                            10651 ; 169  |} dcdc_vddio_type;
                            10652 ; 170  |#define HW_DCDC_VDDIO      (*(volatile dcdc_vddio_type _X*) (HW_DCDC_BASEADDR+2))    /* DcDc VDDIO Register */
                            10653 ; 171  |
                            10654 ; 172  |
                            10655 ; 173  |
                            10656 ; 174  |/////////////////////////////////////////////////////////////////////////////////
                            10657 ; 175  |//  DcDc VDDD Register (HW_DCDC_VDDD) Bit Definitions
                            10658 ; 176  |
                            10659 ; 177  |#define HW_DCDC_VDDD_VOLTAGE_LEVEL_WIDTH (5)
                            10660 ; 178  |#define HW_DCDC_VDDD_RSVD0_WIDTH (3)
                            10661 ; 179  |#define HW_DCDC_VDDD_BROWNOUT_LEVEL_WIDTH (5)
                            10662 ; 180  |#define HW_DCDC_VDDD_RSVD1_WIDTH (3)
                            10663 ; 181  |#define HW_DCDC_VDDD_BROWNOUT_ENABLE_WIDTH (1)
                            10664 ; 182  |#define HW_DCDC_VDDD_RSVD2_WIDTH (3)
                            10665 ; 183  |#define HW_DCDC_VDDD_BROWNOUT_STATUS_WIDTH (1)
                            10666 ; 184  |#define HW_DCDC_VDDD_OK_WIDTH (1)
                            10667 ; 185  |#define HW_DCDC_VDDD_RSVD3_WIDTH (2)
                            10668 ; 186  |
                            10669 ; 187  |#define HW_DCDC_VDDD_VOLTAGE_LEVEL_BITPOS (0)
                            10670 ; 188  |#define HW_DCDC_VDDD_BROWNOUT_LEVEL_BITPOS (8)
                            10671 ; 189  |#define HW_DCDC_VDDD_BROWNOUT_ENABLE_BITPOS (16)
                            10672 ; 190  |#define HW_DCDC_VDDD_BROWNOUT_STATUS_BITPOS (20)
                            10673 ; 191  |#define HW_DCDC_VDDD_OK_BITPOS (21)
                            10674 ; 192  |#define HW_DCDC_VDDD_VOLTAGE_LEVEL_SETMASK (((1<<HW_DCDC_VDDD_VOLTAGE_LEVEL_WIDTH)-1)<<HW_DCDC_VDDD_VOLTAGE_LEVEL_BITPOS)        
                            10675 ; 193  |#define HW_DCDC_VDDD_BROWNOUT_LEVEL_SETMASK (((1<<HW_DCDC_VDDD_BROWNOUT_LEVEL_WIDTH)-1)<<HW_DCDC_VDDD_BROWNOUT_LEVEL_BITPOS) 
                            10676 ; 194  |#define HW_DCDC_VDDD_BROWNOUT_ENABLE_SETMASK (((1<<HW_DCDC_VDDD_BROWNOUT_ENABLE_WIDTH)-1)<<HW_DCDC_VDDD_BROWNOUT_ENABLE_BITPOS)  
                            10677 ; 195  |#define HW_DCDC_VDDD_BROWNOUT_STATUS_SETMASK (((1<<HW_DCDC_VDDD_BROWNOUT_STATUS_WIDTH)-1)<<HW_DCDC_VDDD_BROWNOUT_STATUS_BITPOS)  
                            10678 ; 196  |
                            10679 ; 197  |#define HW_DCDC_VDDD_VOLTAGE_LEVEL_CLRMASK (~(WORD)HW_DCDC_VDDD_VOLTAGE_LEVEL_SETMASK)     
                            10680 ; 198  |#define HW_DCDC_VDDD_BROWNOUT_LEVEL_CLRMASK (~(WORD)HW_DCDC_VDDD_BROWNOUT_LEVEL_SETMASK) 
                            10681 ; 199  |#define HW_DCDC_VDDD_BROWNOUT_ENABLE_CLRMASK (~(WORD)HW_DCDC_VDDD_BROWNOUT_ENABLE_SETMASK)  
                            10682 ; 200  |#define HW_DCDC_VDDD_BROWNOUT_STATUS_CLRMASK (~(WORD)HW_DCDC_VDDD_BROWNOUT_STATUS_SETMASK)  
                            10683 ; 201  |
                            10684 ; 202  |typedef union               
                            10685 ; 203  |{
                            10686 ; 204  |    struct {
                            10687 ; 205  |        unsigned int VOLTAGE_LEVEL    : HW_DCDC_VDDD_VOLTAGE_LEVEL_WIDTH;
                            10688 ; 206  |        unsigned int RSVD0            : HW_DCDC_VDDD_RSVD0_WIDTH;
                            10689 ; 207  |        unsigned int BROWNOUT_LEVEL   : HW_DCDC_VDDD_BROWNOUT_LEVEL_WIDTH;
                            10690 ; 208  |        unsigned int RSVD1            : HW_DCDC_VDDD_RSVD1_WIDTH;
                            10691 ; 209  |        unsigned int BROWNOUT_ENABLE  : HW_DCDC_VDDD_BROWNOUT_ENABLE_WIDTH;
                            10692 ; 210  |        unsigned int RSVD2            : HW_DCDC_VDDD_RSVD2_WIDTH;
                            10693 ; 211  |        unsigned int BROWNOUT_STATUS  : HW_DCDC_VDDD_BROWNOUT_STATUS_WIDTH;
                            10694 ; 212  |                 unsigned int VDD_OK           : HW_DCDC_VDDD_OK_WIDTH;
                            10695 ; 213  |        unsigned int RSVD3            : HW_DCDC_VDDD_RSVD3_WIDTH;
                            10696 ; 214  |    } B;
                            10697 ; 215  |   unsigned int I;
                            10698 ; 216  |        unsigned U;
                            10699 ; 217  |} dcdc_vddd_type;
                            10700 ; 218  |#define HW_DCDC_VDDD      (*(volatile dcdc_vddd_type _X*) (HW_DCDC_BASEADDR+3))    /* DcDc VDDD Register */
                            10701 ; 219  |
                            10702 ; 220  |
                            10703 ; 221  |
                            10704 ; 222  |
                            10705 ; 223  |/////////////////////////////////////////////////////////////////////////////////
                            10706 ; 224  |
                            10707 ; 225  |//  DcDc Vdda Register (HW_DCDC_VDDA) Bit Definitions
                            10708 ; 226  |
                            10709 ; 227  |#define HW_DCDC_VDDA_VOLTAGE_LEVEL_WIDTH (5)
                            10710 ; 228  |#define HW_DCDC_VDDA_RSVD0_WIDTH (3)
                            10711 ; 229  |#define HW_DCDC_VDDA_BROWNOUT_LEVEL_WIDTH (5)
                            10712 ; 230  |#define HW_DCDC_VDDA_RSVD1_WIDTH (3)
                            10713 ; 231  |#define HW_DCDC_VDDA_BROWNOUT_ENABLE_WIDTH (1)
                            10714 ; 232  |#define HW_DCDC_VDDA_RSVD2_WIDTH (3)
                            10715 ; 233  |#define HW_DCDC_VDDA_BROWNOUT_STATUS_WIDTH (1)
                            10716 ; 234  |#define HW_DCDC_VDDA_OK_WIDTH (1)
                            10717 ; 235  |#define HW_DCDC_VDDA_RSVD3_WIDTH (2)
                            10718 ; 236  |
                            10719 ; 237  |
                            10720 ; 238  |
                            10721 ; 239  |#define HW_DCDC_VDDA_VOLTAGE_LEVEL_BITPOS (0)
                            10722 ; 240  |#define HW_DCDC_VDDA_BROWNOUT_LEVEL_BITPOS (8)
                            10723 ; 241  |#define HW_DCDC_VDDA_BROWNOUT_ENABLE_BITPOS (16)
                            10724 ; 242  |#define HW_DCDC_VDDA_BROWNOUT_STATUS_BITPOS (20)
                            10725 ; 243  |#define HW_DCDC_VDDA_OK_BITPOS (21)
                            10726 ; 244  |
                            10727 ; 245  |
                            10728 ; 246  |#define HW_DCDC_VDDA_VOLTAGE_LEVEL_SETMASK (((1<<HW_DCDC_VDDA_VOLTAGE_LEVEL_WIDTH)-1)<<HW_DCDC_VDDA_VOLTAGE_LEVEL_BITPOS)        
                            10729 ; 247  |#define HW_DCDC_VDDA_BROWNOUT_LEVEL_SETMASK (((1<<HW_DCDC_VDDA_BROWNOUT_LEVEL_WIDTH)-1)<<HW_DCDC_VDDA_BROWNOUT_LEVEL_BITPOS) 
                            10730 ; 248  |#define HW_DCDC_VDDA_BROWNOUT_ENABLE_SETMASK (((1<<HW_DCDC_VDDA_BROWNOUT_ENABLE_WIDTH)-1)<<HW_DCDC_VDDA_BROWNOUT_ENABLE_BITPOS)  
                            10731 ; 249  |#define HW_DCDC_VDDA_BROWNOUT_STATUS_SETMASK (((1<<HW_DCDC_VDDA_BROWNOUT_STATUS_WIDTH)-1)<<HW_DCDC_VDDA_BROWNOUT_STATUS_BITPOS)  
                            10732 ; 250  |
                            10733 ; 251  |
                            10734 ; 252  |
                            10735 ; 253  |#define HW_DCDC_VDDA_VOLTAGE_LEVEL_CLRMASK (~(WORD)HW_DCDC_VDDA_VOLTAGE_LEVEL_SETMASK)     
                            10736 ; 254  |#define HW_DCDC_VDDA_BROWNOUT_LEVEL_CLRMASK (~(WORD)HW_DCDC_VDDA_BROWNOUT_LEVEL_SETMASK) 
                            10737 ; 255  |#define HW_DCDC_VDDA_BROWNOUT_ENABLE_CLRMASK (~(WORD)HW_DCDC_VDDA_BROWNOUT_ENABLE_SETMASK)  
                            10738 ; 256  |#define HW_DCDC_VDDA_BROWNOUT_STATUS_CLRMASK (~(WORD)HW_DCDC_VDDA_BROWNOUT_STATUS_SETMASK)  
                            10739 ; 257  |
                            10740 ; 258  |
                            10741 ; 259  |typedef union               
                            10742 ; 260  |{
                            10743 ; 261  |    struct {
                            10744 ; 262  |        unsigned int VOLTAGE_LEVEL    : HW_DCDC_VDDA_VOLTAGE_LEVEL_WIDTH;
                            10745 ; 263  |        unsigned int RSVD0            : HW_DCDC_VDDA_RSVD0_WIDTH;
                            10746 ; 264  |        unsigned int BROWNOUT_LEVEL   : HW_DCDC_VDDA_BROWNOUT_LEVEL_WIDTH;
                            10747 ; 265  |        unsigned int RSVD1            : HW_DCDC_VDDA_RSVD1_WIDTH;
                            10748 ; 266  |        unsigned int BROWNOUT_ENABLE  : HW_DCDC_VDDA_BROWNOUT_ENABLE_WIDTH;
                            10749 ; 267  |        unsigned int RSVD2            : HW_DCDC_VDDA_RSVD2_WIDTH;
                            10750 ; 268  |        unsigned int BROWNOUT_STATUS  : HW_DCDC_VDDA_BROWNOUT_STATUS_WIDTH;
                            10751 ; 269  |             unsigned int VDDA_OK          : HW_DCDC_VDDA_OK_WIDTH;
                            10752 ; 270  |        unsigned int RSVD3            : HW_DCDC_VDDA_RSVD3_WIDTH;
                            10753 ; 271  |    } B;
                            10754 ; 272  |    unsigned int I;
                            10755 ; 273  |} dcdc_vdda_type;
                            10756 ; 274  |#define HW_DCDC_VDDA      (*(volatile dcdc_vdda_type _X*) (HW_DCDC_BASEADDR+4))    /* DcDc VDDA Register */
                            10757 ; 275  |
                            10758 ; 276  |
                            10759 ; 277  |
                            10760 ; 278  |
                            10761 ; 279  |/////////////////////////////////////////////////////////////////////////////////
                            10762 ; 280  |
                            10763 ; 281  |//  DcDc#2 Control Register 0 (HW_DCDC2_CTRL0) Bit Definitions
                            10764 ; 282  |
                            10765 ; 283  |#define HW_DCDC2_CTRL0_PLEVBU_WIDTH (5)
                            10766 ; 284  |#define HW_DCDC2_CTRL0_RSVD0_WIDTH (3)
                            10767 ; 285  |#define HW_DCDC2_CTRL0_PLEVBO_WIDTH (5)
                            10768 ; 286  |#define HW_DCDC2_CTRL0_RSVD1_WIDTH (3)
                            10769 ; 287  |#define HW_DCDC2_CTRL0_NLEV_WIDTH (5)
                            10770 ; 288  |#define HW_DCDC2_CTRL0_RSVD2_WIDTH (3)
                            10771 ; 289  |
                            10772 ; 290  |
                            10773 ; 291  |
                            10774 ; 292  |#define HW_DCDC2_CTRL0_PLEVBU_BITPOS (0)
                            10775 ; 293  |#define HW_DCDC2_CTRL0_PLEVBO_BITPOS (8)
                            10776 ; 294  |#define HW_DCDC2_CTRL0_NLEV_BITPOS (16)
                            10777 ; 295  |
                            10778 ; 296  |#define HW_DCDC2_CTRL0_PLEVBU_SETMASK (((1<<HW_DCDC2_CTRL0_PLEVBU_WIDTH)-1)<<HW_DCDC2_CTRL0_PLEVBU_BITPOS)        
                            10779 ; 297  |#define HW_DCDC2_CTRL0_PLEVBO_SETMASK (((1<<HW_DCDC2_CTRL0_PLEVBO_WIDTH)-1)<<HW_DCDC2_CTRL0_PLEVBO_BITPOS) 
                            10780 ; 298  |#define HW_DCDC2_CTRL0_NLEV_SETMASK (((1<<HW_DCDC2_CTRL0_NLEV_WIDTH)-1)<<HW_DCDC2_CTRL0_NLEV_BITPOS)  
                            10781 ; 299  |
                            10782 ; 300  |#define HW_DCDC2_CTRL0_PLEVBU_CLRMASK (~(WORD)HW_DCDC2_CTRL0_PLEVBU_SETMASK)     
                            10783 ; 301  |#define HW_DCDC2_CTRL0_PLEVBO_CLRMASK (~(WORD)HW_DCDC2_CTRL0_PLEVBO_SETMASK) 
                            10784 ; 302  |#define HW_DCDC2_CTRL0_NLEV_CLRMASK (~(WORD)HW_DCDC2_CTRL0_NLEV_SETMASK)  
                            10785 ; 303  |
                            10786 ; 304  |
                            10787 ; 305  |typedef union               
                            10788 ; 306  |{
                            10789 ; 307  |    struct {
                            10790 ; 308  |        unsigned int PLEVBU           : HW_DCDC2_CTRL0_PLEVBU_WIDTH;
                            10791 ; 309  |        unsigned int RSVD0            : HW_DCDC2_CTRL0_RSVD0_WIDTH;
                            10792 ; 310  |        unsigned int PLEVBO           : HW_DCDC2_CTRL0_PLEVBO_WIDTH;
                            10793 ; 311  |        unsigned int RSVD1            : HW_DCDC2_CTRL0_RSVD1_WIDTH;
                            10794 ; 312  |        unsigned int NLEV             : HW_DCDC2_CTRL0_NLEV_WIDTH;
                            10795 ; 313  |        unsigned int RSVD2            : HW_DCDC2_CTRL0_RSVD2_WIDTH;
                            10796 ; 314  |    } B;
                            10797 ; 315  |    unsigned int I;
                            10798 ; 316  |} dcdc2_ctrl0_type; 
                            10799 ; 317  |#define HW_DCDC2_CTRL0      (*(volatile dcdc2_ctrl0_type _X*) (HW_DCDC_BASEADDR+5))    /* DcDc#2 Limit Level Register */
                            10800 ; 318  |
                            10801 ; 319  |
                            10802 ; 320  |
                            10803 ; 321  |
                            10804 ; 322  |/////////////////////////////////////////////////////////////////////////////////
                            10805 ; 323  |
                            10806 ; 324  |//  DcDc#2 Control Register #1 (HW_DCDC2_CTRL1) Bit Definitions
                            10807 ; 325  |
                            10808 ; 326  |#define HW_DCDC2_CTRL1_C_WIDTH (4)
                            10809 ; 327  |#define HW_DCDC2_CTRL1_R_WIDTH (4)
                            10810 ; 328  |#define HW_DCDC2_CTRL1_FFOR_WIDTH (3)
                            10811 ; 329  |#define HW_DCDC2_CTRL1_RSVD0_WIDTH (1)
                            10812 ; 330  |#define HW_DCDC2_CTRL1_PFMCTRL_WIDTH (12)
                            10813 ; 331  |
                            10814 ; 332  |
                            10815 ; 333  |#define HW_DCDC2_CTRL1_C_BITPOS (0)
                            10816 ; 334  |#define HW_DCDC2_CTRL1_R_BITPOS (4)
                            10817 ; 335  |#define HW_DCDC2_CTRL1_FFOR_BITPOS (8)
                            10818 ; 336  |#define HW_DCDC2_CTRL1_PFMCTRL_BITPOS (12)
                            10819 ; 337  |
                            10820 ; 338  |
                            10821 ; 339  |
                            10822 ; 340  |#define HW_DCDC2_CTRL1_C_SETMASK (((1<<HW_DCDC2_CTRL1_C_WIDTH)-1)<<HW_DCDC2_CTRL1_C_BITPOS)        
                            10823 ; 341  |#define HW_DCDC2_CTRL1_R_SETMASK (((1<<HW_DCDC2_CTRL1_R_WIDTH)-1)<<HW_DCDC2_CTRL1_R_BITPOS) 
                            10824 ; 342  |#define HW_DCDC2_CTRL1_FFOR_SETMASK (((1<<HW_DCDC2_CTRL1_FFOR_WIDTH)-1)<<HW_DCDC2_CTRL1_FFOR_BITPOS)  
                            10825 ; 343  |#define HW_DCDC2_CTRL1_PFMCTRL_SETMASK (((1<<HW_DCDC2_CTRL1_PFMCTRL_WIDTH)-1)<<HW_DCDC2_CTRL1_PFMCTRL_BITPOS)  
                            10826 ; 344  |
                            10827 ; 345  |
                            10828 ; 346  |
                            10829 ; 347  |#define HW_DCDC2_CTRL1_C_CLRMASK (~(WORD)HW_DCDC2_CTRL1_C_SETMASK)     
                            10830 ; 348  |#define HW_DCDC2_CTRL1_R_CLRMASK (~(WORD)HW_DCDC2_CTRL1_R_SETMASK) 
                            10831 ; 349  |#define HW_DCDC2_CTRL1_FFOR_CLRMASK (~(WORD)HW_DCDC2_CTRL1_FFOR_SETMASK)  
                            10832 ; 350  |#define HW_DCDC2_CTRL1_PFMCTRL_CLRMASK (~(WORD)HW_DCDC2_CTRL1_PFMCTRL_SETMASK)  
                            10833 ; 351  |
                            10834 ; 352  |
                            10835 ; 353  |typedef union               
                            10836 ; 354  |{
                            10837 ; 355  |    struct {
                            10838 ; 356  |        unsigned int C                : HW_DCDC2_CTRL1_C_WIDTH;
                            10839 ; 357  |        unsigned int R                : HW_DCDC2_CTRL1_R_WIDTH;
                            10840 ; 358  |        unsigned int FFOR             : HW_DCDC2_CTRL1_FFOR_WIDTH;
                            10841 ; 359  |        unsigned int RSVD0            : HW_DCDC2_CTRL1_RSVD0_WIDTH;
                            10842 ; 360  |        unsigned int PFMCTRL          : HW_DCDC2_CTRL1_FFOR_WIDTH;
                            10843 ; 361  |    } B;
                            10844 ; 362  |    unsigned int I;
                            10845 ; 363  |} dcdc2_ctrl1_type;
                            10846 ; 364  |#define HW_DCDC2_CTRL1      (*(volatile dcdc2_ctrl1_type _X*) (HW_DCDC_BASEADDR+6))    /* DcDc#2 Ctrl Register #1 */
                            10847 ; 365  |
                            10848 ; 366  |
                            10849 ; 367  |
                            10850 ; 368  |
                            10851 ; 369  |/////////////////////////////////////////////////////////////////////////////////
                            10852 ; 370  |
                            10853 ; 371  |//  Speed Monitoring Register (HW_SPEED) Bit Definitions
                            10854 ; 372  |
                            10855 ; 373  |#define HW_SPEED_OSC1_PWRUP_WIDTH (1)
                            10856 ; 374  |#define HW_SPEED_OSC1_START_COUNT_WIDTH (1)
                            10857 ; 375  |#define HW_SPEED_RSVD0_WIDTH (2)
                            10858 ; 376  |#define HW_SPEED_RINGOSC1_WIDTH (7)
                            10859 ; 377  |#define HW_SPEED_RSVD1_WIDTH (1)
                            10860 ; 378  |#define HW_SPEED_OSC2_PWRUP_WIDTH (1)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  44

M:ADDR CODE           CYCLES LINE SOURCELINE
                            10861 ; 379  |#define HW_SPEED_OSC2_START_COUNT_WIDTH (1)
                            10862 ; 380  |#define HW_SPEED_RSVD2_WIDTH (2)
                            10863 ; 381  |#define HW_SPEED_RINGOSC2_WIDTH (7)
                            10864 ; 382  |#define HW_SPEED_RSVD3_WIDTH (1)
                            10865 ; 383  |
                            10866 ; 384  |
                            10867 ; 385  |
                            10868 ; 386  |#define HW_SPEED_OSC1_PWRUP_BITPOS (0)
                            10869 ; 387  |#define HW_SPEED_OSC1_START_COUNT_BITPOS (1)
                            10870 ; 388  |#define HW_SPEED_RINGOSC1_BITPOS (4)
                            10871 ; 389  |#define HW_SPEED_OSC2_PWRUP_BITPOS (12)
                            10872 ; 390  |#define HW_SPEED_OSC2_START_COUNT_BITPOS (13)
                            10873 ; 391  |#define HW_SPEED_RINGOSC2_BITPOS (16)
                            10874 ; 392  |
                            10875 ; 393  |
                            10876 ; 394  |#define HW_SPEED_OSC1_PWRUP_SETMASK (((1<<HW_SPEED_OSC1_PWRUP_WIDTH)-1)<<HW_SPEED_OSC1_PWRUP_BITPOS)        
                            10877 ; 395  |#define HW_SPEED_OSC1_START_COUNT_SETMASK (((1<<HW_SPEED_OSC1_START_COUNT_WIDTH)-1)<<HW_SPEED_OSC1_START_COUNT_BITPOS)        
                            10878 ; 396  |#define HW_SPEED_RINGOSC1_SETMASK (((1<<HW_SPEED_RINGOSC1_WIDTH)-1)<<HW_SPEED_RINGOSC1_BITPOS) 
                            10879 ; 397  |#define HW_SPEED_OSC2_PWRUP_SETMASK (((1<<HW_SPEED_OSC2_PWRUP_WIDTH)-1)<<HW_SPEED_OSC2_PWRUP_BITPOS)        
                            10880 ; 398  |
                            10881 ; 399  |#define HW_SPEED_OSC2_START_COUNT_SETMASK (((1<<HW_SPEED_OSC2_START_COUNT_WIDTH)-1)<<HW_SPEED_OSC2_START_COUNT_BITPOS)        
                            10882 ; 400  |#define HW_SPEED_RINGOSC2_SETMASK (((1<<HW_SPEED_RINGOSC2_WIDTH)-1)<<HW_SPEED_RINGOSC2_BITPOS) 
                            10883 ; 401  |
                            10884 ; 402  |
                            10885 ; 403  |
                            10886 ; 404  |#define HW_SPEED_OSC1_PWRUP_CLRMASK (~(WORD)HW_SPEED_OSC1_PWRUP_SETMASK)     
                            10887 ; 405  |#define HW_SPEED_OSC1_START_COUNT_CLRMASK (~(WORD)HW_SPEED_OSC1_START_COUNT_SETMASK)     
                            10888 ; 406  |#define HW_SPEED_RINGOSC1_CLRMASK (~(WORD)HW_SPEED_RINGOSC1_SETMASK) 
                            10889 ; 407  |#define HW_SPEED_OSC2_PWRUP_CLRMASK (~(WORD)HW_SPEED_OSC2_PWRUP_SETMASK)   
                            10890 ; 408  |#define HW_SPEED_OSC2_START_COUNT_CLRMASK (~(WORD)HW_SPEED_OSC2_START_COUNT_SETMASK)     
                            10891 ; 409  |#define HW_SPEED_RINGOSC2_CLRMASK (~(WORD)HW_SPEED_RINGOSC2_SETMASK) 
                            10892 ; 410  |
                            10893 ; 411  |
                            10894 ; 412  |typedef union               
                            10895 ; 413  |{
                            10896 ; 414  |    struct {
                            10897 ; 415  |        unsigned int OSC1_PWRUP          : HW_SPEED_OSC1_PWRUP_WIDTH;
                            10898 ; 416  |        unsigned int OSC1_START_COUNT    : HW_SPEED_OSC1_START_COUNT_WIDTH;
                            10899 ; 417  |        unsigned int RSVD0               : HW_SPEED_RSVD0_WIDTH;
                            10900 ; 418  |        unsigned int RINGOSC1            : HW_SPEED_RINGOSC1_WIDTH;
                            10901 ; 419  |        unsigned int RSVD1               : HW_SPEED_RSVD1_WIDTH;
                            10902 ; 420  |        unsigned int OSC2_PWRUP          : HW_SPEED_OSC2_PWRUP_WIDTH;
                            10903 ; 421  |        unsigned int OSC2_START_COUNT    : HW_SPEED_OSC2_START_COUNT_WIDTH;
                            10904 ; 422  |        unsigned int RSVD2               : HW_SPEED_RSVD2_WIDTH;
                            10905 ; 423  |        unsigned int RINGOSC2            : HW_SPEED_RINGOSC2_WIDTH;
                            10906 ; 424  |        unsigned int RSVD3               : HW_SPEED_RSVD3_WIDTH;
                            10907 ; 425  |    } B;
                            10908 ; 426  |    unsigned int I;
                            10909 ; 427  |} speed_type;
                            10910 ; 428  |#define HW_SPEED      (*(volatile speed_type _X*) (HW_DCDC_BASEADDR+7))    /* Speed Measurement Register */
                            10911 ; 429  |
                            10912 ; 430  |
                            10913 ; 431  |
                            10914 ; 432  |
                            10915 ; 433  |
                            10916 ; 434  |
                            10917 ; 435  |
                            10918 ; 436  |// DC DC Test Bit Register (HW_DCDCTBR) Definitions
                            10919 ; 437  |#define HW_DCDC_TBR_DCDC1_ADJ_TN_WIDTH 4
                            10920 ; 438  |#define HW_DCDC_TBR_DCDC1_DIS_5BIT_WIDTH 1
                            10921 ; 439  |#define HW_DCDC_TBR_DCDC1_BAT_ADJ_WIDTH 1
                            10922 ; 440  |#define HW_DCDC_TBR_DCDC1_CLK4X_WIDTH 1
                            10923 ; 441  |#define HW_DCDC_TBR_DCDC1_CLK2X_WIDTH 1
                            10924 ; 442  |#define HW_DCDC_TBR_DCDC1_NOZERO_WIDTH 1
                            10925 ; 443  |#define HW_DCDC_TBR_DCDC1_VDD5V_ACTIVE_WIDTH 1
                            10926 ; 444  |#define HW_DCDC_TBR_DCDC1_PFM_WIDTH 1
                            10927 ; 445  |#define HW_DCDC_TBR_DCDC1_STOPCLK_WIDTH 1
                            10928 ; 446  |#define HW_DCDC_TBR_PWRUP_VDDIO_BRNOUT_WIDTH 1
                            10929 ; 447  |#define HW_DCDC_TBR_DCDC_ANA_LESSI_WIDTH 1
                            10930 ; 448  |#define HW_DCDC_TBR_DCDC_MORE_CAP_WIDTH 1
                            10931 ; 449  |#define HW_DCDC_TBR_DCDC_ANA_BGR_BIAS_WIDTH 1
                            10932 ; 450  |#define HW_DCDC_TBR_DCDC1_NEW_SCHEME_WIDTH 1
                            10933 ; 451  |#define HW_DCDC_TBR_DCDC1_HALF_FETS_WIDTH 1
                            10934 ; 452  |#define HW_DCDC_TBR_DCDC2_DIS_5BIT_WIDTH 1
                            10935 ; 453  |#define HW_DCDC_TBR_DCDC2_CLK4X_WIDTH 1
                            10936 ; 454  |#define HW_DCDC_TBR_DCDC2_CLK2X_WIDTH 1
                            10937 ; 455  |#define HW_DCDC_TBR_DCDC2_VDD5V_ACTIVE_WIDTH 1
                            10938 ; 456  |#define HW_DCDC_TBR_DCDC2_PFM_WIDTH 1
                            10939 ; 457  |#define HW_DCDC_TBR_DCDC2_STOPCLK_WIDTH 1
                            10940 ; 458  |
                            10941 ; 459  |#define HW_DCDC_TBR_DCDC1_ADJ_TN_BITPOS (0)
                            10942 ; 460  |#define HW_DCDC_TBR_DCDC1_DIS_5BIT_BITPOS (4)
                            10943 ; 461  |#define HW_DCDC_TBR_DCDC1_BAT_ADJ_BITPOS (5)
                            10944 ; 462  |#define HW_DCDC_TBR_DCDC1_CLK4X_BITPOS (6)
                            10945 ; 463  |#define HW_DCDC_TBR_DCDC1_CLK2X_BITPOS (7)
                            10946 ; 464  |#define HW_DCDC_TBR_DCDC1_NOZERO_BITPOS (8)
                            10947 ; 465  |#define HW_DCDC_TBR_DCDC1_VDD5V_ACTIVE_BITPOS (9)
                            10948 ; 466  |#define HW_DCDC_TBR_DCDC1_PFM_BITPOS (10)
                            10949 ; 467  |#define HW_DCDC_TBR_DCDC1_STOPCLK_BITPOS (11)
                            10950 ; 468  |#define HW_DCDC_TBR_PWRUP_VDDIO_BRNOUT_BITPOS (12)
                            10951 ; 469  |#define HW_DCDC_TBR_DCDC_ANA_LESSI_BITPOS (13)
                            10952 ; 470  |#define HW_DCDC_TBR_DCDC_MORE_CAP_BITPOS (14)
                            10953 ; 471  |#define HW_DCDC_TBR_DCDC_DCDC_ANA_BGR_BIAS_BITPOS (15)
                            10954 ; 472  |#define HW_DCDC_TBR_DCDC1_NEW_SCHEME_BITPOS (16)
                            10955 ; 473  |#define HW_DCDC_TBR_DCDC1_HALF_FETS_BITPOS (17)
                            10956 ; 474  |#define HW_DCDC_TBR_DCDC2_DIS_5BIT_BITPOS (18)
                            10957 ; 475  |#define HW_DCDC_TBR_DCDC2_CLK4X_BITPOS (19)
                            10958 ; 476  |#define HW_DCDC_TBR_DCDC2_CLK2X_BITPOS (20)
                            10959 ; 477  |#define HW_DCDC_TBR_DCDC2_VDD5V_ACTIVE_BITPOS (21)
                            10960 ; 478  |#define HW_DCDC_TBR_DCDC2_PFM_BITPOS (22)
                            10961 ; 479  |#define HW_DCDC_TBR_DCDC2_STOPCLK_BITPOS (23)
                            10962 ; 480  |
                            10963 ; 481  |#define HW_DCDC_TBR_DCDC1_ADJ_TN_SETMASK (((1<<HW_DCDC_TBR_DCDC1_ADJ_TN_WIDTH)-1)<<HW_DCDC_TBR_DCDC1_ADJ_TN_BITPOS)
                            10964 ; 482  |#define HW_DCDC_TBR_DCDC1_BAT_ADJ_SETMASK (((1<<HW_DCDC_TBR_DCDC1_BAT_ADJ_WIDTH)-1)<<HW_DCDC_TBR_DCDC1_BAT_ADJ_BITPOS)
                            10965 ; 483  |#define HW_DCDC_TBR_DCDC_ANA_BGR_BIAS_SETMASK (((1<<HW_DCDC_TBR_DCDC_ANA_BGR_BIAS_WIDTH)-1)<<HW_DCDC_TBR_DCDC_DCDC_ANA_BGR_BIAS_BITPOS)
                            10966 ; 484  |
                            10967 ; 485  |#define HW_DCDC_TBR_DCDC1_ADJ_TN_CLRMASK (~(WORD)HW_DCDC_TBR_DCDC1_ADJ_TN_SETMASK)
                            10968 ; 486  |#define HW_DCDC_TBR_DCDC1_BAT_ADJ_CLRMASK (~(WORD)HW_DCDC_TBR_DCDC1_BAT_ADJ_SETMASK)
                            10969 ; 487  |#define HW_DCDC_TBR_DCDC_ANA_BGR_BIAS_CLRMASK (~(WORD)HW_DCDC_TBR_DCDC_ANA_BGR_BIAS_SETMASK)
                            10970 ; 488  |
                            10971 ; 489  |// Defines for What needs to change to be able to use a higher Core voltage and when the change should happen
                            10972 ; 490  |#define HW_DCDC_VDDD_CHANGE_TBR_CUTOFF_VALUE ((18<<HW_DCDC_VDDD_VOLTAGE_LEVEL_BITPOS)&HW_DCDC_VDDD_VOLTAGE_LEVEL_SETMASK)
                            10973 ; 491  |#define HW_DCDC_TBR_VDDD_HI_VALUE ((1<<HW_DCDC_TBR_DCDC_DCDC_ANA_BGR_BIAS_BITPOS)&HW_DCDC_TBR_DCDC_ANA_BGR_BIAS_SETMASK)
                            10974 ; 492  |#define HW_DCDC_TBR_VDDD_LO_VALUE (((1<<HW_DCDC_TBR_DCDC_DCDC_ANA_BGR_BIAS_BITPOS)&HW_DCDC_TBR_DCDC_ANA_BGR_BIAS_SETMASK)+((2<<HW_DCDC_TBR_DCDC1_ADJ_TN_BITPOS)&HW_DCDC_TBR_DCDC1_ADJ_TN_SETMASK)+((1<<HW_DCDC_TBR_DC
                                  DC1_BAT_ADJ_BITPOS)&HW_DCDC_TBR_DCDC1_BAT_ADJ_SETMASK))
                            10975 ; 493  |
                            10976 ; 494  |typedef union               
                            10977 ; 495  |{
                            10978 ; 496  |    struct {
                            10979 ; 497  |        unsigned int DCDC1_ADJ_TN               : HW_DCDC_TBR_DCDC1_ADJ_TN_WIDTH;
                            10980 ; 498  |        unsigned int DCDC1_DIS_5BIT             : HW_DCDC_TBR_DCDC1_DIS_5BIT_WIDTH;
                            10981 ; 499  |        unsigned int DCDC1_BAT_ADJ              : HW_DCDC_TBR_DCDC1_BAT_ADJ_WIDTH;
                            10982 ; 500  |        unsigned int DCDC1_CLK4X                : HW_DCDC_TBR_DCDC1_CLK4X_WIDTH;
                            10983 ; 501  |        unsigned int DCDC1_CLK2X                : HW_DCDC_TBR_DCDC1_CLK2X_WIDTH;
                            10984 ; 502  |        unsigned int DCDC1_NOZERO               : HW_DCDC_TBR_DCDC1_NOZERO_WIDTH;
                            10985 ; 503  |        unsigned int DCDC1_VDD5V_ACTIVE         : HW_DCDC_TBR_DCDC1_VDD5V_ACTIVE_WIDTH;
                            10986 ; 504  |        unsigned int DCDC1_PFM                  : HW_DCDC_TBR_DCDC1_PFM_WIDTH;
                            10987 ; 505  |        unsigned int DCDC1_STOPCLK              : HW_DCDC_TBR_DCDC1_STOPCLK_WIDTH;
                            10988 ; 506  |        unsigned int PWRUP_VDDIO_BRNOUT         : HW_DCDC_TBR_PWRUP_VDDIO_BRNOUT_WIDTH;
                            10989 ; 507  |        unsigned int DCDC_ANA_LESSI             : HW_DCDC_TBR_DCDC_ANA_LESSI_WIDTH;
                            10990 ; 508  |        unsigned int DCDC_MORE_CAP              : HW_DCDC_TBR_DCDC_MORE_CAP_WIDTH;
                            10991 ; 509  |        unsigned int DCDC_ANA_BGR_BIAS          : HW_DCDC_TBR_DCDC_ANA_BGR_BIAS_WIDTH;
                            10992 ; 510  |        unsigned int DCDC1_NEW_SCHEME           : HW_DCDC_TBR_DCDC1_NEW_SCHEME_WIDTH;
                            10993 ; 511  |        unsigned int DCDC1_HALF_FETS            : HW_DCDC_TBR_DCDC1_HALF_FETS_WIDTH;
                            10994 ; 512  |        unsigned int DCDC2_DIS_5BIT             : HW_DCDC_TBR_DCDC2_DIS_5BIT_WIDTH;
                            10995 ; 513  |        unsigned int DCDC2_CLK4X                : HW_DCDC_TBR_DCDC2_CLK4X_WIDTH;
                            10996 ; 514  |        unsigned int DCDC2_CLK2X                : HW_DCDC_TBR_DCDC2_CLK2X_WIDTH;
                            10997 ; 515  |        unsigned int DCDC2_VDD5V_ACTIVE         : HW_DCDC_TBR_DCDC2_VDD5V_ACTIVE_WIDTH;
                            10998 ; 516  |        unsigned int DCDC2_PFM                  : HW_DCDC_TBR_DCDC2_PFM_WIDTH;
                            10999 ; 517  |        unsigned int DCDC2_STOPCLK              : HW_DCDC_TBR_DCDC2_STOPCLK_WIDTH;
                            11000 ; 518  |    } B;
                            11001 ; 519  |    unsigned int I;
                            11002 ; 520  |} usb_dcdctbr_type;
                            11003 ; 521  |#define HW_DCDC_TBR                     (*(volatile usb_dcdctbr_type _X*) (HW_DCDC_BASEADDR+8))    /* Analog test bit register*/
                            11004 ; 522  |
                            11005 ; 523  |
                            11006 ; 524  |/////////////////////////////////////////////////////////////////////////////////
                            11007 ; 525  |
                            11008 ; 526  |//  Analog Persistent Config (HW_VDD5V_PWR_CHARGE) Bit Definitions
                            11009 ; 527  |
                            11010 ; 528  |#define HW_VDD5V_PWR_CHARGE_BATT_CURRENT_WIDTH (6)
                            11011 ; 529  |#define HW_VDD5V_PWR_CHARGE_RSVD0_WIDTH (2)
                            11012 ; 530  |#define HW_VDD5V_PWR_CHARGE_PWD_WIDTH (1)
                            11013 ; 531  |#define HW_VDD5V_PWR_CHARGE_RES_WIDTH (1)
                            11014 ; 532  |#define HW_VDD5V_PWR_CHARGE_NIMH_WIDTH (1)
                            11015 ; 533  |#define HW_VDD5V_PWR_CHARGE_LI_TYPE_WIDTH (1)
                            11016 ; 534  |#define HW_VDD5V_PWR_CHARGE_DISABLE_ILIMIT_WIDTH (1)
                            11017 ; 535  |#define HW_VDD5V_PWR_CHARGE_PWDN_ON_IOBRNOUT_WIDTH (1)
                            11018 ; 536  |#define HW_VDD5V_PWR_CHARGE_DCANA_LP_WIDTH (1)
                            11019 ; 537  |#define HW_VDD5V_PWR_CHARGE_TEST_USBREGS_WIDTH (1)
                            11020 ; 538  |#define HW_VDD5V_PWR_CHARGE_DRV_BATT_WIDTH (1)
                            11021 ; 539  |#define HW_VDD5V_PWR_CHARGE_SWCHRG_BAT_WIDTH (1)
                            11022 ; 540  |#define HW_VDD5V_PWR_CHARGE_RSVD1_WIDTH (2)
                            11023 ; 541  |#define HW_VDD5V_PWR_CHARGE_VDD5V_PRESENT_WIDTH (1)
                            11024 ; 542  |#define HW_VDD5V_PWR_CHARGE_BATT_INFO_WIDTH (2)
                            11025 ; 543  |#define HW_VDD5V_PWR_CHARGE_RSVD2_WIDTH (3)
                            11026 ; 544  |
                            11027 ; 545  |#define HW_VDD5V_PWR_CHARGE_BATT_CURRENT_BITPOS (0)
                            11028 ; 546  |#define HW_VDD5V_PWR_CHARGE_PWD_BITPOS (8)
                            11029 ; 547  |#define HW_VDD5V_PWR_CHARGE_RES_BITPOS (9)
                            11030 ; 548  |#define HW_VDD5V_PWR_CHARGE_NIMH_BITPOS (10)
                            11031 ; 549  |
                            11032 ; 550  |#define HW_VDD5V_PWR_CHARGE_LI_TYPE_BITPOS (11)
                            11033 ; 551  |#define HW_VDD5V_PWR_CHARGE_DISABLE_ILIMIT_BITPOS (12)
                            11034 ; 552  |#define HW_VDD5V_PWR_CHARGE_PWDN_ON_IOBRNOUT_BITPOS (13)
                            11035 ; 553  |#define HW_VDD5V_PWR_CHARGE_DCANA_LP_BITPOS (14)
                            11036 ; 554  |#define HW_VDD5V_PWR_CHARGE_TEST_USBREGS_BITPOS (15)
                            11037 ; 555  |#define HW_VDD5V_PWR_CHARGE_DRV_BATT_BITPOS (16)
                            11038 ; 556  |#define HW_VDD5V_PWR_CHARGE_SWCHRG_BAT_BITPOS (17)
                            11039 ; 557  |#define HW_VDD5V_PWR_CHARGE_VDD5V_PRESENT_BITPOS (20)
                            11040 ; 558  |#define HW_VDD5V_PWR_CHARGE_BATT_INFO_BITPOS (21)
                            11041 ; 559  |
                            11042 ; 560  |#define HW_VDD5V_PWR_CHARGE_BATT_CURRENT_SETMASK (((1<<HW_VDD5V_PWR_CHARGE_BATT_CURRENT_WIDTH)-1)<<HW_VDD5V_PWR_CHARGE_BATT_CURRENT_BITPOS)        
                            11043 ; 561  |#define HW_VDD5V_PWR_CHARGE_PWD_SETMASK (((1<<HW_VDD5V_PWR_CHARGE_PWD_WIDTH)-1)<<HW_VDD5V_PWR_CHARGE_PWD_BITPOS)        
                            11044 ; 562  |#define HW_VDD5V_PWR_CHARGE_RES_SETMASK (((1<<HW_VDD5V_PWR_CHARGE_RES_WIDTH)-1)<<HW_VDD5V_PWR_CHARGE_RES_BITPOS) 
                            11045 ; 563  |#define HW_VDD5V_PWR_CHARGE_NIMH_SETMASK (((1<<HW_VDD5V_PWR_CHARGE_NIMH_WIDTH)-1)<<HW_VDD5V_PWR_CHARGE_NIMH_BITPOS) 
                            11046 ; 564  |#define HW_VDD5V_PWR_CHARGE_LI_TYPE_SETMASK (((1<<HW_VDD5V_PWR_CHARGE_LI_TYPE_WIDTH)-1)<<HW_VDD5V_PWR_CHARGE_LI_TYPE_BITPOS) 
                            11047 ; 565  |#define HW_VDD5V_PWR_CHARGE_DISABLE_ILIMIT_SETMASK (((1<<HW_VDD5V_PWR_CHARGE_DISABLE_ILIMIT_WIDTH)-1)<<HW_VDD5V_PWR_CHARGE_DISABLE_ILIMIT_BITPOS)        
                            11048 ; 566  |#define HW_VDD5V_PWR_CHARGE_PWDN_ON_IOBRNOUT_SETMASK (((1<<HW_VDD5V_PWR_CHARGE_PWDN_ON_IOBRNOUT_WIDTH)-1)<<HW_VDD5V_PWR_CHARGE_PWDN_ON_IOBRNOUT_BITPOS)        
                            11049 ; 567  |#define HW_VDD5V_PWR_CHARGE_DCANA_LP_SETMASK (((1<<HW_VDD5V_PWR_CHARGE_DCANA_LP_WIDTH)-1)<<HW_VDD5V_PWR_CHARGE_DCANA_LP_BITPOS) 
                            11050 ; 568  |#define HW_VDD5V_PWR_CHARGE_TEST_USBREGS_SETMASK (((1<<HW_VDD5V_PWR_CHARGE_TEST_USBREGS_WIDTH)-1)<<HW_VDD5V_PWR_CHARGE_TEST_USBREGS_BITPOS) 
                            11051 ; 569  |#define HW_VDD5V_PWR_CHARGE_DRV_BATT_SETMASK (((1<<HW_VDD5V_PWR_CHARGE_DRV_BATT_WIDTH)-1)<<HW_VDD5V_PWR_CHARGE_DRV_BATT_BITPOS) 
                            11052 ; 570  |#define HW_VDD5V_PWR_CHARGE_SWCHRG_BAT_SETMASK (((1<<HW_VDD5V_PWR_CHARGE_SWCHRG_BAT_WIDTH)-1)<<HW_VDD5V_PWR_CHARGE_SWCHRG_BAT_BITPOS) 
                            11053 ; 571  |#define HW_VDD5V_PWR_CHARGE_VDD5V_PRESENT_SETMASK (((1<<HW_VDD5V_PWR_CHARGE_VDD5V_PRESENT_WIDTH)-1)<<HW_VDD5V_PWR_CHARGE_VDD5V_PRESENT_BITPOS) 
                            11054 ; 572  |#define HW_VDD5V_PWR_CHARGE_BATT_INFO_SETMASK (((1<<HW_VDD5V_PWR_CHARGE_BATT_INFO_WIDTH)-1)<<HW_VDD5V_PWR_CHARGE_BATT_INFO_BITPOS) 
                            11055 ; 573  |
                            11056 ; 574  |
                            11057 ; 575  |#define HW_VDD5V_PWR_CHARGE_BATT_CURRENT_CLRMASK (~(WORD)HW_VDD5V_PWR_CHARGE_BATT_CURRENT_SETMASK)     
                            11058 ; 576  |#define HW_VDD5V_PWR_CHARGE_PWD_CLRMASK (~(WORD)HW_VDD5V_PWR_CHARGE_PWD_SETMASK)     
                            11059 ; 577  |#define HW_VDD5V_PWR_CHARGE_RES_CLRMASK (~(WORD)HW_VDD5V_PWR_CHARGE_RES_SETMASK) 
                            11060 ; 578  |#define HW_VDD5V_PWR_CHARGE_NIMH_CLRMASK (~(WORD)HW_VDD5V_PWR_CHARGE_NIMH_SETMASK) 
                            11061 ; 579  |#define HW_VDD5V_PWR_CHARGE_LI_TYPE_CLRMASK (~(WORD)HW_VDD5V_PWR_CHARGE_LI_TYPE_SETMASK) 
                            11062 ; 580  |#define HW_VDD5V_PWR_CHARGE_DISABLE_ILIMIT_CLRMASK (~(WORD)HW_VDD5V_PWR_CHARGE_DISABLE_ILIMIT_SETMASK)     
                            11063 ; 581  |#define HW_VDD5V_PWR_CHARGE_PWDN_ON_IOBRNOUT_CLRMASK (~(WORD)HW_VDD5V_PWR_CHARGE_PWDN_ON_IOBRNOUT_SETMASK)     
                            11064 ; 582  |#define HW_VDD5V_PWR_CHARGE_DCANA_LP_CLRMASK (~(WORD)HW_VDD5V_PWR_CHARGE_DCANA_LP_SETMASK) 
                            11065 ; 583  |#define HW_VDD5V_PWR_CHARGE_TEST_USBREGS_CLRMASK (~(WORD)HW_VDD5V_PWR_CHARGE_TEST_USBREGS_SETMASK) 
                            11066 ; 584  |#define HW_VDD5V_PWR_CHARGE_DRV_BATT_CLRMASK (~(WORD)HW_VDD5V_PWR_CHARGE_DRV_BATT_SETMASK) 
                            11067 ; 585  |#define HW_VDD5V_PWR_CHARGE_SWCHRG_BAT_CLRMASK (~(WORD)HW_VDD5V_PWR_CHARGE_SWCHRG_BAT_SETMASK) 
                            11068 ; 586  |#define HW_VDD5V_PWR_CHARGE_VDD5V_PRESENT_CLRMASK (~(WORD)HW_VDD5V_PWR_CHARGE_VDD5V_PRESENT_SETMASK) 
                            11069 ; 587  |#define HW_VDD5V_PWR_CHARGE_BATT_INFO_CLRMASK (~(WORD)HW_VDD5V_PWR_CHARGE_BATT_INFO_SETMASK) 
                            11070 ; 588  |
                            11071 ; 589  |typedef union               
                            11072 ; 590  |{
                            11073 ; 591  |    struct {
                            11074 ; 592  |        unsigned int BATT_CURRENT               : HW_VDD5V_PWR_CHARGE_BATT_CURRENT_WIDTH;
                            11075 ; 593  |        unsigned int RSVD0                      : HW_VDD5V_PWR_CHARGE_RSVD0_WIDTH;
                            11076 ; 594  |        unsigned int PWD                        : HW_VDD5V_PWR_CHARGE_PWD_WIDTH;
                            11077 ; 595  |        unsigned int RES                        : HW_VDD5V_PWR_CHARGE_RES_WIDTH;
                            11078 ; 596  |        unsigned int NIMH                       : HW_VDD5V_PWR_CHARGE_NIMH_WIDTH;
                            11079 ; 597  |        unsigned int LI_TYPE                    : HW_VDD5V_PWR_CHARGE_LI_TYPE_WIDTH;
                            11080 ; 598  |        unsigned int DISABLE_ILIMIT             : HW_VDD5V_PWR_CHARGE_DISABLE_ILIMIT_WIDTH;
                            11081 ; 599  |        unsigned int PWDN_ON_IOBRNOUT           : HW_VDD5V_PWR_CHARGE_PWDN_ON_IOBRNOUT_WIDTH;
                            11082 ; 600  |        unsigned int DCANA_LP                   : HW_VDD5V_PWR_CHARGE_DCANA_LP_WIDTH;
                            11083 ; 601  |        unsigned int TEST_USBREGS               : HW_VDD5V_PWR_CHARGE_TEST_USBREGS_WIDTH;
                            11084 ; 602  |        unsigned int DRV_BATT                   : HW_VDD5V_PWR_CHARGE_DRV_BATT_WIDTH;
                            11085 ; 603  |        unsigned int SWCHRG_BAT                 : HW_VDD5V_PWR_CHARGE_SWCHRG_BAT_WIDTH;
                            11086 ; 604  |        unsigned int RSVD1                      : HW_VDD5V_PWR_CHARGE_RSVD1_WIDTH;
                            11087 ; 605  |        unsigned int VDD5V_PRESENT              : HW_VDD5V_PWR_CHARGE_VDD5V_PRESENT_WIDTH;
                            11088 ; 606  |        unsigned int RSVD2                      : HW_VDD5V_PWR_CHARGE_RSVD2_WIDTH;
                            11089 ; 607  |    } B;
                            11090 ; 608  |    unsigned int I;
                            11091 ; 609  |} usb_pwr_charge_type;
                            11092 ; 610  |#define HW_VDD5V_PWR_CHARGE      (*(volatile usb_pwr_charge_type _X*) (HW_DCDC_BASEADDR+17))    /* Analog Persistent Config Register */
                            11093 ; 611  |
                            11094 ; 612  |#define HW_DCDC_PERSIST_AUTO_RESTART_STAT_WIDTH 1
                            11095 ; 613  |#define HW_DCDC_PERSIST_DELAY_5V_AUTO_RESTART_STAT_WIDTH 1
                            11096 ; 614  |#define HW_DCDC_PERSIST_UPDATE_WIDTH 1
                            11097 ; 615  |#define HW_DCDC_PERSIST_AUTO_RESTART_WIDTH 1
                            11098 ; 616  |#define HW_DCDC_PERSIST_DELAY_5V_AUTO_RESTART_WIDTH 1
                            11099 ; 617  |#define HW_DCDC_PERSIST_LOW_BATT_TYPE_WIDTH 1
                            11100 ; 618  |#define HW_DCDC_PERSIST_LOW_BATTERY_ENABLE_WIDTH 1
                            11101 ; 619  |#define HW_DCDC_PERSIST_SLEEP_XTAL_ENABLE_WIDTH 1
                            11102 ; 620  |#define HW_DCDC_PERSIST_XTAL_TRIM1_WIDTH 1
                            11103 ; 621  |#define HW_DCDC_PERSIST_XTAL_TRIM0_WIDTH 1
                            11104 ; 622  |#define HW_DCDC_PERSIST_XTAL_BIAS_DOWN1_WIDTH 1
                            11105 ; 623  |#define HW_DCDC_PERSIST_XTAL_BIAS_DOWN0_WIDTH 1
                            11106 ; 624  |#define HW_DCDC_PERSIST_XTAL_TRM_ENABLE_WIDTH 1
                            11107 ; 625  |#define HW_DCDC_PERSIST_RSRVD_WIDTH 2
                            11108 ; 626  |
                            11109 ; 627  |#define HW_DCDC_PERSIST_AUTO_RESTART_STAT_BITPOS 12
                            11110 ; 628  |#define HW_DCDC_PERSIST_DELAY_5V_AUTO_RESTART_STAT_BITPOS 11
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  45

M:ADDR CODE           CYCLES LINE SOURCELINE
                            11111 ; 629  |#define HW_DCDC_PERSIST_UPDATE_BITPOS 10
                            11112 ; 630  |#define HW_DCDC_PERSIST_AUTO_RESTART_BITPOS 9
                            11113 ; 631  |#define HW_DCDC_PERSIST_DELAY_5V_AUTO_RESTART_BITPOS 8 
                            11114 ; 632  |#define HW_DCDC_PERSIST_LOW_BATT_TYPE_BITPOS 7
                            11115 ; 633  |#define HW_DCDC_PERSIST_LOW_BATTERY_ENABLE_BITPOS 6
                            11116 ; 634  |#define HW_DCDC_PERSIST_SLEEP_XTAL_ENABLE_BITPOS 5
                            11117 ; 635  |#define HW_DCDC_PERSIST_XTAL_TRIM1_BITPOS 4
                            11118 ; 636  |#define HW_DCDC_PERSIST_XTAL_TRIM0_BITPOS 3
                            11119 ; 637  |#define HW_DCDC_PERSIST_XTAL_BIAS_DOWN1_BITPOS 2
                            11120 ; 638  |#define HW_DCDC_PERSIST_XTAL_BIAS_DOWN0_BITPOS 1
                            11121 ; 639  |#define HW_DCDC_PERSIST_XTAL_TRM_ENABLE_BITPOS 0
                            11122 ; 640  |
                            11123 ; 641  |typedef union               
                            11124 ; 642  |{
                            11125 ; 643  |    struct {       
                            11126 ; 644  |       int XTAL_TRM_ENABLE             : HW_DCDC_PERSIST_XTAL_TRM_ENABLE_WIDTH;
                            11127 ; 645  |       int XTAL_BIAS_DOWN0             : HW_DCDC_PERSIST_XTAL_BIAS_DOWN0_WIDTH;
                            11128 ; 646  |       int XTAL_BIAS_DOWN1             : HW_DCDC_PERSIST_XTAL_BIAS_DOWN1_WIDTH;
                            11129 ; 647  |       int XTAL_TRIM0                  : HW_DCDC_PERSIST_XTAL_TRIM0_WIDTH;
                            11130 ; 648  |       int XTAL_TRIM1                  : HW_DCDC_PERSIST_XTAL_TRIM1_WIDTH;
                            11131 ; 649  |       int SLEEP_XTAL_ENABLE           : HW_DCDC_PERSIST_SLEEP_XTAL_ENABLE_WIDTH;
                            11132 ; 650  |       int LOW_BATTERY_ENABLE          : HW_DCDC_PERSIST_LOW_BATTERY_ENABLE_WIDTH;
                            11133 ; 651  |       int LOW_BATT_TYPE               : HW_DCDC_PERSIST_LOW_BATT_TYPE_WIDTH;
                            11134 ; 652  |       int DELAY_5V_AUTO_RESTART       : HW_DCDC_PERSIST_DELAY_5V_AUTO_RESTART_WIDTH;
                            11135 ; 653  |       int AUTO_RESTART                : HW_DCDC_PERSIST_AUTO_RESTART_WIDTH;
                            11136 ; 654  |       int UPDATE                      : HW_DCDC_PERSIST_UPDATE_WIDTH;
                            11137 ; 655  |       int DELAY_5V_AUTO_RESTART_STAT  : HW_DCDC_PERSIST_DELAY_5V_AUTO_RESTART_STAT_WIDTH;
                            11138 ; 656  |       int AUTO_RESTART_STAT           : HW_DCDC_PERSIST_AUTO_RESTART_STAT_WIDTH;
                            11139 ; 657  |       int RSRVD                       : HW_DCDC_PERSIST_RSRVD_WIDTH;
                            11140 ; 658  |    } B;
                            11141 ; 659  |    int I;
                            11142 ; 660  |} usb_dcdcpersist_type;
                            11143 ; 661  |#define HW_DCDC_PERSIST                (*(volatile usb_dcdcpersist_type _X*) (HW_DCDC_BASEADDR+15))    /* Analog test bit register*/
                            11144 ; 662  |
                            11145 ; 663  |
                            11146 ; 664  |
                            11147 ; 665  |#endif
                            11148 ; 666  |
                            11149 ; 667  |
                            11150 ; 668  |
                            11151 
                            11153 
                            11154 ; 21   |#include "regsemc.h"
                            11155 
                            11157 
                            11158 ; 1    |#if !(defined(__REGS_EMC_INC))
                            11159 ; 2    |#define __REGS_EMC_INC 1
                            11160 ; 3    |
                            11161 ; 4    |/////////////////////////////////////////////////////////////////////////////////
                            11162 ; 5    |//   Module base addresses
                            11163 ; 6    |/////////////////////////////////////////////////////////////////////////////////
                            11164 ; 7    |#define HW_EMC_BASEADDR 0xF000
                            11165 ; 8    |
                            11166 ; 9    |/////////////////////////////////////////////////////////////////////////////////
                            11167 ; 10   |//  EMC Registers
                            11168 ; 11   |/////////////////////////////////////////////////////////////////////////////////
                            11169 ; 12   |
                            11170 ; 13   |
                            11171 ; 14   |/////////////////////////////////////////////////////////////////////////////////
                            11172 ; 15   |//  Flash Control Register (HW_FLCR) Bit Definitions
                            11173 ; 16   |
                            11174 ; 17   |typedef union               /*Flash Control Register*/
                            11175 ; 18   |{
                            11176 ; 19   |    struct
                            11177 ; 20   |    {
                            11178 ; 21   |    int KICK        :1;
                            11179 ; 22   |    int RW          :1;
                            11180 ; 23   |    int TCIE        :1;
                            11181 ; 24   |    int IRQP        :1;
                            11182 ; 25   |    unsigned MMD    :2;
                            11183 ; 26   |    unsigned NB     :11;
                            11184 ; 27   |    unsigned RSVD   :4;
                            11185 ; 28   |    int SRST        :1;
                            11186 ; 29   |    } B;
                            11187 ; 30   |    int I;
                            11188 ; 31   |} flcr_type;
                            11189 ; 32   |
                            11190 ; 33   |#define HW_FLCR_KICK_BITPOS 0
                            11191 ; 34   |#define HW_FLCR_RW_BITPOS 1
                            11192 ; 35   |#define HW_FLCR_TCIE_BITPOS 2
                            11193 ; 36   |#define HW_FLCR_IRQP_BITPOS 3
                            11194 ; 37   |#define HW_FLCR_MMD_BITPOS 4
                            11195 ; 38   |#define HW_FLCR_NB_BITPOS 6
                            11196 ; 39   |#define HW_FLCR_SRST_BITPOS 21
                            11197 ; 40   |
                            11198 ; 41   |#define HW_FLCR_KICK_SETMASK 1<<HW_FLCR_KICK_BITPOS
                            11199 ; 42   |#define HW_FLCR_RW_SETMASK 1<<HW_FLCR_RW_BITPOS
                            11200 ; 43   |#define HW_FLCR_READ_KICK_SETMASK HW_FLCR_KICK_SETMASK|HW_FLCR_RW_SETMASK
                            11201 ; 44   |#define HW_FLCR_WRITE_KICK_SETMASK HW_FLCR_KICK_SETMASK
                            11202 ; 45   |#define HW_FLCR_TCIE_SETMASK 1<<HW_FLCR_TCIE_BITPOS
                            11203 ; 46   |#define HW_FLCR_IRQP_SETMASK 1<<HW_FLCR_IRQP_BITPOS
                            11204 ; 47   |#define HW_FLCR_MMD_SETMASK 3<<HW_FLCR_MMD_BITPOS
                            11205 ; 48   |#define HW_FLCR_NB_SETMASK 0x7FF<<HW_FLCR_NB_BITPOS
                            11206 ; 49   |#define HW_FLCR_SRST_SETMASK 1<<HW_FLCR_SRST_BITPOS
                            11207 ; 50   |
                            11208 ; 51   |#define HW_FLCR_KICK_CLRMASK ~(WORD)HW_FLCR_KICK_SETMASK
                            11209 ; 52   |#define HW_FLCR_RW_CLRMASK ~(WORD)HW_FLCR_RW_SETMASK
                            11210 ; 53   |#define HW_FLCR_TCIE_CLRMASK ~(WORD)HW_FLCR_TCIE_SETMASK
                            11211 ; 54   |#define HW_FLCR_IRQP_CLRMASK ~(WORD)HW_FLCR_IRQP_SETMASK
                            11212 ; 55   |#define HW_FLCR_MMD_CLRMASK ~(WORD)HW_FLCR_MMD_SETMASK
                            11213 ; 56   |#define HW_FLCR_NB_CLRMASK ~(WORD)HW_FLCR_NB_SETMASK
                            11214 ; 57   |#define HW_FLCR_SRST_CLRMASK ~(WORD)HW_FLCR_SRST_SETMASK
                            11215 ; 58   |
                            11216 ; 59   |
                            11217 ; 60   |/////////////////////////////////////////////////////////////////////////////////
                            11218 ; 61   |//  Flash Start Address Low Register (HW_FLSALR) Bit Definitions
                            11219 ; 62   |
                            11220 ; 63   |typedef union           /* Flash Start Address Low*/
                            11221 ; 64   |{
                            11222 ; 65   |    struct
                            11223 ; 66   |    {
                            11224 ; 67   |    unsigned XA     : 24;
                            11225 ; 68   |    } B;
                            11226 ; 69   |    int I;
                            11227 ; 70   |} flsalr_type;
                            11228 ; 71   |
                            11229 ; 72   |#define HW_FLSALR_XA_BITPOS 0
                            11230 ; 73   |
                            11231 ; 74   |#define HW_FLSALR_XA_SETMASK 0xFFFFFF<<HW_FLSALR_XA_BITPOS
                            11232 ; 75   |
                            11233 ; 76   |#define HW_FLSALR_XA_CLRMASK ~(WORD)HW_FLSALR_XA_SETMASK
                            11234 ; 77   |
                            11235 ; 78   |
                            11236 ; 79   |/////////////////////////////////////////////////////////////////////////////////
                            11237 ; 80   |//  Flash Start Address High Register (HW_FLSAHR) Bit Definitions
                            11238 ; 81   |
                            11239 ; 82   |typedef union           /* Flash Start Address High*/
                            11240 ; 83   |{
                            11241 ; 84   |    struct
                            11242 ; 85   |    {
                            11243 ; 86   |    unsigned XA     :8;
                            11244 ; 87   |    unsigned DA     :16;
                            11245 ; 88   |    } B;
                            11246 ; 89   |    int I;
                            11247 ; 90   |} flsahr_type;
                            11248 ; 91   |
                            11249 ; 92   |#define HW_FLSAHR_XA_BITPOS 0
                            11250 ; 93   |
                            11251 ; 94   |#define HW_FLSAHR_XA_SETMASK 0xFFFFFF<<HW_FLSAHR_XA_BITPOS
                            11252 ; 95   |
                            11253 ; 96   |#define HW_FLSAHR_XA_CLRMASK ~(WORD)HW_FLSAHR_XA_SETMASK
                            11254 ; 97   |
                            11255 ; 98   |
                            11256 ; 99   |/////////////////////////////////////////////////////////////////////////////////
                            11257 ; 100  |//  EMC Flash CompactFlash Control Register (HW_FLCFCR) Bit Definitions
                            11258 ; 101  |
                            11259 ; 102  |typedef union           /* Flash CompactFlash Control Register*/
                            11260 ; 103  |{
                            11261 ; 104  |    struct
                            11262 ; 105  |    {
                            11263 ; 106  |        int WP          :1;
                            11264 ; 107  |        int CDP         :1;
                            11265 ; 108  |        unsigned SM     :2;
                            11266 ; 109  |        int XATTR       :1;
                            11267 ; 110  |        int CRST        :1;
                            11268 ; 111  |        int XWT         :1;
                            11269 ; 112  |        int RI          :1;
                            11270 ; 113  |        int IFCE        :1;
                            11271 ; 114  |        int ISCE        :1;
                            11272 ; 115  |        int INCE        :1;
                            11273 ; 116  |        int IFCS        :1;
                            11274 ; 117  |        int ISCS        :1;
                            11275 ; 118  |        int INCS        :1;
                            11276 ; 119  |        unsigned CFAI   :2;
                            11277 ; 120  |        int XDDI        :1;
                            11278 ; 121  |        unsigned CS     :2;
                            11279 ; 122  |        int CRE         :1;
                            11280 ; 123  |        unsigned VS     :2;
                            11281 ; 124  |        int DASP        :1;
                            11282 ; 125  |        int MODE16      :1; 
                            11283 ; 126  |    } B;
                            11284 ; 127  |    int I;
                            11285 ; 128  |} flcfcr_type;
                            11286 ; 129  |
                            11287 ; 130  |#define HW_FLCFCR_WP_BITPOS 0
                            11288 ; 131  |#define HW_FLCFCR_CDP_BITPOS 1
                            11289 ; 132  |#define HW_FLCFCR_SM_BITPOS 2
                            11290 ; 133  |#define HW_FLCFCR_XATTR_BITPOS 4
                            11291 ; 134  |#define HW_FLCFCR_CRST_BITPOS 5
                            11292 ; 135  |#define HW_FLCFCR_XWT_BITPOS 6
                            11293 ; 136  |#define HW_FLCFCR_RI_BITPOS 7
                            11294 ; 137  |#define HW_FLCFCR_IFCE_BITPOS 8
                            11295 ; 138  |#define HW_FLCFCR_ISCE_BITPOS 9
                            11296 ; 139  |#define HW_FLCFCR_INCE_BITPOS 10
                            11297 ; 140  |#define HW_FLCFCR_IFCS_BITPOS 11
                            11298 ; 141  |#define HW_FLCFCR_ISCS_BITPOS 12
                            11299 ; 142  |#define HW_FLCFCR_INCS_BITPOS 13
                            11300 ; 143  |#define HW_FLCFCR_CFAI_BITPOS 14
                            11301 ; 144  |#define HW_FLCFCR_XDDI_BITPOS 16
                            11302 ; 145  |#define HW_FLCFCR_CS_BITPOS 17
                            11303 ; 146  |#define HW_FLCFCR_CRE_BITPOS 19
                            11304 ; 147  |#define HW_FLCFCR_VS_BITPOS 20
                            11305 ; 148  |#define HW_FLCFCR_DASP_BITPOS 22
                            11306 ; 149  |
                            11307 ; 150  |#define HW_FLCFCR_WP_SETMASK 1<<HW_FLCFCR_WP_BITPOS
                            11308 ; 151  |#define HW_FLCFCR_CDP_SETMASK 1<<HW_FLCFCR_CDP_BITPOS
                            11309 ; 152  |#define HW_FLCFCR_SM_SETMASK 3<<HW_FLCFCR_SM_BITPOS
                            11310 ; 153  |#define HW_FLCFCR_XATTR_SETMASK 1<<HW_FLCFCR_XATTR_BITPOS
                            11311 ; 154  |#define HW_FLCFCR_CRST_SETMASK 1<<HW_FLCFCR_CRST_BITPOS
                            11312 ; 155  |#define HW_FLCFCR_XWT_SETMASK 1<<HW_FLCFCR_XWT_BITPOS
                            11313 ; 156  |#define HW_FLCFCR_RI_SETMASK 1<<HW_FLCFCR_RI_BITPOS
                            11314 ; 157  |#define HW_FLCFCR_IFCE_SETMASK 1<<HW_FLCFCR_IFCE_BITPOS
                            11315 ; 158  |#define HW_FLCFCR_ISCE_SETMASK 1<<HW_FLCFCR_ISCE_BITPOS
                            11316 ; 159  |#define HW_FLCFCR_INCE_SETMASK 1<<HW_FLCFCR_INCE_BITPOS
                            11317 ; 160  |#define HW_FLCFCR_IFCS_SETMASK 1<<HW_FLCFCR_IFCS_BITPOS
                            11318 ; 161  |#define HW_FLCFCR_ISCS_SETMASK 1<<HW_FLCFCR_ISCS_BITPOS
                            11319 ; 162  |#define HW_FLCFCR_INCS_SETMASK 1<<HW_FLCFCR_INCS_BITPOS
                            11320 ; 163  |#define HW_FLCFCR_CFAI_SETMASK 3<<HW_FLCFCR_CFAI_BITPOS
                            11321 ; 164  |#define HW_FLCFCR_XDDI_SETMASK 1<<HW_FLCFCR_XDDI_BITPOS
                            11322 ; 165  |#define HW_FLCFCR_CS_SETMASK 3<<HW_FLCFCR_CS_BITPOS
                            11323 ; 166  |#define HW_FLCFCR_CRE_SETMASK 1<<HW_FLCFCR_CRE_BITPOS
                            11324 ; 167  |#define HW_FLCFCR_VS_SETMASK 3<<HW_FLCFCR_VS_BITPOS
                            11325 ; 168  |#define HW_FLCFCR_DASP_SETMASK 1<<HW_FLCFCR_DASP_BITPOS
                            11326 ; 169  |
                            11327 ; 170  |#define HW_FLCFCR_WP_CLRMASK ~(WORD)HW_FLCFCR_WP_SETMASK
                            11328 ; 171  |#define HW_FLCFCR_CDP_CLRMASK ~(WORD)HW_FLCFCR_CDP_SETMASK
                            11329 ; 172  |#define HW_FLCFCR_SM_CLRMASK ~(WORD)HW_FLCFCR_SM_SETMASK
                            11330 ; 173  |#define HW_FLCFCR_XATTR_CLRMASK ~(WORD)HW_FLCFCR_XATTR_SETMASK
                            11331 ; 174  |#define HW_FLCFCR_CRST_CLRMASK ~(WORD)HW_FLCFCR_CRST_SETMASK
                            11332 ; 175  |#define HW_FLCFCR_XWT_CLRMASK ~(WORD)HW_FLCFCR_XWT_SETMASK
                            11333 ; 176  |#define HW_FLCFCR_RI_CLRMASK ~(WORD)HW_FLCFCR_RI_SETMASK
                            11334 ; 177  |#define HW_FLCFCR_IFCE_CLRMASK ~(WORD)HW_FLCFCR_IFCE_SETMASK
                            11335 ; 178  |#define HW_FLCFCR_ISCE_CLRMASK ~(WORD)HW_FLCFCR_ISCE_SETMASK
                            11336 ; 179  |#define HW_FLCFCR_INCE_CLRMASK ~(WORD)HW_FLCFCR_INCE_SETMASK
                            11337 ; 180  |#define HW_FLCFCR_IFCS_CLRMASK ~(WORD)HW_FLCFCR_IFCS_SETMASK
                            11338 ; 181  |#define HW_FLCFCR_ISCS_CLRMASK ~(WORD)HW_FLCFCR_ISCS_SETMASK
                            11339 ; 182  |#define HW_FLCFCR_INCS_CLRMASK ~(WORD)HW_FLCFCR_INCS_SETMASK
                            11340 ; 183  |#define HW_FLCFCR_CFAI_CLRMASK ~(WORD)HW_FLCFCR_CFAI_SETMASK
                            11341 ; 184  |#define HW_FLCFCR_XDDI_CLRMASK ~(WORD)HW_FLCFCR_XDDI_SETMASK
                            11342 ; 185  |#define HW_FLCFCR_CS_CLRMASK ~(WORD)HW_FLCFCR_CS_SETMASK
                            11343 ; 186  |#define HW_FLCFCR_CRE_CLRMASK ~(WORD)HW_FLCFCR_CRE_SETMASK
                            11344 ; 187  |#define HW_FLCFCR_VS_CLRMASK ~(WORD)HW_FLCFCR_VS_SETMASK
                            11345 ; 188  |#define HW_FLCFCR_DASP_CLRMASK ~(WORD)HW_FLCFCR_DASP_SETMASK
                            11346 ; 189  |
                            11347 ; 190  |
                            11348 ; 191  |/////////////////////////////////////////////////////////////////////////////////
                            11349 ; 192  |//  EMC Flash Compact Flash Timer1 Register (HW_FLCFTMR1R) Bit Definitions
                            11350 ; 193  |
                            11351 ; 194  |typedef union           /* Flash CompactFlash Timer1 Register*/
                            11352 ; 195  |{
                            11353 ; 196  |    struct
                            11354 ; 197  |    {
                            11355 ; 198  |        unsigned TRWSU  :5;
                            11356 ; 199  |        unsigned TRPW   :7;
                            11357 ; 200  |        unsigned TWPW   :7;
                            11358 ; 201  |        unsigned TRWH   :5;
                            11359 ; 202  |    } B;
                            11360 ; 203  |    int I;
                            11361 ; 204  |} flcftmr1r_type;
                            11362 ; 205  |
                            11363 ; 206  |#define HW_FLCFTMR1R_TRWSU_BITPOS 0
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  46

M:ADDR CODE           CYCLES LINE SOURCELINE
                            11364 ; 207  |#define HW_FLCFTMR1R_TRPW_BITPOS 5
                            11365 ; 208  |#define HW_FLCFTMR1R_TWPW_BITPOS 12
                            11366 ; 209  |#define HW_FLCFTMR1R_TRWH_BITPOS 19
                            11367 ; 210  |
                            11368 ; 211  |#define HW_FLCFTMR1R_TRWSU_SETMASK 0x1F<<HW_FLCFTMR1R_TRWSU_BITPOS
                            11369 ; 212  |#define HW_FLCFTMR1R_TRPW_SETMASK 0x7F<<HW_FLCFTMR1R_TRPW_BITPOS
                            11370 ; 213  |#define HW_FLCFTMR1R_TWPW_SETMASK 0x7F<<HW_FLCFTMR1R_TWPW_BITPOS
                            11371 ; 214  |#define HW_FLCFTMR1R_TRWH_SETMASK 0x1F<<HW_FLCFTMR1R_TRWH_BITPOS
                            11372 ; 215  |
                            11373 ; 216  |#define HW_FLCFTMR1R_TRWSU_CLRMASK ~(WORD)HW_FLCFTMR1R_TRWSU_SETMASK
                            11374 ; 217  |#define HW_FLCFTMR1R_TRPW_CLRMASK ~(WORD)HW_FLCFTMR1R_TRPW_SETMASK
                            11375 ; 218  |#define HW_FLCFTMR1R_TWPW_CLRMASK ~(WORD)HW_FLCFTMR1R_TWPW_SETMASK
                            11376 ; 219  |#define HW_FLCFTMR1R_TRWH_CLRMASK ~(WORD)HW_FLCFTMR1R_TRWH_SETMASK
                            11377 ; 220  |
                            11378 ; 221  |
                            11379 ; 222  |/////////////////////////////////////////////////////////////////////////////////
                            11380 ; 223  |//  EMC Flash Compact Flash Timer1 Register (HW_FLCFTMR2R) Bit Definitions
                            11381 ; 224  |
                            11382 ; 225  |typedef union           /* Flash CompactFlash Timer2 Register*/
                            11383 ; 226  |{
                            11384 ; 227  |    struct
                            11385 ; 228  |    {
                            11386 ; 229  |        unsigned TWW    :4;
                            11387 ; 230  |        unsigned TWTO   :10;
                            11388 ; 231  |        unsigned THW    :5; 
                            11389 ; 232  |        unsigned TRAQ   :5;
                            11390 ; 233  |    } B;
                            11391 ; 234  |    int I;
                            11392 ; 235  |} flcftmr2r_type;
                            11393 ; 236  |
                            11394 ; 237  |#define HW_FLCFTMR2R_TWW_BITPOS 0
                            11395 ; 238  |#define HW_FLCFTMR2R_TWTO_BITPOS 4
                            11396 ; 239  |#define HW_FLCFTMR2R_THW_BITPOS 14
                            11397 ; 240  |#define HW_FLCFTMR2R_TRAQ_BITPOS 19
                            11398 ; 241  |
                            11399 ; 242  |#define HW_FLCFTMR2R_TWW_SETMASK 0xF<<HW_FLCFTMR2R_TWW_BITPOS
                            11400 ; 243  |#define HW_FLCFTMR2R_TWTO_SETMASK 0x3FF<<HW_FLCFTMR2R_TWTO_BITPOS
                            11401 ; 244  |#define HW_FLCFTMR2R_THW_SETMASK 0x1F<<HW_FLCFTMR2R_THW_BITPOS
                            11402 ; 245  |#define HW_FLCFTMR2R_TRAQ_SETMASK 0x1F<<HW_FLCFTMR2R_TRAQ_BITPOS
                            11403 ; 246  |
                            11404 ; 247  |#define HW_FLCFTMR2R_TWW_CLRMASK ~(WORD)HW_FLCFTMR2R_TWW_SETMASK
                            11405 ; 248  |#define HW_FLCFTMR2R_TWTO_CLRMASK ~(WORD)HW_FLCFTMR2R_TWTO_SETMASK
                            11406 ; 249  |#define HW_FLCFTMR2R_THW_CLRMASK ~(WORD)HW_FLCFTMR2R_THW_SETMASK
                            11407 ; 250  |#define HW_FLCFTMR2R_TRAQ_CLRMASK ~(WORD)HW_FLCFTMR2R_TRAQ_SETMASK
                            11408 ; 251  |
                            11409 ; 252  |
                            11410 ; 253  |/////////////////////////////////////////////////////////////////////////////////
                            11411 ; 254  |//  EMC Flash SmartMedia Control Register (HW_FLSMCR) Bit Definitions
                            11412 ; 255  |
                            11413 ; 256  |typedef union           /* Flash SmartMedia Control Register*/
                            11414 ; 257  |{
                            11415 ; 258  |    struct
                            11416 ; 259  |    {
                            11417 ; 260  |        unsigned CS     :2;
                            11418 ; 261  |        int SE          :1;
                            11419 ; 262  |        int WP          :1;
                            11420 ; 263  |        int SIZE        :1;
                            11421 ; 264  |        int ICMD        :8;
                            11422 ; 265  |        int TOIE        :1;
                            11423 ; 266  |        int BPIE        :1;
                            11424 ; 267  |        int TOIRQ       :1;
                            11425 ; 268  |        int BPIRQ       :1;
                            11426 ; 269  |    } B;
                            11427 ; 270  |    int I;
                            11428 ; 271  |} flsmcr_type;
                            11429 ; 272  |
                            11430 ; 273  |#define HW_FLSMCR_CS_BITPOS 0
                            11431 ; 274  |#define HW_FLSMCR_SE_BITPOS 2
                            11432 ; 275  |#define HW_FLSMCR_WP_BITPOS 3
                            11433 ; 276  |#define HW_FLSMCR_SIZE_BITPOS 4
                            11434 ; 277  |#define HW_FLSMCR_ICMD_BITPOS 5
                            11435 ; 278  |#define HW_FLSMCR_TOIE_BITPOS 13
                            11436 ; 279  |#define HW_FLSMCR_BPIE_BITPOS 14
                            11437 ; 280  |#define HW_FLSMCR_TOIRQ_BITPOS 15
                            11438 ; 281  |#define HW_FLSMCR_BPIRQ_BITPOS 16
                            11439 ; 282  |
                            11440 ; 283  |#define HW_FLSMCR_CS_SETMASK 1<<HW_FLSMCR_CS_BITPOS
                            11441 ; 284  |#define HW_FLSMCR_SE_SETMASK 1<<HW_FLSMCR_SE_BITPOS
                            11442 ; 285  |#define HW_FLSMCR_WP_SETMASK 1<<HW_FLSMCR_WP_BITPOS
                            11443 ; 286  |#define HW_FLSMCR_SIZE_SETMASK 1<<HW_FLSMCR_SIZE_BITPOS
                            11444 ; 287  |#define HW_FLSMCR_ICMD_SETMASK (0xFF)<<HW_FLSMCR_ICMD_BITPOS
                            11445 ; 288  |#define HW_FLSMCR_TOIE_SETMASK 1<<HW_FLSMCR_TOIE_BITPOS
                            11446 ; 289  |#define HW_FLSMCR_BPIE_SETMASK 1<<HW_FLSMCR_BPIE_BITPOS
                            11447 ; 290  |#define HW_FLSMCR_TOIRQ_SETMASK 1<<HW_FLSMCR_TOIRQ_BITPOS
                            11448 ; 291  |#define HW_FLSMCR_BPIRQ_SETMASK 1<<HW_FLSMCR_BPIRQ_BITPOS
                            11449 ; 292  |
                            11450 ; 293  |#define HW_FLSMCR_SE_ASSERT_SETMASK 0x000000
                            11451 ; 294  |#define HW_FLSMCR_SE_DEASSERT_SETMASK 0x000004
                            11452 ; 295  |#define HW_FLSMCR_WP_ASSERT_SETMASK 0x000000
                            11453 ; 296  |#define HW_FLSMCR_WP_DEASSERT_SETMASK 0x000008
                            11454 ; 297  |#define HW_FLSMCR_SIZE_SMALL_SETMASK 0x000000
                            11455 ; 298  |#define HW_FLSMCR_SIZE_LARGE_SETMASK 0x000010
                            11456 ; 299  |#define HW_FLSMCR_ICMD_RESET_SETMASK 0x001FE0
                            11457 ; 300  |#define HW_FLSMCR_ICMD_READ_STATUS_SETMASK 0x000E00
                            11458 ; 301  |#define HW_FLSMCR_ICMD_BLOCK_ERASE_SETMASK 0x000C00
                            11459 ; 302  |#define HW_FLSMCR_ICMD_ERASE_SETMASK 0x001A00
                            11460 ; 303  |#define HW_FLSMCR_ICMD_RP_FIRST_SETMASK 0x000000
                            11461 ; 304  |#define HW_FLSMCR_ICMD_RP_SECOND_SETMASK 0x000020
                            11462 ; 305  |#define HW_FLSMCR_ICMD_RP_SPARE_SETMASK 0x000A00
                            11463 ; 306  |#define HW_FLSMCR_ICMD_READ_ID_SETMASK 0x001200
                            11464 ; 307  |
                            11465 ; 308  |#define HW_FLSMCR_CS_CLRMASK ~(WORD)HW_FLSMCR_CS_SETMASK
                            11466 ; 309  |#define HW_FLSMCR_SE_CLRMASK ~(WORD)HW_FLSMCR_SE_SETMASK
                            11467 ; 310  |#define HW_FLSMCR_WP_CLRMASK ~(WORD)HW_FLSMCR_WP_SETMASK
                            11468 ; 311  |#define HW_FLSMCR_SIZE_CLRMASK ~(WORD)HW_FLSMCR_SIZE_SETMASK
                            11469 ; 312  |#define HW_FLSMCR_ICMD_CLRMASK ~(WORD)HW_FLSMCR_ICMD_SETMASK
                            11470 ; 313  |#define HW_FLSMCR_TOIE_CLRMASK ~(WORD)HW_FLSMCR_TOIE_SETMASK
                            11471 ; 314  |#define HW_FLSMCR_BPIE_CLRMASK ~(WORD)HW_FLSMCR_BPIE_SETMASK
                            11472 ; 315  |#define HW_FLSMCR_TOIRQ_CLRMASK ~(WORD)HW_FLSMCR_TOIRQ_SETMASK
                            11473 ; 316  |#define HW_FLSMCR_BPIRQ_CLRMASK ~(WORD)HW_FLSMCR_BPIRQ_SETMASK
                            11474 ; 317  |
                            11475 ; 318  |
                            11476 ; 319  |/////////////////////////////////////////////////////////////////////////////////
                            11477 ; 320  |//  EMC Flash SmartMedia Timer1 Register (HW_FLSMTMR1R) Bit Definitions
                            11478 ; 321  |
                            11479 ; 322  |typedef union           /* Flash SmartMedia Timer1 Register*/
                            11480 ; 323  |{
                            11481 ; 324  |    struct
                            11482 ; 325  |    {
                            11483 ; 326  |        unsigned TRWSU  :5;
                            11484 ; 327  |        unsigned TRPW   :6;
                            11485 ; 328  |        unsigned TWPW   :6;
                            11486 ; 329  |        unsigned TRWH   :5;
                            11487 ; 330  |    } B;
                            11488 ; 331  |    int I;
                            11489 ; 332  |} flsmtmr1r_type;
                            11490 ; 333  |
                            11491 ; 334  |#define HW_FLSMTMR1R_TRWSU_BITPOS 0
                            11492 ; 335  |#define HW_FLSMTMR1R_TRPW_BITPOS 5
                            11493 ; 336  |#define HW_FLSMTMR1R_TWPW_BITPOS 11
                            11494 ; 337  |#define HW_FLSMTMR1R_TRWH_BITPOS 17
                            11495 ; 338  |
                            11496 ; 339  |#define HW_FLSMTMR1R_TRWSU_SETMASK 0x1F<<HW_FLSMTMR1R_TRWSU_BITPOS
                            11497 ; 340  |#define HW_FLSMTMR1R_TRPW_SETMASK 0x3F<<HW_FLSMTMR1R_TRPW_BITPOS
                            11498 ; 341  |#define HW_FLSMTMR1R_TWPW_SETMASK 0x3F<<HW_FLSMTMR1R_TWPW_BITPOS
                            11499 ; 342  |#define HW_FLSMTMR1R_TRWH_SETMASK 0x1F<<HW_FLSMTMR1R_TRWH_BITPOS
                            11500 ; 343  |
                            11501 ; 344  |#define HW_FLSMTMR1R_TRWSU_CLRMASK ~(WORD)HW_FLSMTMR1R_TRWSU_SETMASK
                            11502 ; 345  |#define HW_FLSMTMR1R_TRPW_CLRMASK ~(WORD)HW_FLSMTMR1R_TRPW_SETMASK
                            11503 ; 346  |#define HW_FLSMTMR1R_TWPW_CLRMASK ~(WORD)HW_FLSMTMR1R_TWPW_SETMASK
                            11504 ; 347  |#define HW_FLSMTMR1R_TRWH_CLRMASK ~(WORD)HW_FLSMTMR1R_TRWH_SETMASK
                            11505 ; 348  |
                            11506 ; 349  |
                            11507 ; 350  |/////////////////////////////////////////////////////////////////////////////////
                            11508 ; 351  |//  EMC Flash SmartMedia Timer2 Register (HW_FLSMTMR2R) Bit Definitions
                            11509 ; 352  |
                            11510 ; 353  |typedef union           /* Flash SmartMedia Timer2 Register*/
                            11511 ; 354  |{
                            11512 ; 355  |    struct
                            11513 ; 356  |    {
                            11514 ; 357  |        unsigned TWT    :6;
                            11515 ; 358  |        unsigned TWTO   :18;
                            11516 ; 359  |    } B;
                            11517 ; 360  |    int I;
                            11518 ; 361  |} flsmtmr2r_type;
                            11519 ; 362  |
                            11520 ; 363  |#define HW_FLSMTMR2R_TWT_BITPOS 0
                            11521 ; 364  |#define HW_FLSMTMR2R_TWTO_BITPOS 6
                            11522 ; 365  |
                            11523 ; 366  |#define HW_FLSMTMR2R_TWT_SETMASK 0x3F<<HW_FLSMTMR2R_TWT_BITPOS
                            11524 ; 367  |#define HW_FLSMTMR2R_TWTO_SETMASK 0x3FF<<HW_FLSMTMR2R_TWTO_BITPOS
                            11525 ; 368  |
                            11526 ; 369  |#define HW_FLSMTMR2R_TWT_CLRMASK ~(WORD)HW_FLSMTMR2R_TWT_SETMASK
                            11527 ; 370  |#define HW_FLSMTMR2R_TWTO_CLRMASK ~(WORD)HW_FLSMTMR2R_TWTO_SETMASK
                            11528 ; 371  |
                            11529 ; 372  |/*//////////////////////////////////////////////////////////////////////////////
                            11530 ; 373  |  //  EMC Flash Control Status Register2 (HW_FLCR2) Bit Definitions     */
                            11531 ; 374  |typedef union 
                            11532 ; 375  |{
                            11533 ; 376  |  struct
                            11534 ; 377  |  {
                            11535 ; 378  |    unsigned ASEL     :2;        /* Memory Select */
                            11536 ; 379  |    unsigned RA       :1;        /* Right Align word into 24bit memory for True IDE  xfers */
                            11537 ; 380  |    unsigned LA       :1;        /* Left  Align word into 24bit memory for True IDE  xfers */
                            11538 ; 381  |    unsigned NEGDMA   :1;        /* Inverts data from Flash to memory */
                            11539 ; 382  |    unsigned NEGFL    :1;        /* Inverts data from memory to Flash */
                            11540 ; 383  |    unsigned CLKOFF   :1;        /* Power down - turns clk off */
                            11541 ; 384  |    int PAD0          :17;    
                            11542 ; 385  |  } B;
                            11543 ; 386  |  int I;
                            11544 ; 387  |} flcr2_type;
                            11545 ; 388  |
                            11546 ; 389  |/////////////////////////////////////////////////////////////////////////////////
                            11547 ; 390  |//  EMC Flash SmartMedia Status Register (HW_FLSMSR) Bit Definitions
                            11548 ; 391  |#define HW_FLSMSR_RDY_BITPOS 0
                            11549 ; 392  |#define HW_FLSMSR_BUSY_BITPOS 7
                            11550 ; 393  |
                            11551 ; 394  |#define HW_FLCR      (*(volatile flcr_type      _X*) (HW_EMC_BASEADDR))    /* EMC Flash Control Register */
                            11552 ; 395  |#define HW_FLSALR    (*(volatile flsalr_type    _X*) (HW_EMC_BASEADDR+1))  /* EMC Flash Start Address Low Register */
                            11553 ; 396  |#define HW_FLSAHR    (*(volatile flsahr_type    _X*) (HW_EMC_BASEADDR+2))  /* EMC Flash Start Address High Register */
                            11554 ; 397  |#define HW_FLSSMPR   (*(volatile flssmpr_type   _X*) (HW_EMC_BASEADDR+3))  /*  */
                            11555 ; 398  |#define HW_FLCR2     (*(volatile flcr2_type     _X*) (HW_EMC_BASEADDR+4))  /* EMC Flash Control Register2 */
                            11556 ; 399  |#define HW_FLCFCR    (*(volatile flcfcr_type    _X*) (HW_EMC_BASEADDR+8))  /* EMC Flash CompactFlash Control Register*/
                            11557 ; 400  |#define HW_FLCFTMR1R (*(volatile flcftmr1r_type _X*) (HW_EMC_BASEADDR+9))  /* EMC Flash Compact Flash Timer1 Register*/
                            11558 ; 401  |#define HW_FLCFTMR2R (*(volatile flcftmr2r_type _X*) (HW_EMC_BASEADDR+10)) /* EMC Flash Compact Flash Timer2 Register*/
                            11559 ; 402  |#define HW_FLSMCR    (*(volatile flsmcr_type    _X*) (HW_EMC_BASEADDR+16)) /* EMC Flash SmartMedia Control Register*/
                            11560 ; 403  |#define HW_FLSMTMR1R (*(volatile flsmtmr1r_type _X*) (HW_EMC_BASEADDR+17)) /* EMC Flash SmartMedia Timer1 Register*/
                            11561 ; 404  |#define HW_FLSMTMR2R (*(volatile flsmtmr2r_type _X*) (HW_EMC_BASEADDR+18)) /* EMC Flash SmartMedia Timer2 Register*/
                            11562 ; 405  |#define HW_FLSMSR    (*(volatile flssmsr_type   _X*) (HW_EMC_BASEADDR+19)) /*  */
                            11563 ; 406  |
                            11564 ; 407  |//*********************  REGISTER ALIAS DEFINES TO MATCH LEGACY CODE *******************************
                            11565 ; 408  |// The following defines were added to match regs3410.inc definition to build SDK2XXX code without needing 
                            11566 ; 409  |// to update the actual files. Only the defines needed to build SDK2.400 were added.
                            11567 ; 410  |
                            11568 ; 411  |#define HW_FLC2R HW_EMC_BASEADDR+4
                            11569 ; 412  |
                            11570 ; 413  |#endif
                            11571 ; 414  |
                            11572 
                            11574 
                            11575 ; 22   |#include "regsgpio.h"
                            11576 
                            11578 
                            11579 ; 1    |#if !(defined(__REGS_GPIO_INC))
                            11580 ; 2    |#define __REGS_GPIO_INC 1
                            11581 ; 3    |
                            11582 ; 4    |#include "types.h"
                            11583 
                            11585 
                            11586 ; 1    |////////////////////////////////////////////////////////////////////////////////
                            11587 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                            11588 ; 3    |//
                            11589 ; 4    |// Filename: types.h
                            11590 ; 5    |// Description: Standard data types
                            11591 ; 6    |////////////////////////////////////////////////////////////////////////////////
                            11592 ; 7    |
                            11593 ; 8    |#ifndef _TYPES_H
                            11594 ; 9    |#define _TYPES_H
                            11595 ; 10   |
                            11596 ; 11   |// TODO:  move this outta here!
                            11597 ; 12   |#if !defined(NOERROR)
                            11598 ; 13   |#define NOERROR 0
                            11599 ; 14   |#define SUCCESS 0
                            11600 ; 15   |#endif 
                            11601 ; 16   |#if !defined(SUCCESS)
                            11602 ; 17   |#define SUCCESS  0
                            11603 ; 18   |#endif
                            11604 ; 19   |#if !defined(ERROR)
                            11605 ; 20   |#define ERROR   -1
                            11606 ; 21   |#endif
                            11607 ; 22   |#if !defined(FALSE)
                            11608 ; 23   |#define FALSE 0
                            11609 ; 24   |#endif
                            11610 ; 25   |#if !defined(TRUE)
                            11611 ; 26   |#define TRUE  1
                            11612 ; 27   |#endif
                            11613 ; 28   |
                            11614 ; 29   |#if !defined(NULL)
                            11615 ; 30   |#define NULL 0
                            11616 ; 31   |#endif
                            11617 ; 32   |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  47

M:ADDR CODE           CYCLES LINE SOURCELINE
                            11618 ; 33   |#define MAX_INT     0x7FFFFF
                            11619 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                            11620 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                            11621 ; 36   |#define MAX_ULONG   (-1) 
                            11622 ; 37   |
                            11623 ; 38   |#define WORD_SIZE   24              // word size in bits
                            11624 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                            11625 ; 40   |
                            11626 ; 41   |
                            11627 ; 42   |#define BYTE    unsigned char       // btVarName
                            11628 ; 43   |#define CHAR    signed char         // cVarName
                            11629 ; 44   |#define USHORT  unsigned short      // usVarName
                            11630 ; 45   |#define SHORT   unsigned short      // sVarName
                            11631 ; 46   |#define WORD    unsigned int        // wVarName
                            11632 ; 47   |#define INT     signed int          // iVarName
                            11633 ; 48   |#define DWORD   unsigned long       // dwVarName
                            11634 ; 49   |#define LONG    signed long         // lVarName
                            11635 ; 50   |#define BOOL    unsigned int        // bVarName
                            11636 ; 51   |#define FRACT   _fract              // frVarName
                            11637 ; 52   |#define LFRACT  long _fract         // lfrVarName
                            11638 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                            11639 ; 54   |#define FLOAT   float               // fVarName
                            11640 ; 55   |#define DBL     double              // dVarName
                            11641 ; 56   |#define ENUM    enum                // eVarName
                            11642 ; 57   |#define CMX     _complex            // cmxVarName
                            11643 ; 58   |typedef WORD UCS3;                   // 
                            11644 ; 59   |
                            11645 ; 60   |#define UINT16  unsigned short
                            11646 ; 61   |#define UINT8   unsigned char   
                            11647 ; 62   |#define UINT32  unsigned long
                            11648 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port exisiting code to only use 48 bit
                            11649 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port exisiting code to only use 48 bit
                            11650 ; 65   |#define WCHAR   UINT16
                            11651 ; 66   |
                            11652 ; 67   |//UINT128 is 16 bytes or 6 words
                            11653 ; 68   |typedef struct UINT128_3500 {   
                            11654 ; 69   |    int val[6];     
                            11655 ; 70   |} UINT128_3500;
                            11656 ; 71   |
                            11657 ; 72   |#define UINT128   UINT128_3500
                            11658 ; 73   |
                            11659 ; 74   |// Little endian word packed byte strings:   
                            11660 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            11661 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            11662 ; 77   |// Little endian word packed byte strings:   
                            11663 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            11664 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            11665 ; 80   |
                            11666 ; 81   |// Declare Memory Spaces To Use When Coding
                            11667 ; 82   |// A. Sector Buffers
                            11668 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                            11669 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                            11670 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                            11671 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                            11672 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                            11673 ; 88   |// B. Media DDI Memory
                            11674 ; 89   |#define MEDIA_DDI_MEM _Y
                            11675 ; 90   |
                            11676 ; 91   |
                            11677 ; 92   |
                            11678 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                            11679 ; 94   |// Examples of circular pointers:
                            11680 ; 95   |//    INT CIRC cpiVarName
                            11681 ; 96   |//    DWORD CIRC cpdwVarName
                            11682 ; 97   |
                            11683 ; 98   |#define RETCODE INT                 // rcVarName
                            11684 ; 99   |
                            11685 ; 100  |// generic bitfield structure
                            11686 ; 101  |struct Bitfield {
                            11687 ; 102  |    unsigned int B0  :1;
                            11688 ; 103  |    unsigned int B1  :1;
                            11689 ; 104  |    unsigned int B2  :1;
                            11690 ; 105  |    unsigned int B3  :1;
                            11691 ; 106  |    unsigned int B4  :1;
                            11692 ; 107  |    unsigned int B5  :1;
                            11693 ; 108  |    unsigned int B6  :1;
                            11694 ; 109  |    unsigned int B7  :1;
                            11695 ; 110  |    unsigned int B8  :1;
                            11696 ; 111  |    unsigned int B9  :1;
                            11697 ; 112  |    unsigned int B10 :1;
                            11698 ; 113  |    unsigned int B11 :1;
                            11699 ; 114  |    unsigned int B12 :1;
                            11700 ; 115  |    unsigned int B13 :1;
                            11701 ; 116  |    unsigned int B14 :1;
                            11702 ; 117  |    unsigned int B15 :1;
                            11703 ; 118  |    unsigned int B16 :1;
                            11704 ; 119  |    unsigned int B17 :1;
                            11705 ; 120  |    unsigned int B18 :1;
                            11706 ; 121  |    unsigned int B19 :1;
                            11707 ; 122  |    unsigned int B20 :1;
                            11708 ; 123  |    unsigned int B21 :1;
                            11709 ; 124  |    unsigned int B22 :1;
                            11710 ; 125  |    unsigned int B23 :1;
                            11711 ; 126  |};
                            11712 ; 127  |
                            11713 ; 128  |union BitInt {
                            11714 ; 129  |        struct Bitfield B;
                            11715 ; 130  |        int        I;
                            11716 ; 131  |};
                            11717 ; 132  |
                            11718 ; 133  |#define MAX_MSG_LENGTH 10
                            11719 ; 134  |struct CMessage
                            11720 ; 135  |{
                            11721 ; 136  |        unsigned int m_uLength;
                            11722 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                            11723 ; 138  |};
                            11724 ; 139  |
                            11725 ; 140  |typedef struct {
                            11726 ; 141  |    WORD m_wLength;
                            11727 ; 142  |    WORD m_wMessage;
                            11728 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                            11729 ; 144  |} Message;
                            11730 ; 145  |
                            11731 ; 146  |struct MessageQueueDescriptor
                            11732 ; 147  |{
                            11733 ; 148  |        int *m_pBase;
                            11734 ; 149  |        int m_iModulo;
                            11735 ; 150  |        int m_iSize;
                            11736 ; 151  |        int *m_pHead;
                            11737 ; 152  |        int *m_pTail;
                            11738 ; 153  |};
                            11739 ; 154  |
                            11740 ; 155  |struct ModuleEntry
                            11741 ; 156  |{
                            11742 ; 157  |    int m_iSignaledEventMask;
                            11743 ; 158  |    int m_iWaitEventMask;
                            11744 ; 159  |    int m_iResourceOfCode;
                            11745 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                            11746 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescriptor *);
                            11747 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                            11748 ; 163  |    int m_uTimeOutHigh;
                            11749 ; 164  |    int m_uTimeOutLow;
                            11750 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                            11751 ; 166  |};
                            11752 ; 167  |
                            11753 ; 168  |union WaitMask{
                            11754 ; 169  |    struct B{
                            11755 ; 170  |        unsigned int m_bNone     :1;
                            11756 ; 171  |        unsigned int m_bMessage  :1;
                            11757 ; 172  |        unsigned int m_bTimer    :1;
                            11758 ; 173  |        unsigned int m_bButton   :1;
                            11759 ; 174  |    } B;
                            11760 ; 175  |    int I;
                            11761 ; 176  |} ;
                            11762 ; 177  |
                            11763 ; 178  |
                            11764 ; 179  |struct Button {
                            11765 ; 180  |        WORD wButtonEvent;
                            11766 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                            11767 ; 182  |};
                            11768 ; 183  |
                            11769 ; 184  |struct Message {
                            11770 ; 185  |        WORD wMsgLength;
                            11771 ; 186  |        WORD wMsgCommand;
                            11772 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                            11773 ; 188  |};
                            11774 ; 189  |
                            11775 ; 190  |union EventTypes {
                            11776 ; 191  |        struct CMessage msg;
                            11777 ; 192  |        struct Button Button ;
                            11778 ; 193  |        struct Message Message;
                            11779 ; 194  |};
                            11780 ; 195  |
                            11781 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                            11782 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                            11783 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                            11784 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                            11785 ; 200  |
                            11786 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                            11787 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                            11788 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                            11789 ; 204  |
                            11790 ; 205  |#if DEBUG
                            11791 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                            11792 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                            11793 ; 208  |#else 
                            11794 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rather than halt or reset. 
                            11795 ; 210  |#define DebugBuildAssert(x)    
                            11796 ; 211  |#endif
                            11797 ; 212  |
                            11798 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                            11799 ; 214  |//  #pragma asm
                            11800 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                            11801 ; 216  |//  #pragma endasm
                            11802 ; 217  |
                            11803 ; 218  |
                            11804 ; 219  |#ifdef COLOR_262K
                            11805 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b)) >> 2)    //262k
                            11806 ; 221  |#elif defined(COLOR_65K)
                            11807 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)) >> 3)  //65k
                            11808 ; 223  |#else
                            11809 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >> 4)
                            11810 ; 225  |#endif
                            11811 ; 226  |    
                            11812 ; 227  |#endif // #ifndef _TYPES_H
                            11813 
                            11815 
                            11816 ; 5    |
                            11817 ; 6    |/////////////////////////////////////////////////////////////////////////////////
                            11818 ; 7    |//  Interrupt Collector Registers
                            11819 ; 8    |/////////////////////////////////////////////////////////////////////////////////
                            11820 ; 9    |
                            11821 ; 10   |#define HW_GPIO_BASEADDR 0xF400
                            11822 ; 11   |
                            11823 ; 12   |#define HW_GPB0_BASEADDR HW_GPIO_BASEADDR
                            11824 ; 13   |#define HW_GPB1_BASEADDR HW_GPIO_BASEADDR+0x10
                            11825 ; 14   |#define HW_GPB2_BASEADDR HW_GPIO_BASEADDR+0x20
                            11826 ; 15   |#define HW_GPB3_BASEADDR HW_GPIO_BASEADDR+0x30
                            11827 ; 16   |
                            11828 ; 17   |#define HW_GPB0_BLOCKNUM 0
                            11829 ; 18   |#define HW_GPB1_BLOCKNUM 1
                            11830 ; 19   |#define HW_GPB2_BLOCKNUM 2
                            11831 ; 20   |#define HW_GPB3_BLOCKNUM 3
                            11832 ; 21   |
                            11833 ; 22   |#define HW_GPB_GPENR 0
                            11834 ; 23   |#define HW_GPB_GPDOR 1
                            11835 ; 24   |#define HW_GPB_GPDIR 2
                            11836 ; 25   |#define HW_GPB_GPDOER 3
                            11837 ; 26   |#define HW_GPB_GPIPENR 4
                            11838 ; 27   |#define HW_GPB_GPIENR 5
                            11839 ; 28   |#define HW_GPB_GPILVLR 6
                            11840 ; 29   |#define HW_GPB_GPIPOLR 7
                            11841 ; 30   |#define HW_GPB_GPISTATR 8
                            11842 ; 31   |#define HW_GPB_GPPWR 9
                            11843 ; 32   |#define HW_GPB_GP8MA 10
                            11844 ; 33   |
                            11845 ; 34   |
                            11846 ; 35   |
                            11847 ; 36   |/////////////////////////////////////////////////////////////////////////////////
                            11848 ; 37   |//  GPIO Register Bit Positions
                            11849 ; 38   |typedef union               /* GPIO Pin Register Bank 0 */
                            11850 ; 39   |{
                            11851 ; 40   |    struct Bitfield B;      // Bitfield is generic structure B0 - B23 in types.h
                            11852 ; 41   |    unsigned int I;
                            11853 ; 42   |    unsigned int U;
                            11854 ; 43   |} gpr_type;
                            11855 ; 44   |
                            11856 ; 45   |#define HW_GP_B0_BITPOS 0
                            11857 ; 46   |#define HW_GP_B1_BITPOS 1
                            11858 ; 47   |#define HW_GP_B2_BITPOS 2
                            11859 ; 48   |#define HW_GP_B3_BITPOS 3
                            11860 ; 49   |#define HW_GP_B4_BITPOS 4
                            11861 ; 50   |#define HW_GP_B5_BITPOS 5
                            11862 ; 51   |#define HW_GP_B6_BITPOS 6
                            11863 ; 52   |#define HW_GP_B7_BITPOS 7
                            11864 ; 53   |#define HW_GP_B8_BITPOS 8
                            11865 ; 54   |#define HW_GP_B9_BITPOS 9
                            11866 ; 55   |#define HW_GP_B10_BITPOS 10
                            11867 ; 56   |#define HW_GP_B11_BITPOS 11
                            11868 ; 57   |#define HW_GP_B12_BITPOS 12
                            11869 ; 58   |#define HW_GP_B13_BITPOS 13
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  48

M:ADDR CODE           CYCLES LINE SOURCELINE
                            11870 ; 59   |#define HW_GP_B14_BITPOS 14
                            11871 ; 60   |#define HW_GP_B15_BITPOS 15
                            11872 ; 61   |#define HW_GP_B16_BITPOS 16
                            11873 ; 62   |#define HW_GP_B17_BITPOS 17
                            11874 ; 63   |#define HW_GP_B18_BITPOS 18
                            11875 ; 64   |#define HW_GP_B19_BITPOS 19
                            11876 ; 65   |#define HW_GP_B20_BITPOS 20
                            11877 ; 66   |#define HW_GP_B21_BITPOS 21
                            11878 ; 67   |#define HW_GP_B22_BITPOS 22
                            11879 ; 68   |#define HW_GP_B23_BITPOS 23
                            11880 ; 69   |
                            11881 ; 70   |#define HW_GP_B0_SETMASK (1<<HW_GP_B0_BITPOS)
                            11882 ; 71   |#define HW_GP_B1_SETMASK (1<<HW_GP_B1_BITPOS)
                            11883 ; 72   |#define HW_GP_B2_SETMASK (1<<HW_GP_B2_BITPOS)
                            11884 ; 73   |#define HW_GP_B3_SETMASK (1<<HW_GP_B3_BITPOS)
                            11885 ; 74   |#define HW_GP_B4_SETMASK (1<<HW_GP_B4_BITPOS)
                            11886 ; 75   |#define HW_GP_B5_SETMASK (1<<HW_GP_B5_BITPOS)
                            11887 ; 76   |#define HW_GP_B6_SETMASK (1<<HW_GP_B6_BITPOS)
                            11888 ; 77   |#define HW_GP_B7_SETMASK (1<<HW_GP_B7_BITPOS)
                            11889 ; 78   |#define HW_GP_B8_SETMASK (1<<HW_GP_B8_BITPOS)
                            11890 ; 79   |#define HW_GP_B9_SETMASK (1<<HW_GP_B9_BITPOS)
                            11891 ; 80   |#define HW_GP_B10_SETMASK (1<<HW_GP_B10_BITPOS)
                            11892 ; 81   |#define HW_GP_B11_SETMASK (1<<HW_GP_B11_BITPOS)
                            11893 ; 82   |#define HW_GP_B12_SETMASK (1<<HW_GP_B12_BITPOS)
                            11894 ; 83   |#define HW_GP_B13_SETMASK (1<<HW_GP_B13_BITPOS)
                            11895 ; 84   |#define HW_GP_B14_SETMASK (1<<HW_GP_B14_BITPOS)
                            11896 ; 85   |#define HW_GP_B15_SETMASK (1<<HW_GP_B15_BITPOS)
                            11897 ; 86   |#define HW_GP_B16_SETMASK (1<<HW_GP_B16_BITPOS)
                            11898 ; 87   |#define HW_GP_B17_SETMASK (1<<HW_GP_B17_BITPOS)
                            11899 ; 88   |#define HW_GP_B18_SETMASK (1<<HW_GP_B18_BITPOS)
                            11900 ; 89   |#define HW_GP_B19_SETMASK (1<<HW_GP_B19_BITPOS)
                            11901 ; 90   |#define HW_GP_B20_SETMASK (1<<HW_GP_B20_BITPOS)
                            11902 ; 91   |#define HW_GP_B21_SETMASK (1<<HW_GP_B21_BITPOS)
                            11903 ; 92   |#define HW_GP_B22_SETMASK (1<<HW_GP_B22_BITPOS)
                            11904 ; 93   |#define HW_GP_B23_SETMASK (1<<HW_GP_B23_BITPOS)
                            11905 ; 94   |
                            11906 ; 95   |#define HW_GP_B0_CLRMASK (~(WORD)HW_GP_B0_SETMASK)
                            11907 ; 96   |#define HW_GP_B1_CLRMASK (~(WORD)HW_GP_B1_SETMASK)
                            11908 ; 97   |#define HW_GP_B2_CLRMASK (~(WORD)HW_GP_B2_SETMASK)
                            11909 ; 98   |#define HW_GP_B3_CLRMASK (~(WORD)HW_GP_B3_SETMASK)
                            11910 ; 99   |#define HW_GP_B4_CLRMASK (~(WORD)HW_GP_B4_SETMASK)
                            11911 ; 100  |#define HW_GP_B5_CLRMASK (~(WORD)HW_GP_B5_SETMASK)
                            11912 ; 101  |#define HW_GP_B6_CLRMASK (~(WORD)HW_GP_B6_SETMASK)
                            11913 ; 102  |#define HW_GP_B7_CLRMASK (~(WORD)HW_GP_B7_SETMASK)
                            11914 ; 103  |#define HW_GP_B8_CLRMASK (~(WORD)HW_GP_B8_SETMASK)
                            11915 ; 104  |#define HW_GP_B9_CLRMASK (~(WORD)HW_GP_B9_SETMASK)
                            11916 ; 105  |#define HW_GP_B10_CLRMASK (~(WORD)HW_GP_B10_SETMASK)
                            11917 ; 106  |#define HW_GP_B11_CLRMASK (~(WORD)HW_GP_B11_SETMASK)
                            11918 ; 107  |#define HW_GP_B12_CLRMASK (~(WORD)HW_GP_B12_SETMASK)
                            11919 ; 108  |#define HW_GP_B13_CLRMASK (~(WORD)HW_GP_B13_SETMASK)
                            11920 ; 109  |#define HW_GP_B14_CLRMASK (~(WORD)HW_GP_B14_SETMASK)
                            11921 ; 110  |#define HW_GP_B15_CLRMASK (~(WORD)HW_GP_B15_SETMASK)
                            11922 ; 111  |#define HW_GP_B16_CLRMASK (~(WORD)HW_GP_B16_SETMASK)
                            11923 ; 112  |#define HW_GP_B17_CLRMASK (~(WORD)HW_GP_B17_SETMASK)
                            11924 ; 113  |#define HW_GP_B18_CLRMASK (~(WORD)HW_GP_B18_SETMASK)
                            11925 ; 114  |#define HW_GP_B19_CLRMASK (~(WORD)HW_GP_B19_SETMASK)
                            11926 ; 115  |#define HW_GP_B20_CLRMASK (~(WORD)HW_GP_B20_SETMASK)
                            11927 ; 116  |#define HW_GP_B21_CLRMASK (~(WORD)HW_GP_B21_SETMASK)
                            11928 ; 117  |#define HW_GP_B22_CLRMASK (~(WORD)HW_GP_B22_SETMASK)
                            11929 ; 118  |#define HW_GP_B23_CLRMASK (~(WORD)HW_GP_B23_SETMASK)
                            11930 ; 119  |
                            11931 ; 120  |/////////////////////////////////////////////////////////////////////////////////
                            11932 ; 121  |//  GPIO 8mA Register Bit Positions
                            11933 ; 122  |#define HW_GP8MA_B7_B0_BITPOS 0
                            11934 ; 123  |#define HW_GP8MA_B15_B8_BITPOS 1
                            11935 ; 124  |#define HW_GP8MA_B23_B16_BITPOS 2
                            11936 ; 125  |#define HW_GP8MA_CLK_GATE_BITPOS 23
                            11937 ; 126  |
                            11938 ; 127  |
                            11939 ; 128  |/////////////////////////////////////////////////////////////////////////////////
                            11940 ; 129  |//  Logical GPIO numbers
                            11941 ; 130  |#define HW_GPIO_000 0
                            11942 ; 131  |#define HW_GPIO_001 1
                            11943 ; 132  |#define HW_GPIO_002 2
                            11944 ; 133  |#define HW_GPIO_003 3
                            11945 ; 134  |#define HW_GPIO_004 4
                            11946 ; 135  |#define HW_GPIO_005 5
                            11947 ; 136  |#define HW_GPIO_006 6
                            11948 ; 137  |#define HW_GPIO_007 7
                            11949 ; 138  |#define HW_GPIO_008 8
                            11950 ; 139  |#define HW_GPIO_009 9
                            11951 ; 140  |#define HW_GPIO_010 10
                            11952 ; 141  |#define HW_GPIO_011 11
                            11953 ; 142  |#define HW_GPIO_012 12
                            11954 ; 143  |#define HW_GPIO_013 13
                            11955 ; 144  |#define HW_GPIO_014 14
                            11956 ; 145  |#define HW_GPIO_015 15
                            11957 ; 146  |#define HW_GPIO_016 16
                            11958 ; 147  |#define HW_GPIO_017 17
                            11959 ; 148  |#define HW_GPIO_018 18
                            11960 ; 149  |#define HW_GPIO_019 19
                            11961 ; 150  |#define HW_GPIO_020 20
                            11962 ; 151  |#define HW_GPIO_021 21
                            11963 ; 152  |#define HW_GPIO_022 22
                            11964 ; 153  |#define HW_GPIO_023 23
                            11965 ; 154  |#define HW_GPIO_024 24
                            11966 ; 155  |#define HW_GPIO_025 25
                            11967 ; 156  |#define HW_GPIO_026 26
                            11968 ; 157  |#define HW_GPIO_027 27
                            11969 ; 158  |#define HW_GPIO_028 28
                            11970 ; 159  |#define HW_GPIO_029 29
                            11971 ; 160  |#define HW_GPIO_030 30
                            11972 ; 161  |#define HW_GPIO_031 31
                            11973 ; 162  |#define HW_GPIO_032 32
                            11974 ; 163  |#define HW_GPIO_033 33
                            11975 ; 164  |#define HW_GPIO_034 34
                            11976 ; 165  |#define HW_GPIO_035 35
                            11977 ; 166  |#define HW_GPIO_036 36
                            11978 ; 167  |#define HW_GPIO_037 37
                            11979 ; 168  |#define HW_GPIO_038 38
                            11980 ; 169  |#define HW_GPIO_039 39
                            11981 ; 170  |#define HW_GPIO_040 40
                            11982 ; 171  |#define HW_GPIO_041 41
                            11983 ; 172  |#define HW_GPIO_042 42
                            11984 ; 173  |#define HW_GPIO_043 43
                            11985 ; 174  |#define HW_GPIO_044 44
                            11986 ; 175  |#define HW_GPIO_045 45
                            11987 ; 176  |#define HW_GPIO_046 46
                            11988 ; 177  |#define HW_GPIO_047 47
                            11989 ; 178  |#define HW_GPIO_048 48
                            11990 ; 179  |#define HW_GPIO_049 49
                            11991 ; 180  |#define HW_GPIO_050 50
                            11992 ; 181  |#define HW_GPIO_051 51
                            11993 ; 182  |#define HW_GPIO_052 52
                            11994 ; 183  |#define HW_GPIO_053 53
                            11995 ; 184  |#define HW_GPIO_054 54
                            11996 ; 185  |#define HW_GPIO_055 55
                            11997 ; 186  |#define HW_GPIO_056 56
                            11998 ; 187  |#define HW_GPIO_057 57
                            11999 ; 188  |#define HW_GPIO_058 58
                            12000 ; 189  |#define HW_GPIO_059 59
                            12001 ; 190  |#define HW_GPIO_060 60
                            12002 ; 191  |#define HW_GPIO_061 61
                            12003 ; 192  |#define HW_GPIO_062 62
                            12004 ; 193  |#define HW_GPIO_063 63
                            12005 ; 194  |#define HW_GPIO_064 64
                            12006 ; 195  |#define HW_GPIO_065 65
                            12007 ; 196  |#define HW_GPIO_066 66
                            12008 ; 197  |#define HW_GPIO_067 67
                            12009 ; 198  |#define HW_GPIO_068 68
                            12010 ; 199  |#define HW_GPIO_069 69
                            12011 ; 200  |#define HW_GPIO_070 70
                            12012 ; 201  |#define HW_GPIO_071 71
                            12013 ; 202  |#define HW_GPIO_072 72
                            12014 ; 203  |#define HW_GPIO_073 73
                            12015 ; 204  |#define HW_GPIO_074 74
                            12016 ; 205  |#define HW_GPIO_075 75
                            12017 ; 206  |#define HW_GPIO_076 76
                            12018 ; 207  |#define HW_GPIO_077 77
                            12019 ; 208  |#define HW_GPIO_078 78
                            12020 ; 209  |#define HW_GPIO_079 79
                            12021 ; 210  |#define HW_GPIO_080 80
                            12022 ; 211  |#define HW_GPIO_081 81
                            12023 ; 212  |#define HW_GPIO_082 82
                            12024 ; 213  |#define HW_GPIO_083 83
                            12025 ; 214  |#define HW_GPIO_084 84
                            12026 ; 215  |#define HW_GPIO_085 85
                            12027 ; 216  |#define HW_GPIO_086 86
                            12028 ; 217  |#define HW_GPIO_087 87
                            12029 ; 218  |#define HW_GPIO_088 88
                            12030 ; 219  |#define HW_GPIO_089 89
                            12031 ; 220  |#define HW_GPIO_090 90
                            12032 ; 221  |#define HW_GPIO_091 91
                            12033 ; 222  |#define HW_GPIO_092 92
                            12034 ; 223  |#define HW_GPIO_093 93
                            12035 ; 224  |#define HW_GPIO_094 94
                            12036 ; 225  |#define HW_GPIO_095 95
                            12037 ; 226  |#define HW_GPIO_LAST HW_GPIO_095
                            12038 ; 227  |
                            12039 ; 228  |#define HW_GP0ENR      (*(volatile gpr_type _X*) (HW_GPB0_BASEADDR+HW_GPB_GPENR))  /* GPIO 0 Enable Register   */
                            12040 ; 229  |#define HW_GP0DOR      (*(volatile gpr_type _X*) (HW_GPB0_BASEADDR+HW_GPB_GPDOR)) /* GPIO 0 Data Out Register */
                            12041 ; 230  |#define HW_GP0DIR      (*(volatile gpr_type _X*) (HW_GPB0_BASEADDR+HW_GPB_GPDIR)) /* GPIO 0 Dait In Register  */
                            12042 ; 231  |#define HW_GP0DOER     (*(volatile gpr_type _X*) (HW_GPB0_BASEADDR+HW_GPB_GPDOER)) /* GPIO 0 Dait Out Enable Register  */
                            12043 ; 232  |#define HW_GP0IPENR    (*(volatile gpr_type _X*) (HW_GPB0_BASEADDR+HW_GPB_GPIPENR)) /* GPIO 0 Interrupt Pin Enable Register */
                            12044 ; 233  |#define HW_GP0IENR     (*(volatile gpr_type _X*) (HW_GPB0_BASEADDR+HW_GPB_GPIENR)) /* GPIO 0 Interrupt Enable Register */
                            12045 ; 234  |#define HW_GP0ILVLR    (*(volatile gpr_type _X*) (HW_GPB0_BASEADDR+HW_GPB_GPILVLR)) /* GPIO 0 Interrupt Level Register  */
                            12046 ; 235  |#define HW_GP0IPOLR    (*(volatile gpr_type _X*) (HW_GPB0_BASEADDR+HW_GPB_GPIPOLR)) /* GPIO 0 Interrupt Polarity Register   */
                            12047 ; 236  |#define HW_GP0ISTATR   (*(volatile gpr_type _X*) (HW_GPB0_BASEADDR+HW_GPB_GPISTATR)) /* GPIO 0 Interrupt Status Register */
                            12048 ; 237  |#define HW_GP0PWR      (*(volatile gpr_type _X*) (HW_GPB0_BASEADDR+HW_GPB_GPPWR)) /* GPIO 0 Power Register */
                            12049 ; 238  |#define HW_GP08MA      (*(volatile gpr_type _X*) (HW_GPB0_BASEADDR+HW_GPB_GP8MA)) 
                            12050 ; 239  |#define HW_GP1ENR      (*(volatile gpr_type _X*) (HW_GPB1_BASEADDR+HW_GPB_GPENR))     /* GPIO 1 Enable Register   */
                            12051 ; 240  |#define HW_GP1DOR      (*(volatile gpr_type _X*) (HW_GPB1_BASEADDR+HW_GPB_GPDOR)) /* GPIO 1 Data Out Register */
                            12052 ; 241  |#define HW_GP1DIR      (*(volatile gpr_type _X*) (HW_GPB1_BASEADDR+HW_GPB_GPDIR)) /* GPIO 1 Dait In Register  */
                            12053 ; 242  |#define HW_GP1DOER     (*(volatile gpr_type _X*) (HW_GPB1_BASEADDR+HW_GPB_GPDOER)) /* GPIO 1 Dait Out Enable Register  */
                            12054 ; 243  |#define HW_GP1IPENR    (*(volatile gpr_type _X*) (HW_GPB1_BASEADDR+HW_GPB_GPIPENR)) /* GPIO 1 Interrupt Pin Enable Register */
                            12055 ; 244  |#define HW_GP1IENR     (*(volatile gpr_type _X*) (HW_GPB1_BASEADDR+HW_GPB_GPIENR)) /* GPIO 1 Interrupt Enable Register */
                            12056 ; 245  |#define HW_GP1ILVLR    (*(volatile gpr_type _X*) (HW_GPB1_BASEADDR+HW_GPB_GPILVLR)) /* GPIO 1 Interrupt Level Register  */
                            12057 ; 246  |#define HW_GP1IPOLR    (*(volatile gpr_type _X*) (HW_GPB1_BASEADDR+HW_GPB_GPIPOLR)) /* GPIO 1 Interrupt Polarity Register   */
                            12058 ; 247  |#define HW_GP1ISTATR   (*(volatile gpr_type _X*) (HW_GPB1_BASEADDR+HW_GPB_GPISTATR)) /* GPIO 1 Interrupt Status Register */
                            12059 ; 248  |#define HW_GP1PWR      (*(volatile gpr_type _X*) (HW_GPB1_BASEADDR+HW_GPB_GPPWR)) /* GPIO 0 Power Register */
                            12060 ; 249  |#define HW_GP18MA      (*(volatile gpr_type _X*) (HW_GPB1_BASEADDR+HW_GPB_GP8MA)) 
                            12061 ; 250  |#define HW_GP2ENR      (*(volatile gpr_type _X*) (HW_GPB2_BASEADDR+HW_GPB_GPENR))     /* GPIO 2 Enable Register   */
                            12062 ; 251  |#define HW_GP2DOR      (*(volatile gpr_type _X*) (HW_GPB2_BASEADDR+HW_GPB_GPDOR)) /* GPIO 2 Data Out Register */
                            12063 ; 252  |#define HW_GP2DIR      (*(volatile gpr_type _X*) (HW_GPB2_BASEADDR+HW_GPB_GPDIR)) /* GPIO 2 Dait In Register  */
                            12064 ; 253  |#define HW_GP2DOER     (*(volatile gpr_type _X*) (HW_GPB2_BASEADDR+HW_GPB_GPDOER)) /* GPIO 2 Dait Out Enable Register  */
                            12065 ; 254  |#define HW_GP2IPENR    (*(volatile gpr_type _X*) (HW_GPB2_BASEADDR+HW_GPB_GPIPENR)) /* GPIO 2 Interrupt Pin Enable Register */
                            12066 ; 255  |#define HW_GP2IENR     (*(volatile gpr_type _X*) (HW_GPB2_BASEADDR+HW_GPB_GPIENR)) /* GPIO 2 Interrupt Enable Register */
                            12067 ; 256  |#define HW_GP2ILVLR    (*(volatile gpr_type _X*) (HW_GPB2_BASEADDR+HW_GPB_GPILVLR)) /* GPIO 2 Interrupt Level Register  */
                            12068 ; 257  |#define HW_GP2IPOLR    (*(volatile gpr_type _X*) (HW_GPB2_BASEADDR+HW_GPB_GPIPOLR)) /* GPIO 2 Interrupt Polarity Register   */
                            12069 ; 258  |#define HW_GP2ISTATR   (*(volatile gpr_type _X*) (HW_GPB2_BASEADDR+HW_GPB_GPISTATR)) /* GPIO 2 Interrupt Status Register */
                            12070 ; 259  |#define HW_GP2PWR      (*(volatile gpr_type _X*) (HW_GPB2_BASEADDR+HW_GPB_GPPWR)) /* GPIO 0 Power Register */
                            12071 ; 260  |#define HW_GP28MA      (*(volatile gpr_type _X*) (HW_GPB2_BASEADDR+HW_GPB_GP8MA)) 
                            12072 ; 261  |#define HW_GP3ENR      (*(volatile gpr_type _X*) (HW_GPB3_BASEADDR+HW_GPB_GPENR))     /* GPIO 2 Enable Register   */
                            12073 ; 262  |#define HW_GP3DOR      (*(volatile gpr_type _X*) (HW_GPB3_BASEADDR+HW_GPB_GPDOR)) /* GPIO 2 Data Out Register */
                            12074 ; 263  |#define HW_GP3DIR      (*(volatile gpr_type _X*) (HW_GPB3_BASEADDR+HW_GPB_GPDIR)) /* GPIO 2 Dait In Register  */
                            12075 ; 264  |#define HW_GP3DOER     (*(volatile gpr_type _X*) (HW_GPB3_BASEADDR+HW_GPB_GPDOER)) /* GPIO 2 Dait Out Enable Register  */
                            12076 ; 265  |#define HW_GP3IPENR    (*(volatile gpr_type _X*) (HW_GPB3_BASEADDR+HW_GPB_GPIPENR)) /* GPIO 2 Interrupt Pin Enable Register */
                            12077 ; 266  |#define HW_GP3IENR     (*(volatile gpr_type _X*) (HW_GPB3_BASEADDR+HW_GPB_GPIENR)) /* GPIO 2 Interrupt Enable Register */
                            12078 ; 267  |#define HW_GP3ILVLR    (*(volatile gpr_type _X*) (HW_GPB3_BASEADDR+HW_GPB_GPILVLR)) /* GPIO 2 Interrupt Level Register  */
                            12079 ; 268  |#define HW_GP3IPOLR    (*(volatile gpr_type _X*) (HW_GPB3_BASEADDR+HW_GPB_GPIPOLR)) /* GPIO 2 Interrupt Polarity Register   */
                            12080 ; 269  |#define HW_GP3ISTATR   (*(volatile gpr_type _X*) (HW_GPB3_BASEADDR+HW_GPB_GPISTATR)) /* GPIO 2 Interrupt Status Register */
                            12081 ; 270  |#define HW_GP3PWR      (*(volatile gpr_type _X*) (HW_GPB3_BASEADDR+HW_GPB_GPPWR)) /* GPIO 0 Power Register */
                            12082 ; 271  |#define HW_GP38MA      (*(volatile gpr_type _X*) (HW_GPB3_BASEADDR+HW_GPB_GP8MA)) 
                            12083 ; 272  |
                            12084 ; 273  |#endif
                            12085 ; 274  |
                            12086 
                            12088 
                            12089 ; 23   |#include "regsi2c.h"
                            12090 
                            12092 
                            12093 ; 1    |/////////////////////////////////////////////////////////////////////////////////
                            12094 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2003
                            12095 ; 3    |// Filename: regsI2C.inc
                            12096 ; 4    |// Description: Register definitions for GPFLASH interface
                            12097 ; 5    |/////////////////////////////////////////////////////////////////////////////////
                            12098 ; 6    |// The following naming conventions are followed in this file.
                            12099 ; 7    |// All registers are named using the format...
                            12100 ; 8    |//     HW_<module>_<regname>
                            12101 ; 9    |// where <module> is the module name which can be any of the following...
                            12102 ; 10   |//     USB20
                            12103 ; 11   |// (Note that when there is more than one copy of a particular module, the
                            12104 ; 12   |// module name includes a number starting from 0 for the first instance of
                            12105 ; 13   |// that module)
                            12106 ; 14   |// <regname> is the specific register within that module
                            12107 ; 15   |// We also define the following...
                            12108 ; 16   |//     HW_<module>_<regname>_BITPOS
                            12109 ; 17   |// which defines the starting bit (i.e. LSB) of a multi bit field
                            12110 ; 18   |//     HW_<module>_<regname>_SETMASK
                            12111 ; 19   |// which does something else, and
                            12112 ; 20   |//     HW_<module>_<regname>_CLRMASK
                            12113 ; 21   |// which does something else.
                            12114 ; 22   |// Other rules
                            12115 ; 23   |//     All caps
                            12116 ; 24   |//     Numeric identifiers start at 0
                            12117 ; 25   |#if !(defined(regsi2cinc))
                            12118 ; 26   |#define regsi2cinc 1
                            12119 ; 27   |
                            12120 ; 28   |#include "types.h"
                            12121 
                            12123 
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  49

M:ADDR CODE           CYCLES LINE SOURCELINE
                            12124 ; 1    |////////////////////////////////////////////////////////////////////////////////
                            12125 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                            12126 ; 3    |//
                            12127 ; 4    |// Filename: types.h
                            12128 ; 5    |// Description: Standard data types
                            12129 ; 6    |////////////////////////////////////////////////////////////////////////////////
                            12130 ; 7    |
                            12131 ; 8    |#ifndef _TYPES_H
                            12132 ; 9    |#define _TYPES_H
                            12133 ; 10   |
                            12134 ; 11   |// TODO:  move this outta here!
                            12135 ; 12   |#if !defined(NOERROR)
                            12136 ; 13   |#define NOERROR 0
                            12137 ; 14   |#define SUCCESS 0
                            12138 ; 15   |#endif 
                            12139 ; 16   |#if !defined(SUCCESS)
                            12140 ; 17   |#define SUCCESS  0
                            12141 ; 18   |#endif
                            12142 ; 19   |#if !defined(ERROR)
                            12143 ; 20   |#define ERROR   -1
                            12144 ; 21   |#endif
                            12145 ; 22   |#if !defined(FALSE)
                            12146 ; 23   |#define FALSE 0
                            12147 ; 24   |#endif
                            12148 ; 25   |#if !defined(TRUE)
                            12149 ; 26   |#define TRUE  1
                            12150 ; 27   |#endif
                            12151 ; 28   |
                            12152 ; 29   |#if !defined(NULL)
                            12153 ; 30   |#define NULL 0
                            12154 ; 31   |#endif
                            12155 ; 32   |
                            12156 ; 33   |#define MAX_INT     0x7FFFFF
                            12157 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                            12158 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                            12159 ; 36   |#define MAX_ULONG   (-1) 
                            12160 ; 37   |
                            12161 ; 38   |#define WORD_SIZE   24              // word size in bits
                            12162 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                            12163 ; 40   |
                            12164 ; 41   |
                            12165 ; 42   |#define BYTE    unsigned char       // btVarName
                            12166 ; 43   |#define CHAR    signed char         // cVarName
                            12167 ; 44   |#define USHORT  unsigned short      // usVarName
                            12168 ; 45   |#define SHORT   unsigned short      // sVarName
                            12169 ; 46   |#define WORD    unsigned int        // wVarName
                            12170 ; 47   |#define INT     signed int          // iVarName
                            12171 ; 48   |#define DWORD   unsigned long       // dwVarName
                            12172 ; 49   |#define LONG    signed long         // lVarName
                            12173 ; 50   |#define BOOL    unsigned int        // bVarName
                            12174 ; 51   |#define FRACT   _fract              // frVarName
                            12175 ; 52   |#define LFRACT  long _fract         // lfrVarName
                            12176 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                            12177 ; 54   |#define FLOAT   float               // fVarName
                            12178 ; 55   |#define DBL     double              // dVarName
                            12179 ; 56   |#define ENUM    enum                // eVarName
                            12180 ; 57   |#define CMX     _complex            // cmxVarName
                            12181 ; 58   |typedef WORD UCS3;                   // 
                            12182 ; 59   |
                            12183 ; 60   |#define UINT16  unsigned short
                            12184 ; 61   |#define UINT8   unsigned char   
                            12185 ; 62   |#define UINT32  unsigned long
                            12186 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port exisiting code to only use 48 bit
                            12187 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port exisiting code to only use 48 bit
                            12188 ; 65   |#define WCHAR   UINT16
                            12189 ; 66   |
                            12190 ; 67   |//UINT128 is 16 bytes or 6 words
                            12191 ; 68   |typedef struct UINT128_3500 {   
                            12192 ; 69   |    int val[6];     
                            12193 ; 70   |} UINT128_3500;
                            12194 ; 71   |
                            12195 ; 72   |#define UINT128   UINT128_3500
                            12196 ; 73   |
                            12197 ; 74   |// Little endian word packed byte strings:   
                            12198 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            12199 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            12200 ; 77   |// Little endian word packed byte strings:   
                            12201 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            12202 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            12203 ; 80   |
                            12204 ; 81   |// Declare Memory Spaces To Use When Coding
                            12205 ; 82   |// A. Sector Buffers
                            12206 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                            12207 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                            12208 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                            12209 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                            12210 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                            12211 ; 88   |// B. Media DDI Memory
                            12212 ; 89   |#define MEDIA_DDI_MEM _Y
                            12213 ; 90   |
                            12214 ; 91   |
                            12215 ; 92   |
                            12216 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                            12217 ; 94   |// Examples of circular pointers:
                            12218 ; 95   |//    INT CIRC cpiVarName
                            12219 ; 96   |//    DWORD CIRC cpdwVarName
                            12220 ; 97   |
                            12221 ; 98   |#define RETCODE INT                 // rcVarName
                            12222 ; 99   |
                            12223 ; 100  |// generic bitfield structure
                            12224 ; 101  |struct Bitfield {
                            12225 ; 102  |    unsigned int B0  :1;
                            12226 ; 103  |    unsigned int B1  :1;
                            12227 ; 104  |    unsigned int B2  :1;
                            12228 ; 105  |    unsigned int B3  :1;
                            12229 ; 106  |    unsigned int B4  :1;
                            12230 ; 107  |    unsigned int B5  :1;
                            12231 ; 108  |    unsigned int B6  :1;
                            12232 ; 109  |    unsigned int B7  :1;
                            12233 ; 110  |    unsigned int B8  :1;
                            12234 ; 111  |    unsigned int B9  :1;
                            12235 ; 112  |    unsigned int B10 :1;
                            12236 ; 113  |    unsigned int B11 :1;
                            12237 ; 114  |    unsigned int B12 :1;
                            12238 ; 115  |    unsigned int B13 :1;
                            12239 ; 116  |    unsigned int B14 :1;
                            12240 ; 117  |    unsigned int B15 :1;
                            12241 ; 118  |    unsigned int B16 :1;
                            12242 ; 119  |    unsigned int B17 :1;
                            12243 ; 120  |    unsigned int B18 :1;
                            12244 ; 121  |    unsigned int B19 :1;
                            12245 ; 122  |    unsigned int B20 :1;
                            12246 ; 123  |    unsigned int B21 :1;
                            12247 ; 124  |    unsigned int B22 :1;
                            12248 ; 125  |    unsigned int B23 :1;
                            12249 ; 126  |};
                            12250 ; 127  |
                            12251 ; 128  |union BitInt {
                            12252 ; 129  |        struct Bitfield B;
                            12253 ; 130  |        int        I;
                            12254 ; 131  |};
                            12255 ; 132  |
                            12256 ; 133  |#define MAX_MSG_LENGTH 10
                            12257 ; 134  |struct CMessage
                            12258 ; 135  |{
                            12259 ; 136  |        unsigned int m_uLength;
                            12260 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                            12261 ; 138  |};
                            12262 ; 139  |
                            12263 ; 140  |typedef struct {
                            12264 ; 141  |    WORD m_wLength;
                            12265 ; 142  |    WORD m_wMessage;
                            12266 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                            12267 ; 144  |} Message;
                            12268 ; 145  |
                            12269 ; 146  |struct MessageQueueDescriptor
                            12270 ; 147  |{
                            12271 ; 148  |        int *m_pBase;
                            12272 ; 149  |        int m_iModulo;
                            12273 ; 150  |        int m_iSize;
                            12274 ; 151  |        int *m_pHead;
                            12275 ; 152  |        int *m_pTail;
                            12276 ; 153  |};
                            12277 ; 154  |
                            12278 ; 155  |struct ModuleEntry
                            12279 ; 156  |{
                            12280 ; 157  |    int m_iSignaledEventMask;
                            12281 ; 158  |    int m_iWaitEventMask;
                            12282 ; 159  |    int m_iResourceOfCode;
                            12283 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                            12284 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescriptor *);
                            12285 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                            12286 ; 163  |    int m_uTimeOutHigh;
                            12287 ; 164  |    int m_uTimeOutLow;
                            12288 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                            12289 ; 166  |};
                            12290 ; 167  |
                            12291 ; 168  |union WaitMask{
                            12292 ; 169  |    struct B{
                            12293 ; 170  |        unsigned int m_bNone     :1;
                            12294 ; 171  |        unsigned int m_bMessage  :1;
                            12295 ; 172  |        unsigned int m_bTimer    :1;
                            12296 ; 173  |        unsigned int m_bButton   :1;
                            12297 ; 174  |    } B;
                            12298 ; 175  |    int I;
                            12299 ; 176  |} ;
                            12300 ; 177  |
                            12301 ; 178  |
                            12302 ; 179  |struct Button {
                            12303 ; 180  |        WORD wButtonEvent;
                            12304 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                            12305 ; 182  |};
                            12306 ; 183  |
                            12307 ; 184  |struct Message {
                            12308 ; 185  |        WORD wMsgLength;
                            12309 ; 186  |        WORD wMsgCommand;
                            12310 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                            12311 ; 188  |};
                            12312 ; 189  |
                            12313 ; 190  |union EventTypes {
                            12314 ; 191  |        struct CMessage msg;
                            12315 ; 192  |        struct Button Button ;
                            12316 ; 193  |        struct Message Message;
                            12317 ; 194  |};
                            12318 ; 195  |
                            12319 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                            12320 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                            12321 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                            12322 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                            12323 ; 200  |
                            12324 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                            12325 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                            12326 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                            12327 ; 204  |
                            12328 ; 205  |#if DEBUG
                            12329 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                            12330 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                            12331 ; 208  |#else 
                            12332 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rather than halt or reset. 
                            12333 ; 210  |#define DebugBuildAssert(x)    
                            12334 ; 211  |#endif
                            12335 ; 212  |
                            12336 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                            12337 ; 214  |//  #pragma asm
                            12338 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                            12339 ; 216  |//  #pragma endasm
                            12340 ; 217  |
                            12341 ; 218  |
                            12342 ; 219  |#ifdef COLOR_262K
                            12343 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b)) >> 2)    //262k
                            12344 ; 221  |#elif defined(COLOR_65K)
                            12345 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)) >> 3)  //65k
                            12346 ; 223  |#else
                            12347 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >> 4)
                            12348 ; 225  |#endif
                            12349 ; 226  |    
                            12350 ; 227  |#endif // #ifndef _TYPES_H
                            12351 
                            12353 
                            12354 ; 29   |
                            12355 ; 30   |/////////////////////////////////////////////////////////////////////////////////
                            12356 ; 31   |////   I2C STMP Registers
                            12357 ; 32   |/////////////////////////////////////////////////////////////////////////////////
                            12358 ; 33   |
                            12359 ; 34   |#define HW_I2C_BASEADDR (0xFFE5)
                            12360 ; 35   |
                            12361 ; 36   |
                            12362 ; 37   |/////////////////////////////////////////////////////////////////////////////////
                            12363 ; 38   |////  I2C Clock Divider Register (HW_I2CDIV) Bit Definitions
                            12364 ; 39   |
                            12365 ; 40   |#define HW_I2CDIV_FACT_BITPOS (1)
                            12366 ; 41   |
                            12367 ; 42   |#define HW_I2CDIV_FACT_SETMASK (0xFF<<HW_I2CDIV_FACT_BITPOS)
                            12368 ; 43   |
                            12369 ; 44   |#define HW_I2CDIV_FACT_CLRMASK (~(WORD)HW_I2CDIV_FACT_SETMASK)
                            12370 ; 45   |
                            12371 ; 46   |typedef union               /* I2C Clock Divider Register */
                            12372 ; 47   |{
                            12373 ; 48   |    struct {
                            12374 ; 49   |        int                :1; 
                            12375 ; 50   |        unsigned FACT      :8;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  50

M:ADDR CODE           CYCLES LINE SOURCELINE
                            12376 ; 51   |    } B;
                            12377 ; 52   |    int I;
                            12378 ; 53   |    unsigned U;
                            12379 ; 54   |} i2cdivr_type;
                            12380 ; 55   |#define HW_I2CDIV (*(volatile i2cdivr_type _X*) (HW_I2C_BASEADDR))       /* I2C Divfact Registers        */
                            12381 ; 56   |
                            12382 ; 57   |
                            12383 ; 58   |/////////////////////////////////////////////////////////////////////////////////
                            12384 ; 59   |////  I2C Data Register (HW_I2CDAT) Bit Definitions
                            12385 ; 60   |
                            12386 ; 61   |#define HW_I2CDAT_DATA_BITPOS (0)
                            12387 ; 62   |
                            12388 ; 63   |#define HW_I2CDAT_DATA_SETMASK (0xFFFFFF)
                            12389 ; 64   |
                            12390 ; 65   |#define HW_I2CDAT_DATA_CLRMASK (~(WORD)HW_I2CDAT_DATA_SETMASK)
                            12391 ; 66   |
                            12392 ; 67   |typedef union               /* I2C Data Register */
                            12393 ; 68   |{
                            12394 ; 69   |    struct {
                            12395 ; 70   |         unsigned DATA :24; 
                            12396 ; 71   |    } B;
                            12397 ; 72   |    int I;
                            12398 ; 73   |    unsigned U;
                            12399 ; 74   |} i2cdatr_type;
                            12400 ; 75   |#define HW_I2CDAT (*(volatile i2cdatr_type _X*) (HW_I2C_BASEADDR+1)) /* I2C Data Registers (I2CDAT)      */
                            12401 ; 76   |
                            12402 ; 77   |
                            12403 ; 78   |/////////////////////////////////////////////////////////////////////////////////
                            12404 ; 79   |////  I2C Control Status Register (HW_I2CCSR) Bit Definitions
                            12405 ; 80   |#define HW_I2CCSR_I2C_EN_BITPOS (0)
                            12406 ; 81   |#define HW_I2CCSR_RIE_BITPOS (1)
                            12407 ; 82   |#define HW_I2CCSR_BUSY_BITPOS (2)
                            12408 ; 83   |#define HW_I2CCSR_ARB_LOST_BITPOS (3)
                            12409 ; 84   |#define HW_I2CCSR_TIE_BITPOS (4)
                            12410 ; 85   |#define HW_I2CCSR_MODE_BITPOS (5)
                            12411 ; 86   |#define HW_I2CCSR_RDR_BITPOS (6)
                            12412 ; 87   |#define HW_I2CCSR_TDE_BITPOS (7)
                            12413 ; 88   |#define HW_I2CCSR_RWN_BITPOS (8)
                            12414 ; 89   |#define HW_I2CCSR_WL_BITPOS (9)
                            12415 ; 90   |#define HW_I2CCSR_WL0_BITPOS (9)
                            12416 ; 91   |#define HW_I2CCSR_WL1_BITPOS (10)
                            12417 ; 92   |#define HW_I2CCSR_TREQ_BITPOS (11)
                            12418 ; 93   |#define HW_I2CCSR_ROFL_BITPOS (12)
                            12419 ; 94   |#define HW_I2CCSR_TUFL_BITPOS (13)
                            12420 ; 95   |#define HW_I2CCSR_ACKF_BITPOS (14)
                            12421 ; 96   |#define HW_I2CCSR_B_CNT_BITPOS (15)
                            12422 ; 97   |#define HW_I2CCSR_B_CNT0_BITPOS (15)
                            12423 ; 98   |#define HW_I2CCSR_B_CNT1_BITPOS (16)
                            12424 ; 99   |#define HW_I2CCSR_L_WORD_BITPOS (17)
                            12425 ; 100  |#define HW_I2CCSR_SUBA_BITPOS (18)
                            12426 ; 101  |#define HW_I2CCSR_ROFLCL_BITPOS (19)
                            12427 ; 102  |#define HW_I2CCSR_TUFLCL_BITPOS (20)
                            12428 ; 103  |#define HW_I2CCSR_ONEBYTE_BITPOS (21)
                            12429 ; 104  |
                            12430 ; 105  |#define HW_I2CCSR_I2C_EN_SETMASK (1<<HW_I2CCSR_I2C_EN_BITPOS)
                            12431 ; 106  |#define HW_I2CCSR_RIE_SETMASK (1<<HW_I2CCSR_RIE_BITPOS)
                            12432 ; 107  |#define HW_I2CCSR_BUSY_SETMASK (1<<HW_I2CCSR_BUSY_BITPOS)
                            12433 ; 108  |#define HW_I2CCSR_ARB_LOST_SETMASK (1<<HW_I2CCSR_ARB_LOST_BITPOS)
                            12434 ; 109  |#define HW_I2CCSR_TIE_SETMASK (1<<HW_I2CCSR_TIE_BITPOS)
                            12435 ; 110  |#define HW_I2CCSR_MODE_SETMASK (1<<HW_I2CCSR_MODE_BITPOS)
                            12436 ; 111  |#define HW_I2CCSR_RDR_SETMASK (1<<HW_I2CCSR_RDR_BITPOS)
                            12437 ; 112  |#define HW_I2CCSR_TDE_SETMASK (1<<HW_I2CCSR_TDE_BITPOS)
                            12438 ; 113  |#define HW_I2CCSR_RWN_SETMASK (1<<HW_I2CCSR_RWN_BITPOS)
                            12439 ; 114  |#define HW_I2CCSR_WL_SETMASK (3<<HW_I2CCSR_WL_BITPOS)
                            12440 ; 115  |#define HW_I2CCSR_WL0_SETMASK (1<<HW_I2CCSR_WL0_BITPOS)
                            12441 ; 116  |#define HW_I2CCSR_WL1_SETMASK (1<<HW_I2CCSR_WL1_BITPOS)
                            12442 ; 117  |#define HW_I2CCSR_TREQ_SETMASK (1<<HW_I2CCSR_TREQ_BITPOS)
                            12443 ; 118  |#define HW_I2CCSR_ROFL_SETMASK (1<<HW_I2CCSR_ROFL_BITPOS)
                            12444 ; 119  |#define HW_I2CCSR_TUFL_SETMASK (1<<HW_I2CCSR_TUFL_BITPOS)
                            12445 ; 120  |#define HW_I2CCSR_ACKF_SETMASK (1<<HW_I2CCSR_ACKF_BITPOS)
                            12446 ; 121  |#define HW_I2CCSR_B_CNT_SETMASK (3<<HW_I2CCSR_B_CNT_BITPOS)
                            12447 ; 122  |#define HW_I2CCSR_B_CNT0_SETMASK (1<<HW_I2CCSR_B_CNT0_BITPOS)
                            12448 ; 123  |#define HW_I2CCSR_B_CNT1_SETMASK (1<<HW_I2CCSR_B_CNT1_BITPOS)
                            12449 ; 124  |#define HW_I2CCSR_L_WORD_SETMASK (1<<HW_I2CCSR_L_WORD_BITPOS)
                            12450 ; 125  |#define HW_I2CCSR_SUBA_SETMASK (1<<HW_I2CCSR_SUBA_BITPOS)
                            12451 ; 126  |#define HW_I2CCSR_ROFLCL_SETMASK (1<<HW_I2CCSR_ROFLCL_BITPOS)
                            12452 ; 127  |#define HW_I2CCSR_TUFLCL_SETMASK (1<<HW_I2CCSR_TUFLCL_BITPOS)
                            12453 ; 128  |#define HW_I2CCSR_ONEBYTE_SETMASK (1<<HW_I2CCSR_ONEBYTE_BITPOS)
                            12454 ; 129  |
                            12455 ; 130  |#define HW_I2CCSR_I2C_EN_CLRMASK (~(WORD)HW_I2CCSR_I2C_EN_SETMASK)
                            12456 ; 131  |#define HW_I2CCSR_RIE_CLRMASK (~(WORD)HW_I2CCSR_RIE_SETMASK)
                            12457 ; 132  |#define HW_I2CCSR_BUSY_CLRMASK (~(WORD)HW_I2CCSR_BUSY_SETMASK)
                            12458 ; 133  |#define HW_I2CCSR_ARB_LOST_CLRMASK (~(WORD)HW_I2CCSR_ARB_LOST_SETMASK)
                            12459 ; 134  |#define HW_I2CCSR_TIE_CLRMASK (~(WORD)HW_I2CCSR_TIE_SETMASK)
                            12460 ; 135  |#define HW_I2CCSR_MODE_CLRMASK (~(WORD)HW_I2CCSR_MODE_SETMASK)
                            12461 ; 136  |#define HW_I2CCSR_RDR_CLRMASK (~(WORD)HW_I2CCSR_RDR_SETMASK)
                            12462 ; 137  |#define HW_I2CCSR_TDE_CLRMASK (~(WORD)HW_I2CCSR_TDE_SETMASK)
                            12463 ; 138  |#define HW_I2CCSR_RWN_CLRMASK (~(WORD)HW_I2CCSR_RWN_SETMASK)
                            12464 ; 139  |#define HW_I2CCSR_WL_CLRMASK (~(WORD)HW_I2CCSR_WL_SETMASK)
                            12465 ; 140  |#define HW_I2CCSR_WL0_CLRMASK (~(WORD)HW_I2CCSR_WL0_SETMASK)
                            12466 ; 141  |#define HW_I2CCSR_WL1_CLRMASK (~(WORD)HW_I2CCSR_WL1_SETMASK)
                            12467 ; 142  |#define HW_I2CCSR_TREQ_CLRMASK (~(WORD)HW_I2CCSR_TREQ_SETMASK)
                            12468 ; 143  |#define HW_I2CCSR_ROFL_CLRMASK (~(WORD)HW_I2CCSR_ROFL_SETMASK)
                            12469 ; 144  |#define HW_I2CCSR_TUFL_CLRMASK (~(WORD)HW_I2CCSR_TUFL_SETMASK)
                            12470 ; 145  |#define HW_I2CCSR_ACKF_CLRMASK (~(WORD)HW_I2CCSR_ACKF_SETMASK)
                            12471 ; 146  |#define HW_I2CCSR_B_CNT_CLRMASK (~(WORD)HW_I2CCSR_B_CNT_SETMASK)
                            12472 ; 147  |#define HW_I2CCSR_B_CNT0_CLRMASK (~(WORD)HW_I2CCSR_B_CNT0_SETMASK)
                            12473 ; 148  |#define HW_I2CCSR_B_CNT1_CLRMASK (~(WORD)HW_I2CCSR_B_CNT1_SETMASK)
                            12474 ; 149  |#define HW_I2CCSR_L_WORD_CLRMASK (~(WORD)HW_I2CCSR_L_WORD_SETMASK)
                            12475 ; 150  |#define HW_I2CCSR_SUBA_CLRMASK (~(WORD)HW_I2CCSR_SUBA_SETMASK)
                            12476 ; 151  |#define HW_I2CCSR_ROFLCL_CLRMASK (~(WORD)HW_I2CCSR_ROFLCL_SETMASK)
                            12477 ; 152  |#define HW_I2CCSR_TUFLCL_CLRMASK (~(WORD)HW_I2CCSR_TUFLCL_SETMASK)
                            12478 ; 153  |#define HW_I2CCSR_ONEBYTE_CLRMASK (~(WORD)HW_I2CCSR_ONEBYTE_SETMASK)
                            12479 ; 154  |
                            12480 ; 155  |typedef union               /* I2C Control Register         */
                            12481 ; 156  |{
                            12482 ; 157  |    struct {
                            12483 ; 158  |        int I2C_EN      :1; /* Peripheral Enable            */
                            12484 ; 159  |        int RIE         :1; /* Receiver Interrupt Enable        */
                            12485 ; 160  |        int BUSY        :1; /* I2C Bus Busy             */
                            12486 ; 161  |        int ARBLOST     :1; /* Aritration lost          */
                            12487 ; 162  |        int TIE         :1; /* Transmitter Interrupt Enable     */
                            12488 ; 163  |        int MODE        :1; /* Operating Mode Bit           */
                            12489 ; 164  |        int RDR         :1; /* Receiver Data Ready          */
                            12490 ; 165  |       int TDE         :1; /* Transmitter Data Empty       */
                            12491 ; 166  |       int RWN         :1; /* Read/Not Write           */
                            12492 ; 167  |       unsigned WL     :2; /* Word Length              */
                            12493 ; 168  |        int TREQ        :1; /* DSP Transmit Request         */
                            12494 ; 169  |        int ROFL        :1; /* Receiver Overflow            */
                            12495 ; 170  |        int TUFL        :1; /* Transmitter Underflow        */
                            12496 ; 171  |        int ACKF        :1; /* Acknowledge Failure          */
                            12497 ; 172  |        unsigned BCNT   :2; /* Byte Count               */
                            12498 ; 173  |        int LWORD       :1; /* Last Word                */
                            12499 ; 174  |        int SUBA        :1; /* Sub Address              */
                            12500 ; 175  |        int ROFLCL      :1; /* Receiver Overflow Clear      */
                            12501 ; 176  |        int TUFLCL      :1; /* Transmitter Underflow Clear      */
                            12502 ; 177  |        int ONEBYTE     :1; /* Special One Data Byte Transmission Mode */
                            12503 ; 178  |    } B;
                            12504 ; 179  |    int I;
                            12505 ; 180  |    unsigned U;
                            12506 ; 181  |} i2ccsr_type;
                            12507 ; 182  |#define HW_I2CCSR (*(volatile i2ccsr_type _X*) (HW_I2C_BASEADDR+2)) /* I2C Control/Status Register (I2CCSR) */
                            12508 ; 183  |
                            12509 ; 184  |#endif
                            12510 
                            12512 
                            12513 ; 24   |#include "regsi2s.h"
                            12514 
                            12516 
                            12517 ; 1    |/////////////////////////////////////////////////////////////////////////////////
                            12518 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2003
                            12519 ; 3    |// Filename: regsi2s.inc
                            12520 ; 4    |// Description: Register definitions for I2S interface
                            12521 ; 5    |/////////////////////////////////////////////////////////////////////////////////
                            12522 ; 6    |// The following naming conventions are followed in this file.
                            12523 ; 7    |// All registers are named using the format...
                            12524 ; 8    |//     HW_<module>_<regname>
                            12525 ; 9    |// where <module> is the module name which can be any of the following...
                            12526 ; 10   |//     USB20
                            12527 ; 11   |// (Note that when there is more than one copy of a particular module, the
                            12528 ; 12   |// module name includes a number starting from 0 for the first instance of
                            12529 ; 13   |// that module)
                            12530 ; 14   |// <regname> is the specific register within that module
                            12531 ; 15   |// We also define the following...
                            12532 ; 16   |//     HW_<module>_<regname>_BITPOS
                            12533 ; 17   |// which defines the starting bit (i.e. LSB) of a multi bit field
                            12534 ; 18   |//     HW_<module>_<regname>_SETMASK
                            12535 ; 19   |// which does something else, and
                            12536 ; 20   |//     HW_<module>_<regname>_CLRMASK
                            12537 ; 21   |// which does something else.
                            12538 ; 22   |// Other rules
                            12539 ; 23   |//     All caps
                            12540 ; 24   |//     Numeric identifiers start at 0
                            12541 ; 25   |#if !(defined(regsi2sinc))
                            12542 ; 26   |#define regsi2sinc 1
                            12543 ; 27   |
                            12544 ; 28   |#include "types.h"
                            12545 
                            12547 
                            12548 ; 1    |////////////////////////////////////////////////////////////////////////////////
                            12549 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                            12550 ; 3    |//
                            12551 ; 4    |// Filename: types.h
                            12552 ; 5    |// Description: Standard data types
                            12553 ; 6    |////////////////////////////////////////////////////////////////////////////////
                            12554 ; 7    |
                            12555 ; 8    |#ifndef _TYPES_H
                            12556 ; 9    |#define _TYPES_H
                            12557 ; 10   |
                            12558 ; 11   |// TODO:  move this outta here!
                            12559 ; 12   |#if !defined(NOERROR)
                            12560 ; 13   |#define NOERROR 0
                            12561 ; 14   |#define SUCCESS 0
                            12562 ; 15   |#endif 
                            12563 ; 16   |#if !defined(SUCCESS)
                            12564 ; 17   |#define SUCCESS  0
                            12565 ; 18   |#endif
                            12566 ; 19   |#if !defined(ERROR)
                            12567 ; 20   |#define ERROR   -1
                            12568 ; 21   |#endif
                            12569 ; 22   |#if !defined(FALSE)
                            12570 ; 23   |#define FALSE 0
                            12571 ; 24   |#endif
                            12572 ; 25   |#if !defined(TRUE)
                            12573 ; 26   |#define TRUE  1
                            12574 ; 27   |#endif
                            12575 ; 28   |
                            12576 ; 29   |#if !defined(NULL)
                            12577 ; 30   |#define NULL 0
                            12578 ; 31   |#endif
                            12579 ; 32   |
                            12580 ; 33   |#define MAX_INT     0x7FFFFF
                            12581 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                            12582 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                            12583 ; 36   |#define MAX_ULONG   (-1) 
                            12584 ; 37   |
                            12585 ; 38   |#define WORD_SIZE   24              // word size in bits
                            12586 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                            12587 ; 40   |
                            12588 ; 41   |
                            12589 ; 42   |#define BYTE    unsigned char       // btVarName
                            12590 ; 43   |#define CHAR    signed char         // cVarName
                            12591 ; 44   |#define USHORT  unsigned short      // usVarName
                            12592 ; 45   |#define SHORT   unsigned short      // sVarName
                            12593 ; 46   |#define WORD    unsigned int        // wVarName
                            12594 ; 47   |#define INT     signed int          // iVarName
                            12595 ; 48   |#define DWORD   unsigned long       // dwVarName
                            12596 ; 49   |#define LONG    signed long         // lVarName
                            12597 ; 50   |#define BOOL    unsigned int        // bVarName
                            12598 ; 51   |#define FRACT   _fract              // frVarName
                            12599 ; 52   |#define LFRACT  long _fract         // lfrVarName
                            12600 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                            12601 ; 54   |#define FLOAT   float               // fVarName
                            12602 ; 55   |#define DBL     double              // dVarName
                            12603 ; 56   |#define ENUM    enum                // eVarName
                            12604 ; 57   |#define CMX     _complex            // cmxVarName
                            12605 ; 58   |typedef WORD UCS3;                   // 
                            12606 ; 59   |
                            12607 ; 60   |#define UINT16  unsigned short
                            12608 ; 61   |#define UINT8   unsigned char   
                            12609 ; 62   |#define UINT32  unsigned long
                            12610 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port exisiting code to only use 48 bit
                            12611 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port exisiting code to only use 48 bit
                            12612 ; 65   |#define WCHAR   UINT16
                            12613 ; 66   |
                            12614 ; 67   |//UINT128 is 16 bytes or 6 words
                            12615 ; 68   |typedef struct UINT128_3500 {   
                            12616 ; 69   |    int val[6];     
                            12617 ; 70   |} UINT128_3500;
                            12618 ; 71   |
                            12619 ; 72   |#define UINT128   UINT128_3500
                            12620 ; 73   |
                            12621 ; 74   |// Little endian word packed byte strings:   
                            12622 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            12623 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            12624 ; 77   |// Little endian word packed byte strings:   
                            12625 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            12626 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            12627 ; 80   |
                            12628 ; 81   |// Declare Memory Spaces To Use When Coding
                            12629 ; 82   |// A. Sector Buffers
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  51

M:ADDR CODE           CYCLES LINE SOURCELINE
                            12630 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                            12631 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                            12632 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                            12633 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                            12634 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                            12635 ; 88   |// B. Media DDI Memory
                            12636 ; 89   |#define MEDIA_DDI_MEM _Y
                            12637 ; 90   |
                            12638 ; 91   |
                            12639 ; 92   |
                            12640 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                            12641 ; 94   |// Examples of circular pointers:
                            12642 ; 95   |//    INT CIRC cpiVarName
                            12643 ; 96   |//    DWORD CIRC cpdwVarName
                            12644 ; 97   |
                            12645 ; 98   |#define RETCODE INT                 // rcVarName
                            12646 ; 99   |
                            12647 ; 100  |// generic bitfield structure
                            12648 ; 101  |struct Bitfield {
                            12649 ; 102  |    unsigned int B0  :1;
                            12650 ; 103  |    unsigned int B1  :1;
                            12651 ; 104  |    unsigned int B2  :1;
                            12652 ; 105  |    unsigned int B3  :1;
                            12653 ; 106  |    unsigned int B4  :1;
                            12654 ; 107  |    unsigned int B5  :1;
                            12655 ; 108  |    unsigned int B6  :1;
                            12656 ; 109  |    unsigned int B7  :1;
                            12657 ; 110  |    unsigned int B8  :1;
                            12658 ; 111  |    unsigned int B9  :1;
                            12659 ; 112  |    unsigned int B10 :1;
                            12660 ; 113  |    unsigned int B11 :1;
                            12661 ; 114  |    unsigned int B12 :1;
                            12662 ; 115  |    unsigned int B13 :1;
                            12663 ; 116  |    unsigned int B14 :1;
                            12664 ; 117  |    unsigned int B15 :1;
                            12665 ; 118  |    unsigned int B16 :1;
                            12666 ; 119  |    unsigned int B17 :1;
                            12667 ; 120  |    unsigned int B18 :1;
                            12668 ; 121  |    unsigned int B19 :1;
                            12669 ; 122  |    unsigned int B20 :1;
                            12670 ; 123  |    unsigned int B21 :1;
                            12671 ; 124  |    unsigned int B22 :1;
                            12672 ; 125  |    unsigned int B23 :1;
                            12673 ; 126  |};
                            12674 ; 127  |
                            12675 ; 128  |union BitInt {
                            12676 ; 129  |        struct Bitfield B;
                            12677 ; 130  |        int        I;
                            12678 ; 131  |};
                            12679 ; 132  |
                            12680 ; 133  |#define MAX_MSG_LENGTH 10
                            12681 ; 134  |struct CMessage
                            12682 ; 135  |{
                            12683 ; 136  |        unsigned int m_uLength;
                            12684 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                            12685 ; 138  |};
                            12686 ; 139  |
                            12687 ; 140  |typedef struct {
                            12688 ; 141  |    WORD m_wLength;
                            12689 ; 142  |    WORD m_wMessage;
                            12690 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                            12691 ; 144  |} Message;
                            12692 ; 145  |
                            12693 ; 146  |struct MessageQueueDescriptor
                            12694 ; 147  |{
                            12695 ; 148  |        int *m_pBase;
                            12696 ; 149  |        int m_iModulo;
                            12697 ; 150  |        int m_iSize;
                            12698 ; 151  |        int *m_pHead;
                            12699 ; 152  |        int *m_pTail;
                            12700 ; 153  |};
                            12701 ; 154  |
                            12702 ; 155  |struct ModuleEntry
                            12703 ; 156  |{
                            12704 ; 157  |    int m_iSignaledEventMask;
                            12705 ; 158  |    int m_iWaitEventMask;
                            12706 ; 159  |    int m_iResourceOfCode;
                            12707 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                            12708 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescriptor *);
                            12709 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                            12710 ; 163  |    int m_uTimeOutHigh;
                            12711 ; 164  |    int m_uTimeOutLow;
                            12712 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                            12713 ; 166  |};
                            12714 ; 167  |
                            12715 ; 168  |union WaitMask{
                            12716 ; 169  |    struct B{
                            12717 ; 170  |        unsigned int m_bNone     :1;
                            12718 ; 171  |        unsigned int m_bMessage  :1;
                            12719 ; 172  |        unsigned int m_bTimer    :1;
                            12720 ; 173  |        unsigned int m_bButton   :1;
                            12721 ; 174  |    } B;
                            12722 ; 175  |    int I;
                            12723 ; 176  |} ;
                            12724 ; 177  |
                            12725 ; 178  |
                            12726 ; 179  |struct Button {
                            12727 ; 180  |        WORD wButtonEvent;
                            12728 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                            12729 ; 182  |};
                            12730 ; 183  |
                            12731 ; 184  |struct Message {
                            12732 ; 185  |        WORD wMsgLength;
                            12733 ; 186  |        WORD wMsgCommand;
                            12734 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                            12735 ; 188  |};
                            12736 ; 189  |
                            12737 ; 190  |union EventTypes {
                            12738 ; 191  |        struct CMessage msg;
                            12739 ; 192  |        struct Button Button ;
                            12740 ; 193  |        struct Message Message;
                            12741 ; 194  |};
                            12742 ; 195  |
                            12743 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                            12744 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                            12745 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                            12746 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                            12747 ; 200  |
                            12748 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                            12749 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                            12750 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                            12751 ; 204  |
                            12752 ; 205  |#if DEBUG
                            12753 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                            12754 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                            12755 ; 208  |#else 
                            12756 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rather than halt or reset. 
                            12757 ; 210  |#define DebugBuildAssert(x)    
                            12758 ; 211  |#endif
                            12759 ; 212  |
                            12760 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                            12761 ; 214  |//  #pragma asm
                            12762 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                            12763 ; 216  |//  #pragma endasm
                            12764 ; 217  |
                            12765 ; 218  |
                            12766 ; 219  |#ifdef COLOR_262K
                            12767 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b)) >> 2)    //262k
                            12768 ; 221  |#elif defined(COLOR_65K)
                            12769 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)) >> 3)  //65k
                            12770 ; 223  |#else
                            12771 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >> 4)
                            12772 ; 225  |#endif
                            12773 ; 226  |    
                            12774 ; 227  |#endif // #ifndef _TYPES_H
                            12775 
                            12777 
                            12778 ; 29   |
                            12779 ; 30   |///////////////////////////////////////////////////////////////////////////////////
                            12780 ; 31   |////  I2S Registers (SAI)
                            12781 ; 32   |///////////////////////////////////////////////////////////////////////////////////
                            12782 ; 33   |
                            12783 ; 34   |
                            12784 ; 35   |#define HW_SAI_BASEADDR (0xFFF0)
                            12785 ; 36   |
                            12786 ; 37   |
                            12787 ; 38   |
                            12788 ; 39   |
                            12789 ; 40   |#define HW_SAIRCSR_REN0_BITPOS (0)
                            12790 ; 41   |#define HW_SAIRCSR_REN1_BITPOS (1)
                            12791 ; 42   |#define HW_SAIRCSR_REN2_BITPOS (2)
                            12792 ; 43   |#define HW_SAIRCSR_RMME_BITPOS (3)
                            12793 ; 44   |#define HW_SAIRCSR_RSVD0_BITPOS (4)
                            12794 ; 45   |#define HW_SAIRCSR_RWL_BITPOS (5)
                            12795 ; 46   |#define HW_SAIRCSR_RDIR_BITPOS (7)
                            12796 ; 47   |#define HW_SAIRCSR_RLRS_BITPOS (8)
                            12797 ; 48   |#define HW_SAIRCSR_RCKP_BITPOS (9)
                            12798 ; 49   |#define HW_SAIRCSR_RREL_BITPOS (10)
                            12799 ; 50   |#define HW_SAIRCSR_RDWJ_BITPOS (11)
                            12800 ; 51   |#define HW_SAIRCSR_RXIE_BITPOS (12)
                            12801 ; 52   |#define HW_SAIRCSR_RSVD1_BITPOS (13)
                            12802 ; 53   |#define HW_SAIRCSR_ROFL_BITPOS (14)
                            12803 ; 54   |#define HW_SAIRCSR_RDR_BITPOS (15)
                            12804 ; 55   |#define HW_SAIRCSR_ROFCL_BITPOS (16)
                            12805 ; 56   |#define HW_SAIRCSR_RSVD2_BITPOS (17)
                            12806 ; 57   |
                            12807 ; 58   |
                            12808 ; 59   |#define HW_SAIRCSR_REN0_WIDTH (1)
                            12809 ; 60   |#define HW_SAIRCSR_REN1_WIDTH (1)
                            12810 ; 61   |#define HW_SAIRCSR_REN2_WIDTH (1)
                            12811 ; 62   |#define HW_SAIRCSR_RMME_WIDTH (1)
                            12812 ; 63   |#define HW_SAIRCSR_RSVD0_WIDTH (1)
                            12813 ; 64   |#define HW_SAIRCSR_RWL_WIDTH (2)
                            12814 ; 65   |#define HW_SAIRCSR_RDIR_WIDTH (1)
                            12815 ; 66   |#define HW_SAIRCSR_RLRS_WIDTH (1)
                            12816 ; 67   |#define HW_SAIRCSR_RCKP_WIDTH (1)
                            12817 ; 68   |#define HW_SAIRCSR_RREL_WIDTH (1)
                            12818 ; 69   |#define HW_SAIRCSR_RDWJ_WIDTH (1)
                            12819 ; 70   |#define HW_SAIRCSR_RXIE_WIDTH (1)
                            12820 ; 71   |#define HW_SAIRCSR_RSVD1_WIDTH (1)
                            12821 ; 72   |#define HW_SAIRCSR_ROFL_WIDTH (1)
                            12822 ; 73   |#define HW_SAIRCSR_RDR_WIDTH (1)
                            12823 ; 74   |#define HW_SAIRCSR_ROFCL_WIDTH (1)
                            12824 ; 75   |#define HW_SAIRCSR_RSVD2_WIDTH (7)
                            12825 ; 76   |
                            12826 ; 77   |
                            12827 ; 78   |#define HW_SAIRCSR_REN0_SETMASK (((1<HW_SAIRCSR_REN0_WIDTH)-1)<<HW_SAIRCSR_REN0_BITPOS)
                            12828 ; 79   |#define HW_SAIRCSR_REN1_SETMASK (((1<HW_SAIRCSR_REN1_WIDTH)-1)<<HW_SAIRCSR_REN1_BITPOS)
                            12829 ; 80   |#define HW_SAIRCSR_REN2_SETMASK (((1<HW_SAIRCSR_REN2_WIDTH)-1)<<HW_SAIRCSR_REN2_BITPOS)
                            12830 ; 81   |#define HW_SAIRCSR_RMME_SETMASK (((1<HW_SAIRCSR_RMME_WIDTH)-1)<<HW_SAIRCSR_RMME_BITPOS)
                            12831 ; 82   |#define HW_SAIRCSR_RSVD0_SETMASK (((1<HW_SAIRCSR_RSVD0_WIDTH)-1)<<HW_SAIRCSR_RSVD0_BITPOS)
                            12832 ; 83   |#define HW_SAIRCSR_RWL_SETMASK (((1<HW_SAIRCSR_RWL_WIDTH)-1)<<HW_SAIRCSR_RWL_BITPOS)
                            12833 ; 84   |#define HW_SAIRCSR_RDIR_SETMASK (((1<HW_SAIRCSR_RDIR_WIDTH)-1)<<HW_SAIRCSR_RDIR_BITPOS)
                            12834 ; 85   |#define HW_SAIRCSR_RLRS_SETMASK (((1<HW_SAIRCSR_RLRS_WIDTH)-1)<<HW_SAIRCSR_RLRS_BITPOS)
                            12835 ; 86   |#define HW_SAIRCSR_RCKP_SETMASK (((1<HW_SAIRCSR_RCKP_WIDTH)-1)<<HW_SAIRCSR_RCKP_BITPOS)
                            12836 ; 87   |#define HW_SAIRCSR_RREL_SETMASK (((1<HW_SAIRCSR_RREL_WIDTH)-1)<<HW_SAIRCSR_RREL_BITPOS)
                            12837 ; 88   |#define HW_SAIRCSR_RDWJ_SETMASK (((1<HW_SAIRCSR_RDWJ_WIDTH)-1)<<HW_SAIRCSR_RDWJ_BITPOS)
                            12838 ; 89   |#define HW_SAIRCSR_RXIE_SETMASK (((1<HW_SAIRCSR_RXIE_WIDTH)-1)<<HW_SAIRCSR_RXIE_BITPOS)
                            12839 ; 90   |#define HW_SAIRCSR_RSVD1_SETMASK (((1<HW_SAIRCSR_RSVD1_WIDTH)-1)<<HW_SAIRCSR_RSVD1_BITPOS)
                            12840 ; 91   |#define HW_SAIRCSR_ROFL_SETMASK (((1<HW_SAIRCSR_ROFL_WIDTH)-1)<<HW_SAIRCSR_ROFL_BITPOS)
                            12841 ; 92   |#define HW_SAIRCSR_RDR_SETMASK (((1<HW_SAIRCSR_RDR_WIDTH)-1)<<HW_SAIRCSR_RDR_BITPOS)
                            12842 ; 93   |#define HW_SAIRCSR_ROFCL_SETMASK (((1<HW_SAIRCSR_ROFCL_WIDTH)-1)<<HW_SAIRCSR_ROFCL_BITPOS)
                            12843 ; 94   |#define HW_SAIRCSR_RSVD2_SETMASK (((1<HW_SAIRCSR_RSVD2_WIDTH)-1)<<HW_SAIRCSR_RSVD2_BITPOS)
                            12844 ; 95   |
                            12845 ; 96   |
                            12846 ; 97   |#define HW_SAIRCSR_REN0_CLRMASK (~(WORD)HW_SAIRCSR_REN0_SETMASK)
                            12847 ; 98   |#define HW_SAIRCSR_REN1_CLRMASK (~(WORD)HW_SAIRCSR_REN1_SETMASK)
                            12848 ; 99   |#define HW_SAIRCSR_REN2_CLRMASK (~(WORD)HW_SAIRCSR_REN2_SETMASK)
                            12849 ; 100  |#define HW_SAIRCSR_RMME_CLRMASK (~(WORD)HW_SAIRCSR_RMME_SETMASK)
                            12850 ; 101  |#define HW_SAIRCSR_RSVD0_CLRMASK (~(WORD)HW_SAIRCSR_RSVD0_SETMASK)
                            12851 ; 102  |#define HW_SAIRCSR_RWL_CLRMASK (~(WORD)HW_SAIRCSR_RWL_SETMASK)
                            12852 ; 103  |#define HW_SAIRCSR_RDIR_CLRMASK (~(WORD)HW_SAIRCSR_RDIR_SETMASK)
                            12853 ; 104  |#define HW_SAIRCSR_RLRS_CLRMASK (~(WORD)HW_SAIRCSR_RLRS_SETMASK)
                            12854 ; 105  |#define HW_SAIRCSR_RCKP_CLRMASK (~(WORD)HW_SAIRCSR_RCKP_SETMASK)
                            12855 ; 106  |#define HW_SAIRCSR_RREL_CLRMASK (~(WORD)HW_SAIRCSR_RREL_SETMASK)
                            12856 ; 107  |#define HW_SAIRCSR_RDWJ_CLRMASK (~(WORD)HW_SAIRCSR_RDWJ_SETMASK)
                            12857 ; 108  |#define HW_SAIRCSR_RXIE_CLRMASK (~(WORD)HW_SAIRCSR_RXIE_SETMASK)
                            12858 ; 109  |#define HW_SAIRCSR_RSVD1_CLRMASK (~(WORD)HW_SAIRCSR_RSVD1_SETMASK)
                            12859 ; 110  |#define HW_SAIRCSR_ROFL_CLRMASK (~(WORD)HW_SAIRCSR_ROFL_SETMASK)
                            12860 ; 111  |#define HW_SAIRCSR_RDR_CLRMASK (~(WORD)HW_SAIRCSR_RDR_SETMASK)
                            12861 ; 112  |#define HW_SAIRCSR_ROFCL_CLRMASK (~(WORD)HW_SAIRCSR_ROFCL_SETMASK)
                            12862 ; 113  |#define HW_SAIRCSR_RSVD2_CLRMASK (~(WORD)HW_SAIRCSR_RSVD2_SETMASK)
                            12863 ; 114  |
                            12864 ; 115  |typedef union
                            12865 ; 116  |{
                            12866 ; 117  |    struct {
                            12867 ; 118  |        int REN0        :HW_SAIRCSR_REN0_WIDTH;        // Receiver 0 enable
                            12868 ; 119  |        int REN1        :HW_SAIRCSR_REN1_WIDTH;        // Receiver 1 enable
                            12869 ; 120  |        int REN2        :HW_SAIRCSR_REN2_WIDTH;        // Receiver 2 enable
                            12870 ; 121  |        int RMME        :HW_SAIRCSR_RMME_WIDTH;        // Receiver master mode enable
                            12871 ; 122  |        int RSVD0       :HW_SAIRCSR_RSVD0_WIDTH;       // Reserved
                            12872 ; 123  |        unsigned RWL    :HW_SAIRCSR_RWL_WIDTH;         // Receiver word length control
                            12873 ; 124  |        int RDIR        :HW_SAIRCSR_RDIR_WIDTH;        // Receiver data shift direction 
                            12874 ; 125  |        int RLRS        :HW_SAIRCSR_RLRS_WIDTH;        // Receiver left right select
                            12875 ; 126  |        int RCKP        :HW_SAIRCSR_RCKP_WIDTH;        // Receiver clock polarity
                            12876 ; 127  |        int RREL        :HW_SAIRCSR_RREL_WIDTH;        // Receiver relative timing
                            12877 ; 128  |        int RDWJ        :HW_SAIRCSR_RDWJ_WIDTH;        // Receiver data word justification
                            12878 ; 129  |        int RXIE        :HW_SAIRCSR_RXIE_WIDTH;        // Receiver interrupt enable
                            12879 ; 130  |        int RSVD1       :HW_SAIRCSR_RSVD1_WIDTH;       // Reserved
                            12880 ; 131  |        int ROFL        :HW_SAIRCSR_ROFL_WIDTH;        // Receiver data overflow
                            12881 ; 132  |        int RDR         :HW_SAIRCSR_RDR_WIDTH;         // Receiver data ready flag
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  52

M:ADDR CODE           CYCLES LINE SOURCELINE
                            12882 ; 133  |        int ROFCL       :HW_SAIRCSR_ROFCL_WIDTH;       // Receiver data overflow clear
                            12883 ; 134  |        unsigned RSVD2  :HW_SAIRCSR_RSVD2_WIDTH;       // Reserved
                            12884 ; 135  |    } B;
                            12885 ; 136  |    int I;
                            12886 ; 137  |    unsigned U;
                            12887 ; 138  |} saircsr_type;
                            12888 ; 139  |
                            12889 ; 140  |#define HW_SAIRCSR (*(volatile saircsr_type _X*) (HW_SAI_BASEADDR))       /* I2S Receive CSR         */
                            12890 ; 141  |
                            12891 ; 142  |typedef union
                            12892 ; 143  |{
                            12893 ; 144  |    struct {
                            12894 ; 145  |        unsigned SAI :24;
                            12895 ; 146  |    } B;
                            12896 ; 147  |    int I;
                            12897 ; 148  |    unsigned U;
                            12898 ; 149  |} saixr_type;
                            12899 ; 150  |
                            12900 ; 151  |#define HW_SAIRX0R (*(volatile saixr_type _X*)  (HW_SAI_BASEADDR+1))       /* I2S Received data reg 0 */
                            12901 ; 152  |#define HW_SAIRX1R (*(volatile saixr_type _X*)  (HW_SAI_BASEADDR+2))       /* I2S Received data reg 1 */
                            12902 ; 153  |#define HW_SAIRX2R (*(volatile saixr_type _X*)  (HW_SAI_BASEADDR+3))       /* I2S Received data reg 2 */
                            12903 ; 154  |
                            12904 ; 155  |
                            12905 ; 156  |#define HW_SAITCSR_TEN0_BITPOS (0)
                            12906 ; 157  |#define HW_SAITCSR_TEN1_BITPOS (1)
                            12907 ; 158  |#define HW_SAITCSR_TEN2_BITPOS (2)
                            12908 ; 159  |#define HW_SAITCSR_TMME_BITPOS (3)
                            12909 ; 160  |#define HW_SAITCSR_RSVD0_BITPOS (4)
                            12910 ; 161  |#define HW_SAITCSR_TWL_BITPOS (5)
                            12911 ; 162  |#define HW_SAITCSR_TDIR_BITPOS (7)
                            12912 ; 163  |#define HW_SAITCSR_TLRS_BITPOS (8)
                            12913 ; 164  |#define HW_SAITCSR_TCKP_BITPOS (9)
                            12914 ; 165  |#define HW_SAITCSR_TREL_BITPOS (10)
                            12915 ; 166  |#define HW_SAITCSR_TDWE_BITPOS (11)
                            12916 ; 167  |#define HW_SAITCSR_TXIE_BITPOS (12)
                            12917 ; 168  |#define HW_SAITCSR_RSVD1_BITPOS (13)
                            12918 ; 169  |#define HW_SAITCSR_TUFL_BITPOS (14)
                            12919 ; 170  |#define HW_SAITCSR_TDE_BITPOS (15)
                            12920 ; 171  |#define HW_SAITCSR_TUFCL_BITPOS (16)
                            12921 ; 172  |#define HW_SAITCSR_RSVD2_BITPOS (17)
                            12922 ; 173  |
                            12923 ; 174  |
                            12924 ; 175  |#define HW_SAITCSR_TEN0_WIDTH (1)
                            12925 ; 176  |#define HW_SAITCSR_TEN1_WIDTH (1)
                            12926 ; 177  |#define HW_SAITCSR_TEN2_WIDTH (1)
                            12927 ; 178  |#define HW_SAITCSR_TMME_WIDTH (1)
                            12928 ; 179  |#define HW_SAITCSR_RSVD0_WIDTH (1)
                            12929 ; 180  |#define HW_SAITCSR_TWL_WIDTH (2)
                            12930 ; 181  |#define HW_SAITCSR_TDIR_WIDTH (1)
                            12931 ; 182  |#define HW_SAITCSR_TLRS_WIDTH (1)
                            12932 ; 183  |#define HW_SAITCSR_TCKP_WIDTH (1)
                            12933 ; 184  |#define HW_SAITCSR_TREL_WIDTH (1)
                            12934 ; 185  |#define HW_SAITCSR_TDWE_WIDTH (1)
                            12935 ; 186  |#define HW_SAITCSR_TXIE_WIDTH (1)
                            12936 ; 187  |#define HW_SAITCSR_RSVD1_WIDTH (1)
                            12937 ; 188  |#define HW_SAITCSR_TUFL_WIDTH (1)
                            12938 ; 189  |#define HW_SAITCSR_TDE_WIDTH (1)
                            12939 ; 190  |#define HW_SAITCSR_TUFCL_WIDTH (1)
                            12940 ; 191  |#define HW_SAITCSR_RSVD2_WIDTH (7)
                            12941 ; 192  |
                            12942 ; 193  |
                            12943 ; 194  |#define HW_SAITCSR_TEN0_SETMASK (((1<HW_SAITCSR_TEN0_WIDTH)-1)<<HW_SAITCSR_TEN0_BITPOS)
                            12944 ; 195  |#define HW_SAITCSR_TEN1_SETMASK (((1<HW_SAITCSR_TEN1_WIDTH)-1)<<HW_SAITCSR_TEN1_BITPOS)
                            12945 ; 196  |#define HW_SAITCSR_TEN2_SETMASK (((1<HW_SAITCSR_TEN2_WIDTH)-1)<<HW_SAITCSR_TEN2_BITPOS)
                            12946 ; 197  |#define HW_SAITCSR_TMME_SETMASK (((1<HW_SAITCSR_TMME_WIDTH)-1)<<HW_SAITCSR_TMME_BITPOS)
                            12947 ; 198  |#define HW_SAITCSR_RSVD0_SETMASK (((1<HW_SAITCSR_RSVD0_WIDTH)-1)<<HW_SAITCSR_RSVD0_BITPOS)
                            12948 ; 199  |#define HW_SAITCSR_TWL_SETMASK (((1<HW_SAITCSR_TWL_WIDTH)-1)<<HW_SAITCSR_TWL_BITPOS)
                            12949 ; 200  |#define HW_SAITCSR_TDIR_SETMASK (((1<HW_SAITCSR_TDIR_WIDTH)-1)<<HW_SAITCSR_TDIR_BITPOS)
                            12950 ; 201  |#define HW_SAITCSR_TLRS_SETMASK (((1<HW_SAITCSR_TLRS_WIDTH)-1)<<HW_SAITCSR_TLRS_BITPOS)
                            12951 ; 202  |#define HW_SAITCSR_TCKP_SETMASK (((1<HW_SAITCSR_TCKP_WIDTH)-1)<<HW_SAITCSR_TCKP_BITPOS)
                            12952 ; 203  |#define HW_SAITCSR_TREL_SETMASK (((1<HW_SAITCSR_TREL_WIDTH)-1)<<HW_SAITCSR_TREL_BITPOS)
                            12953 ; 204  |#define HW_SAITCSR_TDWE_SETMASK (((1<HW_SAITCSR_TDWE_WIDTH)-1)<<HW_SAITCSR_TDWE_BITPOS)
                            12954 ; 205  |#define HW_SAITCSR_TXIE_SETMASK (((1<HW_SAITCSR_TXIE_WIDTH)-1)<<HW_SAITCSR_TXIE_BITPOS)
                            12955 ; 206  |#define HW_SAITCSR_RSVD1_SETMASK (((1<HW_SAITCSR_RSVD1_WIDTH)-1)<<HW_SAITCSR_RSVD1_BITPOS)
                            12956 ; 207  |#define HW_SAITCSR_TUFL_SETMASK (((1<HW_SAITCSR_TUFL_WIDTH)-1)<<HW_SAITCSR_TUFL_BITPOS)
                            12957 ; 208  |#define HW_SAITCSR_TDE_SETMASK (((1<HW_SAITCSR_TDE_WIDTH)-1)<<HW_SAITCSR_TDE_BITPOS)
                            12958 ; 209  |#define HW_SAITCSR_TUFCL_SETMASK (((1<HW_SAITCSR_TUFCL_WIDTH)-1)<<HW_SAITCSR_TUFCL_BITPOS)
                            12959 ; 210  |#define HW_SAITCSR_RSVD2_SETMASK (((1<HW_SAITCSR_RSVD2_WIDTH)-1)<<HW_SAITCSR_RSVD2_BITPOS)
                            12960 ; 211  |
                            12961 ; 212  |
                            12962 ; 213  |#define HW_SAITCSR_TEN0_CLRMASK (~(WORD)HW_SAITCSR_TEN0_SETMASK)
                            12963 ; 214  |#define HW_SAITCSR_TEN1_CLRMASK (~(WORD)HW_SAITCSR_TEN1_SETMASK)
                            12964 ; 215  |#define HW_SAITCSR_TEN2_CLRMASK (~(WORD)HW_SAITCSR_TEN2_SETMASK)
                            12965 ; 216  |#define HW_SAITCSR_TMME_CLRMASK (~(WORD)HW_SAITCSR_TMME_SETMASK)
                            12966 ; 217  |#define HW_SAITCSR_RSVD0_CLRMASK (~(WORD)HW_SAITCSR_RSVD0_SETMASK)
                            12967 ; 218  |#define HW_SAITCSR_TWL_CLRMASK (~(WORD)HW_SAITCSR_TWL_SETMASK)
                            12968 ; 219  |#define HW_SAITCSR_TDIR_CLRMASK (~(WORD)HW_SAITCSR_TDIR_SETMASK)
                            12969 ; 220  |#define HW_SAITCSR_TLRS_CLRMASK (~(WORD)HW_SAITCSR_TLRS_SETMASK)
                            12970 ; 221  |#define HW_SAITCSR_TCKP_CLRMASK (~(WORD)HW_SAITCSR_TCKP_SETMASK)
                            12971 ; 222  |#define HW_SAITCSR_TREL_CLRMASK (~(WORD)HW_SAITCSR_TREL_SETMASK)
                            12972 ; 223  |#define HW_SAITCSR_TDWE_CLRMASK (~(WORD)HW_SAITCSR_TDWE_SETMASK)
                            12973 ; 224  |#define HW_SAITCSR_TXIE_CLRMASK (~(WORD)HW_SAITCSR_TXIE_SETMASK)
                            12974 ; 225  |#define HW_SAITCSR_RSVD1_CLRMASK (~(WORD)HW_SAITCSR_RSVD1_SETMASK)
                            12975 ; 226  |#define HW_SAITCSR_TUFL_CLRMASK (~(WORD)HW_SAITCSR_TUFL_SETMASK)
                            12976 ; 227  |#define HW_SAITCSR_TDE_CLRMASK (~(WORD)HW_SAITCSR_TDE_SETMASK)
                            12977 ; 228  |#define HW_SAITCSR_TUFCL_CLRMASK (~(WORD)HW_SAITCSR_TUFCL_SETMASK)
                            12978 ; 229  |#define HW_SAITCSR_RSVD2_CLRMASK (~(WORD)HW_SAITCSR_RSVD2_SETMASK)
                            12979 ; 230  |
                            12980 ; 231  |
                            12981 ; 232  |typedef union
                            12982 ; 233  |{
                            12983 ; 234  |    struct {
                            12984 ; 235  |        int TEN0       :HW_SAITCSR_TEN0_WIDTH;         // Transmitter 0 enable
                            12985 ; 236  |        int TEN1       :HW_SAITCSR_TEN1_WIDTH;         // Transmitter 1 enable
                            12986 ; 237  |        int TEN2       :HW_SAITCSR_TEN2_WIDTH;         // Transmitter 2 enable
                            12987 ; 238  |        int TMME       :HW_SAITCSR_TMME_WIDTH;         // Transmitter master mode enable
                            12988 ; 239  |        int RSVD0      :HW_SAITCSR_RSVD0_WIDTH;        // Reserved
                            12989 ; 240  |        unsigned TWL   :HW_SAITCSR_TWL_WIDTH;          // Transmitter word length control
                            12990 ; 241  |        int TDIR       :HW_SAITCSR_TDIR_WIDTH;         // Transmitter data shift direction 
                            12991 ; 242  |        int TLRS       :HW_SAITCSR_TLRS_WIDTH;         // Transmitter left right select
                            12992 ; 243  |        int TCKP       :HW_SAITCSR_TCKP_WIDTH;         // Transmitter clock polarity
                            12993 ; 244  |        int TREL       :HW_SAITCSR_TREL_WIDTH;         // Transmitter relative timing
                            12994 ; 245  |        int TDWE       :HW_SAITCSR_TDWE_WIDTH;         // Transmitter data word justification
                            12995 ; 246  |        int TXIE       :HW_SAITCSR_TXIE_WIDTH;         // Transmitter interrupt enable
                            12996 ; 247  |        int RSVD1      :HW_SAITCSR_RSVD1_WIDTH;        // Reserved
                            12997 ; 248  |        int TUFL       :HW_SAITCSR_TUFL_WIDTH;         // Transmitter data overflow
                            12998 ; 249  |        int TDE        :HW_SAITCSR_TDE_WIDTH;          // Transmitter data ready flag
                            12999 ; 250  |        int TUFCL      :HW_SAITCSR_TUFCL_WIDTH;        // Transmitter data overflow clear
                            13000 ; 251  |        unsigned RSVD2 :HW_SAITCSR_RSVD2_WIDTH;        // Reserved
                            13001 ; 252  |    } B;
                            13002 ; 253  |    int I;
                            13003 ; 254  |    unsigned U;
                            13004 ; 255  |} saitcsr_type;
                            13005 ; 256  |
                            13006 ; 257  |#define HW_SAITCSR (*(volatile saitcsr_type _X*) (HW_SAI_BASEADDR+5)) /* I2S Transmit CSR      */
                            13007 ; 258  |
                            13008 ; 259  |#define HW_SAITX0R (*(volatile saixr_type _X*)  (HW_SAI_BASEADDR+6))       /* I2S Transmit data reg 0 */
                            13009 ; 260  |#define HW_SAITX1R (*(volatile saixr_type _X*)  (HW_SAI_BASEADDR+7))       /* I2S Transmit data reg 1 */
                            13010 ; 261  |#define HW_SAITX2R (*(volatile saixr_type _X*)  (HW_SAI_BASEADDR+8))       /* I2S Transmit data reg 2 */
                            13011 ; 262  |
                            13012 ; 263  |#endif
                            13013 
                            13015 
                            13016 ; 25   |#include "regsicoll.h"
                            13017 
                            13019 
                            13020 ; 1    |#if !defined(__REGS_ICOLL_INC)
                            13021 ; 2    |#define __REGS_ICOLL_INC 1
                            13022 ; 3    |
                            13023 ; 4    |/////////////////////////////////////////////////////////////////////////////////
                            13024 ; 5    |//  Interrupt Collector Registers
                            13025 ; 6    |/////////////////////////////////////////////////////////////////////////////////
                            13026 ; 7    |
                            13027 ; 8    |#define HW_ICOLL_BASEADDR 0xF300
                            13028 ; 9    |
                            13029 ; 10   |
                            13030 ; 11   |
                            13031 ; 12   |/////////////////////////////////////////////////////////////////////////////////
                            13032 ; 13   |//  Interrupt Collector 0 Enable Register (HW_ICLENABLE0R) Bit Positions
                            13033 ; 14   |
                            13034 ; 15   |typedef union
                            13035 ; 16   |{
                            13036 ; 17   |    struct {
                            13037 ; 18   |        int SEN0        :1;
                            13038 ; 19   |        int SEN1        :1;
                            13039 ; 20   |        int SEN2        :1;
                            13040 ; 21   |        int SEN3        :1;
                            13041 ; 22   |        int SEN4        :1;
                            13042 ; 23   |        int SEN5        :1;
                            13043 ; 24   |        int SEN6        :1;
                            13044 ; 25   |        int SEN7        :1;
                            13045 ; 26   |        int SEN8        :1;
                            13046 ; 27   |        int SEN9        :1;
                            13047 ; 28   |        int SEN10       :1;
                            13048 ; 29   |        int SEN11       :1;
                            13049 ; 30   |        int SEN12       :1;
                            13050 ; 31   |        int SEN13       :1;
                            13051 ; 32   |        int SEN14       :1;
                            13052 ; 33   |        int SEN15       :1;
                            13053 ; 34   |        int SEN16       :1;
                            13054 ; 35   |        int SEN17       :1;
                            13055 ; 36   |        int SEN18       :1;
                            13056 ; 37   |        int SEN19       :1;
                            13057 ; 38   |        int SEN20       :1;
                            13058 ; 39   |        int SEN21       :1;
                            13059 ; 40   |        int SEN22       :1;
                            13060 ; 41   |        int SEN23       :1;
                            13061 ; 42   |    } B;
                            13062 ; 43   |    int I;
                            13063 ; 44   |} iclenable0_type;
                            13064 ; 45   |#define HW_ICLENABLE0R  (*(volatile iclenable0_type _X*) (HW_ICOLL_BASEADDR)) /* Interrupt Priority Register Core   */
                            13065 ; 46   |
                            13066 ; 47   |
                            13067 ; 48   |#define HW_ICLENABLE0R_SEN0_BITPOS 0
                            13068 ; 49   |#define HW_ICLENABLE0R_SEN1_BITPOS 1
                            13069 ; 50   |#define HW_ICLENABLE0R_SEN2_BITPOS 2
                            13070 ; 51   |#define HW_ICLENABLE0R_SEN3_BITPOS 3
                            13071 ; 52   |#define HW_ICLENABLE0R_SEN4_BITPOS 4
                            13072 ; 53   |#define HW_ICLENABLE0R_SEN5_BITPOS 5
                            13073 ; 54   |#define HW_ICLENABLE0R_SEN6_BITPOS 6
                            13074 ; 55   |#define HW_ICLENABLE0R_SEN7_BITPOS 7
                            13075 ; 56   |#define HW_ICLENABLE0R_SEN8_BITPOS 8
                            13076 ; 57   |#define HW_ICLENABLE0R_SEN9_BITPOS 9
                            13077 ; 58   |#define HW_ICLENABLE0R_SEN10_BITPOS 10
                            13078 ; 59   |#define HW_ICLENABLE0R_SEN11_BITPOS 11
                            13079 ; 60   |#define HW_ICLENABLE0R_SEN12_BITPOS 12
                            13080 ; 61   |#define HW_ICLENABLE0R_SEN13_BITPOS 13
                            13081 ; 62   |#define HW_ICLENABLE0R_SEN14_BITPOS 14
                            13082 ; 63   |#define HW_ICLENABLE0R_SEN15_BITPOS 15
                            13083 ; 64   |#define HW_ICLENABLE0R_SEN16_BITPOS 16
                            13084 ; 65   |#define HW_ICLENABLE0R_SEN17_BITPOS 17
                            13085 ; 66   |#define HW_ICLENABLE0R_SEN18_BITPOS 18
                            13086 ; 67   |#define HW_ICLENABLE0R_SEN19_BITPOS 19
                            13087 ; 68   |#define HW_ICLENABLE0R_SEN20_BITPOS 20
                            13088 ; 69   |#define HW_ICLENABLE0R_SEN21_BITPOS 21
                            13089 ; 70   |#define HW_ICLENABLE0R_SEN22_BITPOS 22
                            13090 ; 71   |#define HW_ICLENABLE0R_SEN23_BITPOS 23
                            13091 ; 72   |
                            13092 ; 73   |#define HW_ICLENABLE0R_SEN0_SETMASK 1<<HW_ICLENABLE0R_SEN0_BITPOS
                            13093 ; 74   |#define HW_ICLENABLE0R_SEN1_SETMASK 1<<HW_ICLENABLE0R_SEN1_BITPOS
                            13094 ; 75   |#define HW_ICLENABLE0R_SEN2_SETMASK 1<<HW_ICLENABLE0R_SEN2_BITPOS
                            13095 ; 76   |#define HW_ICLENABLE0R_SEN3_SETMASK 1<<HW_ICLENABLE0R_SEN3_BITPOS
                            13096 ; 77   |#define HW_ICLENABLE0R_SEN4_SETMASK 1<<HW_ICLENABLE0R_SEN4_BITPOS
                            13097 ; 78   |#define HW_ICLENABLE0R_SEN5_SETMASK 1<<HW_ICLENABLE0R_SEN5_BITPOS
                            13098 ; 79   |#define HW_ICLENABLE0R_SEN6_SETMASK 1<<HW_ICLENABLE0R_SEN6_BITPOS
                            13099 ; 80   |#define HW_ICLENABLE0R_SEN7_SETMASK 1<<HW_ICLENABLE0R_SEN7_BITPOS
                            13100 ; 81   |#define HW_ICLENABLE0R_SEN8_SETMASK 1<<HW_ICLENABLE0R_SEN8_BITPOS
                            13101 ; 82   |#define HW_ICLENABLE0R_SEN9_SETMASK 1<<HW_ICLENABLE0R_SEN9_BITPOS
                            13102 ; 83   |#define HW_ICLENABLE0R_SEN10_SETMASK 1<<HW_ICLENABLE0R_SEN10_BITPOS
                            13103 ; 84   |#define HW_ICLENABLE0R_SEN11_SETMASK 1<<HW_ICLENABLE0R_SEN11_BITPOS
                            13104 ; 85   |#define HW_ICLENABLE0R_SEN12_SETMASK 1<<HW_ICLENABLE0R_SEN12_BITPOS
                            13105 ; 86   |#define HW_ICLENABLE0R_SEN13_SETMASK 1<<HW_ICLENABLE0R_SEN13_BITPOS
                            13106 ; 87   |#define HW_ICLENABLE0R_SEN14_SETMASK 1<<HW_ICLENABLE0R_SEN14_BITPOS
                            13107 ; 88   |#define HW_ICLENABLE0R_SEN15_SETMASK 1<<HW_ICLENABLE0R_SEN15_BITPOS
                            13108 ; 89   |#define HW_ICLENABLE0R_SEN16_SETMASK 1<<HW_ICLENABLE0R_SEN16_BITPOS
                            13109 ; 90   |#define HW_ICLENABLE0R_SEN17_SETMASK 1<<HW_ICLENABLE0R_SEN17_BITPOS
                            13110 ; 91   |#define HW_ICLENABLE0R_SEN18_SETMASK 1<<HW_ICLENABLE0R_SEN18_BITPOS
                            13111 ; 92   |#define HW_ICLENABLE0R_SEN19_SETMASK 1<<HW_ICLENABLE0R_SEN19_BITPOS
                            13112 ; 93   |#define HW_ICLENABLE0R_SEN20_SETMASK 1<<HW_ICLENABLE0R_SEN20_BITPOS
                            13113 ; 94   |#define HW_ICLENABLE0R_SEN21_SETMASK 1<<HW_ICLENABLE0R_SEN21_BITPOS
                            13114 ; 95   |#define HW_ICLENABLE0R_SEN22_SETMASK 1<<HW_ICLENABLE0R_SEN22_BITPOS
                            13115 ; 96   |#define HW_ICLENABLE0R_SEN23_SETMASK 1<<HW_ICLENABLE0R_SEN23_BITPOS
                            13116 ; 97   |
                            13117 ; 98   |#define HW_ICLENABLE0R_SEN0_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN0_SETMASK
                            13118 ; 99   |#define HW_ICLENABLE0R_SEN1_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN1_SETMASK
                            13119 ; 100  |#define HW_ICLENABLE0R_SEN2_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN2_SETMASK
                            13120 ; 101  |#define HW_ICLENABLE0R_SEN3_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN3_SETMASK
                            13121 ; 102  |#define HW_ICLENABLE0R_SEN4_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN4_SETMASK
                            13122 ; 103  |#define HW_ICLENABLE0R_SEN5_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN5_SETMASK
                            13123 ; 104  |#define HW_ICLENABLE0R_SEN6_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN6_SETMASK
                            13124 ; 105  |#define HW_ICLENABLE0R_SEN7_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN7_SETMASK
                            13125 ; 106  |#define HW_ICLENABLE0R_SEN8_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN8_SETMASK
                            13126 ; 107  |#define HW_ICLENABLE0R_SEN9_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN9_SETMASK
                            13127 ; 108  |#define HW_ICLENABLE0R_SEN10_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN10_SETMASK
                            13128 ; 109  |#define HW_ICLENABLE0R_SEN11_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN11_SETMASK
                            13129 ; 110  |#define HW_ICLENABLE0R_SEN12_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN12_SETMASK
                            13130 ; 111  |#define HW_ICLENABLE0R_SEN13_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN13_SETMASK
                            13131 ; 112  |#define HW_ICLENABLE0R_SEN14_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN14_SETMASK
                            13132 ; 113  |#define HW_ICLENABLE0R_SEN15_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN15_SETMASK
                            13133 ; 114  |#define HW_ICLENABLE0R_SEN16_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN16_SETMASK
                            13134 ; 115  |#define HW_ICLENABLE0R_SEN17_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN17_SETMASK
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  53

M:ADDR CODE           CYCLES LINE SOURCELINE
                            13135 ; 116  |#define HW_ICLENABLE0R_SEN18_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN18_SETMASK
                            13136 ; 117  |#define HW_ICLENABLE0R_SEN19_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN19_SETMASK
                            13137 ; 118  |#define HW_ICLENABLE0R_SEN20_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN20_SETMASK
                            13138 ; 119  |#define HW_ICLENABLE0R_SEN21_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN21_SETMASK
                            13139 ; 120  |#define HW_ICLENABLE0R_SEN22_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN22_SETMASK
                            13140 ; 121  |#define HW_ICLENABLE0R_SEN23_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN23_SETMASK
                            13141 ; 122  |
                            13142 ; 123  |
                            13143 ; 124  |/////////////////////////////////////////////////////////////////////////////////
                            13144 ; 125  |//  Interrupt Collector 1 Enable Register (HW_ICLENABLE1R) Bit Positions
                            13145 ; 126  |typedef union
                            13146 ; 127  |{
                            13147 ; 128  |    struct {
                            13148 ; 129  |        
                            13149 ; 130  |        int SEN24       :1;
                            13150 ; 131  |        int SEN25       :1;
                            13151 ; 132  |        int SEN26       :1;
                            13152 ; 133  |        int SEN27       :1;
                            13153 ; 134  |        int SEN28       :1;
                            13154 ; 135  |        int SEN29       :1;
                            13155 ; 136  |        int SEN30       :1;
                            13156 ; 137  |        int SEN31       :1;
                            13157 ; 138  |        int SEN32       :1;
                            13158 ; 139  |        int SEN33       :1;
                            13159 ; 140  |    } B;
                            13160 ; 141  |    int I;
                            13161 ; 142  |} iclenable1_type;
                            13162 ; 143  |
                            13163 ; 144  |#define HW_ICLENABLE1R  (*(volatile iclenable1_type _X*) (HW_ICOLL_BASEADDR+1)) /* Interrupt Priority Register Core    */
                            13164 ; 145  |
                            13165 ; 146  |#define HW_ICLENABLE1R_SEN24_BITPOS 0
                            13166 ; 147  |#define HW_ICLENABLE1R_SEN25_BITPOS 1
                            13167 ; 148  |#define HW_ICLENABLE1R_SEN26_BITPOS 2
                            13168 ; 149  |#define HW_ICLENABLE1R_SEN27_BITPOS 3
                            13169 ; 150  |#define HW_ICLENABLE1R_SEN28_BITPOS 4
                            13170 ; 151  |#define HW_ICLENABLE1R_SEN29_BITPOS 5
                            13171 ; 152  |#define HW_ICLENABLE1R_SEN30_BITPOS 6
                            13172 ; 153  |#define HW_ICLENABLE1R_SEN31_BITPOS 7
                            13173 ; 154  |#define HW_ICLENABLE1R_SEN32_BITPOS 8
                            13174 ; 155  |#define HW_ICLENABLE1R_SEN33_BITPOS 9
                            13175 ; 156  |
                            13176 ; 157  |#define HW_ICLENABLE1R_SEN24_SETMASK 1<<HW_ICLENABLE1R_SEN24_BITPOS
                            13177 ; 158  |#define HW_ICLENABLE1R_SEN25_SETMASK 1<<HW_ICLENABLE1R_SEN25_BITPOS
                            13178 ; 159  |#define HW_ICLENABLE1R_SEN26_SETMASK 1<<HW_ICLENABLE1R_SEN26_BITPOS
                            13179 ; 160  |#define HW_ICLENABLE1R_SEN27_SETMASK 1<<HW_ICLENABLE1R_SEN27_BITPOS
                            13180 ; 161  |#define HW_ICLENABLE1R_SEN28_SETMASK 1<<HW_ICLENABLE1R_SEN28_BITPOS
                            13181 ; 162  |#define HW_ICLENABLE1R_SEN29_SETMASK 1<<HW_ICLENABLE1R_SEN29_BITPOS
                            13182 ; 163  |#define HW_ICLENABLE1R_SEN30_SETMASK 1<<HW_ICLENABLE1R_SEN30_BITPOS
                            13183 ; 164  |#define HW_ICLENABLE1R_SEN31_SETMASK 1<<HW_ICLENABLE1R_SEN31_BITPOS
                            13184 ; 165  |#define HW_ICLENABLE1R_SEN32_SETMASK 1<<HW_ICLENABLE1R_SEN32_BITPOS
                            13185 ; 166  |#define HW_ICLENABLE1R_SEN33_SETMASK 1<<HW_ICLENABLE1R_SEN33_BITPOS
                            13186 ; 167  |
                            13187 ; 168  |#define HW_ICLENABLE1R_SEN24_CLRMASK ~(WORD)HW_ICLENABLE1R_SEN24_SETMASK
                            13188 ; 169  |#define HW_ICLENABLE1R_SEN25_CLRMASK ~(WORD)HW_ICLENABLE1R_SEN25_SETMASK
                            13189 ; 170  |#define HW_ICLENABLE1R_SEN26_CLRMASK ~(WORD)HW_ICLENABLE1R_SEN26_SETMASK
                            13190 ; 171  |#define HW_ICLENABLE1R_SEN27_CLRMASK ~(WORD)HW_ICLENABLE1R_SEN27_SETMASK
                            13191 ; 172  |#define HW_ICLENABLE1R_SEN28_CLRMASK ~(WORD)HW_ICLENABLE1R_SEN28_SETMASK
                            13192 ; 173  |#define HW_ICLENABLE1R_SEN29_CLRMASK ~(WORD)HW_ICLENABLE1R_SEN29_SETMASK
                            13193 ; 174  |#define HW_ICLENABLE1R_SEN30_CLRMASK ~(WORD)HW_ICLENABLE1R_SEN30_SETMASK
                            13194 ; 175  |#define HW_ICLENABLE1R_SEN31_CLRMASK ~(WORD)HW_ICLENABLE1R_SEN31_SETMASK
                            13195 ; 176  |#define HW_ICLENABLE1R_SEN32_CLRMASK ~(WORD)HW_ICLENABLE1R_SEN32_SETMASK
                            13196 ; 177  |#define HW_ICLENABLE1R_SEN33_CLRMASK ~(WORD)HW_ICLENABLE1R_SEN33_SETMASK
                            13197 ; 178  |
                            13198 ; 179  |
                            13199 ; 180  |/////////////////////////////////////////////////////////////////////////////////
                            13200 ; 181  |//  Interrupt Collector Status 0 Register (HW_ICLSTATUS0R) Bit Positions
                            13201 ; 182  |typedef union
                            13202 ; 183  |{
                            13203 ; 184  |    struct {
                            13204 ; 185  |        int SST0        :1;
                            13205 ; 186  |        int SST1        :1;
                            13206 ; 187  |        int SST2        :1;
                            13207 ; 188  |        int SST3        :1;
                            13208 ; 189  |        int SST4        :1;
                            13209 ; 190  |        int SST5        :1;
                            13210 ; 191  |        int SST6        :1;
                            13211 ; 192  |        int SST7        :1;
                            13212 ; 193  |        int SST8        :1;
                            13213 ; 194  |        int SST9        :1;
                            13214 ; 195  |        int SST10       :1;
                            13215 ; 196  |        int SST11       :1;
                            13216 ; 197  |        int SST12       :1;
                            13217 ; 198  |        int SST13       :1;
                            13218 ; 199  |        int SST14       :1;
                            13219 ; 200  |        int SST15       :1;
                            13220 ; 201  |        int SST16       :1;
                            13221 ; 202  |        int SST17       :1;
                            13222 ; 203  |        int SST18       :1;
                            13223 ; 204  |        int SST19       :1;
                            13224 ; 205  |        int SST20       :1;
                            13225 ; 206  |        int SST21       :1;
                            13226 ; 207  |        int SST22       :1;
                            13227 ; 208  |        int SST23       :1;
                            13228 ; 209  |    } B;
                            13229 ; 210  |    int I;
                            13230 ; 211  |} iclstatus0_type;
                            13231 ; 212  |#define HW_ICLSTATUS0R  (*(volatile iclstatus0_type _X*) (HW_ICOLL_BASEADDR+2)) /* Interrupt Priority Register Core */
                            13232 ; 213  |#define HW_ICLSTATUS0R_SST0_BITPOS 0
                            13233 ; 214  |#define HW_ICLSTATUS0R_SST1_BITPOS 1
                            13234 ; 215  |#define HW_ICLSTATUS0R_SST2_BITPOS 2
                            13235 ; 216  |#define HW_ICLSTATUS0R_SST3_BITPOS 3
                            13236 ; 217  |#define HW_ICLSTATUS0R_SST4_BITPOS 4
                            13237 ; 218  |#define HW_ICLSTATUS0R_SST5_BITPOS 5
                            13238 ; 219  |#define HW_ICLSTATUS0R_SST6_BITPOS 6
                            13239 ; 220  |#define HW_ICLSTATUS0R_SST7_BITPOS 7
                            13240 ; 221  |#define HW_ICLSTATUS0R_SST8_BITPOS 8
                            13241 ; 222  |#define HW_ICLSTATUS0R_SST9_BITPOS 9
                            13242 ; 223  |#define HW_ICLSTATUS0R_SST10_BITPOS 10
                            13243 ; 224  |#define HW_ICLSTATUS0R_SST11_BITPOS 11
                            13244 ; 225  |#define HW_ICLSTATUS0R_SST12_BITPOS 12
                            13245 ; 226  |#define HW_ICLSTATUS0R_SST13_BITPOS 13
                            13246 ; 227  |#define HW_ICLSTATUS0R_SST14_BITPOS 14
                            13247 ; 228  |#define HW_ICLSTATUS0R_SST15_BITPOS 15
                            13248 ; 229  |#define HW_ICLSTATUS0R_SST16_BITPOS 16
                            13249 ; 230  |#define HW_ICLSTATUS0R_SST17_BITPOS 17
                            13250 ; 231  |#define HW_ICLSTATUS0R_SST18_BITPOS 18
                            13251 ; 232  |#define HW_ICLSTATUS0R_SST19_BITPOS 19
                            13252 ; 233  |#define HW_ICLSTATUS0R_SST20_BITPOS 20
                            13253 ; 234  |#define HW_ICLSTATUS0R_SST21_BITPOS 21
                            13254 ; 235  |#define HW_ICLSTATUS0R_SST22_BITPOS 22
                            13255 ; 236  |#define HW_ICLSTATUS0R_SST23_BITPOS 23
                            13256 ; 237  |
                            13257 ; 238  |#define HW_ICLSTATUS0R_SST0_SETMASK 1<<HW_ICLSTATUS0R_SST0_BITPOS
                            13258 ; 239  |#define HW_ICLSTATUS0R_SST1_SETMASK 1<<HW_ICLSTATUS0R_SST1_BITPOS
                            13259 ; 240  |#define HW_ICLSTATUS0R_SST2_SETMASK 1<<HW_ICLSTATUS0R_SST2_BITPOS
                            13260 ; 241  |#define HW_ICLSTATUS0R_SST3_SETMASK 1<<HW_ICLSTATUS0R_SST3_BITPOS
                            13261 ; 242  |#define HW_ICLSTATUS0R_SST4_SETMASK 1<<HW_ICLSTATUS0R_SST4_BITPOS
                            13262 ; 243  |#define HW_ICLSTATUS0R_SST5_SETMASK 1<<HW_ICLSTATUS0R_SST5_BITPOS
                            13263 ; 244  |#define HW_ICLSTATUS0R_SST6_SETMASK 1<<HW_ICLSTATUS0R_SST6_BITPOS
                            13264 ; 245  |#define HW_ICLSTATUS0R_SST7_SETMASK 1<<HW_ICLSTATUS0R_SST7_BITPOS
                            13265 ; 246  |#define HW_ICLSTATUS0R_SST8_SETMASK 1<<HW_ICLSTATUS0R_SST8_BITPOS
                            13266 ; 247  |#define HW_ICLSTATUS0R_SST9_SETMASK 1<<HW_ICLSTATUS0R_SST9_BITPOS
                            13267 ; 248  |#define HW_ICLSTATUS0R_SST10_SETMASK 1<<HW_ICLSTATUS0R_SST10_BITPOS
                            13268 ; 249  |#define HW_ICLSTATUS0R_SST11_SETMASK 1<<HW_ICLSTATUS0R_SST11_BITPOS
                            13269 ; 250  |#define HW_ICLSTATUS0R_SST12_SETMASK 1<<HW_ICLSTATUS0R_SST12_BITPOS
                            13270 ; 251  |#define HW_ICLSTATUS0R_SST13_SETMASK 1<<HW_ICLSTATUS0R_SST13_BITPOS
                            13271 ; 252  |#define HW_ICLSTATUS0R_SST14_SETMASK 1<<HW_ICLSTATUS0R_SST14_BITPOS
                            13272 ; 253  |#define HW_ICLSTATUS0R_SST15_SETMASK 1<<HW_ICLSTATUS0R_SST15_BITPOS
                            13273 ; 254  |#define HW_ICLSTATUS0R_SST16_SETMASK 1<<HW_ICLSTATUS0R_SST16_BITPOS
                            13274 ; 255  |#define HW_ICLSTATUS0R_SST17_SETMASK 1<<HW_ICLSTATUS0R_SST17_BITPOS
                            13275 ; 256  |#define HW_ICLSTATUS0R_SST18_SETMASK 1<<HW_ICLSTATUS0R_SST18_BITPOS
                            13276 ; 257  |#define HW_ICLSTATUS0R_SST19_SETMASK 1<<HW_ICLSTATUS0R_SST19_BITPOS
                            13277 ; 258  |#define HW_ICLSTATUS0R_SST20_SETMASK 1<<HW_ICLSTATUS0R_SST20_BITPOS
                            13278 ; 259  |#define HW_ICLSTATUS0R_SST21_SETMASK 1<<HW_ICLSTATUS0R_SST21_BITPOS
                            13279 ; 260  |#define HW_ICLSTATUS0R_SST22_SETMASK 1<<HW_ICLSTATUS0R_SST22_BITPOS
                            13280 ; 261  |#define HW_ICLSTATUS0R_SST23_SETMASK 1<<HW_ICLSTATUS0R_SST23_BITPOS
                            13281 ; 262  |
                            13282 ; 263  |#define HW_ICLSTATUS0R_SST0_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST0_SETMASK
                            13283 ; 264  |#define HW_ICLSTATUS0R_SST1_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST1_SETMASK
                            13284 ; 265  |#define HW_ICLSTATUS0R_SST2_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST2_SETMASK
                            13285 ; 266  |#define HW_ICLSTATUS0R_SST3_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST3_SETMASK
                            13286 ; 267  |#define HW_ICLSTATUS0R_SST4_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST4_SETMASK
                            13287 ; 268  |#define HW_ICLSTATUS0R_SST5_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST5_SETMASK
                            13288 ; 269  |#define HW_ICLSTATUS0R_SST6_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST6_SETMASK
                            13289 ; 270  |#define HW_ICLSTATUS0R_SST7_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST7_SETMASK
                            13290 ; 271  |#define HW_ICLSTATUS0R_SST8_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST8_SETMASK
                            13291 ; 272  |#define HW_ICLSTATUS0R_SST9_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST9_SETMASK
                            13292 ; 273  |#define HW_ICLSTATUS0R_SST10_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST10_SETMASK
                            13293 ; 274  |#define HW_ICLSTATUS0R_SST11_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST11_SETMASK
                            13294 ; 275  |#define HW_ICLSTATUS0R_SST12_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST12_SETMASK
                            13295 ; 276  |#define HW_ICLSTATUS0R_SST13_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST13_SETMASK
                            13296 ; 277  |#define HW_ICLSTATUS0R_SST14_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST14_SETMASK
                            13297 ; 278  |#define HW_ICLSTATUS0R_SST15_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST15_SETMASK
                            13298 ; 279  |#define HW_ICLSTATUS0R_SST16_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST16_SETMASK
                            13299 ; 280  |#define HW_ICLSTATUS0R_SST17_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST17_SETMASK
                            13300 ; 281  |#define HW_ICLSTATUS0R_SST18_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST18_SETMASK
                            13301 ; 282  |#define HW_ICLSTATUS0R_SST19_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST19_SETMASK
                            13302 ; 283  |#define HW_ICLSTATUS0R_SST20_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST20_SETMASK
                            13303 ; 284  |#define HW_ICLSTATUS0R_SST21_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST21_SETMASK
                            13304 ; 285  |#define HW_ICLSTATUS0R_SST22_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST22_SETMASK
                            13305 ; 286  |#define HW_ICLSTATUS0R_SST23_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST23_SETMASK
                            13306 ; 287  |
                            13307 ; 288  |
                            13308 ; 289  |/////////////////////////////////////////////////////////////////////////////////
                            13309 ; 290  |//  Interrupt Collector Status 1 Register (HW_ICLSTATUS1R) Bit Positions
                            13310 ; 291  |typedef union
                            13311 ; 292  |{
                            13312 ; 293  |    struct {
                            13313 ; 294  |        int SST24       :1;
                            13314 ; 295  |        int SST25       :1;
                            13315 ; 296  |        int SST26       :1;
                            13316 ; 297  |        int SST27       :1;
                            13317 ; 298  |        int SST28       :1;
                            13318 ; 299  |        int SST29       :1;
                            13319 ; 300  |        int SST30       :1;
                            13320 ; 301  |        int SST31       :1;
                            13321 ; 302  |        int SST32       :1;
                            13322 ; 303  |        int SST33       :1;
                            13323 ; 304  |    } B;
                            13324 ; 305  |    int I;
                            13325 ; 306  |} iclstatus1_type;
                            13326 ; 307  |#define HW_ICLSTATUS1R  (*(volatile iclstatus1_type _X*) (HW_ICOLL_BASEADDR+3)) /* Interrupt Priority Register Core */
                            13327 ; 308  |#define HW_ICLSTATUS1R_SST24_BITPOS 0
                            13328 ; 309  |#define HW_ICLSTATUS1R_SST25_BITPOS 1
                            13329 ; 310  |#define HW_ICLSTATUS1R_SST26_BITPOS 2
                            13330 ; 311  |#define HW_ICLSTATUS1R_SST27_BITPOS 3
                            13331 ; 312  |#define HW_ICLSTATUS1R_SST28_BITPOS 4
                            13332 ; 313  |#define HW_ICLSTATUS1R_SST29_BITPOS 5
                            13333 ; 314  |#define HW_ICLSTATUS1R_SST30_BITPOS 6
                            13334 ; 315  |#define HW_ICLSTATUS1R_SST31_BITPOS 7
                            13335 ; 316  |#define HW_ICLSTATUS1R_SST32_BITPOS 8
                            13336 ; 317  |#define HW_ICLSTATUS1R_SST33_BITPOS 9
                            13337 ; 318  |
                            13338 ; 319  |#define HW_ICLSTATUS1R_SST24_SETMASK 1<<HW_ICLSTATUS1R_SST24_BITPOS
                            13339 ; 320  |#define HW_ICLSTATUS1R_SST25_SETMASK 1<<HW_ICLSTATUS1R_SST25_BITPOS
                            13340 ; 321  |#define HW_ICLSTATUS1R_SST26_SETMASK 1<<HW_ICLSTATUS1R_SST26_BITPOS
                            13341 ; 322  |#define HW_ICLSTATUS1R_SST27_SETMASK 1<<HW_ICLSTATUS1R_SST27_BITPOS
                            13342 ; 323  |#define HW_ICLSTATUS1R_SST28_SETMASK 1<<HW_ICLSTATUS1R_SST28_BITPOS
                            13343 ; 324  |#define HW_ICLSTATUS1R_SST29_SETMASK 1<<HW_ICLSTATUS1R_SST29_BITPOS
                            13344 ; 325  |#define HW_ICLSTATUS1R_SST30_SETMASK 1<<HW_ICLSTATUS1R_SST30_BITPOS
                            13345 ; 326  |#define HW_ICLSTATUS1R_SST31_SETMASK 1<<HW_ICLSTATUS1R_SST31_BITPOS
                            13346 ; 327  |#define HW_ICLSTATUS1R_SST32_SETMASK 1<<HW_ICLSTATUS1R_SST32_BITPOS
                            13347 ; 328  |#define HW_ICLSTATUS1R_SST33_SETMASK 1<<HW_ICLSTATUS1R_SST33_BITPOS
                            13348 ; 329  |
                            13349 ; 330  |#define HW_ICLSTATUS1R_SST24_CLRMASK ~(WORD)HW_ICLSTATUS1R_SST24_SETMASK
                            13350 ; 331  |#define HW_ICLSTATUS1R_SST25_CLRMASK ~(WORD)HW_ICLSTATUS1R_SST25_SETMASK
                            13351 ; 332  |#define HW_ICLSTATUS1R_SST26_CLRMASK ~(WORD)HW_ICLSTATUS1R_SST26_SETMASK
                            13352 ; 333  |#define HW_ICLSTATUS1R_SST27_CLRMASK ~(WORD)HW_ICLSTATUS1R_SST27_SETMASK
                            13353 ; 334  |#define HW_ICLSTATUS1R_SST28_CLRMASK ~(WORD)HW_ICLSTATUS1R_SST28_SETMASK
                            13354 ; 335  |#define HW_ICLSTATUS1R_SST29_CLRMASK ~(WORD)HW_ICLSTATUS1R_SST29_SETMASK
                            13355 ; 336  |#define HW_ICLSTATUS1R_SST30_CLRMASK ~(WORD)HW_ICLSTATUS1R_SST30_SETMASK
                            13356 ; 337  |#define HW_ICLSTATUS1R_SST31_CLRMASK ~(WORD)HW_ICLSTATUS1R_SST31_SETMASK
                            13357 ; 338  |#define HW_ICLSTATUS1R_SST32_CLRMASK ~(WORD)HW_ICLSTATUS1R_SST32_SETMASK
                            13358 ; 339  |#define HW_ICLSTATUS1R_SST33_CLRMASK ~(WORD)HW_ICLSTATUS1R_SST33_SETMASK
                            13359 ; 340  |
                            13360 ; 341  |
                            13361 ; 342  |/////////////////////////////////////////////////////////////////////////////////
                            13362 ; 343  |//  Interrupt Collector Priority Defs
                            13363 ; 344  |typedef union
                            13364 ; 345  |{
                            13365 ; 346  |    struct {
                            13366 ; 347  |        unsigned S0P    :3;
                            13367 ; 348  |        unsigned S1P    :3;
                            13368 ; 349  |        unsigned S2P    :3;
                            13369 ; 350  |        unsigned S3P    :3;
                            13370 ; 351  |        unsigned S4P    :3;
                            13371 ; 352  |        unsigned S5P    :3;
                            13372 ; 353  |        unsigned S6P    :3;
                            13373 ; 354  |        unsigned S7P    :3;
                            13374 ; 355  |    } B;
                            13375 ; 356  |    int I;
                            13376 ; 357  |
                            13377 ; 358  |} iclprior0_type;
                            13378 ; 359  |
                            13379 ; 360  |#define HW_ICLPRIOR0R   (*(volatile iclprior0_type _X*) (HW_ICOLL_BASEADDR+4)) /* Interrupt Collector Register 0 Priority   */
                            13380 ; 361  |
                            13381 ; 362  |#define HW_ICLPRIORR_SP_0 0
                            13382 ; 363  |#define HW_ICLPRIORR_SP_1 1
                            13383 ; 364  |#define HW_ICLPRIORR_SP_2 2
                            13384 ; 365  |#define HW_ICLPRIORR_SP_3 3
                            13385 ; 366  |#define HW_ICLPRIORR_SP_4 4
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  54

M:ADDR CODE           CYCLES LINE SOURCELINE
                            13386 ; 367  |#define HW_ICLPRIORR_SP_5 5
                            13387 ; 368  |#define HW_ICLPRIORR_SP_6 6
                            13388 ; 369  |#define HW_ICLPRIORR_SP_7 7
                            13389 ; 370  |
                            13390 ; 371  |
                            13391 ; 372  |/////////////////////////////////////////////////////////////////////////////////
                            13392 ; 373  |//  Interrupt Collector Priority 0 Register (HW_ICLPRIOR0R) Bit Positions
                            13393 ; 374  |#define HW_ICLPRIOR0R_S0P_BITPOS 0
                            13394 ; 375  |#define HW_ICLPRIOR0R_S1P_BITPOS 3
                            13395 ; 376  |#define HW_ICLPRIOR0R_S2P_BITPOS 6
                            13396 ; 377  |#define HW_ICLPRIOR0R_S3P_BITPOS 9
                            13397 ; 378  |#define HW_ICLPRIOR0R_S4P_BITPOS 12
                            13398 ; 379  |#define HW_ICLPRIOR0R_S5P_BITPOS 15
                            13399 ; 380  |#define HW_ICLPRIOR0R_S6P_BITPOS 18
                            13400 ; 381  |#define HW_ICLPRIOR0R_S7P_BITPOS 21
                            13401 ; 382  |
                            13402 ; 383  |#define HW_ICLPRIOR0R_S0P_SETMASK 7<<HW_ICLPRIOR0R_S0P_BITPOS
                            13403 ; 384  |#define HW_ICLPRIOR0R_S1P_SETMASK 7<<HW_ICLPRIOR0R_S1P_BITPOS
                            13404 ; 385  |#define HW_ICLPRIOR0R_S2P_SETMASK 7<<HW_ICLPRIOR0R_S2P_BITPOS
                            13405 ; 386  |#define HW_ICLPRIOR0R_S3P_SETMASK 7<<HW_ICLPRIOR0R_S3P_BITPOS
                            13406 ; 387  |#define HW_ICLPRIOR0R_S4P_SETMASK 7<<HW_ICLPRIOR0R_S4P_BITPOS
                            13407 ; 388  |#define HW_ICLPRIOR0R_S5P_SETMASK 7<<HW_ICLPRIOR0R_S5P_BITPOS
                            13408 ; 389  |#define HW_ICLPRIOR0R_S6P_SETMASK 7<<HW_ICLPRIOR0R_S6P_BITPOS
                            13409 ; 390  |#define HW_ICLPRIOR0R_S7P_SETMASK 7<<HW_ICLPRIOR0R_S7P_BITPOS
                            13410 ; 391  |
                            13411 ; 392  |#define HW_ICLPRIOR0R_S0P_CLRMASK ~(WORD)HW_ICLPRIOR0R_S0P_SETMASK
                            13412 ; 393  |#define HW_ICLPRIOR0R_S1P_CLRMASK ~(WORD)HW_ICLPRIOR0R_S1P_SETMASK
                            13413 ; 394  |#define HW_ICLPRIOR0R_S2P_CLRMASK ~(WORD)HW_ICLPRIOR0R_S2P_SETMASK
                            13414 ; 395  |#define HW_ICLPRIOR0R_S3P_CLRMASK ~(WORD)HW_ICLPRIOR0R_S3P_SETMASK
                            13415 ; 396  |#define HW_ICLPRIOR0R_S4P_CLRMASK ~(WORD)HW_ICLPRIOR0R_S4P_SETMASK
                            13416 ; 397  |#define HW_ICLPRIOR0R_S5P_CLRMASK ~(WORD)HW_ICLPRIOR0R_S5P_SETMASK
                            13417 ; 398  |#define HW_ICLPRIOR0R_S6P_CLRMASK ~(WORD)HW_ICLPRIOR0R_S6P_SETMASK
                            13418 ; 399  |#define HW_ICLPRIOR0R_S7P_CLRMASK ~(WORD)HW_ICLPRIOR0R_S7P_SETMASK
                            13419 ; 400  |
                            13420 ; 401  |
                            13421 ; 402  |/////////////////////////////////////////////////////////////////////////////////
                            13422 ; 403  |//  Interrupt Collector Priority 1 Register (HW_ICLPRIOR1R) Bit Positions
                            13423 ; 404  |typedef union
                            13424 ; 405  |{
                            13425 ; 406  |    struct {
                            13426 ; 407  |        unsigned S8P    :3;
                            13427 ; 408  |        unsigned S9P    :3;
                            13428 ; 409  |        unsigned S10P   :3;
                            13429 ; 410  |        unsigned S11P   :3;
                            13430 ; 411  |        unsigned S12P   :3;
                            13431 ; 412  |        unsigned S13P   :3;
                            13432 ; 413  |        unsigned S14P   :3;
                            13433 ; 414  |        unsigned S15P   :3;
                            13434 ; 415  |    } B;
                            13435 ; 416  |    int I;
                            13436 ; 417  |} iclprior1_type;
                            13437 ; 418  |
                            13438 ; 419  |#define HW_ICLPRIOR1R   (*(volatile iclprior1_type _X*) (HW_ICOLL_BASEADDR+5)) /* Interrupt Collector Register 1 Priority   */
                            13439 ; 420  |
                            13440 ; 421  |#define HW_ICLPRIOR1R_S8P_BITPOS 0
                            13441 ; 422  |#define HW_ICLPRIOR1R_S9P_BITPOS 3
                            13442 ; 423  |#define HW_ICLPRIOR1R_S10P_BITPOS 6
                            13443 ; 424  |#define HW_ICLPRIOR1R_S11P_BITPOS 9
                            13444 ; 425  |#define HW_ICLPRIOR1R_S12P_BITPOS 12
                            13445 ; 426  |#define HW_ICLPRIOR1R_S13P_BITPOS 15
                            13446 ; 427  |#define HW_ICLPRIOR1R_S14P_BITPOS 18
                            13447 ; 428  |#define HW_ICLPRIOR1R_S15P_BITPOS 21
                            13448 ; 429  |
                            13449 ; 430  |#define HW_ICLPRIOR1R_S8P_SETMASK 7<<HW_ICLPRIOR1R_S8P_BITPOS
                            13450 ; 431  |#define HW_ICLPRIOR1R_S9P_SETMASK 7<<HW_ICLPRIOR1R_S9P_BITPOS
                            13451 ; 432  |#define HW_ICLPRIOR1R_S10P_SETMASK 7<<HW_ICLPRIOR1R_S10P_BITPOS
                            13452 ; 433  |#define HW_ICLPRIOR1R_S11P_SETMASK 7<<HW_ICLPRIOR1R_S11P_BITPOS
                            13453 ; 434  |#define HW_ICLPRIOR1R_S12P_SETMASK 7<<HW_ICLPRIOR1R_S12P_BITPOS
                            13454 ; 435  |#define HW_ICLPRIOR1R_S13P_SETMASK 7<<HW_ICLPRIOR1R_S13P_BITPOS
                            13455 ; 436  |#define HW_ICLPRIOR1R_S14P_SETMASK 7<<HW_ICLPRIOR1R_S14P_BITPOS
                            13456 ; 437  |#define HW_ICLPRIOR1R_S15P_SETMASK 7<<HW_ICLPRIOR1R_S15P_BITPOS
                            13457 ; 438  |
                            13458 ; 439  |#define HW_ICLPRIOR1R_S8P_CLRMASK ~(WORD)HW_ICLPRIOR1R_S8P_SETMASK
                            13459 ; 440  |#define HW_ICLPRIOR1R_S9P_CLRMASK ~(WORD)HW_ICLPRIOR1R_S9P_SETMASK
                            13460 ; 441  |#define HW_ICLPRIOR1R_S10P_CLRMASK ~(WORD)HW_ICLPRIOR1R_S10P_SETMASK
                            13461 ; 442  |#define HW_ICLPRIOR1R_S11P_CLRMASK ~(WORD)HW_ICLPRIOR1R_S11P_SETMASK
                            13462 ; 443  |#define HW_ICLPRIOR1R_S12P_CLRMASK ~(WORD)HW_ICLPRIOR1R_S12P_SETMASK
                            13463 ; 444  |#define HW_ICLPRIOR1R_S13P_CLRMASK ~(WORD)HW_ICLPRIOR1R_S13P_SETMASK
                            13464 ; 445  |#define HW_ICLPRIOR1R_S14P_CLRMASK ~(WORD)HW_ICLPRIOR1R_S14P_SETMASK
                            13465 ; 446  |#define HW_ICLPRIOR1R_S15P_CLRMASK ~(WORD)HW_ICLPRIOR1R_S15P_SETMASK
                            13466 ; 447  |
                            13467 ; 448  |
                            13468 ; 449  |/////////////////////////////////////////////////////////////////////////////////
                            13469 ; 450  |//  Interrupt Collector Priority 2 Register (HW_ICLPRI2R) Bit Positions
                            13470 ; 451  |typedef union               /* Interrupt Collector Priority 2 Register      */
                            13471 ; 452  |{
                            13472 ; 453  |    struct {
                            13473 ; 454  |        unsigned S16P   :3;
                            13474 ; 455  |        unsigned S17P   :3;
                            13475 ; 456  |        unsigned S18P   :3;
                            13476 ; 457  |        unsigned S19P   :3;
                            13477 ; 458  |        unsigned S20P   :3;
                            13478 ; 459  |        unsigned S21P   :3;
                            13479 ; 460  |        unsigned S22P   :3;
                            13480 ; 461  |        unsigned S23P   :3;
                            13481 ; 462  |    } B;
                            13482 ; 463  |    int I;
                            13483 ; 464  |} iclprior2_type;
                            13484 ; 465  |#define HW_ICLPRIOR2R   (*(volatile iclprior2_type _X*) (HW_ICOLL_BASEADDR+6)) /* Interrupt Collector Register 2 Priority   */
                            13485 ; 466  |#define HW_ICLPRIOR2R_S16P_BITPOS 0
                            13486 ; 467  |#define HW_ICLPRIOR2R_S17P_BITPOS 3
                            13487 ; 468  |#define HW_ICLPRIOR2R_S18P_BITPOS 6
                            13488 ; 469  |#define HW_ICLPRIOR2R_S19P_BITPOS 9
                            13489 ; 470  |#define HW_ICLPRIOR2R_S20P_BITPOS 12
                            13490 ; 471  |#define HW_ICLPRIOR2R_S21P_BITPOS 15
                            13491 ; 472  |#define HW_ICLPRIOR2R_S22P_BITPOS 18
                            13492 ; 473  |#define HW_ICLPRIOR2R_S23P_BITPOS 21
                            13493 ; 474  |
                            13494 ; 475  |#define HW_ICLPRIOR2R_S16P_SETMASK 7<<HW_ICLPRIOR2R_S16P_BITPOS
                            13495 ; 476  |#define HW_ICLPRIOR2R_S17P_SETMASK 7<<HW_ICLPRIOR2R_S17P_BITPOS
                            13496 ; 477  |#define HW_ICLPRIOR2R_S18P_SETMASK 7<<HW_ICLPRIOR2R_S18P_BITPOS
                            13497 ; 478  |#define HW_ICLPRIOR2R_S19P_SETMASK 7<<HW_ICLPRIOR2R_S19P_BITPOS
                            13498 ; 479  |#define HW_ICLPRIOR2R_S20P_SETMASK 7<<HW_ICLPRIOR2R_S20P_BITPOS
                            13499 ; 480  |#define HW_ICLPRIOR2R_S21P_SETMASK 7<<HW_ICLPRIOR2R_S21P_BITPOS
                            13500 ; 481  |#define HW_ICLPRIOR2R_S22P_SETMASK 7<<HW_ICLPRIOR2R_S22P_BITPOS
                            13501 ; 482  |#define HW_ICLPRIOR2R_S23P_SETMASK 7<<HW_ICLPRIOR2R_S23P_BITPOS
                            13502 ; 483  |
                            13503 ; 484  |#define HW_ICLPRIOR2R_S16P_CLRMASK ~(WORD)HW_ICLPRIOR2R_S16P_SETMASK
                            13504 ; 485  |#define HW_ICLPRIOR2R_S17P_CLRMASK ~(WORD)HW_ICLPRIOR2R_S17P_SETMASK
                            13505 ; 486  |#define HW_ICLPRIOR2R_S18P_CLRMASK ~(WORD)HW_ICLPRIOR2R_S18P_SETMASK
                            13506 ; 487  |#define HW_ICLPRIOR2R_S19P_CLRMASK ~(WORD)HW_ICLPRIOR2R_S19P_SETMASK
                            13507 ; 488  |#define HW_ICLPRIOR2R_S20P_CLRMASK ~(WORD)HW_ICLPRIOR2R_S20P_SETMASK
                            13508 ; 489  |#define HW_ICLPRIOR2R_S21P_CLRMASK ~(WORD)HW_ICLPRIOR2R_S21P_SETMASK
                            13509 ; 490  |#define HW_ICLPRIOR2R_S22P_CLRMASK ~(WORD)HW_ICLPRIOR2R_S22P_SETMASK
                            13510 ; 491  |#define HW_ICLPRIOR2R_S23P_CLRMASK ~(WORD)HW_ICLPRIOR2R_S23P_SETMASK
                            13511 ; 492  |
                            13512 ; 493  |
                            13513 ; 494  |/////////////////////////////////////////////////////////////////////////////////
                            13514 ; 495  |//  Interrupt Collector Priority 3 Register (HW_ICLPRI3R) Bit Positions
                            13515 ; 496  |typedef union               /* Interrupt Collector Priority 3 Register      */
                            13516 ; 497  |{
                            13517 ; 498  |    struct {
                            13518 ; 499  |        unsigned S24P   :3;
                            13519 ; 500  |        unsigned S25P   :3;
                            13520 ; 501  |        unsigned S26P   :3;
                            13521 ; 502  |        unsigned S27P   :3;
                            13522 ; 503  |        unsigned S28P   :3;
                            13523 ; 504  |        unsigned S29P   :3;
                            13524 ; 505  |        unsigned S30P   :3;
                            13525 ; 506  |        unsigned S31P   :3;
                            13526 ; 507  |    } B;
                            13527 ; 508  |    int I;
                            13528 ; 509  |} iclprior3_type;
                            13529 ; 510  |#define HW_ICLPRIOR3R   (*(volatile iclprior3_type _X*) (HW_ICOLL_BASEADDR+7)) /* Interrupt Collector Register 3 Priority   */
                            13530 ; 511  |
                            13531 ; 512  |#define HW_ICLPRIOR3R_S24P_BITPOS 0
                            13532 ; 513  |#define HW_ICLPRIOR3R_S25P_BITPOS 3
                            13533 ; 514  |#define HW_ICLPRIOR3R_S26P_BITPOS 6
                            13534 ; 515  |#define HW_ICLPRIOR3R_S27P_BITPOS 9
                            13535 ; 516  |#define HW_ICLPRIOR3R_S28P_BITPOS 12
                            13536 ; 517  |#define HW_ICLPRIOR3R_S29P_BITPOS 15
                            13537 ; 518  |#define HW_ICLPRIOR3R_S30P_BITPOS 18
                            13538 ; 519  |#define HW_ICLPRIOR3R_S31P_BITPOS 21
                            13539 ; 520  |
                            13540 ; 521  |#define HW_ICLPRIOR3R_S24P_SETMASK 7<<HW_ICLPRIOR3R_S24P_BITPOS
                            13541 ; 522  |#define HW_ICLPRIOR3R_S25P_SETMASK 7<<HW_ICLPRIOR3R_S25P_BITPOS
                            13542 ; 523  |#define HW_ICLPRIOR3R_S26P_SETMASK 7<<HW_ICLPRIOR3R_S26P_BITPOS
                            13543 ; 524  |#define HW_ICLPRIOR3R_S27P_SETMASK 7<<HW_ICLPRIOR3R_S27P_BITPOS
                            13544 ; 525  |#define HW_ICLPRIOR3R_S28P_SETMASK 7<<HW_ICLPRIOR3R_S28P_BITPOS
                            13545 ; 526  |#define HW_ICLPRIOR3R_S29P_SETMASK 7<<HW_ICLPRIOR3R_S29P_BITPOS
                            13546 ; 527  |#define HW_ICLPRIOR3R_S30P_SETMASK 7<<HW_ICLPRIOR3R_S30P_BITPOS
                            13547 ; 528  |#define HW_ICLPRIOR3R_S31P_SETMASK 7<<HW_ICLPRIOR3R_S31P_BITPOS
                            13548 ; 529  |
                            13549 ; 530  |#define HW_ICLPRIOR3R_S24P_CLRMASK ~(WORD)HW_ICLPRIOR3R_S24P_SETMASK
                            13550 ; 531  |#define HW_ICLPRIOR3R_S25P_CLRMASK ~(WORD)HW_ICLPRIOR3R_S25P_SETMASK
                            13551 ; 532  |#define HW_ICLPRIOR3R_S26P_CLRMASK ~(WORD)HW_ICLPRIOR3R_S26P_SETMASK
                            13552 ; 533  |#define HW_ICLPRIOR3R_S27P_CLRMASK ~(WORD)HW_ICLPRIOR3R_S27P_SETMASK
                            13553 ; 534  |#define HW_ICLPRIOR3R_S28P_CLRMASK ~(WORD)HW_ICLPRIOR3R_S28P_SETMASK
                            13554 ; 535  |#define HW_ICLPRIOR3R_S29P_CLRMASK ~(WORD)HW_ICLPRIOR3R_S29P_SETMASK
                            13555 ; 536  |#define HW_ICLPRIOR3R_S30P_CLRMASK ~(WORD)HW_ICLPRIOR3R_S30P_SETMASK
                            13556 ; 537  |#define HW_ICLPRIOR3R_S31P_CLRMASK ~(WORD)HW_ICLPRIOR3R_S31P_SETMASK
                            13557 ; 538  |
                            13558 ; 539  |
                            13559 ; 540  |/////////////////////////////////////////////////////////////////////////////////
                            13560 ; 541  |//  Interrupt Collector Priority 4 Register (HW_ICLPRI4R) Bit Positions
                            13561 ; 542  |typedef union               /* Interrupt Collector Priority 3 Register      */
                            13562 ; 543  |{
                            13563 ; 544  |    struct {
                            13564 ; 545  |        unsigned S32P   :3;
                            13565 ; 546  |        unsigned S33P   :3;
                            13566 ; 547  |    } B;
                            13567 ; 548  |    int I;
                            13568 ; 549  |} iclprior4_type;
                            13569 ; 550  |#define HW_ICLPRIOR4R (*(volatile iclprior4_type _X*) (HW_ICOLL_BASEADDR+17)) /* Interrupt Collector Register 4 Priority   */
                            13570 ; 551  |
                            13571 ; 552  |#define HW_ICLPRIOR4R_S32P_BITPOS 0
                            13572 ; 553  |#define HW_ICLPRIOR4R_S33P_BITPOS 3
                            13573 ; 554  |
                            13574 ; 555  |#define HW_ICLPRIOR4R_S32P_SETMASK 7<<HW_ICLPRIOR4R_S32P_BITPOS
                            13575 ; 556  |#define HW_ICLPRIOR4R_S33P_SETMASK 7<<HW_ICLPRIOR4R_S33P_BITPOS
                            13576 ; 557  |
                            13577 ; 558  |#define HW_ICLPRIOR4R_S32P_CLRMASK ~(WORD)HW_ICLPRIOR4R_S32P_SETMASK
                            13578 ; 559  |#define HW_ICLPRIOR4R_S33P_CLRMASK ~(WORD)HW_ICLPRIOR4R_S33P_SETMASK
                            13579 ; 560  |
                            13580 ; 561  |
                            13581 ; 562  |/////////////////////////////////////////////////////////////////////////////////
                            13582 ; 563  |//  Interrupt Collector Steering 0 Register (HW_ICLSTEER0R) Bit Positions
                            13583 ; 564  |typedef union               /* Interrupt Collector Steering 0 Register      */
                            13584 ; 565  |{
                            13585 ; 566  |    struct {
                            13586 ; 567  |        unsigned S0S    :2;
                            13587 ; 568  |        unsigned S1S    :2;
                            13588 ; 569  |        unsigned S2S    :2;
                            13589 ; 570  |        unsigned S3S    :2;
                            13590 ; 571  |        unsigned S4S    :2;
                            13591 ; 572  |        unsigned S5S    :2;
                            13592 ; 573  |        unsigned S6S    :2;
                            13593 ; 574  |        unsigned S7S    :2;
                            13594 ; 575  |        unsigned S8S    :2;
                            13595 ; 576  |        unsigned S9S    :2;
                            13596 ; 577  |        unsigned S10S   :2;
                            13597 ; 578  |        unsigned S11S   :2;
                            13598 ; 579  |    } B;
                            13599 ; 580  |    int I;
                            13600 ; 581  |} iclsteer0_type;
                            13601 ; 582  |#define HW_ICLSTEER0R   (*(volatile iclsteer0_type _X*) (HW_ICOLL_BASEADDR+8)) /* Interrupt Collector Steering Register 0   */
                            13602 ; 583  |
                            13603 ; 584  |#define HW_ICLSTEER0R_S0P_BITPOS 0
                            13604 ; 585  |#define HW_ICLSTEER0R_S1P_BITPOS 2
                            13605 ; 586  |#define HW_ICLSTEER0R_S2P_BITPOS 4
                            13606 ; 587  |#define HW_ICLSTEER0R_S3P_BITPOS 6
                            13607 ; 588  |#define HW_ICLSTEER0R_S4P_BITPOS 8
                            13608 ; 589  |#define HW_ICLSTEER0R_S5P_BITPOS 10
                            13609 ; 590  |#define HW_ICLSTEER0R_S6P_BITPOS 12
                            13610 ; 591  |#define HW_ICLSTEER0R_S7P_BITPOS 14
                            13611 ; 592  |#define HW_ICLSTEER0R_S8P_BITPOS 16
                            13612 ; 593  |#define HW_ICLSTEER0R_S9P_BITPOS 18
                            13613 ; 594  |#define HW_ICLSTEER0R_S10P_BITPOS 20
                            13614 ; 595  |#define HW_ICLSTEER0R_S11P_BITPOS 22
                            13615 ; 596  |
                            13616 ; 597  |#define HW_ICLSTEER0R_S0P_SETMASK 3<<HW_ICLSTEER0R_S0P_BITPOS
                            13617 ; 598  |#define HW_ICLSTEER0R_S1P_SETMASK 3<<HW_ICLSTEER0R_S1P_BITPOS
                            13618 ; 599  |#define HW_ICLSTEER0R_S2P_SETMASK 3<<HW_ICLSTEER0R_S2P_BITPOS
                            13619 ; 600  |#define HW_ICLSTEER0R_S3P_SETMASK 3<<HW_ICLSTEER0R_S3P_BITPOS
                            13620 ; 601  |#define HW_ICLSTEER0R_S4P_SETMASK 3<<HW_ICLSTEER0R_S4P_BITPOS
                            13621 ; 602  |#define HW_ICLSTEER0R_S5P_SETMASK 3<<HW_ICLSTEER0R_S5P_BITPOS
                            13622 ; 603  |#define HW_ICLSTEER0R_S6P_SETMASK 3<<HW_ICLSTEER0R_S6P_BITPOS
                            13623 ; 604  |#define HW_ICLSTEER0R_S7P_SETMASK 3<<HW_ICLSTEER0R_S7P_BITPOS
                            13624 ; 605  |#define HW_ICLSTEER0R_S8P_SETMASK 3<<HW_ICLSTEER0R_S8P_BITPOS
                            13625 ; 606  |#define HW_ICLSTEER0R_S9P_SETMASK 3<<HW_ICLSTEER0R_S9P_BITPOS
                            13626 ; 607  |#define HW_ICLSTEER0R_S10P_SETMASK 3<<HW_ICLSTEER0R_S10P_BITPOS
                            13627 ; 608  |#define HW_ICLSTEER0R_S11P_SETMASK 3<<HW_ICLSTEER0R_S11P_BITPOS
                            13628 ; 609  |
                            13629 ; 610  |#define HW_ICLSTEER0R_S0P_CLRMASK ~(WORD)HW_ICLSTEER0R_S0P_SETMASK
                            13630 ; 611  |#define HW_ICLSTEER0R_S1P_CLRMASK ~(WORD)HW_ICLSTEER0R_S1P_SETMASK
                            13631 ; 612  |#define HW_ICLSTEER0R_S2P_CLRMASK ~(WORD)HW_ICLSTEER0R_S2P_SETMASK
                            13632 ; 613  |#define HW_ICLSTEER0R_S3P_CLRMASK ~(WORD)HW_ICLSTEER0R_S3P_SETMASK
                            13633 ; 614  |#define HW_ICLSTEER0R_S4P_CLRMASK ~(WORD)HW_ICLSTEER0R_S4P_SETMASK
                            13634 ; 615  |#define HW_ICLSTEER0R_S5P_CLRMASK ~(WORD)HW_ICLSTEER0R_S5P_SETMASK
                            13635 ; 616  |#define HW_ICLSTEER0R_S6P_CLRMASK ~(WORD)HW_ICLSTEER0R_S6P_SETMASK
                            13636 ; 617  |#define HW_ICLSTEER0R_S7P_CLRMASK ~(WORD)HW_ICLSTEER0R_S7P_SETMASK
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  55

M:ADDR CODE           CYCLES LINE SOURCELINE
                            13637 ; 618  |#define HW_ICLSTEER0R_S8P_CLRMASK ~(WORD)HW_ICLSTEER0R_S8P_SETMASK
                            13638 ; 619  |#define HW_ICLSTEER0R_S9P_CLRMASK ~(WORD)HW_ICLSTEER0R_S9P_SETMASK
                            13639 ; 620  |#define HW_ICLSTEER0R_S10P_CLRMASK ~(WORD)HW_ICLSTEER0R_S10P_SETMASK
                            13640 ; 621  |#define HW_ICLSTEER0R_S11P_CLRMASK ~(WORD)HW_ICLSTEER0R_S11P_SETMASK
                            13641 ; 622  |
                            13642 ; 623  |
                            13643 ; 624  |/////////////////////////////////////////////////////////////////////////////////
                            13644 ; 625  |//  Interrupt Collector Steering 1 Register (HW_ICLSTEER1R) Bit Positions
                            13645 ; 626  |typedef union               /* Interrupt Collector Steering 1 Register      */
                            13646 ; 627  |{
                            13647 ; 628  |    struct {
                            13648 ; 629  |        unsigned S12S   :2;
                            13649 ; 630  |        unsigned S13S   :2;
                            13650 ; 631  |        unsigned S14S   :2;
                            13651 ; 632  |        unsigned S15S   :2;
                            13652 ; 633  |        unsigned S16S   :2;
                            13653 ; 634  |        unsigned S17S   :2;
                            13654 ; 635  |        unsigned S18S   :2;
                            13655 ; 636  |        unsigned S19S   :2;
                            13656 ; 637  |        unsigned S20S   :2;
                            13657 ; 638  |        unsigned S21S   :2;
                            13658 ; 639  |        unsigned S22S   :2;
                            13659 ; 640  |        unsigned S23S   :2;
                            13660 ; 641  |    } B;
                            13661 ; 642  |    int I;
                            13662 ; 643  |} iclsteer1_type;
                            13663 ; 644  |#define HW_ICLSTEER1R   (*(volatile iclsteer1_type _X*) (HW_ICOLL_BASEADDR+9)) /* Interrupt Collector Steering Register 1   */
                            13664 ; 645  |#define HW_ICLSTEER1R_S12P_BITPOS 0
                            13665 ; 646  |#define HW_ICLSTEER1R_S13P_BITPOS 2
                            13666 ; 647  |#define HW_ICLSTEER1R_S14P_BITPOS 4
                            13667 ; 648  |#define HW_ICLSTEER1R_S15P_BITPOS 6
                            13668 ; 649  |#define HW_ICLSTEER1R_S16P_BITPOS 8
                            13669 ; 650  |#define HW_ICLSTEER1R_S17P_BITPOS 10
                            13670 ; 651  |#define HW_ICLSTEER1R_S18P_BITPOS 12
                            13671 ; 652  |#define HW_ICLSTEER1R_S19P_BITPOS 14
                            13672 ; 653  |#define HW_ICLSTEER1R_S20P_BITPOS 16
                            13673 ; 654  |#define HW_ICLSTEER1R_S21P_BITPOS 18
                            13674 ; 655  |#define HW_ICLSTEER1R_S22P_BITPOS 20
                            13675 ; 656  |#define HW_ICLSTEER1R_S23P_BITPOS 22
                            13676 ; 657  |
                            13677 ; 658  |#define HW_ICLSTEER1R_S12P_SETMASK 3<<HW_ICLSTEER1R_S12P_BITPOS
                            13678 ; 659  |#define HW_ICLSTEER1R_S13P_SETMASK 3<<HW_ICLSTEER1R_S13P_BITPOS
                            13679 ; 660  |#define HW_ICLSTEER1R_S14P_SETMASK 3<<HW_ICLSTEER1R_S14P_BITPOS
                            13680 ; 661  |#define HW_ICLSTEER1R_S15P_SETMASK 3<<HW_ICLSTEER1R_S15P_BITPOS
                            13681 ; 662  |#define HW_ICLSTEER1R_S16P_SETMASK 3<<HW_ICLSTEER1R_S16P_BITPOS
                            13682 ; 663  |#define HW_ICLSTEER1R_S17P_SETMASK 3<<HW_ICLSTEER1R_S17P_BITPOS
                            13683 ; 664  |#define HW_ICLSTEER1R_S18P_SETMASK 3<<HW_ICLSTEER1R_S18P_BITPOS
                            13684 ; 665  |#define HW_ICLSTEER1R_S19P_SETMASK 3<<HW_ICLSTEER1R_S19P_BITPOS
                            13685 ; 666  |#define HW_ICLSTEER1R_S20P_SETMASK 3<<HW_ICLSTEER1R_S20P_BITPOS
                            13686 ; 667  |#define HW_ICLSTEER1R_S21P_SETMASK 3<<HW_ICLSTEER1R_S21P_BITPOS
                            13687 ; 668  |#define HW_ICLSTEER1R_S22P_SETMASK 3<<HW_ICLSTEER1R_S22P_BITPOS
                            13688 ; 669  |#define HW_ICLSTEER1R_S23P_SETMASK 3<<HW_ICLSTEER1R_S23P_BITPOS
                            13689 ; 670  |
                            13690 ; 671  |#define HW_ICLSTEER1R_S12P_CLRMASK ~(WORD)HW_ICLSTEER1R_S12P_SETMASK
                            13691 ; 672  |#define HW_ICLSTEER1R_S13P_CLRMASK ~(WORD)HW_ICLSTEER1R_S13P_SETMASK
                            13692 ; 673  |#define HW_ICLSTEER1R_S14P_CLRMASK ~(WORD)HW_ICLSTEER1R_S14P_SETMASK
                            13693 ; 674  |#define HW_ICLSTEER1R_S15P_CLRMASK ~(WORD)HW_ICLSTEER1R_S15P_SETMASK
                            13694 ; 675  |#define HW_ICLSTEER1R_S16P_CLRMASK ~(WORD)HW_ICLSTEER1R_S16P_SETMASK
                            13695 ; 676  |#define HW_ICLSTEER1R_S17P_CLRMASK ~(WORD)HW_ICLSTEER1R_S17P_SETMASK
                            13696 ; 677  |#define HW_ICLSTEER1R_S18P_CLRMASK ~(WORD)HW_ICLSTEER1R_S18P_SETMASK
                            13697 ; 678  |#define HW_ICLSTEER1R_S19P_CLRMASK ~(WORD)HW_ICLSTEER1R_S19P_SETMASK
                            13698 ; 679  |#define HW_ICLSTEER1R_S20P_CLRMASK ~(WORD)HW_ICLSTEER1R_S20P_SETMASK
                            13699 ; 680  |#define HW_ICLSTEER1R_S21P_CLRMASK ~(WORD)HW_ICLSTEER1R_S21P_SETMASK
                            13700 ; 681  |#define HW_ICLSTEER1R_S22P_CLRMASK ~(WORD)HW_ICLSTEER1R_S22P_SETMASK
                            13701 ; 682  |#define HW_ICLSTEER1R_S23P_CLRMASK ~(WORD)HW_ICLSTEER1R_S23P_SETMASK
                            13702 ; 683  |
                            13703 ; 684  |
                            13704 ; 685  |/////////////////////////////////////////////////////////////////////////////////
                            13705 ; 686  |//  Interrupt Collector Steering 2 Register (HW_ICLSTEER2R) Bit Positions
                            13706 ; 687  |typedef union               /* Interrupt Collector Steering 2 Register      */
                            13707 ; 688  |{
                            13708 ; 689  |    struct {
                            13709 ; 690  |        unsigned S24S   :2;
                            13710 ; 691  |        unsigned S25S   :2;
                            13711 ; 692  |        unsigned S26S   :2;
                            13712 ; 693  |        unsigned S27S   :2;
                            13713 ; 694  |        unsigned S28S   :2;
                            13714 ; 695  |        unsigned S29S   :2;
                            13715 ; 696  |        unsigned S30S   :2;
                            13716 ; 697  |        unsigned S31S   :2;
                            13717 ; 698  |        unsigned S32S   :2;
                            13718 ; 699  |        unsigned S33S   :2;
                            13719 ; 700  |    } B;
                            13720 ; 701  |    int I;
                            13721 ; 702  |} iclsteer2_type;
                            13722 ; 703  |#define HW_ICLSTEER2R   (*(volatile iclsteer2_type _X*) (HW_ICOLL_BASEADDR+10)) /* Interrupt Collector Steering Register 2  */
                            13723 ; 704  |
                            13724 ; 705  |#define HW_ICLSTEER2R_S24P_BITPOS 0
                            13725 ; 706  |#define HW_ICLSTEER2R_S25P_BITPOS 2
                            13726 ; 707  |#define HW_ICLSTEER2R_S26P_BITPOS 4
                            13727 ; 708  |#define HW_ICLSTEER2R_S27P_BITPOS 6
                            13728 ; 709  |#define HW_ICLSTEER2R_S28P_BITPOS 8
                            13729 ; 710  |#define HW_ICLSTEER2R_S29P_BITPOS 10
                            13730 ; 711  |#define HW_ICLSTEER2R_S30P_BITPOS 12
                            13731 ; 712  |#define HW_ICLSTEER2R_S31P_BITPOS 14
                            13732 ; 713  |#define HW_ICLSTEER2R_S32P_BITPOS 16
                            13733 ; 714  |#define HW_ICLSTEER2R_S33P_BITPOS 18
                            13734 ; 715  |
                            13735 ; 716  |#define HW_ICLSTEER2R_S24P_SETMASK 3<<HW_ICLSTEER2R_S24P_BITPOS
                            13736 ; 717  |#define HW_ICLSTEER2R_S25P_SETMASK 3<<HW_ICLSTEER2R_S25P_BITPOS
                            13737 ; 718  |#define HW_ICLSTEER2R_S26P_SETMASK 3<<HW_ICLSTEER2R_S26P_BITPOS
                            13738 ; 719  |#define HW_ICLSTEER2R_S27P_SETMASK 3<<HW_ICLSTEER2R_S27P_BITPOS
                            13739 ; 720  |#define HW_ICLSTEER2R_S28P_SETMASK 3<<HW_ICLSTEER2R_S28P_BITPOS
                            13740 ; 721  |#define HW_ICLSTEER2R_S29P_SETMASK 3<<HW_ICLSTEER2R_S29P_BITPOS
                            13741 ; 722  |#define HW_ICLSTEER2R_S30P_SETMASK 3<<HW_ICLSTEER2R_S30P_BITPOS
                            13742 ; 723  |#define HW_ICLSTEER2R_S31P_SETMASK 3<<HW_ICLSTEER2R_S31P_BITPOS
                            13743 ; 724  |#define HW_ICLSTEER2R_S32P_SETMASK 3<<HW_ICLSTEER2R_S32P_BITPOS
                            13744 ; 725  |#define HW_ICLSTEER2R_S33P_SETMASK 3<<HW_ICLSTEER2R_S33P_BITPOS
                            13745 ; 726  |
                            13746 ; 727  |#define HW_ICLSTEER2R_S24P_CLRMASK ~(WORD)HW_ICLSTEER2R_S24P_SETMASK
                            13747 ; 728  |#define HW_ICLSTEER2R_S25P_CLRMASK ~(WORD)HW_ICLSTEER2R_S25P_SETMASK
                            13748 ; 729  |#define HW_ICLSTEER2R_S26P_CLRMASK ~(WORD)HW_ICLSTEER2R_S26P_SETMASK
                            13749 ; 730  |#define HW_ICLSTEER2R_S27P_CLRMASK ~(WORD)HW_ICLSTEER2R_S27P_SETMASK
                            13750 ; 731  |#define HW_ICLSTEER2R_S28P_CLRMASK ~(WORD)HW_ICLSTEER2R_S28P_SETMASK
                            13751 ; 732  |#define HW_ICLSTEER2R_S29P_CLRMASK ~(WORD)HW_ICLSTEER2R_S29P_SETMASK
                            13752 ; 733  |#define HW_ICLSTEER2R_S30P_CLRMASK ~(WORD)HW_ICLSTEER2R_S30P_SETMASK
                            13753 ; 734  |#define HW_ICLSTEER2R_S31P_CLRMASK ~(WORD)HW_ICLSTEER2R_S31P_SETMASK
                            13754 ; 735  |#define HW_ICLSTEER2R_S32P_CLRMASK ~(WORD)HW_ICLSTEER2R_S32P_SETMASK
                            13755 ; 736  |#define HW_ICLSTEER2R_S33P_CLRMASK ~(WORD)HW_ICLSTEER2R_S33P_SETMASK
                            13756 ; 737  |
                            13757 ; 738  |
                            13758 ; 739  |/////////////////////////////////////////////////////////////////////////////////
                            13759 ; 740  |//  Interrupt Collector Debug Force 0 Register (HW_ICLFORCE0R) Bit Positions
                            13760 ; 741  |typedef union               /* Interrupt Collector Debug Force 0 Register       */
                            13761 ; 742  |{
                            13762 ; 743  |    struct {
                            13763 ; 744  |        int S0FV        :1;
                            13764 ; 745  |        int S1FV        :1;
                            13765 ; 746  |        int S2FV        :1;
                            13766 ; 747  |        int S3FV        :1;
                            13767 ; 748  |        int S4FV        :1;
                            13768 ; 749  |        int S5FV        :1;
                            13769 ; 750  |        int S6FV        :1;
                            13770 ; 751  |        int S7FV        :1;
                            13771 ; 752  |        int S8FV        :1;
                            13772 ; 753  |        int S9FV        :1;
                            13773 ; 754  |        int S10FV       :1;
                            13774 ; 755  |        int S11FV       :1;
                            13775 ; 756  |        int S12FV       :1;
                            13776 ; 757  |        int S13FV       :1;
                            13777 ; 758  |        int S14FV       :1;
                            13778 ; 759  |        int S15FV       :1;
                            13779 ; 760  |        int S16FV       :1;
                            13780 ; 761  |        int S17FV       :1;
                            13781 ; 762  |        int S18FV       :1;
                            13782 ; 763  |        int S19FV       :1;
                            13783 ; 764  |        int S20FV       :1;
                            13784 ; 765  |        int S21FV       :1;
                            13785 ; 766  |        int S22FV       :1;
                            13786 ; 767  |        int S23FV       :1;
                            13787 ; 768  |    } B;
                            13788 ; 769  |    int I;
                            13789 ; 770  |} iclforce0_type;
                            13790 ; 771  |#define HW_ICLFORCE0R   (*(volatile iclforce0_type _X*) (HW_ICOLL_BASEADDR+11)) /* Interrupt Collector Debug Force Register 0   */
                            13791 ; 772  |#define HW_ICLFORCE0R_S0FV_BITPOS 0
                            13792 ; 773  |#define HW_ICLFORCE0R_S1FV_BITPOS 1
                            13793 ; 774  |#define HW_ICLFORCE0R_S2FV_BITPOS 2
                            13794 ; 775  |#define HW_ICLFORCE0R_S3FV_BITPOS 3
                            13795 ; 776  |#define HW_ICLFORCE0R_S4FV_BITPOS 4
                            13796 ; 777  |#define HW_ICLFORCE0R_S5FV_BITPOS 5
                            13797 ; 778  |#define HW_ICLFORCE0R_S6FV_BITPOS 6
                            13798 ; 779  |#define HW_ICLFORCE0R_S7FV_BITPOS 7
                            13799 ; 780  |#define HW_ICLFORCE0R_S8FV_BITPOS 8
                            13800 ; 781  |#define HW_ICLFORCE0R_S9FV_BITPOS 9
                            13801 ; 782  |#define HW_ICLFORCE0R_S10FV_BITPOS 10
                            13802 ; 783  |#define HW_ICLFORCE0R_S11FV_BITPOS 11
                            13803 ; 784  |#define HW_ICLFORCE0R_S12FV_BITPOS 12
                            13804 ; 785  |#define HW_ICLFORCE0R_S13FV_BITPOS 13
                            13805 ; 786  |#define HW_ICLFORCE0R_S14FV_BITPOS 14
                            13806 ; 787  |#define HW_ICLFORCE0R_S15FV_BITPOS 15
                            13807 ; 788  |#define HW_ICLFORCE0R_S16FV_BITPOS 16
                            13808 ; 789  |#define HW_ICLFORCE0R_S17FV_BITPOS 17
                            13809 ; 790  |#define HW_ICLFORCE0R_S18FV_BITPOS 18
                            13810 ; 791  |#define HW_ICLFORCE0R_S19FV_BITPOS 19
                            13811 ; 792  |#define HW_ICLFORCE0R_S20FV_BITPOS 20
                            13812 ; 793  |#define HW_ICLFORCE0R_S21FV_BITPOS 21
                            13813 ; 794  |#define HW_ICLFORCE0R_S22FV_BITPOS 22
                            13814 ; 795  |#define HW_ICLFORCE0R_S23FV_BITPOS 23
                            13815 ; 796  |
                            13816 ; 797  |#define HW_ICLFORCE0R_S0FV_SETMASK 1<<HW_ICLFORCE0R_S0FV_BITPOS
                            13817 ; 798  |#define HW_ICLFORCE0R_S1FV_SETMASK 1<<HW_ICLFORCE0R_S1FV_BITPOS
                            13818 ; 799  |#define HW_ICLFORCE0R_S2FV_SETMASK 1<<HW_ICLFORCE0R_S2FV_BITPOS
                            13819 ; 800  |#define HW_ICLFORCE0R_S3FV_SETMASK 1<<HW_ICLFORCE0R_S3FV_BITPOS
                            13820 ; 801  |#define HW_ICLFORCE0R_S4FV_SETMASK 1<<HW_ICLFORCE0R_S4FV_BITPOS
                            13821 ; 802  |#define HW_ICLFORCE0R_S5FV_SETMASK 1<<HW_ICLFORCE0R_S5FV_BITPOS
                            13822 ; 803  |#define HW_ICLFORCE0R_S6FV_SETMASK 1<<HW_ICLFORCE0R_S6FV_BITPOS
                            13823 ; 804  |#define HW_ICLFORCE0R_S7FV_SETMASK 1<<HW_ICLFORCE0R_S7FV_BITPOS
                            13824 ; 805  |#define HW_ICLFORCE0R_S8FV_SETMASK 1<<HW_ICLFORCE0R_S8FV_BITPOS
                            13825 ; 806  |#define HW_ICLFORCE0R_S9FV_SETMASK 1<<HW_ICLFORCE0R_S9FV_BITPOS
                            13826 ; 807  |#define HW_ICLFORCE0R_S10FV_SETMASK 1<<HW_ICLFORCE0R_S10FV_BITPOS
                            13827 ; 808  |#define HW_ICLFORCE0R_S11FV_SETMASK 1<<HW_ICLFORCE0R_S11FV_BITPOS
                            13828 ; 809  |#define HW_ICLFORCE0R_S12FV_SETMASK 1<<HW_ICLFORCE0R_S12FV_BITPOS
                            13829 ; 810  |#define HW_ICLFORCE0R_S13FV_SETMASK 1<<HW_ICLFORCE0R_S13FV_BITPOS
                            13830 ; 811  |#define HW_ICLFORCE0R_S14FV_SETMASK 1<<HW_ICLFORCE0R_S14FV_BITPOS
                            13831 ; 812  |#define HW_ICLFORCE0R_S15FV_SETMASK 1<<HW_ICLFORCE0R_S15FV_BITPOS
                            13832 ; 813  |#define HW_ICLFORCE0R_S16FV_SETMASK 1<<HW_ICLFORCE0R_S16FV_BITPOS
                            13833 ; 814  |#define HW_ICLFORCE0R_S17FV_SETMASK 1<<HW_ICLFORCE0R_S17FV_BITPOS
                            13834 ; 815  |#define HW_ICLFORCE0R_S18FV_SETMASK 1<<HW_ICLFORCE0R_S18FV_BITPOS
                            13835 ; 816  |#define HW_ICLFORCE0R_S19FV_SETMASK 1<<HW_ICLFORCE0R_S19FV_BITPOS
                            13836 ; 817  |#define HW_ICLFORCE0R_S20FV_SETMASK 1<<HW_ICLFORCE0R_S20FV_BITPOS
                            13837 ; 818  |#define HW_ICLFORCE0R_S21FV_SETMASK 1<<HW_ICLFORCE0R_S21FV_BITPOS
                            13838 ; 819  |#define HW_ICLFORCE0R_S22FV_SETMASK 1<<HW_ICLFORCE0R_S22FV_BITPOS
                            13839 ; 820  |#define HW_ICLFORCE0R_S23FV_SETMASK 1<<HW_ICLFORCE0R_S23FV_BITPOS
                            13840 ; 821  |
                            13841 ; 822  |#define HW_ICLFORCE0R_S0FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S0FV_SETMASK
                            13842 ; 823  |#define HW_ICLFORCE0R_S1FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S1FV_SETMASK
                            13843 ; 824  |#define HW_ICLFORCE0R_S2FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S2FV_SETMASK
                            13844 ; 825  |#define HW_ICLFORCE0R_S3FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S3FV_SETMASK
                            13845 ; 826  |#define HW_ICLFORCE0R_S4FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S4FV_SETMASK
                            13846 ; 827  |#define HW_ICLFORCE0R_S5FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S5FV_SETMASK
                            13847 ; 828  |#define HW_ICLFORCE0R_S6FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S6FV_SETMASK
                            13848 ; 829  |#define HW_ICLFORCE0R_S7FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S7FV_SETMASK
                            13849 ; 830  |#define HW_ICLFORCE0R_S8FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S8FV_SETMASK
                            13850 ; 831  |#define HW_ICLFORCE0R_S9FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S9FV_SETMASK
                            13851 ; 832  |#define HW_ICLFORCE0R_S10FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S10FV_SETMASK
                            13852 ; 833  |#define HW_ICLFORCE0R_S11FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S11FV_SETMASK
                            13853 ; 834  |#define HW_ICLFORCE0R_S12FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S12FV_SETMASK
                            13854 ; 835  |#define HW_ICLFORCE0R_S13FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S13FV_SETMASK
                            13855 ; 836  |#define HW_ICLFORCE0R_S14FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S14FV_SETMASK
                            13856 ; 837  |#define HW_ICLFORCE0R_S15FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S15FV_SETMASK
                            13857 ; 838  |#define HW_ICLFORCE0R_S16FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S16FV_SETMASK
                            13858 ; 839  |#define HW_ICLFORCE0R_S17FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S17FV_SETMASK
                            13859 ; 840  |#define HW_ICLFORCE0R_S18FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S18FV_SETMASK
                            13860 ; 841  |#define HW_ICLFORCE0R_S19FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S19FV_SETMASK
                            13861 ; 842  |#define HW_ICLFORCE0R_S20FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S20FV_SETMASK
                            13862 ; 843  |#define HW_ICLFORCE0R_S21FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S21FV_SETMASK
                            13863 ; 844  |#define HW_ICLFORCE0R_S22FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S22FV_SETMASK
                            13864 ; 845  |#define HW_ICLFORCE0R_S23FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S23FV_SETMASK
                            13865 ; 846  |
                            13866 ; 847  |
                            13867 ; 848  |/////////////////////////////////////////////////////////////////////////////////
                            13868 ; 849  |//  Interrupt Collector Debug Force 1 Register (HW_ICLFORCE1R) Bit Positions
                            13869 ; 850  |typedef union               /* Interrupt Debug Force 1 Register     */
                            13870 ; 851  |{
                            13871 ; 852  |    struct {
                            13872 ; 853  |        int S24FV       :1;
                            13873 ; 854  |        int S25FV       :1;
                            13874 ; 855  |        int S26FV       :1;
                            13875 ; 856  |        int S27FV       :1;
                            13876 ; 857  |        int S28FV       :1;
                            13877 ; 858  |        int S29FV       :1;
                            13878 ; 859  |        int S30FV       :1;
                            13879 ; 860  |        int S31FV       :1;
                            13880 ; 861  |        int S32FV       :1;
                            13881 ; 862  |        int S33FV       :1;
                            13882 ; 863  |    } B;
                            13883 ; 864  |    int I;
                            13884 ; 865  |} iclforce1_type;
                            13885 ; 866  |#define HW_ICLFORCE1R   (*(volatile iclforce1_type _X*) (HW_ICOLL_BASEADDR+12)) /* Interrupt Collector Debug Force Register 1   */
                            13886 ; 867  |
                            13887 ; 868  |#define HW_ICLFORCE1R_S24FV_BITPOS 0
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  56

M:ADDR CODE           CYCLES LINE SOURCELINE
                            13888 ; 869  |#define HW_ICLFORCE1R_S25FV_BITPOS 1
                            13889 ; 870  |#define HW_ICLFORCE1R_S26FV_BITPOS 2
                            13890 ; 871  |#define HW_ICLFORCE1R_S27FV_BITPOS 3
                            13891 ; 872  |#define HW_ICLFORCE1R_S28FV_BITPOS 4
                            13892 ; 873  |#define HW_ICLFORCE1R_S29FV_BITPOS 5
                            13893 ; 874  |#define HW_ICLFORCE1R_S30FV_BITPOS 6
                            13894 ; 875  |#define HW_ICLFORCE1R_S31FV_BITPOS 7
                            13895 ; 876  |#define HW_ICLFORCE1R_S32FV_BITPOS 8
                            13896 ; 877  |#define HW_ICLFORCE1R_S33FV_BITPOS 9
                            13897 ; 878  |
                            13898 ; 879  |#define HW_ICLFORCE1R_S24FV_SETMASK 1<<HW_ICLFORCE1R_S24FV_BITPOS
                            13899 ; 880  |#define HW_ICLFORCE1R_S25FV_SETMASK 1<<HW_ICLFORCE1R_S25FV_BITPOS
                            13900 ; 881  |#define HW_ICLFORCE1R_S26FV_SETMASK 1<<HW_ICLFORCE1R_S26FV_BITPOS
                            13901 ; 882  |#define HW_ICLFORCE1R_S27FV_SETMASK 1<<HW_ICLFORCE1R_S27FV_BITPOS
                            13902 ; 883  |#define HW_ICLFORCE1R_S28FV_SETMASK 1<<HW_ICLFORCE1R_S28FV_BITPOS
                            13903 ; 884  |#define HW_ICLFORCE1R_S29FV_SETMASK 1<<HW_ICLFORCE1R_S29FV_BITPOS
                            13904 ; 885  |#define HW_ICLFORCE1R_S30FV_SETMASK 1<<HW_ICLFORCE1R_S30FV_BITPOS
                            13905 ; 886  |#define HW_ICLFORCE1R_S31FV_SETMASK 1<<HW_ICLFORCE1R_S31FV_BITPOS
                            13906 ; 887  |#define HW_ICLFORCE1R_S32FV_SETMASK 1<<HW_ICLFORCE1R_S32FV_BITPOS
                            13907 ; 888  |#define HW_ICLFORCE1R_S33FV_SETMASK 1<<HW_ICLFORCE1R_S33FV_BITPOS
                            13908 ; 889  |
                            13909 ; 890  |#define HW_ICLFORCE1R_S24FV_CLRMASK ~(WORD)HW_ICLFORCE1R_S24FV_SETMASK
                            13910 ; 891  |#define HW_ICLFORCE1R_S25FV_CLRMASK ~(WORD)HW_ICLFORCE1R_S25FV_SETMASK
                            13911 ; 892  |#define HW_ICLFORCE1R_S26FV_CLRMASK ~(WORD)HW_ICLFORCE1R_S26FV_SETMASK
                            13912 ; 893  |#define HW_ICLFORCE1R_S27FV_CLRMASK ~(WORD)HW_ICLFORCE1R_S27FV_SETMASK
                            13913 ; 894  |#define HW_ICLFORCE1R_S28FV_CLRMASK ~(WORD)HW_ICLFORCE1R_S28FV_SETMASK
                            13914 ; 895  |#define HW_ICLFORCE1R_S29FV_CLRMASK ~(WORD)HW_ICLFORCE1R_S29FV_SETMASK
                            13915 ; 896  |#define HW_ICLFORCE1R_S30FV_CLRMASK ~(WORD)HW_ICLFORCE1R_S30FV_SETMASK
                            13916 ; 897  |#define HW_ICLFORCE1R_S31FV_CLRMASK ~(WORD)HW_ICLFORCE1R_S31FV_SETMASK
                            13917 ; 898  |#define HW_ICLFORCE1R_S32FV_CLRMASK ~(WORD)HW_ICLFORCE1R_S32FV_SETMASK
                            13918 ; 899  |#define HW_ICLFORCE1R_S33FV_CLRMASK ~(WORD)HW_ICLFORCE1R_S33FV_SETMASK
                            13919 ; 900  |
                            13920 ; 901  |
                            13921 ; 902  |/////////////////////////////////////////////////////////////////////////////////
                            13922 ; 903  |//  Interrupt Collector Force Enable 0 Register (HW_ICLFENABLE0R) Bit Positions
                            13923 ; 904  |typedef union               /* Interrupt Collector Force Enable 0 Register      */
                            13924 ; 905  |{
                            13925 ; 906  |    struct {
                            13926 ; 907  |        int S0FE        :1;
                            13927 ; 908  |        int S1FE        :1;
                            13928 ; 909  |        int S2FE        :1;
                            13929 ; 910  |        int S3FE        :1;
                            13930 ; 911  |        int S4FE        :1;
                            13931 ; 912  |        int S5FE        :1;
                            13932 ; 913  |        int S6FE        :1;
                            13933 ; 914  |        int S7FE        :1;
                            13934 ; 915  |        int S8FE        :1;
                            13935 ; 916  |        int S9FE        :1;
                            13936 ; 917  |        int S10FE       :1;
                            13937 ; 918  |        int S11FE       :1;
                            13938 ; 919  |        int S12FE       :1;
                            13939 ; 920  |        int S13FE       :1;
                            13940 ; 921  |        int S14FE       :1;
                            13941 ; 922  |        int S15FE       :1;
                            13942 ; 923  |        int S16FE       :1;
                            13943 ; 924  |        int S17FE       :1;
                            13944 ; 925  |        int S18FE       :1;
                            13945 ; 926  |        int S19FE       :1;
                            13946 ; 927  |        int S20FE       :1;
                            13947 ; 928  |        int S21FE       :1;
                            13948 ; 929  |        int S22FE       :1;
                            13949 ; 930  |        int S23FE       :1;
                            13950 ; 931  |    } B;
                            13951 ; 932  |    int I;
                            13952 ; 933  |} iclfenable0_type;
                            13953 ; 934  |#define HW_ICLFENABLE0R (*(volatile iclfenable0_type _X*) (HW_ICOLL_BASEADDR+13)) /* Interrupt Collector Force Enable Register 0    */
                            13954 ; 935  |
                            13955 ; 936  |#define HW_ICLFENABLE0R_S0FE_BITPOS 0
                            13956 ; 937  |#define HW_ICLFENABLE0R_S1FE_BITPOS 1
                            13957 ; 938  |#define HW_ICLFENABLE0R_S2FE_BITPOS 2
                            13958 ; 939  |#define HW_ICLFENABLE0R_S3FE_BITPOS 3
                            13959 ; 940  |#define HW_ICLFENABLE0R_S4FE_BITPOS 4
                            13960 ; 941  |#define HW_ICLFENABLE0R_S5FE_BITPOS 5
                            13961 ; 942  |#define HW_ICLFENABLE0R_S6FE_BITPOS 6
                            13962 ; 943  |#define HW_ICLFENABLE0R_S7FE_BITPOS 7
                            13963 ; 944  |#define HW_ICLFENABLE0R_S8FE_BITPOS 8
                            13964 ; 945  |#define HW_ICLFENABLE0R_S9FE_BITPOS 9
                            13965 ; 946  |#define HW_ICLFENABLE0R_S10FE_BITPOS 10
                            13966 ; 947  |#define HW_ICLFENABLE0R_S11FE_BITPOS 11
                            13967 ; 948  |#define HW_ICLFENABLE0R_S12FE_BITPOS 12
                            13968 ; 949  |#define HW_ICLFENABLE0R_S13FE_BITPOS 13
                            13969 ; 950  |#define HW_ICLFENABLE0R_S14FE_BITPOS 14
                            13970 ; 951  |#define HW_ICLFENABLE0R_S15FE_BITPOS 15
                            13971 ; 952  |#define HW_ICLFENABLE0R_S16FE_BITPOS 16
                            13972 ; 953  |#define HW_ICLFENABLE0R_S17FE_BITPOS 17
                            13973 ; 954  |#define HW_ICLFENABLE0R_S18FE_BITPOS 18
                            13974 ; 955  |#define HW_ICLFENABLE0R_S19FE_BITPOS 19
                            13975 ; 956  |#define HW_ICLFENABLE0R_S20FE_BITPOS 20
                            13976 ; 957  |#define HW_ICLFENABLE0R_S21FE_BITPOS 21
                            13977 ; 958  |#define HW_ICLFENABLE0R_S22FE_BITPOS 22
                            13978 ; 959  |#define HW_ICLFENABLE0R_S23FE_BITPOS 23
                            13979 ; 960  |
                            13980 ; 961  |#define HW_ICLFENABLE0R_S0FE_SETMASK 1<<HW_ICLFENABLE0R_S0FE_BITPOS
                            13981 ; 962  |#define HW_ICLFENABLE0R_S1FE_SETMASK 1<<HW_ICLFENABLE0R_S1FE_BITPOS
                            13982 ; 963  |#define HW_ICLFENABLE0R_S2FE_SETMASK 1<<HW_ICLFENABLE0R_S2FE_BITPOS
                            13983 ; 964  |#define HW_ICLFENABLE0R_S3FE_SETMASK 1<<HW_ICLFENABLE0R_S3FE_BITPOS
                            13984 ; 965  |#define HW_ICLFENABLE0R_S4FE_SETMASK 1<<HW_ICLFENABLE0R_S4FE_BITPOS
                            13985 ; 966  |#define HW_ICLFENABLE0R_S5FE_SETMASK 1<<HW_ICLFENABLE0R_S5FE_BITPOS
                            13986 ; 967  |#define HW_ICLFENABLE0R_S6FE_SETMASK 1<<HW_ICLFENABLE0R_S6FE_BITPOS
                            13987 ; 968  |#define HW_ICLFENABLE0R_S7FE_SETMASK 1<<HW_ICLFENABLE0R_S7FE_BITPOS
                            13988 ; 969  |#define HW_ICLFENABLE0R_S8FE_SETMASK 1<<HW_ICLFENABLE0R_S8FE_BITPOS
                            13989 ; 970  |#define HW_ICLFENABLE0R_S9FE_SETMASK 1<<HW_ICLFENABLE0R_S9FE_BITPOS
                            13990 ; 971  |#define HW_ICLFENABLE0R_S10FE_SETMASK 1<<HW_ICLFENABLE0R_S10FE_BITPOS
                            13991 ; 972  |#define HW_ICLFENABLE0R_S11FE_SETMASK 1<<HW_ICLFENABLE0R_S11FE_BITPOS
                            13992 ; 973  |#define HW_ICLFENABLE0R_S12FE_SETMASK 1<<HW_ICLFENABLE0R_S12FE_BITPOS
                            13993 ; 974  |#define HW_ICLFENABLE0R_S13FE_SETMASK 1<<HW_ICLFENABLE0R_S13FE_BITPOS
                            13994 ; 975  |#define HW_ICLFENABLE0R_S14FE_SETMASK 1<<HW_ICLFENABLE0R_S14FE_BITPOS
                            13995 ; 976  |#define HW_ICLFENABLE0R_S15FE_SETMASK 1<<HW_ICLFENABLE0R_S15FE_BITPOS
                            13996 ; 977  |#define HW_ICLFENABLE0R_S16FE_SETMASK 1<<HW_ICLFENABLE0R_S16FE_BITPOS
                            13997 ; 978  |#define HW_ICLFENABLE0R_S17FE_SETMASK 1<<HW_ICLFENABLE0R_S17FE_BITPOS
                            13998 ; 979  |#define HW_ICLFENABLE0R_S18FE_SETMASK 1<<HW_ICLFENABLE0R_S18FE_BITPOS
                            13999 ; 980  |#define HW_ICLFENABLE0R_S19FE_SETMASK 1<<HW_ICLFENABLE0R_S19FE_BITPOS
                            14000 ; 981  |#define HW_ICLFENABLE0R_S20FE_SETMASK 1<<HW_ICLFENABLE0R_S20FE_BITPOS
                            14001 ; 982  |#define HW_ICLFENABLE0R_S21FE_SETMASK 1<<HW_ICLFENABLE0R_S21FE_BITPOS
                            14002 ; 983  |#define HW_ICLFENABLE0R_S22FE_SETMASK 1<<HW_ICLFENABLE0R_S22FE_BITPOS
                            14003 ; 984  |#define HW_ICLFENABLE0R_S23FE_SETMASK 1<<HW_ICLFENABLE0R_S23FE_BITPOS
                            14004 ; 985  |
                            14005 ; 986  |#define HW_ICLFENABLE0R_S0FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S0FE_SETMASK
                            14006 ; 987  |#define HW_ICLFENABLE0R_S1FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S1FE_SETMASK
                            14007 ; 988  |#define HW_ICLFENABLE0R_S2FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S2FE_SETMASK
                            14008 ; 989  |#define HW_ICLFENABLE0R_S3FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S3FE_SETMASK
                            14009 ; 990  |#define HW_ICLFENABLE0R_S4FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S4FE_SETMASK
                            14010 ; 991  |#define HW_ICLFENABLE0R_S5FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S5FE_SETMASK
                            14011 ; 992  |#define HW_ICLFENABLE0R_S6FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S6FE_SETMASK
                            14012 ; 993  |#define HW_ICLFENABLE0R_S7FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S7FE_SETMASK
                            14013 ; 994  |#define HW_ICLFENABLE0R_S8FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S8FE_SETMASK
                            14014 ; 995  |#define HW_ICLFENABLE0R_S9FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S9FE_SETMASK
                            14015 ; 996  |#define HW_ICLFENABLE0R_S10FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S10FE_SETMASK
                            14016 ; 997  |#define HW_ICLFENABLE0R_S11FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S11FE_SETMASK
                            14017 ; 998  |#define HW_ICLFENABLE0R_S12FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S12FE_SETMASK
                            14018 ; 999  |#define HW_ICLFENABLE0R_S13FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S13FE_SETMASK
                            14019 ; 1000 |#define HW_ICLFENABLE0R_S14FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S14FE_SETMASK
                            14020 ; 1001 |#define HW_ICLFENABLE0R_S15FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S15FE_SETMASK
                            14021 ; 1002 |#define HW_ICLFENABLE0R_S16FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S16FE_SETMASK
                            14022 ; 1003 |#define HW_ICLFENABLE0R_S17FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S17FE_SETMASK
                            14023 ; 1004 |#define HW_ICLFENABLE0R_S18FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S18FE_SETMASK
                            14024 ; 1005 |#define HW_ICLFENABLE0R_S19FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S19FE_SETMASK
                            14025 ; 1006 |#define HW_ICLFENABLE0R_S20FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S20FE_SETMASK
                            14026 ; 1007 |#define HW_ICLFENABLE0R_S21FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S21FE_SETMASK
                            14027 ; 1008 |#define HW_ICLFENABLE0R_S22FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S22FE_SETMASK
                            14028 ; 1009 |#define HW_ICLFENABLE0R_S23FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S23FE_SETMASK
                            14029 ; 1010 |
                            14030 ; 1011 |
                            14031 ; 1012 |/////////////////////////////////////////////////////////////////////////////////
                            14032 ; 1013 |//  Interrupt Collector Force Enable 1 Register (HW_ICLFENABLE1R) Bit Positions
                            14033 ; 1014 |typedef union               /* Interrupt Collector Force Enable 1 Register      */
                            14034 ; 1015 |{
                            14035 ; 1016 |    struct {
                            14036 ; 1017 |        int S24FE       :1;
                            14037 ; 1018 |        int S25FE       :1;
                            14038 ; 1019 |        int S26FE       :1;
                            14039 ; 1020 |        int S27FE       :1;
                            14040 ; 1021 |        int S28FE       :1;
                            14041 ; 1022 |        int S29FE       :1;
                            14042 ; 1023 |        int S30FE       :1;
                            14043 ; 1024 |        int S31FE       :1;
                            14044 ; 1025 |        int S32FE       :1;
                            14045 ; 1026 |        int S33FE       :1;
                            14046 ; 1027 |    } B;
                            14047 ; 1028 |    int I;
                            14048 ; 1029 |} iclfenable1_type;
                            14049 ; 1030 |#define HW_ICLFENABLE1R (*(volatile iclfenable1_type _X*) (HW_ICOLL_BASEADDR+14)) /* Interrupt Collector Force Enable Register 1    */
                            14050 ; 1031 |#define HW_ICLFENABLE1R_S24FE_BITPOS 0
                            14051 ; 1032 |#define HW_ICLFENABLE1R_S25FE_BITPOS 1
                            14052 ; 1033 |#define HW_ICLFENABLE1R_S26FE_BITPOS 2
                            14053 ; 1034 |#define HW_ICLFENABLE1R_S27FE_BITPOS 3
                            14054 ; 1035 |#define HW_ICLFENABLE1R_S28FE_BITPOS 4
                            14055 ; 1036 |#define HW_ICLFENABLE1R_S29FE_BITPOS 5
                            14056 ; 1037 |#define HW_ICLFENABLE1R_S30FE_BITPOS 6
                            14057 ; 1038 |#define HW_ICLFENABLE1R_S31FE_BITPOS 7
                            14058 ; 1039 |#define HW_ICLFENABLE1R_S32FE_BITPOS 8
                            14059 ; 1040 |#define HW_ICLFENABLE1R_S33FE_BITPOS 9
                            14060 ; 1041 |
                            14061 ; 1042 |#define HW_ICLFENABLE1R_S24FE_SETMASK 1<<HW_ICLFENABLE1R_S24FE_BITPOS
                            14062 ; 1043 |#define HW_ICLFENABLE1R_S25FE_SETMASK 1<<HW_ICLFENABLE1R_S25FE_BITPOS
                            14063 ; 1044 |#define HW_ICLFENABLE1R_S26FE_SETMASK 1<<HW_ICLFENABLE1R_S26FE_BITPOS
                            14064 ; 1045 |#define HW_ICLFENABLE1R_S27FE_SETMASK 1<<HW_ICLFENABLE1R_S27FE_BITPOS
                            14065 ; 1046 |#define HW_ICLFENABLE1R_S28FE_SETMASK 1<<HW_ICLFENABLE1R_S28FE_BITPOS
                            14066 ; 1047 |#define HW_ICLFENABLE1R_S29FE_SETMASK 1<<HW_ICLFENABLE1R_S29FE_BITPOS
                            14067 ; 1048 |#define HW_ICLFENABLE1R_S30FE_SETMASK 1<<HW_ICLFENABLE1R_S30FE_BITPOS
                            14068 ; 1049 |#define HW_ICLFENABLE1R_S31FE_SETMASK 1<<HW_ICLFENABLE1R_S31FE_BITPOS
                            14069 ; 1050 |#define HW_ICLFENABLE1R_S32FE_SETMASK 1<<HW_ICLFENABLE1R_S32FE_BITPOS
                            14070 ; 1051 |#define HW_ICLFENABLE1R_S33FE_SETMASK 1<<HW_ICLFENABLE1R_S33FE_BITPOS
                            14071 ; 1052 |
                            14072 ; 1053 |#define HW_ICLFENABLE1R_S24FE_CLRMASK ~(WORD)HW_ICLFENABLE1R_S24FE_SETMASK
                            14073 ; 1054 |#define HW_ICLFENABLE1R_S25FE_CLRMASK ~(WORD)HW_ICLFENABLE1R_S25FE_SETMASK
                            14074 ; 1055 |#define HW_ICLFENABLE1R_S26FE_CLRMASK ~(WORD)HW_ICLFENABLE1R_S26FE_SETMASK
                            14075 ; 1056 |#define HW_ICLFENABLE1R_S27FE_CLRMASK ~(WORD)HW_ICLFENABLE1R_S27FE_SETMASK
                            14076 ; 1057 |#define HW_ICLFENABLE1R_S28FE_CLRMASK ~(WORD)HW_ICLFENABLE1R_S28FE_SETMASK
                            14077 ; 1058 |#define HW_ICLFENABLE1R_S29FE_CLRMASK ~(WORD)HW_ICLFENABLE1R_S29FE_SETMASK
                            14078 ; 1059 |#define HW_ICLFENABLE1R_S30FE_CLRMASK ~(WORD)HW_ICLFENABLE1R_S30FE_SETMASK
                            14079 ; 1060 |#define HW_ICLFENABLE1R_S31FE_CLRMASK ~(WORD)HW_ICLFENABLE1R_S31FE_SETMASK
                            14080 ; 1061 |#define HW_ICLFENABLE1R_S32FE_CLRMASK ~(WORD)HW_ICLFENABLE1R_S32FE_SETMASK
                            14081 ; 1062 |#define HW_ICLFENABLE1R_S33FE_CLRMASK ~(WORD)HW_ICLFENABLE1R_S33FE_SETMASK
                            14082 ; 1063 |
                            14083 ; 1064 |
                            14084 ; 1065 |/////////////////////////////////////////////////////////////////////////////////
                            14085 ; 1066 |//  Interrupt Collector Observation Register 0 Register (HW_ICLOBSVZ0R) Bit Positions
                            14086 ; 1067 |typedef union               /* Interrupt Collector Observation Register 0       */
                            14087 ; 1068 |{
                            14088 ; 1069 |    struct {
                            14089 ; 1070 |        unsigned RQ     :7;
                            14090 ; 1071 |        unsigned IVA    :7;
                            14091 ; 1072 |        unsigned IVB    :7;
                            14092 ; 1073 |    } B;
                            14093 ; 1074 |    int I;
                            14094 ; 1075 |} iclobsvz0_type;
                            14095 ; 1076 |#define HW_ICLOBSVZ0R   (*(volatile iclobsvz0_type _X*) (HW_ICOLL_BASEADDR+15)) /* Interrupt Collector Observation Register 0   */
                            14096 ; 1077 |
                            14097 ; 1078 |#define HW_ICLOBSVZ0R_RQ_BITPOS 0
                            14098 ; 1079 |#define HW_ICLOBSVZ0R_IVA_BITPOS 7
                            14099 ; 1080 |#define HW_ICLOBSVZ0R_IVB_BITPOS 14
                            14100 ; 1081 |
                            14101 ; 1082 |#define HW_ICLOBSVZ0R_RQ_SETMASK 0x3F<<HW_ICLOBSVZ0R_RQ_BITPOS
                            14102 ; 1083 |#define HW_ICLOBSVZ0R_IVA_SETMASK 0x3F<<HW_ICLOBSVZ0R_IVA_BITPOS
                            14103 ; 1084 |#define HW_ICLOBSVZ0R_IVB_SETMASK 0x3F<<HW_ICLOBSVZ0R_IVB_BITPOS
                            14104 ; 1085 |
                            14105 ; 1086 |#define HW_ICLOBSVZ0R_RQ_CLRMASK ~(WORD)HW_ICLOBSVZ0R_RQ_SETMASK
                            14106 ; 1087 |#define HW_ICLOBSVZ0R_IVA_CLRMASK ~(WORD)HW_ICLOBSVZ0R_IVA_SETMASK
                            14107 ; 1088 |#define HW_ICLOBSVZ0R_IVB_CLRMASK ~(WORD)HW_ICLOBSVZ0R_IVB_SETMASK
                            14108 ; 1089 |
                            14109 ; 1090 |
                            14110 ; 1091 |/////////////////////////////////////////////////////////////////////////////////
                            14111 ; 1092 |//  Interrupt Collector Observation Register 1 Register (HW_ICL1BSVZ0R) Bit Positions
                            14112 ; 1093 |#define HW_ICL1BSVZ0R_IVC_BITPOS 0
                            14113 ; 1094 |#define HW_ICL1BSVZ0R_IVD_BITPOS 7
                            14114 ; 1095 |
                            14115 ; 1096 |#define HW_ICL1BSVZ0R_IVC_SETMASK 0x3F<<HW_ICL1BSVZ0R_IVC_BITPOS
                            14116 ; 1097 |#define HW_ICL1BSVZ0R_IVD_SETMASK 0x3F<<HW_ICL1BSVZ0R_IVD_BITPOS
                            14117 ; 1098 |
                            14118 ; 1099 |#define HW_ICL1BSVZ0R_IVC_CLRMASK ~(WORD)HW_ICL1BSVZ0R_IVC_SETMASK
                            14119 ; 1100 |#define HW_ICL1BSVZ0R_IVD_CLRMASK ~(WORD)HW_ICL1BSVZ0R_IVD_SETMASK
                            14120 ; 1101 |
                            14121 ; 1102 |
                            14122 ; 1103 |
                            14123 ; 1104 |
                            14124 ; 1105 |/////////////////////////////////////////////////////////////////////////////////
                            14125 ; 1106 |//  Interrupt Vectors
                            14126 ; 1107 |/////////////////////////////////////////////////////////////////////////////////
                            14127 ; 1108 |// Reset Vector
                            14128 ; 1109 |#define HW_IVECRESET 0x0000           
                            14129 ; 1110 |// Stack Error
                            14130 ; 1111 |#define HW_IVECSTERR 0x0002           
                            14131 ; 1112 |// Trace
                            14132 ; 1113 |#define HW_IVECTRAC 0x0004           
                            14133 ; 1114 |// SWI
                            14134 ; 1115 |#define HW_IVECSWI 0x0006           
                            14135 ; 1116 |// ~IRQA
                            14136 ; 1117 |#define HW_IVECIRQA 0x0008           
                            14137 ; 1118 |// ~IRQB - BROWNOUT
                            14138 ; 1119 |#define HW_IVECIRQB 0x000A           
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  57

M:ADDR CODE           CYCLES LINE SOURCELINE
                            14139 ; 1120 |// Fatal Error
                            14140 ; 1121 |#define HW_IVECERROR 0x000C           
                            14141 ; 1122 |// SPI
                            14142 ; 1123 |#define HW_IVECSPI 0x000E           
                            14143 ; 1124 |// I2S TX Data Empty
                            14144 ; 1125 |#define HW_IVECI2STXDE 0x0010           
                            14145 ; 1126 |// I2S TX Underflow
                            14146 ; 1127 |#define HW_IVECI2STXUF 0x0012           
                            14147 ; 1128 |// I2S RX Data Full
                            14148 ; 1129 |#define HW_IVECI2SRXDF 0x0014           
                            14149 ; 1130 |// I2S RX Overflow
                            14150 ; 1131 |#define HW_IVECI2SRXOF 0x0016           
                            14151 ; 1132 |//                                       equ     $0018           ; Error, nothing vectors here
                            14152 ; 1133 |//                                       equ     $001A           ; Error, nothing vectors here
                            14153 ; 1134 |//                                       equ     $001C           ; Error, nothing vectors here
                            14154 ; 1135 |//                                       equ     $001E           ; Non-Maskable Interrupt
                            14155 ; 1136 |// GPIO1
                            14156 ; 1137 |#define HW_IVECGPIO1 0x0020           
                            14157 ; 1138 |// GPIO2
                            14158 ; 1139 |#define HW_IVECGPIO2 0x0022           
                            14159 ; 1140 |// GPIO0
                            14160 ; 1141 |#define HW_IVECGPIO0 0x0024           
                            14161 ; 1142 |// TIMER0
                            14162 ; 1143 |#define HW_IVECTIMER0 0x0026           
                            14163 ; 1144 |// TIMER1
                            14164 ; 1145 |#define HW_IVECTIMER1 0x0028           
                            14165 ; 1146 |// TIMER2
                            14166 ; 1147 |#define HW_IVECTIMER2 0x002A           
                            14167 ; 1148 |//                                       equ     $002C           ; Error, nothing vectors here
                            14168 ; 1149 |//                                       equ     $002E           ; Error, nothing vectors here
                            14169 ; 1150 |// I2C RX Data Ready
                            14170 ; 1151 |#define HW_IVECI2CRXDR 0x0030           
                            14171 ; 1152 |// I2C RX Overflow
                            14172 ; 1153 |#define HW_IVECI2CRXOF 0x0032           
                            14173 ; 1154 |// I2C TX Data Empty
                            14174 ; 1155 |#define HW_IVECI2CTXDE 0x0034           
                            14175 ; 1156 |// I2C TX Underflow
                            14176 ; 1157 |#define HW_IVECI2CTXUF 0x0036           
                            14177 ; 1158 |// Illegal Instruction
                            14178 ; 1159 |#define HW_IVECILI 0x0038           
                            14179 ; 1160 |//                                       equ     $003A           ; Error, nothing vectors here
                            14180 ; 1161 |// DAC Empty ISR (DAC Request to Fill Buffer)
                            14181 ; 1162 |#define HW_IVECDACE 0x003C           
                            14182 ; 1163 |// DAC Underflow ISR
                            14183 ; 1164 |#define HW_IVECDACUF 0x003E           
                            14184 ; 1165 |//                                       equ     $0040           ; Error, nothing vectors here
                            14185 ; 1166 |// ADC Full ISR
                            14186 ; 1167 |#define HW_IVECADCF 0x0042           
                            14187 ; 1168 |// ADC Overflow ISR
                            14188 ; 1169 |#define HW_IVECADCOF 0x0044           
                            14189 ; 1170 |//                                       equ     $0046           ; Error, nothing vectors here
                            14190 ; 1171 |// TIMER3
                            14191 ; 1172 |#define HW_IVECTIMER3 0x0048           
                            14192 ; 1173 |// GPIO3
                            14193 ; 1174 |#define HW_IVECGPIO3 0x004A           
                            14194 ; 1175 |// SDRAM
                            14195 ; 1176 |#define HW_IVECSDRAM 0x004C           
                            14196 ; 1177 |//                                       equ     $004E           ; Error, nothing vectors here
                            14197 ; 1178 |// 5 volt power connected
                            14198 ; 1179 |#define HW_IVECVDD5VCONN 0x0050           
                            14199 ; 1180 |// USB Controller
                            14200 ; 1181 |#define HW_IVECUSBCTLR 0x0052           
                            14201 ; 1182 |// USB Wakeup 
                            14202 ; 1183 |#define HW_IVECUSBWAKEUP 0x0054           
                            14203 ; 1184 |// 5 volt power disconnected
                            14204 ; 1185 |#define HW_IVECVDD5VDISC 0x0056           
                            14205 ; 1186 |// enhanced SPI
                            14206 ; 1187 |#define HW_IVECESPI 0x0058           
                            14207 ; 1188 |// filter coprocessor
                            14208 ; 1189 |#define HW_IVECFILCO 0x005A           
                            14209 ; 1190 |// low res ADC #1
                            14210 ; 1191 |#define HW_IVECLRADC1 0x005C           
                            14211 ; 1192 |// real time clock alarm
                            14212 ; 1193 |#define HW_IVECRTCALARM 0x005E           
                            14213 ; 1194 |// low res ADC #2
                            14214 ; 1195 |#define HW_IVECLRADC2 0x0060           
                            14215 ; 1196 |// flash hardware ECC
                            14216 ; 1197 |#define HW_IVECHWECC 0x0062           
                            14217 ; 1198 |//                                       equ     $0064           ; Error, nothing vectors here
                            14218 ; 1199 |// CDSYNC Interrupt
                            14219 ; 1200 |#define HW_IVECCDSYNC 0x0066           
                            14220 ; 1201 |// CDSYNC Exception
                            14221 ; 1202 |#define HW_IVECCDSYNCEX 0x0068           
                            14222 ; 1203 |// RS
                            14223 ; 1204 |#define HW_IVECRS 0x006A           
                            14224 ; 1205 |//                                       equ     $006C           ; Error, nothing vectors here
                            14225 ; 1206 |// Flash Done ISR
                            14226 ; 1207 |#define HW_IVECFD 0x006E           
                            14227 ; 1208 |// CompactFlash ISR
                            14228 ; 1209 |#define HW_IVECCF 0x0070           
                            14229 ; 1210 |// SmartMedia Timeout ISR
                            14230 ; 1211 |#define HW_IVECSMTO 0x0072           
                            14231 ; 1212 |// SmartMedia Invalid Programming
                            14232 ; 1213 |#define HW_IVECSMIP 0x0074           
                            14233 ; 1214 |// CompactFlash No Card ISR
                            14234 ; 1215 |#define HW_IVECCFNC 0x0076           
                            14235 ; 1216 |// CompactFlash Status Change ISR
                            14236 ; 1217 |#define HW_IVECCFSC 0x0078           
                            14237 ; 1218 |//                                       equ     $007A           ; Error, nothing vectors here
                            14238 ; 1219 |//                                       equ     $007C           ; Error, nothing vectors here
                            14239 ; 1220 |// CDI
                            14240 ; 1221 |#define HW_IVECCDI 0x007E           
                            14241 ; 1222 |
                            14242 ; 1223 |/////////////////////////////////////////////////////////////////////////////////
                            14243 ; 1224 |//  Interrupt Vectors
                            14244 ; 1225 |/////////////////////////////////////////////////////////////////////////////////
                            14245 ; 1226 |// macro to allow setting vectors from C. Hex const below is jsr opcode.
                            14246 ; 1227 |#define VECTOR(address,isr) \ 
                            14247 ; 1228 |    (*(volatile int _P *)(address))=0x0BF080; \ 
                            14248 ; 1229 |    (*(volatile int _P *)(address+1))=(isr)
                            14249 ; 1230 |
                            14250 ; 1231 |
                            14251 ; 1232 |/////////////////////////////////////////////////////////////////////////////////
                            14252 ; 1233 |//  Interrupt Priority Register (HW_IPR) Bit Positions
                            14253 ; 1234 |#define HW_IPR_IRQA_BITPOS 0
                            14254 ; 1235 |#define HW_IPR_IRQA_ET_BITPOS 2
                            14255 ; 1236 |#define HW_IPR_IRQB_BITPOS 3
                            14256 ; 1237 |#define HW_IPR_IRQB_ET_BITPOS 5
                            14257 ; 1238 |#define HW_IPR_L0P_BITPOS 10
                            14258 ; 1239 |#define HW_IPR_L1P_BITPOS 12
                            14259 ; 1240 |#define HW_IPR_L2P_BITPOS 14
                            14260 ; 1241 |#define HW_IPR_L3P_BITPOS 16
                            14261 ; 1242 |#define HW_IPR_L4P_BITPOS 18
                            14262 ; 1243 |#define HW_IPR_L5P_BITPOS 20
                            14263 ; 1244 |#define HW_IPR_L6P_BITPOS 22
                            14264 ; 1245 |
                            14265 ; 1246 |// Interrupt Disabled
                            14266 ; 1247 |#define HW_IPR_LP_0_SETMASK 0   
                            14267 ; 1248 |// Interrupt Priority Level 0
                            14268 ; 1249 |#define HW_IPR_LP_1_SETMASK 1   
                            14269 ; 1250 |// Interrupt Priority Level 1
                            14270 ; 1251 |#define HW_IPR_LP_2_SETMASK 2   
                            14271 ; 1252 |// Interrupt Priority Level 2
                            14272 ; 1253 |#define HW_IPR_LP_3_SETMASK 3   
                            14273 ; 1254 |
                            14274 ; 1255 |#define HW_IPR_IRQA_SETMASK 3<<HW_IPR_IRQA_BITPOS
                            14275 ; 1256 |#define HW_IPR_IRQA_ET_SETMASK 1<<HW_IPR_IRQA_ET_BITPOS
                            14276 ; 1257 |#define HW_IPR_IRQB_SETMASK 3<<HW_IPR_IRQB_BITPOS
                            14277 ; 1258 |#define HW_IPR_IRQB_ET_SETMASK 1<<HW_IPR_IRQB_ET_BITPOS
                            14278 ; 1259 |#define HW_IPR_L0P_SETMASK 3<<HW_IPR_L0P_BITPOS
                            14279 ; 1260 |#define HW_IPR_L1P_SETMASK 3<<HW_IPR_L1P_BITPOS
                            14280 ; 1261 |#define HW_IPR_L2P_SETMASK 3<<HW_IPR_L2P_BITPOS
                            14281 ; 1262 |#define HW_IPR_L3P_SETMASK 3<<HW_IPR_L3P_BITPOS
                            14282 ; 1263 |#define HW_IPR_L4P_SETMASK 3<<HW_IPR_L4P_BITPOS
                            14283 ; 1264 |#define HW_IPR_L5P_SETMASK 3<<HW_IPR_L5P_BITPOS
                            14284 ; 1265 |#define HW_IPR_L6P_SETMASK 3<<HW_IPR_L6P_BITPOS
                            14285 ; 1266 |
                            14286 ; 1267 |#define HW_IPR_IRQA_CLRMASK ~(WORD)HW_IPR_IRQA_SETMASK
                            14287 ; 1268 |#define HW_IPR_IRQA_ET_CLRMASK ~(WORD)HW_IPR_IRQA_ET_SETMASK
                            14288 ; 1269 |#define HW_IPR_IRQB_CLRMASK ~(WORD)HW_IPR_IRQB_SETMASK
                            14289 ; 1270 |#define HW_IPR_IRQB_ET_CLRMASK ~(WORD)HW_IPR_IRQB_ET_SETMASK
                            14290 ; 1271 |#define HW_IPR_L0P_CLRMASK ~(WORD)HW_IPR_L0P_SETMASK
                            14291 ; 1272 |#define HW_IPR_L1P_CLRMASK ~(WORD)HW_IPR_L1P_SETMASK
                            14292 ; 1273 |#define HW_IPR_L2P_CLRMASK ~(WORD)HW_IPR_L2P_SETMASK
                            14293 ; 1274 |#define HW_IPR_L3P_CLRMASK ~(WORD)HW_IPR_L3P_SETMASK
                            14294 ; 1275 |#define HW_IPR_L4P_CLRMASK ~(WORD)HW_IPR_L4P_SETMASK
                            14295 ; 1276 |#define HW_IPR_L5P_CLRMASK ~(WORD)HW_IPR_L5P_SETMASK
                            14296 ; 1277 |#define HW_IPR_L6P_CLRMASK ~(WORD)HW_IPR_L6P_SETMASK
                            14297 ; 1278 |
                            14298 ; 1279 |// Interrupt Priority register
                            14299 ; 1280 |typedef union               
                            14300 ; 1281 |{
                            14301 ; 1282 |    struct {
                            14302 ; 1283 |        unsigned int IRQAP  :2; /* IRQ A Priority: 00 disable, 01 10 11 enable  */
                            14303 ; 1284 |        unsigned int IRQAT  :1; /* IRQ A Type: 0 level, 1 negative edge         */
                            14304 ; 1285 |        unsigned int IRQBP  :2; /* IRQ B Priority: 00 disable, 01 10 11 enable  */
                            14305 ; 1286 |        unsigned int IRQBT  :1; /* IRQ B Type: 0 level, 1 negative edge.        */
                            14306 ; 1287 |        int                 :4; /* Reserved */
                            14307 ; 1288 |        unsigned int L0P    :2; /* Interrupt Priority for priority 0 (SAI)      */
                            14308 ; 1289 |        unsigned int L1P    :2; /* Interrupt Priority for priority 1 (IColl)    */
                            14309 ; 1290 |        unsigned int L2P    :2; /* Interrupt Priority for priority 2 (IColl)    */
                            14310 ; 1291 |        unsigned int L3P    :2; /* Interrupt Priority for priority 3 (IColl)    */
                            14311 ; 1292 |        unsigned int L4P    :2; /* Interrupt Priority for priority 4 (I2C)      */
                            14312 ; 1293 |        unsigned int L5P    :2; /* Interrupt Priority for priority 5 (SPI)      */
                            14313 ; 1294 |        unsigned int L6P    :2; /* Interrupt Priority for priority 6 (IColl)    */
                            14314 ; 1295 |    } B;
                            14315 ; 1296 |
                            14316 ; 1297 |    int I;
                            14317 ; 1298 |
                            14318 ; 1299 |} ipr_type;
                            14319 ; 1300 |#define HW_IPR         (*(volatile ipr_type _X*) 0x00FFFF)
                            14320 ; 1301 |
                            14321 ; 1302 |//*********************  REGISTER ALIAS DEFINES TO MATCH LEGACY CODE *******************************
                            14322 ; 1303 |// The following defines were added to match regs3410.inc definition to build SDK2XXX code without needing 
                            14323 ; 1304 |// to update the actual files. Only the defines needed to build SDK2.400 were added.
                            14324 ; 1305 |
                            14325 ; 1306 |#define HW_IPR_L1P0_BITPOS 12
                            14326 ; 1307 |#define HW_IPR_L2P0_BITPOS 14
                            14327 ; 1308 |#define HW_IPR_L3P0_BITPOS 16
                            14328 ; 1309 |#define HW_IPR_L6P0_BITPOS 22
                            14329 ; 1310 |
                            14330 ; 1311 |/////////////////////////////////////////////////////////////////////////////////
                            14331 ; 1312 |//  Interrupt Collector Steering 0 Register (HW_ICLSTEER0R) Bit Positions
                            14332 ; 1313 |#define HW_ICLSTEERR_SS_1 0
                            14333 ; 1314 |#define HW_ICLSTEERR_SS_2 1
                            14334 ; 1315 |#define HW_ICLSTEERR_SS_3 2
                            14335 ; 1316 |#define HW_ICLSTEERR_SS_6 3
                            14336 ; 1317 |
                            14337 ; 1318 |#endif
                            14338 ; 1319 |
                            14339 
                            14341 
                            14342 ; 26   |#include "regslradc.h"
                            14343 
                            14345 
                            14346 ; 1    |#if !(defined(regslradcinc))
                            14347 ; 2    |
                            14348 ; 3    |#define regslradcinc 1
                            14349 ; 4    |
                            14350 ; 5    |#include "types.h"
                            14351 
                            14353 
                            14354 ; 1    |////////////////////////////////////////////////////////////////////////////////
                            14355 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                            14356 ; 3    |//
                            14357 ; 4    |// Filename: types.h
                            14358 ; 5    |// Description: Standard data types
                            14359 ; 6    |////////////////////////////////////////////////////////////////////////////////
                            14360 ; 7    |
                            14361 ; 8    |#ifndef _TYPES_H
                            14362 ; 9    |#define _TYPES_H
                            14363 ; 10   |
                            14364 ; 11   |// TODO:  move this outta here!
                            14365 ; 12   |#if !defined(NOERROR)
                            14366 ; 13   |#define NOERROR 0
                            14367 ; 14   |#define SUCCESS 0
                            14368 ; 15   |#endif 
                            14369 ; 16   |#if !defined(SUCCESS)
                            14370 ; 17   |#define SUCCESS  0
                            14371 ; 18   |#endif
                            14372 ; 19   |#if !defined(ERROR)
                            14373 ; 20   |#define ERROR   -1
                            14374 ; 21   |#endif
                            14375 ; 22   |#if !defined(FALSE)
                            14376 ; 23   |#define FALSE 0
                            14377 ; 24   |#endif
                            14378 ; 25   |#if !defined(TRUE)
                            14379 ; 26   |#define TRUE  1
                            14380 ; 27   |#endif
                            14381 ; 28   |
                            14382 ; 29   |#if !defined(NULL)
                            14383 ; 30   |#define NULL 0
                            14384 ; 31   |#endif
                            14385 ; 32   |
                            14386 ; 33   |#define MAX_INT     0x7FFFFF
                            14387 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                            14388 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                            14389 ; 36   |#define MAX_ULONG   (-1) 
                            14390 ; 37   |
                            14391 ; 38   |#define WORD_SIZE   24              // word size in bits
                            14392 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  58

M:ADDR CODE           CYCLES LINE SOURCELINE
                            14393 ; 40   |
                            14394 ; 41   |
                            14395 ; 42   |#define BYTE    unsigned char       // btVarName
                            14396 ; 43   |#define CHAR    signed char         // cVarName
                            14397 ; 44   |#define USHORT  unsigned short      // usVarName
                            14398 ; 45   |#define SHORT   unsigned short      // sVarName
                            14399 ; 46   |#define WORD    unsigned int        // wVarName
                            14400 ; 47   |#define INT     signed int          // iVarName
                            14401 ; 48   |#define DWORD   unsigned long       // dwVarName
                            14402 ; 49   |#define LONG    signed long         // lVarName
                            14403 ; 50   |#define BOOL    unsigned int        // bVarName
                            14404 ; 51   |#define FRACT   _fract              // frVarName
                            14405 ; 52   |#define LFRACT  long _fract         // lfrVarName
                            14406 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                            14407 ; 54   |#define FLOAT   float               // fVarName
                            14408 ; 55   |#define DBL     double              // dVarName
                            14409 ; 56   |#define ENUM    enum                // eVarName
                            14410 ; 57   |#define CMX     _complex            // cmxVarName
                            14411 ; 58   |typedef WORD UCS3;                   // 
                            14412 ; 59   |
                            14413 ; 60   |#define UINT16  unsigned short
                            14414 ; 61   |#define UINT8   unsigned char   
                            14415 ; 62   |#define UINT32  unsigned long
                            14416 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port exisiting code to only use 48 bit
                            14417 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port exisiting code to only use 48 bit
                            14418 ; 65   |#define WCHAR   UINT16
                            14419 ; 66   |
                            14420 ; 67   |//UINT128 is 16 bytes or 6 words
                            14421 ; 68   |typedef struct UINT128_3500 {   
                            14422 ; 69   |    int val[6];     
                            14423 ; 70   |} UINT128_3500;
                            14424 ; 71   |
                            14425 ; 72   |#define UINT128   UINT128_3500
                            14426 ; 73   |
                            14427 ; 74   |// Little endian word packed byte strings:   
                            14428 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            14429 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            14430 ; 77   |// Little endian word packed byte strings:   
                            14431 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            14432 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            14433 ; 80   |
                            14434 ; 81   |// Declare Memory Spaces To Use When Coding
                            14435 ; 82   |// A. Sector Buffers
                            14436 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                            14437 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                            14438 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                            14439 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                            14440 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                            14441 ; 88   |// B. Media DDI Memory
                            14442 ; 89   |#define MEDIA_DDI_MEM _Y
                            14443 ; 90   |
                            14444 ; 91   |
                            14445 ; 92   |
                            14446 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                            14447 ; 94   |// Examples of circular pointers:
                            14448 ; 95   |//    INT CIRC cpiVarName
                            14449 ; 96   |//    DWORD CIRC cpdwVarName
                            14450 ; 97   |
                            14451 ; 98   |#define RETCODE INT                 // rcVarName
                            14452 ; 99   |
                            14453 ; 100  |// generic bitfield structure
                            14454 ; 101  |struct Bitfield {
                            14455 ; 102  |    unsigned int B0  :1;
                            14456 ; 103  |    unsigned int B1  :1;
                            14457 ; 104  |    unsigned int B2  :1;
                            14458 ; 105  |    unsigned int B3  :1;
                            14459 ; 106  |    unsigned int B4  :1;
                            14460 ; 107  |    unsigned int B5  :1;
                            14461 ; 108  |    unsigned int B6  :1;
                            14462 ; 109  |    unsigned int B7  :1;
                            14463 ; 110  |    unsigned int B8  :1;
                            14464 ; 111  |    unsigned int B9  :1;
                            14465 ; 112  |    unsigned int B10 :1;
                            14466 ; 113  |    unsigned int B11 :1;
                            14467 ; 114  |    unsigned int B12 :1;
                            14468 ; 115  |    unsigned int B13 :1;
                            14469 ; 116  |    unsigned int B14 :1;
                            14470 ; 117  |    unsigned int B15 :1;
                            14471 ; 118  |    unsigned int B16 :1;
                            14472 ; 119  |    unsigned int B17 :1;
                            14473 ; 120  |    unsigned int B18 :1;
                            14474 ; 121  |    unsigned int B19 :1;
                            14475 ; 122  |    unsigned int B20 :1;
                            14476 ; 123  |    unsigned int B21 :1;
                            14477 ; 124  |    unsigned int B22 :1;
                            14478 ; 125  |    unsigned int B23 :1;
                            14479 ; 126  |};
                            14480 ; 127  |
                            14481 ; 128  |union BitInt {
                            14482 ; 129  |        struct Bitfield B;
                            14483 ; 130  |        int        I;
                            14484 ; 131  |};
                            14485 ; 132  |
                            14486 ; 133  |#define MAX_MSG_LENGTH 10
                            14487 ; 134  |struct CMessage
                            14488 ; 135  |{
                            14489 ; 136  |        unsigned int m_uLength;
                            14490 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                            14491 ; 138  |};
                            14492 ; 139  |
                            14493 ; 140  |typedef struct {
                            14494 ; 141  |    WORD m_wLength;
                            14495 ; 142  |    WORD m_wMessage;
                            14496 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                            14497 ; 144  |} Message;
                            14498 ; 145  |
                            14499 ; 146  |struct MessageQueueDescriptor
                            14500 ; 147  |{
                            14501 ; 148  |        int *m_pBase;
                            14502 ; 149  |        int m_iModulo;
                            14503 ; 150  |        int m_iSize;
                            14504 ; 151  |        int *m_pHead;
                            14505 ; 152  |        int *m_pTail;
                            14506 ; 153  |};
                            14507 ; 154  |
                            14508 ; 155  |struct ModuleEntry
                            14509 ; 156  |{
                            14510 ; 157  |    int m_iSignaledEventMask;
                            14511 ; 158  |    int m_iWaitEventMask;
                            14512 ; 159  |    int m_iResourceOfCode;
                            14513 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                            14514 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescriptor *);
                            14515 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                            14516 ; 163  |    int m_uTimeOutHigh;
                            14517 ; 164  |    int m_uTimeOutLow;
                            14518 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                            14519 ; 166  |};
                            14520 ; 167  |
                            14521 ; 168  |union WaitMask{
                            14522 ; 169  |    struct B{
                            14523 ; 170  |        unsigned int m_bNone     :1;
                            14524 ; 171  |        unsigned int m_bMessage  :1;
                            14525 ; 172  |        unsigned int m_bTimer    :1;
                            14526 ; 173  |        unsigned int m_bButton   :1;
                            14527 ; 174  |    } B;
                            14528 ; 175  |    int I;
                            14529 ; 176  |} ;
                            14530 ; 177  |
                            14531 ; 178  |
                            14532 ; 179  |struct Button {
                            14533 ; 180  |        WORD wButtonEvent;
                            14534 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                            14535 ; 182  |};
                            14536 ; 183  |
                            14537 ; 184  |struct Message {
                            14538 ; 185  |        WORD wMsgLength;
                            14539 ; 186  |        WORD wMsgCommand;
                            14540 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                            14541 ; 188  |};
                            14542 ; 189  |
                            14543 ; 190  |union EventTypes {
                            14544 ; 191  |        struct CMessage msg;
                            14545 ; 192  |        struct Button Button ;
                            14546 ; 193  |        struct Message Message;
                            14547 ; 194  |};
                            14548 ; 195  |
                            14549 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                            14550 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                            14551 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                            14552 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                            14553 ; 200  |
                            14554 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                            14555 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                            14556 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                            14557 ; 204  |
                            14558 ; 205  |#if DEBUG
                            14559 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                            14560 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                            14561 ; 208  |#else 
                            14562 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rather than halt or reset. 
                            14563 ; 210  |#define DebugBuildAssert(x)    
                            14564 ; 211  |#endif
                            14565 ; 212  |
                            14566 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                            14567 ; 214  |//  #pragma asm
                            14568 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                            14569 ; 216  |//  #pragma endasm
                            14570 ; 217  |
                            14571 ; 218  |
                            14572 ; 219  |#ifdef COLOR_262K
                            14573 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b)) >> 2)    //262k
                            14574 ; 221  |#elif defined(COLOR_65K)
                            14575 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)) >> 3)  //65k
                            14576 ; 223  |#else
                            14577 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >> 4)
                            14578 ; 225  |#endif
                            14579 ; 226  |    
                            14580 ; 227  |#endif // #ifndef _TYPES_H
                            14581 
                            14583 
                            14584 ; 6    |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            14585 ; 7    |
                            14586 ; 8    |//   SYSTEM STMP Registers 
                            14587 ; 9    |//  Last Edited 6.26.2003 M. Henson
                            14588 ; 10   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            14589 ; 11   |
                            14590 ; 12   |#define HW_LRADC_BASEADDR (0xFA20)
                            14591 ; 13   |
                            14592 ; 14   |
                            14593 ; 15   |
                            14594 ; 16   |/////////////////////////////////////////////////////////////////////////////////
                            14595 ; 17   |//  Battery LRADC Control Register (HW_BATT_CTRL) Bit Definitions
                            14596 ; 18   |#define HW_BATT_CTRL_INPUT_OFFSET_WIDTH (7)
                            14597 ; 19   |#define HW_BATT_CTRL_RSVD0_WIDTH (1)
                            14598 ; 20   |#define HW_BATT_CTRL_HALF_CMP_PWR_WIDTH (1)
                            14599 ; 21   |#define HW_BATT_CTRL_INPUT_DIV2_WIDTH (1)
                            14600 ; 22   |#define HW_BATT_CTRL_CLEAR_WIDTH (1)
                            14601 ; 23   |#define HW_BATT_CTRL_PWD_WIDTH (1)
                            14602 ; 24   |#define HW_BATT_CTRL_CLK_DIV_WIDTH (2)
                            14603 ; 25   |#define HW_BATT_CTRL_RSVD1_WIDTH (2)
                            14604 ; 26   |#define HW_BATT_CTRL_REF_VAL_WIDTH (2)
                            14605 ; 27   |#define HW_BATT_CTRL_RSVD2_WIDTH (2)
                            14606 ; 28   |#define HW_BATT_CTRL_IRQ_EN_EVENT0_WIDTH (1)
                            14607 ; 29   |#define HW_BATT_CTRL_IRQ_EN_EVENT1_WIDTH (1)
                            14608 ; 30   |#define HW_BATT_CTRL_POLARITY_EVENT0_WIDTH (1)
                            14609 ; 31   |#define HW_BATT_CTRL_POLARITY_EVENT1_WIDTH (1)
                            14610 ; 32   |
                            14611 ; 33   |#define HW_BATT_CTRL_INPUT_OFFSET_BITPOS (0)
                            14612 ; 34   |#define HW_BATT_CTRL_HALF_CMP_PWR_BITPOS (8)
                            14613 ; 35   |#define HW_BATT_CTRL_INPUT_DIV2_BITPOS (9)
                            14614 ; 36   |#define HW_BATT_CTRL_CLEAR_BITPOS (10)
                            14615 ; 37   |#define HW_BATT_CTRL_PWD_BITPOS (11)
                            14616 ; 38   |#define HW_BATT_CTRL_CLK_DIV_BITPOS (12)
                            14617 ; 39   |#define HW_BATT_CTRL_REF_VAL_BITPOS (16)
                            14618 ; 40   |
                            14619 ; 41   |#define HW_BATT_CTRL_INPUT_OFFSET_SETMASK (((1<<HW_BATT_CTRL_INPUT_OFFSET_WIDTH)-1)<<HW_BATT_CTRL_INPUT_OFFSET_BITPOS)        
                            14620 ; 42   |#define HW_BATT_CTRL_HALF_CMP_PWR_SETMASK (((1<<HW_BATT_CTRL_HALF_CMP_PWR_WIDTH)-1)<<HW_BATT_CTRL_HALF_CMP_PWR_BITPOS)        
                            14621 ; 43   |#define HW_BATT_CTRL_INPUT_DIV2_SETMASK (((1<<HW_BATT_CTRL_INPUT_DIV2_WIDTH)-1)<<HW_BATT_CTRL_INPUT_DIV2_BITPOS) 
                            14622 ; 44   |#define HW_BATT_CTRL_CLEAR_SETMASK (((1<<HW_BATT_CTRL_CLEAR_WIDTH)-1)<<HW_BATT_CTRL_CLEAR_BITPOS) 
                            14623 ; 45   |#define HW_BATT_CTRL_PWD_SETMASK (((1<<HW_BATT_CTRL_PWD_WIDTH)-1)<<HW_BATT_CTRL_PWD_BITPOS) 
                            14624 ; 46   |#define HW_BATT_CTRL_CLK_DIV_SETMASK (((1<<HW_BATT_CTRL_CLK_DIV_WIDTH)-1)<<HW_BATT_CTRL_CLK_DIV_BITPOS)        
                            14625 ; 47   |#define HW_BATT_CTRL_REF_VAL_SETMASK (((1<<HW_BATT_CTRL_REF_VAL_WIDTH)-1)<<HW_BATT_CTRL_REF_VAL_BITPOS)        
                            14626 ; 48   |
                            14627 ; 49   |#define HW_BATT_CTRL_INPUT_OFFSET_CLRMASK (~(WORD)HW_BATT_CTRL_INPUT_OFFSET_SETMASK)     
                            14628 ; 50   |#define HW_BATT_CTRL_HALF_CMP_PWR_CLRMASK (~(WORD)HW_BATT_CTRL_HALF_CMP_PWR_SETMASK)     
                            14629 ; 51   |#define HW_BATT_CTRL_INPUT_DIV2_CLRMASK (~(WORD)HW_BATT_CTRL_INPUT_DIV2_SETMASK) 
                            14630 ; 52   |#define HW_BATT_CTRL_CLEAR_CLRMASK (~(WORD)HW_BATT_CTRL_CLEAR_SETMASK) 
                            14631 ; 53   |#define HW_BATT_CTRL_PWD_CLRMASK (~(WORD)HW_BATT_CTRL_PWD_SETMASK) 
                            14632 ; 54   |#define HW_BATT_CTRL_CLK_DIV_CLRMASK (~(WORD)HW_BATT_CTRL_CLK_DIV_SETMASK)     
                            14633 ; 55   |#define HW_BATT_CTRL_REF_VAL_CLRMASK (~(WORD)HW_BATT_CTRL_REF_VAL_SETMASK)
                            14634 ; 56   |
                            14635 ; 57   |typedef union               
                            14636 ; 58   |{
                            14637 ; 59   |    struct {
                            14638 ; 60   |        unsigned int INPUT_OFFSET                 : HW_BATT_CTRL_INPUT_OFFSET_WIDTH;
                            14639 ; 61   |        unsigned int RSVD0                        : HW_BATT_CTRL_RSVD0_WIDTH;
                            14640 ; 62   |        unsigned int HALF_CMP_PWR                 : HW_BATT_CTRL_HALF_CMP_PWR_WIDTH;
                            14641 ; 63   |        unsigned int INPUT_DIV2                   : HW_BATT_CTRL_INPUT_DIV2_WIDTH;
                            14642 ; 64   |        unsigned int CLEAR                        : HW_BATT_CTRL_CLEAR_WIDTH;
                            14643 ; 65   |        unsigned int PWD                          : HW_BATT_CTRL_PWD_WIDTH;
                            14644 ; 66   |        unsigned int CLK_DIV                      : HW_BATT_CTRL_CLK_DIV_WIDTH;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  59

M:ADDR CODE           CYCLES LINE SOURCELINE
                            14645 ; 67   |        unsigned int RSVD1                        : HW_BATT_CTRL_RSVD1_WIDTH;
                            14646 ; 68   |        unsigned int REF_VAL                      : HW_BATT_CTRL_REF_VAL_WIDTH;
                            14647 ; 69   |        unsigned int RSVD2                        : HW_BATT_CTRL_RSVD2_WIDTH;
                            14648 ; 70   |                 unsigned int IRQ_EN_EVENT0                               : HW_BATT_CTRL_IRQ_EN_EVENT0_WIDTH;
                            14649 ; 71   |                 unsigned int IRQ_EN_EVENT1                               : HW_BATT_CTRL_IRQ_EN_EVENT1_WIDTH;
                            14650 ; 72   |             unsigned int POLARITY_EVENT0              : HW_BATT_CTRL_POLARITY_EVENT0_WIDTH;
                            14651 ; 73   |                 unsigned int POLARITY_EVENT1              : HW_BATT_CTRL_POLARITY_EVENT1_WIDTH;
                            14652 ; 74   |    } B;
                            14653 ; 75   |   unsigned int I;
                            14654 ; 76   |        unsigned int U;
                            14655 ; 77   |} lradc_ctrl_type;
                            14656 ; 78   |#define HW_BATT_CTRL      (*(volatile lradc_ctrl_type _X*) (HW_LRADC_BASEADDR))    /* Battery LRADC Control Register */
                            14657 ; 79   |
                            14658 ; 80   |
                            14659 ; 81   |/////////////////////////////////////////////////////////////////////////////////
                            14660 ; 82   |//  Battery LRADC Threshold Register (HW_BATT_THRSH) Bit Definitions
                            14661 ; 83   |#define HW_BATT_THRSH_THRESHOLD_EVENT0_WIDTH (9)
                            14662 ; 84   |#define HW_BATT_THRSH_RSVD0_WIDTH (3)
                            14663 ; 85   |#define HW_BATT_THRSH_THRESHOLD_EVENT1_WIDTH (9)
                            14664 ; 86   |#define HW_BATT_THRSH_RSVD1_WIDTH (3)
                            14665 ; 87   |
                            14666 ; 88   |#define HW_BATT_THRSH_THRESHOLD_EVENT0_BITPOS (0)
                            14667 ; 89   |#define HW_BATT_THRSH_THRESHOLD_EVENT1_BITPOS (12)
                            14668 ; 90   |
                            14669 ; 91   |#define HW_BATT_THRSH_THRESHOLD_EVENT0_SETMASK (((1<<HW_BATT_THRSH_THRESHOLD_EVENT0_WIDTH)-1)<<HW_BATT_THRSH_THRESHOLD_EVENT0_BITPOS)        
                            14670 ; 92   |#define HW_BATT_THRSH_THRESHOLD_EVENT1_SETMASK (((1<<HW_BATT_THRSH_THRESHOLD_EVENT1_WIDTH)-1)<<HW_BATT_THRSH_THRESHOLD_EVENT1_BITPOS)        
                            14671 ; 93   |
                            14672 ; 94   |#define HW_BATT_THRSH_THRESHOLD_EVENT0_CLRMASK (~(WORD)HW_BATT_THRSH_THRESHOLD_EVENT0_SETMASK)     
                            14673 ; 95   |#define HW_BATT_THRSH_THRESHOLD_EVENT1_CLRMASK (~(WORD)HW_BATT_THRSH_THRESHOLD_EVENT1_SETMASK)     
                            14674 ; 96   |
                            14675 ; 97   |
                            14676 ; 98   |typedef union               
                            14677 ; 99   |{
                            14678 ; 100  |    struct {
                            14679 ; 101  |        unsigned int THRESHOLD_EVENT0   : HW_BATT_THRSH_THRESHOLD_EVENT0_WIDTH;
                            14680 ; 102  |        unsigned int RSVD0                  : HW_BATT_THRSH_RSVD0_WIDTH;
                            14681 ; 103  |        unsigned int THRESHOLD_EVENT1   : HW_BATT_THRSH_THRESHOLD_EVENT1_WIDTH;
                            14682 ; 104  |        unsigned int RSVD1              : HW_BATT_THRSH_RSVD1_WIDTH;
                            14683 ; 105  |    } B;
                            14684 ; 106  |    unsigned int I;
                            14685 ; 107  |} lradc_thrsh_type;
                            14686 ; 108  |#define HW_BATT_THRSH      (*(volatile lradc_thrsh_type _X*) (HW_LRADC_BASEADDR+1))    /* Battery LRADC Threshold Register */
                            14687 ; 109  |
                            14688 ; 110  |
                            14689 ; 111  |/////////////////////////////////////////////////////////////////////////////////
                            14690 ; 112  |//  Battery LRADC Result Register (HW_BATT_RESULT) Bit Definitions
                            14691 ; 113  |#define HW_BATT_RESULT_EQ_EVENT1_WIDTH (1)
                            14692 ; 114  |#define HW_BATT_RESULT_EQ_EVENT0_WIDTH (1)
                            14693 ; 115  |#define HW_BATT_RESULT_GT_EVENT1_WIDTH (1)
                            14694 ; 116  |#define HW_BATT_RESULT_GT_EVENT0_WIDTH (1)
                            14695 ; 117  |#define HW_BATT_RESULT_LT_EVENT1_WIDTH (1)
                            14696 ; 118  |#define HW_BATT_RESULT_LT_EVENT0_WIDTH (1)
                            14697 ; 119  |#define HW_BATT_RESULT_RSVD0_WIDTH (2)
                            14698 ; 120  |#define HW_BATT_RESULT_DATA_OUT_WIDTH (9)
                            14699 ; 121  |#define HW_BATT_RESULT_RSVD1_WIDTH (3)
                            14700 ; 122  |#define HW_BATT_RESULT_IRQ_EVENT0_WIDTH (1)
                            14701 ; 123  |#define HW_BATT_RESULT_IRQ_EVENT1_WIDTH (1)
                            14702 ; 124  |#define HW_BATT_RESULT_RSVD2_WIDTH (2)
                            14703 ; 125  |
                            14704 ; 126  |#define HW_BATT_RESULT_EQ_EVENT1_BITPOS (0)
                            14705 ; 127  |#define HW_BATT_RESULT_EQ_EVENT0_BITPOS (1)
                            14706 ; 128  |#define HW_BATT_RESULT_GT_EVENT1_BITPOS (2)
                            14707 ; 129  |#define HW_BATT_RESULT_GT_EVENT0_BITPOS (3)
                            14708 ; 130  |#define HW_BATT_RESULT_LT_EVENT1_BITPOS (4)
                            14709 ; 131  |#define HW_BATT_RESULT_LT_EVENT0_BITPOS (5)
                            14710 ; 132  |#define HW_BATT_RESULT_RSVD0_BITPOS (6)
                            14711 ; 133  |#define HW_BATT_RESULT_DATA_OUT_BITPOS (8)
                            14712 ; 134  |#define HW_BATT_RESULT_RSVD1_BITPOS (17)
                            14713 ; 135  |#define HW_BATT_RESULT_IRQ_EVENT0_BITPOS (20)
                            14714 ; 136  |#define HW_BATT_RESULT_IRQ_EVENT1_BITPOS (21)
                            14715 ; 137  |#define HW_BATT_RESULT_RSVD2_BITPOS (22)
                            14716 ; 138  |
                            14717 ; 139  |
                            14718 ; 140  |
                            14719 ; 141  |#define HW_BATT_RESULT_EQ_EVENT1_SETMASK (((1<<HW_BATT_RESULT_EQ_EVENT1_WIDTH)-1)<<HW_BATT_RESULT_EQ_EVENT1_BITPOS)
                            14720 ; 142  |#define HW_BATT_RESULT_EQ_EVENT0_SETMASK (((1<<HW_BATT_RESULT_EQ_EVENT0_WIDTH)-1)<<HW_BATT_RESULT_EQ_EVENT0_BITPOS)
                            14721 ; 143  |#define HW_BATT_RESULT_GT_EVENT1_SETMASK (((1<<HW_BATT_RESULT_GT_EVENT1_WIDTH)-1)<<HW_BATT_RESULT_GT_EVENT1_BITPOS)
                            14722 ; 144  |#define HW_BATT_RESULT_GT_EVENT0_SETMASK (((1<<HW_BATT_RESULT_GT_EVENT0_WIDTH)-1)<<HW_BATT_RESULT_GT_EVENT0_BITPOS)
                            14723 ; 145  |#define HW_BATT_RESULT_LT_EVENT1_SETMASK (((1<<HW_BATT_RESULT_LT_EVENT1_WIDTH)-1)<<HW_BATT_RESULT_LT_EVENT1_BITPOS)
                            14724 ; 146  |#define HW_BATT_RESULT_LT_EVENT0_SETMASK (((1<<HW_BATT_RESULT_LT_EVENT0_WIDTH)-1)<<HW_BATT_RESULT_LT_EVENT0_BITPOS)
                            14725 ; 147  |#define HW_BATT_RESULT_RSVD0_SETMASK (((1<<HW_BATT_RESULT_RSVD0_WIDTH)-1)<<HW_BATT_RESULT_RSVD0_BITPOS)
                            14726 ; 148  |#define HW_BATT_RESULT_DATA_OUT_SETMASK (((1<<HW_BATT_RESULT_DATA_OUT_WIDTH)-1)<<HW_BATT_RESULT_DATA_OUT_BITPOS)
                            14727 ; 149  |#define HW_BATT_RESULT_RSVD1_SETMASK (((1<<HW_BATT_RESULT_RSVD1_WIDTH)-1)<<HW_BATT_RESULT_RSVD1_BITPOS)
                            14728 ; 150  |#define HW_BATT_RESULT_IRQ_EVENT0_SETMASK (((1<<HW_BATT_RESULT_IRQ_EVENT0_WIDTH)-1)<<HW_BATT_RESULT_IRQ_EVENT0_BITPOS)
                            14729 ; 151  |#define HW_BATT_RESULT_IRQ_EVENT1_SETMASK (((1<<HW_BATT_RESULT_IRQ_EVENT1_WIDTH)-1)<<HW_BATT_RESULT_IRQ_EVENT1_BITPOS)
                            14730 ; 152  |#define HW_BATT_RESULT_RSVD2_SETMASK (((1<<HW_BATT_RESULT_RSVD2_WIDTH)-1)<<HW_BATT_RESULT_RSVD2_BITPOS)
                            14731 ; 153  |
                            14732 ; 154  |
                            14733 ; 155  |#define HW_BATT_RESULT_EQ_EVENT1_CLRMASK (~(WORD)HW_BATT_RESULT_EQ_EVENT1_SETMASK)
                            14734 ; 156  |#define HW_BATT_RESULT_EQ_EVENT0_CLRMASK (~(WORD)HW_BATT_RESULT_EQ_EVENT0_SETMASK)
                            14735 ; 157  |#define HW_BATT_RESULT_GT_EVENT1_CLRMASK (~(WORD)HW_BATT_RESULT_GT_EVENT1_SETMASK)
                            14736 ; 158  |#define HW_BATT_RESULT_GT_EVENT0_CLRMASK (~(WORD)HW_BATT_RESULT_GT_EVENT0_SETMASK)
                            14737 ; 159  |#define HW_BATT_RESULT_LT_EVENT1_CLRMASK (~(WORD)HW_BATT_RESULT_LT_EVENT1_SETMASK)
                            14738 ; 160  |#define HW_BATT_RESULT_LT_EVENT0_CLRMASK (~(WORD)HW_BATT_RESULT_LT_EVENT0_SETMASK)
                            14739 ; 161  |#define HW_BATT_RESULT_RSVD0_CLRMASK (~(WORD)HW_BATT_RESULT_RSVD0_SETMASK)
                            14740 ; 162  |#define HW_BATT_RESULT_DATA_OUT_CLRMASK (~(WORD)HW_BATT_RESULT_DATA_OUT_SETMASK)
                            14741 ; 163  |#define HW_BATT_RESULT_RSVD1_CLRMASK (~(WORD)HW_BATT_RESULT_RSVD1_SETMASK)
                            14742 ; 164  |#define HW_BATT_RESULT_IRQ_EVENT0_CLRMASK (~(WORD)HW_BATT_RESULT_IRQ_EVENT0_SETMASK)
                            14743 ; 165  |#define HW_BATT_RESULT_IRQ_EVENT1_CLRMASK (~(WORD)HW_BATT_RESULT_IRQ_EVENT1_SETMASK)
                            14744 ; 166  |#define HW_BATT_RESULT_RSVD2_CLRMASK (~(WORD)HW_BATT_RESULT_RSVD2_SETMASK)
                            14745 ; 167  |
                            14746 ; 168  |typedef union               
                            14747 ; 169  |{
                            14748 ; 170  |    struct {
                            14749 ; 171  |        unsigned int EQ_EVENT1                  : HW_BATT_RESULT_EQ_EVENT1_WIDTH;
                            14750 ; 172  |        unsigned int EQ_EVENT0                  : HW_BATT_RESULT_EQ_EVENT0_WIDTH;
                            14751 ; 173  |        unsigned int GT_EVENT1                  : HW_BATT_RESULT_GT_EVENT1_WIDTH;
                            14752 ; 174  |        unsigned int GT_EVENT0                  : HW_BATT_RESULT_GT_EVENT0_WIDTH;
                            14753 ; 175  |        unsigned int LT_EVENT1                  : HW_BATT_RESULT_LT_EVENT1_WIDTH;
                            14754 ; 176  |        unsigned int LT_EVENT0                  : HW_BATT_RESULT_LT_EVENT0_WIDTH;
                            14755 ; 177  |        unsigned int RSVD0                     : HW_BATT_RESULT_RSVD0_WIDTH;
                            14756 ; 178  |        unsigned int DATA_OUT                  : HW_BATT_RESULT_DATA_OUT_WIDTH;
                            14757 ; 179  |        unsigned int RSVD1                     : HW_BATT_RESULT_RSVD1_WIDTH;
                            14758 ; 180  |                 unsigned int IRQ_EVENT0                                : HW_BATT_RESULT_IRQ_EVENT0_WIDTH;
                            14759 ; 181  |                 unsigned int IRQ_EVENT1                                : HW_BATT_RESULT_IRQ_EVENT1_WIDTH;                      
                            14760 ; 182  |                 unsigned int RSVD2                                         : HW_BATT_RESULT_RSVD2_WIDTH;
                            14761 ; 183  |    } B;
                            14762 ; 184  |    unsigned int I;
                            14763 ; 185  |} lradc_result_type;
                            14764 ; 186  |#define HW_BATT_RESULT      (*(volatile lradc_result_type _X*) (HW_LRADC_BASEADDR+2))    /* Battery LRADC Result Register */
                            14765 ; 187  |
                            14766 ; 188  |
                            14767 ; 189  |
                            14768 ; 190  |/////////////////////////////////////////////////////////////////////////////////
                            14769 ; 191  |//  LRADC1 Control Register (HW_LRADC1_CTRL) Bit Definitions
                            14770 ; 192  |#define HW_LRADC1_CTRL_INPUT_OFFSET_WIDTH (7)
                            14771 ; 193  |#define HW_LRADC1_CTRL_RSVD0_WIDTH (1)
                            14772 ; 194  |#define HW_LRADC1_CTRL_HALF_CMP_PWR_WIDTH (1)
                            14773 ; 195  |#define HW_LRADC1_CTRL_INPUT_DIV2_WIDTH (1)
                            14774 ; 196  |#define HW_LRADC1_CTRL_CLEAR_WIDTH (1)
                            14775 ; 197  |#define HW_LRADC1_CTRL_PWD_WIDTH (1)
                            14776 ; 198  |#define HW_LRADC1_CTRL_CLK_DIV_WIDTH (2)
                            14777 ; 199  |#define HW_LRADC1_CTRL_RSVD1_WIDTH (2)
                            14778 ; 200  |#define HW_LRADC1_CTRL_REF_VAL_WIDTH (2)
                            14779 ; 201  |#define HW_LRADC1_CTRL_RSVD2_WIDTH (6)
                            14780 ; 202  |
                            14781 ; 203  |#define HW_LRADC1_CTRL_INPUT_OFFSET_BITPOS (0)
                            14782 ; 204  |#define HW_LRADC1_CTRL_HALF_CMP_PWR_BITPOS (8)
                            14783 ; 205  |#define HW_LRADC1_CTRL_INPUT_DIV2_BITPOS (9)
                            14784 ; 206  |#define HW_LRADC1_CTRL_CLEAR_BITPOS (10)
                            14785 ; 207  |#define HW_LRADC1_CTRL_PWD_BITPOS (11)
                            14786 ; 208  |#define HW_LRADC1_CTRL_CLK_DIV_BITPOS (12)
                            14787 ; 209  |#define HW_LRADC1_CTRL_REF_VAL_BITPOS (16)
                            14788 ; 210  |
                            14789 ; 211  |#define HW_LRADC1_CTRL_INPUT_OFFSET_SETMASK (((1<<HW_LRADC1_CTRL_INPUT_OFFSET_WIDTH)-1)<<HW_LRADC1_CTRL_INPUT_OFFSET_BITPOS)        
                            14790 ; 212  |#define HW_LRADC1_CTRL_HALF_CMP_PWR_SETMASK (((1<<HW_LRADC1_CTRL_HALF_CMP_PWR_WIDTH)-1)<<HW_LRADC1_CTRL_HALF_CMP_PWR_BITPOS)        
                            14791 ; 213  |#define HW_LRADC1_CTRL_INPUT_DIV2_SETMASK (((1<<HW_LRADC1_CTRL_INPUT_DIV2_WIDTH)-1)<<HW_LRADC1_CTRL_INPUT_DIV2_BITPOS) 
                            14792 ; 214  |#define HW_LRADC1_CTRL_CLEAR_SETMASK (((1<<HW_LRADC1_CTRL_CLEAR_WIDTH)-1)<<HW_LRADC1_CTRL_CLEAR_BITPOS) 
                            14793 ; 215  |#define HW_LRADC1_CTRL_PWD_SETMASK (((1<<HW_LRADC1_CTRL_PWD_WIDTH)-1)<<HW_LRADC1_CTRL_PWD_BITPOS) 
                            14794 ; 216  |#define HW_LRADC1_CTRL_CLK_DIV_SETMASK (((1<<HW_LRADC1_CTRL_CLK_DIV_WIDTH)-1)<<HW_LRADC1_CTRL_CLK_DIV_BITPOS)        
                            14795 ; 217  |#define HW_LRADC1_CTRL_REF_VAL_SETMASK (((1<<HW_LRADC1_CTRL_REF_VAL_WIDTH)-1)<<HW_LRADC1_CTRL_REF_VAL_BITPOS)        
                            14796 ; 218  |
                            14797 ; 219  |#define HW_LRADC1_CTRL_INPUT_OFFSET_CLRMASK (~(WORD)HW_LRADC1_CTRL_INPUT_OFFSET_SETMASK)     
                            14798 ; 220  |#define HW_LRADC1_CTRL_HALF_CMP_PWR_CLRMASK (~(WORD)HW_LRADC1_CTRL_HALF_CMP_PWR_SETMASK)     
                            14799 ; 221  |#define HW_LRADC1_CTRL_INPUT_DIV2_CLRMASK (~(WORD)HW_LRADC1_CTRL_INPUT_DIV2_SETMASK) 
                            14800 ; 222  |#define HW_LRADC1_CTRL_CLEAR_CLRMASK (~(WORD)HW_LRADC1_CTRL_CLEAR_SETMASK) 
                            14801 ; 223  |#define HW_LRADC1_CTRL_PWD_CLRMASK (~(WORD)HW_LRADC1_CTRL_PWD_SETMASK) 
                            14802 ; 224  |#define HW_LRADC1_CTRL_CLK_DIV_CLRMASK (~(WORD)HW_LRADC1_CTRL_CLK_DIV_SETMASK)     
                            14803 ; 225  |#define HW_LRADC1_CTRL_REF_VAL_CLRMASK (~(WORD)HW_LRADC1_CTRL_REF_VAL_SETMASK)     
                            14804 ; 226  |
                            14805 ; 227  |#define HW_LRADC1_CTRL      (*(volatile lradc_ctrl_type _X*) (HW_LRADC_BASEADDR+3))    /* LRADC1 Control Register */
                            14806 ; 228  |
                            14807 ; 229  |
                            14808 ; 230  |
                            14809 ; 231  |/////////////////////////////////////////////////////////////////////////////////
                            14810 ; 232  |//  LRADC1 Threshold Register (HW_LRADC1_THRSH) Bit Definitions
                            14811 ; 233  |#define HW_LRADC1_THRSH_MIN_THRESHOLD_WIDTH (9)
                            14812 ; 234  |#define HW_LRADC1_THRSH_RSVD0_WIDTH (3)
                            14813 ; 235  |#define HW_LRADC1_THRSH_MAX_THRESHOLD_WIDTH (9)
                            14814 ; 236  |#define HW_LRADC1_THRSH_RSVD1_WIDTH (3)
                            14815 ; 237  |
                            14816 ; 238  |#define HW_LRADC1_THRSH_MIN_THRESHOLD_BITPOS (0)
                            14817 ; 239  |#define HW_LRADC1_THRSH_MAX_THRESHOLD_BITPOS (12)
                            14818 ; 240  |
                            14819 ; 241  |#define HW_LRADC1_THRSH_MIN_THRESHOLD_SETMASK (((1<<HW_LRADC1_THRSH_MIN_THRESHOLD_WIDTH)-1)<<HW_LRADC1_THRSH_MIN_THRESHOLD_BITPOS)        
                            14820 ; 242  |#define HW_LRADC1_THRSH_MAX_THRESHOLD_SETMASK (((1<<HW_LRADC1_THRSH_MAX_THRESHOLD_WIDTH)-1)<<HW_LRADC1_THRSH_MAX_THRESHOLD_BITPOS)        
                            14821 ; 243  |
                            14822 ; 244  |#define HW_LRADC1_THRSH_MIN_THRESHOLD_CLRMASK (~(WORD)HW_LRADC1_THRSH_MIN_THRESHOLD_SETMASK)     
                            14823 ; 245  |#define HW_LRADC1_THRSH_MAX_THRESHOLD_CLRMASK (~(WORD)HW_LRADC1_THRSH_MAX_THRESHOLD_SETMASK)     
                            14824 ; 246  |
                            14825 ; 247  |#define HW_LRADC1_THRSH      (*(volatile lradc_thrsh_type _X*) (HW_LRADC_BASEADDR+4))    /* LRADC1 Threshold Register */
                            14826 ; 248  |
                            14827 ; 249  |/////////////////////////////////////////////////////////////////////////////////
                            14828 ; 250  |//  LRADC1 Result Register (HW_LRADC1_RESULT) Bit Definitions
                            14829 ; 251  |#define HW_LRADC1_RESULT_EQ_EVENT1_WIDTH (1)
                            14830 ; 252  |#define HW_LRADC1_RESULT_EQ_EVENT0_WIDTH (1)
                            14831 ; 253  |#define HW_LRADC1_RESULT_GT_EVENT1_WIDTH (1)
                            14832 ; 254  |#define HW_LRADC1_RESULT_GT_EVENT0_WIDTH (1)
                            14833 ; 255  |#define HW_LRADC1_RESULT_LT_EVENT1_WIDTH (1)
                            14834 ; 256  |#define HW_LRADC1_RESULT_LT_EVENT0_WIDTH (1)
                            14835 ; 257  |#define HW_LRADC1_RESULT_RSVD0_WIDTH (2)
                            14836 ; 258  |#define HW_LRADC1_RESULT_DATA_OUT_WIDTH (9)
                            14837 ; 259  |#define HW_LRADC1_RESULT_RSVD1_WIDTH (3)
                            14838 ; 260  |#define HW_LRADC1_RESULT_IRQ_EVENT0_WIDTH (1)
                            14839 ; 261  |#define HW_LRADC1_RESULT_IRQ_EVENT1_WIDTH (1)
                            14840 ; 262  |#define HW_LRADC1_RESULT_RSVD2_WIDTH (2)
                            14841 ; 263  |
                            14842 ; 264  |#define HW_LRADC1_RESULT_EQ_EVENT1_BITPOS (0)
                            14843 ; 265  |#define HW_LRADC1_RESULT_EQ_EVENT0_BITPOS (1)
                            14844 ; 266  |#define HW_LRADC1_RESULT_GT_EVENT1_BITPOS (2)
                            14845 ; 267  |#define HW_LRADC1_RESULT_GT_EVENT0_BITPOS (3)
                            14846 ; 268  |#define HW_LRADC1_RESULT_LT_EVENT1_BITPOS (4)
                            14847 ; 269  |#define HW_LRADC1_RESULT_LT_EVENT0_BITPOS (5)
                            14848 ; 270  |#define HW_LRADC1_RESULT_RSVD0_BITPOS (6)
                            14849 ; 271  |#define HW_LRADC1_RESULT_DATA_OUT_BITPOS (8)
                            14850 ; 272  |#define HW_LRADC1_RESULT_RSVD1_BITPOS (17)
                            14851 ; 273  |#define HW_LRADC1_RESULT_IRQ_EVENT0_BITPOS (20)
                            14852 ; 274  |#define HW_LRADC1_RESULT_IRQ_EVENT1_BITPOS (21)
                            14853 ; 275  |#define HW_LRADC1_RESULT_RSVD2_BITPOS (22)
                            14854 ; 276  |
                            14855 ; 277  |#define HW_LRADC1_RESULT_EQ_EVENT1_SETMASK (((1<<HW_LRADC1_RESULT_EQ_EVENT1_WIDTH)-1)<<HW_LRADC1_RESULT_EQ_EVENT1_BITPOS)
                            14856 ; 278  |#define HW_LRADC1_RESULT_EQ_EVENT0_SETMASK (((1<<HW_LRADC1_RESULT_EQ_EVENT0_WIDTH)-1)<<HW_LRADC1_RESULT_EQ_EVENT0_BITPOS)
                            14857 ; 279  |#define HW_LRADC1_RESULT_GT_EVENT1_SETMASK (((1<<HW_LRADC1_RESULT_GT_EVENT1_WIDTH)-1)<<HW_LRADC1_RESULT_GT_EVENT1_BITPOS)
                            14858 ; 280  |#define HW_LRADC1_RESULT_GT_EVENT0_SETMASK (((1<<HW_LRADC1_RESULT_GT_EVENT0_WIDTH)-1)<<HW_LRADC1_RESULT_GT_EVENT0_BITPOS)
                            14859 ; 281  |#define HW_LRADC1_RESULT_LT_EVENT1_SETMASK (((1<<HW_LRADC1_RESULT_LT_EVENT1_WIDTH)-1)<<HW_LRADC1_RESULT_LT_EVENT1_BITPOS)
                            14860 ; 282  |#define HW_LRADC1_RESULT_LT_EVENT0_SETMASK (((1<<HW_LRADC1_RESULT_LT_EVENT0_WIDTH)-1)<<HW_LRADC1_RESULT_LT_EVENT0_BITPOS)
                            14861 ; 283  |#define HW_LRADC1_RESULT_RSVD0_SETMASK (((1<<HW_LRADC1_RESULT_RSVD0_WIDTH)-1)<<HW_LRADC1_RESULT_RSVD0_BITPOS)
                            14862 ; 284  |#define HW_LRADC1_RESULT_DATA_OUT_SETMASK (((1<<HW_LRADC1_RESULT_DATA_OUT_WIDTH)-1)<<HW_LRADC1_RESULT_DATA_OUT_BITPOS)
                            14863 ; 285  |#define HW_LRADC1_RESULT_RSVD1_SETMASK (((1<<HW_LRADC1_RESULT_RSVD1_WIDTH)-1)<<HW_LRADC1_RESULT_RSVD1_BITPOS)
                            14864 ; 286  |#define HW_LRADC1_RESULT_IRQ_EVENT0_SETMASK (((1<<HW_LRADC1_RESULT_IRQ_EVENT0_WIDTH)-1)<<HW_LRADC1_RESULT_IRQ_EVENT0_BITPOS)
                            14865 ; 287  |#define HW_LRADC1_RESULT_IRQ_EVENT1_SETMASK (((1<<HW_LRADC1_RESULT_IRQ_EVENT1_WIDTH)-1)<<HW_LRADC1_RESULT_IRQ_EVENT1_BITPOS)
                            14866 ; 288  |#define HW_LRADC1_RESULT_RSVD2_SETMASK (((1<<HW_LRADC1_RESULT_RSVD2_WIDTH)-1)<<HW_LRADC1_RESULT_RSVD2_BITPOS)
                            14867 ; 289  |
                            14868 ; 290  |
                            14869 ; 291  |#define HW_LRADC1_RESULT_EQ_EVENT1_CLRMASK (~(WORD)HW_LRADC1_RESULT_EQ_EVENT1_SETMASK)
                            14870 ; 292  |#define HW_LRADC1_RESULT_EQ_EVENT0_CLRMASK (~(WORD)HW_LRADC1_RESULT_EQ_EVENT0_SETMASK)
                            14871 ; 293  |#define HW_LRADC1_RESULT_GT_EVENT1_CLRMASK (~(WORD)HW_LRADC1_RESULT_GT_EVENT1_SETMASK)
                            14872 ; 294  |#define HW_LRADC1_RESULT_GT_EVENT0_CLRMASK (~(WORD)HW_LRADC1_RESULT_GT_EVENT0_SETMASK)
                            14873 ; 295  |#define HW_LRADC1_RESULT_LT_EVENT1_CLRMASK (~(WORD)HW_LRADC1_RESULT_LT_EVENT1_SETMASK)
                            14874 ; 296  |#define HW_LRADC1_RESULT_LT_EVENT0_CLRMASK (~(WORD)HW_LRADC1_RESULT_LT_EVENT0_SETMASK)
                            14875 ; 297  |#define HW_LRADC1_RESULT_RSVD0_CLRMASK (~(WORD)HW_LRADC1_RESULT_RSVD0_SETMASK)
                            14876 ; 298  |#define HW_LRADC1_RESULT_DATA_OUT_CLRMASK (~(WORD)HW_LRADC1_RESULT_DATA_OUT_SETMASK)
                            14877 ; 299  |#define HW_LRADC1_RESULT_RSVD1_CLRMASK (~(WORD)HW_LRADC1_RESULT_RSVD1_SETMASK)
                            14878 ; 300  |#define HW_LRADC1_RESULT_IRQ_EVENT0_CLRMASK (~(WORD)HW_LRADC1_RESULT_IRQ_EVENT0_SETMASK)
                            14879 ; 301  |#define HW_LRADC1_RESULT_IRQ_EVENT1_CLRMASK (~(WORD)HW_LRADC1_RESULT_IRQ_EVENT1_SETMASK)
                            14880 ; 302  |#define HW_LRADC1_RESULT_RSVD2_CLRMASK (~(WORD)HW_LRADC1_RESULT_RSVD2_SETMASK)
                            14881 ; 303  |
                            14882 ; 304  |#define HW_LRADC1_RESULT      (*(volatile lradc_result_type _X*) (HW_LRADC_BASEADDR+5))    /* LRADC1 Result Register */
                            14883 ; 305  |
                            14884 ; 306  |/////////////////////////////////////////////////////////////////////////////////
                            14885 ; 307  |//  LRADC2_CTRL Control Register (HW_LRADC2_CTRL_CTRL) Bit Definitions
                            14886 ; 308  |#define HW_LRADC2_CTRL_CTRL_INPUT_OFFSET_WIDTH (7)
                            14887 ; 309  |#define HW_LRADC2_CTRL_CTRL_RSVD0_WIDTH (1)
                            14888 ; 310  |#define HW_LRADC2_CTRL_CTRL_HALF_CMP_PWR_WIDTH (1)
                            14889 ; 311  |#define HW_LRADC2_CTRL_CTRL_INPUT_DIV2_WIDTH (1)
                            14890 ; 312  |#define HW_LRADC2_CTRL_CTRL_CLEAR_WIDTH (1)
                            14891 ; 313  |#define HW_LRADC2_CTRL_CTRL_PWD_WIDTH (1)
                            14892 ; 314  |#define HW_LRADC2_CTRL_CTRL_CLK_DIV_WIDTH (2)
                            14893 ; 315  |#define HW_LRADC2_CTRL_CTRL_RSVD1_WIDTH (2)
                            14894 ; 316  |#define HW_LRADC2_CTRL_CTRL_REF_VAL_WIDTH (2)
                            14895 ; 317  |#define HW_LRADC2_CTRL_CTRL_RSVD2_WIDTH (6)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  60

M:ADDR CODE           CYCLES LINE SOURCELINE
                            14896 ; 318  |
                            14897 ; 319  |#define HW_LRADC2_CTRL_CTRL_INPUT_OFFSET_BITPOS (0)
                            14898 ; 320  |#define HW_LRADC2_CTRL_CTRL_HALF_CMP_PWR_BITPOS (8)
                            14899 ; 321  |#define HW_LRADC2_CTRL_CTRL_INPUT_DIV2_BITPOS (9)
                            14900 ; 322  |#define HW_LRADC2_CTRL_CTRL_CLEAR_BITPOS (10)
                            14901 ; 323  |#define HW_LRADC2_CTRL_CTRL_PWD_BITPOS (11)
                            14902 ; 324  |#define HW_LRADC2_CTRL_CTRL_CLK_DIV_BITPOS (12)
                            14903 ; 325  |#define HW_LRADC2_CTRL_CTRL_REF_VAL_BITPOS (16)
                            14904 ; 326  |
                            14905 ; 327  |#define HW_LRADC2_CTRL_CTRL_INPUT_OFFSET_SETMASK (((1<<HW_LRADC2_CTRL_CTRL_INPUT_OFFSET_WIDTH)-1)<<HW_LRADC2_CTRL_CTRL_INPUT_OFFSET_BITPOS)        
                            14906 ; 328  |#define HW_LRADC2_CTRL_CTRL_HALF_CMP_PWR_SETMASK (((1<<HW_LRADC2_CTRL_CTRL_HALF_CMP_PWR_WIDTH)-1)<<HW_LRADC2_CTRL_CTRL_HALF_CMP_PWR_BITPOS)        
                            14907 ; 329  |#define HW_LRADC2_CTRL_CTRL_INPUT_DIV2_SETMASK (((1<<HW_LRADC2_CTRL_CTRL_INPUT_DIV2_WIDTH)-1)<<HW_LRADC2_CTRL_CTRL_INPUT_DIV2_BITPOS) 
                            14908 ; 330  |#define HW_LRADC2_CTRL_CTRL_CLEAR_SETMASK (((1<<HW_LRADC2_CTRL_CTRL_CLEAR_WIDTH)-1)<<HW_LRADC2_CTRL_CTRL_CLEAR_BITPOS) 
                            14909 ; 331  |#define HW_LRADC2_CTRL_CTRL_PWD_SETMASK (((1<<HW_LRADC2_CTRL_CTRL_PWD_WIDTH)-1)<<HW_LRADC2_CTRL_CTRL_PWD_BITPOS) 
                            14910 ; 332  |#define HW_LRADC2_CTRL_CTRL_CLK_DIV_SETMASK (((1<<HW_LRADC2_CTRL_CTRL_CLK_DIV_WIDTH)-1)<<HW_LRADC2_CTRL_CTRL_CLK_DIV_BITPOS)        
                            14911 ; 333  |#define HW_LRADC2_CTRL_CTRL_REF_VAL_SETMASK (((1<<HW_LRADC2_CTRL_CTRL_REF_VAL_WIDTH)-1)<<HW_LRADC2_CTRL_CTRL_REF_VAL_BITPOS)        
                            14912 ; 334  |
                            14913 ; 335  |#define HW_LRADC2_CTRL_CTRL_INPUT_OFFSET_CLRMASK (~(WORD)HW_LRADC2_CTRL_CTRL_INPUT_OFFSET_SETMASK)     
                            14914 ; 336  |#define HW_LRADC2_CTRL_CTRL_HALF_CMP_PWR_CLRMASK (~(WORD)HW_LRADC2_CTRL_CTRL_HALF_CMP_PWR_SETMASK)     
                            14915 ; 337  |#define HW_LRADC2_CTRL_CTRL_INPUT_DIV2_CLRMASK (~(WORD)HW_LRADC2_CTRL_CTRL_INPUT_DIV2_SETMASK) 
                            14916 ; 338  |#define HW_LRADC2_CTRL_CTRL_CLEAR_CLRMASK (~(WORD)HW_LRADC2_CTRL_CTRL_CLEAR_SETMASK) 
                            14917 ; 339  |#define HW_LRADC2_CTRL_CTRL_PWD_CLRMASK (~(WORD)HW_LRADC2_CTRL_CTRL_PWD_SETMASK) 
                            14918 ; 340  |#define HW_LRADC2_CTRL_CTRL_CLK_DIV_CLRMASK (~(WORD)HW_LRADC2_CTRL_CTRL_CLK_DIV_SETMASK)     
                            14919 ; 341  |#define HW_LRADC2_CTRL_CTRL_REF_VAL_CLRMASK (~(WORD)HW_LRADC2_CTRL_CTRL_REF_VAL_SETMASK)     
                            14920 ; 342  |
                            14921 ; 343  |
                            14922 ; 344  |#define HW_LRADC2_CTRL      (*(volatile lradc_ctrl_type _X*) (HW_LRADC_BASEADDR+6))    /* LRADC2_CTRL Control Register */
                            14923 ; 345  |
                            14924 ; 346  |
                            14925 ; 347  |
                            14926 ; 348  |/////////////////////////////////////////////////////////////////////////////////
                            14927 ; 349  |//  LRADC2 Threshold Register (HW_LRADC2_THRSH) Bit Definitions
                            14928 ; 350  |#define HW_LRADC2_THRSH_MIN_THRESHOLD_WIDTH (9)
                            14929 ; 351  |#define HW_LRADC2_THRSH_RSVD0_WIDTH (3)
                            14930 ; 352  |#define HW_LRADC2_THRSH_MAX_THRESHOLD_WIDTH (9)
                            14931 ; 353  |#define HW_LRADC2_THRSH_RSVD1_WIDTH (3)
                            14932 ; 354  |
                            14933 ; 355  |#define HW_LRADC2_THRSH_MIN_THRESHOLD_BITPOS (0)
                            14934 ; 356  |#define HW_LRADC2_THRSH_MAX_THRESHOLD_BITPOS (12)
                            14935 ; 357  |
                            14936 ; 358  |#define HW_LRADC2_THRSH_MIN_THRESHOLD_SETMASK (((1<<HW_LRADC2_THRSH_MIN_THRESHOLD_WIDTH)-1)<<HW_LRADC2_THRSH_MIN_THRESHOLD_BITPOS)        
                            14937 ; 359  |#define HW_LRADC2_THRSH_MAX_THRESHOLD_SETMASK (((1<<HW_LRADC2_THRSH_MAX_THRESHOLD_WIDTH)-1)<<HW_LRADC2_THRSH_MAX_THRESHOLD_BITPOS)        
                            14938 ; 360  |
                            14939 ; 361  |#define HW_LRADC2_THRSH_MIN_THRESHOLD_CLRMASK (~(WORD)HW_LRADC2_THRSH_MIN_THRESHOLD_SETMASK)     
                            14940 ; 362  |#define HW_LRADC2_THRSH_MAX_THRESHOLD_CLRMASK (~(WORD)HW_LRADC2_THRSH_MAX_THRESHOLD_SETMASK)     
                            14941 ; 363  |
                            14942 ; 364  |#define HW_LRADC2_THRSH      (*(volatile lradc_thrsh_type _X*) (HW_LRADC_BASEADDR+7))    /* LRADC2 Threshold Register */
                            14943 ; 365  |
                            14944 ; 366  |
                            14945 ; 367  |
                            14946 ; 368  |/////////////////////////////////////////////////////////////////////////////////
                            14947 ; 369  |//  LRADC2 Result Register (HW_LRADC2_RESULT) Bit Definitions
                            14948 ; 370  |#define HW_LRADC2_RESULT_EQ_EVENT1_WIDTH (1)
                            14949 ; 371  |#define HW_LRADC2_RESULT_EQ_EVENT0_WIDTH (1)
                            14950 ; 372  |#define HW_LRADC2_RESULT_GT_EVENT1_WIDTH (1)
                            14951 ; 373  |#define HW_LRADC2_RESULT_GT_EVENT0_WIDTH (1)
                            14952 ; 374  |#define HW_LRADC2_RESULT_LT_EVENT1_WIDTH (1)
                            14953 ; 375  |#define HW_LRADC2_RESULT_LT_EVENT0_WIDTH (1)
                            14954 ; 376  |#define HW_LRADC2_RESULT_RSVD0_WIDTH (2)
                            14955 ; 377  |#define HW_LRADC2_RESULT_DATA_OUT_WIDTH (9)
                            14956 ; 378  |#define HW_LRADC2_RESULT_RSVD1_WIDTH (3)
                            14957 ; 379  |#define HW_LRADC2_RESULT_IRQ_EVENT0_WIDTH (1)
                            14958 ; 380  |#define HW_LRADC2_RESULT_IRQ_EVENT1_WIDTH (1)
                            14959 ; 381  |#define HW_LRADC2_RESULT_RSVD2_WIDTH (2)
                            14960 ; 382  |
                            14961 ; 383  |#define HW_LRADC2_RESULT_EQ_EVENT1_BITPOS (0)
                            14962 ; 384  |#define HW_LRADC2_RESULT_EQ_EVENT0_BITPOS (1)
                            14963 ; 385  |#define HW_LRADC2_RESULT_GT_EVENT1_BITPOS (2)
                            14964 ; 386  |#define HW_LRADC2_RESULT_GT_EVENT0_BITPOS (3)
                            14965 ; 387  |#define HW_LRADC2_RESULT_LT_EVENT1_BITPOS (4)
                            14966 ; 388  |#define HW_LRADC2_RESULT_LT_EVENT0_BITPOS (5)
                            14967 ; 389  |#define HW_LRADC2_RESULT_RSVD0_BITPOS (6)
                            14968 ; 390  |#define HW_LRADC2_RESULT_DATA_OUT_BITPOS (8)
                            14969 ; 391  |#define HW_LRADC2_RESULT_RSVD1_BITPOS (17)
                            14970 ; 392  |#define HW_LRADC2_RESULT_IRQ_EVENT0_BITPOS (20)
                            14971 ; 393  |#define HW_LRADC2_RESULT_IRQ_EVENT1_BITPOS (21)
                            14972 ; 394  |#define HW_LRADC2_RESULT_RSVD2_BITPOS (22)
                            14973 ; 395  |
                            14974 ; 396  |#define HW_LRADC2_RESULT_EQ_EVENT1_SETMASK (((1<<HW_LRADC2_RESULT_EQ_EVENT1_WIDTH)-1)<<HW_LRADC2_RESULT_EQ_EVENT1_BITPOS)
                            14975 ; 397  |#define HW_LRADC2_RESULT_EQ_EVENT0_SETMASK (((1<<HW_LRADC2_RESULT_EQ_EVENT0_WIDTH)-1)<<HW_LRADC2_RESULT_EQ_EVENT0_BITPOS)
                            14976 ; 398  |#define HW_LRADC2_RESULT_GT_EVENT1_SETMASK (((1<<HW_LRADC2_RESULT_GT_EVENT1_WIDTH)-1)<<HW_LRADC2_RESULT_GT_EVENT1_BITPOS)
                            14977 ; 399  |#define HW_LRADC2_RESULT_GT_EVENT0_SETMASK (((1<<HW_LRADC2_RESULT_GT_EVENT0_WIDTH)-1)<<HW_LRADC2_RESULT_GT_EVENT0_BITPOS)
                            14978 ; 400  |#define HW_LRADC2_RESULT_LT_EVENT1_SETMASK (((1<<HW_LRADC2_RESULT_LT_EVENT1_WIDTH)-1)<<HW_LRADC2_RESULT_LT_EVENT1_BITPOS)
                            14979 ; 401  |#define HW_LRADC2_RESULT_LT_EVENT0_SETMASK (((1<<HW_LRADC2_RESULT_LT_EVENT0_WIDTH)-1)<<HW_LRADC2_RESULT_LT_EVENT0_BITPOS)
                            14980 ; 402  |#define HW_LRADC2_RESULT_RSVD0_SETMASK (((1<<HW_LRADC2_RESULT_RSVD0_WIDTH)-1)<<HW_LRADC2_RESULT_RSVD0_BITPOS)
                            14981 ; 403  |#define HW_LRADC2_RESULT_DATA_OUT_SETMASK (((1<<HW_LRADC2_RESULT_DATA_OUT_WIDTH)-1)<<HW_LRADC2_RESULT_DATA_OUT_BITPOS)
                            14982 ; 404  |#define HW_LRADC2_RESULT_RSVD1_SETMASK (((1<<HW_LRADC2_RESULT_RSVD1_WIDTH)-1)<<HW_LRADC2_RESULT_RSVD1_BITPOS)
                            14983 ; 405  |#define HW_LRADC2_RESULT_IRQ_EVENT0_SETMASK (((1<<HW_LRADC2_RESULT_IRQ_EVENT0_WIDTH)-1)<<HW_LRADC2_RESULT_IRQ_EVENT0_BITPOS)
                            14984 ; 406  |#define HW_LRADC2_RESULT_IRQ_EVENT1_SETMASK (((1<<HW_LRADC2_RESULT_IRQ_EVENT1_WIDTH)-1)<<HW_LRADC2_RESULT_IRQ_EVENT1_BITPOS)
                            14985 ; 407  |#define HW_LRADC2_RESULT_RSVD2_SETMASK (((1<<HW_LRADC2_RESULT_RSVD2_WIDTH)-1)<<HW_LRADC2_RESULT_RSVD2_BITPOS)
                            14986 ; 408  |
                            14987 ; 409  |#define HW_LRADC2_RESULT_EQ_EVENT1_CLRMASK (~(WORD)HW_LRADC2_RESULT_EQ_EVENT1_SETMASK)
                            14988 ; 410  |#define HW_LRADC2_RESULT_EQ_EVENT0_CLRMASK (~(WORD)HW_LRADC2_RESULT_EQ_EVENT0_SETMASK)
                            14989 ; 411  |#define HW_LRADC2_RESULT_GT_EVENT1_CLRMASK (~(WORD)HW_LRADC2_RESULT_GT_EVENT1_SETMASK)
                            14990 ; 412  |#define HW_LRADC2_RESULT_GT_EVENT0_CLRMASK (~(WORD)HW_LRADC2_RESULT_GT_EVENT0_SETMASK)
                            14991 ; 413  |#define HW_LRADC2_RESULT_LT_EVENT1_CLRMASK (~(WORD)HW_LRADC2_RESULT_LT_EVENT1_SETMASK)
                            14992 ; 414  |#define HW_LRADC2_RESULT_LT_EVENT0_CLRMASK (~(WORD)HW_LRADC2_RESULT_LT_EVENT0_SETMASK)
                            14993 ; 415  |#define HW_LRADC2_RESULT_RSVD0_CLRMASK (~(WORD)HW_LRADC2_RESULT_RSVD0_SETMASK)
                            14994 ; 416  |#define HW_LRADC2_RESULT_DATA_OUT_CLRMASK (~(WORD)HW_LRADC2_RESULT_DATA_OUT_SETMASK)
                            14995 ; 417  |#define HW_LRADC2_RESULT_RSVD1_CLRMASK (~(WORD)HW_LRADC2_RESULT_RSVD1_SETMASK)
                            14996 ; 418  |#define HW_LRADC2_RESULT_IRQ_EVENT0_CLRMASK (~(WORD)HW_LRADC2_RESULT_IRQ_EVENT0_SETMASK)
                            14997 ; 419  |#define HW_LRADC2_RESULT_IRQ_EVENT1_CLRMASK (~(WORD)HW_LRADC2_RESULT_IRQ_EVENT1_SETMASK)
                            14998 ; 420  |#define HW_LRADC2_RESULT_RSVD2_CLRMASK (~(WORD)HW_LRADC2_RESULT_RSVD2_SETMASK)
                            14999 ; 421  |
                            15000 ; 422  |#define HW_LRADC2_RESULT      (*(volatile lradc_result_type _X*) (HW_LRADC_BASEADDR+8))    /* LRADC2 Result Register */
                            15001 ; 423  |#define HW_LRADC_REF_0_SETMASK                  0x0<<HW_BATT_CTRL_REF_VAL_BITPOS
                            15002 ; 424  |#define HW_LRADC_REF_1_SETMASK                  0x1<<HW_BATT_CTRL_REF_VAL_BITPOS
                            15003 ; 425  |#define HW_LRADC_REF_2_SETMASK                  0x2<<HW_BATT_CTRL_REF_VAL_BITPOS
                            15004 ; 426  |#define HW_LRADC_REF_3_SETMASK                  0x3<<HW_BATT_CTRL_REF_VAL_BITPOS
                            15005 ; 427  |#define HW_LRADC_REF_4_SETMASK                  HW_LRADC_REF_0_SETMASK|HW_BATT_CTRL_INPUT_DIV2_SETMASK
                            15006 ; 428  |#define HW_LRADC_REF_5_SETMASK                  HW_LRADC_REF_1_SETMASK|HW_BATT_CTRL_INPUT_DIV2_SETMASK
                            15007 ; 429  |#define HW_LRADC_REF_6_SETMASK                  HW_LRADC_REF_2_SETMASK|HW_BATT_CTRL_INPUT_DIV2_SETMASK
                            15008 ; 430  |#define HW_LRADC_REF_7_SETMASK                  HW_LRADC_REF_3_SETMASK|HW_BATT_CTRL_INPUT_DIV2_SETMASK
                            15009 ; 431  |#define HW_LRADC_RES_REF_0                              80
                            15010 ; 432  |#define HW_LRADC_RES_REF_1                              77
                            15011 ; 433  |#define HW_LRADC_RES_REF_2                              100
                            15012 ; 434  |#define HW_LRADC_RES_REF_3                              129
                            15013 ; 435  |#define HW_LRADC_RES_REF_4                              160
                            15014 ; 436  |#define HW_LRADC_RES_REF_5                              154
                            15015 ; 437  |#define HW_LRADC_RES_REF_6                              200
                            15016 ; 438  |#define HW_LRADC_RES_REF_7                              258
                            15017 ; 439  |#define LRADC_HALF_POWER_SETMASK                HW_BATT_CTRL_HALF_CMP_PWR_SETMASK          
                            15018 ; 440  |// Translate the generic API enumerations into more meaningful labels for the implementation
                            15019 ; 441  |#define REF_2700MV                      HW_LRADC_REF_0_SETMASK
                            15020 ; 442  |#define REF_2600MV              HW_LRADC_REF_1_SETMASK
                            15021 ; 443  |#define REF_2560MV              HW_LRADC_REF_2_SETMASK
                            15022 ; 444  |#define REF_VDDIO               HW_LRADC_REF_3_SETMASK
                            15023 ; 445  |#define REF_5400MV              HW_LRADC_REF_4_SETMASK
                            15024 ; 446  |#define REF_5200MV              HW_LRADC_REF_5_SETMASK
                            15025 ; 447  |#define REF_5120MV              HW_LRADC_REF_6_SETMASK
                            15026 ; 448  |#define REF_VDDIOx2             HW_LRADC_REF_7_SETMASK
                            15027 ; 449  |#define RES_REF_2700MV  HW_LRADC_RES_REF_0
                            15028 ; 450  |#define RES_REF_2600MV  HW_LRADC_RES_REF_1
                            15029 ; 451  |#define RES_REF_2560MV  HW_LRADC_RES_REF_2
                            15030 ; 452  |#define RES_REF_VDDIO   HW_LRADC_RES_REF_3
                            15031 ; 453  |#define RES_REF_5400MV  HW_LRADC_RES_REF_4
                            15032 ; 454  |#define RES_REF_5200MV  HW_LRADC_RES_REF_5
                            15033 ; 455  |#define RES_REF_5120MV  HW_LRADC_RES_REF_6
                            15034 ; 456  |#define RES_REF_VDDIOx2         HW_LRADC_RES_REF_7
                            15035 ; 457  |
                            15036 ; 458  |//Needed by button.asm
                            15037 ; 459  |#define LOW_RES_ADC_BATT_READ_MASK 0x01FF00
                            15038 ; 460  |#define LOW_RES_ADC_AUX_READ_MASK 0x01FF00
                            15039 ; 461  |#define LOW_RES_ADC_AUX2_READ_MASK 0x01FF00
                            15040 ; 462  |
                            15041 ; 463  |#define HW_LRADC_CTRL_AUXADC_SETMASK 3<<HW_BATT_CTRL_REF_VAL_BITPOS
                            15042 ; 464  |
                            15043 ; 465  |#endif
                            15044 ; 466  |
                            15045 ; 467  |
                            15046 
                            15048 
                            15049 ; 27   |#include "regspwm.h"
                            15050 
                            15052 
                            15053 ; 1    |/////////////////////////////////////////////////////////////////////////////////
                            15054 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2001
                            15055 ; 3    |// Filename: regspwm.inc
                            15056 ; 4    |// Description: Register definitions for PWM interface
                            15057 ; 5    |/////////////////////////////////////////////////////////////////////////////////
                            15058 ; 6    |// The following naming conventions are followed in this file.
                            15059 ; 7    |// All registers are named using the format...
                            15060 ; 8    |//     HW_<module>_<regname>
                            15061 ; 9    |// where <module> is the module name which can be any of the following...
                            15062 ; 10   |//     USB20
                            15063 ; 11   |// (Note that when there is more than one copy of a particular module, the
                            15064 ; 12   |// module name includes a number starting from 0 for the first instance of
                            15065 ; 13   |// that module)
                            15066 ; 14   |// <regname> is the specific register within that module
                            15067 ; 15   |// We also define the following...
                            15068 ; 16   |//     HW_<module>_<regname>_BITPOS
                            15069 ; 17   |// which defines the starting bit (i.e. LSB) of a multi bit field
                            15070 ; 18   |//     HW_<module>_<regname>_SETMASK
                            15071 ; 19   |// which does something else, and
                            15072 ; 20   |//     HW_<module>_<regname>_CLRMASK
                            15073 ; 21   |// which does something else.
                            15074 ; 22   |// Other rules
                            15075 ; 23   |//     All caps
                            15076 ; 24   |//     Numeric identifiers start at 0
                            15077 ; 25   |#if !(defined(regspwminc))
                            15078 ; 26   |#define regspwminc 1
                            15079 ; 27   |
                            15080 ; 28   |#include "types.h"
                            15081 
                            15083 
                            15084 ; 1    |////////////////////////////////////////////////////////////////////////////////
                            15085 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                            15086 ; 3    |//
                            15087 ; 4    |// Filename: types.h
                            15088 ; 5    |// Description: Standard data types
                            15089 ; 6    |////////////////////////////////////////////////////////////////////////////////
                            15090 ; 7    |
                            15091 ; 8    |#ifndef _TYPES_H
                            15092 ; 9    |#define _TYPES_H
                            15093 ; 10   |
                            15094 ; 11   |// TODO:  move this outta here!
                            15095 ; 12   |#if !defined(NOERROR)
                            15096 ; 13   |#define NOERROR 0
                            15097 ; 14   |#define SUCCESS 0
                            15098 ; 15   |#endif 
                            15099 ; 16   |#if !defined(SUCCESS)
                            15100 ; 17   |#define SUCCESS  0
                            15101 ; 18   |#endif
                            15102 ; 19   |#if !defined(ERROR)
                            15103 ; 20   |#define ERROR   -1
                            15104 ; 21   |#endif
                            15105 ; 22   |#if !defined(FALSE)
                            15106 ; 23   |#define FALSE 0
                            15107 ; 24   |#endif
                            15108 ; 25   |#if !defined(TRUE)
                            15109 ; 26   |#define TRUE  1
                            15110 ; 27   |#endif
                            15111 ; 28   |
                            15112 ; 29   |#if !defined(NULL)
                            15113 ; 30   |#define NULL 0
                            15114 ; 31   |#endif
                            15115 ; 32   |
                            15116 ; 33   |#define MAX_INT     0x7FFFFF
                            15117 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                            15118 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                            15119 ; 36   |#define MAX_ULONG   (-1) 
                            15120 ; 37   |
                            15121 ; 38   |#define WORD_SIZE   24              // word size in bits
                            15122 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                            15123 ; 40   |
                            15124 ; 41   |
                            15125 ; 42   |#define BYTE    unsigned char       // btVarName
                            15126 ; 43   |#define CHAR    signed char         // cVarName
                            15127 ; 44   |#define USHORT  unsigned short      // usVarName
                            15128 ; 45   |#define SHORT   unsigned short      // sVarName
                            15129 ; 46   |#define WORD    unsigned int        // wVarName
                            15130 ; 47   |#define INT     signed int          // iVarName
                            15131 ; 48   |#define DWORD   unsigned long       // dwVarName
                            15132 ; 49   |#define LONG    signed long         // lVarName
                            15133 ; 50   |#define BOOL    unsigned int        // bVarName
                            15134 ; 51   |#define FRACT   _fract              // frVarName
                            15135 ; 52   |#define LFRACT  long _fract         // lfrVarName
                            15136 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                            15137 ; 54   |#define FLOAT   float               // fVarName
                            15138 ; 55   |#define DBL     double              // dVarName
                            15139 ; 56   |#define ENUM    enum                // eVarName
                            15140 ; 57   |#define CMX     _complex            // cmxVarName
                            15141 ; 58   |typedef WORD UCS3;                   // 
                            15142 ; 59   |
                            15143 ; 60   |#define UINT16  unsigned short
                            15144 ; 61   |#define UINT8   unsigned char   
                            15145 ; 62   |#define UINT32  unsigned long
                            15146 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port exisiting code to only use 48 bit
                            15147 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port exisiting code to only use 48 bit
                            15148 ; 65   |#define WCHAR   UINT16
                            15149 ; 66   |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  61

M:ADDR CODE           CYCLES LINE SOURCELINE
                            15150 ; 67   |//UINT128 is 16 bytes or 6 words
                            15151 ; 68   |typedef struct UINT128_3500 {   
                            15152 ; 69   |    int val[6];     
                            15153 ; 70   |} UINT128_3500;
                            15154 ; 71   |
                            15155 ; 72   |#define UINT128   UINT128_3500
                            15156 ; 73   |
                            15157 ; 74   |// Little endian word packed byte strings:   
                            15158 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            15159 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            15160 ; 77   |// Little endian word packed byte strings:   
                            15161 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            15162 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            15163 ; 80   |
                            15164 ; 81   |// Declare Memory Spaces To Use When Coding
                            15165 ; 82   |// A. Sector Buffers
                            15166 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                            15167 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                            15168 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                            15169 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                            15170 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                            15171 ; 88   |// B. Media DDI Memory
                            15172 ; 89   |#define MEDIA_DDI_MEM _Y
                            15173 ; 90   |
                            15174 ; 91   |
                            15175 ; 92   |
                            15176 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                            15177 ; 94   |// Examples of circular pointers:
                            15178 ; 95   |//    INT CIRC cpiVarName
                            15179 ; 96   |//    DWORD CIRC cpdwVarName
                            15180 ; 97   |
                            15181 ; 98   |#define RETCODE INT                 // rcVarName
                            15182 ; 99   |
                            15183 ; 100  |// generic bitfield structure
                            15184 ; 101  |struct Bitfield {
                            15185 ; 102  |    unsigned int B0  :1;
                            15186 ; 103  |    unsigned int B1  :1;
                            15187 ; 104  |    unsigned int B2  :1;
                            15188 ; 105  |    unsigned int B3  :1;
                            15189 ; 106  |    unsigned int B4  :1;
                            15190 ; 107  |    unsigned int B5  :1;
                            15191 ; 108  |    unsigned int B6  :1;
                            15192 ; 109  |    unsigned int B7  :1;
                            15193 ; 110  |    unsigned int B8  :1;
                            15194 ; 111  |    unsigned int B9  :1;
                            15195 ; 112  |    unsigned int B10 :1;
                            15196 ; 113  |    unsigned int B11 :1;
                            15197 ; 114  |    unsigned int B12 :1;
                            15198 ; 115  |    unsigned int B13 :1;
                            15199 ; 116  |    unsigned int B14 :1;
                            15200 ; 117  |    unsigned int B15 :1;
                            15201 ; 118  |    unsigned int B16 :1;
                            15202 ; 119  |    unsigned int B17 :1;
                            15203 ; 120  |    unsigned int B18 :1;
                            15204 ; 121  |    unsigned int B19 :1;
                            15205 ; 122  |    unsigned int B20 :1;
                            15206 ; 123  |    unsigned int B21 :1;
                            15207 ; 124  |    unsigned int B22 :1;
                            15208 ; 125  |    unsigned int B23 :1;
                            15209 ; 126  |};
                            15210 ; 127  |
                            15211 ; 128  |union BitInt {
                            15212 ; 129  |        struct Bitfield B;
                            15213 ; 130  |        int        I;
                            15214 ; 131  |};
                            15215 ; 132  |
                            15216 ; 133  |#define MAX_MSG_LENGTH 10
                            15217 ; 134  |struct CMessage
                            15218 ; 135  |{
                            15219 ; 136  |        unsigned int m_uLength;
                            15220 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                            15221 ; 138  |};
                            15222 ; 139  |
                            15223 ; 140  |typedef struct {
                            15224 ; 141  |    WORD m_wLength;
                            15225 ; 142  |    WORD m_wMessage;
                            15226 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                            15227 ; 144  |} Message;
                            15228 ; 145  |
                            15229 ; 146  |struct MessageQueueDescriptor
                            15230 ; 147  |{
                            15231 ; 148  |        int *m_pBase;
                            15232 ; 149  |        int m_iModulo;
                            15233 ; 150  |        int m_iSize;
                            15234 ; 151  |        int *m_pHead;
                            15235 ; 152  |        int *m_pTail;
                            15236 ; 153  |};
                            15237 ; 154  |
                            15238 ; 155  |struct ModuleEntry
                            15239 ; 156  |{
                            15240 ; 157  |    int m_iSignaledEventMask;
                            15241 ; 158  |    int m_iWaitEventMask;
                            15242 ; 159  |    int m_iResourceOfCode;
                            15243 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                            15244 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescriptor *);
                            15245 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                            15246 ; 163  |    int m_uTimeOutHigh;
                            15247 ; 164  |    int m_uTimeOutLow;
                            15248 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                            15249 ; 166  |};
                            15250 ; 167  |
                            15251 ; 168  |union WaitMask{
                            15252 ; 169  |    struct B{
                            15253 ; 170  |        unsigned int m_bNone     :1;
                            15254 ; 171  |        unsigned int m_bMessage  :1;
                            15255 ; 172  |        unsigned int m_bTimer    :1;
                            15256 ; 173  |        unsigned int m_bButton   :1;
                            15257 ; 174  |    } B;
                            15258 ; 175  |    int I;
                            15259 ; 176  |} ;
                            15260 ; 177  |
                            15261 ; 178  |
                            15262 ; 179  |struct Button {
                            15263 ; 180  |        WORD wButtonEvent;
                            15264 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                            15265 ; 182  |};
                            15266 ; 183  |
                            15267 ; 184  |struct Message {
                            15268 ; 185  |        WORD wMsgLength;
                            15269 ; 186  |        WORD wMsgCommand;
                            15270 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                            15271 ; 188  |};
                            15272 ; 189  |
                            15273 ; 190  |union EventTypes {
                            15274 ; 191  |        struct CMessage msg;
                            15275 ; 192  |        struct Button Button ;
                            15276 ; 193  |        struct Message Message;
                            15277 ; 194  |};
                            15278 ; 195  |
                            15279 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                            15280 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                            15281 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                            15282 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                            15283 ; 200  |
                            15284 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                            15285 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                            15286 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                            15287 ; 204  |
                            15288 ; 205  |#if DEBUG
                            15289 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                            15290 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                            15291 ; 208  |#else 
                            15292 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rather than halt or reset. 
                            15293 ; 210  |#define DebugBuildAssert(x)    
                            15294 ; 211  |#endif
                            15295 ; 212  |
                            15296 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                            15297 ; 214  |//  #pragma asm
                            15298 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                            15299 ; 216  |//  #pragma endasm
                            15300 ; 217  |
                            15301 ; 218  |
                            15302 ; 219  |#ifdef COLOR_262K
                            15303 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b)) >> 2)    //262k
                            15304 ; 221  |#elif defined(COLOR_65K)
                            15305 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)) >> 3)  //65k
                            15306 ; 223  |#else
                            15307 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >> 4)
                            15308 ; 225  |#endif
                            15309 ; 226  |    
                            15310 ; 227  |#endif // #ifndef _TYPES_H
                            15311 
                            15313 
                            15314 ; 29   |
                            15315 ; 30   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            15316 ; 31   |//   Pulse Width Modulator STMP Registers 
                            15317 ; 32   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            15318 ; 33   |#define HW_PWM_BASEADDR (0xFA31)
                            15319 ; 34   |
                            15320 ; 35   |
                            15321 ; 36   |/////////////////////////////////////////////////////////////////////////////////
                            15322 ; 37   |//  PWM CSR register (HW_PWM_CSR) Bit Definitions
                            15323 ; 38   |#define HW_PWM_CSR_PWM0_EN_BITPOS (0)
                            15324 ; 39   |#define HW_PWM_CSR_PWM1_EN_BITPOS (1) 
                            15325 ; 40   |#define HW_PWM_CSR_PWM2_EN_BITPOS (2)
                            15326 ; 41   |#define HW_PWM_CSR_PWM3_EN_BITPOS (3)
                            15327 ; 42   |#define HW_PWM_CSR_CDIV_BITPOS (8)
                            15328 ; 43   |#define HW_PWM_CSR_MSTR_EN_BITPOS (23)
                            15329 ; 44   |
                            15330 ; 45   |#define HW_PWM_CSR_PWM0_EN_WIDTH (1)
                            15331 ; 46   |#define HW_PWM_CSR_PWM1_EN_WIDTH (1) 
                            15332 ; 47   |#define HW_PWM_CSR_PWM2_EN_WIDTH (1)
                            15333 ; 48   |#define HW_PWM_CSR_PWM3_EN_WIDTH (1)
                            15334 ; 49   |#define HW_PWM_CSR_CDIV_WIDTH (2)
                            15335 ; 50   |#define HW_PWM_CSR_MSTR_EN_WIDTH (1)
                            15336 ; 51   |
                            15337 ; 52   |#define HW_PWM_CSR_PWM0_EN_SETMASK (((1<<HW_PWM_CSR_PWM0_EN_WIDTH)-1)<<HW_PWM_CSR_PWM0_EN_BITPOS)
                            15338 ; 53   |#define HW_PWM_CSR_PWM1_EN_SETMASK (((1<<HW_PWM_CSR_PWM1_EN_WIDTH)-1)<<HW_PWM_CSR_PWM1_EN_BITPOS)
                            15339 ; 54   |#define HW_PWM_CSR_PWM2_EN_SETMASK (((1<<HW_PWM_CSR_PWM2_EN_WIDTH)-1)<<HW_PWM_CSR_PWM2_EN_BITPOS)
                            15340 ; 55   |#define HW_PWM_CSR_PWM3_EN_SETMASK (((1<<HW_PWM_CSR_PWM3_EN_WIDTH)-1)<<HW_PWM_CSR_PWM3_EN_BITPOS)
                            15341 ; 56   |#define HW_PWM_CSR_CDIV_SETMASK (((1<<HW_PWM_CSR_CDIV_WIDTH)-1)<<HW_PWM_CSR_CDIV_BITPOS)
                            15342 ; 57   |#define HW_PWM_CSR_MSTR_EN_SETMASK (((1<<HW_PWM_CSR_MSTR_EN_WIDTH)-1)<<HW_PWM_CSR_MSTR_EN_BITPOS)
                            15343 ; 58   |
                            15344 ; 59   |#define HW_PWM_CSR_PWM0_EN_CLRMASK (~(WORD)HW_PWM_CSR_PWM0_EN_SETMASK)
                            15345 ; 60   |#define HW_PWM_CSR_PWM1_EN_CLRMASK (~(WORD)HW_PWM_CSR_PWM1_EN_SETMASK)
                            15346 ; 61   |#define HW_PWM_CSR_PWM2_EN_CLRMASK (~(WORD)HW_PWM_CSR_PWM2_EN_SETMASK)
                            15347 ; 62   |#define HW_PWM_CSR_PWM3_EN_CLRMASK (~(WORD)HW_PWM_CSR_PWM3_EN_SETMASK)
                            15348 ; 63   |#define HW_PWM_CSR_CDIV_CLRMASK (~(WORD)HW_PWM_CSR_CDIV_SETMASK)   
                            15349 ; 64   |#define HW_PWM_CSR_MSTR_EN_CLRMASK (~(WORD)HW_PWM_CSR_MSTR_EN_SETMASK)
                            15350 ; 65   |
                            15351 ; 66   |typedef union               
                            15352 ; 67   |{
                            15353 ; 68   |    struct {
                            15354 ; 69   |        int PWM0_EN                    :1;
                            15355 ; 70   |        int PWM1_EN                    :1;
                            15356 ; 71   |        int PWM2_EN                    :1;
                            15357 ; 72   |        int PWM3_EN                    :1;
                            15358 ; 73   |        int RSVD0                      :4;
                            15359 ; 74   |        int CDIV                       :2;
                            15360 ; 75   |        int RSVD1                      :13;
                            15361 ; 76   |        int MSTR_EN                    :1;
                            15362 ; 77   |    } B;
                            15363 ; 78   |    int I;
                            15364 ; 79   |} pwmcsr_type;
                            15365 ; 80   |#define HW_PWM_CSR        (*(volatile pwmcsr_type _X*) (HW_PWM_BASEADDR))  /* PWM Control Status Register */
                            15366 ; 81   |
                            15367 ; 82   |/////////////////////////////////////////////////////////////////////////////////
                            15368 ; 83   |//  PWM CHANNEL 0 A  (HW_PWM_CH0AR) Bit Definitions
                            15369 ; 84   |#define HW_PWM_CH0AR_ACTIVE_BITPOS (0)
                            15370 ; 85   |#define HW_PWM_CH0AR_INACTIVE_BITPOS (12)
                            15371 ; 86   |
                            15372 ; 87   |#define HW_PWM_CH0AR_ACTIVE_WIDTH (12)
                            15373 ; 88   |#define HW_PWM_CH0AR_INACTIVE_WIDTH (12)
                            15374 ; 89   |
                            15375 ; 90   |#define HW_PWM_CH0AR_ACTIVE_SETMASK (((1<<HW_PWM_CH0AR_ACTIVE_WIDTH)-1)<<HW_PWM_CH0AR_ACTIVE_BITPOS)
                            15376 ; 91   |#define HW_PWM_CH0AR_INACTIVE_SETMASK (((1<<HW_PWM_CH0AR_INACTIVE_WIDTH)-1)<<HW_PWM_CH0AR_INACTIVE_BITPOS)
                            15377 ; 92   |
                            15378 ; 93   |#define HW_PWM_CH0AR_ACTIVE_CLRMASK (~(WORD)HW_PWM_CH0AR_ACTIVE_SETMASK)
                            15379 ; 94   |#define HW_PWM_CH0AR_INACTIVE_CLRMASK (~(WORD)HW_PWM_CH0AR_INACTIVE_SETMASK)
                            15380 ; 95   |
                            15381 ; 96   |/////////////////////////////////////////////////////////////////////////////////
                            15382 ; 97   |//  PWM CHANNEL 0 B  (HW_PWM_CH0BR) Bit Definitions
                            15383 ; 98   |#define HW_PWM_CH0BR_ACTIVE_BITPOS (0)
                            15384 ; 99   |#define HW_PWM_CH0BR_INACTIVE_BITPOS (12)
                            15385 ; 100  |
                            15386 ; 101  |#define HW_PWM_CH0BR_ACTIVE_WIDTH (12)
                            15387 ; 102  |#define HW_PWM_CH0BR_INACTIVE_WIDTH (12)
                            15388 ; 103  |
                            15389 ; 104  |#define HW_PWM_CH0BR_ACTIVE_SETMASK (((1<<HW_PWM_CH0BR_ACTIVE_WIDTH)-1)<<HW_PWM_CH0BR_ACTIVE_BITPOS)
                            15390 ; 105  |#define HW_PWM_CH0BR_INACTIVE_SETMASK (((1<<HW_PWM_CH0BR_INACTIVE_WIDTH)-1)<<HW_PWM_CH0BR_INACTIVE_BITPOS)
                            15391 ; 106  |
                            15392 ; 107  |#define HW_PWM_CH0BR_ACTIVE_CLRMASK (~(WORD)HW_PWM_CH0BR_ACTIVE_SETMASK)
                            15393 ; 108  |#define HW_PWM_CH0BR_INACTIVE_CLRMASK (~(WORD)HW_PWM_CH0BR_INACTIVE_SETMASK)
                            15394 ; 109  |
                            15395 ; 110  |/////////////////////////////////////////////////////////////////////////////////
                            15396 ; 111  |//  PWM CHANNEL 1 A  (HW_PWM_CH1AR) Bit Definitions
                            15397 ; 112  |#define HW_PWM_CH1AR_ACTIVE_BITPOS (0)
                            15398 ; 113  |#define HW_PWM_CH1AR_INACTIVE_BITPOS (12)
                            15399 ; 114  |
                            15400 ; 115  |#define HW_PWM_CH1AR_ACTIVE_WIDTH (12)
                            15401 ; 116  |#define HW_PWM_CH1AR_INACTIVE_WIDTH (12)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  62

M:ADDR CODE           CYCLES LINE SOURCELINE
                            15402 ; 117  |
                            15403 ; 118  |#define HW_PWM_CH1AR_ACTIVE_SETMASK (((1<<HW_PWM_CH1AR_ACTIVE_WIDTH)-1)<<HW_PWM_CH1AR_ACTIVE_BITPOS)
                            15404 ; 119  |#define HW_PWM_CH1AR_INACTIVE_SETMASK (((1<<HW_PWM_CH1AR_INACTIVE_WIDTH)-1)<<HW_PWM_CH1AR_INACTIVE_BITPOS)
                            15405 ; 120  |
                            15406 ; 121  |#define HW_PWM_CH1AR_ACTIVE_CLRMASK (~(WORD)HW_PWM_CH1AR_ACTIVE_SETMASK)
                            15407 ; 122  |#define HW_PWM_CH1AR_INACTIVE_CLRMASK (~(WORD)HW_PWM_CH1AR_INACTIVE_SETMASK)
                            15408 ; 123  |
                            15409 ; 124  |/////////////////////////////////////////////////////////////////////////////////
                            15410 ; 125  |//  PWM CHANNEL 1 B  (HW_PWM_CH1BR) Bit Definitions
                            15411 ; 126  |#define HW_PWM_CH1BR_ACTIVE_BITPOS (0)
                            15412 ; 127  |#define HW_PWM_CH1BR_INACTIVE_BITPOS (12)
                            15413 ; 128  |
                            15414 ; 129  |#define HW_PWM_CH1BR_ACTIVE_WIDTH (12)
                            15415 ; 130  |#define HW_PWM_CH1BR_INACTIVE_WIDTH (12)
                            15416 ; 131  |
                            15417 ; 132  |#define HW_PWM_CH1BR_ACTIVE_SETMASK (((1<<HW_PWM_CH1BR_ACTIVE_WIDTH)-1)<<HW_PWM_CH1BR_ACTIVE_BITPOS)
                            15418 ; 133  |#define HW_PWM_CH1BR_INACTIVE_SETMASK (((1<<HW_PWM_CH1BR_INACTIVE_WIDTH)-1)<<HW_PWM_CH1BR_INACTIVE_BITPOS)
                            15419 ; 134  |
                            15420 ; 135  |#define HW_PWM_CH1BR_ACTIVE_CLRMASK (~(WORD)HW_PWM_CH1BR_ACTIVE_SETMASK)
                            15421 ; 136  |#define HW_PWM_CH1BR_INACTIVE_CLRMASK (~(WORD)HW_PWM_CH1BR_INACTIVE_SETMASK)
                            15422 ; 137  |
                            15423 ; 138  |/////////////////////////////////////////////////////////////////////////////////
                            15424 ; 139  |//  PWM CHANNEL 2 A  (HW_PWM_CH2AR) Bit Definitions
                            15425 ; 140  |#define HW_PWM_CH2AR_ACTIVE_BITPOS (0)
                            15426 ; 141  |#define HW_PWM_CH2AR_INACTIVE_BITPOS (12)
                            15427 ; 142  |
                            15428 ; 143  |#define HW_PWM_CH2AR_ACTIVE_WIDTH (12)
                            15429 ; 144  |#define HW_PWM_CH2AR_INACTIVE_WIDTH (12)
                            15430 ; 145  |
                            15431 ; 146  |#define HW_PWM_CH2AR_ACTIVE_SETMASK (((1<<HW_PWM_CH2AR_ACTIVE_WIDTH)-1)<<HW_PWM_CH2AR_ACTIVE_BITPOS)
                            15432 ; 147  |#define HW_PWM_CH2AR_INACTIVE_SETMASK (((1<<HW_PWM_CH2AR_INACTIVE_WIDTH)-1)<<HW_PWM_CH2AR_INACTIVE_BITPOS)
                            15433 ; 148  |
                            15434 ; 149  |#define HW_PWM_CH2AR_ACTIVE_CLRMASK (~(WORD)HW_PWM_CH2AR_ACTIVE_SETMASK)
                            15435 ; 150  |#define HW_PWM_CH2AR_INACTIVE_CLRMASK (~(WORD)HW_PWM_CH2AR_INACTIVE_SETMASK)
                            15436 ; 151  |
                            15437 ; 152  |/////////////////////////////////////////////////////////////////////////////////
                            15438 ; 153  |//  PWM CHANNEL 2 B  (HW_PWM_CH2BR) Bit Definitions
                            15439 ; 154  |#define HW_PWM_CH2BR_ACTIVE_BITPOS (0)
                            15440 ; 155  |#define HW_PWM_CH2BR_INACTIVE_BITPOS (12)
                            15441 ; 156  |
                            15442 ; 157  |#define HW_PWM_CH2BR_ACTIVE_WIDTH (12)
                            15443 ; 158  |#define HW_PWM_CH2BR_INACTIVE_WIDTH (12)
                            15444 ; 159  |
                            15445 ; 160  |#define HW_PWM_CH2BR_ACTIVE_SETMASK (((1<<HW_PWM_CH2BR_ACTIVE_WIDTH)-1)<<HW_PWM_CH2BR_ACTIVE_BITPOS)
                            15446 ; 161  |#define HW_PWM_CH2BR_INACTIVE_SETMASK (((1<<HW_PWM_CH2BR_INACTIVE_WIDTH)-1)<<HW_PWM_CH2BR_INACTIVE_BITPOS)
                            15447 ; 162  |
                            15448 ; 163  |#define HW_PWM_CH2BR_ACTIVE_CLRMASK (~(WORD)HW_PWM_CH2BR_ACTIVE_SETMASK)
                            15449 ; 164  |#define HW_PWM_CH2BR_INACTIVE_CLRMASK (~(WORD)HW_PWM_CH2BR_INACTIVE_SETMASK)
                            15450 ; 165  |
                            15451 ; 166  |/////////////////////////////////////////////////////////////////////////////////
                            15452 ; 167  |//  PWM CHANNEL 3 A  (HW_PWM_CH3AR) Bit Definitions
                            15453 ; 168  |#define HW_PWM_CH3AR_ACTIVE_BITPOS (0)
                            15454 ; 169  |#define HW_PWM_CH3AR_INACTIVE_BITPOS (12)
                            15455 ; 170  |
                            15456 ; 171  |#define HW_PWM_CH3AR_ACTIVE_WIDTH (12)
                            15457 ; 172  |#define HW_PWM_CH3AR_INACTIVE_WIDTH (12)
                            15458 ; 173  |
                            15459 ; 174  |#define HW_PWM_CH3AR_ACTIVE_SETMASK (((1<<HW_PWM_CH3AR_ACTIVE_WIDTH)-1)<<HW_PWM_CH3AR_ACTIVE_BITPOS)
                            15460 ; 175  |#define HW_PWM_CH3AR_INACTIVE_SETMASK (((1<<HW_PWM_CH3AR_INACTIVE_WIDTH)-1)<<HW_PWM_CH3AR_INACTIVE_BITPOS)
                            15461 ; 176  |
                            15462 ; 177  |#define HW_PWM_CH3AR_ACTIVE_CLRMASK (~(WORD)HW_PWM_CH3AR_ACTIVE_SETMASK)
                            15463 ; 178  |#define HW_PWM_CH3AR_INACTIVE_CLRMASK (~(WORD)HW_PWM_CH3AR_INACTIVE_SETMASK)
                            15464 ; 179  |
                            15465 ; 180  |/////////////////////////////////////////////////////////////////////////////////
                            15466 ; 181  |//  PWM CHANNEL 3 B  (HW_PWM_CH3BR) Bit Definitions
                            15467 ; 182  |#define HW_PWM_CH3BR_ACTIVE_BITPOS (0)
                            15468 ; 183  |#define HW_PWM_CH3BR_INACTIVE_BITPOS (12)
                            15469 ; 184  |
                            15470 ; 185  |#define HW_PWM_CH3BR_ACTIVE_WIDTH (12)
                            15471 ; 186  |#define HW_PWM_CH3BR_INACTIVE_WIDTH (12)
                            15472 ; 187  |
                            15473 ; 188  |#define HW_PWM_CH3BR_ACTIVE_SETMASK (((1<<HW_PWM_CH3BR_ACTIVE_WIDTH)-1)<<HW_PWM_CH3BR_ACTIVE_BITPOS)
                            15474 ; 189  |#define HW_PWM_CH3BR_INACTIVE_SETMASK (((1<<HW_PWM_CH3BR_INACTIVE_WIDTH)-1)<<HW_PWM_CH3BR_INACTIVE_BITPOS)
                            15475 ; 190  |
                            15476 ; 191  |#define HW_PWM_CH3BR_ACTIVE_CLRMASK (~(WORD)HW_PWM_CH3BR_ACTIVE_SETMASK)
                            15477 ; 192  |#define HW_PWM_CH3BR_INACTIVE_CLRMASK (~(WORD)HW_PWM_CH3BR_INACTIVE_SETMASK)
                            15478 ; 193  |
                            15479 ; 194  |typedef union               
                            15480 ; 195  |{
                            15481 ; 196  |    struct {
                            15482 ; 197  |       int ACTIVE                    :12;
                            15483 ; 198  |       int INACTIVE                  :12;
                            15484 ; 199  |    } B;
                            15485 ; 200  |    int I;
                            15486 ; 201  |} pwmchan_type;
                            15487 ; 202  |#define HW_PWM_CH0AR        (*(volatile pwmchan_type _X*) (HW_PWM_BASEADDR+1))  /* PWM Channel 0 A Register */
                            15488 ; 203  |#define HW_PWM_CH0BR        (*(volatile pwmchan_type _X*) (HW_PWM_BASEADDR+2))  /* PWM Channel 0 B Register */
                            15489 ; 204  |#define HW_PWM_CH1AR        (*(volatile pwmchan_type _X*) (HW_PWM_BASEADDR+3))  /* PWM Channel 1 A Register */
                            15490 ; 205  |#define HW_PWM_CH1BR        (*(volatile pwmchan_type _X*) (HW_PWM_BASEADDR+4))  /* PWM Channel 1 B Register */
                            15491 ; 206  |#define HW_PWM_CH2AR        (*(volatile pwmchan_type _X*) (HW_PWM_BASEADDR+5))  /* PWM Channel 2 A Register */
                            15492 ; 207  |#define HW_PWM_CH2BR        (*(volatile pwmchan_type _X*) (HW_PWM_BASEADDR+6))  /* PWM Channel 2 B Register */
                            15493 ; 208  |#define HW_PWM_CH3AR        (*(volatile pwmchan_type _X*) (HW_PWM_BASEADDR+7))  /* PWM Channel 3 A Register */
                            15494 ; 209  |#define HW_PWM_CH3BR        (*(volatile pwmchan_type _X*) (HW_PWM_BASEADDR+8))  /* PWM Channel 3 B Register */
                            15495 ; 210  |
                            15496 ; 211  |#endif
                            15497 ; 212  |
                            15498 ; 213  |
                            15499 ; 214  |
                            15500 ; 215  |
                            15501 
                            15503 
                            15504 ; 28   |#include "regsrevision.h"
                            15505 
                            15507 
                            15508 ; 1    |#if !(defined(__HW_REVR))
                            15509 ; 2    |#define __HW_REVR 1
                            15510 ; 3    |
                            15511 ; 4    |
                            15512 ; 5    |#define HW_GLUE_BASEADDR 0xFA00
                            15513 ; 6    |
                            15514 ; 7    |#define HW_REVR_RMN_BITPOS (0)
                            15515 ; 8    |#define HW_REVR_DCDCMODE_BITPOS (5)
                            15516 ; 9    |#define HW_REVR_RMJ_BITPOS (8)
                            15517 ; 10   |
                            15518 ; 11   |#define HW_REVR_RMN_WIDTH (5)
                            15519 ; 12   |#define HW_REVR_DCDCMODE_WIDTH (3)
                            15520 ; 13   |
                            15521 ; 14   |#define HW_REVR_DCDCMODE_SETMASK (((1<<HW_REVR_DCDCMODE_WIDTH)-1)<<HW_REVR_DCDCMODE_BITPOS)
                            15522 ; 15   |
                            15523 ; 16   |#define HW_REVR_DCDCMODE_CLRMASK (~(WORD)HW_REVR_DCDCMODE_SETMASK)
                            15524 ; 17   |
                            15525 ; 18   |
                            15526 ; 19   |/////////////////////////////////////////////////////////////////////////////////
                            15527 ; 20   |//  Revision Register (HW_REVR) bitfields and values. (read only)
                            15528 ; 21   |//  June15 2004: C struct updated to be correct: 
                            15529 ; 22   |//   Added DCDCMODE bitfield. Removed RMP bitfield. Reduced size of RMN bitfield to 5 bits.
                            15530 ; 23   |typedef union               
                            15531 ; 24   |{
                            15532 ; 25   |    struct {
                            15533 ; 26   |        unsigned RMN    :5;     //Minor Revision
                            15534 ; 27   |        unsigned DCDCMODE : 3;  //DCDC mode field function depends on DCDC mode pin strapping
                            15535 ; 28   |           #define DCDCMODE_7_CONVERTER1_2CH_BOOST_CONVERTER2_OFF      7
                            15536 ; 29   |           #define DCDCMODE_6_RESERVED                                 6
                            15537 ; 30   |           #define DCDCMODE_5_CONVERTER1_3CH_BOOST_CONVERTER2_OFF      5
                            15538 ; 31   |           #define DCDCMODE_4_RESERVED                                 4
                            15539 ; 32   |           #define DCDCMODE_3_CONVERTER1_1CH_BUCK_CONVERTER2_OFF       3
                            15540 ; 33   |           #define DCDCMODE_2_CONVERTER1_OFF_CONVERTER2_OFF            2
                            15541 ; 34   |           #define DCDCMODE_1_CONVERTER1_1CH_BUCK_CONVERTER2_1CH_BOOST 1
                            15542 ; 35   |           #define DCDCMODE_0_CONVERTER1_1CH_BUCK_CONVERTER2_1CH_BUCK  0
                            15543 ; 36   |           #define DCDCMODE_X_BUCK_MASKED_SETMASK 0x4
                            15544 ; 37   |        unsigned RMJ    :16;    //Major Revision
                            15545 ; 38   |    } B;
                            15546 ; 39   |
                            15547 ; 40   |    int I;
                            15548 ; 41   |
                            15549 ; 42   |} revr_type;
                            15550 ; 43   |#define HW_REVR (*(volatile revr_type _X*) (HW_GLUE_BASEADDR+2))
                            15551 ; 44   |
                            15552 ; 45   |#define HW_REVR_DCDCMODE_B0_BITPOS 5
                            15553 ; 46   |#define HW_REVR_DCDCMODE_B1_BITPOS 6
                            15554 ; 47   |#define HW_REVR_DCDCMODE_B2_BITPOS 7
                            15555 ; 48   |
                            15556 ; 49   |#define HW_REVR_DCDCMODE_BUCK_MASK_POS HW_REVR_DCDCMODE_B2_BITPOS
                            15557 ; 50   |// 3 bit bitfield: (HW_REVR_DCDCMODE_B2_BITPOS|HW_REVR_DCDCMODE_B1_BITPOS|HW_REVR_DCDCMODE_B0_BITPOS)
                            15558 ; 51   |#define HW_REVR_DCDC_MODE_SETMASK 0x0000E0
                            15559 ; 52   |#define HW_REVR_RMN_SETMASK 0xFF<<HW_REVR_RMN_BITPOS
                            15560 ; 53   |#define HW_REVR_RMJ_SETMASK 0xFFFF<<HW_REVR_RMJ_BITPOS
                            15561 ; 54   |
                            15562 ; 55   |#define HW_REVR_RMN_CLRMASK ~(WORD)HW_REVR_RMN_SETMASK
                            15563 ; 56   |#define HW_REVR_RMJ_CLRMASK ~(WORD)HW_REVR_RMJ_SETMASK
                            15564 ; 57   |
                            15565 ; 58   |#endif //!@def(__HW_REVR)
                            15566 ; 59   |
                            15567 
                            15569 
                            15570 ; 29   |#include "regsrtc.h"
                            15571 
                            15573 
                            15574 ; 1    |/////////////////////////////////////////////////////////////////////////////////
                            15575 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                            15576 ; 3    |// Filename: regsrtc.inc
                            15577 ; 4    |// Description: Register definitions for RTC interface
                            15578 ; 5    |/////////////////////////////////////////////////////////////////////////////////
                            15579 ; 6    |// The following naming conventions are followed in this file.
                            15580 ; 7    |// All registers are named using the format...
                            15581 ; 8    |//     HW_<module>_<regname>
                            15582 ; 9    |// where <module> is the module name which can be any of the following...
                            15583 ; 10   |//     USB20
                            15584 ; 11   |// (Note that when there is more than one copy of a particular module, the
                            15585 ; 12   |// module name includes a number starting from 0 for the first instance of
                            15586 ; 13   |// that module)
                            15587 ; 14   |// <regname> is the specific register within that module
                            15588 ; 15   |// We also define the following...
                            15589 ; 16   |//     HW_<module>_<regname>_BITPOS
                            15590 ; 17   |// which defines the starting bit (i.e. LSB) of a multi bit field
                            15591 ; 18   |//     HW_<module>_<regname>_SETMASK
                            15592 ; 19   |// which does something else, and
                            15593 ; 20   |//     HW_<module>_<regname>_CLRMASK
                            15594 ; 21   |// which does something else.
                            15595 ; 22   |// Other rules
                            15596 ; 23   |//     All caps
                            15597 ; 24   |//     Numeric identifiers start at 0
                            15598 ; 25   |#if !(defined(regsrtcinc))
                            15599 ; 26   |#define regsrtcinc 1
                            15600 ; 27   |
                            15601 ; 28   |#include "types.h"
                            15602 
                            15604 
                            15605 ; 1    |////////////////////////////////////////////////////////////////////////////////
                            15606 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                            15607 ; 3    |//
                            15608 ; 4    |// Filename: types.h
                            15609 ; 5    |// Description: Standard data types
                            15610 ; 6    |////////////////////////////////////////////////////////////////////////////////
                            15611 ; 7    |
                            15612 ; 8    |#ifndef _TYPES_H
                            15613 ; 9    |#define _TYPES_H
                            15614 ; 10   |
                            15615 ; 11   |// TODO:  move this outta here!
                            15616 ; 12   |#if !defined(NOERROR)
                            15617 ; 13   |#define NOERROR 0
                            15618 ; 14   |#define SUCCESS 0
                            15619 ; 15   |#endif 
                            15620 ; 16   |#if !defined(SUCCESS)
                            15621 ; 17   |#define SUCCESS  0
                            15622 ; 18   |#endif
                            15623 ; 19   |#if !defined(ERROR)
                            15624 ; 20   |#define ERROR   -1
                            15625 ; 21   |#endif
                            15626 ; 22   |#if !defined(FALSE)
                            15627 ; 23   |#define FALSE 0
                            15628 ; 24   |#endif
                            15629 ; 25   |#if !defined(TRUE)
                            15630 ; 26   |#define TRUE  1
                            15631 ; 27   |#endif
                            15632 ; 28   |
                            15633 ; 29   |#if !defined(NULL)
                            15634 ; 30   |#define NULL 0
                            15635 ; 31   |#endif
                            15636 ; 32   |
                            15637 ; 33   |#define MAX_INT     0x7FFFFF
                            15638 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                            15639 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                            15640 ; 36   |#define MAX_ULONG   (-1) 
                            15641 ; 37   |
                            15642 ; 38   |#define WORD_SIZE   24              // word size in bits
                            15643 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                            15644 ; 40   |
                            15645 ; 41   |
                            15646 ; 42   |#define BYTE    unsigned char       // btVarName
                            15647 ; 43   |#define CHAR    signed char         // cVarName
                            15648 ; 44   |#define USHORT  unsigned short      // usVarName
                            15649 ; 45   |#define SHORT   unsigned short      // sVarName
                            15650 ; 46   |#define WORD    unsigned int        // wVarName
                            15651 ; 47   |#define INT     signed int          // iVarName
                            15652 ; 48   |#define DWORD   unsigned long       // dwVarName
                            15653 ; 49   |#define LONG    signed long         // lVarName
                            15654 ; 50   |#define BOOL    unsigned int        // bVarName
                            15655 ; 51   |#define FRACT   _fract              // frVarName
                            15656 ; 52   |#define LFRACT  long _fract         // lfrVarName
                            15657 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  63

M:ADDR CODE           CYCLES LINE SOURCELINE
                            15658 ; 54   |#define FLOAT   float               // fVarName
                            15659 ; 55   |#define DBL     double              // dVarName
                            15660 ; 56   |#define ENUM    enum                // eVarName
                            15661 ; 57   |#define CMX     _complex            // cmxVarName
                            15662 ; 58   |typedef WORD UCS3;                   // 
                            15663 ; 59   |
                            15664 ; 60   |#define UINT16  unsigned short
                            15665 ; 61   |#define UINT8   unsigned char   
                            15666 ; 62   |#define UINT32  unsigned long
                            15667 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port exisiting code to only use 48 bit
                            15668 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port exisiting code to only use 48 bit
                            15669 ; 65   |#define WCHAR   UINT16
                            15670 ; 66   |
                            15671 ; 67   |//UINT128 is 16 bytes or 6 words
                            15672 ; 68   |typedef struct UINT128_3500 {   
                            15673 ; 69   |    int val[6];     
                            15674 ; 70   |} UINT128_3500;
                            15675 ; 71   |
                            15676 ; 72   |#define UINT128   UINT128_3500
                            15677 ; 73   |
                            15678 ; 74   |// Little endian word packed byte strings:   
                            15679 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            15680 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            15681 ; 77   |// Little endian word packed byte strings:   
                            15682 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            15683 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            15684 ; 80   |
                            15685 ; 81   |// Declare Memory Spaces To Use When Coding
                            15686 ; 82   |// A. Sector Buffers
                            15687 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                            15688 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                            15689 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                            15690 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                            15691 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                            15692 ; 88   |// B. Media DDI Memory
                            15693 ; 89   |#define MEDIA_DDI_MEM _Y
                            15694 ; 90   |
                            15695 ; 91   |
                            15696 ; 92   |
                            15697 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                            15698 ; 94   |// Examples of circular pointers:
                            15699 ; 95   |//    INT CIRC cpiVarName
                            15700 ; 96   |//    DWORD CIRC cpdwVarName
                            15701 ; 97   |
                            15702 ; 98   |#define RETCODE INT                 // rcVarName
                            15703 ; 99   |
                            15704 ; 100  |// generic bitfield structure
                            15705 ; 101  |struct Bitfield {
                            15706 ; 102  |    unsigned int B0  :1;
                            15707 ; 103  |    unsigned int B1  :1;
                            15708 ; 104  |    unsigned int B2  :1;
                            15709 ; 105  |    unsigned int B3  :1;
                            15710 ; 106  |    unsigned int B4  :1;
                            15711 ; 107  |    unsigned int B5  :1;
                            15712 ; 108  |    unsigned int B6  :1;
                            15713 ; 109  |    unsigned int B7  :1;
                            15714 ; 110  |    unsigned int B8  :1;
                            15715 ; 111  |    unsigned int B9  :1;
                            15716 ; 112  |    unsigned int B10 :1;
                            15717 ; 113  |    unsigned int B11 :1;
                            15718 ; 114  |    unsigned int B12 :1;
                            15719 ; 115  |    unsigned int B13 :1;
                            15720 ; 116  |    unsigned int B14 :1;
                            15721 ; 117  |    unsigned int B15 :1;
                            15722 ; 118  |    unsigned int B16 :1;
                            15723 ; 119  |    unsigned int B17 :1;
                            15724 ; 120  |    unsigned int B18 :1;
                            15725 ; 121  |    unsigned int B19 :1;
                            15726 ; 122  |    unsigned int B20 :1;
                            15727 ; 123  |    unsigned int B21 :1;
                            15728 ; 124  |    unsigned int B22 :1;
                            15729 ; 125  |    unsigned int B23 :1;
                            15730 ; 126  |};
                            15731 ; 127  |
                            15732 ; 128  |union BitInt {
                            15733 ; 129  |        struct Bitfield B;
                            15734 ; 130  |        int        I;
                            15735 ; 131  |};
                            15736 ; 132  |
                            15737 ; 133  |#define MAX_MSG_LENGTH 10
                            15738 ; 134  |struct CMessage
                            15739 ; 135  |{
                            15740 ; 136  |        unsigned int m_uLength;
                            15741 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                            15742 ; 138  |};
                            15743 ; 139  |
                            15744 ; 140  |typedef struct {
                            15745 ; 141  |    WORD m_wLength;
                            15746 ; 142  |    WORD m_wMessage;
                            15747 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                            15748 ; 144  |} Message;
                            15749 ; 145  |
                            15750 ; 146  |struct MessageQueueDescriptor
                            15751 ; 147  |{
                            15752 ; 148  |        int *m_pBase;
                            15753 ; 149  |        int m_iModulo;
                            15754 ; 150  |        int m_iSize;
                            15755 ; 151  |        int *m_pHead;
                            15756 ; 152  |        int *m_pTail;
                            15757 ; 153  |};
                            15758 ; 154  |
                            15759 ; 155  |struct ModuleEntry
                            15760 ; 156  |{
                            15761 ; 157  |    int m_iSignaledEventMask;
                            15762 ; 158  |    int m_iWaitEventMask;
                            15763 ; 159  |    int m_iResourceOfCode;
                            15764 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                            15765 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescriptor *);
                            15766 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                            15767 ; 163  |    int m_uTimeOutHigh;
                            15768 ; 164  |    int m_uTimeOutLow;
                            15769 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                            15770 ; 166  |};
                            15771 ; 167  |
                            15772 ; 168  |union WaitMask{
                            15773 ; 169  |    struct B{
                            15774 ; 170  |        unsigned int m_bNone     :1;
                            15775 ; 171  |        unsigned int m_bMessage  :1;
                            15776 ; 172  |        unsigned int m_bTimer    :1;
                            15777 ; 173  |        unsigned int m_bButton   :1;
                            15778 ; 174  |    } B;
                            15779 ; 175  |    int I;
                            15780 ; 176  |} ;
                            15781 ; 177  |
                            15782 ; 178  |
                            15783 ; 179  |struct Button {
                            15784 ; 180  |        WORD wButtonEvent;
                            15785 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                            15786 ; 182  |};
                            15787 ; 183  |
                            15788 ; 184  |struct Message {
                            15789 ; 185  |        WORD wMsgLength;
                            15790 ; 186  |        WORD wMsgCommand;
                            15791 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                            15792 ; 188  |};
                            15793 ; 189  |
                            15794 ; 190  |union EventTypes {
                            15795 ; 191  |        struct CMessage msg;
                            15796 ; 192  |        struct Button Button ;
                            15797 ; 193  |        struct Message Message;
                            15798 ; 194  |};
                            15799 ; 195  |
                            15800 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                            15801 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                            15802 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                            15803 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                            15804 ; 200  |
                            15805 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                            15806 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                            15807 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                            15808 ; 204  |
                            15809 ; 205  |#if DEBUG
                            15810 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                            15811 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                            15812 ; 208  |#else 
                            15813 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rather than halt or reset. 
                            15814 ; 210  |#define DebugBuildAssert(x)    
                            15815 ; 211  |#endif
                            15816 ; 212  |
                            15817 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                            15818 ; 214  |//  #pragma asm
                            15819 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                            15820 ; 216  |//  #pragma endasm
                            15821 ; 217  |
                            15822 ; 218  |
                            15823 ; 219  |#ifdef COLOR_262K
                            15824 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b)) >> 2)    //262k
                            15825 ; 221  |#elif defined(COLOR_65K)
                            15826 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)) >> 3)  //65k
                            15827 ; 223  |#else
                            15828 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >> 4)
                            15829 ; 225  |#endif
                            15830 ; 226  |    
                            15831 ; 227  |#endif // #ifndef _TYPES_H
                            15832 
                            15834 
                            15835 ; 29   |
                            15836 ; 30   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            15837 ; 31   |
                            15838 ; 32   |//   RTC STMP Registers 
                            15839 ; 33   |//   Edited 2/26/2002 J. Ferrara
                            15840 ; 34   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            15841 ; 35   |
                            15842 ; 36   |#define HW_RTC_BASEADDR (0xF500)
                            15843 ; 37   |
                            15844 ; 38   |
                            15845 ; 39   |
                            15846 ; 40   |
                            15847 ; 41   |
                            15848 ; 42   |/////////////////////////////////////////////////////////////////////////////////
                            15849 ; 43   |
                            15850 ; 44   |////  RTC Control Status Register (HW_RTC_CSR) Bit Definitions
                            15851 ; 45   |
                            15852 ; 46   |#define HW_RTC_CSR_ALARMINTEN_BITPOS (0)
                            15853 ; 47   |#define HW_RTC_CSR_ALARMINT_BITPOS (1)
                            15854 ; 48   |#define HW_RTC_CSR_WATCHDOGEN_BITPOS (2)
                            15855 ; 49   |#define HW_RTC_CSR_RSVD0_BITPOS (3)
                            15856 ; 50   |#define HW_RTC_CSR_STALEREGS_BITPOS (4)
                            15857 ; 51   |#define HW_RTC_CSR_RSVD1_BITPOS (9)
                            15858 ; 52   |#define HW_RTC_CSR_NEWREGS_BITPOS (12)
                            15859 ; 53   |#define HW_RTC_CSR_NEWREGS_XTALDIV_BITPOS (12)
                            15860 ; 54   |#define HW_RTC_CSR_NEWREGS_MSCOUNT_BITPOS (13)
                            15861 ; 55   |#define HW_RTC_CSR_NEWREGS_ALRMCOUNT_BITPOS (14)
                            15862 ; 56   |#define HW_RTC_CSR_NEWREGS_PERSIST0_BITPOS (15)
                            15863 ; 57   |#define HW_RTC_CSR_NEWREGS_PERSIST1_BITPOS (16)
                            15864 ; 58   |#define HW_RTC_CSR_RSVD2_BITPOS (17)
                            15865 ; 59   |#define HW_RTC_CSR_FORCE_BITPOS (20)
                            15866 ; 60   |#define HW_RTC_CSR_RSVD3_BITPOS (21)
                            15867 ; 61   |#define HW_RTC_CSR_SFTRST_BITPOS (23)                                                                           
                            15868 ; 62   |#define HW_RTC_CSR_ALARMINTEN_WIDTH (1)
                            15869 ; 63   |#define HW_RTC_CSR_ALARMINT_WIDTH (1)
                            15870 ; 64   |#define HW_RTC_CSR_WATCHDOGEN_WIDTH (1)
                            15871 ; 65   |#define HW_RTC_CSR_RSVD0_WIDTH (1)
                            15872 ; 66   |#define HW_RTC_CSR_STALEREGS_WIDTH (5)
                            15873 ; 67   |#define HW_RTC_CSR_RSVD1_WIDTH (3)
                            15874 ; 68   |#define HW_RTC_CSR_NEWREGS_WIDTH (5)
                            15875 ; 69   |#define HW_RTC_CSR_NEWREGS_XTALDIV_WIDTH (1)
                            15876 ; 70   |#define HW_RTC_CSR_NEWREGS_MSCOUNT_WIDTH (1)
                            15877 ; 71   |#define HW_RTC_CSR_NEWREGS_ALRMCOUNT_WIDTH (1)
                            15878 ; 72   |#define HW_RTC_CSR_NEWREGS_PERSIST0_WIDTH (1)
                            15879 ; 73   |#define HW_RTC_CSR_NEWREGS_PERSIST1_WIDTH (1)
                            15880 ; 74   |#define HW_RTC_CSR_RSVD2_WIDTH (3)
                            15881 ; 75   |#define HW_RTC_CSR_FORCE_WIDTH (1)
                            15882 ; 76   |#define HW_RTC_CSR_RSVD3_WIDTH (2)
                            15883 ; 77   |#define HW_RTC_CSR_SFTRST_WIDTH (1)
                            15884 ; 78   |
                            15885 ; 79   |#define HW_RTC_CSR_ALARMINT_SETMASK (((1<<HW_RTC_CSR_ALARMINT_WIDTH)-1)<<HW_RTC_CSR_ALARMINT_BITPOS) 
                            15886 ; 80   |#define HW_RTC_CSR_ALARMINTEN_SETMASK (((1<<HW_RTC_CSR_ALARMINTEN_WIDTH)-1)<<HW_RTC_CSR_ALARMINTEN_BITPOS) 
                            15887 ; 81   |#define HW_RTC_CSR_WATCHDOGEN_SETMASK (((1<<HW_RTC_CSR_WATCHDOGEN_WIDTH)-1)<<HW_RTC_CSR_WATCHDOGEN_BITPOS) 
                            15888 ; 82   |#define HW_RTC_CSR_RSVD0_SETMASK (((1<<HW_RTC_CSR_RSVD0_WIDTH)-1)<<HW_RTC_CSR_RSVD0_BITPOS) 
                            15889 ; 83   |#define HW_RTC_CSR_STALEREGS_SETMASK (((1<<HW_RTC_CSR_STALEREGS_WIDTH)-1)<<HW_RTC_CSR_STALEREGS_BITPOS) 
                            15890 ; 84   |#define HW_RTC_CSR_RSVD1_SETMASK (((1<<HW_RTC_CSR_RSVD1_WIDTH)-1)<<HW_RTC_CSR_RSVD1_BITPOS) 
                            15891 ; 85   |#define HW_RTC_CSR_NEWREGS_SETMASK (((1<<HW_RTC_CSR_NEWREGS_WIDTH)-1)<<HW_RTC_CSR_NEWREGS_BITPOS) 
                            15892 ; 86   |#define HW_RTC_CSR_NEWREGS_XTALDIV_SETMASK (((1<<HW_RTC_CSR_NEWREGS_XTALDIV_WIDTH)-1)<<HW_RTC_CSR_NEWREGS_XTALDIV_BITPOS)   
                            15893 ; 87   |#define HW_RTC_CSR_NEWREGS_MSCOUNT_SETMASK (((1<<HW_RTC_CSR_NEWREGS_MSCOUNT_WIDTH)-1)<<HW_RTC_CSR_NEWREGS_MSCOUNT_BITPOS)
                            15894 ; 88   |#define HW_RTC_CSR_NEWREGS_ALRMCOUNT_SETMASK (((1<<HW_RTC_CSR_NEWREGS_ALRMCOUNT_WIDTH)-1)<<HW_RTC_CSR_NEWREGS_ALRMCOUNT_BITPOS)
                            15895 ; 89   |#define HW_RTC_CSR_NEWREGS_PERSIST0_SETMASK (((1<<HW_RTC_CSR_NEWREGS_PERSIST0_WIDTH)-1)<<HW_RTC_CSR_NEWREGS_PERSIST0_BITPOS)
                            15896 ; 90   |#define HW_RTC_CSR_NEWREGS_PERSIST1_SETMASK (((1<<HW_RTC_CSR_NEWREGS_PERSIST1_WIDTH)-1)<<HW_RTC_CSR_NEWREGS_PERSIST1_BITPOS)
                            15897 ; 91   |#define HW_RTC_CSR_RSVD2_SETMASK (((1<<HW_RTC_CSR_RSVD2_WIDTH)-1)<<HW_RTC_CSR_RSVD2_BITPOS) 
                            15898 ; 92   |#define HW_RTC_CSR_FORCE_SETMASK (((1<<HW_RTC_CSR_FORCE_WIDTH)-1)<<HW_RTC_CSR_FORCE_BITPOS) 
                            15899 ; 93   |#define HW_RTC_CSR_RSVD3_SETMASK (((1<<HW_RTC_CSR_RSVD3_WIDTH)-1)<<HW_RTC_CSR_RSVD3_BITPOS) 
                            15900 ; 94   |#define HW_RTC_CSR_SFTRST_SETMASK (((1<<HW_RTC_CSR_SFTRST_WIDTH)-1)<<HW_RTC_CSR_SFTRST_BITPOS) 
                            15901 ; 95   |
                            15902 ; 96   |#define HW_RTC_CSR_ALARMINTEN_CLRMASK (~(WORD)HW_RTC_CSR_ALARMINTEN_SETMASK)
                            15903 ; 97   |#define HW_RTC_CSR_ALARMINT_CLRMASK (~(WORD)HW_RTC_CSR_ALARMINT_SETMASK)
                            15904 ; 98   |#define HW_RTC_CSR_WATCHDOGEN_CLRMASK (~(WORD)HW_RTC_CSR_WATCHDOGEN_SETMASK)
                            15905 ; 99   |#define HW_RTC_CSR_RSVD0_CLRMASK (~(WORD)HW_RTC_CSR_RSVD0_SETMASK)
                            15906 ; 100  |#define HW_RTC_CSR_STALEREGS_CLRMASK (~(WORD)HW_RTC_CSR_STALEREGS_SETMASK)
                            15907 ; 101  |#define HW_RTC_CSR_RSVD1_CLRMASK (~(WORD)HW_RTC_CSR_RSVD1_SETMASK)
                            15908 ; 102  |#define HW_RTC_CSR_NEWREGS_CLRMASK (~(WORD)HW_RTC_CSR_NEWREGS_SETMASK)
                            15909 ; 103  |#define HW_RTC_CSR_NEWREGS_XTALDIV_CLRMASK (~(WORD)HW_RTC_CSR_NEWREGS_XTALDIV_SETMASK)   
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  64

M:ADDR CODE           CYCLES LINE SOURCELINE
                            15910 ; 104  |#define HW_RTC_CSR_NEWREGS_MSCOUNT_CLRMASK (~(WORD)HW_RTC_CSR_NEWREGS_MSCOUNT_SETMASK)
                            15911 ; 105  |#define HW_RTC_CSR_NEWREGS_ALRMCOUNT_CLRMASK (~(WORD)HW_RTC_CSR_NEWREGS_ALRMCOUNT_SETMASK)
                            15912 ; 106  |#define HW_RTC_CSR_NEWREGS_PERSIST0_CLRMASK (~(WORD)HW_RTC_CSR_NEWREGS_PERSIST0_SETMASK)
                            15913 ; 107  |#define HW_RTC_CSR_NEWREGS_PERSIST1_CLRMASK (~(WORD)HW_RTC_CSR_NEWREGS_PERSIST1_SETMASK)
                            15914 ; 108  |
                            15915 ; 109  |#define HW_RTC_CSR_RSVD2_CLRMASK (~(WORD)HW_RTC_CSR_RSVD2_SETMASK)
                            15916 ; 110  |#define HW_RTC_CSR_FORCE_CLRMASK (~(WORD)HW_RTC_CSR_FORCE_SETMASK)
                            15917 ; 111  |#define HW_RTC_CSR_RSVD3_CLRMASK (~(WORD)HW_RTC_CSR_RSVD3_SETMASK)
                            15918 ; 112  |#define HW_RTC_CSR_SFTRST_CLRMASK (~(WORD)HW_RTC_CSR_SFTRST_SETMASK)
                            15919 ; 113  |
                            15920 ; 114  |
                            15921 ; 115  |typedef union               
                            15922 ; 116  |{
                            15923 ; 117  |    struct {
                            15924 ; 118  |         int ALARMINTEN         : HW_RTC_CSR_ALARMINTEN_WIDTH;
                            15925 ; 119  |         int ALARMINT           : HW_RTC_CSR_ALARMINT_WIDTH;
                            15926 ; 120  |         int WATCHDOGEN         : HW_RTC_CSR_WATCHDOGEN_WIDTH;
                            15927 ; 121  |         int RSVD0              : HW_RTC_CSR_RSVD0_WIDTH;
                            15928 ; 122  |         unsigned int STALEREGS : HW_RTC_CSR_STALEREGS_WIDTH;
                            15929 ; 123  |         int RSVD1              : HW_RTC_CSR_RSVD1_WIDTH;
                            15930 ; 124  |         unsigned int NEWREGS   : HW_RTC_CSR_NEWREGS_WIDTH;
                            15931 ; 125  |         int RSVD2              : HW_RTC_CSR_RSVD2_WIDTH;
                            15932 ; 126  |         int FORCE             : HW_RTC_CSR_FORCE_WIDTH;
                            15933 ; 127  |         int RSVD3              : HW_RTC_CSR_RSVD3_WIDTH;
                            15934 ; 128  |         unsigned int SFTRST    : HW_RTC_CSR_SFTRST_WIDTH;
                            15935 ; 129  |    } B;
                            15936 ; 130  |    int I;
                            15937 ; 131  |    unsigned int U;
                            15938 ; 132  |} rtc_csr_type;
                            15939 ; 133  |#define HW_RTC_CSR      (*(volatile rtc_csr_type _X*) (HW_RTC_BASEADDR+0))    /* RTC Control / Status Register */
                            15940 ; 134  |
                            15941 ; 135  |/////////////////////////////////////////////////////////////////////////////////
                            15942 ; 136  |
                            15943 ; 137  |//  RTC Milliseconds Register0 (HW_RTC_MSECONDS0) Bit Definitions
                            15944 ; 138  |
                            15945 ; 139  |#define HW_RTC_MSECONDS0_MSECONDSLOW_BITPOS (0)
                            15946 ; 140  |
                            15947 ; 141  |#define HW_RTC_MSECONDS0_MSECONDSLOW_WIDTH (24)
                            15948 ; 142  |
                            15949 ; 143  |#define HW_RTC_MSECONDS0_MSECONDSLOW_SETMASK (((1<<HW_RTC_MSECONDS0_MSECONDSLOW_WIDTH)-1)<<HW_RTC_MSECONDS0_MSECONDSLOW_BITPOS) 
                            15950 ; 144  |
                            15951 ; 145  |#define HW_RTC_MSECONDS0_MSECONDSLOW_CLRMASK (~(WORD)HW_RTC_MSECONDS0_MSECONDSLOW_SETMASK)
                            15952 ; 146  |
                            15953 ; 147  |typedef union               
                            15954 ; 148  |{
                            15955 ; 149  |    struct {
                            15956 ; 150  |         int MSECONDSLOW        : HW_RTC_MSECONDS0_MSECONDSLOW_WIDTH;
                            15957 ; 151  |    } B;
                            15958 ; 152  |    int I;
                            15959 ; 153  |    unsigned int U;
                            15960 ; 154  |} rtc_mseconds0_type;
                            15961 ; 155  |#define HW_RTC_MSECONDS0      (*(volatile rtc_mseconds0_type _X*) (HW_RTC_BASEADDR+1))    /* RTC MSECONDS Lower Word Register */
                            15962 ; 156  |#define HW_RTCLOWR            HW_RTC_MSECONDS0
                            15963 ; 157  |/////////////////////////////////////////////////////////////////////////////////
                            15964 ; 158  |
                            15965 ; 159  |//  RTC Milliseconds Register1 (HW_RTC_MSECONDS1) Bit Definitions
                            15966 ; 160  |
                            15967 ; 161  |#define HW_RTC_MSECONDS1_MSECONDSHIGH_BITPOS (0)
                            15968 ; 162  |
                            15969 ; 163  |#define HW_RTC_MSECONDS1_MSECONDSHIGH_WIDTH (24)
                            15970 ; 164  |
                            15971 ; 165  |#define HW_RTC_MSECONDS1_MSECONDSHIGH_SETMASK (((1<<HW_RTC_MSECONDS1_MSECONDSHIGH_WIDTH)-1)<<HW_RTC_MSECONDS1_MSECONDSHIGH_BITPOS) 
                            15972 ; 166  |
                            15973 ; 167  |#define HW_RTC_MSECONDS1_MSECONDSHIGH_CLRMASK (~(WORD)HW_RTC_MSECONDS1_MSECONDSHIGH_SETMASK)
                            15974 ; 168  |
                            15975 ; 169  |typedef union               
                            15976 ; 170  |{
                            15977 ; 171  |    struct {
                            15978 ; 172  |         int MSECONDSHIGH       : HW_RTC_MSECONDS1_MSECONDSHIGH_WIDTH;
                            15979 ; 173  |    } B;
                            15980 ; 174  |    int I;
                            15981 ; 175  |    unsigned int U;
                            15982 ; 176  |} rtc_mseconds1_type;
                            15983 ; 177  |#define HW_RTC_MSECONDS1      (*(volatile rtc_mseconds1_type _X*) (HW_RTC_BASEADDR+2))    /* RTC MSECONDS Upper Word Register */
                            15984 ; 178  |#define HW_RTCUPR             HW_RTC_MSECONDS1
                            15985 ; 179  |
                            15986 ; 180  |#define HW_RTC_LOWER_OFFSET 1
                            15987 ; 181  |#define HW_RTC_UP_OFFSET 2
                            15988 ; 182  |
                            15989 ; 183  |
                            15990 ; 184  |/////////////////////////////////////////////////////////////////////////////////
                            15991 ; 185  |
                            15992 ; 186  |//  RTC Watchdog Count (HW_RTC_WATCHDOG) Bit Definitions
                            15993 ; 187  |
                            15994 ; 188  |#define HW_RTC_WATCHDOG_TIMEOUTCNT_BITPOS (0)
                            15995 ; 189  |
                            15996 ; 190  |#define HW_RTC_WATCHDOG_TIMEOUTCNT_WIDTH (24)
                            15997 ; 191  |
                            15998 ; 192  |#define HW_RTC_WATCHDOG_TIMEOUTCNT_SETMASK (((1<<HW_RTC_WATCHDOG_TIMEOUTCNT_WIDTH)-1)<<HW_RTC_WATCHDOG_TIMEOUTCNT_BITPOS) 
                            15999 ; 193  |
                            16000 ; 194  |#define HW_RTC_WATCHDOG_TIMEOUTCNT_CLRMASK (~(WORD)HW_RTC_WATCHDOG_TIMEOUTCNT_SETMASK)
                            16001 ; 195  |
                            16002 ; 196  |typedef union               
                            16003 ; 197  |{
                            16004 ; 198  |    struct {
                            16005 ; 199  |         int TIMEOUTCNT         : HW_RTC_WATCHDOG_TIMEOUTCNT_WIDTH;
                            16006 ; 200  |    } B;
                            16007 ; 201  |    int I;
                            16008 ; 202  |    unsigned int U;
                            16009 ; 203  |} rtc_watchdog_type;
                            16010 ; 204  |#define HW_RTC_WATCHDOG     (*(volatile rtc_watchdog_type _X*) (HW_RTC_BASEADDR+3))    /* RTC Watchdog Timeout Register */
                            16011 ; 205  |/////////////////////////////////////////////////////////////////////////////////
                            16012 ; 206  |
                            16013 ; 207  |//  RTC Alarm Register0 (HW_RTC_ALARM0) Bit Definitions
                            16014 ; 208  |
                            16015 ; 209  |#define HW_RTC_ALARM0_ALARMLOW_BITPOS (0)
                            16016 ; 210  |
                            16017 ; 211  |#define HW_RTC_ALARM0_ALARMLOW_WIDTH (24)
                            16018 ; 212  |
                            16019 ; 213  |#define HW_RTC_ALARM0_ALARMLOW_SETMASK (((1<<HW_RTC_ALARM0_ALARMLOW_WIDTH)-1)<<HW_RTC_ALARM0_ALARMLOW_BITPOS) 
                            16020 ; 214  |
                            16021 ; 215  |#define HW_RTC_ALARM0_ALARMLOW_CLRMASK (~(WORD)HW_RTC_ALARM0_ALARMLOW_SETMASK)
                            16022 ; 216  |
                            16023 ; 217  |typedef union               
                            16024 ; 218  |{
                            16025 ; 219  |    struct {
                            16026 ; 220  |         int ALARMLOW   : HW_RTC_ALARM0_ALARMLOW_WIDTH;
                            16027 ; 221  |    } B;
                            16028 ; 222  |    int I;
                            16029 ; 223  |    unsigned int U;
                            16030 ; 224  |} rtc_alarm0_type;
                            16031 ; 225  |#define HW_RTC_ALARM0      (*(volatile rtc_alarm0_type _X*) (HW_RTC_BASEADDR+4))    /* RTC ALARM Lower Word Register */
                            16032 ; 226  |/////////////////////////////////////////////////////////////////////////////////
                            16033 ; 227  |
                            16034 ; 228  |//  RTC Alarm Register1 (HW_RTC_ALARM1) Bit Definitions
                            16035 ; 229  |
                            16036 ; 230  |#define HW_RTC_ALARM1_ALARMHIGH_BITPOS (0)
                            16037 ; 231  |
                            16038 ; 232  |#define HW_RTC_ALARM1_ALARMHIGH_WIDTH (24)
                            16039 ; 233  |
                            16040 ; 234  |#define HW_RTC_ALARM1_ALARMHIGH_SETMASK (((1<<HW_RTC_ALARM1_ALARMHIGH_WIDTH)-1)<<HW_RTC_ALARM1_ALARMHIGH_BITPOS) 
                            16041 ; 235  |
                            16042 ; 236  |#define HW_RTC_ALARM1_ALARMHIGH_CLRMASK (~(WORD)HW_RTC_ALARM1_ALARMHIGH_SETMASK)
                            16043 ; 237  |
                            16044 ; 238  |typedef union               
                            16045 ; 239  |{
                            16046 ; 240  |    struct {
                            16047 ; 241  |         int ALARMHIGH  : HW_RTC_ALARM1_ALARMHIGH_WIDTH;
                            16048 ; 242  |    } B;
                            16049 ; 243  |    int I;
                            16050 ; 244  |    unsigned int U;
                            16051 ; 245  |} rtc_alarm1_type;
                            16052 ; 246  |#define HW_RTC_ALARM1      (*(volatile rtc_alarm1_type _X*) (HW_RTC_BASEADDR+5))    /* RTC ALARM Upper Word Register */
                            16053 ; 247  |/////////////////////////////////////////////////////////////////////////////////
                            16054 ; 248  |
                            16055 ; 249  |//  RTC Xtal-Clock Divide Register (HW_RTC_XTALDIVIDE) Bit Definitions
                            16056 ; 250  |
                            16057 ; 251  |#define HW_RTC_XTALDIVIDE_DIVCOUNT_BITPOS (0)
                            16058 ; 252  |#define HW_RTC_XTALDIVIDE_RSVD0_BITPOS (16)
                            16059 ; 253  |
                            16060 ; 254  |#define HW_RTC_XTALDIVIDE_DIVCOUNT_WIDTH (16)
                            16061 ; 255  |#define HW_RTC_XTALDIVIDE_RSVD0_WIDTH (8)
                            16062 ; 256  |
                            16063 ; 257  |#define HW_RTC_XTALDIVIDE_DIVCOUNT_SETMASK (((1<<HW_RTC_XTALDIVIDE_DIVCOUNT_WIDTH)-1)<<HW_RTC_XTALDIVIDE_DIVCOUNT_BITPOS) 
                            16064 ; 258  |#define HW_RTC_XTALDIVIDE_RSVD0_SETMASK (((1<<HW_RTC_XTALDIVIDE_RSVD0_BITPOS)-1)<<HW_RTC_XTALDIVIDE_RSVD0_BITPOS) 
                            16065 ; 259  |
                            16066 ; 260  |#define HW_RTC_XTALDIVIDE_DIVCOUNT_CLRMASK (~(WORD)HW_RTC_XTALDIVIDE_DIVCOUNT_SETMASK)
                            16067 ; 261  |#define HW_RTC_XTALDIVIDE_RSVD0_CLRMASK (~(WORD)HW_RTC_XTALDIVIDE_RSVD0_SETMASK)
                            16068 ; 262  |
                            16069 ; 263  |typedef union               
                            16070 ; 264  |{
                            16071 ; 265  |    struct {
                            16072 ; 266  |         int DIVCOUNT   : HW_RTC_XTALDIVIDE_DIVCOUNT_WIDTH;
                            16073 ; 267  |         int RSVD0      : HW_RTC_XTALDIVIDE_RSVD0_WIDTH;
                            16074 ; 268  |    } B;
                            16075 ; 269  |    int I;
                            16076 ; 270  |    unsigned int U;
                            16077 ; 271  |} rtc_xtaldivide_type;
                            16078 ; 272  |#define HW_RTC_XTALDIVIDE   (*(volatile rtc_xtaldivide_type _X*) (HW_RTC_BASEADDR+6))  /* RTC Xtal-clock Pre-Divider Word Register */
                            16079 ; 273  |/////////////////////////////////////////////////////////////////////////////////
                            16080 ; 274  |
                            16081 ; 275  |//  RTC PERSISTENT Register0 (HW_RTC_PERSISTENT0) Bit Definitions
                            16082 ; 276  |
                            16083 ; 277  |#define HW_RTC_PERSISTENT0_ALARMEN_BITPOS (0)
                            16084 ; 278  |#define HW_RTC_PERSISTENT0_ALARMWAKE_EN_BITPOS (1)
                            16085 ; 279  |#define HW_RTC_PERSISTENT0_ALARMWAKE_BITPOS (2)
                            16086 ; 280  |#define HW_RTC_PERSISTENT0_XTALPDOWN_BITPOS (3)
                            16087 ; 281  |#define HW_RTC_PERSISTENT0_RSVD0_BITPOS (4)
                            16088 ; 282  |
                            16089 ; 283  |#define HW_RTC_PERSISTENT0_ALARMEN_WIDTH (1)
                            16090 ; 284  |#define HW_RTC_PERSISTENT0_ALARMWAKE_EN_WIDTH (1)
                            16091 ; 285  |#define HW_RTC_PERSISTENT0_ALARMWAKE_WIDTH (1)
                            16092 ; 286  |#define HW_RTC_PERSISTENT0_XTALPDOWN_WIDTH (1)
                            16093 ; 287  |#define HW_RTC_PERSISTENT0_RSVD0_WIDTH (21)
                            16094 ; 288  |
                            16095 ; 289  |#define HW_RTC_PERSISTENT0_ALARMEN_SETMASK (((1<<HW_RTC_PERSISTENT0_ALARMEN_WIDTH)-1)<<HW_RTC_PERSISTENT0_ALARMEN_BITPOS) 
                            16096 ; 290  |#define HW_RTC_PERSISTENT0_ALARMWAKE_EN_SETMASK (((1<<HW_RTC_PERSISTENT0_ALARMWAKE_EN_WIDTH)-1)<<HW_RTC_PERSISTENT0_ALARMWAKE_EN_BITPOS)
                            16097 ; 291  |#define HW_RTC_PERSISTENT0_ALARMWAKE_SETMASK (((1<<HW_RTC_PERSISTENT0_ALARMWAKE_WIDTH)-1)<<HW_RTC_PERSISTENT0_ALARMWAKE_BITPOS) 
                            16098 ; 292  |#define HW_RTC_PERSISTENT0_XTALPDOWN_SETMASK (((1<<HW_RTC_PERSISTENT0_XTALPDOWN_WIDTH)-1)<<HW_RTC_PERSISTENT0_XTALPDOWN_BITPOS) 
                            16099 ; 293  |#define HW_RTC_PERSISTENT0_RSVD0_SETMASK (((1<<HW_RTC_PERSISTENT0_RSVD0_WIDTH)-1)<<HW_RTC_PERSISTENT0_RSVD0_BITPOS) 
                            16100 ; 294  |
                            16101 ; 295  |#define HW_RTC_PERSISTENT0_ALARMEN_CLRMASK (~(WORD)HW_RTC_PERSISTENT0_ALARMEN_SETMASK)
                            16102 ; 296  |#define HW_RTC_PERSISTENT0_ALARMWAKE_EN_CLRMASK (~(WORD)HW_RTC_PERSISTENT0_ALARMWAKE_EN_SETMASK)
                            16103 ; 297  |#define HW_RTC_PERSISTENT0_ALARMWAKE_CLRMASK (~(WORD)HW_RTC_PERSISTENT0_ALARMWAKE_SETMASK)
                            16104 ; 298  |#define HW_RTC_PERSISTENT0_XTALPDOWN_CLRMASK (~(WORD)HW_RTC_PERSISTENT0_XTALPDOWN_SETMASK)
                            16105 ; 299  |#define HW_RTC_PERSISTENT0_RSVD0_CLRMASK (~(WORD)HW_RTC_PERSISTENT0_RSVD0_SETMASK)
                            16106 ; 300  |
                            16107 ; 301  |typedef union               
                            16108 ; 302  |{
                            16109 ; 303  |   struct {
                            16110 ; 304  |      int ALARMEN   : HW_RTC_PERSISTENT0_ALARMEN_WIDTH;
                            16111 ; 305  |           int ALARMWAKE_EN  :  HW_RTC_PERSISTENT0_ALARMWAKE_EN_WIDTH;
                            16112 ; 306  |      int ALARMWAKE : HW_RTC_PERSISTENT0_ALARMWAKE_WIDTH;
                            16113 ; 307  |      int XTALPDOWN : HW_RTC_PERSISTENT0_XTALPDOWN_WIDTH;
                            16114 ; 308  |      int RSVD0     : HW_RTC_PERSISTENT0_RSVD0_WIDTH;
                            16115 ; 309  |   } B;
                            16116 ; 310  |    int I;
                            16117 ; 311  |    unsigned int U;
                            16118 ; 312  |} rtc_PERSISTENT0_type;
                            16119 ; 313  |#define HW_RTC_PERSISTENT0   (*(volatile rtc_PERSISTENT0_type _X*) (HW_RTC_BASEADDR+7))  /* RTC PERSISTENT Register0 */
                            16120 ; 314  |
                            16121 ; 315  |/////////////////////////////////////////////////////////////////////////////////
                            16122 ; 316  |
                            16123 ; 317  |//  RTC PERSISTENT Register1 (HW_RTC_PERSISTENT1) Bit Definitions
                            16124 ; 318  |
                            16125 ; 319  |#define HW_RTC_PERSISTENT1_RSVD0_BITPOS (0)
                            16126 ; 320  |
                            16127 ; 321  |#define HW_RTC_PERSISTENT1_RSVD0_WIDTH (24)
                            16128 ; 322  |
                            16129 ; 323  |#define HW_RTC_PERSISTENT1_RSVD0_SETMASK (((1<<HW_RTC_PERSISTENT1_RSVD0_WIDTH)-1)<<HW_RTC_PERSISTENT1_RSVD0_BITPOS) 
                            16130 ; 324  |
                            16131 ; 325  |#define HW_RTC_PERSISTENT1_RSVD0_CLRMASK (~(WORD)HW_RTC_PERSISTENT1_RSVD0_SETMASK)
                            16132 ; 326  |
                            16133 ; 327  |
                            16134 ; 328  |typedef union               
                            16135 ; 329  |{
                            16136 ; 330  |    struct {
                            16137 ; 331  |         int RSVD0      : HW_RTC_PERSISTENT1_RSVD0_WIDTH;
                            16138 ; 332  |    } B;
                            16139 ; 333  |    int I;
                            16140 ; 334  |    unsigned int U;
                            16141 ; 335  |} rtc_PERSISTENT1_type;
                            16142 ; 336  |#define HW_RTC_PERSISTENT1   (*(volatile rtc_PERSISTENT1_type _X*) (HW_RTC_BASEADDR+8))  /* RTC PERSISTENT Register1 */
                            16143 ; 337  |
                            16144 ; 338  |
                            16145 ; 339  |#endif
                            16146 ; 340  |
                            16147 ; 341  |
                            16148 ; 342  |
                            16149 ; 343  |
                            16150 ; 344  |
                            16151 ; 345  |
                            16152 ; 346  |
                            16153 ; 347  |
                            16154 ; 348  |
                            16155 ; 349  |
                            16156 ; 350  |
                            16157 ; 351  |
                            16158 ; 352  |
                            16159 ; 353  |
                            16160 
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  65

M:ADDR CODE           CYCLES LINE SOURCELINE
                            16162 
                            16163 ; 30   |#include "regsspare.h"
                            16164 
                            16166 
                            16167 ; 1    |#if !(defined(RESGSSPARE_INC))
                            16168 ; 2    |#define RESGSSPARE_INC 1
                            16169 ; 3    |
                            16170 ; 4    |#define HW_SPARER_BASEADDR (0xFA16)
                            16171 ; 5    |
                            16172 ; 6    |
                            16173 ; 7    |#define HW_SPARER_I2SS_BITPOS 0
                            16174 ; 8    |#define HW_SPARER_USB_SELECT_BITPOS 1
                            16175 ; 9    |#define HW_SPARER_USB_PLUGIN_BITPOS 8
                            16176 ; 10   |#define HW_SPARER_PSWITCH_BITPOS 9
                            16177 ; 11   |
                            16178 ; 12   |#define HW_SPARER_I2SS_SETMASK 1<<HW_SPARER_I2SS_BITPOS
                            16179 ; 13   |#define HW_SPARER_USB_SELECT_SETMASK 1<<HW_SPARER_USB_SELECT_BITPOS
                            16180 ; 14   |
                            16181 ; 15   |#define HW_SPARER_I2SS_CLRMASK ~(WORD)HW_SPARER_I2SS_SETMASK
                            16182 ; 16   |#define HW_SPARER_USB_SELECT_CLRMASK ~(WORD)HW_SPARER_USB_SELECT_SETMASK
                            16183 ; 17   |
                            16184 ; 18   |
                            16185 ; 19   |
                            16186 ; 20   |typedef union               
                            16187 ; 21   |{
                            16188 ; 22   |    struct {
                            16189 ; 23   |        int      I2SS       :1;     
                            16190 ; 24   |        int      USBSELECT  :1;     
                            16191 ; 25   |        unsigned            :6;
                            16192 ; 26   |        int      USBPLUGIN  :1;     
                            16193 ; 27   |        int      PSWITCH    :1;     
                            16194 ; 28   |    } B;
                            16195 ; 29   |
                            16196 ; 30   |    int I;
                            16197 ; 31   |
                            16198 ; 32   |} spare_type;
                            16199 ; 33   |#define HW_SPARER      (*(volatile spare_type _X*) (HW_SPARER_BASEADDR))
                            16200 ; 34   |
                            16201 ; 35   |
                            16202 ; 36   |
                            16203 ; 37   |#endif
                            16204 
                            16206 
                            16207 ; 31   |#include "regsspi.h"
                            16208 
                            16210 
                            16211 ; 1    |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            16212 ; 2    |//;; Copyright(C) SigmaTel, Inc. 2002-2003
                            16213 ; 3    |//;; Filename    : regsspi.inc
                            16214 ; 4    |//;; Description : Register definitions for SPI interface
                            16215 ; 5    |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            16216 ; 6    |
                            16217 ; 7    |/////////////////////////////////////////////////////////////////////////////////
                            16218 ; 8    |// The following naming conventions are followed in this file.
                            16219 ; 9    |// All registers are named using the format...
                            16220 ; 10   |//     HW_<module>_<regname>
                            16221 ; 11   |// where <module> is the module name which can be any of the following...
                            16222 ; 12   |//     USB20
                            16223 ; 13   |// (Note that when there is more than one copy of a particular module, the
                            16224 ; 14   |// module name includes a number starting from 0 for the first instance of
                            16225 ; 15   |// that module)
                            16226 ; 16   |// <regname> is the specific register within that module
                            16227 ; 17   |// We also define the following...
                            16228 ; 18   |//     HW_<module>_<regname>_BITPOS
                            16229 ; 19   |// which defines the starting bit (i.e. LSB) of a multi bit field
                            16230 ; 20   |//     HW_<module>_<regname>_SETMASK
                            16231 ; 21   |// which does something else, and
                            16232 ; 22   |//     HW_<module>_<regname>_CLRMASK
                            16233 ; 23   |// which does something else.
                            16234 ; 24   |// Other rules
                            16235 ; 25   |//     All caps
                            16236 ; 26   |//     Numeric identifiers start at 0
                            16237 ; 27   |#if !(defined(regsspiinc))
                            16238 ; 28   |#define regsspiinc 1
                            16239 ; 29   |
                            16240 ; 30   |#include "types.h"
                            16241 
                            16243 
                            16244 ; 1    |////////////////////////////////////////////////////////////////////////////////
                            16245 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                            16246 ; 3    |//
                            16247 ; 4    |// Filename: types.h
                            16248 ; 5    |// Description: Standard data types
                            16249 ; 6    |////////////////////////////////////////////////////////////////////////////////
                            16250 ; 7    |
                            16251 ; 8    |#ifndef _TYPES_H
                            16252 ; 9    |#define _TYPES_H
                            16253 ; 10   |
                            16254 ; 11   |// TODO:  move this outta here!
                            16255 ; 12   |#if !defined(NOERROR)
                            16256 ; 13   |#define NOERROR 0
                            16257 ; 14   |#define SUCCESS 0
                            16258 ; 15   |#endif 
                            16259 ; 16   |#if !defined(SUCCESS)
                            16260 ; 17   |#define SUCCESS  0
                            16261 ; 18   |#endif
                            16262 ; 19   |#if !defined(ERROR)
                            16263 ; 20   |#define ERROR   -1
                            16264 ; 21   |#endif
                            16265 ; 22   |#if !defined(FALSE)
                            16266 ; 23   |#define FALSE 0
                            16267 ; 24   |#endif
                            16268 ; 25   |#if !defined(TRUE)
                            16269 ; 26   |#define TRUE  1
                            16270 ; 27   |#endif
                            16271 ; 28   |
                            16272 ; 29   |#if !defined(NULL)
                            16273 ; 30   |#define NULL 0
                            16274 ; 31   |#endif
                            16275 ; 32   |
                            16276 ; 33   |#define MAX_INT     0x7FFFFF
                            16277 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                            16278 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                            16279 ; 36   |#define MAX_ULONG   (-1) 
                            16280 ; 37   |
                            16281 ; 38   |#define WORD_SIZE   24              // word size in bits
                            16282 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                            16283 ; 40   |
                            16284 ; 41   |
                            16285 ; 42   |#define BYTE    unsigned char       // btVarName
                            16286 ; 43   |#define CHAR    signed char         // cVarName
                            16287 ; 44   |#define USHORT  unsigned short      // usVarName
                            16288 ; 45   |#define SHORT   unsigned short      // sVarName
                            16289 ; 46   |#define WORD    unsigned int        // wVarName
                            16290 ; 47   |#define INT     signed int          // iVarName
                            16291 ; 48   |#define DWORD   unsigned long       // dwVarName
                            16292 ; 49   |#define LONG    signed long         // lVarName
                            16293 ; 50   |#define BOOL    unsigned int        // bVarName
                            16294 ; 51   |#define FRACT   _fract              // frVarName
                            16295 ; 52   |#define LFRACT  long _fract         // lfrVarName
                            16296 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                            16297 ; 54   |#define FLOAT   float               // fVarName
                            16298 ; 55   |#define DBL     double              // dVarName
                            16299 ; 56   |#define ENUM    enum                // eVarName
                            16300 ; 57   |#define CMX     _complex            // cmxVarName
                            16301 ; 58   |typedef WORD UCS3;                   // 
                            16302 ; 59   |
                            16303 ; 60   |#define UINT16  unsigned short
                            16304 ; 61   |#define UINT8   unsigned char   
                            16305 ; 62   |#define UINT32  unsigned long
                            16306 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port exisiting code to only use 48 bit
                            16307 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port exisiting code to only use 48 bit
                            16308 ; 65   |#define WCHAR   UINT16
                            16309 ; 66   |
                            16310 ; 67   |//UINT128 is 16 bytes or 6 words
                            16311 ; 68   |typedef struct UINT128_3500 {   
                            16312 ; 69   |    int val[6];     
                            16313 ; 70   |} UINT128_3500;
                            16314 ; 71   |
                            16315 ; 72   |#define UINT128   UINT128_3500
                            16316 ; 73   |
                            16317 ; 74   |// Little endian word packed byte strings:   
                            16318 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            16319 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            16320 ; 77   |// Little endian word packed byte strings:   
                            16321 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            16322 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            16323 ; 80   |
                            16324 ; 81   |// Declare Memory Spaces To Use When Coding
                            16325 ; 82   |// A. Sector Buffers
                            16326 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                            16327 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                            16328 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                            16329 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                            16330 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                            16331 ; 88   |// B. Media DDI Memory
                            16332 ; 89   |#define MEDIA_DDI_MEM _Y
                            16333 ; 90   |
                            16334 ; 91   |
                            16335 ; 92   |
                            16336 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                            16337 ; 94   |// Examples of circular pointers:
                            16338 ; 95   |//    INT CIRC cpiVarName
                            16339 ; 96   |//    DWORD CIRC cpdwVarName
                            16340 ; 97   |
                            16341 ; 98   |#define RETCODE INT                 // rcVarName
                            16342 ; 99   |
                            16343 ; 100  |// generic bitfield structure
                            16344 ; 101  |struct Bitfield {
                            16345 ; 102  |    unsigned int B0  :1;
                            16346 ; 103  |    unsigned int B1  :1;
                            16347 ; 104  |    unsigned int B2  :1;
                            16348 ; 105  |    unsigned int B3  :1;
                            16349 ; 106  |    unsigned int B4  :1;
                            16350 ; 107  |    unsigned int B5  :1;
                            16351 ; 108  |    unsigned int B6  :1;
                            16352 ; 109  |    unsigned int B7  :1;
                            16353 ; 110  |    unsigned int B8  :1;
                            16354 ; 111  |    unsigned int B9  :1;
                            16355 ; 112  |    unsigned int B10 :1;
                            16356 ; 113  |    unsigned int B11 :1;
                            16357 ; 114  |    unsigned int B12 :1;
                            16358 ; 115  |    unsigned int B13 :1;
                            16359 ; 116  |    unsigned int B14 :1;
                            16360 ; 117  |    unsigned int B15 :1;
                            16361 ; 118  |    unsigned int B16 :1;
                            16362 ; 119  |    unsigned int B17 :1;
                            16363 ; 120  |    unsigned int B18 :1;
                            16364 ; 121  |    unsigned int B19 :1;
                            16365 ; 122  |    unsigned int B20 :1;
                            16366 ; 123  |    unsigned int B21 :1;
                            16367 ; 124  |    unsigned int B22 :1;
                            16368 ; 125  |    unsigned int B23 :1;
                            16369 ; 126  |};
                            16370 ; 127  |
                            16371 ; 128  |union BitInt {
                            16372 ; 129  |        struct Bitfield B;
                            16373 ; 130  |        int        I;
                            16374 ; 131  |};
                            16375 ; 132  |
                            16376 ; 133  |#define MAX_MSG_LENGTH 10
                            16377 ; 134  |struct CMessage
                            16378 ; 135  |{
                            16379 ; 136  |        unsigned int m_uLength;
                            16380 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                            16381 ; 138  |};
                            16382 ; 139  |
                            16383 ; 140  |typedef struct {
                            16384 ; 141  |    WORD m_wLength;
                            16385 ; 142  |    WORD m_wMessage;
                            16386 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                            16387 ; 144  |} Message;
                            16388 ; 145  |
                            16389 ; 146  |struct MessageQueueDescriptor
                            16390 ; 147  |{
                            16391 ; 148  |        int *m_pBase;
                            16392 ; 149  |        int m_iModulo;
                            16393 ; 150  |        int m_iSize;
                            16394 ; 151  |        int *m_pHead;
                            16395 ; 152  |        int *m_pTail;
                            16396 ; 153  |};
                            16397 ; 154  |
                            16398 ; 155  |struct ModuleEntry
                            16399 ; 156  |{
                            16400 ; 157  |    int m_iSignaledEventMask;
                            16401 ; 158  |    int m_iWaitEventMask;
                            16402 ; 159  |    int m_iResourceOfCode;
                            16403 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                            16404 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescriptor *);
                            16405 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                            16406 ; 163  |    int m_uTimeOutHigh;
                            16407 ; 164  |    int m_uTimeOutLow;
                            16408 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                            16409 ; 166  |};
                            16410 ; 167  |
                            16411 ; 168  |union WaitMask{
                            16412 ; 169  |    struct B{
                            16413 ; 170  |        unsigned int m_bNone     :1;
                            16414 ; 171  |        unsigned int m_bMessage  :1;
                            16415 ; 172  |        unsigned int m_bTimer    :1;
                            16416 ; 173  |        unsigned int m_bButton   :1;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  66

M:ADDR CODE           CYCLES LINE SOURCELINE
                            16417 ; 174  |    } B;
                            16418 ; 175  |    int I;
                            16419 ; 176  |} ;
                            16420 ; 177  |
                            16421 ; 178  |
                            16422 ; 179  |struct Button {
                            16423 ; 180  |        WORD wButtonEvent;
                            16424 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                            16425 ; 182  |};
                            16426 ; 183  |
                            16427 ; 184  |struct Message {
                            16428 ; 185  |        WORD wMsgLength;
                            16429 ; 186  |        WORD wMsgCommand;
                            16430 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                            16431 ; 188  |};
                            16432 ; 189  |
                            16433 ; 190  |union EventTypes {
                            16434 ; 191  |        struct CMessage msg;
                            16435 ; 192  |        struct Button Button ;
                            16436 ; 193  |        struct Message Message;
                            16437 ; 194  |};
                            16438 ; 195  |
                            16439 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                            16440 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                            16441 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                            16442 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                            16443 ; 200  |
                            16444 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                            16445 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                            16446 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                            16447 ; 204  |
                            16448 ; 205  |#if DEBUG
                            16449 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                            16450 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                            16451 ; 208  |#else 
                            16452 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rather than halt or reset. 
                            16453 ; 210  |#define DebugBuildAssert(x)    
                            16454 ; 211  |#endif
                            16455 ; 212  |
                            16456 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                            16457 ; 214  |//  #pragma asm
                            16458 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                            16459 ; 216  |//  #pragma endasm
                            16460 ; 217  |
                            16461 ; 218  |
                            16462 ; 219  |#ifdef COLOR_262K
                            16463 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b)) >> 2)    //262k
                            16464 ; 221  |#elif defined(COLOR_65K)
                            16465 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)) >> 3)  //65k
                            16466 ; 223  |#else
                            16467 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >> 4)
                            16468 ; 225  |#endif
                            16469 ; 226  |    
                            16470 ; 227  |#endif // #ifndef _TYPES_H
                            16471 
                            16473 
                            16474 ; 31   |
                            16475 ; 32   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            16476 ; 33   |
                            16477 ; 34   |//   SPI STMP3500 Registers 
                            16478 ; 35   |//   Last Updated 7.7.2003 Dave Dyches
                            16479 ; 36   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            16480 ; 37   |
                            16481 ; 38   |#define HW_SPI_BASEADDR (0xFFF9)
                            16482 ; 39   |
                            16483 ; 40   |
                            16484 ; 41   |
                            16485 ; 42   |// /////////////////////////////////////////////
                            16486 ; 43   |// //  SPI Control/Status Register Bit Definitions
                            16487 ; 44   |#define HW_SPCSR_SPE_BITPOS (0)
                            16488 ; 45   |#define HW_SPCSR_MSTR_BITPOS (1)
                            16489 ; 46   |#define HW_SPCSR_SPIE_BITPOS (2)
                            16490 ; 47   |#define HW_SPCSR_CPOL_BITPOS (3)
                            16491 ; 48   |#define HW_SPCSR_CPHA_BITPOS (4)
                            16492 ; 49   |#define HW_SPCSR_SPIF_BITPOS (5)
                            16493 ; 50   |#define HW_SPCSR_WCOL_BITPOS (6)
                            16494 ; 51   |#define HW_SPCSR_MODF_BITPOS (7)
                            16495 ; 52   |#define HW_SPCSR_DIV_BITPOS (8)
                            16496 ; 53   |#define HW_SPCSR_RSVD_BITPOS (16)
                            16497 ; 54   |
                            16498 ; 55   |#define HW_SPCSR_SPE_WIDTH (1)
                            16499 ; 56   |#define HW_SPCSR_MSTR_WIDTH (1)
                            16500 ; 57   |#define HW_SPCSR_SPIE_WIDTH (1)
                            16501 ; 58   |#define HW_SPCSR_CPOL_WIDTH (1)
                            16502 ; 59   |#define HW_SPCSR_CPHA_WIDTH (1)
                            16503 ; 60   |#define HW_SPCSR_SPIF_WIDTH (1)
                            16504 ; 61   |#define HW_SPCSR_WCOL_WIDTH (1)
                            16505 ; 62   |#define HW_SPCSR_MODF_WIDTH (1)
                            16506 ; 63   |#define HW_SPCSR_DIV_WIDTH (8)
                            16507 ; 64   |#define HW_SPCSR_RSVD_WIDTH (8)
                            16508 ; 65   |
                            16509 ; 66   |#define HW_SPCSR_SPE_SETMASK (((1<<HW_SPCSR_SPE_WIDTH)-1)<<HW_SPCSR_SPE_BITPOS)
                            16510 ; 67   |#define HW_SPCSR_MSTR_SETMASK (((1<<HW_SPCSR_MSTR_WIDTH)-1)<<HW_SPCSR_MSTR_BITPOS)
                            16511 ; 68   |#define HW_SPCSR_SPIE_SETMASK (((1<<HW_SPCSR_SPIE_WIDTH)-1)<<HW_SPCSR_SPIE_BITPOS)
                            16512 ; 69   |#define HW_SPCSR_CPOL_SETMASK (((1<<HW_SPCSR_CPOL_WIDTH)-1)<<HW_SPCSR_CPOL_BITPOS)
                            16513 ; 70   |#define HW_SPCSR_CPHA_SETMASK (((1<<HW_SPCSR_CPHA_WIDTH)-1)<<HW_SPCSR_CPHA_BITPOS)
                            16514 ; 71   |#define HW_SPCSR_SPIF_SETMASK (((1<<HW_SPCSR_SPIF_WIDTH)-1)<<HW_SPCSR_SPIF_BITPOS)
                            16515 ; 72   |#define HW_SPCSR_WCOL_SETMASK (((1<<HW_SPCSR_WCOL_WIDTH)-1)<<HW_SPCSR_WCOL_BITPOS)
                            16516 ; 73   |#define HW_SPCSR_MODF_SETMASK (((1<<HW_SPCSR_MODF_WIDTH)-1)<<HW_SPCSR_MODF_BITPOS)
                            16517 ; 74   |#define HW_SPCSR_DIV_SETMASK (((1<<HW_SPCSR_DIV_WIDTH)-1)<<HW_SPCSR_DIV_BITPOS)
                            16518 ; 75   |#define HW_SPCSR_RSVD_SETMASK (((1<<HW_SPCSR_RSVD_WIDTH)-1)<<HW_SPCSR_RSVD_BITPOS)
                            16519 ; 76   |
                            16520 ; 77   |#define HW_SPCSR_SPE_CLRMASK (~(WORD)HW_SPCSR_SPE_SETMASK)
                            16521 ; 78   |#define HW_SPCSR_MSTR_CLRMASK (~(WORD)HW_SPCSR_MSTR_SETMASK)
                            16522 ; 79   |#define HW_SPCSR_SPIE_CLRMASK (~(WORD)HW_SPCSR_SPIE_SETMASK)
                            16523 ; 80   |#define HW_SPCSR_CPOL_CLRMASK (~(WORD)HW_SPCSR_CPOL_SETMASK)
                            16524 ; 81   |#define HW_SPCSR_CPHA_CLRMASK (~(WORD)HW_SPCSR_CPHA_SETMASK)
                            16525 ; 82   |#define HW_SPCSR_SPIF_CLRMASK (~(WORD)HW_SPCSR_SPIF_SETMASK)
                            16526 ; 83   |#define HW_SPCSR_WCOL_CLRMASK (~(WORD)HW_SPCSR_WCOL_SETMASK)
                            16527 ; 84   |#define HW_SPCSR_MODF_CLRMASK (~(WORD)HW_SPCSR_MODF_SETMASK)
                            16528 ; 85   |#define HW_SPCSR_DIV_CLRMASK (~(WORD)HW_SPCSR_DIV_SETMASK)
                            16529 ; 86   |#define HW_SPCSR_RSVD_CLRMASK (~(WORD)HW_SPCSR_RSVD_SETMASK)
                            16530 ; 87   |
                            16531 ; 88   |typedef union               
                            16532 ; 89   |{
                            16533 ; 90   |    struct {
                            16534 ; 91   |        int SPE                 : HW_SPCSR_SPE_WIDTH;    
                            16535 ; 92   |        int MSTR                : HW_SPCSR_MSTR_WIDTH;
                            16536 ; 93   |        int SPIE                    : HW_SPCSR_SPIE_WIDTH;
                            16537 ; 94   |        int CPOL                : HW_SPCSR_CPOL_WIDTH;
                            16538 ; 95   |        int CPHA                : HW_SPCSR_CPHA_WIDTH;
                            16539 ; 96   |        int SPIF                : HW_SPCSR_SPIF_WIDTH;
                            16540 ; 97   |        int WCOL                    : HW_SPCSR_WCOL_WIDTH;
                            16541 ; 98   |        int MODF                : HW_SPCSR_MODF_WIDTH;
                            16542 ; 99   |        int DIV                 : HW_SPCSR_DIV_WIDTH;
                            16543 ; 100  |    } B;
                            16544 ; 101  |
                            16545 ; 102  |    int I;
                            16546 ; 103  |    unsigned int U;
                            16547 ; 104  |} spcsr_type;
                            16548 ; 105  |#define HW_SPCSR      (*(volatile spcsr_type _X*) (HW_SPI_BASEADDR))    /* SPI Control / Status Register */
                            16549 ; 106  |
                            16550 ; 107  |// /////////////////////////////////////////////
                            16551 ; 108  |// //  SPI Data Register Bit Definitions
                            16552 ; 109  |#define HW_SPDR_SPIDATA_BITPOS (0)
                            16553 ; 110  |#define HW_SPDR_RSVD_BITPOS (8)
                            16554 ; 111  |
                            16555 ; 112  |#define HW_SPDR_SPIDATA_WIDTH (8)
                            16556 ; 113  |#define HW_SPDR_RSVD_WIDTH (16)
                            16557 ; 114  |
                            16558 ; 115  |#define HW_SPDR_SPIDATA_SETMASK (((1<<HW_SPDR_SPIDATA_WIDTH)-1)<<HW_SPDR_SPIDATA_BITPOS)
                            16559 ; 116  |#define HW_SPDR_RSVD_SETMASK (((1<<HW_SPDR_RSVD_WIDTH)-1)<<HW_SPDR_RSVD_BITPOS)
                            16560 ; 117  |
                            16561 ; 118  |#define HW_SPDR_SPIDATA_CLRMASK (~(WORD)HW_SPDR_SPIDATA_SETMASK) 
                            16562 ; 119  |#define HW_SPDR_RSVD_CLRMASK (~(WORD)HW_SPDR_RSVD_SETMASK)
                            16563 ; 120  |
                            16564 ; 121  |typedef union               
                            16565 ; 122  |{
                            16566 ; 123  |    struct {
                            16567 ; 124  |        int SPIDATA                     : HW_SPDR_SPIDATA_WIDTH;
                            16568 ; 125  |    } B;
                            16569 ; 126  |
                            16570 ; 127  |    int I;
                            16571 ; 128  |    unsigned int U;
                            16572 ; 129  |} spdr_type;
                            16573 ; 130  |#define HW_SPDR      (*(volatile spdr_type _X*) (HW_SPI_BASEADDR+1))    /* SPI Data Register */
                            16574 ; 131  |
                            16575 ; 132  |
                            16576 ; 133  |#endif
                            16577 ; 134  |
                            16578 ; 135  |
                            16579 
                            16581 
                            16582 ; 32   |#include "regsswizzle.h"
                            16583 
                            16585 
                            16586 ; 1    |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            16587 ; 2    |//;; Copyright(C) SigmaTel, Inc. 2002-2003
                            16588 ; 3    |//;; Filename    : regsswizzle.inc
                            16589 ; 4    |//;; Description : Register definitions for Swizzle interface
                            16590 ; 5    |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            16591 ; 6    |
                            16592 ; 7    |/////////////////////////////////////////////////////////////////////////////////
                            16593 ; 8    |// The following naming conventions are followed in this file.
                            16594 ; 9    |// All registers are named using the format...
                            16595 ; 10   |//     HW_<module>_<regname>
                            16596 ; 11   |// where <module> is the module name which can be any of the following...
                            16597 ; 12   |//     USB20
                            16598 ; 13   |// (Note that when there is more than one copy of a particular module, the
                            16599 ; 14   |// module name includes a number starting from 0 for the first instance of
                            16600 ; 15   |// that module)
                            16601 ; 16   |// <regname> is the specific register within that module
                            16602 ; 17   |// We also define the following...
                            16603 ; 18   |//     HW_<module>_<regname>_BITPOS
                            16604 ; 19   |// which defines the starting bit (i.e. LSB) of a multi bit field
                            16605 ; 20   |//     HW_<module>_<regname>_SETMASK
                            16606 ; 21   |// which does something else, and
                            16607 ; 22   |//     HW_<module>_<regname>_CLRMASK
                            16608 ; 23   |// which does something else.
                            16609 ; 24   |// Other rules
                            16610 ; 25   |//     All caps
                            16611 ; 26   |//     Numeric identifiers start at 0
                            16612 ; 27   |#if !(defined(regsswizzleinc))
                            16613 ; 28   |#define regsswizzleinc 1
                            16614 ; 29   |
                            16615 ; 30   |#include "types.h"
                            16616 
                            16618 
                            16619 ; 1    |////////////////////////////////////////////////////////////////////////////////
                            16620 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                            16621 ; 3    |//
                            16622 ; 4    |// Filename: types.h
                            16623 ; 5    |// Description: Standard data types
                            16624 ; 6    |////////////////////////////////////////////////////////////////////////////////
                            16625 ; 7    |
                            16626 ; 8    |#ifndef _TYPES_H
                            16627 ; 9    |#define _TYPES_H
                            16628 ; 10   |
                            16629 ; 11   |// TODO:  move this outta here!
                            16630 ; 12   |#if !defined(NOERROR)
                            16631 ; 13   |#define NOERROR 0
                            16632 ; 14   |#define SUCCESS 0
                            16633 ; 15   |#endif 
                            16634 ; 16   |#if !defined(SUCCESS)
                            16635 ; 17   |#define SUCCESS  0
                            16636 ; 18   |#endif
                            16637 ; 19   |#if !defined(ERROR)
                            16638 ; 20   |#define ERROR   -1
                            16639 ; 21   |#endif
                            16640 ; 22   |#if !defined(FALSE)
                            16641 ; 23   |#define FALSE 0
                            16642 ; 24   |#endif
                            16643 ; 25   |#if !defined(TRUE)
                            16644 ; 26   |#define TRUE  1
                            16645 ; 27   |#endif
                            16646 ; 28   |
                            16647 ; 29   |#if !defined(NULL)
                            16648 ; 30   |#define NULL 0
                            16649 ; 31   |#endif
                            16650 ; 32   |
                            16651 ; 33   |#define MAX_INT     0x7FFFFF
                            16652 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                            16653 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                            16654 ; 36   |#define MAX_ULONG   (-1) 
                            16655 ; 37   |
                            16656 ; 38   |#define WORD_SIZE   24              // word size in bits
                            16657 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                            16658 ; 40   |
                            16659 ; 41   |
                            16660 ; 42   |#define BYTE    unsigned char       // btVarName
                            16661 ; 43   |#define CHAR    signed char         // cVarName
                            16662 ; 44   |#define USHORT  unsigned short      // usVarName
                            16663 ; 45   |#define SHORT   unsigned short      // sVarName
                            16664 ; 46   |#define WORD    unsigned int        // wVarName
                            16665 ; 47   |#define INT     signed int          // iVarName
                            16666 ; 48   |#define DWORD   unsigned long       // dwVarName
                            16667 ; 49   |#define LONG    signed long         // lVarName
                            16668 ; 50   |#define BOOL    unsigned int        // bVarName
                            16669 ; 51   |#define FRACT   _fract              // frVarName
                            16670 ; 52   |#define LFRACT  long _fract         // lfrVarName
                            16671 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  67

M:ADDR CODE           CYCLES LINE SOURCELINE
                            16672 ; 54   |#define FLOAT   float               // fVarName
                            16673 ; 55   |#define DBL     double              // dVarName
                            16674 ; 56   |#define ENUM    enum                // eVarName
                            16675 ; 57   |#define CMX     _complex            // cmxVarName
                            16676 ; 58   |typedef WORD UCS3;                   // 
                            16677 ; 59   |
                            16678 ; 60   |#define UINT16  unsigned short
                            16679 ; 61   |#define UINT8   unsigned char   
                            16680 ; 62   |#define UINT32  unsigned long
                            16681 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port exisiting code to only use 48 bit
                            16682 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port exisiting code to only use 48 bit
                            16683 ; 65   |#define WCHAR   UINT16
                            16684 ; 66   |
                            16685 ; 67   |//UINT128 is 16 bytes or 6 words
                            16686 ; 68   |typedef struct UINT128_3500 {   
                            16687 ; 69   |    int val[6];     
                            16688 ; 70   |} UINT128_3500;
                            16689 ; 71   |
                            16690 ; 72   |#define UINT128   UINT128_3500
                            16691 ; 73   |
                            16692 ; 74   |// Little endian word packed byte strings:   
                            16693 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            16694 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            16695 ; 77   |// Little endian word packed byte strings:   
                            16696 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            16697 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            16698 ; 80   |
                            16699 ; 81   |// Declare Memory Spaces To Use When Coding
                            16700 ; 82   |// A. Sector Buffers
                            16701 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                            16702 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                            16703 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                            16704 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                            16705 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                            16706 ; 88   |// B. Media DDI Memory
                            16707 ; 89   |#define MEDIA_DDI_MEM _Y
                            16708 ; 90   |
                            16709 ; 91   |
                            16710 ; 92   |
                            16711 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                            16712 ; 94   |// Examples of circular pointers:
                            16713 ; 95   |//    INT CIRC cpiVarName
                            16714 ; 96   |//    DWORD CIRC cpdwVarName
                            16715 ; 97   |
                            16716 ; 98   |#define RETCODE INT                 // rcVarName
                            16717 ; 99   |
                            16718 ; 100  |// generic bitfield structure
                            16719 ; 101  |struct Bitfield {
                            16720 ; 102  |    unsigned int B0  :1;
                            16721 ; 103  |    unsigned int B1  :1;
                            16722 ; 104  |    unsigned int B2  :1;
                            16723 ; 105  |    unsigned int B3  :1;
                            16724 ; 106  |    unsigned int B4  :1;
                            16725 ; 107  |    unsigned int B5  :1;
                            16726 ; 108  |    unsigned int B6  :1;
                            16727 ; 109  |    unsigned int B7  :1;
                            16728 ; 110  |    unsigned int B8  :1;
                            16729 ; 111  |    unsigned int B9  :1;
                            16730 ; 112  |    unsigned int B10 :1;
                            16731 ; 113  |    unsigned int B11 :1;
                            16732 ; 114  |    unsigned int B12 :1;
                            16733 ; 115  |    unsigned int B13 :1;
                            16734 ; 116  |    unsigned int B14 :1;
                            16735 ; 117  |    unsigned int B15 :1;
                            16736 ; 118  |    unsigned int B16 :1;
                            16737 ; 119  |    unsigned int B17 :1;
                            16738 ; 120  |    unsigned int B18 :1;
                            16739 ; 121  |    unsigned int B19 :1;
                            16740 ; 122  |    unsigned int B20 :1;
                            16741 ; 123  |    unsigned int B21 :1;
                            16742 ; 124  |    unsigned int B22 :1;
                            16743 ; 125  |    unsigned int B23 :1;
                            16744 ; 126  |};
                            16745 ; 127  |
                            16746 ; 128  |union BitInt {
                            16747 ; 129  |        struct Bitfield B;
                            16748 ; 130  |        int        I;
                            16749 ; 131  |};
                            16750 ; 132  |
                            16751 ; 133  |#define MAX_MSG_LENGTH 10
                            16752 ; 134  |struct CMessage
                            16753 ; 135  |{
                            16754 ; 136  |        unsigned int m_uLength;
                            16755 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                            16756 ; 138  |};
                            16757 ; 139  |
                            16758 ; 140  |typedef struct {
                            16759 ; 141  |    WORD m_wLength;
                            16760 ; 142  |    WORD m_wMessage;
                            16761 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                            16762 ; 144  |} Message;
                            16763 ; 145  |
                            16764 ; 146  |struct MessageQueueDescriptor
                            16765 ; 147  |{
                            16766 ; 148  |        int *m_pBase;
                            16767 ; 149  |        int m_iModulo;
                            16768 ; 150  |        int m_iSize;
                            16769 ; 151  |        int *m_pHead;
                            16770 ; 152  |        int *m_pTail;
                            16771 ; 153  |};
                            16772 ; 154  |
                            16773 ; 155  |struct ModuleEntry
                            16774 ; 156  |{
                            16775 ; 157  |    int m_iSignaledEventMask;
                            16776 ; 158  |    int m_iWaitEventMask;
                            16777 ; 159  |    int m_iResourceOfCode;
                            16778 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                            16779 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescriptor *);
                            16780 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                            16781 ; 163  |    int m_uTimeOutHigh;
                            16782 ; 164  |    int m_uTimeOutLow;
                            16783 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                            16784 ; 166  |};
                            16785 ; 167  |
                            16786 ; 168  |union WaitMask{
                            16787 ; 169  |    struct B{
                            16788 ; 170  |        unsigned int m_bNone     :1;
                            16789 ; 171  |        unsigned int m_bMessage  :1;
                            16790 ; 172  |        unsigned int m_bTimer    :1;
                            16791 ; 173  |        unsigned int m_bButton   :1;
                            16792 ; 174  |    } B;
                            16793 ; 175  |    int I;
                            16794 ; 176  |} ;
                            16795 ; 177  |
                            16796 ; 178  |
                            16797 ; 179  |struct Button {
                            16798 ; 180  |        WORD wButtonEvent;
                            16799 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                            16800 ; 182  |};
                            16801 ; 183  |
                            16802 ; 184  |struct Message {
                            16803 ; 185  |        WORD wMsgLength;
                            16804 ; 186  |        WORD wMsgCommand;
                            16805 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                            16806 ; 188  |};
                            16807 ; 189  |
                            16808 ; 190  |union EventTypes {
                            16809 ; 191  |        struct CMessage msg;
                            16810 ; 192  |        struct Button Button ;
                            16811 ; 193  |        struct Message Message;
                            16812 ; 194  |};
                            16813 ; 195  |
                            16814 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                            16815 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                            16816 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                            16817 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                            16818 ; 200  |
                            16819 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                            16820 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                            16821 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                            16822 ; 204  |
                            16823 ; 205  |#if DEBUG
                            16824 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                            16825 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                            16826 ; 208  |#else 
                            16827 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rather than halt or reset. 
                            16828 ; 210  |#define DebugBuildAssert(x)    
                            16829 ; 211  |#endif
                            16830 ; 212  |
                            16831 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                            16832 ; 214  |//  #pragma asm
                            16833 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                            16834 ; 216  |//  #pragma endasm
                            16835 ; 217  |
                            16836 ; 218  |
                            16837 ; 219  |#ifdef COLOR_262K
                            16838 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b)) >> 2)    //262k
                            16839 ; 221  |#elif defined(COLOR_65K)
                            16840 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)) >> 3)  //65k
                            16841 ; 223  |#else
                            16842 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >> 4)
                            16843 ; 225  |#endif
                            16844 ; 226  |    
                            16845 ; 227  |#endif // #ifndef _TYPES_H
                            16846 
                            16848 
                            16849 ; 31   |
                            16850 ; 32   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            16851 ; 33   |
                            16852 ; 34   |//   SWIZZLE STMP3500 Registers 
                            16853 ; 35   |//   Last Updated 7.11.2003 Dave Dyches
                            16854 ; 36   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            16855 ; 37   |
                            16856 ; 38   |
                            16857 ; 39   |
                            16858 ; 40   |
                            16859 ; 41   |
                            16860 ; 42   |#define HW_SWIZZLE_BASEADDR 0xF380
                            16861 ; 43   |
                            16862 ; 44   |
                            16863 ; 45   |
                            16864 ; 46   |////  Swizzle CSR1 (HW_SWIZZLECSR1) Bit Definitions
                            16865 ; 47   |#define HW_SWIZZLECSR1_EN_BITPOS (0)
                            16866 ; 48   |#define HW_SWIZZLECSR1_LA_BITPOS (1)
                            16867 ; 49   |#define HW_SWIZZLECSR1_LNR_BITPOS (2)
                            16868 ; 50   |#define HW_SWIZZLECSR1_SIGN_BITPOS (3)
                            16869 ; 51   |#define HW_SWIZZLECSR1_SHIFT_BITPOS (4)
                            16870 ; 52   |#define HW_SWIZZLECSR1_MEM_BITPOS (8)
                            16871 ; 53   |#define HW_SWIZZLECSR1_CLK_OFF_BITPOS (9)
                            16872 ; 54   |#define HW_SWIZZLECSR1_NEWADD_BITPOS (10)
                            16873 ; 55   |#define HW_SWIZZLECSR1_RSVD_BITPOS (11)
                            16874 ; 56   |
                            16875 ; 57   |#define HW_SWIZZLECSR1_EN_WIDTH (1)
                            16876 ; 58   |#define HW_SWIZZLECSR1_LA_WIDTH (1)
                            16877 ; 59   |#define HW_SWIZZLECSR1_LNR_WIDTH (1)
                            16878 ; 60   |#define HW_SWIZZLECSR1_SIGN_WIDTH (1)
                            16879 ; 61   |#define HW_SWIZZLECSR1_SHIFT_WIDTH (4)
                            16880 ; 62   |#define HW_SWIZZLECSR1_MEM_WIDTH (1)
                            16881 ; 63   |#define HW_SWIZZLECSR1_CLK_OFF_WIDTH (1)
                            16882 ; 64   |#define HW_SWIZZLECSR1_NEWADD_WIDTH (1)
                            16883 ; 65   |#define HW_SWIZZLECSR1_RSVD_WIDTH (13)
                            16884 ; 66   |
                            16885 ; 67   |#define HW_SWIZZLECSR1_EN_SETMASK (((1<HW_SWIZZLECSR1_EN_WIDTH)-1)<<HW_SWIZZLECSR1_EN_BITPOS)
                            16886 ; 68   |#define HW_SWIZZLECSR1_LA_SETMASK (((1<HW_SWIZZLECSR1_LA_WIDTH)-1)<<HW_SWIZZLECSR1_LA_BITPOS)
                            16887 ; 69   |#define HW_SWIZZLECSR1_LNR_SETMASK (((1<HW_SWIZZLECSR1_LNR_WIDTH)-1)<<HW_SWIZZLECSR1_LNR_BITPOS)
                            16888 ; 70   |#define HW_SWIZZLECSR1_SIGN_SETMASK (((1<HW_SWIZZLECSR1_SIGN_WIDTH)-1)<<HW_SWIZZLECSR1_SIGN_BITPOS)
                            16889 ; 71   |#define HW_SWIZZLECSR1_SHIFT_SETMASK (((1<HW_SWIZZLECSR1_SHIFT_WIDTH)-1)<<HW_SWIZZLECSR1_SHIFT_BITPOS)
                            16890 ; 72   |#define HW_SWIZZLECSR1_MEM_SETMASK (((1<HW_SWIZZLECSR1_MEM_WIDTH)-1)<<HW_SWIZZLECSR1_MEM_BITPOS)
                            16891 ; 73   |#define HW_SWIZZLECSR1_CLK_OFF_SETMASK (((1<HW_SWIZZLECSR1_CLK_OFF_WIDTH)-1)<<HW_SWIZZLECSR1_CLK_OFF_BITPOS)
                            16892 ; 74   |#define HW_SWIZZLECSR1_NEWADD_SETMASK (((1<HW_SWIZZLECSR1_NEWADD_WIDTH)-1)<<HW_SWIZZLECSR1_NEWADD_BITPOS)
                            16893 ; 75   |#define HW_SWIZZLECSR1_RSVD_SETMASK (((1<HW_SWIZZLECSR1_RSVD_WIDTH)-1)<<HW_SWIZZLECSR1_RSVD_BITPOS)
                            16894 ; 76   |
                            16895 ; 77   |#define HW_SWIZZLECSR1_EN_CLRMASK (~(WORD)HW_SWIZZLECSR1_EN_SETMASK)
                            16896 ; 78   |#define HW_SWIZZLECSR1_LA_CLRMASK (~(WORD)HW_SWIZZLECSR1_LA_SETMASK)
                            16897 ; 79   |#define HW_SWIZZLECSR1_LNR_CLRMASK (~(WORD)HW_SWIZZLECSR1_LNR_SETMASK)
                            16898 ; 80   |#define HW_SWIZZLECSR1_SIGN_CLRMASK (~(WORD)HW_SWIZZLECSR1_SIGN_SETMASK)
                            16899 ; 81   |#define HW_SWIZZLECSR1_SHIFT_CLRMASK (~(WORD)HW_SWIZZLECSR1_SHIFT_SETMASK)
                            16900 ; 82   |#define HW_SWIZZLECSR1_MEM_CLRMASK (~(WORD)HW_SWIZZLECSR1_MEM_SETMASK)
                            16901 ; 83   |#define HW_SWIZZLECSR1_CLK_OFF_CLRMASK (~(WORD)HW_SWIZZLECSR1_CLK_OFF_SETMASK)
                            16902 ; 84   |#define HW_SWIZZLECSR1_NEWADD_CLRMASK (~(WORD)HW_SWIZZLECSR1_NEWADD_SETMASK)
                            16903 ; 85   |#define HW_SWIZZLECSR1_RSVD_CLRMASK (~(WORD)HW_SWIZZLECSR1_RSVD_SETMASK)
                            16904 ; 86   |
                            16905 ; 87   |////////////////////////////////////////////////////////////////////////////////
                            16906 ; 88   |//  Bit Manipulation Unit Registers
                            16907 ; 89   |////////////////////////////////////////////////////////////////////////////////
                            16908 ; 90   |typedef union
                            16909 ; 91   |{
                            16910 ; 92   |    struct
                            16911 ; 93   |    {
                            16912 ; 94   |    int EN      :1;     /* Swizzle Enable                           */
                            16913 ; 95   |    int LA      :1;     /* Left Align Data                          */
                            16914 ; 96   |    int LNR     :1;     /* Left Barrel Shift                        */
                            16915 ; 97   |    int SIGN    :1;     /* Sign Extend Data                         */
                            16916 ; 98   |    unsigned SHIFT :4;          /* Number of positions to shift (0 to 23)   */
                            16917 ; 99   |    int MEM     :1;     /* Manipulate in Memory (not in registers)  */
                            16918 ; 100  |    int CLK_OFF :1;     /* Gate the Clock, Power Off                */
                            16919 ; 101  |    int NEWADD  :1;     /* Place the data into a new location       */     
                            16920 ; 102  |    } B;
                            16921 ; 103  |    int I;
                            16922 ; 104  |    unsigned U;
                            16923 ; 105  |} swizzlecsr1_type;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  68

M:ADDR CODE           CYCLES LINE SOURCELINE
                            16924 ; 106  |////////////////////////////////////////////////////////////////////////////////
                            16925 ; 107  |#define HW_SWIZZLECS1R (*(volatile swizzlecsr1_type _X*) (HW_SWIZZLE_BASEADDR))       /* Swizzle Control & Status Register 1 */
                            16926 ; 108  |
                            16927 ; 109  |////  Swizzle CSR2 (HW_SWIZZLECSR2) Bit Definitions
                            16928 ; 110  |#define HW_SWIZZLECSR2_KICK_BITPOS (0)
                            16929 ; 111  |#define HW_SWIZZLECSR2_SASEL_BITPOS (1)
                            16930 ; 112  |#define HW_SWIZZLECSR2_DESASEL_BITPOS (3)
                            16931 ; 113  |#define HW_SWIZZLECSR2_BIGE_BITPOS (5)
                            16932 ; 114  |#define HW_SWIZZLECSR2_BITREV_BITPOS (6)
                            16933 ; 115  |#define HW_SWIZZLECSR2_PLSB_BITPOS (7)
                            16934 ; 116  |#define HW_SWIZZLECSR2_PISB_OFF_BITPOS (8)
                            16935 ; 117  |#define HW_SWIZZLECSR2_PMSB_BITPOS (9)
                            16936 ; 118  |#define HW_SWIZZLECSR2_P16L_BITPOS (10)
                            16937 ; 119  |#define HW_SWIZZLECSR2_P16I_BITPOS (11)
                            16938 ; 120  |#define HW_SWIZZLECSR2_BS_EN_BITPOS (12)
                            16939 ; 121  |#define HW_SWIZZLECSR2_SBYTEDEST_BITPOS (13)
                            16940 ; 122  |#define HW_SWIZZLECSR2_UNKICK_BITPOS (15)
                            16941 ; 123  |#define HW_SWIZZLECSR2_RSVD_BITPOS (16)
                            16942 ; 124  |
                            16943 ; 125  |#define HW_SWIZZLECSR2_KICK_WIDTH (1)
                            16944 ; 126  |#define HW_SWIZZLECSR2_SASEL_WIDTH (2)
                            16945 ; 127  |#define HW_SWIZZLECSR2_DESASEL_WIDTH (2)
                            16946 ; 128  |#define HW_SWIZZLECSR2_BIGE_WIDTH (1)
                            16947 ; 129  |#define HW_SWIZZLECSR2_BITREV_WIDTH (1)
                            16948 ; 130  |#define HW_SWIZZLECSR2_PLSB_WIDTH (1)
                            16949 ; 131  |#define HW_SWIZZLECSR2_PMSB_WIDTH (1)
                            16950 ; 132  |#define HW_SWIZZLECSR2_P16L_WIDTH (1)
                            16951 ; 133  |#define HW_SWIZZLECSR2_P16I_WIDTH (1)
                            16952 ; 134  |#define HW_SWIZZLECSR2_BS_EN_WIDTH (1)
                            16953 ; 135  |#define HW_SWIZZLECSR2_SBYTEDEST_WIDTH (2)
                            16954 ; 136  |#define HW_SWIZZLECSR2_UNKICK_WIDTH (1)
                            16955 ; 137  |#define HW_SWIZZLECSR2_RSVD_WIDTH (8)
                            16956 ; 138  |
                            16957 ; 139  |#define HW_SWIZZLECSR2_KICK_SETMASK (((1<HW_SWIZZLECSR2_KICK_WIDTH)-1)<<HW_SWIZZLECSR2_KICK_BITPOS)
                            16958 ; 140  |#define HW_SWIZZLECSR2_SASEL_SETMASK (((1<HW_SWIZZLECSR2_SASEL_WIDTH)-1)<<HW_SWIZZLECSR2_SASEL_BITPOS)
                            16959 ; 141  |#define HW_SWIZZLECSR2_DESASEL_SETMASK (((1<HW_SWIZZLECSR2_DESASEL_WIDTH)-1)<<HW_SWIZZLECSR2_DESASEL_BITPOS)
                            16960 ; 142  |#define HW_SWIZZLECSR2_BIGE_SETMASK (((1<HW_SWIZZLECSR2_BIGE_WIDTH)-1)<<HW_SWIZZLECSR2_BIGE_BITPOS)
                            16961 ; 143  |#define HW_SWIZZLECSR2_BITREV_SETMASK (((1<HW_SWIZZLECSR2_BITREV_WIDTH)-1)<<HW_SWIZZLECSR2_BITREV_BITPOS)
                            16962 ; 144  |#define HW_SWIZZLECSR2_PLSB_SETMASK (((1<HW_SWIZZLECSR2_PLSB_WIDTH)-1)<<HW_SWIZZLECSR2_PLSB_BITPOS)
                            16963 ; 145  |#define HW_SWIZZLECSR2_PMSB_SETMASK (((1<HW_SWIZZLECSR2_PMSB_WIDTH)-1)<<HW_SWIZZLECSR2_PMSB_BITPOS)
                            16964 ; 146  |#define HW_SWIZZLECSR2_P16L_SETMASK (((1<HW_SWIZZLECSR2_P16L_WIDTH)-1)<<HW_SWIZZLECSR2_P16L_BITPOS)
                            16965 ; 147  |#define HW_SWIZZLECSR2_P16I_SETMASK (((1<HW_SWIZZLECSR2_P16I_WIDTH)-1)<<HW_SWIZZLECSR2_P16I_BITPOS)
                            16966 ; 148  |#define HW_SWIZZLECSR2_BS_EN_SETMASK (((1<HW_SWIZZLECSR2_BS_EN_WIDTH)-1)<<HW_SWIZZLECSR2_BS_EN_BITPOS)
                            16967 ; 149  |#define HW_SWIZZLECSR2_SBYTEDEST_SETMASK (((1<HW_SWIZZLECSR2_SBYTEDEST_WIDTH)-1)<<HW_SWIZZLECSR2_SBYTEDEST_BITPOS)
                            16968 ; 150  |#define HW_SWIZZLECSR2_UNKICK_SETMASK (((1<HW_SWIZZLECSR2_UNKICK_WIDTH)-1)<<HW_SWIZZLECSR2_UNKICK_BITPOS)
                            16969 ; 151  |#define HW_SWIZZLECSR2_RSVD_SETMASK (((1<HW_SWIZZLECSR2_RSVD_WIDTH)-1)<<HW_SWIZZLECSR2_RSVD_BITPOS)
                            16970 ; 152  |
                            16971 ; 153  |#define HW_SWIZZLECSR2_KICK_CLRMASK (~(WORD)HW_SWIZZLECSR2_KICK_SETMASK)
                            16972 ; 154  |#define HW_SWIZZLECSR2_SASEL_CLRMASK (~(WORD)HW_SWIZZLECSR2_SASEL_SETMASK)
                            16973 ; 155  |#define HW_SWIZZLECSR2_DESASEL_CLRMASK (~(WORD)HW_SWIZZLECSR2_DESASEL_SETMASK)
                            16974 ; 156  |#define HW_SWIZZLECSR2_BIGE_CLRMASK (~(WORD)HW_SWIZZLECSR2_BIGE_SETMASK)
                            16975 ; 157  |#define HW_SWIZZLECSR2_BITREV_CLRMASK (~(WORD)HW_SWIZZLECSR2_BITREV_SETMASK)
                            16976 ; 158  |#define HW_SWIZZLECSR2_PLSB_CLRMASK (~(WORD)HW_SWIZZLECSR2_PLSB_SETMASK)
                            16977 ; 159  |#define HW_SWIZZLECSR2_PMSB_CLRMASK (~(WORD)HW_SWIZZLECSR2_PMSB_SETMASK)
                            16978 ; 160  |#define HW_SWIZZLECSR2_P16L_CLRMASK (~(WORD)HW_SWIZZLECSR2_P16L_SETMASK)
                            16979 ; 161  |#define HW_SWIZZLECSR2_P16I_CLRMASK (~(WORD)HW_SWIZZLECSR2_P16I_SETMASK)
                            16980 ; 162  |#define HW_SWIZZLECSR2_BS_EN_CLRMASK (~(WORD)HW_SWIZZLECSR2_BS_EN_SETMASK)
                            16981 ; 163  |#define HW_SWIZZLECSR2_SBYTEDEST_CLRMASK (~(WORD)HW_SWIZZLECSR2_SBYTEDEST_SETMASK)
                            16982 ; 164  |#define HW_SWIZZLECSR2_UNKICK_CLRMASK (~(WORD)HW_SWIZZLECSR2_UNKICK_SETMASK)
                            16983 ; 165  |#define HW_SWIZZLECSR2_RSVD_CLRMASK (~(WORD)HW_SWIZZLECSR2_RSVD_SETMASK)
                            16984 ; 166  |
                            16985 ; 167  |///////////////////////////////////////////////////////////////////////////////
                            16986 ; 168  |typedef union
                            16987 ; 169  |{
                            16988 ; 170  |    struct
                            16989 ; 171  |    {
                            16990 ; 172  |    int KICK    :1;         /* Start transfer                      */
                            16991 ; 173  |    unsigned SASEL :2;              /* Source memory Select                */
                            16992 ; 174  |    unsigned DESASEL :2;                    /* Destination memory Select           */
                            16993 ; 175  |    int BIGE        :1;             /* Big Endian Enable                   */
                            16994 ; 176  |    int BITREV      :1;     /* Bit reverse the data                */
                            16995 ; 177  |    int PLSB        :1;             /* Pass Least Significant Byte         */
                            16996 ; 178  |    int PISB        :1;     /* Pass Intermediate Byte              */
                            16997 ; 179  |    int PMSB        :1;     /* Pass Most Significant Byte          */
                            16998 ; 180  |    int P16L        :1;     /* Pass Least Significant word         */
                            16999 ; 181  |    int P16I        :1;     /* Pass Intermediate significant word  */
                            17000 ; 182  |    int BS_EN       :1;     /* Barrel Shift Enable                 */
                            17001 ; 183  |    unsigned SBYTE  :2;                     /* Start byte                          */
                            17002 ; 184  |    int UNKICK      :1;     /* Halt transfer                       */  
                            17003 ; 185  |    } B;
                            17004 ; 186  |    unsigned int I;
                            17005 ; 187  |    unsigned int U;
                            17006 ; 188  |} swizzlecsr2_type;
                            17007 ; 189  |///////////////////////////////////////////////////////////////////////////////
                            17008 ; 190  |#define HW_SWIZZLECS2R (*(volatile swizzlecsr2_type _X*) (HW_SWIZZLE_BASEADDR+1))     /* Swizzle Control & Status Register 2 */
                            17009 ; 191  |
                            17010 ; 192  |////  Swizzle SIZER (HW_SWIZZLESIZER) Bit Definitions
                            17011 ; 193  |#define HW_SWIZZLESIZER_SIZE_BITPOS (0)
                            17012 ; 194  |#define HW_SWIZZLESIZER_NEW_SHIFT_BITPOS (16)
                            17013 ; 195  |#define HW_SWIZZLESIZER_RSVD_BITPOS (21)
                            17014 ; 196  |
                            17015 ; 197  |#define HW_SWIZZLESIZER_SIZE_WIDTH (16)
                            17016 ; 198  |#define HW_SWIZZLESIZER_NEW_SHIFT_WIDTH (5)
                            17017 ; 199  |#define HW_SWIZZLESIZER_RSVD_WIDTH (3)
                            17018 ; 200  |
                            17019 ; 201  |#define HW_SWIZZLESIZER_SIZE_SETMASK (((1<HW_SWIZZLESIZER_SIZE_WIDTH)-1)<<HW_SWIZZLESIZER_SIZE_BITPOS)
                            17020 ; 202  |#define HW_SWIZZLESIZER_NEW_SHIFT_SETMASK (((1<HW_SWIZZLESIZER_NEW_SHIFT_WIDTH)-1)<<HW_SWIZZLESIZER_NEW_SHIFT_BITPOS)
                            17021 ; 203  |#define HW_SWIZZLESIZER_RSVD_SETMASK (((1<HW_SWIZZLESIZER_RSVD_WIDTH)-1)<<HW_SWIZZLESIZER_RSVD_BITPOS)
                            17022 ; 204  |
                            17023 ; 205  |#define HW_SWIZZLESIZER_SIZE_CLRMASK (~(WORD)HW_SWIZZLESIZER_SIZE_SETMASK)
                            17024 ; 206  |#define HW_SWIZZLESIZER_NEW_SHIFT_CLRMASK (~(WORD)HW_SWIZZLESIZER_NEW_SHIFT_SETMASK)
                            17025 ; 207  |#define HW_SWIZZLESIZER_RSVD_CLRMASK (~(WORD)HW_SWIZZLESIZER_RSVD_SETMASK)
                            17026 ; 208  |
                            17027 ; 209  |///////////////////////////////////////////////////////////////////////////////
                            17028 ; 210  |typedef union
                            17029 ; 211  |{
                            17030 ; 212  |    struct
                            17031 ; 213  |    {
                            17032 ; 214  |    unsigned SIZE      :16;        /* Number of memory words to manipulate */
                            17033 ; 215  |    unsigned NEW_SHIFT :5;         /* Source memory Select                 */
                            17034 ; 216  |    } B;
                            17035 ; 217  |    int I;
                            17036 ; 218  |    unsigned U;
                            17037 ; 219  |} swizzlesizer_type;
                            17038 ; 220  |///////////////////////////////////////////////////////////////////////////////
                            17039 ; 221  |#define HW_SWIZZLESIZER (*(volatile swizzlesizer_type _X*) (HW_SWIZZLE_BASEADDR+2))        /* Swizzle Transfer Size Register */
                            17040 ; 222  |#define HW_SWIZZLESOURCER (*(volatile unsigned int _X*) (HW_SWIZZLE_BASEADDR+3))      /* Swizzle Source Address Register */
                            17041 ; 223  |#define HW_SWIZZLEDATA1R (*(volatile unsigned int _X*) (HW_SWIZZLE_BASEADDR+4))       /* Swizzle Data1 Register */
                            17042 ; 224  |#define HW_SWIZZLEDATA2R (*(volatile unsigned int _X*) (HW_SWIZZLE_BASEADDR+5))       /* Swizzle Data2 Register */
                            17043 ; 225  |#define HW_SWIZZLEDESTADDRR (*(volatile unsigned int _X*) (HW_SWIZZLE_BASEADDR+6))    /* Swizzle Destination Address Register */
                            17044 ; 226  |#define HW_SWIZZLEBIGENDIANR (*(volatile unsigned int _X*) (HW_SWIZZLE_BASEADDR+7))   /* Swizzle Big Endian Register */
                            17045 ; 227  |#define HW_SWIZZLEBITREVR (*(volatile unsigned int _X*) (HW_SWIZZLE_BASEADDR+8))      /* Swizzle BITREV Register */
                            17046 ; 228  |#define HW_SWIZZLEPASSLSBR (*(volatile unsigned int _X*) (HW_SWIZZLE_BASEADDR+9))     /* Swizzle Pass Least Significant Byte Register */
                            17047 ; 229  |#define HW_SWIZZLEPASSISBR (*(volatile unsigned int _X*) (HW_SWIZZLE_BASEADDR+10))    /* Swizzle Pass Intermediate Byte Register */
                            17048 ; 230  |#define HW_SWIZZLEPASSMSBR (*(volatile unsigned int _X*) (HW_SWIZZLE_BASEADDR+11))    /* Swizzle Pass Most Significant Byte Register */
                            17049 ; 231  |#define HW_SWIZZLEPASSLSWR (*(volatile unsigned int _X*) (HW_SWIZZLE_BASEADDR+12))    /* Swizzle Pass Least Significant Word Register */
                            17050 ; 232  |#define HW_SWIZZLEPASSISWR (*(volatile unsigned int _X*) (HW_SWIZZLE_BASEADDR+13))    /* Swizzle Pass Intermediate Significant Word Register */
                            17051 ; 233  |#define HW_SWIZZLEPASSMSWR (*(volatile unsigned int _X*) (HW_SWIZZLE_BASEADDR+14))    /* Swizzle Pass Most Significant Word Register */
                            17052 ; 234  |#define HW_SWIZZLEBARRELR (*(volatile unsigned int _X*) (HW_SWIZZLE_BASEADDR+15))    /* Swizzle Barrel Shift Register */
                            17053 ; 235  |#define HW_SWIZZLEDIV3LR (*(volatile unsigned int _X*) (HW_SWIZZLE_BASEADDR+16))    /* Swizzle Divide By 3 Lower Register */
                            17054 ; 236  |
                            17055 ; 237  |
                            17056 ; 238  |////  Swizzle DIV3UR (HW_SWIZZLEDIV3UR) Bit Definitions
                            17057 ; 239  |#define HW_SWIZZLEDIV3UR_DIV3_UPPER_BITPOS (0)
                            17058 ; 240  |#define HW_SWIZZLEDIV3UR_RSVD0_BITPOS (8)
                            17059 ; 241  |#define HW_SWIZZLEDIV3UR_REMAINDER_BITPOS (20)
                            17060 ; 242  |#define HW_SWIZZLEDIV3UR_RSVD1_BITPOS (22)
                            17061 ; 243  |
                            17062 ; 244  |#define HW_SWIZZLEDIV3UR_DIV3_UPPER_WIDTH (8)
                            17063 ; 245  |#define HW_SWIZZLEDIV3UR_RSVD0_WIDTH (12)
                            17064 ; 246  |#define HW_SWIZZLEDIV3UR_REMAINDER_WIDTH (2)
                            17065 ; 247  |#define HW_SWIZZLEDIV3UR_RSVD1_WIDTH (2)
                            17066 ; 248  |
                            17067 ; 249  |#define HW_SWIZZLEDIV3UR_DIV3_UPPER_SETMASK (((1<HW_SWIZZLEDIV3UR_DIV3_UPPER_WIDTH)-1)<<HW_SWIZZLEDIV3UR_DIV3_UPPER_BITPOS)
                            17068 ; 250  |#define HW_SWIZZLEDIV3UR_RSVD0_SETMASK (((1<HW_SWIZZLEDIV3UR_RSVD0_WIDTH)-1)<<HW_SWIZZLEDIV3UR_RSVD0_BITPOS)
                            17069 ; 251  |#define HW_SWIZZLEDIV3UR_REMAINDER_SETMASK (((1<HW_SWIZZLEDIV3UR_REMAINDER_WIDTH)-1)<<HW_SWIZZLEDIV3UR_REMAINDER_BITPOS)
                            17070 ; 252  |#define HW_SWIZZLEDIV3UR_RSVD1_SETMASK (((1<HW_SWIZZLEDIV3UR_RSVD1_WIDTH)-1)<<HW_SWIZZLEDIV3UR_RSVD1_BITPOS)
                            17071 ; 253  |
                            17072 ; 254  |#define HW_SWIZZLEDIV3UR_DIV3_UPPER_CLRMASK (~(WORD)HW_SWIZZLEDIV3UR_DIV3_UPPER_SETMASK)
                            17073 ; 255  |#define HW_SWIZZLEDIV3UR_RSVD0_CLRMASK (~(WORD)HW_SWIZZLEDIV3UR_RSVD0_SETMASK)
                            17074 ; 256  |#define HW_SWIZZLEDIV3UR_REMAINDER_CLRMASK (~(WORD)HW_SWIZZLEDIV3UR_REMAINDER_SETMASK)
                            17075 ; 257  |#define HW_SWIZZLEDIV3UR_RSVD1_CLRMASK (~(WORD)HW_SWIZZLEDIV3UR_RSVD1_SETMASK)
                            17076 ; 258  |
                            17077 ; 259  |///////////////////////////////////////////////////////////////////////////////
                            17078 ; 260  |typedef union
                            17079 ; 261  |{
                            17080 ; 262  |    struct
                            17081 ; 263  |    {
                            17082 ; 264  |    unsigned DIV3_UPPER    :8;     /* Number of memory words to manipulate */
                            17083 ; 265  |    unsigned RSVD0         :12;         /* Source memory Select                 */
                            17084 ; 266  |    unsigned REMAINDER     :2;         /* Source memory Select                 */
                            17085 ; 267  |    } B;
                            17086 ; 268  |    int I;
                            17087 ; 269  |    unsigned U;
                            17088 ; 270  |} swizzlediv3ur_type;
                            17089 ; 271  |///////////////////////////////////////////////////////////////////////////////
                            17090 ; 272  |#define HW_SWIZZLEDIV3UR (*(volatile swizzlediv3ur_type _X*) (HW_SWIZZLE_BASEADDR+17))    /* Swizzle Divide By 3 Upper Register */
                            17091 ; 273  |
                            17092 ; 274  |#endif
                            17093 ; 275  |
                            17094 
                            17096 
                            17097 ; 33   |#include "regssdram.h"
                            17098 
                            17100 
                            17101 ; 1    |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            17102 ; 2    |//;  Copyright(C) SigmaTel, Inc. 2002-2003
                            17103 ; 3    |//;  File        : regssdram.inc
                            17104 ; 4    |//;  Description : Mixed Signal IP Register definition
                            17105 ; 5    |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            17106 ; 6    |
                            17107 ; 7    |// The following naming conventions are followed in this file.
                            17108 ; 8    |// All registers are named using the format...
                            17109 ; 9    |//     HW_<module>_<regname>
                            17110 ; 10   |// where <module> is the module name which can be any of the following...
                            17111 ; 11   |//     SYSTEM
                            17112 ; 12   |// (Note that when there is more than one copy of a particular module, the
                            17113 ; 13   |// module name includes a number starting from 0 for the first instance of
                            17114 ; 14   |// that module)
                            17115 ; 15   |// <regname> is the specific register within that module
                            17116 ; 16   |// We also define the following...
                            17117 ; 17   |//     HW_<module>_<regname>_BITPOS
                            17118 ; 18   |// which defines the starting bit (i.e. LSB) of a multi bit field
                            17119 ; 19   |//     HW_<module>_<regname>_SETMASK
                            17120 ; 20   |// which does something else, and
                            17121 ; 21   |//     HW_<module>_<regname>_CLRMASK
                            17122 ; 22   |// which does something else.
                            17123 ; 23   |// Other rules
                            17124 ; 24   |//     All caps
                            17125 ; 25   |//     Numeric identifiers start at 0
                            17126 ; 26   |
                            17127 ; 27   |#if !(defined(regssdraminc))
                            17128 ; 28   |#define regssdraminc 1
                            17129 ; 29   |
                            17130 ; 30   |#include "types.h"
                            17131 
                            17133 
                            17134 ; 1    |////////////////////////////////////////////////////////////////////////////////
                            17135 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                            17136 ; 3    |//
                            17137 ; 4    |// Filename: types.h
                            17138 ; 5    |// Description: Standard data types
                            17139 ; 6    |////////////////////////////////////////////////////////////////////////////////
                            17140 ; 7    |
                            17141 ; 8    |#ifndef _TYPES_H
                            17142 ; 9    |#define _TYPES_H
                            17143 ; 10   |
                            17144 ; 11   |// TODO:  move this outta here!
                            17145 ; 12   |#if !defined(NOERROR)
                            17146 ; 13   |#define NOERROR 0
                            17147 ; 14   |#define SUCCESS 0
                            17148 ; 15   |#endif 
                            17149 ; 16   |#if !defined(SUCCESS)
                            17150 ; 17   |#define SUCCESS  0
                            17151 ; 18   |#endif
                            17152 ; 19   |#if !defined(ERROR)
                            17153 ; 20   |#define ERROR   -1
                            17154 ; 21   |#endif
                            17155 ; 22   |#if !defined(FALSE)
                            17156 ; 23   |#define FALSE 0
                            17157 ; 24   |#endif
                            17158 ; 25   |#if !defined(TRUE)
                            17159 ; 26   |#define TRUE  1
                            17160 ; 27   |#endif
                            17161 ; 28   |
                            17162 ; 29   |#if !defined(NULL)
                            17163 ; 30   |#define NULL 0
                            17164 ; 31   |#endif
                            17165 ; 32   |
                            17166 ; 33   |#define MAX_INT     0x7FFFFF
                            17167 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                            17168 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                            17169 ; 36   |#define MAX_ULONG   (-1) 
                            17170 ; 37   |
                            17171 ; 38   |#define WORD_SIZE   24              // word size in bits
                            17172 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                            17173 ; 40   |
                            17174 ; 41   |
                            17175 ; 42   |#define BYTE    unsigned char       // btVarName
                            17176 ; 43   |#define CHAR    signed char         // cVarName
                            17177 ; 44   |#define USHORT  unsigned short      // usVarName
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  69

M:ADDR CODE           CYCLES LINE SOURCELINE
                            17178 ; 45   |#define SHORT   unsigned short      // sVarName
                            17179 ; 46   |#define WORD    unsigned int        // wVarName
                            17180 ; 47   |#define INT     signed int          // iVarName
                            17181 ; 48   |#define DWORD   unsigned long       // dwVarName
                            17182 ; 49   |#define LONG    signed long         // lVarName
                            17183 ; 50   |#define BOOL    unsigned int        // bVarName
                            17184 ; 51   |#define FRACT   _fract              // frVarName
                            17185 ; 52   |#define LFRACT  long _fract         // lfrVarName
                            17186 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                            17187 ; 54   |#define FLOAT   float               // fVarName
                            17188 ; 55   |#define DBL     double              // dVarName
                            17189 ; 56   |#define ENUM    enum                // eVarName
                            17190 ; 57   |#define CMX     _complex            // cmxVarName
                            17191 ; 58   |typedef WORD UCS3;                   // 
                            17192 ; 59   |
                            17193 ; 60   |#define UINT16  unsigned short
                            17194 ; 61   |#define UINT8   unsigned char   
                            17195 ; 62   |#define UINT32  unsigned long
                            17196 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port exisiting code to only use 48 bit
                            17197 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port exisiting code to only use 48 bit
                            17198 ; 65   |#define WCHAR   UINT16
                            17199 ; 66   |
                            17200 ; 67   |//UINT128 is 16 bytes or 6 words
                            17201 ; 68   |typedef struct UINT128_3500 {   
                            17202 ; 69   |    int val[6];     
                            17203 ; 70   |} UINT128_3500;
                            17204 ; 71   |
                            17205 ; 72   |#define UINT128   UINT128_3500
                            17206 ; 73   |
                            17207 ; 74   |// Little endian word packed byte strings:   
                            17208 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            17209 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            17210 ; 77   |// Little endian word packed byte strings:   
                            17211 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            17212 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            17213 ; 80   |
                            17214 ; 81   |// Declare Memory Spaces To Use When Coding
                            17215 ; 82   |// A. Sector Buffers
                            17216 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                            17217 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                            17218 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                            17219 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                            17220 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                            17221 ; 88   |// B. Media DDI Memory
                            17222 ; 89   |#define MEDIA_DDI_MEM _Y
                            17223 ; 90   |
                            17224 ; 91   |
                            17225 ; 92   |
                            17226 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                            17227 ; 94   |// Examples of circular pointers:
                            17228 ; 95   |//    INT CIRC cpiVarName
                            17229 ; 96   |//    DWORD CIRC cpdwVarName
                            17230 ; 97   |
                            17231 ; 98   |#define RETCODE INT                 // rcVarName
                            17232 ; 99   |
                            17233 ; 100  |// generic bitfield structure
                            17234 ; 101  |struct Bitfield {
                            17235 ; 102  |    unsigned int B0  :1;
                            17236 ; 103  |    unsigned int B1  :1;
                            17237 ; 104  |    unsigned int B2  :1;
                            17238 ; 105  |    unsigned int B3  :1;
                            17239 ; 106  |    unsigned int B4  :1;
                            17240 ; 107  |    unsigned int B5  :1;
                            17241 ; 108  |    unsigned int B6  :1;
                            17242 ; 109  |    unsigned int B7  :1;
                            17243 ; 110  |    unsigned int B8  :1;
                            17244 ; 111  |    unsigned int B9  :1;
                            17245 ; 112  |    unsigned int B10 :1;
                            17246 ; 113  |    unsigned int B11 :1;
                            17247 ; 114  |    unsigned int B12 :1;
                            17248 ; 115  |    unsigned int B13 :1;
                            17249 ; 116  |    unsigned int B14 :1;
                            17250 ; 117  |    unsigned int B15 :1;
                            17251 ; 118  |    unsigned int B16 :1;
                            17252 ; 119  |    unsigned int B17 :1;
                            17253 ; 120  |    unsigned int B18 :1;
                            17254 ; 121  |    unsigned int B19 :1;
                            17255 ; 122  |    unsigned int B20 :1;
                            17256 ; 123  |    unsigned int B21 :1;
                            17257 ; 124  |    unsigned int B22 :1;
                            17258 ; 125  |    unsigned int B23 :1;
                            17259 ; 126  |};
                            17260 ; 127  |
                            17261 ; 128  |union BitInt {
                            17262 ; 129  |        struct Bitfield B;
                            17263 ; 130  |        int        I;
                            17264 ; 131  |};
                            17265 ; 132  |
                            17266 ; 133  |#define MAX_MSG_LENGTH 10
                            17267 ; 134  |struct CMessage
                            17268 ; 135  |{
                            17269 ; 136  |        unsigned int m_uLength;
                            17270 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                            17271 ; 138  |};
                            17272 ; 139  |
                            17273 ; 140  |typedef struct {
                            17274 ; 141  |    WORD m_wLength;
                            17275 ; 142  |    WORD m_wMessage;
                            17276 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                            17277 ; 144  |} Message;
                            17278 ; 145  |
                            17279 ; 146  |struct MessageQueueDescriptor
                            17280 ; 147  |{
                            17281 ; 148  |        int *m_pBase;
                            17282 ; 149  |        int m_iModulo;
                            17283 ; 150  |        int m_iSize;
                            17284 ; 151  |        int *m_pHead;
                            17285 ; 152  |        int *m_pTail;
                            17286 ; 153  |};
                            17287 ; 154  |
                            17288 ; 155  |struct ModuleEntry
                            17289 ; 156  |{
                            17290 ; 157  |    int m_iSignaledEventMask;
                            17291 ; 158  |    int m_iWaitEventMask;
                            17292 ; 159  |    int m_iResourceOfCode;
                            17293 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                            17294 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescriptor *);
                            17295 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                            17296 ; 163  |    int m_uTimeOutHigh;
                            17297 ; 164  |    int m_uTimeOutLow;
                            17298 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                            17299 ; 166  |};
                            17300 ; 167  |
                            17301 ; 168  |union WaitMask{
                            17302 ; 169  |    struct B{
                            17303 ; 170  |        unsigned int m_bNone     :1;
                            17304 ; 171  |        unsigned int m_bMessage  :1;
                            17305 ; 172  |        unsigned int m_bTimer    :1;
                            17306 ; 173  |        unsigned int m_bButton   :1;
                            17307 ; 174  |    } B;
                            17308 ; 175  |    int I;
                            17309 ; 176  |} ;
                            17310 ; 177  |
                            17311 ; 178  |
                            17312 ; 179  |struct Button {
                            17313 ; 180  |        WORD wButtonEvent;
                            17314 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                            17315 ; 182  |};
                            17316 ; 183  |
                            17317 ; 184  |struct Message {
                            17318 ; 185  |        WORD wMsgLength;
                            17319 ; 186  |        WORD wMsgCommand;
                            17320 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                            17321 ; 188  |};
                            17322 ; 189  |
                            17323 ; 190  |union EventTypes {
                            17324 ; 191  |        struct CMessage msg;
                            17325 ; 192  |        struct Button Button ;
                            17326 ; 193  |        struct Message Message;
                            17327 ; 194  |};
                            17328 ; 195  |
                            17329 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                            17330 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                            17331 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                            17332 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                            17333 ; 200  |
                            17334 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                            17335 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                            17336 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                            17337 ; 204  |
                            17338 ; 205  |#if DEBUG
                            17339 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                            17340 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                            17341 ; 208  |#else 
                            17342 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rather than halt or reset. 
                            17343 ; 210  |#define DebugBuildAssert(x)    
                            17344 ; 211  |#endif
                            17345 ; 212  |
                            17346 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                            17347 ; 214  |//  #pragma asm
                            17348 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                            17349 ; 216  |//  #pragma endasm
                            17350 ; 217  |
                            17351 ; 218  |
                            17352 ; 219  |#ifdef COLOR_262K
                            17353 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b)) >> 2)    //262k
                            17354 ; 221  |#elif defined(COLOR_65K)
                            17355 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)) >> 3)  //65k
                            17356 ; 223  |#else
                            17357 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >> 4)
                            17358 ; 225  |#endif
                            17359 ; 226  |    
                            17360 ; 227  |#endif // #ifndef _TYPES_H
                            17361 
                            17363 
                            17364 ; 31   |
                            17365 ; 32   |#define HW_SDRAM_BASEADDR 0xF900
                            17366 ; 33   |
                            17367 ; 34   |
                            17368 ; 35   |/////////////////////////////////////////////////////////////////////////////////
                            17369 ; 36   |//  SDRAM CSR (HW_SDRAM_CSR) Bit Definitions
                            17370 ; 37   |#define HW_SDRAM_CSR_SDRAMEN_BITPOS 0
                            17371 ; 38   |#define HW_SDRAM_CSR_IE_BITPOS 1
                            17372 ; 39   |#define HW_SDRAM_CSR_RNW_BITPOS 2
                            17373 ; 40   |#define HW_SDRAM_CSR_KICK_BITPOS 3
                            17374 ; 41   |#define HW_SDRAM_CSR_LM_BITPOS 4
                            17375 ; 42   |#define HW_SDRAM_CSR_ISTAT_BITPOS 5
                            17376 ; 43   |#define HW_SDRAM_CSR_PWDN_BITPOS 6
                            17377 ; 44   |#define HW_SDRAM_CSR_SBYTE_BITPOS 8
                            17378 ; 45   |#define HW_SDRAM_CSR_MEM_BITPOS 10
                            17379 ; 46   |#define HW_SDRAM_CSR_BIGE_BITPOS 12
                            17380 ; 47   |#define HW_SDRAM_CSR_ASIZE_BITPOS 13
                            17381 ; 48   |#define HW_SDRAM_CSR_UKICK_BITPOS 16
                            17382 ; 49   |#define HW_SDRAM_CSR_DIV_BITPOS 17
                            17383 ; 50   |#define HW_SDRAM_CSR_MULTI_BITPOS 21
                            17384 ; 51   |#define HW_SDRAM_CSR_SDRAM_BITPOS 22
                            17385 ; 52   |#define HW_SDRAM_CSR_SIGN_BITPOS 23
                            17386 ; 53   |
                            17387 ; 54   |#define HW_SDRAM_CSR_SDRAMEN_WIDTH 1
                            17388 ; 55   |#define HW_SDRAM_CSR_IE_WIDTH 1
                            17389 ; 56   |#define HW_SDRAM_CSR_RNW_WIDTH 1
                            17390 ; 57   |#define HW_SDRAM_CSR_KICK_WIDTH 1
                            17391 ; 58   |#define HW_SDRAM_CSR_LM_WIDTH 1
                            17392 ; 59   |#define HW_SDRAM_CSR_ISTAT_WIDTH 1
                            17393 ; 60   |#define HW_SDRAM_CSR_PWDN_WIDTH 1
                            17394 ; 61   |#define HW_SDRAM_CSR_SBYTE_WIDTH 2
                            17395 ; 62   |#define HW_SDRAM_CSR_MEM_WIDTH 2
                            17396 ; 63   |#define HW_SDRAM_CSR_BIGE_WIDTH 1
                            17397 ; 64   |#define HW_SDRAM_CSR_ASIZE_WIDTH 3
                            17398 ; 65   |#define HW_SDRAM_CSR_UKICK_WIDTH 1
                            17399 ; 66   |#define HW_SDRAM_CSR_DIV_WIDTH 4
                            17400 ; 67   |#define HW_SDRAM_CSR_MULTI_WIDTH 1
                            17401 ; 68   |#define HW_SDRAM_CSR_SDRAM_WIDTH 1
                            17402 ; 69   |#define HW_SDRAM_CSR_SIGN_WIDTH 1
                            17403 ; 70   |
                            17404 ; 71   |#define HW_SDRAM_CSR_SDRAMEN_SETMASK (((1<<HW_SDRAM_CSR_SDRAMEN_WIDTH)-1)<<HW_SDRAM_CSR_SDRAMEN_BITPOS)
                            17405 ; 72   |#define HW_SDRAM_CSR_IE_SETMASK (((1<<HW_SDRAM_CSR_IE_WIDTH)-1)<<HW_SDRAM_CSR_IE_BITPOS)
                            17406 ; 73   |#define HW_SDRAM_CSR_RNW_SETMASK (((1<<HW_SDRAM_CSR_RNW_WIDTH)-1)<<HW_SDRAM_CSR_RNW_BITPOS)
                            17407 ; 74   |#define HW_SDRAM_CSR_KICK_SETMASK (((1<<HW_SDRAM_CSR_KICK_WIDTH)-1)<<HW_SDRAM_CSR_KICK_BITPOS)
                            17408 ; 75   |#define HW_SDRAM_CSR_LM_SETMASK (((1<<HW_SDRAM_CSR_LM_WIDTH)-1)<<HW_SDRAM_CSR_LM_BITPOS)
                            17409 ; 76   |#define HW_SDRAM_CSR_ISTAT_SETMASK (((1<<HW_SDRAM_CSR_ISTAT_WIDTH)-1)<<HW_SDRAM_CSR_ISTAT_BITPOS)
                            17410 ; 77   |#define HW_SDRAM_CSR_PWDN_SETMASK (((1<<HW_SDRAM_CSR_PWDN_WIDTH)-1)<<HW_SDRAM_CSR_PWDN_BITPOS)
                            17411 ; 78   |#define HW_SDRAM_CSR_SBYTE_SETMASK (((1<<HW_SDRAM_CSR_SBYTE_WIDTH)-1)<<HW_SDRAM_CSR_SBYTE_BITPOS)
                            17412 ; 79   |#define HW_SDRAM_CSR_MEM_SETMASK (((1<<HW_SDRAM_CSR_MEM_WIDTH)-1)<<HW_SDRAM_CSR_MEM_BITPOS)
                            17413 ; 80   |#define HW_SDRAM_CSR_BIGE_SETMASK (((1<<HW_SDRAM_CSR_BIGE_WIDTH)-1)<<HW_SDRAM_CSR_BIGE_BITPOS)
                            17414 ; 81   |#define HW_SDRAM_CSR_ASIZE_SETMASK (((1<<HW_SDRAM_CSR_ASIZE_WIDTH)-1)<<HW_SDRAM_CSR_ASIZE_BITPOS)
                            17415 ; 82   |#define HW_SDRAM_CSR_UKICK_SETMASK (((1<<HW_SDRAM_CSR_UKICK_WIDTH)-1)<<HW_SDRAM_CSR_UKICK_BITPOS)
                            17416 ; 83   |#define HW_SDRAM_CSR_DIV_SETMASK (((1<<HW_SDRAM_CSR_DIV_WIDTH)-1)<<HW_SDRAM_CSR_DIV_BITPOS)
                            17417 ; 84   |#define HW_SDRAM_CSR_MULTI_SETMASK (((1<<HW_SDRAM_CSR_MULTI_WIDTH)-1)<<HW_SDRAM_CSR_MULTI_BITPOS)
                            17418 ; 85   |#define HW_SDRAM_CSR_SDRAM_SETMASK (((1<<HW_SDRAM_CSR_SDRAM_WIDTH)-1)<<HW_SDRAM_CSR_SDRAM_BITPOS)
                            17419 ; 86   |#define HW_SDRAM_CSR_SIGN_SETMASK (((1<<HW_SDRAM_CSR_SIGN_WIDTH)-1)<<HW_SDRAM_CSR_SIGN_BITPOS)
                            17420 ; 87   |
                            17421 ; 88   |#define HW_SDRAM_CSR_SDRAMEN_CLRMASK ~(WORD)HW_SDRAM_CSR_SDRAMEN_SETMASK
                            17422 ; 89   |#define HW_SDRAM_CSR_IE_CLRMASK ~(WORD)HW_SDRAM_CSR_IE_SETMASK
                            17423 ; 90   |#define HW_SDRAM_CSR_RNW_CLRMASK ~(WORD)HW_SDRAM_CSR_RNW_SETMASK
                            17424 ; 91   |#define HW_SDRAM_CSR_KICK_CLRMASK ~(WORD)HW_SDRAM_CSR_KICK_SETMASK
                            17425 ; 92   |#define HW_SDRAM_CSR_LM_CLRMASK ~(WORD)HW_SDRAM_CSR_LM_SETMASK
                            17426 ; 93   |#define HW_SDRAM_CSR_ISTAT_CLRMASK ~(WORD)HW_SDRAM_CSR_ISTAT_SETMASK
                            17427 ; 94   |#define HW_SDRAM_CSR_PWDN_CLRMASK ~(WORD)HW_SDRAM_CSR_PWDN_SETMASK
                            17428 ; 95   |#define HW_SDRAM_CSR_SBYTE_CLRMASK ~(WORD)HW_SDRAM_CSR_SBYTE_SETMASK
                            17429 ; 96   |#define HW_SDRAM_CSR_MEM_CLRMASK ~(WORD)HW_SDRAM_CSR_MEM_SETMASK
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  70

M:ADDR CODE           CYCLES LINE SOURCELINE
                            17430 ; 97   |#define HW_SDRAM_CSR_BIGE_CLRMASK ~(WORD)HW_SDRAM_CSR_BIGE_SETMASK
                            17431 ; 98   |#define HW_SDRAM_CSR_ASIZE_CLRMASK ~(WORD)HW_SDRAM_CSR_ASIZE_SETMASK
                            17432 ; 99   |#define HW_SDRAM_CSR_UKICK_CLRMASK ~(WORD)HW_SDRAM_CSR_UKICK_SETMASK
                            17433 ; 100  |#define HW_SDRAM_CSR_DIV_CLRMASK ~(WORD)HW_SDRAM_CSR_DIV_SETMASK
                            17434 ; 101  |#define HW_SDRAM_CSR_MULTI_CLRMASK ~(WORD)HW_SDRAM_CSR_MULTI_SETMASK
                            17435 ; 102  |#define HW_SDRAM_CSR_SDRAM_CLRMASK ~(WORD)HW_SDRAM_CSR_SDRAM_SETMASK
                            17436 ; 103  |#define HW_SDRAM_CSR_SIGN_CLRMASK ~(WORD)HW_SDRAM_CSR_SIGN_SETMASK
                            17437 ; 104  |
                            17438 ; 105  |typedef union               
                            17439 ; 106  |{
                            17440 ; 107  |    struct {
                            17441 ; 108  |        int SDRAMEN                     :1;
                            17442 ; 109  |        int IE                          :1;
                            17443 ; 110  |        int RNW                         :1;
                            17444 ; 111  |        int KICK                        :1;
                            17445 ; 112  |        int LM                          :1;
                            17446 ; 113  |        int ISTAT                       :1;
                            17447 ; 114  |        int PWDN                        :1;
                            17448 ; 115  |        int RSVD                        :1;
                            17449 ; 116  |        int SBYTE                       :2;
                            17450 ; 117  |        int MEM                         :2;
                            17451 ; 118  |        int BIGE                        :1;
                            17452 ; 119  |        int ASIZE                       :3;
                            17453 ; 120  |        int UKICK                       :1;
                            17454 ; 121  |        int DIV                         :4;
                            17455 ; 122  |        int MULTI                       :1;
                            17456 ; 123  |        int SDRAM                       :1;
                            17457 ; 124  |        int SIGN                        :1;
                            17458 ; 125  |    } B;
                            17459 ; 126  |    int I;
                            17460 ; 127  |} sdramcsr_type;
                            17461 ; 128  |#define HW_SDRAM_CSR (*(volatile sdramcsr_type _X*) (HW_SDRAM_BASEADDR))        
                            17462 ; 129  |#define HW_SDRAM_ADDR1 (*(volatile unsigned int _X*) (HW_SDRAM_BASEADDR+1))
                            17463 ; 130  |#define HW_SDRAM_ADDR2 (*(volatile unsigned int _X*) (HW_SDRAM_BASEADDR+2))
                            17464 ; 131  |#define HW_SDRAM_SYSADDR (*(volatile unsigned int _X*) (HW_SDRAM_BASEADDR+3))
                            17465 ; 132  |#define HW_SDRAM_SIZE (*(volatile unsigned int _X*) (HW_SDRAM_BASEADDR+4))
                            17466 ; 133  |#define HW_SDRAM_BAR (*(volatile unsigned int _X*) (HW_SDRAM_BASEADDR+7))
                            17467 ; 134  |#define HW_SDRAM_MR (*(volatile unsigned int _X*) (HW_SDRAM_BASEADDR+8))
                            17468 ; 135  |#define HW_SDRAM_DBAR1 (*(volatile unsigned int _X*) (HW_SDRAM_BASEADDR+9))
                            17469 ; 136  |#define HW_SDRAM_DBAR2 (*(volatile unsigned int _X*) (HW_SDRAM_BASEADDR+10))
                            17470 ; 137  |#define HW_SDRAM_DMR1 (*(volatile unsigned int _X*) (HW_SDRAM_BASEADDR+11))
                            17471 ; 138  |#define HW_SDRAM_DMR2 (*(volatile unsigned int _X*) (HW_SDRAM_BASEADDR+12))
                            17472 ; 139  |
                            17473 ; 140  |/////////////////////////////////////////////////////////////////////////////////
                            17474 ; 141  |//  SDRAM Start Address Low Register (HW_SDRAM_ADDR1) Bit Definitions
                            17475 ; 142  |#define HW_SDRAM_ADDR1_XA_BITPOS 0
                            17476 ; 143  |
                            17477 ; 144  |#define HW_SDRAM_ADDR1_XA_SETMASK 0xFFFFFF<<HW_SDRAM_ADDR1_XA_BITPOS
                            17478 ; 145  |
                            17479 ; 146  |#define HW_SDRAM_ADDR1_XA_CLRMASK ~(WORD)HW_SDRAM_ADDR1_XA_SETMASK
                            17480 ; 147  |
                            17481 ; 148  |/////////////////////////////////////////////////////////////////////////////////
                            17482 ; 149  |//  SDRAM Start Address High Register (HW_SDRAM_ADDR2) Bit Definitions
                            17483 ; 150  |#define HW_SDRAM_ADDR2_XA_BITPOS 0
                            17484 ; 151  |
                            17485 ; 152  |#define HW_SDRAM_ADDR2_XA_SETMASK 0x1F<<HW_SDRAM_ADDR2_XA_BITPOS
                            17486 ; 153  |
                            17487 ; 154  |#define HW_SDRAM_ADDR2_XA_CLRMASK ~(WORD)HW_SDRAM_ADDR2_XA_SETMASK
                            17488 ; 155  |
                            17489 ; 156  |/////////////////////////////////////////////////////////////////////////////////
                            17490 ; 157  |//  System Start Address Register (HW_SDRAM_SYSADDR) Bit Definitions
                            17491 ; 158  |#define HW_SDRAM_SYSADDR_XA_BITPOS 0
                            17492 ; 159  |
                            17493 ; 160  |#define HW_SDRAM_SYSADDR_XA_SETMASK 0xFFFF<<HW_SDRAM_SYSADDR_XA_BITPOS
                            17494 ; 161  |
                            17495 ; 162  |#define HW_SDRAM_SYSADDR_XA_CLRMASK ~(WORD)HW_SDRAM_SYSADDR_XA_SETMASK
                            17496 ; 163  |
                            17497 ; 164  |/////////////////////////////////////////////////////////////////////////////////
                            17498 ; 165  |//  Number of Bytes to be transfered Register (HW_SDRAM_SIZE) Bit Definitions
                            17499 ; 166  |#define HW_SDRAM_SIZE_XA_BITPOS 0
                            17500 ; 167  |
                            17501 ; 168  |#define HW_SDRAM_SIZE_XA_SETMASK 0x3FFFF<<HW_SDRAM_SIZE_XA_BITPOS
                            17502 ; 169  |
                            17503 ; 170  |#define HW_SDRAM_SIZE_XA_CLRMASK ~(WORD)HW_SDRAM_SIZE_XA_SETMASK
                            17504 ; 171  |
                            17505 ; 172  |/////////////////////////////////////////////////////////////////////////////////
                            17506 ; 173  |//  SDRAM Timer1 Register (HW_SDRAM_TIMER1) Bit Definitions
                            17507 ; 174  |#define HW_SDRAM_TIMER1_INIT_BITPOS 0
                            17508 ; 175  |#define HW_SDRAM_TIMER1_TRP_BITPOS 16
                            17509 ; 176  |#define HW_SDRAM_TIMER1_TRFC_BITPOS 20
                            17510 ; 177  |
                            17511 ; 178  |#define HW_SDRAM_TIMER1_INIT_WIDTH 16
                            17512 ; 179  |#define HW_SDRAM_TIMER1_TRP_WIDTH 4
                            17513 ; 180  |#define HW_SDRAM_TIMER1_TRFC_WIDTH 4
                            17514 ; 181  |
                            17515 ; 182  |#define HW_SDRAM_TIMER1_INIT_SETMASK (((1<<HW_SDRAM_TIMER1_INIT_WIDTH)-1)<<HW_SDRAM_TIMER1_INIT_BITPOS)
                            17516 ; 183  |#define HW_SDRAM_TIMER1_TRP_SETMASK (((1<<HW_SDRAM_TIMER1_TRP_WIDTH)-1)<<HW_SDRAM_TIMER1_TRP_BITPOS)
                            17517 ; 184  |#define HW_SDRAM_TIMER1_TRFC_SETMASK (((1<<HW_SDRAM_TIMER1_TRFC_WIDTH)-1)<<HW_SDRAM_TIMER1_TRFC_BITPOS)
                            17518 ; 185  |
                            17519 ; 186  |#define HW_SDRAM_TIMER1_INIT_CLRMASK ~(WORD)HW_SDRAM_TIMER1_INIT_SETMASK
                            17520 ; 187  |#define HW_SDRAM_TIMER1_TRP_CLRMASK ~(WORD)HW_SDRAM_TIMER1_TRP_SETMASK
                            17521 ; 188  |#define HW_SDRAM_TIMER1_TRFC_CLRMASK ~(WORD)HW_SDRAM_TIMER1_TRFC_SETMASK
                            17522 ; 189  |
                            17523 ; 190  |typedef union               
                            17524 ; 191  |{
                            17525 ; 192  |    struct {
                            17526 ; 193  |        int INIT                :16;
                            17527 ; 194  |        int TRP                 :4;
                            17528 ; 195  |        int TRFC                :4;
                            17529 ; 196  |    } B;
                            17530 ; 197  |    int I;
                            17531 ; 198  |} sdramtimer1_type;
                            17532 ; 199  |#define HW_SDRAM_TIMER1 (*(volatile sdramtimer1_type _X*) (HW_SDRAM_BASEADDR+5))
                            17533 ; 200  |
                            17534 ; 201  |/////////////////////////////////////////////////////////////////////////////////
                            17535 ; 202  |//  SDRAM Timer2 Register (HW_SDRAM_TIMER2) Bit Definitions
                            17536 ; 203  |#define HW_SDRAM_TIMER2_TXSR_BITPOS 0
                            17537 ; 204  |#define HW_SDRAM_TIMER2_TREF_BITPOS 4
                            17538 ; 205  |#define HW_SDRAM_TIMER2_TRCD_BITPOS 16
                            17539 ; 206  |
                            17540 ; 207  |#define HW_SDRAM_TIMER2_TXSR_WIDTH 4
                            17541 ; 208  |#define HW_SDRAM_TIMER2_TREF_WIDTH 12
                            17542 ; 209  |#define HW_SDRAM_TIMER2_TRCD_WIDTH 4
                            17543 ; 210  |
                            17544 ; 211  |#define HW_SDRAM_TIMER2_TXSR_SETMASK (((1<<HW_SDRAM_TIMER2_TXSR_WIDTH)-1)<<HW_SDRAM_TIMER2_TXSR_BITPOS)
                            17545 ; 212  |#define HW_SDRAM_TIMER2_TREF_SETMASK (((1<<HW_SDRAM_TIMER2_TREF_WIDTH)-1)<<HW_SDRAM_TIMER2_TREF_BITPOS)
                            17546 ; 213  |#define HW_SDRAM_TIMER2_TRCD_SETMASK (((1<<HW_SDRAM_TIMER2_TRCD_WIDTH)-1)<<HW_SDRAM_TIMER2_TRCD_BITPOS)
                            17547 ; 214  |
                            17548 ; 215  |#define HW_SDRAM_TIMER2_TXSR_CLRMASK ~(WORD)HW_SDRAM_TIMER2_TXSR_SETMASK
                            17549 ; 216  |#define HW_SDRAM_TIMER2_TREF_CLRMASK ~(WORD)HW_SDRAM_TIMER2_TREF_SETMASK
                            17550 ; 217  |#define HW_SDRAM_TIMER2_TRCD_CLRMASK ~(WORD)HW_SDRAM_TIMER2_TRCD_SETMASK
                            17551 ; 218  |
                            17552 ; 219  |typedef union               
                            17553 ; 220  |{
                            17554 ; 221  |    struct {
                            17555 ; 222  |        int TXSR                :4;
                            17556 ; 223  |        int TREF                :12;
                            17557 ; 224  |        int TRCD                :4;
                            17558 ; 225  |        int RSVD                :4; 
                            17559 ; 226  |    } B;
                            17560 ; 227  |    int I;
                            17561 ; 228  |} sdramtimer2_type;
                            17562 ; 229  |#define HW_SDRAM_TIMER2 (*(volatile sdramtimer2_type _X*) (HW_SDRAM_BASEADDR+6))
                            17563 ; 230  |
                            17564 ; 231  |/////////////////////////////////////////////////////////////////////////////////
                            17565 ; 232  |//  System Modulo Base Address Register (HW_SDRAM_BAR) Bit Definitions
                            17566 ; 233  |#define HW_SDRAM_BAR_XA_BITPOS 0
                            17567 ; 234  |
                            17568 ; 235  |#define HW_SDRAM_BAR_XA_SETMASK 0xFFFF<<HW_SDRAM_BAR_XA_BITPOS
                            17569 ; 236  |
                            17570 ; 237  |#define HW_SDRAM_BAR_XA_CLRMASK ~(WORD)HW_SDRAM_BAR_XA_SETMASK
                            17571 ; 238  |
                            17572 ; 239  |/////////////////////////////////////////////////////////////////////////////////
                            17573 ; 240  |//  System Modulo Register (HW_SDRAM_MR) Bit Definitions
                            17574 ; 241  |#define HW_SDRAM_MR_XA_BITPOS 0
                            17575 ; 242  |
                            17576 ; 243  |#define HW_SDRAM_MR_XA_SETMASK 0xFFFF<<HW_SDRAM_MR_XA_BITPOS
                            17577 ; 244  |
                            17578 ; 245  |#define HW_SDRAM_MR_XA_CLRMASK ~(WORD)HW_SDRAM_MR_XA_SETMASK
                            17579 ; 246  |
                            17580 ; 247  |/////////////////////////////////////////////////////////////////////////////////
                            17581 ; 248  |//  SDRAM Mode Register (HW_SDRAM_MODE) Bit Definitions
                            17582 ; 249  |#define HW_SDRAM_MODE_XA_BITPOS 0
                            17583 ; 250  |
                            17584 ; 251  |#define HW_SDRAM_MODE_XA_WIDTH 14
                            17585 ; 252  |
                            17586 ; 253  |#define HW_SDRAM_MODE_XA_SETMASK (((1<<HW_SDRAM_MODE_XA_WIDTH)-1)<<HW_SDRAM_MODE_XA_BITPOS)
                            17587 ; 254  |
                            17588 ; 255  |#define HW_SDRAM_MODE_XA_CLRMASK ~(WORD)HW_SDRAM_MODE_XA_SETMASK
                            17589 ; 256  |
                            17590 ; 257  |typedef union               
                            17591 ; 258  |{
                            17592 ; 259  |    struct {
                            17593 ; 260  |        int VALUE               :14;
                            17594 ; 261  |        int RSVD                :10; 
                            17595 ; 262  |    } B;
                            17596 ; 263  |    int I;
                            17597 ; 264  |} sdrammode_type;
                            17598 ; 265  |#define HW_SDRAM_MODE (*(volatile sdrammode_type _X*) (HW_SDRAM_BASEADDR+14))
                            17599 ; 266  |
                            17600 ; 267  |/////////////////////////////////////////////////////////////////////////////////
                            17601 ; 268  |//  SDRAM Type Register (HW_SDRAM_TYPE) Bit Definitions
                            17602 ; 269  |#define HW_SDRAM_TYPE_COLWIDTH_BITPOS 0
                            17603 ; 270  |#define HW_SDRAM_TYPE_ROWWIDTH_BITPOS 4
                            17604 ; 271  |
                            17605 ; 272  |#define HW_SDRAM_TYPE_COLWIDTH_WIDTH 4
                            17606 ; 273  |#define HW_SDRAM_TYPE_ROWWIDTH_WIDTH 4
                            17607 ; 274  |
                            17608 ; 275  |#define HW_SDRAM_TYPE_COLWIDTH_SETMASK (((1<<HW_SDRAM_TYPE_COLWIDTH_WIDTH)-1)<<HW_SDRAM_TYPE_COLWIDTH_BITPOS)
                            17609 ; 276  |#define HW_SDRAM_TYPE_ROWWIDTH_SETMASK (((1<<HW_SDRAM_TYPE_ROWWIDTH_WIDTH)-1)<<HW_SDRAM_TYPE_ROWWIDTH_BITPOS)
                            17610 ; 277  |
                            17611 ; 278  |#define HW_SDRAM_TYPE_COLWIDTH_CLRMASK (~(WORD)HW_SDRAM_TYPE_COLWIDTH_SETMASK)
                            17612 ; 279  |#define HW_SDRAM_TYPE_ROWWIDTH_CLRMASK (~(WORD)HW_SDRAM_TYPE_ROWWIDTH_SETMASK)
                            17613 ; 280  |
                            17614 ; 281  |typedef union               
                            17615 ; 282  |{
                            17616 ; 283  |    struct {
                            17617 ; 284  |        int COLWIDTH               :4;
                            17618 ; 285  |        int ROWWIDTH               :4; 
                            17619 ; 286  |    } B;
                            17620 ; 287  |    int I;
                            17621 ; 288  |} sdramtype_type;
                            17622 ; 289  |#define HW_SDRAM_TYPE (*(volatile sdramtype_type _X*) (HW_SDRAM_BASEADDR+14))
                            17623 ; 290  |
                            17624 ; 291  |#endif
                            17625 ; 292  |
                            17626 ; 293  |
                            17627 ; 294  |
                            17628 ; 295  |
                            17629 ; 296  |
                            17630 ; 297  |
                            17631 
                            17633 
                            17634 ; 34   |#include "regstb.h"
                            17635 
                            17637 
                            17638 ; 1    |/////////////////////////////////////////////////////////////////////////////////
                            17639 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2003
                            17640 ; 3    |// Filename: regstb.inc
                            17641 ; 4    |// Description: Register definitions for Trace Buffer
                            17642 ; 5    |/////////////////////////////////////////////////////////////////////////////////
                            17643 ; 6    |// The following naming conventions are followed in this file.
                            17644 ; 7    |// All registers are named using the format...
                            17645 ; 8    |//     HW_<module>_<regname>
                            17646 ; 9    |// where <module> is the module name which can be any of the following...
                            17647 ; 10   |//     USB20
                            17648 ; 11   |// (Note that when there is more than one copy of a particular module, the
                            17649 ; 12   |// module name includes a number starting from 0 for the first instance of
                            17650 ; 13   |// that module)
                            17651 ; 14   |// <regname> is the specific register within that module
                            17652 ; 15   |// We also define the following...
                            17653 ; 16   |//     HW_<module>_<regname>_BITPOS
                            17654 ; 17   |// which defines the starting bit (i.e. LSB) of a multi bit field
                            17655 ; 18   |//     HW_<module>_<regname>_SETMASK
                            17656 ; 19   |// which does something else, and
                            17657 ; 20   |//     HW_<module>_<regname>_CLRMASK
                            17658 ; 21   |// which does something else.
                            17659 ; 22   |// Other rules
                            17660 ; 23   |//     All caps
                            17661 ; 24   |//     Numeric identifiers start at 0
                            17662 ; 25   |#if !(defined(regstbinc))
                            17663 ; 26   |#define regstbinc 1
                            17664 ; 27   |
                            17665 ; 28   |#include "types.h"
                            17666 
                            17668 
                            17669 ; 1    |////////////////////////////////////////////////////////////////////////////////
                            17670 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                            17671 ; 3    |//
                            17672 ; 4    |// Filename: types.h
                            17673 ; 5    |// Description: Standard data types
                            17674 ; 6    |////////////////////////////////////////////////////////////////////////////////
                            17675 ; 7    |
                            17676 ; 8    |#ifndef _TYPES_H
                            17677 ; 9    |#define _TYPES_H
                            17678 ; 10   |
                            17679 ; 11   |// TODO:  move this outta here!
                            17680 ; 12   |#if !defined(NOERROR)
                            17681 ; 13   |#define NOERROR 0
                            17682 ; 14   |#define SUCCESS 0
                            17683 ; 15   |#endif 
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  71

M:ADDR CODE           CYCLES LINE SOURCELINE
                            17684 ; 16   |#if !defined(SUCCESS)
                            17685 ; 17   |#define SUCCESS  0
                            17686 ; 18   |#endif
                            17687 ; 19   |#if !defined(ERROR)
                            17688 ; 20   |#define ERROR   -1
                            17689 ; 21   |#endif
                            17690 ; 22   |#if !defined(FALSE)
                            17691 ; 23   |#define FALSE 0
                            17692 ; 24   |#endif
                            17693 ; 25   |#if !defined(TRUE)
                            17694 ; 26   |#define TRUE  1
                            17695 ; 27   |#endif
                            17696 ; 28   |
                            17697 ; 29   |#if !defined(NULL)
                            17698 ; 30   |#define NULL 0
                            17699 ; 31   |#endif
                            17700 ; 32   |
                            17701 ; 33   |#define MAX_INT     0x7FFFFF
                            17702 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                            17703 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                            17704 ; 36   |#define MAX_ULONG   (-1) 
                            17705 ; 37   |
                            17706 ; 38   |#define WORD_SIZE   24              // word size in bits
                            17707 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                            17708 ; 40   |
                            17709 ; 41   |
                            17710 ; 42   |#define BYTE    unsigned char       // btVarName
                            17711 ; 43   |#define CHAR    signed char         // cVarName
                            17712 ; 44   |#define USHORT  unsigned short      // usVarName
                            17713 ; 45   |#define SHORT   unsigned short      // sVarName
                            17714 ; 46   |#define WORD    unsigned int        // wVarName
                            17715 ; 47   |#define INT     signed int          // iVarName
                            17716 ; 48   |#define DWORD   unsigned long       // dwVarName
                            17717 ; 49   |#define LONG    signed long         // lVarName
                            17718 ; 50   |#define BOOL    unsigned int        // bVarName
                            17719 ; 51   |#define FRACT   _fract              // frVarName
                            17720 ; 52   |#define LFRACT  long _fract         // lfrVarName
                            17721 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                            17722 ; 54   |#define FLOAT   float               // fVarName
                            17723 ; 55   |#define DBL     double              // dVarName
                            17724 ; 56   |#define ENUM    enum                // eVarName
                            17725 ; 57   |#define CMX     _complex            // cmxVarName
                            17726 ; 58   |typedef WORD UCS3;                   // 
                            17727 ; 59   |
                            17728 ; 60   |#define UINT16  unsigned short
                            17729 ; 61   |#define UINT8   unsigned char   
                            17730 ; 62   |#define UINT32  unsigned long
                            17731 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port exisiting code to only use 48 bit
                            17732 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port exisiting code to only use 48 bit
                            17733 ; 65   |#define WCHAR   UINT16
                            17734 ; 66   |
                            17735 ; 67   |//UINT128 is 16 bytes or 6 words
                            17736 ; 68   |typedef struct UINT128_3500 {   
                            17737 ; 69   |    int val[6];     
                            17738 ; 70   |} UINT128_3500;
                            17739 ; 71   |
                            17740 ; 72   |#define UINT128   UINT128_3500
                            17741 ; 73   |
                            17742 ; 74   |// Little endian word packed byte strings:   
                            17743 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            17744 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            17745 ; 77   |// Little endian word packed byte strings:   
                            17746 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            17747 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            17748 ; 80   |
                            17749 ; 81   |// Declare Memory Spaces To Use When Coding
                            17750 ; 82   |// A. Sector Buffers
                            17751 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                            17752 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                            17753 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                            17754 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                            17755 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                            17756 ; 88   |// B. Media DDI Memory
                            17757 ; 89   |#define MEDIA_DDI_MEM _Y
                            17758 ; 90   |
                            17759 ; 91   |
                            17760 ; 92   |
                            17761 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                            17762 ; 94   |// Examples of circular pointers:
                            17763 ; 95   |//    INT CIRC cpiVarName
                            17764 ; 96   |//    DWORD CIRC cpdwVarName
                            17765 ; 97   |
                            17766 ; 98   |#define RETCODE INT                 // rcVarName
                            17767 ; 99   |
                            17768 ; 100  |// generic bitfield structure
                            17769 ; 101  |struct Bitfield {
                            17770 ; 102  |    unsigned int B0  :1;
                            17771 ; 103  |    unsigned int B1  :1;
                            17772 ; 104  |    unsigned int B2  :1;
                            17773 ; 105  |    unsigned int B3  :1;
                            17774 ; 106  |    unsigned int B4  :1;
                            17775 ; 107  |    unsigned int B5  :1;
                            17776 ; 108  |    unsigned int B6  :1;
                            17777 ; 109  |    unsigned int B7  :1;
                            17778 ; 110  |    unsigned int B8  :1;
                            17779 ; 111  |    unsigned int B9  :1;
                            17780 ; 112  |    unsigned int B10 :1;
                            17781 ; 113  |    unsigned int B11 :1;
                            17782 ; 114  |    unsigned int B12 :1;
                            17783 ; 115  |    unsigned int B13 :1;
                            17784 ; 116  |    unsigned int B14 :1;
                            17785 ; 117  |    unsigned int B15 :1;
                            17786 ; 118  |    unsigned int B16 :1;
                            17787 ; 119  |    unsigned int B17 :1;
                            17788 ; 120  |    unsigned int B18 :1;
                            17789 ; 121  |    unsigned int B19 :1;
                            17790 ; 122  |    unsigned int B20 :1;
                            17791 ; 123  |    unsigned int B21 :1;
                            17792 ; 124  |    unsigned int B22 :1;
                            17793 ; 125  |    unsigned int B23 :1;
                            17794 ; 126  |};
                            17795 ; 127  |
                            17796 ; 128  |union BitInt {
                            17797 ; 129  |        struct Bitfield B;
                            17798 ; 130  |        int        I;
                            17799 ; 131  |};
                            17800 ; 132  |
                            17801 ; 133  |#define MAX_MSG_LENGTH 10
                            17802 ; 134  |struct CMessage
                            17803 ; 135  |{
                            17804 ; 136  |        unsigned int m_uLength;
                            17805 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                            17806 ; 138  |};
                            17807 ; 139  |
                            17808 ; 140  |typedef struct {
                            17809 ; 141  |    WORD m_wLength;
                            17810 ; 142  |    WORD m_wMessage;
                            17811 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                            17812 ; 144  |} Message;
                            17813 ; 145  |
                            17814 ; 146  |struct MessageQueueDescriptor
                            17815 ; 147  |{
                            17816 ; 148  |        int *m_pBase;
                            17817 ; 149  |        int m_iModulo;
                            17818 ; 150  |        int m_iSize;
                            17819 ; 151  |        int *m_pHead;
                            17820 ; 152  |        int *m_pTail;
                            17821 ; 153  |};
                            17822 ; 154  |
                            17823 ; 155  |struct ModuleEntry
                            17824 ; 156  |{
                            17825 ; 157  |    int m_iSignaledEventMask;
                            17826 ; 158  |    int m_iWaitEventMask;
                            17827 ; 159  |    int m_iResourceOfCode;
                            17828 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                            17829 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescriptor *);
                            17830 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                            17831 ; 163  |    int m_uTimeOutHigh;
                            17832 ; 164  |    int m_uTimeOutLow;
                            17833 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                            17834 ; 166  |};
                            17835 ; 167  |
                            17836 ; 168  |union WaitMask{
                            17837 ; 169  |    struct B{
                            17838 ; 170  |        unsigned int m_bNone     :1;
                            17839 ; 171  |        unsigned int m_bMessage  :1;
                            17840 ; 172  |        unsigned int m_bTimer    :1;
                            17841 ; 173  |        unsigned int m_bButton   :1;
                            17842 ; 174  |    } B;
                            17843 ; 175  |    int I;
                            17844 ; 176  |} ;
                            17845 ; 177  |
                            17846 ; 178  |
                            17847 ; 179  |struct Button {
                            17848 ; 180  |        WORD wButtonEvent;
                            17849 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                            17850 ; 182  |};
                            17851 ; 183  |
                            17852 ; 184  |struct Message {
                            17853 ; 185  |        WORD wMsgLength;
                            17854 ; 186  |        WORD wMsgCommand;
                            17855 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                            17856 ; 188  |};
                            17857 ; 189  |
                            17858 ; 190  |union EventTypes {
                            17859 ; 191  |        struct CMessage msg;
                            17860 ; 192  |        struct Button Button ;
                            17861 ; 193  |        struct Message Message;
                            17862 ; 194  |};
                            17863 ; 195  |
                            17864 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                            17865 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                            17866 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                            17867 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                            17868 ; 200  |
                            17869 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                            17870 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                            17871 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                            17872 ; 204  |
                            17873 ; 205  |#if DEBUG
                            17874 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                            17875 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                            17876 ; 208  |#else 
                            17877 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rather than halt or reset. 
                            17878 ; 210  |#define DebugBuildAssert(x)    
                            17879 ; 211  |#endif
                            17880 ; 212  |
                            17881 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                            17882 ; 214  |//  #pragma asm
                            17883 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                            17884 ; 216  |//  #pragma endasm
                            17885 ; 217  |
                            17886 ; 218  |
                            17887 ; 219  |#ifdef COLOR_262K
                            17888 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b)) >> 2)    //262k
                            17889 ; 221  |#elif defined(COLOR_65K)
                            17890 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)) >> 3)  //65k
                            17891 ; 223  |#else
                            17892 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >> 4)
                            17893 ; 225  |#endif
                            17894 ; 226  |    
                            17895 ; 227  |#endif // #ifndef _TYPES_H
                            17896 
                            17898 
                            17899 ; 29   |
                            17900 ; 30   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            17901 ; 31   |
                            17902 ; 32   |//   Trace Buffer STMP Registers 
                            17903 ; 33   |//   Last Updated 6.30.2003 D. Baker
                            17904 ; 34   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            17905 ; 35   |
                            17906 ; 36   |#define HW_TB_BASEADDR (0xF080)
                            17907 ; 37   |
                            17908 ; 38   |
                            17909 ; 39   |
                            17910 ; 40   |
                            17911 ; 41   |/////////////////////////////////////////////////////////////////////////////////
                            17912 ; 42   |
                            17913 ; 43   |//  Trace Buffer Configuration Register (HW_TB_CFG) Bit Definitions
                            17914 ; 44   |
                            17915 ; 45   |#define HW_TB_CFG_CLK_ENABLE_BITPOS (0)
                            17916 ; 46   |#define HW_TB_CFG_ENABLE_BITPOS (1)
                            17917 ; 47   |#define HW_TB_CFG_DONE_BITPOS (3)
                            17918 ; 48   |#define HW_TB_CFG_DMA_ASEL_BITPOS (4)
                            17919 ; 49   |#define HW_TB_CFG_TRIG_EVENT_BITPOS (6)
                            17920 ; 50   |
                            17921 ; 51   |#define HW_TB_CFG_CLK_ENABLE_WIDTH (1)
                            17922 ; 52   |#define HW_TB_CFG_ENABLE_WIDTH (1)
                            17923 ; 53   |#define HW_TB_CFG_RSVD1_WIDTH (1)
                            17924 ; 54   |#define HW_TB_CFG_DONE_WIDTH (1)
                            17925 ; 55   |#define HW_TB_CFG_DMA_ASEL_WIDTH (2)
                            17926 ; 56   |#define HW_TB_CFG_TRIG_EVENT_WIDTH (1)
                            17927 ; 57   |#define HW_TB_CFG_RSVD2_WIDTH (17)
                            17928 ; 58   |
                            17929 ; 59   |#define HW_TB_CFG_CLK_ENABLE_SETMASK (((1<<HW_TB_CFG_CLK_ENABLE_WIDTH)-1)<<HW_TB_CFG_CLK_ENABLE_BITPOS) 
                            17930 ; 60   |#define HW_TB_CFG_ENABLE_SETMASK (((1<<HW_TB_CFG_ENABLE_WIDTH)-1)<<HW_TB_CFG_ENABLE_BITPOS) 
                            17931 ; 61   |#define HW_TB_CFG_DONE_SETMASK (((1<<HW_TB_CFG_DONE_WIDTH)-1)<<HW_TB_CFG_DONE_BITPOS) 
                            17932 ; 62   |#define HW_TB_CFG_DMA_ASEL_SETMASK (((1<<HW_TB_CFG_DMA_ASEL_WIDTH)-1)<<HW_TB_CFG_DMA_ASEL_BITPOS) 
                            17933 ; 63   |#define HW_TB_CFG_TRIG_EVENT_SETMASK (((1<<HW_TB_CFG_TRIG_EVENT_WIDTH)-1)<<HW_TB_CFG_TRIG_EVENT_BITPOS) 
                            17934 ; 64   |
                            17935 ; 65   |#define HW_TB_CFG_CLK_ENABLE_CLRMASK (~(WORD)HW_TB_CFG_CLK_ENABLE_SETMASK)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  72

M:ADDR CODE           CYCLES LINE SOURCELINE
                            17936 ; 66   |#define HW_TB_CFG_ENABLE_CLRMASK (~(WORD)HW_TB_CFG_ENABLE_SETMASK)
                            17937 ; 67   |#define HW_TB_CFG_DONE_CLRMASK (~(WORD)HW_TB_CFG_DONE_SETMASK)
                            17938 ; 68   |#define HW_TB_CFG_DMA_ASEL_CLRMASK (~(WORD)HW_TB_CFG_DMA_ASEL_SETMASK)
                            17939 ; 69   |#define HW_TB_CFG_TRIG_EVENT_CLRMASK (~(WORD)HW_TB_CFG_TRIG_EVENT_SETMASK)
                            17940 ; 70   |
                            17941 ; 71   |typedef union               
                            17942 ; 72   |{
                            17943 ; 73   |    struct {
                            17944 ; 74   |         int CLK_ENABLE      : HW_TB_CFG_CLK_ENABLE_WIDTH;
                            17945 ; 75   |         int ENABLE          : HW_TB_CFG_ENABLE_WIDTH;
                            17946 ; 76   |        int rsvd1           : HW_TB_CFG_RSVD1_WIDTH;
                            17947 ; 77   |         int DONE            : HW_TB_CFG_DONE_WIDTH;
                            17948 ; 78   |         int DMA_ASEL        : HW_TB_CFG_DMA_ASEL_WIDTH;
                            17949 ; 79   |         int TRIG_EVENT      : HW_TB_CFG_TRIG_EVENT_WIDTH;
                            17950 ; 80   |        int rsvd2           : HW_TB_CFG_RSVD2_WIDTH;
                            17951 ; 81   |    } B;
                            17952 ; 82   |    int I;
                            17953 ; 83   |    unsigned int U;
                            17954 ; 84   |} tb_cfg_type;
                            17955 ; 85   |#define HW_TB_CFG      (*(volatile tb_cfg_type _X*) (HW_TB_BASEADDR+0))    /* Trace Buffer Configuration Register */
                            17956 ; 86   |
                            17957 ; 87   |/////////////////////////////////////////////////////////////////////////////////
                            17958 ; 88   |
                            17959 ; 89   |//  Trace Buffer Base Address Register (HW_TB_BAR) Bit Definitions
                            17960 ; 90   |
                            17961 ; 91   |#define HW_TB_BAR_ADDRESS_BITPOS (0)
                            17962 ; 92   |
                            17963 ; 93   |#define HW_TB_BAR_ADDRESS_WIDTH (16)        
                            17964 ; 94   |#define HW_TB_BAR_RSVD_WIDTH (8)
                            17965 ; 95   |
                            17966 ; 96   |#define HW_TB_BAR_ADDRESS_SETMASK (((1<<HW_TB_BAR_ADDRESS_WIDTH)-1)<<HW_TB_BAR_ADDRESS_BITPOS) 
                            17967 ; 97   |
                            17968 ; 98   |#define HW_TB_BAR_ADDRESS_CLRMASK (~(WORD)HW_TB_BAR_ADDRESS_SETMASK)
                            17969 ; 99   |
                            17970 ; 100  |typedef union               
                            17971 ; 101  |{
                            17972 ; 102  |    struct {
                            17973 ; 103  |         int ADDRESS      : HW_TB_BAR_ADDRESS_WIDTH;
                            17974 ; 104  |        int reserved     : HW_TB_BAR_RSVD_WIDTH;
                            17975 ; 105  |    } B;
                            17976 ; 106  |    int I;
                            17977 ; 107  |    unsigned int U;
                            17978 ; 108  |} tb_bar_type;
                            17979 ; 109  |#define HW_TB_BAR      (*(volatile tb_bar_type _X*) (HW_TB_BASEADDR+1))    /* Trace Buffer Base Address Register */
                            17980 ; 110  |
                            17981 ; 111  |/////////////////////////////////////////////////////////////////////////////////
                            17982 ; 112  |
                            17983 ; 113  |//  Trace Buffer Modulo Register (HW_TB_MOD) Bit Definitions
                            17984 ; 114  |
                            17985 ; 115  |#define HW_TB_MOD_MODULUS_BITPOS (0)
                            17986 ; 116  |
                            17987 ; 117  |#define HW_TB_MOD_MODULUS_WIDTH (14)        
                            17988 ; 118  |#define HW_TB_MOD_RSVD_WIDTH (10)
                            17989 ; 119  |
                            17990 ; 120  |#define HW_TB_MOD_MODULUS_SETMASK (((1<<HW_TB_MOD_MODULUS_WIDTH)-1)<<HW_TB_MOD_MODULUS_BITPOS) 
                            17991 ; 121  |
                            17992 ; 122  |#define HW_TB_MOD_MODULUS_CLRMASK (~(WORD)HW_TB_MOD_MODULUS_SETMASK)
                            17993 ; 123  |
                            17994 ; 124  |typedef union               
                            17995 ; 125  |{
                            17996 ; 126  |    struct {
                            17997 ; 127  |         int MODULUS      : HW_TB_MOD_MODULUS_WIDTH;
                            17998 ; 128  |        int reserved        : HW_TB_MOD_RSVD_WIDTH;
                            17999 ; 129  |    } B;
                            18000 ; 130  |    int I;
                            18001 ; 131  |    unsigned int U;
                            18002 ; 132  |} tb_mod_type;
                            18003 ; 133  |#define HW_TB_MOD      (*(volatile tb_mod_type _X*) (HW_TB_BASEADDR+2))    /* Trace Buffer Modulus Register */
                            18004 ; 134  |
                            18005 ; 135  |/////////////////////////////////////////////////////////////////////////////////
                            18006 ; 136  |
                            18007 ; 137  |//  Trace Buffer Current Index Register (HW_TB_CIR) Bit Definitions
                            18008 ; 138  |
                            18009 ; 139  |#define HW_TB_CIR_INDEX_BITPOS (0)
                            18010 ; 140  |
                            18011 ; 141  |#define HW_TB_CIR_INDEX_WIDTH (14)        
                            18012 ; 142  |#define HW_TB_CIR_RSVD_WIDTH (10)
                            18013 ; 143  |
                            18014 ; 144  |#define HW_TB_CIR_INDEX_SETMASK (((1<<HW_TB_CIR_INDEX_WIDTH)-1)<<HW_TB_CIR_INDEX_BITPOS) 
                            18015 ; 145  |
                            18016 ; 146  |#define HW_TB_CIR_INDEX_CLRMASK (~(WORD)HW_TB_CIR_INDEX_SETMASK)
                            18017 ; 147  |
                            18018 ; 148  |typedef union               
                            18019 ; 149  |{
                            18020 ; 150  |    struct {
                            18021 ; 151  |         int INDEX        : HW_TB_CIR_INDEX_WIDTH;
                            18022 ; 152  |        int reserved     : HW_TB_CIR_RSVD_WIDTH;
                            18023 ; 153  |    } B;
                            18024 ; 154  |    int I;
                            18025 ; 155  |    unsigned int U;
                            18026 ; 156  |} tb_cir_type;
                            18027 ; 157  |#define HW_TB_CIR      (*(volatile tb_cir_type _X*) (HW_TB_BASEADDR+3))    /* Trace Buffer Current Index Register */
                            18028 ; 158  |
                            18029 ; 159  |/////////////////////////////////////////////////////////////////////////////////
                            18030 ; 160  |
                            18031 ; 161  |//  Trace Buffer One Byte Code Register (HW_TB_OBC) Bit Definitions
                            18032 ; 162  |
                            18033 ; 163  |#define HW_TB_OBC_CODE_BITPOS (0)
                            18034 ; 164  |
                            18035 ; 165  |#define HW_TB_OBC_CODE_WIDTH (8)        
                            18036 ; 166  |#define HW_TB_OBC_RSVD_WIDTH (16)
                            18037 ; 167  |
                            18038 ; 168  |#define HW_TB_OBC_CODE_SETMASK (((1<<HW_TB_OBC_CODE_WIDTH)-1)<<HW_TB_OBC_CODE_BITPOS) 
                            18039 ; 169  |
                            18040 ; 170  |#define HW_TB_OBC_CODE_CLRMASK (~(WORD)HW_TB_OBC_CODE_SETMASK)
                            18041 ; 171  |
                            18042 ; 172  |typedef union               
                            18043 ; 173  |{
                            18044 ; 174  |    struct {
                            18045 ; 175  |         int CODE        : HW_TB_OBC_CODE_WIDTH;
                            18046 ; 176  |        int reserved    : HW_TB_OBC_RSVD_WIDTH;
                            18047 ; 177  |    } B;
                            18048 ; 178  |    int I;
                            18049 ; 179  |    unsigned int U;
                            18050 ; 180  |} tb_obc_type;
                            18051 ; 181  |#define HW_TB_OBC      (*(volatile tb_obc_type _X*) (HW_TB_BASEADDR+4))    /* Trace Buffer one byte code Register */
                            18052 ; 182  |
                            18053 ; 183  |/////////////////////////////////////////////////////////////////////////////////
                            18054 ; 184  |
                            18055 ; 185  |//  Trace Buffer Trigger Command Register (HW_TB_TCS) Bit Definitions
                            18056 ; 186  |
                            18057 ; 187  |#define HW_TB_TCS_TRG_STYLE_BITPOS (0)
                            18058 ; 188  |#define HW_TB_TCS_CAP_CLASS_BITPOS (1)
                            18059 ; 189  |#define HW_TB_TCS_TRG_CLASS_BITPOS (3)
                            18060 ; 190  |#define HW_TB_TCS_FREEZE_BITPOS (5)
                            18061 ; 191  |
                            18062 ; 192  |#define HW_TB_TCS_TRG_STYLE_WIDTH (1)        
                            18063 ; 193  |#define HW_TB_TCS_CAP_CLASS_WIDTH (2)        
                            18064 ; 194  |#define HW_TB_TCS_TRG_CLASS_WIDTH (2)        
                            18065 ; 195  |#define HW_TB_TCS_FREEZE_WIDTH (1)        
                            18066 ; 196  |#define HW_TB_TCS_RSVD_WIDTH (18)
                            18067 ; 197  |
                            18068 ; 198  |#define HW_TB_TCS_TRG_STYLE_SETMASK (((1<<HW_TB_TCS_TRG_STYLE_WIDTH)-1)<<HW_TB_TCS_TRG_STYLE_BITPOS) 
                            18069 ; 199  |#define HW_TB_TCS_CAP_CLASS_SETMASK (((1<<HW_TB_TCS_CAP_CLASS_WIDTH)-1)<<HW_TB_TCS_CAP_CLASS_BITPOS) 
                            18070 ; 200  |#define HW_TB_TCS_TRG_CLASS_SETMASK (((1<<HW_TB_TCS_TRG_CLASS_WIDTH)-1)<<HW_TB_TCS_TRG_CLASS_BITPOS) 
                            18071 ; 201  |#define HW_TB_TCS_FREEZE_SETMASK (((1<<HW_TB_TCS_FREEZE_WIDTH)-1)<<HW_TB_TCS_FREEZE_BITPOS) 
                            18072 ; 202  |
                            18073 ; 203  |#define HW_TB_TCS_TRG_STYLE_CLRMASK (~(WORD)HW_TB_TCS_TRG_STYLE_SETMASK)
                            18074 ; 204  |#define HW_TB_TCS_CAP_CLASS_CLRMASK (~(WORD)HW_TB_TCS_CAP_CLASS_SETMASK)
                            18075 ; 205  |#define HW_TB_TCS_TRG_CLASS_CLRMASK (~(WORD)HW_TB_TCS_TRG_CLASS_SETMASK)
                            18076 ; 206  |#define HW_TB_TCS_FREEZE_CLRMASK (~(WORD)HW_TB_TCS_FREEZE_SETMASK)
                            18077 ; 207  |
                            18078 ; 208  |typedef union               
                            18079 ; 209  |{
                            18080 ; 210  |    struct {
                            18081 ; 211  |         int TRG_STYLE       : HW_TB_TCS_TRG_STYLE_WIDTH;
                            18082 ; 212  |         int CAP_CLASS       : HW_TB_TCS_CAP_CLASS_WIDTH;
                            18083 ; 213  |         int TRG_CLASS       : HW_TB_TCS_TRG_CLASS_WIDTH;
                            18084 ; 214  |         int FREEZE          : HW_TB_TCS_FREEZE_WIDTH;
                            18085 ; 215  |        int reserved        : HW_TB_TCS_RSVD_WIDTH;
                            18086 ; 216  |    } B;
                            18087 ; 217  |    int I;
                            18088 ; 218  |    unsigned int U;
                            18089 ; 219  |} tb_tcs_type;
                            18090 ; 220  |#define HW_TB_TCS      (*(volatile tb_tcs_type _X*) (HW_TB_BASEADDR+16))    /* Trace Buffer Trigger Command Register */
                            18091 ; 221  |
                            18092 ; 222  |/////////////////////////////////////////////////////////////////////////////////
                            18093 ; 223  |
                            18094 ; 224  |//  Trace Buffer Trigger Value Register (HW_TB_TVR) Bit Definitions
                            18095 ; 225  |
                            18096 ; 226  |#define HW_TB_TVR_MATCH_ADDR_BITPOS (0)
                            18097 ; 227  |
                            18098 ; 228  |#define HW_TB_TVR_MATCH_ADDR_WIDTH (16)        
                            18099 ; 229  |#define HW_TB_TVR_RSVD_WIDTH (8)
                            18100 ; 230  |
                            18101 ; 231  |#define HW_TB_TVR_MATCH_ADDR_SETMASK (((1<<HW_TB_TVR_MATCH_ADDR_WIDTH)-1)<<HW_TB_TVR_MATCH_ADDR_BITPOS) 
                            18102 ; 232  |
                            18103 ; 233  |#define HW_TB_TVR_MATCH_ADDR_CLRMASK (~(WORD)HW_TB_TVR_MATCH_ADDR_SETMASK)
                            18104 ; 234  |
                            18105 ; 235  |typedef union               
                            18106 ; 236  |{
                            18107 ; 237  |    struct {
                            18108 ; 238  |         int MATCH_ADDR      : HW_TB_TVR_MATCH_ADDR_WIDTH;
                            18109 ; 239  |        int reserved        : HW_TB_TVR_RSVD_WIDTH;
                            18110 ; 240  |    } B;
                            18111 ; 241  |    int I;
                            18112 ; 242  |    unsigned int U;
                            18113 ; 243  |} tb_tvr_type;
                            18114 ; 244  |#define HW_TB_TVR      (*(volatile tb_tvr_type _X*) (HW_TB_BASEADDR+24))    /* Trace Buffer Trigger Value Register */
                            18115 ; 245  |
                            18116 ; 246  |
                            18117 ; 247  |
                            18118 ; 248  |#endif
                            18119 ; 249  |
                            18120 ; 250  |
                            18121 ; 251  |
                            18122 ; 252  |
                            18123 ; 253  |
                            18124 ; 254  |
                            18125 ; 255  |
                            18126 ; 256  |
                            18127 ; 257  |
                            18128 ; 258  |
                            18129 ; 259  |
                            18130 ; 260  |
                            18131 ; 261  |
                            18132 ; 262  |
                            18133 ; 263  |
                            18134 ; 264  |
                            18135 ; 265  |
                            18136 
                            18138 
                            18139 ; 35   |#include "regstimer.h"
                            18140 
                            18142 
                            18143 ; 1    |/////////////////////////////////////////////////////////////////////////////////
                            18144 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2001
                            18145 ; 3    |// Filename: regstimer.inc
                            18146 ; 4    |// Description: Register definitions for  Timers interface
                            18147 ; 5    |/////////////////////////////////////////////////////////////////////////////////
                            18148 ; 6    |// The following naming conventions are followed in this file.
                            18149 ; 7    |// All registers are named using the format...
                            18150 ; 8    |//     HW_<module>_<regname>
                            18151 ; 9    |// where <module> is the module name which can be any of the following...
                            18152 ; 10   |//     USB20
                            18153 ; 11   |// (Note that when there is more than one copy of a particular module, the
                            18154 ; 12   |// module name includes a number starting from 0 for the first instance of
                            18155 ; 13   |// that module)
                            18156 ; 14   |// <regname> is the specific register within that module
                            18157 ; 15   |// We also define the following...
                            18158 ; 16   |//     HW_<module>_<regname>_BITPOS
                            18159 ; 17   |// which defines the starting bit (i.e. LSB) of a multi bit field
                            18160 ; 18   |//     HW_<module>_<regname>_SETMASK
                            18161 ; 19   |// which does something else, and
                            18162 ; 20   |//     HW_<module>_<regname>_CLRMASK
                            18163 ; 21   |// which does something else.
                            18164 ; 22   |// Other rules
                            18165 ; 23   |//     All caps
                            18166 ; 24   |//     Numeric identifiers start at 0
                            18167 ; 25   |#if !(defined(regstimerinc))
                            18168 ; 26   |#define regstimerinc 1
                            18169 ; 27   |
                            18170 ; 28   |#include "types.h"
                            18171 
                            18173 
                            18174 ; 1    |////////////////////////////////////////////////////////////////////////////////
                            18175 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                            18176 ; 3    |//
                            18177 ; 4    |// Filename: types.h
                            18178 ; 5    |// Description: Standard data types
                            18179 ; 6    |////////////////////////////////////////////////////////////////////////////////
                            18180 ; 7    |
                            18181 ; 8    |#ifndef _TYPES_H
                            18182 ; 9    |#define _TYPES_H
                            18183 ; 10   |
                            18184 ; 11   |// TODO:  move this outta here!
                            18185 ; 12   |#if !defined(NOERROR)
                            18186 ; 13   |#define NOERROR 0
                            18187 ; 14   |#define SUCCESS 0
                            18188 ; 15   |#endif 
                            18189 ; 16   |#if !defined(SUCCESS)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  73

M:ADDR CODE           CYCLES LINE SOURCELINE
                            18190 ; 17   |#define SUCCESS  0
                            18191 ; 18   |#endif
                            18192 ; 19   |#if !defined(ERROR)
                            18193 ; 20   |#define ERROR   -1
                            18194 ; 21   |#endif
                            18195 ; 22   |#if !defined(FALSE)
                            18196 ; 23   |#define FALSE 0
                            18197 ; 24   |#endif
                            18198 ; 25   |#if !defined(TRUE)
                            18199 ; 26   |#define TRUE  1
                            18200 ; 27   |#endif
                            18201 ; 28   |
                            18202 ; 29   |#if !defined(NULL)
                            18203 ; 30   |#define NULL 0
                            18204 ; 31   |#endif
                            18205 ; 32   |
                            18206 ; 33   |#define MAX_INT     0x7FFFFF
                            18207 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                            18208 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                            18209 ; 36   |#define MAX_ULONG   (-1) 
                            18210 ; 37   |
                            18211 ; 38   |#define WORD_SIZE   24              // word size in bits
                            18212 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                            18213 ; 40   |
                            18214 ; 41   |
                            18215 ; 42   |#define BYTE    unsigned char       // btVarName
                            18216 ; 43   |#define CHAR    signed char         // cVarName
                            18217 ; 44   |#define USHORT  unsigned short      // usVarName
                            18218 ; 45   |#define SHORT   unsigned short      // sVarName
                            18219 ; 46   |#define WORD    unsigned int        // wVarName
                            18220 ; 47   |#define INT     signed int          // iVarName
                            18221 ; 48   |#define DWORD   unsigned long       // dwVarName
                            18222 ; 49   |#define LONG    signed long         // lVarName
                            18223 ; 50   |#define BOOL    unsigned int        // bVarName
                            18224 ; 51   |#define FRACT   _fract              // frVarName
                            18225 ; 52   |#define LFRACT  long _fract         // lfrVarName
                            18226 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                            18227 ; 54   |#define FLOAT   float               // fVarName
                            18228 ; 55   |#define DBL     double              // dVarName
                            18229 ; 56   |#define ENUM    enum                // eVarName
                            18230 ; 57   |#define CMX     _complex            // cmxVarName
                            18231 ; 58   |typedef WORD UCS3;                   // 
                            18232 ; 59   |
                            18233 ; 60   |#define UINT16  unsigned short
                            18234 ; 61   |#define UINT8   unsigned char   
                            18235 ; 62   |#define UINT32  unsigned long
                            18236 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port exisiting code to only use 48 bit
                            18237 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port exisiting code to only use 48 bit
                            18238 ; 65   |#define WCHAR   UINT16
                            18239 ; 66   |
                            18240 ; 67   |//UINT128 is 16 bytes or 6 words
                            18241 ; 68   |typedef struct UINT128_3500 {   
                            18242 ; 69   |    int val[6];     
                            18243 ; 70   |} UINT128_3500;
                            18244 ; 71   |
                            18245 ; 72   |#define UINT128   UINT128_3500
                            18246 ; 73   |
                            18247 ; 74   |// Little endian word packed byte strings:   
                            18248 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            18249 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            18250 ; 77   |// Little endian word packed byte strings:   
                            18251 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            18252 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            18253 ; 80   |
                            18254 ; 81   |// Declare Memory Spaces To Use When Coding
                            18255 ; 82   |// A. Sector Buffers
                            18256 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                            18257 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                            18258 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                            18259 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                            18260 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                            18261 ; 88   |// B. Media DDI Memory
                            18262 ; 89   |#define MEDIA_DDI_MEM _Y
                            18263 ; 90   |
                            18264 ; 91   |
                            18265 ; 92   |
                            18266 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                            18267 ; 94   |// Examples of circular pointers:
                            18268 ; 95   |//    INT CIRC cpiVarName
                            18269 ; 96   |//    DWORD CIRC cpdwVarName
                            18270 ; 97   |
                            18271 ; 98   |#define RETCODE INT                 // rcVarName
                            18272 ; 99   |
                            18273 ; 100  |// generic bitfield structure
                            18274 ; 101  |struct Bitfield {
                            18275 ; 102  |    unsigned int B0  :1;
                            18276 ; 103  |    unsigned int B1  :1;
                            18277 ; 104  |    unsigned int B2  :1;
                            18278 ; 105  |    unsigned int B3  :1;
                            18279 ; 106  |    unsigned int B4  :1;
                            18280 ; 107  |    unsigned int B5  :1;
                            18281 ; 108  |    unsigned int B6  :1;
                            18282 ; 109  |    unsigned int B7  :1;
                            18283 ; 110  |    unsigned int B8  :1;
                            18284 ; 111  |    unsigned int B9  :1;
                            18285 ; 112  |    unsigned int B10 :1;
                            18286 ; 113  |    unsigned int B11 :1;
                            18287 ; 114  |    unsigned int B12 :1;
                            18288 ; 115  |    unsigned int B13 :1;
                            18289 ; 116  |    unsigned int B14 :1;
                            18290 ; 117  |    unsigned int B15 :1;
                            18291 ; 118  |    unsigned int B16 :1;
                            18292 ; 119  |    unsigned int B17 :1;
                            18293 ; 120  |    unsigned int B18 :1;
                            18294 ; 121  |    unsigned int B19 :1;
                            18295 ; 122  |    unsigned int B20 :1;
                            18296 ; 123  |    unsigned int B21 :1;
                            18297 ; 124  |    unsigned int B22 :1;
                            18298 ; 125  |    unsigned int B23 :1;
                            18299 ; 126  |};
                            18300 ; 127  |
                            18301 ; 128  |union BitInt {
                            18302 ; 129  |        struct Bitfield B;
                            18303 ; 130  |        int        I;
                            18304 ; 131  |};
                            18305 ; 132  |
                            18306 ; 133  |#define MAX_MSG_LENGTH 10
                            18307 ; 134  |struct CMessage
                            18308 ; 135  |{
                            18309 ; 136  |        unsigned int m_uLength;
                            18310 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                            18311 ; 138  |};
                            18312 ; 139  |
                            18313 ; 140  |typedef struct {
                            18314 ; 141  |    WORD m_wLength;
                            18315 ; 142  |    WORD m_wMessage;
                            18316 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                            18317 ; 144  |} Message;
                            18318 ; 145  |
                            18319 ; 146  |struct MessageQueueDescriptor
                            18320 ; 147  |{
                            18321 ; 148  |        int *m_pBase;
                            18322 ; 149  |        int m_iModulo;
                            18323 ; 150  |        int m_iSize;
                            18324 ; 151  |        int *m_pHead;
                            18325 ; 152  |        int *m_pTail;
                            18326 ; 153  |};
                            18327 ; 154  |
                            18328 ; 155  |struct ModuleEntry
                            18329 ; 156  |{
                            18330 ; 157  |    int m_iSignaledEventMask;
                            18331 ; 158  |    int m_iWaitEventMask;
                            18332 ; 159  |    int m_iResourceOfCode;
                            18333 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                            18334 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescriptor *);
                            18335 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                            18336 ; 163  |    int m_uTimeOutHigh;
                            18337 ; 164  |    int m_uTimeOutLow;
                            18338 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                            18339 ; 166  |};
                            18340 ; 167  |
                            18341 ; 168  |union WaitMask{
                            18342 ; 169  |    struct B{
                            18343 ; 170  |        unsigned int m_bNone     :1;
                            18344 ; 171  |        unsigned int m_bMessage  :1;
                            18345 ; 172  |        unsigned int m_bTimer    :1;
                            18346 ; 173  |        unsigned int m_bButton   :1;
                            18347 ; 174  |    } B;
                            18348 ; 175  |    int I;
                            18349 ; 176  |} ;
                            18350 ; 177  |
                            18351 ; 178  |
                            18352 ; 179  |struct Button {
                            18353 ; 180  |        WORD wButtonEvent;
                            18354 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                            18355 ; 182  |};
                            18356 ; 183  |
                            18357 ; 184  |struct Message {
                            18358 ; 185  |        WORD wMsgLength;
                            18359 ; 186  |        WORD wMsgCommand;
                            18360 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                            18361 ; 188  |};
                            18362 ; 189  |
                            18363 ; 190  |union EventTypes {
                            18364 ; 191  |        struct CMessage msg;
                            18365 ; 192  |        struct Button Button ;
                            18366 ; 193  |        struct Message Message;
                            18367 ; 194  |};
                            18368 ; 195  |
                            18369 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                            18370 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                            18371 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                            18372 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                            18373 ; 200  |
                            18374 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                            18375 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                            18376 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                            18377 ; 204  |
                            18378 ; 205  |#if DEBUG
                            18379 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                            18380 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                            18381 ; 208  |#else 
                            18382 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rather than halt or reset. 
                            18383 ; 210  |#define DebugBuildAssert(x)    
                            18384 ; 211  |#endif
                            18385 ; 212  |
                            18386 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                            18387 ; 214  |//  #pragma asm
                            18388 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                            18389 ; 216  |//  #pragma endasm
                            18390 ; 217  |
                            18391 ; 218  |
                            18392 ; 219  |#ifdef COLOR_262K
                            18393 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b)) >> 2)    //262k
                            18394 ; 221  |#elif defined(COLOR_65K)
                            18395 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)) >> 3)  //65k
                            18396 ; 223  |#else
                            18397 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >> 4)
                            18398 ; 225  |#endif
                            18399 ; 226  |    
                            18400 ; 227  |#endif // #ifndef _TYPES_H
                            18401 
                            18403 
                            18404 ; 29   |
                            18405 ; 30   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            18406 ; 31   |//   TIMER STMP Registers 
                            18407 ; 32   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            18408 ; 33   |#define HW_TMR_BASEADDR (0xF100)
                            18409 ; 34   |
                            18410 ; 35   |#define HW_TMR0_BASEADDR HW_TMR_BASEADDR
                            18411 ; 36   |#define HW_TMR1_BASEADDR HW_TMR_BASEADDR+0x40
                            18412 ; 37   |#define HW_TMR2_BASEADDR HW_TMR_BASEADDR+0x80
                            18413 ; 38   |#define HW_TMR3_BASEADDR HW_TMR_BASEADDR+0xC0
                            18414 ; 39   |
                            18415 ; 40   |#define HW_TIMER_NUMBER_0 0
                            18416 ; 41   |#define HW_TIMER_NUMBER_1 1
                            18417 ; 42   |#define HW_TIMER_NUMBER_2 2
                            18418 ; 43   |#define HW_TIMER_NUMBER_3 3
                            18419 ; 44   |
                            18420 ; 45   |#define HW_TMRCSR 0
                            18421 ; 46   |#define HW_TMRCNTR 1
                            18422 ; 47   |
                            18423 ; 48   |
                            18424 ; 49   |/////////////////////////////////////////////////////////////////////////////////
                            18425 ; 50   |//  TIMER CSR (HW_TMR0CSR) Bit Definitions
                            18426 ; 51   |#define HW_TMR0CSR_TIMER_ENABLE_BITPOS (0)
                            18427 ; 52   |#define HW_TMR0CSR_TIMER_INT_EN_BITPOS (1)
                            18428 ; 53   |#define HW_TMR0CSR_INVERT_BITPOS (2)
                            18429 ; 54   |#define HW_TMR0CSR_TIMER_CONTROL_BITPOS (3)
                            18430 ; 55   |#define HW_TMR0CSR_TIMER_STATUS_BITPOS (7)
                            18431 ; 56   |#define HW_TMR0CSR_TIMER_MODE_BITPOS (8)
                            18432 ; 57   |#define HW_TMR0CSR_CLKGT_BITPOS (23)
                            18433 ; 58   |
                            18434 ; 59   |#define HW_TMR0CSR_TIMER_ENABLE_WIDTH (1)
                            18435 ; 60   |#define HW_TMR0CSR_TIMER_INT_EN_WIDTH (1)
                            18436 ; 61   |#define HW_TMR0CSR_INVERT_WIDTH (1)
                            18437 ; 62   |#define HW_TMR0CSR_TIMER_CONTROL_WIDTH (3)
                            18438 ; 63   |#define HW_TMR0CSR_TIMER_STATUS_WIDTH (1)
                            18439 ; 64   |#define HW_TMR0CSR_TIMER_MODE_WIDTH (2)
                            18440 ; 65   |#define HW_TMR0CSR_CLKGT_WIDTH (1)
                            18441 ; 66   |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  74

M:ADDR CODE           CYCLES LINE SOURCELINE
                            18442 ; 67   |#define HW_TMR0CSR_TIMER_ENABLE_SETMASK (((1<<HW_TMR0CSR_TIMER_ENABLE_WIDTH)-1)<<HW_TMR0CSR_TIMER_ENABLE_BITPOS)
                            18443 ; 68   |#define HW_TMR0CSR_TIMER_INT_EN_SETMASK (((1<<HW_TMR0CSR_TIMER_INT_EN_WIDTH)-1)<<HW_TMR0CSR_TIMER_INT_EN_BITPOS)
                            18444 ; 69   |#define HW_TMR0CSR_INVERT_SETMASK (((1<<HW_TMR0CSR_INVERT_WIDTH)-1)<<HW_TMR0CSR_INVERT_BITPOS)
                            18445 ; 70   |#define HW_TMR0CSR_TIMER_CONTROL_SETMASK (((1<<HW_TMR0CSR_TIMER_CONTROL_WIDTH)-1)<<HW_TMR0CSR_TIMER_CONTROL_BITPOS)
                            18446 ; 71   |#define HW_TMR0CSR_TIMER_STATUS_SETMASK (((1<<HW_TMR0CSR_TIMER_STATUS_WIDTH)-1)<<HW_TMR0CSR_TIMER_STATUS_BITPOS)
                            18447 ; 72   |#define HW_TMR0CSR_TIMER_MODE_SETMASK (((1<<HW_TMR0CSR_TIMER_MODE_WIDTH)-1)<<HW_TMR0CSR_TIMER_MODE_BITPOS)
                            18448 ; 73   |#define HW_TMR0CSR_CLKGT_SETMASK (((1<<HW_TMR0CSR_CLKGT_WIDTH)-1)<<HW_TMR0CSR_CLKGT_BITPOS)
                            18449 ; 74   |
                            18450 ; 75   |#define HW_TMR0CSR_TIMER_ENABLE_CLRMASK (~(WORD)HW_TMR0CSR_TIMER_ENABLE_SETMASK)
                            18451 ; 76   |#define HW_TMR0CSR_TIMER_INT_EN_CLRMASK (~(WORD)HW_TMR0CSR_TIMER_INT_EN_SETMASK)
                            18452 ; 77   |#define HW_TMR0CSR_INVERT_CLRMASK (~(WORD)HW_TMR0CSR_INVERT_SETMASK)
                            18453 ; 78   |#define HW_TMR0CSR_TIMER_CONTROL_CLRMASK (~(WORD)HW_TMR0CSR_TIMER_CONTROL_SETMASK)
                            18454 ; 79   |#define HW_TMR0CSR_TIMER_STATUS_CLRMASK (~(WORD)HW_TMR0CSR_TIMER_STATUS_SETMASK)
                            18455 ; 80   |#define HW_TMR0CSR_TIMER_MODE_CLRMASK (~(WORD)HW_TMR0CSR_TIMER_MODE_SETMASK)
                            18456 ; 81   |#define HW_TMR0CSR_CLKGT_CLRMASK (~(WORD)HW_TMR0CSR_CLKGT_SETMASK)
                            18457 ; 82   |
                            18458 ; 83   |/////////////////////////////////////////////////////////////////////////////////
                            18459 ; 84   |//  TIMER CSR (HW_TMR1CSR) Bit Definitions
                            18460 ; 85   |#define HW_TMR1CSR_TIMER_ENABLE_BITPOS (0)
                            18461 ; 86   |#define HW_TMR1CSR_TIMER_INT_EN_BITPOS (1)
                            18462 ; 87   |#define HW_TMR1CSR_INVERT_BITPOS (2)
                            18463 ; 88   |#define HW_TMR1CSR_TIMER_CONTROL_BITPOS (3)
                            18464 ; 89   |#define HW_TMR1CSR_TIMER_STATUS_BITPOS (7)
                            18465 ; 90   |#define HW_TMR1CSR_TIMER_MODE_BITPOS (8)
                            18466 ; 91   |#define HW_TMR1CSR_CLKGT_BITPOS (23)
                            18467 ; 92   |
                            18468 ; 93   |#define HW_TMR1CSR_TIMER_ENABLE_WIDTH (1)
                            18469 ; 94   |#define HW_TMR1CSR_TIMER_INT_EN_WIDTH (1)
                            18470 ; 95   |#define HW_TMR1CSR_INVERT_WIDTH (1)
                            18471 ; 96   |#define HW_TMR1CSR_TIMER_CONTROL_WIDTH (3)
                            18472 ; 97   |#define HW_TMR1CSR_TIMER_STATUS_WIDTH (1)
                            18473 ; 98   |#define HW_TMR1CSR_TIMER_MODE_WIDTH (2)
                            18474 ; 99   |#define HW_TMR1CSR_CLKGT_WIDTH (1)
                            18475 ; 100  |
                            18476 ; 101  |#define HW_TMR1CSR_TIMER_ENABLE_SETMASK (((1<<HW_TMR1CSR_TIMER_ENABLE_WIDTH)-1)<<HW_TMR1CSR_TIMER_ENABLE_BITPOS)
                            18477 ; 102  |#define HW_TMR1CSR_TIMER_INT_EN_SETMASK (((1<<HW_TMR1CSR_TIMER_INT_EN_WIDTH)-1)<<HW_TMR1CSR_TIMER_INT_EN_BITPOS)
                            18478 ; 103  |#define HW_TMR1CSR_INVERT_SETMASK (((1<<HW_TMR1CSR_INVERT_WIDTH)-1)<<HW_TMR1CSR_INVERT_BITPOS)
                            18479 ; 104  |#define HW_TMR1CSR_TIMER_CONTROL_SETMASK (((1<<HW_TMR1CSR_TIMER_CONTROL_WIDTH)-1)<<HW_TMR1CSR_TIMER_CONTROL_BITPOS)
                            18480 ; 105  |#define HW_TMR1CSR_TIMER_STATUS_SETMASK (((1<<HW_TMR1CSR_TIMER_STATUS_WIDTH)-1)<<HW_TMR1CSR_TIMER_STATUS_BITPOS)
                            18481 ; 106  |#define HW_TMR1CSR_TIMER_MODE_SETMASK (((1<<HW_TMR1CSR_TIMER_MODE_WIDTH)-1)<<HW_TMR1CSR_TIMER_MODE_BITPOS)
                            18482 ; 107  |#define HW_TMR1CSR_CLKGT_SETMASK (((1<<HW_TMR1CSR_CLKGT_WIDTH)-1)<<HW_TMR1CSR_CLKGT_BITPOS)
                            18483 ; 108  |
                            18484 ; 109  |#define HW_TMR1CSR_TIMER_ENABLE_CLRMASK (~(WORD)HW_TMR1CSR_TIMER_ENABLE_SETMASK)
                            18485 ; 110  |#define HW_TMR1CSR_TIMER_INT_EN_CLRMASK (~(WORD)HW_TMR1CSR_TIMER_INT_EN_SETMASK)
                            18486 ; 111  |#define HW_TMR1CSR_INVERT_CLRMASK (~(WORD)HW_TMR1CSR_INVERT_SETMASK)
                            18487 ; 112  |#define HW_TMR1CSR_TIMER_CONTROL_CLRMASK (~(WORD)HW_TMR1CSR_TIMER_CONTROL_SETMASK)
                            18488 ; 113  |#define HW_TMR1CSR_TIMER_STATUS_CLRMASK (~(WORD)HW_TMR1CSR_TIMER_STATUS_SETMASK)
                            18489 ; 114  |#define HW_TMR1CSR_TIMER_MODE_CLRMASK (~(WORD)HW_TMR1CSR_TIMER_MODE_SETMASK)
                            18490 ; 115  |#define HW_TMR1CSR_CLKGT_CLRMASK (~(WORD)HW_TMR1CSR_CLKGT_SETMASK)
                            18491 ; 116  |
                            18492 ; 117  |/////////////////////////////////////////////////////////////////////////////////
                            18493 ; 118  |//  TIMER CSR (HW_TMR2CSR) Bit Definitions
                            18494 ; 119  |#define HW_TMR2CSR_TIMER_ENABLE_BITPOS (0)
                            18495 ; 120  |#define HW_TMR2CSR_TIMER_INT_EN_BITPOS (1)
                            18496 ; 121  |#define HW_TMR2CSR_INVERT_BITPOS (2)
                            18497 ; 122  |#define HW_TMR2CSR_TIMER_CONTROL_BITPOS (3)
                            18498 ; 123  |#define HW_TMR2CSR_TIMER_STATUS_BITPOS (7)
                            18499 ; 124  |#define HW_TMR2CSR_TIMER_MODE_BITPOS (8)
                            18500 ; 125  |#define HW_TMR2CSR_CLKGT_BITPOS (23)
                            18501 ; 126  |
                            18502 ; 127  |#define HW_TMR2CSR_TIMER_ENABLE_WIDTH (1)
                            18503 ; 128  |#define HW_TMR2CSR_TIMER_INT_EN_WIDTH (1)
                            18504 ; 129  |#define HW_TMR2CSR_INVERT_WIDTH (1)
                            18505 ; 130  |#define HW_TMR2CSR_TIMER_CONTROL_WIDTH (3)
                            18506 ; 131  |#define HW_TMR2CSR_TIMER_STATUS_WIDTH (1)
                            18507 ; 132  |#define HW_TMR2CSR_TIMER_MODE_WIDTH (2)
                            18508 ; 133  |#define HW_TMR2CSR_CLKGT_WIDTH (1)
                            18509 ; 134  |
                            18510 ; 135  |#define HW_TMR2CSR_TIMER_ENABLE_SETMASK (((1<<HW_TMR2CSR_TIMER_ENABLE_WIDTH)-1)<<HW_TMR2CSR_TIMER_ENABLE_BITPOS)
                            18511 ; 136  |#define HW_TMR2CSR_TIMER_INT_EN_SETMASK (((1<<HW_TMR2CSR_TIMER_INT_EN_WIDTH)-1)<<HW_TMR2CSR_TIMER_INT_EN_BITPOS)
                            18512 ; 137  |#define HW_TMR2CSR_INVERT_SETMASK (((1<<HW_TMR2CSR_INVERT_WIDTH)-1)<<HW_TMR2CSR_INVERT_BITPOS)
                            18513 ; 138  |#define HW_TMR2CSR_TIMER_CONTROL_SETMASK (((1<<HW_TMR2CSR_TIMER_CONTROL_WIDTH)-1)<<HW_TMR2CSR_TIMER_CONTROL_BITPOS)
                            18514 ; 139  |#define HW_TMR2CSR_TIMER_STATUS_SETMASK (((1<<HW_TMR2CSR_TIMER_STATUS_WIDTH)-1)<<HW_TMR2CSR_TIMER_STATUS_BITPOS)
                            18515 ; 140  |#define HW_TMR2CSR_TIMER_MODE_SETMASK (((1<<HW_TMR2CSR_TIMER_MODE_WIDTH)-1)<<HW_TMR2CSR_TIMER_MODE_BITPOS)
                            18516 ; 141  |#define HW_TMR2CSR_CLKGT_SETMASK (((1<<HW_TMR2CSR_CLKGT_WIDTH)-1)<<HW_TMR2CSR_CLKGT_BITPOS)
                            18517 ; 142  |
                            18518 ; 143  |#define HW_TMR2CSR_TIMER_ENABLE_CLRMASK (~(WORD)HW_TMR2CSR_TIMER_ENABLE_SETMASK)
                            18519 ; 144  |#define HW_TMR2CSR_TIMER_INT_EN_CLRMASK (~(WORD)HW_TMR2CSR_TIMER_INT_EN_SETMASK)
                            18520 ; 145  |#define HW_TMR2CSR_INVERT_CLRMASK (~(WORD)HW_TMR2CSR_INVERT_SETMASK)
                            18521 ; 146  |#define HW_TMR2CSR_TIMER_CONTROL_CLRMASK (~(WORD)HW_TMR2CSR_TIMER_CONTROL_SETMASK)
                            18522 ; 147  |#define HW_TMR2CSR_TIMER_STATUS_CLRMASK (~(WORD)HW_TMR2CSR_TIMER_STATUS_SETMASK)
                            18523 ; 148  |#define HW_TMR2CSR_TIMER_MODE_CLRMASK (~(WORD)HW_TMR2CSR_TIMER_MODE_SETMASK)
                            18524 ; 149  |#define HW_TMR2CSR_CLKGT_CLRMASK (~(WORD)HW_TMR2CSR_CLKGT_SETMASK)
                            18525 ; 150  |
                            18526 ; 151  |/////////////////////////////////////////////////////////////////////////////////
                            18527 ; 152  |//  TIMER CSR (HW_TMR3CSR) Bit Definitions
                            18528 ; 153  |#define HW_TMR3CSR_TIMER_ENABLE_BITPOS (0)
                            18529 ; 154  |#define HW_TMR3CSR_TIMER_INT_EN_BITPOS (1)
                            18530 ; 155  |#define HW_TMR3CSR_INVERT_BITPOS (2)
                            18531 ; 156  |#define HW_TMR3CSR_TIMER_CONTROL_BITPOS (3)
                            18532 ; 157  |#define HW_TMR3CSR_TIMER_STATUS_BITPOS (7)
                            18533 ; 158  |#define HW_TMR3CSR_TIMER_MODE_BITPOS (8)
                            18534 ; 159  |#define HW_TMR3CSR_CLKGT_BITPOS (23)
                            18535 ; 160  |
                            18536 ; 161  |#define HW_TMR3CSR_TIMER_ENABLE_WIDTH (1)
                            18537 ; 162  |#define HW_TMR3CSR_TIMER_INT_EN_WIDTH (1)
                            18538 ; 163  |#define HW_TMR3CSR_INVERT_WIDTH (1)
                            18539 ; 164  |#define HW_TMR3CSR_TIMER_CONTROL_WIDTH (3)
                            18540 ; 165  |#define HW_TMR3CSR_TIMER_STATUS_WIDTH (1)
                            18541 ; 166  |#define HW_TMR3CSR_TIMER_MODE_WIDTH (2)
                            18542 ; 167  |#define HW_TMR3CSR_CLKGT_WIDTH (1)
                            18543 ; 168  |
                            18544 ; 169  |#define HW_TMR3CSR_TIMER_ENABLE_SETMASK (((1<<HW_TMR3CSR_TIMER_ENABLE_WIDTH)-1)<<HW_TMR3CSR_TIMER_ENABLE_BITPOS)
                            18545 ; 170  |#define HW_TMR3CSR_TIMER_INT_EN_SETMASK (((1<<HW_TMR3CSR_TIMER_INT_EN_WIDTH)-1)<<HW_TMR3CSR_TIMER_INT_EN_BITPOS)
                            18546 ; 171  |#define HW_TMR3CSR_INVERT_SETMASK (((1<<HW_TMR3CSR_INVERT_WIDTH)-1)<<HW_TMR3CSR_INVERT_BITPOS)
                            18547 ; 172  |#define HW_TMR3CSR_TIMER_CONTROL_SETMASK (((1<<HW_TMR3CSR_TIMER_CONTROL_WIDTH)-1)<<HW_TMR3CSR_TIMER_CONTROL_BITPOS)
                            18548 ; 173  |#define HW_TMR3CSR_TIMER_STATUS_SETMASK (((1<<HW_TMR3CSR_TIMER_STATUS_WIDTH)-1)<<HW_TMR3CSR_TIMER_STATUS_BITPOS)
                            18549 ; 174  |#define HW_TMR3CSR_TIMER_MODE_SETMASK (((1<<HW_TMR3CSR_TIMER_MODE_WIDTH)-1)<<HW_TMR3CSR_TIMER_MODE_BITPOS)
                            18550 ; 175  |#define HW_TMR3CSR_CLKGT_SETMASK (((1<<HW_TMR3CSR_CLKGT_WIDTH)-1)<<HW_TMR3CSR_CLKGT_BITPOS)
                            18551 ; 176  |
                            18552 ; 177  |#define HW_TMR3CSR_TIMER_ENABLE_CLRMASK (~(WORD)HW_TMR3CSR_TIMER_ENABLE_SETMASK)
                            18553 ; 178  |#define HW_TMR3CSR_TIMER_INT_EN_CLRMASK (~(WORD)HW_TMR3CSR_TIMER_INT_EN_SETMASK)
                            18554 ; 179  |#define HW_TMR3CSR_INVERT_CLRMASK (~(WORD)HW_TMR3CSR_INVERT_SETMASK)
                            18555 ; 180  |#define HW_TMR3CSR_TIMER_CONTROL_CLRMASK (~(WORD)HW_TMR3CSR_TIMER_CONTROL_SETMASK)
                            18556 ; 181  |#define HW_TMR3CSR_TIMER_STATUS_CLRMASK (~(WORD)HW_TMR3CSR_TIMER_STATUS_SETMASK)
                            18557 ; 182  |#define HW_TMR3CSR_TIMER_MODE_CLRMASK (~(WORD)HW_TMR3CSR_TIMER_MODE_SETMASK)
                            18558 ; 183  |#define HW_TMR3CSR_CLKGT_CLRMASK (~(WORD)HW_TMR3CSR_CLKGT_SETMASK)
                            18559 ; 184  |
                            18560 ; 185  |typedef union               
                            18561 ; 186  |{
                            18562 ; 187  |    struct {
                            18563 ; 188  |       int TIMER_ENABLE              :1;
                            18564 ; 189  |       int TIMER_INT_EN              :1;
                            18565 ; 190  |       int INVERT                    :1;
                            18566 ; 191  |       int TIMER_CONTROL             :3;
                            18567 ; 192  |       int RSVD0                     :1;
                            18568 ; 193  |       int TIMER_STATUS              :1;
                            18569 ; 194  |       int TIMER_MODE                :2;
                            18570 ; 195  |       int RSVD1                     :13;
                            18571 ; 196  |       int CLKGT                     :1;
                            18572 ; 197  |    } B;
                            18573 ; 198  |    int I;
                            18574 ; 199  |} timercsr_type;
                            18575 ; 200  |#define HW_TMR0CSR        (*(volatile timercsr_type _X*) (HW_TMR0_BASEADDR+HW_TMRCSR))  /* Timer0 Control Status Register */
                            18576 ; 201  |#define HW_TMR1CSR        (*(volatile timercsr_type _X*) (HW_TMR1_BASEADDR+HW_TMRCSR))  /* Timer1 Control Status Register */
                            18577 ; 202  |#define HW_TMR2CSR        (*(volatile timercsr_type _X*) (HW_TMR2_BASEADDR+HW_TMRCSR))  /* Timer2 Control Status Register */
                            18578 ; 203  |#define HW_TMR3CSR        (*(volatile timercsr_type _X*) (HW_TMR3_BASEADDR+HW_TMRCSR))  /* Timer3 Control Status Register */
                            18579 ; 204  |
                            18580 ; 205  |/////////////////////////////////////////////////////////////////////////////////
                            18581 ; 206  |//  TIMER CNTR register (HW_TMR0CNTR) Bit Definitions
                            18582 ; 207  |#define HW_TMR0CNTR_COUNT_BITPOS 0
                            18583 ; 208  |#define HW_TMR0CNTR_COUNT_WIDTH 24
                            18584 ; 209  |#define HW_TMR0CNTR_COUNT_SETMASK (((1<<HW_TMR0CNTR_COUNT_WIDTH)-1)<<HW_TMR0CNTR_COUNT_BITPOS)
                            18585 ; 210  |#define HW_TMR0CNTR_COUNT_CLRMASK (~(WORD)HW_TMR0CNTR_COUNT_SETMASK)
                            18586 ; 211  |
                            18587 ; 212  |/////////////////////////////////////////////////////////////////////////////////
                            18588 ; 213  |//  TIMER CNTR register (HW_TMR1CNTR) Bit Definitions
                            18589 ; 214  |#define HW_TMR1CNTR_COUNT_BITPOS 0
                            18590 ; 215  |#define HW_TMR1CNTR_COUNT_WIDTH 24
                            18591 ; 216  |#define HW_TMR1CNTR_COUNT_SETMASK (((1<<HW_TMR1CNTR_COUNT_WIDTH)-1)<<HW_TMR1CNTR_COUNT_BITPOS)
                            18592 ; 217  |#define HW_TMR1CNTR_COUNT_CLRMASK (~(WORD)HW_TMR1CNTR_COUNT_SETMASK)
                            18593 ; 218  |
                            18594 ; 219  |/////////////////////////////////////////////////////////////////////////////////
                            18595 ; 220  |//  TIMER CNTR register (HW_TMR2CNTR) Bit Definitions
                            18596 ; 221  |#define HW_TMR2CNTR_COUNT_BITPOS 0
                            18597 ; 222  |#define HW_TMR2CNTR_COUNT_WIDTH 24
                            18598 ; 223  |#define HW_TMR2CNTR_COUNT_SETMASK (((1<<HW_TMR2CNTR_COUNT_WIDTH)-1)<<HW_TMR2CNTR_COUNT_BITPOS)
                            18599 ; 224  |#define HW_TMR2CNTR_COUNT_CLRMASK (~(WORD)HW_TMR2CNTR_COUNT_SETMASK)
                            18600 ; 225  |
                            18601 ; 226  |typedef union               
                            18602 ; 227  |{
                            18603 ; 228  |    struct {
                            18604 ; 229  |       int COUNT                    :24;
                            18605 ; 230  |    } B;
                            18606 ; 231  |    int I;
                            18607 ; 232  |} tmrcntr_type;
                            18608 ; 233  |#define HW_TMR0CNTR        (*(volatile tmrcntr_type _X*) (HW_TMR0_BASEADDR+HW_TMRCNTR))  /* Timer0 Count Register */
                            18609 ; 234  |#define HW_TMR1CNTR        (*(volatile tmrcntr_type _X*) (HW_TMR1_BASEADDR+HW_TMRCNTR))  /* Timer1 Count Register */
                            18610 ; 235  |#define HW_TMR2CNTR        (*(volatile tmrcntr_type _X*) (HW_TMR2_BASEADDR+HW_TMRCNTR))  /* Timer2 Count Register */
                            18611 ; 236  |#define HW_TMR3CNTR        (*(volatile tmrcntr_type _X*) (HW_TMR3_BASEADDR+HW_TMRCNTR))  /* Timer3 Count Register */
                            18612 ; 237  |
                            18613 ; 238  |
                            18614 ; 239  |//*********************  REGISTER ALIAS DEFINES TO MATCH LEGACY CODE *******************************
                            18615 ; 240  |// The following defines were added to match regs3410.inc definition to build SDK2XXX code without needing 
                            18616 ; 241  |// to update the actual files. Only the defines needed to build SDK2.400 were added.   
                            18617 ; 242  |#define HW_TIMER_BASEADDR 0xF100
                            18618 ; 243  |
                            18619 ; 244  |#define HW_TIMER0_BASEADDR HW_TIMER_BASEADDR
                            18620 ; 245  |#define HW_TIMER1_BASEADDR HW_TIMER0_BASEADDR+0x40
                            18621 ; 246  |#define HW_TIMER2_BASEADDR HW_TIMER1_BASEADDR+0x40
                            18622 ; 247  |#define HW_TIMER3_BASEADDR HW_TIMER2_BASEADDR+0x40
                            18623 ; 248  |
                            18624 ; 249  |#define HW_TMR0CR HW_TMR0_BASEADDR
                            18625 ; 250  |#define HW_TMR1CR HW_TMR1_BASEADDR
                            18626 ; 251  |#define HW_TMR2CR HW_TMR2_BASEADDR
                            18627 ; 252  |#define HW_TMR3CR HW_TIMER3_BASEADDR
                            18628 ; 253  |
                            18629 ; 254  |// Timer enable
                            18630 ; 255  |#define HW_TMRCR_TE_BITPOS 0   
                            18631 ; 256  |// Timer clock gating control
                            18632 ; 257  |#define HW_TMR3CR_CG_BITPOS 23  
                            18633 ; 258  |#define HW_TMR3CR_CG_SETMASK 1<<HW_TMR3CR_CG_BITPOS
                            18634 ; 259  |#define HW_TMR3CR_CG_CLRMASK ~(WORD)HW_TMR3CR_CG_SETMASK
                            18635 ; 260  |#endif
                            18636 ; 261  |
                            18637 ; 262  |
                            18638 ; 263  |
                            18639 ; 264  |
                            18640 
                            18642 
                            18643 ; 36   |#include "regsusb20.h"
                            18644 
                            18646 
                            18647 ; 1    |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            18648 ; 2    |//;  Copyright(C) SigmaTel, Inc. 2002-2003
                            18649 ; 3    |//;  File        : regsusb20ip.inc
                            18650 ; 4    |//;  Description : USB20 IP Register definition
                            18651 ; 5    |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            18652 ; 6    |
                            18653 ; 7    |// The following naming conventions are followed in this file.
                            18654 ; 8    |// All registers are named using the format...
                            18655 ; 9    |//     HW_<module>_<regname>
                            18656 ; 10   |// where <module> is the module name which can be any of the following...
                            18657 ; 11   |//     USB20
                            18658 ; 12   |// (Note that when there is more than one copy of a particular module, the
                            18659 ; 13   |// module name includes a number starting from 0 for the first instance of
                            18660 ; 14   |// that module)
                            18661 ; 15   |// <regname> is the specific register within that module
                            18662 ; 16   |// We also define the following...
                            18663 ; 17   |//     HW_<module>_<regname>_BITPOS
                            18664 ; 18   |// which defines the starting bit (i.e. LSB) of a multi bit field
                            18665 ; 19   |//     HW_<module>_<regname>_SETMASK
                            18666 ; 20   |// which does something else, and
                            18667 ; 21   |//     HW_<module>_<regname>_CLRMASK
                            18668 ; 22   |// which does something else.
                            18669 ; 23   |// Other rules
                            18670 ; 24   |//     All caps
                            18671 ; 25   |//     Numeric identifiers start at 0
                            18672 ; 26   |
                            18673 ; 27   |#if !(defined(regsusb20inc))
                            18674 ; 28   |#define regsusb20inc 1
                            18675 ; 29   |
                            18676 ; 30   |#include "types.h"
                            18677 
                            18679 
                            18680 ; 1    |////////////////////////////////////////////////////////////////////////////////
                            18681 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                            18682 ; 3    |//
                            18683 ; 4    |// Filename: types.h
                            18684 ; 5    |// Description: Standard data types
                            18685 ; 6    |////////////////////////////////////////////////////////////////////////////////
                            18686 ; 7    |
                            18687 ; 8    |#ifndef _TYPES_H
                            18688 ; 9    |#define _TYPES_H
                            18689 ; 10   |
                            18690 ; 11   |// TODO:  move this outta here!
                            18691 ; 12   |#if !defined(NOERROR)
                            18692 ; 13   |#define NOERROR 0
                            18693 ; 14   |#define SUCCESS 0
                            18694 ; 15   |#endif 
                            18695 ; 16   |#if !defined(SUCCESS)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  75

M:ADDR CODE           CYCLES LINE SOURCELINE
                            18696 ; 17   |#define SUCCESS  0
                            18697 ; 18   |#endif
                            18698 ; 19   |#if !defined(ERROR)
                            18699 ; 20   |#define ERROR   -1
                            18700 ; 21   |#endif
                            18701 ; 22   |#if !defined(FALSE)
                            18702 ; 23   |#define FALSE 0
                            18703 ; 24   |#endif
                            18704 ; 25   |#if !defined(TRUE)
                            18705 ; 26   |#define TRUE  1
                            18706 ; 27   |#endif
                            18707 ; 28   |
                            18708 ; 29   |#if !defined(NULL)
                            18709 ; 30   |#define NULL 0
                            18710 ; 31   |#endif
                            18711 ; 32   |
                            18712 ; 33   |#define MAX_INT     0x7FFFFF
                            18713 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                            18714 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                            18715 ; 36   |#define MAX_ULONG   (-1) 
                            18716 ; 37   |
                            18717 ; 38   |#define WORD_SIZE   24              // word size in bits
                            18718 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                            18719 ; 40   |
                            18720 ; 41   |
                            18721 ; 42   |#define BYTE    unsigned char       // btVarName
                            18722 ; 43   |#define CHAR    signed char         // cVarName
                            18723 ; 44   |#define USHORT  unsigned short      // usVarName
                            18724 ; 45   |#define SHORT   unsigned short      // sVarName
                            18725 ; 46   |#define WORD    unsigned int        // wVarName
                            18726 ; 47   |#define INT     signed int          // iVarName
                            18727 ; 48   |#define DWORD   unsigned long       // dwVarName
                            18728 ; 49   |#define LONG    signed long         // lVarName
                            18729 ; 50   |#define BOOL    unsigned int        // bVarName
                            18730 ; 51   |#define FRACT   _fract              // frVarName
                            18731 ; 52   |#define LFRACT  long _fract         // lfrVarName
                            18732 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                            18733 ; 54   |#define FLOAT   float               // fVarName
                            18734 ; 55   |#define DBL     double              // dVarName
                            18735 ; 56   |#define ENUM    enum                // eVarName
                            18736 ; 57   |#define CMX     _complex            // cmxVarName
                            18737 ; 58   |typedef WORD UCS3;                   // 
                            18738 ; 59   |
                            18739 ; 60   |#define UINT16  unsigned short
                            18740 ; 61   |#define UINT8   unsigned char   
                            18741 ; 62   |#define UINT32  unsigned long
                            18742 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port exisiting code to only use 48 bit
                            18743 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port exisiting code to only use 48 bit
                            18744 ; 65   |#define WCHAR   UINT16
                            18745 ; 66   |
                            18746 ; 67   |//UINT128 is 16 bytes or 6 words
                            18747 ; 68   |typedef struct UINT128_3500 {   
                            18748 ; 69   |    int val[6];     
                            18749 ; 70   |} UINT128_3500;
                            18750 ; 71   |
                            18751 ; 72   |#define UINT128   UINT128_3500
                            18752 ; 73   |
                            18753 ; 74   |// Little endian word packed byte strings:   
                            18754 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            18755 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            18756 ; 77   |// Little endian word packed byte strings:   
                            18757 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            18758 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            18759 ; 80   |
                            18760 ; 81   |// Declare Memory Spaces To Use When Coding
                            18761 ; 82   |// A. Sector Buffers
                            18762 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                            18763 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                            18764 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                            18765 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                            18766 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                            18767 ; 88   |// B. Media DDI Memory
                            18768 ; 89   |#define MEDIA_DDI_MEM _Y
                            18769 ; 90   |
                            18770 ; 91   |
                            18771 ; 92   |
                            18772 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                            18773 ; 94   |// Examples of circular pointers:
                            18774 ; 95   |//    INT CIRC cpiVarName
                            18775 ; 96   |//    DWORD CIRC cpdwVarName
                            18776 ; 97   |
                            18777 ; 98   |#define RETCODE INT                 // rcVarName
                            18778 ; 99   |
                            18779 ; 100  |// generic bitfield structure
                            18780 ; 101  |struct Bitfield {
                            18781 ; 102  |    unsigned int B0  :1;
                            18782 ; 103  |    unsigned int B1  :1;
                            18783 ; 104  |    unsigned int B2  :1;
                            18784 ; 105  |    unsigned int B3  :1;
                            18785 ; 106  |    unsigned int B4  :1;
                            18786 ; 107  |    unsigned int B5  :1;
                            18787 ; 108  |    unsigned int B6  :1;
                            18788 ; 109  |    unsigned int B7  :1;
                            18789 ; 110  |    unsigned int B8  :1;
                            18790 ; 111  |    unsigned int B9  :1;
                            18791 ; 112  |    unsigned int B10 :1;
                            18792 ; 113  |    unsigned int B11 :1;
                            18793 ; 114  |    unsigned int B12 :1;
                            18794 ; 115  |    unsigned int B13 :1;
                            18795 ; 116  |    unsigned int B14 :1;
                            18796 ; 117  |    unsigned int B15 :1;
                            18797 ; 118  |    unsigned int B16 :1;
                            18798 ; 119  |    unsigned int B17 :1;
                            18799 ; 120  |    unsigned int B18 :1;
                            18800 ; 121  |    unsigned int B19 :1;
                            18801 ; 122  |    unsigned int B20 :1;
                            18802 ; 123  |    unsigned int B21 :1;
                            18803 ; 124  |    unsigned int B22 :1;
                            18804 ; 125  |    unsigned int B23 :1;
                            18805 ; 126  |};
                            18806 ; 127  |
                            18807 ; 128  |union BitInt {
                            18808 ; 129  |        struct Bitfield B;
                            18809 ; 130  |        int        I;
                            18810 ; 131  |};
                            18811 ; 132  |
                            18812 ; 133  |#define MAX_MSG_LENGTH 10
                            18813 ; 134  |struct CMessage
                            18814 ; 135  |{
                            18815 ; 136  |        unsigned int m_uLength;
                            18816 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                            18817 ; 138  |};
                            18818 ; 139  |
                            18819 ; 140  |typedef struct {
                            18820 ; 141  |    WORD m_wLength;
                            18821 ; 142  |    WORD m_wMessage;
                            18822 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                            18823 ; 144  |} Message;
                            18824 ; 145  |
                            18825 ; 146  |struct MessageQueueDescriptor
                            18826 ; 147  |{
                            18827 ; 148  |        int *m_pBase;
                            18828 ; 149  |        int m_iModulo;
                            18829 ; 150  |        int m_iSize;
                            18830 ; 151  |        int *m_pHead;
                            18831 ; 152  |        int *m_pTail;
                            18832 ; 153  |};
                            18833 ; 154  |
                            18834 ; 155  |struct ModuleEntry
                            18835 ; 156  |{
                            18836 ; 157  |    int m_iSignaledEventMask;
                            18837 ; 158  |    int m_iWaitEventMask;
                            18838 ; 159  |    int m_iResourceOfCode;
                            18839 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                            18840 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescriptor *);
                            18841 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                            18842 ; 163  |    int m_uTimeOutHigh;
                            18843 ; 164  |    int m_uTimeOutLow;
                            18844 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                            18845 ; 166  |};
                            18846 ; 167  |
                            18847 ; 168  |union WaitMask{
                            18848 ; 169  |    struct B{
                            18849 ; 170  |        unsigned int m_bNone     :1;
                            18850 ; 171  |        unsigned int m_bMessage  :1;
                            18851 ; 172  |        unsigned int m_bTimer    :1;
                            18852 ; 173  |        unsigned int m_bButton   :1;
                            18853 ; 174  |    } B;
                            18854 ; 175  |    int I;
                            18855 ; 176  |} ;
                            18856 ; 177  |
                            18857 ; 178  |
                            18858 ; 179  |struct Button {
                            18859 ; 180  |        WORD wButtonEvent;
                            18860 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                            18861 ; 182  |};
                            18862 ; 183  |
                            18863 ; 184  |struct Message {
                            18864 ; 185  |        WORD wMsgLength;
                            18865 ; 186  |        WORD wMsgCommand;
                            18866 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                            18867 ; 188  |};
                            18868 ; 189  |
                            18869 ; 190  |union EventTypes {
                            18870 ; 191  |        struct CMessage msg;
                            18871 ; 192  |        struct Button Button ;
                            18872 ; 193  |        struct Message Message;
                            18873 ; 194  |};
                            18874 ; 195  |
                            18875 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                            18876 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                            18877 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                            18878 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                            18879 ; 200  |
                            18880 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                            18881 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                            18882 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                            18883 ; 204  |
                            18884 ; 205  |#if DEBUG
                            18885 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                            18886 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                            18887 ; 208  |#else 
                            18888 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rather than halt or reset. 
                            18889 ; 210  |#define DebugBuildAssert(x)    
                            18890 ; 211  |#endif
                            18891 ; 212  |
                            18892 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                            18893 ; 214  |//  #pragma asm
                            18894 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                            18895 ; 216  |//  #pragma endasm
                            18896 ; 217  |
                            18897 ; 218  |
                            18898 ; 219  |#ifdef COLOR_262K
                            18899 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b)) >> 2)    //262k
                            18900 ; 221  |#elif defined(COLOR_65K)
                            18901 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)) >> 3)  //65k
                            18902 ; 223  |#else
                            18903 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >> 4)
                            18904 ; 225  |#endif
                            18905 ; 226  |    
                            18906 ; 227  |#endif // #ifndef _TYPES_H
                            18907 
                            18909 
                            18910 ; 31   |
                            18911 ; 32   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            18912 ; 33   |//   USB2.0 STMP Registers 
                            18913 ; 34   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            18914 ; 35   |#define HW_USB_BASEADDR (0xF200)
                            18915 ; 36   |
                            18916 ; 37   |
                            18917 ; 38   |/////////////////////////////////////////////////////////////////////////////////
                            18918 ; 39   |//  USB Control Status Register (HW_USBCSR) Bit Definitions
                            18919 ; 40   |#define HW_USBCSR_USBEN_BITPOS (0)
                            18920 ; 41   |#define HW_USBCSR_WAKEUPIRQ_BITPOS (1)
                            18921 ; 42   |#define HW_USBCSR_WAKEUPIE_BITPOS (2)
                            18922 ; 43   |#define HW_USBCSR_VBUSCXIRQ_BITPOS (3)
                            18923 ; 44   |#define HW_USBCSR_VBUSCXIE_BITPOS (4)
                            18924 ; 45   |#define HW_USBCSR_VBUSDISCXIRQ_BITPOS (5)
                            18925 ; 46   |#define HW_USBCSR_VBUSDISCXIE_BITPOS (6)
                            18926 ; 47   |#define HW_USBCSR_CLKOFF_BITPOS (7)
                            18927 ; 48   |#define HW_USBCSR_SUSP_BITPOS (8)
                            18928 ; 49   |#define HW_USBCSR_SUSPF_BITPOS (9)
                            18929 ; 50   |#define HW_USBCSR_UTMITST_BITPOS (10)
                            18930 ; 51   |#define HW_USBCSR_UTMI_EXT_BITPOS (11)
                            18931 ; 52   |#define HW_USBCSR_PLUGGEDIN_EN_BITPOS (12)
                            18932 ; 53   |#define HW_USBCSR_PLUGGEDIN_BITPOS (13)
                            18933 ; 54   |#define HW_USBCSR_HOSTDISCONNECT_BITPOS (22)
                            18934 ; 55   |#define HW_USBCSR_VBUSSENSE_BITPOS (23)
                            18935 ; 56   |
                            18936 ; 57   |#define HW_USBCSR_USBEN_SETMASK (1<<HW_USBCSR_USBEN_BITPOS)        
                            18937 ; 58   |#define HW_USBCSR_WAKEUPIRQ_SETMASK (1<<HW_USBCSR_WAKEUPIRQ_BITPOS) 
                            18938 ; 59   |#define HW_USBCSR_WAKEUPIE_SETMASK (1<<HW_USBCSR_WAKEUPIE_BITPOS)  
                            18939 ; 60   |#define HW_USBCSR_VBUSCXIRQ_SETMASK (1<<HW_USBCSR_VBUSCXIRQ_BITPOS)
                            18940 ; 61   |#define HW_USBCSR_VBUSCXIE_SETMASK (1<<HW_USBCSR_VBUSCXIE_BITPOS)
                            18941 ; 62   |#define HW_USBCSR_VBUSDISCXIRQ_SETMASK (1<<HW_USBCSR_VBUSDISCXIRQ_BITPOS)
                            18942 ; 63   |#define HW_USBCSR_VBUSDISCXIE_SETMASK (1<<HW_USBCSR_VBUSDISCXIE_BITPOS)
                            18943 ; 64   |#define HW_USBCSR_CLKOFF_SETMASK (1<<HW_USBCSR_CLKOFF_BITPOS)    
                            18944 ; 65   |#define HW_USBCSR_SUSP_SETMASK (1<<HW_USBCSR_SUSP_BITPOS)      
                            18945 ; 66   |#define HW_USBCSR_SUSPF_SETMASK (1<<HW_USBCSR_SUSPF_BITPOS)     
                            18946 ; 67   |#define HW_USBCSR_UTMITST_SETMASK (1<<HW_USBCSR_UTMITST_BITPOS)   
                            18947 ; 68   |#define HW_USBCSR_UTMI_EXT_SETMASK (1<<HW_USBCSR_UTMI_EXT_BITPOS)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  76

M:ADDR CODE           CYCLES LINE SOURCELINE
                            18948 ; 69   |#define HW_USBCSR_VBUSSENSE_SETMASK (1<<HW_USBCSR_VBUSSENSE_BITPOS)
                            18949 ; 70   |
                            18950 ; 71   |
                            18951 ; 72   |#define HW_USBCSR_USBEN_CLRMASK (~(WORD)HW_USBCSR_USBEN_SETMASK)     
                            18952 ; 73   |#define HW_USBCSR_WAKEUPIRQ_CLRMASK (~(WORD)HW_USBCSR_WAKEUPIRQ_SETMASK) 
                            18953 ; 74   |#define HW_USBCSR_WAKEUPIE_CLRMASK (~(WORD)HW_USBCSR_WAKEUPIE_SETMASK)  
                            18954 ; 75   |#define HW_USBCSR_VBUSCXIRQ_CLRMASK (~(WORD)HW_USBCSR_VBUSCXIRQ_SETMASK)
                            18955 ; 76   |#define HW_USBCSR_VBUSCXIE_CLRMASK (~(WORD)HW_USBCSR_VBUSCXIE_SETMASK)
                            18956 ; 77   |#define HW_USBCSR_VBUSDISCXIRQ_CLRMASK (~(WORD)HW_USBCSR_VBUSDISCXIRQ_SETMASK)
                            18957 ; 78   |#define HW_USBCSR_VBUSDISCXIE_CLRMASK (~(WORD)HW_USBCSR_VBUSDISCXIE_SETMASK) 
                            18958 ; 79   |#define HW_USBCSR_CLKOFF_CLRMASK (~(WORD)HW_USBCSR_CLKOFF_SETMASK)    
                            18959 ; 80   |#define HW_USBCSR_SUSP_CLRMASK (~(WORD)HW_USBCSR_SUSP_SETMASK)      
                            18960 ; 81   |#define HW_USBCSR_SUSPF_CLRMASK (~(WORD)HW_USBCSR_SUSPF_SETMASK)     
                            18961 ; 82   |#define HW_USBCSR_UTMITST_CLRMASK (~(WORD)HW_USBCSR_UTMITST_SETMASK)   
                            18962 ; 83   |#define HW_USBCSR_UTMI_EXT_CLRMASK (~(WORD)HW_USBCSR_UTMI_EXT_SETMASK) 
                            18963 ; 84   |#define HW_USBCSR_VBUSSENSE_CLRMASK (~(WORD)HW_USBCSR_VBUSSENSE_SETMASK) 
                            18964 ; 85   |
                            18965 ; 86   |typedef union               
                            18966 ; 87   |{
                            18967 ; 88   |    struct {
                            18968 ; 89   |        int USBEN          :1;
                            18969 ; 90   |        int WAKEUPIRQ      :1;
                            18970 ; 91   |        int WAKEUPIE       :1;
                            18971 ; 92   |        int VBUSCXIRQ      :1;
                            18972 ; 93   |        int VBUSCXIE       :1;
                            18973 ; 94   |        int VBUSDISCXIRQ   :1;
                            18974 ; 95   |        int VBUSDISCXIE    :1;
                            18975 ; 96   |        int CLKOFF         :1;
                            18976 ; 97   |        int SUSP           :1;
                            18977 ; 98   |        int SUSPF          :1;
                            18978 ; 99   |        int UTMITST        :1;
                            18979 ; 100  |        int ARCCONNECT     :1;
                            18980 ; 101  |        int PLUGGEDIN_EN   :1;
                            18981 ; 102  |        int PLUGGEDIN      :1;
                            18982 ; 103  |        int                :8;
                            18983 ; 104  |        int HOSTDISCONNECT :1;
                            18984 ; 105  |        int VBUSSENSE      :1;
                            18985 ; 106  |    } B;
                            18986 ; 107  |    int I;
                            18987 ; 108  |} usbcsr_type;
                            18988 ; 109  |#define HW_USBCSR      (*(volatile usbcsr_type _X*) (HW_USB_BASEADDR))    /* USB Control / Status Register */
                            18989 ; 110  |
                            18990 ; 111  |/////////////////////////////////////////////////////////////////////////////////
                            18991 ; 112  |//  USB DMA OFFSET register (HW_USBDMAOFF) Bit Definitions
                            18992 ; 113  |#define HW_USBDMAOFF_MEM_BITPOS (16)
                            18993 ; 114  |
                            18994 ; 115  |#define HW_USBDMAOFF_ADD_SETMASK (0x00FFFF)
                            18995 ; 116  |#define HW_USBDMAOFF_MEM_SETMASK (3<<HW_USBDMAOFF_MEM_BITPOS)
                            18996 ; 117  |
                            18997 ; 118  |#define HW_USBDMAOFF_ADD_CLRMASK (~(WORD)HW_USBDMAOFF_ADD_SETMASK)
                            18998 ; 119  |#define HW_USBDMAOFF_MEM_CLRMASK (~(WORD)HW_USBDMAOFF_MEM_SETMASK)
                            18999 ; 120  |
                            19000 ; 121  |typedef union               
                            19001 ; 122  |{
                            19002 ; 123  |    struct {
                            19003 ; 124  |        int ADD            :16;
                            19004 ; 125  |        int MEM            :2;
                            19005 ; 126  |        int                :6;
                            19006 ; 127  |    } B;
                            19007 ; 128  |    int I;
                            19008 ; 129  |} usbdmaoff_type;
                            19009 ; 130  |#define HW_USBDMAOFF      (*(volatile usbdmaoff_type _X*) (HW_USB_BASEADDR+1))    
                            19010 ; 131  |
                            19011 ; 132  |/////////////////////////////////////////////////////////////////////////////////
                            19012 ; 133  |//  USB ARC ACCESS register (HW_USBARCACCESS) Bit Definitions
                            19013 ; 134  |#define HW_USBARCACCESS_RWB_BITPOS (16)
                            19014 ; 135  |#define HW_USBARCACCESS_KICK_BITPOS (23)
                            19015 ; 136  |
                            19016 ; 137  |#define HW_USBARCACCESS_ADD_SETMASK (0x0001FF)
                            19017 ; 138  |#define HW_USBARCACCESS_RWB_SETMASK (1<<HW_USBARCACCESS_RWB_BITPOS)
                            19018 ; 139  |#define HW_USBARCACCESS_KICK_SETMASK (23<<HW_USBDMAOFF_MEM_BITPOS)
                            19019 ; 140  |
                            19020 ; 141  |#define HW_USBARCACCESS_ADD_CLRMASK (~(WORD)HW_USBARCACCESS_ADD_SETMASK)
                            19021 ; 142  |#define HW_USBARCACCESS_RWB_CLRMASK (~(WORD)HW_USBARCACCESS_RWB_SETMASK) 
                            19022 ; 143  |#define HW_USBARCACCESS_KICK_CLRMASK (~(WORD)HW_USBARCACCESS_KICK_SETMASK)
                            19023 ; 144  |
                            19024 ; 145  |typedef union               
                            19025 ; 146  |{
                            19026 ; 147  |    struct {
                            19027 ; 148  |        int ADD            :9;
                            19028 ; 149  |        int                :7;
                            19029 ; 150  |        int RWB            :1;
                            19030 ; 151  |        int                :14;
                            19031 ; 152  |        int KICK           :1;
                            19032 ; 153  |    } B;
                            19033 ; 154  |    int I;
                            19034 ; 155  |} usbarcaccess_type;
                            19035 ; 156  |#define HW_USBARCACCESS      (*(volatile usbarcaccess_type _X*) (HW_USB_BASEADDR+2))    
                            19036 ; 157  |
                            19037 ; 158  |/////////////////////////////////////////////////////////////////////////////////
                            19038 ; 159  |//  USB ARC DATA LOW register (HW_USBARCDATALOW) Bit Definitions
                            19039 ; 160  |#define HW_USBARCDATALOW_DATA_SETMASK (0x00FFFF)
                            19040 ; 161  |
                            19041 ; 162  |#define HW_USBARCDATALOW_ADD_CLRMASK (~(WORD)HW_USBARCDATALOW_DATA_SETMASK)
                            19042 ; 163  |
                            19043 ; 164  |typedef union               
                            19044 ; 165  |{
                            19045 ; 166  |    struct {
                            19046 ; 167  |        int DATA           :16;
                            19047 ; 168  |        int                :8;
                            19048 ; 169  |    } B;
                            19049 ; 170  |    int I;
                            19050 ; 171  |} usbarcdatalow_type;
                            19051 ; 172  |#define HW_USBARCDATALOW      (*(volatile usbarcdatalow_type _X*) (HW_USB_BASEADDR+3))    
                            19052 ; 173  |
                            19053 ; 174  |/////////////////////////////////////////////////////////////////////////////////
                            19054 ; 175  |//  USB ARC DATA HIGH register (HW_USBARCDATAHIGH) Bit Definitions
                            19055 ; 176  |#define HW_USBARCDATAHIGH_DATA_SETMASK (0x00FFFF)
                            19056 ; 177  |
                            19057 ; 178  |#define HW_USBARCDATAHIGH_ADD_CLRMASK (~(WORD)HW_USBARCDATAHIGH_DATA_SETMASK)
                            19058 ; 179  |
                            19059 ; 180  |typedef union               
                            19060 ; 181  |{
                            19061 ; 182  |    struct {
                            19062 ; 183  |        int DATA           :16;
                            19063 ; 184  |        int                :8;
                            19064 ; 185  |    } B;
                            19065 ; 186  |    int I;
                            19066 ; 187  |} usbarcdatahigh_type;
                            19067 ; 188  |#define HW_USBARCDATAHIGH     (*(volatile usbarcdatahigh_type _X*) (HW_USB_BASEADDR+4))    
                            19068 ; 189  |
                            19069 ; 190  |
                            19070 ; 191  |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            19071 ; 192  |//   USB2.0 ARC Registers 
                            19072 ; 193  |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            19073 ; 194  |#define HW_ARC_BASE_ADDR (0x0000)
                            19074 ; 195  |
                            19075 ; 196  |#define HW_ARC_HCSPARAMS (HW_ARC_BASE_ADDR+0x104)
                            19076 ; 197  |#define HW_ARC_USBCMD (HW_ARC_BASE_ADDR+0x140)
                            19077 ; 198  |#define HW_ARC_USBSTS (HW_ARC_BASE_ADDR+0x144)
                            19078 ; 199  |#define HW_ARC_USBINTR (HW_ARC_BASE_ADDR+0x148)
                            19079 ; 200  |#define HW_ARC_DEVADDR (HW_ARC_BASE_ADDR+0x154)
                            19080 ; 201  |#define HW_ARC_ENDPTLISTADDR (HW_ARC_BASE_ADDR+0x158)
                            19081 ; 202  |#define HW_ARC_PORTSC1 (HW_ARC_BASE_ADDR+0x184)
                            19082 ; 203  |#define HW_ARC_USBMODE (HW_ARC_BASE_ADDR+0x1a8)
                            19083 ; 204  |#define HW_ARC_ENDPTSETUPSTAT (HW_ARC_BASE_ADDR+0x1ac)
                            19084 ; 205  |#define HW_ARC_ENDPTPRIME (HW_ARC_BASE_ADDR+0x1b0)
                            19085 ; 206  |#define HW_ARC_ENDPTFLUSH (HW_ARC_BASE_ADDR+0x1b4)
                            19086 ; 207  |#define HW_ARC_ENDPTSTATUS (HW_ARC_BASE_ADDR+0x1b8)
                            19087 ; 208  |#define HW_ARC_ENDPTCOMPLETE (HW_ARC_BASE_ADDR+0x1bc)
                            19088 ; 209  |#define HW_ARC_ENDPTCTRL0 (HW_ARC_BASE_ADDR+0x1c0)
                            19089 ; 210  |#define HW_ARC_ENDPTCTRL1 (HW_ARC_BASE_ADDR+0x1c4)
                            19090 ; 211  |#define HW_ARC_ENDPTCTRL2 (HW_ARC_BASE_ADDR+0x1c8)
                            19091 ; 212  |#define HW_ARC_ENDPTCTRL3 (HW_ARC_BASE_ADDR+0x1cc)
                            19092 ; 213  |#define HW_ARC_ENDPTCTRL4 (HW_ARC_BASE_ADDR+0x1d0)
                            19093 ; 214  |#define HW_ARC_ENDPTCTRL5 (HW_ARC_BASE_ADDR+0x1d4)
                            19094 ; 215  |#define HW_ARC_ENDPTCTRL6 (HW_ARC_BASE_ADDR+0x1d8)
                            19095 ; 216  |#define HW_ARC_ENDPTCTRL7 (HW_ARC_BASE_ADDR+0x1dc)
                            19096 ; 217  |#define HW_ARC_ENDPTCTRL8 (HW_ARC_BASE_ADDR+0x1e0)
                            19097 ; 218  |#define HW_ARC_ENDPTCTRL9 (HW_ARC_BASE_ADDR+0x1e4)
                            19098 ; 219  |#define HW_ARC_ENDPTCTRL10 (HW_ARC_BASE_ADDR+0x1e8)
                            19099 ; 220  |#define HW_ARC_ENDPTCTRL11 (HW_ARC_BASE_ADDR+0x1ec)
                            19100 ; 221  |#define HW_ARC_ENDPTCTRL12 (HW_ARC_BASE_ADDR+0x1f0)
                            19101 ; 222  |#define HW_ARC_ENDPTCTRL13 (HW_ARC_BASE_ADDR+0x1f4)
                            19102 ; 223  |#define HW_ARC_ENDPTCTRL14 (HW_ARC_BASE_ADDR+0x1f8)
                            19103 ; 224  |#define HW_ARC_ENDPTCTRL15 (HW_ARC_BASE_ADDR+0x1fc)
                            19104 ; 225  |
                            19105 ; 226  |#define HW_ARC_ENDPTCTRL(n) (HW_ARC_ENDPTCTRL0+((n)*4))    
                            19106 ; 227  |/////////////////////////////////////////////////////////////////////////////////
                            19107 ; 228  |//  USB ARC Register Host Control Structural Parameters (HW_ARC_HCSPARAMS)
                            19108 ; 229  |
                            19109 ; 230  |#define HW_ARC_HCSPARAMS_NPORTS_BITPOS (0)
                            19110 ; 231  |#define HW_ARC_HCSPARAMS_PPC_BITPOS (4)
                            19111 ; 232  |#define HW_ARC_HCSPARAMS_NPCC_BITPOS (8)
                            19112 ; 233  |#define HW_ARC_HCSPARAMS_NCC_BITPOS (12)
                            19113 ; 234  |#define HW_ARC_HCSPARAMS_PI_BITPOS (16)
                            19114 ; 235  |#define HW_ARC_HCSPARAMS_NPTT_BITPOS (20)
                            19115 ; 236  |#define HW_ARC_HCSPARAMS_NTT_BITPOS (24)
                            19116 ; 237  |
                            19117 ; 238  |#define HW_ARC_HCSPARAMS_NPORTS_SETMASK (15<<HW_ARC_HCSPARAMS_NPORTS_BITPOS)
                            19118 ; 239  |#define HW_ARC_HCSPARAMS_PPC_SETMASK (1<<HW_ARC_HCSPARAMS_PPC_BITPOS)        
                            19119 ; 240  |#define HW_ARC_HCSPARAMS_NPCC_SETMASK (15<<HW_ARC_HCSPARAMS_NPCC_BITPOS)  
                            19120 ; 241  |#define HW_ARC_HCSPARAMS_NCC_SETMASK (15<<HW_ARC_HCSPARAMS_NCC_BITPOS)       
                            19121 ; 242  |#define HW_ARC_HCSPARAMS_PI_SETMASK (1<<HW_ARC_HCSPARAMS_PI_BITPOS)     
                            19122 ; 243  |#define HW_ARC_HCSPARAMS_NPTT_SETMASK (15<<HW_ARC_HCSPARAMS_NPTT_BITPOS)  
                            19123 ; 244  |#define HW_ARC_HCSPARAMS_NTT_SETMASK (15<<HW_ARC_HCSPARAMS_NTT_BITPOS)       
                            19124 ; 245  |
                            19125 ; 246  |#define HW_ARC_HCSPARAMS_NPORTS_CLRMASK (~(WORD)HW_ARC_HCSPARAMS_NPORTS_SETMASK)
                            19126 ; 247  |#define HW_ARC_HCSPARAMS_PPC_CLRMASK (~(WORD)HW_ARC_HCSPARAMS_PPC_SETMASK)
                            19127 ; 248  |#define HW_ARC_HCSPARAMS_NPCC_CLRMASK (~(WORD)HW_ARC_HCSPARAMS_NPCC_SETMASK)
                            19128 ; 249  |#define HW_ARC_HCSPARAMS_NCC_CLRMASK (~(WORD)HW_ARC_HCSPARAMS_NCC_SETMASK)
                            19129 ; 250  |#define HW_ARC_HCSPARAMS_PI_CLRMASK (~(WORD)HW_ARC_HCSPARAMS_PI_SETMASK)  
                            19130 ; 251  |#define HW_ARC_HCSPARAMS_NPTT_CLRMASK (~(WORD)HW_ARC_HCSPARAMS_NPTT_SETMASK)
                            19131 ; 252  |#define HW_ARC_HCSPARAMS_NTT_CLRMASK (~(WORD)HW_ARC_HCSPARAMS_NTT_SETMASK)
                            19132 ; 253  |
                            19133 ; 254  |typedef union               
                            19134 ; 255  |{
                            19135 ; 256  |    struct {
                            19136 ; 257  |        int N_PORTS         :4;
                            19137 ; 258  |        int PPC             :1;
                            19138 ; 259  |        int                 :3;
                            19139 ; 260  |        int N_PCC           :4;
                            19140 ; 261  |        int N_CC            :4;
                            19141 ; 262  |        int PI              :1;
                            19142 ; 263  |        int                 :3;
                            19143 ; 264  |        int N_PTT           :4;
                            19144 ; 265  |        int N_TT            :4;
                            19145 ; 266  |        int                 :20;
                            19146 ; 267  |    } B;
                            19147 ; 268  |    DWORD I;
                            19148 ; 269  |} hcsparams_type;
                            19149 ; 270  |// #define HW_ARC_HCSPARAMS (*(volatile hcsparams_type _X*) (HW_ARC_BASEADDR))    
                            19150 ; 271  |
                            19151 ; 272  |/////////////////////////////////////////////////////////////////////////////////
                            19152 ; 273  |//  USB ARC Register USB Command (HW_ARC_USBCMD)
                            19153 ; 274  |
                            19154 ; 275  |#define HW_ARC_USBCMD_RS_BITPOS (0)
                            19155 ; 276  |#define HW_ARC_USBCMD_RST_BITPOS (1)
                            19156 ; 277  |#define HW_ARC_USBCMD_FS0_BITPOS (2)
                            19157 ; 278  |#define HW_ARC_USBCMD_FS1_BITPOS (3)
                            19158 ; 279  |#define HW_ARC_USBCMD_PSE_BITPOS (4)
                            19159 ; 280  |#define HW_ARC_USBCMD_ASE_BITPOS (5)
                            19160 ; 281  |#define HW_ARC_USBCMD_IAA_BITPOS (6)
                            19161 ; 282  |#define HW_ARC_USBCMD_LR_BITPOS (7)
                            19162 ; 283  |#define HW_ARC_USBCMD_ASP0_BITPOS (8)
                            19163 ; 284  |#define HW_ARC_USBCMD_ASP1_BITPOS (9)
                            19164 ; 285  |#define HW_ARC_USBCMD_ASPE_BITPOS (11)
                            19165 ; 286  |#define HW_ARC_USBCMD_FS2_BITPOS (15)
                            19166 ; 287  |#define HW_ARC_USBCMD_ITC_BITPOS (16)
                            19167 ; 288  |
                            19168 ; 289  |#define HW_ARC_USBCMD_RS_SETMASK (1<<HW_ARC_USBCMD_RS_BITPOS)                
                            19169 ; 290  |#define HW_ARC_USBCMD_RST_SETMASK (1<<HW_ARC_USBCMD_RST_BITPOS)   
                            19170 ; 291  |#define HW_ARC_USBCMD_FS0_SETMASK (1<<HW_ARC_USBCMD_FS0_BITPOS)   
                            19171 ; 292  |#define HW_ARC_USBCMD_FS1_SETMASK (1<<HW_ARC_USBCMD_FS1_BITPOS)   
                            19172 ; 293  |#define HW_ARC_USBCMD_PSE_SETMASK (1<<HW_ARC_USBCMD_PSE_BITPOS)   
                            19173 ; 294  |#define HW_ARC_USBCMD_ASE_SETMASK (1<<HW_ARC_USBCMD_ASE_BITPOS)   
                            19174 ; 295  |#define HW_ARC_USBCMD_IAA_SETMASK (1<<HW_ARC_USBCMD_IAA_BITPOS)   
                            19175 ; 296  |#define HW_ARC_USBCMD_LR_SETMASK (1<<HW_ARC_USBCMD_LR_BITPOS)        
                            19176 ; 297  |#define HW_ARC_USBCMD_ASP0_SETMASK (1<<HW_ARC_USBCMD_ASP0_BITPOS)
                            19177 ; 298  |#define HW_ARC_USBCMD_ASP1_SETMASK (1<<HW_ARC_USBCMD_ASP1_BITPOS)
                            19178 ; 299  |#define HW_ARC_USBCMD_ASPE_SETMASK (1<<HW_ARC_USBCMD_ASPE_BITPOS)
                            19179 ; 300  |#define HW_ARC_USBCMD_FS2_SETMASK (1<<HW_ARC_USBCMD_FS2_BITPOS)    
                            19180 ; 301  |#define HW_ARC_USBCMD_ITC_SETMASK (255<<HW_ARC_USBCMD_ITC_BITPOS)
                            19181 ; 302  |
                            19182 ; 303  |#define HW_ARC_USBCMD_RS_CLRMASK (~(WORD)HW_ARC_USBCMD_RS_SETMASK)     
                            19183 ; 304  |#define HW_ARC_USBCMD_RST_CLRMASK (~(WORD)HW_ARC_USBCMD_RST_SETMASK)    
                            19184 ; 305  |#define HW_ARC_USBCMD_FS0_CLRMASK (~(WORD)HW_ARC_USBCMD_FS0_SETMASK)    
                            19185 ; 306  |#define HW_ARC_USBCMD_FS1_CLRMASK (~(WORD)HW_ARC_USBCMD_FS1_SETMASK)    
                            19186 ; 307  |#define HW_ARC_USBCMD_PSE_CLRMASK (~(WORD)HW_ARC_USBCMD_PSE_SETMASK)    
                            19187 ; 308  |#define HW_ARC_USBCMD_ASE_CLRMASK (~(WORD)HW_ARC_USBCMD_ASE_SETMASK)    
                            19188 ; 309  |#define HW_ARC_USBCMD_IAA_CLRMASK (~(WORD)HW_ARC_USBCMD_IAA_SETMASK)    
                            19189 ; 310  |#define HW_ARC_USBCMD_LR_CLRMASK (~(WORD)HW_ARC_USBCMD_LR_SETMASK) 
                            19190 ; 311  |#define HW_ARC_USBCMD_ASP0_CLRMASK (~(WORD)HW_ARC_USBCMD_ASP0_SETMASK)
                            19191 ; 312  |#define HW_ARC_USBCMD_ASP1_CLRMASK (~(WORD)HW_ARC_USBCMD_ASP1_SETMASK)
                            19192 ; 313  |#define HW_ARC_USBCMD_ASPE_CLRMASK (~(WORD)HW_ARC_USBCMD_ASPE_SETMASK)
                            19193 ; 314  |#define HW_ARC_USBCMD_FS2_CLRMASK (~(WORD)HW_ARC_USBCMD_FS2_SETMASK)    
                            19194 ; 315  |#define HW_ARC_USBCMD_ITC_CLRMASK (~(WORD)HW_ARC_USBCMD_ITC_SETMASK)    
                            19195 ; 316  |
                            19196 ; 317  |typedef union               
                            19197 ; 318  |{
                            19198 ; 319  |    struct {
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  77

M:ADDR CODE           CYCLES LINE SOURCELINE
                            19199 ; 320  |        int RS              :1;
                            19200 ; 321  |        int RST             :1;
                            19201 ; 322  |        int FS0             :1;
                            19202 ; 323  |        int FS1             :1;
                            19203 ; 324  |        int PSE             :1;
                            19204 ; 325  |        int ASE             :1;
                            19205 ; 326  |        int IAA             :1;
                            19206 ; 327  |        int LR              :1;
                            19207 ; 328  |        int ASP0            :1;
                            19208 ; 329  |        int ASP1            :1;
                            19209 ; 330  |        int                 :1;
                            19210 ; 331  |        int ASPE            :1;
                            19211 ; 332  |        int                 :3;
                            19212 ; 333  |        int FS2             :1;
                            19213 ; 334  |        int ITC             :8;
                            19214 ; 335  |        int                 :24;
                            19215 ; 336  |    } B;
                            19216 ; 337  |    DWORD I;
                            19217 ; 338  |} usbcmd_type;
                            19218 ; 339  |//#define HW_ARC_USBCMD ((volatile usbcmd_type _X*) (HW_ARC_BASEADDR+0x140))    
                            19219 ; 340  |
                            19220 ; 341  |/////////////////////////////////////////////////////////////////////////////////
                            19221 ; 342  |//  USB ARC Register USB Status (HW_ARC_USBSTS)
                            19222 ; 343  |
                            19223 ; 344  |#define HW_ARC_USBSTS_UI_BITPOS (0)
                            19224 ; 345  |#define HW_ARC_USBSTS_UEI_BITPOS (1)
                            19225 ; 346  |#define HW_ARC_USBSTS_PCI_BITPOS (2)
                            19226 ; 347  |#define HW_ARC_USBSTS_FRI_BITPOS (3)
                            19227 ; 348  |#define HW_ARC_USBSTS_SEI_BITPOS (4)
                            19228 ; 349  |#define HW_ARC_USBSTS_AAI_BITPOS (5)
                            19229 ; 350  |#define HW_ARC_USBSTS_URI_BITPOS (6)
                            19230 ; 351  |#define HW_ARC_USBSTS_SRI_BITPOS (7)
                            19231 ; 352  |#define HW_ARC_USBSTS_SLI_BITPOS (8)
                            19232 ; 353  |#define HW_ARC_USBSTS_HCH_BITPOS (12)
                            19233 ; 354  |#define HW_ARC_USBSTS_RCL_BITPOS (13)
                            19234 ; 355  |#define HW_ARC_USBSTS_PS_BITPOS (14)
                            19235 ; 356  |#define HW_ARC_USBSTS_AS_BITPOS (15)
                            19236 ; 357  |
                            19237 ; 358  |#define HW_ARC_USBSTS_UI_SETMASK (1<<HW_ARC_USBSTS_UI_BITPOS)    
                            19238 ; 359  |#define HW_ARC_USBSTS_UEI_SETMASK (1<<HW_ARC_USBSTS_UEI_BITPOS)
                            19239 ; 360  |#define HW_ARC_USBSTS_PCI_SETMASK (1<<HW_ARC_USBSTS_PCI_BITPOS)
                            19240 ; 361  |#define HW_ARC_USBSTS_FRI_SETMASK (1<<HW_ARC_USBSTS_FRI_BITPOS)
                            19241 ; 362  |#define HW_ARC_USBSTS_SEI_SETMASK (1<<HW_ARC_USBSTS_SEI_BITPOS)
                            19242 ; 363  |#define HW_ARC_USBSTS_AAI_SETMASK (1<<HW_ARC_USBSTS_AAI_BITPOS)
                            19243 ; 364  |#define HW_ARC_USBSTS_URI_SETMASK (1<<HW_ARC_USBSTS_URI_BITPOS)
                            19244 ; 365  |#define HW_ARC_USBSTS_SRI_SETMASK (1<<HW_ARC_USBSTS_SRI_BITPOS)
                            19245 ; 366  |#define HW_ARC_USBSTS_SLI_SETMASK (1<<HW_ARC_USBSTS_SLI_BITPOS)
                            19246 ; 367  |#define HW_ARC_USBSTS_HCH_SETMASK (1<<HW_ARC_USBSTS_HCH_BITPOS)
                            19247 ; 368  |#define HW_ARC_USBSTS_RCL_SETMASK (1<<HW_ARC_USBSTS_RCL_BITPOS)
                            19248 ; 369  |#define HW_ARC_USBSTS_PS_SETMASK (1<<HW_ARC_USBSTS_PS_BITPOS)    
                            19249 ; 370  |#define HW_ARC_USBSTS_AS_SETMASK (1<<HW_ARC_USBSTS_AS_BITPOS)    
                            19250 ; 371  |
                            19251 ; 372  |#define HW_ARC_USBSTS_UI_CLRMASK (~(WORD)HW_ARC_USBSTS_UI_SETMASK)
                            19252 ; 373  |#define HW_ARC_USBSTS_UEI_CLRMASK (~(WORD)HW_ARC_USBSTS_UEI_SETMASK)
                            19253 ; 374  |#define HW_ARC_USBSTS_PCI_CLRMASK (~(WORD)HW_ARC_USBSTS_PCI_SETMASK)
                            19254 ; 375  |#define HW_ARC_USBSTS_FRI_CLRMASK (~(WORD)HW_ARC_USBSTS_FRI_SETMASK)
                            19255 ; 376  |#define HW_ARC_USBSTS_SEI_CLRMASK (~(WORD)HW_ARC_USBSTS_SEI_SETMASK)
                            19256 ; 377  |#define HW_ARC_USBSTS_AAI_CLRMASK (~(WORD)HW_ARC_USBSTS_AAI_SETMASK)
                            19257 ; 378  |#define HW_ARC_USBSTS_URI_CLRMASK (~(WORD)HW_ARC_USBSTS_URI_SETMASK)
                            19258 ; 379  |#define HW_ARC_USBSTS_SRI_CLRMASK (~(WORD)HW_ARC_USBSTS_SRI_SETMASK)
                            19259 ; 380  |#define HW_ARC_USBSTS_SLI_CLRMASK (~(WORD)HW_ARC_USBSTS_SLI_SETMASK)
                            19260 ; 381  |#define HW_ARC_USBSTS_HCH_CLRMASK (~(WORD)HW_ARC_USBSTS_HCH_SETMASK)
                            19261 ; 382  |#define HW_ARC_USBSTS_RCL_CLRMASK (~(WORD)HW_ARC_USBSTS_RCL_SETMASK)
                            19262 ; 383  |#define HW_ARC_USBSTS_PS_CLRMASK (~(WORD)HW_ARC_USBSTS_PS_SETMASK)
                            19263 ; 384  |#define HW_ARC_USBSTS_AS_CLRMASK (~(WORD)HW_ARC_USBSTS_AS_SETMASK)
                            19264 ; 385  |
                            19265 ; 386  |
                            19266 ; 387  |typedef union               
                            19267 ; 388  |{
                            19268 ; 389  |    struct {
                            19269 ; 390  |        int UI              :1;
                            19270 ; 391  |        int UEI             :1;
                            19271 ; 392  |        int PCI             :1;
                            19272 ; 393  |        int FRI             :1;
                            19273 ; 394  |        int SEI             :1;
                            19274 ; 395  |        int AAI             :1;
                            19275 ; 396  |        int URI             :1;
                            19276 ; 397  |        int STI             :1;
                            19277 ; 398  |        int SLI             :1;
                            19278 ; 399  |        int                 :3;
                            19279 ; 400  |        int HCH             :1;
                            19280 ; 401  |        int RCL             :1;
                            19281 ; 402  |        int PS              :1;
                            19282 ; 403  |        int AS              :1;
                            19283 ; 404  |        int                 :24;
                            19284 ; 405  |    } B;
                            19285 ; 406  |    DWORD I;
                            19286 ; 407  |} usbsts_type;
                            19287 ; 408  |//#define HW_ARC_USBSTS (*(volatile usbsts_type _X*) (HW_ARC_BASEADDR+0x144))    
                            19288 ; 409  |
                            19289 ; 410  |/////////////////////////////////////////////////////////////////////////////////
                            19290 ; 411  |//  USB ARC Register USB Interrupt Enable (HW_ARC_USBINTR)
                            19291 ; 412  |
                            19292 ; 413  |#define HW_ARC_USBINTR_UE_BITPOS (0)
                            19293 ; 414  |#define HW_ARC_USBINTR_UEE_BITPOS (1)
                            19294 ; 415  |#define HW_ARC_USBINTR_PCE_BITPOS (2)
                            19295 ; 416  |#define HW_ARC_USBINTR_FRE_BITPOS (3)
                            19296 ; 417  |#define HW_ARC_USBINTR_SEE_BITPOS (4)
                            19297 ; 418  |#define HW_ARC_USBINTR_AAE_BITPOS (5)
                            19298 ; 419  |#define HW_ARC_USBINTR_URE_BITPOS (6)
                            19299 ; 420  |#define HW_ARC_USBINTR_SRE_BITPOS (7)
                            19300 ; 421  |#define HW_ARC_USBINTR_SLE_BITPOS (8)
                            19301 ; 422  |
                            19302 ; 423  |#define HW_ARC_USBINTR_UE_SETMASK (1<<HW_ARC_USBINTR_UE_BITPOS)   
                            19303 ; 424  |#define HW_ARC_USBINTR_UEE_SETMASK (1<<HW_ARC_USBINTR_UEE_BITPOS)
                            19304 ; 425  |#define HW_ARC_USBINTR_PCE_SETMASK (1<<HW_ARC_USBINTR_PCE_BITPOS)
                            19305 ; 426  |#define HW_ARC_USBINTR_FRE_SETMASK (1<<HW_ARC_USBINTR_FRE_BITPOS)
                            19306 ; 427  |#define HW_ARC_USBINTR_SEE_SETMASK (1<<HW_ARC_USBINTR_SEE_BITPOS)
                            19307 ; 428  |#define HW_ARC_USBINTR_AAE_SETMASK (1<<HW_ARC_USBINTR_AAE_BITPOS)
                            19308 ; 429  |#define HW_ARC_USBINTR_URE_SETMASK (1<<HW_ARC_USBINTR_URE_BITPOS)
                            19309 ; 430  |#define HW_ARC_USBINTR_SRE_SETMASK (1<<HW_ARC_USBINTR_SRE_BITPOS)
                            19310 ; 431  |#define HW_ARC_USBINTR_SLE_SETMASK (1<<HW_ARC_USBINTR_SLE_BITPOS)
                            19311 ; 432  |
                            19312 ; 433  |#define HW_ARC_USBINTR_UE_CLRMASK (~(WORD)HW_ARC_USBINTR_UE_SETMASK)
                            19313 ; 434  |#define HW_ARC_USBINTR_UEE_CLRMASK (~(WORD)HW_ARC_USBINTR_UEE_SETMASK)
                            19314 ; 435  |#define HW_ARC_USBINTR_PCE_CLRMASK (~(WORD)HW_ARC_USBINTR_PCE_SETMASK)
                            19315 ; 436  |#define HW_ARC_USBINTR_FRE_CLRMASK (~(WORD)HW_ARC_USBINTR_FRE_SETMASK)
                            19316 ; 437  |#define HW_ARC_USBINTR_SEE_CLRMASK (~(WORD)HW_ARC_USBINTR_SEE_SETMASK)
                            19317 ; 438  |#define HW_ARC_USBINTR_AAE_CLRMASK (~(WORD)HW_ARC_USBINTR_AAE_SETMASK)
                            19318 ; 439  |#define HW_ARC_USBINTR_URE_CLRMASK (~(WORD)HW_ARC_USBINTR_URE_SETMASK)
                            19319 ; 440  |#define HW_ARC_USBINTR_SRE_CLRMASK (~(WORD)HW_ARC_USBINTR_SRE_SETMASK)
                            19320 ; 441  |#define HW_ARC_USBINTR_SLE_CLRMASK (~(WORD)HW_ARC_USBINTR_SLE_SETMASK)
                            19321 ; 442  |
                            19322 ; 443  |
                            19323 ; 444  |typedef union               
                            19324 ; 445  |{
                            19325 ; 446  |    struct {
                            19326 ; 447  |        int UE              :1;
                            19327 ; 448  |        int UEE             :1;
                            19328 ; 449  |        int PCE             :1;
                            19329 ; 450  |        int FRE             :1;
                            19330 ; 451  |        int SEE             :1;
                            19331 ; 452  |        int AAE             :1;
                            19332 ; 453  |        int URE             :1;
                            19333 ; 454  |        int STE             :1;
                            19334 ; 455  |        int SLE             :1;
                            19335 ; 456  |        int                 :39;
                            19336 ; 457  |    } B;
                            19337 ; 458  |    DWORD I;
                            19338 ; 459  |} usbintr_type;
                            19339 ; 460  |//#define HW_ARC_USBINTR (*(volatile usbintr_type _X*) (HW_ARC_BASEADDR+0x148))    
                            19340 ; 461  |
                            19341 ; 462  |
                            19342 ; 463  |/////////////////////////////////////////////////////////////////////////////////
                            19343 ; 464  |//  USB ARC Register USB Device Controller Device Address (HW_ARC_DEVADDR)
                            19344 ; 465  |
                            19345 ; 466  |#define HW_ARC_DEVADDR_ADD_BITPOS (25)
                            19346 ; 467  |
                            19347 ; 468  |#define HW_ARC_DEVADDR_ADD_SETMASK (127<<HW_ARC_DEVADDR_ADD_BITPOS)    
                            19348 ; 469  |
                            19349 ; 470  |#define HW_ARC_DEVEADDR_ADD_CLRMASK (~(WORD)HW_ARC_DEVADDR_ADD_SETMASK)   
                            19350 ; 471  |
                            19351 ; 472  |typedef union               
                            19352 ; 473  |{
                            19353 ; 474  |    struct {
                            19354 ; 475  |        int                 :25;
                            19355 ; 476  |        int ADD             :7;
                            19356 ; 477  |        int                 :16;
                            19357 ; 478  |    } B;
                            19358 ; 479  |    DWORD I;
                            19359 ; 480  |} devaddr_type;
                            19360 ; 481  |//#define HW_ARC_DEVADDR (*(volatile devaddr_type _X*) (HW_ARC_BASEADDR+0x154))    
                            19361 ; 482  |
                            19362 ; 483  |
                            19363 ; 484  |/////////////////////////////////////////////////////////////////////////////////
                            19364 ; 485  |//  USB ARC Register USB Device Controller Endpoint List Address (HW_ARC_ENDPTLISTADDR)
                            19365 ; 486  |
                            19366 ; 487  |#define HW_ARC_ENDPTLISTADDR_ADD_BITPOS (11)
                            19367 ; 488  |
                            19368 ; 489  |#define HW_ARC_ENDPTLISTADDR_ADD_SETMASK (0x400000<<HW_ARC_ENDPTLISTADDR_ADD_BITPOS) 
                            19369 ; 490  |
                            19370 ; 491  |#define HW_ARC_ENDPTLISTADDR_ADD_CLRMASK (~(WORD)HW_ARC_ENDPTLISTADDR_ADD_SETMASK) 
                            19371 ; 492  |
                            19372 ; 493  |typedef union               
                            19373 ; 494  |{
                            19374 ; 495  |    struct {
                            19375 ; 496  |        int                 :10;
                            19376 ; 497  |        int ADD             :22;
                            19377 ; 498  |        int                 :16;
                            19378 ; 499  |    } B;
                            19379 ; 500  |    DWORD I;
                            19380 ; 501  |} endptlistaddr_type;
                            19381 ; 502  |//#define HW_ARC_ENDPTLISTADDR (*(volatile endptlistaddr_type _X*) (HW_ARC_BASEADDR+0x158))    
                            19382 ; 503  |
                            19383 ; 504  |
                            19384 ; 505  |/////////////////////////////////////////////////////////////////////////////////
                            19385 ; 506  |//  USB ARC Register USB Port Status Control 1 (HW_ARC_PORTSC1)
                            19386 ; 507  |
                            19387 ; 508  |#define HW_ARC_PORTSC1_CCS_BITPOS (0)
                            19388 ; 509  |#define HW_ARC_PORTSC1_CSC_BITPOS (1)
                            19389 ; 510  |#define HW_ARC_PORTSC1_PE_BITPOS (2)
                            19390 ; 511  |#define HW_ARC_PORTSC1_PEC_BITPOS (3)
                            19391 ; 512  |#define HW_ARC_PORTSC1_OCA_BITPOS (4)
                            19392 ; 513  |#define HW_ARC_PORTSC1_OCC_BITPOS (5)
                            19393 ; 514  |#define HW_ARC_PORTSC1_FPR_BITPOS (6)
                            19394 ; 515  |#define HW_ARC_PORTSC1_SUSP_BITPOS (7)
                            19395 ; 516  |#define HW_ARC_PORTSC1_PR_BITPOS (8)
                            19396 ; 517  |#define HW_ARC_PORTSC1_HSP_BITPOS (9)
                            19397 ; 518  |#define HW_ARC_PORTSC1_LS_BITPOS (10)
                            19398 ; 519  |#define HW_ARC_PORTSC1_PP_BITPOS (12)
                            19399 ; 520  |#define HW_ARC_PORTSC1_PO_BITPOS (13)
                            19400 ; 521  |#define HW_ARC_PORTSC1_PIC_BITPOS (14)
                            19401 ; 522  |#define HW_ARC_PORTSC1_PTC_BITPOS (16)
                            19402 ; 523  |#define HW_ARC_PORTSC1_WKCN_BITPOS (20)
                            19403 ; 524  |#define HW_ARC_PORTSC1_WKDS_BITPOS (21)
                            19404 ; 525  |#define HW_ARC_PORTSC1_WKOC_BITPOS (22)
                            19405 ; 526  |#define HW_ARC_PORTSC1_PHCD_BITPOS (23)
                            19406 ; 527  |#define HW_ARC_PORTSC1_PFSC_BITPOS (24)
                            19407 ; 528  |#define HW_ARC_PORTSC1_PSPD_BITPOS (26)
                            19408 ; 529  |#define HW_ARC_PORTSC1_PTW_BITPOS (29)
                            19409 ; 530  |#define HW_ARC_PORTSC1_STS_BITPOS (30)
                            19410 ; 531  |#define HW_ARC_PORTSC1_PTS_BITPOS (31)
                            19411 ; 532  |
                            19412 ; 533  |#define HW_ARC_PORTSC1_CCS_SETMASK (1<<HW_ARC_PORTSC1_CCS_BITPOS)  
                            19413 ; 534  |#define HW_ARC_PORTSC1_CSC_SETMASK (1<<HW_ARC_PORTSC1_CSC_BITPOS)  
                            19414 ; 535  |#define HW_ARC_PORTSC1_PE_SETMASK (1<<HW_ARC_PORTSC1_PE_BITPOS)   
                            19415 ; 536  |#define HW_ARC_PORTSC1_PEC_SETMASK (1<<HW_ARC_PORTSC1_PEC_BITPOS)  
                            19416 ; 537  |#define HW_ARC_PORTSC1_OCA_SETMASK (1<<HW_ARC_PORTSC1_OCA_BITPOS)  
                            19417 ; 538  |#define HW_ARC_PORTSC1_OCC_SETMASK (1<<HW_ARC_PORTSC1_OCC_BITPOS)  
                            19418 ; 539  |#define HW_ARC_PORTSC1_FPR_SETMASK (1<<HW_ARC_PORTSC1_FPR_BITPOS)  
                            19419 ; 540  |#define HW_ARC_PORTSC1_SUSP_SETMASK (1<<HW_ARC_PORTSC1_SUSP_BITPOS)
                            19420 ; 541  |#define HW_ARC_PORTSC1_PR_SETMASK (1<<HW_ARC_PORTSC1_PR_BITPOS)   
                            19421 ; 542  |#define HW_ARC_PORTSC1_HSP_SETMASK (1<<HW_ARC_PORTSC1_HSP_BITPOS)  
                            19422 ; 543  |#define HW_ARC_PORTSC1_LS_SETMASK (3<<HW_ARC_PORTSC1_LS_BITPOS)   
                            19423 ; 544  |#define HW_ARC_PORTSC1_PP_SETMASK (1<<HW_ARC_PORTSC1_PP_BITPOS)   
                            19424 ; 545  |#define HW_ARC_PORTSC1_PO_SETMASK (1<<HW_ARC_PORTSC1_PO_BITPOS)   
                            19425 ; 546  |#define HW_ARC_PORTSC1_PIC_SETMASK (3<<HW_ARC_PORTSC1_PIC_BITPOS)  
                            19426 ; 547  |#define HW_ARC_PORTSC1_PTC_SETMASK (15<<HW_ARC_PORTSC1_PTC_BITPOS) 
                            19427 ; 548  |#define HW_ARC_PORTSC1_WKCN_SETMASK (1<<HW_ARC_PORTSC1_WKCN_BITPOS)
                            19428 ; 549  |#define HW_ARC_PORTSC1_WKDS_SETMASK (1<<HW_ARC_PORTSC1_WKDS_BITPOS)
                            19429 ; 550  |#define HW_ARC_PORTSC1_WKOC_SETMASK (1<<HW_ARC_PORTSC1_WKOC_BITPOS)
                            19430 ; 551  |#define HW_ARC_PORTSC1_PHCD_SETMASK (1<<HW_ARC_PORTSC1_PHCD_BITPOS)
                            19431 ; 552  |
                            19432 ; 553  |// We need to equate the following label like this due to a sign extension problem
                            19433 ; 554  |// if equated like so (1<<HW_ARC_PORTSC1_PFSC_SETMASK)
                            19434 ; 555  |#define HW_ARC_PORTSC1_PFSC_SETMASK (0x01000000)
                            19435 ; 556  |
                            19436 ; 557  |#define HW_ARC_PORTSC1_PSPD_SETMASK (3<<HW_ARC_PORTSC1_PSPD_BITPOS)
                            19437 ; 558  |#define HW_ARC_PORTSC1_PTW_SETMASK (1<<HW_ARC_PORTSC1_PTW_BITPOS)  
                            19438 ; 559  |#define HW_ARC_PORTSC1_STS_SETMASK (1<<HW_ARC_PORTSC1_STS_BITPOS)  
                            19439 ; 560  |#define HW_ARC_PORTSC1_PTS_SETMASK (1<<HW_ARC_PORTSC1_PTS_BITPOS)  
                            19440 ; 561  |
                            19441 ; 562  |#define HW_ARC_PORTSC1_CCS_CLRMASK (~(WORD)HW_ARC_PORTSC1_CCS_SETMASK)   
                            19442 ; 563  |#define HW_ARC_PORTSC1_CSC_CLRMASK (~(WORD)HW_ARC_PORTSC1_CSC_SETMASK)   
                            19443 ; 564  |#define HW_ARC_PORTSC1_PE_CLRMASK (~(WORD)HW_ARC_PORTSC1_PE_SETMASK)    
                            19444 ; 565  |#define HW_ARC_PORTSC1_PEC_CLRMASK (~(WORD)HW_ARC_PORTSC1_PEC_SETMASK)   
                            19445 ; 566  |#define HW_ARC_PORTSC1_OCA_CLRMASK (~(WORD)HW_ARC_PORTSC1_OCA_SETMASK)   
                            19446 ; 567  |#define HW_ARC_PORTSC1_OCC_CLRMASK (~(WORD)HW_ARC_PORTSC1_OCC_SETMASK)   
                            19447 ; 568  |#define HW_ARC_PORTSC1_FPR_CLRMASK (~(WORD)HW_ARC_PORTSC1_FPR_SETMASK)   
                            19448 ; 569  |#define HW_ARC_PORTSC1_SUSP_CLRMASK (~(WORD)HW_ARC_PORTSC1_SUSP_SETMASK)
                            19449 ; 570  |#define HW_ARC_PORTSC1_PR_CLRMASK (~(WORD)HW_ARC_PORTSC1_PR_SETMASK)    
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  78

M:ADDR CODE           CYCLES LINE SOURCELINE
                            19450 ; 571  |#define HW_ARC_PORTSC1_HSP_CLRMASK (~(WORD)HW_ARC_PORTSC1_HSP_SETMASK)   
                            19451 ; 572  |#define HW_ARC_PORTSC1_LS_CLRMASK (~(WORD)HW_ARC_PORTSC1_LS_SETMASK)    
                            19452 ; 573  |#define HW_ARC_PORTSC1_PP_CLRMASK (~(WORD)HW_ARC_PORTSC1_PP_SETMASK)    
                            19453 ; 574  |#define HW_ARC_PORTSC1_PO_CLRMASK (~(WORD)HW_ARC_PORTSC1_PO_SETMASK)    
                            19454 ; 575  |#define HW_ARC_PORTSC1_PIC_CLRMASK (~(WORD)HW_ARC_PORTSC1_PIC_SETMASK)   
                            19455 ; 576  |#define HW_ARC_PORTSC1_PTC_CLRMASK (~(WORD)HW_ARC_PORTSC1_PTC_SETMASK)   
                            19456 ; 577  |#define HW_ARC_PORTSC1_WKCN_CLRMASK (~(WORD)HW_ARC_PORTSC1_WKCN_SETMASK)
                            19457 ; 578  |#define HW_ARC_PORTSC1_WKDS_CLRMASK (~(WORD)HW_ARC_PORTSC1_WKDS_SETMASK)
                            19458 ; 579  |#define HW_ARC_PORTSC1_WKOC_CLRMASK (~(WORD)HW_ARC_PORTSC1_WKOC_SETMASK)
                            19459 ; 580  |#define HW_ARC_PORTSC1_PHCD_CLRMASK (~(WORD)HW_ARC_PORTSC1_PHCD_SETMASK)
                            19460 ; 581  |#define HW_ARC_PORTSC1_PFSC_CLRMASK (~(WORD)HW_ARC_PORTSC1_PFSC_SETMASK)
                            19461 ; 582  |#define HW_ARC_PORTSC1_PSPD_CLRMASK (~(WORD)HW_ARC_PORTSC1_PSPD_SETMASK)
                            19462 ; 583  |#define HW_ARC_PORTSC1_PTW_CLRMASK (~(WORD)HW_ARC_PORTSC1_PTW_SETMASK)   
                            19463 ; 584  |#define HW_ARC_PORTSC1_STS_CLRMASK (~(WORD)HW_ARC_PORTSC1_STS_SETMASK)   
                            19464 ; 585  |#define HW_ARC_PORTSC1_PTS_CLRMASK (~(WORD)HW_ARC_PORTSC1_PTS_SETMASK)   
                            19465 ; 586  |
                            19466 ; 587  |typedef union               
                            19467 ; 588  |{
                            19468 ; 589  |    struct {
                            19469 ; 590  |        int CCS             :1;
                            19470 ; 591  |        int CSC             :1;
                            19471 ; 592  |        int PE              :1;
                            19472 ; 593  |        int PEC             :1;
                            19473 ; 594  |        int OCA             :1;
                            19474 ; 595  |        int OCC             :1;
                            19475 ; 596  |        int FPR             :1;
                            19476 ; 597  |        int SUSP            :1;
                            19477 ; 598  |        int PR              :1;
                            19478 ; 599  |        int HSP             :1;
                            19479 ; 600  |        int LS              :2;
                            19480 ; 601  |        int PP              :1;
                            19481 ; 602  |        int PO              :1;
                            19482 ; 603  |        int PIC             :2;
                            19483 ; 604  |        int PTC             :4;
                            19484 ; 605  |        int WKCN            :1;
                            19485 ; 606  |        int WKDS            :1;
                            19486 ; 607  |        int WKOC            :1;
                            19487 ; 608  |        int PHCD            :1;
                            19488 ; 609  |        int PFSC            :1;
                            19489 ; 610  |        int                 :1;
                            19490 ; 611  |        int PSPD            :2;
                            19491 ; 612  |        int                 :1;
                            19492 ; 613  |        int PTW             :1;
                            19493 ; 614  |        int STS             :1;
                            19494 ; 615  |        int PTS             :1;
                            19495 ; 616  |        int                 :16;
                            19496 ; 617  |    } B;
                            19497 ; 618  |    DWORD I;
                            19498 ; 619  |} portsc1_type;
                            19499 ; 620  |//#define HW_ARC_PORTSC1 (*(volatile portsc1_type _X*) (HW_ARC_BASEADDR+0x184))    
                            19500 ; 621  |
                            19501 ; 622  |
                            19502 ; 623  |/////////////////////////////////////////////////////////////////////////////////
                            19503 ; 624  |//  USB ARC Register USB Device Mode (HW_ARC_USBMODE)
                            19504 ; 625  |
                            19505 ; 626  |#define HW_ARC_USBMODE_CM_BITPOS (0)
                            19506 ; 627  |#define HW_ARC_USBMODE_ES_BITPOS (2)
                            19507 ; 628  |
                            19508 ; 629  |#define HW_ARC_USBMODE_CM_SETMASK (3<<HW_ARC_USBMODE_CM_BITPOS)   
                            19509 ; 630  |#define HW_ARC_USBMODE_ES_SETMASK (1<<HW_ARC_USBMODE_ES_BITPOS)   
                            19510 ; 631  |
                            19511 ; 632  |#define HW_ARC_USBMODE_CM_CLRMASK (~(WORD)HW_ARC_USBMODE_CM_SETMASK) 
                            19512 ; 633  |#define HW_ARC_USBMODE_ES_CLRMASK (~(WORD)HW_ARC_USBMODE_ES_SETMASK)    
                            19513 ; 634  |
                            19514 ; 635  |typedef union               
                            19515 ; 636  |{
                            19516 ; 637  |    struct {
                            19517 ; 638  |        int CM              :2;
                            19518 ; 639  |        int ES              :1;
                            19519 ; 640  |        int                 :46;
                            19520 ; 641  |    } B;
                            19521 ; 642  |    DWORD I;
                            19522 ; 643  |} usbmode_type;
                            19523 ; 644  |//#define HW_ARC_USBMODE (*(volatile usbmode_type _X*) (HW_ARC_BASEADDR+0x1a8))    
                            19524 ; 645  |
                            19525 ; 646  |
                            19526 ; 647  |/////////////////////////////////////////////////////////////////////////////////
                            19527 ; 648  |//  The following endpoint equates are common for the following registers
                            19528 ; 649  |
                            19529 ; 650  |#define ENDPOINT0_BITPOS (0)
                            19530 ; 651  |#define ENDPOINT1_BITPOS (1)
                            19531 ; 652  |#define ENDPOINT2_BITPOS (2)
                            19532 ; 653  |#define ENDPOINT3_BITPOS (3)
                            19533 ; 654  |#define ENDPOINT4_BITPOS (4)
                            19534 ; 655  |#define ENDPOINT5_BITPOS (5)
                            19535 ; 656  |#define ENDPOINT6_BITPOS (6)
                            19536 ; 657  |#define ENDPOINT7_BITPOS (7)
                            19537 ; 658  |#define ENDPOINT8_BITPOS (8)
                            19538 ; 659  |#define ENDPOINT9_BITPOS (9)
                            19539 ; 660  |#define ENDPOINT10_BITPOS (10)
                            19540 ; 661  |#define ENDPOINT11_BITPOS (11)
                            19541 ; 662  |#define ENDPOINT12_BITPOS (12)
                            19542 ; 663  |#define ENDPOINT13_BITPOS (13)
                            19543 ; 664  |#define ENDPOINT14_BITPOS (14)
                            19544 ; 665  |#define ENDPOINT15_BITPOS (15)
                            19545 ; 666  |
                            19546 ; 667  |#define ENDPOINT0_SETMASK (1<<ENDPOINT0_BITPOS)
                            19547 ; 668  |#define ENDPOINT1_SETMASK (1<<ENDPOINT1_BITPOS)
                            19548 ; 669  |#define ENDPOINT2_SETMASK (1<<ENDPOINT2_BITPOS)
                            19549 ; 670  |#define ENDPOINT3_SETMASK (1<<ENDPOINT3_BITPOS)
                            19550 ; 671  |#define ENDPOINT4_SETMASK (1<<ENDPOINT4_BITPOS)
                            19551 ; 672  |#define ENDPOINT5_SETMASK (1<<ENDPOINT5_BITPOS)
                            19552 ; 673  |#define ENDPOINT6_SETMASK (1<<ENDPOINT6_BITPOS)
                            19553 ; 674  |#define ENDPOINT7_SETMASK (1<<ENDPOINT7_BITPOS)
                            19554 ; 675  |#define ENDPOINT8_SETMASK (1<<ENDPOINT8_BITPOS)
                            19555 ; 676  |#define ENDPOINT9_SETMASK (1<<ENDPOINT9_BITPOS)
                            19556 ; 677  |#define ENDPOINT10_SETMASK (1<<ENDPOINT10_BITPOS)
                            19557 ; 678  |#define ENDPOINT11_SETMASK (1<<ENDPOINT11_BITPOS)
                            19558 ; 679  |#define ENDPOINT12_SETMASK (1<<ENDPOINT12_BITPOS)
                            19559 ; 680  |#define ENDPOINT13_SETMASK (1<<ENDPOINT13_BITPOS)
                            19560 ; 681  |#define ENDPOINT14_SETMASK (1<<ENDPOINT14_BITPOS)
                            19561 ; 682  |#define ENDPOINT15_SETMASK (1<<ENDPOINT15_BITPOS)
                            19562 ; 683  |
                            19563 ; 684  |#define ENDPOINT0_CLRMASK (~(WORD)ENDPOINT0_SETMASK)    
                            19564 ; 685  |#define ENDPOINT1_CLRMASK (~(WORD)ENDPOINT1_SETMASK)    
                            19565 ; 686  |#define ENDPOINT2_CLRMASK (~(WORD)ENDPOINT2_SETMASK)    
                            19566 ; 687  |#define ENDPOINT3_CLRMASK (~(WORD)ENDPOINT3_SETMASK)    
                            19567 ; 688  |#define ENDPOINT4_CLRMASK (~(WORD)ENDPOINT4_SETMASK)    
                            19568 ; 689  |#define ENDPOINT5_CLRMASK (~(WORD)ENDPOINT5_SETMASK)    
                            19569 ; 690  |#define ENDPOINT6_CLRMASK (~(WORD)ENDPOINT6_SETMASK)    
                            19570 ; 691  |#define ENDPOINT7_CLRMASK (~(WORD)ENDPOINT7_SETMASK)    
                            19571 ; 692  |#define ENDPOINT8_CLRMASK (~(WORD)ENDPOINT8_SETMASK)    
                            19572 ; 693  |#define ENDPOINT9_CLRMASK (~(WORD)ENDPOINT9_SETMASK)    
                            19573 ; 694  |#define ENDPOINT10_CLRMASK (~(WORD)ENDPOINT10_SETMASK)
                            19574 ; 695  |#define ENDPOINT11_CLRMASK (~(WORD)ENDPOINT11_SETMASK)
                            19575 ; 696  |#define ENDPOINT12_CLRMASK (~(WORD)ENDPOINT12_SETMASK)
                            19576 ; 697  |#define ENDPOINT13_CLRMASK (~(WORD)ENDPOINT13_SETMASK)
                            19577 ; 698  |#define ENDPOINT14_CLRMASK (~(WORD)ENDPOINT14_SETMASK)
                            19578 ; 699  |#define ENDPOINT15_CLRMASK (~(WORD)ENDPOINT15_SETMASK)
                            19579 ; 700  |
                            19580 ; 701  |typedef union               
                            19581 ; 702  |{
                            19582 ; 703  |    struct {
                            19583 ; 704  |        int EP0              :1;
                            19584 ; 705  |        int EP1              :1;
                            19585 ; 706  |        int EP2              :1;
                            19586 ; 707  |        int EP3              :1;
                            19587 ; 708  |        int EP4              :1;
                            19588 ; 709  |        int EP5              :1;
                            19589 ; 710  |        int EP6              :1;
                            19590 ; 711  |        int EP7              :1;
                            19591 ; 712  |        int EP8              :1;
                            19592 ; 713  |        int EP9              :1;
                            19593 ; 714  |        int EP10             :1;
                            19594 ; 715  |        int EP11             :1;
                            19595 ; 716  |        int EP12             :1;
                            19596 ; 717  |        int EP13             :1;
                            19597 ; 718  |        int EP14             :1;
                            19598 ; 719  |        int EP15             :1;
                            19599 ; 720  |        int                  :32;
                            19600 ; 721  |    } B;
                            19601 ; 722  |    DWORD I;
                            19602 ; 723  |} endpsetupstat_type;
                            19603 ; 724  |
                            19604 ; 725  |//#define HW_ARC_ENDPTSETUPSTAT (*(volatile endpsetupstat_type _X*) (HW_ARC_BASEADDR+0x1ac))    
                            19605 ; 726  |
                            19606 ; 727  |typedef union               
                            19607 ; 728  |{
                            19608 ; 729  |    struct {
                            19609 ; 730  |        int EP0              :1;
                            19610 ; 731  |        int EP1              :1;
                            19611 ; 732  |        int EP2              :1;
                            19612 ; 733  |        int EP3              :1;
                            19613 ; 734  |        int EP4              :1;
                            19614 ; 735  |        int EP5              :1;
                            19615 ; 736  |        int EP6              :1;
                            19616 ; 737  |        int EP7              :1;
                            19617 ; 738  |        int EP8              :1;
                            19618 ; 739  |        int EP9              :1;
                            19619 ; 740  |        int EP10             :1;
                            19620 ; 741  |        int EP11             :1;
                            19621 ; 742  |        int EP12             :1;
                            19622 ; 743  |        int EP13             :1;
                            19623 ; 744  |        int EP14             :1;
                            19624 ; 745  |        int EP15             :1;
                            19625 ; 746  |        int                  :8;
                            19626 ; 747  |    } B;
                            19627 ; 748  |    WORD I;
                            19628 ; 749  |} endpt_type;
                            19629 
                            19667 
                            19668 ; 750  |
                            19669 ; 751  |typedef union
                            19670 ; 752  |{
                            19671 ; 753  |   struct {
                            19672 ; 754  |       endpt_type  RX;
                            19673 ; 755  |       endpt_type  TX;
                            19674 ; 756  |   } W;
                            19675 ; 757  |   DWORD DW;
                            19676 ; 758  |} endptrxtx_type;
                            19677 ; 759  |
                            19678 ; 760  |//#define HW_ARC_ENDPTPRIME    (*(volatile endptrxtx_type _X*) (HW_ARC_BASEADDR+0x1b0))    
                            19679 ; 761  |//#define HW_ARC_ENDPTFLUSH    (*(volatile endptrxtx_type _X*) (HW_ARC_BASEADDR+0x1b4))    
                            19680 ; 762  |//#define HW_ARC_ENDPTSTAT     (*(volatile endptrxtx_type _X*) (HW_ARC_BASEADDR+0x1b8))    
                            19681 ; 763  |//#define HW_ARC_ENDPTCOMPLETE (*(volatile endptrxtx_type _X*) (HW_ARC_BASEADDR+0x1bc))    
                            19682 ; 764  |
                            19683 ; 765  |
                            19684 ; 766  |
                            19685 ; 767  |/////////////////////////////////////////////////////////////////////////////////
                            19686 ; 768  |//  USB ARC Register Endpoint control (HW_ARC_ENDPTCTRL)
                            19687 ; 769  |
                            19688 ; 770  |#define HW_ARC_ENDPTCTRL_RXS_BITPOS (0)
                            19689 ; 771  |#define HW_ARC_ENDPTCTRL_RXD_BITPOS (1)
                            19690 ; 772  |#define HW_ARC_ENDPTCTRL_RXT_BITPOS (2)
                            19691 ; 773  |#define HW_ARC_ENDPTCTRL_RXI_BITPOS (5)
                            19692 ; 774  |#define HW_ARC_ENDPTCTRL_RXR_BITPOS (6)
                            19693 ; 775  |#define HW_ARC_ENDPTCTRL_RXE_BITPOS (7)
                            19694 ; 776  |#define HW_ARC_ENDPTCTRL_TXS_BITPOS (16)
                            19695 ; 777  |#define HW_ARC_ENDPTCTRL_TXD_BITPOS (17)
                            19696 ; 778  |#define HW_ARC_ENDPTCTRL_TXT_BITPOS (18)
                            19697 ; 779  |#define HW_ARC_ENDPTCTRL_TXI_BITPOS (21)
                            19698 ; 780  |#define HW_ARC_ENDPTCTRL_TXR_BITPOS (22)
                            19699 ; 781  |#define HW_ARC_ENDPTCTRL_TXE_BITPOS (23)
                            19700 ; 782  |
                            19701 ; 783  |#define HW_ARC_ENDPTCTRL_RXS_SETMASK (1<<HW_ARC_ENDPTCTRL_RXS_BITPOS)
                            19702 ; 784  |#define HW_ARC_ENDPTCTRL_RXD_SETMASK (1<<HW_ARC_ENDPTCTRL_RXD_BITPOS)
                            19703 ; 785  |#define HW_ARC_ENDPTCTRL_RXT_SETMASK (3<<HW_ARC_ENDPTCTRL_RXT_BITPOS)
                            19704 ; 786  |#define HW_ARC_ENDPTCTRL_RXI_SETMASK (1<<HW_ARC_ENDPTCTRL_RXI_BITPOS)
                            19705 ; 787  |#define HW_ARC_ENDPTCTRL_RXR_SETMASK (1<<HW_ARC_ENDPTCTRL_RXR_BITPOS)
                            19706 ; 788  |#define HW_ARC_ENDPTCTRL_RXE_SETMASK (1<<HW_ARC_ENDPTCTRL_RXE_BITPOS)
                            19707 ; 789  |#define HW_ARC_ENDPTCTRL_TXS_SETMASK (1<<HW_ARC_ENDPTCTRL_TXS_BITPOS)
                            19708 ; 790  |#define HW_ARC_ENDPTCTRL_TXD_SETMASK (1<<HW_ARC_ENDPTCTRL_TXD_BITPOS)
                            19709 ; 791  |#define HW_ARC_ENDPTCTRL_TXT_SETMASK (3<<HW_ARC_ENDPTCTRL_TXT_BITPOS)
                            19710 ; 792  |#define HW_ARC_ENDPTCTRL_TXI_SETMASK (1<<HW_ARC_ENDPTCTRL_TXI_BITPOS)
                            19711 ; 793  |#define HW_ARC_ENDPTCTRL_TXR_SETMASK (1<<HW_ARC_ENDPTCTRL_TXR_BITPOS)
                            19712 ; 794  |
                            19713 ; 795  |// We need to equate the following label like this due to a sign extension problem
                            19714 ; 796  |// if equated like so (1<<HW_ARC_ENDPTCTRL_TXE_BITPOS)
                            19715 ; 797  |#define HW_ARC_ENDPTCTRL_TXE_SETMASK (0x00800000)
                            19716 ; 798  |//HW_ARC_ENDPTCTRL_TXE_SETMASK    equ     (1<<HW_ARC_ENDPTCTRL_TXE_BITPOS)
                            19717 ; 799  |
                            19718 ; 800  |#define HW_ARC_ENDPTCTRL_RXS_CLRMASK (~(WORD)HW_ARC_ENDPTCTRL_RXS_SETMASK)
                            19719 ; 801  |#define HW_ARC_ENDPTCTRL_RXD_CLRMASK (~(WORD)HW_ARC_ENDPTCTRL_RXD_SETMASK)
                            19720 ; 802  |#define HW_ARC_ENDPTCTRL_RXT_CLRMASK (~(WORD)HW_ARC_ENDPTCTRL_RXT_SETMASK)
                            19721 ; 803  |#define HW_ARC_ENDPTCTRL_RXI_CLRMASK (~(WORD)HW_ARC_ENDPTCTRL_RXI_SETMASK)
                            19722 ; 804  |#define HW_ARC_ENDPTCTRL_RXR_CLRMASK (~(WORD)HW_ARC_ENDPTCTRL_RXR_SETMASK)
                            19723 ; 805  |#define HW_ARC_ENDPTCTRL_RXE_CLRMASK (~(WORD)HW_ARC_ENDPTCTRL_RXE_SETMASK)
                            19724 ; 806  |#define HW_ARC_ENDPTCTRL_TXS_CLRMASK (~(WORD)HW_ARC_ENDPTCTRL_TXS_SETMASK)
                            19725 ; 807  |#define HW_ARC_ENDPTCTRL_TXD_CLRMASK (~(WORD)HW_ARC_ENDPTCTRL_TXD_SETMASK)
                            19726 ; 808  |#define HW_ARC_ENDPTCTRL_TXT_CLRMASK (~(WORD)HW_ARC_ENDPTCTRL_TXT_SETMASK)
                            19727 ; 809  |#define HW_ARC_ENDPTCTRL_TXI_CLRMASK (~(WORD)HW_ARC_ENDPTCTRL_TXI_SETMASK)
                            19728 ; 810  |#define HW_ARC_ENDPTCTRL_TXR_CLRMASK (~(WORD)HW_ARC_ENDPTCTRL_TXR_SETMASK)
                            19729 ; 811  |#define HW_ARC_ENDPTCTRL_TXE_CLRMASK (~(WORD)HW_ARC_ENDPTCTRL_TXE_SETMASK)
                            19730 ; 812  |
                            19731 ; 813  |
                            19732 ; 814  |typedef union               
                            19733 ; 815  |{
                            19734 ; 816  |    struct {
                            19735 ; 817  |        int RXS             :1;
                            19736 ; 818  |        int RXD             :1;
                            19737 ; 819  |        int RXT             :2;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  79

M:ADDR CODE           CYCLES LINE SOURCELINE
                            19738 ; 820  |        int                 :1;
                            19739 ; 821  |        int RXI             :1;
                            19740 ; 822  |        int RXR             :1;
                            19741 ; 823  |        int RXE             :1;
                            19742 ; 824  |        int                 :8;
                            19743 ; 825  |        int TXS             :1;
                            19744 ; 826  |        int TXD             :1;
                            19745 ; 827  |        int TXT             :2;
                            19746 ; 828  |        int                 :1;
                            19747 ; 829  |        int TXI             :1;
                            19748 ; 830  |        int TXR             :1;
                            19749 ; 831  |        int TXE             :1;
                            19750 ; 832  |        int                 :24;
                            19751 ; 833  |    } B;
                            19752 ; 834  |    DWORD I;
                            19753 ; 835  |} endptctrl_type;
                            19754 ; 836  |//#define HW_ARC_ENDPTCTRL[n] (*(volatile usbintr_type _X*) (HW_ARC_BASEADDR+0x1c0+((n)*4)))    
                            19755 ; 837  |
                            19756 ; 838  |#endif
                            19757 ; 839  |
                            19758 ; 840  |
                            19759 
                            19761 
                            19762 ; 37   |#include "regsusb20phy.h"
                            19763 
                            19765 
                            19766 ; 1    |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            19767 ; 2    |//;  Copyright(C) SigmaTel, Inc. 2002-2005
                            19768 ; 3    |//;  File        : regsusbphy.inc
                            19769 ; 4    |//;  Description : USB20 PHY Register definition
                            19770 ; 5    |//;  Updated 2.23.2003 By M. Henson
                            19771 ; 6    |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            19772 ; 7    |
                            19773 ; 8    |// The following naming conventions are followed in this file.
                            19774 ; 9    |// All registers are named using the format...
                            19775 ; 10   |//     HW_<module>_<regname>
                            19776 ; 11   |// where <module> is the module name which can be any of the following...
                            19777 ; 12   |//     USB20
                            19778 ; 13   |// (Note that when there is more than one copy of a particular module, the
                            19779 ; 14   |// module name includes a number starting from 0 for the first instance of
                            19780 ; 15   |// that module)
                            19781 ; 16   |// <regname> is the specific register within that module
                            19782 ; 17   |// We also define the following...
                            19783 ; 18   |//     HW_<module>_<regname>_BITPOS
                            19784 ; 19   |// which defines the starting bit (i.e. LSB) of a multi bit field
                            19785 ; 20   |//     HW_<module>_<regname>_SETMASK
                            19786 ; 21   |// which does something else, and
                            19787 ; 22   |//     HW_<module>_<regname>_CLRMASK
                            19788 ; 23   |// which does something else.
                            19789 ; 24   |// Other rules
                            19790 ; 25   |//     All caps
                            19791 ; 26   |//     Numeric identifiers start at 0
                            19792 ; 27   |
                            19793 ; 28   |#if !(defined(regsusbphyinc))
                            19794 ; 29   |#define regsusbphyinc 1
                            19795 ; 30   |
                            19796 ; 31   |#include "types.h"
                            19797 
                            19799 
                            19800 ; 1    |////////////////////////////////////////////////////////////////////////////////
                            19801 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                            19802 ; 3    |//
                            19803 ; 4    |// Filename: types.h
                            19804 ; 5    |// Description: Standard data types
                            19805 ; 6    |////////////////////////////////////////////////////////////////////////////////
                            19806 ; 7    |
                            19807 ; 8    |#ifndef _TYPES_H
                            19808 ; 9    |#define _TYPES_H
                            19809 ; 10   |
                            19810 ; 11   |// TODO:  move this outta here!
                            19811 ; 12   |#if !defined(NOERROR)
                            19812 ; 13   |#define NOERROR 0
                            19813 ; 14   |#define SUCCESS 0
                            19814 ; 15   |#endif 
                            19815 ; 16   |#if !defined(SUCCESS)
                            19816 ; 17   |#define SUCCESS  0
                            19817 ; 18   |#endif
                            19818 ; 19   |#if !defined(ERROR)
                            19819 ; 20   |#define ERROR   -1
                            19820 ; 21   |#endif
                            19821 ; 22   |#if !defined(FALSE)
                            19822 ; 23   |#define FALSE 0
                            19823 ; 24   |#endif
                            19824 ; 25   |#if !defined(TRUE)
                            19825 ; 26   |#define TRUE  1
                            19826 ; 27   |#endif
                            19827 ; 28   |
                            19828 ; 29   |#if !defined(NULL)
                            19829 ; 30   |#define NULL 0
                            19830 ; 31   |#endif
                            19831 ; 32   |
                            19832 ; 33   |#define MAX_INT     0x7FFFFF
                            19833 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                            19834 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                            19835 ; 36   |#define MAX_ULONG   (-1) 
                            19836 ; 37   |
                            19837 ; 38   |#define WORD_SIZE   24              // word size in bits
                            19838 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                            19839 ; 40   |
                            19840 ; 41   |
                            19841 ; 42   |#define BYTE    unsigned char       // btVarName
                            19842 ; 43   |#define CHAR    signed char         // cVarName
                            19843 ; 44   |#define USHORT  unsigned short      // usVarName
                            19844 ; 45   |#define SHORT   unsigned short      // sVarName
                            19845 ; 46   |#define WORD    unsigned int        // wVarName
                            19846 ; 47   |#define INT     signed int          // iVarName
                            19847 ; 48   |#define DWORD   unsigned long       // dwVarName
                            19848 ; 49   |#define LONG    signed long         // lVarName
                            19849 ; 50   |#define BOOL    unsigned int        // bVarName
                            19850 ; 51   |#define FRACT   _fract              // frVarName
                            19851 ; 52   |#define LFRACT  long _fract         // lfrVarName
                            19852 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                            19853 ; 54   |#define FLOAT   float               // fVarName
                            19854 ; 55   |#define DBL     double              // dVarName
                            19855 ; 56   |#define ENUM    enum                // eVarName
                            19856 ; 57   |#define CMX     _complex            // cmxVarName
                            19857 ; 58   |typedef WORD UCS3;                   // 
                            19858 ; 59   |
                            19859 ; 60   |#define UINT16  unsigned short
                            19860 ; 61   |#define UINT8   unsigned char   
                            19861 ; 62   |#define UINT32  unsigned long
                            19862 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port exisiting code to only use 48 bit
                            19863 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port exisiting code to only use 48 bit
                            19864 ; 65   |#define WCHAR   UINT16
                            19865 ; 66   |
                            19866 ; 67   |//UINT128 is 16 bytes or 6 words
                            19867 ; 68   |typedef struct UINT128_3500 {   
                            19868 ; 69   |    int val[6];     
                            19869 ; 70   |} UINT128_3500;
                            19870 ; 71   |
                            19871 ; 72   |#define UINT128   UINT128_3500
                            19872 ; 73   |
                            19873 ; 74   |// Little endian word packed byte strings:   
                            19874 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            19875 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            19876 ; 77   |// Little endian word packed byte strings:   
                            19877 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            19878 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            19879 ; 80   |
                            19880 ; 81   |// Declare Memory Spaces To Use When Coding
                            19881 ; 82   |// A. Sector Buffers
                            19882 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                            19883 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                            19884 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                            19885 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                            19886 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                            19887 ; 88   |// B. Media DDI Memory
                            19888 ; 89   |#define MEDIA_DDI_MEM _Y
                            19889 ; 90   |
                            19890 ; 91   |
                            19891 ; 92   |
                            19892 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                            19893 ; 94   |// Examples of circular pointers:
                            19894 ; 95   |//    INT CIRC cpiVarName
                            19895 ; 96   |//    DWORD CIRC cpdwVarName
                            19896 ; 97   |
                            19897 ; 98   |#define RETCODE INT                 // rcVarName
                            19898 ; 99   |
                            19899 ; 100  |// generic bitfield structure
                            19900 ; 101  |struct Bitfield {
                            19901 ; 102  |    unsigned int B0  :1;
                            19902 ; 103  |    unsigned int B1  :1;
                            19903 ; 104  |    unsigned int B2  :1;
                            19904 ; 105  |    unsigned int B3  :1;
                            19905 ; 106  |    unsigned int B4  :1;
                            19906 ; 107  |    unsigned int B5  :1;
                            19907 ; 108  |    unsigned int B6  :1;
                            19908 ; 109  |    unsigned int B7  :1;
                            19909 ; 110  |    unsigned int B8  :1;
                            19910 ; 111  |    unsigned int B9  :1;
                            19911 ; 112  |    unsigned int B10 :1;
                            19912 ; 113  |    unsigned int B11 :1;
                            19913 ; 114  |    unsigned int B12 :1;
                            19914 ; 115  |    unsigned int B13 :1;
                            19915 ; 116  |    unsigned int B14 :1;
                            19916 ; 117  |    unsigned int B15 :1;
                            19917 ; 118  |    unsigned int B16 :1;
                            19918 ; 119  |    unsigned int B17 :1;
                            19919 ; 120  |    unsigned int B18 :1;
                            19920 ; 121  |    unsigned int B19 :1;
                            19921 ; 122  |    unsigned int B20 :1;
                            19922 ; 123  |    unsigned int B21 :1;
                            19923 ; 124  |    unsigned int B22 :1;
                            19924 ; 125  |    unsigned int B23 :1;
                            19925 ; 126  |};
                            19926 ; 127  |
                            19927 ; 128  |union BitInt {
                            19928 ; 129  |        struct Bitfield B;
                            19929 ; 130  |        int        I;
                            19930 ; 131  |};
                            19931 ; 132  |
                            19932 ; 133  |#define MAX_MSG_LENGTH 10
                            19933 ; 134  |struct CMessage
                            19934 ; 135  |{
                            19935 ; 136  |        unsigned int m_uLength;
                            19936 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                            19937 ; 138  |};
                            19938 ; 139  |
                            19939 ; 140  |typedef struct {
                            19940 ; 141  |    WORD m_wLength;
                            19941 ; 142  |    WORD m_wMessage;
                            19942 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                            19943 ; 144  |} Message;
                            19944 ; 145  |
                            19945 ; 146  |struct MessageQueueDescriptor
                            19946 ; 147  |{
                            19947 ; 148  |        int *m_pBase;
                            19948 ; 149  |        int m_iModulo;
                            19949 ; 150  |        int m_iSize;
                            19950 ; 151  |        int *m_pHead;
                            19951 ; 152  |        int *m_pTail;
                            19952 ; 153  |};
                            19953 ; 154  |
                            19954 ; 155  |struct ModuleEntry
                            19955 ; 156  |{
                            19956 ; 157  |    int m_iSignaledEventMask;
                            19957 ; 158  |    int m_iWaitEventMask;
                            19958 ; 159  |    int m_iResourceOfCode;
                            19959 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                            19960 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescriptor *);
                            19961 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                            19962 ; 163  |    int m_uTimeOutHigh;
                            19963 ; 164  |    int m_uTimeOutLow;
                            19964 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                            19965 ; 166  |};
                            19966 ; 167  |
                            19967 ; 168  |union WaitMask{
                            19968 ; 169  |    struct B{
                            19969 ; 170  |        unsigned int m_bNone     :1;
                            19970 ; 171  |        unsigned int m_bMessage  :1;
                            19971 ; 172  |        unsigned int m_bTimer    :1;
                            19972 ; 173  |        unsigned int m_bButton   :1;
                            19973 ; 174  |    } B;
                            19974 ; 175  |    int I;
                            19975 ; 176  |} ;
                            19976 ; 177  |
                            19977 ; 178  |
                            19978 ; 179  |struct Button {
                            19979 ; 180  |        WORD wButtonEvent;
                            19980 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                            19981 ; 182  |};
                            19982 ; 183  |
                            19983 ; 184  |struct Message {
                            19984 ; 185  |        WORD wMsgLength;
                            19985 ; 186  |        WORD wMsgCommand;
                            19986 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                            19987 ; 188  |};
                            19988 ; 189  |
                            19989 ; 190  |union EventTypes {
                            19990 ; 191  |        struct CMessage msg;
                            19991 ; 192  |        struct Button Button ;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  80

M:ADDR CODE           CYCLES LINE SOURCELINE
                            19992 ; 193  |        struct Message Message;
                            19993 ; 194  |};
                            19994 ; 195  |
                            19995 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                            19996 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                            19997 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                            19998 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                            19999 ; 200  |
                            20000 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                            20001 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                            20002 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                            20003 ; 204  |
                            20004 ; 205  |#if DEBUG
                            20005 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                            20006 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                            20007 ; 208  |#else 
                            20008 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rather than halt or reset. 
                            20009 ; 210  |#define DebugBuildAssert(x)    
                            20010 ; 211  |#endif
                            20011 ; 212  |
                            20012 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                            20013 ; 214  |//  #pragma asm
                            20014 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                            20015 ; 216  |//  #pragma endasm
                            20016 ; 217  |
                            20017 ; 218  |
                            20018 ; 219  |#ifdef COLOR_262K
                            20019 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b)) >> 2)    //262k
                            20020 ; 221  |#elif defined(COLOR_65K)
                            20021 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)) >> 3)  //65k
                            20022 ; 223  |#else
                            20023 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >> 4)
                            20024 ; 225  |#endif
                            20025 ; 226  |    
                            20026 ; 227  |#endif // #ifndef _TYPES_H
                            20027 
                            20029 
                            20030 ; 32   |
                            20031 ; 33   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            20032 ; 34   |//   USB2.0 PHY STMP Registers 
                            20033 ; 35   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            20034 ; 36   |#define HW_USBPHY_BASEADDR (0xF210)
                            20035 ; 37   |
                            20036 ; 38   |
                            20037 ; 39   |/////////////////////////////////////////////////////////////////////////////////
                            20038 ; 40   |//  USB PHY Powerdown Register (HW_USBPHYPWD) Bit Definitions
                            20039 ; 41   |
                            20040 ; 42   |#define HW_USBPHYPWD_TXDISCON1500_BITPOS (5)
                            20041 ; 43   |#define HW_USBPHYPWD_PLLVCOPWD_BITPOS (6)
                            20042 ; 44   |#define HW_USBPHYPWD_PLLVCPPWD_BITPOS (7)
                            20043 ; 45   |#define HW_USBPHYPWD_TXPWDFS_BITPOS (10)
                            20044 ; 46   |#define HW_USBPHYPWD_TXPWDIBIAS_BITPOS (11)
                            20045 ; 47   |#define HW_USBPHYPWD_TXPWDV2I_BITPOS (12)
                            20046 ; 48   |#define HW_USBPHYPWD_TXPWDVBG_BITPOS (13)
                            20047 ; 49   |#define HW_USBPHYPWD_TXPWDCOMP_BITPOS (14)
                            20048 ; 50   |#define HW_USBPHYPWD_RXPWDDISCONDET_BITPOS (16)
                            20049 ; 51   |#define HW_USBPHYPWD_RXPWDENV_BITPOS (17)
                            20050 ; 52   |#define HW_USBPHYPWD_RXPWD1PT1_BITPOS (18)
                            20051 ; 53   |#define HW_USBPHYPWD_RXPWDDIFF_BITPOS (19)
                            20052 ; 54   |#define HW_USBPHYPWD_RXPWDRX_BITPOS (20)
                            20053 ; 55   |#define HW_USBPHYPWD_PWDIBIAS_BITPOS (22)
                            20054 ; 56   |#define HW_USBPHYPWD_REGRESET_BITPOS (23)
                            20055 ; 57   |
                            20056 ; 58   |#define HW_USBPHYPWD_TXDISCON1500_SETMASK (1<<HW_USBPHYPWD_TXDISCON1500_BITPOS)
                            20057 ; 59   |#define HW_USBPHYPWD_PLLVCOPWD_SETMASK (1<<HW_USBPHYPWD_PLLVCOPWD_BITPOS)
                            20058 ; 60   |#define HW_USBPHYPWD_PLLVCPPWD_SETMASK (1<<HW_USBPHYPWD_PLLVCPPWD_BITPOS)
                            20059 ; 61   |#define HW_USBPHYPWD_TXPWDFS_SETMASK (1<<HW_USBPHYPWD_TXPWDFS_BITPOS)
                            20060 ; 62   |#define HW_USBPHYPWD_TXPWDIBIAS_SETMASK (1<<HW_USBPHYPWD_TXPWDIBIAS_BITPOS)
                            20061 ; 63   |#define HW_USBPHYPWD_TXPWDV2I_SETMASK (1<<HW_USBPHYPWD_TXPWDV2I_BITPOS)
                            20062 ; 64   |#define HW_USBPHYPWD_TXPWDVBG_SETMASK (1<<HW_USBPHYPWD_TXPWDVBG_BITPOS)
                            20063 ; 65   |#define HW_USBPHYPWD_TXPWDCOMP_SETMASK (1<<HW_USBPHYPWD_TXPWDCOMP_BITPOS)
                            20064 ; 66   |#define HW_USBPHYPWD_RXPWDDISCONDET_SETMASK (1<<HW_USBPHYPWD_RXPWDDISCONDET_BITPOS)
                            20065 ; 67   |#define HW_USBPHYPWD_RXPWDENV_SETMASK (1<<HW_USBPHYPWD_RXPWDENV_BITPOS)
                            20066 ; 68   |#define HW_USBPHYPWD_RXPWD1PT1_SETMASK (1<<HW_USBPHYPWD_RXPWD1PT1_BITPOS)
                            20067 ; 69   |#define HW_USBPHYPWD_RXPWDDIFF_SETMASK (1<<HW_USBPHYPWD_RXPWDDIFF_BITPOS)
                            20068 ; 70   |#define HW_USBPHYPWD_RXPWDRX_SETMASK (1<<HW_USBPHYPWD_RXPWDRX_BITPOS)
                            20069 ; 71   |#define HW_USBPHYPWD_PWDIBIAS_SETMASK (1<<HW_USBPHYPWD_PWDIBIAS_BITPOS)
                            20070 ; 72   |#define HW_USBPHYPWD_REGRESET_SETMASK (1<<HW_USBPHYPWD_REGRESET_BITPOS)
                            20071 ; 73   |
                            20072 ; 74   |#define HW_USBPHYPWD_TXDISCON1500_CLRMASK (~(WORD)HW_USBPHYPWD_TXDISCON1500_SETMASK)
                            20073 ; 75   |#define HW_USBPHYPWD_PLLVCOPWD_CLRMASK (~(WORD)HW_USBPHYPWD_PLLVCOPWD_SETMASK)
                            20074 ; 76   |#define HW_USBPHYPWD_PLLVCPPWD_CLRMASK (~(WORD)HW_USBPHYPWD_PLLVCPPWD_SETMASK)
                            20075 ; 77   |#define HW_USBPHYPWD_TXPWDFS_CLRMASK (~(WORD)HW_USBPHYPWD_TXPWDFS_SETMASK)
                            20076 ; 78   |#define HW_USBPHYPWD_TXPWDIBIAS_CLRMASK (~(WORD)HW_USBPHYPWD_TXPWDIBIAS_SETMASK)
                            20077 ; 79   |#define HW_USBPHYPWD_TXPWDV2I_CLRMASK (~(WORD)HW_USBPHYPWD_TXPWDV2I_SETMASK)
                            20078 ; 80   |#define HW_USBPHYPWD_TXPWDVBG_CLRMASK (~(WORD)HW_USBPHYPWD_TXPWDVBG_SETMASK)
                            20079 ; 81   |#define HW_USBPHYPWD_TXPWDCOMP_CLRMASK (~(WORD)HW_USBPHYPWD_TXPWDCOMP_SETMASK)
                            20080 ; 82   |#define HW_USBPHYPWD_RXPWDDISCONDET_CLRMASK (~(WORD)HW_USBPHYPWD_RXPWDDISCONDET_SETMASK)
                            20081 ; 83   |#define HW_USBPHYPWD_RXPWDENV_CLRMASK (~(WORD)HW_USBPHYPWD_RXPWDENV_SETMASK)
                            20082 ; 84   |#define HW_USBPHYPWD_RXPWD1PT1_CLRMASK (~(WORD)HW_USBPHYPWD_RXPWD1PT1_SETMASK)
                            20083 ; 85   |#define HW_USBPHYPWD_RXPWDDIFF_CLRMASK (~(WORD)HW_USBPHYPWD_RXPWDDIFF_SETMASK)
                            20084 ; 86   |#define HW_USBPHYPWD_RXPWDRX_CLRMASK (~(WORD)HW_USBPHYPWD_RXPWDRX_SETMASK)
                            20085 ; 87   |#define HW_USBPHYPWD_PWDIBIAS_CLRMASK (~(WORD)HW_USBPHYPWD_PWDIBIAS_SETMASK)
                            20086 ; 88   |#define HW_USBPHYPWD_REGRESET_CLRMASK (~(WORD)HW_USBPHYPWD_REGRESET_SETMASK)
                            20087 ; 89   |
                            20088 ; 90   |typedef union               
                            20089 ; 91   |{
                            20090 ; 92   |    struct {
                            20091 ; 93   |        int RSVD0          :5;
                            20092 ; 94   |        int TXDISCON1500   :1;
                            20093 ; 95   |        int PLLVCOPWD      :1;
                            20094 ; 96   |        int PLLVCPPWD      :1;
                            20095 ; 97   |        int RSVD1          :2;
                            20096 ; 98   |        int TXPWDFS        :1;
                            20097 ; 99   |        int TXPWDIBIAS     :1;
                            20098 ; 100  |        int TXPWDV2I       :1;
                            20099 ; 101  |        int TXPWDVBG       :1;
                            20100 ; 102  |        int TXPWDCOMP      :1;
                            20101 ; 103  |        int RSVD2          :1;
                            20102 ; 104  |        int RXPWDDISCONDET :1;
                            20103 ; 105  |        int RXPWDENV       :1;
                            20104 ; 106  |        int RXPWD1PT1      :1;
                            20105 ; 107  |        int RXPWDDIFF      :1;
                            20106 ; 108  |        int RXPWDRX        :1;
                            20107 ; 109  |        int RSVD3          :1;
                            20108 ; 110  |        int PWDIBIAS       :1;
                            20109 ; 111  |        int REGRESET       :1;
                            20110 ; 112  |    } B;
                            20111 ; 113  |    int I;
                            20112 ; 114  |} usbphypwd_type;
                            20113 ; 115  |#define HW_USBPHYPWD      (*(volatile usbphypwd_type _X*) (HW_USBPHY_BASEADDR))    /* USB PHY Powerdown Register */
                            20114 ; 116  |
                            20115 ; 117  |/////////////////////////////////////////////////////////////////////////////////
                            20116 ; 118  |//  USB PHY Transmit register (HW_USBPHYTX) Bit Definitions
                            20117 ; 119  |#define HW_USBPHYTX_TXCAL1500_BITPOS (0)
                            20118 ; 120  |#define HW_USBPHYTX_TXENCAL1500_BITPOS (5)
                            20119 ; 121  |#define HW_USBPHYTX_TXHSXCVR_BITPOS (6)
                            20120 ; 122  |#define HW_USBPHYTX_TXCALIBRATE_BITPOS (7)
                            20121 ; 123  |#define HW_USBPHYTX_TXCAL45DN_BITPOS (8)
                            20122 ; 124  |#define HW_USBPHYTX_TXENCAL45DN_BITPOS (13)
                            20123 ; 125  |#define HW_USBPHYTX_TXHSTERM_BITPOS (14)
                            20124 ; 126  |#define HW_USBPHYTX_TXSKEW_BITPOS (15)
                            20125 ; 127  |#define HW_USBPHYTX_TXCAL45DP_BITPOS (16)
                            20126 ; 128  |#define HW_USBPHYTX_TXENCAL45DP_BITPOS (21)
                            20127 ; 129  |#define HW_USBPHYTX_TXFSHIZ_BITPOS (22)
                            20128 ; 130  |#define HW_USBPHYTX_TXCOMPOUT_BITPOS (23)
                            20129 ; 131  |
                            20130 ; 132  |#define HW_USBPHYTX_TXCAL1500_WIDTH (4)
                            20131 ; 133  |#define HW_USBPHYTX_TXENCAL1500_WIDTH (1)
                            20132 ; 134  |#define HW_USBPHYTX_TXHSXCVR_WIDTH (1)
                            20133 ; 135  |#define HW_USBPHYTX_TXCALIBRATE_WIDTH (1)
                            20134 ; 136  |#define HW_USBPHYTX_TXCAL45DN_WIDTH (4)
                            20135 ; 137  |#define HW_USBPHYTX_TXENCAL45DN_WIDTH (1)
                            20136 ; 138  |#define HW_USBPHYTX_TXHSTERM_WIDTH (1)
                            20137 ; 139  |#define HW_USBPHYTX_TXSKEW_WIDTH (1)
                            20138 ; 140  |#define HW_USBPHYTX_TXCAL45DP_WIDTH (4)
                            20139 ; 141  |#define HW_USBPHYTX_TXENCAL45DP_WIDTH (1)
                            20140 ; 142  |#define HW_USBPHYTX_TXFSHIZ_WIDTH (1)
                            20141 ; 143  |#define HW_USBPHYTX_TXCOMPOUT_WIDTH (1)
                            20142 ; 144  |
                            20143 ; 145  |#define HW_USBPHYTX_TXCAL1500_SETMASK (((1<<HW_USBPHYTX_TXCAL1500_WIDTH)-1)<<HW_USBPHYTX_TXCAL1500_BITPOS)
                            20144 ; 146  |#define HW_USBPHYTX_TXENCAL1500_SETMASK (((1<<HW_USBPHYTX_TXENCAL1500_WIDTH)-1)<<HW_USBPHYTX_TXENCAL1500_BITPOS)
                            20145 ; 147  |#define HW_USBPHYTX_TXHSXCVR_SETMASK (((1<<HW_USBPHYTX_TXHSXCVR_WIDTH)-1)<<HW_USBPHYTX_TXHSXCVR_BITPOS)
                            20146 ; 148  |#define HW_USBPHYTX_TXCALIBRATE_SETMASK (((1<<HW_USBPHYTX_TXCALIBRATE_WIDTH)-1)<<HW_USBPHYTX_TXCALIBRATE_BITPOS)
                            20147 ; 149  |#define HW_USBPHYTX_TXCAL45DN_SETMASK (((1<<HW_USBPHYTX_TXCAL45DN_WIDTH)-1)<<HW_USBPHYTX_TXCAL45DN_BITPOS)
                            20148 ; 150  |#define HW_USBPHYTX_TXENCAL45DN_SETMASK (((1<<HW_USBPHYTX_TXENCAL45DN_WIDTH)-1)<<HW_USBPHYTX_TXENCAL45DN_BITPOS)
                            20149 ; 151  |#define HW_USBPHYTX_TXHSTERM_SETMASK (((1<<HW_USBPHYTX_TXHSTERM_WIDTH)-1)<<HW_USBPHYTX_TXHSTERM_BITPOS)
                            20150 ; 152  |#define HW_USBPHYTX_TXSKEW_SETMASK (((1<<HW_USBPHYTX_TXSKEW_WIDTH)-1)<<HW_USBPHYTX_TXSKEW_BITPOS)
                            20151 ; 153  |#define HW_USBPHYTX_TXCAL45DP_SETMASK (((1<<HW_USBPHYTX_TXCAL45DP_WIDTH)-1)<<HW_USBPHYTX_TXCAL45DP_BITPOS)
                            20152 ; 154  |#define HW_USBPHYTX_TXENCAL45DP_SETMASK (((1<<HW_USBPHYTX_TXENCAL45DP_WIDTH)-1)<<HW_USBPHYTX_TXENCAL45DP_BITPOS)
                            20153 ; 155  |#define HW_USBPHYTX_TXFSHIZ_SETMASK (((1<<HW_USBPHYTX_TXFSHIZ_WIDTH)-1)<<HW_USBPHYTX_TXFSHIZ_BITPOS)
                            20154 ; 156  |#define HW_USBPHYTX_TXCOMPOUT_SETMASK (((1<<HW_USBPHYTX_TXCOMPOUT_WIDTH)-1)<<HW_USBPHYTX_TXCOMPOUT_BITPOS)
                            20155 ; 157  |
                            20156 ; 158  |#define HW_USBPHYTX_TXCAL1500_CLRMASK (~(WORD)HW_USBPHYTX_TXCAL1500_SETMASK)
                            20157 ; 159  |#define HW_USBPHYTX_TXENCAL1500_CLRMASK (~(WORD)HW_USBPHYTX_TXENCAL1500_SETMASK)
                            20158 ; 160  |#define HW_USBPHYTX_TXHSXCVR_CLRMASK (~(WORD)HW_USBPHYTX_TXHSXCVR_SETMASK)
                            20159 ; 161  |#define HW_USBPHYTX_TXCALIBRATE_CLRMASK (~(WORD)HW_USBPHYTX_TXCALIBRATE_SETMASK)
                            20160 ; 162  |#define HW_USBPHYTX_TXCAL45DN_CLRMASK (~(WORD)HW_USBPHYTX_TXCAL45DN_SETMASK)
                            20161 ; 163  |#define HW_USBPHYTX_TXENCAL45DN_CLRMASK (~(WORD)HW_USBPHYTX_TXENCAL45DN_SETMASK)
                            20162 ; 164  |#define HW_USBPHYTX_TXHSTERM_CLRMASK (~(WORD)HW_USBPHYTX_TXHSTERM_SETMASK)
                            20163 ; 165  |#define HW_USBPHYTX_TXSKEW_CLRMASK (~(WORD)HW_USBPHYTX_TXSKEW_SETMASK)
                            20164 ; 166  |#define HW_USBPHYTX_TXCAL45DP_CLRMASK (~(WORD)HW_USBPHYTX_TXCAL45DP_SETMASK)
                            20165 ; 167  |#define HW_USBPHYTX_TXENCAL45DP_CLRMASK (~(WORD)HW_USBPHYTX_TXENCAL45DP_SETMASK)
                            20166 ; 168  |#define HW_USBPHYTX_TXFSHIZ_CLRMASK (~(WORD)HW_USBPHYTX_TXFSHIZ_SETMASK)
                            20167 ; 169  |#define HW_USBPHYTX_TXCOMPOUT_CLRMASK (~(WORD)HW_USBPHYTX_TXCOMPOUT_SETMASK)
                            20168 ; 170  |
                            20169 ; 171  |typedef union               
                            20170 ; 172  |{
                            20171 ; 173  |    struct {
                            20172 ; 174  |        int TXCAL1500          :4;
                            20173 ; 175  |        int RSVD0              :1;
                            20174 ; 176  |        int TXENCAL1500        :1;
                            20175 ; 177  |        int TXHSXCVR           :1;
                            20176 ; 178  |        int TXCALIBRATE        :1;
                            20177 ; 179  |        int TXCAL45DN          :4;
                            20178 ; 180  |        int RSVD1              :1;
                            20179 ; 181  |        int TXENCAL45DN        :1;
                            20180 ; 182  |        int TXHSTERM           :1;
                            20181 ; 183  |        int TXSKEW             :1;
                            20182 ; 184  |        int TXCAL45DP          :4;
                            20183 ; 185  |        int RSVD2              :1;
                            20184 ; 186  |        int TXENCAL45DP        :1;
                            20185 ; 187  |        int TXFSHIZ            :1;
                            20186 ; 188  |        int TXCOMPOUT          :1;
                            20187 ; 189  |    } B;
                            20188 ; 190  |    int I;
                            20189 ; 191  |} usbphytx_type;
                            20190 ; 192  |#define HW_USBPHYTX      (*(volatile usbphytx_type _X*) (HW_USBPHY_BASEADDR+1))    
                            20191 ; 193  |
                            20192 ; 194  |/////////////////////////////////////////////////////////////////////////////////
                            20193 ; 195  |//  USB PHY PLL register (HW_USBPHYPLL) Bit Definitions
                            20194 ; 196  |#define HW_USBPHYPLL_PLLV2ISEL_BITPOS (0)
                            20195 ; 197  |#define HW_USBPHYPLL_PLLCPDBLIP_BITPOS (5)
                            20196 ; 198  |#define HW_USBPHYPLL_PLLVCOCLK2_BITPOS (6)
                            20197 ; 199  |#define HW_USBPHYPLL_PLLVCOCLK24_BITPOS (7)
                            20198 ; 200  |#define HW_USBPHYPLL_PLLCPNSEL_BITPOS (8)
                            20199 ; 201  |#define HW_USBPHYPLL_PLLCLKDIVSEL_BITPOS (12)
                            20200 ; 202  |#define HW_USBPHYPLL_PLLPFDRST_BITPOS (20)
                            20201 ; 203  |#define HW_USBPHYPLL_PLLCPSHORTLFR_BITPOS (21)
                            20202 ; 204  |#define HW_USBPHYPLL_PLLVCOKSTART_BITPOS (22)
                            20203 ; 205  |#define HW_USBPHYPLL_PLLCLKDIVRSTZ_BITPOS (23)
                            20204 ; 206  |
                            20205 ; 207  |#define HW_USBPHYPLL_PLLV2ISEL_WIDTH (4)
                            20206 ; 208  |#define HW_USBPHYPLL_PLLCPDBLIP_WIDTH (1)
                            20207 ; 209  |#define HW_USBPHYPLL_PLLVCOCLK2_WIDTH (1)
                            20208 ; 210  |#define HW_USBPHYPLL_PLLVCOCLK24_WIDTH (1)
                            20209 ; 211  |#define HW_USBPHYPLL_PLLCPNSEL_WIDTH (4)
                            20210 ; 212  |#define HW_USBPHYPLL_PLLCLKDIVSEL_WIDTH (4)
                            20211 ; 213  |#define HW_USBPHYPLL_PLLPFDRST_WIDTH (1)
                            20212 ; 214  |#define HW_USBPHYPLL_PLLCPSHORTLFR_WIDTH (1)
                            20213 ; 215  |#define HW_USBPHYPLL_PLLVCOKSTART_WIDTH (1)
                            20214 ; 216  |#define HW_USBPHYPLL_PLLCLKDIVRSTZ_WIDTH (1)
                            20215 ; 217  |
                            20216 ; 218  |#define HW_USBPHYPLL_PLLV2ISEL_SETMASK (((1<<HW_USBPHYPLL_PLLV2ISEL_WIDTH)-1)<<HW_USBPHYPLL_PLLV2ISEL_BITPOS)
                            20217 ; 219  |#define HW_USBPHYPLL_PLLCPDBLIP_SETMASK (((1<<HW_USBPHYPLL_PLLCPDBLIP_WIDTH)-1)<<HW_USBPHYPLL_PLLCPDBLIP_BITPOS)
                            20218 ; 220  |#define HW_USBPHYPLL_PLLVCOCLK2_SETMASK (((1<<HW_USBPHYPLL_PLLVCOCLK2_WIDTH)-1)<<HW_USBPHYPLL_PLLVCOCLK2_BITPOS)
                            20219 ; 221  |#define HW_USBPHYPLL_PLLVCOCLK24_SETMASK (((1<<HW_USBPHYPLL_PLLVCOCLK24_WIDTH)-1)<<HW_USBPHYPLL_PLLVCOCLK24_BITPOS)
                            20220 ; 222  |#define HW_USBPHYPLL_PLLCPNSEL_SETMASK (((1<<HW_USBPHYPLL_PLLCPNSEL_WIDTH)-1)<<HW_USBPHYPLL_PLLCPNSEL_BITPOS)
                            20221 ; 223  |#define HW_USBPHYPLL_PLLCLKDIVSEL_SETMASK (((1<<HW_USBPHYPLL_PLLCLKDIVSEL_WIDTH)-1)<<HW_USBPHYPLL_PLLCLKDIVSEL_BITPOS)
                            20222 ; 224  |#define HW_USBPHYPLL_PLLPFDRST_SETMASK (((1<<HW_USBPHYPLL_PLLPFDRST_WIDTH)-1)<<HW_USBPHYPLL_PLLPFDRST_BITPOS)
                            20223 ; 225  |#define HW_USBPHYPLL_PLLCPSHORTLFR_SETMASK (((1<<HW_USBPHYPLL_PLLCPSHORTLFR_WIDTH)-1)<<HW_USBPHYPLL_PLLCPSHORTLFR_BITPOS)
                            20224 ; 226  |#define HW_USBPHYPLL_PLLVCOKSTART_SETMASK (((1<<HW_USBPHYPLL_PLLVCOKSTART_WIDTH)-1)<<HW_USBPHYPLL_PLLVCOKSTART_BITPOS)
                            20225 ; 227  |#define HW_USBPHYPLL_PLLCLKDIVRSTZ_SETMASK (((1<<HW_USBPHYPLL_PLLCLKDIVRSTZ_WIDTH)-1)<<HW_USBPHYPLL_PLLCLKDIVRSTZ_BITPOS)
                            20226 ; 228  |
                            20227 ; 229  |#define HW_USBPHYPLL_PLLV2ISEL_CLRMASK (~(WORD)HW_USBPHYPLL_PLLV2ISEL_SETMASK)
                            20228 ; 230  |#define HW_USBPHYPLL_PLLCPDBLIP_CLRMASK (~(WORD)HW_USBPHYPLL_PLLCPDBLIP_SETMASK)
                            20229 ; 231  |#define HW_USBPHYPLL_PLLVCOCLK2_CLRMASK (~(WORD)HW_USBPHYPLL_PLLVCOCLK2_SETMASK)
                            20230 ; 232  |#define HW_USBPHYPLL_PLLVCOCLK24_CLRMASK (~(WORD)HW_USBPHYPLL_PLLVCOCLK24_SETMASK)
                            20231 ; 233  |#define HW_USBPHYPLL_PLLCPNSEL_CLRMASK (~(WORD)HW_USBPHYPLL_PLLCPNSEL_SETMASK)
                            20232 ; 234  |#define HW_USBPHYPLL_PLLCLKDIVSEL_CLRMASK (~(WORD)HW_USBPHYPLL_PLLCLKDIVSEL_SETMASK)
                            20233 ; 235  |#define HW_USBPHYPLL_PLLPFDRST_CLRMASK (~(WORD)HW_USBPHYPLL_PLLPFDRST_SETMASK)
                            20234 ; 236  |#define HW_USBPHYPLL_PLLCPSHORTLFR_CLRMASK (~(WORD)HW_USBPHYPLL_PLLCPSHORTLFR_SETMASK)
                            20235 ; 237  |#define HW_USBPHYPLL_PLLVCOKSTART_CLRMASK (~(WORD)HW_USBPHYPLL_PLLVCOKSTART_SETMASK)
                            20236 ; 238  |#define HW_USBPHYPLL_PLLCLKDIVRSTZ_CLRMASK (~(WORD)HW_USBPHYPLL_PLLCLKDIVRSTZ_SETMASK)
                            20237 ; 239  |
                            20238 ; 240  |typedef union               
                            20239 ; 241  |{
                            20240 ; 242  |    struct {
                            20241 ; 243  |        int PLLV2ISEL        :4;
                            20242 ; 244  |        int RSVD0            :1;
                            20243 ; 245  |        int PLLCPDBLIP       :1;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  81

M:ADDR CODE           CYCLES LINE SOURCELINE
                            20244 ; 246  |        int PLLVCOCLK2       :1;
                            20245 ; 247  |        int PLLVCOCLK24      :1;
                            20246 ; 248  |        int PLLCPNSEL        :4;
                            20247 ; 249  |        int PLLCLKDIVSEL     :4;
                            20248 ; 250  |        int RSVD1            :4;
                            20249 ; 251  |        int PLLPFDRST        :1;
                            20250 ; 252  |        int PLLCPSHORTLFR    :1;
                            20251 ; 253  |        int PLLVCOKSTART     :1;
                            20252 ; 254  |        int PLLCLKDIVRSTZ    :1;
                            20253 ; 255  |    } B;
                            20254 ; 256  |    int I;
                            20255 ; 257  |} usbphypll_type;
                            20256 ; 258  |#define HW_USBPHYPLL      (*(volatile usbphypll_type _X*) (HW_USBPHY_BASEADDR+2))    
                            20257 ; 259  |
                            20258 ; 260  |/////////////////////////////////////////////////////////////////////////////////
                            20259 ; 261  |//  USB PHY PLL register (HW_USBPHYRX) Bit Definitions
                            20260 ; 262  |#define HW_USBRX_ENVADJ_BITPOS (0)
                            20261 ; 263  |#define HW_USBRX_DISCONADJ_BITPOS (4)
                            20262 ; 264  |#define HW_USBRX_DEBUGMODE_BITPOS (8)
                            20263 ; 265  |#define HW_USBRX_PLLLKTIMECTL_BITPOS (12)
                            20264 ; 266  |#define HW_USBRX_PLLCKDIVCTL_BITPOS (16)
                            20265 ; 267  |#define HW_USBRX_HOSTMODETEST_BITPOS (20)
                            20266 ; 268  |#define HW_USBRX_FSCKSOURCESEL_BITPOS (21)
                            20267 ; 269  |#define HW_USBRX_REGRXDBYPASS_BITPOS (22)
                            20268 ; 270  |#define HW_USBRX_PLLLOCKED_BITPOS (23)
                            20269 ; 271  |
                            20270 ; 272  |#define HW_USBRX_ENVADJ_WIDTH (4)
                            20271 ; 273  |#define HW_USBRX_DISCONADJ_WIDTH (4)
                            20272 ; 274  |#define HW_USBRX_DEBUGMODE_WIDTH (4)
                            20273 ; 275  |#define HW_USBRX_PLLLKTIMECTL_WIDTH (4)
                            20274 ; 276  |#define HW_USBRX_PLLCKDIVCTL_WIDTH (4)
                            20275 ; 277  |#define HW_USBRX_HOSTMODETEST_WIDTH (1)
                            20276 ; 278  |#define HW_USBRX_FSCKSOURCESEL_WIDTH (1)
                            20277 ; 279  |#define HW_USBRX_REGRXDBYPASS_WIDTH (1)
                            20278 ; 280  |#define HW_USBRX_PLLLOCKED_WIDTH (1)
                            20279 ; 281  |
                            20280 ; 282  |#define HW_USBRX_ENVADJ_SETMASK (((1<<HW_USBRX_ENVADJ_WIDTH)-1)<<HW_USBRX_ENVADJ_BITPOS)
                            20281 ; 283  |#define HW_USBRX_DISCONADJ_SETMASK (((1<<HW_USBRX_DISCONADJ_WIDTH)-1)<<HW_USBRX_DISCONADJ_BITPOS)
                            20282 ; 284  |#define HW_USBRX_DEBUGMODE_SETMASK (((1<<HW_USBRX_DEBUGMODE_WIDTH)-1)<<HW_USBRX_DEBUGMODE_BITPOS)
                            20283 ; 285  |#define HW_USBRX_PLLLKTIMECTL_SETMASK (((1<<HW_USBRX_PLLLKTIMECTL_WIDTH)-1)<<HW_USBRX_PLLLKTIMECTL_BITPOS)
                            20284 ; 286  |#define HW_USBRX_PLLCKDIVCTL_SETMASK (((1<<HW_USBRX_PLLCKDIVCTL_WIDTH)-1)<<HW_USBRX_PLLCKDIVCTL_BITPOS)
                            20285 ; 287  |// 480 MHz PLL is divided by named number here. Setmask divider field nibble of 7 gives actual divider of 8 and so on. (8 gives 9, 9 gives 10)
                            20286 ; 288  |//              480Mhz/7 =68.57Mhz
                            20287 ; 289  |#define HW_USBPHYRX_PLLDIV_BY_7 0x060000
                            20288 ; 290  |
                            20289 ; 291  |//              480Mhz/8 ~60Mhz
                            20290 ; 292  |#define HW_USBPHYRX_PLLDIV_BY_8 0x070000
                            20291 ; 293  |
                            20292 ; 294  |//              480Mhz/9 =53.3Mhz
                            20293 ; 295  |#define HW_USBPHYRX_PLLDIV_BY_9 0x080000
                            20294 ; 296  |
                            20295 ; 297  |//              480Mhz/10 =48Mhz
                            20296 ; 298  |#define HW_USBPHYRX_PLLDIV_BY_10 0x090000
                            20297 ; 299  |
                            20298 ; 300  |
                            20299 ; 301  |#define HW_USBRX_HOSTMODETEST_SETMASK (((1<<HW_USBRX_HOSTMODETEST_WIDTH)-1)<<HW_USBRX_HOSTMODETEST_BITPOS)
                            20300 ; 302  |#define HW_USBRX_FSCKSOURCESEL_SETMASK (((1<<HW_USBRX_FSCKSOURCESEL_WIDTH)-1)<<HW_USBRX_FSCKSOURCESEL_BITPOS)
                            20301 ; 303  |#define HW_USBRX_REGRXDBYPASS_SETMASK (((1<<HW_USBRX_REGRXDBYPASS_WIDTH)-1)<<HW_USBRX_REGRXDBYPASS_BITPOS)
                            20302 ; 304  |#define HW_USBRX_PLLLOCKED_SETMASK (((1<<HW_USBRX_PLLLOCKED_WIDTH)-1)<<HW_USBRX_PLLLOCKED_BITPOS)
                            20303 ; 305  |
                            20304 ; 306  |#define HW_USBRX_ENVADJ_CLRMASK (~(WORD)HW_USBRX_ENVADJ_SETMASK)
                            20305 ; 307  |#define HW_USBRX_DISCONADJ_CLRMASK (~(WORD)HW_USBRX_DISCONADJ_SETMASK)
                            20306 ; 308  |#define HW_USBRX_DEBUGMODE_CLRMASK (~(WORD)HW_USBRX_DEBUGMODE_SETMASK)
                            20307 ; 309  |#define HW_USBRX_PLLLKTIMECTL_CLRMASK (~(WORD)HW_USBRX_PLLLKTIMECTL_SETMASK)
                            20308 ; 310  |#define HW_USBRX_PLLCKDIVCTL_CLRMASK (~(WORD)HW_USBRX_PLLCKDIVCTL_SETMASK)
                            20309 ; 311  |#define HW_USBRX_HOSTMODETEST_CLRMASK (~(WORD)HW_USBRX_HOSTMODETEST_SETMASK)
                            20310 ; 312  |#define HW_USBRX_FSCKSOURCESEL_CLRMASK (~(WORD)HW_USBRX_FSCKSOURCESEL_SETMASK)
                            20311 ; 313  |#define HW_USBRX_REGRXDBYPASS_CLRMASK (~(WORD)HW_USBRX_REGRXDBYPASS_SETMASK)
                            20312 ; 314  |#define HW_USBRX_PLLLOCKED_CLRMASK (~(WORD)HW_USBRX_PLLLOCKED_SETMASK)
                            20313 ; 315  |
                            20314 ; 316  |typedef union               
                            20315 ; 317  |{
                            20316 ; 318  |    struct {
                            20317 ; 319  |     int ENVADJ               :4;
                            20318 ; 320  |     int DISCONADJ            :4;
                            20319 ; 321  |     int DEBUGMODE            :4;
                            20320 ; 322  |     int PLLLKTIMECTL         :4;
                            20321 ; 323  |     int PLLCKDIVCTL          :4;
                            20322 ; 324  |     int HOSTMODETEST         :1;
                            20323 ; 325  |     int FSCKSOURCESEL        :1;
                            20324 ; 326  |     int REGRXDBYPASS         :1;
                            20325 ; 327  |     int PLLLOCKED            :1;
                            20326 ; 328  |    } B;
                            20327 ; 329  |    int I;
                            20328 ; 330  |} usbphyrx_type;
                            20329 ; 331  |#define HW_USBPHYRX      (*(volatile usbphyrx_type _X*) (HW_USBPHY_BASEADDR+3))    
                            20330 ; 332  |
                            20331 ; 333  |#endif
                            20332 ; 334  |
                            20333 
                            20335 
                            20336 ; 38   |
                            20337 ; 39   |
                            20338 ; 40   |#endif // if (!@def(hwequ))
                            20339 ; 41   |
                            20340 
                            20342 
                            20343 ; 12   |#else 
                            20344 ; 13   |//include "regscodec.inc"
                            20345 ; 14   |#endif
                            20346 ; 15   |
                            20347 ; 16   |//////////////////////////////////////////////////////////////////////////////////
                            20348 ; 17   |// Uncomment next define to allow player boot if you have stfm1000 macro enabled (defaults ON) & 
                            20349 ; 18   |// your board crystal is not able to output nominal voltage range. Used in player main.asm. STMP00012148
                            20350 ; 19   |// Defining this will result in lower battery life (price of using a lower quality crystal). 
                            20351 ; 20   |// Those that want to save battery life and have good crystals that meet our HW team's specs can 
                            20352 ; 21   |// comment out this line to reduce crystal bias current and so battery current in player mode.  
                            20353 ; 22   |#define SUPPORT_MARGINAL_XTALS 1
                            20354 ; 23   |
                            20355 ; 24   |/////////////////////////////////////////////////////////////////////////////////
                            20356 ; 25   |// BOOT SPEED CONFIG & ASSOCIATED BATTERY VOLTAGE CHECK ENABLE
                            20357 ; 26   |/////////////////////////////////////////////////////////////////////////////////
                            20358 ; 27   |// Users can enable one of ATTEMPT_FAST_BOOT or FASTEST boot or neither project define below by defining
                            20359 ; 28   |// values as 0 or 1, else it defaults to the boot speed used in previous SDKs.
                            20360 ; 29   |#define ATTEMPT_FAST_BOOT 1
                            20361 ; 30   |#define ATTEMPT_FASTEST_BOOT 0   
                            20362 ; 31   |// Changing this define to 0 removes Vbat threshholding & unconditionally gives fast boot config above- 
                            20363 ; 32   |// disabling this check is suggested for profiling if you want to try to tweak down threshholds by maybe 50mV.
                            20364 ; 33   |// Also the tests should clear the fast boot config defines to link & boot at normal speed.
                            20365 ; 34   |#define SPEED_BOOT_BATTERY_CHECK 1
                            20366 ; 35   |
                            20367 ; 36   |/////////////////////////////////////////////////////////////////////////////////
                            20368 ; 37   |// MEDIA DEFINITIONS
                            20369 ; 38   |/////////////////////////////////////////////////////////////////////////////////
                            20370 ; 39   |
                            20371 ; 40   |/////////////////////////////////////////////////////////////////////////////////
                            20372 ; 41   |// MNAND - Number of chips forming the internal physical device (i.e. # of NANDs)
                            20373 ; 42   |#if defined(NAND1)
                            20374 ; 43   |#define SM_INTERNAL_CHIPS 1
                            20375 ; 44   |#else 
                            20376 ; 45   |#if defined(NAND2)
                            20377 ; 46   |#define SM_INTERNAL_CHIPS 2
                            20378 ; 47   |#else 
                            20379 ; 48   |#if defined(NAND3)
                            20380 ; 49   |#define SM_INTERNAL_CHIPS 3
                            20381 ; 50   |#else 
                            20382 ; 51   |#if defined(NAND4)
                            20383 ; 52   |#define SM_INTERNAL_CHIPS 4
                            20384 ; 53   |#else 
                            20385 ; 54   |#define SM_INTERNAL_CHIPS 1
                            20386 ; 55   |#endif
                            20387 ; 56   |#endif
                            20388 ; 57   |#endif
                            20389 ; 58   |#endif
                            20390 ; 59   |
                            20391 ; 60   |/////////////////////////////////////////////////////////////////////////////////
                            20392 ; 61   |// If SMARTMEDIA_DETECT_ACTIVE_HIGH is defined:
                            20393 ; 62   |//   SmartMedia will be detected as inserted if the GPIO pin reads 1 and removed if it reads 0.  
                            20394 ; 63   |// If SMARTMEDIA_DETECT_ACTIVE_HIGH is not defined ** comment out next line **
                            20395 ; 64   |//   SmartMedia will be detected as inserted if the GPIO pin reads 0 and removed if it reads 1.
                            20396 ; 65   |//*** comment out if active high ****
                            20397 ; 66   |//SMARTMEDIA_DETECT_ACTIVE_HIGH  equ     1
                            20398 ; 67   |
                            20399 ; 68   |#if defined(SMEDIA)
                            20400 ; 69   |#define NUM_REMOVABLE_MEDIA 1
                            20401 ; 70   |#define NUM_SM_EXTERNAL 1
                            20402 ; 71   |#define MMC_MAX_PHYSICAL_DEVICES 0
                            20403 ; 72   |#define SM_MAX_LOGICAL_DEVICES 2
                            20404 ; 73   |#else 
                            20405 ; 74   |#if defined(MMC)
                            20406 ; 75   |#define NUM_REMOVABLE_MEDIA 1
                            20407 ; 76   |#define NUM_SM_EXTERNAL 0
                            20408 ; 77   |#define MMC_MAX_PHYSICAL_DEVICES 1
                            20409 ; 78   |#define SM_MAX_LOGICAL_DEVICES 1
                            20410 ; 79   |#else 
                            20411 ; 80   |#define NUM_REMOVABLE_MEDIA 0
                            20412 ; 81   |#define NUM_SM_EXTERNAL 0
                            20413 ; 82   |#define MMC_MAX_PHYSICAL_DEVICES 0
                            20414 ; 83   |#define SM_MAX_LOGICAL_DEVICES 1
                            20415 ; 84   |#endif
                            20416 ; 85   |#endif
                            20417 ; 86   |
                            20418 ; 87   |/////////////////////////////////////////////////////////////////////////////////
                            20419 ; 88   |// Mass Storage Class definitions
                            20420 ; 89   |/////////////////////////////////////////////////////////////////////////////////
                            20421 ; 90   |// Set to 0 if Composite Device build is desired.    
                            20422 ; 91   |#define MULTI_LUN_BUILD 1   
                            20423 ; 92   |
                            20424 ; 93   |////////////////////////////////////////////////////////////////////////////////
                            20425 ; 94   |//  SCSI
                            20426 ; 95   |#if (MULTI_LUN_BUILD==0)
                            20427 ; 96   |  #if (NUM_REMOVABLE_MEDIA == 1)
                            20428 ; 97   |    #define SCSI_NUM_TARGETS                        2
                            20429 ; 98   |    #define SCSI_DEVICE_NUM_LUNS_DEV_0              1
                            20430 ; 99   |    #define SCSI_DEVICE_NUM_LUNS_DEV_1              1
                            20431 ; 100  |  #else
                            20432 ; 101  |    #define SCSI_NUM_TARGETS                        1
                            20433 ; 102  |    #define SCSI_DEVICE_NUM_LUNS_DEV_0              1
                            20434 ; 103  |  #endif
                            20435 ; 104  |#else
                            20436 ; 105  |    #define SCSI_NUM_TARGETS                        1
                            20437 ; 106  |  #if (NUM_REMOVABLE_MEDIA == 1)
                            20438 ; 107  |    #define SCSI_DEVICE_NUM_LUNS_DEV_0              2
                            20439 ; 108  |  #else
                            20440 ; 109  |    #define SCSI_DEVICE_NUM_LUNS_DEV_0              1  
                            20441 ; 110  |  #endif
                            20442 ; 111  |#endif
                            20443 ; 112  |
                            20444 ; 113  |
                            20445 ; 114  |#define USBMSC_NUM_DEVICES                      SCSI_NUM_TARGETS
                            20446 ; 115  |
                            20447 ; 116  |
                            20448 ; 117  |////////////////////////////////////////////////////////////////////////////////
                            20449 ; 118  |// Define number of logical medias and drives for three builds (MTP, USBMSC, and Player)
                            20450 ; 119  |////////////////////////////////////////////////////////////////////////////////
                            20451 ; 120  |#ifdef MMC
                            20452 ; 121  |#ifdef MTP_BUILD
                            20453 ; 122  |// --------------------
                            20454 ; 123  |// MTP and MMC
                            20455 ; 124  |// --------------------
                            20456 ; 125  |#define NUM_LOGICAL_MEDIA       2
                            20457 ; 126  |#define NUM_LOGICAL_DRIVES      8
                            20458 ; 127  |#else  // ifndef MTP_BUILD
                            20459 ; 128  |#ifdef STMP_BUILD_PLAYER
                            20460 ; 129  |// --------------------
                            20461 ; 130  |// Player and MMC
                            20462 ; 131  |// --------------------
                            20463 ; 132  |#else
                            20464 ; 133  |// --------------------
                            20465 ; 134  |// USBMSC and MMC
                            20466 ; 135  |// --------------------
                            20467 ; 136  |#define NUM_LOGICAL_MEDIA       3
                            20468 ; 137  |#define NUM_LOGICAL_DRIVES      8
                            20469 ; 138  |#endif // ifdef STMP_BUILD_PLAYER
                            20470 ; 139  |#endif // ifdef MTP_BUILD
                            20471 ; 140  |#else  // ifndef MMC
                            20472 ; 141  |#ifdef MTP_BUILD
                            20473 ; 142  |// --------------------
                            20474 ; 143  |// MTP and NAND only
                            20475 ; 144  |// --------------------
                            20476 ; 145  |#define NUM_LOGICAL_MEDIA       1
                            20477 ; 146  |#define NUM_LOGICAL_DRIVES      7
                            20478 ; 147  |#else  // ifndef MTP_BUILD
                            20479 ; 148  |#ifdef STMP_BUILD_PLAYER
                            20480 ; 149  |// --------------------
                            20481 ; 150  |// Player and NAND only
                            20482 ; 151  |// --------------------
                            20483 ; 152  |#else
                            20484 ; 153  |// --------------------
                            20485 ; 154  |// USBMSC and NAND only
                            20486 ; 155  |// --------------------
                            20487 ; 156  |#define NUM_LOGICAL_MEDIA       2
                            20488 ; 157  |#define NUM_LOGICAL_DRIVES      7
                            20489 ; 158  |#endif // ifdef STMP_BUILD_PLAYER
                            20490 ; 159  |#endif // ifdef MTP_BUILD
                            20491 ; 160  |#endif // ifdef MMC 
                            20492 ; 161  |
                            20493 ; 162  |// If we are in an MTP build then we don't use as many transfers buffers.
                            20494 ; 163  |#if (defined(MTP_BUILD))
                            20495 ; 164  |#define MAX_USB_TRANSFERS_QUEUED 16
                            20496 ; 165  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  82

M:ADDR CODE           CYCLES LINE SOURCELINE
                            20497 ; 166  |////!
                            20498 ; 167  |////! This varible holds the watchdog count for the store flush.
                            20499 ; 168  |////!
                            20500 ; 169  |///
                            20501 ; 170  |#include <types.h>
                            20502 ; 171  |extern volatile INT g_StoreWatchDogCount;
                            20503 ; 172  |extern const INT g_StoreWatchDogTimeout;
                            20504 ; 173  |#endif
                            20505 ; 174  |
                            20506 ; 175  |////////////////////////////////////////////////////////////////////////////////
                            20507 ; 176  |// These are needed here for Mass Storage Class
                            20508 ; 177  |// Needs to be cleaned up
                            20509 ; 178  |////////////////////////////////////////////////////////////////////////////////
                            20510 ; 179  |#if (!defined(STMP_BUILD_PLAYER))
                            20511 ; 180  |#define SCRATCH_USER_Y_SIZE 512
                            20512 ; 181  |#define SCRATCH_USER_X_SIZE 512
                            20513 ; 182  |
                            20514 ; 183  |#define BROWNOUT_LEVEL1_DETECTED                0x000001
                            20515 ; 184  |
                            20516 ; 185  |#endif
                            20517 ; 186  |
                            20518 ; 187  |
                            20519 ; 188  |/////////////////////////////////////////////////////////////////////////////////
                            20520 ; 189  |// SmartMedia/NAND defs
                            20521 ; 190  |#define SM_MAX_PHYSICAL_DEVICES SM_INTERNAL_CHIPS+NUM_SM_EXTERNAL
                            20522 ; 191  |#define SM_REMOVABLE_DEVICE_NUM SM_INTERNAL_CHIPS
                            20523 ; 192  |
                            20524 ; 193  |/////////////////////////////////////////////////////////////////////////////////
                            20525 ; 194  |// Sysloadresources defs
                            20526 ; 195  |#define SM_MAX_RESOURCE_DEVICES SM_INTERNAL_CHIPS+NUM_SM_EXTERNAL
                            20527 ; 196  |
                            20528 ; 197  |/////////////////////////////////////////////////////////////////////////////////
                            20529 ; 198  |// MMC defs
                            20530 ; 199  |#define MMC_MAX_PARTITIONS 1
                            20531 ; 200  |#define MMC_MAX_LOGICAL_DEVICES MMC_MAX_PHYSICAL_DEVICES*MMC_MAX_PARTITIONS
                            20532 ; 201  |
                            20533 ; 202  |/////////////////////////////////////////////////////////////////////////////////
                            20534 ; 203  |// SPI defs
                            20535 ; 204  |#define SPI_MAX_DEVICES MMC_MAX_PHYSICAL_DEVICES
                            20536 ; 205  |
                            20537 ; 206  |/////////////////////////////////////////////////////////////////////////////////
                            20538 ; 207  |// Global media defs
                            20539 ; 208  |#define MAX_PHYSICAL_DEVICES SM_MAX_PHYSICAL_DEVICES+MMC_MAX_PHYSICAL_DEVICES
                            20540 ; 209  |#define MAX_LOGICAL_DEVICES SM_MAX_LOGICAL_DEVICES+MMC_MAX_LOGICAL_DEVICES
                            20541 ; 210  |
                            20542 ; 211  |/////////////////////////////////////////////////////////////////////////////////
                            20543 ; 212  |// DO NOT CHANGE THESE!!!
                            20544 ; 213  |#define SM_MAX_PARTITIONS 4
                            20545 ; 214  |#define MAX_HANDLES 2
                            20546 ; 215  |/////////////////////////////////////////////////////////////////////////////////
                            20547 ; 216  |
                            20548 ; 217  |
                            20549 ; 218  |/////////////////////////////////////////////////////////////////////////////////
                            20550 ; 219  |// Battery LRADC Values 
                            20551 ; 220  |/////////////////////////////////////////////////////////////////////////////////
                            20552 ; 221  |// brownout trip point in mV (moved by RS)
                            20553 ; 222  |// BATT_SAFETY_MARGIN:  percentage value used by:
                            20554 ; 223  |//   * SysSaveSettings to determine if enough power is left to attempt a settings save. 
                            20555 ; 224  |//   * Recorder to conditionally prevent the start or continuation of 
                            20556 ; 225  |//     audio recording to media.
                            20557 ; 226  |#define BATT_SAFETY_MARGIN 10
                            20558 ; 227  |
                            20559 ; 228  |//; player resource drive refresh allowed only when battery usable % is above this value. 
                            20560 ; 229  |//; 50% of usable range [0.9V to 1.5V] is around 1.2V This is the safe target alkaline voltage to do a refresh.
                            20561 ; 230  |//; LIION will also require 50% which will work but that could be changed in the future. 
                            20562 ; 231  |//RESOURCE_REFRESH_MIN_BATT_PCT equ 50
                            20563 ; 232  |
                            20564 ; 233  |// stmp00005071 adds these for mp3 encode stability at low battery per battery type & mmc presence.
                            20565 ; 234  |
                            20566 ; 235  |//// Vbat threshholds empirically tuned by profiling max bat current for 3 HW cases: 
                            20567 ; 236  |//// 1 GigaByte MMC, NAND flash only, & LiIon Buck mode. See voicemenu pre-encode Vbat check.
                            20568 ; 237  |#if (!defined(CLCD))
                            20569 ; 238  |#define MP3_ENC_MMC_MIN_V_BAT_MV 1100
                            20570 ; 239  |#define MP3_ENC_NANDONLY_MIN_V_BAT_MV 1000
                            20571 ; 240  |#else 
                            20572 ; 241  |#define MP3_ENC_MMC_MIN_V_BAT_MV 1250
                            20573 ; 242  |#define MP3_ENC_NANDONLY_MIN_V_BAT_MV 1150
                            20574 ; 243  |#endif
                            20575 ; 244  |#define MP3_ENC_BUCKMODE_MIN_V_BAT_MV 3300
                            20576 ; 245  |
                            20577 ; 246  |// These Vbat use-range-percentages are derived to correspond with target battery 
                            20578 ; 247  |// voltages of 1.10V for MMC, 1.0V for nand only (alkaline or nimh), and 3.3V for any LiIon.
                            20579 ; 248  |// See mp3 encoder overlay.
                            20580 ; 249  |#define MP3_ENC_MMC_MIN_V_BAT_RANGE_PCT 33
                            20581 ; 250  |#define MP3_ENC_NANDONLY_MIN_V_BAT_RANGE_PCT 17
                            20582 ; 251  |#define MP3_ENC_BUCKMODE_MIN_V_BAT_RANGE_PCT 25
                            20583 ; 252  |
                            20584 ; 253  |/////////////////////////////////////////////////////////////////////////////////
                            20585 ; 254  |// Voice recording filenames
                            20586 ; 255  |// number of digits in filename Vxxx.wav
                            20587 ; 256  |/////////////////////////////////////////////////////////////////////////////////
                            20588 ; 257  |#define DIGITS_IN_VOICE_FILENAME 3   
                            20589 ; 258  |
                            20590 ; 259  |/////////////////////////////////////////////////////////////////////////////////
                            20591 ; 260  |// Mic Bias: Set this enable to 1 to internally generate mic bias voltage. 
                            20592 ; 261  |// Also below, must configure internal resistor value and pin to use for DC bias. 
                            20593 ; 262  |// Can set to 0 to disable internally generated mic bias voltage at pin lradc1/2.
                            20594 ; 263  |#if defined(DEVICE_3500)
                            20595 ; 264  |#define ENABLE_INTERNALLY_GENERATED_MICBIAS 1 
                            20596 ; 265  |// MIC BIAS circuit source selection: use Low Resolution ADC pin 2 or 1 to bias mic. 
                            20597 ; 266  |// Per your layout: select LRADC 2 or 1 below 
                            20598 ; 267  |//   (pin LRADC 2 for 35xx cpu card revB, LRADC 1 for 35xx cpu card revC, ref schematics, & demo player)
                            20599 ; 268  |#define LRADC_NUM_FOR_MIC_BIAS 1 
                            20600 ; 269  |// Sets internal mic bias R to value 2, 4, or 8 (in kOhms).
                            20601 ; 270  |#define MICBIAS_CONFIGURED_RESISTOR_KOHMS 8
                            20602 ; 271  |
                            20603 ; 272  |// Allows mic bias to settle before sampling. This delay currently unused. For rec btn when bias not yet ready.
                            20604 ; 273  |#define REC_BTN_INTERNAL_MIC_BIAS_SETTLING_DELAY_MS 400 
                            20605 ; 274  |// Option always keeps bias enabled after mainmenu init. This allows for start pop prevention if you use rec button from outside voice menu.
                            20606 ; 275  |// This selection costs 1 mWatt but gains the desired low record button to sampling latency in the record-from-music-menu use-case.
                            20607 ; 276  |#define KEEP_MIC_BIAS_ENABLED 0
                            20608 ; 277  |
                            20609 ; 278  |#else 
                            20610 ; 279  |// STMP3410
                            20611 ; 280  |#define ENABLE_INTERNALLY_GENERATED_MICBIAS 0
                            20612 ; 281  |#define LRADC_NUM_FOR_MIC_BIAS 1 
                            20613 ; 282  |#define MICBIAS_CONFIGURED_RESISTOR_KOHMS 2
                            20614 ; 283  |#endif
                            20615 ; 284  |
                            20616 ; 285  |/////////////////////////////////////////////////////////////////////////////////
                            20617 ; 286  |// Number of available soft timers
                            20618 ; 287  |/////////////////////////////////////////////////////////////////////////////////
                            20619 ; 288  |#if defined(SYNC_LYRICS)
                            20620 ; 289  |#define SOFT_TIMERS 10
                            20621 ; 290  |#else 
                            20622 ; 291  |#if defined(JPEG_DECODER)
                            20623 ; 292  |#define SOFT_TIMERS 10
                            20624 ; 293  |#else 
                            20625 ; 294  |#define SOFT_TIMERS 9
                            20626 ; 295  |#endif
                            20627 ; 296  |#endif
                            20628 ; 297  |
                            20629 ; 298  |/////////////////////////////////////////////////////////////////////////////////
                            20630 ; 299  |//  sizes
                            20631 ; 300  |/////////////////////////////////////////////////////////////////////////////////
                            20632 ; 301  |#if defined(MMC)
                            20633 ; 302  |#if defined(USE_PLAYLIST5)
                            20634 ; 303  |#define MENU_STACK_SIZE 1500
                            20635 ; 304  |#else 
                            20636 ; 305  |#define MENU_STACK_SIZE 1250
                            20637 ; 306  |#endif //if @def('USE_PLAYLIST5')
                            20638 ; 307  |#else 
                            20639 ; 308  |#if defined(USE_PLAYLIST5)
                            20640 ; 309  |#define MENU_STACK_SIZE 1500
                            20641 ; 310  |#else 
                            20642 ; 311  |#define MENU_STACK_SIZE 1250
                            20643 ; 312  |#endif //if @def('USE_PLAYLIST5')
                            20644 ; 313  |#endif //if @def('MMC')
                            20645 ; 314  |
                            20646 ; 315  |// NOTE: SDK2.6 USED 550 FOR NEXT LINE, BUT SDK3.0BETA USED 750. Should it be ifdef MTP 750 else 550 for other builds? TOVERIFY. MYALLOC
                            20647 ; 316  |// 
                            20648 ; 317  |#define STACK_L1_SIZE 750
                            20649 ; 318  |#define STACK_L2_SIZE 100
                            20650 ; 319  |#define STACK_L3_SIZE 160
                            20651 ; 320  |
                            20652 ; 321  |// If we are in MTP mode the overlay task stack can shrink.
                            20653 ; 322  |// TODO shrink this stack for MTP, I will leave it at 500 until we verify that it 
                            20654 ; 323  |// is ok with switching code.
                            20655 ; 324  |#if defined(MTP_BUILD)
                            20656 ; 325  |#define OVERLAY_MANAGER_STACK_SIZE 300
                            20657 ; 326  |#endif
                            20658 ; 327  |
                            20659 ; 328  |/////////////////////////////////////////////////////////////////////////////////
                            20660 ; 329  |// maximum number of nested funclets 
                            20661 ; 330  |/////////////////////////////////////////////////////////////////////////////////
                            20662 ; 331  |#define MAX_NESTED_FUNCLET 6 
                            20663 ; 332  |
                            20664 ; 333  |/////////////////////////////////////////////////////////////////////////////////
                            20665 ; 334  |//    LCD DEFINITIONS
                            20666 ; 335  |/////////////////////////////////////////////////////////////////////////////////
                            20667 ; 336  |
                            20668 ; 337  |#define SPACE_CHAR 0x000020          
                            20669 ; 338  |#define ZERO_CHAR 0x000030
                            20670 ; 339  |#define COLON_CHAR 0x00003A
                            20671 ; 340  |#define PERIOD_CHAR 0x00002E
                            20672 ; 341  |
                            20673 ; 342  |#if (defined(S6B33B0A_LCD))
                            20674 ; 343  |#define LCD_X_SIZE 128
                            20675 ; 344  |#define LCD_Y_SIZE 159
                            20676 ; 345  |#endif
                            20677 ; 346  |
                            20678 ; 347  |#if (defined(SED15XX_LCD))
                            20679 ; 348  |#define LCD_X_SIZE 128
                            20680 ; 349  |#define LCD_Y_SIZE 64
                            20681 ; 350  |#endif
                            20682 ; 351  |
                            20683 ; 352  |
                            20684 ; 353  |//////////////////////////////////////////////////////////////////////////////////
                            20685 ; 354  |//   Details on Customizing Contrast
                            20686 ; 355  |/////////////////////////////////////////////////////////////////////////////////
                            20687 ; 356  |//   Max supported LCD range is 0 - 3F; however due to hardware/voltage differences
                            20688 ; 357  |//   the range of visibility is usually smaller than this.  It is important to 
                            20689 ; 358  |//   calibrate the visible range, because the contrast setting is saved.
                            20690 ; 359  |//   If the user shuts off the player while lcd is not visible, the player is useless
                            20691 ; 360  |//   unless the ezact sequence is remembered.
                            20692 ; 361  |//   To find out what range your player supports: 
                            20693 ; 362  |//   change these equs to full range or comment out (full range is default)
                            20694 ; 363  |//;;;;;;
                            20695 ; 364  |// uncomment the line below to build code that will provide raw contrast value
                            20696 ; 365  |// recommended calibration using player -- uncomment 
                            20697 ; 366  |//;;;;;;
                            20698 ; 367  |//CONTRAST_CALIBRATION    equ  1
                            20699 ; 368  |////////////////////////////
                            20700 ; 369  |#if (defined(DEMO_HW))
                            20701 ; 370  |// this is the setting for ET301 demos; Next 2 line have not been updated for new Shingyi LCD (June6'05)
                            20702 ; 371  |#define LCD_MAX_CONTRAST 0x32 
                            20703 ; 372  |#define LCD_MIN_CONTRAST 0x1E
                            20704 ; 373  |#else 
                            20705 ; 374  |
                            20706 ; 375  |#if (defined(S6B33B0A_LCD))
                            20707 ; 376  |#define LCD_MAX_CONTRAST 210
                            20708 ; 377  |#define LCD_MIN_CONTRAST 160    
                            20709 ; 378  |#endif
                            20710 ; 379  |
                            20711 ; 380  |#if (defined(SED15XX_LCD))
                            20712 ; 381  |// Next 3 line comment was for OLD shingyi LCD: (default LCD before sdk2.6)
                            20713 ; 382  |// Engineering board regs support range [17-37].
                            20714 ; 383  |//   Engineering board DC/DC support range [24-46]. 
                            20715 ; 384  |//   One default contrast range [24-42] works for both.
                            20716 ; 385  |// The 3 sets of contrast ranges below are updated for SDK2.6 to support either 
                            20717 ; 386  |// new or old ShingYih LCDs. "File" refers to \resource\shingyih\system_lcd_init_seq.src
                            20718 ; 387  |// 3/10/05 - Use one of the 2 next contrast ranges depending on which
                            20719 ; 388  |// ShingYih LCD you have.  See \resources\shingyi\readme.txt 
                            20720 ; 389  |// Optimal for NEW LCD with NEW file (SDK2.6 default)  
                            20721 ; 390  |// G098064-41 LCD module (present on engr board revH LCD card)
                            20722 ; 391  |
                            20723 ; 392  |#if (defined(NEWSHINGYIH))
                            20724 ; 393  |#define LCD_MAX_CONTRAST 250
                            20725 ; 394  |#define LCD_MIN_CONTRAST 0
                            20726 ; 395  |#else 
                            20727 ; 396  |//-----
                            20728 ; 397  |// Near optimal for OLD LCD with NEW file. 
                            20729 ; 398  |// NOT optimal for the new lcd but pretty good. So u may use this if u want 1 build for both LCDs.
                            20730 ; 399  |#define LCD_MAX_CONTRAST 250
                            20731 ; 400  |#define LCD_MIN_CONTRAST 0
                            20732 ; 401  |
                            20733 ; 402  |//=====
                            20734 ; 403  |// Optimal for OLD ShingYih LCD with OLD file (as sdk2.521)
                            20735 ; 404  |// Suggest going with default new init file & values above for your LCD instead of this historic ver.
                            20736 ; 405  |//LCD_MAX_CONTRAST equ 42
                            20737 ; 406  |//LCD_MIN_CONTRAST equ 24 
                            20738 ; 407  |
                            20739 ; 408  |#endif
                            20740 ; 409  |#endif
                            20741 ; 410  |
                            20742 ; 411  |#endif
                            20743 ; 412  |
                            20744 ; 413  |//////////////////////////////////////////////////////////////////////////////////
                            20745 ; 414  |// The default value of the lcd contrast in % of range
                            20746 ; 415  |//   the default value is used when no settings.dat is available
                            20747 ; 416  |//////////////////////////////////////////////////////////////////////////////////
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  83

M:ADDR CODE           CYCLES LINE SOURCELINE
                            20748 ; 417  |
                            20749 ; 418  |#if (defined(S6B33B0A_LCD))
                            20750 ; 419  |// 60% of range is default value
                            20751 ; 420  |#define DEFAULT_CONTRAST 50 
                            20752 ; 421  |#endif
                            20753 ; 422  |
                            20754 ; 423  |#if (defined(SED15XX_LCD))
                            20755 ; 424  |// % of range is default value (was 60%)
                            20756 ; 425  |#define DEFAULT_CONTRAST 50 
                            20757 ; 426  |#endif
                            20758 ; 427  |
                            20759 ; 428  |
                            20760 ; 429  |// percentage change per increment/decrement message (LCD_DEC_CONTRAST/LCD_INC_CONTRAST)
                            20761 ; 430  |// make lower when doing calibration
                            20762 ; 431  |#define LCD_STEPSIZE_CONTRAST 10  
                            20763 ; 432  |
                            20764 ; 433  |
                            20765 ; 434  |/////////////////////////////////////////////////////////////////////////////////
                            20766 ; 435  |// For FFWD and RWND
                            20767 ; 436  |/////////////////////////////////////////////////////////////////////////////////
                            20768 ; 437  |#define SECONDS_TO_SKIP 1
                            20769 ; 438  |#define SECONDS_TO_SKIP1 3
                            20770 ; 439  |#define SECONDS_TO_SKIP2 6
                            20771 ; 440  |// number of seconds to cause reset to begin of song for PREV push
                            20772 ; 441  |#define PREV_SONG_THRESHOLD 5  
                            20773 ; 442  |// number of 300 mSec periods before the numbers of seconds to skip increases
                            20774 ; 443  |#define FIRST_TIME_BOUNDARY 15 
                            20775 ; 444  |// number of 300 mSec periods before the numbers of seconds to skip increases
                            20776 ; 445  |#define SECOND_TIME_BOUNDARY 30 
                            20777 ; 446  |
                            20778 ; 447  |// For audible FFW/RWD
                            20779 ; 448  |#define SECONDS_TO_SKIP_FOR_3X_RATE 1
                            20780 ; 449  |#define SECONDS_TO_SKIP_FOR_60X_RATE 18
                            20781 ; 450  |#define SECONDS_TO_SKIP_FOR_600X_RATE 180
                            20782 ; 451  |#define SECONDS_TO_SKIP_FOR_1800X_RATE 540
                            20783 ; 452  |// number of 300 mSec periods before the numbers of seconds to skip increases
                            20784 ; 453  |#define LEVEL1_BOUNDARY 17 
                            20785 ; 454  |// number of 300 mSec periods before the numbers of seconds to skip increases
                            20786 ; 455  |#define LEVEL2_BOUNDARY 33 
                            20787 ; 456  |// number of 300 mSec periods before the numbers of seconds to skip increases
                            20788 ; 457  |#define LEVEL3_BOUNDARY 50 
                            20789 ; 458  |// Stmp00010296 Ticket #71685:  for song shorter than the min. skip size
                            20790 ; 459  |// if song_time < skip_size, bCurrentSongShort=>TRUE (ignore FWD/RWD commands)
                            20791 ; 460  |// Short Song Time, songs too short to play.
                            20792 ; 461  |#define SHORT_SONG_TIME SECONDS_TO_SKIP         
                            20793 ; 462  |
                            20794 ; 463  |/////////////////////////////////////////////////////////////////////////////////
                            20795 ; 464  |// MP3 Sync Values
                            20796 ; 465  |/////////////////////////////////////////////////////////////////////////////////
                            20797 ; 466  |// # bytes to look for sync before marking it bad
                            20798 ; 467  |#define MP3_SYNC_THRESHOLD 70000 
                            20799 ; 468  |// # bytes to look for sync before slowing decoder isr frequency (to let menus run)
                            20800 ; 469  |#define MP3_SYNC_THRESHOLD1 10000 
                            20801 ; 470  |// once we have sync'd, the isr should be called this frequently
                            20802 ; 471  |#define MP3_DECODERISR_FAST 7500  
                            20803 ; 472  |// if decoder is having difficulty syncing, switch isr to be called less frequently
                            20804 ; 473  |#define MP3_DECODERISR_SLOW 50000 
                            20805 ; 474  |
                            20806 ; 475  |
                            20807 ; 476  |/////////////////////////////////////////////////////////////////////////////////
                            20808 ; 477  |//// Multi-Stage Volume Control Definitions
                            20809 ; 478  |/////////////////////////////////////////////////////////////////////////////////
                            20810 ; 479  |//// Use Multi-Stage Volume
                            20811 ; 480  |#define MULTI_STAGE_VOLUME 0x1                  
                            20812 ; 481  |
                            20813 ; 482  |//// Master Volume definitions
                            20814 ; 483  |#define MIX_MSTR_MAX_VOL 0x0
                            20815 ; 484  |#define NUM_MSTR_ATT_STEPS (0x1F-MIX_MSTR_MAX_VOL)
                            20816 ; 485  |
                            20817 ; 486  |//// DAC-Mode definitions
                            20818 ; 487  |//// Adjusts 0dB point
                            20819 ; 488  |#define MIX_DAC_NOM_VOL 0x6                  
                            20820 ; 489  |#define MIX_DAC_MIN_VOL 0x1F
                            20821 ; 490  |// For minimum clipping: Set MIX_DAC_MAX_VOL below to match MIX_DAC_NOM_VOL value 2 lines above.
                            20822 ; 491  |// For additional gain (with possible clipping): Set MIX_DAC_MAX_VOL in range below. 
                            20823 ; 492  |//                                               Each integer below MIX_DAC_NOM_VOL provides 1.5 dB gain on Stmp34x0; 
                            20824 ; 493  |//                                               Max gain possible: 8 step diff would provide +12dB gain.   
                            20825 ; 494  |// range: [0 to MIX_DAC_NOM_VOL] (0 for loudest volume)
                            20826 ; 495  |#define MIX_DAC_MAX_VOL 0x0  
                            20827 ; 496  |
                            20828 ; 497  |#define NUM_DAC_ATT_STEPS (MIX_DAC_MIN_VOL-MIX_DAC_NOM_VOL+1)
                            20829 ; 498  |#define NUM_DAC_GAIN_STEPS (MIX_DAC_NOM_VOL-MIX_DAC_MAX_VOL)
                            20830 ; 499  |#define NUM_DAC_MODE_VOL_STEPS (NUM_DAC_ATT_STEPS+NUM_MSTR_ATT_STEPS+NUM_DAC_GAIN_STEPS+1)
                            20831 ; 500  |
                            20832 ; 501  |//// If there is no stored volume, set to 50% of DAC-Mode max; change if DAC Mode is not the default
                            20833 ; 502  |//// STMP35xx has 2dB attenuation per step so default needs a few more steps above midpoint.
                            20834 ; 503  |#define DEFAULT_VOLUME ((NUM_DAC_MODE_VOL_STEPS/2)+6)         
                            20835 ; 504  |
                            20836 ; 505  |//// Set maximum restored volume to 75% of DAC-Mode max; change if DAC Mode is not the default
                            20837 ; 506  |#define MAX_RESTORED_VOLUME ((3*NUM_DAC_MODE_VOL_STEPS)/4)   
                            20838 ; 507  |
                            20839 ; 508  |
                            20840 ; 509  |//// Line In definitions (used for Line-In 1)
                            20841 ; 510  |//// 0dB point of the Line In
                            20842 ; 511  |#define MIX_LINE_NOM_VOL 0x8                  
                            20843 ; 512  |//// Minimum volume of Line In
                            20844 ; 513  |#define MIX_LINE_MIN_VOL 0x1F                 
                            20845 ; 514  |//// Maximum volume of Line In (can adjust extra gain)
                            20846 ; 515  |#define MIX_LINE_MAX_VOL 0x6                  
                            20847 ; 516  |#define NUM_LINE_ATT_STEPS (MIX_LINE_MIN_VOL-MIX_LINE_NOM_VOL+1)
                            20848 ; 517  |#define NUM_LINE_GAIN_STEPS (MIX_LINE_NOM_VOL-MIX_LINE_MAX_VOL)
                            20849 ; 518  |#define NUM_LINE_MODE_VOL_STEPS (NUM_LINE_ATT_STEPS+NUM_MSTR_ATT_STEPS+NUM_LINE_GAIN_STEPS+1)
                            20850 ; 519  |
                            20851 ; 520  |//// Line In definitions (used for FM tuner with 144 pin package)
                            20852 ; 521  |//// 0dB point of the Line In
                            20853 ; 522  |#define MIX_FM_NOM_VOL 0x8                  
                            20854 ; 523  |//// Minimum volume of Line In
                            20855 ; 524  |#define MIX_FM_MIN_VOL 0x1F                 
                            20856 ; 525  |//// Maximum volume of Line In (can adjust extra gain)
                            20857 ; 526  |#define MIX_FM_MAX_VOL 0x6                  
                            20858 ; 527  |#define NUM_FM_ATT_STEPS (MIX_FM_MIN_VOL-MIX_FM_NOM_VOL+1)
                            20859 ; 528  |#define NUM_FM_GAIN_STEPS (MIX_FM_NOM_VOL-MIX_FM_MAX_VOL)
                            20860 ; 529  |#define NUM_FM_MODE_VOL_STEPS (NUM_FM_ATT_STEPS+NUM_MSTR_ATT_STEPS+NUM_FM_GAIN_STEPS+1)
                            20861 ; 530  |
                            20862 ; 531  |/////////////////////////////////////////////////////////////////////////////////
                            20863 ; 532  |//// When enabled (1), periodically checks for one of several FM state machine invalid deadlock states & recovers. 
                            20864 ; 533  |//// Define as 0 to disable FM-deadlock-state checking and recovery.
                            20865 ; 534  |#define FM_WATCHDOG_ENABLE 1
                            20866 ; 535  |
                            20867 ; 536  |#if !defined(STMP_BUILD_PLAYER)
                            20868 ; 537  |////
                            20869 ; 538  |////! This varible holds the lcd display state for the mtp project.
                            20870 ; 539  |////
                            20871 ; 540  |///
                            20872 ; 541  |#include <types.h>
                            20873 ; 542  |extern volatile WORD g_wActivityState;
                            20874 ; 543  |#endif // if !@def('STMP_BUILD_PLAYER')
                            20875 ; 544  |
                            20876 ; 545  |void _reentrant Init5VSense(void);
                            20877 ; 546  |void _reentrant ServiceDCDC(void);
                            20878 ; 547  |
                            20879 ; 548  |////////////////////////////////////////////////////////////////////////////
                            20880 ; 549  |//// JPEG Thumbnail Mode Setting
                            20881 ; 550  |//// number of column in thumbnail mode
                            20882 ; 551  |#define THUMBNAIL_X 2           
                            20883 ; 552  |//// number of row in  thumbnail mode
                            20884 ; 553  |#define THUMBNAIL_Y 2           
                            20885 ; 554  |//// thumbnail boundary offset x
                            20886 ; 555  |#define THUMBNAIL_X_OFFSET 4            
                            20887 ; 556  |//// thumbnail boundary offset y
                            20888 ; 557  |#define THUMBNAIL_Y_OFFSET 4            
                            20889 ; 558  |
                            20890 ; 559  |#endif // if (!@def(_PROJECT_INC))
                            20891 ; 560  |
                            20892 
                            20894 
                            20895 ; 101  |
                            20896 ; 102  |/*==================================================================================================
                            20897 ; 103  |                                             CONSTANTS
                            20898 ; 104  |==================================================================================================*/
                            20899 ; 105  |/* The bit mask for 2 bits Unicode Flag selection in "uint8 unicode".
                            20900 ; 106  |Variable Represented            Bits used in "uint8 unicode"
                            20901 ; 107  |Artistname                              1:0
                            20902 ; 108  |Albumname                               3:2
                            20903 ; 109  |Genrename                               5:4
                            20904 ; 110  |Songname                                7:6
                            20905 ; 111  |----------------------------------------------------------
                            20906 ; 112  |    Value (2 bits)                      Meanings
                            20907 ; 113  |    0                                   RAW and All ASCII
                            20908 ; 114  |    1                                   Uni-code
                            20909 ; 115  |    2                                   Mixed, non-unicode
                            20910 ; 116  |
                            20911 ; 117  |    3(Genre only)               Genre is ID3v1 spec=>number
                            20912 ; 118  |*/
                            20913 ; 119  |#define BITMASK_ARTIST  (0x03)
                            20914 ; 120  |#define BITMASK_ALBUM   (0x0C)
                            20915 ; 121  |#define BITMASK_GENRE   (0x30)
                            20916 ; 122  |#define BITMASK_SONG    (0xC0)
                            20917 ; 123  |
                            20918 ; 124  |#define BITCHK_ARTIST_ALLASCII  (0x0)
                            20919 ; 125  |#define BITCHK_ALBUM_ALLASCII   (0x0)
                            20920 ; 126  |#define BITCHK_GENRE_ALLASCII   (0x0)
                            20921 ; 127  |#define BITCHK_SONG_ALLASCII    (0x0)
                            20922 ; 128  |
                            20923 ; 129  |#define BITCHK_ARTIST_UNICODE   (0x01)
                            20924 ; 130  |#define BITCHK_ALBUM_UNICODE    (0x04)
                            20925 ; 131  |#define BITCHK_GENRE_UNICODE    (0x10)
                            20926 ; 132  |#define BITCHK_SONG_UNICODE             (0x40)
                            20927 ; 133  |
                            20928 ; 134  |#define BITCHK_ARTIST_MIXCODE   (0x02)
                            20929 ; 135  |#define BITCHK_ALBUM_MIXCODE    (0x08)
                            20930 ; 136  |#define BITCHK_GENRE_MIXCODE    (0x20)
                            20931 ; 137  |#define BITCHK_SONG_MIXCODE             (0x80)
                            20932 ; 138  |
                            20933 ; 139  |#define BITCHK_GENRE_ID3V1              (0x30)
                            20934 ; 140  |
                            20935 ; 141  |#define UNKNOWN_YEAR_CODE               (1)     /* set a very large number */
                            20936 ; 142  |
                            20937 ; 143  |#define INDEX_EOF       0xFFF
                            20938 ; 144  |#ifdef _FOLDER_BROWSE_
                            20939 ; 145  |#define INDEX_ROOT  0xffe
                            20940 ; 146  |#define UNKNOWN_RECORD  0xfff
                            20941 ; 147  |#endif  // _FOLDER_BROWSE_
                            20942 ; 148  |
                            20943 ; 149  |/* Constant for item_type */
                            20944 ; 150  |#define         ITEM_ARTIST                     0
                            20945 ; 151  |#define         ITEM_ALBUM                      1
                            20946 ; 152  |#define         ITEM_GENRE                      2
                            20947 ; 153  |#define         ITEM_TRACK                      3
                            20948 ; 154  |#define         ITEM_YEAR                       4
                            20949 ; 155  |#define         ITEM_SONG_INFO_ARTIST   5
                            20950 ; 156  |#define         ITEM_SONG_INFO_ALBUM    6
                            20951 ; 157  |#define         ITEM_SONG_INFO_GENRE    7
                            20952 ; 158  |#define         ITEM_SONG_INFO_YEAR             9
                            20953 ; 159  |#ifdef _NEWMUSIC_
                            20954 ; 160  |#define         ITEM_1DAY                       10
                            20955 ; 161  |#define         ITEM_1WEEK                      11
                            20956 ; 162  |#define         ITEM_1MONTH                     12
                            20957 ; 163  |#endif
                            20958 ; 164  |#ifdef _AUDIBLE_
                            20959 ; 165  |#define         ITEM_AUDIBLE            13
                            20960 ; 166  |#endif
                            20961 ; 167  |#define         ITEM_ON_THE_GO          14
                            20962 ; 168  |
                            20963 ; 169  |#define         ITEM_VOICE                      15
                            20964 ; 170  |#define         ITEM_FMREC                      16
                            20965 ; 171  |#define         ITEM_PHOTO                      17
                            20966 ; 172  |#ifdef _FOLDER_BROWSE_
                            20967 ; 173  |#define         ITEM_INTERNAL           18
                            20968 ; 174  |#define         ITEM_EXTERNAL       19
                            20969 ; 175  |#endif  // _FOLDER_BROWSE_
                            20970 ; 176  |#define     ITEM_UNKNOWN        0xff
                            20971 ; 177  |
                            20972 ; 178  |/*
                            20973 ; 179  |input parameter for void ML_AddEntryToLibrary(uint24 Media_type, RAM_SONG_INFO_T *song_info, int16 option);
                            20974 ; 180  |option input.
                            20975 ; 181  |*/
                            20976 ; 182  |#define         ADD_OPTION_MUSIC        (0x00)
                            20977 ; 183  |#define         ADD_OPTION_VOICE        (0x01)
                            20978 ; 184  |#define         ADD_OPTION_AUDIBLE      (0x02)
                            20979 ; 185  |#ifdef _FOLDER_BROWSE_
                            20980 ; 186  |#define     ADD_OPTION_DIR      (0x03)
                            20981 ; 187  |#endif  // _FOLDER_BROWSE_
                            20982 ; 188  |
                            20983 ; 189  |/* Constant for key action */
                            20984 ; 190  |#define         ACTION_OK                               0               /* Press OK button */
                            20985 ; 191  |#define         ACTION_BACK                             1               /* Press BACK button */
                            20986 ; 192  |#define         ACTION_UP                               2               /* Press UP button */
                            20987 ; 193  |#define         ACTION_DOWN                             3               /* Press DOWN button */
                            20988 ; 194  |#define         ACTION_PLAYALL                  4               /* Play All function */
                            20989 ; 195  |#define         ACTION_MENU                             5               /* Back the browsing tree to root */
                            20990 ; 196  |
                            20991 ; 197  |#define     PLAYMODE_CURRENT_PLAYMODE_BITPOS    0
                            20992 ; 198  |#define     PLAYMODE_LAST_PLAYMODE_BITPOS       1
                            20993 ; 199  |#define     PLAYMODE_REPEAT_BITPOS              2
                            20994 ; 200  |#define     PLAYMODE_MEDIA_BITPOS               3
                            20995 ; 201  |
                            20996 ; 202  |#define         NO_SD                                   0
                            20997 ; 203  |#define         HAS_SD                                  1
                            20998 ; 204  |
                            20999 ; 205  |#define         PLAY_NORMAL                             0
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  84

M:ADDR CODE           CYCLES LINE SOURCELINE
                            21000 ; 206  |#define         PLAY_SHUFFLE                    1
                            21001 ; 207  |
                            21002 ; 208  |#define     PLAY_REPEAT_OFF         0
                            21003 ; 209  |#define     PLAY_REPEAT_ON          1
                            21004 ; 210  |
                            21005 ; 211  |#define     PLAY_SELECT_FLASH       0
                            21006 ; 212  |#define     PLAY_SELECT_SD          1
                            21007 ; 213  |
                            21008 ; 214  |#define         SHUFFLE_NEXT_SONG                       0
                            21009 ; 215  |#define         SHUFFLE_PREVIOUS_SONG       1
                            21010 ; 216  |
                            21011 ; 217  |#define         ON_THE_GO_EXIST                 0
                            21012 ; 218  |#define         ON_THE_GO_FULL                  1
                            21013 ; 219  |#define         ON_THE_GO_FREE                  2
                            21014 ; 220  |#define         ON_THE_GO_DEL_PLAYING   3
                            21015 ; 221  |#define         ON_THE_GO_DEL_SMALLER_ID    4
                            21016 ; 222  |
                            21017 ; 223  |#define         REC_VOICE_TYPE                  0
                            21018 ; 224  |#define         REC_FMREC_TYPE                  1
                            21019 ; 225  |#define         REC_PHOTO_TYPE                  2
                            21020 ; 226  |#define         VOICE_FILE_ADD                  0
                            21021 ; 227  |#define         VOICE_FILE_DEL                  1
                            21022 ; 228  |
                            21023 ; 229  |#define         MAX_BROWSE_WINDOW_SIZE  (8)
                            21024 ; 230  |#define         BROWSE_WINDOW_SIZE              (4)
                            21025 ; 231  |/* maximum number of song file, should not be larger than 2048 each for on-board
                            21026 ; 232  |flash or external SD card */
                            21027 ; 233  |#ifdef _SUPPORT_2000_SONGS_
                            21028 ; 234  |#define MAX_NUM_OF_SONG (2000)
                            21029 ; 235  |#else
                            21030 ; 236  |#define MAX_NUM_OF_SONG (1000)
                            21031 ; 237  |#endif // _SUPPORT_2000_SONGS_
                            21032 ; 238  |
                            21033 ; 239  |/* number of byte in one DSP word */
                            21034 ; 240  |#define NUM_OF_BYTE_IN_ONE_WORD (3)
                            21035 ; 241  |#define LEN_OF_NAME_IN_BYTE (120) /* must be an integer multiple of 3 */
                            21036 ; 242  |/* length of file pathname in byte, assuming directory and file in 8.3 format, there
                            21037 ; 243  |are 10 level directory structure */
                            21038 ; 244  |#define LEN_OF_FILEPATH_IN_BYTE (129) /* must be an integer multiple of 3 */
                            21039 ; 245  |#define LEN_OF_LONG_FILENAME_IN_BYTE (129) /* must be an integer multiple of 3 */
                            21040 ; 246  |
                            21041 ; 247  |/* number of list in new music, 1-day, 1-week, 1-month */
                            21042 ; 248  |#define NUM_OF_LIST_IN_NEW_MUSIC (3)
                            21043 ; 249  |/* number of songs in each new music list */
                            21044 ; 250  |#define NUM_OF_SONG_IN_NEW_MUSIC (40)
                            21045 ; 251  |#define NUM_OF_SONG_IN_NEW_MUSIC_DAY (20)
                            21046 ; 252  |#define NUM_OF_SONG_IN_NEW_MUSIC_WEEK (30)
                            21047 ; 253  |#define NUM_OF_SONG_IN_NEW_MUSIC_MONTH (40)
                            21048 ; 254  |/* number of songs in the on-the-fly list */
                            21049 ; 255  |#define NUM_OF_SONG_IN_ON_THE_FLY (30)
                            21050 ; 256  |/* number of files audible list */
                            21051 ; 257  |#define NUM_OF_AUDIBLE_FILE (250)
                            21052 ; 258  |
                            21053 ; 259  |#define MAX_NUM_OF_VOICE (1000)
                            21054 ; 260  |#define LEN_OF_VOICE_NAME_IN_BYTE (LEN_OF_NAME_IN_BYTE) /* must be an integer multiple of 3 */
                            21055 ; 261  |#define LEN_OF_VOICE_FILEPATH_IN_BYTE (LEN_OF_FILEPATH_IN_BYTE) /* must be an integer multiple of 3 */
                            21056 ; 262  |
                            21057 ; 263  |#define MAX_NUM_OF_FMREC (MAX_NUM_OF_VOICE)     /* _must_be_equal_voice_num_ */
                            21058 ; 264  |#define MAX_NUM_OF_PHOTO (MAX_NUM_OF_VOICE)     /* _must_be_equal_voice_num_ */
                            21059 ; 265  |#ifdef _FOLDER_BROWSE_
                            21060 ; 266  |#define MAX_NUM_OF_DIR   (1000)
                            21061 ; 267  |#else
                            21062 ; 268  |#define MAX_NUM_OF_DIR   (1)
                            21063 ; 269  |#endif  // _FOLDER_BROWSE_
                            21064 ; 270  |#define LEN_OF_FMREC_NAME_IN_BYTE (LEN_OF_NAME_IN_BYTE) /* must be an integer multiple of 3 */
                            21065 ; 271  |#define LEN_OF_FMREC_FILEPATH_IN_BYTE (LEN_OF_FILEPATH_IN_BYTE) /* must be an integer multiple of 3 */
                            21066 ; 272  |
                            21067 ; 273  |#ifndef _MAX_DIR_DEPTH
                            21068 ; 274  |#define _MAX_DIR_DEPTH  8   // referred to "playlist3internal.h"
                            21069 ; 275  |#endif  // _MAX_DIR_DEPTH
                            21070 ; 276  |
                            21071 ; 277  |/*==================================================================================================*/
                            21072 ; 278  |
                            21073 ; 279  |
                            21074 ; 280  |/*==================================================================================================
                            21075 ; 281  |                                               MACROS
                            21076 ; 282  |==================================================================================================*/
                            21077 ; 283  |
                            21078 ; 284  |/*==================================================================================================
                            21079 ; 285  |                                               ENUMS
                            21080 ; 286  |==================================================================================================*/
                            21081 ; 287  |#define NUM_OF_MEDIA                            (2)
                            21082 ; 288  |#define MEDIA_TYPE_FLASH                        (0)
                            21083 ; 289  |#define MEDIA_TYPE_SD                           (1)
                            21084 ; 290  |/*==================================================================================================
                            21085 ; 291  |                                     STRUCTURES AND OTHER TYPEDEFS
                            21086 ; 292  |==================================================================================================*/
                            21087 ; 293  |
                            21088 ; 294  |typedef char    int8;
                            21089 ; 295  |typedef short   int16;
                            21090 ; 296  |typedef int     int24;
                            21091 ; 297  |typedef long    int32;
                            21092 ; 298  |
                            21093 ; 299  |typedef int     intx;
                            21094 ; 300  |
                            21095 ; 301  |typedef unsigned char   uint8;
                            21096 ; 302  |typedef unsigned short  uint16;
                            21097 ; 303  |typedef unsigned int    uint24;
                            21098 ; 304  |typedef unsigned long   uint32;
                            21099 
                            21103 
                            21104 ; 305  |
                            21105 ; 306  |/*
                            21106 ; 307  |Any missing information in the name fields will be filled with Unknown in Unicode format.
                            21107 ; 308  |artist_name[] = Unknown; unicode = 0x01;
                            21108 ; 309  |album_name[] = Unknown; unicode = 0x04;
                            21109 ; 310  |genre_name[] = Unknown; unicode = 0x08;
                            21110 ; 311  |song_name[] = Unknown; unicode = 0x0F;
                            21111 ; 312  |*/
                            21112 ; 313  |/*
                            21113 ; 314  |path_name[] _must_have_data_:
                            21114 ; 315  |path_name[] = (Max. 120 Characters);
                            21115 ; 316  |year range:
                            21116 ; 317  |year = 0x000000-0xFFFFFF;
                            21117 ; 318  |DOCUMENT CONTROL NUMBER : Version : 01.01
                            21118 ; 319  |Unknown track number:
                            21119 ; 320  |track_number = 0x7FFFFF;
                            21120 ; 321  |unicode refer to above #define BITMASK_*
                            21121 ; 322  |*/
                            21122 ; 323  |/*
                            21123 ; 324  |Interface of UI and Music Library
                            21124 ; 325  |1) If file was created in ID3V1 format genre, UI will convert it to Unicode string.
                            21125 ; 326  |
                            21126 ; 327  |2) Music Library expected to reserve 128x7 words RAM for UI mapping table.
                            21127 ; 328  |
                            21128 ; 329  |3) UI to Music Library variable passing length definition:
                            21129 ; 330  |        All ASCII Characters:
                            21130 ; 331  |                Max. Number of Bytes Stored = 120 Bytes
                            21131 ; 332  |                Max. Number of Characters Stored/Display = 40 Characters
                            21132 ; 333  |        Unicode Characters:
                            21133 ; 334  |                Max. Number of Bytes Stored = 120 Bytes
                            21134 ; 335  |                Max. Number of Characters Stored/Display = 40 Characters
                            21135 ; 336  |
                            21136 ; 337  |4) UI input data to Music Library in two formats.
                            21137 ; 338  |        Formats:        1) All ASCII (24 bits data)
                            21138 ; 339  |                                2) Unicode + Mix. Non -Unicode (16 bits data)
                            21139 ; 340  |
                            21140 ; 341  |5) UI calling function:
                            21141 ; 342  |COMP_OPT_REN void ML_AddEntryToLibrary(RAM_SONG_INFO_T *song_info, int16 option);
                            21142 ; 343  |        int16 option definition:
                            21143 ; 344  |                option  = 0 - song_info struct contains a mp3/wma format file.
                            21144 ; 345  |                                = 1 - song_info struct contains a voice format file.
                            21145 ; 346  |                                = 2 - song_info struct contains a audible format file.
                            21146 ; 347  |
                            21147 ; 348  |        i) Only mp3/wma file (option = 0, 2) files will be sorted,
                            21148 ; 349  |        ii) Voice and audible(option = 1) file will be store in a voice_list and audible_list separately.
                            21149 ; 350  |
                            21150 ; 351  |6) Modification Date:
                            21151 ; 352  |        uint24 g_file_time:
                            21152 ; 353  |                YYMMDD: 12 bits - Year, 6 bits - Month, 6 - bits Date
                            21153 ; 354  |*/
                            21154 ; 355  |
                            21155 ; 356  |/* struct to store the song information passed from UI, this struct will be placed in
                            21156 ; 357  |ghdr\musiclib_ghdr.h and included in UI files*/
                            21157 ; 358  |typedef struct _ram_song_info {
                            21158 ; 359  |        uint24 artist_name[LEN_OF_NAME_IN_BYTE/NUM_OF_BYTE_IN_ONE_WORD];
                            21159 ; 360  |        uint24 album_name[LEN_OF_NAME_IN_BYTE/NUM_OF_BYTE_IN_ONE_WORD];
                            21160 ; 361  |        uint24 genre_name[LEN_OF_NAME_IN_BYTE/NUM_OF_BYTE_IN_ONE_WORD];
                            21161 ; 362  |        uint24 song_name[LEN_OF_NAME_IN_BYTE/NUM_OF_BYTE_IN_ONE_WORD];
                            21162 ; 363  |        uint24 path_name[LEN_OF_FILEPATH_IN_BYTE/NUM_OF_BYTE_IN_ONE_WORD];
                            21163 ; 364  |    uint32 g_songFastKey;
                            21164 ; 365  |        uint24 dir_name[LEN_OF_LONG_FILENAME_IN_BYTE/NUM_OF_BYTE_IN_ONE_WORD];
                            21165 ; 366  |        uint24 year;
                            21166 ; 367  |        uint24 track_number;
                            21167 ; 368  |        uint8 unicode;
                            21168 ; 369  |} RAM_SONG_INFO_T;
                            21169 ; 370  |
                            21170 ; 371  |/* struct to store the group name: artist, album and genre, in the flash */
                            21171 ; 372  |typedef struct _flash_group_name {
                            21172 ; 373  |        uint24 name[LEN_OF_NAME_IN_BYTE/NUM_OF_BYTE_IN_ONE_WORD];
                            21173 ; 374  |        uint8 unicode;
                            21174 ; 375  |} FLASH_GROUP_NAME_T;
                            21175 ; 376  |
                            21176 ; 377  |// struct to store directories information passed from UI
                            21177 ; 378  |#ifdef _FOLDER_BROWSE_
                            21178 ; 379  |typedef struct _ml_DirInfo {
                            21179 ; 380  |        uint24  u8Unicode : 8;
                            21180 ; 381  |        uint24  u12DirDepth : 12;
                            21181 ; 382  |        uint24  u4Added : 4;            
                            21182 ; 383  |        INT     iDirRecord;
                            21183 ; 384  |        DWORD   dwFastKey;
                            21184 ; 385  |        uint24  u24PathName[LEN_OF_FILEPATH_IN_BYTE/NUM_OF_BYTE_IN_ONE_WORD];
                            21185 ; 386  |} ML_DIRINFO_T;
                            21186 ; 387  |#endif  // _FOLDER_BROWSE_
                            21187 ; 388  |
                            21188 ; 389  |/*==================================================================================================
                            21189 ; 390  |                                 GLOBAL VARIABLE DECLARATIONS
                            21190 ; 391  |==================================================================================================*/
                            21191 ; 392  |extern uint24   IsPlayOnTheGo;
                            21192 
                            21198 
                            21199 ; 393  |extern FLASH_GROUP_NAME_T   browse_item_name[];
                            21200 ; 394  |extern uint24   merge_id_list_flash[];
                            21201 ; 395  |extern uint24   merge_id_list_sd[];
                            21202 ; 396  |extern INT _X   g_iBrowseWindowSize;
                            21203 ; 397  |#ifdef _FOLDER_BROWSE_
                            21204 
                            21217 
                            21218 ; 398  |extern ML_DIRINFO_T g_tDirInfoBuffer[_MAX_DIR_DEPTH];
                            21219 ; 399  |extern uint24       g_u24DirName[LEN_OF_NAME_IN_BYTE/NUM_OF_BYTE_IN_ONE_WORD];
                            21220 ; 400  |extern uint24       g_u24BrowseNumOfDirInDir[];
                            21221 ; 401  |#endif  // _FOLDER_BROWSE_
                            21222 ; 402  |extern INT _X    *sec_temp_buf_X;
                            21223 ; 403  |extern uint24   playMode;   /* bit 0 = current play mode; bit 1 = last play mode ; bit 2 = repeat on/off(0=off/1=on) */
                            21224 ; 404  |
                            21225 ; 405  |/*==================================================================================================
                            21226 ; 406  |                                        FUNCTION PROTOTYPES
                            21227 ; 407  |==================================================================================================*/
                            21228 ; 408  |
                            21229 ; 409  |///////////////////////////////////////////////////////////////////////
                            21230 ; 410  |//! \brief
                            21231 ; 411  |//!
                            21232 ; 412  |//! \fntype Function
                            21233 ; 413  |//!
                            21234 ; 414  |//! Called by UI, to initialize the parameters before insert any item.
                            21235 ; 415  |//! Call only once before inserting items. Call once for each media.
                            21236 ; 416  |//!
                            21237 ; 417  |//! \param[in]  none
                            21238 ; 418  |//!
                            21239 ; 419  |//! \return
                            21240 ; 420  |//!
                            21241 ; 421  |///////////////////////////////////////////////////////////////////////
                            21242 ; 422  |void ML_InitLibraryParameter(void);
                            21243 ; 423  |
                            21244 ; 424  |///////////////////////////////////////////////////////////////////////
                            21245 ; 425  |//! \brief
                            21246 ; 426  |//!
                            21247 ; 427  |//! \fntype Function
                            21248 ; 428  |//!
                            21249 ; 429  |//! Called by UI, the AddEntryToLibrary is the music library building
                            21250 ; 430  |//! algorithms for the flash-type memory and SD memory by sorting the song information
                            21251 ; 431  |//! by, but not limited to, album, artist, genre, year and track. Called once for each song,
                            21252 ; 432  |//! the song information is recorded in music library.
                            21253 ; 433  |//!
                            21254 ; 434  |//! \param[in]  uint24 Media_type - Possible values: MEDIA_TYPE_FLASH(=0); MEDIA_TYPE_SD(=1)
                            21255 ; 435  |//! \param[in]  RAM_SONG_INFO_T *song_info - Structure to store the song information passed from UI, this structure is defined in ghdr\musiclib_ghdr.h and included in UI files)
                            21256 ; 436  |//! \param[in]  int16 option - option = 0 -- song_info struct contains a mp3, wma or wav format file.
                            21257 ; 437  |//!
                            21258 ; 438  |//! \return
                            21259 ; 439  |//!
                            21260 ; 440  |///////////////////////////////////////////////////////////////////////
                            21261 ; 441  |void ML_AddEntryToLibrary(uint24 Media_type, RAM_SONG_INFO_T *song_info, int16 option);
                            21262 
                            21276 
                            21277 ; 442  |
                            21278 ; 443  |///////////////////////////////////////////////////////////////////////
                            21279 ; 444  |//! \brief
                            21280 ; 445  |//!
                            21281 ; 446  |//! \fntype Function
                            21282 ; 447  |//!
                            21283 ; 448  |//! \param[in]
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  85

M:ADDR CODE           CYCLES LINE SOURCELINE
                            21284 ; 449  |//!
                            21285 ; 450  |//! \return
                            21286 ; 451  |//!
                            21287 ; 452  |///////////////////////////////////////////////////////////////////////
                            21288 ; 453  |#ifdef _FOLDER_BROWSE_
                            21289 ; 454  |_reentrant void ML_AddDirEntryToLibrary(uint24 u24MediaType, ML_DIRINFO_T *ptDirInfo, int16 i16Option);
                            21290 ; 455  |#endif  // _FOLDER_BROWSE_
                            21291 ; 456  |
                            21292 ; 457  |///////////////////////////////////////////////////////////////////////
                            21293 ; 458  |//! \brief
                            21294 ; 459  |//!
                            21295 ; 460  |//! \fntype Function
                            21296 ; 461  |//!
                            21297 ; 462  |//! Called by UI, flush sorted and associate list to flash when no
                            21298 ; 463  |//! more song needed to be added for that media. This function finalizes the building of
                            21299 ; 464  |//! music library for that particular media.
                            21300 ; 465  |//!
                            21301 ; 466  |//! \param[in]  uint24 Media_type - Possible values: MEDIA_TYPE_FLASH(=0); MEDIA_TYPE_SD(=1)
                            21302 ; 467  |//!
                            21303 ; 468  |//! \return
                            21304 ; 469  |//!
                            21305 ; 470  |//! \note   Bulid the library first (call ML_AddEntryToLibrary) before calling this
                            21306 ; 471  |//!         function.
                            21307 ; 472  |///////////////////////////////////////////////////////////////////////
                            21308 ; 473  |_reentrant INT ML_FlushLibraryToFlash(INT Media_type, INT b, INT *c);
                            21309 ; 474  |
                            21310 ; 475  |///////////////////////////////////////////////////////////////////////
                            21311 ; 476  |//! \brief
                            21312 ; 477  |//!
                            21313 ; 478  |//! \fntype Function
                            21314 ; 479  |//!
                            21315 ; 480  |//! \param[in]
                            21316 ; 481  |//!
                            21317 ; 482  |//! \return
                            21318 ; 483  |//!
                            21319 ; 484  |///////////////////////////////////////////////////////////////////////
                            21320 ; 485  |#ifdef _NEWMUSIC_
                            21321 ; 486  |void ML_UpdateNewMusic(void);
                            21322 ; 487  |#endif
                            21323 ; 488  |
                            21324 ; 489  |///////////////////////////////////////////////////////////////////////
                            21325 ; 490  |//! \brief
                            21326 ; 491  |//!
                            21327 ; 492  |//! \fntype Function
                            21328 ; 493  |//!
                            21329 ; 494  |//! Called by UI, to initialize the file access mechanism for all music
                            21330 ; 495  |//! library operation if the music.lib file and the music.sec file exist (call
                            21331 ; 496  |//! ML_BuildSecTableFile() if these files do not exist).
                            21332 ; 497  |//!
                            21333 ; 498  |//! \param[in]  none
                            21334 ; 499  |//!
                            21335 ; 500  |//! \return
                            21336 ; 501  |//!
                            21337 ; 502  |//! \note   Either ML_Buildl2SecTable(void) or ML_BuildSecTableFile(void)
                            21338 ; 503  |//!         must be called before calling any other music library functions.
                            21339 ; 504  |///////////////////////////////////////////////////////////////////////
                            21340 ; 505  |_reentrant INT ML_Buildl2SecTable(INT a, INT b, INT *c);
                            21341 ; 506  |
                            21342 ; 507  |///////////////////////////////////////////////////////////////////////
                            21343 ; 508  |//! \brief
                            21344 ; 509  |//!
                            21345 ; 510  |//! \fntype Function
                            21346 ; 511  |//!
                            21347 ; 512  |//! Called by UI, to initialize the file access mechanism for all music
                            21348 ; 513  |//! library operation.
                            21349 ; 514  |//! Two system files (music.lib and music.sec) is created.
                            21350 ; 515  |//! Call this only if intended to generate / refresh these files, or if the music.lib file and the
                            21351 ; 516  |//! music.sec file do not exist.
                            21352 ; 517  |//!
                            21353 ; 518  |//! \param[in]  none
                            21354 ; 519  |//!
                            21355 ; 520  |//! \return
                            21356 ; 521  |//!
                            21357 ; 522  |//! \note   Either ML_Buildl2SecTable(void) or ML_BuildSecTableFile(void)
                            21358 ; 523  |//!         must be called before calling any other music library functions.
                            21359 ; 524  |///////////////////////////////////////////////////////////////////////
                            21360 ; 525  |_reentrant INT ML_BuildSecTableFile(INT a, INT b, INT *c);
                            21361 ; 526  |
                            21362 ; 527  |///////////////////////////////////////////////////////////////////////
                            21363 ; 528  |//! \brief
                            21364 ; 529  |//!
                            21365 ; 530  |//! \fntype Function
                            21366 ; 531  |//!
                            21367 ; 532  |//! Preload the list, prepare for renew.
                            21368 ; 533  |//! IsColdBoot=TRUE: loads the list content and the path name to the on_the_fly_list
                            21369 ; 534  |//! structure in RAM.
                            21370 ; 535  |//! IsColdBoot=FALSE: updates the path name only, to the on_the_fly_list structure
                            21371 ; 536  |//! in RAM.
                            21372 ; 537  |//!
                            21373 ; 538  |//! \param[in]  uint24 IsColdBoot - Possible values: TRUE or FALSE
                            21374 ; 539  |//!
                            21375 ; 540  |//! \return
                            21376 ; 541  |//!
                            21377 ; 542  |//! \note   Use IsColdBoot=TRUE only once when the machine boot-up, other
                            21378 ; 543  |//!         time when you need to renew the list, use IsColdBoot=FALSE instead.
                            21379 ; 544  |///////////////////////////////////////////////////////////////////////
                            21380 ; 545  |void ML_LoadOnTheGo(uint24 IsColdBoot);
                            21381 ; 546  |
                            21382 ; 547  |///////////////////////////////////////////////////////////////////////
                            21383 ; 548  |//! \brief
                            21384 ; 549  |//!
                            21385 ; 550  |//! \fntype Function
                            21386 ; 551  |//!
                            21387 ; 552  |//! Save the list to flash memory.
                            21388 ; 553  |//!
                            21389 ; 554  |//! \param[in]
                            21390 ; 555  |//!
                            21391 ; 556  |//! \return
                            21392 ; 557  |//!
                            21393 ; 558  |//! \note   It is recommended to save the list as soon as possible after it was
                            21394 ; 559  |//!         changed by the user.
                            21395 ; 560  |///////////////////////////////////////////////////////////////////////
                            21396 ; 561  |void ML_SaveOnTheGo(void);      /* call at shutdownmenu.c to save the list */
                            21397 ; 562  |
                            21398 ; 563  |///////////////////////////////////////////////////////////////////////
                            21399 ; 564  |//! \brief
                            21400 ; 565  |//!
                            21401 ; 566  |//! \fntype Function
                            21402 ; 567  |//! When the Music Lib is rebuilding, the path of each song is
                            21403 ; 568  |//! compared with the path stored in the on_the_fly_list structure, to decide if it was in the
                            21404 ; 569  |//! list before, if so the ID is replaced by the new songID, and the song is keep in the list.
                            21405 ; 570  |//! Otherwise the song is deleted.
                            21406 ; 571  |//!
                            21407 ; 572  |//! \param[in]  uint24 Media_type - Possible values: MEDIA_TYPE_FLASH(=0); MEDIA_TYPE_SD(=1)
                            21408 ; 573  |//! \param[in]  uint24 _X * temp_path - Input value, the path of song to be checked.
                            21409 ; 574  |//! \param[in]  uint24 newID - Input value, the new songID of the song.
                            21410 ; 575  |//!
                            21411 ; 576  |//! \return
                            21412 ; 577  |//!
                            21413 ; 578  |///////////////////////////////////////////////////////////////////////
                            21414 ; 579  |void ML_ChkOnTheGo(uint24 Media_type, uint24 _X * temp_path, uint24 newID);
                            21415 ; 580  |
                            21416 ; 581  |///////////////////////////////////////////////////////////////////////
                            21417 ; 582  |//! \brief
                            21418 ; 583  |//!
                            21419 ; 584  |//! \fntype Function
                            21420 ; 585  |//!
                            21421 ; 586  |//! Set a flag for all the songs of Media_type to be keep or delete
                            21422 ; 587  |//! in the ML_UpdateOnTheGo().
                            21423 ; 588  |//!
                            21424 ; 589  |//! \param[in]  uint24 Media_type - Possible values: MEDIA_TYPE_FLASH(=0); MEDIA_TYPE_SD(=1)
                            21425 ; 590  |//! \param[in]  uint24 value - Possible values: TRUE (song will be keep in the list); INDEX_EOF (song will be deleted)
                            21426 ; 591  |//!
                            21427 ; 592  |//! \return
                            21428 ; 593  |//!
                            21429 ; 594  |///////////////////////////////////////////////////////////////////////
                            21430 ; 595  |void ML_ChOnTheGo(uint24 Media_type, uint24 value);
                            21431 ; 596  |
                            21432 ; 597  |///////////////////////////////////////////////////////////////////////
                            21433 ; 598  |//! \brief
                            21434 ; 599  |//!
                            21435 ; 600  |//! \fntype Function
                            21436 ; 601  |//!
                            21437 ; 602  |//! Before the list can be browse, call this function to finalize the list.
                            21438 ; 603  |//!
                            21439 ; 604  |//! \param[in]  none
                            21440 ; 605  |//!
                            21441 ; 606  |//! \return
                            21442 ; 607  |//!
                            21443 ; 608  |///////////////////////////////////////////////////////////////////////
                            21444 ; 609  |void ML_UpdateOnTheGo(void);
                            21445 ; 610  |
                            21446 ; 611  |///////////////////////////////////////////////////////////////////////
                            21447 ; 612  |//! \brief
                            21448 ; 613  |//!
                            21449 ; 614  |//! \fntype Function
                            21450 ; 615  |//!
                            21451 ; 616  |//! Called by UI, to initialize the parameters before insert any item.
                            21452 ; 617  |//! Call only once before inserting items. Call once for each media.
                            21453 ; 618  |//!
                            21454 ; 619  |//! \param[in]  none
                            21455 ; 620  |//!
                            21456 ; 621  |//! \return
                            21457 ; 622  |//!
                            21458 ; 623  |///////////////////////////////////////////////////////////////////////
                            21459 ; 624  |void ML_InitVoiceParameter(void);
                            21460 ; 625  |
                            21461 ; 626  |///////////////////////////////////////////////////////////////////////
                            21462 ; 627  |//! \brief
                            21463 ; 628  |//!
                            21464 ; 629  |//! \fntype Function
                            21465 ; 630  |//!
                            21466 ; 631  |//! \param[in]
                            21467 ; 632  |//!
                            21468 ; 633  |//! \return
                            21469 ; 634  |//!
                            21470 ; 635  |///////////////////////////////////////////////////////////////////////
                            21471 ; 636  |void ML_LoadVoiceParameter(uint24 Rec_type);
                            21472 ; 637  |
                            21473 ; 638  |///////////////////////////////////////////////////////////////////////
                            21474 ; 639  |//! \brief
                            21475 ; 640  |//!
                            21476 ; 641  |//! \fntype Function
                            21477 ; 642  |//!
                            21478 ; 643  |//! Called by UI, the ML_AddEntryToVoice is the voice library
                            21479 ; 644  |//! building algorithms for the flash-type memory by sorting the voice files by file names.
                            21480 ; 645  |//! Called once for each voice file, the information is recorded in music library.
                            21481 ; 646  |//!
                            21482 ; 647  |//! \param[in]  uint24 Rec_type - Possible values: REC_VOICE_TYPE(=0); REC_FMREC_TYPE(=1)
                            21483 ; 648  |//! \param[in]  RAM_SONG_INFO_T *song_info - struct to store the song information passed from UI, this struct will be placed in ghdr\musiclib_ghdr.h and included in UI files
                            21484 ; 649  |//! \param[in]  uint24 action - option = 0 // always set zero
                            21485 ; 650  |//!
                            21486 ; 651  |//! \return
                            21487 ; 652  |//!
                            21488 ; 653  |///////////////////////////////////////////////////////////////////////
                            21489 ; 654  |void ML_AddEntryToVoice(uint24 Rec_type, RAM_SONG_INFO_T *song_info, uint24 action);
                            21490 ; 655  |
                            21491 ; 656  |///////////////////////////////////////////////////////////////////////
                            21492 ; 657  |//! \brief
                            21493 ; 658  |//!
                            21494 ; 659  |//! \fntype Function
                            21495 ; 660  |//!
                            21496 ; 661  |//! Called by UI, flush sorted and associate list to flash when no
                            21497 ; 662  |//! more voice needed to be added for that media. This function finalizes the voice building
                            21498 ; 663  |//! of music library for that particular media.
                            21499 ; 664  |//!
                            21500 ; 665  |//! \param[in]  uint24 Rec_type - Possible values: REC_VOICE_TYPE(=0); REC_FMREC_TYPE(=1)
                            21501 ; 666  |//!
                            21502 ; 667  |//! \return
                            21503 ; 668  |//!
                            21504 ; 669  |//! \note   Bulid the library first (call ML_AddEntryToVoice) before calling this
                            21505 ; 670  |//!         function.
                            21506 ; 671  |///////////////////////////////////////////////////////////////////////
                            21507 ; 672  |void ML_FlushVoiceToFlash(uint24 Rec_type);
                            21508 ; 673  |
                            21509 ; 674  |///////////////////////////////////////////////////////////////////////
                            21510 ; 675  |//! \brief
                            21511 ; 676  |//!
                            21512 ; 677  |//! \fntype Function
                            21513 ; 678  |//!
                            21514 ; 679  |//! Called by UI, the merge the music library tables album,
                            21515 ; 680  |//! artist, genre, song and year.
                            21516 ; 681  |//!
                            21517 ; 682  |//! \param[in]  none
                            21518 ; 683  |//!
                            21519 ; 684  |//! \return
                            21520 ; 685  |//!
                            21521 ; 686  |///////////////////////////////////////////////////////////////////////
                            21522 ; 687  |void ML_MergeLibraryTables(void);
                            21523 ; 688  |
                            21524 ; 689  |///////////////////////////////////////////////////////////////////////
                            21525 ; 690  |//! \brief
                            21526 ; 691  |//!
                            21527 ; 692  |//! \fntype Function
                            21528 ; 693  |//!
                            21529 ; 694  |//! Called by UI, the merge the music library tables album,
                            21530 ; 695  |//! artist, genre, song and year.
                            21531 ; 696  |//!
                            21532 ; 697  |//! \param[in]  none
                            21533 ; 698  |//!
                            21534 ; 699  |//! \return
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  86

M:ADDR CODE           CYCLES LINE SOURCELINE
                            21535 ; 700  |//!
                            21536 ; 701  |///////////////////////////////////////////////////////////////////////
                            21537 ; 702  |INT _reentrant PathFormationPartial(_packed BYTE* dst, _packed BYTE* src, int iDepth);
                            21538 ; 703  |INT _reentrant PathFormation(_packed BYTE* dst, _packed BYTE* src, int iDepth);
                            21539 
                            21541 
                            21542 ; 704  |_reentrant void TrimUnicodeString(UCS3* pString);
                            21543 ; 705  |_reentrant void TrimPackedString(UCS3* pString);
                            21544 ; 706  |
                            21545 ; 707  |///////////////////////////////////////////////////////////////////////
                            21546 ; 708  |//! \brief
                            21547 ; 709  |//!
                            21548 ; 710  |//! \fntype Function
                            21549 ; 711  |//!
                            21550 ; 712  |//! \param[in]
                            21551 ; 713  |//!
                            21552 ; 714  |//! \return
                            21553 ; 715  |//!
                            21554 ; 716  |///////////////////////////////////////////////////////////////////////
                            21555 ; 717  |_reentrant void ML_FlushSortedListToFlash(uint24 u24MediaType);
                            21556 ; 718  |
                            21557 ; 719  |/*================================================================================================*/
                            21558 ; 720  |
                            21559 ; 721  |// Siukoon 2005-02-28
                            21560 ; 722  |#define MUSICLIB_STDRIVE_NUMBER     (0)
                            21561 ; 723  |#ifdef _SUPPORT_2000_SONGS_
                            21562 ; 724  |#define MUSICLIB_FILESIZE_IN_BYTE   (4194304L*2) // (SINGLE_DATABASE_SIZE*BYTE_PER_SECTOR)*2
                            21563 ; 725  |#else
                            21564 ; 726  |#define MUSICLIB_FILESIZE_IN_BYTE   (2097152L*2) // (SINGLE_DATABASE_SIZE*BYTE_PER_SECTOR)*2
                            21565 ; 727  |#endif  // _SUPPORT_2000_SONGS_
                            21566 ; 728  |#define MUSICLIB_FLASHPART_FILESIZE_IN_BYTE   (MUSICLIB_FILESIZE_IN_BYTE/2)
                            21567 ; 729  |#define WORD_PER_SECTOR             (171)
                            21568 ; 730  |#define BYTE_PER_SECTOR             (512)
                            21569 ; 731  |#define MUSICLIB_FILESIZE_IN_SECTOR (MUSICLIB_FILESIZE_IN_BYTE/BYTE_PER_SECTOR)
                            21570 ; 732  |#define MUSICLIB_FLASHPART_FILESIZE_IN_SECTOR (MUSICLIB_FLASHPART_FILESIZE_IN_BYTE/BYTE_PER_SECTOR)
                            21571 ; 733  |
                            21572 ; 734  |#define LB_BYTE_PER_SECTOR          (2048)
                            21573 ; 735  |#define LB_MUSICLIB_FILESIZE_IN_SECTOR (MUSICLIB_FILESIZE_IN_BYTE/LB_BYTE_PER_SECTOR)
                            21574 ; 736  |#define LB_MUSICLIB_FLASHPART_FILESIZE_IN_SECTOR (MUSICLIB_FLASHPART_FILESIZE_IN_BYTE/LB_BYTE_PER_SECTOR)
                            21575 ; 737  |
                            21576 ; 738  |#define MUSICLIB_FAT_ERROR_NOT_ENOUGH_MEDIA_SPACE       1
                            21577 ; 739  |#define MUSICLIB_FAT_ERROR_CREATE_FILE                  2
                            21578 ; 740  |#define MUSICLIB_FAT_ERROR_DELETE_FILE                  3
                            21579 ; 741  |#define MUSICLIB_FAT_ERROR_OPEN_FILE                    4
                            21580 ; 742  |
                            21581 ; 743  |/////////////////////
                            21582 ; 744  |
                            21583 ; 745  |#define LONG_SIZE_IN_BYTE                               (6)
                            21584 ; 746  |
                            21585 ; 747  |#ifdef _SUPPORT_2000_SONGS_
                            21586 ; 748  |#define SEC_TABLE_SIZE_IN_LONG                  (16384) // DATABASE_SIZE
                            21587 ; 749  |#else
                            21588 ; 750  |#define SEC_TABLE_SIZE_IN_LONG                  (8192)  // DATABASE_SIZE
                            21589 ; 751  |#endif // _SUPPORT_2000_SONGS_
                            21590 ; 752  |#define SEC_TABLE_SIZE_IN_BYTE                  (SEC_TABLE_SIZE_IN_LONG*LONG_SIZE_IN_BYTE)
                            21591 ; 753  |
                            21592 ; 754  |#define SEC_TABLE_FLASHPART_SIZE_IN_LONG        (SEC_TABLE_SIZE_IN_LONG/2)
                            21593 ; 755  |#define SEC_TABLE_FLASHPART_SIZE_IN_BYTE        (SEC_TABLE_SIZE_IN_BYTE/2)
                            21594 ; 756  |
                            21595 ; 757  |#define NUM_OF_LONG_PER_512SEC          (85)    // 512/6=>85
                            21596 ; 758  |#ifdef _SUPPORT_2000_SONGS_
                            21597 ; 759  |#define NUM_OF_LEVEL2_SEC                               (194)   /* 97x2 */
                            21598 ; 760  |#define NUM_OF_LEVEL2_FLASHPART_SEC             (97)    /* 8192/85 */
                            21599 ; 761  |#else
                            21600 ; 762  |#define NUM_OF_LEVEL2_SEC                               (98)    /* 49x2 */
                            21601 ; 763  |#define NUM_OF_LEVEL2_FLASHPART_SEC             (49)    /* 4096/85 */
                            21602 ; 764  |#endif // _SUPPORT_2000_SONGS_
                            21603 ; 765  |#define LEVEL2_TABLE_SIZE                               (NUM_OF_LEVEL2_SEC*2)
                            21604 ; 766  |#define SEC_TABLE_FLASH_START_SEC               (0x00)
                            21605 ; 767  |#define SEC_TABLE_SD_START_SEC                  (NUM_OF_LEVEL2_FLASHPART_SEC)
                            21606 ; 768  |
                            21607 ; 769  |#define SEC_TABLE_FILESIZE_IN_BYTE              (BYTE_PER_SECTOR*NUM_OF_LEVEL2_SEC)
                            21608 ; 770  |#ifdef _SUPPORT_2000_SONGS_
                            21609 ; 771  |#define BYTE_FILL_INTERDB_GAP                   (320)   // 512-((8192-(85*96))*6)
                            21610 ; 772  |#else
                            21611 ; 773  |#define BYTE_FILL_INTERDB_GAP                   (((NUM_OF_LEVEL2_FLASHPART_SEC*NUM_OF_LONG_PER_512SEC)-SEC_TABLE_FLASHPART_SIZE_IN_LONG)*LONG_SIZE_IN_BYTE+2)
                            21612 ; 774  |#endif  // _SUPPORT_2000_SONGS_
                            21613 ; 775  |
                            21614 ; 776  |#define LB_SEC_TABLE_SIZE_IN_LONG                       (LB_MUSICLIB_FILESIZE_IN_SECTOR)
                            21615 ; 777  |#define LB_SEC_TABLE_SIZE_IN_BYTE                       (LB_SEC_TABLE_SIZE_IN_LONG*LONG_SIZE_IN_BYTE)
                            21616 ; 778  |
                            21617 ; 779  |#define LB_SEC_TABLE_FLASHPART_SIZE_IN_LONG     (LB_SEC_TABLE_SIZE_IN_LONG/2)
                            21618 ; 780  |#define LB_SEC_TABLE_FLASHPART_SIZE_IN_BYTE     (LB_SEC_TABLE_SIZE_IN_BYTE/2)
                            21619 ; 781  |
                            21620 ; 782  |#define NUM_OF_LONG_PER_2048SEC                     (341)   // 2048/6=>341
                            21621 ; 783  |#ifdef _SUPPORT_2000_SONGS_
                            21622 ; 784  |#define NUM_OF_LEVEL2_2048SEC                           (49)    // 16384/341=>49
                            21623 ; 785  |#define NUM_OF_LEVEL2_FLASHPART_2048SEC         (25)    /* 8192/341=>25 */
                            21624 ; 786  |#else
                            21625 ; 787  |#define NUM_OF_LEVEL2_2048SEC                           (25)    // 8192/341=>25
                            21626 ; 788  |#define NUM_OF_LEVEL2_FLASHPART_2048SEC         (13)    /* 4096/341=>13 */
                            21627 ; 789  |#endif // _SUPPORT_2000_SONGS_
                            21628 ; 790  |
                            21629 ; 791  |#ifdef _SUPPORT_2000_SONGS_
                            21630 ; 792  |#define BYTE_FILL_INTERDB_GAP_2048                      (2000)  // 2048-((8192-(341*24))*6)
                            21631 ; 793  |#define BYTE_FILL_INTERDB_2ND_GAP_2048      (2532)  // 99328-96796
                            21632 ; 794  |#else
                            21633 ; 795  |#define BYTE_FILL_INTERDB_GAP_2048                      (((341-4)*6)+2) //2024
                            21634 ; 796  |#define BYTE_FILL_INTERDB_2ND_GAP_2048      (2556)  // 50176-47620
                            21635 ; 797  |#endif // _SUPPORT_2000_SONGS_
                            21636 ; 798  |
                            21637 ; 799  |#ifdef __cplusplus
                            21638 ; 800  |}
                            21639 ; 801  |#endif
                            21640 ; 802  |
                            21641 ; 803  |#endif  /* MUSICLIB_GHDR_H */
                            21642 
                            21644 
                            21645 ; 6    |#endif  // USE_PLAYLIST3
                            21646 ; 7    |
                            21647 ; 8    |#ifndef QUICK_SWITCH_TIMEOUT_TIME
                            21648 ; 9    |// change from 500ms t0 400ms  to reduce inter-song delay by 0.1 sec (8-11-2005)
                            21649 ; 10   |#define QUICK_SWITCH_TIMEOUT_TIME 400   
                            21650 ; 11   |#endif
                            21651 ; 12   |
                            21652 ; 13   |//These are in the DecoderSR/DecoderCSR
                            21653 ; 14   |#define DECODER_VBRFlag         1<<1
                            21654 ; 15   |#define DECODER_PAUSED          1<<5
                            21655 ; 16   |#define DECODER_STOPPED         1<<6
                            21656 ; 17   |#define DECODER_SYNCED          1<<10
                            21657 ; 18   |#define DECODER_PLAYING         1<<12
                            21658 ; 19   |#define DECODER_END_OF_SONG     1<<13           // in DecoderCSR
                            21659 ; 20   |#define DECODER_SONG_INFO       1<<15
                            21660 ; 21   |#define DECODER_FILE_IS_OPEN    1<<16
                            21661 ; 22   |#define DECODER_A_SET           1<<18
                            21662 ; 23   |#define DECODER_B_SET           1<<19
                            21663 ; 24   |#define DECODER_BAD_FILE        1<<21
                            21664 ; 25   |#define DECODER_LOOKING_FOR_SYNC 1<<22
                            21665 ; 26   |
                            21666 ; 27   |#define SEEK_NONE 0
                            21667 ; 28   |#define SEEK_FFWD 1
                            21668 ; 29   |#define SEEK_RWND -1
                            21669 ; 30   |
                            21670 ; 31   |extern _X int g_iSeeking;
                            21671 ; 32   |extern _X INT g_iPlayerState;
                            21672 ; 33   |
                            21673 ; 34   |#ifdef USE_PLAYLIST3
                            21674 ; 35   |extern BOOL bSystemInit;
                            21675 ; 36   |extern uint24   g_is_SD_inserted;
                            21676 ; 37   |extern BOOL bResume;
                            21677 ; 38   |#endif  // USE_PLAYLIST3
                            21678 ; 39   |
                            21679 ; 40   |#ifdef USE_PLAYLIST3
                            21680 ; 41   |void _reentrant ML_browsing_app_init(void);
                            21681 ; 42   |#endif  // USE_PLAYLIST3
                            21682 ; 43   |
                            21683 ; 44   |#endif
                            21684 
                            21686 
                            21687 ; 21   |#include "const.h"
                            21688 
                            21690 
                            21691 ; 1    |//******************************************************************************
                            21692 ; 2    |// Copyright(C) SigmaTel, Inc. 2000
                            21693 ; 3    |//
                            21694 ; 4    |//  Use these values to reduce memory
                            21695 ; 5    |//;******************************************************************************
                            21696 ; 6    |
                            21697 ; 7    |#ifndef _CONST_H
                            21698 ; 8    |#define _CONST_H
                            21699 ; 9    |
                            21700 ; 10   |
                            21701 ; 11   |extern unsigned int _Y const_zero;    
                            21702 ; 12   |extern unsigned int _Y const_one;     
                            21703 ; 13   |extern unsigned int _Y const_two;     
                            21704 ; 14   |extern unsigned int _Y const_three;   
                            21705 ; 15   |extern unsigned int _Y const_four;    
                            21706 ; 16   |extern unsigned int _Y const_eight;   
                            21707 ; 17   |extern unsigned int _Y const_12;   
                            21708 ; 18   |extern unsigned int _Y const_16;   
                            21709 ; 19   |extern unsigned int _Y const_24;      
                            21710 ; 20   |extern unsigned int _Y const_32;     
                            21711 ; 21   |extern unsigned int _Y const_minus_1; 
                            21712 ; 22   |extern unsigned int _Y fract_one;     
                            21713 ; 23   |
                            21714 ; 24   |#endif
                            21715 
                            21717 
                            21718 ; 22   |#ifdef   USE_PLAYLIST1
                            21719 ; 23   |#include "playlist1.h"
                            21720 ; 24   |#else
                            21721 ; 25   |#ifdef   USE_PLAYLIST2
                            21722 ; 26   |#include  "playlist2.h"
                            21723 ; 27   |#else
                            21724 ; 28   |#ifdef   USE_PLAYLIST3
                            21725 ; 29   |#include  "playlist3.h"
                            21726 
                            21728 
                            21729 ; 1    |#ifndef _PLAYLIST3_H
                            21730 ; 2    |#define _PLAYLIST3_H
                            21731 ; 3    |#include "playlist.h"
                            21732 
                            21734 
                            21735 ; 1    |#ifndef PLAYLIST_H
                            21736 ; 2    |#define PLAYLIST_H
                            21737 ; 3    |
                            21738 ; 4    |#include "types.h"
                            21739 
                            21741 
                            21742 ; 1    |////////////////////////////////////////////////////////////////////////////////
                            21743 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                            21744 ; 3    |//
                            21745 ; 4    |// Filename: types.h
                            21746 ; 5    |// Description: Standard data types
                            21747 ; 6    |////////////////////////////////////////////////////////////////////////////////
                            21748 ; 7    |
                            21749 ; 8    |#ifndef _TYPES_H
                            21750 ; 9    |#define _TYPES_H
                            21751 ; 10   |
                            21752 ; 11   |// TODO:  move this outta here!
                            21753 ; 12   |#if !defined(NOERROR)
                            21754 ; 13   |#define NOERROR 0
                            21755 ; 14   |#define SUCCESS 0
                            21756 ; 15   |#endif 
                            21757 ; 16   |#if !defined(SUCCESS)
                            21758 ; 17   |#define SUCCESS  0
                            21759 ; 18   |#endif
                            21760 ; 19   |#if !defined(ERROR)
                            21761 ; 20   |#define ERROR   -1
                            21762 ; 21   |#endif
                            21763 ; 22   |#if !defined(FALSE)
                            21764 ; 23   |#define FALSE 0
                            21765 ; 24   |#endif
                            21766 ; 25   |#if !defined(TRUE)
                            21767 ; 26   |#define TRUE  1
                            21768 ; 27   |#endif
                            21769 ; 28   |
                            21770 ; 29   |#if !defined(NULL)
                            21771 ; 30   |#define NULL 0
                            21772 ; 31   |#endif
                            21773 ; 32   |
                            21774 ; 33   |#define MAX_INT     0x7FFFFF
                            21775 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                            21776 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                            21777 ; 36   |#define MAX_ULONG   (-1) 
                            21778 ; 37   |
                            21779 ; 38   |#define WORD_SIZE   24              // word size in bits
                            21780 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                            21781 ; 40   |
                            21782 ; 41   |
                            21783 ; 42   |#define BYTE    unsigned char       // btVarName
                            21784 ; 43   |#define CHAR    signed char         // cVarName
                            21785 ; 44   |#define USHORT  unsigned short      // usVarName
                            21786 ; 45   |#define SHORT   unsigned short      // sVarName
                            21787 ; 46   |#define WORD    unsigned int        // wVarName
                            21788 ; 47   |#define INT     signed int          // iVarName
                            21789 ; 48   |#define DWORD   unsigned long       // dwVarName
                            21790 ; 49   |#define LONG    signed long         // lVarName
                            21791 ; 50   |#define BOOL    unsigned int        // bVarName
                            21792 ; 51   |#define FRACT   _fract              // frVarName
                            21793 ; 52   |#define LFRACT  long _fract         // lfrVarName
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  87

M:ADDR CODE           CYCLES LINE SOURCELINE
                            21794 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                            21795 ; 54   |#define FLOAT   float               // fVarName
                            21796 ; 55   |#define DBL     double              // dVarName
                            21797 ; 56   |#define ENUM    enum                // eVarName
                            21798 ; 57   |#define CMX     _complex            // cmxVarName
                            21799 ; 58   |typedef WORD UCS3;                   // 
                            21800 ; 59   |
                            21801 ; 60   |#define UINT16  unsigned short
                            21802 ; 61   |#define UINT8   unsigned char   
                            21803 ; 62   |#define UINT32  unsigned long
                            21804 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port exisiting code to only use 48 bit
                            21805 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port exisiting code to only use 48 bit
                            21806 ; 65   |#define WCHAR   UINT16
                            21807 ; 66   |
                            21808 ; 67   |//UINT128 is 16 bytes or 6 words
                            21809 ; 68   |typedef struct UINT128_3500 {   
                            21810 ; 69   |    int val[6];     
                            21811 ; 70   |} UINT128_3500;
                            21812 ; 71   |
                            21813 ; 72   |#define UINT128   UINT128_3500
                            21814 ; 73   |
                            21815 ; 74   |// Little endian word packed byte strings:   
                            21816 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            21817 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            21818 ; 77   |// Little endian word packed byte strings:   
                            21819 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            21820 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            21821 ; 80   |
                            21822 ; 81   |// Declare Memory Spaces To Use When Coding
                            21823 ; 82   |// A. Sector Buffers
                            21824 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                            21825 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                            21826 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                            21827 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                            21828 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                            21829 ; 88   |// B. Media DDI Memory
                            21830 ; 89   |#define MEDIA_DDI_MEM _Y
                            21831 ; 90   |
                            21832 ; 91   |
                            21833 ; 92   |
                            21834 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                            21835 ; 94   |// Examples of circular pointers:
                            21836 ; 95   |//    INT CIRC cpiVarName
                            21837 ; 96   |//    DWORD CIRC cpdwVarName
                            21838 ; 97   |
                            21839 ; 98   |#define RETCODE INT                 // rcVarName
                            21840 ; 99   |
                            21841 ; 100  |// generic bitfield structure
                            21842 ; 101  |struct Bitfield {
                            21843 ; 102  |    unsigned int B0  :1;
                            21844 ; 103  |    unsigned int B1  :1;
                            21845 ; 104  |    unsigned int B2  :1;
                            21846 ; 105  |    unsigned int B3  :1;
                            21847 ; 106  |    unsigned int B4  :1;
                            21848 ; 107  |    unsigned int B5  :1;
                            21849 ; 108  |    unsigned int B6  :1;
                            21850 ; 109  |    unsigned int B7  :1;
                            21851 ; 110  |    unsigned int B8  :1;
                            21852 ; 111  |    unsigned int B9  :1;
                            21853 ; 112  |    unsigned int B10 :1;
                            21854 ; 113  |    unsigned int B11 :1;
                            21855 ; 114  |    unsigned int B12 :1;
                            21856 ; 115  |    unsigned int B13 :1;
                            21857 ; 116  |    unsigned int B14 :1;
                            21858 ; 117  |    unsigned int B15 :1;
                            21859 ; 118  |    unsigned int B16 :1;
                            21860 ; 119  |    unsigned int B17 :1;
                            21861 ; 120  |    unsigned int B18 :1;
                            21862 ; 121  |    unsigned int B19 :1;
                            21863 ; 122  |    unsigned int B20 :1;
                            21864 ; 123  |    unsigned int B21 :1;
                            21865 ; 124  |    unsigned int B22 :1;
                            21866 ; 125  |    unsigned int B23 :1;
                            21867 ; 126  |};
                            21868 ; 127  |
                            21869 ; 128  |union BitInt {
                            21870 ; 129  |        struct Bitfield B;
                            21871 ; 130  |        int        I;
                            21872 ; 131  |};
                            21873 ; 132  |
                            21874 ; 133  |#define MAX_MSG_LENGTH 10
                            21875 ; 134  |struct CMessage
                            21876 ; 135  |{
                            21877 ; 136  |        unsigned int m_uLength;
                            21878 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                            21879 ; 138  |};
                            21880 ; 139  |
                            21881 ; 140  |typedef struct {
                            21882 ; 141  |    WORD m_wLength;
                            21883 ; 142  |    WORD m_wMessage;
                            21884 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                            21885 ; 144  |} Message;
                            21886 ; 145  |
                            21887 ; 146  |struct MessageQueueDescriptor
                            21888 ; 147  |{
                            21889 ; 148  |        int *m_pBase;
                            21890 ; 149  |        int m_iModulo;
                            21891 ; 150  |        int m_iSize;
                            21892 ; 151  |        int *m_pHead;
                            21893 ; 152  |        int *m_pTail;
                            21894 ; 153  |};
                            21895 ; 154  |
                            21896 ; 155  |struct ModuleEntry
                            21897 ; 156  |{
                            21898 ; 157  |    int m_iSignaledEventMask;
                            21899 ; 158  |    int m_iWaitEventMask;
                            21900 ; 159  |    int m_iResourceOfCode;
                            21901 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                            21902 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescriptor *);
                            21903 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                            21904 ; 163  |    int m_uTimeOutHigh;
                            21905 ; 164  |    int m_uTimeOutLow;
                            21906 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                            21907 ; 166  |};
                            21908 ; 167  |
                            21909 ; 168  |union WaitMask{
                            21910 ; 169  |    struct B{
                            21911 ; 170  |        unsigned int m_bNone     :1;
                            21912 ; 171  |        unsigned int m_bMessage  :1;
                            21913 ; 172  |        unsigned int m_bTimer    :1;
                            21914 ; 173  |        unsigned int m_bButton   :1;
                            21915 ; 174  |    } B;
                            21916 ; 175  |    int I;
                            21917 ; 176  |} ;
                            21918 ; 177  |
                            21919 ; 178  |
                            21920 ; 179  |struct Button {
                            21921 ; 180  |        WORD wButtonEvent;
                            21922 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                            21923 ; 182  |};
                            21924 ; 183  |
                            21925 ; 184  |struct Message {
                            21926 ; 185  |        WORD wMsgLength;
                            21927 ; 186  |        WORD wMsgCommand;
                            21928 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                            21929 ; 188  |};
                            21930 ; 189  |
                            21931 ; 190  |union EventTypes {
                            21932 ; 191  |        struct CMessage msg;
                            21933 ; 192  |        struct Button Button ;
                            21934 ; 193  |        struct Message Message;
                            21935 ; 194  |};
                            21936 ; 195  |
                            21937 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                            21938 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                            21939 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                            21940 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                            21941 ; 200  |
                            21942 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                            21943 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                            21944 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                            21945 ; 204  |
                            21946 ; 205  |#if DEBUG
                            21947 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                            21948 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                            21949 ; 208  |#else 
                            21950 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rather than halt or reset. 
                            21951 ; 210  |#define DebugBuildAssert(x)    
                            21952 ; 211  |#endif
                            21953 ; 212  |
                            21954 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                            21955 ; 214  |//  #pragma asm
                            21956 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                            21957 ; 216  |//  #pragma endasm
                            21958 ; 217  |
                            21959 ; 218  |
                            21960 ; 219  |#ifdef COLOR_262K
                            21961 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b)) >> 2)    //262k
                            21962 ; 221  |#elif defined(COLOR_65K)
                            21963 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)) >> 3)  //65k
                            21964 ; 223  |#else
                            21965 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >> 4)
                            21966 ; 225  |#endif
                            21967 ; 226  |    
                            21968 ; 227  |#endif // #ifndef _TYPES_H
                            21969 
                            21971 
                            21972 ; 5    |
                            21973 ; 6    |typedef struct {
                            21974 ; 7    |    WORD    m_wTrack;                       
                            21975 ; 8    |    WORD    m_wDeviceID;
                            21976 ; 9    |    WORD    m_wBufferLength;            //this is in BYTES, not WORDS!
                            21977 ; 10   |    _packed BYTE *m_pFilename;
                            21978 ; 11   |} SONGFILEINFO;
                            21979 ; 12   |
                            21980 ; 13   |#define PLAYLIST_SUCCESS                                0
                            21981 ; 14   |#define PLAYLIST_FILE_ERROR                             1
                            21982 ; 15   |#define PLAYLIST_END_OF_LIST                    2
                            21983 ; 16   |#define PLAYLIST_TRACK_NOT_FOUND                3
                            21984 ; 17   |#define PLAYLIST_DIR_NOT_EMPTY          4 
                            21985 ; 18   |#define PLAYLIST_REBUILD                5
                            21986 ; 19   |#define PLAYLIST_LAST_RETCODE                   5               //The value should always be the same as the last RETCODE
                            21987 ; 20   |
                            21988 ; 21   |
                            21989 ; 22   |#ifdef  USE_PLAYLIST1
                            21990 ; 23   |RETCODE ChangeDIRtoFileEntryDir(struct FileEntry *pCurrentEntry, _packed BYTE * buffer);
                            21991 ; 24   |#endif
                            21992 ; 25   |RETCODE _reentrant Playlist_LFNGetFileName(int,int,UCS3*);                      //UCS3 is actually typdef WORD
                            21993 ; 26   |RETCODE _reentrant Playlist_MarkCurrentSongPlayed(int,int,int*);
                            21994 ; 27   |RETCODE _reentrant Playlist_GetCurrentSongFileInfo(int, int, int*);
                            21995 ; 28   |RETCODE _reentrant Playlist_GetNextSongFileInfo(int, int , int*);
                            21996 ; 29   |RETCODE _reentrant Playlist_GetPreviousSongFileInfo(int,int,int*);
                            21997 ; 30   |#ifdef USE_PLAYLIST1
                            21998 ; 31   |_reentrant INT Playlist_LocateEntryFromName(INT,INT,INT*);
                            21999 ; 32   |#endif
                            22000 ; 33   |
                            22001 ; 34   |#endif 
                            22002 
                            22004 
                            22005 ; 4    |#include "playlist3internal.h"
                            22006 
                            22008 
                            22009 ; 1    |#ifndef __PLAYLIST3INTERNAL_H
                            22010 ; 2    |#define __PLAYLIST3INTERNAL_H
                            22011 ; 3    |
                            22012 ; 4    |#include "project.h"
                            22013 
                            22015 
                            22016 ; 1    |/////////////////////////////////////////////////////////////////////////////////
                            22017 ; 2    |//  Copyright(C) SigmaTel, Inc. 2000-2004
                            22018 ; 3    |//  Filename: project.inc
                            22019 ; 4    |//  Description: 
                            22020 ; 5    |/////////////////////////////////////////////////////////////////////////////////
                            22021 ; 6    |
                            22022 ; 7    |#if (!defined(_PROJECT_INC))
                            22023 ; 8    |#define _PROJECT_INC 1
                            22024 ; 9    |
                            22025 ; 10   |#if defined(STMP_BUILD_PLAYER)
                            22026 ; 11   |#include "hwequ.h"
                            22027 ; 12   |#else 
                            22028 ; 13   |//include "regscodec.inc"
                            22029 ; 14   |#endif
                            22030 ; 15   |
                            22031 ; 16   |//////////////////////////////////////////////////////////////////////////////////
                            22032 ; 17   |// Uncomment next define to allow player boot if you have stfm1000 macro enabled (defaults ON) & 
                            22033 ; 18   |// your board crystal is not able to output nominal voltage range. Used in player main.asm. STMP00012148
                            22034 ; 19   |// Defining this will result in lower battery life (price of using a lower quality crystal). 
                            22035 ; 20   |// Those that want to save battery life and have good crystals that meet our HW team's specs can 
                            22036 ; 21   |// comment out this line to reduce crystal bias current and so battery current in player mode.  
                            22037 ; 22   |#define SUPPORT_MARGINAL_XTALS 1
                            22038 ; 23   |
                            22039 ; 24   |/////////////////////////////////////////////////////////////////////////////////
                            22040 ; 25   |// BOOT SPEED CONFIG & ASSOCIATED BATTERY VOLTAGE CHECK ENABLE
                            22041 ; 26   |/////////////////////////////////////////////////////////////////////////////////
                            22042 ; 27   |// Users can enable one of ATTEMPT_FAST_BOOT or FASTEST boot or neither project define below by defining
                            22043 ; 28   |// values as 0 or 1, else it defaults to the boot speed used in previous SDKs.
                            22044 ; 29   |#define ATTEMPT_FAST_BOOT 1
                            22045 ; 30   |#define ATTEMPT_FASTEST_BOOT 0   
                            22046 ; 31   |// Changing this define to 0 removes Vbat threshholding & unconditionally gives fast boot config above- 
                            22047 ; 32   |// disabling this check is suggested for profiling if you want to try to tweak down threshholds by maybe 50mV.
                            22048 ; 33   |// Also the tests should clear the fast boot config defines to link & boot at normal speed.
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  88

M:ADDR CODE           CYCLES LINE SOURCELINE
                            22049 ; 34   |#define SPEED_BOOT_BATTERY_CHECK 1
                            22050 ; 35   |
                            22051 ; 36   |/////////////////////////////////////////////////////////////////////////////////
                            22052 ; 37   |// MEDIA DEFINITIONS
                            22053 ; 38   |/////////////////////////////////////////////////////////////////////////////////
                            22054 ; 39   |
                            22055 ; 40   |/////////////////////////////////////////////////////////////////////////////////
                            22056 ; 41   |// MNAND - Number of chips forming the internal physical device (i.e. # of NANDs)
                            22057 ; 42   |#if defined(NAND1)
                            22058 ; 43   |#define SM_INTERNAL_CHIPS 1
                            22059 ; 44   |#else 
                            22060 ; 45   |#if defined(NAND2)
                            22061 ; 46   |#define SM_INTERNAL_CHIPS 2
                            22062 ; 47   |#else 
                            22063 ; 48   |#if defined(NAND3)
                            22064 ; 49   |#define SM_INTERNAL_CHIPS 3
                            22065 ; 50   |#else 
                            22066 ; 51   |#if defined(NAND4)
                            22067 ; 52   |#define SM_INTERNAL_CHIPS 4
                            22068 ; 53   |#else 
                            22069 ; 54   |#define SM_INTERNAL_CHIPS 1
                            22070 ; 55   |#endif
                            22071 ; 56   |#endif
                            22072 ; 57   |#endif
                            22073 ; 58   |#endif
                            22074 ; 59   |
                            22075 ; 60   |/////////////////////////////////////////////////////////////////////////////////
                            22076 ; 61   |// If SMARTMEDIA_DETECT_ACTIVE_HIGH is defined:
                            22077 ; 62   |//   SmartMedia will be detected as inserted if the GPIO pin reads 1 and removed if it reads 0.  
                            22078 ; 63   |// If SMARTMEDIA_DETECT_ACTIVE_HIGH is not defined ** comment out next line **
                            22079 ; 64   |//   SmartMedia will be detected as inserted if the GPIO pin reads 0 and removed if it reads 1.
                            22080 ; 65   |//*** comment out if active high ****
                            22081 ; 66   |//SMARTMEDIA_DETECT_ACTIVE_HIGH  equ     1
                            22082 ; 67   |
                            22083 ; 68   |#if defined(SMEDIA)
                            22084 ; 69   |#define NUM_REMOVABLE_MEDIA 1
                            22085 ; 70   |#define NUM_SM_EXTERNAL 1
                            22086 ; 71   |#define MMC_MAX_PHYSICAL_DEVICES 0
                            22087 ; 72   |#define SM_MAX_LOGICAL_DEVICES 2
                            22088 ; 73   |#else 
                            22089 ; 74   |#if defined(MMC)
                            22090 ; 75   |#define NUM_REMOVABLE_MEDIA 1
                            22091 ; 76   |#define NUM_SM_EXTERNAL 0
                            22092 ; 77   |#define MMC_MAX_PHYSICAL_DEVICES 1
                            22093 ; 78   |#define SM_MAX_LOGICAL_DEVICES 1
                            22094 ; 79   |#else 
                            22095 ; 80   |#define NUM_REMOVABLE_MEDIA 0
                            22096 ; 81   |#define NUM_SM_EXTERNAL 0
                            22097 ; 82   |#define MMC_MAX_PHYSICAL_DEVICES 0
                            22098 ; 83   |#define SM_MAX_LOGICAL_DEVICES 1
                            22099 ; 84   |#endif
                            22100 ; 85   |#endif
                            22101 ; 86   |
                            22102 ; 87   |/////////////////////////////////////////////////////////////////////////////////
                            22103 ; 88   |// Mass Storage Class definitions
                            22104 ; 89   |/////////////////////////////////////////////////////////////////////////////////
                            22105 ; 90   |// Set to 0 if Composite Device build is desired.    
                            22106 ; 91   |#define MULTI_LUN_BUILD 1   
                            22107 ; 92   |
                            22108 ; 93   |////////////////////////////////////////////////////////////////////////////////
                            22109 ; 94   |//  SCSI
                            22110 ; 95   |#if (MULTI_LUN_BUILD==0)
                            22111 ; 96   |  #if (NUM_REMOVABLE_MEDIA == 1)
                            22112 ; 97   |    #define SCSI_NUM_TARGETS                        2
                            22113 ; 98   |    #define SCSI_DEVICE_NUM_LUNS_DEV_0              1
                            22114 ; 99   |    #define SCSI_DEVICE_NUM_LUNS_DEV_1              1
                            22115 ; 100  |  #else
                            22116 ; 101  |    #define SCSI_NUM_TARGETS                        1
                            22117 ; 102  |    #define SCSI_DEVICE_NUM_LUNS_DEV_0              1
                            22118 ; 103  |  #endif
                            22119 ; 104  |#else
                            22120 ; 105  |    #define SCSI_NUM_TARGETS                        1
                            22121 ; 106  |  #if (NUM_REMOVABLE_MEDIA == 1)
                            22122 ; 107  |    #define SCSI_DEVICE_NUM_LUNS_DEV_0              2
                            22123 ; 108  |  #else
                            22124 ; 109  |    #define SCSI_DEVICE_NUM_LUNS_DEV_0              1  
                            22125 ; 110  |  #endif
                            22126 ; 111  |#endif
                            22127 ; 112  |
                            22128 ; 113  |
                            22129 ; 114  |#define USBMSC_NUM_DEVICES                      SCSI_NUM_TARGETS
                            22130 ; 115  |
                            22131 ; 116  |
                            22132 ; 117  |////////////////////////////////////////////////////////////////////////////////
                            22133 ; 118  |// Define number of logical medias and drives for three builds (MTP, USBMSC, and Player)
                            22134 ; 119  |////////////////////////////////////////////////////////////////////////////////
                            22135 ; 120  |#ifdef MMC
                            22136 ; 121  |#ifdef MTP_BUILD
                            22137 ; 122  |// --------------------
                            22138 ; 123  |// MTP and MMC
                            22139 ; 124  |// --------------------
                            22140 ; 125  |#define NUM_LOGICAL_MEDIA       2
                            22141 ; 126  |#define NUM_LOGICAL_DRIVES      8
                            22142 ; 127  |#else  // ifndef MTP_BUILD
                            22143 ; 128  |#ifdef STMP_BUILD_PLAYER
                            22144 ; 129  |// --------------------
                            22145 ; 130  |// Player and MMC
                            22146 ; 131  |// --------------------
                            22147 ; 132  |#else
                            22148 ; 133  |// --------------------
                            22149 ; 134  |// USBMSC and MMC
                            22150 ; 135  |// --------------------
                            22151 ; 136  |#define NUM_LOGICAL_MEDIA       3
                            22152 ; 137  |#define NUM_LOGICAL_DRIVES      8
                            22153 ; 138  |#endif // ifdef STMP_BUILD_PLAYER
                            22154 ; 139  |#endif // ifdef MTP_BUILD
                            22155 ; 140  |#else  // ifndef MMC
                            22156 ; 141  |#ifdef MTP_BUILD
                            22157 ; 142  |// --------------------
                            22158 ; 143  |// MTP and NAND only
                            22159 ; 144  |// --------------------
                            22160 ; 145  |#define NUM_LOGICAL_MEDIA       1
                            22161 ; 146  |#define NUM_LOGICAL_DRIVES      7
                            22162 ; 147  |#else  // ifndef MTP_BUILD
                            22163 ; 148  |#ifdef STMP_BUILD_PLAYER
                            22164 ; 149  |// --------------------
                            22165 ; 150  |// Player and NAND only
                            22166 ; 151  |// --------------------
                            22167 ; 152  |#else
                            22168 ; 153  |// --------------------
                            22169 ; 154  |// USBMSC and NAND only
                            22170 ; 155  |// --------------------
                            22171 ; 156  |#define NUM_LOGICAL_MEDIA       2
                            22172 ; 157  |#define NUM_LOGICAL_DRIVES      7
                            22173 ; 158  |#endif // ifdef STMP_BUILD_PLAYER
                            22174 ; 159  |#endif // ifdef MTP_BUILD
                            22175 ; 160  |#endif // ifdef MMC 
                            22176 ; 161  |
                            22177 ; 162  |// If we are in an MTP build then we don't use as many transfers buffers.
                            22178 ; 163  |#if (defined(MTP_BUILD))
                            22179 ; 164  |#define MAX_USB_TRANSFERS_QUEUED 16
                            22180 ; 165  |
                            22181 ; 166  |////!
                            22182 ; 167  |////! This varible holds the watchdog count for the store flush.
                            22183 ; 168  |////!
                            22184 ; 169  |///
                            22185 ; 170  |#include <types.h>
                            22186 ; 171  |extern volatile INT g_StoreWatchDogCount;
                            22187 ; 172  |extern const INT g_StoreWatchDogTimeout;
                            22188 ; 173  |#endif
                            22189 ; 174  |
                            22190 ; 175  |////////////////////////////////////////////////////////////////////////////////
                            22191 ; 176  |// These are needed here for Mass Storage Class
                            22192 ; 177  |// Needs to be cleaned up
                            22193 ; 178  |////////////////////////////////////////////////////////////////////////////////
                            22194 ; 179  |#if (!defined(STMP_BUILD_PLAYER))
                            22195 ; 180  |#define SCRATCH_USER_Y_SIZE 512
                            22196 ; 181  |#define SCRATCH_USER_X_SIZE 512
                            22197 ; 182  |
                            22198 ; 183  |#define BROWNOUT_LEVEL1_DETECTED                0x000001
                            22199 ; 184  |
                            22200 ; 185  |#endif
                            22201 ; 186  |
                            22202 ; 187  |
                            22203 ; 188  |/////////////////////////////////////////////////////////////////////////////////
                            22204 ; 189  |// SmartMedia/NAND defs
                            22205 ; 190  |#define SM_MAX_PHYSICAL_DEVICES SM_INTERNAL_CHIPS+NUM_SM_EXTERNAL
                            22206 ; 191  |#define SM_REMOVABLE_DEVICE_NUM SM_INTERNAL_CHIPS
                            22207 ; 192  |
                            22208 ; 193  |/////////////////////////////////////////////////////////////////////////////////
                            22209 ; 194  |// Sysloadresources defs
                            22210 ; 195  |#define SM_MAX_RESOURCE_DEVICES SM_INTERNAL_CHIPS+NUM_SM_EXTERNAL
                            22211 ; 196  |
                            22212 ; 197  |/////////////////////////////////////////////////////////////////////////////////
                            22213 ; 198  |// MMC defs
                            22214 ; 199  |#define MMC_MAX_PARTITIONS 1
                            22215 ; 200  |#define MMC_MAX_LOGICAL_DEVICES MMC_MAX_PHYSICAL_DEVICES*MMC_MAX_PARTITIONS
                            22216 ; 201  |
                            22217 ; 202  |/////////////////////////////////////////////////////////////////////////////////
                            22218 ; 203  |// SPI defs
                            22219 ; 204  |#define SPI_MAX_DEVICES MMC_MAX_PHYSICAL_DEVICES
                            22220 ; 205  |
                            22221 ; 206  |/////////////////////////////////////////////////////////////////////////////////
                            22222 ; 207  |// Global media defs
                            22223 ; 208  |#define MAX_PHYSICAL_DEVICES SM_MAX_PHYSICAL_DEVICES+MMC_MAX_PHYSICAL_DEVICES
                            22224 ; 209  |#define MAX_LOGICAL_DEVICES SM_MAX_LOGICAL_DEVICES+MMC_MAX_LOGICAL_DEVICES
                            22225 ; 210  |
                            22226 ; 211  |/////////////////////////////////////////////////////////////////////////////////
                            22227 ; 212  |// DO NOT CHANGE THESE!!!
                            22228 ; 213  |#define SM_MAX_PARTITIONS 4
                            22229 ; 214  |#define MAX_HANDLES 2
                            22230 ; 215  |/////////////////////////////////////////////////////////////////////////////////
                            22231 ; 216  |
                            22232 ; 217  |
                            22233 ; 218  |/////////////////////////////////////////////////////////////////////////////////
                            22234 ; 219  |// Battery LRADC Values 
                            22235 ; 220  |/////////////////////////////////////////////////////////////////////////////////
                            22236 ; 221  |// brownout trip point in mV (moved by RS)
                            22237 ; 222  |// BATT_SAFETY_MARGIN:  percentage value used by:
                            22238 ; 223  |//   * SysSaveSettings to determine if enough power is left to attempt a settings save. 
                            22239 ; 224  |//   * Recorder to conditionally prevent the start or continuation of 
                            22240 ; 225  |//     audio recording to media.
                            22241 ; 226  |#define BATT_SAFETY_MARGIN 10
                            22242 ; 227  |
                            22243 ; 228  |//; player resource drive refresh allowed only when battery usable % is above this value. 
                            22244 ; 229  |//; 50% of usable range [0.9V to 1.5V] is around 1.2V This is the safe target alkaline voltage to do a refresh.
                            22245 ; 230  |//; LIION will also require 50% which will work but that could be changed in the future. 
                            22246 ; 231  |//RESOURCE_REFRESH_MIN_BATT_PCT equ 50
                            22247 ; 232  |
                            22248 ; 233  |// stmp00005071 adds these for mp3 encode stability at low battery per battery type & mmc presence.
                            22249 ; 234  |
                            22250 ; 235  |//// Vbat threshholds empirically tuned by profiling max bat current for 3 HW cases: 
                            22251 ; 236  |//// 1 GigaByte MMC, NAND flash only, & LiIon Buck mode. See voicemenu pre-encode Vbat check.
                            22252 ; 237  |#if (!defined(CLCD))
                            22253 ; 238  |#define MP3_ENC_MMC_MIN_V_BAT_MV 1100
                            22254 ; 239  |#define MP3_ENC_NANDONLY_MIN_V_BAT_MV 1000
                            22255 ; 240  |#else 
                            22256 ; 241  |#define MP3_ENC_MMC_MIN_V_BAT_MV 1250
                            22257 ; 242  |#define MP3_ENC_NANDONLY_MIN_V_BAT_MV 1150
                            22258 ; 243  |#endif
                            22259 ; 244  |#define MP3_ENC_BUCKMODE_MIN_V_BAT_MV 3300
                            22260 ; 245  |
                            22261 ; 246  |// These Vbat use-range-percentages are derived to correspond with target battery 
                            22262 ; 247  |// voltages of 1.10V for MMC, 1.0V for nand only (alkaline or nimh), and 3.3V for any LiIon.
                            22263 ; 248  |// See mp3 encoder overlay.
                            22264 ; 249  |#define MP3_ENC_MMC_MIN_V_BAT_RANGE_PCT 33
                            22265 ; 250  |#define MP3_ENC_NANDONLY_MIN_V_BAT_RANGE_PCT 17
                            22266 ; 251  |#define MP3_ENC_BUCKMODE_MIN_V_BAT_RANGE_PCT 25
                            22267 ; 252  |
                            22268 ; 253  |/////////////////////////////////////////////////////////////////////////////////
                            22269 ; 254  |// Voice recording filenames
                            22270 ; 255  |// number of digits in filename Vxxx.wav
                            22271 ; 256  |/////////////////////////////////////////////////////////////////////////////////
                            22272 ; 257  |#define DIGITS_IN_VOICE_FILENAME 3   
                            22273 ; 258  |
                            22274 ; 259  |/////////////////////////////////////////////////////////////////////////////////
                            22275 ; 260  |// Mic Bias: Set this enable to 1 to internally generate mic bias voltage. 
                            22276 ; 261  |// Also below, must configure internal resistor value and pin to use for DC bias. 
                            22277 ; 262  |// Can set to 0 to disable internally generated mic bias voltage at pin lradc1/2.
                            22278 ; 263  |#if defined(DEVICE_3500)
                            22279 ; 264  |#define ENABLE_INTERNALLY_GENERATED_MICBIAS 1 
                            22280 ; 265  |// MIC BIAS circuit source selection: use Low Resolution ADC pin 2 or 1 to bias mic. 
                            22281 ; 266  |// Per your layout: select LRADC 2 or 1 below 
                            22282 ; 267  |//   (pin LRADC 2 for 35xx cpu card revB, LRADC 1 for 35xx cpu card revC, ref schematics, & demo player)
                            22283 ; 268  |#define LRADC_NUM_FOR_MIC_BIAS 1 
                            22284 ; 269  |// Sets internal mic bias R to value 2, 4, or 8 (in kOhms).
                            22285 ; 270  |#define MICBIAS_CONFIGURED_RESISTOR_KOHMS 8
                            22286 ; 271  |
                            22287 ; 272  |// Allows mic bias to settle before sampling. This delay currently unused. For rec btn when bias not yet ready.
                            22288 ; 273  |#define REC_BTN_INTERNAL_MIC_BIAS_SETTLING_DELAY_MS 400 
                            22289 ; 274  |// Option always keeps bias enabled after mainmenu init. This allows for start pop prevention if you use rec button from outside voice menu.
                            22290 ; 275  |// This selection costs 1 mWatt but gains the desired low record button to sampling latency in the record-from-music-menu use-case.
                            22291 ; 276  |#define KEEP_MIC_BIAS_ENABLED 0
                            22292 ; 277  |
                            22293 ; 278  |#else 
                            22294 ; 279  |// STMP3410
                            22295 ; 280  |#define ENABLE_INTERNALLY_GENERATED_MICBIAS 0
                            22296 ; 281  |#define LRADC_NUM_FOR_MIC_BIAS 1 
                            22297 ; 282  |#define MICBIAS_CONFIGURED_RESISTOR_KOHMS 2
                            22298 ; 283  |#endif
                            22299 ; 284  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  89

M:ADDR CODE           CYCLES LINE SOURCELINE
                            22300 ; 285  |/////////////////////////////////////////////////////////////////////////////////
                            22301 ; 286  |// Number of available soft timers
                            22302 ; 287  |/////////////////////////////////////////////////////////////////////////////////
                            22303 ; 288  |#if defined(SYNC_LYRICS)
                            22304 ; 289  |#define SOFT_TIMERS 10
                            22305 ; 290  |#else 
                            22306 ; 291  |#if defined(JPEG_DECODER)
                            22307 ; 292  |#define SOFT_TIMERS 10
                            22308 ; 293  |#else 
                            22309 ; 294  |#define SOFT_TIMERS 9
                            22310 ; 295  |#endif
                            22311 ; 296  |#endif
                            22312 ; 297  |
                            22313 ; 298  |/////////////////////////////////////////////////////////////////////////////////
                            22314 ; 299  |//  sizes
                            22315 ; 300  |/////////////////////////////////////////////////////////////////////////////////
                            22316 ; 301  |#if defined(MMC)
                            22317 ; 302  |#if defined(USE_PLAYLIST5)
                            22318 ; 303  |#define MENU_STACK_SIZE 1500
                            22319 ; 304  |#else 
                            22320 ; 305  |#define MENU_STACK_SIZE 1250
                            22321 ; 306  |#endif //if @def('USE_PLAYLIST5')
                            22322 ; 307  |#else 
                            22323 ; 308  |#if defined(USE_PLAYLIST5)
                            22324 ; 309  |#define MENU_STACK_SIZE 1500
                            22325 ; 310  |#else 
                            22326 ; 311  |#define MENU_STACK_SIZE 1250
                            22327 ; 312  |#endif //if @def('USE_PLAYLIST5')
                            22328 ; 313  |#endif //if @def('MMC')
                            22329 ; 314  |
                            22330 ; 315  |// NOTE: SDK2.6 USED 550 FOR NEXT LINE, BUT SDK3.0BETA USED 750. Should it be ifdef MTP 750 else 550 for other builds? TOVERIFY. MYALLOC
                            22331 ; 316  |// 
                            22332 ; 317  |#define STACK_L1_SIZE 750
                            22333 ; 318  |#define STACK_L2_SIZE 100
                            22334 ; 319  |#define STACK_L3_SIZE 160
                            22335 ; 320  |
                            22336 ; 321  |// If we are in MTP mode the overlay task stack can shrink.
                            22337 ; 322  |// TODO shrink this stack for MTP, I will leave it at 500 until we verify that it 
                            22338 ; 323  |// is ok with switching code.
                            22339 ; 324  |#if defined(MTP_BUILD)
                            22340 ; 325  |#define OVERLAY_MANAGER_STACK_SIZE 300
                            22341 ; 326  |#endif
                            22342 ; 327  |
                            22343 ; 328  |/////////////////////////////////////////////////////////////////////////////////
                            22344 ; 329  |// maximum number of nested funclets 
                            22345 ; 330  |/////////////////////////////////////////////////////////////////////////////////
                            22346 ; 331  |#define MAX_NESTED_FUNCLET 6 
                            22347 ; 332  |
                            22348 ; 333  |/////////////////////////////////////////////////////////////////////////////////
                            22349 ; 334  |//    LCD DEFINITIONS
                            22350 ; 335  |/////////////////////////////////////////////////////////////////////////////////
                            22351 ; 336  |
                            22352 ; 337  |#define SPACE_CHAR 0x000020          
                            22353 ; 338  |#define ZERO_CHAR 0x000030
                            22354 ; 339  |#define COLON_CHAR 0x00003A
                            22355 ; 340  |#define PERIOD_CHAR 0x00002E
                            22356 ; 341  |
                            22357 ; 342  |#if (defined(S6B33B0A_LCD))
                            22358 ; 343  |#define LCD_X_SIZE 128
                            22359 ; 344  |#define LCD_Y_SIZE 159
                            22360 ; 345  |#endif
                            22361 ; 346  |
                            22362 ; 347  |#if (defined(SED15XX_LCD))
                            22363 ; 348  |#define LCD_X_SIZE 128
                            22364 ; 349  |#define LCD_Y_SIZE 64
                            22365 ; 350  |#endif
                            22366 ; 351  |
                            22367 ; 352  |
                            22368 ; 353  |//////////////////////////////////////////////////////////////////////////////////
                            22369 ; 354  |//   Details on Customizing Contrast
                            22370 ; 355  |/////////////////////////////////////////////////////////////////////////////////
                            22371 ; 356  |//   Max supported LCD range is 0 - 3F; however due to hardware/voltage differences
                            22372 ; 357  |//   the range of visibility is usually smaller than this.  It is important to 
                            22373 ; 358  |//   calibrate the visible range, because the contrast setting is saved.
                            22374 ; 359  |//   If the user shuts off the player while lcd is not visible, the player is useless
                            22375 ; 360  |//   unless the ezact sequence is remembered.
                            22376 ; 361  |//   To find out what range your player supports: 
                            22377 ; 362  |//   change these equs to full range or comment out (full range is default)
                            22378 ; 363  |//;;;;;;
                            22379 ; 364  |// uncomment the line below to build code that will provide raw contrast value
                            22380 ; 365  |// recommended calibration using player -- uncomment 
                            22381 ; 366  |//;;;;;;
                            22382 ; 367  |//CONTRAST_CALIBRATION    equ  1
                            22383 ; 368  |////////////////////////////
                            22384 ; 369  |#if (defined(DEMO_HW))
                            22385 ; 370  |// this is the setting for ET301 demos; Next 2 line have not been updated for new Shingyi LCD (June6'05)
                            22386 ; 371  |#define LCD_MAX_CONTRAST 0x32 
                            22387 ; 372  |#define LCD_MIN_CONTRAST 0x1E
                            22388 ; 373  |#else 
                            22389 ; 374  |
                            22390 ; 375  |#if (defined(S6B33B0A_LCD))
                            22391 ; 376  |#define LCD_MAX_CONTRAST 210
                            22392 ; 377  |#define LCD_MIN_CONTRAST 160    
                            22393 ; 378  |#endif
                            22394 ; 379  |
                            22395 ; 380  |#if (defined(SED15XX_LCD))
                            22396 ; 381  |// Next 3 line comment was for OLD shingyi LCD: (default LCD before sdk2.6)
                            22397 ; 382  |// Engineering board regs support range [17-37].
                            22398 ; 383  |//   Engineering board DC/DC support range [24-46]. 
                            22399 ; 384  |//   One default contrast range [24-42] works for both.
                            22400 ; 385  |// The 3 sets of contrast ranges below are updated for SDK2.6 to support either 
                            22401 ; 386  |// new or old ShingYih LCDs. "File" refers to \resource\shingyih\system_lcd_init_seq.src
                            22402 ; 387  |// 3/10/05 - Use one of the 2 next contrast ranges depending on which
                            22403 ; 388  |// ShingYih LCD you have.  See \resources\shingyi\readme.txt 
                            22404 ; 389  |// Optimal for NEW LCD with NEW file (SDK2.6 default)  
                            22405 ; 390  |// G098064-41 LCD module (present on engr board revH LCD card)
                            22406 ; 391  |
                            22407 ; 392  |#if (defined(NEWSHINGYIH))
                            22408 ; 393  |#define LCD_MAX_CONTRAST 250
                            22409 ; 394  |#define LCD_MIN_CONTRAST 0
                            22410 ; 395  |#else 
                            22411 ; 396  |//-----
                            22412 ; 397  |// Near optimal for OLD LCD with NEW file. 
                            22413 ; 398  |// NOT optimal for the new lcd but pretty good. So u may use this if u want 1 build for both LCDs.
                            22414 ; 399  |#define LCD_MAX_CONTRAST 250
                            22415 ; 400  |#define LCD_MIN_CONTRAST 0
                            22416 ; 401  |
                            22417 ; 402  |//=====
                            22418 ; 403  |// Optimal for OLD ShingYih LCD with OLD file (as sdk2.521)
                            22419 ; 404  |// Suggest going with default new init file & values above for your LCD instead of this historic ver.
                            22420 ; 405  |//LCD_MAX_CONTRAST equ 42
                            22421 ; 406  |//LCD_MIN_CONTRAST equ 24 
                            22422 ; 407  |
                            22423 ; 408  |#endif
                            22424 ; 409  |#endif
                            22425 ; 410  |
                            22426 ; 411  |#endif
                            22427 ; 412  |
                            22428 ; 413  |//////////////////////////////////////////////////////////////////////////////////
                            22429 ; 414  |// The default value of the lcd contrast in % of range
                            22430 ; 415  |//   the default value is used when no settings.dat is available
                            22431 ; 416  |//////////////////////////////////////////////////////////////////////////////////
                            22432 ; 417  |
                            22433 ; 418  |#if (defined(S6B33B0A_LCD))
                            22434 ; 419  |// 60% of range is default value
                            22435 ; 420  |#define DEFAULT_CONTRAST 50 
                            22436 ; 421  |#endif
                            22437 ; 422  |
                            22438 ; 423  |#if (defined(SED15XX_LCD))
                            22439 ; 424  |// % of range is default value (was 60%)
                            22440 ; 425  |#define DEFAULT_CONTRAST 50 
                            22441 ; 426  |#endif
                            22442 ; 427  |
                            22443 ; 428  |
                            22444 ; 429  |// percentage change per increment/decrement message (LCD_DEC_CONTRAST/LCD_INC_CONTRAST)
                            22445 ; 430  |// make lower when doing calibration
                            22446 ; 431  |#define LCD_STEPSIZE_CONTRAST 10  
                            22447 ; 432  |
                            22448 ; 433  |
                            22449 ; 434  |/////////////////////////////////////////////////////////////////////////////////
                            22450 ; 435  |// For FFWD and RWND
                            22451 ; 436  |/////////////////////////////////////////////////////////////////////////////////
                            22452 ; 437  |#define SECONDS_TO_SKIP 1
                            22453 ; 438  |#define SECONDS_TO_SKIP1 3
                            22454 ; 439  |#define SECONDS_TO_SKIP2 6
                            22455 ; 440  |// number of seconds to cause reset to begin of song for PREV push
                            22456 ; 441  |#define PREV_SONG_THRESHOLD 5  
                            22457 ; 442  |// number of 300 mSec periods before the numbers of seconds to skip increases
                            22458 ; 443  |#define FIRST_TIME_BOUNDARY 15 
                            22459 ; 444  |// number of 300 mSec periods before the numbers of seconds to skip increases
                            22460 ; 445  |#define SECOND_TIME_BOUNDARY 30 
                            22461 ; 446  |
                            22462 ; 447  |// For audible FFW/RWD
                            22463 ; 448  |#define SECONDS_TO_SKIP_FOR_3X_RATE 1
                            22464 ; 449  |#define SECONDS_TO_SKIP_FOR_60X_RATE 18
                            22465 ; 450  |#define SECONDS_TO_SKIP_FOR_600X_RATE 180
                            22466 ; 451  |#define SECONDS_TO_SKIP_FOR_1800X_RATE 540
                            22467 ; 452  |// number of 300 mSec periods before the numbers of seconds to skip increases
                            22468 ; 453  |#define LEVEL1_BOUNDARY 17 
                            22469 ; 454  |// number of 300 mSec periods before the numbers of seconds to skip increases
                            22470 ; 455  |#define LEVEL2_BOUNDARY 33 
                            22471 ; 456  |// number of 300 mSec periods before the numbers of seconds to skip increases
                            22472 ; 457  |#define LEVEL3_BOUNDARY 50 
                            22473 ; 458  |// Stmp00010296 Ticket #71685:  for song shorter than the min. skip size
                            22474 ; 459  |// if song_time < skip_size, bCurrentSongShort=>TRUE (ignore FWD/RWD commands)
                            22475 ; 460  |// Short Song Time, songs too short to play.
                            22476 ; 461  |#define SHORT_SONG_TIME SECONDS_TO_SKIP         
                            22477 ; 462  |
                            22478 ; 463  |/////////////////////////////////////////////////////////////////////////////////
                            22479 ; 464  |// MP3 Sync Values
                            22480 ; 465  |/////////////////////////////////////////////////////////////////////////////////
                            22481 ; 466  |// # bytes to look for sync before marking it bad
                            22482 ; 467  |#define MP3_SYNC_THRESHOLD 70000 
                            22483 ; 468  |// # bytes to look for sync before slowing decoder isr frequency (to let menus run)
                            22484 ; 469  |#define MP3_SYNC_THRESHOLD1 10000 
                            22485 ; 470  |// once we have sync'd, the isr should be called this frequently
                            22486 ; 471  |#define MP3_DECODERISR_FAST 7500  
                            22487 ; 472  |// if decoder is having difficulty syncing, switch isr to be called less frequently
                            22488 ; 473  |#define MP3_DECODERISR_SLOW 50000 
                            22489 ; 474  |
                            22490 ; 475  |
                            22491 ; 476  |/////////////////////////////////////////////////////////////////////////////////
                            22492 ; 477  |//// Multi-Stage Volume Control Definitions
                            22493 ; 478  |/////////////////////////////////////////////////////////////////////////////////
                            22494 ; 479  |//// Use Multi-Stage Volume
                            22495 ; 480  |#define MULTI_STAGE_VOLUME 0x1                  
                            22496 ; 481  |
                            22497 ; 482  |//// Master Volume definitions
                            22498 ; 483  |#define MIX_MSTR_MAX_VOL 0x0
                            22499 ; 484  |#define NUM_MSTR_ATT_STEPS (0x1F-MIX_MSTR_MAX_VOL)
                            22500 ; 485  |
                            22501 ; 486  |//// DAC-Mode definitions
                            22502 ; 487  |//// Adjusts 0dB point
                            22503 ; 488  |#define MIX_DAC_NOM_VOL 0x6                  
                            22504 ; 489  |#define MIX_DAC_MIN_VOL 0x1F
                            22505 ; 490  |// For minimum clipping: Set MIX_DAC_MAX_VOL below to match MIX_DAC_NOM_VOL value 2 lines above.
                            22506 ; 491  |// For additional gain (with possible clipping): Set MIX_DAC_MAX_VOL in range below. 
                            22507 ; 492  |//                                               Each integer below MIX_DAC_NOM_VOL provides 1.5 dB gain on Stmp34x0; 
                            22508 ; 493  |//                                               Max gain possible: 8 step diff would provide +12dB gain.   
                            22509 ; 494  |// range: [0 to MIX_DAC_NOM_VOL] (0 for loudest volume)
                            22510 ; 495  |#define MIX_DAC_MAX_VOL 0x0  
                            22511 ; 496  |
                            22512 ; 497  |#define NUM_DAC_ATT_STEPS (MIX_DAC_MIN_VOL-MIX_DAC_NOM_VOL+1)
                            22513 ; 498  |#define NUM_DAC_GAIN_STEPS (MIX_DAC_NOM_VOL-MIX_DAC_MAX_VOL)
                            22514 ; 499  |#define NUM_DAC_MODE_VOL_STEPS (NUM_DAC_ATT_STEPS+NUM_MSTR_ATT_STEPS+NUM_DAC_GAIN_STEPS+1)
                            22515 ; 500  |
                            22516 ; 501  |//// If there is no stored volume, set to 50% of DAC-Mode max; change if DAC Mode is not the default
                            22517 ; 502  |//// STMP35xx has 2dB attenuation per step so default needs a few more steps above midpoint.
                            22518 ; 503  |#define DEFAULT_VOLUME ((NUM_DAC_MODE_VOL_STEPS/2)+6)         
                            22519 ; 504  |
                            22520 ; 505  |//// Set maximum restored volume to 75% of DAC-Mode max; change if DAC Mode is not the default
                            22521 ; 506  |#define MAX_RESTORED_VOLUME ((3*NUM_DAC_MODE_VOL_STEPS)/4)   
                            22522 ; 507  |
                            22523 ; 508  |
                            22524 ; 509  |//// Line In definitions (used for Line-In 1)
                            22525 ; 510  |//// 0dB point of the Line In
                            22526 ; 511  |#define MIX_LINE_NOM_VOL 0x8                  
                            22527 ; 512  |//// Minimum volume of Line In
                            22528 ; 513  |#define MIX_LINE_MIN_VOL 0x1F                 
                            22529 ; 514  |//// Maximum volume of Line In (can adjust extra gain)
                            22530 ; 515  |#define MIX_LINE_MAX_VOL 0x6                  
                            22531 ; 516  |#define NUM_LINE_ATT_STEPS (MIX_LINE_MIN_VOL-MIX_LINE_NOM_VOL+1)
                            22532 ; 517  |#define NUM_LINE_GAIN_STEPS (MIX_LINE_NOM_VOL-MIX_LINE_MAX_VOL)
                            22533 ; 518  |#define NUM_LINE_MODE_VOL_STEPS (NUM_LINE_ATT_STEPS+NUM_MSTR_ATT_STEPS+NUM_LINE_GAIN_STEPS+1)
                            22534 ; 519  |
                            22535 ; 520  |//// Line In definitions (used for FM tuner with 144 pin package)
                            22536 ; 521  |//// 0dB point of the Line In
                            22537 ; 522  |#define MIX_FM_NOM_VOL 0x8                  
                            22538 ; 523  |//// Minimum volume of Line In
                            22539 ; 524  |#define MIX_FM_MIN_VOL 0x1F                 
                            22540 ; 525  |//// Maximum volume of Line In (can adjust extra gain)
                            22541 ; 526  |#define MIX_FM_MAX_VOL 0x6                  
                            22542 ; 527  |#define NUM_FM_ATT_STEPS (MIX_FM_MIN_VOL-MIX_FM_NOM_VOL+1)
                            22543 ; 528  |#define NUM_FM_GAIN_STEPS (MIX_FM_NOM_VOL-MIX_FM_MAX_VOL)
                            22544 ; 529  |#define NUM_FM_MODE_VOL_STEPS (NUM_FM_ATT_STEPS+NUM_MSTR_ATT_STEPS+NUM_FM_GAIN_STEPS+1)
                            22545 ; 530  |
                            22546 ; 531  |/////////////////////////////////////////////////////////////////////////////////
                            22547 ; 532  |//// When enabled (1), periodically checks for one of several FM state machine invalid deadlock states & recovers. 
                            22548 ; 533  |//// Define as 0 to disable FM-deadlock-state checking and recovery.
                            22549 ; 534  |#define FM_WATCHDOG_ENABLE 1
                            22550 ; 535  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  90

M:ADDR CODE           CYCLES LINE SOURCELINE
                            22551 ; 536  |#if !defined(STMP_BUILD_PLAYER)
                            22552 ; 537  |////
                            22553 ; 538  |////! This varible holds the lcd display state for the mtp project.
                            22554 ; 539  |////
                            22555 ; 540  |///
                            22556 ; 541  |#include <types.h>
                            22557 ; 542  |extern volatile WORD g_wActivityState;
                            22558 ; 543  |#endif // if !@def('STMP_BUILD_PLAYER')
                            22559 ; 544  |
                            22560 ; 545  |void _reentrant Init5VSense(void);
                            22561 ; 546  |void _reentrant ServiceDCDC(void);
                            22562 ; 547  |
                            22563 ; 548  |////////////////////////////////////////////////////////////////////////////
                            22564 ; 549  |//// JPEG Thumbnail Mode Setting
                            22565 ; 550  |//// number of column in thumbnail mode
                            22566 ; 551  |#define THUMBNAIL_X 2           
                            22567 ; 552  |//// number of row in  thumbnail mode
                            22568 ; 553  |#define THUMBNAIL_Y 2           
                            22569 ; 554  |//// thumbnail boundary offset x
                            22570 ; 555  |#define THUMBNAIL_X_OFFSET 4            
                            22571 ; 556  |//// thumbnail boundary offset y
                            22572 ; 557  |#define THUMBNAIL_Y_OFFSET 4            
                            22573 ; 558  |
                            22574 ; 559  |#endif // if (!@def(_PROJECT_INC))
                            22575 ; 560  |
                            22576 
                            22578 
                            22579 ; 5    |
                            22580 ; 6    |#include "filesystem.h"
                            22581 
                            22583 
                            22584 ; 1    |////////////////////////////////////////////////////////////////////////////////
                            22585 ; 2    |//  Copyright(C) SigmaTel, Inc. 2001
                            22586 ; 3    |//
                            22587 ; 4    |//  File        : FileSystem.h
                            22588 ; 5    |//  Description : Header File for File System
                            22589 ; 6    |////////////////////////////////////////////////////////////////////////////////
                            22590 ; 7    |
                            22591 ; 8    |#ifndef _FILESYSTEM_H
                            22592 ; 9    |#define _FILESYSTEM_H
                            22593 ; 10   |
                            22594 ; 11   |#include "types.h"
                            22595 
                            22597 
                            22598 ; 1    |////////////////////////////////////////////////////////////////////////////////
                            22599 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                            22600 ; 3    |//
                            22601 ; 4    |// Filename: types.h
                            22602 ; 5    |// Description: Standard data types
                            22603 ; 6    |////////////////////////////////////////////////////////////////////////////////
                            22604 ; 7    |
                            22605 ; 8    |#ifndef _TYPES_H
                            22606 ; 9    |#define _TYPES_H
                            22607 ; 10   |
                            22608 ; 11   |// TODO:  move this outta here!
                            22609 ; 12   |#if !defined(NOERROR)
                            22610 ; 13   |#define NOERROR 0
                            22611 ; 14   |#define SUCCESS 0
                            22612 ; 15   |#endif 
                            22613 ; 16   |#if !defined(SUCCESS)
                            22614 ; 17   |#define SUCCESS  0
                            22615 ; 18   |#endif
                            22616 ; 19   |#if !defined(ERROR)
                            22617 ; 20   |#define ERROR   -1
                            22618 ; 21   |#endif
                            22619 ; 22   |#if !defined(FALSE)
                            22620 ; 23   |#define FALSE 0
                            22621 ; 24   |#endif
                            22622 ; 25   |#if !defined(TRUE)
                            22623 ; 26   |#define TRUE  1
                            22624 ; 27   |#endif
                            22625 ; 28   |
                            22626 ; 29   |#if !defined(NULL)
                            22627 ; 30   |#define NULL 0
                            22628 ; 31   |#endif
                            22629 ; 32   |
                            22630 ; 33   |#define MAX_INT     0x7FFFFF
                            22631 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                            22632 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                            22633 ; 36   |#define MAX_ULONG   (-1) 
                            22634 ; 37   |
                            22635 ; 38   |#define WORD_SIZE   24              // word size in bits
                            22636 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                            22637 ; 40   |
                            22638 ; 41   |
                            22639 ; 42   |#define BYTE    unsigned char       // btVarName
                            22640 ; 43   |#define CHAR    signed char         // cVarName
                            22641 ; 44   |#define USHORT  unsigned short      // usVarName
                            22642 ; 45   |#define SHORT   unsigned short      // sVarName
                            22643 ; 46   |#define WORD    unsigned int        // wVarName
                            22644 ; 47   |#define INT     signed int          // iVarName
                            22645 ; 48   |#define DWORD   unsigned long       // dwVarName
                            22646 ; 49   |#define LONG    signed long         // lVarName
                            22647 ; 50   |#define BOOL    unsigned int        // bVarName
                            22648 ; 51   |#define FRACT   _fract              // frVarName
                            22649 ; 52   |#define LFRACT  long _fract         // lfrVarName
                            22650 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                            22651 ; 54   |#define FLOAT   float               // fVarName
                            22652 ; 55   |#define DBL     double              // dVarName
                            22653 ; 56   |#define ENUM    enum                // eVarName
                            22654 ; 57   |#define CMX     _complex            // cmxVarName
                            22655 ; 58   |typedef WORD UCS3;                   // 
                            22656 ; 59   |
                            22657 ; 60   |#define UINT16  unsigned short
                            22658 ; 61   |#define UINT8   unsigned char   
                            22659 ; 62   |#define UINT32  unsigned long
                            22660 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port exisiting code to only use 48 bit
                            22661 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port exisiting code to only use 48 bit
                            22662 ; 65   |#define WCHAR   UINT16
                            22663 ; 66   |
                            22664 ; 67   |//UINT128 is 16 bytes or 6 words
                            22665 ; 68   |typedef struct UINT128_3500 {   
                            22666 ; 69   |    int val[6];     
                            22667 ; 70   |} UINT128_3500;
                            22668 ; 71   |
                            22669 ; 72   |#define UINT128   UINT128_3500
                            22670 ; 73   |
                            22671 ; 74   |// Little endian word packed byte strings:   
                            22672 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            22673 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            22674 ; 77   |// Little endian word packed byte strings:   
                            22675 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            22676 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            22677 ; 80   |
                            22678 ; 81   |// Declare Memory Spaces To Use When Coding
                            22679 ; 82   |// A. Sector Buffers
                            22680 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                            22681 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                            22682 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                            22683 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                            22684 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                            22685 ; 88   |// B. Media DDI Memory
                            22686 ; 89   |#define MEDIA_DDI_MEM _Y
                            22687 ; 90   |
                            22688 ; 91   |
                            22689 ; 92   |
                            22690 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                            22691 ; 94   |// Examples of circular pointers:
                            22692 ; 95   |//    INT CIRC cpiVarName
                            22693 ; 96   |//    DWORD CIRC cpdwVarName
                            22694 ; 97   |
                            22695 ; 98   |#define RETCODE INT                 // rcVarName
                            22696 ; 99   |
                            22697 ; 100  |// generic bitfield structure
                            22698 ; 101  |struct Bitfield {
                            22699 ; 102  |    unsigned int B0  :1;
                            22700 ; 103  |    unsigned int B1  :1;
                            22701 ; 104  |    unsigned int B2  :1;
                            22702 ; 105  |    unsigned int B3  :1;
                            22703 ; 106  |    unsigned int B4  :1;
                            22704 ; 107  |    unsigned int B5  :1;
                            22705 ; 108  |    unsigned int B6  :1;
                            22706 ; 109  |    unsigned int B7  :1;
                            22707 ; 110  |    unsigned int B8  :1;
                            22708 ; 111  |    unsigned int B9  :1;
                            22709 ; 112  |    unsigned int B10 :1;
                            22710 ; 113  |    unsigned int B11 :1;
                            22711 ; 114  |    unsigned int B12 :1;
                            22712 ; 115  |    unsigned int B13 :1;
                            22713 ; 116  |    unsigned int B14 :1;
                            22714 ; 117  |    unsigned int B15 :1;
                            22715 ; 118  |    unsigned int B16 :1;
                            22716 ; 119  |    unsigned int B17 :1;
                            22717 ; 120  |    unsigned int B18 :1;
                            22718 ; 121  |    unsigned int B19 :1;
                            22719 ; 122  |    unsigned int B20 :1;
                            22720 ; 123  |    unsigned int B21 :1;
                            22721 ; 124  |    unsigned int B22 :1;
                            22722 ; 125  |    unsigned int B23 :1;
                            22723 ; 126  |};
                            22724 ; 127  |
                            22725 ; 128  |union BitInt {
                            22726 ; 129  |        struct Bitfield B;
                            22727 ; 130  |        int        I;
                            22728 ; 131  |};
                            22729 ; 132  |
                            22730 ; 133  |#define MAX_MSG_LENGTH 10
                            22731 ; 134  |struct CMessage
                            22732 ; 135  |{
                            22733 ; 136  |        unsigned int m_uLength;
                            22734 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                            22735 ; 138  |};
                            22736 ; 139  |
                            22737 ; 140  |typedef struct {
                            22738 ; 141  |    WORD m_wLength;
                            22739 ; 142  |    WORD m_wMessage;
                            22740 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                            22741 ; 144  |} Message;
                            22742 ; 145  |
                            22743 ; 146  |struct MessageQueueDescriptor
                            22744 ; 147  |{
                            22745 ; 148  |        int *m_pBase;
                            22746 ; 149  |        int m_iModulo;
                            22747 ; 150  |        int m_iSize;
                            22748 ; 151  |        int *m_pHead;
                            22749 ; 152  |        int *m_pTail;
                            22750 ; 153  |};
                            22751 ; 154  |
                            22752 ; 155  |struct ModuleEntry
                            22753 ; 156  |{
                            22754 ; 157  |    int m_iSignaledEventMask;
                            22755 ; 158  |    int m_iWaitEventMask;
                            22756 ; 159  |    int m_iResourceOfCode;
                            22757 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                            22758 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescriptor *);
                            22759 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                            22760 ; 163  |    int m_uTimeOutHigh;
                            22761 ; 164  |    int m_uTimeOutLow;
                            22762 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                            22763 ; 166  |};
                            22764 ; 167  |
                            22765 ; 168  |union WaitMask{
                            22766 ; 169  |    struct B{
                            22767 ; 170  |        unsigned int m_bNone     :1;
                            22768 ; 171  |        unsigned int m_bMessage  :1;
                            22769 ; 172  |        unsigned int m_bTimer    :1;
                            22770 ; 173  |        unsigned int m_bButton   :1;
                            22771 ; 174  |    } B;
                            22772 ; 175  |    int I;
                            22773 ; 176  |} ;
                            22774 ; 177  |
                            22775 ; 178  |
                            22776 ; 179  |struct Button {
                            22777 ; 180  |        WORD wButtonEvent;
                            22778 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                            22779 ; 182  |};
                            22780 ; 183  |
                            22781 ; 184  |struct Message {
                            22782 ; 185  |        WORD wMsgLength;
                            22783 ; 186  |        WORD wMsgCommand;
                            22784 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                            22785 ; 188  |};
                            22786 ; 189  |
                            22787 ; 190  |union EventTypes {
                            22788 ; 191  |        struct CMessage msg;
                            22789 ; 192  |        struct Button Button ;
                            22790 ; 193  |        struct Message Message;
                            22791 ; 194  |};
                            22792 ; 195  |
                            22793 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                            22794 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                            22795 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                            22796 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                            22797 ; 200  |
                            22798 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                            22799 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                            22800 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                            22801 ; 204  |
                            22802 ; 205  |#if DEBUG
                            22803 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                            22804 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  91

M:ADDR CODE           CYCLES LINE SOURCELINE
                            22805 ; 208  |#else 
                            22806 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rather than halt or reset. 
                            22807 ; 210  |#define DebugBuildAssert(x)    
                            22808 ; 211  |#endif
                            22809 ; 212  |
                            22810 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                            22811 ; 214  |//  #pragma asm
                            22812 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                            22813 ; 216  |//  #pragma endasm
                            22814 ; 217  |
                            22815 ; 218  |
                            22816 ; 219  |#ifdef COLOR_262K
                            22817 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b)) >> 2)    //262k
                            22818 ; 221  |#elif defined(COLOR_65K)
                            22819 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)) >> 3)  //65k
                            22820 ; 223  |#else
                            22821 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >> 4)
                            22822 ; 225  |#endif
                            22823 ; 226  |    
                            22824 ; 227  |#endif // #ifndef _TYPES_H
                            22825 
                            22827 
                            22828 ; 12   |
                            22829 ; 13   |
                            22830 ; 14   |// File attributes
                            22831 ; 15   |#ifndef _FS_ATTRIBUTES
                            22832 ; 16   |#define _FS_ATTRIBUTES
                            22833 ; 17   |#define READ        1
                            22834 ; 18   |#define WRITE       2
                            22835 ; 19   |#define WRITE_PLUS  3
                            22836 ; 20   |#define APPEND      4
                            22837 ; 21   |#define TRUNCATE    8
                            22838 ; 22   |#define CREATE      16
                            22839 ; 23   |#endif
                            22840 ; 24   |
                            22841 ; 25   |//#ifndef FAT12
                            22842 ; 26   |//#define FAT12   1
                            22843 ; 27   |//#endif
                            22844 ; 28   |//
                            22845 ; 29   |#ifndef FAT16
                            22846 ; 30   |#define FAT16   2
                            22847 ; 31   |#endif
                            22848 ; 32   |
                            22849 ; 33   |#define MEM_SPACE_P 0x100000
                            22850 ; 34   |#define MEM_SPACE_Y 0x400000
                            22851 ; 35   |#define MEM_SPACE_X 0x800000
                            22852 ; 36   |
                            22853 ; 37   |#define FILE_SYS_MODE_READ  0
                            22854 ; 38   |#define FILE_SYS_MODE_WRITE 1
                            22855 ; 39   | 
                            22856 ; 40   |#define ATTR_READ_ONLY      0x01
                            22857 ; 41   |#define ATTR_HIDDEN         0x02
                            22858 ; 42   |#define ATTR_SYSTEM         0x04
                            22859 ; 43   |#define ATTR_VOLUME_ID      0x08
                            22860 ; 44   |#define ATTR_DIRECTORY      0x10
                            22861 ; 45   |#define ATTR_ARCHIVE        0x20
                            22862 ; 46   |#define ATTR_LONG_NAME      ATTR_READ_ONLY|ATTR_HIDDEN|ATTR_SYSTEM|ATTR_VOLUME_ID
                            22863 ; 47   |
                            22864 ; 48   |#define SEEK_SET           -1
                            22865 ; 49   |#define SEEK_CUR            0
                            22866 ; 50   |#define SEEK_END            1
                            22867 ; 51   |
                            22868 ; 52   |#define DEVICE_INSTALLED              (WORD)(0)
                            22869 ; 53   |#define DEVICE_NOT_FOUND              (WORD)(2)
                            22870 ; 54   |#define INVALID_FILESYSTEM                        (WORD)(3)
                            22871 ; 55   |#define DEVICE_INVALID                (WORD)(-1)
                            22872 ; 56   |#define DEVICE_ERROR_WRITE_PROTECTED  (WORD)(-2)
                            22873 ; 57   |
                            22874 ; 58   |#define MEDIA_SIZE_TOTAL_SECTORS    0
                            22875 ; 59   |#define MEDIA_SIZE_TOTAL_BYTES      1
                            22876 ; 60   |#define MEDIA_SIZE_BYTES_PER_SECTOR 2
                            22877 ; 61   |#define MEDIA_SIZE_IN_MEGABYTES     3     
                            22878 ; 62   |
                            22879 ; 63   |#define READ_TYPE_NORMAL            0
                            22880 ; 64   |#define READ_TYPE_FAT               1
                            22881 ; 65   |#define READ_TYPE_RAW               2
                            22882 ; 66   |
                            22883 ; 67   |
                            22884 ; 68   |#ifdef MEDIA_DDI_PARTIAL_SEQ_ENABLE
                            22885 ; 69   |    #define WRITE_TYPE_RANDOM                   0
                            22886 ; 70   |    #define WRITE_TYPE_SEQ_FIRST                1
                            22887 ; 71   |    #define WRITE_TYPE_SEQ_NEXT                 2
                            22888 ; 72   |    #define WRITE_TYPE_RESET_CLEAN_UP           3
                            22889 ; 73   |    #define WRITE_TYPE_PARTIAL_SEQ_FIRST        4
                            22890 ; 74   |    #define WRITE_TYPE_PARTIAL_SEQ_NEXT         5
                            22891 ; 75   |    #define WRITE_TYPE_PARTIAL_SEQ_LAST         6
                            22892 ; 76   |    #ifdef MEDIA_DDI_RAW_SECTOR_SERVER_ENABLE
                            22893 ; 77   |        #define WRITE_TYPE_RANDOM_RAW               7
                            22894 ; 78   |        #define WRITE_TYPE_SEQ_FIRST_RAW            8
                            22895 ; 79   |        #define WRITE_TYPE_SEQ_NEXT_RAW             9
                            22896 ; 80   |        #define WRITE_TYPE_PARTIAL_SEQ_FIRST_RAW    10
                            22897 ; 81   |        #define WRITE_TYPE_PARTIAL_SEQ_NEXT_RAW     11
                            22898 ; 82   |        #define WRITE_TYPE_PARTIAL_SEQ_LAST_RAW     12
                            22899 ; 83   |    #endif
                            22900 ; 84   |#else
                            22901 ; 85   |    #define WRITE_TYPE_RANDOM                   0
                            22902 ; 86   |    #define WRITE_TYPE_SEQ_FIRST                1
                            22903 ; 87   |    #define WRITE_TYPE_SEQ_NEXT                 2
                            22904 ; 88   |    #ifdef MEDIA_DDI_RAW_SECTOR_SERVER_ENABLE
                            22905 ; 89   |        #define WRITE_TYPE_RANDOM_RAW               3
                            22906 ; 90   |        #define WRITE_TYPE_SEQ_FIRST_RAW            4
                            22907 ; 91   |        #define WRITE_TYPE_SEQ_NEXT_RAW             5
                            22908 ; 92   |    #endif
                            22909 ; 93   |#endif
                            22910 ; 94   |    #define WRITE_TYPE_UNDEFINED 0xFFFFFF
                            22911 ; 95   |
                            22912 ; 96   |
                            22913 ; 97   |#ifndef MAX_FILENAME_LENGTH
                            22914 ; 98   |#define MAX_FILENAME_LENGTH 256
                            22915 ; 99   |#endif
                            22916 ; 100  |
                            22917 ; 101  |typedef struct {
                            22918 ; 102  |    WORD wNumberOfZones;
                            22919 ; 103  |    WORD wSizeInMegaBytes;
                            22920 ; 104  |} SMARTMEDIA_CHIP_INFO;
                            22921 ; 105  |
                            22922 ; 106  |typedef struct {
                            22923 ; 107  |    WORD wBootIdentification;
                            22924 ; 108  |    WORD wStartHeadNumber;
                            22925 ; 109  |    WORD wStartSectorNumber;
                            22926 ; 110  |    WORD wStartCylinderNumber;
                            22927 ; 111  |    WORD wSystemIdentification;
                            22928 ; 112  |    WORD wEndHeadNumber;
                            22929 ; 113  |    WORD wEndSectorNumber;
                            22930 ; 114  |    WORD wEndCylinderNumber;
                            22931 ; 115  |    WORD wStartLogicalSectorNumberHigh;
                            22932 ; 116  |    WORD wStartLogicalSectorNumberLow;
                            22933 ; 117  |    WORD wPartitionSizeHigh;
                            22934 ; 118  |    WORD wPartitionSizeLow;
                            22935 ; 119  |} SMARTMEDIA_PARTITION_TABLE;
                            22936 ; 120  |
                            22937 ; 121  |typedef struct {
                            22938 ; 122  |    WORD wWord0;
                            22939 ; 123  |    WORD wWord1;
                            22940 ; 124  |    WORD wWord2;
                            22941 ; 125  |} SMARTMEDIA_CIS_IDI_MANUFACTURER_NAME;
                            22942 ; 126  |
                            22943 ; 127  |typedef struct {
                            22944 ; 128  |    WORD wWord0;
                            22945 ; 129  |    WORD wWord1;
                            22946 ; 130  |} SMARTMEDIA_CIS_IDI_PRODUCT_NAME;
                            22947 ; 131  |
                            22948 ; 132  |typedef struct {
                            22949 ; 133  |    WORD wWord0;
                            22950 ; 134  |    WORD wWord1;
                            22951 ; 135  |} SMARTMEDIA_CIS_IDI_PRODUCT_VERSION;
                            22952 ; 136  |
                            22953 ; 137  |typedef struct {
                            22954 ; 138  |    WORD wWord0;
                            22955 ; 139  |    WORD wWord1;
                            22956 ; 140  |    WORD wWord2;
                            22957 ; 141  |    WORD wWord3;
                            22958 ; 142  |} SMARTMEDIA_CIS_IDI_SERIAL_NUMBER;
                            22959 ; 143  |
                            22960 ; 144  |typedef struct {
                            22961 ; 145  |    WORD wWord0;
                            22962 ; 146  |} SMARTMEDIA_CIS_IDI_MODEL_NUMBER;
                            22963 
                            22986 
                            22987 ; 147  |
                            22988 ; 148  |typedef struct {
                            22989 ; 149  |    SMARTMEDIA_CIS_IDI_MANUFACTURER_NAME ManufacturerName;
                            22990 ; 150  |    SMARTMEDIA_CIS_IDI_PRODUCT_NAME ProductName;
                            22991 ; 151  |    SMARTMEDIA_CIS_IDI_PRODUCT_VERSION ProductVersion;
                            22992 ; 152  |    SMARTMEDIA_CIS_IDI_SERIAL_NUMBER SerialNumber;
                            22993 ; 153  |    SMARTMEDIA_CIS_IDI_MODEL_NUMBER ModelNumber;
                            22994 ; 154  |} SMARTMEDIA_CIS_IDI_TABLE;
                            22995 
                            23017 
                            23018 ; 155  |   
                            23019 ; 156  |typedef struct {
                            23020 ; 157  |    WORD wPageSizeInBytes;
                            23021 ; 158  |    WORD wRedundantAreaSizeInBytes;
                            23022 ; 159  |    WORD wNumberOfPagesPerBlock;
                            23023 ; 160  |    WORD wNumberOfBlocksPerZone;
                            23024 ; 161  |    WORD wNumberOfZonesInMedia;
                            23025 ; 162  |    WORD wMediaSizeInMBytes;
                            23026 ; 163  |    SMARTMEDIA_PARTITION_TABLE * pPartitionTable;
                            23027 ; 164  |    SMARTMEDIA_CIS_IDI_TABLE * pCisIdiTable;
                            23028 ; 165  |    WORD wMediaFlagStatus;
                            23029 ; 166  |    WORD wNumberOfBlocksToTheCisIdiBlock;
                            23030 ; 167  |    WORD wTotalNumberOfPhysicalBlocks;
                            23031 ; 168  |    WORD wNumberOfSystemBlocks;
                            23032 ; 169  |} SMARTMEDIA_ENTRY_TABLE;
                            23033 ; 170  |
                            23034 ; 171  |typedef struct {
                            23035 ; 172  |    WORD wDevice;        
                            23036 ; 173  |    WORD wDirtyBlockFlag;
                            23037 ; 174  |    WORD wCleanTailFlag; 
                            23038 ; 175  |    WORD wLogDOSPage;    
                            23039 ; 176  |    WORD wSrcLogBlock;   
                            23040 ; 177  |    WORD wSrcPhyBlock;   
                            23041 ; 178  |    WORD wDestPhyBlock;  
                            23042 ; 179  |    WORD wStartSrcPage;  
                            23043 ; 180  |    WORD wStartDestPage; 
                            23044 ; 181  |    WORD wPagesToCopy;   
                            23045 ; 182  |    WORD wReplaceBuff;   
                            23046 ; 183  |    WORD wReplaceRdnt;
                            23047 ; 184  |    #ifdef MEDIA_DDI_PARTIAL_SEQ_ENABLE
                            23048 ; 185  |        WORD wFirstCount;
                            23049 ; 186  |        WORD wNextCount;
                            23050 ; 187  |        WORD wLastCount;
                            23051 ; 188  |    #endif
                            23052 ; 189  |} SMARTMEDIA_FWPPS_TABLE;
                            23053 ; 190  |
                            23054 ; 191  |typedef struct {
                            23055 ; 192  |    WORD wWord0;
                            23056 ; 193  |    WORD wWord1;
                            23057 ; 194  |    WORD wWord2;
                            23058 ; 195  |    WORD wWord3;
                            23059 ; 196  |} DIRECTORY_NAME;
                            23060 ; 197  |
                            23061 ; 198  |typedef struct {
                            23062 ; 199  |    WORD wWord0;
                            23063 ; 200  |    WORD wWord1;
                            23064 ; 201  |} DIRECTORY_EXTENSION;
                            23065 ; 202  |
                            23066 ; 203  |typedef struct {
                            23067 ; 204  |    WORD wWord0;
                            23068 ; 205  |    WORD wWord1;
                            23069 ; 206  |} DIRECTORY_SIZE;
                            23070 
                            23085 
                            23086 ; 207  |
                            23087 ; 208  |typedef struct {
                            23088 ; 209  |    DIRECTORY_NAME Name;
                            23089 ; 210  |    DIRECTORY_EXTENSION Extension;
                            23090 ; 211  |    WORD wAttribute;
                            23091 ; 212  |    WORD wReserved[4];
                            23092 ; 213  |    WORD wCreationTime;
                            23093 ; 214  |    WORD wCreationData;
                            23094 ; 215  |    WORD wFirstCluster;
                            23095 ; 216  |    DIRECTORY_SIZE Size;
                            23096 ; 217  |    WORD wCurrentCluster;
                            23097 ; 218  |    WORD wPointer;
                            23098 ; 219  |    WORD wRecord;
                            23099 ; 220  |    WORD wRd;
                            23100 ; 221  |} DIRECTORY_FILE_CONTROL_BLOCK;
                            23101 ; 222  |
                            23102 ; 223  |// TODO:  clean this up.  There are two versions.
                            23103 ; 224  |struct FCB
                            23104 ; 225  |{
                            23105 ; 226  |    _packed BYTE m_szFileName[9];       //0-2
                            23106 ; 227  |    int     m_wReserved;                //3
                            23107 ; 228  |    _packed BYTE m_szExt[4];            //4-5
                            23108 ; 229  |    int     m_wAttributes;              //6
                            23109 ; 230  |    int     m_wReserved2[4];            //7,8,9,a
                            23110 ; 231  |    int     m_wTimeofCreation;          //b
                            23111 ; 232  |    int     m_wDateofCreation;          //c
                            23112 ; 233  |    int     m_wFirstCluster;            //d
                            23113 ; 234  |    int     m_wFileSizeHigh;            //e
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  92

M:ADDR CODE           CYCLES LINE SOURCELINE
                            23114 ; 235  |    int     m_wFileSizeLow;             //f
                            23115 ; 236  |};
                            23116 
                            23132 
                            23133 ; 237  |
                            23134 ; 238  |
                            23135 ; 239  |typedef struct {
                            23136 ; 240  |    WORD wFirstClusterCurrentDirectory;
                            23137 ; 241  |    WORD wFirstClusterParentDirectory;
                            23138 ; 242  |    WORD wAbsSectorCurrentlyCached;
                            23139 ; 243  |    WORD wCurrentRelativeSector;
                            23140 ; 244  |    WORD wNumberOfSectors;
                            23141 ; 245  |    WORD wCurrentRecordLoadedInDcb;
                            23142 ; 246  |    WORD wBufferedRecord;
                            23143 ; 247  |    WORD wMaxNumberRecordsCurrentDirectory;
                            23144 ; 248  |    WORD * pwPointerToBuffer;
                            23145 ; 249  |    WORD * pwPointerToPath;
                            23146 ; 250  |    DIRECTORY_FILE_CONTROL_BLOCK * pDirFcb;
                            23147 ; 251  |} DIRECTORY_CONTROL_BLOCK;
                            23148 ; 252  |
                            23149 ; 253  |typedef struct {
                            23150 ; 254  |    WORD wWord0;
                            23151 ; 255  |    WORD wWord1;
                            23152 ; 256  |    WORD wWord2;
                            23153 ; 257  |    WORD wWord3;
                            23154 ; 258  |} FILE_NAME;
                            23155 ; 259  |
                            23156 ; 260  |typedef struct {
                            23157 ; 261  |    WORD wWord0;
                            23158 ; 262  |    WORD wWord1;
                            23159 ; 263  |} FILE_EXTENSION;
                            23160 ; 264  |
                            23161 ; 265  |typedef struct {
                            23162 ; 266  |    WORD wWord0;
                            23163 ; 267  |    WORD wWord1;
                            23164 ; 268  |} FILE_SIZE;
                            23165 ; 269  |
                            23166 ; 270  |typedef union {
                            23167 ; 271  |    struct {
                            23168 ; 272  |        int Read        :1;
                            23169 ; 273  |        int Write       :1;
                            23170 ; 274  |        int Append      :1;
                            23171 ; 275  |        int Truncate    :1;
                            23172 ; 276  |        int Create      :1;
                            23173 ; 277  |        int Rsrv        :3;
                            23174 ; 278  |        int Mode        :8;
                            23175 ; 279  |        int Device      :8;
                            23176 ; 280  |    } B;
                            23177 ; 281  |    int I;
                            23178 ; 282  |} FILE_FLAGS;
                            23179 ; 283  |
                            23180 ; 284  |typedef struct {
                            23181 ; 285  |    WORD wWord0;
                            23182 ; 286  |    WORD wWord1;
                            23183 ; 287  |} FILE_BYTE_CURRENT;
                            23184 
                            23224 
                            23225 ; 288  |
                            23226 ; 289  |typedef struct {
                            23227 ; 290  |    FILE_NAME Name;
                            23228 ; 291  |    FILE_EXTENSION Extension;
                            23229 ; 292  |    WORD wAttributes;
                            23230 ; 293  |    WORD wReserved[4];
                            23231 ; 294  |    WORD wCreationTime;
                            23232 ; 295  |    WORD wCreationData;
                            23233 ; 296  |    WORD wFirstCluster;
                            23234 ; 297  |    FILE_SIZE Size;
                            23235 ; 298  |    WORD wCurrentCluster;
                            23236 ; 299  |    WORD wPointer;
                            23237 ; 300  |    WORD wRecord;
                            23238 ; 301  |    WORD wRd;
                            23239 ; 302  |    FILE_FLAGS Flags;
                            23240 ; 303  |    FILE_BYTE_CURRENT FcbByteCurrent;
                            23241 ; 304  |    WORD wFcbFlagEndOfCx;
                            23242 ; 305  |} FILE_CONTROL_BLOCK;    
                            23243 ; 306  |
                            23244 ; 307  |typedef struct {
                            23245 ; 308  |    WORD wWord0;
                            23246 ; 309  |    WORD wWord1;
                            23247 ; 310  |    WORD wWord2;
                            23248 ; 311  |    WORD wWord3;
                            23249 ; 312  |} VOLUME_LABEL;
                            23250 ; 313  |
                            23251 ; 314  |typedef struct {
                            23252 ; 315  |    WORD wFATPhysicalBlock1;
                            23253 ; 316  |    WORD wFATPhysicalBlock2;
                            23254 ; 317  |    WORD wFATPhysicalBlock3;
                            23255 ; 318  |    WORD wFATPhysicalBlock4;
                            23256 ; 319  |} FAT_PHYSICAL_BLOCK_LIST;
                            23257 
                            23264 
                            23265 ; 320  |
                            23266 ; 321  |typedef struct {
                            23267 ; 322  |    WORD wFATSectorInCache;
                            23268 ; 323  |    WORD wLastClusterFree;
                            23269 ; 324  |    WORD wNumberOfUsedClusters;
                            23270 ; 325  |    WORD wNumberOfFreeClusters;
                            23271 ; 326  |    WORD wNumberOfBadClusters;
                            23272 ; 327  |    WORD wNumberOfReservedClusters;
                            23273 ; 328  |    WORD wControl;
                            23274 ; 329  |    WORD * pwSectorCache;
                            23275 ; 330  |    FAT_PHYSICAL_BLOCK_LIST FATPhysicalLocationList;
                            23276 ; 331  |} FAT_TABLE;
                            23277 
                            23284 
                            23285 ; 332  |
                            23286 ; 333  |typedef struct {
                            23287 ; 334  |    WORD wStateMediaTable;
                            23288 ; 335  |    WORD wTypeFs;
                            23289 ; 336  |    WORD wBytesPerSector;
                            23290 ; 337  |    WORD wSectorsPerCluster;
                            23291 ; 338  |    WORD wNumberOfReservedSectors;
                            23292 ; 339  |    WORD wMaximumNumberOfFATs;
                            23293 ; 340  |    WORD wMaxRootDirectoryEntries;
                            23294 ; 341  |    WORD wTotalSectors;
                            23295 ; 342  |    WORD wNumberOfFATSectors;
                            23296 ; 343  |    WORD wNumberOfSectorsPerTrack;
                            23297 ; 344  |    WORD wNumberOfHeads;
                            23298 ; 345  |    WORD wNumberOfHiddenSectorsMSB;
                            23299 ; 346  |    WORD wNumberOfHiddenSectorsLSB;
                            23300 ; 347  |    WORD wTotalSectors32MSB;
                            23301 ; 348  |    WORD wTotalSectors32LSB;
                            23302 ; 349  |    WORD wDriverNumber;
                            23303 ; 350  |    WORD wExtendedBootSignature;
                            23304 ; 351  |    WORD wVolumeIDMSB;
                            23305 ; 352  |    WORD wVolumeIDLSB;
                            23306 ; 353  |    VOLUME_LABEL VolumeLabel;
                            23307 ; 354  |    WORD * pwWriteBuffer;
                            23308 ; 355  |    WORD wPrimaryFATRelativeSector;
                            23309 ; 356  |    WORD wSecondaryFATRelativeSector;
                            23310 ; 357  |    WORD wRootDirectoryRelativeSector;
                            23311 ; 358  |    WORD wFirstSectorNumberDataZone;
                            23312 ; 359  |    WORD wMaxNumberOfFATEntries;
                            23313 ; 360  |    WORD wRootDirectorySizeInSectors;
                            23314 ; 361  |    WORD wDataAreaSizeInSectors;
                            23315 ; 362  |} MEDIA_TABLE;
                            23316 
                            23375 
                            23376 ; 363  |
                            23377 ; 364  |typedef struct {
                            23378 ; 365  |    MEDIA_TABLE * pMediaTable;
                            23379 ; 366  |    DIRECTORY_CONTROL_BLOCK * pDirectoryControlBlock;
                            23380 ; 367  |    FAT_TABLE * pFATTable;
                            23381 ; 368  |} DEVICE_CONTROL_TABLE;
                            23382 ; 369  |    
                            23383 ; 370  |typedef struct {
                            23384 ; 371  |    WORD dwTotalSizeInMegaBytes;        // dwTotalSizeInMegaBytes is limited
                            23385 ; 372  |                                        //  to 2-bytes for compatibility with
                            23386 ; 373  |                                        //  older host drivers.
                            23387 ; 374  |    DWORD dwTotalNumberOfSectors;
                            23388 ; 375  |    DWORD dwTotalNumberOfBytes;
                            23389 ; 376  |    WORD wSectorSizeInBytes;
                            23390 ; 377  |} MEDIA_SIZE;
                            23391 ; 378  |
                            23392 ; 379  |typedef struct {
                            23393 ; 380  |    BOOL    bInstalled;
                            23394 ; 381  |    INT     iPbsSectorOffset;   // from the beginning of the data drive 
                            23395 ; 382  |    DWORD   dwSize;
                            23396 ; 383  |} DATA_DRIVE_PBS_LOC;
                            23397 ; 384  |extern  INT _reentrant FSFileOpen(_packed BYTE *fname,INT attribute, INT DeviceNumber);
                            23398 ; 385  |extern  INT _reentrant FSFastOpen(DWORD Key, INT attribute);
                            23399 ; 386  |extern  INT FSFileDelete(_packed BYTE *fname,INT DeviceNumber);
                            23400 ; 387  |extern  INT FSFileCreate(_packed BYTE *fname,INT DeviceNumber);
                            23401 ; 388  |extern  INT _reentrant FSChangeDir(_packed BYTE *dirname,INT DeviceNumber);
                            23402 ; 389  |extern  INT _reentrant FSCreateDir(_packed BYTE *dirname,INT DeviceNumber);
                            23403 ; 390  |extern  INT _reentrant FSDeleteDir(_packed BYTE *dirname,INT DeviceNumber);
                            23404 ; 391  |extern  INT _reentrant FSFileAppend(_packed BYTE *fname,INT DeviceNumber);
                            23405 ; 392  |extern  INT _reentrant FSFileRead(INT BytestoRead, INT Handle, INT memory_type, INT modulo, WORD *buffer);
                            23406 ; 393  |extern  INT _reentrant FSFileWrite(INT wNumberBytes, INT Handle, INT memory_type, INT iModulo, WORD *buffer);
                            23407 ; 394  |extern  INT _reentrant FSFileClose(INT Handle);
                            23408 ; 395  |extern  LONG _reentrant FSFileSize(INT HandleNumber);
                            23409 ; 396  |extern  LONG  FSSize(INT DeviceNum, INT TYPE);   
                            23410 ; 397  |extern  INT FSFreeClusters(INT Device);
                            23411 ; 398  |extern  INT BytesPerCluster(INT Device);
                            23412 ; 399  |
                            23413 ; 400  |
                            23414 ; 401  |
                            23415 ; 402  |//extern  INT FSFileCreate(_packed BYTE *pbFileName, BYTE bDevice);
                            23416 ; 403  |//extern  INT FSFileDelete(_packed BYTE *pbFileName, BYTE bDevice);
                            23417 ; 404  |extern  INT FSFileRename(_packed BYTE *pbCurFilename, _packed BYTE *pbNewFilename, BYTE bDevice);
                            23418 ; 405  |//extern  INT _reentrant FSFileAttribute(_packed BYTE *pbFilename, WORD wAttributes, BYTE bDevice);
                            23419 ; 406  |//extern  INT FSFileAppend(_packed BYTE *pbFileName, BYTE bDevice);
                            23420 ; 407  |//extern  INT FSFileOpen(_packed BYTE *pbFileName, WORD wAttributes, BYTE bDevice);
                            23421 ; 408  |//extern  INT FSFileClose(INT bHandle);
                            23422 ; 409  |//extern  INT FSFileRead(WORD wNumberBytes, BYTE bHandle, WORD wMemSpace, INT iModulo, WORD *pwBuffer);
                            23423 ; 410  |//extern  INT FSFileWrite(WORD wNumberBytes, BYTE bHandle, WORD wMemSpace, INT iModulo, WORD *pwBuffer);
                            23424 ; 411  |extern  INT _reentrant fseek( INT handle , LONG offset, INT iOrigin );
                            23425 ; 412  |extern  INT _reentrant FSFileEof(INT Handle);
                            23426 ; 413  |extern INT _reentrant FSFileAttribute(INT Attributes, _packed BYTE *fname, INT DeviceNumber);
                            23427 ; 414  |extern INT _reentrant FSFileAttributeClear(INT Attributes, _packed BYTE *fname, INT DeviceNumber);
                            23428 ; 415  |//extern  LONG FSFileSize(INT bHandle);
                            23429 ; 416  |extern _asmfunc INT FSPresent(BYTE bDevice);
                            23430 ; 417  |extern _asmfunc INT FSType(BYTE bDevice);
                            23431 ; 418  |//extern LONG FSSize(WORD wDevice, WORD wReturnType);
                            23432 ; 419  |//extern INT FSChangeDir(_packed BYTE *pbDirName, BYTE bDevice);
                            23433 ; 420  |//extern INT FSCreateDir(_packed BYTE *pbDirName, BYTE bDevice);
                            23434 ; 421  |//extern INT FSDeleteDir(_packed BYTE *pbDirName, BYTE bDevice);
                            23435 ; 422  |extern _asmfunc void SysLoadFATWrite(void);
                            23436 ; 423  |extern _asmfunc INT SysUnLoadFATWrite(void);
                            23437 ; 424  |extern LONG _reentrant ftell(INT iHandle);
                            23438 ; 425  |extern _asmfunc struct FCB * ReadDirectory(int iDevice, int iEntry);
                            23439 ; 426  |
                            23440 ; 427  |#endif
                            23441 
                            23443 
                            23444 ; 7    |#include "metadata.h"
                            23445 
                            23447 
                            23448 ; 1    |////////////////////////////////////////////////////////////////////////////////
                            23449 ; 2    |// Copyright(C) SigmaTel, Inc. 2002
                            23450 ; 3    |//
                            23451 ; 4    |// Filename: metadata.h
                            23452 ; 5    |// Description:
                            23453 ; 6    |////////////////////////////////////////////////////////////////////////////////
                            23454 ; 7    |
                            23455 ; 8    |#ifndef _METADATA_H
                            23456 ; 9    |#define _METADATA_H
                            23457 ; 10   |
                            23458 ; 11   |///////////////////////////////////////////////////////////////////////////////
                            23459 ; 12   |// MetaData definitions
                            23460 ; 13   |///////////////////////////////////////////////////////////////////////////////
                            23461 ; 14   |
                            23462 ; 15   |//#define MMC_CMD59       0x40|59
                            23463 ; 16   |
                            23464 ; 17   |///////////////////////////////////////////////////////////////////////////////
                            23465 ; 18   |// Meta Data structure definitions
                            23466 ; 19   |///////////////////////////////////////////////////////////////////////////////
                            23467 ; 20   |
                            23468 ; 21   |///////////////////////////////////////////////////////////////////////////////
                            23469 ; 22   |// MetaData definitions
                            23470 ; 23   |
                            23471 ; 24   |#define META_DATA_FOUND                     (WORD)(0)
                            23472 ; 25   |#define META_DATA_NOT_FOUND                 (WORD)(0x100)
                            23473 ; 26   |#define META_DATA_FILE_NOT_SUPPORTED        (WORD)(0x101)
                            23474 ; 27   |#define META_DATA_FILEOPEN_ERROR            (WORD)(0x200)
                            23475 ; 28   |#define META_DATA_FILEREAD_ERROR            (WORD)(0x201)
                            23476 ; 29   |#define META_DATA_FILECLOSE_ERROR           (WORD)(0x202)
                            23477 ; 30   |#define META_DATA_FILESEEK_ERROR            (WORD)(0x203)
                            23478 ; 31   |#define META_DATA_FILEWRITE_ERROR           (WORD)(0x204)
                            23479 ; 32   |#define META_DATA_SUCCESS                               (WORD)(0x205)
                            23480 ; 33   |
                            23481 ; 34   |#define META_DATA_NOT_VBR_FORMAT            (WORD)(0x102)
                            23482 ; 35   |
                            23483 ; 36   |// VBR
                            23484 ; 37   |#define VBR_NOT_DETERMINED 0
                            23485 ; 38   |#define VBR_TRUE 1
                            23486 ; 39   |
                            23487 ; 40   |#ifndef TITLE_SIZE
                            23488 ; 41   |//#define TITLE_SIZE 30
                            23489 ; 42   |#ifndef USE_PLAYLIST3
                            23490 ; 43   |#define TITLE_SIZE 256          //was 30 but LFNs require up to 256!
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  93

M:ADDR CODE           CYCLES LINE SOURCELINE
                            23491 ; 44   |#else
                            23492 ; 45   |#define TITLE_SIZE 80           //was 256 but music library only store up to 129!
                            23493 ; 46   |#endif
                            23494 ; 47   |#endif
                            23495 ; 48   |
                            23496 ; 49   |#ifndef ARTIST_SIZE
                            23497 ; 50   |#ifndef USE_PLAYLIST3
                            23498 ; 51   |//#define ARTIST_SIZE 30
                            23499 ; 52   |#define ARTIST_SIZE 100         // increase artist size for use with ID3V2 tags (Stmp00003110)
                            23500 ; 53   |#else
                            23501 ; 54   |#define ARTIST_SIZE 48          // increase artist size for use with ID3V2 tags (Stmp00003110)
                            23502 ; 55   |#endif
                            23503 ; 56   |#endif
                            23504 ; 57   |
                            23505 ; 58   |#ifndef ALBUM_SIZE
                            23506 ; 59   |#ifndef USE_PLAYLIST3
                            23507 ; 60   |//#define ALBUM_SIZE 30
                            23508 ; 61   |#define ALBUM_SIZE 50           // increase album size (not as much) for use with ID3V2 tags (Stmp00003110)
                            23509 ; 62   |#else
                            23510 ; 63   |#define ALBUM_SIZE 48           // increase album size (not as much) for use with ID3V2 tags (Stmp00003110)
                            23511 ; 64   |#endif
                            23512 ; 65   |#endif
                            23513 ; 66   |
                            23514 ; 67   |#ifdef USE_PLAYLIST3
                            23515 ; 68   |#ifndef GENRE_SIZE
                            23516 ; 69   |#define GENRE_SIZE 20
                            23517 ; 70   |#endif
                            23518 ; 71   |
                            23519 ; 72   |#ifndef YEAR_SIZE
                            23520 ; 73   |#define YEAR_SIZE 8
                            23521 ; 74   |#endif
                            23522 ; 75   |
                            23523 ; 76   |#ifndef TRACKNUM_SIZE
                            23524 ; 77   |#define TRACKNUM_SIZE 5 // assume track number is smaller than 0xfff (12bit or 4095)
                            23525 ; 78   |#endif
                            23526 ; 79   |
                            23527 ; 80   |#define MAX_TRACK_NUMBER 0x000fff
                            23528 ; 81   |#define UNKNOWN_TRACK_NUMBER MAX_TRACK_NUMBER
                            23529 ; 82   |#endif
                            23530 ; 83   |
                            23531 ; 84   |#define XING_TOC_SIZE   100
                            23532 ; 85   |#if MTP_BUILD
                            23533 ; 86   |// This size is used to build table for FF/RW for vbr songs,
                            23534 ; 87   |// and as there is no such function in mtp mode, it is reduced to release y-memory.
                            23535 ; 88   |#define VBR_TOC_SIZE    2
                            23536 ; 89   |#else
                            23537 ; 90   |#define VBR_TOC_SIZE    200
                            23538 ; 91   |#endif
                            23539 ; 92   |
                            23540 ; 93   |extern UCS3 g_wSongTitle[TITLE_SIZE];
                            23541 ; 94   |extern UCS3 g_wSongArtist[ARTIST_SIZE];
                            23542 ; 95   |extern UCS3 g_wSongAlbum[ALBUM_SIZE];
                            23543 ; 96   |#ifdef USE_PLAYLIST3
                            23544 ; 97   |extern UCS3 g_wSongGenre[GENRE_SIZE];
                            23545 ; 98   |extern UCS3 g_wSongYear[YEAR_SIZE];
                            23546 ; 99   |extern WORD g_wSongTrackNum;
                            23547 ; 100  |#endif
                            23548 ; 101  |
                            23549 ; 102  |extern WORD g_wVBRTOCTable[VBR_TOC_SIZE];
                            23550 ; 103  |
                            23551 ; 104  |typedef struct {
                            23552 ; 105  |    WORD        iTitleBufferLength;
                            23553 ; 106  |        UCS3       *wTitle;        // Title of Song
                            23554 ; 107  |    WORD        iArtistBufferLength;
                            23555 ; 108  |    UCS3       *wArtist;
                            23556 ; 109  |    WORD        iAlbumBufferLength;
                            23557 ; 110  |    UCS3       *wAlbum;
                            23558 ; 111  |#ifdef USE_PLAYLIST3
                            23559 ; 112  |    WORD        iGenreBufferLength;
                            23560 ; 113  |    UCS3       *wGenre;
                            23561 ; 114  |    WORD        iYearBufferLength;
                            23562 ; 115  |    UCS3       *wYear;
                            23563 ; 116  |    WORD        wTrackNum;
                            23564 ; 117  |#endif
                            23565 ; 118  |    BYTE       btGenre;       // Genre of audio file -- if MP3, use the ID3v1 tag byte
                            23566 ; 119  |        WORD       wSampRate;     // Sample Rate of song (Hz)
                            23567 ; 120  |        WORD       wNumChannels;
                            23568 ; 121  |        WORD       wBitRate;      // Bitrate of song (for MP3 VBR, this will be first bitrate found)
                            23569 ; 122  |        LONG       iTime;                 // Length of song in seconds
                            23570 ; 123  |        DWORD      dwStartPos;    // Position where audio starts. (if required by the decoder)
                            23571 ; 124  |        DWORD      dwNumBytes;    // Total Bytes in audio part of song
                            23572 ; 125  |    DWORD      dwDataBytes;   // for wma; (total bytes - header bytes)
                            23573 ; 126  |        DWORD      dwNumFrames;   // See note below on frames
                            23574 ; 127  |        BOOL       bVBR;                  // 0 = CBR or does not apply , 1 = VBR (**see question below**)
                            23575 ; 128  |        INT                iFileType;     // 0 = unknown, 1 = MP3, 2 = WMA, 4 = AAC, 8 = IMA ADPCM, etc (use defines below)
                            23576 ; 129  |        INT                iResourceNum;  // Resource number of the decoder that needed for this file
                            23577 ; 130  |} FILE_META_DATA;
                            23578 ; 131  |
                            23579 ; 132  |// File Type Defines (use for iFileType) -- matches bit defines in sysequ.inc
                            23580 ; 133  |#define UNKNOWN_TYPE   0
                            23581 ; 134  |#define MP3_TYPE       1
                            23582 ; 135  |#define WMA_TYPE       2
                            23583 ; 136  |#define AAC_TYPE       4
                            23584 ; 137  |#define IMA_ADPCM_TYPE 8
                            23585 ; 138  |#define MS_ADPCM_TYPE  16
                            23586 ; 139  |#define PCM_WAV_TYPE   32
                            23587 ; 140  |#define ASF_TYPE       64
                            23588 ; 141  |#define AUDIBLE_ACELP_TYPE 128
                            23589 ; 142  |#define AUDIBLE_MP3_TYPE   256          // 9/28/04 mmiu
                            23590 ; 143  |
                            23591 ; 144  |#define SMV_ADPCM_TYPE 512
                            23592 ; 145  |
                            23593 ; 146  |
                            23594 ; 147  |//////SRS WOW DEFS/////////////////////////////////////////////////////////////
                            23595 ; 148  |// Sample rates
                            23596 ; 149  |#ifdef WOW
                            23597 ; 150  |#define SR_48KHZ        48000
                            23598 ; 151  |#define SR_44KHZ        44100
                            23599 ; 152  |#define SR_32KHZ        32000
                            23600 ; 153  |#define SR_24KHZ        24000
                            23601 ; 154  |#define SR_22KHZ        22050
                            23602 ; 155  |#define SR_16KHZ        16000
                            23603 ; 156  |#define SR_12KHZ        12000
                            23604 ; 157  |#define SR_11KHZ        11025
                            23605 ; 158  |#define SR_8KHZ          8000
                            23606 ; 159  |#endif
                            23607 ; 160  |
                            23608 ; 161  |
                            23609 ; 162  |///////////////////////////////////////////////////////////////////////////////
                            23610 ; 163  |// MetaData prototypes
                            23611 ; 164  |///////////////////////////////////////////////////////////////////////////////
                            23612 ; 165  |
                            23613 ; 166  |RETCODE _reentrant GetFileMetaData(INT PackedPathNameAddress, INT btCurrentDevice, FILE_META_DATA *MetaData);
                            23614 
                            23642 
                            23643 ; 167  |#ifdef USE_PLAYLIST3
                            23644 ; 168  |INT _reentrant GetRelativePath(int highlight_index, int browse_type, INT* PackedPathNameAddress);
                            23645 ; 169  |INT _reentrant RetrieveSongInfo(INT a, INT b, INT *p_path);
                            23646 ; 170  |#endif
                            23647 ; 171  |
                            23648 ; 172  |#endif // #ifndef _METADATA_H
                            23649 
                            23651 
                            23652 ; 8    |
                            23653 ; 9    |#define MAX_NUM_DIR 1           //max supported directories including all subdirectories
                            23654 ; 10   |#define MAX_NUM_FILES   1       //max supported files
                            23655 ; 11   |#define MAX_SORT_ENTRIES_PER_DIRECTORY  15
                            23656 ; 12   |
                            23657 ; 13   |#define MAX_RECORDS_PER_DIRECTORY   4096        //calculated from the bits in the m_iRecordNum field in the following data structures.
                            23658 ; 14   |                                                                                        //An entry can have multiple records in the FAT for LFNs.
                            23659 ; 15   |                                                                                        //Records more than this number will not be included in the playlist content
                            23660 ; 16   |
                            23661 ; 17   |#define SFN_LENGTH      13      //8.3\ + NULL
                            23662 ; 18   |
                            23663 ; 19   |#define  _MAX_DIR_DEPTH 8
                            23664 ; 20   |#define  MAX_DIRNAME_LENGTH ((SFN_LENGTH*_MAX_DIR_DEPTH)+1)
                            23665 ; 21   |
                            23666 ; 22   |struct Bookmark{
                            23667 ; 23   |        INT       m_iTracknum;
                            23668 ; 24   |        DWORD m_dwTrackPosBytes;
                            23669 ; 25   |}; //this will save the num and position of the song selected for bookmark
                            23670 ; 26   |
                            23671 ; 27   |
                            23672 ; 28   |typedef struct{
                            23673 ; 29   |    unsigned int    m_pNext:16;                 //points to the next inline DirEntry. 
                            23674 ; 30   |        unsigned int    m_bAllocated:1; //1=allocated, 0=free.
                            23675 ; 31   |    unsigned int    m_iDevice:1;
                            23676 ; 32   |        unsigned int    m_bIsRoot:1;    //1=ROOT directory, 0= Any directory except ROOT.
                            23677 ; 33   |////////////////////////////////////////////////////////////////////////////////////////////
                            23678 ; 34   |    unsigned int    m_pDirContents:16;  //points to the first content which is a dir.
                            23679 ; 35   |///////////////////////////////////////////////////////////////////////////////////////////
                            23680 ; 36   |        unsigned int    m_pFileContents:16; //pointer in FileEntryPool where the file contents for this directory begin.
                            23681 ; 37   |////////////////////////////////////////////////////////////////////////////////////////////
                            23682 ; 38   |        unsigned int    m_iDirSector1:21;
                            23683 ; 39   |////////////////////////////////////////////////////////////////////////////////////////////
                            23684 ; 40   |        unsigned int    m_iDirOffset:12;
                            23685 ; 41   |        unsigned int    m_iRecordNum:12;        //record number of the directory record (LFN use).
                            23686 ; 42   |
                            23687 ; 43   |        unsigned int    m_iDirSector2:11;
                            23688 ; 44   |        //!! The above are implicitly used as a struct*. Using INT bitfields to save memory !!!
                            23689 ; 45   |////////////////////////////////////////////////////////////////////////////////////////////    
                            23690 ; 46   |#ifdef DEBUG_SFN
                            23691 ; 47   |        _packed BYTE name[SFN_LENGTH];
                            23692 ; 48   |#endif
                            23693 ; 49   |}DirEntry;
                            23694 ; 50   |
                            23695 ; 51   |typedef struct{
                            23696 ; 52   |        unsigned int    m_bAllocated:1; //1=allocated, 0=free.
                            23697 ; 53   |        unsigned int    m_bCurrentPlayset:1;    //1=Belongs to the current playset.
                            23698 ; 54   |        unsigned int    m_bTrackPlayed:1;               //Indicates if the track was played atleast once. Currently not used.
                            23699 ; 55   |        unsigned int    m_iDirSector1:21;
                            23700 ; 56   |//////////////////////////////////////////////////////////////////////////////////////////////////////
                            23701 ; 57   |        unsigned int    m_iTrackOrder:10;               //Order of this track in the current playset.
                            23702 ; 58   |        unsigned int    m_iDirOffset:12;
                            23703 ; 59   |//////////////////////////////////////////////////////////////////////////////////////////////////////
                            23704 ; 60   |        unsigned int    m_iDevice:1;
                            23705 ; 61   |        unsigned int    m_iRecordNum:12;        //Record number of the file record (LFN use).
                            23706 ; 62   |        unsigned int    m_iDirSector2:11;
                            23707 ; 63   |//////////////////////////////////////////////////////////////////////////////////////////////////////
                            23708 ; 64   |        unsigned int    m_pNext:16;             // //points to the next inline file.
                            23709 ; 65   |//////////////////////////////////////////////////////////////////////////////////////////////////////
                            23710 ; 66   |#ifdef DEBUG_SFN
                            23711 ; 67   |        _packed BYTE name[SFN_LENGTH];
                            23712 ; 68   |#endif
                            23713 ; 69   |}FileEntry;
                            23714 
                            23759 
                            23760 ; 70   |
                            23761 ; 71   |typedef struct{
                            23762 ; 72   |        DirEntry _X* pDirEntry; //Start traversing from this directory entry
                            23763 ; 73   |        unsigned int    iReason;
                            23764 ; 74   |        unsigned int iDevice;
                            23765 ; 75   |        unsigned int iPlayset;
                            23766 ; 76   |        unsigned int iDepth;
                            23767 ; 77   |        unsigned int iTrackOrder;
                            23768 ; 78   |        unsigned int iTrackNum;
                            23769 ; 79   |        FileEntry* pFileEntry;
                            23770 ; 80   |        DirEntry _X* DirLinks[_MAX_DIR_DEPTH];  //maintains a dynamic list of directory links within the recursion
                            23771 ; 81   |        unsigned int    iTotalLinks;
                            23772 ; 82   |}TraverseTreeParams;
                            23773 ; 83   |
                            23774 ; 84   |typedef struct{
                            23775 ; 85   |        unsigned int EntryType;                         //TYPE_DIR or TYPE_FILE
                            23776 ; 86   |        FileEntry* pFileEntry;          //used if TYPE_FILE
                            23777 ; 87   |        DirEntry _X* pDirEntry;                 //used if TYPE_DIR
                            23778 ; 88   |        unsigned int iTrackNum;
                            23779 ; 89   |        unsigned int iTrackOrder;
                            23780 ; 90   |        DirEntry _X* DirLinks[_MAX_DIR_DEPTH];
                            23781 ; 91   |        unsigned int iTotalLinks;
                            23782 ; 92   |}EntryAccessInfo;
                            23783 ; 93   |
                            23784 ; 94   |typedef struct{
                            23785 ; 95   |        void* pEntry;
                            23786 ; 96   |        _packed BYTE name[SFN_LENGTH];
                            23787 ; 97   |}SFNStorage;
                            23788 ; 98   |
                            23789 ; 99   |extern DirEntry _X g_DirEntryPerDevice[];               //ROOT(s)
                            23790 ; 100  |extern DirEntry _X g_DirEntryPool[];            //Pool of directory entries, Does not contain files.
                            23791 ; 101  |extern FileEntry g_FileEntryPool[];
                            23792 
                            23807 
                            23808 ; 102  |extern EntryAccessInfo g_CurrentTrack;
                            23809 ; 103  |extern int g_iPlaylistRepeat;
                            23810 ; 104  |extern int g_bPlaylistShuffle;
                            23811 
                            23819 
                            23820 ; 105  |extern SFNStorage g_TempSFNSpace[];
                            23821 ; 106  |extern int g_iTotalTracks;
                            23822 ; 107  |
                            23823 ; 108  |extern int g_iPlaySet;
                            23824 ; 109  |
                            23825 ; 110  |extern struct Bookmark g_MarkerMusic, g_MarkerVoice;
                            23826 ; 111  |extern int g_iTotalDir;
                            23827 ; 112  |extern int g_iTotalFiles;
                            23828 ; 113  |
                            23829 ; 114  |void _reentrant ML_building_engine_init_playlist3(void);
                            23830 ; 115  |void _reentrant ML_voice_build_engine_init_playlist3(void);
                            23831 ; 116  |void _reentrant ML_merging_engine_init_playlist3(void);
                            23832 ; 117  |_reentrant void Rebuild_GetMetaData(WORD wMode,int ignored1,int*ignored2);
                            23833 ; 118  |_reentrant void Rebuild_GetFileMetaData(INT PackedPathNameAddress, INT btCurrentDevice, FILE_META_DATA *MetaData);
                            23834 ; 119  |_reentrant RETCODE AddDirToLibrary(INT iDrive, INT iDirDepth);
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  94

M:ADDR CODE           CYCLES LINE SOURCELINE
                            23835 ; 120  |RETCODE _reentrant ML_GetLFN(DWORD dwFastKey, INT iRecordNum, UCS3 *pBuf);
                            23836 ; 121  |
                            23837 ; 122  |#endif
                            23838 
                            23840 
                            23841 ; 5    |#include "musiclib_ghdr.h"
                            23842 
                            23844 
                            23845 ; 1    |#ifndef MUSICLIB_GHDR_H
                            23846 ; 2    |#define MUSICLIB_GHDR_H
                            23847 ; 3    |
                            23848 ; 4    |#ifdef __cplusplus
                            23849 ; 5    |extern "C" {
                            23850 ; 6    |#endif
                            23851 ; 7    |
                            23852 ; 8    |/*==================================================================================================
                            23853 ; 9    |
                            23854 ; 10   |                                        General Description
                            23855 ; 11   |
                            23856 ; 12   |====================================================================================================
                            23857 ; 13   |
                            23858 ; 14   |                               Sigmatel Inc Confidential Proprietary
                            23859 ; 15   |                               (c) Copyright Sigmatel Inc 2004, All Rights Reserved
                            23860 ; 16   |
                            23861 ; 17   |HEADER NAME: mf_sf_filename.h   AUTHOR: Developer Name      CREATION DATE: DD/MM/YYYY
                            23862 ; 18   |
                            23863 ; 19   |PRODUCT NAMES: All
                            23864 ; 20   |
                            23865 ; 21   |GENERAL DESCRIPTION:
                            23866 ; 22   |
                            23867 ; 23   |    General description of this grouping of functions.
                            23868 ; 24   |
                            23869 ; 25   |Portability: All
                            23870 ; 26   |
                            23871 ; 27   |
                            23872 ; 28   |Revision History:
                            23873 ; 29   |
                            23874 ; 30   |                         Modification        Tracking
                            23875 ; 31   |Author                       Date             Number           Description of Changes
                            23876 ; 32   |---------------------    ------------        ----------        -------------------------------------
                            23877 ; 33   |Developer Name            DD/MM/YYYY         PDaaaxxxxx        brief description of changes made
                            23878 ; 34   |
                            23879 ; 35   |
                            23880 ; 36   |====================================================================================================
                            23881 ; 37   |                                            DESCRIPTION
                            23882 ; 38   |====================================================================================================
                            23883 ; 39   |
                            23884 ; 40   |GLOBAL FUNCTIONS:
                            23885 ; 41   |    MF_global_func_name()
                            23886 ; 42   |
                            23887 ; 43   |TRACEABILITY MATRIX:
                            23888 ; 44   |    None
                            23889 ; 45   |
                            23890 ; 46   |==================================================================================================*/
                            23891 ; 47   |
                            23892 ; 48   |/*==================================================================================================
                            23893 ; 49   |                                                                Conditional Compilation Directives
                            23894 ; 50   |==================================================================================================*/
                            23895 ; 51   |#ifdef WIN32
                            23896 ; 52   |#define _PC_SIMULATION_
                            23897 ; 53   |#else
                            23898 ; 54   |#define _RUNNING_IN_EMBEDDED_
                            23899 ; 55   |#endif  // WIN32
                            23900 ; 56   |
                            23901 ; 57   |#if 1
                            23902 ; 58   |#define _NEWMUSIC_      /* install new music list */
                            23903 ; 59   |#endif
                            23904 ; 60   |
                            23905 ; 61   |#if 1
                            23906 ; 62   |#define _AUDIBLE_       /* install audible list */
                            23907 ; 63   |#endif
                            23908 ; 64   |
                            23909 ; 65   |#if 1
                            23910 ; 66   |#define _ONTHEGO_       /* install on the go list */
                            23911 ; 67   |#endif
                            23912 ; 68   |
                            23913 ; 69   |#ifdef PL3_FB
                            23914 ; 70   |#define _FOLDER_BROWSE_ // install folder browsing
                            23915 ; 71   |#endif
                            23916 ; 72   |
                            23917 ; 73   |#if 1
                            23918 ; 74   |#define _SUPPORT_2000_SONGS_
                            23919 ; 75   |#endif
                            23920 ; 76   |
                            23921 ; 77   |/*==================================================================================================
                            23922 ; 78   |                                           INCLUDE FILES
                            23923 ; 79   |==================================================================================================*/
                            23924 ; 80   |#ifdef _RUNNING_IN_EMBEDDED_
                            23925 ; 81   |#define OEM_SEEK_CUR    SEEK_CUR
                            23926 ; 82   |#define OEM_SEEK_SET    SEEK_SET
                            23927 ; 83   |#define OEM_SEEK_END    SEEK_END
                            23928 ; 84   |#else
                            23929 ; 85   |#define _X
                            23930 ; 86   |#define _Y
                            23931 ; 87   |#define _packed
                            23932 ; 88   |
                            23933 ; 89   |#define _asmfunc
                            23934 ; 90   |#define _reentrant
                            23935 ; 91   |
                            23936 ; 92   |#define OEM_SEEK_CUR    1
                            23937 ; 93   |#define OEM_SEEK_SET    0
                            23938 ; 94   |#define OEM_SEEK_END    2
                            23939 ; 95   |#endif  // _RUNNING_IN_EMBEDDED_
                            23940 ; 96   |
                            23941 ; 97   |#include "types.h"
                            23942 ; 98   |#include "exec.h"
                            23943 ; 99   |#include "messages.h"
                            23944 ; 100  |#include "project.h"
                            23945 ; 101  |
                            23946 ; 102  |/*==================================================================================================
                            23947 ; 103  |                                             CONSTANTS
                            23948 ; 104  |==================================================================================================*/
                            23949 ; 105  |/* The bit mask for 2 bits Unicode Flag selection in "uint8 unicode".
                            23950 ; 106  |Variable Represented            Bits used in "uint8 unicode"
                            23951 ; 107  |Artistname                              1:0
                            23952 ; 108  |Albumname                               3:2
                            23953 ; 109  |Genrename                               5:4
                            23954 ; 110  |Songname                                7:6
                            23955 ; 111  |----------------------------------------------------------
                            23956 ; 112  |    Value (2 bits)                      Meanings
                            23957 ; 113  |    0                                   RAW and All ASCII
                            23958 ; 114  |    1                                   Uni-code
                            23959 ; 115  |    2                                   Mixed, non-unicode
                            23960 ; 116  |
                            23961 ; 117  |    3(Genre only)               Genre is ID3v1 spec=>number
                            23962 ; 118  |*/
                            23963 ; 119  |#define BITMASK_ARTIST  (0x03)
                            23964 ; 120  |#define BITMASK_ALBUM   (0x0C)
                            23965 ; 121  |#define BITMASK_GENRE   (0x30)
                            23966 ; 122  |#define BITMASK_SONG    (0xC0)
                            23967 ; 123  |
                            23968 ; 124  |#define BITCHK_ARTIST_ALLASCII  (0x0)
                            23969 ; 125  |#define BITCHK_ALBUM_ALLASCII   (0x0)
                            23970 ; 126  |#define BITCHK_GENRE_ALLASCII   (0x0)
                            23971 ; 127  |#define BITCHK_SONG_ALLASCII    (0x0)
                            23972 ; 128  |
                            23973 ; 129  |#define BITCHK_ARTIST_UNICODE   (0x01)
                            23974 ; 130  |#define BITCHK_ALBUM_UNICODE    (0x04)
                            23975 ; 131  |#define BITCHK_GENRE_UNICODE    (0x10)
                            23976 ; 132  |#define BITCHK_SONG_UNICODE             (0x40)
                            23977 ; 133  |
                            23978 ; 134  |#define BITCHK_ARTIST_MIXCODE   (0x02)
                            23979 ; 135  |#define BITCHK_ALBUM_MIXCODE    (0x08)
                            23980 ; 136  |#define BITCHK_GENRE_MIXCODE    (0x20)
                            23981 ; 137  |#define BITCHK_SONG_MIXCODE             (0x80)
                            23982 ; 138  |
                            23983 ; 139  |#define BITCHK_GENRE_ID3V1              (0x30)
                            23984 ; 140  |
                            23985 ; 141  |#define UNKNOWN_YEAR_CODE               (1)     /* set a very large number */
                            23986 ; 142  |
                            23987 ; 143  |#define INDEX_EOF       0xFFF
                            23988 ; 144  |#ifdef _FOLDER_BROWSE_
                            23989 ; 145  |#define INDEX_ROOT  0xffe
                            23990 ; 146  |#define UNKNOWN_RECORD  0xfff
                            23991 ; 147  |#endif  // _FOLDER_BROWSE_
                            23992 ; 148  |
                            23993 ; 149  |/* Constant for item_type */
                            23994 ; 150  |#define         ITEM_ARTIST                     0
                            23995 ; 151  |#define         ITEM_ALBUM                      1
                            23996 ; 152  |#define         ITEM_GENRE                      2
                            23997 ; 153  |#define         ITEM_TRACK                      3
                            23998 ; 154  |#define         ITEM_YEAR                       4
                            23999 ; 155  |#define         ITEM_SONG_INFO_ARTIST   5
                            24000 ; 156  |#define         ITEM_SONG_INFO_ALBUM    6
                            24001 ; 157  |#define         ITEM_SONG_INFO_GENRE    7
                            24002 ; 158  |#define         ITEM_SONG_INFO_YEAR             9
                            24003 ; 159  |#ifdef _NEWMUSIC_
                            24004 ; 160  |#define         ITEM_1DAY                       10
                            24005 ; 161  |#define         ITEM_1WEEK                      11
                            24006 ; 162  |#define         ITEM_1MONTH                     12
                            24007 ; 163  |#endif
                            24008 ; 164  |#ifdef _AUDIBLE_
                            24009 ; 165  |#define         ITEM_AUDIBLE            13
                            24010 ; 166  |#endif
                            24011 ; 167  |#define         ITEM_ON_THE_GO          14
                            24012 ; 168  |
                            24013 ; 169  |#define         ITEM_VOICE                      15
                            24014 ; 170  |#define         ITEM_FMREC                      16
                            24015 ; 171  |#define         ITEM_PHOTO                      17
                            24016 ; 172  |#ifdef _FOLDER_BROWSE_
                            24017 ; 173  |#define         ITEM_INTERNAL           18
                            24018 ; 174  |#define         ITEM_EXTERNAL       19
                            24019 ; 175  |#endif  // _FOLDER_BROWSE_
                            24020 ; 176  |#define     ITEM_UNKNOWN        0xff
                            24021 ; 177  |
                            24022 ; 178  |/*
                            24023 ; 179  |input parameter for void ML_AddEntryToLibrary(uint24 Media_type, RAM_SONG_INFO_T *song_info, int16 option);
                            24024 ; 180  |option input.
                            24025 ; 181  |*/
                            24026 ; 182  |#define         ADD_OPTION_MUSIC        (0x00)
                            24027 ; 183  |#define         ADD_OPTION_VOICE        (0x01)
                            24028 ; 184  |#define         ADD_OPTION_AUDIBLE      (0x02)
                            24029 ; 185  |#ifdef _FOLDER_BROWSE_
                            24030 ; 186  |#define     ADD_OPTION_DIR      (0x03)
                            24031 ; 187  |#endif  // _FOLDER_BROWSE_
                            24032 ; 188  |
                            24033 ; 189  |/* Constant for key action */
                            24034 ; 190  |#define         ACTION_OK                               0               /* Press OK button */
                            24035 ; 191  |#define         ACTION_BACK                             1               /* Press BACK button */
                            24036 ; 192  |#define         ACTION_UP                               2               /* Press UP button */
                            24037 ; 193  |#define         ACTION_DOWN                             3               /* Press DOWN button */
                            24038 ; 194  |#define         ACTION_PLAYALL                  4               /* Play All function */
                            24039 ; 195  |#define         ACTION_MENU                             5               /* Back the browsing tree to root */
                            24040 ; 196  |
                            24041 ; 197  |#define     PLAYMODE_CURRENT_PLAYMODE_BITPOS    0
                            24042 ; 198  |#define     PLAYMODE_LAST_PLAYMODE_BITPOS       1
                            24043 ; 199  |#define     PLAYMODE_REPEAT_BITPOS              2
                            24044 ; 200  |#define     PLAYMODE_MEDIA_BITPOS               3
                            24045 ; 201  |
                            24046 ; 202  |#define         NO_SD                                   0
                            24047 ; 203  |#define         HAS_SD                                  1
                            24048 ; 204  |
                            24049 ; 205  |#define         PLAY_NORMAL                             0
                            24050 ; 206  |#define         PLAY_SHUFFLE                    1
                            24051 ; 207  |
                            24052 ; 208  |#define     PLAY_REPEAT_OFF         0
                            24053 ; 209  |#define     PLAY_REPEAT_ON          1
                            24054 ; 210  |
                            24055 ; 211  |#define     PLAY_SELECT_FLASH       0
                            24056 ; 212  |#define     PLAY_SELECT_SD          1
                            24057 ; 213  |
                            24058 ; 214  |#define         SHUFFLE_NEXT_SONG                       0
                            24059 ; 215  |#define         SHUFFLE_PREVIOUS_SONG       1
                            24060 ; 216  |
                            24061 ; 217  |#define         ON_THE_GO_EXIST                 0
                            24062 ; 218  |#define         ON_THE_GO_FULL                  1
                            24063 ; 219  |#define         ON_THE_GO_FREE                  2
                            24064 ; 220  |#define         ON_THE_GO_DEL_PLAYING   3
                            24065 ; 221  |#define         ON_THE_GO_DEL_SMALLER_ID    4
                            24066 ; 222  |
                            24067 ; 223  |#define         REC_VOICE_TYPE                  0
                            24068 ; 224  |#define         REC_FMREC_TYPE                  1
                            24069 ; 225  |#define         REC_PHOTO_TYPE                  2
                            24070 ; 226  |#define         VOICE_FILE_ADD                  0
                            24071 ; 227  |#define         VOICE_FILE_DEL                  1
                            24072 ; 228  |
                            24073 ; 229  |#define         MAX_BROWSE_WINDOW_SIZE  (8)
                            24074 ; 230  |#define         BROWSE_WINDOW_SIZE              (4)
                            24075 ; 231  |/* maximum number of song file, should not be larger than 2048 each for on-board
                            24076 ; 232  |flash or external SD card */
                            24077 ; 233  |#ifdef _SUPPORT_2000_SONGS_
                            24078 ; 234  |#define MAX_NUM_OF_SONG (2000)
                            24079 ; 235  |#else
                            24080 ; 236  |#define MAX_NUM_OF_SONG (1000)
                            24081 ; 237  |#endif // _SUPPORT_2000_SONGS_
                            24082 ; 238  |
                            24083 ; 239  |/* number of byte in one DSP word */
                            24084 ; 240  |#define NUM_OF_BYTE_IN_ONE_WORD (3)
                            24085 ; 241  |#define LEN_OF_NAME_IN_BYTE (120) /* must be an integer multiple of 3 */
                            24086 ; 242  |/* length of file pathname in byte, assuming directory and file in 8.3 format, there
                            24087 ; 243  |are 10 level directory structure */
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  95

M:ADDR CODE           CYCLES LINE SOURCELINE
                            24088 ; 244  |#define LEN_OF_FILEPATH_IN_BYTE (129) /* must be an integer multiple of 3 */
                            24089 ; 245  |#define LEN_OF_LONG_FILENAME_IN_BYTE (129) /* must be an integer multiple of 3 */
                            24090 ; 246  |
                            24091 ; 247  |/* number of list in new music, 1-day, 1-week, 1-month */
                            24092 ; 248  |#define NUM_OF_LIST_IN_NEW_MUSIC (3)
                            24093 ; 249  |/* number of songs in each new music list */
                            24094 ; 250  |#define NUM_OF_SONG_IN_NEW_MUSIC (40)
                            24095 ; 251  |#define NUM_OF_SONG_IN_NEW_MUSIC_DAY (20)
                            24096 ; 252  |#define NUM_OF_SONG_IN_NEW_MUSIC_WEEK (30)
                            24097 ; 253  |#define NUM_OF_SONG_IN_NEW_MUSIC_MONTH (40)
                            24098 ; 254  |/* number of songs in the on-the-fly list */
                            24099 ; 255  |#define NUM_OF_SONG_IN_ON_THE_FLY (30)
                            24100 ; 256  |/* number of files audible list */
                            24101 ; 257  |#define NUM_OF_AUDIBLE_FILE (250)
                            24102 ; 258  |
                            24103 ; 259  |#define MAX_NUM_OF_VOICE (1000)
                            24104 ; 260  |#define LEN_OF_VOICE_NAME_IN_BYTE (LEN_OF_NAME_IN_BYTE) /* must be an integer multiple of 3 */
                            24105 ; 261  |#define LEN_OF_VOICE_FILEPATH_IN_BYTE (LEN_OF_FILEPATH_IN_BYTE) /* must be an integer multiple of 3 */
                            24106 ; 262  |
                            24107 ; 263  |#define MAX_NUM_OF_FMREC (MAX_NUM_OF_VOICE)     /* _must_be_equal_voice_num_ */
                            24108 ; 264  |#define MAX_NUM_OF_PHOTO (MAX_NUM_OF_VOICE)     /* _must_be_equal_voice_num_ */
                            24109 ; 265  |#ifdef _FOLDER_BROWSE_
                            24110 ; 266  |#define MAX_NUM_OF_DIR   (1000)
                            24111 ; 267  |#else
                            24112 ; 268  |#define MAX_NUM_OF_DIR   (1)
                            24113 ; 269  |#endif  // _FOLDER_BROWSE_
                            24114 ; 270  |#define LEN_OF_FMREC_NAME_IN_BYTE (LEN_OF_NAME_IN_BYTE) /* must be an integer multiple of 3 */
                            24115 ; 271  |#define LEN_OF_FMREC_FILEPATH_IN_BYTE (LEN_OF_FILEPATH_IN_BYTE) /* must be an integer multiple of 3 */
                            24116 ; 272  |
                            24117 ; 273  |#ifndef _MAX_DIR_DEPTH
                            24118 ; 274  |#define _MAX_DIR_DEPTH  8   // referred to "playlist3internal.h"
                            24119 ; 275  |#endif  // _MAX_DIR_DEPTH
                            24120 ; 276  |
                            24121 ; 277  |/*==================================================================================================*/
                            24122 ; 278  |
                            24123 ; 279  |
                            24124 ; 280  |/*==================================================================================================
                            24125 ; 281  |                                               MACROS
                            24126 ; 282  |==================================================================================================*/
                            24127 ; 283  |
                            24128 ; 284  |/*==================================================================================================
                            24129 ; 285  |                                               ENUMS
                            24130 ; 286  |==================================================================================================*/
                            24131 ; 287  |#define NUM_OF_MEDIA                            (2)
                            24132 ; 288  |#define MEDIA_TYPE_FLASH                        (0)
                            24133 ; 289  |#define MEDIA_TYPE_SD                           (1)
                            24134 ; 290  |/*==================================================================================================
                            24135 ; 291  |                                     STRUCTURES AND OTHER TYPEDEFS
                            24136 ; 292  |==================================================================================================*/
                            24137 ; 293  |
                            24138 ; 294  |typedef char    int8;
                            24139 ; 295  |typedef short   int16;
                            24140 ; 296  |typedef int     int24;
                            24141 ; 297  |typedef long    int32;
                            24142 ; 298  |
                            24143 ; 299  |typedef int     intx;
                            24144 ; 300  |
                            24145 ; 301  |typedef unsigned char   uint8;
                            24146 ; 302  |typedef unsigned short  uint16;
                            24147 ; 303  |typedef unsigned int    uint24;
                            24148 ; 304  |typedef unsigned long   uint32;
                            24149 ; 305  |
                            24150 ; 306  |/*
                            24151 ; 307  |Any missing information in the name fields will be filled with Unknown in Unicode format.
                            24152 ; 308  |artist_name[] = Unknown; unicode = 0x01;
                            24153 ; 309  |album_name[] = Unknown; unicode = 0x04;
                            24154 ; 310  |genre_name[] = Unknown; unicode = 0x08;
                            24155 ; 311  |song_name[] = Unknown; unicode = 0x0F;
                            24156 ; 312  |*/
                            24157 ; 313  |/*
                            24158 ; 314  |path_name[] _must_have_data_:
                            24159 ; 315  |path_name[] = (Max. 120 Characters);
                            24160 ; 316  |year range:
                            24161 ; 317  |year = 0x000000-0xFFFFFF;
                            24162 ; 318  |DOCUMENT CONTROL NUMBER : Version : 01.01
                            24163 ; 319  |Unknown track number:
                            24164 ; 320  |track_number = 0x7FFFFF;
                            24165 ; 321  |unicode refer to above #define BITMASK_*
                            24166 ; 322  |*/
                            24167 ; 323  |/*
                            24168 ; 324  |Interface of UI and Music Library
                            24169 ; 325  |1) If file was created in ID3V1 format genre, UI will convert it to Unicode string.
                            24170 ; 326  |
                            24171 ; 327  |2) Music Library expected to reserve 128x7 words RAM for UI mapping table.
                            24172 ; 328  |
                            24173 ; 329  |3) UI to Music Library variable passing length definition:
                            24174 ; 330  |        All ASCII Characters:
                            24175 ; 331  |                Max. Number of Bytes Stored = 120 Bytes
                            24176 ; 332  |                Max. Number of Characters Stored/Display = 40 Characters
                            24177 ; 333  |        Unicode Characters:
                            24178 ; 334  |                Max. Number of Bytes Stored = 120 Bytes
                            24179 ; 335  |                Max. Number of Characters Stored/Display = 40 Characters
                            24180 ; 336  |
                            24181 ; 337  |4) UI input data to Music Library in two formats.
                            24182 ; 338  |        Formats:        1) All ASCII (24 bits data)
                            24183 ; 339  |                                2) Unicode + Mix. Non -Unicode (16 bits data)
                            24184 ; 340  |
                            24185 ; 341  |5) UI calling function:
                            24186 ; 342  |COMP_OPT_REN void ML_AddEntryToLibrary(RAM_SONG_INFO_T *song_info, int16 option);
                            24187 ; 343  |        int16 option definition:
                            24188 ; 344  |                option  = 0 - song_info struct contains a mp3/wma format file.
                            24189 ; 345  |                                = 1 - song_info struct contains a voice format file.
                            24190 ; 346  |                                = 2 - song_info struct contains a audible format file.
                            24191 ; 347  |
                            24192 ; 348  |        i) Only mp3/wma file (option = 0, 2) files will be sorted,
                            24193 ; 349  |        ii) Voice and audible(option = 1) file will be store in a voice_list and audible_list separately.
                            24194 ; 350  |
                            24195 ; 351  |6) Modification Date:
                            24196 ; 352  |        uint24 g_file_time:
                            24197 ; 353  |                YYMMDD: 12 bits - Year, 6 bits - Month, 6 - bits Date
                            24198 ; 354  |*/
                            24199 ; 355  |
                            24200 ; 356  |/* struct to store the song information passed from UI, this struct will be placed in
                            24201 ; 357  |ghdr\musiclib_ghdr.h and included in UI files*/
                            24202 ; 358  |typedef struct _ram_song_info {
                            24203 ; 359  |        uint24 artist_name[LEN_OF_NAME_IN_BYTE/NUM_OF_BYTE_IN_ONE_WORD];
                            24204 ; 360  |        uint24 album_name[LEN_OF_NAME_IN_BYTE/NUM_OF_BYTE_IN_ONE_WORD];
                            24205 ; 361  |        uint24 genre_name[LEN_OF_NAME_IN_BYTE/NUM_OF_BYTE_IN_ONE_WORD];
                            24206 ; 362  |        uint24 song_name[LEN_OF_NAME_IN_BYTE/NUM_OF_BYTE_IN_ONE_WORD];
                            24207 ; 363  |        uint24 path_name[LEN_OF_FILEPATH_IN_BYTE/NUM_OF_BYTE_IN_ONE_WORD];
                            24208 ; 364  |    uint32 g_songFastKey;
                            24209 ; 365  |        uint24 dir_name[LEN_OF_LONG_FILENAME_IN_BYTE/NUM_OF_BYTE_IN_ONE_WORD];
                            24210 ; 366  |        uint24 year;
                            24211 ; 367  |        uint24 track_number;
                            24212 ; 368  |        uint8 unicode;
                            24213 ; 369  |} RAM_SONG_INFO_T;
                            24214 ; 370  |
                            24215 ; 371  |/* struct to store the group name: artist, album and genre, in the flash */
                            24216 ; 372  |typedef struct _flash_group_name {
                            24217 ; 373  |        uint24 name[LEN_OF_NAME_IN_BYTE/NUM_OF_BYTE_IN_ONE_WORD];
                            24218 ; 374  |        uint8 unicode;
                            24219 ; 375  |} FLASH_GROUP_NAME_T;
                            24220 ; 376  |
                            24221 ; 377  |// struct to store directories information passed from UI
                            24222 ; 378  |#ifdef _FOLDER_BROWSE_
                            24223 ; 379  |typedef struct _ml_DirInfo {
                            24224 ; 380  |        uint24  u8Unicode : 8;
                            24225 ; 381  |        uint24  u12DirDepth : 12;
                            24226 ; 382  |        uint24  u4Added : 4;            
                            24227 ; 383  |        INT     iDirRecord;
                            24228 ; 384  |        DWORD   dwFastKey;
                            24229 ; 385  |        uint24  u24PathName[LEN_OF_FILEPATH_IN_BYTE/NUM_OF_BYTE_IN_ONE_WORD];
                            24230 ; 386  |} ML_DIRINFO_T;
                            24231 ; 387  |#endif  // _FOLDER_BROWSE_
                            24232 ; 388  |
                            24233 ; 389  |/*==================================================================================================
                            24234 ; 390  |                                 GLOBAL VARIABLE DECLARATIONS
                            24235 ; 391  |==================================================================================================*/
                            24236 ; 392  |extern uint24   IsPlayOnTheGo;
                            24237 ; 393  |extern FLASH_GROUP_NAME_T   browse_item_name[];
                            24238 ; 394  |extern uint24   merge_id_list_flash[];
                            24239 ; 395  |extern uint24   merge_id_list_sd[];
                            24240 ; 396  |extern INT _X   g_iBrowseWindowSize;
                            24241 ; 397  |#ifdef _FOLDER_BROWSE_
                            24242 ; 398  |extern ML_DIRINFO_T g_tDirInfoBuffer[_MAX_DIR_DEPTH];
                            24243 ; 399  |extern uint24       g_u24DirName[LEN_OF_NAME_IN_BYTE/NUM_OF_BYTE_IN_ONE_WORD];
                            24244 ; 400  |extern uint24       g_u24BrowseNumOfDirInDir[];
                            24245 ; 401  |#endif  // _FOLDER_BROWSE_
                            24246 ; 402  |extern INT _X    *sec_temp_buf_X;
                            24247 ; 403  |extern uint24   playMode;   /* bit 0 = current play mode; bit 1 = last play mode ; bit 2 = repeat on/off(0=off/1=on) */
                            24248 ; 404  |
                            24249 ; 405  |/*==================================================================================================
                            24250 ; 406  |                                        FUNCTION PROTOTYPES
                            24251 ; 407  |==================================================================================================*/
                            24252 ; 408  |
                            24253 ; 409  |///////////////////////////////////////////////////////////////////////
                            24254 ; 410  |//! \brief
                            24255 ; 411  |//!
                            24256 ; 412  |//! \fntype Function
                            24257 ; 413  |//!
                            24258 ; 414  |//! Called by UI, to initialize the parameters before insert any item.
                            24259 ; 415  |//! Call only once before inserting items. Call once for each media.
                            24260 ; 416  |//!
                            24261 ; 417  |//! \param[in]  none
                            24262 ; 418  |//!
                            24263 ; 419  |//! \return
                            24264 ; 420  |//!
                            24265 ; 421  |///////////////////////////////////////////////////////////////////////
                            24266 ; 422  |void ML_InitLibraryParameter(void);
                            24267 ; 423  |
                            24268 ; 424  |///////////////////////////////////////////////////////////////////////
                            24269 ; 425  |//! \brief
                            24270 ; 426  |//!
                            24271 ; 427  |//! \fntype Function
                            24272 ; 428  |//!
                            24273 ; 429  |//! Called by UI, the AddEntryToLibrary is the music library building
                            24274 ; 430  |//! algorithms for the flash-type memory and SD memory by sorting the song information
                            24275 ; 431  |//! by, but not limited to, album, artist, genre, year and track. Called once for each song,
                            24276 ; 432  |//! the song information is recorded in music library.
                            24277 ; 433  |//!
                            24278 ; 434  |//! \param[in]  uint24 Media_type - Possible values: MEDIA_TYPE_FLASH(=0); MEDIA_TYPE_SD(=1)
                            24279 ; 435  |//! \param[in]  RAM_SONG_INFO_T *song_info - Structure to store the song information passed from UI, this structure is defined in ghdr\musiclib_ghdr.h and included in UI files)
                            24280 ; 436  |//! \param[in]  int16 option - option = 0 -- song_info struct contains a mp3, wma or wav format file.
                            24281 ; 437  |//!
                            24282 ; 438  |//! \return
                            24283 ; 439  |//!
                            24284 ; 440  |///////////////////////////////////////////////////////////////////////
                            24285 ; 441  |void ML_AddEntryToLibrary(uint24 Media_type, RAM_SONG_INFO_T *song_info, int16 option);
                            24286 ; 442  |
                            24287 ; 443  |///////////////////////////////////////////////////////////////////////
                            24288 ; 444  |//! \brief
                            24289 ; 445  |//!
                            24290 ; 446  |//! \fntype Function
                            24291 ; 447  |//!
                            24292 ; 448  |//! \param[in]
                            24293 ; 449  |//!
                            24294 ; 450  |//! \return
                            24295 ; 451  |//!
                            24296 ; 452  |///////////////////////////////////////////////////////////////////////
                            24297 ; 453  |#ifdef _FOLDER_BROWSE_
                            24298 ; 454  |_reentrant void ML_AddDirEntryToLibrary(uint24 u24MediaType, ML_DIRINFO_T *ptDirInfo, int16 i16Option);
                            24299 ; 455  |#endif  // _FOLDER_BROWSE_
                            24300 ; 456  |
                            24301 ; 457  |///////////////////////////////////////////////////////////////////////
                            24302 ; 458  |//! \brief
                            24303 ; 459  |//!
                            24304 ; 460  |//! \fntype Function
                            24305 ; 461  |//!
                            24306 ; 462  |//! Called by UI, flush sorted and associate list to flash when no
                            24307 ; 463  |//! more song needed to be added for that media. This function finalizes the building of
                            24308 ; 464  |//! music library for that particular media.
                            24309 ; 465  |//!
                            24310 ; 466  |//! \param[in]  uint24 Media_type - Possible values: MEDIA_TYPE_FLASH(=0); MEDIA_TYPE_SD(=1)
                            24311 ; 467  |//!
                            24312 ; 468  |//! \return
                            24313 ; 469  |//!
                            24314 ; 470  |//! \note   Bulid the library first (call ML_AddEntryToLibrary) before calling this
                            24315 ; 471  |//!         function.
                            24316 ; 472  |///////////////////////////////////////////////////////////////////////
                            24317 ; 473  |_reentrant INT ML_FlushLibraryToFlash(INT Media_type, INT b, INT *c);
                            24318 ; 474  |
                            24319 ; 475  |///////////////////////////////////////////////////////////////////////
                            24320 ; 476  |//! \brief
                            24321 ; 477  |//!
                            24322 ; 478  |//! \fntype Function
                            24323 ; 479  |//!
                            24324 ; 480  |//! \param[in]
                            24325 ; 481  |//!
                            24326 ; 482  |//! \return
                            24327 ; 483  |//!
                            24328 ; 484  |///////////////////////////////////////////////////////////////////////
                            24329 ; 485  |#ifdef _NEWMUSIC_
                            24330 ; 486  |void ML_UpdateNewMusic(void);
                            24331 ; 487  |#endif
                            24332 ; 488  |
                            24333 ; 489  |///////////////////////////////////////////////////////////////////////
                            24334 ; 490  |//! \brief
                            24335 ; 491  |//!
                            24336 ; 492  |//! \fntype Function
                            24337 ; 493  |//!
                            24338 ; 494  |//! Called by UI, to initialize the file access mechanism for all music
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  96

M:ADDR CODE           CYCLES LINE SOURCELINE
                            24339 ; 495  |//! library operation if the music.lib file and the music.sec file exist (call
                            24340 ; 496  |//! ML_BuildSecTableFile() if these files do not exist).
                            24341 ; 497  |//!
                            24342 ; 498  |//! \param[in]  none
                            24343 ; 499  |//!
                            24344 ; 500  |//! \return
                            24345 ; 501  |//!
                            24346 ; 502  |//! \note   Either ML_Buildl2SecTable(void) or ML_BuildSecTableFile(void)
                            24347 ; 503  |//!         must be called before calling any other music library functions.
                            24348 ; 504  |///////////////////////////////////////////////////////////////////////
                            24349 ; 505  |_reentrant INT ML_Buildl2SecTable(INT a, INT b, INT *c);
                            24350 ; 506  |
                            24351 ; 507  |///////////////////////////////////////////////////////////////////////
                            24352 ; 508  |//! \brief
                            24353 ; 509  |//!
                            24354 ; 510  |//! \fntype Function
                            24355 ; 511  |//!
                            24356 ; 512  |//! Called by UI, to initialize the file access mechanism for all music
                            24357 ; 513  |//! library operation.
                            24358 ; 514  |//! Two system files (music.lib and music.sec) is created.
                            24359 ; 515  |//! Call this only if intended to generate / refresh these files, or if the music.lib file and the
                            24360 ; 516  |//! music.sec file do not exist.
                            24361 ; 517  |//!
                            24362 ; 518  |//! \param[in]  none
                            24363 ; 519  |//!
                            24364 ; 520  |//! \return
                            24365 ; 521  |//!
                            24366 ; 522  |//! \note   Either ML_Buildl2SecTable(void) or ML_BuildSecTableFile(void)
                            24367 ; 523  |//!         must be called before calling any other music library functions.
                            24368 ; 524  |///////////////////////////////////////////////////////////////////////
                            24369 ; 525  |_reentrant INT ML_BuildSecTableFile(INT a, INT b, INT *c);
                            24370 ; 526  |
                            24371 ; 527  |///////////////////////////////////////////////////////////////////////
                            24372 ; 528  |//! \brief
                            24373 ; 529  |//!
                            24374 ; 530  |//! \fntype Function
                            24375 ; 531  |//!
                            24376 ; 532  |//! Preload the list, prepare for renew.
                            24377 ; 533  |//! IsColdBoot=TRUE: loads the list content and the path name to the on_the_fly_list
                            24378 ; 534  |//! structure in RAM.
                            24379 ; 535  |//! IsColdBoot=FALSE: updates the path name only, to the on_the_fly_list structure
                            24380 ; 536  |//! in RAM.
                            24381 ; 537  |//!
                            24382 ; 538  |//! \param[in]  uint24 IsColdBoot - Possible values: TRUE or FALSE
                            24383 ; 539  |//!
                            24384 ; 540  |//! \return
                            24385 ; 541  |//!
                            24386 ; 542  |//! \note   Use IsColdBoot=TRUE only once when the machine boot-up, other
                            24387 ; 543  |//!         time when you need to renew the list, use IsColdBoot=FALSE instead.
                            24388 ; 544  |///////////////////////////////////////////////////////////////////////
                            24389 ; 545  |void ML_LoadOnTheGo(uint24 IsColdBoot);
                            24390 ; 546  |
                            24391 ; 547  |///////////////////////////////////////////////////////////////////////
                            24392 ; 548  |//! \brief
                            24393 ; 549  |//!
                            24394 ; 550  |//! \fntype Function
                            24395 ; 551  |//!
                            24396 ; 552  |//! Save the list to flash memory.
                            24397 ; 553  |//!
                            24398 ; 554  |//! \param[in]
                            24399 ; 555  |//!
                            24400 ; 556  |//! \return
                            24401 ; 557  |//!
                            24402 ; 558  |//! \note   It is recommended to save the list as soon as possible after it was
                            24403 ; 559  |//!         changed by the user.
                            24404 ; 560  |///////////////////////////////////////////////////////////////////////
                            24405 ; 561  |void ML_SaveOnTheGo(void);      /* call at shutdownmenu.c to save the list */
                            24406 ; 562  |
                            24407 ; 563  |///////////////////////////////////////////////////////////////////////
                            24408 ; 564  |//! \brief
                            24409 ; 565  |//!
                            24410 ; 566  |//! \fntype Function
                            24411 ; 567  |//! When the Music Lib is rebuilding, the path of each song is
                            24412 ; 568  |//! compared with the path stored in the on_the_fly_list structure, to decide if it was in the
                            24413 ; 569  |//! list before, if so the ID is replaced by the new songID, and the song is keep in the list.
                            24414 ; 570  |//! Otherwise the song is deleted.
                            24415 ; 571  |//!
                            24416 ; 572  |//! \param[in]  uint24 Media_type - Possible values: MEDIA_TYPE_FLASH(=0); MEDIA_TYPE_SD(=1)
                            24417 ; 573  |//! \param[in]  uint24 _X * temp_path - Input value, the path of song to be checked.
                            24418 ; 574  |//! \param[in]  uint24 newID - Input value, the new songID of the song.
                            24419 ; 575  |//!
                            24420 ; 576  |//! \return
                            24421 ; 577  |//!
                            24422 ; 578  |///////////////////////////////////////////////////////////////////////
                            24423 ; 579  |void ML_ChkOnTheGo(uint24 Media_type, uint24 _X * temp_path, uint24 newID);
                            24424 ; 580  |
                            24425 ; 581  |///////////////////////////////////////////////////////////////////////
                            24426 ; 582  |//! \brief
                            24427 ; 583  |//!
                            24428 ; 584  |//! \fntype Function
                            24429 ; 585  |//!
                            24430 ; 586  |//! Set a flag for all the songs of Media_type to be keep or delete
                            24431 ; 587  |//! in the ML_UpdateOnTheGo().
                            24432 ; 588  |//!
                            24433 ; 589  |//! \param[in]  uint24 Media_type - Possible values: MEDIA_TYPE_FLASH(=0); MEDIA_TYPE_SD(=1)
                            24434 ; 590  |//! \param[in]  uint24 value - Possible values: TRUE (song will be keep in the list); INDEX_EOF (song will be deleted)
                            24435 ; 591  |//!
                            24436 ; 592  |//! \return
                            24437 ; 593  |//!
                            24438 ; 594  |///////////////////////////////////////////////////////////////////////
                            24439 ; 595  |void ML_ChOnTheGo(uint24 Media_type, uint24 value);
                            24440 ; 596  |
                            24441 ; 597  |///////////////////////////////////////////////////////////////////////
                            24442 ; 598  |//! \brief
                            24443 ; 599  |//!
                            24444 ; 600  |//! \fntype Function
                            24445 ; 601  |//!
                            24446 ; 602  |//! Before the list can be browse, call this function to finalize the list.
                            24447 ; 603  |//!
                            24448 ; 604  |//! \param[in]  none
                            24449 ; 605  |//!
                            24450 ; 606  |//! \return
                            24451 ; 607  |//!
                            24452 ; 608  |///////////////////////////////////////////////////////////////////////
                            24453 ; 609  |void ML_UpdateOnTheGo(void);
                            24454 ; 610  |
                            24455 ; 611  |///////////////////////////////////////////////////////////////////////
                            24456 ; 612  |//! \brief
                            24457 ; 613  |//!
                            24458 ; 614  |//! \fntype Function
                            24459 ; 615  |//!
                            24460 ; 616  |//! Called by UI, to initialize the parameters before insert any item.
                            24461 ; 617  |//! Call only once before inserting items. Call once for each media.
                            24462 ; 618  |//!
                            24463 ; 619  |//! \param[in]  none
                            24464 ; 620  |//!
                            24465 ; 621  |//! \return
                            24466 ; 622  |//!
                            24467 ; 623  |///////////////////////////////////////////////////////////////////////
                            24468 ; 624  |void ML_InitVoiceParameter(void);
                            24469 ; 625  |
                            24470 ; 626  |///////////////////////////////////////////////////////////////////////
                            24471 ; 627  |//! \brief
                            24472 ; 628  |//!
                            24473 ; 629  |//! \fntype Function
                            24474 ; 630  |//!
                            24475 ; 631  |//! \param[in]
                            24476 ; 632  |//!
                            24477 ; 633  |//! \return
                            24478 ; 634  |//!
                            24479 ; 635  |///////////////////////////////////////////////////////////////////////
                            24480 ; 636  |void ML_LoadVoiceParameter(uint24 Rec_type);
                            24481 ; 637  |
                            24482 ; 638  |///////////////////////////////////////////////////////////////////////
                            24483 ; 639  |//! \brief
                            24484 ; 640  |//!
                            24485 ; 641  |//! \fntype Function
                            24486 ; 642  |//!
                            24487 ; 643  |//! Called by UI, the ML_AddEntryToVoice is the voice library
                            24488 ; 644  |//! building algorithms for the flash-type memory by sorting the voice files by file names.
                            24489 ; 645  |//! Called once for each voice file, the information is recorded in music library.
                            24490 ; 646  |//!
                            24491 ; 647  |//! \param[in]  uint24 Rec_type - Possible values: REC_VOICE_TYPE(=0); REC_FMREC_TYPE(=1)
                            24492 ; 648  |//! \param[in]  RAM_SONG_INFO_T *song_info - struct to store the song information passed from UI, this struct will be placed in ghdr\musiclib_ghdr.h and included in UI files
                            24493 ; 649  |//! \param[in]  uint24 action - option = 0 // always set zero
                            24494 ; 650  |//!
                            24495 ; 651  |//! \return
                            24496 ; 652  |//!
                            24497 ; 653  |///////////////////////////////////////////////////////////////////////
                            24498 ; 654  |void ML_AddEntryToVoice(uint24 Rec_type, RAM_SONG_INFO_T *song_info, uint24 action);
                            24499 ; 655  |
                            24500 ; 656  |///////////////////////////////////////////////////////////////////////
                            24501 ; 657  |//! \brief
                            24502 ; 658  |//!
                            24503 ; 659  |//! \fntype Function
                            24504 ; 660  |//!
                            24505 ; 661  |//! Called by UI, flush sorted and associate list to flash when no
                            24506 ; 662  |//! more voice needed to be added for that media. This function finalizes the voice building
                            24507 ; 663  |//! of music library for that particular media.
                            24508 ; 664  |//!
                            24509 ; 665  |//! \param[in]  uint24 Rec_type - Possible values: REC_VOICE_TYPE(=0); REC_FMREC_TYPE(=1)
                            24510 ; 666  |//!
                            24511 ; 667  |//! \return
                            24512 ; 668  |//!
                            24513 ; 669  |//! \note   Bulid the library first (call ML_AddEntryToVoice) before calling this
                            24514 ; 670  |//!         function.
                            24515 ; 671  |///////////////////////////////////////////////////////////////////////
                            24516 ; 672  |void ML_FlushVoiceToFlash(uint24 Rec_type);
                            24517 ; 673  |
                            24518 ; 674  |///////////////////////////////////////////////////////////////////////
                            24519 ; 675  |//! \brief
                            24520 ; 676  |//!
                            24521 ; 677  |//! \fntype Function
                            24522 ; 678  |//!
                            24523 ; 679  |//! Called by UI, the merge the music library tables album,
                            24524 ; 680  |//! artist, genre, song and year.
                            24525 ; 681  |//!
                            24526 ; 682  |//! \param[in]  none
                            24527 ; 683  |//!
                            24528 ; 684  |//! \return
                            24529 ; 685  |//!
                            24530 ; 686  |///////////////////////////////////////////////////////////////////////
                            24531 ; 687  |void ML_MergeLibraryTables(void);
                            24532 ; 688  |
                            24533 ; 689  |///////////////////////////////////////////////////////////////////////
                            24534 ; 690  |//! \brief
                            24535 ; 691  |//!
                            24536 ; 692  |//! \fntype Function
                            24537 ; 693  |//!
                            24538 ; 694  |//! Called by UI, the merge the music library tables album,
                            24539 ; 695  |//! artist, genre, song and year.
                            24540 ; 696  |//!
                            24541 ; 697  |//! \param[in]  none
                            24542 ; 698  |//!
                            24543 ; 699  |//! \return
                            24544 ; 700  |//!
                            24545 ; 701  |///////////////////////////////////////////////////////////////////////
                            24546 ; 702  |INT _reentrant PathFormationPartial(_packed BYTE* dst, _packed BYTE* src, int iDepth);
                            24547 ; 703  |INT _reentrant PathFormation(_packed BYTE* dst, _packed BYTE* src, int iDepth);
                            24548 ; 704  |_reentrant void TrimUnicodeString(UCS3* pString);
                            24549 ; 705  |_reentrant void TrimPackedString(UCS3* pString);
                            24550 ; 706  |
                            24551 ; 707  |///////////////////////////////////////////////////////////////////////
                            24552 ; 708  |//! \brief
                            24553 ; 709  |//!
                            24554 ; 710  |//! \fntype Function
                            24555 ; 711  |//!
                            24556 ; 712  |//! \param[in]
                            24557 ; 713  |//!
                            24558 ; 714  |//! \return
                            24559 ; 715  |//!
                            24560 ; 716  |///////////////////////////////////////////////////////////////////////
                            24561 ; 717  |_reentrant void ML_FlushSortedListToFlash(uint24 u24MediaType);
                            24562 ; 718  |
                            24563 ; 719  |/*================================================================================================*/
                            24564 ; 720  |
                            24565 ; 721  |// Siukoon 2005-02-28
                            24566 ; 722  |#define MUSICLIB_STDRIVE_NUMBER     (0)
                            24567 ; 723  |#ifdef _SUPPORT_2000_SONGS_
                            24568 ; 724  |#define MUSICLIB_FILESIZE_IN_BYTE   (4194304L*2) // (SINGLE_DATABASE_SIZE*BYTE_PER_SECTOR)*2
                            24569 ; 725  |#else
                            24570 ; 726  |#define MUSICLIB_FILESIZE_IN_BYTE   (2097152L*2) // (SINGLE_DATABASE_SIZE*BYTE_PER_SECTOR)*2
                            24571 ; 727  |#endif  // _SUPPORT_2000_SONGS_
                            24572 ; 728  |#define MUSICLIB_FLASHPART_FILESIZE_IN_BYTE   (MUSICLIB_FILESIZE_IN_BYTE/2)
                            24573 ; 729  |#define WORD_PER_SECTOR             (171)
                            24574 ; 730  |#define BYTE_PER_SECTOR             (512)
                            24575 ; 731  |#define MUSICLIB_FILESIZE_IN_SECTOR (MUSICLIB_FILESIZE_IN_BYTE/BYTE_PER_SECTOR)
                            24576 ; 732  |#define MUSICLIB_FLASHPART_FILESIZE_IN_SECTOR (MUSICLIB_FLASHPART_FILESIZE_IN_BYTE/BYTE_PER_SECTOR)
                            24577 ; 733  |
                            24578 ; 734  |#define LB_BYTE_PER_SECTOR          (2048)
                            24579 ; 735  |#define LB_MUSICLIB_FILESIZE_IN_SECTOR (MUSICLIB_FILESIZE_IN_BYTE/LB_BYTE_PER_SECTOR)
                            24580 ; 736  |#define LB_MUSICLIB_FLASHPART_FILESIZE_IN_SECTOR (MUSICLIB_FLASHPART_FILESIZE_IN_BYTE/LB_BYTE_PER_SECTOR)
                            24581 ; 737  |
                            24582 ; 738  |#define MUSICLIB_FAT_ERROR_NOT_ENOUGH_MEDIA_SPACE       1
                            24583 ; 739  |#define MUSICLIB_FAT_ERROR_CREATE_FILE                  2
                            24584 ; 740  |#define MUSICLIB_FAT_ERROR_DELETE_FILE                  3
                            24585 ; 741  |#define MUSICLIB_FAT_ERROR_OPEN_FILE                    4
                            24586 ; 742  |
                            24587 ; 743  |/////////////////////
                            24588 ; 744  |
                            24589 ; 745  |#define LONG_SIZE_IN_BYTE                               (6)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  97

M:ADDR CODE           CYCLES LINE SOURCELINE
                            24590 ; 746  |
                            24591 ; 747  |#ifdef _SUPPORT_2000_SONGS_
                            24592 ; 748  |#define SEC_TABLE_SIZE_IN_LONG                  (16384) // DATABASE_SIZE
                            24593 ; 749  |#else
                            24594 ; 750  |#define SEC_TABLE_SIZE_IN_LONG                  (8192)  // DATABASE_SIZE
                            24595 ; 751  |#endif // _SUPPORT_2000_SONGS_
                            24596 ; 752  |#define SEC_TABLE_SIZE_IN_BYTE                  (SEC_TABLE_SIZE_IN_LONG*LONG_SIZE_IN_BYTE)
                            24597 ; 753  |
                            24598 ; 754  |#define SEC_TABLE_FLASHPART_SIZE_IN_LONG        (SEC_TABLE_SIZE_IN_LONG/2)
                            24599 ; 755  |#define SEC_TABLE_FLASHPART_SIZE_IN_BYTE        (SEC_TABLE_SIZE_IN_BYTE/2)
                            24600 ; 756  |
                            24601 ; 757  |#define NUM_OF_LONG_PER_512SEC          (85)    // 512/6=>85
                            24602 ; 758  |#ifdef _SUPPORT_2000_SONGS_
                            24603 ; 759  |#define NUM_OF_LEVEL2_SEC                               (194)   /* 97x2 */
                            24604 ; 760  |#define NUM_OF_LEVEL2_FLASHPART_SEC             (97)    /* 8192/85 */
                            24605 ; 761  |#else
                            24606 ; 762  |#define NUM_OF_LEVEL2_SEC                               (98)    /* 49x2 */
                            24607 ; 763  |#define NUM_OF_LEVEL2_FLASHPART_SEC             (49)    /* 4096/85 */
                            24608 ; 764  |#endif // _SUPPORT_2000_SONGS_
                            24609 ; 765  |#define LEVEL2_TABLE_SIZE                               (NUM_OF_LEVEL2_SEC*2)
                            24610 ; 766  |#define SEC_TABLE_FLASH_START_SEC               (0x00)
                            24611 ; 767  |#define SEC_TABLE_SD_START_SEC                  (NUM_OF_LEVEL2_FLASHPART_SEC)
                            24612 ; 768  |
                            24613 ; 769  |#define SEC_TABLE_FILESIZE_IN_BYTE              (BYTE_PER_SECTOR*NUM_OF_LEVEL2_SEC)
                            24614 ; 770  |#ifdef _SUPPORT_2000_SONGS_
                            24615 ; 771  |#define BYTE_FILL_INTERDB_GAP                   (320)   // 512-((8192-(85*96))*6)
                            24616 ; 772  |#else
                            24617 ; 773  |#define BYTE_FILL_INTERDB_GAP                   (((NUM_OF_LEVEL2_FLASHPART_SEC*NUM_OF_LONG_PER_512SEC)-SEC_TABLE_FLASHPART_SIZE_IN_LONG)*LONG_SIZE_IN_BYTE+2)
                            24618 ; 774  |#endif  // _SUPPORT_2000_SONGS_
                            24619 ; 775  |
                            24620 ; 776  |#define LB_SEC_TABLE_SIZE_IN_LONG                       (LB_MUSICLIB_FILESIZE_IN_SECTOR)
                            24621 ; 777  |#define LB_SEC_TABLE_SIZE_IN_BYTE                       (LB_SEC_TABLE_SIZE_IN_LONG*LONG_SIZE_IN_BYTE)
                            24622 ; 778  |
                            24623 ; 779  |#define LB_SEC_TABLE_FLASHPART_SIZE_IN_LONG     (LB_SEC_TABLE_SIZE_IN_LONG/2)
                            24624 ; 780  |#define LB_SEC_TABLE_FLASHPART_SIZE_IN_BYTE     (LB_SEC_TABLE_SIZE_IN_BYTE/2)
                            24625 ; 781  |
                            24626 ; 782  |#define NUM_OF_LONG_PER_2048SEC                     (341)   // 2048/6=>341
                            24627 ; 783  |#ifdef _SUPPORT_2000_SONGS_
                            24628 ; 784  |#define NUM_OF_LEVEL2_2048SEC                           (49)    // 16384/341=>49
                            24629 ; 785  |#define NUM_OF_LEVEL2_FLASHPART_2048SEC         (25)    /* 8192/341=>25 */
                            24630 ; 786  |#else
                            24631 ; 787  |#define NUM_OF_LEVEL2_2048SEC                           (25)    // 8192/341=>25
                            24632 ; 788  |#define NUM_OF_LEVEL2_FLASHPART_2048SEC         (13)    /* 4096/341=>13 */
                            24633 ; 789  |#endif // _SUPPORT_2000_SONGS_
                            24634 ; 790  |
                            24635 ; 791  |#ifdef _SUPPORT_2000_SONGS_
                            24636 ; 792  |#define BYTE_FILL_INTERDB_GAP_2048                      (2000)  // 2048-((8192-(341*24))*6)
                            24637 ; 793  |#define BYTE_FILL_INTERDB_2ND_GAP_2048      (2532)  // 99328-96796
                            24638 ; 794  |#else
                            24639 ; 795  |#define BYTE_FILL_INTERDB_GAP_2048                      (((341-4)*6)+2) //2024
                            24640 ; 796  |#define BYTE_FILL_INTERDB_2ND_GAP_2048      (2556)  // 50176-47620
                            24641 ; 797  |#endif // _SUPPORT_2000_SONGS_
                            24642 ; 798  |
                            24643 ; 799  |#ifdef __cplusplus
                            24644 ; 800  |}
                            24645 ; 801  |#endif
                            24646 ; 802  |
                            24647 ; 803  |#endif  /* MUSICLIB_GHDR_H */
                            24648 
                            24650 
                            24651 ; 6    |#include "fsapi.h"
                            24652 
                            24654 
                            24655 ; 1    |#ifndef _FSAPI_H_
                            24656 ; 2    |#define _FSAPI_H_
                            24657 ; 3    |#include "filespec.h"
                            24658 
                            24660 
                            24661 ; 1    |#ifndef _FILESPEC_H_
                            24662 ; 2    |#define _FILESPEC_H_
                            24663 ; 3    |#include  "fstypes.h"
                            24664 
                            24666 
                            24667 ; 1    |#ifndef _FS_TYPE_H_
                            24668 ; 2    |#define _FS_TYPE_H_
                            24669 ; 3    |
                            24670 ; 4    |#include   "types.h"
                            24671 
                            24673 
                            24674 ; 1    |////////////////////////////////////////////////////////////////////////////////
                            24675 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                            24676 ; 3    |//
                            24677 ; 4    |// Filename: types.h
                            24678 ; 5    |// Description: Standard data types
                            24679 ; 6    |////////////////////////////////////////////////////////////////////////////////
                            24680 ; 7    |
                            24681 ; 8    |#ifndef _TYPES_H
                            24682 ; 9    |#define _TYPES_H
                            24683 ; 10   |
                            24684 ; 11   |// TODO:  move this outta here!
                            24685 ; 12   |#if !defined(NOERROR)
                            24686 ; 13   |#define NOERROR 0
                            24687 ; 14   |#define SUCCESS 0
                            24688 ; 15   |#endif 
                            24689 ; 16   |#if !defined(SUCCESS)
                            24690 ; 17   |#define SUCCESS  0
                            24691 ; 18   |#endif
                            24692 ; 19   |#if !defined(ERROR)
                            24693 ; 20   |#define ERROR   -1
                            24694 ; 21   |#endif
                            24695 ; 22   |#if !defined(FALSE)
                            24696 ; 23   |#define FALSE 0
                            24697 ; 24   |#endif
                            24698 ; 25   |#if !defined(TRUE)
                            24699 ; 26   |#define TRUE  1
                            24700 ; 27   |#endif
                            24701 ; 28   |
                            24702 ; 29   |#if !defined(NULL)
                            24703 ; 30   |#define NULL 0
                            24704 ; 31   |#endif
                            24705 ; 32   |
                            24706 ; 33   |#define MAX_INT     0x7FFFFF
                            24707 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                            24708 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                            24709 ; 36   |#define MAX_ULONG   (-1) 
                            24710 ; 37   |
                            24711 ; 38   |#define WORD_SIZE   24              // word size in bits
                            24712 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                            24713 ; 40   |
                            24714 ; 41   |
                            24715 ; 42   |#define BYTE    unsigned char       // btVarName
                            24716 ; 43   |#define CHAR    signed char         // cVarName
                            24717 ; 44   |#define USHORT  unsigned short      // usVarName
                            24718 ; 45   |#define SHORT   unsigned short      // sVarName
                            24719 ; 46   |#define WORD    unsigned int        // wVarName
                            24720 ; 47   |#define INT     signed int          // iVarName
                            24721 ; 48   |#define DWORD   unsigned long       // dwVarName
                            24722 ; 49   |#define LONG    signed long         // lVarName
                            24723 ; 50   |#define BOOL    unsigned int        // bVarName
                            24724 ; 51   |#define FRACT   _fract              // frVarName
                            24725 ; 52   |#define LFRACT  long _fract         // lfrVarName
                            24726 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                            24727 ; 54   |#define FLOAT   float               // fVarName
                            24728 ; 55   |#define DBL     double              // dVarName
                            24729 ; 56   |#define ENUM    enum                // eVarName
                            24730 ; 57   |#define CMX     _complex            // cmxVarName
                            24731 ; 58   |typedef WORD UCS3;                   // 
                            24732 ; 59   |
                            24733 ; 60   |#define UINT16  unsigned short
                            24734 ; 61   |#define UINT8   unsigned char   
                            24735 ; 62   |#define UINT32  unsigned long
                            24736 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port exisiting code to only use 48 bit
                            24737 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port exisiting code to only use 48 bit
                            24738 ; 65   |#define WCHAR   UINT16
                            24739 ; 66   |
                            24740 ; 67   |//UINT128 is 16 bytes or 6 words
                            24741 ; 68   |typedef struct UINT128_3500 {   
                            24742 ; 69   |    int val[6];     
                            24743 ; 70   |} UINT128_3500;
                            24744 ; 71   |
                            24745 ; 72   |#define UINT128   UINT128_3500
                            24746 ; 73   |
                            24747 ; 74   |// Little endian word packed byte strings:   
                            24748 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            24749 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            24750 ; 77   |// Little endian word packed byte strings:   
                            24751 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            24752 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            24753 ; 80   |
                            24754 ; 81   |// Declare Memory Spaces To Use When Coding
                            24755 ; 82   |// A. Sector Buffers
                            24756 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                            24757 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                            24758 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                            24759 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                            24760 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                            24761 ; 88   |// B. Media DDI Memory
                            24762 ; 89   |#define MEDIA_DDI_MEM _Y
                            24763 ; 90   |
                            24764 ; 91   |
                            24765 ; 92   |
                            24766 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                            24767 ; 94   |// Examples of circular pointers:
                            24768 ; 95   |//    INT CIRC cpiVarName
                            24769 ; 96   |//    DWORD CIRC cpdwVarName
                            24770 ; 97   |
                            24771 ; 98   |#define RETCODE INT                 // rcVarName
                            24772 ; 99   |
                            24773 ; 100  |// generic bitfield structure
                            24774 ; 101  |struct Bitfield {
                            24775 ; 102  |    unsigned int B0  :1;
                            24776 ; 103  |    unsigned int B1  :1;
                            24777 ; 104  |    unsigned int B2  :1;
                            24778 ; 105  |    unsigned int B3  :1;
                            24779 ; 106  |    unsigned int B4  :1;
                            24780 ; 107  |    unsigned int B5  :1;
                            24781 ; 108  |    unsigned int B6  :1;
                            24782 ; 109  |    unsigned int B7  :1;
                            24783 ; 110  |    unsigned int B8  :1;
                            24784 ; 111  |    unsigned int B9  :1;
                            24785 ; 112  |    unsigned int B10 :1;
                            24786 ; 113  |    unsigned int B11 :1;
                            24787 ; 114  |    unsigned int B12 :1;
                            24788 ; 115  |    unsigned int B13 :1;
                            24789 ; 116  |    unsigned int B14 :1;
                            24790 ; 117  |    unsigned int B15 :1;
                            24791 ; 118  |    unsigned int B16 :1;
                            24792 ; 119  |    unsigned int B17 :1;
                            24793 ; 120  |    unsigned int B18 :1;
                            24794 ; 121  |    unsigned int B19 :1;
                            24795 ; 122  |    unsigned int B20 :1;
                            24796 ; 123  |    unsigned int B21 :1;
                            24797 ; 124  |    unsigned int B22 :1;
                            24798 ; 125  |    unsigned int B23 :1;
                            24799 ; 126  |};
                            24800 ; 127  |
                            24801 ; 128  |union BitInt {
                            24802 ; 129  |        struct Bitfield B;
                            24803 ; 130  |        int        I;
                            24804 ; 131  |};
                            24805 ; 132  |
                            24806 ; 133  |#define MAX_MSG_LENGTH 10
                            24807 ; 134  |struct CMessage
                            24808 ; 135  |{
                            24809 ; 136  |        unsigned int m_uLength;
                            24810 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                            24811 ; 138  |};
                            24812 ; 139  |
                            24813 ; 140  |typedef struct {
                            24814 ; 141  |    WORD m_wLength;
                            24815 ; 142  |    WORD m_wMessage;
                            24816 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                            24817 ; 144  |} Message;
                            24818 ; 145  |
                            24819 ; 146  |struct MessageQueueDescriptor
                            24820 ; 147  |{
                            24821 ; 148  |        int *m_pBase;
                            24822 ; 149  |        int m_iModulo;
                            24823 ; 150  |        int m_iSize;
                            24824 ; 151  |        int *m_pHead;
                            24825 ; 152  |        int *m_pTail;
                            24826 ; 153  |};
                            24827 ; 154  |
                            24828 ; 155  |struct ModuleEntry
                            24829 ; 156  |{
                            24830 ; 157  |    int m_iSignaledEventMask;
                            24831 ; 158  |    int m_iWaitEventMask;
                            24832 ; 159  |    int m_iResourceOfCode;
                            24833 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                            24834 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescriptor *);
                            24835 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                            24836 ; 163  |    int m_uTimeOutHigh;
                            24837 ; 164  |    int m_uTimeOutLow;
                            24838 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                            24839 ; 166  |};
                            24840 ; 167  |
                            24841 ; 168  |union WaitMask{
                            24842 ; 169  |    struct B{
                            24843 ; 170  |        unsigned int m_bNone     :1;
                            24844 ; 171  |        unsigned int m_bMessage  :1;
                            24845 ; 172  |        unsigned int m_bTimer    :1;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  98

M:ADDR CODE           CYCLES LINE SOURCELINE
                            24846 ; 173  |        unsigned int m_bButton   :1;
                            24847 ; 174  |    } B;
                            24848 ; 175  |    int I;
                            24849 ; 176  |} ;
                            24850 ; 177  |
                            24851 ; 178  |
                            24852 ; 179  |struct Button {
                            24853 ; 180  |        WORD wButtonEvent;
                            24854 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                            24855 ; 182  |};
                            24856 ; 183  |
                            24857 ; 184  |struct Message {
                            24858 ; 185  |        WORD wMsgLength;
                            24859 ; 186  |        WORD wMsgCommand;
                            24860 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                            24861 ; 188  |};
                            24862 ; 189  |
                            24863 ; 190  |union EventTypes {
                            24864 ; 191  |        struct CMessage msg;
                            24865 ; 192  |        struct Button Button ;
                            24866 ; 193  |        struct Message Message;
                            24867 ; 194  |};
                            24868 ; 195  |
                            24869 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                            24870 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                            24871 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                            24872 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                            24873 ; 200  |
                            24874 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                            24875 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                            24876 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                            24877 ; 204  |
                            24878 ; 205  |#if DEBUG
                            24879 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                            24880 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                            24881 ; 208  |#else 
                            24882 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rather than halt or reset. 
                            24883 ; 210  |#define DebugBuildAssert(x)    
                            24884 ; 211  |#endif
                            24885 ; 212  |
                            24886 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                            24887 ; 214  |//  #pragma asm
                            24888 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                            24889 ; 216  |//  #pragma endasm
                            24890 ; 217  |
                            24891 ; 218  |
                            24892 ; 219  |#ifdef COLOR_262K
                            24893 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b)) >> 2)    //262k
                            24894 ; 221  |#elif defined(COLOR_65K)
                            24895 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)) >> 3)  //65k
                            24896 ; 223  |#else
                            24897 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >> 4)
                            24898 ; 225  |#endif
                            24899 ; 226  |    
                            24900 ; 227  |#endif // #ifndef _TYPES_H
                            24901 
                            24903 
                            24904 ; 5    |
                            24905 ; 6    |// move FSMEDIA_TABLE from devicetable.h  15Apr2005   First moved in SDK2.6.
                            24906 ; 7    |typedef struct
                            24907 ; 8    |{
                            24908 ; 9    |
                            24909 ; 10   |INT     _Y BytesPerSector;
                            24910 ; 11   |INT     _Y SectorsPerCluster;
                            24911 ; 12   |INT     _Y RsvdSectors;
                            24912 ; 13   |INT     _Y NoOfFATs;
                            24913 ; 14   |INT     _Y MaxRootDirEntries;
                            24914 ; 15   |LONG    _Y TotalSectors;
                            24915 ; 16   |LONG    _Y FATSize;
                            24916 ; 17   |LONG    _Y RootdirCluster;
                            24917 ; 18   |//INT   _Y FSInfoSector;
                            24918 ; 19   |//INT   _Y BkBootSector;
                            24919 ; 20   |LONG    _Y NextFreeCluster;
                            24920 ; 21   |LONG    _Y TotalFreeClusters;
                            24921 ; 22   |INT     _Y RootDirSectors;
                            24922 ; 23   |INT     _Y FIRSTDataSector;
                            24923 ; 24   |INT    _Y FATType;
                            24924 ; 25   |LONG   _Y TotalNoofclusters;
                            24925 ; 26   |INT    _Y ClusterMask;
                            24926 ; 27   |INT    _Y ClusterShift;
                            24927 ; 28   |INT    _Y SectorShift;
                            24928 ; 29   |INT    _Y SectorMask;
                            24929 ; 30   |INT    _Y DevicePresent;
                            24930 ; 31   |LONG   _Y FirRootdirsec;
                            24931 ; 32   |INT             _Y FSInfoSector;
                            24932 ; 33   |}FSMEDIA_TABLE;
                            24933 ; 34   |
                            24934 ; 35   |
                            24935 ; 36   |#define         MAXDEVICES              2
                            24936 ; 37   |//#define       NUMCACHES               8  // this is already in fsproj.h (2 for player 2 for mtp as of 28jun2005) TOVERIFY 2 ok for player and mtp. 
                            24937 ; 38   |
                            24938 ; 39   |// NOTE:  This offset is the same no matter what the sector actual size!  
                            24939 ; 40   |//        TOVERIFY 3.0 doesn't have this defined but uses it in filesystempresent.c. lbmlc def'd it here so I insert it here.
                            24940 ; 41   |#define         FATFS_SIGNATURE_OFFSET  510
                            24941 ; 42   |#define         BOOTSECTOR              0
                            24942 ; 43   |#define     FSINFOSECTOR        1
                            24943 ; 44   |
                            24944 ; 45   |#define     READ_MODE           1
                            24945 ; 46   |#define     WRITE_MODE          2
                            24946 ; 47   |#define     APPEND_MODE         4
                            24947 ; 48   |#define     SEQ_WRITE_MODE      8
                            24948 ; 49   |#define     DIRECTORY_MODE         16
                            24949 ; 50   |#define     CREATE_MODE        32
                            24950 ; 51   |
                            24951 ; 52   |#define     RPLUS               5
                            24952 ; 53   |#define     WPLUS                   6
                            24953 ; 54   |#define     APLUS               7
                            24954 ; 55   |
                            24955 ; 56   |
                            24956 ; 57   |
                            24957 ; 58   |#define     X_MEMORY            0
                            24958 ; 59   |#define     Y_MEMORY            2
                            24959 ; 60   |#define     P_MEMORY            4
                            24960 ; 61   |
                            24961 ; 62   |#define     FAT12               0 
                            24962 ; 63   |#define     FAT16               1   
                            24963 ; 64   |#define     FAT32               2 
                            24964 ; 65   |
                            24965 ; 66   |
                            24966 ; 67   |#define FAT12EOF            0x0FFF
                            24967 ; 68   |#define FAT16EOF            0xFFFF
                            24968 ; 69   |#define FAT32EOF            0x0FFFFFFF
                            24969 ; 70   |
                            24970 ; 71   |
                            24971 ; 72   |
                            24972 ; 73   |#define FAT12FREECX         0x000
                            24973 ; 74   |#define FAT16FREECX         0x0000
                            24974 ; 75   |#define FAT32FREECX         0x00000000
                            24975 ; 76   |
                            24976 ; 77   |
                            24977 ; 78   |#define  DBCS               1
                            24978 ; 79   |#define  UNICODE            2
                            24979 ; 80   |
                            24980 ; 81   |
                            24981 ; 82   |#define     CREATION_DATE       1
                            24982 ; 83   |#define     CREATION_TIME       2
                            24983 ; 84   |#define     MODIFICATION_DATE   3
                            24984 ; 85   |#define     MODIFICATION_TIME   4
                            24985 ; 86   |
                            24986 ; 87   |
                            24987 ; 88   |#define     READ_ONLY      0X01
                            24988 ; 89   |#define     HIDDEN         0X02
                            24989 ; 90   |#define     SYSTEM         0X04
                            24990 ; 91   |#define     VOLUME_ID      0X08
                            24991 ; 92   |#define     DIRECTORY      0X10
                            24992 ; 93   |#define     ARCHIVE        0X20
                            24993 ; 94   |
                            24994 ; 95   |#define READCOUNTER         105
                            24995 ; 96   |#define WRITECOUNTER        100
                            24996 ; 97   |#define FLUSHCOUNTER        200
                            24997 ; 98   |
                            24998 ; 99   |
                            24999 ; 100  |#define DEFAULT_MEMORY      Y_MEMORY
                            25000 ; 101  |
                            25001 ; 102  |#define  CWD_HANDLE           0
                            25002 ; 103  |#define  DIRECTORY_HANDLE     1
                            25003 ; 104  |#define  FIRST_VALID_HANDLE   2
                            25004 ; 105  |#define  END_OF_DIR_PATH      3
                            25005 ; 106  |
                            25006 ; 107  |//Constants for Sector read and write (Normal and FAT 
                            25007 ; 108  |#define         NORMALTYPE              0
                            25008 ; 109  |#define         FATTYPE                 1
                            25009 ; 110  |#define     RAWTYPE         2
                            25010 ; 111  |
                            25011 ; 112  |#define  SHORTNAMERES_CH      6
                            25012 ; 113  |#define  LONGNAMERES_CH       9
                            25013 ; 114  |#define  MAXFILENAME_CH       260
                            25014 ; 115  |
                            25015 ; 116  |#define VOLUME_TYPE          0
                            25016 ; 117  |#define DIR_TYPE             1
                            25017 ; 118  |#define FILE_TYPE            2
                            25018 ; 119  |                                           
                            25019 ; 120  |#define WRITE_TYPE_RANDOM               0
                            25020 ; 121  |#define WRITE_TYPE_SEQ_FIRST    1
                            25021 ; 122  |#define WRITE_TYPE_SEQ_NEXT             2
                            25022 ; 123  |#define WRITE_TYPE_NOREADBACK   3
                            25023 ; 124  |                  
                            25024 ; 125  |
                            25025 ; 126  |#define     HANDLEENTRYSIZE         19
                            25026 ; 127  |
                            25027 ; 128  |// DEVICERECORDSIZE is now only defined in cachedef.h so deleted from here in first 3.1 prelim 
                            25028 ; 129  |
                            25029 ; 130  |#define     CACHEDESCRSIZE          8
                            25030 ; 131  |#define     CACHEBUFSIZE            705
                            25031 ; 132  |
                            25032 ; 133  |#define     UCS2s                     0
                            25033 ; 134  |#define     UCS3s                     1
                            25034 ; 135  |
                            25035 ; 136  |#define     FAT32FSIFREECOUNTSIZE       4
                            25036 ; 137  |
                            25037 ; 138  |#endif // _FS_TYPE_H_
                            25038 ; 139  |
                            25039 
                            25041 
                            25042 ; 4    |#define MAX_FILESNAME   13
                            25043 ; 5    |
                            25044 ; 6    |typedef struct {
                            25045 ; 7    |    INT     gCurrentRecord;
                            25046 ; 8    |    INT     DirAttribute;
                            25047 ; 9    |    _packed char    FileName[9];
                            25048 ; 10   |    _packed char    FileExtension[4];
                            25049 ; 11   |}FILESPEC;
                            25050 ; 12   |
                            25051 ; 13   |typedef struct {
                            25052 ; 14   |    INT attrib;
                            25053 ; 15   |        LONG FileSize;
                            25054 ; 16   |    int  device;
                            25055 ; 17   |    INT startrecord;
                            25056 ; 18   |    _packed char name[MAX_FILESNAME];
                            25057 ; 19   |        LONG Key;
                            25058 ; 20   |}Finddata;
                            25059 ; 21   |#endif
                            25060 ; 22   |
                            25061 
                            25063 
                            25064 ; 4    |extern _reentrant LONG Ftell(INT HandleNumber);
                            25065 ; 5    |extern _reentrant LONG Feof(INT HandleNumber);
                            25066 ; 6    |extern _reentrant INT *Fputs(INT HandleNumber,INT *Buffer);
                            25067 ; 7    |extern _reentrant LONG Fread(INT HandleNumber,INT *Buffer,LONG NumBytesToRead,INT Source_Memory,INT MOdulo);
                            25068 ; 8    |extern _reentrant INT Fgetc(INT HandleNumber);
                            25069 ; 9    |extern _reentrant INT Fputc(INT HandleNumber,INT ByteToWrite);
                            25070 ; 10   |extern _reentrant LONG ReadDirectoryRecord(INT HandleNumber,INT RecordNumber,INT *Buffer);
                            25071 ; 11   |extern _reentrant INT Fseek(INT HandleNumber,LONG NumBytesToSeek,INT SeekPosition);
                            25072 ; 12   |extern _reentrant INT Fopen(_packed char *filepath,_packed char *mode);
                            25073 ; 13   |extern _reentrant LONG Fwrite(INT HandleNumber,INT  *Buffer,LONG NumBytesToWrite,INT Source_Memory,INT MOdulo);
                            25074 ; 14   |extern _reentrant LONG Totalfreecluster(INT DeviceNum);
                            25075 ; 15   |extern _reentrant INT Rmdir(_packed char *filepath);
                            25076 ; 16   |extern _reentrant INT Rmdirw(_packed char *filepath);
                            25077 ; 17   |extern _reentrant INT Mkdir(_packed char *filepath);
                            25078 ; 18   |
                            25079 ; 19   |        //      SGTL-HK 27-05-2005
                            25080 ; 20   |extern _reentrant INT Mkdirw(UCS3 *filepath);
                            25081 ; 21   |
                            25082 ; 22   |extern _reentrant INT Chdir(_packed char *filepath);
                            25083 ; 23   |extern _reentrant INT FastOpen(LONG Key,_packed char *mode);
                            25084 ; 24   |
                            25085 ; 25   |extern _reentrant INT Setcwd(_packed char *filepath, _packed char *gCworkingDir,INT index,INT length);
                            25086 ; 26   |extern _reentrant _packed char *Getcwd(void);
                            25087 ; 27   |extern  _reentrant _packed char *Fgets(INT HandleNumber,INT NumBytesToRead, _packed char *Buffer);
                            25088 ; 28   |extern INT  FSInit(INT _X *bufx, INT _Y *bufy, INT maxdevices, INT maxhandles, INT maxcaches);
                            25089 ; 29   |extern INT  FlushCache(void);
                            25090 ; 30   |extern _reentrant INT FsShutDown(void);
                            25091 ; 31   |extern _reentrant LONG GetFileSize(INT HandleNumber);
                            25092 ; 32   |
                            25093 ; 33   |extern _reentrant INT filegetattrib(_packed char *FilePath);
                            25094 ; 34   |extern _reentrant INT Fopenw(INT *filepath,_packed char *mode);
                            25095 ; 35   |extern _reentrant INT Fremove(_packed char *filepath);
                            25096 ; 36   |extern _reentrant INT Fremovew(_packed char *filepath);
                            25097 ; 37   |extern _reentrant void DBCSToUnicode(_packed unsigned char *pDBCS, WORD *pUnicode,INT iLength);
                            25098 ; 38   |extern INT FlushCache(void);
                            25099 ; 39   |extern _reentrant INT DeleteTree(_packed char *Path);
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  99

M:ADDR CODE           CYCLES LINE SOURCELINE
                            25100 ; 40   |extern _reentrant INT Fclose(INT HandleNumber);
                            25101 ; 41   |extern INT FSMediaPresent(INT DeviceNum);
                            25102 ; 42   |extern INT FSFATType (INT DeviceNum);
                            25103 ; 43   |extern  INT _reentrant  GetVolumeLabel(_packed char *Buffer,INT DeviceNum);
                            25104 ; 44   |extern _reentrant INT SetVolumeLabel(_packed char *Buffer,INT DeviceNum);
                            25105 ; 45   |extern _reentrant LONG FgetFastHandle(INT HandleNumber);
                            25106 ; 46   |
                            25107 ; 47   |extern _reentrant INT ConstructLongFileName(INT HandleNumber, INT RecordNumber, INT *LFNBuffer);
                            25108 ; 48   |extern _reentrant void Uppercase(_packed char *file); 
                            25109 ; 49   |extern _reentrant INT FindNext(INT HandleNumber,Finddata *_finddata);
                            25110 
                            25120 
                            25121 ; 50   |extern _reentrant INT FindFirst(Finddata *_finddata,_packed char *FileName);
                            25122 ; 51   |extern _reentrant void ClearData(Finddata *_finddata);
                            25123 ; 52   |extern _reentrant INT GetShortfilename(LONG Key,INT *Buffer);
                            25124 ; 53   |
                            25125 ; 54   |
                            25126 ; 55   |
                            25127 ; 56   |
                            25128 ; 57   |typedef struct
                            25129 ; 58   |{
                            25130 ; 59   |
                            25131 ; 60   |INT             Day;
                            25132 ; 61   |INT             Month;
                            25133 ; 62   |INT             Year;
                            25134 ; 63   |}DIR_DATE;
                            25135 ; 64   |
                            25136 ; 65   |
                            25137 ; 66   |typedef struct
                            25138 ; 67   |{
                            25139 ; 68   |
                            25140 ; 69   |INT             Second;
                            25141 ; 70   |INT             Minute;
                            25142 ; 71   |INT             Hour;
                            25143 ; 72   |}DIR_TIME;
                            25144 ; 73   |
                            25145 ; 74   |
                            25146 ; 75   |typedef struct
                            25147 ; 76   |{
                            25148 ; 77   |LONG CurrentOffset;     
                            25149 ; 78   |LONG CurrentCluster;
                            25150 ; 79   |}HANDLECONTEXT;
                            25151 ; 80   |
                            25152 ; 81   |extern _reentrant INT filesetattrib(INT HandleNumber,INT dirattribute);
                            25153 ; 82   |extern _reentrant INT filesetdate(_packed char *FilePath,INT crt_mod_date_time_para,DIR_DATE *dirdate,DIR_TIME *dirtime);
                            25154 
                            25165 
                            25166 ; 83   |extern _reentrant INT filegetdate(INT HandleNumber,INT crt_mod_date_time_para,DIR_DATE *dirdate,DIR_TIME *dirtime);
                            25167 ; 84   |#endif
                            25168 
                            25170 
                            25171 ; 7    |////////////////////////////////////////////////////////////////////////////////
                            25172 ; 8    |//  Equates
                            25173 ; 9    |////////////////////////////////////////////////////////////////////////////////
                            25174 ; 10   |//Traversal return types
                            25175 ; 11   |#define PLAYLIST_END_TRAVERSAL_SUCCESS  (PLAYLIST_LAST_RETCODE + 1)
                            25176 ; 12   |#define PLAYLIST_END_TRAVERSAL_FAILURE  (PLAYLIST_LAST_RETCODE + 2)
                            25177 ; 13   |#define PLAYLIST_FILE_LOCATE_SUCCESS    (PLAYLIST_LAST_RETCODE + 3)
                            25178 ; 14   |
                            25179 ; 15   |#define PLAYSET_MUSIC 0
                            25180 ; 16   |#define PLAYSET_VOICE 1
                            25181 ; 17   |#define PLAYSET_FOLDER_PLAY 2
                            25182 ; 18   |#define PLAYSET_FAVORITES 3
                            25183 ; 19   |
                            25184 ; 20   |#define PLAYLIST_REPEAT_OFF     0
                            25185 ; 21   |#define PLAYLIST_REPEAT_ALL     1
                            25186 ; 22   |#define PLAYLIST_REPEAT_ONE     2
                            25187 ; 23   |
                            25188 ; 24   |#define SELECT_TRACKS   0
                            25189 ; 25   |#define ORDER_TRACKS    1
                            25190 ; 26   |#define BUILD_FILE_LINKS        2
                            25191 ; 27   |#define RESTORE_BOOKMARK 3
                            25192 ; 28   |        //      SGTL-HK 28-10-2004
                            25193 ; 29   |#define BUILD_DIR_LINKS         4
                            25194 ; 30   |
                            25195 ; 31   |
                            25196 ; 32   |#define ATTR_UNACCEPTABLE  (ATTR_HIDDEN|ATTR_SYSTEM|ATTR_VOLUME_ID)
                            25197 ; 33   |
                            25198 ; 34   |#define DIR_SEPARATOR   0x00002f        // "\"
                            25199 ; 35   |#define ROOT_SEPARATOR  0x002f3A        // ":\" swizzled
                            25200 ; 36   |
                            25201 ; 37   |#define DEPTH_VOICE_DIR 1       //depth of voice directory
                            25202 ; 38   |
                            25203 ; 39   |#define TYPE_DIR 0
                            25204 ; 40   |#define TYPE_FILE 1
                            25205 ; 41   |
                            25206 ; 42   |#define IS_TRASH        0
                            25207 ; 43   |#define IS_VOICE_DIR 1
                            25208 ; 44   |#define IS_VALID_AUDIO 2
                            25209 ; 45   |#define IS_VOICE_FILE  3
                            25210 ; 46   |
                            25211 ; 47   |//List containing audio file extensions
                            25212 ; 48   |#define WMA_FILE_EXT     0x414D57
                            25213 ; 49   |#define MP3_FILE_EXT     0x33504d
                            25214 ; 50   |#define WAV_FILE_EXT     0x564157
                            25215 ; 51   |#define MP4_FILE_EXT     0x34504d
                            25216 ; 52   |#define M4A_FILE_EXT     0x41344d
                            25217 ; 53   |#define ASF_FILE_EXT     0x465341
                            25218 ; 54   |#define AUDIBLE_FILE_EXT         0x004141
                            25219 ; 55   |#define JPG_FILE_EXT     0x47504a
                            25220 ; 56   |#define BMP_FILE_EXT     0x504d42
                            25221 ; 57   |#define SMV_FILE_EXT     0x564d53
                            25222 ; 58   |
                            25223 ; 59   |#define VOICE_PATH_0    0x2f3a61        // a:/ in dyslexical order
                            25224 ; 60   |#define VOICE_PATH_1    0x494f56        // VOI in dyslexical order
                            25225 ; 61   |#define VOICE_PATH_2    0x2f4543        // CE/ in dyslexical order
                            25226 ; 62   |#define VOICE_PATH_3    0x000000        // terminating 0
                            25227 ; 63   |
                            25228 ; 64   |#define FM_PATH_0               0x2f3a61        // a:/ in dyslexical order
                            25229 ; 65   |#define FM_PATH_1               0x2f4d46        // FM/ in dyslexical order
                            25230 ; 66   |#define FM_PATH_2               0x000000        // terminating 0
                            25231 ; 67   |
                            25232 ; 68   |#define LINEIN_PATH_0   0x2f3a61        // a:/ in dyslexical order
                            25233 ; 69   |#define LINEIN_PATH_1   0x4e494c        // LIN in dyslexical order
                            25234 ; 70   |#define LINEIN_PATH_2   0x492d45        // E-I in dyslexical order
                            25235 ; 71   |#define LINEIN_PATH_3   0x002f4e        // N/  in dyslexical order
                            25236 ; 72   |
                            25237 ; 73   |#define NAME_SFN        0
                            25238 ; 74   |#define NAME_LFN        1
                            25239 ; 75   |//Error code for unsupported file Names or Extensions
                            25240 ; 76   |#define META_DATA_FILE_NOT_SUPPORTED        (WORD)(0x101)
                            25241 ; 77   |
                            25242 ; 78   |#define FINDDATA_CACHE_SIZE   20
                            25243 ; 79   |
                            25244 ; 80   |// this number is used to skip mac resource fork files when loading the playlist
                            25245 ; 81   |// the resource SFN start with _ end with the same extension (i.e. mp3)
                            25246 ; 82   |// a SMALL sample of test files shows that the resource file is typically 82 bytes.
                            25247 ; 83   |#define MAC_RESOURCE_NUM_BYTES   512
                            25248 ; 84   |
                            25249 ; 85   |extern int g_iPlaylistRepeat;
                            25250 ; 86   |extern int g_bPlaylistShuffle;
                            25251 ; 87   |extern DWORD dStart, dEnd, dDiff;       //for timing measurements
                            25252 ; 88   |extern _packed BYTE DirPath[MAX_DIRNAME_LENGTH];
                            25253 ; 89   |extern BOOL g_Rebuild;
                            25254 ; 90   |extern RAM_SONG_INFO_T  song_info;
                            25255 ; 91   |extern INT  g_file_time;
                            25256 ; 92   |extern INT  g_unicode;
                            25257 ; 93   |extern DWORD    g_dwFastKey;
                            25258 ; 94   |extern INT  g_iRecordNum;
                            25259 ; 95   |extern DWORD    g_FileKey;
                            25260 ; 96   |extern DIR_DATE g_dirdate;
                            25261 ; 97   |extern DIR_TIME g_dirtime;
                            25262 ; 98   |extern INT  *pHighestNumber;
                            25263 ; 99   |extern INT  g_iHighestVoiceNumber;
                            25264 ; 100  |extern INT  g_iHighestFMNumber;
                            25265 ; 101  |extern INT  g_iHighestLineNumber;
                            25266 ; 102  |
                            25267 ; 103  |INT _reentrant Playlist_GetPlaySet(void);
                            25268 ; 104  |INT _reentrant Playlist_SetPlaySet(INT, INT, INT*);
                            25269 ; 105  |INT _reentrant Playlist_Initialize(INT, INT, INT*);
                            25270 ; 106  |INT _reentrant Playlist_BuildMusicLib(INT iIgnored1, INT iIgnored2, INT* pIgnored);
                            25271 ; 107  |_reentrant RETCODE Playlist_PopulateMusicLib(int iDevice, int iDepth, DWORD dwDirKey,INT RecordNumber);
                            25272 ; 108  |_reentrant INT Playlist_SetPlaySet(INT , INT, INT*);
                            25273 ; 109  |void _reentrant Playlist_ResetPlayset(void);
                            25274 ; 110  |BOOL _reentrant Playlist_ValidateEntry(INT iEntryType,INT iReason, INT* pPtr);
                            25275 ; 111  |
                            25276 ; 112  |///////////////////////////////////////////////////////////////////////////////////////////////////////////
                            25277 ; 113  |/////playlist3 helper functions
                            25278 ; 114  |//////////////////////////////////////////////////////////////////////////////////////////////////////////
                            25279 ; 115  |BOOL _reentrant Playlist_IsValidAudioFile(LONG lFileSize, _packed BYTE* pFileName);
                            25280 ; 116  |_reentrant INT Playlist_GetFileExtention(INT iIgnored1, INT iIgnored2, INT* pPtr);
                            25281 ; 117  |_reentrant BOOL IsTrashDir(_packed BYTE* pszName);
                            25282 ; 118  |_reentrant DWORD Playlist_GenerateFastKey(INT iDevice,LONG DirSector,INT iDirOffset);
                            25283 ; 119  |_reentrant INT ExtractDirSector1(DWORD Key);
                            25284 ; 120  |_reentrant INT ExtractDirSector2(DWORD Key);
                            25285 ; 121  |_reentrant INT ExtractDirOffset(DWORD Key);
                            25286 ; 122  |_reentrant RETCODE Playlist_GetRootString(_packed BYTE* pBuffer, INT iDevice);
                            25287 ; 123  |_reentrant RETCODE Playlist_LocateFileEntryFromName(INT iUnused1, INT iUnused2, INT* pPtr);
                            25288 ; 124  |_reentrant INT Playlist_LocateDirEntryFromName(INT iUnused1, INT iUnused2, INT* pPtr);
                            25289 ; 125  |_reentrant BOOL IsVoiceDir(DirEntry _X* pDirEntry);
                            25290 ; 126  |_reentrant RETCODE Playlist_GetSFN(INT iEntryType , INT pEntry, INT* pName);
                            25291 ; 127  |_reentrant RETCODE Playlist_GetLFN(INT iEntryType , INT pEntry, INT* pName);
                            25292 ; 128  |INT _reentrant PathFormation(_packed BYTE* dst, _packed BYTE* src, int iDepth);
                            25293 ; 129  |
                            25294 ; 130  |DWORD GetDclkCount(void);
                            25295 ; 131  |
                            25296 ; 132  |_reentrant INT CopyFindFirst(int mDirEntry, int mfinddata, int *mFileSpec);
                            25297 ; 133  |_reentrant INT CopyFindNext(INT HandleNumber,int mfinddata, int* ptr);
                            25298 ; 134  |
                            25299 ; 135  |_reentrant void BuildVoiceFilePath(void);
                            25300 ; 136  |_reentrant void BuildFMFilePath(void);
                            25301 ; 137  |_reentrant void BuildLINEINFilePath(void);
                            25302 ; 138  |_reentrant void GetVoiceFastKey(WORD wFastKeyBitField);
                            25303 ; 139  |_reentrant INT AddSongToLibrary(int a, int drive, void* b);
                            25304 ; 140  |#endif
                            25305 
                            25307 
                            25308 ; 30   |#include "musiclib_ghdr.h"
                            25309 
                            25311 
                            25312 ; 1    |#ifndef MUSICLIB_GHDR_H
                            25313 ; 2    |#define MUSICLIB_GHDR_H
                            25314 ; 3    |
                            25315 ; 4    |#ifdef __cplusplus
                            25316 ; 5    |extern "C" {
                            25317 ; 6    |#endif
                            25318 ; 7    |
                            25319 ; 8    |/*==================================================================================================
                            25320 ; 9    |
                            25321 ; 10   |                                        General Description
                            25322 ; 11   |
                            25323 ; 12   |====================================================================================================
                            25324 ; 13   |
                            25325 ; 14   |                               Sigmatel Inc Confidential Proprietary
                            25326 ; 15   |                               (c) Copyright Sigmatel Inc 2004, All Rights Reserved
                            25327 ; 16   |
                            25328 ; 17   |HEADER NAME: mf_sf_filename.h   AUTHOR: Developer Name      CREATION DATE: DD/MM/YYYY
                            25329 ; 18   |
                            25330 ; 19   |PRODUCT NAMES: All
                            25331 ; 20   |
                            25332 ; 21   |GENERAL DESCRIPTION:
                            25333 ; 22   |
                            25334 ; 23   |    General description of this grouping of functions.
                            25335 ; 24   |
                            25336 ; 25   |Portability: All
                            25337 ; 26   |
                            25338 ; 27   |
                            25339 ; 28   |Revision History:
                            25340 ; 29   |
                            25341 ; 30   |                         Modification        Tracking
                            25342 ; 31   |Author                       Date             Number           Description of Changes
                            25343 ; 32   |---------------------    ------------        ----------        -------------------------------------
                            25344 ; 33   |Developer Name            DD/MM/YYYY         PDaaaxxxxx        brief description of changes made
                            25345 ; 34   |
                            25346 ; 35   |
                            25347 ; 36   |====================================================================================================
                            25348 ; 37   |                                            DESCRIPTION
                            25349 ; 38   |====================================================================================================
                            25350 ; 39   |
                            25351 ; 40   |GLOBAL FUNCTIONS:
                            25352 ; 41   |    MF_global_func_name()
                            25353 ; 42   |
                            25354 ; 43   |TRACEABILITY MATRIX:
                            25355 ; 44   |    None
                            25356 ; 45   |
                            25357 ; 46   |==================================================================================================*/
                            25358 ; 47   |
                            25359 ; 48   |/*==================================================================================================
                            25360 ; 49   |                                                                Conditional Compilation Directives
                            25361 ; 50   |==================================================================================================*/
                            25362 ; 51   |#ifdef WIN32
                            25363 ; 52   |#define _PC_SIMULATION_
                            25364 ; 53   |#else
                            25365 ; 54   |#define _RUNNING_IN_EMBEDDED_
                            25366 ; 55   |#endif  // WIN32
                            25367 ; 56   |
                            25368 ; 57   |#if 1
                            25369 ; 58   |#define _NEWMUSIC_      /* install new music list */
                            25370 ; 59   |#endif
                            25371 ; 60   |
                            25372 ; 61   |#if 1
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page 100

M:ADDR CODE           CYCLES LINE SOURCELINE
                            25373 ; 62   |#define _AUDIBLE_       /* install audible list */
                            25374 ; 63   |#endif
                            25375 ; 64   |
                            25376 ; 65   |#if 1
                            25377 ; 66   |#define _ONTHEGO_       /* install on the go list */
                            25378 ; 67   |#endif
                            25379 ; 68   |
                            25380 ; 69   |#ifdef PL3_FB
                            25381 ; 70   |#define _FOLDER_BROWSE_ // install folder browsing
                            25382 ; 71   |#endif
                            25383 ; 72   |
                            25384 ; 73   |#if 1
                            25385 ; 74   |#define _SUPPORT_2000_SONGS_
                            25386 ; 75   |#endif
                            25387 ; 76   |
                            25388 ; 77   |/*==================================================================================================
                            25389 ; 78   |                                           INCLUDE FILES
                            25390 ; 79   |==================================================================================================*/
                            25391 ; 80   |#ifdef _RUNNING_IN_EMBEDDED_
                            25392 ; 81   |#define OEM_SEEK_CUR    SEEK_CUR
                            25393 ; 82   |#define OEM_SEEK_SET    SEEK_SET
                            25394 ; 83   |#define OEM_SEEK_END    SEEK_END
                            25395 ; 84   |#else
                            25396 ; 85   |#define _X
                            25397 ; 86   |#define _Y
                            25398 ; 87   |#define _packed
                            25399 ; 88   |
                            25400 ; 89   |#define _asmfunc
                            25401 ; 90   |#define _reentrant
                            25402 ; 91   |
                            25403 ; 92   |#define OEM_SEEK_CUR    1
                            25404 ; 93   |#define OEM_SEEK_SET    0
                            25405 ; 94   |#define OEM_SEEK_END    2
                            25406 ; 95   |#endif  // _RUNNING_IN_EMBEDDED_
                            25407 ; 96   |
                            25408 ; 97   |#include "types.h"
                            25409 ; 98   |#include "exec.h"
                            25410 ; 99   |#include "messages.h"
                            25411 ; 100  |#include "project.h"
                            25412 ; 101  |
                            25413 ; 102  |/*==================================================================================================
                            25414 ; 103  |                                             CONSTANTS
                            25415 ; 104  |==================================================================================================*/
                            25416 ; 105  |/* The bit mask for 2 bits Unicode Flag selection in "uint8 unicode".
                            25417 ; 106  |Variable Represented            Bits used in "uint8 unicode"
                            25418 ; 107  |Artistname                              1:0
                            25419 ; 108  |Albumname                               3:2
                            25420 ; 109  |Genrename                               5:4
                            25421 ; 110  |Songname                                7:6
                            25422 ; 111  |----------------------------------------------------------
                            25423 ; 112  |    Value (2 bits)                      Meanings
                            25424 ; 113  |    0                                   RAW and All ASCII
                            25425 ; 114  |    1                                   Uni-code
                            25426 ; 115  |    2                                   Mixed, non-unicode
                            25427 ; 116  |
                            25428 ; 117  |    3(Genre only)               Genre is ID3v1 spec=>number
                            25429 ; 118  |*/
                            25430 ; 119  |#define BITMASK_ARTIST  (0x03)
                            25431 ; 120  |#define BITMASK_ALBUM   (0x0C)
                            25432 ; 121  |#define BITMASK_GENRE   (0x30)
                            25433 ; 122  |#define BITMASK_SONG    (0xC0)
                            25434 ; 123  |
                            25435 ; 124  |#define BITCHK_ARTIST_ALLASCII  (0x0)
                            25436 ; 125  |#define BITCHK_ALBUM_ALLASCII   (0x0)
                            25437 ; 126  |#define BITCHK_GENRE_ALLASCII   (0x0)
                            25438 ; 127  |#define BITCHK_SONG_ALLASCII    (0x0)
                            25439 ; 128  |
                            25440 ; 129  |#define BITCHK_ARTIST_UNICODE   (0x01)
                            25441 ; 130  |#define BITCHK_ALBUM_UNICODE    (0x04)
                            25442 ; 131  |#define BITCHK_GENRE_UNICODE    (0x10)
                            25443 ; 132  |#define BITCHK_SONG_UNICODE             (0x40)
                            25444 ; 133  |
                            25445 ; 134  |#define BITCHK_ARTIST_MIXCODE   (0x02)
                            25446 ; 135  |#define BITCHK_ALBUM_MIXCODE    (0x08)
                            25447 ; 136  |#define BITCHK_GENRE_MIXCODE    (0x20)
                            25448 ; 137  |#define BITCHK_SONG_MIXCODE             (0x80)
                            25449 ; 138  |
                            25450 ; 139  |#define BITCHK_GENRE_ID3V1              (0x30)
                            25451 ; 140  |
                            25452 ; 141  |#define UNKNOWN_YEAR_CODE               (1)     /* set a very large number */
                            25453 ; 142  |
                            25454 ; 143  |#define INDEX_EOF       0xFFF
                            25455 ; 144  |#ifdef _FOLDER_BROWSE_
                            25456 ; 145  |#define INDEX_ROOT  0xffe
                            25457 ; 146  |#define UNKNOWN_RECORD  0xfff
                            25458 ; 147  |#endif  // _FOLDER_BROWSE_
                            25459 ; 148  |
                            25460 ; 149  |/* Constant for item_type */
                            25461 ; 150  |#define         ITEM_ARTIST                     0
                            25462 ; 151  |#define         ITEM_ALBUM                      1
                            25463 ; 152  |#define         ITEM_GENRE                      2
                            25464 ; 153  |#define         ITEM_TRACK                      3
                            25465 ; 154  |#define         ITEM_YEAR                       4
                            25466 ; 155  |#define         ITEM_SONG_INFO_ARTIST   5
                            25467 ; 156  |#define         ITEM_SONG_INFO_ALBUM    6
                            25468 ; 157  |#define         ITEM_SONG_INFO_GENRE    7
                            25469 ; 158  |#define         ITEM_SONG_INFO_YEAR             9
                            25470 ; 159  |#ifdef _NEWMUSIC_
                            25471 ; 160  |#define         ITEM_1DAY                       10
                            25472 ; 161  |#define         ITEM_1WEEK                      11
                            25473 ; 162  |#define         ITEM_1MONTH                     12
                            25474 ; 163  |#endif
                            25475 ; 164  |#ifdef _AUDIBLE_
                            25476 ; 165  |#define         ITEM_AUDIBLE            13
                            25477 ; 166  |#endif
                            25478 ; 167  |#define         ITEM_ON_THE_GO          14
                            25479 ; 168  |
                            25480 ; 169  |#define         ITEM_VOICE                      15
                            25481 ; 170  |#define         ITEM_FMREC                      16
                            25482 ; 171  |#define         ITEM_PHOTO                      17
                            25483 ; 172  |#ifdef _FOLDER_BROWSE_
                            25484 ; 173  |#define         ITEM_INTERNAL           18
                            25485 ; 174  |#define         ITEM_EXTERNAL       19
                            25486 ; 175  |#endif  // _FOLDER_BROWSE_
                            25487 ; 176  |#define     ITEM_UNKNOWN        0xff
                            25488 ; 177  |
                            25489 ; 178  |/*
                            25490 ; 179  |input parameter for void ML_AddEntryToLibrary(uint24 Media_type, RAM_SONG_INFO_T *song_info, int16 option);
                            25491 ; 180  |option input.
                            25492 ; 181  |*/
                            25493 ; 182  |#define         ADD_OPTION_MUSIC        (0x00)
                            25494 ; 183  |#define         ADD_OPTION_VOICE        (0x01)
                            25495 ; 184  |#define         ADD_OPTION_AUDIBLE      (0x02)
                            25496 ; 185  |#ifdef _FOLDER_BROWSE_
                            25497 ; 186  |#define     ADD_OPTION_DIR      (0x03)
                            25498 ; 187  |#endif  // _FOLDER_BROWSE_
                            25499 ; 188  |
                            25500 ; 189  |/* Constant for key action */
                            25501 ; 190  |#define         ACTION_OK                               0               /* Press OK button */
                            25502 ; 191  |#define         ACTION_BACK                             1               /* Press BACK button */
                            25503 ; 192  |#define         ACTION_UP                               2               /* Press UP button */
                            25504 ; 193  |#define         ACTION_DOWN                             3               /* Press DOWN button */
                            25505 ; 194  |#define         ACTION_PLAYALL                  4               /* Play All function */
                            25506 ; 195  |#define         ACTION_MENU                             5               /* Back the browsing tree to root */
                            25507 ; 196  |
                            25508 ; 197  |#define     PLAYMODE_CURRENT_PLAYMODE_BITPOS    0
                            25509 ; 198  |#define     PLAYMODE_LAST_PLAYMODE_BITPOS       1
                            25510 ; 199  |#define     PLAYMODE_REPEAT_BITPOS              2
                            25511 ; 200  |#define     PLAYMODE_MEDIA_BITPOS               3
                            25512 ; 201  |
                            25513 ; 202  |#define         NO_SD                                   0
                            25514 ; 203  |#define         HAS_SD                                  1
                            25515 ; 204  |
                            25516 ; 205  |#define         PLAY_NORMAL                             0
                            25517 ; 206  |#define         PLAY_SHUFFLE                    1
                            25518 ; 207  |
                            25519 ; 208  |#define     PLAY_REPEAT_OFF         0
                            25520 ; 209  |#define     PLAY_REPEAT_ON          1
                            25521 ; 210  |
                            25522 ; 211  |#define     PLAY_SELECT_FLASH       0
                            25523 ; 212  |#define     PLAY_SELECT_SD          1
                            25524 ; 213  |
                            25525 ; 214  |#define         SHUFFLE_NEXT_SONG                       0
                            25526 ; 215  |#define         SHUFFLE_PREVIOUS_SONG       1
                            25527 ; 216  |
                            25528 ; 217  |#define         ON_THE_GO_EXIST                 0
                            25529 ; 218  |#define         ON_THE_GO_FULL                  1
                            25530 ; 219  |#define         ON_THE_GO_FREE                  2
                            25531 ; 220  |#define         ON_THE_GO_DEL_PLAYING   3
                            25532 ; 221  |#define         ON_THE_GO_DEL_SMALLER_ID    4
                            25533 ; 222  |
                            25534 ; 223  |#define         REC_VOICE_TYPE                  0
                            25535 ; 224  |#define         REC_FMREC_TYPE                  1
                            25536 ; 225  |#define         REC_PHOTO_TYPE                  2
                            25537 ; 226  |#define         VOICE_FILE_ADD                  0
                            25538 ; 227  |#define         VOICE_FILE_DEL                  1
                            25539 ; 228  |
                            25540 ; 229  |#define         MAX_BROWSE_WINDOW_SIZE  (8)
                            25541 ; 230  |#define         BROWSE_WINDOW_SIZE              (4)
                            25542 ; 231  |/* maximum number of song file, should not be larger than 2048 each for on-board
                            25543 ; 232  |flash or external SD card */
                            25544 ; 233  |#ifdef _SUPPORT_2000_SONGS_
                            25545 ; 234  |#define MAX_NUM_OF_SONG (2000)
                            25546 ; 235  |#else
                            25547 ; 236  |#define MAX_NUM_OF_SONG (1000)
                            25548 ; 237  |#endif // _SUPPORT_2000_SONGS_
                            25549 ; 238  |
                            25550 ; 239  |/* number of byte in one DSP word */
                            25551 ; 240  |#define NUM_OF_BYTE_IN_ONE_WORD (3)
                            25552 ; 241  |#define LEN_OF_NAME_IN_BYTE (120) /* must be an integer multiple of 3 */
                            25553 ; 242  |/* length of file pathname in byte, assuming directory and file in 8.3 format, there
                            25554 ; 243  |are 10 level directory structure */
                            25555 ; 244  |#define LEN_OF_FILEPATH_IN_BYTE (129) /* must be an integer multiple of 3 */
                            25556 ; 245  |#define LEN_OF_LONG_FILENAME_IN_BYTE (129) /* must be an integer multiple of 3 */
                            25557 ; 246  |
                            25558 ; 247  |/* number of list in new music, 1-day, 1-week, 1-month */
                            25559 ; 248  |#define NUM_OF_LIST_IN_NEW_MUSIC (3)
                            25560 ; 249  |/* number of songs in each new music list */
                            25561 ; 250  |#define NUM_OF_SONG_IN_NEW_MUSIC (40)
                            25562 ; 251  |#define NUM_OF_SONG_IN_NEW_MUSIC_DAY (20)
                            25563 ; 252  |#define NUM_OF_SONG_IN_NEW_MUSIC_WEEK (30)
                            25564 ; 253  |#define NUM_OF_SONG_IN_NEW_MUSIC_MONTH (40)
                            25565 ; 254  |/* number of songs in the on-the-fly list */
                            25566 ; 255  |#define NUM_OF_SONG_IN_ON_THE_FLY (30)
                            25567 ; 256  |/* number of files audible list */
                            25568 ; 257  |#define NUM_OF_AUDIBLE_FILE (250)
                            25569 ; 258  |
                            25570 ; 259  |#define MAX_NUM_OF_VOICE (1000)
                            25571 ; 260  |#define LEN_OF_VOICE_NAME_IN_BYTE (LEN_OF_NAME_IN_BYTE) /* must be an integer multiple of 3 */
                            25572 ; 261  |#define LEN_OF_VOICE_FILEPATH_IN_BYTE (LEN_OF_FILEPATH_IN_BYTE) /* must be an integer multiple of 3 */
                            25573 ; 262  |
                            25574 ; 263  |#define MAX_NUM_OF_FMREC (MAX_NUM_OF_VOICE)     /* _must_be_equal_voice_num_ */
                            25575 ; 264  |#define MAX_NUM_OF_PHOTO (MAX_NUM_OF_VOICE)     /* _must_be_equal_voice_num_ */
                            25576 ; 265  |#ifdef _FOLDER_BROWSE_
                            25577 ; 266  |#define MAX_NUM_OF_DIR   (1000)
                            25578 ; 267  |#else
                            25579 ; 268  |#define MAX_NUM_OF_DIR   (1)
                            25580 ; 269  |#endif  // _FOLDER_BROWSE_
                            25581 ; 270  |#define LEN_OF_FMREC_NAME_IN_BYTE (LEN_OF_NAME_IN_BYTE) /* must be an integer multiple of 3 */
                            25582 ; 271  |#define LEN_OF_FMREC_FILEPATH_IN_BYTE (LEN_OF_FILEPATH_IN_BYTE) /* must be an integer multiple of 3 */
                            25583 ; 272  |
                            25584 ; 273  |#ifndef _MAX_DIR_DEPTH
                            25585 ; 274  |#define _MAX_DIR_DEPTH  8   // referred to "playlist3internal.h"
                            25586 ; 275  |#endif  // _MAX_DIR_DEPTH
                            25587 ; 276  |
                            25588 ; 277  |/*==================================================================================================*/
                            25589 ; 278  |
                            25590 ; 279  |
                            25591 ; 280  |/*==================================================================================================
                            25592 ; 281  |                                               MACROS
                            25593 ; 282  |==================================================================================================*/
                            25594 ; 283  |
                            25595 ; 284  |/*==================================================================================================
                            25596 ; 285  |                                               ENUMS
                            25597 ; 286  |==================================================================================================*/
                            25598 ; 287  |#define NUM_OF_MEDIA                            (2)
                            25599 ; 288  |#define MEDIA_TYPE_FLASH                        (0)
                            25600 ; 289  |#define MEDIA_TYPE_SD                           (1)
                            25601 ; 290  |/*==================================================================================================
                            25602 ; 291  |                                     STRUCTURES AND OTHER TYPEDEFS
                            25603 ; 292  |==================================================================================================*/
                            25604 ; 293  |
                            25605 ; 294  |typedef char    int8;
                            25606 ; 295  |typedef short   int16;
                            25607 ; 296  |typedef int     int24;
                            25608 ; 297  |typedef long    int32;
                            25609 ; 298  |
                            25610 ; 299  |typedef int     intx;
                            25611 ; 300  |
                            25612 ; 301  |typedef unsigned char   uint8;
                            25613 ; 302  |typedef unsigned short  uint16;
                            25614 ; 303  |typedef unsigned int    uint24;
                            25615 ; 304  |typedef unsigned long   uint32;
                            25616 ; 305  |
                            25617 ; 306  |/*
                            25618 ; 307  |Any missing information in the name fields will be filled with Unknown in Unicode format.
                            25619 ; 308  |artist_name[] = Unknown; unicode = 0x01;
                            25620 ; 309  |album_name[] = Unknown; unicode = 0x04;
                            25621 ; 310  |genre_name[] = Unknown; unicode = 0x08;
                            25622 ; 311  |song_name[] = Unknown; unicode = 0x0F;
                            25623 ; 312  |*/
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page 101

M:ADDR CODE           CYCLES LINE SOURCELINE
                            25624 ; 313  |/*
                            25625 ; 314  |path_name[] _must_have_data_:
                            25626 ; 315  |path_name[] = (Max. 120 Characters);
                            25627 ; 316  |year range:
                            25628 ; 317  |year = 0x000000-0xFFFFFF;
                            25629 ; 318  |DOCUMENT CONTROL NUMBER : Version : 01.01
                            25630 ; 319  |Unknown track number:
                            25631 ; 320  |track_number = 0x7FFFFF;
                            25632 ; 321  |unicode refer to above #define BITMASK_*
                            25633 ; 322  |*/
                            25634 ; 323  |/*
                            25635 ; 324  |Interface of UI and Music Library
                            25636 ; 325  |1) If file was created in ID3V1 format genre, UI will convert it to Unicode string.
                            25637 ; 326  |
                            25638 ; 327  |2) Music Library expected to reserve 128x7 words RAM for UI mapping table.
                            25639 ; 328  |
                            25640 ; 329  |3) UI to Music Library variable passing length definition:
                            25641 ; 330  |        All ASCII Characters:
                            25642 ; 331  |                Max. Number of Bytes Stored = 120 Bytes
                            25643 ; 332  |                Max. Number of Characters Stored/Display = 40 Characters
                            25644 ; 333  |        Unicode Characters:
                            25645 ; 334  |                Max. Number of Bytes Stored = 120 Bytes
                            25646 ; 335  |                Max. Number of Characters Stored/Display = 40 Characters
                            25647 ; 336  |
                            25648 ; 337  |4) UI input data to Music Library in two formats.
                            25649 ; 338  |        Formats:        1) All ASCII (24 bits data)
                            25650 ; 339  |                                2) Unicode + Mix. Non -Unicode (16 bits data)
                            25651 ; 340  |
                            25652 ; 341  |5) UI calling function:
                            25653 ; 342  |COMP_OPT_REN void ML_AddEntryToLibrary(RAM_SONG_INFO_T *song_info, int16 option);
                            25654 ; 343  |        int16 option definition:
                            25655 ; 344  |                option  = 0 - song_info struct contains a mp3/wma format file.
                            25656 ; 345  |                                = 1 - song_info struct contains a voice format file.
                            25657 ; 346  |                                = 2 - song_info struct contains a audible format file.
                            25658 ; 347  |
                            25659 ; 348  |        i) Only mp3/wma file (option = 0, 2) files will be sorted,
                            25660 ; 349  |        ii) Voice and audible(option = 1) file will be store in a voice_list and audible_list separately.
                            25661 ; 350  |
                            25662 ; 351  |6) Modification Date:
                            25663 ; 352  |        uint24 g_file_time:
                            25664 ; 353  |                YYMMDD: 12 bits - Year, 6 bits - Month, 6 - bits Date
                            25665 ; 354  |*/
                            25666 ; 355  |
                            25667 ; 356  |/* struct to store the song information passed from UI, this struct will be placed in
                            25668 ; 357  |ghdr\musiclib_ghdr.h and included in UI files*/
                            25669 ; 358  |typedef struct _ram_song_info {
                            25670 ; 359  |        uint24 artist_name[LEN_OF_NAME_IN_BYTE/NUM_OF_BYTE_IN_ONE_WORD];
                            25671 ; 360  |        uint24 album_name[LEN_OF_NAME_IN_BYTE/NUM_OF_BYTE_IN_ONE_WORD];
                            25672 ; 361  |        uint24 genre_name[LEN_OF_NAME_IN_BYTE/NUM_OF_BYTE_IN_ONE_WORD];
                            25673 ; 362  |        uint24 song_name[LEN_OF_NAME_IN_BYTE/NUM_OF_BYTE_IN_ONE_WORD];
                            25674 ; 363  |        uint24 path_name[LEN_OF_FILEPATH_IN_BYTE/NUM_OF_BYTE_IN_ONE_WORD];
                            25675 ; 364  |    uint32 g_songFastKey;
                            25676 ; 365  |        uint24 dir_name[LEN_OF_LONG_FILENAME_IN_BYTE/NUM_OF_BYTE_IN_ONE_WORD];
                            25677 ; 366  |        uint24 year;
                            25678 ; 367  |        uint24 track_number;
                            25679 ; 368  |        uint8 unicode;
                            25680 ; 369  |} RAM_SONG_INFO_T;
                            25681 ; 370  |
                            25682 ; 371  |/* struct to store the group name: artist, album and genre, in the flash */
                            25683 ; 372  |typedef struct _flash_group_name {
                            25684 ; 373  |        uint24 name[LEN_OF_NAME_IN_BYTE/NUM_OF_BYTE_IN_ONE_WORD];
                            25685 ; 374  |        uint8 unicode;
                            25686 ; 375  |} FLASH_GROUP_NAME_T;
                            25687 ; 376  |
                            25688 ; 377  |// struct to store directories information passed from UI
                            25689 ; 378  |#ifdef _FOLDER_BROWSE_
                            25690 ; 379  |typedef struct _ml_DirInfo {
                            25691 ; 380  |        uint24  u8Unicode : 8;
                            25692 ; 381  |        uint24  u12DirDepth : 12;
                            25693 ; 382  |        uint24  u4Added : 4;            
                            25694 ; 383  |        INT     iDirRecord;
                            25695 ; 384  |        DWORD   dwFastKey;
                            25696 ; 385  |        uint24  u24PathName[LEN_OF_FILEPATH_IN_BYTE/NUM_OF_BYTE_IN_ONE_WORD];
                            25697 ; 386  |} ML_DIRINFO_T;
                            25698 ; 387  |#endif  // _FOLDER_BROWSE_
                            25699 ; 388  |
                            25700 ; 389  |/*==================================================================================================
                            25701 ; 390  |                                 GLOBAL VARIABLE DECLARATIONS
                            25702 ; 391  |==================================================================================================*/
                            25703 ; 392  |extern uint24   IsPlayOnTheGo;
                            25704 ; 393  |extern FLASH_GROUP_NAME_T   browse_item_name[];
                            25705 ; 394  |extern uint24   merge_id_list_flash[];
                            25706 ; 395  |extern uint24   merge_id_list_sd[];
                            25707 ; 396  |extern INT _X   g_iBrowseWindowSize;
                            25708 ; 397  |#ifdef _FOLDER_BROWSE_
                            25709 ; 398  |extern ML_DIRINFO_T g_tDirInfoBuffer[_MAX_DIR_DEPTH];
                            25710 ; 399  |extern uint24       g_u24DirName[LEN_OF_NAME_IN_BYTE/NUM_OF_BYTE_IN_ONE_WORD];
                            25711 ; 400  |extern uint24       g_u24BrowseNumOfDirInDir[];
                            25712 ; 401  |#endif  // _FOLDER_BROWSE_
                            25713 ; 402  |extern INT _X    *sec_temp_buf_X;
                            25714 ; 403  |extern uint24   playMode;   /* bit 0 = current play mode; bit 1 = last play mode ; bit 2 = repeat on/off(0=off/1=on) */
                            25715 ; 404  |
                            25716 ; 405  |/*==================================================================================================
                            25717 ; 406  |                                        FUNCTION PROTOTYPES
                            25718 ; 407  |==================================================================================================*/
                            25719 ; 408  |
                            25720 ; 409  |///////////////////////////////////////////////////////////////////////
                            25721 ; 410  |//! \brief
                            25722 ; 411  |//!
                            25723 ; 412  |//! \fntype Function
                            25724 ; 413  |//!
                            25725 ; 414  |//! Called by UI, to initialize the parameters before insert any item.
                            25726 ; 415  |//! Call only once before inserting items. Call once for each media.
                            25727 ; 416  |//!
                            25728 ; 417  |//! \param[in]  none
                            25729 ; 418  |//!
                            25730 ; 419  |//! \return
                            25731 ; 420  |//!
                            25732 ; 421  |///////////////////////////////////////////////////////////////////////
                            25733 ; 422  |void ML_InitLibraryParameter(void);
                            25734 ; 423  |
                            25735 ; 424  |///////////////////////////////////////////////////////////////////////
                            25736 ; 425  |//! \brief
                            25737 ; 426  |//!
                            25738 ; 427  |//! \fntype Function
                            25739 ; 428  |//!
                            25740 ; 429  |//! Called by UI, the AddEntryToLibrary is the music library building
                            25741 ; 430  |//! algorithms for the flash-type memory and SD memory by sorting the song information
                            25742 ; 431  |//! by, but not limited to, album, artist, genre, year and track. Called once for each song,
                            25743 ; 432  |//! the song information is recorded in music library.
                            25744 ; 433  |//!
                            25745 ; 434  |//! \param[in]  uint24 Media_type - Possible values: MEDIA_TYPE_FLASH(=0); MEDIA_TYPE_SD(=1)
                            25746 ; 435  |//! \param[in]  RAM_SONG_INFO_T *song_info - Structure to store the song information passed from UI, this structure is defined in ghdr\musiclib_ghdr.h and included in UI files)
                            25747 ; 436  |//! \param[in]  int16 option - option = 0 -- song_info struct contains a mp3, wma or wav format file.
                            25748 ; 437  |//!
                            25749 ; 438  |//! \return
                            25750 ; 439  |//!
                            25751 ; 440  |///////////////////////////////////////////////////////////////////////
                            25752 ; 441  |void ML_AddEntryToLibrary(uint24 Media_type, RAM_SONG_INFO_T *song_info, int16 option);
                            25753 ; 442  |
                            25754 ; 443  |///////////////////////////////////////////////////////////////////////
                            25755 ; 444  |//! \brief
                            25756 ; 445  |//!
                            25757 ; 446  |//! \fntype Function
                            25758 ; 447  |//!
                            25759 ; 448  |//! \param[in]
                            25760 ; 449  |//!
                            25761 ; 450  |//! \return
                            25762 ; 451  |//!
                            25763 ; 452  |///////////////////////////////////////////////////////////////////////
                            25764 ; 453  |#ifdef _FOLDER_BROWSE_
                            25765 ; 454  |_reentrant void ML_AddDirEntryToLibrary(uint24 u24MediaType, ML_DIRINFO_T *ptDirInfo, int16 i16Option);
                            25766 ; 455  |#endif  // _FOLDER_BROWSE_
                            25767 ; 456  |
                            25768 ; 457  |///////////////////////////////////////////////////////////////////////
                            25769 ; 458  |//! \brief
                            25770 ; 459  |//!
                            25771 ; 460  |//! \fntype Function
                            25772 ; 461  |//!
                            25773 ; 462  |//! Called by UI, flush sorted and associate list to flash when no
                            25774 ; 463  |//! more song needed to be added for that media. This function finalizes the building of
                            25775 ; 464  |//! music library for that particular media.
                            25776 ; 465  |//!
                            25777 ; 466  |//! \param[in]  uint24 Media_type - Possible values: MEDIA_TYPE_FLASH(=0); MEDIA_TYPE_SD(=1)
                            25778 ; 467  |//!
                            25779 ; 468  |//! \return
                            25780 ; 469  |//!
                            25781 ; 470  |//! \note   Bulid the library first (call ML_AddEntryToLibrary) before calling this
                            25782 ; 471  |//!         function.
                            25783 ; 472  |///////////////////////////////////////////////////////////////////////
                            25784 ; 473  |_reentrant INT ML_FlushLibraryToFlash(INT Media_type, INT b, INT *c);
                            25785 ; 474  |
                            25786 ; 475  |///////////////////////////////////////////////////////////////////////
                            25787 ; 476  |//! \brief
                            25788 ; 477  |//!
                            25789 ; 478  |//! \fntype Function
                            25790 ; 479  |//!
                            25791 ; 480  |//! \param[in]
                            25792 ; 481  |//!
                            25793 ; 482  |//! \return
                            25794 ; 483  |//!
                            25795 ; 484  |///////////////////////////////////////////////////////////////////////
                            25796 ; 485  |#ifdef _NEWMUSIC_
                            25797 ; 486  |void ML_UpdateNewMusic(void);
                            25798 ; 487  |#endif
                            25799 ; 488  |
                            25800 ; 489  |///////////////////////////////////////////////////////////////////////
                            25801 ; 490  |//! \brief
                            25802 ; 491  |//!
                            25803 ; 492  |//! \fntype Function
                            25804 ; 493  |//!
                            25805 ; 494  |//! Called by UI, to initialize the file access mechanism for all music
                            25806 ; 495  |//! library operation if the music.lib file and the music.sec file exist (call
                            25807 ; 496  |//! ML_BuildSecTableFile() if these files do not exist).
                            25808 ; 497  |//!
                            25809 ; 498  |//! \param[in]  none
                            25810 ; 499  |//!
                            25811 ; 500  |//! \return
                            25812 ; 501  |//!
                            25813 ; 502  |//! \note   Either ML_Buildl2SecTable(void) or ML_BuildSecTableFile(void)
                            25814 ; 503  |//!         must be called before calling any other music library functions.
                            25815 ; 504  |///////////////////////////////////////////////////////////////////////
                            25816 ; 505  |_reentrant INT ML_Buildl2SecTable(INT a, INT b, INT *c);
                            25817 ; 506  |
                            25818 ; 507  |///////////////////////////////////////////////////////////////////////
                            25819 ; 508  |//! \brief
                            25820 ; 509  |//!
                            25821 ; 510  |//! \fntype Function
                            25822 ; 511  |//!
                            25823 ; 512  |//! Called by UI, to initialize the file access mechanism for all music
                            25824 ; 513  |//! library operation.
                            25825 ; 514  |//! Two system files (music.lib and music.sec) is created.
                            25826 ; 515  |//! Call this only if intended to generate / refresh these files, or if the music.lib file and the
                            25827 ; 516  |//! music.sec file do not exist.
                            25828 ; 517  |//!
                            25829 ; 518  |//! \param[in]  none
                            25830 ; 519  |//!
                            25831 ; 520  |//! \return
                            25832 ; 521  |//!
                            25833 ; 522  |//! \note   Either ML_Buildl2SecTable(void) or ML_BuildSecTableFile(void)
                            25834 ; 523  |//!         must be called before calling any other music library functions.
                            25835 ; 524  |///////////////////////////////////////////////////////////////////////
                            25836 ; 525  |_reentrant INT ML_BuildSecTableFile(INT a, INT b, INT *c);
                            25837 ; 526  |
                            25838 ; 527  |///////////////////////////////////////////////////////////////////////
                            25839 ; 528  |//! \brief
                            25840 ; 529  |//!
                            25841 ; 530  |//! \fntype Function
                            25842 ; 531  |//!
                            25843 ; 532  |//! Preload the list, prepare for renew.
                            25844 ; 533  |//! IsColdBoot=TRUE: loads the list content and the path name to the on_the_fly_list
                            25845 ; 534  |//! structure in RAM.
                            25846 ; 535  |//! IsColdBoot=FALSE: updates the path name only, to the on_the_fly_list structure
                            25847 ; 536  |//! in RAM.
                            25848 ; 537  |//!
                            25849 ; 538  |//! \param[in]  uint24 IsColdBoot - Possible values: TRUE or FALSE
                            25850 ; 539  |//!
                            25851 ; 540  |//! \return
                            25852 ; 541  |//!
                            25853 ; 542  |//! \note   Use IsColdBoot=TRUE only once when the machine boot-up, other
                            25854 ; 543  |//!         time when you need to renew the list, use IsColdBoot=FALSE instead.
                            25855 ; 544  |///////////////////////////////////////////////////////////////////////
                            25856 ; 545  |void ML_LoadOnTheGo(uint24 IsColdBoot);
                            25857 ; 546  |
                            25858 ; 547  |///////////////////////////////////////////////////////////////////////
                            25859 ; 548  |//! \brief
                            25860 ; 549  |//!
                            25861 ; 550  |//! \fntype Function
                            25862 ; 551  |//!
                            25863 ; 552  |//! Save the list to flash memory.
                            25864 ; 553  |//!
                            25865 ; 554  |//! \param[in]
                            25866 ; 555  |//!
                            25867 ; 556  |//! \return
                            25868 ; 557  |//!
                            25869 ; 558  |//! \note   It is recommended to save the list as soon as possible after it was
                            25870 ; 559  |//!         changed by the user.
                            25871 ; 560  |///////////////////////////////////////////////////////////////////////
                            25872 ; 561  |void ML_SaveOnTheGo(void);      /* call at shutdownmenu.c to save the list */
                            25873 ; 562  |
                            25874 ; 563  |///////////////////////////////////////////////////////////////////////
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page 102

M:ADDR CODE           CYCLES LINE SOURCELINE
                            25875 ; 564  |//! \brief
                            25876 ; 565  |//!
                            25877 ; 566  |//! \fntype Function
                            25878 ; 567  |//! When the Music Lib is rebuilding, the path of each song is
                            25879 ; 568  |//! compared with the path stored in the on_the_fly_list structure, to decide if it was in the
                            25880 ; 569  |//! list before, if so the ID is replaced by the new songID, and the song is keep in the list.
                            25881 ; 570  |//! Otherwise the song is deleted.
                            25882 ; 571  |//!
                            25883 ; 572  |//! \param[in]  uint24 Media_type - Possible values: MEDIA_TYPE_FLASH(=0); MEDIA_TYPE_SD(=1)
                            25884 ; 573  |//! \param[in]  uint24 _X * temp_path - Input value, the path of song to be checked.
                            25885 ; 574  |//! \param[in]  uint24 newID - Input value, the new songID of the song.
                            25886 ; 575  |//!
                            25887 ; 576  |//! \return
                            25888 ; 577  |//!
                            25889 ; 578  |///////////////////////////////////////////////////////////////////////
                            25890 ; 579  |void ML_ChkOnTheGo(uint24 Media_type, uint24 _X * temp_path, uint24 newID);
                            25891 ; 580  |
                            25892 ; 581  |///////////////////////////////////////////////////////////////////////
                            25893 ; 582  |//! \brief
                            25894 ; 583  |//!
                            25895 ; 584  |//! \fntype Function
                            25896 ; 585  |//!
                            25897 ; 586  |//! Set a flag for all the songs of Media_type to be keep or delete
                            25898 ; 587  |//! in the ML_UpdateOnTheGo().
                            25899 ; 588  |//!
                            25900 ; 589  |//! \param[in]  uint24 Media_type - Possible values: MEDIA_TYPE_FLASH(=0); MEDIA_TYPE_SD(=1)
                            25901 ; 590  |//! \param[in]  uint24 value - Possible values: TRUE (song will be keep in the list); INDEX_EOF (song will be deleted)
                            25902 ; 591  |//!
                            25903 ; 592  |//! \return
                            25904 ; 593  |//!
                            25905 ; 594  |///////////////////////////////////////////////////////////////////////
                            25906 ; 595  |void ML_ChOnTheGo(uint24 Media_type, uint24 value);
                            25907 ; 596  |
                            25908 ; 597  |///////////////////////////////////////////////////////////////////////
                            25909 ; 598  |//! \brief
                            25910 ; 599  |//!
                            25911 ; 600  |//! \fntype Function
                            25912 ; 601  |//!
                            25913 ; 602  |//! Before the list can be browse, call this function to finalize the list.
                            25914 ; 603  |//!
                            25915 ; 604  |//! \param[in]  none
                            25916 ; 605  |//!
                            25917 ; 606  |//! \return
                            25918 ; 607  |//!
                            25919 ; 608  |///////////////////////////////////////////////////////////////////////
                            25920 ; 609  |void ML_UpdateOnTheGo(void);
                            25921 ; 610  |
                            25922 ; 611  |///////////////////////////////////////////////////////////////////////
                            25923 ; 612  |//! \brief
                            25924 ; 613  |//!
                            25925 ; 614  |//! \fntype Function
                            25926 ; 615  |//!
                            25927 ; 616  |//! Called by UI, to initialize the parameters before insert any item.
                            25928 ; 617  |//! Call only once before inserting items. Call once for each media.
                            25929 ; 618  |//!
                            25930 ; 619  |//! \param[in]  none
                            25931 ; 620  |//!
                            25932 ; 621  |//! \return
                            25933 ; 622  |//!
                            25934 ; 623  |///////////////////////////////////////////////////////////////////////
                            25935 ; 624  |void ML_InitVoiceParameter(void);
                            25936 ; 625  |
                            25937 ; 626  |///////////////////////////////////////////////////////////////////////
                            25938 ; 627  |//! \brief
                            25939 ; 628  |//!
                            25940 ; 629  |//! \fntype Function
                            25941 ; 630  |//!
                            25942 ; 631  |//! \param[in]
                            25943 ; 632  |//!
                            25944 ; 633  |//! \return
                            25945 ; 634  |//!
                            25946 ; 635  |///////////////////////////////////////////////////////////////////////
                            25947 ; 636  |void ML_LoadVoiceParameter(uint24 Rec_type);
                            25948 ; 637  |
                            25949 ; 638  |///////////////////////////////////////////////////////////////////////
                            25950 ; 639  |//! \brief
                            25951 ; 640  |//!
                            25952 ; 641  |//! \fntype Function
                            25953 ; 642  |//!
                            25954 ; 643  |//! Called by UI, the ML_AddEntryToVoice is the voice library
                            25955 ; 644  |//! building algorithms for the flash-type memory by sorting the voice files by file names.
                            25956 ; 645  |//! Called once for each voice file, the information is recorded in music library.
                            25957 ; 646  |//!
                            25958 ; 647  |//! \param[in]  uint24 Rec_type - Possible values: REC_VOICE_TYPE(=0); REC_FMREC_TYPE(=1)
                            25959 ; 648  |//! \param[in]  RAM_SONG_INFO_T *song_info - struct to store the song information passed from UI, this struct will be placed in ghdr\musiclib_ghdr.h and included in UI files
                            25960 ; 649  |//! \param[in]  uint24 action - option = 0 // always set zero
                            25961 ; 650  |//!
                            25962 ; 651  |//! \return
                            25963 ; 652  |//!
                            25964 ; 653  |///////////////////////////////////////////////////////////////////////
                            25965 ; 654  |void ML_AddEntryToVoice(uint24 Rec_type, RAM_SONG_INFO_T *song_info, uint24 action);
                            25966 ; 655  |
                            25967 ; 656  |///////////////////////////////////////////////////////////////////////
                            25968 ; 657  |//! \brief
                            25969 ; 658  |//!
                            25970 ; 659  |//! \fntype Function
                            25971 ; 660  |//!
                            25972 ; 661  |//! Called by UI, flush sorted and associate list to flash when no
                            25973 ; 662  |//! more voice needed to be added for that media. This function finalizes the voice building
                            25974 ; 663  |//! of music library for that particular media.
                            25975 ; 664  |//!
                            25976 ; 665  |//! \param[in]  uint24 Rec_type - Possible values: REC_VOICE_TYPE(=0); REC_FMREC_TYPE(=1)
                            25977 ; 666  |//!
                            25978 ; 667  |//! \return
                            25979 ; 668  |//!
                            25980 ; 669  |//! \note   Bulid the library first (call ML_AddEntryToVoice) before calling this
                            25981 ; 670  |//!         function.
                            25982 ; 671  |///////////////////////////////////////////////////////////////////////
                            25983 ; 672  |void ML_FlushVoiceToFlash(uint24 Rec_type);
                            25984 ; 673  |
                            25985 ; 674  |///////////////////////////////////////////////////////////////////////
                            25986 ; 675  |//! \brief
                            25987 ; 676  |//!
                            25988 ; 677  |//! \fntype Function
                            25989 ; 678  |//!
                            25990 ; 679  |//! Called by UI, the merge the music library tables album,
                            25991 ; 680  |//! artist, genre, song and year.
                            25992 ; 681  |//!
                            25993 ; 682  |//! \param[in]  none
                            25994 ; 683  |//!
                            25995 ; 684  |//! \return
                            25996 ; 685  |//!
                            25997 ; 686  |///////////////////////////////////////////////////////////////////////
                            25998 ; 687  |void ML_MergeLibraryTables(void);
                            25999 ; 688  |
                            26000 ; 689  |///////////////////////////////////////////////////////////////////////
                            26001 ; 690  |//! \brief
                            26002 ; 691  |//!
                            26003 ; 692  |//! \fntype Function
                            26004 ; 693  |//!
                            26005 ; 694  |//! Called by UI, the merge the music library tables album,
                            26006 ; 695  |//! artist, genre, song and year.
                            26007 ; 696  |//!
                            26008 ; 697  |//! \param[in]  none
                            26009 ; 698  |//!
                            26010 ; 699  |//! \return
                            26011 ; 700  |//!
                            26012 ; 701  |///////////////////////////////////////////////////////////////////////
                            26013 ; 702  |INT _reentrant PathFormationPartial(_packed BYTE* dst, _packed BYTE* src, int iDepth);
                            26014 ; 703  |INT _reentrant PathFormation(_packed BYTE* dst, _packed BYTE* src, int iDepth);
                            26015 ; 704  |_reentrant void TrimUnicodeString(UCS3* pString);
                            26016 ; 705  |_reentrant void TrimPackedString(UCS3* pString);
                            26017 ; 706  |
                            26018 ; 707  |///////////////////////////////////////////////////////////////////////
                            26019 ; 708  |//! \brief
                            26020 ; 709  |//!
                            26021 ; 710  |//! \fntype Function
                            26022 ; 711  |//!
                            26023 ; 712  |//! \param[in]
                            26024 ; 713  |//!
                            26025 ; 714  |//! \return
                            26026 ; 715  |//!
                            26027 ; 716  |///////////////////////////////////////////////////////////////////////
                            26028 ; 717  |_reentrant void ML_FlushSortedListToFlash(uint24 u24MediaType);
                            26029 ; 718  |
                            26030 ; 719  |/*================================================================================================*/
                            26031 ; 720  |
                            26032 ; 721  |// Siukoon 2005-02-28
                            26033 ; 722  |#define MUSICLIB_STDRIVE_NUMBER     (0)
                            26034 ; 723  |#ifdef _SUPPORT_2000_SONGS_
                            26035 ; 724  |#define MUSICLIB_FILESIZE_IN_BYTE   (4194304L*2) // (SINGLE_DATABASE_SIZE*BYTE_PER_SECTOR)*2
                            26036 ; 725  |#else
                            26037 ; 726  |#define MUSICLIB_FILESIZE_IN_BYTE   (2097152L*2) // (SINGLE_DATABASE_SIZE*BYTE_PER_SECTOR)*2
                            26038 ; 727  |#endif  // _SUPPORT_2000_SONGS_
                            26039 ; 728  |#define MUSICLIB_FLASHPART_FILESIZE_IN_BYTE   (MUSICLIB_FILESIZE_IN_BYTE/2)
                            26040 ; 729  |#define WORD_PER_SECTOR             (171)
                            26041 ; 730  |#define BYTE_PER_SECTOR             (512)
                            26042 ; 731  |#define MUSICLIB_FILESIZE_IN_SECTOR (MUSICLIB_FILESIZE_IN_BYTE/BYTE_PER_SECTOR)
                            26043 ; 732  |#define MUSICLIB_FLASHPART_FILESIZE_IN_SECTOR (MUSICLIB_FLASHPART_FILESIZE_IN_BYTE/BYTE_PER_SECTOR)
                            26044 ; 733  |
                            26045 ; 734  |#define LB_BYTE_PER_SECTOR          (2048)
                            26046 ; 735  |#define LB_MUSICLIB_FILESIZE_IN_SECTOR (MUSICLIB_FILESIZE_IN_BYTE/LB_BYTE_PER_SECTOR)
                            26047 ; 736  |#define LB_MUSICLIB_FLASHPART_FILESIZE_IN_SECTOR (MUSICLIB_FLASHPART_FILESIZE_IN_BYTE/LB_BYTE_PER_SECTOR)
                            26048 ; 737  |
                            26049 ; 738  |#define MUSICLIB_FAT_ERROR_NOT_ENOUGH_MEDIA_SPACE       1
                            26050 ; 739  |#define MUSICLIB_FAT_ERROR_CREATE_FILE                  2
                            26051 ; 740  |#define MUSICLIB_FAT_ERROR_DELETE_FILE                  3
                            26052 ; 741  |#define MUSICLIB_FAT_ERROR_OPEN_FILE                    4
                            26053 ; 742  |
                            26054 ; 743  |/////////////////////
                            26055 ; 744  |
                            26056 ; 745  |#define LONG_SIZE_IN_BYTE                               (6)
                            26057 ; 746  |
                            26058 ; 747  |#ifdef _SUPPORT_2000_SONGS_
                            26059 ; 748  |#define SEC_TABLE_SIZE_IN_LONG                  (16384) // DATABASE_SIZE
                            26060 ; 749  |#else
                            26061 ; 750  |#define SEC_TABLE_SIZE_IN_LONG                  (8192)  // DATABASE_SIZE
                            26062 ; 751  |#endif // _SUPPORT_2000_SONGS_
                            26063 ; 752  |#define SEC_TABLE_SIZE_IN_BYTE                  (SEC_TABLE_SIZE_IN_LONG*LONG_SIZE_IN_BYTE)
                            26064 ; 753  |
                            26065 ; 754  |#define SEC_TABLE_FLASHPART_SIZE_IN_LONG        (SEC_TABLE_SIZE_IN_LONG/2)
                            26066 ; 755  |#define SEC_TABLE_FLASHPART_SIZE_IN_BYTE        (SEC_TABLE_SIZE_IN_BYTE/2)
                            26067 ; 756  |
                            26068 ; 757  |#define NUM_OF_LONG_PER_512SEC          (85)    // 512/6=>85
                            26069 ; 758  |#ifdef _SUPPORT_2000_SONGS_
                            26070 ; 759  |#define NUM_OF_LEVEL2_SEC                               (194)   /* 97x2 */
                            26071 ; 760  |#define NUM_OF_LEVEL2_FLASHPART_SEC             (97)    /* 8192/85 */
                            26072 ; 761  |#else
                            26073 ; 762  |#define NUM_OF_LEVEL2_SEC                               (98)    /* 49x2 */
                            26074 ; 763  |#define NUM_OF_LEVEL2_FLASHPART_SEC             (49)    /* 4096/85 */
                            26075 ; 764  |#endif // _SUPPORT_2000_SONGS_
                            26076 ; 765  |#define LEVEL2_TABLE_SIZE                               (NUM_OF_LEVEL2_SEC*2)
                            26077 ; 766  |#define SEC_TABLE_FLASH_START_SEC               (0x00)
                            26078 ; 767  |#define SEC_TABLE_SD_START_SEC                  (NUM_OF_LEVEL2_FLASHPART_SEC)
                            26079 ; 768  |
                            26080 ; 769  |#define SEC_TABLE_FILESIZE_IN_BYTE              (BYTE_PER_SECTOR*NUM_OF_LEVEL2_SEC)
                            26081 ; 770  |#ifdef _SUPPORT_2000_SONGS_
                            26082 ; 771  |#define BYTE_FILL_INTERDB_GAP                   (320)   // 512-((8192-(85*96))*6)
                            26083 ; 772  |#else
                            26084 ; 773  |#define BYTE_FILL_INTERDB_GAP                   (((NUM_OF_LEVEL2_FLASHPART_SEC*NUM_OF_LONG_PER_512SEC)-SEC_TABLE_FLASHPART_SIZE_IN_LONG)*LONG_SIZE_IN_BYTE+2)
                            26085 ; 774  |#endif  // _SUPPORT_2000_SONGS_
                            26086 ; 775  |
                            26087 ; 776  |#define LB_SEC_TABLE_SIZE_IN_LONG                       (LB_MUSICLIB_FILESIZE_IN_SECTOR)
                            26088 ; 777  |#define LB_SEC_TABLE_SIZE_IN_BYTE                       (LB_SEC_TABLE_SIZE_IN_LONG*LONG_SIZE_IN_BYTE)
                            26089 ; 778  |
                            26090 ; 779  |#define LB_SEC_TABLE_FLASHPART_SIZE_IN_LONG     (LB_SEC_TABLE_SIZE_IN_LONG/2)
                            26091 ; 780  |#define LB_SEC_TABLE_FLASHPART_SIZE_IN_BYTE     (LB_SEC_TABLE_SIZE_IN_BYTE/2)
                            26092 ; 781  |
                            26093 ; 782  |#define NUM_OF_LONG_PER_2048SEC                     (341)   // 2048/6=>341
                            26094 ; 783  |#ifdef _SUPPORT_2000_SONGS_
                            26095 ; 784  |#define NUM_OF_LEVEL2_2048SEC                           (49)    // 16384/341=>49
                            26096 ; 785  |#define NUM_OF_LEVEL2_FLASHPART_2048SEC         (25)    /* 8192/341=>25 */
                            26097 ; 786  |#else
                            26098 ; 787  |#define NUM_OF_LEVEL2_2048SEC                           (25)    // 8192/341=>25
                            26099 ; 788  |#define NUM_OF_LEVEL2_FLASHPART_2048SEC         (13)    /* 4096/341=>13 */
                            26100 ; 789  |#endif // _SUPPORT_2000_SONGS_
                            26101 ; 790  |
                            26102 ; 791  |#ifdef _SUPPORT_2000_SONGS_
                            26103 ; 792  |#define BYTE_FILL_INTERDB_GAP_2048                      (2000)  // 2048-((8192-(341*24))*6)
                            26104 ; 793  |#define BYTE_FILL_INTERDB_2ND_GAP_2048      (2532)  // 99328-96796
                            26105 ; 794  |#else
                            26106 ; 795  |#define BYTE_FILL_INTERDB_GAP_2048                      (((341-4)*6)+2) //2024
                            26107 ; 796  |#define BYTE_FILL_INTERDB_2ND_GAP_2048      (2556)  // 50176-47620
                            26108 ; 797  |#endif // _SUPPORT_2000_SONGS_
                            26109 ; 798  |
                            26110 ; 799  |#ifdef __cplusplus
                            26111 ; 800  |}
                            26112 ; 801  |#endif
                            26113 ; 802  |
                            26114 ; 803  |#endif  /* MUSICLIB_GHDR_H */
                            26115 
                            26117 
                            26118 ; 31   |#include  "browsemenu.h"
                            26119 
                            26121 
                            26122 ; 1    |#ifndef BROWSEMENU_H
                            26123 ; 2    |#define BROWSEMENU_H
                            26124 ; 3    |
                            26125 ; 4    |#include "musiclib_ghdr.h"
                            26126 
                            26128 
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page 103

M:ADDR CODE           CYCLES LINE SOURCELINE
                            26129 ; 1    |#ifndef MUSICLIB_GHDR_H
                            26130 ; 2    |#define MUSICLIB_GHDR_H
                            26131 ; 3    |
                            26132 ; 4    |#ifdef __cplusplus
                            26133 ; 5    |extern "C" {
                            26134 ; 6    |#endif
                            26135 ; 7    |
                            26136 ; 8    |/*==================================================================================================
                            26137 ; 9    |
                            26138 ; 10   |                                        General Description
                            26139 ; 11   |
                            26140 ; 12   |====================================================================================================
                            26141 ; 13   |
                            26142 ; 14   |                               Sigmatel Inc Confidential Proprietary
                            26143 ; 15   |                               (c) Copyright Sigmatel Inc 2004, All Rights Reserved
                            26144 ; 16   |
                            26145 ; 17   |HEADER NAME: mf_sf_filename.h   AUTHOR: Developer Name      CREATION DATE: DD/MM/YYYY
                            26146 ; 18   |
                            26147 ; 19   |PRODUCT NAMES: All
                            26148 ; 20   |
                            26149 ; 21   |GENERAL DESCRIPTION:
                            26150 ; 22   |
                            26151 ; 23   |    General description of this grouping of functions.
                            26152 ; 24   |
                            26153 ; 25   |Portability: All
                            26154 ; 26   |
                            26155 ; 27   |
                            26156 ; 28   |Revision History:
                            26157 ; 29   |
                            26158 ; 30   |                         Modification        Tracking
                            26159 ; 31   |Author                       Date             Number           Description of Changes
                            26160 ; 32   |---------------------    ------------        ----------        -------------------------------------
                            26161 ; 33   |Developer Name            DD/MM/YYYY         PDaaaxxxxx        brief description of changes made
                            26162 ; 34   |
                            26163 ; 35   |
                            26164 ; 36   |====================================================================================================
                            26165 ; 37   |                                            DESCRIPTION
                            26166 ; 38   |====================================================================================================
                            26167 ; 39   |
                            26168 ; 40   |GLOBAL FUNCTIONS:
                            26169 ; 41   |    MF_global_func_name()
                            26170 ; 42   |
                            26171 ; 43   |TRACEABILITY MATRIX:
                            26172 ; 44   |    None
                            26173 ; 45   |
                            26174 ; 46   |==================================================================================================*/
                            26175 ; 47   |
                            26176 ; 48   |/*==================================================================================================
                            26177 ; 49   |                                                                Conditional Compilation Directives
                            26178 ; 50   |==================================================================================================*/
                            26179 ; 51   |#ifdef WIN32
                            26180 ; 52   |#define _PC_SIMULATION_
                            26181 ; 53   |#else
                            26182 ; 54   |#define _RUNNING_IN_EMBEDDED_
                            26183 ; 55   |#endif  // WIN32
                            26184 ; 56   |
                            26185 ; 57   |#if 1
                            26186 ; 58   |#define _NEWMUSIC_      /* install new music list */
                            26187 ; 59   |#endif
                            26188 ; 60   |
                            26189 ; 61   |#if 1
                            26190 ; 62   |#define _AUDIBLE_       /* install audible list */
                            26191 ; 63   |#endif
                            26192 ; 64   |
                            26193 ; 65   |#if 1
                            26194 ; 66   |#define _ONTHEGO_       /* install on the go list */
                            26195 ; 67   |#endif
                            26196 ; 68   |
                            26197 ; 69   |#ifdef PL3_FB
                            26198 ; 70   |#define _FOLDER_BROWSE_ // install folder browsing
                            26199 ; 71   |#endif
                            26200 ; 72   |
                            26201 ; 73   |#if 1
                            26202 ; 74   |#define _SUPPORT_2000_SONGS_
                            26203 ; 75   |#endif
                            26204 ; 76   |
                            26205 ; 77   |/*==================================================================================================
                            26206 ; 78   |                                           INCLUDE FILES
                            26207 ; 79   |==================================================================================================*/
                            26208 ; 80   |#ifdef _RUNNING_IN_EMBEDDED_
                            26209 ; 81   |#define OEM_SEEK_CUR    SEEK_CUR
                            26210 ; 82   |#define OEM_SEEK_SET    SEEK_SET
                            26211 ; 83   |#define OEM_SEEK_END    SEEK_END
                            26212 ; 84   |#else
                            26213 ; 85   |#define _X
                            26214 ; 86   |#define _Y
                            26215 ; 87   |#define _packed
                            26216 ; 88   |
                            26217 ; 89   |#define _asmfunc
                            26218 ; 90   |#define _reentrant
                            26219 ; 91   |
                            26220 ; 92   |#define OEM_SEEK_CUR    1
                            26221 ; 93   |#define OEM_SEEK_SET    0
                            26222 ; 94   |#define OEM_SEEK_END    2
                            26223 ; 95   |#endif  // _RUNNING_IN_EMBEDDED_
                            26224 ; 96   |
                            26225 ; 97   |#include "types.h"
                            26226 ; 98   |#include "exec.h"
                            26227 ; 99   |#include "messages.h"
                            26228 ; 100  |#include "project.h"
                            26229 ; 101  |
                            26230 ; 102  |/*==================================================================================================
                            26231 ; 103  |                                             CONSTANTS
                            26232 ; 104  |==================================================================================================*/
                            26233 ; 105  |/* The bit mask for 2 bits Unicode Flag selection in "uint8 unicode".
                            26234 ; 106  |Variable Represented            Bits used in "uint8 unicode"
                            26235 ; 107  |Artistname                              1:0
                            26236 ; 108  |Albumname                               3:2
                            26237 ; 109  |Genrename                               5:4
                            26238 ; 110  |Songname                                7:6
                            26239 ; 111  |----------------------------------------------------------
                            26240 ; 112  |    Value (2 bits)                      Meanings
                            26241 ; 113  |    0                                   RAW and All ASCII
                            26242 ; 114  |    1                                   Uni-code
                            26243 ; 115  |    2                                   Mixed, non-unicode
                            26244 ; 116  |
                            26245 ; 117  |    3(Genre only)               Genre is ID3v1 spec=>number
                            26246 ; 118  |*/
                            26247 ; 119  |#define BITMASK_ARTIST  (0x03)
                            26248 ; 120  |#define BITMASK_ALBUM   (0x0C)
                            26249 ; 121  |#define BITMASK_GENRE   (0x30)
                            26250 ; 122  |#define BITMASK_SONG    (0xC0)
                            26251 ; 123  |
                            26252 ; 124  |#define BITCHK_ARTIST_ALLASCII  (0x0)
                            26253 ; 125  |#define BITCHK_ALBUM_ALLASCII   (0x0)
                            26254 ; 126  |#define BITCHK_GENRE_ALLASCII   (0x0)
                            26255 ; 127  |#define BITCHK_SONG_ALLASCII    (0x0)
                            26256 ; 128  |
                            26257 ; 129  |#define BITCHK_ARTIST_UNICODE   (0x01)
                            26258 ; 130  |#define BITCHK_ALBUM_UNICODE    (0x04)
                            26259 ; 131  |#define BITCHK_GENRE_UNICODE    (0x10)
                            26260 ; 132  |#define BITCHK_SONG_UNICODE             (0x40)
                            26261 ; 133  |
                            26262 ; 134  |#define BITCHK_ARTIST_MIXCODE   (0x02)
                            26263 ; 135  |#define BITCHK_ALBUM_MIXCODE    (0x08)
                            26264 ; 136  |#define BITCHK_GENRE_MIXCODE    (0x20)
                            26265 ; 137  |#define BITCHK_SONG_MIXCODE             (0x80)
                            26266 ; 138  |
                            26267 ; 139  |#define BITCHK_GENRE_ID3V1              (0x30)
                            26268 ; 140  |
                            26269 ; 141  |#define UNKNOWN_YEAR_CODE               (1)     /* set a very large number */
                            26270 ; 142  |
                            26271 ; 143  |#define INDEX_EOF       0xFFF
                            26272 ; 144  |#ifdef _FOLDER_BROWSE_
                            26273 ; 145  |#define INDEX_ROOT  0xffe
                            26274 ; 146  |#define UNKNOWN_RECORD  0xfff
                            26275 ; 147  |#endif  // _FOLDER_BROWSE_
                            26276 ; 148  |
                            26277 ; 149  |/* Constant for item_type */
                            26278 ; 150  |#define         ITEM_ARTIST                     0
                            26279 ; 151  |#define         ITEM_ALBUM                      1
                            26280 ; 152  |#define         ITEM_GENRE                      2
                            26281 ; 153  |#define         ITEM_TRACK                      3
                            26282 ; 154  |#define         ITEM_YEAR                       4
                            26283 ; 155  |#define         ITEM_SONG_INFO_ARTIST   5
                            26284 ; 156  |#define         ITEM_SONG_INFO_ALBUM    6
                            26285 ; 157  |#define         ITEM_SONG_INFO_GENRE    7
                            26286 ; 158  |#define         ITEM_SONG_INFO_YEAR             9
                            26287 ; 159  |#ifdef _NEWMUSIC_
                            26288 ; 160  |#define         ITEM_1DAY                       10
                            26289 ; 161  |#define         ITEM_1WEEK                      11
                            26290 ; 162  |#define         ITEM_1MONTH                     12
                            26291 ; 163  |#endif
                            26292 ; 164  |#ifdef _AUDIBLE_
                            26293 ; 165  |#define         ITEM_AUDIBLE            13
                            26294 ; 166  |#endif
                            26295 ; 167  |#define         ITEM_ON_THE_GO          14
                            26296 ; 168  |
                            26297 ; 169  |#define         ITEM_VOICE                      15
                            26298 ; 170  |#define         ITEM_FMREC                      16
                            26299 ; 171  |#define         ITEM_PHOTO                      17
                            26300 ; 172  |#ifdef _FOLDER_BROWSE_
                            26301 ; 173  |#define         ITEM_INTERNAL           18
                            26302 ; 174  |#define         ITEM_EXTERNAL       19
                            26303 ; 175  |#endif  // _FOLDER_BROWSE_
                            26304 ; 176  |#define     ITEM_UNKNOWN        0xff
                            26305 ; 177  |
                            26306 ; 178  |/*
                            26307 ; 179  |input parameter for void ML_AddEntryToLibrary(uint24 Media_type, RAM_SONG_INFO_T *song_info, int16 option);
                            26308 ; 180  |option input.
                            26309 ; 181  |*/
                            26310 ; 182  |#define         ADD_OPTION_MUSIC        (0x00)
                            26311 ; 183  |#define         ADD_OPTION_VOICE        (0x01)
                            26312 ; 184  |#define         ADD_OPTION_AUDIBLE      (0x02)
                            26313 ; 185  |#ifdef _FOLDER_BROWSE_
                            26314 ; 186  |#define     ADD_OPTION_DIR      (0x03)
                            26315 ; 187  |#endif  // _FOLDER_BROWSE_
                            26316 ; 188  |
                            26317 ; 189  |/* Constant for key action */
                            26318 ; 190  |#define         ACTION_OK                               0               /* Press OK button */
                            26319 ; 191  |#define         ACTION_BACK                             1               /* Press BACK button */
                            26320 ; 192  |#define         ACTION_UP                               2               /* Press UP button */
                            26321 ; 193  |#define         ACTION_DOWN                             3               /* Press DOWN button */
                            26322 ; 194  |#define         ACTION_PLAYALL                  4               /* Play All function */
                            26323 ; 195  |#define         ACTION_MENU                             5               /* Back the browsing tree to root */
                            26324 ; 196  |
                            26325 ; 197  |#define     PLAYMODE_CURRENT_PLAYMODE_BITPOS    0
                            26326 ; 198  |#define     PLAYMODE_LAST_PLAYMODE_BITPOS       1
                            26327 ; 199  |#define     PLAYMODE_REPEAT_BITPOS              2
                            26328 ; 200  |#define     PLAYMODE_MEDIA_BITPOS               3
                            26329 ; 201  |
                            26330 ; 202  |#define         NO_SD                                   0
                            26331 ; 203  |#define         HAS_SD                                  1
                            26332 ; 204  |
                            26333 ; 205  |#define         PLAY_NORMAL                             0
                            26334 ; 206  |#define         PLAY_SHUFFLE                    1
                            26335 ; 207  |
                            26336 ; 208  |#define     PLAY_REPEAT_OFF         0
                            26337 ; 209  |#define     PLAY_REPEAT_ON          1
                            26338 ; 210  |
                            26339 ; 211  |#define     PLAY_SELECT_FLASH       0
                            26340 ; 212  |#define     PLAY_SELECT_SD          1
                            26341 ; 213  |
                            26342 ; 214  |#define         SHUFFLE_NEXT_SONG                       0
                            26343 ; 215  |#define         SHUFFLE_PREVIOUS_SONG       1
                            26344 ; 216  |
                            26345 ; 217  |#define         ON_THE_GO_EXIST                 0
                            26346 ; 218  |#define         ON_THE_GO_FULL                  1
                            26347 ; 219  |#define         ON_THE_GO_FREE                  2
                            26348 ; 220  |#define         ON_THE_GO_DEL_PLAYING   3
                            26349 ; 221  |#define         ON_THE_GO_DEL_SMALLER_ID    4
                            26350 ; 222  |
                            26351 ; 223  |#define         REC_VOICE_TYPE                  0
                            26352 ; 224  |#define         REC_FMREC_TYPE                  1
                            26353 ; 225  |#define         REC_PHOTO_TYPE                  2
                            26354 ; 226  |#define         VOICE_FILE_ADD                  0
                            26355 ; 227  |#define         VOICE_FILE_DEL                  1
                            26356 ; 228  |
                            26357 ; 229  |#define         MAX_BROWSE_WINDOW_SIZE  (8)
                            26358 ; 230  |#define         BROWSE_WINDOW_SIZE              (4)
                            26359 ; 231  |/* maximum number of song file, should not be larger than 2048 each for on-board
                            26360 ; 232  |flash or external SD card */
                            26361 ; 233  |#ifdef _SUPPORT_2000_SONGS_
                            26362 ; 234  |#define MAX_NUM_OF_SONG (2000)
                            26363 ; 235  |#else
                            26364 ; 236  |#define MAX_NUM_OF_SONG (1000)
                            26365 ; 237  |#endif // _SUPPORT_2000_SONGS_
                            26366 ; 238  |
                            26367 ; 239  |/* number of byte in one DSP word */
                            26368 ; 240  |#define NUM_OF_BYTE_IN_ONE_WORD (3)
                            26369 ; 241  |#define LEN_OF_NAME_IN_BYTE (120) /* must be an integer multiple of 3 */
                            26370 ; 242  |/* length of file pathname in byte, assuming directory and file in 8.3 format, there
                            26371 ; 243  |are 10 level directory structure */
                            26372 ; 244  |#define LEN_OF_FILEPATH_IN_BYTE (129) /* must be an integer multiple of 3 */
                            26373 ; 245  |#define LEN_OF_LONG_FILENAME_IN_BYTE (129) /* must be an integer multiple of 3 */
                            26374 ; 246  |
                            26375 ; 247  |/* number of list in new music, 1-day, 1-week, 1-month */
                            26376 ; 248  |#define NUM_OF_LIST_IN_NEW_MUSIC (3)
                            26377 ; 249  |/* number of songs in each new music list */
                            26378 ; 250  |#define NUM_OF_SONG_IN_NEW_MUSIC (40)
                            26379 ; 251  |#define NUM_OF_SONG_IN_NEW_MUSIC_DAY (20)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page 104

M:ADDR CODE           CYCLES LINE SOURCELINE
                            26380 ; 252  |#define NUM_OF_SONG_IN_NEW_MUSIC_WEEK (30)
                            26381 ; 253  |#define NUM_OF_SONG_IN_NEW_MUSIC_MONTH (40)
                            26382 ; 254  |/* number of songs in the on-the-fly list */
                            26383 ; 255  |#define NUM_OF_SONG_IN_ON_THE_FLY (30)
                            26384 ; 256  |/* number of files audible list */
                            26385 ; 257  |#define NUM_OF_AUDIBLE_FILE (250)
                            26386 ; 258  |
                            26387 ; 259  |#define MAX_NUM_OF_VOICE (1000)
                            26388 ; 260  |#define LEN_OF_VOICE_NAME_IN_BYTE (LEN_OF_NAME_IN_BYTE) /* must be an integer multiple of 3 */
                            26389 ; 261  |#define LEN_OF_VOICE_FILEPATH_IN_BYTE (LEN_OF_FILEPATH_IN_BYTE) /* must be an integer multiple of 3 */
                            26390 ; 262  |
                            26391 ; 263  |#define MAX_NUM_OF_FMREC (MAX_NUM_OF_VOICE)     /* _must_be_equal_voice_num_ */
                            26392 ; 264  |#define MAX_NUM_OF_PHOTO (MAX_NUM_OF_VOICE)     /* _must_be_equal_voice_num_ */
                            26393 ; 265  |#ifdef _FOLDER_BROWSE_
                            26394 ; 266  |#define MAX_NUM_OF_DIR   (1000)
                            26395 ; 267  |#else
                            26396 ; 268  |#define MAX_NUM_OF_DIR   (1)
                            26397 ; 269  |#endif  // _FOLDER_BROWSE_
                            26398 ; 270  |#define LEN_OF_FMREC_NAME_IN_BYTE (LEN_OF_NAME_IN_BYTE) /* must be an integer multiple of 3 */
                            26399 ; 271  |#define LEN_OF_FMREC_FILEPATH_IN_BYTE (LEN_OF_FILEPATH_IN_BYTE) /* must be an integer multiple of 3 */
                            26400 ; 272  |
                            26401 ; 273  |#ifndef _MAX_DIR_DEPTH
                            26402 ; 274  |#define _MAX_DIR_DEPTH  8   // referred to "playlist3internal.h"
                            26403 ; 275  |#endif  // _MAX_DIR_DEPTH
                            26404 ; 276  |
                            26405 ; 277  |/*==================================================================================================*/
                            26406 ; 278  |
                            26407 ; 279  |
                            26408 ; 280  |/*==================================================================================================
                            26409 ; 281  |                                               MACROS
                            26410 ; 282  |==================================================================================================*/
                            26411 ; 283  |
                            26412 ; 284  |/*==================================================================================================
                            26413 ; 285  |                                               ENUMS
                            26414 ; 286  |==================================================================================================*/
                            26415 ; 287  |#define NUM_OF_MEDIA                            (2)
                            26416 ; 288  |#define MEDIA_TYPE_FLASH                        (0)
                            26417 ; 289  |#define MEDIA_TYPE_SD                           (1)
                            26418 ; 290  |/*==================================================================================================
                            26419 ; 291  |                                     STRUCTURES AND OTHER TYPEDEFS
                            26420 ; 292  |==================================================================================================*/
                            26421 ; 293  |
                            26422 ; 294  |typedef char    int8;
                            26423 ; 295  |typedef short   int16;
                            26424 ; 296  |typedef int     int24;
                            26425 ; 297  |typedef long    int32;
                            26426 ; 298  |
                            26427 ; 299  |typedef int     intx;
                            26428 ; 300  |
                            26429 ; 301  |typedef unsigned char   uint8;
                            26430 ; 302  |typedef unsigned short  uint16;
                            26431 ; 303  |typedef unsigned int    uint24;
                            26432 ; 304  |typedef unsigned long   uint32;
                            26433 ; 305  |
                            26434 ; 306  |/*
                            26435 ; 307  |Any missing information in the name fields will be filled with Unknown in Unicode format.
                            26436 ; 308  |artist_name[] = Unknown; unicode = 0x01;
                            26437 ; 309  |album_name[] = Unknown; unicode = 0x04;
                            26438 ; 310  |genre_name[] = Unknown; unicode = 0x08;
                            26439 ; 311  |song_name[] = Unknown; unicode = 0x0F;
                            26440 ; 312  |*/
                            26441 ; 313  |/*
                            26442 ; 314  |path_name[] _must_have_data_:
                            26443 ; 315  |path_name[] = (Max. 120 Characters);
                            26444 ; 316  |year range:
                            26445 ; 317  |year = 0x000000-0xFFFFFF;
                            26446 ; 318  |DOCUMENT CONTROL NUMBER : Version : 01.01
                            26447 ; 319  |Unknown track number:
                            26448 ; 320  |track_number = 0x7FFFFF;
                            26449 ; 321  |unicode refer to above #define BITMASK_*
                            26450 ; 322  |*/
                            26451 ; 323  |/*
                            26452 ; 324  |Interface of UI and Music Library
                            26453 ; 325  |1) If file was created in ID3V1 format genre, UI will convert it to Unicode string.
                            26454 ; 326  |
                            26455 ; 327  |2) Music Library expected to reserve 128x7 words RAM for UI mapping table.
                            26456 ; 328  |
                            26457 ; 329  |3) UI to Music Library variable passing length definition:
                            26458 ; 330  |        All ASCII Characters:
                            26459 ; 331  |                Max. Number of Bytes Stored = 120 Bytes
                            26460 ; 332  |                Max. Number of Characters Stored/Display = 40 Characters
                            26461 ; 333  |        Unicode Characters:
                            26462 ; 334  |                Max. Number of Bytes Stored = 120 Bytes
                            26463 ; 335  |                Max. Number of Characters Stored/Display = 40 Characters
                            26464 ; 336  |
                            26465 ; 337  |4) UI input data to Music Library in two formats.
                            26466 ; 338  |        Formats:        1) All ASCII (24 bits data)
                            26467 ; 339  |                                2) Unicode + Mix. Non -Unicode (16 bits data)
                            26468 ; 340  |
                            26469 ; 341  |5) UI calling function:
                            26470 ; 342  |COMP_OPT_REN void ML_AddEntryToLibrary(RAM_SONG_INFO_T *song_info, int16 option);
                            26471 ; 343  |        int16 option definition:
                            26472 ; 344  |                option  = 0 - song_info struct contains a mp3/wma format file.
                            26473 ; 345  |                                = 1 - song_info struct contains a voice format file.
                            26474 ; 346  |                                = 2 - song_info struct contains a audible format file.
                            26475 ; 347  |
                            26476 ; 348  |        i) Only mp3/wma file (option = 0, 2) files will be sorted,
                            26477 ; 349  |        ii) Voice and audible(option = 1) file will be store in a voice_list and audible_list separately.
                            26478 ; 350  |
                            26479 ; 351  |6) Modification Date:
                            26480 ; 352  |        uint24 g_file_time:
                            26481 ; 353  |                YYMMDD: 12 bits - Year, 6 bits - Month, 6 - bits Date
                            26482 ; 354  |*/
                            26483 ; 355  |
                            26484 ; 356  |/* struct to store the song information passed from UI, this struct will be placed in
                            26485 ; 357  |ghdr\musiclib_ghdr.h and included in UI files*/
                            26486 ; 358  |typedef struct _ram_song_info {
                            26487 ; 359  |        uint24 artist_name[LEN_OF_NAME_IN_BYTE/NUM_OF_BYTE_IN_ONE_WORD];
                            26488 ; 360  |        uint24 album_name[LEN_OF_NAME_IN_BYTE/NUM_OF_BYTE_IN_ONE_WORD];
                            26489 ; 361  |        uint24 genre_name[LEN_OF_NAME_IN_BYTE/NUM_OF_BYTE_IN_ONE_WORD];
                            26490 ; 362  |        uint24 song_name[LEN_OF_NAME_IN_BYTE/NUM_OF_BYTE_IN_ONE_WORD];
                            26491 ; 363  |        uint24 path_name[LEN_OF_FILEPATH_IN_BYTE/NUM_OF_BYTE_IN_ONE_WORD];
                            26492 ; 364  |    uint32 g_songFastKey;
                            26493 ; 365  |        uint24 dir_name[LEN_OF_LONG_FILENAME_IN_BYTE/NUM_OF_BYTE_IN_ONE_WORD];
                            26494 ; 366  |        uint24 year;
                            26495 ; 367  |        uint24 track_number;
                            26496 ; 368  |        uint8 unicode;
                            26497 ; 369  |} RAM_SONG_INFO_T;
                            26498 ; 370  |
                            26499 ; 371  |/* struct to store the group name: artist, album and genre, in the flash */
                            26500 ; 372  |typedef struct _flash_group_name {
                            26501 ; 373  |        uint24 name[LEN_OF_NAME_IN_BYTE/NUM_OF_BYTE_IN_ONE_WORD];
                            26502 ; 374  |        uint8 unicode;
                            26503 ; 375  |} FLASH_GROUP_NAME_T;
                            26504 ; 376  |
                            26505 ; 377  |// struct to store directories information passed from UI
                            26506 ; 378  |#ifdef _FOLDER_BROWSE_
                            26507 ; 379  |typedef struct _ml_DirInfo {
                            26508 ; 380  |        uint24  u8Unicode : 8;
                            26509 ; 381  |        uint24  u12DirDepth : 12;
                            26510 ; 382  |        uint24  u4Added : 4;            
                            26511 ; 383  |        INT     iDirRecord;
                            26512 ; 384  |        DWORD   dwFastKey;
                            26513 ; 385  |        uint24  u24PathName[LEN_OF_FILEPATH_IN_BYTE/NUM_OF_BYTE_IN_ONE_WORD];
                            26514 ; 386  |} ML_DIRINFO_T;
                            26515 ; 387  |#endif  // _FOLDER_BROWSE_
                            26516 ; 388  |
                            26517 ; 389  |/*==================================================================================================
                            26518 ; 390  |                                 GLOBAL VARIABLE DECLARATIONS
                            26519 ; 391  |==================================================================================================*/
                            26520 ; 392  |extern uint24   IsPlayOnTheGo;
                            26521 ; 393  |extern FLASH_GROUP_NAME_T   browse_item_name[];
                            26522 ; 394  |extern uint24   merge_id_list_flash[];
                            26523 ; 395  |extern uint24   merge_id_list_sd[];
                            26524 ; 396  |extern INT _X   g_iBrowseWindowSize;
                            26525 ; 397  |#ifdef _FOLDER_BROWSE_
                            26526 ; 398  |extern ML_DIRINFO_T g_tDirInfoBuffer[_MAX_DIR_DEPTH];
                            26527 ; 399  |extern uint24       g_u24DirName[LEN_OF_NAME_IN_BYTE/NUM_OF_BYTE_IN_ONE_WORD];
                            26528 ; 400  |extern uint24       g_u24BrowseNumOfDirInDir[];
                            26529 ; 401  |#endif  // _FOLDER_BROWSE_
                            26530 ; 402  |extern INT _X    *sec_temp_buf_X;
                            26531 ; 403  |extern uint24   playMode;   /* bit 0 = current play mode; bit 1 = last play mode ; bit 2 = repeat on/off(0=off/1=on) */
                            26532 ; 404  |
                            26533 ; 405  |/*==================================================================================================
                            26534 ; 406  |                                        FUNCTION PROTOTYPES
                            26535 ; 407  |==================================================================================================*/
                            26536 ; 408  |
                            26537 ; 409  |///////////////////////////////////////////////////////////////////////
                            26538 ; 410  |//! \brief
                            26539 ; 411  |//!
                            26540 ; 412  |//! \fntype Function
                            26541 ; 413  |//!
                            26542 ; 414  |//! Called by UI, to initialize the parameters before insert any item.
                            26543 ; 415  |//! Call only once before inserting items. Call once for each media.
                            26544 ; 416  |//!
                            26545 ; 417  |//! \param[in]  none
                            26546 ; 418  |//!
                            26547 ; 419  |//! \return
                            26548 ; 420  |//!
                            26549 ; 421  |///////////////////////////////////////////////////////////////////////
                            26550 ; 422  |void ML_InitLibraryParameter(void);
                            26551 ; 423  |
                            26552 ; 424  |///////////////////////////////////////////////////////////////////////
                            26553 ; 425  |//! \brief
                            26554 ; 426  |//!
                            26555 ; 427  |//! \fntype Function
                            26556 ; 428  |//!
                            26557 ; 429  |//! Called by UI, the AddEntryToLibrary is the music library building
                            26558 ; 430  |//! algorithms for the flash-type memory and SD memory by sorting the song information
                            26559 ; 431  |//! by, but not limited to, album, artist, genre, year and track. Called once for each song,
                            26560 ; 432  |//! the song information is recorded in music library.
                            26561 ; 433  |//!
                            26562 ; 434  |//! \param[in]  uint24 Media_type - Possible values: MEDIA_TYPE_FLASH(=0); MEDIA_TYPE_SD(=1)
                            26563 ; 435  |//! \param[in]  RAM_SONG_INFO_T *song_info - Structure to store the song information passed from UI, this structure is defined in ghdr\musiclib_ghdr.h and included in UI files)
                            26564 ; 436  |//! \param[in]  int16 option - option = 0 -- song_info struct contains a mp3, wma or wav format file.
                            26565 ; 437  |//!
                            26566 ; 438  |//! \return
                            26567 ; 439  |//!
                            26568 ; 440  |///////////////////////////////////////////////////////////////////////
                            26569 ; 441  |void ML_AddEntryToLibrary(uint24 Media_type, RAM_SONG_INFO_T *song_info, int16 option);
                            26570 ; 442  |
                            26571 ; 443  |///////////////////////////////////////////////////////////////////////
                            26572 ; 444  |//! \brief
                            26573 ; 445  |//!
                            26574 ; 446  |//! \fntype Function
                            26575 ; 447  |//!
                            26576 ; 448  |//! \param[in]
                            26577 ; 449  |//!
                            26578 ; 450  |//! \return
                            26579 ; 451  |//!
                            26580 ; 452  |///////////////////////////////////////////////////////////////////////
                            26581 ; 453  |#ifdef _FOLDER_BROWSE_
                            26582 ; 454  |_reentrant void ML_AddDirEntryToLibrary(uint24 u24MediaType, ML_DIRINFO_T *ptDirInfo, int16 i16Option);
                            26583 ; 455  |#endif  // _FOLDER_BROWSE_
                            26584 ; 456  |
                            26585 ; 457  |///////////////////////////////////////////////////////////////////////
                            26586 ; 458  |//! \brief
                            26587 ; 459  |//!
                            26588 ; 460  |//! \fntype Function
                            26589 ; 461  |//!
                            26590 ; 462  |//! Called by UI, flush sorted and associate list to flash when no
                            26591 ; 463  |//! more song needed to be added for that media. This function finalizes the building of
                            26592 ; 464  |//! music library for that particular media.
                            26593 ; 465  |//!
                            26594 ; 466  |//! \param[in]  uint24 Media_type - Possible values: MEDIA_TYPE_FLASH(=0); MEDIA_TYPE_SD(=1)
                            26595 ; 467  |//!
                            26596 ; 468  |//! \return
                            26597 ; 469  |//!
                            26598 ; 470  |//! \note   Bulid the library first (call ML_AddEntryToLibrary) before calling this
                            26599 ; 471  |//!         function.
                            26600 ; 472  |///////////////////////////////////////////////////////////////////////
                            26601 ; 473  |_reentrant INT ML_FlushLibraryToFlash(INT Media_type, INT b, INT *c);
                            26602 ; 474  |
                            26603 ; 475  |///////////////////////////////////////////////////////////////////////
                            26604 ; 476  |//! \brief
                            26605 ; 477  |//!
                            26606 ; 478  |//! \fntype Function
                            26607 ; 479  |//!
                            26608 ; 480  |//! \param[in]
                            26609 ; 481  |//!
                            26610 ; 482  |//! \return
                            26611 ; 483  |//!
                            26612 ; 484  |///////////////////////////////////////////////////////////////////////
                            26613 ; 485  |#ifdef _NEWMUSIC_
                            26614 ; 486  |void ML_UpdateNewMusic(void);
                            26615 ; 487  |#endif
                            26616 ; 488  |
                            26617 ; 489  |///////////////////////////////////////////////////////////////////////
                            26618 ; 490  |//! \brief
                            26619 ; 491  |//!
                            26620 ; 492  |//! \fntype Function
                            26621 ; 493  |//!
                            26622 ; 494  |//! Called by UI, to initialize the file access mechanism for all music
                            26623 ; 495  |//! library operation if the music.lib file and the music.sec file exist (call
                            26624 ; 496  |//! ML_BuildSecTableFile() if these files do not exist).
                            26625 ; 497  |//!
                            26626 ; 498  |//! \param[in]  none
                            26627 ; 499  |//!
                            26628 ; 500  |//! \return
                            26629 ; 501  |//!
                            26630 ; 502  |//! \note   Either ML_Buildl2SecTable(void) or ML_BuildSecTableFile(void)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page 105

M:ADDR CODE           CYCLES LINE SOURCELINE
                            26631 ; 503  |//!         must be called before calling any other music library functions.
                            26632 ; 504  |///////////////////////////////////////////////////////////////////////
                            26633 ; 505  |_reentrant INT ML_Buildl2SecTable(INT a, INT b, INT *c);
                            26634 ; 506  |
                            26635 ; 507  |///////////////////////////////////////////////////////////////////////
                            26636 ; 508  |//! \brief
                            26637 ; 509  |//!
                            26638 ; 510  |//! \fntype Function
                            26639 ; 511  |//!
                            26640 ; 512  |//! Called by UI, to initialize the file access mechanism for all music
                            26641 ; 513  |//! library operation.
                            26642 ; 514  |//! Two system files (music.lib and music.sec) is created.
                            26643 ; 515  |//! Call this only if intended to generate / refresh these files, or if the music.lib file and the
                            26644 ; 516  |//! music.sec file do not exist.
                            26645 ; 517  |//!
                            26646 ; 518  |//! \param[in]  none
                            26647 ; 519  |//!
                            26648 ; 520  |//! \return
                            26649 ; 521  |//!
                            26650 ; 522  |//! \note   Either ML_Buildl2SecTable(void) or ML_BuildSecTableFile(void)
                            26651 ; 523  |//!         must be called before calling any other music library functions.
                            26652 ; 524  |///////////////////////////////////////////////////////////////////////
                            26653 ; 525  |_reentrant INT ML_BuildSecTableFile(INT a, INT b, INT *c);
                            26654 ; 526  |
                            26655 ; 527  |///////////////////////////////////////////////////////////////////////
                            26656 ; 528  |//! \brief
                            26657 ; 529  |//!
                            26658 ; 530  |//! \fntype Function
                            26659 ; 531  |//!
                            26660 ; 532  |//! Preload the list, prepare for renew.
                            26661 ; 533  |//! IsColdBoot=TRUE: loads the list content and the path name to the on_the_fly_list
                            26662 ; 534  |//! structure in RAM.
                            26663 ; 535  |//! IsColdBoot=FALSE: updates the path name only, to the on_the_fly_list structure
                            26664 ; 536  |//! in RAM.
                            26665 ; 537  |//!
                            26666 ; 538  |//! \param[in]  uint24 IsColdBoot - Possible values: TRUE or FALSE
                            26667 ; 539  |//!
                            26668 ; 540  |//! \return
                            26669 ; 541  |//!
                            26670 ; 542  |//! \note   Use IsColdBoot=TRUE only once when the machine boot-up, other
                            26671 ; 543  |//!         time when you need to renew the list, use IsColdBoot=FALSE instead.
                            26672 ; 544  |///////////////////////////////////////////////////////////////////////
                            26673 ; 545  |void ML_LoadOnTheGo(uint24 IsColdBoot);
                            26674 ; 546  |
                            26675 ; 547  |///////////////////////////////////////////////////////////////////////
                            26676 ; 548  |//! \brief
                            26677 ; 549  |//!
                            26678 ; 550  |//! \fntype Function
                            26679 ; 551  |//!
                            26680 ; 552  |//! Save the list to flash memory.
                            26681 ; 553  |//!
                            26682 ; 554  |//! \param[in]
                            26683 ; 555  |//!
                            26684 ; 556  |//! \return
                            26685 ; 557  |//!
                            26686 ; 558  |//! \note   It is recommended to save the list as soon as possible after it was
                            26687 ; 559  |//!         changed by the user.
                            26688 ; 560  |///////////////////////////////////////////////////////////////////////
                            26689 ; 561  |void ML_SaveOnTheGo(void);      /* call at shutdownmenu.c to save the list */
                            26690 ; 562  |
                            26691 ; 563  |///////////////////////////////////////////////////////////////////////
                            26692 ; 564  |//! \brief
                            26693 ; 565  |//!
                            26694 ; 566  |//! \fntype Function
                            26695 ; 567  |//! When the Music Lib is rebuilding, the path of each song is
                            26696 ; 568  |//! compared with the path stored in the on_the_fly_list structure, to decide if it was in the
                            26697 ; 569  |//! list before, if so the ID is replaced by the new songID, and the song is keep in the list.
                            26698 ; 570  |//! Otherwise the song is deleted.
                            26699 ; 571  |//!
                            26700 ; 572  |//! \param[in]  uint24 Media_type - Possible values: MEDIA_TYPE_FLASH(=0); MEDIA_TYPE_SD(=1)
                            26701 ; 573  |//! \param[in]  uint24 _X * temp_path - Input value, the path of song to be checked.
                            26702 ; 574  |//! \param[in]  uint24 newID - Input value, the new songID of the song.
                            26703 ; 575  |//!
                            26704 ; 576  |//! \return
                            26705 ; 577  |//!
                            26706 ; 578  |///////////////////////////////////////////////////////////////////////
                            26707 ; 579  |void ML_ChkOnTheGo(uint24 Media_type, uint24 _X * temp_path, uint24 newID);
                            26708 ; 580  |
                            26709 ; 581  |///////////////////////////////////////////////////////////////////////
                            26710 ; 582  |//! \brief
                            26711 ; 583  |//!
                            26712 ; 584  |//! \fntype Function
                            26713 ; 585  |//!
                            26714 ; 586  |//! Set a flag for all the songs of Media_type to be keep or delete
                            26715 ; 587  |//! in the ML_UpdateOnTheGo().
                            26716 ; 588  |//!
                            26717 ; 589  |//! \param[in]  uint24 Media_type - Possible values: MEDIA_TYPE_FLASH(=0); MEDIA_TYPE_SD(=1)
                            26718 ; 590  |//! \param[in]  uint24 value - Possible values: TRUE (song will be keep in the list); INDEX_EOF (song will be deleted)
                            26719 ; 591  |//!
                            26720 ; 592  |//! \return
                            26721 ; 593  |//!
                            26722 ; 594  |///////////////////////////////////////////////////////////////////////
                            26723 ; 595  |void ML_ChOnTheGo(uint24 Media_type, uint24 value);
                            26724 ; 596  |
                            26725 ; 597  |///////////////////////////////////////////////////////////////////////
                            26726 ; 598  |//! \brief
                            26727 ; 599  |//!
                            26728 ; 600  |//! \fntype Function
                            26729 ; 601  |//!
                            26730 ; 602  |//! Before the list can be browse, call this function to finalize the list.
                            26731 ; 603  |//!
                            26732 ; 604  |//! \param[in]  none
                            26733 ; 605  |//!
                            26734 ; 606  |//! \return
                            26735 ; 607  |//!
                            26736 ; 608  |///////////////////////////////////////////////////////////////////////
                            26737 ; 609  |void ML_UpdateOnTheGo(void);
                            26738 ; 610  |
                            26739 ; 611  |///////////////////////////////////////////////////////////////////////
                            26740 ; 612  |//! \brief
                            26741 ; 613  |//!
                            26742 ; 614  |//! \fntype Function
                            26743 ; 615  |//!
                            26744 ; 616  |//! Called by UI, to initialize the parameters before insert any item.
                            26745 ; 617  |//! Call only once before inserting items. Call once for each media.
                            26746 ; 618  |//!
                            26747 ; 619  |//! \param[in]  none
                            26748 ; 620  |//!
                            26749 ; 621  |//! \return
                            26750 ; 622  |//!
                            26751 ; 623  |///////////////////////////////////////////////////////////////////////
                            26752 ; 624  |void ML_InitVoiceParameter(void);
                            26753 ; 625  |
                            26754 ; 626  |///////////////////////////////////////////////////////////////////////
                            26755 ; 627  |//! \brief
                            26756 ; 628  |//!
                            26757 ; 629  |//! \fntype Function
                            26758 ; 630  |//!
                            26759 ; 631  |//! \param[in]
                            26760 ; 632  |//!
                            26761 ; 633  |//! \return
                            26762 ; 634  |//!
                            26763 ; 635  |///////////////////////////////////////////////////////////////////////
                            26764 ; 636  |void ML_LoadVoiceParameter(uint24 Rec_type);
                            26765 ; 637  |
                            26766 ; 638  |///////////////////////////////////////////////////////////////////////
                            26767 ; 639  |//! \brief
                            26768 ; 640  |//!
                            26769 ; 641  |//! \fntype Function
                            26770 ; 642  |//!
                            26771 ; 643  |//! Called by UI, the ML_AddEntryToVoice is the voice library
                            26772 ; 644  |//! building algorithms for the flash-type memory by sorting the voice files by file names.
                            26773 ; 645  |//! Called once for each voice file, the information is recorded in music library.
                            26774 ; 646  |//!
                            26775 ; 647  |//! \param[in]  uint24 Rec_type - Possible values: REC_VOICE_TYPE(=0); REC_FMREC_TYPE(=1)
                            26776 ; 648  |//! \param[in]  RAM_SONG_INFO_T *song_info - struct to store the song information passed from UI, this struct will be placed in ghdr\musiclib_ghdr.h and included in UI files
                            26777 ; 649  |//! \param[in]  uint24 action - option = 0 // always set zero
                            26778 ; 650  |//!
                            26779 ; 651  |//! \return
                            26780 ; 652  |//!
                            26781 ; 653  |///////////////////////////////////////////////////////////////////////
                            26782 ; 654  |void ML_AddEntryToVoice(uint24 Rec_type, RAM_SONG_INFO_T *song_info, uint24 action);
                            26783 ; 655  |
                            26784 ; 656  |///////////////////////////////////////////////////////////////////////
                            26785 ; 657  |//! \brief
                            26786 ; 658  |//!
                            26787 ; 659  |//! \fntype Function
                            26788 ; 660  |//!
                            26789 ; 661  |//! Called by UI, flush sorted and associate list to flash when no
                            26790 ; 662  |//! more voice needed to be added for that media. This function finalizes the voice building
                            26791 ; 663  |//! of music library for that particular media.
                            26792 ; 664  |//!
                            26793 ; 665  |//! \param[in]  uint24 Rec_type - Possible values: REC_VOICE_TYPE(=0); REC_FMREC_TYPE(=1)
                            26794 ; 666  |//!
                            26795 ; 667  |//! \return
                            26796 ; 668  |//!
                            26797 ; 669  |//! \note   Bulid the library first (call ML_AddEntryToVoice) before calling this
                            26798 ; 670  |//!         function.
                            26799 ; 671  |///////////////////////////////////////////////////////////////////////
                            26800 ; 672  |void ML_FlushVoiceToFlash(uint24 Rec_type);
                            26801 ; 673  |
                            26802 ; 674  |///////////////////////////////////////////////////////////////////////
                            26803 ; 675  |//! \brief
                            26804 ; 676  |//!
                            26805 ; 677  |//! \fntype Function
                            26806 ; 678  |//!
                            26807 ; 679  |//! Called by UI, the merge the music library tables album,
                            26808 ; 680  |//! artist, genre, song and year.
                            26809 ; 681  |//!
                            26810 ; 682  |//! \param[in]  none
                            26811 ; 683  |//!
                            26812 ; 684  |//! \return
                            26813 ; 685  |//!
                            26814 ; 686  |///////////////////////////////////////////////////////////////////////
                            26815 ; 687  |void ML_MergeLibraryTables(void);
                            26816 ; 688  |
                            26817 ; 689  |///////////////////////////////////////////////////////////////////////
                            26818 ; 690  |//! \brief
                            26819 ; 691  |//!
                            26820 ; 692  |//! \fntype Function
                            26821 ; 693  |//!
                            26822 ; 694  |//! Called by UI, the merge the music library tables album,
                            26823 ; 695  |//! artist, genre, song and year.
                            26824 ; 696  |//!
                            26825 ; 697  |//! \param[in]  none
                            26826 ; 698  |//!
                            26827 ; 699  |//! \return
                            26828 ; 700  |//!
                            26829 ; 701  |///////////////////////////////////////////////////////////////////////
                            26830 ; 702  |INT _reentrant PathFormationPartial(_packed BYTE* dst, _packed BYTE* src, int iDepth);
                            26831 ; 703  |INT _reentrant PathFormation(_packed BYTE* dst, _packed BYTE* src, int iDepth);
                            26832 ; 704  |_reentrant void TrimUnicodeString(UCS3* pString);
                            26833 ; 705  |_reentrant void TrimPackedString(UCS3* pString);
                            26834 ; 706  |
                            26835 ; 707  |///////////////////////////////////////////////////////////////////////
                            26836 ; 708  |//! \brief
                            26837 ; 709  |//!
                            26838 ; 710  |//! \fntype Function
                            26839 ; 711  |//!
                            26840 ; 712  |//! \param[in]
                            26841 ; 713  |//!
                            26842 ; 714  |//! \return
                            26843 ; 715  |//!
                            26844 ; 716  |///////////////////////////////////////////////////////////////////////
                            26845 ; 717  |_reentrant void ML_FlushSortedListToFlash(uint24 u24MediaType);
                            26846 ; 718  |
                            26847 ; 719  |/*================================================================================================*/
                            26848 ; 720  |
                            26849 ; 721  |// Siukoon 2005-02-28
                            26850 ; 722  |#define MUSICLIB_STDRIVE_NUMBER     (0)
                            26851 ; 723  |#ifdef _SUPPORT_2000_SONGS_
                            26852 ; 724  |#define MUSICLIB_FILESIZE_IN_BYTE   (4194304L*2) // (SINGLE_DATABASE_SIZE*BYTE_PER_SECTOR)*2
                            26853 ; 725  |#else
                            26854 ; 726  |#define MUSICLIB_FILESIZE_IN_BYTE   (2097152L*2) // (SINGLE_DATABASE_SIZE*BYTE_PER_SECTOR)*2
                            26855 ; 727  |#endif  // _SUPPORT_2000_SONGS_
                            26856 ; 728  |#define MUSICLIB_FLASHPART_FILESIZE_IN_BYTE   (MUSICLIB_FILESIZE_IN_BYTE/2)
                            26857 ; 729  |#define WORD_PER_SECTOR             (171)
                            26858 ; 730  |#define BYTE_PER_SECTOR             (512)
                            26859 ; 731  |#define MUSICLIB_FILESIZE_IN_SECTOR (MUSICLIB_FILESIZE_IN_BYTE/BYTE_PER_SECTOR)
                            26860 ; 732  |#define MUSICLIB_FLASHPART_FILESIZE_IN_SECTOR (MUSICLIB_FLASHPART_FILESIZE_IN_BYTE/BYTE_PER_SECTOR)
                            26861 ; 733  |
                            26862 ; 734  |#define LB_BYTE_PER_SECTOR          (2048)
                            26863 ; 735  |#define LB_MUSICLIB_FILESIZE_IN_SECTOR (MUSICLIB_FILESIZE_IN_BYTE/LB_BYTE_PER_SECTOR)
                            26864 ; 736  |#define LB_MUSICLIB_FLASHPART_FILESIZE_IN_SECTOR (MUSICLIB_FLASHPART_FILESIZE_IN_BYTE/LB_BYTE_PER_SECTOR)
                            26865 ; 737  |
                            26866 ; 738  |#define MUSICLIB_FAT_ERROR_NOT_ENOUGH_MEDIA_SPACE       1
                            26867 ; 739  |#define MUSICLIB_FAT_ERROR_CREATE_FILE                  2
                            26868 ; 740  |#define MUSICLIB_FAT_ERROR_DELETE_FILE                  3
                            26869 ; 741  |#define MUSICLIB_FAT_ERROR_OPEN_FILE                    4
                            26870 ; 742  |
                            26871 ; 743  |/////////////////////
                            26872 ; 744  |
                            26873 ; 745  |#define LONG_SIZE_IN_BYTE                               (6)
                            26874 ; 746  |
                            26875 ; 747  |#ifdef _SUPPORT_2000_SONGS_
                            26876 ; 748  |#define SEC_TABLE_SIZE_IN_LONG                  (16384) // DATABASE_SIZE
                            26877 ; 749  |#else
                            26878 ; 750  |#define SEC_TABLE_SIZE_IN_LONG                  (8192)  // DATABASE_SIZE
                            26879 ; 751  |#endif // _SUPPORT_2000_SONGS_
                            26880 ; 752  |#define SEC_TABLE_SIZE_IN_BYTE                  (SEC_TABLE_SIZE_IN_LONG*LONG_SIZE_IN_BYTE)
                            26881 ; 753  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page 106

M:ADDR CODE           CYCLES LINE SOURCELINE
                            26882 ; 754  |#define SEC_TABLE_FLASHPART_SIZE_IN_LONG        (SEC_TABLE_SIZE_IN_LONG/2)
                            26883 ; 755  |#define SEC_TABLE_FLASHPART_SIZE_IN_BYTE        (SEC_TABLE_SIZE_IN_BYTE/2)
                            26884 ; 756  |
                            26885 ; 757  |#define NUM_OF_LONG_PER_512SEC          (85)    // 512/6=>85
                            26886 ; 758  |#ifdef _SUPPORT_2000_SONGS_
                            26887 ; 759  |#define NUM_OF_LEVEL2_SEC                               (194)   /* 97x2 */
                            26888 ; 760  |#define NUM_OF_LEVEL2_FLASHPART_SEC             (97)    /* 8192/85 */
                            26889 ; 761  |#else
                            26890 ; 762  |#define NUM_OF_LEVEL2_SEC                               (98)    /* 49x2 */
                            26891 ; 763  |#define NUM_OF_LEVEL2_FLASHPART_SEC             (49)    /* 4096/85 */
                            26892 ; 764  |#endif // _SUPPORT_2000_SONGS_
                            26893 ; 765  |#define LEVEL2_TABLE_SIZE                               (NUM_OF_LEVEL2_SEC*2)
                            26894 ; 766  |#define SEC_TABLE_FLASH_START_SEC               (0x00)
                            26895 ; 767  |#define SEC_TABLE_SD_START_SEC                  (NUM_OF_LEVEL2_FLASHPART_SEC)
                            26896 ; 768  |
                            26897 ; 769  |#define SEC_TABLE_FILESIZE_IN_BYTE              (BYTE_PER_SECTOR*NUM_OF_LEVEL2_SEC)
                            26898 ; 770  |#ifdef _SUPPORT_2000_SONGS_
                            26899 ; 771  |#define BYTE_FILL_INTERDB_GAP                   (320)   // 512-((8192-(85*96))*6)
                            26900 ; 772  |#else
                            26901 ; 773  |#define BYTE_FILL_INTERDB_GAP                   (((NUM_OF_LEVEL2_FLASHPART_SEC*NUM_OF_LONG_PER_512SEC)-SEC_TABLE_FLASHPART_SIZE_IN_LONG)*LONG_SIZE_IN_BYTE+2)
                            26902 ; 774  |#endif  // _SUPPORT_2000_SONGS_
                            26903 ; 775  |
                            26904 ; 776  |#define LB_SEC_TABLE_SIZE_IN_LONG                       (LB_MUSICLIB_FILESIZE_IN_SECTOR)
                            26905 ; 777  |#define LB_SEC_TABLE_SIZE_IN_BYTE                       (LB_SEC_TABLE_SIZE_IN_LONG*LONG_SIZE_IN_BYTE)
                            26906 ; 778  |
                            26907 ; 779  |#define LB_SEC_TABLE_FLASHPART_SIZE_IN_LONG     (LB_SEC_TABLE_SIZE_IN_LONG/2)
                            26908 ; 780  |#define LB_SEC_TABLE_FLASHPART_SIZE_IN_BYTE     (LB_SEC_TABLE_SIZE_IN_BYTE/2)
                            26909 ; 781  |
                            26910 ; 782  |#define NUM_OF_LONG_PER_2048SEC                     (341)   // 2048/6=>341
                            26911 ; 783  |#ifdef _SUPPORT_2000_SONGS_
                            26912 ; 784  |#define NUM_OF_LEVEL2_2048SEC                           (49)    // 16384/341=>49
                            26913 ; 785  |#define NUM_OF_LEVEL2_FLASHPART_2048SEC         (25)    /* 8192/341=>25 */
                            26914 ; 786  |#else
                            26915 ; 787  |#define NUM_OF_LEVEL2_2048SEC                           (25)    // 8192/341=>25
                            26916 ; 788  |#define NUM_OF_LEVEL2_FLASHPART_2048SEC         (13)    /* 4096/341=>13 */
                            26917 ; 789  |#endif // _SUPPORT_2000_SONGS_
                            26918 ; 790  |
                            26919 ; 791  |#ifdef _SUPPORT_2000_SONGS_
                            26920 ; 792  |#define BYTE_FILL_INTERDB_GAP_2048                      (2000)  // 2048-((8192-(341*24))*6)
                            26921 ; 793  |#define BYTE_FILL_INTERDB_2ND_GAP_2048      (2532)  // 99328-96796
                            26922 ; 794  |#else
                            26923 ; 795  |#define BYTE_FILL_INTERDB_GAP_2048                      (((341-4)*6)+2) //2024
                            26924 ; 796  |#define BYTE_FILL_INTERDB_2ND_GAP_2048      (2556)  // 50176-47620
                            26925 ; 797  |#endif // _SUPPORT_2000_SONGS_
                            26926 ; 798  |
                            26927 ; 799  |#ifdef __cplusplus
                            26928 ; 800  |}
                            26929 ; 801  |#endif
                            26930 ; 802  |
                            26931 ; 803  |#endif  /* MUSICLIB_GHDR_H */
                            26932 
                            26934 
                            26935 ; 5    |#ifdef _FOLDER_BROWSE_
                            26936 ; 6    |#define BROWSE_MAX_LEVEL    8
                            26937 ; 7    |#else
                            26938 ; 8    |#define BROWSE_MAX_LEVEL    3
                            26939 ; 9    |#endif  // _FOLDER_BROWSE_
                            26940 ; 10   |
                            26941 ; 11   |typedef struct _disp_year_list_arg
                            26942 ; 12   |{
                            26943 ; 13   |    int                 iHighLightedItem;
                            26944 ; 14   |    FLASH_GROUP_NAME_T* browse_item_name;
                            26945 ; 15   |    int                 num_of_item;
                            26946 ; 16   |    int                 window_offset;
                            26947 ; 17   |    BOOL                bHavePlayAll;
                            26948 ; 18   |} DISP_YEAR_LIST_ARG_T;
                            26949 ; 19   |
                            26950 ; 20   |typedef struct _browsemenu_init_arg
                            26951 ; 21   |{
                            26952 ; 22   |    INT     browse_type;
                            26953 ; 23   |    INT     browse_lv;
                            26954 ; 24   |    INT*    pbrowse_max_lv;
                            26955 ; 25   |    INT*    num_of_item;
                            26956 ; 26   |    BOOL*   bHaveNext;
                            26957 ; 27   |} BROWSEMENU_INIT_ARG_T;
                            26958 ; 28   |
                            26959 ; 29   |extern BOOL g_bDeleteBrowse;
                            26960 ; 30   |extern BOOL bPlayVoice;
                            26961 ; 31   |extern BOOL bFavoritesUpdate;
                            26962 ; 32   |
                            26963 ; 33   |
                            26964 ; 34   |#endif  /* BROWSEMENU_H */
                            26965 
                            26967 
                            26968 ; 32   |#else
                            26969 ; 33   |#ifdef   USE_PLAYLIST5
                            26970 ; 34   |#include  "playlist5.h"
                            26971 ; 35   |#endif
                            26972 ; 36   |#endif
                            26973 ; 37   |#endif
                            26974 ; 38   |#endif
                            26975 ; 39   |
                            26976 ; 40   |#ifndef CLCD
                            26977 ; 41   |#include "displaydrv.h"
                            26978 
                            26980 
                            26981 ; 1    |///////////////////////////////////////////////////////////////////////////////
                            26982 ; 2    |///
                            26983 ; 3    |/// Filename: displaydrv.h
                            26984 ; 4    |/// Description: Prototypes for the display driver files.
                            26985 ; 5    |///
                            26986 ; 6    |///
                            26987 ; 7    |/// Copyright (c) SigmaTel, Inc. Unpublished
                            26988 ; 8    |///
                            26989 ; 9    |/// SigmaTel, Inc.
                            26990 ; 10   |/// Proprietary  Confidential
                            26991 ; 11   |///
                            26992 ; 12   |/// This source code and the algorithms implemented therein constitute
                            26993 ; 13   |/// confidential information and may comprise trade secrets of SigmaTel, Inc.
                            26994 ; 14   |/// or its associates, and any use thereof is subject to the terms and
                            26995 ; 15   |/// conditions of the Confidential Disclosure Agreement pursuant to which this
                            26996 ; 16   |/// source code was originally received.
                            26997 ; 17   |///
                            26998 ; 18   |///////////////////////////////////////////////////////////////////////////////
                            26999 ; 19   |#ifndef __DISPLAY_H
                            27000 ; 20   |#define __DISPLAY_H
                            27001 ; 21   |
                            27002 ; 22   |#include "project.h"
                            27003 
                            27005 
                            27006 ; 1    |/////////////////////////////////////////////////////////////////////////////////
                            27007 ; 2    |//  Copyright(C) SigmaTel, Inc. 2000-2004
                            27008 ; 3    |//  Filename: project.inc
                            27009 ; 4    |//  Description: 
                            27010 ; 5    |/////////////////////////////////////////////////////////////////////////////////
                            27011 ; 6    |
                            27012 ; 7    |#if (!defined(_PROJECT_INC))
                            27013 ; 8    |#define _PROJECT_INC 1
                            27014 ; 9    |
                            27015 ; 10   |#if defined(STMP_BUILD_PLAYER)
                            27016 ; 11   |#include "hwequ.h"
                            27017 ; 12   |#else 
                            27018 ; 13   |//include "regscodec.inc"
                            27019 ; 14   |#endif
                            27020 ; 15   |
                            27021 ; 16   |//////////////////////////////////////////////////////////////////////////////////
                            27022 ; 17   |// Uncomment next define to allow player boot if you have stfm1000 macro enabled (defaults ON) & 
                            27023 ; 18   |// your board crystal is not able to output nominal voltage range. Used in player main.asm. STMP00012148
                            27024 ; 19   |// Defining this will result in lower battery life (price of using a lower quality crystal). 
                            27025 ; 20   |// Those that want to save battery life and have good crystals that meet our HW team's specs can 
                            27026 ; 21   |// comment out this line to reduce crystal bias current and so battery current in player mode.  
                            27027 ; 22   |#define SUPPORT_MARGINAL_XTALS 1
                            27028 ; 23   |
                            27029 ; 24   |/////////////////////////////////////////////////////////////////////////////////
                            27030 ; 25   |// BOOT SPEED CONFIG & ASSOCIATED BATTERY VOLTAGE CHECK ENABLE
                            27031 ; 26   |/////////////////////////////////////////////////////////////////////////////////
                            27032 ; 27   |// Users can enable one of ATTEMPT_FAST_BOOT or FASTEST boot or neither project define below by defining
                            27033 ; 28   |// values as 0 or 1, else it defaults to the boot speed used in previous SDKs.
                            27034 ; 29   |#define ATTEMPT_FAST_BOOT 1
                            27035 ; 30   |#define ATTEMPT_FASTEST_BOOT 0   
                            27036 ; 31   |// Changing this define to 0 removes Vbat threshholding & unconditionally gives fast boot config above- 
                            27037 ; 32   |// disabling this check is suggested for profiling if you want to try to tweak down threshholds by maybe 50mV.
                            27038 ; 33   |// Also the tests should clear the fast boot config defines to link & boot at normal speed.
                            27039 ; 34   |#define SPEED_BOOT_BATTERY_CHECK 1
                            27040 ; 35   |
                            27041 ; 36   |/////////////////////////////////////////////////////////////////////////////////
                            27042 ; 37   |// MEDIA DEFINITIONS
                            27043 ; 38   |/////////////////////////////////////////////////////////////////////////////////
                            27044 ; 39   |
                            27045 ; 40   |/////////////////////////////////////////////////////////////////////////////////
                            27046 ; 41   |// MNAND - Number of chips forming the internal physical device (i.e. # of NANDs)
                            27047 ; 42   |#if defined(NAND1)
                            27048 ; 43   |#define SM_INTERNAL_CHIPS 1
                            27049 ; 44   |#else 
                            27050 ; 45   |#if defined(NAND2)
                            27051 ; 46   |#define SM_INTERNAL_CHIPS 2
                            27052 ; 47   |#else 
                            27053 ; 48   |#if defined(NAND3)
                            27054 ; 49   |#define SM_INTERNAL_CHIPS 3
                            27055 ; 50   |#else 
                            27056 ; 51   |#if defined(NAND4)
                            27057 ; 52   |#define SM_INTERNAL_CHIPS 4
                            27058 ; 53   |#else 
                            27059 ; 54   |#define SM_INTERNAL_CHIPS 1
                            27060 ; 55   |#endif
                            27061 ; 56   |#endif
                            27062 ; 57   |#endif
                            27063 ; 58   |#endif
                            27064 ; 59   |
                            27065 ; 60   |/////////////////////////////////////////////////////////////////////////////////
                            27066 ; 61   |// If SMARTMEDIA_DETECT_ACTIVE_HIGH is defined:
                            27067 ; 62   |//   SmartMedia will be detected as inserted if the GPIO pin reads 1 and removed if it reads 0.  
                            27068 ; 63   |// If SMARTMEDIA_DETECT_ACTIVE_HIGH is not defined ** comment out next line **
                            27069 ; 64   |//   SmartMedia will be detected as inserted if the GPIO pin reads 0 and removed if it reads 1.
                            27070 ; 65   |//*** comment out if active high ****
                            27071 ; 66   |//SMARTMEDIA_DETECT_ACTIVE_HIGH  equ     1
                            27072 ; 67   |
                            27073 ; 68   |#if defined(SMEDIA)
                            27074 ; 69   |#define NUM_REMOVABLE_MEDIA 1
                            27075 ; 70   |#define NUM_SM_EXTERNAL 1
                            27076 ; 71   |#define MMC_MAX_PHYSICAL_DEVICES 0
                            27077 ; 72   |#define SM_MAX_LOGICAL_DEVICES 2
                            27078 ; 73   |#else 
                            27079 ; 74   |#if defined(MMC)
                            27080 ; 75   |#define NUM_REMOVABLE_MEDIA 1
                            27081 ; 76   |#define NUM_SM_EXTERNAL 0
                            27082 ; 77   |#define MMC_MAX_PHYSICAL_DEVICES 1
                            27083 ; 78   |#define SM_MAX_LOGICAL_DEVICES 1
                            27084 ; 79   |#else 
                            27085 ; 80   |#define NUM_REMOVABLE_MEDIA 0
                            27086 ; 81   |#define NUM_SM_EXTERNAL 0
                            27087 ; 82   |#define MMC_MAX_PHYSICAL_DEVICES 0
                            27088 ; 83   |#define SM_MAX_LOGICAL_DEVICES 1
                            27089 ; 84   |#endif
                            27090 ; 85   |#endif
                            27091 ; 86   |
                            27092 ; 87   |/////////////////////////////////////////////////////////////////////////////////
                            27093 ; 88   |// Mass Storage Class definitions
                            27094 ; 89   |/////////////////////////////////////////////////////////////////////////////////
                            27095 ; 90   |// Set to 0 if Composite Device build is desired.    
                            27096 ; 91   |#define MULTI_LUN_BUILD 1   
                            27097 ; 92   |
                            27098 ; 93   |////////////////////////////////////////////////////////////////////////////////
                            27099 ; 94   |//  SCSI
                            27100 ; 95   |#if (MULTI_LUN_BUILD==0)
                            27101 ; 96   |  #if (NUM_REMOVABLE_MEDIA == 1)
                            27102 ; 97   |    #define SCSI_NUM_TARGETS                        2
                            27103 ; 98   |    #define SCSI_DEVICE_NUM_LUNS_DEV_0              1
                            27104 ; 99   |    #define SCSI_DEVICE_NUM_LUNS_DEV_1              1
                            27105 ; 100  |  #else
                            27106 ; 101  |    #define SCSI_NUM_TARGETS                        1
                            27107 ; 102  |    #define SCSI_DEVICE_NUM_LUNS_DEV_0              1
                            27108 ; 103  |  #endif
                            27109 ; 104  |#else
                            27110 ; 105  |    #define SCSI_NUM_TARGETS                        1
                            27111 ; 106  |  #if (NUM_REMOVABLE_MEDIA == 1)
                            27112 ; 107  |    #define SCSI_DEVICE_NUM_LUNS_DEV_0              2
                            27113 ; 108  |  #else
                            27114 ; 109  |    #define SCSI_DEVICE_NUM_LUNS_DEV_0              1  
                            27115 ; 110  |  #endif
                            27116 ; 111  |#endif
                            27117 ; 112  |
                            27118 ; 113  |
                            27119 ; 114  |#define USBMSC_NUM_DEVICES                      SCSI_NUM_TARGETS
                            27120 ; 115  |
                            27121 ; 116  |
                            27122 ; 117  |////////////////////////////////////////////////////////////////////////////////
                            27123 ; 118  |// Define number of logical medias and drives for three builds (MTP, USBMSC, and Player)
                            27124 ; 119  |////////////////////////////////////////////////////////////////////////////////
                            27125 ; 120  |#ifdef MMC
                            27126 ; 121  |#ifdef MTP_BUILD
                            27127 ; 122  |// --------------------
                            27128 ; 123  |// MTP and MMC
                            27129 ; 124  |// --------------------
                            27130 ; 125  |#define NUM_LOGICAL_MEDIA       2
                            27131 ; 126  |#define NUM_LOGICAL_DRIVES      8
                            27132 ; 127  |#else  // ifndef MTP_BUILD
                            27133 ; 128  |#ifdef STMP_BUILD_PLAYER
                            27134 ; 129  |// --------------------
                            27135 ; 130  |// Player and MMC
                            27136 ; 131  |// --------------------
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page 107

M:ADDR CODE           CYCLES LINE SOURCELINE
                            27137 ; 132  |#else
                            27138 ; 133  |// --------------------
                            27139 ; 134  |// USBMSC and MMC
                            27140 ; 135  |// --------------------
                            27141 ; 136  |#define NUM_LOGICAL_MEDIA       3
                            27142 ; 137  |#define NUM_LOGICAL_DRIVES      8
                            27143 ; 138  |#endif // ifdef STMP_BUILD_PLAYER
                            27144 ; 139  |#endif // ifdef MTP_BUILD
                            27145 ; 140  |#else  // ifndef MMC
                            27146 ; 141  |#ifdef MTP_BUILD
                            27147 ; 142  |// --------------------
                            27148 ; 143  |// MTP and NAND only
                            27149 ; 144  |// --------------------
                            27150 ; 145  |#define NUM_LOGICAL_MEDIA       1
                            27151 ; 146  |#define NUM_LOGICAL_DRIVES      7
                            27152 ; 147  |#else  // ifndef MTP_BUILD
                            27153 ; 148  |#ifdef STMP_BUILD_PLAYER
                            27154 ; 149  |// --------------------
                            27155 ; 150  |// Player and NAND only
                            27156 ; 151  |// --------------------
                            27157 ; 152  |#else
                            27158 ; 153  |// --------------------
                            27159 ; 154  |// USBMSC and NAND only
                            27160 ; 155  |// --------------------
                            27161 ; 156  |#define NUM_LOGICAL_MEDIA       2
                            27162 ; 157  |#define NUM_LOGICAL_DRIVES      7
                            27163 ; 158  |#endif // ifdef STMP_BUILD_PLAYER
                            27164 ; 159  |#endif // ifdef MTP_BUILD
                            27165 ; 160  |#endif // ifdef MMC 
                            27166 ; 161  |
                            27167 ; 162  |// If we are in an MTP build then we don't use as many transfers buffers.
                            27168 ; 163  |#if (defined(MTP_BUILD))
                            27169 ; 164  |#define MAX_USB_TRANSFERS_QUEUED 16
                            27170 ; 165  |
                            27171 ; 166  |////!
                            27172 ; 167  |////! This varible holds the watchdog count for the store flush.
                            27173 ; 168  |////!
                            27174 ; 169  |///
                            27175 ; 170  |#include <types.h>
                            27176 ; 171  |extern volatile INT g_StoreWatchDogCount;
                            27177 ; 172  |extern const INT g_StoreWatchDogTimeout;
                            27178 ; 173  |#endif
                            27179 ; 174  |
                            27180 ; 175  |////////////////////////////////////////////////////////////////////////////////
                            27181 ; 176  |// These are needed here for Mass Storage Class
                            27182 ; 177  |// Needs to be cleaned up
                            27183 ; 178  |////////////////////////////////////////////////////////////////////////////////
                            27184 ; 179  |#if (!defined(STMP_BUILD_PLAYER))
                            27185 ; 180  |#define SCRATCH_USER_Y_SIZE 512
                            27186 ; 181  |#define SCRATCH_USER_X_SIZE 512
                            27187 ; 182  |
                            27188 ; 183  |#define BROWNOUT_LEVEL1_DETECTED                0x000001
                            27189 ; 184  |
                            27190 ; 185  |#endif
                            27191 ; 186  |
                            27192 ; 187  |
                            27193 ; 188  |/////////////////////////////////////////////////////////////////////////////////
                            27194 ; 189  |// SmartMedia/NAND defs
                            27195 ; 190  |#define SM_MAX_PHYSICAL_DEVICES SM_INTERNAL_CHIPS+NUM_SM_EXTERNAL
                            27196 ; 191  |#define SM_REMOVABLE_DEVICE_NUM SM_INTERNAL_CHIPS
                            27197 ; 192  |
                            27198 ; 193  |/////////////////////////////////////////////////////////////////////////////////
                            27199 ; 194  |// Sysloadresources defs
                            27200 ; 195  |#define SM_MAX_RESOURCE_DEVICES SM_INTERNAL_CHIPS+NUM_SM_EXTERNAL
                            27201 ; 196  |
                            27202 ; 197  |/////////////////////////////////////////////////////////////////////////////////
                            27203 ; 198  |// MMC defs
                            27204 ; 199  |#define MMC_MAX_PARTITIONS 1
                            27205 ; 200  |#define MMC_MAX_LOGICAL_DEVICES MMC_MAX_PHYSICAL_DEVICES*MMC_MAX_PARTITIONS
                            27206 ; 201  |
                            27207 ; 202  |/////////////////////////////////////////////////////////////////////////////////
                            27208 ; 203  |// SPI defs
                            27209 ; 204  |#define SPI_MAX_DEVICES MMC_MAX_PHYSICAL_DEVICES
                            27210 ; 205  |
                            27211 ; 206  |/////////////////////////////////////////////////////////////////////////////////
                            27212 ; 207  |// Global media defs
                            27213 ; 208  |#define MAX_PHYSICAL_DEVICES SM_MAX_PHYSICAL_DEVICES+MMC_MAX_PHYSICAL_DEVICES
                            27214 ; 209  |#define MAX_LOGICAL_DEVICES SM_MAX_LOGICAL_DEVICES+MMC_MAX_LOGICAL_DEVICES
                            27215 ; 210  |
                            27216 ; 211  |/////////////////////////////////////////////////////////////////////////////////
                            27217 ; 212  |// DO NOT CHANGE THESE!!!
                            27218 ; 213  |#define SM_MAX_PARTITIONS 4
                            27219 ; 214  |#define MAX_HANDLES 2
                            27220 ; 215  |/////////////////////////////////////////////////////////////////////////////////
                            27221 ; 216  |
                            27222 ; 217  |
                            27223 ; 218  |/////////////////////////////////////////////////////////////////////////////////
                            27224 ; 219  |// Battery LRADC Values 
                            27225 ; 220  |/////////////////////////////////////////////////////////////////////////////////
                            27226 ; 221  |// brownout trip point in mV (moved by RS)
                            27227 ; 222  |// BATT_SAFETY_MARGIN:  percentage value used by:
                            27228 ; 223  |//   * SysSaveSettings to determine if enough power is left to attempt a settings save. 
                            27229 ; 224  |//   * Recorder to conditionally prevent the start or continuation of 
                            27230 ; 225  |//     audio recording to media.
                            27231 ; 226  |#define BATT_SAFETY_MARGIN 10
                            27232 ; 227  |
                            27233 ; 228  |//; player resource drive refresh allowed only when battery usable % is above this value. 
                            27234 ; 229  |//; 50% of usable range [0.9V to 1.5V] is around 1.2V This is the safe target alkaline voltage to do a refresh.
                            27235 ; 230  |//; LIION will also require 50% which will work but that could be changed in the future. 
                            27236 ; 231  |//RESOURCE_REFRESH_MIN_BATT_PCT equ 50
                            27237 ; 232  |
                            27238 ; 233  |// stmp00005071 adds these for mp3 encode stability at low battery per battery type & mmc presence.
                            27239 ; 234  |
                            27240 ; 235  |//// Vbat threshholds empirically tuned by profiling max bat current for 3 HW cases: 
                            27241 ; 236  |//// 1 GigaByte MMC, NAND flash only, & LiIon Buck mode. See voicemenu pre-encode Vbat check.
                            27242 ; 237  |#if (!defined(CLCD))
                            27243 ; 238  |#define MP3_ENC_MMC_MIN_V_BAT_MV 1100
                            27244 ; 239  |#define MP3_ENC_NANDONLY_MIN_V_BAT_MV 1000
                            27245 ; 240  |#else 
                            27246 ; 241  |#define MP3_ENC_MMC_MIN_V_BAT_MV 1250
                            27247 ; 242  |#define MP3_ENC_NANDONLY_MIN_V_BAT_MV 1150
                            27248 ; 243  |#endif
                            27249 ; 244  |#define MP3_ENC_BUCKMODE_MIN_V_BAT_MV 3300
                            27250 ; 245  |
                            27251 ; 246  |// These Vbat use-range-percentages are derived to correspond with target battery 
                            27252 ; 247  |// voltages of 1.10V for MMC, 1.0V for nand only (alkaline or nimh), and 3.3V for any LiIon.
                            27253 ; 248  |// See mp3 encoder overlay.
                            27254 ; 249  |#define MP3_ENC_MMC_MIN_V_BAT_RANGE_PCT 33
                            27255 ; 250  |#define MP3_ENC_NANDONLY_MIN_V_BAT_RANGE_PCT 17
                            27256 ; 251  |#define MP3_ENC_BUCKMODE_MIN_V_BAT_RANGE_PCT 25
                            27257 ; 252  |
                            27258 ; 253  |/////////////////////////////////////////////////////////////////////////////////
                            27259 ; 254  |// Voice recording filenames
                            27260 ; 255  |// number of digits in filename Vxxx.wav
                            27261 ; 256  |/////////////////////////////////////////////////////////////////////////////////
                            27262 ; 257  |#define DIGITS_IN_VOICE_FILENAME 3   
                            27263 ; 258  |
                            27264 ; 259  |/////////////////////////////////////////////////////////////////////////////////
                            27265 ; 260  |// Mic Bias: Set this enable to 1 to internally generate mic bias voltage. 
                            27266 ; 261  |// Also below, must configure internal resistor value and pin to use for DC bias. 
                            27267 ; 262  |// Can set to 0 to disable internally generated mic bias voltage at pin lradc1/2.
                            27268 ; 263  |#if defined(DEVICE_3500)
                            27269 ; 264  |#define ENABLE_INTERNALLY_GENERATED_MICBIAS 1 
                            27270 ; 265  |// MIC BIAS circuit source selection: use Low Resolution ADC pin 2 or 1 to bias mic. 
                            27271 ; 266  |// Per your layout: select LRADC 2 or 1 below 
                            27272 ; 267  |//   (pin LRADC 2 for 35xx cpu card revB, LRADC 1 for 35xx cpu card revC, ref schematics, & demo player)
                            27273 ; 268  |#define LRADC_NUM_FOR_MIC_BIAS 1 
                            27274 ; 269  |// Sets internal mic bias R to value 2, 4, or 8 (in kOhms).
                            27275 ; 270  |#define MICBIAS_CONFIGURED_RESISTOR_KOHMS 8
                            27276 ; 271  |
                            27277 ; 272  |// Allows mic bias to settle before sampling. This delay currently unused. For rec btn when bias not yet ready.
                            27278 ; 273  |#define REC_BTN_INTERNAL_MIC_BIAS_SETTLING_DELAY_MS 400 
                            27279 ; 274  |// Option always keeps bias enabled after mainmenu init. This allows for start pop prevention if you use rec button from outside voice menu.
                            27280 ; 275  |// This selection costs 1 mWatt but gains the desired low record button to sampling latency in the record-from-music-menu use-case.
                            27281 ; 276  |#define KEEP_MIC_BIAS_ENABLED 0
                            27282 ; 277  |
                            27283 ; 278  |#else 
                            27284 ; 279  |// STMP3410
                            27285 ; 280  |#define ENABLE_INTERNALLY_GENERATED_MICBIAS 0
                            27286 ; 281  |#define LRADC_NUM_FOR_MIC_BIAS 1 
                            27287 ; 282  |#define MICBIAS_CONFIGURED_RESISTOR_KOHMS 2
                            27288 ; 283  |#endif
                            27289 ; 284  |
                            27290 ; 285  |/////////////////////////////////////////////////////////////////////////////////
                            27291 ; 286  |// Number of available soft timers
                            27292 ; 287  |/////////////////////////////////////////////////////////////////////////////////
                            27293 ; 288  |#if defined(SYNC_LYRICS)
                            27294 ; 289  |#define SOFT_TIMERS 10
                            27295 ; 290  |#else 
                            27296 ; 291  |#if defined(JPEG_DECODER)
                            27297 ; 292  |#define SOFT_TIMERS 10
                            27298 ; 293  |#else 
                            27299 ; 294  |#define SOFT_TIMERS 9
                            27300 ; 295  |#endif
                            27301 ; 296  |#endif
                            27302 ; 297  |
                            27303 ; 298  |/////////////////////////////////////////////////////////////////////////////////
                            27304 ; 299  |//  sizes
                            27305 ; 300  |/////////////////////////////////////////////////////////////////////////////////
                            27306 ; 301  |#if defined(MMC)
                            27307 ; 302  |#if defined(USE_PLAYLIST5)
                            27308 ; 303  |#define MENU_STACK_SIZE 1500
                            27309 ; 304  |#else 
                            27310 ; 305  |#define MENU_STACK_SIZE 1250
                            27311 ; 306  |#endif //if @def('USE_PLAYLIST5')
                            27312 ; 307  |#else 
                            27313 ; 308  |#if defined(USE_PLAYLIST5)
                            27314 ; 309  |#define MENU_STACK_SIZE 1500
                            27315 ; 310  |#else 
                            27316 ; 311  |#define MENU_STACK_SIZE 1250
                            27317 ; 312  |#endif //if @def('USE_PLAYLIST5')
                            27318 ; 313  |#endif //if @def('MMC')
                            27319 ; 314  |
                            27320 ; 315  |// NOTE: SDK2.6 USED 550 FOR NEXT LINE, BUT SDK3.0BETA USED 750. Should it be ifdef MTP 750 else 550 for other builds? TOVERIFY. MYALLOC
                            27321 ; 316  |// 
                            27322 ; 317  |#define STACK_L1_SIZE 750
                            27323 ; 318  |#define STACK_L2_SIZE 100
                            27324 ; 319  |#define STACK_L3_SIZE 160
                            27325 ; 320  |
                            27326 ; 321  |// If we are in MTP mode the overlay task stack can shrink.
                            27327 ; 322  |// TODO shrink this stack for MTP, I will leave it at 500 until we verify that it 
                            27328 ; 323  |// is ok with switching code.
                            27329 ; 324  |#if defined(MTP_BUILD)
                            27330 ; 325  |#define OVERLAY_MANAGER_STACK_SIZE 300
                            27331 ; 326  |#endif
                            27332 ; 327  |
                            27333 ; 328  |/////////////////////////////////////////////////////////////////////////////////
                            27334 ; 329  |// maximum number of nested funclets 
                            27335 ; 330  |/////////////////////////////////////////////////////////////////////////////////
                            27336 ; 331  |#define MAX_NESTED_FUNCLET 6 
                            27337 ; 332  |
                            27338 ; 333  |/////////////////////////////////////////////////////////////////////////////////
                            27339 ; 334  |//    LCD DEFINITIONS
                            27340 ; 335  |/////////////////////////////////////////////////////////////////////////////////
                            27341 ; 336  |
                            27342 ; 337  |#define SPACE_CHAR 0x000020          
                            27343 ; 338  |#define ZERO_CHAR 0x000030
                            27344 ; 339  |#define COLON_CHAR 0x00003A
                            27345 ; 340  |#define PERIOD_CHAR 0x00002E
                            27346 ; 341  |
                            27347 ; 342  |#if (defined(S6B33B0A_LCD))
                            27348 ; 343  |#define LCD_X_SIZE 128
                            27349 ; 344  |#define LCD_Y_SIZE 159
                            27350 ; 345  |#endif
                            27351 ; 346  |
                            27352 ; 347  |#if (defined(SED15XX_LCD))
                            27353 ; 348  |#define LCD_X_SIZE 128
                            27354 ; 349  |#define LCD_Y_SIZE 64
                            27355 ; 350  |#endif
                            27356 ; 351  |
                            27357 ; 352  |
                            27358 ; 353  |//////////////////////////////////////////////////////////////////////////////////
                            27359 ; 354  |//   Details on Customizing Contrast
                            27360 ; 355  |/////////////////////////////////////////////////////////////////////////////////
                            27361 ; 356  |//   Max supported LCD range is 0 - 3F; however due to hardware/voltage differences
                            27362 ; 357  |//   the range of visibility is usually smaller than this.  It is important to 
                            27363 ; 358  |//   calibrate the visible range, because the contrast setting is saved.
                            27364 ; 359  |//   If the user shuts off the player while lcd is not visible, the player is useless
                            27365 ; 360  |//   unless the ezact sequence is remembered.
                            27366 ; 361  |//   To find out what range your player supports: 
                            27367 ; 362  |//   change these equs to full range or comment out (full range is default)
                            27368 ; 363  |//;;;;;;
                            27369 ; 364  |// uncomment the line below to build code that will provide raw contrast value
                            27370 ; 365  |// recommended calibration using player -- uncomment 
                            27371 ; 366  |//;;;;;;
                            27372 ; 367  |//CONTRAST_CALIBRATION    equ  1
                            27373 ; 368  |////////////////////////////
                            27374 ; 369  |#if (defined(DEMO_HW))
                            27375 ; 370  |// this is the setting for ET301 demos; Next 2 line have not been updated for new Shingyi LCD (June6'05)
                            27376 ; 371  |#define LCD_MAX_CONTRAST 0x32 
                            27377 ; 372  |#define LCD_MIN_CONTRAST 0x1E
                            27378 ; 373  |#else 
                            27379 ; 374  |
                            27380 ; 375  |#if (defined(S6B33B0A_LCD))
                            27381 ; 376  |#define LCD_MAX_CONTRAST 210
                            27382 ; 377  |#define LCD_MIN_CONTRAST 160    
                            27383 ; 378  |#endif
                            27384 ; 379  |
                            27385 ; 380  |#if (defined(SED15XX_LCD))
                            27386 ; 381  |// Next 3 line comment was for OLD shingyi LCD: (default LCD before sdk2.6)
                            27387 ; 382  |// Engineering board regs support range [17-37].
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page 108

M:ADDR CODE           CYCLES LINE SOURCELINE
                            27388 ; 383  |//   Engineering board DC/DC support range [24-46]. 
                            27389 ; 384  |//   One default contrast range [24-42] works for both.
                            27390 ; 385  |// The 3 sets of contrast ranges below are updated for SDK2.6 to support either 
                            27391 ; 386  |// new or old ShingYih LCDs. "File" refers to \resource\shingyih\system_lcd_init_seq.src
                            27392 ; 387  |// 3/10/05 - Use one of the 2 next contrast ranges depending on which
                            27393 ; 388  |// ShingYih LCD you have.  See \resources\shingyi\readme.txt 
                            27394 ; 389  |// Optimal for NEW LCD with NEW file (SDK2.6 default)  
                            27395 ; 390  |// G098064-41 LCD module (present on engr board revH LCD card)
                            27396 ; 391  |
                            27397 ; 392  |#if (defined(NEWSHINGYIH))
                            27398 ; 393  |#define LCD_MAX_CONTRAST 250
                            27399 ; 394  |#define LCD_MIN_CONTRAST 0
                            27400 ; 395  |#else 
                            27401 ; 396  |//-----
                            27402 ; 397  |// Near optimal for OLD LCD with NEW file. 
                            27403 ; 398  |// NOT optimal for the new lcd but pretty good. So u may use this if u want 1 build for both LCDs.
                            27404 ; 399  |#define LCD_MAX_CONTRAST 250
                            27405 ; 400  |#define LCD_MIN_CONTRAST 0
                            27406 ; 401  |
                            27407 ; 402  |//=====
                            27408 ; 403  |// Optimal for OLD ShingYih LCD with OLD file (as sdk2.521)
                            27409 ; 404  |// Suggest going with default new init file & values above for your LCD instead of this historic ver.
                            27410 ; 405  |//LCD_MAX_CONTRAST equ 42
                            27411 ; 406  |//LCD_MIN_CONTRAST equ 24 
                            27412 ; 407  |
                            27413 ; 408  |#endif
                            27414 ; 409  |#endif
                            27415 ; 410  |
                            27416 ; 411  |#endif
                            27417 ; 412  |
                            27418 ; 413  |//////////////////////////////////////////////////////////////////////////////////
                            27419 ; 414  |// The default value of the lcd contrast in % of range
                            27420 ; 415  |//   the default value is used when no settings.dat is available
                            27421 ; 416  |//////////////////////////////////////////////////////////////////////////////////
                            27422 ; 417  |
                            27423 ; 418  |#if (defined(S6B33B0A_LCD))
                            27424 ; 419  |// 60% of range is default value
                            27425 ; 420  |#define DEFAULT_CONTRAST 50 
                            27426 ; 421  |#endif
                            27427 ; 422  |
                            27428 ; 423  |#if (defined(SED15XX_LCD))
                            27429 ; 424  |// % of range is default value (was 60%)
                            27430 ; 425  |#define DEFAULT_CONTRAST 50 
                            27431 ; 426  |#endif
                            27432 ; 427  |
                            27433 ; 428  |
                            27434 ; 429  |// percentage change per increment/decrement message (LCD_DEC_CONTRAST/LCD_INC_CONTRAST)
                            27435 ; 430  |// make lower when doing calibration
                            27436 ; 431  |#define LCD_STEPSIZE_CONTRAST 10  
                            27437 ; 432  |
                            27438 ; 433  |
                            27439 ; 434  |/////////////////////////////////////////////////////////////////////////////////
                            27440 ; 435  |// For FFWD and RWND
                            27441 ; 436  |/////////////////////////////////////////////////////////////////////////////////
                            27442 ; 437  |#define SECONDS_TO_SKIP 1
                            27443 ; 438  |#define SECONDS_TO_SKIP1 3
                            27444 ; 439  |#define SECONDS_TO_SKIP2 6
                            27445 ; 440  |// number of seconds to cause reset to begin of song for PREV push
                            27446 ; 441  |#define PREV_SONG_THRESHOLD 5  
                            27447 ; 442  |// number of 300 mSec periods before the numbers of seconds to skip increases
                            27448 ; 443  |#define FIRST_TIME_BOUNDARY 15 
                            27449 ; 444  |// number of 300 mSec periods before the numbers of seconds to skip increases
                            27450 ; 445  |#define SECOND_TIME_BOUNDARY 30 
                            27451 ; 446  |
                            27452 ; 447  |// For audible FFW/RWD
                            27453 ; 448  |#define SECONDS_TO_SKIP_FOR_3X_RATE 1
                            27454 ; 449  |#define SECONDS_TO_SKIP_FOR_60X_RATE 18
                            27455 ; 450  |#define SECONDS_TO_SKIP_FOR_600X_RATE 180
                            27456 ; 451  |#define SECONDS_TO_SKIP_FOR_1800X_RATE 540
                            27457 ; 452  |// number of 300 mSec periods before the numbers of seconds to skip increases
                            27458 ; 453  |#define LEVEL1_BOUNDARY 17 
                            27459 ; 454  |// number of 300 mSec periods before the numbers of seconds to skip increases
                            27460 ; 455  |#define LEVEL2_BOUNDARY 33 
                            27461 ; 456  |// number of 300 mSec periods before the numbers of seconds to skip increases
                            27462 ; 457  |#define LEVEL3_BOUNDARY 50 
                            27463 ; 458  |// Stmp00010296 Ticket #71685:  for song shorter than the min. skip size
                            27464 ; 459  |// if song_time < skip_size, bCurrentSongShort=>TRUE (ignore FWD/RWD commands)
                            27465 ; 460  |// Short Song Time, songs too short to play.
                            27466 ; 461  |#define SHORT_SONG_TIME SECONDS_TO_SKIP         
                            27467 ; 462  |
                            27468 ; 463  |/////////////////////////////////////////////////////////////////////////////////
                            27469 ; 464  |// MP3 Sync Values
                            27470 ; 465  |/////////////////////////////////////////////////////////////////////////////////
                            27471 ; 466  |// # bytes to look for sync before marking it bad
                            27472 ; 467  |#define MP3_SYNC_THRESHOLD 70000 
                            27473 ; 468  |// # bytes to look for sync before slowing decoder isr frequency (to let menus run)
                            27474 ; 469  |#define MP3_SYNC_THRESHOLD1 10000 
                            27475 ; 470  |// once we have sync'd, the isr should be called this frequently
                            27476 ; 471  |#define MP3_DECODERISR_FAST 7500  
                            27477 ; 472  |// if decoder is having difficulty syncing, switch isr to be called less frequently
                            27478 ; 473  |#define MP3_DECODERISR_SLOW 50000 
                            27479 ; 474  |
                            27480 ; 475  |
                            27481 ; 476  |/////////////////////////////////////////////////////////////////////////////////
                            27482 ; 477  |//// Multi-Stage Volume Control Definitions
                            27483 ; 478  |/////////////////////////////////////////////////////////////////////////////////
                            27484 ; 479  |//// Use Multi-Stage Volume
                            27485 ; 480  |#define MULTI_STAGE_VOLUME 0x1                  
                            27486 ; 481  |
                            27487 ; 482  |//// Master Volume definitions
                            27488 ; 483  |#define MIX_MSTR_MAX_VOL 0x0
                            27489 ; 484  |#define NUM_MSTR_ATT_STEPS (0x1F-MIX_MSTR_MAX_VOL)
                            27490 ; 485  |
                            27491 ; 486  |//// DAC-Mode definitions
                            27492 ; 487  |//// Adjusts 0dB point
                            27493 ; 488  |#define MIX_DAC_NOM_VOL 0x6                  
                            27494 ; 489  |#define MIX_DAC_MIN_VOL 0x1F
                            27495 ; 490  |// For minimum clipping: Set MIX_DAC_MAX_VOL below to match MIX_DAC_NOM_VOL value 2 lines above.
                            27496 ; 491  |// For additional gain (with possible clipping): Set MIX_DAC_MAX_VOL in range below. 
                            27497 ; 492  |//                                               Each integer below MIX_DAC_NOM_VOL provides 1.5 dB gain on Stmp34x0; 
                            27498 ; 493  |//                                               Max gain possible: 8 step diff would provide +12dB gain.   
                            27499 ; 494  |// range: [0 to MIX_DAC_NOM_VOL] (0 for loudest volume)
                            27500 ; 495  |#define MIX_DAC_MAX_VOL 0x0  
                            27501 ; 496  |
                            27502 ; 497  |#define NUM_DAC_ATT_STEPS (MIX_DAC_MIN_VOL-MIX_DAC_NOM_VOL+1)
                            27503 ; 498  |#define NUM_DAC_GAIN_STEPS (MIX_DAC_NOM_VOL-MIX_DAC_MAX_VOL)
                            27504 ; 499  |#define NUM_DAC_MODE_VOL_STEPS (NUM_DAC_ATT_STEPS+NUM_MSTR_ATT_STEPS+NUM_DAC_GAIN_STEPS+1)
                            27505 ; 500  |
                            27506 ; 501  |//// If there is no stored volume, set to 50% of DAC-Mode max; change if DAC Mode is not the default
                            27507 ; 502  |//// STMP35xx has 2dB attenuation per step so default needs a few more steps above midpoint.
                            27508 ; 503  |#define DEFAULT_VOLUME ((NUM_DAC_MODE_VOL_STEPS/2)+6)         
                            27509 ; 504  |
                            27510 ; 505  |//// Set maximum restored volume to 75% of DAC-Mode max; change if DAC Mode is not the default
                            27511 ; 506  |#define MAX_RESTORED_VOLUME ((3*NUM_DAC_MODE_VOL_STEPS)/4)   
                            27512 ; 507  |
                            27513 ; 508  |
                            27514 ; 509  |//// Line In definitions (used for Line-In 1)
                            27515 ; 510  |//// 0dB point of the Line In
                            27516 ; 511  |#define MIX_LINE_NOM_VOL 0x8                  
                            27517 ; 512  |//// Minimum volume of Line In
                            27518 ; 513  |#define MIX_LINE_MIN_VOL 0x1F                 
                            27519 ; 514  |//// Maximum volume of Line In (can adjust extra gain)
                            27520 ; 515  |#define MIX_LINE_MAX_VOL 0x6                  
                            27521 ; 516  |#define NUM_LINE_ATT_STEPS (MIX_LINE_MIN_VOL-MIX_LINE_NOM_VOL+1)
                            27522 ; 517  |#define NUM_LINE_GAIN_STEPS (MIX_LINE_NOM_VOL-MIX_LINE_MAX_VOL)
                            27523 ; 518  |#define NUM_LINE_MODE_VOL_STEPS (NUM_LINE_ATT_STEPS+NUM_MSTR_ATT_STEPS+NUM_LINE_GAIN_STEPS+1)
                            27524 ; 519  |
                            27525 ; 520  |//// Line In definitions (used for FM tuner with 144 pin package)
                            27526 ; 521  |//// 0dB point of the Line In
                            27527 ; 522  |#define MIX_FM_NOM_VOL 0x8                  
                            27528 ; 523  |//// Minimum volume of Line In
                            27529 ; 524  |#define MIX_FM_MIN_VOL 0x1F                 
                            27530 ; 525  |//// Maximum volume of Line In (can adjust extra gain)
                            27531 ; 526  |#define MIX_FM_MAX_VOL 0x6                  
                            27532 ; 527  |#define NUM_FM_ATT_STEPS (MIX_FM_MIN_VOL-MIX_FM_NOM_VOL+1)
                            27533 ; 528  |#define NUM_FM_GAIN_STEPS (MIX_FM_NOM_VOL-MIX_FM_MAX_VOL)
                            27534 ; 529  |#define NUM_FM_MODE_VOL_STEPS (NUM_FM_ATT_STEPS+NUM_MSTR_ATT_STEPS+NUM_FM_GAIN_STEPS+1)
                            27535 ; 530  |
                            27536 ; 531  |/////////////////////////////////////////////////////////////////////////////////
                            27537 ; 532  |//// When enabled (1), periodically checks for one of several FM state machine invalid deadlock states & recovers. 
                            27538 ; 533  |//// Define as 0 to disable FM-deadlock-state checking and recovery.
                            27539 ; 534  |#define FM_WATCHDOG_ENABLE 1
                            27540 ; 535  |
                            27541 ; 536  |#if !defined(STMP_BUILD_PLAYER)
                            27542 ; 537  |////
                            27543 ; 538  |////! This varible holds the lcd display state for the mtp project.
                            27544 ; 539  |////
                            27545 ; 540  |///
                            27546 ; 541  |#include <types.h>
                            27547 ; 542  |extern volatile WORD g_wActivityState;
                            27548 ; 543  |#endif // if !@def('STMP_BUILD_PLAYER')
                            27549 ; 544  |
                            27550 ; 545  |void _reentrant Init5VSense(void);
                            27551 ; 546  |void _reentrant ServiceDCDC(void);
                            27552 ; 547  |
                            27553 ; 548  |////////////////////////////////////////////////////////////////////////////
                            27554 ; 549  |//// JPEG Thumbnail Mode Setting
                            27555 ; 550  |//// number of column in thumbnail mode
                            27556 ; 551  |#define THUMBNAIL_X 2           
                            27557 ; 552  |//// number of row in  thumbnail mode
                            27558 ; 553  |#define THUMBNAIL_Y 2           
                            27559 ; 554  |//// thumbnail boundary offset x
                            27560 ; 555  |#define THUMBNAIL_X_OFFSET 4            
                            27561 ; 556  |//// thumbnail boundary offset y
                            27562 ; 557  |#define THUMBNAIL_Y_OFFSET 4            
                            27563 ; 558  |
                            27564 ; 559  |#endif // if (!@def(_PROJECT_INC))
                            27565 ; 560  |
                            27566 
                            27568 
                            27569 ; 23   |
                            27570 ; 24   |#define MAX_BITMAP_SIZE 10000
                            27571 ; 25   |
                            27572 ; 26   |//comment this out to put the frame buffer in Y
                            27573 ; 27   |
                            27574 ; 28   |#ifndef LCD_X_SIZE     
                            27575 ; 29   |#define LCD_X_SIZE          98
                            27576 ; 30   |#endif
                            27577 ; 31   |
                            27578 ; 32   |#ifndef LCD_Y_SIZE
                            27579 ; 33   |#define LCD_Y_SIZE          64
                            27580 ; 34   |#endif
                            27581 ; 35   |
                            27582 ; 36   |#define BITMAP_MEMORY_SPACE TARGET_MEM_Y
                            27583 ; 37   |
                            27584 ; 38   |typedef union
                            27585 ; 39   |{
                            27586 ; 40   |    struct
                            27587 ; 41   |    {
                            27588 ; 42   |        INT m_Resource:21;
                            27589 ; 43   |        INT m_Type :3;
                            27590 ; 44   |    } Complex;
                            27591 ; 45   |    WORD I;
                            27592 ; 46   |} COMPLEX_RESOURCE;
                            27593 ; 47   |
                            27594 ; 48   |#define RESOURCE_TYPE_SIMPLE    0
                            27595 ; 49   |#define RESOURCE_TYPE_NESTED    1
                            27596 ; 50   |#define RESOURCE_TYPE_UNICODE   2
                            27597 ; 51   |
                            27598 ; 52   |
                            27599 ; 53   |typedef struct 
                            27600 ; 54   |{
                            27601 ; 55   |    INT m_iMaskLeft;
                            27602 ; 56   |    INT m_iMaskTop;
                            27603 ; 57   |    INT m_iMaskRight;
                            27604 ; 58   |    INT m_iMaskBottom;
                            27605 ; 59   |}   MASK;
                            27606 ; 60   |
                            27607 ; 61   |typedef struct 
                            27608 ; 62   |{
                            27609 ; 63   |    INT m_iWidth;
                            27610 ; 64   |    INT m_iHeight;
                            27611 ; 65   |    WORD m_wBitmap[MAX_BITMAP_SIZE];
                            27612 ; 66   |} BITMAP;
                            27613 ; 67   |
                            27614 ; 68   |
                            27615 ; 69   |typedef struct 
                            27616 ; 70   |{
                            27617 ; 71   |    INT m_iWidth;
                            27618 ; 72   |    INT m_iHeight;
                            27619 ; 73   |} BITMAPHEADER;
                            27620 ; 74   |
                            27621 ; 75   |#define DISPLAY_NORMAL  0
                            27622 ; 76   |#define DISPLAY_INVERT  1
                            27623 ; 77   |#define DISPLAY_CLEAR   2 
                            27624 ; 78   |
                            27625 ; 79   |void _reentrant DisplayInit(void);
                            27626 
                            27633 
                            27634 ; 80   |
                            27635 ; 81   |
                            27636 ; 82   |_reentrant void DisplayHandleMessage(Message *);
                            27637 ; 83   |
                            27638 ; 84   |_reentrant void DisplayUpdateDisplay(void);
                            27639 ; 85   |
                            27640 ; 86   |_reentrant void DisplayClearRange           (INT  x,INT  y,WORD cx         ,WORD cy    );
                            27641 ; 87   |_reentrant void DisplayPrintBitmapResource  (INT  x,INT  y,WORD wResource  ,INT bInvert);
                            27642 ; 88   |_reentrant void DisplayPrintStringResource  (INT  x,INT  y,WORD wResource  ,INT bInvert);
                            27643 ; 89   |_reentrant void DisplayPrintStringAddress   (INT  x,INT  y,void *pAddress  ,INT bInvert);
                            27644 ; 90   |_reentrant void DisplaySetFont(INT);
                            27645 ; 91   |_reentrant void DisplayPrintBitmapAddress(INT x,INT y,BITMAP *pBitmap,INT bInvert);
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page 109

M:ADDR CODE           CYCLES LINE SOURCELINE
                            27646 
                            27653 
                            27654 ; 92   |_reentrant void DisplayPrintStringAddressUnicode   (INT x,INT y,void *pAddress ,INT bInvert);
                            27655 ; 93   |_reentrant void DisplayPrintStringResourceUnicode  (INT x,INT y,WORD wResource,INT bInvert);
                            27656 ; 94   |_reentrant void DisplayPrintNumber  (INT x,INT y,INT iNumber    ,INT iDigits    ,INT iFiller    ,INT bInvert);
                            27657 ; 95   |_reentrant void DisplayPrintTime    (INT x,INT y,INT iMinutes   ,INT iSeconds                   ,INT bInvert);
                            27658 ; 96   |_reentrant void DisplayPrintLongTime(INT x,INT y,INT iHours     ,INT iMinutes   ,INT iSeconds   ,INT bInvert);
                            27659 ; 97   |_reentrant void DisplaySetFont(INT iFont);
                            27660 ; 98   |_reentrant int DisplayPrintCharUnicode   (INT  x,INT y,WORD wChar,INT bInvert);
                            27661 ; 99   |
                            27662 ; 100  |
                            27663 ; 101  |#endif
                            27664 
                            27666 
                            27667 ; 42   |#endif
                            27668 ; 43   |
                            27669 ; 44   |#include "hwequ.h"
                            27670 
                            27672 
                            27673 ; 1    |/////////////////////////////////////////////////////////////////////////////////
                            27674 ; 2    |//  Copyright(C) SigmaTel, Inc. 2000-2001
                            27675 ; 3    |//  File        : hwequ.inc
                            27676 ; 4    |//  Description : STMP Hardware Constants
                            27677 ; 5    |/////////////////////////////////////////////////////////////////////////////////
                            27678 ; 6    |
                            27679 ; 7    |// ////////////////////////////////////////////////////////////////////////////////
                            27680 ; 8    |// hwequ is being eliminated for SDK3XXX.  For SDK2.5XX it will now reside in the   
                            27681 ; 9    |// local folder instead of ..\inc.  All register includes are converted to .h by 
                            27682 ; 10   |// registers.mk placed in the ..\lcdexample\player\output_XXXX folder.
                            27683 ; 11   |// ////////////////////////////////////////////////////////////////////////////////
                            27684 ; 12   |
                            27685 ; 13   |#if (!defined(HWEQU_INC))
                            27686 ; 14   |#define HWEQU_INC 1
                            27687 ; 15   |
                            27688 ; 16   |#include "types.h"
                            27689 ; 17   |#include "regsclkctrl.h"
                            27690 ; 18   |#include "regscore.h"
                            27691 ; 19   |#include "regscodec.h"
                            27692 ; 20   |#include "regsdcdc.h"
                            27693 ; 21   |#include "regsemc.h"
                            27694 ; 22   |#include "regsgpio.h"
                            27695 ; 23   |#include "regsi2c.h"
                            27696 ; 24   |#include "regsi2s.h"
                            27697 ; 25   |#include "regsicoll.h"
                            27698 ; 26   |#include "regslradc.h"
                            27699 ; 27   |#include "regspwm.h"
                            27700 ; 28   |#include "regsrevision.h"
                            27701 ; 29   |#include "regsrtc.h"
                            27702 ; 30   |#include "regsspare.h"
                            27703 ; 31   |#include "regsspi.h"
                            27704 ; 32   |#include "regsswizzle.h"
                            27705 ; 33   |#include "regssdram.h"
                            27706 ; 34   |#include "regstb.h"
                            27707 ; 35   |#include "regstimer.h"
                            27708 ; 36   |#include "regsusb20.h"
                            27709 ; 37   |#include "regsusb20phy.h"
                            27710 ; 38   |
                            27711 ; 39   |
                            27712 ; 40   |#endif // if (!@def(hwequ))
                            27713 ; 41   |
                            27714 
                            27716 
                            27717 ; 45   |
                            27718 ; 46   |int  _reentrant SendPlayMode(int iCurrentPlayMode, int b, int *pPtr);
                            27719 ; 47   |#ifdef USE_PLAYLIST3
                            27720 ; 48   |int g_shuffle_start;
                            27721 ; 49   |INT g_iShuffleSetting = SHUFFLE_OFF;
                            27722 
                            27723 
Y:0000                      27724         org     y,".ydataplaymodemenu",init:
                            27725 Fg_iShuffleSetting:
Y:0000 000000               27726         dc      $000000
                            27729 
                            27730 ; 50   |INT g_iRepeatSetting = REPEAT_OFF;
                            27731 
                            27732 Fg_iRepeatSetting:
Y:0001 000000               27733         dc      $000000
                            27736 
                            27737 ; 51   |#endif  // #ifdef USE_PLAYLIST3
                            27738 ; 52   |
                            27739 ; 53   |INT g_iPlayModeSetting=FIRST_PM;
                            27740 
                            27741 Fg_iPlayModeSetting:
Y:0002 000000               27742         dc      $000000
                            27745 
                            27746 ; 54   |
                            27747 ; 55   |/////////////////////////////////////////////////////////////////////////////////////////
                            27748 ; 56   |//
                            27749 ; 57   |//>  Name:          int _reentrant PlayModeMenu(int a, int b, int *pPtr)
                            27750 ; 58   |//
                            27751 ; 59   |//   Type:          Function (PlayModeMenu menu entry point)
                            27752 ; 60   |//
                            27753 ; 61   |//   Description:   This function is the entry point for the PlayModeMenu menu manager.
                            27754 ; 62   |//
                            27755 ; 63   |//   Inputs:        None
                            27756 ; 64   |//
                            27757 ; 65   |//   Outputs:       Menu to enter upon exiting settings menu
                            27758 ; 66   |//                      if PH_MENU: return to music menu
                            27759 ; 67   |//                      else : return to Settings menu
                            27760 ; 68   |//
                            27761 ; 69   |//   Notes:
                            27762 ; 70   |//
                            27763 ; 71   |//<
                            27764 ; 72   |//////////////////////////////////////////////////////////////////////////////////////////
                            27765 ; 73   |int _reentrant PlayModeMenu(int a, int b, int *pPtr)
                            27766 ; 74   |{
                            27767 
P:0000                      27768         org     p,".ptextplaymodemenu":
                            27775 FPlayModeMenu:
P:0000 055F7C         2    227776         movec   ssh,y:(r7)+
P:0001 3F1E00         2    427779         move    #30,n7
P:0002 000000         2    627780         nop
P:0003 204F00         2    827781         move    (r7)+n7
                            27791 
                            27792 ; 75   |
                            27793 ; 76   |    BOOL bDone = FALSE;
                            27794 
P:0004 260000         2   1027796         move    #0,y0
P:0005 77F400 FFFFFB  3   1327798         move    #-5,n7
P:0007 000000         2   1527799         nop
P:0008 4E6F00         4   1927800         move    y0,y:(r7+n7)
                            27877 
                            27878 ; 77   |    BOOL bSendToPlayerStateMachine = FALSE;
                            27879 ; 78   |
                            27880 ; 79   |    union DisplayHints DisplayHint;
                            27881 ; 80   |
                            27882 ; 81   |    INT iHighLightedItem=g_iPlayModeSetting;
                            27883 ; 82   |    INT iEvent;
                            27884 ; 83   |
                            27885 ; 84   |///////////////////////////////////////////////////////////////////////////
                            27886 ; 85   |//These data structures are used by the DisplayPagedList function to create the
                            27887 ; 86   |//the main menu lists.  see displaylists.h for more info
                            27888 ; 87   |///////////////////////////////////////////////////////////////////////////
                            27889 ; 88   |
                            27890 ; 89   |    struct PagedListStructure MenuListInfo;     // m_iNormalDisplayMsg,m_iSelectedDisplayMsg
                            27891 ; 90   |                                                // m_iItems, MenuItem *m_pItems
                            27892 ; 91   |
                            27893 ; 92   |    struct MenuItem aItems[PMMENU_COUNT];
                            27894 ; 93   |
                            27895 ; 94   |/****
                            27896 ; 95   |    THIS METHOD MAKES A CONST SECTION in Y FOR EACH CONST
                            27897 ; 96   |    struct PagedListStructure MenuListInfo = {
                            27898 ; 97   |        LCD_PRINT_RANGE_RSRC,           // m_iNormalDisplayMsg
                            27899 ; 98   |        LCD_PRINT_RANGE_INV_RSRC,       // m_iSelectedDisplayMsg
                            27900 ; 99   |        PMMENU_COUNT,                   // m_items
                            27901 ; 100  |        NULL};                          // MenuItem *m_pItems
                            27902 ; 101  |
                            27903 ; 102  |    // these must match the order of items defined in PlayModeMenu.h
                            27904 ; 103  |    struct MenuItem aItems[PMMENU_COUNT]={
                            27905 ; 104  |        {0,RSRC_STRING_NORMAL_MENU,0,16},   // m_iPage, m_iResource, m_ixPos, m_iyPos
                            27906 ; 105  |        {0,RSRC_STRING_REPEAT1_MENU,0,24},
                            27907 ; 106  |        {0,RSRC_STRING_REPEATALL_MENU,0,32},
                            27908 ; 107  |        {0,RSRC_STRING_SHUFFLE_MENU,0,40},
                            27909 ; 108  |        {0,RSRC_STRING_SHUFFLEREPEAT_MENU,0,48},
                            27910 ; 109  |        };
                            27911 ; 110  |*/
                            27912 ; 111  |    // filling the structure like this takes more p mem, but it's overlaid -- not Y sys mem
                            27913 ; 112  |    MenuListInfo.m_iNormalDisplayMsg = LCD_PRINT_STRING_RSRC;
                            27914 
P:0009 44F400 030007  3   2227916         move    #196615,x0
P:000B 77F400 FFFFF6  3   2527917         move    #-10,n7
P:000D 000000         2   2727918         nop
P:000E 4C6F00         4   3127919         move    x0,y:(r7+n7)
                            27920 
                            27921 ; 113  |    MenuListInfo.m_iSelectedDisplayMsg = LCD_PRINT_STRING_INV_RSRC;
                            27922 
P:000F 55F400 030009  3   3427924         move    #196617,b1
P:0011 77F400 FFFFF7  3   3727925         move    #-9,n7
P:0013 000000         2   3927926         nop
P:0014 5D6F00         4   4327927         move    b1,y:(r7+n7)
                            27928 
                            27929 ; 114  |    MenuListInfo.m_iItems = PMMENU_COUNT;
                            27930 
P:0015 290500         2   4527932         move    #5,b0
P:0016 77F400 FFFFF8  3   4827933         move    #-8,n7
P:0018 000000         2   5027934         nop
P:0019 596F00         4   5427935         move    b0,y:(r7+n7)
                            27937 
                            27938 ; 115  |
                            27939 ; 116  |    // filling the structure like this takes more p mem, but it's overlaid -- not Y sys mem
                            27940 ; 117  |    for (a = 0; a < PMMENU_COUNT; a++)
                            27941 
P:001A 212E00         2   5627943         move    b0,a
P:001B 20001B         2   5827945         clr     b   
P:001C 77F400 FFFFE2  3   6127947         move    #-30,n7
P:001E 000000         2   6327948         nop
P:001F 044F14         4   6727949         lua     (r7)+n7,r4
P:0020 4FF000 rrrrrr  3   7027950         move    y:Fconst_zero,y1
P:0022 4EF000 rrrrrr  3   7327951         move    y:Fconst_16,y0
P:0024 200003         2   7527952         tst     a
P:0025 0AF0AA rrrrrr  6   8127953         jeq     L63
P:0027 06CC00 rrrrrr  6   8727954         do      a1,L63
                            27956 
                            27957 ; 118  |    {   // m_ipage is 0 for all menu labels
                            27958 ; 119  |        aItems[a].m_iPage = a / PMMENU_PAGE1_COUNT;
                            27959 
P:0029 21AE00         2   8927961         move    b1,a
P:002A 200022         2   9127962         asr     a
P:002B 200022         2   9327963         asr     a
P:002C 218500         2   9527964         move    a1,x1
P:002D 21A400         2   9727965         move    b1,x0
P:002E 0116D0         2   9927966         mpy     x0,#22,a
P:002F 211800         2  10127967         move    a0,n0
P:0030 229000         2  10327968         move    r4,r0
P:0031 000000         2  10527969         nop
P:0032 044816         4  10927970         lua     (r0)+n0,r6
P:0033 000000         2  11127971         nop
P:0034 4D6600         2  11327972         move    x1,y:(r6)
                            27973 
                            27974 ; 120  |        aItems[a].m_ixPos = const_zero;
                            27975 
P:0035 77F400 FFFFE4  3  11627977         move    #-28,n7
P:0037 000000         2  11827978         nop
P:0038 044F10         4  12227979         lua     (r7)+n7,r0
P:0039 000000         2  12427981         nop
P:003A 044816         4  12827982         lua     (r0)+n0,r6
P:003B 000000         2  13027983         nop
P:003C 4F6600         2  13227984         move    y1,y:(r6)
                            27985 
                            27986 ; 121  |        aItems[a].m_iyPos = const_16 + (a%PMMENU_PAGE1_COUNT) * 8;
                            27987 
P:003D 21AC00         2  13427989         move    b1,a1
P:003E 44F400 000003  3  13727990         move    #>3,x0
P:0040 200046         2  13927991         and     x0,a
P:0041 20C800         2  14127992         move    y0,a0
P:0042 218500         2  14327993         move    a1,x1
P:0043 0115F2         2  14527994         mac     x1,#21,a
P:0044 77F400 FFFFE5  3  14827995         move    #-27,n7
P:0046 000000         2  15027996         nop
P:0047 044F10         4  15427997         lua     (r7)+n7,r0
P:0048 000000         2  15627998         nop
P:0049 044816         4  16027999         lua     (r0)+n0,r6
P:004A 000000         2  16228000         nop
P:004B 586600         2  16428001         move    a0,y:(r6)
P:004C 44F400 000001  3  16728003         move    #>1,x0
P:004E 200048         2  16928004         add     x0,b
                        (82)28005 L63:
                            28007 
                            28008 ; 122  |    }
                            28009 ; 123  |
                            28010 ; 124  |    // load resource numbers
                            28011 ; 125  |    aItems[PM_NORMAL].m_iResource = RSRC_STRING_NORMAL_MENU;
                            28012 
P:004F 44F400 000122  3  17228014         move    #290,x0
P:0051 77F400 FFFFE3  3  17528015         move    #-29,n7
P:0053 000000         2  17728016         nop
P:0054 4C6F00         4  18128017         move    x0,y:(r7+n7)
                            28018 
                            28019 ; 126  |    aItems[PM_REPEAT1].m_iResource = RSRC_STRING_REPEAT1_MENU;
                            28020 
P:0055 55F400 000124  3  18428022         move    #292,b1
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page 110

M:ADDR CODE           CYCLES LINE SOURCELINE
P:0057 77F400 FFFFE7  3  18728023         move    #-25,n7
P:0059 000000         2  18928024         nop
P:005A 5D6F00         4  19328025         move    b1,y:(r7+n7)
                            28026 
                            28027 ; 127  |    aItems[PM_REPEATALL].m_iResource = RSRC_STRING_REPEATALL_MENU;
                            28028 
P:005B 54F400 000125  3  19628030         move    #293,a1
P:005D 77F400 FFFFEB  3  19928031         move    #-21,n7
P:005F 000000         2  20128032         nop
P:0060 5C6F00         4  20528033         move    a1,y:(r7+n7)
                            28034 
                            28035 ; 128  |    aItems[PM_SHUFFLE].m_iResource = RSRC_STRING_SHUFFLE_MENU;
                            28036 
P:0061 46F400 000126  3  20828038         move    #294,y0
P:0063 77F400 FFFFEF  3  21128039         move    #-17,n7
P:0065 000000         2  21328040         nop
P:0066 4E6F00         4  21728041         move    y0,y:(r7+n7)
                            28042 
                            28043 ; 129  |    aItems[PM_SHUFFLE_REPEAT].m_iResource = RSRC_STRING_SHUFFLEREPEAT_MENU;
                            28044 
P:0067 44F400 000127  3  22028046         move    #295,x0
P:0069 77F400 FFFFF3  3  22328047         move    #-13,n7
P:006B 000000         2  22528048         nop
P:006C 4C6F00         4  22928049         move    x0,y:(r7+n7)
                            28050 
                            28051 ; 130  |
                            28052 ; 131  |    MenuListInfo.m_pItems = aItems;
                            28053 
P:006D 77F400 FFFFF9  3  23228055         move    #-7,n7
P:006F 000000         2  23428056         nop
P:0070 6C6F00         4  23828057         move    r4,y:(r7+n7)
                            28058 
                            28059 ; 132  |
                            28060 ; 133  |    // this is required to get the message into the playerstatemachine
                            28061 ; 134  |    // casted to avoid pointer mismatch warnings
                            28062 ; 135  |    pPtr = (int *) &gEventInfo;
                            28063 
P:0071 66F400 rrrrrr  3  24128065         move    #FgEventInfo,r6
P:0073 77F400 FFFFFC  3  24428067         move    #-4,n7
P:0075 000000         2  24628068         nop
P:0076 6E6F00         4  25028069         move    r6,y:(r7+n7)
                            28072 
                            28073 ; 136  |
                            28074 ; 137  |    a;b;  // avoid warnings for unused
                            28075 ; 138  |
                            28076 ; 139  |    //we need to refresh the screen since entering the menu
                            28077 ; 140  |    DisplayHint.I = PM_MENU_DISPLAY_ALL|(1<<DISPLAY_CLEAR_DISPLAY_BITPOS);
                            28078 
P:0077 57F400 707E11  3  25328080         move    #7372305,b
P:0079 77F400 FFFFFA  3  25628081         move    #-6,n7
P:007B 000000         2  25828082         nop
P:007C 5D6F00         4  26228083         move    b1,y:(r7+n7)
                            28084 
                            28085 ; 141  |
                            28086 ; 142  |    while(!bDone)
                            28087 
P:007D 0AF080 rrrrrr  6  26828089         jmp     L62
                            28090 
                            28091 ; 143  |    {
                            28092 ; 144  |        iHighLightedItem=g_iPlayModeSetting;
                            28093 
                            28095 L44:
P:007F 4FF000 rrrrrr  3  27128098         move    y:Fg_iPlayModeSetting,y1
                            28100 
                            28101 ; 145  |        //wait until a message or button happens.
                            28102 ; 146  |        DisplayHint.I &= (PM_MENU_DISPLAY_ALL|(1<<DISPLAY_CLEAR_DISPLAY_BITPOS));
                            28103 
P:0081 46F400 707E11  3  27428105         move    #7372305,y0
P:0083 77F400 FFFFFA  3  27728106         move    #-6,n7
P:0085 000000         2  27928107         nop
P:0086 5FEF00         4  28328108         move    y:(r7+n7),b
P:0087 20005E         2  28528109         and     y0,b
P:0088 5D6F00         4  28928111         move    b1,y:(r7+n7)
                            28112 
                            28113 ; 147  |        iEvent = SysWaitOnEvent(EVENT_MESSAGE|EVENT_BUTTON,&gEventInfo.msg,DisplayHint.I ? 1 : -1);
                            28114 
P:0089 2B0000         2  29128116         move    #0,b2
P:008A 20000B         2  29328117         tst     b
P:008B 57F400 000001  3  29628118         move    #>1,b
P:008D 0AF0A2 rrrrrr  6  30228119         jne     L65
P:008F 57F400 FFFFFF  3  30528120         move    #>-1,b
P:0091 77F400 FFFFFD  3  30828121 L65:    move    #-3,n7
P:0093 000000         2  31028122         nop
P:0094 4F6F00         4  31428123         move    y1,y:(r7+n7)
P:0095 77F400 FFFFFB  3  31728126         move    #-5,n7
P:0097 000000         2  31928127         nop
P:0098 5C6F00         4  32328128         move    a1,y:(r7+n7)
P:0099 60F400 rrrrrr  3  32628131         move    #FgEventInfo,r0
P:009B 56F400 00000A  3  32928132         move    #>10,a
P:009D 0BF080 rrrrrr  6  33528133         jsr     SysWaitOnEvent
                            28135 
                            28136 ; 148  |
                            28137 ; 149  |        //handle that EVENT_MESSAGE or EVENT_BUTTON
                            28138 ; 150  |        bSendToPlayerStateMachine = TRUE;
                            28139 
P:009F 45F400 000001  3  33828141         move    #>1,x1
                            28143 
                            28144 ; 151  |        switch(iEvent)
                            28145 
P:00A1 200009         2  34028147         tfr     a,b
P:00A2 77F400 FFFFFE  3  34328148         move    #-2,n7
P:00A4 000000         2  34528149         nop
P:00A5 5F6F00         4  34928150         move    b,y:(r7+n7)
P:00A6 46F400 000008  3  35228151         move    #>8,y0
P:00A8 46F45D 000004  3  35528152         cmp     y0,b    #>4,y0
P:00AA 0AF0AA rrrrrr  6  36128153         jeq     L46
P:00AC 20005D         2  36328154         cmp     y0,b
P:00AD 0AF0A2 rrrrrr  6  36928155         jne     L60
                            28156 
                            28157 ; 152  |        {
                            28158 ; 153  |        case EVENT_TIMER:
                            28159 ; 154  |            SysCallFunction(RSRC_DISPLAY_CODE_BANK,RefreshDisplay,DisplayHint.I,1,0);
                            28160 
P:00AF 77F400 FFFFFA  3  37228162         move    #-6,n7
P:00B1 000000         2  37428163         nop
P:00B2 5FEF00         4  37828164         move    y:(r7+n7),b
P:00B3 340000         2  38028165         move    #0,r4
P:00B4 20A400         2  38228166         move    x1,x0
P:00B5 60F400 rrrrrr  3  38528167         move    #FRefreshDisplay,r0
P:00B7 56F400 000022  3  38828168         move    #>34,a
P:00B9 21AF00         2  39028169         move    b1,b
P:00BA 0BF080 rrrrrr  6  39628170         jsr     SysCallFunction
                            28172 
                            28173 ; 155  |#ifndef CLCD
                            28174 ; 156  |            SysPostMessage(6,LCD_CLEAR_RANGE,0,8,LCD_X_SIZE,LCD_Y_SIZE-8);  //Stmp00012595
                            28175 
P:00BC 2D0800         2  39828177         move    #8,b1
P:00BD 200013         2  40028178         clr     a   
P:00BE 293800         2  40228179         move    #$38,b0
P:00BF 595F00         2  40428180         move    b0,y:(r7)+
P:00C0 298000         2  40628182         move    #$80,b0
P:00C1 595F00         2  40828183         move    b0,y:(r7)+
P:00C2 5D5F00         2  41028185         move    b1,y:(r7)+
P:00C3 5C5F00         2  41228187         move    a1,y:(r7)+
P:00C4 260300         2  41428189         move    #<3,y0
P:00C5 4E5F00         2  41628190         move    y0,y:(r7)+
P:00C6 290600         2  41828192         move    #6,b0
P:00C7 595F00         2  42028193         move    b0,y:(r7)+
P:00C8 0BF080 rrrrrr  6  42628195         jsr     FSysPostMessage
P:00CA 3F0600         2  42828196         move    #6,n7
P:00CB 000000         2  43028197         nop
P:00CC 204700         2  43228198         move    (r7)-n7
P:00CD 77F400 FFFFFD  3  43528200         move    #-3,n7
P:00CF 000000         2  43728201         nop
P:00D0 5FEF00         4  44128202         move    y:(r7+n7),b
                            28205 
                            28206 ; 157  |#endif
                            28207 ; 158  |            SysCallFunction(RSRC_DISPLAY_LISTS_CODE_BANK,DisplayPagedList,iHighLightedItem,0,(int*)&MenuListInfo);
                            28208 
P:00D1 77F400 FFFFF6  3  44428210         move    #-10,n7
P:00D3 000000         2  44628211         nop
P:00D4 044F14         4  45028212         lua     (r7)+n7,r4
P:00D5 240000         2  45228213         move    #0,x0
P:00D6 60F400 rrrrrr  3  45528214         move    #FDisplayPagedList,r0
P:00D8 56F400 000079  3  45828215         move    #>$79,a
P:00DA 0BF080 rrrrrr  6  46428216         jsr     SysCallFunction
                            28218 
                            28219 ; 159  |            DisplayHint.I = 0;
                            28220 
P:00DC 20001B         2  46628222         clr     b   
P:00DD 77F400 FFFFFA  3  46928223         move    #-6,n7
P:00DF 000000         2  47128224         nop
P:00E0 5D6F00         4  47528225         move    b1,y:(r7+n7)
                            28226 
                            28227 ; 160  |            bSendToPlayerStateMachine = FALSE;
                            28228 
P:00E1 0AF080 rrrrrr  6  48128230         jmp     L55
                            28231 
                            28232 ; 161  |            break;
                            28233 ; 162  |        case EVENT_BUTTON:
                            28234 
                            28236 L46:
P:00E3 045FA0         2  48328238         movec   m0,n7
P:00E4 000000         2  48528239         nop
P:00E5 4D6F00         4  48928240         move    x1,y:(r7+n7)
                            28243 
                            28244 ; 163  |                // button pressed, so restart timer if enabled
                            28245 ; 164  |            UpdateAutoShutdownTimer();
                            28246 
P:00E6 0BF080 rrrrrr  6  49528248         jsr     FUpdateAutoShutdownTimer
P:00E8 045FA0         2  49728249         movec   m0,n7
P:00E9 000000         2  49928250         nop
P:00EA 4DEF00         4  50328251         move    y:(r7+n7),x1
                            28254 
                            28255 ; 165  |#ifdef BACKLIGHT
                            28256 ; 166  |                        // turn on backlight when button is pressed.
                            28257 ; 167  |                        if (g_iBackLightState==BACKLIGHT_ON)
                            28258 
P:00EB 5EF000 rrrrrr  3  50628260         move    y:Fg_iBackLightState,a
P:00ED 47F400 000001  3  50928261         move    #>1,y1
P:00EF 200075         2  51128262         cmp     y1,a
P:00F0 0AF0A2 rrrrrr  6  51728263         jne     L47
                            28266 
                            28267 ; 168  |                        {
                            28268 ; 169  |                SysPostMessage(2,LCD_BACKLIGHT_ON);
                            28269 
P:00F2 46F400 030010  3  52028271         move    #196624,y0
P:00F4 4E5F00         2  52228272         move    y0,y:(r7)+
P:00F5 290200         2  52428274         move    #2,b0
P:00F6 595F00         2  52628275         move    b0,y:(r7)+
P:00F7 0BF080 rrrrrr  6  53228277         jsr     FSysPostMessage
P:00F9 205700         2  53428278         move    (r7)-
P:00FA 205700         2  53628280         move    (r7)-
                            28282 
                            28283 ; 170  |                    SysPostMessage(6,SOFT_TIMER_SET_TIMER,TIMER_BACKLIGHT,1,BACKLIGHT_TIME,MENU_MSG_TURN_OFF_BACKLIGHT);
                            28284 
P:00FB 2D0500         2  53828286         move    #5,b1
P:00FC 280100         2  54028287         move    #1,a0
P:00FD 45F400 06001A  3  54328288         move    #393242,x1
P:00FF 4D5F00         2  54528289         move    x1,y:(r7)+
P:0100 51F400 001388  3  54828291         move    #5000,b0
P:0102 595F00         2  55028292         move    b0,y:(r7)+
P:0103 585F00         2  55228294         move    a0,y:(r7)+
P:0104 5D5F00         2  55428296         move    b1,y:(r7)+
P:0105 55F400 090001  3  55728298         move    #589825,b1
P:0107 5D5F00         2  55928299         move    b1,y:(r7)+
P:0108 290600         2  56128301         move    #6,b0
P:0109 595F00         2  56328302         move    b0,y:(r7)+
P:010A 0BF080 rrrrrr  6  56928304         jsr     FSysPostMessage
P:010C 3F0600         2  57128305         move    #6,n7
P:010D 000000         2  57328306         nop
P:010E 204700         2  57528307         move    (r7)-n7
                            28309 
                            28310 ; 171  |                    SysWaitOnEvent(0,0,0);
                            28311 
P:010F 300000         2  57728313         move    #0,r0
P:0110 200013         2  57928314         clr     a   
P:0111 20001B         2  58128315         clr     b   
P:0112 0BF080 rrrrrr  6  58728316         jsr     SysWaitOnEvent
P:0114 045FA0         2  58928317         movec   m0,n7
P:0115 000000         2  59128318         nop
P:0116 4DEF00         4  59528319         move    y:(r7+n7),x1
                            28322 
                            28323 ; 172  |                        }
                            28324 ; 173  |#endif
                            28325 ; 174  |            switch(gEventInfo.Button.wButtonEvent)
                            28326 
P:0117 5EF000 rrrrrr  3  59828328 L47:    move    y:FgEventInfo,a
P:0119 66F400 rrrrrr  3  60128329         move    #L66,r6
P:011B 2A0000         2  60328330         move    #0,a2
P:011C 57F400 00001A  3  60628331         move    #>26,b
P:011E 21DE05         2  60828332         cmp     b,a     a,n6
P:011F 0AF0A7 rrrrrr  6  61428333         jgt     L60
P:0121 07EE96         8  62228334         movem   p:(r6+n6),r6
P:0122 000000         2  62428335         nop
P:0123 0AE680         4  62828336         jmp     (r6)
                            28337 
P:0124 rrrrrr               28338 L66:    dc      L51     ; case 0:
P:0125 rrrrrr               28339         dc      L51     ; case 1:
P:0126 rrrrrr               28340         dc      L49     ; case 2:
P:0127 rrrrrr               28341         dc      L49     ; case 3:
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page 111

M:ADDR CODE           CYCLES LINE SOURCELINE
P:0128 rrrrrr               28342         dc      L54     ; case 4:
P:0129 rrrrrr               28343         dc      L53     ; case 5:
P:012A rrrrrr               28344         dc      L60     ; default:
P:012B rrrrrr               28345         dc      L60     ; default:
P:012C rrrrrr               28346         dc      L60     ; default:
P:012D rrrrrr               28347         dc      L60     ; default:
P:012E rrrrrr               28348         dc      L60     ; default:
P:012F rrrrrr               28349         dc      L60     ; default:
P:0130 rrrrrr               28350         dc      L60     ; default:
P:0131 rrrrrr               28351         dc      L60     ; default:
P:0132 rrrrrr               28352         dc      L60     ; default:
P:0133 rrrrrr               28353         dc      L60     ; default:
P:0134 rrrrrr               28354         dc      L60     ; default:
P:0135 rrrrrr               28355         dc      L60     ; default:
P:0136 rrrrrr               28356         dc      L60     ; default:
P:0137 rrrrrr               28357         dc      L60     ; default:
P:0138 rrrrrr               28358         dc      L60     ; default:
P:0139 rrrrrr               28359         dc      L60     ; default:
P:013A rrrrrr               28360         dc      L60     ; default:
P:013B rrrrrr               28361         dc      L60     ; default:
P:013C rrrrrr               28362         dc      L60     ; default:
P:013D rrrrrr               28363         dc      L60     ; default:
P:013E rrrrrr               28364         dc      L56     ; case 26:
                            28365 
                            28366 
                            28367 ; 175  |            {
                            28368 ; 176  |                case PR_FF:
                            28369 ; 177  |                case PH_FF:
                            28370 ; 178  |                    bSendToPlayerStateMachine = FALSE;
                            28371 
P:013F 20001B         2  63028373 L49:    clr     b   
P:0140 045FA0         2  63228376         movec   m0,n7
P:0141 000000         2  63428377         nop
P:0142 5D6F00         4  63828378         move    b1,y:(r7+n7)
                            28381 
                            28382 ; 179  |                    NextPlayMode(INCREMENT,0,0);
                            28383 
P:0143 300000         2  64028385         move    #0,r0
P:0144 56F400 000001  3  64328386         move    #>1,a
                            28387 
                            28388 ; 180  |                    DisplayHint.bits.PlayMode = TRUE;
                            28389 
P:0146 0AF080 rrrrrr  6  64928391         jmp     L52
                            28392 
                            28393 ; 181  |                    DisplayHint.bits.Misc= TRUE;
                            28394 ; 182  |                    break;
                            28395 ; 183  |
                            28396 ; 184  |                case PR_RW:
                            28397 ; 185  |                case PH_RW:
                            28398 ; 186  |                    bSendToPlayerStateMachine = FALSE;
                            28399 
P:0148 280000         2  65128401 L51:    move    #0,a0
P:0149 045FA0         2  65328404         movec   m0,n7
P:014A 000000         2  65528405         nop
P:014B 586F00         4  65928406         move    a0,y:(r7+n7)
                            28409 
                            28410 ; 187  |                    NextPlayMode(DECREMENT,0,0);
                            28411 
P:014C 200013         2  66128413         clr     a   
P:014D 300000         2  66328414         move    #0,r0
P:014E 20001B         2  66528415         clr     b   
                            28416 
                            28417 ; 188  |                    DisplayHint.bits.PlayMode = TRUE;
                            28418 
                            28420 L52:
P:014F 0BF080 rrrrrr  6  67128422         jsr     FNextPlayMode
P:0151 045FA0         2  67328423         movec   m0,n7
P:0152 000000         2  67528424         nop
P:0153 4DEF00         4  67928425         move    y:(r7+n7),x1
P:0154 77F400 FFFFFA  3  68228429         move    #-6,n7
P:0156 000000         2  68428430         nop
P:0157 0A6F6B         6  69028431         bset    #11,y:(r7+n7)
                            28432 
                            28433 ; 189  |                    DisplayHint.bits.Misc= TRUE;
                            28434 
P:0158 0A6F64         6  69628436         bset    #4,y:(r7+n7)
                            28437 
                            28438 ; 190  |                    break;
                            28439 
P:0159 0AF080 rrrrrr  6  70228441         jmp     L60
                            28442 
                            28443 ; 191  |
                            28444 ; 192  |                case PH_MENU:
                            28445 ; 193  |                    // allow user to escape to music mode
                            28446 ; 194  |                    // set flag so PR_MENU in music mode will ignore
                            28447 ; 195  |                    g_MenuFlags.MENU_FLAG_ESCAPE_TO_MUSIC = TRUE;
                            28448 
P:015B 0A7061 rrrrrr  6  70828450 L53:    bset    #1,y:Fg_MenuFlags
                            28451 
                            28452 ; 196  |                case PR_MENU:
                            28453 ; 197  |                    bDone= TRUE;
                            28454 
P:015D 2C0100         2  71028456 L54:    move    #1,a1
P:015E 77F400 FFFFFB  3  71328459         move    #-5,n7
P:0160 000000         2  71528460         nop
P:0161 5C6F00         4  71928461         move    a1,y:(r7+n7)
                            28464 
                            28465 ; 198  |                    bSendToPlayerStateMachine = FALSE;
                            28466 
P:0162 250000         2  72128468 L55:    move    #0,x1
                            28469 
                            28470 ; 199  |                    break;
                            28471 
P:0163 0AF080 rrrrrr  6  72728473         jmp     L60
                            28474 
                            28475 ; 200  |
                            28476 ; 201  |                case PH_STOP:
                            28477 ; 202  |                    //if the STOP button is held down, lets call the shutdown menu
                            28478 ; 203  |                    bSendToPlayerStateMachine = FALSE;
                            28479 
P:0165 200013         2  72928481 L56:    clr     a   
P:0166 045FA0         2  73128484         movec   m0,n7
P:0167 000000         2  73328485         nop
P:0168 5C6F00         4  73728486         move    a1,y:(r7+n7)
                            28489 
                            28490 ; 204  |                    SysCallFunction(RSRC_MAIN_MENU_CODE_BANK,ShutdownMenu,USERSHUTDOWN,0,0);
                            28491 
P:0169 20001B         2  73928493         clr     b   
P:016A 340000         2  74128494         move    #0,r4
P:016B 240000         2  74328495         move    #0,x0
P:016C 60F400 rrrrrr  3  74628496         move    #FShutdownMenu,r0
P:016E 56F400 000078  3  74928497         move    #>$78,a
P:0170 0BF080 rrrrrr  6  75528498         jsr     SysCallFunction
P:0172 045FA0         2  75728499         movec   m0,n7
P:0173 000000         2  75928500         nop
P:0174 4DEF00         4  76328501         move    y:(r7+n7),x1
                            28504 
                            28505 ; 205  |                    // when returns update display  -- if doesn't return, powered down
                            28506 ; 206  |                    DisplayHint.I |= (PM_MENU_DISPLAY_ALL|(1<<DISPLAY_CLEAR_DISPLAY_BITPOS));
                            28507 
P:0175 44F400 707E11  3  76628509         move    #7372305,x0
P:0177 77F400 FFFFFA  3  76928510         move    #-6,n7
P:0179 000000         2  77128511         nop
P:017A 5EEF00         4  77528512         move    y:(r7+n7),a
P:017B 200042         2  77728513         or      x0,a
P:017C 5C6F00         4  78128514         move    a1,y:(r7+n7)
                            28515 
                            28516 ; 207  |                    break;
                            28517 ; 208  |            }
                            28518 ; 209  |        } // end switch(iEvent)
                            28519 ; 210  |        if(bSendToPlayerStateMachine)
                            28520 
P:017D 200069         2  78328522 L60:    tfr     x1,b
P:017E 2B0000         2  78528523         move    #0,b2
P:017F 20000B         2  78728524         tst     b
P:0180 0AF0AA rrrrrr  6  79328527         jeq     L62
                            28528 
                            28529 ; 211  |            DisplayHint.I |= SysCallFunction(RSRC_PLAY_STATE_MACHINE_CODE_BANK,HandlePlayerStateMachine,iEvent,0,pPtr);
                            28530 
P:0182 77F400 FFFFFC  3  79628532         move    #-4,n7
P:0184 000000         2  79828533         nop
P:0185 6CEF00         4  80228534         move    y:(r7+n7),r4
P:0186 240000         2  80428537         move    #0,x0
P:0187 77F400 FFFFFE  3  80728538         move    #-2,n7
P:0189 000000         2  80928539         nop
P:018A 5FEF00         4  81328540         move    y:(r7+n7),b
P:018B 60F400 rrrrrr  3  81628541         move    #FHandlePlayerStateMachine,r0
P:018D 56F400 000011  3  81928542         move    #>17,a
P:018F 0BF080 rrrrrr  6  82528543         jsr     SysCallFunction
P:0191 77F400 FFFFFA  3  82828550         move    #-6,n7
P:0193 000000         2  83028551         nop
P:0194 5DEF00         4  83428552         move    y:(r7+n7),b1
P:0195 21C600         2  83628553         move    a,y0
P:0196 20005A         2  83828554         or      y0,b
P:0197 5D6F00         4  84228555         move    b1,y:(r7+n7)
P:0198 77F400 FFFFFB  3  84528557 L62:    move    #-5,n7
P:019A 000000         2  84728558         nop
P:019B 5EEF00         4  85128559         move    y:(r7+n7),a
P:019C 2A0000         2  85328560         move    #0,a2
P:019D 200003         2  85528561         tst     a
P:019E 0AF0AA rrrrrr  6  86128564         jeq     L44
                            28565 
                            28566 ; 212  |    } // end while (bDone)
                            28567 ; 213  |
                            28568 ; 214  |    return MENU_PLAYMODE;
                            28569 
P:01A0 56F400 000001  3  86428571         move    #>1,a
                            28573 
                            28574 ; 215  |}
                            28575 
P:01A2 77F400 FFFFE1  3  86728577         move    #-31,n7
P:01A4 000000         2  86928578         nop
P:01A5 05EF7C         4  87328579         movec   y:(r7+n7),ssh
P:01A6 204F00         2  87528581         move    (r7)+n7
P:01A7 00000C         4  87928583         rts
                            28586 
                            28587 ; 216  |
                            28588 ; 217  |
                            28589 ; 218  |
                            28590 ; 219  |/////////////////////////////////////////////////////////////////////////////////////////
                            28591 ; 220  |//
                            28592 ; 221  |//>  Name:          int _reentrant SendPlayMode(int iCurrentPlayMode, int b, int *pPtr)
                            28593 ; 222  |//
                            28594 ; 223  |//   Type:          Function (codebank callable -- so can initialize to saved setting
                            28595 ; 224  |//
                            28596 ; 225  |//   Description:   This sends the PlayMode settings to the decoder.
                            28597 ; 226  |//
                            28598 ; 227  |//   Inputs:        PlayMode setting to send.
                            28599 ; 228  |//
                            28600 ; 229  |//   Outputs:       Messages posted to the appropriate place. Returns 0.
                            28601 ; 230  |//
                            28602 ; 231  |//   Notes:         This routine can be simplified if not using a menu
                            28603 ; 232  |//                     to switch on current decoder setting and setting up
                            28604 ; 233  |//                     messages to be the next decoder setting
                            28605 ; 234  |//<
                            28606 ; 235  |//////////////////////////////////////////////////////////////////////////////////////////
                            28607 ; 236  |int  _reentrant SendPlayMode(int iCurrentPlayMode, int b, int *pPtr)
                            28608 ; 237  |{
                            28609 
                            28614 FSendPlayMode:
P:01A8 055F7C         2  88128615         movec   ssh,y:(r7)+
P:01A9 205F00         2  88328618         move    (r7)+
                            28628 
                            28629 ; 238  |#ifndef USE_PLAYLIST3
                            28630 ; 239  |    b;pPtr;
                            28631 ; 240  |
                            28632 ; 241  |
                            28633 ; 242  |        // Valid options during music or voice playset:
                            28634 ; 243  |        // Playset types may have different play modes. Differences handled below.
                            28635 ; 244  |        switch(iCurrentPlayMode)
                            28636 ; 245  |        {
                            28637 ; 246  |            case PM_REPEATALL:
                            28638 ; 247  |                g_iPlaylistRepeat = PLAYLIST_REPEAT_ALL;
                            28639 ; 248  |                SysCallFunction(RSRC_PLAYLIST_CODEBANK,Playlist_ShuffleList,FALSE,0,0);
                            28640 ; 249  |                break;
                            28641 ; 250  |            case PM_REPEAT1:
                            28642 ; 251  |                g_iPlaylistRepeat = PLAYLIST_REPEAT_ONE;
                            28643 ; 252  |                SysCallFunction(RSRC_PLAYLIST_CODEBANK,Playlist_ShuffleList,FALSE,0,0);
                            28644 ; 253  |                break;
                            28645 ; 254  |            case PM_SHUFFLE:
                            28646 ; 255  |                if (Playlist_GetPlaySet() == PLAYSET_MUSIC) // no shuffle in voice mode
                            28647 ; 256  |                {   g_iPlaylistRepeat = PLAYLIST_REPEAT_OFF;
                            28648 ; 257  |                    SysCallFunction(RSRC_PLAYLIST_CODEBANK,Playlist_ShuffleList,TRUE,0,0);
                            28649 ; 258  |                }
                            28650 ; 259  |                break;
                            28651 ; 260  |            case PM_SHUFFLE_REPEAT:
                            28652 ; 261  |                if (Playlist_GetPlaySet() == PLAYSET_MUSIC) // no shuffle repeat in voice mode
                            28653 ; 262  |                {   g_iPlaylistRepeat = PLAYLIST_REPEAT_ALL;
                            28654 ; 263  |                    SysCallFunction(RSRC_PLAYLIST_CODEBANK,Playlist_ShuffleList,TRUE,0,0);
                            28655 ; 264  |                }
                            28656 ; 265  |                break;
                            28657 ; 266  |
                            28658 ; 267  |            case PM_NORMAL:
                            28659 ; 268  |            default://nothing, so lets go to normal.
                            28660 ; 269  |                g_iPlaylistRepeat = PLAYLIST_REPEAT_OFF;
                            28661 ; 270  |                SysCallFunction(RSRC_PLAYLIST_CODEBANK,Playlist_ShuffleList,FALSE,0,0);
                            28662 ; 271  |                break;
                            28663 ; 272  |        }
                            28664 ; 273  |#else   // #ifndef USE_PLAYLIST3
                            28665 ; 274  |        INT original_shuffle = g_iShuffleSetting;
                            28666 
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page 112

M:ADDR CODE           CYCLES LINE SOURCELINE
P:01AA 4FF000 rrrrrr  3  88628668         move    y:Fg_iShuffleSetting,y1
P:01AC 200079         2  88828669         tfr     y1,b
                            28672 
                            28673 ; 275  |        b;pPtr;
                            28674 ; 276  |
                            28675 ; 277  |        switch(iCurrentPlayMode)
                            28676 
P:01AD 46F400 000001  3  89128678         move    #>1,y0
P:01AF 64F454 rrrrrr  3  89428679         sub     y0,a    #L97,r4
P:01B1 0AF0AB rrrrrr  6  90028680         jmi     L87
P:01B3 46F400 000003  3  90328681         move    #>3,y0
P:01B5 21DC55         2  90528682         cmp     y0,a    a,n4
P:01B6 0AF0A7 rrrrrr  6  91128683         jgt     L87
P:01B8 07EC94         8  91928684         movem   p:(r4+n4),r4
P:01B9 000000         2  92128685         nop
P:01BA 0AE480         4  92528686         jmp     (r4)
                            28687 
P:01BB rrrrrr               28688 L97:    dc      L83     ; case 1:
P:01BC rrrrrr               28689         dc      L82     ; case 2:
P:01BD rrrrrr               28690         dc      L84     ; case 3:
P:01BE rrrrrr               28691         dc      L85     ; case 4:
                            28692 
                            28693 
                            28694 ; 278  |        {
                            28695 ; 279  |        case PM_REPEATALL:
                            28696 ; 280  |                g_iRepeatSetting = REPEAT_ALL;
                            28697 
P:01BF 44F400 000002  3  92828699 L82:    move    #>2,x0
P:01C1 4C7000 rrrrrr  3  93128700         move    x0,y:Fg_iRepeatSetting
                            28701 
                            28702 ; 281  |                g_iShuffleSetting = SHUFFLE_OFF;
                            28703 
P:01C3 0AF080 rrrrrr  6  93728705         jmp     L89
                            28706 
                            28707 ; 282  |                break;
                            28708 ; 283  |        case PM_REPEAT1:
                            28709 ; 284  |                g_iRepeatSetting = REPEAT_ONE;
                            28710 
P:01C5 2C0100         2  93928712 L83:    move    #1,a1
P:01C6 5C7000 rrrrrr  3  94228714         move    a1,y:Fg_iRepeatSetting
                            28715 
                            28716 ; 285  |                g_iShuffleSetting = SHUFFLE_OFF;
                            28717 
P:01C8 0AF080 rrrrrr  6  94828719         jmp     L89
                            28720 
                            28721 ; 286  |                break;
                            28722 ; 287  |        case PM_SHUFFLE:
                            28723 ; 288  |                g_iRepeatSetting = REPEAT_OFF;
                            28724 
P:01CA 260000         2  95028726 L84:    move    #0,y0
P:01CB 4E7000 rrrrrr  3  95328727         move    y0,y:Fg_iRepeatSetting
                            28728 
                            28729 ; 289  |                g_iShuffleSetting = SHUFFLE_ON;
                            28730 
P:01CD 0AF080 rrrrrr  6  95928732         jmp     L86
                            28733 
                            28734 ; 290  |                break;
                            28735 ; 291  |        case PM_SHUFFLE_REPEAT:
                            28736 ; 292  |                g_iRepeatSetting = REPEAT_ALL;
                            28737 
P:01CF 44F400 000002  3  96228739 L85:    move    #>2,x0
P:01D1 4C7000 rrrrrr  3  96528740         move    x0,y:Fg_iRepeatSetting
                            28741 
                            28742 ; 293  |                g_iShuffleSetting = SHUFFLE_ON;
                            28743 
P:01D3 2C0100         2  96728745 L86:    move    #1,a1
P:01D4 5C7000 rrrrrr  3  97028746         move    a1,y:Fg_iShuffleSetting
                            28747 
                            28748 ; 294  |                break;
                            28749 
P:01D6 0AF080 rrrrrr  6  97628751         jmp     L90
                            28752 
                            28753 ; 295  |
                            28754 ; 296  |        case PM_NORMAL:
                            28755 ; 297  |        default://nothing, so lets go to normal.
                            28756 ; 298  |                g_iRepeatSetting = REPEAT_OFF;
                            28757 
P:01D8 260000         2  97828759 L87:    move    #0,y0
P:01D9 4E7000 rrrrrr  3  98128760         move    y0,y:Fg_iRepeatSetting
                            28761 
                            28762 ; 299  |                g_iShuffleSetting = SHUFFLE_OFF;
                            28763 
P:01DB 240000         2  98328765 L89:    move    #0,x0
P:01DC 4C7000 rrrrrr  3  98628766         move    x0,y:Fg_iShuffleSetting
                            28767 
                            28768 ; 300  |                break;
                            28769 ; 301  |        }
                            28770 ; 302  |
                            28771 ; 303  |        if (original_shuffle != g_iShuffleSetting)
                            28772 
P:01DE 4EF000 rrrrrr  3  98928774 L90:    move    y:Fg_iShuffleSetting,y0
P:01E0 20005D         2  99128775         cmp     y0,b
P:01E1 0AF0AA rrrrrr  6  99728776         jeq     L96
                            28777 
                            28778 ; 304  |        {
                            28779 ; 305  |                SysCallFunction(RSRC_PLAY_STATE_MACHINE_CODE_BANK, ML_browsing_app_init,0,0,0);
                            28780 
P:01E3 20001B         2  99928782         clr     b   
P:01E4 340000         2 100128784         move    #0,r4
P:01E5 240000         2 100328785         move    #0,x0
P:01E6 60F400 rrrrrr  3 100628786         move    #FML_browsing_app_init,r0
P:01E8 56F400 000011  3 100928787         move    #>17,a
P:01EA 0BF080 rrrrrr  6 101528788         jsr     SysCallFunction
                            28790 
                            28791 ; 306  |
                            28792 ; 307  |                if ((g_iShuffleSetting == SHUFFLE_OFF) || (bPlayVoice == TRUE))
                            28793 
P:01EC 5FF000 rrrrrr  3 101828795         move    y:Fg_iShuffleSetting,b
P:01EE 20000B         2 102028796         tst     b
P:01EF 0AF0AA rrrrrr  6 102628797         jeq     L91
P:01F1 5EF000 rrrrrr  3 102928798         move    y:FbPlayVoice,a
P:01F3 46F400 000001  3 103228799         move    #>1,y0
P:01F5 2A0000         2 103428800         move    #0,a2
P:01F6 200055         2 103628801         cmp     y0,a
P:01F7 0AF0A2 rrrrrr  6 104228802         jne     L92
                            28803 
                            28804 ; 308  |                        SysPostMessage(3, MUSICLIB_PLAY_SETSHUFFLE, PLAY_NORMAL);
                            28805 
P:01F9 20001B         2 104428807 L91:    clr     b   
P:01FA 5F5F00         2 104628808         move    b,y:(r7)+
P:01FB 47F400 0B0002  3 104928810         move    #720898,y1
P:01FD 4F5F00         2 105128811         move    y1,y:(r7)+
P:01FE 290300         2 105328813         move    #3,b0
P:01FF 595F00         2 105528814         move    b0,y:(r7)+
P:0200 0BF080 rrrrrr  6 106128816         jsr     FSysPostMessage
P:0202 3F0300         2 106328817         move    #3,n7
P:0203 000000         2 106528818         nop
P:0204 204700         2 106728819         move    (r7)-n7
P:0205 0AF080 rrrrrr  6 107328821         jmp     L95
                            28822 
                            28823 ; 309  |                else
                            28824 ; 310  |                {
                            28825 ; 311  |                        BOOL bLastShuffle_YesOrNot = 0;
                            28826 
                            28828 L92:
P:0207 20001B         2 107528832         clr     b   
                            28834 
                            28835 ; 312  |                        if((playMode & 1<<PLAYMODE_LAST_PLAYMODE_BITPOS) != 0)  bLastShuffle_YesOrNot = 1;
                            28836 
P:0208 5CF000 rrrrrr  3 107828838         move    y:FplayMode,a1
P:020A 44F400 000002  3 108128839         move    #>2,x0
P:020C 200046         2 108328840         and     x0,a
P:020D 218E00         2 108528841         move    a1,a
P:020E 2A0000         2 108728842         move    #0,a2
P:020F 200003         2 108928843         tst     a
P:0210 022058         2 109128844         tne     y0,b
P:0211 045FA0         2 109328845         movec   m0,n7
P:0212 000000         2 109528846         nop
P:0213 5D6F00         4 109928847         move    b1,y:(r7+n7)
                            28850 
                            28851 ; 313  |                        SysPostMessage(3, MUSICLIB_PLAY_SETSHUFFLE, PLAY_SHUFFLE);
                            28852 
P:0214 290100         2 110128854         move    #1,b0
P:0215 595F00         2 110328855         move    b0,y:(r7)+
P:0216 44F400 0B0002  3 110628857         move    #720898,x0
P:0218 4C5F00         2 110828858         move    x0,y:(r7)+
P:0219 290300         2 111028860         move    #3,b0
P:021A 595F00         2 111228861         move    b0,y:(r7)+
P:021B 0BF080 rrrrrr  6 111828863         jsr     FSysPostMessage
P:021D 3F0300         2 112028864         move    #3,n7
P:021E 000000         2 112228865         nop
P:021F 204700         2 112428866         move    (r7)-n7
                            28868 
                            28869 ; 314  |                        SysPostMessage(4,MUSICLIB_SHUFFLE_NEXT,SHUFFLE_NEXT_SONG,&g_shuffle_start);
                            28870 
P:0220 20001B         2 112628872         clr     b   
P:0221 71F400 rrrrrr  3 112928873         move    #Fg_shuffle_start,n1
P:0223 260F00         2 113128874         move    #<$F,y0
P:0224 280400         2 113328875         move    #4,a0
P:0225 795F00         2 113528876         move    n1,y:(r7)+
P:0226 5F5F00         2 113728878         move    b,y:(r7)+
P:0227 4E5F00         2 113928880         move    y0,y:(r7)+
P:0228 585F00         2 114128882         move    a0,y:(r7)+
P:0229 0BF080 rrrrrr  6 114728884         jsr     FSysPostMessage
P:022B 3F0400         2 114928885         move    #4,n7
P:022C 000000         2 115128886         nop
P:022D 204700         2 115328887         move    (r7)-n7
P:022E 64F400 rrrrrr  3 115628889         move    #Fg_shuffle_start,r4
P:0230 6C5F00         2 115828890         move    r4,y:(r7)+
P:0231 290100         2 116028892         move    #1,b0
P:0232 595F00         2 116228893         move    b0,y:(r7)+
P:0233 260F00         2 116428895         move    #<$F,y0
P:0234 4E5F00         2 116628896         move    y0,y:(r7)+
P:0235 290400         2 116828898         move    #4,b0
P:0236 595F00         2 117028899         move    b0,y:(r7)+
                            28901 
                            28902 ; 315  |                        SysPostMessage(4,MUSICLIB_SHUFFLE_NEXT,SHUFFLE_PREVIOUS_SONG,&g_shuffle_start);
                            28903 
P:0237 0BF080 rrrrrr  6 117628905         jsr     FSysPostMessage
P:0239 3F0400         2 117828906         move    #4,n7
P:023A 000000         2 118028907         nop
P:023B 204700         2 118228908         move    (r7)-n7
                            28910 
                            28911 ; 316  |                        if(bLastShuffle_YesOrNot == 0) playMode &= ~(1<<PLAYMODE_LAST_PLAYMODE_BITPOS);
                            28912 
P:023C 045FA0         2 118428914         movec   m0,n7
P:023D 000000         2 118628915         nop
P:023E 5FEF00         4 119028916         move    y:(r7+n7),b
P:023F 2B0000         2 119228917         move    #0,b2
P:0240 20000B         2 119428918         tst     b
P:0241 0AF0A2 rrrrrr  6 120028921         jne     L95
P:0243 0A7041 rrrrrr  6 120628922         bclr    #1,y:FplayMode
                            28925 
                            28926 ; 317  |                }
                            28927 
                            28929 
                            28930 ; 318  |                SysWaitOnEvent(0,0,0);
                            28931 
P:0245 300000         2 120828933 L95:    move    #0,r0
P:0246 20001B         2 121028934         clr     b   
P:0247 200013         2 121228935         clr     a   
P:0248 0BF080 rrrrrr  6 121828936         jsr     SysWaitOnEvent
                            28937 
                            28938 ; 319  |                // end
                            28939 ; 320  |        }
                            28940 ; 321  |#endif  // #ifndef USE_PLAYLIST3
                            28941 ; 322  |
                            28942 ; 323  |    return 0;
                            28943 
P:024A 200013         2 122028945 L96:    clr     a   
                            28946 
                            28947 ; 324  |}
                            28948 
P:024B 205700         2 122228950         move    (r7)-
P:024C 05FF7C         4 122628952         movec   y:-(r7),ssh
P:024D 000000         2 122828955         nop
P:024E 00000C         4 123228956         rts
                            28958 
                            28959 ; 325  |
                            28960 ; 326  |/////////////////////////////////////////////////////////////////////////////////////////
                            28961 ; 327  |//
                            28962 ; 328  |//>  Name:          int _reentrant NextPlayMode(int iDirection, int b, int *c)
                            28963 ; 329  |//
                            28964 ; 330  |//   Type:          Function (code bank callable)
                            28965 ; 331  |//
                            28966 ; 332  |//   Description:   This updates the playmode setting and rolls it over if necessary
                            28967 ; 333  |//
                            28968 ; 334  |//   Inputs:        none (all parameters are ignored)
                            28969 ; 335  |//
                            28970 ; 336  |//   Outputs:       Calls SendPlayMode, then exits
                            28971 ; 337  |//
                            28972 ; 338  |//   Notes:
                            28973 ; 339  |//<
                            28974 ; 340  |//////////////////////////////////////////////////////////////////////////////////////////
                            28975 ; 341  |int _reentrant NextPlayMode(int iDirection, int b, int *c)
                            28976 ; 342  |{
                            28977 
                            28982 FNextPlayMode:
P:024F 055F7C         2 123428983         movec   ssh,y:(r7)+
                            28994 
                            28995 ; 343  |    int iLastPM;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page 113

M:ADDR CODE           CYCLES LINE SOURCELINE
                            28996 ; 344  |#ifndef USE_PLAYLIST3
                            28997 ; 345  |    int iCurrentPlaySet = Playlist_GetPlaySet();
                            28998 ; 346  |    b;c;                        //prevent 'parameter not used'
                            28999 ; 347  |
                            29000 ; 348  |    if (iCurrentPlaySet == PLAYSET_VOICE)
                            29001 ; 349  |    {   iLastPM = LAST_VOICE_PM; // voice playset uses less playmodes than music.
                            29002 ; 350  |    }
                            29003 ; 351  |    else // PLAYSET_MUSIC
                            29004 ; 352  |    {   iLastPM = LAST_PM;
                            29005 ; 353  |    }
                            29006 ; 354  |#else
                            29007 ; 355  |        iLastPM = LAST_PM;
                            29008 ; 356  |#endif
                            29009 ; 357  |
                            29010 ; 358  |    if (iDirection == INCREMENT)
                            29011 
P:0250 46F400 000001  3 123729013         move    #>1,y0
P:0252 200055         2 123929014         cmp     y0,a
P:0253 0AF0A2 rrrrrr  6 124529015         jne     L104
                            29016 
                            29017 ; 359  |    {
                            29018 ; 360  |        g_iPlayModeSetting += 1;
                            29019 
P:0255 5EF000 rrrrrr  3 124829021         move    y:Fg_iPlayModeSetting,a
P:0257 200050         2 125029023         add     y0,a
P:0258 5C7000 rrrrrr  3 125329024         move    a1,y:Fg_iPlayModeSetting
                            29025 
                            29026 ; 361  |        if( g_iPlayModeSetting > iLastPM )    //check for roll over
                            29027 
P:025A 45F400 000004  3 125629029         move    #>4,x1
P:025C 200065         2 125829030         cmp     x1,a
P:025D 0AF0AF rrrrrr  6 126429031         jle     L107
                            29032 
                            29033 ; 362  |            g_iPlayModeSetting = FIRST_PM;
                            29034 
P:025F 200013         2 126629036         clr     a   
P:0260 5E7000 rrrrrr  3 126929037         move    a,y:Fg_iPlayModeSetting
                            29038 
                            29039 ; 363  |#ifdef USE_PLAYLIST5
                            29040 ; 364  |        if (g_iPlayModeSetting == PM_SHUFFLE)
                            29041 ; 365  |            g_iPlayModeSetting = PM_SHUFFLE_REPEAT;
                            29042 ; 366  |#endif
                            29043 ; 367  |    }
                            29044 
P:0262 0AF080 rrrrrr  6 127529046         jmp     L107
                            29047 
                            29048 ; 368  |    else
                            29049 ; 369  |    {
                            29050 ; 370  |        g_iPlayModeSetting -= 1;
                            29051 
P:0264 5FF000 rrrrrr  3 127829053 L104:   move    y:Fg_iPlayModeSetting,b
P:0266 20005C         2 128029055         sub     y0,b
P:0267 5D7000 rrrrrr  3 128329056         move    b1,y:Fg_iPlayModeSetting
                            29057 
                            29058 ; 371  |        if(g_iPlayModeSetting < FIRST_PM)   //check for roll over
                            29059 
P:0269 0AF0A1 rrrrrr  6 128929061         jge     L107
                            29062 
                            29063 ; 372  |            g_iPlayModeSetting = iLastPM;
                            29064 
P:026B 47F400 000004  3 129229066         move    #>4,y1
P:026D 4F7000 rrrrrr  3 129529067         move    y1,y:Fg_iPlayModeSetting
                            29068 
                            29069 ; 373  |#ifdef USE_PLAYLIST5
                            29070 ; 374  |        if (g_iPlayModeSetting == PM_SHUFFLE)
                            29071 ; 375  |            g_iPlayModeSetting = PM_REPEATALL;
                            29072 ; 376  |#endif
                            29073 ; 377  |    }
                            29074 ; 378  |    SendPlayMode(g_iPlayModeSetting,0,0);
                            29075 
P:026F 5EF000 rrrrrr  3 129829077 L107:   move    y:Fg_iPlayModeSetting,a
P:0271 300000         2 130029078         move    #0,r0
P:0272 20001B         2 130229080         clr     b   
P:0273 0BF080 rrrrrr  6 130829081         jsr     FSendPlayMode
                            29082 
                            29083 ; 379  |    return g_iPlayModeSetting;
                            29084 
P:0275 5EF000 rrrrrr  3 131129086         move    y:Fg_iPlayModeSetting,a
                            29087 
                            29088 ; 380  |}
                            29089 
P:0277 05FF7C         4 131529091         movec   y:-(r7),ssh
P:0278 000000         2 131729094         nop
P:0279 00000C         4 132129095         rts
                            29097 
                            29098 ; 381  |
                            29099 ; 382  |
                            29100 ; 383  |
                            29101 ; 384  |#pragma asm
Y:0000                      29106     org y,"Player_settings_Y":
                            29107     extern y:Fg_iPlayModeSetting
                            29109     extern y:Fg_iShuffleSetting
                            29110     extern y:Fg_iRepeatSetting
                            29112 
                            29113     SaveRange Fg_iPlayModeSetting,1
                            29113 
                            29113 
Y:0000 rrrrrr               29113     dc      $400000|Fg_iPlayModeSetting
                            29113 
                            29113 
                            29113 
                            29113 
Y:0001 000003               29113     dc      1*3
                            29115     SaveRange Fg_iShuffleSetting,1
                            29115 
                            29115 
Y:0002 rrrrrr               29115     dc      $400000|Fg_iShuffleSetting
                            29115 
                            29115 
                            29115 
                            29115 
Y:0003 000003               29115     dc      1*3
                            29116     SaveRange Fg_iRepeatSetting,1
                            29116 
                            29116 
Y:0004 rrrrrr               29116     dc      $400000|Fg_iRepeatSetting
                            29116 
                            29116 
                            29116 
                            29116 
Y:0005 000003               29116     dc      1*3
                            29118 
                            29119 ; 402  |#pragma endasm
                            29120 
                            29200 
                            29203 
Y:0000                      29204         org     y,".ybssplaymodemenu",bss:
                            29205 Fg_shuffle_start:
Y:0000 RESERVED             29206         ds      1
Y:0000
                            29214 
                            29215         extern  SysCallFunction, SysWaitOnEvent, FDisplayPagedList
                            29216         extern  FHandlePlayerStateMachine, FML_browsing_app_init
                            29217         extern  FRefreshDisplay, FShutdownMenu, FSysPostMessage
                            29218         extern  FUpdateAutoShutdownTimer, y:FbPlayVoice, y:Fconst_16
                            29219         extern  y:Fconst_zero, y:FgEventInfo, y:Fg_MenuFlags
                            29220         extern  y:Fg_iBackLightState, y:FplayMode
                            29221 
                            29222         global  FNextPlayMode, FPlayModeMenu, FSendPlayMode
                            29223         global  Fg_iPlayModeSetting, Fg_iRepeatSetting, Fg_iShuffleSetting
                            29224         global  Fg_shuffle_start
                            29225 
                            29226         local   L44, L46, L47, L49, L51, L52, L53, L54, L55, L56, L60, L62
                            29227         local   L63, L65, L66, L82, L83, L84, L85, L86, L87, L89, L90, L91
                            29228         local   L92, L95, L96, L97, L104, L107
                            29229 
                            29230         calls   "NextPlayMode", "SendPlayMode"
                            29231         calls   "PlayModeMenu", "NextPlayMode", "SysCallFunction"
                            29232         calls   "PlayModeMenu", "SysPostMessage", "SysWaitOnEvent"
                            29233         calls   "PlayModeMenu", "UpdateAutoShutdownTimer"
                            29234         calls   "SendPlayMode", "SysCallFunction", "SysPostMessage"
                            29235         calls   "SendPlayMode", "SysWaitOnEvent"
                            29236 
