$date
	Sun Oct 23 00:31:58 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#670132
b11010 !
1"
#670134
b11010 &
b11010 %
1$
#670135
0"
#670138
b1101 &
b1101 %
#670142
b101000 &
b101000 %
#670146
b10100 &
b10100 %
#670150
b1010 &
b1010 %
#670154
b101 &
b101 %
#670158
b10000 &
b10000 %
#670162
b1000 &
b1000 %
#670166
b100 &
b100 %
#670170
b10 &
b10 %
#670174
b1 &
1#
b1 %
#670178
b0 &
b0 %
0#
0$
#1660541
b1 !
1"
#1660542
b1 &
b1 %
1$
#1660543
0"
#1660546
1#
#1660550
b0 &
0#
b0 %
0$
#2733970
b1110 &
b1110 %
1$
b1110 !
1"
#2733971
0"
#2733974
b111 &
b111 %
#2733978
b10110 &
b10110 %
#2733982
b1011 &
b1011 %
#2733986
b100010 &
b100010 %
#2733990
b10001 &
b10001 %
#2733994
b110100 &
b110100 %
#2733998
b11010 &
b11010 %
#2734002
b1101 &
b1101 %
#2734006
b101000 &
b101000 %
#2734010
b10100 &
b10100 %
#2734014
b1010 &
b1010 %
#2734018
b101 &
b101 %
#2734022
b10000 &
b10000 %
#2734026
b1000 &
b1000 %
#2734030
b100 &
b100 %
#2734034
b10 &
b10 %
#2734038
b1 &
1#
b1 %
#2734042
b0 &
b0 %
0#
0$
#4500012
