From b9738242196458a770c131674cfc3857f57a5191 Mon Sep 17 00:00:00 2001
From: Sandy Huang <hjc@rock-chips.com>
Date: Mon, 8 Oct 2018 11:06:05 +0800
Subject: [PATCH] drm/rockchip: csi: rk1808 dphy tx max bit rate is
 2.0Gbps/lane

Change-Id: I05d35607b04b139647dc59a1725a88168a13db5b
Signed-off-by: Sandy Huang <hjc@rock-chips.com>
---
 drivers/gpu/drm/rockchip/rockchip-mipi-csi-tx.c | 2 +-
 1 file changed, 1 insertion(+), 1 deletion(-)

diff --git a/drivers/gpu/drm/rockchip/rockchip-mipi-csi-tx.c b/drivers/gpu/drm/rockchip/rockchip-mipi-csi-tx.c
index df696fa97d49..364b9c990a6b 100644
--- a/drivers/gpu/drm/rockchip/rockchip-mipi-csi-tx.c
+++ b/drivers/gpu/drm/rockchip/rockchip-mipi-csi-tx.c
@@ -1248,7 +1248,7 @@ static const u32 rk1808_csi_grf_reg_fields[MAX_FIELDS] = {
 
 static const struct rockchip_mipi_csi_plat_data rk1808_socdata = {
 	.csi0_grf_reg_fields = rk1808_csi_grf_reg_fields,
-	.max_bit_rate_per_lane = 2500000000UL,
+	.max_bit_rate_per_lane = 2000000000UL,
 	.soc_type = RK1808,
 };
 
-- 
2.35.3

