Time resolution is 1 ps
clk=1, reset=0, a=0, b=0, y=x
clk=1, reset=0, a=1, b=1, y=0
clk=1, reset=0, a=0, b=1, y=0
clk=1, reset=0, a=0, b=0, y=0
clk=1, reset=0, a=1, b=0, y=1
clk=1, reset=0, a=0, b=1, y=0
clk=1, reset=0, a=0, b=1, y=0
clk=1, reset=0, a=0, b=0, y=0
clk=1, reset=0, a=0, b=0, y=1
clk=1, reset=0, a=0, b=0, y=0
clk=1, reset=0, a=0, b=0, y=0
clk=1, reset=0, a=0, b=0, y=0
$finish called at time : 2400 ps : File "D:/Coding/Verilog/exam2/exam2.srcs/sources_1/new/detector1.sv" Line 67
