{
  "module_name": "imx8mn-clock.h",
  "hash_id": "9fbcee64f9b7122926887113d905abe2bfcde9d00c036822b265ff3b0d88bb66",
  "original_prompt": "Ingested from linux-6.6.14/include/dt-bindings/clock/imx8mn-clock.h",
  "human_readable_source": " \n \n\n#ifndef __DT_BINDINGS_CLOCK_IMX8MN_H\n#define __DT_BINDINGS_CLOCK_IMX8MN_H\n\n#define IMX8MN_CLK_DUMMY\t\t\t0\n#define IMX8MN_CLK_32K\t\t\t\t1\n#define IMX8MN_CLK_24M\t\t\t\t2\n#define IMX8MN_OSC_HDMI_CLK\t\t\t3\n#define IMX8MN_CLK_EXT1\t\t\t\t4\n#define IMX8MN_CLK_EXT2\t\t\t\t5\n#define IMX8MN_CLK_EXT3\t\t\t\t6\n#define IMX8MN_CLK_EXT4\t\t\t\t7\n#define IMX8MN_AUDIO_PLL1_REF_SEL\t\t8\n#define IMX8MN_AUDIO_PLL2_REF_SEL\t\t9\n#define IMX8MN_VIDEO_PLL_REF_SEL\t\t10\n#define IMX8MN_VIDEO_PLL1_REF_SEL\t\tIMX8MN_VIDEO_PLL_REF_SEL\n#define IMX8MN_DRAM_PLL_REF_SEL\t\t\t11\n#define IMX8MN_GPU_PLL_REF_SEL\t\t\t12\n#define IMX8MN_M7_ALT_PLL_REF_SEL\t\t13\n#define IMX8MN_VPU_PLL_REF_SEL\t\t\tIMX8MN_M7_ALT_PLL_REF_SEL\n#define IMX8MN_ARM_PLL_REF_SEL\t\t\t14\n#define IMX8MN_SYS_PLL1_REF_SEL\t\t\t15\n#define IMX8MN_SYS_PLL2_REF_SEL\t\t\t16\n#define IMX8MN_SYS_PLL3_REF_SEL\t\t\t17\n#define IMX8MN_AUDIO_PLL1\t\t\t18\n#define IMX8MN_AUDIO_PLL2\t\t\t19\n#define IMX8MN_VIDEO_PLL\t\t\t20\n#define IMX8MN_VIDEO_PLL1\t\t\tIMX8MN_VIDEO_PLL\n#define IMX8MN_DRAM_PLL\t\t\t\t21\n#define IMX8MN_GPU_PLL\t\t\t\t22\n#define IMX8MN_M7_ALT_PLL\t\t\t23\n#define IMX8MN_VPU_PLL\t\t\t\tIMX8MN_M7_ALT_PLL\n#define IMX8MN_ARM_PLL\t\t\t\t24\n#define IMX8MN_SYS_PLL1\t\t\t\t25\n#define IMX8MN_SYS_PLL2\t\t\t\t26\n#define IMX8MN_SYS_PLL3\t\t\t\t27\n#define IMX8MN_AUDIO_PLL1_BYPASS\t\t28\n#define IMX8MN_AUDIO_PLL2_BYPASS\t\t29\n#define IMX8MN_VIDEO_PLL_BYPASS\t\t\t30\n#define IMX8MN_VIDEO_PLL1_BYPASS\t\tIMX8MN_VIDEO_PLL_BYPASS\n#define IMX8MN_DRAM_PLL_BYPASS\t\t\t31\n#define IMX8MN_GPU_PLL_BYPASS\t\t\t32\n#define IMX8MN_M7_ALT_PLL_BYPASS\t\t33\n#define IMX8MN_VPU_PLL_BYPASS\t\t\tIMX8MN_M7_ALT_PLL_BYPASS\n#define IMX8MN_ARM_PLL_BYPASS\t\t\t34\n#define IMX8MN_SYS_PLL1_BYPASS\t\t\t35\n#define IMX8MN_SYS_PLL2_BYPASS\t\t\t36\n#define IMX8MN_SYS_PLL3_BYPASS\t\t\t37\n#define IMX8MN_AUDIO_PLL1_OUT\t\t\t38\n#define IMX8MN_AUDIO_PLL2_OUT\t\t\t39\n#define IMX8MN_VIDEO_PLL_OUT\t\t\t40\n#define IMX8MN_VIDEO_PLL1_OUT\t\t\tIMX8MN_VIDEO_PLL_OUT\n#define IMX8MN_DRAM_PLL_OUT\t\t\t41\n#define IMX8MN_GPU_PLL_OUT\t\t\t42\n#define IMX8MN_M7_ALT_PLL_OUT\t\t\t43\n#define IMX8MN_VPU_PLL_OUT\t\t\tIMX8MN_M7_ALT_PLL_OUT\n#define IMX8MN_ARM_PLL_OUT\t\t\t44\n#define IMX8MN_SYS_PLL1_OUT\t\t\t45\n#define IMX8MN_SYS_PLL2_OUT\t\t\t46\n#define IMX8MN_SYS_PLL3_OUT\t\t\t47\n#define IMX8MN_SYS_PLL1_40M\t\t\t48\n#define IMX8MN_SYS_PLL1_80M\t\t\t49\n#define IMX8MN_SYS_PLL1_100M\t\t\t50\n#define IMX8MN_SYS_PLL1_133M\t\t\t51\n#define IMX8MN_SYS_PLL1_160M\t\t\t52\n#define IMX8MN_SYS_PLL1_200M\t\t\t53\n#define IMX8MN_SYS_PLL1_266M\t\t\t54\n#define IMX8MN_SYS_PLL1_400M\t\t\t55\n#define IMX8MN_SYS_PLL1_800M\t\t\t56\n#define IMX8MN_SYS_PLL2_50M\t\t\t57\n#define IMX8MN_SYS_PLL2_100M\t\t\t58\n#define IMX8MN_SYS_PLL2_125M\t\t\t59\n#define IMX8MN_SYS_PLL2_166M\t\t\t60\n#define IMX8MN_SYS_PLL2_200M\t\t\t61\n#define IMX8MN_SYS_PLL2_250M\t\t\t62\n#define IMX8MN_SYS_PLL2_333M\t\t\t63\n#define IMX8MN_SYS_PLL2_500M\t\t\t64\n#define IMX8MN_SYS_PLL2_1000M\t\t\t65\n\n \n#define IMX8MN_CLK_A53_SRC\t\t\t66\n#define IMX8MN_CLK_GPU_CORE_SRC\t\t\t67\n#define IMX8MN_CLK_GPU_SHADER_SRC\t\t68\n#define IMX8MN_CLK_A53_CG\t\t\t69\n#define IMX8MN_CLK_GPU_CORE_CG\t\t\t70\n#define IMX8MN_CLK_GPU_SHADER_CG\t\t71\n#define IMX8MN_CLK_A53_DIV\t\t\t72\n#define IMX8MN_CLK_GPU_CORE_DIV\t\t\t73\n#define IMX8MN_CLK_GPU_SHADER_DIV\t\t74\n\n \n#define IMX8MN_CLK_MAIN_AXI\t\t\t75\n#define IMX8MN_CLK_ENET_AXI\t\t\t76\n#define IMX8MN_CLK_NAND_USDHC_BUS\t\t77\n#define IMX8MN_CLK_DISP_AXI\t\t\t78\n#define IMX8MN_CLK_DISP_APB\t\t\t79\n#define IMX8MN_CLK_USB_BUS\t\t\t80\n#define IMX8MN_CLK_GPU_AXI\t\t\t81\n#define IMX8MN_CLK_GPU_AHB\t\t\t82\n#define IMX8MN_CLK_NOC\t\t\t\t83\n#define IMX8MN_CLK_AHB\t\t\t\t84\n#define IMX8MN_CLK_AUDIO_AHB\t\t\t85\n\n \n#define IMX8MN_CLK_IPG_ROOT\t\t\t86\n#define IMX8MN_CLK_IPG_AUDIO_ROOT\t\t87\n\n \n#define IMX8MN_CLK_DRAM_CORE\t\t\t88\n#define IMX8MN_CLK_DRAM_ALT\t\t\t89\n#define IMX8MN_CLK_DRAM_APB\t\t\t90\n#define IMX8MN_CLK_DRAM_ALT_ROOT\t\t91\n#define IMX8MN_CLK_DISP_PIXEL\t\t\t92\n#define IMX8MN_CLK_SAI2\t\t\t\t93\n#define IMX8MN_CLK_SAI3\t\t\t\t94\n#define IMX8MN_CLK_SAI5\t\t\t\t95\n#define IMX8MN_CLK_SAI6\t\t\t\t96\n#define IMX8MN_CLK_SPDIF1\t\t\t97\n#define IMX8MN_CLK_ENET_REF\t\t\t98\n#define IMX8MN_CLK_ENET_TIMER\t\t\t99\n#define IMX8MN_CLK_ENET_PHY_REF\t\t\t100\n#define IMX8MN_CLK_NAND\t\t\t\t101\n#define IMX8MN_CLK_QSPI\t\t\t\t102\n#define IMX8MN_CLK_USDHC1\t\t\t103\n#define IMX8MN_CLK_USDHC2\t\t\t104\n#define IMX8MN_CLK_I2C1\t\t\t\t105\n#define IMX8MN_CLK_I2C2\t\t\t\t106\n#define IMX8MN_CLK_I2C3\t\t\t\t107\n#define IMX8MN_CLK_I2C4\t\t\t\t108\n#define IMX8MN_CLK_UART1\t\t\t109\n#define IMX8MN_CLK_UART2\t\t\t110\n#define IMX8MN_CLK_UART3\t\t\t111\n#define IMX8MN_CLK_UART4\t\t\t112\n#define IMX8MN_CLK_USB_CORE_REF\t\t\t113\n#define IMX8MN_CLK_USB_PHY_REF\t\t\t114\n#define IMX8MN_CLK_ECSPI1\t\t\t115\n#define IMX8MN_CLK_ECSPI2\t\t\t116\n#define IMX8MN_CLK_PWM1\t\t\t\t117\n#define IMX8MN_CLK_PWM2\t\t\t\t118\n#define IMX8MN_CLK_PWM3\t\t\t\t119\n#define IMX8MN_CLK_PWM4\t\t\t\t120\n#define IMX8MN_CLK_WDOG\t\t\t\t121\n#define IMX8MN_CLK_WRCLK\t\t\t122\n#define IMX8MN_CLK_CLKO1\t\t\t123\n#define IMX8MN_CLK_CLKO2\t\t\t124\n#define IMX8MN_CLK_DSI_CORE\t\t\t125\n#define IMX8MN_CLK_DSI_PHY_REF\t\t\t126\n#define IMX8MN_CLK_DSI_DBI\t\t\t127\n#define IMX8MN_CLK_USDHC3\t\t\t128\n#define IMX8MN_CLK_CAMERA_PIXEL\t\t\t129\n#define IMX8MN_CLK_CSI1_PHY_REF\t\t\t130\n#define IMX8MN_CLK_CSI2_PHY_REF\t\t\t131\n#define IMX8MN_CLK_CSI2_ESC\t\t\t132\n#define IMX8MN_CLK_ECSPI3\t\t\t133\n#define IMX8MN_CLK_PDM\t\t\t\t134\n#define IMX8MN_CLK_SAI7\t\t\t\t135\n\n#define IMX8MN_CLK_ECSPI1_ROOT\t\t\t136\n#define IMX8MN_CLK_ECSPI2_ROOT\t\t\t137\n#define IMX8MN_CLK_ECSPI3_ROOT\t\t\t138\n#define IMX8MN_CLK_ENET1_ROOT\t\t\t139\n#define IMX8MN_CLK_GPIO1_ROOT\t\t\t140\n#define IMX8MN_CLK_GPIO2_ROOT\t\t\t141\n#define IMX8MN_CLK_GPIO3_ROOT\t\t\t142\n#define IMX8MN_CLK_GPIO4_ROOT\t\t\t143\n#define IMX8MN_CLK_GPIO5_ROOT\t\t\t144\n#define IMX8MN_CLK_I2C1_ROOT\t\t\t145\n#define IMX8MN_CLK_I2C2_ROOT\t\t\t146\n#define IMX8MN_CLK_I2C3_ROOT\t\t\t147\n#define IMX8MN_CLK_I2C4_ROOT\t\t\t148\n#define IMX8MN_CLK_MU_ROOT\t\t\t149\n#define IMX8MN_CLK_OCOTP_ROOT\t\t\t150\n#define IMX8MN_CLK_PWM1_ROOT\t\t\t151\n#define IMX8MN_CLK_PWM2_ROOT\t\t\t152\n#define IMX8MN_CLK_PWM3_ROOT\t\t\t153\n#define IMX8MN_CLK_PWM4_ROOT\t\t\t154\n#define IMX8MN_CLK_QSPI_ROOT\t\t\t155\n#define IMX8MN_CLK_NAND_ROOT\t\t\t156\n#define IMX8MN_CLK_SAI2_ROOT\t\t\t157\n#define IMX8MN_CLK_SAI2_IPG\t\t\t158\n#define IMX8MN_CLK_SAI3_ROOT\t\t\t159\n#define IMX8MN_CLK_SAI3_IPG\t\t\t160\n#define IMX8MN_CLK_SAI5_ROOT\t\t\t161\n#define IMX8MN_CLK_SAI5_IPG\t\t\t162\n#define IMX8MN_CLK_SAI6_ROOT\t\t\t163\n#define IMX8MN_CLK_SAI6_IPG\t\t\t164\n#define IMX8MN_CLK_SAI7_ROOT\t\t\t165\n#define IMX8MN_CLK_SAI7_IPG\t\t\t166\n#define IMX8MN_CLK_SDMA1_ROOT\t\t\t167\n#define IMX8MN_CLK_SDMA2_ROOT\t\t\t168\n#define IMX8MN_CLK_UART1_ROOT\t\t\t169\n#define IMX8MN_CLK_UART2_ROOT\t\t\t170\n#define IMX8MN_CLK_UART3_ROOT\t\t\t171\n#define IMX8MN_CLK_UART4_ROOT\t\t\t172\n#define IMX8MN_CLK_USB1_CTRL_ROOT\t\t173\n#define IMX8MN_CLK_USDHC1_ROOT\t\t\t174\n#define IMX8MN_CLK_USDHC2_ROOT\t\t\t175\n#define IMX8MN_CLK_WDOG1_ROOT\t\t\t176\n#define IMX8MN_CLK_WDOG2_ROOT\t\t\t177\n#define IMX8MN_CLK_WDOG3_ROOT\t\t\t178\n#define IMX8MN_CLK_GPU_BUS_ROOT\t\t\t179\n#define IMX8MN_CLK_ASRC_ROOT\t\t\t180\n#define IMX8MN_CLK_GPU3D_ROOT\t\t\t181\n#define IMX8MN_CLK_PDM_ROOT\t\t\t182\n#define IMX8MN_CLK_PDM_IPG\t\t\t183\n#define IMX8MN_CLK_DISP_AXI_ROOT\t\t184\n#define IMX8MN_CLK_DISP_APB_ROOT\t\t185\n#define IMX8MN_CLK_DISP_PIXEL_ROOT\t\t186\n#define IMX8MN_CLK_CAMERA_PIXEL_ROOT\t\t187\n#define IMX8MN_CLK_USDHC3_ROOT\t\t\t188\n#define IMX8MN_CLK_SDMA3_ROOT\t\t\t189\n#define IMX8MN_CLK_TMU_ROOT\t\t\t190\n#define IMX8MN_CLK_ARM\t\t\t\t191\n#define IMX8MN_CLK_NAND_USDHC_BUS_RAWNAND_CLK\t192\n#define IMX8MN_CLK_GPU_CORE_ROOT\t\t193\n#define IMX8MN_CLK_GIC\t\t\t\t194\n\n#define IMX8MN_SYS_PLL1_40M_CG\t\t\t195\n#define IMX8MN_SYS_PLL1_80M_CG\t\t\t196\n#define IMX8MN_SYS_PLL1_100M_CG\t\t\t197\n#define IMX8MN_SYS_PLL1_133M_CG\t\t\t198\n#define IMX8MN_SYS_PLL1_160M_CG\t\t\t199\n#define IMX8MN_SYS_PLL1_200M_CG\t\t\t200\n#define IMX8MN_SYS_PLL1_266M_CG\t\t\t201\n#define IMX8MN_SYS_PLL1_400M_CG\t\t\t202\n#define IMX8MN_SYS_PLL2_50M_CG\t\t\t203\n#define IMX8MN_SYS_PLL2_100M_CG\t\t\t204\n#define IMX8MN_SYS_PLL2_125M_CG\t\t\t205\n#define IMX8MN_SYS_PLL2_166M_CG\t\t\t206\n#define IMX8MN_SYS_PLL2_200M_CG\t\t\t207\n#define IMX8MN_SYS_PLL2_250M_CG\t\t\t208\n#define IMX8MN_SYS_PLL2_333M_CG\t\t\t209\n#define IMX8MN_SYS_PLL2_500M_CG\t\t\t210\n\n#define IMX8MN_CLK_SNVS_ROOT\t\t\t211\n#define IMX8MN_CLK_GPU_CORE\t\t\t212\n#define IMX8MN_CLK_GPU_SHADER\t\t\t213\n\n#define IMX8MN_CLK_A53_CORE\t\t\t214\n\n#define IMX8MN_CLK_CLKOUT1_SEL\t\t\t215\n#define IMX8MN_CLK_CLKOUT1_DIV\t\t\t216\n#define IMX8MN_CLK_CLKOUT1\t\t\t217\n#define IMX8MN_CLK_CLKOUT2_SEL\t\t\t218\n#define IMX8MN_CLK_CLKOUT2_DIV\t\t\t219\n#define IMX8MN_CLK_CLKOUT2\t\t\t220\n\n#define IMX8MN_CLK_M7_CORE\t\t\t221\n\n#define IMX8MN_CLK_GPT_3M\t\t\t222\n#define IMX8MN_CLK_GPT1\t\t\t\t223\n#define IMX8MN_CLK_GPT1_ROOT\t\t\t224\n#define IMX8MN_CLK_GPT2\t\t\t\t225\n#define IMX8MN_CLK_GPT2_ROOT\t\t\t226\n#define IMX8MN_CLK_GPT3\t\t\t\t227\n#define IMX8MN_CLK_GPT3_ROOT\t\t\t228\n#define IMX8MN_CLK_GPT4\t\t\t\t229\n#define IMX8MN_CLK_GPT4_ROOT\t\t\t230\n#define IMX8MN_CLK_GPT5\t\t\t\t231\n#define IMX8MN_CLK_GPT5_ROOT\t\t\t232\n#define IMX8MN_CLK_GPT6\t\t\t\t233\n#define IMX8MN_CLK_GPT6_ROOT\t\t\t234\n\n#define IMX8MN_CLK_END\t\t\t\t235\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}