<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>Mark6: src/extern/PF_RING-4.7.0/drivers/intel/ixgbe/ixgbe-3.3.9-DNA/src/ixgbe_type.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body onload='searchBox.OnSelectItem(0);'>
<!-- Generated by Doxygen 1.7.4 -->
<script type="text/javascript"><!--
var searchBox = new SearchBox("searchBox", "search",false,'Search');
--></script>
<div id="top">
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">Mark6</div>
   <div id="projectbrief">Mark6 VLBI data acquisition software.</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li><a href="dirs.html"><span>Directories</span></a></li>
      <li id="searchli">
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
    </ul>
  </div>
  <div id="nav-path" class="navpath">
    <ul>
      <li class="navelem"><a class="el" href="dir_249616ead0532db7c581c28062f7a49e.html">src</a>      </li>
      <li class="navelem"><a class="el" href="dir_99a38eff05bc1388efa7bcbb456e2008.html">extern</a>      </li>
      <li class="navelem"><a class="el" href="dir_53c688ba8854e22dd560901b085b7a24.html">PF_RING-4.7.0</a>      </li>
      <li class="navelem"><a class="el" href="dir_08abce4056e40422ca54188a7ad15713.html">drivers</a>      </li>
      <li class="navelem"><a class="el" href="dir_0aa32237f90cad5b43b1dfe5d6b3443b.html">intel</a>      </li>
      <li class="navelem"><a class="el" href="dir_aa6459e1e92664bab04094557f6624be.html">ixgbe</a>      </li>
      <li class="navelem"><a class="el" href="dir_3b56ec236485f9dee0c084116c4cc016.html">ixgbe-3.3.9-DNA</a>      </li>
      <li class="navelem"><a class="el" href="dir_ecb77d0badc0ebf1a0c30c7262560bf3.html">src</a>      </li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="headertitle">
<div class="title">ixgbe_type.h</div>  </div>
</div>
<div class="contents">
<div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 <span class="comment">/*******************************************************************************</span>
<a name="l00002"></a>00002 <span class="comment"></span>
<a name="l00003"></a>00003 <span class="comment">  Intel 10 Gigabit PCI Express Linux driver</span>
<a name="l00004"></a>00004 <span class="comment">  Copyright(c) 1999 - 2010 Intel Corporation.</span>
<a name="l00005"></a>00005 <span class="comment"></span>
<a name="l00006"></a>00006 <span class="comment">  This program is free software; you can redistribute it and/or modify it</span>
<a name="l00007"></a>00007 <span class="comment">  under the terms and conditions of the GNU General Public License,</span>
<a name="l00008"></a>00008 <span class="comment">  version 2, as published by the Free Software Foundation.</span>
<a name="l00009"></a>00009 <span class="comment"></span>
<a name="l00010"></a>00010 <span class="comment">  This program is distributed in the hope it will be useful, but WITHOUT</span>
<a name="l00011"></a>00011 <span class="comment">  ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or</span>
<a name="l00012"></a>00012 <span class="comment">  FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for</span>
<a name="l00013"></a>00013 <span class="comment">  more details.</span>
<a name="l00014"></a>00014 <span class="comment"></span>
<a name="l00015"></a>00015 <span class="comment">  You should have received a copy of the GNU General Public License along with</span>
<a name="l00016"></a>00016 <span class="comment">  this program; if not, write to the Free Software Foundation, Inc.,</span>
<a name="l00017"></a>00017 <span class="comment">  51 Franklin St - Fifth Floor, Boston, MA 02110-1301 USA.</span>
<a name="l00018"></a>00018 <span class="comment"></span>
<a name="l00019"></a>00019 <span class="comment">  The full GNU General Public License is included in this distribution in</span>
<a name="l00020"></a>00020 <span class="comment">  the file called &quot;COPYING&quot;.</span>
<a name="l00021"></a>00021 <span class="comment"></span>
<a name="l00022"></a>00022 <span class="comment">  Contact Information:</span>
<a name="l00023"></a>00023 <span class="comment">  e1000-devel Mailing List &lt;e1000-devel@lists.sourceforge.net&gt;</span>
<a name="l00024"></a>00024 <span class="comment">  Intel Corporation, 5200 N.E. Elam Young Parkway, Hillsboro, OR 97124-6497</span>
<a name="l00025"></a>00025 <span class="comment"></span>
<a name="l00026"></a>00026 <span class="comment">*******************************************************************************/</span>
<a name="l00027"></a>00027 
<a name="l00028"></a>00028 <span class="preprocessor">#ifndef _IXGBE_TYPE_H_</span>
<a name="l00029"></a>00029 <span class="preprocessor"></span><span class="preprocessor">#define _IXGBE_TYPE_H_</span>
<a name="l00030"></a>00030 <span class="preprocessor"></span>
<a name="l00031"></a>00031 <span class="preprocessor">#include &quot;ixgbe_osdep.h&quot;</span>
<a name="l00032"></a>00032 
<a name="l00033"></a>00033 
<a name="l00034"></a>00034 <span class="comment">/* Vendor ID */</span>
<a name="l00035"></a>00035 <span class="preprocessor">#define IXGBE_INTEL_VENDOR_ID   0x8086</span>
<a name="l00036"></a>00036 <span class="preprocessor"></span>
<a name="l00037"></a>00037 <span class="comment">/* Device IDs */</span>
<a name="l00038"></a>00038 <span class="preprocessor">#define IXGBE_DEV_ID_82598               0x10B6</span>
<a name="l00039"></a>00039 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_DEV_ID_82598_BX            0x1508</span>
<a name="l00040"></a>00040 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_DEV_ID_82598AF_DUAL_PORT   0x10C6</span>
<a name="l00041"></a>00041 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_DEV_ID_82598AF_SINGLE_PORT 0x10C7</span>
<a name="l00042"></a>00042 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_DEV_ID_82598AT             0x10C8</span>
<a name="l00043"></a>00043 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_DEV_ID_82598AT2            0x150B</span>
<a name="l00044"></a>00044 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_DEV_ID_82598EB_SFP_LOM     0x10DB</span>
<a name="l00045"></a>00045 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_DEV_ID_82598EB_CX4         0x10DD</span>
<a name="l00046"></a>00046 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_DEV_ID_82598_CX4_DUAL_PORT 0x10EC</span>
<a name="l00047"></a>00047 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_DEV_ID_82598_DA_DUAL_PORT  0x10F1</span>
<a name="l00048"></a>00048 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_DEV_ID_82598_SR_DUAL_PORT_EM      0x10E1</span>
<a name="l00049"></a>00049 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_DEV_ID_82598EB_XF_LR       0x10F4</span>
<a name="l00050"></a>00050 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_DEV_ID_82599_KX4  0x10F7</span>
<a name="l00051"></a>00051 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_DEV_ID_82599_KX4_MEZZ      0x1514</span>
<a name="l00052"></a>00052 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_DEV_ID_82599_KR   0x1517</span>
<a name="l00053"></a>00053 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_DEV_ID_82599_COMBO_BACKPLANE      0x10F8</span>
<a name="l00054"></a>00054 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_SUBDEV_ID_82599_KX4_KR_MEZZ       0x000C</span>
<a name="l00055"></a>00055 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_DEV_ID_82599_CX4  0x10F9</span>
<a name="l00056"></a>00056 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_DEV_ID_82599_SFP  0x10FB</span>
<a name="l00057"></a>00057 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_SUBDEV_ID_82599_SFP        0x11A9</span>
<a name="l00058"></a>00058 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_DEV_ID_82599_BACKPLANE_FCOE       0x152A</span>
<a name="l00059"></a>00059 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_DEV_ID_82599_SFP_FCOE      0x1529</span>
<a name="l00060"></a>00060 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_DEV_ID_82599_SFP_EM        0x1507</span>
<a name="l00061"></a>00061 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_DEV_ID_82599_XAUI_LOM      0x10FC</span>
<a name="l00062"></a>00062 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_DEV_ID_82599_T3_LOM        0x151C</span>
<a name="l00063"></a>00063 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_DEV_ID_X540T      0x1528</span>
<a name="l00064"></a>00064 <span class="preprocessor"></span>
<a name="l00065"></a>00065 <span class="comment">/* General Registers */</span>
<a name="l00066"></a>00066 <span class="preprocessor">#define IXGBE_CTRL      0x00000</span>
<a name="l00067"></a>00067 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_STATUS    0x00008</span>
<a name="l00068"></a>00068 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_CTRL_EXT  0x00018</span>
<a name="l00069"></a>00069 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_ESDP      0x00020</span>
<a name="l00070"></a>00070 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_EODSDP    0x00028</span>
<a name="l00071"></a>00071 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_I2CCTL    0x00028</span>
<a name="l00072"></a>00072 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_PHY_GPIO          0x00028</span>
<a name="l00073"></a>00073 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_MAC_GPIO          0x00030</span>
<a name="l00074"></a>00074 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_PHYINT_STATUS0    0x00100</span>
<a name="l00075"></a>00075 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_PHYINT_STATUS1    0x00104</span>
<a name="l00076"></a>00076 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_PHYINT_STATUS2    0x00108</span>
<a name="l00077"></a>00077 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_LEDCTL    0x00200</span>
<a name="l00078"></a>00078 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_FRTIMER   0x00048</span>
<a name="l00079"></a>00079 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_TCPTIMER  0x0004C</span>
<a name="l00080"></a>00080 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_CORESPARE 0x00600</span>
<a name="l00081"></a>00081 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_EXVET     0x05078</span>
<a name="l00082"></a>00082 <span class="preprocessor"></span>
<a name="l00083"></a>00083 <span class="comment">/* NVM Registers */</span>
<a name="l00084"></a>00084 <span class="preprocessor">#define IXGBE_EEC       0x10010</span>
<a name="l00085"></a>00085 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_EERD      0x10014</span>
<a name="l00086"></a>00086 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_EEWR      0x10018</span>
<a name="l00087"></a>00087 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_FLA       0x1001C</span>
<a name="l00088"></a>00088 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_EEMNGCTL  0x10110</span>
<a name="l00089"></a>00089 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_EEMNGDATA 0x10114</span>
<a name="l00090"></a>00090 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_FLMNGCTL  0x10118</span>
<a name="l00091"></a>00091 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_FLMNGDATA 0x1011C</span>
<a name="l00092"></a>00092 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_FLMNGCNT  0x10120</span>
<a name="l00093"></a>00093 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_FLOP      0x1013C</span>
<a name="l00094"></a>00094 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_GRC       0x10200</span>
<a name="l00095"></a>00095 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_SRAMREL   0x10210</span>
<a name="l00096"></a>00096 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_PHYDBG    0x10218</span>
<a name="l00097"></a>00097 <span class="preprocessor"></span>
<a name="l00098"></a>00098 <span class="comment">/* General Receive Control */</span>
<a name="l00099"></a>00099 <span class="preprocessor">#define IXGBE_GRC_MNG   0x00000001 </span><span class="comment">/* Manageability Enable */</span>
<a name="l00100"></a>00100 <span class="preprocessor">#define IXGBE_GRC_APME  0x00000002 </span><span class="comment">/* APM enabled in EEPROM */</span>
<a name="l00101"></a>00101 
<a name="l00102"></a>00102 <span class="preprocessor">#define IXGBE_VPDDIAG0  0x10204</span>
<a name="l00103"></a>00103 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_VPDDIAG1  0x10208</span>
<a name="l00104"></a>00104 <span class="preprocessor"></span>
<a name="l00105"></a>00105 <span class="comment">/* I2CCTL Bit Masks */</span>
<a name="l00106"></a>00106 <span class="preprocessor">#define IXGBE_I2C_CLK_IN        0x00000001</span>
<a name="l00107"></a>00107 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_I2C_CLK_OUT       0x00000002</span>
<a name="l00108"></a>00108 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_I2C_DATA_IN       0x00000004</span>
<a name="l00109"></a>00109 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_I2C_DATA_OUT      0x00000008</span>
<a name="l00110"></a>00110 <span class="preprocessor"></span>
<a name="l00111"></a>00111 <span class="comment">/* Interrupt Registers */</span>
<a name="l00112"></a>00112 <span class="preprocessor">#define IXGBE_EICR      0x00800</span>
<a name="l00113"></a>00113 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_EICS      0x00808</span>
<a name="l00114"></a>00114 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_EIMS      0x00880</span>
<a name="l00115"></a>00115 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_EIMC      0x00888</span>
<a name="l00116"></a>00116 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_EIAC      0x00810</span>
<a name="l00117"></a>00117 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_EIAM      0x00890</span>
<a name="l00118"></a>00118 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_EICS_EX(_i)       (0x00A90 + (_i) * 4)</span>
<a name="l00119"></a>00119 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_EIMS_EX(_i)       (0x00AA0 + (_i) * 4)</span>
<a name="l00120"></a>00120 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_EIMC_EX(_i)       (0x00AB0 + (_i) * 4)</span>
<a name="l00121"></a>00121 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_EIAM_EX(_i)       (0x00AD0 + (_i) * 4)</span>
<a name="l00122"></a>00122 <span class="preprocessor"></span><span class="comment">/* 82599 EITR is only 12 bits, with the lower 3 always zero */</span>
<a name="l00123"></a>00123 <span class="comment">/*</span>
<a name="l00124"></a>00124 <span class="comment"> * 82598 EITR is 16 bits but set the limits based on the max</span>
<a name="l00125"></a>00125 <span class="comment"> * supported by all ixgbe hardware</span>
<a name="l00126"></a>00126 <span class="comment"> */</span>
<a name="l00127"></a>00127 <span class="preprocessor">#define IXGBE_MAX_INT_RATE      488281</span>
<a name="l00128"></a>00128 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_MIN_INT_RATE      956</span>
<a name="l00129"></a>00129 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_MAX_EITR          0x00000FF8</span>
<a name="l00130"></a>00130 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_MIN_EITR          8</span>
<a name="l00131"></a>00131 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_EITR(_i)  (((_i) &lt;= 23) ? (0x00820 + ((_i) * 4)) : \</span>
<a name="l00132"></a>00132 <span class="preprocessor">                         (0x012300 + (((_i) - 24) * 4)))</span>
<a name="l00133"></a>00133 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_EITR_ITR_INT_MASK 0x00000FF8</span>
<a name="l00134"></a>00134 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_EITR_LLI_MOD      0x00008000</span>
<a name="l00135"></a>00135 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_EITR_CNT_WDIS     0x80000000</span>
<a name="l00136"></a>00136 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_IVAR(_i)  (0x00900 + ((_i) * 4)) </span><span class="comment">/* 24 at 0x900-0x960 */</span>
<a name="l00137"></a>00137 <span class="preprocessor">#define IXGBE_IVAR_MISC 0x00A00 </span><span class="comment">/* misc MSI-X interrupt causes */</span>
<a name="l00138"></a>00138 <span class="preprocessor">#define IXGBE_EITRSEL   0x00894</span>
<a name="l00139"></a>00139 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_MSIXT     0x00000 </span><span class="comment">/* MSI-X Table. 0x0000 - 0x01C */</span>
<a name="l00140"></a>00140 <span class="preprocessor">#define IXGBE_MSIXPBA   0x02000 </span><span class="comment">/* MSI-X Pending bit array */</span>
<a name="l00141"></a>00141 <span class="preprocessor">#define IXGBE_PBACL(_i) (((_i) == 0) ? (0x11068) : (0x110C0 + ((_i) * 4)))</span>
<a name="l00142"></a>00142 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_GPIE      0x00898</span>
<a name="l00143"></a>00143 <span class="preprocessor"></span>
<a name="l00144"></a>00144 <span class="comment">/* Flow Control Registers */</span>
<a name="l00145"></a>00145 <span class="preprocessor">#define IXGBE_FCADBUL   0x03210</span>
<a name="l00146"></a>00146 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_FCADBUH   0x03214</span>
<a name="l00147"></a>00147 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_FCAMACL   0x04328</span>
<a name="l00148"></a>00148 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_FCAMACH   0x0432C</span>
<a name="l00149"></a>00149 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_FCRTH_82599(_i) (0x03260 + ((_i) * 4)) </span><span class="comment">/* 8 of these (0-7) */</span>
<a name="l00150"></a>00150 <span class="preprocessor">#define IXGBE_FCRTL_82599(_i) (0x03220 + ((_i) * 4)) </span><span class="comment">/* 8 of these (0-7) */</span>
<a name="l00151"></a>00151 <span class="preprocessor">#define IXGBE_PFCTOP    0x03008</span>
<a name="l00152"></a>00152 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_FCTTV(_i) (0x03200 + ((_i) * 4)) </span><span class="comment">/* 4 of these (0-3) */</span>
<a name="l00153"></a>00153 <span class="preprocessor">#define IXGBE_FCRTL(_i) (0x03220 + ((_i) * 8)) </span><span class="comment">/* 8 of these (0-7) */</span>
<a name="l00154"></a>00154 <span class="preprocessor">#define IXGBE_FCRTH(_i) (0x03260 + ((_i) * 8)) </span><span class="comment">/* 8 of these (0-7) */</span>
<a name="l00155"></a>00155 <span class="preprocessor">#define IXGBE_FCRTV     0x032A0</span>
<a name="l00156"></a>00156 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_FCCFG     0x03D00</span>
<a name="l00157"></a>00157 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_TFCS      0x0CE00</span>
<a name="l00158"></a>00158 <span class="preprocessor"></span>
<a name="l00159"></a>00159 <span class="comment">/* Receive DMA Registers */</span>
<a name="l00160"></a>00160 <span class="preprocessor">#define IXGBE_RDBAL(_i) (((_i) &lt; 64) ? (0x01000 + ((_i) * 0x40)) : \</span>
<a name="l00161"></a>00161 <span class="preprocessor">                         (0x0D000 + ((_i - 64) * 0x40)))</span>
<a name="l00162"></a>00162 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_RDBAH(_i) (((_i) &lt; 64) ? (0x01004 + ((_i) * 0x40)) : \</span>
<a name="l00163"></a>00163 <span class="preprocessor">                         (0x0D004 + ((_i - 64) * 0x40)))</span>
<a name="l00164"></a>00164 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_RDLEN(_i) (((_i) &lt; 64) ? (0x01008 + ((_i) * 0x40)) : \</span>
<a name="l00165"></a>00165 <span class="preprocessor">                         (0x0D008 + ((_i - 64) * 0x40)))</span>
<a name="l00166"></a>00166 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_RDH(_i)   (((_i) &lt; 64) ? (0x01010 + ((_i) * 0x40)) : \</span>
<a name="l00167"></a>00167 <span class="preprocessor">                         (0x0D010 + ((_i - 64) * 0x40)))</span>
<a name="l00168"></a>00168 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_RDT(_i)   (((_i) &lt; 64) ? (0x01018 + ((_i) * 0x40)) : \</span>
<a name="l00169"></a>00169 <span class="preprocessor">                         (0x0D018 + ((_i - 64) * 0x40)))</span>
<a name="l00170"></a>00170 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_RXDCTL(_i) (((_i) &lt; 64) ? (0x01028 + ((_i) * 0x40)) : \</span>
<a name="l00171"></a>00171 <span class="preprocessor">                          (0x0D028 + ((_i - 64) * 0x40)))</span>
<a name="l00172"></a>00172 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_RSCCTL(_i) (((_i) &lt; 64) ? (0x0102C + ((_i) * 0x40)) : \</span>
<a name="l00173"></a>00173 <span class="preprocessor">                          (0x0D02C + ((_i - 64) * 0x40)))</span>
<a name="l00174"></a>00174 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_RSCDBU     0x03028</span>
<a name="l00175"></a>00175 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_RDDCC      0x02F20</span>
<a name="l00176"></a>00176 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_RXMEMWRAP  0x03190</span>
<a name="l00177"></a>00177 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_STARCTRL   0x03024</span>
<a name="l00178"></a>00178 <span class="preprocessor"></span><span class="comment">/*</span>
<a name="l00179"></a>00179 <span class="comment"> * Split and Replication Receive Control Registers</span>
<a name="l00180"></a>00180 <span class="comment"> * 00-15 : 0x02100 + n*4</span>
<a name="l00181"></a>00181 <span class="comment"> * 16-64 : 0x01014 + n*0x40</span>
<a name="l00182"></a>00182 <span class="comment"> * 64-127: 0x0D014 + (n-64)*0x40</span>
<a name="l00183"></a>00183 <span class="comment"> */</span>
<a name="l00184"></a>00184 <span class="preprocessor">#define IXGBE_SRRCTL(_i) (((_i) &lt;= 15) ? (0x02100 + ((_i) * 4)) : \</span>
<a name="l00185"></a>00185 <span class="preprocessor">                          (((_i) &lt; 64) ? (0x01014 + ((_i) * 0x40)) : \</span>
<a name="l00186"></a>00186 <span class="preprocessor">                          (0x0D014 + ((_i - 64) * 0x40))))</span>
<a name="l00187"></a>00187 <span class="preprocessor"></span><span class="comment">/*</span>
<a name="l00188"></a>00188 <span class="comment"> * Rx DCA Control Register:</span>
<a name="l00189"></a>00189 <span class="comment"> * 00-15 : 0x02200 + n*4</span>
<a name="l00190"></a>00190 <span class="comment"> * 16-64 : 0x0100C + n*0x40</span>
<a name="l00191"></a>00191 <span class="comment"> * 64-127: 0x0D00C + (n-64)*0x40</span>
<a name="l00192"></a>00192 <span class="comment"> */</span>
<a name="l00193"></a>00193 <span class="preprocessor">#define IXGBE_DCA_RXCTRL(_i)    (((_i) &lt;= 15) ? (0x02200 + ((_i) * 4)) : \</span>
<a name="l00194"></a>00194 <span class="preprocessor">                                 (((_i) &lt; 64) ? (0x0100C + ((_i) * 0x40)) : \</span>
<a name="l00195"></a>00195 <span class="preprocessor">                                 (0x0D00C + ((_i - 64) * 0x40))))</span>
<a name="l00196"></a>00196 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_RDRXCTL           0x02F00</span>
<a name="l00197"></a>00197 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_RDRXCTL_RSC_PUSH  0x80</span>
<a name="l00198"></a>00198 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_RXPBSIZE(_i)      (0x03C00 + ((_i) * 4))</span>
<a name="l00199"></a>00199 <span class="preprocessor"></span>                                             <span class="comment">/* 8 of these 0x03C00 - 0x03C1C */</span>
<a name="l00200"></a>00200 <span class="preprocessor">#define IXGBE_RXCTRL    0x03000</span>
<a name="l00201"></a>00201 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_DROPEN    0x03D04</span>
<a name="l00202"></a>00202 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_RXPBSIZE_SHIFT 10</span>
<a name="l00203"></a>00203 <span class="preprocessor"></span>
<a name="l00204"></a>00204 <span class="comment">/* Receive Registers */</span>
<a name="l00205"></a>00205 <span class="preprocessor">#define IXGBE_RXCSUM    0x05000</span>
<a name="l00206"></a>00206 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_RFCTL     0x05008</span>
<a name="l00207"></a>00207 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_DRECCCTL  0x02F08</span>
<a name="l00208"></a>00208 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_DRECCCTL_DISABLE 0</span>
<a name="l00209"></a>00209 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_DRECCCTL2 0x02F8C</span>
<a name="l00210"></a>00210 <span class="preprocessor"></span>
<a name="l00211"></a>00211 <span class="comment">/* Multicast Table Array - 128 entries */</span>
<a name="l00212"></a>00212 <span class="preprocessor">#define IXGBE_MTA(_i)   (0x05200 + ((_i) * 4))</span>
<a name="l00213"></a>00213 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_RAL(_i)   (((_i) &lt;= 15) ? (0x05400 + ((_i) * 8)) : \</span>
<a name="l00214"></a>00214 <span class="preprocessor">                         (0x0A200 + ((_i) * 8)))</span>
<a name="l00215"></a>00215 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_RAH(_i)   (((_i) &lt;= 15) ? (0x05404 + ((_i) * 8)) : \</span>
<a name="l00216"></a>00216 <span class="preprocessor">                         (0x0A204 + ((_i) * 8)))</span>
<a name="l00217"></a>00217 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_MPSAR_LO(_i) (0x0A600 + ((_i) * 8))</span>
<a name="l00218"></a>00218 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_MPSAR_HI(_i) (0x0A604 + ((_i) * 8))</span>
<a name="l00219"></a>00219 <span class="preprocessor"></span><span class="comment">/* Packet split receive type */</span>
<a name="l00220"></a>00220 <span class="preprocessor">#define IXGBE_PSRTYPE(_i)    (((_i) &lt;= 15) ? (0x05480 + ((_i) * 4)) : \</span>
<a name="l00221"></a>00221 <span class="preprocessor">                              (0x0EA00 + ((_i) * 4)))</span>
<a name="l00222"></a>00222 <span class="preprocessor"></span><span class="comment">/* array of 4096 1-bit vlan filters */</span>
<a name="l00223"></a>00223 <span class="preprocessor">#define IXGBE_VFTA(_i)  (0x0A000 + ((_i) * 4))</span>
<a name="l00224"></a>00224 <span class="preprocessor"></span><span class="comment">/*array of 4096 4-bit vlan vmdq indices */</span>
<a name="l00225"></a>00225 <span class="preprocessor">#define IXGBE_VFTAVIND(_j, _i)  (0x0A200 + ((_j) * 0x200) + ((_i) * 4))</span>
<a name="l00226"></a>00226 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_FCTRL     0x05080</span>
<a name="l00227"></a>00227 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_VLNCTRL   0x05088</span>
<a name="l00228"></a>00228 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_MCSTCTRL  0x05090</span>
<a name="l00229"></a>00229 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_MRQC      0x05818</span>
<a name="l00230"></a>00230 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_SAQF(_i)  (0x0E000 + ((_i) * 4)) </span><span class="comment">/* Source Address Queue Filter */</span>
<a name="l00231"></a>00231 <span class="preprocessor">#define IXGBE_DAQF(_i)  (0x0E200 + ((_i) * 4)) </span><span class="comment">/* Dest. Address Queue Filter */</span>
<a name="l00232"></a>00232 <span class="preprocessor">#define IXGBE_SDPQF(_i) (0x0E400 + ((_i) * 4)) </span><span class="comment">/* Src Dest. Addr Queue Filter */</span>
<a name="l00233"></a>00233 <span class="preprocessor">#define IXGBE_FTQF(_i)  (0x0E600 + ((_i) * 4)) </span><span class="comment">/* Five Tuple Queue Filter */</span>
<a name="l00234"></a>00234 <span class="preprocessor">#define IXGBE_ETQF(_i)  (0x05128 + ((_i) * 4)) </span><span class="comment">/* EType Queue Filter */</span>
<a name="l00235"></a>00235 <span class="preprocessor">#define IXGBE_ETQS(_i)  (0x0EC00 + ((_i) * 4)) </span><span class="comment">/* EType Queue Select */</span>
<a name="l00236"></a>00236 <span class="preprocessor">#define IXGBE_SYNQF     0x0EC30 </span><span class="comment">/* SYN Packet Queue Filter */</span>
<a name="l00237"></a>00237 <span class="preprocessor">#define IXGBE_RQTC      0x0EC70</span>
<a name="l00238"></a>00238 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_MTQC      0x08120</span>
<a name="l00239"></a>00239 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_VLVF(_i)  (0x0F100 + ((_i) * 4))  </span><span class="comment">/* 64 of these (0-63) */</span>
<a name="l00240"></a>00240 <span class="preprocessor">#define IXGBE_VLVFB(_i) (0x0F200 + ((_i) * 4))  </span><span class="comment">/* 128 of these (0-127) */</span>
<a name="l00241"></a>00241 <span class="preprocessor">#define IXGBE_VMVIR(_i) (0x08000 + ((_i) * 4))  </span><span class="comment">/* 64 of these (0-63) */</span>
<a name="l00242"></a>00242 <span class="preprocessor">#define IXGBE_VT_CTL         0x051B0</span>
<a name="l00243"></a>00243 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_PFMAILBOX(_i)  (0x04B00 + (4 * (_i))) </span><span class="comment">/* 64 total */</span>
<a name="l00244"></a>00244 <span class="preprocessor">#define IXGBE_PFMBMEM(_i)    (0x13000 + (64 * (_i))) </span><span class="comment">/* 64 Mailboxes, 16 DW each */</span>
<a name="l00245"></a>00245 <span class="preprocessor">#define IXGBE_PFMBICR(_i)    (0x00710 + (4 * (_i))) </span><span class="comment">/* 4 total */</span>
<a name="l00246"></a>00246 <span class="preprocessor">#define IXGBE_PFMBIMR(_i)    (0x00720 + (4 * (_i))) </span><span class="comment">/* 4 total */</span>
<a name="l00247"></a>00247 <span class="preprocessor">#define IXGBE_VFRE(_i)       (0x051E0 + ((_i) * 4))</span>
<a name="l00248"></a>00248 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_VFTE(_i)       (0x08110 + ((_i) * 4))</span>
<a name="l00249"></a>00249 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_VMECM(_i)      (0x08790 + ((_i) * 4))</span>
<a name="l00250"></a>00250 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_QDE            0x2F04</span>
<a name="l00251"></a>00251 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_VMTXSW(_i)     (0x05180 + ((_i) * 4)) </span><span class="comment">/* 2 total */</span>
<a name="l00252"></a>00252 <span class="preprocessor">#define IXGBE_VMOLR(_i)      (0x0F000 + ((_i) * 4)) </span><span class="comment">/* 64 total */</span>
<a name="l00253"></a>00253 <span class="preprocessor">#define IXGBE_UTA(_i)        (0x0F400 + ((_i) * 4))</span>
<a name="l00254"></a>00254 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_MRCTL(_i)      (0x0F600 + ((_i) * 4))</span>
<a name="l00255"></a>00255 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_VMRVLAN(_i)    (0x0F610 + ((_i) * 4))</span>
<a name="l00256"></a>00256 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_VMRVM(_i)      (0x0F630 + ((_i) * 4))</span>
<a name="l00257"></a>00257 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_L34T_IMIR(_i)  (0x0E800 + ((_i) * 4)) </span><span class="comment">/*128 of these (0-127)*/</span>
<a name="l00258"></a>00258 <span class="preprocessor">#define IXGBE_RXFECCERR0         0x051B8</span>
<a name="l00259"></a>00259 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_LLITHRESH 0x0EC90</span>
<a name="l00260"></a>00260 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_IMIR(_i)  (0x05A80 + ((_i) * 4))  </span><span class="comment">/* 8 of these (0-7) */</span>
<a name="l00261"></a>00261 <span class="preprocessor">#define IXGBE_IMIREXT(_i)       (0x05AA0 + ((_i) * 4))  </span><span class="comment">/* 8 of these (0-7) */</span>
<a name="l00262"></a>00262 <span class="preprocessor">#define IXGBE_IMIRVP    0x05AC0</span>
<a name="l00263"></a>00263 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_VMD_CTL   0x0581C</span>
<a name="l00264"></a>00264 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_RETA(_i)  (0x05C00 + ((_i) * 4))  </span><span class="comment">/* 32 of these (0-31) */</span>
<a name="l00265"></a>00265 <span class="preprocessor">#define IXGBE_RSSRK(_i) (0x05C80 + ((_i) * 4))  </span><span class="comment">/* 10 of these (0-9) */</span>
<a name="l00266"></a>00266 
<a name="l00267"></a>00267 <span class="comment">/* Flow Director registers */</span>
<a name="l00268"></a>00268 <span class="preprocessor">#define IXGBE_FDIRCTRL  0x0EE00</span>
<a name="l00269"></a>00269 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_FDIRHKEY  0x0EE68</span>
<a name="l00270"></a>00270 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_FDIRSKEY  0x0EE6C</span>
<a name="l00271"></a>00271 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_FDIRDIP4M 0x0EE3C</span>
<a name="l00272"></a>00272 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_FDIRSIP4M 0x0EE40</span>
<a name="l00273"></a>00273 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_FDIRTCPM  0x0EE44</span>
<a name="l00274"></a>00274 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_FDIRUDPM  0x0EE48</span>
<a name="l00275"></a>00275 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_FDIRIP6M  0x0EE74</span>
<a name="l00276"></a>00276 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_FDIRM     0x0EE70</span>
<a name="l00277"></a>00277 <span class="preprocessor"></span>
<a name="l00278"></a>00278 <span class="comment">/* Flow Director Stats registers */</span>
<a name="l00279"></a>00279 <span class="preprocessor">#define IXGBE_FDIRFREE  0x0EE38</span>
<a name="l00280"></a>00280 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_FDIRLEN   0x0EE4C</span>
<a name="l00281"></a>00281 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_FDIRUSTAT 0x0EE50</span>
<a name="l00282"></a>00282 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_FDIRFSTAT 0x0EE54</span>
<a name="l00283"></a>00283 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_FDIRMATCH 0x0EE58</span>
<a name="l00284"></a>00284 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_FDIRMISS  0x0EE5C</span>
<a name="l00285"></a>00285 <span class="preprocessor"></span>
<a name="l00286"></a>00286 <span class="comment">/* Flow Director Programming registers */</span>
<a name="l00287"></a>00287 <span class="preprocessor">#define IXGBE_FDIRSIPv6(_i) (0x0EE0C + ((_i) * 4)) </span><span class="comment">/* 3 of these (0-2) */</span>
<a name="l00288"></a>00288 <span class="preprocessor">#define IXGBE_FDIRIPSA      0x0EE18</span>
<a name="l00289"></a>00289 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_FDIRIPDA      0x0EE1C</span>
<a name="l00290"></a>00290 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_FDIRPORT      0x0EE20</span>
<a name="l00291"></a>00291 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_FDIRVLAN      0x0EE24</span>
<a name="l00292"></a>00292 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_FDIRHASH      0x0EE28</span>
<a name="l00293"></a>00293 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_FDIRCMD       0x0EE2C</span>
<a name="l00294"></a>00294 <span class="preprocessor"></span>
<a name="l00295"></a>00295 <span class="comment">/* Transmit DMA registers */</span>
<a name="l00296"></a>00296 <span class="preprocessor">#define IXGBE_TDBAL(_i) (0x06000 + ((_i) * 0x40)) </span><span class="comment">/* 32 of these (0-31)*/</span>
<a name="l00297"></a>00297 <span class="preprocessor">#define IXGBE_TDBAH(_i) (0x06004 + ((_i) * 0x40))</span>
<a name="l00298"></a>00298 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_TDLEN(_i) (0x06008 + ((_i) * 0x40))</span>
<a name="l00299"></a>00299 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_TDH(_i)   (0x06010 + ((_i) * 0x40))</span>
<a name="l00300"></a>00300 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_TDT(_i)   (0x06018 + ((_i) * 0x40))</span>
<a name="l00301"></a>00301 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_TXDCTL(_i) (0x06028 + ((_i) * 0x40))</span>
<a name="l00302"></a>00302 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_TDWBAL(_i) (0x06038 + ((_i) * 0x40))</span>
<a name="l00303"></a>00303 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_TDWBAH(_i) (0x0603C + ((_i) * 0x40))</span>
<a name="l00304"></a>00304 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_DTXCTL    0x07E00</span>
<a name="l00305"></a>00305 <span class="preprocessor"></span>
<a name="l00306"></a>00306 <span class="preprocessor">#define IXGBE_DMATXCTL          0x04A80</span>
<a name="l00307"></a>00307 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_PFVFSPOOF(_i)     (0x08200 + ((_i) * 4)) </span><span class="comment">/* 8 of these 0 - 7 */</span>
<a name="l00308"></a>00308 <span class="preprocessor">#define IXGBE_PFDTXGSWC         0x08220</span>
<a name="l00309"></a>00309 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_DTXMXSZRQ         0x08100</span>
<a name="l00310"></a>00310 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_DTXTCPFLGL        0x04A88</span>
<a name="l00311"></a>00311 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_DTXTCPFLGH        0x04A8C</span>
<a name="l00312"></a>00312 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_LBDRPEN           0x0CA00</span>
<a name="l00313"></a>00313 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_TXPBTHRESH(_i)    (0x04950 + ((_i) * 4)) </span><span class="comment">/* 8 of these 0 - 7 */</span>
<a name="l00314"></a>00314 
<a name="l00315"></a>00315 <span class="preprocessor">#define IXGBE_DMATXCTL_TE       0x1 </span><span class="comment">/* Transmit Enable */</span>
<a name="l00316"></a>00316 <span class="preprocessor">#define IXGBE_DMATXCTL_NS       0x2 </span><span class="comment">/* No Snoop LSO hdr buffer */</span>
<a name="l00317"></a>00317 <span class="preprocessor">#define IXGBE_DMATXCTL_GDV      0x8 </span><span class="comment">/* Global Double VLAN */</span>
<a name="l00318"></a>00318 <span class="preprocessor">#define IXGBE_DMATXCTL_VT_SHIFT 16  </span><span class="comment">/* VLAN EtherType */</span>
<a name="l00319"></a>00319 
<a name="l00320"></a>00320 <span class="preprocessor">#define IXGBE_PFDTXGSWC_VT_LBEN 0x1 </span><span class="comment">/* Local L2 VT switch enable */</span>
<a name="l00321"></a>00321 
<a name="l00322"></a>00322 <span class="comment">/* Anti-spoofing defines */</span>
<a name="l00323"></a>00323 <span class="preprocessor">#define IXGBE_SPOOF_MACAS_MASK          0xFF</span>
<a name="l00324"></a>00324 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_SPOOF_VLANAS_MASK         0xFF00</span>
<a name="l00325"></a>00325 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_SPOOF_VLANAS_SHIFT        8</span>
<a name="l00326"></a>00326 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_PFVFSPOOF_REG_COUNT       8</span>
<a name="l00327"></a>00327 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_DCA_TXCTRL(_i)    (0x07200 + ((_i) * 4)) </span><span class="comment">/* 16 of these (0-15) */</span>
<a name="l00328"></a>00328 <span class="comment">/* Tx DCA Control register : 128 of these (0-127) */</span>
<a name="l00329"></a>00329 <span class="preprocessor">#define IXGBE_DCA_TXCTRL_82599(_i)  (0x0600C + ((_i) * 0x40))</span>
<a name="l00330"></a>00330 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_TIPG      0x0CB00</span>
<a name="l00331"></a>00331 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_TXPBSIZE(_i)      (0x0CC00 + ((_i) * 4)) </span><span class="comment">/* 8 of these */</span>
<a name="l00332"></a>00332 <span class="preprocessor">#define IXGBE_MNGTXMAP  0x0CD10</span>
<a name="l00333"></a>00333 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_TIPG_FIBER_DEFAULT 3</span>
<a name="l00334"></a>00334 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_TXPBSIZE_SHIFT    10</span>
<a name="l00335"></a>00335 <span class="preprocessor"></span>
<a name="l00336"></a>00336 <span class="comment">/* Wake up registers */</span>
<a name="l00337"></a>00337 <span class="preprocessor">#define IXGBE_WUC       0x05800</span>
<a name="l00338"></a>00338 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_WUFC      0x05808</span>
<a name="l00339"></a>00339 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_WUS       0x05810</span>
<a name="l00340"></a>00340 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_IPAV      0x05838</span>
<a name="l00341"></a>00341 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_IP4AT     0x05840 </span><span class="comment">/* IPv4 table 0x5840-0x5858 */</span>
<a name="l00342"></a>00342 <span class="preprocessor">#define IXGBE_IP6AT     0x05880 </span><span class="comment">/* IPv6 table 0x5880-0x588F */</span>
<a name="l00343"></a>00343 
<a name="l00344"></a>00344 <span class="preprocessor">#define IXGBE_WUPL      0x05900</span>
<a name="l00345"></a>00345 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_WUPM      0x05A00 </span><span class="comment">/* wake up pkt memory 0x5A00-0x5A7C */</span>
<a name="l00346"></a>00346 <span class="preprocessor">#define IXGBE_FHFT(_n)     (0x09000 + (_n * 0x100)) </span><span class="comment">/* Flex host filter table */</span>
<a name="l00347"></a>00347 <span class="preprocessor">#define IXGBE_FHFT_EXT(_n) (0x09800 + (_n * 0x100)) </span><span class="comment">/* Ext Flexible Host</span>
<a name="l00348"></a>00348 <span class="comment">                                                     * Filter Table */</span>
<a name="l00349"></a>00349 
<a name="l00350"></a>00350 <span class="preprocessor">#define IXGBE_FLEXIBLE_FILTER_COUNT_MAX         4</span>
<a name="l00351"></a>00351 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_EXT_FLEXIBLE_FILTER_COUNT_MAX     2</span>
<a name="l00352"></a>00352 <span class="preprocessor"></span>
<a name="l00353"></a>00353 <span class="comment">/* Each Flexible Filter is at most 128 (0x80) bytes in length */</span>
<a name="l00354"></a>00354 <span class="preprocessor">#define IXGBE_FLEXIBLE_FILTER_SIZE_MAX  128</span>
<a name="l00355"></a>00355 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_FHFT_LENGTH_OFFSET        0xFC  </span><span class="comment">/* Length byte in FHFT */</span>
<a name="l00356"></a>00356 <span class="preprocessor">#define IXGBE_FHFT_LENGTH_MASK          0x0FF </span><span class="comment">/* Length in lower byte */</span>
<a name="l00357"></a>00357 
<a name="l00358"></a>00358 <span class="comment">/* Definitions for power management and wakeup registers */</span>
<a name="l00359"></a>00359 <span class="comment">/* Wake Up Control */</span>
<a name="l00360"></a>00360 <span class="preprocessor">#define IXGBE_WUC_PME_EN     0x00000002 </span><span class="comment">/* PME Enable */</span>
<a name="l00361"></a>00361 <span class="preprocessor">#define IXGBE_WUC_PME_STATUS 0x00000004 </span><span class="comment">/* PME Status */</span>
<a name="l00362"></a>00362 <span class="preprocessor">#define IXGBE_WUC_WKEN       0x00000010 </span><span class="comment">/* Enable PE_WAKE_N pin assertion  */</span>
<a name="l00363"></a>00363 
<a name="l00364"></a>00364 <span class="comment">/* Wake Up Filter Control */</span>
<a name="l00365"></a>00365 <span class="preprocessor">#define IXGBE_WUFC_LNKC 0x00000001 </span><span class="comment">/* Link Status Change Wakeup Enable */</span>
<a name="l00366"></a>00366 <span class="preprocessor">#define IXGBE_WUFC_MAG  0x00000002 </span><span class="comment">/* Magic Packet Wakeup Enable */</span>
<a name="l00367"></a>00367 <span class="preprocessor">#define IXGBE_WUFC_EX   0x00000004 </span><span class="comment">/* Directed Exact Wakeup Enable */</span>
<a name="l00368"></a>00368 <span class="preprocessor">#define IXGBE_WUFC_MC   0x00000008 </span><span class="comment">/* Directed Multicast Wakeup Enable */</span>
<a name="l00369"></a>00369 <span class="preprocessor">#define IXGBE_WUFC_BC   0x00000010 </span><span class="comment">/* Broadcast Wakeup Enable */</span>
<a name="l00370"></a>00370 <span class="preprocessor">#define IXGBE_WUFC_ARP  0x00000020 </span><span class="comment">/* ARP Request Packet Wakeup Enable */</span>
<a name="l00371"></a>00371 <span class="preprocessor">#define IXGBE_WUFC_IPV4 0x00000040 </span><span class="comment">/* Directed IPv4 Packet Wakeup Enable */</span>
<a name="l00372"></a>00372 <span class="preprocessor">#define IXGBE_WUFC_IPV6 0x00000080 </span><span class="comment">/* Directed IPv6 Packet Wakeup Enable */</span>
<a name="l00373"></a>00373 <span class="preprocessor">#define IXGBE_WUFC_MNG  0x00000100 </span><span class="comment">/* Directed Mgmt Packet Wakeup Enable */</span>
<a name="l00374"></a>00374 
<a name="l00375"></a>00375 <span class="preprocessor">#define IXGBE_WUFC_IGNORE_TCO   0x00008000 </span><span class="comment">/* Ignore WakeOn TCO packets */</span>
<a name="l00376"></a>00376 <span class="preprocessor">#define IXGBE_WUFC_FLX0 0x00010000 </span><span class="comment">/* Flexible Filter 0 Enable */</span>
<a name="l00377"></a>00377 <span class="preprocessor">#define IXGBE_WUFC_FLX1 0x00020000 </span><span class="comment">/* Flexible Filter 1 Enable */</span>
<a name="l00378"></a>00378 <span class="preprocessor">#define IXGBE_WUFC_FLX2 0x00040000 </span><span class="comment">/* Flexible Filter 2 Enable */</span>
<a name="l00379"></a>00379 <span class="preprocessor">#define IXGBE_WUFC_FLX3 0x00080000 </span><span class="comment">/* Flexible Filter 3 Enable */</span>
<a name="l00380"></a>00380 <span class="preprocessor">#define IXGBE_WUFC_FLX4 0x00100000 </span><span class="comment">/* Flexible Filter 4 Enable */</span>
<a name="l00381"></a>00381 <span class="preprocessor">#define IXGBE_WUFC_FLX5 0x00200000 </span><span class="comment">/* Flexible Filter 5 Enable */</span>
<a name="l00382"></a>00382 <span class="preprocessor">#define IXGBE_WUFC_FLX_FILTERS     0x000F0000 </span><span class="comment">/* Mask for 4 flex filters */</span>
<a name="l00383"></a>00383 <span class="preprocessor">#define IXGBE_WUFC_EXT_FLX_FILTERS 0x00300000 </span><span class="comment">/* Mask for Ext. flex filters */</span>
<a name="l00384"></a>00384 <span class="preprocessor">#define IXGBE_WUFC_ALL_FILTERS     0x003F00FF </span><span class="comment">/* Mask for all wakeup filters */</span>
<a name="l00385"></a>00385 <span class="preprocessor">#define IXGBE_WUFC_FLX_OFFSET      16 </span><span class="comment">/* Offset to the Flexible Filters bits */</span>
<a name="l00386"></a>00386 
<a name="l00387"></a>00387 <span class="comment">/* Wake Up Status */</span>
<a name="l00388"></a>00388 <span class="preprocessor">#define IXGBE_WUS_LNKC  IXGBE_WUFC_LNKC</span>
<a name="l00389"></a>00389 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_WUS_MAG   IXGBE_WUFC_MAG</span>
<a name="l00390"></a>00390 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_WUS_EX    IXGBE_WUFC_EX</span>
<a name="l00391"></a>00391 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_WUS_MC    IXGBE_WUFC_MC</span>
<a name="l00392"></a>00392 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_WUS_BC    IXGBE_WUFC_BC</span>
<a name="l00393"></a>00393 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_WUS_ARP   IXGBE_WUFC_ARP</span>
<a name="l00394"></a>00394 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_WUS_IPV4  IXGBE_WUFC_IPV4</span>
<a name="l00395"></a>00395 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_WUS_IPV6  IXGBE_WUFC_IPV6</span>
<a name="l00396"></a>00396 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_WUS_MNG   IXGBE_WUFC_MNG</span>
<a name="l00397"></a>00397 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_WUS_FLX0  IXGBE_WUFC_FLX0</span>
<a name="l00398"></a>00398 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_WUS_FLX1  IXGBE_WUFC_FLX1</span>
<a name="l00399"></a>00399 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_WUS_FLX2  IXGBE_WUFC_FLX2</span>
<a name="l00400"></a>00400 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_WUS_FLX3  IXGBE_WUFC_FLX3</span>
<a name="l00401"></a>00401 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_WUS_FLX4  IXGBE_WUFC_FLX4</span>
<a name="l00402"></a>00402 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_WUS_FLX5  IXGBE_WUFC_FLX5</span>
<a name="l00403"></a>00403 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_WUS_FLX_FILTERS  IXGBE_WUFC_FLX_FILTERS</span>
<a name="l00404"></a>00404 <span class="preprocessor"></span>
<a name="l00405"></a>00405 <span class="comment">/* Wake Up Packet Length */</span>
<a name="l00406"></a>00406 <span class="preprocessor">#define IXGBE_WUPL_LENGTH_MASK 0xFFFF</span>
<a name="l00407"></a>00407 <span class="preprocessor"></span>
<a name="l00408"></a>00408 <span class="comment">/* DCB registers */</span>
<a name="l00409"></a>00409 <span class="preprocessor">#define IXGBE_RMCS      0x03D00</span>
<a name="l00410"></a>00410 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_DPMCS     0x07F40</span>
<a name="l00411"></a>00411 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_PDPMCS    0x0CD00</span>
<a name="l00412"></a>00412 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_RUPPBMR   0x050A0</span>
<a name="l00413"></a>00413 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_RT2CR(_i) (0x03C20 + ((_i) * 4)) </span><span class="comment">/* 8 of these (0-7) */</span>
<a name="l00414"></a>00414 <span class="preprocessor">#define IXGBE_RT2SR(_i) (0x03C40 + ((_i) * 4)) </span><span class="comment">/* 8 of these (0-7) */</span>
<a name="l00415"></a>00415 <span class="preprocessor">#define IXGBE_TDTQ2TCCR(_i)     (0x0602C + ((_i) * 0x40)) </span><span class="comment">/* 8 of these (0-7) */</span>
<a name="l00416"></a>00416 <span class="preprocessor">#define IXGBE_TDTQ2TCSR(_i)     (0x0622C + ((_i) * 0x40)) </span><span class="comment">/* 8 of these (0-7) */</span>
<a name="l00417"></a>00417 <span class="preprocessor">#define IXGBE_TDPT2TCCR(_i)     (0x0CD20 + ((_i) * 4)) </span><span class="comment">/* 8 of these (0-7) */</span>
<a name="l00418"></a>00418 <span class="preprocessor">#define IXGBE_TDPT2TCSR(_i)     (0x0CD40 + ((_i) * 4)) </span><span class="comment">/* 8 of these (0-7) */</span>
<a name="l00419"></a>00419 
<a name="l00420"></a>00420 
<a name="l00421"></a>00421 <span class="comment">/* Security Control Registers */</span>
<a name="l00422"></a>00422 <span class="preprocessor">#define IXGBE_SECTXCTRL         0x08800</span>
<a name="l00423"></a>00423 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_SECTXSTAT         0x08804</span>
<a name="l00424"></a>00424 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_SECTXBUFFAF       0x08808</span>
<a name="l00425"></a>00425 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_SECTXMINIFG       0x08810</span>
<a name="l00426"></a>00426 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_SECTXSTAT         0x08804</span>
<a name="l00427"></a>00427 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_SECRXCTRL         0x08D00</span>
<a name="l00428"></a>00428 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_SECRXSTAT         0x08D04</span>
<a name="l00429"></a>00429 <span class="preprocessor"></span>
<a name="l00430"></a>00430 <span class="comment">/* Security Bit Fields and Masks */</span>
<a name="l00431"></a>00431 <span class="preprocessor">#define IXGBE_SECTXCTRL_SECTX_DIS       0x00000001</span>
<a name="l00432"></a>00432 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_SECTXCTRL_TX_DIS          0x00000002</span>
<a name="l00433"></a>00433 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_SECTXCTRL_STORE_FORWARD   0x00000004</span>
<a name="l00434"></a>00434 <span class="preprocessor"></span>
<a name="l00435"></a>00435 <span class="preprocessor">#define IXGBE_SECTXSTAT_SECTX_RDY       0x00000001</span>
<a name="l00436"></a>00436 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_SECTXSTAT_ECC_TXERR       0x00000002</span>
<a name="l00437"></a>00437 <span class="preprocessor"></span>
<a name="l00438"></a>00438 <span class="preprocessor">#define IXGBE_SECRXCTRL_SECRX_DIS       0x00000001</span>
<a name="l00439"></a>00439 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_SECRXCTRL_RX_DIS          0x00000002</span>
<a name="l00440"></a>00440 <span class="preprocessor"></span>
<a name="l00441"></a>00441 <span class="preprocessor">#define IXGBE_SECRXSTAT_SECRX_RDY       0x00000001</span>
<a name="l00442"></a>00442 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_SECRXSTAT_ECC_RXERR       0x00000002</span>
<a name="l00443"></a>00443 <span class="preprocessor"></span>
<a name="l00444"></a>00444 <span class="comment">/* LinkSec (MacSec) Registers */</span>
<a name="l00445"></a>00445 <span class="preprocessor">#define IXGBE_LSECTXCAP         0x08A00</span>
<a name="l00446"></a>00446 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_LSECRXCAP         0x08F00</span>
<a name="l00447"></a>00447 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_LSECTXCTRL        0x08A04</span>
<a name="l00448"></a>00448 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_LSECTXSCL         0x08A08 </span><span class="comment">/* SCI Low */</span>
<a name="l00449"></a>00449 <span class="preprocessor">#define IXGBE_LSECTXSCH         0x08A0C </span><span class="comment">/* SCI High */</span>
<a name="l00450"></a>00450 <span class="preprocessor">#define IXGBE_LSECTXSA          0x08A10</span>
<a name="l00451"></a>00451 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_LSECTXPN0         0x08A14</span>
<a name="l00452"></a>00452 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_LSECTXPN1         0x08A18</span>
<a name="l00453"></a>00453 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_LSECTXKEY0(_n)    (0x08A1C + (4 * (_n))) </span><span class="comment">/* 4 of these (0-3) */</span>
<a name="l00454"></a>00454 <span class="preprocessor">#define IXGBE_LSECTXKEY1(_n)    (0x08A2C + (4 * (_n))) </span><span class="comment">/* 4 of these (0-3) */</span>
<a name="l00455"></a>00455 <span class="preprocessor">#define IXGBE_LSECRXCTRL        0x08F04</span>
<a name="l00456"></a>00456 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_LSECRXSCL         0x08F08</span>
<a name="l00457"></a>00457 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_LSECRXSCH         0x08F0C</span>
<a name="l00458"></a>00458 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_LSECRXSA(_i)      (0x08F10 + (4 * (_i))) </span><span class="comment">/* 2 of these (0-1) */</span>
<a name="l00459"></a>00459 <span class="preprocessor">#define IXGBE_LSECRXPN(_i)      (0x08F18 + (4 * (_i))) </span><span class="comment">/* 2 of these (0-1) */</span>
<a name="l00460"></a>00460 <span class="preprocessor">#define IXGBE_LSECRXKEY(_n, _m) (0x08F20 + ((0x10 * (_n)) + (4 * (_m))))</span>
<a name="l00461"></a>00461 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_LSECTXUT          0x08A3C </span><span class="comment">/* OutPktsUntagged */</span>
<a name="l00462"></a>00462 <span class="preprocessor">#define IXGBE_LSECTXPKTE        0x08A40 </span><span class="comment">/* OutPktsEncrypted */</span>
<a name="l00463"></a>00463 <span class="preprocessor">#define IXGBE_LSECTXPKTP        0x08A44 </span><span class="comment">/* OutPktsProtected */</span>
<a name="l00464"></a>00464 <span class="preprocessor">#define IXGBE_LSECTXOCTE        0x08A48 </span><span class="comment">/* OutOctetsEncrypted */</span>
<a name="l00465"></a>00465 <span class="preprocessor">#define IXGBE_LSECTXOCTP        0x08A4C </span><span class="comment">/* OutOctetsProtected */</span>
<a name="l00466"></a>00466 <span class="preprocessor">#define IXGBE_LSECRXUT          0x08F40 </span><span class="comment">/* InPktsUntagged/InPktsNoTag */</span>
<a name="l00467"></a>00467 <span class="preprocessor">#define IXGBE_LSECRXOCTD        0x08F44 </span><span class="comment">/* InOctetsDecrypted */</span>
<a name="l00468"></a>00468 <span class="preprocessor">#define IXGBE_LSECRXOCTV        0x08F48 </span><span class="comment">/* InOctetsValidated */</span>
<a name="l00469"></a>00469 <span class="preprocessor">#define IXGBE_LSECRXBAD         0x08F4C </span><span class="comment">/* InPktsBadTag */</span>
<a name="l00470"></a>00470 <span class="preprocessor">#define IXGBE_LSECRXNOSCI       0x08F50 </span><span class="comment">/* InPktsNoSci */</span>
<a name="l00471"></a>00471 <span class="preprocessor">#define IXGBE_LSECRXUNSCI       0x08F54 </span><span class="comment">/* InPktsUnknownSci */</span>
<a name="l00472"></a>00472 <span class="preprocessor">#define IXGBE_LSECRXUNCH        0x08F58 </span><span class="comment">/* InPktsUnchecked */</span>
<a name="l00473"></a>00473 <span class="preprocessor">#define IXGBE_LSECRXDELAY       0x08F5C </span><span class="comment">/* InPktsDelayed */</span>
<a name="l00474"></a>00474 <span class="preprocessor">#define IXGBE_LSECRXLATE        0x08F60 </span><span class="comment">/* InPktsLate */</span>
<a name="l00475"></a>00475 <span class="preprocessor">#define IXGBE_LSECRXOK(_n)      (0x08F64 + (0x04 * (_n))) </span><span class="comment">/* InPktsOk */</span>
<a name="l00476"></a>00476 <span class="preprocessor">#define IXGBE_LSECRXINV(_n)     (0x08F6C + (0x04 * (_n))) </span><span class="comment">/* InPktsInvalid */</span>
<a name="l00477"></a>00477 <span class="preprocessor">#define IXGBE_LSECRXNV(_n)      (0x08F74 + (0x04 * (_n))) </span><span class="comment">/* InPktsNotValid */</span>
<a name="l00478"></a>00478 <span class="preprocessor">#define IXGBE_LSECRXUNSA        0x08F7C </span><span class="comment">/* InPktsUnusedSa */</span>
<a name="l00479"></a>00479 <span class="preprocessor">#define IXGBE_LSECRXNUSA        0x08F80 </span><span class="comment">/* InPktsNotUsingSa */</span>
<a name="l00480"></a>00480 
<a name="l00481"></a>00481 <span class="comment">/* LinkSec (MacSec) Bit Fields and Masks */</span>
<a name="l00482"></a>00482 <span class="preprocessor">#define IXGBE_LSECTXCAP_SUM_MASK        0x00FF0000</span>
<a name="l00483"></a>00483 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_LSECTXCAP_SUM_SHIFT       16</span>
<a name="l00484"></a>00484 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_LSECRXCAP_SUM_MASK        0x00FF0000</span>
<a name="l00485"></a>00485 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_LSECRXCAP_SUM_SHIFT       16</span>
<a name="l00486"></a>00486 <span class="preprocessor"></span>
<a name="l00487"></a>00487 <span class="preprocessor">#define IXGBE_LSECTXCTRL_EN_MASK        0x00000003</span>
<a name="l00488"></a>00488 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_LSECTXCTRL_DISABLE        0x0</span>
<a name="l00489"></a>00489 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_LSECTXCTRL_AUTH           0x1</span>
<a name="l00490"></a>00490 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_LSECTXCTRL_AUTH_ENCRYPT   0x2</span>
<a name="l00491"></a>00491 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_LSECTXCTRL_AISCI          0x00000020</span>
<a name="l00492"></a>00492 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_LSECTXCTRL_PNTHRSH_MASK   0xFFFFFF00</span>
<a name="l00493"></a>00493 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_LSECTXCTRL_RSV_MASK       0x000000D8</span>
<a name="l00494"></a>00494 <span class="preprocessor"></span>
<a name="l00495"></a>00495 <span class="preprocessor">#define IXGBE_LSECRXCTRL_EN_MASK        0x0000000C</span>
<a name="l00496"></a>00496 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_LSECRXCTRL_EN_SHIFT       2</span>
<a name="l00497"></a>00497 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_LSECRXCTRL_DISABLE        0x0</span>
<a name="l00498"></a>00498 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_LSECRXCTRL_CHECK          0x1</span>
<a name="l00499"></a>00499 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_LSECRXCTRL_STRICT         0x2</span>
<a name="l00500"></a>00500 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_LSECRXCTRL_DROP           0x3</span>
<a name="l00501"></a>00501 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_LSECRXCTRL_PLSH           0x00000040</span>
<a name="l00502"></a>00502 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_LSECRXCTRL_RP             0x00000080</span>
<a name="l00503"></a>00503 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_LSECRXCTRL_RSV_MASK       0xFFFFFF33</span>
<a name="l00504"></a>00504 <span class="preprocessor"></span>
<a name="l00505"></a>00505 <span class="comment">/* IpSec Registers */</span>
<a name="l00506"></a>00506 <span class="preprocessor">#define IXGBE_IPSTXIDX          0x08900</span>
<a name="l00507"></a>00507 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_IPSTXSALT         0x08904</span>
<a name="l00508"></a>00508 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_IPSTXKEY(_i)      (0x08908 + (4 * (_i))) </span><span class="comment">/* 4 of these (0-3) */</span>
<a name="l00509"></a>00509 <span class="preprocessor">#define IXGBE_IPSRXIDX          0x08E00</span>
<a name="l00510"></a>00510 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_IPSRXIPADDR(_i)   (0x08E04 + (4 * (_i))) </span><span class="comment">/* 4 of these (0-3) */</span>
<a name="l00511"></a>00511 <span class="preprocessor">#define IXGBE_IPSRXSPI          0x08E14</span>
<a name="l00512"></a>00512 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_IPSRXIPIDX        0x08E18</span>
<a name="l00513"></a>00513 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_IPSRXKEY(_i)      (0x08E1C + (4 * (_i))) </span><span class="comment">/* 4 of these (0-3) */</span>
<a name="l00514"></a>00514 <span class="preprocessor">#define IXGBE_IPSRXSALT         0x08E2C</span>
<a name="l00515"></a>00515 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_IPSRXMOD          0x08E30</span>
<a name="l00516"></a>00516 <span class="preprocessor"></span>
<a name="l00517"></a>00517 <span class="preprocessor">#define IXGBE_SECTXCTRL_STORE_FORWARD_ENABLE    0x4</span>
<a name="l00518"></a>00518 <span class="preprocessor"></span>
<a name="l00519"></a>00519 <span class="comment">/* DCB registers */</span>
<a name="l00520"></a>00520 <span class="preprocessor">#define IXGBE_RTRPCS      0x02430</span>
<a name="l00521"></a>00521 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_RTTDCS      0x04900</span>
<a name="l00522"></a>00522 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_RTTDCS_ARBDIS     0x00000040 </span><span class="comment">/* DCB arbiter disable */</span>
<a name="l00523"></a>00523 <span class="preprocessor">#define IXGBE_RTTPCS      0x0CD00</span>
<a name="l00524"></a>00524 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_RTRUP2TC    0x03020</span>
<a name="l00525"></a>00525 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_RTTUP2TC    0x0C800</span>
<a name="l00526"></a>00526 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_RTRPT4C(_i) (0x02140 + ((_i) * 4)) </span><span class="comment">/* 8 of these (0-7) */</span>
<a name="l00527"></a>00527 <span class="preprocessor">#define IXGBE_TXLLQ(_i)   (0x082E0 + ((_i) * 4)) </span><span class="comment">/* 4 of these (0-3) */</span>
<a name="l00528"></a>00528 <span class="preprocessor">#define IXGBE_RTRPT4S(_i) (0x02160 + ((_i) * 4)) </span><span class="comment">/* 8 of these (0-7) */</span>
<a name="l00529"></a>00529 <span class="preprocessor">#define IXGBE_RTTDT2C(_i) (0x04910 + ((_i) * 4)) </span><span class="comment">/* 8 of these (0-7) */</span>
<a name="l00530"></a>00530 <span class="preprocessor">#define IXGBE_RTTDT2S(_i) (0x04930 + ((_i) * 4)) </span><span class="comment">/* 8 of these (0-7) */</span>
<a name="l00531"></a>00531 <span class="preprocessor">#define IXGBE_RTTPT2C(_i) (0x0CD20 + ((_i) * 4)) </span><span class="comment">/* 8 of these (0-7) */</span>
<a name="l00532"></a>00532 <span class="preprocessor">#define IXGBE_RTTPT2S(_i) (0x0CD40 + ((_i) * 4)) </span><span class="comment">/* 8 of these (0-7) */</span>
<a name="l00533"></a>00533 <span class="preprocessor">#define IXGBE_RTTDQSEL    0x04904</span>
<a name="l00534"></a>00534 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_RTTDT1C     0x04908</span>
<a name="l00535"></a>00535 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_RTTDT1S     0x0490C</span>
<a name="l00536"></a>00536 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_RTTDTECC    0x04990</span>
<a name="l00537"></a>00537 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_RTTDTECC_NO_BCN   0x00000100</span>
<a name="l00538"></a>00538 <span class="preprocessor"></span>
<a name="l00539"></a>00539 <span class="preprocessor">#define IXGBE_RTTBCNRC    0x04984</span>
<a name="l00540"></a>00540 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_RTTBCNRC_RS_ENA           0x80000000</span>
<a name="l00541"></a>00541 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_RTTBCNRC_RF_DEC_MASK      0x00003FFF</span>
<a name="l00542"></a>00542 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_RTTBCNRC_RF_INT_SHIFT     14</span>
<a name="l00543"></a>00543 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_RTTBCNRC_RF_INT_MASK \</span>
<a name="l00544"></a>00544 <span class="preprocessor">    (IXGBE_RTTBCNRC_RF_DEC_MASK &lt;&lt; IXGBE_RTTBCNRC_RF_INT_SHIFT)</span>
<a name="l00545"></a>00545 <span class="preprocessor"></span>
<a name="l00546"></a>00546 
<a name="l00547"></a>00547 <span class="comment">/* FCoE DMA Context Registers */</span>
<a name="l00548"></a>00548 <span class="preprocessor">#define IXGBE_FCPTRL    0x02410 </span><span class="comment">/* FC User Desc. PTR Low */</span>
<a name="l00549"></a>00549 <span class="preprocessor">#define IXGBE_FCPTRH    0x02414 </span><span class="comment">/* FC USer Desc. PTR High */</span>
<a name="l00550"></a>00550 <span class="preprocessor">#define IXGBE_FCBUFF    0x02418 </span><span class="comment">/* FC Buffer Control */</span>
<a name="l00551"></a>00551 <span class="preprocessor">#define IXGBE_FCDMARW   0x02420 </span><span class="comment">/* FC Receive DMA RW */</span>
<a name="l00552"></a>00552 <span class="preprocessor">#define IXGBE_FCINVST0  0x03FC0 </span><span class="comment">/* FC Invalid DMA Context Status Reg 0 */</span>
<a name="l00553"></a>00553 <span class="preprocessor">#define IXGBE_FCINVST(_i)       (IXGBE_FCINVST0 + ((_i) * 4))</span>
<a name="l00554"></a>00554 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_FCBUFF_VALID      (1 &lt;&lt; 0)   </span><span class="comment">/* DMA Context Valid */</span>
<a name="l00555"></a>00555 <span class="preprocessor">#define IXGBE_FCBUFF_BUFFSIZE   (3 &lt;&lt; 3)   </span><span class="comment">/* User Buffer Size */</span>
<a name="l00556"></a>00556 <span class="preprocessor">#define IXGBE_FCBUFF_WRCONTX    (1 &lt;&lt; 7)   </span><span class="comment">/* 0: Initiator, 1: Target */</span>
<a name="l00557"></a>00557 <span class="preprocessor">#define IXGBE_FCBUFF_BUFFCNT    0x0000ff00 </span><span class="comment">/* Number of User Buffers */</span>
<a name="l00558"></a>00558 <span class="preprocessor">#define IXGBE_FCBUFF_OFFSET     0xffff0000 </span><span class="comment">/* User Buffer Offset */</span>
<a name="l00559"></a>00559 <span class="preprocessor">#define IXGBE_FCBUFF_BUFFSIZE_SHIFT  3</span>
<a name="l00560"></a>00560 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_FCBUFF_BUFFCNT_SHIFT   8</span>
<a name="l00561"></a>00561 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_FCBUFF_OFFSET_SHIFT    16</span>
<a name="l00562"></a>00562 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_FCDMARW_WE        (1 &lt;&lt; 14)   </span><span class="comment">/* Write enable */</span>
<a name="l00563"></a>00563 <span class="preprocessor">#define IXGBE_FCDMARW_RE        (1 &lt;&lt; 15)   </span><span class="comment">/* Read enable */</span>
<a name="l00564"></a>00564 <span class="preprocessor">#define IXGBE_FCDMARW_FCOESEL   0x000001ff  </span><span class="comment">/* FC X_ID: 11 bits */</span>
<a name="l00565"></a>00565 <span class="preprocessor">#define IXGBE_FCDMARW_LASTSIZE  0xffff0000  </span><span class="comment">/* Last User Buffer Size */</span>
<a name="l00566"></a>00566 <span class="preprocessor">#define IXGBE_FCDMARW_LASTSIZE_SHIFT 16</span>
<a name="l00567"></a>00567 <span class="preprocessor"></span><span class="comment">/* FCoE SOF/EOF */</span>
<a name="l00568"></a>00568 <span class="preprocessor">#define IXGBE_TEOFF     0x04A94 </span><span class="comment">/* Tx FC EOF */</span>
<a name="l00569"></a>00569 <span class="preprocessor">#define IXGBE_TSOFF     0x04A98 </span><span class="comment">/* Tx FC SOF */</span>
<a name="l00570"></a>00570 <span class="preprocessor">#define IXGBE_REOFF     0x05158 </span><span class="comment">/* Rx FC EOF */</span>
<a name="l00571"></a>00571 <span class="preprocessor">#define IXGBE_RSOFF     0x051F8 </span><span class="comment">/* Rx FC SOF */</span>
<a name="l00572"></a>00572 <span class="comment">/* FCoE Filter Context Registers */</span>
<a name="l00573"></a>00573 <span class="preprocessor">#define IXGBE_FCFLT     0x05108 </span><span class="comment">/* FC FLT Context */</span>
<a name="l00574"></a>00574 <span class="preprocessor">#define IXGBE_FCFLTRW   0x05110 </span><span class="comment">/* FC Filter RW Control */</span>
<a name="l00575"></a>00575 <span class="preprocessor">#define IXGBE_FCPARAM   0x051d8 </span><span class="comment">/* FC Offset Parameter */</span>
<a name="l00576"></a>00576 <span class="preprocessor">#define IXGBE_FCFLT_VALID       (1 &lt;&lt; 0)   </span><span class="comment">/* Filter Context Valid */</span>
<a name="l00577"></a>00577 <span class="preprocessor">#define IXGBE_FCFLT_FIRST       (1 &lt;&lt; 1)   </span><span class="comment">/* Filter First */</span>
<a name="l00578"></a>00578 <span class="preprocessor">#define IXGBE_FCFLT_SEQID       0x00ff0000 </span><span class="comment">/* Sequence ID */</span>
<a name="l00579"></a>00579 <span class="preprocessor">#define IXGBE_FCFLT_SEQCNT      0xff000000 </span><span class="comment">/* Sequence Count */</span>
<a name="l00580"></a>00580 <span class="preprocessor">#define IXGBE_FCFLTRW_RVALDT    (1 &lt;&lt; 13)  </span><span class="comment">/* Fast Re-Validation */</span>
<a name="l00581"></a>00581 <span class="preprocessor">#define IXGBE_FCFLTRW_WE        (1 &lt;&lt; 14)  </span><span class="comment">/* Write Enable */</span>
<a name="l00582"></a>00582 <span class="preprocessor">#define IXGBE_FCFLTRW_RE        (1 &lt;&lt; 15)  </span><span class="comment">/* Read Enable */</span>
<a name="l00583"></a>00583 <span class="comment">/* FCoE Receive Control */</span>
<a name="l00584"></a>00584 <span class="preprocessor">#define IXGBE_FCRXCTRL  0x05100 </span><span class="comment">/* FC Receive Control */</span>
<a name="l00585"></a>00585 <span class="preprocessor">#define IXGBE_FCRXCTRL_FCOELLI  (1 &lt;&lt; 0)   </span><span class="comment">/* Low latency interrupt */</span>
<a name="l00586"></a>00586 <span class="preprocessor">#define IXGBE_FCRXCTRL_SAVBAD   (1 &lt;&lt; 1)   </span><span class="comment">/* Save Bad Frames */</span>
<a name="l00587"></a>00587 <span class="preprocessor">#define IXGBE_FCRXCTRL_FRSTRDH  (1 &lt;&lt; 2)   </span><span class="comment">/* EN 1st Read Header */</span>
<a name="l00588"></a>00588 <span class="preprocessor">#define IXGBE_FCRXCTRL_LASTSEQH (1 &lt;&lt; 3)   </span><span class="comment">/* EN Last Header in Seq */</span>
<a name="l00589"></a>00589 <span class="preprocessor">#define IXGBE_FCRXCTRL_ALLH     (1 &lt;&lt; 4)   </span><span class="comment">/* EN All Headers */</span>
<a name="l00590"></a>00590 <span class="preprocessor">#define IXGBE_FCRXCTRL_FRSTSEQH (1 &lt;&lt; 5)   </span><span class="comment">/* EN 1st Seq. Header */</span>
<a name="l00591"></a>00591 <span class="preprocessor">#define IXGBE_FCRXCTRL_ICRC     (1 &lt;&lt; 6)   </span><span class="comment">/* Ignore Bad FC CRC */</span>
<a name="l00592"></a>00592 <span class="preprocessor">#define IXGBE_FCRXCTRL_FCCRCBO  (1 &lt;&lt; 7)   </span><span class="comment">/* FC CRC Byte Ordering */</span>
<a name="l00593"></a>00593 <span class="preprocessor">#define IXGBE_FCRXCTRL_FCOEVER  0x00000f00 </span><span class="comment">/* FCoE Version: 4 bits */</span>
<a name="l00594"></a>00594 <span class="preprocessor">#define IXGBE_FCRXCTRL_FCOEVER_SHIFT 8</span>
<a name="l00595"></a>00595 <span class="preprocessor"></span><span class="comment">/* FCoE Redirection */</span>
<a name="l00596"></a>00596 <span class="preprocessor">#define IXGBE_FCRECTL   0x0ED00 </span><span class="comment">/* FC Redirection Control */</span>
<a name="l00597"></a>00597 <span class="preprocessor">#define IXGBE_FCRETA0   0x0ED10 </span><span class="comment">/* FC Redirection Table 0 */</span>
<a name="l00598"></a>00598 <span class="preprocessor">#define IXGBE_FCRETA(_i)        (IXGBE_FCRETA0 + ((_i) * 4)) </span><span class="comment">/* FCoE Redir */</span>
<a name="l00599"></a>00599 <span class="preprocessor">#define IXGBE_FCRECTL_ENA       0x1        </span><span class="comment">/* FCoE Redir Table Enable */</span>
<a name="l00600"></a>00600 <span class="preprocessor">#define IXGBE_FCRETA_SIZE       8          </span><span class="comment">/* Max entries in FCRETA */</span>
<a name="l00601"></a>00601 <span class="preprocessor">#define IXGBE_FCRETA_ENTRY_MASK 0x0000007f </span><span class="comment">/* 7 bits for the queue index */</span>
<a name="l00602"></a>00602 
<a name="l00603"></a>00603 <span class="comment">/* Stats registers */</span>
<a name="l00604"></a>00604 <span class="preprocessor">#define IXGBE_CRCERRS   0x04000</span>
<a name="l00605"></a>00605 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_ILLERRC   0x04004</span>
<a name="l00606"></a>00606 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_ERRBC     0x04008</span>
<a name="l00607"></a>00607 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_MSPDC     0x04010</span>
<a name="l00608"></a>00608 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_MPC(_i)   (0x03FA0 + ((_i) * 4)) </span><span class="comment">/* 8 of these 3FA0-3FBC*/</span>
<a name="l00609"></a>00609 <span class="preprocessor">#define IXGBE_MLFC      0x04034</span>
<a name="l00610"></a>00610 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_MRFC      0x04038</span>
<a name="l00611"></a>00611 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_RLEC      0x04040</span>
<a name="l00612"></a>00612 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_LXONTXC   0x03F60</span>
<a name="l00613"></a>00613 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_LXONRXC   0x0CF60</span>
<a name="l00614"></a>00614 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_LXOFFTXC  0x03F68</span>
<a name="l00615"></a>00615 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_LXOFFRXC  0x0CF68</span>
<a name="l00616"></a>00616 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_LXONRXCNT 0x041A4</span>
<a name="l00617"></a>00617 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_LXOFFRXCNT 0x041A8</span>
<a name="l00618"></a>00618 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_PXONRXCNT(_i)     (0x04140 + ((_i) * 4)) </span><span class="comment">/* 8 of these */</span>
<a name="l00619"></a>00619 <span class="preprocessor">#define IXGBE_PXOFFRXCNT(_i)    (0x04160 + ((_i) * 4)) </span><span class="comment">/* 8 of these */</span>
<a name="l00620"></a>00620 <span class="preprocessor">#define IXGBE_PXON2OFFCNT(_i)   (0x03240 + ((_i) * 4)) </span><span class="comment">/* 8 of these */</span>
<a name="l00621"></a>00621 <span class="preprocessor">#define IXGBE_PXONTXC(_i)       (0x03F00 + ((_i) * 4)) </span><span class="comment">/* 8 of these 3F00-3F1C*/</span>
<a name="l00622"></a>00622 <span class="preprocessor">#define IXGBE_PXONRXC(_i)       (0x0CF00 + ((_i) * 4)) </span><span class="comment">/* 8 of these CF00-CF1C*/</span>
<a name="l00623"></a>00623 <span class="preprocessor">#define IXGBE_PXOFFTXC(_i)      (0x03F20 + ((_i) * 4)) </span><span class="comment">/* 8 of these 3F20-3F3C*/</span>
<a name="l00624"></a>00624 <span class="preprocessor">#define IXGBE_PXOFFRXC(_i)      (0x0CF20 + ((_i) * 4)) </span><span class="comment">/* 8 of these CF20-CF3C*/</span>
<a name="l00625"></a>00625 <span class="preprocessor">#define IXGBE_PRC64     0x0405C</span>
<a name="l00626"></a>00626 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_PRC127    0x04060</span>
<a name="l00627"></a>00627 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_PRC255    0x04064</span>
<a name="l00628"></a>00628 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_PRC511    0x04068</span>
<a name="l00629"></a>00629 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_PRC1023   0x0406C</span>
<a name="l00630"></a>00630 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_PRC1522   0x04070</span>
<a name="l00631"></a>00631 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_GPRC      0x04074</span>
<a name="l00632"></a>00632 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_BPRC      0x04078</span>
<a name="l00633"></a>00633 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_MPRC      0x0407C</span>
<a name="l00634"></a>00634 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_GPTC      0x04080</span>
<a name="l00635"></a>00635 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_GORCL     0x04088</span>
<a name="l00636"></a>00636 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_GORCH     0x0408C</span>
<a name="l00637"></a>00637 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_GOTCL     0x04090</span>
<a name="l00638"></a>00638 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_GOTCH     0x04094</span>
<a name="l00639"></a>00639 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_RNBC(_i)  (0x03FC0 + ((_i) * 4)) </span><span class="comment">/* 8 of these 3FC0-3FDC*/</span>
<a name="l00640"></a>00640 <span class="preprocessor">#define IXGBE_RUC       0x040A4</span>
<a name="l00641"></a>00641 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_RFC       0x040A8</span>
<a name="l00642"></a>00642 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_ROC       0x040AC</span>
<a name="l00643"></a>00643 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_RJC       0x040B0</span>
<a name="l00644"></a>00644 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_MNGPRC    0x040B4</span>
<a name="l00645"></a>00645 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_MNGPDC    0x040B8</span>
<a name="l00646"></a>00646 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_MNGPTC    0x0CF90</span>
<a name="l00647"></a>00647 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_TORL      0x040C0</span>
<a name="l00648"></a>00648 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_TORH      0x040C4</span>
<a name="l00649"></a>00649 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_TPR       0x040D0</span>
<a name="l00650"></a>00650 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_TPT       0x040D4</span>
<a name="l00651"></a>00651 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_PTC64     0x040D8</span>
<a name="l00652"></a>00652 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_PTC127    0x040DC</span>
<a name="l00653"></a>00653 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_PTC255    0x040E0</span>
<a name="l00654"></a>00654 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_PTC511    0x040E4</span>
<a name="l00655"></a>00655 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_PTC1023   0x040E8</span>
<a name="l00656"></a>00656 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_PTC1522   0x040EC</span>
<a name="l00657"></a>00657 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_MPTC      0x040F0</span>
<a name="l00658"></a>00658 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_BPTC      0x040F4</span>
<a name="l00659"></a>00659 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_XEC       0x04120</span>
<a name="l00660"></a>00660 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_SSVPC     0x08780</span>
<a name="l00661"></a>00661 <span class="preprocessor"></span>
<a name="l00662"></a>00662 <span class="preprocessor">#define IXGBE_RQSMR(_i) (0x02300 + ((_i) * 4))</span>
<a name="l00663"></a>00663 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_TQSMR(_i) (((_i) &lt;= 7) ? (0x07300 + ((_i) * 4)) : \</span>
<a name="l00664"></a>00664 <span class="preprocessor">                         (0x08600 + ((_i) * 4)))</span>
<a name="l00665"></a>00665 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_TQSM(_i)  (0x08600 + ((_i) * 4))</span>
<a name="l00666"></a>00666 <span class="preprocessor"></span>
<a name="l00667"></a>00667 <span class="preprocessor">#define IXGBE_QPRC(_i) (0x01030 + ((_i) * 0x40)) </span><span class="comment">/* 16 of these */</span>
<a name="l00668"></a>00668 <span class="preprocessor">#define IXGBE_QPTC(_i) (0x06030 + ((_i) * 0x40)) </span><span class="comment">/* 16 of these */</span>
<a name="l00669"></a>00669 <span class="preprocessor">#define IXGBE_QBRC(_i) (0x01034 + ((_i) * 0x40)) </span><span class="comment">/* 16 of these */</span>
<a name="l00670"></a>00670 <span class="preprocessor">#define IXGBE_QBTC(_i) (0x06034 + ((_i) * 0x40)) </span><span class="comment">/* 16 of these */</span>
<a name="l00671"></a>00671 <span class="preprocessor">#define IXGBE_QBRC_L(_i) (0x01034 + ((_i) * 0x40)) </span><span class="comment">/* 16 of these */</span>
<a name="l00672"></a>00672 <span class="preprocessor">#define IXGBE_QBRC_H(_i) (0x01038 + ((_i) * 0x40)) </span><span class="comment">/* 16 of these */</span>
<a name="l00673"></a>00673 <span class="preprocessor">#define IXGBE_QPRDC(_i) (0x01430 + ((_i) * 0x40)) </span><span class="comment">/* 16 of these */</span>
<a name="l00674"></a>00674 <span class="preprocessor">#define IXGBE_QBTC_L(_i) (0x08700 + ((_i) * 0x8)) </span><span class="comment">/* 16 of these */</span>
<a name="l00675"></a>00675 <span class="preprocessor">#define IXGBE_QBTC_H(_i) (0x08704 + ((_i) * 0x8)) </span><span class="comment">/* 16 of these */</span>
<a name="l00676"></a>00676 <span class="preprocessor">#define IXGBE_FCCRC     0x05118 </span><span class="comment">/* Count of Good Eth CRC w/ Bad FC CRC */</span>
<a name="l00677"></a>00677 <span class="preprocessor">#define IXGBE_FCOERPDC  0x0241C </span><span class="comment">/* FCoE Rx Packets Dropped Count */</span>
<a name="l00678"></a>00678 <span class="preprocessor">#define IXGBE_FCLAST    0x02424 </span><span class="comment">/* FCoE Last Error Count */</span>
<a name="l00679"></a>00679 <span class="preprocessor">#define IXGBE_FCOEPRC   0x02428 </span><span class="comment">/* Number of FCoE Packets Received */</span>
<a name="l00680"></a>00680 <span class="preprocessor">#define IXGBE_FCOEDWRC  0x0242C </span><span class="comment">/* Number of FCoE DWords Received */</span>
<a name="l00681"></a>00681 <span class="preprocessor">#define IXGBE_FCOEPTC   0x08784 </span><span class="comment">/* Number of FCoE Packets Transmitted */</span>
<a name="l00682"></a>00682 <span class="preprocessor">#define IXGBE_FCOEDWTC  0x08788 </span><span class="comment">/* Number of FCoE DWords Transmitted */</span>
<a name="l00683"></a>00683 <span class="preprocessor">#define IXGBE_FCCRC_CNT_MASK    0x0000FFFF </span><span class="comment">/* CRC_CNT: bit 0 - 15 */</span>
<a name="l00684"></a>00684 <span class="preprocessor">#define IXGBE_FCLAST_CNT_MASK   0x0000FFFF </span><span class="comment">/* Last_CNT: bit 0 - 15 */</span>
<a name="l00685"></a>00685 <span class="preprocessor">#define IXGBE_O2BGPTC   0x041C4</span>
<a name="l00686"></a>00686 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_O2BSPC    0x087B0</span>
<a name="l00687"></a>00687 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_B2OSPC    0x041C0</span>
<a name="l00688"></a>00688 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_B2OGPRC   0x02F90</span>
<a name="l00689"></a>00689 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_BUPRC     0x04180</span>
<a name="l00690"></a>00690 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_BMPRC     0x04184</span>
<a name="l00691"></a>00691 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_BBPRC     0x04188</span>
<a name="l00692"></a>00692 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_BUPTC     0x0418C</span>
<a name="l00693"></a>00693 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_BMPTC     0x04190</span>
<a name="l00694"></a>00694 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_BBPTC     0x04194</span>
<a name="l00695"></a>00695 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_BCRCERRS  0x04198</span>
<a name="l00696"></a>00696 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_BXONRXC   0x0419C</span>
<a name="l00697"></a>00697 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_BXOFFRXC  0x041E0</span>
<a name="l00698"></a>00698 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_BXONTXC   0x041E4</span>
<a name="l00699"></a>00699 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_BXOFFTXC  0x041E8</span>
<a name="l00700"></a>00700 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_PCRC8ECL  0x0E810</span>
<a name="l00701"></a>00701 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_PCRC8ECH  0x0E811</span>
<a name="l00702"></a>00702 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_PCRC8ECH_MASK     0x1F</span>
<a name="l00703"></a>00703 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_LDPCECL   0x0E820</span>
<a name="l00704"></a>00704 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_LDPCECH   0x0E821</span>
<a name="l00705"></a>00705 <span class="preprocessor"></span>
<a name="l00706"></a>00706 <span class="comment">/* Management */</span>
<a name="l00707"></a>00707 <span class="preprocessor">#define IXGBE_MAVTV(_i) (0x05010 + ((_i) * 4)) </span><span class="comment">/* 8 of these (0-7) */</span>
<a name="l00708"></a>00708 <span class="preprocessor">#define IXGBE_MFUTP(_i) (0x05030 + ((_i) * 4)) </span><span class="comment">/* 8 of these (0-7) */</span>
<a name="l00709"></a>00709 <span class="preprocessor">#define IXGBE_MANC      0x05820</span>
<a name="l00710"></a>00710 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_MFVAL     0x05824</span>
<a name="l00711"></a>00711 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_MANC2H    0x05860</span>
<a name="l00712"></a>00712 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_MDEF(_i)  (0x05890 + ((_i) * 4)) </span><span class="comment">/* 8 of these (0-7) */</span>
<a name="l00713"></a>00713 <span class="preprocessor">#define IXGBE_MIPAF     0x058B0</span>
<a name="l00714"></a>00714 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_MMAL(_i)  (0x05910 + ((_i) * 8)) </span><span class="comment">/* 4 of these (0-3) */</span>
<a name="l00715"></a>00715 <span class="preprocessor">#define IXGBE_MMAH(_i)  (0x05914 + ((_i) * 8)) </span><span class="comment">/* 4 of these (0-3) */</span>
<a name="l00716"></a>00716 <span class="preprocessor">#define IXGBE_FTFT      0x09400 </span><span class="comment">/* 0x9400-0x97FC */</span>
<a name="l00717"></a>00717 <span class="preprocessor">#define IXGBE_METF(_i)  (0x05190 + ((_i) * 4)) </span><span class="comment">/* 4 of these (0-3) */</span>
<a name="l00718"></a>00718 <span class="preprocessor">#define IXGBE_MDEF_EXT(_i) (0x05160 + ((_i) * 4)) </span><span class="comment">/* 8 of these (0-7) */</span>
<a name="l00719"></a>00719 <span class="preprocessor">#define IXGBE_LSWFW     0x15014</span>
<a name="l00720"></a>00720 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_BMCIP(_i) (0x05050 + ((_i) * 4)) </span><span class="comment">/* 0x5050-0x505C */</span>
<a name="l00721"></a>00721 <span class="preprocessor">#define IXGBE_BMCIPVAL  0x05060</span>
<a name="l00722"></a>00722 <span class="preprocessor"></span>
<a name="l00723"></a>00723 <span class="comment">/* Firmware Semaphore Register */</span>
<a name="l00724"></a>00724 <span class="preprocessor">#define IXGBE_FWSM_MODE_MASK  0xE</span>
<a name="l00725"></a>00725 <span class="preprocessor"></span>
<a name="l00726"></a>00726 <span class="comment">/* ARC Subsystem registers */</span>
<a name="l00727"></a>00727 <span class="preprocessor">#define IXGBE_HICR      0x15F00</span>
<a name="l00728"></a>00728 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_FWSTS     0x15F0C</span>
<a name="l00729"></a>00729 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_HSMC0R    0x15F04</span>
<a name="l00730"></a>00730 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_HSMC1R    0x15F08</span>
<a name="l00731"></a>00731 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_SWSR      0x15F10</span>
<a name="l00732"></a>00732 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_HFDR      0x15FE8</span>
<a name="l00733"></a>00733 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_FLEX_MNG  0x15800 </span><span class="comment">/* 0x15800 - 0x15EFC */</span>
<a name="l00734"></a>00734 
<a name="l00735"></a>00735 <span class="preprocessor">#define IXGBE_HICR_EN              0x01  </span><span class="comment">/* Enable bit - RO */</span>
<a name="l00736"></a>00736 <span class="comment">/* Driver sets this bit when done to put command in RAM */</span>
<a name="l00737"></a>00737 <span class="preprocessor">#define IXGBE_HICR_C               0x02</span>
<a name="l00738"></a>00738 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_HICR_SV              0x04  </span><span class="comment">/* Status Validity */</span>
<a name="l00739"></a>00739 <span class="preprocessor">#define IXGBE_HICR_FW_RESET_ENABLE 0x40</span>
<a name="l00740"></a>00740 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_HICR_FW_RESET        0x80</span>
<a name="l00741"></a>00741 <span class="preprocessor"></span>
<a name="l00742"></a>00742 <span class="comment">/* PCI-E registers */</span>
<a name="l00743"></a>00743 <span class="preprocessor">#define IXGBE_GCR       0x11000</span>
<a name="l00744"></a>00744 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_GTV       0x11004</span>
<a name="l00745"></a>00745 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_FUNCTAG   0x11008</span>
<a name="l00746"></a>00746 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_GLT       0x1100C</span>
<a name="l00747"></a>00747 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_PCIEPIPEADR 0x11004</span>
<a name="l00748"></a>00748 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_PCIEPIPEDAT 0x11008</span>
<a name="l00749"></a>00749 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_GSCL_1    0x11010</span>
<a name="l00750"></a>00750 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_GSCL_2    0x11014</span>
<a name="l00751"></a>00751 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_GSCL_3    0x11018</span>
<a name="l00752"></a>00752 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_GSCL_4    0x1101C</span>
<a name="l00753"></a>00753 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_GSCN_0    0x11020</span>
<a name="l00754"></a>00754 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_GSCN_1    0x11024</span>
<a name="l00755"></a>00755 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_GSCN_2    0x11028</span>
<a name="l00756"></a>00756 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_GSCN_3    0x1102C</span>
<a name="l00757"></a>00757 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_FACTPS    0x10150</span>
<a name="l00758"></a>00758 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_PCIEANACTL  0x11040</span>
<a name="l00759"></a>00759 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_SWSM      0x10140</span>
<a name="l00760"></a>00760 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_FWSM      0x10148</span>
<a name="l00761"></a>00761 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_GSSR      0x10160</span>
<a name="l00762"></a>00762 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_MREVID    0x11064</span>
<a name="l00763"></a>00763 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_DCA_ID    0x11070</span>
<a name="l00764"></a>00764 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_DCA_CTRL  0x11074</span>
<a name="l00765"></a>00765 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_SWFW_SYNC IXGBE_GSSR</span>
<a name="l00766"></a>00766 <span class="preprocessor"></span>
<a name="l00767"></a>00767 <span class="comment">/* PCI-E registers 82599-Specific */</span>
<a name="l00768"></a>00768 <span class="preprocessor">#define IXGBE_GCR_EXT           0x11050</span>
<a name="l00769"></a>00769 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_GSCL_5_82599      0x11030</span>
<a name="l00770"></a>00770 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_GSCL_6_82599      0x11034</span>
<a name="l00771"></a>00771 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_GSCL_7_82599      0x11038</span>
<a name="l00772"></a>00772 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_GSCL_8_82599      0x1103C</span>
<a name="l00773"></a>00773 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_PHYADR_82599      0x11040</span>
<a name="l00774"></a>00774 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_PHYDAT_82599      0x11044</span>
<a name="l00775"></a>00775 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_PHYCTL_82599      0x11048</span>
<a name="l00776"></a>00776 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_PBACLR_82599      0x11068</span>
<a name="l00777"></a>00777 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_CIAA_82599        0x11088</span>
<a name="l00778"></a>00778 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_CIAD_82599        0x1108C</span>
<a name="l00779"></a>00779 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_PICAUSE           0x110B0</span>
<a name="l00780"></a>00780 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_PIENA             0x110B8</span>
<a name="l00781"></a>00781 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_CDQ_MBR_82599     0x110B4</span>
<a name="l00782"></a>00782 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_PCIESPARE         0x110BC</span>
<a name="l00783"></a>00783 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_MISC_REG_82599    0x110F0</span>
<a name="l00784"></a>00784 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_ECC_CTRL_0_82599  0x11100</span>
<a name="l00785"></a>00785 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_ECC_CTRL_1_82599  0x11104</span>
<a name="l00786"></a>00786 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_ECC_STATUS_82599  0x110E0</span>
<a name="l00787"></a>00787 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_BAR_CTRL_82599    0x110F4</span>
<a name="l00788"></a>00788 <span class="preprocessor"></span>
<a name="l00789"></a>00789 <span class="comment">/* PCI Express Control */</span>
<a name="l00790"></a>00790 <span class="preprocessor">#define IXGBE_GCR_CMPL_TMOUT_MASK       0x0000F000</span>
<a name="l00791"></a>00791 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_GCR_CMPL_TMOUT_10ms       0x00001000</span>
<a name="l00792"></a>00792 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_GCR_CMPL_TMOUT_RESEND     0x00010000</span>
<a name="l00793"></a>00793 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_GCR_CAP_VER2              0x00040000</span>
<a name="l00794"></a>00794 <span class="preprocessor"></span>
<a name="l00795"></a>00795 <span class="preprocessor">#define IXGBE_GCR_EXT_MSIX_EN           0x80000000</span>
<a name="l00796"></a>00796 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_GCR_EXT_VT_MODE_16        0x00000001</span>
<a name="l00797"></a>00797 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_GCR_EXT_VT_MODE_32        0x00000002</span>
<a name="l00798"></a>00798 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_GCR_EXT_VT_MODE_64        0x00000003</span>
<a name="l00799"></a>00799 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_GCR_EXT_SRIOV             (IXGBE_GCR_EXT_MSIX_EN | \</span>
<a name="l00800"></a>00800 <span class="preprocessor">                                         IXGBE_GCR_EXT_VT_MODE_64)</span>
<a name="l00801"></a>00801 <span class="preprocessor"></span><span class="comment">/* Time Sync Registers */</span>
<a name="l00802"></a>00802 <span class="preprocessor">#define IXGBE_TSYNCRXCTL 0x05188 </span><span class="comment">/* Rx Time Sync Control register - RW */</span>
<a name="l00803"></a>00803 <span class="preprocessor">#define IXGBE_TSYNCTXCTL 0x08C00 </span><span class="comment">/* Tx Time Sync Control register - RW */</span>
<a name="l00804"></a>00804 <span class="preprocessor">#define IXGBE_RXSTMPL    0x051E8 </span><span class="comment">/* Rx timestamp Low - RO */</span>
<a name="l00805"></a>00805 <span class="preprocessor">#define IXGBE_RXSTMPH    0x051A4 </span><span class="comment">/* Rx timestamp High - RO */</span>
<a name="l00806"></a>00806 <span class="preprocessor">#define IXGBE_RXSATRL    0x051A0 </span><span class="comment">/* Rx timestamp attribute low - RO */</span>
<a name="l00807"></a>00807 <span class="preprocessor">#define IXGBE_RXSATRH    0x051A8 </span><span class="comment">/* Rx timestamp attribute high - RO */</span>
<a name="l00808"></a>00808 <span class="preprocessor">#define IXGBE_RXMTRL     0x05120 </span><span class="comment">/* RX message type register low - RW */</span>
<a name="l00809"></a>00809 <span class="preprocessor">#define IXGBE_TXSTMPL    0x08C04 </span><span class="comment">/* Tx timestamp value Low - RO */</span>
<a name="l00810"></a>00810 <span class="preprocessor">#define IXGBE_TXSTMPH    0x08C08 </span><span class="comment">/* Tx timestamp value High - RO */</span>
<a name="l00811"></a>00811 <span class="preprocessor">#define IXGBE_SYSTIML    0x08C0C </span><span class="comment">/* System time register Low - RO */</span>
<a name="l00812"></a>00812 <span class="preprocessor">#define IXGBE_SYSTIMH    0x08C10 </span><span class="comment">/* System time register High - RO */</span>
<a name="l00813"></a>00813 <span class="preprocessor">#define IXGBE_TIMINCA    0x08C14 </span><span class="comment">/* Increment attributes register - RW */</span>
<a name="l00814"></a>00814 <span class="preprocessor">#define IXGBE_TIMADJL    0x08C18 </span><span class="comment">/* Time Adjustment Offset register Low - RW */</span>
<a name="l00815"></a>00815 <span class="preprocessor">#define IXGBE_TIMADJH    0x08C1C </span><span class="comment">/* Time Adjustment Offset register High - RW */</span>
<a name="l00816"></a>00816 <span class="preprocessor">#define IXGBE_TSAUXC     0x08C20 </span><span class="comment">/* TimeSync Auxiliary Control register - RW */</span>
<a name="l00817"></a>00817 <span class="preprocessor">#define IXGBE_TRGTTIML0  0x08C24 </span><span class="comment">/* Target Time Register 0 Low - RW */</span>
<a name="l00818"></a>00818 <span class="preprocessor">#define IXGBE_TRGTTIMH0  0x08C28 </span><span class="comment">/* Target Time Register 0 High - RW */</span>
<a name="l00819"></a>00819 <span class="preprocessor">#define IXGBE_TRGTTIML1  0x08C2C </span><span class="comment">/* Target Time Register 1 Low - RW */</span>
<a name="l00820"></a>00820 <span class="preprocessor">#define IXGBE_TRGTTIMH1  0x08C30 </span><span class="comment">/* Target Time Register 1 High - RW */</span>
<a name="l00821"></a>00821 <span class="preprocessor">#define IXGBE_FREQOUT0   0x08C34 </span><span class="comment">/* Frequency Out 0 Control register - RW */</span>
<a name="l00822"></a>00822 <span class="preprocessor">#define IXGBE_FREQOUT1   0x08C38 </span><span class="comment">/* Frequency Out 1 Control register - RW */</span>
<a name="l00823"></a>00823 <span class="preprocessor">#define IXGBE_AUXSTMPL0  0x08C3C </span><span class="comment">/* Auxiliary Time Stamp 0 register Low - RO */</span>
<a name="l00824"></a>00824 <span class="preprocessor">#define IXGBE_AUXSTMPH0  0x08C40 </span><span class="comment">/* Auxiliary Time Stamp 0 register High - RO */</span>
<a name="l00825"></a>00825 <span class="preprocessor">#define IXGBE_AUXSTMPL1  0x08C44 </span><span class="comment">/* Auxiliary Time Stamp 1 register Low - RO */</span>
<a name="l00826"></a>00826 <span class="preprocessor">#define IXGBE_AUXSTMPH1  0x08C48 </span><span class="comment">/* Auxiliary Time Stamp 1 register High - RO */</span>
<a name="l00827"></a>00827 
<a name="l00828"></a>00828 <span class="comment">/* Diagnostic Registers */</span>
<a name="l00829"></a>00829 <span class="preprocessor">#define IXGBE_RDSTATCTL   0x02C20</span>
<a name="l00830"></a>00830 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_RDSTAT(_i)  (0x02C00 + ((_i) * 4)) </span><span class="comment">/* 0x02C00-0x02C1C */</span>
<a name="l00831"></a>00831 <span class="preprocessor">#define IXGBE_RDHMPN      0x02F08</span>
<a name="l00832"></a>00832 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_RIC_DW(_i)  (0x02F10 + ((_i) * 4))</span>
<a name="l00833"></a>00833 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_RDPROBE     0x02F20</span>
<a name="l00834"></a>00834 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_RDMAM       0x02F30</span>
<a name="l00835"></a>00835 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_RDMAD       0x02F34</span>
<a name="l00836"></a>00836 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_TDSTATCTL   0x07C20</span>
<a name="l00837"></a>00837 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_TDSTAT(_i)  (0x07C00 + ((_i) * 4)) </span><span class="comment">/* 0x07C00 - 0x07C1C */</span>
<a name="l00838"></a>00838 <span class="preprocessor">#define IXGBE_TDHMPN      0x07F08</span>
<a name="l00839"></a>00839 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_TDHMPN2     0x082FC</span>
<a name="l00840"></a>00840 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_TXDESCIC    0x082CC</span>
<a name="l00841"></a>00841 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_TIC_DW(_i)  (0x07F10 + ((_i) * 4))</span>
<a name="l00842"></a>00842 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_TIC_DW2(_i) (0x082B0 + ((_i) * 4))</span>
<a name="l00843"></a>00843 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_TDPROBE     0x07F20</span>
<a name="l00844"></a>00844 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_TXBUFCTRL   0x0C600</span>
<a name="l00845"></a>00845 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_TXBUFDATA0  0x0C610</span>
<a name="l00846"></a>00846 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_TXBUFDATA1  0x0C614</span>
<a name="l00847"></a>00847 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_TXBUFDATA2  0x0C618</span>
<a name="l00848"></a>00848 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_TXBUFDATA3  0x0C61C</span>
<a name="l00849"></a>00849 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_RXBUFCTRL   0x03600</span>
<a name="l00850"></a>00850 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_RXBUFDATA0  0x03610</span>
<a name="l00851"></a>00851 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_RXBUFDATA1  0x03614</span>
<a name="l00852"></a>00852 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_RXBUFDATA2  0x03618</span>
<a name="l00853"></a>00853 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_RXBUFDATA3  0x0361C</span>
<a name="l00854"></a>00854 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_PCIE_DIAG(_i)     (0x11090 + ((_i) * 4)) </span><span class="comment">/* 8 of these */</span>
<a name="l00855"></a>00855 <span class="preprocessor">#define IXGBE_RFVAL     0x050A4</span>
<a name="l00856"></a>00856 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_MDFTC1    0x042B8</span>
<a name="l00857"></a>00857 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_MDFTC2    0x042C0</span>
<a name="l00858"></a>00858 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_MDFTFIFO1 0x042C4</span>
<a name="l00859"></a>00859 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_MDFTFIFO2 0x042C8</span>
<a name="l00860"></a>00860 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_MDFTS     0x042CC</span>
<a name="l00861"></a>00861 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_RXDATAWRPTR(_i)   (0x03700 + ((_i) * 4)) </span><span class="comment">/* 8 of these 3700-370C*/</span>
<a name="l00862"></a>00862 <span class="preprocessor">#define IXGBE_RXDESCWRPTR(_i)   (0x03710 + ((_i) * 4)) </span><span class="comment">/* 8 of these 3710-371C*/</span>
<a name="l00863"></a>00863 <span class="preprocessor">#define IXGBE_RXDATARDPTR(_i)   (0x03720 + ((_i) * 4)) </span><span class="comment">/* 8 of these 3720-372C*/</span>
<a name="l00864"></a>00864 <span class="preprocessor">#define IXGBE_RXDESCRDPTR(_i)   (0x03730 + ((_i) * 4)) </span><span class="comment">/* 8 of these 3730-373C*/</span>
<a name="l00865"></a>00865 <span class="preprocessor">#define IXGBE_TXDATAWRPTR(_i)   (0x0C700 + ((_i) * 4)) </span><span class="comment">/* 8 of these C700-C70C*/</span>
<a name="l00866"></a>00866 <span class="preprocessor">#define IXGBE_TXDESCWRPTR(_i)   (0x0C710 + ((_i) * 4)) </span><span class="comment">/* 8 of these C710-C71C*/</span>
<a name="l00867"></a>00867 <span class="preprocessor">#define IXGBE_TXDATARDPTR(_i)   (0x0C720 + ((_i) * 4)) </span><span class="comment">/* 8 of these C720-C72C*/</span>
<a name="l00868"></a>00868 <span class="preprocessor">#define IXGBE_TXDESCRDPTR(_i)   (0x0C730 + ((_i) * 4)) </span><span class="comment">/* 8 of these C730-C73C*/</span>
<a name="l00869"></a>00869 <span class="preprocessor">#define IXGBE_PCIEECCCTL 0x1106C</span>
<a name="l00870"></a>00870 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_RXWRPTR(_i)       (0x03100 + ((_i) * 4)) </span><span class="comment">/* 8 of these 3100-310C*/</span>
<a name="l00871"></a>00871 <span class="preprocessor">#define IXGBE_RXUSED(_i)        (0x03120 + ((_i) * 4)) </span><span class="comment">/* 8 of these 3120-312C*/</span>
<a name="l00872"></a>00872 <span class="preprocessor">#define IXGBE_RXRDPTR(_i)       (0x03140 + ((_i) * 4)) </span><span class="comment">/* 8 of these 3140-314C*/</span>
<a name="l00873"></a>00873 <span class="preprocessor">#define IXGBE_RXRDWRPTR(_i)     (0x03160 + ((_i) * 4)) </span><span class="comment">/* 8 of these 3160-310C*/</span>
<a name="l00874"></a>00874 <span class="preprocessor">#define IXGBE_TXWRPTR(_i)       (0x0C100 + ((_i) * 4)) </span><span class="comment">/* 8 of these C100-C10C*/</span>
<a name="l00875"></a>00875 <span class="preprocessor">#define IXGBE_TXUSED(_i)        (0x0C120 + ((_i) * 4)) </span><span class="comment">/* 8 of these C120-C12C*/</span>
<a name="l00876"></a>00876 <span class="preprocessor">#define IXGBE_TXRDPTR(_i)       (0x0C140 + ((_i) * 4)) </span><span class="comment">/* 8 of these C140-C14C*/</span>
<a name="l00877"></a>00877 <span class="preprocessor">#define IXGBE_TXRDWRPTR(_i)     (0x0C160 + ((_i) * 4)) </span><span class="comment">/* 8 of these C160-C10C*/</span>
<a name="l00878"></a>00878 <span class="preprocessor">#define IXGBE_PCIEECCCTL0 0x11100</span>
<a name="l00879"></a>00879 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_PCIEECCCTL1 0x11104</span>
<a name="l00880"></a>00880 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_RXDBUECC  0x03F70</span>
<a name="l00881"></a>00881 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_TXDBUECC  0x0CF70</span>
<a name="l00882"></a>00882 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_RXDBUEST 0x03F74</span>
<a name="l00883"></a>00883 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_TXDBUEST 0x0CF74</span>
<a name="l00884"></a>00884 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_PBTXECC   0x0C300</span>
<a name="l00885"></a>00885 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_PBRXECC   0x03300</span>
<a name="l00886"></a>00886 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_GHECCR    0x110B0</span>
<a name="l00887"></a>00887 <span class="preprocessor"></span>
<a name="l00888"></a>00888 <span class="comment">/* MAC Registers */</span>
<a name="l00889"></a>00889 <span class="preprocessor">#define IXGBE_PCS1GCFIG 0x04200</span>
<a name="l00890"></a>00890 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_PCS1GLCTL 0x04208</span>
<a name="l00891"></a>00891 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_PCS1GLSTA 0x0420C</span>
<a name="l00892"></a>00892 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_PCS1GDBG0 0x04210</span>
<a name="l00893"></a>00893 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_PCS1GDBG1 0x04214</span>
<a name="l00894"></a>00894 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_PCS1GANA  0x04218</span>
<a name="l00895"></a>00895 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_PCS1GANLP 0x0421C</span>
<a name="l00896"></a>00896 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_PCS1GANNP 0x04220</span>
<a name="l00897"></a>00897 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_PCS1GANLPNP 0x04224</span>
<a name="l00898"></a>00898 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_HLREG0    0x04240</span>
<a name="l00899"></a>00899 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_HLREG1    0x04244</span>
<a name="l00900"></a>00900 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_PAP       0x04248</span>
<a name="l00901"></a>00901 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_MACA      0x0424C</span>
<a name="l00902"></a>00902 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_APAE      0x04250</span>
<a name="l00903"></a>00903 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_ARD       0x04254</span>
<a name="l00904"></a>00904 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_AIS       0x04258</span>
<a name="l00905"></a>00905 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_MSCA      0x0425C</span>
<a name="l00906"></a>00906 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_MSRWD     0x04260</span>
<a name="l00907"></a>00907 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_MLADD     0x04264</span>
<a name="l00908"></a>00908 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_MHADD     0x04268</span>
<a name="l00909"></a>00909 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_MAXFRS    0x04268</span>
<a name="l00910"></a>00910 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_TREG      0x0426C</span>
<a name="l00911"></a>00911 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_PCSS1     0x04288</span>
<a name="l00912"></a>00912 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_PCSS2     0x0428C</span>
<a name="l00913"></a>00913 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_XPCSS     0x04290</span>
<a name="l00914"></a>00914 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_MFLCN     0x04294</span>
<a name="l00915"></a>00915 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_SERDESC   0x04298</span>
<a name="l00916"></a>00916 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_MACS      0x0429C</span>
<a name="l00917"></a>00917 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_AUTOC     0x042A0</span>
<a name="l00918"></a>00918 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_LINKS     0x042A4</span>
<a name="l00919"></a>00919 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_LINKS2    0x04324</span>
<a name="l00920"></a>00920 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_AUTOC2    0x042A8</span>
<a name="l00921"></a>00921 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_AUTOC3    0x042AC</span>
<a name="l00922"></a>00922 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_ANLP1     0x042B0</span>
<a name="l00923"></a>00923 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_ANLP2     0x042B4</span>
<a name="l00924"></a>00924 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_MACC      0x04330</span>
<a name="l00925"></a>00925 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_ATLASCTL  0x04800</span>
<a name="l00926"></a>00926 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_MMNGC     0x042D0</span>
<a name="l00927"></a>00927 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_ANLPNP1   0x042D4</span>
<a name="l00928"></a>00928 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_ANLPNP2   0x042D8</span>
<a name="l00929"></a>00929 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_KRPCSFC   0x042E0</span>
<a name="l00930"></a>00930 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_KRPCSS    0x042E4</span>
<a name="l00931"></a>00931 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_FECS1     0x042E8</span>
<a name="l00932"></a>00932 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_FECS2     0x042EC</span>
<a name="l00933"></a>00933 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_SMADARCTL 0x14F10</span>
<a name="l00934"></a>00934 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_MPVC      0x04318</span>
<a name="l00935"></a>00935 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_SGMIIC    0x04314</span>
<a name="l00936"></a>00936 <span class="preprocessor"></span>
<a name="l00937"></a>00937 <span class="comment">/* Statistics Registers */</span>
<a name="l00938"></a>00938 <span class="preprocessor">#define IXGBE_RXNFGPC      0x041B0</span>
<a name="l00939"></a>00939 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_RXNFGBCL     0x041B4</span>
<a name="l00940"></a>00940 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_RXNFGBCH     0x041B8</span>
<a name="l00941"></a>00941 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_RXDGPC       0x02F50</span>
<a name="l00942"></a>00942 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_RXDGBCL      0x02F54</span>
<a name="l00943"></a>00943 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_RXDGBCH      0x02F58</span>
<a name="l00944"></a>00944 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_RXDDGPC      0x02F5C</span>
<a name="l00945"></a>00945 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_RXDDGBCL     0x02F60</span>
<a name="l00946"></a>00946 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_RXDDGBCH     0x02F64</span>
<a name="l00947"></a>00947 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_RXLPBKGPC    0x02F68</span>
<a name="l00948"></a>00948 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_RXLPBKGBCL   0x02F6C</span>
<a name="l00949"></a>00949 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_RXLPBKGBCH   0x02F70</span>
<a name="l00950"></a>00950 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_RXDLPBKGPC   0x02F74</span>
<a name="l00951"></a>00951 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_RXDLPBKGBCL  0x02F78</span>
<a name="l00952"></a>00952 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_RXDLPBKGBCH  0x02F7C</span>
<a name="l00953"></a>00953 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_TXDGPC       0x087A0</span>
<a name="l00954"></a>00954 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_TXDGBCL      0x087A4</span>
<a name="l00955"></a>00955 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_TXDGBCH      0x087A8</span>
<a name="l00956"></a>00956 <span class="preprocessor"></span>
<a name="l00957"></a>00957 <span class="preprocessor">#define IXGBE_RXDSTATCTRL 0x02F40</span>
<a name="l00958"></a>00958 <span class="preprocessor"></span>
<a name="l00959"></a>00959 <span class="comment">/* Copper Pond 2 link timeout */</span>
<a name="l00960"></a>00960 <span class="preprocessor">#define IXGBE_VALIDATE_LINK_READY_TIMEOUT 50</span>
<a name="l00961"></a>00961 <span class="preprocessor"></span>
<a name="l00962"></a>00962 <span class="comment">/* Omer CORECTL */</span>
<a name="l00963"></a>00963 <span class="preprocessor">#define IXGBE_CORECTL           0x014F00</span>
<a name="l00964"></a>00964 <span class="preprocessor"></span><span class="comment">/* BARCTRL */</span>
<a name="l00965"></a>00965 <span class="preprocessor">#define IXGBE_BARCTRL               0x110F4</span>
<a name="l00966"></a>00966 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_BARCTRL_FLSIZE        0x0700</span>
<a name="l00967"></a>00967 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_BARCTRL_FLSIZE_SHIFT  8</span>
<a name="l00968"></a>00968 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_BARCTRL_CSRSIZE       0x2000</span>
<a name="l00969"></a>00969 <span class="preprocessor"></span>
<a name="l00970"></a>00970 <span class="comment">/* RSCCTL Bit Masks */</span>
<a name="l00971"></a>00971 <span class="preprocessor">#define IXGBE_RSCCTL_RSCEN          0x01</span>
<a name="l00972"></a>00972 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_RSCCTL_MAXDESC_1      0x00</span>
<a name="l00973"></a>00973 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_RSCCTL_MAXDESC_4      0x04</span>
<a name="l00974"></a>00974 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_RSCCTL_MAXDESC_8      0x08</span>
<a name="l00975"></a>00975 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_RSCCTL_MAXDESC_16     0x0C</span>
<a name="l00976"></a>00976 <span class="preprocessor"></span>
<a name="l00977"></a>00977 <span class="comment">/* RSCDBU Bit Masks */</span>
<a name="l00978"></a>00978 <span class="preprocessor">#define IXGBE_RSCDBU_RSCSMALDIS_MASK    0x0000007F</span>
<a name="l00979"></a>00979 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_RSCDBU_RSCACKDIS          0x00000080</span>
<a name="l00980"></a>00980 <span class="preprocessor"></span>
<a name="l00981"></a>00981 <span class="comment">/* RDRXCTL Bit Masks */</span>
<a name="l00982"></a>00982 <span class="preprocessor">#define IXGBE_RDRXCTL_RDMTS_1_2     0x00000000 </span><span class="comment">/* Rx Desc Min Threshold Size */</span>
<a name="l00983"></a>00983 <span class="preprocessor">#define IXGBE_RDRXCTL_CRCSTRIP      0x00000002 </span><span class="comment">/* CRC Strip */</span>
<a name="l00984"></a>00984 <span class="preprocessor">#define IXGBE_RDRXCTL_MVMEN         0x00000020</span>
<a name="l00985"></a>00985 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_RDRXCTL_DMAIDONE      0x00000008 </span><span class="comment">/* DMA init cycle done */</span>
<a name="l00986"></a>00986 <span class="preprocessor">#define IXGBE_RDRXCTL_AGGDIS        0x00010000 </span><span class="comment">/* Aggregation disable */</span>
<a name="l00987"></a>00987 <span class="preprocessor">#define IXGBE_RDRXCTL_RSCFRSTSIZE   0x003E0000 </span><span class="comment">/* RSC First packet size */</span>
<a name="l00988"></a>00988 <span class="preprocessor">#define IXGBE_RDRXCTL_RSCLLIDIS     0x00800000 </span><span class="comment">/* Disable RSC compl on LLI */</span>
<a name="l00989"></a>00989 <span class="preprocessor">#define IXGBE_RDRXCTL_RSCACKC       0x02000000 </span><span class="comment">/* must set 1 when RSC enabled */</span>
<a name="l00990"></a>00990 <span class="preprocessor">#define IXGBE_RDRXCTL_FCOE_WRFIX    0x04000000 </span><span class="comment">/* must set 1 when RSC enabled */</span>
<a name="l00991"></a>00991 
<a name="l00992"></a>00992 <span class="comment">/* RQTC Bit Masks and Shifts */</span>
<a name="l00993"></a>00993 <span class="preprocessor">#define IXGBE_RQTC_SHIFT_TC(_i)     ((_i) * 4)</span>
<a name="l00994"></a>00994 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_RQTC_TC0_MASK         (0x7 &lt;&lt; 0)</span>
<a name="l00995"></a>00995 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_RQTC_TC1_MASK         (0x7 &lt;&lt; 4)</span>
<a name="l00996"></a>00996 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_RQTC_TC2_MASK         (0x7 &lt;&lt; 8)</span>
<a name="l00997"></a>00997 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_RQTC_TC3_MASK         (0x7 &lt;&lt; 12)</span>
<a name="l00998"></a>00998 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_RQTC_TC4_MASK         (0x7 &lt;&lt; 16)</span>
<a name="l00999"></a>00999 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_RQTC_TC5_MASK         (0x7 &lt;&lt; 20)</span>
<a name="l01000"></a>01000 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_RQTC_TC6_MASK         (0x7 &lt;&lt; 24)</span>
<a name="l01001"></a>01001 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_RQTC_TC7_MASK         (0x7 &lt;&lt; 28)</span>
<a name="l01002"></a>01002 <span class="preprocessor"></span>
<a name="l01003"></a>01003 <span class="comment">/* PSRTYPE.RQPL Bit masks and shift */</span>
<a name="l01004"></a>01004 <span class="preprocessor">#define IXGBE_PSRTYPE_RQPL_MASK     0x7</span>
<a name="l01005"></a>01005 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_PSRTYPE_RQPL_SHIFT    29</span>
<a name="l01006"></a>01006 <span class="preprocessor"></span>
<a name="l01007"></a>01007 <span class="comment">/* CTRL Bit Masks */</span>
<a name="l01008"></a>01008 <span class="preprocessor">#define IXGBE_CTRL_GIO_DIS      0x00000004 </span><span class="comment">/* Global IO Master Disable bit */</span>
<a name="l01009"></a>01009 <span class="preprocessor">#define IXGBE_CTRL_LNK_RST      0x00000008 </span><span class="comment">/* Link Reset. Resets everything. */</span>
<a name="l01010"></a>01010 <span class="preprocessor">#define IXGBE_CTRL_RST          0x04000000 </span><span class="comment">/* Reset (SW) */</span>
<a name="l01011"></a>01011 
<a name="l01012"></a>01012 <span class="comment">/* FACTPS */</span>
<a name="l01013"></a>01013 <span class="preprocessor">#define IXGBE_FACTPS_LFS        0x40000000 </span><span class="comment">/* LAN Function Select */</span>
<a name="l01014"></a>01014 
<a name="l01015"></a>01015 <span class="comment">/* MHADD Bit Masks */</span>
<a name="l01016"></a>01016 <span class="preprocessor">#define IXGBE_MHADD_MFS_MASK    0xFFFF0000</span>
<a name="l01017"></a>01017 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_MHADD_MFS_SHIFT   16</span>
<a name="l01018"></a>01018 <span class="preprocessor"></span>
<a name="l01019"></a>01019 <span class="comment">/* Extended Device Control */</span>
<a name="l01020"></a>01020 <span class="preprocessor">#define IXGBE_CTRL_EXT_PFRSTD   0x00004000 </span><span class="comment">/* Physical Function Reset Done */</span>
<a name="l01021"></a>01021 <span class="preprocessor">#define IXGBE_CTRL_EXT_NS_DIS   0x00010000 </span><span class="comment">/* No Snoop disable */</span>
<a name="l01022"></a>01022 <span class="preprocessor">#define IXGBE_CTRL_EXT_RO_DIS   0x00020000 </span><span class="comment">/* Relaxed Ordering disable */</span>
<a name="l01023"></a>01023 <span class="preprocessor">#define IXGBE_CTRL_EXT_DRV_LOAD 0x10000000 </span><span class="comment">/* Driver loaded bit for FW */</span>
<a name="l01024"></a>01024 
<a name="l01025"></a>01025 <span class="comment">/* Direct Cache Access (DCA) definitions */</span>
<a name="l01026"></a>01026 <span class="preprocessor">#define IXGBE_DCA_CTRL_DCA_ENABLE  0x00000000 </span><span class="comment">/* DCA Enable */</span>
<a name="l01027"></a>01027 <span class="preprocessor">#define IXGBE_DCA_CTRL_DCA_DISABLE 0x00000001 </span><span class="comment">/* DCA Disable */</span>
<a name="l01028"></a>01028 
<a name="l01029"></a>01029 <span class="preprocessor">#define IXGBE_DCA_CTRL_DCA_MODE_CB1 0x00 </span><span class="comment">/* DCA Mode CB1 */</span>
<a name="l01030"></a>01030 <span class="preprocessor">#define IXGBE_DCA_CTRL_DCA_MODE_CB2 0x02 </span><span class="comment">/* DCA Mode CB2 */</span>
<a name="l01031"></a>01031 
<a name="l01032"></a>01032 <span class="preprocessor">#define IXGBE_DCA_RXCTRL_CPUID_MASK 0x0000001F </span><span class="comment">/* Rx CPUID Mask */</span>
<a name="l01033"></a>01033 <span class="preprocessor">#define IXGBE_DCA_RXCTRL_CPUID_MASK_82599  0xFF000000 </span><span class="comment">/* Rx CPUID Mask */</span>
<a name="l01034"></a>01034 <span class="preprocessor">#define IXGBE_DCA_RXCTRL_CPUID_SHIFT_82599 24 </span><span class="comment">/* Rx CPUID Shift */</span>
<a name="l01035"></a>01035 <span class="preprocessor">#define IXGBE_DCA_RXCTRL_DESC_DCA_EN (1 &lt;&lt; 5) </span><span class="comment">/* DCA Rx Desc enable */</span>
<a name="l01036"></a>01036 <span class="preprocessor">#define IXGBE_DCA_RXCTRL_HEAD_DCA_EN (1 &lt;&lt; 6) </span><span class="comment">/* DCA Rx Desc header enable */</span>
<a name="l01037"></a>01037 <span class="preprocessor">#define IXGBE_DCA_RXCTRL_DATA_DCA_EN (1 &lt;&lt; 7) </span><span class="comment">/* DCA Rx Desc payload enable */</span>
<a name="l01038"></a>01038 <span class="preprocessor">#define IXGBE_DCA_RXCTRL_DESC_RRO_EN (1 &lt;&lt; 9) </span><span class="comment">/* DCA Rx rd Desc Relax Order */</span>
<a name="l01039"></a>01039 <span class="preprocessor">#define IXGBE_DCA_RXCTRL_DESC_WRO_EN (1 &lt;&lt; 13) </span><span class="comment">/* DCA Rx wr Desc Relax Order */</span>
<a name="l01040"></a>01040 <span class="preprocessor">#define IXGBE_DCA_RXCTRL_DESC_HSRO_EN (1 &lt;&lt; 15) </span><span class="comment">/* DCA Rx Split Header RO */</span>
<a name="l01041"></a>01041 
<a name="l01042"></a>01042 <span class="preprocessor">#define IXGBE_DCA_TXCTRL_CPUID_MASK 0x0000001F </span><span class="comment">/* Tx CPUID Mask */</span>
<a name="l01043"></a>01043 <span class="preprocessor">#define IXGBE_DCA_TXCTRL_CPUID_MASK_82599  0xFF000000 </span><span class="comment">/* Tx CPUID Mask */</span>
<a name="l01044"></a>01044 <span class="preprocessor">#define IXGBE_DCA_TXCTRL_CPUID_SHIFT_82599 24 </span><span class="comment">/* Tx CPUID Shift */</span>
<a name="l01045"></a>01045 <span class="preprocessor">#define IXGBE_DCA_TXCTRL_DESC_DCA_EN (1 &lt;&lt; 5) </span><span class="comment">/* DCA Tx Desc enable */</span>
<a name="l01046"></a>01046 <span class="preprocessor">#define IXGBE_DCA_TXCTRL_TX_WB_RO_EN (1 &lt;&lt; 11) </span><span class="comment">/* Tx Desc writeback RO bit */</span>
<a name="l01047"></a>01047 <span class="preprocessor">#define IXGBE_DCA_MAX_QUEUES_82598   16 </span><span class="comment">/* DCA regs only on 16 queues */</span>
<a name="l01048"></a>01048 
<a name="l01049"></a>01049 <span class="comment">/* MSCA Bit Masks */</span>
<a name="l01050"></a>01050 <span class="preprocessor">#define IXGBE_MSCA_NP_ADDR_MASK      0x0000FFFF </span><span class="comment">/* MDI Address (new protocol) */</span>
<a name="l01051"></a>01051 <span class="preprocessor">#define IXGBE_MSCA_NP_ADDR_SHIFT     0</span>
<a name="l01052"></a>01052 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_MSCA_DEV_TYPE_MASK     0x001F0000 </span><span class="comment">/* Device Type (new protocol) */</span>
<a name="l01053"></a>01053 <span class="preprocessor">#define IXGBE_MSCA_DEV_TYPE_SHIFT    16 </span><span class="comment">/* Register Address (old protocol */</span>
<a name="l01054"></a>01054 <span class="preprocessor">#define IXGBE_MSCA_PHY_ADDR_MASK     0x03E00000 </span><span class="comment">/* PHY Address mask */</span>
<a name="l01055"></a>01055 <span class="preprocessor">#define IXGBE_MSCA_PHY_ADDR_SHIFT    21 </span><span class="comment">/* PHY Address shift*/</span>
<a name="l01056"></a>01056 <span class="preprocessor">#define IXGBE_MSCA_OP_CODE_MASK      0x0C000000 </span><span class="comment">/* OP CODE mask */</span>
<a name="l01057"></a>01057 <span class="preprocessor">#define IXGBE_MSCA_OP_CODE_SHIFT     26 </span><span class="comment">/* OP CODE shift */</span>
<a name="l01058"></a>01058 <span class="preprocessor">#define IXGBE_MSCA_ADDR_CYCLE        0x00000000 </span><span class="comment">/* OP CODE 00 (addr cycle) */</span>
<a name="l01059"></a>01059 <span class="preprocessor">#define IXGBE_MSCA_WRITE             0x04000000 </span><span class="comment">/* OP CODE 01 (write) */</span>
<a name="l01060"></a>01060 <span class="preprocessor">#define IXGBE_MSCA_READ              0x0C000000 </span><span class="comment">/* OP CODE 11 (read) */</span>
<a name="l01061"></a>01061 <span class="preprocessor">#define IXGBE_MSCA_READ_AUTOINC      0x08000000 </span><span class="comment">/* OP CODE 10 (read, auto inc)*/</span>
<a name="l01062"></a>01062 <span class="preprocessor">#define IXGBE_MSCA_ST_CODE_MASK      0x30000000 </span><span class="comment">/* ST Code mask */</span>
<a name="l01063"></a>01063 <span class="preprocessor">#define IXGBE_MSCA_ST_CODE_SHIFT     28 </span><span class="comment">/* ST Code shift */</span>
<a name="l01064"></a>01064 <span class="preprocessor">#define IXGBE_MSCA_NEW_PROTOCOL      0x00000000 </span><span class="comment">/* ST CODE 00 (new protocol) */</span>
<a name="l01065"></a>01065 <span class="preprocessor">#define IXGBE_MSCA_OLD_PROTOCOL      0x10000000 </span><span class="comment">/* ST CODE 01 (old protocol) */</span>
<a name="l01066"></a>01066 <span class="preprocessor">#define IXGBE_MSCA_MDI_COMMAND       0x40000000 </span><span class="comment">/* Initiate MDI command */</span>
<a name="l01067"></a>01067 <span class="preprocessor">#define IXGBE_MSCA_MDI_IN_PROG_EN    0x80000000 </span><span class="comment">/* MDI in progress enable */</span>
<a name="l01068"></a>01068 
<a name="l01069"></a>01069 <span class="comment">/* MSRWD bit masks */</span>
<a name="l01070"></a>01070 <span class="preprocessor">#define IXGBE_MSRWD_WRITE_DATA_MASK     0x0000FFFF</span>
<a name="l01071"></a>01071 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_MSRWD_WRITE_DATA_SHIFT    0</span>
<a name="l01072"></a>01072 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_MSRWD_READ_DATA_MASK      0xFFFF0000</span>
<a name="l01073"></a>01073 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_MSRWD_READ_DATA_SHIFT     16</span>
<a name="l01074"></a>01074 <span class="preprocessor"></span>
<a name="l01075"></a>01075 <span class="comment">/* Atlas registers */</span>
<a name="l01076"></a>01076 <span class="preprocessor">#define IXGBE_ATLAS_PDN_LPBK    0x24</span>
<a name="l01077"></a>01077 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_ATLAS_PDN_10G     0xB</span>
<a name="l01078"></a>01078 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_ATLAS_PDN_1G      0xC</span>
<a name="l01079"></a>01079 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_ATLAS_PDN_AN      0xD</span>
<a name="l01080"></a>01080 <span class="preprocessor"></span>
<a name="l01081"></a>01081 <span class="comment">/* Atlas bit masks */</span>
<a name="l01082"></a>01082 <span class="preprocessor">#define IXGBE_ATLASCTL_WRITE_CMD        0x00010000</span>
<a name="l01083"></a>01083 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_ATLAS_PDN_TX_REG_EN       0x10</span>
<a name="l01084"></a>01084 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_ATLAS_PDN_TX_10G_QL_ALL   0xF0</span>
<a name="l01085"></a>01085 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_ATLAS_PDN_TX_1G_QL_ALL    0xF0</span>
<a name="l01086"></a>01086 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_ATLAS_PDN_TX_AN_QL_ALL    0xF0</span>
<a name="l01087"></a>01087 <span class="preprocessor"></span>
<a name="l01088"></a>01088 <span class="comment">/* Omer bit masks */</span>
<a name="l01089"></a>01089 <span class="preprocessor">#define IXGBE_CORECTL_WRITE_CMD         0x00010000</span>
<a name="l01090"></a>01090 <span class="preprocessor"></span>
<a name="l01091"></a>01091 <span class="comment">/* Device Type definitions for new protocol MDIO commands */</span>
<a name="l01092"></a>01092 <span class="preprocessor">#define IXGBE_MDIO_PMA_PMD_DEV_TYPE               0x1</span>
<a name="l01093"></a>01093 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_MDIO_PCS_DEV_TYPE                   0x3</span>
<a name="l01094"></a>01094 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_MDIO_PHY_XS_DEV_TYPE                0x4</span>
<a name="l01095"></a>01095 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_MDIO_AUTO_NEG_DEV_TYPE              0x7</span>
<a name="l01096"></a>01096 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_MDIO_VENDOR_SPECIFIC_1_DEV_TYPE     0x1E   </span><span class="comment">/* Device 30 */</span>
<a name="l01097"></a>01097 <span class="preprocessor">#define IXGBE_TWINAX_DEV                          1</span>
<a name="l01098"></a>01098 <span class="preprocessor"></span>
<a name="l01099"></a>01099 <span class="preprocessor">#define IXGBE_MDIO_COMMAND_TIMEOUT     100 </span><span class="comment">/* PHY Timeout for 1 GB mode */</span>
<a name="l01100"></a>01100 
<a name="l01101"></a>01101 <span class="preprocessor">#define IXGBE_MDIO_VENDOR_SPECIFIC_1_CONTROL      0x0    </span><span class="comment">/* VS1 Control Reg */</span>
<a name="l01102"></a>01102 <span class="preprocessor">#define IXGBE_MDIO_VENDOR_SPECIFIC_1_STATUS       0x1    </span><span class="comment">/* VS1 Status Reg */</span>
<a name="l01103"></a>01103 <span class="preprocessor">#define IXGBE_MDIO_VENDOR_SPECIFIC_1_LINK_STATUS  0x0008 </span><span class="comment">/* 1 = Link Up */</span>
<a name="l01104"></a>01104 <span class="preprocessor">#define IXGBE_MDIO_VENDOR_SPECIFIC_1_SPEED_STATUS 0x0010 </span><span class="comment">/* 0 - 10G, 1 - 1G */</span>
<a name="l01105"></a>01105 <span class="preprocessor">#define IXGBE_MDIO_VENDOR_SPECIFIC_1_10G_SPEED    0x0018</span>
<a name="l01106"></a>01106 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_MDIO_VENDOR_SPECIFIC_1_1G_SPEED     0x0010</span>
<a name="l01107"></a>01107 <span class="preprocessor"></span>
<a name="l01108"></a>01108 <span class="preprocessor">#define IXGBE_MDIO_AUTO_NEG_CONTROL    0x0 </span><span class="comment">/* AUTO_NEG Control Reg */</span>
<a name="l01109"></a>01109 <span class="preprocessor">#define IXGBE_MDIO_AUTO_NEG_STATUS     0x1 </span><span class="comment">/* AUTO_NEG Status Reg */</span>
<a name="l01110"></a>01110 <span class="preprocessor">#define IXGBE_MDIO_AUTO_NEG_ADVT       0x10 </span><span class="comment">/* AUTO_NEG Advt Reg */</span>
<a name="l01111"></a>01111 <span class="preprocessor">#define IXGBE_MDIO_AUTO_NEG_LP         0x13 </span><span class="comment">/* AUTO_NEG LP Status Reg */</span>
<a name="l01112"></a>01112 <span class="preprocessor">#define IXGBE_MDIO_PHY_XS_CONTROL      0x0 </span><span class="comment">/* PHY_XS Control Reg */</span>
<a name="l01113"></a>01113 <span class="preprocessor">#define IXGBE_MDIO_PHY_XS_RESET        0x8000 </span><span class="comment">/* PHY_XS Reset */</span>
<a name="l01114"></a>01114 <span class="preprocessor">#define IXGBE_MDIO_PHY_ID_HIGH         0x2 </span><span class="comment">/* PHY ID High Reg*/</span>
<a name="l01115"></a>01115 <span class="preprocessor">#define IXGBE_MDIO_PHY_ID_LOW          0x3 </span><span class="comment">/* PHY ID Low Reg*/</span>
<a name="l01116"></a>01116 <span class="preprocessor">#define IXGBE_MDIO_PHY_SPEED_ABILITY   0x4 </span><span class="comment">/* Speed Ability Reg */</span>
<a name="l01117"></a>01117 <span class="preprocessor">#define IXGBE_MDIO_PHY_SPEED_10G       0x0001 </span><span class="comment">/* 10G capable */</span>
<a name="l01118"></a>01118 <span class="preprocessor">#define IXGBE_MDIO_PHY_SPEED_1G        0x0010 </span><span class="comment">/* 1G capable */</span>
<a name="l01119"></a>01119 <span class="preprocessor">#define IXGBE_MDIO_PHY_SPEED_100M      0x0020 </span><span class="comment">/* 100M capable */</span>
<a name="l01120"></a>01120 <span class="preprocessor">#define IXGBE_MDIO_PHY_EXT_ABILITY        0xB </span><span class="comment">/* Ext Ability Reg */</span>
<a name="l01121"></a>01121 <span class="preprocessor">#define IXGBE_MDIO_PHY_10GBASET_ABILITY   0x0004 </span><span class="comment">/* 10GBaseT capable */</span>
<a name="l01122"></a>01122 <span class="preprocessor">#define IXGBE_MDIO_PHY_1000BASET_ABILITY  0x0020 </span><span class="comment">/* 1000BaseT capable */</span>
<a name="l01123"></a>01123 <span class="preprocessor">#define IXGBE_MDIO_PHY_100BASETX_ABILITY  0x0080 </span><span class="comment">/* 100BaseTX capable */</span>
<a name="l01124"></a>01124 <span class="preprocessor">#define IXGBE_MDIO_PHY_SET_LOW_POWER_MODE 0x0800 </span><span class="comment">/* Set low power mode */</span>
<a name="l01125"></a>01125 
<a name="l01126"></a>01126 <span class="preprocessor">#define IXGBE_MDIO_PMA_PMD_CONTROL_ADDR     0x0000 </span><span class="comment">/* PMA/PMD Control Reg */</span>
<a name="l01127"></a>01127 <span class="preprocessor">#define IXGBE_MDIO_PMA_PMD_SDA_SCL_ADDR     0xC30A </span><span class="comment">/* PHY_XS SDA/SCL Addr Reg */</span>
<a name="l01128"></a>01128 <span class="preprocessor">#define IXGBE_MDIO_PMA_PMD_SDA_SCL_DATA     0xC30B </span><span class="comment">/* PHY_XS SDA/SCL Data Reg */</span>
<a name="l01129"></a>01129 <span class="preprocessor">#define IXGBE_MDIO_PMA_PMD_SDA_SCL_STAT     0xC30C </span><span class="comment">/* PHY_XS SDA/SCL Status Reg */</span>
<a name="l01130"></a>01130 
<a name="l01131"></a>01131 <span class="comment">/* MII clause 22/28 definitions */</span>
<a name="l01132"></a>01132 <span class="preprocessor">#define IXGBE_MDIO_PHY_LOW_POWER_MODE  0x0800</span>
<a name="l01133"></a>01133 <span class="preprocessor"></span>
<a name="l01134"></a>01134 <span class="preprocessor">#define IXGBE_MII_10GBASE_T_AUTONEG_CTRL_REG     0x20   </span><span class="comment">/* 10G Control Reg */</span>
<a name="l01135"></a>01135 <span class="preprocessor">#define IXGBE_MII_AUTONEG_VENDOR_PROVISION_1_REG 0xC400 </span><span class="comment">/* 1G Provisioning 1 */</span>
<a name="l01136"></a>01136 <span class="preprocessor">#define IXGBE_MII_AUTONEG_XNP_TX_REG             0x17   </span><span class="comment">/* 1G XNP Transmit */</span>
<a name="l01137"></a>01137 <span class="preprocessor">#define IXGBE_MII_AUTONEG_ADVERTISE_REG          0x10   </span><span class="comment">/* 100M Advertisement */</span>
<a name="l01138"></a>01138 <span class="preprocessor">#define IXGBE_MII_10GBASE_T_ADVERTISE            0x1000 </span><span class="comment">/* full duplex, bit:12*/</span>
<a name="l01139"></a>01139 <span class="preprocessor">#define IXGBE_MII_1GBASE_T_ADVERTISE_XNP_TX      0x4000 </span><span class="comment">/* full duplex, bit:14*/</span>
<a name="l01140"></a>01140 <span class="preprocessor">#define IXGBE_MII_1GBASE_T_ADVERTISE             0x8000 </span><span class="comment">/* full duplex, bit:15*/</span>
<a name="l01141"></a>01141 <span class="preprocessor">#define IXGBE_MII_100BASE_T_ADVERTISE            0x0100 </span><span class="comment">/* full duplex, bit:8 */</span>
<a name="l01142"></a>01142 <span class="preprocessor">#define IXGBE_MII_RESTART                        0x200</span>
<a name="l01143"></a>01143 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_MII_AUTONEG_COMPLETE               0x20</span>
<a name="l01144"></a>01144 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_MII_AUTONEG_LINK_UP                0x04</span>
<a name="l01145"></a>01145 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_MII_AUTONEG_REG                    0x0</span>
<a name="l01146"></a>01146 <span class="preprocessor"></span>
<a name="l01147"></a>01147 <span class="preprocessor">#define IXGBE_PHY_REVISION_MASK        0xFFFFFFF0</span>
<a name="l01148"></a>01148 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_MAX_PHY_ADDR             32</span>
<a name="l01149"></a>01149 <span class="preprocessor"></span>
<a name="l01150"></a>01150 <span class="comment">/* PHY IDs*/</span>
<a name="l01151"></a>01151 <span class="preprocessor">#define TN1010_PHY_ID    0x00A19410</span>
<a name="l01152"></a>01152 <span class="preprocessor"></span><span class="preprocessor">#define TNX_FW_REV       0xB</span>
<a name="l01153"></a>01153 <span class="preprocessor"></span><span class="preprocessor">#define AQ1002_PHY_ID    0x03A1B420</span>
<a name="l01154"></a>01154 <span class="preprocessor"></span><span class="preprocessor">#define X540_PHY_ID      0x01540200</span>
<a name="l01155"></a>01155 <span class="preprocessor"></span><span class="preprocessor">#define AQ_FW_REV        0x20</span>
<a name="l01156"></a>01156 <span class="preprocessor"></span><span class="preprocessor">#define QT2022_PHY_ID    0x0043A400</span>
<a name="l01157"></a>01157 <span class="preprocessor"></span><span class="preprocessor">#define ATH_PHY_ID       0x03429050</span>
<a name="l01158"></a>01158 <span class="preprocessor"></span>
<a name="l01159"></a>01159 <span class="comment">/* PHY Types */</span>
<a name="l01160"></a>01160 <span class="preprocessor">#define IXGBE_M88E1145_E_PHY_ID  0x01410CD0</span>
<a name="l01161"></a>01161 <span class="preprocessor"></span>
<a name="l01162"></a>01162 <span class="comment">/* Special PHY Init Routine */</span>
<a name="l01163"></a>01163 <span class="preprocessor">#define IXGBE_PHY_INIT_OFFSET_NL 0x002B</span>
<a name="l01164"></a>01164 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_PHY_INIT_END_NL    0xFFFF</span>
<a name="l01165"></a>01165 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_CONTROL_MASK_NL    0xF000</span>
<a name="l01166"></a>01166 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_DATA_MASK_NL       0x0FFF</span>
<a name="l01167"></a>01167 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_CONTROL_SHIFT_NL   12</span>
<a name="l01168"></a>01168 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_DELAY_NL           0</span>
<a name="l01169"></a>01169 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_DATA_NL            1</span>
<a name="l01170"></a>01170 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_CONTROL_NL         0x000F</span>
<a name="l01171"></a>01171 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_CONTROL_EOL_NL     0x0FFF</span>
<a name="l01172"></a>01172 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_CONTROL_SOL_NL     0x0000</span>
<a name="l01173"></a>01173 <span class="preprocessor"></span>
<a name="l01174"></a>01174 <span class="comment">/* General purpose Interrupt Enable */</span>
<a name="l01175"></a>01175 <span class="preprocessor">#define IXGBE_SDP0_GPIEN         0x00000001 </span><span class="comment">/* SDP0 */</span>
<a name="l01176"></a>01176 <span class="preprocessor">#define IXGBE_SDP1_GPIEN         0x00000002 </span><span class="comment">/* SDP1 */</span>
<a name="l01177"></a>01177 <span class="preprocessor">#define IXGBE_SDP2_GPIEN         0x00000004 </span><span class="comment">/* SDP2 */</span>
<a name="l01178"></a>01178 <span class="preprocessor">#define IXGBE_GPIE_MSIX_MODE     0x00000010 </span><span class="comment">/* MSI-X mode */</span>
<a name="l01179"></a>01179 <span class="preprocessor">#define IXGBE_GPIE_OCD           0x00000020 </span><span class="comment">/* Other Clear Disable */</span>
<a name="l01180"></a>01180 <span class="preprocessor">#define IXGBE_GPIE_EIMEN         0x00000040 </span><span class="comment">/* Immediate Interrupt Enable */</span>
<a name="l01181"></a>01181 <span class="preprocessor">#define IXGBE_GPIE_EIAME         0x40000000</span>
<a name="l01182"></a>01182 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_GPIE_PBA_SUPPORT   0x80000000</span>
<a name="l01183"></a>01183 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_GPIE_RSC_DELAY_SHIFT 11</span>
<a name="l01184"></a>01184 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_GPIE_VTMODE_MASK   0x0000C000 </span><span class="comment">/* VT Mode Mask */</span>
<a name="l01185"></a>01185 <span class="preprocessor">#define IXGBE_GPIE_VTMODE_16     0x00004000 </span><span class="comment">/* 16 VFs 8 queues per VF */</span>
<a name="l01186"></a>01186 <span class="preprocessor">#define IXGBE_GPIE_VTMODE_32     0x00008000 </span><span class="comment">/* 32 VFs 4 queues per VF */</span>
<a name="l01187"></a>01187 <span class="preprocessor">#define IXGBE_GPIE_VTMODE_64     0x0000C000 </span><span class="comment">/* 64 VFs 2 queues per VF */</span>
<a name="l01188"></a>01188 
<a name="l01189"></a>01189 <span class="comment">/* Transmit Flow Control status */</span>
<a name="l01190"></a>01190 <span class="preprocessor">#define IXGBE_TFCS_TXOFF         0x00000001</span>
<a name="l01191"></a>01191 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_TFCS_TXOFF0        0x00000100</span>
<a name="l01192"></a>01192 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_TFCS_TXOFF1        0x00000200</span>
<a name="l01193"></a>01193 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_TFCS_TXOFF2        0x00000400</span>
<a name="l01194"></a>01194 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_TFCS_TXOFF3        0x00000800</span>
<a name="l01195"></a>01195 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_TFCS_TXOFF4        0x00001000</span>
<a name="l01196"></a>01196 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_TFCS_TXOFF5        0x00002000</span>
<a name="l01197"></a>01197 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_TFCS_TXOFF6        0x00004000</span>
<a name="l01198"></a>01198 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_TFCS_TXOFF7        0x00008000</span>
<a name="l01199"></a>01199 <span class="preprocessor"></span>
<a name="l01200"></a>01200 <span class="comment">/* TCP Timer */</span>
<a name="l01201"></a>01201 <span class="preprocessor">#define IXGBE_TCPTIMER_KS            0x00000100</span>
<a name="l01202"></a>01202 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_TCPTIMER_COUNT_ENABLE  0x00000200</span>
<a name="l01203"></a>01203 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_TCPTIMER_COUNT_FINISH  0x00000400</span>
<a name="l01204"></a>01204 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_TCPTIMER_LOOP          0x00000800</span>
<a name="l01205"></a>01205 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_TCPTIMER_DURATION_MASK 0x000000FF</span>
<a name="l01206"></a>01206 <span class="preprocessor"></span>
<a name="l01207"></a>01207 <span class="comment">/* HLREG0 Bit Masks */</span>
<a name="l01208"></a>01208 <span class="preprocessor">#define IXGBE_HLREG0_TXCRCEN      0x00000001   </span><span class="comment">/* bit  0 */</span>
<a name="l01209"></a>01209 <span class="preprocessor">#define IXGBE_HLREG0_RXCRCSTRP    0x00000002   </span><span class="comment">/* bit  1 */</span>
<a name="l01210"></a>01210 <span class="preprocessor">#define IXGBE_HLREG0_JUMBOEN      0x00000004   </span><span class="comment">/* bit  2 */</span>
<a name="l01211"></a>01211 <span class="preprocessor">#define IXGBE_HLREG0_TXPADEN      0x00000400   </span><span class="comment">/* bit 10 */</span>
<a name="l01212"></a>01212 <span class="preprocessor">#define IXGBE_HLREG0_TXPAUSEEN    0x00001000   </span><span class="comment">/* bit 12 */</span>
<a name="l01213"></a>01213 <span class="preprocessor">#define IXGBE_HLREG0_RXPAUSEEN    0x00004000   </span><span class="comment">/* bit 14 */</span>
<a name="l01214"></a>01214 <span class="preprocessor">#define IXGBE_HLREG0_LPBK         0x00008000   </span><span class="comment">/* bit 15 */</span>
<a name="l01215"></a>01215 <span class="preprocessor">#define IXGBE_HLREG0_MDCSPD       0x00010000   </span><span class="comment">/* bit 16 */</span>
<a name="l01216"></a>01216 <span class="preprocessor">#define IXGBE_HLREG0_CONTMDC      0x00020000   </span><span class="comment">/* bit 17 */</span>
<a name="l01217"></a>01217 <span class="preprocessor">#define IXGBE_HLREG0_CTRLFLTR     0x00040000   </span><span class="comment">/* bit 18 */</span>
<a name="l01218"></a>01218 <span class="preprocessor">#define IXGBE_HLREG0_PREPEND      0x00F00000   </span><span class="comment">/* bits 20-23 */</span>
<a name="l01219"></a>01219 <span class="preprocessor">#define IXGBE_HLREG0_PRIPAUSEEN   0x01000000   </span><span class="comment">/* bit 24 */</span>
<a name="l01220"></a>01220 <span class="preprocessor">#define IXGBE_HLREG0_RXPAUSERECDA 0x06000000   </span><span class="comment">/* bits 25-26 */</span>
<a name="l01221"></a>01221 <span class="preprocessor">#define IXGBE_HLREG0_RXLNGTHERREN 0x08000000   </span><span class="comment">/* bit 27 */</span>
<a name="l01222"></a>01222 <span class="preprocessor">#define IXGBE_HLREG0_RXPADSTRIPEN 0x10000000   </span><span class="comment">/* bit 28 */</span>
<a name="l01223"></a>01223 
<a name="l01224"></a>01224 <span class="comment">/* VMD_CTL bitmasks */</span>
<a name="l01225"></a>01225 <span class="preprocessor">#define IXGBE_VMD_CTL_VMDQ_EN     0x00000001</span>
<a name="l01226"></a>01226 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_VMD_CTL_VMDQ_FILTER 0x00000002</span>
<a name="l01227"></a>01227 <span class="preprocessor"></span>
<a name="l01228"></a>01228 <span class="comment">/* VT_CTL bitmasks */</span>
<a name="l01229"></a>01229 <span class="preprocessor">#define IXGBE_VT_CTL_DIS_DEFPL  0x20000000 </span><span class="comment">/* disable default pool */</span>
<a name="l01230"></a>01230 <span class="preprocessor">#define IXGBE_VT_CTL_REPLEN     0x40000000 </span><span class="comment">/* replication enabled */</span>
<a name="l01231"></a>01231 <span class="preprocessor">#define IXGBE_VT_CTL_VT_ENABLE  0x00000001  </span><span class="comment">/* Enable VT Mode */</span>
<a name="l01232"></a>01232 <span class="preprocessor">#define IXGBE_VT_CTL_POOL_SHIFT 7</span>
<a name="l01233"></a>01233 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_VT_CTL_POOL_MASK  (0x3F &lt;&lt; IXGBE_VT_CTL_POOL_SHIFT)</span>
<a name="l01234"></a>01234 <span class="preprocessor"></span>
<a name="l01235"></a>01235 <span class="comment">/* VMOLR bitmasks */</span>
<a name="l01236"></a>01236 <span class="preprocessor">#define IXGBE_VMOLR_AUPE        0x01000000 </span><span class="comment">/* accept untagged packets */</span>
<a name="l01237"></a>01237 <span class="preprocessor">#define IXGBE_VMOLR_ROMPE       0x02000000 </span><span class="comment">/* accept packets in MTA tbl */</span>
<a name="l01238"></a>01238 <span class="preprocessor">#define IXGBE_VMOLR_ROPE        0x04000000 </span><span class="comment">/* accept packets in UC tbl */</span>
<a name="l01239"></a>01239 <span class="preprocessor">#define IXGBE_VMOLR_BAM         0x08000000 </span><span class="comment">/* accept broadcast packets */</span>
<a name="l01240"></a>01240 <span class="preprocessor">#define IXGBE_VMOLR_MPE         0x10000000 </span><span class="comment">/* multicast promiscuous */</span>
<a name="l01241"></a>01241 
<a name="l01242"></a>01242 <span class="comment">/* VFRE bitmask */</span>
<a name="l01243"></a>01243 <span class="preprocessor">#define IXGBE_VFRE_ENABLE_ALL   0xFFFFFFFF</span>
<a name="l01244"></a>01244 <span class="preprocessor"></span>
<a name="l01245"></a>01245 <span class="preprocessor">#define IXGBE_VF_INIT_TIMEOUT   200 </span><span class="comment">/* Number of retries to clear RSTI */</span>
<a name="l01246"></a>01246 
<a name="l01247"></a>01247 <span class="comment">/* RDHMPN and TDHMPN bitmasks */</span>
<a name="l01248"></a>01248 <span class="preprocessor">#define IXGBE_RDHMPN_RDICADDR       0x007FF800</span>
<a name="l01249"></a>01249 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_RDHMPN_RDICRDREQ      0x00800000</span>
<a name="l01250"></a>01250 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_RDHMPN_RDICADDR_SHIFT 11</span>
<a name="l01251"></a>01251 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_TDHMPN_TDICADDR       0x003FF800</span>
<a name="l01252"></a>01252 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_TDHMPN_TDICRDREQ      0x00800000</span>
<a name="l01253"></a>01253 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_TDHMPN_TDICADDR_SHIFT 11</span>
<a name="l01254"></a>01254 <span class="preprocessor"></span>
<a name="l01255"></a>01255 <span class="preprocessor">#define IXGBE_RDMAM_MEM_SEL_SHIFT   13</span>
<a name="l01256"></a>01256 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_RDMAM_DWORD_SHIFT     9</span>
<a name="l01257"></a>01257 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_RDMAM_DESC_COMP_FIFO  1</span>
<a name="l01258"></a>01258 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_RDMAM_DFC_CMD_FIFO    2</span>
<a name="l01259"></a>01259 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_RDMAM_RSC_HEADER_ADDR 3</span>
<a name="l01260"></a>01260 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_RDMAM_TCN_STATUS_RAM  4</span>
<a name="l01261"></a>01261 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_RDMAM_WB_COLL_FIFO    5</span>
<a name="l01262"></a>01262 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_RDMAM_QSC_CNT_RAM     6</span>
<a name="l01263"></a>01263 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_RDMAM_QSC_FCOE_RAM    7</span>
<a name="l01264"></a>01264 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_RDMAM_QSC_QUEUE_CNT   8</span>
<a name="l01265"></a>01265 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_RDMAM_QSC_QUEUE_RAM   0xA</span>
<a name="l01266"></a>01266 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_RDMAM_QSC_RSC_RAM     0xB</span>
<a name="l01267"></a>01267 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_RDMAM_DESC_COM_FIFO_RANGE     135</span>
<a name="l01268"></a>01268 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_RDMAM_DESC_COM_FIFO_COUNT     4</span>
<a name="l01269"></a>01269 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_RDMAM_DFC_CMD_FIFO_RANGE      48</span>
<a name="l01270"></a>01270 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_RDMAM_DFC_CMD_FIFO_COUNT      7</span>
<a name="l01271"></a>01271 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_RDMAM_RSC_HEADER_ADDR_RANGE   32</span>
<a name="l01272"></a>01272 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_RDMAM_RSC_HEADER_ADDR_COUNT   4</span>
<a name="l01273"></a>01273 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_RDMAM_TCN_STATUS_RAM_RANGE    256</span>
<a name="l01274"></a>01274 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_RDMAM_TCN_STATUS_RAM_COUNT    9</span>
<a name="l01275"></a>01275 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_RDMAM_WB_COLL_FIFO_RANGE      8</span>
<a name="l01276"></a>01276 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_RDMAM_WB_COLL_FIFO_COUNT      4</span>
<a name="l01277"></a>01277 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_RDMAM_QSC_CNT_RAM_RANGE       64</span>
<a name="l01278"></a>01278 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_RDMAM_QSC_CNT_RAM_COUNT       4</span>
<a name="l01279"></a>01279 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_RDMAM_QSC_FCOE_RAM_RANGE      512</span>
<a name="l01280"></a>01280 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_RDMAM_QSC_FCOE_RAM_COUNT      5</span>
<a name="l01281"></a>01281 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_RDMAM_QSC_QUEUE_CNT_RANGE     32</span>
<a name="l01282"></a>01282 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_RDMAM_QSC_QUEUE_CNT_COUNT     4</span>
<a name="l01283"></a>01283 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_RDMAM_QSC_QUEUE_RAM_RANGE     128</span>
<a name="l01284"></a>01284 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_RDMAM_QSC_QUEUE_RAM_COUNT     8</span>
<a name="l01285"></a>01285 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_RDMAM_QSC_RSC_RAM_RANGE       32</span>
<a name="l01286"></a>01286 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_RDMAM_QSC_RSC_RAM_COUNT       8</span>
<a name="l01287"></a>01287 <span class="preprocessor"></span>
<a name="l01288"></a>01288 <span class="preprocessor">#define IXGBE_TXDESCIC_READY        0x80000000</span>
<a name="l01289"></a>01289 <span class="preprocessor"></span>
<a name="l01290"></a>01290 <span class="comment">/* Receive Checksum Control */</span>
<a name="l01291"></a>01291 <span class="preprocessor">#define IXGBE_RXCSUM_IPPCSE     0x00001000   </span><span class="comment">/* IP payload checksum enable */</span>
<a name="l01292"></a>01292 <span class="preprocessor">#define IXGBE_RXCSUM_PCSD       0x00002000   </span><span class="comment">/* packet checksum disabled */</span>
<a name="l01293"></a>01293 
<a name="l01294"></a>01294 <span class="comment">/* FCRTL Bit Masks */</span>
<a name="l01295"></a>01295 <span class="preprocessor">#define IXGBE_FCRTL_XONE        0x80000000  </span><span class="comment">/* XON enable */</span>
<a name="l01296"></a>01296 <span class="preprocessor">#define IXGBE_FCRTH_FCEN        0x80000000  </span><span class="comment">/* Packet buffer fc enable */</span>
<a name="l01297"></a>01297 
<a name="l01298"></a>01298 <span class="comment">/* PAP bit masks*/</span>
<a name="l01299"></a>01299 <span class="preprocessor">#define IXGBE_PAP_TXPAUSECNT_MASK   0x0000FFFF </span><span class="comment">/* Pause counter mask */</span>
<a name="l01300"></a>01300 
<a name="l01301"></a>01301 <span class="comment">/* RMCS Bit Masks */</span>
<a name="l01302"></a>01302 <span class="preprocessor">#define IXGBE_RMCS_RRM          0x00000002 </span><span class="comment">/* Receive Recycle Mode enable */</span>
<a name="l01303"></a>01303 <span class="comment">/* Receive Arbitration Control: 0 Round Robin, 1 DFP */</span>
<a name="l01304"></a>01304 <span class="preprocessor">#define IXGBE_RMCS_RAC          0x00000004</span>
<a name="l01305"></a>01305 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_RMCS_DFP          IXGBE_RMCS_RAC </span><span class="comment">/* Deficit Fixed Priority ena */</span>
<a name="l01306"></a>01306 <span class="preprocessor">#define IXGBE_RMCS_TFCE_802_3X         0x00000008 </span><span class="comment">/* Tx Priority FC ena */</span>
<a name="l01307"></a>01307 <span class="preprocessor">#define IXGBE_RMCS_TFCE_PRIORITY       0x00000010 </span><span class="comment">/* Tx Priority FC ena */</span>
<a name="l01308"></a>01308 <span class="preprocessor">#define IXGBE_RMCS_ARBDIS       0x00000040 </span><span class="comment">/* Arbitration disable bit */</span>
<a name="l01309"></a>01309 
<a name="l01310"></a>01310 <span class="comment">/* FCCFG Bit Masks */</span>
<a name="l01311"></a>01311 <span class="preprocessor">#define IXGBE_FCCFG_TFCE_802_3X         0x00000008 </span><span class="comment">/* Tx link FC enable */</span>
<a name="l01312"></a>01312 <span class="preprocessor">#define IXGBE_FCCFG_TFCE_PRIORITY       0x00000010 </span><span class="comment">/* Tx priority FC enable */</span>
<a name="l01313"></a>01313 
<a name="l01314"></a>01314 <span class="comment">/* Interrupt register bitmasks */</span>
<a name="l01315"></a>01315 
<a name="l01316"></a>01316 <span class="comment">/* Extended Interrupt Cause Read */</span>
<a name="l01317"></a>01317 <span class="preprocessor">#define IXGBE_EICR_RTX_QUEUE    0x0000FFFF </span><span class="comment">/* RTx Queue Interrupt */</span>
<a name="l01318"></a>01318 <span class="preprocessor">#define IXGBE_EICR_FLOW_DIR     0x00010000 </span><span class="comment">/* FDir Exception */</span>
<a name="l01319"></a>01319 <span class="preprocessor">#define IXGBE_EICR_RX_MISS      0x00020000 </span><span class="comment">/* Packet Buffer Overrun */</span>
<a name="l01320"></a>01320 <span class="preprocessor">#define IXGBE_EICR_PCI          0x00040000 </span><span class="comment">/* PCI Exception */</span>
<a name="l01321"></a>01321 <span class="preprocessor">#define IXGBE_EICR_MAILBOX      0x00080000 </span><span class="comment">/* VF to PF Mailbox Interrupt */</span>
<a name="l01322"></a>01322 <span class="preprocessor">#define IXGBE_EICR_LSC          0x00100000 </span><span class="comment">/* Link Status Change */</span>
<a name="l01323"></a>01323 <span class="preprocessor">#define IXGBE_EICR_LINKSEC      0x00200000 </span><span class="comment">/* PN Threshold */</span>
<a name="l01324"></a>01324 <span class="preprocessor">#define IXGBE_EICR_MNG          0x00400000 </span><span class="comment">/* Manageability Event Interrupt */</span>
<a name="l01325"></a>01325 <span class="preprocessor">#define IXGBE_EICR_GPI_SDP0     0x01000000 </span><span class="comment">/* Gen Purpose Interrupt on SDP0 */</span>
<a name="l01326"></a>01326 <span class="preprocessor">#define IXGBE_EICR_GPI_SDP1     0x02000000 </span><span class="comment">/* Gen Purpose Interrupt on SDP1 */</span>
<a name="l01327"></a>01327 <span class="preprocessor">#define IXGBE_EICR_GPI_SDP2     0x04000000 </span><span class="comment">/* Gen Purpose Interrupt on SDP2 */</span>
<a name="l01328"></a>01328 <span class="preprocessor">#define IXGBE_EICR_ECC          0x10000000 </span><span class="comment">/* ECC Error */</span>
<a name="l01329"></a>01329 <span class="preprocessor">#define IXGBE_EICR_PBUR         0x10000000 </span><span class="comment">/* Packet Buffer Handler Error */</span>
<a name="l01330"></a>01330 <span class="preprocessor">#define IXGBE_EICR_DHER         0x20000000 </span><span class="comment">/* Descriptor Handler Error */</span>
<a name="l01331"></a>01331 <span class="preprocessor">#define IXGBE_EICR_TCP_TIMER    0x40000000 </span><span class="comment">/* TCP Timer */</span>
<a name="l01332"></a>01332 <span class="preprocessor">#define IXGBE_EICR_OTHER        0x80000000 </span><span class="comment">/* Interrupt Cause Active */</span>
<a name="l01333"></a>01333 
<a name="l01334"></a>01334 <span class="comment">/* Extended Interrupt Cause Set */</span>
<a name="l01335"></a>01335 <span class="preprocessor">#define IXGBE_EICS_RTX_QUEUE    IXGBE_EICR_RTX_QUEUE </span><span class="comment">/* RTx Queue Interrupt */</span>
<a name="l01336"></a>01336 <span class="preprocessor">#define IXGBE_EICS_FLOW_DIR     IXGBE_EICR_FLOW_DIR  </span><span class="comment">/* FDir Exception */</span>
<a name="l01337"></a>01337 <span class="preprocessor">#define IXGBE_EICS_RX_MISS      IXGBE_EICR_RX_MISS   </span><span class="comment">/* Pkt Buffer Overrun */</span>
<a name="l01338"></a>01338 <span class="preprocessor">#define IXGBE_EICS_PCI          IXGBE_EICR_PCI       </span><span class="comment">/* PCI Exception */</span>
<a name="l01339"></a>01339 <span class="preprocessor">#define IXGBE_EICS_MAILBOX      IXGBE_EICR_MAILBOX   </span><span class="comment">/* VF to PF Mailbox Int */</span>
<a name="l01340"></a>01340 <span class="preprocessor">#define IXGBE_EICS_LSC          IXGBE_EICR_LSC       </span><span class="comment">/* Link Status Change */</span>
<a name="l01341"></a>01341 <span class="preprocessor">#define IXGBE_EICS_MNG          IXGBE_EICR_MNG       </span><span class="comment">/* MNG Event Interrupt */</span>
<a name="l01342"></a>01342 <span class="preprocessor">#define IXGBE_EICS_GPI_SDP0     IXGBE_EICR_GPI_SDP0  </span><span class="comment">/* SDP0 Gen Purpose Int */</span>
<a name="l01343"></a>01343 <span class="preprocessor">#define IXGBE_EICS_GPI_SDP1     IXGBE_EICR_GPI_SDP1  </span><span class="comment">/* SDP1 Gen Purpose Int */</span>
<a name="l01344"></a>01344 <span class="preprocessor">#define IXGBE_EICS_GPI_SDP2     IXGBE_EICR_GPI_SDP2  </span><span class="comment">/* SDP2 Gen Purpose Int */</span>
<a name="l01345"></a>01345 <span class="preprocessor">#define IXGBE_EICS_ECC          IXGBE_EICR_ECC       </span><span class="comment">/* ECC Error */</span>
<a name="l01346"></a>01346 <span class="preprocessor">#define IXGBE_EICS_PBUR         IXGBE_EICR_PBUR      </span><span class="comment">/* Pkt Buf Handler Err */</span>
<a name="l01347"></a>01347 <span class="preprocessor">#define IXGBE_EICS_DHER         IXGBE_EICR_DHER      </span><span class="comment">/* Desc Handler Error */</span>
<a name="l01348"></a>01348 <span class="preprocessor">#define IXGBE_EICS_TCP_TIMER    IXGBE_EICR_TCP_TIMER </span><span class="comment">/* TCP Timer */</span>
<a name="l01349"></a>01349 <span class="preprocessor">#define IXGBE_EICS_OTHER        IXGBE_EICR_OTHER     </span><span class="comment">/* INT Cause Active */</span>
<a name="l01350"></a>01350 
<a name="l01351"></a>01351 <span class="comment">/* Extended Interrupt Mask Set */</span>
<a name="l01352"></a>01352 <span class="preprocessor">#define IXGBE_EIMS_RTX_QUEUE    IXGBE_EICR_RTX_QUEUE </span><span class="comment">/* RTx Queue Interrupt */</span>
<a name="l01353"></a>01353 <span class="preprocessor">#define IXGBE_EIMS_FLOW_DIR     IXGBE_EICR_FLOW_DIR  </span><span class="comment">/* FDir Exception */</span>
<a name="l01354"></a>01354 <span class="preprocessor">#define IXGBE_EIMS_RX_MISS      IXGBE_EICR_RX_MISS   </span><span class="comment">/* Packet Buffer Overrun */</span>
<a name="l01355"></a>01355 <span class="preprocessor">#define IXGBE_EIMS_PCI          IXGBE_EICR_PCI       </span><span class="comment">/* PCI Exception */</span>
<a name="l01356"></a>01356 <span class="preprocessor">#define IXGBE_EIMS_MAILBOX      IXGBE_EICR_MAILBOX   </span><span class="comment">/* VF to PF Mailbox Int */</span>
<a name="l01357"></a>01357 <span class="preprocessor">#define IXGBE_EIMS_LSC          IXGBE_EICR_LSC       </span><span class="comment">/* Link Status Change */</span>
<a name="l01358"></a>01358 <span class="preprocessor">#define IXGBE_EIMS_MNG          IXGBE_EICR_MNG       </span><span class="comment">/* MNG Event Interrupt */</span>
<a name="l01359"></a>01359 <span class="preprocessor">#define IXGBE_EIMS_GPI_SDP0     IXGBE_EICR_GPI_SDP0  </span><span class="comment">/* SDP0 Gen Purpose Int */</span>
<a name="l01360"></a>01360 <span class="preprocessor">#define IXGBE_EIMS_GPI_SDP1     IXGBE_EICR_GPI_SDP1  </span><span class="comment">/* SDP1 Gen Purpose Int */</span>
<a name="l01361"></a>01361 <span class="preprocessor">#define IXGBE_EIMS_GPI_SDP2     IXGBE_EICR_GPI_SDP2  </span><span class="comment">/* SDP2 Gen Purpose Int */</span>
<a name="l01362"></a>01362 <span class="preprocessor">#define IXGBE_EIMS_ECC          IXGBE_EICR_ECC       </span><span class="comment">/* ECC Error */</span>
<a name="l01363"></a>01363 <span class="preprocessor">#define IXGBE_EIMS_PBUR         IXGBE_EICR_PBUR      </span><span class="comment">/* Pkt Buf Handler Err */</span>
<a name="l01364"></a>01364 <span class="preprocessor">#define IXGBE_EIMS_DHER         IXGBE_EICR_DHER      </span><span class="comment">/* Descr Handler Error */</span>
<a name="l01365"></a>01365 <span class="preprocessor">#define IXGBE_EIMS_TCP_TIMER    IXGBE_EICR_TCP_TIMER </span><span class="comment">/* TCP Timer */</span>
<a name="l01366"></a>01366 <span class="preprocessor">#define IXGBE_EIMS_OTHER        IXGBE_EICR_OTHER     </span><span class="comment">/* INT Cause Active */</span>
<a name="l01367"></a>01367 
<a name="l01368"></a>01368 <span class="comment">/* Extended Interrupt Mask Clear */</span>
<a name="l01369"></a>01369 <span class="preprocessor">#define IXGBE_EIMC_RTX_QUEUE    IXGBE_EICR_RTX_QUEUE </span><span class="comment">/* RTx Queue Interrupt */</span>
<a name="l01370"></a>01370 <span class="preprocessor">#define IXGBE_EIMC_FLOW_DIR     IXGBE_EICR_FLOW_DIR  </span><span class="comment">/* FDir Exception */</span>
<a name="l01371"></a>01371 <span class="preprocessor">#define IXGBE_EIMC_RX_MISS      IXGBE_EICR_RX_MISS   </span><span class="comment">/* Packet Buffer Overrun */</span>
<a name="l01372"></a>01372 <span class="preprocessor">#define IXGBE_EIMC_PCI          IXGBE_EICR_PCI       </span><span class="comment">/* PCI Exception */</span>
<a name="l01373"></a>01373 <span class="preprocessor">#define IXGBE_EIMC_MAILBOX      IXGBE_EICR_MAILBOX   </span><span class="comment">/* VF to PF Mailbox Int */</span>
<a name="l01374"></a>01374 <span class="preprocessor">#define IXGBE_EIMC_LSC          IXGBE_EICR_LSC       </span><span class="comment">/* Link Status Change */</span>
<a name="l01375"></a>01375 <span class="preprocessor">#define IXGBE_EIMC_MNG          IXGBE_EICR_MNG       </span><span class="comment">/* MNG Event Interrupt */</span>
<a name="l01376"></a>01376 <span class="preprocessor">#define IXGBE_EIMC_GPI_SDP0     IXGBE_EICR_GPI_SDP0  </span><span class="comment">/* SDP0 Gen Purpose Int */</span>
<a name="l01377"></a>01377 <span class="preprocessor">#define IXGBE_EIMC_GPI_SDP1     IXGBE_EICR_GPI_SDP1  </span><span class="comment">/* SDP1 Gen Purpose Int */</span>
<a name="l01378"></a>01378 <span class="preprocessor">#define IXGBE_EIMC_GPI_SDP2     IXGBE_EICR_GPI_SDP2  </span><span class="comment">/* SDP2 Gen Purpose Int */</span>
<a name="l01379"></a>01379 <span class="preprocessor">#define IXGBE_EIMC_ECC          IXGBE_EICR_ECC       </span><span class="comment">/* ECC Error */</span>
<a name="l01380"></a>01380 <span class="preprocessor">#define IXGBE_EIMC_PBUR         IXGBE_EICR_PBUR      </span><span class="comment">/* Pkt Buf Handler Err */</span>
<a name="l01381"></a>01381 <span class="preprocessor">#define IXGBE_EIMC_DHER         IXGBE_EICR_DHER      </span><span class="comment">/* Desc Handler Err */</span>
<a name="l01382"></a>01382 <span class="preprocessor">#define IXGBE_EIMC_TCP_TIMER    IXGBE_EICR_TCP_TIMER </span><span class="comment">/* TCP Timer */</span>
<a name="l01383"></a>01383 <span class="preprocessor">#define IXGBE_EIMC_OTHER        IXGBE_EICR_OTHER     </span><span class="comment">/* INT Cause Active */</span>
<a name="l01384"></a>01384 
<a name="l01385"></a>01385 <span class="preprocessor">#define IXGBE_EIMS_ENABLE_MASK ( \</span>
<a name="l01386"></a>01386 <span class="preprocessor">                                IXGBE_EIMS_RTX_QUEUE       | \</span>
<a name="l01387"></a>01387 <span class="preprocessor">                                IXGBE_EIMS_LSC             | \</span>
<a name="l01388"></a>01388 <span class="preprocessor">                                IXGBE_EIMS_TCP_TIMER       | \</span>
<a name="l01389"></a>01389 <span class="preprocessor">                                IXGBE_EIMS_OTHER)</span>
<a name="l01390"></a>01390 <span class="preprocessor"></span>
<a name="l01391"></a>01391 <span class="comment">/* Immediate Interrupt Rx (A.K.A. Low Latency Interrupt) */</span>
<a name="l01392"></a>01392 <span class="preprocessor">#define IXGBE_IMIR_PORT_IM_EN     0x00010000  </span><span class="comment">/* TCP port enable */</span>
<a name="l01393"></a>01393 <span class="preprocessor">#define IXGBE_IMIR_PORT_BP        0x00020000  </span><span class="comment">/* TCP port check bypass */</span>
<a name="l01394"></a>01394 <span class="preprocessor">#define IXGBE_IMIREXT_SIZE_BP     0x00001000  </span><span class="comment">/* Packet size bypass */</span>
<a name="l01395"></a>01395 <span class="preprocessor">#define IXGBE_IMIREXT_CTRL_URG    0x00002000  </span><span class="comment">/* Check URG bit in header */</span>
<a name="l01396"></a>01396 <span class="preprocessor">#define IXGBE_IMIREXT_CTRL_ACK    0x00004000  </span><span class="comment">/* Check ACK bit in header */</span>
<a name="l01397"></a>01397 <span class="preprocessor">#define IXGBE_IMIREXT_CTRL_PSH    0x00008000  </span><span class="comment">/* Check PSH bit in header */</span>
<a name="l01398"></a>01398 <span class="preprocessor">#define IXGBE_IMIREXT_CTRL_RST    0x00010000  </span><span class="comment">/* Check RST bit in header */</span>
<a name="l01399"></a>01399 <span class="preprocessor">#define IXGBE_IMIREXT_CTRL_SYN    0x00020000  </span><span class="comment">/* Check SYN bit in header */</span>
<a name="l01400"></a>01400 <span class="preprocessor">#define IXGBE_IMIREXT_CTRL_FIN    0x00040000  </span><span class="comment">/* Check FIN bit in header */</span>
<a name="l01401"></a>01401 <span class="preprocessor">#define IXGBE_IMIREXT_CTRL_BP     0x00080000  </span><span class="comment">/* Bypass check of control bits */</span>
<a name="l01402"></a>01402 <span class="preprocessor">#define IXGBE_IMIR_SIZE_BP_82599  0x00001000 </span><span class="comment">/* Packet size bypass */</span>
<a name="l01403"></a>01403 <span class="preprocessor">#define IXGBE_IMIR_CTRL_URG_82599 0x00002000 </span><span class="comment">/* Check URG bit in header */</span>
<a name="l01404"></a>01404 <span class="preprocessor">#define IXGBE_IMIR_CTRL_ACK_82599 0x00004000 </span><span class="comment">/* Check ACK bit in header */</span>
<a name="l01405"></a>01405 <span class="preprocessor">#define IXGBE_IMIR_CTRL_PSH_82599 0x00008000 </span><span class="comment">/* Check PSH bit in header */</span>
<a name="l01406"></a>01406 <span class="preprocessor">#define IXGBE_IMIR_CTRL_RST_82599 0x00010000 </span><span class="comment">/* Check RST bit in header */</span>
<a name="l01407"></a>01407 <span class="preprocessor">#define IXGBE_IMIR_CTRL_SYN_82599 0x00020000 </span><span class="comment">/* Check SYN bit in header */</span>
<a name="l01408"></a>01408 <span class="preprocessor">#define IXGBE_IMIR_CTRL_FIN_82599 0x00040000 </span><span class="comment">/* Check FIN bit in header */</span>
<a name="l01409"></a>01409 <span class="preprocessor">#define IXGBE_IMIR_CTRL_BP_82599  0x00080000 </span><span class="comment">/* Bypass check of control bits */</span>
<a name="l01410"></a>01410 <span class="preprocessor">#define IXGBE_IMIR_LLI_EN_82599   0x00100000 </span><span class="comment">/* Enables low latency Int */</span>
<a name="l01411"></a>01411 <span class="preprocessor">#define IXGBE_IMIR_RX_QUEUE_MASK_82599  0x0000007F </span><span class="comment">/* Rx Queue Mask */</span>
<a name="l01412"></a>01412 <span class="preprocessor">#define IXGBE_IMIR_RX_QUEUE_SHIFT_82599 21 </span><span class="comment">/* Rx Queue Shift */</span>
<a name="l01413"></a>01413 <span class="preprocessor">#define IXGBE_IMIRVP_PRIORITY_MASK      0x00000007 </span><span class="comment">/* VLAN priority mask */</span>
<a name="l01414"></a>01414 <span class="preprocessor">#define IXGBE_IMIRVP_PRIORITY_EN        0x00000008 </span><span class="comment">/* VLAN priority enable */</span>
<a name="l01415"></a>01415 
<a name="l01416"></a>01416 <span class="preprocessor">#define IXGBE_MAX_FTQF_FILTERS          128</span>
<a name="l01417"></a>01417 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_FTQF_PROTOCOL_MASK        0x00000003</span>
<a name="l01418"></a>01418 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_FTQF_PROTOCOL_TCP         0x00000000</span>
<a name="l01419"></a>01419 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_FTQF_PROTOCOL_UDP         0x00000001</span>
<a name="l01420"></a>01420 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_FTQF_PROTOCOL_SCTP        2</span>
<a name="l01421"></a>01421 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_FTQF_PRIORITY_MASK        0x00000007</span>
<a name="l01422"></a>01422 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_FTQF_PRIORITY_SHIFT       2</span>
<a name="l01423"></a>01423 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_FTQF_POOL_MASK            0x0000003F</span>
<a name="l01424"></a>01424 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_FTQF_POOL_SHIFT           8</span>
<a name="l01425"></a>01425 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_FTQF_5TUPLE_MASK_MASK     0x0000001F</span>
<a name="l01426"></a>01426 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_FTQF_5TUPLE_MASK_SHIFT    25</span>
<a name="l01427"></a>01427 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_FTQF_SOURCE_ADDR_MASK     0x1E</span>
<a name="l01428"></a>01428 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_FTQF_DEST_ADDR_MASK       0x1D</span>
<a name="l01429"></a>01429 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_FTQF_SOURCE_PORT_MASK     0x1B</span>
<a name="l01430"></a>01430 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_FTQF_DEST_PORT_MASK       0x17</span>
<a name="l01431"></a>01431 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_FTQF_PROTOCOL_COMP_MASK   0x0F</span>
<a name="l01432"></a>01432 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_FTQF_POOL_MASK_EN         0x40000000</span>
<a name="l01433"></a>01433 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_FTQF_QUEUE_ENABLE         0x80000000</span>
<a name="l01434"></a>01434 <span class="preprocessor"></span>
<a name="l01435"></a>01435 <span class="comment">/* Interrupt clear mask */</span>
<a name="l01436"></a>01436 <span class="preprocessor">#define IXGBE_IRQ_CLEAR_MASK    0xFFFFFFFF</span>
<a name="l01437"></a>01437 <span class="preprocessor"></span>
<a name="l01438"></a>01438 <span class="comment">/* Interrupt Vector Allocation Registers */</span>
<a name="l01439"></a>01439 <span class="preprocessor">#define IXGBE_IVAR_REG_NUM      25</span>
<a name="l01440"></a>01440 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_IVAR_REG_NUM_82599           64</span>
<a name="l01441"></a>01441 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_IVAR_TXRX_ENTRY   96</span>
<a name="l01442"></a>01442 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_IVAR_RX_ENTRY     64</span>
<a name="l01443"></a>01443 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_IVAR_RX_QUEUE(_i)    (0 + (_i))</span>
<a name="l01444"></a>01444 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_IVAR_TX_QUEUE(_i)    (64 + (_i))</span>
<a name="l01445"></a>01445 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_IVAR_TX_ENTRY     32</span>
<a name="l01446"></a>01446 <span class="preprocessor"></span>
<a name="l01447"></a>01447 <span class="preprocessor">#define IXGBE_IVAR_TCP_TIMER_INDEX       96 </span><span class="comment">/* 0 based index */</span>
<a name="l01448"></a>01448 <span class="preprocessor">#define IXGBE_IVAR_OTHER_CAUSES_INDEX    97 </span><span class="comment">/* 0 based index */</span>
<a name="l01449"></a>01449 
<a name="l01450"></a>01450 <span class="preprocessor">#define IXGBE_MSIX_VECTOR(_i)   (0 + (_i))</span>
<a name="l01451"></a>01451 <span class="preprocessor"></span>
<a name="l01452"></a>01452 <span class="preprocessor">#define IXGBE_IVAR_ALLOC_VAL    0x80 </span><span class="comment">/* Interrupt Allocation valid */</span>
<a name="l01453"></a>01453 
<a name="l01454"></a>01454 <span class="comment">/* ETYPE Queue Filter/Select Bit Masks */</span>
<a name="l01455"></a>01455 <span class="preprocessor">#define IXGBE_MAX_ETQF_FILTERS  8</span>
<a name="l01456"></a>01456 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_ETQF_FCOE         0x08000000 </span><span class="comment">/* bit 27 */</span>
<a name="l01457"></a>01457 <span class="preprocessor">#define IXGBE_ETQF_BCN          0x10000000 </span><span class="comment">/* bit 28 */</span>
<a name="l01458"></a>01458 <span class="preprocessor">#define IXGBE_ETQF_1588         0x40000000 </span><span class="comment">/* bit 30 */</span>
<a name="l01459"></a>01459 <span class="preprocessor">#define IXGBE_ETQF_FILTER_EN    0x80000000 </span><span class="comment">/* bit 31 */</span>
<a name="l01460"></a>01460 <span class="preprocessor">#define IXGBE_ETQF_POOL_ENABLE   (1 &lt;&lt; 26) </span><span class="comment">/* bit 26 */</span>
<a name="l01461"></a>01461 
<a name="l01462"></a>01462 <span class="preprocessor">#define IXGBE_ETQS_RX_QUEUE     0x007F0000 </span><span class="comment">/* bits 22:16 */</span>
<a name="l01463"></a>01463 <span class="preprocessor">#define IXGBE_ETQS_RX_QUEUE_SHIFT       16</span>
<a name="l01464"></a>01464 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_ETQS_LLI          0x20000000 </span><span class="comment">/* bit 29 */</span>
<a name="l01465"></a>01465 <span class="preprocessor">#define IXGBE_ETQS_QUEUE_EN     0x80000000 </span><span class="comment">/* bit 31 */</span>
<a name="l01466"></a>01466 
<a name="l01467"></a>01467 <span class="comment">/*</span>
<a name="l01468"></a>01468 <span class="comment"> * ETQF filter list: one static filter per filter consumer. This is</span>
<a name="l01469"></a>01469 <span class="comment"> *                   to avoid filter collisions later. Add new filters</span>
<a name="l01470"></a>01470 <span class="comment"> *                   here!!</span>
<a name="l01471"></a>01471 <span class="comment"> *</span>
<a name="l01472"></a>01472 <span class="comment"> * Current filters:</span>
<a name="l01473"></a>01473 <span class="comment"> *    EAPOL 802.1x (0x888e): Filter 0</span>
<a name="l01474"></a>01474 <span class="comment"> *    FCoE (0x8906):         Filter 2</span>
<a name="l01475"></a>01475 <span class="comment"> *    1588 (0x88f7):         Filter 3</span>
<a name="l01476"></a>01476 <span class="comment"> *    FIP  (0x8914):         Filter 4</span>
<a name="l01477"></a>01477 <span class="comment"> */</span>
<a name="l01478"></a>01478 <span class="preprocessor">#define IXGBE_ETQF_FILTER_EAPOL          0</span>
<a name="l01479"></a>01479 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_ETQF_FILTER_FCOE           2</span>
<a name="l01480"></a>01480 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_ETQF_FILTER_1588           3</span>
<a name="l01481"></a>01481 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_ETQF_FILTER_FIP            4</span>
<a name="l01482"></a>01482 <span class="preprocessor"></span><span class="comment">/* VLAN Control Bit Masks */</span>
<a name="l01483"></a>01483 <span class="preprocessor">#define IXGBE_VLNCTRL_VET       0x0000FFFF  </span><span class="comment">/* bits 0-15 */</span>
<a name="l01484"></a>01484 <span class="preprocessor">#define IXGBE_VLNCTRL_CFI       0x10000000  </span><span class="comment">/* bit 28 */</span>
<a name="l01485"></a>01485 <span class="preprocessor">#define IXGBE_VLNCTRL_CFIEN     0x20000000  </span><span class="comment">/* bit 29 */</span>
<a name="l01486"></a>01486 <span class="preprocessor">#define IXGBE_VLNCTRL_VFE       0x40000000  </span><span class="comment">/* bit 30 */</span>
<a name="l01487"></a>01487 <span class="preprocessor">#define IXGBE_VLNCTRL_VME       0x80000000  </span><span class="comment">/* bit 31 */</span>
<a name="l01488"></a>01488 
<a name="l01489"></a>01489 <span class="comment">/* VLAN pool filtering masks */</span>
<a name="l01490"></a>01490 <span class="preprocessor">#define IXGBE_VLVF_VIEN         0x80000000  </span><span class="comment">/* filter is valid */</span>
<a name="l01491"></a>01491 <span class="preprocessor">#define IXGBE_VLVF_ENTRIES      64</span>
<a name="l01492"></a>01492 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_VLVF_VLANID_MASK  0x00000FFF</span>
<a name="l01493"></a>01493 <span class="preprocessor"></span><span class="comment">/* Per VF Port VLAN insertion rules */</span>
<a name="l01494"></a>01494 <span class="preprocessor">#define IXGBE_VMVIR_VLANA_DEFAULT 0x40000000 </span><span class="comment">/* Always use default VLAN */</span>
<a name="l01495"></a>01495 <span class="preprocessor">#define IXGBE_VMVIR_VLANA_NEVER   0x80000000 </span><span class="comment">/* Never insert VLAN tag */</span>
<a name="l01496"></a>01496 
<a name="l01497"></a>01497 <span class="preprocessor">#define IXGBE_ETHERNET_IEEE_VLAN_TYPE 0x8100  </span><span class="comment">/* 802.1q protocol */</span>
<a name="l01498"></a>01498 
<a name="l01499"></a>01499 <span class="comment">/* STATUS Bit Masks */</span>
<a name="l01500"></a>01500 <span class="preprocessor">#define IXGBE_STATUS_LAN_ID         0x0000000C </span><span class="comment">/* LAN ID */</span>
<a name="l01501"></a>01501 <span class="preprocessor">#define IXGBE_STATUS_LAN_ID_SHIFT   2          </span><span class="comment">/* LAN ID Shift*/</span>
<a name="l01502"></a>01502 <span class="preprocessor">#define IXGBE_STATUS_GIO            0x00080000 </span><span class="comment">/* GIO Master Enable Status */</span>
<a name="l01503"></a>01503 
<a name="l01504"></a>01504 <span class="preprocessor">#define IXGBE_STATUS_LAN_ID_0   0x00000000 </span><span class="comment">/* LAN ID 0 */</span>
<a name="l01505"></a>01505 <span class="preprocessor">#define IXGBE_STATUS_LAN_ID_1   0x00000004 </span><span class="comment">/* LAN ID 1 */</span>
<a name="l01506"></a>01506 
<a name="l01507"></a>01507 <span class="comment">/* ESDP Bit Masks */</span>
<a name="l01508"></a>01508 <span class="preprocessor">#define IXGBE_ESDP_SDP0 0x00000001 </span><span class="comment">/* SDP0 Data Value */</span>
<a name="l01509"></a>01509 <span class="preprocessor">#define IXGBE_ESDP_SDP1 0x00000002 </span><span class="comment">/* SDP1 Data Value */</span>
<a name="l01510"></a>01510 <span class="preprocessor">#define IXGBE_ESDP_SDP2 0x00000004 </span><span class="comment">/* SDP2 Data Value */</span>
<a name="l01511"></a>01511 <span class="preprocessor">#define IXGBE_ESDP_SDP3 0x00000008 </span><span class="comment">/* SDP3 Data Value */</span>
<a name="l01512"></a>01512 <span class="preprocessor">#define IXGBE_ESDP_SDP4 0x00000010 </span><span class="comment">/* SDP4 Data Value */</span>
<a name="l01513"></a>01513 <span class="preprocessor">#define IXGBE_ESDP_SDP5 0x00000020 </span><span class="comment">/* SDP5 Data Value */</span>
<a name="l01514"></a>01514 <span class="preprocessor">#define IXGBE_ESDP_SDP6 0x00000040 </span><span class="comment">/* SDP6 Data Value */</span>
<a name="l01515"></a>01515 <span class="preprocessor">#define IXGBE_ESDP_SDP4_DIR     0x00000004 </span><span class="comment">/* SDP4 IO direction */</span>
<a name="l01516"></a>01516 <span class="preprocessor">#define IXGBE_ESDP_SDP5_DIR     0x00002000 </span><span class="comment">/* SDP5 IO direction */</span>
<a name="l01517"></a>01517 
<a name="l01518"></a>01518 <span class="comment">/* LEDCTL Bit Masks */</span>
<a name="l01519"></a>01519 <span class="preprocessor">#define IXGBE_LED_IVRT_BASE      0x00000040</span>
<a name="l01520"></a>01520 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_LED_BLINK_BASE     0x00000080</span>
<a name="l01521"></a>01521 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_LED_MODE_MASK_BASE 0x0000000F</span>
<a name="l01522"></a>01522 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_LED_OFFSET(_base, _i) (_base &lt;&lt; (8 * (_i)))</span>
<a name="l01523"></a>01523 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_LED_MODE_SHIFT(_i) (8*(_i))</span>
<a name="l01524"></a>01524 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_LED_IVRT(_i)       IXGBE_LED_OFFSET(IXGBE_LED_IVRT_BASE, _i)</span>
<a name="l01525"></a>01525 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_LED_BLINK(_i)      IXGBE_LED_OFFSET(IXGBE_LED_BLINK_BASE, _i)</span>
<a name="l01526"></a>01526 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_LED_MODE_MASK(_i)  IXGBE_LED_OFFSET(IXGBE_LED_MODE_MASK_BASE, _i)</span>
<a name="l01527"></a>01527 <span class="preprocessor"></span>
<a name="l01528"></a>01528 <span class="comment">/* LED modes */</span>
<a name="l01529"></a>01529 <span class="preprocessor">#define IXGBE_LED_LINK_UP       0x0</span>
<a name="l01530"></a>01530 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_LED_LINK_10G      0x1</span>
<a name="l01531"></a>01531 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_LED_MAC           0x2</span>
<a name="l01532"></a>01532 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_LED_FILTER        0x3</span>
<a name="l01533"></a>01533 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_LED_LINK_ACTIVE   0x4</span>
<a name="l01534"></a>01534 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_LED_LINK_1G       0x5</span>
<a name="l01535"></a>01535 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_LED_ON            0xE</span>
<a name="l01536"></a>01536 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_LED_OFF           0xF</span>
<a name="l01537"></a>01537 <span class="preprocessor"></span>
<a name="l01538"></a>01538 <span class="comment">/* AUTOC Bit Masks */</span>
<a name="l01539"></a>01539 <span class="preprocessor">#define IXGBE_AUTOC_KX4_KX_SUPP_MASK 0xC0000000</span>
<a name="l01540"></a>01540 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_AUTOC_KX4_SUPP    0x80000000</span>
<a name="l01541"></a>01541 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_AUTOC_KX_SUPP     0x40000000</span>
<a name="l01542"></a>01542 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_AUTOC_PAUSE       0x30000000</span>
<a name="l01543"></a>01543 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_AUTOC_ASM_PAUSE   0x20000000</span>
<a name="l01544"></a>01544 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_AUTOC_SYM_PAUSE   0x10000000</span>
<a name="l01545"></a>01545 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_AUTOC_RF          0x08000000</span>
<a name="l01546"></a>01546 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_AUTOC_PD_TMR      0x06000000</span>
<a name="l01547"></a>01547 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_AUTOC_AN_RX_LOOSE 0x01000000</span>
<a name="l01548"></a>01548 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_AUTOC_AN_RX_DRIFT 0x00800000</span>
<a name="l01549"></a>01549 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_AUTOC_AN_RX_ALIGN 0x007C0000</span>
<a name="l01550"></a>01550 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_AUTOC_FECA        0x00040000</span>
<a name="l01551"></a>01551 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_AUTOC_FECR        0x00020000</span>
<a name="l01552"></a>01552 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_AUTOC_KR_SUPP     0x00010000</span>
<a name="l01553"></a>01553 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_AUTOC_AN_RESTART  0x00001000</span>
<a name="l01554"></a>01554 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_AUTOC_FLU         0x00000001</span>
<a name="l01555"></a>01555 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_AUTOC_LMS_SHIFT   13</span>
<a name="l01556"></a>01556 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_AUTOC_LMS_10G_SERIAL      (0x3 &lt;&lt; IXGBE_AUTOC_LMS_SHIFT)</span>
<a name="l01557"></a>01557 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_AUTOC_LMS_KX4_KX_KR       (0x4 &lt;&lt; IXGBE_AUTOC_LMS_SHIFT)</span>
<a name="l01558"></a>01558 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_AUTOC_LMS_SGMII_1G_100M   (0x5 &lt;&lt; IXGBE_AUTOC_LMS_SHIFT)</span>
<a name="l01559"></a>01559 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_AUTOC_LMS_KX4_KX_KR_1G_AN (0x6 &lt;&lt; IXGBE_AUTOC_LMS_SHIFT)</span>
<a name="l01560"></a>01560 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_AUTOC_LMS_KX4_KX_KR_SGMII (0x7 &lt;&lt; IXGBE_AUTOC_LMS_SHIFT)</span>
<a name="l01561"></a>01561 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_AUTOC_LMS_MASK            (0x7 &lt;&lt; IXGBE_AUTOC_LMS_SHIFT)</span>
<a name="l01562"></a>01562 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_AUTOC_LMS_1G_LINK_NO_AN   (0x0 &lt;&lt; IXGBE_AUTOC_LMS_SHIFT)</span>
<a name="l01563"></a>01563 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_AUTOC_LMS_10G_LINK_NO_AN  (0x1 &lt;&lt; IXGBE_AUTOC_LMS_SHIFT)</span>
<a name="l01564"></a>01564 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_AUTOC_LMS_1G_AN           (0x2 &lt;&lt; IXGBE_AUTOC_LMS_SHIFT)</span>
<a name="l01565"></a>01565 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_AUTOC_LMS_KX4_AN          (0x4 &lt;&lt; IXGBE_AUTOC_LMS_SHIFT)</span>
<a name="l01566"></a>01566 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_AUTOC_LMS_KX4_AN_1G_AN    (0x6 &lt;&lt; IXGBE_AUTOC_LMS_SHIFT)</span>
<a name="l01567"></a>01567 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_AUTOC_LMS_ATTACH_TYPE     (0x7 &lt;&lt; IXGBE_AUTOC_10G_PMA_PMD_SHIFT)</span>
<a name="l01568"></a>01568 <span class="preprocessor"></span>
<a name="l01569"></a>01569 <span class="preprocessor">#define IXGBE_AUTOC_1G_PMA_PMD_MASK    0x00000200</span>
<a name="l01570"></a>01570 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_AUTOC_1G_PMA_PMD_SHIFT   9</span>
<a name="l01571"></a>01571 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_AUTOC_10G_PMA_PMD_MASK   0x00000180</span>
<a name="l01572"></a>01572 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_AUTOC_10G_PMA_PMD_SHIFT  7</span>
<a name="l01573"></a>01573 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_AUTOC_10G_XAUI   (0x0 &lt;&lt; IXGBE_AUTOC_10G_PMA_PMD_SHIFT)</span>
<a name="l01574"></a>01574 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_AUTOC_10G_KX4    (0x1 &lt;&lt; IXGBE_AUTOC_10G_PMA_PMD_SHIFT)</span>
<a name="l01575"></a>01575 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_AUTOC_10G_CX4    (0x2 &lt;&lt; IXGBE_AUTOC_10G_PMA_PMD_SHIFT)</span>
<a name="l01576"></a>01576 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_AUTOC_1G_BX      (0x0 &lt;&lt; IXGBE_AUTOC_1G_PMA_PMD_SHIFT)</span>
<a name="l01577"></a>01577 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_AUTOC_1G_KX      (0x1 &lt;&lt; IXGBE_AUTOC_1G_PMA_PMD_SHIFT)</span>
<a name="l01578"></a>01578 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_AUTOC_1G_SFI     (0x0 &lt;&lt; IXGBE_AUTOC_1G_PMA_PMD_SHIFT)</span>
<a name="l01579"></a>01579 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_AUTOC_1G_KX_BX   (0x1 &lt;&lt; IXGBE_AUTOC_1G_PMA_PMD_SHIFT)</span>
<a name="l01580"></a>01580 <span class="preprocessor"></span>
<a name="l01581"></a>01581 <span class="preprocessor">#define IXGBE_AUTOC2_UPPER_MASK  0xFFFF0000</span>
<a name="l01582"></a>01582 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_AUTOC2_10G_SERIAL_PMA_PMD_MASK  0x00030000</span>
<a name="l01583"></a>01583 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_AUTOC2_10G_SERIAL_PMA_PMD_SHIFT 16</span>
<a name="l01584"></a>01584 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_AUTOC2_10G_KR  (0x0 &lt;&lt; IXGBE_AUTOC2_10G_SERIAL_PMA_PMD_SHIFT)</span>
<a name="l01585"></a>01585 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_AUTOC2_10G_XFI (0x1 &lt;&lt; IXGBE_AUTOC2_10G_SERIAL_PMA_PMD_SHIFT)</span>
<a name="l01586"></a>01586 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_AUTOC2_10G_SFI (0x2 &lt;&lt; IXGBE_AUTOC2_10G_SERIAL_PMA_PMD_SHIFT)</span>
<a name="l01587"></a>01587 <span class="preprocessor"></span>
<a name="l01588"></a>01588 <span class="preprocessor">#define IXGBE_MACC_FLU       0x00000001</span>
<a name="l01589"></a>01589 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_MACC_FSV_10G   0x00030000</span>
<a name="l01590"></a>01590 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_MACC_FS        0x00040000</span>
<a name="l01591"></a>01591 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_MAC_RX2TX_LPBK 0x00000002</span>
<a name="l01592"></a>01592 <span class="preprocessor"></span>
<a name="l01593"></a>01593 <span class="comment">/* LINKS Bit Masks */</span>
<a name="l01594"></a>01594 <span class="preprocessor">#define IXGBE_LINKS_KX_AN_COMP  0x80000000</span>
<a name="l01595"></a>01595 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_LINKS_UP          0x40000000</span>
<a name="l01596"></a>01596 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_LINKS_SPEED       0x20000000</span>
<a name="l01597"></a>01597 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_LINKS_MODE        0x18000000</span>
<a name="l01598"></a>01598 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_LINKS_RX_MODE     0x06000000</span>
<a name="l01599"></a>01599 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_LINKS_TX_MODE     0x01800000</span>
<a name="l01600"></a>01600 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_LINKS_XGXS_EN     0x00400000</span>
<a name="l01601"></a>01601 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_LINKS_SGMII_EN    0x02000000</span>
<a name="l01602"></a>01602 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_LINKS_PCS_1G_EN   0x00200000</span>
<a name="l01603"></a>01603 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_LINKS_1G_AN_EN    0x00100000</span>
<a name="l01604"></a>01604 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_LINKS_KX_AN_IDLE  0x00080000</span>
<a name="l01605"></a>01605 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_LINKS_1G_SYNC     0x00040000</span>
<a name="l01606"></a>01606 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_LINKS_10G_ALIGN   0x00020000</span>
<a name="l01607"></a>01607 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_LINKS_10G_LANE_SYNC 0x00017000</span>
<a name="l01608"></a>01608 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_LINKS_TL_FAULT    0x00001000</span>
<a name="l01609"></a>01609 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_LINKS_SIGNAL      0x00000F00</span>
<a name="l01610"></a>01610 <span class="preprocessor"></span>
<a name="l01611"></a>01611 <span class="preprocessor">#define IXGBE_LINKS_SPEED_82599     0x30000000</span>
<a name="l01612"></a>01612 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_LINKS_SPEED_10G_82599 0x30000000</span>
<a name="l01613"></a>01613 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_LINKS_SPEED_1G_82599  0x20000000</span>
<a name="l01614"></a>01614 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_LINKS_SPEED_100_82599 0x10000000</span>
<a name="l01615"></a>01615 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_LINK_UP_TIME      90 </span><span class="comment">/* 9.0 Seconds */</span>
<a name="l01616"></a>01616 <span class="preprocessor">#define IXGBE_AUTO_NEG_TIME     45 </span><span class="comment">/* 4.5 Seconds */</span>
<a name="l01617"></a>01617 
<a name="l01618"></a>01618 <span class="preprocessor">#define IXGBE_LINKS2_AN_SUPPORTED   0x00000040</span>
<a name="l01619"></a>01619 <span class="preprocessor"></span>
<a name="l01620"></a>01620 <span class="comment">/* PCS1GLSTA Bit Masks */</span>
<a name="l01621"></a>01621 <span class="preprocessor">#define IXGBE_PCS1GLSTA_LINK_OK         1</span>
<a name="l01622"></a>01622 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_PCS1GLSTA_SYNK_OK         0x10</span>
<a name="l01623"></a>01623 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_PCS1GLSTA_AN_COMPLETE     0x10000</span>
<a name="l01624"></a>01624 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_PCS1GLSTA_AN_PAGE_RX      0x20000</span>
<a name="l01625"></a>01625 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_PCS1GLSTA_AN_TIMED_OUT    0x40000</span>
<a name="l01626"></a>01626 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_PCS1GLSTA_AN_REMOTE_FAULT 0x80000</span>
<a name="l01627"></a>01627 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_PCS1GLSTA_AN_ERROR_RWS    0x100000</span>
<a name="l01628"></a>01628 <span class="preprocessor"></span>
<a name="l01629"></a>01629 <span class="preprocessor">#define IXGBE_PCS1GANA_SYM_PAUSE        0x80</span>
<a name="l01630"></a>01630 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_PCS1GANA_ASM_PAUSE        0x100</span>
<a name="l01631"></a>01631 <span class="preprocessor"></span>
<a name="l01632"></a>01632 <span class="comment">/* PCS1GLCTL Bit Masks */</span>
<a name="l01633"></a>01633 <span class="preprocessor">#define IXGBE_PCS1GLCTL_AN_1G_TIMEOUT_EN  0x00040000 </span><span class="comment">/* PCS 1G autoneg to en */</span>
<a name="l01634"></a>01634 <span class="preprocessor">#define IXGBE_PCS1GLCTL_FLV_LINK_UP     1</span>
<a name="l01635"></a>01635 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_PCS1GLCTL_FORCE_LINK      0x20</span>
<a name="l01636"></a>01636 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_PCS1GLCTL_LOW_LINK_LATCH  0x40</span>
<a name="l01637"></a>01637 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_PCS1GLCTL_AN_ENABLE       0x10000</span>
<a name="l01638"></a>01638 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_PCS1GLCTL_AN_RESTART      0x20000</span>
<a name="l01639"></a>01639 <span class="preprocessor"></span>
<a name="l01640"></a>01640 <span class="comment">/* ANLP1 Bit Masks */</span>
<a name="l01641"></a>01641 <span class="preprocessor">#define IXGBE_ANLP1_PAUSE               0x0C00</span>
<a name="l01642"></a>01642 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_ANLP1_SYM_PAUSE           0x0400</span>
<a name="l01643"></a>01643 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_ANLP1_ASM_PAUSE           0x0800</span>
<a name="l01644"></a>01644 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_ANLP1_AN_STATE_MASK       0x000f0000</span>
<a name="l01645"></a>01645 <span class="preprocessor"></span>
<a name="l01646"></a>01646 <span class="comment">/* SW Semaphore Register bitmasks */</span>
<a name="l01647"></a>01647 <span class="preprocessor">#define IXGBE_SWSM_SMBI 0x00000001 </span><span class="comment">/* Driver Semaphore bit */</span>
<a name="l01648"></a>01648 <span class="preprocessor">#define IXGBE_SWSM_SWESMBI 0x00000002 </span><span class="comment">/* FW Semaphore bit */</span>
<a name="l01649"></a>01649 <span class="preprocessor">#define IXGBE_SWSM_WMNG 0x00000004 </span><span class="comment">/* Wake MNG Clock */</span>
<a name="l01650"></a>01650 <span class="preprocessor">#define IXGBE_SWFW_REGSMP 0x80000000 </span><span class="comment">/* Register Semaphore bit 31 */</span>
<a name="l01651"></a>01651 
<a name="l01652"></a>01652 <span class="comment">/* SW_FW_SYNC/GSSR definitions */</span>
<a name="l01653"></a>01653 <span class="preprocessor">#define IXGBE_GSSR_EEP_SM     0x0001</span>
<a name="l01654"></a>01654 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_GSSR_PHY0_SM    0x0002</span>
<a name="l01655"></a>01655 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_GSSR_PHY1_SM    0x0004</span>
<a name="l01656"></a>01656 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_GSSR_MAC_CSR_SM 0x0008</span>
<a name="l01657"></a>01657 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_GSSR_FLASH_SM   0x0010</span>
<a name="l01658"></a>01658 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_GSSR_SW_MNG_SM  0x0400</span>
<a name="l01659"></a>01659 <span class="preprocessor"></span>
<a name="l01660"></a>01660 <span class="comment">/* FW Status register bitmask */</span>
<a name="l01661"></a>01661 <span class="preprocessor">#define IXGBE_FWSTS_FWRI    0x00000200 </span><span class="comment">/* Firmware Reset Indication */</span>
<a name="l01662"></a>01662 
<a name="l01663"></a>01663 <span class="comment">/* EEC Register */</span>
<a name="l01664"></a>01664 <span class="preprocessor">#define IXGBE_EEC_SK        0x00000001 </span><span class="comment">/* EEPROM Clock */</span>
<a name="l01665"></a>01665 <span class="preprocessor">#define IXGBE_EEC_CS        0x00000002 </span><span class="comment">/* EEPROM Chip Select */</span>
<a name="l01666"></a>01666 <span class="preprocessor">#define IXGBE_EEC_DI        0x00000004 </span><span class="comment">/* EEPROM Data In */</span>
<a name="l01667"></a>01667 <span class="preprocessor">#define IXGBE_EEC_DO        0x00000008 </span><span class="comment">/* EEPROM Data Out */</span>
<a name="l01668"></a>01668 <span class="preprocessor">#define IXGBE_EEC_FWE_MASK  0x00000030 </span><span class="comment">/* FLASH Write Enable */</span>
<a name="l01669"></a>01669 <span class="preprocessor">#define IXGBE_EEC_FWE_DIS   0x00000010 </span><span class="comment">/* Disable FLASH writes */</span>
<a name="l01670"></a>01670 <span class="preprocessor">#define IXGBE_EEC_FWE_EN    0x00000020 </span><span class="comment">/* Enable FLASH writes */</span>
<a name="l01671"></a>01671 <span class="preprocessor">#define IXGBE_EEC_FWE_SHIFT 4</span>
<a name="l01672"></a>01672 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_EEC_REQ       0x00000040 </span><span class="comment">/* EEPROM Access Request */</span>
<a name="l01673"></a>01673 <span class="preprocessor">#define IXGBE_EEC_GNT       0x00000080 </span><span class="comment">/* EEPROM Access Grant */</span>
<a name="l01674"></a>01674 <span class="preprocessor">#define IXGBE_EEC_PRES      0x00000100 </span><span class="comment">/* EEPROM Present */</span>
<a name="l01675"></a>01675 <span class="preprocessor">#define IXGBE_EEC_ARD       0x00000200 </span><span class="comment">/* EEPROM Auto Read Done */</span>
<a name="l01676"></a>01676 <span class="preprocessor">#define IXGBE_EEC_FLUP      0x00800000 </span><span class="comment">/* Flash update command */</span>
<a name="l01677"></a>01677 <span class="preprocessor">#define IXGBE_EEC_SEC1VAL   0x02000000 </span><span class="comment">/* Sector 1 Valid */</span>
<a name="l01678"></a>01678 <span class="preprocessor">#define IXGBE_EEC_FLUDONE   0x04000000 </span><span class="comment">/* Flash update done */</span>
<a name="l01679"></a>01679 <span class="comment">/* EEPROM Addressing bits based on type (0-small, 1-large) */</span>
<a name="l01680"></a>01680 <span class="preprocessor">#define IXGBE_EEC_ADDR_SIZE 0x00000400</span>
<a name="l01681"></a>01681 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_EEC_SIZE      0x00007800 </span><span class="comment">/* EEPROM Size */</span>
<a name="l01682"></a>01682 <span class="preprocessor">#define IXGBE_EERD_MAX_ADDR 0x00003FFF </span><span class="comment">/* EERD alows 14 bits for addr. */</span>
<a name="l01683"></a>01683 
<a name="l01684"></a>01684 <span class="preprocessor">#define IXGBE_EEC_SIZE_SHIFT            11</span>
<a name="l01685"></a>01685 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_EEPROM_WORD_SIZE_SHIFT    6</span>
<a name="l01686"></a>01686 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_EEPROM_OPCODE_BITS        8</span>
<a name="l01687"></a>01687 <span class="preprocessor"></span>
<a name="l01688"></a>01688 <span class="comment">/* Part Number String Length */</span>
<a name="l01689"></a>01689 <span class="preprocessor">#define IXGBE_PBANUM_LENGTH 11</span>
<a name="l01690"></a>01690 <span class="preprocessor"></span>
<a name="l01691"></a>01691 <span class="comment">/* Checksum and EEPROM pointers */</span>
<a name="l01692"></a>01692 <span class="preprocessor">#define IXGBE_PBANUM_PTR_GUARD  0xFAFA</span>
<a name="l01693"></a>01693 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_EEPROM_CHECKSUM   0x3F</span>
<a name="l01694"></a>01694 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_EEPROM_SUM        0xBABA</span>
<a name="l01695"></a>01695 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_PCIE_ANALOG_PTR   0x03</span>
<a name="l01696"></a>01696 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_ATLAS0_CONFIG_PTR 0x04</span>
<a name="l01697"></a>01697 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_PHY_PTR           0x04</span>
<a name="l01698"></a>01698 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_ATLAS1_CONFIG_PTR 0x05</span>
<a name="l01699"></a>01699 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_OPTION_ROM_PTR    0x05</span>
<a name="l01700"></a>01700 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_PCIE_GENERAL_PTR  0x06</span>
<a name="l01701"></a>01701 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_PCIE_CONFIG0_PTR  0x07</span>
<a name="l01702"></a>01702 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_PCIE_CONFIG1_PTR  0x08</span>
<a name="l01703"></a>01703 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_CORE0_PTR         0x09</span>
<a name="l01704"></a>01704 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_CORE1_PTR         0x0A</span>
<a name="l01705"></a>01705 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_MAC0_PTR          0x0B</span>
<a name="l01706"></a>01706 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_MAC1_PTR          0x0C</span>
<a name="l01707"></a>01707 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_CSR0_CONFIG_PTR   0x0D</span>
<a name="l01708"></a>01708 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_CSR1_CONFIG_PTR   0x0E</span>
<a name="l01709"></a>01709 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_FW_PTR            0x0F</span>
<a name="l01710"></a>01710 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_PBANUM0_PTR       0x15</span>
<a name="l01711"></a>01711 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_PBANUM1_PTR       0x16</span>
<a name="l01712"></a>01712 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_FREE_SPACE_PTR    0X3E</span>
<a name="l01713"></a>01713 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_SAN_MAC_ADDR_PTR  0x28</span>
<a name="l01714"></a>01714 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_DEVICE_CAPS       0x2C</span>
<a name="l01715"></a>01715 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_SERIAL_NUMBER_MAC_ADDR 0x11</span>
<a name="l01716"></a>01716 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_PCIE_MSIX_82599_CAPS  0x72</span>
<a name="l01717"></a>01717 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_PCIE_MSIX_82598_CAPS  0x62</span>
<a name="l01718"></a>01718 <span class="preprocessor"></span>
<a name="l01719"></a>01719 <span class="comment">/* MSI-X capability fields masks */</span>
<a name="l01720"></a>01720 <span class="preprocessor">#define IXGBE_PCIE_MSIX_TBL_SZ_MASK     0x7FF</span>
<a name="l01721"></a>01721 <span class="preprocessor"></span>
<a name="l01722"></a>01722 <span class="comment">/* Legacy EEPROM word offsets */</span>
<a name="l01723"></a>01723 <span class="preprocessor">#define IXGBE_ISCSI_BOOT_CAPS           0x0033</span>
<a name="l01724"></a>01724 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_ISCSI_SETUP_PORT_0        0x0030</span>
<a name="l01725"></a>01725 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_ISCSI_SETUP_PORT_1        0x0034</span>
<a name="l01726"></a>01726 <span class="preprocessor"></span>
<a name="l01727"></a>01727 <span class="comment">/* EEPROM Commands - SPI */</span>
<a name="l01728"></a>01728 <span class="preprocessor">#define IXGBE_EEPROM_MAX_RETRY_SPI      5000 </span><span class="comment">/* Max wait 5ms for RDY signal */</span>
<a name="l01729"></a>01729 <span class="preprocessor">#define IXGBE_EEPROM_STATUS_RDY_SPI     0x01</span>
<a name="l01730"></a>01730 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_EEPROM_READ_OPCODE_SPI    0x03  </span><span class="comment">/* EEPROM read opcode */</span>
<a name="l01731"></a>01731 <span class="preprocessor">#define IXGBE_EEPROM_WRITE_OPCODE_SPI   0x02  </span><span class="comment">/* EEPROM write opcode */</span>
<a name="l01732"></a>01732 <span class="preprocessor">#define IXGBE_EEPROM_A8_OPCODE_SPI      0x08  </span><span class="comment">/* opcode bit-3 = addr bit-8 */</span>
<a name="l01733"></a>01733 <span class="preprocessor">#define IXGBE_EEPROM_WREN_OPCODE_SPI    0x06  </span><span class="comment">/* EEPROM set Write Ena latch */</span>
<a name="l01734"></a>01734 <span class="comment">/* EEPROM reset Write Enable latch */</span>
<a name="l01735"></a>01735 <span class="preprocessor">#define IXGBE_EEPROM_WRDI_OPCODE_SPI    0x04</span>
<a name="l01736"></a>01736 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_EEPROM_RDSR_OPCODE_SPI    0x05  </span><span class="comment">/* EEPROM read Status reg */</span>
<a name="l01737"></a>01737 <span class="preprocessor">#define IXGBE_EEPROM_WRSR_OPCODE_SPI    0x01  </span><span class="comment">/* EEPROM write Status reg */</span>
<a name="l01738"></a>01738 <span class="preprocessor">#define IXGBE_EEPROM_ERASE4K_OPCODE_SPI 0x20  </span><span class="comment">/* EEPROM ERASE 4KB */</span>
<a name="l01739"></a>01739 <span class="preprocessor">#define IXGBE_EEPROM_ERASE64K_OPCODE_SPI  0xD8  </span><span class="comment">/* EEPROM ERASE 64KB */</span>
<a name="l01740"></a>01740 <span class="preprocessor">#define IXGBE_EEPROM_ERASE256_OPCODE_SPI  0xDB  </span><span class="comment">/* EEPROM ERASE 256B */</span>
<a name="l01741"></a>01741 
<a name="l01742"></a>01742 <span class="comment">/* EEPROM Read Register */</span>
<a name="l01743"></a>01743 <span class="preprocessor">#define IXGBE_EEPROM_RW_REG_DATA   16 </span><span class="comment">/* data offset in EEPROM read reg */</span>
<a name="l01744"></a>01744 <span class="preprocessor">#define IXGBE_EEPROM_RW_REG_DONE   2  </span><span class="comment">/* Offset to READ done bit */</span>
<a name="l01745"></a>01745 <span class="preprocessor">#define IXGBE_EEPROM_RW_REG_START  1  </span><span class="comment">/* First bit to start operation */</span>
<a name="l01746"></a>01746 <span class="preprocessor">#define IXGBE_EEPROM_RW_ADDR_SHIFT 2  </span><span class="comment">/* Shift to the address bits */</span>
<a name="l01747"></a>01747 <span class="preprocessor">#define IXGBE_NVM_POLL_WRITE       1  </span><span class="comment">/* Flag for polling for write complete */</span>
<a name="l01748"></a>01748 <span class="preprocessor">#define IXGBE_NVM_POLL_READ        0  </span><span class="comment">/* Flag for polling for read complete */</span>
<a name="l01749"></a>01749 
<a name="l01750"></a>01750 <span class="preprocessor">#define IXGBE_ETH_LENGTH_OF_ADDRESS   6</span>
<a name="l01751"></a>01751 <span class="preprocessor"></span>
<a name="l01752"></a>01752 <span class="preprocessor">#ifndef IXGBE_EEPROM_GRANT_ATTEMPTS</span>
<a name="l01753"></a>01753 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_EEPROM_GRANT_ATTEMPTS 1000 </span><span class="comment">/* EEPROM # attempts to gain grant */</span>
<a name="l01754"></a>01754 <span class="preprocessor">#endif</span>
<a name="l01755"></a>01755 <span class="preprocessor"></span>
<a name="l01756"></a>01756 <span class="preprocessor">#ifndef IXGBE_EERD_EEWR_ATTEMPTS</span>
<a name="l01757"></a>01757 <span class="preprocessor"></span><span class="comment">/* Number of 5 microseconds we wait for EERD read and</span>
<a name="l01758"></a>01758 <span class="comment"> * EERW write to complete */</span>
<a name="l01759"></a>01759 <span class="preprocessor">#define IXGBE_EERD_EEWR_ATTEMPTS 100000</span>
<a name="l01760"></a>01760 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01761"></a>01761 <span class="preprocessor"></span>
<a name="l01762"></a>01762 <span class="preprocessor">#ifndef IXGBE_FLUDONE_ATTEMPTS</span>
<a name="l01763"></a>01763 <span class="preprocessor"></span><span class="comment">/* # attempts we wait for flush update to complete */</span>
<a name="l01764"></a>01764 <span class="preprocessor">#define IXGBE_FLUDONE_ATTEMPTS 20000</span>
<a name="l01765"></a>01765 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01766"></a>01766 <span class="preprocessor"></span>
<a name="l01767"></a>01767 <span class="preprocessor">#define IXGBE_PCIE_CTRL2                 0x5   </span><span class="comment">/* PCIe Control 2 Offset */</span>
<a name="l01768"></a>01768 <span class="preprocessor">#define IXGBE_PCIE_CTRL2_DUMMY_ENABLE    0x8   </span><span class="comment">/* Dummy Function Enable */</span>
<a name="l01769"></a>01769 <span class="preprocessor">#define IXGBE_PCIE_CTRL2_LAN_DISABLE     0x2   </span><span class="comment">/* LAN PCI Disable */</span>
<a name="l01770"></a>01770 <span class="preprocessor">#define IXGBE_PCIE_CTRL2_DISABLE_SELECT  0x1   </span><span class="comment">/* LAN Disable Select */</span>
<a name="l01771"></a>01771 
<a name="l01772"></a>01772 <span class="preprocessor">#define IXGBE_SAN_MAC_ADDR_PORT0_OFFSET  0x0</span>
<a name="l01773"></a>01773 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_SAN_MAC_ADDR_PORT1_OFFSET  0x3</span>
<a name="l01774"></a>01774 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_DEVICE_CAPS_ALLOW_ANY_SFP  0x1</span>
<a name="l01775"></a>01775 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_DEVICE_CAPS_FCOE_OFFLOADS  0x2</span>
<a name="l01776"></a>01776 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_FW_LESM_PARAMETERS_PTR     0x2</span>
<a name="l01777"></a>01777 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_FW_LESM_STATE_1            0x1</span>
<a name="l01778"></a>01778 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_FW_LESM_STATE_ENABLED      0x8000 </span><span class="comment">/* LESM Enable bit */</span>
<a name="l01779"></a>01779 <span class="preprocessor">#define IXGBE_FW_PASSTHROUGH_PATCH_CONFIG_PTR   0x4</span>
<a name="l01780"></a>01780 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_FW_PATCH_VERSION_4         0x7</span>
<a name="l01781"></a>01781 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_FCOE_IBA_CAPS_BLK_PTR         0x33 </span><span class="comment">/* iSCSI/FCOE block */</span>
<a name="l01782"></a>01782 <span class="preprocessor">#define IXGBE_FCOE_IBA_CAPS_FCOE            0x20 </span><span class="comment">/* FCOE flags */</span>
<a name="l01783"></a>01783 <span class="preprocessor">#define IXGBE_ISCSI_FCOE_BLK_PTR            0x17 </span><span class="comment">/* iSCSI/FCOE block */</span>
<a name="l01784"></a>01784 <span class="preprocessor">#define IXGBE_ISCSI_FCOE_FLAGS_OFFSET       0x0  </span><span class="comment">/* FCOE flags */</span>
<a name="l01785"></a>01785 <span class="preprocessor">#define IXGBE_ISCSI_FCOE_FLAGS_ENABLE       0x1  </span><span class="comment">/* FCOE flags enable bit */</span>
<a name="l01786"></a>01786 <span class="preprocessor">#define IXGBE_ALT_SAN_MAC_ADDR_BLK_PTR      0x27 </span><span class="comment">/* Alt. SAN MAC block */</span>
<a name="l01787"></a>01787 <span class="preprocessor">#define IXGBE_ALT_SAN_MAC_ADDR_CAPS_OFFSET  0x0  </span><span class="comment">/* Alt. SAN MAC capability */</span>
<a name="l01788"></a>01788 <span class="preprocessor">#define IXGBE_ALT_SAN_MAC_ADDR_PORT0_OFFSET 0x1  </span><span class="comment">/* Alt. SAN MAC 0 offset */</span>
<a name="l01789"></a>01789 <span class="preprocessor">#define IXGBE_ALT_SAN_MAC_ADDR_PORT1_OFFSET 0x4  </span><span class="comment">/* Alt. SAN MAC 1 offset */</span>
<a name="l01790"></a>01790 <span class="preprocessor">#define IXGBE_ALT_SAN_MAC_ADDR_WWNN_OFFSET  0x7  </span><span class="comment">/* Alt. WWNN prefix offset */</span>
<a name="l01791"></a>01791 <span class="preprocessor">#define IXGBE_ALT_SAN_MAC_ADDR_WWPN_OFFSET  0x8  </span><span class="comment">/* Alt. WWPN prefix offset */</span>
<a name="l01792"></a>01792 <span class="preprocessor">#define IXGBE_ALT_SAN_MAC_ADDR_CAPS_SANMAC  0x0  </span><span class="comment">/* Alt. SAN MAC exists */</span>
<a name="l01793"></a>01793 <span class="preprocessor">#define IXGBE_ALT_SAN_MAC_ADDR_CAPS_ALTWWN  0x1  </span><span class="comment">/* Alt. WWN base exists */</span>
<a name="l01794"></a>01794 
<a name="l01795"></a>01795 <span class="comment">/* PCI Bus Info */</span>
<a name="l01796"></a>01796 <span class="preprocessor">#define IXGBE_PCI_DEVICE_STATUS   0xAA</span>
<a name="l01797"></a>01797 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_PCI_DEVICE_STATUS_TRANSACTION_PENDING   0x0020</span>
<a name="l01798"></a>01798 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_PCI_LINK_STATUS     0xB2</span>
<a name="l01799"></a>01799 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_PCI_DEVICE_CONTROL2 0xC8</span>
<a name="l01800"></a>01800 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_PCI_LINK_WIDTH      0x3F0</span>
<a name="l01801"></a>01801 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_PCI_LINK_WIDTH_1    0x10</span>
<a name="l01802"></a>01802 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_PCI_LINK_WIDTH_2    0x20</span>
<a name="l01803"></a>01803 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_PCI_LINK_WIDTH_4    0x40</span>
<a name="l01804"></a>01804 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_PCI_LINK_WIDTH_8    0x80</span>
<a name="l01805"></a>01805 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_PCI_LINK_SPEED      0xF</span>
<a name="l01806"></a>01806 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_PCI_LINK_SPEED_2500 0x1</span>
<a name="l01807"></a>01807 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_PCI_LINK_SPEED_5000 0x2</span>
<a name="l01808"></a>01808 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_PCI_HEADER_TYPE_REGISTER  0x0E</span>
<a name="l01809"></a>01809 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_PCI_HEADER_TYPE_MULTIFUNC 0x80</span>
<a name="l01810"></a>01810 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_PCI_DEVICE_CONTROL2_16ms  0x0005</span>
<a name="l01811"></a>01811 <span class="preprocessor"></span>
<a name="l01812"></a>01812 <span class="comment">/* Number of 100 microseconds we wait for PCI Express master disable */</span>
<a name="l01813"></a>01813 <span class="preprocessor">#define IXGBE_PCI_MASTER_DISABLE_TIMEOUT 800</span>
<a name="l01814"></a>01814 <span class="preprocessor"></span>
<a name="l01815"></a>01815 <span class="comment">/* Check whether address is multicast.  This is little-endian specific check.*/</span>
<a name="l01816"></a>01816 <span class="preprocessor">#define IXGBE_IS_MULTICAST(Address) \</span>
<a name="l01817"></a>01817 <span class="preprocessor">                (bool)(((u8 *)(Address))[0] &amp; ((u8)0x01))</span>
<a name="l01818"></a>01818 <span class="preprocessor"></span>
<a name="l01819"></a>01819 <span class="comment">/* Check whether an address is broadcast. */</span>
<a name="l01820"></a>01820 <span class="preprocessor">#define IXGBE_IS_BROADCAST(Address)                      \</span>
<a name="l01821"></a>01821 <span class="preprocessor">                ((((u8 *)(Address))[0] == ((u8)0xff)) &amp;&amp; \</span>
<a name="l01822"></a>01822 <span class="preprocessor">                (((u8 *)(Address))[1] == ((u8)0xff)))</span>
<a name="l01823"></a>01823 <span class="preprocessor"></span>
<a name="l01824"></a>01824 <span class="comment">/* RAH */</span>
<a name="l01825"></a>01825 <span class="preprocessor">#define IXGBE_RAH_VIND_MASK     0x003C0000</span>
<a name="l01826"></a>01826 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_RAH_VIND_SHIFT    18</span>
<a name="l01827"></a>01827 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_RAH_AV            0x80000000</span>
<a name="l01828"></a>01828 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_CLEAR_VMDQ_ALL    0xFFFFFFFF</span>
<a name="l01829"></a>01829 <span class="preprocessor"></span>
<a name="l01830"></a>01830 <span class="comment">/* Header split receive */</span>
<a name="l01831"></a>01831 <span class="preprocessor">#define IXGBE_RFCTL_ISCSI_DIS       0x00000001</span>
<a name="l01832"></a>01832 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_RFCTL_ISCSI_DWC_MASK  0x0000003E</span>
<a name="l01833"></a>01833 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_RFCTL_ISCSI_DWC_SHIFT 1</span>
<a name="l01834"></a>01834 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_RFCTL_NFSW_DIS        0x00000040</span>
<a name="l01835"></a>01835 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_RFCTL_NFSR_DIS        0x00000080</span>
<a name="l01836"></a>01836 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_RFCTL_NFS_VER_MASK    0x00000300</span>
<a name="l01837"></a>01837 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_RFCTL_NFS_VER_SHIFT   8</span>
<a name="l01838"></a>01838 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_RFCTL_NFS_VER_2       0</span>
<a name="l01839"></a>01839 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_RFCTL_NFS_VER_3       1</span>
<a name="l01840"></a>01840 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_RFCTL_NFS_VER_4       2</span>
<a name="l01841"></a>01841 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_RFCTL_IPV6_DIS        0x00000400</span>
<a name="l01842"></a>01842 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_RFCTL_IPV6_XSUM_DIS   0x00000800</span>
<a name="l01843"></a>01843 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_RFCTL_IPFRSP_DIS      0x00004000</span>
<a name="l01844"></a>01844 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_RFCTL_IPV6_EX_DIS     0x00010000</span>
<a name="l01845"></a>01845 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_RFCTL_NEW_IPV6_EXT_DIS 0x00020000</span>
<a name="l01846"></a>01846 <span class="preprocessor"></span>
<a name="l01847"></a>01847 <span class="comment">/* Transmit Config masks */</span>
<a name="l01848"></a>01848 <span class="preprocessor">#define IXGBE_TXDCTL_ENABLE     0x02000000 </span><span class="comment">/* Enable specific Tx Queue */</span>
<a name="l01849"></a>01849 <span class="preprocessor">#define IXGBE_TXDCTL_SWFLSH     0x04000000 </span><span class="comment">/* Tx Desc. write-back flushing */</span>
<a name="l01850"></a>01850 <span class="preprocessor">#define IXGBE_TXDCTL_WTHRESH_SHIFT      16 </span><span class="comment">/* shift to WTHRESH bits */</span>
<a name="l01851"></a>01851 <span class="comment">/* Enable short packet padding to 64 bytes */</span>
<a name="l01852"></a>01852 <span class="preprocessor">#define IXGBE_TX_PAD_ENABLE     0x00000400</span>
<a name="l01853"></a>01853 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_JUMBO_FRAME_ENABLE 0x00000004  </span><span class="comment">/* Allow jumbo frames */</span>
<a name="l01854"></a>01854 <span class="comment">/* This allows for 16K packets + 4k for vlan */</span>
<a name="l01855"></a>01855 <span class="preprocessor">#define IXGBE_MAX_FRAME_SZ      0x40040000</span>
<a name="l01856"></a>01856 <span class="preprocessor"></span>
<a name="l01857"></a>01857 <span class="preprocessor">#define IXGBE_TDWBAL_HEAD_WB_ENABLE   0x1      </span><span class="comment">/* Tx head write-back enable */</span>
<a name="l01858"></a>01858 <span class="preprocessor">#define IXGBE_TDWBAL_SEQNUM_WB_ENABLE 0x2      </span><span class="comment">/* Tx seq# write-back enable */</span>
<a name="l01859"></a>01859 
<a name="l01860"></a>01860 <span class="comment">/* Receive Config masks */</span>
<a name="l01861"></a>01861 <span class="preprocessor">#define IXGBE_RXCTRL_RXEN       0x00000001  </span><span class="comment">/* Enable Receiver */</span>
<a name="l01862"></a>01862 <span class="preprocessor">#define IXGBE_RXCTRL_DMBYPS     0x00000002  </span><span class="comment">/* Descriptor Monitor Bypass */</span>
<a name="l01863"></a>01863 <span class="preprocessor">#define IXGBE_RXDCTL_ENABLE     0x02000000  </span><span class="comment">/* Enable specific Rx Queue */</span>
<a name="l01864"></a>01864 <span class="preprocessor">#define IXGBE_RXDCTL_RLPMLMASK  0x00003FFF  </span><span class="comment">/* Only supported on the X540 */</span>
<a name="l01865"></a>01865 <span class="preprocessor">#define IXGBE_RXDCTL_RLPML_EN   0x00008000</span>
<a name="l01866"></a>01866 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_RXDCTL_VME        0x40000000  </span><span class="comment">/* VLAN mode enable */</span>
<a name="l01867"></a>01867 
<a name="l01868"></a>01868 <span class="preprocessor">#define IXGBE_FCTRL_SBP 0x00000002 </span><span class="comment">/* Store Bad Packet */</span>
<a name="l01869"></a>01869 <span class="preprocessor">#define IXGBE_FCTRL_MPE 0x00000100 </span><span class="comment">/* Multicast Promiscuous Ena*/</span>
<a name="l01870"></a>01870 <span class="preprocessor">#define IXGBE_FCTRL_UPE 0x00000200 </span><span class="comment">/* Unicast Promiscuous Ena */</span>
<a name="l01871"></a>01871 <span class="preprocessor">#define IXGBE_FCTRL_BAM 0x00000400 </span><span class="comment">/* Broadcast Accept Mode */</span>
<a name="l01872"></a>01872 <span class="preprocessor">#define IXGBE_FCTRL_PMCF 0x00001000 </span><span class="comment">/* Pass MAC Control Frames */</span>
<a name="l01873"></a>01873 <span class="preprocessor">#define IXGBE_FCTRL_DPF 0x00002000 </span><span class="comment">/* Discard Pause Frame */</span>
<a name="l01874"></a>01874 <span class="comment">/* Receive Priority Flow Control Enable */</span>
<a name="l01875"></a>01875 <span class="preprocessor">#define IXGBE_FCTRL_RPFCE 0x00004000</span>
<a name="l01876"></a>01876 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_FCTRL_RFCE 0x00008000 </span><span class="comment">/* Receive Flow Control Ena */</span>
<a name="l01877"></a>01877 <span class="preprocessor">#define IXGBE_MFLCN_PMCF        0x00000001 </span><span class="comment">/* Pass MAC Control Frames */</span>
<a name="l01878"></a>01878 <span class="preprocessor">#define IXGBE_MFLCN_DPF         0x00000002 </span><span class="comment">/* Discard Pause Frame */</span>
<a name="l01879"></a>01879 <span class="preprocessor">#define IXGBE_MFLCN_RPFCE       0x00000004 </span><span class="comment">/* Receive Priority FC Enable */</span>
<a name="l01880"></a>01880 <span class="preprocessor">#define IXGBE_MFLCN_RFCE        0x00000008 </span><span class="comment">/* Receive FC Enable */</span>
<a name="l01881"></a>01881 
<a name="l01882"></a>01882 <span class="comment">/* Multiple Receive Queue Control */</span>
<a name="l01883"></a>01883 <span class="preprocessor">#define IXGBE_MRQC_RSSEN                 0x00000001  </span><span class="comment">/* RSS Enable */</span>
<a name="l01884"></a>01884 <span class="preprocessor">#define IXGBE_MRQC_MRQE_MASK                    0xF </span><span class="comment">/* Bits 3:0 */</span>
<a name="l01885"></a>01885 <span class="preprocessor">#define IXGBE_MRQC_RT8TCEN               0x00000002 </span><span class="comment">/* 8 TC no RSS */</span>
<a name="l01886"></a>01886 <span class="preprocessor">#define IXGBE_MRQC_RT4TCEN               0x00000003 </span><span class="comment">/* 4 TC no RSS */</span>
<a name="l01887"></a>01887 <span class="preprocessor">#define IXGBE_MRQC_RTRSS8TCEN            0x00000004 </span><span class="comment">/* 8 TC w/ RSS */</span>
<a name="l01888"></a>01888 <span class="preprocessor">#define IXGBE_MRQC_RTRSS4TCEN            0x00000005 </span><span class="comment">/* 4 TC w/ RSS */</span>
<a name="l01889"></a>01889 <span class="preprocessor">#define IXGBE_MRQC_VMDQEN                0x00000008 </span><span class="comment">/* VMDq2 64 pools no RSS */</span>
<a name="l01890"></a>01890 <span class="preprocessor">#define IXGBE_MRQC_VMDQRSS32EN           0x0000000A </span><span class="comment">/* VMDq2 32 pools w/ RSS */</span>
<a name="l01891"></a>01891 <span class="preprocessor">#define IXGBE_MRQC_VMDQRSS64EN           0x0000000B </span><span class="comment">/* VMDq2 64 pools w/ RSS */</span>
<a name="l01892"></a>01892 <span class="preprocessor">#define IXGBE_MRQC_VMDQRT8TCEN           0x0000000C </span><span class="comment">/* VMDq2/RT 16 pool 8 TC */</span>
<a name="l01893"></a>01893 <span class="preprocessor">#define IXGBE_MRQC_VMDQRT4TCEN           0x0000000D </span><span class="comment">/* VMDq2/RT 32 pool 4 TC */</span>
<a name="l01894"></a>01894 <span class="preprocessor">#define IXGBE_MRQC_RSS_FIELD_MASK        0xFFFF0000</span>
<a name="l01895"></a>01895 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_MRQC_RSS_FIELD_IPV4_TCP    0x00010000</span>
<a name="l01896"></a>01896 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_MRQC_RSS_FIELD_IPV4        0x00020000</span>
<a name="l01897"></a>01897 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_MRQC_RSS_FIELD_IPV6_EX_TCP 0x00040000</span>
<a name="l01898"></a>01898 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_MRQC_RSS_FIELD_IPV6_EX     0x00080000</span>
<a name="l01899"></a>01899 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_MRQC_RSS_FIELD_IPV6        0x00100000</span>
<a name="l01900"></a>01900 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_MRQC_RSS_FIELD_IPV6_TCP    0x00200000</span>
<a name="l01901"></a>01901 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_MRQC_RSS_FIELD_IPV4_UDP    0x00400000</span>
<a name="l01902"></a>01902 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_MRQC_RSS_FIELD_IPV6_UDP    0x00800000</span>
<a name="l01903"></a>01903 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_MRQC_RSS_FIELD_IPV6_EX_UDP 0x01000000</span>
<a name="l01904"></a>01904 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_MRQC_L3L4TXSWEN            0x00008000</span>
<a name="l01905"></a>01905 <span class="preprocessor"></span>
<a name="l01906"></a>01906 <span class="comment">/* Queue Drop Enable */</span>
<a name="l01907"></a>01907 <span class="preprocessor">#define IXGBE_QDE_ENABLE     0x00000001</span>
<a name="l01908"></a>01908 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_QDE_IDX_MASK   0x00007F00</span>
<a name="l01909"></a>01909 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_QDE_IDX_SHIFT           8</span>
<a name="l01910"></a>01910 <span class="preprocessor"></span>
<a name="l01911"></a>01911 <span class="preprocessor">#define IXGBE_TXD_POPTS_IXSM 0x01       </span><span class="comment">/* Insert IP checksum */</span>
<a name="l01912"></a>01912 <span class="preprocessor">#define IXGBE_TXD_POPTS_TXSM 0x02       </span><span class="comment">/* Insert TCP/UDP checksum */</span>
<a name="l01913"></a>01913 <span class="preprocessor">#define IXGBE_TXD_CMD_EOP    0x01000000 </span><span class="comment">/* End of Packet */</span>
<a name="l01914"></a>01914 <span class="preprocessor">#define IXGBE_TXD_CMD_IFCS   0x02000000 </span><span class="comment">/* Insert FCS (Ethernet CRC) */</span>
<a name="l01915"></a>01915 <span class="preprocessor">#define IXGBE_TXD_CMD_IC     0x04000000 </span><span class="comment">/* Insert Checksum */</span>
<a name="l01916"></a>01916 <span class="preprocessor">#define IXGBE_TXD_CMD_RS     0x08000000 </span><span class="comment">/* Report Status */</span>
<a name="l01917"></a>01917 <span class="preprocessor">#define IXGBE_TXD_CMD_DEXT   0x20000000 </span><span class="comment">/* Descriptor extension (0 = legacy) */</span>
<a name="l01918"></a>01918 <span class="preprocessor">#define IXGBE_TXD_CMD_VLE    0x40000000 </span><span class="comment">/* Add VLAN tag */</span>
<a name="l01919"></a>01919 <span class="preprocessor">#define IXGBE_TXD_STAT_DD    0x00000001 </span><span class="comment">/* Descriptor Done */</span>
<a name="l01920"></a>01920 
<a name="l01921"></a>01921 <span class="preprocessor">#define IXGBE_RXDADV_IPSEC_STATUS_SECP                  0x00020000</span>
<a name="l01922"></a>01922 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_RXDADV_IPSEC_ERROR_INVALID_PROTOCOL       0x08000000</span>
<a name="l01923"></a>01923 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_RXDADV_IPSEC_ERROR_INVALID_LENGTH         0x10000000</span>
<a name="l01924"></a>01924 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_RXDADV_IPSEC_ERROR_AUTH_FAILED            0x18000000</span>
<a name="l01925"></a>01925 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_RXDADV_IPSEC_ERROR_BIT_MASK               0x18000000</span>
<a name="l01926"></a>01926 <span class="preprocessor"></span><span class="comment">/* Multiple Transmit Queue Command Register */</span>
<a name="l01927"></a>01927 <span class="preprocessor">#define IXGBE_MTQC_RT_ENA       0x1 </span><span class="comment">/* DCB Enable */</span>
<a name="l01928"></a>01928 <span class="preprocessor">#define IXGBE_MTQC_VT_ENA       0x2 </span><span class="comment">/* VMDQ2 Enable */</span>
<a name="l01929"></a>01929 <span class="preprocessor">#define IXGBE_MTQC_64Q_1PB      0x0 </span><span class="comment">/* 64 queues 1 pack buffer */</span>
<a name="l01930"></a>01930 <span class="preprocessor">#define IXGBE_MTQC_32VF         0x8 </span><span class="comment">/* 4 TX Queues per pool w/32VF&#39;s */</span>
<a name="l01931"></a>01931 <span class="preprocessor">#define IXGBE_MTQC_64VF         0x4 </span><span class="comment">/* 2 TX Queues per pool w/64VF&#39;s */</span>
<a name="l01932"></a>01932 <span class="preprocessor">#define IXGBE_MTQC_4TC_4TQ      0x8 </span><span class="comment">/* 4 TC if RT_ENA and VT_ENA */</span>
<a name="l01933"></a>01933 <span class="preprocessor">#define IXGBE_MTQC_8TC_8TQ      0xC </span><span class="comment">/* 8 TC if RT_ENA or 8 TQ if VT_ENA */</span>
<a name="l01934"></a>01934 
<a name="l01935"></a>01935 <span class="comment">/* Receive Descriptor bit definitions */</span>
<a name="l01936"></a>01936 <span class="preprocessor">#define IXGBE_RXD_STAT_DD       0x01    </span><span class="comment">/* Descriptor Done */</span>
<a name="l01937"></a>01937 <span class="preprocessor">#define IXGBE_RXD_STAT_EOP      0x02    </span><span class="comment">/* End of Packet */</span>
<a name="l01938"></a>01938 <span class="preprocessor">#define IXGBE_RXD_STAT_FLM      0x04    </span><span class="comment">/* FDir Match */</span>
<a name="l01939"></a>01939 <span class="preprocessor">#define IXGBE_RXD_STAT_VP       0x08    </span><span class="comment">/* IEEE VLAN Packet */</span>
<a name="l01940"></a>01940 <span class="preprocessor">#define IXGBE_RXDADV_NEXTP_MASK   0x000FFFF0 </span><span class="comment">/* Next Descriptor Index */</span>
<a name="l01941"></a>01941 <span class="preprocessor">#define IXGBE_RXDADV_NEXTP_SHIFT  0x00000004</span>
<a name="l01942"></a>01942 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_RXD_STAT_UDPCS    0x10    </span><span class="comment">/* UDP xsum calculated */</span>
<a name="l01943"></a>01943 <span class="preprocessor">#define IXGBE_RXD_STAT_L4CS     0x20    </span><span class="comment">/* L4 xsum calculated */</span>
<a name="l01944"></a>01944 <span class="preprocessor">#define IXGBE_RXD_STAT_IPCS     0x40    </span><span class="comment">/* IP xsum calculated */</span>
<a name="l01945"></a>01945 <span class="preprocessor">#define IXGBE_RXD_STAT_PIF      0x80    </span><span class="comment">/* passed in-exact filter */</span>
<a name="l01946"></a>01946 <span class="preprocessor">#define IXGBE_RXD_STAT_CRCV     0x100   </span><span class="comment">/* Speculative CRC Valid */</span>
<a name="l01947"></a>01947 <span class="preprocessor">#define IXGBE_RXD_STAT_VEXT     0x200   </span><span class="comment">/* 1st VLAN found */</span>
<a name="l01948"></a>01948 <span class="preprocessor">#define IXGBE_RXD_STAT_UDPV     0x400   </span><span class="comment">/* Valid UDP checksum */</span>
<a name="l01949"></a>01949 <span class="preprocessor">#define IXGBE_RXD_STAT_DYNINT   0x800   </span><span class="comment">/* Pkt caused INT via DYNINT */</span>
<a name="l01950"></a>01950 <span class="preprocessor">#define IXGBE_RXD_STAT_LLINT    0x800   </span><span class="comment">/* Pkt caused Low Latency Interrupt */</span>
<a name="l01951"></a>01951 <span class="preprocessor">#define IXGBE_RXD_STAT_TS       0x10000 </span><span class="comment">/* Time Stamp */</span>
<a name="l01952"></a>01952 <span class="preprocessor">#define IXGBE_RXD_STAT_SECP     0x20000 </span><span class="comment">/* Security Processing */</span>
<a name="l01953"></a>01953 <span class="preprocessor">#define IXGBE_RXD_STAT_LB       0x40000 </span><span class="comment">/* Loopback Status */</span>
<a name="l01954"></a>01954 <span class="preprocessor">#define IXGBE_RXD_STAT_ACK      0x8000  </span><span class="comment">/* ACK Packet indication */</span>
<a name="l01955"></a>01955 <span class="preprocessor">#define IXGBE_RXD_ERR_CE        0x01    </span><span class="comment">/* CRC Error */</span>
<a name="l01956"></a>01956 <span class="preprocessor">#define IXGBE_RXD_ERR_LE        0x02    </span><span class="comment">/* Length Error */</span>
<a name="l01957"></a>01957 <span class="preprocessor">#define IXGBE_RXD_ERR_PE        0x08    </span><span class="comment">/* Packet Error */</span>
<a name="l01958"></a>01958 <span class="preprocessor">#define IXGBE_RXD_ERR_OSE       0x10    </span><span class="comment">/* Oversize Error */</span>
<a name="l01959"></a>01959 <span class="preprocessor">#define IXGBE_RXD_ERR_USE       0x20    </span><span class="comment">/* Undersize Error */</span>
<a name="l01960"></a>01960 <span class="preprocessor">#define IXGBE_RXD_ERR_TCPE      0x40    </span><span class="comment">/* TCP/UDP Checksum Error */</span>
<a name="l01961"></a>01961 <span class="preprocessor">#define IXGBE_RXD_ERR_IPE       0x80    </span><span class="comment">/* IP Checksum Error */</span>
<a name="l01962"></a>01962 <span class="preprocessor">#define IXGBE_RXDADV_ERR_MASK           0xfff00000 </span><span class="comment">/* RDESC.ERRORS mask */</span>
<a name="l01963"></a>01963 <span class="preprocessor">#define IXGBE_RXDADV_ERR_SHIFT          20         </span><span class="comment">/* RDESC.ERRORS shift */</span>
<a name="l01964"></a>01964 <span class="preprocessor">#define IXGBE_RXDADV_ERR_FCEOFE         0x80000000 </span><span class="comment">/* FCoEFe/IPE */</span>
<a name="l01965"></a>01965 <span class="preprocessor">#define IXGBE_RXDADV_ERR_FCERR          0x00700000 </span><span class="comment">/* FCERR/FDIRERR */</span>
<a name="l01966"></a>01966 <span class="preprocessor">#define IXGBE_RXDADV_ERR_FDIR_LEN       0x00100000 </span><span class="comment">/* FDIR Length error */</span>
<a name="l01967"></a>01967 <span class="preprocessor">#define IXGBE_RXDADV_ERR_FDIR_DROP      0x00200000 </span><span class="comment">/* FDIR Drop error */</span>
<a name="l01968"></a>01968 <span class="preprocessor">#define IXGBE_RXDADV_ERR_FDIR_COLL      0x00400000 </span><span class="comment">/* FDIR Collision error */</span>
<a name="l01969"></a>01969 <span class="preprocessor">#define IXGBE_RXDADV_ERR_HBO    0x00800000 </span><span class="comment">/*Header Buffer Overflow */</span>
<a name="l01970"></a>01970 <span class="preprocessor">#define IXGBE_RXDADV_ERR_CE     0x01000000 </span><span class="comment">/* CRC Error */</span>
<a name="l01971"></a>01971 <span class="preprocessor">#define IXGBE_RXDADV_ERR_LE     0x02000000 </span><span class="comment">/* Length Error */</span>
<a name="l01972"></a>01972 <span class="preprocessor">#define IXGBE_RXDADV_ERR_PE     0x08000000 </span><span class="comment">/* Packet Error */</span>
<a name="l01973"></a>01973 <span class="preprocessor">#define IXGBE_RXDADV_ERR_OSE    0x10000000 </span><span class="comment">/* Oversize Error */</span>
<a name="l01974"></a>01974 <span class="preprocessor">#define IXGBE_RXDADV_ERR_USE    0x20000000 </span><span class="comment">/* Undersize Error */</span>
<a name="l01975"></a>01975 <span class="preprocessor">#define IXGBE_RXDADV_ERR_TCPE   0x40000000 </span><span class="comment">/* TCP/UDP Checksum Error */</span>
<a name="l01976"></a>01976 <span class="preprocessor">#define IXGBE_RXDADV_ERR_IPE    0x80000000 </span><span class="comment">/* IP Checksum Error */</span>
<a name="l01977"></a>01977 <span class="preprocessor">#define IXGBE_RXD_VLAN_ID_MASK  0x0FFF  </span><span class="comment">/* VLAN ID is in lower 12 bits */</span>
<a name="l01978"></a>01978 <span class="preprocessor">#define IXGBE_RXD_PRI_MASK      0xE000  </span><span class="comment">/* Priority is in upper 3 bits */</span>
<a name="l01979"></a>01979 <span class="preprocessor">#define IXGBE_RXD_PRI_SHIFT     13</span>
<a name="l01980"></a>01980 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_RXD_CFI_MASK      0x1000  </span><span class="comment">/* CFI is bit 12 */</span>
<a name="l01981"></a>01981 <span class="preprocessor">#define IXGBE_RXD_CFI_SHIFT     12</span>
<a name="l01982"></a>01982 <span class="preprocessor"></span>
<a name="l01983"></a>01983 <span class="preprocessor">#define IXGBE_RXDADV_STAT_DD            IXGBE_RXD_STAT_DD  </span><span class="comment">/* Done */</span>
<a name="l01984"></a>01984 <span class="preprocessor">#define IXGBE_RXDADV_STAT_EOP           IXGBE_RXD_STAT_EOP </span><span class="comment">/* End of Packet */</span>
<a name="l01985"></a>01985 <span class="preprocessor">#define IXGBE_RXDADV_STAT_FLM           IXGBE_RXD_STAT_FLM </span><span class="comment">/* FDir Match */</span>
<a name="l01986"></a>01986 <span class="preprocessor">#define IXGBE_RXDADV_STAT_VP            IXGBE_RXD_STAT_VP  </span><span class="comment">/* IEEE VLAN Pkt */</span>
<a name="l01987"></a>01987 <span class="preprocessor">#define IXGBE_RXDADV_STAT_MASK          0x000fffff </span><span class="comment">/* Stat/NEXTP: bit 0-19 */</span>
<a name="l01988"></a>01988 <span class="preprocessor">#define IXGBE_RXDADV_STAT_FCEOFS        0x00000040 </span><span class="comment">/* FCoE EOF/SOF Stat */</span>
<a name="l01989"></a>01989 <span class="preprocessor">#define IXGBE_RXDADV_STAT_FCSTAT        0x00000030 </span><span class="comment">/* FCoE Pkt Stat */</span>
<a name="l01990"></a>01990 <span class="preprocessor">#define IXGBE_RXDADV_STAT_FCSTAT_NOMTCH 0x00000000 </span><span class="comment">/* 00: No Ctxt Match */</span>
<a name="l01991"></a>01991 <span class="preprocessor">#define IXGBE_RXDADV_STAT_FCSTAT_NODDP  0x00000010 </span><span class="comment">/* 01: Ctxt w/o DDP */</span>
<a name="l01992"></a>01992 <span class="preprocessor">#define IXGBE_RXDADV_STAT_FCSTAT_FCPRSP 0x00000020 </span><span class="comment">/* 10: Recv. FCP_RSP */</span>
<a name="l01993"></a>01993 <span class="preprocessor">#define IXGBE_RXDADV_STAT_FCSTAT_DDP    0x00000030 </span><span class="comment">/* 11: Ctxt w/ DDP */</span>
<a name="l01994"></a>01994 
<a name="l01995"></a>01995 <span class="comment">/* PSRTYPE bit definitions */</span>
<a name="l01996"></a>01996 <span class="preprocessor">#define IXGBE_PSRTYPE_TCPHDR    0x00000010</span>
<a name="l01997"></a>01997 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_PSRTYPE_UDPHDR    0x00000020</span>
<a name="l01998"></a>01998 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_PSRTYPE_IPV4HDR   0x00000100</span>
<a name="l01999"></a>01999 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_PSRTYPE_IPV6HDR   0x00000200</span>
<a name="l02000"></a>02000 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_PSRTYPE_L2HDR     0x00001000</span>
<a name="l02001"></a>02001 <span class="preprocessor"></span>
<a name="l02002"></a>02002 <span class="comment">/* SRRCTL bit definitions */</span>
<a name="l02003"></a>02003 <span class="preprocessor">#define IXGBE_SRRCTL_BSIZEPKT_SHIFT     10     </span><span class="comment">/* so many KBs */</span>
<a name="l02004"></a>02004 <span class="preprocessor">#define IXGBE_SRRCTL_RDMTS_SHIFT        22</span>
<a name="l02005"></a>02005 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_SRRCTL_RDMTS_MASK         0x01C00000</span>
<a name="l02006"></a>02006 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_SRRCTL_DROP_EN            0x10000000</span>
<a name="l02007"></a>02007 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_SRRCTL_BSIZEPKT_MASK      0x0000007F</span>
<a name="l02008"></a>02008 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_SRRCTL_BSIZEHDR_MASK      0x00003F00</span>
<a name="l02009"></a>02009 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_SRRCTL_DESCTYPE_LEGACY    0x00000000</span>
<a name="l02010"></a>02010 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_SRRCTL_DESCTYPE_ADV_ONEBUF 0x02000000</span>
<a name="l02011"></a>02011 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_SRRCTL_DESCTYPE_HDR_SPLIT  0x04000000</span>
<a name="l02012"></a>02012 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_SRRCTL_DESCTYPE_HDR_REPLICATION_LARGE_PKT 0x08000000</span>
<a name="l02013"></a>02013 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_SRRCTL_DESCTYPE_HDR_SPLIT_ALWAYS 0x0A000000</span>
<a name="l02014"></a>02014 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_SRRCTL_DESCTYPE_MASK      0x0E000000</span>
<a name="l02015"></a>02015 <span class="preprocessor"></span>
<a name="l02016"></a>02016 <span class="preprocessor">#define IXGBE_RXDPS_HDRSTAT_HDRSP       0x00008000</span>
<a name="l02017"></a>02017 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_RXDPS_HDRSTAT_HDRLEN_MASK 0x000003FF</span>
<a name="l02018"></a>02018 <span class="preprocessor"></span>
<a name="l02019"></a>02019 <span class="preprocessor">#define IXGBE_RXDADV_RSSTYPE_MASK       0x0000000F</span>
<a name="l02020"></a>02020 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_RXDADV_PKTTYPE_MASK       0x0000FFF0</span>
<a name="l02021"></a>02021 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_RXDADV_PKTTYPE_MASK_EX    0x0001FFF0</span>
<a name="l02022"></a>02022 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_RXDADV_HDRBUFLEN_MASK     0x00007FE0</span>
<a name="l02023"></a>02023 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_RXDADV_RSCCNT_MASK        0x001E0000</span>
<a name="l02024"></a>02024 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_RXDADV_RSCCNT_SHIFT       17</span>
<a name="l02025"></a>02025 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_RXDADV_HDRBUFLEN_SHIFT    5</span>
<a name="l02026"></a>02026 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_RXDADV_SPLITHEADER_EN     0x00001000</span>
<a name="l02027"></a>02027 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_RXDADV_SPH                0x8000</span>
<a name="l02028"></a>02028 <span class="preprocessor"></span>
<a name="l02029"></a>02029 <span class="comment">/* RSS Hash results */</span>
<a name="l02030"></a>02030 <span class="preprocessor">#define IXGBE_RXDADV_RSSTYPE_NONE       0x00000000</span>
<a name="l02031"></a>02031 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_RXDADV_RSSTYPE_IPV4_TCP   0x00000001</span>
<a name="l02032"></a>02032 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_RXDADV_RSSTYPE_IPV4       0x00000002</span>
<a name="l02033"></a>02033 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_RXDADV_RSSTYPE_IPV6_TCP   0x00000003</span>
<a name="l02034"></a>02034 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_RXDADV_RSSTYPE_IPV6_EX    0x00000004</span>
<a name="l02035"></a>02035 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_RXDADV_RSSTYPE_IPV6       0x00000005</span>
<a name="l02036"></a>02036 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_RXDADV_RSSTYPE_IPV6_TCP_EX 0x00000006</span>
<a name="l02037"></a>02037 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_RXDADV_RSSTYPE_IPV4_UDP   0x00000007</span>
<a name="l02038"></a>02038 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_RXDADV_RSSTYPE_IPV6_UDP   0x00000008</span>
<a name="l02039"></a>02039 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_RXDADV_RSSTYPE_IPV6_UDP_EX 0x00000009</span>
<a name="l02040"></a>02040 <span class="preprocessor"></span>
<a name="l02041"></a>02041 <span class="comment">/* RSS Packet Types as indicated in the receive descriptor. */</span>
<a name="l02042"></a>02042 <span class="preprocessor">#define IXGBE_RXDADV_PKTTYPE_NONE       0x00000000</span>
<a name="l02043"></a>02043 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_RXDADV_PKTTYPE_IPV4       0x00000010 </span><span class="comment">/* IPv4 hdr present */</span>
<a name="l02044"></a>02044 <span class="preprocessor">#define IXGBE_RXDADV_PKTTYPE_IPV4_EX    0x00000020 </span><span class="comment">/* IPv4 hdr + extensions */</span>
<a name="l02045"></a>02045 <span class="preprocessor">#define IXGBE_RXDADV_PKTTYPE_IPV6       0x00000040 </span><span class="comment">/* IPv6 hdr present */</span>
<a name="l02046"></a>02046 <span class="preprocessor">#define IXGBE_RXDADV_PKTTYPE_IPV6_EX    0x00000080 </span><span class="comment">/* IPv6 hdr + extensions */</span>
<a name="l02047"></a>02047 <span class="preprocessor">#define IXGBE_RXDADV_PKTTYPE_TCP        0x00000100 </span><span class="comment">/* TCP hdr present */</span>
<a name="l02048"></a>02048 <span class="preprocessor">#define IXGBE_RXDADV_PKTTYPE_UDP        0x00000200 </span><span class="comment">/* UDP hdr present */</span>
<a name="l02049"></a>02049 <span class="preprocessor">#define IXGBE_RXDADV_PKTTYPE_SCTP       0x00000400 </span><span class="comment">/* SCTP hdr present */</span>
<a name="l02050"></a>02050 <span class="preprocessor">#define IXGBE_RXDADV_PKTTYPE_NFS        0x00000800 </span><span class="comment">/* NFS hdr present */</span>
<a name="l02051"></a>02051 <span class="preprocessor">#define IXGBE_RXDADV_PKTTYPE_IPSEC_ESP  0x00001000 </span><span class="comment">/* IPSec ESP */</span>
<a name="l02052"></a>02052 <span class="preprocessor">#define IXGBE_RXDADV_PKTTYPE_IPSEC_AH   0x00002000 </span><span class="comment">/* IPSec AH */</span>
<a name="l02053"></a>02053 <span class="preprocessor">#define IXGBE_RXDADV_PKTTYPE_LINKSEC    0x00004000 </span><span class="comment">/* LinkSec Encap */</span>
<a name="l02054"></a>02054 <span class="preprocessor">#define IXGBE_RXDADV_PKTTYPE_ETQF       0x00008000 </span><span class="comment">/* PKTTYPE is ETQF index */</span>
<a name="l02055"></a>02055 <span class="preprocessor">#define IXGBE_RXDADV_PKTTYPE_ETQF_MASK  0x00000070 </span><span class="comment">/* ETQF has 8 indices */</span>
<a name="l02056"></a>02056 <span class="preprocessor">#define IXGBE_RXDADV_PKTTYPE_ETQF_SHIFT 4          </span><span class="comment">/* Right-shift 4 bits */</span>
<a name="l02057"></a>02057 
<a name="l02058"></a>02058 <span class="comment">/* Security Processing bit Indication */</span>
<a name="l02059"></a>02059 <span class="preprocessor">#define IXGBE_RXDADV_LNKSEC_STATUS_SECP         0x00020000</span>
<a name="l02060"></a>02060 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_RXDADV_LNKSEC_ERROR_NO_SA_MATCH   0x08000000</span>
<a name="l02061"></a>02061 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_RXDADV_LNKSEC_ERROR_REPLAY_ERROR  0x10000000</span>
<a name="l02062"></a>02062 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_RXDADV_LNKSEC_ERROR_BIT_MASK      0x18000000</span>
<a name="l02063"></a>02063 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_RXDADV_LNKSEC_ERROR_BAD_SIG       0x18000000</span>
<a name="l02064"></a>02064 <span class="preprocessor"></span>
<a name="l02065"></a>02065 <span class="comment">/* Masks to determine if packets should be dropped due to frame errors */</span>
<a name="l02066"></a>02066 <span class="preprocessor">#define IXGBE_RXD_ERR_FRAME_ERR_MASK ( \</span>
<a name="l02067"></a>02067 <span class="preprocessor">                                      IXGBE_RXD_ERR_CE | \</span>
<a name="l02068"></a>02068 <span class="preprocessor">                                      IXGBE_RXD_ERR_LE | \</span>
<a name="l02069"></a>02069 <span class="preprocessor">                                      IXGBE_RXD_ERR_PE | \</span>
<a name="l02070"></a>02070 <span class="preprocessor">                                      IXGBE_RXD_ERR_OSE | \</span>
<a name="l02071"></a>02071 <span class="preprocessor">                                      IXGBE_RXD_ERR_USE)</span>
<a name="l02072"></a>02072 <span class="preprocessor"></span>
<a name="l02073"></a>02073 <span class="preprocessor">#define IXGBE_RXDADV_ERR_FRAME_ERR_MASK ( \</span>
<a name="l02074"></a>02074 <span class="preprocessor">                                      IXGBE_RXDADV_ERR_CE | \</span>
<a name="l02075"></a>02075 <span class="preprocessor">                                      IXGBE_RXDADV_ERR_LE | \</span>
<a name="l02076"></a>02076 <span class="preprocessor">                                      IXGBE_RXDADV_ERR_PE | \</span>
<a name="l02077"></a>02077 <span class="preprocessor">                                      IXGBE_RXDADV_ERR_OSE | \</span>
<a name="l02078"></a>02078 <span class="preprocessor">                                      IXGBE_RXDADV_ERR_USE)</span>
<a name="l02079"></a>02079 <span class="preprocessor"></span>
<a name="l02080"></a>02080 <span class="comment">/* Multicast bit mask */</span>
<a name="l02081"></a>02081 <span class="preprocessor">#define IXGBE_MCSTCTRL_MFE      0x4</span>
<a name="l02082"></a>02082 <span class="preprocessor"></span>
<a name="l02083"></a>02083 <span class="comment">/* Number of Transmit and Receive Descriptors must be a multiple of 8 */</span>
<a name="l02084"></a>02084 <span class="preprocessor">#define IXGBE_REQ_TX_DESCRIPTOR_MULTIPLE  8</span>
<a name="l02085"></a>02085 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_REQ_RX_DESCRIPTOR_MULTIPLE  8</span>
<a name="l02086"></a>02086 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_REQ_TX_BUFFER_GRANULARITY   1024</span>
<a name="l02087"></a>02087 <span class="preprocessor"></span>
<a name="l02088"></a>02088 <span class="comment">/* Vlan-specific macros */</span>
<a name="l02089"></a>02089 <span class="preprocessor">#define IXGBE_RX_DESC_SPECIAL_VLAN_MASK  0x0FFF </span><span class="comment">/* VLAN ID in lower 12 bits */</span>
<a name="l02090"></a>02090 <span class="preprocessor">#define IXGBE_RX_DESC_SPECIAL_PRI_MASK   0xE000 </span><span class="comment">/* Priority in upper 3 bits */</span>
<a name="l02091"></a>02091 <span class="preprocessor">#define IXGBE_RX_DESC_SPECIAL_PRI_SHIFT  0x000D </span><span class="comment">/* Priority in upper 3 of 16 */</span>
<a name="l02092"></a>02092 <span class="preprocessor">#define IXGBE_TX_DESC_SPECIAL_PRI_SHIFT  IXGBE_RX_DESC_SPECIAL_PRI_SHIFT</span>
<a name="l02093"></a>02093 <span class="preprocessor"></span>
<a name="l02094"></a>02094 <span class="comment">/* SR-IOV specific macros */</span>
<a name="l02095"></a>02095 <span class="preprocessor">#define IXGBE_MBVFICR_INDEX(vf_number)   (vf_number &gt;&gt; 4)</span>
<a name="l02096"></a>02096 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_MBVFICR(_i)                (0x00710 + (_i * 4))</span>
<a name="l02097"></a>02097 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_VFLRE(_i)                  (((_i &amp; 1) ? 0x001C0 : 0x00600))</span>
<a name="l02098"></a>02098 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_VFLREC(_i)                 (0x00700 + (_i * 4))</span>
<a name="l02099"></a>02099 <span class="preprocessor"></span><span class="comment">/* Translated register #defines */</span>
<a name="l02100"></a>02100 <span class="preprocessor">#define IXGBE_PVFCTRL(P)       (0x00300 + (4 * P))</span>
<a name="l02101"></a>02101 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_PVFSTATUS(P)     (0x00008 + (0 * P))</span>
<a name="l02102"></a>02102 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_PVFLINKS(P)      (0x042A4 + (0 * P))</span>
<a name="l02103"></a>02103 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_PVFRTIMER(P)     (0x00048 + (0 * P))</span>
<a name="l02104"></a>02104 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_PVFMAILBOX(P)    (0x04C00 + (4 * P))</span>
<a name="l02105"></a>02105 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_PVFRXMEMWRAP(P)  (0x03190 + (0 * P))</span>
<a name="l02106"></a>02106 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_PVTEICR(P)       (0x00B00 + (4 * P))</span>
<a name="l02107"></a>02107 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_PVTEICS(P)       (0x00C00 + (4 * P))</span>
<a name="l02108"></a>02108 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_PVTEIMS(P)       (0x00D00 + (4 * P))</span>
<a name="l02109"></a>02109 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_PVTEIMC(P)       (0x00E00 + (4 * P))</span>
<a name="l02110"></a>02110 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_PVTEIAC(P)       (0x00F00 + (4 * P))</span>
<a name="l02111"></a>02111 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_PVTEIAM(P)       (0x04D00 + (4 * P))</span>
<a name="l02112"></a>02112 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_PVTEITR(P)       (((P) &lt; 24) ? (0x00820 + ((P) * 4)) : \</span>
<a name="l02113"></a>02113 <span class="preprocessor">                                             (0x012300 + (((P) - 24) * 4)))</span>
<a name="l02114"></a>02114 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_PVTIVAR(P)       (0x12500 + (4 * P))</span>
<a name="l02115"></a>02115 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_PVTIVAR_MISC(P)  (0x04E00 + (4 * P))</span>
<a name="l02116"></a>02116 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_PVTRSCINT(P)     (0x12000 + (4 * P))</span>
<a name="l02117"></a>02117 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_VFPBACL(P)       (0x110C8 + (4 * P))</span>
<a name="l02118"></a>02118 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_PVFRDBAL(P)      ((P &lt; 64) ? (0x01000 + (0x40 * P)) \</span>
<a name="l02119"></a>02119 <span class="preprocessor">                                              : (0x0D000 + (0x40 * (P - 64))))</span>
<a name="l02120"></a>02120 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_PVFRDBAH(P)      ((P &lt; 64) ? (0x01004 + (0x40 * P)) \</span>
<a name="l02121"></a>02121 <span class="preprocessor">                                              : (0x0D004 + (0x40 * (P - 64))))</span>
<a name="l02122"></a>02122 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_PVFRDLEN(P)      ((P &lt; 64) ? (0x01008 + (0x40 * P)) \</span>
<a name="l02123"></a>02123 <span class="preprocessor">                                              : (0x0D008 + (0x40 * (P - 64))))</span>
<a name="l02124"></a>02124 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_PVFRDH(P)        ((P &lt; 64) ? (0x01010 + (0x40 * P)) \</span>
<a name="l02125"></a>02125 <span class="preprocessor">                                              : (0x0D010 + (0x40 * (P - 64))))</span>
<a name="l02126"></a>02126 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_PVFRDT(P)        ((P &lt; 64) ? (0x01018 + (0x40 * P)) \</span>
<a name="l02127"></a>02127 <span class="preprocessor">                                              : (0x0D018 + (0x40 * (P - 64))))</span>
<a name="l02128"></a>02128 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_PVFRXDCTL(P)     ((P &lt; 64) ? (0x01028 + (0x40 * P)) \</span>
<a name="l02129"></a>02129 <span class="preprocessor">                                              : (0x0D028 + (0x40 * (P - 64))))</span>
<a name="l02130"></a>02130 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_PVFSRRCTL(P)     ((P &lt; 64) ? (0x01014 + (0x40 * P)) \</span>
<a name="l02131"></a>02131 <span class="preprocessor">                                              : (0x0D014 + (0x40 * (P - 64))))</span>
<a name="l02132"></a>02132 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_PVFPSRTYPE(P)    (0x0EA00 + (4 * P))</span>
<a name="l02133"></a>02133 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_PVFTDBAL(P)      (0x06000 + (0x40 * P))</span>
<a name="l02134"></a>02134 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_PVFTDBAH(P)      (0x06004 + (0x40 * P))</span>
<a name="l02135"></a>02135 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_PVFTTDLEN(P)     (0x06008 + (0x40 * P))</span>
<a name="l02136"></a>02136 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_PVFTDH(P)        (0x06010 + (0x40 * P))</span>
<a name="l02137"></a>02137 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_PVFTDT(P)        (0x06018 + (0x40 * P))</span>
<a name="l02138"></a>02138 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_PVFTXDCTL(P)     (0x06028 + (0x40 * P))</span>
<a name="l02139"></a>02139 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_PVFTDWBAL(P)     (0x06038 + (0x40 * P))</span>
<a name="l02140"></a>02140 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_PVFTDWBAH(P)     (0x0603C + (0x40 * P))</span>
<a name="l02141"></a>02141 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_PVFDCA_RXCTRL(P) ((P &lt; 64) ? (0x0100C + (0x40 * P)) \</span>
<a name="l02142"></a>02142 <span class="preprocessor">                                         : (0x0D00C + (0x40 * (P - 64))))</span>
<a name="l02143"></a>02143 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_PVFDCA_TXCTRL(P) (0x0600C + (0x40 * P))</span>
<a name="l02144"></a>02144 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_PVFGPRC(x)       (0x0101C + (0x40 * x))</span>
<a name="l02145"></a>02145 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_PVFGPTC(x)       (0x08300 + (0x04 * x))</span>
<a name="l02146"></a>02146 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_PVFGORC_LSB(x)   (0x01020 + (0x40 * x))</span>
<a name="l02147"></a>02147 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_PVFGORC_MSB(x)   (0x0D020 + (0x40 * x))</span>
<a name="l02148"></a>02148 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_PVFGOTC_LSB(x)   (0x08400 + (0x08 * x))</span>
<a name="l02149"></a>02149 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_PVFGOTC_MSB(x)   (0x08404 + (0x08 * x))</span>
<a name="l02150"></a>02150 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_PVFMPRC(x)       (0x0D01C + (0x40 * x))</span>
<a name="l02151"></a>02151 <span class="preprocessor"></span>
<a name="l02152"></a>02152 <span class="comment">/* Little Endian defines */</span>
<a name="l02153"></a>02153 <span class="preprocessor">#ifndef __le16</span>
<a name="l02154"></a>02154 <span class="preprocessor"></span><span class="preprocessor">#define __le16  u16</span>
<a name="l02155"></a>02155 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l02156"></a>02156 <span class="preprocessor"></span><span class="preprocessor">#ifndef __le32</span>
<a name="l02157"></a>02157 <span class="preprocessor"></span><span class="preprocessor">#define __le32  u32</span>
<a name="l02158"></a>02158 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l02159"></a>02159 <span class="preprocessor"></span><span class="preprocessor">#ifndef __le64</span>
<a name="l02160"></a>02160 <span class="preprocessor"></span><span class="preprocessor">#define __le64  u64</span>
<a name="l02161"></a>02161 <span class="preprocessor"></span>
<a name="l02162"></a>02162 <span class="preprocessor">#endif</span>
<a name="l02163"></a>02163 <span class="preprocessor"></span><span class="preprocessor">#ifndef __be16</span>
<a name="l02164"></a>02164 <span class="preprocessor"></span><span class="comment">/* Big Endian defines */</span>
<a name="l02165"></a>02165 <span class="preprocessor">#define __be16  u16</span>
<a name="l02166"></a>02166 <span class="preprocessor"></span><span class="preprocessor">#define __be32  u32</span>
<a name="l02167"></a>02167 <span class="preprocessor"></span><span class="preprocessor">#define __be64  u64</span>
<a name="l02168"></a>02168 <span class="preprocessor"></span>
<a name="l02169"></a>02169 <span class="preprocessor">#endif</span>
<a name="l02170"></a>02170 <span class="preprocessor"></span><span class="keyword">enum</span> ixgbe_fdir_pballoc_type {
<a name="l02171"></a>02171     IXGBE_FDIR_PBALLOC_NONE = 0,
<a name="l02172"></a>02172     IXGBE_FDIR_PBALLOC_64K  = 1,
<a name="l02173"></a>02173     IXGBE_FDIR_PBALLOC_128K = 2,
<a name="l02174"></a>02174     IXGBE_FDIR_PBALLOC_256K = 3,
<a name="l02175"></a>02175 };
<a name="l02176"></a>02176 <span class="preprocessor">#define IXGBE_FDIR_PBALLOC_SIZE_SHIFT           16</span>
<a name="l02177"></a>02177 <span class="preprocessor"></span>
<a name="l02178"></a>02178 <span class="comment">/* Flow Director register values */</span>
<a name="l02179"></a>02179 <span class="preprocessor">#define IXGBE_FDIRCTRL_PBALLOC_64K              0x00000001</span>
<a name="l02180"></a>02180 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_FDIRCTRL_PBALLOC_128K             0x00000002</span>
<a name="l02181"></a>02181 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_FDIRCTRL_PBALLOC_256K             0x00000003</span>
<a name="l02182"></a>02182 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_FDIRCTRL_INIT_DONE                0x00000008</span>
<a name="l02183"></a>02183 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_FDIRCTRL_PERFECT_MATCH            0x00000010</span>
<a name="l02184"></a>02184 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_FDIRCTRL_REPORT_STATUS            0x00000020</span>
<a name="l02185"></a>02185 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_FDIRCTRL_REPORT_STATUS_ALWAYS     0x00000080</span>
<a name="l02186"></a>02186 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_FDIRCTRL_DROP_Q_SHIFT             8</span>
<a name="l02187"></a>02187 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_FDIRCTRL_FLEX_SHIFT               16</span>
<a name="l02188"></a>02188 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_FDIRCTRL_SEARCHLIM                0x00800000</span>
<a name="l02189"></a>02189 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_FDIRCTRL_MAX_LENGTH_SHIFT         24</span>
<a name="l02190"></a>02190 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_FDIRCTRL_FULL_THRESH_MASK         0xF0000000</span>
<a name="l02191"></a>02191 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_FDIRCTRL_FULL_THRESH_SHIFT        28</span>
<a name="l02192"></a>02192 <span class="preprocessor"></span>
<a name="l02193"></a>02193 <span class="preprocessor">#define IXGBE_FDIRTCPM_DPORTM_SHIFT             16</span>
<a name="l02194"></a>02194 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_FDIRUDPM_DPORTM_SHIFT             16</span>
<a name="l02195"></a>02195 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_FDIRIP6M_DIPM_SHIFT               16</span>
<a name="l02196"></a>02196 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_FDIRM_VLANID                      0x00000001</span>
<a name="l02197"></a>02197 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_FDIRM_VLANP                       0x00000002</span>
<a name="l02198"></a>02198 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_FDIRM_POOL                        0x00000004</span>
<a name="l02199"></a>02199 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_FDIRM_L4P                         0x00000008</span>
<a name="l02200"></a>02200 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_FDIRM_FLEX                        0x00000010</span>
<a name="l02201"></a>02201 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_FDIRM_DIPv6                       0x00000020</span>
<a name="l02202"></a>02202 <span class="preprocessor"></span>
<a name="l02203"></a>02203 <span class="preprocessor">#define IXGBE_FDIRFREE_FREE_MASK                0xFFFF</span>
<a name="l02204"></a>02204 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_FDIRFREE_FREE_SHIFT               0</span>
<a name="l02205"></a>02205 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_FDIRFREE_COLL_MASK                0x7FFF0000</span>
<a name="l02206"></a>02206 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_FDIRFREE_COLL_SHIFT               16</span>
<a name="l02207"></a>02207 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_FDIRLEN_MAXLEN_MASK               0x3F</span>
<a name="l02208"></a>02208 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_FDIRLEN_MAXLEN_SHIFT              0</span>
<a name="l02209"></a>02209 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_FDIRLEN_MAXHASH_MASK              0x7FFF0000</span>
<a name="l02210"></a>02210 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_FDIRLEN_MAXHASH_SHIFT             16</span>
<a name="l02211"></a>02211 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_FDIRUSTAT_ADD_MASK                0xFFFF</span>
<a name="l02212"></a>02212 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_FDIRUSTAT_ADD_SHIFT               0</span>
<a name="l02213"></a>02213 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_FDIRUSTAT_REMOVE_MASK             0xFFFF0000</span>
<a name="l02214"></a>02214 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_FDIRUSTAT_REMOVE_SHIFT            16</span>
<a name="l02215"></a>02215 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_FDIRFSTAT_FADD_MASK               0x00FF</span>
<a name="l02216"></a>02216 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_FDIRFSTAT_FADD_SHIFT              0</span>
<a name="l02217"></a>02217 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_FDIRFSTAT_FREMOVE_MASK            0xFF00</span>
<a name="l02218"></a>02218 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_FDIRFSTAT_FREMOVE_SHIFT           8</span>
<a name="l02219"></a>02219 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_FDIRPORT_DESTINATION_SHIFT        16</span>
<a name="l02220"></a>02220 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_FDIRVLAN_FLEX_SHIFT               16</span>
<a name="l02221"></a>02221 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_FDIRHASH_BUCKET_VALID_SHIFT       15</span>
<a name="l02222"></a>02222 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_FDIRHASH_SIG_SW_INDEX_SHIFT       16</span>
<a name="l02223"></a>02223 <span class="preprocessor"></span>
<a name="l02224"></a>02224 <span class="preprocessor">#define IXGBE_FDIRCMD_CMD_MASK                  0x00000003</span>
<a name="l02225"></a>02225 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_FDIRCMD_CMD_ADD_FLOW              0x00000001</span>
<a name="l02226"></a>02226 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_FDIRCMD_CMD_REMOVE_FLOW           0x00000002</span>
<a name="l02227"></a>02227 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_FDIRCMD_CMD_QUERY_REM_FILT        0x00000003</span>
<a name="l02228"></a>02228 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_FDIRCMD_FILTER_VALID              0x00000004</span>
<a name="l02229"></a>02229 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_FDIRCMD_FILTER_UPDATE             0x00000008</span>
<a name="l02230"></a>02230 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_FDIRCMD_IPv6DMATCH                0x00000010</span>
<a name="l02231"></a>02231 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_FDIRCMD_L4TYPE_UDP                0x00000020</span>
<a name="l02232"></a>02232 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_FDIRCMD_L4TYPE_TCP                0x00000040</span>
<a name="l02233"></a>02233 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_FDIRCMD_L4TYPE_SCTP               0x00000060</span>
<a name="l02234"></a>02234 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_FDIRCMD_IPV6                      0x00000080</span>
<a name="l02235"></a>02235 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_FDIRCMD_CLEARHT                   0x00000100</span>
<a name="l02236"></a>02236 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_FDIRCMD_DROP                      0x00000200</span>
<a name="l02237"></a>02237 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_FDIRCMD_INT                       0x00000400</span>
<a name="l02238"></a>02238 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_FDIRCMD_LAST                      0x00000800</span>
<a name="l02239"></a>02239 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_FDIRCMD_COLLISION                 0x00001000</span>
<a name="l02240"></a>02240 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_FDIRCMD_QUEUE_EN                  0x00008000</span>
<a name="l02241"></a>02241 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_FDIRCMD_FLOW_TYPE_SHIFT           5</span>
<a name="l02242"></a>02242 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_FDIRCMD_RX_QUEUE_SHIFT            16</span>
<a name="l02243"></a>02243 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_FDIRCMD_VT_POOL_SHIFT             24</span>
<a name="l02244"></a>02244 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_FDIR_INIT_DONE_POLL               10</span>
<a name="l02245"></a>02245 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_FDIRCMD_CMD_POLL                  10</span>
<a name="l02246"></a>02246 <span class="preprocessor"></span>
<a name="l02247"></a>02247 <span class="preprocessor">#define IXGBE_FDIR_DROP_QUEUE                   127</span>
<a name="l02248"></a>02248 <span class="preprocessor"></span>
<a name="l02249"></a>02249 <span class="comment">/* Manageablility Host Interface defines */</span>
<a name="l02250"></a>02250 <span class="preprocessor">#define IXGBE_HI_MAX_BLOCK_BYTE_LENGTH       1792 </span><span class="comment">/* Num of bytes in range */</span>
<a name="l02251"></a>02251 <span class="preprocessor">#define IXGBE_HI_MAX_BLOCK_DWORD_LENGTH      448 </span><span class="comment">/* Num of dwords in range */</span>
<a name="l02252"></a>02252 <span class="preprocessor">#define IXGBE_HI_COMMAND_TIMEOUT             500 </span><span class="comment">/* Process HI command limit */</span>
<a name="l02253"></a>02253 
<a name="l02254"></a>02254 <span class="comment">/* CEM Support */</span>
<a name="l02255"></a>02255 <span class="preprocessor">#define FW_CEM_HDR_LEN                0x4</span>
<a name="l02256"></a>02256 <span class="preprocessor"></span><span class="preprocessor">#define FW_CEM_CMD_DRIVER_INFO        0xDD</span>
<a name="l02257"></a>02257 <span class="preprocessor"></span><span class="preprocessor">#define FW_CEM_CMD_DRIVER_INFO_LEN    0x5</span>
<a name="l02258"></a>02258 <span class="preprocessor"></span><span class="preprocessor">#define FW_CEM_CMD_RESERVED           0X0</span>
<a name="l02259"></a>02259 <span class="preprocessor"></span><span class="preprocessor">#define FW_CEM_UNUSED_VER             0x0</span>
<a name="l02260"></a>02260 <span class="preprocessor"></span><span class="preprocessor">#define FW_CEM_MAX_RETRIES            3</span>
<a name="l02261"></a>02261 <span class="preprocessor"></span><span class="preprocessor">#define FW_CEM_RESP_STATUS_SUCCESS    0x1</span>
<a name="l02262"></a>02262 <span class="preprocessor"></span>
<a name="l02263"></a>02263 <span class="comment">/* Host Interface Command Structures */</span>
<a name="l02264"></a>02264 
<a name="l02265"></a><a class="code" href="structixgbe__hic__hdr.html">02265</a> <span class="keyword">struct </span><a class="code" href="structixgbe__hic__hdr.html">ixgbe_hic_hdr</a> {
<a name="l02266"></a>02266     u8 cmd;
<a name="l02267"></a>02267     u8 buf_len;
<a name="l02268"></a>02268     <span class="keyword">union </span>{
<a name="l02269"></a>02269         u8 cmd_resv;
<a name="l02270"></a>02270         u8 ret_status;
<a name="l02271"></a>02271     } cmd_or_resp;
<a name="l02272"></a>02272     u8 checksum;
<a name="l02273"></a>02273 };
<a name="l02274"></a>02274 
<a name="l02275"></a><a class="code" href="structixgbe__hic__drv__info.html">02275</a> <span class="keyword">struct </span><a class="code" href="structixgbe__hic__drv__info.html">ixgbe_hic_drv_info</a> {
<a name="l02276"></a>02276     <span class="keyword">struct </span><a class="code" href="structixgbe__hic__hdr.html">ixgbe_hic_hdr</a> hdr;
<a name="l02277"></a>02277     u8 port_num;
<a name="l02278"></a>02278     u32 drv_version;
<a name="l02279"></a>02279     u16 pad; <span class="comment">/* end spacing to ensure length is mult. of dword */</span>
<a name="l02280"></a>02280     u8  pad2; <span class="comment">/* end spacing to ensure length is mult. of dword2 */</span>
<a name="l02281"></a>02281 };
<a name="l02282"></a>02282 
<a name="l02283"></a>02283 <span class="comment">/* Transmit Descriptor - Legacy */</span>
<a name="l02284"></a>02284 <span class="keyword">struct </span><a class="code" href="structixgbe__legacy__tx__desc.html">ixgbe_legacy_tx_desc</a> {
<a name="l02285"></a>02285     u64 buffer_addr;       <span class="comment">/* Address of the descriptor&#39;s data buffer */</span>
<a name="l02286"></a>02286     <span class="keyword">union </span>{
<a name="l02287"></a>02287         __le32 data;
<a name="l02288"></a>02288         <span class="keyword">struct </span>{
<a name="l02289"></a>02289             __le16 length;    <span class="comment">/* Data buffer length */</span>
<a name="l02290"></a>02290             u8 cso;           <span class="comment">/* Checksum offset */</span>
<a name="l02291"></a>02291             u8 cmd;           <span class="comment">/* Descriptor control */</span>
<a name="l02292"></a>02292         } flags;
<a name="l02293"></a>02293     } lower;
<a name="l02294"></a>02294     <span class="keyword">union </span>{
<a name="l02295"></a>02295         __le32 data;
<a name="l02296"></a>02296         <span class="keyword">struct </span>{
<a name="l02297"></a>02297             u8 status;        <span class="comment">/* Descriptor status */</span>
<a name="l02298"></a>02298             u8 css;           <span class="comment">/* Checksum start */</span>
<a name="l02299"></a>02299             __le16 vlan;
<a name="l02300"></a>02300         } fields;
<a name="l02301"></a>02301     } upper;
<a name="l02302"></a>02302 };
<a name="l02303"></a>02303 
<a name="l02304"></a>02304 <span class="comment">/* Transmit Descriptor - Advanced */</span>
<a name="l02305"></a>02305 <span class="keyword">union </span><a class="code" href="unionixgbe__adv__tx__desc.html">ixgbe_adv_tx_desc</a> {
<a name="l02306"></a>02306     <span class="keyword">struct </span>{
<a name="l02307"></a>02307         __le64 buffer_addr;      <span class="comment">/* Address of descriptor&#39;s data buf */</span>
<a name="l02308"></a>02308         __le32 cmd_type_len;
<a name="l02309"></a>02309         __le32 olinfo_status;
<a name="l02310"></a>02310     } read;
<a name="l02311"></a>02311     <span class="keyword">struct </span>{
<a name="l02312"></a>02312         __le64 rsvd;       <span class="comment">/* Reserved */</span>
<a name="l02313"></a>02313         __le32 nxtseq_seed;
<a name="l02314"></a>02314         __le32 status;
<a name="l02315"></a>02315     } wb;
<a name="l02316"></a>02316 };
<a name="l02317"></a>02317 
<a name="l02318"></a>02318 <span class="comment">/* Receive Descriptor - Legacy */</span>
<a name="l02319"></a>02319 <span class="keyword">struct </span><a class="code" href="structixgbe__legacy__rx__desc.html">ixgbe_legacy_rx_desc</a> {
<a name="l02320"></a>02320     __le64 buffer_addr; <span class="comment">/* Address of the descriptor&#39;s data buffer */</span>
<a name="l02321"></a>02321     __le16 length;      <span class="comment">/* Length of data DMAed into data buffer */</span>
<a name="l02322"></a>02322     __le16 csum;        <span class="comment">/* Packet checksum */</span>
<a name="l02323"></a>02323     u8 status;          <span class="comment">/* Descriptor status */</span>
<a name="l02324"></a>02324     u8 errors;          <span class="comment">/* Descriptor Errors */</span>
<a name="l02325"></a>02325     __le16 vlan;
<a name="l02326"></a>02326 };
<a name="l02327"></a>02327 
<a name="l02328"></a>02328 <span class="comment">/* Receive Descriptor - Advanced */</span>
<a name="l02329"></a>02329 <span class="keyword">union </span><a class="code" href="unionixgbe__adv__rx__desc.html">ixgbe_adv_rx_desc</a> {
<a name="l02330"></a>02330     <span class="keyword">struct </span>{
<a name="l02331"></a>02331         __le64 pkt_addr; <span class="comment">/* Packet buffer address */</span>
<a name="l02332"></a>02332         __le64 hdr_addr; <span class="comment">/* Header buffer address */</span>
<a name="l02333"></a>02333     } read;
<a name="l02334"></a>02334     <span class="keyword">struct </span>{
<a name="l02335"></a>02335         <span class="keyword">struct </span>{
<a name="l02336"></a>02336             <span class="keyword">union </span>{
<a name="l02337"></a>02337                 __le32 data;
<a name="l02338"></a>02338                 <span class="keyword">struct </span>{
<a name="l02339"></a>02339                     __le16 pkt_info; <span class="comment">/* RSS, Pkt type */</span>
<a name="l02340"></a>02340                     __le16 hdr_info; <span class="comment">/* Splithdr, hdrlen */</span>
<a name="l02341"></a>02341                 } hs_rss;
<a name="l02342"></a>02342             } lo_dword;
<a name="l02343"></a>02343             <span class="keyword">union </span>{
<a name="l02344"></a>02344                 __le32 rss; <span class="comment">/* RSS Hash */</span>
<a name="l02345"></a>02345                 <span class="keyword">struct </span>{
<a name="l02346"></a>02346                     __le16 ip_id; <span class="comment">/* IP id */</span>
<a name="l02347"></a>02347                     __le16 csum; <span class="comment">/* Packet Checksum */</span>
<a name="l02348"></a>02348                 } csum_ip;
<a name="l02349"></a>02349             } hi_dword;
<a name="l02350"></a>02350         } lower;
<a name="l02351"></a>02351         <span class="keyword">struct </span>{
<a name="l02352"></a>02352             __le32 status_error; <span class="comment">/* ext status/error */</span>
<a name="l02353"></a>02353             __le16 length; <span class="comment">/* Packet length */</span>
<a name="l02354"></a>02354             __le16 vlan; <span class="comment">/* VLAN tag */</span>
<a name="l02355"></a>02355         } upper;
<a name="l02356"></a>02356     } wb;  <span class="comment">/* writeback */</span>
<a name="l02357"></a>02357 };
<a name="l02358"></a>02358 
<a name="l02359"></a>02359 <span class="comment">/* Context descriptors */</span>
<a name="l02360"></a>02360 <span class="keyword">struct </span><a class="code" href="structixgbe__adv__tx__context__desc.html">ixgbe_adv_tx_context_desc</a> {
<a name="l02361"></a>02361     __le32 vlan_macip_lens;
<a name="l02362"></a>02362     __le32 seqnum_seed;
<a name="l02363"></a>02363     __le32 type_tucmd_mlhl;
<a name="l02364"></a>02364     __le32 mss_l4len_idx;
<a name="l02365"></a>02365 };
<a name="l02366"></a>02366 
<a name="l02367"></a>02367 <span class="comment">/* Adv Transmit Descriptor Config Masks */</span>
<a name="l02368"></a>02368 <span class="preprocessor">#define IXGBE_ADVTXD_DTALEN_MASK      0x0000FFFF </span><span class="comment">/* Data buf length(bytes) */</span>
<a name="l02369"></a>02369 <span class="preprocessor">#define IXGBE_ADVTXD_MAC_LINKSEC      0x00040000 </span><span class="comment">/* Insert LinkSec */</span>
<a name="l02370"></a>02370 <span class="preprocessor">#define IXGBE_ADVTXD_IPSEC_SA_INDEX_MASK   0x000003FF </span><span class="comment">/* IPSec SA index */</span>
<a name="l02371"></a>02371 <span class="preprocessor">#define IXGBE_ADVTXD_IPSEC_ESP_LEN_MASK    0x000001FF </span><span class="comment">/* IPSec ESP length */</span>
<a name="l02372"></a>02372 <span class="preprocessor">#define IXGBE_ADVTXD_DTYP_MASK  0x00F00000 </span><span class="comment">/* DTYP mask */</span>
<a name="l02373"></a>02373 <span class="preprocessor">#define IXGBE_ADVTXD_DTYP_CTXT  0x00200000 </span><span class="comment">/* Advanced Context Desc */</span>
<a name="l02374"></a>02374 <span class="preprocessor">#define IXGBE_ADVTXD_DTYP_DATA  0x00300000 </span><span class="comment">/* Advanced Data Descriptor */</span>
<a name="l02375"></a>02375 <span class="preprocessor">#define IXGBE_ADVTXD_DCMD_EOP   IXGBE_TXD_CMD_EOP  </span><span class="comment">/* End of Packet */</span>
<a name="l02376"></a>02376 <span class="preprocessor">#define IXGBE_ADVTXD_DCMD_IFCS  IXGBE_TXD_CMD_IFCS </span><span class="comment">/* Insert FCS */</span>
<a name="l02377"></a>02377 <span class="preprocessor">#define IXGBE_ADVTXD_DCMD_RS    IXGBE_TXD_CMD_RS   </span><span class="comment">/* Report Status */</span>
<a name="l02378"></a>02378 <span class="preprocessor">#define IXGBE_ADVTXD_DCMD_DDTYP_ISCSI 0x10000000    </span><span class="comment">/* DDP hdr type or iSCSI */</span>
<a name="l02379"></a>02379 <span class="preprocessor">#define IXGBE_ADVTXD_DCMD_DEXT  IXGBE_TXD_CMD_DEXT </span><span class="comment">/* Desc ext (1=Adv) */</span>
<a name="l02380"></a>02380 <span class="preprocessor">#define IXGBE_ADVTXD_DCMD_VLE   IXGBE_TXD_CMD_VLE  </span><span class="comment">/* VLAN pkt enable */</span>
<a name="l02381"></a>02381 <span class="preprocessor">#define IXGBE_ADVTXD_DCMD_TSE   0x80000000 </span><span class="comment">/* TCP Seg enable */</span>
<a name="l02382"></a>02382 <span class="preprocessor">#define IXGBE_ADVTXD_STAT_DD    IXGBE_TXD_STAT_DD  </span><span class="comment">/* Descriptor Done */</span>
<a name="l02383"></a>02383 <span class="preprocessor">#define IXGBE_ADVTXD_STAT_SN_CRC      0x00000002 </span><span class="comment">/* NXTSEQ/SEED pres in WB */</span>
<a name="l02384"></a>02384 <span class="preprocessor">#define IXGBE_ADVTXD_STAT_RSV   0x0000000C </span><span class="comment">/* STA Reserved */</span>
<a name="l02385"></a>02385 <span class="preprocessor">#define IXGBE_ADVTXD_IDX_SHIFT  4 </span><span class="comment">/* Adv desc Index shift */</span>
<a name="l02386"></a>02386 <span class="preprocessor">#define IXGBE_ADVTXD_CC         0x00000080 </span><span class="comment">/* Check Context */</span>
<a name="l02387"></a>02387 <span class="preprocessor">#define IXGBE_ADVTXD_POPTS_SHIFT      8  </span><span class="comment">/* Adv desc POPTS shift */</span>
<a name="l02388"></a>02388 <span class="preprocessor">#define IXGBE_ADVTXD_POPTS_IXSM (IXGBE_TXD_POPTS_IXSM &lt;&lt; \</span>
<a name="l02389"></a>02389 <span class="preprocessor">                                 IXGBE_ADVTXD_POPTS_SHIFT)</span>
<a name="l02390"></a>02390 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_ADVTXD_POPTS_TXSM (IXGBE_TXD_POPTS_TXSM &lt;&lt; \</span>
<a name="l02391"></a>02391 <span class="preprocessor">                                 IXGBE_ADVTXD_POPTS_SHIFT)</span>
<a name="l02392"></a>02392 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_ADVTXD_POPTS_ISCO_1ST  0x00000000 </span><span class="comment">/* 1st TSO of iSCSI PDU */</span>
<a name="l02393"></a>02393 <span class="preprocessor">#define IXGBE_ADVTXD_POPTS_ISCO_MDL  0x00000800 </span><span class="comment">/* Middle TSO of iSCSI PDU */</span>
<a name="l02394"></a>02394 <span class="preprocessor">#define IXGBE_ADVTXD_POPTS_ISCO_LAST 0x00001000 </span><span class="comment">/* Last TSO of iSCSI PDU */</span>
<a name="l02395"></a>02395 <span class="preprocessor">#define IXGBE_ADVTXD_POPTS_ISCO_FULL 0x00001800 </span><span class="comment">/* 1st&amp;Last TSO-full iSCSI PDU */</span>
<a name="l02396"></a>02396 <span class="preprocessor">#define IXGBE_ADVTXD_POPTS_RSV       0x00002000 </span><span class="comment">/* POPTS Reserved */</span>
<a name="l02397"></a>02397 <span class="preprocessor">#define IXGBE_ADVTXD_PAYLEN_SHIFT    14 </span><span class="comment">/* Adv desc PAYLEN shift */</span>
<a name="l02398"></a>02398 <span class="preprocessor">#define IXGBE_ADVTXD_MACLEN_SHIFT    9  </span><span class="comment">/* Adv ctxt desc mac len shift */</span>
<a name="l02399"></a>02399 <span class="preprocessor">#define IXGBE_ADVTXD_VLAN_SHIFT      16  </span><span class="comment">/* Adv ctxt vlan tag shift */</span>
<a name="l02400"></a>02400 <span class="preprocessor">#define IXGBE_ADVTXD_TUCMD_IPV4      0x00000400  </span><span class="comment">/* IP Packet Type: 1=IPv4 */</span>
<a name="l02401"></a>02401 <span class="preprocessor">#define IXGBE_ADVTXD_TUCMD_IPV6      0x00000000  </span><span class="comment">/* IP Packet Type: 0=IPv6 */</span>
<a name="l02402"></a>02402 <span class="preprocessor">#define IXGBE_ADVTXD_TUCMD_L4T_UDP   0x00000000  </span><span class="comment">/* L4 Packet TYPE of UDP */</span>
<a name="l02403"></a>02403 <span class="preprocessor">#define IXGBE_ADVTXD_TUCMD_L4T_TCP   0x00000800  </span><span class="comment">/* L4 Packet TYPE of TCP */</span>
<a name="l02404"></a>02404 <span class="preprocessor">#define IXGBE_ADVTXD_TUCMD_L4T_SCTP  0x00001000  </span><span class="comment">/* L4 Packet TYPE of SCTP */</span>
<a name="l02405"></a>02405 <span class="preprocessor">#define IXGBE_ADVTXD_TUCMD_MKRREQ    0x00002000 </span><span class="comment">/*Req requires Markers and CRC*/</span>
<a name="l02406"></a>02406 <span class="preprocessor">#define IXGBE_ADVTXD_POPTS_IPSEC      0x00000400 </span><span class="comment">/* IPSec offload request */</span>
<a name="l02407"></a>02407 <span class="preprocessor">#define IXGBE_ADVTXD_TUCMD_IPSEC_TYPE_ESP 0x00002000 </span><span class="comment">/* IPSec Type ESP */</span>
<a name="l02408"></a>02408 <span class="preprocessor">#define IXGBE_ADVTXD_TUCMD_IPSEC_ENCRYPT_EN 0x00004000</span><span class="comment">/* ESP Encrypt Enable */</span>
<a name="l02409"></a>02409 <span class="preprocessor">#define IXGBE_ADVTXT_TUCMD_FCOE      0x00008000       </span><span class="comment">/* FCoE Frame Type */</span>
<a name="l02410"></a>02410 <span class="preprocessor">#define IXGBE_ADVTXD_FCOEF_EOF_MASK  (0x3 &lt;&lt; 10)      </span><span class="comment">/* FC EOF index */</span>
<a name="l02411"></a>02411 <span class="preprocessor">#define IXGBE_ADVTXD_FCOEF_SOF       ((1 &lt;&lt; 2) &lt;&lt; 10) </span><span class="comment">/* FC SOF index */</span>
<a name="l02412"></a>02412 <span class="preprocessor">#define IXGBE_ADVTXD_FCOEF_PARINC    ((1 &lt;&lt; 3) &lt;&lt; 10) </span><span class="comment">/* Rel_Off in F_CTL */</span>
<a name="l02413"></a>02413 <span class="preprocessor">#define IXGBE_ADVTXD_FCOEF_ORIE      ((1 &lt;&lt; 4) &lt;&lt; 10) </span><span class="comment">/* Orientation: End */</span>
<a name="l02414"></a>02414 <span class="preprocessor">#define IXGBE_ADVTXD_FCOEF_ORIS      ((1 &lt;&lt; 5) &lt;&lt; 10) </span><span class="comment">/* Orientation: Start */</span>
<a name="l02415"></a>02415 <span class="preprocessor">#define IXGBE_ADVTXD_FCOEF_EOF_N     (0x0 &lt;&lt; 10)      </span><span class="comment">/* 00: EOFn */</span>
<a name="l02416"></a>02416 <span class="preprocessor">#define IXGBE_ADVTXD_FCOEF_EOF_T     (0x1 &lt;&lt; 10)      </span><span class="comment">/* 01: EOFt */</span>
<a name="l02417"></a>02417 <span class="preprocessor">#define IXGBE_ADVTXD_FCOEF_EOF_NI    (0x2 &lt;&lt; 10)      </span><span class="comment">/* 10: EOFni */</span>
<a name="l02418"></a>02418 <span class="preprocessor">#define IXGBE_ADVTXD_FCOEF_EOF_A     (0x3 &lt;&lt; 10)      </span><span class="comment">/* 11: EOFa */</span>
<a name="l02419"></a>02419 <span class="preprocessor">#define IXGBE_ADVTXD_L4LEN_SHIFT     8  </span><span class="comment">/* Adv ctxt L4LEN shift */</span>
<a name="l02420"></a>02420 <span class="preprocessor">#define IXGBE_ADVTXD_MSS_SHIFT       16  </span><span class="comment">/* Adv ctxt MSS shift */</span>
<a name="l02421"></a>02421 
<a name="l02422"></a>02422 <span class="comment">/* Autonegotiation advertised speeds */</span>
<a name="l02423"></a>02423 <span class="keyword">typedef</span> u32 ixgbe_autoneg_advertised;
<a name="l02424"></a>02424 <span class="comment">/* Link speed */</span>
<a name="l02425"></a>02425 <span class="keyword">typedef</span> u32 ixgbe_link_speed;
<a name="l02426"></a>02426 <span class="preprocessor">#define IXGBE_LINK_SPEED_UNKNOWN   0</span>
<a name="l02427"></a>02427 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_LINK_SPEED_100_FULL  0x0008</span>
<a name="l02428"></a>02428 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_LINK_SPEED_1GB_FULL  0x0020</span>
<a name="l02429"></a>02429 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_LINK_SPEED_10GB_FULL 0x0080</span>
<a name="l02430"></a>02430 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_LINK_SPEED_82598_AUTONEG (IXGBE_LINK_SPEED_1GB_FULL | \</span>
<a name="l02431"></a>02431 <span class="preprocessor">                                        IXGBE_LINK_SPEED_10GB_FULL)</span>
<a name="l02432"></a>02432 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_LINK_SPEED_82599_AUTONEG (IXGBE_LINK_SPEED_100_FULL | \</span>
<a name="l02433"></a>02433 <span class="preprocessor">                                        IXGBE_LINK_SPEED_1GB_FULL | \</span>
<a name="l02434"></a>02434 <span class="preprocessor">                                        IXGBE_LINK_SPEED_10GB_FULL)</span>
<a name="l02435"></a>02435 <span class="preprocessor"></span>
<a name="l02436"></a>02436 
<a name="l02437"></a>02437 <span class="comment">/* Physical layer type */</span>
<a name="l02438"></a>02438 <span class="keyword">typedef</span> u32 ixgbe_physical_layer;
<a name="l02439"></a>02439 <span class="preprocessor">#define IXGBE_PHYSICAL_LAYER_UNKNOWN      0</span>
<a name="l02440"></a>02440 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_PHYSICAL_LAYER_10GBASE_T    0x0001</span>
<a name="l02441"></a>02441 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_PHYSICAL_LAYER_1000BASE_T   0x0002</span>
<a name="l02442"></a>02442 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_PHYSICAL_LAYER_100BASE_TX   0x0004</span>
<a name="l02443"></a>02443 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_PHYSICAL_LAYER_SFP_PLUS_CU  0x0008</span>
<a name="l02444"></a>02444 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_PHYSICAL_LAYER_10GBASE_LR   0x0010</span>
<a name="l02445"></a>02445 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_PHYSICAL_LAYER_10GBASE_LRM  0x0020</span>
<a name="l02446"></a>02446 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_PHYSICAL_LAYER_10GBASE_SR   0x0040</span>
<a name="l02447"></a>02447 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_PHYSICAL_LAYER_10GBASE_KX4  0x0080</span>
<a name="l02448"></a>02448 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_PHYSICAL_LAYER_10GBASE_CX4  0x0100</span>
<a name="l02449"></a>02449 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_PHYSICAL_LAYER_1000BASE_KX  0x0200</span>
<a name="l02450"></a>02450 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_PHYSICAL_LAYER_1000BASE_BX  0x0400</span>
<a name="l02451"></a>02451 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_PHYSICAL_LAYER_10GBASE_KR   0x0800</span>
<a name="l02452"></a>02452 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_PHYSICAL_LAYER_10GBASE_XAUI 0x1000</span>
<a name="l02453"></a>02453 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_PHYSICAL_LAYER_SFP_ACTIVE_DA 0x2000</span>
<a name="l02454"></a>02454 <span class="preprocessor"></span>
<a name="l02455"></a>02455 <span class="comment">/* Flow Control Macros */</span>
<a name="l02456"></a>02456 <span class="preprocessor">#define PAUSE_RTT   8</span>
<a name="l02457"></a>02457 <span class="preprocessor"></span><span class="preprocessor">#define PAUSE_MTU(MTU)  ((MTU + 1024 - 1) / 1024)</span>
<a name="l02458"></a>02458 <span class="preprocessor"></span>
<a name="l02459"></a>02459 <span class="preprocessor">#define FC_HIGH_WATER(MTU) ((((PAUSE_RTT + PAUSE_MTU(MTU)) * 144) + 99) / 100 +\</span>
<a name="l02460"></a>02460 <span class="preprocessor">                PAUSE_MTU(MTU))</span>
<a name="l02461"></a>02461 <span class="preprocessor"></span><span class="preprocessor">#define FC_LOW_WATER(MTU)  (2 * (2 * PAUSE_MTU(MTU) + PAUSE_RTT))</span>
<a name="l02462"></a>02462 <span class="preprocessor"></span>
<a name="l02463"></a>02463 <span class="comment">/* Software ATR hash keys */</span>
<a name="l02464"></a>02464 <span class="preprocessor">#define IXGBE_ATR_BUCKET_HASH_KEY    0x3DAD14E2</span>
<a name="l02465"></a>02465 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_ATR_SIGNATURE_HASH_KEY 0x174D3614</span>
<a name="l02466"></a>02466 <span class="preprocessor"></span>
<a name="l02467"></a>02467 <span class="comment">/* Software ATR input stream values and masks */</span>
<a name="l02468"></a>02468 <span class="preprocessor">#define IXGBE_ATR_HASH_MASK     0x7fff</span>
<a name="l02469"></a>02469 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_ATR_L4TYPE_MASK      0x3</span>
<a name="l02470"></a>02470 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_ATR_L4TYPE_UDP       0x1</span>
<a name="l02471"></a>02471 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_ATR_L4TYPE_TCP       0x2</span>
<a name="l02472"></a>02472 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_ATR_L4TYPE_SCTP      0x3</span>
<a name="l02473"></a>02473 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_ATR_L4TYPE_IPV6_MASK 0x4</span>
<a name="l02474"></a>02474 <span class="preprocessor"></span><span class="keyword">enum</span> ixgbe_atr_flow_type {
<a name="l02475"></a>02475     IXGBE_ATR_FLOW_TYPE_IPV4   = 0x0,
<a name="l02476"></a>02476     IXGBE_ATR_FLOW_TYPE_UDPV4  = 0x1,
<a name="l02477"></a>02477     IXGBE_ATR_FLOW_TYPE_TCPV4  = 0x2,
<a name="l02478"></a>02478     IXGBE_ATR_FLOW_TYPE_SCTPV4 = 0x3,
<a name="l02479"></a>02479     IXGBE_ATR_FLOW_TYPE_IPV6   = 0x4,
<a name="l02480"></a>02480     IXGBE_ATR_FLOW_TYPE_UDPV6  = 0x5,
<a name="l02481"></a>02481     IXGBE_ATR_FLOW_TYPE_TCPV6  = 0x6,
<a name="l02482"></a>02482     IXGBE_ATR_FLOW_TYPE_SCTPV6 = 0x7,
<a name="l02483"></a>02483 };
<a name="l02484"></a>02484 
<a name="l02485"></a>02485 <span class="comment">/* Flow Director ATR input struct. */</span>
<a name="l02486"></a>02486 <span class="keyword">union </span><a class="code" href="unionixgbe__atr__input.html">ixgbe_atr_input</a> {
<a name="l02487"></a>02487     <span class="comment">/*</span>
<a name="l02488"></a>02488 <span class="comment">     * Byte layout in order, all values with MSB first:</span>
<a name="l02489"></a>02489 <span class="comment">     *</span>
<a name="l02490"></a>02490 <span class="comment">     * vm_pool    - 1 byte</span>
<a name="l02491"></a>02491 <span class="comment">     * flow_type  - 1 byte</span>
<a name="l02492"></a>02492 <span class="comment">     * vlan_id    - 2 bytes</span>
<a name="l02493"></a>02493 <span class="comment">     * src_ip     - 16 bytes</span>
<a name="l02494"></a>02494 <span class="comment">     * dst_ip     - 16 bytes</span>
<a name="l02495"></a>02495 <span class="comment">     * src_port   - 2 bytes</span>
<a name="l02496"></a>02496 <span class="comment">     * dst_port   - 2 bytes</span>
<a name="l02497"></a>02497 <span class="comment">     * flex_bytes - 2 bytes</span>
<a name="l02498"></a>02498 <span class="comment">     * bkt_hash   - 2 bytes</span>
<a name="l02499"></a>02499 <span class="comment">     */</span>
<a name="l02500"></a>02500     <span class="keyword">struct </span>{
<a name="l02501"></a>02501         u8     vm_pool;
<a name="l02502"></a>02502         u8     flow_type;
<a name="l02503"></a>02503         __be16 vlan_id;
<a name="l02504"></a>02504         __be32 dst_ip[4];
<a name="l02505"></a>02505         __be32 src_ip[4];
<a name="l02506"></a>02506         __be16 src_port;
<a name="l02507"></a>02507         __be16 dst_port;
<a name="l02508"></a>02508         __be16 flex_bytes;
<a name="l02509"></a>02509         __be16 bkt_hash;
<a name="l02510"></a>02510     } formatted;
<a name="l02511"></a>02511     __be32 dword_stream[11];
<a name="l02512"></a>02512 };
<a name="l02513"></a>02513 
<a name="l02514"></a>02514 <span class="comment">/* Flow Director compressed ATR hash input struct */</span>
<a name="l02515"></a><a class="code" href="unionixgbe__atr__hash__dword.html">02515</a> <span class="keyword">union </span><a class="code" href="unionixgbe__atr__hash__dword.html">ixgbe_atr_hash_dword</a> {
<a name="l02516"></a>02516     <span class="keyword">struct </span>{
<a name="l02517"></a>02517         u8 vm_pool;
<a name="l02518"></a>02518         u8 flow_type;
<a name="l02519"></a>02519         __be16 vlan_id;
<a name="l02520"></a>02520     } formatted;
<a name="l02521"></a>02521     __be32 <a class="code" href="structip.html">ip</a>;
<a name="l02522"></a>02522     <span class="keyword">struct </span>{
<a name="l02523"></a>02523         __be16 src;
<a name="l02524"></a>02524         __be16 dst;
<a name="l02525"></a>02525     } port;
<a name="l02526"></a>02526     __be16 flex_bytes;
<a name="l02527"></a>02527     __be32 dword;
<a name="l02528"></a>02528 };
<a name="l02529"></a>02529 
<a name="l02530"></a>02530 
<a name="l02531"></a>02531 <span class="comment">/*</span>
<a name="l02532"></a>02532 <span class="comment"> * Unavailable: The FCoE Boot Option ROM is not present in the flash.</span>
<a name="l02533"></a>02533 <span class="comment"> * Disabled: Present; boot order is not set for any targets on the port.</span>
<a name="l02534"></a>02534 <span class="comment"> * Enabled: Present; boot order is set for at least one target on the port.</span>
<a name="l02535"></a>02535 <span class="comment"> */</span>
<a name="l02536"></a>02536 <span class="keyword">enum</span> ixgbe_fcoe_boot_status {
<a name="l02537"></a>02537     ixgbe_fcoe_bootstatus_disabled        = 0,
<a name="l02538"></a>02538     ixgbe_fcoe_bootstatus_enabled         = 1,
<a name="l02539"></a>02539     ixgbe_fcoe_bootstatus_unavailable     = 0xFFFF
<a name="l02540"></a>02540 };
<a name="l02541"></a>02541 
<a name="l02542"></a>02542 <span class="keyword">enum</span> ixgbe_eeprom_type {
<a name="l02543"></a>02543     ixgbe_eeprom_uninitialized = 0,
<a name="l02544"></a>02544     ixgbe_eeprom_spi,
<a name="l02545"></a>02545     ixgbe_flash,
<a name="l02546"></a>02546     ixgbe_eeprom_none <span class="comment">/* No NVM support */</span>
<a name="l02547"></a>02547 };
<a name="l02548"></a>02548 
<a name="l02549"></a>02549 <span class="keyword">enum</span> ixgbe_mac_type {
<a name="l02550"></a>02550     ixgbe_mac_unknown = 0,
<a name="l02551"></a>02551     ixgbe_mac_82598EB,
<a name="l02552"></a>02552     ixgbe_mac_82599EB,
<a name="l02553"></a>02553     ixgbe_mac_X540,
<a name="l02554"></a>02554     ixgbe_num_macs
<a name="l02555"></a>02555 };
<a name="l02556"></a>02556 
<a name="l02557"></a>02557 <span class="keyword">enum</span> ixgbe_phy_type {
<a name="l02558"></a>02558     ixgbe_phy_unknown = 0,
<a name="l02559"></a>02559     ixgbe_phy_none,
<a name="l02560"></a>02560     ixgbe_phy_tn,
<a name="l02561"></a>02561     ixgbe_phy_aq,
<a name="l02562"></a>02562     ixgbe_phy_cu_unknown,
<a name="l02563"></a>02563     ixgbe_phy_qt,
<a name="l02564"></a>02564     ixgbe_phy_xaui,
<a name="l02565"></a>02565     ixgbe_phy_nl,
<a name="l02566"></a>02566     ixgbe_phy_sfp_passive_tyco,
<a name="l02567"></a>02567     ixgbe_phy_sfp_passive_unknown,
<a name="l02568"></a>02568     ixgbe_phy_sfp_active_unknown,
<a name="l02569"></a>02569     ixgbe_phy_sfp_avago,
<a name="l02570"></a>02570     ixgbe_phy_sfp_ftl,
<a name="l02571"></a>02571     ixgbe_phy_sfp_ftl_active,
<a name="l02572"></a>02572     ixgbe_phy_sfp_unknown,
<a name="l02573"></a>02573     ixgbe_phy_sfp_intel,
<a name="l02574"></a>02574     ixgbe_phy_sfp_unsupported, <span class="comment">/*Enforce bit set with unsupported module*/</span>
<a name="l02575"></a>02575     ixgbe_phy_generic
<a name="l02576"></a>02576 };
<a name="l02577"></a>02577 
<a name="l02578"></a>02578 <span class="comment">/*</span>
<a name="l02579"></a>02579 <span class="comment"> * SFP+ module type IDs:</span>
<a name="l02580"></a>02580 <span class="comment"> *</span>
<a name="l02581"></a>02581 <span class="comment"> * ID   Module Type</span>
<a name="l02582"></a>02582 <span class="comment"> * =============</span>
<a name="l02583"></a>02583 <span class="comment"> * 0    SFP_DA_CU</span>
<a name="l02584"></a>02584 <span class="comment"> * 1    SFP_SR</span>
<a name="l02585"></a>02585 <span class="comment"> * 2    SFP_LR</span>
<a name="l02586"></a>02586 <span class="comment"> * 3    SFP_DA_CU_CORE0 - 82599-specific</span>
<a name="l02587"></a>02587 <span class="comment"> * 4    SFP_DA_CU_CORE1 - 82599-specific</span>
<a name="l02588"></a>02588 <span class="comment"> * 5    SFP_SR/LR_CORE0 - 82599-specific</span>
<a name="l02589"></a>02589 <span class="comment"> * 6    SFP_SR/LR_CORE1 - 82599-specific</span>
<a name="l02590"></a>02590 <span class="comment"> */</span>
<a name="l02591"></a>02591 <span class="keyword">enum</span> ixgbe_sfp_type {
<a name="l02592"></a>02592     ixgbe_sfp_type_da_cu = 0,
<a name="l02593"></a>02593     ixgbe_sfp_type_sr = 1,
<a name="l02594"></a>02594     ixgbe_sfp_type_lr = 2,
<a name="l02595"></a>02595     ixgbe_sfp_type_da_cu_core0 = 3,
<a name="l02596"></a>02596     ixgbe_sfp_type_da_cu_core1 = 4,
<a name="l02597"></a>02597     ixgbe_sfp_type_srlr_core0 = 5,
<a name="l02598"></a>02598     ixgbe_sfp_type_srlr_core1 = 6,
<a name="l02599"></a>02599     ixgbe_sfp_type_da_act_lmt_core0 = 7,
<a name="l02600"></a>02600     ixgbe_sfp_type_da_act_lmt_core1 = 8,
<a name="l02601"></a>02601     ixgbe_sfp_type_1g_cu_core0 = 9,
<a name="l02602"></a>02602     ixgbe_sfp_type_1g_cu_core1 = 10,
<a name="l02603"></a>02603     ixgbe_sfp_type_not_present = 0xFFFE,
<a name="l02604"></a>02604     ixgbe_sfp_type_unknown = 0xFFFF
<a name="l02605"></a>02605 };
<a name="l02606"></a>02606 
<a name="l02607"></a>02607 <span class="keyword">enum</span> ixgbe_media_type {
<a name="l02608"></a>02608     ixgbe_media_type_unknown = 0,
<a name="l02609"></a>02609     ixgbe_media_type_fiber,
<a name="l02610"></a>02610     ixgbe_media_type_copper,
<a name="l02611"></a>02611     ixgbe_media_type_backplane,
<a name="l02612"></a>02612     ixgbe_media_type_cx4,
<a name="l02613"></a>02613     ixgbe_media_type_virtual
<a name="l02614"></a>02614 };
<a name="l02615"></a>02615 
<a name="l02616"></a>02616 <span class="comment">/* Flow Control Settings */</span>
<a name="l02617"></a>02617 <span class="keyword">enum</span> ixgbe_fc_mode {
<a name="l02618"></a>02618     ixgbe_fc_none = 0,
<a name="l02619"></a>02619     ixgbe_fc_rx_pause,
<a name="l02620"></a>02620     ixgbe_fc_tx_pause,
<a name="l02621"></a>02621     ixgbe_fc_full,
<a name="l02622"></a>02622 <span class="preprocessor">#ifdef CONFIG_DCB</span>
<a name="l02623"></a>02623 <span class="preprocessor"></span>    ixgbe_fc_pfc,
<a name="l02624"></a>02624 <span class="preprocessor">#endif</span>
<a name="l02625"></a>02625 <span class="preprocessor"></span>    ixgbe_fc_default
<a name="l02626"></a>02626 };
<a name="l02627"></a>02627 
<a name="l02628"></a>02628 <span class="comment">/* Smart Speed Settings */</span>
<a name="l02629"></a>02629 <span class="preprocessor">#define IXGBE_SMARTSPEED_MAX_RETRIES    3</span>
<a name="l02630"></a>02630 <span class="preprocessor"></span><span class="keyword">enum</span> ixgbe_smart_speed {
<a name="l02631"></a>02631     ixgbe_smart_speed_auto = 0,
<a name="l02632"></a>02632     ixgbe_smart_speed_on,
<a name="l02633"></a>02633     ixgbe_smart_speed_off
<a name="l02634"></a>02634 };
<a name="l02635"></a>02635 
<a name="l02636"></a>02636 <span class="comment">/* PCI bus types */</span>
<a name="l02637"></a>02637 <span class="keyword">enum</span> ixgbe_bus_type {
<a name="l02638"></a>02638     ixgbe_bus_type_unknown = 0,
<a name="l02639"></a>02639     ixgbe_bus_type_pci,
<a name="l02640"></a>02640     ixgbe_bus_type_pcix,
<a name="l02641"></a>02641     ixgbe_bus_type_pci_express,
<a name="l02642"></a>02642     ixgbe_bus_type_reserved
<a name="l02643"></a>02643 };
<a name="l02644"></a>02644 
<a name="l02645"></a>02645 <span class="comment">/* PCI bus speeds */</span>
<a name="l02646"></a>02646 <span class="keyword">enum</span> ixgbe_bus_speed {
<a name="l02647"></a>02647     ixgbe_bus_speed_unknown = 0,
<a name="l02648"></a>02648     ixgbe_bus_speed_33      = 33,
<a name="l02649"></a>02649     ixgbe_bus_speed_66      = 66,
<a name="l02650"></a>02650     ixgbe_bus_speed_100     = 100,
<a name="l02651"></a>02651     ixgbe_bus_speed_120     = 120,
<a name="l02652"></a>02652     ixgbe_bus_speed_133     = 133,
<a name="l02653"></a>02653     ixgbe_bus_speed_2500    = 2500,
<a name="l02654"></a>02654     ixgbe_bus_speed_5000    = 5000,
<a name="l02655"></a>02655     ixgbe_bus_speed_reserved
<a name="l02656"></a>02656 };
<a name="l02657"></a>02657 
<a name="l02658"></a>02658 <span class="comment">/* PCI bus widths */</span>
<a name="l02659"></a>02659 <span class="keyword">enum</span> ixgbe_bus_width {
<a name="l02660"></a>02660     ixgbe_bus_width_unknown = 0,
<a name="l02661"></a>02661     ixgbe_bus_width_pcie_x1 = 1,
<a name="l02662"></a>02662     ixgbe_bus_width_pcie_x2 = 2,
<a name="l02663"></a>02663     ixgbe_bus_width_pcie_x4 = 4,
<a name="l02664"></a>02664     ixgbe_bus_width_pcie_x8 = 8,
<a name="l02665"></a>02665     ixgbe_bus_width_32      = 32,
<a name="l02666"></a>02666     ixgbe_bus_width_64      = 64,
<a name="l02667"></a>02667     ixgbe_bus_width_reserved
<a name="l02668"></a>02668 };
<a name="l02669"></a>02669 
<a name="l02670"></a>02670 <span class="keyword">struct </span><a class="code" href="structixgbe__addr__filter__info.html">ixgbe_addr_filter_info</a> {
<a name="l02671"></a>02671     u32 num_mc_addrs;
<a name="l02672"></a>02672     u32 rar_used_count;
<a name="l02673"></a>02673     u32 mta_in_use;
<a name="l02674"></a>02674     u32 overflow_promisc;
<a name="l02675"></a>02675     <span class="keywordtype">bool</span> user_set_promisc;
<a name="l02676"></a>02676 };
<a name="l02677"></a>02677 
<a name="l02678"></a>02678 <span class="comment">/* Bus parameters */</span>
<a name="l02679"></a>02679 <span class="keyword">struct </span><a class="code" href="structixgbe__bus__info.html">ixgbe_bus_info</a> {
<a name="l02680"></a>02680     <span class="keyword">enum</span> ixgbe_bus_speed speed;
<a name="l02681"></a>02681     <span class="keyword">enum</span> ixgbe_bus_width width;
<a name="l02682"></a>02682     <span class="keyword">enum</span> ixgbe_bus_type type;
<a name="l02683"></a>02683 
<a name="l02684"></a>02684     u16 func;
<a name="l02685"></a>02685     u16 lan_id;
<a name="l02686"></a>02686 };
<a name="l02687"></a>02687 
<a name="l02688"></a>02688 <span class="comment">/* Flow control parameters */</span>
<a name="l02689"></a>02689 <span class="keyword">struct </span><a class="code" href="structixgbe__fc__info.html">ixgbe_fc_info</a> {
<a name="l02690"></a>02690     u32 high_water; <span class="comment">/* Flow Control High-water */</span>
<a name="l02691"></a>02691     u32 low_water; <span class="comment">/* Flow Control Low-water */</span>
<a name="l02692"></a>02692     u16 pause_time; <span class="comment">/* Flow Control Pause timer */</span>
<a name="l02693"></a>02693     <span class="keywordtype">bool</span> send_xon; <span class="comment">/* Flow control send XON */</span>
<a name="l02694"></a>02694     <span class="keywordtype">bool</span> strict_ieee; <span class="comment">/* Strict IEEE mode */</span>
<a name="l02695"></a>02695     <span class="keywordtype">bool</span> disable_fc_autoneg; <span class="comment">/* Do not autonegotiate FC */</span>
<a name="l02696"></a>02696     <span class="keywordtype">bool</span> fc_was_autonegged; <span class="comment">/* Is current_mode the result of autonegging? */</span>
<a name="l02697"></a>02697     <span class="keyword">enum</span> ixgbe_fc_mode current_mode; <span class="comment">/* FC mode in effect */</span>
<a name="l02698"></a>02698     <span class="keyword">enum</span> ixgbe_fc_mode requested_mode; <span class="comment">/* FC mode requested by caller */</span>
<a name="l02699"></a>02699 };
<a name="l02700"></a>02700 
<a name="l02701"></a>02701 <span class="comment">/* Statistics counters collected by the MAC */</span>
<a name="l02702"></a>02702 <span class="keyword">struct </span><a class="code" href="structixgbe__hw__stats.html">ixgbe_hw_stats</a> {
<a name="l02703"></a>02703     u64 crcerrs;
<a name="l02704"></a>02704     u64 illerrc;
<a name="l02705"></a>02705     u64 errbc;
<a name="l02706"></a>02706     u64 mspdc;
<a name="l02707"></a>02707     u64 mpctotal;
<a name="l02708"></a>02708     u64 mpc[8];
<a name="l02709"></a>02709     u64 mlfc;
<a name="l02710"></a>02710     u64 mrfc;
<a name="l02711"></a>02711     u64 rlec;
<a name="l02712"></a>02712     u64 lxontxc;
<a name="l02713"></a>02713     u64 lxonrxc;
<a name="l02714"></a>02714     u64 lxofftxc;
<a name="l02715"></a>02715     u64 lxoffrxc;
<a name="l02716"></a>02716     u64 pxontxc[8];
<a name="l02717"></a>02717     u64 pxonrxc[8];
<a name="l02718"></a>02718     u64 pxofftxc[8];
<a name="l02719"></a>02719     u64 pxoffrxc[8];
<a name="l02720"></a>02720     u64 prc64;
<a name="l02721"></a>02721     u64 prc127;
<a name="l02722"></a>02722     u64 prc255;
<a name="l02723"></a>02723     u64 prc511;
<a name="l02724"></a>02724     u64 prc1023;
<a name="l02725"></a>02725     u64 prc1522;
<a name="l02726"></a>02726     u64 gprc;
<a name="l02727"></a>02727     u64 bprc;
<a name="l02728"></a>02728     u64 mprc;
<a name="l02729"></a>02729     u64 gptc;
<a name="l02730"></a>02730     u64 gorc;
<a name="l02731"></a>02731     u64 gotc;
<a name="l02732"></a>02732     u64 rnbc[8];
<a name="l02733"></a>02733     u64 ruc;
<a name="l02734"></a>02734     u64 rfc;
<a name="l02735"></a>02735     u64 roc;
<a name="l02736"></a>02736     u64 rjc;
<a name="l02737"></a>02737     u64 mngprc;
<a name="l02738"></a>02738     u64 mngpdc;
<a name="l02739"></a>02739     u64 mngptc;
<a name="l02740"></a>02740     u64 tor;
<a name="l02741"></a>02741     u64 tpr;
<a name="l02742"></a>02742     u64 tpt;
<a name="l02743"></a>02743     u64 ptc64;
<a name="l02744"></a>02744     u64 ptc127;
<a name="l02745"></a>02745     u64 ptc255;
<a name="l02746"></a>02746     u64 ptc511;
<a name="l02747"></a>02747     u64 ptc1023;
<a name="l02748"></a>02748     u64 ptc1522;
<a name="l02749"></a>02749     u64 mptc;
<a name="l02750"></a>02750     u64 bptc;
<a name="l02751"></a>02751     u64 xec;
<a name="l02752"></a>02752     u64 qprc[16];
<a name="l02753"></a>02753     u64 qptc[16];
<a name="l02754"></a>02754     u64 qbrc[16];
<a name="l02755"></a>02755     u64 qbtc[16];
<a name="l02756"></a>02756     u64 qprdc[16];
<a name="l02757"></a>02757     u64 pxon2offc[8];
<a name="l02758"></a>02758     u64 fdirustat_add;
<a name="l02759"></a>02759     u64 fdirustat_remove;
<a name="l02760"></a>02760     u64 fdirfstat_fadd;
<a name="l02761"></a>02761     u64 fdirfstat_fremove;
<a name="l02762"></a>02762     u64 fdirmatch;
<a name="l02763"></a>02763     u64 fdirmiss;
<a name="l02764"></a>02764     u64 fccrc;
<a name="l02765"></a>02765     u64 fclast;
<a name="l02766"></a>02766     u64 fcoerpdc;
<a name="l02767"></a>02767     u64 fcoeprc;
<a name="l02768"></a>02768     u64 fcoeptc;
<a name="l02769"></a>02769     u64 fcoedwrc;
<a name="l02770"></a>02770     u64 fcoedwtc;
<a name="l02771"></a>02771     u64 ldpcec;
<a name="l02772"></a>02772     u64 pcrc8ec;
<a name="l02773"></a>02773     u64 b2ospc;
<a name="l02774"></a>02774     u64 b2ogprc;
<a name="l02775"></a>02775     u64 o2bgptc;
<a name="l02776"></a>02776     u64 o2bspc;
<a name="l02777"></a>02777 };
<a name="l02778"></a>02778 
<a name="l02779"></a>02779 <span class="comment">/* forward declaration */</span>
<a name="l02780"></a>02780 <span class="keyword">struct </span><a class="code" href="structixgbe__hw.html">ixgbe_hw</a>;
<a name="l02781"></a>02781 
<a name="l02782"></a>02782 <span class="comment">/* iterator type for walking multicast address lists */</span>
<a name="l02783"></a>02783 <span class="keyword">typedef</span> u8* (*ixgbe_mc_addr_itr) (<span class="keyword">struct </span><a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *hw, u8 **mc_addr_ptr,
<a name="l02784"></a>02784                                   u32 *vmdq);
<a name="l02785"></a>02785 
<a name="l02786"></a>02786 <span class="comment">/* Function pointer table */</span>
<a name="l02787"></a>02787 <span class="keyword">struct </span><a class="code" href="structixgbe__eeprom__operations.html">ixgbe_eeprom_operations</a> {
<a name="l02788"></a>02788     s32 (*init_params)(<span class="keyword">struct </span><a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *);
<a name="l02789"></a>02789     s32 (*read)(<span class="keyword">struct </span><a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *, u16, u16 *);
<a name="l02790"></a>02790     s32 (*write)(<span class="keyword">struct </span><a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *, u16, u16);
<a name="l02791"></a>02791     s32 (*validate_checksum)(<span class="keyword">struct </span><a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *, u16 *);
<a name="l02792"></a>02792     s32 (*update_checksum)(<span class="keyword">struct </span><a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *);
<a name="l02793"></a>02793     u16 (*calc_checksum)(<span class="keyword">struct </span><a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *);
<a name="l02794"></a>02794 };
<a name="l02795"></a>02795 
<a name="l02796"></a>02796 <span class="keyword">struct </span><a class="code" href="structixgbe__mac__operations.html">ixgbe_mac_operations</a> {
<a name="l02797"></a>02797     s32 (*init_hw)(<span class="keyword">struct </span><a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *);
<a name="l02798"></a>02798     s32 (*reset_hw)(<span class="keyword">struct </span><a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *);
<a name="l02799"></a>02799     s32 (*start_hw)(<span class="keyword">struct </span><a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *);
<a name="l02800"></a>02800     s32 (*clear_hw_cntrs)(<span class="keyword">struct </span><a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *);
<a name="l02801"></a>02801     <span class="keyword">enum</span> ixgbe_media_type (*get_media_type)(<span class="keyword">struct </span><a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *);
<a name="l02802"></a>02802     u32 (*get_supported_physical_layer)(<span class="keyword">struct </span><a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *);
<a name="l02803"></a>02803     s32 (*get_mac_addr)(<span class="keyword">struct </span><a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *, u8 *);
<a name="l02804"></a>02804     s32 (*get_san_mac_addr)(<span class="keyword">struct </span><a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *, u8 *);
<a name="l02805"></a>02805     s32 (*set_san_mac_addr)(<span class="keyword">struct </span><a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *, u8 *);
<a name="l02806"></a>02806     s32 (*get_device_caps)(<span class="keyword">struct </span><a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *, u16 *);
<a name="l02807"></a>02807     s32 (*get_wwn_prefix)(<span class="keyword">struct </span><a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *, u16 *, u16 *);
<a name="l02808"></a>02808     s32 (*get_fcoe_boot_status)(<span class="keyword">struct </span><a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *, u16 *);
<a name="l02809"></a>02809     s32 (*stop_adapter)(<span class="keyword">struct </span><a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *);
<a name="l02810"></a>02810     s32 (*get_bus_info)(<span class="keyword">struct </span><a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *);
<a name="l02811"></a>02811     void (*set_lan_id)(<span class="keyword">struct </span><a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *);
<a name="l02812"></a>02812     s32 (*read_analog_reg8)(<span class="keyword">struct </span><a class="code" href="structixgbe__hw.html">ixgbe_hw</a>*, u32, u8*);
<a name="l02813"></a>02813     s32 (*write_analog_reg8)(<span class="keyword">struct </span><a class="code" href="structixgbe__hw.html">ixgbe_hw</a>*, u32, u8);
<a name="l02814"></a>02814     s32 (*setup_sfp)(<span class="keyword">struct </span><a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *);
<a name="l02815"></a>02815     s32 (*enable_rx_dma)(<span class="keyword">struct </span><a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *, u32);
<a name="l02816"></a>02816     s32 (*acquire_swfw_sync)(<span class="keyword">struct </span><a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *, u16);
<a name="l02817"></a>02817     void (*release_swfw_sync)(<span class="keyword">struct </span><a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *, u16);
<a name="l02818"></a>02818 
<a name="l02819"></a>02819     <span class="comment">/* Link */</span>
<a name="l02820"></a>02820     void (*disable_tx_laser)(<span class="keyword">struct </span><a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *);
<a name="l02821"></a>02821     void (*enable_tx_laser)(<span class="keyword">struct </span><a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *);
<a name="l02822"></a>02822     void (*flap_tx_laser)(<span class="keyword">struct </span><a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *);
<a name="l02823"></a>02823     s32 (*setup_link)(<span class="keyword">struct </span><a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *, ixgbe_link_speed, bool, bool);
<a name="l02824"></a>02824     s32 (*check_link)(<span class="keyword">struct </span><a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *, ixgbe_link_speed *, <span class="keywordtype">bool</span> *, bool);
<a name="l02825"></a>02825     s32 (*get_link_capabilities)(<span class="keyword">struct </span><a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *, ixgbe_link_speed *,
<a name="l02826"></a>02826                                  <span class="keywordtype">bool</span> *);
<a name="l02827"></a>02827 
<a name="l02828"></a>02828     <span class="comment">/* LED */</span>
<a name="l02829"></a>02829     s32 (*led_on)(<span class="keyword">struct </span><a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *, u32);
<a name="l02830"></a>02830     s32 (*led_off)(<span class="keyword">struct </span><a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *, u32);
<a name="l02831"></a>02831     s32 (*blink_led_start)(<span class="keyword">struct </span><a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *, u32);
<a name="l02832"></a>02832     s32 (*blink_led_stop)(<span class="keyword">struct </span><a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *, u32);
<a name="l02833"></a>02833 
<a name="l02834"></a>02834     <span class="comment">/* RAR, Multicast, VLAN */</span>
<a name="l02835"></a>02835     s32 (*set_rar)(<span class="keyword">struct </span><a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *, u32, u8 *, u32, u32);
<a name="l02836"></a>02836     s32 (*clear_rar)(<span class="keyword">struct </span><a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *, u32);
<a name="l02837"></a>02837     s32 (*insert_mac_addr)(<span class="keyword">struct </span><a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *, u8 *, u32);
<a name="l02838"></a>02838     s32 (*set_vmdq)(<span class="keyword">struct </span><a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *, u32, u32);
<a name="l02839"></a>02839     s32 (*clear_vmdq)(<span class="keyword">struct </span><a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *, u32, u32);
<a name="l02840"></a>02840     s32 (*init_rx_addrs)(<span class="keyword">struct </span><a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *);
<a name="l02841"></a>02841     s32 (*update_uc_addr_list)(<span class="keyword">struct </span><a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *, u8 *, u32,
<a name="l02842"></a>02842                                ixgbe_mc_addr_itr);
<a name="l02843"></a>02843     s32 (*update_mc_addr_list)(<span class="keyword">struct </span><a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *, u8 *, u32,
<a name="l02844"></a>02844                                ixgbe_mc_addr_itr);
<a name="l02845"></a>02845     s32 (*enable_mc)(<span class="keyword">struct </span><a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *);
<a name="l02846"></a>02846     s32 (*disable_mc)(<span class="keyword">struct </span><a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *);
<a name="l02847"></a>02847     s32 (*clear_vfta)(<span class="keyword">struct </span><a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *);
<a name="l02848"></a>02848     s32 (*set_vfta)(<span class="keyword">struct </span><a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *, u32, u32, bool);
<a name="l02849"></a>02849     s32 (*init_uta_tables)(<span class="keyword">struct </span><a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *);
<a name="l02850"></a>02850     void (*set_mac_anti_spoofing)(<span class="keyword">struct </span><a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *, bool, int);
<a name="l02851"></a>02851     void (*set_vlan_anti_spoofing)(<span class="keyword">struct </span><a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *, bool, int);
<a name="l02852"></a>02852 
<a name="l02853"></a>02853     <span class="comment">/* Flow Control */</span>
<a name="l02854"></a>02854     s32 (*fc_enable)(<span class="keyword">struct </span><a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *, s32);
<a name="l02855"></a>02855 
<a name="l02856"></a>02856     <span class="comment">/* Manageability interface */</span>
<a name="l02857"></a>02857     s32 (*set_fw_drv_ver)(<span class="keyword">struct </span><a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *, u8, u8, u8, u8);
<a name="l02858"></a>02858 };
<a name="l02859"></a>02859 
<a name="l02860"></a>02860 <span class="keyword">struct </span><a class="code" href="structixgbe__phy__operations.html">ixgbe_phy_operations</a> {
<a name="l02861"></a>02861     s32 (*identify)(<span class="keyword">struct </span><a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *);
<a name="l02862"></a>02862     s32 (*identify_sfp)(<span class="keyword">struct </span><a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *);
<a name="l02863"></a>02863     s32 (*init)(<span class="keyword">struct </span><a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *);
<a name="l02864"></a>02864     s32 (*reset)(<span class="keyword">struct </span><a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *);
<a name="l02865"></a>02865     s32 (*read_reg)(<span class="keyword">struct </span><a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *, u32, u32, u16 *);
<a name="l02866"></a>02866     s32 (*write_reg)(<span class="keyword">struct </span><a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *, u32, u32, u16);
<a name="l02867"></a>02867     s32 (*setup_link)(<span class="keyword">struct </span><a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *);
<a name="l02868"></a>02868     s32 (*setup_link_speed)(<span class="keyword">struct </span><a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *, ixgbe_link_speed, bool,
<a name="l02869"></a>02869                             bool);
<a name="l02870"></a>02870     s32 (*check_link)(<span class="keyword">struct </span><a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *, ixgbe_link_speed *, <span class="keywordtype">bool</span> *);
<a name="l02871"></a>02871     s32 (*get_firmware_version)(<span class="keyword">struct </span><a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *, u16 *);
<a name="l02872"></a>02872     s32 (*read_i2c_byte)(<span class="keyword">struct </span><a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *, u8, u8, u8 *);
<a name="l02873"></a>02873     s32 (*write_i2c_byte)(<span class="keyword">struct </span><a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *, u8, u8, u8);
<a name="l02874"></a>02874     s32 (*read_i2c_eeprom)(<span class="keyword">struct </span><a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *, u8 , u8 *);
<a name="l02875"></a>02875     s32 (*write_i2c_eeprom)(<span class="keyword">struct </span><a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *, u8, u8);
<a name="l02876"></a>02876     void (*i2c_bus_clear)(<span class="keyword">struct </span><a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *);
<a name="l02877"></a>02877     s32 (*check_overtemp)(<span class="keyword">struct </span><a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *);
<a name="l02878"></a>02878 };
<a name="l02879"></a>02879 
<a name="l02880"></a>02880 <span class="keyword">struct </span><a class="code" href="structixgbe__eeprom__info.html">ixgbe_eeprom_info</a> {
<a name="l02881"></a>02881     <span class="keyword">struct </span><a class="code" href="structixgbe__eeprom__operations.html">ixgbe_eeprom_operations</a>  ops;
<a name="l02882"></a>02882     <span class="keyword">enum</span> ixgbe_eeprom_type          type;
<a name="l02883"></a>02883     u32                             semaphore_delay;
<a name="l02884"></a>02884     u16                             word_size;
<a name="l02885"></a>02885     u16                             address_bits;
<a name="l02886"></a>02886 };
<a name="l02887"></a>02887 
<a name="l02888"></a>02888 <span class="preprocessor">#define IXGBE_FLAGS_DOUBLE_RESET_REQUIRED   0x01</span>
<a name="l02889"></a>02889 <span class="preprocessor"></span><span class="keyword">struct </span><a class="code" href="structixgbe__mac__info.html">ixgbe_mac_info</a> {
<a name="l02890"></a>02890     <span class="keyword">struct </span><a class="code" href="structixgbe__mac__operations.html">ixgbe_mac_operations</a>     ops;
<a name="l02891"></a>02891     <span class="keyword">enum</span> ixgbe_mac_type             type;
<a name="l02892"></a>02892     u8                              addr[IXGBE_ETH_LENGTH_OF_ADDRESS];
<a name="l02893"></a>02893     u8                              perm_addr[IXGBE_ETH_LENGTH_OF_ADDRESS];
<a name="l02894"></a>02894     u8                              san_addr[IXGBE_ETH_LENGTH_OF_ADDRESS];
<a name="l02895"></a>02895     <span class="comment">/* prefix for World Wide Node Name (WWNN) */</span>
<a name="l02896"></a>02896     u16                             wwnn_prefix;
<a name="l02897"></a>02897     <span class="comment">/* prefix for World Wide Port Name (WWPN) */</span>
<a name="l02898"></a>02898     u16                             wwpn_prefix;
<a name="l02899"></a>02899 <span class="preprocessor">#define IXGBE_MAX_MTA           128</span>
<a name="l02900"></a>02900 <span class="preprocessor"></span>    u32             mta_shadow[IXGBE_MAX_MTA];
<a name="l02901"></a>02901     s32                             mc_filter_type;
<a name="l02902"></a>02902     u32                             mcft_size;
<a name="l02903"></a>02903     u32                             vft_size;
<a name="l02904"></a>02904     u32                             num_rar_entries;
<a name="l02905"></a>02905     u32                             rar_highwater;
<a name="l02906"></a>02906     u32                             rx_pb_size;
<a name="l02907"></a>02907     u32                             max_tx_queues;
<a name="l02908"></a>02908     u32                             max_rx_queues;
<a name="l02909"></a>02909     u32                             max_msix_vectors;
<a name="l02910"></a>02910     <span class="keywordtype">bool</span>                            msix_vectors_from_pcie;
<a name="l02911"></a>02911     u32                             orig_autoc;
<a name="l02912"></a>02912     <span class="keywordtype">bool</span>                            arc_subsystem_valid;
<a name="l02913"></a>02913     u32                             orig_autoc2;
<a name="l02914"></a>02914     <span class="keywordtype">bool</span>                            orig_link_settings_stored;
<a name="l02915"></a>02915     <span class="keywordtype">bool</span>                            autotry_restart;
<a name="l02916"></a>02916     u8                              flags;
<a name="l02917"></a>02917 };
<a name="l02918"></a>02918 
<a name="l02919"></a>02919 <span class="keyword">struct </span><a class="code" href="structixgbe__phy__info.html">ixgbe_phy_info</a> {
<a name="l02920"></a>02920     <span class="keyword">struct </span><a class="code" href="structixgbe__phy__operations.html">ixgbe_phy_operations</a>     ops;
<a name="l02921"></a>02921     <span class="keyword">enum</span> ixgbe_phy_type             type;
<a name="l02922"></a>02922     u32                             addr;
<a name="l02923"></a>02923     u32                             id;
<a name="l02924"></a>02924     <span class="keyword">enum</span> ixgbe_sfp_type             sfp_type;
<a name="l02925"></a>02925     <span class="keywordtype">bool</span>                            sfp_setup_needed;
<a name="l02926"></a>02926     u32                             revision;
<a name="l02927"></a>02927     <span class="keyword">enum</span> ixgbe_media_type           media_type;
<a name="l02928"></a>02928     <span class="keywordtype">bool</span>                            reset_disable;
<a name="l02929"></a>02929     ixgbe_autoneg_advertised        autoneg_advertised;
<a name="l02930"></a>02930     <span class="keyword">enum</span> ixgbe_smart_speed          smart_speed;
<a name="l02931"></a>02931     <span class="keywordtype">bool</span>                            smart_speed_active;
<a name="l02932"></a>02932     <span class="keywordtype">bool</span>                            multispeed_fiber;
<a name="l02933"></a>02933     <span class="keywordtype">bool</span>                            reset_if_overtemp;
<a name="l02934"></a>02934 };
<a name="l02935"></a>02935 
<a name="l02936"></a>02936 <span class="preprocessor">#include &quot;ixgbe_mbx.h&quot;</span>
<a name="l02937"></a>02937 
<a name="l02938"></a>02938 <span class="keyword">struct </span><a class="code" href="structixgbe__mbx__operations.html">ixgbe_mbx_operations</a> {
<a name="l02939"></a>02939     void (*init_params)(<span class="keyword">struct </span><a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *hw);
<a name="l02940"></a>02940     s32  (*read)(<span class="keyword">struct </span><a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *, u32 *, u16,  u16);
<a name="l02941"></a>02941     s32  (*write)(<span class="keyword">struct </span><a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *, u32 *, u16, u16);
<a name="l02942"></a>02942     s32  (*read_posted)(<span class="keyword">struct </span><a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *, u32 *, u16,  u16);
<a name="l02943"></a>02943     s32  (*write_posted)(<span class="keyword">struct </span><a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *, u32 *, u16, u16);
<a name="l02944"></a>02944     s32  (*check_for_msg)(<span class="keyword">struct </span><a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *, u16);
<a name="l02945"></a>02945     s32  (*check_for_ack)(<span class="keyword">struct </span><a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *, u16);
<a name="l02946"></a>02946     s32  (*check_for_rst)(<span class="keyword">struct </span><a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *, u16);
<a name="l02947"></a>02947 };
<a name="l02948"></a>02948 
<a name="l02949"></a>02949 <span class="keyword">struct </span><a class="code" href="structixgbe__mbx__stats.html">ixgbe_mbx_stats</a> {
<a name="l02950"></a>02950     u32 msgs_tx;
<a name="l02951"></a>02951     u32 msgs_rx;
<a name="l02952"></a>02952 
<a name="l02953"></a>02953     u32 acks;
<a name="l02954"></a>02954     u32 reqs;
<a name="l02955"></a>02955     u32 rsts;
<a name="l02956"></a>02956 };
<a name="l02957"></a>02957 
<a name="l02958"></a>02958 <span class="keyword">struct </span><a class="code" href="structixgbe__mbx__info.html">ixgbe_mbx_info</a> {
<a name="l02959"></a>02959     <span class="keyword">struct </span><a class="code" href="structixgbe__mbx__operations.html">ixgbe_mbx_operations</a> ops;
<a name="l02960"></a>02960     <span class="keyword">struct </span><a class="code" href="structixgbe__mbx__stats.html">ixgbe_mbx_stats</a> stats;
<a name="l02961"></a>02961     u32 timeout;
<a name="l02962"></a>02962     u32 udelay;
<a name="l02963"></a>02963     u32 v2p_mailbox;
<a name="l02964"></a>02964     u16 size;
<a name="l02965"></a>02965 };
<a name="l02966"></a>02966 
<a name="l02967"></a>02967 <span class="keyword">struct </span><a class="code" href="structixgbe__hw.html">ixgbe_hw</a> {
<a name="l02968"></a>02968     u8 __iomem *hw_addr;
<a name="l02969"></a>02969     <span class="keywordtype">void</span>                            *back;
<a name="l02970"></a>02970     <span class="keyword">struct </span><a class="code" href="structixgbe__mac__info.html">ixgbe_mac_info</a>           mac;
<a name="l02971"></a>02971     <span class="keyword">struct </span><a class="code" href="structixgbe__addr__filter__info.html">ixgbe_addr_filter_info</a>   addr_ctrl;
<a name="l02972"></a>02972     <span class="keyword">struct </span><a class="code" href="structixgbe__fc__info.html">ixgbe_fc_info</a>            fc;
<a name="l02973"></a>02973     <span class="keyword">struct </span><a class="code" href="structixgbe__phy__info.html">ixgbe_phy_info</a>           phy;
<a name="l02974"></a>02974     <span class="keyword">struct </span><a class="code" href="structixgbe__eeprom__info.html">ixgbe_eeprom_info</a>        eeprom;
<a name="l02975"></a>02975     <span class="keyword">struct </span><a class="code" href="structixgbe__bus__info.html">ixgbe_bus_info</a>           bus;
<a name="l02976"></a>02976     <span class="keyword">struct </span><a class="code" href="structixgbe__mbx__info.html">ixgbe_mbx_info</a>           mbx;
<a name="l02977"></a>02977     u16                             device_id;
<a name="l02978"></a>02978     u16                             vendor_id;
<a name="l02979"></a>02979     u16                             subsystem_device_id;
<a name="l02980"></a>02980     u16                             subsystem_vendor_id;
<a name="l02981"></a>02981     u8                              revision_id;
<a name="l02982"></a>02982     <span class="keywordtype">bool</span>                            adapter_stopped;
<a name="l02983"></a>02983     <span class="keywordtype">bool</span>                            force_full_reset;
<a name="l02984"></a>02984 };
<a name="l02985"></a>02985 
<a name="l02986"></a>02986 <span class="preprocessor">#define ixgbe_call_func(hw, func, params, error) \</span>
<a name="l02987"></a>02987 <span class="preprocessor">                (func != NULL) ? func params : error</span>
<a name="l02988"></a>02988 <span class="preprocessor"></span>
<a name="l02989"></a>02989 
<a name="l02990"></a>02990 <span class="comment">/* Error Codes */</span>
<a name="l02991"></a>02991 <span class="preprocessor">#define IXGBE_ERR_EEPROM                        -1</span>
<a name="l02992"></a>02992 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_ERR_EEPROM_CHECKSUM               -2</span>
<a name="l02993"></a>02993 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_ERR_PHY                           -3</span>
<a name="l02994"></a>02994 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_ERR_CONFIG                        -4</span>
<a name="l02995"></a>02995 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_ERR_PARAM                         -5</span>
<a name="l02996"></a>02996 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_ERR_MAC_TYPE                      -6</span>
<a name="l02997"></a>02997 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_ERR_UNKNOWN_PHY                   -7</span>
<a name="l02998"></a>02998 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_ERR_LINK_SETUP                    -8</span>
<a name="l02999"></a>02999 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_ERR_ADAPTER_STOPPED               -9</span>
<a name="l03000"></a>03000 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_ERR_INVALID_MAC_ADDR              -10</span>
<a name="l03001"></a>03001 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_ERR_DEVICE_NOT_SUPPORTED          -11</span>
<a name="l03002"></a>03002 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_ERR_MASTER_REQUESTS_PENDING       -12</span>
<a name="l03003"></a>03003 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_ERR_INVALID_LINK_SETTINGS         -13</span>
<a name="l03004"></a>03004 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_ERR_AUTONEG_NOT_COMPLETE          -14</span>
<a name="l03005"></a>03005 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_ERR_RESET_FAILED                  -15</span>
<a name="l03006"></a>03006 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_ERR_SWFW_SYNC                     -16</span>
<a name="l03007"></a>03007 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_ERR_PHY_ADDR_INVALID              -17</span>
<a name="l03008"></a>03008 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_ERR_I2C                           -18</span>
<a name="l03009"></a>03009 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_ERR_SFP_NOT_SUPPORTED             -19</span>
<a name="l03010"></a>03010 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_ERR_SFP_NOT_PRESENT               -20</span>
<a name="l03011"></a>03011 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_ERR_SFP_NO_INIT_SEQ_PRESENT       -21</span>
<a name="l03012"></a>03012 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_ERR_NO_SAN_ADDR_PTR               -22</span>
<a name="l03013"></a>03013 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_ERR_FDIR_REINIT_FAILED            -23</span>
<a name="l03014"></a>03014 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_ERR_EEPROM_VERSION                -24</span>
<a name="l03015"></a>03015 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_ERR_NO_SPACE                      -25</span>
<a name="l03016"></a>03016 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_ERR_OVERTEMP                      -26</span>
<a name="l03017"></a>03017 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_ERR_FC_NOT_NEGOTIATED             -27</span>
<a name="l03018"></a>03018 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_ERR_FC_NOT_SUPPORTED              -28</span>
<a name="l03019"></a>03019 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_ERR_FLOW_CONTROL                  -29</span>
<a name="l03020"></a>03020 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_ERR_SFP_SETUP_NOT_COMPLETE        -30</span>
<a name="l03021"></a>03021 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_ERR_PBA_SECTION                   -31</span>
<a name="l03022"></a>03022 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_ERR_INVALID_ARGUMENT              -32</span>
<a name="l03023"></a>03023 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_ERR_HOST_INTERFACE_COMMAND        -33</span>
<a name="l03024"></a>03024 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_NOT_IMPLEMENTED                   0x7FFFFFFF</span>
<a name="l03025"></a>03025 <span class="preprocessor"></span>
<a name="l03026"></a>03026 <span class="preprocessor">#define UNREFERENCED_XPARAMETER</span>
<a name="l03027"></a>03027 <span class="preprocessor"></span>
<a name="l03028"></a>03028 <span class="preprocessor">#endif </span><span class="comment">/* _IXGBE_TYPE_H_ */</span>
</pre></div></div>
</div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Classes</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Variables</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<hr class="footer"/><address class="footer"><small>Generated on Wed Sep 28 2011 14:20:29 for Mark6 by&#160;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.7.4 </small></address>
</body>
</html>
