Analysis & Elaboration report for CPUVectorial
Mon Nov 23 15:07:57 2020
Quartus Prime Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Elaboration Summary
  3. Parallel Compilation
  4. Parameter Settings for User Entity Instance: ProyectMain:MAIN
  5. Parameter Settings for User Entity Instance: ProyectMain:MAIN|CPUVEC:cpuVec
  6. Parameter Settings for User Entity Instance: ProyectMain:MAIN|CPUVEC:cpuVec|DataPath:datapath
  7. Parameter Settings for User Entity Instance: ProyectMain:MAIN|CPUVEC:cpuVec|DataPath:datapath|Fetch:fetch|n_bit_register:reg_pc
  8. Parameter Settings for User Entity Instance: ProyectMain:MAIN|CPUVEC:cpuVec|DataPath:datapath|FetchPipe:fetchPipe
  9. Parameter Settings for User Entity Instance: ProyectMain:MAIN|CPUVEC:cpuVec|DataPath:datapath|Decode:decode
 10. Parameter Settings for User Entity Instance: ProyectMain:MAIN|CPUVEC:cpuVec|DataPath:datapath|Decode:decode|n_bit_mux:ra1_mux
 11. Parameter Settings for User Entity Instance: ProyectMain:MAIN|CPUVEC:cpuVec|DataPath:datapath|Decode:decode|n_bit_mux:ra2_mux
 12. Parameter Settings for User Entity Instance: ProyectMain:MAIN|CPUVEC:cpuVec|DataPath:datapath|Decode:decode|VecRegFile:registerFile
 13. Parameter Settings for User Entity Instance: ProyectMain:MAIN|CPUVEC:cpuVec|DataPath:datapath|Decode:decode|extendUnit:extend
 14. Parameter Settings for User Entity Instance: ProyectMain:MAIN|CPUVEC:cpuVec|DataPath:datapath|DecodePipe:decodePipe
 15. Parameter Settings for User Entity Instance: ProyectMain:MAIN|CPUVEC:cpuVec|DataPath:datapath|Execute:execute
 16. Parameter Settings for User Entity Instance: ProyectMain:MAIN|CPUVEC:cpuVec|DataPath:datapath|Execute:execute|VecMux2_1:muxSrcB
 17. Parameter Settings for User Entity Instance: ProyectMain:MAIN|CPUVEC:cpuVec|DataPath:datapath|Execute:execute|VecMux3_1:muxSrcA1
 18. Parameter Settings for User Entity Instance: ProyectMain:MAIN|CPUVEC:cpuVec|DataPath:datapath|Execute:execute|VecMux3_1:muxWDE
 19. Parameter Settings for User Entity Instance: ProyectMain:MAIN|CPUVEC:cpuVec|DataPath:datapath|Execute:execute|VecMux2_1:muxSrcA
 20. Parameter Settings for User Entity Instance: ProyectMain:MAIN|CPUVEC:cpuVec|DataPath:datapath|Execute:execute|VecALU:alu
 21. Parameter Settings for User Entity Instance: ProyectMain:MAIN|CPUVEC:cpuVec|DataPath:datapath|Execute:execute|VecALU:alu|ScalarALU:alu1
 22. Parameter Settings for User Entity Instance: ProyectMain:MAIN|CPUVEC:cpuVec|DataPath:datapath|Execute:execute|VecALU:alu|ScalarALU:alu2
 23. Parameter Settings for User Entity Instance: ProyectMain:MAIN|CPUVEC:cpuVec|DataPath:datapath|Execute:execute|VecALU:alu|ScalarALU:alu3
 24. Parameter Settings for User Entity Instance: ProyectMain:MAIN|CPUVEC:cpuVec|DataPath:datapath|Execute:execute|VecALU:alu|ScalarALU:alu4
 25. Parameter Settings for User Entity Instance: ProyectMain:MAIN|CPUVEC:cpuVec|DataPath:datapath|Execute:execute|VecALU:alu|ScalarALU:alu5
 26. Parameter Settings for User Entity Instance: ProyectMain:MAIN|CPUVEC:cpuVec|DataPath:datapath|Execute:execute|VecALU:alu|ScalarALU:alu6
 27. Parameter Settings for User Entity Instance: ProyectMain:MAIN|CPUVEC:cpuVec|DataPath:datapath|Execute:execute|VecALU:alu|ScalarALU:alu7
 28. Parameter Settings for User Entity Instance: ProyectMain:MAIN|CPUVEC:cpuVec|DataPath:datapath|Execute:execute|VecALU:alu|ScalarALU:alu8
 29. Parameter Settings for User Entity Instance: ProyectMain:MAIN|CPUVEC:cpuVec|DataPath:datapath|Execute:execute|VecALU:alu|ScalarALU:alu9
 30. Parameter Settings for User Entity Instance: ProyectMain:MAIN|CPUVEC:cpuVec|DataPath:datapath|Execute:execute|VecALU:alu|ScalarALU:alu10
 31. Parameter Settings for User Entity Instance: ProyectMain:MAIN|CPUVEC:cpuVec|DataPath:datapath|Execute:execute|VecALU:alu|ScalarALU:alu11
 32. Parameter Settings for User Entity Instance: ProyectMain:MAIN|CPUVEC:cpuVec|DataPath:datapath|Execute:execute|VecALU:alu|ScalarALU:alu12
 33. Parameter Settings for User Entity Instance: ProyectMain:MAIN|CPUVEC:cpuVec|DataPath:datapath|Execute:execute|VecALU:alu|ScalarALU:alu13
 34. Parameter Settings for User Entity Instance: ProyectMain:MAIN|CPUVEC:cpuVec|DataPath:datapath|Execute:execute|VecALU:alu|ScalarALU:alu14
 35. Parameter Settings for User Entity Instance: ProyectMain:MAIN|CPUVEC:cpuVec|DataPath:datapath|Execute:execute|VecALU:alu|ScalarALU:alu15
 36. Parameter Settings for User Entity Instance: ProyectMain:MAIN|CPUVEC:cpuVec|DataPath:datapath|Execute:execute|VecALU:alu|ScalarALU:alu16
 37. Parameter Settings for User Entity Instance: ProyectMain:MAIN|CPUVEC:cpuVec|DataPath:datapath|Execute:execute|VecALU:alu|Duplex:dup
 38. Parameter Settings for User Entity Instance: ProyectMain:MAIN|CPUVEC:cpuVec|DataPath:datapath|Execute:execute|VecALU:alu|VecMux2_1:MUX
 39. Parameter Settings for User Entity Instance: ProyectMain:MAIN|CPUVEC:cpuVec|DataPath:datapath|ExecutePipe:executePipe
 40. Parameter Settings for User Entity Instance: ProyectMain:MAIN|CPUVEC:cpuVec|DataPath:datapath|WriteBackPipe:wbpipe
 41. Parameter Settings for User Entity Instance: ProyectMain:MAIN|CPUVEC:cpuVec|DataPath:datapath|WriteBack:writeback
 42. Parameter Settings for User Entity Instance: ProyectMain:MAIN|CPUVEC:cpuVec|DataPath:datapath|WriteBack:writeback|VecMux2_1:muxWB
 43. Parameter Settings for User Entity Instance: ProyectMain:MAIN|DataMemory:DMEM
 44. Parameter Settings for User Entity Instance: ProyectMain:MAIN|DataMemory:DMEM|LECDataMemory1:MEM1
 45. Parameter Settings for User Entity Instance: ProyectMain:MAIN|DataMemory:DMEM|LECDataMemory2:MEM2
 46. Parameter Settings for User Entity Instance: ProyectMain:MAIN|DataMemory:DMEM|LECDataMemory3:MEM3
 47. Parameter Settings for User Entity Instance: ProyectMain:MAIN|DataMemory:DMEM|LECDataMemory4:MEM4
 48. Parameter Settings for User Entity Instance: ProyectMain:MAIN|DataMemory:DMEM|LECDataMemory5:MEM5
 49. Parameter Settings for User Entity Instance: ProyectMain:MAIN|DataMemory:DMEM|LECDataMemory6:MEM6
 50. Parameter Settings for User Entity Instance: ProyectMain:MAIN|DataMemory:DMEM|LECDataMemory7:MEM7
 51. Parameter Settings for User Entity Instance: ProyectMain:MAIN|DataMemory:DMEM|LECDataMemory8:MEM8
 52. Parameter Settings for User Entity Instance: ProyectMain:MAIN|DataMemory:DMEM|LECDataMemory9:MEM9
 53. Parameter Settings for User Entity Instance: ProyectMain:MAIN|DataMemory:DMEM|LECDataMemory10:MEM10
 54. Parameter Settings for User Entity Instance: ProyectMain:MAIN|DataMemory:DMEM|LECDataMemory11:MEM11
 55. Parameter Settings for User Entity Instance: ProyectMain:MAIN|DataMemory:DMEM|LECDataMemory12:MEM12
 56. Parameter Settings for User Entity Instance: ProyectMain:MAIN|DataMemory:DMEM|LECDataMemory13:MEM13
 57. Parameter Settings for User Entity Instance: ProyectMain:MAIN|DataMemory:DMEM|LECDataMemory14:MEM14
 58. Parameter Settings for User Entity Instance: ProyectMain:MAIN|DataMemory:DMEM|LECDataMemory15:MEM15
 59. Parameter Settings for User Entity Instance: ProyectMain:MAIN|DataMemory:DMEM|LECDataMemory16:MEM16
 60. Parameter Settings for User Entity Instance: ProyectMain:MAIN|DataMemory:DMEM|WRDataMemory:WRMEM
 61. Parameter Settings for User Entity Instance: ProyectMain:MAIN|DataMemory:DMEM|VecMux16_1:MUX
 62. Analysis & Elaboration Settings
 63. Port Connectivity Checks: "ProyectMain:MAIN|DataMemory:DMEM|WRDataMemory:WRMEM|calcdir:CALC"
 64. Port Connectivity Checks: "ProyectMain:MAIN|DataMemory:DMEM|WRDataMemory:WRMEM"
 65. Port Connectivity Checks: "ProyectMain:MAIN|CPUVEC:cpuVec|DataPath:datapath|WriteBackPipe:wbpipe"
 66. Port Connectivity Checks: "ProyectMain:MAIN|CPUVEC:cpuVec|DataPath:datapath|ExecutePipe:executePipe"
 67. Port Connectivity Checks: "ProyectMain:MAIN|CPUVEC:cpuVec|DataPath:datapath|Execute:execute|VecALU:alu|ScalarALU:alu16"
 68. Port Connectivity Checks: "ProyectMain:MAIN|CPUVEC:cpuVec|DataPath:datapath|Execute:execute|VecALU:alu|ScalarALU:alu15"
 69. Port Connectivity Checks: "ProyectMain:MAIN|CPUVEC:cpuVec|DataPath:datapath|Execute:execute|VecALU:alu|ScalarALU:alu14"
 70. Port Connectivity Checks: "ProyectMain:MAIN|CPUVEC:cpuVec|DataPath:datapath|Execute:execute|VecALU:alu|ScalarALU:alu13"
 71. Port Connectivity Checks: "ProyectMain:MAIN|CPUVEC:cpuVec|DataPath:datapath|Execute:execute|VecALU:alu|ScalarALU:alu12"
 72. Port Connectivity Checks: "ProyectMain:MAIN|CPUVEC:cpuVec|DataPath:datapath|Execute:execute|VecALU:alu|ScalarALU:alu11"
 73. Port Connectivity Checks: "ProyectMain:MAIN|CPUVEC:cpuVec|DataPath:datapath|Execute:execute|VecALU:alu|ScalarALU:alu10"
 74. Port Connectivity Checks: "ProyectMain:MAIN|CPUVEC:cpuVec|DataPath:datapath|Execute:execute|VecALU:alu|ScalarALU:alu9"
 75. Port Connectivity Checks: "ProyectMain:MAIN|CPUVEC:cpuVec|DataPath:datapath|Execute:execute|VecALU:alu|ScalarALU:alu8"
 76. Port Connectivity Checks: "ProyectMain:MAIN|CPUVEC:cpuVec|DataPath:datapath|Execute:execute|VecALU:alu|ScalarALU:alu7"
 77. Port Connectivity Checks: "ProyectMain:MAIN|CPUVEC:cpuVec|DataPath:datapath|Execute:execute|VecALU:alu|ScalarALU:alu6"
 78. Port Connectivity Checks: "ProyectMain:MAIN|CPUVEC:cpuVec|DataPath:datapath|Execute:execute|VecALU:alu|ScalarALU:alu5"
 79. Port Connectivity Checks: "ProyectMain:MAIN|CPUVEC:cpuVec|DataPath:datapath|Execute:execute|VecALU:alu|ScalarALU:alu4"
 80. Port Connectivity Checks: "ProyectMain:MAIN|CPUVEC:cpuVec|DataPath:datapath|Execute:execute|VecALU:alu|ScalarALU:alu3"
 81. Port Connectivity Checks: "ProyectMain:MAIN|CPUVEC:cpuVec|DataPath:datapath|Execute:execute|VecALU:alu|ScalarALU:alu2"
 82. Port Connectivity Checks: "ProyectMain:MAIN|CPUVEC:cpuVec|DataPath:datapath|Execute:execute|VecALU:alu|ScalarALU:alu1"
 83. Port Connectivity Checks: "ProyectMain:MAIN|CPUVEC:cpuVec|DataPath:datapath|Execute:execute|VecMux2_1:muxSrcA"
 84. Port Connectivity Checks: "ProyectMain:MAIN|CPUVEC:cpuVec|DataPath:datapath|Execute:execute|VecMux3_1:muxWDE"
 85. Port Connectivity Checks: "ProyectMain:MAIN|CPUVEC:cpuVec|DataPath:datapath|Execute:execute|VecMux3_1:muxSrcA1"
 86. Port Connectivity Checks: "ProyectMain:MAIN|CPUVEC:cpuVec|DataPath:datapath|DecodePipe:decodePipe"
 87. Port Connectivity Checks: "ProyectMain:MAIN|CPUVEC:cpuVec|DataPath:datapath|Decode:decode|n_bit_mux:ra1_mux"
 88. Port Connectivity Checks: "ProyectMain:MAIN|CPUVEC:cpuVec|DataPath:datapath|FetchPipe:fetchPipe"
 89. Port Connectivity Checks: "ProyectMain:MAIN|CPUVEC:cpuVec|DataPath:datapath"
 90. Port Connectivity Checks: "ProyectMain:MAIN|CPUVEC:cpuVec"
 91. Analysis & Elaboration Messages
 92. Analysis & Elaboration Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Analysis & Elaboration Summary                                              ;
+-------------------------------+---------------------------------------------+
; Analysis & Elaboration Status ; Successful - Mon Nov 23 15:07:57 2020       ;
; Quartus Prime Version         ; 20.1.0 Build 711 06/05/2020 SJ Lite Edition ;
; Revision Name                 ; CPUVectorial                                ;
; Top-level Entity Name         ; TestBenchProyectMain                        ;
; Family                        ; Cyclone V                                   ;
; Logic utilization (in ALMs)   ; N/A until Partition Merge                   ;
; Total registers               ; N/A until Partition Merge                   ;
; Total pins                    ; N/A until Partition Merge                   ;
; Total virtual pins            ; N/A until Partition Merge                   ;
; Total block memory bits       ; N/A until Partition Merge                   ;
; Total PLLs                    ; N/A until Partition Merge                   ;
; Total DLLs                    ; N/A until Partition Merge                   ;
+-------------------------------+---------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ProyectMain:MAIN ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; N              ; 16    ; Signed Integer                       ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ProyectMain:MAIN|CPUVEC:cpuVec ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; N              ; 16    ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ProyectMain:MAIN|CPUVEC:cpuVec|DataPath:datapath ;
+----------------+-------+----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                 ;
+----------------+-------+----------------------------------------------------------------------+
; N              ; 16    ; Signed Integer                                                       ;
+----------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ProyectMain:MAIN|CPUVEC:cpuVec|DataPath:datapath|Fetch:fetch|n_bit_register:reg_pc ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ProyectMain:MAIN|CPUVEC:cpuVec|DataPath:datapath|FetchPipe:fetchPipe ;
+----------------+-------+------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------+
; N              ; 28    ; Signed Integer                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ProyectMain:MAIN|CPUVEC:cpuVec|DataPath:datapath|Decode:decode ;
+----------------+-------+------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------+
; N              ; 16    ; Signed Integer                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ProyectMain:MAIN|CPUVEC:cpuVec|DataPath:datapath|Decode:decode|n_bit_mux:ra1_mux ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; N              ; 4     ; Signed Integer                                                                                       ;
; M              ; 1     ; Signed Integer                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ProyectMain:MAIN|CPUVEC:cpuVec|DataPath:datapath|Decode:decode|n_bit_mux:ra2_mux ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; N              ; 4     ; Signed Integer                                                                                       ;
; M              ; 1     ; Signed Integer                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ProyectMain:MAIN|CPUVEC:cpuVec|DataPath:datapath|Decode:decode|VecRegFile:registerFile ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; N              ; 16    ; Signed Integer                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ProyectMain:MAIN|CPUVEC:cpuVec|DataPath:datapath|Decode:decode|extendUnit:extend ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; N              ; 16    ; Signed Integer                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ProyectMain:MAIN|CPUVEC:cpuVec|DataPath:datapath|DecodePipe:decodePipe ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; N              ; 16    ; Signed Integer                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ProyectMain:MAIN|CPUVEC:cpuVec|DataPath:datapath|Execute:execute ;
+----------------+-------+--------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------+
; N              ; 16    ; Signed Integer                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ProyectMain:MAIN|CPUVEC:cpuVec|DataPath:datapath|Execute:execute|VecMux2_1:muxSrcB ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; N              ; 16    ; Signed Integer                                                                                         ;
; M              ; 16    ; Signed Integer                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ProyectMain:MAIN|CPUVEC:cpuVec|DataPath:datapath|Execute:execute|VecMux3_1:muxSrcA1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; N              ; 16    ; Signed Integer                                                                                          ;
; M              ; 16    ; Signed Integer                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ProyectMain:MAIN|CPUVEC:cpuVec|DataPath:datapath|Execute:execute|VecMux3_1:muxWDE ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; N              ; 16    ; Signed Integer                                                                                        ;
; M              ; 16    ; Signed Integer                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ProyectMain:MAIN|CPUVEC:cpuVec|DataPath:datapath|Execute:execute|VecMux2_1:muxSrcA ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; N              ; 16    ; Signed Integer                                                                                         ;
; M              ; 16    ; Signed Integer                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ProyectMain:MAIN|CPUVEC:cpuVec|DataPath:datapath|Execute:execute|VecALU:alu ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; N              ; 16    ; Signed Integer                                                                                  ;
; V              ; 16    ; Signed Integer                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ProyectMain:MAIN|CPUVEC:cpuVec|DataPath:datapath|Execute:execute|VecALU:alu|ScalarALU:alu1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
; N              ; 8     ; Signed Integer                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ProyectMain:MAIN|CPUVEC:cpuVec|DataPath:datapath|Execute:execute|VecALU:alu|ScalarALU:alu2 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
; N              ; 8     ; Signed Integer                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ProyectMain:MAIN|CPUVEC:cpuVec|DataPath:datapath|Execute:execute|VecALU:alu|ScalarALU:alu3 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
; N              ; 8     ; Signed Integer                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ProyectMain:MAIN|CPUVEC:cpuVec|DataPath:datapath|Execute:execute|VecALU:alu|ScalarALU:alu4 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
; N              ; 8     ; Signed Integer                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ProyectMain:MAIN|CPUVEC:cpuVec|DataPath:datapath|Execute:execute|VecALU:alu|ScalarALU:alu5 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
; N              ; 8     ; Signed Integer                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ProyectMain:MAIN|CPUVEC:cpuVec|DataPath:datapath|Execute:execute|VecALU:alu|ScalarALU:alu6 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
; N              ; 8     ; Signed Integer                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ProyectMain:MAIN|CPUVEC:cpuVec|DataPath:datapath|Execute:execute|VecALU:alu|ScalarALU:alu7 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
; N              ; 8     ; Signed Integer                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ProyectMain:MAIN|CPUVEC:cpuVec|DataPath:datapath|Execute:execute|VecALU:alu|ScalarALU:alu8 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
; N              ; 8     ; Signed Integer                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ProyectMain:MAIN|CPUVEC:cpuVec|DataPath:datapath|Execute:execute|VecALU:alu|ScalarALU:alu9 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
; N              ; 8     ; Signed Integer                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ProyectMain:MAIN|CPUVEC:cpuVec|DataPath:datapath|Execute:execute|VecALU:alu|ScalarALU:alu10 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
; N              ; 8     ; Signed Integer                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ProyectMain:MAIN|CPUVEC:cpuVec|DataPath:datapath|Execute:execute|VecALU:alu|ScalarALU:alu11 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
; N              ; 8     ; Signed Integer                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ProyectMain:MAIN|CPUVEC:cpuVec|DataPath:datapath|Execute:execute|VecALU:alu|ScalarALU:alu12 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
; N              ; 8     ; Signed Integer                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ProyectMain:MAIN|CPUVEC:cpuVec|DataPath:datapath|Execute:execute|VecALU:alu|ScalarALU:alu13 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
; N              ; 8     ; Signed Integer                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ProyectMain:MAIN|CPUVEC:cpuVec|DataPath:datapath|Execute:execute|VecALU:alu|ScalarALU:alu14 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
; N              ; 8     ; Signed Integer                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ProyectMain:MAIN|CPUVEC:cpuVec|DataPath:datapath|Execute:execute|VecALU:alu|ScalarALU:alu15 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
; N              ; 8     ; Signed Integer                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ProyectMain:MAIN|CPUVEC:cpuVec|DataPath:datapath|Execute:execute|VecALU:alu|ScalarALU:alu16 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
; N              ; 8     ; Signed Integer                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ProyectMain:MAIN|CPUVEC:cpuVec|DataPath:datapath|Execute:execute|VecALU:alu|Duplex:dup ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; N              ; 16    ; Signed Integer                                                                                             ;
; V              ; 16    ; Signed Integer                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ProyectMain:MAIN|CPUVEC:cpuVec|DataPath:datapath|Execute:execute|VecALU:alu|VecMux2_1:MUX ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; N              ; 16    ; Signed Integer                                                                                                ;
; M              ; 16    ; Signed Integer                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ProyectMain:MAIN|CPUVEC:cpuVec|DataPath:datapath|ExecutePipe:executePipe ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; N              ; 16    ; Signed Integer                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ProyectMain:MAIN|CPUVEC:cpuVec|DataPath:datapath|WriteBackPipe:wbpipe ;
+----------------+-------+-------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------+
; N              ; 16    ; Signed Integer                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ProyectMain:MAIN|CPUVEC:cpuVec|DataPath:datapath|WriteBack:writeback ;
+----------------+-------+------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------+
; N              ; 16    ; Signed Integer                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ProyectMain:MAIN|CPUVEC:cpuVec|DataPath:datapath|WriteBack:writeback|VecMux2_1:muxWB ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; N              ; 16    ; Signed Integer                                                                                           ;
; M              ; 16    ; Signed Integer                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ProyectMain:MAIN|DataMemory:DMEM ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; IMAGE_WIDTH    ; 96    ; Signed Integer                                       ;
; IMAGE_HEIGHT   ; 96    ; Signed Integer                                       ;
; PIX_SIZE       ; 8     ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ProyectMain:MAIN|DataMemory:DMEM|LECDataMemory1:MEM1 ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; IMAGE_WIDTH    ; 96    ; Signed Integer                                                           ;
; IMAGE_HEIGHT   ; 96    ; Signed Integer                                                           ;
; PIX_SIZE       ; 8     ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ProyectMain:MAIN|DataMemory:DMEM|LECDataMemory2:MEM2 ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; IMAGE_WIDTH    ; 96    ; Signed Integer                                                           ;
; IMAGE_HEIGHT   ; 96    ; Signed Integer                                                           ;
; PIX_SIZE       ; 8     ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ProyectMain:MAIN|DataMemory:DMEM|LECDataMemory3:MEM3 ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; IMAGE_WIDTH    ; 96    ; Signed Integer                                                           ;
; IMAGE_HEIGHT   ; 96    ; Signed Integer                                                           ;
; PIX_SIZE       ; 8     ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ProyectMain:MAIN|DataMemory:DMEM|LECDataMemory4:MEM4 ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; IMAGE_WIDTH    ; 96    ; Signed Integer                                                           ;
; IMAGE_HEIGHT   ; 96    ; Signed Integer                                                           ;
; PIX_SIZE       ; 8     ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ProyectMain:MAIN|DataMemory:DMEM|LECDataMemory5:MEM5 ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; IMAGE_WIDTH    ; 96    ; Signed Integer                                                           ;
; IMAGE_HEIGHT   ; 96    ; Signed Integer                                                           ;
; PIX_SIZE       ; 8     ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ProyectMain:MAIN|DataMemory:DMEM|LECDataMemory6:MEM6 ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; IMAGE_WIDTH    ; 96    ; Signed Integer                                                           ;
; IMAGE_HEIGHT   ; 96    ; Signed Integer                                                           ;
; PIX_SIZE       ; 8     ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ProyectMain:MAIN|DataMemory:DMEM|LECDataMemory7:MEM7 ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; IMAGE_WIDTH    ; 96    ; Signed Integer                                                           ;
; IMAGE_HEIGHT   ; 96    ; Signed Integer                                                           ;
; PIX_SIZE       ; 8     ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ProyectMain:MAIN|DataMemory:DMEM|LECDataMemory8:MEM8 ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; IMAGE_WIDTH    ; 96    ; Signed Integer                                                           ;
; IMAGE_HEIGHT   ; 96    ; Signed Integer                                                           ;
; PIX_SIZE       ; 8     ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ProyectMain:MAIN|DataMemory:DMEM|LECDataMemory9:MEM9 ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; IMAGE_WIDTH    ; 96    ; Signed Integer                                                           ;
; IMAGE_HEIGHT   ; 96    ; Signed Integer                                                           ;
; PIX_SIZE       ; 8     ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ProyectMain:MAIN|DataMemory:DMEM|LECDataMemory10:MEM10 ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; IMAGE_WIDTH    ; 96    ; Signed Integer                                                             ;
; IMAGE_HEIGHT   ; 96    ; Signed Integer                                                             ;
; PIX_SIZE       ; 8     ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ProyectMain:MAIN|DataMemory:DMEM|LECDataMemory11:MEM11 ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; IMAGE_WIDTH    ; 96    ; Signed Integer                                                             ;
; IMAGE_HEIGHT   ; 96    ; Signed Integer                                                             ;
; PIX_SIZE       ; 8     ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ProyectMain:MAIN|DataMemory:DMEM|LECDataMemory12:MEM12 ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; IMAGE_WIDTH    ; 96    ; Signed Integer                                                             ;
; IMAGE_HEIGHT   ; 96    ; Signed Integer                                                             ;
; PIX_SIZE       ; 8     ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ProyectMain:MAIN|DataMemory:DMEM|LECDataMemory13:MEM13 ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; IMAGE_WIDTH    ; 96    ; Signed Integer                                                             ;
; IMAGE_HEIGHT   ; 96    ; Signed Integer                                                             ;
; PIX_SIZE       ; 8     ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ProyectMain:MAIN|DataMemory:DMEM|LECDataMemory14:MEM14 ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; IMAGE_WIDTH    ; 96    ; Signed Integer                                                             ;
; IMAGE_HEIGHT   ; 96    ; Signed Integer                                                             ;
; PIX_SIZE       ; 8     ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ProyectMain:MAIN|DataMemory:DMEM|LECDataMemory15:MEM15 ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; IMAGE_WIDTH    ; 96    ; Signed Integer                                                             ;
; IMAGE_HEIGHT   ; 96    ; Signed Integer                                                             ;
; PIX_SIZE       ; 8     ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ProyectMain:MAIN|DataMemory:DMEM|LECDataMemory16:MEM16 ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; IMAGE_WIDTH    ; 96    ; Signed Integer                                                             ;
; IMAGE_HEIGHT   ; 96    ; Signed Integer                                                             ;
; PIX_SIZE       ; 8     ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ProyectMain:MAIN|DataMemory:DMEM|WRDataMemory:WRMEM ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; IMAGE_WIDTH    ; 192   ; Signed Integer                                                          ;
; IMAGE_HEIGHT   ; 192   ; Signed Integer                                                          ;
; PIX_SIZE       ; 8     ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ProyectMain:MAIN|DataMemory:DMEM|VecMux16_1:MUX ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; N              ; 16    ; Signed Integer                                                      ;
; M              ; 16    ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration Settings                                                                                             ;
+---------------------------------------------------------------------------------+----------------------+--------------------+
; Option                                                                          ; Setting              ; Default Value      ;
+---------------------------------------------------------------------------------+----------------------+--------------------+
; Device                                                                          ; 5CSEMA4U23C6         ;                    ;
; Top-level entity name                                                           ; TestBenchProyectMain ; CPUVectorial       ;
; Family name                                                                     ; Cyclone V            ; Cyclone V          ;
; Use smart compilation                                                           ; Off                  ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                   ; On                 ;
; Enable compact report table                                                     ; Off                  ; Off                ;
; Restructure Multiplexers                                                        ; Auto                 ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                  ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                  ; Off                ;
; Preserve fewer node names                                                       ; On                   ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable               ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001         ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993            ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto                 ; Auto               ;
; Safe State Machine                                                              ; Off                  ; Off                ;
; Extract Verilog State Machines                                                  ; On                   ; On                 ;
; Extract VHDL State Machines                                                     ; On                   ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                  ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000                 ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                  ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                   ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                   ; On                 ;
; Parallel Synthesis                                                              ; On                   ; On                 ;
; DSP Block Balancing                                                             ; Auto                 ; Auto               ;
; NOT Gate Push-Back                                                              ; On                   ; On                 ;
; Power-Up Don't Care                                                             ; On                   ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                  ; Off                ;
; Remove Duplicate Registers                                                      ; On                   ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                  ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                  ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                  ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                  ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                  ; Off                ;
; Ignore SOFT Buffers                                                             ; On                   ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                  ; Off                ;
; Optimization Technique                                                          ; Balanced             ; Balanced           ;
; Carry Chain Length                                                              ; 70                   ; 70                 ;
; Auto Carry Chains                                                               ; On                   ; On                 ;
; Auto Open-Drain Pins                                                            ; On                   ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                  ; Off                ;
; Auto ROM Replacement                                                            ; On                   ; On                 ;
; Auto RAM Replacement                                                            ; On                   ; On                 ;
; Auto DSP Block Replacement                                                      ; On                   ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto                 ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto                 ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                   ; On                 ;
; Strict RAM Replacement                                                          ; Off                  ; Off                ;
; Allow Synchronous Control Signals                                               ; On                   ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                  ; Off                ;
; Auto Resource Sharing                                                           ; Off                  ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                  ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                  ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                  ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                   ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                  ; Off                ;
; Timing-Driven Synthesis                                                         ; On                   ; On                 ;
; Report Parameter Settings                                                       ; On                   ; On                 ;
; Report Source Assignments                                                       ; On                   ; On                 ;
; Report Connectivity Checks                                                      ; On                   ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                  ; Off                ;
; Synchronization Register Chain Length                                           ; 3                    ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation   ; Normal compilation ;
; HDL message level                                                               ; Level2               ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                  ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000                 ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000                 ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                  ; 100                ;
; Clock MUX Protection                                                            ; On                   ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                  ; Off                ;
; Block Design Naming                                                             ; Auto                 ; Auto               ;
; SDC constraint protection                                                       ; Off                  ; Off                ;
; Synthesis Effort                                                                ; Auto                 ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                   ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                  ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium               ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto                 ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                   ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                   ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                  ; Off                ;
+---------------------------------------------------------------------------------+----------------------+--------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ProyectMain:MAIN|DataMemory:DMEM|WRDataMemory:WRMEM|calcdir:CALC"                      ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; outAddr ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ProyectMain:MAIN|DataMemory:DMEM|WRDataMemory:WRMEM"                                ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; RD   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ProyectMain:MAIN|CPUVEC:cpuVec|DataPath:datapath|WriteBackPipe:wbpipe" ;
+--------+-------+----------+-----------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                               ;
+--------+-------+----------+-----------------------------------------------------------------------+
; reset  ; Input ; Info     ; Stuck at GND                                                          ;
; cargar ; Input ; Info     ; Stuck at VCC                                                          ;
+--------+-------+----------+-----------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ProyectMain:MAIN|CPUVEC:cpuVec|DataPath:datapath|ExecutePipe:executePipe" ;
+-------+-------+----------+---------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                   ;
+-------+-------+----------+---------------------------------------------------------------------------+
; reset ; Input ; Info     ; Stuck at GND                                                              ;
; write ; Input ; Info     ; Stuck at VCC                                                              ;
+-------+-------+----------+---------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ProyectMain:MAIN|CPUVEC:cpuVec|DataPath:datapath|Execute:execute|VecALU:alu|ScalarALU:alu16"                                                                                        ;
+--------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                                                                                           ;
+--------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; A      ; Input  ; Warning  ; Input port expression (16 bits) is wider than the input port (8 bits) it drives.  The 8 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; B      ; Input  ; Warning  ; Input port expression (16 bits) is wider than the input port (8 bits) it drives.  The 8 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; Result ; Output ; Warning  ; Output or bidir port (8 bits) is smaller than the port expression (16 bits) it drives.  The 8 most-significant bit(s) in the port expression will be connected to GND.            ;
+--------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ProyectMain:MAIN|CPUVEC:cpuVec|DataPath:datapath|Execute:execute|VecALU:alu|ScalarALU:alu15"                                                                                        ;
+--------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                                                                                           ;
+--------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; A      ; Input  ; Warning  ; Input port expression (16 bits) is wider than the input port (8 bits) it drives.  The 8 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; B      ; Input  ; Warning  ; Input port expression (16 bits) is wider than the input port (8 bits) it drives.  The 8 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; Result ; Output ; Warning  ; Output or bidir port (8 bits) is smaller than the port expression (16 bits) it drives.  The 8 most-significant bit(s) in the port expression will be connected to GND.            ;
+--------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ProyectMain:MAIN|CPUVEC:cpuVec|DataPath:datapath|Execute:execute|VecALU:alu|ScalarALU:alu14"                                                                                        ;
+--------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                                                                                           ;
+--------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; A      ; Input  ; Warning  ; Input port expression (16 bits) is wider than the input port (8 bits) it drives.  The 8 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; B      ; Input  ; Warning  ; Input port expression (16 bits) is wider than the input port (8 bits) it drives.  The 8 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; Result ; Output ; Warning  ; Output or bidir port (8 bits) is smaller than the port expression (16 bits) it drives.  The 8 most-significant bit(s) in the port expression will be connected to GND.            ;
+--------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ProyectMain:MAIN|CPUVEC:cpuVec|DataPath:datapath|Execute:execute|VecALU:alu|ScalarALU:alu13"                                                                                        ;
+--------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                                                                                           ;
+--------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; A      ; Input  ; Warning  ; Input port expression (16 bits) is wider than the input port (8 bits) it drives.  The 8 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; B      ; Input  ; Warning  ; Input port expression (16 bits) is wider than the input port (8 bits) it drives.  The 8 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; Result ; Output ; Warning  ; Output or bidir port (8 bits) is smaller than the port expression (16 bits) it drives.  The 8 most-significant bit(s) in the port expression will be connected to GND.            ;
+--------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ProyectMain:MAIN|CPUVEC:cpuVec|DataPath:datapath|Execute:execute|VecALU:alu|ScalarALU:alu12"                                                                                        ;
+--------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                                                                                           ;
+--------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; A      ; Input  ; Warning  ; Input port expression (16 bits) is wider than the input port (8 bits) it drives.  The 8 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; B      ; Input  ; Warning  ; Input port expression (16 bits) is wider than the input port (8 bits) it drives.  The 8 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; Result ; Output ; Warning  ; Output or bidir port (8 bits) is smaller than the port expression (16 bits) it drives.  The 8 most-significant bit(s) in the port expression will be connected to GND.            ;
+--------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ProyectMain:MAIN|CPUVEC:cpuVec|DataPath:datapath|Execute:execute|VecALU:alu|ScalarALU:alu11"                                                                                        ;
+--------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                                                                                           ;
+--------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; A      ; Input  ; Warning  ; Input port expression (16 bits) is wider than the input port (8 bits) it drives.  The 8 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; B      ; Input  ; Warning  ; Input port expression (16 bits) is wider than the input port (8 bits) it drives.  The 8 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; Result ; Output ; Warning  ; Output or bidir port (8 bits) is smaller than the port expression (16 bits) it drives.  The 8 most-significant bit(s) in the port expression will be connected to GND.            ;
+--------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ProyectMain:MAIN|CPUVEC:cpuVec|DataPath:datapath|Execute:execute|VecALU:alu|ScalarALU:alu10"                                                                                        ;
+--------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                                                                                           ;
+--------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; A      ; Input  ; Warning  ; Input port expression (16 bits) is wider than the input port (8 bits) it drives.  The 8 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; B      ; Input  ; Warning  ; Input port expression (16 bits) is wider than the input port (8 bits) it drives.  The 8 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; Result ; Output ; Warning  ; Output or bidir port (8 bits) is smaller than the port expression (16 bits) it drives.  The 8 most-significant bit(s) in the port expression will be connected to GND.            ;
+--------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ProyectMain:MAIN|CPUVEC:cpuVec|DataPath:datapath|Execute:execute|VecALU:alu|ScalarALU:alu9"                                                                                         ;
+--------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                                                                                           ;
+--------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; A      ; Input  ; Warning  ; Input port expression (16 bits) is wider than the input port (8 bits) it drives.  The 8 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; B      ; Input  ; Warning  ; Input port expression (16 bits) is wider than the input port (8 bits) it drives.  The 8 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; Result ; Output ; Warning  ; Output or bidir port (8 bits) is smaller than the port expression (16 bits) it drives.  The 8 most-significant bit(s) in the port expression will be connected to GND.            ;
+--------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ProyectMain:MAIN|CPUVEC:cpuVec|DataPath:datapath|Execute:execute|VecALU:alu|ScalarALU:alu8"                                                                                         ;
+--------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                                                                                           ;
+--------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; A      ; Input  ; Warning  ; Input port expression (16 bits) is wider than the input port (8 bits) it drives.  The 8 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; B      ; Input  ; Warning  ; Input port expression (16 bits) is wider than the input port (8 bits) it drives.  The 8 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; Result ; Output ; Warning  ; Output or bidir port (8 bits) is smaller than the port expression (16 bits) it drives.  The 8 most-significant bit(s) in the port expression will be connected to GND.            ;
+--------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ProyectMain:MAIN|CPUVEC:cpuVec|DataPath:datapath|Execute:execute|VecALU:alu|ScalarALU:alu7"                                                                                         ;
+--------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                                                                                           ;
+--------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; A      ; Input  ; Warning  ; Input port expression (16 bits) is wider than the input port (8 bits) it drives.  The 8 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; B      ; Input  ; Warning  ; Input port expression (16 bits) is wider than the input port (8 bits) it drives.  The 8 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; Result ; Output ; Warning  ; Output or bidir port (8 bits) is smaller than the port expression (16 bits) it drives.  The 8 most-significant bit(s) in the port expression will be connected to GND.            ;
+--------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ProyectMain:MAIN|CPUVEC:cpuVec|DataPath:datapath|Execute:execute|VecALU:alu|ScalarALU:alu6"                                                                                         ;
+--------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                                                                                           ;
+--------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; A      ; Input  ; Warning  ; Input port expression (16 bits) is wider than the input port (8 bits) it drives.  The 8 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; B      ; Input  ; Warning  ; Input port expression (16 bits) is wider than the input port (8 bits) it drives.  The 8 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; Result ; Output ; Warning  ; Output or bidir port (8 bits) is smaller than the port expression (16 bits) it drives.  The 8 most-significant bit(s) in the port expression will be connected to GND.            ;
+--------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ProyectMain:MAIN|CPUVEC:cpuVec|DataPath:datapath|Execute:execute|VecALU:alu|ScalarALU:alu5"                                                                                         ;
+--------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                                                                                           ;
+--------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; A      ; Input  ; Warning  ; Input port expression (16 bits) is wider than the input port (8 bits) it drives.  The 8 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; B      ; Input  ; Warning  ; Input port expression (16 bits) is wider than the input port (8 bits) it drives.  The 8 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; Result ; Output ; Warning  ; Output or bidir port (8 bits) is smaller than the port expression (16 bits) it drives.  The 8 most-significant bit(s) in the port expression will be connected to GND.            ;
+--------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ProyectMain:MAIN|CPUVEC:cpuVec|DataPath:datapath|Execute:execute|VecALU:alu|ScalarALU:alu4"                                                                                         ;
+--------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                                                                                           ;
+--------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; A      ; Input  ; Warning  ; Input port expression (16 bits) is wider than the input port (8 bits) it drives.  The 8 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; B      ; Input  ; Warning  ; Input port expression (16 bits) is wider than the input port (8 bits) it drives.  The 8 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; Result ; Output ; Warning  ; Output or bidir port (8 bits) is smaller than the port expression (16 bits) it drives.  The 8 most-significant bit(s) in the port expression will be connected to GND.            ;
+--------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ProyectMain:MAIN|CPUVEC:cpuVec|DataPath:datapath|Execute:execute|VecALU:alu|ScalarALU:alu3"                                                                                         ;
+--------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                                                                                           ;
+--------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; A      ; Input  ; Warning  ; Input port expression (16 bits) is wider than the input port (8 bits) it drives.  The 8 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; B      ; Input  ; Warning  ; Input port expression (16 bits) is wider than the input port (8 bits) it drives.  The 8 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; Result ; Output ; Warning  ; Output or bidir port (8 bits) is smaller than the port expression (16 bits) it drives.  The 8 most-significant bit(s) in the port expression will be connected to GND.            ;
+--------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ProyectMain:MAIN|CPUVEC:cpuVec|DataPath:datapath|Execute:execute|VecALU:alu|ScalarALU:alu2"                                                                                         ;
+--------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                                                                                           ;
+--------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; A      ; Input  ; Warning  ; Input port expression (16 bits) is wider than the input port (8 bits) it drives.  The 8 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; B      ; Input  ; Warning  ; Input port expression (16 bits) is wider than the input port (8 bits) it drives.  The 8 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; Result ; Output ; Warning  ; Output or bidir port (8 bits) is smaller than the port expression (16 bits) it drives.  The 8 most-significant bit(s) in the port expression will be connected to GND.            ;
+--------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ProyectMain:MAIN|CPUVEC:cpuVec|DataPath:datapath|Execute:execute|VecALU:alu|ScalarALU:alu1"                                                                                         ;
+--------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                                                                                           ;
+--------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; A      ; Input  ; Warning  ; Input port expression (16 bits) is wider than the input port (8 bits) it drives.  The 8 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; B      ; Input  ; Warning  ; Input port expression (16 bits) is wider than the input port (8 bits) it drives.  The 8 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; Result ; Output ; Warning  ; Output or bidir port (8 bits) is smaller than the port expression (16 bits) it drives.  The 8 most-significant bit(s) in the port expression will be connected to GND.            ;
+--------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ProyectMain:MAIN|CPUVEC:cpuVec|DataPath:datapath|Execute:execute|VecMux2_1:muxSrcA" ;
+------+-------+----------+--------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                              ;
+------+-------+----------+--------------------------------------------------------------------------------------+
; b    ; Input ; Info     ; Stuck at GND                                                                         ;
+------+-------+----------+--------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ProyectMain:MAIN|CPUVEC:cpuVec|DataPath:datapath|Execute:execute|VecMux3_1:muxWDE" ;
+------------+-------+----------+-------------------------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                                       ;
+------------+-------+----------+-------------------------------------------------------------------------------+
; sel[15..2] ; Input ; Info     ; Stuck at GND                                                                  ;
+------------+-------+----------+-------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ProyectMain:MAIN|CPUVEC:cpuVec|DataPath:datapath|Execute:execute|VecMux3_1:muxSrcA1" ;
+------------+-------+----------+---------------------------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                                         ;
+------------+-------+----------+---------------------------------------------------------------------------------+
; sel[15..2] ; Input ; Info     ; Stuck at GND                                                                    ;
+------------+-------+----------+---------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ProyectMain:MAIN|CPUVEC:cpuVec|DataPath:datapath|DecodePipe:decodePipe" ;
+--------+-------+----------+------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                ;
+--------+-------+----------+------------------------------------------------------------------------+
; cargar ; Input ; Info     ; Stuck at VCC                                                           ;
+--------+-------+----------+------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ProyectMain:MAIN|CPUVEC:cpuVec|DataPath:datapath|Decode:decode|n_bit_mux:ra1_mux" ;
+------+-------+----------+------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                            ;
+------+-------+----------+------------------------------------------------------------------------------------+
; I[1] ; Input ; Info     ; Stuck at VCC                                                                       ;
+------+-------+----------+------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ProyectMain:MAIN|CPUVEC:cpuVec|DataPath:datapath|FetchPipe:fetchPipe" ;
+-------+-------+----------+-----------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                               ;
+-------+-------+----------+-----------------------------------------------------------------------+
; reset ; Input ; Info     ; Stuck at GND                                                          ;
+-------+-------+----------+-----------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ProyectMain:MAIN|CPUVEC:cpuVec|DataPath:datapath"                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; InstrD[27..18] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ProyectMain:MAIN|CPUVEC:cpuVec"                                                                  ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; ALUResultM[15..1] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------+
; Analysis & Elaboration Messages ;
+---------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Elaboration
    Info: Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition
    Info: Processing started: Mon Nov 23 15:04:12 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off CPUVectorial -c CPUVectorial --analysis_and_elaboration
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file memoria/lecdatamemory1.sv
    Info (12023): Found entity 1: LECDataMemory1 File: C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Memoria/LECDataMemory1.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file componentes/n_bit_register.sv
    Info (12023): Found entity 1: n_bit_register File: C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Componentes/n_bit_register.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file datapath/fetch/fetch.sv
    Info (12023): Found entity 1: Fetch File: C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Datapath/Fetch/Fetch.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file datapath/execute/alu/scalaralu.sv
    Info (12023): Found entity 1: ScalarALU File: C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Datapath/Execute/ALU/ScalarALU.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file datapath/execute/alu/vecalu.sv
    Info (12023): Found entity 1: VecALU File: C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Datapath/Execute/ALU/VecALU.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file pipes/fetchpipe.sv
    Info (12023): Found entity 1: FetchPipe File: C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Pipes/FetchPipe.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file pipes/decodepipe.sv
    Info (12023): Found entity 1: DecodePipe File: C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Pipes/DecodePipe.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file pipes/writebackpipe.sv
    Info (12023): Found entity 1: WriteBackPipe File: C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Pipes/WriteBackPipe.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file componentes/n_bit_mux.sv
    Info (12023): Found entity 1: n_bit_mux File: C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Componentes/n_bit_mux.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file datapath/decode/decode.sv
    Info (12023): Found entity 1: Decode File: C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Datapath/Decode/Decode.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file testbenchs/testbenchalu.sv
    Info (12023): Found entity 1: TestbenchALU File: C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/TestBenchs/TestbenchALU.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file componentes/extendunit.sv
    Info (12023): Found entity 1: extendUnit File: C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Componentes/extendUnit.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file datapath/decode/vecregfile.sv
    Info (12023): Found entity 1: VecRegFile File: C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Datapath/Decode/VecRegFile.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file componentes/vecmux3_1.sv
    Info (12023): Found entity 1: VecMux3_1 File: C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Componentes/VecMux3_1.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file componentes/vecmux2_1.sv
    Info (12023): Found entity 1: VecMux2_1 File: C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Componentes/VecMux2_1.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file datapath/execute/execute.sv
    Info (12023): Found entity 1: Execute File: C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Datapath/Execute/Execute.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file datapath/writeback/writeback.sv
    Info (12023): Found entity 1: WriteBack File: C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Datapath/WriteBack/WriteBack.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file pipes/executepipe.sv
    Info (12023): Found entity 1: ExecutePipe File: C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Pipes/ExecutePipe.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file datapath/datapath.sv
    Info (12023): Found entity 1: DataPath File: C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Datapath/DataPath.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file hazardunit/hazardunit.sv
    Info (12023): Found entity 1: HazardUnit File: C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/HazardUnit/HazardUnit.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file control-unit/maindecoder.sv
    Info (12023): Found entity 1: MainDecoder File: C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Control-Unit/MainDecoder.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file control-unit/decoder.sv
    Info (12023): Found entity 1: Decoder File: C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Control-Unit/Decoder.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file control-unit/aludecoder.sv
    Info (12023): Found entity 1: ALUDecoder File: C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Control-Unit/ALUDecoder.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file control-unit/controlunit.sv
    Info (12023): Found entity 1: ControlUnit File: C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Control-Unit/ControlUnit.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file memoria/instrmem.sv
    Info (12023): Found entity 1: InstrMem File: C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Memoria/InstrMem.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file testbenchs/testbenchinstrmem.sv
    Info (12023): Found entity 1: TestBenchInstrMem File: C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/TestBenchs/TestBenchInstrMem.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file testbenchs/testbenchhazardunit.sv
    Info (12023): Found entity 1: TestBenchHazardUnit File: C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/TestBenchs/TestBenchHazardUnit.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file memoria/datamemory.sv
    Info (12023): Found entity 1: DataMemory File: C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Memoria/DataMemory.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file datapath/execute/alu/duplex.sv
    Info (12023): Found entity 1: Duplex File: C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Datapath/Execute/ALU/Duplex.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file memoria/wrdatamemory.sv
    Info (12023): Found entity 1: WRDataMemory File: C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Memoria/WRDataMemory.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file testbenchs/testbenchwrdatamemory.sv
    Info (12023): Found entity 1: TestBenchWRDataMemory File: C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/TestBenchs/TestBenchWRDataMemory.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file memoria/calcdir.sv
    Info (12023): Found entity 1: calcdir File: C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Memoria/calcdir.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file testbenchs/testbenchcalcdir.sv
    Info (12023): Found entity 1: Testbenchcalcdir File: C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/TestBenchs/Testbenchcalcdir.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file testbenchs/testbenchlecdatamemory.sv
    Info (12023): Found entity 1: TestBenchLECDataMemory File: C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/TestBenchs/TestBenchLECDataMemory.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file memoria/lecdatamemory2.sv
    Info (12023): Found entity 1: LECDataMemory2 File: C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Memoria/LECDataMemory2.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file memoria/lecdatamemory3.sv
    Info (12023): Found entity 1: LECDataMemory3 File: C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Memoria/LECDataMemory3.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file memoria/lecdatamemory4.sv
    Info (12023): Found entity 1: LECDataMemory4 File: C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Memoria/LECDataMemory4.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file memoria/lecdatamemory5.sv
    Info (12023): Found entity 1: LECDataMemory5 File: C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Memoria/LECDataMemory5.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file memoria/lecdatamemory6.sv
    Info (12023): Found entity 1: LECDataMemory6 File: C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Memoria/LECDataMemory6.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file memoria/lecdatamemory7.sv
    Info (12023): Found entity 1: LECDataMemory7 File: C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Memoria/LECDataMemory7.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file memoria/lecdatamemory8.sv
    Info (12023): Found entity 1: LECDataMemory8 File: C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Memoria/LECDataMemory8.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file memoria/lecdatamemory9.sv
    Info (12023): Found entity 1: LECDataMemory9 File: C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Memoria/LECDataMemory9.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file memoria/lecdatamemory10.sv
    Info (12023): Found entity 1: LECDataMemory10 File: C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Memoria/LECDataMemory10.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file memoria/lecdatamemory11.sv
    Info (12023): Found entity 1: LECDataMemory11 File: C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Memoria/LECDataMemory11.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file memoria/lecdatamemory12.sv
    Info (12023): Found entity 1: LECDataMemory12 File: C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Memoria/LECDataMemory12.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file memoria/lecdatamemory13.sv
    Info (12023): Found entity 1: LECDataMemory13 File: C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Memoria/LECDataMemory13.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file memoria/lecdatamemory14.sv
    Info (12023): Found entity 1: LECDataMemory14 File: C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Memoria/LECDataMemory14.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file memoria/lecdatamemory15.sv
    Info (12023): Found entity 1: LECDataMemory15 File: C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Memoria/LECDataMemory15.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file memoria/lecdatamemory16.sv
    Info (12023): Found entity 1: LECDataMemory16 File: C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Memoria/LECDataMemory16.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file componentes/vecmux16_1.sv
    Info (12023): Found entity 1: VecMux16_1 File: C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Componentes/VecMux16_1.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file testbenchs/testbenchdatamemory.sv
    Info (12023): Found entity 1: TestBenchDataMemory File: C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/TestBenchs/TestBenchDataMemory.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file cpuvec.sv
    Info (12023): Found entity 1: CPUVEC File: C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/CPUVEC.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file proyectmain.sv
    Info (12023): Found entity 1: ProyectMain File: C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/ProyectMain.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file testbenchs/testbenchproyectmain.sv
    Info (12023): Found entity 1: TestBenchProyectMain File: C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/TestBenchs/TestBenchProyectMain.sv Line: 1
Info (12127): Elaborating entity "TestBenchProyectMain" for the top level hierarchy
Warning (10755): Verilog HDL warning at TestBenchProyectMain.sv(19): assignments to clk create a combinational loop File: C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/TestBenchs/TestBenchProyectMain.sv Line: 19
Info (12128): Elaborating entity "ProyectMain" for hierarchy "ProyectMain:MAIN" File: C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/TestBenchs/TestBenchProyectMain.sv Line: 5
Info (12128): Elaborating entity "InstrMem" for hierarchy "ProyectMain:MAIN|InstrMem:INSTRMEM" File: C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/ProyectMain.sv Line: 13
Warning (10850): Verilog HDL warning at InstrMem.sv(9): number of words (310) in memory file does not match the number of elements in the address range [0:100] File: C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Memoria/InstrMem.sv Line: 9
Warning (10230): Verilog HDL assignment warning at InstrMem.sv(11): truncated value with size 32 to match size of target (28) File: C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Memoria/InstrMem.sv Line: 11
Warning (10030): Net "MEM.data_a" at InstrMem.sv(5) has no driver or initial value, using a default initial value '0' File: C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Memoria/InstrMem.sv Line: 5
Warning (10030): Net "MEM.waddr_a" at InstrMem.sv(5) has no driver or initial value, using a default initial value '0' File: C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Memoria/InstrMem.sv Line: 5
Warning (10030): Net "MEM.we_a" at InstrMem.sv(5) has no driver or initial value, using a default initial value '0' File: C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Memoria/InstrMem.sv Line: 5
Info (12128): Elaborating entity "CPUVEC" for hierarchy "ProyectMain:MAIN|CPUVEC:cpuVec" File: C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/ProyectMain.sv Line: 15
Info (12128): Elaborating entity "ControlUnit" for hierarchy "ProyectMain:MAIN|CPUVEC:cpuVec|ControlUnit:controlUnit" File: C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/CPUVEC.sv Line: 21
Info (12128): Elaborating entity "Decoder" for hierarchy "ProyectMain:MAIN|CPUVEC:cpuVec|ControlUnit:controlUnit|Decoder:decoderUnit" File: C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Control-Unit/ControlUnit.sv Line: 9
Info (12128): Elaborating entity "MainDecoder" for hierarchy "ProyectMain:MAIN|CPUVEC:cpuVec|ControlUnit:controlUnit|Decoder:decoderUnit|MainDecoder:mainDecoder" File: C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Control-Unit/Decoder.sv Line: 17
Info (12128): Elaborating entity "ALUDecoder" for hierarchy "ProyectMain:MAIN|CPUVEC:cpuVec|ControlUnit:controlUnit|Decoder:decoderUnit|ALUDecoder:aluDecoder" File: C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Control-Unit/Decoder.sv Line: 20
Warning (10240): Verilog HDL Always Construct warning at ALUDecoder.sv(17): inferring latch(es) for variable "logicOutputs", which holds its previous value in one or more paths through the always construct File: C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Control-Unit/ALUDecoder.sv Line: 17
Info (10041): Inferred latch for "logicOutputs[0]" at ALUDecoder.sv(17) File: C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Control-Unit/ALUDecoder.sv Line: 17
Info (10041): Inferred latch for "logicOutputs[1]" at ALUDecoder.sv(17) File: C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Control-Unit/ALUDecoder.sv Line: 17
Info (10041): Inferred latch for "logicOutputs[2]" at ALUDecoder.sv(17) File: C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Control-Unit/ALUDecoder.sv Line: 17
Info (10041): Inferred latch for "logicOutputs[3]" at ALUDecoder.sv(17) File: C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Control-Unit/ALUDecoder.sv Line: 17
Info (12128): Elaborating entity "DataPath" for hierarchy "ProyectMain:MAIN|CPUVEC:cpuVec|DataPath:datapath" File: C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/CPUVEC.sv Line: 23
Info (12128): Elaborating entity "Fetch" for hierarchy "ProyectMain:MAIN|CPUVEC:cpuVec|DataPath:datapath|Fetch:fetch" File: C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Datapath/DataPath.sv Line: 27
Info (12128): Elaborating entity "n_bit_register" for hierarchy "ProyectMain:MAIN|CPUVEC:cpuVec|DataPath:datapath|Fetch:fetch|n_bit_register:reg_pc" File: C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Datapath/Fetch/Fetch.sv Line: 11
Info (12128): Elaborating entity "FetchPipe" for hierarchy "ProyectMain:MAIN|CPUVEC:cpuVec|DataPath:datapath|FetchPipe:fetchPipe" File: C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Datapath/DataPath.sv Line: 30
Info (12128): Elaborating entity "Decode" for hierarchy "ProyectMain:MAIN|CPUVEC:cpuVec|DataPath:datapath|Decode:decode" File: C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Datapath/DataPath.sv Line: 33
Info (12128): Elaborating entity "n_bit_mux" for hierarchy "ProyectMain:MAIN|CPUVEC:cpuVec|DataPath:datapath|Decode:decode|n_bit_mux:ra1_mux" File: C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Datapath/Decode/Decode.sv Line: 13
Info (12128): Elaborating entity "VecRegFile" for hierarchy "ProyectMain:MAIN|CPUVEC:cpuVec|DataPath:datapath|Decode:decode|VecRegFile:registerFile" File: C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Datapath/Decode/Decode.sv Line: 17
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "register_table" into its bus
Info (12128): Elaborating entity "extendUnit" for hierarchy "ProyectMain:MAIN|CPUVEC:cpuVec|DataPath:datapath|Decode:decode|extendUnit:extend" File: C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Datapath/Decode/Decode.sv Line: 19
Info (12128): Elaborating entity "DecodePipe" for hierarchy "ProyectMain:MAIN|CPUVEC:cpuVec|DataPath:datapath|DecodePipe:decodePipe" File: C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Datapath/DataPath.sv Line: 36
Info (12128): Elaborating entity "Execute" for hierarchy "ProyectMain:MAIN|CPUVEC:cpuVec|DataPath:datapath|Execute:execute" File: C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Datapath/DataPath.sv Line: 39
Info (12128): Elaborating entity "VecMux2_1" for hierarchy "ProyectMain:MAIN|CPUVEC:cpuVec|DataPath:datapath|Execute:execute|VecMux2_1:muxSrcB" File: C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Datapath/Execute/Execute.sv Line: 26
Info (12128): Elaborating entity "VecMux3_1" for hierarchy "ProyectMain:MAIN|CPUVEC:cpuVec|DataPath:datapath|Execute:execute|VecMux3_1:muxSrcA1" File: C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Datapath/Execute/Execute.sv Line: 27
Info (12128): Elaborating entity "VecALU" for hierarchy "ProyectMain:MAIN|CPUVEC:cpuVec|DataPath:datapath|Execute:execute|VecALU:alu" File: C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Datapath/Execute/Execute.sv Line: 32
Info (12128): Elaborating entity "ScalarALU" for hierarchy "ProyectMain:MAIN|CPUVEC:cpuVec|DataPath:datapath|Execute:execute|VecALU:alu|ScalarALU:alu1" File: C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Datapath/Execute/ALU/VecALU.sv Line: 10
Info (12128): Elaborating entity "Duplex" for hierarchy "ProyectMain:MAIN|CPUVEC:cpuVec|DataPath:datapath|Execute:execute|VecALU:alu|Duplex:dup" File: C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Datapath/Execute/ALU/VecALU.sv Line: 26
Info (12128): Elaborating entity "ExecutePipe" for hierarchy "ProyectMain:MAIN|CPUVEC:cpuVec|DataPath:datapath|ExecutePipe:executePipe" File: C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Datapath/DataPath.sv Line: 42
Info (12128): Elaborating entity "WriteBackPipe" for hierarchy "ProyectMain:MAIN|CPUVEC:cpuVec|DataPath:datapath|WriteBackPipe:wbpipe" File: C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Datapath/DataPath.sv Line: 47
Info (12128): Elaborating entity "WriteBack" for hierarchy "ProyectMain:MAIN|CPUVEC:cpuVec|DataPath:datapath|WriteBack:writeback" File: C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Datapath/DataPath.sv Line: 50
Info (12128): Elaborating entity "HazardUnit" for hierarchy "ProyectMain:MAIN|CPUVEC:cpuVec|HazardUnit:hazardunit" File: C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/CPUVEC.sv Line: 25
Info (12128): Elaborating entity "DataMemory" for hierarchy "ProyectMain:MAIN|DataMemory:DMEM" File: C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/ProyectMain.sv Line: 17
Info (12128): Elaborating entity "LECDataMemory1" for hierarchy "ProyectMain:MAIN|DataMemory:DMEM|LECDataMemory1:MEM1" File: C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Memoria/DataMemory.sv Line: 11
Warning (10850): Verilog HDL warning at LECDataMemory1.sv(13): number of words (81) in memory file does not match the number of elements in the address range [0:9215] File: C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Memoria/LECDataMemory1.sv Line: 13
Warning (10855): Verilog HDL warning at LECDataMemory1.sv(13): initial value for variable memory1 should be constant File: C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Memoria/LECDataMemory1.sv Line: 13
Warning (10030): Net "memory1" at LECDataMemory1.sv(7) has no driver or initial value, using a default initial value '0' File: C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Memoria/LECDataMemory1.sv Line: 7
Info (12128): Elaborating entity "LECDataMemory2" for hierarchy "ProyectMain:MAIN|DataMemory:DMEM|LECDataMemory2:MEM2" File: C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Memoria/DataMemory.sv Line: 12
Warning (10850): Verilog HDL warning at LECDataMemory2.sv(13): number of words (18) in memory file does not match the number of elements in the address range [0:9215] File: C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Memoria/LECDataMemory2.sv Line: 13
Warning (10855): Verilog HDL warning at LECDataMemory2.sv(13): initial value for variable memory1 should be constant File: C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Memoria/LECDataMemory2.sv Line: 13
Warning (10030): Net "memory1" at LECDataMemory2.sv(7) has no driver or initial value, using a default initial value '0' File: C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Memoria/LECDataMemory2.sv Line: 7
Info (12128): Elaborating entity "LECDataMemory3" for hierarchy "ProyectMain:MAIN|DataMemory:DMEM|LECDataMemory3:MEM3" File: C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Memoria/DataMemory.sv Line: 13
Warning (10850): Verilog HDL warning at LECDataMemory3.sv(13): number of words (17) in memory file does not match the number of elements in the address range [0:9215] File: C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Memoria/LECDataMemory3.sv Line: 13
Warning (10855): Verilog HDL warning at LECDataMemory3.sv(13): initial value for variable memory1 should be constant File: C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Memoria/LECDataMemory3.sv Line: 13
Warning (10030): Net "memory1" at LECDataMemory3.sv(7) has no driver or initial value, using a default initial value '0' File: C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Memoria/LECDataMemory3.sv Line: 7
Info (12128): Elaborating entity "LECDataMemory4" for hierarchy "ProyectMain:MAIN|DataMemory:DMEM|LECDataMemory4:MEM4" File: C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Memoria/DataMemory.sv Line: 14
Warning (10850): Verilog HDL warning at LECDataMemory4.sv(13): number of words (0) in memory file does not match the number of elements in the address range [0:9215] File: C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Memoria/LECDataMemory4.sv Line: 13
Warning (10855): Verilog HDL warning at LECDataMemory4.sv(13): initial value for variable memory1 should be constant File: C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Memoria/LECDataMemory4.sv Line: 13
Warning (10030): Net "memory1" at LECDataMemory4.sv(7) has no driver or initial value, using a default initial value '0' File: C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Memoria/LECDataMemory4.sv Line: 7
Info (12128): Elaborating entity "LECDataMemory5" for hierarchy "ProyectMain:MAIN|DataMemory:DMEM|LECDataMemory5:MEM5" File: C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Memoria/DataMemory.sv Line: 15
Warning (10850): Verilog HDL warning at LECDataMemory5.sv(13): number of words (0) in memory file does not match the number of elements in the address range [0:9215] File: C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Memoria/LECDataMemory5.sv Line: 13
Warning (10855): Verilog HDL warning at LECDataMemory5.sv(13): initial value for variable memory1 should be constant File: C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Memoria/LECDataMemory5.sv Line: 13
Warning (10030): Net "memory1" at LECDataMemory5.sv(7) has no driver or initial value, using a default initial value '0' File: C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Memoria/LECDataMemory5.sv Line: 7
Info (12128): Elaborating entity "LECDataMemory6" for hierarchy "ProyectMain:MAIN|DataMemory:DMEM|LECDataMemory6:MEM6" File: C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Memoria/DataMemory.sv Line: 16
Warning (10850): Verilog HDL warning at LECDataMemory6.sv(13): number of words (0) in memory file does not match the number of elements in the address range [0:9215] File: C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Memoria/LECDataMemory6.sv Line: 13
Warning (10855): Verilog HDL warning at LECDataMemory6.sv(13): initial value for variable memory1 should be constant File: C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Memoria/LECDataMemory6.sv Line: 13
Warning (10030): Net "memory1" at LECDataMemory6.sv(7) has no driver or initial value, using a default initial value '0' File: C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Memoria/LECDataMemory6.sv Line: 7
Info (12128): Elaborating entity "LECDataMemory7" for hierarchy "ProyectMain:MAIN|DataMemory:DMEM|LECDataMemory7:MEM7" File: C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Memoria/DataMemory.sv Line: 17
Warning (10850): Verilog HDL warning at LECDataMemory7.sv(13): number of words (0) in memory file does not match the number of elements in the address range [0:9215] File: C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Memoria/LECDataMemory7.sv Line: 13
Warning (10855): Verilog HDL warning at LECDataMemory7.sv(13): initial value for variable memory1 should be constant File: C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Memoria/LECDataMemory7.sv Line: 13
Warning (10030): Net "memory1" at LECDataMemory7.sv(7) has no driver or initial value, using a default initial value '0' File: C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Memoria/LECDataMemory7.sv Line: 7
Info (12128): Elaborating entity "LECDataMemory8" for hierarchy "ProyectMain:MAIN|DataMemory:DMEM|LECDataMemory8:MEM8" File: C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Memoria/DataMemory.sv Line: 18
Warning (10850): Verilog HDL warning at LECDataMemory8.sv(13): number of words (0) in memory file does not match the number of elements in the address range [0:9215] File: C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Memoria/LECDataMemory8.sv Line: 13
Warning (10855): Verilog HDL warning at LECDataMemory8.sv(13): initial value for variable memory1 should be constant File: C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Memoria/LECDataMemory8.sv Line: 13
Warning (10030): Net "memory1" at LECDataMemory8.sv(7) has no driver or initial value, using a default initial value '0' File: C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Memoria/LECDataMemory8.sv Line: 7
Info (12128): Elaborating entity "LECDataMemory9" for hierarchy "ProyectMain:MAIN|DataMemory:DMEM|LECDataMemory9:MEM9" File: C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Memoria/DataMemory.sv Line: 19
Warning (10850): Verilog HDL warning at LECDataMemory9.sv(13): number of words (0) in memory file does not match the number of elements in the address range [0:9215] File: C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Memoria/LECDataMemory9.sv Line: 13
Warning (10855): Verilog HDL warning at LECDataMemory9.sv(13): initial value for variable memory1 should be constant File: C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Memoria/LECDataMemory9.sv Line: 13
Warning (10030): Net "memory1" at LECDataMemory9.sv(7) has no driver or initial value, using a default initial value '0' File: C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Memoria/LECDataMemory9.sv Line: 7
Info (12128): Elaborating entity "LECDataMemory10" for hierarchy "ProyectMain:MAIN|DataMemory:DMEM|LECDataMemory10:MEM10" File: C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Memoria/DataMemory.sv Line: 20
Warning (10850): Verilog HDL warning at LECDataMemory10.sv(13): number of words (0) in memory file does not match the number of elements in the address range [0:9215] File: C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Memoria/LECDataMemory10.sv Line: 13
Warning (10855): Verilog HDL warning at LECDataMemory10.sv(13): initial value for variable memory1 should be constant File: C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Memoria/LECDataMemory10.sv Line: 13
Warning (10030): Net "memory1" at LECDataMemory10.sv(7) has no driver or initial value, using a default initial value '0' File: C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Memoria/LECDataMemory10.sv Line: 7
Info (12128): Elaborating entity "LECDataMemory11" for hierarchy "ProyectMain:MAIN|DataMemory:DMEM|LECDataMemory11:MEM11" File: C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Memoria/DataMemory.sv Line: 21
Warning (10850): Verilog HDL warning at LECDataMemory11.sv(13): number of words (0) in memory file does not match the number of elements in the address range [0:9215] File: C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Memoria/LECDataMemory11.sv Line: 13
Warning (10855): Verilog HDL warning at LECDataMemory11.sv(13): initial value for variable memory1 should be constant File: C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Memoria/LECDataMemory11.sv Line: 13
Warning (10030): Net "memory1" at LECDataMemory11.sv(7) has no driver or initial value, using a default initial value '0' File: C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Memoria/LECDataMemory11.sv Line: 7
Info (12128): Elaborating entity "LECDataMemory12" for hierarchy "ProyectMain:MAIN|DataMemory:DMEM|LECDataMemory12:MEM12" File: C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Memoria/DataMemory.sv Line: 22
Warning (10850): Verilog HDL warning at LECDataMemory12.sv(13): number of words (0) in memory file does not match the number of elements in the address range [0:9215] File: C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Memoria/LECDataMemory12.sv Line: 13
Warning (10855): Verilog HDL warning at LECDataMemory12.sv(13): initial value for variable memory1 should be constant File: C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Memoria/LECDataMemory12.sv Line: 13
Warning (10030): Net "memory1" at LECDataMemory12.sv(7) has no driver or initial value, using a default initial value '0' File: C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Memoria/LECDataMemory12.sv Line: 7
Info (12128): Elaborating entity "LECDataMemory13" for hierarchy "ProyectMain:MAIN|DataMemory:DMEM|LECDataMemory13:MEM13" File: C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Memoria/DataMemory.sv Line: 23
Warning (10850): Verilog HDL warning at LECDataMemory13.sv(13): number of words (0) in memory file does not match the number of elements in the address range [0:9215] File: C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Memoria/LECDataMemory13.sv Line: 13
Warning (10855): Verilog HDL warning at LECDataMemory13.sv(13): initial value for variable memory1 should be constant File: C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Memoria/LECDataMemory13.sv Line: 13
Warning (10030): Net "memory1" at LECDataMemory13.sv(7) has no driver or initial value, using a default initial value '0' File: C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Memoria/LECDataMemory13.sv Line: 7
Info (12128): Elaborating entity "LECDataMemory14" for hierarchy "ProyectMain:MAIN|DataMemory:DMEM|LECDataMemory14:MEM14" File: C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Memoria/DataMemory.sv Line: 24
Warning (10850): Verilog HDL warning at LECDataMemory14.sv(13): number of words (0) in memory file does not match the number of elements in the address range [0:9215] File: C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Memoria/LECDataMemory14.sv Line: 13
Warning (10855): Verilog HDL warning at LECDataMemory14.sv(13): initial value for variable memory1 should be constant File: C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Memoria/LECDataMemory14.sv Line: 13
Warning (10030): Net "memory1" at LECDataMemory14.sv(7) has no driver or initial value, using a default initial value '0' File: C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Memoria/LECDataMemory14.sv Line: 7
Info (12128): Elaborating entity "LECDataMemory15" for hierarchy "ProyectMain:MAIN|DataMemory:DMEM|LECDataMemory15:MEM15" File: C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Memoria/DataMemory.sv Line: 25
Warning (10850): Verilog HDL warning at LECDataMemory15.sv(13): number of words (0) in memory file does not match the number of elements in the address range [0:9215] File: C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Memoria/LECDataMemory15.sv Line: 13
Warning (10855): Verilog HDL warning at LECDataMemory15.sv(13): initial value for variable memory1 should be constant File: C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Memoria/LECDataMemory15.sv Line: 13
Warning (10030): Net "memory1" at LECDataMemory15.sv(7) has no driver or initial value, using a default initial value '0' File: C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Memoria/LECDataMemory15.sv Line: 7
Info (12128): Elaborating entity "LECDataMemory16" for hierarchy "ProyectMain:MAIN|DataMemory:DMEM|LECDataMemory16:MEM16" File: C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Memoria/DataMemory.sv Line: 26
Warning (10850): Verilog HDL warning at LECDataMemory16.sv(13): number of words (0) in memory file does not match the number of elements in the address range [0:9215] File: C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Memoria/LECDataMemory16.sv Line: 13
Warning (10855): Verilog HDL warning at LECDataMemory16.sv(13): initial value for variable memory1 should be constant File: C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Memoria/LECDataMemory16.sv Line: 13
Warning (10030): Net "memory1" at LECDataMemory16.sv(7) has no driver or initial value, using a default initial value '0' File: C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Memoria/LECDataMemory16.sv Line: 7
Info (12128): Elaborating entity "WRDataMemory" for hierarchy "ProyectMain:MAIN|DataMemory:DMEM|WRDataMemory:WRMEM" File: C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Memoria/DataMemory.sv Line: 27
Warning (10036): Verilog HDL or VHDL warning at WRDataMemory.sv(8): object "memory" assigned a value but never read File: C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Memoria/WRDataMemory.sv Line: 8
Warning (10175): Verilog HDL warning at WRDataMemory.sv(52): ignoring unsupported system task File: C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Memoria/WRDataMemory.sv Line: 52
Warning (10034): Output port "RD" at WRDataMemory.sv(5) has no driver File: C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Memoria/WRDataMemory.sv Line: 5
Info (12128): Elaborating entity "calcdir" for hierarchy "ProyectMain:MAIN|DataMemory:DMEM|WRDataMemory:WRMEM|calcdir:CALC" File: C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Memoria/WRDataMemory.sv Line: 14
Info (12128): Elaborating entity "VecMux16_1" for hierarchy "ProyectMain:MAIN|DataMemory:DMEM|VecMux16_1:MUX" File: C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Memoria/DataMemory.sv Line: 28
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "clk" is missing source, defaulting to GND File: C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/TestBenchs/TestBenchProyectMain.sv Line: 2
Warning (12241): 16 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (144001): Generated suppressed messages file C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/output_files/CPUVectorial.map.smsg
Info: Quartus Prime Analysis & Elaboration was successful. 0 errors, 62 warnings
    Info: Peak virtual memory: 9527 megabytes
    Info: Processing ended: Mon Nov 23 15:07:57 2020
    Info: Elapsed time: 00:03:45
    Info: Total CPU time (on all processors): 00:04:14


+--------------------------------------------+
; Analysis & Elaboration Suppressed Messages ;
+--------------------------------------------+
The suppressed messages can be found in C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/output_files/CPUVectorial.map.smsg.


