

================================================================
== Vivado HLS Report for 'unusual_mm2s_hls'
================================================================
* Date:           Sun Sep 11 01:41:28 2016

* Version:        2015.3 (Build 1368829 on Mon Sep 28 20:31:51 PM 2015)
* Project:        unusual_mm2s_hls
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      6.72|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+-----+-----+----------+-----------+-----------+------+----------+
        |           |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1   |    ?|    ?|         ?|          -|          -|    10|    no    |
        | + R_LOOP  |    ?|    ?|         1|          1|          1|     ?|    yes   |
        | + D_LOOP  |    ?|    ?|         2|          -|          -|     ?|    no    |
        | + S_LOOP  |    ?|    ?|         2|          1|          1|     ?|    yes   |
        +-----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    165|
|FIFO             |        -|      -|       -|      -|
|Instance         |        0|      -|      74|    104|
|Memory           |        1|      -|       0|      0|
|Multiplexer      |        -|      -|       -|    139|
|Register         |        -|      -|     207|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        1|      0|     281|    408|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |    ~0   |      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------------------+-----------------------------------+---------+-------+----+-----+
    |               Instance              |               Module              | BRAM_18K| DSP48E| FF | LUT |
    +-------------------------------------+-----------------------------------+---------+-------+----+-----+
    |unusual_mm2s_hls_cpuControl_s_axi_U  |unusual_mm2s_hls_cpuControl_s_axi  |        0|      0|  74|  104|
    +-------------------------------------+-----------------------------------+---------+-------+----+-----+
    |Total                                |                                   |        0|      0|  74|  104|
    +-------------------------------------+-----------------------------------+---------+-------+----+-----+

    * DSP48: 
    N/A

    * Memory: 
    +-------------+----------------------------+---------+---+----+------+-----+------+-------------+
    |    Memory   |           Module           | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +-------------+----------------------------+---------+---+----+------+-----+------+-------------+
    |innerBRAM_U  |unusual_mm2s_hls_innerBRAM  |        1|  0|   0|   100|   32|     1|         3200|
    +-------------+----------------------------+---------+---+----+------+-----+------+-------------+
    |Total        |                            |        1|  0|   0|   100|   32|     1|         3200|
    +-------------+----------------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+-------+---+----+------------+------------+
    |    Variable Name   | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+-------+---+----+------------+------------+
    |acc_1_fu_238_p2     |     +    |      0|  0|  32|          32|          32|
    |i_1_fu_194_p2       |     +    |      0|  0|  31|          31|           1|
    |i_2_fu_224_p2       |     +    |      0|  0|  31|          31|           1|
    |i_3_fu_258_p2       |     +    |      0|  0|  31|          31|           1|
    |index_1_fu_179_p2   |     +    |      0|  0|   4|           4|           1|
    |ap_sig_bdd_110      |    and   |      0|  0|   1|           1|           1|
    |exitcond_fu_173_p2  |   icmp   |      0|  0|   2|           4|           4|
    |tmp_4_fu_219_p2     |   icmp   |      0|  0|  11|          32|          32|
    |tmp_8_fu_253_p2     |   icmp   |      0|  0|  11|          32|          32|
    |tmp_fu_189_p2       |   icmp   |      0|  0|  11|          32|          32|
    +--------------------+----------+-------+---+----+------------+------------+
    |Total               |          |      0|  0| 165|         230|         137|
    +--------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------+----+-----------+-----+-----------+
    |              Name              | LUT| Input Size| Bits| Total Bits|
    +--------------------------------+----+-----------+-----+-----------+
    |acc_fu_74                       |  32|          2|   32|         64|
    |ap_NS_fsm                       |   2|          8|    1|          8|
    |ap_sig_ioackin_output_s_TREADY  |   1|          2|    1|          2|
    |i1_reg_151                      |  31|          2|   31|         62|
    |i2_reg_162                      |  31|          2|   31|         62|
    |i_reg_140                       |  31|          2|   31|         62|
    |index_reg_129                   |   4|          2|    4|          8|
    |innerBRAM_address0              |   7|          4|    7|         28|
    +--------------------------------+----+-----------+-----+-----------+
    |Total                           | 139|         24|  138|        296|
    +--------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------+----+----+-----+-----------+
    |              Name              | FF | LUT| Bits| Const Bits|
    +--------------------------------+----+----+-----+-----------+
    |acc_fu_74                       |  32|   0|   32|          0|
    |ap_CS_fsm                       |   7|   0|    7|          0|
    |ap_reg_ioackin_output_s_TREADY  |   1|   0|    1|          0|
    |ap_reg_ppiten_pp1_it0           |   1|   0|    1|          0|
    |ap_reg_ppiten_pp1_it1           |   1|   0|    1|          0|
    |i1_reg_151                      |  31|   0|   31|          0|
    |i2_reg_162                      |  31|   0|   31|          0|
    |i_2_reg_304                     |  31|   0|   31|          0|
    |i_reg_140                       |  31|   0|   31|          0|
    |index_1_reg_287                 |   4|   0|    4|          0|
    |index_reg_129                   |   4|   0|    4|          0|
    |iteration_read_reg_269          |  32|   0|   32|          0|
    |tmp_8_reg_314                   |   1|   0|    1|          0|
    +--------------------------------+----+----+-----+-----------+
    |Total                           | 207|   0|  207|          0|
    +--------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+-------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+--------------------------+-----+-----+------------+-------------------+--------------+
|s_axi_cpuControl_AWVALID  |  in |    1|    s_axi   |     cpuControl    |    scalar    |
|s_axi_cpuControl_AWREADY  | out |    1|    s_axi   |     cpuControl    |    scalar    |
|s_axi_cpuControl_AWADDR   |  in |    5|    s_axi   |     cpuControl    |    scalar    |
|s_axi_cpuControl_WVALID   |  in |    1|    s_axi   |     cpuControl    |    scalar    |
|s_axi_cpuControl_WREADY   | out |    1|    s_axi   |     cpuControl    |    scalar    |
|s_axi_cpuControl_WDATA    |  in |   32|    s_axi   |     cpuControl    |    scalar    |
|s_axi_cpuControl_WSTRB    |  in |    4|    s_axi   |     cpuControl    |    scalar    |
|s_axi_cpuControl_ARVALID  |  in |    1|    s_axi   |     cpuControl    |    scalar    |
|s_axi_cpuControl_ARREADY  | out |    1|    s_axi   |     cpuControl    |    scalar    |
|s_axi_cpuControl_ARADDR   |  in |    5|    s_axi   |     cpuControl    |    scalar    |
|s_axi_cpuControl_RVALID   | out |    1|    s_axi   |     cpuControl    |    scalar    |
|s_axi_cpuControl_RREADY   |  in |    1|    s_axi   |     cpuControl    |    scalar    |
|s_axi_cpuControl_RDATA    | out |   32|    s_axi   |     cpuControl    |    scalar    |
|s_axi_cpuControl_RRESP    | out |    2|    s_axi   |     cpuControl    |    scalar    |
|s_axi_cpuControl_BVALID   | out |    1|    s_axi   |     cpuControl    |    scalar    |
|s_axi_cpuControl_BREADY   |  in |    1|    s_axi   |     cpuControl    |    scalar    |
|s_axi_cpuControl_BRESP    | out |    2|    s_axi   |     cpuControl    |    scalar    |
|ap_clk                    |  in |    1| ap_ctrl_hs |  unusual_mm2s_hls | return value |
|ap_rst_n                  |  in |    1| ap_ctrl_hs |  unusual_mm2s_hls | return value |
|interrupt                 | out |    1| ap_ctrl_hs |  unusual_mm2s_hls | return value |
|input_s_TDATA             |  in |   32|    axis    |   input_s_V_data  |    pointer   |
|input_s_TVALID            |  in |    1|    axis    |   input_s_V_data  |    pointer   |
|input_s_TREADY            | out |    1|    axis    |  input_s_V_last_V |    pointer   |
|input_s_TLAST             |  in |    1|    axis    |  input_s_V_last_V |    pointer   |
|output_s_TDATA            | out |   32|    axis    |  output_s_V_data  |    pointer   |
|output_s_TVALID           | out |    1|    axis    | output_s_V_last_V |    pointer   |
|output_s_TREADY           |  in |    1|    axis    | output_s_V_last_V |    pointer   |
|output_s_TLAST            | out |    1|    axis    | output_s_V_last_V |    pointer   |
+--------------------------+-----+-----+------------+-------------------+--------------+

