Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Reading design: cd.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "cd.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "cd"
Output Format                      : NGC
Target Device                      : xc3s1000-5-ft256

---- Source Options
Top Module Name                    : cd
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Workspace VHDL limpio/TOC-P6/P6/cd.vhd" in Library work.
Entity <cd> compiled.
Entity <cd> (Architecture <behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <cd> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <cd> in library <work> (Architecture <behavioral>).
WARNING:Xst:1610 - "C:/Workspace VHDL limpio/TOC-P6/P6/cd.vhd" line 430: Width mismatch. <adder_output> has a width of 9 bits but assigned expression is 8-bit wide.
INFO:Xst:1561 - "C:/Workspace VHDL limpio/TOC-P6/P6/cd.vhd" line 511: Mux is complete : default of case is discarded
INFO:Xst:2679 - Register <exponente_add> in unit <cd> has a constant value of 1 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <exp_inf> in unit <cd> has a constant value of 1 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <exp_0> in unit <cd> has a constant value of 1 during circuit operation. The register is replaced by logic.
Entity <cd> analyzed. Unit <cd> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <cd>.
    Related source file is "C:/Workspace VHDL limpio/TOC-P6/P6/cd.vhd".
WARNING:Xst:1306 - Output <res> is never assigned.
WARNING:Xst:646 - Signal <resultado> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <res_ld> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <overflow> is used but never assigned. This sourceless signal will be automatically connected to value 00.
WARNING:Xst:646 - Signal <op_ld> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <m_ld> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <exp_res_ld> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <cmp_exp_res_inf> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <cmp_exp_res_0> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:646 - Signal <adder_output<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 8-bit adder for signal <adder_output$add0000> created at line 430.
    Found 8-bit register for signal <exp1>.
    Found 8-bit register for signal <exp2>.
    Found 8-bit register for signal <exp_res>.
    Found 24-bit register for signal <m1>.
    Found 24-bit register for signal <m2>.
    Found 48-bit register for signal <m_res>.
    Found 23-bit register for signal <man1>.
    Found 23-bit register for signal <man2>.
    Found 24x24-bit multiplier for signal <mult_output>.
    Found 8-bit adder for signal <mux_exp_res_out$addsub0000> created at line 448.
    Found 8-bit subtractor for signal <sustr_output>.
    Summary:
	inferred 166 D-type flip-flop(s).
	inferred   3 Adder/Subtractor(s).
	inferred   1 Multiplier(s).
Unit <cd> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 1
 24x24-bit multiplier                                  : 1
# Adders/Subtractors                                   : 1
 8-bit adder                                           : 1
# Registers                                            : 7
 23-bit register                                       : 2
 24-bit register                                       : 2
 48-bit register                                       : 1
 8-bit register                                        : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Registers                                            : 110
 Flip-Flops                                            : 110

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <m1_23> in Unit <cd> is equivalent to the following FF/Latch, which will be removed : <m2_23> 

Optimizing unit <cd> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block cd, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 109
 Flip-Flops                                            : 109

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : cd.ngr
Top Level Output File Name         : cd
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 120

Cell Usage :
# BELS                             : 38
#      GND                         : 1
#      LUT2                        : 4
#      LUT4                        : 20
#      MUXCY                       : 12
#      VCC                         : 1
# FlipFlops/Latches                : 109
#      FDC                         : 109
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 76
#      IBUF                        : 63
#      OBUF                        : 13
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s1000ft256-5 

 Number of Slices:                       71  out of   7680     0%  
 Number of Slice Flip Flops:             93  out of  15360     0%  
 Number of 4 input LUTs:                 24  out of  15360     0%  
 Number of IOs:                         120
 Number of bonded IOBs:                  77  out of    173    44%  
    IOB Flip Flops:                      16
 Number of GCLKs:                         1  out of      8    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 109   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
rst                                | IBUF                   | 109   |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 1.483ns (Maximum Frequency: 674.377MHz)
   Minimum input arrival time before clock: 1.572ns
   Maximum output required time after clock: 9.190ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 1.483ns (frequency: 674.377MHz)
  Total number of paths / destination ports: 46 / 46
-------------------------------------------------------------------------
Delay:               1.483ns (Levels of Logic = 0)
  Source:            man1_0 (FF)
  Destination:       m1_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: man1_0 to m1_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.626   0.681  man1_0 (man1_0)
     FDC:D                     0.176          m1_0
    ----------------------------------------
    Total                      1.483ns (0.802ns logic, 0.681ns route)
                                       (54.1% logic, 45.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 62 / 62
-------------------------------------------------------------------------
Offset:              1.572ns (Levels of Logic = 1)
  Source:            op1<23> (PAD)
  Destination:       exp1_0 (FF)
  Destination Clock: clk rising

  Data Path: op1<23> to exp1_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.715   0.681  op1_23_IBUF (op1_23_IBUF)
     FDC:D                     0.176          exp1_0
    ----------------------------------------
    Total                      1.572ns (0.891ns logic, 0.681ns route)
                                       (56.7% logic, 43.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 80 / 6
-------------------------------------------------------------------------
Offset:              9.190ns (Levels of Logic = 3)
  Source:            exp1_3 (FF)
  Destination:       status<12> (PAD)
  Source Clock:      clk rising

  Data Path: exp1_3 to status<12>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.626   1.040  exp1_3 (exp1_3)
     LUT4:I0->O            1   0.479   0.976  exp1_inf_cmp_eq00004 (exp1_inf_cmp_eq00004)
     LUT2:I0->O            1   0.479   0.681  exp1_inf_cmp_eq000010 (status_12_OBUF)
     OBUF:I->O                 4.909          status_12_OBUF (status<12>)
    ----------------------------------------
    Total                      9.190ns (6.493ns logic, 2.697ns route)
                                       (70.7% logic, 29.3% route)

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 4.45 secs
 
--> 

Total memory usage is 257268 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   11 (   0 filtered)
Number of infos    :    5 (   0 filtered)

