CommitId: 7c253ff535a74a601fef5ff494f81df6e4d66460
Re-organized the "openMSP430_defines.v" file.
--- a/fpga/actel_m1a3pl_dev_kit/rtl/verilog/openmsp430/omsp_watchdog.v
+++ b/fpga/actel_m1a3pl_dev_kit/rtl/verilog/openmsp430/omsp_watchdog.v
@@ -31,9 +31,9 @@
 //              - Olivier Girard,    olgirard@gmail.com
 //
 //----------------------------------------------------------------------------
-// $Rev: 106 $
+// $Rev: 103 $
 // $LastChangedBy: olivier.girard $
-// $LastChangedDate: 2011-03-25 23:01:03 +0100 (Fri, 25 Mar 2011) $
+// $LastChangedDate: 2011-03-05 15:44:48 +0100 (Sat, 05 Mar 2011) $
 //----------------------------------------------------------------------------
 `ifdef OMSP_NO_INCLUDE
 `else

ParseResult:
UPD HdlIdDef@@reg_wr to reg_wr
    UPD HdlOp@@PARAMETRIZATION to PARAMETRIZATION
        UPD HdlOp@@DOWNTO to DOWNTO
            INS HdlOp@@SUB to ops
            UPD HdlOp@@SUB to SUB
                INS list@@ops to SUB
                INS HdlValueId@@DEC_SZ to ops
    UPD HdlOp@@AND to AND
        UPD HdlOp@@REPL_CONCAT to REPL_CONCAT
            INS HdlValueId@@DEC_SZ to ops

UPD HdlIdDef@@reg_rd to reg_rd
    UPD HdlOp@@PARAMETRIZATION to PARAMETRIZATION
        UPD HdlOp@@DOWNTO to DOWNTO
            INS HdlOp@@SUB to ops
            UPD HdlOp@@SUB to SUB
                INS list@@ops to SUB
                INS HdlValueId@@DEC_SZ to ops
    UPD HdlOp@@AND to AND
        UPD HdlOp@@REPL_CONCAT to REPL_CONCAT
            INS HdlValueId@@DEC_SZ to ops


CommitId: 7c253ff535a74a601fef5ff494f81df6e4d66460
Re-organized the "openMSP430_defines.v" file.
--- a/fpga/altera_de1_board/rtl/verilog/openmsp430/omsp_dbg.v
+++ b/fpga/altera_de1_board/rtl/verilog/openmsp430/omsp_dbg.v
@@ -72,7 +72,7 @@ module  omsp_dbg (
     fe_mb_en,                       // Frontend Memory bus enable
     fe_mdb_in,                      // Frontend Memory data bus input
     pc,                             // Program counter
-    puc                             // Main system reset
+    puc_rst                         // Main system reset
 );
 
 // OUTPUTs

ParseResult:
INS HdlIdDef@@mpy_info to objs
HdlIdDef: mpy_info
    HdlValueInt: 1
    HdlDirection: INTERNAL

INS HdlIdDef@@dmem_size to objs
HdlIdDef: dmem_size
    HdlOp: PARAMETRIZATION
        list: ops
            HdlValueId: wire
            HdlOp: DOWNTO
                list: ops
                    HdlValueInt: 8
                    HdlValueInt: 0
    HdlOp: SRL
        list: ops
            HdlValueInt: 1024
            HdlValueInt: 7
    HdlDirection: INTERNAL

INS HdlIdDef@@pmem_size to objs
HdlIdDef: pmem_size
    HdlOp: PARAMETRIZATION
        list: ops
            HdlValueId: wire
            HdlOp: DOWNTO
                list: ops
                    HdlValueInt: 5
                    HdlValueInt: 0
    HdlOp: SRL
        list: ops
            HdlValueInt: 4096
            HdlValueInt: 10
    HdlDirection: INTERNAL

INS HdlIdDef@@cpu_id to objs

UPD HdlIdDef@@cpu_id to cpu_id
    INS HdlOp@@CONCAT to cpu_id
    HdlOp: CONCAT
        list: ops
            HdlOp: CONCAT
                list: ops
                    HdlOp: CONCAT
                        list: ops
                            HdlOp: CONCAT
                                list: ops
                                    HdlOp: CONCAT
                                        list: ops
                                            HdlOp: CONCAT
                                                list: ops
                                                    HdlValueId: pmem_size
                                                    HdlValueId: dmem_size
                                            HdlValueId: mpy_info
                                    HdlValueId: per_space
                            HdlValueId: user_version
                    HdlValueId: cpu_asic
            HdlValueId: cpu_version
    INS HdlDirection@@INTERNAL to cpu_id

UPD HdlStmCase@@dbg_addr_in to dbg_addr_in
    DEL tuple@@ from cases
    tuple
        HdlValueId: BRK0_CTL
        HdlOp: ASSIGN
            list: ops
                HdlValueId: reg_dec
                HdlValueId: BRK0_CTL_D
    DEL tuple@@ from cases
    tuple
        HdlValueId: BRK0_STAT
        HdlOp: ASSIGN
            list: ops
                HdlValueId: reg_dec
                HdlValueId: BRK0_STAT_D
    DEL tuple@@ from cases
    tuple
        HdlValueId: BRK0_ADDR0
        HdlOp: ASSIGN
            list: ops
                HdlValueId: reg_dec
                HdlValueId: BRK0_ADDR0_D
    DEL tuple@@ from cases
    tuple
        HdlValueId: BRK0_ADDR1
        HdlOp: ASSIGN
            list: ops
                HdlValueId: reg_dec
                HdlValueId: BRK0_ADDR1_D
    DEL tuple@@ from cases
    tuple
        HdlValueId: BRK1_CTL
        HdlOp: ASSIGN
            list: ops
                HdlValueId: reg_dec
                HdlValueId: BRK1_CTL_D
    DEL tuple@@ from cases
    tuple
        HdlValueId: BRK1_STAT
        HdlOp: ASSIGN
            list: ops
                HdlValueId: reg_dec
                HdlValueId: BRK1_STAT_D
    DEL tuple@@ from cases
    tuple
        HdlValueId: BRK1_ADDR0
        HdlOp: ASSIGN
            list: ops
                HdlValueId: reg_dec
                HdlValueId: BRK1_ADDR0_D
    DEL tuple@@ from cases
    tuple
        HdlValueId: BRK1_ADDR1
        HdlOp: ASSIGN
            list: ops
                HdlValueId: reg_dec
                HdlValueId: BRK1_ADDR1_D
    DEL tuple@@ from cases
    tuple
        HdlValueId: BRK2_CTL
        HdlOp: ASSIGN
            list: ops
                HdlValueId: reg_dec
                HdlValueId: BRK2_CTL_D
    DEL tuple@@ from cases
    tuple
        HdlValueId: BRK2_STAT
        HdlOp: ASSIGN
            list: ops
                HdlValueId: reg_dec
                HdlValueId: BRK2_STAT_D
    DEL tuple@@ from cases
    tuple
        HdlValueId: BRK2_ADDR0
        HdlOp: ASSIGN
            list: ops
                HdlValueId: reg_dec
                HdlValueId: BRK2_ADDR0_D
    DEL tuple@@ from cases
    tuple
        HdlValueId: BRK2_ADDR1
        HdlOp: ASSIGN
            list: ops
                HdlValueId: reg_dec
                HdlValueId: BRK2_ADDR1_D
    DEL tuple@@ from cases
    tuple
        HdlValueId: BRK3_CTL
        HdlOp: ASSIGN
            list: ops
                HdlValueId: reg_dec
                HdlValueId: BRK3_CTL_D
    DEL tuple@@ from cases
    tuple
        HdlValueId: BRK3_STAT
        HdlOp: ASSIGN
            list: ops
                HdlValueId: reg_dec
                HdlValueId: BRK3_STAT_D
    DEL tuple@@ from cases
    tuple
        HdlValueId: BRK3_ADDR0
        HdlOp: ASSIGN
            list: ops
                HdlValueId: reg_dec
                HdlValueId: BRK3_ADDR0_D
    DEL tuple@@ from cases
    tuple
        HdlValueId: BRK3_ADDR1
        HdlOp: ASSIGN
            list: ops
                HdlValueId: reg_dec
                HdlValueId: BRK3_ADDR1_D


CommitId: 7ffeb42b0f494a45cc60e678a78d12f0c256b819
Separated the Timer A defines from the openMSP430 ones.
--- a/core/rtl/verilog/omsp_dbg.v
+++ b/core/rtl/verilog/omsp_dbg.v
@@ -50,14 +50,18 @@ module  omsp_dbg (
     dbg_mem_en,                     // Debug unit memory enable
     dbg_mem_wr,                     // Debug unit memory write
     dbg_reg_wr,                     // Debug unit CPU register write
-    dbg_reset,                      // Reset CPU from debug interface
+    dbg_cpu_reset,                  // Reset CPU from debug interface
     dbg_uart_txd,                   // Debug interface: UART TXD
 			     
 // INPUTs
+    cpu_en_s,                       // Enable CPU code execution (synchronous)
+    dbg_clk,                        // Debug unit clock
+    dbg_en_s,                       // Debug interface enable (synchronous)
     dbg_halt_st,                    // Halt/Run status from CPU
     dbg_mem_din,                    // Debug unit Memory data input
     dbg_reg_din,                    // Debug unit CPU register data input
-    dbg_uart_rxd,                   // Debug interface: UART RXD
+    dbg_rst,                        // Debug unit reset
+    dbg_uart_rxd,                   // Debug interface: UART RXD (asynchronous)
     decode_noirq,                   // Frontend decode instruction
     eu_mab,                         // Execution-Unit Memory address bus
     eu_mb_en,                       // Execution-Unit Memory bus enable

ParseResult:
UPD HdlStmIf@@body to body
    UPD HdlValueId@@por to dbg_rst

UPD HdlStmProcess@@ to 
    UPD HdlOp@@RISING to RISING
        UPD HdlValueId@@mclk to dbg_clk
    UPD HdlOp@@RISING to RISING
        UPD HdlValueId@@por to dbg_rst


CommitId: 7ffeb42b0f494a45cc60e678a78d12f0c256b819
Separated the Timer A defines from the openMSP430 ones.
--- a/core/rtl/verilog/omsp_dbg.v
+++ b/core/rtl/verilog/omsp_dbg.v
@@ -82,15 +84,19 @@ output       [15:0] dbg_mem_dout;   // Debug unit data output
 output              dbg_mem_en;     // Debug unit memory enable
 output        [1:0] dbg_mem_wr;     // Debug unit memory write
 output              dbg_reg_wr;     // Debug unit CPU register write
-output              dbg_reset;      // Reset CPU from debug interface
+output              dbg_cpu_reset;  // Reset CPU from debug interface
 output              dbg_uart_txd;   // Debug interface: UART TXD
 
 // INPUTs
 //=========
+input               cpu_en_s;       // Enable CPU code execution (synchronous)
+input               dbg_clk;        // Debug unit clock
+input               dbg_en_s;       // Debug interface enable (synchronous)
 input               dbg_halt_st;    // Halt/Run status from CPU
 input        [15:0] dbg_mem_din;    // Debug unit Memory data input
 input        [15:0] dbg_reg_din;    // Debug unit CPU register data input
-input               dbg_uart_rxd;   // Debug interface: UART RXD
+input               dbg_rst;        // Debug unit reset
+input               dbg_uart_rxd;   // Debug interface: UART RXD (asynchronous)
 input               decode_noirq;   // Frontend decode instruction
 input        [15:0] eu_mab;         // Execution-Unit Memory address bus
 input               eu_mb_en;       // Execution-Unit Memory bus enable

ParseResult:
UPD HdlStmIf@@body to body
    UPD HdlValueId@@por to dbg_rst

UPD HdlStmIf@@body to body
    UPD HdlValueId@@por to dbg_rst

UPD HdlStmIf@@body to body
    UPD HdlValueId@@por to dbg_rst

UPD HdlStmProcess@@ to 
    UPD HdlOp@@RISING to RISING
        UPD HdlValueId@@mclk to dbg_clk
    UPD HdlOp@@RISING to RISING
        UPD HdlValueId@@por to dbg_rst

UPD HdlStmProcess@@ to 
    UPD HdlOp@@RISING to RISING
        UPD HdlValueId@@mclk to dbg_clk
    UPD HdlOp@@RISING to RISING
        UPD HdlValueId@@por to dbg_rst

UPD HdlStmProcess@@ to 
    UPD HdlOp@@RISING to RISING
        UPD HdlValueId@@mclk to dbg_clk
    UPD HdlOp@@RISING to RISING
        UPD HdlValueId@@por to dbg_rst


CommitId: 7ffeb42b0f494a45cc60e678a78d12f0c256b819
Separated the Timer A defines from the openMSP430 ones.
--- a/core/rtl/verilog/omsp_dbg.v
+++ b/core/rtl/verilog/omsp_dbg.v
@@ -100,9 +106,7 @@ input        [15:0] eu_mdb_out;     // Memory data bus output
 input               exec_done;      // Execution completed
 input               fe_mb_en;       // Frontend Memory bus enable
 input        [15:0] fe_mdb_in;      // Frontend Memory data bus input
-input               mclk;           // Main system clock
 input        [15:0] pc;             // Program counter
-input               por;            // Power on reset
 input               puc;            // Main system reset
 
 

ParseResult:
UPD HdlStmIf@@body to body
    UPD HdlValueId@@por to dbg_rst

UPD HdlStmIf@@body to body
    UPD HdlValueId@@por to dbg_rst

UPD HdlStmProcess@@ to 
    UPD HdlOp@@RISING to RISING
        UPD HdlValueId@@mclk to dbg_clk
    UPD HdlOp@@RISING to RISING
        UPD HdlValueId@@por to dbg_rst

UPD HdlStmProcess@@ to 
    UPD HdlOp@@RISING to RISING
        UPD HdlValueId@@mclk to dbg_clk
    UPD HdlOp@@RISING to RISING
        UPD HdlValueId@@por to dbg_rst


CommitId: 7ffeb42b0f494a45cc60e678a78d12f0c256b819
Separated the Timer A defines from the openMSP430 ones.
--- a/core/rtl/verilog/omsp_dbg.v
+++ b/core/rtl/verilog/omsp_dbg.v
@@ -206,10 +210,10 @@ parameter           BRK3_ADDR1_D = (64'h1 << BRK3_ADDR1);
 
 // PUC is localy used as a data.
 reg  [1:0] puc_sync;
-always @ (posedge mclk or posedge por)
-  if (por) puc_sync <=  2'b11;
-  else     puc_sync <=  {puc_sync[0] , puc};
-wire       puc_s     =  puc_sync[1];
+always @ (posedge dbg_clk or posedge dbg_rst)
+  if (dbg_rst) puc_sync <=  2'b11;
+  else         puc_sync <=  {puc_sync[0] , puc};
+wire           puc_s     =  puc_sync[1];
 
 
 //============================================================================

ParseResult:
UPD HdlStmIf@@body to body
    UPD HdlValueId@@por to dbg_rst

UPD HdlStmProcess@@ to 
    UPD HdlOp@@RISING to RISING
        UPD HdlValueId@@mclk to dbg_clk
    UPD HdlOp@@RISING to RISING
        UPD HdlValueId@@por to dbg_rst


CommitId: e20d89c58e33b3eefde4601f57a347d5a228cef4
Add full ASIC support (low-power modes, DFT, ...).
--- a/core/rtl/verilog/periph/omsp_gpio.v
+++ b/core/rtl/verilog/periph/omsp_gpio.v
@@ -182,7 +182,7 @@ parameter [DEC_WD-1:0] P1IN        = 'h20,                    // Port 1
                        P6SEL       = 'h37;
 
 // Register one-hot decoder utilities
-parameter              DEC_SZ      =  2**DEC_WD;
+parameter              DEC_SZ      =  (1 << DEC_WD);
 parameter [DEC_SZ-1:0] BASE_REG    =  {{DEC_SZ-1{1'b0}}, 1'b1};
 
 // Register one-hot decoder

ParseResult:
UPD HdlModuleDec@@omsp_gpio to omsp_gpio
    INS list@@objs to omsp_gpio

UPD HdlIdDef@@DEC_SZ to DEC_SZ
    UPD HdlOp@@POW to SLL
    UPD HdlOp@@POW to POW
        UPD HdlValueInt@@2 to 1

UPD HdlModuleDec@@omsp_gpio to omsp_gpio
    DEL list@@objs from omsp_gpio


CommitId: e20d89c58e33b3eefde4601f57a347d5a228cef4
Add full ASIC support (low-power modes, DFT, ...).
--- a/core/rtl/verilog/periph/omsp_gpio.v
+++ b/core/rtl/verilog/periph/omsp_gpio.v
@@ -278,14 +278,14 @@ wire [DEC_SZ-1:0] reg_rd       = reg_dec & {DEC_SZ{reg_read}};
 //---------------
 wire [7:0] p1in;
 
-omsp_sync_cell sync_cell_p1in_0 (.data_out(p1in[0]), .clk(mclk), .data_in(p1_din[0] & P1_EN[0]), .rst(puc_rst));
-omsp_sync_cell sync_cell_p1in_1 (.data_out(p1in[1]), .clk(mclk), .data_in(p1_din[1] & P1_EN[0]), .rst(puc_rst));
-omsp_sync_cell sync_cell_p1in_2 (.data_out(p1in[2]), .clk(mclk), .data_in(p1_din[2] & P1_EN[0]), .rst(puc_rst));
-omsp_sync_cell sync_cell_p1in_3 (.data_out(p1in[3]), .clk(mclk), .data_in(p1_din[3] & P1_EN[0]), .rst(puc_rst));
-omsp_sync_cell sync_cell_p1in_4 (.data_out(p1in[4]), .clk(mclk), .data_in(p1_din[4] & P1_EN[0]), .rst(puc_rst));
-omsp_sync_cell sync_cell_p1in_5 (.data_out(p1in[5]), .clk(mclk), .data_in(p1_din[5] & P1_EN[0]), .rst(puc_rst));
-omsp_sync_cell sync_cell_p1in_6 (.data_out(p1in[6]), .clk(mclk), .data_in(p1_din[6] & P1_EN[0]), .rst(puc_rst));
-omsp_sync_cell sync_cell_p1in_7 (.data_out(p1in[7]), .clk(mclk), .data_in(p1_din[7] & P1_EN[0]), .rst(puc_rst));
+omsp_sync_cell sync_cell_p1in_0 (.data_out(p1in[0]), .data_in(p1_din[0] & P1_EN[0]), .clk(mclk), .rst(puc_rst));
+omsp_sync_cell sync_cell_p1in_1 (.data_out(p1in[1]), .data_in(p1_din[1] & P1_EN[0]), .clk(mclk), .rst(puc_rst));
+omsp_sync_cell sync_cell_p1in_2 (.data_out(p1in[2]), .data_in(p1_din[2] & P1_EN[0]), .clk(mclk), .rst(puc_rst));
+omsp_sync_cell sync_cell_p1in_3 (.data_out(p1in[3]), .data_in(p1_din[3] & P1_EN[0]), .clk(mclk), .rst(puc_rst));
+omsp_sync_cell sync_cell_p1in_4 (.data_out(p1in[4]), .data_in(p1_din[4] & P1_EN[0]), .clk(mclk), .rst(puc_rst));
+omsp_sync_cell sync_cell_p1in_5 (.data_out(p1in[5]), .data_in(p1_din[5] & P1_EN[0]), .clk(mclk), .rst(puc_rst));
+omsp_sync_cell sync_cell_p1in_6 (.data_out(p1in[6]), .data_in(p1_din[6] & P1_EN[0]), .clk(mclk), .rst(puc_rst));
+omsp_sync_cell sync_cell_p1in_7 (.data_out(p1in[7]), .data_in(p1_din[7] & P1_EN[0]), .clk(mclk), .rst(puc_rst));
 
 
 // P1OUT Register

ParseResult:
UPD HdlModuleDec@@omsp_gpio to omsp_gpio
    INS list@@objs to omsp_gpio

UPD HdlModuleDec@@omsp_gpio to omsp_gpio
    DEL list@@objs from omsp_gpio


CommitId: e20d89c58e33b3eefde4601f57a347d5a228cef4
Add full ASIC support (low-power modes, DFT, ...).
--- a/core/rtl/verilog/periph/omsp_gpio.v
+++ b/core/rtl/verilog/periph/omsp_gpio.v
@@ -371,14 +371,14 @@ assign p1_sel = p1sel;
 //---------------
 wire [7:0] p2in;
 
-omsp_sync_cell sync_cell_p2in_0 (.data_out(p2in[0]), .clk(mclk), .data_in(p2_din[0] & P2_EN[0]), .rst(puc_rst));
-omsp_sync_cell sync_cell_p2in_1 (.data_out(p2in[1]), .clk(mclk), .data_in(p2_din[1] & P2_EN[0]), .rst(puc_rst));
-omsp_sync_cell sync_cell_p2in_2 (.data_out(p2in[2]), .clk(mclk), .data_in(p2_din[2] & P2_EN[0]), .rst(puc_rst));
-omsp_sync_cell sync_cell_p2in_3 (.data_out(p2in[3]), .clk(mclk), .data_in(p2_din[3] & P2_EN[0]), .rst(puc_rst));
-omsp_sync_cell sync_cell_p2in_4 (.data_out(p2in[4]), .clk(mclk), .data_in(p2_din[4] & P2_EN[0]), .rst(puc_rst));
-omsp_sync_cell sync_cell_p2in_5 (.data_out(p2in[5]), .clk(mclk), .data_in(p2_din[5] & P2_EN[0]), .rst(puc_rst));
-omsp_sync_cell sync_cell_p2in_6 (.data_out(p2in[6]), .clk(mclk), .data_in(p2_din[6] & P2_EN[0]), .rst(puc_rst));
-omsp_sync_cell sync_cell_p2in_7 (.data_out(p2in[7]), .clk(mclk), .data_in(p2_din[7] & P2_EN[0]), .rst(puc_rst));
+omsp_sync_cell sync_cell_p2in_0 (.data_out(p2in[0]), .data_in(p2_din[0] & P2_EN[0]), .clk(mclk), .rst(puc_rst));
+omsp_sync_cell sync_cell_p2in_1 (.data_out(p2in[1]), .data_in(p2_din[1] & P2_EN[0]), .clk(mclk), .rst(puc_rst));
+omsp_sync_cell sync_cell_p2in_2 (.data_out(p2in[2]), .data_in(p2_din[2] & P2_EN[0]), .clk(mclk), .rst(puc_rst));
+omsp_sync_cell sync_cell_p2in_3 (.data_out(p2in[3]), .data_in(p2_din[3] & P2_EN[0]), .clk(mclk), .rst(puc_rst));
+omsp_sync_cell sync_cell_p2in_4 (.data_out(p2in[4]), .data_in(p2_din[4] & P2_EN[0]), .clk(mclk), .rst(puc_rst));
+omsp_sync_cell sync_cell_p2in_5 (.data_out(p2in[5]), .data_in(p2_din[5] & P2_EN[0]), .clk(mclk), .rst(puc_rst));
+omsp_sync_cell sync_cell_p2in_6 (.data_out(p2in[6]), .data_in(p2_din[6] & P2_EN[0]), .clk(mclk), .rst(puc_rst));
+omsp_sync_cell sync_cell_p2in_7 (.data_out(p2in[7]), .data_in(p2_din[7] & P2_EN[0]), .clk(mclk), .rst(puc_rst));
 
 
 // P2OUT Register

ParseResult:
UPD HdlModuleDec@@omsp_gpio to omsp_gpio
    INS list@@objs to omsp_gpio

UPD HdlModuleDec@@omsp_gpio to omsp_gpio
    DEL list@@objs from omsp_gpio


CommitId: e20d89c58e33b3eefde4601f57a347d5a228cef4
Add full ASIC support (low-power modes, DFT, ...).
--- a/core/rtl/verilog/periph/omsp_gpio.v
+++ b/core/rtl/verilog/periph/omsp_gpio.v
@@ -465,14 +465,14 @@ assign p2_sel = p2sel;
 //---------------
 wire  [7:0] p3in;
 
-omsp_sync_cell sync_cell_p3in_0 (.data_out(p3in[0]), .clk(mclk), .data_in(p3_din[0] & P3_EN[0]), .rst(puc_rst));
-omsp_sync_cell sync_cell_p3in_1 (.data_out(p3in[1]), .clk(mclk), .data_in(p3_din[1] & P3_EN[0]), .rst(puc_rst));
-omsp_sync_cell sync_cell_p3in_2 (.data_out(p3in[2]), .clk(mclk), .data_in(p3_din[2] & P3_EN[0]), .rst(puc_rst));
-omsp_sync_cell sync_cell_p3in_3 (.data_out(p3in[3]), .clk(mclk), .data_in(p3_din[3] & P3_EN[0]), .rst(puc_rst));
-omsp_sync_cell sync_cell_p3in_4 (.data_out(p3in[4]), .clk(mclk), .data_in(p3_din[4] & P3_EN[0]), .rst(puc_rst));
-omsp_sync_cell sync_cell_p3in_5 (.data_out(p3in[5]), .clk(mclk), .data_in(p3_din[5] & P3_EN[0]), .rst(puc_rst));
-omsp_sync_cell sync_cell_p3in_6 (.data_out(p3in[6]), .clk(mclk), .data_in(p3_din[6] & P3_EN[0]), .rst(puc_rst));
-omsp_sync_cell sync_cell_p3in_7 (.data_out(p3in[7]), .clk(mclk), .data_in(p3_din[7] & P3_EN[0]), .rst(puc_rst));
+omsp_sync_cell sync_cell_p3in_0 (.data_out(p3in[0]), .data_in(p3_din[0] & P3_EN[0]), .clk(mclk), .rst(puc_rst));
+omsp_sync_cell sync_cell_p3in_1 (.data_out(p3in[1]), .data_in(p3_din[1] & P3_EN[0]), .clk(mclk), .rst(puc_rst));
+omsp_sync_cell sync_cell_p3in_2 (.data_out(p3in[2]), .data_in(p3_din[2] & P3_EN[0]), .clk(mclk), .rst(puc_rst));
+omsp_sync_cell sync_cell_p3in_3 (.data_out(p3in[3]), .data_in(p3_din[3] & P3_EN[0]), .clk(mclk), .rst(puc_rst));
+omsp_sync_cell sync_cell_p3in_4 (.data_out(p3in[4]), .data_in(p3_din[4] & P3_EN[0]), .clk(mclk), .rst(puc_rst));
+omsp_sync_cell sync_cell_p3in_5 (.data_out(p3in[5]), .data_in(p3_din[5] & P3_EN[0]), .clk(mclk), .rst(puc_rst));
+omsp_sync_cell sync_cell_p3in_6 (.data_out(p3in[6]), .data_in(p3_din[6] & P3_EN[0]), .clk(mclk), .rst(puc_rst));
+omsp_sync_cell sync_cell_p3in_7 (.data_out(p3in[7]), .data_in(p3_din[7] & P3_EN[0]), .clk(mclk), .rst(puc_rst));
 
 
 // P3OUT Register

ParseResult:
UPD HdlModuleDec@@omsp_gpio to omsp_gpio
    INS list@@objs to omsp_gpio

UPD HdlModuleDec@@omsp_gpio to omsp_gpio
    DEL list@@objs from omsp_gpio


CommitId: e20d89c58e33b3eefde4601f57a347d5a228cef4
Add full ASIC support (low-power modes, DFT, ...).
--- a/core/rtl/verilog/periph/omsp_gpio.v
+++ b/core/rtl/verilog/periph/omsp_gpio.v
@@ -521,14 +521,14 @@ assign p3_sel = p3sel;
 //---------------
 wire  [7:0] p4in;
 
-omsp_sync_cell sync_cell_p4in_0 (.data_out(p4in[0]), .clk(mclk), .data_in(p4_din[0] & P4_EN[0]), .rst(puc_rst));
-omsp_sync_cell sync_cell_p4in_1 (.data_out(p4in[1]), .clk(mclk), .data_in(p4_din[1] & P4_EN[0]), .rst(puc_rst));
-omsp_sync_cell sync_cell_p4in_2 (.data_out(p4in[2]), .clk(mclk), .data_in(p4_din[2] & P4_EN[0]), .rst(puc_rst));
-omsp_sync_cell sync_cell_p4in_3 (.data_out(p4in[3]), .clk(mclk), .data_in(p4_din[3] & P4_EN[0]), .rst(puc_rst));
-omsp_sync_cell sync_cell_p4in_4 (.data_out(p4in[4]), .clk(mclk), .data_in(p4_din[4] & P4_EN[0]), .rst(puc_rst));
-omsp_sync_cell sync_cell_p4in_5 (.data_out(p4in[5]), .clk(mclk), .data_in(p4_din[5] & P4_EN[0]), .rst(puc_rst));
-omsp_sync_cell sync_cell_p4in_6 (.data_out(p4in[6]), .clk(mclk), .data_in(p4_din[6] & P4_EN[0]), .rst(puc_rst));
-omsp_sync_cell sync_cell_p4in_7 (.data_out(p4in[7]), .clk(mclk), .data_in(p4_din[7] & P4_EN[0]), .rst(puc_rst));
+omsp_sync_cell sync_cell_p4in_0 (.data_out(p4in[0]), .data_in(p4_din[0] & P4_EN[0]), .clk(mclk), .rst(puc_rst));
+omsp_sync_cell sync_cell_p4in_1 (.data_out(p4in[1]), .data_in(p4_din[1] & P4_EN[0]), .clk(mclk), .rst(puc_rst));
+omsp_sync_cell sync_cell_p4in_2 (.data_out(p4in[2]), .data_in(p4_din[2] & P4_EN[0]), .clk(mclk), .rst(puc_rst));
+omsp_sync_cell sync_cell_p4in_3 (.data_out(p4in[3]), .data_in(p4_din[3] & P4_EN[0]), .clk(mclk), .rst(puc_rst));
+omsp_sync_cell sync_cell_p4in_4 (.data_out(p4in[4]), .data_in(p4_din[4] & P4_EN[0]), .clk(mclk), .rst(puc_rst));
+omsp_sync_cell sync_cell_p4in_5 (.data_out(p4in[5]), .data_in(p4_din[5] & P4_EN[0]), .clk(mclk), .rst(puc_rst));
+omsp_sync_cell sync_cell_p4in_6 (.data_out(p4in[6]), .data_in(p4_din[6] & P4_EN[0]), .clk(mclk), .rst(puc_rst));
+omsp_sync_cell sync_cell_p4in_7 (.data_out(p4in[7]), .data_in(p4_din[7] & P4_EN[0]), .clk(mclk), .rst(puc_rst));
 
 
 // P4OUT Register

ParseResult:
UPD HdlModuleDec@@omsp_gpio to omsp_gpio
    INS list@@objs to omsp_gpio

UPD HdlModuleDec@@omsp_gpio to omsp_gpio
    DEL list@@objs from omsp_gpio


CommitId: e20d89c58e33b3eefde4601f57a347d5a228cef4
Add full ASIC support (low-power modes, DFT, ...).
--- a/core/rtl/verilog/periph/omsp_gpio.v
+++ b/core/rtl/verilog/periph/omsp_gpio.v
@@ -577,14 +577,14 @@ assign p4_sel = p4sel;
 //---------------
 wire  [7:0] p5in;
 
-omsp_sync_cell sync_cell_p5in_0 (.data_out(p5in[0]), .clk(mclk), .data_in(p5_din[0] & P5_EN[0]), .rst(puc_rst));
-omsp_sync_cell sync_cell_p5in_1 (.data_out(p5in[1]), .clk(mclk), .data_in(p5_din[1] & P5_EN[0]), .rst(puc_rst));
-omsp_sync_cell sync_cell_p5in_2 (.data_out(p5in[2]), .clk(mclk), .data_in(p5_din[2] & P5_EN[0]), .rst(puc_rst));
-omsp_sync_cell sync_cell_p5in_3 (.data_out(p5in[3]), .clk(mclk), .data_in(p5_din[3] & P5_EN[0]), .rst(puc_rst));
-omsp_sync_cell sync_cell_p5in_4 (.data_out(p5in[4]), .clk(mclk), .data_in(p5_din[4] & P5_EN[0]), .rst(puc_rst));
-omsp_sync_cell sync_cell_p5in_5 (.data_out(p5in[5]), .clk(mclk), .data_in(p5_din[5] & P5_EN[0]), .rst(puc_rst));
-omsp_sync_cell sync_cell_p5in_6 (.data_out(p5in[6]), .clk(mclk), .data_in(p5_din[6] & P5_EN[0]), .rst(puc_rst));
-omsp_sync_cell sync_cell_p5in_7 (.data_out(p5in[7]), .clk(mclk), .data_in(p5_din[7] & P5_EN[0]), .rst(puc_rst));
+omsp_sync_cell sync_cell_p5in_0 (.data_out(p5in[0]), .data_in(p5_din[0] & P5_EN[0]), .clk(mclk), .rst(puc_rst));
+omsp_sync_cell sync_cell_p5in_1 (.data_out(p5in[1]), .data_in(p5_din[1] & P5_EN[0]), .clk(mclk), .rst(puc_rst));
+omsp_sync_cell sync_cell_p5in_2 (.data_out(p5in[2]), .data_in(p5_din[2] & P5_EN[0]), .clk(mclk), .rst(puc_rst));
+omsp_sync_cell sync_cell_p5in_3 (.data_out(p5in[3]), .data_in(p5_din[3] & P5_EN[0]), .clk(mclk), .rst(puc_rst));
+omsp_sync_cell sync_cell_p5in_4 (.data_out(p5in[4]), .data_in(p5_din[4] & P5_EN[0]), .clk(mclk), .rst(puc_rst));
+omsp_sync_cell sync_cell_p5in_5 (.data_out(p5in[5]), .data_in(p5_din[5] & P5_EN[0]), .clk(mclk), .rst(puc_rst));
+omsp_sync_cell sync_cell_p5in_6 (.data_out(p5in[6]), .data_in(p5_din[6] & P5_EN[0]), .clk(mclk), .rst(puc_rst));
+omsp_sync_cell sync_cell_p5in_7 (.data_out(p5in[7]), .data_in(p5_din[7] & P5_EN[0]), .clk(mclk), .rst(puc_rst));
 
 
 // P5OUT Register

ParseResult:
UPD HdlModuleDec@@omsp_gpio to omsp_gpio
    INS list@@objs to omsp_gpio

UPD HdlModuleDec@@omsp_gpio to omsp_gpio
    DEL list@@objs from omsp_gpio


CommitId: e20d89c58e33b3eefde4601f57a347d5a228cef4
Add full ASIC support (low-power modes, DFT, ...).
--- a/core/rtl/verilog/periph/omsp_gpio.v
+++ b/core/rtl/verilog/periph/omsp_gpio.v
@@ -633,14 +633,14 @@ assign p5_sel = p5sel;
 //---------------
 wire  [7:0] p6in;
 
-omsp_sync_cell sync_cell_p6in_0 (.data_out(p6in[0]), .clk(mclk), .data_in(p6_din[0] & P6_EN[0]), .rst(puc_rst));
-omsp_sync_cell sync_cell_p6in_1 (.data_out(p6in[1]), .clk(mclk), .data_in(p6_din[1] & P6_EN[0]), .rst(puc_rst));
-omsp_sync_cell sync_cell_p6in_2 (.data_out(p6in[2]), .clk(mclk), .data_in(p6_din[2] & P6_EN[0]), .rst(puc_rst));
-omsp_sync_cell sync_cell_p6in_3 (.data_out(p6in[3]), .clk(mclk), .data_in(p6_din[3] & P6_EN[0]), .rst(puc_rst));
-omsp_sync_cell sync_cell_p6in_4 (.data_out(p6in[4]), .clk(mclk), .data_in(p6_din[4] & P6_EN[0]), .rst(puc_rst));
-omsp_sync_cell sync_cell_p6in_5 (.data_out(p6in[5]), .clk(mclk), .data_in(p6_din[5] & P6_EN[0]), .rst(puc_rst));
-omsp_sync_cell sync_cell_p6in_6 (.data_out(p6in[6]), .clk(mclk), .data_in(p6_din[6] & P6_EN[0]), .rst(puc_rst));
-omsp_sync_cell sync_cell_p6in_7 (.data_out(p6in[7]), .clk(mclk), .data_in(p6_din[7] & P6_EN[0]), .rst(puc_rst));
+omsp_sync_cell sync_cell_p6in_0 (.data_out(p6in[0]), .data_in(p6_din[0] & P6_EN[0]), .clk(mclk), .rst(puc_rst));
+omsp_sync_cell sync_cell_p6in_1 (.data_out(p6in[1]), .data_in(p6_din[1] & P6_EN[0]), .clk(mclk), .rst(puc_rst));
+omsp_sync_cell sync_cell_p6in_2 (.data_out(p6in[2]), .data_in(p6_din[2] & P6_EN[0]), .clk(mclk), .rst(puc_rst));
+omsp_sync_cell sync_cell_p6in_3 (.data_out(p6in[3]), .data_in(p6_din[3] & P6_EN[0]), .clk(mclk), .rst(puc_rst));
+omsp_sync_cell sync_cell_p6in_4 (.data_out(p6in[4]), .data_in(p6_din[4] & P6_EN[0]), .clk(mclk), .rst(puc_rst));
+omsp_sync_cell sync_cell_p6in_5 (.data_out(p6in[5]), .data_in(p6_din[5] & P6_EN[0]), .clk(mclk), .rst(puc_rst));
+omsp_sync_cell sync_cell_p6in_6 (.data_out(p6in[6]), .data_in(p6_din[6] & P6_EN[0]), .clk(mclk), .rst(puc_rst));
+omsp_sync_cell sync_cell_p6in_7 (.data_out(p6in[7]), .data_in(p6_din[7] & P6_EN[0]), .clk(mclk), .rst(puc_rst));
 
 
 // P6OUT Register
ParseResult:
UPD HdlModuleDec@@omsp_gpio to omsp_gpio
    INS list@@objs to omsp_gpio

UPD HdlModuleDec@@omsp_gpio to omsp_gpio
    DEL list@@objs from omsp_gpio


CommitId: c87d864c268bea9b183261dbf9b1deea3f863fb4
Fixed Hardware Multiplier byte operations bug: http://opencores.org/bug,assign,2247
--- a/fpga/actel_m1a3pl_dev_kit/rtl/verilog/openmsp430/omsp_multiplier.v
+++ b/fpga/actel_m1a3pl_dev_kit/rtl/verilog/openmsp430/omsp_multiplier.v
@@ -121,29 +121,31 @@ wire  early_read;
 //============================================================================
 
 // Local register selection
-wire              reg_sel   =  per_en & (per_addr[13:DEC_WD-1]==BASE_ADDR[14:DEC_WD]);
+wire              reg_sel     =  per_en & (per_addr[13:DEC_WD-1]==BASE_ADDR[14:DEC_WD]);
 
 // Register local address
-wire [DEC_WD-1:0] reg_addr  =  {per_addr[DEC_WD-2:0], 1'b0};
+wire [DEC_WD-1:0] reg_addr    =  {per_addr[DEC_WD-2:0], 1'b0};
 
 // Register address decode
-wire [DEC_SZ-1:0] reg_dec   =  (OP1_MPY_D   &  {DEC_SZ{(reg_addr == OP1_MPY  )}})  |
-                               (OP1_MPYS_D  &  {DEC_SZ{(reg_addr == OP1_MPYS )}})  |
-                               (OP1_MAC_D   &  {DEC_SZ{(reg_addr == OP1_MAC  )}})  |
-                               (OP1_MACS_D  &  {DEC_SZ{(reg_addr == OP1_MACS )}})  |
-                               (OP2_D       &  {DEC_SZ{(reg_addr == OP2      )}})  |
-                               (RESLO_D     &  {DEC_SZ{(reg_addr == RESLO    )}})  |
-                               (RESHI_D     &  {DEC_SZ{(reg_addr == RESHI    )}})  |
-                               (SUMEXT_D    &  {DEC_SZ{(reg_addr == SUMEXT   )}});
+wire [DEC_SZ-1:0] reg_dec     =  (OP1_MPY_D   &  {DEC_SZ{(reg_addr == OP1_MPY  )}})  |
+                                 (OP1_MPYS_D  &  {DEC_SZ{(reg_addr == OP1_MPYS )}})  |
+                                 (OP1_MAC_D   &  {DEC_SZ{(reg_addr == OP1_MAC  )}})  |
+                                 (OP1_MACS_D  &  {DEC_SZ{(reg_addr == OP1_MACS )}})  |
+                                 (OP2_D       &  {DEC_SZ{(reg_addr == OP2      )}})  |
+                                 (RESLO_D     &  {DEC_SZ{(reg_addr == RESLO    )}})  |
+                                 (RESHI_D     &  {DEC_SZ{(reg_addr == RESHI    )}})  |
+                                 (SUMEXT_D    &  {DEC_SZ{(reg_addr == SUMEXT   )}});
 		   
 // Read/Write probes
-wire              reg_write =  |per_we & reg_sel;
-wire              reg_read  = ~|per_we & reg_sel;
+wire              reg_write   =  |per_we & reg_sel;
+wire              reg_read    = ~|per_we & reg_sel;
 
 // Read/Write vectors
-wire [DEC_SZ-1:0] reg_wr    = reg_dec & {DEC_SZ{reg_write}};
-wire [DEC_SZ-1:0] reg_rd    = reg_dec & {DEC_SZ{reg_read}};
+wire [DEC_SZ-1:0] reg_wr      = reg_dec & {DEC_SZ{reg_write}};
+wire [DEC_SZ-1:0] reg_rd      = reg_dec & {DEC_SZ{reg_read}};
 
+// Masked input data for byte access
+wire       [15:0] per_din_msk =  per_din & {{8{per_we[1]}}, 8'hff};
 
 //============================================================================
 // 3) REGISTERS

ParseResult:
UPD HdlStmAssign@@ to 
    UPD HdlValueId@@per_din to per_din_msk

UPD HdlStmAssign@@ to 
    UPD HdlValueId@@per_din to per_din_msk


CommitId: 7c253ff535a74a601fef5ff494f81df6e4d66460
Re-organized the "openMSP430_defines.v" file.
--- a/fpga/actel_m1a3pl_dev_kit/rtl/verilog/openmsp430/omsp_sfr.v
+++ b/fpga/actel_m1a3pl_dev_kit/rtl/verilog/openmsp430/omsp_sfr.v
@@ -31,9 +31,9 @@
 //              - Olivier Girard,    olgirard@gmail.com
 //
 //----------------------------------------------------------------------------
-// $Rev: 106 $
+// $Rev: 103 $
 // $LastChangedBy: olivier.girard $
-// $LastChangedDate: 2011-03-25 23:01:03 +0100 (Fri, 25 Mar 2011) $
+// $LastChangedDate: 2011-03-05 15:44:48 +0100 (Sat, 05 Mar 2011) $
 //----------------------------------------------------------------------------
 `ifdef OMSP_NO_INCLUDE
 `else

ParseResult:
INS HdlIdDef@@reg_dec to objs

UPD HdlIdDef@@reg_dec to reg_dec
    INS HdlOp@@PARAMETRIZATION to reg_dec
    INS HdlOp@@OR to reg_dec
    INS HdlDirection@@INTERNAL to reg_dec
    UPD HdlOp@@PARAMETRIZATION to PARAMETRIZATION
        INS list@@ops to PARAMETRIZATION
        INS HdlValueId@@wire to ops
        UPD HdlOp@@DOWNTO to DOWNTO
            INS list@@ops to DOWNTO
            INS HdlOp@@SUB to ops
            INS HdlValueInt@@0 to ops
    UPD HdlOp@@OR to OR
        INS list@@ops to OR
        UPD HdlOp@@AND to AND
            INS list@@ops to AND
            INS HdlValueId@@IE1_D to ops
            INS HdlOp@@REPL_CONCAT to ops
            UPD HdlOp@@REPL_CONCAT to REPL_CONCAT
                INS list@@ops to REPL_CONCAT
                INS HdlValueId@@DEC_SZ to ops
                INS HdlOp@@EQ to ops
                UPD HdlOp@@EQ to EQ
                    INS HdlOp@@SRL to ops
                    UPD HdlOp@@SRL to SRL
                        INS list@@ops to SRL
                        INS HdlValueInt@@1 to ops
        UPD HdlOp@@AND to AND
            UPD HdlOp@@REPL_CONCAT to REPL_CONCAT
                INS list@@ops to REPL_CONCAT
                INS HdlValueId@@DEC_SZ to ops
                INS HdlOp@@EQ to ops
                UPD HdlOp@@EQ to EQ
                    INS list@@ops to EQ
                    INS HdlValueId@@reg_addr to ops
                    INS HdlOp@@SRL to ops
                    UPD HdlOp@@SRL to SRL
                        INS HdlValueId@@IFG1 to ops

UPD HdlIdDef@@reg_hi_wr to reg_hi_wr
    UPD HdlOp@@PARAMETRIZATION to PARAMETRIZATION
        UPD HdlOp@@DOWNTO to DOWNTO
            INS HdlOp@@SUB to ops
            UPD HdlOp@@SUB to SUB
                INS list@@ops to SUB
                INS HdlValueId@@DEC_SZ to ops
    UPD HdlOp@@AND to AND
        UPD HdlOp@@REPL_CONCAT to REPL_CONCAT
            INS HdlValueId@@DEC_SZ to ops

UPD HdlIdDef@@reg_lo_wr to reg_lo_wr
    UPD HdlOp@@PARAMETRIZATION to PARAMETRIZATION
        UPD HdlOp@@DOWNTO to DOWNTO
            INS HdlOp@@SUB to ops
            UPD HdlOp@@SUB to SUB
                INS list@@ops to SUB
                INS HdlValueId@@DEC_SZ to ops
    UPD HdlOp@@AND to AND
        UPD HdlOp@@REPL_CONCAT to REPL_CONCAT
            INS HdlValueId@@DEC_SZ to ops

UPD HdlIdDef@@reg_rd to reg_rd
    UPD HdlOp@@PARAMETRIZATION to PARAMETRIZATION
        UPD HdlOp@@DOWNTO to DOWNTO
            INS HdlOp@@SUB to ops
            UPD HdlOp@@SUB to SUB
                INS list@@ops to SUB
                INS HdlValueId@@DEC_SZ to ops
    UPD HdlOp@@AND to AND
        UPD HdlOp@@REPL_CONCAT to REPL_CONCAT
            INS HdlValueId@@DEC_SZ to ops

UPD HdlIdDef@@ie1_rd to ie1_rd
    UPD HdlOp@@SLL to SLL
        UPD HdlOp@@CONCAT to CONCAT
            UPD HdlOp@@AND to AND
                UPD HdlOp@@REPL_CONCAT to REPL_CONCAT
                    UPD HdlOp@@INDEX to INDEX
                        UPD HdlOp@@DIV to DIV
                            MOV HdlValueId@@IE1 to ops
                            HdlValueId: IE1
                            DEL HdlValueInt@@2 from ops
                            DEL list@@ops from DIV
                        DEL HdlOp@@DIV from ops

UPD HdlIdDef@@ifg1_rd to ifg1_rd
    UPD HdlOp@@SLL to SLL
        UPD HdlOp@@CONCAT to CONCAT
            UPD HdlOp@@AND to AND
                UPD HdlOp@@REPL_CONCAT to REPL_CONCAT
                    UPD HdlOp@@INDEX to INDEX
                        UPD HdlOp@@DIV to DIV
                            MOV HdlValueId@@IFG1 to ops
                            HdlValueId: IFG1
                            DEL HdlValueInt@@2 from ops
                            DEL list@@ops from DIV
                        DEL HdlOp@@DIV from ops


CommitId: 7c253ff535a74a601fef5ff494f81df6e4d66460
Re-organized the "openMSP430_defines.v" file.
--- a/core/rtl/verilog/omsp_multiplier.v
+++ b/core/rtl/verilog/omsp_multiplier.v
@@ -52,7 +52,7 @@ module  omsp_multiplier (
     per_din,                        // Peripheral data input
     per_en,                         // Peripheral enable (high active)
     per_we,                         // Peripheral write enable (high active)
-    puc                             // Main system reset
+    puc_rst                         // Main system reset
 );
 
 // OUTPUTs

ParseResult:
UPD HdlStmIf@@body to body
    UPD HdlValueId@@puc to puc_rst

UPD HdlStmProcess@@ to 
    UPD HdlOp@@RISING to RISING
        UPD HdlValueId@@puc to puc_rst


CommitId: 7c253ff535a74a601fef5ff494f81df6e4d66460
Re-organized the "openMSP430_defines.v" file.
--- a/core/rtl/verilog/omsp_multiplier.v
+++ b/core/rtl/verilog/omsp_multiplier.v
@@ -240,15 +250,15 @@ wire [15:0] per_dout   = op1_mux    |
 
 // Detect signed mode
 reg sign_sel;
-always @ (posedge mclk or posedge puc)
-  if (puc)         sign_sel <=  1'b0;
+always @ (posedge mclk or posedge puc_rst)
+  if (puc_rst)     sign_sel <=  1'b0;
   else if (op1_wr) sign_sel <=  reg_wr[OP1_MPYS] | reg_wr[OP1_MACS];
 
 
 // Detect accumulate mode
 reg acc_sel;
-always @ (posedge mclk or posedge puc)
-  if (puc)         acc_sel  <=  1'b0;
+always @ (posedge mclk or posedge puc_rst)
+  if (puc_rst)     acc_sel  <=  1'b0;
   else if (op1_wr) acc_sel  <=  reg_wr[OP1_MAC]  | reg_wr[OP1_MACS];
 
 

ParseResult:
UPD HdlIdDef@@puc to puc_rst

UPD HdlIdDef@@per_addr to per_addr
    UPD HdlOp@@PARAMETRIZATION to PARAMETRIZATION
        UPD HdlOp@@DOWNTO to DOWNTO
            UPD HdlValueInt@@7 to 13


CommitId: 7c253ff535a74a601fef5ff494f81df6e4d66460
Re-organized the "openMSP430_defines.v" file.
--- a/core/rtl/verilog/omsp_multiplier.v
+++ b/core/rtl/verilog/omsp_multiplier.v
@@ -301,9 +311,9 @@ assign early_read   = 1'b0;
   
 // Detect start of a multiplication
 reg [1:0] cycle;
-always @ (posedge mclk or posedge puc)
-  if (puc) cycle <=  2'b00;
-  else     cycle <=  {cycle[0], op2_wr};
+always @ (posedge mclk or posedge puc_rst)
+  if (puc_rst) cycle <=  2'b00;
+  else         cycle <=  {cycle[0], op2_wr};
 
 assign result_wr = |cycle;
 
ParseResult:
UPD HdlStmIf@@body to body
    UPD HdlValueId@@puc to puc_rst

UPD HdlStmProcess@@ to 
    UPD HdlOp@@RISING to RISING
        UPD HdlValueId@@puc to puc_rst


CommitId: 7c253ff535a74a601fef5ff494f81df6e4d66460
Re-organized the "openMSP430_defines.v" file.
--- a/core/rtl/verilog/periph/template_periph_8b.v
+++ b/core/rtl/verilog/periph/template_periph_8b.v
@@ -52,7 +52,7 @@ module  template_periph_8b (
     per_din,                        // Peripheral data input
     per_en,                         // Peripheral enable (high active)
     per_we,                         // Peripheral write enable (high active)
-    puc                             // Main system reset
+    puc_rst                         // Main system reset
 );
 
 // OUTPUTs

ParseResult:
UPD HdlIdDef@@puc to puc_rst


CommitId: 7c253ff535a74a601fef5ff494f81df6e4d66460
Re-organized the "openMSP430_defines.v" file.
--- a/core/rtl/verilog/periph/template_periph_8b.v
+++ b/core/rtl/verilog/periph/template_periph_8b.v
@@ -121,11 +132,11 @@ wire [255:0] reg_rd       = reg_dec & {256{reg_read}};
 //-----------------
 reg  [7:0] cntrl1;
 
-wire       cntrl1_wr  = CNTRL1[0] ? reg_hi_wr[CNTRL1/2] : reg_lo_wr[CNTRL1/2];
-wire [7:0] cntrl1_nxt = CNTRL1[0] ? per_din[15:8]       : per_din[7:0];
+wire       cntrl1_wr  = CNTRL1[0] ? reg_hi_wr[CNTRL1] : reg_lo_wr[CNTRL1];
+wire [7:0] cntrl1_nxt = CNTRL1[0] ? per_din[15:8]     : per_din[7:0];
 
-always @ (posedge mclk or posedge puc)
-  if (puc)            cntrl1 <=  8'h00;
+always @ (posedge mclk or posedge puc_rst)
+  if (puc_rst)        cntrl1 <=  8'h00;
   else if (cntrl1_wr) cntrl1 <=  cntrl1_nxt;
 
    

ParseResult:
UPD HdlIdDef@@reg_dec to reg_dec
    INS HdlOp@@OR to reg_dec
    INS HdlDirection@@INTERNAL to reg_dec
    UPD HdlOp@@OR to OR
        INS list@@ops to OR
        INS HdlOp@@OR to ops
        UPD HdlOp@@OR to OR
            INS list@@ops to OR
            INS HdlOp@@OR to ops
            UPD HdlOp@@OR to OR
                INS list@@ops to OR
                INS HdlOp@@AND to ops
                INS HdlOp@@AND to ops
                UPD HdlOp@@AND to AND
                    INS list@@ops to AND
                    INS HdlOp@@REPL_CONCAT to ops
                    UPD HdlOp@@REPL_CONCAT to REPL_CONCAT
                        INS list@@ops to REPL_CONCAT
                        INS HdlOp@@EQ to ops
                        UPD HdlOp@@EQ to EQ
                            INS list@@ops to EQ
                UPD HdlOp@@AND to AND
                    INS list@@ops to AND
                    INS HdlOp@@REPL_CONCAT to ops
                    UPD HdlOp@@REPL_CONCAT to REPL_CONCAT
                        INS list@@ops to REPL_CONCAT
                        INS HdlOp@@EQ to ops
                        UPD HdlOp@@EQ to EQ
                            INS list@@ops to EQ
                            INS HdlValueId@@reg_addr to ops
            UPD HdlOp@@AND to AND
                INS list@@ops to AND
                INS HdlValueId@@CNTRL3_D to ops
                INS HdlOp@@REPL_CONCAT to ops
                UPD HdlOp@@REPL_CONCAT to REPL_CONCAT
                    INS list@@ops to REPL_CONCAT
                    INS HdlValueId@@DEC_SZ to ops
                    INS HdlOp@@EQ to ops
                    UPD HdlOp@@EQ to EQ
                        INS HdlOp@@SRL to ops
                        UPD HdlOp@@SRL to SRL
                            INS list@@ops to SRL
                            INS HdlValueInt@@1 to ops
        UPD HdlOp@@AND to AND
            UPD HdlOp@@REPL_CONCAT to REPL_CONCAT
                INS list@@ops to REPL_CONCAT
                INS HdlValueId@@DEC_SZ to ops
                INS HdlOp@@EQ to ops
                UPD HdlOp@@EQ to EQ
                    INS list@@ops to EQ
                    INS HdlValueId@@reg_addr to ops
                    INS HdlOp@@SRL to ops
                    UPD HdlOp@@SRL to SRL
                        INS HdlValueId@@CNTRL4 to ops
    UPD HdlOp@@PARAMETRIZATION to PARAMETRIZATION
        INS HdlOp@@DOWNTO to ops
        UPD HdlOp@@DOWNTO to DOWNTO
            INS list@@ops to DOWNTO
            INS HdlOp@@SUB to ops
            INS HdlValueInt@@0 to ops
            UPD HdlOp@@SUB to SUB
                INS list@@ops to SUB
                INS HdlValueInt@@1 to ops

UPD HdlStmIf@@body to body
    UPD HdlValueId@@puc to puc_rst

UPD HdlStmProcess@@ to 
    UPD HdlOp@@RISING to RISING
        UPD HdlValueId@@puc to puc_rst

UPD HdlIdDef@@cntrl1_wr to cntrl1_wr
    UPD HdlOp@@TERNARY to TERNARY
        UPD HdlOp@@INDEX to INDEX
            UPD HdlOp@@DIV to DIV
                MOV HdlValueId@@CNTRL1 to ops
                HdlValueId: CNTRL1
                DEL HdlValueInt@@2 from ops
                DEL list@@ops from DIV
            DEL HdlOp@@DIV from ops
        UPD HdlOp@@INDEX to INDEX
            UPD HdlOp@@DIV to DIV
                MOV HdlValueId@@CNTRL1 to ops
                HdlValueId: CNTRL1
                DEL HdlValueInt@@2 from ops
                DEL list@@ops from DIV
            DEL HdlOp@@DIV from ops


CommitId: 7c253ff535a74a601fef5ff494f81df6e4d66460
Re-organized the "openMSP430_defines.v" file.
--- a/core/rtl/verilog/periph/template_periph_8b.v
+++ b/core/rtl/verilog/periph/template_periph_8b.v
@@ -133,11 +144,11 @@ always @ (posedge mclk or posedge puc)
 //-----------------
 reg  [7:0] cntrl2;
 
-wire       cntrl2_wr  = CNTRL2[0] ? reg_hi_wr[CNTRL2/2] : reg_lo_wr[CNTRL2/2];
-wire [7:0] cntrl2_nxt = CNTRL2[0] ? per_din[15:8]       : per_din[7:0];
+wire       cntrl2_wr  = CNTRL2[0] ? reg_hi_wr[CNTRL2] : reg_lo_wr[CNTRL2];
+wire [7:0] cntrl2_nxt = CNTRL2[0] ? per_din[15:8]     : per_din[7:0];
 
-always @ (posedge mclk or posedge puc)
-  if (puc)            cntrl2 <=  8'h00;
+always @ (posedge mclk or posedge puc_rst)
+  if (puc_rst)        cntrl2 <=  8'h00;
   else if (cntrl2_wr) cntrl2 <=  cntrl2_nxt;
 
    

ParseResult:
UPD HdlStmIf@@body to body
    UPD HdlValueId@@puc to puc_rst

UPD HdlStmProcess@@ to 
    UPD HdlOp@@RISING to RISING
        UPD HdlValueId@@puc to puc_rst

UPD HdlIdDef@@reg_hi_wr to reg_hi_wr
    UPD HdlOp@@PARAMETRIZATION to PARAMETRIZATION
        UPD HdlOp@@DOWNTO to DOWNTO
            INS HdlOp@@SUB to ops
            UPD HdlOp@@SUB to SUB
                INS list@@ops to SUB
                INS HdlValueId@@DEC_SZ to ops
    UPD HdlOp@@AND to AND
        UPD HdlOp@@REPL_CONCAT to REPL_CONCAT
            INS HdlValueId@@DEC_SZ to ops

UPD HdlIdDef@@reg_lo_wr to reg_lo_wr
    UPD HdlOp@@PARAMETRIZATION to PARAMETRIZATION
        UPD HdlOp@@DOWNTO to DOWNTO
            INS HdlOp@@SUB to ops
            UPD HdlOp@@SUB to SUB
                INS list@@ops to SUB
                INS HdlValueId@@DEC_SZ to ops
    UPD HdlOp@@AND to AND
        UPD HdlOp@@REPL_CONCAT to REPL_CONCAT
            INS HdlValueId@@DEC_SZ to ops

UPD HdlIdDef@@reg_rd to reg_rd
    UPD HdlOp@@PARAMETRIZATION to PARAMETRIZATION
        UPD HdlOp@@DOWNTO to DOWNTO
            INS HdlOp@@SUB to ops
            UPD HdlOp@@SUB to SUB
                INS list@@ops to SUB
                INS HdlValueId@@DEC_SZ to ops
    UPD HdlOp@@AND to AND
        UPD HdlOp@@REPL_CONCAT to REPL_CONCAT
            INS HdlValueId@@DEC_SZ to ops

UPD HdlIdDef@@cntrl2_wr to cntrl2_wr
    UPD HdlOp@@TERNARY to TERNARY
        UPD HdlOp@@INDEX to INDEX
            UPD HdlOp@@DIV to DIV
                MOV HdlValueId@@CNTRL2 to ops
                HdlValueId: CNTRL2
                DEL HdlValueInt@@2 from ops
                DEL list@@ops from DIV
            DEL HdlOp@@DIV from ops
        UPD HdlOp@@INDEX to INDEX
            UPD HdlOp@@DIV to DIV
                MOV HdlValueId@@CNTRL2 to ops
                HdlValueId: CNTRL2
                DEL HdlValueInt@@2 from ops
                DEL list@@ops from DIV
            DEL HdlOp@@DIV from ops


CommitId: 7c253ff535a74a601fef5ff494f81df6e4d66460
Re-organized the "openMSP430_defines.v" file.
--- a/core/rtl/verilog/periph/template_periph_8b.v
+++ b/core/rtl/verilog/periph/template_periph_8b.v
@@ -145,11 +156,11 @@ always @ (posedge mclk or posedge puc)
 //-----------------
 reg  [7:0] cntrl3;
 
-wire       cntrl3_wr  = CNTRL3[0] ? reg_hi_wr[CNTRL3/2] : reg_lo_wr[CNTRL3/2];
-wire [7:0] cntrl3_nxt = CNTRL3[0] ? per_din[15:8]       : per_din[7:0];
+wire       cntrl3_wr  = CNTRL3[0] ? reg_hi_wr[CNTRL3] : reg_lo_wr[CNTRL3];
+wire [7:0] cntrl3_nxt = CNTRL3[0] ? per_din[15:8]     : per_din[7:0];
 
-always @ (posedge mclk or posedge puc)
-  if (puc)            cntrl3 <=  8'h00;
+always @ (posedge mclk or posedge puc_rst)
+  if (puc_rst)        cntrl3 <=  8'h00;
   else if (cntrl3_wr) cntrl3 <=  cntrl3_nxt;
 
    

ParseResult:
UPD HdlStmIf@@body to body
    UPD HdlValueId@@puc to puc_rst

UPD HdlStmProcess@@ to 
    UPD HdlOp@@RISING to RISING
        UPD HdlValueId@@puc to puc_rst

UPD HdlIdDef@@cntrl3_wr to cntrl3_wr
    UPD HdlOp@@TERNARY to TERNARY
        UPD HdlOp@@INDEX to INDEX
            UPD HdlOp@@DIV to DIV
                MOV HdlValueId@@CNTRL3 to ops
                HdlValueId: CNTRL3
                DEL HdlValueInt@@2 from ops
                DEL list@@ops from DIV
            DEL HdlOp@@DIV from ops
        UPD HdlOp@@INDEX to INDEX
            UPD HdlOp@@DIV to DIV
                MOV HdlValueId@@CNTRL3 to ops
                HdlValueId: CNTRL3
                DEL HdlValueInt@@2 from ops
                DEL list@@ops from DIV
            DEL HdlOp@@DIV from ops


CommitId: 7c253ff535a74a601fef5ff494f81df6e4d66460
Re-organized the "openMSP430_defines.v" file.
--- a/core/rtl/verilog/periph/template_periph_8b.v
+++ b/core/rtl/verilog/periph/template_periph_8b.v
@@ -157,11 +168,11 @@ always @ (posedge mclk or posedge puc)
 //-----------------
 reg  [7:0] cntrl4;
 
-wire       cntrl4_wr  = CNTRL4[0] ? reg_hi_wr[CNTRL4/2] : reg_lo_wr[CNTRL4/2];
-wire [7:0] cntrl4_nxt = CNTRL4[0] ? per_din[15:8]       : per_din[7:0];
+wire       cntrl4_wr  = CNTRL4[0] ? reg_hi_wr[CNTRL4] : reg_lo_wr[CNTRL4];
+wire [7:0] cntrl4_nxt = CNTRL4[0] ? per_din[15:8]     : per_din[7:0];
 
-always @ (posedge mclk or posedge puc)
-  if (puc)            cntrl4 <=  8'h00;
+always @ (posedge mclk or posedge puc_rst)
+  if (puc_rst)        cntrl4 <=  8'h00;
   else if (cntrl4_wr) cntrl4 <=  cntrl4_nxt;
 
 

ParseResult:
UPD HdlStmIf@@body to body
    UPD HdlValueId@@puc to puc_rst

UPD HdlStmProcess@@ to 
    UPD HdlOp@@RISING to RISING
        UPD HdlValueId@@puc to puc_rst

UPD HdlIdDef@@cntrl4_wr to cntrl4_wr
    UPD HdlOp@@TERNARY to TERNARY
        UPD HdlOp@@INDEX to INDEX
            UPD HdlOp@@DIV to DIV
                MOV HdlValueId@@CNTRL4 to ops
                HdlValueId: CNTRL4
                DEL HdlValueInt@@2 from ops
                DEL list@@ops from DIV
            DEL HdlOp@@DIV from ops
        UPD HdlOp@@INDEX to INDEX
            UPD HdlOp@@DIV to DIV
                MOV HdlValueId@@CNTRL4 to ops
                HdlValueId: CNTRL4
                DEL HdlValueInt@@2 from ops
                DEL list@@ops from DIV
            DEL HdlOp@@DIV from ops


CommitId: 7c253ff535a74a601fef5ff494f81df6e4d66460
Re-organized the "openMSP430_defines.v" file.
--- a/core/rtl/verilog/periph/template_periph_8b.v
+++ b/core/rtl/verilog/periph/template_periph_8b.v
@@ -171,10 +182,10 @@ always @ (posedge mclk or posedge puc)
 //============================================================================
 
 // Data output mux
-wire [15:0] cntrl1_rd   = {8'h00, (cntrl1  & {8{reg_rd[CNTRL1/2]}})}  << (8 & {4{CNTRL1[0]}});
-wire [15:0] cntrl2_rd   = {8'h00, (cntrl2  & {8{reg_rd[CNTRL2/2]}})}  << (8 & {4{CNTRL2[0]}});
-wire [15:0] cntrl3_rd   = {8'h00, (cntrl3  & {8{reg_rd[CNTRL3/2]}})}  << (8 & {4{CNTRL3[0]}});
-wire [15:0] cntrl4_rd   = {8'h00, (cntrl4  & {8{reg_rd[CNTRL4/2]}})}  << (8 & {4{CNTRL4[0]}});
+wire [15:0] cntrl1_rd   = {8'h00, (cntrl1  & {8{reg_rd[CNTRL1]}})}  << (8 & {4{CNTRL1[0]}});
+wire [15:0] cntrl2_rd   = {8'h00, (cntrl2  & {8{reg_rd[CNTRL2]}})}  << (8 & {4{CNTRL2[0]}});
+wire [15:0] cntrl3_rd   = {8'h00, (cntrl3  & {8{reg_rd[CNTRL3]}})}  << (8 & {4{CNTRL3[0]}});
+wire [15:0] cntrl4_rd   = {8'h00, (cntrl4  & {8{reg_rd[CNTRL4]}})}  << (8 & {4{CNTRL4[0]}});
 
 wire [15:0] per_dout  =  cntrl1_rd  |
                          cntrl2_rd  |
ParseResult:
UPD HdlIdDef@@cntrl1_rd to cntrl1_rd
    UPD HdlOp@@SLL to SLL
        UPD HdlOp@@CONCAT to CONCAT
            UPD HdlOp@@AND to AND
                UPD HdlOp@@REPL_CONCAT to REPL_CONCAT
                    UPD HdlOp@@INDEX to INDEX
                        UPD HdlOp@@DIV to DIV
                            MOV HdlValueId@@CNTRL1 to ops
                            HdlValueId: CNTRL1
                            DEL HdlValueInt@@2 from ops
                            DEL list@@ops from DIV
                        DEL HdlOp@@DIV from ops

UPD HdlIdDef@@cntrl2_rd to cntrl2_rd
    UPD HdlOp@@SLL to SLL
        UPD HdlOp@@CONCAT to CONCAT
            UPD HdlOp@@AND to AND
                UPD HdlOp@@REPL_CONCAT to REPL_CONCAT
                    UPD HdlOp@@INDEX to INDEX
                        UPD HdlOp@@DIV to DIV
                            MOV HdlValueId@@CNTRL2 to ops
                            HdlValueId: CNTRL2
                            DEL HdlValueInt@@2 from ops
                            DEL list@@ops from DIV
                        DEL HdlOp@@DIV from ops

UPD HdlIdDef@@cntrl3_rd to cntrl3_rd
    UPD HdlOp@@SLL to SLL
        UPD HdlOp@@CONCAT to CONCAT
            UPD HdlOp@@AND to AND
                UPD HdlOp@@REPL_CONCAT to REPL_CONCAT
                    UPD HdlOp@@INDEX to INDEX
                        UPD HdlOp@@DIV to DIV
                            MOV HdlValueId@@CNTRL3 to ops
                            HdlValueId: CNTRL3
                            DEL HdlValueInt@@2 from ops
                            DEL list@@ops from DIV
                        DEL HdlOp@@DIV from ops

UPD HdlIdDef@@cntrl4_rd to cntrl4_rd
    UPD HdlOp@@SLL to SLL
        UPD HdlOp@@CONCAT to CONCAT
            UPD HdlOp@@AND to AND
                UPD HdlOp@@REPL_CONCAT to REPL_CONCAT
                    UPD HdlOp@@INDEX to INDEX
                        UPD HdlOp@@DIV to DIV
                            MOV HdlValueId@@CNTRL4 to ops
                            HdlValueId: CNTRL4
                            DEL HdlValueInt@@2 from ops
                            DEL list@@ops from DIV
                        DEL HdlOp@@DIV from ops


CommitId: 7c253ff535a74a601fef5ff494f81df6e4d66460
Re-organized the "openMSP430_defines.v" file.
--- a/fpga/actel_m1a3pl_dev_kit/rtl/verilog/openmsp430/periph/omsp_timerA.v
+++ b/fpga/actel_m1a3pl_dev_kit/rtl/verilog/openmsp430/periph/omsp_timerA.v
@@ -31,9 +31,9 @@
 //              - Olivier Girard,    olgirard@gmail.com
 //
 //----------------------------------------------------------------------------
-// $Rev: 106 $
+// $Rev: 103 $
 // $LastChangedBy: olivier.girard $
-// $LastChangedDate: 2011-03-25 23:01:03 +0100 (Fri, 25 Mar 2011) $
+// $LastChangedDate: 2011-03-05 15:44:48 +0100 (Sat, 05 Mar 2011) $
 //----------------------------------------------------------------------------
 `ifdef OMSP_TA_NO_INCLUDE
 `else

ParseResult:
UPD HdlStmIf@@body to body
    UPD HdlValueId@@puc to puc_rst

UPD HdlStmProcess@@ to 
    UPD HdlOp@@RISING to RISING
        UPD HdlValueId@@puc to puc_rst


CommitId: 7c253ff535a74a601fef5ff494f81df6e4d66460
Re-organized the "openMSP430_defines.v" file.
--- a/fpga/actel_m1a3pl_dev_kit/rtl/verilog/openmsp430/periph/omsp_timerA.v
+++ b/fpga/actel_m1a3pl_dev_kit/rtl/verilog/openmsp430/periph/omsp_timerA.v
@@ -63,7 +63,7 @@ module  omsp_timerA (
     per_din,                        // Peripheral data input
     per_en,                         // Peripheral enable (high active)
     per_we,                         // Peripheral write enable (high active)
-    puc,                            // Main system reset
+    puc_rst,                        // Main system reset
     smclk_en,                       // SMCLK enable (from CPU)
     ta_cci0a,                       // Timer A capture 0 input A
     ta_cci0b,                       // Timer A capture 0 input B

ParseResult:
INS HdlModuleDec@@omsp_timerA to omsp_timerA

UPD HdlModuleDec@@omsp_timerA to omsp_timerA
    INS list@@params to omsp_timerA
    list: params
        HdlIdDef: BASE_ADDR
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlValueInt: 14
                            HdlValueInt: 0
            HdlValueInt: 0100
            HdlDirection: INTERNAL
        HdlIdDef: DEC_WD
            HdlValueInt: 7
            HdlDirection: INTERNAL
        HdlIdDef: TACTL
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 60
            HdlDirection: INTERNAL
        HdlIdDef: TAR
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 70
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL0
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 62
            HdlDirection: INTERNAL
        HdlIdDef: TACCR0
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 72
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL1
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 64
            HdlDirection: INTERNAL
        HdlIdDef: TACCR1
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 74
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL2
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 66
            HdlDirection: INTERNAL
        HdlIdDef: TACCR2
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 76
            HdlDirection: INTERNAL
        HdlIdDef: TAIV
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 2e
            HdlDirection: INTERNAL
        HdlIdDef: DEC_SZ
            HdlOp: POW
                list: ops
                    HdlValueInt: 2
                    HdlValueId: DEC_WD
            HdlDirection: INTERNAL
        HdlIdDef: BASE_REG
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: CONCAT
                list: ops
                    HdlOp: REPL_CONCAT
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
                    HdlValueInt: 1
            HdlDirection: INTERNAL
        HdlIdDef: TACTL_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACTL
            HdlDirection: INTERNAL
        HdlIdDef: TAR_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TAR
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL0_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACCTL0
            HdlDirection: INTERNAL
        HdlIdDef: TACCR0_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACCR0
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL1_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACCTL1
            HdlDirection: INTERNAL
        HdlIdDef: TACCR1_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACCR1
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL2_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACCTL2
            HdlDirection: INTERNAL
        HdlIdDef: TACCR2_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACCR2
            HdlDirection: INTERNAL
        HdlIdDef: TAIV_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TAIV
            HdlDirection: INTERNAL
    INS list@@objs to omsp_timerA

UPD HdlModuleDec@@omsp_timerA to omsp_timerA
    MOV list@@ports to omsp_timerA
    list: ports
        HdlIdDef: irq_ta0
            HdlOp: AND
                list: ops
                    HdlOp: INDEX
                        list: ops
                            HdlValueId: tacctl0
                            HdlValueInt: 0
                    HdlOp: INDEX
                        list: ops
                            HdlValueId: tacctl0
                            HdlValueInt: 4
            HdlDirection: OUT
        HdlIdDef: irq_ta1
            HdlOp: OR
                list: ops
                    HdlOp: OR
                        list: ops
                            HdlOp: AND
                                list: ops
                                    HdlOp: INDEX
                                        list: ops
                                            HdlValueId: tactl
                                            HdlValueInt: 0
                                    HdlOp: INDEX
                                        list: ops
                                            HdlValueId: tactl
                                            HdlValueInt: 1
                            HdlOp: AND
                                list: ops
                                    HdlOp: INDEX
                                        list: ops
                                            HdlValueId: tacctl1
                                            HdlValueInt: 0
                                    HdlOp: INDEX
                                        list: ops
                                            HdlValueId: tacctl1
                                            HdlValueInt: 4
                    HdlOp: AND
                        list: ops
                            HdlOp: INDEX
                                list: ops
                                    HdlValueId: tacctl2
                                    HdlValueInt: 0
                            HdlOp: INDEX
                                list: ops
                                    HdlValueId: tacctl2
                                    HdlValueInt: 4
            HdlDirection: OUT
        HdlIdDef: per_dout
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlValueInt: 15
                            HdlValueInt: 0
            HdlOp: OR
                list: ops
                    HdlOp: OR
                        list: ops
                            HdlOp: OR
                                list: ops
                                    HdlOp: OR
                                        list: ops
                                            HdlOp: OR
                                                list: ops
                                                    HdlOp: OR
                                                        list: ops
                                                            HdlOp: OR
                                                                list: ops
                                                                    HdlOp: OR
                                                                        list: ops
                                                                            HdlValueId: tactl_rd
                                                                            HdlValueId: tar_rd
                                                                    HdlValueId: tacctl0_rd
                                                            HdlValueId: taccr0_rd
                                                    HdlValueId: tacctl1_rd
                                            HdlValueId: taccr1_rd
                                    HdlValueId: tacctl2_rd
                            HdlValueId: taccr2_rd
                    HdlValueId: taiv_rd
            HdlDirection: OUT
        HdlIdDef: ta_out0
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: reg
            HdlDirection: OUT
        HdlIdDef: ta_out0_en
            HdlDirection: OUT
        HdlIdDef: ta_out1
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: reg
            HdlDirection: OUT
        HdlIdDef: ta_out1_en
            HdlDirection: OUT
        HdlIdDef: ta_out2
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: reg
            HdlDirection: OUT
        HdlIdDef: ta_out2_en
            HdlDirection: OUT
        HdlIdDef: aclk_en
            HdlDirection: IN
        HdlIdDef: dbg_freeze
            HdlDirection: IN
        HdlIdDef: inclk
            HdlDirection: IN
        HdlIdDef: irq_ta0_acc
            HdlDirection: IN
        HdlIdDef: mclk
            HdlDirection: IN
        HdlIdDef: per_addr
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlValueInt: 7
                            HdlValueInt: 0
            HdlDirection: IN
        HdlIdDef: per_din
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlValueInt: 15
                            HdlValueInt: 0
            HdlDirection: IN
        HdlIdDef: per_en
            HdlDirection: IN
        HdlIdDef: per_we
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlValueInt: 1
                            HdlValueInt: 0
            HdlDirection: IN
        HdlIdDef: puc
            HdlDirection: IN
        HdlIdDef: smclk_en
            HdlDirection: IN
        HdlIdDef: ta_cci0a
            HdlDirection: IN
        HdlIdDef: ta_cci0b
            HdlDirection: IN
        HdlIdDef: ta_cci1a
            HdlDirection: IN
        HdlIdDef: ta_cci1b
            HdlDirection: IN
        HdlIdDef: ta_cci2a
            HdlDirection: IN
        HdlIdDef: ta_cci2b
            HdlDirection: IN
        HdlIdDef: taclk
            HdlDirection: IN
    DEL list@@params from omsp_timerA
    list: params
        HdlIdDef: TACTL
            HdlValueInt: 160
            HdlDirection: INTERNAL
        HdlIdDef: TAR
            HdlValueInt: 170
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL0
            HdlValueInt: 162
            HdlDirection: INTERNAL
        HdlIdDef: TACCR0
            HdlValueInt: 172
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL1
            HdlValueInt: 164
            HdlDirection: INTERNAL
        HdlIdDef: TACCR1
            HdlValueInt: 174
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL2
            HdlValueInt: 166
            HdlDirection: INTERNAL
        HdlIdDef: TACCR2
            HdlValueInt: 176
            HdlDirection: INTERNAL
        HdlIdDef: TAIV
            HdlValueInt: 12e
            HdlDirection: INTERNAL
        HdlIdDef: TACTL_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACTL
            HdlDirection: INTERNAL
        HdlIdDef: TAR_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TAR
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL0_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACCTL0
            HdlDirection: INTERNAL
        HdlIdDef: TACCR0_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACCR0
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL1_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACCTL1
            HdlDirection: INTERNAL
        HdlIdDef: TACCR1_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACCR1
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL2_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACCTL2
            HdlDirection: INTERNAL
        HdlIdDef: TACCR2_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACCR2
            HdlDirection: INTERNAL
        HdlIdDef: TAIV_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TAIV
            HdlDirection: INTERNAL
    DEL list@@objs from omsp_timerA

INS HdlIdDef@@taclk_s to objs
HdlIdDef: taclk_s
    HdlDirection: INTERNAL

INS HdlIdDef@@inclk_s to objs
HdlIdDef: inclk_s
    HdlDirection: INTERNAL

INS HdlIdDef@@taclk_dly to objs
HdlIdDef: taclk_dly
    HdlOp: PARAMETRIZATION
        list: ops
            HdlValueId: reg
    HdlDirection: INTERNAL

INS HdlStmProcess@@ to objs

UPD HdlIdDef@@puc to puc_rst

UPD HdlStmProcess@@ to 
    MOV list@@sensitivity to 
    list: sensitivity
        HdlOp: RISING
            list: ops
                HdlValueId: mclk
        HdlOp: RISING
            list: ops
                HdlValueId: puc
    UPD HdlOp@@RISING to RISING
        UPD HdlValueId@@puc to puc_rst

INS HdlStmIf@@body to 
HdlStmIf: body
    HdlValueId: puc_rst
    HdlStmAssign: if_true
        HdlValueInt: 0
        HdlValueId: taclk_dly
    list: elifs
    HdlStmAssign: if_false
        HdlValueId: taclk_s
        HdlValueId: taclk_dly

UPD HdlStmProcess@@ to 
    MOV list@@sensitivity to 
    list: sensitivity
        HdlOp: RISING
            list: ops
                HdlValueId: mclk
        HdlOp: RISING
            list: ops
                HdlValueId: puc
    UPD HdlOp@@RISING to RISING
        UPD HdlValueId@@puc to puc_rst

UPD HdlStmIf@@body to body
    UPD HdlValueId@@puc to puc_rst

UPD HdlStmIf@@body to body
    UPD HdlValueId@@puc to puc_rst

UPD HdlStmIf@@body to body
    UPD HdlValueId@@puc to puc_rst

UPD HdlStmProcess@@ to 
    UPD HdlOp@@RISING to RISING
        UPD HdlValueId@@puc to puc_rst

UPD HdlStmProcess@@ to 
    UPD HdlOp@@RISING to RISING
        UPD HdlValueId@@puc to puc_rst

UPD HdlStmProcess@@ to 
    UPD HdlOp@@RISING to RISING
        UPD HdlValueId@@puc to puc_rst

UPD HdlIdDef@@per_addr to per_addr
    UPD HdlOp@@PARAMETRIZATION to PARAMETRIZATION
        UPD HdlOp@@DOWNTO to DOWNTO
            UPD HdlValueInt@@7 to 13

DEL HdlModuleDec@@omsp_timerA from omsp_timerA

DEL HdlIdDef@@taclk_s from objs
HdlIdDef: taclk_s
    HdlOp: PARAMETRIZATION
        list: ops
            HdlValueId: reg
            HdlOp: DOWNTO
                list: ops
                    HdlValueInt: 2
                    HdlValueInt: 0
    HdlDirection: INTERNAL

DEL HdlStmIf@@body from 
HdlStmIf: body
    HdlValueId: puc
    HdlStmAssign: if_true
        HdlValueInt: 000
        HdlValueId: taclk_s
    list: elifs
    HdlStmAssign: if_false
        HdlOp: CONCAT
            list: ops
                HdlOp: INDEX
                    list: ops
                        HdlValueId: taclk_s
                        HdlOp: DOWNTO
                            list: ops
                                HdlValueInt: 1
                                HdlValueInt: 0
                HdlValueId: taclk
        HdlValueId: taclk_s

DEL HdlStmProcess@@ from objs

DEL HdlIdDef@@taclk_en from objs
HdlIdDef: taclk_en
    HdlOp: AND
        list: ops
            HdlOp: INDEX
                list: ops
                    HdlValueId: taclk_s
                    HdlValueInt: 1
            HdlOp: NEG
                list: ops
                    HdlOp: INDEX
                        list: ops
                            HdlValueId: taclk_s
                            HdlValueInt: 2
    HdlDirection: INTERNAL

DEL HdlIdDef@@inclk_s from objs
HdlIdDef: inclk_s
    HdlOp: PARAMETRIZATION
        list: ops
            HdlValueId: reg
            HdlOp: DOWNTO
                list: ops
                    HdlValueInt: 2
                    HdlValueInt: 0
    HdlDirection: INTERNAL

DEL HdlStmIf@@body from 
HdlStmIf: body
    HdlValueId: puc
    HdlStmAssign: if_true
        HdlValueInt: 000
        HdlValueId: inclk_s
    list: elifs
    HdlStmAssign: if_false
        HdlOp: CONCAT
            list: ops
                HdlOp: INDEX
                    list: ops
                        HdlValueId: inclk_s
                        HdlOp: DOWNTO
                            list: ops
                                HdlValueInt: 1
                                HdlValueInt: 0
                HdlValueId: inclk
        HdlValueId: inclk_s

DEL HdlStmProcess@@ from objs

DEL HdlIdDef@@inclk_en from objs
HdlIdDef: inclk_en
    HdlOp: AND
        list: ops
            HdlOp: INDEX
                list: ops
                    HdlValueId: inclk_s
                    HdlValueInt: 1
            HdlOp: NEG
                list: ops
                    HdlOp: INDEX
                        list: ops
                            HdlValueId: inclk_s
                            HdlValueInt: 2
    HdlDirection: INTERNAL


CommitId: 7c253ff535a74a601fef5ff494f81df6e4d66460
Re-organized the "openMSP430_defines.v" file.
--- a/fpga/actel_m1a3pl_dev_kit/rtl/verilog/openmsp430/periph/omsp_timerA.v
+++ b/fpga/actel_m1a3pl_dev_kit/rtl/verilog/openmsp430/periph/omsp_timerA.v
@@ -93,11 +93,11 @@ input               dbg_freeze;     // Freeze Timer A counter
 input               inclk;          // INCLK external timer clock (SLOW)
 input               irq_ta0_acc;    // Interrupt request TACCR0 accepted
 input               mclk;           // Main system clock
-input         [7:0] per_addr;       // Peripheral address
+input        [13:0] per_addr;       // Peripheral address
 input        [15:0] per_din;        // Peripheral data input
 input               per_en;         // Peripheral enable (high active)
 input         [1:0] per_we;         // Peripheral write enable (high active)
-input               puc;            // Main system reset
+input               puc_rst;        // Main system reset
 input               smclk_en;       // SMCLK enable (from CPU)
 input               ta_cci0a;       // Timer A capture 0 input A
 input               ta_cci0b;       // Timer A capture 0 input B

ParseResult:
INS HdlModuleDec@@omsp_timerA to omsp_timerA

UPD HdlModuleDec@@omsp_timerA to omsp_timerA
    INS list@@params to omsp_timerA
    list: params
        HdlIdDef: BASE_ADDR
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlValueInt: 14
                            HdlValueInt: 0
            HdlValueInt: 0100
            HdlDirection: INTERNAL
        HdlIdDef: DEC_WD
            HdlValueInt: 7
            HdlDirection: INTERNAL
        HdlIdDef: TACTL
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 60
            HdlDirection: INTERNAL
        HdlIdDef: TAR
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 70
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL0
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 62
            HdlDirection: INTERNAL
        HdlIdDef: TACCR0
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 72
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL1
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 64
            HdlDirection: INTERNAL
        HdlIdDef: TACCR1
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 74
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL2
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 66
            HdlDirection: INTERNAL
        HdlIdDef: TACCR2
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 76
            HdlDirection: INTERNAL
        HdlIdDef: TAIV
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 2e
            HdlDirection: INTERNAL
        HdlIdDef: DEC_SZ
            HdlOp: POW
                list: ops
                    HdlValueInt: 2
                    HdlValueId: DEC_WD
            HdlDirection: INTERNAL
        HdlIdDef: BASE_REG
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: CONCAT
                list: ops
                    HdlOp: REPL_CONCAT
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
                    HdlValueInt: 1
            HdlDirection: INTERNAL
        HdlIdDef: TACTL_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACTL
            HdlDirection: INTERNAL
        HdlIdDef: TAR_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TAR
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL0_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACCTL0
            HdlDirection: INTERNAL
        HdlIdDef: TACCR0_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACCR0
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL1_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACCTL1
            HdlDirection: INTERNAL
        HdlIdDef: TACCR1_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACCR1
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL2_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACCTL2
            HdlDirection: INTERNAL
        HdlIdDef: TACCR2_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACCR2
            HdlDirection: INTERNAL
        HdlIdDef: TAIV_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TAIV
            HdlDirection: INTERNAL
    INS list@@objs to omsp_timerA

UPD HdlModuleDec@@omsp_timerA to omsp_timerA
    MOV list@@ports to omsp_timerA
    list: ports
        HdlIdDef: irq_ta0
            HdlOp: AND
                list: ops
                    HdlOp: INDEX
                        list: ops
                            HdlValueId: tacctl0
                            HdlValueInt: 0
                    HdlOp: INDEX
                        list: ops
                            HdlValueId: tacctl0
                            HdlValueInt: 4
            HdlDirection: OUT
        HdlIdDef: irq_ta1
            HdlOp: OR
                list: ops
                    HdlOp: OR
                        list: ops
                            HdlOp: AND
                                list: ops
                                    HdlOp: INDEX
                                        list: ops
                                            HdlValueId: tactl
                                            HdlValueInt: 0
                                    HdlOp: INDEX
                                        list: ops
                                            HdlValueId: tactl
                                            HdlValueInt: 1
                            HdlOp: AND
                                list: ops
                                    HdlOp: INDEX
                                        list: ops
                                            HdlValueId: tacctl1
                                            HdlValueInt: 0
                                    HdlOp: INDEX
                                        list: ops
                                            HdlValueId: tacctl1
                                            HdlValueInt: 4
                    HdlOp: AND
                        list: ops
                            HdlOp: INDEX
                                list: ops
                                    HdlValueId: tacctl2
                                    HdlValueInt: 0
                            HdlOp: INDEX
                                list: ops
                                    HdlValueId: tacctl2
                                    HdlValueInt: 4
            HdlDirection: OUT
        HdlIdDef: per_dout
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlValueInt: 15
                            HdlValueInt: 0
            HdlOp: OR
                list: ops
                    HdlOp: OR
                        list: ops
                            HdlOp: OR
                                list: ops
                                    HdlOp: OR
                                        list: ops
                                            HdlOp: OR
                                                list: ops
                                                    HdlOp: OR
                                                        list: ops
                                                            HdlOp: OR
                                                                list: ops
                                                                    HdlOp: OR
                                                                        list: ops
                                                                            HdlValueId: tactl_rd
                                                                            HdlValueId: tar_rd
                                                                    HdlValueId: tacctl0_rd
                                                            HdlValueId: taccr0_rd
                                                    HdlValueId: tacctl1_rd
                                            HdlValueId: taccr1_rd
                                    HdlValueId: tacctl2_rd
                            HdlValueId: taccr2_rd
                    HdlValueId: taiv_rd
            HdlDirection: OUT
        HdlIdDef: ta_out0
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: reg
            HdlDirection: OUT
        HdlIdDef: ta_out0_en
            HdlDirection: OUT
        HdlIdDef: ta_out1
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: reg
            HdlDirection: OUT
        HdlIdDef: ta_out1_en
            HdlDirection: OUT
        HdlIdDef: ta_out2
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: reg
            HdlDirection: OUT
        HdlIdDef: ta_out2_en
            HdlDirection: OUT
        HdlIdDef: aclk_en
            HdlDirection: IN
        HdlIdDef: dbg_freeze
            HdlDirection: IN
        HdlIdDef: inclk
            HdlDirection: IN
        HdlIdDef: irq_ta0_acc
            HdlDirection: IN
        HdlIdDef: mclk
            HdlDirection: IN
        HdlIdDef: per_addr
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlValueInt: 7
                            HdlValueInt: 0
            HdlDirection: IN
        HdlIdDef: per_din
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlValueInt: 15
                            HdlValueInt: 0
            HdlDirection: IN
        HdlIdDef: per_en
            HdlDirection: IN
        HdlIdDef: per_we
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlValueInt: 1
                            HdlValueInt: 0
            HdlDirection: IN
        HdlIdDef: puc
            HdlDirection: IN
        HdlIdDef: smclk_en
            HdlDirection: IN
        HdlIdDef: ta_cci0a
            HdlDirection: IN
        HdlIdDef: ta_cci0b
            HdlDirection: IN
        HdlIdDef: ta_cci1a
            HdlDirection: IN
        HdlIdDef: ta_cci1b
            HdlDirection: IN
        HdlIdDef: ta_cci2a
            HdlDirection: IN
        HdlIdDef: ta_cci2b
            HdlDirection: IN
        HdlIdDef: taclk
            HdlDirection: IN
    DEL list@@params from omsp_timerA
    list: params
        HdlIdDef: TACTL
            HdlValueInt: 160
            HdlDirection: INTERNAL
        HdlIdDef: TAR
            HdlValueInt: 170
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL0
            HdlValueInt: 162
            HdlDirection: INTERNAL
        HdlIdDef: TACCR0
            HdlValueInt: 172
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL1
            HdlValueInt: 164
            HdlDirection: INTERNAL
        HdlIdDef: TACCR1
            HdlValueInt: 174
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL2
            HdlValueInt: 166
            HdlDirection: INTERNAL
        HdlIdDef: TACCR2
            HdlValueInt: 176
            HdlDirection: INTERNAL
        HdlIdDef: TAIV
            HdlValueInt: 12e
            HdlDirection: INTERNAL
        HdlIdDef: TACTL_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACTL
            HdlDirection: INTERNAL
        HdlIdDef: TAR_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TAR
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL0_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACCTL0
            HdlDirection: INTERNAL
        HdlIdDef: TACCR0_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACCR0
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL1_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACCTL1
            HdlDirection: INTERNAL
        HdlIdDef: TACCR1_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACCR1
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL2_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACCTL2
            HdlDirection: INTERNAL
        HdlIdDef: TACCR2_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACCR2
            HdlDirection: INTERNAL
        HdlIdDef: TAIV_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TAIV
            HdlDirection: INTERNAL
    DEL list@@objs from omsp_timerA

DEL HdlModuleDec@@omsp_timerA from omsp_timerA


CommitId: 7c253ff535a74a601fef5ff494f81df6e4d66460
Re-organized the "openMSP430_defines.v" file.
--- a/fpga/actel_m1a3pl_dev_kit/rtl/verilog/openmsp430/periph/omsp_timerA.v
+++ b/fpga/actel_m1a3pl_dev_kit/rtl/verilog/openmsp430/periph/omsp_timerA.v
@@ -178,8 +188,8 @@ wire        taclr    = tactl_wr & per_din[`TACLR];
 wire        taifg_set;
 wire        taifg_clr;
    
-always @ (posedge mclk or posedge puc)
-  if (puc)           tactl <=  10'h000;
+always @ (posedge mclk or posedge puc_rst)
+  if (puc_rst)       tactl <=  10'h000;
   else if (tactl_wr) tactl <=  ((per_din[9:0] & 10'h3f3) | {9'h000, taifg_set}) & {9'h1ff, ~taifg_clr};
   else               tactl <=  (tactl                    | {9'h000, taifg_set}) & {9'h1ff, ~taifg_clr};
 

ParseResult:
INS HdlModuleDec@@omsp_timerA to omsp_timerA

UPD HdlModuleDec@@omsp_timerA to omsp_timerA
    INS list@@params to omsp_timerA
    list: params
        HdlIdDef: BASE_ADDR
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlValueInt: 14
                            HdlValueInt: 0
            HdlValueInt: 0100
            HdlDirection: INTERNAL
        HdlIdDef: DEC_WD
            HdlValueInt: 7
            HdlDirection: INTERNAL
        HdlIdDef: TACTL
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 60
            HdlDirection: INTERNAL
        HdlIdDef: TAR
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 70
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL0
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 62
            HdlDirection: INTERNAL
        HdlIdDef: TACCR0
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 72
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL1
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 64
            HdlDirection: INTERNAL
        HdlIdDef: TACCR1
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 74
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL2
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 66
            HdlDirection: INTERNAL
        HdlIdDef: TACCR2
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 76
            HdlDirection: INTERNAL
        HdlIdDef: TAIV
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 2e
            HdlDirection: INTERNAL
        HdlIdDef: DEC_SZ
            HdlOp: POW
                list: ops
                    HdlValueInt: 2
                    HdlValueId: DEC_WD
            HdlDirection: INTERNAL
        HdlIdDef: BASE_REG
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: CONCAT
                list: ops
                    HdlOp: REPL_CONCAT
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
                    HdlValueInt: 1
            HdlDirection: INTERNAL
        HdlIdDef: TACTL_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACTL
            HdlDirection: INTERNAL
        HdlIdDef: TAR_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TAR
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL0_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACCTL0
            HdlDirection: INTERNAL
        HdlIdDef: TACCR0_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACCR0
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL1_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACCTL1
            HdlDirection: INTERNAL
        HdlIdDef: TACCR1_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACCR1
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL2_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACCTL2
            HdlDirection: INTERNAL
        HdlIdDef: TACCR2_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACCR2
            HdlDirection: INTERNAL
        HdlIdDef: TAIV_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TAIV
            HdlDirection: INTERNAL
    INS list@@objs to omsp_timerA

UPD HdlModuleDec@@omsp_timerA to omsp_timerA
    MOV list@@ports to omsp_timerA
    list: ports
        HdlIdDef: irq_ta0
            HdlOp: AND
                list: ops
                    HdlOp: INDEX
                        list: ops
                            HdlValueId: tacctl0
                            HdlValueInt: 0
                    HdlOp: INDEX
                        list: ops
                            HdlValueId: tacctl0
                            HdlValueInt: 4
            HdlDirection: OUT
        HdlIdDef: irq_ta1
            HdlOp: OR
                list: ops
                    HdlOp: OR
                        list: ops
                            HdlOp: AND
                                list: ops
                                    HdlOp: INDEX
                                        list: ops
                                            HdlValueId: tactl
                                            HdlValueInt: 0
                                    HdlOp: INDEX
                                        list: ops
                                            HdlValueId: tactl
                                            HdlValueInt: 1
                            HdlOp: AND
                                list: ops
                                    HdlOp: INDEX
                                        list: ops
                                            HdlValueId: tacctl1
                                            HdlValueInt: 0
                                    HdlOp: INDEX
                                        list: ops
                                            HdlValueId: tacctl1
                                            HdlValueInt: 4
                    HdlOp: AND
                        list: ops
                            HdlOp: INDEX
                                list: ops
                                    HdlValueId: tacctl2
                                    HdlValueInt: 0
                            HdlOp: INDEX
                                list: ops
                                    HdlValueId: tacctl2
                                    HdlValueInt: 4
            HdlDirection: OUT
        HdlIdDef: per_dout
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlValueInt: 15
                            HdlValueInt: 0
            HdlOp: OR
                list: ops
                    HdlOp: OR
                        list: ops
                            HdlOp: OR
                                list: ops
                                    HdlOp: OR
                                        list: ops
                                            HdlOp: OR
                                                list: ops
                                                    HdlOp: OR
                                                        list: ops
                                                            HdlOp: OR
                                                                list: ops
                                                                    HdlOp: OR
                                                                        list: ops
                                                                            HdlValueId: tactl_rd
                                                                            HdlValueId: tar_rd
                                                                    HdlValueId: tacctl0_rd
                                                            HdlValueId: taccr0_rd
                                                    HdlValueId: tacctl1_rd
                                            HdlValueId: taccr1_rd
                                    HdlValueId: tacctl2_rd
                            HdlValueId: taccr2_rd
                    HdlValueId: taiv_rd
            HdlDirection: OUT
        HdlIdDef: ta_out0
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: reg
            HdlDirection: OUT
        HdlIdDef: ta_out0_en
            HdlDirection: OUT
        HdlIdDef: ta_out1
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: reg
            HdlDirection: OUT
        HdlIdDef: ta_out1_en
            HdlDirection: OUT
        HdlIdDef: ta_out2
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: reg
            HdlDirection: OUT
        HdlIdDef: ta_out2_en
            HdlDirection: OUT
        HdlIdDef: aclk_en
            HdlDirection: IN
        HdlIdDef: dbg_freeze
            HdlDirection: IN
        HdlIdDef: inclk
            HdlDirection: IN
        HdlIdDef: irq_ta0_acc
            HdlDirection: IN
        HdlIdDef: mclk
            HdlDirection: IN
        HdlIdDef: per_addr
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlValueInt: 7
                            HdlValueInt: 0
            HdlDirection: IN
        HdlIdDef: per_din
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlValueInt: 15
                            HdlValueInt: 0
            HdlDirection: IN
        HdlIdDef: per_en
            HdlDirection: IN
        HdlIdDef: per_we
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlValueInt: 1
                            HdlValueInt: 0
            HdlDirection: IN
        HdlIdDef: puc
            HdlDirection: IN
        HdlIdDef: smclk_en
            HdlDirection: IN
        HdlIdDef: ta_cci0a
            HdlDirection: IN
        HdlIdDef: ta_cci0b
            HdlDirection: IN
        HdlIdDef: ta_cci1a
            HdlDirection: IN
        HdlIdDef: ta_cci1b
            HdlDirection: IN
        HdlIdDef: ta_cci2a
            HdlDirection: IN
        HdlIdDef: ta_cci2b
            HdlDirection: IN
        HdlIdDef: taclk
            HdlDirection: IN
    DEL list@@params from omsp_timerA
    list: params
        HdlIdDef: TACTL
            HdlValueInt: 160
            HdlDirection: INTERNAL
        HdlIdDef: TAR
            HdlValueInt: 170
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL0
            HdlValueInt: 162
            HdlDirection: INTERNAL
        HdlIdDef: TACCR0
            HdlValueInt: 172
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL1
            HdlValueInt: 164
            HdlDirection: INTERNAL
        HdlIdDef: TACCR1
            HdlValueInt: 174
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL2
            HdlValueInt: 166
            HdlDirection: INTERNAL
        HdlIdDef: TACCR2
            HdlValueInt: 176
            HdlDirection: INTERNAL
        HdlIdDef: TAIV
            HdlValueInt: 12e
            HdlDirection: INTERNAL
        HdlIdDef: TACTL_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACTL
            HdlDirection: INTERNAL
        HdlIdDef: TAR_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TAR
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL0_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACCTL0
            HdlDirection: INTERNAL
        HdlIdDef: TACCR0_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACCR0
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL1_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACCTL1
            HdlDirection: INTERNAL
        HdlIdDef: TACCR1_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACCR1
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL2_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACCTL2
            HdlDirection: INTERNAL
        HdlIdDef: TACCR2_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACCR2
            HdlDirection: INTERNAL
        HdlIdDef: TAIV_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TAIV
            HdlDirection: INTERNAL
    DEL list@@objs from omsp_timerA

UPD HdlStmProcess@@ to 
    MOV list@@sensitivity to 
    list: sensitivity
        HdlOp: RISING
            list: ops
                HdlValueId: mclk
        HdlOp: RISING
            list: ops
                HdlValueId: puc
    UPD HdlOp@@RISING to RISING
        UPD HdlValueId@@puc to puc_rst

UPD HdlStmIf@@body to body
    INS HdlValueId@@puc_rst to body
    INS list@@elifs to body
    INS tuple@@ to elifs

UPD HdlStmIf@@body to body
    INS HdlValueId@@puc_rst to body
    INS list@@elifs to body
    INS tuple@@ to elifs

UPD HdlStmIf@@body to body
    UPD HdlValueId@@puc to puc_rst

DEL HdlModuleDec@@omsp_timerA from omsp_timerA


CommitId: 7c253ff535a74a601fef5ff494f81df6e4d66460
Re-organized the "openMSP430_defines.v" file.
--- a/fpga/actel_m1a3pl_dev_kit/rtl/verilog/openmsp430/periph/omsp_timerA.v
+++ b/fpga/actel_m1a3pl_dev_kit/rtl/verilog/openmsp430/periph/omsp_timerA.v
@@ -198,8 +208,8 @@ wire [15:0] tar_add  = tar_inc ? 16'h0001 :
                        tar_dec ? 16'hffff : 16'h0000;
 wire [15:0] tar_nxt  = tar_clr ? 16'h0000 : (tar+tar_add);
   
-always @ (posedge mclk or posedge puc)
-  if (puc)                         tar <=  16'h0000;
+always @ (posedge mclk or posedge puc_rst)
+  if (puc_rst)                     tar <=  16'h0000;
   else if  (tar_wr)                tar <=  per_din;
   else if  (taclr)                 tar <=  16'h0000;
   else if  (tar_clk & ~dbg_freeze) tar <=  tar_nxt;

ParseResult:
INS HdlModuleDec@@omsp_timerA to omsp_timerA

UPD HdlModuleDec@@omsp_timerA to omsp_timerA
    INS list@@params to omsp_timerA
    list: params
        HdlIdDef: BASE_ADDR
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlValueInt: 14
                            HdlValueInt: 0
            HdlValueInt: 0100
            HdlDirection: INTERNAL
        HdlIdDef: DEC_WD
            HdlValueInt: 7
            HdlDirection: INTERNAL
        HdlIdDef: TACTL
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 60
            HdlDirection: INTERNAL
        HdlIdDef: TAR
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 70
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL0
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 62
            HdlDirection: INTERNAL
        HdlIdDef: TACCR0
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 72
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL1
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 64
            HdlDirection: INTERNAL
        HdlIdDef: TACCR1
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 74
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL2
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 66
            HdlDirection: INTERNAL
        HdlIdDef: TACCR2
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 76
            HdlDirection: INTERNAL
        HdlIdDef: TAIV
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 2e
            HdlDirection: INTERNAL
        HdlIdDef: DEC_SZ
            HdlOp: POW
                list: ops
                    HdlValueInt: 2
                    HdlValueId: DEC_WD
            HdlDirection: INTERNAL
        HdlIdDef: BASE_REG
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: CONCAT
                list: ops
                    HdlOp: REPL_CONCAT
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
                    HdlValueInt: 1
            HdlDirection: INTERNAL
        HdlIdDef: TACTL_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACTL
            HdlDirection: INTERNAL
        HdlIdDef: TAR_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TAR
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL0_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACCTL0
            HdlDirection: INTERNAL
        HdlIdDef: TACCR0_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACCR0
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL1_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACCTL1
            HdlDirection: INTERNAL
        HdlIdDef: TACCR1_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACCR1
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL2_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACCTL2
            HdlDirection: INTERNAL
        HdlIdDef: TACCR2_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACCR2
            HdlDirection: INTERNAL
        HdlIdDef: TAIV_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TAIV
            HdlDirection: INTERNAL
    INS list@@objs to omsp_timerA

UPD HdlModuleDec@@omsp_timerA to omsp_timerA
    MOV list@@ports to omsp_timerA
    list: ports
        HdlIdDef: irq_ta0
            HdlOp: AND
                list: ops
                    HdlOp: INDEX
                        list: ops
                            HdlValueId: tacctl0
                            HdlValueInt: 0
                    HdlOp: INDEX
                        list: ops
                            HdlValueId: tacctl0
                            HdlValueInt: 4
            HdlDirection: OUT
        HdlIdDef: irq_ta1
            HdlOp: OR
                list: ops
                    HdlOp: OR
                        list: ops
                            HdlOp: AND
                                list: ops
                                    HdlOp: INDEX
                                        list: ops
                                            HdlValueId: tactl
                                            HdlValueInt: 0
                                    HdlOp: INDEX
                                        list: ops
                                            HdlValueId: tactl
                                            HdlValueInt: 1
                            HdlOp: AND
                                list: ops
                                    HdlOp: INDEX
                                        list: ops
                                            HdlValueId: tacctl1
                                            HdlValueInt: 0
                                    HdlOp: INDEX
                                        list: ops
                                            HdlValueId: tacctl1
                                            HdlValueInt: 4
                    HdlOp: AND
                        list: ops
                            HdlOp: INDEX
                                list: ops
                                    HdlValueId: tacctl2
                                    HdlValueInt: 0
                            HdlOp: INDEX
                                list: ops
                                    HdlValueId: tacctl2
                                    HdlValueInt: 4
            HdlDirection: OUT
        HdlIdDef: per_dout
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlValueInt: 15
                            HdlValueInt: 0
            HdlOp: OR
                list: ops
                    HdlOp: OR
                        list: ops
                            HdlOp: OR
                                list: ops
                                    HdlOp: OR
                                        list: ops
                                            HdlOp: OR
                                                list: ops
                                                    HdlOp: OR
                                                        list: ops
                                                            HdlOp: OR
                                                                list: ops
                                                                    HdlOp: OR
                                                                        list: ops
                                                                            HdlValueId: tactl_rd
                                                                            HdlValueId: tar_rd
                                                                    HdlValueId: tacctl0_rd
                                                            HdlValueId: taccr0_rd
                                                    HdlValueId: tacctl1_rd
                                            HdlValueId: taccr1_rd
                                    HdlValueId: tacctl2_rd
                            HdlValueId: taccr2_rd
                    HdlValueId: taiv_rd
            HdlDirection: OUT
        HdlIdDef: ta_out0
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: reg
            HdlDirection: OUT
        HdlIdDef: ta_out0_en
            HdlDirection: OUT
        HdlIdDef: ta_out1
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: reg
            HdlDirection: OUT
        HdlIdDef: ta_out1_en
            HdlDirection: OUT
        HdlIdDef: ta_out2
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: reg
            HdlDirection: OUT
        HdlIdDef: ta_out2_en
            HdlDirection: OUT
        HdlIdDef: aclk_en
            HdlDirection: IN
        HdlIdDef: dbg_freeze
            HdlDirection: IN
        HdlIdDef: inclk
            HdlDirection: IN
        HdlIdDef: irq_ta0_acc
            HdlDirection: IN
        HdlIdDef: mclk
            HdlDirection: IN
        HdlIdDef: per_addr
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlValueInt: 7
                            HdlValueInt: 0
            HdlDirection: IN
        HdlIdDef: per_din
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlValueInt: 15
                            HdlValueInt: 0
            HdlDirection: IN
        HdlIdDef: per_en
            HdlDirection: IN
        HdlIdDef: per_we
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlValueInt: 1
                            HdlValueInt: 0
            HdlDirection: IN
        HdlIdDef: puc
            HdlDirection: IN
        HdlIdDef: smclk_en
            HdlDirection: IN
        HdlIdDef: ta_cci0a
            HdlDirection: IN
        HdlIdDef: ta_cci0b
            HdlDirection: IN
        HdlIdDef: ta_cci1a
            HdlDirection: IN
        HdlIdDef: ta_cci1b
            HdlDirection: IN
        HdlIdDef: ta_cci2a
            HdlDirection: IN
        HdlIdDef: ta_cci2b
            HdlDirection: IN
        HdlIdDef: taclk
            HdlDirection: IN
    DEL list@@params from omsp_timerA
    list: params
        HdlIdDef: TACTL
            HdlValueInt: 160
            HdlDirection: INTERNAL
        HdlIdDef: TAR
            HdlValueInt: 170
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL0
            HdlValueInt: 162
            HdlDirection: INTERNAL
        HdlIdDef: TACCR0
            HdlValueInt: 172
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL1
            HdlValueInt: 164
            HdlDirection: INTERNAL
        HdlIdDef: TACCR1
            HdlValueInt: 174
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL2
            HdlValueInt: 166
            HdlDirection: INTERNAL
        HdlIdDef: TACCR2
            HdlValueInt: 176
            HdlDirection: INTERNAL
        HdlIdDef: TAIV
            HdlValueInt: 12e
            HdlDirection: INTERNAL
        HdlIdDef: TACTL_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACTL
            HdlDirection: INTERNAL
        HdlIdDef: TAR_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TAR
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL0_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACCTL0
            HdlDirection: INTERNAL
        HdlIdDef: TACCR0_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACCR0
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL1_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACCTL1
            HdlDirection: INTERNAL
        HdlIdDef: TACCR1_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACCR1
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL2_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACCTL2
            HdlDirection: INTERNAL
        HdlIdDef: TACCR2_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACCR2
            HdlDirection: INTERNAL
        HdlIdDef: TAIV_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TAIV
            HdlDirection: INTERNAL
    DEL list@@objs from omsp_timerA

UPD HdlStmProcess@@ to 
    MOV list@@sensitivity to 
    list: sensitivity
        HdlOp: RISING
            list: ops
                HdlValueId: mclk
        HdlOp: RISING
            list: ops
                HdlValueId: puc
    UPD HdlOp@@RISING to RISING
        UPD HdlValueId@@puc to puc_rst

UPD HdlStmProcess@@ to 
    MOV list@@sensitivity to 
    list: sensitivity
        HdlOp: RISING
            list: ops
                HdlValueId: mclk
        HdlOp: RISING
            list: ops
                HdlValueId: puc
    UPD HdlOp@@RISING to RISING
        UPD HdlValueId@@puc to puc_rst

UPD HdlStmIf@@body to body
    UPD HdlValueId@@puc to puc_rst

UPD HdlStmIf@@body to body
    UPD HdlValueId@@puc to puc_rst

DEL HdlModuleDec@@omsp_timerA from omsp_timerA


CommitId: 7c253ff535a74a601fef5ff494f81df6e4d66460
Re-organized the "openMSP430_defines.v" file.
--- a/fpga/actel_m1a3pl_dev_kit/rtl/verilog/openmsp430/periph/omsp_timerA.v
+++ b/fpga/actel_m1a3pl_dev_kit/rtl/verilog/openmsp430/periph/omsp_timerA.v
@@ -213,8 +223,8 @@ wire        tacctl0_wr = reg_wr[TACCTL0];
 wire        ccifg0_set;
 wire        cov0_set;   
 
-always @ (posedge mclk or posedge puc)
-  if (puc)             tacctl0  <=  16'h0000;
+always @ (posedge mclk or posedge puc_rst)
+  if (puc_rst)         tacctl0  <=  16'h0000;
   else if (tacctl0_wr) tacctl0  <=  ((per_din & 16'hf9f7) | {14'h0000, cov0_set, ccifg0_set}) & {15'h7fff, ~irq_ta0_acc};
   else                 tacctl0  <=  (tacctl0              | {14'h0000, cov0_set, ccifg0_set}) & {15'h7fff, ~irq_ta0_acc};
 

ParseResult:
INS HdlModuleDec@@omsp_timerA to omsp_timerA

UPD HdlModuleDec@@omsp_timerA to omsp_timerA
    INS list@@params to omsp_timerA
    list: params
        HdlIdDef: BASE_ADDR
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlValueInt: 14
                            HdlValueInt: 0
            HdlValueInt: 0100
            HdlDirection: INTERNAL
        HdlIdDef: DEC_WD
            HdlValueInt: 7
            HdlDirection: INTERNAL
        HdlIdDef: TACTL
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 60
            HdlDirection: INTERNAL
        HdlIdDef: TAR
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 70
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL0
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 62
            HdlDirection: INTERNAL
        HdlIdDef: TACCR0
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 72
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL1
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 64
            HdlDirection: INTERNAL
        HdlIdDef: TACCR1
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 74
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL2
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 66
            HdlDirection: INTERNAL
        HdlIdDef: TACCR2
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 76
            HdlDirection: INTERNAL
        HdlIdDef: TAIV
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 2e
            HdlDirection: INTERNAL
        HdlIdDef: DEC_SZ
            HdlOp: POW
                list: ops
                    HdlValueInt: 2
                    HdlValueId: DEC_WD
            HdlDirection: INTERNAL
        HdlIdDef: BASE_REG
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: CONCAT
                list: ops
                    HdlOp: REPL_CONCAT
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
                    HdlValueInt: 1
            HdlDirection: INTERNAL
        HdlIdDef: TACTL_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACTL
            HdlDirection: INTERNAL
        HdlIdDef: TAR_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TAR
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL0_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACCTL0
            HdlDirection: INTERNAL
        HdlIdDef: TACCR0_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACCR0
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL1_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACCTL1
            HdlDirection: INTERNAL
        HdlIdDef: TACCR1_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACCR1
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL2_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACCTL2
            HdlDirection: INTERNAL
        HdlIdDef: TACCR2_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACCR2
            HdlDirection: INTERNAL
        HdlIdDef: TAIV_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TAIV
            HdlDirection: INTERNAL
    INS list@@objs to omsp_timerA

UPD HdlModuleDec@@omsp_timerA to omsp_timerA
    MOV list@@ports to omsp_timerA
    list: ports
        HdlIdDef: irq_ta0
            HdlOp: AND
                list: ops
                    HdlOp: INDEX
                        list: ops
                            HdlValueId: tacctl0
                            HdlValueInt: 0
                    HdlOp: INDEX
                        list: ops
                            HdlValueId: tacctl0
                            HdlValueInt: 4
            HdlDirection: OUT
        HdlIdDef: irq_ta1
            HdlOp: OR
                list: ops
                    HdlOp: OR
                        list: ops
                            HdlOp: AND
                                list: ops
                                    HdlOp: INDEX
                                        list: ops
                                            HdlValueId: tactl
                                            HdlValueInt: 0
                                    HdlOp: INDEX
                                        list: ops
                                            HdlValueId: tactl
                                            HdlValueInt: 1
                            HdlOp: AND
                                list: ops
                                    HdlOp: INDEX
                                        list: ops
                                            HdlValueId: tacctl1
                                            HdlValueInt: 0
                                    HdlOp: INDEX
                                        list: ops
                                            HdlValueId: tacctl1
                                            HdlValueInt: 4
                    HdlOp: AND
                        list: ops
                            HdlOp: INDEX
                                list: ops
                                    HdlValueId: tacctl2
                                    HdlValueInt: 0
                            HdlOp: INDEX
                                list: ops
                                    HdlValueId: tacctl2
                                    HdlValueInt: 4
            HdlDirection: OUT
        HdlIdDef: per_dout
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlValueInt: 15
                            HdlValueInt: 0
            HdlOp: OR
                list: ops
                    HdlOp: OR
                        list: ops
                            HdlOp: OR
                                list: ops
                                    HdlOp: OR
                                        list: ops
                                            HdlOp: OR
                                                list: ops
                                                    HdlOp: OR
                                                        list: ops
                                                            HdlOp: OR
                                                                list: ops
                                                                    HdlOp: OR
                                                                        list: ops
                                                                            HdlValueId: tactl_rd
                                                                            HdlValueId: tar_rd
                                                                    HdlValueId: tacctl0_rd
                                                            HdlValueId: taccr0_rd
                                                    HdlValueId: tacctl1_rd
                                            HdlValueId: taccr1_rd
                                    HdlValueId: tacctl2_rd
                            HdlValueId: taccr2_rd
                    HdlValueId: taiv_rd
            HdlDirection: OUT
        HdlIdDef: ta_out0
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: reg
            HdlDirection: OUT
        HdlIdDef: ta_out0_en
            HdlDirection: OUT
        HdlIdDef: ta_out1
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: reg
            HdlDirection: OUT
        HdlIdDef: ta_out1_en
            HdlDirection: OUT
        HdlIdDef: ta_out2
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: reg
            HdlDirection: OUT
        HdlIdDef: ta_out2_en
            HdlDirection: OUT
        HdlIdDef: aclk_en
            HdlDirection: IN
        HdlIdDef: dbg_freeze
            HdlDirection: IN
        HdlIdDef: inclk
            HdlDirection: IN
        HdlIdDef: irq_ta0_acc
            HdlDirection: IN
        HdlIdDef: mclk
            HdlDirection: IN
        HdlIdDef: per_addr
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlValueInt: 7
                            HdlValueInt: 0
            HdlDirection: IN
        HdlIdDef: per_din
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlValueInt: 15
                            HdlValueInt: 0
            HdlDirection: IN
        HdlIdDef: per_en
            HdlDirection: IN
        HdlIdDef: per_we
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlValueInt: 1
                            HdlValueInt: 0
            HdlDirection: IN
        HdlIdDef: puc
            HdlDirection: IN
        HdlIdDef: smclk_en
            HdlDirection: IN
        HdlIdDef: ta_cci0a
            HdlDirection: IN
        HdlIdDef: ta_cci0b
            HdlDirection: IN
        HdlIdDef: ta_cci1a
            HdlDirection: IN
        HdlIdDef: ta_cci1b
            HdlDirection: IN
        HdlIdDef: ta_cci2a
            HdlDirection: IN
        HdlIdDef: ta_cci2b
            HdlDirection: IN
        HdlIdDef: taclk
            HdlDirection: IN
    DEL list@@params from omsp_timerA
    list: params
        HdlIdDef: TACTL
            HdlValueInt: 160
            HdlDirection: INTERNAL
        HdlIdDef: TAR
            HdlValueInt: 170
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL0
            HdlValueInt: 162
            HdlDirection: INTERNAL
        HdlIdDef: TACCR0
            HdlValueInt: 172
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL1
            HdlValueInt: 164
            HdlDirection: INTERNAL
        HdlIdDef: TACCR1
            HdlValueInt: 174
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL2
            HdlValueInt: 166
            HdlDirection: INTERNAL
        HdlIdDef: TACCR2
            HdlValueInt: 176
            HdlDirection: INTERNAL
        HdlIdDef: TAIV
            HdlValueInt: 12e
            HdlDirection: INTERNAL
        HdlIdDef: TACTL_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACTL
            HdlDirection: INTERNAL
        HdlIdDef: TAR_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TAR
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL0_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACCTL0
            HdlDirection: INTERNAL
        HdlIdDef: TACCR0_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACCR0
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL1_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACCTL1
            HdlDirection: INTERNAL
        HdlIdDef: TACCR1_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACCR1
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL2_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACCTL2
            HdlDirection: INTERNAL
        HdlIdDef: TACCR2_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACCR2
            HdlDirection: INTERNAL
        HdlIdDef: TAIV_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TAIV
            HdlDirection: INTERNAL
    DEL list@@objs from omsp_timerA

UPD HdlStmProcess@@ to 
    MOV list@@sensitivity to 
    list: sensitivity
        HdlOp: RISING
            list: ops
                HdlValueId: mclk
        HdlOp: RISING
            list: ops
                HdlValueId: puc
    UPD HdlOp@@RISING to RISING
        UPD HdlValueId@@puc to puc_rst

UPD HdlStmIf@@body to body
    UPD HdlValueId@@puc to puc_rst

DEL HdlModuleDec@@omsp_timerA from omsp_timerA


CommitId: 7c253ff535a74a601fef5ff494f81df6e4d66460
Re-organized the "openMSP430_defines.v" file.
--- a/fpga/actel_m1a3pl_dev_kit/rtl/verilog/openmsp430/periph/omsp_timerA.v
+++ b/fpga/actel_m1a3pl_dev_kit/rtl/verilog/openmsp430/periph/omsp_timerA.v
@@ -230,8 +240,8 @@ reg  [15:0] taccr0;
 wire        taccr0_wr = reg_wr[TACCR0];
 wire        cci0_cap;
 
-always @ (posedge mclk or posedge puc)
-  if (puc)            taccr0 <=  16'h0000;
+always @ (posedge mclk or posedge puc_rst)
+  if (puc_rst)        taccr0 <=  16'h0000;
   else if (taccr0_wr) taccr0 <=  per_din;
   else if (cci0_cap)  taccr0 <=  tar;
 

ParseResult:
INS HdlModuleDec@@omsp_timerA to omsp_timerA

UPD HdlModuleDec@@omsp_timerA to omsp_timerA
    INS list@@params to omsp_timerA
    list: params
        HdlIdDef: BASE_ADDR
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlValueInt: 14
                            HdlValueInt: 0
            HdlValueInt: 0100
            HdlDirection: INTERNAL
        HdlIdDef: DEC_WD
            HdlValueInt: 7
            HdlDirection: INTERNAL
        HdlIdDef: TACTL
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 60
            HdlDirection: INTERNAL
        HdlIdDef: TAR
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 70
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL0
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 62
            HdlDirection: INTERNAL
        HdlIdDef: TACCR0
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 72
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL1
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 64
            HdlDirection: INTERNAL
        HdlIdDef: TACCR1
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 74
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL2
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 66
            HdlDirection: INTERNAL
        HdlIdDef: TACCR2
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 76
            HdlDirection: INTERNAL
        HdlIdDef: TAIV
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 2e
            HdlDirection: INTERNAL
        HdlIdDef: DEC_SZ
            HdlOp: POW
                list: ops
                    HdlValueInt: 2
                    HdlValueId: DEC_WD
            HdlDirection: INTERNAL
        HdlIdDef: BASE_REG
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: CONCAT
                list: ops
                    HdlOp: REPL_CONCAT
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
                    HdlValueInt: 1
            HdlDirection: INTERNAL
        HdlIdDef: TACTL_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACTL
            HdlDirection: INTERNAL
        HdlIdDef: TAR_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TAR
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL0_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACCTL0
            HdlDirection: INTERNAL
        HdlIdDef: TACCR0_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACCR0
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL1_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACCTL1
            HdlDirection: INTERNAL
        HdlIdDef: TACCR1_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACCR1
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL2_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACCTL2
            HdlDirection: INTERNAL
        HdlIdDef: TACCR2_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACCR2
            HdlDirection: INTERNAL
        HdlIdDef: TAIV_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TAIV
            HdlDirection: INTERNAL
    INS list@@objs to omsp_timerA

UPD HdlModuleDec@@omsp_timerA to omsp_timerA
    MOV list@@ports to omsp_timerA
    list: ports
        HdlIdDef: irq_ta0
            HdlOp: AND
                list: ops
                    HdlOp: INDEX
                        list: ops
                            HdlValueId: tacctl0
                            HdlValueInt: 0
                    HdlOp: INDEX
                        list: ops
                            HdlValueId: tacctl0
                            HdlValueInt: 4
            HdlDirection: OUT
        HdlIdDef: irq_ta1
            HdlOp: OR
                list: ops
                    HdlOp: OR
                        list: ops
                            HdlOp: AND
                                list: ops
                                    HdlOp: INDEX
                                        list: ops
                                            HdlValueId: tactl
                                            HdlValueInt: 0
                                    HdlOp: INDEX
                                        list: ops
                                            HdlValueId: tactl
                                            HdlValueInt: 1
                            HdlOp: AND
                                list: ops
                                    HdlOp: INDEX
                                        list: ops
                                            HdlValueId: tacctl1
                                            HdlValueInt: 0
                                    HdlOp: INDEX
                                        list: ops
                                            HdlValueId: tacctl1
                                            HdlValueInt: 4
                    HdlOp: AND
                        list: ops
                            HdlOp: INDEX
                                list: ops
                                    HdlValueId: tacctl2
                                    HdlValueInt: 0
                            HdlOp: INDEX
                                list: ops
                                    HdlValueId: tacctl2
                                    HdlValueInt: 4
            HdlDirection: OUT
        HdlIdDef: per_dout
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlValueInt: 15
                            HdlValueInt: 0
            HdlOp: OR
                list: ops
                    HdlOp: OR
                        list: ops
                            HdlOp: OR
                                list: ops
                                    HdlOp: OR
                                        list: ops
                                            HdlOp: OR
                                                list: ops
                                                    HdlOp: OR
                                                        list: ops
                                                            HdlOp: OR
                                                                list: ops
                                                                    HdlOp: OR
                                                                        list: ops
                                                                            HdlValueId: tactl_rd
                                                                            HdlValueId: tar_rd
                                                                    HdlValueId: tacctl0_rd
                                                            HdlValueId: taccr0_rd
                                                    HdlValueId: tacctl1_rd
                                            HdlValueId: taccr1_rd
                                    HdlValueId: tacctl2_rd
                            HdlValueId: taccr2_rd
                    HdlValueId: taiv_rd
            HdlDirection: OUT
        HdlIdDef: ta_out0
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: reg
            HdlDirection: OUT
        HdlIdDef: ta_out0_en
            HdlDirection: OUT
        HdlIdDef: ta_out1
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: reg
            HdlDirection: OUT
        HdlIdDef: ta_out1_en
            HdlDirection: OUT
        HdlIdDef: ta_out2
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: reg
            HdlDirection: OUT
        HdlIdDef: ta_out2_en
            HdlDirection: OUT
        HdlIdDef: aclk_en
            HdlDirection: IN
        HdlIdDef: dbg_freeze
            HdlDirection: IN
        HdlIdDef: inclk
            HdlDirection: IN
        HdlIdDef: irq_ta0_acc
            HdlDirection: IN
        HdlIdDef: mclk
            HdlDirection: IN
        HdlIdDef: per_addr
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlValueInt: 7
                            HdlValueInt: 0
            HdlDirection: IN
        HdlIdDef: per_din
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlValueInt: 15
                            HdlValueInt: 0
            HdlDirection: IN
        HdlIdDef: per_en
            HdlDirection: IN
        HdlIdDef: per_we
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlValueInt: 1
                            HdlValueInt: 0
            HdlDirection: IN
        HdlIdDef: puc
            HdlDirection: IN
        HdlIdDef: smclk_en
            HdlDirection: IN
        HdlIdDef: ta_cci0a
            HdlDirection: IN
        HdlIdDef: ta_cci0b
            HdlDirection: IN
        HdlIdDef: ta_cci1a
            HdlDirection: IN
        HdlIdDef: ta_cci1b
            HdlDirection: IN
        HdlIdDef: ta_cci2a
            HdlDirection: IN
        HdlIdDef: ta_cci2b
            HdlDirection: IN
        HdlIdDef: taclk
            HdlDirection: IN
    DEL list@@params from omsp_timerA
    list: params
        HdlIdDef: TACTL
            HdlValueInt: 160
            HdlDirection: INTERNAL
        HdlIdDef: TAR
            HdlValueInt: 170
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL0
            HdlValueInt: 162
            HdlDirection: INTERNAL
        HdlIdDef: TACCR0
            HdlValueInt: 172
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL1
            HdlValueInt: 164
            HdlDirection: INTERNAL
        HdlIdDef: TACCR1
            HdlValueInt: 174
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL2
            HdlValueInt: 166
            HdlDirection: INTERNAL
        HdlIdDef: TACCR2
            HdlValueInt: 176
            HdlDirection: INTERNAL
        HdlIdDef: TAIV
            HdlValueInt: 12e
            HdlDirection: INTERNAL
        HdlIdDef: TACTL_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACTL
            HdlDirection: INTERNAL
        HdlIdDef: TAR_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TAR
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL0_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACCTL0
            HdlDirection: INTERNAL
        HdlIdDef: TACCR0_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACCR0
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL1_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACCTL1
            HdlDirection: INTERNAL
        HdlIdDef: TACCR1_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACCR1
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL2_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACCTL2
            HdlDirection: INTERNAL
        HdlIdDef: TACCR2_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACCR2
            HdlDirection: INTERNAL
        HdlIdDef: TAIV_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TAIV
            HdlDirection: INTERNAL
    DEL list@@objs from omsp_timerA

DEL HdlModuleDec@@omsp_timerA from omsp_timerA


CommitId: 7c253ff535a74a601fef5ff494f81df6e4d66460
Re-organized the "openMSP430_defines.v" file.
--- a/fpga/actel_m1a3pl_dev_kit/rtl/verilog/openmsp430/periph/omsp_timerA.v
+++ b/fpga/actel_m1a3pl_dev_kit/rtl/verilog/openmsp430/periph/omsp_timerA.v
@@ -245,8 +255,8 @@ wire        ccifg1_set;
 wire        ccifg1_clr;
 wire        cov1_set;   
    
-always @ (posedge mclk or posedge puc)
-  if (puc)             tacctl1 <=  16'h0000;
+always @ (posedge mclk or posedge puc_rst)
+  if (puc_rst)         tacctl1 <=  16'h0000;
   else if (tacctl1_wr) tacctl1 <=  ((per_din & 16'hf9f7) | {14'h0000, cov1_set, ccifg1_set}) & {15'h7fff, ~ccifg1_clr};
   else                 tacctl1 <=  (tacctl1              | {14'h0000, cov1_set, ccifg1_set}) & {15'h7fff, ~ccifg1_clr};
 

ParseResult:
INS HdlModuleDec@@omsp_timerA to omsp_timerA

UPD HdlModuleDec@@omsp_timerA to omsp_timerA
    INS list@@params to omsp_timerA
    list: params
        HdlIdDef: BASE_ADDR
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlValueInt: 14
                            HdlValueInt: 0
            HdlValueInt: 0100
            HdlDirection: INTERNAL
        HdlIdDef: DEC_WD
            HdlValueInt: 7
            HdlDirection: INTERNAL
        HdlIdDef: TACTL
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 60
            HdlDirection: INTERNAL
        HdlIdDef: TAR
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 70
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL0
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 62
            HdlDirection: INTERNAL
        HdlIdDef: TACCR0
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 72
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL1
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 64
            HdlDirection: INTERNAL
        HdlIdDef: TACCR1
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 74
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL2
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 66
            HdlDirection: INTERNAL
        HdlIdDef: TACCR2
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 76
            HdlDirection: INTERNAL
        HdlIdDef: TAIV
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 2e
            HdlDirection: INTERNAL
        HdlIdDef: DEC_SZ
            HdlOp: POW
                list: ops
                    HdlValueInt: 2
                    HdlValueId: DEC_WD
            HdlDirection: INTERNAL
        HdlIdDef: BASE_REG
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: CONCAT
                list: ops
                    HdlOp: REPL_CONCAT
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
                    HdlValueInt: 1
            HdlDirection: INTERNAL
        HdlIdDef: TACTL_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACTL
            HdlDirection: INTERNAL
        HdlIdDef: TAR_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TAR
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL0_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACCTL0
            HdlDirection: INTERNAL
        HdlIdDef: TACCR0_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACCR0
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL1_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACCTL1
            HdlDirection: INTERNAL
        HdlIdDef: TACCR1_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACCR1
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL2_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACCTL2
            HdlDirection: INTERNAL
        HdlIdDef: TACCR2_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACCR2
            HdlDirection: INTERNAL
        HdlIdDef: TAIV_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TAIV
            HdlDirection: INTERNAL
    INS list@@objs to omsp_timerA

UPD HdlModuleDec@@omsp_timerA to omsp_timerA
    MOV list@@ports to omsp_timerA
    list: ports
        HdlIdDef: irq_ta0
            HdlOp: AND
                list: ops
                    HdlOp: INDEX
                        list: ops
                            HdlValueId: tacctl0
                            HdlValueInt: 0
                    HdlOp: INDEX
                        list: ops
                            HdlValueId: tacctl0
                            HdlValueInt: 4
            HdlDirection: OUT
        HdlIdDef: irq_ta1
            HdlOp: OR
                list: ops
                    HdlOp: OR
                        list: ops
                            HdlOp: AND
                                list: ops
                                    HdlOp: INDEX
                                        list: ops
                                            HdlValueId: tactl
                                            HdlValueInt: 0
                                    HdlOp: INDEX
                                        list: ops
                                            HdlValueId: tactl
                                            HdlValueInt: 1
                            HdlOp: AND
                                list: ops
                                    HdlOp: INDEX
                                        list: ops
                                            HdlValueId: tacctl1
                                            HdlValueInt: 0
                                    HdlOp: INDEX
                                        list: ops
                                            HdlValueId: tacctl1
                                            HdlValueInt: 4
                    HdlOp: AND
                        list: ops
                            HdlOp: INDEX
                                list: ops
                                    HdlValueId: tacctl2
                                    HdlValueInt: 0
                            HdlOp: INDEX
                                list: ops
                                    HdlValueId: tacctl2
                                    HdlValueInt: 4
            HdlDirection: OUT
        HdlIdDef: per_dout
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlValueInt: 15
                            HdlValueInt: 0
            HdlOp: OR
                list: ops
                    HdlOp: OR
                        list: ops
                            HdlOp: OR
                                list: ops
                                    HdlOp: OR
                                        list: ops
                                            HdlOp: OR
                                                list: ops
                                                    HdlOp: OR
                                                        list: ops
                                                            HdlOp: OR
                                                                list: ops
                                                                    HdlOp: OR
                                                                        list: ops
                                                                            HdlValueId: tactl_rd
                                                                            HdlValueId: tar_rd
                                                                    HdlValueId: tacctl0_rd
                                                            HdlValueId: taccr0_rd
                                                    HdlValueId: tacctl1_rd
                                            HdlValueId: taccr1_rd
                                    HdlValueId: tacctl2_rd
                            HdlValueId: taccr2_rd
                    HdlValueId: taiv_rd
            HdlDirection: OUT
        HdlIdDef: ta_out0
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: reg
            HdlDirection: OUT
        HdlIdDef: ta_out0_en
            HdlDirection: OUT
        HdlIdDef: ta_out1
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: reg
            HdlDirection: OUT
        HdlIdDef: ta_out1_en
            HdlDirection: OUT
        HdlIdDef: ta_out2
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: reg
            HdlDirection: OUT
        HdlIdDef: ta_out2_en
            HdlDirection: OUT
        HdlIdDef: aclk_en
            HdlDirection: IN
        HdlIdDef: dbg_freeze
            HdlDirection: IN
        HdlIdDef: inclk
            HdlDirection: IN
        HdlIdDef: irq_ta0_acc
            HdlDirection: IN
        HdlIdDef: mclk
            HdlDirection: IN
        HdlIdDef: per_addr
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlValueInt: 7
                            HdlValueInt: 0
            HdlDirection: IN
        HdlIdDef: per_din
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlValueInt: 15
                            HdlValueInt: 0
            HdlDirection: IN
        HdlIdDef: per_en
            HdlDirection: IN
        HdlIdDef: per_we
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlValueInt: 1
                            HdlValueInt: 0
            HdlDirection: IN
        HdlIdDef: puc
            HdlDirection: IN
        HdlIdDef: smclk_en
            HdlDirection: IN
        HdlIdDef: ta_cci0a
            HdlDirection: IN
        HdlIdDef: ta_cci0b
            HdlDirection: IN
        HdlIdDef: ta_cci1a
            HdlDirection: IN
        HdlIdDef: ta_cci1b
            HdlDirection: IN
        HdlIdDef: ta_cci2a
            HdlDirection: IN
        HdlIdDef: ta_cci2b
            HdlDirection: IN
        HdlIdDef: taclk
            HdlDirection: IN
    DEL list@@params from omsp_timerA
    list: params
        HdlIdDef: TACTL
            HdlValueInt: 160
            HdlDirection: INTERNAL
        HdlIdDef: TAR
            HdlValueInt: 170
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL0
            HdlValueInt: 162
            HdlDirection: INTERNAL
        HdlIdDef: TACCR0
            HdlValueInt: 172
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL1
            HdlValueInt: 164
            HdlDirection: INTERNAL
        HdlIdDef: TACCR1
            HdlValueInt: 174
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL2
            HdlValueInt: 166
            HdlDirection: INTERNAL
        HdlIdDef: TACCR2
            HdlValueInt: 176
            HdlDirection: INTERNAL
        HdlIdDef: TAIV
            HdlValueInt: 12e
            HdlDirection: INTERNAL
        HdlIdDef: TACTL_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACTL
            HdlDirection: INTERNAL
        HdlIdDef: TAR_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TAR
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL0_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACCTL0
            HdlDirection: INTERNAL
        HdlIdDef: TACCR0_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACCR0
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL1_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACCTL1
            HdlDirection: INTERNAL
        HdlIdDef: TACCR1_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACCR1
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL2_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACCTL2
            HdlDirection: INTERNAL
        HdlIdDef: TACCR2_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACCR2
            HdlDirection: INTERNAL
        HdlIdDef: TAIV_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TAIV
            HdlDirection: INTERNAL
    DEL list@@objs from omsp_timerA

DEL HdlModuleDec@@omsp_timerA from omsp_timerA


CommitId: 7c253ff535a74a601fef5ff494f81df6e4d66460
Re-organized the "openMSP430_defines.v" file.
--- a/fpga/actel_m1a3pl_dev_kit/rtl/verilog/openmsp430/periph/omsp_timerA.v
+++ b/fpga/actel_m1a3pl_dev_kit/rtl/verilog/openmsp430/periph/omsp_timerA.v
@@ -262,8 +272,8 @@ reg  [15:0] taccr1;
 wire        taccr1_wr = reg_wr[TACCR1];
 wire        cci1_cap;
 
-always @ (posedge mclk or posedge puc)
-  if (puc)            taccr1 <=  16'h0000;
+always @ (posedge mclk or posedge puc_rst)
+  if (puc_rst)        taccr1 <=  16'h0000;
   else if (taccr1_wr) taccr1 <=  per_din;
   else if (cci1_cap)  taccr1 <=  tar;
 

ParseResult:
INS HdlModuleDec@@omsp_timerA to omsp_timerA

UPD HdlModuleDec@@omsp_timerA to omsp_timerA
    INS list@@params to omsp_timerA
    list: params
        HdlIdDef: BASE_ADDR
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlValueInt: 14
                            HdlValueInt: 0
            HdlValueInt: 0100
            HdlDirection: INTERNAL
        HdlIdDef: DEC_WD
            HdlValueInt: 7
            HdlDirection: INTERNAL
        HdlIdDef: TACTL
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 60
            HdlDirection: INTERNAL
        HdlIdDef: TAR
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 70
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL0
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 62
            HdlDirection: INTERNAL
        HdlIdDef: TACCR0
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 72
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL1
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 64
            HdlDirection: INTERNAL
        HdlIdDef: TACCR1
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 74
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL2
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 66
            HdlDirection: INTERNAL
        HdlIdDef: TACCR2
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 76
            HdlDirection: INTERNAL
        HdlIdDef: TAIV
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 2e
            HdlDirection: INTERNAL
        HdlIdDef: DEC_SZ
            HdlOp: POW
                list: ops
                    HdlValueInt: 2
                    HdlValueId: DEC_WD
            HdlDirection: INTERNAL
        HdlIdDef: BASE_REG
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: CONCAT
                list: ops
                    HdlOp: REPL_CONCAT
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
                    HdlValueInt: 1
            HdlDirection: INTERNAL
        HdlIdDef: TACTL_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACTL
            HdlDirection: INTERNAL
        HdlIdDef: TAR_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TAR
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL0_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACCTL0
            HdlDirection: INTERNAL
        HdlIdDef: TACCR0_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACCR0
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL1_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACCTL1
            HdlDirection: INTERNAL
        HdlIdDef: TACCR1_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACCR1
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL2_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACCTL2
            HdlDirection: INTERNAL
        HdlIdDef: TACCR2_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACCR2
            HdlDirection: INTERNAL
        HdlIdDef: TAIV_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TAIV
            HdlDirection: INTERNAL
    INS list@@objs to omsp_timerA

UPD HdlModuleDec@@omsp_timerA to omsp_timerA
    MOV list@@ports to omsp_timerA
    list: ports
        HdlIdDef: irq_ta0
            HdlOp: AND
                list: ops
                    HdlOp: INDEX
                        list: ops
                            HdlValueId: tacctl0
                            HdlValueInt: 0
                    HdlOp: INDEX
                        list: ops
                            HdlValueId: tacctl0
                            HdlValueInt: 4
            HdlDirection: OUT
        HdlIdDef: irq_ta1
            HdlOp: OR
                list: ops
                    HdlOp: OR
                        list: ops
                            HdlOp: AND
                                list: ops
                                    HdlOp: INDEX
                                        list: ops
                                            HdlValueId: tactl
                                            HdlValueInt: 0
                                    HdlOp: INDEX
                                        list: ops
                                            HdlValueId: tactl
                                            HdlValueInt: 1
                            HdlOp: AND
                                list: ops
                                    HdlOp: INDEX
                                        list: ops
                                            HdlValueId: tacctl1
                                            HdlValueInt: 0
                                    HdlOp: INDEX
                                        list: ops
                                            HdlValueId: tacctl1
                                            HdlValueInt: 4
                    HdlOp: AND
                        list: ops
                            HdlOp: INDEX
                                list: ops
                                    HdlValueId: tacctl2
                                    HdlValueInt: 0
                            HdlOp: INDEX
                                list: ops
                                    HdlValueId: tacctl2
                                    HdlValueInt: 4
            HdlDirection: OUT
        HdlIdDef: per_dout
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlValueInt: 15
                            HdlValueInt: 0
            HdlOp: OR
                list: ops
                    HdlOp: OR
                        list: ops
                            HdlOp: OR
                                list: ops
                                    HdlOp: OR
                                        list: ops
                                            HdlOp: OR
                                                list: ops
                                                    HdlOp: OR
                                                        list: ops
                                                            HdlOp: OR
                                                                list: ops
                                                                    HdlOp: OR
                                                                        list: ops
                                                                            HdlValueId: tactl_rd
                                                                            HdlValueId: tar_rd
                                                                    HdlValueId: tacctl0_rd
                                                            HdlValueId: taccr0_rd
                                                    HdlValueId: tacctl1_rd
                                            HdlValueId: taccr1_rd
                                    HdlValueId: tacctl2_rd
                            HdlValueId: taccr2_rd
                    HdlValueId: taiv_rd
            HdlDirection: OUT
        HdlIdDef: ta_out0
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: reg
            HdlDirection: OUT
        HdlIdDef: ta_out0_en
            HdlDirection: OUT
        HdlIdDef: ta_out1
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: reg
            HdlDirection: OUT
        HdlIdDef: ta_out1_en
            HdlDirection: OUT
        HdlIdDef: ta_out2
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: reg
            HdlDirection: OUT
        HdlIdDef: ta_out2_en
            HdlDirection: OUT
        HdlIdDef: aclk_en
            HdlDirection: IN
        HdlIdDef: dbg_freeze
            HdlDirection: IN
        HdlIdDef: inclk
            HdlDirection: IN
        HdlIdDef: irq_ta0_acc
            HdlDirection: IN
        HdlIdDef: mclk
            HdlDirection: IN
        HdlIdDef: per_addr
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlValueInt: 7
                            HdlValueInt: 0
            HdlDirection: IN
        HdlIdDef: per_din
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlValueInt: 15
                            HdlValueInt: 0
            HdlDirection: IN
        HdlIdDef: per_en
            HdlDirection: IN
        HdlIdDef: per_we
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlValueInt: 1
                            HdlValueInt: 0
            HdlDirection: IN
        HdlIdDef: puc
            HdlDirection: IN
        HdlIdDef: smclk_en
            HdlDirection: IN
        HdlIdDef: ta_cci0a
            HdlDirection: IN
        HdlIdDef: ta_cci0b
            HdlDirection: IN
        HdlIdDef: ta_cci1a
            HdlDirection: IN
        HdlIdDef: ta_cci1b
            HdlDirection: IN
        HdlIdDef: ta_cci2a
            HdlDirection: IN
        HdlIdDef: ta_cci2b
            HdlDirection: IN
        HdlIdDef: taclk
            HdlDirection: IN
    DEL list@@params from omsp_timerA
    list: params
        HdlIdDef: TACTL
            HdlValueInt: 160
            HdlDirection: INTERNAL
        HdlIdDef: TAR
            HdlValueInt: 170
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL0
            HdlValueInt: 162
            HdlDirection: INTERNAL
        HdlIdDef: TACCR0
            HdlValueInt: 172
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL1
            HdlValueInt: 164
            HdlDirection: INTERNAL
        HdlIdDef: TACCR1
            HdlValueInt: 174
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL2
            HdlValueInt: 166
            HdlDirection: INTERNAL
        HdlIdDef: TACCR2
            HdlValueInt: 176
            HdlDirection: INTERNAL
        HdlIdDef: TAIV
            HdlValueInt: 12e
            HdlDirection: INTERNAL
        HdlIdDef: TACTL_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACTL
            HdlDirection: INTERNAL
        HdlIdDef: TAR_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TAR
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL0_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACCTL0
            HdlDirection: INTERNAL
        HdlIdDef: TACCR0_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACCR0
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL1_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACCTL1
            HdlDirection: INTERNAL
        HdlIdDef: TACCR1_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACCR1
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL2_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACCTL2
            HdlDirection: INTERNAL
        HdlIdDef: TACCR2_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACCR2
            HdlDirection: INTERNAL
        HdlIdDef: TAIV_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TAIV
            HdlDirection: INTERNAL
    DEL list@@objs from omsp_timerA

UPD HdlStmProcess@@ to 
    UPD HdlOp@@RISING to RISING
        UPD HdlValueId@@puc to puc_rst

DEL HdlModuleDec@@omsp_timerA from omsp_timerA


CommitId: 7c253ff535a74a601fef5ff494f81df6e4d66460
Re-organized the "openMSP430_defines.v" file.
--- a/fpga/actel_m1a3pl_dev_kit/rtl/verilog/openmsp430/periph/omsp_timerA.v
+++ b/fpga/actel_m1a3pl_dev_kit/rtl/verilog/openmsp430/periph/omsp_timerA.v
@@ -277,8 +287,8 @@ wire        ccifg2_set;
 wire        ccifg2_clr;
 wire        cov2_set;   
    
-always @ (posedge mclk or posedge puc)
-  if (puc)             tacctl2 <=  16'h0000;
+always @ (posedge mclk or posedge puc_rst)
+  if (puc_rst)         tacctl2 <=  16'h0000;
   else if (tacctl2_wr) tacctl2 <=  ((per_din & 16'hf9f7) | {14'h0000, cov2_set, ccifg2_set}) & {15'h7fff, ~ccifg2_clr};
   else                 tacctl2 <=  (tacctl2              | {14'h0000, cov2_set, ccifg2_set}) & {15'h7fff, ~ccifg2_clr};
 

ParseResult:
INS HdlModuleDec@@omsp_timerA to omsp_timerA

UPD HdlModuleDec@@omsp_timerA to omsp_timerA
    INS list@@params to omsp_timerA
    list: params
        HdlIdDef: BASE_ADDR
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlValueInt: 14
                            HdlValueInt: 0
            HdlValueInt: 0100
            HdlDirection: INTERNAL
        HdlIdDef: DEC_WD
            HdlValueInt: 7
            HdlDirection: INTERNAL
        HdlIdDef: TACTL
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 60
            HdlDirection: INTERNAL
        HdlIdDef: TAR
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 70
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL0
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 62
            HdlDirection: INTERNAL
        HdlIdDef: TACCR0
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 72
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL1
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 64
            HdlDirection: INTERNAL
        HdlIdDef: TACCR1
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 74
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL2
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 66
            HdlDirection: INTERNAL
        HdlIdDef: TACCR2
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 76
            HdlDirection: INTERNAL
        HdlIdDef: TAIV
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 2e
            HdlDirection: INTERNAL
        HdlIdDef: DEC_SZ
            HdlOp: POW
                list: ops
                    HdlValueInt: 2
                    HdlValueId: DEC_WD
            HdlDirection: INTERNAL
        HdlIdDef: BASE_REG
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: CONCAT
                list: ops
                    HdlOp: REPL_CONCAT
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
                    HdlValueInt: 1
            HdlDirection: INTERNAL
        HdlIdDef: TACTL_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACTL
            HdlDirection: INTERNAL
        HdlIdDef: TAR_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TAR
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL0_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACCTL0
            HdlDirection: INTERNAL
        HdlIdDef: TACCR0_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACCR0
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL1_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACCTL1
            HdlDirection: INTERNAL
        HdlIdDef: TACCR1_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACCR1
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL2_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACCTL2
            HdlDirection: INTERNAL
        HdlIdDef: TACCR2_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACCR2
            HdlDirection: INTERNAL
        HdlIdDef: TAIV_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TAIV
            HdlDirection: INTERNAL
    INS list@@objs to omsp_timerA

UPD HdlModuleDec@@omsp_timerA to omsp_timerA
    MOV list@@ports to omsp_timerA
    list: ports
        HdlIdDef: irq_ta0
            HdlOp: AND
                list: ops
                    HdlOp: INDEX
                        list: ops
                            HdlValueId: tacctl0
                            HdlValueInt: 0
                    HdlOp: INDEX
                        list: ops
                            HdlValueId: tacctl0
                            HdlValueInt: 4
            HdlDirection: OUT
        HdlIdDef: irq_ta1
            HdlOp: OR
                list: ops
                    HdlOp: OR
                        list: ops
                            HdlOp: AND
                                list: ops
                                    HdlOp: INDEX
                                        list: ops
                                            HdlValueId: tactl
                                            HdlValueInt: 0
                                    HdlOp: INDEX
                                        list: ops
                                            HdlValueId: tactl
                                            HdlValueInt: 1
                            HdlOp: AND
                                list: ops
                                    HdlOp: INDEX
                                        list: ops
                                            HdlValueId: tacctl1
                                            HdlValueInt: 0
                                    HdlOp: INDEX
                                        list: ops
                                            HdlValueId: tacctl1
                                            HdlValueInt: 4
                    HdlOp: AND
                        list: ops
                            HdlOp: INDEX
                                list: ops
                                    HdlValueId: tacctl2
                                    HdlValueInt: 0
                            HdlOp: INDEX
                                list: ops
                                    HdlValueId: tacctl2
                                    HdlValueInt: 4
            HdlDirection: OUT
        HdlIdDef: per_dout
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlValueInt: 15
                            HdlValueInt: 0
            HdlOp: OR
                list: ops
                    HdlOp: OR
                        list: ops
                            HdlOp: OR
                                list: ops
                                    HdlOp: OR
                                        list: ops
                                            HdlOp: OR
                                                list: ops
                                                    HdlOp: OR
                                                        list: ops
                                                            HdlOp: OR
                                                                list: ops
                                                                    HdlOp: OR
                                                                        list: ops
                                                                            HdlValueId: tactl_rd
                                                                            HdlValueId: tar_rd
                                                                    HdlValueId: tacctl0_rd
                                                            HdlValueId: taccr0_rd
                                                    HdlValueId: tacctl1_rd
                                            HdlValueId: taccr1_rd
                                    HdlValueId: tacctl2_rd
                            HdlValueId: taccr2_rd
                    HdlValueId: taiv_rd
            HdlDirection: OUT
        HdlIdDef: ta_out0
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: reg
            HdlDirection: OUT
        HdlIdDef: ta_out0_en
            HdlDirection: OUT
        HdlIdDef: ta_out1
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: reg
            HdlDirection: OUT
        HdlIdDef: ta_out1_en
            HdlDirection: OUT
        HdlIdDef: ta_out2
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: reg
            HdlDirection: OUT
        HdlIdDef: ta_out2_en
            HdlDirection: OUT
        HdlIdDef: aclk_en
            HdlDirection: IN
        HdlIdDef: dbg_freeze
            HdlDirection: IN
        HdlIdDef: inclk
            HdlDirection: IN
        HdlIdDef: irq_ta0_acc
            HdlDirection: IN
        HdlIdDef: mclk
            HdlDirection: IN
        HdlIdDef: per_addr
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlValueInt: 7
                            HdlValueInt: 0
            HdlDirection: IN
        HdlIdDef: per_din
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlValueInt: 15
                            HdlValueInt: 0
            HdlDirection: IN
        HdlIdDef: per_en
            HdlDirection: IN
        HdlIdDef: per_we
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlValueInt: 1
                            HdlValueInt: 0
            HdlDirection: IN
        HdlIdDef: puc
            HdlDirection: IN
        HdlIdDef: smclk_en
            HdlDirection: IN
        HdlIdDef: ta_cci0a
            HdlDirection: IN
        HdlIdDef: ta_cci0b
            HdlDirection: IN
        HdlIdDef: ta_cci1a
            HdlDirection: IN
        HdlIdDef: ta_cci1b
            HdlDirection: IN
        HdlIdDef: ta_cci2a
            HdlDirection: IN
        HdlIdDef: ta_cci2b
            HdlDirection: IN
        HdlIdDef: taclk
            HdlDirection: IN
    DEL list@@params from omsp_timerA
    list: params
        HdlIdDef: TACTL
            HdlValueInt: 160
            HdlDirection: INTERNAL
        HdlIdDef: TAR
            HdlValueInt: 170
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL0
            HdlValueInt: 162
            HdlDirection: INTERNAL
        HdlIdDef: TACCR0
            HdlValueInt: 172
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL1
            HdlValueInt: 164
            HdlDirection: INTERNAL
        HdlIdDef: TACCR1
            HdlValueInt: 174
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL2
            HdlValueInt: 166
            HdlDirection: INTERNAL
        HdlIdDef: TACCR2
            HdlValueInt: 176
            HdlDirection: INTERNAL
        HdlIdDef: TAIV
            HdlValueInt: 12e
            HdlDirection: INTERNAL
        HdlIdDef: TACTL_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACTL
            HdlDirection: INTERNAL
        HdlIdDef: TAR_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TAR
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL0_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACCTL0
            HdlDirection: INTERNAL
        HdlIdDef: TACCR0_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACCR0
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL1_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACCTL1
            HdlDirection: INTERNAL
        HdlIdDef: TACCR1_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACCR1
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL2_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACCTL2
            HdlDirection: INTERNAL
        HdlIdDef: TACCR2_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACCR2
            HdlDirection: INTERNAL
        HdlIdDef: TAIV_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TAIV
            HdlDirection: INTERNAL
    DEL list@@objs from omsp_timerA

UPD HdlStmIf@@body to body
    UPD HdlValueId@@puc to puc_rst

UPD HdlStmProcess@@ to 
    UPD HdlOp@@RISING to RISING
        UPD HdlValueId@@puc to puc_rst

DEL HdlModuleDec@@omsp_timerA from omsp_timerA


CommitId: 7c253ff535a74a601fef5ff494f81df6e4d66460
Re-organized the "openMSP430_defines.v" file.
--- a/fpga/actel_m1a3pl_dev_kit/rtl/verilog/openmsp430/periph/omsp_timerA.v
+++ b/fpga/actel_m1a3pl_dev_kit/rtl/verilog/openmsp430/periph/omsp_timerA.v
@@ -294,8 +304,8 @@ reg  [15:0] taccr2;
 wire        taccr2_wr = reg_wr[TACCR2];
 wire        cci2_cap;
 
-always @ (posedge mclk or posedge puc)
-  if (puc)            taccr2 <=  16'h0000;
+always @ (posedge mclk or posedge puc_rst)
+  if (puc_rst)        taccr2 <=  16'h0000;
   else if (taccr2_wr) taccr2 <=  per_din;
   else if (cci2_cap)  taccr2 <=  tar;
 

ParseResult:
INS HdlModuleDec@@omsp_timerA to omsp_timerA

UPD HdlModuleDec@@omsp_timerA to omsp_timerA
    INS list@@params to omsp_timerA
    list: params
        HdlIdDef: BASE_ADDR
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlValueInt: 14
                            HdlValueInt: 0
            HdlValueInt: 0100
            HdlDirection: INTERNAL
        HdlIdDef: DEC_WD
            HdlValueInt: 7
            HdlDirection: INTERNAL
        HdlIdDef: TACTL
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 60
            HdlDirection: INTERNAL
        HdlIdDef: TAR
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 70
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL0
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 62
            HdlDirection: INTERNAL
        HdlIdDef: TACCR0
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 72
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL1
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 64
            HdlDirection: INTERNAL
        HdlIdDef: TACCR1
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 74
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL2
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 66
            HdlDirection: INTERNAL
        HdlIdDef: TACCR2
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 76
            HdlDirection: INTERNAL
        HdlIdDef: TAIV
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 2e
            HdlDirection: INTERNAL
        HdlIdDef: DEC_SZ
            HdlOp: POW
                list: ops
                    HdlValueInt: 2
                    HdlValueId: DEC_WD
            HdlDirection: INTERNAL
        HdlIdDef: BASE_REG
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: CONCAT
                list: ops
                    HdlOp: REPL_CONCAT
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
                    HdlValueInt: 1
            HdlDirection: INTERNAL
        HdlIdDef: TACTL_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACTL
            HdlDirection: INTERNAL
        HdlIdDef: TAR_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TAR
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL0_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACCTL0
            HdlDirection: INTERNAL
        HdlIdDef: TACCR0_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACCR0
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL1_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACCTL1
            HdlDirection: INTERNAL
        HdlIdDef: TACCR1_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACCR1
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL2_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACCTL2
            HdlDirection: INTERNAL
        HdlIdDef: TACCR2_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACCR2
            HdlDirection: INTERNAL
        HdlIdDef: TAIV_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TAIV
            HdlDirection: INTERNAL
    INS list@@objs to omsp_timerA

UPD HdlModuleDec@@omsp_timerA to omsp_timerA
    MOV list@@ports to omsp_timerA
    list: ports
        HdlIdDef: irq_ta0
            HdlOp: AND
                list: ops
                    HdlOp: INDEX
                        list: ops
                            HdlValueId: tacctl0
                            HdlValueInt: 0
                    HdlOp: INDEX
                        list: ops
                            HdlValueId: tacctl0
                            HdlValueInt: 4
            HdlDirection: OUT
        HdlIdDef: irq_ta1
            HdlOp: OR
                list: ops
                    HdlOp: OR
                        list: ops
                            HdlOp: AND
                                list: ops
                                    HdlOp: INDEX
                                        list: ops
                                            HdlValueId: tactl
                                            HdlValueInt: 0
                                    HdlOp: INDEX
                                        list: ops
                                            HdlValueId: tactl
                                            HdlValueInt: 1
                            HdlOp: AND
                                list: ops
                                    HdlOp: INDEX
                                        list: ops
                                            HdlValueId: tacctl1
                                            HdlValueInt: 0
                                    HdlOp: INDEX
                                        list: ops
                                            HdlValueId: tacctl1
                                            HdlValueInt: 4
                    HdlOp: AND
                        list: ops
                            HdlOp: INDEX
                                list: ops
                                    HdlValueId: tacctl2
                                    HdlValueInt: 0
                            HdlOp: INDEX
                                list: ops
                                    HdlValueId: tacctl2
                                    HdlValueInt: 4
            HdlDirection: OUT
        HdlIdDef: per_dout
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlValueInt: 15
                            HdlValueInt: 0
            HdlOp: OR
                list: ops
                    HdlOp: OR
                        list: ops
                            HdlOp: OR
                                list: ops
                                    HdlOp: OR
                                        list: ops
                                            HdlOp: OR
                                                list: ops
                                                    HdlOp: OR
                                                        list: ops
                                                            HdlOp: OR
                                                                list: ops
                                                                    HdlOp: OR
                                                                        list: ops
                                                                            HdlValueId: tactl_rd
                                                                            HdlValueId: tar_rd
                                                                    HdlValueId: tacctl0_rd
                                                            HdlValueId: taccr0_rd
                                                    HdlValueId: tacctl1_rd
                                            HdlValueId: taccr1_rd
                                    HdlValueId: tacctl2_rd
                            HdlValueId: taccr2_rd
                    HdlValueId: taiv_rd
            HdlDirection: OUT
        HdlIdDef: ta_out0
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: reg
            HdlDirection: OUT
        HdlIdDef: ta_out0_en
            HdlDirection: OUT
        HdlIdDef: ta_out1
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: reg
            HdlDirection: OUT
        HdlIdDef: ta_out1_en
            HdlDirection: OUT
        HdlIdDef: ta_out2
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: reg
            HdlDirection: OUT
        HdlIdDef: ta_out2_en
            HdlDirection: OUT
        HdlIdDef: aclk_en
            HdlDirection: IN
        HdlIdDef: dbg_freeze
            HdlDirection: IN
        HdlIdDef: inclk
            HdlDirection: IN
        HdlIdDef: irq_ta0_acc
            HdlDirection: IN
        HdlIdDef: mclk
            HdlDirection: IN
        HdlIdDef: per_addr
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlValueInt: 7
                            HdlValueInt: 0
            HdlDirection: IN
        HdlIdDef: per_din
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlValueInt: 15
                            HdlValueInt: 0
            HdlDirection: IN
        HdlIdDef: per_en
            HdlDirection: IN
        HdlIdDef: per_we
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlValueInt: 1
                            HdlValueInt: 0
            HdlDirection: IN
        HdlIdDef: puc
            HdlDirection: IN
        HdlIdDef: smclk_en
            HdlDirection: IN
        HdlIdDef: ta_cci0a
            HdlDirection: IN
        HdlIdDef: ta_cci0b
            HdlDirection: IN
        HdlIdDef: ta_cci1a
            HdlDirection: IN
        HdlIdDef: ta_cci1b
            HdlDirection: IN
        HdlIdDef: ta_cci2a
            HdlDirection: IN
        HdlIdDef: ta_cci2b
            HdlDirection: IN
        HdlIdDef: taclk
            HdlDirection: IN
    DEL list@@params from omsp_timerA
    list: params
        HdlIdDef: TACTL
            HdlValueInt: 160
            HdlDirection: INTERNAL
        HdlIdDef: TAR
            HdlValueInt: 170
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL0
            HdlValueInt: 162
            HdlDirection: INTERNAL
        HdlIdDef: TACCR0
            HdlValueInt: 172
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL1
            HdlValueInt: 164
            HdlDirection: INTERNAL
        HdlIdDef: TACCR1
            HdlValueInt: 174
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL2
            HdlValueInt: 166
            HdlDirection: INTERNAL
        HdlIdDef: TACCR2
            HdlValueInt: 176
            HdlDirection: INTERNAL
        HdlIdDef: TAIV
            HdlValueInt: 12e
            HdlDirection: INTERNAL
        HdlIdDef: TACTL_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACTL
            HdlDirection: INTERNAL
        HdlIdDef: TAR_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TAR
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL0_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACCTL0
            HdlDirection: INTERNAL
        HdlIdDef: TACCR0_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACCR0
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL1_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACCTL1
            HdlDirection: INTERNAL
        HdlIdDef: TACCR1_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACCR1
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL2_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACCTL2
            HdlDirection: INTERNAL
        HdlIdDef: TACCR2_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACCR2
            HdlDirection: INTERNAL
        HdlIdDef: TAIV_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TAIV
            HdlDirection: INTERNAL
    DEL list@@objs from omsp_timerA

DEL HdlModuleDec@@omsp_timerA from omsp_timerA


CommitId: 7c253ff535a74a601fef5ff494f81df6e4d66460
Re-organized the "openMSP430_defines.v" file.
--- a/fpga/actel_m1a3pl_dev_kit/rtl/verilog/openmsp430/periph/omsp_timerA.v
+++ b/fpga/actel_m1a3pl_dev_kit/rtl/verilog/openmsp430/periph/omsp_timerA.v
@@ -380,8 +411,8 @@ assign    tar_clk = sel_clk & ((tactl[`TAIDx]==2'b00) ?  1'b1         :
                                (tactl[`TAIDx]==2'b10) ? &clk_div[1:0] :
                                                         &clk_div[2:0]);
 	  
-always @ (posedge mclk or posedge puc)
-  if (puc)                                   clk_div <=  3'h0;
+always @ (posedge mclk or posedge puc_rst)
+  if (puc_rst)                               clk_div <=  3'h0;
   else if  (tar_clk | taclr)                 clk_div <=  3'h0;
   else if ((tactl[`TAMCx]!=2'b00) & sel_clk) clk_div <=  clk_div+3'h1;
 

ParseResult:
INS HdlModuleDec@@omsp_timerA to omsp_timerA

UPD HdlModuleDec@@omsp_timerA to omsp_timerA
    INS list@@params to omsp_timerA
    list: params
        HdlIdDef: BASE_ADDR
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlValueInt: 14
                            HdlValueInt: 0
            HdlValueInt: 0100
            HdlDirection: INTERNAL
        HdlIdDef: DEC_WD
            HdlValueInt: 7
            HdlDirection: INTERNAL
        HdlIdDef: TACTL
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 60
            HdlDirection: INTERNAL
        HdlIdDef: TAR
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 70
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL0
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 62
            HdlDirection: INTERNAL
        HdlIdDef: TACCR0
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 72
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL1
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 64
            HdlDirection: INTERNAL
        HdlIdDef: TACCR1
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 74
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL2
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 66
            HdlDirection: INTERNAL
        HdlIdDef: TACCR2
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 76
            HdlDirection: INTERNAL
        HdlIdDef: TAIV
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 2e
            HdlDirection: INTERNAL
        HdlIdDef: DEC_SZ
            HdlOp: POW
                list: ops
                    HdlValueInt: 2
                    HdlValueId: DEC_WD
            HdlDirection: INTERNAL
        HdlIdDef: BASE_REG
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: CONCAT
                list: ops
                    HdlOp: REPL_CONCAT
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
                    HdlValueInt: 1
            HdlDirection: INTERNAL
        HdlIdDef: TACTL_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACTL
            HdlDirection: INTERNAL
        HdlIdDef: TAR_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TAR
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL0_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACCTL0
            HdlDirection: INTERNAL
        HdlIdDef: TACCR0_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACCR0
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL1_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACCTL1
            HdlDirection: INTERNAL
        HdlIdDef: TACCR1_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACCR1
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL2_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACCTL2
            HdlDirection: INTERNAL
        HdlIdDef: TACCR2_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACCR2
            HdlDirection: INTERNAL
        HdlIdDef: TAIV_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TAIV
            HdlDirection: INTERNAL
    INS list@@objs to omsp_timerA

UPD HdlModuleDec@@omsp_timerA to omsp_timerA
    MOV list@@ports to omsp_timerA
    list: ports
        HdlIdDef: irq_ta0
            HdlOp: AND
                list: ops
                    HdlOp: INDEX
                        list: ops
                            HdlValueId: tacctl0
                            HdlValueInt: 0
                    HdlOp: INDEX
                        list: ops
                            HdlValueId: tacctl0
                            HdlValueInt: 4
            HdlDirection: OUT
        HdlIdDef: irq_ta1
            HdlOp: OR
                list: ops
                    HdlOp: OR
                        list: ops
                            HdlOp: AND
                                list: ops
                                    HdlOp: INDEX
                                        list: ops
                                            HdlValueId: tactl
                                            HdlValueInt: 0
                                    HdlOp: INDEX
                                        list: ops
                                            HdlValueId: tactl
                                            HdlValueInt: 1
                            HdlOp: AND
                                list: ops
                                    HdlOp: INDEX
                                        list: ops
                                            HdlValueId: tacctl1
                                            HdlValueInt: 0
                                    HdlOp: INDEX
                                        list: ops
                                            HdlValueId: tacctl1
                                            HdlValueInt: 4
                    HdlOp: AND
                        list: ops
                            HdlOp: INDEX
                                list: ops
                                    HdlValueId: tacctl2
                                    HdlValueInt: 0
                            HdlOp: INDEX
                                list: ops
                                    HdlValueId: tacctl2
                                    HdlValueInt: 4
            HdlDirection: OUT
        HdlIdDef: per_dout
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlValueInt: 15
                            HdlValueInt: 0
            HdlOp: OR
                list: ops
                    HdlOp: OR
                        list: ops
                            HdlOp: OR
                                list: ops
                                    HdlOp: OR
                                        list: ops
                                            HdlOp: OR
                                                list: ops
                                                    HdlOp: OR
                                                        list: ops
                                                            HdlOp: OR
                                                                list: ops
                                                                    HdlOp: OR
                                                                        list: ops
                                                                            HdlValueId: tactl_rd
                                                                            HdlValueId: tar_rd
                                                                    HdlValueId: tacctl0_rd
                                                            HdlValueId: taccr0_rd
                                                    HdlValueId: tacctl1_rd
                                            HdlValueId: taccr1_rd
                                    HdlValueId: tacctl2_rd
                            HdlValueId: taccr2_rd
                    HdlValueId: taiv_rd
            HdlDirection: OUT
        HdlIdDef: ta_out0
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: reg
            HdlDirection: OUT
        HdlIdDef: ta_out0_en
            HdlDirection: OUT
        HdlIdDef: ta_out1
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: reg
            HdlDirection: OUT
        HdlIdDef: ta_out1_en
            HdlDirection: OUT
        HdlIdDef: ta_out2
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: reg
            HdlDirection: OUT
        HdlIdDef: ta_out2_en
            HdlDirection: OUT
        HdlIdDef: aclk_en
            HdlDirection: IN
        HdlIdDef: dbg_freeze
            HdlDirection: IN
        HdlIdDef: inclk
            HdlDirection: IN
        HdlIdDef: irq_ta0_acc
            HdlDirection: IN
        HdlIdDef: mclk
            HdlDirection: IN
        HdlIdDef: per_addr
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlValueInt: 7
                            HdlValueInt: 0
            HdlDirection: IN
        HdlIdDef: per_din
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlValueInt: 15
                            HdlValueInt: 0
            HdlDirection: IN
        HdlIdDef: per_en
            HdlDirection: IN
        HdlIdDef: per_we
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlValueInt: 1
                            HdlValueInt: 0
            HdlDirection: IN
        HdlIdDef: puc
            HdlDirection: IN
        HdlIdDef: smclk_en
            HdlDirection: IN
        HdlIdDef: ta_cci0a
            HdlDirection: IN
        HdlIdDef: ta_cci0b
            HdlDirection: IN
        HdlIdDef: ta_cci1a
            HdlDirection: IN
        HdlIdDef: ta_cci1b
            HdlDirection: IN
        HdlIdDef: ta_cci2a
            HdlDirection: IN
        HdlIdDef: ta_cci2b
            HdlDirection: IN
        HdlIdDef: taclk
            HdlDirection: IN
    DEL list@@params from omsp_timerA
    list: params
        HdlIdDef: TACTL
            HdlValueInt: 160
            HdlDirection: INTERNAL
        HdlIdDef: TAR
            HdlValueInt: 170
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL0
            HdlValueInt: 162
            HdlDirection: INTERNAL
        HdlIdDef: TACCR0
            HdlValueInt: 172
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL1
            HdlValueInt: 164
            HdlDirection: INTERNAL
        HdlIdDef: TACCR1
            HdlValueInt: 174
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL2
            HdlValueInt: 166
            HdlDirection: INTERNAL
        HdlIdDef: TACCR2
            HdlValueInt: 176
            HdlDirection: INTERNAL
        HdlIdDef: TAIV
            HdlValueInt: 12e
            HdlDirection: INTERNAL
        HdlIdDef: TACTL_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACTL
            HdlDirection: INTERNAL
        HdlIdDef: TAR_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TAR
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL0_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACCTL0
            HdlDirection: INTERNAL
        HdlIdDef: TACCR0_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACCR0
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL1_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACCTL1
            HdlDirection: INTERNAL
        HdlIdDef: TACCR1_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACCR1
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL2_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACCTL2
            HdlDirection: INTERNAL
        HdlIdDef: TACCR2_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACCR2
            HdlDirection: INTERNAL
        HdlIdDef: TAIV_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TAIV
            HdlDirection: INTERNAL
    DEL list@@objs from omsp_timerA

DEL HdlModuleDec@@omsp_timerA from omsp_timerA


CommitId: 7c253ff535a74a601fef5ff494f81df6e4d66460
Re-organized the "openMSP430_defines.v" file.
--- a/fpga/actel_m1a3pl_dev_kit/rtl/verilog/openmsp430/periph/omsp_timerA.v
+++ b/fpga/actel_m1a3pl_dev_kit/rtl/verilog/openmsp430/periph/omsp_timerA.v
@@ -396,8 +427,8 @@ assign  tar_inc   =  (tactl[`TAMCx]==2'b01) | (tactl[`TAMCx]==2'b10) |
                     ((tactl[`TAMCx]==2'b11) & ~tar_dec);
 
 reg tar_dir;
-always @ (posedge mclk or posedge puc)
-  if (puc)                            tar_dir <=  1'b0;
+always @ (posedge mclk or posedge puc_rst)
+  if (puc_rst)                        tar_dir <=  1'b0;
   else if (taclr)                     tar_dir <=  1'b0;
   else if (tactl[`TAMCx]==2'b11)
     begin

ParseResult:
INS HdlModuleDec@@omsp_timerA to omsp_timerA

UPD HdlModuleDec@@omsp_timerA to omsp_timerA
    INS list@@params to omsp_timerA
    list: params
        HdlIdDef: BASE_ADDR
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlValueInt: 14
                            HdlValueInt: 0
            HdlValueInt: 0100
            HdlDirection: INTERNAL
        HdlIdDef: DEC_WD
            HdlValueInt: 7
            HdlDirection: INTERNAL
        HdlIdDef: TACTL
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 60
            HdlDirection: INTERNAL
        HdlIdDef: TAR
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 70
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL0
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 62
            HdlDirection: INTERNAL
        HdlIdDef: TACCR0
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 72
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL1
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 64
            HdlDirection: INTERNAL
        HdlIdDef: TACCR1
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 74
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL2
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 66
            HdlDirection: INTERNAL
        HdlIdDef: TACCR2
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 76
            HdlDirection: INTERNAL
        HdlIdDef: TAIV
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 2e
            HdlDirection: INTERNAL
        HdlIdDef: DEC_SZ
            HdlOp: POW
                list: ops
                    HdlValueInt: 2
                    HdlValueId: DEC_WD
            HdlDirection: INTERNAL
        HdlIdDef: BASE_REG
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: CONCAT
                list: ops
                    HdlOp: REPL_CONCAT
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
                    HdlValueInt: 1
            HdlDirection: INTERNAL
        HdlIdDef: TACTL_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACTL
            HdlDirection: INTERNAL
        HdlIdDef: TAR_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TAR
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL0_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACCTL0
            HdlDirection: INTERNAL
        HdlIdDef: TACCR0_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACCR0
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL1_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACCTL1
            HdlDirection: INTERNAL
        HdlIdDef: TACCR1_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACCR1
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL2_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACCTL2
            HdlDirection: INTERNAL
        HdlIdDef: TACCR2_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACCR2
            HdlDirection: INTERNAL
        HdlIdDef: TAIV_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TAIV
            HdlDirection: INTERNAL
    INS list@@objs to omsp_timerA

UPD HdlModuleDec@@omsp_timerA to omsp_timerA
    MOV list@@ports to omsp_timerA
    list: ports
        HdlIdDef: irq_ta0
            HdlOp: AND
                list: ops
                    HdlOp: INDEX
                        list: ops
                            HdlValueId: tacctl0
                            HdlValueInt: 0
                    HdlOp: INDEX
                        list: ops
                            HdlValueId: tacctl0
                            HdlValueInt: 4
            HdlDirection: OUT
        HdlIdDef: irq_ta1
            HdlOp: OR
                list: ops
                    HdlOp: OR
                        list: ops
                            HdlOp: AND
                                list: ops
                                    HdlOp: INDEX
                                        list: ops
                                            HdlValueId: tactl
                                            HdlValueInt: 0
                                    HdlOp: INDEX
                                        list: ops
                                            HdlValueId: tactl
                                            HdlValueInt: 1
                            HdlOp: AND
                                list: ops
                                    HdlOp: INDEX
                                        list: ops
                                            HdlValueId: tacctl1
                                            HdlValueInt: 0
                                    HdlOp: INDEX
                                        list: ops
                                            HdlValueId: tacctl1
                                            HdlValueInt: 4
                    HdlOp: AND
                        list: ops
                            HdlOp: INDEX
                                list: ops
                                    HdlValueId: tacctl2
                                    HdlValueInt: 0
                            HdlOp: INDEX
                                list: ops
                                    HdlValueId: tacctl2
                                    HdlValueInt: 4
            HdlDirection: OUT
        HdlIdDef: per_dout
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlValueInt: 15
                            HdlValueInt: 0
            HdlOp: OR
                list: ops
                    HdlOp: OR
                        list: ops
                            HdlOp: OR
                                list: ops
                                    HdlOp: OR
                                        list: ops
                                            HdlOp: OR
                                                list: ops
                                                    HdlOp: OR
                                                        list: ops
                                                            HdlOp: OR
                                                                list: ops
                                                                    HdlOp: OR
                                                                        list: ops
                                                                            HdlValueId: tactl_rd
                                                                            HdlValueId: tar_rd
                                                                    HdlValueId: tacctl0_rd
                                                            HdlValueId: taccr0_rd
                                                    HdlValueId: tacctl1_rd
                                            HdlValueId: taccr1_rd
                                    HdlValueId: tacctl2_rd
                            HdlValueId: taccr2_rd
                    HdlValueId: taiv_rd
            HdlDirection: OUT
        HdlIdDef: ta_out0
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: reg
            HdlDirection: OUT
        HdlIdDef: ta_out0_en
            HdlDirection: OUT
        HdlIdDef: ta_out1
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: reg
            HdlDirection: OUT
        HdlIdDef: ta_out1_en
            HdlDirection: OUT
        HdlIdDef: ta_out2
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: reg
            HdlDirection: OUT
        HdlIdDef: ta_out2_en
            HdlDirection: OUT
        HdlIdDef: aclk_en
            HdlDirection: IN
        HdlIdDef: dbg_freeze
            HdlDirection: IN
        HdlIdDef: inclk
            HdlDirection: IN
        HdlIdDef: irq_ta0_acc
            HdlDirection: IN
        HdlIdDef: mclk
            HdlDirection: IN
        HdlIdDef: per_addr
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlValueInt: 7
                            HdlValueInt: 0
            HdlDirection: IN
        HdlIdDef: per_din
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlValueInt: 15
                            HdlValueInt: 0
            HdlDirection: IN
        HdlIdDef: per_en
            HdlDirection: IN
        HdlIdDef: per_we
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlValueInt: 1
                            HdlValueInt: 0
            HdlDirection: IN
        HdlIdDef: puc
            HdlDirection: IN
        HdlIdDef: smclk_en
            HdlDirection: IN
        HdlIdDef: ta_cci0a
            HdlDirection: IN
        HdlIdDef: ta_cci0b
            HdlDirection: IN
        HdlIdDef: ta_cci1a
            HdlDirection: IN
        HdlIdDef: ta_cci1b
            HdlDirection: IN
        HdlIdDef: ta_cci2a
            HdlDirection: IN
        HdlIdDef: ta_cci2b
            HdlDirection: IN
        HdlIdDef: taclk
            HdlDirection: IN
    DEL list@@params from omsp_timerA
    list: params
        HdlIdDef: TACTL
            HdlValueInt: 160
            HdlDirection: INTERNAL
        HdlIdDef: TAR
            HdlValueInt: 170
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL0
            HdlValueInt: 162
            HdlDirection: INTERNAL
        HdlIdDef: TACCR0
            HdlValueInt: 172
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL1
            HdlValueInt: 164
            HdlDirection: INTERNAL
        HdlIdDef: TACCR1
            HdlValueInt: 174
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL2
            HdlValueInt: 166
            HdlDirection: INTERNAL
        HdlIdDef: TACCR2
            HdlValueInt: 176
            HdlDirection: INTERNAL
        HdlIdDef: TAIV
            HdlValueInt: 12e
            HdlDirection: INTERNAL
        HdlIdDef: TACTL_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACTL
            HdlDirection: INTERNAL
        HdlIdDef: TAR_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TAR
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL0_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACCTL0
            HdlDirection: INTERNAL
        HdlIdDef: TACCR0_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACCR0
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL1_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACCTL1
            HdlDirection: INTERNAL
        HdlIdDef: TACCR1_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACCR1
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL2_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACCTL2
            HdlDirection: INTERNAL
        HdlIdDef: TACCR2_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACCR2
            HdlDirection: INTERNAL
        HdlIdDef: TAIV_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TAIV
            HdlDirection: INTERNAL
    DEL list@@objs from omsp_timerA

DEL HdlModuleDec@@omsp_timerA from omsp_timerA


CommitId: 7c253ff535a74a601fef5ff494f81df6e4d66460
Re-organized the "openMSP430_defines.v" file.
--- a/fpga/xilinx_diligent_s3board/rtl/verilog/openmsp430/omsp_multiplier.v
+++ b/fpga/xilinx_diligent_s3board/rtl/verilog/openmsp430/omsp_multiplier.v
@@ -52,7 +52,7 @@ module  omsp_multiplier (
     per_din,                        // Peripheral data input
     per_en,                         // Peripheral enable (high active)
     per_we,                         // Peripheral write enable (high active)
-    puc                             // Main system reset
+    puc_rst                         // Main system reset
 );
 
 // OUTPUTs

ParseResult:
UPD HdlStmIf@@body to body
    UPD HdlValueId@@puc to puc_rst

UPD HdlStmIf@@body to body
    UPD HdlValueId@@puc to puc_rst

UPD HdlStmProcess@@ to 
    UPD HdlOp@@RISING to RISING
        UPD HdlValueId@@puc to puc_rst

UPD HdlStmProcess@@ to 
    UPD HdlOp@@RISING to RISING
        UPD HdlValueId@@puc to puc_rst


CommitId: 7c253ff535a74a601fef5ff494f81df6e4d66460
Re-organized the "openMSP430_defines.v" file.
--- a/fpga/xilinx_diligent_s3board/rtl/verilog/openmsp430/omsp_multiplier.v
+++ b/fpga/xilinx_diligent_s3board/rtl/verilog/openmsp430/omsp_multiplier.v
@@ -105,28 +114,29 @@ wire  early_read;
 // 2)  REGISTER DECODER
 //============================================================================
 
-// Register address decode
-reg  [511:0]  reg_dec; 
-always @(per_addr)
-  case ({per_addr,1'b0})
-    OP1_MPY  :  reg_dec  =  OP1_MPY_D;
-    OP1_MPYS :  reg_dec  =  OP1_MPYS_D;
-    OP1_MAC  :  reg_dec  =  OP1_MAC_D;
-    OP1_MACS :  reg_dec  =  OP1_MACS_D;
-    OP2      :  reg_dec  =  OP2_D;
-    RESLO    :  reg_dec  =  RESLO_D;
-    RESHI    :  reg_dec  =  RESHI_D;
-    SUMEXT   :  reg_dec  =  SUMEXT_D;
-    default  :  reg_dec  =  {512{1'b0}};
-  endcase
+// Local register selection
+wire              reg_sel   =  per_en & (per_addr[13:DEC_WD-1]==BASE_ADDR[14:DEC_WD]);
 
+// Register local address
+wire [DEC_WD-1:0] reg_addr  =  {per_addr[DEC_WD-2:0], 1'b0};
+
+// Register address decode
+wire [DEC_SZ-1:0] reg_dec   =  (OP1_MPY_D   &  {DEC_SZ{(reg_addr == OP1_MPY  )}})  |
+                               (OP1_MPYS_D  &  {DEC_SZ{(reg_addr == OP1_MPYS )}})  |
+                               (OP1_MAC_D   &  {DEC_SZ{(reg_addr == OP1_MAC  )}})  |
+                               (OP1_MACS_D  &  {DEC_SZ{(reg_addr == OP1_MACS )}})  |
+                               (OP2_D       &  {DEC_SZ{(reg_addr == OP2      )}})  |
+                               (RESLO_D     &  {DEC_SZ{(reg_addr == RESLO    )}})  |
+                               (RESHI_D     &  {DEC_SZ{(reg_addr == RESHI    )}})  |
+                               (SUMEXT_D    &  {DEC_SZ{(reg_addr == SUMEXT   )}});
+		   
 // Read/Write probes
-wire         reg_write =  |per_we & per_en;
-wire         reg_read  = ~|per_we & per_en;
+wire              reg_write =  |per_we & reg_sel;
+wire              reg_read  = ~|per_we & reg_sel;
 
 // Read/Write vectors
-wire [511:0] reg_wr    = reg_dec & {512{reg_write}};
-wire [511:0] reg_rd    = reg_dec & {512{reg_read}};
+wire [DEC_SZ-1:0] reg_wr    = reg_dec & {DEC_SZ{reg_write}};
+wire [DEC_SZ-1:0] reg_rd    = reg_dec & {DEC_SZ{reg_read}};
 
 
 //============================================================================

ParseResult:
UPD HdlStmIf@@body to body
    UPD HdlValueId@@puc to puc_rst

UPD HdlStmProcess@@ to 
    UPD HdlOp@@RISING to RISING
        UPD HdlValueId@@puc to puc_rst


CommitId: 7c253ff535a74a601fef5ff494f81df6e4d66460
Re-organized the "openMSP430_defines.v" file.
--- a/fpga/xilinx_diligent_s3board/rtl/verilog/openmsp430/omsp_multiplier.v
+++ b/fpga/xilinx_diligent_s3board/rtl/verilog/openmsp430/omsp_multiplier.v
@@ -240,15 +250,15 @@ wire [15:0] per_dout   = op1_mux    |
 
 // Detect signed mode
 reg sign_sel;
-always @ (posedge mclk or posedge puc)
-  if (puc)         sign_sel <=  1'b0;
+always @ (posedge mclk or posedge puc_rst)
+  if (puc_rst)     sign_sel <=  1'b0;
   else if (op1_wr) sign_sel <=  reg_wr[OP1_MPYS] | reg_wr[OP1_MACS];
 
 
 // Detect accumulate mode
 reg acc_sel;
-always @ (posedge mclk or posedge puc)
-  if (puc)         acc_sel  <=  1'b0;
+always @ (posedge mclk or posedge puc_rst)
+  if (puc_rst)     acc_sel  <=  1'b0;
   else if (op1_wr) acc_sel  <=  reg_wr[OP1_MAC]  | reg_wr[OP1_MACS];
 
 

ParseResult:
UPD HdlIdDef@@puc to puc_rst

UPD HdlIdDef@@per_addr to per_addr
    UPD HdlOp@@PARAMETRIZATION to PARAMETRIZATION
        UPD HdlOp@@DOWNTO to DOWNTO
            UPD HdlValueInt@@7 to 13


CommitId: 7c253ff535a74a601fef5ff494f81df6e4d66460
Re-organized the "openMSP430_defines.v" file.
--- a/fpga/altera_de1_board/rtl/verilog/openmsp430/omsp_register_file.v
+++ b/fpga/altera_de1_board/rtl/verilog/openmsp430/omsp_register_file.v
@@ -61,7 +61,7 @@ module  omsp_register_file (
     inst_src,                     // Register source selection
     mclk,                         // Main system clock
     pc,                           // Program counter
-    puc,                          // Main system reset
+    puc_rst,                      // Main system reset
     reg_dest_val,                 // Selected register destination value
     reg_dest_wr,                  // Write selected register destination
     reg_pc_call,                  // Trigger PC update for a CALL instruction

ParseResult:
UPD HdlStmIf@@body to body
    UPD HdlValueId@@puc to puc_rst

UPD HdlStmIf@@body to body
    UPD HdlValueId@@puc to puc_rst

UPD HdlStmProcess@@ to 
    UPD HdlOp@@RISING to RISING
        UPD HdlValueId@@puc to puc_rst

UPD HdlStmProcess@@ to 
    UPD HdlOp@@RISING to RISING
        UPD HdlValueId@@puc to puc_rst


CommitId: 7c253ff535a74a601fef5ff494f81df6e4d66460
Re-organized the "openMSP430_defines.v" file.
--- a/fpga/altera_de1_board/rtl/verilog/openmsp430/omsp_register_file.v
+++ b/fpga/altera_de1_board/rtl/verilog/openmsp430/omsp_register_file.v
@@ -93,7 +93,7 @@ input        [15:0] inst_dest;    // Register destination selection
 input        [15:0] inst_src;     // Register source selection
 input               mclk;         // Main system clock
 input        [15:0] pc;           // Program counter
-input               puc;          // Main system reset
+input               puc_rst;      // Main system reset
 input        [15:0] reg_dest_val; // Selected register destination value
 input               reg_dest_wr;  // Write selected register destination
 input               reg_pc_call;  // Trigger PC update for a CALL instruction

ParseResult:
UPD HdlStmIf@@body to body
    UPD HdlValueId@@puc to puc_rst

UPD HdlStmProcess@@ to 
    UPD HdlOp@@RISING to RISING
        UPD HdlValueId@@puc to puc_rst


CommitId: 7c253ff535a74a601fef5ff494f81df6e4d66460
Re-organized the "openMSP430_defines.v" file.
--- a/fpga/altera_de1_board/rtl/verilog/openmsp430/omsp_register_file.v
+++ b/fpga/altera_de1_board/rtl/verilog/openmsp430/omsp_register_file.v
@@ -198,8 +198,8 @@ always @(posedge mclk or posedge puc)
 reg [15:0] r4;
 wire       r4_wr  = inst_dest[4] & reg_dest_wr;
 wire       r4_inc = inst_src_in[4]  & reg_incr;
-always @(posedge mclk or posedge puc)
-  if (puc)          r4  <= 16'h0000;
+always @(posedge mclk or posedge puc_rst)
+  if (puc_rst)      r4  <= 16'h0000;
   else if (r4_wr)   r4  <= reg_dest_val_in;
   else if (r4_inc)  r4  <= reg_incr_val;
 

ParseResult:
UPD HdlIdDef@@puc to puc_rst


CommitId: 7c253ff535a74a601fef5ff494f81df6e4d66460
Re-organized the "openMSP430_defines.v" file.
--- a/fpga/altera_de1_board/rtl/verilog/openmsp430/omsp_register_file.v
+++ b/fpga/altera_de1_board/rtl/verilog/openmsp430/omsp_register_file.v
@@ -243,8 +243,8 @@ always @(posedge mclk or posedge puc)
 reg [15:0] r9;
 wire       r9_wr  = inst_dest[9] & reg_dest_wr;
 wire       r9_inc = inst_src_in[9]  & reg_incr;
-always @(posedge mclk or posedge puc)
-  if (puc)          r9  <= 16'h0000;
+always @(posedge mclk or posedge puc_rst)
+  if (puc_rst)      r9  <= 16'h0000;
   else if (r9_wr)   r9  <= reg_dest_val_in;
   else if (r9_inc)  r9  <= reg_incr_val;
 

ParseResult:
UPD HdlStmIf@@body to body
    UPD HdlValueId@@puc to puc_rst

UPD HdlStmProcess@@ to 
    UPD HdlOp@@RISING to RISING
        UPD HdlValueId@@puc to puc_rst


CommitId: 7c253ff535a74a601fef5ff494f81df6e4d66460
Re-organized the "openMSP430_defines.v" file.
--- a/fpga/actel_m1a3pl_dev_kit/rtl/verilog/dac_spi_if.v
+++ b/fpga/actel_m1a3pl_dev_kit/rtl/verilog/dac_spi_if.v
@@ -57,7 +57,7 @@ module  dac_spi_if (
     per_din,                        // Peripheral data input
     per_en,                         // Peripheral enable (high active)
     per_we,                         // Peripheral write enable (high active)
-    puc                             // Main system reset
+    puc_rst                         // Main system reset
 );
 
 // PARAMETERs

ParseResult:
UPD HdlIdDef@@puc to puc_rst


CommitId: 7c253ff535a74a601fef5ff494f81df6e4d66460
Re-organized the "openMSP430_defines.v" file.
--- a/fpga/actel_m1a3pl_dev_kit/rtl/verilog/dac_spi_if.v
+++ b/fpga/actel_m1a3pl_dev_kit/rtl/verilog/dac_spi_if.v
@@ -138,8 +145,8 @@ reg         dac_pd1;
  
 wire        dac_val_wr = reg_wr[DAC_VAL];
  
-always @ (posedge mclk or posedge puc)
-  if (puc)
+always @ (posedge mclk or posedge puc_rst)
+  if (puc_rst)
     begin
        dac_val <= 12'h000;
        dac_pd0 <=  1'b0;

ParseResult:
UPD HdlIdDef@@reg_dec to reg_dec
    INS HdlOp@@OR to reg_dec
    INS HdlDirection@@INTERNAL to reg_dec
    UPD HdlOp@@OR to OR
        INS list@@ops to OR
        INS HdlOp@@OR to ops
        UPD HdlOp@@OR to OR
            INS list@@ops to OR
            INS HdlOp@@OR to ops
            INS HdlOp@@AND to ops
            UPD HdlOp@@OR to OR
                INS list@@ops to OR
                INS HdlOp@@AND to ops
                INS HdlOp@@AND to ops
                UPD HdlOp@@AND to AND
                    INS list@@ops to AND
                    INS HdlOp@@REPL_CONCAT to ops
                    UPD HdlOp@@REPL_CONCAT to REPL_CONCAT
                        INS list@@ops to REPL_CONCAT
                        INS HdlValueId@@DEC_SZ to ops
                UPD HdlOp@@AND to AND
                    INS list@@ops to AND
                    INS HdlOp@@REPL_CONCAT to ops
                    UPD HdlOp@@REPL_CONCAT to REPL_CONCAT
                        INS list@@ops to REPL_CONCAT
                        INS HdlValueId@@DEC_SZ to ops
            UPD HdlOp@@AND to AND
                INS list@@ops to AND
                INS HdlOp@@REPL_CONCAT to ops
                UPD HdlOp@@REPL_CONCAT to REPL_CONCAT
                    INS list@@ops to REPL_CONCAT
                    INS HdlValueId@@DEC_SZ to ops
        UPD HdlOp@@AND to AND
            UPD HdlOp@@REPL_CONCAT to REPL_CONCAT
                INS list@@ops to REPL_CONCAT
                INS HdlValueId@@DEC_SZ to ops
                INS HdlOp@@EQ to ops
                UPD HdlOp@@EQ to EQ
                    INS HdlValueId@@reg_addr to ops
                    INS HdlValueId@@CNTRL2 to ops
    UPD HdlOp@@PARAMETRIZATION to PARAMETRIZATION
        INS HdlOp@@DOWNTO to ops
        UPD HdlOp@@DOWNTO to DOWNTO
            INS list@@ops to DOWNTO
            INS HdlOp@@SUB to ops
            INS HdlValueInt@@0 to ops
            UPD HdlOp@@SUB to SUB
                INS list@@ops to SUB
                INS HdlValueInt@@1 to ops

UPD HdlStmIf@@body to body
    UPD HdlValueId@@puc to puc_rst

UPD HdlStmProcess@@ to 
    UPD HdlOp@@RISING to RISING
        UPD HdlValueId@@puc to puc_rst


CommitId: 7c253ff535a74a601fef5ff494f81df6e4d66460
Re-organized the "openMSP430_defines.v" file.
--- a/fpga/actel_m1a3pl_dev_kit/rtl/verilog/dac_spi_if.v
+++ b/fpga/actel_m1a3pl_dev_kit/rtl/verilog/dac_spi_if.v
@@ -159,8 +166,8 @@ reg   [3:0] cntrl1;
  
 wire        cntrl1_wr = reg_wr[CNTRL1];
  
-always @ (posedge mclk or posedge puc)
-  if (puc)            cntrl1 <=  4'h0;
+always @ (posedge mclk or posedge puc_rst)
+  if (puc_rst)        cntrl1 <=  4'h0;
   else if (cntrl1_wr) cntrl1 <=  per_din;
  
  

ParseResult:
UPD HdlStmIf@@body to body
    UPD HdlValueId@@puc to puc_rst

UPD HdlStmProcess@@ to 
    UPD HdlOp@@RISING to RISING
        UPD HdlValueId@@puc to puc_rst


CommitId: 7c253ff535a74a601fef5ff494f81df6e4d66460
Re-organized the "openMSP430_defines.v" file.
--- a/fpga/actel_m1a3pl_dev_kit/rtl/verilog/dac_spi_if.v
+++ b/fpga/actel_m1a3pl_dev_kit/rtl/verilog/dac_spi_if.v
@@ -170,8 +177,8 @@ reg   [3:0] cntrl2;
  
 wire        cntrl2_wr = reg_wr[CNTRL2];
  
-always @ (posedge mclk or posedge puc)
-  if (puc)            cntrl2 <=  4'h0;
+always @ (posedge mclk or posedge puc_rst)
+  if (puc_rst)        cntrl2 <=  4'h0;
   else if (cntrl2_wr) cntrl2 <=  per_din;
 
  

ParseResult:
UPD HdlStmIf@@body to body
    UPD HdlValueId@@puc to puc_rst

UPD HdlStmProcess@@ to 
    UPD HdlOp@@RISING to RISING
        UPD HdlValueId@@puc to puc_rst


CommitId: 7c253ff535a74a601fef5ff494f81df6e4d66460
Re-organized the "openMSP430_defines.v" file.
--- a/fpga/actel_m1a3pl_dev_kit/rtl/verilog/dac_spi_if.v
+++ b/fpga/actel_m1a3pl_dev_kit/rtl/verilog/dac_spi_if.v
@@ -198,23 +205,23 @@ wire [15:0] per_dout    =  dac_val_rd   |
  
 // SPI Clock divider
 reg [3:0] spi_clk_div;
-always @ (posedge mclk or posedge puc)
-  if (puc)                 spi_clk_div <=  SCLK_DIV;
+always @ (posedge mclk or posedge puc_rst)
+  if (puc_rst)             spi_clk_div <=  SCLK_DIV;
   else if (spi_clk_div==0) spi_clk_div <=  SCLK_DIV;
   else                     spi_clk_div <=  spi_clk_div-1;
 
 // SPI Clock generation
 reg       sclk;
-always @ (posedge mclk or posedge puc)
-  if (puc)                 sclk        <=  1'b0;
+always @ (posedge mclk or posedge puc_rst)
+  if (puc_rst)             sclk        <=  1'b0;
   else if (spi_clk_div==0) sclk        <=  ~sclk;
 
 wire      sclk_re = (spi_clk_div==0) & ~sclk;
    
 // SPI Transfer trigger
 reg       spi_tfx_trig;
-always @ (posedge mclk or posedge puc)
-  if (puc)                   spi_tfx_trig <= 1'b0;
+always @ (posedge mclk or posedge puc_rst)
+  if (puc_rst)               spi_tfx_trig <= 1'b0;
   else if (dac_val_wr)       spi_tfx_trig <= 1'b1;
   else if (sclk_re & sync_n) spi_tfx_trig <= 1'b0;
 

ParseResult:
UPD HdlStmIf@@body to body
    UPD HdlValueId@@puc to puc_rst

UPD HdlStmIf@@body to body
    UPD HdlValueId@@puc to puc_rst

UPD HdlStmIf@@body to body
    UPD HdlValueId@@puc to puc_rst

UPD HdlStmProcess@@ to 
    UPD HdlOp@@RISING to RISING
        UPD HdlValueId@@puc to puc_rst

UPD HdlStmProcess@@ to 
    UPD HdlOp@@RISING to RISING
        UPD HdlValueId@@puc to puc_rst

UPD HdlStmProcess@@ to 
    UPD HdlOp@@RISING to RISING
        UPD HdlValueId@@puc to puc_rst


CommitId: 7c253ff535a74a601fef5ff494f81df6e4d66460
Re-organized the "openMSP430_defines.v" file.
--- a/fpga/actel_m1a3pl_dev_kit/rtl/verilog/dac_spi_if.v
+++ b/fpga/actel_m1a3pl_dev_kit/rtl/verilog/dac_spi_if.v
@@ -223,8 +230,8 @@ wire      spi_tfx_init = spi_tfx_trig & sync_n;
 // Data counter
 reg [3:0] spi_cnt;
 wire      spi_cnt_done = (spi_cnt==4'hf);
-always @ (posedge mclk or posedge puc)
-  if (puc)                   spi_cnt <=  4'hf;
+always @ (posedge mclk or posedge puc_rst)
+  if (puc_rst)               spi_cnt <=  4'hf;
   else if (sclk_re)
     if (spi_tfx_init)        spi_cnt <=  4'he;
     else if (~spi_cnt_done)  spi_cnt <=  spi_cnt-1;

ParseResult:
UPD HdlStmIf@@body to body
    UPD HdlValueId@@puc to puc_rst

UPD HdlStmProcess@@ to 
    UPD HdlOp@@RISING to RISING
        UPD HdlValueId@@puc to puc_rst


CommitId: 7c253ff535a74a601fef5ff494f81df6e4d66460
Re-organized the "openMSP430_defines.v" file.
--- a/fpga/actel_m1a3pl_dev_kit/rtl/verilog/dac_spi_if.v
+++ b/fpga/actel_m1a3pl_dev_kit/rtl/verilog/dac_spi_if.v
@@ -232,8 +239,8 @@ always @ (posedge mclk or posedge puc)
 
 // Frame synchronization signal (low active)
 reg sync_n;
-always @ (posedge mclk or posedge puc)
-  if (puc)                   sync_n  <=  1'b1;
+always @ (posedge mclk or posedge puc_rst)
+  if (puc_rst)               sync_n  <=  1'b1;
   else if (sclk_re)
     if (spi_tfx_init)        sync_n  <=  1'b0;
     else if (spi_cnt_done)   sync_n  <=  1'b1;

ParseResult:
UPD HdlStmIf@@body to body
    UPD HdlValueId@@puc to puc_rst

UPD HdlStmProcess@@ to 
    UPD HdlOp@@RISING to RISING
        UPD HdlValueId@@puc to puc_rst


CommitId: 7c253ff535a74a601fef5ff494f81df6e4d66460
Re-organized the "openMSP430_defines.v" file.
--- a/fpga/actel_m1a3pl_dev_kit/rtl/verilog/dac_spi_if.v
+++ b/fpga/actel_m1a3pl_dev_kit/rtl/verilog/dac_spi_if.v
@@ -241,8 +248,8 @@ always @ (posedge mclk or posedge puc)
    
 // Value to be shifted_out
 reg  [15:0] dac_shifter;
-always @ (posedge mclk or posedge puc)
-  if (puc)            dac_shifter <=  16'h000;
+always @ (posedge mclk or posedge puc_rst)
+  if (puc_rst)        dac_shifter <=  16'h000;
   else if (sclk_re)
     if (spi_tfx_init) dac_shifter <=  {2'b00, dac_pd1, dac_pd0, dac_val[11:0]};
     else              dac_shifter <=  {dac_shifter[14:0], 1'b0};
ParseResult:
UPD HdlStmIf@@body to body
    UPD HdlValueId@@puc to puc_rst

UPD HdlStmProcess@@ to 
    UPD HdlOp@@RISING to RISING
        UPD HdlValueId@@puc to puc_rst


CommitId: 7c253ff535a74a601fef5ff494f81df6e4d66460
Re-organized the "openMSP430_defines.v" file.
--- a/fpga/altera_de1_board/rtl/verilog/openmsp430/periph/template_periph_8b.v
+++ b/fpga/altera_de1_board/rtl/verilog/openmsp430/periph/template_periph_8b.v
@@ -52,7 +52,7 @@ module  template_periph_8b (
     per_din,                        // Peripheral data input
     per_en,                         // Peripheral enable (high active)
     per_we,                         // Peripheral write enable (high active)
-    puc                             // Main system reset
+    puc_rst                         // Main system reset
 );
 
 // OUTPUTs

ParseResult:
UPD HdlIdDef@@puc to puc_rst


CommitId: 7c253ff535a74a601fef5ff494f81df6e4d66460
Re-organized the "openMSP430_defines.v" file.
--- a/fpga/altera_de1_board/rtl/verilog/openmsp430/periph/template_periph_8b.v
+++ b/fpga/altera_de1_board/rtl/verilog/openmsp430/periph/template_periph_8b.v
@@ -121,11 +132,11 @@ wire [255:0] reg_rd       = reg_dec & {256{reg_read}};
 //-----------------
 reg  [7:0] cntrl1;
 
-wire       cntrl1_wr  = CNTRL1[0] ? reg_hi_wr[CNTRL1/2] : reg_lo_wr[CNTRL1/2];
-wire [7:0] cntrl1_nxt = CNTRL1[0] ? per_din[15:8]       : per_din[7:0];
+wire       cntrl1_wr  = CNTRL1[0] ? reg_hi_wr[CNTRL1] : reg_lo_wr[CNTRL1];
+wire [7:0] cntrl1_nxt = CNTRL1[0] ? per_din[15:8]     : per_din[7:0];
 
-always @ (posedge mclk or posedge puc)
-  if (puc)            cntrl1 <=  8'h00;
+always @ (posedge mclk or posedge puc_rst)
+  if (puc_rst)        cntrl1 <=  8'h00;
   else if (cntrl1_wr) cntrl1 <=  cntrl1_nxt;
 
    

ParseResult:
UPD HdlIdDef@@reg_dec to reg_dec
    INS HdlOp@@OR to reg_dec
    INS HdlDirection@@INTERNAL to reg_dec
    UPD HdlOp@@OR to OR
        INS list@@ops to OR
        INS HdlOp@@OR to ops
        UPD HdlOp@@OR to OR
            INS list@@ops to OR
            INS HdlOp@@OR to ops
            UPD HdlOp@@OR to OR
                INS list@@ops to OR
                INS HdlOp@@AND to ops
                INS HdlOp@@AND to ops
                UPD HdlOp@@AND to AND
                    INS list@@ops to AND
                    INS HdlOp@@REPL_CONCAT to ops
                    UPD HdlOp@@REPL_CONCAT to REPL_CONCAT
                        INS list@@ops to REPL_CONCAT
                        INS HdlOp@@EQ to ops
                        UPD HdlOp@@EQ to EQ
                            INS list@@ops to EQ
                UPD HdlOp@@AND to AND
                    INS list@@ops to AND
                    INS HdlOp@@REPL_CONCAT to ops
                    UPD HdlOp@@REPL_CONCAT to REPL_CONCAT
                        INS list@@ops to REPL_CONCAT
                        INS HdlOp@@EQ to ops
                        UPD HdlOp@@EQ to EQ
                            INS list@@ops to EQ
                            INS HdlValueId@@reg_addr to ops
            UPD HdlOp@@AND to AND
                INS list@@ops to AND
                INS HdlValueId@@CNTRL3_D to ops
                INS HdlOp@@REPL_CONCAT to ops
                UPD HdlOp@@REPL_CONCAT to REPL_CONCAT
                    INS list@@ops to REPL_CONCAT
                    INS HdlValueId@@DEC_SZ to ops
                    INS HdlOp@@EQ to ops
                    UPD HdlOp@@EQ to EQ
                        INS HdlOp@@SRL to ops
                        UPD HdlOp@@SRL to SRL
                            INS list@@ops to SRL
                            INS HdlValueInt@@1 to ops
        UPD HdlOp@@AND to AND
            UPD HdlOp@@REPL_CONCAT to REPL_CONCAT
                INS list@@ops to REPL_CONCAT
                INS HdlValueId@@DEC_SZ to ops
                INS HdlOp@@EQ to ops
                UPD HdlOp@@EQ to EQ
                    INS list@@ops to EQ
                    INS HdlValueId@@reg_addr to ops
                    INS HdlOp@@SRL to ops
                    UPD HdlOp@@SRL to SRL
                        INS HdlValueId@@CNTRL4 to ops
    UPD HdlOp@@PARAMETRIZATION to PARAMETRIZATION
        INS HdlOp@@DOWNTO to ops
        UPD HdlOp@@DOWNTO to DOWNTO
            INS list@@ops to DOWNTO
            INS HdlOp@@SUB to ops
            INS HdlValueInt@@0 to ops
            UPD HdlOp@@SUB to SUB
                INS list@@ops to SUB
                INS HdlValueInt@@1 to ops

UPD HdlStmIf@@body to body
    UPD HdlValueId@@puc to puc_rst

UPD HdlStmProcess@@ to 
    UPD HdlOp@@RISING to RISING
        UPD HdlValueId@@puc to puc_rst

UPD HdlIdDef@@cntrl1_wr to cntrl1_wr
    UPD HdlOp@@TERNARY to TERNARY
        UPD HdlOp@@INDEX to INDEX
            UPD HdlOp@@DIV to DIV
                MOV HdlValueId@@CNTRL1 to ops
                HdlValueId: CNTRL1
                DEL HdlValueInt@@2 from ops
                DEL list@@ops from DIV
            DEL HdlOp@@DIV from ops
        UPD HdlOp@@INDEX to INDEX
            UPD HdlOp@@DIV to DIV
                MOV HdlValueId@@CNTRL1 to ops
                HdlValueId: CNTRL1
                DEL HdlValueInt@@2 from ops
                DEL list@@ops from DIV
            DEL HdlOp@@DIV from ops


CommitId: 7c253ff535a74a601fef5ff494f81df6e4d66460
Re-organized the "openMSP430_defines.v" file.
--- a/fpga/altera_de1_board/rtl/verilog/openmsp430/periph/template_periph_8b.v
+++ b/fpga/altera_de1_board/rtl/verilog/openmsp430/periph/template_periph_8b.v
@@ -133,11 +144,11 @@ always @ (posedge mclk or posedge puc)
 //-----------------
 reg  [7:0] cntrl2;
 
-wire       cntrl2_wr  = CNTRL2[0] ? reg_hi_wr[CNTRL2/2] : reg_lo_wr[CNTRL2/2];
-wire [7:0] cntrl2_nxt = CNTRL2[0] ? per_din[15:8]       : per_din[7:0];
+wire       cntrl2_wr  = CNTRL2[0] ? reg_hi_wr[CNTRL2] : reg_lo_wr[CNTRL2];
+wire [7:0] cntrl2_nxt = CNTRL2[0] ? per_din[15:8]     : per_din[7:0];
 
-always @ (posedge mclk or posedge puc)
-  if (puc)            cntrl2 <=  8'h00;
+always @ (posedge mclk or posedge puc_rst)
+  if (puc_rst)        cntrl2 <=  8'h00;
   else if (cntrl2_wr) cntrl2 <=  cntrl2_nxt;
 
    

ParseResult:
UPD HdlStmIf@@body to body
    UPD HdlValueId@@puc to puc_rst

UPD HdlStmProcess@@ to 
    UPD HdlOp@@RISING to RISING
        UPD HdlValueId@@puc to puc_rst

UPD HdlIdDef@@reg_hi_wr to reg_hi_wr
    UPD HdlOp@@PARAMETRIZATION to PARAMETRIZATION
        UPD HdlOp@@DOWNTO to DOWNTO
            INS HdlOp@@SUB to ops
            UPD HdlOp@@SUB to SUB
                INS list@@ops to SUB
                INS HdlValueId@@DEC_SZ to ops
    UPD HdlOp@@AND to AND
        UPD HdlOp@@REPL_CONCAT to REPL_CONCAT
            INS HdlValueId@@DEC_SZ to ops

UPD HdlIdDef@@reg_lo_wr to reg_lo_wr
    UPD HdlOp@@PARAMETRIZATION to PARAMETRIZATION
        UPD HdlOp@@DOWNTO to DOWNTO
            INS HdlOp@@SUB to ops
            UPD HdlOp@@SUB to SUB
                INS list@@ops to SUB
                INS HdlValueId@@DEC_SZ to ops
    UPD HdlOp@@AND to AND
        UPD HdlOp@@REPL_CONCAT to REPL_CONCAT
            INS HdlValueId@@DEC_SZ to ops

UPD HdlIdDef@@reg_rd to reg_rd
    UPD HdlOp@@PARAMETRIZATION to PARAMETRIZATION
        UPD HdlOp@@DOWNTO to DOWNTO
            INS HdlOp@@SUB to ops
            UPD HdlOp@@SUB to SUB
                INS list@@ops to SUB
                INS HdlValueId@@DEC_SZ to ops
    UPD HdlOp@@AND to AND
        UPD HdlOp@@REPL_CONCAT to REPL_CONCAT
            INS HdlValueId@@DEC_SZ to ops

UPD HdlIdDef@@cntrl2_wr to cntrl2_wr
    UPD HdlOp@@TERNARY to TERNARY
        UPD HdlOp@@INDEX to INDEX
            UPD HdlOp@@DIV to DIV
                MOV HdlValueId@@CNTRL2 to ops
                HdlValueId: CNTRL2
                DEL HdlValueInt@@2 from ops
                DEL list@@ops from DIV
            DEL HdlOp@@DIV from ops
        UPD HdlOp@@INDEX to INDEX
            UPD HdlOp@@DIV to DIV
                MOV HdlValueId@@CNTRL2 to ops
                HdlValueId: CNTRL2
                DEL HdlValueInt@@2 from ops
                DEL list@@ops from DIV
            DEL HdlOp@@DIV from ops


CommitId: 7c253ff535a74a601fef5ff494f81df6e4d66460
Re-organized the "openMSP430_defines.v" file.
--- a/fpga/altera_de1_board/rtl/verilog/openmsp430/periph/template_periph_8b.v
+++ b/fpga/altera_de1_board/rtl/verilog/openmsp430/periph/template_periph_8b.v
@@ -145,11 +156,11 @@ always @ (posedge mclk or posedge puc)
 //-----------------
 reg  [7:0] cntrl3;
 
-wire       cntrl3_wr  = CNTRL3[0] ? reg_hi_wr[CNTRL3/2] : reg_lo_wr[CNTRL3/2];
-wire [7:0] cntrl3_nxt = CNTRL3[0] ? per_din[15:8]       : per_din[7:0];
+wire       cntrl3_wr  = CNTRL3[0] ? reg_hi_wr[CNTRL3] : reg_lo_wr[CNTRL3];
+wire [7:0] cntrl3_nxt = CNTRL3[0] ? per_din[15:8]     : per_din[7:0];
 
-always @ (posedge mclk or posedge puc)
-  if (puc)            cntrl3 <=  8'h00;
+always @ (posedge mclk or posedge puc_rst)
+  if (puc_rst)        cntrl3 <=  8'h00;
   else if (cntrl3_wr) cntrl3 <=  cntrl3_nxt;
 
    

ParseResult:
UPD HdlStmIf@@body to body
    UPD HdlValueId@@puc to puc_rst

UPD HdlStmProcess@@ to 
    UPD HdlOp@@RISING to RISING
        UPD HdlValueId@@puc to puc_rst

UPD HdlIdDef@@cntrl3_wr to cntrl3_wr
    UPD HdlOp@@TERNARY to TERNARY
        UPD HdlOp@@INDEX to INDEX
            UPD HdlOp@@DIV to DIV
                MOV HdlValueId@@CNTRL3 to ops
                HdlValueId: CNTRL3
                DEL HdlValueInt@@2 from ops
                DEL list@@ops from DIV
            DEL HdlOp@@DIV from ops
        UPD HdlOp@@INDEX to INDEX
            UPD HdlOp@@DIV to DIV
                MOV HdlValueId@@CNTRL3 to ops
                HdlValueId: CNTRL3
                DEL HdlValueInt@@2 from ops
                DEL list@@ops from DIV
            DEL HdlOp@@DIV from ops


CommitId: 7c253ff535a74a601fef5ff494f81df6e4d66460
Re-organized the "openMSP430_defines.v" file.
--- a/fpga/altera_de1_board/rtl/verilog/openmsp430/periph/template_periph_8b.v
+++ b/fpga/altera_de1_board/rtl/verilog/openmsp430/periph/template_periph_8b.v
@@ -157,11 +168,11 @@ always @ (posedge mclk or posedge puc)
 //-----------------
 reg  [7:0] cntrl4;
 
-wire       cntrl4_wr  = CNTRL4[0] ? reg_hi_wr[CNTRL4/2] : reg_lo_wr[CNTRL4/2];
-wire [7:0] cntrl4_nxt = CNTRL4[0] ? per_din[15:8]       : per_din[7:0];
+wire       cntrl4_wr  = CNTRL4[0] ? reg_hi_wr[CNTRL4] : reg_lo_wr[CNTRL4];
+wire [7:0] cntrl4_nxt = CNTRL4[0] ? per_din[15:8]     : per_din[7:0];
 
-always @ (posedge mclk or posedge puc)
-  if (puc)            cntrl4 <=  8'h00;
+always @ (posedge mclk or posedge puc_rst)
+  if (puc_rst)        cntrl4 <=  8'h00;
   else if (cntrl4_wr) cntrl4 <=  cntrl4_nxt;
 
 

ParseResult:
UPD HdlStmIf@@body to body
    UPD HdlValueId@@puc to puc_rst

UPD HdlStmProcess@@ to 
    UPD HdlOp@@RISING to RISING
        UPD HdlValueId@@puc to puc_rst

UPD HdlIdDef@@cntrl4_wr to cntrl4_wr
    UPD HdlOp@@TERNARY to TERNARY
        UPD HdlOp@@INDEX to INDEX
            UPD HdlOp@@DIV to DIV
                MOV HdlValueId@@CNTRL4 to ops
                HdlValueId: CNTRL4
                DEL HdlValueInt@@2 from ops
                DEL list@@ops from DIV
            DEL HdlOp@@DIV from ops
        UPD HdlOp@@INDEX to INDEX
            UPD HdlOp@@DIV to DIV
                MOV HdlValueId@@CNTRL4 to ops
                HdlValueId: CNTRL4
                DEL HdlValueInt@@2 from ops
                DEL list@@ops from DIV
            DEL HdlOp@@DIV from ops


CommitId: 7c253ff535a74a601fef5ff494f81df6e4d66460
Re-organized the "openMSP430_defines.v" file.
--- a/fpga/altera_de1_board/rtl/verilog/openmsp430/periph/template_periph_8b.v
+++ b/fpga/altera_de1_board/rtl/verilog/openmsp430/periph/template_periph_8b.v
@@ -171,10 +182,10 @@ always @ (posedge mclk or posedge puc)
 //============================================================================
 
 // Data output mux
-wire [15:0] cntrl1_rd   = {8'h00, (cntrl1  & {8{reg_rd[CNTRL1/2]}})}  << (8 & {4{CNTRL1[0]}});
-wire [15:0] cntrl2_rd   = {8'h00, (cntrl2  & {8{reg_rd[CNTRL2/2]}})}  << (8 & {4{CNTRL2[0]}});
-wire [15:0] cntrl3_rd   = {8'h00, (cntrl3  & {8{reg_rd[CNTRL3/2]}})}  << (8 & {4{CNTRL3[0]}});
-wire [15:0] cntrl4_rd   = {8'h00, (cntrl4  & {8{reg_rd[CNTRL4/2]}})}  << (8 & {4{CNTRL4[0]}});
+wire [15:0] cntrl1_rd   = {8'h00, (cntrl1  & {8{reg_rd[CNTRL1]}})}  << (8 & {4{CNTRL1[0]}});
+wire [15:0] cntrl2_rd   = {8'h00, (cntrl2  & {8{reg_rd[CNTRL2]}})}  << (8 & {4{CNTRL2[0]}});
+wire [15:0] cntrl3_rd   = {8'h00, (cntrl3  & {8{reg_rd[CNTRL3]}})}  << (8 & {4{CNTRL3[0]}});
+wire [15:0] cntrl4_rd   = {8'h00, (cntrl4  & {8{reg_rd[CNTRL4]}})}  << (8 & {4{CNTRL4[0]}});
 
 wire [15:0] per_dout  =  cntrl1_rd  |
                          cntrl2_rd  |
ParseResult:
UPD HdlIdDef@@cntrl1_rd to cntrl1_rd
    UPD HdlOp@@SLL to SLL
        UPD HdlOp@@CONCAT to CONCAT
            UPD HdlOp@@AND to AND
                UPD HdlOp@@REPL_CONCAT to REPL_CONCAT
                    UPD HdlOp@@INDEX to INDEX
                        UPD HdlOp@@DIV to DIV
                            MOV HdlValueId@@CNTRL1 to ops
                            HdlValueId: CNTRL1
                            DEL HdlValueInt@@2 from ops
                            DEL list@@ops from DIV
                        DEL HdlOp@@DIV from ops

UPD HdlIdDef@@cntrl2_rd to cntrl2_rd
    UPD HdlOp@@SLL to SLL
        UPD HdlOp@@CONCAT to CONCAT
            UPD HdlOp@@AND to AND
                UPD HdlOp@@REPL_CONCAT to REPL_CONCAT
                    UPD HdlOp@@INDEX to INDEX
                        UPD HdlOp@@DIV to DIV
                            MOV HdlValueId@@CNTRL2 to ops
                            HdlValueId: CNTRL2
                            DEL HdlValueInt@@2 from ops
                            DEL list@@ops from DIV
                        DEL HdlOp@@DIV from ops

UPD HdlIdDef@@cntrl3_rd to cntrl3_rd
    UPD HdlOp@@SLL to SLL
        UPD HdlOp@@CONCAT to CONCAT
            UPD HdlOp@@AND to AND
                UPD HdlOp@@REPL_CONCAT to REPL_CONCAT
                    UPD HdlOp@@INDEX to INDEX
                        UPD HdlOp@@DIV to DIV
                            MOV HdlValueId@@CNTRL3 to ops
                            HdlValueId: CNTRL3
                            DEL HdlValueInt@@2 from ops
                            DEL list@@ops from DIV
                        DEL HdlOp@@DIV from ops

UPD HdlIdDef@@cntrl4_rd to cntrl4_rd
    UPD HdlOp@@SLL to SLL
        UPD HdlOp@@CONCAT to CONCAT
            UPD HdlOp@@AND to AND
                UPD HdlOp@@REPL_CONCAT to REPL_CONCAT
                    UPD HdlOp@@INDEX to INDEX
                        UPD HdlOp@@DIV to DIV
                            MOV HdlValueId@@CNTRL4 to ops
                            HdlValueId: CNTRL4
                            DEL HdlValueInt@@2 from ops
                            DEL list@@ops from DIV
                        DEL HdlOp@@DIV from ops


CommitId: 7ffeb42b0f494a45cc60e678a78d12f0c256b819
Separated the Timer A defines from the openMSP430 ones.
--- a/core/rtl/verilog/omsp_dbg_uart.v
+++ b/core/rtl/verilog/omsp_dbg_uart.v
@@ -50,16 +50,16 @@ module  omsp_dbg_uart (
     dbg_wr,                         // Debug register data write
 			     
 // INPUTs
+    dbg_clk,                        // Debug unit clock
     dbg_dout,                       // Debug register data output
     dbg_rd_rdy,                     // Debug register data is ready for read
+    dbg_rst,                        // Debug unit reset
     dbg_uart_rxd,                   // Debug interface: UART RXD
-    mclk,                           // Main system clock
     mem_burst,                      // Burst on going
     mem_burst_end,                  // End TX/RX burst
     mem_burst_rd,                   // Start TX burst
     mem_burst_wr,                   // Start RX burst
-    mem_bw,                         // Burst byte width
-    por                             // Power on reset
+    mem_bw                          // Burst byte width
 );
 
 // OUTPUTs

ParseResult:
UPD HdlStmIf@@body to body
    UPD HdlValueId@@por to dbg_rst

UPD HdlStmIf@@body to body
    UPD HdlValueId@@por to dbg_rst

UPD HdlStmProcess@@ to 
    UPD HdlOp@@RISING to RISING
        UPD HdlValueId@@mclk to dbg_clk
    UPD HdlOp@@RISING to RISING
        UPD HdlValueId@@por to dbg_rst

UPD HdlStmProcess@@ to 
    UPD HdlOp@@RISING to RISING
        UPD HdlValueId@@mclk to dbg_clk
    UPD HdlOp@@RISING to RISING
        UPD HdlValueId@@por to dbg_rst


CommitId: 7ffeb42b0f494a45cc60e678a78d12f0c256b819
Separated the Timer A defines from the openMSP430 ones.
--- a/core/rtl/verilog/omsp_dbg_uart.v
+++ b/core/rtl/verilog/omsp_dbg_uart.v
@@ -209,14 +209,14 @@ wire       rxd_start    = (xfer_bit==4'h0) & rxd_fe & ((uart_state!=RX_SYNC));
 wire       xfer_bit_inc = (xfer_bit!=4'h0) & (xfer_cnt=={`DBG_UART_XFER_CNT_W{1'b0}});
 assign     xfer_done    = (xfer_bit==4'hb);
    
-always @ (posedge mclk or posedge por)
-  if (por)                           xfer_bit <=  4'h0;
+always @ (posedge dbg_clk or posedge dbg_rst)
+  if (dbg_rst)                       xfer_bit <=  4'h0;
   else if (txd_start | rxd_start)    xfer_bit <=  4'h1;
   else if (xfer_done)                xfer_bit <=  4'h0;
   else if (xfer_bit_inc)             xfer_bit <=  xfer_bit+4'h1;
 
-always @ (posedge mclk or posedge por)
-  if (por)                           xfer_cnt <=  {`DBG_UART_XFER_CNT_W{1'b0}};
+always @ (posedge dbg_clk or posedge dbg_rst)
+  if (dbg_rst)                       xfer_cnt <=  {`DBG_UART_XFER_CNT_W{1'b0}};
   else if (rxd_start)                xfer_cnt <=  {1'b0, bit_cnt_max[`DBG_UART_XFER_CNT_W-1:1]};
   else if (txd_start | xfer_bit_inc) xfer_cnt <=  bit_cnt_max;
   else                               xfer_cnt <=  xfer_cnt+{`DBG_UART_XFER_CNT_W{1'b1}};

ParseResult:
UPD HdlStmIf@@body to body
    UPD HdlValueId@@por to dbg_rst

UPD HdlStmIf@@body to body
    UPD HdlValueId@@por to dbg_rst

UPD HdlStmProcess@@ to 
    UPD HdlOp@@RISING to RISING
        UPD HdlValueId@@mclk to dbg_clk
    UPD HdlOp@@RISING to RISING
        UPD HdlValueId@@por to dbg_rst

UPD HdlStmProcess@@ to 
    UPD HdlOp@@RISING to RISING
        UPD HdlValueId@@mclk to dbg_clk
    UPD HdlOp@@RISING to RISING
        UPD HdlValueId@@por to dbg_rst


CommitId: 7ffeb42b0f494a45cc60e678a78d12f0c256b819
Separated the Timer A defines from the openMSP430 ones.
--- a/core/rtl/verilog/omsp_dbg_uart.v
+++ b/core/rtl/verilog/omsp_dbg_uart.v
@@ -226,8 +226,8 @@ always @ (posedge mclk or posedge por)
 //-------------------------
 wire [19:0] xfer_buf_nxt =  {rxd_s, xfer_buf[19:1]};
 
-always @ (posedge mclk or posedge por)
-  if (por)               xfer_buf <=  20'h00000;
+always @ (posedge dbg_clk or posedge dbg_rst)
+  if (dbg_rst)           xfer_buf <=  20'h00000;
   else if (dbg_rd_rdy)   xfer_buf <=  {1'b1, dbg_dout[15:8], 2'b01, dbg_dout[7:0], 1'b0};
   else if (xfer_bit_inc) xfer_buf <=  xfer_buf_nxt;
 

ParseResult:
UPD HdlStmIf@@body to body
    UPD HdlValueId@@por to dbg_rst

UPD HdlStmProcess@@ to 
    UPD HdlOp@@RISING to RISING
        UPD HdlValueId@@mclk to dbg_clk
    UPD HdlOp@@RISING to RISING
        UPD HdlValueId@@por to dbg_rst


CommitId: 7ffeb42b0f494a45cc60e678a78d12f0c256b819
Separated the Timer A defines from the openMSP430 ones.
--- a/core/rtl/verilog/omsp_dbg_uart.v
+++ b/core/rtl/verilog/omsp_dbg_uart.v
@@ -236,8 +236,8 @@ always @ (posedge mclk or posedge por)
 //------------------------
 reg dbg_uart_txd;
    
-always @ (posedge mclk or posedge por)
-  if (por)                           dbg_uart_txd <=  1'b1;
+always @ (posedge dbg_clk or posedge dbg_rst)
+  if (dbg_rst)                       dbg_uart_txd <=  1'b1;
   else if (xfer_bit_inc & tx_active) dbg_uart_txd <=  xfer_buf[0];
 
  

ParseResult:
UPD HdlStmIf@@body to body
    UPD HdlValueId@@por to dbg_rst

UPD HdlStmProcess@@ to 
    UPD HdlOp@@RISING to RISING
        UPD HdlValueId@@mclk to dbg_clk
    UPD HdlOp@@RISING to RISING
        UPD HdlValueId@@por to dbg_rst


CommitId: 7ffeb42b0f494a45cc60e678a78d12f0c256b819
Separated the Timer A defines from the openMSP430 ones.
--- a/core/rtl/verilog/omsp_dbg_uart.v
+++ b/core/rtl/verilog/omsp_dbg_uart.v
@@ -246,13 +246,13 @@ always @ (posedge mclk or posedge por)
 //=============================================================================
 
 reg [5:0] dbg_addr;
- always @ (posedge mclk or posedge por)
-  if (por)            dbg_addr <=  6'h00;
+ always @ (posedge dbg_clk or posedge dbg_rst)
+  if (dbg_rst)        dbg_addr <=  6'h00;
   else if (cmd_valid) dbg_addr <=  xfer_buf[`DBG_UART_ADDR];
 
 reg       dbg_bw;
-always @ (posedge mclk or posedge por)
-  if (por)            dbg_bw   <=  1'b0;
+always @ (posedge dbg_clk or posedge dbg_rst)
+  if (dbg_rst)        dbg_bw   <=  1'b0;
   else if (cmd_valid) dbg_bw   <=  xfer_buf[`DBG_UART_BW];
 
 wire        dbg_din_bw =  mem_burst  ? mem_bw : dbg_bw;
ParseResult:
UPD HdlStmIf@@body to body
    UPD HdlValueId@@por to dbg_rst

UPD HdlStmIf@@body to body
    UPD HdlValueId@@por to dbg_rst

UPD HdlStmProcess@@ to 
    UPD HdlOp@@RISING to RISING
        UPD HdlValueId@@mclk to dbg_clk
    UPD HdlOp@@RISING to RISING
        UPD HdlValueId@@por to dbg_rst

UPD HdlStmProcess@@ to 
    UPD HdlOp@@RISING to RISING
        UPD HdlValueId@@mclk to dbg_clk
    UPD HdlOp@@RISING to RISING
        UPD HdlValueId@@por to dbg_rst


CommitId: e20d89c58e33b3eefde4601f57a347d5a228cef4
Add full ASIC support (low-power modes, DFT, ...).
--- a/core/rtl/verilog/periph/template_periph_8b.v
+++ b/core/rtl/verilog/periph/template_periph_8b.v
@@ -87,7 +87,7 @@ parameter [DEC_WD-1:0] CNTRL1      =  'h0,
 
    
 // Register one-hot decoder utilities
-parameter              DEC_SZ      =  2**DEC_WD;
+parameter              DEC_SZ      =  (1 << DEC_WD);
 parameter [DEC_SZ-1:0] BASE_REG    =  {{DEC_SZ-1{1'b0}}, 1'b1};
 
 // Register one-hot decoder
ParseResult:
UPD HdlIdDef@@DEC_SZ to DEC_SZ
    UPD HdlOp@@POW to SLL
    UPD HdlOp@@POW to POW
        UPD HdlValueInt@@2 to 1


CommitId: 7c253ff535a74a601fef5ff494f81df6e4d66460
Re-organized the "openMSP430_defines.v" file.
--- a/fpga/xilinx_diligent_s3board/rtl/verilog/openmsp430/omsp_dbg.v
+++ b/fpga/xilinx_diligent_s3board/rtl/verilog/openmsp430/omsp_dbg.v
@@ -72,7 +72,7 @@ module  omsp_dbg (
     fe_mb_en,                       // Frontend Memory bus enable
     fe_mdb_in,                      // Frontend Memory data bus input
     pc,                             // Program counter
-    puc                             // Main system reset
+    puc_rst                         // Main system reset
 );
 
 // OUTPUTs

ParseResult:
INS HdlIdDef@@cpu_version to objs
HdlIdDef: cpu_version
    HdlOp: PARAMETRIZATION
        list: ops
            HdlValueId: wire
            HdlOp: DOWNTO
                list: ops
                    HdlValueInt: 2
                    HdlValueInt: 0
    HdlValueInt: 1
    HdlDirection: INTERNAL

INS HdlIdDef@@cpu_asic to objs
HdlIdDef: cpu_asic
    HdlValueInt: 0
    HdlDirection: INTERNAL


CommitId: c87d864c268bea9b183261dbf9b1deea3f863fb4
Fixed Hardware Multiplier byte operations bug: http://opencores.org/bug,assign,2247
--- a/fpga/altera_de1_board/rtl/verilog/openmsp430/omsp_multiplier.v
+++ b/fpga/altera_de1_board/rtl/verilog/openmsp430/omsp_multiplier.v
@@ -121,29 +121,31 @@ wire  early_read;
 //============================================================================
 
 // Local register selection
-wire              reg_sel   =  per_en & (per_addr[13:DEC_WD-1]==BASE_ADDR[14:DEC_WD]);
+wire              reg_sel     =  per_en & (per_addr[13:DEC_WD-1]==BASE_ADDR[14:DEC_WD]);
 
 // Register local address
-wire [DEC_WD-1:0] reg_addr  =  {per_addr[DEC_WD-2:0], 1'b0};
+wire [DEC_WD-1:0] reg_addr    =  {per_addr[DEC_WD-2:0], 1'b0};
 
 // Register address decode
-wire [DEC_SZ-1:0] reg_dec   =  (OP1_MPY_D   &  {DEC_SZ{(reg_addr == OP1_MPY  )}})  |
-                               (OP1_MPYS_D  &  {DEC_SZ{(reg_addr == OP1_MPYS )}})  |
-                               (OP1_MAC_D   &  {DEC_SZ{(reg_addr == OP1_MAC  )}})  |
-                               (OP1_MACS_D  &  {DEC_SZ{(reg_addr == OP1_MACS )}})  |
-                               (OP2_D       &  {DEC_SZ{(reg_addr == OP2      )}})  |
-                               (RESLO_D     &  {DEC_SZ{(reg_addr == RESLO    )}})  |
-                               (RESHI_D     &  {DEC_SZ{(reg_addr == RESHI    )}})  |
-                               (SUMEXT_D    &  {DEC_SZ{(reg_addr == SUMEXT   )}});
+wire [DEC_SZ-1:0] reg_dec     =  (OP1_MPY_D   &  {DEC_SZ{(reg_addr == OP1_MPY  )}})  |
+                                 (OP1_MPYS_D  &  {DEC_SZ{(reg_addr == OP1_MPYS )}})  |
+                                 (OP1_MAC_D   &  {DEC_SZ{(reg_addr == OP1_MAC  )}})  |
+                                 (OP1_MACS_D  &  {DEC_SZ{(reg_addr == OP1_MACS )}})  |
+                                 (OP2_D       &  {DEC_SZ{(reg_addr == OP2      )}})  |
+                                 (RESLO_D     &  {DEC_SZ{(reg_addr == RESLO    )}})  |
+                                 (RESHI_D     &  {DEC_SZ{(reg_addr == RESHI    )}})  |
+                                 (SUMEXT_D    &  {DEC_SZ{(reg_addr == SUMEXT   )}});
 		   
 // Read/Write probes
-wire              reg_write =  |per_we & reg_sel;
-wire              reg_read  = ~|per_we & reg_sel;
+wire              reg_write   =  |per_we & reg_sel;
+wire              reg_read    = ~|per_we & reg_sel;
 
 // Read/Write vectors
-wire [DEC_SZ-1:0] reg_wr    = reg_dec & {DEC_SZ{reg_write}};
-wire [DEC_SZ-1:0] reg_rd    = reg_dec & {DEC_SZ{reg_read}};
+wire [DEC_SZ-1:0] reg_wr      = reg_dec & {DEC_SZ{reg_write}};
+wire [DEC_SZ-1:0] reg_rd      = reg_dec & {DEC_SZ{reg_read}};
 
+// Masked input data for byte access
+wire       [15:0] per_din_msk =  per_din & {{8{per_we[1]}}, 8'hff};
 
 //============================================================================
 // 3) REGISTERS

ParseResult:
UPD HdlStmAssign@@ to 
    UPD HdlValueId@@per_din to per_din_msk

UPD HdlStmAssign@@ to 
    UPD HdlValueId@@per_din to per_din_msk


CommitId: 7c253ff535a74a601fef5ff494f81df6e4d66460
Re-organized the "openMSP430_defines.v" file.
--- a/fpga/actel_m1a3pl_dev_kit/rtl/verilog/openmsp430/omsp_clock_module.v
+++ b/fpga/actel_m1a3pl_dev_kit/rtl/verilog/openmsp430/omsp_clock_module.v
@@ -35,9 +35,9 @@
 //              - Olivier Girard,    olgirard@gmail.com
 //
 //----------------------------------------------------------------------------
-// $Rev: 106 $
+// $Rev: 103 $
 // $LastChangedBy: olivier.girard $
-// $LastChangedDate: 2011-03-25 23:01:03 +0100 (Fri, 25 Mar 2011) $
+// $LastChangedDate: 2011-03-05 15:44:48 +0100 (Sat, 05 Mar 2011) $
 //----------------------------------------------------------------------------
 `ifdef OMSP_NO_INCLUDE
 `else

ParseResult:
INS HdlIdDef@@reg_addr to objs

INS HdlIdDef@@reg_dec to objs

UPD HdlIdDef@@reg_sel to reg_sel
    INS HdlOp@@AND to reg_sel
    UPD HdlOp@@AND to AND
        INS list@@ops to AND
        INS HdlValueId@@per_en to ops
        INS HdlOp@@EQ to ops
        UPD HdlOp@@EQ to EQ
            INS list@@ops to EQ
            INS HdlOp@@INDEX to ops
            HdlOp: INDEX
                list: ops
                    HdlValueId: BASE_ADDR
                    HdlOp: DOWNTO
                        list: ops
                            HdlValueInt: 14
                            HdlValueId: DEC_WD
            UPD HdlOp@@INDEX to INDEX
                UPD HdlOp@@DOWNTO to DOWNTO
                    INS HdlOp@@SUB to ops
                    UPD HdlOp@@SUB to SUB
                        INS list@@ops to SUB
                        INS HdlValueId@@DEC_WD to ops

UPD HdlIdDef@@reg_addr to reg_addr
    INS HdlOp@@PARAMETRIZATION to reg_addr
    INS HdlOp@@CONCAT to reg_addr
    INS HdlDirection@@INTERNAL to reg_addr
    UPD HdlOp@@PARAMETRIZATION to PARAMETRIZATION
        INS list@@ops to PARAMETRIZATION
        INS HdlValueId@@wire to ops
        INS HdlOp@@DOWNTO to ops
        UPD HdlOp@@DOWNTO to DOWNTO
            INS list@@ops to DOWNTO
            INS HdlOp@@SUB to ops
            INS HdlValueInt@@0 to ops
            UPD HdlOp@@SUB to SUB
                INS HdlValueInt@@1 to ops
    UPD HdlOp@@CONCAT to CONCAT
        INS list@@ops to CONCAT
        INS HdlValueInt@@0 to ops
        INS HdlOp@@INDEX to ops
        UPD HdlOp@@INDEX to INDEX
            INS list@@ops to INDEX
            UPD HdlOp@@DOWNTO to DOWNTO
                INS list@@ops to DOWNTO
                INS HdlOp@@SUB to ops
                INS HdlValueInt@@0 to ops

UPD HdlIdDef@@reg_dec to reg_dec
    INS HdlOp@@OR to reg_dec
    INS HdlDirection@@INTERNAL to reg_dec
    UPD HdlOp@@OR to OR
        INS list@@ops to OR
        INS HdlOp@@AND to ops
        UPD HdlOp@@AND to AND
            INS list@@ops to AND
            INS HdlOp@@REPL_CONCAT to ops
            UPD HdlOp@@REPL_CONCAT to REPL_CONCAT
                INS list@@ops to REPL_CONCAT
                INS HdlValueId@@DEC_SZ to ops
                UPD HdlOp@@EQ to EQ
                    INS HdlOp@@SRL to ops
                    UPD HdlOp@@SRL to SRL
                        INS list@@ops to SRL
                        INS HdlValueInt@@1 to ops
        UPD HdlOp@@AND to AND
            UPD HdlOp@@REPL_CONCAT to REPL_CONCAT
                INS list@@ops to REPL_CONCAT
                INS HdlValueId@@DEC_SZ to ops
                INS HdlOp@@EQ to ops
                UPD HdlOp@@EQ to EQ
                    INS list@@ops to EQ
                    INS HdlValueId@@reg_addr to ops
                    INS HdlOp@@SRL to ops
                    UPD HdlOp@@SRL to SRL
                        INS HdlValueId@@BCSCTL2 to ops
    UPD HdlOp@@PARAMETRIZATION to PARAMETRIZATION
        INS HdlOp@@DOWNTO to ops
        UPD HdlOp@@DOWNTO to DOWNTO
            INS list@@ops to DOWNTO
            INS HdlOp@@SUB to ops
            INS HdlValueInt@@0 to ops
            UPD HdlOp@@SUB to SUB
                INS list@@ops to SUB
                INS HdlValueInt@@1 to ops

UPD HdlStmIf@@body to body
    UPD list@@elifs to param_map
    MOV list@@elifs to body
    list: elifs
    MOV HdlValueId@@por to body
    HdlValueId: por

UPD HdlIdDef@@cpu_en_sync to cpu_en_sync
    UPD HdlOp@@PARAMETRIZATION to MAP_ASSOCIATION
    MOV HdlOp@@PARAMETRIZATION to cpu_en_sync
    HdlOp: PARAMETRIZATION
        list: ops
            HdlValueId: reg
            HdlOp: DOWNTO
                list: ops
                    HdlValueInt: 1
                    HdlValueInt: 0
    UPD HdlOp@@PARAMETRIZATION to PARAMETRIZATION
        UPD HdlValueId@@reg to data_out
        DEL HdlOp@@DOWNTO from ops
        HdlOp: DOWNTO
            list: ops
                HdlValueInt: 1
                HdlValueInt: 0
    DEL HdlDirection@@INTERNAL from cpu_en_sync

UPD HdlStmProcess@@ to 
    UPD HdlOp@@RISING to MAP_ASSOCIATION
    MOV HdlOp@@RISING to sensitivity
    HdlOp: RISING
        list: ops
            HdlValueId: mclk
    UPD HdlOp@@RISING to MAP_ASSOCIATION
    MOV HdlOp@@RISING to sensitivity
    HdlOp: RISING
        list: ops
            HdlValueId: por
    UPD HdlOp@@RISING to RISING
        UPD HdlValueId@@por to data_in
    DEL list@@sensitivity from 

UPD HdlStmAssign@@if_false to if_false
    UPD HdlOp@@CONCAT to CONCAT
        UPD HdlOp@@INDEX to MAP_ASSOCIATION
        MOV HdlOp@@INDEX to ops
        HdlOp: INDEX
            list: ops
                HdlValueId: cpu_en_sync
                HdlValueInt: 0
        UPD HdlOp@@INDEX to INDEX
            UPD HdlValueId@@cpu_en_sync to data_out
            DEL HdlValueInt@@0 from ops
        UPD HdlValueId@@cpu_en to clk
        MOV HdlValueId@@cpu_en to ops
        HdlValueId: cpu_en
        DEL list@@ops from CONCAT
    UPD HdlValueId@@cpu_en_sync to mclk
    MOV HdlValueId@@cpu_en_sync to if_false
    HdlValueId: cpu_en_sync
    DEL HdlOp@@CONCAT from if_false

UPD HdlStmAssign@@ to 
    UPD HdlOp@@INDEX to MAP_ASSOCIATION
    MOV HdlOp@@INDEX to 
    HdlOp: INDEX
        list: ops
            HdlValueId: cpu_en_sync
            HdlValueInt: 1
    UPD HdlOp@@INDEX to INDEX
        UPD HdlValueId@@cpu_en_sync to data_in
        DEL HdlValueInt@@1 from ops
    UPD HdlValueId@@cpu_en_s to rst
    MOV HdlValueId@@cpu_en_s to 
    HdlValueId: cpu_en_s

DEL HdlIdDef@@cpu_en_sync from objs

DEL HdlStmAssign@@if_true from body
HdlStmAssign: if_true
    HdlValueInt: 00
    HdlValueId: cpu_en_sync

DEL HdlStmAssign@@if_false from body

DEL HdlStmIf@@body from 

DEL HdlStmProcess@@ from objs

DEL HdlStmAssign@@ from objs


CommitId: 7c253ff535a74a601fef5ff494f81df6e4d66460
Re-organized the "openMSP430_defines.v" file.
--- a/fpga/actel_m1a3pl_dev_kit/rtl/verilog/openmsp430/omsp_clock_module.v
+++ b/fpga/actel_m1a3pl_dev_kit/rtl/verilog/openmsp430/omsp_clock_module.v
@@ -55,7 +55,7 @@ module  omsp_clock_module (
     mclk,                         // Main system clock
     per_dout,                     // Peripheral data output
     por,                          // Power-on reset
-    puc,                          // Main system reset
+    puc_rst,                      // Main system reset
     smclk_en,                     // SMCLK enable
 	     
 // INPUTs

ParseResult:
UPD HdlStmProcess@@ to 
    MOV list@@sensitivity to 
    list: sensitivity
        HdlOp: RISING
            list: ops
                HdlValueId: mclk
        HdlOp: RISING
            list: ops
                HdlValueId: puc
    UPD HdlOp@@RISING to RISING
        UPD HdlValueId@@puc to puc_rst

UPD HdlStmProcess@@ to 
    MOV list@@sensitivity to 
    list: sensitivity
        HdlOp: RISING
            list: ops
                HdlValueId: mclk
        HdlOp: RISING
            list: ops
                HdlValueId: puc
    UPD HdlOp@@RISING to RISING
        UPD HdlValueId@@puc to puc_rst

UPD HdlStmIf@@body to body
    UPD HdlValueId@@puc to puc_rst

UPD HdlStmIf@@body to body
    UPD HdlValueId@@puc to puc_rst


CommitId: 7c253ff535a74a601fef5ff494f81df6e4d66460
Re-organized the "openMSP430_defines.v" file.
--- a/fpga/actel_m1a3pl_dev_kit/rtl/verilog/openmsp430/omsp_clock_module.v
+++ b/fpga/actel_m1a3pl_dev_kit/rtl/verilog/openmsp430/omsp_clock_module.v
@@ -84,7 +84,7 @@ output              dbg_rst;      // Debug unit reset
 output              mclk;         // Main system clock
 output       [15:0] per_dout;     // Peripheral data output
 output              por;          // Power-on reset
-output              puc;          // Main system reset
+output              puc_rst;      // Main system reset
 output              smclk_en;     // SMCLK enable
 
 // INPUTs

ParseResult:
UPD HdlIdDef@@puc_reset to puc_rst_comb

UPD HdlStmProcess@@ to 
    UPD HdlOp@@RISING to MAP_ASSOCIATION
    MOV HdlOp@@RISING to sensitivity
    HdlOp: RISING
        list: ops
            HdlValueId: mclk
    UPD HdlOp@@RISING to MAP_ASSOCIATION
    MOV HdlOp@@RISING to sensitivity
    HdlOp: RISING
        list: ops
            HdlValueId: por_reset_a
    UPD HdlOp@@RISING to RISING
        UPD HdlValueId@@por_reset_a to data_in
    DEL list@@sensitivity from 

UPD HdlStmAssign@@if_false to if_false
    UPD HdlOp@@CONCAT to CONCAT
        UPD HdlOp@@INDEX to MAP_ASSOCIATION
        MOV HdlOp@@INDEX to ops
        HdlOp: INDEX
            list: ops
                HdlValueId: por_s
                HdlValueInt: 0
        UPD HdlOp@@INDEX to INDEX
            UPD HdlValueId@@por_s to por_reset_a
            DEL HdlValueInt@@0 from ops
        DEL HdlValueInt@@0 from ops
        DEL list@@ops from CONCAT
    DEL HdlOp@@CONCAT from if_false
    DEL HdlValueId@@por_s from if_false

UPD HdlStmIf@@body to body
    UPD HdlValueId@@puc_reset to puc_rst_comb

UPD HdlStmAssign@@if_true to if_true
    UPD HdlValueInt@@11 to 1
    UPD HdlValueId@@puc_s to puc_rst

UPD HdlStmAssign@@if_false to if_false
    UPD HdlOp@@CONCAT to CONCAT
        UPD HdlOp@@INDEX to INDEX
            MOV HdlValueInt@@0 to ops
            HdlValueInt: 0
            DEL HdlValueId@@puc_s from ops
            DEL list@@ops from INDEX
        DEL HdlOp@@INDEX from ops
        DEL HdlValueInt@@0 from ops
        DEL list@@ops from CONCAT
    UPD HdlValueId@@puc_s to puc_rst
    DEL HdlOp@@CONCAT from if_false

UPD HdlStmProcess@@ to 
    UPD HdlOp@@RISING to RISING
        UPD HdlValueId@@puc_reset to puc_rst_comb

UPD HdlStmIf@@body to body
    DEL HdlValueId@@por_reset_a from body
    DEL list@@elifs from body

DEL HdlStmAssign@@if_true from body
HdlStmAssign: if_true
    HdlValueInt: 11
    HdlValueId: por_s

DEL HdlStmAssign@@if_false from body

DEL HdlStmIf@@body from 

DEL HdlStmProcess@@ from objs

DEL HdlIdDef@@puc_s from objs
HdlIdDef: puc_s
    HdlOp: PARAMETRIZATION
        list: ops
            HdlValueId: reg
            HdlOp: DOWNTO
                list: ops
                    HdlValueInt: 1
                    HdlValueInt: 0
    HdlDirection: INTERNAL


CommitId: 7c253ff535a74a601fef5ff494f81df6e4d66460
Re-organized the "openMSP430_defines.v" file.
--- a/fpga/actel_m1a3pl_dev_kit/rtl/verilog/openmsp430/omsp_clock_module.v
+++ b/fpga/actel_m1a3pl_dev_kit/rtl/verilog/openmsp430/omsp_clock_module.v
@@ -95,7 +95,7 @@ input               dbg_en;       // Debug interface enable (asynchronous)
 input               dco_clk;      // Fast oscillator (fast clock)
 input               lfxt_clk;     // Low frequency oscillator (typ 32kHz)
 input               oscoff;       // Turns off LFXT1 clock input
-input         [7:0] per_addr;     // Peripheral address
+input        [13:0] per_addr;     // Peripheral address
 input        [15:0] per_din;      // Peripheral data input
 input               per_en;       // Peripheral enable (high active)
 input         [1:0] per_we;       // Peripheral write enable (high active)

ParseResult:
INS HdlIdDef@@por_n to objs
HdlIdDef: por_n
    HdlDirection: INTERNAL


CommitId: 7c253ff535a74a601fef5ff494f81df6e4d66460
Re-organized the "openMSP430_defines.v" file.
--- a/fpga/actel_m1a3pl_dev_kit/rtl/verilog/openmsp430/omsp_clock_module.v
+++ b/fpga/actel_m1a3pl_dev_kit/rtl/verilog/openmsp430/omsp_clock_module.v
@@ -222,12 +245,12 @@ wire      aclk_en_nxt = lfxt_clk_en & ((bcsctl1[`DIVAx]==2'b00) ?  1'b1
                                        (bcsctl1[`DIVAx]==2'b10) ? &aclk_div[1:0] :
                                                                   &aclk_div[2:0]);
 
-always @ (posedge mclk or posedge puc)
-  if (puc)  aclk_en <=  1'b0;
-  else      aclk_en <=  aclk_en_nxt & cpu_en_s;
+always @ (posedge mclk or posedge puc_rst)
+  if (puc_rst)  aclk_en <=  1'b0;
+  else          aclk_en <=  aclk_en_nxt & cpu_en_s;
 
-always @ (posedge mclk or posedge puc)
-  if (puc)                                         aclk_div <=  3'h0;
+always @ (posedge mclk or posedge puc_rst)
+  if (puc_rst)                                     aclk_div <=  3'h0;
   else if ((bcsctl1[`DIVAx]!=2'b00) & lfxt_clk_en) aclk_div <=  aclk_div+3'h1;
 
 

ParseResult:
UPD HdlIdDef@@reg_dec to reg_sel

UPD HdlStmCase@@per_addr to per_addr
    UPD HdlOp@@ASSIGN to PARAMETRIZATION
    MOV HdlOp@@ASSIGN to 
    HdlOp: ASSIGN
        list: ops
            HdlValueId: reg_dec
            HdlValueId: BCSCTL1_D
    UPD HdlOp@@ASSIGN to ASSIGN
        UPD HdlValueId@@reg_dec to wire
        UPD HdlValueId@@BCSCTL1_D to DEC_SZ
        MOV HdlValueId@@BCSCTL1_D to ops
        HdlValueId: BCSCTL1_D
    UPD HdlOp@@ASSIGN to AND
    MOV HdlOp@@ASSIGN to per_addr
    HdlOp: ASSIGN
        list: ops
            HdlValueId: reg_dec
            HdlOp: REPL_CONCAT
                list: ops
                    HdlValueInt: 256
                    HdlValueInt: 0
    MOV HdlValueId@@per_addr to per_addr
    HdlValueId: per_addr
    UPD HdlOp@@DIV to DOWNTO
    MOV HdlOp@@DIV to 
    HdlOp: DIV
        list: ops
            HdlValueId: BCSCTL1
            HdlValueInt: 2
    UPD HdlOp@@DIV to DIV
        UPD HdlValueId@@BCSCTL2 to BCSCTL1_D
        MOV HdlValueId@@BCSCTL2 to ops
        HdlValueId: BCSCTL2
        DEL HdlValueInt@@2 from ops
        DEL list@@ops from DIV
    UPD HdlOp@@ASSIGN to ASSIGN
        UPD HdlValueId@@reg_dec to BCSCTL2_D
        UPD HdlOp@@REPL_CONCAT to REPL_CONCAT
            MOV list@@ops to REPL_CONCAT
            list: ops
                HdlValueInt: 256
                HdlValueInt: 0
            UPD HdlValueInt@@256 to 1
            DEL HdlValueInt@@0 from ops
    UPD HdlOp@@ASSIGN to EQ
    MOV HdlOp@@ASSIGN to 
    HdlOp: ASSIGN
        list: ops
            HdlValueId: reg_dec
            HdlValueId: BCSCTL2_D
    UPD HdlOp@@DIV to DIV
        MOV list@@ops to DIV
        list: ops
            HdlValueId: BCSCTL1
            HdlValueInt: 2
        UPD HdlValueId@@BCSCTL1 to DEC_WD
    UPD HdlOp@@ASSIGN to ASSIGN
        UPD HdlValueId@@reg_dec to reg_addr
        UPD HdlValueId@@BCSCTL2_D to BCSCTL1
        MOV HdlValueId@@BCSCTL2_D to ops
        HdlValueId: BCSCTL2_D
    DEL HdlStmCaseType@@CASE from per_addr
    DEL tuple@@ from cases
    DEL HdlOp@@DIV from 
    DEL tuple@@ from cases
    DEL list@@cases from per_addr

UPD HdlIdDef@@BCSCTL1_D to BCSCTL1_D
    UPD HdlOp@@SLL to PARAMETRIZATION
    UPD HdlOp@@SLL to SLL
        UPD HdlOp@@DIV to DOWNTO
        UPD HdlOp@@DIV to DIV
            MOV list@@ops to DIV
            list: ops
                HdlValueId: BCSCTL1
                HdlValueInt: 2
            UPD HdlValueId@@BCSCTL1 to DEC_SZ
            UPD HdlValueInt@@2 to 1
        DEL HdlValueInt@@1 from ops

UPD HdlIdDef@@BCSCTL2_D to BCSCTL2_D
    UPD HdlOp@@SLL to PARAMETRIZATION
    UPD HdlOp@@SLL to SLL
        UPD HdlOp@@DIV to DOWNTO
        UPD HdlOp@@DIV to DIV
            MOV list@@ops to DIV
            list: ops
                HdlValueId: BCSCTL2
                HdlValueInt: 2
            UPD HdlValueId@@BCSCTL2 to DEC_SZ
            UPD HdlValueInt@@2 to 1
        DEL HdlValueInt@@1 from ops

UPD HdlIdDef@@reg_dec to reg_dec
    UPD HdlOp@@PARAMETRIZATION to INDEX
    MOV HdlOp@@PARAMETRIZATION to reg_dec
    HdlOp: PARAMETRIZATION
        list: ops
            HdlValueId: reg
            HdlOp: DOWNTO
                list: ops
                    HdlValueInt: 255
                    HdlValueInt: 0
    UPD HdlOp@@PARAMETRIZATION to PARAMETRIZATION
        UPD HdlValueId@@reg to per_addr
        UPD HdlOp@@DOWNTO to DOWNTO
            UPD HdlValueInt@@255 to 13
            UPD HdlValueInt@@0 to 1
            MOV HdlValueInt@@0 to ops
            HdlValueInt: 0

UPD HdlIdDef@@BCSCTL1 to BCSCTL1
    UPD HdlValueInt@@057 to 0
    MOV HdlValueInt@@057 to BCSCTL1
    HdlValueInt: 057

UPD HdlIdDef@@BCSCTL2 to BCSCTL2
    UPD HdlValueInt@@058 to 0
    MOV HdlValueInt@@058 to BCSCTL2
    HdlValueInt: 058

UPD HdlStmProcess@@ to 
    UPD list@@sensitivity to ops
    MOV list@@sensitivity to 
    list: sensitivity
        HdlValueId: per_addr
    UPD HdlValueId@@per_addr to DEC_WD

DEL HdlStmCase@@per_addr from 

DEL HdlStmProcess@@ from objs


CommitId: 7254401e06f11889efdc305ef9c74ddd0fa6cb7a
Fixed bug on the write strobe of the baudrate hi configuration register.
--- a/fpga/xilinx_diligent_s3board/rtl/verilog/omsp_uart.v
+++ b/fpga/xilinx_diligent_s3board/rtl/verilog/omsp_uart.v
@@ -99,7 +99,7 @@ parameter [DEC_WD-1:0] CTRL        =  'h0,
 
    
 // Register one-hot decoder utilities
-parameter              DEC_SZ      =  2**DEC_WD;
+parameter              DEC_SZ      =  (1 << DEC_WD);
 parameter [DEC_SZ-1:0] BASE_REG    =  {{DEC_SZ-1{1'b0}}, 1'b1};
 
 // Register one-hot decoder

ParseResult:
UPD HdlIdDef@@DEC_SZ to DEC_SZ
    UPD HdlOp@@POW to SLL
    UPD HdlOp@@POW to POW
        UPD HdlValueInt@@2 to 1


CommitId: 7254401e06f11889efdc305ef9c74ddd0fa6cb7a
Fixed bug on the write strobe of the baudrate hi configuration register.
--- a/fpga/xilinx_diligent_s3board/rtl/verilog/omsp_uart.v
+++ b/fpga/xilinx_diligent_s3board/rtl/verilog/omsp_uart.v
@@ -231,7 +231,7 @@ wire [7:0] baud_hi_nxt = BAUD_HI[0] ? per_din[15:8]      : per_din[7:0];
 
 always @ (posedge mclk or posedge puc_rst)
   if (puc_rst)         baud_hi <=  8'h00;
-  else if (baud_lo_wr) baud_hi <=  baud_hi_nxt;
+  else if (baud_hi_wr) baud_hi <=  baud_hi_nxt;
 
 
 wire [15:0] baudrate = {baud_hi, baud_lo};

ParseResult:
UPD HdlStmIf@@body to body
    UPD HdlValueId@@baud_lo_wr to baud_hi_wr


CommitId: 7c253ff535a74a601fef5ff494f81df6e4d66460
Re-organized the "openMSP430_defines.v" file.
--- a/fpga/xilinx_diligent_s3board/rtl/verilog/openmsp430/periph/template_periph_8b.v
+++ b/fpga/xilinx_diligent_s3board/rtl/verilog/openmsp430/periph/template_periph_8b.v
@@ -52,7 +52,7 @@ module  template_periph_8b (
     per_din,                        // Peripheral data input
     per_en,                         // Peripheral enable (high active)
     per_we,                         // Peripheral write enable (high active)
-    puc                             // Main system reset
+    puc_rst                         // Main system reset
 );
 
 // OUTPUTs

ParseResult:
UPD HdlIdDef@@puc to puc_rst


CommitId: 7c253ff535a74a601fef5ff494f81df6e4d66460
Re-organized the "openMSP430_defines.v" file.
--- a/fpga/xilinx_diligent_s3board/rtl/verilog/openmsp430/periph/template_periph_8b.v
+++ b/fpga/xilinx_diligent_s3board/rtl/verilog/openmsp430/periph/template_periph_8b.v
@@ -121,11 +132,11 @@ wire [255:0] reg_rd       = reg_dec & {256{reg_read}};
 //-----------------
 reg  [7:0] cntrl1;
 
-wire       cntrl1_wr  = CNTRL1[0] ? reg_hi_wr[CNTRL1/2] : reg_lo_wr[CNTRL1/2];
-wire [7:0] cntrl1_nxt = CNTRL1[0] ? per_din[15:8]       : per_din[7:0];
+wire       cntrl1_wr  = CNTRL1[0] ? reg_hi_wr[CNTRL1] : reg_lo_wr[CNTRL1];
+wire [7:0] cntrl1_nxt = CNTRL1[0] ? per_din[15:8]     : per_din[7:0];
 
-always @ (posedge mclk or posedge puc)
-  if (puc)            cntrl1 <=  8'h00;
+always @ (posedge mclk or posedge puc_rst)
+  if (puc_rst)        cntrl1 <=  8'h00;
   else if (cntrl1_wr) cntrl1 <=  cntrl1_nxt;
 
    

ParseResult:
UPD HdlIdDef@@reg_dec to reg_dec
    INS HdlOp@@OR to reg_dec
    INS HdlDirection@@INTERNAL to reg_dec
    UPD HdlOp@@OR to OR
        INS list@@ops to OR
        INS HdlOp@@OR to ops
        UPD HdlOp@@OR to OR
            INS list@@ops to OR
            INS HdlOp@@OR to ops
            UPD HdlOp@@OR to OR
                INS list@@ops to OR
                INS HdlOp@@AND to ops
                INS HdlOp@@AND to ops
                UPD HdlOp@@AND to AND
                    INS list@@ops to AND
                    INS HdlOp@@REPL_CONCAT to ops
                    UPD HdlOp@@REPL_CONCAT to REPL_CONCAT
                        INS list@@ops to REPL_CONCAT
                        INS HdlOp@@EQ to ops
                        UPD HdlOp@@EQ to EQ
                            INS list@@ops to EQ
                UPD HdlOp@@AND to AND
                    INS list@@ops to AND
                    INS HdlOp@@REPL_CONCAT to ops
                    UPD HdlOp@@REPL_CONCAT to REPL_CONCAT
                        INS list@@ops to REPL_CONCAT
                        INS HdlOp@@EQ to ops
                        UPD HdlOp@@EQ to EQ
                            INS list@@ops to EQ
                            INS HdlValueId@@reg_addr to ops
            UPD HdlOp@@AND to AND
                INS list@@ops to AND
                INS HdlValueId@@CNTRL3_D to ops
                INS HdlOp@@REPL_CONCAT to ops
                UPD HdlOp@@REPL_CONCAT to REPL_CONCAT
                    INS list@@ops to REPL_CONCAT
                    INS HdlValueId@@DEC_SZ to ops
                    INS HdlOp@@EQ to ops
                    UPD HdlOp@@EQ to EQ
                        INS HdlOp@@SRL to ops
                        UPD HdlOp@@SRL to SRL
                            INS list@@ops to SRL
                            INS HdlValueInt@@1 to ops
        UPD HdlOp@@AND to AND
            UPD HdlOp@@REPL_CONCAT to REPL_CONCAT
                INS list@@ops to REPL_CONCAT
                INS HdlValueId@@DEC_SZ to ops
                INS HdlOp@@EQ to ops
                UPD HdlOp@@EQ to EQ
                    INS list@@ops to EQ
                    INS HdlValueId@@reg_addr to ops
                    INS HdlOp@@SRL to ops
                    UPD HdlOp@@SRL to SRL
                        INS HdlValueId@@CNTRL4 to ops
    UPD HdlOp@@PARAMETRIZATION to PARAMETRIZATION
        INS HdlOp@@DOWNTO to ops
        UPD HdlOp@@DOWNTO to DOWNTO
            INS list@@ops to DOWNTO
            INS HdlOp@@SUB to ops
            INS HdlValueInt@@0 to ops
            UPD HdlOp@@SUB to SUB
                INS list@@ops to SUB
                INS HdlValueInt@@1 to ops

UPD HdlStmIf@@body to body
    UPD HdlValueId@@puc to puc_rst

UPD HdlStmProcess@@ to 
    UPD HdlOp@@RISING to RISING
        UPD HdlValueId@@puc to puc_rst

UPD HdlIdDef@@cntrl1_wr to cntrl1_wr
    UPD HdlOp@@TERNARY to TERNARY
        UPD HdlOp@@INDEX to INDEX
            UPD HdlOp@@DIV to DIV
                MOV HdlValueId@@CNTRL1 to ops
                HdlValueId: CNTRL1
                DEL HdlValueInt@@2 from ops
                DEL list@@ops from DIV
            DEL HdlOp@@DIV from ops
        UPD HdlOp@@INDEX to INDEX
            UPD HdlOp@@DIV to DIV
                MOV HdlValueId@@CNTRL1 to ops
                HdlValueId: CNTRL1
                DEL HdlValueInt@@2 from ops
                DEL list@@ops from DIV
            DEL HdlOp@@DIV from ops


CommitId: 7c253ff535a74a601fef5ff494f81df6e4d66460
Re-organized the "openMSP430_defines.v" file.
--- a/fpga/xilinx_diligent_s3board/rtl/verilog/openmsp430/periph/template_periph_8b.v
+++ b/fpga/xilinx_diligent_s3board/rtl/verilog/openmsp430/periph/template_periph_8b.v
@@ -133,11 +144,11 @@ always @ (posedge mclk or posedge puc)
 //-----------------
 reg  [7:0] cntrl2;
 
-wire       cntrl2_wr  = CNTRL2[0] ? reg_hi_wr[CNTRL2/2] : reg_lo_wr[CNTRL2/2];
-wire [7:0] cntrl2_nxt = CNTRL2[0] ? per_din[15:8]       : per_din[7:0];
+wire       cntrl2_wr  = CNTRL2[0] ? reg_hi_wr[CNTRL2] : reg_lo_wr[CNTRL2];
+wire [7:0] cntrl2_nxt = CNTRL2[0] ? per_din[15:8]     : per_din[7:0];
 
-always @ (posedge mclk or posedge puc)
-  if (puc)            cntrl2 <=  8'h00;
+always @ (posedge mclk or posedge puc_rst)
+  if (puc_rst)        cntrl2 <=  8'h00;
   else if (cntrl2_wr) cntrl2 <=  cntrl2_nxt;
 
    

ParseResult:
UPD HdlStmIf@@body to body
    UPD HdlValueId@@puc to puc_rst

UPD HdlStmProcess@@ to 
    UPD HdlOp@@RISING to RISING
        UPD HdlValueId@@puc to puc_rst

UPD HdlIdDef@@reg_hi_wr to reg_hi_wr
    UPD HdlOp@@PARAMETRIZATION to PARAMETRIZATION
        UPD HdlOp@@DOWNTO to DOWNTO
            INS HdlOp@@SUB to ops
            UPD HdlOp@@SUB to SUB
                INS list@@ops to SUB
                INS HdlValueId@@DEC_SZ to ops
    UPD HdlOp@@AND to AND
        UPD HdlOp@@REPL_CONCAT to REPL_CONCAT
            INS HdlValueId@@DEC_SZ to ops

UPD HdlIdDef@@reg_lo_wr to reg_lo_wr
    UPD HdlOp@@PARAMETRIZATION to PARAMETRIZATION
        UPD HdlOp@@DOWNTO to DOWNTO
            INS HdlOp@@SUB to ops
            UPD HdlOp@@SUB to SUB
                INS list@@ops to SUB
                INS HdlValueId@@DEC_SZ to ops
    UPD HdlOp@@AND to AND
        UPD HdlOp@@REPL_CONCAT to REPL_CONCAT
            INS HdlValueId@@DEC_SZ to ops

UPD HdlIdDef@@reg_rd to reg_rd
    UPD HdlOp@@PARAMETRIZATION to PARAMETRIZATION
        UPD HdlOp@@DOWNTO to DOWNTO
            INS HdlOp@@SUB to ops
            UPD HdlOp@@SUB to SUB
                INS list@@ops to SUB
                INS HdlValueId@@DEC_SZ to ops
    UPD HdlOp@@AND to AND
        UPD HdlOp@@REPL_CONCAT to REPL_CONCAT
            INS HdlValueId@@DEC_SZ to ops

UPD HdlIdDef@@cntrl2_wr to cntrl2_wr
    UPD HdlOp@@TERNARY to TERNARY
        UPD HdlOp@@INDEX to INDEX
            UPD HdlOp@@DIV to DIV
                MOV HdlValueId@@CNTRL2 to ops
                HdlValueId: CNTRL2
                DEL HdlValueInt@@2 from ops
                DEL list@@ops from DIV
            DEL HdlOp@@DIV from ops
        UPD HdlOp@@INDEX to INDEX
            UPD HdlOp@@DIV to DIV
                MOV HdlValueId@@CNTRL2 to ops
                HdlValueId: CNTRL2
                DEL HdlValueInt@@2 from ops
                DEL list@@ops from DIV
            DEL HdlOp@@DIV from ops


CommitId: 7c253ff535a74a601fef5ff494f81df6e4d66460
Re-organized the "openMSP430_defines.v" file.
--- a/fpga/xilinx_diligent_s3board/rtl/verilog/openmsp430/periph/template_periph_8b.v
+++ b/fpga/xilinx_diligent_s3board/rtl/verilog/openmsp430/periph/template_periph_8b.v
@@ -145,11 +156,11 @@ always @ (posedge mclk or posedge puc)
 //-----------------
 reg  [7:0] cntrl3;
 
-wire       cntrl3_wr  = CNTRL3[0] ? reg_hi_wr[CNTRL3/2] : reg_lo_wr[CNTRL3/2];
-wire [7:0] cntrl3_nxt = CNTRL3[0] ? per_din[15:8]       : per_din[7:0];
+wire       cntrl3_wr  = CNTRL3[0] ? reg_hi_wr[CNTRL3] : reg_lo_wr[CNTRL3];
+wire [7:0] cntrl3_nxt = CNTRL3[0] ? per_din[15:8]     : per_din[7:0];
 
-always @ (posedge mclk or posedge puc)
-  if (puc)            cntrl3 <=  8'h00;
+always @ (posedge mclk or posedge puc_rst)
+  if (puc_rst)        cntrl3 <=  8'h00;
   else if (cntrl3_wr) cntrl3 <=  cntrl3_nxt;
 
    

ParseResult:
UPD HdlStmIf@@body to body
    UPD HdlValueId@@puc to puc_rst

UPD HdlStmProcess@@ to 
    UPD HdlOp@@RISING to RISING
        UPD HdlValueId@@puc to puc_rst

UPD HdlIdDef@@cntrl3_wr to cntrl3_wr
    UPD HdlOp@@TERNARY to TERNARY
        UPD HdlOp@@INDEX to INDEX
            UPD HdlOp@@DIV to DIV
                MOV HdlValueId@@CNTRL3 to ops
                HdlValueId: CNTRL3
                DEL HdlValueInt@@2 from ops
                DEL list@@ops from DIV
            DEL HdlOp@@DIV from ops
        UPD HdlOp@@INDEX to INDEX
            UPD HdlOp@@DIV to DIV
                MOV HdlValueId@@CNTRL3 to ops
                HdlValueId: CNTRL3
                DEL HdlValueInt@@2 from ops
                DEL list@@ops from DIV
            DEL HdlOp@@DIV from ops


CommitId: 7c253ff535a74a601fef5ff494f81df6e4d66460
Re-organized the "openMSP430_defines.v" file.
--- a/fpga/xilinx_diligent_s3board/rtl/verilog/openmsp430/periph/template_periph_8b.v
+++ b/fpga/xilinx_diligent_s3board/rtl/verilog/openmsp430/periph/template_periph_8b.v
@@ -157,11 +168,11 @@ always @ (posedge mclk or posedge puc)
 //-----------------
 reg  [7:0] cntrl4;
 
-wire       cntrl4_wr  = CNTRL4[0] ? reg_hi_wr[CNTRL4/2] : reg_lo_wr[CNTRL4/2];
-wire [7:0] cntrl4_nxt = CNTRL4[0] ? per_din[15:8]       : per_din[7:0];
+wire       cntrl4_wr  = CNTRL4[0] ? reg_hi_wr[CNTRL4] : reg_lo_wr[CNTRL4];
+wire [7:0] cntrl4_nxt = CNTRL4[0] ? per_din[15:8]     : per_din[7:0];
 
-always @ (posedge mclk or posedge puc)
-  if (puc)            cntrl4 <=  8'h00;
+always @ (posedge mclk or posedge puc_rst)
+  if (puc_rst)        cntrl4 <=  8'h00;
   else if (cntrl4_wr) cntrl4 <=  cntrl4_nxt;
 
 

ParseResult:
UPD HdlStmIf@@body to body
    UPD HdlValueId@@puc to puc_rst

UPD HdlStmProcess@@ to 
    UPD HdlOp@@RISING to RISING
        UPD HdlValueId@@puc to puc_rst

UPD HdlIdDef@@cntrl4_wr to cntrl4_wr
    UPD HdlOp@@TERNARY to TERNARY
        UPD HdlOp@@INDEX to INDEX
            UPD HdlOp@@DIV to DIV
                MOV HdlValueId@@CNTRL4 to ops
                HdlValueId: CNTRL4
                DEL HdlValueInt@@2 from ops
                DEL list@@ops from DIV
            DEL HdlOp@@DIV from ops
        UPD HdlOp@@INDEX to INDEX
            UPD HdlOp@@DIV to DIV
                MOV HdlValueId@@CNTRL4 to ops
                HdlValueId: CNTRL4
                DEL HdlValueInt@@2 from ops
                DEL list@@ops from DIV
            DEL HdlOp@@DIV from ops


CommitId: 7c253ff535a74a601fef5ff494f81df6e4d66460
Re-organized the "openMSP430_defines.v" file.
--- a/fpga/xilinx_diligent_s3board/rtl/verilog/openmsp430/periph/template_periph_8b.v
+++ b/fpga/xilinx_diligent_s3board/rtl/verilog/openmsp430/periph/template_periph_8b.v
@@ -171,10 +182,10 @@ always @ (posedge mclk or posedge puc)
 //============================================================================
 
 // Data output mux
-wire [15:0] cntrl1_rd   = {8'h00, (cntrl1  & {8{reg_rd[CNTRL1/2]}})}  << (8 & {4{CNTRL1[0]}});
-wire [15:0] cntrl2_rd   = {8'h00, (cntrl2  & {8{reg_rd[CNTRL2/2]}})}  << (8 & {4{CNTRL2[0]}});
-wire [15:0] cntrl3_rd   = {8'h00, (cntrl3  & {8{reg_rd[CNTRL3/2]}})}  << (8 & {4{CNTRL3[0]}});
-wire [15:0] cntrl4_rd   = {8'h00, (cntrl4  & {8{reg_rd[CNTRL4/2]}})}  << (8 & {4{CNTRL4[0]}});
+wire [15:0] cntrl1_rd   = {8'h00, (cntrl1  & {8{reg_rd[CNTRL1]}})}  << (8 & {4{CNTRL1[0]}});
+wire [15:0] cntrl2_rd   = {8'h00, (cntrl2  & {8{reg_rd[CNTRL2]}})}  << (8 & {4{CNTRL2[0]}});
+wire [15:0] cntrl3_rd   = {8'h00, (cntrl3  & {8{reg_rd[CNTRL3]}})}  << (8 & {4{CNTRL3[0]}});
+wire [15:0] cntrl4_rd   = {8'h00, (cntrl4  & {8{reg_rd[CNTRL4]}})}  << (8 & {4{CNTRL4[0]}});
 
 wire [15:0] per_dout  =  cntrl1_rd  |
                          cntrl2_rd  |
ParseResult:
UPD HdlIdDef@@cntrl1_rd to cntrl1_rd
    UPD HdlOp@@SLL to SLL
        UPD HdlOp@@CONCAT to CONCAT
            UPD HdlOp@@AND to AND
                UPD HdlOp@@REPL_CONCAT to REPL_CONCAT
                    UPD HdlOp@@INDEX to INDEX
                        UPD HdlOp@@DIV to DIV
                            MOV HdlValueId@@CNTRL1 to ops
                            HdlValueId: CNTRL1
                            DEL HdlValueInt@@2 from ops
                            DEL list@@ops from DIV
                        DEL HdlOp@@DIV from ops

UPD HdlIdDef@@cntrl2_rd to cntrl2_rd
    UPD HdlOp@@SLL to SLL
        UPD HdlOp@@CONCAT to CONCAT
            UPD HdlOp@@AND to AND
                UPD HdlOp@@REPL_CONCAT to REPL_CONCAT
                    UPD HdlOp@@INDEX to INDEX
                        UPD HdlOp@@DIV to DIV
                            MOV HdlValueId@@CNTRL2 to ops
                            HdlValueId: CNTRL2
                            DEL HdlValueInt@@2 from ops
                            DEL list@@ops from DIV
                        DEL HdlOp@@DIV from ops

UPD HdlIdDef@@cntrl3_rd to cntrl3_rd
    UPD HdlOp@@SLL to SLL
        UPD HdlOp@@CONCAT to CONCAT
            UPD HdlOp@@AND to AND
                UPD HdlOp@@REPL_CONCAT to REPL_CONCAT
                    UPD HdlOp@@INDEX to INDEX
                        UPD HdlOp@@DIV to DIV
                            MOV HdlValueId@@CNTRL3 to ops
                            HdlValueId: CNTRL3
                            DEL HdlValueInt@@2 from ops
                            DEL list@@ops from DIV
                        DEL HdlOp@@DIV from ops

UPD HdlIdDef@@cntrl4_rd to cntrl4_rd
    UPD HdlOp@@SLL to SLL
        UPD HdlOp@@CONCAT to CONCAT
            UPD HdlOp@@AND to AND
                UPD HdlOp@@REPL_CONCAT to REPL_CONCAT
                    UPD HdlOp@@INDEX to INDEX
                        UPD HdlOp@@DIV to DIV
                            MOV HdlValueId@@CNTRL4 to ops
                            HdlValueId: CNTRL4
                            DEL HdlValueInt@@2 from ops
                            DEL list@@ops from DIV
                        DEL HdlOp@@DIV from ops


CommitId: 86a21c6c9953ac25a6ac81658e372314442e9a2e
Update FPGA examples with the POP.B bug fix
--- a/fpga/actel_m1a3pl_dev_kit/rtl/verilog/openmsp430/omsp_register_file.v
+++ b/fpga/actel_m1a3pl_dev_kit/rtl/verilog/openmsp430/omsp_register_file.v
@@ -31,9 +36,9 @@
 //              - Olivier Girard,    olgirard@gmail.com
 //
 //----------------------------------------------------------------------------
-// $Rev: 103 $
+// $Rev: 130 $
 // $LastChangedBy: olivier.girard $
-// $LastChangedDate: 2011-03-05 15:44:48 +0100 (Sat, 05 Mar 2011) $
+// $LastChangedDate: 2012-03-01 22:45:40 +0100 (Thu, 01 Mar 2012) $
 //----------------------------------------------------------------------------
 `ifdef OMSP_NO_INCLUDE
 `else

ParseResult:
UPD HdlStmAssign@@ to 
    INS HdlValueId@@inst_src_in to 


CommitId: 7c253ff535a74a601fef5ff494f81df6e4d66460
Re-organized the "openMSP430_defines.v" file.
--- a/core/rtl/verilog/periph/template_periph_16b.v
+++ b/core/rtl/verilog/periph/template_periph_16b.v
@@ -52,7 +52,7 @@ module  template_periph_16b (
     per_din,                        // Peripheral data input
     per_en,                         // Peripheral enable (high active)
     per_we,                         // Peripheral write enable (high active)
-    puc                             // Main system reset
+    puc_rst                         // Main system reset
 );
 
 // OUTPUTs

ParseResult:
UPD HdlIdDef@@puc to puc_rst


CommitId: 7c253ff535a74a601fef5ff494f81df6e4d66460
Re-organized the "openMSP430_defines.v" file.
--- a/core/rtl/verilog/periph/template_periph_16b.v
+++ b/core/rtl/verilog/periph/template_periph_16b.v
@@ -121,8 +131,8 @@ reg  [15:0] cntrl1;
 
 wire        cntrl1_wr = reg_wr[CNTRL1];
 
-always @ (posedge mclk or posedge puc)
-  if (puc)            cntrl1 <=  16'h0000;
+always @ (posedge mclk or posedge puc_rst)
+  if (puc_rst)        cntrl1 <=  16'h0000;
   else if (cntrl1_wr) cntrl1 <=  per_din;
 
    

ParseResult:
UPD HdlIdDef@@reg_dec to reg_dec
    INS HdlOp@@OR to reg_dec
    INS HdlDirection@@INTERNAL to reg_dec
    UPD HdlOp@@OR to OR
        INS list@@ops to OR
        INS HdlOp@@OR to ops
        UPD HdlOp@@OR to OR
            INS list@@ops to OR
            INS HdlOp@@OR to ops
            INS HdlOp@@AND to ops
            UPD HdlOp@@OR to OR
                INS list@@ops to OR
                INS HdlOp@@AND to ops
                INS HdlOp@@AND to ops
                UPD HdlOp@@AND to AND
                    INS list@@ops to AND
                    INS HdlOp@@REPL_CONCAT to ops
                    UPD HdlOp@@REPL_CONCAT to REPL_CONCAT
                        INS list@@ops to REPL_CONCAT
                        INS HdlValueId@@DEC_SZ to ops
                UPD HdlOp@@AND to AND
                    INS list@@ops to AND
                    INS HdlOp@@REPL_CONCAT to ops
                    UPD HdlOp@@REPL_CONCAT to REPL_CONCAT
                        INS list@@ops to REPL_CONCAT
                        INS HdlValueId@@DEC_SZ to ops
            UPD HdlOp@@AND to AND
                INS list@@ops to AND
                INS HdlOp@@REPL_CONCAT to ops
                UPD HdlOp@@REPL_CONCAT to REPL_CONCAT
                    INS list@@ops to REPL_CONCAT
                    INS HdlValueId@@DEC_SZ to ops
        UPD HdlOp@@AND to AND
            UPD HdlOp@@REPL_CONCAT to REPL_CONCAT
                INS list@@ops to REPL_CONCAT
                INS HdlValueId@@DEC_SZ to ops
                INS HdlOp@@EQ to ops
                UPD HdlOp@@EQ to EQ
                    INS HdlValueId@@reg_addr to ops
                    INS HdlValueId@@CNTRL4 to ops
    UPD HdlOp@@PARAMETRIZATION to PARAMETRIZATION
        INS HdlOp@@DOWNTO to ops
        UPD HdlOp@@DOWNTO to DOWNTO
            INS list@@ops to DOWNTO
            INS HdlOp@@SUB to ops
            INS HdlValueInt@@0 to ops
            UPD HdlOp@@SUB to SUB
                INS list@@ops to SUB
                INS HdlValueInt@@1 to ops

UPD HdlStmIf@@body to body
    UPD HdlValueId@@puc to puc_rst

UPD HdlStmProcess@@ to 
    UPD HdlOp@@RISING to RISING
        UPD HdlValueId@@puc to puc_rst


CommitId: 7c253ff535a74a601fef5ff494f81df6e4d66460
Re-organized the "openMSP430_defines.v" file.
--- a/core/rtl/verilog/periph/template_periph_16b.v
+++ b/core/rtl/verilog/periph/template_periph_16b.v
@@ -132,8 +142,8 @@ reg  [15:0] cntrl2;
 
 wire        cntrl2_wr = reg_wr[CNTRL2];
 
-always @ (posedge mclk or posedge puc)
-  if (puc)            cntrl2 <=  16'h0000;
+always @ (posedge mclk or posedge puc_rst)
+  if (puc_rst)        cntrl2 <=  16'h0000;
   else if (cntrl2_wr) cntrl2 <=  per_din;
 
    

ParseResult:
UPD HdlStmIf@@body to body
    UPD HdlValueId@@puc to puc_rst

UPD HdlStmProcess@@ to 
    UPD HdlOp@@RISING to RISING
        UPD HdlValueId@@puc to puc_rst

UPD HdlIdDef@@reg_wr to reg_wr
    UPD HdlOp@@PARAMETRIZATION to PARAMETRIZATION
        UPD HdlOp@@DOWNTO to DOWNTO
            INS HdlOp@@SUB to ops
            UPD HdlOp@@SUB to SUB
                INS list@@ops to SUB
                INS HdlValueId@@DEC_SZ to ops
    UPD HdlOp@@AND to AND
        UPD HdlOp@@REPL_CONCAT to REPL_CONCAT
            INS HdlValueId@@DEC_SZ to ops


CommitId: 7c253ff535a74a601fef5ff494f81df6e4d66460
Re-organized the "openMSP430_defines.v" file.
--- a/core/rtl/verilog/periph/template_periph_16b.v
+++ b/core/rtl/verilog/periph/template_periph_16b.v
@@ -143,8 +153,8 @@ reg  [15:0] cntrl3;
 
 wire        cntrl3_wr = reg_wr[CNTRL3];
 
-always @ (posedge mclk or posedge puc)
-  if (puc)            cntrl3 <=  16'h0000;
+always @ (posedge mclk or posedge puc_rst)
+  if (puc_rst)        cntrl3 <=  16'h0000;
   else if (cntrl3_wr) cntrl3 <=  per_din;
 
    

ParseResult:
UPD HdlStmIf@@body to body
    UPD HdlValueId@@puc to puc_rst

UPD HdlStmProcess@@ to 
    UPD HdlOp@@RISING to RISING
        UPD HdlValueId@@puc to puc_rst


CommitId: 7c253ff535a74a601fef5ff494f81df6e4d66460
Re-organized the "openMSP430_defines.v" file.
--- a/core/rtl/verilog/periph/template_periph_16b.v
+++ b/core/rtl/verilog/periph/template_periph_16b.v
@@ -154,8 +164,8 @@ reg  [15:0] cntrl4;
 
 wire        cntrl4_wr = reg_wr[CNTRL4];
 
-always @ (posedge mclk or posedge puc)
-  if (puc)            cntrl4 <=  16'h0000;
+always @ (posedge mclk or posedge puc_rst)
+  if (puc_rst)        cntrl4 <=  16'h0000;
   else if (cntrl4_wr) cntrl4 <=  per_din;
 
 
ParseResult:
UPD HdlStmIf@@body to body
    UPD HdlValueId@@puc to puc_rst

UPD HdlStmProcess@@ to 
    UPD HdlOp@@RISING to RISING
        UPD HdlValueId@@puc to puc_rst


CommitId: 7c253ff535a74a601fef5ff494f81df6e4d66460
Re-organized the "openMSP430_defines.v" file.
--- a/fpga/actel_m1a3pl_dev_kit/rtl/verilog/openmsp430/omsp_multiplier.v
+++ b/fpga/actel_m1a3pl_dev_kit/rtl/verilog/openmsp430/omsp_multiplier.v
@@ -52,7 +52,7 @@ module  omsp_multiplier (
     per_din,                        // Peripheral data input
     per_en,                         // Peripheral enable (high active)
     per_we,                         // Peripheral write enable (high active)
-    puc                             // Main system reset
+    puc_rst                         // Main system reset
 );
 
 // OUTPUTs

ParseResult:
UPD HdlStmIf@@body to body
    UPD HdlValueId@@puc to puc_rst

UPD HdlStmIf@@body to body
    UPD HdlValueId@@puc to puc_rst

UPD HdlStmProcess@@ to 
    UPD HdlOp@@RISING to RISING
        UPD HdlValueId@@puc to puc_rst

UPD HdlStmProcess@@ to 
    UPD HdlOp@@RISING to RISING
        UPD HdlValueId@@puc to puc_rst


CommitId: 7c253ff535a74a601fef5ff494f81df6e4d66460
Re-organized the "openMSP430_defines.v" file.
--- a/fpga/actel_m1a3pl_dev_kit/rtl/verilog/openmsp430/omsp_multiplier.v
+++ b/fpga/actel_m1a3pl_dev_kit/rtl/verilog/openmsp430/omsp_multiplier.v
@@ -105,28 +114,29 @@ wire  early_read;
 // 2)  REGISTER DECODER
 //============================================================================
 
-// Register address decode
-reg  [511:0]  reg_dec; 
-always @(per_addr)
-  case ({per_addr,1'b0})
-    OP1_MPY  :  reg_dec  =  OP1_MPY_D;
-    OP1_MPYS :  reg_dec  =  OP1_MPYS_D;
-    OP1_MAC  :  reg_dec  =  OP1_MAC_D;
-    OP1_MACS :  reg_dec  =  OP1_MACS_D;
-    OP2      :  reg_dec  =  OP2_D;
-    RESLO    :  reg_dec  =  RESLO_D;
-    RESHI    :  reg_dec  =  RESHI_D;
-    SUMEXT   :  reg_dec  =  SUMEXT_D;
-    default  :  reg_dec  =  {512{1'b0}};
-  endcase
+// Local register selection
+wire              reg_sel   =  per_en & (per_addr[13:DEC_WD-1]==BASE_ADDR[14:DEC_WD]);
 
+// Register local address
+wire [DEC_WD-1:0] reg_addr  =  {per_addr[DEC_WD-2:0], 1'b0};
+
+// Register address decode
+wire [DEC_SZ-1:0] reg_dec   =  (OP1_MPY_D   &  {DEC_SZ{(reg_addr == OP1_MPY  )}})  |
+                               (OP1_MPYS_D  &  {DEC_SZ{(reg_addr == OP1_MPYS )}})  |
+                               (OP1_MAC_D   &  {DEC_SZ{(reg_addr == OP1_MAC  )}})  |
+                               (OP1_MACS_D  &  {DEC_SZ{(reg_addr == OP1_MACS )}})  |
+                               (OP2_D       &  {DEC_SZ{(reg_addr == OP2      )}})  |
+                               (RESLO_D     &  {DEC_SZ{(reg_addr == RESLO    )}})  |
+                               (RESHI_D     &  {DEC_SZ{(reg_addr == RESHI    )}})  |
+                               (SUMEXT_D    &  {DEC_SZ{(reg_addr == SUMEXT   )}});
+		   
 // Read/Write probes
-wire         reg_write =  |per_we & per_en;
-wire         reg_read  = ~|per_we & per_en;
+wire              reg_write =  |per_we & reg_sel;
+wire              reg_read  = ~|per_we & reg_sel;
 
 // Read/Write vectors
-wire [511:0] reg_wr    = reg_dec & {512{reg_write}};
-wire [511:0] reg_rd    = reg_dec & {512{reg_read}};
+wire [DEC_SZ-1:0] reg_wr    = reg_dec & {DEC_SZ{reg_write}};
+wire [DEC_SZ-1:0] reg_rd    = reg_dec & {DEC_SZ{reg_read}};
 
 
 //============================================================================

ParseResult:
UPD HdlStmIf@@body to body
    UPD HdlValueId@@puc to puc_rst

UPD HdlStmProcess@@ to 
    UPD HdlOp@@RISING to RISING
        UPD HdlValueId@@puc to puc_rst


CommitId: 7c253ff535a74a601fef5ff494f81df6e4d66460
Re-organized the "openMSP430_defines.v" file.
--- a/fpga/actel_m1a3pl_dev_kit/rtl/verilog/openmsp430/omsp_multiplier.v
+++ b/fpga/actel_m1a3pl_dev_kit/rtl/verilog/openmsp430/omsp_multiplier.v
@@ -240,15 +250,15 @@ wire [15:0] per_dout   = op1_mux    |
 
 // Detect signed mode
 reg sign_sel;
-always @ (posedge mclk or posedge puc)
-  if (puc)         sign_sel <=  1'b0;
+always @ (posedge mclk or posedge puc_rst)
+  if (puc_rst)     sign_sel <=  1'b0;
   else if (op1_wr) sign_sel <=  reg_wr[OP1_MPYS] | reg_wr[OP1_MACS];
 
 
 // Detect accumulate mode
 reg acc_sel;
-always @ (posedge mclk or posedge puc)
-  if (puc)         acc_sel  <=  1'b0;
+always @ (posedge mclk or posedge puc_rst)
+  if (puc_rst)     acc_sel  <=  1'b0;
   else if (op1_wr) acc_sel  <=  reg_wr[OP1_MAC]  | reg_wr[OP1_MACS];
 
 

ParseResult:
UPD HdlIdDef@@puc to puc_rst

UPD HdlIdDef@@per_addr to per_addr
    UPD HdlOp@@PARAMETRIZATION to PARAMETRIZATION
        UPD HdlOp@@DOWNTO to DOWNTO
            UPD HdlValueInt@@7 to 13


CommitId: 7c253ff535a74a601fef5ff494f81df6e4d66460
Re-organized the "openMSP430_defines.v" file.
--- a/core/rtl/verilog/omsp_frontend.v
+++ b/core/rtl/verilog/omsp_frontend.v
@@ -80,7 +80,7 @@ module  omsp_frontend (
     nmi_evt,                       // Non-maskable interrupt event
     pc_sw,                         // Program counter software value
     pc_sw_wr,                      // Program counter software write
-    puc,                           // Main system reset
+    puc_rst,                       // Main system reset
     wdt_irq                        // Watchdog-timer interrupt
 );
 

ParseResult:
UPD HdlStmIf@@body to body
    UPD HdlValueId@@puc to puc_rst

UPD HdlStmIf@@body to body
    UPD HdlValueId@@puc to puc_rst

UPD HdlStmProcess@@ to 
    UPD HdlOp@@RISING to RISING
        UPD HdlValueId@@puc to puc_rst

UPD HdlStmProcess@@ to 
    UPD HdlOp@@RISING to RISING
        UPD HdlValueId@@puc to puc_rst


CommitId: 7c253ff535a74a601fef5ff494f81df6e4d66460
Re-organized the "openMSP430_defines.v" file.
--- a/core/rtl/verilog/omsp_frontend.v
+++ b/core/rtl/verilog/omsp_frontend.v
@@ -167,20 +202,12 @@ wire       is_const;
 reg [15:0] sconst_nxt;
 reg  [3:0] e_state_nxt;
 	   
-// State machine definitons
-parameter I_IRQ_FETCH = 3'h0;
-parameter I_IRQ_DONE  = 3'h1;
-parameter I_DEC       = 3'h2; // New instruction ready for decode
-parameter I_EXT1      = 3'h3; // 1st Extension word
-parameter I_EXT2      = 3'h4; // 2nd Extension word
-parameter I_IDLE      = 3'h5; // CPU is in IDLE mode
-
 // CPU on/off through the debug interface or cpu_en port
 wire   cpu_halt_cmd = dbg_halt_cmd | ~cpu_en_s;
    
 // States Transitions
-always @(i_state   or inst_sz    or inst_sz_nxt or pc_sw_wr     or exec_done or
-         exec_done or irq_detect or cpuoff      or cpu_halt_cmd or e_state)
+always @(i_state    or inst_sz  or inst_sz_nxt  or pc_sw_wr or exec_done or
+         irq_detect or cpuoff   or cpu_halt_cmd or e_state)
     case(i_state)
       I_IDLE     : i_state_nxt = (irq_detect & ~cpu_halt_cmd) ? I_IRQ_FETCH :
                                  (~cpuoff    & ~cpu_halt_cmd) ? I_DEC       : I_IDLE;

ParseResult:
UPD HdlIdDef@@puc to puc_rst

UPD HdlStmIf@@body to body
    UPD HdlValueId@@puc to puc_rst

UPD HdlStmIf@@body to body
    UPD HdlValueId@@puc to puc_rst

UPD HdlStmIf@@body to body
    UPD HdlValueId@@puc to puc_rst

UPD HdlStmIf@@body to body
    UPD HdlValueId@@puc to puc_rst
    UPD HdlOp@@EQ to EQ
        DEL HdlValueInt@@c from ops

UPD HdlStmProcess@@ to 
    UPD HdlOp@@RISING to RISING
        UPD HdlValueId@@puc to puc_rst

UPD HdlStmProcess@@ to 
    UPD HdlOp@@RISING to RISING
        UPD HdlValueId@@puc to puc_rst

UPD HdlStmProcess@@ to 
    UPD HdlOp@@RISING to RISING
        UPD HdlValueId@@puc to puc_rst

UPD HdlStmProcess@@ to 
    UPD HdlOp@@RISING to RISING
        UPD HdlValueId@@puc to puc_rst

UPD HdlIdDef@@decode_noirq to decode_noirq
    UPD HdlOp@@AND to AND
        UPD HdlOp@@OR to OR
            UPD HdlOp@@EQ to EQ
                DEL HdlValueInt@@d from ops

UPD HdlIdDef@@exec_done to exec_done
    UPD HdlOp@@TERNARY to TERNARY
        UPD HdlOp@@EQ to EQ
            DEL HdlValueInt@@c from ops
        UPD HdlOp@@TERNARY to TERNARY
            UPD HdlOp@@EQ to EQ
                DEL HdlValueInt@@a from ops
            UPD HdlOp@@TERNARY to TERNARY
                UPD HdlOp@@EQ to EQ
                    DEL HdlValueInt@@7 from ops
                UPD HdlOp@@EQ to EQ
                    DEL HdlValueInt@@b from ops


CommitId: 7c253ff535a74a601fef5ff494f81df6e4d66460
Re-organized the "openMSP430_defines.v" file.
--- a/core/rtl/verilog/omsp_frontend.v
+++ b/core/rtl/verilog/omsp_frontend.v
@@ -188,9 +215,9 @@ always @(i_state   or inst_sz    or inst_sz_nxt or pc_sw_wr     or exec_done or
       I_IRQ_DONE : i_state_nxt =  I_DEC;
       I_DEC      : i_state_nxt =  irq_detect                  ? I_IRQ_FETCH :
                           (cpuoff | cpu_halt_cmd) & exec_done ? I_IDLE      :
-                            cpu_halt_cmd & (e_state==`E_IDLE) ? I_IDLE      :
+                            cpu_halt_cmd & (e_state==E_IDLE)  ? I_IDLE      :
                                   pc_sw_wr                    ? I_DEC       :
-		             ~exec_done & ~(e_state==`E_IDLE) ? I_DEC       :        // Wait in decode state
+		             ~exec_done & ~(e_state==E_IDLE)  ? I_DEC       :        // Wait in decode state
                                   (inst_sz_nxt!=2'b00)        ? I_EXT1      : I_DEC; // until execution is completed
       I_EXT1     : i_state_nxt =  irq_detect                  ? I_IRQ_FETCH :
                                   pc_sw_wr                    ? I_DEC       : 

ParseResult:
UPD HdlIdDef@@e_first_state to e_first_state
    MOV HdlOp@@PARAMETRIZATION to e_first_state
    HdlOp: PARAMETRIZATION
        list: ops
            HdlValueId: wire
            HdlOp: DOWNTO
                list: ops
                    HdlValueInt: 3
                    HdlValueInt: 0
    UPD HdlOp@@TERNARY to TERNARY
        MOV HdlOp@@AND to ops
        HdlOp: AND
            list: ops
                HdlOp: NEG
                    list: ops
                        HdlValueId: dbg_halt_st
                HdlOp: INDEX
                    list: ops
                        HdlValueId: inst_so_nxt
                        HdlValueInt: 7
        UPD HdlOp@@TERNARY to TERNARY
            MOV HdlOp@@OR to ops
            HdlOp: OR
                list: ops
                    HdlValueId: cpu_halt_cmd
                    HdlOp: EQ
                        list: ops
                            HdlValueId: i_state
                            HdlValueId: I_IDLE
            DEL HdlValueInt@@d from ops
            DEL HdlOp@@TERNARY from ops
            HdlOp: TERNARY
                list: ops
                    HdlValueId: cpuoff
                    HdlValueInt: d
                    HdlOp: TERNARY
                        list: ops
                            HdlValueId: src_acalc_pre
                            HdlValueInt: 5
                            HdlOp: TERNARY
                                list: ops
                                    HdlValueId: src_rd_pre
                                    HdlValueInt: 6
                                    HdlOp: TERNARY
                                        list: ops
                                            HdlValueId: dst_acalc_pre
                                            HdlValueInt: 8
                                            HdlOp: TERNARY
                                                list: ops
                                                    HdlValueId: dst_rd_pre
                                                    HdlValueInt: 9
                                                    HdlValueInt: b
            DEL list@@ops from TERNARY
        DEL HdlValueInt@@0 from ops
        DEL HdlOp@@TERNARY from ops
        DEL list@@ops from TERNARY
    DEL HdlOp@@TERNARY from e_first_state
    DEL HdlDirection@@INTERNAL from e_first_state

UPD HdlStmProcess@@ to 
    MOV list@@sensitivity to 
    list: sensitivity
        HdlValueId: e_state
        HdlValueId: dst_acalc
        HdlValueId: dst_rd
        HdlValueId: inst_sext_rdy
        HdlValueId: inst_dext_rdy
        HdlValueId: exec_dext_rdy
        HdlValueId: exec_jmp
        HdlValueId: exec_dst_wr
        HdlValueId: e_first_state
        HdlValueId: exec_src_wr

UPD HdlStmIf@@body to body
    UPD HdlValueId@@puc to puc_rst
    UPD HdlOp@@EQ to EQ
        DEL HdlValueInt@@9 from ops
    UPD HdlOp@@EQ to EQ
        DEL HdlValueInt@@a from ops

UPD HdlStmIf@@body to body
    UPD HdlValueId@@puc to puc_rst
    UPD HdlOp@@AND to AND
        UPD HdlOp@@EQ to EQ
            DEL HdlValueInt@@6 from ops
    UPD HdlOp@@OR_LOG to OR_LOG
        UPD HdlOp@@EQ to EQ
            DEL HdlValueInt@@7 from ops
        UPD HdlOp@@EQ to EQ
            DEL HdlValueInt@@a from ops

UPD HdlStmIf@@body to body
    UPD HdlValueId@@puc to puc_rst
    UPD HdlOp@@EQ to EQ
        DEL HdlValueInt@@9 from ops

UPD HdlStmCase@@e_state to e_state
    MOV tuple@@ to cases
    tuple
        HdlValueInt: d
        HdlOp: ASSIGN
            list: ops
                HdlValueId: e_state_nxt
                HdlValueId: e_first_state
    MOV tuple@@ to cases
    tuple
        HdlValueInt: 8
        HdlOp: ASSIGN
            list: ops
                HdlValueId: e_state_nxt
                HdlOp: TERNARY
                    list: ops
                        HdlOp: OR
                            list: ops
                                HdlValueId: inst_dext_rdy
                                HdlValueId: exec_dext_rdy
                        HdlValueInt: 9
                        HdlValueInt: 8
    MOV tuple@@ to cases
    tuple
        HdlValueInt: c
        HdlOp: ASSIGN
            list: ops
                HdlValueId: e_state_nxt
                HdlValueId: e_first_state
    MOV tuple@@ to cases
    tuple
        HdlValueInt: 7
        HdlOp: ASSIGN
            list: ops
                HdlValueId: e_state_nxt
                HdlValueId: e_first_state
    DEL HdlValueInt@@d from 
    DEL HdlValueInt@@8 from 
    UPD HdlOp@@ASSIGN to ASSIGN
        UPD HdlOp@@TERNARY to TERNARY
            DEL HdlValueInt@@9 from ops
            DEL HdlValueInt@@8 from ops
    DEL HdlValueInt@@c from 
    DEL HdlValueInt@@7 from 
    DEL HdlStmCaseType@@CASE from e_state
    DEL HdlValueId@@e_state from e_state
    DEL tuple@@ from cases
    tuple
        HdlValueInt: 0
        HdlOp: ASSIGN
            list: ops
                HdlValueId: e_state_nxt
                HdlValueInt: 1
    DEL tuple@@ from cases
    tuple
        HdlValueInt: 1
        HdlOp: ASSIGN
            list: ops
                HdlValueId: e_state_nxt
                HdlValueInt: 2
    DEL tuple@@ from cases
    tuple
        HdlValueInt: 2
        HdlOp: ASSIGN
            list: ops
                HdlValueId: e_state_nxt
                HdlValueInt: 3
    DEL tuple@@ from cases
    tuple
        HdlValueInt: 3
        HdlOp: ASSIGN
            list: ops
                HdlValueId: e_state_nxt
                HdlValueInt: 4
    DEL tuple@@ from cases
    tuple
        HdlValueInt: 4
        HdlOp: ASSIGN
            list: ops
                HdlValueId: e_state_nxt
                HdlValueInt: b
    DEL tuple@@ from cases
    tuple
        HdlValueInt: 5
        HdlOp: ASSIGN
            list: ops
                HdlValueId: e_state_nxt
                HdlOp: TERNARY
                    list: ops
                        HdlValueId: inst_sext_rdy
                        HdlValueInt: 6
                        HdlValueInt: 5
    DEL tuple@@ from cases
    tuple
        HdlValueInt: 6
        HdlOp: ASSIGN
            list: ops
                HdlValueId: e_state_nxt
                HdlOp: TERNARY
                    list: ops
                        HdlValueId: dst_acalc
                        HdlValueInt: 8
                        HdlOp: TERNARY
                            list: ops
                                HdlValueId: dst_rd
                                HdlValueInt: 9
                                HdlValueInt: b
    DEL tuple@@ from cases
    tuple
        HdlValueInt: 9
        HdlOp: ASSIGN
            list: ops
                HdlValueId: e_state_nxt
                HdlValueInt: b
    DEL tuple@@ from cases
    tuple
        HdlValueInt: b
        HdlOp: ASSIGN
            list: ops
                HdlValueId: e_state_nxt
                HdlOp: TERNARY
                    list: ops
                        HdlValueId: exec_dst_wr
                        HdlValueInt: a
                        HdlOp: TERNARY
                            list: ops
                                HdlValueId: exec_jmp
                                HdlValueInt: c
                                HdlOp: TERNARY
                                    list: ops
                                        HdlValueId: exec_src_wr
                                        HdlValueInt: 7
                                        HdlValueId: e_first_state
    DEL tuple@@ from cases
    tuple
        HdlValueInt: a
        HdlOp: ASSIGN
            list: ops
                HdlValueId: e_state_nxt
                HdlOp: TERNARY
                    list: ops
                        HdlValueId: exec_jmp
                        HdlValueInt: c
                        HdlValueId: e_first_state
    DEL list@@cases from e_state
    DEL HdlOp@@ASSIGN from e_state
    HdlOp: ASSIGN
        list: ops
            HdlValueId: e_state_nxt
            HdlValueInt: 0

UPD HdlStmProcess@@ to 
    UPD HdlOp@@RISING to RISING
        UPD HdlValueId@@puc to puc_rst

UPD HdlStmProcess@@ to 
    UPD HdlOp@@RISING to RISING
        UPD HdlValueId@@puc to puc_rst

UPD HdlStmProcess@@ to 
    UPD HdlOp@@RISING to RISING
        UPD HdlValueId@@puc to puc_rst

DEL HdlIdDef@@e_first_state from objs

DEL HdlStmCase@@e_state from 

DEL HdlStmProcess@@ from objs


CommitId: 7c253ff535a74a601fef5ff494f81df6e4d66460
Re-organized the "openMSP430_defines.v" file.
--- a/core/rtl/verilog/omsp_frontend.v
+++ b/core/rtl/verilog/omsp_frontend.v
@@ -200,38 +227,38 @@ always @(i_state   or inst_sz    or inst_sz_nxt or pc_sw_wr     or exec_done or
     endcase
 
 // State machine
-always @(posedge mclk or posedge puc)
-  if (puc) i_state  <= I_IRQ_FETCH;
-  else     i_state  <= i_state_nxt;
+always @(posedge mclk or posedge puc_rst)
+  if (puc_rst) i_state  <= I_IRQ_FETCH;
+  else         i_state  <= i_state_nxt;
 
 // Utility signals
-wire   decode_noirq =  ((i_state==I_DEC) &  (exec_done | (e_state==`E_IDLE)));
+wire   decode_noirq =  ((i_state==I_DEC) &  (exec_done | (e_state==E_IDLE)));
 wire   decode       =  decode_noirq | irq_detect;
-wire   fetch        = ~((i_state==I_DEC) & ~(exec_done | (e_state==`E_IDLE))) & ~(e_state_nxt==`E_IDLE);
+wire   fetch        = ~((i_state==I_DEC) & ~(exec_done | (e_state==E_IDLE))) & ~(e_state_nxt==E_IDLE);
 
 // Debug interface cpu status
 reg    dbg_halt_st;
-always @(posedge mclk or posedge puc)
-  if (puc)  dbg_halt_st <= 1'b0;
-  else      dbg_halt_st <= cpu_halt_cmd & (i_state_nxt==I_IDLE);
+always @(posedge mclk or posedge puc_rst)
+  if (puc_rst)  dbg_halt_st <= 1'b0;
+  else          dbg_halt_st <= cpu_halt_cmd & (i_state_nxt==I_IDLE);
 
 
 //=============================================================================
-// 2)  INTERRUPT HANDLING
+// 4)  INTERRUPT HANDLING
 //=============================================================================
 
 // Detect nmi interrupt
 reg         inst_nmi;
-always @(posedge mclk or posedge puc)
-  if (puc)                      inst_nmi <= 1'b0;
+always @(posedge mclk or posedge puc_rst)
+  if (puc_rst)                  inst_nmi <= 1'b0;
   else if (nmi_evt)             inst_nmi <= 1'b1;
   else if (i_state==I_IRQ_DONE) inst_nmi <= 1'b0;
 
 
 // Detect reset interrupt
 reg         inst_irq_rst;
-always @(posedge mclk or posedge puc)
-  if (puc)                      inst_irq_rst <= 1'b1;
+always @(posedge mclk or posedge puc_rst)
+  if (puc_rst)                  inst_irq_rst <= 1'b1;
   else if (exec_done)           inst_irq_rst <= 1'b0;
 
 //  Detect other interrupts

ParseResult:
INS HdlStmProcess@@ to objs

UPD HdlIdDef@@e_first_state to e_first_state
    INS HdlOp@@TERNARY to e_first_state
    INS HdlDirection@@INTERNAL to e_first_state
    UPD HdlOp@@TERNARY to TERNARY
        INS list@@ops to TERNARY
        INS HdlValueId@@E_IRQ_0 to ops
        INS HdlOp@@TERNARY to ops
        UPD HdlOp@@TERNARY to TERNARY
            INS list@@ops to TERNARY
            INS HdlValueId@@E_IDLE to ops
            INS HdlOp@@TERNARY to ops
            HdlOp: TERNARY
                list: ops
                    HdlValueId: cpuoff
                    HdlValueId: E_IDLE
                    HdlOp: TERNARY
                        list: ops
                            HdlValueId: src_acalc_pre
                            HdlValueId: E_SRC_AD
                            HdlOp: TERNARY
                                list: ops
                                    HdlValueId: src_rd_pre
                                    HdlValueId: E_SRC_RD
                                    HdlOp: TERNARY
                                        list: ops
                                            HdlValueId: dst_acalc_pre
                                            HdlValueId: E_DST_AD
                                            HdlOp: TERNARY
                                                list: ops
                                                    HdlValueId: dst_rd_pre
                                                    HdlValueId: E_DST_RD
                                                    HdlValueId: E_EXEC

UPD HdlStmProcess@@ to 
    MOV list@@sensitivity to 
    list: sensitivity
        HdlValueId: e_state
        HdlValueId: dst_acalc
        HdlValueId: dst_rd
        HdlValueId: inst_sext_rdy
        HdlValueId: inst_dext_rdy
        HdlValueId: exec_dext_rdy
        HdlValueId: exec_jmp
        HdlValueId: exec_dst_wr
        HdlValueId: e_first_state
        HdlValueId: exec_src_wr

INS HdlStmCase@@e_state to 

UPD HdlStmCase@@e_state to e_state
    INS HdlStmCaseType@@CASE to e_state
    INS HdlValueId@@e_state to e_state
    INS list@@cases to e_state
    INS HdlOp@@ASSIGN to e_state
    HdlOp: ASSIGN
        list: ops
            HdlValueId: e_state_nxt
            HdlValueId: E_IRQ_0
    INS tuple@@ to cases
    tuple
        HdlValueId: E_IRQ_0
        HdlOp: ASSIGN
            list: ops
                HdlValueId: e_state_nxt
                HdlValueId: E_IRQ_1
    INS tuple@@ to cases
    tuple
        HdlValueId: E_IRQ_1
        HdlOp: ASSIGN
            list: ops
                HdlValueId: e_state_nxt
                HdlValueId: E_IRQ_2
    INS tuple@@ to cases
    tuple
        HdlValueId: E_IRQ_2
        HdlOp: ASSIGN
            list: ops
                HdlValueId: e_state_nxt
                HdlValueId: E_IRQ_3
    INS tuple@@ to cases
    tuple
        HdlValueId: E_IRQ_3
        HdlOp: ASSIGN
            list: ops
                HdlValueId: e_state_nxt
                HdlValueId: E_IRQ_4
    INS tuple@@ to cases
    tuple
        HdlValueId: E_IRQ_4
        HdlOp: ASSIGN
            list: ops
                HdlValueId: e_state_nxt
                HdlValueId: E_EXEC
    INS tuple@@ to cases
    tuple
        HdlValueId: E_SRC_AD
        HdlOp: ASSIGN
            list: ops
                HdlValueId: e_state_nxt
                HdlOp: TERNARY
                    list: ops
                        HdlValueId: inst_sext_rdy
                        HdlValueId: E_SRC_RD
                        HdlValueId: E_SRC_AD
    INS tuple@@ to cases
    tuple
        HdlValueId: E_SRC_RD
        HdlOp: ASSIGN
            list: ops
                HdlValueId: e_state_nxt
                HdlOp: TERNARY
                    list: ops
                        HdlValueId: dst_acalc
                        HdlValueId: E_DST_AD
                        HdlOp: TERNARY
                            list: ops
                                HdlValueId: dst_rd
                                HdlValueId: E_DST_RD
                                HdlValueId: E_EXEC
    INS tuple@@ to cases
    tuple
        HdlValueId: E_DST_RD
        HdlOp: ASSIGN
            list: ops
                HdlValueId: e_state_nxt
                HdlValueId: E_EXEC
    INS tuple@@ to cases
    tuple
        HdlValueId: E_EXEC
        HdlOp: ASSIGN
            list: ops
                HdlValueId: e_state_nxt
                HdlOp: TERNARY
                    list: ops
                        HdlValueId: exec_dst_wr
                        HdlValueId: E_DST_WR
                        HdlOp: TERNARY
                            list: ops
                                HdlValueId: exec_jmp
                                HdlValueId: E_JUMP
                                HdlOp: TERNARY
                                    list: ops
                                        HdlValueId: exec_src_wr
                                        HdlValueId: E_SRC_WR
                                        HdlValueId: e_first_state
    INS tuple@@ to cases
    tuple
        HdlValueId: E_DST_WR
        HdlOp: ASSIGN
            list: ops
                HdlValueId: e_state_nxt
                HdlOp: TERNARY
                    list: ops
                        HdlValueId: exec_jmp
                        HdlValueId: E_JUMP
                        HdlValueId: e_first_state
    INS HdlValueId@@E_IDLE to 
    INS HdlValueId@@E_DST_AD to 
    INS HdlValueId@@E_JUMP to 
    INS HdlValueId@@E_SRC_WR to 
    UPD HdlOp@@ASSIGN to ASSIGN
        UPD HdlOp@@TERNARY to TERNARY
            INS HdlValueId@@E_DST_RD to ops
            INS HdlValueId@@E_DST_AD to ops

UPD HdlStmIf@@body to body
    UPD HdlValueId@@puc to puc_rst

UPD HdlStmCase@@e_state to e_state
    MOV tuple@@ to cases
    tuple
        HdlValueInt: d
        HdlOp: ASSIGN
            list: ops
                HdlValueId: e_state_nxt
                HdlValueId: e_first_state
    MOV tuple@@ to cases
    tuple
        HdlValueInt: 8
        HdlOp: ASSIGN
            list: ops
                HdlValueId: e_state_nxt
                HdlOp: TERNARY
                    list: ops
                        HdlOp: OR
                            list: ops
                                HdlValueId: inst_dext_rdy
                                HdlValueId: exec_dext_rdy
                        HdlValueInt: 9
                        HdlValueInt: 8
    MOV tuple@@ to cases
    tuple
        HdlValueInt: c
        HdlOp: ASSIGN
            list: ops
                HdlValueId: e_state_nxt
                HdlValueId: e_first_state
    MOV tuple@@ to cases
    tuple
        HdlValueInt: 7
        HdlOp: ASSIGN
            list: ops
                HdlValueId: e_state_nxt
                HdlValueId: e_first_state
    DEL HdlValueInt@@d from 
    DEL HdlValueInt@@8 from 
    UPD HdlOp@@ASSIGN to ASSIGN
        UPD HdlOp@@TERNARY to TERNARY
            DEL HdlValueInt@@9 from ops
            DEL HdlValueInt@@8 from ops
    DEL HdlValueInt@@c from 
    DEL HdlValueInt@@7 from 
    DEL HdlStmCaseType@@CASE from e_state
    DEL HdlValueId@@e_state from e_state
    DEL tuple@@ from cases
    tuple
        HdlValueInt: 0
        HdlOp: ASSIGN
            list: ops
                HdlValueId: e_state_nxt
                HdlValueInt: 1
    DEL tuple@@ from cases
    tuple
        HdlValueInt: 1
        HdlOp: ASSIGN
            list: ops
                HdlValueId: e_state_nxt
                HdlValueInt: 2
    DEL tuple@@ from cases
    tuple
        HdlValueInt: 2
        HdlOp: ASSIGN
            list: ops
                HdlValueId: e_state_nxt
                HdlValueInt: 3
    DEL tuple@@ from cases
    tuple
        HdlValueInt: 3
        HdlOp: ASSIGN
            list: ops
                HdlValueId: e_state_nxt
                HdlValueInt: 4
    DEL tuple@@ from cases
    tuple
        HdlValueInt: 4
        HdlOp: ASSIGN
            list: ops
                HdlValueId: e_state_nxt
                HdlValueInt: b
    DEL tuple@@ from cases
    tuple
        HdlValueInt: 5
        HdlOp: ASSIGN
            list: ops
                HdlValueId: e_state_nxt
                HdlOp: TERNARY
                    list: ops
                        HdlValueId: inst_sext_rdy
                        HdlValueInt: 6
                        HdlValueInt: 5
    DEL tuple@@ from cases
    tuple
        HdlValueInt: 6
        HdlOp: ASSIGN
            list: ops
                HdlValueId: e_state_nxt
                HdlOp: TERNARY
                    list: ops
                        HdlValueId: dst_acalc
                        HdlValueInt: 8
                        HdlOp: TERNARY
                            list: ops
                                HdlValueId: dst_rd
                                HdlValueInt: 9
                                HdlValueInt: b
    DEL tuple@@ from cases
    tuple
        HdlValueInt: 9
        HdlOp: ASSIGN
            list: ops
                HdlValueId: e_state_nxt
                HdlValueInt: b
    DEL tuple@@ from cases
    tuple
        HdlValueInt: b
        HdlOp: ASSIGN
            list: ops
                HdlValueId: e_state_nxt
                HdlOp: TERNARY
                    list: ops
                        HdlValueId: exec_dst_wr
                        HdlValueInt: a
                        HdlOp: TERNARY
                            list: ops
                                HdlValueId: exec_jmp
                                HdlValueInt: c
                                HdlOp: TERNARY
                                    list: ops
                                        HdlValueId: exec_src_wr
                                        HdlValueInt: 7
                                        HdlValueId: e_first_state
    DEL tuple@@ from cases
    tuple
        HdlValueInt: a
        HdlOp: ASSIGN
            list: ops
                HdlValueId: e_state_nxt
                HdlOp: TERNARY
                    list: ops
                        HdlValueId: exec_jmp
                        HdlValueInt: c
                        HdlValueId: e_first_state
    DEL list@@cases from e_state
    DEL HdlOp@@ASSIGN from e_state
    HdlOp: ASSIGN
        list: ops
            HdlValueId: e_state_nxt
            HdlValueInt: 0

UPD HdlStmProcess@@ to 
    UPD HdlOp@@RISING to RISING
        UPD HdlValueId@@puc to puc_rst

UPD HdlIdDef@@exec_done to exec_done
    UPD HdlOp@@TERNARY to TERNARY
        UPD HdlOp@@EQ to EQ
            INS HdlValueId@@E_JUMP to ops
        UPD HdlOp@@TERNARY to TERNARY
            UPD HdlOp@@EQ to EQ
                INS HdlValueId@@E_DST_WR to ops
            UPD HdlOp@@TERNARY to TERNARY
                UPD HdlOp@@EQ to EQ
                    INS HdlValueId@@E_SRC_WR to ops
                UPD HdlOp@@EQ to EQ
                    INS HdlValueId@@E_EXEC to ops

UPD HdlStmIf@@body to body
    UPD HdlOp@@EQ to EQ
        INS HdlValueId@@E_JUMP to ops

UPD HdlStmIf@@body to body
    UPD HdlOp@@EQ to EQ
        INS HdlValueId@@E_DST_RD to ops
    UPD HdlOp@@EQ to EQ
        INS HdlValueId@@E_DST_WR to ops

UPD HdlStmIf@@body to body
    UPD HdlOp@@EQ to EQ
        INS HdlValueId@@E_DST_RD to ops

UPD HdlIdDef@@decode_noirq to decode_noirq
    UPD HdlOp@@AND to AND
        UPD HdlOp@@OR to OR
            UPD HdlOp@@EQ to EQ
                INS HdlValueId@@E_IDLE to ops

UPD HdlStmIf@@body to body
    UPD HdlOp@@AND to AND
        UPD HdlOp@@EQ to EQ
            INS HdlValueId@@E_SRC_RD to ops
    UPD HdlOp@@OR_LOG to OR_LOG
        UPD HdlOp@@EQ to EQ
            INS HdlValueId@@E_SRC_WR to ops
        UPD HdlOp@@EQ to EQ
            INS HdlValueId@@E_DST_WR to ops

DEL HdlStmCase@@e_state from 

DEL HdlStmProcess@@ from objs

UPD HdlStmAssign@@if_true to if_true
    DEL HdlValueInt@@1 from if_true


CommitId: 7c253ff535a74a601fef5ff494f81df6e4d66460
Re-organized the "openMSP430_defines.v" file.
--- a/core/rtl/verilog/omsp_frontend.v
+++ b/core/rtl/verilog/omsp_frontend.v
@@ -239,8 +266,8 @@ assign  irq_detect = (inst_nmi | ((|irq | wdt_irq) & gie)) & ~cpu_halt_cmd & ~db
 
 // Select interrupt vector
 reg  [3:0] irq_num;
-always @(posedge mclk or posedge puc)
-  if (puc)             irq_num <= 4'hf;
+always @(posedge mclk or posedge puc_rst)
+  if (puc_rst)         irq_num <= 4'hf;
   else if (irq_detect) irq_num <= inst_nmi           ?  4'he :
                                   irq[13]            ?  4'hd :
                                   irq[12]            ?  4'hc :

ParseResult:
UPD HdlStmCase@@e_state to e_state
    INS HdlStmCaseType@@CASE to e_state
    INS HdlValueId@@e_state to e_state
    INS list@@cases to e_state
    INS HdlOp@@ASSIGN to e_state
    HdlOp: ASSIGN
        list: ops
            HdlValueId: e_state_nxt
            HdlValueId: E_IRQ_0
    INS tuple@@ to cases
    tuple
        HdlValueId: E_IRQ_0
        HdlOp: ASSIGN
            list: ops
                HdlValueId: e_state_nxt
                HdlValueId: E_IRQ_1
    INS tuple@@ to cases
    tuple
        HdlValueId: E_IRQ_1
        HdlOp: ASSIGN
            list: ops
                HdlValueId: e_state_nxt
                HdlValueId: E_IRQ_2
    INS tuple@@ to cases
    tuple
        HdlValueId: E_IRQ_2
        HdlOp: ASSIGN
            list: ops
                HdlValueId: e_state_nxt
                HdlValueId: E_IRQ_3
    INS tuple@@ to cases
    tuple
        HdlValueId: E_IRQ_3
        HdlOp: ASSIGN
            list: ops
                HdlValueId: e_state_nxt
                HdlValueId: E_IRQ_4
    INS tuple@@ to cases
    tuple
        HdlValueId: E_IRQ_4
        HdlOp: ASSIGN
            list: ops
                HdlValueId: e_state_nxt
                HdlValueId: E_EXEC
    INS tuple@@ to cases
    tuple
        HdlValueId: E_SRC_AD
        HdlOp: ASSIGN
            list: ops
                HdlValueId: e_state_nxt
                HdlOp: TERNARY
                    list: ops
                        HdlValueId: inst_sext_rdy
                        HdlValueId: E_SRC_RD
                        HdlValueId: E_SRC_AD
    INS tuple@@ to cases
    tuple
        HdlValueId: E_SRC_RD
        HdlOp: ASSIGN
            list: ops
                HdlValueId: e_state_nxt
                HdlOp: TERNARY
                    list: ops
                        HdlValueId: dst_acalc
                        HdlValueId: E_DST_AD
                        HdlOp: TERNARY
                            list: ops
                                HdlValueId: dst_rd
                                HdlValueId: E_DST_RD
                                HdlValueId: E_EXEC
    INS tuple@@ to cases
    tuple
        HdlValueId: E_DST_RD
        HdlOp: ASSIGN
            list: ops
                HdlValueId: e_state_nxt
                HdlValueId: E_EXEC
    INS tuple@@ to cases
    tuple
        HdlValueId: E_EXEC
        HdlOp: ASSIGN
            list: ops
                HdlValueId: e_state_nxt
                HdlOp: TERNARY
                    list: ops
                        HdlValueId: exec_dst_wr
                        HdlValueId: E_DST_WR
                        HdlOp: TERNARY
                            list: ops
                                HdlValueId: exec_jmp
                                HdlValueId: E_JUMP
                                HdlOp: TERNARY
                                    list: ops
                                        HdlValueId: exec_src_wr
                                        HdlValueId: E_SRC_WR
                                        HdlValueId: e_first_state
    INS tuple@@ to cases
    tuple
        HdlValueId: E_DST_WR
        HdlOp: ASSIGN
            list: ops
                HdlValueId: e_state_nxt
                HdlOp: TERNARY
                    list: ops
                        HdlValueId: exec_jmp
                        HdlValueId: E_JUMP
                        HdlValueId: e_first_state
    INS HdlValueId@@E_IDLE to 
    INS HdlValueId@@E_DST_AD to 
    INS HdlValueId@@E_JUMP to 
    INS HdlValueId@@E_SRC_WR to 
    UPD HdlOp@@ASSIGN to ASSIGN
        UPD HdlOp@@TERNARY to TERNARY
            INS HdlValueId@@E_DST_RD to ops
            INS HdlValueId@@E_DST_AD to ops

UPD HdlStmAssign@@if_true to if_true
    INS HdlValueId@@E_IRQ_1 to if_true


CommitId: 7c253ff535a74a601fef5ff494f81df6e4d66460
Re-organized the "openMSP430_defines.v" file.
--- a/core/rtl/verilog/omsp_frontend.v
+++ b/core/rtl/verilog/omsp_frontend.v
@@ -266,11 +293,11 @@ wire        nmi_acc     = irq_acc_all[14];
 
 
 //=============================================================================
-// 3)  FETCH INSTRUCTION
+// 5)  FETCH INSTRUCTION
 //=============================================================================
 
 //
-// 3.1) PROGRAM COUNTER & MEMORY INTERFACE
+// 5.1) PROGRAM COUNTER & MEMORY INTERFACE
 //-----------------------------------------
 
 // Program counter

ParseResult:
UPD HdlStmIf@@body to body
    UPD HdlValueId@@puc to puc_rst

UPD HdlStmProcess@@ to 
    UPD HdlOp@@RISING to RISING
        UPD HdlValueId@@puc to puc_rst


CommitId: 2e0ff1c87efcbdae907a8a5c41581184416080c7
The serial debug interface now supports the I2C protocol (in addition to the UART)
--- a/core/rtl/verilog/omsp_sfr.v
+++ b/core/rtl/verilog/omsp_sfr.v
@@ -83,6 +85,8 @@ output              wdtifg_sw_set;// Watchdog-timer interrupt flag software set
 
 // INPUTs
 //=========
+input         [7:0] cpu_nr_inst;  // Current oMSP instance number
+input         [7:0] cpu_nr_total; // Total number of oMSP instances-1
 input               mclk;         // Main system clock
 input               nmi;          // Non-maskable interrupt (asynchronous)
 input               nmi_acc;      // Non-Maskable interrupt request accepted

ParseResult:
UPD HdlIdDef@@reg_dec to reg_dec
    INS HdlOp@@OR to reg_dec
    UPD HdlOp@@OR to OR
        INS list@@ops to OR
        INS HdlOp@@AND to ops
        HdlOp: AND
            list: ops
                HdlValueId: CPU_NR_D
                HdlOp: REPL_CONCAT
                    list: ops
                        HdlValueId: DEC_SZ
                        HdlOp: EQ
                            list: ops
                                HdlValueId: reg_addr
                                HdlOp: SRL
                                    list: ops
                                        HdlValueId: CPU_NR
                                        HdlValueInt: 1

UPD HdlIdDef@@reg_dec to reg_dec
    MOV HdlOp@@OR to reg_dec
    HdlOp: OR
        list: ops
            HdlOp: OR
                list: ops
                    HdlOp: OR
                        list: ops
                            HdlOp: AND
                                list: ops
                                    HdlValueId: IE1_D
                                    HdlOp: REPL_CONCAT
                                        list: ops
                                            HdlValueId: DEC_SZ
                                            HdlOp: EQ
                                                list: ops
                                                    HdlValueId: reg_addr
                                                    HdlOp: SRL
                                                        list: ops
                                                            HdlValueId: IE1
                                                            HdlValueInt: 1
                            HdlOp: AND
                                list: ops
                                    HdlValueId: IFG1_D
                                    HdlOp: REPL_CONCAT
                                        list: ops
                                            HdlValueId: DEC_SZ
                                            HdlOp: EQ
                                                list: ops
                                                    HdlValueId: reg_addr
                                                    HdlOp: SRL
                                                        list: ops
                                                            HdlValueId: IFG1
                                                            HdlValueInt: 1
                    HdlOp: AND
                        list: ops
                            HdlValueId: CPU_ID_LO_D
                            HdlOp: REPL_CONCAT
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlOp: EQ
                                        list: ops
                                            HdlValueId: reg_addr
                                            HdlOp: SRL
                                                list: ops
                                                    HdlValueId: CPU_ID_LO
                                                    HdlValueInt: 1
            HdlOp: AND
                list: ops
                    HdlValueId: CPU_ID_HI_D
                    HdlOp: REPL_CONCAT
                        list: ops
                            HdlValueId: DEC_SZ
                            HdlOp: EQ
                                list: ops
                                    HdlValueId: reg_addr
                                    HdlOp: SRL
                                        list: ops
                                            HdlValueId: CPU_ID_HI
                                            HdlValueInt: 1


CommitId: 2e0ff1c87efcbdae907a8a5c41581184416080c7
The serial debug interface now supports the I2C protocol (in addition to the UART)
--- a/core/rtl/verilog/omsp_sfr.v
+++ b/core/rtl/verilog/omsp_sfr.v
@@ -137,7 +143,8 @@ wire [DEC_WD-1:0] reg_addr     =  {1'b0, per_addr[DEC_WD-2:0]};
 wire [DEC_SZ-1:0] reg_dec      = (IE1_D        &  {DEC_SZ{(reg_addr==(IE1       >>1))}})  |
                                  (IFG1_D       &  {DEC_SZ{(reg_addr==(IFG1      >>1))}})  |
                                  (CPU_ID_LO_D  &  {DEC_SZ{(reg_addr==(CPU_ID_LO >>1))}})  |
-                                 (CPU_ID_HI_D  &  {DEC_SZ{(reg_addr==(CPU_ID_HI >>1))}});
+                                 (CPU_ID_HI_D  &  {DEC_SZ{(reg_addr==(CPU_ID_HI >>1))}})  |
+                                 (CPU_NR_D     &  {DEC_SZ{(reg_addr==(CPU_NR    >>1))}});
 
 // Read/Write probes
 wire              reg_lo_write =  per_we[0] & reg_sel;

ParseResult:
INS HdlIdDef@@cpu_nr_rd to objs
HdlIdDef: cpu_nr_rd
    HdlOp: PARAMETRIZATION
        list: ops
            HdlValueId: wire
            HdlOp: DOWNTO
                list: ops
                    HdlValueInt: 15
                    HdlValueInt: 0
    HdlOp: AND
        list: ops
            HdlValueId: cpu_nr
            HdlOp: REPL_CONCAT
                list: ops
                    HdlValueInt: 16
                    HdlOp: INDEX
                        list: ops
                            HdlValueId: reg_rd
                            HdlValueId: CPU_NR
    HdlDirection: INTERNAL


CommitId: e20d89c58e33b3eefde4601f57a347d5a228cef4
Add full ASIC support (low-power modes, DFT, ...).
--- a/core/rtl/verilog/openMSP430.v
+++ b/core/rtl/verilog/openMSP430.v
@@ -48,14 +48,19 @@
 module  openMSP430 (
 
 // OUTPUTs
-    aclk_en,                       // ACLK enable
+    aclk,                          // ASIC ONLY: ACLK
+    aclk_en,                       // FPGA ONLY: ACLK enable
     dbg_freeze,                    // Freeze peripherals
     dbg_uart_txd,                  // Debug interface: UART TXD
+    dco_enable,                    // ASIC ONLY: Fast oscillator enable
+    dco_wkup,                      // ASIC ONLY: Fast oscillator wake-up (asynchronous)
     dmem_addr,                     // Data Memory address
     dmem_cen,                      // Data Memory chip enable (low active)
     dmem_din,                      // Data Memory data input
     dmem_wen,                      // Data Memory write enable (low active)
     irq_acc,                       // Interrupt request accepted (one-hot signal)
+    lfxt_enable,                   // ASIC ONLY: Low frequency oscillator enable
+    lfxt_wkup,                     // ASIC ONLY: Low frequency oscillator wake-up (asynchronous)
     mclk,                          // Main system clock
     per_addr,                      // Peripheral address
     per_din,                       // Peripheral data input

ParseResult:
INS HdlIdDef@@smclk to ports
HdlIdDef: smclk
    HdlDirection: OUT

INS HdlIdDef@@scan_enable to ports
HdlIdDef: scan_enable
    HdlDirection: IN

INS HdlIdDef@@scan_mode to ports
HdlIdDef: scan_mode
    HdlDirection: IN

INS HdlIdDef@@wkup to ports
HdlIdDef: wkup
    HdlDirection: IN

DEL HdlIdDef@@nmie from objs
HdlIdDef: nmie
    HdlDirection: INTERNAL


CommitId: e20d89c58e33b3eefde4601f57a347d5a228cef4
Add full ASIC support (low-power modes, DFT, ...).
--- a/core/rtl/verilog/openMSP430.v
+++ b/core/rtl/verilog/openMSP430.v
@@ -66,11 +71,12 @@ module  openMSP430 (
     pmem_din,                      // Program Memory data input (optional)
     pmem_wen,                      // Program Memory write enable (low active) (optional)
     puc_rst,                       // Main system reset
-    smclk_en,                      // SMCLK enable
+    smclk,                         // ASIC ONLY: SMCLK
+    smclk_en,                      // FPGA ONLY: SMCLK enable
 
 // INPUTs
-    cpu_en,                        // Enable CPU code execution (asynchronous)
-    dbg_en,                        // Debug interface enable (asynchronous)
+    cpu_en,                        // Enable CPU code execution (asynchronous and non-glitchy)
+    dbg_en,                        // Debug interface enable (asynchronous and non-glitchy)
     dbg_uart_rxd,                  // Debug interface: UART RXD (asynchronous)
     dco_clk,                       // Fast oscillator (fast clock)
     dmem_dout,                     // Data Memory data output

ParseResult:
INS HdlIdDef@@scg0 to objs
HdlIdDef: scg0
    HdlDirection: INTERNAL

INS HdlIdDef@@mclk_enable to objs
HdlIdDef: mclk_enable
    HdlDirection: INTERNAL

INS HdlIdDef@@mclk_wkup to objs
HdlIdDef: mclk_wkup
    HdlDirection: INTERNAL

INS HdlIdDef@@cpu_id to objs
HdlIdDef: cpu_id
    HdlOp: PARAMETRIZATION
        list: ops
            HdlValueId: wire
            HdlOp: DOWNTO
                list: ops
                    HdlValueInt: 31
                    HdlValueInt: 0
    HdlDirection: INTERNAL


CommitId: e20d89c58e33b3eefde4601f57a347d5a228cef4
Add full ASIC support (low-power modes, DFT, ...).
--- a/core/rtl/verilog/openMSP430.v
+++ b/core/rtl/verilog/openMSP430.v
@@ -79,19 +85,27 @@ module  openMSP430 (
     nmi,                           // Non-maskable interrupt (asynchronous)
     per_dout,                      // Peripheral data output
     pmem_dout,                     // Program Memory data output
-    reset_n                        // Reset Pin (low active, asynchronous)
+    reset_n,                       // Reset Pin (low active, asynchronous and non-glitchy)
+    scan_enable,                   // ASIC ONLY: Scan enable (active during scan shifting)
+    scan_mode,                     // ASIC ONLY: Scan mode
+    wkup                           // ASIC ONLY: System Wake-up (asynchronous and non-glitchy)
 );
 
 // OUTPUTs
 //=========
-output               aclk_en;      // ACLK enable
+output               aclk;         // ASIC ONLY: ACLK
+output               aclk_en;      // FPGA ONLY: ACLK enable
 output               dbg_freeze;   // Freeze peripherals
 output               dbg_uart_txd; // Debug interface: UART TXD
+output               dco_enable;   // ASIC ONLY: Fast oscillator enable
+output               dco_wkup;     // ASIC ONLY: Fast oscillator wake-up (asynchronous)
 output [`DMEM_MSB:0] dmem_addr;    // Data Memory address
 output               dmem_cen;     // Data Memory chip enable (low active)
 output        [15:0] dmem_din;     // Data Memory data input
 output         [1:0] dmem_wen;     // Data Memory write enable (low active)
 output        [13:0] irq_acc;      // Interrupt request accepted (one-hot signal)
+output               lfxt_enable;  // ASIC ONLY: Low frequency oscillator enable
+output               lfxt_wkup;    // ASIC ONLY: Low frequency oscillator wake-up (asynchronous)
 output               mclk;         // Main system clock
 output        [13:0] per_addr;     // Peripheral address
 output        [15:0] per_din;      // Peripheral data input

ParseResult:
INS HdlIdDef@@nmi_pnd to objs
HdlIdDef: nmi_pnd
    HdlDirection: INTERNAL

INS HdlIdDef@@nmi_wkup to objs
HdlIdDef: nmi_wkup
    HdlDirection: INTERNAL

INS HdlIdDef@@wdtnmies to objs
HdlIdDef: wdtnmies
    HdlDirection: INTERNAL

INS HdlIdDef@@wdtifg to objs
HdlIdDef: wdtifg
    HdlDirection: INTERNAL

INS HdlIdDef@@wdt_wkup to objs
HdlIdDef: wdt_wkup
    HdlDirection: INTERNAL

INS HdlIdDef@@wdtifg_sw_clr to objs
HdlIdDef: wdtifg_sw_clr
    HdlDirection: INTERNAL

INS HdlIdDef@@wdtifg_sw_set to objs
HdlIdDef: wdtifg_sw_set
    HdlDirection: INTERNAL

INS HdlIdDef@@puc_pnd_set to objs
HdlIdDef: puc_pnd_set
    HdlDirection: INTERNAL


CommitId: 7c253ff535a74a601fef5ff494f81df6e4d66460
Re-organized the "openMSP430_defines.v" file.
--- a/fpga/actel_m1a3pl_dev_kit/rtl/verilog/openmsp430/omsp_dbg.v
+++ b/fpga/actel_m1a3pl_dev_kit/rtl/verilog/openmsp430/omsp_dbg.v
@@ -31,9 +31,9 @@
 //              - Olivier Girard,    olgirard@gmail.com
 //
 //----------------------------------------------------------------------------
-// $Rev: 106 $
+// $Rev: 103 $
 // $LastChangedBy: olivier.girard $
-// $LastChangedDate: 2011-03-25 23:01:03 +0100 (Fri, 25 Mar 2011) $
+// $LastChangedDate: 2011-03-05 15:44:48 +0100 (Sat, 05 Mar 2011) $
 //----------------------------------------------------------------------------
 `ifdef OMSP_NO_INCLUDE
 `else

ParseResult:
UPD HdlStmAssign@@if_false to if_false
    UPD HdlOp@@CONCAT to CONCAT
        UPD HdlValueId@@puc to puc_rst


CommitId: 7c253ff535a74a601fef5ff494f81df6e4d66460
Re-organized the "openMSP430_defines.v" file.
--- a/fpga/actel_m1a3pl_dev_kit/rtl/verilog/openmsp430/omsp_dbg.v
+++ b/fpga/actel_m1a3pl_dev_kit/rtl/verilog/openmsp430/omsp_dbg.v
@@ -72,7 +72,7 @@ module  omsp_dbg (
     fe_mb_en,                       // Frontend Memory bus enable
     fe_mdb_in,                      // Frontend Memory data bus input
     pc,                             // Program counter
-    puc                             // Main system reset
+    puc_rst                         // Main system reset
 );
 
 // OUTPUTs

ParseResult:
INS HdlIdDef@@mpy_info to objs
HdlIdDef: mpy_info
    HdlValueInt: 0
    HdlDirection: INTERNAL

INS HdlIdDef@@dmem_size to objs
HdlIdDef: dmem_size
    HdlOp: PARAMETRIZATION
        list: ops
            HdlValueId: wire
            HdlOp: DOWNTO
                list: ops
                    HdlValueInt: 8
                    HdlValueInt: 0
    HdlOp: SRL
        list: ops
            HdlValueInt: 256
            HdlValueInt: 7
    HdlDirection: INTERNAL

INS HdlIdDef@@pmem_size to objs
HdlIdDef: pmem_size
    HdlOp: PARAMETRIZATION
        list: ops
            HdlValueId: wire
            HdlOp: DOWNTO
                list: ops
                    HdlValueInt: 5
                    HdlValueInt: 0
    HdlOp: SRL
        list: ops
            HdlValueInt: 4096
            HdlValueInt: 10
    HdlDirection: INTERNAL

INS HdlIdDef@@cpu_id to objs

UPD HdlIdDef@@cpu_id to cpu_id
    INS HdlOp@@CONCAT to cpu_id
    HdlOp: CONCAT
        list: ops
            HdlOp: CONCAT
                list: ops
                    HdlOp: CONCAT
                        list: ops
                            HdlOp: CONCAT
                                list: ops
                                    HdlOp: CONCAT
                                        list: ops
                                            HdlOp: CONCAT
                                                list: ops
                                                    HdlValueId: pmem_size
                                                    HdlValueId: dmem_size
                                            HdlValueId: mpy_info
                                    HdlValueId: per_space
                            HdlValueId: user_version
                    HdlValueId: cpu_asic
            HdlValueId: cpu_version
    INS HdlDirection@@INTERNAL to cpu_id


CommitId: 7c253ff535a74a601fef5ff494f81df6e4d66460
Re-organized the "openMSP430_defines.v" file.
--- a/fpga/actel_m1a3pl_dev_kit/rtl/verilog/openmsp430/omsp_dbg.v
+++ b/fpga/actel_m1a3pl_dev_kit/rtl/verilog/openmsp430/omsp_dbg.v
@@ -107,7 +107,7 @@ input               exec_done;      // Execution completed
 input               fe_mb_en;       // Frontend Memory bus enable
 input        [15:0] fe_mdb_in;      // Frontend Memory data bus input
 input        [15:0] pc;             // Program counter
-input               puc;            // Main system reset
+input               puc_rst;        // Main system reset
 
 
 //=============================================================================

ParseResult:
DEL HdlIdDef@@brk0_reg_rd from objs
HdlIdDef: brk0_reg_rd
    HdlOp: PARAMETRIZATION
        list: ops
            HdlValueId: wire
            HdlOp: DOWNTO
                list: ops
                    HdlValueInt: 3
                    HdlValueInt: 0
    HdlOp: CONCAT
        list: ops
            HdlOp: CONCAT
                list: ops
                    HdlOp: CONCAT
                        list: ops
                            HdlOp: INDEX
                                list: ops
                                    HdlValueId: reg_rd
                                    HdlValueId: BRK0_ADDR1
                            HdlOp: INDEX
                                list: ops
                                    HdlValueId: reg_rd
                                    HdlValueId: BRK0_ADDR0
                    HdlOp: INDEX
                        list: ops
                            HdlValueId: reg_rd
                            HdlValueId: BRK0_STAT
            HdlOp: INDEX
                list: ops
                    HdlValueId: reg_rd
                    HdlValueId: BRK0_CTL
    HdlDirection: INTERNAL

DEL HdlIdDef@@brk0_reg_wr from objs
HdlIdDef: brk0_reg_wr
    HdlOp: PARAMETRIZATION
        list: ops
            HdlValueId: wire
            HdlOp: DOWNTO
                list: ops
                    HdlValueInt: 3
                    HdlValueInt: 0
    HdlOp: CONCAT
        list: ops
            HdlOp: CONCAT
                list: ops
                    HdlOp: CONCAT
                        list: ops
                            HdlOp: INDEX
                                list: ops
                                    HdlValueId: reg_wr
                                    HdlValueId: BRK0_ADDR1
                            HdlOp: INDEX
                                list: ops
                                    HdlValueId: reg_wr
                                    HdlValueId: BRK0_ADDR0
                    HdlOp: INDEX
                        list: ops
                            HdlValueId: reg_wr
                            HdlValueId: BRK0_STAT
            HdlOp: INDEX
                list: ops
                    HdlValueId: reg_wr
                    HdlValueId: BRK0_CTL
    HdlDirection: INTERNAL


CommitId: 7c253ff535a74a601fef5ff494f81df6e4d66460
Re-organized the "openMSP430_defines.v" file.
--- a/core/rtl/verilog/omsp_clock_module.v
+++ b/core/rtl/verilog/omsp_clock_module.v
@@ -55,7 +55,7 @@ module  omsp_clock_module (
     mclk,                         // Main system clock
     per_dout,                     // Peripheral data output
     por,                          // Power-on reset
-    puc,                          // Main system reset
+    puc_rst,                      // Main system reset
     smclk_en,                     // SMCLK enable
 	     
 // INPUTs

ParseResult:
UPD HdlStmProcess@@ to 
    MOV list@@sensitivity to 
    list: sensitivity
        HdlOp: RISING
            list: ops
                HdlValueId: mclk
        HdlOp: RISING
            list: ops
                HdlValueId: puc
    UPD HdlOp@@RISING to RISING
        UPD HdlValueId@@puc to puc_rst

UPD HdlStmIf@@body to body
    UPD HdlValueId@@puc to puc_rst


CommitId: 7c253ff535a74a601fef5ff494f81df6e4d66460
Re-organized the "openMSP430_defines.v" file.
--- a/core/rtl/verilog/omsp_clock_module.v
+++ b/core/rtl/verilog/omsp_clock_module.v
@@ -84,7 +84,7 @@ output              dbg_rst;      // Debug unit reset
 output              mclk;         // Main system clock
 output       [15:0] per_dout;     // Peripheral data output
 output              por;          // Power-on reset
-output              puc;          // Main system reset
+output              puc_rst;      // Main system reset
 output              smclk_en;     // SMCLK enable
 
 // INPUTs

ParseResult:
UPD HdlIdDef@@puc_reset to puc_rst_comb

UPD HdlIdDef@@por_s to por_s
    UPD HdlOp@@PARAMETRIZATION to MAP_ASSOCIATION
    MOV HdlOp@@PARAMETRIZATION to por_s
    HdlOp: PARAMETRIZATION
        list: ops
            HdlValueId: reg
            HdlOp: DOWNTO
                list: ops
                    HdlValueInt: 1
                    HdlValueInt: 0
    UPD HdlOp@@PARAMETRIZATION to PARAMETRIZATION
        UPD HdlValueId@@reg to data_out
        DEL HdlOp@@DOWNTO from ops
        HdlOp: DOWNTO
            list: ops
                HdlValueInt: 1
                HdlValueInt: 0
    DEL HdlDirection@@INTERNAL from por_s

UPD HdlStmProcess@@ to 
    UPD HdlOp@@RISING to MAP_ASSOCIATION
    MOV HdlOp@@RISING to sensitivity
    HdlOp: RISING
        list: ops
            HdlValueId: mclk
    UPD HdlOp@@RISING to MAP_ASSOCIATION
    MOV HdlOp@@RISING to sensitivity
    HdlOp: RISING
        list: ops
            HdlValueId: por_reset_a
    UPD HdlOp@@RISING to RISING
        UPD HdlValueId@@por_reset_a to data_in
    DEL list@@sensitivity from 

UPD HdlStmAssign@@if_false to if_false
    UPD HdlOp@@CONCAT to CONCAT
        UPD HdlOp@@INDEX to MAP_ASSOCIATION
        MOV HdlOp@@INDEX to ops
        HdlOp: INDEX
            list: ops
                HdlValueId: por_s
                HdlValueInt: 0
        UPD HdlOp@@INDEX to INDEX
            UPD HdlValueId@@por_s to por_reset_a
            DEL HdlValueInt@@0 from ops
        DEL HdlValueInt@@0 from ops
        DEL list@@ops from CONCAT
    DEL HdlOp@@CONCAT from if_false
    DEL HdlValueId@@por_s from if_false

UPD HdlStmIf@@body to body
    UPD HdlValueId@@puc_reset to puc_rst_comb

UPD HdlStmAssign@@if_true to if_true
    UPD HdlValueInt@@11 to 1
    UPD HdlValueId@@puc_s to puc_rst

UPD HdlStmAssign@@if_false to if_false
    UPD HdlOp@@CONCAT to CONCAT
        UPD HdlOp@@INDEX to INDEX
            MOV HdlValueInt@@0 to ops
            HdlValueInt: 0
            DEL HdlValueId@@puc_s from ops
            DEL list@@ops from INDEX
        DEL HdlOp@@INDEX from ops
        DEL HdlValueInt@@0 from ops
        DEL list@@ops from CONCAT
    UPD HdlValueId@@puc_s to puc_rst
    DEL HdlOp@@CONCAT from if_false

UPD HdlStmProcess@@ to 
    UPD HdlOp@@RISING to RISING
        UPD HdlValueId@@puc_reset to puc_rst_comb

DEL HdlIdDef@@por_s from objs

UPD HdlStmIf@@body to body
    DEL HdlValueId@@por_reset_a from body
    DEL list@@elifs from body

DEL HdlStmAssign@@if_true from body
HdlStmAssign: if_true
    HdlValueInt: 11
    HdlValueId: por_s

DEL HdlStmAssign@@if_false from body

DEL HdlStmIf@@body from 

DEL HdlStmProcess@@ from objs

DEL HdlIdDef@@puc_s from objs
HdlIdDef: puc_s
    HdlOp: PARAMETRIZATION
        list: ops
            HdlValueId: reg
            HdlOp: DOWNTO
                list: ops
                    HdlValueInt: 1
                    HdlValueInt: 0
    HdlDirection: INTERNAL


CommitId: 7c253ff535a74a601fef5ff494f81df6e4d66460
Re-organized the "openMSP430_defines.v" file.
--- a/core/rtl/verilog/omsp_clock_module.v
+++ b/core/rtl/verilog/omsp_clock_module.v
@@ -95,7 +95,7 @@ input               dbg_en;       // Debug interface enable (asynchronous)
 input               dco_clk;      // Fast oscillator (fast clock)
 input               lfxt_clk;     // Low frequency oscillator (typ 32kHz)
 input               oscoff;       // Turns off LFXT1 clock input
-input         [7:0] per_addr;     // Peripheral address
+input        [13:0] per_addr;     // Peripheral address
 input        [15:0] per_din;      // Peripheral data input
 input               per_en;       // Peripheral enable (high active)
 input         [1:0] per_we;       // Peripheral write enable (high active)

ParseResult:
INS HdlIdDef@@por_n to objs
HdlIdDef: por_n
    HdlDirection: INTERNAL


CommitId: 7c253ff535a74a601fef5ff494f81df6e4d66460
Re-organized the "openMSP430_defines.v" file.
--- a/core/rtl/verilog/omsp_clock_module.v
+++ b/core/rtl/verilog/omsp_clock_module.v
@@ -222,12 +245,12 @@ wire      aclk_en_nxt = lfxt_clk_en & ((bcsctl1[`DIVAx]==2'b00) ?  1'b1
                                        (bcsctl1[`DIVAx]==2'b10) ? &aclk_div[1:0] :
                                                                   &aclk_div[2:0]);
 
-always @ (posedge mclk or posedge puc)
-  if (puc)  aclk_en <=  1'b0;
-  else      aclk_en <=  aclk_en_nxt & cpu_en_s;
+always @ (posedge mclk or posedge puc_rst)
+  if (puc_rst)  aclk_en <=  1'b0;
+  else          aclk_en <=  aclk_en_nxt & cpu_en_s;
 
-always @ (posedge mclk or posedge puc)
-  if (puc)                                         aclk_div <=  3'h0;
+always @ (posedge mclk or posedge puc_rst)
+  if (puc_rst)                                     aclk_div <=  3'h0;
   else if ((bcsctl1[`DIVAx]!=2'b00) & lfxt_clk_en) aclk_div <=  aclk_div+3'h1;
 
 

ParseResult:
UPD HdlIdDef@@reg_dec to reg_sel

UPD HdlStmCase@@per_addr to per_addr
    UPD HdlOp@@ASSIGN to PARAMETRIZATION
    MOV HdlOp@@ASSIGN to 
    HdlOp: ASSIGN
        list: ops
            HdlValueId: reg_dec
            HdlValueId: BCSCTL1_D
    UPD HdlOp@@ASSIGN to ASSIGN
        UPD HdlValueId@@reg_dec to wire
        UPD HdlValueId@@BCSCTL1_D to DEC_SZ
        MOV HdlValueId@@BCSCTL1_D to ops
        HdlValueId: BCSCTL1_D
    UPD HdlOp@@ASSIGN to AND
    MOV HdlOp@@ASSIGN to per_addr
    HdlOp: ASSIGN
        list: ops
            HdlValueId: reg_dec
            HdlOp: REPL_CONCAT
                list: ops
                    HdlValueInt: 256
                    HdlValueInt: 0
    MOV HdlValueId@@per_addr to per_addr
    HdlValueId: per_addr
    UPD HdlOp@@DIV to DOWNTO
    MOV HdlOp@@DIV to 
    HdlOp: DIV
        list: ops
            HdlValueId: BCSCTL1
            HdlValueInt: 2
    UPD HdlOp@@DIV to DIV
        UPD HdlValueId@@BCSCTL2 to BCSCTL1_D
        MOV HdlValueId@@BCSCTL2 to ops
        HdlValueId: BCSCTL2
        DEL HdlValueInt@@2 from ops
        DEL list@@ops from DIV
    UPD HdlOp@@ASSIGN to ASSIGN
        UPD HdlValueId@@reg_dec to BCSCTL2_D
        UPD HdlOp@@REPL_CONCAT to REPL_CONCAT
            MOV list@@ops to REPL_CONCAT
            list: ops
                HdlValueInt: 256
                HdlValueInt: 0
            UPD HdlValueInt@@256 to 1
            DEL HdlValueInt@@0 from ops
    UPD HdlOp@@ASSIGN to EQ
    MOV HdlOp@@ASSIGN to 
    HdlOp: ASSIGN
        list: ops
            HdlValueId: reg_dec
            HdlValueId: BCSCTL2_D
    UPD HdlOp@@DIV to DIV
        MOV list@@ops to DIV
        list: ops
            HdlValueId: BCSCTL1
            HdlValueInt: 2
        UPD HdlValueId@@BCSCTL1 to DEC_WD
    UPD HdlOp@@ASSIGN to ASSIGN
        UPD HdlValueId@@reg_dec to reg_addr
        UPD HdlValueId@@BCSCTL2_D to BCSCTL1
        MOV HdlValueId@@BCSCTL2_D to ops
        HdlValueId: BCSCTL2_D
    DEL HdlStmCaseType@@CASE from per_addr
    DEL tuple@@ from cases
    DEL HdlOp@@DIV from 
    DEL tuple@@ from cases
    DEL list@@cases from per_addr

UPD HdlIdDef@@BCSCTL1_D to BCSCTL1_D
    UPD HdlOp@@SLL to PARAMETRIZATION
    UPD HdlOp@@SLL to SLL
        UPD HdlOp@@DIV to DOWNTO
        UPD HdlOp@@DIV to DIV
            MOV list@@ops to DIV
            list: ops
                HdlValueId: BCSCTL1
                HdlValueInt: 2
            UPD HdlValueId@@BCSCTL1 to DEC_SZ
            UPD HdlValueInt@@2 to 1
        DEL HdlValueInt@@1 from ops

UPD HdlIdDef@@BCSCTL2_D to BCSCTL2_D
    UPD HdlOp@@SLL to PARAMETRIZATION
    UPD HdlOp@@SLL to SLL
        UPD HdlOp@@DIV to DOWNTO
        UPD HdlOp@@DIV to DIV
            MOV list@@ops to DIV
            list: ops
                HdlValueId: BCSCTL2
                HdlValueInt: 2
            UPD HdlValueId@@BCSCTL2 to DEC_SZ
            UPD HdlValueInt@@2 to 1
        DEL HdlValueInt@@1 from ops

UPD HdlIdDef@@reg_dec to reg_dec
    UPD HdlOp@@PARAMETRIZATION to INDEX
    MOV HdlOp@@PARAMETRIZATION to reg_dec
    HdlOp: PARAMETRIZATION
        list: ops
            HdlValueId: reg
            HdlOp: DOWNTO
                list: ops
                    HdlValueInt: 255
                    HdlValueInt: 0
    UPD HdlOp@@PARAMETRIZATION to PARAMETRIZATION
        UPD HdlValueId@@reg to per_addr
        UPD HdlOp@@DOWNTO to DOWNTO
            UPD HdlValueInt@@255 to 13
            UPD HdlValueInt@@0 to 1
            MOV HdlValueInt@@0 to ops
            HdlValueInt: 0

UPD HdlIdDef@@BCSCTL1 to BCSCTL1
    UPD HdlValueInt@@057 to 0
    MOV HdlValueInt@@057 to BCSCTL1
    HdlValueInt: 057

UPD HdlIdDef@@BCSCTL2 to BCSCTL2
    UPD HdlValueInt@@058 to 0
    MOV HdlValueInt@@058 to BCSCTL2
    HdlValueInt: 058

UPD HdlStmProcess@@ to 
    UPD list@@sensitivity to ops
    MOV list@@sensitivity to 
    list: sensitivity
        HdlValueId: per_addr
    UPD HdlValueId@@per_addr to DEC_WD

DEL HdlStmCase@@per_addr from 

DEL HdlStmProcess@@ from objs


CommitId: 7c253ff535a74a601fef5ff494f81df6e4d66460
Re-organized the "openMSP430_defines.v" file.
--- a/core/rtl/verilog/omsp_register_file.v
+++ b/core/rtl/verilog/omsp_register_file.v
@@ -61,7 +61,7 @@ module  omsp_register_file (
     inst_src,                     // Register source selection
     mclk,                         // Main system clock
     pc,                           // Program counter
-    puc,                          // Main system reset
+    puc_rst,                      // Main system reset
     reg_dest_val,                 // Selected register destination value
     reg_dest_wr,                  // Write selected register destination
     reg_pc_call,                  // Trigger PC update for a CALL instruction

ParseResult:
UPD HdlStmIf@@body to body
    UPD HdlValueId@@puc to puc_rst

UPD HdlStmIf@@body to body
    UPD HdlValueId@@puc to puc_rst

UPD HdlStmProcess@@ to 
    UPD HdlOp@@RISING to RISING
        UPD HdlValueId@@puc to puc_rst

UPD HdlStmProcess@@ to 
    UPD HdlOp@@RISING to RISING
        UPD HdlValueId@@puc to puc_rst


CommitId: 7c253ff535a74a601fef5ff494f81df6e4d66460
Re-organized the "openMSP430_defines.v" file.
--- a/core/rtl/verilog/omsp_register_file.v
+++ b/core/rtl/verilog/omsp_register_file.v
@@ -93,7 +93,7 @@ input        [15:0] inst_dest;    // Register destination selection
 input        [15:0] inst_src;     // Register source selection
 input               mclk;         // Main system clock
 input        [15:0] pc;           // Program counter
-input               puc;          // Main system reset
+input               puc_rst;      // Main system reset
 input        [15:0] reg_dest_val; // Selected register destination value
 input               reg_dest_wr;  // Write selected register destination
 input               reg_pc_call;  // Trigger PC update for a CALL instruction

ParseResult:
UPD HdlStmIf@@body to body
    UPD HdlValueId@@puc to puc_rst

UPD HdlStmIf@@body to body
    UPD HdlValueId@@puc to puc_rst

UPD HdlStmProcess@@ to 
    UPD HdlOp@@RISING to RISING
        UPD HdlValueId@@puc to puc_rst

UPD HdlStmProcess@@ to 
    UPD HdlOp@@RISING to RISING
        UPD HdlValueId@@puc to puc_rst


CommitId: 7c253ff535a74a601fef5ff494f81df6e4d66460
Re-organized the "openMSP430_defines.v" file.
--- a/core/rtl/verilog/omsp_register_file.v
+++ b/core/rtl/verilog/omsp_register_file.v
@@ -207,8 +207,8 @@ always @(posedge mclk or posedge puc)
 reg [15:0] r5;
 wire       r5_wr  = inst_dest[5] & reg_dest_wr;
 wire       r5_inc = inst_src_in[5]  & reg_incr;
-always @(posedge mclk or posedge puc)
-  if (puc)          r5  <= 16'h0000;
+always @(posedge mclk or posedge puc_rst)
+  if (puc_rst)      r5  <= 16'h0000;
   else if (r5_wr)   r5  <= reg_dest_val_in;
   else if (r5_inc)  r5  <= reg_incr_val;
 

ParseResult:
UPD HdlIdDef@@puc to puc_rst


CommitId: 7c253ff535a74a601fef5ff494f81df6e4d66460
Re-organized the "openMSP430_defines.v" file.
--- a/core/rtl/verilog/omsp_register_file.v
+++ b/core/rtl/verilog/omsp_register_file.v
@@ -243,8 +243,8 @@ always @(posedge mclk or posedge puc)
 reg [15:0] r9;
 wire       r9_wr  = inst_dest[9] & reg_dest_wr;
 wire       r9_inc = inst_src_in[9]  & reg_incr;
-always @(posedge mclk or posedge puc)
-  if (puc)          r9  <= 16'h0000;
+always @(posedge mclk or posedge puc_rst)
+  if (puc_rst)      r9  <= 16'h0000;
   else if (r9_wr)   r9  <= reg_dest_val_in;
   else if (r9_inc)  r9  <= reg_incr_val;
 

ParseResult:
UPD HdlStmIf@@body to body
    UPD HdlValueId@@puc to puc_rst

UPD HdlStmProcess@@ to 
    UPD HdlOp@@RISING to RISING
        UPD HdlValueId@@puc to puc_rst


CommitId: 7c253ff535a74a601fef5ff494f81df6e4d66460
Re-organized the "openMSP430_defines.v" file.
--- a/core/rtl/verilog/omsp_register_file.v
+++ b/core/rtl/verilog/omsp_register_file.v
@@ -252,8 +252,8 @@ always @(posedge mclk or posedge puc)
 reg [15:0] r10;
 wire       r10_wr  = inst_dest[10] & reg_dest_wr;
 wire       r10_inc = inst_src_in[10]  & reg_incr;
-always @(posedge mclk or posedge puc)
-  if (puc)          r10 <= 16'h0000;
+always @(posedge mclk or posedge puc_rst)
+  if (puc_rst)      r10 <= 16'h0000;
   else if (r10_wr)  r10 <= reg_dest_val_in;
   else if (r10_inc) r10 <= reg_incr_val;
 

ParseResult:
UPD HdlStmIf@@body to body
    UPD HdlValueId@@puc to puc_rst

UPD HdlStmProcess@@ to 
    UPD HdlOp@@RISING to RISING
        UPD HdlValueId@@puc to puc_rst


CommitId: 7ffeb42b0f494a45cc60e678a78d12f0c256b819
Separated the Timer A defines from the openMSP430 ones.
--- a/core/rtl/verilog/openMSP430.v
+++ b/core/rtl/verilog/openMSP430.v
@@ -173,15 +181,17 @@ omsp_clock_module clock_module_0 (
     .smclk_en     (smclk_en),      // SMCLK enable
 	     
 // INPUTs
-    .dbg_reset    (dbg_reset),     // Reset CPU from debug interface
+    .cpu_en       (cpu_en),        // Enable CPU code execution (asynchronous)
+    .dbg_cpu_reset(dbg_cpu_reset), // Reset CPU from debug interface
+    .dbg_en       (dbg_en),        // Debug interface enable (asynchronous)
     .dco_clk      (dco_clk),       // Fast oscillator (fast clock)
     .lfxt_clk     (lfxt_clk),      // Low frequency oscillator (typ 32kHz)
     .oscoff       (oscoff),        // Turns off LFXT1 clock input
     .per_addr     (per_addr),      // Peripheral address
     .per_din      (per_din),       // Peripheral data input
     .per_en       (per_en),        // Peripheral enable (high active)
-    .per_wen      (per_wen),       // Peripheral write enable (high active)
-    .reset_n      (reset_n),       // Reset Pin (low active)
+    .per_we       (per_we),        // Peripheral write enable (high active)
+    .reset_n      (reset_n),       // Reset Pin (low active, asynchronous)
     .scg1         (scg1),          // System clock generator 1. Turns off the SMCLK
     .wdt_reset    (wdt_reset)      // Watchdog-timer reset
 );

ParseResult:
UPD HdlIdDef@@per_wen to per_we

INS HdlIdDef@@cpu_en to ports
HdlIdDef: cpu_en
    HdlDirection: IN

INS HdlIdDef@@dbg_en to ports
HdlIdDef: dbg_en
    HdlDirection: IN


CommitId: e20d89c58e33b3eefde4601f57a347d5a228cef4
Add full ASIC support (low-power modes, DFT, ...).
--- a/core/rtl/verilog/omsp_dbg.v
+++ b/core/rtl/verilog/omsp_dbg.v
@@ -60,6 +60,7 @@ module  omsp_dbg (
 			     
 // INPUTs
     cpu_en_s,                       // Enable CPU code execution (synchronous)
+    cpu_id,                         // CPU ID
     dbg_clk,                        // Debug unit clock
     dbg_en_s,                       // Debug interface enable (synchronous)
     dbg_halt_st,                    // Halt/Run status from CPU

ParseResult:
UPD HdlIdDef@@CPU_ID_LO_D to CPU_ID_LO_D
    UPD HdlOp@@SLL to SLL
        DEL HdlValueInt@@1 from ops

UPD HdlIdDef@@CPU_ID_HI_D to CPU_ID_HI_D
    UPD HdlOp@@SLL to SLL
        DEL HdlValueInt@@1 from ops

UPD HdlIdDef@@CPU_CTL_D to CPU_CTL_D
    UPD HdlOp@@SLL to SLL
        DEL HdlValueInt@@1 from ops

UPD HdlIdDef@@CPU_STAT_D to CPU_STAT_D
    UPD HdlOp@@SLL to SLL
        DEL HdlValueInt@@1 from ops

UPD HdlIdDef@@MEM_CTL_D to MEM_CTL_D
    UPD HdlOp@@SLL to SLL
        DEL HdlValueInt@@1 from ops

UPD HdlIdDef@@MEM_ADDR_D to MEM_ADDR_D
    UPD HdlOp@@SLL to SLL
        DEL HdlValueInt@@1 from ops

UPD HdlIdDef@@MEM_DATA_D to MEM_DATA_D
    UPD HdlOp@@SLL to SLL
        DEL HdlValueInt@@1 from ops

UPD HdlIdDef@@MEM_CNT_D to MEM_CNT_D
    UPD HdlOp@@SLL to SLL
        DEL HdlValueInt@@1 from ops

DEL HdlIdDef@@puc_sync from objs
HdlIdDef: puc_sync
    HdlOp: PARAMETRIZATION
        list: ops
            HdlValueId: reg
            HdlOp: DOWNTO
                list: ops
                    HdlValueInt: 1
                    HdlValueInt: 0
    HdlDirection: INTERNAL

DEL HdlStmProcess@@ from objs
HdlStmProcess
    list: sensitivity
        HdlOp: RISING
            list: ops
                HdlValueId: dbg_clk
        HdlOp: RISING
            list: ops
                HdlValueId: dbg_rst
    HdlStmIf: body
        HdlValueId: dbg_rst
        HdlStmAssign: if_true
            HdlValueInt: 11
            HdlValueId: puc_sync
        list: elifs
        HdlStmAssign: if_false
            HdlOp: CONCAT
                list: ops
                    HdlOp: INDEX
                        list: ops
                            HdlValueId: puc_sync
                            HdlValueInt: 0
                    HdlValueId: puc_rst
            HdlValueId: puc_sync

DEL HdlIdDef@@puc_s from objs
HdlIdDef: puc_s
    HdlOp: INDEX
        list: ops
            HdlValueId: puc_sync
            HdlValueInt: 1
    HdlDirection: INTERNAL


CommitId: e20d89c58e33b3eefde4601f57a347d5a228cef4
Add full ASIC support (low-power modes, DFT, ...).
--- a/core/rtl/verilog/omsp_dbg.v
+++ b/core/rtl/verilog/omsp_dbg.v
@@ -77,7 +78,7 @@ module  omsp_dbg (
     fe_mb_en,                       // Frontend Memory bus enable
     fe_mdb_in,                      // Frontend Memory data bus input
     pc,                             // Program counter
-    puc_rst                         // Main system reset
+    puc_pnd_set                     // PUC pending set for the serial debug interface
 );
 
 // OUTPUTs

ParseResult:
INS HdlIdDef@@BASE_D to params
HdlIdDef: BASE_D
    HdlOp: CONCAT
        list: ops
            HdlOp: REPL_CONCAT
                list: ops
                    HdlOp: SUB
                        list: ops
                            HdlValueId: NR_REG
                            HdlValueInt: 1
                    HdlValueInt: 0
            HdlValueInt: 1
    HdlDirection: INTERNAL

UPD HdlIdDef@@CPU_ID_LO_D to CPU_ID_LO_D
    UPD HdlOp@@SLL to SLL
        INS HdlValueId@@BASE_D to ops

UPD HdlIdDef@@CPU_ID_HI_D to CPU_ID_HI_D
    UPD HdlOp@@SLL to SLL
        INS HdlValueId@@BASE_D to ops

UPD HdlIdDef@@CPU_CTL_D to CPU_CTL_D
    UPD HdlOp@@SLL to SLL
        INS HdlValueId@@BASE_D to ops

UPD HdlIdDef@@CPU_STAT_D to CPU_STAT_D
    UPD HdlOp@@SLL to SLL
        INS HdlValueId@@BASE_D to ops

UPD HdlIdDef@@MEM_CTL_D to MEM_CTL_D
    UPD HdlOp@@SLL to SLL
        INS HdlValueId@@BASE_D to ops

DEL HdlIdDef@@cpu_version from objs
HdlIdDef: cpu_version
    HdlOp: PARAMETRIZATION
        list: ops
            HdlValueId: wire
            HdlOp: DOWNTO
                list: ops
                    HdlValueInt: 2
                    HdlValueInt: 0
    HdlValueInt: 1
    HdlDirection: INTERNAL

DEL HdlIdDef@@cpu_asic from objs
HdlIdDef: cpu_asic
    HdlValueInt: 0
    HdlDirection: INTERNAL

DEL HdlIdDef@@user_version from objs
HdlIdDef: user_version
    HdlOp: PARAMETRIZATION
        list: ops
            HdlValueId: wire
            HdlOp: DOWNTO
                list: ops
                    HdlValueInt: 4
                    HdlValueInt: 0
    HdlValueInt: 00000
    HdlDirection: INTERNAL

DEL HdlIdDef@@per_space from objs
HdlIdDef: per_space
    HdlOp: PARAMETRIZATION
        list: ops
            HdlValueId: wire
            HdlOp: DOWNTO
                list: ops
                    HdlValueInt: 6
                    HdlValueInt: 0
    HdlOp: SRL
        list: ops
            HdlValueInt: 512
            HdlValueInt: 9
    HdlDirection: INTERNAL

DEL HdlIdDef@@mpy_info from objs
HdlIdDef: mpy_info
    HdlValueInt: 1
    HdlDirection: INTERNAL


CommitId: e20d89c58e33b3eefde4601f57a347d5a228cef4
Add full ASIC support (low-power modes, DFT, ...).
--- a/core/rtl/verilog/omsp_dbg.v
+++ b/core/rtl/verilog/omsp_dbg.v
@@ -95,6 +96,7 @@ output              dbg_uart_txd;   // Debug interface: UART TXD
 // INPUTs
 //=========
 input               cpu_en_s;       // Enable CPU code execution (synchronous)
+input        [31:0] cpu_id;         // CPU ID
 input               dbg_clk;        // Debug unit clock
 input               dbg_en_s;       // Debug interface enable (synchronous)
 input               dbg_halt_st;    // Halt/Run status from CPU

ParseResult:
INS HdlIdDef@@reg_wr to objs
HdlIdDef: reg_wr
    HdlOp: PARAMETRIZATION
        list: ops
            HdlValueId: wire
            HdlOp: DOWNTO
                list: ops
                    HdlOp: SUB
                        list: ops
                            HdlValueId: NR_REG
                            HdlValueInt: 1
                    HdlValueInt: 0
    HdlOp: AND
        list: ops
            HdlValueId: reg_dec
            HdlOp: REPL_CONCAT
                list: ops
                    HdlValueId: NR_REG
                    HdlValueId: reg_write
    HdlDirection: INTERNAL

INS HdlIdDef@@reg_rd to objs
HdlIdDef: reg_rd
    HdlOp: PARAMETRIZATION
        list: ops
            HdlValueId: wire
            HdlOp: DOWNTO
                list: ops
                    HdlOp: SUB
                        list: ops
                            HdlValueId: NR_REG
                            HdlValueInt: 1
                    HdlValueInt: 0
    HdlOp: AND
        list: ops
            HdlValueId: reg_dec
            HdlOp: REPL_CONCAT
                list: ops
                    HdlValueId: NR_REG
                    HdlValueId: reg_read
    HdlDirection: INTERNAL


CommitId: e20d89c58e33b3eefde4601f57a347d5a228cef4
Add full ASIC support (low-power modes, DFT, ...).
--- a/core/rtl/verilog/omsp_dbg.v
+++ b/core/rtl/verilog/omsp_dbg.v
@@ -264,16 +263,18 @@ always @(dbg_addr_in)
     BRK3_ADDR0:  reg_dec  =  BRK3_ADDR0_D;
     BRK3_ADDR1:  reg_dec  =  BRK3_ADDR1_D;
 `endif
-    default:     reg_dec  =  {64{1'b0}};
+  // pragma coverage off
+    default:     reg_dec  =  {NR_REG{1'b0}};
+  // pragma coverage on
   endcase
 
 // Read/Write probes
-wire         reg_write =  dbg_wr;
-wire         reg_read  =  1'b1;
+wire               reg_write =  dbg_wr;
+wire               reg_read  =  1'b1;
 
 // Read/Write vectors
-wire  [63:0] reg_wr    = reg_dec & {64{reg_write}};
-wire  [63:0] reg_rd    = reg_dec & {64{reg_read}};
+wire  [NR_REG-1:0] reg_wr    = reg_dec & {NR_REG{reg_write}};
+wire  [NR_REG-1:0] reg_rd    = reg_dec & {NR_REG{reg_read}};
 
 
 //=============================================================================

ParseResult:
UPD HdlIdDef@@puc_rst to puc_pnd_set


CommitId: c87d864c268bea9b183261dbf9b1deea3f863fb4
Fixed Hardware Multiplier byte operations bug: http://opencores.org/bug,assign,2247
--- a/fpga/xilinx_diligent_s3board/rtl/verilog/openmsp430/omsp_multiplier.v
+++ b/fpga/xilinx_diligent_s3board/rtl/verilog/openmsp430/omsp_multiplier.v
@@ -121,29 +121,31 @@ wire  early_read;
 //============================================================================
 
 // Local register selection
-wire              reg_sel   =  per_en & (per_addr[13:DEC_WD-1]==BASE_ADDR[14:DEC_WD]);
+wire              reg_sel     =  per_en & (per_addr[13:DEC_WD-1]==BASE_ADDR[14:DEC_WD]);
 
 // Register local address
-wire [DEC_WD-1:0] reg_addr  =  {per_addr[DEC_WD-2:0], 1'b0};
+wire [DEC_WD-1:0] reg_addr    =  {per_addr[DEC_WD-2:0], 1'b0};
 
 // Register address decode
-wire [DEC_SZ-1:0] reg_dec   =  (OP1_MPY_D   &  {DEC_SZ{(reg_addr == OP1_MPY  )}})  |
-                               (OP1_MPYS_D  &  {DEC_SZ{(reg_addr == OP1_MPYS )}})  |
-                               (OP1_MAC_D   &  {DEC_SZ{(reg_addr == OP1_MAC  )}})  |
-                               (OP1_MACS_D  &  {DEC_SZ{(reg_addr == OP1_MACS )}})  |
-                               (OP2_D       &  {DEC_SZ{(reg_addr == OP2      )}})  |
-                               (RESLO_D     &  {DEC_SZ{(reg_addr == RESLO    )}})  |
-                               (RESHI_D     &  {DEC_SZ{(reg_addr == RESHI    )}})  |
-                               (SUMEXT_D    &  {DEC_SZ{(reg_addr == SUMEXT   )}});
+wire [DEC_SZ-1:0] reg_dec     =  (OP1_MPY_D   &  {DEC_SZ{(reg_addr == OP1_MPY  )}})  |
+                                 (OP1_MPYS_D  &  {DEC_SZ{(reg_addr == OP1_MPYS )}})  |
+                                 (OP1_MAC_D   &  {DEC_SZ{(reg_addr == OP1_MAC  )}})  |
+                                 (OP1_MACS_D  &  {DEC_SZ{(reg_addr == OP1_MACS )}})  |
+                                 (OP2_D       &  {DEC_SZ{(reg_addr == OP2      )}})  |
+                                 (RESLO_D     &  {DEC_SZ{(reg_addr == RESLO    )}})  |
+                                 (RESHI_D     &  {DEC_SZ{(reg_addr == RESHI    )}})  |
+                                 (SUMEXT_D    &  {DEC_SZ{(reg_addr == SUMEXT   )}});
 		   
 // Read/Write probes
-wire              reg_write =  |per_we & reg_sel;
-wire              reg_read  = ~|per_we & reg_sel;
+wire              reg_write   =  |per_we & reg_sel;
+wire              reg_read    = ~|per_we & reg_sel;
 
 // Read/Write vectors
-wire [DEC_SZ-1:0] reg_wr    = reg_dec & {DEC_SZ{reg_write}};
-wire [DEC_SZ-1:0] reg_rd    = reg_dec & {DEC_SZ{reg_read}};
+wire [DEC_SZ-1:0] reg_wr      = reg_dec & {DEC_SZ{reg_write}};
+wire [DEC_SZ-1:0] reg_rd      = reg_dec & {DEC_SZ{reg_read}};
 
+// Masked input data for byte access
+wire       [15:0] per_din_msk =  per_din & {{8{per_we[1]}}, 8'hff};
 
 //============================================================================
 // 3) REGISTERS

ParseResult:
UPD HdlStmAssign@@ to 
    UPD HdlValueId@@per_din to per_din_msk

UPD HdlStmAssign@@ to 
    UPD HdlValueId@@per_din to per_din_msk


CommitId: 7c253ff535a74a601fef5ff494f81df6e4d66460
Re-organized the "openMSP430_defines.v" file.
--- a/fpga/xilinx_diligent_s3board/rtl/verilog/driver_7segment.v
+++ b/fpga/xilinx_diligent_s3board/rtl/verilog/driver_7segment.v
@@ -59,7 +59,7 @@ module  driver_7segment (
     per_din,                        // Peripheral data input
     per_en,                         // Peripheral enable (high active)
     per_we,                         // Peripheral write enable (high active)
-    puc                             // Main system reset
+    puc_rst                         // Main system reset
 );
 
 // OUTPUTs

ParseResult:
UPD HdlIdDef@@puc to puc_rst


CommitId: 7c253ff535a74a601fef5ff494f81df6e4d66460
Re-organized the "openMSP430_defines.v" file.
--- a/fpga/xilinx_diligent_s3board/rtl/verilog/driver_7segment.v
+++ b/fpga/xilinx_diligent_s3board/rtl/verilog/driver_7segment.v
@@ -140,11 +151,11 @@ wire [255:0] reg_rd       = reg_dec & {256{reg_read}};
 //-----------------
 reg  [7:0] digit0;
 
-wire       digit0_wr  = DIGIT0[0] ? reg_hi_wr[DIGIT0/2] : reg_lo_wr[DIGIT0/2];
-wire [7:0] digit0_nxt = DIGIT0[0] ? per_din[15:8]       : per_din[7:0];
+wire       digit0_wr  = DIGIT0[0] ? reg_hi_wr[DIGIT0] : reg_lo_wr[DIGIT0];
+wire [7:0] digit0_nxt = DIGIT0[0] ? per_din[15:8]     : per_din[7:0];
 
-always @ (posedge mclk or posedge puc)
-  if (puc)            digit0 <=  8'h00;
+always @ (posedge mclk or posedge puc_rst)
+  if (puc_rst)        digit0 <=  8'h00;
   else if (digit0_wr) digit0 <=  digit0_nxt;
 
    

ParseResult:
UPD HdlIdDef@@reg_dec to reg_dec
    INS HdlOp@@OR to reg_dec
    INS HdlDirection@@INTERNAL to reg_dec
    UPD HdlOp@@OR to OR
        INS list@@ops to OR
        INS HdlOp@@OR to ops
        UPD HdlOp@@OR to OR
            INS list@@ops to OR
            INS HdlOp@@OR to ops
            UPD HdlOp@@OR to OR
                INS list@@ops to OR
                INS HdlOp@@AND to ops
                INS HdlOp@@AND to ops
                UPD HdlOp@@AND to AND
                    INS list@@ops to AND
                    INS HdlOp@@REPL_CONCAT to ops
                    UPD HdlOp@@REPL_CONCAT to REPL_CONCAT
                        INS list@@ops to REPL_CONCAT
                        INS HdlOp@@EQ to ops
                        UPD HdlOp@@EQ to EQ
                            INS list@@ops to EQ
                UPD HdlOp@@AND to AND
                    INS list@@ops to AND
                    INS HdlOp@@REPL_CONCAT to ops
                    UPD HdlOp@@REPL_CONCAT to REPL_CONCAT
                        INS list@@ops to REPL_CONCAT
                        INS HdlOp@@EQ to ops
                        UPD HdlOp@@EQ to EQ
                            INS list@@ops to EQ
                            INS HdlValueId@@reg_addr to ops
            UPD HdlOp@@AND to AND
                INS list@@ops to AND
                INS HdlValueId@@DIGIT2_D to ops
                INS HdlOp@@REPL_CONCAT to ops
                UPD HdlOp@@REPL_CONCAT to REPL_CONCAT
                    INS list@@ops to REPL_CONCAT
                    INS HdlValueId@@DEC_SZ to ops
                    INS HdlOp@@EQ to ops
                    UPD HdlOp@@EQ to EQ
                        INS HdlOp@@SRL to ops
                        UPD HdlOp@@SRL to SRL
                            INS list@@ops to SRL
                            INS HdlValueInt@@1 to ops
        UPD HdlOp@@AND to AND
            UPD HdlOp@@REPL_CONCAT to REPL_CONCAT
                INS list@@ops to REPL_CONCAT
                INS HdlValueId@@DEC_SZ to ops
                INS HdlOp@@EQ to ops
                UPD HdlOp@@EQ to EQ
                    INS list@@ops to EQ
                    INS HdlValueId@@reg_addr to ops
                    INS HdlOp@@SRL to ops
                    UPD HdlOp@@SRL to SRL
                        INS HdlValueId@@DIGIT3 to ops
    UPD HdlOp@@PARAMETRIZATION to PARAMETRIZATION
        INS HdlOp@@DOWNTO to ops
        UPD HdlOp@@DOWNTO to DOWNTO
            INS list@@ops to DOWNTO
            INS HdlOp@@SUB to ops
            INS HdlValueInt@@0 to ops
            UPD HdlOp@@SUB to SUB
                INS list@@ops to SUB
                INS HdlValueInt@@1 to ops

UPD HdlStmIf@@body to body
    UPD HdlValueId@@puc to puc_rst

UPD HdlStmProcess@@ to 
    UPD HdlOp@@RISING to RISING
        UPD HdlValueId@@puc to puc_rst

UPD HdlIdDef@@digit0_wr to digit0_wr
    UPD HdlOp@@TERNARY to TERNARY
        UPD HdlOp@@INDEX to INDEX
            UPD HdlOp@@DIV to DIV
                MOV HdlValueId@@DIGIT0 to ops
                HdlValueId: DIGIT0
                DEL HdlValueInt@@2 from ops
                DEL list@@ops from DIV
            DEL HdlOp@@DIV from ops
        UPD HdlOp@@INDEX to INDEX
            UPD HdlOp@@DIV to DIV
                MOV HdlValueId@@DIGIT0 to ops
                HdlValueId: DIGIT0
                DEL HdlValueInt@@2 from ops
                DEL list@@ops from DIV
            DEL HdlOp@@DIV from ops


CommitId: 7c253ff535a74a601fef5ff494f81df6e4d66460
Re-organized the "openMSP430_defines.v" file.
--- a/fpga/xilinx_diligent_s3board/rtl/verilog/driver_7segment.v
+++ b/fpga/xilinx_diligent_s3board/rtl/verilog/driver_7segment.v
@@ -152,11 +163,11 @@ always @ (posedge mclk or posedge puc)
 //-----------------
 reg  [7:0] digit1;
 
-wire       digit1_wr  = DIGIT1[0] ? reg_hi_wr[DIGIT1/2] : reg_lo_wr[DIGIT1/2];
-wire [7:0] digit1_nxt = DIGIT1[0] ? per_din[15:8]       : per_din[7:0];
+wire       digit1_wr  = DIGIT1[0] ? reg_hi_wr[DIGIT1] : reg_lo_wr[DIGIT1];
+wire [7:0] digit1_nxt = DIGIT1[0] ? per_din[15:8]     : per_din[7:0];
 
-always @ (posedge mclk or posedge puc)
-  if (puc)            digit1 <=  8'h00;
+always @ (posedge mclk or posedge puc_rst)
+  if (puc_rst)        digit1 <=  8'h00;
   else if (digit1_wr) digit1 <=  digit1_nxt;
 
    

ParseResult:
UPD HdlStmIf@@body to body
    UPD HdlValueId@@puc to puc_rst

UPD HdlStmProcess@@ to 
    UPD HdlOp@@RISING to RISING
        UPD HdlValueId@@puc to puc_rst

UPD HdlIdDef@@reg_hi_wr to reg_hi_wr
    UPD HdlOp@@PARAMETRIZATION to PARAMETRIZATION
        UPD HdlOp@@DOWNTO to DOWNTO
            INS HdlOp@@SUB to ops
            UPD HdlOp@@SUB to SUB
                INS list@@ops to SUB
                INS HdlValueId@@DEC_SZ to ops
    UPD HdlOp@@AND to AND
        UPD HdlOp@@REPL_CONCAT to REPL_CONCAT
            INS HdlValueId@@DEC_SZ to ops

UPD HdlIdDef@@reg_lo_wr to reg_lo_wr
    UPD HdlOp@@PARAMETRIZATION to PARAMETRIZATION
        UPD HdlOp@@DOWNTO to DOWNTO
            INS HdlOp@@SUB to ops
            UPD HdlOp@@SUB to SUB
                INS list@@ops to SUB
                INS HdlValueId@@DEC_SZ to ops
    UPD HdlOp@@AND to AND
        UPD HdlOp@@REPL_CONCAT to REPL_CONCAT
            INS HdlValueId@@DEC_SZ to ops

UPD HdlIdDef@@reg_rd to reg_rd
    UPD HdlOp@@PARAMETRIZATION to PARAMETRIZATION
        UPD HdlOp@@DOWNTO to DOWNTO
            INS HdlOp@@SUB to ops
            UPD HdlOp@@SUB to SUB
                INS list@@ops to SUB
                INS HdlValueId@@DEC_SZ to ops
    UPD HdlOp@@AND to AND
        UPD HdlOp@@REPL_CONCAT to REPL_CONCAT
            INS HdlValueId@@DEC_SZ to ops

UPD HdlIdDef@@digit1_wr to digit1_wr
    UPD HdlOp@@TERNARY to TERNARY
        UPD HdlOp@@INDEX to INDEX
            UPD HdlOp@@DIV to DIV
                MOV HdlValueId@@DIGIT1 to ops
                HdlValueId: DIGIT1
                DEL HdlValueInt@@2 from ops
                DEL list@@ops from DIV
            DEL HdlOp@@DIV from ops
        UPD HdlOp@@INDEX to INDEX
            UPD HdlOp@@DIV to DIV
                MOV HdlValueId@@DIGIT1 to ops
                HdlValueId: DIGIT1
                DEL HdlValueInt@@2 from ops
                DEL list@@ops from DIV
            DEL HdlOp@@DIV from ops


CommitId: 7c253ff535a74a601fef5ff494f81df6e4d66460
Re-organized the "openMSP430_defines.v" file.
--- a/fpga/xilinx_diligent_s3board/rtl/verilog/driver_7segment.v
+++ b/fpga/xilinx_diligent_s3board/rtl/verilog/driver_7segment.v
@@ -164,11 +175,11 @@ always @ (posedge mclk or posedge puc)
 //-----------------
 reg  [7:0] digit2;
 
-wire       digit2_wr  = DIGIT2[0] ? reg_hi_wr[DIGIT2/2] : reg_lo_wr[DIGIT2/2];
-wire [7:0] digit2_nxt = DIGIT2[0] ? per_din[15:8]       : per_din[7:0];
+wire       digit2_wr  = DIGIT2[0] ? reg_hi_wr[DIGIT2] : reg_lo_wr[DIGIT2];
+wire [7:0] digit2_nxt = DIGIT2[0] ? per_din[15:8]     : per_din[7:0];
 
-always @ (posedge mclk or posedge puc)
-  if (puc)            digit2 <=  8'h00;
+always @ (posedge mclk or posedge puc_rst)
+  if (puc_rst)        digit2 <=  8'h00;
   else if (digit2_wr) digit2 <=  digit2_nxt;
 
    

ParseResult:
UPD HdlStmIf@@body to body
    UPD HdlValueId@@puc to puc_rst

UPD HdlStmProcess@@ to 
    UPD HdlOp@@RISING to RISING
        UPD HdlValueId@@puc to puc_rst

UPD HdlIdDef@@digit2_wr to digit2_wr
    UPD HdlOp@@TERNARY to TERNARY
        UPD HdlOp@@INDEX to INDEX
            UPD HdlOp@@DIV to DIV
                MOV HdlValueId@@DIGIT2 to ops
                HdlValueId: DIGIT2
                DEL HdlValueInt@@2 from ops
                DEL list@@ops from DIV
            DEL HdlOp@@DIV from ops
        UPD HdlOp@@INDEX to INDEX
            UPD HdlOp@@DIV to DIV
                MOV HdlValueId@@DIGIT2 to ops
                HdlValueId: DIGIT2
                DEL HdlValueInt@@2 from ops
                DEL list@@ops from DIV
            DEL HdlOp@@DIV from ops


CommitId: 7c253ff535a74a601fef5ff494f81df6e4d66460
Re-organized the "openMSP430_defines.v" file.
--- a/fpga/xilinx_diligent_s3board/rtl/verilog/driver_7segment.v
+++ b/fpga/xilinx_diligent_s3board/rtl/verilog/driver_7segment.v
@@ -176,11 +187,11 @@ always @ (posedge mclk or posedge puc)
 //-----------------
 reg  [7:0] digit3;
 
-wire       digit3_wr  = DIGIT3[0] ? reg_hi_wr[DIGIT3/2] : reg_lo_wr[DIGIT3/2];
-wire [7:0] digit3_nxt = DIGIT3[0] ? per_din[15:8]       : per_din[7:0];
+wire       digit3_wr  = DIGIT3[0] ? reg_hi_wr[DIGIT3] : reg_lo_wr[DIGIT3];
+wire [7:0] digit3_nxt = DIGIT3[0] ? per_din[15:8]     : per_din[7:0];
 
-always @ (posedge mclk or posedge puc)
-  if (puc)            digit3 <=  8'h00;
+always @ (posedge mclk or posedge puc_rst)
+  if (puc_rst)        digit3 <=  8'h00;
   else if (digit3_wr) digit3 <=  digit3_nxt;
 
 

ParseResult:
UPD HdlStmIf@@body to body
    UPD HdlValueId@@puc to puc_rst

UPD HdlStmProcess@@ to 
    UPD HdlOp@@RISING to RISING
        UPD HdlValueId@@puc to puc_rst

UPD HdlIdDef@@digit3_wr to digit3_wr
    UPD HdlOp@@TERNARY to TERNARY
        UPD HdlOp@@INDEX to INDEX
            UPD HdlOp@@DIV to DIV
                MOV HdlValueId@@DIGIT3 to ops
                HdlValueId: DIGIT3
                DEL HdlValueInt@@2 from ops
                DEL list@@ops from DIV
            DEL HdlOp@@DIV from ops
        UPD HdlOp@@INDEX to INDEX
            UPD HdlOp@@DIV to DIV
                MOV HdlValueId@@DIGIT3 to ops
                HdlValueId: DIGIT3
                DEL HdlValueInt@@2 from ops
                DEL list@@ops from DIV
            DEL HdlOp@@DIV from ops


CommitId: 7c253ff535a74a601fef5ff494f81df6e4d66460
Re-organized the "openMSP430_defines.v" file.
--- a/fpga/xilinx_diligent_s3board/rtl/verilog/driver_7segment.v
+++ b/fpga/xilinx_diligent_s3board/rtl/verilog/driver_7segment.v
@@ -189,10 +200,10 @@ always @ (posedge mclk or posedge puc)
 //============================================================================
 
 // Data output mux
-wire [15:0] digit0_rd   = (digit0  & {8{reg_rd[DIGIT0/2]}})  << (8 & {4{DIGIT0[0]}});
-wire [15:0] digit1_rd   = (digit1  & {8{reg_rd[DIGIT1/2]}})  << (8 & {4{DIGIT1[0]}});
-wire [15:0] digit2_rd   = (digit2  & {8{reg_rd[DIGIT2/2]}})  << (8 & {4{DIGIT2[0]}});
-wire [15:0] digit3_rd   = (digit3  & {8{reg_rd[DIGIT3/2]}})  << (8 & {4{DIGIT3[0]}});
+wire [15:0] digit0_rd   = (digit0  & {8{reg_rd[DIGIT0]}})  << (8 & {4{DIGIT0[0]}});
+wire [15:0] digit1_rd   = (digit1  & {8{reg_rd[DIGIT1]}})  << (8 & {4{DIGIT1[0]}});
+wire [15:0] digit2_rd   = (digit2  & {8{reg_rd[DIGIT2]}})  << (8 & {4{DIGIT2[0]}});
+wire [15:0] digit3_rd   = (digit3  & {8{reg_rd[DIGIT3]}})  << (8 & {4{DIGIT3[0]}});
 
 wire [15:0] per_dout  =  digit0_rd  |
                          digit1_rd  |

ParseResult:
UPD HdlIdDef@@digit0_rd to digit0_rd
    UPD HdlOp@@SLL to SLL
        UPD HdlOp@@AND to AND
            UPD HdlOp@@REPL_CONCAT to REPL_CONCAT
                UPD HdlOp@@INDEX to INDEX
                    UPD HdlOp@@DIV to DIV
                        MOV HdlValueId@@DIGIT0 to ops
                        HdlValueId: DIGIT0
                        DEL HdlValueInt@@2 from ops
                        DEL list@@ops from DIV
                    DEL HdlOp@@DIV from ops

UPD HdlIdDef@@digit1_rd to digit1_rd
    UPD HdlOp@@SLL to SLL
        UPD HdlOp@@AND to AND
            UPD HdlOp@@REPL_CONCAT to REPL_CONCAT
                UPD HdlOp@@INDEX to INDEX
                    UPD HdlOp@@DIV to DIV
                        MOV HdlValueId@@DIGIT1 to ops
                        HdlValueId: DIGIT1
                        DEL HdlValueInt@@2 from ops
                        DEL list@@ops from DIV
                    DEL HdlOp@@DIV from ops

UPD HdlIdDef@@digit2_rd to digit2_rd
    UPD HdlOp@@SLL to SLL
        UPD HdlOp@@AND to AND
            UPD HdlOp@@REPL_CONCAT to REPL_CONCAT
                UPD HdlOp@@INDEX to INDEX
                    UPD HdlOp@@DIV to DIV
                        MOV HdlValueId@@DIGIT2 to ops
                        HdlValueId: DIGIT2
                        DEL HdlValueInt@@2 from ops
                        DEL list@@ops from DIV
                    DEL HdlOp@@DIV from ops

UPD HdlIdDef@@digit3_rd to digit3_rd
    UPD HdlOp@@SLL to SLL
        UPD HdlOp@@AND to AND
            UPD HdlOp@@REPL_CONCAT to REPL_CONCAT
                UPD HdlOp@@INDEX to INDEX
                    UPD HdlOp@@DIV to DIV
                        MOV HdlValueId@@DIGIT3 to ops
                        HdlValueId: DIGIT3
                        DEL HdlValueInt@@2 from ops
                        DEL list@@ops from DIV
                    DEL HdlOp@@DIV from ops


CommitId: 7c253ff535a74a601fef5ff494f81df6e4d66460
Re-organized the "openMSP430_defines.v" file.
--- a/fpga/xilinx_diligent_s3board/rtl/verilog/driver_7segment.v
+++ b/fpga/xilinx_diligent_s3board/rtl/verilog/driver_7segment.v
@@ -209,9 +220,9 @@ wire [15:0] per_dout  =  digit0_rd  |
 
 // Free running counter
 reg [23:0] anode_cnt;
-always @ (posedge mclk or posedge puc)
-if (puc) anode_cnt <=  24'h00_0000;
-else     anode_cnt <=  anode_cnt+24'h00_0001;
+always @ (posedge mclk or posedge puc_rst)
+if (puc_rst) anode_cnt <=  24'h00_0000;
+else         anode_cnt <=  anode_cnt+24'h00_0001;
 
 // Anode selection
 wire [3:0] seg_an  = (4'h1 << anode_cnt[17:16]);
ParseResult:
UPD HdlStmIf@@body to body
    UPD HdlValueId@@puc to puc_rst

UPD HdlStmProcess@@ to 
    UPD HdlOp@@RISING to RISING
        UPD HdlValueId@@puc to puc_rst


CommitId: e20d89c58e33b3eefde4601f57a347d5a228cef4
Add full ASIC support (low-power modes, DFT, ...).
--- a/core/rtl/verilog/omsp_execution_unit.v
+++ b/core/rtl/verilog/omsp_execution_unit.v
@@ -58,6 +58,7 @@ module  omsp_execution_unit (
     oscoff,                        // Turns off LFXT1 clock input
     pc_sw,                         // Program counter software value
     pc_sw_wr,                      // Program counter software write
+    scg0,                          // System clock generator 1. Turns off the DCO
     scg1,                          // System clock generator 1. Turns off the SMCLK
 
 // INPUTs

ParseResult:
INS HdlIdDef@@scan_enable to ports
HdlIdDef: scan_enable
    HdlDirection: IN

UPD HdlIdDef@@reg_sr_clr to reg_sr_clr
    MOV HdlOp@@EQ to reg_sr_clr
    HdlOp: EQ
        list: ops
            HdlValueId: e_state
            HdlValueInt: 2
    DEL HdlDirection@@INTERNAL from reg_sr_clr

DEL HdlIdDef@@reg_sr_clr from objs


CommitId: e20d89c58e33b3eefde4601f57a347d5a228cef4
Add full ASIC support (low-power modes, DFT, ...).
--- a/core/rtl/verilog/omsp_execution_unit.v
+++ b/core/rtl/verilog/omsp_execution_unit.v
@@ -98,6 +100,7 @@ output       [15:0] mdb_out;       // Memory data bus output
 output 	            oscoff;        // Turns off LFXT1 clock input
 output       [15:0] pc_sw;         // Program counter software value
 output              pc_sw_wr;      // Program counter software write
+output              scg0;          // System clock generator 1. Turns off the DCO
 output              scg1;          // System clock generator 1. Turns off the SMCLK
 
 // INPUTs

ParseResult:
UPD HdlIdDef@@dst_fffe_sel to dst_fffe_sel
    UPD HdlOp@@OR to OR
        UPD HdlOp@@OR to OR
            UPD HdlOp@@OR to OR
                UPD HdlOp@@OR to OR
                    UPD HdlOp@@OR to OR
                        MOV HdlOp@@EQ to ops
                        HdlOp: EQ
                            list: ops
                                HdlValueId: e_state
                                HdlValueInt: 0


CommitId: e20d89c58e33b3eefde4601f57a347d5a228cef4
Add full ASIC support (low-power modes, DFT, ...).
--- a/core/rtl/verilog/omsp_execution_unit.v
+++ b/core/rtl/verilog/omsp_execution_unit.v
@@ -125,6 +128,7 @@ input        [15:0] mdb_in;        // Memory data bus input
 input        [15:0] pc;            // Program counter
 input        [15:0] pc_nxt;        // Next PC value (for CALL & IRQ)
 input               puc_rst;       // Main system reset
+input               scan_enable;   // Scan enable (active during scan shifting)
 
 
 //=============================================================================

ParseResult:
UPD HdlStmProcess@@ to 
    UPD HdlOp@@RISING to RISING
        UPD HdlValueId@@mclk to mclk_mdb_out_nxt

UPD HdlStmIf@@body to body
    UPD HdlOp@@OR to OR
        MOV HdlOp@@OR to ops
        HdlOp: OR
            list: ops
                HdlOp: AND
                    list: ops
                        HdlOp: EQ
                            list: ops
                                HdlValueId: e_state
                                HdlValueInt: b
                        HdlOp: NEG
                            list: ops
                                HdlOp: INDEX
                                    list: ops
                                        HdlValueId: inst_so
                                        HdlValueInt: 5
                HdlOp: EQ
                    list: ops
                        HdlValueId: e_state
                        HdlValueInt: 0
        UPD HdlOp@@OR to OR
            MOV HdlOp@@AND to ops
            HdlOp: AND
                list: ops
                    HdlOp: EQ
                        list: ops
                            HdlValueId: e_state
                            HdlValueInt: b
                    HdlOp: NEG
                        list: ops
                            HdlOp: INDEX
                                list: ops
                                    HdlValueId: inst_so
                                    HdlValueInt: 5
    MOV HdlOp@@OR to 
    HdlOp: OR
        list: ops
            HdlOp: OR
                list: ops
                    HdlOp: AND
                        list: ops
                            HdlOp: EQ
                                list: ops
                                    HdlValueId: e_state
                                    HdlValueInt: b
                            HdlOp: NEG
                                list: ops
                                    HdlOp: INDEX
                                        list: ops
                                            HdlValueId: inst_so
                                            HdlValueInt: 5
                    HdlOp: EQ
                        list: ops
                            HdlValueId: e_state
                            HdlValueInt: 0
            HdlOp: EQ
                list: ops
                    HdlValueId: e_state
                    HdlValueInt: 2


CommitId: 7c253ff535a74a601fef5ff494f81df6e4d66460
Re-organized the "openMSP430_defines.v" file.
--- a/fpga/xilinx_diligent_s3board/rtl/verilog/openmsp430/omsp_watchdog.v
+++ b/fpga/xilinx_diligent_s3board/rtl/verilog/openmsp430/omsp_watchdog.v
@@ -59,7 +59,7 @@ module  omsp_watchdog (
     per_din,                        // Peripheral data input
     per_en,                         // Peripheral enable (high active)
     per_we,                         // Peripheral write enable (high active)
-    puc,                            // Main system reset
+    puc_rst,                        // Main system reset
     smclk_en,                       // SMCLK enable
     wdtie                           // Watchdog timer interrupt enable
 );

ParseResult:
UPD HdlStmIf@@body to body
    UPD HdlValueId@@puc to puc_rst

UPD HdlStmProcess@@ to 
    UPD HdlOp@@RISING to RISING
        UPD HdlValueId@@puc to puc_rst


CommitId: 7c253ff535a74a601fef5ff494f81df6e4d66460
Re-organized the "openMSP430_defines.v" file.
--- a/fpga/actel_m1a3pl_dev_kit/rtl/verilog/openmsp430/omsp_mem_backbone.v
+++ b/fpga/actel_m1a3pl_dev_kit/rtl/verilog/openmsp430/omsp_mem_backbone.v
@@ -31,9 +31,9 @@
 //              - Olivier Girard,    olgirard@gmail.com
 //
 //----------------------------------------------------------------------------
-// $Rev: 106 $
+// $Rev: 103 $
 // $LastChangedBy: olivier.girard $
-// $LastChangedDate: 2011-03-25 23:01:03 +0100 (Fri, 25 Mar 2011) $
+// $LastChangedDate: 2011-03-05 15:44:48 +0100 (Sat, 05 Mar 2011) $
 //----------------------------------------------------------------------------
 `ifdef OMSP_NO_INCLUDE
 `else

ParseResult:
UPD HdlIdDef@@dbg_dmem_addr to dbg_dmem_addr
    INS HdlOp@@SUB to dbg_dmem_addr
    UPD HdlOp@@SUB to SUB
        INS list@@ops to SUB
        UPD HdlOp@@CONCAT to CONCAT
            INS HdlValueInt@@0 to ops

UPD HdlIdDef@@eu_dmem_addr to eu_dmem_addr
    UPD HdlOp@@SUB to SUB
        INS HdlOp@@CONCAT to ops
        UPD HdlOp@@CONCAT to CONCAT
            INS list@@ops to CONCAT
            INS HdlValueInt@@0 to ops

UPD HdlIdDef@@dbg_per_en to dbg_per_en
    UPD HdlOp@@AND to AND
        UPD HdlOp@@EQ to EQ
            UPD HdlValueInt@@00 to 0
            MOV HdlValueInt@@00 to ops
            HdlValueInt: 00
            UPD HdlOp@@INDEX to INDEX
                UPD HdlOp@@DOWNTO to DOWNTO
                    UPD HdlValueInt@@9 to 8
                    MOV HdlValueInt@@9 to ops
                    HdlValueInt: 9

UPD HdlIdDef@@eu_per_en to eu_per_en
    UPD HdlOp@@AND to AND
        UPD HdlOp@@EQ to EQ
            UPD HdlValueInt@@00 to 0
            MOV HdlValueInt@@00 to ops
            HdlValueInt: 00


CommitId: 7c253ff535a74a601fef5ff494f81df6e4d66460
Re-organized the "openMSP430_defines.v" file.
--- a/fpga/actel_m1a3pl_dev_kit/rtl/verilog/openmsp430/omsp_mem_backbone.v
+++ b/fpga/actel_m1a3pl_dev_kit/rtl/verilog/openmsp430/omsp_mem_backbone.v
@@ -172,17 +172,19 @@ wire               fe_pmem_wait  = (~fe_pmem_cen & ~eu_pmem_cen);
 
 // Peripherals
 //--------------------
-wire         dbg_per_en    =  dbg_mem_en & (dbg_mem_addr[15:9]==7'h00);
-wire         eu_per_en     =  eu_mb_en   & (eu_mab[14:8]==7'h00);
+wire              dbg_per_en   =  dbg_mem_en & (dbg_mem_addr[15:`PER_AWIDTH+1]=={15-`PER_AWIDTH{1'b0}});
+wire              eu_per_en    =  eu_mb_en   & (eu_mab[14:`PER_AWIDTH]        =={15-`PER_AWIDTH{1'b0}});
 
-wire   [7:0] per_addr      =  dbg_mem_en ? dbg_mem_addr[8:1] : eu_mab[7:0];
-wire  [15:0] per_din       =  dbg_mem_en ? dbg_mem_dout      : eu_mdb_out;
-wire   [1:0] per_we        =  dbg_mem_en ? dbg_mem_wr        : eu_mb_wr;
-wire         per_en        =  dbg_mem_en ? dbg_per_en        : eu_per_en;
+wire       [15:0] per_din      =  dbg_mem_en ? dbg_mem_dout               : eu_mdb_out;
+wire        [1:0] per_we       =  dbg_mem_en ? dbg_mem_wr                 : eu_mb_wr;
+wire              per_en       =  dbg_mem_en ? dbg_per_en                 : eu_per_en;
+wire [`PER_MSB:0] per_addr_mux =  dbg_mem_en ? dbg_mem_addr[`PER_MSB+1:1] : eu_mab[`PER_MSB:0];
+wire       [14:0] per_addr_ful =  {{15-`PER_AWIDTH{1'b0}}, per_addr_mux};
+wire       [13:0] per_addr     =   per_addr_ful[13:0];
 
 reg   [15:0] per_dout_val;
-always @ (posedge mclk or posedge puc)
-  if (puc)      per_dout_val <= 16'h0000;
+always @ (posedge mclk or posedge puc_rst)
+  if (puc_rst)  per_dout_val <= 16'h0000;
   else          per_dout_val <= per_dout;
 
 

ParseResult:
UPD HdlIdDef@@puc to puc_rst


CommitId: 7c253ff535a74a601fef5ff494f81df6e4d66460
Re-organized the "openMSP430_defines.v" file.
--- a/fpga/actel_m1a3pl_dev_kit/rtl/verilog/openmsp430/omsp_mem_backbone.v
+++ b/fpga/actel_m1a3pl_dev_kit/rtl/verilog/openmsp430/omsp_mem_backbone.v
@@ -192,22 +194,22 @@ always @ (posedge mclk or posedge puc)
 
 // Detect whenever the data should be backuped and restored
 reg 	    fe_pmem_cen_dly;
-always @(posedge mclk or posedge puc)
-  if (puc)     fe_pmem_cen_dly <=  1'b0;
+always @(posedge mclk or posedge puc_rst)
+  if (puc_rst) fe_pmem_cen_dly <=  1'b0;
   else         fe_pmem_cen_dly <=  fe_pmem_cen;
 
 wire fe_pmem_save    = ( fe_pmem_cen & ~fe_pmem_cen_dly) & ~dbg_halt_st;
 wire fe_pmem_restore = (~fe_pmem_cen &  fe_pmem_cen_dly) |  dbg_halt_st;
    
 reg  [15:0] pmem_dout_bckup;
-always @(posedge mclk or posedge puc)
-  if (puc)               pmem_dout_bckup     <=  16'h0000;
+always @(posedge mclk or posedge puc_rst)
+  if (puc_rst)           pmem_dout_bckup     <=  16'h0000;
   else if (fe_pmem_save) pmem_dout_bckup     <=  pmem_dout;
 
 // Mux between the ROM data and the backup
 reg         pmem_dout_bckup_sel;
-always @(posedge mclk or posedge puc)
-  if (puc)                  pmem_dout_bckup_sel <=  1'b0;
+always @(posedge mclk or posedge puc_rst)
+  if (puc_rst)              pmem_dout_bckup_sel <=  1'b0;
   else if (fe_pmem_save)    pmem_dout_bckup_sel <=  1'b1;
   else if (fe_pmem_restore) pmem_dout_bckup_sel <=  1'b0;
     

ParseResult:
UPD HdlIdDef@@dbg_dmem_addr to dbg_dmem_addr
    UPD HdlOp@@SUB to CONCAT
    MOV HdlOp@@SUB to dbg_dmem_addr
    HdlOp: SUB
        list: ops
            HdlOp: INDEX
                list: ops
                    HdlValueId: dbg_mem_addr
                    HdlOp: DOWNTO
                        list: ops
                            HdlValueInt: 15
                            HdlValueInt: 1
            HdlOp: SRL
                list: ops
                    HdlValueInt: 0200
                    HdlValueInt: 1
    UPD HdlOp@@SUB to SUB
        MOV HdlOp@@SRL to ops
        HdlOp: SRL
            list: ops
                HdlValueInt: 0200
                HdlValueInt: 1
        UPD HdlOp@@SRL to SRL
            UPD HdlValueInt@@0200 to 512

UPD HdlIdDef@@eu_dmem_addr to eu_dmem_addr
    UPD HdlOp@@SUB to SUB
        MOV HdlValueId@@eu_mab to ops
        HdlValueId: eu_mab
        UPD HdlOp@@SRL to SRL
            UPD HdlValueInt@@0200 to 512

UPD HdlIdDef@@eu_dmem_cen to eu_dmem_cen
    UPD HdlOp@@NEG to NEG
        UPD HdlOp@@AND to AND
            UPD HdlOp@@AND to AND
                UPD HdlOp@@GE to GE
                    UPD HdlOp@@SRL to SRL
                        UPD HdlValueInt@@0200 to 512
            UPD HdlOp@@LT to LT
                UPD HdlOp@@SRL to SRL
                    UPD HdlOp@@ADD to ADD
                        UPD HdlValueInt@@0200 to 512

UPD HdlIdDef@@dbg_dmem_cen to dbg_dmem_cen
    UPD HdlOp@@NEG to NEG
        UPD HdlOp@@AND to AND
            UPD HdlOp@@AND to AND
                UPD HdlOp@@GE to GE
                    UPD HdlOp@@SRL to SRL
                        UPD HdlValueInt@@0200 to 512
            UPD HdlOp@@LT to LT
                UPD HdlOp@@SRL to SRL
                    UPD HdlOp@@ADD to ADD
                        UPD HdlValueInt@@0200 to 512


CommitId: 7c253ff535a74a601fef5ff494f81df6e4d66460
Re-organized the "openMSP430_defines.v" file.
--- a/core/rtl/verilog/omsp_mem_backbone.v
+++ b/core/rtl/verilog/omsp_mem_backbone.v
@@ -172,17 +172,19 @@ wire               fe_pmem_wait  = (~fe_pmem_cen & ~eu_pmem_cen);
 
 // Peripherals
 //--------------------
-wire         dbg_per_en    =  dbg_mem_en & (dbg_mem_addr[15:9]==7'h00);
-wire         eu_per_en     =  eu_mb_en   & (eu_mab[14:8]==7'h00);
+wire              dbg_per_en   =  dbg_mem_en & (dbg_mem_addr[15:`PER_AWIDTH+1]=={15-`PER_AWIDTH{1'b0}});
+wire              eu_per_en    =  eu_mb_en   & (eu_mab[14:`PER_AWIDTH]        =={15-`PER_AWIDTH{1'b0}});
 
-wire   [7:0] per_addr      =  dbg_mem_en ? dbg_mem_addr[8:1] : eu_mab[7:0];
-wire  [15:0] per_din       =  dbg_mem_en ? dbg_mem_dout      : eu_mdb_out;
-wire   [1:0] per_we        =  dbg_mem_en ? dbg_mem_wr        : eu_mb_wr;
-wire         per_en        =  dbg_mem_en ? dbg_per_en        : eu_per_en;
+wire       [15:0] per_din      =  dbg_mem_en ? dbg_mem_dout               : eu_mdb_out;
+wire        [1:0] per_we       =  dbg_mem_en ? dbg_mem_wr                 : eu_mb_wr;
+wire              per_en       =  dbg_mem_en ? dbg_per_en                 : eu_per_en;
+wire [`PER_MSB:0] per_addr_mux =  dbg_mem_en ? dbg_mem_addr[`PER_MSB+1:1] : eu_mab[`PER_MSB:0];
+wire       [14:0] per_addr_ful =  {{15-`PER_AWIDTH{1'b0}}, per_addr_mux};
+wire       [13:0] per_addr     =   per_addr_ful[13:0];
 
 reg   [15:0] per_dout_val;
-always @ (posedge mclk or posedge puc)
-  if (puc)      per_dout_val <= 16'h0000;
+always @ (posedge mclk or posedge puc_rst)
+  if (puc_rst)  per_dout_val <= 16'h0000;
   else          per_dout_val <= per_dout;
 
 

ParseResult:
UPD HdlIdDef@@puc to puc_rst


CommitId: 7c253ff535a74a601fef5ff494f81df6e4d66460
Re-organized the "openMSP430_defines.v" file.
--- a/core/rtl/verilog/omsp_mem_backbone.v
+++ b/core/rtl/verilog/omsp_mem_backbone.v
@@ -192,22 +194,22 @@ always @ (posedge mclk or posedge puc)
 
 // Detect whenever the data should be backuped and restored
 reg 	    fe_pmem_cen_dly;
-always @(posedge mclk or posedge puc)
-  if (puc)     fe_pmem_cen_dly <=  1'b0;
+always @(posedge mclk or posedge puc_rst)
+  if (puc_rst) fe_pmem_cen_dly <=  1'b0;
   else         fe_pmem_cen_dly <=  fe_pmem_cen;
 
 wire fe_pmem_save    = ( fe_pmem_cen & ~fe_pmem_cen_dly) & ~dbg_halt_st;
 wire fe_pmem_restore = (~fe_pmem_cen &  fe_pmem_cen_dly) |  dbg_halt_st;
    
 reg  [15:0] pmem_dout_bckup;
-always @(posedge mclk or posedge puc)
-  if (puc)               pmem_dout_bckup     <=  16'h0000;
+always @(posedge mclk or posedge puc_rst)
+  if (puc_rst)           pmem_dout_bckup     <=  16'h0000;
   else if (fe_pmem_save) pmem_dout_bckup     <=  pmem_dout;
 
 // Mux between the ROM data and the backup
 reg         pmem_dout_bckup_sel;
-always @(posedge mclk or posedge puc)
-  if (puc)                  pmem_dout_bckup_sel <=  1'b0;
+always @(posedge mclk or posedge puc_rst)
+  if (puc_rst)              pmem_dout_bckup_sel <=  1'b0;
   else if (fe_pmem_save)    pmem_dout_bckup_sel <=  1'b1;
   else if (fe_pmem_restore) pmem_dout_bckup_sel <=  1'b0;
     

ParseResult:
UPD HdlIdDef@@dbg_dmem_addr to dbg_dmem_addr
    UPD HdlOp@@SUB to CONCAT
    MOV HdlOp@@SUB to dbg_dmem_addr
    HdlOp: SUB
        list: ops
            HdlOp: INDEX
                list: ops
                    HdlValueId: dbg_mem_addr
                    HdlOp: DOWNTO
                        list: ops
                            HdlValueInt: 15
                            HdlValueInt: 1
            HdlOp: SRL
                list: ops
                    HdlValueInt: 0200
                    HdlValueInt: 1
    UPD HdlOp@@SUB to SUB
        MOV HdlOp@@SRL to ops
        HdlOp: SRL
            list: ops
                HdlValueInt: 0200
                HdlValueInt: 1
        UPD HdlOp@@SRL to SRL
            UPD HdlValueInt@@0200 to 512

UPD HdlIdDef@@eu_dmem_addr to eu_dmem_addr
    UPD HdlOp@@SUB to SUB
        MOV HdlValueId@@eu_mab to ops
        HdlValueId: eu_mab
        UPD HdlOp@@SRL to SRL
            UPD HdlValueInt@@0200 to 512

UPD HdlIdDef@@eu_dmem_cen to eu_dmem_cen
    UPD HdlOp@@NEG to NEG
        UPD HdlOp@@AND to AND
            UPD HdlOp@@AND to AND
                UPD HdlOp@@GE to GE
                    UPD HdlOp@@SRL to SRL
                        UPD HdlValueInt@@0200 to 512
            UPD HdlOp@@LT to LT
                UPD HdlOp@@SRL to SRL
                    UPD HdlOp@@ADD to ADD
                        UPD HdlValueInt@@0200 to 512

UPD HdlIdDef@@dbg_dmem_cen to dbg_dmem_cen
    UPD HdlOp@@NEG to NEG
        UPD HdlOp@@AND to AND
            UPD HdlOp@@AND to AND
                UPD HdlOp@@GE to GE
                    UPD HdlOp@@SRL to SRL
                        UPD HdlValueInt@@0200 to 512
            UPD HdlOp@@LT to LT
                UPD HdlOp@@SRL to SRL
                    UPD HdlOp@@ADD to ADD
                        UPD HdlValueInt@@0200 to 512


CommitId: 7c253ff535a74a601fef5ff494f81df6e4d66460
Re-organized the "openMSP430_defines.v" file.
--- a/fpga/actel_m1a3pl_dev_kit/rtl/verilog/openmsp430/periph/template_periph_16b.v
+++ b/fpga/actel_m1a3pl_dev_kit/rtl/verilog/openmsp430/periph/template_periph_16b.v
@@ -52,7 +52,7 @@ module  template_periph_16b (
     per_din,                        // Peripheral data input
     per_en,                         // Peripheral enable (high active)
     per_we,                         // Peripheral write enable (high active)
-    puc                             // Main system reset
+    puc_rst                         // Main system reset
 );
 
 // OUTPUTs

ParseResult:
UPD HdlIdDef@@puc to puc_rst


CommitId: 7c253ff535a74a601fef5ff494f81df6e4d66460
Re-organized the "openMSP430_defines.v" file.
--- a/fpga/actel_m1a3pl_dev_kit/rtl/verilog/openmsp430/periph/template_periph_16b.v
+++ b/fpga/actel_m1a3pl_dev_kit/rtl/verilog/openmsp430/periph/template_periph_16b.v
@@ -121,8 +131,8 @@ reg  [15:0] cntrl1;
 
 wire        cntrl1_wr = reg_wr[CNTRL1];
 
-always @ (posedge mclk or posedge puc)
-  if (puc)            cntrl1 <=  16'h0000;
+always @ (posedge mclk or posedge puc_rst)
+  if (puc_rst)        cntrl1 <=  16'h0000;
   else if (cntrl1_wr) cntrl1 <=  per_din;
 
    

ParseResult:
UPD HdlIdDef@@reg_dec to reg_dec
    INS HdlOp@@OR to reg_dec
    INS HdlDirection@@INTERNAL to reg_dec
    UPD HdlOp@@OR to OR
        INS list@@ops to OR
        INS HdlOp@@OR to ops
        UPD HdlOp@@OR to OR
            INS list@@ops to OR
            INS HdlOp@@OR to ops
            INS HdlOp@@AND to ops
            UPD HdlOp@@OR to OR
                INS list@@ops to OR
                INS HdlOp@@AND to ops
                INS HdlOp@@AND to ops
                UPD HdlOp@@AND to AND
                    INS list@@ops to AND
                    INS HdlOp@@REPL_CONCAT to ops
                    UPD HdlOp@@REPL_CONCAT to REPL_CONCAT
                        INS list@@ops to REPL_CONCAT
                        INS HdlValueId@@DEC_SZ to ops
                UPD HdlOp@@AND to AND
                    INS list@@ops to AND
                    INS HdlOp@@REPL_CONCAT to ops
                    UPD HdlOp@@REPL_CONCAT to REPL_CONCAT
                        INS list@@ops to REPL_CONCAT
                        INS HdlValueId@@DEC_SZ to ops
            UPD HdlOp@@AND to AND
                INS list@@ops to AND
                INS HdlOp@@REPL_CONCAT to ops
                UPD HdlOp@@REPL_CONCAT to REPL_CONCAT
                    INS list@@ops to REPL_CONCAT
                    INS HdlValueId@@DEC_SZ to ops
        UPD HdlOp@@AND to AND
            UPD HdlOp@@REPL_CONCAT to REPL_CONCAT
                INS list@@ops to REPL_CONCAT
                INS HdlValueId@@DEC_SZ to ops
                INS HdlOp@@EQ to ops
                UPD HdlOp@@EQ to EQ
                    INS HdlValueId@@reg_addr to ops
                    INS HdlValueId@@CNTRL4 to ops
    UPD HdlOp@@PARAMETRIZATION to PARAMETRIZATION
        INS HdlOp@@DOWNTO to ops
        UPD HdlOp@@DOWNTO to DOWNTO
            INS list@@ops to DOWNTO
            INS HdlOp@@SUB to ops
            INS HdlValueInt@@0 to ops
            UPD HdlOp@@SUB to SUB
                INS list@@ops to SUB
                INS HdlValueInt@@1 to ops

UPD HdlStmIf@@body to body
    UPD HdlValueId@@puc to puc_rst

UPD HdlStmProcess@@ to 
    UPD HdlOp@@RISING to RISING
        UPD HdlValueId@@puc to puc_rst


CommitId: 7c253ff535a74a601fef5ff494f81df6e4d66460
Re-organized the "openMSP430_defines.v" file.
--- a/fpga/actel_m1a3pl_dev_kit/rtl/verilog/openmsp430/periph/template_periph_16b.v
+++ b/fpga/actel_m1a3pl_dev_kit/rtl/verilog/openmsp430/periph/template_periph_16b.v
@@ -132,8 +142,8 @@ reg  [15:0] cntrl2;
 
 wire        cntrl2_wr = reg_wr[CNTRL2];
 
-always @ (posedge mclk or posedge puc)
-  if (puc)            cntrl2 <=  16'h0000;
+always @ (posedge mclk or posedge puc_rst)
+  if (puc_rst)        cntrl2 <=  16'h0000;
   else if (cntrl2_wr) cntrl2 <=  per_din;
 
    

ParseResult:
UPD HdlStmIf@@body to body
    UPD HdlValueId@@puc to puc_rst

UPD HdlStmProcess@@ to 
    UPD HdlOp@@RISING to RISING
        UPD HdlValueId@@puc to puc_rst

UPD HdlIdDef@@reg_wr to reg_wr
    UPD HdlOp@@PARAMETRIZATION to PARAMETRIZATION
        UPD HdlOp@@DOWNTO to DOWNTO
            INS HdlOp@@SUB to ops
            UPD HdlOp@@SUB to SUB
                INS list@@ops to SUB
                INS HdlValueId@@DEC_SZ to ops
    UPD HdlOp@@AND to AND
        UPD HdlOp@@REPL_CONCAT to REPL_CONCAT
            INS HdlValueId@@DEC_SZ to ops


CommitId: 7c253ff535a74a601fef5ff494f81df6e4d66460
Re-organized the "openMSP430_defines.v" file.
--- a/fpga/actel_m1a3pl_dev_kit/rtl/verilog/openmsp430/periph/template_periph_16b.v
+++ b/fpga/actel_m1a3pl_dev_kit/rtl/verilog/openmsp430/periph/template_periph_16b.v
@@ -143,8 +153,8 @@ reg  [15:0] cntrl3;
 
 wire        cntrl3_wr = reg_wr[CNTRL3];
 
-always @ (posedge mclk or posedge puc)
-  if (puc)            cntrl3 <=  16'h0000;
+always @ (posedge mclk or posedge puc_rst)
+  if (puc_rst)        cntrl3 <=  16'h0000;
   else if (cntrl3_wr) cntrl3 <=  per_din;
 
    

ParseResult:
UPD HdlStmIf@@body to body
    UPD HdlValueId@@puc to puc_rst

UPD HdlStmProcess@@ to 
    UPD HdlOp@@RISING to RISING
        UPD HdlValueId@@puc to puc_rst


CommitId: 7c253ff535a74a601fef5ff494f81df6e4d66460
Re-organized the "openMSP430_defines.v" file.
--- a/fpga/actel_m1a3pl_dev_kit/rtl/verilog/openmsp430/periph/template_periph_16b.v
+++ b/fpga/actel_m1a3pl_dev_kit/rtl/verilog/openmsp430/periph/template_periph_16b.v
@@ -154,8 +164,8 @@ reg  [15:0] cntrl4;
 
 wire        cntrl4_wr = reg_wr[CNTRL4];
 
-always @ (posedge mclk or posedge puc)
-  if (puc)            cntrl4 <=  16'h0000;
+always @ (posedge mclk or posedge puc_rst)
+  if (puc_rst)        cntrl4 <=  16'h0000;
   else if (cntrl4_wr) cntrl4 <=  per_din;
 
 
ParseResult:
UPD HdlStmIf@@body to body
    UPD HdlValueId@@puc to puc_rst

UPD HdlStmProcess@@ to 
    UPD HdlOp@@RISING to RISING
        UPD HdlValueId@@puc to puc_rst


CommitId: 7ffeb42b0f494a45cc60e678a78d12f0c256b819
Separated the Timer A defines from the openMSP430 ones.
--- a/core/rtl/verilog/omsp_clock_module.v
+++ b/core/rtl/verilog/omsp_clock_module.v
@@ -48,6 +48,10 @@ module  omsp_clock_module (
 
 // OUTPUTs
     aclk_en,                      // ACLK enable
+    cpu_en_s,                     // Enable CPU code execution (synchronous)
+    dbg_clk,                      // Debug unit clock
+    dbg_en_s,                     // Debug interface enable (synchronous)
+    dbg_rst,                      // Debug unit reset
     mclk,                         // Main system clock
     per_dout,                     // Peripheral data output
     por,                          // Power-on reset

ParseResult:
UPD HdlIdDef@@puc_reset to puc_reset
    UPD HdlOp@@OR to OR
        UPD HdlValueId@@dbg_reset to dbg_cpu_reset
        UPD HdlOp@@OR to OR
            UPD HdlValueId@@por_reset to por

UPD HdlStmProcess@@ to 
    UPD HdlOp@@RISING to RISING
        UPD HdlValueId@@mclk_n to mclk


CommitId: 7ffeb42b0f494a45cc60e678a78d12f0c256b819
Separated the Timer A defines from the openMSP430 ones.
--- a/core/rtl/verilog/omsp_clock_module.v
+++ b/core/rtl/verilog/omsp_clock_module.v
@@ -55,15 +59,17 @@ module  omsp_clock_module (
     smclk_en,                     // SMCLK enable
 	     
 // INPUTs
-    dbg_reset,                    // Reset CPU from debug interface
+    cpu_en,                       // Enable CPU code execution (asynchronous)
+    dbg_cpu_reset,                // Reset CPU from debug interface
+    dbg_en,                       // Debug interface enable (asynchronous)
     dco_clk,                      // Fast oscillator (fast clock)
     lfxt_clk,                     // Low frequency oscillator (typ 32kHz)
     oscoff,                       // Turns off LFXT1 clock input
     per_addr,                     // Peripheral address
     per_din,                      // Peripheral data input
     per_en,                       // Peripheral enable (high active)
-    per_wen,                      // Peripheral write enable (high active)
-    reset_n,                      // Reset Pin (low active)
+    per_we,                       // Peripheral write enable (high active)
+    reset_n,                      // Reset Pin (low active, asynchronous)
     scg1,                         // System clock generator 1. Turns off the SMCLK
     wdt_reset                     // Watchdog-timer reset
 );

ParseResult:
UPD HdlStmAssign@@if_false to if_false
    INS HdlOp@@AND to if_false
    UPD HdlOp@@AND to AND
        INS list@@ops to AND
        INS HdlValueId@@cpu_en_s to ops


CommitId: 7ffeb42b0f494a45cc60e678a78d12f0c256b819
Separated the Timer A defines from the openMSP430 ones.
--- a/core/rtl/verilog/omsp_clock_module.v
+++ b/core/rtl/verilog/omsp_clock_module.v
@@ -71,6 +77,10 @@ module  omsp_clock_module (
 // OUTPUTs
 //=========
 output              aclk_en;      // ACLK enable
+output              cpu_en_s;     // Enable CPU code execution (synchronous)
+output              dbg_clk;      // Debug unit clock
+output              dbg_en_s;     // Debug unit enable (synchronous)
+output              dbg_rst;      // Debug unit reset
 output              mclk;         // Main system clock
 output       [15:0] per_dout;     // Peripheral data output
 output              por;          // Power-on reset

ParseResult:
INS HdlStmAssign@@ to objs
HdlStmAssign
    HdlValueId: mclk
    HdlValueId: dbg_clk


CommitId: 7ffeb42b0f494a45cc60e678a78d12f0c256b819
Separated the Timer A defines from the openMSP430 ones.
--- a/core/rtl/verilog/omsp_clock_module.v
+++ b/core/rtl/verilog/omsp_clock_module.v
@@ -79,15 +89,17 @@ output              smclk_en;     // SMCLK enable
 
 // INPUTs
 //=========
-input               dbg_reset;    // Reset CPU from debug interface
+input               cpu_en;       // Enable CPU code execution (asynchronous)
+input               dbg_cpu_reset;// Reset CPU from debug interface
+input               dbg_en;       // Debug interface enable (asynchronous)
 input               dco_clk;      // Fast oscillator (fast clock)
 input               lfxt_clk;     // Low frequency oscillator (typ 32kHz)
 input               oscoff;       // Turns off LFXT1 clock input
 input         [7:0] per_addr;     // Peripheral address
 input        [15:0] per_din;      // Peripheral data input
 input               per_en;       // Peripheral enable (high active)
-input         [1:0] per_wen;      // Peripheral write enable (high active)
-input               reset_n;      // Reset Pin (low active)
+input         [1:0] per_we;       // Peripheral write enable (high active)
+input               reset_n;      // Reset Pin (low active, asynchronous)
 input               scg1;         // System clock generator 1. Turns off the SMCLK
 input               wdt_reset;    // Watchdog-timer reset
 

ParseResult:
INS HdlIdDef@@dbg_rst_s to objs
HdlIdDef: dbg_rst_s
    HdlOp: PARAMETRIZATION
        list: ops
            HdlValueId: reg
            HdlOp: DOWNTO
                list: ops
                    HdlValueInt: 1
                    HdlValueInt: 0
    HdlDirection: INTERNAL

INS HdlStmProcess@@ to objs
HdlStmProcess
    list: sensitivity
        HdlOp: RISING
            list: ops
                HdlValueId: mclk
        HdlOp: RISING
            list: ops
                HdlValueId: por
    HdlStmIf: body
        HdlValueId: por
        HdlStmAssign: if_true
            HdlValueInt: 11
            HdlValueId: dbg_rst_s
        list: elifs
        HdlStmAssign: if_false
            HdlOp: CONCAT
                list: ops
                    HdlOp: INDEX
                        list: ops
                            HdlValueId: dbg_rst_s
                            HdlValueInt: 0
                    HdlOp: NEG
                        list: ops
                            HdlValueId: dbg_en
            HdlValueId: dbg_rst_s


CommitId: 7ffeb42b0f494a45cc60e678a78d12f0c256b819
Separated the Timer A defines from the openMSP430 ones.
--- a/core/rtl/verilog/omsp_clock_module.v
+++ b/core/rtl/verilog/omsp_clock_module.v
@@ -171,12 +183,22 @@ wire [15:0] per_dout =  bcsctl1_rd   |
 // 5)  CLOCK GENERATION
 //=============================================================================
 
+// Synchronize CPU_EN signal
+//---------------------------------------
+reg  [1:0] cpu_en_sync;
+always @ (posedge mclk or posedge por)
+  if (por) cpu_en_sync <=  2'b00;
+  else     cpu_en_sync <=  {cpu_en_sync[0], cpu_en};    
+
+assign     cpu_en_s     =   cpu_en_sync[1];
+   
+
 // Synchronize LFXT_CLK & edge detection
 //---------------------------------------
 reg  [2:0] lfxt_clk_s;
    
-always @ (posedge mclk or posedge puc)
-  if (puc) lfxt_clk_s <=  3'b000;
+always @ (posedge mclk or posedge por)
+  if (por) lfxt_clk_s <=  3'b000;
   else     lfxt_clk_s <=  {lfxt_clk_s[1:0], lfxt_clk};    
 
 wire lfxt_clk_en = (lfxt_clk_s[1] & ~lfxt_clk_s[2]) & ~(oscoff & ~bcsctl2[`SELS]);

ParseResult:
INS HdlIdDef@@cpu_en_s to ports
HdlIdDef: cpu_en_s
    HdlDirection: OUT

INS HdlIdDef@@dbg_clk to ports
HdlIdDef: dbg_clk
    HdlDirection: OUT

INS HdlIdDef@@dbg_en_s to ports
HdlIdDef: dbg_en_s
    HdlOp: NEG
        list: ops
            HdlOp: INDEX
                list: ops
                    HdlValueId: dbg_rst_s
                    HdlValueInt: 1
    HdlDirection: OUT

INS HdlIdDef@@dbg_rst to ports
HdlIdDef: dbg_rst
    HdlOp: INDEX
        list: ops
            HdlValueId: dbg_rst_s
            HdlValueInt: 1
    HdlDirection: OUT

INS HdlIdDef@@cpu_en to ports
HdlIdDef: cpu_en
    HdlDirection: IN

INS HdlIdDef@@dbg_en to ports
HdlIdDef: dbg_en
    HdlDirection: IN


CommitId: 7c253ff535a74a601fef5ff494f81df6e4d66460
Re-organized the "openMSP430_defines.v" file.
--- a/fpga/xilinx_diligent_s3board/rtl/verilog/openmsp430/omsp_mem_backbone.v
+++ b/fpga/xilinx_diligent_s3board/rtl/verilog/openmsp430/omsp_mem_backbone.v
@@ -172,17 +172,19 @@ wire               fe_pmem_wait  = (~fe_pmem_cen & ~eu_pmem_cen);
 
 // Peripherals
 //--------------------
-wire         dbg_per_en    =  dbg_mem_en & (dbg_mem_addr[15:9]==7'h00);
-wire         eu_per_en     =  eu_mb_en   & (eu_mab[14:8]==7'h00);
+wire              dbg_per_en   =  dbg_mem_en & (dbg_mem_addr[15:`PER_AWIDTH+1]=={15-`PER_AWIDTH{1'b0}});
+wire              eu_per_en    =  eu_mb_en   & (eu_mab[14:`PER_AWIDTH]        =={15-`PER_AWIDTH{1'b0}});
 
-wire   [7:0] per_addr      =  dbg_mem_en ? dbg_mem_addr[8:1] : eu_mab[7:0];
-wire  [15:0] per_din       =  dbg_mem_en ? dbg_mem_dout      : eu_mdb_out;
-wire   [1:0] per_we        =  dbg_mem_en ? dbg_mem_wr        : eu_mb_wr;
-wire         per_en        =  dbg_mem_en ? dbg_per_en        : eu_per_en;
+wire       [15:0] per_din      =  dbg_mem_en ? dbg_mem_dout               : eu_mdb_out;
+wire        [1:0] per_we       =  dbg_mem_en ? dbg_mem_wr                 : eu_mb_wr;
+wire              per_en       =  dbg_mem_en ? dbg_per_en                 : eu_per_en;
+wire [`PER_MSB:0] per_addr_mux =  dbg_mem_en ? dbg_mem_addr[`PER_MSB+1:1] : eu_mab[`PER_MSB:0];
+wire       [14:0] per_addr_ful =  {{15-`PER_AWIDTH{1'b0}}, per_addr_mux};
+wire       [13:0] per_addr     =   per_addr_ful[13:0];
 
 reg   [15:0] per_dout_val;
-always @ (posedge mclk or posedge puc)
-  if (puc)      per_dout_val <= 16'h0000;
+always @ (posedge mclk or posedge puc_rst)
+  if (puc_rst)  per_dout_val <= 16'h0000;
   else          per_dout_val <= per_dout;
 
 

ParseResult:
UPD HdlIdDef@@puc to puc_rst


CommitId: 7c253ff535a74a601fef5ff494f81df6e4d66460
Re-organized the "openMSP430_defines.v" file.
--- a/fpga/xilinx_diligent_s3board/rtl/verilog/openmsp430/omsp_mem_backbone.v
+++ b/fpga/xilinx_diligent_s3board/rtl/verilog/openmsp430/omsp_mem_backbone.v
@@ -192,22 +194,22 @@ always @ (posedge mclk or posedge puc)
 
 // Detect whenever the data should be backuped and restored
 reg 	    fe_pmem_cen_dly;
-always @(posedge mclk or posedge puc)
-  if (puc)     fe_pmem_cen_dly <=  1'b0;
+always @(posedge mclk or posedge puc_rst)
+  if (puc_rst) fe_pmem_cen_dly <=  1'b0;
   else         fe_pmem_cen_dly <=  fe_pmem_cen;
 
 wire fe_pmem_save    = ( fe_pmem_cen & ~fe_pmem_cen_dly) & ~dbg_halt_st;
 wire fe_pmem_restore = (~fe_pmem_cen &  fe_pmem_cen_dly) |  dbg_halt_st;
    
 reg  [15:0] pmem_dout_bckup;
-always @(posedge mclk or posedge puc)
-  if (puc)               pmem_dout_bckup     <=  16'h0000;
+always @(posedge mclk or posedge puc_rst)
+  if (puc_rst)           pmem_dout_bckup     <=  16'h0000;
   else if (fe_pmem_save) pmem_dout_bckup     <=  pmem_dout;
 
 // Mux between the ROM data and the backup
 reg         pmem_dout_bckup_sel;
-always @(posedge mclk or posedge puc)
-  if (puc)                  pmem_dout_bckup_sel <=  1'b0;
+always @(posedge mclk or posedge puc_rst)
+  if (puc_rst)              pmem_dout_bckup_sel <=  1'b0;
   else if (fe_pmem_save)    pmem_dout_bckup_sel <=  1'b1;
   else if (fe_pmem_restore) pmem_dout_bckup_sel <=  1'b0;
     

ParseResult:
UPD HdlIdDef@@dbg_dmem_addr to dbg_dmem_addr
    UPD HdlOp@@SUB to CONCAT
    MOV HdlOp@@SUB to dbg_dmem_addr
    HdlOp: SUB
        list: ops
            HdlOp: INDEX
                list: ops
                    HdlValueId: dbg_mem_addr
                    HdlOp: DOWNTO
                        list: ops
                            HdlValueInt: 15
                            HdlValueInt: 1
            HdlOp: SRL
                list: ops
                    HdlValueInt: 0200
                    HdlValueInt: 1
    UPD HdlOp@@SUB to SUB
        MOV HdlOp@@SRL to ops
        HdlOp: SRL
            list: ops
                HdlValueInt: 0200
                HdlValueInt: 1
        UPD HdlOp@@SRL to SRL
            UPD HdlValueInt@@0200 to 512

UPD HdlIdDef@@eu_dmem_addr to eu_dmem_addr
    UPD HdlOp@@SUB to SUB
        MOV HdlValueId@@eu_mab to ops
        HdlValueId: eu_mab
        UPD HdlOp@@SRL to SRL
            UPD HdlValueInt@@0200 to 512

UPD HdlIdDef@@eu_dmem_cen to eu_dmem_cen
    UPD HdlOp@@NEG to NEG
        UPD HdlOp@@AND to AND
            UPD HdlOp@@AND to AND
                UPD HdlOp@@GE to GE
                    UPD HdlOp@@SRL to SRL
                        UPD HdlValueInt@@0200 to 512
            UPD HdlOp@@LT to LT
                UPD HdlOp@@SRL to SRL
                    UPD HdlOp@@ADD to ADD
                        UPD HdlValueInt@@0200 to 512

UPD HdlIdDef@@dbg_dmem_cen to dbg_dmem_cen
    UPD HdlOp@@NEG to NEG
        UPD HdlOp@@AND to AND
            UPD HdlOp@@AND to AND
                UPD HdlOp@@GE to GE
                    UPD HdlOp@@SRL to SRL
                        UPD HdlValueInt@@0200 to 512
            UPD HdlOp@@LT to LT
                UPD HdlOp@@SRL to SRL
                    UPD HdlOp@@ADD to ADD
                        UPD HdlValueInt@@0200 to 512


CommitId: e20d89c58e33b3eefde4601f57a347d5a228cef4
Add full ASIC support (low-power modes, DFT, ...).
--- a/core/rtl/verilog/omsp_watchdog.v
+++ b/core/rtl/verilog/omsp_watchdog.v
@@ -107,7 +121,7 @@ parameter              DEC_WD      =  2;
 parameter [DEC_WD-1:0] WDTCTL      = 'h0;
 
 // Register one-hot decoder utilities
-parameter              DEC_SZ      =  2**DEC_WD;
+parameter              DEC_SZ      =  (1 << DEC_WD);
 parameter [DEC_SZ-1:0] BASE_REG    =  {{DEC_SZ-1{1'b0}}, 1'b1};
 
 // Register one-hot decoder

ParseResult:
INS HdlIdDef@@wdtifg_set to objs
HdlIdDef: wdtifg_set
    HdlOp: OR
        list: ops
            HdlValueId: wdtifg_evt
            HdlValueId: wdtifg_sw_set
    HdlDirection: INTERNAL

INS HdlIdDef@@wdtifg_clr to objs
HdlIdDef: wdtifg_clr
    HdlOp: OR
        list: ops
            HdlOp: AND
                list: ops
                    HdlValueId: wdtifg_irq_clr
                    HdlValueId: wdttmsel
            HdlValueId: wdtifg_sw_clr
    HdlDirection: INTERNAL

INS HdlStmProcess@@ to objs
HdlStmProcess
    list: sensitivity
        HdlOp: RISING
            list: ops
                HdlValueId: mclk
        HdlOp: RISING
            list: ops
                HdlValueId: por
    HdlStmIf: body
        HdlValueId: por
        HdlStmAssign: if_true
            HdlValueInt: 0
            HdlValueId: wdtifg
        list: elifs
            tuple
                HdlValueId: wdtifg_set
                HdlStmAssign
                    HdlValueInt: 1
                    HdlValueId: wdtifg
            tuple
                HdlValueId: wdtifg_clr
                HdlStmAssign
                    HdlValueInt: 0
                    HdlValueId: wdtifg


CommitId: 7c253ff535a74a601fef5ff494f81df6e4d66460
Re-organized the "openMSP430_defines.v" file.
--- a/fpga/altera_de1_board/rtl/verilog/openmsp430/omsp_frontend.v
+++ b/fpga/altera_de1_board/rtl/verilog/openmsp430/omsp_frontend.v
@@ -80,7 +80,7 @@ module  omsp_frontend (
     nmi_evt,                       // Non-maskable interrupt event
     pc_sw,                         // Program counter software value
     pc_sw_wr,                      // Program counter software write
-    puc,                           // Main system reset
+    puc_rst,                       // Main system reset
     wdt_irq                        // Watchdog-timer interrupt
 );
 

ParseResult:
UPD HdlStmIf@@body to body
    UPD HdlValueId@@puc to puc_rst

UPD HdlStmIf@@body to body
    UPD HdlValueId@@puc to puc_rst

UPD HdlStmProcess@@ to 
    UPD HdlOp@@RISING to RISING
        UPD HdlValueId@@puc to puc_rst

UPD HdlStmProcess@@ to 
    UPD HdlOp@@RISING to RISING
        UPD HdlValueId@@puc to puc_rst


CommitId: 7c253ff535a74a601fef5ff494f81df6e4d66460
Re-organized the "openMSP430_defines.v" file.
--- a/fpga/altera_de1_board/rtl/verilog/openmsp430/omsp_frontend.v
+++ b/fpga/altera_de1_board/rtl/verilog/openmsp430/omsp_frontend.v
@@ -167,20 +202,12 @@ wire       is_const;
 reg [15:0] sconst_nxt;
 reg  [3:0] e_state_nxt;
 	   
-// State machine definitons
-parameter I_IRQ_FETCH = 3'h0;
-parameter I_IRQ_DONE  = 3'h1;
-parameter I_DEC       = 3'h2; // New instruction ready for decode
-parameter I_EXT1      = 3'h3; // 1st Extension word
-parameter I_EXT2      = 3'h4; // 2nd Extension word
-parameter I_IDLE      = 3'h5; // CPU is in IDLE mode
-
 // CPU on/off through the debug interface or cpu_en port
 wire   cpu_halt_cmd = dbg_halt_cmd | ~cpu_en_s;
    
 // States Transitions
-always @(i_state   or inst_sz    or inst_sz_nxt or pc_sw_wr     or exec_done or
-         exec_done or irq_detect or cpuoff      or cpu_halt_cmd or e_state)
+always @(i_state    or inst_sz  or inst_sz_nxt  or pc_sw_wr or exec_done or
+         irq_detect or cpuoff   or cpu_halt_cmd or e_state)
     case(i_state)
       I_IDLE     : i_state_nxt = (irq_detect & ~cpu_halt_cmd) ? I_IRQ_FETCH :
                                  (~cpuoff    & ~cpu_halt_cmd) ? I_DEC       : I_IDLE;

ParseResult:
UPD HdlIdDef@@puc to puc_rst

UPD HdlStmIf@@body to body
    UPD HdlValueId@@puc to puc_rst

UPD HdlStmIf@@body to body
    UPD HdlValueId@@puc to puc_rst

UPD HdlStmIf@@body to body
    UPD HdlValueId@@puc to puc_rst

UPD HdlStmIf@@body to body
    UPD HdlValueId@@puc to puc_rst
    UPD HdlOp@@EQ to EQ
        DEL HdlValueInt@@c from ops

UPD HdlStmIf@@body to body
    UPD HdlValueId@@puc to puc_rst
    UPD HdlOp@@EQ to EQ
        DEL HdlValueInt@@9 from ops
    UPD HdlOp@@EQ to EQ
        DEL HdlValueInt@@a from ops

UPD HdlStmProcess@@ to 
    UPD HdlOp@@RISING to RISING
        UPD HdlValueId@@puc to puc_rst

UPD HdlStmProcess@@ to 
    UPD HdlOp@@RISING to RISING
        UPD HdlValueId@@puc to puc_rst

UPD HdlStmProcess@@ to 
    UPD HdlOp@@RISING to RISING
        UPD HdlValueId@@puc to puc_rst

UPD HdlStmProcess@@ to 
    UPD HdlOp@@RISING to RISING
        UPD HdlValueId@@puc to puc_rst

UPD HdlStmProcess@@ to 
    UPD HdlOp@@RISING to RISING
        UPD HdlValueId@@puc to puc_rst

UPD HdlIdDef@@decode_noirq to decode_noirq
    UPD HdlOp@@AND to AND
        UPD HdlOp@@OR to OR
            UPD HdlOp@@EQ to EQ
                DEL HdlValueInt@@d from ops

UPD HdlIdDef@@exec_done to exec_done
    UPD HdlOp@@TERNARY to TERNARY
        UPD HdlOp@@EQ to EQ
            DEL HdlValueInt@@c from ops
        UPD HdlOp@@TERNARY to TERNARY
            UPD HdlOp@@EQ to EQ
                DEL HdlValueInt@@a from ops
            UPD HdlOp@@TERNARY to TERNARY
                UPD HdlOp@@EQ to EQ
                    DEL HdlValueInt@@7 from ops
                UPD HdlOp@@EQ to EQ
                    DEL HdlValueInt@@b from ops


CommitId: 7c253ff535a74a601fef5ff494f81df6e4d66460
Re-organized the "openMSP430_defines.v" file.
--- a/fpga/altera_de1_board/rtl/verilog/openmsp430/omsp_frontend.v
+++ b/fpga/altera_de1_board/rtl/verilog/openmsp430/omsp_frontend.v
@@ -188,9 +215,9 @@ always @(i_state   or inst_sz    or inst_sz_nxt or pc_sw_wr     or exec_done or
       I_IRQ_DONE : i_state_nxt =  I_DEC;
       I_DEC      : i_state_nxt =  irq_detect                  ? I_IRQ_FETCH :
                           (cpuoff | cpu_halt_cmd) & exec_done ? I_IDLE      :
-                            cpu_halt_cmd & (e_state==`E_IDLE) ? I_IDLE      :
+                            cpu_halt_cmd & (e_state==E_IDLE)  ? I_IDLE      :
                                   pc_sw_wr                    ? I_DEC       :
-		             ~exec_done & ~(e_state==`E_IDLE) ? I_DEC       :        // Wait in decode state
+		             ~exec_done & ~(e_state==E_IDLE)  ? I_DEC       :        // Wait in decode state
                                   (inst_sz_nxt!=2'b00)        ? I_EXT1      : I_DEC; // until execution is completed
       I_EXT1     : i_state_nxt =  irq_detect                  ? I_IRQ_FETCH :
                                   pc_sw_wr                    ? I_DEC       : 

ParseResult:
INS HdlIdDef@@e_first_state to objs

UPD HdlIdDef@@e_first_state to e_first_state
    MOV HdlOp@@PARAMETRIZATION to e_first_state
    HdlOp: PARAMETRIZATION
        list: ops
            HdlValueId: wire
            HdlOp: DOWNTO
                list: ops
                    HdlValueInt: 3
                    HdlValueInt: 0
    UPD HdlOp@@TERNARY to TERNARY
        MOV HdlOp@@AND to ops
        HdlOp: AND
            list: ops
                HdlOp: NEG
                    list: ops
                        HdlValueId: dbg_halt_st
                HdlOp: INDEX
                    list: ops
                        HdlValueId: inst_so_nxt
                        HdlValueInt: 7
        UPD HdlOp@@TERNARY to TERNARY
            MOV HdlOp@@OR to ops
            HdlOp: OR
                list: ops
                    HdlValueId: cpu_halt_cmd
                    HdlOp: EQ
                        list: ops
                            HdlValueId: i_state
                            HdlValueId: I_IDLE
            DEL HdlValueInt@@d from ops
            DEL HdlOp@@TERNARY from ops
            HdlOp: TERNARY
                list: ops
                    HdlValueId: cpuoff
                    HdlValueInt: d
                    HdlOp: TERNARY
                        list: ops
                            HdlValueId: src_acalc_pre
                            HdlValueInt: 5
                            HdlOp: TERNARY
                                list: ops
                                    HdlValueId: src_rd_pre
                                    HdlValueInt: 6
                                    HdlOp: TERNARY
                                        list: ops
                                            HdlValueId: dst_acalc_pre
                                            HdlValueInt: 8
                                            HdlOp: TERNARY
                                                list: ops
                                                    HdlValueId: dst_rd_pre
                                                    HdlValueInt: 9
                                                    HdlValueInt: b
            DEL list@@ops from TERNARY
        DEL HdlValueInt@@0 from ops
        DEL HdlOp@@TERNARY from ops
        DEL list@@ops from TERNARY
    DEL HdlOp@@TERNARY from e_first_state
    DEL HdlDirection@@INTERNAL from e_first_state

UPD HdlStmProcess@@ to 
    MOV list@@sensitivity to 
    list: sensitivity
        HdlValueId: e_state
        HdlValueId: dst_acalc
        HdlValueId: dst_rd
        HdlValueId: inst_sext_rdy
        HdlValueId: inst_dext_rdy
        HdlValueId: exec_dext_rdy
        HdlValueId: exec_jmp
        HdlValueId: exec_dst_wr
        HdlValueId: e_first_state
        HdlValueId: exec_src_wr

UPD HdlStmIf@@body to body
    UPD HdlValueId@@puc to puc_rst
    UPD HdlOp@@AND to AND
        UPD HdlOp@@EQ to EQ
            DEL HdlValueInt@@6 from ops
    UPD HdlOp@@OR_LOG to OR_LOG
        UPD HdlOp@@EQ to EQ
            DEL HdlValueInt@@7 from ops
        UPD HdlOp@@EQ to EQ
            DEL HdlValueInt@@a from ops

UPD HdlStmIf@@body to body
    UPD HdlValueId@@puc to puc_rst
    UPD HdlOp@@EQ to EQ
        DEL HdlValueInt@@9 from ops

UPD HdlStmCase@@e_state to e_state
    MOV tuple@@ to cases
    tuple
        HdlValueInt: d
        HdlOp: ASSIGN
            list: ops
                HdlValueId: e_state_nxt
                HdlValueId: e_first_state
    MOV tuple@@ to cases
    tuple
        HdlValueInt: 8
        HdlOp: ASSIGN
            list: ops
                HdlValueId: e_state_nxt
                HdlOp: TERNARY
                    list: ops
                        HdlOp: OR
                            list: ops
                                HdlValueId: inst_dext_rdy
                                HdlValueId: exec_dext_rdy
                        HdlValueInt: 9
                        HdlValueInt: 8
    MOV tuple@@ to cases
    tuple
        HdlValueInt: c
        HdlOp: ASSIGN
            list: ops
                HdlValueId: e_state_nxt
                HdlValueId: e_first_state
    MOV tuple@@ to cases
    tuple
        HdlValueInt: 7
        HdlOp: ASSIGN
            list: ops
                HdlValueId: e_state_nxt
                HdlValueId: e_first_state
    DEL HdlValueInt@@d from 
    DEL HdlValueInt@@8 from 
    UPD HdlOp@@ASSIGN to ASSIGN
        UPD HdlOp@@TERNARY to TERNARY
            DEL HdlValueInt@@9 from ops
            DEL HdlValueInt@@8 from ops
    DEL HdlValueInt@@c from 
    DEL HdlValueInt@@7 from 
    DEL HdlStmCaseType@@CASE from e_state
    DEL HdlValueId@@e_state from e_state
    DEL tuple@@ from cases
    tuple
        HdlValueInt: 0
        HdlOp: ASSIGN
            list: ops
                HdlValueId: e_state_nxt
                HdlValueInt: 1
    DEL tuple@@ from cases
    tuple
        HdlValueInt: 1
        HdlOp: ASSIGN
            list: ops
                HdlValueId: e_state_nxt
                HdlValueInt: 2
    DEL tuple@@ from cases
    tuple
        HdlValueInt: 2
        HdlOp: ASSIGN
            list: ops
                HdlValueId: e_state_nxt
                HdlValueInt: 3
    DEL tuple@@ from cases
    tuple
        HdlValueInt: 3
        HdlOp: ASSIGN
            list: ops
                HdlValueId: e_state_nxt
                HdlValueInt: 4
    DEL tuple@@ from cases
    tuple
        HdlValueInt: 4
        HdlOp: ASSIGN
            list: ops
                HdlValueId: e_state_nxt
                HdlValueInt: b
    DEL tuple@@ from cases
    tuple
        HdlValueInt: 5
        HdlOp: ASSIGN
            list: ops
                HdlValueId: e_state_nxt
                HdlOp: TERNARY
                    list: ops
                        HdlValueId: inst_sext_rdy
                        HdlValueInt: 6
                        HdlValueInt: 5
    DEL tuple@@ from cases
    tuple
        HdlValueInt: 6
        HdlOp: ASSIGN
            list: ops
                HdlValueId: e_state_nxt
                HdlOp: TERNARY
                    list: ops
                        HdlValueId: dst_acalc
                        HdlValueInt: 8
                        HdlOp: TERNARY
                            list: ops
                                HdlValueId: dst_rd
                                HdlValueInt: 9
                                HdlValueInt: b
    DEL tuple@@ from cases
    tuple
        HdlValueInt: 9
        HdlOp: ASSIGN
            list: ops
                HdlValueId: e_state_nxt
                HdlValueInt: b
    DEL tuple@@ from cases
    tuple
        HdlValueInt: b
        HdlOp: ASSIGN
            list: ops
                HdlValueId: e_state_nxt
                HdlOp: TERNARY
                    list: ops
                        HdlValueId: exec_dst_wr
                        HdlValueInt: a
                        HdlOp: TERNARY
                            list: ops
                                HdlValueId: exec_jmp
                                HdlValueInt: c
                                HdlOp: TERNARY
                                    list: ops
                                        HdlValueId: exec_src_wr
                                        HdlValueInt: 7
                                        HdlValueId: e_first_state
    DEL tuple@@ from cases
    tuple
        HdlValueInt: a
        HdlOp: ASSIGN
            list: ops
                HdlValueId: e_state_nxt
                HdlOp: TERNARY
                    list: ops
                        HdlValueId: exec_jmp
                        HdlValueInt: c
                        HdlValueId: e_first_state
    DEL list@@cases from e_state
    DEL HdlOp@@ASSIGN from e_state
    HdlOp: ASSIGN
        list: ops
            HdlValueId: e_state_nxt
            HdlValueInt: 0

UPD HdlStmProcess@@ to 
    UPD HdlOp@@RISING to RISING
        UPD HdlValueId@@puc to puc_rst

UPD HdlStmProcess@@ to 
    UPD HdlOp@@RISING to RISING
        UPD HdlValueId@@puc to puc_rst

DEL HdlIdDef@@e_first_state from objs

DEL HdlStmCase@@e_state from 

DEL HdlStmProcess@@ from objs


CommitId: 7c253ff535a74a601fef5ff494f81df6e4d66460
Re-organized the "openMSP430_defines.v" file.
--- a/fpga/altera_de1_board/rtl/verilog/openmsp430/omsp_frontend.v
+++ b/fpga/altera_de1_board/rtl/verilog/openmsp430/omsp_frontend.v
@@ -200,38 +227,38 @@ always @(i_state   or inst_sz    or inst_sz_nxt or pc_sw_wr     or exec_done or
     endcase
 
 // State machine
-always @(posedge mclk or posedge puc)
-  if (puc) i_state  <= I_IRQ_FETCH;
-  else     i_state  <= i_state_nxt;
+always @(posedge mclk or posedge puc_rst)
+  if (puc_rst) i_state  <= I_IRQ_FETCH;
+  else         i_state  <= i_state_nxt;
 
 // Utility signals
-wire   decode_noirq =  ((i_state==I_DEC) &  (exec_done | (e_state==`E_IDLE)));
+wire   decode_noirq =  ((i_state==I_DEC) &  (exec_done | (e_state==E_IDLE)));
 wire   decode       =  decode_noirq | irq_detect;
-wire   fetch        = ~((i_state==I_DEC) & ~(exec_done | (e_state==`E_IDLE))) & ~(e_state_nxt==`E_IDLE);
+wire   fetch        = ~((i_state==I_DEC) & ~(exec_done | (e_state==E_IDLE))) & ~(e_state_nxt==E_IDLE);
 
 // Debug interface cpu status
 reg    dbg_halt_st;
-always @(posedge mclk or posedge puc)
-  if (puc)  dbg_halt_st <= 1'b0;
-  else      dbg_halt_st <= cpu_halt_cmd & (i_state_nxt==I_IDLE);
+always @(posedge mclk or posedge puc_rst)
+  if (puc_rst)  dbg_halt_st <= 1'b0;
+  else          dbg_halt_st <= cpu_halt_cmd & (i_state_nxt==I_IDLE);
 
 
 //=============================================================================
-// 2)  INTERRUPT HANDLING
+// 4)  INTERRUPT HANDLING
 //=============================================================================
 
 // Detect nmi interrupt
 reg         inst_nmi;
-always @(posedge mclk or posedge puc)
-  if (puc)                      inst_nmi <= 1'b0;
+always @(posedge mclk or posedge puc_rst)
+  if (puc_rst)                  inst_nmi <= 1'b0;
   else if (nmi_evt)             inst_nmi <= 1'b1;
   else if (i_state==I_IRQ_DONE) inst_nmi <= 1'b0;
 
 
 // Detect reset interrupt
 reg         inst_irq_rst;
-always @(posedge mclk or posedge puc)
-  if (puc)                      inst_irq_rst <= 1'b1;
+always @(posedge mclk or posedge puc_rst)
+  if (puc_rst)                  inst_irq_rst <= 1'b1;
   else if (exec_done)           inst_irq_rst <= 1'b0;
 
 //  Detect other interrupts

ParseResult:
INS HdlStmProcess@@ to objs

UPD HdlIdDef@@e_first_state to e_first_state
    INS HdlOp@@TERNARY to e_first_state
    INS HdlDirection@@INTERNAL to e_first_state
    UPD HdlOp@@TERNARY to TERNARY
        INS list@@ops to TERNARY
        INS HdlValueId@@E_IRQ_0 to ops
        INS HdlOp@@TERNARY to ops
        UPD HdlOp@@TERNARY to TERNARY
            INS list@@ops to TERNARY
            INS HdlValueId@@E_IDLE to ops
            INS HdlOp@@TERNARY to ops
            HdlOp: TERNARY
                list: ops
                    HdlValueId: cpuoff
                    HdlValueId: E_IDLE
                    HdlOp: TERNARY
                        list: ops
                            HdlValueId: src_acalc_pre
                            HdlValueId: E_SRC_AD
                            HdlOp: TERNARY
                                list: ops
                                    HdlValueId: src_rd_pre
                                    HdlValueId: E_SRC_RD
                                    HdlOp: TERNARY
                                        list: ops
                                            HdlValueId: dst_acalc_pre
                                            HdlValueId: E_DST_AD
                                            HdlOp: TERNARY
                                                list: ops
                                                    HdlValueId: dst_rd_pre
                                                    HdlValueId: E_DST_RD
                                                    HdlValueId: E_EXEC

INS HdlStmCase@@e_state to 

UPD HdlStmCase@@e_state to e_state
    INS HdlStmCaseType@@CASE to e_state
    INS HdlValueId@@e_state to e_state
    INS list@@cases to e_state
    INS HdlOp@@ASSIGN to e_state
    HdlOp: ASSIGN
        list: ops
            HdlValueId: e_state_nxt
            HdlValueId: E_IRQ_0
    INS tuple@@ to cases
    tuple
        HdlValueId: E_IRQ_0
        HdlOp: ASSIGN
            list: ops
                HdlValueId: e_state_nxt
                HdlValueId: E_IRQ_1
    INS tuple@@ to cases
    tuple
        HdlValueId: E_IRQ_1
        HdlOp: ASSIGN
            list: ops
                HdlValueId: e_state_nxt
                HdlValueId: E_IRQ_2
    INS tuple@@ to cases
    tuple
        HdlValueId: E_IRQ_2
        HdlOp: ASSIGN
            list: ops
                HdlValueId: e_state_nxt
                HdlValueId: E_IRQ_3
    INS tuple@@ to cases
    tuple
        HdlValueId: E_IRQ_3
        HdlOp: ASSIGN
            list: ops
                HdlValueId: e_state_nxt
                HdlValueId: E_IRQ_4
    INS tuple@@ to cases
    tuple
        HdlValueId: E_IRQ_4
        HdlOp: ASSIGN
            list: ops
                HdlValueId: e_state_nxt
                HdlValueId: E_EXEC
    INS tuple@@ to cases
    tuple
        HdlValueId: E_SRC_AD
        HdlOp: ASSIGN
            list: ops
                HdlValueId: e_state_nxt
                HdlOp: TERNARY
                    list: ops
                        HdlValueId: inst_sext_rdy
                        HdlValueId: E_SRC_RD
                        HdlValueId: E_SRC_AD
    INS tuple@@ to cases
    tuple
        HdlValueId: E_SRC_RD
        HdlOp: ASSIGN
            list: ops
                HdlValueId: e_state_nxt
                HdlOp: TERNARY
                    list: ops
                        HdlValueId: dst_acalc
                        HdlValueId: E_DST_AD
                        HdlOp: TERNARY
                            list: ops
                                HdlValueId: dst_rd
                                HdlValueId: E_DST_RD
                                HdlValueId: E_EXEC
    INS tuple@@ to cases
    tuple
        HdlValueId: E_DST_RD
        HdlOp: ASSIGN
            list: ops
                HdlValueId: e_state_nxt
                HdlValueId: E_EXEC
    INS tuple@@ to cases
    tuple
        HdlValueId: E_EXEC
        HdlOp: ASSIGN
            list: ops
                HdlValueId: e_state_nxt
                HdlOp: TERNARY
                    list: ops
                        HdlValueId: exec_dst_wr
                        HdlValueId: E_DST_WR
                        HdlOp: TERNARY
                            list: ops
                                HdlValueId: exec_jmp
                                HdlValueId: E_JUMP
                                HdlOp: TERNARY
                                    list: ops
                                        HdlValueId: exec_src_wr
                                        HdlValueId: E_SRC_WR
                                        HdlValueId: e_first_state
    INS tuple@@ to cases
    tuple
        HdlValueId: E_DST_WR
        HdlOp: ASSIGN
            list: ops
                HdlValueId: e_state_nxt
                HdlOp: TERNARY
                    list: ops
                        HdlValueId: exec_jmp
                        HdlValueId: E_JUMP
                        HdlValueId: e_first_state
    INS HdlValueId@@E_IDLE to 
    INS HdlValueId@@E_DST_AD to 
    INS HdlValueId@@E_JUMP to 
    INS HdlValueId@@E_SRC_WR to 
    UPD HdlOp@@ASSIGN to ASSIGN
        UPD HdlOp@@TERNARY to TERNARY
            INS HdlValueId@@E_DST_RD to ops
            INS HdlValueId@@E_DST_AD to ops

UPD HdlStmIf@@body to body
    UPD HdlValueId@@puc to puc_rst

UPD HdlStmProcess@@ to 
    UPD HdlOp@@RISING to RISING
        UPD HdlValueId@@puc to puc_rst

UPD HdlIdDef@@exec_done to exec_done
    UPD HdlOp@@TERNARY to TERNARY
        UPD HdlOp@@EQ to EQ
            INS HdlValueId@@E_JUMP to ops
        UPD HdlOp@@TERNARY to TERNARY
            UPD HdlOp@@EQ to EQ
                INS HdlValueId@@E_DST_WR to ops
            UPD HdlOp@@TERNARY to TERNARY
                UPD HdlOp@@EQ to EQ
                    INS HdlValueId@@E_SRC_WR to ops
                UPD HdlOp@@EQ to EQ
                    INS HdlValueId@@E_EXEC to ops

UPD HdlStmIf@@body to body
    UPD HdlOp@@EQ to EQ
        INS HdlValueId@@E_JUMP to ops

UPD HdlStmIf@@body to body
    UPD HdlOp@@EQ to EQ
        INS HdlValueId@@E_DST_RD to ops
    UPD HdlOp@@EQ to EQ
        INS HdlValueId@@E_DST_WR to ops

UPD HdlStmIf@@body to body
    UPD HdlOp@@EQ to EQ
        INS HdlValueId@@E_DST_RD to ops

UPD HdlIdDef@@decode_noirq to decode_noirq
    UPD HdlOp@@AND to AND
        UPD HdlOp@@OR to OR
            UPD HdlOp@@EQ to EQ
                INS HdlValueId@@E_IDLE to ops

UPD HdlStmIf@@body to body
    UPD HdlOp@@AND to AND
        UPD HdlOp@@EQ to EQ
            INS HdlValueId@@E_SRC_RD to ops
    UPD HdlOp@@OR_LOG to OR_LOG
        UPD HdlOp@@EQ to EQ
            INS HdlValueId@@E_SRC_WR to ops
        UPD HdlOp@@EQ to EQ
            INS HdlValueId@@E_DST_WR to ops

UPD HdlStmAssign@@if_true to if_true
    DEL HdlValueInt@@1 from if_true


CommitId: 7c253ff535a74a601fef5ff494f81df6e4d66460
Re-organized the "openMSP430_defines.v" file.
--- a/fpga/altera_de1_board/rtl/verilog/openmsp430/omsp_frontend.v
+++ b/fpga/altera_de1_board/rtl/verilog/openmsp430/omsp_frontend.v
@@ -266,11 +293,11 @@ wire        nmi_acc     = irq_acc_all[14];
 
 
 //=============================================================================
-// 3)  FETCH INSTRUCTION
+// 5)  FETCH INSTRUCTION
 //=============================================================================
 
 //
-// 3.1) PROGRAM COUNTER & MEMORY INTERFACE
+// 5.1) PROGRAM COUNTER & MEMORY INTERFACE
 //-----------------------------------------
 
 // Program counter

ParseResult:
UPD HdlStmIf@@body to body
    UPD HdlValueId@@puc to puc_rst

UPD HdlStmProcess@@ to 
    UPD HdlOp@@RISING to RISING
        UPD HdlValueId@@puc to puc_rst


CommitId: 7c253ff535a74a601fef5ff494f81df6e4d66460
Re-organized the "openMSP430_defines.v" file.
--- a/fpga/xilinx_diligent_s3board/rtl/verilog/openmsp430/periph/template_periph_16b.v
+++ b/fpga/xilinx_diligent_s3board/rtl/verilog/openmsp430/periph/template_periph_16b.v
@@ -52,7 +52,7 @@ module  template_periph_16b (
     per_din,                        // Peripheral data input
     per_en,                         // Peripheral enable (high active)
     per_we,                         // Peripheral write enable (high active)
-    puc                             // Main system reset
+    puc_rst                         // Main system reset
 );
 
 // OUTPUTs

ParseResult:
UPD HdlIdDef@@puc to puc_rst


CommitId: 7c253ff535a74a601fef5ff494f81df6e4d66460
Re-organized the "openMSP430_defines.v" file.
--- a/fpga/xilinx_diligent_s3board/rtl/verilog/openmsp430/periph/template_periph_16b.v
+++ b/fpga/xilinx_diligent_s3board/rtl/verilog/openmsp430/periph/template_periph_16b.v
@@ -121,8 +131,8 @@ reg  [15:0] cntrl1;
 
 wire        cntrl1_wr = reg_wr[CNTRL1];
 
-always @ (posedge mclk or posedge puc)
-  if (puc)            cntrl1 <=  16'h0000;
+always @ (posedge mclk or posedge puc_rst)
+  if (puc_rst)        cntrl1 <=  16'h0000;
   else if (cntrl1_wr) cntrl1 <=  per_din;
 
    

ParseResult:
UPD HdlIdDef@@reg_dec to reg_dec
    INS HdlOp@@OR to reg_dec
    INS HdlDirection@@INTERNAL to reg_dec
    UPD HdlOp@@OR to OR
        INS list@@ops to OR
        INS HdlOp@@OR to ops
        UPD HdlOp@@OR to OR
            INS list@@ops to OR
            INS HdlOp@@OR to ops
            INS HdlOp@@AND to ops
            UPD HdlOp@@OR to OR
                INS list@@ops to OR
                INS HdlOp@@AND to ops
                INS HdlOp@@AND to ops
                UPD HdlOp@@AND to AND
                    INS list@@ops to AND
                    INS HdlOp@@REPL_CONCAT to ops
                    UPD HdlOp@@REPL_CONCAT to REPL_CONCAT
                        INS list@@ops to REPL_CONCAT
                        INS HdlValueId@@DEC_SZ to ops
                UPD HdlOp@@AND to AND
                    INS list@@ops to AND
                    INS HdlOp@@REPL_CONCAT to ops
                    UPD HdlOp@@REPL_CONCAT to REPL_CONCAT
                        INS list@@ops to REPL_CONCAT
                        INS HdlValueId@@DEC_SZ to ops
            UPD HdlOp@@AND to AND
                INS list@@ops to AND
                INS HdlOp@@REPL_CONCAT to ops
                UPD HdlOp@@REPL_CONCAT to REPL_CONCAT
                    INS list@@ops to REPL_CONCAT
                    INS HdlValueId@@DEC_SZ to ops
        UPD HdlOp@@AND to AND
            UPD HdlOp@@REPL_CONCAT to REPL_CONCAT
                INS list@@ops to REPL_CONCAT
                INS HdlValueId@@DEC_SZ to ops
                INS HdlOp@@EQ to ops
                UPD HdlOp@@EQ to EQ
                    INS HdlValueId@@reg_addr to ops
                    INS HdlValueId@@CNTRL4 to ops
    UPD HdlOp@@PARAMETRIZATION to PARAMETRIZATION
        INS HdlOp@@DOWNTO to ops
        UPD HdlOp@@DOWNTO to DOWNTO
            INS list@@ops to DOWNTO
            INS HdlOp@@SUB to ops
            INS HdlValueInt@@0 to ops
            UPD HdlOp@@SUB to SUB
                INS list@@ops to SUB
                INS HdlValueInt@@1 to ops

UPD HdlStmIf@@body to body
    UPD HdlValueId@@puc to puc_rst

UPD HdlStmProcess@@ to 
    UPD HdlOp@@RISING to RISING
        UPD HdlValueId@@puc to puc_rst


CommitId: 7c253ff535a74a601fef5ff494f81df6e4d66460
Re-organized the "openMSP430_defines.v" file.
--- a/fpga/xilinx_diligent_s3board/rtl/verilog/openmsp430/periph/template_periph_16b.v
+++ b/fpga/xilinx_diligent_s3board/rtl/verilog/openmsp430/periph/template_periph_16b.v
@@ -132,8 +142,8 @@ reg  [15:0] cntrl2;
 
 wire        cntrl2_wr = reg_wr[CNTRL2];
 
-always @ (posedge mclk or posedge puc)
-  if (puc)            cntrl2 <=  16'h0000;
+always @ (posedge mclk or posedge puc_rst)
+  if (puc_rst)        cntrl2 <=  16'h0000;
   else if (cntrl2_wr) cntrl2 <=  per_din;
 
    

ParseResult:
UPD HdlStmIf@@body to body
    UPD HdlValueId@@puc to puc_rst

UPD HdlStmProcess@@ to 
    UPD HdlOp@@RISING to RISING
        UPD HdlValueId@@puc to puc_rst

UPD HdlIdDef@@reg_wr to reg_wr
    UPD HdlOp@@PARAMETRIZATION to PARAMETRIZATION
        UPD HdlOp@@DOWNTO to DOWNTO
            INS HdlOp@@SUB to ops
            UPD HdlOp@@SUB to SUB
                INS list@@ops to SUB
                INS HdlValueId@@DEC_SZ to ops
    UPD HdlOp@@AND to AND
        UPD HdlOp@@REPL_CONCAT to REPL_CONCAT
            INS HdlValueId@@DEC_SZ to ops


CommitId: 7c253ff535a74a601fef5ff494f81df6e4d66460
Re-organized the "openMSP430_defines.v" file.
--- a/fpga/xilinx_diligent_s3board/rtl/verilog/openmsp430/periph/template_periph_16b.v
+++ b/fpga/xilinx_diligent_s3board/rtl/verilog/openmsp430/periph/template_periph_16b.v
@@ -143,8 +153,8 @@ reg  [15:0] cntrl3;
 
 wire        cntrl3_wr = reg_wr[CNTRL3];
 
-always @ (posedge mclk or posedge puc)
-  if (puc)            cntrl3 <=  16'h0000;
+always @ (posedge mclk or posedge puc_rst)
+  if (puc_rst)        cntrl3 <=  16'h0000;
   else if (cntrl3_wr) cntrl3 <=  per_din;
 
    

ParseResult:
UPD HdlStmIf@@body to body
    UPD HdlValueId@@puc to puc_rst

UPD HdlStmProcess@@ to 
    UPD HdlOp@@RISING to RISING
        UPD HdlValueId@@puc to puc_rst


CommitId: 7c253ff535a74a601fef5ff494f81df6e4d66460
Re-organized the "openMSP430_defines.v" file.
--- a/fpga/xilinx_diligent_s3board/rtl/verilog/openmsp430/periph/template_periph_16b.v
+++ b/fpga/xilinx_diligent_s3board/rtl/verilog/openmsp430/periph/template_periph_16b.v
@@ -154,8 +164,8 @@ reg  [15:0] cntrl4;
 
 wire        cntrl4_wr = reg_wr[CNTRL4];
 
-always @ (posedge mclk or posedge puc)
-  if (puc)            cntrl4 <=  16'h0000;
+always @ (posedge mclk or posedge puc_rst)
+  if (puc_rst)        cntrl4 <=  16'h0000;
   else if (cntrl4_wr) cntrl4 <=  per_din;
 
 
ParseResult:
UPD HdlStmIf@@body to body
    UPD HdlValueId@@puc to puc_rst

UPD HdlStmProcess@@ to 
    UPD HdlOp@@RISING to RISING
        UPD HdlValueId@@puc to puc_rst


CommitId: 2f81250dcc0f1ed5c66d96a60cafffdb8f154ad0
Update hardware breakpoint unit with the followings:
--- a/core/rtl/verilog/omsp_dbg_hwbrk.v
+++ b/core/rtl/verilog/omsp_dbg_hwbrk.v
@@ -58,13 +58,10 @@ module  omsp_dbg_hwbrk (
     dbg_clk,                 // Debug unit clock
     dbg_din,                 // Debug register data input
     dbg_rst,                 // Debug unit reset
+    decode_noirq,            // Frontend decode instruction
     eu_mab,                  // Execution-Unit Memory address bus
     eu_mb_en,                // Execution-Unit Memory bus enable
     eu_mb_wr,                // Execution-Unit Memory bus write transfer
-    eu_mdb_in,               // Memory data bus input
-    eu_mdb_out,              // Memory data bus output
-    exec_done,               // Execution completed
-    fe_mb_en,                // Frontend Memory bus enable
     pc                       // Program counter
 );
 

ParseResult:
DEL HdlIdDef@@eu_mdb_in from ports
HdlIdDef: eu_mdb_in
    HdlOp: PARAMETRIZATION
        list: ops
            HdlValueId: wire
            HdlOp: DOWNTO
                list: ops
                    HdlValueInt: 15
                    HdlValueInt: 0
    HdlDirection: IN

DEL HdlIdDef@@eu_mdb_out from ports
HdlIdDef: eu_mdb_out
    HdlOp: PARAMETRIZATION
        list: ops
            HdlValueId: wire
            HdlOp: DOWNTO
                list: ops
                    HdlValueInt: 15
                    HdlValueInt: 0
    HdlDirection: IN

DEL HdlIdDef@@exec_done from ports
HdlIdDef: exec_done
    HdlDirection: IN

DEL HdlIdDef@@fe_mb_en from ports
HdlIdDef: fe_mb_en
    HdlDirection: IN


CommitId: 7c253ff535a74a601fef5ff494f81df6e4d66460
Re-organized the "openMSP430_defines.v" file.
--- a/fpga/altera_de1_board/rtl/verilog/openmsp430/omsp_multiplier.v
+++ b/fpga/altera_de1_board/rtl/verilog/openmsp430/omsp_multiplier.v
@@ -52,7 +52,7 @@ module  omsp_multiplier (
     per_din,                        // Peripheral data input
     per_en,                         // Peripheral enable (high active)
     per_we,                         // Peripheral write enable (high active)
-    puc                             // Main system reset
+    puc_rst                         // Main system reset
 );
 
 // OUTPUTs

ParseResult:
UPD HdlStmIf@@body to body
    UPD HdlValueId@@puc to puc_rst

UPD HdlStmProcess@@ to 
    UPD HdlOp@@RISING to RISING
        UPD HdlValueId@@puc to puc_rst


CommitId: 7c253ff535a74a601fef5ff494f81df6e4d66460
Re-organized the "openMSP430_defines.v" file.
--- a/fpga/altera_de1_board/rtl/verilog/openmsp430/omsp_multiplier.v
+++ b/fpga/altera_de1_board/rtl/verilog/openmsp430/omsp_multiplier.v
@@ -240,15 +250,15 @@ wire [15:0] per_dout   = op1_mux    |
 
 // Detect signed mode
 reg sign_sel;
-always @ (posedge mclk or posedge puc)
-  if (puc)         sign_sel <=  1'b0;
+always @ (posedge mclk or posedge puc_rst)
+  if (puc_rst)     sign_sel <=  1'b0;
   else if (op1_wr) sign_sel <=  reg_wr[OP1_MPYS] | reg_wr[OP1_MACS];
 
 
 // Detect accumulate mode
 reg acc_sel;
-always @ (posedge mclk or posedge puc)
-  if (puc)         acc_sel  <=  1'b0;
+always @ (posedge mclk or posedge puc_rst)
+  if (puc_rst)     acc_sel  <=  1'b0;
   else if (op1_wr) acc_sel  <=  reg_wr[OP1_MAC]  | reg_wr[OP1_MACS];
 
 

ParseResult:
UPD HdlIdDef@@puc to puc_rst

UPD HdlIdDef@@per_addr to per_addr
    UPD HdlOp@@PARAMETRIZATION to PARAMETRIZATION
        UPD HdlOp@@DOWNTO to DOWNTO
            UPD HdlValueInt@@7 to 13


CommitId: 7c253ff535a74a601fef5ff494f81df6e4d66460
Re-organized the "openMSP430_defines.v" file.
--- a/fpga/altera_de1_board/rtl/verilog/openmsp430/omsp_multiplier.v
+++ b/fpga/altera_de1_board/rtl/verilog/openmsp430/omsp_multiplier.v
@@ -301,9 +311,9 @@ assign early_read   = 1'b0;
   
 // Detect start of a multiplication
 reg [1:0] cycle;
-always @ (posedge mclk or posedge puc)
-  if (puc) cycle <=  2'b00;
-  else     cycle <=  {cycle[0], op2_wr};
+always @ (posedge mclk or posedge puc_rst)
+  if (puc_rst) cycle <=  2'b00;
+  else         cycle <=  {cycle[0], op2_wr};
 
 assign result_wr = |cycle;
 
ParseResult:
UPD HdlStmIf@@body to body
    UPD HdlValueId@@puc to puc_rst

UPD HdlStmProcess@@ to 
    UPD HdlOp@@RISING to RISING
        UPD HdlValueId@@puc to puc_rst


CommitId: e20d89c58e33b3eefde4601f57a347d5a228cef4
Add full ASIC support (low-power modes, DFT, ...).
--- a/core/rtl/verilog/omsp_sfr.v
+++ b/core/rtl/verilog/omsp_sfr.v
@@ -31,6 +31,7 @@
 // 
 // *Module Description:
 //                       Processor Special function register
+//                       Non-Maskable Interrupt generation
 //
 // *Author(s):
 //              - Olivier Girard,    olgirard@gmail.com

ParseResult:
INS HdlIdDef@@wdtifg_sw_set to ports
HdlIdDef: wdtifg_sw_set
    HdlDirection: OUT

INS HdlIdDef@@nmi to ports
HdlIdDef: nmi
    HdlDirection: IN


CommitId: e20d89c58e33b3eefde4601f57a347d5a228cef4
Add full ASIC support (low-power modes, DFT, ...).
--- a/core/rtl/verilog/omsp_sfr.v
+++ b/core/rtl/verilog/omsp_sfr.v
@@ -48,49 +49,51 @@
 module  omsp_sfr (
 
 // OUTPUTs
-    nmie,                         // Non-maskable interrupt enable
+    cpu_id,                       // CPU ID
+    nmi_pnd,                      // NMI Pending
+    nmi_wkup,                     // NMI Wakeup
     per_dout,                     // Peripheral data output
-    wdt_irq,                      // Watchdog-timer interrupt
-    wdt_reset,                    // Watchdog-timer reset
     wdtie,                        // Watchdog-timer interrupt enable
+    wdtifg_sw_clr,                // Watchdog-timer interrupt flag software clear
+    wdtifg_sw_set,                // Watchdog-timer interrupt flag software set
 
 // INPUTs
     mclk,                         // Main system clock
+    nmi,                          // Non-maskable interrupt (asynchronous)
     nmi_acc,                      // Non-Maskable interrupt request accepted
     per_addr,                     // Peripheral address
     per_din,                      // Peripheral data input
     per_en,                       // Peripheral enable (high active)
     per_we,                       // Peripheral write enable (high active)
-    por,                          // Power-on reset
     puc_rst,                      // Main system reset
-    wdtifg_clr,                   // Clear Watchdog-timer interrupt flag
-    wdtifg_set,                   // Set Watchdog-timer interrupt flag
-    wdtpw_error,                  // Watchdog-timer password error
-    wdttmsel                      // Watchdog-timer mode select
+    scan_mode,                    // Scan mode
+    wdtifg,                       // Watchdog-timer interrupt flag
+    wdtnmies                      // Watchdog-timer NMI edge selection
 );
 
 // OUTPUTs
 //=========
-output              nmie;         // Non-maskable interrupt enable
+output       [31:0] cpu_id;       // CPU ID
+output              nmi_pnd;      // NMI Pending
+output              nmi_wkup;     // NMI Wakeup
 output       [15:0] per_dout;     // Peripheral data output
-output              wdt_irq;      // Watchdog-timer interrupt
-output              wdt_reset;    // Watchdog-timer reset
 output              wdtie;        // Watchdog-timer interrupt enable
+output              wdtifg_sw_clr;// Watchdog-timer interrupt flag software clear
+output              wdtifg_sw_set;// Watchdog-timer interrupt flag software set
 
 // INPUTs
 //=========
 input               mclk;         // Main system clock
+input               nmi;          // Non-maskable interrupt (asynchronous)
 input               nmi_acc;      // Non-Maskable interrupt request accepted
 input        [13:0] per_addr;     // Peripheral address
 input        [15:0] per_din;      // Peripheral data input
 input               per_en;       // Peripheral enable (high active)
 input         [1:0] per_we;       // Peripheral write enable (high active)
-input               por;          // Power-on reset
 input               puc_rst;      // Main system reset
-input               wdtifg_clr;   // Clear Watchdog-timer interrupt flag
-input               wdtifg_set;   // Set Watchdog-timer interrupt flag
-input               wdtpw_error;  // Watchdog-timer password error
-input               wdttmsel;     // Watchdog-timer mode select
+input               scan_mode;    // Scan mode
+input               wdtifg;       // Watchdog-timer interrupt flag
+input               wdtnmies;     // Watchdog-timer NMI edge selection
 
 
 //=============================================================================

ParseResult:
MOV HdlIdDef@@wdtifg to objs
HdlIdDef: wdtifg
    HdlOp: PARAMETRIZATION
        list: ops
            HdlValueId: reg
    HdlDirection: INTERNAL

INS HdlIdDef@@nmi_edge to objs
HdlIdDef: nmi_edge
    HdlDirection: INTERNAL

MOV HdlStmAssign@@ to 
HdlStmAssign
    HdlOp: INDEX
        list: ops
            HdlValueId: ifg1_nxt
            HdlValueInt: 0
    HdlValueId: wdtifg

UPD HdlIdDef@@wdtifg to nmi_dly

INS HdlIdDef@@CPU_ID_LO to params
HdlIdDef: CPU_ID_LO
    HdlOp: PARAMETRIZATION
        list: ops
            HdlValueId: wire
            HdlOp: DOWNTO
                list: ops
                    HdlOp: SUB
                        list: ops
                            HdlValueId: DEC_WD
                            HdlValueInt: 1
                    HdlValueInt: 0
    HdlValueInt: 4
    HdlDirection: INTERNAL

INS HdlIdDef@@CPU_ID_HI to params
HdlIdDef: CPU_ID_HI
    HdlOp: PARAMETRIZATION
        list: ops
            HdlValueId: wire
            HdlOp: DOWNTO
                list: ops
                    HdlOp: SUB
                        list: ops
                            HdlValueId: DEC_WD
                            HdlValueInt: 1
                    HdlValueInt: 0
    HdlValueInt: 6
    HdlDirection: INTERNAL

INS HdlIdDef@@CPU_ID_LO_D to params
HdlIdDef: CPU_ID_LO_D
    HdlOp: PARAMETRIZATION
        list: ops
            HdlValueId: wire
            HdlOp: DOWNTO
                list: ops
                    HdlOp: SUB
                        list: ops
                            HdlValueId: DEC_SZ
                            HdlValueInt: 1
                    HdlValueInt: 0
    HdlOp: SLL
        list: ops
            HdlValueId: BASE_REG
            HdlValueId: CPU_ID_LO
    HdlDirection: INTERNAL

INS HdlIdDef@@CPU_ID_HI_D to params
HdlIdDef: CPU_ID_HI_D
    HdlOp: PARAMETRIZATION
        list: ops
            HdlValueId: wire
            HdlOp: DOWNTO
                list: ops
                    HdlOp: SUB
                        list: ops
                            HdlValueId: DEC_SZ
                            HdlValueInt: 1
                    HdlValueInt: 0
    HdlOp: SLL
        list: ops
            HdlValueId: BASE_REG
            HdlValueId: CPU_ID_HI
    HdlDirection: INTERNAL

UPD HdlIdDef@@reg_dec to reg_dec
    INS HdlOp@@OR to reg_dec
    UPD HdlOp@@OR to OR
        INS list@@ops to OR
        INS HdlOp@@OR to ops
        INS HdlOp@@AND to ops
        HdlOp: AND
            list: ops
                HdlValueId: CPU_ID_HI_D
                HdlOp: REPL_CONCAT
                    list: ops
                        HdlValueId: DEC_SZ
                        HdlOp: EQ
                            list: ops
                                HdlValueId: reg_addr
                                HdlOp: SRL
                                    list: ops
                                        HdlValueId: CPU_ID_HI
                                        HdlValueInt: 1
        UPD HdlOp@@OR to OR
            INS list@@ops to OR
            INS HdlOp@@AND to ops
            HdlOp: AND
                list: ops
                    HdlValueId: CPU_ID_LO_D
                    HdlOp: REPL_CONCAT
                        list: ops
                            HdlValueId: DEC_SZ
                            HdlOp: EQ
                                list: ops
                                    HdlValueId: reg_addr
                                    HdlOp: SRL
                                        list: ops
                                            HdlValueId: CPU_ID_LO
                                            HdlValueInt: 1

UPD HdlStmAssign@@ to 
    UPD HdlValueId@@wdtifg to wdtifg_sw_set
    MOV HdlOp@@INDEX to 
    HdlOp: INDEX
        list: ops
            HdlValueId: ifg1_nxt
            HdlValueInt: 0

UPD HdlStmIf@@body to body
    UPD HdlOp@@AND to PARAMETRIZATION
    MOV HdlOp@@AND to 
    HdlOp: AND
        list: ops
            HdlValueId: wdttmsel
            HdlValueId: wdtifg_clr
    UPD HdlOp@@AND to AND
        UPD HdlValueId@@wdttmsel to wire
        DEL HdlValueId@@wdtifg_clr from ops
    UPD HdlValueId@@ifg1_wr to wire
    MOV HdlValueId@@ifg1_wr to 
    HdlValueId: ifg1_wr
    DEL HdlValueId@@por from body
    DEL tuple@@ from elifs
    tuple
        HdlValueId: wdtifg_set
        HdlStmAssign
            HdlValueInt: 1
            HdlValueId: wdtifg
    DEL tuple@@ from elifs
    DEL tuple@@ from elifs
    DEL list@@elifs from body

UPD HdlStmAssign@@ to 
    MOV HdlValueInt@@0 to 
    HdlValueInt: 0
    UPD HdlValueId@@wdtifg to wire
    MOV HdlValueId@@wdtifg to 
    HdlValueId: wdtifg

UPD HdlStmProcess@@ to 
    MOV list@@sensitivity to 
    list: sensitivity
        HdlOp: RISING
            list: ops
                HdlValueId: mclk
        HdlOp: RISING
            list: ops
                HdlValueId: por
    UPD HdlOp@@RISING to RISING
        UPD HdlValueId@@por to puc_rst

UPD HdlStmAssign@@if_false to if_false
    UPD HdlOp@@OR to OR
        MOV HdlOp@@AND to ops
        HdlOp: AND
            list: ops
                HdlValueId: wdtifg_set
                HdlOp: NEG
                    list: ops
                        HdlValueId: wdttmsel
        UPD HdlValueId@@wdtpw_error to nmi_s
        MOV HdlValueId@@wdtpw_error to ops
        HdlValueId: wdtpw_error
        UPD HdlOp@@AND to AND
            UPD HdlOp@@NEG to NEG
                UPD HdlValueId@@wdttmsel to nmi_dly
            DEL HdlValueId@@wdtifg_set from ops
        DEL list@@ops from OR
    UPD HdlValueId@@wdt_reset to nmi_edge
    MOV HdlValueId@@wdt_reset to if_false
    HdlValueId: wdt_reset
    DEL HdlOp@@OR from if_false

UPD HdlStmProcess@@ to 
    UPD list@@sensitivity to ops
    MOV list@@sensitivity to 
    list: sensitivity
        HdlOp: RISING
            list: ops
                HdlValueId: mclk
        HdlOp: RISING
            list: ops
                HdlValueId: por
    UPD HdlOp@@RISING to RISING
        UPD HdlValueId@@mclk to ifg1_wr
        MOV HdlValueId@@mclk to ops
        HdlValueId: mclk
        DEL list@@ops from RISING
    DEL HdlOp@@RISING from sensitivity
    DEL HdlOp@@RISING from sensitivity
    HdlOp: RISING
        list: ops
            HdlValueId: por

UPD HdlStmIf@@body to body
    UPD HdlValueId@@por to puc_rst
    MOV HdlValueId@@por to body
    HdlValueId: por
    MOV list@@elifs to body
    list: elifs

MOV HdlStmAssign@@if_true to body
HdlStmAssign: if_true
    HdlValueInt: 0
    HdlValueId: wdt_reset

UPD HdlStmAssign@@if_true to if_true
    UPD HdlValueId@@wdt_reset to nmi_dly

UPD HdlStmIf@@body to body
    UPD HdlValueId@@nmi_acc to nmi_edge

DEL HdlStmAssign@@if_true from body
HdlStmAssign: if_true
    HdlValueInt: 0
    HdlValueId: wdtifg

DEL HdlStmAssign@@ from 

DEL HdlStmIf@@body from 

DEL HdlStmProcess@@ from objs

DEL HdlStmAssign@@if_false from body

DEL HdlStmIf@@body from 

DEL HdlStmProcess@@ from objs


CommitId: e20d89c58e33b3eefde4601f57a347d5a228cef4
Add full ASIC support (low-power modes, DFT, ...).
--- a/core/rtl/verilog/omsp_sfr.v
+++ b/core/rtl/verilog/omsp_sfr.v
@@ -101,19 +104,23 @@ input               wdttmsel;     // Watchdog-timer mode select
 parameter       [14:0] BASE_ADDR   = 15'h0000;
 
 // Decoder bit width (defines how many bits are considered for address decoding)
-parameter              DEC_WD      =  2;
+parameter              DEC_WD      =  3;
 
 // Register addresses offset
 parameter [DEC_WD-1:0] IE1         =  'h0,
-                       IFG1        =  'h2;
+                       IFG1        =  'h2,
+                       CPU_ID_LO   =  'h4,
+                       CPU_ID_HI   =  'h6;
 
 // Register one-hot decoder utilities
-parameter              DEC_SZ      =  2**DEC_WD;
+parameter              DEC_SZ      =  (1 << DEC_WD);
 parameter [DEC_SZ-1:0] BASE_REG    =  {{DEC_SZ-1{1'b0}}, 1'b1};
 
 // Register one-hot decoder
 parameter [DEC_SZ-1:0] IE1_D       = (BASE_REG << IE1),
-                       IFG1_D      = (BASE_REG << IFG1);
+                       IFG1_D      = (BASE_REG << IFG1),
+                       CPU_ID_LO_D = (BASE_REG << CPU_ID_LO),
+                       CPU_ID_HI_D = (BASE_REG << CPU_ID_HI);
 
 
 //============================================================================

ParseResult:
INS HdlIdDef@@cpu_version to objs

INS HdlIdDef@@cpu_asic to objs

INS HdlIdDef@@user_version to objs

INS HdlIdDef@@per_space to objs

INS HdlIdDef@@mpy_info to objs
HdlIdDef: mpy_info
    HdlValueInt: 1
    HdlDirection: INTERNAL

INS HdlIdDef@@dmem_size to objs
HdlIdDef: dmem_size
    HdlOp: PARAMETRIZATION
        list: ops
            HdlValueId: wire
            HdlOp: DOWNTO
                list: ops
                    HdlValueInt: 8
                    HdlValueInt: 0
    HdlOp: SRL
        list: ops
            HdlValueInt: 128
            HdlValueInt: 7
    HdlDirection: INTERNAL

INS HdlIdDef@@pmem_size to objs
HdlIdDef: pmem_size
    HdlOp: PARAMETRIZATION
        list: ops
            HdlValueId: wire
            HdlOp: DOWNTO
                list: ops
                    HdlValueInt: 5
                    HdlValueInt: 0
    HdlOp: SRL
        list: ops
            HdlValueInt: 2048
            HdlValueInt: 10
    HdlDirection: INTERNAL

INS HdlStmAssign@@ to objs
HdlStmAssign
    HdlOp: CONCAT
        list: ops
            HdlOp: CONCAT
                list: ops
                    HdlOp: CONCAT
                        list: ops
                            HdlOp: CONCAT
                                list: ops
                                    HdlOp: CONCAT
                                        list: ops
                                            HdlOp: CONCAT
                                                list: ops
                                                    HdlValueId: pmem_size
                                                    HdlValueId: dmem_size
                                            HdlValueId: mpy_info
                                    HdlValueId: per_space
                            HdlValueId: user_version
                    HdlValueId: cpu_asic
            HdlValueId: cpu_version
    HdlValueId: cpu_id

INS HdlIdDef@@cpu_id_lo_rd to objs
HdlIdDef: cpu_id_lo_rd
    HdlOp: PARAMETRIZATION
        list: ops
            HdlValueId: wire
            HdlOp: DOWNTO
                list: ops
                    HdlValueInt: 15
                    HdlValueInt: 0
    HdlOp: AND
        list: ops
            HdlOp: INDEX
                list: ops
                    HdlValueId: cpu_id
                    HdlOp: DOWNTO
                        list: ops
                            HdlValueInt: 15
                            HdlValueInt: 0
            HdlOp: REPL_CONCAT
                list: ops
                    HdlValueInt: 16
                    HdlOp: INDEX
                        list: ops
                            HdlValueId: reg_rd
                            HdlValueId: CPU_ID_LO
    HdlDirection: INTERNAL

INS HdlIdDef@@cpu_id_hi_rd to objs
HdlIdDef: cpu_id_hi_rd
    HdlOp: PARAMETRIZATION
        list: ops
            HdlValueId: wire
            HdlOp: DOWNTO
                list: ops
                    HdlValueInt: 15
                    HdlValueInt: 0
    HdlOp: AND
        list: ops
            HdlOp: INDEX
                list: ops
                    HdlValueId: cpu_id
                    HdlOp: DOWNTO
                        list: ops
                            HdlValueInt: 31
                            HdlValueInt: 16
            HdlOp: REPL_CONCAT
                list: ops
                    HdlValueInt: 16
                    HdlOp: INDEX
                        list: ops
                            HdlValueId: reg_rd
                            HdlValueId: CPU_ID_HI
    HdlDirection: INTERNAL

UPD HdlStmAssign@@ to 
    INS HdlOp@@AND to 

UPD HdlIdDef@@cpu_version to cpu_version
    INS HdlValueInt@@2 to cpu_version
    INS HdlDirection@@INTERNAL to cpu_version
    UPD HdlOp@@PARAMETRIZATION to PARAMETRIZATION
        INS HdlOp@@DOWNTO to ops
        HdlOp: DOWNTO
            list: ops
                HdlValueInt: 2
                HdlValueInt: 0

UPD HdlIdDef@@cpu_asic to cpu_asic
    INS HdlDirection@@INTERNAL to cpu_asic

UPD HdlIdDef@@user_version to user_version
    INS HdlOp@@PARAMETRIZATION to user_version
    INS HdlValueInt@@00000 to user_version
    INS HdlDirection@@INTERNAL to user_version
    UPD HdlOp@@PARAMETRIZATION to PARAMETRIZATION
        INS list@@ops to PARAMETRIZATION
        INS HdlOp@@DOWNTO to ops
        HdlOp: DOWNTO
            list: ops
                HdlValueInt: 4
                HdlValueInt: 0

UPD HdlIdDef@@per_space to per_space
    INS HdlOp@@PARAMETRIZATION to per_space
    INS HdlOp@@SRL to per_space
    HdlOp: SRL
        list: ops
            HdlValueInt: 512
            HdlValueInt: 9
    INS HdlDirection@@INTERNAL to per_space
    UPD HdlOp@@PARAMETRIZATION to PARAMETRIZATION
        INS list@@ops to PARAMETRIZATION
        INS HdlOp@@DOWNTO to ops
        HdlOp: DOWNTO
            list: ops
                HdlValueInt: 6
                HdlValueInt: 0


CommitId: e20d89c58e33b3eefde4601f57a347d5a228cef4
Add full ASIC support (low-power modes, DFT, ...).
--- a/core/rtl/verilog/omsp_sfr.v
+++ b/core/rtl/verilog/omsp_sfr.v
@@ -127,8 +134,10 @@ wire              reg_sel      =  per_en & (per_addr[13:DEC_WD-1]==BASE_ADDR[14:
 wire [DEC_WD-1:0] reg_addr     =  {1'b0, per_addr[DEC_WD-2:0]};
 
 // Register address decode
-wire [DEC_SZ-1:0] reg_dec      = (IE1_D   &  {DEC_SZ{(reg_addr==(IE1  >>1))}})  |
-                                 (IFG1_D  &  {DEC_SZ{(reg_addr==(IFG1 >>1))}});
+wire [DEC_SZ-1:0] reg_dec      = (IE1_D        &  {DEC_SZ{(reg_addr==(IE1       >>1))}})  |
+                                 (IFG1_D       &  {DEC_SZ{(reg_addr==(IFG1      >>1))}})  |
+                                 (CPU_ID_LO_D  &  {DEC_SZ{(reg_addr==(CPU_ID_LO >>1))}})  |
+                                 (CPU_ID_HI_D  &  {DEC_SZ{(reg_addr==(CPU_ID_HI >>1))}});
 
 // Read/Write probes
 wire              reg_lo_write =  per_we[0] & reg_sel;

ParseResult:
INS HdlIdDef@@nmi_pol to objs
HdlIdDef: nmi_pol
    HdlOp: XOR
        list: ops
            HdlValueId: nmi
            HdlValueId: wdtnmies
    HdlDirection: INTERNAL

INS HdlIdDef@@nmi_capture to objs
HdlIdDef: nmi_capture
    HdlValueId: nmi_pol
    HdlDirection: INTERNAL

INS HdlIdDef@@nmi_s to objs
HdlIdDef: nmi_s
    HdlDirection: INTERNAL

INS HdlStmProcess@@ to objs

INS HdlStmIf@@body to 

INS HdlStmAssign@@if_false to body


CommitId: e20d89c58e33b3eefde4601f57a347d5a228cef4
Add full ASIC support (low-power modes, DFT, ...).
--- a/core/rtl/verilog/omsp_sfr.v
+++ b/core/rtl/verilog/omsp_sfr.v
@@ -151,16 +160,24 @@ wire [7:0] ie1;
 wire       ie1_wr  = IE1[0] ? reg_hi_wr[IE1] : reg_lo_wr[IE1];
 wire [7:0] ie1_nxt = IE1[0] ? per_din[15:8]  : per_din[7:0];
 
+`ifdef NMI
 reg        nmie;
 always @ (posedge mclk or posedge puc_rst)
   if (puc_rst)      nmie  <=  1'b0;
   else if (nmi_acc) nmie  <=  1'b0; 
   else if (ie1_wr)  nmie  <=  ie1_nxt[4];    
+`else
+wire       nmie  =  1'b0;
+`endif
 
+`ifdef WATCHDOG
 reg        wdtie;
 always @ (posedge mclk or posedge puc_rst)
   if (puc_rst)      wdtie <=  1'b0;
   else if (ie1_wr)  wdtie <=  ie1_nxt[0];    
+`else
+wire       wdtie =  1'b0;    
+`endif
 
 assign  ie1 = {3'b000, nmie, 3'b000, wdtie};
 

ParseResult:
UPD HdlStmAssign@@ to 
    UPD HdlOp@@AND to AND
        INS HdlValueId@@nmi_s to ops


CommitId: 7c253ff535a74a601fef5ff494f81df6e4d66460
Re-organized the "openMSP430_defines.v" file.
--- a/fpga/xilinx_diligent_s3board/rtl/verilog/openmsp430/omsp_frontend.v
+++ b/fpga/xilinx_diligent_s3board/rtl/verilog/openmsp430/omsp_frontend.v
@@ -80,7 +80,7 @@ module  omsp_frontend (
     nmi_evt,                       // Non-maskable interrupt event
     pc_sw,                         // Program counter software value
     pc_sw_wr,                      // Program counter software write
-    puc,                           // Main system reset
+    puc_rst,                       // Main system reset
     wdt_irq                        // Watchdog-timer interrupt
 );
 

ParseResult:
UPD HdlStmIf@@body to body
    UPD HdlValueId@@puc to puc_rst

UPD HdlStmProcess@@ to 
    UPD HdlOp@@RISING to RISING
        UPD HdlValueId@@puc to puc_rst


CommitId: 7c253ff535a74a601fef5ff494f81df6e4d66460
Re-organized the "openMSP430_defines.v" file.
--- a/fpga/xilinx_diligent_s3board/rtl/verilog/openmsp430/omsp_frontend.v
+++ b/fpga/xilinx_diligent_s3board/rtl/verilog/openmsp430/omsp_frontend.v
@@ -167,20 +202,12 @@ wire       is_const;
 reg [15:0] sconst_nxt;
 reg  [3:0] e_state_nxt;
 	   
-// State machine definitons
-parameter I_IRQ_FETCH = 3'h0;
-parameter I_IRQ_DONE  = 3'h1;
-parameter I_DEC       = 3'h2; // New instruction ready for decode
-parameter I_EXT1      = 3'h3; // 1st Extension word
-parameter I_EXT2      = 3'h4; // 2nd Extension word
-parameter I_IDLE      = 3'h5; // CPU is in IDLE mode
-
 // CPU on/off through the debug interface or cpu_en port
 wire   cpu_halt_cmd = dbg_halt_cmd | ~cpu_en_s;
    
 // States Transitions
-always @(i_state   or inst_sz    or inst_sz_nxt or pc_sw_wr     or exec_done or
-         exec_done or irq_detect or cpuoff      or cpu_halt_cmd or e_state)
+always @(i_state    or inst_sz  or inst_sz_nxt  or pc_sw_wr or exec_done or
+         irq_detect or cpuoff   or cpu_halt_cmd or e_state)
     case(i_state)
       I_IDLE     : i_state_nxt = (irq_detect & ~cpu_halt_cmd) ? I_IRQ_FETCH :
                                  (~cpuoff    & ~cpu_halt_cmd) ? I_DEC       : I_IDLE;

ParseResult:
UPD HdlStmIf@@body to body
    UPD HdlValueId@@puc to puc_rst

UPD HdlStmIf@@body to body
    UPD HdlValueId@@puc to puc_rst

UPD HdlStmIf@@body to body
    UPD HdlValueId@@puc to puc_rst

UPD HdlStmIf@@body to body
    UPD HdlValueId@@puc to puc_rst
    UPD HdlOp@@EQ to EQ
        DEL HdlValueInt@@c from ops

UPD HdlStmProcess@@ to 
    UPD HdlOp@@RISING to RISING
        UPD HdlValueId@@puc to puc_rst

UPD HdlStmProcess@@ to 
    UPD HdlOp@@RISING to RISING
        UPD HdlValueId@@puc to puc_rst

UPD HdlStmProcess@@ to 
    UPD HdlOp@@RISING to RISING
        UPD HdlValueId@@puc to puc_rst

UPD HdlStmProcess@@ to 
    UPD HdlOp@@RISING to RISING
        UPD HdlValueId@@puc to puc_rst

UPD HdlIdDef@@decode_noirq to decode_noirq
    UPD HdlOp@@AND to AND
        UPD HdlOp@@OR to OR
            UPD HdlOp@@EQ to EQ
                DEL HdlValueInt@@d from ops

UPD HdlIdDef@@exec_done to exec_done
    UPD HdlOp@@TERNARY to TERNARY
        UPD HdlOp@@EQ to EQ
            DEL HdlValueInt@@c from ops
        UPD HdlOp@@TERNARY to TERNARY
            UPD HdlOp@@EQ to EQ
                DEL HdlValueInt@@a from ops
            UPD HdlOp@@TERNARY to TERNARY
                UPD HdlOp@@EQ to EQ
                    DEL HdlValueInt@@7 from ops
                UPD HdlOp@@EQ to EQ
                    DEL HdlValueInt@@b from ops


CommitId: 7c253ff535a74a601fef5ff494f81df6e4d66460
Re-organized the "openMSP430_defines.v" file.
--- a/fpga/xilinx_diligent_s3board/rtl/verilog/openmsp430/omsp_frontend.v
+++ b/fpga/xilinx_diligent_s3board/rtl/verilog/openmsp430/omsp_frontend.v
@@ -188,9 +215,9 @@ always @(i_state   or inst_sz    or inst_sz_nxt or pc_sw_wr     or exec_done or
       I_IRQ_DONE : i_state_nxt =  I_DEC;
       I_DEC      : i_state_nxt =  irq_detect                  ? I_IRQ_FETCH :
                           (cpuoff | cpu_halt_cmd) & exec_done ? I_IDLE      :
-                            cpu_halt_cmd & (e_state==`E_IDLE) ? I_IDLE      :
+                            cpu_halt_cmd & (e_state==E_IDLE)  ? I_IDLE      :
                                   pc_sw_wr                    ? I_DEC       :
-		             ~exec_done & ~(e_state==`E_IDLE) ? I_DEC       :        // Wait in decode state
+		             ~exec_done & ~(e_state==E_IDLE)  ? I_DEC       :        // Wait in decode state
                                   (inst_sz_nxt!=2'b00)        ? I_EXT1      : I_DEC; // until execution is completed
       I_EXT1     : i_state_nxt =  irq_detect                  ? I_IRQ_FETCH :
                                   pc_sw_wr                    ? I_DEC       : 

ParseResult:
INS HdlIdDef@@e_first_state to objs

UPD HdlIdDef@@e_first_state to e_first_state
    MOV HdlOp@@PARAMETRIZATION to e_first_state
    HdlOp: PARAMETRIZATION
        list: ops
            HdlValueId: wire
            HdlOp: DOWNTO
                list: ops
                    HdlValueInt: 3
                    HdlValueInt: 0
    UPD HdlOp@@TERNARY to TERNARY
        MOV HdlOp@@AND to ops
        HdlOp: AND
            list: ops
                HdlOp: NEG
                    list: ops
                        HdlValueId: dbg_halt_st
                HdlOp: INDEX
                    list: ops
                        HdlValueId: inst_so_nxt
                        HdlValueInt: 7
        UPD HdlOp@@TERNARY to TERNARY
            MOV HdlOp@@OR to ops
            HdlOp: OR
                list: ops
                    HdlValueId: cpu_halt_cmd
                    HdlOp: EQ
                        list: ops
                            HdlValueId: i_state
                            HdlValueId: I_IDLE
            DEL HdlValueInt@@d from ops
            DEL HdlOp@@TERNARY from ops
            HdlOp: TERNARY
                list: ops
                    HdlValueId: cpuoff
                    HdlValueInt: d
                    HdlOp: TERNARY
                        list: ops
                            HdlValueId: src_acalc_pre
                            HdlValueInt: 5
                            HdlOp: TERNARY
                                list: ops
                                    HdlValueId: src_rd_pre
                                    HdlValueInt: 6
                                    HdlOp: TERNARY
                                        list: ops
                                            HdlValueId: dst_acalc_pre
                                            HdlValueInt: 8
                                            HdlOp: TERNARY
                                                list: ops
                                                    HdlValueId: dst_rd_pre
                                                    HdlValueInt: 9
                                                    HdlValueInt: b
            DEL list@@ops from TERNARY
        DEL HdlValueInt@@0 from ops
        DEL HdlOp@@TERNARY from ops
        DEL list@@ops from TERNARY
    DEL HdlOp@@TERNARY from e_first_state
    DEL HdlDirection@@INTERNAL from e_first_state

UPD HdlStmProcess@@ to 
    MOV list@@sensitivity to 
    list: sensitivity
        HdlValueId: e_state
        HdlValueId: dst_acalc
        HdlValueId: dst_rd
        HdlValueId: inst_sext_rdy
        HdlValueId: inst_dext_rdy
        HdlValueId: exec_dext_rdy
        HdlValueId: exec_jmp
        HdlValueId: exec_dst_wr
        HdlValueId: e_first_state
        HdlValueId: exec_src_wr

UPD HdlStmIf@@body to body
    UPD HdlValueId@@puc to puc_rst
    UPD HdlOp@@EQ to EQ
        DEL HdlValueInt@@c from ops

UPD HdlStmIf@@body to body
    UPD HdlValueId@@puc to puc_rst
    UPD HdlOp@@EQ to EQ
        DEL HdlValueInt@@9 from ops
    UPD HdlOp@@EQ to EQ
        DEL HdlValueInt@@a from ops

UPD HdlStmIf@@body to body
    UPD HdlValueId@@puc to puc_rst
    UPD HdlOp@@AND to AND
        UPD HdlOp@@EQ to EQ
            DEL HdlValueInt@@6 from ops
    UPD HdlOp@@OR_LOG to OR_LOG
        UPD HdlOp@@EQ to EQ
            DEL HdlValueInt@@7 from ops
        UPD HdlOp@@EQ to EQ
            DEL HdlValueInt@@a from ops

UPD HdlStmIf@@body to body
    UPD HdlValueId@@puc to puc_rst
    UPD HdlOp@@EQ to EQ
        DEL HdlValueInt@@9 from ops

UPD HdlStmCase@@e_state to e_state
    MOV tuple@@ to cases
    tuple
        HdlValueInt: d
        HdlOp: ASSIGN
            list: ops
                HdlValueId: e_state_nxt
                HdlValueId: e_first_state
    MOV tuple@@ to cases
    tuple
        HdlValueInt: 8
        HdlOp: ASSIGN
            list: ops
                HdlValueId: e_state_nxt
                HdlOp: TERNARY
                    list: ops
                        HdlOp: OR
                            list: ops
                                HdlValueId: inst_dext_rdy
                                HdlValueId: exec_dext_rdy
                        HdlValueInt: 9
                        HdlValueInt: 8
    MOV tuple@@ to cases
    tuple
        HdlValueInt: c
        HdlOp: ASSIGN
            list: ops
                HdlValueId: e_state_nxt
                HdlValueId: e_first_state
    MOV tuple@@ to cases
    tuple
        HdlValueInt: 7
        HdlOp: ASSIGN
            list: ops
                HdlValueId: e_state_nxt
                HdlValueId: e_first_state
    DEL HdlValueInt@@d from 
    DEL HdlValueInt@@8 from 
    UPD HdlOp@@ASSIGN to ASSIGN
        UPD HdlOp@@TERNARY to TERNARY
            DEL HdlValueInt@@9 from ops
            DEL HdlValueInt@@8 from ops
    DEL HdlValueInt@@c from 
    DEL HdlValueInt@@7 from 
    DEL HdlStmCaseType@@CASE from e_state
    DEL HdlValueId@@e_state from e_state
    DEL tuple@@ from cases
    tuple
        HdlValueInt: 0
        HdlOp: ASSIGN
            list: ops
                HdlValueId: e_state_nxt
                HdlValueInt: 1
    DEL tuple@@ from cases
    tuple
        HdlValueInt: 1
        HdlOp: ASSIGN
            list: ops
                HdlValueId: e_state_nxt
                HdlValueInt: 2
    DEL tuple@@ from cases
    tuple
        HdlValueInt: 2
        HdlOp: ASSIGN
            list: ops
                HdlValueId: e_state_nxt
                HdlValueInt: 3
    DEL tuple@@ from cases
    tuple
        HdlValueInt: 3
        HdlOp: ASSIGN
            list: ops
                HdlValueId: e_state_nxt
                HdlValueInt: 4
    DEL tuple@@ from cases
    tuple
        HdlValueInt: 4
        HdlOp: ASSIGN
            list: ops
                HdlValueId: e_state_nxt
                HdlValueInt: b
    DEL tuple@@ from cases
    tuple
        HdlValueInt: 5
        HdlOp: ASSIGN
            list: ops
                HdlValueId: e_state_nxt
                HdlOp: TERNARY
                    list: ops
                        HdlValueId: inst_sext_rdy
                        HdlValueInt: 6
                        HdlValueInt: 5
    DEL tuple@@ from cases
    tuple
        HdlValueInt: 6
        HdlOp: ASSIGN
            list: ops
                HdlValueId: e_state_nxt
                HdlOp: TERNARY
                    list: ops
                        HdlValueId: dst_acalc
                        HdlValueInt: 8
                        HdlOp: TERNARY
                            list: ops
                                HdlValueId: dst_rd
                                HdlValueInt: 9
                                HdlValueInt: b
    DEL tuple@@ from cases
    tuple
        HdlValueInt: 9
        HdlOp: ASSIGN
            list: ops
                HdlValueId: e_state_nxt
                HdlValueInt: b
    DEL tuple@@ from cases
    tuple
        HdlValueInt: b
        HdlOp: ASSIGN
            list: ops
                HdlValueId: e_state_nxt
                HdlOp: TERNARY
                    list: ops
                        HdlValueId: exec_dst_wr
                        HdlValueInt: a
                        HdlOp: TERNARY
                            list: ops
                                HdlValueId: exec_jmp
                                HdlValueInt: c
                                HdlOp: TERNARY
                                    list: ops
                                        HdlValueId: exec_src_wr
                                        HdlValueInt: 7
                                        HdlValueId: e_first_state
    DEL tuple@@ from cases
    tuple
        HdlValueInt: a
        HdlOp: ASSIGN
            list: ops
                HdlValueId: e_state_nxt
                HdlOp: TERNARY
                    list: ops
                        HdlValueId: exec_jmp
                        HdlValueInt: c
                        HdlValueId: e_first_state
    DEL list@@cases from e_state
    DEL HdlOp@@ASSIGN from e_state
    HdlOp: ASSIGN
        list: ops
            HdlValueId: e_state_nxt
            HdlValueInt: 0

UPD HdlStmProcess@@ to 
    UPD HdlOp@@RISING to RISING
        UPD HdlValueId@@puc to puc_rst

UPD HdlStmProcess@@ to 
    UPD HdlOp@@RISING to RISING
        UPD HdlValueId@@puc to puc_rst

UPD HdlStmProcess@@ to 
    UPD HdlOp@@RISING to RISING
        UPD HdlValueId@@puc to puc_rst

UPD HdlStmProcess@@ to 
    UPD HdlOp@@RISING to RISING
        UPD HdlValueId@@puc to puc_rst

DEL HdlIdDef@@e_first_state from objs

DEL HdlStmCase@@e_state from 

DEL HdlStmProcess@@ from objs


CommitId: 7c253ff535a74a601fef5ff494f81df6e4d66460
Re-organized the "openMSP430_defines.v" file.
--- a/fpga/xilinx_diligent_s3board/rtl/verilog/openmsp430/omsp_frontend.v
+++ b/fpga/xilinx_diligent_s3board/rtl/verilog/openmsp430/omsp_frontend.v
@@ -200,38 +227,38 @@ always @(i_state   or inst_sz    or inst_sz_nxt or pc_sw_wr     or exec_done or
     endcase
 
 // State machine
-always @(posedge mclk or posedge puc)
-  if (puc) i_state  <= I_IRQ_FETCH;
-  else     i_state  <= i_state_nxt;
+always @(posedge mclk or posedge puc_rst)
+  if (puc_rst) i_state  <= I_IRQ_FETCH;
+  else         i_state  <= i_state_nxt;
 
 // Utility signals
-wire   decode_noirq =  ((i_state==I_DEC) &  (exec_done | (e_state==`E_IDLE)));
+wire   decode_noirq =  ((i_state==I_DEC) &  (exec_done | (e_state==E_IDLE)));
 wire   decode       =  decode_noirq | irq_detect;
-wire   fetch        = ~((i_state==I_DEC) & ~(exec_done | (e_state==`E_IDLE))) & ~(e_state_nxt==`E_IDLE);
+wire   fetch        = ~((i_state==I_DEC) & ~(exec_done | (e_state==E_IDLE))) & ~(e_state_nxt==E_IDLE);
 
 // Debug interface cpu status
 reg    dbg_halt_st;
-always @(posedge mclk or posedge puc)
-  if (puc)  dbg_halt_st <= 1'b0;
-  else      dbg_halt_st <= cpu_halt_cmd & (i_state_nxt==I_IDLE);
+always @(posedge mclk or posedge puc_rst)
+  if (puc_rst)  dbg_halt_st <= 1'b0;
+  else          dbg_halt_st <= cpu_halt_cmd & (i_state_nxt==I_IDLE);
 
 
 //=============================================================================
-// 2)  INTERRUPT HANDLING
+// 4)  INTERRUPT HANDLING
 //=============================================================================
 
 // Detect nmi interrupt
 reg         inst_nmi;
-always @(posedge mclk or posedge puc)
-  if (puc)                      inst_nmi <= 1'b0;
+always @(posedge mclk or posedge puc_rst)
+  if (puc_rst)                  inst_nmi <= 1'b0;
   else if (nmi_evt)             inst_nmi <= 1'b1;
   else if (i_state==I_IRQ_DONE) inst_nmi <= 1'b0;
 
 
 // Detect reset interrupt
 reg         inst_irq_rst;
-always @(posedge mclk or posedge puc)
-  if (puc)                      inst_irq_rst <= 1'b1;
+always @(posedge mclk or posedge puc_rst)
+  if (puc_rst)                  inst_irq_rst <= 1'b1;
   else if (exec_done)           inst_irq_rst <= 1'b0;
 
 //  Detect other interrupts

ParseResult:
INS HdlStmProcess@@ to objs

UPD HdlIdDef@@e_first_state to e_first_state
    INS HdlOp@@TERNARY to e_first_state
    INS HdlDirection@@INTERNAL to e_first_state
    UPD HdlOp@@TERNARY to TERNARY
        INS list@@ops to TERNARY
        INS HdlValueId@@E_IRQ_0 to ops
        INS HdlOp@@TERNARY to ops
        UPD HdlOp@@TERNARY to TERNARY
            INS list@@ops to TERNARY
            INS HdlValueId@@E_IDLE to ops
            INS HdlOp@@TERNARY to ops
            HdlOp: TERNARY
                list: ops
                    HdlValueId: cpuoff
                    HdlValueId: E_IDLE
                    HdlOp: TERNARY
                        list: ops
                            HdlValueId: src_acalc_pre
                            HdlValueId: E_SRC_AD
                            HdlOp: TERNARY
                                list: ops
                                    HdlValueId: src_rd_pre
                                    HdlValueId: E_SRC_RD
                                    HdlOp: TERNARY
                                        list: ops
                                            HdlValueId: dst_acalc_pre
                                            HdlValueId: E_DST_AD
                                            HdlOp: TERNARY
                                                list: ops
                                                    HdlValueId: dst_rd_pre
                                                    HdlValueId: E_DST_RD
                                                    HdlValueId: E_EXEC

UPD HdlStmProcess@@ to 
    MOV list@@sensitivity to 
    list: sensitivity
        HdlValueId: e_state
        HdlValueId: dst_acalc
        HdlValueId: dst_rd
        HdlValueId: inst_sext_rdy
        HdlValueId: inst_dext_rdy
        HdlValueId: exec_dext_rdy
        HdlValueId: exec_jmp
        HdlValueId: exec_dst_wr
        HdlValueId: e_first_state
        HdlValueId: exec_src_wr

INS HdlStmCase@@e_state to 

UPD HdlStmCase@@e_state to e_state
    INS HdlStmCaseType@@CASE to e_state
    INS HdlValueId@@e_state to e_state
    INS list@@cases to e_state
    INS HdlOp@@ASSIGN to e_state
    HdlOp: ASSIGN
        list: ops
            HdlValueId: e_state_nxt
            HdlValueId: E_IRQ_0
    INS tuple@@ to cases
    tuple
        HdlValueId: E_IRQ_0
        HdlOp: ASSIGN
            list: ops
                HdlValueId: e_state_nxt
                HdlValueId: E_IRQ_1
    INS tuple@@ to cases
    tuple
        HdlValueId: E_IRQ_1
        HdlOp: ASSIGN
            list: ops
                HdlValueId: e_state_nxt
                HdlValueId: E_IRQ_2
    INS tuple@@ to cases
    tuple
        HdlValueId: E_IRQ_2
        HdlOp: ASSIGN
            list: ops
                HdlValueId: e_state_nxt
                HdlValueId: E_IRQ_3
    INS tuple@@ to cases
    tuple
        HdlValueId: E_IRQ_3
        HdlOp: ASSIGN
            list: ops
                HdlValueId: e_state_nxt
                HdlValueId: E_IRQ_4
    INS tuple@@ to cases
    tuple
        HdlValueId: E_IRQ_4
        HdlOp: ASSIGN
            list: ops
                HdlValueId: e_state_nxt
                HdlValueId: E_EXEC
    INS tuple@@ to cases
    tuple
        HdlValueId: E_SRC_AD
        HdlOp: ASSIGN
            list: ops
                HdlValueId: e_state_nxt
                HdlOp: TERNARY
                    list: ops
                        HdlValueId: inst_sext_rdy
                        HdlValueId: E_SRC_RD
                        HdlValueId: E_SRC_AD
    INS tuple@@ to cases
    tuple
        HdlValueId: E_SRC_RD
        HdlOp: ASSIGN
            list: ops
                HdlValueId: e_state_nxt
                HdlOp: TERNARY
                    list: ops
                        HdlValueId: dst_acalc
                        HdlValueId: E_DST_AD
                        HdlOp: TERNARY
                            list: ops
                                HdlValueId: dst_rd
                                HdlValueId: E_DST_RD
                                HdlValueId: E_EXEC
    INS tuple@@ to cases
    tuple
        HdlValueId: E_DST_RD
        HdlOp: ASSIGN
            list: ops
                HdlValueId: e_state_nxt
                HdlValueId: E_EXEC
    INS tuple@@ to cases
    tuple
        HdlValueId: E_EXEC
        HdlOp: ASSIGN
            list: ops
                HdlValueId: e_state_nxt
                HdlOp: TERNARY
                    list: ops
                        HdlValueId: exec_dst_wr
                        HdlValueId: E_DST_WR
                        HdlOp: TERNARY
                            list: ops
                                HdlValueId: exec_jmp
                                HdlValueId: E_JUMP
                                HdlOp: TERNARY
                                    list: ops
                                        HdlValueId: exec_src_wr
                                        HdlValueId: E_SRC_WR
                                        HdlValueId: e_first_state
    INS tuple@@ to cases
    tuple
        HdlValueId: E_DST_WR
        HdlOp: ASSIGN
            list: ops
                HdlValueId: e_state_nxt
                HdlOp: TERNARY
                    list: ops
                        HdlValueId: exec_jmp
                        HdlValueId: E_JUMP
                        HdlValueId: e_first_state
    INS HdlValueId@@E_IDLE to 
    INS HdlValueId@@E_DST_AD to 
    INS HdlValueId@@E_JUMP to 
    INS HdlValueId@@E_SRC_WR to 
    UPD HdlOp@@ASSIGN to ASSIGN
        UPD HdlOp@@TERNARY to TERNARY
            INS HdlValueId@@E_DST_RD to ops
            INS HdlValueId@@E_DST_AD to ops

UPD HdlStmIf@@body to body
    UPD HdlValueId@@puc to puc_rst

UPD HdlStmCase@@e_state to e_state
    MOV tuple@@ to cases
    tuple
        HdlValueInt: d
        HdlOp: ASSIGN
            list: ops
                HdlValueId: e_state_nxt
                HdlValueId: e_first_state
    MOV tuple@@ to cases
    tuple
        HdlValueInt: 8
        HdlOp: ASSIGN
            list: ops
                HdlValueId: e_state_nxt
                HdlOp: TERNARY
                    list: ops
                        HdlOp: OR
                            list: ops
                                HdlValueId: inst_dext_rdy
                                HdlValueId: exec_dext_rdy
                        HdlValueInt: 9
                        HdlValueInt: 8
    MOV tuple@@ to cases
    tuple
        HdlValueInt: c
        HdlOp: ASSIGN
            list: ops
                HdlValueId: e_state_nxt
                HdlValueId: e_first_state
    MOV tuple@@ to cases
    tuple
        HdlValueInt: 7
        HdlOp: ASSIGN
            list: ops
                HdlValueId: e_state_nxt
                HdlValueId: e_first_state
    DEL HdlValueInt@@d from 
    DEL HdlValueInt@@8 from 
    UPD HdlOp@@ASSIGN to ASSIGN
        UPD HdlOp@@TERNARY to TERNARY
            DEL HdlValueInt@@9 from ops
            DEL HdlValueInt@@8 from ops
    DEL HdlValueInt@@c from 
    DEL HdlValueInt@@7 from 
    DEL HdlStmCaseType@@CASE from e_state
    DEL HdlValueId@@e_state from e_state
    DEL tuple@@ from cases
    tuple
        HdlValueInt: 0
        HdlOp: ASSIGN
            list: ops
                HdlValueId: e_state_nxt
                HdlValueInt: 1
    DEL tuple@@ from cases
    tuple
        HdlValueInt: 1
        HdlOp: ASSIGN
            list: ops
                HdlValueId: e_state_nxt
                HdlValueInt: 2
    DEL tuple@@ from cases
    tuple
        HdlValueInt: 2
        HdlOp: ASSIGN
            list: ops
                HdlValueId: e_state_nxt
                HdlValueInt: 3
    DEL tuple@@ from cases
    tuple
        HdlValueInt: 3
        HdlOp: ASSIGN
            list: ops
                HdlValueId: e_state_nxt
                HdlValueInt: 4
    DEL tuple@@ from cases
    tuple
        HdlValueInt: 4
        HdlOp: ASSIGN
            list: ops
                HdlValueId: e_state_nxt
                HdlValueInt: b
    DEL tuple@@ from cases
    tuple
        HdlValueInt: 5
        HdlOp: ASSIGN
            list: ops
                HdlValueId: e_state_nxt
                HdlOp: TERNARY
                    list: ops
                        HdlValueId: inst_sext_rdy
                        HdlValueInt: 6
                        HdlValueInt: 5
    DEL tuple@@ from cases
    tuple
        HdlValueInt: 6
        HdlOp: ASSIGN
            list: ops
                HdlValueId: e_state_nxt
                HdlOp: TERNARY
                    list: ops
                        HdlValueId: dst_acalc
                        HdlValueInt: 8
                        HdlOp: TERNARY
                            list: ops
                                HdlValueId: dst_rd
                                HdlValueInt: 9
                                HdlValueInt: b
    DEL tuple@@ from cases
    tuple
        HdlValueInt: 9
        HdlOp: ASSIGN
            list: ops
                HdlValueId: e_state_nxt
                HdlValueInt: b
    DEL tuple@@ from cases
    tuple
        HdlValueInt: b
        HdlOp: ASSIGN
            list: ops
                HdlValueId: e_state_nxt
                HdlOp: TERNARY
                    list: ops
                        HdlValueId: exec_dst_wr
                        HdlValueInt: a
                        HdlOp: TERNARY
                            list: ops
                                HdlValueId: exec_jmp
                                HdlValueInt: c
                                HdlOp: TERNARY
                                    list: ops
                                        HdlValueId: exec_src_wr
                                        HdlValueInt: 7
                                        HdlValueId: e_first_state
    DEL tuple@@ from cases
    tuple
        HdlValueInt: a
        HdlOp: ASSIGN
            list: ops
                HdlValueId: e_state_nxt
                HdlOp: TERNARY
                    list: ops
                        HdlValueId: exec_jmp
                        HdlValueInt: c
                        HdlValueId: e_first_state
    DEL list@@cases from e_state
    DEL HdlOp@@ASSIGN from e_state
    HdlOp: ASSIGN
        list: ops
            HdlValueId: e_state_nxt
            HdlValueInt: 0

UPD HdlStmProcess@@ to 
    UPD HdlOp@@RISING to RISING
        UPD HdlValueId@@puc to puc_rst

UPD HdlIdDef@@exec_done to exec_done
    UPD HdlOp@@TERNARY to TERNARY
        UPD HdlOp@@EQ to EQ
            INS HdlValueId@@E_JUMP to ops
        UPD HdlOp@@TERNARY to TERNARY
            UPD HdlOp@@EQ to EQ
                INS HdlValueId@@E_DST_WR to ops
            UPD HdlOp@@TERNARY to TERNARY
                UPD HdlOp@@EQ to EQ
                    INS HdlValueId@@E_SRC_WR to ops
                UPD HdlOp@@EQ to EQ
                    INS HdlValueId@@E_EXEC to ops

UPD HdlStmIf@@body to body
    UPD HdlOp@@EQ to EQ
        INS HdlValueId@@E_JUMP to ops

UPD HdlStmIf@@body to body
    UPD HdlOp@@EQ to EQ
        INS HdlValueId@@E_DST_RD to ops
    UPD HdlOp@@EQ to EQ
        INS HdlValueId@@E_DST_WR to ops

UPD HdlStmIf@@body to body
    UPD HdlOp@@EQ to EQ
        INS HdlValueId@@E_DST_RD to ops

UPD HdlIdDef@@decode_noirq to decode_noirq
    UPD HdlOp@@AND to AND
        UPD HdlOp@@OR to OR
            UPD HdlOp@@EQ to EQ
                INS HdlValueId@@E_IDLE to ops

UPD HdlStmIf@@body to body
    UPD HdlOp@@AND to AND
        UPD HdlOp@@EQ to EQ
            INS HdlValueId@@E_SRC_RD to ops
    UPD HdlOp@@OR_LOG to OR_LOG
        UPD HdlOp@@EQ to EQ
            INS HdlValueId@@E_SRC_WR to ops
        UPD HdlOp@@EQ to EQ
            INS HdlValueId@@E_DST_WR to ops

DEL HdlStmCase@@e_state from 

DEL HdlStmProcess@@ from objs

UPD HdlStmAssign@@if_true to if_true
    DEL HdlValueInt@@1 from if_true


CommitId: 7c253ff535a74a601fef5ff494f81df6e4d66460
Re-organized the "openMSP430_defines.v" file.
--- a/fpga/xilinx_diligent_s3board/rtl/verilog/openmsp430/omsp_frontend.v
+++ b/fpga/xilinx_diligent_s3board/rtl/verilog/openmsp430/omsp_frontend.v
@@ -239,8 +266,8 @@ assign  irq_detect = (inst_nmi | ((|irq | wdt_irq) & gie)) & ~cpu_halt_cmd & ~db
 
 // Select interrupt vector
 reg  [3:0] irq_num;
-always @(posedge mclk or posedge puc)
-  if (puc)             irq_num <= 4'hf;
+always @(posedge mclk or posedge puc_rst)
+  if (puc_rst)         irq_num <= 4'hf;
   else if (irq_detect) irq_num <= inst_nmi           ?  4'he :
                                   irq[13]            ?  4'hd :
                                   irq[12]            ?  4'hc :

ParseResult:
UPD HdlStmCase@@e_state to e_state
    INS HdlStmCaseType@@CASE to e_state
    INS HdlValueId@@e_state to e_state
    INS list@@cases to e_state
    INS HdlOp@@ASSIGN to e_state
    HdlOp: ASSIGN
        list: ops
            HdlValueId: e_state_nxt
            HdlValueId: E_IRQ_0
    INS tuple@@ to cases
    tuple
        HdlValueId: E_IRQ_0
        HdlOp: ASSIGN
            list: ops
                HdlValueId: e_state_nxt
                HdlValueId: E_IRQ_1
    INS tuple@@ to cases
    tuple
        HdlValueId: E_IRQ_1
        HdlOp: ASSIGN
            list: ops
                HdlValueId: e_state_nxt
                HdlValueId: E_IRQ_2
    INS tuple@@ to cases
    tuple
        HdlValueId: E_IRQ_2
        HdlOp: ASSIGN
            list: ops
                HdlValueId: e_state_nxt
                HdlValueId: E_IRQ_3
    INS tuple@@ to cases
    tuple
        HdlValueId: E_IRQ_3
        HdlOp: ASSIGN
            list: ops
                HdlValueId: e_state_nxt
                HdlValueId: E_IRQ_4
    INS tuple@@ to cases
    tuple
        HdlValueId: E_IRQ_4
        HdlOp: ASSIGN
            list: ops
                HdlValueId: e_state_nxt
                HdlValueId: E_EXEC
    INS tuple@@ to cases
    tuple
        HdlValueId: E_SRC_AD
        HdlOp: ASSIGN
            list: ops
                HdlValueId: e_state_nxt
                HdlOp: TERNARY
                    list: ops
                        HdlValueId: inst_sext_rdy
                        HdlValueId: E_SRC_RD
                        HdlValueId: E_SRC_AD
    INS tuple@@ to cases
    tuple
        HdlValueId: E_SRC_RD
        HdlOp: ASSIGN
            list: ops
                HdlValueId: e_state_nxt
                HdlOp: TERNARY
                    list: ops
                        HdlValueId: dst_acalc
                        HdlValueId: E_DST_AD
                        HdlOp: TERNARY
                            list: ops
                                HdlValueId: dst_rd
                                HdlValueId: E_DST_RD
                                HdlValueId: E_EXEC
    INS tuple@@ to cases
    tuple
        HdlValueId: E_DST_RD
        HdlOp: ASSIGN
            list: ops
                HdlValueId: e_state_nxt
                HdlValueId: E_EXEC
    INS tuple@@ to cases
    tuple
        HdlValueId: E_EXEC
        HdlOp: ASSIGN
            list: ops
                HdlValueId: e_state_nxt
                HdlOp: TERNARY
                    list: ops
                        HdlValueId: exec_dst_wr
                        HdlValueId: E_DST_WR
                        HdlOp: TERNARY
                            list: ops
                                HdlValueId: exec_jmp
                                HdlValueId: E_JUMP
                                HdlOp: TERNARY
                                    list: ops
                                        HdlValueId: exec_src_wr
                                        HdlValueId: E_SRC_WR
                                        HdlValueId: e_first_state
    INS tuple@@ to cases
    tuple
        HdlValueId: E_DST_WR
        HdlOp: ASSIGN
            list: ops
                HdlValueId: e_state_nxt
                HdlOp: TERNARY
                    list: ops
                        HdlValueId: exec_jmp
                        HdlValueId: E_JUMP
                        HdlValueId: e_first_state
    INS HdlValueId@@E_IDLE to 
    INS HdlValueId@@E_DST_AD to 
    INS HdlValueId@@E_JUMP to 
    INS HdlValueId@@E_SRC_WR to 
    UPD HdlOp@@ASSIGN to ASSIGN
        UPD HdlOp@@TERNARY to TERNARY
            INS HdlValueId@@E_DST_RD to ops
            INS HdlValueId@@E_DST_AD to ops

UPD HdlStmAssign@@if_true to if_true
    INS HdlValueId@@E_IRQ_1 to if_true


CommitId: 7c253ff535a74a601fef5ff494f81df6e4d66460
Re-organized the "openMSP430_defines.v" file.
--- a/fpga/xilinx_diligent_s3board/rtl/verilog/openmsp430/omsp_frontend.v
+++ b/fpga/xilinx_diligent_s3board/rtl/verilog/openmsp430/omsp_frontend.v
@@ -266,11 +293,11 @@ wire        nmi_acc     = irq_acc_all[14];
 
 
 //=============================================================================
-// 3)  FETCH INSTRUCTION
+// 5)  FETCH INSTRUCTION
 //=============================================================================
 
 //
-// 3.1) PROGRAM COUNTER & MEMORY INTERFACE
+// 5.1) PROGRAM COUNTER & MEMORY INTERFACE
 //-----------------------------------------
 
 // Program counter

ParseResult:
UPD HdlStmIf@@body to body
    UPD HdlValueId@@puc to puc_rst

UPD HdlStmProcess@@ to 
    UPD HdlOp@@RISING to RISING
        UPD HdlValueId@@puc to puc_rst


CommitId: 7c253ff535a74a601fef5ff494f81df6e4d66460
Re-organized the "openMSP430_defines.v" file.
--- a/fpga/xilinx_diligent_s3board/rtl/verilog/openmsp430/omsp_frontend.v
+++ b/fpga/xilinx_diligent_s3board/rtl/verilog/openmsp430/omsp_frontend.v
@@ -282,15 +309,15 @@ wire [15:0] pc_nxt  = pc_sw_wr               ? pc_sw    :
                       (i_state==I_IRQ_FETCH) ? irq_addr :
                       (i_state==I_IRQ_DONE)  ? mdb_in   :  pc_incr;
 
-always @(posedge mclk or posedge puc)
-  if (puc)  pc <= 16'h0000;
-  else      pc <= pc_nxt;
+always @(posedge mclk or posedge puc_rst)
+  if (puc_rst)  pc <= 16'h0000;
+  else          pc <= pc_nxt;
 
 // Check if ROM has been busy in order to retry ROM access
 reg pmem_busy;
-always @(posedge mclk or posedge puc)
-  if (puc)  pmem_busy <= 1'b0;
-  else      pmem_busy <= fe_pmem_wait;
+always @(posedge mclk or posedge puc_rst)
+  if (puc_rst)  pmem_busy <= 1'b0;
+  else          pmem_busy <= fe_pmem_wait;
    
 // Memory interface
 wire [15:0] mab      = pc_nxt;

ParseResult:
UPD HdlStmIf@@body to body
    UPD HdlValueId@@puc to puc_rst

UPD HdlStmProcess@@ to 
    UPD HdlOp@@RISING to RISING
        UPD HdlValueId@@puc to puc_rst


CommitId: 7c253ff535a74a601fef5ff494f81df6e4d66460
Re-organized the "openMSP430_defines.v" file.
--- a/fpga/altera_de1_board/rtl/verilog/openmsp430/omsp_mem_backbone.v
+++ b/fpga/altera_de1_board/rtl/verilog/openmsp430/omsp_mem_backbone.v
@@ -172,17 +172,19 @@ wire               fe_pmem_wait  = (~fe_pmem_cen & ~eu_pmem_cen);
 
 // Peripherals
 //--------------------
-wire         dbg_per_en    =  dbg_mem_en & (dbg_mem_addr[15:9]==7'h00);
-wire         eu_per_en     =  eu_mb_en   & (eu_mab[14:8]==7'h00);
+wire              dbg_per_en   =  dbg_mem_en & (dbg_mem_addr[15:`PER_AWIDTH+1]=={15-`PER_AWIDTH{1'b0}});
+wire              eu_per_en    =  eu_mb_en   & (eu_mab[14:`PER_AWIDTH]        =={15-`PER_AWIDTH{1'b0}});
 
-wire   [7:0] per_addr      =  dbg_mem_en ? dbg_mem_addr[8:1] : eu_mab[7:0];
-wire  [15:0] per_din       =  dbg_mem_en ? dbg_mem_dout      : eu_mdb_out;
-wire   [1:0] per_we        =  dbg_mem_en ? dbg_mem_wr        : eu_mb_wr;
-wire         per_en        =  dbg_mem_en ? dbg_per_en        : eu_per_en;
+wire       [15:0] per_din      =  dbg_mem_en ? dbg_mem_dout               : eu_mdb_out;
+wire        [1:0] per_we       =  dbg_mem_en ? dbg_mem_wr                 : eu_mb_wr;
+wire              per_en       =  dbg_mem_en ? dbg_per_en                 : eu_per_en;
+wire [`PER_MSB:0] per_addr_mux =  dbg_mem_en ? dbg_mem_addr[`PER_MSB+1:1] : eu_mab[`PER_MSB:0];
+wire       [14:0] per_addr_ful =  {{15-`PER_AWIDTH{1'b0}}, per_addr_mux};
+wire       [13:0] per_addr     =   per_addr_ful[13:0];
 
 reg   [15:0] per_dout_val;
-always @ (posedge mclk or posedge puc)
-  if (puc)      per_dout_val <= 16'h0000;
+always @ (posedge mclk or posedge puc_rst)
+  if (puc_rst)  per_dout_val <= 16'h0000;
   else          per_dout_val <= per_dout;
 
 

ParseResult:
UPD HdlIdDef@@puc to puc_rst


CommitId: 7c253ff535a74a601fef5ff494f81df6e4d66460
Re-organized the "openMSP430_defines.v" file.
--- a/fpga/altera_de1_board/rtl/verilog/openmsp430/omsp_mem_backbone.v
+++ b/fpga/altera_de1_board/rtl/verilog/openmsp430/omsp_mem_backbone.v
@@ -192,22 +194,22 @@ always @ (posedge mclk or posedge puc)
 
 // Detect whenever the data should be backuped and restored
 reg 	    fe_pmem_cen_dly;
-always @(posedge mclk or posedge puc)
-  if (puc)     fe_pmem_cen_dly <=  1'b0;
+always @(posedge mclk or posedge puc_rst)
+  if (puc_rst) fe_pmem_cen_dly <=  1'b0;
   else         fe_pmem_cen_dly <=  fe_pmem_cen;
 
 wire fe_pmem_save    = ( fe_pmem_cen & ~fe_pmem_cen_dly) & ~dbg_halt_st;
 wire fe_pmem_restore = (~fe_pmem_cen &  fe_pmem_cen_dly) |  dbg_halt_st;
    
 reg  [15:0] pmem_dout_bckup;
-always @(posedge mclk or posedge puc)
-  if (puc)               pmem_dout_bckup     <=  16'h0000;
+always @(posedge mclk or posedge puc_rst)
+  if (puc_rst)           pmem_dout_bckup     <=  16'h0000;
   else if (fe_pmem_save) pmem_dout_bckup     <=  pmem_dout;
 
 // Mux between the ROM data and the backup
 reg         pmem_dout_bckup_sel;
-always @(posedge mclk or posedge puc)
-  if (puc)                  pmem_dout_bckup_sel <=  1'b0;
+always @(posedge mclk or posedge puc_rst)
+  if (puc_rst)              pmem_dout_bckup_sel <=  1'b0;
   else if (fe_pmem_save)    pmem_dout_bckup_sel <=  1'b1;
   else if (fe_pmem_restore) pmem_dout_bckup_sel <=  1'b0;
     

ParseResult:
UPD HdlIdDef@@dbg_dmem_addr to dbg_dmem_addr
    UPD HdlOp@@SUB to CONCAT
    MOV HdlOp@@SUB to dbg_dmem_addr
    HdlOp: SUB
        list: ops
            HdlOp: INDEX
                list: ops
                    HdlValueId: dbg_mem_addr
                    HdlOp: DOWNTO
                        list: ops
                            HdlValueInt: 15
                            HdlValueInt: 1
            HdlOp: SRL
                list: ops
                    HdlValueInt: 0200
                    HdlValueInt: 1
    UPD HdlOp@@SUB to SUB
        MOV HdlOp@@SRL to ops
        HdlOp: SRL
            list: ops
                HdlValueInt: 0200
                HdlValueInt: 1
        UPD HdlOp@@SRL to SRL
            UPD HdlValueInt@@0200 to 512

UPD HdlIdDef@@eu_dmem_addr to eu_dmem_addr
    UPD HdlOp@@SUB to SUB
        MOV HdlValueId@@eu_mab to ops
        HdlValueId: eu_mab
        UPD HdlOp@@SRL to SRL
            UPD HdlValueInt@@0200 to 512

UPD HdlIdDef@@eu_dmem_cen to eu_dmem_cen
    UPD HdlOp@@NEG to NEG
        UPD HdlOp@@AND to AND
            UPD HdlOp@@AND to AND
                UPD HdlOp@@GE to GE
                    UPD HdlOp@@SRL to SRL
                        UPD HdlValueInt@@0200 to 512
            UPD HdlOp@@LT to LT
                UPD HdlOp@@SRL to SRL
                    UPD HdlOp@@ADD to ADD
                        UPD HdlValueInt@@0200 to 512

UPD HdlIdDef@@dbg_dmem_cen to dbg_dmem_cen
    UPD HdlOp@@NEG to NEG
        UPD HdlOp@@AND to AND
            UPD HdlOp@@AND to AND
                UPD HdlOp@@GE to GE
                    UPD HdlOp@@SRL to SRL
                        UPD HdlValueInt@@0200 to 512
            UPD HdlOp@@LT to LT
                UPD HdlOp@@SRL to SRL
                    UPD HdlOp@@ADD to ADD
                        UPD HdlValueInt@@0200 to 512


CommitId: 2db9f70906fa1656def20d82364aae51677ce2cb
Update design to exclude the range mode from the debug hardware breakpoint units. As this feature is not used by GDB, it has been disabled in order to improve the timings and save a bit of area/utilisation.
--- a/core/rtl/verilog/omsp_dbg_hwbrk.v
+++ b/core/rtl/verilog/omsp_dbg_hwbrk.v
@@ -208,7 +209,8 @@ wire [15:0] brk_dout = brk_ctl_rd   |
    
 wire        equ_d_addr0 = eu_mb_en & (eu_mab==brk_addr0) & ~brk_ctl[`BRK_RANGE];
 wire        equ_d_addr1 = eu_mb_en & (eu_mab==brk_addr1) & ~brk_ctl[`BRK_RANGE];
-wire        equ_d_range = eu_mb_en & ((eu_mab>=brk_addr0) & (eu_mab<=brk_addr1)) &  brk_ctl[`BRK_RANGE];
+wire        equ_d_range = eu_mb_en & ((eu_mab>=brk_addr0) & (eu_mab<=brk_addr1)) & 
+                          brk_ctl[`BRK_RANGE] & `HWBRK_RANGE;
 
 reg         fe_mb_en_buf;
 always @ (posedge mclk or posedge por)

ParseResult:
UPD HdlIdDef@@brk_stat_set to brk_stat_set
    UPD HdlOp@@CONCAT to CONCAT
        UPD HdlOp@@CONCAT to CONCAT
            UPD HdlOp@@CONCAT to CONCAT
                UPD HdlOp@@CONCAT to CONCAT
                    UPD HdlOp@@CONCAT to CONCAT
                        INS HdlOp@@AND to ops
                        INS HdlOp@@AND to ops
                        UPD HdlOp@@AND to AND
                            INS list@@ops to AND
                            INS HdlValueInt@@0 to ops
                        UPD HdlOp@@AND to AND
                            INS list@@ops to AND
                            INS HdlValueInt@@0 to ops


CommitId: 7c253ff535a74a601fef5ff494f81df6e4d66460
Re-organized the "openMSP430_defines.v" file.
--- a/fpga/altera_de1_board/rtl/verilog/openmsp430/omsp_clock_module.v
+++ b/fpga/altera_de1_board/rtl/verilog/openmsp430/omsp_clock_module.v
@@ -55,7 +55,7 @@ module  omsp_clock_module (
     mclk,                         // Main system clock
     per_dout,                     // Peripheral data output
     por,                          // Power-on reset
-    puc,                          // Main system reset
+    puc_rst,                      // Main system reset
     smclk_en,                     // SMCLK enable
 	     
 // INPUTs

ParseResult:
UPD HdlStmProcess@@ to 
    MOV list@@sensitivity to 
    list: sensitivity
        HdlOp: RISING
            list: ops
                HdlValueId: mclk
        HdlOp: RISING
            list: ops
                HdlValueId: puc
    UPD HdlOp@@RISING to RISING
        UPD HdlValueId@@puc to puc_rst

UPD HdlStmProcess@@ to 
    MOV list@@sensitivity to 
    list: sensitivity
        HdlOp: RISING
            list: ops
                HdlValueId: mclk
        HdlOp: RISING
            list: ops
                HdlValueId: puc
    UPD HdlOp@@RISING to RISING
        UPD HdlValueId@@puc to puc_rst

UPD HdlStmIf@@body to body
    UPD HdlValueId@@puc to puc_rst

UPD HdlStmIf@@body to body
    UPD HdlValueId@@puc to puc_rst


CommitId: 7c253ff535a74a601fef5ff494f81df6e4d66460
Re-organized the "openMSP430_defines.v" file.
--- a/fpga/altera_de1_board/rtl/verilog/openmsp430/omsp_clock_module.v
+++ b/fpga/altera_de1_board/rtl/verilog/openmsp430/omsp_clock_module.v
@@ -84,7 +84,7 @@ output              dbg_rst;      // Debug unit reset
 output              mclk;         // Main system clock
 output       [15:0] per_dout;     // Peripheral data output
 output              por;          // Power-on reset
-output              puc;          // Main system reset
+output              puc_rst;      // Main system reset
 output              smclk_en;     // SMCLK enable
 
 // INPUTs

ParseResult:
UPD HdlIdDef@@puc_reset to puc_rst_comb

UPD HdlIdDef@@dbg_rst_s to dbg_rst_n

UPD HdlIdDef@@dbg_rst_s to dbg_rst_s
    UPD HdlOp@@PARAMETRIZATION to PARAMETRIZATION
        UPD HdlOp@@DOWNTO to DOWNTO
            MOV HdlValueInt@@0 to ops
            HdlValueInt: 0
            DEL HdlValueInt@@1 from ops
            DEL list@@ops from DOWNTO
        DEL HdlValueId@@wire from ops
        DEL HdlOp@@DOWNTO from ops
        DEL list@@ops from PARAMETRIZATION
    DEL HdlOp@@PARAMETRIZATION from dbg_rst_s
    DEL HdlValueInt@@11 from dbg_rst_s

UPD HdlStmIf@@body to body
    UPD HdlValueId@@puc_reset to puc_rst_comb

UPD HdlStmAssign@@if_true to if_true
    UPD HdlValueInt@@11 to 1
    UPD HdlValueId@@puc_s to puc_rst

UPD HdlStmAssign@@if_false to if_false
    UPD HdlOp@@CONCAT to CONCAT
        UPD HdlOp@@INDEX to INDEX
            MOV HdlValueInt@@0 to ops
            HdlValueInt: 0
            DEL HdlValueId@@puc_s from ops
            DEL list@@ops from INDEX
        DEL HdlOp@@INDEX from ops
        DEL HdlValueInt@@0 from ops
        DEL list@@ops from CONCAT
    UPD HdlValueId@@puc_s to puc_rst
    DEL HdlOp@@CONCAT from if_false

UPD HdlStmProcess@@ to 
    UPD HdlOp@@RISING to RISING
        UPD HdlValueId@@puc_reset to puc_rst_comb

DEL HdlIdDef@@puc_s from objs
HdlIdDef: puc_s
    HdlOp: PARAMETRIZATION
        list: ops
            HdlValueId: reg
            HdlOp: DOWNTO
                list: ops
                    HdlValueInt: 1
                    HdlValueInt: 0
    HdlDirection: INTERNAL


CommitId: 7c253ff535a74a601fef5ff494f81df6e4d66460
Re-organized the "openMSP430_defines.v" file.
--- a/fpga/altera_de1_board/rtl/verilog/openmsp430/omsp_clock_module.v
+++ b/fpga/altera_de1_board/rtl/verilog/openmsp430/omsp_clock_module.v
@@ -95,7 +95,7 @@ input               dbg_en;       // Debug interface enable (asynchronous)
 input               dco_clk;      // Fast oscillator (fast clock)
 input               lfxt_clk;     // Low frequency oscillator (typ 32kHz)
 input               oscoff;       // Turns off LFXT1 clock input
-input         [7:0] per_addr;     // Peripheral address
+input        [13:0] per_addr;     // Peripheral address
 input        [15:0] per_din;      // Peripheral data input
 input               per_en;       // Peripheral enable (high active)
 input         [1:0] per_we;       // Peripheral write enable (high active)

ParseResult:
INS HdlIdDef@@por_n to objs
HdlIdDef: por_n
    HdlDirection: INTERNAL


CommitId: 7c253ff535a74a601fef5ff494f81df6e4d66460
Re-organized the "openMSP430_defines.v" file.
--- a/fpga/altera_de1_board/rtl/verilog/openmsp430/omsp_clock_module.v
+++ b/fpga/altera_de1_board/rtl/verilog/openmsp430/omsp_clock_module.v
@@ -222,12 +245,12 @@ wire      aclk_en_nxt = lfxt_clk_en & ((bcsctl1[`DIVAx]==2'b00) ?  1'b1
                                        (bcsctl1[`DIVAx]==2'b10) ? &aclk_div[1:0] :
                                                                   &aclk_div[2:0]);
 
-always @ (posedge mclk or posedge puc)
-  if (puc)  aclk_en <=  1'b0;
-  else      aclk_en <=  aclk_en_nxt & cpu_en_s;
+always @ (posedge mclk or posedge puc_rst)
+  if (puc_rst)  aclk_en <=  1'b0;
+  else          aclk_en <=  aclk_en_nxt & cpu_en_s;
 
-always @ (posedge mclk or posedge puc)
-  if (puc)                                         aclk_div <=  3'h0;
+always @ (posedge mclk or posedge puc_rst)
+  if (puc_rst)                                     aclk_div <=  3'h0;
   else if ((bcsctl1[`DIVAx]!=2'b00) & lfxt_clk_en) aclk_div <=  aclk_div+3'h1;
 
 

ParseResult:
UPD HdlIdDef@@reg_dec to reg_sel

UPD HdlStmCase@@per_addr to per_addr
    UPD HdlOp@@ASSIGN to PARAMETRIZATION
    MOV HdlOp@@ASSIGN to 
    HdlOp: ASSIGN
        list: ops
            HdlValueId: reg_dec
            HdlValueId: BCSCTL1_D
    UPD HdlOp@@ASSIGN to ASSIGN
        UPD HdlValueId@@reg_dec to wire
        UPD HdlValueId@@BCSCTL1_D to DEC_SZ
        MOV HdlValueId@@BCSCTL1_D to ops
        HdlValueId: BCSCTL1_D
    UPD HdlOp@@ASSIGN to AND
    MOV HdlOp@@ASSIGN to per_addr
    HdlOp: ASSIGN
        list: ops
            HdlValueId: reg_dec
            HdlOp: REPL_CONCAT
                list: ops
                    HdlValueInt: 256
                    HdlValueInt: 0
    MOV HdlValueId@@per_addr to per_addr
    HdlValueId: per_addr
    UPD HdlOp@@DIV to DOWNTO
    MOV HdlOp@@DIV to 
    HdlOp: DIV
        list: ops
            HdlValueId: BCSCTL1
            HdlValueInt: 2
    UPD HdlOp@@DIV to DIV
        UPD HdlValueId@@BCSCTL2 to BCSCTL1_D
        MOV HdlValueId@@BCSCTL2 to ops
        HdlValueId: BCSCTL2
        DEL HdlValueInt@@2 from ops
        DEL list@@ops from DIV
    UPD HdlOp@@ASSIGN to ASSIGN
        UPD HdlValueId@@reg_dec to BCSCTL2_D
        UPD HdlOp@@REPL_CONCAT to REPL_CONCAT
            MOV list@@ops to REPL_CONCAT
            list: ops
                HdlValueInt: 256
                HdlValueInt: 0
            UPD HdlValueInt@@256 to 1
            DEL HdlValueInt@@0 from ops
    UPD HdlOp@@ASSIGN to EQ
    MOV HdlOp@@ASSIGN to 
    HdlOp: ASSIGN
        list: ops
            HdlValueId: reg_dec
            HdlValueId: BCSCTL2_D
    UPD HdlOp@@DIV to DIV
        MOV list@@ops to DIV
        list: ops
            HdlValueId: BCSCTL1
            HdlValueInt: 2
        UPD HdlValueId@@BCSCTL1 to DEC_WD
    UPD HdlOp@@ASSIGN to ASSIGN
        UPD HdlValueId@@reg_dec to reg_addr
        UPD HdlValueId@@BCSCTL2_D to BCSCTL1
        MOV HdlValueId@@BCSCTL2_D to ops
        HdlValueId: BCSCTL2_D
    DEL HdlStmCaseType@@CASE from per_addr
    DEL tuple@@ from cases
    DEL HdlOp@@DIV from 
    DEL tuple@@ from cases
    DEL list@@cases from per_addr

UPD HdlIdDef@@BCSCTL1_D to BCSCTL1_D
    UPD HdlOp@@SLL to PARAMETRIZATION
    UPD HdlOp@@SLL to SLL
        UPD HdlOp@@DIV to DOWNTO
        UPD HdlOp@@DIV to DIV
            MOV list@@ops to DIV
            list: ops
                HdlValueId: BCSCTL1
                HdlValueInt: 2
            UPD HdlValueId@@BCSCTL1 to DEC_SZ
            UPD HdlValueInt@@2 to 1
        DEL HdlValueInt@@1 from ops

UPD HdlIdDef@@BCSCTL2_D to BCSCTL2_D
    UPD HdlOp@@SLL to PARAMETRIZATION
    UPD HdlOp@@SLL to SLL
        UPD HdlOp@@DIV to DOWNTO
        UPD HdlOp@@DIV to DIV
            MOV list@@ops to DIV
            list: ops
                HdlValueId: BCSCTL2
                HdlValueInt: 2
            UPD HdlValueId@@BCSCTL2 to DEC_SZ
            UPD HdlValueInt@@2 to 1
        DEL HdlValueInt@@1 from ops

UPD HdlIdDef@@reg_dec to reg_dec
    UPD HdlOp@@PARAMETRIZATION to INDEX
    MOV HdlOp@@PARAMETRIZATION to reg_dec
    HdlOp: PARAMETRIZATION
        list: ops
            HdlValueId: reg
            HdlOp: DOWNTO
                list: ops
                    HdlValueInt: 255
                    HdlValueInt: 0
    UPD HdlOp@@PARAMETRIZATION to PARAMETRIZATION
        UPD HdlValueId@@reg to per_addr
        UPD HdlOp@@DOWNTO to DOWNTO
            UPD HdlValueInt@@255 to 13
            UPD HdlValueInt@@0 to 1
            MOV HdlValueInt@@0 to ops
            HdlValueInt: 0

UPD HdlIdDef@@BCSCTL1 to BCSCTL1
    UPD HdlValueInt@@057 to 0
    MOV HdlValueInt@@057 to BCSCTL1
    HdlValueInt: 057

UPD HdlIdDef@@BCSCTL2 to BCSCTL2
    UPD HdlValueInt@@058 to 0
    MOV HdlValueInt@@058 to BCSCTL2
    HdlValueInt: 058

UPD HdlStmProcess@@ to 
    UPD list@@sensitivity to ops
    MOV list@@sensitivity to 
    list: sensitivity
        HdlValueId: per_addr
    UPD HdlValueId@@per_addr to DEC_WD

DEL HdlStmCase@@per_addr from 

DEL HdlStmProcess@@ from objs


CommitId: 7c253ff535a74a601fef5ff494f81df6e4d66460
Re-organized the "openMSP430_defines.v" file.
--- a/fpga/altera_de1_board/rtl/verilog/openmsp430/omsp_clock_module.v
+++ b/fpga/altera_de1_board/rtl/verilog/openmsp430/omsp_clock_module.v
@@ -244,12 +267,12 @@ wire      smclk_en_nxt = smclk_in & ((bcsctl2[`DIVSx]==2'b00) ?  1'b1
                                      (bcsctl2[`DIVSx]==2'b10) ? &smclk_div[1:0] :
                                                                 &smclk_div[2:0]);
    
-always @ (posedge mclk or posedge puc)
-  if (puc)  smclk_en <=  1'b0;
-  else      smclk_en <=  smclk_en_nxt & cpu_en_s;
+always @ (posedge mclk or posedge puc_rst)
+  if (puc_rst)  smclk_en <=  1'b0;
+  else          smclk_en <=  smclk_en_nxt & cpu_en_s;
 
-always @ (posedge mclk or posedge puc)
-  if (puc)                                      smclk_div <=  3'h0;
+always @ (posedge mclk or posedge puc_rst)
+  if (puc_rst)                                  smclk_div <=  3'h0;
   else if ((bcsctl2[`DIVSx]!=2'b00) & smclk_in) smclk_div <=  smclk_div+3'h1;
 
 

ParseResult:
UPD HdlIdDef@@bcsctl1_wr to bcsctl1_wr
    UPD HdlOp@@TERNARY to TERNARY
        UPD HdlOp@@INDEX to INDEX
            UPD HdlOp@@DIV to DIV
                MOV HdlValueId@@BCSCTL1 to ops
                HdlValueId: BCSCTL1
                DEL HdlValueInt@@2 from ops
                DEL list@@ops from DIV
            DEL HdlOp@@DIV from ops
        UPD HdlOp@@INDEX to INDEX
            UPD HdlOp@@DIV to DIV
                MOV HdlValueId@@BCSCTL1 to ops
                HdlValueId: BCSCTL1
                DEL HdlValueInt@@2 from ops
                DEL list@@ops from DIV
            DEL HdlOp@@DIV from ops


CommitId: 7ffeb42b0f494a45cc60e678a78d12f0c256b819
Separated the Timer A defines from the openMSP430 ones.
--- a/core/rtl/verilog/omsp_dbg_hwbrk.v
+++ b/core/rtl/verilog/omsp_dbg_hwbrk.v
@@ -50,7 +50,9 @@ module  omsp_dbg_hwbrk (
 // INPUTs
     brk_reg_rd,              // Hardware break/watch-point register read select
     brk_reg_wr,              // Hardware break/watch-point register write select
+    dbg_clk,                 // Debug unit clock
     dbg_din,                 // Debug register data input
+    dbg_rst,                 // Debug unit reset
     eu_mab,                  // Execution-Unit Memory address bus
     eu_mb_en,                // Execution-Unit Memory bus enable
     eu_mb_wr,                // Execution-Unit Memory bus write transfer

ParseResult:
UPD HdlStmIf@@body to body
    UPD HdlValueId@@por to dbg_rst

UPD HdlStmProcess@@ to 
    UPD HdlOp@@RISING to RISING
        UPD HdlValueId@@mclk to dbg_clk
    UPD HdlOp@@RISING to RISING
        UPD HdlValueId@@por to dbg_rst


CommitId: 7ffeb42b0f494a45cc60e678a78d12f0c256b819
Separated the Timer A defines from the openMSP430 ones.
--- a/core/rtl/verilog/omsp_dbg_hwbrk.v
+++ b/core/rtl/verilog/omsp_dbg_hwbrk.v
@@ -244,8 +244,8 @@ wire d_range_wr =  equ_d_range & ~brk_ctl[`BRK_I_EN] &  |eu_mb_wr;
 // In general, We should here make sure no write access occures during the
 // same instruction cycle before setting the read flag.
 reg [2:0] d_rd_trig;
-always @ (posedge mclk or posedge por)
-  if (por)            d_rd_trig <=  3'h0;
+always @ (posedge dbg_clk or posedge dbg_rst)
+  if (dbg_rst)        d_rd_trig <=  3'h0;
   else if (exec_done) d_rd_trig <=  3'h0;
   else                d_rd_trig <=  {equ_d_range & ~brk_ctl[`BRK_I_EN] & ~|eu_mb_wr,
                                      equ_d_addr1 & ~brk_ctl[`BRK_I_EN] & ~|eu_mb_wr,
ParseResult:
UPD HdlStmIf@@body to body
    UPD HdlValueId@@por to dbg_rst

UPD HdlStmIf@@body to body
    UPD HdlValueId@@por to dbg_rst

UPD HdlStmProcess@@ to 
    UPD HdlOp@@RISING to RISING
        UPD HdlValueId@@mclk to dbg_clk
    UPD HdlOp@@RISING to RISING
        UPD HdlValueId@@por to dbg_rst

UPD HdlStmProcess@@ to 
    UPD HdlOp@@RISING to RISING
        UPD HdlValueId@@mclk to dbg_clk
    UPD HdlOp@@RISING to RISING
        UPD HdlValueId@@por to dbg_rst


CommitId: 7c253ff535a74a601fef5ff494f81df6e4d66460
Re-organized the "openMSP430_defines.v" file.
--- a/fpga/xilinx_diligent_s3board/rtl/verilog/openmsp430/periph/omsp_timerA.v
+++ b/fpga/xilinx_diligent_s3board/rtl/verilog/openmsp430/periph/omsp_timerA.v
@@ -63,7 +63,7 @@ module  omsp_timerA (
     per_din,                        // Peripheral data input
     per_en,                         // Peripheral enable (high active)
     per_we,                         // Peripheral write enable (high active)
-    puc,                            // Main system reset
+    puc_rst,                        // Main system reset
     smclk_en,                       // SMCLK enable (from CPU)
     ta_cci0a,                       // Timer A capture 0 input A
     ta_cci0b,                       // Timer A capture 0 input B

ParseResult:
INS HdlModuleDec@@omsp_timerA to omsp_timerA

UPD HdlModuleDec@@omsp_timerA to omsp_timerA
    INS list@@params to omsp_timerA
    list: params
        HdlIdDef: BASE_ADDR
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlValueInt: 14
                            HdlValueInt: 0
            HdlValueInt: 0100
            HdlDirection: INTERNAL
        HdlIdDef: DEC_WD
            HdlValueInt: 7
            HdlDirection: INTERNAL
        HdlIdDef: TACTL
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 60
            HdlDirection: INTERNAL
        HdlIdDef: TAR
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 70
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL0
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 62
            HdlDirection: INTERNAL
        HdlIdDef: TACCR0
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 72
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL1
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 64
            HdlDirection: INTERNAL
        HdlIdDef: TACCR1
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 74
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL2
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 66
            HdlDirection: INTERNAL
        HdlIdDef: TACCR2
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 76
            HdlDirection: INTERNAL
        HdlIdDef: TAIV
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 2e
            HdlDirection: INTERNAL
        HdlIdDef: DEC_SZ
            HdlOp: POW
                list: ops
                    HdlValueInt: 2
                    HdlValueId: DEC_WD
            HdlDirection: INTERNAL
        HdlIdDef: BASE_REG
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: CONCAT
                list: ops
                    HdlOp: REPL_CONCAT
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
                    HdlValueInt: 1
            HdlDirection: INTERNAL
        HdlIdDef: TACTL_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACTL
            HdlDirection: INTERNAL
        HdlIdDef: TAR_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TAR
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL0_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACCTL0
            HdlDirection: INTERNAL
        HdlIdDef: TACCR0_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACCR0
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL1_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACCTL1
            HdlDirection: INTERNAL
        HdlIdDef: TACCR1_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACCR1
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL2_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACCTL2
            HdlDirection: INTERNAL
        HdlIdDef: TACCR2_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACCR2
            HdlDirection: INTERNAL
        HdlIdDef: TAIV_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TAIV
            HdlDirection: INTERNAL
    INS list@@objs to omsp_timerA

UPD HdlModuleDec@@omsp_timerA to omsp_timerA
    MOV list@@ports to omsp_timerA
    list: ports
        HdlIdDef: irq_ta0
            HdlOp: AND
                list: ops
                    HdlOp: INDEX
                        list: ops
                            HdlValueId: tacctl0
                            HdlValueInt: 0
                    HdlOp: INDEX
                        list: ops
                            HdlValueId: tacctl0
                            HdlValueInt: 4
            HdlDirection: OUT
        HdlIdDef: irq_ta1
            HdlOp: OR
                list: ops
                    HdlOp: OR
                        list: ops
                            HdlOp: AND
                                list: ops
                                    HdlOp: INDEX
                                        list: ops
                                            HdlValueId: tactl
                                            HdlValueInt: 0
                                    HdlOp: INDEX
                                        list: ops
                                            HdlValueId: tactl
                                            HdlValueInt: 1
                            HdlOp: AND
                                list: ops
                                    HdlOp: INDEX
                                        list: ops
                                            HdlValueId: tacctl1
                                            HdlValueInt: 0
                                    HdlOp: INDEX
                                        list: ops
                                            HdlValueId: tacctl1
                                            HdlValueInt: 4
                    HdlOp: AND
                        list: ops
                            HdlOp: INDEX
                                list: ops
                                    HdlValueId: tacctl2
                                    HdlValueInt: 0
                            HdlOp: INDEX
                                list: ops
                                    HdlValueId: tacctl2
                                    HdlValueInt: 4
            HdlDirection: OUT
        HdlIdDef: per_dout
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlValueInt: 15
                            HdlValueInt: 0
            HdlOp: OR
                list: ops
                    HdlOp: OR
                        list: ops
                            HdlOp: OR
                                list: ops
                                    HdlOp: OR
                                        list: ops
                                            HdlOp: OR
                                                list: ops
                                                    HdlOp: OR
                                                        list: ops
                                                            HdlOp: OR
                                                                list: ops
                                                                    HdlOp: OR
                                                                        list: ops
                                                                            HdlValueId: tactl_rd
                                                                            HdlValueId: tar_rd
                                                                    HdlValueId: tacctl0_rd
                                                            HdlValueId: taccr0_rd
                                                    HdlValueId: tacctl1_rd
                                            HdlValueId: taccr1_rd
                                    HdlValueId: tacctl2_rd
                            HdlValueId: taccr2_rd
                    HdlValueId: taiv_rd
            HdlDirection: OUT
        HdlIdDef: ta_out0
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: reg
            HdlDirection: OUT
        HdlIdDef: ta_out0_en
            HdlDirection: OUT
        HdlIdDef: ta_out1
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: reg
            HdlDirection: OUT
        HdlIdDef: ta_out1_en
            HdlDirection: OUT
        HdlIdDef: ta_out2
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: reg
            HdlDirection: OUT
        HdlIdDef: ta_out2_en
            HdlDirection: OUT
        HdlIdDef: aclk_en
            HdlDirection: IN
        HdlIdDef: dbg_freeze
            HdlDirection: IN
        HdlIdDef: inclk
            HdlDirection: IN
        HdlIdDef: irq_ta0_acc
            HdlDirection: IN
        HdlIdDef: mclk
            HdlDirection: IN
        HdlIdDef: per_addr
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlValueInt: 7
                            HdlValueInt: 0
            HdlDirection: IN
        HdlIdDef: per_din
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlValueInt: 15
                            HdlValueInt: 0
            HdlDirection: IN
        HdlIdDef: per_en
            HdlDirection: IN
        HdlIdDef: per_we
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlValueInt: 1
                            HdlValueInt: 0
            HdlDirection: IN
        HdlIdDef: puc
            HdlDirection: IN
        HdlIdDef: smclk_en
            HdlDirection: IN
        HdlIdDef: ta_cci0a
            HdlDirection: IN
        HdlIdDef: ta_cci0b
            HdlDirection: IN
        HdlIdDef: ta_cci1a
            HdlDirection: IN
        HdlIdDef: ta_cci1b
            HdlDirection: IN
        HdlIdDef: ta_cci2a
            HdlDirection: IN
        HdlIdDef: ta_cci2b
            HdlDirection: IN
        HdlIdDef: taclk
            HdlDirection: IN
    DEL list@@params from omsp_timerA
    list: params
        HdlIdDef: TACTL
            HdlValueInt: 160
            HdlDirection: INTERNAL
        HdlIdDef: TAR
            HdlValueInt: 170
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL0
            HdlValueInt: 162
            HdlDirection: INTERNAL
        HdlIdDef: TACCR0
            HdlValueInt: 172
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL1
            HdlValueInt: 164
            HdlDirection: INTERNAL
        HdlIdDef: TACCR1
            HdlValueInt: 174
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL2
            HdlValueInt: 166
            HdlDirection: INTERNAL
        HdlIdDef: TACCR2
            HdlValueInt: 176
            HdlDirection: INTERNAL
        HdlIdDef: TAIV
            HdlValueInt: 12e
            HdlDirection: INTERNAL
        HdlIdDef: TACTL_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACTL
            HdlDirection: INTERNAL
        HdlIdDef: TAR_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TAR
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL0_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACCTL0
            HdlDirection: INTERNAL
        HdlIdDef: TACCR0_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACCR0
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL1_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACCTL1
            HdlDirection: INTERNAL
        HdlIdDef: TACCR1_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACCR1
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL2_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACCTL2
            HdlDirection: INTERNAL
        HdlIdDef: TACCR2_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACCR2
            HdlDirection: INTERNAL
        HdlIdDef: TAIV_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TAIV
            HdlDirection: INTERNAL
    DEL list@@objs from omsp_timerA

INS HdlIdDef@@taclk_s to objs
HdlIdDef: taclk_s
    HdlDirection: INTERNAL

INS HdlIdDef@@inclk_s to objs
HdlIdDef: inclk_s
    HdlDirection: INTERNAL

UPD HdlIdDef@@puc to puc_rst

UPD HdlStmProcess@@ to 
    MOV list@@sensitivity to 
    list: sensitivity
        HdlOp: RISING
            list: ops
                HdlValueId: mclk
        HdlOp: RISING
            list: ops
                HdlValueId: puc
    UPD HdlOp@@RISING to RISING
        UPD HdlValueId@@puc to puc_rst

UPD HdlStmProcess@@ to 
    MOV list@@sensitivity to 
    list: sensitivity
        HdlOp: RISING
            list: ops
                HdlValueId: mclk
        HdlOp: RISING
            list: ops
                HdlValueId: puc
    UPD HdlOp@@RISING to RISING
        UPD HdlValueId@@puc to puc_rst

UPD HdlStmIf@@body to body
    UPD HdlValueId@@puc to puc_rst

UPD HdlStmIf@@body to body
    UPD HdlValueId@@puc to puc_rst

UPD HdlStmIf@@body to body
    UPD HdlValueId@@puc to puc_rst

UPD HdlStmProcess@@ to 
    UPD HdlOp@@RISING to RISING
        UPD HdlValueId@@puc to puc_rst

UPD HdlStmProcess@@ to 
    UPD HdlOp@@RISING to RISING
        UPD HdlValueId@@puc to puc_rst

UPD HdlStmProcess@@ to 
    UPD HdlOp@@RISING to RISING
        UPD HdlValueId@@puc to puc_rst

UPD HdlIdDef@@per_addr to per_addr
    UPD HdlOp@@PARAMETRIZATION to PARAMETRIZATION
        UPD HdlOp@@DOWNTO to DOWNTO
            UPD HdlValueInt@@7 to 13

DEL HdlModuleDec@@omsp_timerA from omsp_timerA

DEL HdlIdDef@@taclk_s from objs
HdlIdDef: taclk_s
    HdlOp: PARAMETRIZATION
        list: ops
            HdlValueId: reg
            HdlOp: DOWNTO
                list: ops
                    HdlValueInt: 2
                    HdlValueInt: 0
    HdlDirection: INTERNAL

DEL HdlStmIf@@body from 
HdlStmIf: body
    HdlValueId: puc
    HdlStmAssign: if_true
        HdlValueInt: 000
        HdlValueId: taclk_s
    list: elifs
    HdlStmAssign: if_false
        HdlOp: CONCAT
            list: ops
                HdlOp: INDEX
                    list: ops
                        HdlValueId: taclk_s
                        HdlOp: DOWNTO
                            list: ops
                                HdlValueInt: 1
                                HdlValueInt: 0
                HdlValueId: taclk
        HdlValueId: taclk_s

DEL HdlStmProcess@@ from objs

DEL HdlIdDef@@taclk_en from objs
HdlIdDef: taclk_en
    HdlOp: AND
        list: ops
            HdlOp: INDEX
                list: ops
                    HdlValueId: taclk_s
                    HdlValueInt: 1
            HdlOp: NEG
                list: ops
                    HdlOp: INDEX
                        list: ops
                            HdlValueId: taclk_s
                            HdlValueInt: 2
    HdlDirection: INTERNAL

DEL HdlIdDef@@inclk_s from objs
HdlIdDef: inclk_s
    HdlOp: PARAMETRIZATION
        list: ops
            HdlValueId: reg
            HdlOp: DOWNTO
                list: ops
                    HdlValueInt: 2
                    HdlValueInt: 0
    HdlDirection: INTERNAL

DEL HdlStmIf@@body from 
HdlStmIf: body
    HdlValueId: puc
    HdlStmAssign: if_true
        HdlValueInt: 000
        HdlValueId: inclk_s
    list: elifs
    HdlStmAssign: if_false
        HdlOp: CONCAT
            list: ops
                HdlOp: INDEX
                    list: ops
                        HdlValueId: inclk_s
                        HdlOp: DOWNTO
                            list: ops
                                HdlValueInt: 1
                                HdlValueInt: 0
                HdlValueId: inclk
        HdlValueId: inclk_s

DEL HdlStmProcess@@ from objs

DEL HdlIdDef@@inclk_en from objs
HdlIdDef: inclk_en
    HdlOp: AND
        list: ops
            HdlOp: INDEX
                list: ops
                    HdlValueId: inclk_s
                    HdlValueInt: 1
            HdlOp: NEG
                list: ops
                    HdlOp: INDEX
                        list: ops
                            HdlValueId: inclk_s
                            HdlValueInt: 2
    HdlDirection: INTERNAL


CommitId: 7c253ff535a74a601fef5ff494f81df6e4d66460
Re-organized the "openMSP430_defines.v" file.
--- a/fpga/xilinx_diligent_s3board/rtl/verilog/openmsp430/periph/omsp_timerA.v
+++ b/fpga/xilinx_diligent_s3board/rtl/verilog/openmsp430/periph/omsp_timerA.v
@@ -93,11 +93,11 @@ input               dbg_freeze;     // Freeze Timer A counter
 input               inclk;          // INCLK external timer clock (SLOW)
 input               irq_ta0_acc;    // Interrupt request TACCR0 accepted
 input               mclk;           // Main system clock
-input         [7:0] per_addr;       // Peripheral address
+input        [13:0] per_addr;       // Peripheral address
 input        [15:0] per_din;        // Peripheral data input
 input               per_en;         // Peripheral enable (high active)
 input         [1:0] per_we;         // Peripheral write enable (high active)
-input               puc;            // Main system reset
+input               puc_rst;        // Main system reset
 input               smclk_en;       // SMCLK enable (from CPU)
 input               ta_cci0a;       // Timer A capture 0 input A
 input               ta_cci0b;       // Timer A capture 0 input B

ParseResult:
INS HdlModuleDec@@omsp_timerA to omsp_timerA

UPD HdlModuleDec@@omsp_timerA to omsp_timerA
    INS list@@params to omsp_timerA
    list: params
        HdlIdDef: BASE_ADDR
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlValueInt: 14
                            HdlValueInt: 0
            HdlValueInt: 0100
            HdlDirection: INTERNAL
        HdlIdDef: DEC_WD
            HdlValueInt: 7
            HdlDirection: INTERNAL
        HdlIdDef: TACTL
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 60
            HdlDirection: INTERNAL
        HdlIdDef: TAR
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 70
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL0
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 62
            HdlDirection: INTERNAL
        HdlIdDef: TACCR0
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 72
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL1
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 64
            HdlDirection: INTERNAL
        HdlIdDef: TACCR1
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 74
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL2
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 66
            HdlDirection: INTERNAL
        HdlIdDef: TACCR2
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 76
            HdlDirection: INTERNAL
        HdlIdDef: TAIV
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 2e
            HdlDirection: INTERNAL
        HdlIdDef: DEC_SZ
            HdlOp: POW
                list: ops
                    HdlValueInt: 2
                    HdlValueId: DEC_WD
            HdlDirection: INTERNAL
        HdlIdDef: BASE_REG
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: CONCAT
                list: ops
                    HdlOp: REPL_CONCAT
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
                    HdlValueInt: 1
            HdlDirection: INTERNAL
        HdlIdDef: TACTL_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACTL
            HdlDirection: INTERNAL
        HdlIdDef: TAR_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TAR
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL0_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACCTL0
            HdlDirection: INTERNAL
        HdlIdDef: TACCR0_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACCR0
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL1_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACCTL1
            HdlDirection: INTERNAL
        HdlIdDef: TACCR1_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACCR1
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL2_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACCTL2
            HdlDirection: INTERNAL
        HdlIdDef: TACCR2_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACCR2
            HdlDirection: INTERNAL
        HdlIdDef: TAIV_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TAIV
            HdlDirection: INTERNAL
    INS list@@objs to omsp_timerA

UPD HdlModuleDec@@omsp_timerA to omsp_timerA
    MOV list@@ports to omsp_timerA
    list: ports
        HdlIdDef: irq_ta0
            HdlOp: AND
                list: ops
                    HdlOp: INDEX
                        list: ops
                            HdlValueId: tacctl0
                            HdlValueInt: 0
                    HdlOp: INDEX
                        list: ops
                            HdlValueId: tacctl0
                            HdlValueInt: 4
            HdlDirection: OUT
        HdlIdDef: irq_ta1
            HdlOp: OR
                list: ops
                    HdlOp: OR
                        list: ops
                            HdlOp: AND
                                list: ops
                                    HdlOp: INDEX
                                        list: ops
                                            HdlValueId: tactl
                                            HdlValueInt: 0
                                    HdlOp: INDEX
                                        list: ops
                                            HdlValueId: tactl
                                            HdlValueInt: 1
                            HdlOp: AND
                                list: ops
                                    HdlOp: INDEX
                                        list: ops
                                            HdlValueId: tacctl1
                                            HdlValueInt: 0
                                    HdlOp: INDEX
                                        list: ops
                                            HdlValueId: tacctl1
                                            HdlValueInt: 4
                    HdlOp: AND
                        list: ops
                            HdlOp: INDEX
                                list: ops
                                    HdlValueId: tacctl2
                                    HdlValueInt: 0
                            HdlOp: INDEX
                                list: ops
                                    HdlValueId: tacctl2
                                    HdlValueInt: 4
            HdlDirection: OUT
        HdlIdDef: per_dout
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlValueInt: 15
                            HdlValueInt: 0
            HdlOp: OR
                list: ops
                    HdlOp: OR
                        list: ops
                            HdlOp: OR
                                list: ops
                                    HdlOp: OR
                                        list: ops
                                            HdlOp: OR
                                                list: ops
                                                    HdlOp: OR
                                                        list: ops
                                                            HdlOp: OR
                                                                list: ops
                                                                    HdlOp: OR
                                                                        list: ops
                                                                            HdlValueId: tactl_rd
                                                                            HdlValueId: tar_rd
                                                                    HdlValueId: tacctl0_rd
                                                            HdlValueId: taccr0_rd
                                                    HdlValueId: tacctl1_rd
                                            HdlValueId: taccr1_rd
                                    HdlValueId: tacctl2_rd
                            HdlValueId: taccr2_rd
                    HdlValueId: taiv_rd
            HdlDirection: OUT
        HdlIdDef: ta_out0
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: reg
            HdlDirection: OUT
        HdlIdDef: ta_out0_en
            HdlDirection: OUT
        HdlIdDef: ta_out1
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: reg
            HdlDirection: OUT
        HdlIdDef: ta_out1_en
            HdlDirection: OUT
        HdlIdDef: ta_out2
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: reg
            HdlDirection: OUT
        HdlIdDef: ta_out2_en
            HdlDirection: OUT
        HdlIdDef: aclk_en
            HdlDirection: IN
        HdlIdDef: dbg_freeze
            HdlDirection: IN
        HdlIdDef: inclk
            HdlDirection: IN
        HdlIdDef: irq_ta0_acc
            HdlDirection: IN
        HdlIdDef: mclk
            HdlDirection: IN
        HdlIdDef: per_addr
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlValueInt: 7
                            HdlValueInt: 0
            HdlDirection: IN
        HdlIdDef: per_din
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlValueInt: 15
                            HdlValueInt: 0
            HdlDirection: IN
        HdlIdDef: per_en
            HdlDirection: IN
        HdlIdDef: per_we
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlValueInt: 1
                            HdlValueInt: 0
            HdlDirection: IN
        HdlIdDef: puc
            HdlDirection: IN
        HdlIdDef: smclk_en
            HdlDirection: IN
        HdlIdDef: ta_cci0a
            HdlDirection: IN
        HdlIdDef: ta_cci0b
            HdlDirection: IN
        HdlIdDef: ta_cci1a
            HdlDirection: IN
        HdlIdDef: ta_cci1b
            HdlDirection: IN
        HdlIdDef: ta_cci2a
            HdlDirection: IN
        HdlIdDef: ta_cci2b
            HdlDirection: IN
        HdlIdDef: taclk
            HdlDirection: IN
    DEL list@@params from omsp_timerA
    list: params
        HdlIdDef: TACTL
            HdlValueInt: 160
            HdlDirection: INTERNAL
        HdlIdDef: TAR
            HdlValueInt: 170
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL0
            HdlValueInt: 162
            HdlDirection: INTERNAL
        HdlIdDef: TACCR0
            HdlValueInt: 172
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL1
            HdlValueInt: 164
            HdlDirection: INTERNAL
        HdlIdDef: TACCR1
            HdlValueInt: 174
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL2
            HdlValueInt: 166
            HdlDirection: INTERNAL
        HdlIdDef: TACCR2
            HdlValueInt: 176
            HdlDirection: INTERNAL
        HdlIdDef: TAIV
            HdlValueInt: 12e
            HdlDirection: INTERNAL
        HdlIdDef: TACTL_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACTL
            HdlDirection: INTERNAL
        HdlIdDef: TAR_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TAR
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL0_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACCTL0
            HdlDirection: INTERNAL
        HdlIdDef: TACCR0_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACCR0
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL1_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACCTL1
            HdlDirection: INTERNAL
        HdlIdDef: TACCR1_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACCR1
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL2_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACCTL2
            HdlDirection: INTERNAL
        HdlIdDef: TACCR2_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACCR2
            HdlDirection: INTERNAL
        HdlIdDef: TAIV_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TAIV
            HdlDirection: INTERNAL
    DEL list@@objs from omsp_timerA

DEL HdlModuleDec@@omsp_timerA from omsp_timerA


CommitId: 7c253ff535a74a601fef5ff494f81df6e4d66460
Re-organized the "openMSP430_defines.v" file.
--- a/fpga/xilinx_diligent_s3board/rtl/verilog/openmsp430/periph/omsp_timerA.v
+++ b/fpga/xilinx_diligent_s3board/rtl/verilog/openmsp430/periph/omsp_timerA.v
@@ -178,8 +188,8 @@ wire        taclr    = tactl_wr & per_din[`TACLR];
 wire        taifg_set;
 wire        taifg_clr;
    
-always @ (posedge mclk or posedge puc)
-  if (puc)           tactl <=  10'h000;
+always @ (posedge mclk or posedge puc_rst)
+  if (puc_rst)       tactl <=  10'h000;
   else if (tactl_wr) tactl <=  ((per_din[9:0] & 10'h3f3) | {9'h000, taifg_set}) & {9'h1ff, ~taifg_clr};
   else               tactl <=  (tactl                    | {9'h000, taifg_set}) & {9'h1ff, ~taifg_clr};
 

ParseResult:
INS HdlModuleDec@@omsp_timerA to omsp_timerA

UPD HdlModuleDec@@omsp_timerA to omsp_timerA
    INS list@@params to omsp_timerA
    list: params
        HdlIdDef: BASE_ADDR
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlValueInt: 14
                            HdlValueInt: 0
            HdlValueInt: 0100
            HdlDirection: INTERNAL
        HdlIdDef: DEC_WD
            HdlValueInt: 7
            HdlDirection: INTERNAL
        HdlIdDef: TACTL
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 60
            HdlDirection: INTERNAL
        HdlIdDef: TAR
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 70
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL0
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 62
            HdlDirection: INTERNAL
        HdlIdDef: TACCR0
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 72
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL1
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 64
            HdlDirection: INTERNAL
        HdlIdDef: TACCR1
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 74
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL2
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 66
            HdlDirection: INTERNAL
        HdlIdDef: TACCR2
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 76
            HdlDirection: INTERNAL
        HdlIdDef: TAIV
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 2e
            HdlDirection: INTERNAL
        HdlIdDef: DEC_SZ
            HdlOp: POW
                list: ops
                    HdlValueInt: 2
                    HdlValueId: DEC_WD
            HdlDirection: INTERNAL
        HdlIdDef: BASE_REG
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: CONCAT
                list: ops
                    HdlOp: REPL_CONCAT
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
                    HdlValueInt: 1
            HdlDirection: INTERNAL
        HdlIdDef: TACTL_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACTL
            HdlDirection: INTERNAL
        HdlIdDef: TAR_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TAR
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL0_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACCTL0
            HdlDirection: INTERNAL
        HdlIdDef: TACCR0_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACCR0
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL1_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACCTL1
            HdlDirection: INTERNAL
        HdlIdDef: TACCR1_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACCR1
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL2_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACCTL2
            HdlDirection: INTERNAL
        HdlIdDef: TACCR2_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACCR2
            HdlDirection: INTERNAL
        HdlIdDef: TAIV_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TAIV
            HdlDirection: INTERNAL
    INS list@@objs to omsp_timerA

UPD HdlModuleDec@@omsp_timerA to omsp_timerA
    MOV list@@ports to omsp_timerA
    list: ports
        HdlIdDef: irq_ta0
            HdlOp: AND
                list: ops
                    HdlOp: INDEX
                        list: ops
                            HdlValueId: tacctl0
                            HdlValueInt: 0
                    HdlOp: INDEX
                        list: ops
                            HdlValueId: tacctl0
                            HdlValueInt: 4
            HdlDirection: OUT
        HdlIdDef: irq_ta1
            HdlOp: OR
                list: ops
                    HdlOp: OR
                        list: ops
                            HdlOp: AND
                                list: ops
                                    HdlOp: INDEX
                                        list: ops
                                            HdlValueId: tactl
                                            HdlValueInt: 0
                                    HdlOp: INDEX
                                        list: ops
                                            HdlValueId: tactl
                                            HdlValueInt: 1
                            HdlOp: AND
                                list: ops
                                    HdlOp: INDEX
                                        list: ops
                                            HdlValueId: tacctl1
                                            HdlValueInt: 0
                                    HdlOp: INDEX
                                        list: ops
                                            HdlValueId: tacctl1
                                            HdlValueInt: 4
                    HdlOp: AND
                        list: ops
                            HdlOp: INDEX
                                list: ops
                                    HdlValueId: tacctl2
                                    HdlValueInt: 0
                            HdlOp: INDEX
                                list: ops
                                    HdlValueId: tacctl2
                                    HdlValueInt: 4
            HdlDirection: OUT
        HdlIdDef: per_dout
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlValueInt: 15
                            HdlValueInt: 0
            HdlOp: OR
                list: ops
                    HdlOp: OR
                        list: ops
                            HdlOp: OR
                                list: ops
                                    HdlOp: OR
                                        list: ops
                                            HdlOp: OR
                                                list: ops
                                                    HdlOp: OR
                                                        list: ops
                                                            HdlOp: OR
                                                                list: ops
                                                                    HdlOp: OR
                                                                        list: ops
                                                                            HdlValueId: tactl_rd
                                                                            HdlValueId: tar_rd
                                                                    HdlValueId: tacctl0_rd
                                                            HdlValueId: taccr0_rd
                                                    HdlValueId: tacctl1_rd
                                            HdlValueId: taccr1_rd
                                    HdlValueId: tacctl2_rd
                            HdlValueId: taccr2_rd
                    HdlValueId: taiv_rd
            HdlDirection: OUT
        HdlIdDef: ta_out0
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: reg
            HdlDirection: OUT
        HdlIdDef: ta_out0_en
            HdlDirection: OUT
        HdlIdDef: ta_out1
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: reg
            HdlDirection: OUT
        HdlIdDef: ta_out1_en
            HdlDirection: OUT
        HdlIdDef: ta_out2
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: reg
            HdlDirection: OUT
        HdlIdDef: ta_out2_en
            HdlDirection: OUT
        HdlIdDef: aclk_en
            HdlDirection: IN
        HdlIdDef: dbg_freeze
            HdlDirection: IN
        HdlIdDef: inclk
            HdlDirection: IN
        HdlIdDef: irq_ta0_acc
            HdlDirection: IN
        HdlIdDef: mclk
            HdlDirection: IN
        HdlIdDef: per_addr
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlValueInt: 7
                            HdlValueInt: 0
            HdlDirection: IN
        HdlIdDef: per_din
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlValueInt: 15
                            HdlValueInt: 0
            HdlDirection: IN
        HdlIdDef: per_en
            HdlDirection: IN
        HdlIdDef: per_we
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlValueInt: 1
                            HdlValueInt: 0
            HdlDirection: IN
        HdlIdDef: puc
            HdlDirection: IN
        HdlIdDef: smclk_en
            HdlDirection: IN
        HdlIdDef: ta_cci0a
            HdlDirection: IN
        HdlIdDef: ta_cci0b
            HdlDirection: IN
        HdlIdDef: ta_cci1a
            HdlDirection: IN
        HdlIdDef: ta_cci1b
            HdlDirection: IN
        HdlIdDef: ta_cci2a
            HdlDirection: IN
        HdlIdDef: ta_cci2b
            HdlDirection: IN
        HdlIdDef: taclk
            HdlDirection: IN
    DEL list@@params from omsp_timerA
    list: params
        HdlIdDef: TACTL
            HdlValueInt: 160
            HdlDirection: INTERNAL
        HdlIdDef: TAR
            HdlValueInt: 170
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL0
            HdlValueInt: 162
            HdlDirection: INTERNAL
        HdlIdDef: TACCR0
            HdlValueInt: 172
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL1
            HdlValueInt: 164
            HdlDirection: INTERNAL
        HdlIdDef: TACCR1
            HdlValueInt: 174
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL2
            HdlValueInt: 166
            HdlDirection: INTERNAL
        HdlIdDef: TACCR2
            HdlValueInt: 176
            HdlDirection: INTERNAL
        HdlIdDef: TAIV
            HdlValueInt: 12e
            HdlDirection: INTERNAL
        HdlIdDef: TACTL_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACTL
            HdlDirection: INTERNAL
        HdlIdDef: TAR_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TAR
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL0_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACCTL0
            HdlDirection: INTERNAL
        HdlIdDef: TACCR0_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACCR0
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL1_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACCTL1
            HdlDirection: INTERNAL
        HdlIdDef: TACCR1_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACCR1
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL2_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACCTL2
            HdlDirection: INTERNAL
        HdlIdDef: TACCR2_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACCR2
            HdlDirection: INTERNAL
        HdlIdDef: TAIV_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TAIV
            HdlDirection: INTERNAL
    DEL list@@objs from omsp_timerA

UPD HdlStmProcess@@ to 
    MOV list@@sensitivity to 
    list: sensitivity
        HdlOp: RISING
            list: ops
                HdlValueId: mclk
        HdlOp: RISING
            list: ops
                HdlValueId: puc
    UPD HdlOp@@RISING to RISING
        UPD HdlValueId@@puc to puc_rst

UPD HdlStmIf@@body to body
    INS HdlValueId@@puc_rst to body
    INS list@@elifs to body
    INS tuple@@ to elifs

UPD HdlStmIf@@body to body
    INS HdlValueId@@puc_rst to body
    INS list@@elifs to body
    INS tuple@@ to elifs

UPD HdlStmIf@@body to body
    UPD HdlValueId@@puc to puc_rst

DEL HdlModuleDec@@omsp_timerA from omsp_timerA


CommitId: 7c253ff535a74a601fef5ff494f81df6e4d66460
Re-organized the "openMSP430_defines.v" file.
--- a/fpga/xilinx_diligent_s3board/rtl/verilog/openmsp430/periph/omsp_timerA.v
+++ b/fpga/xilinx_diligent_s3board/rtl/verilog/openmsp430/periph/omsp_timerA.v
@@ -198,8 +208,8 @@ wire [15:0] tar_add  = tar_inc ? 16'h0001 :
                        tar_dec ? 16'hffff : 16'h0000;
 wire [15:0] tar_nxt  = tar_clr ? 16'h0000 : (tar+tar_add);
   
-always @ (posedge mclk or posedge puc)
-  if (puc)                         tar <=  16'h0000;
+always @ (posedge mclk or posedge puc_rst)
+  if (puc_rst)                     tar <=  16'h0000;
   else if  (tar_wr)                tar <=  per_din;
   else if  (taclr)                 tar <=  16'h0000;
   else if  (tar_clk & ~dbg_freeze) tar <=  tar_nxt;

ParseResult:
INS HdlModuleDec@@omsp_timerA to omsp_timerA

UPD HdlModuleDec@@omsp_timerA to omsp_timerA
    INS list@@params to omsp_timerA
    list: params
        HdlIdDef: BASE_ADDR
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlValueInt: 14
                            HdlValueInt: 0
            HdlValueInt: 0100
            HdlDirection: INTERNAL
        HdlIdDef: DEC_WD
            HdlValueInt: 7
            HdlDirection: INTERNAL
        HdlIdDef: TACTL
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 60
            HdlDirection: INTERNAL
        HdlIdDef: TAR
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 70
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL0
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 62
            HdlDirection: INTERNAL
        HdlIdDef: TACCR0
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 72
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL1
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 64
            HdlDirection: INTERNAL
        HdlIdDef: TACCR1
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 74
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL2
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 66
            HdlDirection: INTERNAL
        HdlIdDef: TACCR2
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 76
            HdlDirection: INTERNAL
        HdlIdDef: TAIV
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 2e
            HdlDirection: INTERNAL
        HdlIdDef: DEC_SZ
            HdlOp: POW
                list: ops
                    HdlValueInt: 2
                    HdlValueId: DEC_WD
            HdlDirection: INTERNAL
        HdlIdDef: BASE_REG
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: CONCAT
                list: ops
                    HdlOp: REPL_CONCAT
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
                    HdlValueInt: 1
            HdlDirection: INTERNAL
        HdlIdDef: TACTL_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACTL
            HdlDirection: INTERNAL
        HdlIdDef: TAR_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TAR
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL0_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACCTL0
            HdlDirection: INTERNAL
        HdlIdDef: TACCR0_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACCR0
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL1_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACCTL1
            HdlDirection: INTERNAL
        HdlIdDef: TACCR1_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACCR1
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL2_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACCTL2
            HdlDirection: INTERNAL
        HdlIdDef: TACCR2_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACCR2
            HdlDirection: INTERNAL
        HdlIdDef: TAIV_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TAIV
            HdlDirection: INTERNAL
    INS list@@objs to omsp_timerA

UPD HdlModuleDec@@omsp_timerA to omsp_timerA
    MOV list@@ports to omsp_timerA
    list: ports
        HdlIdDef: irq_ta0
            HdlOp: AND
                list: ops
                    HdlOp: INDEX
                        list: ops
                            HdlValueId: tacctl0
                            HdlValueInt: 0
                    HdlOp: INDEX
                        list: ops
                            HdlValueId: tacctl0
                            HdlValueInt: 4
            HdlDirection: OUT
        HdlIdDef: irq_ta1
            HdlOp: OR
                list: ops
                    HdlOp: OR
                        list: ops
                            HdlOp: AND
                                list: ops
                                    HdlOp: INDEX
                                        list: ops
                                            HdlValueId: tactl
                                            HdlValueInt: 0
                                    HdlOp: INDEX
                                        list: ops
                                            HdlValueId: tactl
                                            HdlValueInt: 1
                            HdlOp: AND
                                list: ops
                                    HdlOp: INDEX
                                        list: ops
                                            HdlValueId: tacctl1
                                            HdlValueInt: 0
                                    HdlOp: INDEX
                                        list: ops
                                            HdlValueId: tacctl1
                                            HdlValueInt: 4
                    HdlOp: AND
                        list: ops
                            HdlOp: INDEX
                                list: ops
                                    HdlValueId: tacctl2
                                    HdlValueInt: 0
                            HdlOp: INDEX
                                list: ops
                                    HdlValueId: tacctl2
                                    HdlValueInt: 4
            HdlDirection: OUT
        HdlIdDef: per_dout
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlValueInt: 15
                            HdlValueInt: 0
            HdlOp: OR
                list: ops
                    HdlOp: OR
                        list: ops
                            HdlOp: OR
                                list: ops
                                    HdlOp: OR
                                        list: ops
                                            HdlOp: OR
                                                list: ops
                                                    HdlOp: OR
                                                        list: ops
                                                            HdlOp: OR
                                                                list: ops
                                                                    HdlOp: OR
                                                                        list: ops
                                                                            HdlValueId: tactl_rd
                                                                            HdlValueId: tar_rd
                                                                    HdlValueId: tacctl0_rd
                                                            HdlValueId: taccr0_rd
                                                    HdlValueId: tacctl1_rd
                                            HdlValueId: taccr1_rd
                                    HdlValueId: tacctl2_rd
                            HdlValueId: taccr2_rd
                    HdlValueId: taiv_rd
            HdlDirection: OUT
        HdlIdDef: ta_out0
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: reg
            HdlDirection: OUT
        HdlIdDef: ta_out0_en
            HdlDirection: OUT
        HdlIdDef: ta_out1
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: reg
            HdlDirection: OUT
        HdlIdDef: ta_out1_en
            HdlDirection: OUT
        HdlIdDef: ta_out2
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: reg
            HdlDirection: OUT
        HdlIdDef: ta_out2_en
            HdlDirection: OUT
        HdlIdDef: aclk_en
            HdlDirection: IN
        HdlIdDef: dbg_freeze
            HdlDirection: IN
        HdlIdDef: inclk
            HdlDirection: IN
        HdlIdDef: irq_ta0_acc
            HdlDirection: IN
        HdlIdDef: mclk
            HdlDirection: IN
        HdlIdDef: per_addr
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlValueInt: 7
                            HdlValueInt: 0
            HdlDirection: IN
        HdlIdDef: per_din
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlValueInt: 15
                            HdlValueInt: 0
            HdlDirection: IN
        HdlIdDef: per_en
            HdlDirection: IN
        HdlIdDef: per_we
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlValueInt: 1
                            HdlValueInt: 0
            HdlDirection: IN
        HdlIdDef: puc
            HdlDirection: IN
        HdlIdDef: smclk_en
            HdlDirection: IN
        HdlIdDef: ta_cci0a
            HdlDirection: IN
        HdlIdDef: ta_cci0b
            HdlDirection: IN
        HdlIdDef: ta_cci1a
            HdlDirection: IN
        HdlIdDef: ta_cci1b
            HdlDirection: IN
        HdlIdDef: ta_cci2a
            HdlDirection: IN
        HdlIdDef: ta_cci2b
            HdlDirection: IN
        HdlIdDef: taclk
            HdlDirection: IN
    DEL list@@params from omsp_timerA
    list: params
        HdlIdDef: TACTL
            HdlValueInt: 160
            HdlDirection: INTERNAL
        HdlIdDef: TAR
            HdlValueInt: 170
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL0
            HdlValueInt: 162
            HdlDirection: INTERNAL
        HdlIdDef: TACCR0
            HdlValueInt: 172
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL1
            HdlValueInt: 164
            HdlDirection: INTERNAL
        HdlIdDef: TACCR1
            HdlValueInt: 174
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL2
            HdlValueInt: 166
            HdlDirection: INTERNAL
        HdlIdDef: TACCR2
            HdlValueInt: 176
            HdlDirection: INTERNAL
        HdlIdDef: TAIV
            HdlValueInt: 12e
            HdlDirection: INTERNAL
        HdlIdDef: TACTL_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACTL
            HdlDirection: INTERNAL
        HdlIdDef: TAR_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TAR
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL0_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACCTL0
            HdlDirection: INTERNAL
        HdlIdDef: TACCR0_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACCR0
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL1_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACCTL1
            HdlDirection: INTERNAL
        HdlIdDef: TACCR1_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACCR1
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL2_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACCTL2
            HdlDirection: INTERNAL
        HdlIdDef: TACCR2_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACCR2
            HdlDirection: INTERNAL
        HdlIdDef: TAIV_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TAIV
            HdlDirection: INTERNAL
    DEL list@@objs from omsp_timerA

UPD HdlStmProcess@@ to 
    MOV list@@sensitivity to 
    list: sensitivity
        HdlOp: RISING
            list: ops
                HdlValueId: mclk
        HdlOp: RISING
            list: ops
                HdlValueId: puc
    UPD HdlOp@@RISING to RISING
        UPD HdlValueId@@puc to puc_rst

UPD HdlStmProcess@@ to 
    MOV list@@sensitivity to 
    list: sensitivity
        HdlOp: RISING
            list: ops
                HdlValueId: mclk
        HdlOp: RISING
            list: ops
                HdlValueId: puc
    UPD HdlOp@@RISING to RISING
        UPD HdlValueId@@puc to puc_rst

UPD HdlStmIf@@body to body
    UPD HdlValueId@@puc to puc_rst

UPD HdlStmIf@@body to body
    UPD HdlValueId@@puc to puc_rst

DEL HdlModuleDec@@omsp_timerA from omsp_timerA


CommitId: 7c253ff535a74a601fef5ff494f81df6e4d66460
Re-organized the "openMSP430_defines.v" file.
--- a/fpga/xilinx_diligent_s3board/rtl/verilog/openmsp430/periph/omsp_timerA.v
+++ b/fpga/xilinx_diligent_s3board/rtl/verilog/openmsp430/periph/omsp_timerA.v
@@ -213,8 +223,8 @@ wire        tacctl0_wr = reg_wr[TACCTL0];
 wire        ccifg0_set;
 wire        cov0_set;   
 
-always @ (posedge mclk or posedge puc)
-  if (puc)             tacctl0  <=  16'h0000;
+always @ (posedge mclk or posedge puc_rst)
+  if (puc_rst)         tacctl0  <=  16'h0000;
   else if (tacctl0_wr) tacctl0  <=  ((per_din & 16'hf9f7) | {14'h0000, cov0_set, ccifg0_set}) & {15'h7fff, ~irq_ta0_acc};
   else                 tacctl0  <=  (tacctl0              | {14'h0000, cov0_set, ccifg0_set}) & {15'h7fff, ~irq_ta0_acc};
 

ParseResult:
INS HdlModuleDec@@omsp_timerA to omsp_timerA

UPD HdlModuleDec@@omsp_timerA to omsp_timerA
    INS list@@params to omsp_timerA
    list: params
        HdlIdDef: BASE_ADDR
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlValueInt: 14
                            HdlValueInt: 0
            HdlValueInt: 0100
            HdlDirection: INTERNAL
        HdlIdDef: DEC_WD
            HdlValueInt: 7
            HdlDirection: INTERNAL
        HdlIdDef: TACTL
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 60
            HdlDirection: INTERNAL
        HdlIdDef: TAR
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 70
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL0
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 62
            HdlDirection: INTERNAL
        HdlIdDef: TACCR0
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 72
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL1
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 64
            HdlDirection: INTERNAL
        HdlIdDef: TACCR1
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 74
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL2
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 66
            HdlDirection: INTERNAL
        HdlIdDef: TACCR2
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 76
            HdlDirection: INTERNAL
        HdlIdDef: TAIV
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 2e
            HdlDirection: INTERNAL
        HdlIdDef: DEC_SZ
            HdlOp: POW
                list: ops
                    HdlValueInt: 2
                    HdlValueId: DEC_WD
            HdlDirection: INTERNAL
        HdlIdDef: BASE_REG
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: CONCAT
                list: ops
                    HdlOp: REPL_CONCAT
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
                    HdlValueInt: 1
            HdlDirection: INTERNAL
        HdlIdDef: TACTL_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACTL
            HdlDirection: INTERNAL
        HdlIdDef: TAR_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TAR
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL0_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACCTL0
            HdlDirection: INTERNAL
        HdlIdDef: TACCR0_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACCR0
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL1_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACCTL1
            HdlDirection: INTERNAL
        HdlIdDef: TACCR1_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACCR1
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL2_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACCTL2
            HdlDirection: INTERNAL
        HdlIdDef: TACCR2_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACCR2
            HdlDirection: INTERNAL
        HdlIdDef: TAIV_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TAIV
            HdlDirection: INTERNAL
    INS list@@objs to omsp_timerA

UPD HdlModuleDec@@omsp_timerA to omsp_timerA
    MOV list@@ports to omsp_timerA
    list: ports
        HdlIdDef: irq_ta0
            HdlOp: AND
                list: ops
                    HdlOp: INDEX
                        list: ops
                            HdlValueId: tacctl0
                            HdlValueInt: 0
                    HdlOp: INDEX
                        list: ops
                            HdlValueId: tacctl0
                            HdlValueInt: 4
            HdlDirection: OUT
        HdlIdDef: irq_ta1
            HdlOp: OR
                list: ops
                    HdlOp: OR
                        list: ops
                            HdlOp: AND
                                list: ops
                                    HdlOp: INDEX
                                        list: ops
                                            HdlValueId: tactl
                                            HdlValueInt: 0
                                    HdlOp: INDEX
                                        list: ops
                                            HdlValueId: tactl
                                            HdlValueInt: 1
                            HdlOp: AND
                                list: ops
                                    HdlOp: INDEX
                                        list: ops
                                            HdlValueId: tacctl1
                                            HdlValueInt: 0
                                    HdlOp: INDEX
                                        list: ops
                                            HdlValueId: tacctl1
                                            HdlValueInt: 4
                    HdlOp: AND
                        list: ops
                            HdlOp: INDEX
                                list: ops
                                    HdlValueId: tacctl2
                                    HdlValueInt: 0
                            HdlOp: INDEX
                                list: ops
                                    HdlValueId: tacctl2
                                    HdlValueInt: 4
            HdlDirection: OUT
        HdlIdDef: per_dout
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlValueInt: 15
                            HdlValueInt: 0
            HdlOp: OR
                list: ops
                    HdlOp: OR
                        list: ops
                            HdlOp: OR
                                list: ops
                                    HdlOp: OR
                                        list: ops
                                            HdlOp: OR
                                                list: ops
                                                    HdlOp: OR
                                                        list: ops
                                                            HdlOp: OR
                                                                list: ops
                                                                    HdlOp: OR
                                                                        list: ops
                                                                            HdlValueId: tactl_rd
                                                                            HdlValueId: tar_rd
                                                                    HdlValueId: tacctl0_rd
                                                            HdlValueId: taccr0_rd
                                                    HdlValueId: tacctl1_rd
                                            HdlValueId: taccr1_rd
                                    HdlValueId: tacctl2_rd
                            HdlValueId: taccr2_rd
                    HdlValueId: taiv_rd
            HdlDirection: OUT
        HdlIdDef: ta_out0
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: reg
            HdlDirection: OUT
        HdlIdDef: ta_out0_en
            HdlDirection: OUT
        HdlIdDef: ta_out1
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: reg
            HdlDirection: OUT
        HdlIdDef: ta_out1_en
            HdlDirection: OUT
        HdlIdDef: ta_out2
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: reg
            HdlDirection: OUT
        HdlIdDef: ta_out2_en
            HdlDirection: OUT
        HdlIdDef: aclk_en
            HdlDirection: IN
        HdlIdDef: dbg_freeze
            HdlDirection: IN
        HdlIdDef: inclk
            HdlDirection: IN
        HdlIdDef: irq_ta0_acc
            HdlDirection: IN
        HdlIdDef: mclk
            HdlDirection: IN
        HdlIdDef: per_addr
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlValueInt: 7
                            HdlValueInt: 0
            HdlDirection: IN
        HdlIdDef: per_din
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlValueInt: 15
                            HdlValueInt: 0
            HdlDirection: IN
        HdlIdDef: per_en
            HdlDirection: IN
        HdlIdDef: per_we
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlValueInt: 1
                            HdlValueInt: 0
            HdlDirection: IN
        HdlIdDef: puc
            HdlDirection: IN
        HdlIdDef: smclk_en
            HdlDirection: IN
        HdlIdDef: ta_cci0a
            HdlDirection: IN
        HdlIdDef: ta_cci0b
            HdlDirection: IN
        HdlIdDef: ta_cci1a
            HdlDirection: IN
        HdlIdDef: ta_cci1b
            HdlDirection: IN
        HdlIdDef: ta_cci2a
            HdlDirection: IN
        HdlIdDef: ta_cci2b
            HdlDirection: IN
        HdlIdDef: taclk
            HdlDirection: IN
    DEL list@@params from omsp_timerA
    list: params
        HdlIdDef: TACTL
            HdlValueInt: 160
            HdlDirection: INTERNAL
        HdlIdDef: TAR
            HdlValueInt: 170
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL0
            HdlValueInt: 162
            HdlDirection: INTERNAL
        HdlIdDef: TACCR0
            HdlValueInt: 172
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL1
            HdlValueInt: 164
            HdlDirection: INTERNAL
        HdlIdDef: TACCR1
            HdlValueInt: 174
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL2
            HdlValueInt: 166
            HdlDirection: INTERNAL
        HdlIdDef: TACCR2
            HdlValueInt: 176
            HdlDirection: INTERNAL
        HdlIdDef: TAIV
            HdlValueInt: 12e
            HdlDirection: INTERNAL
        HdlIdDef: TACTL_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACTL
            HdlDirection: INTERNAL
        HdlIdDef: TAR_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TAR
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL0_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACCTL0
            HdlDirection: INTERNAL
        HdlIdDef: TACCR0_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACCR0
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL1_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACCTL1
            HdlDirection: INTERNAL
        HdlIdDef: TACCR1_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACCR1
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL2_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACCTL2
            HdlDirection: INTERNAL
        HdlIdDef: TACCR2_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACCR2
            HdlDirection: INTERNAL
        HdlIdDef: TAIV_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TAIV
            HdlDirection: INTERNAL
    DEL list@@objs from omsp_timerA

UPD HdlStmProcess@@ to 
    MOV list@@sensitivity to 
    list: sensitivity
        HdlOp: RISING
            list: ops
                HdlValueId: mclk
        HdlOp: RISING
            list: ops
                HdlValueId: puc
    UPD HdlOp@@RISING to RISING
        UPD HdlValueId@@puc to puc_rst

UPD HdlStmIf@@body to body
    UPD HdlValueId@@puc to puc_rst

DEL HdlModuleDec@@omsp_timerA from omsp_timerA


CommitId: 7c253ff535a74a601fef5ff494f81df6e4d66460
Re-organized the "openMSP430_defines.v" file.
--- a/fpga/xilinx_diligent_s3board/rtl/verilog/openmsp430/periph/omsp_timerA.v
+++ b/fpga/xilinx_diligent_s3board/rtl/verilog/openmsp430/periph/omsp_timerA.v
@@ -230,8 +240,8 @@ reg  [15:0] taccr0;
 wire        taccr0_wr = reg_wr[TACCR0];
 wire        cci0_cap;
 
-always @ (posedge mclk or posedge puc)
-  if (puc)            taccr0 <=  16'h0000;
+always @ (posedge mclk or posedge puc_rst)
+  if (puc_rst)        taccr0 <=  16'h0000;
   else if (taccr0_wr) taccr0 <=  per_din;
   else if (cci0_cap)  taccr0 <=  tar;
 

ParseResult:
INS HdlModuleDec@@omsp_timerA to omsp_timerA

UPD HdlModuleDec@@omsp_timerA to omsp_timerA
    INS list@@params to omsp_timerA
    list: params
        HdlIdDef: BASE_ADDR
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlValueInt: 14
                            HdlValueInt: 0
            HdlValueInt: 0100
            HdlDirection: INTERNAL
        HdlIdDef: DEC_WD
            HdlValueInt: 7
            HdlDirection: INTERNAL
        HdlIdDef: TACTL
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 60
            HdlDirection: INTERNAL
        HdlIdDef: TAR
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 70
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL0
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 62
            HdlDirection: INTERNAL
        HdlIdDef: TACCR0
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 72
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL1
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 64
            HdlDirection: INTERNAL
        HdlIdDef: TACCR1
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 74
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL2
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 66
            HdlDirection: INTERNAL
        HdlIdDef: TACCR2
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 76
            HdlDirection: INTERNAL
        HdlIdDef: TAIV
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 2e
            HdlDirection: INTERNAL
        HdlIdDef: DEC_SZ
            HdlOp: POW
                list: ops
                    HdlValueInt: 2
                    HdlValueId: DEC_WD
            HdlDirection: INTERNAL
        HdlIdDef: BASE_REG
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: CONCAT
                list: ops
                    HdlOp: REPL_CONCAT
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
                    HdlValueInt: 1
            HdlDirection: INTERNAL
        HdlIdDef: TACTL_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACTL
            HdlDirection: INTERNAL
        HdlIdDef: TAR_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TAR
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL0_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACCTL0
            HdlDirection: INTERNAL
        HdlIdDef: TACCR0_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACCR0
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL1_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACCTL1
            HdlDirection: INTERNAL
        HdlIdDef: TACCR1_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACCR1
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL2_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACCTL2
            HdlDirection: INTERNAL
        HdlIdDef: TACCR2_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACCR2
            HdlDirection: INTERNAL
        HdlIdDef: TAIV_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TAIV
            HdlDirection: INTERNAL
    INS list@@objs to omsp_timerA

UPD HdlModuleDec@@omsp_timerA to omsp_timerA
    MOV list@@ports to omsp_timerA
    list: ports
        HdlIdDef: irq_ta0
            HdlOp: AND
                list: ops
                    HdlOp: INDEX
                        list: ops
                            HdlValueId: tacctl0
                            HdlValueInt: 0
                    HdlOp: INDEX
                        list: ops
                            HdlValueId: tacctl0
                            HdlValueInt: 4
            HdlDirection: OUT
        HdlIdDef: irq_ta1
            HdlOp: OR
                list: ops
                    HdlOp: OR
                        list: ops
                            HdlOp: AND
                                list: ops
                                    HdlOp: INDEX
                                        list: ops
                                            HdlValueId: tactl
                                            HdlValueInt: 0
                                    HdlOp: INDEX
                                        list: ops
                                            HdlValueId: tactl
                                            HdlValueInt: 1
                            HdlOp: AND
                                list: ops
                                    HdlOp: INDEX
                                        list: ops
                                            HdlValueId: tacctl1
                                            HdlValueInt: 0
                                    HdlOp: INDEX
                                        list: ops
                                            HdlValueId: tacctl1
                                            HdlValueInt: 4
                    HdlOp: AND
                        list: ops
                            HdlOp: INDEX
                                list: ops
                                    HdlValueId: tacctl2
                                    HdlValueInt: 0
                            HdlOp: INDEX
                                list: ops
                                    HdlValueId: tacctl2
                                    HdlValueInt: 4
            HdlDirection: OUT
        HdlIdDef: per_dout
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlValueInt: 15
                            HdlValueInt: 0
            HdlOp: OR
                list: ops
                    HdlOp: OR
                        list: ops
                            HdlOp: OR
                                list: ops
                                    HdlOp: OR
                                        list: ops
                                            HdlOp: OR
                                                list: ops
                                                    HdlOp: OR
                                                        list: ops
                                                            HdlOp: OR
                                                                list: ops
                                                                    HdlOp: OR
                                                                        list: ops
                                                                            HdlValueId: tactl_rd
                                                                            HdlValueId: tar_rd
                                                                    HdlValueId: tacctl0_rd
                                                            HdlValueId: taccr0_rd
                                                    HdlValueId: tacctl1_rd
                                            HdlValueId: taccr1_rd
                                    HdlValueId: tacctl2_rd
                            HdlValueId: taccr2_rd
                    HdlValueId: taiv_rd
            HdlDirection: OUT
        HdlIdDef: ta_out0
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: reg
            HdlDirection: OUT
        HdlIdDef: ta_out0_en
            HdlDirection: OUT
        HdlIdDef: ta_out1
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: reg
            HdlDirection: OUT
        HdlIdDef: ta_out1_en
            HdlDirection: OUT
        HdlIdDef: ta_out2
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: reg
            HdlDirection: OUT
        HdlIdDef: ta_out2_en
            HdlDirection: OUT
        HdlIdDef: aclk_en
            HdlDirection: IN
        HdlIdDef: dbg_freeze
            HdlDirection: IN
        HdlIdDef: inclk
            HdlDirection: IN
        HdlIdDef: irq_ta0_acc
            HdlDirection: IN
        HdlIdDef: mclk
            HdlDirection: IN
        HdlIdDef: per_addr
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlValueInt: 7
                            HdlValueInt: 0
            HdlDirection: IN
        HdlIdDef: per_din
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlValueInt: 15
                            HdlValueInt: 0
            HdlDirection: IN
        HdlIdDef: per_en
            HdlDirection: IN
        HdlIdDef: per_we
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlValueInt: 1
                            HdlValueInt: 0
            HdlDirection: IN
        HdlIdDef: puc
            HdlDirection: IN
        HdlIdDef: smclk_en
            HdlDirection: IN
        HdlIdDef: ta_cci0a
            HdlDirection: IN
        HdlIdDef: ta_cci0b
            HdlDirection: IN
        HdlIdDef: ta_cci1a
            HdlDirection: IN
        HdlIdDef: ta_cci1b
            HdlDirection: IN
        HdlIdDef: ta_cci2a
            HdlDirection: IN
        HdlIdDef: ta_cci2b
            HdlDirection: IN
        HdlIdDef: taclk
            HdlDirection: IN
    DEL list@@params from omsp_timerA
    list: params
        HdlIdDef: TACTL
            HdlValueInt: 160
            HdlDirection: INTERNAL
        HdlIdDef: TAR
            HdlValueInt: 170
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL0
            HdlValueInt: 162
            HdlDirection: INTERNAL
        HdlIdDef: TACCR0
            HdlValueInt: 172
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL1
            HdlValueInt: 164
            HdlDirection: INTERNAL
        HdlIdDef: TACCR1
            HdlValueInt: 174
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL2
            HdlValueInt: 166
            HdlDirection: INTERNAL
        HdlIdDef: TACCR2
            HdlValueInt: 176
            HdlDirection: INTERNAL
        HdlIdDef: TAIV
            HdlValueInt: 12e
            HdlDirection: INTERNAL
        HdlIdDef: TACTL_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACTL
            HdlDirection: INTERNAL
        HdlIdDef: TAR_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TAR
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL0_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACCTL0
            HdlDirection: INTERNAL
        HdlIdDef: TACCR0_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACCR0
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL1_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACCTL1
            HdlDirection: INTERNAL
        HdlIdDef: TACCR1_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACCR1
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL2_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACCTL2
            HdlDirection: INTERNAL
        HdlIdDef: TACCR2_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACCR2
            HdlDirection: INTERNAL
        HdlIdDef: TAIV_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TAIV
            HdlDirection: INTERNAL
    DEL list@@objs from omsp_timerA

DEL HdlModuleDec@@omsp_timerA from omsp_timerA


CommitId: 7c253ff535a74a601fef5ff494f81df6e4d66460
Re-organized the "openMSP430_defines.v" file.
--- a/fpga/xilinx_diligent_s3board/rtl/verilog/openmsp430/periph/omsp_timerA.v
+++ b/fpga/xilinx_diligent_s3board/rtl/verilog/openmsp430/periph/omsp_timerA.v
@@ -245,8 +255,8 @@ wire        ccifg1_set;
 wire        ccifg1_clr;
 wire        cov1_set;   
    
-always @ (posedge mclk or posedge puc)
-  if (puc)             tacctl1 <=  16'h0000;
+always @ (posedge mclk or posedge puc_rst)
+  if (puc_rst)         tacctl1 <=  16'h0000;
   else if (tacctl1_wr) tacctl1 <=  ((per_din & 16'hf9f7) | {14'h0000, cov1_set, ccifg1_set}) & {15'h7fff, ~ccifg1_clr};
   else                 tacctl1 <=  (tacctl1              | {14'h0000, cov1_set, ccifg1_set}) & {15'h7fff, ~ccifg1_clr};
 

ParseResult:
INS HdlModuleDec@@omsp_timerA to omsp_timerA

UPD HdlModuleDec@@omsp_timerA to omsp_timerA
    INS list@@params to omsp_timerA
    list: params
        HdlIdDef: BASE_ADDR
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlValueInt: 14
                            HdlValueInt: 0
            HdlValueInt: 0100
            HdlDirection: INTERNAL
        HdlIdDef: DEC_WD
            HdlValueInt: 7
            HdlDirection: INTERNAL
        HdlIdDef: TACTL
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 60
            HdlDirection: INTERNAL
        HdlIdDef: TAR
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 70
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL0
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 62
            HdlDirection: INTERNAL
        HdlIdDef: TACCR0
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 72
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL1
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 64
            HdlDirection: INTERNAL
        HdlIdDef: TACCR1
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 74
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL2
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 66
            HdlDirection: INTERNAL
        HdlIdDef: TACCR2
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 76
            HdlDirection: INTERNAL
        HdlIdDef: TAIV
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 2e
            HdlDirection: INTERNAL
        HdlIdDef: DEC_SZ
            HdlOp: POW
                list: ops
                    HdlValueInt: 2
                    HdlValueId: DEC_WD
            HdlDirection: INTERNAL
        HdlIdDef: BASE_REG
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: CONCAT
                list: ops
                    HdlOp: REPL_CONCAT
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
                    HdlValueInt: 1
            HdlDirection: INTERNAL
        HdlIdDef: TACTL_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACTL
            HdlDirection: INTERNAL
        HdlIdDef: TAR_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TAR
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL0_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACCTL0
            HdlDirection: INTERNAL
        HdlIdDef: TACCR0_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACCR0
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL1_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACCTL1
            HdlDirection: INTERNAL
        HdlIdDef: TACCR1_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACCR1
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL2_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACCTL2
            HdlDirection: INTERNAL
        HdlIdDef: TACCR2_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACCR2
            HdlDirection: INTERNAL
        HdlIdDef: TAIV_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TAIV
            HdlDirection: INTERNAL
    INS list@@objs to omsp_timerA

UPD HdlModuleDec@@omsp_timerA to omsp_timerA
    MOV list@@ports to omsp_timerA
    list: ports
        HdlIdDef: irq_ta0
            HdlOp: AND
                list: ops
                    HdlOp: INDEX
                        list: ops
                            HdlValueId: tacctl0
                            HdlValueInt: 0
                    HdlOp: INDEX
                        list: ops
                            HdlValueId: tacctl0
                            HdlValueInt: 4
            HdlDirection: OUT
        HdlIdDef: irq_ta1
            HdlOp: OR
                list: ops
                    HdlOp: OR
                        list: ops
                            HdlOp: AND
                                list: ops
                                    HdlOp: INDEX
                                        list: ops
                                            HdlValueId: tactl
                                            HdlValueInt: 0
                                    HdlOp: INDEX
                                        list: ops
                                            HdlValueId: tactl
                                            HdlValueInt: 1
                            HdlOp: AND
                                list: ops
                                    HdlOp: INDEX
                                        list: ops
                                            HdlValueId: tacctl1
                                            HdlValueInt: 0
                                    HdlOp: INDEX
                                        list: ops
                                            HdlValueId: tacctl1
                                            HdlValueInt: 4
                    HdlOp: AND
                        list: ops
                            HdlOp: INDEX
                                list: ops
                                    HdlValueId: tacctl2
                                    HdlValueInt: 0
                            HdlOp: INDEX
                                list: ops
                                    HdlValueId: tacctl2
                                    HdlValueInt: 4
            HdlDirection: OUT
        HdlIdDef: per_dout
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlValueInt: 15
                            HdlValueInt: 0
            HdlOp: OR
                list: ops
                    HdlOp: OR
                        list: ops
                            HdlOp: OR
                                list: ops
                                    HdlOp: OR
                                        list: ops
                                            HdlOp: OR
                                                list: ops
                                                    HdlOp: OR
                                                        list: ops
                                                            HdlOp: OR
                                                                list: ops
                                                                    HdlOp: OR
                                                                        list: ops
                                                                            HdlValueId: tactl_rd
                                                                            HdlValueId: tar_rd
                                                                    HdlValueId: tacctl0_rd
                                                            HdlValueId: taccr0_rd
                                                    HdlValueId: tacctl1_rd
                                            HdlValueId: taccr1_rd
                                    HdlValueId: tacctl2_rd
                            HdlValueId: taccr2_rd
                    HdlValueId: taiv_rd
            HdlDirection: OUT
        HdlIdDef: ta_out0
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: reg
            HdlDirection: OUT
        HdlIdDef: ta_out0_en
            HdlDirection: OUT
        HdlIdDef: ta_out1
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: reg
            HdlDirection: OUT
        HdlIdDef: ta_out1_en
            HdlDirection: OUT
        HdlIdDef: ta_out2
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: reg
            HdlDirection: OUT
        HdlIdDef: ta_out2_en
            HdlDirection: OUT
        HdlIdDef: aclk_en
            HdlDirection: IN
        HdlIdDef: dbg_freeze
            HdlDirection: IN
        HdlIdDef: inclk
            HdlDirection: IN
        HdlIdDef: irq_ta0_acc
            HdlDirection: IN
        HdlIdDef: mclk
            HdlDirection: IN
        HdlIdDef: per_addr
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlValueInt: 7
                            HdlValueInt: 0
            HdlDirection: IN
        HdlIdDef: per_din
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlValueInt: 15
                            HdlValueInt: 0
            HdlDirection: IN
        HdlIdDef: per_en
            HdlDirection: IN
        HdlIdDef: per_we
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlValueInt: 1
                            HdlValueInt: 0
            HdlDirection: IN
        HdlIdDef: puc
            HdlDirection: IN
        HdlIdDef: smclk_en
            HdlDirection: IN
        HdlIdDef: ta_cci0a
            HdlDirection: IN
        HdlIdDef: ta_cci0b
            HdlDirection: IN
        HdlIdDef: ta_cci1a
            HdlDirection: IN
        HdlIdDef: ta_cci1b
            HdlDirection: IN
        HdlIdDef: ta_cci2a
            HdlDirection: IN
        HdlIdDef: ta_cci2b
            HdlDirection: IN
        HdlIdDef: taclk
            HdlDirection: IN
    DEL list@@params from omsp_timerA
    list: params
        HdlIdDef: TACTL
            HdlValueInt: 160
            HdlDirection: INTERNAL
        HdlIdDef: TAR
            HdlValueInt: 170
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL0
            HdlValueInt: 162
            HdlDirection: INTERNAL
        HdlIdDef: TACCR0
            HdlValueInt: 172
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL1
            HdlValueInt: 164
            HdlDirection: INTERNAL
        HdlIdDef: TACCR1
            HdlValueInt: 174
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL2
            HdlValueInt: 166
            HdlDirection: INTERNAL
        HdlIdDef: TACCR2
            HdlValueInt: 176
            HdlDirection: INTERNAL
        HdlIdDef: TAIV
            HdlValueInt: 12e
            HdlDirection: INTERNAL
        HdlIdDef: TACTL_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACTL
            HdlDirection: INTERNAL
        HdlIdDef: TAR_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TAR
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL0_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACCTL0
            HdlDirection: INTERNAL
        HdlIdDef: TACCR0_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACCR0
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL1_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACCTL1
            HdlDirection: INTERNAL
        HdlIdDef: TACCR1_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACCR1
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL2_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACCTL2
            HdlDirection: INTERNAL
        HdlIdDef: TACCR2_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACCR2
            HdlDirection: INTERNAL
        HdlIdDef: TAIV_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TAIV
            HdlDirection: INTERNAL
    DEL list@@objs from omsp_timerA

DEL HdlModuleDec@@omsp_timerA from omsp_timerA


CommitId: 7c253ff535a74a601fef5ff494f81df6e4d66460
Re-organized the "openMSP430_defines.v" file.
--- a/fpga/xilinx_diligent_s3board/rtl/verilog/openmsp430/periph/omsp_timerA.v
+++ b/fpga/xilinx_diligent_s3board/rtl/verilog/openmsp430/periph/omsp_timerA.v
@@ -262,8 +272,8 @@ reg  [15:0] taccr1;
 wire        taccr1_wr = reg_wr[TACCR1];
 wire        cci1_cap;
 
-always @ (posedge mclk or posedge puc)
-  if (puc)            taccr1 <=  16'h0000;
+always @ (posedge mclk or posedge puc_rst)
+  if (puc_rst)        taccr1 <=  16'h0000;
   else if (taccr1_wr) taccr1 <=  per_din;
   else if (cci1_cap)  taccr1 <=  tar;
 

ParseResult:
INS HdlModuleDec@@omsp_timerA to omsp_timerA

UPD HdlModuleDec@@omsp_timerA to omsp_timerA
    INS list@@params to omsp_timerA
    list: params
        HdlIdDef: BASE_ADDR
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlValueInt: 14
                            HdlValueInt: 0
            HdlValueInt: 0100
            HdlDirection: INTERNAL
        HdlIdDef: DEC_WD
            HdlValueInt: 7
            HdlDirection: INTERNAL
        HdlIdDef: TACTL
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 60
            HdlDirection: INTERNAL
        HdlIdDef: TAR
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 70
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL0
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 62
            HdlDirection: INTERNAL
        HdlIdDef: TACCR0
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 72
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL1
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 64
            HdlDirection: INTERNAL
        HdlIdDef: TACCR1
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 74
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL2
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 66
            HdlDirection: INTERNAL
        HdlIdDef: TACCR2
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 76
            HdlDirection: INTERNAL
        HdlIdDef: TAIV
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 2e
            HdlDirection: INTERNAL
        HdlIdDef: DEC_SZ
            HdlOp: POW
                list: ops
                    HdlValueInt: 2
                    HdlValueId: DEC_WD
            HdlDirection: INTERNAL
        HdlIdDef: BASE_REG
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: CONCAT
                list: ops
                    HdlOp: REPL_CONCAT
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
                    HdlValueInt: 1
            HdlDirection: INTERNAL
        HdlIdDef: TACTL_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACTL
            HdlDirection: INTERNAL
        HdlIdDef: TAR_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TAR
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL0_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACCTL0
            HdlDirection: INTERNAL
        HdlIdDef: TACCR0_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACCR0
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL1_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACCTL1
            HdlDirection: INTERNAL
        HdlIdDef: TACCR1_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACCR1
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL2_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACCTL2
            HdlDirection: INTERNAL
        HdlIdDef: TACCR2_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACCR2
            HdlDirection: INTERNAL
        HdlIdDef: TAIV_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TAIV
            HdlDirection: INTERNAL
    INS list@@objs to omsp_timerA

UPD HdlModuleDec@@omsp_timerA to omsp_timerA
    MOV list@@ports to omsp_timerA
    list: ports
        HdlIdDef: irq_ta0
            HdlOp: AND
                list: ops
                    HdlOp: INDEX
                        list: ops
                            HdlValueId: tacctl0
                            HdlValueInt: 0
                    HdlOp: INDEX
                        list: ops
                            HdlValueId: tacctl0
                            HdlValueInt: 4
            HdlDirection: OUT
        HdlIdDef: irq_ta1
            HdlOp: OR
                list: ops
                    HdlOp: OR
                        list: ops
                            HdlOp: AND
                                list: ops
                                    HdlOp: INDEX
                                        list: ops
                                            HdlValueId: tactl
                                            HdlValueInt: 0
                                    HdlOp: INDEX
                                        list: ops
                                            HdlValueId: tactl
                                            HdlValueInt: 1
                            HdlOp: AND
                                list: ops
                                    HdlOp: INDEX
                                        list: ops
                                            HdlValueId: tacctl1
                                            HdlValueInt: 0
                                    HdlOp: INDEX
                                        list: ops
                                            HdlValueId: tacctl1
                                            HdlValueInt: 4
                    HdlOp: AND
                        list: ops
                            HdlOp: INDEX
                                list: ops
                                    HdlValueId: tacctl2
                                    HdlValueInt: 0
                            HdlOp: INDEX
                                list: ops
                                    HdlValueId: tacctl2
                                    HdlValueInt: 4
            HdlDirection: OUT
        HdlIdDef: per_dout
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlValueInt: 15
                            HdlValueInt: 0
            HdlOp: OR
                list: ops
                    HdlOp: OR
                        list: ops
                            HdlOp: OR
                                list: ops
                                    HdlOp: OR
                                        list: ops
                                            HdlOp: OR
                                                list: ops
                                                    HdlOp: OR
                                                        list: ops
                                                            HdlOp: OR
                                                                list: ops
                                                                    HdlOp: OR
                                                                        list: ops
                                                                            HdlValueId: tactl_rd
                                                                            HdlValueId: tar_rd
                                                                    HdlValueId: tacctl0_rd
                                                            HdlValueId: taccr0_rd
                                                    HdlValueId: tacctl1_rd
                                            HdlValueId: taccr1_rd
                                    HdlValueId: tacctl2_rd
                            HdlValueId: taccr2_rd
                    HdlValueId: taiv_rd
            HdlDirection: OUT
        HdlIdDef: ta_out0
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: reg
            HdlDirection: OUT
        HdlIdDef: ta_out0_en
            HdlDirection: OUT
        HdlIdDef: ta_out1
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: reg
            HdlDirection: OUT
        HdlIdDef: ta_out1_en
            HdlDirection: OUT
        HdlIdDef: ta_out2
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: reg
            HdlDirection: OUT
        HdlIdDef: ta_out2_en
            HdlDirection: OUT
        HdlIdDef: aclk_en
            HdlDirection: IN
        HdlIdDef: dbg_freeze
            HdlDirection: IN
        HdlIdDef: inclk
            HdlDirection: IN
        HdlIdDef: irq_ta0_acc
            HdlDirection: IN
        HdlIdDef: mclk
            HdlDirection: IN
        HdlIdDef: per_addr
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlValueInt: 7
                            HdlValueInt: 0
            HdlDirection: IN
        HdlIdDef: per_din
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlValueInt: 15
                            HdlValueInt: 0
            HdlDirection: IN
        HdlIdDef: per_en
            HdlDirection: IN
        HdlIdDef: per_we
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlValueInt: 1
                            HdlValueInt: 0
            HdlDirection: IN
        HdlIdDef: puc
            HdlDirection: IN
        HdlIdDef: smclk_en
            HdlDirection: IN
        HdlIdDef: ta_cci0a
            HdlDirection: IN
        HdlIdDef: ta_cci0b
            HdlDirection: IN
        HdlIdDef: ta_cci1a
            HdlDirection: IN
        HdlIdDef: ta_cci1b
            HdlDirection: IN
        HdlIdDef: ta_cci2a
            HdlDirection: IN
        HdlIdDef: ta_cci2b
            HdlDirection: IN
        HdlIdDef: taclk
            HdlDirection: IN
    DEL list@@params from omsp_timerA
    list: params
        HdlIdDef: TACTL
            HdlValueInt: 160
            HdlDirection: INTERNAL
        HdlIdDef: TAR
            HdlValueInt: 170
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL0
            HdlValueInt: 162
            HdlDirection: INTERNAL
        HdlIdDef: TACCR0
            HdlValueInt: 172
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL1
            HdlValueInt: 164
            HdlDirection: INTERNAL
        HdlIdDef: TACCR1
            HdlValueInt: 174
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL2
            HdlValueInt: 166
            HdlDirection: INTERNAL
        HdlIdDef: TACCR2
            HdlValueInt: 176
            HdlDirection: INTERNAL
        HdlIdDef: TAIV
            HdlValueInt: 12e
            HdlDirection: INTERNAL
        HdlIdDef: TACTL_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACTL
            HdlDirection: INTERNAL
        HdlIdDef: TAR_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TAR
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL0_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACCTL0
            HdlDirection: INTERNAL
        HdlIdDef: TACCR0_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACCR0
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL1_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACCTL1
            HdlDirection: INTERNAL
        HdlIdDef: TACCR1_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACCR1
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL2_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACCTL2
            HdlDirection: INTERNAL
        HdlIdDef: TACCR2_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACCR2
            HdlDirection: INTERNAL
        HdlIdDef: TAIV_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TAIV
            HdlDirection: INTERNAL
    DEL list@@objs from omsp_timerA

DEL HdlModuleDec@@omsp_timerA from omsp_timerA


CommitId: 7c253ff535a74a601fef5ff494f81df6e4d66460
Re-organized the "openMSP430_defines.v" file.
--- a/fpga/xilinx_diligent_s3board/rtl/verilog/openmsp430/periph/omsp_timerA.v
+++ b/fpga/xilinx_diligent_s3board/rtl/verilog/openmsp430/periph/omsp_timerA.v
@@ -277,8 +287,8 @@ wire        ccifg2_set;
 wire        ccifg2_clr;
 wire        cov2_set;   
    
-always @ (posedge mclk or posedge puc)
-  if (puc)             tacctl2 <=  16'h0000;
+always @ (posedge mclk or posedge puc_rst)
+  if (puc_rst)         tacctl2 <=  16'h0000;
   else if (tacctl2_wr) tacctl2 <=  ((per_din & 16'hf9f7) | {14'h0000, cov2_set, ccifg2_set}) & {15'h7fff, ~ccifg2_clr};
   else                 tacctl2 <=  (tacctl2              | {14'h0000, cov2_set, ccifg2_set}) & {15'h7fff, ~ccifg2_clr};
 

ParseResult:
INS HdlModuleDec@@omsp_timerA to omsp_timerA

UPD HdlModuleDec@@omsp_timerA to omsp_timerA
    INS list@@params to omsp_timerA
    list: params
        HdlIdDef: BASE_ADDR
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlValueInt: 14
                            HdlValueInt: 0
            HdlValueInt: 0100
            HdlDirection: INTERNAL
        HdlIdDef: DEC_WD
            HdlValueInt: 7
            HdlDirection: INTERNAL
        HdlIdDef: TACTL
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 60
            HdlDirection: INTERNAL
        HdlIdDef: TAR
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 70
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL0
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 62
            HdlDirection: INTERNAL
        HdlIdDef: TACCR0
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 72
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL1
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 64
            HdlDirection: INTERNAL
        HdlIdDef: TACCR1
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 74
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL2
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 66
            HdlDirection: INTERNAL
        HdlIdDef: TACCR2
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 76
            HdlDirection: INTERNAL
        HdlIdDef: TAIV
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 2e
            HdlDirection: INTERNAL
        HdlIdDef: DEC_SZ
            HdlOp: POW
                list: ops
                    HdlValueInt: 2
                    HdlValueId: DEC_WD
            HdlDirection: INTERNAL
        HdlIdDef: BASE_REG
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: CONCAT
                list: ops
                    HdlOp: REPL_CONCAT
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
                    HdlValueInt: 1
            HdlDirection: INTERNAL
        HdlIdDef: TACTL_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACTL
            HdlDirection: INTERNAL
        HdlIdDef: TAR_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TAR
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL0_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACCTL0
            HdlDirection: INTERNAL
        HdlIdDef: TACCR0_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACCR0
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL1_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACCTL1
            HdlDirection: INTERNAL
        HdlIdDef: TACCR1_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACCR1
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL2_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACCTL2
            HdlDirection: INTERNAL
        HdlIdDef: TACCR2_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACCR2
            HdlDirection: INTERNAL
        HdlIdDef: TAIV_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TAIV
            HdlDirection: INTERNAL
    INS list@@objs to omsp_timerA

UPD HdlModuleDec@@omsp_timerA to omsp_timerA
    MOV list@@ports to omsp_timerA
    list: ports
        HdlIdDef: irq_ta0
            HdlOp: AND
                list: ops
                    HdlOp: INDEX
                        list: ops
                            HdlValueId: tacctl0
                            HdlValueInt: 0
                    HdlOp: INDEX
                        list: ops
                            HdlValueId: tacctl0
                            HdlValueInt: 4
            HdlDirection: OUT
        HdlIdDef: irq_ta1
            HdlOp: OR
                list: ops
                    HdlOp: OR
                        list: ops
                            HdlOp: AND
                                list: ops
                                    HdlOp: INDEX
                                        list: ops
                                            HdlValueId: tactl
                                            HdlValueInt: 0
                                    HdlOp: INDEX
                                        list: ops
                                            HdlValueId: tactl
                                            HdlValueInt: 1
                            HdlOp: AND
                                list: ops
                                    HdlOp: INDEX
                                        list: ops
                                            HdlValueId: tacctl1
                                            HdlValueInt: 0
                                    HdlOp: INDEX
                                        list: ops
                                            HdlValueId: tacctl1
                                            HdlValueInt: 4
                    HdlOp: AND
                        list: ops
                            HdlOp: INDEX
                                list: ops
                                    HdlValueId: tacctl2
                                    HdlValueInt: 0
                            HdlOp: INDEX
                                list: ops
                                    HdlValueId: tacctl2
                                    HdlValueInt: 4
            HdlDirection: OUT
        HdlIdDef: per_dout
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlValueInt: 15
                            HdlValueInt: 0
            HdlOp: OR
                list: ops
                    HdlOp: OR
                        list: ops
                            HdlOp: OR
                                list: ops
                                    HdlOp: OR
                                        list: ops
                                            HdlOp: OR
                                                list: ops
                                                    HdlOp: OR
                                                        list: ops
                                                            HdlOp: OR
                                                                list: ops
                                                                    HdlOp: OR
                                                                        list: ops
                                                                            HdlValueId: tactl_rd
                                                                            HdlValueId: tar_rd
                                                                    HdlValueId: tacctl0_rd
                                                            HdlValueId: taccr0_rd
                                                    HdlValueId: tacctl1_rd
                                            HdlValueId: taccr1_rd
                                    HdlValueId: tacctl2_rd
                            HdlValueId: taccr2_rd
                    HdlValueId: taiv_rd
            HdlDirection: OUT
        HdlIdDef: ta_out0
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: reg
            HdlDirection: OUT
        HdlIdDef: ta_out0_en
            HdlDirection: OUT
        HdlIdDef: ta_out1
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: reg
            HdlDirection: OUT
        HdlIdDef: ta_out1_en
            HdlDirection: OUT
        HdlIdDef: ta_out2
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: reg
            HdlDirection: OUT
        HdlIdDef: ta_out2_en
            HdlDirection: OUT
        HdlIdDef: aclk_en
            HdlDirection: IN
        HdlIdDef: dbg_freeze
            HdlDirection: IN
        HdlIdDef: inclk
            HdlDirection: IN
        HdlIdDef: irq_ta0_acc
            HdlDirection: IN
        HdlIdDef: mclk
            HdlDirection: IN
        HdlIdDef: per_addr
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlValueInt: 7
                            HdlValueInt: 0
            HdlDirection: IN
        HdlIdDef: per_din
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlValueInt: 15
                            HdlValueInt: 0
            HdlDirection: IN
        HdlIdDef: per_en
            HdlDirection: IN
        HdlIdDef: per_we
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlValueInt: 1
                            HdlValueInt: 0
            HdlDirection: IN
        HdlIdDef: puc
            HdlDirection: IN
        HdlIdDef: smclk_en
            HdlDirection: IN
        HdlIdDef: ta_cci0a
            HdlDirection: IN
        HdlIdDef: ta_cci0b
            HdlDirection: IN
        HdlIdDef: ta_cci1a
            HdlDirection: IN
        HdlIdDef: ta_cci1b
            HdlDirection: IN
        HdlIdDef: ta_cci2a
            HdlDirection: IN
        HdlIdDef: ta_cci2b
            HdlDirection: IN
        HdlIdDef: taclk
            HdlDirection: IN
    DEL list@@params from omsp_timerA
    list: params
        HdlIdDef: TACTL
            HdlValueInt: 160
            HdlDirection: INTERNAL
        HdlIdDef: TAR
            HdlValueInt: 170
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL0
            HdlValueInt: 162
            HdlDirection: INTERNAL
        HdlIdDef: TACCR0
            HdlValueInt: 172
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL1
            HdlValueInt: 164
            HdlDirection: INTERNAL
        HdlIdDef: TACCR1
            HdlValueInt: 174
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL2
            HdlValueInt: 166
            HdlDirection: INTERNAL
        HdlIdDef: TACCR2
            HdlValueInt: 176
            HdlDirection: INTERNAL
        HdlIdDef: TAIV
            HdlValueInt: 12e
            HdlDirection: INTERNAL
        HdlIdDef: TACTL_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACTL
            HdlDirection: INTERNAL
        HdlIdDef: TAR_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TAR
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL0_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACCTL0
            HdlDirection: INTERNAL
        HdlIdDef: TACCR0_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACCR0
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL1_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACCTL1
            HdlDirection: INTERNAL
        HdlIdDef: TACCR1_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACCR1
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL2_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACCTL2
            HdlDirection: INTERNAL
        HdlIdDef: TACCR2_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACCR2
            HdlDirection: INTERNAL
        HdlIdDef: TAIV_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TAIV
            HdlDirection: INTERNAL
    DEL list@@objs from omsp_timerA

UPD HdlStmIf@@body to body
    UPD HdlValueId@@puc to puc_rst

UPD HdlStmProcess@@ to 
    UPD HdlOp@@RISING to RISING
        UPD HdlValueId@@puc to puc_rst

DEL HdlModuleDec@@omsp_timerA from omsp_timerA


CommitId: 7c253ff535a74a601fef5ff494f81df6e4d66460
Re-organized the "openMSP430_defines.v" file.
--- a/fpga/xilinx_diligent_s3board/rtl/verilog/openmsp430/periph/omsp_timerA.v
+++ b/fpga/xilinx_diligent_s3board/rtl/verilog/openmsp430/periph/omsp_timerA.v
@@ -294,8 +304,8 @@ reg  [15:0] taccr2;
 wire        taccr2_wr = reg_wr[TACCR2];
 wire        cci2_cap;
 
-always @ (posedge mclk or posedge puc)
-  if (puc)            taccr2 <=  16'h0000;
+always @ (posedge mclk or posedge puc_rst)
+  if (puc_rst)        taccr2 <=  16'h0000;
   else if (taccr2_wr) taccr2 <=  per_din;
   else if (cci2_cap)  taccr2 <=  tar;
 

ParseResult:
INS HdlModuleDec@@omsp_timerA to omsp_timerA

UPD HdlModuleDec@@omsp_timerA to omsp_timerA
    INS list@@params to omsp_timerA
    list: params
        HdlIdDef: BASE_ADDR
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlValueInt: 14
                            HdlValueInt: 0
            HdlValueInt: 0100
            HdlDirection: INTERNAL
        HdlIdDef: DEC_WD
            HdlValueInt: 7
            HdlDirection: INTERNAL
        HdlIdDef: TACTL
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 60
            HdlDirection: INTERNAL
        HdlIdDef: TAR
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 70
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL0
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 62
            HdlDirection: INTERNAL
        HdlIdDef: TACCR0
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 72
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL1
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 64
            HdlDirection: INTERNAL
        HdlIdDef: TACCR1
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 74
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL2
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 66
            HdlDirection: INTERNAL
        HdlIdDef: TACCR2
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 76
            HdlDirection: INTERNAL
        HdlIdDef: TAIV
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 2e
            HdlDirection: INTERNAL
        HdlIdDef: DEC_SZ
            HdlOp: POW
                list: ops
                    HdlValueInt: 2
                    HdlValueId: DEC_WD
            HdlDirection: INTERNAL
        HdlIdDef: BASE_REG
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: CONCAT
                list: ops
                    HdlOp: REPL_CONCAT
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
                    HdlValueInt: 1
            HdlDirection: INTERNAL
        HdlIdDef: TACTL_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACTL
            HdlDirection: INTERNAL
        HdlIdDef: TAR_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TAR
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL0_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACCTL0
            HdlDirection: INTERNAL
        HdlIdDef: TACCR0_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACCR0
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL1_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACCTL1
            HdlDirection: INTERNAL
        HdlIdDef: TACCR1_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACCR1
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL2_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACCTL2
            HdlDirection: INTERNAL
        HdlIdDef: TACCR2_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACCR2
            HdlDirection: INTERNAL
        HdlIdDef: TAIV_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TAIV
            HdlDirection: INTERNAL
    INS list@@objs to omsp_timerA

UPD HdlModuleDec@@omsp_timerA to omsp_timerA
    MOV list@@ports to omsp_timerA
    list: ports
        HdlIdDef: irq_ta0
            HdlOp: AND
                list: ops
                    HdlOp: INDEX
                        list: ops
                            HdlValueId: tacctl0
                            HdlValueInt: 0
                    HdlOp: INDEX
                        list: ops
                            HdlValueId: tacctl0
                            HdlValueInt: 4
            HdlDirection: OUT
        HdlIdDef: irq_ta1
            HdlOp: OR
                list: ops
                    HdlOp: OR
                        list: ops
                            HdlOp: AND
                                list: ops
                                    HdlOp: INDEX
                                        list: ops
                                            HdlValueId: tactl
                                            HdlValueInt: 0
                                    HdlOp: INDEX
                                        list: ops
                                            HdlValueId: tactl
                                            HdlValueInt: 1
                            HdlOp: AND
                                list: ops
                                    HdlOp: INDEX
                                        list: ops
                                            HdlValueId: tacctl1
                                            HdlValueInt: 0
                                    HdlOp: INDEX
                                        list: ops
                                            HdlValueId: tacctl1
                                            HdlValueInt: 4
                    HdlOp: AND
                        list: ops
                            HdlOp: INDEX
                                list: ops
                                    HdlValueId: tacctl2
                                    HdlValueInt: 0
                            HdlOp: INDEX
                                list: ops
                                    HdlValueId: tacctl2
                                    HdlValueInt: 4
            HdlDirection: OUT
        HdlIdDef: per_dout
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlValueInt: 15
                            HdlValueInt: 0
            HdlOp: OR
                list: ops
                    HdlOp: OR
                        list: ops
                            HdlOp: OR
                                list: ops
                                    HdlOp: OR
                                        list: ops
                                            HdlOp: OR
                                                list: ops
                                                    HdlOp: OR
                                                        list: ops
                                                            HdlOp: OR
                                                                list: ops
                                                                    HdlOp: OR
                                                                        list: ops
                                                                            HdlValueId: tactl_rd
                                                                            HdlValueId: tar_rd
                                                                    HdlValueId: tacctl0_rd
                                                            HdlValueId: taccr0_rd
                                                    HdlValueId: tacctl1_rd
                                            HdlValueId: taccr1_rd
                                    HdlValueId: tacctl2_rd
                            HdlValueId: taccr2_rd
                    HdlValueId: taiv_rd
            HdlDirection: OUT
        HdlIdDef: ta_out0
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: reg
            HdlDirection: OUT
        HdlIdDef: ta_out0_en
            HdlDirection: OUT
        HdlIdDef: ta_out1
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: reg
            HdlDirection: OUT
        HdlIdDef: ta_out1_en
            HdlDirection: OUT
        HdlIdDef: ta_out2
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: reg
            HdlDirection: OUT
        HdlIdDef: ta_out2_en
            HdlDirection: OUT
        HdlIdDef: aclk_en
            HdlDirection: IN
        HdlIdDef: dbg_freeze
            HdlDirection: IN
        HdlIdDef: inclk
            HdlDirection: IN
        HdlIdDef: irq_ta0_acc
            HdlDirection: IN
        HdlIdDef: mclk
            HdlDirection: IN
        HdlIdDef: per_addr
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlValueInt: 7
                            HdlValueInt: 0
            HdlDirection: IN
        HdlIdDef: per_din
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlValueInt: 15
                            HdlValueInt: 0
            HdlDirection: IN
        HdlIdDef: per_en
            HdlDirection: IN
        HdlIdDef: per_we
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlValueInt: 1
                            HdlValueInt: 0
            HdlDirection: IN
        HdlIdDef: puc
            HdlDirection: IN
        HdlIdDef: smclk_en
            HdlDirection: IN
        HdlIdDef: ta_cci0a
            HdlDirection: IN
        HdlIdDef: ta_cci0b
            HdlDirection: IN
        HdlIdDef: ta_cci1a
            HdlDirection: IN
        HdlIdDef: ta_cci1b
            HdlDirection: IN
        HdlIdDef: ta_cci2a
            HdlDirection: IN
        HdlIdDef: ta_cci2b
            HdlDirection: IN
        HdlIdDef: taclk
            HdlDirection: IN
    DEL list@@params from omsp_timerA
    list: params
        HdlIdDef: TACTL
            HdlValueInt: 160
            HdlDirection: INTERNAL
        HdlIdDef: TAR
            HdlValueInt: 170
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL0
            HdlValueInt: 162
            HdlDirection: INTERNAL
        HdlIdDef: TACCR0
            HdlValueInt: 172
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL1
            HdlValueInt: 164
            HdlDirection: INTERNAL
        HdlIdDef: TACCR1
            HdlValueInt: 174
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL2
            HdlValueInt: 166
            HdlDirection: INTERNAL
        HdlIdDef: TACCR2
            HdlValueInt: 176
            HdlDirection: INTERNAL
        HdlIdDef: TAIV
            HdlValueInt: 12e
            HdlDirection: INTERNAL
        HdlIdDef: TACTL_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACTL
            HdlDirection: INTERNAL
        HdlIdDef: TAR_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TAR
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL0_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACCTL0
            HdlDirection: INTERNAL
        HdlIdDef: TACCR0_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACCR0
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL1_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACCTL1
            HdlDirection: INTERNAL
        HdlIdDef: TACCR1_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACCR1
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL2_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACCTL2
            HdlDirection: INTERNAL
        HdlIdDef: TACCR2_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACCR2
            HdlDirection: INTERNAL
        HdlIdDef: TAIV_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TAIV
            HdlDirection: INTERNAL
    DEL list@@objs from omsp_timerA

DEL HdlModuleDec@@omsp_timerA from omsp_timerA


CommitId: 7c253ff535a74a601fef5ff494f81df6e4d66460
Re-organized the "openMSP430_defines.v" file.
--- a/fpga/xilinx_diligent_s3board/rtl/verilog/openmsp430/periph/omsp_timerA.v
+++ b/fpga/xilinx_diligent_s3board/rtl/verilog/openmsp430/periph/omsp_timerA.v
@@ -380,8 +411,8 @@ assign    tar_clk = sel_clk & ((tactl[`TAIDx]==2'b00) ?  1'b1         :
                                (tactl[`TAIDx]==2'b10) ? &clk_div[1:0] :
                                                         &clk_div[2:0]);
 	  
-always @ (posedge mclk or posedge puc)
-  if (puc)                                   clk_div <=  3'h0;
+always @ (posedge mclk or posedge puc_rst)
+  if (puc_rst)                               clk_div <=  3'h0;
   else if  (tar_clk | taclr)                 clk_div <=  3'h0;
   else if ((tactl[`TAMCx]!=2'b00) & sel_clk) clk_div <=  clk_div+3'h1;
 

ParseResult:
INS HdlModuleDec@@omsp_timerA to omsp_timerA

UPD HdlModuleDec@@omsp_timerA to omsp_timerA
    INS list@@params to omsp_timerA
    list: params
        HdlIdDef: BASE_ADDR
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlValueInt: 14
                            HdlValueInt: 0
            HdlValueInt: 0100
            HdlDirection: INTERNAL
        HdlIdDef: DEC_WD
            HdlValueInt: 7
            HdlDirection: INTERNAL
        HdlIdDef: TACTL
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 60
            HdlDirection: INTERNAL
        HdlIdDef: TAR
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 70
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL0
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 62
            HdlDirection: INTERNAL
        HdlIdDef: TACCR0
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 72
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL1
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 64
            HdlDirection: INTERNAL
        HdlIdDef: TACCR1
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 74
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL2
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 66
            HdlDirection: INTERNAL
        HdlIdDef: TACCR2
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 76
            HdlDirection: INTERNAL
        HdlIdDef: TAIV
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 2e
            HdlDirection: INTERNAL
        HdlIdDef: DEC_SZ
            HdlOp: POW
                list: ops
                    HdlValueInt: 2
                    HdlValueId: DEC_WD
            HdlDirection: INTERNAL
        HdlIdDef: BASE_REG
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: CONCAT
                list: ops
                    HdlOp: REPL_CONCAT
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
                    HdlValueInt: 1
            HdlDirection: INTERNAL
        HdlIdDef: TACTL_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACTL
            HdlDirection: INTERNAL
        HdlIdDef: TAR_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TAR
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL0_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACCTL0
            HdlDirection: INTERNAL
        HdlIdDef: TACCR0_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACCR0
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL1_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACCTL1
            HdlDirection: INTERNAL
        HdlIdDef: TACCR1_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACCR1
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL2_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACCTL2
            HdlDirection: INTERNAL
        HdlIdDef: TACCR2_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACCR2
            HdlDirection: INTERNAL
        HdlIdDef: TAIV_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TAIV
            HdlDirection: INTERNAL
    INS list@@objs to omsp_timerA

UPD HdlModuleDec@@omsp_timerA to omsp_timerA
    MOV list@@ports to omsp_timerA
    list: ports
        HdlIdDef: irq_ta0
            HdlOp: AND
                list: ops
                    HdlOp: INDEX
                        list: ops
                            HdlValueId: tacctl0
                            HdlValueInt: 0
                    HdlOp: INDEX
                        list: ops
                            HdlValueId: tacctl0
                            HdlValueInt: 4
            HdlDirection: OUT
        HdlIdDef: irq_ta1
            HdlOp: OR
                list: ops
                    HdlOp: OR
                        list: ops
                            HdlOp: AND
                                list: ops
                                    HdlOp: INDEX
                                        list: ops
                                            HdlValueId: tactl
                                            HdlValueInt: 0
                                    HdlOp: INDEX
                                        list: ops
                                            HdlValueId: tactl
                                            HdlValueInt: 1
                            HdlOp: AND
                                list: ops
                                    HdlOp: INDEX
                                        list: ops
                                            HdlValueId: tacctl1
                                            HdlValueInt: 0
                                    HdlOp: INDEX
                                        list: ops
                                            HdlValueId: tacctl1
                                            HdlValueInt: 4
                    HdlOp: AND
                        list: ops
                            HdlOp: INDEX
                                list: ops
                                    HdlValueId: tacctl2
                                    HdlValueInt: 0
                            HdlOp: INDEX
                                list: ops
                                    HdlValueId: tacctl2
                                    HdlValueInt: 4
            HdlDirection: OUT
        HdlIdDef: per_dout
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlValueInt: 15
                            HdlValueInt: 0
            HdlOp: OR
                list: ops
                    HdlOp: OR
                        list: ops
                            HdlOp: OR
                                list: ops
                                    HdlOp: OR
                                        list: ops
                                            HdlOp: OR
                                                list: ops
                                                    HdlOp: OR
                                                        list: ops
                                                            HdlOp: OR
                                                                list: ops
                                                                    HdlOp: OR
                                                                        list: ops
                                                                            HdlValueId: tactl_rd
                                                                            HdlValueId: tar_rd
                                                                    HdlValueId: tacctl0_rd
                                                            HdlValueId: taccr0_rd
                                                    HdlValueId: tacctl1_rd
                                            HdlValueId: taccr1_rd
                                    HdlValueId: tacctl2_rd
                            HdlValueId: taccr2_rd
                    HdlValueId: taiv_rd
            HdlDirection: OUT
        HdlIdDef: ta_out0
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: reg
            HdlDirection: OUT
        HdlIdDef: ta_out0_en
            HdlDirection: OUT
        HdlIdDef: ta_out1
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: reg
            HdlDirection: OUT
        HdlIdDef: ta_out1_en
            HdlDirection: OUT
        HdlIdDef: ta_out2
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: reg
            HdlDirection: OUT
        HdlIdDef: ta_out2_en
            HdlDirection: OUT
        HdlIdDef: aclk_en
            HdlDirection: IN
        HdlIdDef: dbg_freeze
            HdlDirection: IN
        HdlIdDef: inclk
            HdlDirection: IN
        HdlIdDef: irq_ta0_acc
            HdlDirection: IN
        HdlIdDef: mclk
            HdlDirection: IN
        HdlIdDef: per_addr
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlValueInt: 7
                            HdlValueInt: 0
            HdlDirection: IN
        HdlIdDef: per_din
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlValueInt: 15
                            HdlValueInt: 0
            HdlDirection: IN
        HdlIdDef: per_en
            HdlDirection: IN
        HdlIdDef: per_we
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlValueInt: 1
                            HdlValueInt: 0
            HdlDirection: IN
        HdlIdDef: puc
            HdlDirection: IN
        HdlIdDef: smclk_en
            HdlDirection: IN
        HdlIdDef: ta_cci0a
            HdlDirection: IN
        HdlIdDef: ta_cci0b
            HdlDirection: IN
        HdlIdDef: ta_cci1a
            HdlDirection: IN
        HdlIdDef: ta_cci1b
            HdlDirection: IN
        HdlIdDef: ta_cci2a
            HdlDirection: IN
        HdlIdDef: ta_cci2b
            HdlDirection: IN
        HdlIdDef: taclk
            HdlDirection: IN
    DEL list@@params from omsp_timerA
    list: params
        HdlIdDef: TACTL
            HdlValueInt: 160
            HdlDirection: INTERNAL
        HdlIdDef: TAR
            HdlValueInt: 170
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL0
            HdlValueInt: 162
            HdlDirection: INTERNAL
        HdlIdDef: TACCR0
            HdlValueInt: 172
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL1
            HdlValueInt: 164
            HdlDirection: INTERNAL
        HdlIdDef: TACCR1
            HdlValueInt: 174
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL2
            HdlValueInt: 166
            HdlDirection: INTERNAL
        HdlIdDef: TACCR2
            HdlValueInt: 176
            HdlDirection: INTERNAL
        HdlIdDef: TAIV
            HdlValueInt: 12e
            HdlDirection: INTERNAL
        HdlIdDef: TACTL_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACTL
            HdlDirection: INTERNAL
        HdlIdDef: TAR_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TAR
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL0_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACCTL0
            HdlDirection: INTERNAL
        HdlIdDef: TACCR0_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACCR0
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL1_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACCTL1
            HdlDirection: INTERNAL
        HdlIdDef: TACCR1_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACCR1
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL2_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACCTL2
            HdlDirection: INTERNAL
        HdlIdDef: TACCR2_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACCR2
            HdlDirection: INTERNAL
        HdlIdDef: TAIV_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TAIV
            HdlDirection: INTERNAL
    DEL list@@objs from omsp_timerA

DEL HdlModuleDec@@omsp_timerA from omsp_timerA


CommitId: 7c253ff535a74a601fef5ff494f81df6e4d66460
Re-organized the "openMSP430_defines.v" file.
--- a/fpga/xilinx_diligent_s3board/rtl/verilog/openmsp430/periph/omsp_timerA.v
+++ b/fpga/xilinx_diligent_s3board/rtl/verilog/openmsp430/periph/omsp_timerA.v
@@ -396,8 +427,8 @@ assign  tar_inc   =  (tactl[`TAMCx]==2'b01) | (tactl[`TAMCx]==2'b10) |
                     ((tactl[`TAMCx]==2'b11) & ~tar_dec);
 
 reg tar_dir;
-always @ (posedge mclk or posedge puc)
-  if (puc)                            tar_dir <=  1'b0;
+always @ (posedge mclk or posedge puc_rst)
+  if (puc_rst)                        tar_dir <=  1'b0;
   else if (taclr)                     tar_dir <=  1'b0;
   else if (tactl[`TAMCx]==2'b11)
     begin

ParseResult:
INS HdlModuleDec@@omsp_timerA to omsp_timerA

UPD HdlModuleDec@@omsp_timerA to omsp_timerA
    INS list@@params to omsp_timerA
    list: params
        HdlIdDef: BASE_ADDR
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlValueInt: 14
                            HdlValueInt: 0
            HdlValueInt: 0100
            HdlDirection: INTERNAL
        HdlIdDef: DEC_WD
            HdlValueInt: 7
            HdlDirection: INTERNAL
        HdlIdDef: TACTL
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 60
            HdlDirection: INTERNAL
        HdlIdDef: TAR
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 70
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL0
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 62
            HdlDirection: INTERNAL
        HdlIdDef: TACCR0
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 72
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL1
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 64
            HdlDirection: INTERNAL
        HdlIdDef: TACCR1
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 74
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL2
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 66
            HdlDirection: INTERNAL
        HdlIdDef: TACCR2
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 76
            HdlDirection: INTERNAL
        HdlIdDef: TAIV
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 2e
            HdlDirection: INTERNAL
        HdlIdDef: DEC_SZ
            HdlOp: POW
                list: ops
                    HdlValueInt: 2
                    HdlValueId: DEC_WD
            HdlDirection: INTERNAL
        HdlIdDef: BASE_REG
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: CONCAT
                list: ops
                    HdlOp: REPL_CONCAT
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
                    HdlValueInt: 1
            HdlDirection: INTERNAL
        HdlIdDef: TACTL_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACTL
            HdlDirection: INTERNAL
        HdlIdDef: TAR_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TAR
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL0_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACCTL0
            HdlDirection: INTERNAL
        HdlIdDef: TACCR0_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACCR0
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL1_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACCTL1
            HdlDirection: INTERNAL
        HdlIdDef: TACCR1_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACCR1
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL2_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACCTL2
            HdlDirection: INTERNAL
        HdlIdDef: TACCR2_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACCR2
            HdlDirection: INTERNAL
        HdlIdDef: TAIV_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TAIV
            HdlDirection: INTERNAL
    INS list@@objs to omsp_timerA

UPD HdlModuleDec@@omsp_timerA to omsp_timerA
    MOV list@@ports to omsp_timerA
    list: ports
        HdlIdDef: irq_ta0
            HdlOp: AND
                list: ops
                    HdlOp: INDEX
                        list: ops
                            HdlValueId: tacctl0
                            HdlValueInt: 0
                    HdlOp: INDEX
                        list: ops
                            HdlValueId: tacctl0
                            HdlValueInt: 4
            HdlDirection: OUT
        HdlIdDef: irq_ta1
            HdlOp: OR
                list: ops
                    HdlOp: OR
                        list: ops
                            HdlOp: AND
                                list: ops
                                    HdlOp: INDEX
                                        list: ops
                                            HdlValueId: tactl
                                            HdlValueInt: 0
                                    HdlOp: INDEX
                                        list: ops
                                            HdlValueId: tactl
                                            HdlValueInt: 1
                            HdlOp: AND
                                list: ops
                                    HdlOp: INDEX
                                        list: ops
                                            HdlValueId: tacctl1
                                            HdlValueInt: 0
                                    HdlOp: INDEX
                                        list: ops
                                            HdlValueId: tacctl1
                                            HdlValueInt: 4
                    HdlOp: AND
                        list: ops
                            HdlOp: INDEX
                                list: ops
                                    HdlValueId: tacctl2
                                    HdlValueInt: 0
                            HdlOp: INDEX
                                list: ops
                                    HdlValueId: tacctl2
                                    HdlValueInt: 4
            HdlDirection: OUT
        HdlIdDef: per_dout
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlValueInt: 15
                            HdlValueInt: 0
            HdlOp: OR
                list: ops
                    HdlOp: OR
                        list: ops
                            HdlOp: OR
                                list: ops
                                    HdlOp: OR
                                        list: ops
                                            HdlOp: OR
                                                list: ops
                                                    HdlOp: OR
                                                        list: ops
                                                            HdlOp: OR
                                                                list: ops
                                                                    HdlOp: OR
                                                                        list: ops
                                                                            HdlValueId: tactl_rd
                                                                            HdlValueId: tar_rd
                                                                    HdlValueId: tacctl0_rd
                                                            HdlValueId: taccr0_rd
                                                    HdlValueId: tacctl1_rd
                                            HdlValueId: taccr1_rd
                                    HdlValueId: tacctl2_rd
                            HdlValueId: taccr2_rd
                    HdlValueId: taiv_rd
            HdlDirection: OUT
        HdlIdDef: ta_out0
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: reg
            HdlDirection: OUT
        HdlIdDef: ta_out0_en
            HdlDirection: OUT
        HdlIdDef: ta_out1
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: reg
            HdlDirection: OUT
        HdlIdDef: ta_out1_en
            HdlDirection: OUT
        HdlIdDef: ta_out2
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: reg
            HdlDirection: OUT
        HdlIdDef: ta_out2_en
            HdlDirection: OUT
        HdlIdDef: aclk_en
            HdlDirection: IN
        HdlIdDef: dbg_freeze
            HdlDirection: IN
        HdlIdDef: inclk
            HdlDirection: IN
        HdlIdDef: irq_ta0_acc
            HdlDirection: IN
        HdlIdDef: mclk
            HdlDirection: IN
        HdlIdDef: per_addr
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlValueInt: 7
                            HdlValueInt: 0
            HdlDirection: IN
        HdlIdDef: per_din
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlValueInt: 15
                            HdlValueInt: 0
            HdlDirection: IN
        HdlIdDef: per_en
            HdlDirection: IN
        HdlIdDef: per_we
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlValueInt: 1
                            HdlValueInt: 0
            HdlDirection: IN
        HdlIdDef: puc
            HdlDirection: IN
        HdlIdDef: smclk_en
            HdlDirection: IN
        HdlIdDef: ta_cci0a
            HdlDirection: IN
        HdlIdDef: ta_cci0b
            HdlDirection: IN
        HdlIdDef: ta_cci1a
            HdlDirection: IN
        HdlIdDef: ta_cci1b
            HdlDirection: IN
        HdlIdDef: ta_cci2a
            HdlDirection: IN
        HdlIdDef: ta_cci2b
            HdlDirection: IN
        HdlIdDef: taclk
            HdlDirection: IN
    DEL list@@params from omsp_timerA
    list: params
        HdlIdDef: TACTL
            HdlValueInt: 160
            HdlDirection: INTERNAL
        HdlIdDef: TAR
            HdlValueInt: 170
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL0
            HdlValueInt: 162
            HdlDirection: INTERNAL
        HdlIdDef: TACCR0
            HdlValueInt: 172
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL1
            HdlValueInt: 164
            HdlDirection: INTERNAL
        HdlIdDef: TACCR1
            HdlValueInt: 174
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL2
            HdlValueInt: 166
            HdlDirection: INTERNAL
        HdlIdDef: TACCR2
            HdlValueInt: 176
            HdlDirection: INTERNAL
        HdlIdDef: TAIV
            HdlValueInt: 12e
            HdlDirection: INTERNAL
        HdlIdDef: TACTL_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACTL
            HdlDirection: INTERNAL
        HdlIdDef: TAR_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TAR
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL0_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACCTL0
            HdlDirection: INTERNAL
        HdlIdDef: TACCR0_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACCR0
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL1_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACCTL1
            HdlDirection: INTERNAL
        HdlIdDef: TACCR1_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACCR1
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL2_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACCTL2
            HdlDirection: INTERNAL
        HdlIdDef: TACCR2_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACCR2
            HdlDirection: INTERNAL
        HdlIdDef: TAIV_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TAIV
            HdlDirection: INTERNAL
    DEL list@@objs from omsp_timerA

DEL HdlModuleDec@@omsp_timerA from omsp_timerA


CommitId: e20d89c58e33b3eefde4601f57a347d5a228cef4
Add full ASIC support (low-power modes, DFT, ...).
--- a/core/rtl/verilog/omsp_clock_module.v
+++ b/core/rtl/verilog/omsp_clock_module.v
@@ -31,10 +31,6 @@
 // 
 // *Module Description:
 //                       Basic clock module implementation.
-//                      Since the openMSP430 mainly targets FPGA and hobby
-//                     designers. The clock structure has been greatly
-//                     symplified in order to ease integration.
-//                      See online wiki for more info.
 //
 // *Author(s):
 //              - Olivier Girard,    olgirard@gmail.com

ParseResult:
INS HdlIdDef@@dco_enable to ports
HdlIdDef: dco_enable
    HdlDirection: OUT

INS HdlIdDef@@dco_wkup to ports
HdlIdDef: dco_wkup
    HdlDirection: OUT

INS HdlIdDef@@lfxt_enable to ports
HdlIdDef: lfxt_enable
    HdlDirection: OUT

INS HdlIdDef@@lfxt_wkup to ports
HdlIdDef: lfxt_wkup
    HdlDirection: OUT

UPD HdlIdDef@@DEC_SZ to DEC_SZ
    UPD HdlOp@@POW to SLL
    UPD HdlOp@@POW to POW
        UPD HdlValueInt@@2 to 1


CommitId: e20d89c58e33b3eefde4601f57a347d5a228cef4
Add full ASIC support (low-power modes, DFT, ...).
--- a/core/rtl/verilog/omsp_clock_module.v
+++ b/core/rtl/verilog/omsp_clock_module.v
@@ -124,13 +146,18 @@ parameter [DEC_WD-1:0] BCSCTL1     =  'h7,
                        BCSCTL2     =  'h8;
 
 // Register one-hot decoder utilities
-parameter              DEC_SZ      =  2**DEC_WD;
+parameter              DEC_SZ      =  (1 << DEC_WD);
 parameter [DEC_SZ-1:0] BASE_REG    =  {{DEC_SZ-1{1'b0}}, 1'b1};
 
 // Register one-hot decoder
 parameter [DEC_SZ-1:0] BCSCTL1_D   = (BASE_REG << BCSCTL1),
                        BCSCTL2_D   = (BASE_REG << BCSCTL2);
 
+// Local wire declarations
+wire nodiv_mclk;
+wire nodiv_mclk_n;
+wire nodiv_smclk;
+
 
 //============================================================================
 // 2)  REGISTER DECODER

ParseResult:
INS HdlIdDef@@mclk_wkup_s to objs

INS HdlStmAssign@@ to objs
HdlStmAssign
    HdlValueInt: 0
    HdlValueId: mclk_wkup_s

INS HdlIdDef@@mclk_active to objs
HdlIdDef: mclk_active
    HdlValueInt: 1
    HdlDirection: INTERNAL

INS HdlIdDef@@mclk_div_en to objs
HdlIdDef: mclk_div_en
    HdlValueId: mclk_active
    HdlDirection: INTERNAL

INS HdlStmAssign@@ to objs
HdlStmAssign
    HdlValueId: nodiv_mclk
    HdlValueId: mclk

UPD HdlIdDef@@dbg_rst_n to puc_noscan_n


CommitId: 7c253ff535a74a601fef5ff494f81df6e4d66460
Re-organized the "openMSP430_defines.v" file.
--- a/core/rtl/verilog/periph/omsp_timerA.v
+++ b/core/rtl/verilog/periph/omsp_timerA.v
@@ -63,7 +63,7 @@ module  omsp_timerA (
     per_din,                        // Peripheral data input
     per_en,                         // Peripheral enable (high active)
     per_we,                         // Peripheral write enable (high active)
-    puc,                            // Main system reset
+    puc_rst,                        // Main system reset
     smclk_en,                       // SMCLK enable (from CPU)
     ta_cci0a,                       // Timer A capture 0 input A
     ta_cci0b,                       // Timer A capture 0 input B

ParseResult:
INS HdlModuleDec@@omsp_timerA to omsp_timerA

UPD HdlModuleDec@@omsp_timerA to omsp_timerA
    INS list@@params to omsp_timerA
    list: params
        HdlIdDef: BASE_ADDR
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlValueInt: 14
                            HdlValueInt: 0
            HdlValueInt: 0100
            HdlDirection: INTERNAL
        HdlIdDef: DEC_WD
            HdlValueInt: 7
            HdlDirection: INTERNAL
        HdlIdDef: TACTL
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 60
            HdlDirection: INTERNAL
        HdlIdDef: TAR
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 70
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL0
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 62
            HdlDirection: INTERNAL
        HdlIdDef: TACCR0
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 72
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL1
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 64
            HdlDirection: INTERNAL
        HdlIdDef: TACCR1
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 74
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL2
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 66
            HdlDirection: INTERNAL
        HdlIdDef: TACCR2
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 76
            HdlDirection: INTERNAL
        HdlIdDef: TAIV
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 2e
            HdlDirection: INTERNAL
        HdlIdDef: DEC_SZ
            HdlOp: POW
                list: ops
                    HdlValueInt: 2
                    HdlValueId: DEC_WD
            HdlDirection: INTERNAL
        HdlIdDef: BASE_REG
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: CONCAT
                list: ops
                    HdlOp: REPL_CONCAT
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
                    HdlValueInt: 1
            HdlDirection: INTERNAL
        HdlIdDef: TACTL_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACTL
            HdlDirection: INTERNAL
        HdlIdDef: TAR_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TAR
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL0_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACCTL0
            HdlDirection: INTERNAL
        HdlIdDef: TACCR0_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACCR0
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL1_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACCTL1
            HdlDirection: INTERNAL
        HdlIdDef: TACCR1_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACCR1
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL2_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACCTL2
            HdlDirection: INTERNAL
        HdlIdDef: TACCR2_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACCR2
            HdlDirection: INTERNAL
        HdlIdDef: TAIV_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TAIV
            HdlDirection: INTERNAL
    INS list@@objs to omsp_timerA

UPD HdlModuleDec@@omsp_timerA to omsp_timerA
    MOV list@@ports to omsp_timerA
    list: ports
        HdlIdDef: irq_ta0
            HdlOp: AND
                list: ops
                    HdlOp: INDEX
                        list: ops
                            HdlValueId: tacctl0
                            HdlValueInt: 0
                    HdlOp: INDEX
                        list: ops
                            HdlValueId: tacctl0
                            HdlValueInt: 4
            HdlDirection: OUT
        HdlIdDef: irq_ta1
            HdlOp: OR
                list: ops
                    HdlOp: OR
                        list: ops
                            HdlOp: AND
                                list: ops
                                    HdlOp: INDEX
                                        list: ops
                                            HdlValueId: tactl
                                            HdlValueInt: 0
                                    HdlOp: INDEX
                                        list: ops
                                            HdlValueId: tactl
                                            HdlValueInt: 1
                            HdlOp: AND
                                list: ops
                                    HdlOp: INDEX
                                        list: ops
                                            HdlValueId: tacctl1
                                            HdlValueInt: 0
                                    HdlOp: INDEX
                                        list: ops
                                            HdlValueId: tacctl1
                                            HdlValueInt: 4
                    HdlOp: AND
                        list: ops
                            HdlOp: INDEX
                                list: ops
                                    HdlValueId: tacctl2
                                    HdlValueInt: 0
                            HdlOp: INDEX
                                list: ops
                                    HdlValueId: tacctl2
                                    HdlValueInt: 4
            HdlDirection: OUT
        HdlIdDef: per_dout
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlValueInt: 15
                            HdlValueInt: 0
            HdlOp: OR
                list: ops
                    HdlOp: OR
                        list: ops
                            HdlOp: OR
                                list: ops
                                    HdlOp: OR
                                        list: ops
                                            HdlOp: OR
                                                list: ops
                                                    HdlOp: OR
                                                        list: ops
                                                            HdlOp: OR
                                                                list: ops
                                                                    HdlOp: OR
                                                                        list: ops
                                                                            HdlValueId: tactl_rd
                                                                            HdlValueId: tar_rd
                                                                    HdlValueId: tacctl0_rd
                                                            HdlValueId: taccr0_rd
                                                    HdlValueId: tacctl1_rd
                                            HdlValueId: taccr1_rd
                                    HdlValueId: tacctl2_rd
                            HdlValueId: taccr2_rd
                    HdlValueId: taiv_rd
            HdlDirection: OUT
        HdlIdDef: ta_out0
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: reg
            HdlDirection: OUT
        HdlIdDef: ta_out0_en
            HdlDirection: OUT
        HdlIdDef: ta_out1
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: reg
            HdlDirection: OUT
        HdlIdDef: ta_out1_en
            HdlDirection: OUT
        HdlIdDef: ta_out2
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: reg
            HdlDirection: OUT
        HdlIdDef: ta_out2_en
            HdlDirection: OUT
        HdlIdDef: aclk_en
            HdlDirection: IN
        HdlIdDef: dbg_freeze
            HdlDirection: IN
        HdlIdDef: inclk
            HdlDirection: IN
        HdlIdDef: irq_ta0_acc
            HdlDirection: IN
        HdlIdDef: mclk
            HdlDirection: IN
        HdlIdDef: per_addr
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlValueInt: 7
                            HdlValueInt: 0
            HdlDirection: IN
        HdlIdDef: per_din
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlValueInt: 15
                            HdlValueInt: 0
            HdlDirection: IN
        HdlIdDef: per_en
            HdlDirection: IN
        HdlIdDef: per_we
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlValueInt: 1
                            HdlValueInt: 0
            HdlDirection: IN
        HdlIdDef: puc
            HdlDirection: IN
        HdlIdDef: smclk_en
            HdlDirection: IN
        HdlIdDef: ta_cci0a
            HdlDirection: IN
        HdlIdDef: ta_cci0b
            HdlDirection: IN
        HdlIdDef: ta_cci1a
            HdlDirection: IN
        HdlIdDef: ta_cci1b
            HdlDirection: IN
        HdlIdDef: ta_cci2a
            HdlDirection: IN
        HdlIdDef: ta_cci2b
            HdlDirection: IN
        HdlIdDef: taclk
            HdlDirection: IN
    DEL list@@params from omsp_timerA
    list: params
        HdlIdDef: TACTL
            HdlValueInt: 160
            HdlDirection: INTERNAL
        HdlIdDef: TAR
            HdlValueInt: 170
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL0
            HdlValueInt: 162
            HdlDirection: INTERNAL
        HdlIdDef: TACCR0
            HdlValueInt: 172
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL1
            HdlValueInt: 164
            HdlDirection: INTERNAL
        HdlIdDef: TACCR1
            HdlValueInt: 174
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL2
            HdlValueInt: 166
            HdlDirection: INTERNAL
        HdlIdDef: TACCR2
            HdlValueInt: 176
            HdlDirection: INTERNAL
        HdlIdDef: TAIV
            HdlValueInt: 12e
            HdlDirection: INTERNAL
        HdlIdDef: TACTL_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACTL
            HdlDirection: INTERNAL
        HdlIdDef: TAR_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TAR
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL0_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACCTL0
            HdlDirection: INTERNAL
        HdlIdDef: TACCR0_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACCR0
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL1_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACCTL1
            HdlDirection: INTERNAL
        HdlIdDef: TACCR1_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACCR1
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL2_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACCTL2
            HdlDirection: INTERNAL
        HdlIdDef: TACCR2_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACCR2
            HdlDirection: INTERNAL
        HdlIdDef: TAIV_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TAIV
            HdlDirection: INTERNAL
    DEL list@@objs from omsp_timerA

INS HdlIdDef@@taclk_s to objs
HdlIdDef: taclk_s
    HdlDirection: INTERNAL

INS HdlIdDef@@inclk_s to objs
HdlIdDef: inclk_s
    HdlDirection: INTERNAL

UPD HdlIdDef@@puc to puc_rst

UPD HdlStmProcess@@ to 
    MOV list@@sensitivity to 
    list: sensitivity
        HdlOp: RISING
            list: ops
                HdlValueId: mclk
        HdlOp: RISING
            list: ops
                HdlValueId: puc
    UPD HdlOp@@RISING to RISING
        UPD HdlValueId@@puc to puc_rst

UPD HdlStmProcess@@ to 
    MOV list@@sensitivity to 
    list: sensitivity
        HdlOp: RISING
            list: ops
                HdlValueId: mclk
        HdlOp: RISING
            list: ops
                HdlValueId: puc
    UPD HdlOp@@RISING to RISING
        UPD HdlValueId@@puc to puc_rst

UPD HdlStmIf@@body to body
    UPD HdlValueId@@puc to puc_rst

UPD HdlStmIf@@body to body
    UPD HdlValueId@@puc to puc_rst

UPD HdlStmIf@@body to body
    UPD HdlValueId@@puc to puc_rst

UPD HdlStmProcess@@ to 
    UPD HdlOp@@RISING to RISING
        UPD HdlValueId@@puc to puc_rst

UPD HdlStmProcess@@ to 
    UPD HdlOp@@RISING to RISING
        UPD HdlValueId@@puc to puc_rst

UPD HdlStmProcess@@ to 
    UPD HdlOp@@RISING to RISING
        UPD HdlValueId@@puc to puc_rst

UPD HdlIdDef@@per_addr to per_addr
    UPD HdlOp@@PARAMETRIZATION to PARAMETRIZATION
        UPD HdlOp@@DOWNTO to DOWNTO
            UPD HdlValueInt@@7 to 13

DEL HdlModuleDec@@omsp_timerA from omsp_timerA

DEL HdlIdDef@@taclk_s from objs
HdlIdDef: taclk_s
    HdlOp: PARAMETRIZATION
        list: ops
            HdlValueId: reg
            HdlOp: DOWNTO
                list: ops
                    HdlValueInt: 2
                    HdlValueInt: 0
    HdlDirection: INTERNAL

DEL HdlStmIf@@body from 
HdlStmIf: body
    HdlValueId: puc
    HdlStmAssign: if_true
        HdlValueInt: 000
        HdlValueId: taclk_s
    list: elifs
    HdlStmAssign: if_false
        HdlOp: CONCAT
            list: ops
                HdlOp: INDEX
                    list: ops
                        HdlValueId: taclk_s
                        HdlOp: DOWNTO
                            list: ops
                                HdlValueInt: 1
                                HdlValueInt: 0
                HdlValueId: taclk
        HdlValueId: taclk_s

DEL HdlStmProcess@@ from objs

DEL HdlIdDef@@taclk_en from objs
HdlIdDef: taclk_en
    HdlOp: AND
        list: ops
            HdlOp: INDEX
                list: ops
                    HdlValueId: taclk_s
                    HdlValueInt: 1
            HdlOp: NEG
                list: ops
                    HdlOp: INDEX
                        list: ops
                            HdlValueId: taclk_s
                            HdlValueInt: 2
    HdlDirection: INTERNAL

DEL HdlIdDef@@inclk_s from objs
HdlIdDef: inclk_s
    HdlOp: PARAMETRIZATION
        list: ops
            HdlValueId: reg
            HdlOp: DOWNTO
                list: ops
                    HdlValueInt: 2
                    HdlValueInt: 0
    HdlDirection: INTERNAL

DEL HdlStmIf@@body from 
HdlStmIf: body
    HdlValueId: puc
    HdlStmAssign: if_true
        HdlValueInt: 000
        HdlValueId: inclk_s
    list: elifs
    HdlStmAssign: if_false
        HdlOp: CONCAT
            list: ops
                HdlOp: INDEX
                    list: ops
                        HdlValueId: inclk_s
                        HdlOp: DOWNTO
                            list: ops
                                HdlValueInt: 1
                                HdlValueInt: 0
                HdlValueId: inclk
        HdlValueId: inclk_s

DEL HdlStmProcess@@ from objs

DEL HdlIdDef@@inclk_en from objs
HdlIdDef: inclk_en
    HdlOp: AND
        list: ops
            HdlOp: INDEX
                list: ops
                    HdlValueId: inclk_s
                    HdlValueInt: 1
            HdlOp: NEG
                list: ops
                    HdlOp: INDEX
                        list: ops
                            HdlValueId: inclk_s
                            HdlValueInt: 2
    HdlDirection: INTERNAL


CommitId: 7c253ff535a74a601fef5ff494f81df6e4d66460
Re-organized the "openMSP430_defines.v" file.
--- a/core/rtl/verilog/periph/omsp_timerA.v
+++ b/core/rtl/verilog/periph/omsp_timerA.v
@@ -93,11 +93,11 @@ input               dbg_freeze;     // Freeze Timer A counter
 input               inclk;          // INCLK external timer clock (SLOW)
 input               irq_ta0_acc;    // Interrupt request TACCR0 accepted
 input               mclk;           // Main system clock
-input         [7:0] per_addr;       // Peripheral address
+input        [13:0] per_addr;       // Peripheral address
 input        [15:0] per_din;        // Peripheral data input
 input               per_en;         // Peripheral enable (high active)
 input         [1:0] per_we;         // Peripheral write enable (high active)
-input               puc;            // Main system reset
+input               puc_rst;        // Main system reset
 input               smclk_en;       // SMCLK enable (from CPU)
 input               ta_cci0a;       // Timer A capture 0 input A
 input               ta_cci0b;       // Timer A capture 0 input B

ParseResult:
INS HdlModuleDec@@omsp_timerA to omsp_timerA

UPD HdlModuleDec@@omsp_timerA to omsp_timerA
    INS list@@params to omsp_timerA
    list: params
        HdlIdDef: BASE_ADDR
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlValueInt: 14
                            HdlValueInt: 0
            HdlValueInt: 0100
            HdlDirection: INTERNAL
        HdlIdDef: DEC_WD
            HdlValueInt: 7
            HdlDirection: INTERNAL
        HdlIdDef: TACTL
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 60
            HdlDirection: INTERNAL
        HdlIdDef: TAR
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 70
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL0
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 62
            HdlDirection: INTERNAL
        HdlIdDef: TACCR0
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 72
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL1
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 64
            HdlDirection: INTERNAL
        HdlIdDef: TACCR1
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 74
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL2
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 66
            HdlDirection: INTERNAL
        HdlIdDef: TACCR2
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 76
            HdlDirection: INTERNAL
        HdlIdDef: TAIV
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 2e
            HdlDirection: INTERNAL
        HdlIdDef: DEC_SZ
            HdlOp: POW
                list: ops
                    HdlValueInt: 2
                    HdlValueId: DEC_WD
            HdlDirection: INTERNAL
        HdlIdDef: BASE_REG
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: CONCAT
                list: ops
                    HdlOp: REPL_CONCAT
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
                    HdlValueInt: 1
            HdlDirection: INTERNAL
        HdlIdDef: TACTL_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACTL
            HdlDirection: INTERNAL
        HdlIdDef: TAR_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TAR
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL0_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACCTL0
            HdlDirection: INTERNAL
        HdlIdDef: TACCR0_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACCR0
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL1_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACCTL1
            HdlDirection: INTERNAL
        HdlIdDef: TACCR1_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACCR1
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL2_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACCTL2
            HdlDirection: INTERNAL
        HdlIdDef: TACCR2_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACCR2
            HdlDirection: INTERNAL
        HdlIdDef: TAIV_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TAIV
            HdlDirection: INTERNAL
    INS list@@objs to omsp_timerA

UPD HdlModuleDec@@omsp_timerA to omsp_timerA
    MOV list@@ports to omsp_timerA
    list: ports
        HdlIdDef: irq_ta0
            HdlOp: AND
                list: ops
                    HdlOp: INDEX
                        list: ops
                            HdlValueId: tacctl0
                            HdlValueInt: 0
                    HdlOp: INDEX
                        list: ops
                            HdlValueId: tacctl0
                            HdlValueInt: 4
            HdlDirection: OUT
        HdlIdDef: irq_ta1
            HdlOp: OR
                list: ops
                    HdlOp: OR
                        list: ops
                            HdlOp: AND
                                list: ops
                                    HdlOp: INDEX
                                        list: ops
                                            HdlValueId: tactl
                                            HdlValueInt: 0
                                    HdlOp: INDEX
                                        list: ops
                                            HdlValueId: tactl
                                            HdlValueInt: 1
                            HdlOp: AND
                                list: ops
                                    HdlOp: INDEX
                                        list: ops
                                            HdlValueId: tacctl1
                                            HdlValueInt: 0
                                    HdlOp: INDEX
                                        list: ops
                                            HdlValueId: tacctl1
                                            HdlValueInt: 4
                    HdlOp: AND
                        list: ops
                            HdlOp: INDEX
                                list: ops
                                    HdlValueId: tacctl2
                                    HdlValueInt: 0
                            HdlOp: INDEX
                                list: ops
                                    HdlValueId: tacctl2
                                    HdlValueInt: 4
            HdlDirection: OUT
        HdlIdDef: per_dout
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlValueInt: 15
                            HdlValueInt: 0
            HdlOp: OR
                list: ops
                    HdlOp: OR
                        list: ops
                            HdlOp: OR
                                list: ops
                                    HdlOp: OR
                                        list: ops
                                            HdlOp: OR
                                                list: ops
                                                    HdlOp: OR
                                                        list: ops
                                                            HdlOp: OR
                                                                list: ops
                                                                    HdlOp: OR
                                                                        list: ops
                                                                            HdlValueId: tactl_rd
                                                                            HdlValueId: tar_rd
                                                                    HdlValueId: tacctl0_rd
                                                            HdlValueId: taccr0_rd
                                                    HdlValueId: tacctl1_rd
                                            HdlValueId: taccr1_rd
                                    HdlValueId: tacctl2_rd
                            HdlValueId: taccr2_rd
                    HdlValueId: taiv_rd
            HdlDirection: OUT
        HdlIdDef: ta_out0
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: reg
            HdlDirection: OUT
        HdlIdDef: ta_out0_en
            HdlDirection: OUT
        HdlIdDef: ta_out1
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: reg
            HdlDirection: OUT
        HdlIdDef: ta_out1_en
            HdlDirection: OUT
        HdlIdDef: ta_out2
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: reg
            HdlDirection: OUT
        HdlIdDef: ta_out2_en
            HdlDirection: OUT
        HdlIdDef: aclk_en
            HdlDirection: IN
        HdlIdDef: dbg_freeze
            HdlDirection: IN
        HdlIdDef: inclk
            HdlDirection: IN
        HdlIdDef: irq_ta0_acc
            HdlDirection: IN
        HdlIdDef: mclk
            HdlDirection: IN
        HdlIdDef: per_addr
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlValueInt: 7
                            HdlValueInt: 0
            HdlDirection: IN
        HdlIdDef: per_din
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlValueInt: 15
                            HdlValueInt: 0
            HdlDirection: IN
        HdlIdDef: per_en
            HdlDirection: IN
        HdlIdDef: per_we
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlValueInt: 1
                            HdlValueInt: 0
            HdlDirection: IN
        HdlIdDef: puc
            HdlDirection: IN
        HdlIdDef: smclk_en
            HdlDirection: IN
        HdlIdDef: ta_cci0a
            HdlDirection: IN
        HdlIdDef: ta_cci0b
            HdlDirection: IN
        HdlIdDef: ta_cci1a
            HdlDirection: IN
        HdlIdDef: ta_cci1b
            HdlDirection: IN
        HdlIdDef: ta_cci2a
            HdlDirection: IN
        HdlIdDef: ta_cci2b
            HdlDirection: IN
        HdlIdDef: taclk
            HdlDirection: IN
    DEL list@@params from omsp_timerA
    list: params
        HdlIdDef: TACTL
            HdlValueInt: 160
            HdlDirection: INTERNAL
        HdlIdDef: TAR
            HdlValueInt: 170
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL0
            HdlValueInt: 162
            HdlDirection: INTERNAL
        HdlIdDef: TACCR0
            HdlValueInt: 172
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL1
            HdlValueInt: 164
            HdlDirection: INTERNAL
        HdlIdDef: TACCR1
            HdlValueInt: 174
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL2
            HdlValueInt: 166
            HdlDirection: INTERNAL
        HdlIdDef: TACCR2
            HdlValueInt: 176
            HdlDirection: INTERNAL
        HdlIdDef: TAIV
            HdlValueInt: 12e
            HdlDirection: INTERNAL
        HdlIdDef: TACTL_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACTL
            HdlDirection: INTERNAL
        HdlIdDef: TAR_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TAR
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL0_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACCTL0
            HdlDirection: INTERNAL
        HdlIdDef: TACCR0_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACCR0
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL1_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACCTL1
            HdlDirection: INTERNAL
        HdlIdDef: TACCR1_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACCR1
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL2_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACCTL2
            HdlDirection: INTERNAL
        HdlIdDef: TACCR2_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACCR2
            HdlDirection: INTERNAL
        HdlIdDef: TAIV_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TAIV
            HdlDirection: INTERNAL
    DEL list@@objs from omsp_timerA

DEL HdlModuleDec@@omsp_timerA from omsp_timerA


CommitId: 7c253ff535a74a601fef5ff494f81df6e4d66460
Re-organized the "openMSP430_defines.v" file.
--- a/core/rtl/verilog/periph/omsp_timerA.v
+++ b/core/rtl/verilog/periph/omsp_timerA.v
@@ -178,8 +188,8 @@ wire        taclr    = tactl_wr & per_din[`TACLR];
 wire        taifg_set;
 wire        taifg_clr;
    
-always @ (posedge mclk or posedge puc)
-  if (puc)           tactl <=  10'h000;
+always @ (posedge mclk or posedge puc_rst)
+  if (puc_rst)       tactl <=  10'h000;
   else if (tactl_wr) tactl <=  ((per_din[9:0] & 10'h3f3) | {9'h000, taifg_set}) & {9'h1ff, ~taifg_clr};
   else               tactl <=  (tactl                    | {9'h000, taifg_set}) & {9'h1ff, ~taifg_clr};
 

ParseResult:
INS HdlModuleDec@@omsp_timerA to omsp_timerA

UPD HdlModuleDec@@omsp_timerA to omsp_timerA
    INS list@@params to omsp_timerA
    list: params
        HdlIdDef: BASE_ADDR
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlValueInt: 14
                            HdlValueInt: 0
            HdlValueInt: 0100
            HdlDirection: INTERNAL
        HdlIdDef: DEC_WD
            HdlValueInt: 7
            HdlDirection: INTERNAL
        HdlIdDef: TACTL
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 60
            HdlDirection: INTERNAL
        HdlIdDef: TAR
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 70
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL0
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 62
            HdlDirection: INTERNAL
        HdlIdDef: TACCR0
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 72
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL1
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 64
            HdlDirection: INTERNAL
        HdlIdDef: TACCR1
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 74
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL2
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 66
            HdlDirection: INTERNAL
        HdlIdDef: TACCR2
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 76
            HdlDirection: INTERNAL
        HdlIdDef: TAIV
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 2e
            HdlDirection: INTERNAL
        HdlIdDef: DEC_SZ
            HdlOp: POW
                list: ops
                    HdlValueInt: 2
                    HdlValueId: DEC_WD
            HdlDirection: INTERNAL
        HdlIdDef: BASE_REG
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: CONCAT
                list: ops
                    HdlOp: REPL_CONCAT
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
                    HdlValueInt: 1
            HdlDirection: INTERNAL
        HdlIdDef: TACTL_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACTL
            HdlDirection: INTERNAL
        HdlIdDef: TAR_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TAR
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL0_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACCTL0
            HdlDirection: INTERNAL
        HdlIdDef: TACCR0_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACCR0
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL1_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACCTL1
            HdlDirection: INTERNAL
        HdlIdDef: TACCR1_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACCR1
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL2_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACCTL2
            HdlDirection: INTERNAL
        HdlIdDef: TACCR2_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACCR2
            HdlDirection: INTERNAL
        HdlIdDef: TAIV_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TAIV
            HdlDirection: INTERNAL
    INS list@@objs to omsp_timerA

UPD HdlModuleDec@@omsp_timerA to omsp_timerA
    MOV list@@ports to omsp_timerA
    list: ports
        HdlIdDef: irq_ta0
            HdlOp: AND
                list: ops
                    HdlOp: INDEX
                        list: ops
                            HdlValueId: tacctl0
                            HdlValueInt: 0
                    HdlOp: INDEX
                        list: ops
                            HdlValueId: tacctl0
                            HdlValueInt: 4
            HdlDirection: OUT
        HdlIdDef: irq_ta1
            HdlOp: OR
                list: ops
                    HdlOp: OR
                        list: ops
                            HdlOp: AND
                                list: ops
                                    HdlOp: INDEX
                                        list: ops
                                            HdlValueId: tactl
                                            HdlValueInt: 0
                                    HdlOp: INDEX
                                        list: ops
                                            HdlValueId: tactl
                                            HdlValueInt: 1
                            HdlOp: AND
                                list: ops
                                    HdlOp: INDEX
                                        list: ops
                                            HdlValueId: tacctl1
                                            HdlValueInt: 0
                                    HdlOp: INDEX
                                        list: ops
                                            HdlValueId: tacctl1
                                            HdlValueInt: 4
                    HdlOp: AND
                        list: ops
                            HdlOp: INDEX
                                list: ops
                                    HdlValueId: tacctl2
                                    HdlValueInt: 0
                            HdlOp: INDEX
                                list: ops
                                    HdlValueId: tacctl2
                                    HdlValueInt: 4
            HdlDirection: OUT
        HdlIdDef: per_dout
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlValueInt: 15
                            HdlValueInt: 0
            HdlOp: OR
                list: ops
                    HdlOp: OR
                        list: ops
                            HdlOp: OR
                                list: ops
                                    HdlOp: OR
                                        list: ops
                                            HdlOp: OR
                                                list: ops
                                                    HdlOp: OR
                                                        list: ops
                                                            HdlOp: OR
                                                                list: ops
                                                                    HdlOp: OR
                                                                        list: ops
                                                                            HdlValueId: tactl_rd
                                                                            HdlValueId: tar_rd
                                                                    HdlValueId: tacctl0_rd
                                                            HdlValueId: taccr0_rd
                                                    HdlValueId: tacctl1_rd
                                            HdlValueId: taccr1_rd
                                    HdlValueId: tacctl2_rd
                            HdlValueId: taccr2_rd
                    HdlValueId: taiv_rd
            HdlDirection: OUT
        HdlIdDef: ta_out0
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: reg
            HdlDirection: OUT
        HdlIdDef: ta_out0_en
            HdlDirection: OUT
        HdlIdDef: ta_out1
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: reg
            HdlDirection: OUT
        HdlIdDef: ta_out1_en
            HdlDirection: OUT
        HdlIdDef: ta_out2
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: reg
            HdlDirection: OUT
        HdlIdDef: ta_out2_en
            HdlDirection: OUT
        HdlIdDef: aclk_en
            HdlDirection: IN
        HdlIdDef: dbg_freeze
            HdlDirection: IN
        HdlIdDef: inclk
            HdlDirection: IN
        HdlIdDef: irq_ta0_acc
            HdlDirection: IN
        HdlIdDef: mclk
            HdlDirection: IN
        HdlIdDef: per_addr
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlValueInt: 7
                            HdlValueInt: 0
            HdlDirection: IN
        HdlIdDef: per_din
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlValueInt: 15
                            HdlValueInt: 0
            HdlDirection: IN
        HdlIdDef: per_en
            HdlDirection: IN
        HdlIdDef: per_we
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlValueInt: 1
                            HdlValueInt: 0
            HdlDirection: IN
        HdlIdDef: puc
            HdlDirection: IN
        HdlIdDef: smclk_en
            HdlDirection: IN
        HdlIdDef: ta_cci0a
            HdlDirection: IN
        HdlIdDef: ta_cci0b
            HdlDirection: IN
        HdlIdDef: ta_cci1a
            HdlDirection: IN
        HdlIdDef: ta_cci1b
            HdlDirection: IN
        HdlIdDef: ta_cci2a
            HdlDirection: IN
        HdlIdDef: ta_cci2b
            HdlDirection: IN
        HdlIdDef: taclk
            HdlDirection: IN
    DEL list@@params from omsp_timerA
    list: params
        HdlIdDef: TACTL
            HdlValueInt: 160
            HdlDirection: INTERNAL
        HdlIdDef: TAR
            HdlValueInt: 170
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL0
            HdlValueInt: 162
            HdlDirection: INTERNAL
        HdlIdDef: TACCR0
            HdlValueInt: 172
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL1
            HdlValueInt: 164
            HdlDirection: INTERNAL
        HdlIdDef: TACCR1
            HdlValueInt: 174
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL2
            HdlValueInt: 166
            HdlDirection: INTERNAL
        HdlIdDef: TACCR2
            HdlValueInt: 176
            HdlDirection: INTERNAL
        HdlIdDef: TAIV
            HdlValueInt: 12e
            HdlDirection: INTERNAL
        HdlIdDef: TACTL_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACTL
            HdlDirection: INTERNAL
        HdlIdDef: TAR_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TAR
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL0_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACCTL0
            HdlDirection: INTERNAL
        HdlIdDef: TACCR0_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACCR0
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL1_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACCTL1
            HdlDirection: INTERNAL
        HdlIdDef: TACCR1_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACCR1
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL2_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACCTL2
            HdlDirection: INTERNAL
        HdlIdDef: TACCR2_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACCR2
            HdlDirection: INTERNAL
        HdlIdDef: TAIV_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TAIV
            HdlDirection: INTERNAL
    DEL list@@objs from omsp_timerA

UPD HdlStmProcess@@ to 
    MOV list@@sensitivity to 
    list: sensitivity
        HdlOp: RISING
            list: ops
                HdlValueId: mclk
        HdlOp: RISING
            list: ops
                HdlValueId: puc
    UPD HdlOp@@RISING to RISING
        UPD HdlValueId@@puc to puc_rst

UPD HdlStmIf@@body to body
    INS HdlValueId@@puc_rst to body
    INS list@@elifs to body
    INS tuple@@ to elifs

UPD HdlStmIf@@body to body
    INS HdlValueId@@puc_rst to body
    INS list@@elifs to body
    INS tuple@@ to elifs

UPD HdlStmIf@@body to body
    UPD HdlValueId@@puc to puc_rst

DEL HdlModuleDec@@omsp_timerA from omsp_timerA


CommitId: 7c253ff535a74a601fef5ff494f81df6e4d66460
Re-organized the "openMSP430_defines.v" file.
--- a/core/rtl/verilog/periph/omsp_timerA.v
+++ b/core/rtl/verilog/periph/omsp_timerA.v
@@ -198,8 +208,8 @@ wire [15:0] tar_add  = tar_inc ? 16'h0001 :
                        tar_dec ? 16'hffff : 16'h0000;
 wire [15:0] tar_nxt  = tar_clr ? 16'h0000 : (tar+tar_add);
   
-always @ (posedge mclk or posedge puc)
-  if (puc)                         tar <=  16'h0000;
+always @ (posedge mclk or posedge puc_rst)
+  if (puc_rst)                     tar <=  16'h0000;
   else if  (tar_wr)                tar <=  per_din;
   else if  (taclr)                 tar <=  16'h0000;
   else if  (tar_clk & ~dbg_freeze) tar <=  tar_nxt;

ParseResult:
INS HdlModuleDec@@omsp_timerA to omsp_timerA

UPD HdlModuleDec@@omsp_timerA to omsp_timerA
    INS list@@params to omsp_timerA
    list: params
        HdlIdDef: BASE_ADDR
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlValueInt: 14
                            HdlValueInt: 0
            HdlValueInt: 0100
            HdlDirection: INTERNAL
        HdlIdDef: DEC_WD
            HdlValueInt: 7
            HdlDirection: INTERNAL
        HdlIdDef: TACTL
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 60
            HdlDirection: INTERNAL
        HdlIdDef: TAR
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 70
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL0
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 62
            HdlDirection: INTERNAL
        HdlIdDef: TACCR0
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 72
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL1
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 64
            HdlDirection: INTERNAL
        HdlIdDef: TACCR1
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 74
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL2
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 66
            HdlDirection: INTERNAL
        HdlIdDef: TACCR2
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 76
            HdlDirection: INTERNAL
        HdlIdDef: TAIV
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 2e
            HdlDirection: INTERNAL
        HdlIdDef: DEC_SZ
            HdlOp: POW
                list: ops
                    HdlValueInt: 2
                    HdlValueId: DEC_WD
            HdlDirection: INTERNAL
        HdlIdDef: BASE_REG
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: CONCAT
                list: ops
                    HdlOp: REPL_CONCAT
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
                    HdlValueInt: 1
            HdlDirection: INTERNAL
        HdlIdDef: TACTL_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACTL
            HdlDirection: INTERNAL
        HdlIdDef: TAR_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TAR
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL0_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACCTL0
            HdlDirection: INTERNAL
        HdlIdDef: TACCR0_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACCR0
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL1_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACCTL1
            HdlDirection: INTERNAL
        HdlIdDef: TACCR1_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACCR1
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL2_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACCTL2
            HdlDirection: INTERNAL
        HdlIdDef: TACCR2_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACCR2
            HdlDirection: INTERNAL
        HdlIdDef: TAIV_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TAIV
            HdlDirection: INTERNAL
    INS list@@objs to omsp_timerA

UPD HdlModuleDec@@omsp_timerA to omsp_timerA
    MOV list@@ports to omsp_timerA
    list: ports
        HdlIdDef: irq_ta0
            HdlOp: AND
                list: ops
                    HdlOp: INDEX
                        list: ops
                            HdlValueId: tacctl0
                            HdlValueInt: 0
                    HdlOp: INDEX
                        list: ops
                            HdlValueId: tacctl0
                            HdlValueInt: 4
            HdlDirection: OUT
        HdlIdDef: irq_ta1
            HdlOp: OR
                list: ops
                    HdlOp: OR
                        list: ops
                            HdlOp: AND
                                list: ops
                                    HdlOp: INDEX
                                        list: ops
                                            HdlValueId: tactl
                                            HdlValueInt: 0
                                    HdlOp: INDEX
                                        list: ops
                                            HdlValueId: tactl
                                            HdlValueInt: 1
                            HdlOp: AND
                                list: ops
                                    HdlOp: INDEX
                                        list: ops
                                            HdlValueId: tacctl1
                                            HdlValueInt: 0
                                    HdlOp: INDEX
                                        list: ops
                                            HdlValueId: tacctl1
                                            HdlValueInt: 4
                    HdlOp: AND
                        list: ops
                            HdlOp: INDEX
                                list: ops
                                    HdlValueId: tacctl2
                                    HdlValueInt: 0
                            HdlOp: INDEX
                                list: ops
                                    HdlValueId: tacctl2
                                    HdlValueInt: 4
            HdlDirection: OUT
        HdlIdDef: per_dout
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlValueInt: 15
                            HdlValueInt: 0
            HdlOp: OR
                list: ops
                    HdlOp: OR
                        list: ops
                            HdlOp: OR
                                list: ops
                                    HdlOp: OR
                                        list: ops
                                            HdlOp: OR
                                                list: ops
                                                    HdlOp: OR
                                                        list: ops
                                                            HdlOp: OR
                                                                list: ops
                                                                    HdlOp: OR
                                                                        list: ops
                                                                            HdlValueId: tactl_rd
                                                                            HdlValueId: tar_rd
                                                                    HdlValueId: tacctl0_rd
                                                            HdlValueId: taccr0_rd
                                                    HdlValueId: tacctl1_rd
                                            HdlValueId: taccr1_rd
                                    HdlValueId: tacctl2_rd
                            HdlValueId: taccr2_rd
                    HdlValueId: taiv_rd
            HdlDirection: OUT
        HdlIdDef: ta_out0
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: reg
            HdlDirection: OUT
        HdlIdDef: ta_out0_en
            HdlDirection: OUT
        HdlIdDef: ta_out1
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: reg
            HdlDirection: OUT
        HdlIdDef: ta_out1_en
            HdlDirection: OUT
        HdlIdDef: ta_out2
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: reg
            HdlDirection: OUT
        HdlIdDef: ta_out2_en
            HdlDirection: OUT
        HdlIdDef: aclk_en
            HdlDirection: IN
        HdlIdDef: dbg_freeze
            HdlDirection: IN
        HdlIdDef: inclk
            HdlDirection: IN
        HdlIdDef: irq_ta0_acc
            HdlDirection: IN
        HdlIdDef: mclk
            HdlDirection: IN
        HdlIdDef: per_addr
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlValueInt: 7
                            HdlValueInt: 0
            HdlDirection: IN
        HdlIdDef: per_din
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlValueInt: 15
                            HdlValueInt: 0
            HdlDirection: IN
        HdlIdDef: per_en
            HdlDirection: IN
        HdlIdDef: per_we
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlValueInt: 1
                            HdlValueInt: 0
            HdlDirection: IN
        HdlIdDef: puc
            HdlDirection: IN
        HdlIdDef: smclk_en
            HdlDirection: IN
        HdlIdDef: ta_cci0a
            HdlDirection: IN
        HdlIdDef: ta_cci0b
            HdlDirection: IN
        HdlIdDef: ta_cci1a
            HdlDirection: IN
        HdlIdDef: ta_cci1b
            HdlDirection: IN
        HdlIdDef: ta_cci2a
            HdlDirection: IN
        HdlIdDef: ta_cci2b
            HdlDirection: IN
        HdlIdDef: taclk
            HdlDirection: IN
    DEL list@@params from omsp_timerA
    list: params
        HdlIdDef: TACTL
            HdlValueInt: 160
            HdlDirection: INTERNAL
        HdlIdDef: TAR
            HdlValueInt: 170
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL0
            HdlValueInt: 162
            HdlDirection: INTERNAL
        HdlIdDef: TACCR0
            HdlValueInt: 172
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL1
            HdlValueInt: 164
            HdlDirection: INTERNAL
        HdlIdDef: TACCR1
            HdlValueInt: 174
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL2
            HdlValueInt: 166
            HdlDirection: INTERNAL
        HdlIdDef: TACCR2
            HdlValueInt: 176
            HdlDirection: INTERNAL
        HdlIdDef: TAIV
            HdlValueInt: 12e
            HdlDirection: INTERNAL
        HdlIdDef: TACTL_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACTL
            HdlDirection: INTERNAL
        HdlIdDef: TAR_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TAR
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL0_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACCTL0
            HdlDirection: INTERNAL
        HdlIdDef: TACCR0_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACCR0
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL1_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACCTL1
            HdlDirection: INTERNAL
        HdlIdDef: TACCR1_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACCR1
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL2_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACCTL2
            HdlDirection: INTERNAL
        HdlIdDef: TACCR2_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACCR2
            HdlDirection: INTERNAL
        HdlIdDef: TAIV_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TAIV
            HdlDirection: INTERNAL
    DEL list@@objs from omsp_timerA

UPD HdlStmProcess@@ to 
    MOV list@@sensitivity to 
    list: sensitivity
        HdlOp: RISING
            list: ops
                HdlValueId: mclk
        HdlOp: RISING
            list: ops
                HdlValueId: puc
    UPD HdlOp@@RISING to RISING
        UPD HdlValueId@@puc to puc_rst

UPD HdlStmProcess@@ to 
    MOV list@@sensitivity to 
    list: sensitivity
        HdlOp: RISING
            list: ops
                HdlValueId: mclk
        HdlOp: RISING
            list: ops
                HdlValueId: puc
    UPD HdlOp@@RISING to RISING
        UPD HdlValueId@@puc to puc_rst

UPD HdlStmIf@@body to body
    UPD HdlValueId@@puc to puc_rst

UPD HdlStmIf@@body to body
    UPD HdlValueId@@puc to puc_rst

DEL HdlModuleDec@@omsp_timerA from omsp_timerA


CommitId: 7c253ff535a74a601fef5ff494f81df6e4d66460
Re-organized the "openMSP430_defines.v" file.
--- a/core/rtl/verilog/periph/omsp_timerA.v
+++ b/core/rtl/verilog/periph/omsp_timerA.v
@@ -213,8 +223,8 @@ wire        tacctl0_wr = reg_wr[TACCTL0];
 wire        ccifg0_set;
 wire        cov0_set;   
 
-always @ (posedge mclk or posedge puc)
-  if (puc)             tacctl0  <=  16'h0000;
+always @ (posedge mclk or posedge puc_rst)
+  if (puc_rst)         tacctl0  <=  16'h0000;
   else if (tacctl0_wr) tacctl0  <=  ((per_din & 16'hf9f7) | {14'h0000, cov0_set, ccifg0_set}) & {15'h7fff, ~irq_ta0_acc};
   else                 tacctl0  <=  (tacctl0              | {14'h0000, cov0_set, ccifg0_set}) & {15'h7fff, ~irq_ta0_acc};
 

ParseResult:
INS HdlModuleDec@@omsp_timerA to omsp_timerA

UPD HdlModuleDec@@omsp_timerA to omsp_timerA
    INS list@@params to omsp_timerA
    list: params
        HdlIdDef: BASE_ADDR
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlValueInt: 14
                            HdlValueInt: 0
            HdlValueInt: 0100
            HdlDirection: INTERNAL
        HdlIdDef: DEC_WD
            HdlValueInt: 7
            HdlDirection: INTERNAL
        HdlIdDef: TACTL
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 60
            HdlDirection: INTERNAL
        HdlIdDef: TAR
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 70
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL0
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 62
            HdlDirection: INTERNAL
        HdlIdDef: TACCR0
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 72
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL1
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 64
            HdlDirection: INTERNAL
        HdlIdDef: TACCR1
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 74
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL2
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 66
            HdlDirection: INTERNAL
        HdlIdDef: TACCR2
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 76
            HdlDirection: INTERNAL
        HdlIdDef: TAIV
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 2e
            HdlDirection: INTERNAL
        HdlIdDef: DEC_SZ
            HdlOp: POW
                list: ops
                    HdlValueInt: 2
                    HdlValueId: DEC_WD
            HdlDirection: INTERNAL
        HdlIdDef: BASE_REG
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: CONCAT
                list: ops
                    HdlOp: REPL_CONCAT
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
                    HdlValueInt: 1
            HdlDirection: INTERNAL
        HdlIdDef: TACTL_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACTL
            HdlDirection: INTERNAL
        HdlIdDef: TAR_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TAR
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL0_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACCTL0
            HdlDirection: INTERNAL
        HdlIdDef: TACCR0_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACCR0
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL1_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACCTL1
            HdlDirection: INTERNAL
        HdlIdDef: TACCR1_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACCR1
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL2_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACCTL2
            HdlDirection: INTERNAL
        HdlIdDef: TACCR2_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACCR2
            HdlDirection: INTERNAL
        HdlIdDef: TAIV_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TAIV
            HdlDirection: INTERNAL
    INS list@@objs to omsp_timerA

UPD HdlModuleDec@@omsp_timerA to omsp_timerA
    MOV list@@ports to omsp_timerA
    list: ports
        HdlIdDef: irq_ta0
            HdlOp: AND
                list: ops
                    HdlOp: INDEX
                        list: ops
                            HdlValueId: tacctl0
                            HdlValueInt: 0
                    HdlOp: INDEX
                        list: ops
                            HdlValueId: tacctl0
                            HdlValueInt: 4
            HdlDirection: OUT
        HdlIdDef: irq_ta1
            HdlOp: OR
                list: ops
                    HdlOp: OR
                        list: ops
                            HdlOp: AND
                                list: ops
                                    HdlOp: INDEX
                                        list: ops
                                            HdlValueId: tactl
                                            HdlValueInt: 0
                                    HdlOp: INDEX
                                        list: ops
                                            HdlValueId: tactl
                                            HdlValueInt: 1
                            HdlOp: AND
                                list: ops
                                    HdlOp: INDEX
                                        list: ops
                                            HdlValueId: tacctl1
                                            HdlValueInt: 0
                                    HdlOp: INDEX
                                        list: ops
                                            HdlValueId: tacctl1
                                            HdlValueInt: 4
                    HdlOp: AND
                        list: ops
                            HdlOp: INDEX
                                list: ops
                                    HdlValueId: tacctl2
                                    HdlValueInt: 0
                            HdlOp: INDEX
                                list: ops
                                    HdlValueId: tacctl2
                                    HdlValueInt: 4
            HdlDirection: OUT
        HdlIdDef: per_dout
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlValueInt: 15
                            HdlValueInt: 0
            HdlOp: OR
                list: ops
                    HdlOp: OR
                        list: ops
                            HdlOp: OR
                                list: ops
                                    HdlOp: OR
                                        list: ops
                                            HdlOp: OR
                                                list: ops
                                                    HdlOp: OR
                                                        list: ops
                                                            HdlOp: OR
                                                                list: ops
                                                                    HdlOp: OR
                                                                        list: ops
                                                                            HdlValueId: tactl_rd
                                                                            HdlValueId: tar_rd
                                                                    HdlValueId: tacctl0_rd
                                                            HdlValueId: taccr0_rd
                                                    HdlValueId: tacctl1_rd
                                            HdlValueId: taccr1_rd
                                    HdlValueId: tacctl2_rd
                            HdlValueId: taccr2_rd
                    HdlValueId: taiv_rd
            HdlDirection: OUT
        HdlIdDef: ta_out0
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: reg
            HdlDirection: OUT
        HdlIdDef: ta_out0_en
            HdlDirection: OUT
        HdlIdDef: ta_out1
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: reg
            HdlDirection: OUT
        HdlIdDef: ta_out1_en
            HdlDirection: OUT
        HdlIdDef: ta_out2
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: reg
            HdlDirection: OUT
        HdlIdDef: ta_out2_en
            HdlDirection: OUT
        HdlIdDef: aclk_en
            HdlDirection: IN
        HdlIdDef: dbg_freeze
            HdlDirection: IN
        HdlIdDef: inclk
            HdlDirection: IN
        HdlIdDef: irq_ta0_acc
            HdlDirection: IN
        HdlIdDef: mclk
            HdlDirection: IN
        HdlIdDef: per_addr
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlValueInt: 7
                            HdlValueInt: 0
            HdlDirection: IN
        HdlIdDef: per_din
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlValueInt: 15
                            HdlValueInt: 0
            HdlDirection: IN
        HdlIdDef: per_en
            HdlDirection: IN
        HdlIdDef: per_we
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlValueInt: 1
                            HdlValueInt: 0
            HdlDirection: IN
        HdlIdDef: puc
            HdlDirection: IN
        HdlIdDef: smclk_en
            HdlDirection: IN
        HdlIdDef: ta_cci0a
            HdlDirection: IN
        HdlIdDef: ta_cci0b
            HdlDirection: IN
        HdlIdDef: ta_cci1a
            HdlDirection: IN
        HdlIdDef: ta_cci1b
            HdlDirection: IN
        HdlIdDef: ta_cci2a
            HdlDirection: IN
        HdlIdDef: ta_cci2b
            HdlDirection: IN
        HdlIdDef: taclk
            HdlDirection: IN
    DEL list@@params from omsp_timerA
    list: params
        HdlIdDef: TACTL
            HdlValueInt: 160
            HdlDirection: INTERNAL
        HdlIdDef: TAR
            HdlValueInt: 170
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL0
            HdlValueInt: 162
            HdlDirection: INTERNAL
        HdlIdDef: TACCR0
            HdlValueInt: 172
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL1
            HdlValueInt: 164
            HdlDirection: INTERNAL
        HdlIdDef: TACCR1
            HdlValueInt: 174
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL2
            HdlValueInt: 166
            HdlDirection: INTERNAL
        HdlIdDef: TACCR2
            HdlValueInt: 176
            HdlDirection: INTERNAL
        HdlIdDef: TAIV
            HdlValueInt: 12e
            HdlDirection: INTERNAL
        HdlIdDef: TACTL_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACTL
            HdlDirection: INTERNAL
        HdlIdDef: TAR_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TAR
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL0_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACCTL0
            HdlDirection: INTERNAL
        HdlIdDef: TACCR0_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACCR0
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL1_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACCTL1
            HdlDirection: INTERNAL
        HdlIdDef: TACCR1_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACCR1
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL2_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACCTL2
            HdlDirection: INTERNAL
        HdlIdDef: TACCR2_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACCR2
            HdlDirection: INTERNAL
        HdlIdDef: TAIV_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TAIV
            HdlDirection: INTERNAL
    DEL list@@objs from omsp_timerA

UPD HdlStmProcess@@ to 
    MOV list@@sensitivity to 
    list: sensitivity
        HdlOp: RISING
            list: ops
                HdlValueId: mclk
        HdlOp: RISING
            list: ops
                HdlValueId: puc
    UPD HdlOp@@RISING to RISING
        UPD HdlValueId@@puc to puc_rst

UPD HdlStmIf@@body to body
    UPD HdlValueId@@puc to puc_rst

DEL HdlModuleDec@@omsp_timerA from omsp_timerA


CommitId: 7c253ff535a74a601fef5ff494f81df6e4d66460
Re-organized the "openMSP430_defines.v" file.
--- a/core/rtl/verilog/periph/omsp_timerA.v
+++ b/core/rtl/verilog/periph/omsp_timerA.v
@@ -230,8 +240,8 @@ reg  [15:0] taccr0;
 wire        taccr0_wr = reg_wr[TACCR0];
 wire        cci0_cap;
 
-always @ (posedge mclk or posedge puc)
-  if (puc)            taccr0 <=  16'h0000;
+always @ (posedge mclk or posedge puc_rst)
+  if (puc_rst)        taccr0 <=  16'h0000;
   else if (taccr0_wr) taccr0 <=  per_din;
   else if (cci0_cap)  taccr0 <=  tar;
 

ParseResult:
INS HdlModuleDec@@omsp_timerA to omsp_timerA

UPD HdlModuleDec@@omsp_timerA to omsp_timerA
    INS list@@params to omsp_timerA
    list: params
        HdlIdDef: BASE_ADDR
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlValueInt: 14
                            HdlValueInt: 0
            HdlValueInt: 0100
            HdlDirection: INTERNAL
        HdlIdDef: DEC_WD
            HdlValueInt: 7
            HdlDirection: INTERNAL
        HdlIdDef: TACTL
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 60
            HdlDirection: INTERNAL
        HdlIdDef: TAR
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 70
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL0
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 62
            HdlDirection: INTERNAL
        HdlIdDef: TACCR0
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 72
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL1
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 64
            HdlDirection: INTERNAL
        HdlIdDef: TACCR1
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 74
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL2
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 66
            HdlDirection: INTERNAL
        HdlIdDef: TACCR2
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 76
            HdlDirection: INTERNAL
        HdlIdDef: TAIV
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 2e
            HdlDirection: INTERNAL
        HdlIdDef: DEC_SZ
            HdlOp: POW
                list: ops
                    HdlValueInt: 2
                    HdlValueId: DEC_WD
            HdlDirection: INTERNAL
        HdlIdDef: BASE_REG
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: CONCAT
                list: ops
                    HdlOp: REPL_CONCAT
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
                    HdlValueInt: 1
            HdlDirection: INTERNAL
        HdlIdDef: TACTL_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACTL
            HdlDirection: INTERNAL
        HdlIdDef: TAR_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TAR
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL0_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACCTL0
            HdlDirection: INTERNAL
        HdlIdDef: TACCR0_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACCR0
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL1_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACCTL1
            HdlDirection: INTERNAL
        HdlIdDef: TACCR1_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACCR1
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL2_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACCTL2
            HdlDirection: INTERNAL
        HdlIdDef: TACCR2_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACCR2
            HdlDirection: INTERNAL
        HdlIdDef: TAIV_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TAIV
            HdlDirection: INTERNAL
    INS list@@objs to omsp_timerA

UPD HdlModuleDec@@omsp_timerA to omsp_timerA
    MOV list@@ports to omsp_timerA
    list: ports
        HdlIdDef: irq_ta0
            HdlOp: AND
                list: ops
                    HdlOp: INDEX
                        list: ops
                            HdlValueId: tacctl0
                            HdlValueInt: 0
                    HdlOp: INDEX
                        list: ops
                            HdlValueId: tacctl0
                            HdlValueInt: 4
            HdlDirection: OUT
        HdlIdDef: irq_ta1
            HdlOp: OR
                list: ops
                    HdlOp: OR
                        list: ops
                            HdlOp: AND
                                list: ops
                                    HdlOp: INDEX
                                        list: ops
                                            HdlValueId: tactl
                                            HdlValueInt: 0
                                    HdlOp: INDEX
                                        list: ops
                                            HdlValueId: tactl
                                            HdlValueInt: 1
                            HdlOp: AND
                                list: ops
                                    HdlOp: INDEX
                                        list: ops
                                            HdlValueId: tacctl1
                                            HdlValueInt: 0
                                    HdlOp: INDEX
                                        list: ops
                                            HdlValueId: tacctl1
                                            HdlValueInt: 4
                    HdlOp: AND
                        list: ops
                            HdlOp: INDEX
                                list: ops
                                    HdlValueId: tacctl2
                                    HdlValueInt: 0
                            HdlOp: INDEX
                                list: ops
                                    HdlValueId: tacctl2
                                    HdlValueInt: 4
            HdlDirection: OUT
        HdlIdDef: per_dout
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlValueInt: 15
                            HdlValueInt: 0
            HdlOp: OR
                list: ops
                    HdlOp: OR
                        list: ops
                            HdlOp: OR
                                list: ops
                                    HdlOp: OR
                                        list: ops
                                            HdlOp: OR
                                                list: ops
                                                    HdlOp: OR
                                                        list: ops
                                                            HdlOp: OR
                                                                list: ops
                                                                    HdlOp: OR
                                                                        list: ops
                                                                            HdlValueId: tactl_rd
                                                                            HdlValueId: tar_rd
                                                                    HdlValueId: tacctl0_rd
                                                            HdlValueId: taccr0_rd
                                                    HdlValueId: tacctl1_rd
                                            HdlValueId: taccr1_rd
                                    HdlValueId: tacctl2_rd
                            HdlValueId: taccr2_rd
                    HdlValueId: taiv_rd
            HdlDirection: OUT
        HdlIdDef: ta_out0
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: reg
            HdlDirection: OUT
        HdlIdDef: ta_out0_en
            HdlDirection: OUT
        HdlIdDef: ta_out1
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: reg
            HdlDirection: OUT
        HdlIdDef: ta_out1_en
            HdlDirection: OUT
        HdlIdDef: ta_out2
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: reg
            HdlDirection: OUT
        HdlIdDef: ta_out2_en
            HdlDirection: OUT
        HdlIdDef: aclk_en
            HdlDirection: IN
        HdlIdDef: dbg_freeze
            HdlDirection: IN
        HdlIdDef: inclk
            HdlDirection: IN
        HdlIdDef: irq_ta0_acc
            HdlDirection: IN
        HdlIdDef: mclk
            HdlDirection: IN
        HdlIdDef: per_addr
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlValueInt: 7
                            HdlValueInt: 0
            HdlDirection: IN
        HdlIdDef: per_din
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlValueInt: 15
                            HdlValueInt: 0
            HdlDirection: IN
        HdlIdDef: per_en
            HdlDirection: IN
        HdlIdDef: per_we
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlValueInt: 1
                            HdlValueInt: 0
            HdlDirection: IN
        HdlIdDef: puc
            HdlDirection: IN
        HdlIdDef: smclk_en
            HdlDirection: IN
        HdlIdDef: ta_cci0a
            HdlDirection: IN
        HdlIdDef: ta_cci0b
            HdlDirection: IN
        HdlIdDef: ta_cci1a
            HdlDirection: IN
        HdlIdDef: ta_cci1b
            HdlDirection: IN
        HdlIdDef: ta_cci2a
            HdlDirection: IN
        HdlIdDef: ta_cci2b
            HdlDirection: IN
        HdlIdDef: taclk
            HdlDirection: IN
    DEL list@@params from omsp_timerA
    list: params
        HdlIdDef: TACTL
            HdlValueInt: 160
            HdlDirection: INTERNAL
        HdlIdDef: TAR
            HdlValueInt: 170
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL0
            HdlValueInt: 162
            HdlDirection: INTERNAL
        HdlIdDef: TACCR0
            HdlValueInt: 172
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL1
            HdlValueInt: 164
            HdlDirection: INTERNAL
        HdlIdDef: TACCR1
            HdlValueInt: 174
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL2
            HdlValueInt: 166
            HdlDirection: INTERNAL
        HdlIdDef: TACCR2
            HdlValueInt: 176
            HdlDirection: INTERNAL
        HdlIdDef: TAIV
            HdlValueInt: 12e
            HdlDirection: INTERNAL
        HdlIdDef: TACTL_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACTL
            HdlDirection: INTERNAL
        HdlIdDef: TAR_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TAR
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL0_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACCTL0
            HdlDirection: INTERNAL
        HdlIdDef: TACCR0_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACCR0
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL1_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACCTL1
            HdlDirection: INTERNAL
        HdlIdDef: TACCR1_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACCR1
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL2_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACCTL2
            HdlDirection: INTERNAL
        HdlIdDef: TACCR2_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACCR2
            HdlDirection: INTERNAL
        HdlIdDef: TAIV_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TAIV
            HdlDirection: INTERNAL
    DEL list@@objs from omsp_timerA

DEL HdlModuleDec@@omsp_timerA from omsp_timerA


CommitId: 7c253ff535a74a601fef5ff494f81df6e4d66460
Re-organized the "openMSP430_defines.v" file.
--- a/core/rtl/verilog/periph/omsp_timerA.v
+++ b/core/rtl/verilog/periph/omsp_timerA.v
@@ -245,8 +255,8 @@ wire        ccifg1_set;
 wire        ccifg1_clr;
 wire        cov1_set;   
    
-always @ (posedge mclk or posedge puc)
-  if (puc)             tacctl1 <=  16'h0000;
+always @ (posedge mclk or posedge puc_rst)
+  if (puc_rst)         tacctl1 <=  16'h0000;
   else if (tacctl1_wr) tacctl1 <=  ((per_din & 16'hf9f7) | {14'h0000, cov1_set, ccifg1_set}) & {15'h7fff, ~ccifg1_clr};
   else                 tacctl1 <=  (tacctl1              | {14'h0000, cov1_set, ccifg1_set}) & {15'h7fff, ~ccifg1_clr};
 

ParseResult:
INS HdlModuleDec@@omsp_timerA to omsp_timerA

UPD HdlModuleDec@@omsp_timerA to omsp_timerA
    INS list@@params to omsp_timerA
    list: params
        HdlIdDef: BASE_ADDR
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlValueInt: 14
                            HdlValueInt: 0
            HdlValueInt: 0100
            HdlDirection: INTERNAL
        HdlIdDef: DEC_WD
            HdlValueInt: 7
            HdlDirection: INTERNAL
        HdlIdDef: TACTL
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 60
            HdlDirection: INTERNAL
        HdlIdDef: TAR
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 70
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL0
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 62
            HdlDirection: INTERNAL
        HdlIdDef: TACCR0
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 72
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL1
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 64
            HdlDirection: INTERNAL
        HdlIdDef: TACCR1
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 74
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL2
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 66
            HdlDirection: INTERNAL
        HdlIdDef: TACCR2
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 76
            HdlDirection: INTERNAL
        HdlIdDef: TAIV
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 2e
            HdlDirection: INTERNAL
        HdlIdDef: DEC_SZ
            HdlOp: POW
                list: ops
                    HdlValueInt: 2
                    HdlValueId: DEC_WD
            HdlDirection: INTERNAL
        HdlIdDef: BASE_REG
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: CONCAT
                list: ops
                    HdlOp: REPL_CONCAT
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
                    HdlValueInt: 1
            HdlDirection: INTERNAL
        HdlIdDef: TACTL_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACTL
            HdlDirection: INTERNAL
        HdlIdDef: TAR_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TAR
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL0_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACCTL0
            HdlDirection: INTERNAL
        HdlIdDef: TACCR0_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACCR0
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL1_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACCTL1
            HdlDirection: INTERNAL
        HdlIdDef: TACCR1_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACCR1
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL2_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACCTL2
            HdlDirection: INTERNAL
        HdlIdDef: TACCR2_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACCR2
            HdlDirection: INTERNAL
        HdlIdDef: TAIV_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TAIV
            HdlDirection: INTERNAL
    INS list@@objs to omsp_timerA

UPD HdlModuleDec@@omsp_timerA to omsp_timerA
    MOV list@@ports to omsp_timerA
    list: ports
        HdlIdDef: irq_ta0
            HdlOp: AND
                list: ops
                    HdlOp: INDEX
                        list: ops
                            HdlValueId: tacctl0
                            HdlValueInt: 0
                    HdlOp: INDEX
                        list: ops
                            HdlValueId: tacctl0
                            HdlValueInt: 4
            HdlDirection: OUT
        HdlIdDef: irq_ta1
            HdlOp: OR
                list: ops
                    HdlOp: OR
                        list: ops
                            HdlOp: AND
                                list: ops
                                    HdlOp: INDEX
                                        list: ops
                                            HdlValueId: tactl
                                            HdlValueInt: 0
                                    HdlOp: INDEX
                                        list: ops
                                            HdlValueId: tactl
                                            HdlValueInt: 1
                            HdlOp: AND
                                list: ops
                                    HdlOp: INDEX
                                        list: ops
                                            HdlValueId: tacctl1
                                            HdlValueInt: 0
                                    HdlOp: INDEX
                                        list: ops
                                            HdlValueId: tacctl1
                                            HdlValueInt: 4
                    HdlOp: AND
                        list: ops
                            HdlOp: INDEX
                                list: ops
                                    HdlValueId: tacctl2
                                    HdlValueInt: 0
                            HdlOp: INDEX
                                list: ops
                                    HdlValueId: tacctl2
                                    HdlValueInt: 4
            HdlDirection: OUT
        HdlIdDef: per_dout
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlValueInt: 15
                            HdlValueInt: 0
            HdlOp: OR
                list: ops
                    HdlOp: OR
                        list: ops
                            HdlOp: OR
                                list: ops
                                    HdlOp: OR
                                        list: ops
                                            HdlOp: OR
                                                list: ops
                                                    HdlOp: OR
                                                        list: ops
                                                            HdlOp: OR
                                                                list: ops
                                                                    HdlOp: OR
                                                                        list: ops
                                                                            HdlValueId: tactl_rd
                                                                            HdlValueId: tar_rd
                                                                    HdlValueId: tacctl0_rd
                                                            HdlValueId: taccr0_rd
                                                    HdlValueId: tacctl1_rd
                                            HdlValueId: taccr1_rd
                                    HdlValueId: tacctl2_rd
                            HdlValueId: taccr2_rd
                    HdlValueId: taiv_rd
            HdlDirection: OUT
        HdlIdDef: ta_out0
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: reg
            HdlDirection: OUT
        HdlIdDef: ta_out0_en
            HdlDirection: OUT
        HdlIdDef: ta_out1
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: reg
            HdlDirection: OUT
        HdlIdDef: ta_out1_en
            HdlDirection: OUT
        HdlIdDef: ta_out2
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: reg
            HdlDirection: OUT
        HdlIdDef: ta_out2_en
            HdlDirection: OUT
        HdlIdDef: aclk_en
            HdlDirection: IN
        HdlIdDef: dbg_freeze
            HdlDirection: IN
        HdlIdDef: inclk
            HdlDirection: IN
        HdlIdDef: irq_ta0_acc
            HdlDirection: IN
        HdlIdDef: mclk
            HdlDirection: IN
        HdlIdDef: per_addr
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlValueInt: 7
                            HdlValueInt: 0
            HdlDirection: IN
        HdlIdDef: per_din
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlValueInt: 15
                            HdlValueInt: 0
            HdlDirection: IN
        HdlIdDef: per_en
            HdlDirection: IN
        HdlIdDef: per_we
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlValueInt: 1
                            HdlValueInt: 0
            HdlDirection: IN
        HdlIdDef: puc
            HdlDirection: IN
        HdlIdDef: smclk_en
            HdlDirection: IN
        HdlIdDef: ta_cci0a
            HdlDirection: IN
        HdlIdDef: ta_cci0b
            HdlDirection: IN
        HdlIdDef: ta_cci1a
            HdlDirection: IN
        HdlIdDef: ta_cci1b
            HdlDirection: IN
        HdlIdDef: ta_cci2a
            HdlDirection: IN
        HdlIdDef: ta_cci2b
            HdlDirection: IN
        HdlIdDef: taclk
            HdlDirection: IN
    DEL list@@params from omsp_timerA
    list: params
        HdlIdDef: TACTL
            HdlValueInt: 160
            HdlDirection: INTERNAL
        HdlIdDef: TAR
            HdlValueInt: 170
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL0
            HdlValueInt: 162
            HdlDirection: INTERNAL
        HdlIdDef: TACCR0
            HdlValueInt: 172
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL1
            HdlValueInt: 164
            HdlDirection: INTERNAL
        HdlIdDef: TACCR1
            HdlValueInt: 174
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL2
            HdlValueInt: 166
            HdlDirection: INTERNAL
        HdlIdDef: TACCR2
            HdlValueInt: 176
            HdlDirection: INTERNAL
        HdlIdDef: TAIV
            HdlValueInt: 12e
            HdlDirection: INTERNAL
        HdlIdDef: TACTL_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACTL
            HdlDirection: INTERNAL
        HdlIdDef: TAR_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TAR
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL0_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACCTL0
            HdlDirection: INTERNAL
        HdlIdDef: TACCR0_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACCR0
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL1_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACCTL1
            HdlDirection: INTERNAL
        HdlIdDef: TACCR1_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACCR1
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL2_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACCTL2
            HdlDirection: INTERNAL
        HdlIdDef: TACCR2_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACCR2
            HdlDirection: INTERNAL
        HdlIdDef: TAIV_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TAIV
            HdlDirection: INTERNAL
    DEL list@@objs from omsp_timerA

DEL HdlModuleDec@@omsp_timerA from omsp_timerA


CommitId: 7c253ff535a74a601fef5ff494f81df6e4d66460
Re-organized the "openMSP430_defines.v" file.
--- a/core/rtl/verilog/periph/omsp_timerA.v
+++ b/core/rtl/verilog/periph/omsp_timerA.v
@@ -262,8 +272,8 @@ reg  [15:0] taccr1;
 wire        taccr1_wr = reg_wr[TACCR1];
 wire        cci1_cap;
 
-always @ (posedge mclk or posedge puc)
-  if (puc)            taccr1 <=  16'h0000;
+always @ (posedge mclk or posedge puc_rst)
+  if (puc_rst)        taccr1 <=  16'h0000;
   else if (taccr1_wr) taccr1 <=  per_din;
   else if (cci1_cap)  taccr1 <=  tar;
 

ParseResult:
INS HdlModuleDec@@omsp_timerA to omsp_timerA

UPD HdlModuleDec@@omsp_timerA to omsp_timerA
    INS list@@params to omsp_timerA
    list: params
        HdlIdDef: BASE_ADDR
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlValueInt: 14
                            HdlValueInt: 0
            HdlValueInt: 0100
            HdlDirection: INTERNAL
        HdlIdDef: DEC_WD
            HdlValueInt: 7
            HdlDirection: INTERNAL
        HdlIdDef: TACTL
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 60
            HdlDirection: INTERNAL
        HdlIdDef: TAR
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 70
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL0
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 62
            HdlDirection: INTERNAL
        HdlIdDef: TACCR0
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 72
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL1
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 64
            HdlDirection: INTERNAL
        HdlIdDef: TACCR1
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 74
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL2
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 66
            HdlDirection: INTERNAL
        HdlIdDef: TACCR2
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 76
            HdlDirection: INTERNAL
        HdlIdDef: TAIV
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 2e
            HdlDirection: INTERNAL
        HdlIdDef: DEC_SZ
            HdlOp: POW
                list: ops
                    HdlValueInt: 2
                    HdlValueId: DEC_WD
            HdlDirection: INTERNAL
        HdlIdDef: BASE_REG
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: CONCAT
                list: ops
                    HdlOp: REPL_CONCAT
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
                    HdlValueInt: 1
            HdlDirection: INTERNAL
        HdlIdDef: TACTL_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACTL
            HdlDirection: INTERNAL
        HdlIdDef: TAR_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TAR
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL0_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACCTL0
            HdlDirection: INTERNAL
        HdlIdDef: TACCR0_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACCR0
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL1_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACCTL1
            HdlDirection: INTERNAL
        HdlIdDef: TACCR1_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACCR1
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL2_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACCTL2
            HdlDirection: INTERNAL
        HdlIdDef: TACCR2_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACCR2
            HdlDirection: INTERNAL
        HdlIdDef: TAIV_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TAIV
            HdlDirection: INTERNAL
    INS list@@objs to omsp_timerA

UPD HdlModuleDec@@omsp_timerA to omsp_timerA
    MOV list@@ports to omsp_timerA
    list: ports
        HdlIdDef: irq_ta0
            HdlOp: AND
                list: ops
                    HdlOp: INDEX
                        list: ops
                            HdlValueId: tacctl0
                            HdlValueInt: 0
                    HdlOp: INDEX
                        list: ops
                            HdlValueId: tacctl0
                            HdlValueInt: 4
            HdlDirection: OUT
        HdlIdDef: irq_ta1
            HdlOp: OR
                list: ops
                    HdlOp: OR
                        list: ops
                            HdlOp: AND
                                list: ops
                                    HdlOp: INDEX
                                        list: ops
                                            HdlValueId: tactl
                                            HdlValueInt: 0
                                    HdlOp: INDEX
                                        list: ops
                                            HdlValueId: tactl
                                            HdlValueInt: 1
                            HdlOp: AND
                                list: ops
                                    HdlOp: INDEX
                                        list: ops
                                            HdlValueId: tacctl1
                                            HdlValueInt: 0
                                    HdlOp: INDEX
                                        list: ops
                                            HdlValueId: tacctl1
                                            HdlValueInt: 4
                    HdlOp: AND
                        list: ops
                            HdlOp: INDEX
                                list: ops
                                    HdlValueId: tacctl2
                                    HdlValueInt: 0
                            HdlOp: INDEX
                                list: ops
                                    HdlValueId: tacctl2
                                    HdlValueInt: 4
            HdlDirection: OUT
        HdlIdDef: per_dout
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlValueInt: 15
                            HdlValueInt: 0
            HdlOp: OR
                list: ops
                    HdlOp: OR
                        list: ops
                            HdlOp: OR
                                list: ops
                                    HdlOp: OR
                                        list: ops
                                            HdlOp: OR
                                                list: ops
                                                    HdlOp: OR
                                                        list: ops
                                                            HdlOp: OR
                                                                list: ops
                                                                    HdlOp: OR
                                                                        list: ops
                                                                            HdlValueId: tactl_rd
                                                                            HdlValueId: tar_rd
                                                                    HdlValueId: tacctl0_rd
                                                            HdlValueId: taccr0_rd
                                                    HdlValueId: tacctl1_rd
                                            HdlValueId: taccr1_rd
                                    HdlValueId: tacctl2_rd
                            HdlValueId: taccr2_rd
                    HdlValueId: taiv_rd
            HdlDirection: OUT
        HdlIdDef: ta_out0
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: reg
            HdlDirection: OUT
        HdlIdDef: ta_out0_en
            HdlDirection: OUT
        HdlIdDef: ta_out1
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: reg
            HdlDirection: OUT
        HdlIdDef: ta_out1_en
            HdlDirection: OUT
        HdlIdDef: ta_out2
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: reg
            HdlDirection: OUT
        HdlIdDef: ta_out2_en
            HdlDirection: OUT
        HdlIdDef: aclk_en
            HdlDirection: IN
        HdlIdDef: dbg_freeze
            HdlDirection: IN
        HdlIdDef: inclk
            HdlDirection: IN
        HdlIdDef: irq_ta0_acc
            HdlDirection: IN
        HdlIdDef: mclk
            HdlDirection: IN
        HdlIdDef: per_addr
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlValueInt: 7
                            HdlValueInt: 0
            HdlDirection: IN
        HdlIdDef: per_din
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlValueInt: 15
                            HdlValueInt: 0
            HdlDirection: IN
        HdlIdDef: per_en
            HdlDirection: IN
        HdlIdDef: per_we
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlValueInt: 1
                            HdlValueInt: 0
            HdlDirection: IN
        HdlIdDef: puc
            HdlDirection: IN
        HdlIdDef: smclk_en
            HdlDirection: IN
        HdlIdDef: ta_cci0a
            HdlDirection: IN
        HdlIdDef: ta_cci0b
            HdlDirection: IN
        HdlIdDef: ta_cci1a
            HdlDirection: IN
        HdlIdDef: ta_cci1b
            HdlDirection: IN
        HdlIdDef: ta_cci2a
            HdlDirection: IN
        HdlIdDef: ta_cci2b
            HdlDirection: IN
        HdlIdDef: taclk
            HdlDirection: IN
    DEL list@@params from omsp_timerA
    list: params
        HdlIdDef: TACTL
            HdlValueInt: 160
            HdlDirection: INTERNAL
        HdlIdDef: TAR
            HdlValueInt: 170
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL0
            HdlValueInt: 162
            HdlDirection: INTERNAL
        HdlIdDef: TACCR0
            HdlValueInt: 172
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL1
            HdlValueInt: 164
            HdlDirection: INTERNAL
        HdlIdDef: TACCR1
            HdlValueInt: 174
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL2
            HdlValueInt: 166
            HdlDirection: INTERNAL
        HdlIdDef: TACCR2
            HdlValueInt: 176
            HdlDirection: INTERNAL
        HdlIdDef: TAIV
            HdlValueInt: 12e
            HdlDirection: INTERNAL
        HdlIdDef: TACTL_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACTL
            HdlDirection: INTERNAL
        HdlIdDef: TAR_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TAR
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL0_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACCTL0
            HdlDirection: INTERNAL
        HdlIdDef: TACCR0_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACCR0
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL1_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACCTL1
            HdlDirection: INTERNAL
        HdlIdDef: TACCR1_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACCR1
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL2_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACCTL2
            HdlDirection: INTERNAL
        HdlIdDef: TACCR2_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACCR2
            HdlDirection: INTERNAL
        HdlIdDef: TAIV_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TAIV
            HdlDirection: INTERNAL
    DEL list@@objs from omsp_timerA

DEL HdlModuleDec@@omsp_timerA from omsp_timerA


CommitId: 7c253ff535a74a601fef5ff494f81df6e4d66460
Re-organized the "openMSP430_defines.v" file.
--- a/core/rtl/verilog/periph/omsp_timerA.v
+++ b/core/rtl/verilog/periph/omsp_timerA.v
@@ -277,8 +287,8 @@ wire        ccifg2_set;
 wire        ccifg2_clr;
 wire        cov2_set;   
    
-always @ (posedge mclk or posedge puc)
-  if (puc)             tacctl2 <=  16'h0000;
+always @ (posedge mclk or posedge puc_rst)
+  if (puc_rst)         tacctl2 <=  16'h0000;
   else if (tacctl2_wr) tacctl2 <=  ((per_din & 16'hf9f7) | {14'h0000, cov2_set, ccifg2_set}) & {15'h7fff, ~ccifg2_clr};
   else                 tacctl2 <=  (tacctl2              | {14'h0000, cov2_set, ccifg2_set}) & {15'h7fff, ~ccifg2_clr};
 

ParseResult:
INS HdlModuleDec@@omsp_timerA to omsp_timerA

UPD HdlModuleDec@@omsp_timerA to omsp_timerA
    INS list@@params to omsp_timerA
    list: params
        HdlIdDef: BASE_ADDR
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlValueInt: 14
                            HdlValueInt: 0
            HdlValueInt: 0100
            HdlDirection: INTERNAL
        HdlIdDef: DEC_WD
            HdlValueInt: 7
            HdlDirection: INTERNAL
        HdlIdDef: TACTL
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 60
            HdlDirection: INTERNAL
        HdlIdDef: TAR
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 70
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL0
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 62
            HdlDirection: INTERNAL
        HdlIdDef: TACCR0
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 72
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL1
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 64
            HdlDirection: INTERNAL
        HdlIdDef: TACCR1
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 74
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL2
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 66
            HdlDirection: INTERNAL
        HdlIdDef: TACCR2
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 76
            HdlDirection: INTERNAL
        HdlIdDef: TAIV
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 2e
            HdlDirection: INTERNAL
        HdlIdDef: DEC_SZ
            HdlOp: POW
                list: ops
                    HdlValueInt: 2
                    HdlValueId: DEC_WD
            HdlDirection: INTERNAL
        HdlIdDef: BASE_REG
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: CONCAT
                list: ops
                    HdlOp: REPL_CONCAT
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
                    HdlValueInt: 1
            HdlDirection: INTERNAL
        HdlIdDef: TACTL_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACTL
            HdlDirection: INTERNAL
        HdlIdDef: TAR_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TAR
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL0_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACCTL0
            HdlDirection: INTERNAL
        HdlIdDef: TACCR0_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACCR0
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL1_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACCTL1
            HdlDirection: INTERNAL
        HdlIdDef: TACCR1_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACCR1
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL2_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACCTL2
            HdlDirection: INTERNAL
        HdlIdDef: TACCR2_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACCR2
            HdlDirection: INTERNAL
        HdlIdDef: TAIV_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TAIV
            HdlDirection: INTERNAL
    INS list@@objs to omsp_timerA

UPD HdlModuleDec@@omsp_timerA to omsp_timerA
    MOV list@@ports to omsp_timerA
    list: ports
        HdlIdDef: irq_ta0
            HdlOp: AND
                list: ops
                    HdlOp: INDEX
                        list: ops
                            HdlValueId: tacctl0
                            HdlValueInt: 0
                    HdlOp: INDEX
                        list: ops
                            HdlValueId: tacctl0
                            HdlValueInt: 4
            HdlDirection: OUT
        HdlIdDef: irq_ta1
            HdlOp: OR
                list: ops
                    HdlOp: OR
                        list: ops
                            HdlOp: AND
                                list: ops
                                    HdlOp: INDEX
                                        list: ops
                                            HdlValueId: tactl
                                            HdlValueInt: 0
                                    HdlOp: INDEX
                                        list: ops
                                            HdlValueId: tactl
                                            HdlValueInt: 1
                            HdlOp: AND
                                list: ops
                                    HdlOp: INDEX
                                        list: ops
                                            HdlValueId: tacctl1
                                            HdlValueInt: 0
                                    HdlOp: INDEX
                                        list: ops
                                            HdlValueId: tacctl1
                                            HdlValueInt: 4
                    HdlOp: AND
                        list: ops
                            HdlOp: INDEX
                                list: ops
                                    HdlValueId: tacctl2
                                    HdlValueInt: 0
                            HdlOp: INDEX
                                list: ops
                                    HdlValueId: tacctl2
                                    HdlValueInt: 4
            HdlDirection: OUT
        HdlIdDef: per_dout
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlValueInt: 15
                            HdlValueInt: 0
            HdlOp: OR
                list: ops
                    HdlOp: OR
                        list: ops
                            HdlOp: OR
                                list: ops
                                    HdlOp: OR
                                        list: ops
                                            HdlOp: OR
                                                list: ops
                                                    HdlOp: OR
                                                        list: ops
                                                            HdlOp: OR
                                                                list: ops
                                                                    HdlOp: OR
                                                                        list: ops
                                                                            HdlValueId: tactl_rd
                                                                            HdlValueId: tar_rd
                                                                    HdlValueId: tacctl0_rd
                                                            HdlValueId: taccr0_rd
                                                    HdlValueId: tacctl1_rd
                                            HdlValueId: taccr1_rd
                                    HdlValueId: tacctl2_rd
                            HdlValueId: taccr2_rd
                    HdlValueId: taiv_rd
            HdlDirection: OUT
        HdlIdDef: ta_out0
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: reg
            HdlDirection: OUT
        HdlIdDef: ta_out0_en
            HdlDirection: OUT
        HdlIdDef: ta_out1
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: reg
            HdlDirection: OUT
        HdlIdDef: ta_out1_en
            HdlDirection: OUT
        HdlIdDef: ta_out2
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: reg
            HdlDirection: OUT
        HdlIdDef: ta_out2_en
            HdlDirection: OUT
        HdlIdDef: aclk_en
            HdlDirection: IN
        HdlIdDef: dbg_freeze
            HdlDirection: IN
        HdlIdDef: inclk
            HdlDirection: IN
        HdlIdDef: irq_ta0_acc
            HdlDirection: IN
        HdlIdDef: mclk
            HdlDirection: IN
        HdlIdDef: per_addr
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlValueInt: 7
                            HdlValueInt: 0
            HdlDirection: IN
        HdlIdDef: per_din
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlValueInt: 15
                            HdlValueInt: 0
            HdlDirection: IN
        HdlIdDef: per_en
            HdlDirection: IN
        HdlIdDef: per_we
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlValueInt: 1
                            HdlValueInt: 0
            HdlDirection: IN
        HdlIdDef: puc
            HdlDirection: IN
        HdlIdDef: smclk_en
            HdlDirection: IN
        HdlIdDef: ta_cci0a
            HdlDirection: IN
        HdlIdDef: ta_cci0b
            HdlDirection: IN
        HdlIdDef: ta_cci1a
            HdlDirection: IN
        HdlIdDef: ta_cci1b
            HdlDirection: IN
        HdlIdDef: ta_cci2a
            HdlDirection: IN
        HdlIdDef: ta_cci2b
            HdlDirection: IN
        HdlIdDef: taclk
            HdlDirection: IN
    DEL list@@params from omsp_timerA
    list: params
        HdlIdDef: TACTL
            HdlValueInt: 160
            HdlDirection: INTERNAL
        HdlIdDef: TAR
            HdlValueInt: 170
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL0
            HdlValueInt: 162
            HdlDirection: INTERNAL
        HdlIdDef: TACCR0
            HdlValueInt: 172
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL1
            HdlValueInt: 164
            HdlDirection: INTERNAL
        HdlIdDef: TACCR1
            HdlValueInt: 174
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL2
            HdlValueInt: 166
            HdlDirection: INTERNAL
        HdlIdDef: TACCR2
            HdlValueInt: 176
            HdlDirection: INTERNAL
        HdlIdDef: TAIV
            HdlValueInt: 12e
            HdlDirection: INTERNAL
        HdlIdDef: TACTL_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACTL
            HdlDirection: INTERNAL
        HdlIdDef: TAR_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TAR
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL0_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACCTL0
            HdlDirection: INTERNAL
        HdlIdDef: TACCR0_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACCR0
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL1_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACCTL1
            HdlDirection: INTERNAL
        HdlIdDef: TACCR1_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACCR1
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL2_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACCTL2
            HdlDirection: INTERNAL
        HdlIdDef: TACCR2_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACCR2
            HdlDirection: INTERNAL
        HdlIdDef: TAIV_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TAIV
            HdlDirection: INTERNAL
    DEL list@@objs from omsp_timerA

UPD HdlStmIf@@body to body
    UPD HdlValueId@@puc to puc_rst

UPD HdlStmProcess@@ to 
    UPD HdlOp@@RISING to RISING
        UPD HdlValueId@@puc to puc_rst

DEL HdlModuleDec@@omsp_timerA from omsp_timerA


CommitId: 7c253ff535a74a601fef5ff494f81df6e4d66460
Re-organized the "openMSP430_defines.v" file.
--- a/core/rtl/verilog/periph/omsp_timerA.v
+++ b/core/rtl/verilog/periph/omsp_timerA.v
@@ -294,8 +304,8 @@ reg  [15:0] taccr2;
 wire        taccr2_wr = reg_wr[TACCR2];
 wire        cci2_cap;
 
-always @ (posedge mclk or posedge puc)
-  if (puc)            taccr2 <=  16'h0000;
+always @ (posedge mclk or posedge puc_rst)
+  if (puc_rst)        taccr2 <=  16'h0000;
   else if (taccr2_wr) taccr2 <=  per_din;
   else if (cci2_cap)  taccr2 <=  tar;
 

ParseResult:
INS HdlModuleDec@@omsp_timerA to omsp_timerA

UPD HdlModuleDec@@omsp_timerA to omsp_timerA
    INS list@@params to omsp_timerA
    list: params
        HdlIdDef: BASE_ADDR
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlValueInt: 14
                            HdlValueInt: 0
            HdlValueInt: 0100
            HdlDirection: INTERNAL
        HdlIdDef: DEC_WD
            HdlValueInt: 7
            HdlDirection: INTERNAL
        HdlIdDef: TACTL
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 60
            HdlDirection: INTERNAL
        HdlIdDef: TAR
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 70
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL0
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 62
            HdlDirection: INTERNAL
        HdlIdDef: TACCR0
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 72
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL1
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 64
            HdlDirection: INTERNAL
        HdlIdDef: TACCR1
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 74
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL2
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 66
            HdlDirection: INTERNAL
        HdlIdDef: TACCR2
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 76
            HdlDirection: INTERNAL
        HdlIdDef: TAIV
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 2e
            HdlDirection: INTERNAL
        HdlIdDef: DEC_SZ
            HdlOp: POW
                list: ops
                    HdlValueInt: 2
                    HdlValueId: DEC_WD
            HdlDirection: INTERNAL
        HdlIdDef: BASE_REG
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: CONCAT
                list: ops
                    HdlOp: REPL_CONCAT
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
                    HdlValueInt: 1
            HdlDirection: INTERNAL
        HdlIdDef: TACTL_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACTL
            HdlDirection: INTERNAL
        HdlIdDef: TAR_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TAR
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL0_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACCTL0
            HdlDirection: INTERNAL
        HdlIdDef: TACCR0_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACCR0
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL1_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACCTL1
            HdlDirection: INTERNAL
        HdlIdDef: TACCR1_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACCR1
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL2_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACCTL2
            HdlDirection: INTERNAL
        HdlIdDef: TACCR2_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACCR2
            HdlDirection: INTERNAL
        HdlIdDef: TAIV_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TAIV
            HdlDirection: INTERNAL
    INS list@@objs to omsp_timerA

UPD HdlModuleDec@@omsp_timerA to omsp_timerA
    MOV list@@ports to omsp_timerA
    list: ports
        HdlIdDef: irq_ta0
            HdlOp: AND
                list: ops
                    HdlOp: INDEX
                        list: ops
                            HdlValueId: tacctl0
                            HdlValueInt: 0
                    HdlOp: INDEX
                        list: ops
                            HdlValueId: tacctl0
                            HdlValueInt: 4
            HdlDirection: OUT
        HdlIdDef: irq_ta1
            HdlOp: OR
                list: ops
                    HdlOp: OR
                        list: ops
                            HdlOp: AND
                                list: ops
                                    HdlOp: INDEX
                                        list: ops
                                            HdlValueId: tactl
                                            HdlValueInt: 0
                                    HdlOp: INDEX
                                        list: ops
                                            HdlValueId: tactl
                                            HdlValueInt: 1
                            HdlOp: AND
                                list: ops
                                    HdlOp: INDEX
                                        list: ops
                                            HdlValueId: tacctl1
                                            HdlValueInt: 0
                                    HdlOp: INDEX
                                        list: ops
                                            HdlValueId: tacctl1
                                            HdlValueInt: 4
                    HdlOp: AND
                        list: ops
                            HdlOp: INDEX
                                list: ops
                                    HdlValueId: tacctl2
                                    HdlValueInt: 0
                            HdlOp: INDEX
                                list: ops
                                    HdlValueId: tacctl2
                                    HdlValueInt: 4
            HdlDirection: OUT
        HdlIdDef: per_dout
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlValueInt: 15
                            HdlValueInt: 0
            HdlOp: OR
                list: ops
                    HdlOp: OR
                        list: ops
                            HdlOp: OR
                                list: ops
                                    HdlOp: OR
                                        list: ops
                                            HdlOp: OR
                                                list: ops
                                                    HdlOp: OR
                                                        list: ops
                                                            HdlOp: OR
                                                                list: ops
                                                                    HdlOp: OR
                                                                        list: ops
                                                                            HdlValueId: tactl_rd
                                                                            HdlValueId: tar_rd
                                                                    HdlValueId: tacctl0_rd
                                                            HdlValueId: taccr0_rd
                                                    HdlValueId: tacctl1_rd
                                            HdlValueId: taccr1_rd
                                    HdlValueId: tacctl2_rd
                            HdlValueId: taccr2_rd
                    HdlValueId: taiv_rd
            HdlDirection: OUT
        HdlIdDef: ta_out0
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: reg
            HdlDirection: OUT
        HdlIdDef: ta_out0_en
            HdlDirection: OUT
        HdlIdDef: ta_out1
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: reg
            HdlDirection: OUT
        HdlIdDef: ta_out1_en
            HdlDirection: OUT
        HdlIdDef: ta_out2
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: reg
            HdlDirection: OUT
        HdlIdDef: ta_out2_en
            HdlDirection: OUT
        HdlIdDef: aclk_en
            HdlDirection: IN
        HdlIdDef: dbg_freeze
            HdlDirection: IN
        HdlIdDef: inclk
            HdlDirection: IN
        HdlIdDef: irq_ta0_acc
            HdlDirection: IN
        HdlIdDef: mclk
            HdlDirection: IN
        HdlIdDef: per_addr
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlValueInt: 7
                            HdlValueInt: 0
            HdlDirection: IN
        HdlIdDef: per_din
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlValueInt: 15
                            HdlValueInt: 0
            HdlDirection: IN
        HdlIdDef: per_en
            HdlDirection: IN
        HdlIdDef: per_we
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlValueInt: 1
                            HdlValueInt: 0
            HdlDirection: IN
        HdlIdDef: puc
            HdlDirection: IN
        HdlIdDef: smclk_en
            HdlDirection: IN
        HdlIdDef: ta_cci0a
            HdlDirection: IN
        HdlIdDef: ta_cci0b
            HdlDirection: IN
        HdlIdDef: ta_cci1a
            HdlDirection: IN
        HdlIdDef: ta_cci1b
            HdlDirection: IN
        HdlIdDef: ta_cci2a
            HdlDirection: IN
        HdlIdDef: ta_cci2b
            HdlDirection: IN
        HdlIdDef: taclk
            HdlDirection: IN
    DEL list@@params from omsp_timerA
    list: params
        HdlIdDef: TACTL
            HdlValueInt: 160
            HdlDirection: INTERNAL
        HdlIdDef: TAR
            HdlValueInt: 170
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL0
            HdlValueInt: 162
            HdlDirection: INTERNAL
        HdlIdDef: TACCR0
            HdlValueInt: 172
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL1
            HdlValueInt: 164
            HdlDirection: INTERNAL
        HdlIdDef: TACCR1
            HdlValueInt: 174
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL2
            HdlValueInt: 166
            HdlDirection: INTERNAL
        HdlIdDef: TACCR2
            HdlValueInt: 176
            HdlDirection: INTERNAL
        HdlIdDef: TAIV
            HdlValueInt: 12e
            HdlDirection: INTERNAL
        HdlIdDef: TACTL_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACTL
            HdlDirection: INTERNAL
        HdlIdDef: TAR_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TAR
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL0_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACCTL0
            HdlDirection: INTERNAL
        HdlIdDef: TACCR0_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACCR0
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL1_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACCTL1
            HdlDirection: INTERNAL
        HdlIdDef: TACCR1_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACCR1
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL2_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACCTL2
            HdlDirection: INTERNAL
        HdlIdDef: TACCR2_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACCR2
            HdlDirection: INTERNAL
        HdlIdDef: TAIV_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TAIV
            HdlDirection: INTERNAL
    DEL list@@objs from omsp_timerA

DEL HdlModuleDec@@omsp_timerA from omsp_timerA


CommitId: 7c253ff535a74a601fef5ff494f81df6e4d66460
Re-organized the "openMSP430_defines.v" file.
--- a/core/rtl/verilog/periph/omsp_timerA.v
+++ b/core/rtl/verilog/periph/omsp_timerA.v
@@ -380,8 +411,8 @@ assign    tar_clk = sel_clk & ((tactl[`TAIDx]==2'b00) ?  1'b1         :
                                (tactl[`TAIDx]==2'b10) ? &clk_div[1:0] :
                                                         &clk_div[2:0]);
 	  
-always @ (posedge mclk or posedge puc)
-  if (puc)                                   clk_div <=  3'h0;
+always @ (posedge mclk or posedge puc_rst)
+  if (puc_rst)                               clk_div <=  3'h0;
   else if  (tar_clk | taclr)                 clk_div <=  3'h0;
   else if ((tactl[`TAMCx]!=2'b00) & sel_clk) clk_div <=  clk_div+3'h1;
 

ParseResult:
INS HdlModuleDec@@omsp_timerA to omsp_timerA

UPD HdlModuleDec@@omsp_timerA to omsp_timerA
    INS list@@params to omsp_timerA
    list: params
        HdlIdDef: BASE_ADDR
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlValueInt: 14
                            HdlValueInt: 0
            HdlValueInt: 0100
            HdlDirection: INTERNAL
        HdlIdDef: DEC_WD
            HdlValueInt: 7
            HdlDirection: INTERNAL
        HdlIdDef: TACTL
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 60
            HdlDirection: INTERNAL
        HdlIdDef: TAR
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 70
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL0
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 62
            HdlDirection: INTERNAL
        HdlIdDef: TACCR0
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 72
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL1
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 64
            HdlDirection: INTERNAL
        HdlIdDef: TACCR1
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 74
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL2
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 66
            HdlDirection: INTERNAL
        HdlIdDef: TACCR2
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 76
            HdlDirection: INTERNAL
        HdlIdDef: TAIV
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 2e
            HdlDirection: INTERNAL
        HdlIdDef: DEC_SZ
            HdlOp: POW
                list: ops
                    HdlValueInt: 2
                    HdlValueId: DEC_WD
            HdlDirection: INTERNAL
        HdlIdDef: BASE_REG
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: CONCAT
                list: ops
                    HdlOp: REPL_CONCAT
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
                    HdlValueInt: 1
            HdlDirection: INTERNAL
        HdlIdDef: TACTL_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACTL
            HdlDirection: INTERNAL
        HdlIdDef: TAR_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TAR
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL0_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACCTL0
            HdlDirection: INTERNAL
        HdlIdDef: TACCR0_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACCR0
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL1_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACCTL1
            HdlDirection: INTERNAL
        HdlIdDef: TACCR1_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACCR1
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL2_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACCTL2
            HdlDirection: INTERNAL
        HdlIdDef: TACCR2_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACCR2
            HdlDirection: INTERNAL
        HdlIdDef: TAIV_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TAIV
            HdlDirection: INTERNAL
    INS list@@objs to omsp_timerA

UPD HdlModuleDec@@omsp_timerA to omsp_timerA
    MOV list@@ports to omsp_timerA
    list: ports
        HdlIdDef: irq_ta0
            HdlOp: AND
                list: ops
                    HdlOp: INDEX
                        list: ops
                            HdlValueId: tacctl0
                            HdlValueInt: 0
                    HdlOp: INDEX
                        list: ops
                            HdlValueId: tacctl0
                            HdlValueInt: 4
            HdlDirection: OUT
        HdlIdDef: irq_ta1
            HdlOp: OR
                list: ops
                    HdlOp: OR
                        list: ops
                            HdlOp: AND
                                list: ops
                                    HdlOp: INDEX
                                        list: ops
                                            HdlValueId: tactl
                                            HdlValueInt: 0
                                    HdlOp: INDEX
                                        list: ops
                                            HdlValueId: tactl
                                            HdlValueInt: 1
                            HdlOp: AND
                                list: ops
                                    HdlOp: INDEX
                                        list: ops
                                            HdlValueId: tacctl1
                                            HdlValueInt: 0
                                    HdlOp: INDEX
                                        list: ops
                                            HdlValueId: tacctl1
                                            HdlValueInt: 4
                    HdlOp: AND
                        list: ops
                            HdlOp: INDEX
                                list: ops
                                    HdlValueId: tacctl2
                                    HdlValueInt: 0
                            HdlOp: INDEX
                                list: ops
                                    HdlValueId: tacctl2
                                    HdlValueInt: 4
            HdlDirection: OUT
        HdlIdDef: per_dout
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlValueInt: 15
                            HdlValueInt: 0
            HdlOp: OR
                list: ops
                    HdlOp: OR
                        list: ops
                            HdlOp: OR
                                list: ops
                                    HdlOp: OR
                                        list: ops
                                            HdlOp: OR
                                                list: ops
                                                    HdlOp: OR
                                                        list: ops
                                                            HdlOp: OR
                                                                list: ops
                                                                    HdlOp: OR
                                                                        list: ops
                                                                            HdlValueId: tactl_rd
                                                                            HdlValueId: tar_rd
                                                                    HdlValueId: tacctl0_rd
                                                            HdlValueId: taccr0_rd
                                                    HdlValueId: tacctl1_rd
                                            HdlValueId: taccr1_rd
                                    HdlValueId: tacctl2_rd
                            HdlValueId: taccr2_rd
                    HdlValueId: taiv_rd
            HdlDirection: OUT
        HdlIdDef: ta_out0
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: reg
            HdlDirection: OUT
        HdlIdDef: ta_out0_en
            HdlDirection: OUT
        HdlIdDef: ta_out1
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: reg
            HdlDirection: OUT
        HdlIdDef: ta_out1_en
            HdlDirection: OUT
        HdlIdDef: ta_out2
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: reg
            HdlDirection: OUT
        HdlIdDef: ta_out2_en
            HdlDirection: OUT
        HdlIdDef: aclk_en
            HdlDirection: IN
        HdlIdDef: dbg_freeze
            HdlDirection: IN
        HdlIdDef: inclk
            HdlDirection: IN
        HdlIdDef: irq_ta0_acc
            HdlDirection: IN
        HdlIdDef: mclk
            HdlDirection: IN
        HdlIdDef: per_addr
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlValueInt: 7
                            HdlValueInt: 0
            HdlDirection: IN
        HdlIdDef: per_din
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlValueInt: 15
                            HdlValueInt: 0
            HdlDirection: IN
        HdlIdDef: per_en
            HdlDirection: IN
        HdlIdDef: per_we
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlValueInt: 1
                            HdlValueInt: 0
            HdlDirection: IN
        HdlIdDef: puc
            HdlDirection: IN
        HdlIdDef: smclk_en
            HdlDirection: IN
        HdlIdDef: ta_cci0a
            HdlDirection: IN
        HdlIdDef: ta_cci0b
            HdlDirection: IN
        HdlIdDef: ta_cci1a
            HdlDirection: IN
        HdlIdDef: ta_cci1b
            HdlDirection: IN
        HdlIdDef: ta_cci2a
            HdlDirection: IN
        HdlIdDef: ta_cci2b
            HdlDirection: IN
        HdlIdDef: taclk
            HdlDirection: IN
    DEL list@@params from omsp_timerA
    list: params
        HdlIdDef: TACTL
            HdlValueInt: 160
            HdlDirection: INTERNAL
        HdlIdDef: TAR
            HdlValueInt: 170
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL0
            HdlValueInt: 162
            HdlDirection: INTERNAL
        HdlIdDef: TACCR0
            HdlValueInt: 172
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL1
            HdlValueInt: 164
            HdlDirection: INTERNAL
        HdlIdDef: TACCR1
            HdlValueInt: 174
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL2
            HdlValueInt: 166
            HdlDirection: INTERNAL
        HdlIdDef: TACCR2
            HdlValueInt: 176
            HdlDirection: INTERNAL
        HdlIdDef: TAIV
            HdlValueInt: 12e
            HdlDirection: INTERNAL
        HdlIdDef: TACTL_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACTL
            HdlDirection: INTERNAL
        HdlIdDef: TAR_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TAR
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL0_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACCTL0
            HdlDirection: INTERNAL
        HdlIdDef: TACCR0_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACCR0
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL1_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACCTL1
            HdlDirection: INTERNAL
        HdlIdDef: TACCR1_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACCR1
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL2_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACCTL2
            HdlDirection: INTERNAL
        HdlIdDef: TACCR2_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACCR2
            HdlDirection: INTERNAL
        HdlIdDef: TAIV_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TAIV
            HdlDirection: INTERNAL
    DEL list@@objs from omsp_timerA

DEL HdlModuleDec@@omsp_timerA from omsp_timerA


CommitId: 7c253ff535a74a601fef5ff494f81df6e4d66460
Re-organized the "openMSP430_defines.v" file.
--- a/core/rtl/verilog/periph/omsp_timerA.v
+++ b/core/rtl/verilog/periph/omsp_timerA.v
@@ -396,8 +427,8 @@ assign  tar_inc   =  (tactl[`TAMCx]==2'b01) | (tactl[`TAMCx]==2'b10) |
                     ((tactl[`TAMCx]==2'b11) & ~tar_dec);
 
 reg tar_dir;
-always @ (posedge mclk or posedge puc)
-  if (puc)                            tar_dir <=  1'b0;
+always @ (posedge mclk or posedge puc_rst)
+  if (puc_rst)                        tar_dir <=  1'b0;
   else if (taclr)                     tar_dir <=  1'b0;
   else if (tactl[`TAMCx]==2'b11)
     begin

ParseResult:
INS HdlModuleDec@@omsp_timerA to omsp_timerA

UPD HdlModuleDec@@omsp_timerA to omsp_timerA
    INS list@@params to omsp_timerA
    list: params
        HdlIdDef: BASE_ADDR
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlValueInt: 14
                            HdlValueInt: 0
            HdlValueInt: 0100
            HdlDirection: INTERNAL
        HdlIdDef: DEC_WD
            HdlValueInt: 7
            HdlDirection: INTERNAL
        HdlIdDef: TACTL
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 60
            HdlDirection: INTERNAL
        HdlIdDef: TAR
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 70
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL0
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 62
            HdlDirection: INTERNAL
        HdlIdDef: TACCR0
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 72
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL1
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 64
            HdlDirection: INTERNAL
        HdlIdDef: TACCR1
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 74
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL2
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 66
            HdlDirection: INTERNAL
        HdlIdDef: TACCR2
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 76
            HdlDirection: INTERNAL
        HdlIdDef: TAIV
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 2e
            HdlDirection: INTERNAL
        HdlIdDef: DEC_SZ
            HdlOp: POW
                list: ops
                    HdlValueInt: 2
                    HdlValueId: DEC_WD
            HdlDirection: INTERNAL
        HdlIdDef: BASE_REG
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: CONCAT
                list: ops
                    HdlOp: REPL_CONCAT
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
                    HdlValueInt: 1
            HdlDirection: INTERNAL
        HdlIdDef: TACTL_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACTL
            HdlDirection: INTERNAL
        HdlIdDef: TAR_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TAR
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL0_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACCTL0
            HdlDirection: INTERNAL
        HdlIdDef: TACCR0_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACCR0
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL1_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACCTL1
            HdlDirection: INTERNAL
        HdlIdDef: TACCR1_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACCR1
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL2_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACCTL2
            HdlDirection: INTERNAL
        HdlIdDef: TACCR2_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACCR2
            HdlDirection: INTERNAL
        HdlIdDef: TAIV_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TAIV
            HdlDirection: INTERNAL
    INS list@@objs to omsp_timerA

UPD HdlModuleDec@@omsp_timerA to omsp_timerA
    MOV list@@ports to omsp_timerA
    list: ports
        HdlIdDef: irq_ta0
            HdlOp: AND
                list: ops
                    HdlOp: INDEX
                        list: ops
                            HdlValueId: tacctl0
                            HdlValueInt: 0
                    HdlOp: INDEX
                        list: ops
                            HdlValueId: tacctl0
                            HdlValueInt: 4
            HdlDirection: OUT
        HdlIdDef: irq_ta1
            HdlOp: OR
                list: ops
                    HdlOp: OR
                        list: ops
                            HdlOp: AND
                                list: ops
                                    HdlOp: INDEX
                                        list: ops
                                            HdlValueId: tactl
                                            HdlValueInt: 0
                                    HdlOp: INDEX
                                        list: ops
                                            HdlValueId: tactl
                                            HdlValueInt: 1
                            HdlOp: AND
                                list: ops
                                    HdlOp: INDEX
                                        list: ops
                                            HdlValueId: tacctl1
                                            HdlValueInt: 0
                                    HdlOp: INDEX
                                        list: ops
                                            HdlValueId: tacctl1
                                            HdlValueInt: 4
                    HdlOp: AND
                        list: ops
                            HdlOp: INDEX
                                list: ops
                                    HdlValueId: tacctl2
                                    HdlValueInt: 0
                            HdlOp: INDEX
                                list: ops
                                    HdlValueId: tacctl2
                                    HdlValueInt: 4
            HdlDirection: OUT
        HdlIdDef: per_dout
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlValueInt: 15
                            HdlValueInt: 0
            HdlOp: OR
                list: ops
                    HdlOp: OR
                        list: ops
                            HdlOp: OR
                                list: ops
                                    HdlOp: OR
                                        list: ops
                                            HdlOp: OR
                                                list: ops
                                                    HdlOp: OR
                                                        list: ops
                                                            HdlOp: OR
                                                                list: ops
                                                                    HdlOp: OR
                                                                        list: ops
                                                                            HdlValueId: tactl_rd
                                                                            HdlValueId: tar_rd
                                                                    HdlValueId: tacctl0_rd
                                                            HdlValueId: taccr0_rd
                                                    HdlValueId: tacctl1_rd
                                            HdlValueId: taccr1_rd
                                    HdlValueId: tacctl2_rd
                            HdlValueId: taccr2_rd
                    HdlValueId: taiv_rd
            HdlDirection: OUT
        HdlIdDef: ta_out0
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: reg
            HdlDirection: OUT
        HdlIdDef: ta_out0_en
            HdlDirection: OUT
        HdlIdDef: ta_out1
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: reg
            HdlDirection: OUT
        HdlIdDef: ta_out1_en
            HdlDirection: OUT
        HdlIdDef: ta_out2
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: reg
            HdlDirection: OUT
        HdlIdDef: ta_out2_en
            HdlDirection: OUT
        HdlIdDef: aclk_en
            HdlDirection: IN
        HdlIdDef: dbg_freeze
            HdlDirection: IN
        HdlIdDef: inclk
            HdlDirection: IN
        HdlIdDef: irq_ta0_acc
            HdlDirection: IN
        HdlIdDef: mclk
            HdlDirection: IN
        HdlIdDef: per_addr
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlValueInt: 7
                            HdlValueInt: 0
            HdlDirection: IN
        HdlIdDef: per_din
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlValueInt: 15
                            HdlValueInt: 0
            HdlDirection: IN
        HdlIdDef: per_en
            HdlDirection: IN
        HdlIdDef: per_we
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlValueInt: 1
                            HdlValueInt: 0
            HdlDirection: IN
        HdlIdDef: puc
            HdlDirection: IN
        HdlIdDef: smclk_en
            HdlDirection: IN
        HdlIdDef: ta_cci0a
            HdlDirection: IN
        HdlIdDef: ta_cci0b
            HdlDirection: IN
        HdlIdDef: ta_cci1a
            HdlDirection: IN
        HdlIdDef: ta_cci1b
            HdlDirection: IN
        HdlIdDef: ta_cci2a
            HdlDirection: IN
        HdlIdDef: ta_cci2b
            HdlDirection: IN
        HdlIdDef: taclk
            HdlDirection: IN
    DEL list@@params from omsp_timerA
    list: params
        HdlIdDef: TACTL
            HdlValueInt: 160
            HdlDirection: INTERNAL
        HdlIdDef: TAR
            HdlValueInt: 170
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL0
            HdlValueInt: 162
            HdlDirection: INTERNAL
        HdlIdDef: TACCR0
            HdlValueInt: 172
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL1
            HdlValueInt: 164
            HdlDirection: INTERNAL
        HdlIdDef: TACCR1
            HdlValueInt: 174
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL2
            HdlValueInt: 166
            HdlDirection: INTERNAL
        HdlIdDef: TACCR2
            HdlValueInt: 176
            HdlDirection: INTERNAL
        HdlIdDef: TAIV
            HdlValueInt: 12e
            HdlDirection: INTERNAL
        HdlIdDef: TACTL_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACTL
            HdlDirection: INTERNAL
        HdlIdDef: TAR_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TAR
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL0_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACCTL0
            HdlDirection: INTERNAL
        HdlIdDef: TACCR0_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACCR0
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL1_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACCTL1
            HdlDirection: INTERNAL
        HdlIdDef: TACCR1_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACCR1
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL2_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACCTL2
            HdlDirection: INTERNAL
        HdlIdDef: TACCR2_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACCR2
            HdlDirection: INTERNAL
        HdlIdDef: TAIV_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TAIV
            HdlDirection: INTERNAL
    DEL list@@objs from omsp_timerA

DEL HdlModuleDec@@omsp_timerA from omsp_timerA


CommitId: 7c253ff535a74a601fef5ff494f81df6e4d66460
Re-organized the "openMSP430_defines.v" file.
--- a/fpga/altera_de1_board/rtl/verilog/openmsp430/periph/template_periph_16b.v
+++ b/fpga/altera_de1_board/rtl/verilog/openmsp430/periph/template_periph_16b.v
@@ -52,7 +52,7 @@ module  template_periph_16b (
     per_din,                        // Peripheral data input
     per_en,                         // Peripheral enable (high active)
     per_we,                         // Peripheral write enable (high active)
-    puc                             // Main system reset
+    puc_rst                         // Main system reset
 );
 
 // OUTPUTs

ParseResult:
UPD HdlIdDef@@puc to puc_rst


CommitId: 7c253ff535a74a601fef5ff494f81df6e4d66460
Re-organized the "openMSP430_defines.v" file.
--- a/fpga/altera_de1_board/rtl/verilog/openmsp430/periph/template_periph_16b.v
+++ b/fpga/altera_de1_board/rtl/verilog/openmsp430/periph/template_periph_16b.v
@@ -121,8 +131,8 @@ reg  [15:0] cntrl1;
 
 wire        cntrl1_wr = reg_wr[CNTRL1];
 
-always @ (posedge mclk or posedge puc)
-  if (puc)            cntrl1 <=  16'h0000;
+always @ (posedge mclk or posedge puc_rst)
+  if (puc_rst)        cntrl1 <=  16'h0000;
   else if (cntrl1_wr) cntrl1 <=  per_din;
 
    

ParseResult:
UPD HdlIdDef@@reg_dec to reg_dec
    INS HdlOp@@OR to reg_dec
    INS HdlDirection@@INTERNAL to reg_dec
    UPD HdlOp@@OR to OR
        INS list@@ops to OR
        INS HdlOp@@OR to ops
        UPD HdlOp@@OR to OR
            INS list@@ops to OR
            INS HdlOp@@OR to ops
            INS HdlOp@@AND to ops
            UPD HdlOp@@OR to OR
                INS list@@ops to OR
                INS HdlOp@@AND to ops
                INS HdlOp@@AND to ops
                UPD HdlOp@@AND to AND
                    INS list@@ops to AND
                    INS HdlOp@@REPL_CONCAT to ops
                    UPD HdlOp@@REPL_CONCAT to REPL_CONCAT
                        INS list@@ops to REPL_CONCAT
                        INS HdlValueId@@DEC_SZ to ops
                UPD HdlOp@@AND to AND
                    INS list@@ops to AND
                    INS HdlOp@@REPL_CONCAT to ops
                    UPD HdlOp@@REPL_CONCAT to REPL_CONCAT
                        INS list@@ops to REPL_CONCAT
                        INS HdlValueId@@DEC_SZ to ops
            UPD HdlOp@@AND to AND
                INS list@@ops to AND
                INS HdlOp@@REPL_CONCAT to ops
                UPD HdlOp@@REPL_CONCAT to REPL_CONCAT
                    INS list@@ops to REPL_CONCAT
                    INS HdlValueId@@DEC_SZ to ops
        UPD HdlOp@@AND to AND
            UPD HdlOp@@REPL_CONCAT to REPL_CONCAT
                INS list@@ops to REPL_CONCAT
                INS HdlValueId@@DEC_SZ to ops
                INS HdlOp@@EQ to ops
                UPD HdlOp@@EQ to EQ
                    INS HdlValueId@@reg_addr to ops
                    INS HdlValueId@@CNTRL4 to ops
    UPD HdlOp@@PARAMETRIZATION to PARAMETRIZATION
        INS HdlOp@@DOWNTO to ops
        UPD HdlOp@@DOWNTO to DOWNTO
            INS list@@ops to DOWNTO
            INS HdlOp@@SUB to ops
            INS HdlValueInt@@0 to ops
            UPD HdlOp@@SUB to SUB
                INS list@@ops to SUB
                INS HdlValueInt@@1 to ops

UPD HdlStmIf@@body to body
    UPD HdlValueId@@puc to puc_rst

UPD HdlStmProcess@@ to 
    UPD HdlOp@@RISING to RISING
        UPD HdlValueId@@puc to puc_rst


CommitId: 7c253ff535a74a601fef5ff494f81df6e4d66460
Re-organized the "openMSP430_defines.v" file.
--- a/fpga/altera_de1_board/rtl/verilog/openmsp430/periph/template_periph_16b.v
+++ b/fpga/altera_de1_board/rtl/verilog/openmsp430/periph/template_periph_16b.v
@@ -132,8 +142,8 @@ reg  [15:0] cntrl2;
 
 wire        cntrl2_wr = reg_wr[CNTRL2];
 
-always @ (posedge mclk or posedge puc)
-  if (puc)            cntrl2 <=  16'h0000;
+always @ (posedge mclk or posedge puc_rst)
+  if (puc_rst)        cntrl2 <=  16'h0000;
   else if (cntrl2_wr) cntrl2 <=  per_din;
 
    

ParseResult:
UPD HdlStmIf@@body to body
    UPD HdlValueId@@puc to puc_rst

UPD HdlStmProcess@@ to 
    UPD HdlOp@@RISING to RISING
        UPD HdlValueId@@puc to puc_rst

UPD HdlIdDef@@reg_wr to reg_wr
    UPD HdlOp@@PARAMETRIZATION to PARAMETRIZATION
        UPD HdlOp@@DOWNTO to DOWNTO
            INS HdlOp@@SUB to ops
            UPD HdlOp@@SUB to SUB
                INS list@@ops to SUB
                INS HdlValueId@@DEC_SZ to ops
    UPD HdlOp@@AND to AND
        UPD HdlOp@@REPL_CONCAT to REPL_CONCAT
            INS HdlValueId@@DEC_SZ to ops


CommitId: 7c253ff535a74a601fef5ff494f81df6e4d66460
Re-organized the "openMSP430_defines.v" file.
--- a/fpga/altera_de1_board/rtl/verilog/openmsp430/periph/template_periph_16b.v
+++ b/fpga/altera_de1_board/rtl/verilog/openmsp430/periph/template_periph_16b.v
@@ -143,8 +153,8 @@ reg  [15:0] cntrl3;
 
 wire        cntrl3_wr = reg_wr[CNTRL3];
 
-always @ (posedge mclk or posedge puc)
-  if (puc)            cntrl3 <=  16'h0000;
+always @ (posedge mclk or posedge puc_rst)
+  if (puc_rst)        cntrl3 <=  16'h0000;
   else if (cntrl3_wr) cntrl3 <=  per_din;
 
    

ParseResult:
UPD HdlStmIf@@body to body
    UPD HdlValueId@@puc to puc_rst

UPD HdlStmProcess@@ to 
    UPD HdlOp@@RISING to RISING
        UPD HdlValueId@@puc to puc_rst


CommitId: 7c253ff535a74a601fef5ff494f81df6e4d66460
Re-organized the "openMSP430_defines.v" file.
--- a/fpga/altera_de1_board/rtl/verilog/openmsp430/periph/template_periph_16b.v
+++ b/fpga/altera_de1_board/rtl/verilog/openmsp430/periph/template_periph_16b.v
@@ -154,8 +164,8 @@ reg  [15:0] cntrl4;
 
 wire        cntrl4_wr = reg_wr[CNTRL4];
 
-always @ (posedge mclk or posedge puc)
-  if (puc)            cntrl4 <=  16'h0000;
+always @ (posedge mclk or posedge puc_rst)
+  if (puc_rst)        cntrl4 <=  16'h0000;
   else if (cntrl4_wr) cntrl4 <=  per_din;
 
 
ParseResult:
UPD HdlStmIf@@body to body
    UPD HdlValueId@@puc to puc_rst

UPD HdlStmProcess@@ to 
    UPD HdlOp@@RISING to RISING
        UPD HdlValueId@@puc to puc_rst


CommitId: e20d89c58e33b3eefde4601f57a347d5a228cef4
Add full ASIC support (low-power modes, DFT, ...).
--- a/core/rtl/verilog/omsp_register_file.v
+++ b/core/rtl/verilog/omsp_register_file.v
@@ -55,6 +55,7 @@ module  omsp_register_file (
     pc_sw_wr,                     // Program counter software write
     reg_dest,                     // Selected register destination content
     reg_src,                      // Selected register source content
+    scg0,                         // System clock generator 1. Turns off the DCO
     scg1,                         // System clock generator 1. Turns off the SMCLK
     status,                       // R2 Status {V,N,Z,C}
 

ParseResult:
INS HdlIdDef@@scan_enable to ports
HdlIdDef: scan_enable
    HdlDirection: IN

UPD HdlStmProcess@@ to 
    UPD HdlOp@@RISING to RISING
        UPD HdlValueId@@mclk to mclk_r1


CommitId: e20d89c58e33b3eefde4601f57a347d5a228cef4
Add full ASIC support (low-power modes, DFT, ...).
--- a/core/rtl/verilog/omsp_register_file.v
+++ b/core/rtl/verilog/omsp_register_file.v
@@ -74,7 +75,8 @@ module  omsp_register_file (
     reg_sp_wr,                    // Stack Pointer write
     reg_sr_wr,                    // Status register update for RETI instruction
     reg_sr_clr,                   // Status register clear for interrupts
-    reg_incr                      // Increment source register
+    reg_incr,                     // Increment source register
+    scan_enable                   // Scan enable (active during scan shifting)
 );
 
 // OUTPUTs

ParseResult:
INS HdlIdDef@@mclk_r1 to objs
HdlIdDef: mclk_r1
    HdlValueId: mclk
    HdlDirection: INTERNAL

UPD HdlStmProcess@@ to 
    UPD HdlOp@@RISING to RISING
        UPD HdlValueId@@mclk to mclk_r4

UPD HdlStmProcess@@ to 
    UPD HdlOp@@RISING to RISING
        UPD HdlValueId@@mclk to mclk_r5

UPD HdlStmProcess@@ to 
    UPD HdlOp@@RISING to RISING
        UPD HdlValueId@@mclk to mclk_r6


CommitId: e20d89c58e33b3eefde4601f57a347d5a228cef4
Add full ASIC support (low-power modes, DFT, ...).
--- a/core/rtl/verilog/omsp_register_file.v
+++ b/core/rtl/verilog/omsp_register_file.v
@@ -86,6 +88,7 @@ output       [15:0] pc_sw;        // Program counter software value
 output              pc_sw_wr;     // Program counter software write
 output       [15:0] reg_dest;     // Selected register destination content
 output       [15:0] reg_src;      // Selected register source content
+output              scg0;         // System clock generator 1. Turns off the DCO
 output              scg1;         // System clock generator 1. Turns off the SMCLK
 output        [3:0] status;       // R2 Status {V,N,Z,C}
 

ParseResult:
INS HdlIdDef@@mclk_r2 to objs
HdlIdDef: mclk_r2
    HdlValueId: mclk
    HdlDirection: INTERNAL

INS HdlIdDef@@cpuoff_mask to objs
HdlIdDef: cpuoff_mask
    HdlOp: PARAMETRIZATION
        list: ops
            HdlValueId: wire
            HdlOp: DOWNTO
                list: ops
                    HdlValueInt: 15
                    HdlValueInt: 0
    HdlValueInt: 0010
    HdlDirection: INTERNAL

INS HdlIdDef@@oscoff_mask to objs
HdlIdDef: oscoff_mask
    HdlOp: PARAMETRIZATION
        list: ops
            HdlValueId: wire
            HdlOp: DOWNTO
                list: ops
                    HdlValueInt: 15
                    HdlValueInt: 0
    HdlValueInt: 0020
    HdlDirection: INTERNAL

INS HdlIdDef@@scg0_mask to objs
HdlIdDef: scg0_mask
    HdlOp: PARAMETRIZATION
        list: ops
            HdlValueId: wire
            HdlOp: DOWNTO
                list: ops
                    HdlValueInt: 15
                    HdlValueInt: 0
    HdlValueInt: 0000
    HdlDirection: INTERNAL

INS HdlIdDef@@scg1_mask to objs
HdlIdDef: scg1_mask
    HdlOp: PARAMETRIZATION
        list: ops
            HdlValueId: wire
            HdlOp: DOWNTO
                list: ops
                    HdlValueInt: 15
                    HdlValueInt: 0
    HdlValueInt: 0080
    HdlDirection: INTERNAL

INS HdlIdDef@@r2_mask to objs
HdlIdDef: r2_mask
    HdlOp: PARAMETRIZATION
        list: ops
            HdlValueId: wire
            HdlOp: DOWNTO
                list: ops
                    HdlValueInt: 15
                    HdlValueInt: 0
    HdlOp: OR
        list: ops
            HdlOp: OR
                list: ops
                    HdlOp: OR
                        list: ops
                            HdlOp: OR
                                list: ops
                                    HdlValueId: cpuoff_mask
                                    HdlValueId: oscoff_mask
                            HdlValueId: scg0_mask
                    HdlValueId: scg1_mask
            HdlValueInt: 010f
    HdlDirection: INTERNAL

UPD HdlStmProcess@@ to 
    UPD HdlOp@@RISING to RISING
        UPD HdlValueId@@mclk to mclk_r7

UPD HdlStmProcess@@ to 
    UPD HdlOp@@RISING to RISING
        UPD HdlValueId@@mclk to mclk_r8

UPD HdlStmProcess@@ to 
    UPD HdlOp@@RISING to RISING
        UPD HdlValueId@@mclk to mclk_r9


CommitId: e20d89c58e33b3eefde4601f57a347d5a228cef4
Add full ASIC support (low-power modes, DFT, ...).
--- a/core/rtl/verilog/omsp_register_file.v
+++ b/core/rtl/verilog/omsp_register_file.v
@@ -107,6 +110,7 @@ input               reg_sp_wr;    // Stack Pointer write
 input               reg_sr_wr;    // Status register update for RETI instruction
 input               reg_sr_clr;   // Status register clear for interrupts
 input               reg_incr;     // Increment source register
+input               scan_enable;  // Scan enable (active during scan shifting)
 
 
 //=============================================================================

ParseResult:
INS HdlIdDef@@mclk_r5 to objs
HdlIdDef: mclk_r5
    HdlValueId: mclk
    HdlDirection: INTERNAL

UPD HdlStmProcess@@ to 
    UPD HdlOp@@RISING to RISING
        UPD HdlValueId@@mclk to mclk_r14

UPD HdlStmProcess@@ to 
    UPD HdlOp@@RISING to RISING
        UPD HdlValueId@@mclk to mclk_r15


CommitId: e20d89c58e33b3eefde4601f57a347d5a228cef4
Add full ASIC support (low-power modes, DFT, ...).
--- a/core/rtl/verilog/omsp_register_file.v
+++ b/core/rtl/verilog/omsp_register_file.v
@@ -145,11 +149,24 @@ reg [15:0] r1;
 wire       r1_wr  = inst_dest[1] & reg_dest_wr;
 wire       r1_inc = inst_src_in[1]  & reg_incr;
 
-always @(posedge mclk or posedge puc_rst)
+`ifdef CLOCK_GATING
+wire       r1_en  = r1_wr | reg_sp_wr | r1_inc;
+wire       mclk_r1;
+omsp_clock_gate clock_gate_r1 (.gclk(mclk_r1),
+                               .clk (mclk), .enable(r1_en), .scan_enable(scan_enable));
+`else
+wire       mclk_r1 = mclk;
+`endif
+
+always @(posedge mclk_r1 or posedge puc_rst)
   if (puc_rst)        r1 <= 16'h0000;
   else if (r1_wr)     r1 <= reg_dest_val_in & 16'hfffe;
   else if (reg_sp_wr) r1 <= reg_sp_val      & 16'hfffe;
+`ifdef CLOCK_GATING
+  else                r1 <= reg_incr_val    & 16'hfffe;
+`else
   else if (r1_inc)    r1 <= reg_incr_val    & 16'hfffe;
+`endif
 
 
 // R2: Status register

ParseResult:
INS HdlIdDef@@mclk_r9 to objs
HdlIdDef: mclk_r9
    HdlValueId: mclk
    HdlDirection: INTERNAL


CommitId: e20d89c58e33b3eefde4601f57a347d5a228cef4
Add full ASIC support (low-power modes, DFT, ...).
--- a/core/rtl/verilog/omsp_dbg_uart.v
+++ b/core/rtl/verilog/omsp_dbg_uart.v
@@ -100,10 +100,10 @@ input               mem_bw;         // Burst byte width
     wire uart_rxd_n;
 
     omsp_sync_cell sync_cell_uart_rxd (
-        .data_out (uart_rxd_n),
-        .clk      (dbg_clk),
-        .data_in  (~dbg_uart_rxd),
-        .rst      (dbg_rst)
+        .data_out  (uart_rxd_n),
+        .data_in   (~dbg_uart_rxd),
+        .clk       (dbg_clk),
+        .rst       (dbg_rst)
     );
     wire uart_rxd = ~uart_rxd_n;
 `else

ParseResult:
INS HdlIdDef@@rx_active to objs
HdlIdDef: rx_active
    HdlOp: OR
        list: ops
            HdlOp: OR
                list: ops
                    HdlOp: EQ
                        list: ops
                            HdlValueId: uart_state
                            HdlValueId: RX_DATA1
                    HdlOp: EQ
                        list: ops
                            HdlValueId: uart_state
                            HdlValueId: RX_DATA2
            HdlOp: EQ
                list: ops
                    HdlValueId: uart_state
                    HdlValueId: RX_CMD
    HdlDirection: INTERNAL


CommitId: e20d89c58e33b3eefde4601f57a347d5a228cef4
Add full ASIC support (low-power modes, DFT, ...).
--- a/core/rtl/verilog/omsp_dbg_uart.v
+++ b/core/rtl/verilog/omsp_dbg_uart.v
@@ -121,19 +121,18 @@ always @ (posedge dbg_clk or posedge dbg_rst)
 //------------------------
 reg        rxd_maj;
 
-wire [1:0] rxd_maj_cnt = {1'b0, uart_rxd}   +
-                         {1'b0, rxd_buf[0]} +
-                         {1'b0, rxd_buf[1]};
-wire       rxd_maj_nxt = (rxd_maj_cnt>=2'b10);
+wire       rxd_maj_nxt = (uart_rxd   & rxd_buf[0]) |
+			 (uart_rxd   & rxd_buf[1]) |
+			 (rxd_buf[0] & rxd_buf[1]);
    
 always @ (posedge dbg_clk or posedge dbg_rst)
-  if (dbg_rst) rxd_maj <=  1'b0;
+  if (dbg_rst) rxd_maj <=  1'b1;
   else         rxd_maj <=  rxd_maj_nxt;
 
-wire rxd_s  =  rxd_maj;
-wire rxd_fe =  rxd_maj & ~rxd_maj_nxt;
-wire rxd_re = ~rxd_maj &  rxd_maj_nxt;
-
+wire rxd_s    =  rxd_maj;
+wire rxd_fe   =  rxd_maj & ~rxd_maj_nxt;
+wire rxd_re   = ~rxd_maj &  rxd_maj_nxt;
+wire rxd_edge =  rxd_maj ^  rxd_maj_nxt;
    
 //=============================================================================
 // 2)  UART STATE MACHINE

ParseResult:
UPD HdlStmAssign@@ to 
    INS HdlOp@@TERNARY to 
    UPD HdlOp@@TERNARY to TERNARY
        INS list@@ops to TERNARY
        INS HdlValueId@@rx_active to ops
        INS HdlOp@@EQ to ops
        HdlOp: EQ
            list: ops
                HdlValueId: xfer_bit
                HdlValueInt: a

UPD HdlStmIf@@body to body
    INS HdlOp@@OR to 
    UPD HdlOp@@OR to OR
        INS list@@ops to OR
        INS HdlOp@@AND to ops
        HdlOp: AND
            list: ops
                HdlOp: NEG
                    list: ops
                        HdlValueId: sync_busy
                HdlOp: INDEX
                    list: ops
                        HdlValueId: sync_cnt
                        HdlValueInt: 2

UPD HdlStmAssign@@ to 
    UPD HdlOp@@INDEX to INDEX
        UPD HdlValueId@@xfer_buf to xfer_buf_nxt


CommitId: e20d89c58e33b3eefde4601f57a347d5a228cef4
Add full ASIC support (low-power modes, DFT, ...).
--- a/core/rtl/verilog/omsp_dbg_uart.v
+++ b/core/rtl/verilog/omsp_dbg_uart.v
@@ -141,12 +140,13 @@ wire rxd_re = ~rxd_maj &  rxd_maj_nxt;
 
 // Receive state
 //------------------------
-reg  [2:0] uart_state;
-reg  [2:0] uart_state_nxt;
+reg   [2:0] uart_state;
+reg   [2:0] uart_state_nxt;
 
-wire       sync_done;
-wire       xfer_done;
-reg [19:0] xfer_buf;
+wire        sync_done;
+wire        xfer_done;
+reg  [19:0] xfer_buf;
+wire [19:0] xfer_buf_nxt;
 
 // State machine definition
 parameter  RX_SYNC  = 3'h0;

ParseResult:
INS HdlStmAssign@@ to objs

UPD HdlStmAssign@@ to 
    INS HdlValueId@@xfer_buf_nxt to 

UPD HdlStmIf@@body to body
    INS tuple@@ to elifs
    INS HdlOp@@AND to 
    INS HdlOp@@OR_UNARY to 
    HdlOp: OR_UNARY
        list: ops
            HdlValueId: xfer_cnt
    UPD HdlOp@@AND to AND
        INS list@@ops to AND
        INS HdlValueId@@rx_active to ops


CommitId: e20d89c58e33b3eefde4601f57a347d5a228cef4
Add full ASIC support (low-power modes, DFT, ...).
--- a/core/rtl/verilog/omsp_dbg_uart.v
+++ b/core/rtl/verilog/omsp_dbg_uart.v
@@ -270,20 +273,20 @@ always @ (posedge dbg_clk or posedge dbg_rst)
 reg [5:0] dbg_addr;
  always @ (posedge dbg_clk or posedge dbg_rst)
   if (dbg_rst)        dbg_addr <=  6'h00;
-  else if (cmd_valid) dbg_addr <=  xfer_buf[`DBG_UART_ADDR];
+  else if (cmd_valid) dbg_addr <=  xfer_buf_nxt[`DBG_UART_ADDR];
 
 reg       dbg_bw;
 always @ (posedge dbg_clk or posedge dbg_rst)
   if (dbg_rst)        dbg_bw   <=  1'b0;
-  else if (cmd_valid) dbg_bw   <=  xfer_buf[`DBG_UART_BW];
+  else if (cmd_valid) dbg_bw   <=  xfer_buf_nxt[`DBG_UART_BW];
 
 wire        dbg_din_bw =  mem_burst  ? mem_bw : dbg_bw;
 
-wire [15:0] dbg_din    =  dbg_din_bw ? {8'h00,           xfer_buf[18:11]} :
-                                       {xfer_buf[18:11], xfer_buf[8:1]};
+wire [15:0] dbg_din    =  dbg_din_bw ? {8'h00,           xfer_buf_nxt[18:11]} :
+                                       {xfer_buf_nxt[18:11], xfer_buf_nxt[9:2]};
 wire        dbg_wr     = (xfer_done & (uart_state==RX_DATA2));
 wire        dbg_rd     = mem_burst ? (xfer_done & (uart_state==TX_DATA2)) :
-                                     (cmd_valid & ~xfer_buf[`DBG_UART_WR]) | mem_burst_rd;
+                                     (cmd_valid & ~xfer_buf_nxt[`DBG_UART_WR]) | mem_burst_rd;
 
 	    
    
ParseResult:
UPD HdlIdDef@@dbg_din to dbg_din
    UPD HdlOp@@TERNARY to TERNARY
        UPD HdlOp@@CONCAT to CONCAT
            UPD HdlOp@@INDEX to INDEX
                UPD HdlValueId@@xfer_buf to xfer_buf_nxt
        UPD HdlOp@@CONCAT to CONCAT
            UPD HdlOp@@INDEX to INDEX
                UPD HdlValueId@@xfer_buf to xfer_buf_nxt
            UPD HdlOp@@INDEX to INDEX
                UPD HdlValueId@@xfer_buf to xfer_buf_nxt
                UPD HdlOp@@DOWNTO to DOWNTO
                    UPD HdlValueInt@@8 to 9
                    UPD HdlValueInt@@1 to 2

UPD HdlIdDef@@dbg_rd to dbg_rd
    UPD HdlOp@@TERNARY to TERNARY
        UPD HdlOp@@OR to OR
            UPD HdlOp@@AND to AND
                UPD HdlOp@@NEG to NEG
                    UPD HdlOp@@INDEX to INDEX
                        UPD HdlValueId@@xfer_buf to xfer_buf_nxt


CommitId: 7c253ff535a74a601fef5ff494f81df6e4d66460
Re-organized the "openMSP430_defines.v" file.
--- a/fpga/actel_m1a3pl_dev_kit/rtl/verilog/openmsp430/omsp_register_file.v
+++ b/fpga/actel_m1a3pl_dev_kit/rtl/verilog/openmsp430/omsp_register_file.v
@@ -61,7 +61,7 @@ module  omsp_register_file (
     inst_src,                     // Register source selection
     mclk,                         // Main system clock
     pc,                           // Program counter
-    puc,                          // Main system reset
+    puc_rst,                      // Main system reset
     reg_dest_val,                 // Selected register destination value
     reg_dest_wr,                  // Write selected register destination
     reg_pc_call,                  // Trigger PC update for a CALL instruction

ParseResult:
UPD HdlStmIf@@body to body
    UPD HdlValueId@@puc to puc_rst

UPD HdlStmIf@@body to body
    UPD HdlValueId@@puc to puc_rst

UPD HdlStmProcess@@ to 
    UPD HdlOp@@RISING to RISING
        UPD HdlValueId@@puc to puc_rst

UPD HdlStmProcess@@ to 
    UPD HdlOp@@RISING to RISING
        UPD HdlValueId@@puc to puc_rst


CommitId: 7c253ff535a74a601fef5ff494f81df6e4d66460
Re-organized the "openMSP430_defines.v" file.
--- a/fpga/actel_m1a3pl_dev_kit/rtl/verilog/openmsp430/omsp_register_file.v
+++ b/fpga/actel_m1a3pl_dev_kit/rtl/verilog/openmsp430/omsp_register_file.v
@@ -93,7 +93,7 @@ input        [15:0] inst_dest;    // Register destination selection
 input        [15:0] inst_src;     // Register source selection
 input               mclk;         // Main system clock
 input        [15:0] pc;           // Program counter
-input               puc;          // Main system reset
+input               puc_rst;      // Main system reset
 input        [15:0] reg_dest_val; // Selected register destination value
 input               reg_dest_wr;  // Write selected register destination
 input               reg_pc_call;  // Trigger PC update for a CALL instruction

ParseResult:
UPD HdlStmIf@@body to body
    UPD HdlValueId@@puc to puc_rst

UPD HdlStmIf@@body to body
    UPD HdlValueId@@puc to puc_rst

UPD HdlStmProcess@@ to 
    UPD HdlOp@@RISING to RISING
        UPD HdlValueId@@puc to puc_rst

UPD HdlStmProcess@@ to 
    UPD HdlOp@@RISING to RISING
        UPD HdlValueId@@puc to puc_rst


CommitId: 7c253ff535a74a601fef5ff494f81df6e4d66460
Re-organized the "openMSP430_defines.v" file.
--- a/fpga/actel_m1a3pl_dev_kit/rtl/verilog/openmsp430/omsp_register_file.v
+++ b/fpga/actel_m1a3pl_dev_kit/rtl/verilog/openmsp430/omsp_register_file.v
@@ -207,8 +207,8 @@ always @(posedge mclk or posedge puc)
 reg [15:0] r5;
 wire       r5_wr  = inst_dest[5] & reg_dest_wr;
 wire       r5_inc = inst_src_in[5]  & reg_incr;
-always @(posedge mclk or posedge puc)
-  if (puc)          r5  <= 16'h0000;
+always @(posedge mclk or posedge puc_rst)
+  if (puc_rst)      r5  <= 16'h0000;
   else if (r5_wr)   r5  <= reg_dest_val_in;
   else if (r5_inc)  r5  <= reg_incr_val;
 

ParseResult:
UPD HdlIdDef@@puc to puc_rst


CommitId: 7c253ff535a74a601fef5ff494f81df6e4d66460
Re-organized the "openMSP430_defines.v" file.
--- a/fpga/actel_m1a3pl_dev_kit/rtl/verilog/openmsp430/periph/template_periph_8b.v
+++ b/fpga/actel_m1a3pl_dev_kit/rtl/verilog/openmsp430/periph/template_periph_8b.v
@@ -52,7 +52,7 @@ module  template_periph_8b (
     per_din,                        // Peripheral data input
     per_en,                         // Peripheral enable (high active)
     per_we,                         // Peripheral write enable (high active)
-    puc                             // Main system reset
+    puc_rst                         // Main system reset
 );
 
 // OUTPUTs

ParseResult:
UPD HdlIdDef@@puc to puc_rst


CommitId: 7c253ff535a74a601fef5ff494f81df6e4d66460
Re-organized the "openMSP430_defines.v" file.
--- a/fpga/actel_m1a3pl_dev_kit/rtl/verilog/openmsp430/periph/template_periph_8b.v
+++ b/fpga/actel_m1a3pl_dev_kit/rtl/verilog/openmsp430/periph/template_periph_8b.v
@@ -121,11 +132,11 @@ wire [255:0] reg_rd       = reg_dec & {256{reg_read}};
 //-----------------
 reg  [7:0] cntrl1;
 
-wire       cntrl1_wr  = CNTRL1[0] ? reg_hi_wr[CNTRL1/2] : reg_lo_wr[CNTRL1/2];
-wire [7:0] cntrl1_nxt = CNTRL1[0] ? per_din[15:8]       : per_din[7:0];
+wire       cntrl1_wr  = CNTRL1[0] ? reg_hi_wr[CNTRL1] : reg_lo_wr[CNTRL1];
+wire [7:0] cntrl1_nxt = CNTRL1[0] ? per_din[15:8]     : per_din[7:0];
 
-always @ (posedge mclk or posedge puc)
-  if (puc)            cntrl1 <=  8'h00;
+always @ (posedge mclk or posedge puc_rst)
+  if (puc_rst)        cntrl1 <=  8'h00;
   else if (cntrl1_wr) cntrl1 <=  cntrl1_nxt;
 
    

ParseResult:
UPD HdlIdDef@@reg_dec to reg_dec
    INS HdlOp@@OR to reg_dec
    INS HdlDirection@@INTERNAL to reg_dec
    UPD HdlOp@@OR to OR
        INS list@@ops to OR
        INS HdlOp@@OR to ops
        UPD HdlOp@@OR to OR
            INS list@@ops to OR
            INS HdlOp@@OR to ops
            UPD HdlOp@@OR to OR
                INS list@@ops to OR
                INS HdlOp@@AND to ops
                INS HdlOp@@AND to ops
                UPD HdlOp@@AND to AND
                    INS list@@ops to AND
                    INS HdlOp@@REPL_CONCAT to ops
                    UPD HdlOp@@REPL_CONCAT to REPL_CONCAT
                        INS list@@ops to REPL_CONCAT
                        INS HdlOp@@EQ to ops
                        UPD HdlOp@@EQ to EQ
                            INS list@@ops to EQ
                UPD HdlOp@@AND to AND
                    INS list@@ops to AND
                    INS HdlOp@@REPL_CONCAT to ops
                    UPD HdlOp@@REPL_CONCAT to REPL_CONCAT
                        INS list@@ops to REPL_CONCAT
                        INS HdlOp@@EQ to ops
                        UPD HdlOp@@EQ to EQ
                            INS list@@ops to EQ
                            INS HdlValueId@@reg_addr to ops
            UPD HdlOp@@AND to AND
                INS list@@ops to AND
                INS HdlValueId@@CNTRL3_D to ops
                INS HdlOp@@REPL_CONCAT to ops
                UPD HdlOp@@REPL_CONCAT to REPL_CONCAT
                    INS list@@ops to REPL_CONCAT
                    INS HdlValueId@@DEC_SZ to ops
                    INS HdlOp@@EQ to ops
                    UPD HdlOp@@EQ to EQ
                        INS HdlOp@@SRL to ops
                        UPD HdlOp@@SRL to SRL
                            INS list@@ops to SRL
                            INS HdlValueInt@@1 to ops
        UPD HdlOp@@AND to AND
            UPD HdlOp@@REPL_CONCAT to REPL_CONCAT
                INS list@@ops to REPL_CONCAT
                INS HdlValueId@@DEC_SZ to ops
                INS HdlOp@@EQ to ops
                UPD HdlOp@@EQ to EQ
                    INS list@@ops to EQ
                    INS HdlValueId@@reg_addr to ops
                    INS HdlOp@@SRL to ops
                    UPD HdlOp@@SRL to SRL
                        INS HdlValueId@@CNTRL4 to ops
    UPD HdlOp@@PARAMETRIZATION to PARAMETRIZATION
        INS HdlOp@@DOWNTO to ops
        UPD HdlOp@@DOWNTO to DOWNTO
            INS list@@ops to DOWNTO
            INS HdlOp@@SUB to ops
            INS HdlValueInt@@0 to ops
            UPD HdlOp@@SUB to SUB
                INS list@@ops to SUB
                INS HdlValueInt@@1 to ops

UPD HdlStmIf@@body to body
    UPD HdlValueId@@puc to puc_rst

UPD HdlStmProcess@@ to 
    UPD HdlOp@@RISING to RISING
        UPD HdlValueId@@puc to puc_rst

UPD HdlIdDef@@cntrl1_wr to cntrl1_wr
    UPD HdlOp@@TERNARY to TERNARY
        UPD HdlOp@@INDEX to INDEX
            UPD HdlOp@@DIV to DIV
                MOV HdlValueId@@CNTRL1 to ops
                HdlValueId: CNTRL1
                DEL HdlValueInt@@2 from ops
                DEL list@@ops from DIV
            DEL HdlOp@@DIV from ops
        UPD HdlOp@@INDEX to INDEX
            UPD HdlOp@@DIV to DIV
                MOV HdlValueId@@CNTRL1 to ops
                HdlValueId: CNTRL1
                DEL HdlValueInt@@2 from ops
                DEL list@@ops from DIV
            DEL HdlOp@@DIV from ops


CommitId: 7c253ff535a74a601fef5ff494f81df6e4d66460
Re-organized the "openMSP430_defines.v" file.
--- a/fpga/actel_m1a3pl_dev_kit/rtl/verilog/openmsp430/periph/template_periph_8b.v
+++ b/fpga/actel_m1a3pl_dev_kit/rtl/verilog/openmsp430/periph/template_periph_8b.v
@@ -133,11 +144,11 @@ always @ (posedge mclk or posedge puc)
 //-----------------
 reg  [7:0] cntrl2;
 
-wire       cntrl2_wr  = CNTRL2[0] ? reg_hi_wr[CNTRL2/2] : reg_lo_wr[CNTRL2/2];
-wire [7:0] cntrl2_nxt = CNTRL2[0] ? per_din[15:8]       : per_din[7:0];
+wire       cntrl2_wr  = CNTRL2[0] ? reg_hi_wr[CNTRL2] : reg_lo_wr[CNTRL2];
+wire [7:0] cntrl2_nxt = CNTRL2[0] ? per_din[15:8]     : per_din[7:0];
 
-always @ (posedge mclk or posedge puc)
-  if (puc)            cntrl2 <=  8'h00;
+always @ (posedge mclk or posedge puc_rst)
+  if (puc_rst)        cntrl2 <=  8'h00;
   else if (cntrl2_wr) cntrl2 <=  cntrl2_nxt;
 
    

ParseResult:
UPD HdlStmIf@@body to body
    UPD HdlValueId@@puc to puc_rst

UPD HdlStmProcess@@ to 
    UPD HdlOp@@RISING to RISING
        UPD HdlValueId@@puc to puc_rst

UPD HdlIdDef@@reg_hi_wr to reg_hi_wr
    UPD HdlOp@@PARAMETRIZATION to PARAMETRIZATION
        UPD HdlOp@@DOWNTO to DOWNTO
            INS HdlOp@@SUB to ops
            UPD HdlOp@@SUB to SUB
                INS list@@ops to SUB
                INS HdlValueId@@DEC_SZ to ops
    UPD HdlOp@@AND to AND
        UPD HdlOp@@REPL_CONCAT to REPL_CONCAT
            INS HdlValueId@@DEC_SZ to ops

UPD HdlIdDef@@reg_lo_wr to reg_lo_wr
    UPD HdlOp@@PARAMETRIZATION to PARAMETRIZATION
        UPD HdlOp@@DOWNTO to DOWNTO
            INS HdlOp@@SUB to ops
            UPD HdlOp@@SUB to SUB
                INS list@@ops to SUB
                INS HdlValueId@@DEC_SZ to ops
    UPD HdlOp@@AND to AND
        UPD HdlOp@@REPL_CONCAT to REPL_CONCAT
            INS HdlValueId@@DEC_SZ to ops

UPD HdlIdDef@@reg_rd to reg_rd
    UPD HdlOp@@PARAMETRIZATION to PARAMETRIZATION
        UPD HdlOp@@DOWNTO to DOWNTO
            INS HdlOp@@SUB to ops
            UPD HdlOp@@SUB to SUB
                INS list@@ops to SUB
                INS HdlValueId@@DEC_SZ to ops
    UPD HdlOp@@AND to AND
        UPD HdlOp@@REPL_CONCAT to REPL_CONCAT
            INS HdlValueId@@DEC_SZ to ops

UPD HdlIdDef@@cntrl2_wr to cntrl2_wr
    UPD HdlOp@@TERNARY to TERNARY
        UPD HdlOp@@INDEX to INDEX
            UPD HdlOp@@DIV to DIV
                MOV HdlValueId@@CNTRL2 to ops
                HdlValueId: CNTRL2
                DEL HdlValueInt@@2 from ops
                DEL list@@ops from DIV
            DEL HdlOp@@DIV from ops
        UPD HdlOp@@INDEX to INDEX
            UPD HdlOp@@DIV to DIV
                MOV HdlValueId@@CNTRL2 to ops
                HdlValueId: CNTRL2
                DEL HdlValueInt@@2 from ops
                DEL list@@ops from DIV
            DEL HdlOp@@DIV from ops


CommitId: 7c253ff535a74a601fef5ff494f81df6e4d66460
Re-organized the "openMSP430_defines.v" file.
--- a/fpga/actel_m1a3pl_dev_kit/rtl/verilog/openmsp430/periph/template_periph_8b.v
+++ b/fpga/actel_m1a3pl_dev_kit/rtl/verilog/openmsp430/periph/template_periph_8b.v
@@ -145,11 +156,11 @@ always @ (posedge mclk or posedge puc)
 //-----------------
 reg  [7:0] cntrl3;
 
-wire       cntrl3_wr  = CNTRL3[0] ? reg_hi_wr[CNTRL3/2] : reg_lo_wr[CNTRL3/2];
-wire [7:0] cntrl3_nxt = CNTRL3[0] ? per_din[15:8]       : per_din[7:0];
+wire       cntrl3_wr  = CNTRL3[0] ? reg_hi_wr[CNTRL3] : reg_lo_wr[CNTRL3];
+wire [7:0] cntrl3_nxt = CNTRL3[0] ? per_din[15:8]     : per_din[7:0];
 
-always @ (posedge mclk or posedge puc)
-  if (puc)            cntrl3 <=  8'h00;
+always @ (posedge mclk or posedge puc_rst)
+  if (puc_rst)        cntrl3 <=  8'h00;
   else if (cntrl3_wr) cntrl3 <=  cntrl3_nxt;
 
    

ParseResult:
UPD HdlStmIf@@body to body
    UPD HdlValueId@@puc to puc_rst

UPD HdlStmProcess@@ to 
    UPD HdlOp@@RISING to RISING
        UPD HdlValueId@@puc to puc_rst

UPD HdlIdDef@@cntrl3_wr to cntrl3_wr
    UPD HdlOp@@TERNARY to TERNARY
        UPD HdlOp@@INDEX to INDEX
            UPD HdlOp@@DIV to DIV
                MOV HdlValueId@@CNTRL3 to ops
                HdlValueId: CNTRL3
                DEL HdlValueInt@@2 from ops
                DEL list@@ops from DIV
            DEL HdlOp@@DIV from ops
        UPD HdlOp@@INDEX to INDEX
            UPD HdlOp@@DIV to DIV
                MOV HdlValueId@@CNTRL3 to ops
                HdlValueId: CNTRL3
                DEL HdlValueInt@@2 from ops
                DEL list@@ops from DIV
            DEL HdlOp@@DIV from ops


CommitId: 7c253ff535a74a601fef5ff494f81df6e4d66460
Re-organized the "openMSP430_defines.v" file.
--- a/fpga/actel_m1a3pl_dev_kit/rtl/verilog/openmsp430/periph/template_periph_8b.v
+++ b/fpga/actel_m1a3pl_dev_kit/rtl/verilog/openmsp430/periph/template_periph_8b.v
@@ -157,11 +168,11 @@ always @ (posedge mclk or posedge puc)
 //-----------------
 reg  [7:0] cntrl4;
 
-wire       cntrl4_wr  = CNTRL4[0] ? reg_hi_wr[CNTRL4/2] : reg_lo_wr[CNTRL4/2];
-wire [7:0] cntrl4_nxt = CNTRL4[0] ? per_din[15:8]       : per_din[7:0];
+wire       cntrl4_wr  = CNTRL4[0] ? reg_hi_wr[CNTRL4] : reg_lo_wr[CNTRL4];
+wire [7:0] cntrl4_nxt = CNTRL4[0] ? per_din[15:8]     : per_din[7:0];
 
-always @ (posedge mclk or posedge puc)
-  if (puc)            cntrl4 <=  8'h00;
+always @ (posedge mclk or posedge puc_rst)
+  if (puc_rst)        cntrl4 <=  8'h00;
   else if (cntrl4_wr) cntrl4 <=  cntrl4_nxt;
 
 

ParseResult:
UPD HdlStmIf@@body to body
    UPD HdlValueId@@puc to puc_rst

UPD HdlStmProcess@@ to 
    UPD HdlOp@@RISING to RISING
        UPD HdlValueId@@puc to puc_rst

UPD HdlIdDef@@cntrl4_wr to cntrl4_wr
    UPD HdlOp@@TERNARY to TERNARY
        UPD HdlOp@@INDEX to INDEX
            UPD HdlOp@@DIV to DIV
                MOV HdlValueId@@CNTRL4 to ops
                HdlValueId: CNTRL4
                DEL HdlValueInt@@2 from ops
                DEL list@@ops from DIV
            DEL HdlOp@@DIV from ops
        UPD HdlOp@@INDEX to INDEX
            UPD HdlOp@@DIV to DIV
                MOV HdlValueId@@CNTRL4 to ops
                HdlValueId: CNTRL4
                DEL HdlValueInt@@2 from ops
                DEL list@@ops from DIV
            DEL HdlOp@@DIV from ops


CommitId: 7c253ff535a74a601fef5ff494f81df6e4d66460
Re-organized the "openMSP430_defines.v" file.
--- a/fpga/actel_m1a3pl_dev_kit/rtl/verilog/openmsp430/periph/template_periph_8b.v
+++ b/fpga/actel_m1a3pl_dev_kit/rtl/verilog/openmsp430/periph/template_periph_8b.v
@@ -171,10 +182,10 @@ always @ (posedge mclk or posedge puc)
 //============================================================================
 
 // Data output mux
-wire [15:0] cntrl1_rd   = {8'h00, (cntrl1  & {8{reg_rd[CNTRL1/2]}})}  << (8 & {4{CNTRL1[0]}});
-wire [15:0] cntrl2_rd   = {8'h00, (cntrl2  & {8{reg_rd[CNTRL2/2]}})}  << (8 & {4{CNTRL2[0]}});
-wire [15:0] cntrl3_rd   = {8'h00, (cntrl3  & {8{reg_rd[CNTRL3/2]}})}  << (8 & {4{CNTRL3[0]}});
-wire [15:0] cntrl4_rd   = {8'h00, (cntrl4  & {8{reg_rd[CNTRL4/2]}})}  << (8 & {4{CNTRL4[0]}});
+wire [15:0] cntrl1_rd   = {8'h00, (cntrl1  & {8{reg_rd[CNTRL1]}})}  << (8 & {4{CNTRL1[0]}});
+wire [15:0] cntrl2_rd   = {8'h00, (cntrl2  & {8{reg_rd[CNTRL2]}})}  << (8 & {4{CNTRL2[0]}});
+wire [15:0] cntrl3_rd   = {8'h00, (cntrl3  & {8{reg_rd[CNTRL3]}})}  << (8 & {4{CNTRL3[0]}});
+wire [15:0] cntrl4_rd   = {8'h00, (cntrl4  & {8{reg_rd[CNTRL4]}})}  << (8 & {4{CNTRL4[0]}});
 
 wire [15:0] per_dout  =  cntrl1_rd  |
                          cntrl2_rd  |
ParseResult:
UPD HdlIdDef@@cntrl1_rd to cntrl1_rd
    UPD HdlOp@@SLL to SLL
        UPD HdlOp@@CONCAT to CONCAT
            UPD HdlOp@@AND to AND
                UPD HdlOp@@REPL_CONCAT to REPL_CONCAT
                    UPD HdlOp@@INDEX to INDEX
                        UPD HdlOp@@DIV to DIV
                            MOV HdlValueId@@CNTRL1 to ops
                            HdlValueId: CNTRL1
                            DEL HdlValueInt@@2 from ops
                            DEL list@@ops from DIV
                        DEL HdlOp@@DIV from ops

UPD HdlIdDef@@cntrl2_rd to cntrl2_rd
    UPD HdlOp@@SLL to SLL
        UPD HdlOp@@CONCAT to CONCAT
            UPD HdlOp@@AND to AND
                UPD HdlOp@@REPL_CONCAT to REPL_CONCAT
                    UPD HdlOp@@INDEX to INDEX
                        UPD HdlOp@@DIV to DIV
                            MOV HdlValueId@@CNTRL2 to ops
                            HdlValueId: CNTRL2
                            DEL HdlValueInt@@2 from ops
                            DEL list@@ops from DIV
                        DEL HdlOp@@DIV from ops

UPD HdlIdDef@@cntrl3_rd to cntrl3_rd
    UPD HdlOp@@SLL to SLL
        UPD HdlOp@@CONCAT to CONCAT
            UPD HdlOp@@AND to AND
                UPD HdlOp@@REPL_CONCAT to REPL_CONCAT
                    UPD HdlOp@@INDEX to INDEX
                        UPD HdlOp@@DIV to DIV
                            MOV HdlValueId@@CNTRL3 to ops
                            HdlValueId: CNTRL3
                            DEL HdlValueInt@@2 from ops
                            DEL list@@ops from DIV
                        DEL HdlOp@@DIV from ops

UPD HdlIdDef@@cntrl4_rd to cntrl4_rd
    UPD HdlOp@@SLL to SLL
        UPD HdlOp@@CONCAT to CONCAT
            UPD HdlOp@@AND to AND
                UPD HdlOp@@REPL_CONCAT to REPL_CONCAT
                    UPD HdlOp@@INDEX to INDEX
                        UPD HdlOp@@DIV to DIV
                            MOV HdlValueId@@CNTRL4 to ops
                            HdlValueId: CNTRL4
                            DEL HdlValueInt@@2 from ops
                            DEL list@@ops from DIV
                        DEL HdlOp@@DIV from ops


CommitId: e20d89c58e33b3eefde4601f57a347d5a228cef4
Add full ASIC support (low-power modes, DFT, ...).
--- a/core/rtl/verilog/omsp_multiplier.v
+++ b/core/rtl/verilog/omsp_multiplier.v
@@ -56,7 +56,8 @@ module  omsp_multiplier (
     per_din,                        // Peripheral data input
     per_en,                         // Peripheral enable (high active)
     per_we,                         // Peripheral write enable (high active)
-    puc_rst                         // Main system reset
+    puc_rst,                        // Main system reset
+    scan_enable                     // Scan enable (active during scan shifting)
 );
 
 // OUTPUTs

ParseResult:
UPD HdlStmProcess@@ to 
    UPD HdlOp@@RISING to RISING
        UPD HdlValueId@@mclk to mclk_op1


CommitId: e20d89c58e33b3eefde4601f57a347d5a228cef4
Add full ASIC support (low-power modes, DFT, ...).
--- a/core/rtl/verilog/omsp_multiplier.v
+++ b/core/rtl/verilog/omsp_multiplier.v
@@ -71,6 +72,7 @@ input        [15:0] per_din;        // Peripheral data input
 input               per_en;         // Peripheral enable (high active)
 input         [1:0] per_we;         // Peripheral write enable (high active)
 input               puc_rst;        // Main system reset
+input               scan_enable;    // Scan enable (active during scan shifting)
 
 
 //=============================================================================

ParseResult:
UPD HdlStmProcess@@ to 
    UPD HdlOp@@RISING to RISING
        UPD HdlValueId@@mclk to mclk_op2

UPD HdlStmProcess@@ to 
    UPD HdlOp@@RISING to RISING
        UPD HdlValueId@@mclk to mclk_reslo


CommitId: e20d89c58e33b3eefde4601f57a347d5a228cef4
Add full ASIC support (low-power modes, DFT, ...).
--- a/core/rtl/verilog/omsp_multiplier.v
+++ b/core/rtl/verilog/omsp_multiplier.v
@@ -94,7 +96,7 @@ parameter [DEC_WD-1:0] OP1_MPY     = 'h0,
                        SUMEXT      = 'hE;
 
 // Register one-hot decoder utilities
-parameter              DEC_SZ      =  2**DEC_WD;
+parameter              DEC_SZ      =  (1 << DEC_WD);
 parameter [DEC_SZ-1:0] BASE_REG    =  {{DEC_SZ-1{1'b0}}, 1'b1};
 
 // Register one-hot decoder

ParseResult:
INS HdlIdDef@@mclk_op2 to objs
HdlIdDef: mclk_op2
    HdlValueId: mclk
    HdlDirection: INTERNAL


CommitId: 7c253ff535a74a601fef5ff494f81df6e4d66460
Re-organized the "openMSP430_defines.v" file.
--- a/fpga/altera_de1_board/rtl/verilog/openmsp430/periph/omsp_timerA.v
+++ b/fpga/altera_de1_board/rtl/verilog/openmsp430/periph/omsp_timerA.v
@@ -63,7 +63,7 @@ module  omsp_timerA (
     per_din,                        // Peripheral data input
     per_en,                         // Peripheral enable (high active)
     per_we,                         // Peripheral write enable (high active)
-    puc,                            // Main system reset
+    puc_rst,                        // Main system reset
     smclk_en,                       // SMCLK enable (from CPU)
     ta_cci0a,                       // Timer A capture 0 input A
     ta_cci0b,                       // Timer A capture 0 input B

ParseResult:
INS HdlModuleDec@@omsp_timerA to omsp_timerA

UPD HdlModuleDec@@omsp_timerA to omsp_timerA
    INS list@@params to omsp_timerA
    list: params
        HdlIdDef: BASE_ADDR
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlValueInt: 14
                            HdlValueInt: 0
            HdlValueInt: 0100
            HdlDirection: INTERNAL
        HdlIdDef: DEC_WD
            HdlValueInt: 7
            HdlDirection: INTERNAL
        HdlIdDef: TACTL
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 60
            HdlDirection: INTERNAL
        HdlIdDef: TAR
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 70
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL0
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 62
            HdlDirection: INTERNAL
        HdlIdDef: TACCR0
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 72
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL1
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 64
            HdlDirection: INTERNAL
        HdlIdDef: TACCR1
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 74
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL2
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 66
            HdlDirection: INTERNAL
        HdlIdDef: TACCR2
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 76
            HdlDirection: INTERNAL
        HdlIdDef: TAIV
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 2e
            HdlDirection: INTERNAL
        HdlIdDef: DEC_SZ
            HdlOp: POW
                list: ops
                    HdlValueInt: 2
                    HdlValueId: DEC_WD
            HdlDirection: INTERNAL
        HdlIdDef: BASE_REG
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: CONCAT
                list: ops
                    HdlOp: REPL_CONCAT
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
                    HdlValueInt: 1
            HdlDirection: INTERNAL
        HdlIdDef: TACTL_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACTL
            HdlDirection: INTERNAL
        HdlIdDef: TAR_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TAR
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL0_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACCTL0
            HdlDirection: INTERNAL
        HdlIdDef: TACCR0_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACCR0
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL1_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACCTL1
            HdlDirection: INTERNAL
        HdlIdDef: TACCR1_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACCR1
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL2_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACCTL2
            HdlDirection: INTERNAL
        HdlIdDef: TACCR2_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACCR2
            HdlDirection: INTERNAL
        HdlIdDef: TAIV_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TAIV
            HdlDirection: INTERNAL
    INS list@@objs to omsp_timerA

UPD HdlModuleDec@@omsp_timerA to omsp_timerA
    MOV list@@ports to omsp_timerA
    list: ports
        HdlIdDef: irq_ta0
            HdlOp: AND
                list: ops
                    HdlOp: INDEX
                        list: ops
                            HdlValueId: tacctl0
                            HdlValueInt: 0
                    HdlOp: INDEX
                        list: ops
                            HdlValueId: tacctl0
                            HdlValueInt: 4
            HdlDirection: OUT
        HdlIdDef: irq_ta1
            HdlOp: OR
                list: ops
                    HdlOp: OR
                        list: ops
                            HdlOp: AND
                                list: ops
                                    HdlOp: INDEX
                                        list: ops
                                            HdlValueId: tactl
                                            HdlValueInt: 0
                                    HdlOp: INDEX
                                        list: ops
                                            HdlValueId: tactl
                                            HdlValueInt: 1
                            HdlOp: AND
                                list: ops
                                    HdlOp: INDEX
                                        list: ops
                                            HdlValueId: tacctl1
                                            HdlValueInt: 0
                                    HdlOp: INDEX
                                        list: ops
                                            HdlValueId: tacctl1
                                            HdlValueInt: 4
                    HdlOp: AND
                        list: ops
                            HdlOp: INDEX
                                list: ops
                                    HdlValueId: tacctl2
                                    HdlValueInt: 0
                            HdlOp: INDEX
                                list: ops
                                    HdlValueId: tacctl2
                                    HdlValueInt: 4
            HdlDirection: OUT
        HdlIdDef: per_dout
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlValueInt: 15
                            HdlValueInt: 0
            HdlOp: OR
                list: ops
                    HdlOp: OR
                        list: ops
                            HdlOp: OR
                                list: ops
                                    HdlOp: OR
                                        list: ops
                                            HdlOp: OR
                                                list: ops
                                                    HdlOp: OR
                                                        list: ops
                                                            HdlOp: OR
                                                                list: ops
                                                                    HdlOp: OR
                                                                        list: ops
                                                                            HdlValueId: tactl_rd
                                                                            HdlValueId: tar_rd
                                                                    HdlValueId: tacctl0_rd
                                                            HdlValueId: taccr0_rd
                                                    HdlValueId: tacctl1_rd
                                            HdlValueId: taccr1_rd
                                    HdlValueId: tacctl2_rd
                            HdlValueId: taccr2_rd
                    HdlValueId: taiv_rd
            HdlDirection: OUT
        HdlIdDef: ta_out0
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: reg
            HdlDirection: OUT
        HdlIdDef: ta_out0_en
            HdlDirection: OUT
        HdlIdDef: ta_out1
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: reg
            HdlDirection: OUT
        HdlIdDef: ta_out1_en
            HdlDirection: OUT
        HdlIdDef: ta_out2
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: reg
            HdlDirection: OUT
        HdlIdDef: ta_out2_en
            HdlDirection: OUT
        HdlIdDef: aclk_en
            HdlDirection: IN
        HdlIdDef: dbg_freeze
            HdlDirection: IN
        HdlIdDef: inclk
            HdlDirection: IN
        HdlIdDef: irq_ta0_acc
            HdlDirection: IN
        HdlIdDef: mclk
            HdlDirection: IN
        HdlIdDef: per_addr
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlValueInt: 7
                            HdlValueInt: 0
            HdlDirection: IN
        HdlIdDef: per_din
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlValueInt: 15
                            HdlValueInt: 0
            HdlDirection: IN
        HdlIdDef: per_en
            HdlDirection: IN
        HdlIdDef: per_we
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlValueInt: 1
                            HdlValueInt: 0
            HdlDirection: IN
        HdlIdDef: puc
            HdlDirection: IN
        HdlIdDef: smclk_en
            HdlDirection: IN
        HdlIdDef: ta_cci0a
            HdlDirection: IN
        HdlIdDef: ta_cci0b
            HdlDirection: IN
        HdlIdDef: ta_cci1a
            HdlDirection: IN
        HdlIdDef: ta_cci1b
            HdlDirection: IN
        HdlIdDef: ta_cci2a
            HdlDirection: IN
        HdlIdDef: ta_cci2b
            HdlDirection: IN
        HdlIdDef: taclk
            HdlDirection: IN
    DEL list@@params from omsp_timerA
    list: params
        HdlIdDef: TACTL
            HdlValueInt: 160
            HdlDirection: INTERNAL
        HdlIdDef: TAR
            HdlValueInt: 170
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL0
            HdlValueInt: 162
            HdlDirection: INTERNAL
        HdlIdDef: TACCR0
            HdlValueInt: 172
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL1
            HdlValueInt: 164
            HdlDirection: INTERNAL
        HdlIdDef: TACCR1
            HdlValueInt: 174
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL2
            HdlValueInt: 166
            HdlDirection: INTERNAL
        HdlIdDef: TACCR2
            HdlValueInt: 176
            HdlDirection: INTERNAL
        HdlIdDef: TAIV
            HdlValueInt: 12e
            HdlDirection: INTERNAL
        HdlIdDef: TACTL_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACTL
            HdlDirection: INTERNAL
        HdlIdDef: TAR_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TAR
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL0_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACCTL0
            HdlDirection: INTERNAL
        HdlIdDef: TACCR0_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACCR0
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL1_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACCTL1
            HdlDirection: INTERNAL
        HdlIdDef: TACCR1_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACCR1
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL2_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACCTL2
            HdlDirection: INTERNAL
        HdlIdDef: TACCR2_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACCR2
            HdlDirection: INTERNAL
        HdlIdDef: TAIV_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TAIV
            HdlDirection: INTERNAL
    DEL list@@objs from omsp_timerA

INS HdlIdDef@@taclk_s to objs
HdlIdDef: taclk_s
    HdlDirection: INTERNAL

INS HdlIdDef@@inclk_s to objs
HdlIdDef: inclk_s
    HdlDirection: INTERNAL

UPD HdlIdDef@@puc to puc_rst

UPD HdlStmProcess@@ to 
    MOV list@@sensitivity to 
    list: sensitivity
        HdlOp: RISING
            list: ops
                HdlValueId: mclk
        HdlOp: RISING
            list: ops
                HdlValueId: puc
    UPD HdlOp@@RISING to RISING
        UPD HdlValueId@@puc to puc_rst

UPD HdlStmProcess@@ to 
    MOV list@@sensitivity to 
    list: sensitivity
        HdlOp: RISING
            list: ops
                HdlValueId: mclk
        HdlOp: RISING
            list: ops
                HdlValueId: puc
    UPD HdlOp@@RISING to RISING
        UPD HdlValueId@@puc to puc_rst

UPD HdlStmIf@@body to body
    UPD HdlValueId@@puc to puc_rst

UPD HdlStmIf@@body to body
    UPD HdlValueId@@puc to puc_rst

UPD HdlStmIf@@body to body
    UPD HdlValueId@@puc to puc_rst

UPD HdlStmProcess@@ to 
    UPD HdlOp@@RISING to RISING
        UPD HdlValueId@@puc to puc_rst

UPD HdlStmProcess@@ to 
    UPD HdlOp@@RISING to RISING
        UPD HdlValueId@@puc to puc_rst

UPD HdlStmProcess@@ to 
    UPD HdlOp@@RISING to RISING
        UPD HdlValueId@@puc to puc_rst

UPD HdlIdDef@@per_addr to per_addr
    UPD HdlOp@@PARAMETRIZATION to PARAMETRIZATION
        UPD HdlOp@@DOWNTO to DOWNTO
            UPD HdlValueInt@@7 to 13

DEL HdlModuleDec@@omsp_timerA from omsp_timerA

DEL HdlIdDef@@taclk_s from objs
HdlIdDef: taclk_s
    HdlOp: PARAMETRIZATION
        list: ops
            HdlValueId: reg
            HdlOp: DOWNTO
                list: ops
                    HdlValueInt: 2
                    HdlValueInt: 0
    HdlDirection: INTERNAL

DEL HdlStmIf@@body from 
HdlStmIf: body
    HdlValueId: puc
    HdlStmAssign: if_true
        HdlValueInt: 000
        HdlValueId: taclk_s
    list: elifs
    HdlStmAssign: if_false
        HdlOp: CONCAT
            list: ops
                HdlOp: INDEX
                    list: ops
                        HdlValueId: taclk_s
                        HdlOp: DOWNTO
                            list: ops
                                HdlValueInt: 1
                                HdlValueInt: 0
                HdlValueId: taclk
        HdlValueId: taclk_s

DEL HdlStmProcess@@ from objs

DEL HdlIdDef@@taclk_en from objs
HdlIdDef: taclk_en
    HdlOp: AND
        list: ops
            HdlOp: INDEX
                list: ops
                    HdlValueId: taclk_s
                    HdlValueInt: 1
            HdlOp: NEG
                list: ops
                    HdlOp: INDEX
                        list: ops
                            HdlValueId: taclk_s
                            HdlValueInt: 2
    HdlDirection: INTERNAL

DEL HdlIdDef@@inclk_s from objs
HdlIdDef: inclk_s
    HdlOp: PARAMETRIZATION
        list: ops
            HdlValueId: reg
            HdlOp: DOWNTO
                list: ops
                    HdlValueInt: 2
                    HdlValueInt: 0
    HdlDirection: INTERNAL

DEL HdlStmIf@@body from 
HdlStmIf: body
    HdlValueId: puc
    HdlStmAssign: if_true
        HdlValueInt: 000
        HdlValueId: inclk_s
    list: elifs
    HdlStmAssign: if_false
        HdlOp: CONCAT
            list: ops
                HdlOp: INDEX
                    list: ops
                        HdlValueId: inclk_s
                        HdlOp: DOWNTO
                            list: ops
                                HdlValueInt: 1
                                HdlValueInt: 0
                HdlValueId: inclk
        HdlValueId: inclk_s

DEL HdlStmProcess@@ from objs

DEL HdlIdDef@@inclk_en from objs
HdlIdDef: inclk_en
    HdlOp: AND
        list: ops
            HdlOp: INDEX
                list: ops
                    HdlValueId: inclk_s
                    HdlValueInt: 1
            HdlOp: NEG
                list: ops
                    HdlOp: INDEX
                        list: ops
                            HdlValueId: inclk_s
                            HdlValueInt: 2
    HdlDirection: INTERNAL


CommitId: 7c253ff535a74a601fef5ff494f81df6e4d66460
Re-organized the "openMSP430_defines.v" file.
--- a/fpga/altera_de1_board/rtl/verilog/openmsp430/periph/omsp_timerA.v
+++ b/fpga/altera_de1_board/rtl/verilog/openmsp430/periph/omsp_timerA.v
@@ -93,11 +93,11 @@ input               dbg_freeze;     // Freeze Timer A counter
 input               inclk;          // INCLK external timer clock (SLOW)
 input               irq_ta0_acc;    // Interrupt request TACCR0 accepted
 input               mclk;           // Main system clock
-input         [7:0] per_addr;       // Peripheral address
+input        [13:0] per_addr;       // Peripheral address
 input        [15:0] per_din;        // Peripheral data input
 input               per_en;         // Peripheral enable (high active)
 input         [1:0] per_we;         // Peripheral write enable (high active)
-input               puc;            // Main system reset
+input               puc_rst;        // Main system reset
 input               smclk_en;       // SMCLK enable (from CPU)
 input               ta_cci0a;       // Timer A capture 0 input A
 input               ta_cci0b;       // Timer A capture 0 input B

ParseResult:
INS HdlModuleDec@@omsp_timerA to omsp_timerA

UPD HdlModuleDec@@omsp_timerA to omsp_timerA
    INS list@@params to omsp_timerA
    list: params
        HdlIdDef: BASE_ADDR
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlValueInt: 14
                            HdlValueInt: 0
            HdlValueInt: 0100
            HdlDirection: INTERNAL
        HdlIdDef: DEC_WD
            HdlValueInt: 7
            HdlDirection: INTERNAL
        HdlIdDef: TACTL
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 60
            HdlDirection: INTERNAL
        HdlIdDef: TAR
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 70
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL0
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 62
            HdlDirection: INTERNAL
        HdlIdDef: TACCR0
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 72
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL1
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 64
            HdlDirection: INTERNAL
        HdlIdDef: TACCR1
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 74
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL2
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 66
            HdlDirection: INTERNAL
        HdlIdDef: TACCR2
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 76
            HdlDirection: INTERNAL
        HdlIdDef: TAIV
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 2e
            HdlDirection: INTERNAL
        HdlIdDef: DEC_SZ
            HdlOp: POW
                list: ops
                    HdlValueInt: 2
                    HdlValueId: DEC_WD
            HdlDirection: INTERNAL
        HdlIdDef: BASE_REG
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: CONCAT
                list: ops
                    HdlOp: REPL_CONCAT
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
                    HdlValueInt: 1
            HdlDirection: INTERNAL
        HdlIdDef: TACTL_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACTL
            HdlDirection: INTERNAL
        HdlIdDef: TAR_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TAR
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL0_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACCTL0
            HdlDirection: INTERNAL
        HdlIdDef: TACCR0_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACCR0
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL1_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACCTL1
            HdlDirection: INTERNAL
        HdlIdDef: TACCR1_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACCR1
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL2_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACCTL2
            HdlDirection: INTERNAL
        HdlIdDef: TACCR2_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACCR2
            HdlDirection: INTERNAL
        HdlIdDef: TAIV_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TAIV
            HdlDirection: INTERNAL
    INS list@@objs to omsp_timerA

UPD HdlModuleDec@@omsp_timerA to omsp_timerA
    MOV list@@ports to omsp_timerA
    list: ports
        HdlIdDef: irq_ta0
            HdlOp: AND
                list: ops
                    HdlOp: INDEX
                        list: ops
                            HdlValueId: tacctl0
                            HdlValueInt: 0
                    HdlOp: INDEX
                        list: ops
                            HdlValueId: tacctl0
                            HdlValueInt: 4
            HdlDirection: OUT
        HdlIdDef: irq_ta1
            HdlOp: OR
                list: ops
                    HdlOp: OR
                        list: ops
                            HdlOp: AND
                                list: ops
                                    HdlOp: INDEX
                                        list: ops
                                            HdlValueId: tactl
                                            HdlValueInt: 0
                                    HdlOp: INDEX
                                        list: ops
                                            HdlValueId: tactl
                                            HdlValueInt: 1
                            HdlOp: AND
                                list: ops
                                    HdlOp: INDEX
                                        list: ops
                                            HdlValueId: tacctl1
                                            HdlValueInt: 0
                                    HdlOp: INDEX
                                        list: ops
                                            HdlValueId: tacctl1
                                            HdlValueInt: 4
                    HdlOp: AND
                        list: ops
                            HdlOp: INDEX
                                list: ops
                                    HdlValueId: tacctl2
                                    HdlValueInt: 0
                            HdlOp: INDEX
                                list: ops
                                    HdlValueId: tacctl2
                                    HdlValueInt: 4
            HdlDirection: OUT
        HdlIdDef: per_dout
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlValueInt: 15
                            HdlValueInt: 0
            HdlOp: OR
                list: ops
                    HdlOp: OR
                        list: ops
                            HdlOp: OR
                                list: ops
                                    HdlOp: OR
                                        list: ops
                                            HdlOp: OR
                                                list: ops
                                                    HdlOp: OR
                                                        list: ops
                                                            HdlOp: OR
                                                                list: ops
                                                                    HdlOp: OR
                                                                        list: ops
                                                                            HdlValueId: tactl_rd
                                                                            HdlValueId: tar_rd
                                                                    HdlValueId: tacctl0_rd
                                                            HdlValueId: taccr0_rd
                                                    HdlValueId: tacctl1_rd
                                            HdlValueId: taccr1_rd
                                    HdlValueId: tacctl2_rd
                            HdlValueId: taccr2_rd
                    HdlValueId: taiv_rd
            HdlDirection: OUT
        HdlIdDef: ta_out0
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: reg
            HdlDirection: OUT
        HdlIdDef: ta_out0_en
            HdlDirection: OUT
        HdlIdDef: ta_out1
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: reg
            HdlDirection: OUT
        HdlIdDef: ta_out1_en
            HdlDirection: OUT
        HdlIdDef: ta_out2
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: reg
            HdlDirection: OUT
        HdlIdDef: ta_out2_en
            HdlDirection: OUT
        HdlIdDef: aclk_en
            HdlDirection: IN
        HdlIdDef: dbg_freeze
            HdlDirection: IN
        HdlIdDef: inclk
            HdlDirection: IN
        HdlIdDef: irq_ta0_acc
            HdlDirection: IN
        HdlIdDef: mclk
            HdlDirection: IN
        HdlIdDef: per_addr
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlValueInt: 7
                            HdlValueInt: 0
            HdlDirection: IN
        HdlIdDef: per_din
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlValueInt: 15
                            HdlValueInt: 0
            HdlDirection: IN
        HdlIdDef: per_en
            HdlDirection: IN
        HdlIdDef: per_we
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlValueInt: 1
                            HdlValueInt: 0
            HdlDirection: IN
        HdlIdDef: puc
            HdlDirection: IN
        HdlIdDef: smclk_en
            HdlDirection: IN
        HdlIdDef: ta_cci0a
            HdlDirection: IN
        HdlIdDef: ta_cci0b
            HdlDirection: IN
        HdlIdDef: ta_cci1a
            HdlDirection: IN
        HdlIdDef: ta_cci1b
            HdlDirection: IN
        HdlIdDef: ta_cci2a
            HdlDirection: IN
        HdlIdDef: ta_cci2b
            HdlDirection: IN
        HdlIdDef: taclk
            HdlDirection: IN
    DEL list@@params from omsp_timerA
    list: params
        HdlIdDef: TACTL
            HdlValueInt: 160
            HdlDirection: INTERNAL
        HdlIdDef: TAR
            HdlValueInt: 170
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL0
            HdlValueInt: 162
            HdlDirection: INTERNAL
        HdlIdDef: TACCR0
            HdlValueInt: 172
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL1
            HdlValueInt: 164
            HdlDirection: INTERNAL
        HdlIdDef: TACCR1
            HdlValueInt: 174
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL2
            HdlValueInt: 166
            HdlDirection: INTERNAL
        HdlIdDef: TACCR2
            HdlValueInt: 176
            HdlDirection: INTERNAL
        HdlIdDef: TAIV
            HdlValueInt: 12e
            HdlDirection: INTERNAL
        HdlIdDef: TACTL_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACTL
            HdlDirection: INTERNAL
        HdlIdDef: TAR_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TAR
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL0_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACCTL0
            HdlDirection: INTERNAL
        HdlIdDef: TACCR0_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACCR0
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL1_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACCTL1
            HdlDirection: INTERNAL
        HdlIdDef: TACCR1_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACCR1
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL2_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACCTL2
            HdlDirection: INTERNAL
        HdlIdDef: TACCR2_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACCR2
            HdlDirection: INTERNAL
        HdlIdDef: TAIV_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TAIV
            HdlDirection: INTERNAL
    DEL list@@objs from omsp_timerA

DEL HdlModuleDec@@omsp_timerA from omsp_timerA


CommitId: 7c253ff535a74a601fef5ff494f81df6e4d66460
Re-organized the "openMSP430_defines.v" file.
--- a/fpga/altera_de1_board/rtl/verilog/openmsp430/periph/omsp_timerA.v
+++ b/fpga/altera_de1_board/rtl/verilog/openmsp430/periph/omsp_timerA.v
@@ -178,8 +188,8 @@ wire        taclr    = tactl_wr & per_din[`TACLR];
 wire        taifg_set;
 wire        taifg_clr;
    
-always @ (posedge mclk or posedge puc)
-  if (puc)           tactl <=  10'h000;
+always @ (posedge mclk or posedge puc_rst)
+  if (puc_rst)       tactl <=  10'h000;
   else if (tactl_wr) tactl <=  ((per_din[9:0] & 10'h3f3) | {9'h000, taifg_set}) & {9'h1ff, ~taifg_clr};
   else               tactl <=  (tactl                    | {9'h000, taifg_set}) & {9'h1ff, ~taifg_clr};
 

ParseResult:
INS HdlModuleDec@@omsp_timerA to omsp_timerA

UPD HdlModuleDec@@omsp_timerA to omsp_timerA
    INS list@@params to omsp_timerA
    list: params
        HdlIdDef: BASE_ADDR
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlValueInt: 14
                            HdlValueInt: 0
            HdlValueInt: 0100
            HdlDirection: INTERNAL
        HdlIdDef: DEC_WD
            HdlValueInt: 7
            HdlDirection: INTERNAL
        HdlIdDef: TACTL
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 60
            HdlDirection: INTERNAL
        HdlIdDef: TAR
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 70
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL0
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 62
            HdlDirection: INTERNAL
        HdlIdDef: TACCR0
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 72
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL1
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 64
            HdlDirection: INTERNAL
        HdlIdDef: TACCR1
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 74
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL2
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 66
            HdlDirection: INTERNAL
        HdlIdDef: TACCR2
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 76
            HdlDirection: INTERNAL
        HdlIdDef: TAIV
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 2e
            HdlDirection: INTERNAL
        HdlIdDef: DEC_SZ
            HdlOp: POW
                list: ops
                    HdlValueInt: 2
                    HdlValueId: DEC_WD
            HdlDirection: INTERNAL
        HdlIdDef: BASE_REG
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: CONCAT
                list: ops
                    HdlOp: REPL_CONCAT
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
                    HdlValueInt: 1
            HdlDirection: INTERNAL
        HdlIdDef: TACTL_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACTL
            HdlDirection: INTERNAL
        HdlIdDef: TAR_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TAR
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL0_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACCTL0
            HdlDirection: INTERNAL
        HdlIdDef: TACCR0_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACCR0
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL1_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACCTL1
            HdlDirection: INTERNAL
        HdlIdDef: TACCR1_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACCR1
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL2_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACCTL2
            HdlDirection: INTERNAL
        HdlIdDef: TACCR2_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACCR2
            HdlDirection: INTERNAL
        HdlIdDef: TAIV_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TAIV
            HdlDirection: INTERNAL
    INS list@@objs to omsp_timerA

UPD HdlModuleDec@@omsp_timerA to omsp_timerA
    MOV list@@ports to omsp_timerA
    list: ports
        HdlIdDef: irq_ta0
            HdlOp: AND
                list: ops
                    HdlOp: INDEX
                        list: ops
                            HdlValueId: tacctl0
                            HdlValueInt: 0
                    HdlOp: INDEX
                        list: ops
                            HdlValueId: tacctl0
                            HdlValueInt: 4
            HdlDirection: OUT
        HdlIdDef: irq_ta1
            HdlOp: OR
                list: ops
                    HdlOp: OR
                        list: ops
                            HdlOp: AND
                                list: ops
                                    HdlOp: INDEX
                                        list: ops
                                            HdlValueId: tactl
                                            HdlValueInt: 0
                                    HdlOp: INDEX
                                        list: ops
                                            HdlValueId: tactl
                                            HdlValueInt: 1
                            HdlOp: AND
                                list: ops
                                    HdlOp: INDEX
                                        list: ops
                                            HdlValueId: tacctl1
                                            HdlValueInt: 0
                                    HdlOp: INDEX
                                        list: ops
                                            HdlValueId: tacctl1
                                            HdlValueInt: 4
                    HdlOp: AND
                        list: ops
                            HdlOp: INDEX
                                list: ops
                                    HdlValueId: tacctl2
                                    HdlValueInt: 0
                            HdlOp: INDEX
                                list: ops
                                    HdlValueId: tacctl2
                                    HdlValueInt: 4
            HdlDirection: OUT
        HdlIdDef: per_dout
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlValueInt: 15
                            HdlValueInt: 0
            HdlOp: OR
                list: ops
                    HdlOp: OR
                        list: ops
                            HdlOp: OR
                                list: ops
                                    HdlOp: OR
                                        list: ops
                                            HdlOp: OR
                                                list: ops
                                                    HdlOp: OR
                                                        list: ops
                                                            HdlOp: OR
                                                                list: ops
                                                                    HdlOp: OR
                                                                        list: ops
                                                                            HdlValueId: tactl_rd
                                                                            HdlValueId: tar_rd
                                                                    HdlValueId: tacctl0_rd
                                                            HdlValueId: taccr0_rd
                                                    HdlValueId: tacctl1_rd
                                            HdlValueId: taccr1_rd
                                    HdlValueId: tacctl2_rd
                            HdlValueId: taccr2_rd
                    HdlValueId: taiv_rd
            HdlDirection: OUT
        HdlIdDef: ta_out0
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: reg
            HdlDirection: OUT
        HdlIdDef: ta_out0_en
            HdlDirection: OUT
        HdlIdDef: ta_out1
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: reg
            HdlDirection: OUT
        HdlIdDef: ta_out1_en
            HdlDirection: OUT
        HdlIdDef: ta_out2
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: reg
            HdlDirection: OUT
        HdlIdDef: ta_out2_en
            HdlDirection: OUT
        HdlIdDef: aclk_en
            HdlDirection: IN
        HdlIdDef: dbg_freeze
            HdlDirection: IN
        HdlIdDef: inclk
            HdlDirection: IN
        HdlIdDef: irq_ta0_acc
            HdlDirection: IN
        HdlIdDef: mclk
            HdlDirection: IN
        HdlIdDef: per_addr
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlValueInt: 7
                            HdlValueInt: 0
            HdlDirection: IN
        HdlIdDef: per_din
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlValueInt: 15
                            HdlValueInt: 0
            HdlDirection: IN
        HdlIdDef: per_en
            HdlDirection: IN
        HdlIdDef: per_we
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlValueInt: 1
                            HdlValueInt: 0
            HdlDirection: IN
        HdlIdDef: puc
            HdlDirection: IN
        HdlIdDef: smclk_en
            HdlDirection: IN
        HdlIdDef: ta_cci0a
            HdlDirection: IN
        HdlIdDef: ta_cci0b
            HdlDirection: IN
        HdlIdDef: ta_cci1a
            HdlDirection: IN
        HdlIdDef: ta_cci1b
            HdlDirection: IN
        HdlIdDef: ta_cci2a
            HdlDirection: IN
        HdlIdDef: ta_cci2b
            HdlDirection: IN
        HdlIdDef: taclk
            HdlDirection: IN
    DEL list@@params from omsp_timerA
    list: params
        HdlIdDef: TACTL
            HdlValueInt: 160
            HdlDirection: INTERNAL
        HdlIdDef: TAR
            HdlValueInt: 170
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL0
            HdlValueInt: 162
            HdlDirection: INTERNAL
        HdlIdDef: TACCR0
            HdlValueInt: 172
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL1
            HdlValueInt: 164
            HdlDirection: INTERNAL
        HdlIdDef: TACCR1
            HdlValueInt: 174
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL2
            HdlValueInt: 166
            HdlDirection: INTERNAL
        HdlIdDef: TACCR2
            HdlValueInt: 176
            HdlDirection: INTERNAL
        HdlIdDef: TAIV
            HdlValueInt: 12e
            HdlDirection: INTERNAL
        HdlIdDef: TACTL_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACTL
            HdlDirection: INTERNAL
        HdlIdDef: TAR_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TAR
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL0_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACCTL0
            HdlDirection: INTERNAL
        HdlIdDef: TACCR0_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACCR0
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL1_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACCTL1
            HdlDirection: INTERNAL
        HdlIdDef: TACCR1_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACCR1
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL2_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACCTL2
            HdlDirection: INTERNAL
        HdlIdDef: TACCR2_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACCR2
            HdlDirection: INTERNAL
        HdlIdDef: TAIV_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TAIV
            HdlDirection: INTERNAL
    DEL list@@objs from omsp_timerA

UPD HdlStmProcess@@ to 
    MOV list@@sensitivity to 
    list: sensitivity
        HdlOp: RISING
            list: ops
                HdlValueId: mclk
        HdlOp: RISING
            list: ops
                HdlValueId: puc
    UPD HdlOp@@RISING to RISING
        UPD HdlValueId@@puc to puc_rst

UPD HdlStmIf@@body to body
    INS HdlValueId@@puc_rst to body
    INS list@@elifs to body
    INS tuple@@ to elifs

UPD HdlStmIf@@body to body
    INS HdlValueId@@puc_rst to body
    INS list@@elifs to body
    INS tuple@@ to elifs

UPD HdlStmIf@@body to body
    UPD HdlValueId@@puc to puc_rst

DEL HdlModuleDec@@omsp_timerA from omsp_timerA


CommitId: 7c253ff535a74a601fef5ff494f81df6e4d66460
Re-organized the "openMSP430_defines.v" file.
--- a/fpga/altera_de1_board/rtl/verilog/openmsp430/periph/omsp_timerA.v
+++ b/fpga/altera_de1_board/rtl/verilog/openmsp430/periph/omsp_timerA.v
@@ -198,8 +208,8 @@ wire [15:0] tar_add  = tar_inc ? 16'h0001 :
                        tar_dec ? 16'hffff : 16'h0000;
 wire [15:0] tar_nxt  = tar_clr ? 16'h0000 : (tar+tar_add);
   
-always @ (posedge mclk or posedge puc)
-  if (puc)                         tar <=  16'h0000;
+always @ (posedge mclk or posedge puc_rst)
+  if (puc_rst)                     tar <=  16'h0000;
   else if  (tar_wr)                tar <=  per_din;
   else if  (taclr)                 tar <=  16'h0000;
   else if  (tar_clk & ~dbg_freeze) tar <=  tar_nxt;

ParseResult:
INS HdlModuleDec@@omsp_timerA to omsp_timerA

UPD HdlModuleDec@@omsp_timerA to omsp_timerA
    INS list@@params to omsp_timerA
    list: params
        HdlIdDef: BASE_ADDR
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlValueInt: 14
                            HdlValueInt: 0
            HdlValueInt: 0100
            HdlDirection: INTERNAL
        HdlIdDef: DEC_WD
            HdlValueInt: 7
            HdlDirection: INTERNAL
        HdlIdDef: TACTL
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 60
            HdlDirection: INTERNAL
        HdlIdDef: TAR
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 70
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL0
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 62
            HdlDirection: INTERNAL
        HdlIdDef: TACCR0
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 72
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL1
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 64
            HdlDirection: INTERNAL
        HdlIdDef: TACCR1
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 74
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL2
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 66
            HdlDirection: INTERNAL
        HdlIdDef: TACCR2
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 76
            HdlDirection: INTERNAL
        HdlIdDef: TAIV
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 2e
            HdlDirection: INTERNAL
        HdlIdDef: DEC_SZ
            HdlOp: POW
                list: ops
                    HdlValueInt: 2
                    HdlValueId: DEC_WD
            HdlDirection: INTERNAL
        HdlIdDef: BASE_REG
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: CONCAT
                list: ops
                    HdlOp: REPL_CONCAT
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
                    HdlValueInt: 1
            HdlDirection: INTERNAL
        HdlIdDef: TACTL_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACTL
            HdlDirection: INTERNAL
        HdlIdDef: TAR_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TAR
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL0_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACCTL0
            HdlDirection: INTERNAL
        HdlIdDef: TACCR0_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACCR0
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL1_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACCTL1
            HdlDirection: INTERNAL
        HdlIdDef: TACCR1_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACCR1
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL2_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACCTL2
            HdlDirection: INTERNAL
        HdlIdDef: TACCR2_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACCR2
            HdlDirection: INTERNAL
        HdlIdDef: TAIV_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TAIV
            HdlDirection: INTERNAL
    INS list@@objs to omsp_timerA

UPD HdlModuleDec@@omsp_timerA to omsp_timerA
    MOV list@@ports to omsp_timerA
    list: ports
        HdlIdDef: irq_ta0
            HdlOp: AND
                list: ops
                    HdlOp: INDEX
                        list: ops
                            HdlValueId: tacctl0
                            HdlValueInt: 0
                    HdlOp: INDEX
                        list: ops
                            HdlValueId: tacctl0
                            HdlValueInt: 4
            HdlDirection: OUT
        HdlIdDef: irq_ta1
            HdlOp: OR
                list: ops
                    HdlOp: OR
                        list: ops
                            HdlOp: AND
                                list: ops
                                    HdlOp: INDEX
                                        list: ops
                                            HdlValueId: tactl
                                            HdlValueInt: 0
                                    HdlOp: INDEX
                                        list: ops
                                            HdlValueId: tactl
                                            HdlValueInt: 1
                            HdlOp: AND
                                list: ops
                                    HdlOp: INDEX
                                        list: ops
                                            HdlValueId: tacctl1
                                            HdlValueInt: 0
                                    HdlOp: INDEX
                                        list: ops
                                            HdlValueId: tacctl1
                                            HdlValueInt: 4
                    HdlOp: AND
                        list: ops
                            HdlOp: INDEX
                                list: ops
                                    HdlValueId: tacctl2
                                    HdlValueInt: 0
                            HdlOp: INDEX
                                list: ops
                                    HdlValueId: tacctl2
                                    HdlValueInt: 4
            HdlDirection: OUT
        HdlIdDef: per_dout
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlValueInt: 15
                            HdlValueInt: 0
            HdlOp: OR
                list: ops
                    HdlOp: OR
                        list: ops
                            HdlOp: OR
                                list: ops
                                    HdlOp: OR
                                        list: ops
                                            HdlOp: OR
                                                list: ops
                                                    HdlOp: OR
                                                        list: ops
                                                            HdlOp: OR
                                                                list: ops
                                                                    HdlOp: OR
                                                                        list: ops
                                                                            HdlValueId: tactl_rd
                                                                            HdlValueId: tar_rd
                                                                    HdlValueId: tacctl0_rd
                                                            HdlValueId: taccr0_rd
                                                    HdlValueId: tacctl1_rd
                                            HdlValueId: taccr1_rd
                                    HdlValueId: tacctl2_rd
                            HdlValueId: taccr2_rd
                    HdlValueId: taiv_rd
            HdlDirection: OUT
        HdlIdDef: ta_out0
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: reg
            HdlDirection: OUT
        HdlIdDef: ta_out0_en
            HdlDirection: OUT
        HdlIdDef: ta_out1
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: reg
            HdlDirection: OUT
        HdlIdDef: ta_out1_en
            HdlDirection: OUT
        HdlIdDef: ta_out2
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: reg
            HdlDirection: OUT
        HdlIdDef: ta_out2_en
            HdlDirection: OUT
        HdlIdDef: aclk_en
            HdlDirection: IN
        HdlIdDef: dbg_freeze
            HdlDirection: IN
        HdlIdDef: inclk
            HdlDirection: IN
        HdlIdDef: irq_ta0_acc
            HdlDirection: IN
        HdlIdDef: mclk
            HdlDirection: IN
        HdlIdDef: per_addr
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlValueInt: 7
                            HdlValueInt: 0
            HdlDirection: IN
        HdlIdDef: per_din
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlValueInt: 15
                            HdlValueInt: 0
            HdlDirection: IN
        HdlIdDef: per_en
            HdlDirection: IN
        HdlIdDef: per_we
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlValueInt: 1
                            HdlValueInt: 0
            HdlDirection: IN
        HdlIdDef: puc
            HdlDirection: IN
        HdlIdDef: smclk_en
            HdlDirection: IN
        HdlIdDef: ta_cci0a
            HdlDirection: IN
        HdlIdDef: ta_cci0b
            HdlDirection: IN
        HdlIdDef: ta_cci1a
            HdlDirection: IN
        HdlIdDef: ta_cci1b
            HdlDirection: IN
        HdlIdDef: ta_cci2a
            HdlDirection: IN
        HdlIdDef: ta_cci2b
            HdlDirection: IN
        HdlIdDef: taclk
            HdlDirection: IN
    DEL list@@params from omsp_timerA
    list: params
        HdlIdDef: TACTL
            HdlValueInt: 160
            HdlDirection: INTERNAL
        HdlIdDef: TAR
            HdlValueInt: 170
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL0
            HdlValueInt: 162
            HdlDirection: INTERNAL
        HdlIdDef: TACCR0
            HdlValueInt: 172
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL1
            HdlValueInt: 164
            HdlDirection: INTERNAL
        HdlIdDef: TACCR1
            HdlValueInt: 174
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL2
            HdlValueInt: 166
            HdlDirection: INTERNAL
        HdlIdDef: TACCR2
            HdlValueInt: 176
            HdlDirection: INTERNAL
        HdlIdDef: TAIV
            HdlValueInt: 12e
            HdlDirection: INTERNAL
        HdlIdDef: TACTL_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACTL
            HdlDirection: INTERNAL
        HdlIdDef: TAR_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TAR
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL0_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACCTL0
            HdlDirection: INTERNAL
        HdlIdDef: TACCR0_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACCR0
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL1_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACCTL1
            HdlDirection: INTERNAL
        HdlIdDef: TACCR1_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACCR1
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL2_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACCTL2
            HdlDirection: INTERNAL
        HdlIdDef: TACCR2_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACCR2
            HdlDirection: INTERNAL
        HdlIdDef: TAIV_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TAIV
            HdlDirection: INTERNAL
    DEL list@@objs from omsp_timerA

UPD HdlStmProcess@@ to 
    MOV list@@sensitivity to 
    list: sensitivity
        HdlOp: RISING
            list: ops
                HdlValueId: mclk
        HdlOp: RISING
            list: ops
                HdlValueId: puc
    UPD HdlOp@@RISING to RISING
        UPD HdlValueId@@puc to puc_rst

UPD HdlStmProcess@@ to 
    MOV list@@sensitivity to 
    list: sensitivity
        HdlOp: RISING
            list: ops
                HdlValueId: mclk
        HdlOp: RISING
            list: ops
                HdlValueId: puc
    UPD HdlOp@@RISING to RISING
        UPD HdlValueId@@puc to puc_rst

UPD HdlStmIf@@body to body
    UPD HdlValueId@@puc to puc_rst

UPD HdlStmIf@@body to body
    UPD HdlValueId@@puc to puc_rst

DEL HdlModuleDec@@omsp_timerA from omsp_timerA


CommitId: 7c253ff535a74a601fef5ff494f81df6e4d66460
Re-organized the "openMSP430_defines.v" file.
--- a/fpga/altera_de1_board/rtl/verilog/openmsp430/periph/omsp_timerA.v
+++ b/fpga/altera_de1_board/rtl/verilog/openmsp430/periph/omsp_timerA.v
@@ -213,8 +223,8 @@ wire        tacctl0_wr = reg_wr[TACCTL0];
 wire        ccifg0_set;
 wire        cov0_set;   
 
-always @ (posedge mclk or posedge puc)
-  if (puc)             tacctl0  <=  16'h0000;
+always @ (posedge mclk or posedge puc_rst)
+  if (puc_rst)         tacctl0  <=  16'h0000;
   else if (tacctl0_wr) tacctl0  <=  ((per_din & 16'hf9f7) | {14'h0000, cov0_set, ccifg0_set}) & {15'h7fff, ~irq_ta0_acc};
   else                 tacctl0  <=  (tacctl0              | {14'h0000, cov0_set, ccifg0_set}) & {15'h7fff, ~irq_ta0_acc};
 

ParseResult:
INS HdlModuleDec@@omsp_timerA to omsp_timerA

UPD HdlModuleDec@@omsp_timerA to omsp_timerA
    INS list@@params to omsp_timerA
    list: params
        HdlIdDef: BASE_ADDR
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlValueInt: 14
                            HdlValueInt: 0
            HdlValueInt: 0100
            HdlDirection: INTERNAL
        HdlIdDef: DEC_WD
            HdlValueInt: 7
            HdlDirection: INTERNAL
        HdlIdDef: TACTL
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 60
            HdlDirection: INTERNAL
        HdlIdDef: TAR
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 70
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL0
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 62
            HdlDirection: INTERNAL
        HdlIdDef: TACCR0
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 72
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL1
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 64
            HdlDirection: INTERNAL
        HdlIdDef: TACCR1
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 74
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL2
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 66
            HdlDirection: INTERNAL
        HdlIdDef: TACCR2
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 76
            HdlDirection: INTERNAL
        HdlIdDef: TAIV
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 2e
            HdlDirection: INTERNAL
        HdlIdDef: DEC_SZ
            HdlOp: POW
                list: ops
                    HdlValueInt: 2
                    HdlValueId: DEC_WD
            HdlDirection: INTERNAL
        HdlIdDef: BASE_REG
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: CONCAT
                list: ops
                    HdlOp: REPL_CONCAT
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
                    HdlValueInt: 1
            HdlDirection: INTERNAL
        HdlIdDef: TACTL_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACTL
            HdlDirection: INTERNAL
        HdlIdDef: TAR_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TAR
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL0_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACCTL0
            HdlDirection: INTERNAL
        HdlIdDef: TACCR0_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACCR0
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL1_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACCTL1
            HdlDirection: INTERNAL
        HdlIdDef: TACCR1_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACCR1
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL2_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACCTL2
            HdlDirection: INTERNAL
        HdlIdDef: TACCR2_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACCR2
            HdlDirection: INTERNAL
        HdlIdDef: TAIV_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TAIV
            HdlDirection: INTERNAL
    INS list@@objs to omsp_timerA

UPD HdlModuleDec@@omsp_timerA to omsp_timerA
    MOV list@@ports to omsp_timerA
    list: ports
        HdlIdDef: irq_ta0
            HdlOp: AND
                list: ops
                    HdlOp: INDEX
                        list: ops
                            HdlValueId: tacctl0
                            HdlValueInt: 0
                    HdlOp: INDEX
                        list: ops
                            HdlValueId: tacctl0
                            HdlValueInt: 4
            HdlDirection: OUT
        HdlIdDef: irq_ta1
            HdlOp: OR
                list: ops
                    HdlOp: OR
                        list: ops
                            HdlOp: AND
                                list: ops
                                    HdlOp: INDEX
                                        list: ops
                                            HdlValueId: tactl
                                            HdlValueInt: 0
                                    HdlOp: INDEX
                                        list: ops
                                            HdlValueId: tactl
                                            HdlValueInt: 1
                            HdlOp: AND
                                list: ops
                                    HdlOp: INDEX
                                        list: ops
                                            HdlValueId: tacctl1
                                            HdlValueInt: 0
                                    HdlOp: INDEX
                                        list: ops
                                            HdlValueId: tacctl1
                                            HdlValueInt: 4
                    HdlOp: AND
                        list: ops
                            HdlOp: INDEX
                                list: ops
                                    HdlValueId: tacctl2
                                    HdlValueInt: 0
                            HdlOp: INDEX
                                list: ops
                                    HdlValueId: tacctl2
                                    HdlValueInt: 4
            HdlDirection: OUT
        HdlIdDef: per_dout
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlValueInt: 15
                            HdlValueInt: 0
            HdlOp: OR
                list: ops
                    HdlOp: OR
                        list: ops
                            HdlOp: OR
                                list: ops
                                    HdlOp: OR
                                        list: ops
                                            HdlOp: OR
                                                list: ops
                                                    HdlOp: OR
                                                        list: ops
                                                            HdlOp: OR
                                                                list: ops
                                                                    HdlOp: OR
                                                                        list: ops
                                                                            HdlValueId: tactl_rd
                                                                            HdlValueId: tar_rd
                                                                    HdlValueId: tacctl0_rd
                                                            HdlValueId: taccr0_rd
                                                    HdlValueId: tacctl1_rd
                                            HdlValueId: taccr1_rd
                                    HdlValueId: tacctl2_rd
                            HdlValueId: taccr2_rd
                    HdlValueId: taiv_rd
            HdlDirection: OUT
        HdlIdDef: ta_out0
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: reg
            HdlDirection: OUT
        HdlIdDef: ta_out0_en
            HdlDirection: OUT
        HdlIdDef: ta_out1
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: reg
            HdlDirection: OUT
        HdlIdDef: ta_out1_en
            HdlDirection: OUT
        HdlIdDef: ta_out2
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: reg
            HdlDirection: OUT
        HdlIdDef: ta_out2_en
            HdlDirection: OUT
        HdlIdDef: aclk_en
            HdlDirection: IN
        HdlIdDef: dbg_freeze
            HdlDirection: IN
        HdlIdDef: inclk
            HdlDirection: IN
        HdlIdDef: irq_ta0_acc
            HdlDirection: IN
        HdlIdDef: mclk
            HdlDirection: IN
        HdlIdDef: per_addr
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlValueInt: 7
                            HdlValueInt: 0
            HdlDirection: IN
        HdlIdDef: per_din
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlValueInt: 15
                            HdlValueInt: 0
            HdlDirection: IN
        HdlIdDef: per_en
            HdlDirection: IN
        HdlIdDef: per_we
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlValueInt: 1
                            HdlValueInt: 0
            HdlDirection: IN
        HdlIdDef: puc
            HdlDirection: IN
        HdlIdDef: smclk_en
            HdlDirection: IN
        HdlIdDef: ta_cci0a
            HdlDirection: IN
        HdlIdDef: ta_cci0b
            HdlDirection: IN
        HdlIdDef: ta_cci1a
            HdlDirection: IN
        HdlIdDef: ta_cci1b
            HdlDirection: IN
        HdlIdDef: ta_cci2a
            HdlDirection: IN
        HdlIdDef: ta_cci2b
            HdlDirection: IN
        HdlIdDef: taclk
            HdlDirection: IN
    DEL list@@params from omsp_timerA
    list: params
        HdlIdDef: TACTL
            HdlValueInt: 160
            HdlDirection: INTERNAL
        HdlIdDef: TAR
            HdlValueInt: 170
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL0
            HdlValueInt: 162
            HdlDirection: INTERNAL
        HdlIdDef: TACCR0
            HdlValueInt: 172
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL1
            HdlValueInt: 164
            HdlDirection: INTERNAL
        HdlIdDef: TACCR1
            HdlValueInt: 174
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL2
            HdlValueInt: 166
            HdlDirection: INTERNAL
        HdlIdDef: TACCR2
            HdlValueInt: 176
            HdlDirection: INTERNAL
        HdlIdDef: TAIV
            HdlValueInt: 12e
            HdlDirection: INTERNAL
        HdlIdDef: TACTL_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACTL
            HdlDirection: INTERNAL
        HdlIdDef: TAR_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TAR
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL0_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACCTL0
            HdlDirection: INTERNAL
        HdlIdDef: TACCR0_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACCR0
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL1_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACCTL1
            HdlDirection: INTERNAL
        HdlIdDef: TACCR1_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACCR1
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL2_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACCTL2
            HdlDirection: INTERNAL
        HdlIdDef: TACCR2_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACCR2
            HdlDirection: INTERNAL
        HdlIdDef: TAIV_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TAIV
            HdlDirection: INTERNAL
    DEL list@@objs from omsp_timerA

UPD HdlStmProcess@@ to 
    MOV list@@sensitivity to 
    list: sensitivity
        HdlOp: RISING
            list: ops
                HdlValueId: mclk
        HdlOp: RISING
            list: ops
                HdlValueId: puc
    UPD HdlOp@@RISING to RISING
        UPD HdlValueId@@puc to puc_rst

UPD HdlStmIf@@body to body
    UPD HdlValueId@@puc to puc_rst

DEL HdlModuleDec@@omsp_timerA from omsp_timerA


CommitId: 7c253ff535a74a601fef5ff494f81df6e4d66460
Re-organized the "openMSP430_defines.v" file.
--- a/fpga/altera_de1_board/rtl/verilog/openmsp430/periph/omsp_timerA.v
+++ b/fpga/altera_de1_board/rtl/verilog/openmsp430/periph/omsp_timerA.v
@@ -230,8 +240,8 @@ reg  [15:0] taccr0;
 wire        taccr0_wr = reg_wr[TACCR0];
 wire        cci0_cap;
 
-always @ (posedge mclk or posedge puc)
-  if (puc)            taccr0 <=  16'h0000;
+always @ (posedge mclk or posedge puc_rst)
+  if (puc_rst)        taccr0 <=  16'h0000;
   else if (taccr0_wr) taccr0 <=  per_din;
   else if (cci0_cap)  taccr0 <=  tar;
 

ParseResult:
INS HdlModuleDec@@omsp_timerA to omsp_timerA

UPD HdlModuleDec@@omsp_timerA to omsp_timerA
    INS list@@params to omsp_timerA
    list: params
        HdlIdDef: BASE_ADDR
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlValueInt: 14
                            HdlValueInt: 0
            HdlValueInt: 0100
            HdlDirection: INTERNAL
        HdlIdDef: DEC_WD
            HdlValueInt: 7
            HdlDirection: INTERNAL
        HdlIdDef: TACTL
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 60
            HdlDirection: INTERNAL
        HdlIdDef: TAR
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 70
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL0
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 62
            HdlDirection: INTERNAL
        HdlIdDef: TACCR0
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 72
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL1
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 64
            HdlDirection: INTERNAL
        HdlIdDef: TACCR1
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 74
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL2
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 66
            HdlDirection: INTERNAL
        HdlIdDef: TACCR2
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 76
            HdlDirection: INTERNAL
        HdlIdDef: TAIV
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 2e
            HdlDirection: INTERNAL
        HdlIdDef: DEC_SZ
            HdlOp: POW
                list: ops
                    HdlValueInt: 2
                    HdlValueId: DEC_WD
            HdlDirection: INTERNAL
        HdlIdDef: BASE_REG
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: CONCAT
                list: ops
                    HdlOp: REPL_CONCAT
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
                    HdlValueInt: 1
            HdlDirection: INTERNAL
        HdlIdDef: TACTL_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACTL
            HdlDirection: INTERNAL
        HdlIdDef: TAR_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TAR
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL0_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACCTL0
            HdlDirection: INTERNAL
        HdlIdDef: TACCR0_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACCR0
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL1_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACCTL1
            HdlDirection: INTERNAL
        HdlIdDef: TACCR1_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACCR1
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL2_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACCTL2
            HdlDirection: INTERNAL
        HdlIdDef: TACCR2_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACCR2
            HdlDirection: INTERNAL
        HdlIdDef: TAIV_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TAIV
            HdlDirection: INTERNAL
    INS list@@objs to omsp_timerA

UPD HdlModuleDec@@omsp_timerA to omsp_timerA
    MOV list@@ports to omsp_timerA
    list: ports
        HdlIdDef: irq_ta0
            HdlOp: AND
                list: ops
                    HdlOp: INDEX
                        list: ops
                            HdlValueId: tacctl0
                            HdlValueInt: 0
                    HdlOp: INDEX
                        list: ops
                            HdlValueId: tacctl0
                            HdlValueInt: 4
            HdlDirection: OUT
        HdlIdDef: irq_ta1
            HdlOp: OR
                list: ops
                    HdlOp: OR
                        list: ops
                            HdlOp: AND
                                list: ops
                                    HdlOp: INDEX
                                        list: ops
                                            HdlValueId: tactl
                                            HdlValueInt: 0
                                    HdlOp: INDEX
                                        list: ops
                                            HdlValueId: tactl
                                            HdlValueInt: 1
                            HdlOp: AND
                                list: ops
                                    HdlOp: INDEX
                                        list: ops
                                            HdlValueId: tacctl1
                                            HdlValueInt: 0
                                    HdlOp: INDEX
                                        list: ops
                                            HdlValueId: tacctl1
                                            HdlValueInt: 4
                    HdlOp: AND
                        list: ops
                            HdlOp: INDEX
                                list: ops
                                    HdlValueId: tacctl2
                                    HdlValueInt: 0
                            HdlOp: INDEX
                                list: ops
                                    HdlValueId: tacctl2
                                    HdlValueInt: 4
            HdlDirection: OUT
        HdlIdDef: per_dout
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlValueInt: 15
                            HdlValueInt: 0
            HdlOp: OR
                list: ops
                    HdlOp: OR
                        list: ops
                            HdlOp: OR
                                list: ops
                                    HdlOp: OR
                                        list: ops
                                            HdlOp: OR
                                                list: ops
                                                    HdlOp: OR
                                                        list: ops
                                                            HdlOp: OR
                                                                list: ops
                                                                    HdlOp: OR
                                                                        list: ops
                                                                            HdlValueId: tactl_rd
                                                                            HdlValueId: tar_rd
                                                                    HdlValueId: tacctl0_rd
                                                            HdlValueId: taccr0_rd
                                                    HdlValueId: tacctl1_rd
                                            HdlValueId: taccr1_rd
                                    HdlValueId: tacctl2_rd
                            HdlValueId: taccr2_rd
                    HdlValueId: taiv_rd
            HdlDirection: OUT
        HdlIdDef: ta_out0
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: reg
            HdlDirection: OUT
        HdlIdDef: ta_out0_en
            HdlDirection: OUT
        HdlIdDef: ta_out1
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: reg
            HdlDirection: OUT
        HdlIdDef: ta_out1_en
            HdlDirection: OUT
        HdlIdDef: ta_out2
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: reg
            HdlDirection: OUT
        HdlIdDef: ta_out2_en
            HdlDirection: OUT
        HdlIdDef: aclk_en
            HdlDirection: IN
        HdlIdDef: dbg_freeze
            HdlDirection: IN
        HdlIdDef: inclk
            HdlDirection: IN
        HdlIdDef: irq_ta0_acc
            HdlDirection: IN
        HdlIdDef: mclk
            HdlDirection: IN
        HdlIdDef: per_addr
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlValueInt: 7
                            HdlValueInt: 0
            HdlDirection: IN
        HdlIdDef: per_din
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlValueInt: 15
                            HdlValueInt: 0
            HdlDirection: IN
        HdlIdDef: per_en
            HdlDirection: IN
        HdlIdDef: per_we
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlValueInt: 1
                            HdlValueInt: 0
            HdlDirection: IN
        HdlIdDef: puc
            HdlDirection: IN
        HdlIdDef: smclk_en
            HdlDirection: IN
        HdlIdDef: ta_cci0a
            HdlDirection: IN
        HdlIdDef: ta_cci0b
            HdlDirection: IN
        HdlIdDef: ta_cci1a
            HdlDirection: IN
        HdlIdDef: ta_cci1b
            HdlDirection: IN
        HdlIdDef: ta_cci2a
            HdlDirection: IN
        HdlIdDef: ta_cci2b
            HdlDirection: IN
        HdlIdDef: taclk
            HdlDirection: IN
    DEL list@@params from omsp_timerA
    list: params
        HdlIdDef: TACTL
            HdlValueInt: 160
            HdlDirection: INTERNAL
        HdlIdDef: TAR
            HdlValueInt: 170
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL0
            HdlValueInt: 162
            HdlDirection: INTERNAL
        HdlIdDef: TACCR0
            HdlValueInt: 172
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL1
            HdlValueInt: 164
            HdlDirection: INTERNAL
        HdlIdDef: TACCR1
            HdlValueInt: 174
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL2
            HdlValueInt: 166
            HdlDirection: INTERNAL
        HdlIdDef: TACCR2
            HdlValueInt: 176
            HdlDirection: INTERNAL
        HdlIdDef: TAIV
            HdlValueInt: 12e
            HdlDirection: INTERNAL
        HdlIdDef: TACTL_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACTL
            HdlDirection: INTERNAL
        HdlIdDef: TAR_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TAR
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL0_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACCTL0
            HdlDirection: INTERNAL
        HdlIdDef: TACCR0_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACCR0
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL1_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACCTL1
            HdlDirection: INTERNAL
        HdlIdDef: TACCR1_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACCR1
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL2_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACCTL2
            HdlDirection: INTERNAL
        HdlIdDef: TACCR2_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACCR2
            HdlDirection: INTERNAL
        HdlIdDef: TAIV_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TAIV
            HdlDirection: INTERNAL
    DEL list@@objs from omsp_timerA

DEL HdlModuleDec@@omsp_timerA from omsp_timerA


CommitId: 7c253ff535a74a601fef5ff494f81df6e4d66460
Re-organized the "openMSP430_defines.v" file.
--- a/fpga/altera_de1_board/rtl/verilog/openmsp430/periph/omsp_timerA.v
+++ b/fpga/altera_de1_board/rtl/verilog/openmsp430/periph/omsp_timerA.v
@@ -245,8 +255,8 @@ wire        ccifg1_set;
 wire        ccifg1_clr;
 wire        cov1_set;   
    
-always @ (posedge mclk or posedge puc)
-  if (puc)             tacctl1 <=  16'h0000;
+always @ (posedge mclk or posedge puc_rst)
+  if (puc_rst)         tacctl1 <=  16'h0000;
   else if (tacctl1_wr) tacctl1 <=  ((per_din & 16'hf9f7) | {14'h0000, cov1_set, ccifg1_set}) & {15'h7fff, ~ccifg1_clr};
   else                 tacctl1 <=  (tacctl1              | {14'h0000, cov1_set, ccifg1_set}) & {15'h7fff, ~ccifg1_clr};
 

ParseResult:
INS HdlModuleDec@@omsp_timerA to omsp_timerA

UPD HdlModuleDec@@omsp_timerA to omsp_timerA
    INS list@@params to omsp_timerA
    list: params
        HdlIdDef: BASE_ADDR
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlValueInt: 14
                            HdlValueInt: 0
            HdlValueInt: 0100
            HdlDirection: INTERNAL
        HdlIdDef: DEC_WD
            HdlValueInt: 7
            HdlDirection: INTERNAL
        HdlIdDef: TACTL
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 60
            HdlDirection: INTERNAL
        HdlIdDef: TAR
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 70
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL0
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 62
            HdlDirection: INTERNAL
        HdlIdDef: TACCR0
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 72
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL1
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 64
            HdlDirection: INTERNAL
        HdlIdDef: TACCR1
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 74
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL2
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 66
            HdlDirection: INTERNAL
        HdlIdDef: TACCR2
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 76
            HdlDirection: INTERNAL
        HdlIdDef: TAIV
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 2e
            HdlDirection: INTERNAL
        HdlIdDef: DEC_SZ
            HdlOp: POW
                list: ops
                    HdlValueInt: 2
                    HdlValueId: DEC_WD
            HdlDirection: INTERNAL
        HdlIdDef: BASE_REG
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: CONCAT
                list: ops
                    HdlOp: REPL_CONCAT
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
                    HdlValueInt: 1
            HdlDirection: INTERNAL
        HdlIdDef: TACTL_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACTL
            HdlDirection: INTERNAL
        HdlIdDef: TAR_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TAR
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL0_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACCTL0
            HdlDirection: INTERNAL
        HdlIdDef: TACCR0_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACCR0
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL1_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACCTL1
            HdlDirection: INTERNAL
        HdlIdDef: TACCR1_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACCR1
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL2_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACCTL2
            HdlDirection: INTERNAL
        HdlIdDef: TACCR2_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACCR2
            HdlDirection: INTERNAL
        HdlIdDef: TAIV_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TAIV
            HdlDirection: INTERNAL
    INS list@@objs to omsp_timerA

UPD HdlModuleDec@@omsp_timerA to omsp_timerA
    MOV list@@ports to omsp_timerA
    list: ports
        HdlIdDef: irq_ta0
            HdlOp: AND
                list: ops
                    HdlOp: INDEX
                        list: ops
                            HdlValueId: tacctl0
                            HdlValueInt: 0
                    HdlOp: INDEX
                        list: ops
                            HdlValueId: tacctl0
                            HdlValueInt: 4
            HdlDirection: OUT
        HdlIdDef: irq_ta1
            HdlOp: OR
                list: ops
                    HdlOp: OR
                        list: ops
                            HdlOp: AND
                                list: ops
                                    HdlOp: INDEX
                                        list: ops
                                            HdlValueId: tactl
                                            HdlValueInt: 0
                                    HdlOp: INDEX
                                        list: ops
                                            HdlValueId: tactl
                                            HdlValueInt: 1
                            HdlOp: AND
                                list: ops
                                    HdlOp: INDEX
                                        list: ops
                                            HdlValueId: tacctl1
                                            HdlValueInt: 0
                                    HdlOp: INDEX
                                        list: ops
                                            HdlValueId: tacctl1
                                            HdlValueInt: 4
                    HdlOp: AND
                        list: ops
                            HdlOp: INDEX
                                list: ops
                                    HdlValueId: tacctl2
                                    HdlValueInt: 0
                            HdlOp: INDEX
                                list: ops
                                    HdlValueId: tacctl2
                                    HdlValueInt: 4
            HdlDirection: OUT
        HdlIdDef: per_dout
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlValueInt: 15
                            HdlValueInt: 0
            HdlOp: OR
                list: ops
                    HdlOp: OR
                        list: ops
                            HdlOp: OR
                                list: ops
                                    HdlOp: OR
                                        list: ops
                                            HdlOp: OR
                                                list: ops
                                                    HdlOp: OR
                                                        list: ops
                                                            HdlOp: OR
                                                                list: ops
                                                                    HdlOp: OR
                                                                        list: ops
                                                                            HdlValueId: tactl_rd
                                                                            HdlValueId: tar_rd
                                                                    HdlValueId: tacctl0_rd
                                                            HdlValueId: taccr0_rd
                                                    HdlValueId: tacctl1_rd
                                            HdlValueId: taccr1_rd
                                    HdlValueId: tacctl2_rd
                            HdlValueId: taccr2_rd
                    HdlValueId: taiv_rd
            HdlDirection: OUT
        HdlIdDef: ta_out0
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: reg
            HdlDirection: OUT
        HdlIdDef: ta_out0_en
            HdlDirection: OUT
        HdlIdDef: ta_out1
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: reg
            HdlDirection: OUT
        HdlIdDef: ta_out1_en
            HdlDirection: OUT
        HdlIdDef: ta_out2
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: reg
            HdlDirection: OUT
        HdlIdDef: ta_out2_en
            HdlDirection: OUT
        HdlIdDef: aclk_en
            HdlDirection: IN
        HdlIdDef: dbg_freeze
            HdlDirection: IN
        HdlIdDef: inclk
            HdlDirection: IN
        HdlIdDef: irq_ta0_acc
            HdlDirection: IN
        HdlIdDef: mclk
            HdlDirection: IN
        HdlIdDef: per_addr
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlValueInt: 7
                            HdlValueInt: 0
            HdlDirection: IN
        HdlIdDef: per_din
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlValueInt: 15
                            HdlValueInt: 0
            HdlDirection: IN
        HdlIdDef: per_en
            HdlDirection: IN
        HdlIdDef: per_we
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlValueInt: 1
                            HdlValueInt: 0
            HdlDirection: IN
        HdlIdDef: puc
            HdlDirection: IN
        HdlIdDef: smclk_en
            HdlDirection: IN
        HdlIdDef: ta_cci0a
            HdlDirection: IN
        HdlIdDef: ta_cci0b
            HdlDirection: IN
        HdlIdDef: ta_cci1a
            HdlDirection: IN
        HdlIdDef: ta_cci1b
            HdlDirection: IN
        HdlIdDef: ta_cci2a
            HdlDirection: IN
        HdlIdDef: ta_cci2b
            HdlDirection: IN
        HdlIdDef: taclk
            HdlDirection: IN
    DEL list@@params from omsp_timerA
    list: params
        HdlIdDef: TACTL
            HdlValueInt: 160
            HdlDirection: INTERNAL
        HdlIdDef: TAR
            HdlValueInt: 170
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL0
            HdlValueInt: 162
            HdlDirection: INTERNAL
        HdlIdDef: TACCR0
            HdlValueInt: 172
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL1
            HdlValueInt: 164
            HdlDirection: INTERNAL
        HdlIdDef: TACCR1
            HdlValueInt: 174
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL2
            HdlValueInt: 166
            HdlDirection: INTERNAL
        HdlIdDef: TACCR2
            HdlValueInt: 176
            HdlDirection: INTERNAL
        HdlIdDef: TAIV
            HdlValueInt: 12e
            HdlDirection: INTERNAL
        HdlIdDef: TACTL_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACTL
            HdlDirection: INTERNAL
        HdlIdDef: TAR_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TAR
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL0_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACCTL0
            HdlDirection: INTERNAL
        HdlIdDef: TACCR0_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACCR0
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL1_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACCTL1
            HdlDirection: INTERNAL
        HdlIdDef: TACCR1_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACCR1
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL2_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACCTL2
            HdlDirection: INTERNAL
        HdlIdDef: TACCR2_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACCR2
            HdlDirection: INTERNAL
        HdlIdDef: TAIV_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TAIV
            HdlDirection: INTERNAL
    DEL list@@objs from omsp_timerA

DEL HdlModuleDec@@omsp_timerA from omsp_timerA


CommitId: 7c253ff535a74a601fef5ff494f81df6e4d66460
Re-organized the "openMSP430_defines.v" file.
--- a/fpga/altera_de1_board/rtl/verilog/openmsp430/periph/omsp_timerA.v
+++ b/fpga/altera_de1_board/rtl/verilog/openmsp430/periph/omsp_timerA.v
@@ -262,8 +272,8 @@ reg  [15:0] taccr1;
 wire        taccr1_wr = reg_wr[TACCR1];
 wire        cci1_cap;
 
-always @ (posedge mclk or posedge puc)
-  if (puc)            taccr1 <=  16'h0000;
+always @ (posedge mclk or posedge puc_rst)
+  if (puc_rst)        taccr1 <=  16'h0000;
   else if (taccr1_wr) taccr1 <=  per_din;
   else if (cci1_cap)  taccr1 <=  tar;
 

ParseResult:
INS HdlModuleDec@@omsp_timerA to omsp_timerA

UPD HdlModuleDec@@omsp_timerA to omsp_timerA
    INS list@@params to omsp_timerA
    list: params
        HdlIdDef: BASE_ADDR
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlValueInt: 14
                            HdlValueInt: 0
            HdlValueInt: 0100
            HdlDirection: INTERNAL
        HdlIdDef: DEC_WD
            HdlValueInt: 7
            HdlDirection: INTERNAL
        HdlIdDef: TACTL
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 60
            HdlDirection: INTERNAL
        HdlIdDef: TAR
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 70
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL0
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 62
            HdlDirection: INTERNAL
        HdlIdDef: TACCR0
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 72
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL1
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 64
            HdlDirection: INTERNAL
        HdlIdDef: TACCR1
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 74
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL2
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 66
            HdlDirection: INTERNAL
        HdlIdDef: TACCR2
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 76
            HdlDirection: INTERNAL
        HdlIdDef: TAIV
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 2e
            HdlDirection: INTERNAL
        HdlIdDef: DEC_SZ
            HdlOp: POW
                list: ops
                    HdlValueInt: 2
                    HdlValueId: DEC_WD
            HdlDirection: INTERNAL
        HdlIdDef: BASE_REG
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: CONCAT
                list: ops
                    HdlOp: REPL_CONCAT
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
                    HdlValueInt: 1
            HdlDirection: INTERNAL
        HdlIdDef: TACTL_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACTL
            HdlDirection: INTERNAL
        HdlIdDef: TAR_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TAR
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL0_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACCTL0
            HdlDirection: INTERNAL
        HdlIdDef: TACCR0_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACCR0
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL1_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACCTL1
            HdlDirection: INTERNAL
        HdlIdDef: TACCR1_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACCR1
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL2_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACCTL2
            HdlDirection: INTERNAL
        HdlIdDef: TACCR2_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACCR2
            HdlDirection: INTERNAL
        HdlIdDef: TAIV_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TAIV
            HdlDirection: INTERNAL
    INS list@@objs to omsp_timerA

UPD HdlModuleDec@@omsp_timerA to omsp_timerA
    MOV list@@ports to omsp_timerA
    list: ports
        HdlIdDef: irq_ta0
            HdlOp: AND
                list: ops
                    HdlOp: INDEX
                        list: ops
                            HdlValueId: tacctl0
                            HdlValueInt: 0
                    HdlOp: INDEX
                        list: ops
                            HdlValueId: tacctl0
                            HdlValueInt: 4
            HdlDirection: OUT
        HdlIdDef: irq_ta1
            HdlOp: OR
                list: ops
                    HdlOp: OR
                        list: ops
                            HdlOp: AND
                                list: ops
                                    HdlOp: INDEX
                                        list: ops
                                            HdlValueId: tactl
                                            HdlValueInt: 0
                                    HdlOp: INDEX
                                        list: ops
                                            HdlValueId: tactl
                                            HdlValueInt: 1
                            HdlOp: AND
                                list: ops
                                    HdlOp: INDEX
                                        list: ops
                                            HdlValueId: tacctl1
                                            HdlValueInt: 0
                                    HdlOp: INDEX
                                        list: ops
                                            HdlValueId: tacctl1
                                            HdlValueInt: 4
                    HdlOp: AND
                        list: ops
                            HdlOp: INDEX
                                list: ops
                                    HdlValueId: tacctl2
                                    HdlValueInt: 0
                            HdlOp: INDEX
                                list: ops
                                    HdlValueId: tacctl2
                                    HdlValueInt: 4
            HdlDirection: OUT
        HdlIdDef: per_dout
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlValueInt: 15
                            HdlValueInt: 0
            HdlOp: OR
                list: ops
                    HdlOp: OR
                        list: ops
                            HdlOp: OR
                                list: ops
                                    HdlOp: OR
                                        list: ops
                                            HdlOp: OR
                                                list: ops
                                                    HdlOp: OR
                                                        list: ops
                                                            HdlOp: OR
                                                                list: ops
                                                                    HdlOp: OR
                                                                        list: ops
                                                                            HdlValueId: tactl_rd
                                                                            HdlValueId: tar_rd
                                                                    HdlValueId: tacctl0_rd
                                                            HdlValueId: taccr0_rd
                                                    HdlValueId: tacctl1_rd
                                            HdlValueId: taccr1_rd
                                    HdlValueId: tacctl2_rd
                            HdlValueId: taccr2_rd
                    HdlValueId: taiv_rd
            HdlDirection: OUT
        HdlIdDef: ta_out0
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: reg
            HdlDirection: OUT
        HdlIdDef: ta_out0_en
            HdlDirection: OUT
        HdlIdDef: ta_out1
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: reg
            HdlDirection: OUT
        HdlIdDef: ta_out1_en
            HdlDirection: OUT
        HdlIdDef: ta_out2
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: reg
            HdlDirection: OUT
        HdlIdDef: ta_out2_en
            HdlDirection: OUT
        HdlIdDef: aclk_en
            HdlDirection: IN
        HdlIdDef: dbg_freeze
            HdlDirection: IN
        HdlIdDef: inclk
            HdlDirection: IN
        HdlIdDef: irq_ta0_acc
            HdlDirection: IN
        HdlIdDef: mclk
            HdlDirection: IN
        HdlIdDef: per_addr
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlValueInt: 7
                            HdlValueInt: 0
            HdlDirection: IN
        HdlIdDef: per_din
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlValueInt: 15
                            HdlValueInt: 0
            HdlDirection: IN
        HdlIdDef: per_en
            HdlDirection: IN
        HdlIdDef: per_we
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlValueInt: 1
                            HdlValueInt: 0
            HdlDirection: IN
        HdlIdDef: puc
            HdlDirection: IN
        HdlIdDef: smclk_en
            HdlDirection: IN
        HdlIdDef: ta_cci0a
            HdlDirection: IN
        HdlIdDef: ta_cci0b
            HdlDirection: IN
        HdlIdDef: ta_cci1a
            HdlDirection: IN
        HdlIdDef: ta_cci1b
            HdlDirection: IN
        HdlIdDef: ta_cci2a
            HdlDirection: IN
        HdlIdDef: ta_cci2b
            HdlDirection: IN
        HdlIdDef: taclk
            HdlDirection: IN
    DEL list@@params from omsp_timerA
    list: params
        HdlIdDef: TACTL
            HdlValueInt: 160
            HdlDirection: INTERNAL
        HdlIdDef: TAR
            HdlValueInt: 170
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL0
            HdlValueInt: 162
            HdlDirection: INTERNAL
        HdlIdDef: TACCR0
            HdlValueInt: 172
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL1
            HdlValueInt: 164
            HdlDirection: INTERNAL
        HdlIdDef: TACCR1
            HdlValueInt: 174
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL2
            HdlValueInt: 166
            HdlDirection: INTERNAL
        HdlIdDef: TACCR2
            HdlValueInt: 176
            HdlDirection: INTERNAL
        HdlIdDef: TAIV
            HdlValueInt: 12e
            HdlDirection: INTERNAL
        HdlIdDef: TACTL_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACTL
            HdlDirection: INTERNAL
        HdlIdDef: TAR_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TAR
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL0_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACCTL0
            HdlDirection: INTERNAL
        HdlIdDef: TACCR0_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACCR0
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL1_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACCTL1
            HdlDirection: INTERNAL
        HdlIdDef: TACCR1_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACCR1
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL2_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACCTL2
            HdlDirection: INTERNAL
        HdlIdDef: TACCR2_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACCR2
            HdlDirection: INTERNAL
        HdlIdDef: TAIV_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TAIV
            HdlDirection: INTERNAL
    DEL list@@objs from omsp_timerA

DEL HdlModuleDec@@omsp_timerA from omsp_timerA


CommitId: 7c253ff535a74a601fef5ff494f81df6e4d66460
Re-organized the "openMSP430_defines.v" file.
--- a/fpga/altera_de1_board/rtl/verilog/openmsp430/periph/omsp_timerA.v
+++ b/fpga/altera_de1_board/rtl/verilog/openmsp430/periph/omsp_timerA.v
@@ -277,8 +287,8 @@ wire        ccifg2_set;
 wire        ccifg2_clr;
 wire        cov2_set;   
    
-always @ (posedge mclk or posedge puc)
-  if (puc)             tacctl2 <=  16'h0000;
+always @ (posedge mclk or posedge puc_rst)
+  if (puc_rst)         tacctl2 <=  16'h0000;
   else if (tacctl2_wr) tacctl2 <=  ((per_din & 16'hf9f7) | {14'h0000, cov2_set, ccifg2_set}) & {15'h7fff, ~ccifg2_clr};
   else                 tacctl2 <=  (tacctl2              | {14'h0000, cov2_set, ccifg2_set}) & {15'h7fff, ~ccifg2_clr};
 

ParseResult:
INS HdlModuleDec@@omsp_timerA to omsp_timerA

UPD HdlModuleDec@@omsp_timerA to omsp_timerA
    INS list@@params to omsp_timerA
    list: params
        HdlIdDef: BASE_ADDR
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlValueInt: 14
                            HdlValueInt: 0
            HdlValueInt: 0100
            HdlDirection: INTERNAL
        HdlIdDef: DEC_WD
            HdlValueInt: 7
            HdlDirection: INTERNAL
        HdlIdDef: TACTL
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 60
            HdlDirection: INTERNAL
        HdlIdDef: TAR
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 70
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL0
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 62
            HdlDirection: INTERNAL
        HdlIdDef: TACCR0
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 72
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL1
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 64
            HdlDirection: INTERNAL
        HdlIdDef: TACCR1
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 74
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL2
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 66
            HdlDirection: INTERNAL
        HdlIdDef: TACCR2
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 76
            HdlDirection: INTERNAL
        HdlIdDef: TAIV
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 2e
            HdlDirection: INTERNAL
        HdlIdDef: DEC_SZ
            HdlOp: POW
                list: ops
                    HdlValueInt: 2
                    HdlValueId: DEC_WD
            HdlDirection: INTERNAL
        HdlIdDef: BASE_REG
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: CONCAT
                list: ops
                    HdlOp: REPL_CONCAT
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
                    HdlValueInt: 1
            HdlDirection: INTERNAL
        HdlIdDef: TACTL_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACTL
            HdlDirection: INTERNAL
        HdlIdDef: TAR_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TAR
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL0_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACCTL0
            HdlDirection: INTERNAL
        HdlIdDef: TACCR0_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACCR0
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL1_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACCTL1
            HdlDirection: INTERNAL
        HdlIdDef: TACCR1_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACCR1
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL2_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACCTL2
            HdlDirection: INTERNAL
        HdlIdDef: TACCR2_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACCR2
            HdlDirection: INTERNAL
        HdlIdDef: TAIV_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TAIV
            HdlDirection: INTERNAL
    INS list@@objs to omsp_timerA

UPD HdlModuleDec@@omsp_timerA to omsp_timerA
    MOV list@@ports to omsp_timerA
    list: ports
        HdlIdDef: irq_ta0
            HdlOp: AND
                list: ops
                    HdlOp: INDEX
                        list: ops
                            HdlValueId: tacctl0
                            HdlValueInt: 0
                    HdlOp: INDEX
                        list: ops
                            HdlValueId: tacctl0
                            HdlValueInt: 4
            HdlDirection: OUT
        HdlIdDef: irq_ta1
            HdlOp: OR
                list: ops
                    HdlOp: OR
                        list: ops
                            HdlOp: AND
                                list: ops
                                    HdlOp: INDEX
                                        list: ops
                                            HdlValueId: tactl
                                            HdlValueInt: 0
                                    HdlOp: INDEX
                                        list: ops
                                            HdlValueId: tactl
                                            HdlValueInt: 1
                            HdlOp: AND
                                list: ops
                                    HdlOp: INDEX
                                        list: ops
                                            HdlValueId: tacctl1
                                            HdlValueInt: 0
                                    HdlOp: INDEX
                                        list: ops
                                            HdlValueId: tacctl1
                                            HdlValueInt: 4
                    HdlOp: AND
                        list: ops
                            HdlOp: INDEX
                                list: ops
                                    HdlValueId: tacctl2
                                    HdlValueInt: 0
                            HdlOp: INDEX
                                list: ops
                                    HdlValueId: tacctl2
                                    HdlValueInt: 4
            HdlDirection: OUT
        HdlIdDef: per_dout
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlValueInt: 15
                            HdlValueInt: 0
            HdlOp: OR
                list: ops
                    HdlOp: OR
                        list: ops
                            HdlOp: OR
                                list: ops
                                    HdlOp: OR
                                        list: ops
                                            HdlOp: OR
                                                list: ops
                                                    HdlOp: OR
                                                        list: ops
                                                            HdlOp: OR
                                                                list: ops
                                                                    HdlOp: OR
                                                                        list: ops
                                                                            HdlValueId: tactl_rd
                                                                            HdlValueId: tar_rd
                                                                    HdlValueId: tacctl0_rd
                                                            HdlValueId: taccr0_rd
                                                    HdlValueId: tacctl1_rd
                                            HdlValueId: taccr1_rd
                                    HdlValueId: tacctl2_rd
                            HdlValueId: taccr2_rd
                    HdlValueId: taiv_rd
            HdlDirection: OUT
        HdlIdDef: ta_out0
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: reg
            HdlDirection: OUT
        HdlIdDef: ta_out0_en
            HdlDirection: OUT
        HdlIdDef: ta_out1
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: reg
            HdlDirection: OUT
        HdlIdDef: ta_out1_en
            HdlDirection: OUT
        HdlIdDef: ta_out2
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: reg
            HdlDirection: OUT
        HdlIdDef: ta_out2_en
            HdlDirection: OUT
        HdlIdDef: aclk_en
            HdlDirection: IN
        HdlIdDef: dbg_freeze
            HdlDirection: IN
        HdlIdDef: inclk
            HdlDirection: IN
        HdlIdDef: irq_ta0_acc
            HdlDirection: IN
        HdlIdDef: mclk
            HdlDirection: IN
        HdlIdDef: per_addr
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlValueInt: 7
                            HdlValueInt: 0
            HdlDirection: IN
        HdlIdDef: per_din
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlValueInt: 15
                            HdlValueInt: 0
            HdlDirection: IN
        HdlIdDef: per_en
            HdlDirection: IN
        HdlIdDef: per_we
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlValueInt: 1
                            HdlValueInt: 0
            HdlDirection: IN
        HdlIdDef: puc
            HdlDirection: IN
        HdlIdDef: smclk_en
            HdlDirection: IN
        HdlIdDef: ta_cci0a
            HdlDirection: IN
        HdlIdDef: ta_cci0b
            HdlDirection: IN
        HdlIdDef: ta_cci1a
            HdlDirection: IN
        HdlIdDef: ta_cci1b
            HdlDirection: IN
        HdlIdDef: ta_cci2a
            HdlDirection: IN
        HdlIdDef: ta_cci2b
            HdlDirection: IN
        HdlIdDef: taclk
            HdlDirection: IN
    DEL list@@params from omsp_timerA
    list: params
        HdlIdDef: TACTL
            HdlValueInt: 160
            HdlDirection: INTERNAL
        HdlIdDef: TAR
            HdlValueInt: 170
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL0
            HdlValueInt: 162
            HdlDirection: INTERNAL
        HdlIdDef: TACCR0
            HdlValueInt: 172
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL1
            HdlValueInt: 164
            HdlDirection: INTERNAL
        HdlIdDef: TACCR1
            HdlValueInt: 174
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL2
            HdlValueInt: 166
            HdlDirection: INTERNAL
        HdlIdDef: TACCR2
            HdlValueInt: 176
            HdlDirection: INTERNAL
        HdlIdDef: TAIV
            HdlValueInt: 12e
            HdlDirection: INTERNAL
        HdlIdDef: TACTL_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACTL
            HdlDirection: INTERNAL
        HdlIdDef: TAR_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TAR
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL0_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACCTL0
            HdlDirection: INTERNAL
        HdlIdDef: TACCR0_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACCR0
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL1_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACCTL1
            HdlDirection: INTERNAL
        HdlIdDef: TACCR1_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACCR1
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL2_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACCTL2
            HdlDirection: INTERNAL
        HdlIdDef: TACCR2_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACCR2
            HdlDirection: INTERNAL
        HdlIdDef: TAIV_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TAIV
            HdlDirection: INTERNAL
    DEL list@@objs from omsp_timerA

UPD HdlStmIf@@body to body
    UPD HdlValueId@@puc to puc_rst

UPD HdlStmProcess@@ to 
    UPD HdlOp@@RISING to RISING
        UPD HdlValueId@@puc to puc_rst

DEL HdlModuleDec@@omsp_timerA from omsp_timerA


CommitId: 7c253ff535a74a601fef5ff494f81df6e4d66460
Re-organized the "openMSP430_defines.v" file.
--- a/fpga/altera_de1_board/rtl/verilog/openmsp430/periph/omsp_timerA.v
+++ b/fpga/altera_de1_board/rtl/verilog/openmsp430/periph/omsp_timerA.v
@@ -294,8 +304,8 @@ reg  [15:0] taccr2;
 wire        taccr2_wr = reg_wr[TACCR2];
 wire        cci2_cap;
 
-always @ (posedge mclk or posedge puc)
-  if (puc)            taccr2 <=  16'h0000;
+always @ (posedge mclk or posedge puc_rst)
+  if (puc_rst)        taccr2 <=  16'h0000;
   else if (taccr2_wr) taccr2 <=  per_din;
   else if (cci2_cap)  taccr2 <=  tar;
 

ParseResult:
INS HdlModuleDec@@omsp_timerA to omsp_timerA

UPD HdlModuleDec@@omsp_timerA to omsp_timerA
    INS list@@params to omsp_timerA
    list: params
        HdlIdDef: BASE_ADDR
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlValueInt: 14
                            HdlValueInt: 0
            HdlValueInt: 0100
            HdlDirection: INTERNAL
        HdlIdDef: DEC_WD
            HdlValueInt: 7
            HdlDirection: INTERNAL
        HdlIdDef: TACTL
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 60
            HdlDirection: INTERNAL
        HdlIdDef: TAR
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 70
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL0
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 62
            HdlDirection: INTERNAL
        HdlIdDef: TACCR0
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 72
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL1
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 64
            HdlDirection: INTERNAL
        HdlIdDef: TACCR1
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 74
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL2
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 66
            HdlDirection: INTERNAL
        HdlIdDef: TACCR2
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 76
            HdlDirection: INTERNAL
        HdlIdDef: TAIV
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 2e
            HdlDirection: INTERNAL
        HdlIdDef: DEC_SZ
            HdlOp: POW
                list: ops
                    HdlValueInt: 2
                    HdlValueId: DEC_WD
            HdlDirection: INTERNAL
        HdlIdDef: BASE_REG
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: CONCAT
                list: ops
                    HdlOp: REPL_CONCAT
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
                    HdlValueInt: 1
            HdlDirection: INTERNAL
        HdlIdDef: TACTL_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACTL
            HdlDirection: INTERNAL
        HdlIdDef: TAR_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TAR
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL0_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACCTL0
            HdlDirection: INTERNAL
        HdlIdDef: TACCR0_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACCR0
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL1_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACCTL1
            HdlDirection: INTERNAL
        HdlIdDef: TACCR1_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACCR1
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL2_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACCTL2
            HdlDirection: INTERNAL
        HdlIdDef: TACCR2_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACCR2
            HdlDirection: INTERNAL
        HdlIdDef: TAIV_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TAIV
            HdlDirection: INTERNAL
    INS list@@objs to omsp_timerA

UPD HdlModuleDec@@omsp_timerA to omsp_timerA
    MOV list@@ports to omsp_timerA
    list: ports
        HdlIdDef: irq_ta0
            HdlOp: AND
                list: ops
                    HdlOp: INDEX
                        list: ops
                            HdlValueId: tacctl0
                            HdlValueInt: 0
                    HdlOp: INDEX
                        list: ops
                            HdlValueId: tacctl0
                            HdlValueInt: 4
            HdlDirection: OUT
        HdlIdDef: irq_ta1
            HdlOp: OR
                list: ops
                    HdlOp: OR
                        list: ops
                            HdlOp: AND
                                list: ops
                                    HdlOp: INDEX
                                        list: ops
                                            HdlValueId: tactl
                                            HdlValueInt: 0
                                    HdlOp: INDEX
                                        list: ops
                                            HdlValueId: tactl
                                            HdlValueInt: 1
                            HdlOp: AND
                                list: ops
                                    HdlOp: INDEX
                                        list: ops
                                            HdlValueId: tacctl1
                                            HdlValueInt: 0
                                    HdlOp: INDEX
                                        list: ops
                                            HdlValueId: tacctl1
                                            HdlValueInt: 4
                    HdlOp: AND
                        list: ops
                            HdlOp: INDEX
                                list: ops
                                    HdlValueId: tacctl2
                                    HdlValueInt: 0
                            HdlOp: INDEX
                                list: ops
                                    HdlValueId: tacctl2
                                    HdlValueInt: 4
            HdlDirection: OUT
        HdlIdDef: per_dout
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlValueInt: 15
                            HdlValueInt: 0
            HdlOp: OR
                list: ops
                    HdlOp: OR
                        list: ops
                            HdlOp: OR
                                list: ops
                                    HdlOp: OR
                                        list: ops
                                            HdlOp: OR
                                                list: ops
                                                    HdlOp: OR
                                                        list: ops
                                                            HdlOp: OR
                                                                list: ops
                                                                    HdlOp: OR
                                                                        list: ops
                                                                            HdlValueId: tactl_rd
                                                                            HdlValueId: tar_rd
                                                                    HdlValueId: tacctl0_rd
                                                            HdlValueId: taccr0_rd
                                                    HdlValueId: tacctl1_rd
                                            HdlValueId: taccr1_rd
                                    HdlValueId: tacctl2_rd
                            HdlValueId: taccr2_rd
                    HdlValueId: taiv_rd
            HdlDirection: OUT
        HdlIdDef: ta_out0
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: reg
            HdlDirection: OUT
        HdlIdDef: ta_out0_en
            HdlDirection: OUT
        HdlIdDef: ta_out1
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: reg
            HdlDirection: OUT
        HdlIdDef: ta_out1_en
            HdlDirection: OUT
        HdlIdDef: ta_out2
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: reg
            HdlDirection: OUT
        HdlIdDef: ta_out2_en
            HdlDirection: OUT
        HdlIdDef: aclk_en
            HdlDirection: IN
        HdlIdDef: dbg_freeze
            HdlDirection: IN
        HdlIdDef: inclk
            HdlDirection: IN
        HdlIdDef: irq_ta0_acc
            HdlDirection: IN
        HdlIdDef: mclk
            HdlDirection: IN
        HdlIdDef: per_addr
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlValueInt: 7
                            HdlValueInt: 0
            HdlDirection: IN
        HdlIdDef: per_din
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlValueInt: 15
                            HdlValueInt: 0
            HdlDirection: IN
        HdlIdDef: per_en
            HdlDirection: IN
        HdlIdDef: per_we
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlValueInt: 1
                            HdlValueInt: 0
            HdlDirection: IN
        HdlIdDef: puc
            HdlDirection: IN
        HdlIdDef: smclk_en
            HdlDirection: IN
        HdlIdDef: ta_cci0a
            HdlDirection: IN
        HdlIdDef: ta_cci0b
            HdlDirection: IN
        HdlIdDef: ta_cci1a
            HdlDirection: IN
        HdlIdDef: ta_cci1b
            HdlDirection: IN
        HdlIdDef: ta_cci2a
            HdlDirection: IN
        HdlIdDef: ta_cci2b
            HdlDirection: IN
        HdlIdDef: taclk
            HdlDirection: IN
    DEL list@@params from omsp_timerA
    list: params
        HdlIdDef: TACTL
            HdlValueInt: 160
            HdlDirection: INTERNAL
        HdlIdDef: TAR
            HdlValueInt: 170
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL0
            HdlValueInt: 162
            HdlDirection: INTERNAL
        HdlIdDef: TACCR0
            HdlValueInt: 172
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL1
            HdlValueInt: 164
            HdlDirection: INTERNAL
        HdlIdDef: TACCR1
            HdlValueInt: 174
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL2
            HdlValueInt: 166
            HdlDirection: INTERNAL
        HdlIdDef: TACCR2
            HdlValueInt: 176
            HdlDirection: INTERNAL
        HdlIdDef: TAIV
            HdlValueInt: 12e
            HdlDirection: INTERNAL
        HdlIdDef: TACTL_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACTL
            HdlDirection: INTERNAL
        HdlIdDef: TAR_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TAR
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL0_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACCTL0
            HdlDirection: INTERNAL
        HdlIdDef: TACCR0_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACCR0
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL1_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACCTL1
            HdlDirection: INTERNAL
        HdlIdDef: TACCR1_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACCR1
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL2_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACCTL2
            HdlDirection: INTERNAL
        HdlIdDef: TACCR2_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACCR2
            HdlDirection: INTERNAL
        HdlIdDef: TAIV_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TAIV
            HdlDirection: INTERNAL
    DEL list@@objs from omsp_timerA

DEL HdlModuleDec@@omsp_timerA from omsp_timerA


CommitId: 7c253ff535a74a601fef5ff494f81df6e4d66460
Re-organized the "openMSP430_defines.v" file.
--- a/fpga/altera_de1_board/rtl/verilog/openmsp430/periph/omsp_timerA.v
+++ b/fpga/altera_de1_board/rtl/verilog/openmsp430/periph/omsp_timerA.v
@@ -380,8 +411,8 @@ assign    tar_clk = sel_clk & ((tactl[`TAIDx]==2'b00) ?  1'b1         :
                                (tactl[`TAIDx]==2'b10) ? &clk_div[1:0] :
                                                         &clk_div[2:0]);
 	  
-always @ (posedge mclk or posedge puc)
-  if (puc)                                   clk_div <=  3'h0;
+always @ (posedge mclk or posedge puc_rst)
+  if (puc_rst)                               clk_div <=  3'h0;
   else if  (tar_clk | taclr)                 clk_div <=  3'h0;
   else if ((tactl[`TAMCx]!=2'b00) & sel_clk) clk_div <=  clk_div+3'h1;
 

ParseResult:
INS HdlModuleDec@@omsp_timerA to omsp_timerA

UPD HdlModuleDec@@omsp_timerA to omsp_timerA
    INS list@@params to omsp_timerA
    list: params
        HdlIdDef: BASE_ADDR
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlValueInt: 14
                            HdlValueInt: 0
            HdlValueInt: 0100
            HdlDirection: INTERNAL
        HdlIdDef: DEC_WD
            HdlValueInt: 7
            HdlDirection: INTERNAL
        HdlIdDef: TACTL
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 60
            HdlDirection: INTERNAL
        HdlIdDef: TAR
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 70
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL0
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 62
            HdlDirection: INTERNAL
        HdlIdDef: TACCR0
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 72
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL1
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 64
            HdlDirection: INTERNAL
        HdlIdDef: TACCR1
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 74
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL2
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 66
            HdlDirection: INTERNAL
        HdlIdDef: TACCR2
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 76
            HdlDirection: INTERNAL
        HdlIdDef: TAIV
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 2e
            HdlDirection: INTERNAL
        HdlIdDef: DEC_SZ
            HdlOp: POW
                list: ops
                    HdlValueInt: 2
                    HdlValueId: DEC_WD
            HdlDirection: INTERNAL
        HdlIdDef: BASE_REG
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: CONCAT
                list: ops
                    HdlOp: REPL_CONCAT
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
                    HdlValueInt: 1
            HdlDirection: INTERNAL
        HdlIdDef: TACTL_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACTL
            HdlDirection: INTERNAL
        HdlIdDef: TAR_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TAR
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL0_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACCTL0
            HdlDirection: INTERNAL
        HdlIdDef: TACCR0_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACCR0
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL1_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACCTL1
            HdlDirection: INTERNAL
        HdlIdDef: TACCR1_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACCR1
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL2_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACCTL2
            HdlDirection: INTERNAL
        HdlIdDef: TACCR2_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACCR2
            HdlDirection: INTERNAL
        HdlIdDef: TAIV_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TAIV
            HdlDirection: INTERNAL
    INS list@@objs to omsp_timerA

UPD HdlModuleDec@@omsp_timerA to omsp_timerA
    MOV list@@ports to omsp_timerA
    list: ports
        HdlIdDef: irq_ta0
            HdlOp: AND
                list: ops
                    HdlOp: INDEX
                        list: ops
                            HdlValueId: tacctl0
                            HdlValueInt: 0
                    HdlOp: INDEX
                        list: ops
                            HdlValueId: tacctl0
                            HdlValueInt: 4
            HdlDirection: OUT
        HdlIdDef: irq_ta1
            HdlOp: OR
                list: ops
                    HdlOp: OR
                        list: ops
                            HdlOp: AND
                                list: ops
                                    HdlOp: INDEX
                                        list: ops
                                            HdlValueId: tactl
                                            HdlValueInt: 0
                                    HdlOp: INDEX
                                        list: ops
                                            HdlValueId: tactl
                                            HdlValueInt: 1
                            HdlOp: AND
                                list: ops
                                    HdlOp: INDEX
                                        list: ops
                                            HdlValueId: tacctl1
                                            HdlValueInt: 0
                                    HdlOp: INDEX
                                        list: ops
                                            HdlValueId: tacctl1
                                            HdlValueInt: 4
                    HdlOp: AND
                        list: ops
                            HdlOp: INDEX
                                list: ops
                                    HdlValueId: tacctl2
                                    HdlValueInt: 0
                            HdlOp: INDEX
                                list: ops
                                    HdlValueId: tacctl2
                                    HdlValueInt: 4
            HdlDirection: OUT
        HdlIdDef: per_dout
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlValueInt: 15
                            HdlValueInt: 0
            HdlOp: OR
                list: ops
                    HdlOp: OR
                        list: ops
                            HdlOp: OR
                                list: ops
                                    HdlOp: OR
                                        list: ops
                                            HdlOp: OR
                                                list: ops
                                                    HdlOp: OR
                                                        list: ops
                                                            HdlOp: OR
                                                                list: ops
                                                                    HdlOp: OR
                                                                        list: ops
                                                                            HdlValueId: tactl_rd
                                                                            HdlValueId: tar_rd
                                                                    HdlValueId: tacctl0_rd
                                                            HdlValueId: taccr0_rd
                                                    HdlValueId: tacctl1_rd
                                            HdlValueId: taccr1_rd
                                    HdlValueId: tacctl2_rd
                            HdlValueId: taccr2_rd
                    HdlValueId: taiv_rd
            HdlDirection: OUT
        HdlIdDef: ta_out0
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: reg
            HdlDirection: OUT
        HdlIdDef: ta_out0_en
            HdlDirection: OUT
        HdlIdDef: ta_out1
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: reg
            HdlDirection: OUT
        HdlIdDef: ta_out1_en
            HdlDirection: OUT
        HdlIdDef: ta_out2
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: reg
            HdlDirection: OUT
        HdlIdDef: ta_out2_en
            HdlDirection: OUT
        HdlIdDef: aclk_en
            HdlDirection: IN
        HdlIdDef: dbg_freeze
            HdlDirection: IN
        HdlIdDef: inclk
            HdlDirection: IN
        HdlIdDef: irq_ta0_acc
            HdlDirection: IN
        HdlIdDef: mclk
            HdlDirection: IN
        HdlIdDef: per_addr
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlValueInt: 7
                            HdlValueInt: 0
            HdlDirection: IN
        HdlIdDef: per_din
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlValueInt: 15
                            HdlValueInt: 0
            HdlDirection: IN
        HdlIdDef: per_en
            HdlDirection: IN
        HdlIdDef: per_we
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlValueInt: 1
                            HdlValueInt: 0
            HdlDirection: IN
        HdlIdDef: puc
            HdlDirection: IN
        HdlIdDef: smclk_en
            HdlDirection: IN
        HdlIdDef: ta_cci0a
            HdlDirection: IN
        HdlIdDef: ta_cci0b
            HdlDirection: IN
        HdlIdDef: ta_cci1a
            HdlDirection: IN
        HdlIdDef: ta_cci1b
            HdlDirection: IN
        HdlIdDef: ta_cci2a
            HdlDirection: IN
        HdlIdDef: ta_cci2b
            HdlDirection: IN
        HdlIdDef: taclk
            HdlDirection: IN
    DEL list@@params from omsp_timerA
    list: params
        HdlIdDef: TACTL
            HdlValueInt: 160
            HdlDirection: INTERNAL
        HdlIdDef: TAR
            HdlValueInt: 170
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL0
            HdlValueInt: 162
            HdlDirection: INTERNAL
        HdlIdDef: TACCR0
            HdlValueInt: 172
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL1
            HdlValueInt: 164
            HdlDirection: INTERNAL
        HdlIdDef: TACCR1
            HdlValueInt: 174
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL2
            HdlValueInt: 166
            HdlDirection: INTERNAL
        HdlIdDef: TACCR2
            HdlValueInt: 176
            HdlDirection: INTERNAL
        HdlIdDef: TAIV
            HdlValueInt: 12e
            HdlDirection: INTERNAL
        HdlIdDef: TACTL_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACTL
            HdlDirection: INTERNAL
        HdlIdDef: TAR_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TAR
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL0_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACCTL0
            HdlDirection: INTERNAL
        HdlIdDef: TACCR0_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACCR0
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL1_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACCTL1
            HdlDirection: INTERNAL
        HdlIdDef: TACCR1_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACCR1
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL2_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACCTL2
            HdlDirection: INTERNAL
        HdlIdDef: TACCR2_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACCR2
            HdlDirection: INTERNAL
        HdlIdDef: TAIV_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TAIV
            HdlDirection: INTERNAL
    DEL list@@objs from omsp_timerA

DEL HdlModuleDec@@omsp_timerA from omsp_timerA


CommitId: 7c253ff535a74a601fef5ff494f81df6e4d66460
Re-organized the "openMSP430_defines.v" file.
--- a/fpga/altera_de1_board/rtl/verilog/openmsp430/periph/omsp_timerA.v
+++ b/fpga/altera_de1_board/rtl/verilog/openmsp430/periph/omsp_timerA.v
@@ -396,8 +427,8 @@ assign  tar_inc   =  (tactl[`TAMCx]==2'b01) | (tactl[`TAMCx]==2'b10) |
                     ((tactl[`TAMCx]==2'b11) & ~tar_dec);
 
 reg tar_dir;
-always @ (posedge mclk or posedge puc)
-  if (puc)                            tar_dir <=  1'b0;
+always @ (posedge mclk or posedge puc_rst)
+  if (puc_rst)                        tar_dir <=  1'b0;
   else if (taclr)                     tar_dir <=  1'b0;
   else if (tactl[`TAMCx]==2'b11)
     begin

ParseResult:
INS HdlModuleDec@@omsp_timerA to omsp_timerA

UPD HdlModuleDec@@omsp_timerA to omsp_timerA
    INS list@@params to omsp_timerA
    list: params
        HdlIdDef: BASE_ADDR
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlValueInt: 14
                            HdlValueInt: 0
            HdlValueInt: 0100
            HdlDirection: INTERNAL
        HdlIdDef: DEC_WD
            HdlValueInt: 7
            HdlDirection: INTERNAL
        HdlIdDef: TACTL
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 60
            HdlDirection: INTERNAL
        HdlIdDef: TAR
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 70
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL0
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 62
            HdlDirection: INTERNAL
        HdlIdDef: TACCR0
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 72
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL1
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 64
            HdlDirection: INTERNAL
        HdlIdDef: TACCR1
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 74
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL2
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 66
            HdlDirection: INTERNAL
        HdlIdDef: TACCR2
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 76
            HdlDirection: INTERNAL
        HdlIdDef: TAIV
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_WD
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlValueInt: 2e
            HdlDirection: INTERNAL
        HdlIdDef: DEC_SZ
            HdlOp: POW
                list: ops
                    HdlValueInt: 2
                    HdlValueId: DEC_WD
            HdlDirection: INTERNAL
        HdlIdDef: BASE_REG
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: CONCAT
                list: ops
                    HdlOp: REPL_CONCAT
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
                    HdlValueInt: 1
            HdlDirection: INTERNAL
        HdlIdDef: TACTL_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACTL
            HdlDirection: INTERNAL
        HdlIdDef: TAR_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TAR
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL0_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACCTL0
            HdlDirection: INTERNAL
        HdlIdDef: TACCR0_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACCR0
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL1_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACCTL1
            HdlDirection: INTERNAL
        HdlIdDef: TACCR1_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACCR1
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL2_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACCTL2
            HdlDirection: INTERNAL
        HdlIdDef: TACCR2_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TACCR2
            HdlDirection: INTERNAL
        HdlIdDef: TAIV_D
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlOp: SUB
                                list: ops
                                    HdlValueId: DEC_SZ
                                    HdlValueInt: 1
                            HdlValueInt: 0
            HdlOp: SLL
                list: ops
                    HdlValueId: BASE_REG
                    HdlValueId: TAIV
            HdlDirection: INTERNAL
    INS list@@objs to omsp_timerA

UPD HdlModuleDec@@omsp_timerA to omsp_timerA
    MOV list@@ports to omsp_timerA
    list: ports
        HdlIdDef: irq_ta0
            HdlOp: AND
                list: ops
                    HdlOp: INDEX
                        list: ops
                            HdlValueId: tacctl0
                            HdlValueInt: 0
                    HdlOp: INDEX
                        list: ops
                            HdlValueId: tacctl0
                            HdlValueInt: 4
            HdlDirection: OUT
        HdlIdDef: irq_ta1
            HdlOp: OR
                list: ops
                    HdlOp: OR
                        list: ops
                            HdlOp: AND
                                list: ops
                                    HdlOp: INDEX
                                        list: ops
                                            HdlValueId: tactl
                                            HdlValueInt: 0
                                    HdlOp: INDEX
                                        list: ops
                                            HdlValueId: tactl
                                            HdlValueInt: 1
                            HdlOp: AND
                                list: ops
                                    HdlOp: INDEX
                                        list: ops
                                            HdlValueId: tacctl1
                                            HdlValueInt: 0
                                    HdlOp: INDEX
                                        list: ops
                                            HdlValueId: tacctl1
                                            HdlValueInt: 4
                    HdlOp: AND
                        list: ops
                            HdlOp: INDEX
                                list: ops
                                    HdlValueId: tacctl2
                                    HdlValueInt: 0
                            HdlOp: INDEX
                                list: ops
                                    HdlValueId: tacctl2
                                    HdlValueInt: 4
            HdlDirection: OUT
        HdlIdDef: per_dout
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlValueInt: 15
                            HdlValueInt: 0
            HdlOp: OR
                list: ops
                    HdlOp: OR
                        list: ops
                            HdlOp: OR
                                list: ops
                                    HdlOp: OR
                                        list: ops
                                            HdlOp: OR
                                                list: ops
                                                    HdlOp: OR
                                                        list: ops
                                                            HdlOp: OR
                                                                list: ops
                                                                    HdlOp: OR
                                                                        list: ops
                                                                            HdlValueId: tactl_rd
                                                                            HdlValueId: tar_rd
                                                                    HdlValueId: tacctl0_rd
                                                            HdlValueId: taccr0_rd
                                                    HdlValueId: tacctl1_rd
                                            HdlValueId: taccr1_rd
                                    HdlValueId: tacctl2_rd
                            HdlValueId: taccr2_rd
                    HdlValueId: taiv_rd
            HdlDirection: OUT
        HdlIdDef: ta_out0
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: reg
            HdlDirection: OUT
        HdlIdDef: ta_out0_en
            HdlDirection: OUT
        HdlIdDef: ta_out1
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: reg
            HdlDirection: OUT
        HdlIdDef: ta_out1_en
            HdlDirection: OUT
        HdlIdDef: ta_out2
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: reg
            HdlDirection: OUT
        HdlIdDef: ta_out2_en
            HdlDirection: OUT
        HdlIdDef: aclk_en
            HdlDirection: IN
        HdlIdDef: dbg_freeze
            HdlDirection: IN
        HdlIdDef: inclk
            HdlDirection: IN
        HdlIdDef: irq_ta0_acc
            HdlDirection: IN
        HdlIdDef: mclk
            HdlDirection: IN
        HdlIdDef: per_addr
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlValueInt: 7
                            HdlValueInt: 0
            HdlDirection: IN
        HdlIdDef: per_din
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlValueInt: 15
                            HdlValueInt: 0
            HdlDirection: IN
        HdlIdDef: per_en
            HdlDirection: IN
        HdlIdDef: per_we
            HdlOp: PARAMETRIZATION
                list: ops
                    HdlValueId: wire
                    HdlOp: DOWNTO
                        list: ops
                            HdlValueInt: 1
                            HdlValueInt: 0
            HdlDirection: IN
        HdlIdDef: puc
            HdlDirection: IN
        HdlIdDef: smclk_en
            HdlDirection: IN
        HdlIdDef: ta_cci0a
            HdlDirection: IN
        HdlIdDef: ta_cci0b
            HdlDirection: IN
        HdlIdDef: ta_cci1a
            HdlDirection: IN
        HdlIdDef: ta_cci1b
            HdlDirection: IN
        HdlIdDef: ta_cci2a
            HdlDirection: IN
        HdlIdDef: ta_cci2b
            HdlDirection: IN
        HdlIdDef: taclk
            HdlDirection: IN
    DEL list@@params from omsp_timerA
    list: params
        HdlIdDef: TACTL
            HdlValueInt: 160
            HdlDirection: INTERNAL
        HdlIdDef: TAR
            HdlValueInt: 170
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL0
            HdlValueInt: 162
            HdlDirection: INTERNAL
        HdlIdDef: TACCR0
            HdlValueInt: 172
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL1
            HdlValueInt: 164
            HdlDirection: INTERNAL
        HdlIdDef: TACCR1
            HdlValueInt: 174
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL2
            HdlValueInt: 166
            HdlDirection: INTERNAL
        HdlIdDef: TACCR2
            HdlValueInt: 176
            HdlDirection: INTERNAL
        HdlIdDef: TAIV
            HdlValueInt: 12e
            HdlDirection: INTERNAL
        HdlIdDef: TACTL_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACTL
            HdlDirection: INTERNAL
        HdlIdDef: TAR_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TAR
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL0_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACCTL0
            HdlDirection: INTERNAL
        HdlIdDef: TACCR0_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACCR0
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL1_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACCTL1
            HdlDirection: INTERNAL
        HdlIdDef: TACCR1_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACCR1
            HdlDirection: INTERNAL
        HdlIdDef: TACCTL2_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACCTL2
            HdlDirection: INTERNAL
        HdlIdDef: TACCR2_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TACCR2
            HdlDirection: INTERNAL
        HdlIdDef: TAIV_D
            HdlOp: SLL
                list: ops
                    HdlValueInt: 1
                    HdlValueId: TAIV
            HdlDirection: INTERNAL
    DEL list@@objs from omsp_timerA

DEL HdlModuleDec@@omsp_timerA from omsp_timerA


CommitId: 7254401e06f11889efdc305ef9c74ddd0fa6cb7a
Fixed bug on the write strobe of the baudrate hi configuration register.
--- a/fpga/xilinx_avnet_lx9microbard/rtl/verilog/omsp_uart.v
+++ b/fpga/xilinx_avnet_lx9microbard/rtl/verilog/omsp_uart.v
@@ -231,7 +231,7 @@ wire [7:0] baud_hi_nxt = BAUD_HI[0] ? per_din[15:8]      : per_din[7:0];
 
 always @ (posedge mclk or posedge puc_rst)
   if (puc_rst)         baud_hi <=  8'h00;
-  else if (baud_lo_wr) baud_hi <=  baud_hi_nxt;
+  else if (baud_hi_wr) baud_hi <=  baud_hi_nxt;
 
 
 wire [15:0] baudrate = {baud_hi, baud_lo};

ParseResult:
UPD HdlStmIf@@body to body
    UPD HdlValueId@@baud_lo_wr to baud_hi_wr


CommitId: 7c253ff535a74a601fef5ff494f81df6e4d66460
Re-organized the "openMSP430_defines.v" file.
--- a/fpga/xilinx_diligent_s3board/rtl/verilog/openmsp430/omsp_clock_module.v
+++ b/fpga/xilinx_diligent_s3board/rtl/verilog/openmsp430/omsp_clock_module.v
@@ -55,7 +55,7 @@ module  omsp_clock_module (
     mclk,                         // Main system clock
     per_dout,                     // Peripheral data output
     por,                          // Power-on reset
-    puc,                          // Main system reset
+    puc_rst,                      // Main system reset
     smclk_en,                     // SMCLK enable
 	     
 // INPUTs

ParseResult:
UPD HdlStmProcess@@ to 
    MOV list@@sensitivity to 
    list: sensitivity
        HdlOp: RISING
            list: ops
                HdlValueId: mclk
        HdlOp: RISING
            list: ops
                HdlValueId: puc
    UPD HdlOp@@RISING to RISING
        UPD HdlValueId@@puc to puc_rst


CommitId: 7c253ff535a74a601fef5ff494f81df6e4d66460
Re-organized the "openMSP430_defines.v" file.
--- a/fpga/xilinx_diligent_s3board/rtl/verilog/openmsp430/omsp_clock_module.v
+++ b/fpga/xilinx_diligent_s3board/rtl/verilog/openmsp430/omsp_clock_module.v
@@ -84,7 +84,7 @@ output              dbg_rst;      // Debug unit reset
 output              mclk;         // Main system clock
 output       [15:0] per_dout;     // Peripheral data output
 output              por;          // Power-on reset
-output              puc;          // Main system reset
+output              puc_rst;      // Main system reset
 output              smclk_en;     // SMCLK enable
 
 // INPUTs

ParseResult:
UPD HdlIdDef@@puc_reset to puc_rst_comb

UPD HdlIdDef@@por_s to por_s
    UPD HdlOp@@PARAMETRIZATION to MAP_ASSOCIATION
    MOV HdlOp@@PARAMETRIZATION to por_s
    HdlOp: PARAMETRIZATION
        list: ops
            HdlValueId: reg
            HdlOp: DOWNTO
                list: ops
                    HdlValueInt: 1
                    HdlValueInt: 0
    UPD HdlOp@@PARAMETRIZATION to PARAMETRIZATION
        UPD HdlValueId@@reg to data_out
        DEL HdlOp@@DOWNTO from ops
        HdlOp: DOWNTO
            list: ops
                HdlValueInt: 1
                HdlValueInt: 0
    DEL HdlDirection@@INTERNAL from por_s

UPD HdlStmProcess@@ to 
    UPD HdlOp@@RISING to MAP_ASSOCIATION
    MOV HdlOp@@RISING to sensitivity
    HdlOp: RISING
        list: ops
            HdlValueId: mclk
    UPD HdlOp@@RISING to MAP_ASSOCIATION
    MOV HdlOp@@RISING to sensitivity
    HdlOp: RISING
        list: ops
            HdlValueId: por_reset_a
    UPD HdlOp@@RISING to RISING
        UPD HdlValueId@@por_reset_a to data_in
    DEL list@@sensitivity from 

UPD HdlStmAssign@@if_false to if_false
    UPD HdlOp@@CONCAT to CONCAT
        UPD HdlOp@@INDEX to MAP_ASSOCIATION
        MOV HdlOp@@INDEX to ops
        HdlOp: INDEX
            list: ops
                HdlValueId: por_s
                HdlValueInt: 0
        UPD HdlOp@@INDEX to INDEX
            UPD HdlValueId@@por_s to por_reset_a
            DEL HdlValueInt@@0 from ops
        DEL HdlValueInt@@0 from ops
        DEL list@@ops from CONCAT
    DEL HdlOp@@CONCAT from if_false
    DEL HdlValueId@@por_s from if_false

UPD HdlStmIf@@body to body
    UPD HdlValueId@@puc_reset to puc_rst_comb

UPD HdlStmAssign@@if_true to if_true
    UPD HdlValueInt@@11 to 1
    UPD HdlValueId@@puc_s to puc_rst

UPD HdlStmProcess@@ to 
    UPD HdlOp@@RISING to RISING
        UPD HdlValueId@@puc_reset to puc_rst_comb

DEL HdlIdDef@@por_s from objs

UPD HdlStmIf@@body to body
    DEL HdlValueId@@por_reset_a from body
    DEL list@@elifs from body

DEL HdlStmAssign@@if_true from body
HdlStmAssign: if_true
    HdlValueInt: 11
    HdlValueId: por_s

DEL HdlStmAssign@@if_false from body

DEL HdlStmIf@@body from 

DEL HdlStmProcess@@ from objs

DEL HdlIdDef@@puc_s from objs
HdlIdDef: puc_s
    HdlOp: PARAMETRIZATION
        list: ops
            HdlValueId: reg
            HdlOp: DOWNTO
                list: ops
                    HdlValueInt: 1
                    HdlValueInt: 0
    HdlDirection: INTERNAL


CommitId: 7c253ff535a74a601fef5ff494f81df6e4d66460
Re-organized the "openMSP430_defines.v" file.
--- a/fpga/xilinx_diligent_s3board/rtl/verilog/openmsp430/omsp_clock_module.v
+++ b/fpga/xilinx_diligent_s3board/rtl/verilog/openmsp430/omsp_clock_module.v
@@ -95,7 +95,7 @@ input               dbg_en;       // Debug interface enable (asynchronous)
 input               dco_clk;      // Fast oscillator (fast clock)
 input               lfxt_clk;     // Low frequency oscillator (typ 32kHz)
 input               oscoff;       // Turns off LFXT1 clock input
-input         [7:0] per_addr;     // Peripheral address
+input        [13:0] per_addr;     // Peripheral address
 input        [15:0] per_din;      // Peripheral data input
 input               per_en;       // Peripheral enable (high active)
 input         [1:0] per_we;       // Peripheral write enable (high active)

ParseResult:
INS HdlIdDef@@por_n to objs
HdlIdDef: por_n
    HdlDirection: INTERNAL


CommitId: 7c253ff535a74a601fef5ff494f81df6e4d66460
Re-organized the "openMSP430_defines.v" file.
--- a/fpga/xilinx_diligent_s3board/rtl/verilog/openmsp430/omsp_clock_module.v
+++ b/fpga/xilinx_diligent_s3board/rtl/verilog/openmsp430/omsp_clock_module.v
@@ -222,12 +245,12 @@ wire      aclk_en_nxt = lfxt_clk_en & ((bcsctl1[`DIVAx]==2'b00) ?  1'b1
                                        (bcsctl1[`DIVAx]==2'b10) ? &aclk_div[1:0] :
                                                                   &aclk_div[2:0]);
 
-always @ (posedge mclk or posedge puc)
-  if (puc)  aclk_en <=  1'b0;
-  else      aclk_en <=  aclk_en_nxt & cpu_en_s;
+always @ (posedge mclk or posedge puc_rst)
+  if (puc_rst)  aclk_en <=  1'b0;
+  else          aclk_en <=  aclk_en_nxt & cpu_en_s;
 
-always @ (posedge mclk or posedge puc)
-  if (puc)                                         aclk_div <=  3'h0;
+always @ (posedge mclk or posedge puc_rst)
+  if (puc_rst)                                     aclk_div <=  3'h0;
   else if ((bcsctl1[`DIVAx]!=2'b00) & lfxt_clk_en) aclk_div <=  aclk_div+3'h1;
 
 

ParseResult:
UPD HdlIdDef@@BCSCTL1_D to BCSCTL1_D
    UPD HdlOp@@SLL to PARAMETRIZATION
    UPD HdlOp@@SLL to SLL
        UPD HdlOp@@DIV to DOWNTO
        UPD HdlOp@@DIV to DIV
            MOV list@@ops to DIV
            list: ops
                HdlValueId: BCSCTL1
                HdlValueInt: 2
            UPD HdlValueId@@BCSCTL1 to DEC_SZ
            UPD HdlValueInt@@2 to 1
        DEL HdlValueInt@@1 from ops

UPD HdlIdDef@@BCSCTL2_D to BCSCTL2_D
    UPD HdlOp@@SLL to PARAMETRIZATION
    UPD HdlOp@@SLL to SLL
        UPD HdlOp@@DIV to DOWNTO
        UPD HdlOp@@DIV to DIV
            MOV list@@ops to DIV
            list: ops
                HdlValueId: BCSCTL2
                HdlValueInt: 2
            UPD HdlValueId@@BCSCTL2 to DEC_SZ
            UPD HdlValueInt@@2 to 1
        DEL HdlValueInt@@1 from ops

UPD HdlIdDef@@BCSCTL1 to BCSCTL1
    UPD HdlValueInt@@057 to 0
    MOV HdlValueInt@@057 to BCSCTL1
    HdlValueInt: 057

UPD HdlIdDef@@BCSCTL2 to BCSCTL2
    UPD HdlValueInt@@058 to 0
    MOV HdlValueInt@@058 to BCSCTL2
    HdlValueInt: 058


CommitId: 7c253ff535a74a601fef5ff494f81df6e4d66460
Re-organized the "openMSP430_defines.v" file.
--- a/fpga/xilinx_diligent_s3board/rtl/verilog/openmsp430/omsp_clock_module.v
+++ b/fpga/xilinx_diligent_s3board/rtl/verilog/openmsp430/omsp_clock_module.v
@@ -244,12 +267,12 @@ wire      smclk_en_nxt = smclk_in & ((bcsctl2[`DIVSx]==2'b00) ?  1'b1
                                      (bcsctl2[`DIVSx]==2'b10) ? &smclk_div[1:0] :
                                                                 &smclk_div[2:0]);
    
-always @ (posedge mclk or posedge puc)
-  if (puc)  smclk_en <=  1'b0;
-  else      smclk_en <=  smclk_en_nxt & cpu_en_s;
+always @ (posedge mclk or posedge puc_rst)
+  if (puc_rst)  smclk_en <=  1'b0;
+  else          smclk_en <=  smclk_en_nxt & cpu_en_s;
 
-always @ (posedge mclk or posedge puc)
-  if (puc)                                      smclk_div <=  3'h0;
+always @ (posedge mclk or posedge puc_rst)
+  if (puc_rst)                                  smclk_div <=  3'h0;
   else if ((bcsctl2[`DIVSx]!=2'b00) & smclk_in) smclk_div <=  smclk_div+3'h1;
 
 

ParseResult:
UPD HdlIdDef@@reg_lo_wr to reg_lo_wr
    UPD HdlOp@@PARAMETRIZATION to PARAMETRIZATION
        UPD HdlOp@@DOWNTO to DOWNTO
            UPD HdlValueInt@@255 to 1
            MOV HdlValueInt@@255 to ops
            HdlValueInt: 255
    UPD HdlOp@@AND to AND
        UPD HdlOp@@REPL_CONCAT to REPL_CONCAT
            DEL HdlValueInt@@256 from ops

UPD HdlIdDef@@reg_rd to reg_rd
    UPD HdlOp@@PARAMETRIZATION to PARAMETRIZATION
        UPD HdlOp@@DOWNTO to DOWNTO
            UPD HdlValueInt@@255 to 1
            MOV HdlValueInt@@255 to ops
            HdlValueInt: 255
    UPD HdlOp@@AND to AND
        UPD HdlOp@@REPL_CONCAT to REPL_CONCAT
            DEL HdlValueInt@@256 from ops


CommitId: 7c253ff535a74a601fef5ff494f81df6e4d66460
Re-organized the "openMSP430_defines.v" file.
--- a/fpga/xilinx_diligent_s3board/rtl/verilog/openmsp430/omsp_register_file.v
+++ b/fpga/xilinx_diligent_s3board/rtl/verilog/openmsp430/omsp_register_file.v
@@ -61,7 +61,7 @@ module  omsp_register_file (
     inst_src,                     // Register source selection
     mclk,                         // Main system clock
     pc,                           // Program counter
-    puc,                          // Main system reset
+    puc_rst,                      // Main system reset
     reg_dest_val,                 // Selected register destination value
     reg_dest_wr,                  // Write selected register destination
     reg_pc_call,                  // Trigger PC update for a CALL instruction

ParseResult:
UPD HdlStmIf@@body to body
    UPD HdlValueId@@puc to puc_rst

UPD HdlStmIf@@body to body
    UPD HdlValueId@@puc to puc_rst

UPD HdlStmProcess@@ to 
    UPD HdlOp@@RISING to RISING
        UPD HdlValueId@@puc to puc_rst

UPD HdlStmProcess@@ to 
    UPD HdlOp@@RISING to RISING
        UPD HdlValueId@@puc to puc_rst


CommitId: 7c253ff535a74a601fef5ff494f81df6e4d66460
Re-organized the "openMSP430_defines.v" file.
--- a/fpga/xilinx_diligent_s3board/rtl/verilog/openmsp430/omsp_register_file.v
+++ b/fpga/xilinx_diligent_s3board/rtl/verilog/openmsp430/omsp_register_file.v
@@ -93,7 +93,7 @@ input        [15:0] inst_dest;    // Register destination selection
 input        [15:0] inst_src;     // Register source selection
 input               mclk;         // Main system clock
 input        [15:0] pc;           // Program counter
-input               puc;          // Main system reset
+input               puc_rst;      // Main system reset
 input        [15:0] reg_dest_val; // Selected register destination value
 input               reg_dest_wr;  // Write selected register destination
 input               reg_pc_call;  // Trigger PC update for a CALL instruction

ParseResult:
UPD HdlStmIf@@body to body
    UPD HdlValueId@@puc to puc_rst

UPD HdlStmIf@@body to body
    UPD HdlValueId@@puc to puc_rst

UPD HdlStmProcess@@ to 
    UPD HdlOp@@RISING to RISING
        UPD HdlValueId@@puc to puc_rst

UPD HdlStmProcess@@ to 
    UPD HdlOp@@RISING to RISING
        UPD HdlValueId@@puc to puc_rst


CommitId: 7c253ff535a74a601fef5ff494f81df6e4d66460
Re-organized the "openMSP430_defines.v" file.
--- a/fpga/xilinx_diligent_s3board/rtl/verilog/openmsp430/omsp_register_file.v
+++ b/fpga/xilinx_diligent_s3board/rtl/verilog/openmsp430/omsp_register_file.v
@@ -207,8 +207,8 @@ always @(posedge mclk or posedge puc)
 reg [15:0] r5;
 wire       r5_wr  = inst_dest[5] & reg_dest_wr;
 wire       r5_inc = inst_src_in[5]  & reg_incr;
-always @(posedge mclk or posedge puc)
-  if (puc)          r5  <= 16'h0000;
+always @(posedge mclk or posedge puc_rst)
+  if (puc_rst)      r5  <= 16'h0000;
   else if (r5_wr)   r5  <= reg_dest_val_in;
   else if (r5_inc)  r5  <= reg_incr_val;
 

ParseResult:
UPD HdlIdDef@@puc to puc_rst


CommitId: 7c253ff535a74a601fef5ff494f81df6e4d66460
Re-organized the "openMSP430_defines.v" file.
--- a/core/rtl/verilog/omsp_watchdog.v
+++ b/core/rtl/verilog/omsp_watchdog.v
@@ -59,7 +59,7 @@ module  omsp_watchdog (
     per_din,                        // Peripheral data input
     per_en,                         // Peripheral enable (high active)
     per_we,                         // Peripheral write enable (high active)
-    puc,                            // Main system reset
+    puc_rst,                        // Main system reset
     smclk_en,                       // SMCLK enable
     wdtie                           // Watchdog timer interrupt enable
 );

ParseResult:
INS HdlIdDef@@nmi_s to objs
HdlIdDef: nmi_s
    HdlDirection: INTERNAL


CommitId: c87d864c268bea9b183261dbf9b1deea3f863fb4
Fixed Hardware Multiplier byte operations bug: http://opencores.org/bug,assign,2247
--- a/core/rtl/verilog/omsp_multiplier.v
+++ b/core/rtl/verilog/omsp_multiplier.v
@@ -121,29 +121,31 @@ wire  early_read;
 //============================================================================
 
 // Local register selection
-wire              reg_sel   =  per_en & (per_addr[13:DEC_WD-1]==BASE_ADDR[14:DEC_WD]);
+wire              reg_sel     =  per_en & (per_addr[13:DEC_WD-1]==BASE_ADDR[14:DEC_WD]);
 
 // Register local address
-wire [DEC_WD-1:0] reg_addr  =  {per_addr[DEC_WD-2:0], 1'b0};
+wire [DEC_WD-1:0] reg_addr    =  {per_addr[DEC_WD-2:0], 1'b0};
 
 // Register address decode
-wire [DEC_SZ-1:0] reg_dec   =  (OP1_MPY_D   &  {DEC_SZ{(reg_addr == OP1_MPY  )}})  |
-                               (OP1_MPYS_D  &  {DEC_SZ{(reg_addr == OP1_MPYS )}})  |
-                               (OP1_MAC_D   &  {DEC_SZ{(reg_addr == OP1_MAC  )}})  |
-                               (OP1_MACS_D  &  {DEC_SZ{(reg_addr == OP1_MACS )}})  |
-                               (OP2_D       &  {DEC_SZ{(reg_addr == OP2      )}})  |
-                               (RESLO_D     &  {DEC_SZ{(reg_addr == RESLO    )}})  |
-                               (RESHI_D     &  {DEC_SZ{(reg_addr == RESHI    )}})  |
-                               (SUMEXT_D    &  {DEC_SZ{(reg_addr == SUMEXT   )}});
+wire [DEC_SZ-1:0] reg_dec     =  (OP1_MPY_D   &  {DEC_SZ{(reg_addr == OP1_MPY  )}})  |
+                                 (OP1_MPYS_D  &  {DEC_SZ{(reg_addr == OP1_MPYS )}})  |
+                                 (OP1_MAC_D   &  {DEC_SZ{(reg_addr == OP1_MAC  )}})  |
+                                 (OP1_MACS_D  &  {DEC_SZ{(reg_addr == OP1_MACS )}})  |
+                                 (OP2_D       &  {DEC_SZ{(reg_addr == OP2      )}})  |
+                                 (RESLO_D     &  {DEC_SZ{(reg_addr == RESLO    )}})  |
+                                 (RESHI_D     &  {DEC_SZ{(reg_addr == RESHI    )}})  |
+                                 (SUMEXT_D    &  {DEC_SZ{(reg_addr == SUMEXT   )}});
 		   
 // Read/Write probes
-wire              reg_write =  |per_we & reg_sel;
-wire              reg_read  = ~|per_we & reg_sel;
+wire              reg_write   =  |per_we & reg_sel;
+wire              reg_read    = ~|per_we & reg_sel;
 
 // Read/Write vectors
-wire [DEC_SZ-1:0] reg_wr    = reg_dec & {DEC_SZ{reg_write}};
-wire [DEC_SZ-1:0] reg_rd    = reg_dec & {DEC_SZ{reg_read}};
+wire [DEC_SZ-1:0] reg_wr      = reg_dec & {DEC_SZ{reg_write}};
+wire [DEC_SZ-1:0] reg_rd      = reg_dec & {DEC_SZ{reg_read}};
 
+// Masked input data for byte access
+wire       [15:0] per_din_msk =  per_din & {{8{per_we[1]}}, 8'hff};
 
 //============================================================================
 // 3) REGISTERS

ParseResult:
UPD HdlStmAssign@@ to 
    UPD HdlValueId@@per_din to per_din_msk

UPD HdlStmAssign@@ to 
    UPD HdlValueId@@per_din to per_din_msk


CommitId: c87d864c268bea9b183261dbf9b1deea3f863fb4
Fixed Hardware Multiplier byte operations bug: http://opencores.org/bug,assign,2247
--- a/fpga/xilinx_avnet_lx9microbard/rtl/verilog/openmsp430/omsp_multiplier.v
+++ b/fpga/xilinx_avnet_lx9microbard/rtl/verilog/openmsp430/omsp_multiplier.v
@@ -121,29 +121,31 @@ wire  early_read;
 //============================================================================
 
 // Local register selection
-wire              reg_sel   =  per_en & (per_addr[13:DEC_WD-1]==BASE_ADDR[14:DEC_WD]);
+wire              reg_sel     =  per_en & (per_addr[13:DEC_WD-1]==BASE_ADDR[14:DEC_WD]);
 
 // Register local address
-wire [DEC_WD-1:0] reg_addr  =  {per_addr[DEC_WD-2:0], 1'b0};
+wire [DEC_WD-1:0] reg_addr    =  {per_addr[DEC_WD-2:0], 1'b0};
 
 // Register address decode
-wire [DEC_SZ-1:0] reg_dec   =  (OP1_MPY_D   &  {DEC_SZ{(reg_addr == OP1_MPY  )}})  |
-                               (OP1_MPYS_D  &  {DEC_SZ{(reg_addr == OP1_MPYS )}})  |
-                               (OP1_MAC_D   &  {DEC_SZ{(reg_addr == OP1_MAC  )}})  |
-                               (OP1_MACS_D  &  {DEC_SZ{(reg_addr == OP1_MACS )}})  |
-                               (OP2_D       &  {DEC_SZ{(reg_addr == OP2      )}})  |
-                               (RESLO_D     &  {DEC_SZ{(reg_addr == RESLO    )}})  |
-                               (RESHI_D     &  {DEC_SZ{(reg_addr == RESHI    )}})  |
-                               (SUMEXT_D    &  {DEC_SZ{(reg_addr == SUMEXT   )}});
+wire [DEC_SZ-1:0] reg_dec     =  (OP1_MPY_D   &  {DEC_SZ{(reg_addr == OP1_MPY  )}})  |
+                                 (OP1_MPYS_D  &  {DEC_SZ{(reg_addr == OP1_MPYS )}})  |
+                                 (OP1_MAC_D   &  {DEC_SZ{(reg_addr == OP1_MAC  )}})  |
+                                 (OP1_MACS_D  &  {DEC_SZ{(reg_addr == OP1_MACS )}})  |
+                                 (OP2_D       &  {DEC_SZ{(reg_addr == OP2      )}})  |
+                                 (RESLO_D     &  {DEC_SZ{(reg_addr == RESLO    )}})  |
+                                 (RESHI_D     &  {DEC_SZ{(reg_addr == RESHI    )}})  |
+                                 (SUMEXT_D    &  {DEC_SZ{(reg_addr == SUMEXT   )}});
 		   
 // Read/Write probes
-wire              reg_write =  |per_we & reg_sel;
-wire              reg_read  = ~|per_we & reg_sel;
+wire              reg_write   =  |per_we & reg_sel;
+wire              reg_read    = ~|per_we & reg_sel;
 
 // Read/Write vectors
-wire [DEC_SZ-1:0] reg_wr    = reg_dec & {DEC_SZ{reg_write}};
-wire [DEC_SZ-1:0] reg_rd    = reg_dec & {DEC_SZ{reg_read}};
+wire [DEC_SZ-1:0] reg_wr      = reg_dec & {DEC_SZ{reg_write}};
+wire [DEC_SZ-1:0] reg_rd      = reg_dec & {DEC_SZ{reg_read}};
 
+// Masked input data for byte access
+wire       [15:0] per_din_msk =  per_din & {{8{per_we[1]}}, 8'hff};
 
 //============================================================================
 // 3) REGISTERS

ParseResult:
UPD HdlStmAssign@@ to 
    UPD HdlValueId@@per_din to per_din_msk

UPD HdlStmAssign@@ to 
    UPD HdlValueId@@per_din to per_din_msk


CommitId: 7c253ff535a74a601fef5ff494f81df6e4d66460
Re-organized the "openMSP430_defines.v" file.
--- a/fpga/actel_m1a3pl_dev_kit/rtl/verilog/openmsp430/omsp_frontend.v
+++ b/fpga/actel_m1a3pl_dev_kit/rtl/verilog/openmsp430/omsp_frontend.v
@@ -31,9 +31,9 @@
 //              - Olivier Girard,    olgirard@gmail.com
 //
 //----------------------------------------------------------------------------
-// $Rev: 106 $
+// $Rev: 103 $
 // $LastChangedBy: olivier.girard $
-// $LastChangedDate: 2011-03-25 23:01:03 +0100 (Fri, 25 Mar 2011) $
+// $LastChangedDate: 2011-03-05 15:44:48 +0100 (Sat, 05 Mar 2011) $
 //----------------------------------------------------------------------------
 `ifdef OMSP_NO_INCLUDE
 `else

ParseResult:
UPD HdlStmProcess@@ to 
    DEL HdlValueId@@exec_done from sensitivity


CommitId: 7c253ff535a74a601fef5ff494f81df6e4d66460
Re-organized the "openMSP430_defines.v" file.
--- a/fpga/actel_m1a3pl_dev_kit/rtl/verilog/openmsp430/omsp_frontend.v
+++ b/fpga/actel_m1a3pl_dev_kit/rtl/verilog/openmsp430/omsp_frontend.v
@@ -80,7 +80,7 @@ module  omsp_frontend (
     nmi_evt,                       // Non-maskable interrupt event
     pc_sw,                         // Program counter software value
     pc_sw_wr,                      // Program counter software write
-    puc,                           // Main system reset
+    puc_rst,                       // Main system reset
     wdt_irq                        // Watchdog-timer interrupt
 );
 

ParseResult:
UPD HdlStmIf@@body to body
    UPD HdlValueId@@puc to puc_rst

UPD HdlStmIf@@body to body
    UPD HdlValueId@@puc to puc_rst

UPD HdlStmProcess@@ to 
    UPD HdlOp@@RISING to RISING
        UPD HdlValueId@@puc to puc_rst

UPD HdlStmProcess@@ to 
    UPD HdlOp@@RISING to RISING
        UPD HdlValueId@@puc to puc_rst


CommitId: 7c253ff535a74a601fef5ff494f81df6e4d66460
Re-organized the "openMSP430_defines.v" file.
--- a/fpga/actel_m1a3pl_dev_kit/rtl/verilog/openmsp430/omsp_frontend.v
+++ b/fpga/actel_m1a3pl_dev_kit/rtl/verilog/openmsp430/omsp_frontend.v
@@ -167,20 +202,12 @@ wire       is_const;
 reg [15:0] sconst_nxt;
 reg  [3:0] e_state_nxt;
 	   
-// State machine definitons
-parameter I_IRQ_FETCH = 3'h0;
-parameter I_IRQ_DONE  = 3'h1;
-parameter I_DEC       = 3'h2; // New instruction ready for decode
-parameter I_EXT1      = 3'h3; // 1st Extension word
-parameter I_EXT2      = 3'h4; // 2nd Extension word
-parameter I_IDLE      = 3'h5; // CPU is in IDLE mode
-
 // CPU on/off through the debug interface or cpu_en port
 wire   cpu_halt_cmd = dbg_halt_cmd | ~cpu_en_s;
    
 // States Transitions
-always @(i_state   or inst_sz    or inst_sz_nxt or pc_sw_wr     or exec_done or
-         exec_done or irq_detect or cpuoff      or cpu_halt_cmd or e_state)
+always @(i_state    or inst_sz  or inst_sz_nxt  or pc_sw_wr or exec_done or
+         irq_detect or cpuoff   or cpu_halt_cmd or e_state)
     case(i_state)
       I_IDLE     : i_state_nxt = (irq_detect & ~cpu_halt_cmd) ? I_IRQ_FETCH :
                                  (~cpuoff    & ~cpu_halt_cmd) ? I_DEC       : I_IDLE;

ParseResult:
UPD HdlIdDef@@puc to puc_rst

UPD HdlStmIf@@body to body
    UPD HdlValueId@@puc to puc_rst

UPD HdlStmIf@@body to body
    UPD HdlValueId@@puc to puc_rst

UPD HdlStmIf@@body to body
    UPD HdlValueId@@puc to puc_rst

UPD HdlStmIf@@body to body
    UPD HdlValueId@@puc to puc_rst
    UPD HdlOp@@EQ to EQ
        DEL HdlValueInt@@c from ops

UPD HdlStmProcess@@ to 
    UPD HdlOp@@RISING to RISING
        UPD HdlValueId@@puc to puc_rst

UPD HdlStmProcess@@ to 
    UPD HdlOp@@RISING to RISING
        UPD HdlValueId@@puc to puc_rst

UPD HdlStmProcess@@ to 
    UPD HdlOp@@RISING to RISING
        UPD HdlValueId@@puc to puc_rst

UPD HdlStmProcess@@ to 
    UPD HdlOp@@RISING to RISING
        UPD HdlValueId@@puc to puc_rst

UPD HdlStmProcess@@ to 
    UPD HdlOp@@RISING to RISING
        UPD HdlValueId@@puc to puc_rst

UPD HdlIdDef@@decode_noirq to decode_noirq
    UPD HdlOp@@AND to AND
        UPD HdlOp@@OR to OR
            UPD HdlOp@@EQ to EQ
                DEL HdlValueInt@@d from ops

UPD HdlIdDef@@exec_done to exec_done
    UPD HdlOp@@TERNARY to TERNARY
        UPD HdlOp@@EQ to EQ
            DEL HdlValueInt@@c from ops
        UPD HdlOp@@TERNARY to TERNARY
            UPD HdlOp@@EQ to EQ
                DEL HdlValueInt@@a from ops
            UPD HdlOp@@TERNARY to TERNARY
                UPD HdlOp@@EQ to EQ
                    DEL HdlValueInt@@7 from ops
                UPD HdlOp@@EQ to EQ
                    DEL HdlValueInt@@b from ops


CommitId: 7c253ff535a74a601fef5ff494f81df6e4d66460
Re-organized the "openMSP430_defines.v" file.
--- a/fpga/actel_m1a3pl_dev_kit/rtl/verilog/openmsp430/omsp_frontend.v
+++ b/fpga/actel_m1a3pl_dev_kit/rtl/verilog/openmsp430/omsp_frontend.v
@@ -188,9 +215,9 @@ always @(i_state   or inst_sz    or inst_sz_nxt or pc_sw_wr     or exec_done or
       I_IRQ_DONE : i_state_nxt =  I_DEC;
       I_DEC      : i_state_nxt =  irq_detect                  ? I_IRQ_FETCH :
                           (cpuoff | cpu_halt_cmd) & exec_done ? I_IDLE      :
-                            cpu_halt_cmd & (e_state==`E_IDLE) ? I_IDLE      :
+                            cpu_halt_cmd & (e_state==E_IDLE)  ? I_IDLE      :
                                   pc_sw_wr                    ? I_DEC       :
-		             ~exec_done & ~(e_state==`E_IDLE) ? I_DEC       :        // Wait in decode state
+		             ~exec_done & ~(e_state==E_IDLE)  ? I_DEC       :        // Wait in decode state
                                   (inst_sz_nxt!=2'b00)        ? I_EXT1      : I_DEC; // until execution is completed
       I_EXT1     : i_state_nxt =  irq_detect                  ? I_IRQ_FETCH :
                                   pc_sw_wr                    ? I_DEC       : 

ParseResult:
INS HdlIdDef@@e_first_state to objs

UPD HdlIdDef@@e_first_state to e_first_state
    MOV HdlOp@@PARAMETRIZATION to e_first_state
    HdlOp: PARAMETRIZATION
        list: ops
            HdlValueId: wire
            HdlOp: DOWNTO
                list: ops
                    HdlValueInt: 3
                    HdlValueInt: 0
    UPD HdlOp@@TERNARY to TERNARY
        MOV HdlOp@@AND to ops
        HdlOp: AND
            list: ops
                HdlOp: NEG
                    list: ops
                        HdlValueId: dbg_halt_st
                HdlOp: INDEX
                    list: ops
                        HdlValueId: inst_so_nxt
                        HdlValueInt: 7
        UPD HdlOp@@TERNARY to TERNARY
            MOV HdlOp@@OR to ops
            HdlOp: OR
                list: ops
                    HdlValueId: cpu_halt_cmd
                    HdlOp: EQ
                        list: ops
                            HdlValueId: i_state
                            HdlValueId: I_IDLE
            DEL HdlValueInt@@d from ops
            DEL HdlOp@@TERNARY from ops
            HdlOp: TERNARY
                list: ops
                    HdlValueId: cpuoff
                    HdlValueInt: d
                    HdlOp: TERNARY
                        list: ops
                            HdlValueId: src_acalc_pre
                            HdlValueInt: 5
                            HdlOp: TERNARY
                                list: ops
                                    HdlValueId: src_rd_pre
                                    HdlValueInt: 6
                                    HdlOp: TERNARY
                                        list: ops
                                            HdlValueId: dst_acalc_pre
                                            HdlValueInt: 8
                                            HdlOp: TERNARY
                                                list: ops
                                                    HdlValueId: dst_rd_pre
                                                    HdlValueInt: 9
                                                    HdlValueInt: b
            DEL list@@ops from TERNARY
        DEL HdlValueInt@@0 from ops
        DEL HdlOp@@TERNARY from ops
        DEL list@@ops from TERNARY
    DEL HdlOp@@TERNARY from e_first_state
    DEL HdlDirection@@INTERNAL from e_first_state

UPD HdlStmProcess@@ to 
    MOV list@@sensitivity to 
    list: sensitivity
        HdlValueId: e_state
        HdlValueId: dst_acalc
        HdlValueId: dst_rd
        HdlValueId: inst_sext_rdy
        HdlValueId: inst_dext_rdy
        HdlValueId: exec_dext_rdy
        HdlValueId: exec_jmp
        HdlValueId: exec_dst_wr
        HdlValueId: e_first_state
        HdlValueId: exec_src_wr

UPD HdlStmIf@@body to body
    UPD HdlValueId@@puc to puc_rst
    UPD HdlOp@@EQ to EQ
        DEL HdlValueInt@@9 from ops
    UPD HdlOp@@EQ to EQ
        DEL HdlValueInt@@a from ops

UPD HdlStmIf@@body to body
    UPD HdlValueId@@puc to puc_rst
    UPD HdlOp@@AND to AND
        UPD HdlOp@@EQ to EQ
            DEL HdlValueInt@@6 from ops
    UPD HdlOp@@OR_LOG to OR_LOG
        UPD HdlOp@@EQ to EQ
            DEL HdlValueInt@@7 from ops
        UPD HdlOp@@EQ to EQ
            DEL HdlValueInt@@a from ops

UPD HdlStmIf@@body to body
    UPD HdlValueId@@puc to puc_rst
    UPD HdlOp@@EQ to EQ
        DEL HdlValueInt@@9 from ops

UPD HdlStmCase@@e_state to e_state
    MOV tuple@@ to cases
    tuple
        HdlValueInt: d
        HdlOp: ASSIGN
            list: ops
                HdlValueId: e_state_nxt
                HdlValueId: e_first_state
    MOV tuple@@ to cases
    tuple
        HdlValueInt: 8
        HdlOp: ASSIGN
            list: ops
                HdlValueId: e_state_nxt
                HdlOp: TERNARY
                    list: ops
                        HdlOp: OR
                            list: ops
                                HdlValueId: inst_dext_rdy
                                HdlValueId: exec_dext_rdy
                        HdlValueInt: 9
                        HdlValueInt: 8
    MOV tuple@@ to cases
    tuple
        HdlValueInt: c
        HdlOp: ASSIGN
            list: ops
                HdlValueId: e_state_nxt
                HdlValueId: e_first_state
    MOV tuple@@ to cases
    tuple
        HdlValueInt: 7
        HdlOp: ASSIGN
            list: ops
                HdlValueId: e_state_nxt
                HdlValueId: e_first_state
    DEL HdlValueInt@@d from 
    DEL HdlValueInt@@8 from 
    UPD HdlOp@@ASSIGN to ASSIGN
        UPD HdlOp@@TERNARY to TERNARY
            DEL HdlValueInt@@9 from ops
            DEL HdlValueInt@@8 from ops
    DEL HdlValueInt@@c from 
    DEL HdlValueInt@@7 from 
    DEL HdlStmCaseType@@CASE from e_state
    DEL HdlValueId@@e_state from e_state
    DEL tuple@@ from cases
    tuple
        HdlValueInt: 0
        HdlOp: ASSIGN
            list: ops
                HdlValueId: e_state_nxt
                HdlValueInt: 1
    DEL tuple@@ from cases
    tuple
        HdlValueInt: 1
        HdlOp: ASSIGN
            list: ops
                HdlValueId: e_state_nxt
                HdlValueInt: 2
    DEL tuple@@ from cases
    tuple
        HdlValueInt: 2
        HdlOp: ASSIGN
            list: ops
                HdlValueId: e_state_nxt
                HdlValueInt: 3
    DEL tuple@@ from cases
    tuple
        HdlValueInt: 3
        HdlOp: ASSIGN
            list: ops
                HdlValueId: e_state_nxt
                HdlValueInt: 4
    DEL tuple@@ from cases
    tuple
        HdlValueInt: 4
        HdlOp: ASSIGN
            list: ops
                HdlValueId: e_state_nxt
                HdlValueInt: b
    DEL tuple@@ from cases
    tuple
        HdlValueInt: 5
        HdlOp: ASSIGN
            list: ops
                HdlValueId: e_state_nxt
                HdlOp: TERNARY
                    list: ops
                        HdlValueId: inst_sext_rdy
                        HdlValueInt: 6
                        HdlValueInt: 5
    DEL tuple@@ from cases
    tuple
        HdlValueInt: 6
        HdlOp: ASSIGN
            list: ops
                HdlValueId: e_state_nxt
                HdlOp: TERNARY
                    list: ops
                        HdlValueId: dst_acalc
                        HdlValueInt: 8
                        HdlOp: TERNARY
                            list: ops
                                HdlValueId: dst_rd
                                HdlValueInt: 9
                                HdlValueInt: b
    DEL tuple@@ from cases
    tuple
        HdlValueInt: 9
        HdlOp: ASSIGN
            list: ops
                HdlValueId: e_state_nxt
                HdlValueInt: b
    DEL tuple@@ from cases
    tuple
        HdlValueInt: b
        HdlOp: ASSIGN
            list: ops
                HdlValueId: e_state_nxt
                HdlOp: TERNARY
                    list: ops
                        HdlValueId: exec_dst_wr
                        HdlValueInt: a
                        HdlOp: TERNARY
                            list: ops
                                HdlValueId: exec_jmp
                                HdlValueInt: c
                                HdlOp: TERNARY
                                    list: ops
                                        HdlValueId: exec_src_wr
                                        HdlValueInt: 7
                                        HdlValueId: e_first_state
    DEL tuple@@ from cases
    tuple
        HdlValueInt: a
        HdlOp: ASSIGN
            list: ops
                HdlValueId: e_state_nxt
                HdlOp: TERNARY
                    list: ops
                        HdlValueId: exec_jmp
                        HdlValueInt: c
                        HdlValueId: e_first_state
    DEL list@@cases from e_state
    DEL HdlOp@@ASSIGN from e_state
    HdlOp: ASSIGN
        list: ops
            HdlValueId: e_state_nxt
            HdlValueInt: 0

UPD HdlStmProcess@@ to 
    UPD HdlOp@@RISING to RISING
        UPD HdlValueId@@puc to puc_rst

UPD HdlStmProcess@@ to 
    UPD HdlOp@@RISING to RISING
        UPD HdlValueId@@puc to puc_rst

UPD HdlStmProcess@@ to 
    UPD HdlOp@@RISING to RISING
        UPD HdlValueId@@puc to puc_rst

DEL HdlIdDef@@e_first_state from objs

DEL HdlStmCase@@e_state from 

DEL HdlStmProcess@@ from objs


CommitId: 7c253ff535a74a601fef5ff494f81df6e4d66460
Re-organized the "openMSP430_defines.v" file.
--- a/fpga/actel_m1a3pl_dev_kit/rtl/verilog/openmsp430/omsp_frontend.v
+++ b/fpga/actel_m1a3pl_dev_kit/rtl/verilog/openmsp430/omsp_frontend.v
@@ -200,38 +227,38 @@ always @(i_state   or inst_sz    or inst_sz_nxt or pc_sw_wr     or exec_done or
     endcase
 
 // State machine
-always @(posedge mclk or posedge puc)
-  if (puc) i_state  <= I_IRQ_FETCH;
-  else     i_state  <= i_state_nxt;
+always @(posedge mclk or posedge puc_rst)
+  if (puc_rst) i_state  <= I_IRQ_FETCH;
+  else         i_state  <= i_state_nxt;
 
 // Utility signals
-wire   decode_noirq =  ((i_state==I_DEC) &  (exec_done | (e_state==`E_IDLE)));
+wire   decode_noirq =  ((i_state==I_DEC) &  (exec_done | (e_state==E_IDLE)));
 wire   decode       =  decode_noirq | irq_detect;
-wire   fetch        = ~((i_state==I_DEC) & ~(exec_done | (e_state==`E_IDLE))) & ~(e_state_nxt==`E_IDLE);
+wire   fetch        = ~((i_state==I_DEC) & ~(exec_done | (e_state==E_IDLE))) & ~(e_state_nxt==E_IDLE);
 
 // Debug interface cpu status
 reg    dbg_halt_st;
-always @(posedge mclk or posedge puc)
-  if (puc)  dbg_halt_st <= 1'b0;
-  else      dbg_halt_st <= cpu_halt_cmd & (i_state_nxt==I_IDLE);
+always @(posedge mclk or posedge puc_rst)
+  if (puc_rst)  dbg_halt_st <= 1'b0;
+  else          dbg_halt_st <= cpu_halt_cmd & (i_state_nxt==I_IDLE);
 
 
 //=============================================================================
-// 2)  INTERRUPT HANDLING
+// 4)  INTERRUPT HANDLING
 //=============================================================================
 
 // Detect nmi interrupt
 reg         inst_nmi;
-always @(posedge mclk or posedge puc)
-  if (puc)                      inst_nmi <= 1'b0;
+always @(posedge mclk or posedge puc_rst)
+  if (puc_rst)                  inst_nmi <= 1'b0;
   else if (nmi_evt)             inst_nmi <= 1'b1;
   else if (i_state==I_IRQ_DONE) inst_nmi <= 1'b0;
 
 
 // Detect reset interrupt
 reg         inst_irq_rst;
-always @(posedge mclk or posedge puc)
-  if (puc)                      inst_irq_rst <= 1'b1;
+always @(posedge mclk or posedge puc_rst)
+  if (puc_rst)                  inst_irq_rst <= 1'b1;
   else if (exec_done)           inst_irq_rst <= 1'b0;
 
 //  Detect other interrupts

ParseResult:
INS HdlStmProcess@@ to objs

UPD HdlIdDef@@e_first_state to e_first_state
    INS HdlOp@@TERNARY to e_first_state
    INS HdlDirection@@INTERNAL to e_first_state
    UPD HdlOp@@TERNARY to TERNARY
        INS list@@ops to TERNARY
        INS HdlValueId@@E_IRQ_0 to ops
        INS HdlOp@@TERNARY to ops
        UPD HdlOp@@TERNARY to TERNARY
            INS list@@ops to TERNARY
            INS HdlValueId@@E_IDLE to ops
            INS HdlOp@@TERNARY to ops
            HdlOp: TERNARY
                list: ops
                    HdlValueId: cpuoff
                    HdlValueId: E_IDLE
                    HdlOp: TERNARY
                        list: ops
                            HdlValueId: src_acalc_pre
                            HdlValueId: E_SRC_AD
                            HdlOp: TERNARY
                                list: ops
                                    HdlValueId: src_rd_pre
                                    HdlValueId: E_SRC_RD
                                    HdlOp: TERNARY
                                        list: ops
                                            HdlValueId: dst_acalc_pre
                                            HdlValueId: E_DST_AD
                                            HdlOp: TERNARY
                                                list: ops
                                                    HdlValueId: dst_rd_pre
                                                    HdlValueId: E_DST_RD
                                                    HdlValueId: E_EXEC

UPD HdlStmProcess@@ to 
    MOV list@@sensitivity to 
    list: sensitivity
        HdlValueId: e_state
        HdlValueId: dst_acalc
        HdlValueId: dst_rd
        HdlValueId: inst_sext_rdy
        HdlValueId: inst_dext_rdy
        HdlValueId: exec_dext_rdy
        HdlValueId: exec_jmp
        HdlValueId: exec_dst_wr
        HdlValueId: e_first_state
        HdlValueId: exec_src_wr

INS HdlStmCase@@e_state to 

UPD HdlStmCase@@e_state to e_state
    INS HdlStmCaseType@@CASE to e_state
    INS HdlValueId@@e_state to e_state
    INS list@@cases to e_state
    INS HdlOp@@ASSIGN to e_state
    HdlOp: ASSIGN
        list: ops
            HdlValueId: e_state_nxt
            HdlValueId: E_IRQ_0
    INS tuple@@ to cases
    tuple
        HdlValueId: E_IRQ_0
        HdlOp: ASSIGN
            list: ops
                HdlValueId: e_state_nxt
                HdlValueId: E_IRQ_1
    INS tuple@@ to cases
    tuple
        HdlValueId: E_IRQ_1
        HdlOp: ASSIGN
            list: ops
                HdlValueId: e_state_nxt
                HdlValueId: E_IRQ_2
    INS tuple@@ to cases
    tuple
        HdlValueId: E_IRQ_2
        HdlOp: ASSIGN
            list: ops
                HdlValueId: e_state_nxt
                HdlValueId: E_IRQ_3
    INS tuple@@ to cases
    tuple
        HdlValueId: E_IRQ_3
        HdlOp: ASSIGN
            list: ops
                HdlValueId: e_state_nxt
                HdlValueId: E_IRQ_4
    INS tuple@@ to cases
    tuple
        HdlValueId: E_IRQ_4
        HdlOp: ASSIGN
            list: ops
                HdlValueId: e_state_nxt
                HdlValueId: E_EXEC
    INS tuple@@ to cases
    tuple
        HdlValueId: E_SRC_AD
        HdlOp: ASSIGN
            list: ops
                HdlValueId: e_state_nxt
                HdlOp: TERNARY
                    list: ops
                        HdlValueId: inst_sext_rdy
                        HdlValueId: E_SRC_RD
                        HdlValueId: E_SRC_AD
    INS tuple@@ to cases
    tuple
        HdlValueId: E_SRC_RD
        HdlOp: ASSIGN
            list: ops
                HdlValueId: e_state_nxt
                HdlOp: TERNARY
                    list: ops
                        HdlValueId: dst_acalc
                        HdlValueId: E_DST_AD
                        HdlOp: TERNARY
                            list: ops
                                HdlValueId: dst_rd
                                HdlValueId: E_DST_RD
                                HdlValueId: E_EXEC
    INS tuple@@ to cases
    tuple
        HdlValueId: E_DST_RD
        HdlOp: ASSIGN
            list: ops
                HdlValueId: e_state_nxt
                HdlValueId: E_EXEC
    INS tuple@@ to cases
    tuple
        HdlValueId: E_EXEC
        HdlOp: ASSIGN
            list: ops
                HdlValueId: e_state_nxt
                HdlOp: TERNARY
                    list: ops
                        HdlValueId: exec_dst_wr
                        HdlValueId: E_DST_WR
                        HdlOp: TERNARY
                            list: ops
                                HdlValueId: exec_jmp
                                HdlValueId: E_JUMP
                                HdlOp: TERNARY
                                    list: ops
                                        HdlValueId: exec_src_wr
                                        HdlValueId: E_SRC_WR
                                        HdlValueId: e_first_state
    INS tuple@@ to cases
    tuple
        HdlValueId: E_DST_WR
        HdlOp: ASSIGN
            list: ops
                HdlValueId: e_state_nxt
                HdlOp: TERNARY
                    list: ops
                        HdlValueId: exec_jmp
                        HdlValueId: E_JUMP
                        HdlValueId: e_first_state
    INS HdlValueId@@E_IDLE to 
    INS HdlValueId@@E_DST_AD to 
    INS HdlValueId@@E_JUMP to 
    INS HdlValueId@@E_SRC_WR to 
    UPD HdlOp@@ASSIGN to ASSIGN
        UPD HdlOp@@TERNARY to TERNARY
            INS HdlValueId@@E_DST_RD to ops
            INS HdlValueId@@E_DST_AD to ops

UPD HdlStmIf@@body to body
    UPD HdlValueId@@puc to puc_rst

UPD HdlStmCase@@e_state to e_state
    MOV tuple@@ to cases
    tuple
        HdlValueInt: d
        HdlOp: ASSIGN
            list: ops
                HdlValueId: e_state_nxt
                HdlValueId: e_first_state
    MOV tuple@@ to cases
    tuple
        HdlValueInt: 8
        HdlOp: ASSIGN
            list: ops
                HdlValueId: e_state_nxt
                HdlOp: TERNARY
                    list: ops
                        HdlOp: OR
                            list: ops
                                HdlValueId: inst_dext_rdy
                                HdlValueId: exec_dext_rdy
                        HdlValueInt: 9
                        HdlValueInt: 8
    MOV tuple@@ to cases
    tuple
        HdlValueInt: c
        HdlOp: ASSIGN
            list: ops
                HdlValueId: e_state_nxt
                HdlValueId: e_first_state
    MOV tuple@@ to cases
    tuple
        HdlValueInt: 7
        HdlOp: ASSIGN
            list: ops
                HdlValueId: e_state_nxt
                HdlValueId: e_first_state
    DEL HdlValueInt@@d from 
    DEL HdlValueInt@@8 from 
    UPD HdlOp@@ASSIGN to ASSIGN
        UPD HdlOp@@TERNARY to TERNARY
            DEL HdlValueInt@@9 from ops
            DEL HdlValueInt@@8 from ops
    DEL HdlValueInt@@c from 
    DEL HdlValueInt@@7 from 
    DEL HdlStmCaseType@@CASE from e_state
    DEL HdlValueId@@e_state from e_state
    DEL tuple@@ from cases
    tuple
        HdlValueInt: 0
        HdlOp: ASSIGN
            list: ops
                HdlValueId: e_state_nxt
                HdlValueInt: 1
    DEL tuple@@ from cases
    tuple
        HdlValueInt: 1
        HdlOp: ASSIGN
            list: ops
                HdlValueId: e_state_nxt
                HdlValueInt: 2
    DEL tuple@@ from cases
    tuple
        HdlValueInt: 2
        HdlOp: ASSIGN
            list: ops
                HdlValueId: e_state_nxt
                HdlValueInt: 3
    DEL tuple@@ from cases
    tuple
        HdlValueInt: 3
        HdlOp: ASSIGN
            list: ops
                HdlValueId: e_state_nxt
                HdlValueInt: 4
    DEL tuple@@ from cases
    tuple
        HdlValueInt: 4
        HdlOp: ASSIGN
            list: ops
                HdlValueId: e_state_nxt
                HdlValueInt: b
    DEL tuple@@ from cases
    tuple
        HdlValueInt: 5
        HdlOp: ASSIGN
            list: ops
                HdlValueId: e_state_nxt
                HdlOp: TERNARY
                    list: ops
                        HdlValueId: inst_sext_rdy
                        HdlValueInt: 6
                        HdlValueInt: 5
    DEL tuple@@ from cases
    tuple
        HdlValueInt: 6
        HdlOp: ASSIGN
            list: ops
                HdlValueId: e_state_nxt
                HdlOp: TERNARY
                    list: ops
                        HdlValueId: dst_acalc
                        HdlValueInt: 8
                        HdlOp: TERNARY
                            list: ops
                                HdlValueId: dst_rd
                                HdlValueInt: 9
                                HdlValueInt: b
    DEL tuple@@ from cases
    tuple
        HdlValueInt: 9
        HdlOp: ASSIGN
            list: ops
                HdlValueId: e_state_nxt
                HdlValueInt: b
    DEL tuple@@ from cases
    tuple
        HdlValueInt: b
        HdlOp: ASSIGN
            list: ops
                HdlValueId: e_state_nxt
                HdlOp: TERNARY
                    list: ops
                        HdlValueId: exec_dst_wr
                        HdlValueInt: a
                        HdlOp: TERNARY
                            list: ops
                                HdlValueId: exec_jmp
                                HdlValueInt: c
                                HdlOp: TERNARY
                                    list: ops
                                        HdlValueId: exec_src_wr
                                        HdlValueInt: 7
                                        HdlValueId: e_first_state
    DEL tuple@@ from cases
    tuple
        HdlValueInt: a
        HdlOp: ASSIGN
            list: ops
                HdlValueId: e_state_nxt
                HdlOp: TERNARY
                    list: ops
                        HdlValueId: exec_jmp
                        HdlValueInt: c
                        HdlValueId: e_first_state
    DEL list@@cases from e_state
    DEL HdlOp@@ASSIGN from e_state
    HdlOp: ASSIGN
        list: ops
            HdlValueId: e_state_nxt
            HdlValueInt: 0

UPD HdlStmProcess@@ to 
    UPD HdlOp@@RISING to RISING
        UPD HdlValueId@@puc to puc_rst

UPD HdlIdDef@@exec_done to exec_done
    UPD HdlOp@@TERNARY to TERNARY
        UPD HdlOp@@EQ to EQ
            INS HdlValueId@@E_JUMP to ops
        UPD HdlOp@@TERNARY to TERNARY
            UPD HdlOp@@EQ to EQ
                INS HdlValueId@@E_DST_WR to ops
            UPD HdlOp@@TERNARY to TERNARY
                UPD HdlOp@@EQ to EQ
                    INS HdlValueId@@E_SRC_WR to ops
                UPD HdlOp@@EQ to EQ
                    INS HdlValueId@@E_EXEC to ops

UPD HdlStmIf@@body to body
    UPD HdlOp@@EQ to EQ
        INS HdlValueId@@E_JUMP to ops

UPD HdlStmIf@@body to body
    UPD HdlOp@@EQ to EQ
        INS HdlValueId@@E_DST_RD to ops
    UPD HdlOp@@EQ to EQ
        INS HdlValueId@@E_DST_WR to ops

UPD HdlStmIf@@body to body
    UPD HdlOp@@EQ to EQ
        INS HdlValueId@@E_DST_RD to ops

UPD HdlIdDef@@decode_noirq to decode_noirq
    UPD HdlOp@@AND to AND
        UPD HdlOp@@OR to OR
            UPD HdlOp@@EQ to EQ
                INS HdlValueId@@E_IDLE to ops

UPD HdlStmIf@@body to body
    UPD HdlOp@@AND to AND
        UPD HdlOp@@EQ to EQ
            INS HdlValueId@@E_SRC_RD to ops
    UPD HdlOp@@OR_LOG to OR_LOG
        UPD HdlOp@@EQ to EQ
            INS HdlValueId@@E_SRC_WR to ops
        UPD HdlOp@@EQ to EQ
            INS HdlValueId@@E_DST_WR to ops

DEL HdlStmCase@@e_state from 

DEL HdlStmProcess@@ from objs

UPD HdlStmAssign@@if_true to if_true
    DEL HdlValueInt@@1 from if_true


CommitId: 7c253ff535a74a601fef5ff494f81df6e4d66460
Re-organized the "openMSP430_defines.v" file.
--- a/fpga/actel_m1a3pl_dev_kit/rtl/verilog/openmsp430/omsp_frontend.v
+++ b/fpga/actel_m1a3pl_dev_kit/rtl/verilog/openmsp430/omsp_frontend.v
@@ -266,11 +293,11 @@ wire        nmi_acc     = irq_acc_all[14];
 
 
 //=============================================================================
-// 3)  FETCH INSTRUCTION
+// 5)  FETCH INSTRUCTION
 //=============================================================================
 
 //
-// 3.1) PROGRAM COUNTER & MEMORY INTERFACE
+// 5.1) PROGRAM COUNTER & MEMORY INTERFACE
 //-----------------------------------------
 
 // Program counter

ParseResult:
UPD HdlStmIf@@body to body
    UPD HdlValueId@@puc to puc_rst

UPD HdlStmProcess@@ to 
    UPD HdlOp@@RISING to RISING
        UPD HdlValueId@@puc to puc_rst


CommitId: 7c253ff535a74a601fef5ff494f81df6e4d66460
Re-organized the "openMSP430_defines.v" file.
--- a/fpga/actel_m1a3pl_dev_kit/rtl/verilog/openmsp430/omsp_frontend.v
+++ b/fpga/actel_m1a3pl_dev_kit/rtl/verilog/openmsp430/omsp_frontend.v
@@ -282,15 +309,15 @@ wire [15:0] pc_nxt  = pc_sw_wr               ? pc_sw    :
                       (i_state==I_IRQ_FETCH) ? irq_addr :
                       (i_state==I_IRQ_DONE)  ? mdb_in   :  pc_incr;
 
-always @(posedge mclk or posedge puc)
-  if (puc)  pc <= 16'h0000;
-  else      pc <= pc_nxt;
+always @(posedge mclk or posedge puc_rst)
+  if (puc_rst)  pc <= 16'h0000;
+  else          pc <= pc_nxt;
 
 // Check if ROM has been busy in order to retry ROM access
 reg pmem_busy;
-always @(posedge mclk or posedge puc)
-  if (puc)  pmem_busy <= 1'b0;
-  else      pmem_busy <= fe_pmem_wait;
+always @(posedge mclk or posedge puc_rst)
+  if (puc_rst)  pmem_busy <= 1'b0;
+  else          pmem_busy <= fe_pmem_wait;
    
 // Memory interface
 wire [15:0] mab      = pc_nxt;

ParseResult:
UPD HdlStmIf@@body to body
    UPD HdlValueId@@puc to puc_rst

UPD HdlStmProcess@@ to 
    UPD HdlOp@@RISING to RISING
        UPD HdlValueId@@puc to puc_rst


CommitId: e20d89c58e33b3eefde4601f57a347d5a228cef4
Add full ASIC support (low-power modes, DFT, ...).
--- a/core/rtl/verilog/omsp_frontend.v
+++ b/core/rtl/verilog/omsp_frontend.v
@@ -68,6 +68,8 @@ module  omsp_frontend (
     irq_acc,                       // Interrupt request accepted (one-hot signal)
     mab,                           // Frontend Memory address bus
     mb_en,                         // Frontend Memory bus enable
+    mclk_enable,                   // Main System Clock enable
+    mclk_wkup,                     // Main System Clock wake-up (asynchronous)
     nmi_acc,                       // Non-Maskable interrupt request accepted
     pc,                            // Program counter
     pc_nxt,                        // Next PC value (for CALL & IRQ)

ParseResult:
UPD HdlStmCase@@i_state to i_state
    UPD HdlOp@@ASSIGN to ASSIGN
        UPD HdlOp@@TERNARY to ASSIGN
        MOV HdlOp@@TERNARY to ops
        HdlOp: TERNARY
            list: ops
                HdlValueId: irq_detect
                HdlValueId: I_IRQ_FETCH
                HdlOp: TERNARY
                    list: ops
                        HdlValueId: pc_sw_wr
                        HdlValueId: I_DEC
                        HdlOp: TERNARY
                            list: ops
                                HdlOp: NE
                                    list: ops
                                        HdlValueId: inst_sz
                                        HdlValueInt: 01
                                HdlValueId: I_EXT2
                                HdlValueId: I_DEC
        UPD HdlOp@@TERNARY to TERNARY
            UPD HdlValueId@@irq_detect to i_state_nxt
            DEL HdlValueId@@I_IRQ_FETCH from ops
        DEL HdlValueId@@i_state_nxt from ops
        DEL list@@ops from ASSIGN
    UPD HdlOp@@ASSIGN to ASSIGN
        UPD HdlOp@@TERNARY to TERNARY
            MOV HdlValueId@@I_DEC to ops
            HdlValueId: I_DEC
            DEL HdlValueId@@irq_detect from ops
            DEL HdlValueId@@I_IRQ_FETCH from ops
            DEL list@@ops from TERNARY
        DEL HdlOp@@TERNARY from ops
    DEL HdlOp@@ASSIGN from 


CommitId: e20d89c58e33b3eefde4601f57a347d5a228cef4
Add full ASIC support (low-power modes, DFT, ...).
--- a/core/rtl/verilog/omsp_frontend.v
+++ b/core/rtl/verilog/omsp_frontend.v
@@ -82,11 +84,15 @@ module  omsp_frontend (
     irq,                           // Maskable interrupts
     mclk,                          // Main system clock
     mdb_in,                        // Frontend Memory data bus input
-    nmi_evt,                       // Non-maskable interrupt event
+    nmi_pnd,                       // Non-maskable interrupt pending
+    nmi_wkup,                      // NMI Wakeup
     pc_sw,                         // Program counter software value
     pc_sw_wr,                      // Program counter software write
     puc_rst,                       // Main system reset
-    wdt_irq                        // Watchdog-timer interrupt
+    scan_enable,                   // Scan enable (active during scan shifting)
+    wdt_irq,                       // Watchdog-timer interrupt
+    wdt_wkup,                      // Watchdog Wakeup
+    wkup                           // System Wake-up (asynchronous)
 );
 
 // OUTPUTs

ParseResult:
UPD HdlStmProcess@@ to 
    MOV list@@sensitivity to 
    list: sensitivity
        HdlOp: RISING
            list: ops
                HdlValueId: mclk
        HdlOp: RISING
            list: ops
                HdlValueId: puc_rst
    UPD HdlOp@@RISING to RISING
        UPD HdlValueId@@mclk to mclk_irq_num

DEL HdlIdDef@@inst_nmi from objs
HdlIdDef: inst_nmi
    HdlOp: PARAMETRIZATION
        list: ops
            HdlValueId: reg
    HdlDirection: INTERNAL

DEL HdlStmIf@@body from 
HdlStmIf: body
    HdlValueId: puc_rst
    HdlStmAssign: if_true
        HdlValueInt: 0
        HdlValueId: inst_nmi
    list: elifs
        tuple
            HdlValueId: nmi_evt
            HdlStmAssign
                HdlValueInt: 1
                HdlValueId: inst_nmi
        tuple
            HdlOp: EQ
                list: ops
                    HdlValueId: i_state
                    HdlValueId: I_IRQ_DONE
            HdlStmAssign
                HdlValueInt: 0
                HdlValueId: inst_nmi

DEL HdlStmProcess@@ from objs


CommitId: e20d89c58e33b3eefde4601f57a347d5a228cef4
Add full ASIC support (low-power modes, DFT, ...).
--- a/core/rtl/verilog/omsp_frontend.v
+++ b/core/rtl/verilog/omsp_frontend.v
@@ -111,6 +117,8 @@ output        [2:0] inst_type;     // Decoded Instruction type
 output       [13:0] irq_acc;       // Interrupt request accepted (one-hot signal)
 output       [15:0] mab;           // Frontend Memory address bus
 output              mb_en;         // Frontend Memory bus enable
+output              mclk_enable;   // Main System Clock enable
+output              mclk_wkup;     // Main System Clock wake-up (asynchronous)
 output              nmi_acc;       // Non-Maskable interrupt request accepted
 output       [15:0] pc;            // Program counter
 output       [15:0] pc_nxt;        // Next PC value (for CALL & IRQ)

ParseResult:
INS HdlStmAssign@@ to objs
HdlStmAssign
    HdlValueInt: 1
    HdlValueId: mclk_wkup

INS HdlStmAssign@@ to objs
HdlStmAssign
    HdlValueInt: 1
    HdlValueId: mclk_enable

UPD HdlStmProcess@@ to 
    UPD HdlOp@@RISING to RISING
        UPD HdlValueId@@mclk to mclk_pc


CommitId: e20d89c58e33b3eefde4601f57a347d5a228cef4
Add full ASIC support (low-power modes, DFT, ...).
--- a/core/rtl/verilog/omsp_frontend.v
+++ b/core/rtl/verilog/omsp_frontend.v
@@ -122,15 +130,19 @@ input               cpuoff;        // Turns off the CPU
 input               dbg_halt_cmd;  // Halt CPU command
 input         [3:0] dbg_reg_sel;   // Debug selected register for rd/wr access
 input               fe_pmem_wait;  // Frontend wait for Instruction fetch
-input 	            gie;           // General interrupt enable
-input 	     [13:0] irq;           // Maskable interrupts
+input               gie;           // General interrupt enable
+input        [13:0] irq;           // Maskable interrupts
 input               mclk;          // Main system clock
 input        [15:0] mdb_in;        // Frontend Memory data bus input
-input 	            nmi_evt;       // Non-maskable interrupt event
+input               nmi_pnd;       // Non-maskable interrupt pending
+input               nmi_wkup;      // NMI Wakeup
 input        [15:0] pc_sw;         // Program counter software value
 input               pc_sw_wr;      // Program counter software write
 input               puc_rst;       // Main system reset
+input               scan_enable;   // Scan enable (active during scan shifting)
 input               wdt_irq;       // Watchdog-timer interrupt
+input               wdt_wkup;      // Watchdog Wakeup
+input               wkup;          // System Wake-up (asynchronous)
 
 
 //=============================================================================

ParseResult:
INS HdlIdDef@@mclk_pc to objs
HdlIdDef: mclk_pc
    HdlValueId: mclk
    HdlDirection: INTERNAL

UPD HdlStmProcess@@ to 
    MOV list@@sensitivity to 
    list: sensitivity
        HdlOp: RISING
            list: ops
                HdlValueId: mclk
        HdlOp: RISING
            list: ops
                HdlValueId: puc_rst
    UPD HdlOp@@RISING to RISING
        UPD HdlValueId@@mclk to mclk_decode

UPD HdlStmProcess@@ to 
    UPD HdlOp@@RISING to RISING
        UPD HdlValueId@@mclk to mclk_inst_sext

UPD HdlStmProcess@@ to 
    UPD HdlOp@@RISING to RISING
        UPD HdlValueId@@mclk to mclk_inst_dext

DEL HdlIdDef@@is_dext from objs
HdlIdDef: is_dext
    HdlOp: OR
        list: ops
            HdlOp: OR
                list: ops
                    HdlOp: INDEX
                        list: ops
                            HdlValueId: inst_ad
                            HdlValueInt: 1
                    HdlOp: INDEX
                        list: ops
                            HdlValueId: inst_ad
                            HdlValueInt: 4
            HdlOp: INDEX
                list: ops
                    HdlValueId: inst_ad
                    HdlValueInt: 6
    HdlDirection: INTERNAL


CommitId: e20d89c58e33b3eefde4601f57a347d5a228cef4
Add full ASIC support (low-power modes, DFT, ...).
--- a/core/rtl/verilog/omsp_frontend.v
+++ b/core/rtl/verilog/omsp_frontend.v
@@ -157,7 +169,7 @@ endfunction
    
 
 //=============================================================================
-// 2)  Parameter definitions
+// 2)  PARAMETER DEFINITIONS
 //=============================================================================
 
 //

ParseResult:
UPD HdlStmProcess@@ to 
    MOV list@@sensitivity to 
    list: sensitivity
        HdlOp: RISING
            list: ops
                HdlValueId: mclk
        HdlOp: RISING
            list: ops
                HdlValueId: puc_rst
    UPD HdlOp@@RISING to RISING
        UPD HdlValueId@@mclk to mclk_decode

UPD HdlStmProcess@@ to 
    MOV list@@sensitivity to 
    list: sensitivity
        HdlOp: RISING
            list: ops
                HdlValueId: mclk
        HdlOp: RISING
            list: ops
                HdlValueId: puc_rst
    UPD HdlOp@@RISING to RISING
        UPD HdlValueId@@mclk to mclk_decode


CommitId: e20d89c58e33b3eefde4601f57a347d5a228cef4
Add full ASIC support (low-power modes, DFT, ...).
--- a/core/rtl/verilog/omsp_frontend.v
+++ b/core/rtl/verilog/omsp_frontend.v
@@ -222,13 +234,14 @@ always @(i_state    or inst_sz  or inst_sz_nxt  or pc_sw_wr or exec_done or
                           (cpuoff | cpu_halt_cmd) & exec_done ? I_IDLE      :
                             cpu_halt_cmd & (e_state==E_IDLE)  ? I_IDLE      :
                                   pc_sw_wr                    ? I_DEC       :
-		             ~exec_done & ~(e_state==E_IDLE)  ? I_DEC       :        // Wait in decode state
+                             ~exec_done & ~(e_state==E_IDLE)  ? I_DEC       :        // Wait in decode state
                                   (inst_sz_nxt!=2'b00)        ? I_EXT1      : I_DEC; // until execution is completed
-      I_EXT1     : i_state_nxt =  irq_detect                  ? I_IRQ_FETCH :
-                                  pc_sw_wr                    ? I_DEC       : 
+      I_EXT1     : i_state_nxt =  pc_sw_wr                    ? I_DEC       : 
                                   (inst_sz!=2'b01)            ? I_EXT2      : I_DEC;
-      I_EXT2     : i_state_nxt =  irq_detect                  ? I_IRQ_FETCH : I_DEC;
+      I_EXT2     : i_state_nxt =  I_DEC;
+    // pragma coverage off
       default    : i_state_nxt =  I_IRQ_FETCH;
+    // pragma coverage on
     endcase
 
 // State machine

ParseResult:
UPD HdlStmProcess@@ to 
    UPD HdlOp@@RISING to RISING
        UPD HdlValueId@@mclk to mclk_decode


CommitId: e20d89c58e33b3eefde4601f57a347d5a228cef4
Add full ASIC support (low-power modes, DFT, ...).
--- a/core/rtl/verilog/omsp_frontend.v
+++ b/core/rtl/verilog/omsp_frontend.v
@@ -339,9 +400,6 @@ wire [15:0] ir  = mdb_in;
 // Detect if source extension word is required
 wire is_sext = (inst_as[`IDX] | inst_as[`SYMB] | inst_as[`ABS] | inst_as[`IMM]);
 
-// Detect if destination extension word is required
-wire is_dext = (inst_ad[`IDX] | inst_ad[`SYMB] | inst_ad[`ABS]);
-
 // For the Symbolic addressing mode, add -2 to the extension word in order
 // to make up for the PC address
 wire [15:0] ext_incr = ((i_state==I_EXT1)     &  inst_as[`SYMB]) |

ParseResult:
UPD HdlStmAssign@@ to 
    MOV HdlOp@@CONCAT to 
    HdlOp: CONCAT
        list: ops
            HdlOp: CONCAT
                list: ops
                    HdlOp: CONCAT
                        list: ops
                            HdlOp: CONCAT
                                list: ops
                                    HdlOp: CONCAT
                                        list: ops
                                            HdlOp: CONCAT
                                                list: ops
                                                    HdlOp: CONCAT
                                                        list: ops
                                                            HdlOp: CONCAT
                                                                list: ops
                                                                    HdlOp: CONCAT
                                                                        list: ops
                                                                            HdlOp: CONCAT
                                                                                list: ops
                                                                                    HdlOp: CONCAT
                                                                                        list: ops
                                                                                            HdlValueId: exec_no_wr
                                                                                            HdlValueId: alu_shift
                                                                                    HdlValueId: alu_stat_f
                                                                            HdlValueId: alu_stat_7
                                                                    HdlValueId: alu_dadd
                                                            HdlValueId: alu_xor
                                                    HdlValueId: alu_or
                                            HdlValueId: alu_and
                                    HdlValueId: alu_add
                            HdlValueId: alu_inc_c
                    HdlValueId: alu_inc
            HdlValueId: alu_src_inv
    DEL HdlValueId@@inst_alu from 

UPD HdlStmProcess@@ to 
    MOV list@@sensitivity to 
    list: sensitivity
        HdlOp: RISING
            list: ops
                HdlValueId: mclk
        HdlOp: RISING
            list: ops
                HdlValueId: puc_rst
    UPD HdlOp@@RISING to RISING
        UPD HdlValueId@@mclk to mclk_decode

UPD HdlStmIf@@body to body
    DEL HdlValueId@@puc_rst from body
    DEL HdlValueId@@decode from 
    DEL tuple@@ from elifs
    DEL list@@elifs from body

DEL HdlStmAssign@@ from 

DEL HdlStmIf@@body from 

DEL HdlStmProcess@@ from objs


CommitId: e20d89c58e33b3eefde4601f57a347d5a228cef4
Add full ASIC support (low-power modes, DFT, ...).
--- a/core/rtl/verilog/omsp_frontend.v
+++ b/core/rtl/verilog/omsp_frontend.v
@@ -353,11 +411,27 @@ wire [15:0] ext_nxt  = ir + ext_incr;
 
 // Store source extension word
 reg [15:0] inst_sext;
-always @(posedge mclk or posedge puc_rst)
+
+`ifdef CLOCK_GATING
+wire       inst_sext_en  = (decode & is_const)                 |
+                           (decode & inst_type_nxt[`INST_JMP]) |
+                           ((i_state==I_EXT1) & is_sext);
+wire       mclk_inst_sext;
+omsp_clock_gate clock_gate_inst_sext (.gclk(mclk_inst_sext),
+                                      .clk (mclk), .enable(inst_sext_en), .scan_enable(scan_enable));
+`else
+wire       mclk_inst_sext = mclk;
+`endif
+
+always @(posedge mclk_inst_sext or posedge puc_rst)
   if (puc_rst)                                 inst_sext <= 16'h0000;
   else if (decode & is_const)                  inst_sext <= sconst_nxt;
   else if (decode & inst_type_nxt[`INST_JMP])  inst_sext <= {{5{ir[9]}},ir[9:0],1'b0};
+`ifdef CLOCK_GATING
+  else                                         inst_sext <= ext_nxt;
+`else
   else if ((i_state==I_EXT1) & is_sext)        inst_sext <= ext_nxt;
+`endif
 
 // Source extension word is ready
 wire inst_sext_rdy = (i_state==I_EXT1) & is_sext;

ParseResult:
INS HdlIdDef@@inst_alu_nxt to objs

INS HdlStmProcess@@ to objs

INS HdlStmIf@@body to 


CommitId: e20d89c58e33b3eefde4601f57a347d5a228cef4
Add full ASIC support (low-power modes, DFT, ...).
--- a/core/rtl/verilog/omsp_frontend.v
+++ b/core/rtl/verilog/omsp_frontend.v
@@ -432,9 +537,13 @@ always @(posedge mclk or posedge puc_rst)
 // 8'b10000000: JMP
 
 reg   [2:0] inst_jmp_bin;
-always @(posedge mclk or posedge puc_rst)
+always @(posedge mclk_decode or posedge puc_rst)
   if (puc_rst)     inst_jmp_bin <= 3'h0;
+`ifdef CLOCK_GATING
+  else             inst_jmp_bin <= ir[12:10];
+`else
   else if (decode) inst_jmp_bin <= ir[12:10];
+`endif
 
 wire [7:0] inst_jmp = one_hot8(inst_jmp_bin) & {8{inst_type[`INST_JMP]}};
 

ParseResult:
UPD HdlIdDef@@inst_alu_nxt to inst_alu_nxt
    INS HdlOp@@PARAMETRIZATION to inst_alu_nxt
    HdlOp: PARAMETRIZATION
        list: ops
            HdlValueId: wire
            HdlOp: DOWNTO
                list: ops
                    HdlValueInt: 11
                    HdlValueInt: 0
    INS HdlDirection@@INTERNAL to inst_alu_nxt


CommitId: db52c5006434397bd657d5d30784564fe0245d28
Fixed bug when an IRQ arrives while CPU is halted through the serial debug interface.
--- a/fpga/actel_m1a3pl_dev_kit/rtl/verilog/openmsp430/omsp_frontend.v
+++ b/fpga/actel_m1a3pl_dev_kit/rtl/verilog/openmsp430/omsp_frontend.v
@@ -31,9 +31,9 @@
 //              - Olivier Girard,    olgirard@gmail.com
 //
 //----------------------------------------------------------------------------
-// $Rev: 61 $
+// $Rev: 85 $
 // $LastChangedBy: olivier.girard $
-// $LastChangedDate: 2010-02-03 23:14:03 +0100 (Wed, 03 Feb 2010) $
+// $LastChangedDate: 2011-01-28 22:05:37 +0100 (Fri, 28 Jan 2011) $
 //----------------------------------------------------------------------------
 `include "timescale.v"
 `include "openMSP430_defines.v"

ParseResult:
UPD HdlStmAssign@@ to 
    UPD HdlOp@@AND to AND
        INS HdlOp@@AND to ops
        UPD HdlOp@@AND to AND
            INS list@@ops to AND
            INS HdlOp@@NEG to ops
            HdlOp: NEG
                list: ops
                    HdlValueId: dbg_halt_st

UPD HdlStmAssign@@ to 
    UPD HdlOp@@AND to AND
        MOV HdlOp@@AND to ops
        HdlOp: AND
            list: ops
                HdlOp: OR
                    list: ops
                        HdlValueId: inst_nmi
                        HdlOp: AND
                            list: ops
                                HdlOp: OR
                                    list: ops
                                        HdlOp: OR_UNARY
                                            list: ops
                                                HdlValueId: irq
                                        HdlValueId: wdt_irq
                                HdlValueId: gie
                HdlOp: NEG
                    list: ops
                        HdlValueId: dbg_halt_cmd


CommitId: e20d89c58e33b3eefde4601f57a347d5a228cef4
Add full ASIC support (low-power modes, DFT, ...).
--- a/core/rtl/verilog/periph/template_periph_16b.v
+++ b/core/rtl/verilog/periph/template_periph_16b.v
@@ -86,7 +86,7 @@ parameter [DEC_WD-1:0] CNTRL1      = 'h0,
                        CNTRL4      = 'h6;
 
 // Register one-hot decoder utilities
-parameter              DEC_SZ      =  2**DEC_WD;
+parameter              DEC_SZ      =  (1 << DEC_WD);
 parameter [DEC_SZ-1:0] BASE_REG    =  {{DEC_SZ-1{1'b0}}, 1'b1};
 
 // Register one-hot decoder
ParseResult:
UPD HdlIdDef@@DEC_SZ to DEC_SZ
    UPD HdlOp@@POW to SLL
    UPD HdlOp@@POW to POW
        UPD HdlValueInt@@2 to 1


CommitId: 7ffeb42b0f494a45cc60e678a78d12f0c256b819
Separated the Timer A defines from the openMSP430 ones.
--- a/core/rtl/verilog/omsp_frontend.v
+++ b/core/rtl/verilog/omsp_frontend.v
@@ -173,17 +175,20 @@ parameter I_EXT1      = 3'h3; // 1st Extension word
 parameter I_EXT2      = 3'h4; // 2nd Extension word
 parameter I_IDLE      = 3'h5; // CPU is in IDLE mode
 
+// CPU on/off through the debug interface or cpu_en port
+wire   cpu_halt_cmd = dbg_halt_cmd | ~cpu_en_s;
+   
 // States Transitions
 always @(i_state   or inst_sz    or inst_sz_nxt or pc_sw_wr     or exec_done or
-         exec_done or irq_detect or cpuoff      or dbg_halt_cmd or e_state)
+         exec_done or irq_detect or cpuoff      or cpu_halt_cmd or e_state)
     case(i_state)
-      I_IDLE     : i_state_nxt = (irq_detect & ~dbg_halt_cmd) ? I_IRQ_FETCH :
-                                 (~cpuoff    & ~dbg_halt_cmd) ? I_DEC       : I_IDLE;
+      I_IDLE     : i_state_nxt = (irq_detect & ~cpu_halt_cmd) ? I_IRQ_FETCH :
+                                 (~cpuoff    & ~cpu_halt_cmd) ? I_DEC       : I_IDLE;
       I_IRQ_FETCH: i_state_nxt =  I_IRQ_DONE;
       I_IRQ_DONE : i_state_nxt =  I_DEC;
       I_DEC      : i_state_nxt =  irq_detect                  ? I_IRQ_FETCH :
-                          (cpuoff | dbg_halt_cmd) & exec_done ? I_IDLE      :
-                            dbg_halt_cmd & (e_state==`E_IDLE) ? I_IDLE      :
+                          (cpuoff | cpu_halt_cmd) & exec_done ? I_IDLE      :
+                            cpu_halt_cmd & (e_state==`E_IDLE) ? I_IDLE      :
                                   pc_sw_wr                    ? I_DEC       :
 		             ~exec_done & ~(e_state==`E_IDLE) ? I_DEC       :        // Wait in decode state
                                   (inst_sz_nxt!=2'b00)        ? I_EXT1      : I_DEC; // until execution is completed

ParseResult:
INS HdlIdDef@@cpu_en_s to ports
HdlIdDef: cpu_en_s
    HdlDirection: IN

UPD HdlIdDef@@e_first_state to e_first_state
    UPD HdlOp@@TERNARY to TERNARY
        UPD HdlOp@@TERNARY to TERNARY
            UPD HdlOp@@OR to OR
                UPD HdlValueId@@dbg_halt_cmd to cpu_halt_cmd

UPD HdlIdDef@@mb_en to mb_en
    UPD HdlOp@@OR to OR
        UPD HdlOp@@AND to AND
            UPD HdlOp@@NEG to NEG
                UPD HdlValueId@@dbg_halt_cmd to cpu_halt_cmd


CommitId: 7ffeb42b0f494a45cc60e678a78d12f0c256b819
Separated the Timer A defines from the openMSP430 ones.
--- a/core/rtl/verilog/omsp_frontend.v
+++ b/core/rtl/verilog/omsp_frontend.v
@@ -208,7 +213,7 @@ wire   fetch        = ~((i_state==I_DEC) & ~(exec_done | (e_state==`E_IDLE))) &
 reg    dbg_halt_st;
 always @(posedge mclk or posedge puc)
   if (puc)  dbg_halt_st <= 1'b0;
-  else      dbg_halt_st <= dbg_halt_cmd & (i_state_nxt==I_IDLE);
+  else      dbg_halt_st <= cpu_halt_cmd & (i_state_nxt==I_IDLE);
 
 
 //=============================================================================

ParseResult:
UPD HdlStmProcess@@ to 
    UPD HdlValueId@@dbg_halt_cmd to cpu_halt_cmd

UPD HdlStmCase@@i_state to i_state
    UPD HdlOp@@ASSIGN to ASSIGN
        UPD HdlOp@@TERNARY to TERNARY
            UPD HdlOp@@AND to AND
                UPD HdlOp@@NEG to NEG
                    UPD HdlValueId@@dbg_halt_cmd to cpu_halt_cmd
            UPD HdlOp@@TERNARY to TERNARY
                UPD HdlOp@@AND to AND
                    UPD HdlOp@@NEG to NEG
                        UPD HdlValueId@@dbg_halt_cmd to cpu_halt_cmd
    UPD HdlOp@@ASSIGN to ASSIGN
        UPD HdlOp@@TERNARY to TERNARY
            UPD HdlOp@@TERNARY to TERNARY
                UPD HdlOp@@AND to AND
                    UPD HdlOp@@OR to OR
                        UPD HdlValueId@@dbg_halt_cmd to cpu_halt_cmd
                UPD HdlOp@@TERNARY to TERNARY
                    UPD HdlOp@@AND to AND
                        UPD HdlValueId@@dbg_halt_cmd to cpu_halt_cmd


CommitId: 7c253ff535a74a601fef5ff494f81df6e4d66460
Re-organized the "openMSP430_defines.v" file.
--- a/fpga/altera_de1_board/rtl/verilog/driver_7segment.v
+++ b/fpga/altera_de1_board/rtl/verilog/driver_7segment.v
@@ -53,7 +52,7 @@ module  driver_7segment (
     per_din,                        // Peripheral data input
     per_en,                         // Peripheral enable (high active)
     per_we,                         // Peripheral write enable (high active)
-    puc                             // Main system reset
+    puc_rst                         // Main system reset
 );
 
 // OUTPUTs

ParseResult:
UPD HdlIdDef@@puc to puc_rst


CommitId: 7c253ff535a74a601fef5ff494f81df6e4d66460
Re-organized the "openMSP430_defines.v" file.
--- a/fpga/altera_de1_board/rtl/verilog/driver_7segment.v
+++ b/fpga/altera_de1_board/rtl/verilog/driver_7segment.v
@@ -125,11 +135,11 @@ wire [255:0] reg_rd       = reg_dec & {256{reg_read}};
 //-----------------
 reg  [7:0] digit0;
 
-wire       digit0_wr  = DIGIT0[0] ? reg_hi_wr[DIGIT0/2] : reg_lo_wr[DIGIT0/2];
-wire [7:0] digit0_nxt = DIGIT0[0] ? per_din[15:8]       : per_din[7:0];
+wire       digit0_wr  = DIGIT0[0] ? reg_hi_wr[DIGIT0] : reg_lo_wr[DIGIT0];
+wire [7:0] digit0_nxt = DIGIT0[0] ? per_din[15:8]     : per_din[7:0];
 
-always @ (posedge mclk or posedge puc)
-  if (puc)            digit0 <=  8'h00;
+always @ (posedge mclk or posedge puc_rst)
+  if (puc_rst)        digit0 <=  8'h00;
   else if (digit0_wr) digit0 <=  digit0_nxt;
 
 

ParseResult:
UPD HdlIdDef@@reg_dec to reg_dec
    INS HdlOp@@OR to reg_dec
    INS HdlDirection@@INTERNAL to reg_dec
    UPD HdlOp@@OR to OR
        INS list@@ops to OR
        INS HdlOp@@OR to ops
        UPD HdlOp@@OR to OR
            INS list@@ops to OR
            INS HdlOp@@OR to ops
            UPD HdlOp@@OR to OR
                INS list@@ops to OR
                INS HdlOp@@AND to ops
                INS HdlOp@@AND to ops
                UPD HdlOp@@AND to AND
                    INS list@@ops to AND
                    INS HdlOp@@REPL_CONCAT to ops
                    UPD HdlOp@@REPL_CONCAT to REPL_CONCAT
                        INS list@@ops to REPL_CONCAT
                        INS HdlOp@@EQ to ops
                        UPD HdlOp@@EQ to EQ
                            INS list@@ops to EQ
                UPD HdlOp@@AND to AND
                    INS list@@ops to AND
                    INS HdlOp@@REPL_CONCAT to ops
                    UPD HdlOp@@REPL_CONCAT to REPL_CONCAT
                        INS list@@ops to REPL_CONCAT
                        INS HdlOp@@EQ to ops
                        UPD HdlOp@@EQ to EQ
                            INS list@@ops to EQ
                            INS HdlValueId@@reg_addr to ops
            UPD HdlOp@@AND to AND
                INS list@@ops to AND
                INS HdlValueId@@DIGIT2_D to ops
                INS HdlOp@@REPL_CONCAT to ops
                UPD HdlOp@@REPL_CONCAT to REPL_CONCAT
                    INS list@@ops to REPL_CONCAT
                    INS HdlValueId@@DEC_SZ to ops
                    INS HdlOp@@EQ to ops
                    UPD HdlOp@@EQ to EQ
                        INS HdlOp@@SRL to ops
                        UPD HdlOp@@SRL to SRL
                            INS list@@ops to SRL
                            INS HdlValueInt@@1 to ops
        UPD HdlOp@@AND to AND
            UPD HdlOp@@REPL_CONCAT to REPL_CONCAT
                INS list@@ops to REPL_CONCAT
                INS HdlValueId@@DEC_SZ to ops
                INS HdlOp@@EQ to ops
                UPD HdlOp@@EQ to EQ
                    INS list@@ops to EQ
                    INS HdlValueId@@reg_addr to ops
                    INS HdlOp@@SRL to ops
                    UPD HdlOp@@SRL to SRL
                        INS HdlValueId@@DIGIT3 to ops
    UPD HdlOp@@PARAMETRIZATION to PARAMETRIZATION
        INS HdlOp@@DOWNTO to ops
        UPD HdlOp@@DOWNTO to DOWNTO
            INS list@@ops to DOWNTO
            INS HdlOp@@SUB to ops
            INS HdlValueInt@@0 to ops
            UPD HdlOp@@SUB to SUB
                INS list@@ops to SUB
                INS HdlValueInt@@1 to ops

UPD HdlStmIf@@body to body
    UPD HdlValueId@@puc to puc_rst

UPD HdlStmProcess@@ to 
    UPD HdlOp@@RISING to RISING
        UPD HdlValueId@@puc to puc_rst

UPD HdlIdDef@@digit0_wr to digit0_wr
    UPD HdlOp@@TERNARY to TERNARY
        UPD HdlOp@@INDEX to INDEX
            UPD HdlOp@@DIV to DIV
                MOV HdlValueId@@DIGIT0 to ops
                HdlValueId: DIGIT0
                DEL HdlValueInt@@2 from ops
                DEL list@@ops from DIV
            DEL HdlOp@@DIV from ops
        UPD HdlOp@@INDEX to INDEX
            UPD HdlOp@@DIV to DIV
                MOV HdlValueId@@DIGIT0 to ops
                HdlValueId: DIGIT0
                DEL HdlValueInt@@2 from ops
                DEL list@@ops from DIV
            DEL HdlOp@@DIV from ops


CommitId: 7c253ff535a74a601fef5ff494f81df6e4d66460
Re-organized the "openMSP430_defines.v" file.
--- a/fpga/altera_de1_board/rtl/verilog/driver_7segment.v
+++ b/fpga/altera_de1_board/rtl/verilog/driver_7segment.v
@@ -137,11 +147,11 @@ always @ (posedge mclk or posedge puc)
 //-----------------
 reg  [7:0] digit1;
 
-wire       digit1_wr  = DIGIT1[0] ? reg_hi_wr[DIGIT1/2] : reg_lo_wr[DIGIT1/2];
-wire [7:0] digit1_nxt = DIGIT1[0] ? per_din[15:8]       : per_din[7:0];
+wire       digit1_wr  = DIGIT1[0] ? reg_hi_wr[DIGIT1] : reg_lo_wr[DIGIT1];
+wire [7:0] digit1_nxt = DIGIT1[0] ? per_din[15:8]     : per_din[7:0];
 
-always @ (posedge mclk or posedge puc)
-  if (puc)            digit1 <=  8'h00;
+always @ (posedge mclk or posedge puc_rst)
+  if (puc_rst)        digit1 <=  8'h00;
   else if (digit1_wr) digit1 <=  digit1_nxt;
 
 

ParseResult:
UPD HdlStmIf@@body to body
    UPD HdlValueId@@puc to puc_rst

UPD HdlStmProcess@@ to 
    UPD HdlOp@@RISING to RISING
        UPD HdlValueId@@puc to puc_rst

UPD HdlIdDef@@reg_hi_wr to reg_hi_wr
    UPD HdlOp@@PARAMETRIZATION to PARAMETRIZATION
        UPD HdlOp@@DOWNTO to DOWNTO
            INS HdlOp@@SUB to ops
            UPD HdlOp@@SUB to SUB
                INS list@@ops to SUB
                INS HdlValueId@@DEC_SZ to ops
    UPD HdlOp@@AND to AND
        UPD HdlOp@@REPL_CONCAT to REPL_CONCAT
            INS HdlValueId@@DEC_SZ to ops

UPD HdlIdDef@@reg_lo_wr to reg_lo_wr
    UPD HdlOp@@PARAMETRIZATION to PARAMETRIZATION
        UPD HdlOp@@DOWNTO to DOWNTO
            INS HdlOp@@SUB to ops
            UPD HdlOp@@SUB to SUB
                INS list@@ops to SUB
                INS HdlValueId@@DEC_SZ to ops
    UPD HdlOp@@AND to AND
        UPD HdlOp@@REPL_CONCAT to REPL_CONCAT
            INS HdlValueId@@DEC_SZ to ops

UPD HdlIdDef@@reg_rd to reg_rd
    UPD HdlOp@@PARAMETRIZATION to PARAMETRIZATION
        UPD HdlOp@@DOWNTO to DOWNTO
            INS HdlOp@@SUB to ops
            UPD HdlOp@@SUB to SUB
                INS list@@ops to SUB
                INS HdlValueId@@DEC_SZ to ops
    UPD HdlOp@@AND to AND
        UPD HdlOp@@REPL_CONCAT to REPL_CONCAT
            INS HdlValueId@@DEC_SZ to ops

UPD HdlIdDef@@digit1_wr to digit1_wr
    UPD HdlOp@@TERNARY to TERNARY
        UPD HdlOp@@INDEX to INDEX
            UPD HdlOp@@DIV to DIV
                MOV HdlValueId@@DIGIT1 to ops
                HdlValueId: DIGIT1
                DEL HdlValueInt@@2 from ops
                DEL list@@ops from DIV
            DEL HdlOp@@DIV from ops
        UPD HdlOp@@INDEX to INDEX
            UPD HdlOp@@DIV to DIV
                MOV HdlValueId@@DIGIT1 to ops
                HdlValueId: DIGIT1
                DEL HdlValueInt@@2 from ops
                DEL list@@ops from DIV
            DEL HdlOp@@DIV from ops


CommitId: 7c253ff535a74a601fef5ff494f81df6e4d66460
Re-organized the "openMSP430_defines.v" file.
--- a/fpga/altera_de1_board/rtl/verilog/driver_7segment.v
+++ b/fpga/altera_de1_board/rtl/verilog/driver_7segment.v
@@ -149,11 +159,11 @@ always @ (posedge mclk or posedge puc)
 //-----------------
 reg  [7:0] digit2;
 
-wire       digit2_wr  = DIGIT2[0] ? reg_hi_wr[DIGIT2/2] : reg_lo_wr[DIGIT2/2];
-wire [7:0] digit2_nxt = DIGIT2[0] ? per_din[15:8]       : per_din[7:0];
+wire       digit2_wr  = DIGIT2[0] ? reg_hi_wr[DIGIT2] : reg_lo_wr[DIGIT2];
+wire [7:0] digit2_nxt = DIGIT2[0] ? per_din[15:8]     : per_din[7:0];
 
-always @ (posedge mclk or posedge puc)
-  if (puc)            digit2 <=  8'h00;
+always @ (posedge mclk or posedge puc_rst)
+  if (puc_rst)        digit2 <=  8'h00;
   else if (digit2_wr) digit2 <=  digit2_nxt;
 
 

ParseResult:
UPD HdlStmIf@@body to body
    UPD HdlValueId@@puc to puc_rst

UPD HdlStmProcess@@ to 
    UPD HdlOp@@RISING to RISING
        UPD HdlValueId@@puc to puc_rst

UPD HdlIdDef@@digit2_wr to digit2_wr
    UPD HdlOp@@TERNARY to TERNARY
        UPD HdlOp@@INDEX to INDEX
            UPD HdlOp@@DIV to DIV
                MOV HdlValueId@@DIGIT2 to ops
                HdlValueId: DIGIT2
                DEL HdlValueInt@@2 from ops
                DEL list@@ops from DIV
            DEL HdlOp@@DIV from ops
        UPD HdlOp@@INDEX to INDEX
            UPD HdlOp@@DIV to DIV
                MOV HdlValueId@@DIGIT2 to ops
                HdlValueId: DIGIT2
                DEL HdlValueInt@@2 from ops
                DEL list@@ops from DIV
            DEL HdlOp@@DIV from ops


CommitId: 7c253ff535a74a601fef5ff494f81df6e4d66460
Re-organized the "openMSP430_defines.v" file.
--- a/fpga/altera_de1_board/rtl/verilog/driver_7segment.v
+++ b/fpga/altera_de1_board/rtl/verilog/driver_7segment.v
@@ -161,11 +171,11 @@ always @ (posedge mclk or posedge puc)
 //-----------------
 reg  [7:0] digit3;
 
-wire       digit3_wr  = DIGIT3[0] ? reg_hi_wr[DIGIT3/2] : reg_lo_wr[DIGIT3/2];
-wire [7:0] digit3_nxt = DIGIT3[0] ? per_din[15:8]       : per_din[7:0];
+wire       digit3_wr  = DIGIT3[0] ? reg_hi_wr[DIGIT3] : reg_lo_wr[DIGIT3];
+wire [7:0] digit3_nxt = DIGIT3[0] ? per_din[15:8]     : per_din[7:0];
 
-always @ (posedge mclk or posedge puc)
-  if (puc)            digit3 <=  8'h00;
+always @ (posedge mclk or posedge puc_rst)
+  if (puc_rst)        digit3 <=  8'h00;
   else if (digit3_wr) digit3 <=  digit3_nxt;
 
 

ParseResult:
UPD HdlStmIf@@body to body
    UPD HdlValueId@@puc to puc_rst

UPD HdlStmProcess@@ to 
    UPD HdlOp@@RISING to RISING
        UPD HdlValueId@@puc to puc_rst

UPD HdlIdDef@@digit3_wr to digit3_wr
    UPD HdlOp@@TERNARY to TERNARY
        UPD HdlOp@@INDEX to INDEX
            UPD HdlOp@@DIV to DIV
                MOV HdlValueId@@DIGIT3 to ops
                HdlValueId: DIGIT3
                DEL HdlValueInt@@2 from ops
                DEL list@@ops from DIV
            DEL HdlOp@@DIV from ops
        UPD HdlOp@@INDEX to INDEX
            UPD HdlOp@@DIV to DIV
                MOV HdlValueId@@DIGIT3 to ops
                HdlValueId: DIGIT3
                DEL HdlValueInt@@2 from ops
                DEL list@@ops from DIV
            DEL HdlOp@@DIV from ops


CommitId: 7c253ff535a74a601fef5ff494f81df6e4d66460
Re-organized the "openMSP430_defines.v" file.
--- a/fpga/altera_de1_board/rtl/verilog/driver_7segment.v
+++ b/fpga/altera_de1_board/rtl/verilog/driver_7segment.v
@@ -174,10 +184,10 @@ always @ (posedge mclk or posedge puc)
 //============================================================================
 
 // Data output mux
-wire [15:0] digit0_rd   = (digit0  & {8{reg_rd[DIGIT0/2]}})  << (8 & {4{DIGIT0[0]}});
-wire [15:0] digit1_rd   = (digit1  & {8{reg_rd[DIGIT1/2]}})  << (8 & {4{DIGIT1[0]}});
-wire [15:0] digit2_rd   = (digit2  & {8{reg_rd[DIGIT2/2]}})  << (8 & {4{DIGIT2[0]}});
-wire [15:0] digit3_rd   = (digit3  & {8{reg_rd[DIGIT3/2]}})  << (8 & {4{DIGIT3[0]}});
+wire [15:0] digit0_rd   = (digit0  & {8{reg_rd[DIGIT0]}})  << (8 & {4{DIGIT0[0]}});
+wire [15:0] digit1_rd   = (digit1  & {8{reg_rd[DIGIT1]}})  << (8 & {4{DIGIT1[0]}});
+wire [15:0] digit2_rd   = (digit2  & {8{reg_rd[DIGIT2]}})  << (8 & {4{DIGIT2[0]}});
+wire [15:0] digit3_rd   = (digit3  & {8{reg_rd[DIGIT3]}})  << (8 & {4{DIGIT3[0]}});
 
 wire [15:0] per_dout  =  digit0_rd  |
                          digit1_rd  |
ParseResult:
UPD HdlIdDef@@digit0_rd to digit0_rd
    UPD HdlOp@@SLL to SLL
        UPD HdlOp@@AND to AND
            UPD HdlOp@@REPL_CONCAT to REPL_CONCAT
                UPD HdlOp@@INDEX to INDEX
                    UPD HdlOp@@DIV to DIV
                        MOV HdlValueId@@DIGIT0 to ops
                        HdlValueId: DIGIT0
                        DEL HdlValueInt@@2 from ops
                        DEL list@@ops from DIV
                    DEL HdlOp@@DIV from ops

UPD HdlIdDef@@digit1_rd to digit1_rd
    UPD HdlOp@@SLL to SLL
        UPD HdlOp@@AND to AND
            UPD HdlOp@@REPL_CONCAT to REPL_CONCAT
                UPD HdlOp@@INDEX to INDEX
                    UPD HdlOp@@DIV to DIV
                        MOV HdlValueId@@DIGIT1 to ops
                        HdlValueId: DIGIT1
                        DEL HdlValueInt@@2 from ops
                        DEL list@@ops from DIV
                    DEL HdlOp@@DIV from ops

UPD HdlIdDef@@digit2_rd to digit2_rd
    UPD HdlOp@@SLL to SLL
        UPD HdlOp@@AND to AND
            UPD HdlOp@@REPL_CONCAT to REPL_CONCAT
                UPD HdlOp@@INDEX to INDEX
                    UPD HdlOp@@DIV to DIV
                        MOV HdlValueId@@DIGIT2 to ops
                        HdlValueId: DIGIT2
                        DEL HdlValueInt@@2 from ops
                        DEL list@@ops from DIV
                    DEL HdlOp@@DIV from ops

UPD HdlIdDef@@digit3_rd to digit3_rd
    UPD HdlOp@@SLL to SLL
        UPD HdlOp@@AND to AND
            UPD HdlOp@@REPL_CONCAT to REPL_CONCAT
                UPD HdlOp@@INDEX to INDEX
                    UPD HdlOp@@DIV to DIV
                        MOV HdlValueId@@DIGIT3 to ops
                        HdlValueId: DIGIT3
                        DEL HdlValueInt@@2 from ops
                        DEL list@@ops from DIV
                    DEL HdlOp@@DIV from ops


CommitId: 7c253ff535a74a601fef5ff494f81df6e4d66460
Re-organized the "openMSP430_defines.v" file.
--- a/fpga/actel_m1a3pl_dev_kit/rtl/verilog/openmsp430/openMSP430.v
+++ b/fpga/actel_m1a3pl_dev_kit/rtl/verilog/openmsp430/openMSP430.v
@@ -31,9 +31,9 @@
 //              - Olivier Girard,    olgirard@gmail.com
 //
 //----------------------------------------------------------------------------
-// $Rev: 106 $
+// $Rev: 103 $
 // $LastChangedBy: olivier.girard $
-// $LastChangedDate: 2011-03-25 23:01:03 +0100 (Fri, 25 Mar 2011) $
+// $LastChangedDate: 2011-03-05 15:44:48 +0100 (Sat, 05 Mar 2011) $
 //----------------------------------------------------------------------------
 `ifdef OMSP_NO_INCLUDE
 `else

ParseResult:
INS HdlIdDef@@inst_irq_rst to objs
HdlIdDef: inst_irq_rst
    HdlDirection: INTERNAL

INS HdlIdDef@@inst_mov to objs
HdlIdDef: inst_mov
    HdlDirection: INTERNAL


CommitId: 7c253ff535a74a601fef5ff494f81df6e4d66460
Re-organized the "openMSP430_defines.v" file.
--- a/core/rtl/verilog/omsp_dbg.v
+++ b/core/rtl/verilog/omsp_dbg.v
@@ -72,7 +72,7 @@ module  omsp_dbg (
     fe_mb_en,                       // Frontend Memory bus enable
     fe_mdb_in,                      // Frontend Memory data bus input
     pc,                             // Program counter
-    puc                             // Main system reset
+    puc_rst                         // Main system reset
 );
 
 // OUTPUTs

ParseResult:
INS HdlIdDef@@cpu_asic to objs
HdlIdDef: cpu_asic
    HdlValueInt: 0
    HdlDirection: INTERNAL

INS HdlIdDef@@user_version to objs
HdlIdDef: user_version
    HdlOp: PARAMETRIZATION
        list: ops
            HdlValueId: wire
            HdlOp: DOWNTO
                list: ops
                    HdlValueInt: 4
                    HdlValueInt: 0
    HdlValueInt: 00000
    HdlDirection: INTERNAL

INS HdlIdDef@@per_space to objs
HdlIdDef: per_space
    HdlOp: PARAMETRIZATION
        list: ops
            HdlValueId: wire
            HdlOp: DOWNTO
                list: ops
                    HdlValueInt: 6
                    HdlValueInt: 0
    HdlOp: SRL
        list: ops
            HdlValueInt: 512
            HdlValueInt: 9
    HdlDirection: INTERNAL

INS HdlIdDef@@mpy_info to objs
HdlIdDef: mpy_info
    HdlValueInt: 1
    HdlDirection: INTERNAL

INS HdlIdDef@@dmem_size to objs
HdlIdDef: dmem_size
    HdlOp: PARAMETRIZATION
        list: ops
            HdlValueId: wire
            HdlOp: DOWNTO
                list: ops
                    HdlValueInt: 8
                    HdlValueInt: 0
    HdlOp: SRL
        list: ops
            HdlValueInt: 128
            HdlValueInt: 7
    HdlDirection: INTERNAL

INS HdlIdDef@@pmem_size to objs
HdlIdDef: pmem_size
    HdlOp: PARAMETRIZATION
        list: ops
            HdlValueId: wire
            HdlOp: DOWNTO
                list: ops
                    HdlValueInt: 5
                    HdlValueInt: 0
    HdlOp: SRL
        list: ops
            HdlValueInt: 2048
            HdlValueInt: 10
    HdlDirection: INTERNAL

INS HdlIdDef@@cpu_id to objs

UPD HdlIdDef@@cpu_id to cpu_id
    INS HdlOp@@CONCAT to cpu_id
    HdlOp: CONCAT
        list: ops
            HdlOp: CONCAT
                list: ops
                    HdlOp: CONCAT
                        list: ops
                            HdlOp: CONCAT
                                list: ops
                                    HdlOp: CONCAT
                                        list: ops
                                            HdlOp: CONCAT
                                                list: ops
                                                    HdlValueId: pmem_size
                                                    HdlValueId: dmem_size
                                            HdlValueId: mpy_info
                                    HdlValueId: per_space
                            HdlValueId: user_version
                    HdlValueId: cpu_asic
            HdlValueId: cpu_version
    INS HdlDirection@@INTERNAL to cpu_id

UPD HdlStmCase@@dbg_addr_in to dbg_addr_in
    DEL tuple@@ from cases
    tuple
        HdlValueId: BRK0_CTL
        HdlOp: ASSIGN
            list: ops
                HdlValueId: reg_dec
                HdlValueId: BRK0_CTL_D
    DEL tuple@@ from cases
    tuple
        HdlValueId: BRK0_STAT
        HdlOp: ASSIGN
            list: ops
                HdlValueId: reg_dec
                HdlValueId: BRK0_STAT_D
    DEL tuple@@ from cases
    tuple
        HdlValueId: BRK0_ADDR0
        HdlOp: ASSIGN
            list: ops
                HdlValueId: reg_dec
                HdlValueId: BRK0_ADDR0_D
    DEL tuple@@ from cases
    tuple
        HdlValueId: BRK0_ADDR1
        HdlOp: ASSIGN
            list: ops
                HdlValueId: reg_dec
                HdlValueId: BRK0_ADDR1_D
    DEL tuple@@ from cases
    tuple
        HdlValueId: BRK1_CTL
        HdlOp: ASSIGN
            list: ops
                HdlValueId: reg_dec
                HdlValueId: BRK1_CTL_D
    DEL tuple@@ from cases
    tuple
        HdlValueId: BRK1_STAT
        HdlOp: ASSIGN
            list: ops
                HdlValueId: reg_dec
                HdlValueId: BRK1_STAT_D
    DEL tuple@@ from cases
    tuple
        HdlValueId: BRK1_ADDR0
        HdlOp: ASSIGN
            list: ops
                HdlValueId: reg_dec
                HdlValueId: BRK1_ADDR0_D
    DEL tuple@@ from cases
    tuple
        HdlValueId: BRK1_ADDR1
        HdlOp: ASSIGN
            list: ops
                HdlValueId: reg_dec
                HdlValueId: BRK1_ADDR1_D
    DEL tuple@@ from cases
    tuple
        HdlValueId: BRK2_CTL
        HdlOp: ASSIGN
            list: ops
                HdlValueId: reg_dec
                HdlValueId: BRK2_CTL_D
    DEL tuple@@ from cases
    tuple
        HdlValueId: BRK2_STAT
        HdlOp: ASSIGN
            list: ops
                HdlValueId: reg_dec
                HdlValueId: BRK2_STAT_D
    DEL tuple@@ from cases
    tuple
        HdlValueId: BRK2_ADDR0
        HdlOp: ASSIGN
            list: ops
                HdlValueId: reg_dec
                HdlValueId: BRK2_ADDR0_D
    DEL tuple@@ from cases
    tuple
        HdlValueId: BRK2_ADDR1
        HdlOp: ASSIGN
            list: ops
                HdlValueId: reg_dec
                HdlValueId: BRK2_ADDR1_D
    DEL tuple@@ from cases
    tuple
        HdlValueId: BRK3_CTL
        HdlOp: ASSIGN
            list: ops
                HdlValueId: reg_dec
                HdlValueId: BRK3_CTL_D
    DEL tuple@@ from cases
    tuple
        HdlValueId: BRK3_STAT
        HdlOp: ASSIGN
            list: ops
                HdlValueId: reg_dec
                HdlValueId: BRK3_STAT_D
    DEL tuple@@ from cases
    tuple
        HdlValueId: BRK3_ADDR0
        HdlOp: ASSIGN
            list: ops
                HdlValueId: reg_dec
                HdlValueId: BRK3_ADDR0_D
    DEL tuple@@ from cases
    tuple
        HdlValueId: BRK3_ADDR1
        HdlOp: ASSIGN
            list: ops
                HdlValueId: reg_dec
                HdlValueId: BRK3_ADDR1_D


