<!DOCTYPE HTML>
<html lang="en" class="light sidebar-visible" dir="ltr">
    <head>
        <!-- Book generated using mdBook -->
        <meta charset="UTF-8">
        <title>Input / Output - Project Combine</title>


        <!-- Custom HTML head -->

        <meta name="description" content="">
        <meta name="viewport" content="width=device-width, initial-scale=1">
        <meta name="theme-color" content="#ffffff">

        <link rel="icon" href="../favicon-de23e50b.svg">
        <link rel="shortcut icon" href="../favicon-8114d1fc.png">
        <link rel="stylesheet" href="../css/variables-8adf115d.css">
        <link rel="stylesheet" href="../css/general-2459343d.css">
        <link rel="stylesheet" href="../css/chrome-ae938929.css">

        <!-- Fonts -->
        <link rel="stylesheet" href="../fonts/fonts-9644e21d.css">

        <!-- Highlight.js Stylesheets -->
        <link rel="stylesheet" id="mdbook-highlight-css" href="../highlight-493f70e1.css">
        <link rel="stylesheet" id="mdbook-tomorrow-night-css" href="../tomorrow-night-4c0ae647.css">
        <link rel="stylesheet" id="mdbook-ayu-highlight-css" href="../ayu-highlight-3fdfc3ac.css">

        <!-- Custom theme stylesheets -->
        <link rel="stylesheet" href="../custom-5e178fcf.css">


        <!-- Provide site root and default themes to javascript -->
        <script>
            const path_to_root = "../";
            const default_light_theme = "light";
            const default_dark_theme = "navy";
        </script>
        <!-- Start loading toc.js asap -->
        <script src="../toc-a1e2f5e9.js"></script>
    </head>
    <body>
    <div id="mdbook-help-container">
        <div id="mdbook-help-popup">
            <h2 class="mdbook-help-title">Keyboard shortcuts</h2>
            <div>
                <p>Press <kbd>←</kbd> or <kbd>→</kbd> to navigate between chapters</p>
                <p>Press <kbd>?</kbd> to show this help</p>
                <p>Press <kbd>Esc</kbd> to hide this help</p>
            </div>
        </div>
    </div>
    <div id="mdbook-body-container">
        <!-- Work around some values being stored in localStorage wrapped in quotes -->
        <script>
            try {
                let theme = localStorage.getItem('mdbook-theme');
                let sidebar = localStorage.getItem('mdbook-sidebar');

                if (theme.startsWith('"') && theme.endsWith('"')) {
                    localStorage.setItem('mdbook-theme', theme.slice(1, theme.length - 1));
                }

                if (sidebar.startsWith('"') && sidebar.endsWith('"')) {
                    localStorage.setItem('mdbook-sidebar', sidebar.slice(1, sidebar.length - 1));
                }
            } catch (e) { }
        </script>

        <!-- Set the theme before any content is loaded, prevents flash -->
        <script>
            const default_theme = window.matchMedia("(prefers-color-scheme: dark)").matches ? default_dark_theme : default_light_theme;
            let theme;
            try { theme = localStorage.getItem('mdbook-theme'); } catch(e) { }
            if (theme === null || theme === undefined) { theme = default_theme; }
            const html = document.documentElement;
            html.classList.remove('light')
            html.classList.add(theme);
            html.classList.add("js");
        </script>

        <input type="checkbox" id="mdbook-sidebar-toggle-anchor" class="hidden">

        <!-- Hide / unhide sidebar before it is displayed -->
        <script>
            let sidebar = null;
            const sidebar_toggle = document.getElementById("mdbook-sidebar-toggle-anchor");
            if (document.body.clientWidth >= 1080) {
                try { sidebar = localStorage.getItem('mdbook-sidebar'); } catch(e) { }
                sidebar = sidebar || 'visible';
            } else {
                sidebar = 'hidden';
                sidebar_toggle.checked = false;
            }
            if (sidebar === 'visible') {
                sidebar_toggle.checked = true;
            } else {
                html.classList.remove('sidebar-visible');
            }
        </script>

        <nav id="mdbook-sidebar" class="sidebar" aria-label="Table of contents">
            <!-- populated by js -->
            <mdbook-sidebar-scrollbox class="sidebar-scrollbox"></mdbook-sidebar-scrollbox>
            <noscript>
                <iframe class="sidebar-iframe-outer" src="../toc.html"></iframe>
            </noscript>
            <div id="mdbook-sidebar-resize-handle" class="sidebar-resize-handle">
                <div class="sidebar-resize-indicator"></div>
            </div>
        </nav>

        <div id="mdbook-page-wrapper" class="page-wrapper">

            <div class="page">
                <div id="mdbook-menu-bar-hover-placeholder"></div>
                <div id="mdbook-menu-bar" class="menu-bar sticky">
                    <div class="left-buttons">
                        <label id="mdbook-sidebar-toggle" class="icon-button" for="mdbook-sidebar-toggle-anchor" title="Toggle Table of Contents" aria-label="Toggle Table of Contents" aria-controls="mdbook-sidebar">
                            <span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 448 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M0 96C0 78.3 14.3 64 32 64H416c17.7 0 32 14.3 32 32s-14.3 32-32 32H32C14.3 128 0 113.7 0 96zM0 256c0-17.7 14.3-32 32-32H416c17.7 0 32 14.3 32 32s-14.3 32-32 32H32c-17.7 0-32-14.3-32-32zM448 416c0 17.7-14.3 32-32 32H32c-17.7 0-32-14.3-32-32s14.3-32 32-32H416c17.7 0 32 14.3 32 32z"/></svg></span>
                        </label>
                        <button id="mdbook-theme-toggle" class="icon-button" type="button" title="Change theme" aria-label="Change theme" aria-haspopup="true" aria-expanded="false" aria-controls="mdbook-theme-list">
                            <span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 576 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M371.3 367.1c27.3-3.9 51.9-19.4 67.2-42.9L600.2 74.1c12.6-19.5 9.4-45.3-7.6-61.2S549.7-4.4 531.1 9.6L294.4 187.2c-24 18-38.2 46.1-38.4 76.1L371.3 367.1zm-19.6 25.4l-116-104.4C175.9 290.3 128 339.6 128 400c0 3.9 .2 7.8 .6 11.6c1.8 17.5-10.2 36.4-27.8 36.4H96c-17.7 0-32 14.3-32 32s14.3 32 32 32H240c61.9 0 112-50.1 112-112c0-2.5-.1-5-.2-7.5z"/></svg></span>
                        </button>
                        <ul id="mdbook-theme-list" class="theme-popup" aria-label="Themes" role="menu">
                            <li role="none"><button role="menuitem" class="theme" id="mdbook-theme-default_theme">Auto</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="mdbook-theme-light">Light</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="mdbook-theme-rust">Rust</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="mdbook-theme-coal">Coal</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="mdbook-theme-navy">Navy</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="mdbook-theme-ayu">Ayu</button></li>
                        </ul>
                    </div>

                    <h1 class="menu-title">Project Combine</h1>

                    <div class="right-buttons">

                    </div>
                </div>


                <!-- Apply ARIA attributes after the sidebar and the sidebar toggle button are added to the DOM -->
                <script>
                    document.getElementById('mdbook-sidebar-toggle').setAttribute('aria-expanded', sidebar === 'visible');
                    document.getElementById('mdbook-sidebar').setAttribute('aria-hidden', sidebar !== 'visible');
                    Array.from(document.querySelectorAll('#mdbook-sidebar a')).forEach(function(link) {
                        link.setAttribute('tabIndex', sidebar === 'visible' ? 0 : -1);
                    });
                </script>

                <div id="mdbook-content" class="content">
                    <main>
                        <h1 id="inputoutput"><a class="header" href="#inputoutput">Input/Output</a></h1>
<h2 id="io-banks-and-special-functions"><a class="header" href="#io-banks-and-special-functions">I/O banks and special functions</a></h2>
<p>Virtex 4 devices have exactly three I/O columns:</p>
<ul>
<li>the left I/O column, containing only IO tiles; if the device has no transceivers, it is the leftmost column of the device; otherwise, it is somewhat to the right of the left GT column</li>
<li>the center column, part of which contains IO tiles; the IO tiles in this column come in two segments:
<ul>
<li>the lower segment, between lower DCMs/CCMs and the configuration center</li>
<li>the upper segment, between the configuration center and the upper DCMs/CCMs</li>
</ul>
</li>
<li>the right I/O column, containing only IO tiles; if the device has no transceivers, it is the rightmost column of the device; otherwise, it is somewhat to the left of the right GT column</li>
</ul>
<p>Virtex 4 has the following banks:</p>
<ul>
<li>
<p>bank 0 is the configuration bank; it contains only dedicated configuration I/O pins, as follows:</p>
<ul>
<li><code>CCLK</code></li>
<li><code>CS_B</code></li>
<li><code>DONE</code></li>
<li><code>DOUT_BUSY</code></li>
<li><code>D_IN</code></li>
<li><code>HSWAP_EN</code></li>
<li><code>INIT</code></li>
<li><code>M0</code></li>
<li><code>M1</code></li>
<li><code>M2</code></li>
<li><code>PROGRAM_B</code></li>
<li><code>PWRDWN_B</code></li>
<li><code>RDWR_B</code></li>
<li><code>TCK</code></li>
<li><code>TDI</code></li>
<li><code>TDO</code></li>
<li><code>TMS</code></li>
</ul>
<p>bank 0 is not associated with any IO tiles</p>
</li>
<li>
<p>banks 1-4 are central column banks, with no support for true differential output; they are:</p>
<ul>
<li>bank 1: right above configuration center; has 8, 24, or 40 I/O tiles</li>
<li>bank 2: right below configuration center; has 8, 24, or 40 I/O tiles</li>
<li>bank 3: above bank 1, below top DCMs/CCMs; always has 8 I/O tiles</li>
<li>bank 4: below bank 2, above bottom DCMs/CCMs; always has 8 I/O tiles</li>
</ul>
</li>
<li>
<p>banks 5-16: left and right column banks; the number of present banks in these column varies between devices, but each bank has a constant size of 32 I/O tiles (ie. is two regions high); the HCLK tile in bottom region of the bank contains DCI control circuitry, while the HCLK tile in top region of the bank contains contains LVDS output circuitry</p>
<ul>
<li>odd-numbered banks belong to the left column; the banks, in order from the bottom, will be numbered as follows depending on height of the device:
<ul>
<li>4 regions: 7, 5</li>
<li>6 regions: 7, 9, 5</li>
<li>8 regions: 7, 11, 9, 5</li>
<li>10 regions: 7, 11, 13, 9, 5</li>
<li>12 regions: 7, 11, 15, 13, 9, 5</li>
</ul>
</li>
<li>even-numbered banks belong to the right column; the banks, in order from the bottom, will be numbered as follows depending on height of the device:
<ul>
<li>4 regions: 8, 6</li>
<li>6 regions: 8, 10, 6</li>
<li>8 regions: 8, 12, 10, 6</li>
<li>10 regions: 8, 12, 14, 10, 6</li>
<li>12 regions: 8, 12, 16, 14, 10, 6</li>
</ul>
</li>
</ul>
</li>
</ul>
<p>All IOBs in the device are grouped into differential pairs, one pair per IO tile.  <code>IOB1</code> is the “true” pin of the pair, while <code>IOB0</code> is the “complemented” pin.  Differential input is supported on all pins of the device.  True differential output is supported only in the left and right columns, in all tiles except for rows 7 and 8 of every region (ie. except the “clock-capable” pads).</p>
<p><code>IOB1</code> pads next to the HCLK row (that is, in row 7 and 8 of every clock region) are considered “clock-capable”. They can drive <code>BUFIO</code> and <code>BUFR</code> buffers via dedicated connections. While Xilinx documentation also considers <code>IOB0</code> pads clock-capable, this only means that they can be used together with <code>IOB1</code> as a differential pair.</p>
<p>The 16 bottommost <code>IOB1</code> pads and 16 topmost <code>IOB1</code> pads in the central column are considered “global clock-capable”. They can drive <code>BUFGCTRL</code> buffers and <code>DCM</code> primitives via dedicated connections.  Likewise, Xilinx considers <code>IOB0</code> pads to be clock-capable, but they can only drive clocks as part of differential pair with <code>IOB1</code>.</p>
<p>The <code>IOB0</code> in rows 4 and 12 of every region is capable of being used as a VREF pad.</p>
<p>Each bank, with some exceptions on the smaller devices, has two IOBs that can be used for reference resistors in DCI operation. They are both located in the same I/O tile, with VRP located on <code>IOB0</code> and VRN located on <code>IOB1</code>. The relevant tile is located as follows:</p>
<ul>
<li>bank 1, if the bank has 8 I/O tiles: DCI is not supported in this bank</li>
<li>bank 1, if the bank has 24 I/O tiles: row 14 of the bank (row 6 of the topmost region of the bank)</li>
<li>bank 1, if the bank has 40 I/O tiles: row 30 of the bank (row 6 of the topmost region of the bank)</li>
<li>bank 2, if the bank has 8 I/O tiles: DCI is not supported in this bank</li>
<li>bank 2, if the bank has 24 I/O tiles: row 9 of the bank (row 9 of the bottom region of the bank)</li>
<li>bank 2, if the bank has 40 I/O tiles: row 9 of the bank (row 9 of the bottom region of the bank)</li>
<li>bank 3: row 6 of the bank (row 6 of the region)</li>
<li>bank 4: row 1 of the bank (row 9 of the region)</li>
<li>banks 5-16: row 9 of the bank (row 9 of the bottom region of the bank)</li>
</ul>
<p>In parallel configuration modes, some I/O pads in banks 1 and 2 are borrowed for configuration use, as the parallel data pins:</p>
<ul>
<li><code>D[i]</code>, <code>i % 2 == 0</code>, <code>0 &lt;= i &lt; 16</code>: <code>IOB0</code> of row <code>i / 2</code> of topmost region of bank 2</li>
<li><code>D[i]</code>, <code>i % 2 == 1</code>, <code>0 &lt;= i &lt; 16</code>: <code>IOB1</code> of row <code>(i - 1) / 2</code> of topmost region of bank 2</li>
<li><code>D[i]</code>, <code>i % 2 == 0</code>, <code>16 &lt;= i &lt; 32</code>: <code>IOB0</code> of row <code>i / 2</code> of bottom region of bank 1 (or, row <code>(i - 16) / 2</code> of the bank)</li>
<li><code>D[i]</code>, <code>i % 2 == 1</code>, <code>16 &lt;= i &lt; 32</code>: <code>IOB1</code> of row <code>(i - 1) / 2</code> of bottom region of bank 1 (or, row <code>(i - 17) / 2</code> of the bank)</li>
</ul>
<p>Every <code>SYSMON</code> present on the device can use up to seven IOB pairs from the left I/O column as auxiliary analog differential inputs. The <code>VPx</code> input corresponds to <code>IOB1</code> and <code>VNx</code> corresponds to <code>IOB0</code> within the same tile. The IOBs are in the following tiles, where <code>r</code> is the bottom row of the <code>SYSMON</code>:</p>
<ul>
<li><code>VP1/VN1</code>: left I/O column, row <code>r</code></li>
<li><code>VP2/VN2</code>: left I/O column, row <code>r + 1</code></li>
<li><code>VP3/VN3</code>: left I/O column, row <code>r + 2</code></li>
<li><code>VP4/VN4</code>: left I/O column, row <code>r + 3</code></li>
<li><code>VP5/VN5</code>: left I/O column, row <code>r + 5</code></li>
<li><code>VP6/VN6</code>: left I/O column, row <code>r + 6</code></li>
<li><code>VP7/VN7</code>: left I/O column, row <code>r + 7</code></li>
</ul>
<p>Row <code>r + 4</code> is not used as <code>SYSMON</code> input — the “analog function” of that pin is considered to be VREF instead (they are controlled by the same bit).</p>
<h2 id="tile-io"><a class="header" href="#tile-io">Tile IO</a></h2>
<p>Cells: 1</p>
<h3 id="bel-ilogic0"><a class="header" href="#bel-ilogic0">Bel ILOGIC0</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex4 IO bel ILOGIC0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>BITSLIP</td><td>input</td><td>IMUX.IMUX21</td></tr>

<tr><td>CE1</td><td>input</td><td>IMUX.IMUX6</td></tr>

<tr><td>CE2</td><td>input</td><td>IMUX.IMUX14</td></tr>

<tr><td>CLKDIV</td><td>input</td><td>IMUX.CLK0</td></tr>

<tr><td>CLKMUX</td><td>output</td><td>TEST1</td></tr>

<tr><td>CLKMUX_INT</td><td>input</td><td>IMUX.BYP3</td></tr>

<tr><td>DLYCE</td><td>input</td><td>IMUX.IMUX0</td></tr>

<tr><td>DLYINC</td><td>input</td><td>IMUX.IMUX29</td></tr>

<tr><td>DLYRST</td><td>input</td><td>IMUX.IMUX4</td></tr>

<tr><td>O</td><td>output</td><td>OUT.BEST2.TMIN</td></tr>

<tr><td>Q1</td><td>output</td><td>OUT.BEST4.TMIN</td></tr>

<tr><td>Q2</td><td>output</td><td>OUT.BEST3.TMIN</td></tr>

<tr><td>Q3</td><td>output</td><td>OUT.BEST5.TMIN</td></tr>

<tr><td>Q4</td><td>output</td><td>OUT.SEC0.TMIN</td></tr>

<tr><td>Q5</td><td>output</td><td>OUT.SEC4.TMIN</td></tr>

<tr><td>Q6</td><td>output</td><td>OUT.SEC5.TMIN</td></tr>

<tr><td>REV</td><td>input</td><td>IMUX.SR2</td></tr>

<tr><td>SR</td><td>input</td><td>IMUX.SR0</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-ilogic1"><a class="header" href="#bel-ilogic1">Bel ILOGIC1</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex4 IO bel ILOGIC1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>BITSLIP</td><td>input</td><td>IMUX.IMUX17</td></tr>

<tr><td>CE1</td><td>input</td><td>IMUX.IMUX2</td></tr>

<tr><td>CE2</td><td>input</td><td>IMUX.IMUX10</td></tr>

<tr><td>CLKDIV</td><td>input</td><td>IMUX.CLK2</td></tr>

<tr><td>CLKMUX</td><td>output</td><td>TEST3</td></tr>

<tr><td>CLKMUX_INT</td><td>input</td><td>IMUX.BYP1</td></tr>

<tr><td>DLYCE</td><td>input</td><td>IMUX.IMUX7</td></tr>

<tr><td>DLYINC</td><td>input</td><td>IMUX.IMUX3</td></tr>

<tr><td>DLYRST</td><td>input</td><td>IMUX.IMUX11</td></tr>

<tr><td>O</td><td>output</td><td>OUT.BEST0.TMIN</td></tr>

<tr><td>Q1</td><td>output</td><td>OUT.BEST6.TMIN</td></tr>

<tr><td>Q2</td><td>output</td><td>OUT.BEST1.TMIN</td></tr>

<tr><td>Q3</td><td>output</td><td>OUT.BEST7.TMIN</td></tr>

<tr><td>Q4</td><td>output</td><td>OUT.SEC2.TMIN</td></tr>

<tr><td>Q5</td><td>output</td><td>OUT.SEC7.TMIN</td></tr>

<tr><td>Q6</td><td>output</td><td>OUT.SEC6.TMIN</td></tr>

<tr><td>REV</td><td>input</td><td>IMUX.SR3</td></tr>

<tr><td>SR</td><td>input</td><td>IMUX.SR1</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-ologic0"><a class="header" href="#bel-ologic0">Bel OLOGIC0</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex4 IO bel OLOGIC0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CLKDIV</td><td>input</td><td>IMUX.CLK1</td></tr>

<tr><td>CLKMUX</td><td>output</td><td>TEST0</td></tr>

<tr><td>CLKMUX_INT</td><td>input</td><td>IMUX.BYP6</td></tr>

<tr><td>D1</td><td>input</td><td>IMUX.IMUX28</td></tr>

<tr><td>D2</td><td>input</td><td>IMUX.IMUX24</td></tr>

<tr><td>D3</td><td>input</td><td>IMUX.IMUX20</td></tr>

<tr><td>D4</td><td>input</td><td>IMUX.IMUX16</td></tr>

<tr><td>D5</td><td>input</td><td>IMUX.IMUX12</td></tr>

<tr><td>D6</td><td>input</td><td>IMUX.IMUX8</td></tr>

<tr><td>OCE</td><td>input</td><td>IMUX.CE0</td></tr>

<tr><td>REV</td><td>input</td><td>IMUX.SR2</td></tr>

<tr><td>SR</td><td>input</td><td>IMUX.SR0</td></tr>

<tr><td>T1</td><td>input</td><td>IMUX.IMUX13</td></tr>

<tr><td>T2</td><td>input</td><td>IMUX.IMUX5</td></tr>

<tr><td>T3</td><td>input</td><td>IMUX.IMUX30</td></tr>

<tr><td>T4</td><td>input</td><td>IMUX.IMUX22</td></tr>

<tr><td>TCE</td><td>input</td><td>IMUX.CE2</td></tr>

<tr><td>TQ</td><td>output</td><td>OUT.SEC1.TMIN</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-ologic1"><a class="header" href="#bel-ologic1">Bel OLOGIC1</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex4 IO bel OLOGIC1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CLKDIV</td><td>input</td><td>IMUX.CLK3</td></tr>

<tr><td>CLKMUX</td><td>output</td><td>TEST2</td></tr>

<tr><td>CLKMUX_INT</td><td>input</td><td>IMUX.BYP5</td></tr>

<tr><td>D1</td><td>input</td><td>IMUX.IMUX25</td></tr>

<tr><td>D2</td><td>input</td><td>IMUX.IMUX31</td></tr>

<tr><td>D3</td><td>input</td><td>IMUX.IMUX27</td></tr>

<tr><td>D4</td><td>input</td><td>IMUX.IMUX23</td></tr>

<tr><td>D5</td><td>input</td><td>IMUX.IMUX19</td></tr>

<tr><td>D6</td><td>input</td><td>IMUX.IMUX15</td></tr>

<tr><td>OCE</td><td>input</td><td>IMUX.CE1</td></tr>

<tr><td>REV</td><td>input</td><td>IMUX.SR3</td></tr>

<tr><td>SR</td><td>input</td><td>IMUX.SR1</td></tr>

<tr><td>T1</td><td>input</td><td>IMUX.IMUX9</td></tr>

<tr><td>T2</td><td>input</td><td>IMUX.IMUX1</td></tr>

<tr><td>T3</td><td>input</td><td>IMUX.IMUX26</td></tr>

<tr><td>T4</td><td>input</td><td>IMUX.IMUX18</td></tr>

<tr><td>TCE</td><td>input</td><td>IMUX.CE3</td></tr>

<tr><td>TQ</td><td>output</td><td>OUT.SEC3.TMIN</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-iob0"><a class="header" href="#bel-iob0">Bel IOB0</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex4 IO bel IOB0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<h3 id="bel-iob1"><a class="header" href="#bel-iob1">Bel IOB1</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex4 IO bel IOB1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<h3 id="bel-ioi"><a class="header" href="#bel-ioi">Bel IOI</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex4 IO bel IOI</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<h3 id="bel-wires"><a class="header" href="#bel-wires">Bel wires</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex4 IO bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>

</thead>

<tbody>
<tr><td>IMUX.SR0</td><td>ILOGIC0.SR, OLOGIC0.SR</td></tr>

<tr><td>IMUX.SR1</td><td>ILOGIC1.SR, OLOGIC1.SR</td></tr>

<tr><td>IMUX.SR2</td><td>ILOGIC0.REV, OLOGIC0.REV</td></tr>

<tr><td>IMUX.SR3</td><td>ILOGIC1.REV, OLOGIC1.REV</td></tr>

<tr><td>IMUX.CLK0</td><td>ILOGIC0.CLKDIV</td></tr>

<tr><td>IMUX.CLK1</td><td>OLOGIC0.CLKDIV</td></tr>

<tr><td>IMUX.CLK2</td><td>ILOGIC1.CLKDIV</td></tr>

<tr><td>IMUX.CLK3</td><td>OLOGIC1.CLKDIV</td></tr>

<tr><td>IMUX.CE0</td><td>OLOGIC0.OCE</td></tr>

<tr><td>IMUX.CE1</td><td>OLOGIC1.OCE</td></tr>

<tr><td>IMUX.CE2</td><td>OLOGIC0.TCE</td></tr>

<tr><td>IMUX.CE3</td><td>OLOGIC1.TCE</td></tr>

<tr><td>IMUX.BYP1</td><td>ILOGIC1.CLKMUX_INT</td></tr>

<tr><td>IMUX.BYP3</td><td>ILOGIC0.CLKMUX_INT</td></tr>

<tr><td>IMUX.BYP5</td><td>OLOGIC1.CLKMUX_INT</td></tr>

<tr><td>IMUX.BYP6</td><td>OLOGIC0.CLKMUX_INT</td></tr>

<tr><td>IMUX.IMUX0</td><td>ILOGIC0.DLYCE</td></tr>

<tr><td>IMUX.IMUX1</td><td>OLOGIC1.T2</td></tr>

<tr><td>IMUX.IMUX2</td><td>ILOGIC1.CE1</td></tr>

<tr><td>IMUX.IMUX3</td><td>ILOGIC1.DLYINC</td></tr>

<tr><td>IMUX.IMUX4</td><td>ILOGIC0.DLYRST</td></tr>

<tr><td>IMUX.IMUX5</td><td>OLOGIC0.T2</td></tr>

<tr><td>IMUX.IMUX6</td><td>ILOGIC0.CE1</td></tr>

<tr><td>IMUX.IMUX7</td><td>ILOGIC1.DLYCE</td></tr>

<tr><td>IMUX.IMUX8</td><td>OLOGIC0.D6</td></tr>

<tr><td>IMUX.IMUX9</td><td>OLOGIC1.T1</td></tr>

<tr><td>IMUX.IMUX10</td><td>ILOGIC1.CE2</td></tr>

<tr><td>IMUX.IMUX11</td><td>ILOGIC1.DLYRST</td></tr>

<tr><td>IMUX.IMUX12</td><td>OLOGIC0.D5</td></tr>

<tr><td>IMUX.IMUX13</td><td>OLOGIC0.T1</td></tr>

<tr><td>IMUX.IMUX14</td><td>ILOGIC0.CE2</td></tr>

<tr><td>IMUX.IMUX15</td><td>OLOGIC1.D6</td></tr>

<tr><td>IMUX.IMUX16</td><td>OLOGIC0.D4</td></tr>

<tr><td>IMUX.IMUX17</td><td>ILOGIC1.BITSLIP</td></tr>

<tr><td>IMUX.IMUX18</td><td>OLOGIC1.T4</td></tr>

<tr><td>IMUX.IMUX19</td><td>OLOGIC1.D5</td></tr>

<tr><td>IMUX.IMUX20</td><td>OLOGIC0.D3</td></tr>

<tr><td>IMUX.IMUX21</td><td>ILOGIC0.BITSLIP</td></tr>

<tr><td>IMUX.IMUX22</td><td>OLOGIC0.T4</td></tr>

<tr><td>IMUX.IMUX23</td><td>OLOGIC1.D4</td></tr>

<tr><td>IMUX.IMUX24</td><td>OLOGIC0.D2</td></tr>

<tr><td>IMUX.IMUX25</td><td>OLOGIC1.D1</td></tr>

<tr><td>IMUX.IMUX26</td><td>OLOGIC1.T3</td></tr>

<tr><td>IMUX.IMUX27</td><td>OLOGIC1.D3</td></tr>

<tr><td>IMUX.IMUX28</td><td>OLOGIC0.D1</td></tr>

<tr><td>IMUX.IMUX29</td><td>ILOGIC0.DLYINC</td></tr>

<tr><td>IMUX.IMUX30</td><td>OLOGIC0.T3</td></tr>

<tr><td>IMUX.IMUX31</td><td>OLOGIC1.D2</td></tr>

<tr><td>OUT.BEST0.TMIN</td><td>ILOGIC1.O</td></tr>

<tr><td>OUT.BEST1.TMIN</td><td>ILOGIC1.Q2</td></tr>

<tr><td>OUT.BEST2.TMIN</td><td>ILOGIC0.O</td></tr>

<tr><td>OUT.BEST3.TMIN</td><td>ILOGIC0.Q2</td></tr>

<tr><td>OUT.BEST4.TMIN</td><td>ILOGIC0.Q1</td></tr>

<tr><td>OUT.BEST5.TMIN</td><td>ILOGIC0.Q3</td></tr>

<tr><td>OUT.BEST6.TMIN</td><td>ILOGIC1.Q1</td></tr>

<tr><td>OUT.BEST7.TMIN</td><td>ILOGIC1.Q3</td></tr>

<tr><td>OUT.SEC0.TMIN</td><td>ILOGIC0.Q4</td></tr>

<tr><td>OUT.SEC1.TMIN</td><td>OLOGIC0.TQ</td></tr>

<tr><td>OUT.SEC2.TMIN</td><td>ILOGIC1.Q4</td></tr>

<tr><td>OUT.SEC3.TMIN</td><td>OLOGIC1.TQ</td></tr>

<tr><td>OUT.SEC4.TMIN</td><td>ILOGIC0.Q5</td></tr>

<tr><td>OUT.SEC5.TMIN</td><td>ILOGIC0.Q6</td></tr>

<tr><td>OUT.SEC6.TMIN</td><td>ILOGIC1.Q6</td></tr>

<tr><td>OUT.SEC7.TMIN</td><td>ILOGIC1.Q5</td></tr>

<tr><td>TEST0</td><td>OLOGIC0.CLKMUX</td></tr>

<tr><td>TEST1</td><td>ILOGIC0.CLKMUX</td></tr>

<tr><td>TEST2</td><td>OLOGIC1.CLKMUX</td></tr>

<tr><td>TEST3</td><td>ILOGIC1.CLKMUX</td></tr>

</tbody>

</table>
</div>

<h3 id="bitstream"><a class="header" href="#bitstream">Bitstream</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex4 IO rect R0</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="27">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
<th>F3</th>
<th>F4</th>
<th>F5</th>
<th>F6</th>
<th>F7</th>
<th>F8</th>
<th>F9</th>
<th>F10</th>
<th>F11</th>
<th>F12</th>
<th>F13</th>
<th>F14</th>
<th>F15</th>
<th>F16</th>
<th>F17</th>
<th>F18</th>
<th>F19</th>
<th>F20</th>
<th>F21</th>
<th>F22</th>
<th>F23</th>
<th>F24</th>
<th>F25</th>
<th>F26</th>
</tr>

</thead>

<tbody>
<tr><td>B79</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F19.B79">
<a href="#tile-virtex4-IO-ILOGIC1:BITSLIP_ENABLE">ILOGIC1:BITSLIP_ENABLE[2]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F24.B79">
<a href="#tile-virtex4-IO-OLOGIC1:TFF_INIT">~OLOGIC1:TFF_INIT[4]</a>
</td>
<td title="R0.F25.B79">
<a href="#tile-virtex4-IO-OLOGIC1:OFF_SERDES">OLOGIC1:OFF_SERDES[3]</a>
</td>
<td title="R0.F26.B79">
<a href="#tile-virtex4-IO-IOB1:PSLEW">IOB1:PSLEW[0]</a>
</td>
</tr>

<tr><td>B78</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F19.B78">
<a href="#tile-virtex4-IO-ILOGIC1:DATA_RATE">ILOGIC1:DATA_RATE[0]</a>
</td>
<td>-</td>
<td title="R0.F21.B78">
<a href="#tile-virtex4-IO-ILOGIC1:IOBDELAY_VALUE_INIT">ILOGIC1:IOBDELAY_VALUE_INIT[5]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F24.B78">
<a href="#tile-virtex4-IO-OLOGIC1:OFF_INIT">~OLOGIC1:OFF_INIT[2]</a>
</td>
<td title="R0.F25.B78">
<a href="#tile-virtex4-IO-OLOGIC1:INIT_LOADCNT">~OLOGIC1:INIT_LOADCNT[3]</a>
</td>
<td title="R0.F26.B78">
<a href="#tile-virtex4-IO-IOB1:NSLEW">IOB1:NSLEW[0]</a>
</td>
</tr>

<tr><td>B77</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F20.B77">
<a href="#tile-virtex4-IO-ILOGIC1:BITSLIP_SYNC">ILOGIC1:BITSLIP_SYNC</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F24.B77">
<a href="#tile-virtex4-IO-OLOGIC1:TFF_INIT">~OLOGIC1:TFF_INIT[3]</a>
</td>
<td title="R0.F25.B77">
<a href="#tile-virtex4-IO-OLOGIC1:DATA_WIDTH">OLOGIC1:DATA_WIDTH[0]</a>
</td>
<td title="R0.F26.B77">
<a href="#tile-virtex4-IO-IOB1:IBUF_MODE">IOB1:IBUF_MODE[2]</a>
</td>
</tr>

<tr><td>B76</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F24.B76">
<a href="#tile-virtex4-IO-OLOGIC1:OFF_INIT">~OLOGIC1:OFF_INIT[1]</a>
</td>
<td>-</td>
<td title="R0.F26.B76">
<a href="#tile-virtex4-IO-IOB1:IBUF_MODE">IOB1:IBUF_MODE[1]</a>
</td>
</tr>

<tr><td>B75</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F21.B75">
<a href="#tile-virtex4-IO-ILOGIC1:IOBDELAY_VALUE_CUR">~ILOGIC1:IOBDELAY_VALUE_CUR[5]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F24.B75">
<a href="#tile-virtex4-IO-OLOGIC1:INV.T1">~OLOGIC1:INV.T1</a>
</td>
<td title="R0.F25.B75">
<a href="#tile-virtex4-IO-OLOGIC1:OFF_SERDES">OLOGIC1:OFF_SERDES[2]</a>
</td>
<td title="R0.F26.B75">
<a href="#tile-virtex4-IO-IOB1:IBUF_MODE">IOB1:IBUF_MODE[0]</a>
</td>
</tr>

<tr><td>B74</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F21.B74">
<a href="#tile-virtex4-IO-ILOGIC1:IOBDELAY_VALUE_INIT">ILOGIC1:IOBDELAY_VALUE_INIT[4]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F24.B74">
<a href="#tile-virtex4-IO-OLOGIC1:TFF_SR_SYNC">OLOGIC1:TFF_SR_SYNC[1]</a>
</td>
<td title="R0.F25.B74">
<a href="#tile-virtex4-IO-OLOGIC1:INIT_LOADCNT">~OLOGIC1:INIT_LOADCNT[2]</a>
</td>
<td>-</td>
</tr>

<tr><td>B73</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F19.B73">
<a href="#tile-virtex4-IO-ILOGIC1:INIT_BITSLIPCNT">ILOGIC1:INIT_BITSLIPCNT[0]</a>
</td>
<td>-</td>
<td title="R0.F21.B73">
<a href="#tile-virtex4-IO-OLOGIC1:INV.CLK1">~OLOGIC1:INV.CLK1</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F24.B73">
<a href="#tile-virtex4-IO-OLOGIC1:INV.T2">~OLOGIC1:INV.T2</a>
</td>
<td title="R0.F25.B73">
<a href="#tile-virtex4-IO-OLOGIC1:DATA_WIDTH">OLOGIC1:DATA_WIDTH[7]</a>
</td>
<td title="R0.F26.B73">
<a href="#tile-virtex4-IO-IOB1:PSLEW">IOB1:PSLEW[1]</a>
</td>
</tr>

<tr><td>B72</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F19.B72">
<a href="#tile-virtex4-IO-ILOGIC1:BITSLIP_ENABLE">ILOGIC1:BITSLIP_ENABLE[1]</a>
</td>
<td title="R0.F20.B72">
<a href="#tile-virtex4-IO-ILOGIC1:BITSLIP_ENABLE">ILOGIC1:BITSLIP_ENABLE[6]</a>
</td>
<td title="R0.F21.B72">
<a href="#tile-virtex4-IO-OLOGIC1:INV.CLK2">~OLOGIC1:INV.CLK2</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F24.B72">
<a href="#tile-virtex4-IO-OLOGIC1:TFF_INIT">~OLOGIC1:TFF_INIT[2]</a>
</td>
<td>-</td>
<td title="R0.F26.B72">
<a href="#tile-virtex4-IO-IOB1:NSLEW">~IOB1:NSLEW[1]</a>
</td>
</tr>

<tr><td>B71</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F19.B71">
<a href="#tile-virtex4-IO-ILOGIC1:INIT_RANK2">~ILOGIC1:INIT_RANK2[5]</a>
</td>
<td title="R0.F20.B71">
<a href="#tile-virtex4-IO-ILOGIC1:BITSLIP_ENABLE">ILOGIC1:BITSLIP_ENABLE[5]</a>
</td>
<td title="R0.F21.B71">
<a href="#tile-virtex4-IO-ILOGIC1:IOBDELAY_VALUE_CUR">~ILOGIC1:IOBDELAY_VALUE_CUR[4]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F24.B71">
<a href="#tile-virtex4-IO-OLOGIC1:INV.T3">~OLOGIC1:INV.T3</a>
</td>
<td title="R0.F25.B71">
<a href="#tile-virtex4-IO-OLOGIC1:OFF_SERDES">OLOGIC1:OFF_SERDES[1]</a>
</td>
<td title="R0.F26.B71">
<a href="#tile-virtex4-IO-IOB1:DCI_T">IOB1:DCI_T</a>
</td>
</tr>

<tr><td>B70</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F19.B70">
<a href="#tile-virtex4-IO-ILOGIC1:INIT_RANK2">~ILOGIC1:INIT_RANK2[4]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F24.B70">
<a href="#tile-virtex4-IO-OLOGIC1:OFF_INIT">~OLOGIC1:OFF_INIT[0]</a>
</td>
<td title="R0.F25.B70">
<a href="#tile-virtex4-IO-OLOGIC1:DATA_WIDTH">OLOGIC1:DATA_WIDTH[2]</a>
</td>
<td title="R0.F26.B70">
<a href="#tile-virtex4-IO-IOB1:LVDS">IOB1:LVDS[0]</a>
</td>
</tr>

<tr><td>B69</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F19.B69">
<a href="#tile-virtex4-IO-ILOGIC1:INIT_RANK2">~ILOGIC1:INIT_RANK2[1]</a>
</td>
<td title="R0.F20.B69">
<a href="#tile-virtex4-IO-ILOGIC1:INIT_RANK2">~ILOGIC1:INIT_RANK2[3]</a>
</td>
<td title="R0.F21.B69">
<a href="#tile-virtex4-IO-ILOGIC1:IOBDELAY_VALUE_INIT">ILOGIC1:IOBDELAY_VALUE_INIT[3]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F24.B69">
<a href="#tile-virtex4-IO-OLOGIC1:TMUX">OLOGIC1:TMUX[1]</a>
</td>
<td title="R0.F25.B69">
<a href="#tile-virtex4-IO-OLOGIC1:INIT_LOADCNT">~OLOGIC1:INIT_LOADCNT[1]</a>
</td>
<td>-</td>
</tr>

<tr><td>B68</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F19.B68">
<a href="#tile-virtex4-IO-ILOGIC1:INIT_RANK2">~ILOGIC1:INIT_RANK2[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F24.B68">
<a href="#tile-virtex4-IO-OLOGIC1:TMUX">OLOGIC1:TMUX[2]</a>
</td>
<td title="R0.F25.B68">
<a href="#tile-virtex4-IO-OLOGIC1:DATA_WIDTH">OLOGIC1:DATA_WIDTH[1]</a>
</td>
<td>-</td>
</tr>

<tr><td>B67</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F19.B67">
<a href="#tile-virtex4-IO-ILOGIC1:INIT_RANK2">~ILOGIC1:INIT_RANK2[2]</a>
</td>
<td>-</td>
<td title="R0.F21.B67">
<a href="#tile-virtex4-IO-ILOGIC1:IOBDELAY_VALUE_CUR">~ILOGIC1:IOBDELAY_VALUE_CUR[3]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F24.B67">
<a href="#tile-virtex4-IO-OLOGIC1:OFF_SR_SYNC">OLOGIC1:OFF_SR_SYNC[1]</a>
</td>
<td title="R0.F25.B67">
<a href="#tile-virtex4-IO-OLOGIC1:DATA_WIDTH">OLOGIC1:DATA_WIDTH[5]</a>
</td>
<td title="R0.F26.B67">
<a href="#tile-virtex4-IO-IOB1:PSLEW">IOB1:PSLEW[2]</a>
</td>
</tr>

<tr><td>B66</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F24.B66">
<a href="#tile-virtex4-IO-OLOGIC1:INV.T4">~OLOGIC1:INV.T4</a>
</td>
<td title="R0.F25.B66">
<a href="#tile-virtex4-IO-OLOGIC1:DATA_WIDTH">OLOGIC1:DATA_WIDTH[4]</a>
</td>
<td title="R0.F26.B66">
<a href="#tile-virtex4-IO-IOB1:NSLEW">IOB1:NSLEW[2]</a>
</td>
</tr>

<tr><td>B65</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F25.B65">
<a href="#tile-virtex4-IO-OLOGIC1:OFF_SERDES">OLOGIC1:OFF_SERDES[0]</a>
</td>
<td title="R0.F26.B65">
<a href="#tile-virtex4-IO-IOB1:DCIUPDATEMODE_ASREQUIRED">~IOB1:DCIUPDATEMODE_ASREQUIRED</a>
</td>
</tr>

<tr><td>B64</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F19.B64">
<a href="#tile-virtex4-IO-ILOGIC1:DATA_WIDTH">ILOGIC1:DATA_WIDTH[2]</a>
</td>
<td title="R0.F20.B64">
<a href="#tile-virtex4-IO-ILOGIC1:DATA_WIDTH">ILOGIC1:DATA_WIDTH[0]</a>
</td>
<td title="R0.F21.B64">
<a href="#tile-virtex4-IO-ILOGIC1:IOBDELAY_VALUE_INIT">ILOGIC1:IOBDELAY_VALUE_INIT[2]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F24.B64">
<a href="#tile-virtex4-IO-OLOGIC1:TFF_INIT">~OLOGIC1:TFF_INIT[1]</a>
</td>
<td title="R0.F25.B64">
<a href="#tile-virtex4-IO-OLOGIC1:DATA_WIDTH">OLOGIC1:DATA_WIDTH[3]</a>
</td>
<td title="R0.F26.B64">
<a href="#tile-virtex4-IO-IOB1:PULL">IOB1:PULL[1]</a>
</td>
</tr>

<tr><td>B63</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F19.B63">
<a href="#tile-virtex4-IO-ILOGIC1:DATA_WIDTH">ILOGIC1:DATA_WIDTH[3]</a>
</td>
<td title="R0.F20.B63">
<a href="#tile-virtex4-IO-ILOGIC1:DATA_WIDTH">ILOGIC1:DATA_WIDTH[1]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F24.B63">
<a href="#tile-virtex4-IO-OLOGIC1:INV.D6">~OLOGIC1:INV.D6</a>
</td>
<td>-</td>
<td title="R0.F26.B63">
<a href="#tile-virtex4-IO-IOB1:PULL">IOB1:PULL[2]</a>
</td>
</tr>

<tr><td>B62</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F20.B62">
<a href="#tile-virtex4-IO-ILOGIC1:INV.SR">ILOGIC1:INV.SR</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F24.B62">
<a href="#tile-virtex4-IO-OLOGIC1:INV.D2">~OLOGIC1:INV.D2</a>
</td>
<td title="R0.F25.B62">
<a href="#tile-virtex4-IO-OLOGIC1:DATA_WIDTH">OLOGIC1:DATA_WIDTH[6]</a>
</td>
<td title="R0.F26.B62">
<a href="#tile-virtex4-IO-IOB1:OUTPUT_ENABLE">IOB1:OUTPUT_ENABLE[1]</a>
</td>
</tr>

<tr><td>B61</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F19.B61">
<a href="#tile-virtex4-IO-ILOGIC1:BITSLIP_ENABLE">ILOGIC1:BITSLIP_ENABLE[0]</a>
</td>
<td title="R0.F20.B61">
<a href="#tile-virtex4-IO-ILOGIC1:INIT_BITSLIPCNT">ILOGIC1:INIT_BITSLIPCNT[1]</a>
</td>
<td title="R0.F21.B61">
<a href="#tile-virtex4-IO-ILOGIC1:IOBDELAY_VALUE_CUR">~ILOGIC1:IOBDELAY_VALUE_CUR[2]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F24.B61">
<a href="#tile-virtex4-IO-OLOGIC1:INV.D5">~OLOGIC1:INV.D5</a>
</td>
<td title="R0.F25.B61">
<a href="#tile-virtex4-IO-OLOGIC1:OFF_SR_SYNC">OLOGIC1:OFF_SR_SYNC[3]</a>
</td>
<td title="R0.F26.B61">
<a href="#tile-virtex4-IO-IOB1:PSLEW">IOB1:PSLEW[3]</a>
</td>
</tr>

<tr><td>B60</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F19.B60">
<a href="#tile-virtex4-IO-ILOGIC1:INIT_RANK3">~ILOGIC1:INIT_RANK3[5]</a>
</td>
<td title="R0.F20.B60">
<a href="#tile-virtex4-IO-ILOGIC1:BITSLIP_ENABLE">ILOGIC1:BITSLIP_ENABLE[4]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F24.B60">
<a href="#tile-virtex4-IO-OLOGIC1:INV.D4">~OLOGIC1:INV.D4</a>
</td>
<td title="R0.F25.B60">
<a href="#tile-virtex4-IO-IOB1:NSLEW">IOB1:NSLEW[3]</a>
</td>
<td title="R0.F26.B60">
<a href="#tile-virtex4-IO-IOB1:OUTPUT_MISC">IOB1:OUTPUT_MISC[0]</a>
</td>
</tr>

<tr><td>B59</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F19.B59">
<a href="#tile-virtex4-IO-ILOGIC1:INIT_RANK3">~ILOGIC1:INIT_RANK3[4]</a>
</td>
<td title="R0.F20.B59">
<a href="#tile-virtex4-IO-ILOGIC1:BITSLIP_ENABLE">ILOGIC1:BITSLIP_ENABLE[3]</a>
</td>
<td title="R0.F21.B59">
<a href="#tile-virtex4-IO-ILOGIC1:IOBDELAY_VALUE_INIT">ILOGIC1:IOBDELAY_VALUE_INIT[1]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F24.B59">
<a href="#tile-virtex4-IO-OLOGIC1:TFF_LATCH">OLOGIC1:TFF_LATCH</a>
</td>
<td title="R0.F25.B59">
<a href="#tile-virtex4-IO-IOB1:OUTPUT_MISC">IOB1:OUTPUT_MISC[1]</a>
</td>
<td title="R0.F26.B59">
<a href="#tile-virtex4-IO-IOB1:LVDS">IOB1:LVDS[2]</a>
</td>
</tr>

<tr><td>B58</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F19.B58">
<a href="#tile-virtex4-IO-ILOGIC1:INIT_RANK3">~ILOGIC1:INIT_RANK3[0]</a>
</td>
<td title="R0.F20.B58">
<a href="#tile-virtex4-IO-ILOGIC1:INIT_RANK3">~ILOGIC1:INIT_RANK3[3]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F24.B58">
<a href="#tile-virtex4-IO-OLOGIC1:INV.D3">~OLOGIC1:INV.D3</a>
</td>
<td title="R0.F25.B58">
<a href="#tile-virtex4-IO-IOB1:OUTPUT_ENABLE">IOB1:OUTPUT_ENABLE[0]</a>
</td>
<td title="R0.F26.B58">
<a href="#tile-virtex4-IO-IOB1:PULL">IOB1:PULL[0]</a>
</td>
</tr>

<tr><td>B57</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F19.B57">
<a href="#tile-virtex4-IO-ILOGIC1:INIT_RANK3">~ILOGIC1:INIT_RANK3[1]</a>
</td>
<td title="R0.F20.B57">
<a href="#tile-virtex4-IO-ILOGIC1:DDR_CLK_EDGE">ILOGIC1:DDR_CLK_EDGE[1]</a>
</td>
<td title="R0.F21.B57">
<a href="#tile-virtex4-IO-ILOGIC1:IOBDELAY_TYPE">ILOGIC1:IOBDELAY_TYPE[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F25.B57">
<a href="#tile-virtex4-IO-IOB1:LVDS">IOB1:LVDS[3]</a>
</td>
<td title="R0.F26.B57">
<a href="#tile-virtex4-IO-IOB1:LVDS">IOB1:LVDS[1]</a>
</td>
</tr>

<tr><td>B56</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F19.B56">
<a href="#tile-virtex4-IO-ILOGIC1:INIT_RANK3">~ILOGIC1:INIT_RANK3[2]</a>
</td>
<td title="R0.F20.B56">
<a href="#tile-virtex4-IO-ILOGIC1:DDR_CLK_EDGE">ILOGIC1:DDR_CLK_EDGE[0]</a>
</td>
<td title="R0.F21.B56">
<a href="#tile-virtex4-IO-ILOGIC1:IOBDELAY_VALUE_CUR">~ILOGIC1:IOBDELAY_VALUE_CUR[1]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F24.B56">
<a href="#tile-virtex4-IO-OLOGIC1:INV.D1">~OLOGIC1:INV.D1</a>
</td>
<td>-</td>
<td title="R0.F26.B56">
<a href="#tile-virtex4-IO-IOB1:DCI_MISC">IOB1:DCI_MISC[0]</a>
</td>
</tr>

<tr><td>B55</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F19.B55">
<a href="#tile-virtex4-IO-ILOGIC1:INIT_BITSLIPCNT">ILOGIC1:INIT_BITSLIPCNT[3]</a>
</td>
<td title="R0.F20.B55">
<a href="#tile-virtex4-IO-ILOGIC1:INIT_BITSLIPCNT">ILOGIC1:INIT_BITSLIPCNT[2]</a>
</td>
<td title="R0.F21.B55">
<a href="#tile-virtex4-IO-ILOGIC1:IOBDELAY_VALUE_INIT">ILOGIC1:IOBDELAY_VALUE_INIT[0]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F24.B55">
<a href="#tile-virtex4-IO-OLOGIC1:TMUX">OLOGIC1:TMUX[0]</a>
</td>
<td title="R0.F25.B55">
<a href="#tile-virtex4-IO-OLOGIC1:INIT_LOADCNT">~OLOGIC1:INIT_LOADCNT[0]</a>
</td>
<td title="R0.F26.B55">
<a href="#tile-virtex4-IO-IOB1:NDRIVE">IOB1:NDRIVE[0]</a>
</td>
</tr>

<tr><td>B54</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F19.B54">
<a href="#tile-virtex4-IO-ILOGIC1:INV.OCLK2">ILOGIC1:INV.OCLK2</a>
</td>
<td title="R0.F20.B54">
<a href="#tile-virtex4-IO-ILOGIC1:INV.CLK">~ILOGIC1:INV.CLK[2]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F24.B54">
<a href="#tile-virtex4-IO-OLOGIC1:TFF3_SRVAL">~OLOGIC1:TFF3_SRVAL</a>
</td>
<td title="R0.F25.B54">
<a href="#tile-virtex4-IO-OLOGIC1:OFF_SRVAL">~OLOGIC1:OFF_SRVAL[2]</a>
</td>
<td title="R0.F26.B54">
<a href="#tile-virtex4-IO-IOB1:PDRIVE">IOB1:PDRIVE[0]</a>
</td>
</tr>

<tr><td>B53</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F19.B53">
<a href="#tile-virtex4-IO-ILOGIC1:INV.CLK">~ILOGIC1:INV.CLK[0]</a>
</td>
<td title="R0.F20.B53">
<a href="#tile-virtex4-IO-ILOGIC1:INV.OCLK1">ILOGIC1:INV.OCLK1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F24.B53">
<a href="#tile-virtex4-IO-OLOGIC1:TFF_INIT">~OLOGIC1:TFF_INIT[0]</a>
</td>
<td title="R0.F25.B53">
<a href="#tile-virtex4-IO-OLOGIC1:OFF_INIT">~OLOGIC1:OFF_INIT[3]</a>
</td>
<td title="R0.F26.B53">
<a href="#tile-virtex4-IO-IOB1:NDRIVE">~IOB1:NDRIVE[1]</a>
</td>
</tr>

<tr><td>B52</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F19.B52">
<a href="#tile-virtex4-IO-ILOGIC1:INIT_RANK1_PARTIAL">~ILOGIC1:INIT_RANK1_PARTIAL[3]</a>
</td>
<td title="R0.F20.B52">
<a href="#tile-virtex4-IO-ILOGIC1:IFF1_SRVAL">~ILOGIC1:IFF1_SRVAL</a>
</td>
<td title="R0.F21.B52">
<a href="#tile-virtex4-IO-ILOGIC1:IOBDELAY_VALUE_CUR">~ILOGIC1:IOBDELAY_VALUE_CUR[0]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F24.B52">
<a href="#tile-virtex4-IO-OLOGIC1:TFF2_SRVAL">~OLOGIC1:TFF2_SRVAL</a>
</td>
<td title="R0.F25.B52">
<a href="#tile-virtex4-IO-OLOGIC1:OMUX">OLOGIC1:OMUX[1]</a>
</td>
<td title="R0.F26.B52">
<a href="#tile-virtex4-IO-IOB1:PDRIVE">~IOB1:PDRIVE[1]</a>
</td>
</tr>

<tr><td>B51</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F19.B51">
<a href="#tile-virtex4-IO-ILOGIC1:IFF2_INIT">~ILOGIC1:IFF2_INIT</a>
</td>
<td title="R0.F20.B51">
<a href="#tile-virtex4-IO-ILOGIC1:IFF4_SRVAL">~ILOGIC1:IFF4_SRVAL</a>
</td>
<td title="R0.F21.B51">
<a href="#tile-virtex4-IO-ILOGIC1:IOBDELAY_TYPE">ILOGIC1:IOBDELAY_TYPE[1]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F24.B51">
<a href="#tile-virtex4-IO-OLOGIC1:TFF1_SRVAL">~OLOGIC1:TFF1_SRVAL</a>
</td>
<td title="R0.F25.B51">
<a href="#tile-virtex4-IO-OLOGIC1:OMUX">OLOGIC1:OMUX[2]</a>
</td>
<td title="R0.F26.B51">
<a href="#tile-virtex4-IO-IOB1:NDRIVE">~IOB1:NDRIVE[2]</a>
</td>
</tr>

<tr><td>B50</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F19.B50">
<a href="#tile-virtex4-IO-ILOGIC1:IFF3_INIT">~ILOGIC1:IFF3_INIT</a>
</td>
<td title="R0.F20.B50">
<a href="#tile-virtex4-IO-ILOGIC1:INIT_RANK1_PARTIAL">~ILOGIC1:INIT_RANK1_PARTIAL[1]</a>
</td>
<td>-</td>
<td title="R0.F22.B50">
<a href="#tile-virtex4-IO-OLOGIC1:MUX.CLK">OLOGIC1:MUX.CLK[8]</a>
</td>
<td>-</td>
<td title="R0.F24.B50">
<a href="#tile-virtex4-IO-OLOGIC1:TRISTATE_WIDTH">OLOGIC1:TRISTATE_WIDTH[1]</a>
</td>
<td>-</td>
<td title="R0.F26.B50">
<a href="#tile-virtex4-IO-IOB1:PDRIVE">IOB1:PDRIVE[2]</a>
</td>
</tr>

<tr><td>B49</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F19.B49">
<a href="#tile-virtex4-IO-ILOGIC1:SERDES">ILOGIC1:SERDES</a>
</td>
<td title="R0.F20.B49">
<a href="#tile-virtex4-IO-ILOGIC1:INIT_RANK1_PARTIAL">~ILOGIC1:INIT_RANK1_PARTIAL[0]</a>
</td>
<td title="R0.F21.B49">
<a href="#tile-virtex4-IO-ILOGIC1:IFF_ENABLE">ILOGIC1:IFF_ENABLE</a>
</td>
<td title="R0.F22.B49">
<a href="#tile-virtex4-IO-ILOGIC1:MUX.CLK">ILOGIC1:MUX.CLK[4]</a>
</td>
<td title="R0.F23.B49">
<a href="#tile-virtex4-IO-ILOGIC1:MUX.CLK">ILOGIC1:MUX.CLK[1]</a>
</td>
<td title="R0.F24.B49">
<a href="#tile-virtex4-IO-OLOGIC1:TRISTATE_WIDTH">OLOGIC1:TRISTATE_WIDTH[0]</a>
</td>
<td>-</td>
<td title="R0.F26.B49">
<a href="#tile-virtex4-IO-IOB1:NDRIVE">IOB1:NDRIVE[3]</a>
</td>
</tr>

<tr><td>B48</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F20.B48">
<a href="#tile-virtex4-IO-ILOGIC1:INV.CLK">~ILOGIC1:INV.CLK[1]</a>
</td>
<td title="R0.F21.B48">
<a href="#tile-virtex4-IO-ILOGIC1:IDELAYMUX">ILOGIC1:IDELAYMUX[0]</a>
</td>
<td title="R0.F22.B48">
<a href="#tile-virtex4-IO-ILOGIC1:MUX.CLK">ILOGIC1:MUX.CLK[3]</a>
</td>
<td title="R0.F23.B48">
<a href="#tile-virtex4-IO-ILOGIC1:MUX.CLK">ILOGIC1:MUX.CLK[2]</a>
</td>
<td title="R0.F24.B48">
<a href="#tile-virtex4-IO-OLOGIC1:TFF_SR_USED">OLOGIC1:TFF_SR_USED</a>
</td>
<td title="R0.F25.B48">
<a href="#tile-virtex4-IO-OLOGIC1:OMUX">OLOGIC1:OMUX[0]</a>
</td>
<td title="R0.F26.B48">
<a href="#tile-virtex4-IO-IOB1:PDRIVE">~IOB1:PDRIVE[3]</a>
</td>
</tr>

<tr><td>B47</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F19.B47">
<a href="#tile-virtex4-IO-ILOGIC1:INTERFACE_TYPE">ILOGIC1:INTERFACE_TYPE[0]</a>
</td>
<td title="R0.F20.B47">
<a href="#tile-virtex4-IO-ILOGIC1:SERDES_MODE">ILOGIC1:SERDES_MODE[0]</a>
</td>
<td title="R0.F21.B47">
<a href="#tile-virtex4-IO-ILOGIC0:READBACK_I">ILOGIC0:READBACK_I</a>
</td>
<td title="R0.F22.B47">
<a href="#tile-virtex4-IO-OLOGIC1:MUX.CLK">OLOGIC1:MUX.CLK[5]</a>
</td>
<td title="R0.F23.B47">
<a href="#tile-virtex4-IO-ILOGIC1:MUX.CLK">ILOGIC1:MUX.CLK[0]</a>
</td>
<td title="R0.F24.B47">
<a href="#tile-virtex4-IO-OLOGIC1:OFF_INIT_SERDES">~OLOGIC1:OFF_INIT_SERDES[2]</a>
</td>
<td title="R0.F25.B47">
<a href="#tile-virtex4-IO-OLOGIC1:OFF_LATCH">OLOGIC1:OFF_LATCH</a>
</td>
<td title="R0.F26.B47">
<a href="#tile-virtex4-IO-IOB1:NDRIVE">IOB1:NDRIVE[4]</a>
</td>
</tr>

<tr><td>B46</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F19.B46">
<a href="#tile-virtex4-IO-ILOGIC1:INIT_RANK1_PARTIAL">~ILOGIC1:INIT_RANK1_PARTIAL[4]</a>
</td>
<td title="R0.F20.B46">
<a href="#tile-virtex4-IO-ILOGIC1:INIT_CE">~ILOGIC1:INIT_CE[1]</a>
</td>
<td title="R0.F21.B46">
<a href="#tile-virtex4-IO-ILOGIC1:I_TSBYPASS_ENABLE">ILOGIC1:I_TSBYPASS_ENABLE</a>
</td>
<td title="R0.F22.B46">
<a href="#tile-virtex4-IO-OLOGIC1:MUX.CLK">OLOGIC1:MUX.CLK[6]</a>
</td>
<td title="R0.F23.B46">
<a href="#tile-virtex4-IO-ILOGIC1:MUX.CLK">ILOGIC1:MUX.CLK[5]</a>
</td>
<td title="R0.F24.B46">
<a href="#tile-virtex4-IO-OLOGIC1:TFF_SR_SYNC">OLOGIC1:TFF_SR_SYNC[0]</a>
</td>
<td title="R0.F25.B46">
<a href="#tile-virtex4-IO-OLOGIC1:OFF_SRVAL">~OLOGIC1:OFF_SRVAL[1]</a>
</td>
<td title="R0.F26.B46">
<a href="#tile-virtex4-IO-IOB1:PDRIVE">IOB1:PDRIVE[4]</a>
</td>
</tr>

<tr><td>B45</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F19.B45">
<a href="#tile-virtex4-IO-ILOGIC1:INV.REV">ILOGIC1:INV.REV</a>
</td>
<td title="R0.F20.B45">
<a href="#tile-virtex4-IO-ILOGIC1:IFF1_INIT">~ILOGIC1:IFF1_INIT</a>
</td>
<td title="R0.F21.B45">
<a href="#tile-virtex4-IO-ILOGIC1:IDELAYMUX">ILOGIC1:IDELAYMUX[1]</a>
</td>
<td title="R0.F22.B45">
<a href="#tile-virtex4-IO-OLOGIC1:MUX.CLK">OLOGIC1:MUX.CLK[7]</a>
</td>
<td title="R0.F23.B45">
<a href="#tile-virtex4-IO-ILOGIC1:MUX.CLK">ILOGIC1:MUX.CLK[6]</a>
</td>
<td title="R0.F24.B45">
<a href="#tile-virtex4-IO-OLOGIC1:TFF_REV_USED">OLOGIC1:TFF_REV_USED</a>
</td>
<td title="R0.F25.B45">
<a href="#tile-virtex4-IO-OLOGIC1:OFF_SRVAL">~OLOGIC1:OFF_SRVAL[0]</a>
</td>
<td title="R0.F26.B45">
<a href="#tile-virtex4-IO-IOB1:DCI_MISC">IOB1:DCI_MISC[1]</a>
</td>
</tr>

<tr><td>B44</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F19.B44">
<a href="#tile-virtex4-IO-ILOGIC1:NUM_CE">ILOGIC1:NUM_CE[0]</a>
</td>
<td title="R0.F20.B44">
<a href="#tile-virtex4-IO-ILOGIC1:IFF4_INIT">~ILOGIC1:IFF4_INIT</a>
</td>
<td title="R0.F21.B44">
<a href="#tile-virtex4-IO-ILOGIC1:I_DELAY_DEFAULT">ILOGIC1:I_DELAY_DEFAULT</a>
</td>
<td title="R0.F22.B44">
<a href="#tile-virtex4-IO-ILOGIC1:MUX.CLK">ILOGIC1:MUX.CLK[8]</a>
</td>
<td title="R0.F23.B44">
<a href="#tile-virtex4-IO-ILOGIC1:MUX.CLK">ILOGIC1:MUX.CLK[7]</a>
</td>
<td title="R0.F24.B44">
<a href="#tile-virtex4-IO-OLOGIC1:OFF_SR_SYNC">OLOGIC1:OFF_SR_SYNC[0]</a>
</td>
<td title="R0.F25.B44">
<a href="#tile-virtex4-IO-OLOGIC1:OFF_SR_USED">OLOGIC1:OFF_SR_USED</a>
</td>
<td title="R0.F26.B44">
<a href="#tile-virtex4-IO-IOB1:DCI_MODE">IOB1:DCI_MODE[0]</a>
</td>
</tr>

<tr><td>B43</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F19.B43">
<a href="#tile-virtex4-IO-ILOGIC1:IFF_LATCH">~ILOGIC1:IFF_LATCH</a>
</td>
<td title="R0.F20.B43">
<a href="#tile-virtex4-IO-ILOGIC1:INIT_CE">~ILOGIC1:INIT_CE[0]</a>
</td>
<td title="R0.F21.B43">
<a href="#tile-virtex4-IO-ILOGIC1:I_DELAY_ENABLE">ILOGIC1:I_DELAY_ENABLE</a>
</td>
<td title="R0.F22.B43">
<a href="#tile-virtex4-IO-OLOGIC1:MUX.CLK">OLOGIC1:MUX.CLK[3]</a>
</td>
<td title="R0.F23.B43">
<a href="#tile-virtex4-IO-OLOGIC1:MUX.CLK">OLOGIC1:MUX.CLK[0]</a>
</td>
<td title="R0.F24.B43">
<a href="#tile-virtex4-IO-OLOGIC1:OFF_INIT_SERDES">~OLOGIC1:OFF_INIT_SERDES[1]</a>
</td>
<td>-</td>
<td title="R0.F26.B43">
<a href="#tile-virtex4-IO-IOB1:DCI_MODE">IOB1:DCI_MODE[1]</a>
</td>
</tr>

<tr><td>B42</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F19.B42">
<a href="#tile-virtex4-IO-ILOGIC1:IFF_SR_SYNC">~ILOGIC1:IFF_SR_SYNC</a>
</td>
<td title="R0.F20.B42">
<a href="#tile-virtex4-IO-ILOGIC1:INIT_RANK1_PARTIAL">~ILOGIC1:INIT_RANK1_PARTIAL[2]</a>
</td>
<td title="R0.F21.B42">
<a href="#tile-virtex4-IO-ILOGIC1:TSBYPASS_MUX">ILOGIC1:TSBYPASS_MUX[0]</a>
</td>
<td title="R0.F22.B42">
<a href="#tile-virtex4-IO-OLOGIC1:MUX.CLK">OLOGIC1:MUX.CLK[4]</a>
</td>
<td title="R0.F23.B42">
<a href="#tile-virtex4-IO-OLOGIC1:MUX.CLK">OLOGIC1:MUX.CLK[1]</a>
</td>
<td title="R0.F24.B42">
<a href="#tile-virtex4-IO-OLOGIC1:OFF_INIT_SERDES">~OLOGIC1:OFF_INIT_SERDES[0]</a>
</td>
<td>-</td>
<td title="R0.F26.B42">
<a href="#tile-virtex4-IO-IOB1:DCI_MODE">IOB1:DCI_MODE[2]</a>
</td>
</tr>

<tr><td>B41</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F19.B41">
<a href="#tile-virtex4-IO-ILOGIC1:INV.CE2">~ILOGIC1:INV.CE2</a>
</td>
<td title="R0.F20.B41">
<a href="#tile-virtex4-IO-ILOGIC1:IFF2_SRVAL">~ILOGIC1:IFF2_SRVAL</a>
</td>
<td title="R0.F21.B41">
<a href="#tile-virtex4-IO-ILOGIC1:IFF_DELAY_ENABLE">ILOGIC1:IFF_DELAY_ENABLE</a>
</td>
<td>-</td>
<td title="R0.F23.B41">
<a href="#tile-virtex4-IO-OLOGIC1:MUX.CLK">OLOGIC1:MUX.CLK[2]</a>
</td>
<td title="R0.F24.B41">
<a href="#tile-virtex4-IO-OLOGIC1:SERDES">OLOGIC1:SERDES</a>
</td>
<td title="R0.F25.B41">
<a href="#tile-virtex4-IO-OLOGIC1:OFF_SR_SYNC">OLOGIC1:OFF_SR_SYNC[2]</a>
</td>
<td title="R0.F26.B41">
<a href="#tile-virtex4-IO-IOB1:VR">IOB1:VR</a>
</td>
</tr>

<tr><td>B40</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F19.B40">
<a href="#tile-virtex4-IO-ILOGIC1:INV.CE1">~ILOGIC1:INV.CE1</a>
</td>
<td title="R0.F20.B40">
<a href="#tile-virtex4-IO-ILOGIC1:IFF3_SRVAL">~ILOGIC1:IFF3_SRVAL</a>
</td>
<td title="R0.F21.B40">
<a href="#tile-virtex4-IO-ILOGIC1:IFF_TSBYPASS_ENABLE">ILOGIC1:IFF_TSBYPASS_ENABLE</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F24.B40">
<a href="#tile-virtex4-IO-OLOGIC1:SERDES_MODE">OLOGIC1:SERDES_MODE[0]</a>
</td>
<td title="R0.F25.B40">
<a href="#tile-virtex4-IO-OLOGIC1:OFF_REV_USED">OLOGIC1:OFF_REV_USED</a>
</td>
<td title="R0.F26.B40">
<a href="#tile-virtex4-IO-IOB1:VREF_SYSMON">IOB1:VREF_SYSMON</a>
</td>
</tr>

<tr><td>B39</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F19.B39">
<a href="#tile-virtex4-IO-ILOGIC0:INV.CE1">~ILOGIC0:INV.CE1</a>
</td>
<td title="R0.F20.B39">
<a href="#tile-virtex4-IO-ILOGIC0:IFF3_SRVAL">~ILOGIC0:IFF3_SRVAL</a>
</td>
<td title="R0.F21.B39">
<a href="#tile-virtex4-IO-ILOGIC0:IFF_TSBYPASS_ENABLE">ILOGIC0:IFF_TSBYPASS_ENABLE</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F24.B39">
<a href="#tile-virtex4-IO-OLOGIC0:SERDES_MODE">OLOGIC0:SERDES_MODE[0]</a>
</td>
<td title="R0.F25.B39">
<a href="#tile-virtex4-IO-OLOGIC0:OFF_REV_USED">OLOGIC0:OFF_REV_USED</a>
</td>
<td title="R0.F26.B39">
<a href="#tile-virtex4-IO-IOB0:VREF_SYSMON">IOB0:VREF_SYSMON</a>
</td>
</tr>

<tr><td>B38</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F19.B38">
<a href="#tile-virtex4-IO-ILOGIC0:INV.CE2">~ILOGIC0:INV.CE2</a>
</td>
<td title="R0.F20.B38">
<a href="#tile-virtex4-IO-ILOGIC0:IFF2_SRVAL">~ILOGIC0:IFF2_SRVAL</a>
</td>
<td title="R0.F21.B38">
<a href="#tile-virtex4-IO-ILOGIC0:IFF_DELAY_ENABLE">ILOGIC0:IFF_DELAY_ENABLE</a>
</td>
<td>-</td>
<td title="R0.F23.B38">
<a href="#tile-virtex4-IO-OLOGIC0:MUX.CLK">OLOGIC0:MUX.CLK[2]</a>
</td>
<td title="R0.F24.B38">
<a href="#tile-virtex4-IO-OLOGIC0:SERDES">OLOGIC0:SERDES</a>
</td>
<td title="R0.F25.B38">
<a href="#tile-virtex4-IO-OLOGIC0:OFF_SR_SYNC">OLOGIC0:OFF_SR_SYNC[3]</a>
</td>
<td title="R0.F26.B38">
<a href="#tile-virtex4-IO-IOB0:VR">IOB0:VR</a>
</td>
</tr>

<tr><td>B37</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F19.B37">
<a href="#tile-virtex4-IO-ILOGIC0:IFF_SR_SYNC">~ILOGIC0:IFF_SR_SYNC</a>
</td>
<td title="R0.F20.B37">
<a href="#tile-virtex4-IO-ILOGIC0:INIT_RANK1_PARTIAL">~ILOGIC0:INIT_RANK1_PARTIAL[2]</a>
</td>
<td title="R0.F21.B37">
<a href="#tile-virtex4-IO-ILOGIC0:TSBYPASS_MUX">ILOGIC0:TSBYPASS_MUX[0]</a>
</td>
<td title="R0.F22.B37">
<a href="#tile-virtex4-IO-OLOGIC0:MUX.CLK">OLOGIC0:MUX.CLK[4]</a>
</td>
<td title="R0.F23.B37">
<a href="#tile-virtex4-IO-OLOGIC0:MUX.CLK">OLOGIC0:MUX.CLK[1]</a>
</td>
<td title="R0.F24.B37">
<a href="#tile-virtex4-IO-OLOGIC0:OFF_INIT_SERDES">~OLOGIC0:OFF_INIT_SERDES[2]</a>
</td>
<td>-</td>
<td title="R0.F26.B37">
<a href="#tile-virtex4-IO-IOB0:DCI_MODE">IOB0:DCI_MODE[2]</a>
</td>
</tr>

<tr><td>B36</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F19.B36">
<a href="#tile-virtex4-IO-ILOGIC0:IFF_LATCH">~ILOGIC0:IFF_LATCH</a>
</td>
<td title="R0.F20.B36">
<a href="#tile-virtex4-IO-ILOGIC0:INIT_CE">~ILOGIC0:INIT_CE[0]</a>
</td>
<td title="R0.F21.B36">
<a href="#tile-virtex4-IO-ILOGIC0:I_DELAY_ENABLE">ILOGIC0:I_DELAY_ENABLE</a>
</td>
<td title="R0.F22.B36">
<a href="#tile-virtex4-IO-OLOGIC0:MUX.CLK">OLOGIC0:MUX.CLK[3]</a>
</td>
<td title="R0.F23.B36">
<a href="#tile-virtex4-IO-OLOGIC0:MUX.CLK">OLOGIC0:MUX.CLK[0]</a>
</td>
<td title="R0.F24.B36">
<a href="#tile-virtex4-IO-OLOGIC0:OFF_INIT_SERDES">~OLOGIC0:OFF_INIT_SERDES[1]</a>
</td>
<td>-</td>
<td title="R0.F26.B36">
<a href="#tile-virtex4-IO-IOB0:DCI_MODE">IOB0:DCI_MODE[1]</a>
</td>
</tr>

<tr><td>B35</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F19.B35">
<a href="#tile-virtex4-IO-ILOGIC0:NUM_CE">ILOGIC0:NUM_CE[0]</a>
</td>
<td title="R0.F20.B35">
<a href="#tile-virtex4-IO-ILOGIC0:IFF4_INIT">~ILOGIC0:IFF4_INIT</a>
</td>
<td title="R0.F21.B35">
<a href="#tile-virtex4-IO-ILOGIC0:I_DELAY_DEFAULT">ILOGIC0:I_DELAY_DEFAULT</a>
</td>
<td title="R0.F22.B35">
<a href="#tile-virtex4-IO-ILOGIC0:MUX.CLK">ILOGIC0:MUX.CLK[8]</a>
</td>
<td title="R0.F23.B35">
<a href="#tile-virtex4-IO-ILOGIC0:MUX.CLK">ILOGIC0:MUX.CLK[7]</a>
</td>
<td title="R0.F24.B35">
<a href="#tile-virtex4-IO-OLOGIC0:OFF_SR_SYNC">OLOGIC0:OFF_SR_SYNC[1]</a>
</td>
<td title="R0.F25.B35">
<a href="#tile-virtex4-IO-OLOGIC0:OFF_SR_USED">OLOGIC0:OFF_SR_USED</a>
</td>
<td title="R0.F26.B35">
<a href="#tile-virtex4-IO-IOB0:DCI_MODE">IOB0:DCI_MODE[0]</a>
</td>
</tr>

<tr><td>B34</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F19.B34">
<a href="#tile-virtex4-IO-ILOGIC0:INV.REV">ILOGIC0:INV.REV</a>
</td>
<td title="R0.F20.B34">
<a href="#tile-virtex4-IO-ILOGIC0:IFF1_INIT">~ILOGIC0:IFF1_INIT</a>
</td>
<td title="R0.F21.B34">
<a href="#tile-virtex4-IO-ILOGIC0:IDELAYMUX">ILOGIC0:IDELAYMUX[1]</a>
</td>
<td title="R0.F22.B34">
<a href="#tile-virtex4-IO-OLOGIC0:MUX.CLK">OLOGIC0:MUX.CLK[7]</a>
</td>
<td title="R0.F23.B34">
<a href="#tile-virtex4-IO-ILOGIC0:MUX.CLK">ILOGIC0:MUX.CLK[6]</a>
</td>
<td title="R0.F24.B34">
<a href="#tile-virtex4-IO-OLOGIC0:TFF_REV_USED">OLOGIC0:TFF_REV_USED</a>
</td>
<td title="R0.F25.B34">
<a href="#tile-virtex4-IO-OLOGIC0:OFF_SRVAL">~OLOGIC0:OFF_SRVAL[2]</a>
</td>
<td title="R0.F26.B34">
<a href="#tile-virtex4-IO-IOB0:DCI_MISC">IOB0:DCI_MISC[1]</a>
</td>
</tr>

<tr><td>B33</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F19.B33">
<a href="#tile-virtex4-IO-ILOGIC0:INIT_RANK1_PARTIAL">~ILOGIC0:INIT_RANK1_PARTIAL[4]</a>
</td>
<td title="R0.F20.B33">
<a href="#tile-virtex4-IO-ILOGIC0:INIT_CE">~ILOGIC0:INIT_CE[1]</a>
</td>
<td title="R0.F21.B33">
<a href="#tile-virtex4-IO-ILOGIC0:I_TSBYPASS_ENABLE">ILOGIC0:I_TSBYPASS_ENABLE</a>
</td>
<td title="R0.F22.B33">
<a href="#tile-virtex4-IO-OLOGIC0:MUX.CLK">OLOGIC0:MUX.CLK[6]</a>
</td>
<td title="R0.F23.B33">
<a href="#tile-virtex4-IO-ILOGIC0:MUX.CLK">ILOGIC0:MUX.CLK[5]</a>
</td>
<td title="R0.F24.B33">
<a href="#tile-virtex4-IO-OLOGIC0:TFF_SR_SYNC">OLOGIC0:TFF_SR_SYNC[1]</a>
</td>
<td title="R0.F25.B33">
<a href="#tile-virtex4-IO-OLOGIC0:OFF_SRVAL">~OLOGIC0:OFF_SRVAL[1]</a>
</td>
<td title="R0.F26.B33">
<a href="#tile-virtex4-IO-IOB0:PDRIVE">IOB0:PDRIVE[4]</a>
</td>
</tr>

<tr><td>B32</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F19.B32">
<a href="#tile-virtex4-IO-ILOGIC0:INTERFACE_TYPE">ILOGIC0:INTERFACE_TYPE[0]</a>
</td>
<td title="R0.F20.B32">
<a href="#tile-virtex4-IO-ILOGIC0:SERDES_MODE">ILOGIC0:SERDES_MODE[0]</a>
</td>
<td title="R0.F21.B32">
<a href="#tile-virtex4-IO-ILOGIC1:READBACK_I">ILOGIC1:READBACK_I</a>
</td>
<td title="R0.F22.B32">
<a href="#tile-virtex4-IO-OLOGIC0:MUX.CLK">OLOGIC0:MUX.CLK[5]</a>
</td>
<td title="R0.F23.B32">
<a href="#tile-virtex4-IO-ILOGIC0:MUX.CLK">ILOGIC0:MUX.CLK[0]</a>
</td>
<td title="R0.F24.B32">
<a href="#tile-virtex4-IO-OLOGIC0:OFF_INIT_SERDES">~OLOGIC0:OFF_INIT_SERDES[0]</a>
</td>
<td title="R0.F25.B32">
<a href="#tile-virtex4-IO-OLOGIC0:OFF_LATCH">OLOGIC0:OFF_LATCH</a>
</td>
<td title="R0.F26.B32">
<a href="#tile-virtex4-IO-IOB0:NDRIVE">IOB0:NDRIVE[4]</a>
</td>
</tr>

<tr><td>B31</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F20.B31">
<a href="#tile-virtex4-IO-ILOGIC0:INV.CLK">~ILOGIC0:INV.CLK[2]</a>
</td>
<td title="R0.F21.B31">
<a href="#tile-virtex4-IO-ILOGIC0:IDELAYMUX">ILOGIC0:IDELAYMUX[0]</a>
</td>
<td title="R0.F22.B31">
<a href="#tile-virtex4-IO-ILOGIC0:MUX.CLK">ILOGIC0:MUX.CLK[3]</a>
</td>
<td title="R0.F23.B31">
<a href="#tile-virtex4-IO-ILOGIC0:MUX.CLK">ILOGIC0:MUX.CLK[2]</a>
</td>
<td title="R0.F24.B31">
<a href="#tile-virtex4-IO-OLOGIC0:TFF_SR_USED">OLOGIC0:TFF_SR_USED</a>
</td>
<td title="R0.F25.B31">
<a href="#tile-virtex4-IO-OLOGIC0:OMUX">OLOGIC0:OMUX[0]</a>
</td>
<td title="R0.F26.B31">
<a href="#tile-virtex4-IO-IOB0:PDRIVE">~IOB0:PDRIVE[3]</a>
</td>
</tr>

<tr><td>B30</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F19.B30">
<a href="#tile-virtex4-IO-ILOGIC0:SERDES">ILOGIC0:SERDES</a>
</td>
<td title="R0.F20.B30">
<a href="#tile-virtex4-IO-ILOGIC0:INIT_RANK1_PARTIAL">~ILOGIC0:INIT_RANK1_PARTIAL[0]</a>
</td>
<td title="R0.F21.B30">
<a href="#tile-virtex4-IO-ILOGIC0:IFF_ENABLE">ILOGIC0:IFF_ENABLE</a>
</td>
<td title="R0.F22.B30">
<a href="#tile-virtex4-IO-ILOGIC0:MUX.CLK">ILOGIC0:MUX.CLK[4]</a>
</td>
<td title="R0.F23.B30">
<a href="#tile-virtex4-IO-ILOGIC0:MUX.CLK">ILOGIC0:MUX.CLK[1]</a>
</td>
<td title="R0.F24.B30">
<a href="#tile-virtex4-IO-OLOGIC0:TRISTATE_WIDTH">OLOGIC0:TRISTATE_WIDTH[0]</a>
</td>
<td>-</td>
<td title="R0.F26.B30">
<a href="#tile-virtex4-IO-IOB0:NDRIVE">IOB0:NDRIVE[3]</a>
</td>
</tr>

<tr><td>B29</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F19.B29">
<a href="#tile-virtex4-IO-ILOGIC0:IFF3_INIT">~ILOGIC0:IFF3_INIT</a>
</td>
<td title="R0.F20.B29">
<a href="#tile-virtex4-IO-ILOGIC0:INIT_RANK1_PARTIAL">~ILOGIC0:INIT_RANK1_PARTIAL[1]</a>
</td>
<td>-</td>
<td title="R0.F22.B29">
<a href="#tile-virtex4-IO-OLOGIC0:MUX.CLK">OLOGIC0:MUX.CLK[8]</a>
</td>
<td>-</td>
<td title="R0.F24.B29">
<a href="#tile-virtex4-IO-OLOGIC0:TRISTATE_WIDTH">OLOGIC0:TRISTATE_WIDTH[1]</a>
</td>
<td>-</td>
<td title="R0.F26.B29">
<a href="#tile-virtex4-IO-IOB0:PDRIVE">IOB0:PDRIVE[2]</a>
</td>
</tr>

<tr><td>B28</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F19.B28">
<a href="#tile-virtex4-IO-ILOGIC0:IFF2_INIT">~ILOGIC0:IFF2_INIT</a>
</td>
<td title="R0.F20.B28">
<a href="#tile-virtex4-IO-ILOGIC0:IFF4_SRVAL">~ILOGIC0:IFF4_SRVAL</a>
</td>
<td title="R0.F21.B28">
<a href="#tile-virtex4-IO-ILOGIC0:IOBDELAY_TYPE">ILOGIC0:IOBDELAY_TYPE[1]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F24.B28">
<a href="#tile-virtex4-IO-OLOGIC0:TFF1_SRVAL">~OLOGIC0:TFF1_SRVAL</a>
</td>
<td title="R0.F25.B28">
<a href="#tile-virtex4-IO-OLOGIC0:OMUX">OLOGIC0:OMUX[2]</a>
</td>
<td title="R0.F26.B28">
<a href="#tile-virtex4-IO-IOB0:NDRIVE">~IOB0:NDRIVE[2]</a>
</td>
</tr>

<tr><td>B27</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F19.B27">
<a href="#tile-virtex4-IO-ILOGIC0:INIT_RANK1_PARTIAL">~ILOGIC0:INIT_RANK1_PARTIAL[3]</a>
</td>
<td title="R0.F20.B27">
<a href="#tile-virtex4-IO-ILOGIC0:IFF1_SRVAL">~ILOGIC0:IFF1_SRVAL</a>
</td>
<td title="R0.F21.B27">
<a href="#tile-virtex4-IO-ILOGIC0:IOBDELAY_VALUE_CUR">~ILOGIC0:IOBDELAY_VALUE_CUR[0]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F24.B27">
<a href="#tile-virtex4-IO-OLOGIC0:TFF2_SRVAL">~OLOGIC0:TFF2_SRVAL</a>
</td>
<td title="R0.F25.B27">
<a href="#tile-virtex4-IO-OLOGIC0:OMUX">OLOGIC0:OMUX[1]</a>
</td>
<td title="R0.F26.B27">
<a href="#tile-virtex4-IO-IOB0:PDRIVE">~IOB0:PDRIVE[1]</a>
</td>
</tr>

<tr><td>B26</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F19.B26">
<a href="#tile-virtex4-IO-ILOGIC0:INV.CLK">~ILOGIC0:INV.CLK[0]</a>
</td>
<td title="R0.F20.B26">
<a href="#tile-virtex4-IO-ILOGIC0:INV.OCLK1">ILOGIC0:INV.OCLK1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F24.B26">
<a href="#tile-virtex4-IO-OLOGIC0:TFF_INIT">~OLOGIC0:TFF_INIT[4]</a>
</td>
<td title="R0.F25.B26">
<a href="#tile-virtex4-IO-OLOGIC0:OFF_INIT">~OLOGIC0:OFF_INIT[3]</a>
</td>
<td title="R0.F26.B26">
<a href="#tile-virtex4-IO-IOB0:NDRIVE">~IOB0:NDRIVE[1]</a>
</td>
</tr>

<tr><td>B25</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F19.B25">
<a href="#tile-virtex4-IO-ILOGIC0:INV.OCLK2">ILOGIC0:INV.OCLK2</a>
</td>
<td title="R0.F20.B25">
<a href="#tile-virtex4-IO-ILOGIC0:INV.CLK">~ILOGIC0:INV.CLK[1]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F24.B25">
<a href="#tile-virtex4-IO-OLOGIC0:TFF3_SRVAL">~OLOGIC0:TFF3_SRVAL</a>
</td>
<td title="R0.F25.B25">
<a href="#tile-virtex4-IO-OLOGIC0:OFF_SRVAL">~OLOGIC0:OFF_SRVAL[0]</a>
</td>
<td title="R0.F26.B25">
<a href="#tile-virtex4-IO-IOB0:PDRIVE">IOB0:PDRIVE[0]</a>
</td>
</tr>

<tr><td>B24</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F19.B24">
<a href="#tile-virtex4-IO-ILOGIC0:INIT_BITSLIPCNT">~ILOGIC0:INIT_BITSLIPCNT[3]</a>
</td>
<td title="R0.F20.B24">
<a href="#tile-virtex4-IO-ILOGIC0:INIT_BITSLIPCNT">~ILOGIC0:INIT_BITSLIPCNT[2]</a>
</td>
<td title="R0.F21.B24">
<a href="#tile-virtex4-IO-ILOGIC0:IOBDELAY_VALUE_INIT">ILOGIC0:IOBDELAY_VALUE_INIT[0]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F24.B24">
<a href="#tile-virtex4-IO-OLOGIC0:TMUX">OLOGIC0:TMUX[0]</a>
</td>
<td title="R0.F25.B24">
<a href="#tile-virtex4-IO-OLOGIC0:INIT_LOADCNT">~OLOGIC0:INIT_LOADCNT[0]</a>
</td>
<td title="R0.F26.B24">
<a href="#tile-virtex4-IO-IOB0:NDRIVE">IOB0:NDRIVE[0]</a>
</td>
</tr>

<tr><td>B23</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F19.B23">
<a href="#tile-virtex4-IO-ILOGIC0:INIT_RANK3">~ILOGIC0:INIT_RANK3[2]</a>
</td>
<td title="R0.F20.B23">
<a href="#tile-virtex4-IO-ILOGIC0:DDR_CLK_EDGE">ILOGIC0:DDR_CLK_EDGE[0]</a>
</td>
<td title="R0.F21.B23">
<a href="#tile-virtex4-IO-ILOGIC0:IOBDELAY_VALUE_CUR">~ILOGIC0:IOBDELAY_VALUE_CUR[1]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F24.B23">
<a href="#tile-virtex4-IO-OLOGIC0:INV.D1">~OLOGIC0:INV.D1</a>
</td>
<td>-</td>
<td title="R0.F26.B23">
<a href="#tile-virtex4-IO-IOB0:DCI_MISC">IOB0:DCI_MISC[0]</a>
</td>
</tr>

<tr><td>B22</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F19.B22">
<a href="#tile-virtex4-IO-ILOGIC0:INIT_RANK3">~ILOGIC0:INIT_RANK3[1]</a>
</td>
<td title="R0.F20.B22">
<a href="#tile-virtex4-IO-ILOGIC0:DDR_CLK_EDGE">ILOGIC0:DDR_CLK_EDGE[1]</a>
</td>
<td title="R0.F21.B22">
<a href="#tile-virtex4-IO-ILOGIC0:IOBDELAY_TYPE">ILOGIC0:IOBDELAY_TYPE[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F25.B22">
<a href="#tile-virtex4-IO-IOB0:LVDS">IOB0:LVDS[3]</a>
</td>
<td title="R0.F26.B22">
<a href="#tile-virtex4-IO-IOB0:LVDS">IOB0:LVDS[1]</a>
</td>
</tr>

<tr><td>B21</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F19.B21">
<a href="#tile-virtex4-IO-ILOGIC0:INIT_RANK3">~ILOGIC0:INIT_RANK3[0]</a>
</td>
<td title="R0.F20.B21">
<a href="#tile-virtex4-IO-ILOGIC0:INIT_RANK3">~ILOGIC0:INIT_RANK3[3]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F24.B21">
<a href="#tile-virtex4-IO-OLOGIC0:INV.D3">~OLOGIC0:INV.D3</a>
</td>
<td title="R0.F25.B21">
<a href="#tile-virtex4-IO-IOB0:OUTPUT_ENABLE">IOB0:OUTPUT_ENABLE[0]</a>
</td>
<td title="R0.F26.B21">
<a href="#tile-virtex4-IO-IOB0:PULL">IOB0:PULL[0]</a>
</td>
</tr>

<tr><td>B20</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F19.B20">
<a href="#tile-virtex4-IO-ILOGIC0:INIT_RANK3">~ILOGIC0:INIT_RANK3[4]</a>
</td>
<td title="R0.F20.B20">
<a href="#tile-virtex4-IO-ILOGIC0:BITSLIP_ENABLE">ILOGIC0:BITSLIP_ENABLE[6]</a>
</td>
<td title="R0.F21.B20">
<a href="#tile-virtex4-IO-ILOGIC0:IOBDELAY_VALUE_INIT">ILOGIC0:IOBDELAY_VALUE_INIT[1]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F24.B20">
<a href="#tile-virtex4-IO-OLOGIC0:TFF_LATCH">OLOGIC0:TFF_LATCH</a>
</td>
<td title="R0.F25.B20">
<a href="#tile-virtex4-IO-IOB0:OUTPUT_MISC">IOB0:OUTPUT_MISC[1]</a>
</td>
<td title="R0.F26.B20">
<a href="#tile-virtex4-IO-IOB0:LVDS">IOB0:LVDS[2]</a>
</td>
</tr>

<tr><td>B19</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F19.B19">
<a href="#tile-virtex4-IO-ILOGIC0:INIT_RANK3">~ILOGIC0:INIT_RANK3[5]</a>
</td>
<td title="R0.F20.B19">
<a href="#tile-virtex4-IO-ILOGIC0:BITSLIP_ENABLE">ILOGIC0:BITSLIP_ENABLE[5]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F24.B19">
<a href="#tile-virtex4-IO-OLOGIC0:INV.D4">~OLOGIC0:INV.D4</a>
</td>
<td title="R0.F25.B19">
<a href="#tile-virtex4-IO-IOB0:NSLEW">IOB0:NSLEW[3]</a>
</td>
<td title="R0.F26.B19">
<a href="#tile-virtex4-IO-IOB0:OUTPUT_MISC">IOB0:OUTPUT_MISC[0]</a>
</td>
</tr>

<tr><td>B18</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F19.B18">
<a href="#tile-virtex4-IO-ILOGIC0:BITSLIP_ENABLE">ILOGIC0:BITSLIP_ENABLE[2]</a>
</td>
<td title="R0.F20.B18">
<a href="#tile-virtex4-IO-ILOGIC0:INIT_BITSLIPCNT">~ILOGIC0:INIT_BITSLIPCNT[1]</a>
</td>
<td title="R0.F21.B18">
<a href="#tile-virtex4-IO-ILOGIC0:IOBDELAY_VALUE_CUR">~ILOGIC0:IOBDELAY_VALUE_CUR[2]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F24.B18">
<a href="#tile-virtex4-IO-OLOGIC0:INV.D5">~OLOGIC0:INV.D5</a>
</td>
<td title="R0.F25.B18">
<a href="#tile-virtex4-IO-OLOGIC0:OFF_SR_SYNC">OLOGIC0:OFF_SR_SYNC[2]</a>
</td>
<td title="R0.F26.B18">
<a href="#tile-virtex4-IO-IOB0:PSLEW">IOB0:PSLEW[3]</a>
</td>
</tr>

<tr><td>B17</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F20.B17">
<a href="#tile-virtex4-IO-ILOGIC0:INV.SR">ILOGIC0:INV.SR</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F24.B17">
<a href="#tile-virtex4-IO-OLOGIC0:INV.D2">~OLOGIC0:INV.D2</a>
</td>
<td title="R0.F25.B17">
<a href="#tile-virtex4-IO-OLOGIC0:DATA_WIDTH">OLOGIC0:DATA_WIDTH[6]</a>
</td>
<td title="R0.F26.B17">
<a href="#tile-virtex4-IO-IOB0:OUTPUT_ENABLE">IOB0:OUTPUT_ENABLE[1]</a>
</td>
</tr>

<tr><td>B16</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F19.B16">
<a href="#tile-virtex4-IO-ILOGIC0:DATA_WIDTH">ILOGIC0:DATA_WIDTH[3]</a>
</td>
<td title="R0.F20.B16">
<a href="#tile-virtex4-IO-ILOGIC0:DATA_WIDTH">ILOGIC0:DATA_WIDTH[1]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F24.B16">
<a href="#tile-virtex4-IO-OLOGIC0:INV.D6">~OLOGIC0:INV.D6</a>
</td>
<td>-</td>
<td title="R0.F26.B16">
<a href="#tile-virtex4-IO-IOB0:PULL">IOB0:PULL[2]</a>
</td>
</tr>

<tr><td>B15</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F19.B15">
<a href="#tile-virtex4-IO-ILOGIC0:DATA_WIDTH">ILOGIC0:DATA_WIDTH[2]</a>
</td>
<td title="R0.F20.B15">
<a href="#tile-virtex4-IO-ILOGIC0:DATA_WIDTH">ILOGIC0:DATA_WIDTH[0]</a>
</td>
<td title="R0.F21.B15">
<a href="#tile-virtex4-IO-ILOGIC0:IOBDELAY_VALUE_INIT">ILOGIC0:IOBDELAY_VALUE_INIT[2]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F24.B15">
<a href="#tile-virtex4-IO-OLOGIC0:TFF_INIT">~OLOGIC0:TFF_INIT[3]</a>
</td>
<td title="R0.F25.B15">
<a href="#tile-virtex4-IO-OLOGIC0:DATA_WIDTH">OLOGIC0:DATA_WIDTH[3]</a>
</td>
<td title="R0.F26.B15">
<a href="#tile-virtex4-IO-IOB0:PULL">IOB0:PULL[1]</a>
</td>
</tr>

<tr><td>B14</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F25.B14">
<a href="#tile-virtex4-IO-OLOGIC0:OFF_SERDES">OLOGIC0:OFF_SERDES[3]</a>
</td>
<td title="R0.F26.B14">
<a href="#tile-virtex4-IO-IOB0:DCIUPDATEMODE_ASREQUIRED">~IOB0:DCIUPDATEMODE_ASREQUIRED</a>
</td>
</tr>

<tr><td>B13</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F24.B13">
<a href="#tile-virtex4-IO-OLOGIC0:INV.T4">~OLOGIC0:INV.T4</a>
</td>
<td title="R0.F25.B13">
<a href="#tile-virtex4-IO-OLOGIC0:DATA_WIDTH">OLOGIC0:DATA_WIDTH[4]</a>
</td>
<td title="R0.F26.B13">
<a href="#tile-virtex4-IO-IOB0:NSLEW">IOB0:NSLEW[2]</a>
</td>
</tr>

<tr><td>B12</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F19.B12">
<a href="#tile-virtex4-IO-ILOGIC0:INIT_RANK2">~ILOGIC0:INIT_RANK2[2]</a>
</td>
<td>-</td>
<td title="R0.F21.B12">
<a href="#tile-virtex4-IO-ILOGIC0:IOBDELAY_VALUE_CUR">~ILOGIC0:IOBDELAY_VALUE_CUR[3]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F24.B12">
<a href="#tile-virtex4-IO-OLOGIC0:OFF_SR_SYNC">OLOGIC0:OFF_SR_SYNC[0]</a>
</td>
<td title="R0.F25.B12">
<a href="#tile-virtex4-IO-OLOGIC0:DATA_WIDTH">OLOGIC0:DATA_WIDTH[5]</a>
</td>
<td title="R0.F26.B12">
<a href="#tile-virtex4-IO-IOB0:PSLEW">IOB0:PSLEW[2]</a>
</td>
</tr>

<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F19.B11">
<a href="#tile-virtex4-IO-ILOGIC0:INIT_RANK2">~ILOGIC0:INIT_RANK2[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F24.B11">
<a href="#tile-virtex4-IO-OLOGIC0:TMUX">OLOGIC0:TMUX[2]</a>
</td>
<td title="R0.F25.B11">
<a href="#tile-virtex4-IO-OLOGIC0:DATA_WIDTH">OLOGIC0:DATA_WIDTH[1]</a>
</td>
<td>-</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F19.B10">
<a href="#tile-virtex4-IO-ILOGIC0:INIT_RANK2">~ILOGIC0:INIT_RANK2[1]</a>
</td>
<td title="R0.F20.B10">
<a href="#tile-virtex4-IO-ILOGIC0:INIT_RANK2">~ILOGIC0:INIT_RANK2[3]</a>
</td>
<td title="R0.F21.B10">
<a href="#tile-virtex4-IO-ILOGIC0:IOBDELAY_VALUE_INIT">ILOGIC0:IOBDELAY_VALUE_INIT[3]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F24.B10">
<a href="#tile-virtex4-IO-OLOGIC0:TMUX">OLOGIC0:TMUX[1]</a>
</td>
<td title="R0.F25.B10">
<a href="#tile-virtex4-IO-OLOGIC0:INIT_LOADCNT">~OLOGIC0:INIT_LOADCNT[1]</a>
</td>
<td>-</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F19.B9">
<a href="#tile-virtex4-IO-ILOGIC0:INIT_RANK2">~ILOGIC0:INIT_RANK2[4]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F24.B9">
<a href="#tile-virtex4-IO-OLOGIC0:OFF_INIT">~OLOGIC0:OFF_INIT[2]</a>
</td>
<td title="R0.F25.B9">
<a href="#tile-virtex4-IO-OLOGIC0:DATA_WIDTH">OLOGIC0:DATA_WIDTH[2]</a>
</td>
<td title="R0.F26.B9">
<a href="#tile-virtex4-IO-IOB0:LVDS">IOB0:LVDS[0]</a>
</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F19.B8">
<a href="#tile-virtex4-IO-ILOGIC0:INIT_RANK2">~ILOGIC0:INIT_RANK2[5]</a>
</td>
<td title="R0.F20.B8">
<a href="#tile-virtex4-IO-ILOGIC0:BITSLIP_ENABLE">ILOGIC0:BITSLIP_ENABLE[4]</a>
</td>
<td title="R0.F21.B8">
<a href="#tile-virtex4-IO-ILOGIC0:IOBDELAY_VALUE_CUR">~ILOGIC0:IOBDELAY_VALUE_CUR[4]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F24.B8">
<a href="#tile-virtex4-IO-OLOGIC0:INV.T3">~OLOGIC0:INV.T3</a>
</td>
<td title="R0.F25.B8">
<a href="#tile-virtex4-IO-OLOGIC0:OFF_SERDES">OLOGIC0:OFF_SERDES[2]</a>
</td>
<td title="R0.F26.B8">
<a href="#tile-virtex4-IO-IOB0:DCI_T">IOB0:DCI_T</a>
</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F19.B7">
<a href="#tile-virtex4-IO-ILOGIC0:BITSLIP_ENABLE">ILOGIC0:BITSLIP_ENABLE[1]</a>
</td>
<td title="R0.F20.B7">
<a href="#tile-virtex4-IO-ILOGIC0:BITSLIP_ENABLE">ILOGIC0:BITSLIP_ENABLE[3]</a>
</td>
<td title="R0.F21.B7">
<a href="#tile-virtex4-IO-OLOGIC0:INV.CLK2">~OLOGIC0:INV.CLK2</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F24.B7">
<a href="#tile-virtex4-IO-OLOGIC0:TFF_INIT">~OLOGIC0:TFF_INIT[2]</a>
</td>
<td>-</td>
<td title="R0.F26.B7">
<a href="#tile-virtex4-IO-IOB0:NSLEW">~IOB0:NSLEW[1]</a>
</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F19.B6">
<a href="#tile-virtex4-IO-ILOGIC0:INIT_BITSLIPCNT">~ILOGIC0:INIT_BITSLIPCNT[0]</a>
</td>
<td>-</td>
<td title="R0.F21.B6">
<a href="#tile-virtex4-IO-OLOGIC0:INV.CLK1">~OLOGIC0:INV.CLK1</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F24.B6">
<a href="#tile-virtex4-IO-OLOGIC0:INV.T2">~OLOGIC0:INV.T2</a>
</td>
<td title="R0.F25.B6">
<a href="#tile-virtex4-IO-OLOGIC0:DATA_WIDTH">OLOGIC0:DATA_WIDTH[7]</a>
</td>
<td title="R0.F26.B6">
<a href="#tile-virtex4-IO-IOB0:PSLEW">IOB0:PSLEW[1]</a>
</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F21.B5">
<a href="#tile-virtex4-IO-ILOGIC0:IOBDELAY_VALUE_INIT">ILOGIC0:IOBDELAY_VALUE_INIT[4]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F24.B5">
<a href="#tile-virtex4-IO-OLOGIC0:TFF_SR_SYNC">OLOGIC0:TFF_SR_SYNC[0]</a>
</td>
<td title="R0.F25.B5">
<a href="#tile-virtex4-IO-OLOGIC0:INIT_LOADCNT">~OLOGIC0:INIT_LOADCNT[2]</a>
</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F21.B4">
<a href="#tile-virtex4-IO-ILOGIC0:IOBDELAY_VALUE_CUR">~ILOGIC0:IOBDELAY_VALUE_CUR[5]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F24.B4">
<a href="#tile-virtex4-IO-OLOGIC0:INV.T1">~OLOGIC0:INV.T1</a>
</td>
<td title="R0.F25.B4">
<a href="#tile-virtex4-IO-OLOGIC0:OFF_SERDES">OLOGIC0:OFF_SERDES[1]</a>
</td>
<td title="R0.F26.B4">
<a href="#tile-virtex4-IO-IOB0:IBUF_MODE">IOB0:IBUF_MODE[0]</a>
</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F24.B3">
<a href="#tile-virtex4-IO-OLOGIC0:OFF_INIT">~OLOGIC0:OFF_INIT[1]</a>
</td>
<td>-</td>
<td title="R0.F26.B3">
<a href="#tile-virtex4-IO-IOB0:IBUF_MODE">IOB0:IBUF_MODE[1]</a>
</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F20.B2">
<a href="#tile-virtex4-IO-ILOGIC0:BITSLIP_SYNC">ILOGIC0:BITSLIP_SYNC</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F24.B2">
<a href="#tile-virtex4-IO-OLOGIC0:TFF_INIT">~OLOGIC0:TFF_INIT[1]</a>
</td>
<td title="R0.F25.B2">
<a href="#tile-virtex4-IO-OLOGIC0:DATA_WIDTH">OLOGIC0:DATA_WIDTH[0]</a>
</td>
<td title="R0.F26.B2">
<a href="#tile-virtex4-IO-IOB0:IBUF_MODE">IOB0:IBUF_MODE[2]</a>
</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F19.B1">
<a href="#tile-virtex4-IO-ILOGIC0:DATA_RATE">ILOGIC0:DATA_RATE[0]</a>
</td>
<td>-</td>
<td title="R0.F21.B1">
<a href="#tile-virtex4-IO-ILOGIC0:IOBDELAY_VALUE_INIT">ILOGIC0:IOBDELAY_VALUE_INIT[5]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F24.B1">
<a href="#tile-virtex4-IO-OLOGIC0:OFF_INIT">~OLOGIC0:OFF_INIT[0]</a>
</td>
<td title="R0.F25.B1">
<a href="#tile-virtex4-IO-OLOGIC0:INIT_LOADCNT">~OLOGIC0:INIT_LOADCNT[3]</a>
</td>
<td title="R0.F26.B1">
<a href="#tile-virtex4-IO-IOB0:NSLEW">IOB0:NSLEW[0]</a>
</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F19.B0">
<a href="#tile-virtex4-IO-ILOGIC0:BITSLIP_ENABLE">ILOGIC0:BITSLIP_ENABLE[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F24.B0">
<a href="#tile-virtex4-IO-OLOGIC0:TFF_INIT">~OLOGIC0:TFF_INIT[0]</a>
</td>
<td title="R0.F25.B0">
<a href="#tile-virtex4-IO-OLOGIC0:OFF_SERDES">OLOGIC0:OFF_SERDES[0]</a>
</td>
<td title="R0.F26.B0">
<a href="#tile-virtex4-IO-IOB0:PSLEW">IOB0:PSLEW[0]</a>
</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex4-IO-ILOGIC0:BITSLIP_ENABLE">ILOGIC0:BITSLIP_ENABLE</th>
<th>0.F20.B20</th>
<th>0.F20.B19</th>
<th>0.F20.B8</th>
<th>0.F20.B7</th>
<th>0.F19.B18</th>
<th>0.F19.B7</th>
<th>0.F19.B0</th>
</tr>

<tr><th id="tile-virtex4-IO-ILOGIC1:BITSLIP_ENABLE">ILOGIC1:BITSLIP_ENABLE</th>
<th>0.F20.B72</th>
<th>0.F20.B71</th>
<th>0.F20.B60</th>
<th>0.F20.B59</th>
<th>0.F19.B79</th>
<th>0.F19.B72</th>
<th>0.F19.B61</th>
</tr>

</thead>

<tbody>
<tr><td>
non-inverted
</td>
<td>[6]</td>
<td>[5]</td>
<td>[4]</td>
<td>[3]</td>
<td>[2]</td>
<td>[1]</td>
<td>[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex4-IO-ILOGIC0:BITSLIP_SYNC">ILOGIC0:BITSLIP_SYNC</th>
<th>0.F20.B2</th>
</tr>

<tr><th id="tile-virtex4-IO-ILOGIC0:IFF_DELAY_ENABLE">ILOGIC0:IFF_DELAY_ENABLE</th>
<th>0.F21.B38</th>
</tr>

<tr><th id="tile-virtex4-IO-ILOGIC0:IFF_ENABLE">ILOGIC0:IFF_ENABLE</th>
<th>0.F21.B30</th>
</tr>

<tr><th id="tile-virtex4-IO-ILOGIC0:IFF_TSBYPASS_ENABLE">ILOGIC0:IFF_TSBYPASS_ENABLE</th>
<th>0.F21.B39</th>
</tr>

<tr><th id="tile-virtex4-IO-ILOGIC0:INV.OCLK1">ILOGIC0:INV.OCLK1</th>
<th>0.F20.B26</th>
</tr>

<tr><th id="tile-virtex4-IO-ILOGIC0:INV.OCLK2">ILOGIC0:INV.OCLK2</th>
<th>0.F19.B25</th>
</tr>

<tr><th id="tile-virtex4-IO-ILOGIC0:INV.REV">ILOGIC0:INV.REV</th>
<th>0.F19.B34</th>
</tr>

<tr><th id="tile-virtex4-IO-ILOGIC0:INV.SR">ILOGIC0:INV.SR</th>
<th>0.F20.B17</th>
</tr>

<tr><th id="tile-virtex4-IO-ILOGIC0:I_DELAY_DEFAULT">ILOGIC0:I_DELAY_DEFAULT</th>
<th>0.F21.B35</th>
</tr>

<tr><th id="tile-virtex4-IO-ILOGIC0:I_DELAY_ENABLE">ILOGIC0:I_DELAY_ENABLE</th>
<th>0.F21.B36</th>
</tr>

<tr><th id="tile-virtex4-IO-ILOGIC0:I_TSBYPASS_ENABLE">ILOGIC0:I_TSBYPASS_ENABLE</th>
<th>0.F21.B33</th>
</tr>

<tr><th id="tile-virtex4-IO-ILOGIC0:READBACK_I">ILOGIC0:READBACK_I</th>
<th>0.F21.B47</th>
</tr>

<tr><th id="tile-virtex4-IO-ILOGIC0:SERDES">ILOGIC0:SERDES</th>
<th>0.F19.B30</th>
</tr>

<tr><th id="tile-virtex4-IO-ILOGIC1:BITSLIP_SYNC">ILOGIC1:BITSLIP_SYNC</th>
<th>0.F20.B77</th>
</tr>

<tr><th id="tile-virtex4-IO-ILOGIC1:IFF_DELAY_ENABLE">ILOGIC1:IFF_DELAY_ENABLE</th>
<th>0.F21.B41</th>
</tr>

<tr><th id="tile-virtex4-IO-ILOGIC1:IFF_ENABLE">ILOGIC1:IFF_ENABLE</th>
<th>0.F21.B49</th>
</tr>

<tr><th id="tile-virtex4-IO-ILOGIC1:IFF_TSBYPASS_ENABLE">ILOGIC1:IFF_TSBYPASS_ENABLE</th>
<th>0.F21.B40</th>
</tr>

<tr><th id="tile-virtex4-IO-ILOGIC1:INV.OCLK1">ILOGIC1:INV.OCLK1</th>
<th>0.F20.B53</th>
</tr>

<tr><th id="tile-virtex4-IO-ILOGIC1:INV.OCLK2">ILOGIC1:INV.OCLK2</th>
<th>0.F19.B54</th>
</tr>

<tr><th id="tile-virtex4-IO-ILOGIC1:INV.REV">ILOGIC1:INV.REV</th>
<th>0.F19.B45</th>
</tr>

<tr><th id="tile-virtex4-IO-ILOGIC1:INV.SR">ILOGIC1:INV.SR</th>
<th>0.F20.B62</th>
</tr>

<tr><th id="tile-virtex4-IO-ILOGIC1:I_DELAY_DEFAULT">ILOGIC1:I_DELAY_DEFAULT</th>
<th>0.F21.B44</th>
</tr>

<tr><th id="tile-virtex4-IO-ILOGIC1:I_DELAY_ENABLE">ILOGIC1:I_DELAY_ENABLE</th>
<th>0.F21.B43</th>
</tr>

<tr><th id="tile-virtex4-IO-ILOGIC1:I_TSBYPASS_ENABLE">ILOGIC1:I_TSBYPASS_ENABLE</th>
<th>0.F21.B46</th>
</tr>

<tr><th id="tile-virtex4-IO-ILOGIC1:READBACK_I">ILOGIC1:READBACK_I</th>
<th>0.F21.B32</th>
</tr>

<tr><th id="tile-virtex4-IO-ILOGIC1:SERDES">ILOGIC1:SERDES</th>
<th>0.F19.B49</th>
</tr>

<tr><th id="tile-virtex4-IO-IOB0:DCI_T">IOB0:DCI_T</th>
<th>0.F26.B8</th>
</tr>

<tr><th id="tile-virtex4-IO-IOB0:VR">IOB0:VR</th>
<th>0.F26.B38</th>
</tr>

<tr><th id="tile-virtex4-IO-IOB0:VREF_SYSMON">IOB0:VREF_SYSMON</th>
<th>0.F26.B39</th>
</tr>

<tr><th id="tile-virtex4-IO-IOB1:DCI_T">IOB1:DCI_T</th>
<th>0.F26.B71</th>
</tr>

<tr><th id="tile-virtex4-IO-IOB1:VR">IOB1:VR</th>
<th>0.F26.B41</th>
</tr>

<tr><th id="tile-virtex4-IO-IOB1:VREF_SYSMON">IOB1:VREF_SYSMON</th>
<th>0.F26.B40</th>
</tr>

<tr><th id="tile-virtex4-IO-OLOGIC0:OFF_LATCH">OLOGIC0:OFF_LATCH</th>
<th>0.F25.B32</th>
</tr>

<tr><th id="tile-virtex4-IO-OLOGIC0:OFF_REV_USED">OLOGIC0:OFF_REV_USED</th>
<th>0.F25.B39</th>
</tr>

<tr><th id="tile-virtex4-IO-OLOGIC0:OFF_SR_USED">OLOGIC0:OFF_SR_USED</th>
<th>0.F25.B35</th>
</tr>

<tr><th id="tile-virtex4-IO-OLOGIC0:SERDES">OLOGIC0:SERDES</th>
<th>0.F24.B38</th>
</tr>

<tr><th id="tile-virtex4-IO-OLOGIC0:TFF_LATCH">OLOGIC0:TFF_LATCH</th>
<th>0.F24.B20</th>
</tr>

<tr><th id="tile-virtex4-IO-OLOGIC0:TFF_REV_USED">OLOGIC0:TFF_REV_USED</th>
<th>0.F24.B34</th>
</tr>

<tr><th id="tile-virtex4-IO-OLOGIC0:TFF_SR_USED">OLOGIC0:TFF_SR_USED</th>
<th>0.F24.B31</th>
</tr>

<tr><th id="tile-virtex4-IO-OLOGIC1:OFF_LATCH">OLOGIC1:OFF_LATCH</th>
<th>0.F25.B47</th>
</tr>

<tr><th id="tile-virtex4-IO-OLOGIC1:OFF_REV_USED">OLOGIC1:OFF_REV_USED</th>
<th>0.F25.B40</th>
</tr>

<tr><th id="tile-virtex4-IO-OLOGIC1:OFF_SR_USED">OLOGIC1:OFF_SR_USED</th>
<th>0.F25.B44</th>
</tr>

<tr><th id="tile-virtex4-IO-OLOGIC1:SERDES">OLOGIC1:SERDES</th>
<th>0.F24.B41</th>
</tr>

<tr><th id="tile-virtex4-IO-OLOGIC1:TFF_LATCH">OLOGIC1:TFF_LATCH</th>
<th>0.F24.B59</th>
</tr>

<tr><th id="tile-virtex4-IO-OLOGIC1:TFF_REV_USED">OLOGIC1:TFF_REV_USED</th>
<th>0.F24.B45</th>
</tr>

<tr><th id="tile-virtex4-IO-OLOGIC1:TFF_SR_USED">OLOGIC1:TFF_SR_USED</th>
<th>0.F24.B48</th>
</tr>

</thead>

<tbody>
<tr><td>
non-inverted
</td>
<td>[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex4-IO-ILOGIC0:DATA_RATE">ILOGIC0:DATA_RATE</th>
<th>0.F19.B1</th>
</tr>

<tr><th id="tile-virtex4-IO-ILOGIC1:DATA_RATE">ILOGIC1:DATA_RATE</th>
<th>0.F19.B78</th>
</tr>

</thead>

<tbody>
<tr><td>DDR</td>
<td>0</td>
</tr>

<tr><td>SDR</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex4-IO-ILOGIC0:DATA_WIDTH">ILOGIC0:DATA_WIDTH</th>
<th>0.F19.B16</th>
<th>0.F19.B15</th>
<th>0.F20.B16</th>
<th>0.F20.B15</th>
</tr>

<tr><th id="tile-virtex4-IO-ILOGIC1:DATA_WIDTH">ILOGIC1:DATA_WIDTH</th>
<th>0.F19.B63</th>
<th>0.F19.B64</th>
<th>0.F20.B63</th>
<th>0.F20.B64</th>
</tr>

</thead>

<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>2</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>3</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>4</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>5</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>6</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>7</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>8</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>10</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex4-IO-ILOGIC0:DDR_CLK_EDGE">ILOGIC0:DDR_CLK_EDGE</th>
<th>0.F20.B22</th>
<th>0.F20.B23</th>
</tr>

<tr><th id="tile-virtex4-IO-ILOGIC1:DDR_CLK_EDGE">ILOGIC1:DDR_CLK_EDGE</th>
<th>0.F20.B57</th>
<th>0.F20.B56</th>
</tr>

</thead>

<tbody>
<tr><td>SAME_EDGE_PIPELINED</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>OPPOSITE_EDGE</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>SAME_EDGE</td>
<td>1</td>
<td>0</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex4-IO-ILOGIC0:IDELAYMUX">ILOGIC0:IDELAYMUX</th>
<th>0.F21.B34</th>
<th>0.F21.B31</th>
</tr>

<tr><th id="tile-virtex4-IO-ILOGIC1:IDELAYMUX">ILOGIC1:IDELAYMUX</th>
<th>0.F21.B45</th>
<th>0.F21.B48</th>
</tr>

</thead>

<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>D</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>OFB</td>
<td>1</td>
<td>0</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex4-IO-ILOGIC0:IFF1_INIT">ILOGIC0:IFF1_INIT</th>
<th>0.F20.B34</th>
</tr>

<tr><th id="tile-virtex4-IO-ILOGIC0:IFF1_SRVAL">ILOGIC0:IFF1_SRVAL</th>
<th>0.F20.B27</th>
</tr>

<tr><th id="tile-virtex4-IO-ILOGIC0:IFF2_INIT">ILOGIC0:IFF2_INIT</th>
<th>0.F19.B28</th>
</tr>

<tr><th id="tile-virtex4-IO-ILOGIC0:IFF2_SRVAL">ILOGIC0:IFF2_SRVAL</th>
<th>0.F20.B38</th>
</tr>

<tr><th id="tile-virtex4-IO-ILOGIC0:IFF3_INIT">ILOGIC0:IFF3_INIT</th>
<th>0.F19.B29</th>
</tr>

<tr><th id="tile-virtex4-IO-ILOGIC0:IFF3_SRVAL">ILOGIC0:IFF3_SRVAL</th>
<th>0.F20.B39</th>
</tr>

<tr><th id="tile-virtex4-IO-ILOGIC0:IFF4_INIT">ILOGIC0:IFF4_INIT</th>
<th>0.F20.B35</th>
</tr>

<tr><th id="tile-virtex4-IO-ILOGIC0:IFF4_SRVAL">ILOGIC0:IFF4_SRVAL</th>
<th>0.F20.B28</th>
</tr>

<tr><th id="tile-virtex4-IO-ILOGIC0:IFF_LATCH">ILOGIC0:IFF_LATCH</th>
<th>0.F19.B36</th>
</tr>

<tr><th id="tile-virtex4-IO-ILOGIC0:IFF_SR_SYNC">ILOGIC0:IFF_SR_SYNC</th>
<th>0.F19.B37</th>
</tr>

<tr><th id="tile-virtex4-IO-ILOGIC0:INV.CE1">ILOGIC0:INV.CE1</th>
<th>0.F19.B39</th>
</tr>

<tr><th id="tile-virtex4-IO-ILOGIC0:INV.CE2">ILOGIC0:INV.CE2</th>
<th>0.F19.B38</th>
</tr>

<tr><th id="tile-virtex4-IO-ILOGIC1:IFF1_INIT">ILOGIC1:IFF1_INIT</th>
<th>0.F20.B45</th>
</tr>

<tr><th id="tile-virtex4-IO-ILOGIC1:IFF1_SRVAL">ILOGIC1:IFF1_SRVAL</th>
<th>0.F20.B52</th>
</tr>

<tr><th id="tile-virtex4-IO-ILOGIC1:IFF2_INIT">ILOGIC1:IFF2_INIT</th>
<th>0.F19.B51</th>
</tr>

<tr><th id="tile-virtex4-IO-ILOGIC1:IFF2_SRVAL">ILOGIC1:IFF2_SRVAL</th>
<th>0.F20.B41</th>
</tr>

<tr><th id="tile-virtex4-IO-ILOGIC1:IFF3_INIT">ILOGIC1:IFF3_INIT</th>
<th>0.F19.B50</th>
</tr>

<tr><th id="tile-virtex4-IO-ILOGIC1:IFF3_SRVAL">ILOGIC1:IFF3_SRVAL</th>
<th>0.F20.B40</th>
</tr>

<tr><th id="tile-virtex4-IO-ILOGIC1:IFF4_INIT">ILOGIC1:IFF4_INIT</th>
<th>0.F20.B44</th>
</tr>

<tr><th id="tile-virtex4-IO-ILOGIC1:IFF4_SRVAL">ILOGIC1:IFF4_SRVAL</th>
<th>0.F20.B51</th>
</tr>

<tr><th id="tile-virtex4-IO-ILOGIC1:IFF_LATCH">ILOGIC1:IFF_LATCH</th>
<th>0.F19.B43</th>
</tr>

<tr><th id="tile-virtex4-IO-ILOGIC1:IFF_SR_SYNC">ILOGIC1:IFF_SR_SYNC</th>
<th>0.F19.B42</th>
</tr>

<tr><th id="tile-virtex4-IO-ILOGIC1:INV.CE1">ILOGIC1:INV.CE1</th>
<th>0.F19.B40</th>
</tr>

<tr><th id="tile-virtex4-IO-ILOGIC1:INV.CE2">ILOGIC1:INV.CE2</th>
<th>0.F19.B41</th>
</tr>

<tr><th id="tile-virtex4-IO-IOB0:DCIUPDATEMODE_ASREQUIRED">IOB0:DCIUPDATEMODE_ASREQUIRED</th>
<th>0.F26.B14</th>
</tr>

<tr><th id="tile-virtex4-IO-IOB1:DCIUPDATEMODE_ASREQUIRED">IOB1:DCIUPDATEMODE_ASREQUIRED</th>
<th>0.F26.B65</th>
</tr>

<tr><th id="tile-virtex4-IO-OLOGIC0:INV.CLK1">OLOGIC0:INV.CLK1</th>
<th>0.F21.B6</th>
</tr>

<tr><th id="tile-virtex4-IO-OLOGIC0:INV.CLK2">OLOGIC0:INV.CLK2</th>
<th>0.F21.B7</th>
</tr>

<tr><th id="tile-virtex4-IO-OLOGIC0:INV.D1">OLOGIC0:INV.D1</th>
<th>0.F24.B23</th>
</tr>

<tr><th id="tile-virtex4-IO-OLOGIC0:INV.D2">OLOGIC0:INV.D2</th>
<th>0.F24.B17</th>
</tr>

<tr><th id="tile-virtex4-IO-OLOGIC0:INV.D3">OLOGIC0:INV.D3</th>
<th>0.F24.B21</th>
</tr>

<tr><th id="tile-virtex4-IO-OLOGIC0:INV.D4">OLOGIC0:INV.D4</th>
<th>0.F24.B19</th>
</tr>

<tr><th id="tile-virtex4-IO-OLOGIC0:INV.D5">OLOGIC0:INV.D5</th>
<th>0.F24.B18</th>
</tr>

<tr><th id="tile-virtex4-IO-OLOGIC0:INV.D6">OLOGIC0:INV.D6</th>
<th>0.F24.B16</th>
</tr>

<tr><th id="tile-virtex4-IO-OLOGIC0:INV.T1">OLOGIC0:INV.T1</th>
<th>0.F24.B4</th>
</tr>

<tr><th id="tile-virtex4-IO-OLOGIC0:INV.T2">OLOGIC0:INV.T2</th>
<th>0.F24.B6</th>
</tr>

<tr><th id="tile-virtex4-IO-OLOGIC0:INV.T3">OLOGIC0:INV.T3</th>
<th>0.F24.B8</th>
</tr>

<tr><th id="tile-virtex4-IO-OLOGIC0:INV.T4">OLOGIC0:INV.T4</th>
<th>0.F24.B13</th>
</tr>

<tr><th id="tile-virtex4-IO-OLOGIC0:TFF1_SRVAL">OLOGIC0:TFF1_SRVAL</th>
<th>0.F24.B28</th>
</tr>

<tr><th id="tile-virtex4-IO-OLOGIC0:TFF2_SRVAL">OLOGIC0:TFF2_SRVAL</th>
<th>0.F24.B27</th>
</tr>

<tr><th id="tile-virtex4-IO-OLOGIC0:TFF3_SRVAL">OLOGIC0:TFF3_SRVAL</th>
<th>0.F24.B25</th>
</tr>

<tr><th id="tile-virtex4-IO-OLOGIC1:INV.CLK1">OLOGIC1:INV.CLK1</th>
<th>0.F21.B73</th>
</tr>

<tr><th id="tile-virtex4-IO-OLOGIC1:INV.CLK2">OLOGIC1:INV.CLK2</th>
<th>0.F21.B72</th>
</tr>

<tr><th id="tile-virtex4-IO-OLOGIC1:INV.D1">OLOGIC1:INV.D1</th>
<th>0.F24.B56</th>
</tr>

<tr><th id="tile-virtex4-IO-OLOGIC1:INV.D2">OLOGIC1:INV.D2</th>
<th>0.F24.B62</th>
</tr>

<tr><th id="tile-virtex4-IO-OLOGIC1:INV.D3">OLOGIC1:INV.D3</th>
<th>0.F24.B58</th>
</tr>

<tr><th id="tile-virtex4-IO-OLOGIC1:INV.D4">OLOGIC1:INV.D4</th>
<th>0.F24.B60</th>
</tr>

<tr><th id="tile-virtex4-IO-OLOGIC1:INV.D5">OLOGIC1:INV.D5</th>
<th>0.F24.B61</th>
</tr>

<tr><th id="tile-virtex4-IO-OLOGIC1:INV.D6">OLOGIC1:INV.D6</th>
<th>0.F24.B63</th>
</tr>

<tr><th id="tile-virtex4-IO-OLOGIC1:INV.T1">OLOGIC1:INV.T1</th>
<th>0.F24.B75</th>
</tr>

<tr><th id="tile-virtex4-IO-OLOGIC1:INV.T2">OLOGIC1:INV.T2</th>
<th>0.F24.B73</th>
</tr>

<tr><th id="tile-virtex4-IO-OLOGIC1:INV.T3">OLOGIC1:INV.T3</th>
<th>0.F24.B71</th>
</tr>

<tr><th id="tile-virtex4-IO-OLOGIC1:INV.T4">OLOGIC1:INV.T4</th>
<th>0.F24.B66</th>
</tr>

<tr><th id="tile-virtex4-IO-OLOGIC1:TFF1_SRVAL">OLOGIC1:TFF1_SRVAL</th>
<th>0.F24.B51</th>
</tr>

<tr><th id="tile-virtex4-IO-OLOGIC1:TFF2_SRVAL">OLOGIC1:TFF2_SRVAL</th>
<th>0.F24.B52</th>
</tr>

<tr><th id="tile-virtex4-IO-OLOGIC1:TFF3_SRVAL">OLOGIC1:TFF3_SRVAL</th>
<th>0.F24.B54</th>
</tr>

</thead>

<tbody>
<tr><td>
inverted
</td>
<td>~[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex4-IO-ILOGIC0:INIT_BITSLIPCNT">ILOGIC0:INIT_BITSLIPCNT</th>
<th>0.F19.B24</th>
<th>0.F20.B24</th>
<th>0.F20.B18</th>
<th>0.F19.B6</th>
</tr>

<tr><th id="tile-virtex4-IO-OLOGIC0:INIT_LOADCNT">OLOGIC0:INIT_LOADCNT</th>
<th>0.F25.B1</th>
<th>0.F25.B5</th>
<th>0.F25.B10</th>
<th>0.F25.B24</th>
</tr>

<tr><th id="tile-virtex4-IO-OLOGIC0:OFF_INIT">OLOGIC0:OFF_INIT</th>
<th>0.F25.B26</th>
<th>0.F24.B9</th>
<th>0.F24.B3</th>
<th>0.F24.B1</th>
</tr>

<tr><th id="tile-virtex4-IO-OLOGIC1:INIT_LOADCNT">OLOGIC1:INIT_LOADCNT</th>
<th>0.F25.B78</th>
<th>0.F25.B74</th>
<th>0.F25.B69</th>
<th>0.F25.B55</th>
</tr>

<tr><th id="tile-virtex4-IO-OLOGIC1:OFF_INIT">OLOGIC1:OFF_INIT</th>
<th>0.F25.B53</th>
<th>0.F24.B78</th>
<th>0.F24.B76</th>
<th>0.F24.B70</th>
</tr>

</thead>

<tbody>
<tr><td>
inverted
</td>
<td>~[3]</td>
<td>~[2]</td>
<td>~[1]</td>
<td>~[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex4-IO-ILOGIC0:INIT_CE">ILOGIC0:INIT_CE</th>
<th>0.F20.B33</th>
<th>0.F20.B36</th>
</tr>

<tr><th id="tile-virtex4-IO-ILOGIC1:INIT_CE">ILOGIC1:INIT_CE</th>
<th>0.F20.B46</th>
<th>0.F20.B43</th>
</tr>

</thead>

<tbody>
<tr><td>
inverted
</td>
<td>~[1]</td>
<td>~[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex4-IO-ILOGIC0:INIT_RANK1_PARTIAL">ILOGIC0:INIT_RANK1_PARTIAL</th>
<th>0.F19.B33</th>
<th>0.F19.B27</th>
<th>0.F20.B37</th>
<th>0.F20.B29</th>
<th>0.F20.B30</th>
</tr>

<tr><th id="tile-virtex4-IO-ILOGIC1:INIT_RANK1_PARTIAL">ILOGIC1:INIT_RANK1_PARTIAL</th>
<th>0.F19.B46</th>
<th>0.F19.B52</th>
<th>0.F20.B42</th>
<th>0.F20.B50</th>
<th>0.F20.B49</th>
</tr>

<tr><th id="tile-virtex4-IO-OLOGIC0:TFF_INIT">OLOGIC0:TFF_INIT</th>
<th>0.F24.B26</th>
<th>0.F24.B15</th>
<th>0.F24.B7</th>
<th>0.F24.B2</th>
<th>0.F24.B0</th>
</tr>

<tr><th id="tile-virtex4-IO-OLOGIC1:TFF_INIT">OLOGIC1:TFF_INIT</th>
<th>0.F24.B79</th>
<th>0.F24.B77</th>
<th>0.F24.B72</th>
<th>0.F24.B64</th>
<th>0.F24.B53</th>
</tr>

</thead>

<tbody>
<tr><td>
inverted
</td>
<td>~[4]</td>
<td>~[3]</td>
<td>~[2]</td>
<td>~[1]</td>
<td>~[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex4-IO-ILOGIC0:INIT_RANK2">ILOGIC0:INIT_RANK2</th>
<th>0.F19.B8</th>
<th>0.F19.B9</th>
<th>0.F20.B10</th>
<th>0.F19.B12</th>
<th>0.F19.B10</th>
<th>0.F19.B11</th>
</tr>

<tr><th id="tile-virtex4-IO-ILOGIC0:INIT_RANK3">ILOGIC0:INIT_RANK3</th>
<th>0.F19.B19</th>
<th>0.F19.B20</th>
<th>0.F20.B21</th>
<th>0.F19.B23</th>
<th>0.F19.B22</th>
<th>0.F19.B21</th>
</tr>

<tr><th id="tile-virtex4-IO-ILOGIC0:IOBDELAY_VALUE_CUR">ILOGIC0:IOBDELAY_VALUE_CUR</th>
<th>0.F21.B4</th>
<th>0.F21.B8</th>
<th>0.F21.B12</th>
<th>0.F21.B18</th>
<th>0.F21.B23</th>
<th>0.F21.B27</th>
</tr>

<tr><th id="tile-virtex4-IO-ILOGIC1:INIT_RANK2">ILOGIC1:INIT_RANK2</th>
<th>0.F19.B71</th>
<th>0.F19.B70</th>
<th>0.F20.B69</th>
<th>0.F19.B67</th>
<th>0.F19.B69</th>
<th>0.F19.B68</th>
</tr>

<tr><th id="tile-virtex4-IO-ILOGIC1:INIT_RANK3">ILOGIC1:INIT_RANK3</th>
<th>0.F19.B60</th>
<th>0.F19.B59</th>
<th>0.F20.B58</th>
<th>0.F19.B56</th>
<th>0.F19.B57</th>
<th>0.F19.B58</th>
</tr>

<tr><th id="tile-virtex4-IO-ILOGIC1:IOBDELAY_VALUE_CUR">ILOGIC1:IOBDELAY_VALUE_CUR</th>
<th>0.F21.B75</th>
<th>0.F21.B71</th>
<th>0.F21.B67</th>
<th>0.F21.B61</th>
<th>0.F21.B56</th>
<th>0.F21.B52</th>
</tr>

</thead>

<tbody>
<tr><td>
inverted
</td>
<td>~[5]</td>
<td>~[4]</td>
<td>~[3]</td>
<td>~[2]</td>
<td>~[1]</td>
<td>~[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex4-IO-ILOGIC0:INTERFACE_TYPE">ILOGIC0:INTERFACE_TYPE</th>
<th>0.F19.B32</th>
</tr>

<tr><th id="tile-virtex4-IO-ILOGIC1:INTERFACE_TYPE">ILOGIC1:INTERFACE_TYPE</th>
<th>0.F19.B47</th>
</tr>

</thead>

<tbody>
<tr><td>MEMORY</td>
<td>0</td>
</tr>

<tr><td>NETWORKING</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex4-IO-ILOGIC0:INV.CLK">ILOGIC0:INV.CLK</th>
<th>0.F20.B31</th>
<th>0.F20.B25</th>
<th>0.F19.B26</th>
</tr>

<tr><th id="tile-virtex4-IO-ILOGIC1:INV.CLK">ILOGIC1:INV.CLK</th>
<th>0.F20.B54</th>
<th>0.F20.B48</th>
<th>0.F19.B53</th>
</tr>

<tr><th id="tile-virtex4-IO-OLOGIC0:OFF_INIT_SERDES">OLOGIC0:OFF_INIT_SERDES</th>
<th>0.F24.B37</th>
<th>0.F24.B36</th>
<th>0.F24.B32</th>
</tr>

<tr><th id="tile-virtex4-IO-OLOGIC0:OFF_SRVAL">OLOGIC0:OFF_SRVAL</th>
<th>0.F25.B34</th>
<th>0.F25.B33</th>
<th>0.F25.B25</th>
</tr>

<tr><th id="tile-virtex4-IO-OLOGIC1:OFF_INIT_SERDES">OLOGIC1:OFF_INIT_SERDES</th>
<th>0.F24.B47</th>
<th>0.F24.B43</th>
<th>0.F24.B42</th>
</tr>

<tr><th id="tile-virtex4-IO-OLOGIC1:OFF_SRVAL">OLOGIC1:OFF_SRVAL</th>
<th>0.F25.B54</th>
<th>0.F25.B46</th>
<th>0.F25.B45</th>
</tr>

</thead>

<tbody>
<tr><td>
inverted
</td>
<td>~[2]</td>
<td>~[1]</td>
<td>~[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex4-IO-ILOGIC0:IOBDELAY_TYPE">ILOGIC0:IOBDELAY_TYPE</th>
<th>0.F21.B28</th>
<th>0.F21.B22</th>
</tr>

<tr><th id="tile-virtex4-IO-ILOGIC1:IOBDELAY_TYPE">ILOGIC1:IOBDELAY_TYPE</th>
<th>0.F21.B51</th>
<th>0.F21.B57</th>
</tr>

</thead>

<tbody>
<tr><td>DEFAULT</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>FIXED</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>VARIABLE</td>
<td>1</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex4-IO-ILOGIC0:IOBDELAY_VALUE_INIT">ILOGIC0:IOBDELAY_VALUE_INIT</th>
<th>0.F21.B1</th>
<th>0.F21.B5</th>
<th>0.F21.B10</th>
<th>0.F21.B15</th>
<th>0.F21.B20</th>
<th>0.F21.B24</th>
</tr>

<tr><th id="tile-virtex4-IO-ILOGIC1:IOBDELAY_VALUE_INIT">ILOGIC1:IOBDELAY_VALUE_INIT</th>
<th>0.F21.B78</th>
<th>0.F21.B74</th>
<th>0.F21.B69</th>
<th>0.F21.B64</th>
<th>0.F21.B59</th>
<th>0.F21.B55</th>
</tr>

</thead>

<tbody>
<tr><td>
non-inverted
</td>
<td>[5]</td>
<td>[4]</td>
<td>[3]</td>
<td>[2]</td>
<td>[1]</td>
<td>[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex4-IO-ILOGIC0:MUX.CLK">ILOGIC0:MUX.CLK</th>
<th>0.F22.B35</th>
<th>0.F23.B35</th>
<th>0.F23.B34</th>
<th>0.F23.B33</th>
<th>0.F22.B30</th>
<th>0.F22.B31</th>
<th>0.F23.B31</th>
<th>0.F23.B30</th>
<th>0.F23.B32</th>
</tr>

<tr><th id="tile-virtex4-IO-ILOGIC1:MUX.CLK">ILOGIC1:MUX.CLK</th>
<th>0.F22.B44</th>
<th>0.F23.B44</th>
<th>0.F23.B45</th>
<th>0.F23.B46</th>
<th>0.F22.B49</th>
<th>0.F22.B48</th>
<th>0.F23.B48</th>
<th>0.F23.B49</th>
<th>0.F23.B47</th>
</tr>

<tr><th id="tile-virtex4-IO-OLOGIC0:MUX.CLK">OLOGIC0:MUX.CLK</th>
<th>0.F22.B29</th>
<th>0.F22.B34</th>
<th>0.F22.B33</th>
<th>0.F22.B32</th>
<th>0.F22.B37</th>
<th>0.F22.B36</th>
<th>0.F23.B38</th>
<th>0.F23.B37</th>
<th>0.F23.B36</th>
</tr>

<tr><th id="tile-virtex4-IO-OLOGIC1:MUX.CLK">OLOGIC1:MUX.CLK</th>
<th>0.F22.B50</th>
<th>0.F22.B45</th>
<th>0.F22.B46</th>
<th>0.F22.B47</th>
<th>0.F22.B42</th>
<th>0.F22.B43</th>
<th>0.F23.B41</th>
<th>0.F23.B42</th>
<th>0.F23.B43</th>
</tr>

</thead>

<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>CKINT</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>HCLK0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>HCLK4</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>RCLK0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>IOCLK_S0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>HCLK1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>HCLK5</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>RCLK1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>IOCLK_S1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>HCLK2</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>HCLK6</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>IOCLK0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>IOCLK_N0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>HCLK3</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>HCLK7</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>IOCLK1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>IOCLK_N1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex4-IO-ILOGIC0:NUM_CE">ILOGIC0:NUM_CE</th>
<th>0.F19.B35</th>
</tr>

<tr><th id="tile-virtex4-IO-ILOGIC1:NUM_CE">ILOGIC1:NUM_CE</th>
<th>0.F19.B44</th>
</tr>

</thead>

<tbody>
<tr><td>1</td>
<td>0</td>
</tr>

<tr><td>2</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex4-IO-ILOGIC0:SERDES_MODE">ILOGIC0:SERDES_MODE</th>
<th>0.F20.B32</th>
</tr>

<tr><th id="tile-virtex4-IO-ILOGIC1:SERDES_MODE">ILOGIC1:SERDES_MODE</th>
<th>0.F20.B47</th>
</tr>

<tr><th id="tile-virtex4-IO-OLOGIC0:SERDES_MODE">OLOGIC0:SERDES_MODE</th>
<th>0.F24.B39</th>
</tr>

<tr><th id="tile-virtex4-IO-OLOGIC1:SERDES_MODE">OLOGIC1:SERDES_MODE</th>
<th>0.F24.B40</th>
</tr>

</thead>

<tbody>
<tr><td>MASTER</td>
<td>0</td>
</tr>

<tr><td>SLAVE</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex4-IO-ILOGIC0:TSBYPASS_MUX">ILOGIC0:TSBYPASS_MUX</th>
<th>0.F21.B37</th>
</tr>

<tr><th id="tile-virtex4-IO-ILOGIC1:TSBYPASS_MUX">ILOGIC1:TSBYPASS_MUX</th>
<th>0.F21.B42</th>
</tr>

</thead>

<tbody>
<tr><td>T</td>
<td>0</td>
</tr>

<tr><td>GND</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex4-IO-ILOGIC1:INIT_BITSLIPCNT">ILOGIC1:INIT_BITSLIPCNT</th>
<th>0.F19.B55</th>
<th>0.F20.B55</th>
<th>0.F20.B61</th>
<th>0.F19.B73</th>
</tr>

<tr><th id="tile-virtex4-IO-IOB0:LVDS">IOB0:LVDS</th>
<th>0.F25.B22</th>
<th>0.F26.B20</th>
<th>0.F26.B22</th>
<th>0.F26.B9</th>
</tr>

<tr><th id="tile-virtex4-IO-IOB0:PSLEW">IOB0:PSLEW</th>
<th>0.F26.B18</th>
<th>0.F26.B12</th>
<th>0.F26.B6</th>
<th>0.F26.B0</th>
</tr>

<tr><th id="tile-virtex4-IO-IOB1:LVDS">IOB1:LVDS</th>
<th>0.F25.B57</th>
<th>0.F26.B59</th>
<th>0.F26.B57</th>
<th>0.F26.B70</th>
</tr>

<tr><th id="tile-virtex4-IO-IOB1:PSLEW">IOB1:PSLEW</th>
<th>0.F26.B61</th>
<th>0.F26.B67</th>
<th>0.F26.B73</th>
<th>0.F26.B79</th>
</tr>

<tr><th id="tile-virtex4-IO-OLOGIC0:OFF_SERDES">OLOGIC0:OFF_SERDES</th>
<th>0.F25.B14</th>
<th>0.F25.B8</th>
<th>0.F25.B4</th>
<th>0.F25.B0</th>
</tr>

<tr><th id="tile-virtex4-IO-OLOGIC0:OFF_SR_SYNC">OLOGIC0:OFF_SR_SYNC</th>
<th>0.F25.B38</th>
<th>0.F25.B18</th>
<th>0.F24.B35</th>
<th>0.F24.B12</th>
</tr>

<tr><th id="tile-virtex4-IO-OLOGIC1:OFF_SERDES">OLOGIC1:OFF_SERDES</th>
<th>0.F25.B79</th>
<th>0.F25.B75</th>
<th>0.F25.B71</th>
<th>0.F25.B65</th>
</tr>

<tr><th id="tile-virtex4-IO-OLOGIC1:OFF_SR_SYNC">OLOGIC1:OFF_SR_SYNC</th>
<th>0.F25.B61</th>
<th>0.F25.B41</th>
<th>0.F24.B67</th>
<th>0.F24.B44</th>
</tr>

</thead>

<tbody>
<tr><td>
non-inverted
</td>
<td>[3]</td>
<td>[2]</td>
<td>[1]</td>
<td>[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex4-IO-IOB0:DCI_MISC">IOB0:DCI_MISC</th>
<th>0.F26.B34</th>
<th>0.F26.B23</th>
</tr>

<tr><th id="tile-virtex4-IO-IOB0:OUTPUT_ENABLE">IOB0:OUTPUT_ENABLE</th>
<th>0.F26.B17</th>
<th>0.F25.B21</th>
</tr>

<tr><th id="tile-virtex4-IO-IOB0:OUTPUT_MISC">IOB0:OUTPUT_MISC</th>
<th>0.F25.B20</th>
<th>0.F26.B19</th>
</tr>

<tr><th id="tile-virtex4-IO-IOB1:DCI_MISC">IOB1:DCI_MISC</th>
<th>0.F26.B45</th>
<th>0.F26.B56</th>
</tr>

<tr><th id="tile-virtex4-IO-IOB1:OUTPUT_ENABLE">IOB1:OUTPUT_ENABLE</th>
<th>0.F26.B62</th>
<th>0.F25.B58</th>
</tr>

<tr><th id="tile-virtex4-IO-IOB1:OUTPUT_MISC">IOB1:OUTPUT_MISC</th>
<th>0.F25.B59</th>
<th>0.F26.B60</th>
</tr>

<tr><th id="tile-virtex4-IO-OLOGIC0:TFF_SR_SYNC">OLOGIC0:TFF_SR_SYNC</th>
<th>0.F24.B33</th>
<th>0.F24.B5</th>
</tr>

<tr><th id="tile-virtex4-IO-OLOGIC1:TFF_SR_SYNC">OLOGIC1:TFF_SR_SYNC</th>
<th>0.F24.B74</th>
<th>0.F24.B46</th>
</tr>

</thead>

<tbody>
<tr><td>
non-inverted
</td>
<td>[1]</td>
<td>[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex4-IO-IOB0:DCI_MODE">IOB0:DCI_MODE</th>
<th>0.F26.B37</th>
<th>0.F26.B36</th>
<th>0.F26.B35</th>
</tr>

<tr><th id="tile-virtex4-IO-IOB1:DCI_MODE">IOB1:DCI_MODE</th>
<th>0.F26.B42</th>
<th>0.F26.B43</th>
<th>0.F26.B44</th>
</tr>

</thead>

<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>OUTPUT</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>OUTPUT_HALF</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>TERM_VCC</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>TERM_SPLIT</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex4-IO-IOB0:IBUF_MODE">IOB0:IBUF_MODE</th>
<th>0.F26.B2</th>
<th>0.F26.B3</th>
<th>0.F26.B4</th>
</tr>

<tr><th id="tile-virtex4-IO-IOB1:IBUF_MODE">IOB1:IBUF_MODE</th>
<th>0.F26.B77</th>
<th>0.F26.B76</th>
<th>0.F26.B75</th>
</tr>

</thead>

<tbody>
<tr><td>OFF</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>VREF</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>DIFF</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>CMOS</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex4-IO-IOB0:NDRIVE">IOB0:NDRIVE</th>
<th>0.F26.B32</th>
<th>0.F26.B30</th>
<th>0.F26.B28</th>
<th>0.F26.B26</th>
<th>0.F26.B24</th>
</tr>

<tr><th id="tile-virtex4-IO-IOB1:NDRIVE">IOB1:NDRIVE</th>
<th>0.F26.B47</th>
<th>0.F26.B49</th>
<th>0.F26.B51</th>
<th>0.F26.B53</th>
<th>0.F26.B55</th>
</tr>

</thead>

<tbody>
<tr><td>
mixed inversion
</td>
<td>[4]</td>
<td>[3]</td>
<td>~[2]</td>
<td>~[1]</td>
<td>[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex4-IO-IOB0:NSLEW">IOB0:NSLEW</th>
<th>0.F25.B19</th>
<th>0.F26.B13</th>
<th>0.F26.B7</th>
<th>0.F26.B1</th>
</tr>

<tr><th id="tile-virtex4-IO-IOB1:NSLEW">IOB1:NSLEW</th>
<th>0.F25.B60</th>
<th>0.F26.B66</th>
<th>0.F26.B72</th>
<th>0.F26.B78</th>
</tr>

</thead>

<tbody>
<tr><td>
mixed inversion
</td>
<td>[3]</td>
<td>[2]</td>
<td>~[1]</td>
<td>[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex4-IO-IOB0:PDRIVE">IOB0:PDRIVE</th>
<th>0.F26.B33</th>
<th>0.F26.B31</th>
<th>0.F26.B29</th>
<th>0.F26.B27</th>
<th>0.F26.B25</th>
</tr>

<tr><th id="tile-virtex4-IO-IOB1:PDRIVE">IOB1:PDRIVE</th>
<th>0.F26.B46</th>
<th>0.F26.B48</th>
<th>0.F26.B50</th>
<th>0.F26.B52</th>
<th>0.F26.B54</th>
</tr>

</thead>

<tbody>
<tr><td>
mixed inversion
</td>
<td>[4]</td>
<td>~[3]</td>
<td>[2]</td>
<td>~[1]</td>
<td>[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex4-IO-IOB0:PULL">IOB0:PULL</th>
<th>0.F26.B16</th>
<th>0.F26.B15</th>
<th>0.F26.B21</th>
</tr>

<tr><th id="tile-virtex4-IO-IOB1:PULL">IOB1:PULL</th>
<th>0.F26.B63</th>
<th>0.F26.B64</th>
<th>0.F26.B58</th>
</tr>

</thead>

<tbody>
<tr><td>PULLDOWN</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>PULLUP</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>KEEPER</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex4-IO-OLOGIC0:DATA_WIDTH">OLOGIC0:DATA_WIDTH</th>
<th>0.F25.B6</th>
<th>0.F25.B17</th>
<th>0.F25.B12</th>
<th>0.F25.B13</th>
<th>0.F25.B15</th>
<th>0.F25.B9</th>
<th>0.F25.B11</th>
<th>0.F25.B2</th>
</tr>

<tr><th id="tile-virtex4-IO-OLOGIC1:DATA_WIDTH">OLOGIC1:DATA_WIDTH</th>
<th>0.F25.B73</th>
<th>0.F25.B62</th>
<th>0.F25.B67</th>
<th>0.F25.B66</th>
<th>0.F25.B64</th>
<th>0.F25.B70</th>
<th>0.F25.B68</th>
<th>0.F25.B77</th>
</tr>

</thead>

<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>2</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>3</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>4</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>5</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>6</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>7</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>8</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>10</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex4-IO-OLOGIC0:OMUX">OLOGIC0:OMUX</th>
<th>0.F25.B28</th>
<th>0.F25.B27</th>
<th>0.F25.B31</th>
</tr>

<tr><th id="tile-virtex4-IO-OLOGIC1:OMUX">OLOGIC1:OMUX</th>
<th>0.F25.B51</th>
<th>0.F25.B52</th>
<th>0.F25.B48</th>
</tr>

</thead>

<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>D1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>OFF1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>OFFDDR</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex4-IO-OLOGIC0:TMUX">OLOGIC0:TMUX</th>
<th>0.F24.B11</th>
<th>0.F24.B10</th>
<th>0.F24.B24</th>
</tr>

<tr><th id="tile-virtex4-IO-OLOGIC1:TMUX">OLOGIC1:TMUX</th>
<th>0.F24.B68</th>
<th>0.F24.B69</th>
<th>0.F24.B55</th>
</tr>

</thead>

<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>T1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>TFF1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>TFFDDR</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex4-IO-OLOGIC0:TRISTATE_WIDTH">OLOGIC0:TRISTATE_WIDTH</th>
<th>0.F24.B29</th>
<th>0.F24.B30</th>
</tr>

<tr><th id="tile-virtex4-IO-OLOGIC1:TRISTATE_WIDTH">OLOGIC1:TRISTATE_WIDTH</th>
<th>0.F24.B50</th>
<th>0.F24.B49</th>
</tr>

</thead>

<tbody>
<tr><td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>2</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>4</td>
<td>1</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<h2 id="tables"><a class="header" href="#tables">Tables</a></h2>
<div class="table-wrapper">
<table>
<thead>
<tr><th rowspan="2">Name</th>
<th colspan="5">IOSTD:PDRIVE</th>
<th colspan="5">IOSTD:NDRIVE</th>
</tr>

<tr>
<th>[4]</th>
<th>[3]</th>
<th>[2]</th>
<th>[1]</th>
<th>[0]</th>
<th>[4]</th>
<th>[3]</th>
<th>[2]</th>
<th>[1]</th>
<th>[0]</th>
</tr>

</thead>

<tbody>
<tr><td>BLVDS_25</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>GTL</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>GTLP</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>GTLP_DCI</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>GTL_DCI</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>HSTL_I</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>HSTL_II</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>HSTL_III</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>HSTL_III_18</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>HSTL_III_DCI</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>HSTL_III_DCI_18</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>HSTL_II_18</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>HSTL_II_DCI</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>HSTL_II_DCI_18</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>HSTL_II_T_DCI</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>HSTL_II_T_DCI_18</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>HSTL_IV</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>HSTL_IV_18</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>HSTL_IV_DCI</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>HSTL_IV_DCI_18</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>HSTL_I_12</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>HSTL_I_18</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>HSTL_I_DCI</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>HSTL_I_DCI_18</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>LVCMOS15.12</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>LVCMOS15.16</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>LVCMOS15.2</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>LVCMOS15.4</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>LVCMOS15.6</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>LVCMOS15.8</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>LVCMOS18.12</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>LVCMOS18.16</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>LVCMOS18.2</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>LVCMOS18.4</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>LVCMOS18.6</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>LVCMOS18.8</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>LVCMOS25.12</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>LVCMOS25.16</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>LVCMOS25.2</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>LVCMOS25.24</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>LVCMOS25.4</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>LVCMOS25.6</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>LVCMOS25.8</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>LVCMOS33.12</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>LVCMOS33.16</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>LVCMOS33.2</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>LVCMOS33.24</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>LVCMOS33.4</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>LVCMOS33.6</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>LVCMOS33.8</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>LVPECL_25</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>LVTTL.12</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>LVTTL.16</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>LVTTL.2</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>LVTTL.24</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>LVTTL.4</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>LVTTL.6</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>LVTTL.8</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>OFF</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>PCI33_3</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>PCI66_3</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>PCIX</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>SSTL18_I</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>SSTL18_II</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>SSTL18_II_DCI</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>SSTL18_II_T_DCI</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>SSTL18_I_DCI</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>SSTL2_I</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>SSTL2_II</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>SSTL2_II_DCI</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>SSTL2_II_T_DCI</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>SSTL2_I_DCI</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>VR</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>VREF</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th rowspan="2">Name</th>
<th colspan="4">IOSTD:PSLEW</th>
<th colspan="4">IOSTD:NSLEW</th>
</tr>

<tr>
<th>[3]</th>
<th>[2]</th>
<th>[1]</th>
<th>[0]</th>
<th>[3]</th>
<th>[2]</th>
<th>[1]</th>
<th>[0]</th>
</tr>

</thead>

<tbody>
<tr><td>BLVDS_25</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>GTL</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>GTLP</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>GTLP_DCI</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>GTL_DCI</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>HSLVDCI_15</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>HSLVDCI_18</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>HSLVDCI_25</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>HSLVDCI_33</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>HSTL_I</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>HSTL_II</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>HSTL_III</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>HSTL_III_18</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>HSTL_III_DCI</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>HSTL_III_DCI_18</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>HSTL_II_18</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>HSTL_II_DCI</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>HSTL_II_DCI_18</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>HSTL_II_T_DCI</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>HSTL_II_T_DCI_18</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>HSTL_IV</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>HSTL_IV_18</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>HSTL_IV_DCI</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>HSTL_IV_DCI_18</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>HSTL_I_12</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>HSTL_I_18</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>HSTL_I_DCI</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>HSTL_I_DCI_18</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>LVCMOS15.12.FAST</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>LVCMOS15.12.SLOW</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>LVCMOS15.16.FAST</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>LVCMOS15.16.SLOW</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>LVCMOS15.2.FAST</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>LVCMOS15.2.SLOW</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>LVCMOS15.4.FAST</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>LVCMOS15.4.SLOW</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>LVCMOS15.6.FAST</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>LVCMOS15.6.SLOW</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>LVCMOS15.8.FAST</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>LVCMOS15.8.SLOW</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>LVCMOS18.12.FAST</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>LVCMOS18.12.SLOW</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>LVCMOS18.16.FAST</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>LVCMOS18.16.SLOW</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>LVCMOS18.2.FAST</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>LVCMOS18.2.SLOW</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>LVCMOS18.4.FAST</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>LVCMOS18.4.SLOW</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>LVCMOS18.6.FAST</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>LVCMOS18.6.SLOW</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>LVCMOS18.8.FAST</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>LVCMOS18.8.SLOW</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>LVCMOS25.12.FAST</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>LVCMOS25.12.SLOW</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>LVCMOS25.16.FAST</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>LVCMOS25.16.SLOW</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>LVCMOS25.2.FAST</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>LVCMOS25.2.SLOW</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>LVCMOS25.24.FAST</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>LVCMOS25.24.SLOW</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>LVCMOS25.4.FAST</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>LVCMOS25.4.SLOW</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>LVCMOS25.6.FAST</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>LVCMOS25.6.SLOW</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>LVCMOS25.8.FAST</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>LVCMOS25.8.SLOW</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>LVCMOS33.12.FAST</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>LVCMOS33.12.SLOW</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>LVCMOS33.16.FAST</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>LVCMOS33.16.SLOW</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>LVCMOS33.2.FAST</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>LVCMOS33.2.SLOW</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>LVCMOS33.24.FAST</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>LVCMOS33.24.SLOW</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>LVCMOS33.4.FAST</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>LVCMOS33.4.SLOW</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>LVCMOS33.6.FAST</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>LVCMOS33.6.SLOW</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>LVCMOS33.8.FAST</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>LVCMOS33.8.SLOW</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>LVDCI_15</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>LVDCI_18</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>LVDCI_25</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>LVDCI_33</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>LVDCI_DV2_15</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>LVDCI_DV2_18</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>LVDCI_DV2_25</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>LVPECL_25</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>LVTTL.12.FAST</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>LVTTL.12.SLOW</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>LVTTL.16.FAST</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>LVTTL.16.SLOW</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>LVTTL.2.FAST</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>LVTTL.2.SLOW</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>LVTTL.24.FAST</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>LVTTL.24.SLOW</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>LVTTL.4.FAST</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>LVTTL.4.SLOW</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>LVTTL.6.FAST</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>LVTTL.6.SLOW</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>LVTTL.8.FAST</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>LVTTL.8.SLOW</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>OFF</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>PCI33_3</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>PCI66_3</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>PCIX</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>SSTL18_I</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>SSTL18_II</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>SSTL18_II_DCI</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>SSTL18_II_T_DCI</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>SSTL18_I_DCI</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>SSTL2_I</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>SSTL2_II</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>SSTL2_II_DCI</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>SSTL2_II_T_DCI</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>SSTL2_I_DCI</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>VR</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>VREF</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th rowspan="2">Name</th>
<th colspan="2">IOSTD:OUTPUT_MISC</th>
</tr>

<tr>
<th>[1]</th>
<th>[0]</th>
</tr>

</thead>

<tbody>
<tr><td>BLVDS_25</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>GTL</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>GTLP</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>GTLP_DCI</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>GTL_DCI</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>HSLVDCI_15</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>HSLVDCI_18</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>HSLVDCI_25</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>HSLVDCI_33</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>HSTL_I</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>HSTL_II</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>HSTL_III</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>HSTL_III_18</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>HSTL_III_DCI</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>HSTL_III_DCI_18</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>HSTL_II_18</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>HSTL_II_DCI</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>HSTL_II_DCI_18</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>HSTL_II_T_DCI</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>HSTL_II_T_DCI_18</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>HSTL_IV</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>HSTL_IV_18</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>HSTL_IV_DCI</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>HSTL_IV_DCI_18</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>HSTL_I_12</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>HSTL_I_18</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>HSTL_I_DCI</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>HSTL_I_DCI_18</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>LVCMOS15</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>LVCMOS18</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>LVCMOS25</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>LVCMOS33</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>LVDCI_15</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>LVDCI_18</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>LVDCI_25</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>LVDCI_33</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>LVDCI_DV2_15</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>LVDCI_DV2_18</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>LVDCI_DV2_25</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>LVPECL_25</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>LVTTL</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>OFF</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>PCI33_3</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>PCI66_3</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>PCIX</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>SSTL18_I</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>SSTL18_II</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>SSTL18_II_DCI</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>SSTL18_II_T_DCI</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>SSTL18_I_DCI</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>SSTL2_I</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>SSTL2_II</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>SSTL2_II_DCI</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>SSTL2_II_T_DCI</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>SSTL2_I_DCI</td>
<td>0</td>
<td>0</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th rowspan="2">Name</th>
<th colspan="4">IOSTD:LVDS_T</th>
<th colspan="4">IOSTD:LVDS_C</th>
</tr>

<tr>
<th>[3]</th>
<th>[2]</th>
<th>[1]</th>
<th>[0]</th>
<th>[3]</th>
<th>[2]</th>
<th>[1]</th>
<th>[0]</th>
</tr>

</thead>

<tbody>
<tr><td>OFF</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>OUTPUT_LDT_25</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>OUTPUT_LVDSEXT_25</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>OUTPUT_LVDSEXT_25_DCI</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>OUTPUT_LVDS_25</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>OUTPUT_LVDS_25_DCI</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>OUTPUT_RSDS_25</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>OUTPUT_ULVDS_25</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>TERM_LDT_25</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>TERM_LVDSEXT_25</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>TERM_LVDS_25</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>TERM_RSDS_25</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>TERM_ULVDS_25</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th rowspan="2">Name</th>
<th colspan="10">IOSTD:LVDSBIAS</th>
</tr>

<tr>
<th>[9]</th>
<th>[8]</th>
<th>[7]</th>
<th>[6]</th>
<th>[5]</th>
<th>[4]</th>
<th>[3]</th>
<th>[2]</th>
<th>[1]</th>
<th>[0]</th>
</tr>

</thead>

<tbody>
<tr><td>LDT_25</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>LVDSEXT_25</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>LVDSEXT_25_DCI</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>LVDS_25</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>LVDS_25_DCI</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>OFF</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>RSDS_25</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>ULVDS_25</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th rowspan="2">Name</th>
<th colspan="2">IOSTD:DCI:LVDIV2</th>
</tr>

<tr>
<th>[1]</th>
<th>[0]</th>
</tr>

</thead>

<tbody>
<tr><td>LVDCI_DV2_15</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>LVDCI_DV2_18</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>LVDCI_DV2_25</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>OFF</td>
<td>0</td>
<td>0</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th rowspan="2">Name</th>
<th colspan="5">IOSTD:DCI:PMASK_TERM_VCC</th>
</tr>

<tr>
<th>[4]</th>
<th>[3]</th>
<th>[2]</th>
<th>[1]</th>
<th>[0]</th>
</tr>

</thead>

<tbody>
<tr><td>GTLP_DCI</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>GTL_DCI</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>HSTL_III_DCI</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>HSTL_III_DCI_18</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>HSTL_IV_DCI</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>HSTL_IV_DCI_18</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>OFF</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th rowspan="2">Name</th>
<th colspan="5">IOSTD:DCI:PMASK_TERM_SPLIT</th>
<th colspan="5">IOSTD:DCI:NMASK_TERM_SPLIT</th>
</tr>

<tr>
<th>[4]</th>
<th>[3]</th>
<th>[2]</th>
<th>[1]</th>
<th>[0]</th>
<th>[4]</th>
<th>[3]</th>
<th>[2]</th>
<th>[1]</th>
<th>[0]</th>
</tr>

</thead>

<tbody>
<tr><td>HSTL_II_DCI</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>HSTL_II_DCI_18</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>HSTL_II_T_DCI</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>HSTL_II_T_DCI_18</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>HSTL_I_DCI</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>HSTL_I_DCI_18</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>LVDSEXT_25_DCI</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>LVDS_25_DCI</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>OFF</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>SSTL18_II_DCI</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>SSTL18_II_T_DCI</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>SSTL18_I_DCI</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>SSTL2_II_DCI</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>SSTL2_II_T_DCI</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>SSTL2_I_DCI</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

</tbody>

</table>
</div>


                    </main>

                    <nav class="nav-wrapper" aria-label="Page navigation">
                        <!-- Mobile navigation buttons -->
                            <a rel="prev" href="../virtex4/clock/spine.html" class="mobile-nav-chapters previous" title="Previous chapter" aria-label="Previous chapter" aria-keyshortcuts="Left">
                                <span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 320 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M41.4 233.4c-12.5 12.5-12.5 32.8 0 45.3l160 160c12.5 12.5 32.8 12.5 45.3 0s12.5-32.8 0-45.3L109.3 256 246.6 118.6c12.5-12.5 12.5-32.8 0-45.3s-32.8-12.5-45.3 0l-160 160z"/></svg></span>
                            </a>

                            <a rel="next prefetch" href="../virtex4/center.html" class="mobile-nav-chapters next" title="Next chapter" aria-label="Next chapter" aria-keyshortcuts="Right">
                                <span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 320 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M278.6 233.4c12.5 12.5 12.5 32.8 0 45.3l-160 160c-12.5 12.5-32.8 12.5-45.3 0s-12.5-32.8 0-45.3L210.7 256 73.4 118.6c-12.5-12.5-12.5-32.8 0-45.3s32.8-12.5 45.3 0l160 160z"/></svg></span>
                            </a>

                        <div style="clear: both"></div>
                    </nav>
                </div>
            </div>

            <nav class="nav-wide-wrapper" aria-label="Page navigation">
                    <a rel="prev" href="../virtex4/clock/spine.html" class="nav-chapters previous" title="Previous chapter" aria-label="Previous chapter" aria-keyshortcuts="Left">
                        <span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 320 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M41.4 233.4c-12.5 12.5-12.5 32.8 0 45.3l160 160c12.5 12.5 32.8 12.5 45.3 0s12.5-32.8 0-45.3L109.3 256 246.6 118.6c12.5-12.5 12.5-32.8 0-45.3s-32.8-12.5-45.3 0l-160 160z"/></svg></span>
                    </a>

                    <a rel="next prefetch" href="../virtex4/center.html" class="nav-chapters next" title="Next chapter" aria-label="Next chapter" aria-keyshortcuts="Right">
                        <span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 320 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M278.6 233.4c12.5 12.5 12.5 32.8 0 45.3l-160 160c-12.5 12.5-32.8 12.5-45.3 0s-12.5-32.8 0-45.3L210.7 256 73.4 118.6c-12.5-12.5-12.5-32.8 0-45.3s32.8-12.5 45.3 0l160 160z"/></svg></span>
                    </a>
            </nav>

        </div>

        <template id=fa-eye><span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 576 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M288 32c-80.8 0-145.5 36.8-192.6 80.6C48.6 156 17.3 208 2.5 243.7c-3.3 7.9-3.3 16.7 0 24.6C17.3 304 48.6 356 95.4 399.4C142.5 443.2 207.2 480 288 480s145.5-36.8 192.6-80.6c46.8-43.5 78.1-95.4 93-131.1c3.3-7.9 3.3-16.7 0-24.6c-14.9-35.7-46.2-87.7-93-131.1C433.5 68.8 368.8 32 288 32zM432 256c0 79.5-64.5 144-144 144s-144-64.5-144-144s64.5-144 144-144s144 64.5 144 144zM288 192c0 35.3-28.7 64-64 64c-11.5 0-22.3-3-31.6-8.4c-.2 2.8-.4 5.5-.4 8.4c0 53 43 96 96 96s96-43 96-96s-43-96-96-96c-2.8 0-5.6 .1-8.4 .4c5.3 9.3 8.4 20.1 8.4 31.6z"/></svg></span></template>
        <template id=fa-eye-slash><span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 640 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M38.8 5.1C28.4-3.1 13.3-1.2 5.1 9.2S-1.2 34.7 9.2 42.9l592 464c10.4 8.2 25.5 6.3 33.7-4.1s6.3-25.5-4.1-33.7L525.6 386.7c39.6-40.6 66.4-86.1 79.9-118.4c3.3-7.9 3.3-16.7 0-24.6c-14.9-35.7-46.2-87.7-93-131.1C465.5 68.8 400.8 32 320 32c-68.2 0-125 26.3-169.3 60.8L38.8 5.1zM223.1 149.5C248.6 126.2 282.7 112 320 112c79.5 0 144 64.5 144 144c0 24.9-6.3 48.3-17.4 68.7L408 294.5c5.2-11.8 8-24.8 8-38.5c0-53-43-96-96-96c-2.8 0-5.6 .1-8.4 .4c5.3 9.3 8.4 20.1 8.4 31.6c0 10.2-2.4 19.8-6.6 28.3l-90.3-70.8zm223.1 298L373 389.9c-16.4 6.5-34.3 10.1-53 10.1c-79.5 0-144-64.5-144-144c0-6.9 .5-13.6 1.4-20.2L83.1 161.5C60.3 191.2 44 220.8 34.5 243.7c-3.3 7.9-3.3 16.7 0 24.6c14.9 35.7 46.2 87.7 93 131.1C174.5 443.2 239.2 480 320 480c47.8 0 89.9-12.9 126.2-32.5z"/></svg></span></template>
        <template id=fa-copy><span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 512 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M502.6 70.63l-61.25-61.25C435.4 3.371 427.2 0 418.7 0H255.1c-35.35 0-64 28.66-64 64l.0195 256C192 355.4 220.7 384 256 384h192c35.2 0 64-28.8 64-64V93.25C512 84.77 508.6 76.63 502.6 70.63zM464 320c0 8.836-7.164 16-16 16H255.1c-8.838 0-16-7.164-16-16L239.1 64.13c0-8.836 7.164-16 16-16h128L384 96c0 17.67 14.33 32 32 32h47.1V320zM272 448c0 8.836-7.164 16-16 16H63.1c-8.838 0-16-7.164-16-16L47.98 192.1c0-8.836 7.164-16 16-16H160V128H63.99c-35.35 0-64 28.65-64 64l.0098 256C.002 483.3 28.66 512 64 512h192c35.2 0 64-28.8 64-64v-32h-47.1L272 448z"/></svg></span></template>
        <template id=fa-play><span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 384 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M73 39c-14.8-9.1-33.4-9.4-48.5-.9S0 62.6 0 80V432c0 17.4 9.4 33.4 24.5 41.9s33.7 8.1 48.5-.9L361 297c14.3-8.7 23-24.2 23-41s-8.7-32.2-23-41L73 39z"/></svg></span></template>
        <template id=fa-clock-rotate-left><span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 512 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M75 75L41 41C25.9 25.9 0 36.6 0 57.9V168c0 13.3 10.7 24 24 24H134.1c21.4 0 32.1-25.9 17-41l-30.8-30.8C155 85.5 203 64 256 64c106 0 192 86 192 192s-86 192-192 192c-40.8 0-78.6-12.7-109.7-34.4c-14.5-10.1-34.4-6.6-44.6 7.9s-6.6 34.4 7.9 44.6C151.2 495 201.7 512 256 512c141.4 0 256-114.6 256-256S397.4 0 256 0C185.3 0 121.3 28.7 75 75zm181 53c-13.3 0-24 10.7-24 24V256c0 6.4 2.5 12.5 7 17l72 72c9.4 9.4 24.6 9.4 33.9 0s9.4-24.6 0-33.9l-65-65V152c0-13.3-10.7-24-24-24z"/></svg></span></template>



        <script>
            window.playground_copyable = true;
        </script>



        <script src="../clipboard-1626706a.min.js"></script>
        <script src="../highlight-abc7f01d.js"></script>
        <script src="../book-a0b12cfe.js"></script>

        <!-- Custom JS scripts -->



    </div>
    </body>
</html>
