
Bootloader_F401RE_APP.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08008000  08008000  00008000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001fe4  08008194  08008194  00008194  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000018  0800a178  0800a178  0000a178  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a190  0800a190  0001001c  2**0
                  CONTENTS
  4 .ARM          00000008  0800a190  0800a190  0000a190  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a198  0800a198  0001001c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a198  0800a198  0000a198  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800a19c  0800a19c  0000a19c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000001c  20000000  0800a1a0  00010000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000ac  2000001c  0800a1bc  0001001c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200000c8  0800a1bc  000100c8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0001001c  2**0
                  CONTENTS, READONLY
 12 .debug_info   000078da  00000000  00000000  0001004c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000012d7  00000000  00000000  00017926  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000620  00000000  00000000  00018c00  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000005b8  00000000  00000000  00019220  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000146cc  00000000  00000000  000197d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000755f  00000000  00000000  0002dea4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00080c8f  00000000  00000000  00035403  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000b6092  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001808  00000000  00000000  000b60e4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08008194 <__do_global_dtors_aux>:
 8008194:	b510      	push	{r4, lr}
 8008196:	4c05      	ldr	r4, [pc, #20]	; (80081ac <__do_global_dtors_aux+0x18>)
 8008198:	7823      	ldrb	r3, [r4, #0]
 800819a:	b933      	cbnz	r3, 80081aa <__do_global_dtors_aux+0x16>
 800819c:	4b04      	ldr	r3, [pc, #16]	; (80081b0 <__do_global_dtors_aux+0x1c>)
 800819e:	b113      	cbz	r3, 80081a6 <__do_global_dtors_aux+0x12>
 80081a0:	4804      	ldr	r0, [pc, #16]	; (80081b4 <__do_global_dtors_aux+0x20>)
 80081a2:	f3af 8000 	nop.w
 80081a6:	2301      	movs	r3, #1
 80081a8:	7023      	strb	r3, [r4, #0]
 80081aa:	bd10      	pop	{r4, pc}
 80081ac:	2000001c 	.word	0x2000001c
 80081b0:	00000000 	.word	0x00000000
 80081b4:	0800a160 	.word	0x0800a160

080081b8 <frame_dummy>:
 80081b8:	b508      	push	{r3, lr}
 80081ba:	4b03      	ldr	r3, [pc, #12]	; (80081c8 <frame_dummy+0x10>)
 80081bc:	b11b      	cbz	r3, 80081c6 <frame_dummy+0xe>
 80081be:	4903      	ldr	r1, [pc, #12]	; (80081cc <frame_dummy+0x14>)
 80081c0:	4803      	ldr	r0, [pc, #12]	; (80081d0 <frame_dummy+0x18>)
 80081c2:	f3af 8000 	nop.w
 80081c6:	bd08      	pop	{r3, pc}
 80081c8:	00000000 	.word	0x00000000
 80081cc:	20000020 	.word	0x20000020
 80081d0:	0800a160 	.word	0x0800a160

080081d4 <__aeabi_uldivmod>:
 80081d4:	b953      	cbnz	r3, 80081ec <__aeabi_uldivmod+0x18>
 80081d6:	b94a      	cbnz	r2, 80081ec <__aeabi_uldivmod+0x18>
 80081d8:	2900      	cmp	r1, #0
 80081da:	bf08      	it	eq
 80081dc:	2800      	cmpeq	r0, #0
 80081de:	bf1c      	itt	ne
 80081e0:	f04f 31ff 	movne.w	r1, #4294967295
 80081e4:	f04f 30ff 	movne.w	r0, #4294967295
 80081e8:	f000 b974 	b.w	80084d4 <__aeabi_idiv0>
 80081ec:	f1ad 0c08 	sub.w	ip, sp, #8
 80081f0:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80081f4:	f000 f806 	bl	8008204 <__udivmoddi4>
 80081f8:	f8dd e004 	ldr.w	lr, [sp, #4]
 80081fc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008200:	b004      	add	sp, #16
 8008202:	4770      	bx	lr

08008204 <__udivmoddi4>:
 8008204:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008208:	9d08      	ldr	r5, [sp, #32]
 800820a:	4604      	mov	r4, r0
 800820c:	468e      	mov	lr, r1
 800820e:	2b00      	cmp	r3, #0
 8008210:	d14d      	bne.n	80082ae <__udivmoddi4+0xaa>
 8008212:	428a      	cmp	r2, r1
 8008214:	4694      	mov	ip, r2
 8008216:	d969      	bls.n	80082ec <__udivmoddi4+0xe8>
 8008218:	fab2 f282 	clz	r2, r2
 800821c:	b152      	cbz	r2, 8008234 <__udivmoddi4+0x30>
 800821e:	fa01 f302 	lsl.w	r3, r1, r2
 8008222:	f1c2 0120 	rsb	r1, r2, #32
 8008226:	fa20 f101 	lsr.w	r1, r0, r1
 800822a:	fa0c fc02 	lsl.w	ip, ip, r2
 800822e:	ea41 0e03 	orr.w	lr, r1, r3
 8008232:	4094      	lsls	r4, r2
 8008234:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8008238:	0c21      	lsrs	r1, r4, #16
 800823a:	fbbe f6f8 	udiv	r6, lr, r8
 800823e:	fa1f f78c 	uxth.w	r7, ip
 8008242:	fb08 e316 	mls	r3, r8, r6, lr
 8008246:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800824a:	fb06 f107 	mul.w	r1, r6, r7
 800824e:	4299      	cmp	r1, r3
 8008250:	d90a      	bls.n	8008268 <__udivmoddi4+0x64>
 8008252:	eb1c 0303 	adds.w	r3, ip, r3
 8008256:	f106 30ff 	add.w	r0, r6, #4294967295
 800825a:	f080 811f 	bcs.w	800849c <__udivmoddi4+0x298>
 800825e:	4299      	cmp	r1, r3
 8008260:	f240 811c 	bls.w	800849c <__udivmoddi4+0x298>
 8008264:	3e02      	subs	r6, #2
 8008266:	4463      	add	r3, ip
 8008268:	1a5b      	subs	r3, r3, r1
 800826a:	b2a4      	uxth	r4, r4
 800826c:	fbb3 f0f8 	udiv	r0, r3, r8
 8008270:	fb08 3310 	mls	r3, r8, r0, r3
 8008274:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8008278:	fb00 f707 	mul.w	r7, r0, r7
 800827c:	42a7      	cmp	r7, r4
 800827e:	d90a      	bls.n	8008296 <__udivmoddi4+0x92>
 8008280:	eb1c 0404 	adds.w	r4, ip, r4
 8008284:	f100 33ff 	add.w	r3, r0, #4294967295
 8008288:	f080 810a 	bcs.w	80084a0 <__udivmoddi4+0x29c>
 800828c:	42a7      	cmp	r7, r4
 800828e:	f240 8107 	bls.w	80084a0 <__udivmoddi4+0x29c>
 8008292:	4464      	add	r4, ip
 8008294:	3802      	subs	r0, #2
 8008296:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800829a:	1be4      	subs	r4, r4, r7
 800829c:	2600      	movs	r6, #0
 800829e:	b11d      	cbz	r5, 80082a8 <__udivmoddi4+0xa4>
 80082a0:	40d4      	lsrs	r4, r2
 80082a2:	2300      	movs	r3, #0
 80082a4:	e9c5 4300 	strd	r4, r3, [r5]
 80082a8:	4631      	mov	r1, r6
 80082aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80082ae:	428b      	cmp	r3, r1
 80082b0:	d909      	bls.n	80082c6 <__udivmoddi4+0xc2>
 80082b2:	2d00      	cmp	r5, #0
 80082b4:	f000 80ef 	beq.w	8008496 <__udivmoddi4+0x292>
 80082b8:	2600      	movs	r6, #0
 80082ba:	e9c5 0100 	strd	r0, r1, [r5]
 80082be:	4630      	mov	r0, r6
 80082c0:	4631      	mov	r1, r6
 80082c2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80082c6:	fab3 f683 	clz	r6, r3
 80082ca:	2e00      	cmp	r6, #0
 80082cc:	d14a      	bne.n	8008364 <__udivmoddi4+0x160>
 80082ce:	428b      	cmp	r3, r1
 80082d0:	d302      	bcc.n	80082d8 <__udivmoddi4+0xd4>
 80082d2:	4282      	cmp	r2, r0
 80082d4:	f200 80f9 	bhi.w	80084ca <__udivmoddi4+0x2c6>
 80082d8:	1a84      	subs	r4, r0, r2
 80082da:	eb61 0303 	sbc.w	r3, r1, r3
 80082de:	2001      	movs	r0, #1
 80082e0:	469e      	mov	lr, r3
 80082e2:	2d00      	cmp	r5, #0
 80082e4:	d0e0      	beq.n	80082a8 <__udivmoddi4+0xa4>
 80082e6:	e9c5 4e00 	strd	r4, lr, [r5]
 80082ea:	e7dd      	b.n	80082a8 <__udivmoddi4+0xa4>
 80082ec:	b902      	cbnz	r2, 80082f0 <__udivmoddi4+0xec>
 80082ee:	deff      	udf	#255	; 0xff
 80082f0:	fab2 f282 	clz	r2, r2
 80082f4:	2a00      	cmp	r2, #0
 80082f6:	f040 8092 	bne.w	800841e <__udivmoddi4+0x21a>
 80082fa:	eba1 010c 	sub.w	r1, r1, ip
 80082fe:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8008302:	fa1f fe8c 	uxth.w	lr, ip
 8008306:	2601      	movs	r6, #1
 8008308:	0c20      	lsrs	r0, r4, #16
 800830a:	fbb1 f3f7 	udiv	r3, r1, r7
 800830e:	fb07 1113 	mls	r1, r7, r3, r1
 8008312:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8008316:	fb0e f003 	mul.w	r0, lr, r3
 800831a:	4288      	cmp	r0, r1
 800831c:	d908      	bls.n	8008330 <__udivmoddi4+0x12c>
 800831e:	eb1c 0101 	adds.w	r1, ip, r1
 8008322:	f103 38ff 	add.w	r8, r3, #4294967295
 8008326:	d202      	bcs.n	800832e <__udivmoddi4+0x12a>
 8008328:	4288      	cmp	r0, r1
 800832a:	f200 80cb 	bhi.w	80084c4 <__udivmoddi4+0x2c0>
 800832e:	4643      	mov	r3, r8
 8008330:	1a09      	subs	r1, r1, r0
 8008332:	b2a4      	uxth	r4, r4
 8008334:	fbb1 f0f7 	udiv	r0, r1, r7
 8008338:	fb07 1110 	mls	r1, r7, r0, r1
 800833c:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8008340:	fb0e fe00 	mul.w	lr, lr, r0
 8008344:	45a6      	cmp	lr, r4
 8008346:	d908      	bls.n	800835a <__udivmoddi4+0x156>
 8008348:	eb1c 0404 	adds.w	r4, ip, r4
 800834c:	f100 31ff 	add.w	r1, r0, #4294967295
 8008350:	d202      	bcs.n	8008358 <__udivmoddi4+0x154>
 8008352:	45a6      	cmp	lr, r4
 8008354:	f200 80bb 	bhi.w	80084ce <__udivmoddi4+0x2ca>
 8008358:	4608      	mov	r0, r1
 800835a:	eba4 040e 	sub.w	r4, r4, lr
 800835e:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8008362:	e79c      	b.n	800829e <__udivmoddi4+0x9a>
 8008364:	f1c6 0720 	rsb	r7, r6, #32
 8008368:	40b3      	lsls	r3, r6
 800836a:	fa22 fc07 	lsr.w	ip, r2, r7
 800836e:	ea4c 0c03 	orr.w	ip, ip, r3
 8008372:	fa20 f407 	lsr.w	r4, r0, r7
 8008376:	fa01 f306 	lsl.w	r3, r1, r6
 800837a:	431c      	orrs	r4, r3
 800837c:	40f9      	lsrs	r1, r7
 800837e:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8008382:	fa00 f306 	lsl.w	r3, r0, r6
 8008386:	fbb1 f8f9 	udiv	r8, r1, r9
 800838a:	0c20      	lsrs	r0, r4, #16
 800838c:	fa1f fe8c 	uxth.w	lr, ip
 8008390:	fb09 1118 	mls	r1, r9, r8, r1
 8008394:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8008398:	fb08 f00e 	mul.w	r0, r8, lr
 800839c:	4288      	cmp	r0, r1
 800839e:	fa02 f206 	lsl.w	r2, r2, r6
 80083a2:	d90b      	bls.n	80083bc <__udivmoddi4+0x1b8>
 80083a4:	eb1c 0101 	adds.w	r1, ip, r1
 80083a8:	f108 3aff 	add.w	sl, r8, #4294967295
 80083ac:	f080 8088 	bcs.w	80084c0 <__udivmoddi4+0x2bc>
 80083b0:	4288      	cmp	r0, r1
 80083b2:	f240 8085 	bls.w	80084c0 <__udivmoddi4+0x2bc>
 80083b6:	f1a8 0802 	sub.w	r8, r8, #2
 80083ba:	4461      	add	r1, ip
 80083bc:	1a09      	subs	r1, r1, r0
 80083be:	b2a4      	uxth	r4, r4
 80083c0:	fbb1 f0f9 	udiv	r0, r1, r9
 80083c4:	fb09 1110 	mls	r1, r9, r0, r1
 80083c8:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 80083cc:	fb00 fe0e 	mul.w	lr, r0, lr
 80083d0:	458e      	cmp	lr, r1
 80083d2:	d908      	bls.n	80083e6 <__udivmoddi4+0x1e2>
 80083d4:	eb1c 0101 	adds.w	r1, ip, r1
 80083d8:	f100 34ff 	add.w	r4, r0, #4294967295
 80083dc:	d26c      	bcs.n	80084b8 <__udivmoddi4+0x2b4>
 80083de:	458e      	cmp	lr, r1
 80083e0:	d96a      	bls.n	80084b8 <__udivmoddi4+0x2b4>
 80083e2:	3802      	subs	r0, #2
 80083e4:	4461      	add	r1, ip
 80083e6:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80083ea:	fba0 9402 	umull	r9, r4, r0, r2
 80083ee:	eba1 010e 	sub.w	r1, r1, lr
 80083f2:	42a1      	cmp	r1, r4
 80083f4:	46c8      	mov	r8, r9
 80083f6:	46a6      	mov	lr, r4
 80083f8:	d356      	bcc.n	80084a8 <__udivmoddi4+0x2a4>
 80083fa:	d053      	beq.n	80084a4 <__udivmoddi4+0x2a0>
 80083fc:	b15d      	cbz	r5, 8008416 <__udivmoddi4+0x212>
 80083fe:	ebb3 0208 	subs.w	r2, r3, r8
 8008402:	eb61 010e 	sbc.w	r1, r1, lr
 8008406:	fa01 f707 	lsl.w	r7, r1, r7
 800840a:	fa22 f306 	lsr.w	r3, r2, r6
 800840e:	40f1      	lsrs	r1, r6
 8008410:	431f      	orrs	r7, r3
 8008412:	e9c5 7100 	strd	r7, r1, [r5]
 8008416:	2600      	movs	r6, #0
 8008418:	4631      	mov	r1, r6
 800841a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800841e:	f1c2 0320 	rsb	r3, r2, #32
 8008422:	40d8      	lsrs	r0, r3
 8008424:	fa0c fc02 	lsl.w	ip, ip, r2
 8008428:	fa21 f303 	lsr.w	r3, r1, r3
 800842c:	4091      	lsls	r1, r2
 800842e:	4301      	orrs	r1, r0
 8008430:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8008434:	fa1f fe8c 	uxth.w	lr, ip
 8008438:	fbb3 f0f7 	udiv	r0, r3, r7
 800843c:	fb07 3610 	mls	r6, r7, r0, r3
 8008440:	0c0b      	lsrs	r3, r1, #16
 8008442:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8008446:	fb00 f60e 	mul.w	r6, r0, lr
 800844a:	429e      	cmp	r6, r3
 800844c:	fa04 f402 	lsl.w	r4, r4, r2
 8008450:	d908      	bls.n	8008464 <__udivmoddi4+0x260>
 8008452:	eb1c 0303 	adds.w	r3, ip, r3
 8008456:	f100 38ff 	add.w	r8, r0, #4294967295
 800845a:	d22f      	bcs.n	80084bc <__udivmoddi4+0x2b8>
 800845c:	429e      	cmp	r6, r3
 800845e:	d92d      	bls.n	80084bc <__udivmoddi4+0x2b8>
 8008460:	3802      	subs	r0, #2
 8008462:	4463      	add	r3, ip
 8008464:	1b9b      	subs	r3, r3, r6
 8008466:	b289      	uxth	r1, r1
 8008468:	fbb3 f6f7 	udiv	r6, r3, r7
 800846c:	fb07 3316 	mls	r3, r7, r6, r3
 8008470:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8008474:	fb06 f30e 	mul.w	r3, r6, lr
 8008478:	428b      	cmp	r3, r1
 800847a:	d908      	bls.n	800848e <__udivmoddi4+0x28a>
 800847c:	eb1c 0101 	adds.w	r1, ip, r1
 8008480:	f106 38ff 	add.w	r8, r6, #4294967295
 8008484:	d216      	bcs.n	80084b4 <__udivmoddi4+0x2b0>
 8008486:	428b      	cmp	r3, r1
 8008488:	d914      	bls.n	80084b4 <__udivmoddi4+0x2b0>
 800848a:	3e02      	subs	r6, #2
 800848c:	4461      	add	r1, ip
 800848e:	1ac9      	subs	r1, r1, r3
 8008490:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8008494:	e738      	b.n	8008308 <__udivmoddi4+0x104>
 8008496:	462e      	mov	r6, r5
 8008498:	4628      	mov	r0, r5
 800849a:	e705      	b.n	80082a8 <__udivmoddi4+0xa4>
 800849c:	4606      	mov	r6, r0
 800849e:	e6e3      	b.n	8008268 <__udivmoddi4+0x64>
 80084a0:	4618      	mov	r0, r3
 80084a2:	e6f8      	b.n	8008296 <__udivmoddi4+0x92>
 80084a4:	454b      	cmp	r3, r9
 80084a6:	d2a9      	bcs.n	80083fc <__udivmoddi4+0x1f8>
 80084a8:	ebb9 0802 	subs.w	r8, r9, r2
 80084ac:	eb64 0e0c 	sbc.w	lr, r4, ip
 80084b0:	3801      	subs	r0, #1
 80084b2:	e7a3      	b.n	80083fc <__udivmoddi4+0x1f8>
 80084b4:	4646      	mov	r6, r8
 80084b6:	e7ea      	b.n	800848e <__udivmoddi4+0x28a>
 80084b8:	4620      	mov	r0, r4
 80084ba:	e794      	b.n	80083e6 <__udivmoddi4+0x1e2>
 80084bc:	4640      	mov	r0, r8
 80084be:	e7d1      	b.n	8008464 <__udivmoddi4+0x260>
 80084c0:	46d0      	mov	r8, sl
 80084c2:	e77b      	b.n	80083bc <__udivmoddi4+0x1b8>
 80084c4:	3b02      	subs	r3, #2
 80084c6:	4461      	add	r1, ip
 80084c8:	e732      	b.n	8008330 <__udivmoddi4+0x12c>
 80084ca:	4630      	mov	r0, r6
 80084cc:	e709      	b.n	80082e2 <__udivmoddi4+0xde>
 80084ce:	4464      	add	r4, ip
 80084d0:	3802      	subs	r0, #2
 80084d2:	e742      	b.n	800835a <__udivmoddi4+0x156>

080084d4 <__aeabi_idiv0>:
 80084d4:	4770      	bx	lr
 80084d6:	bf00      	nop

080084d8 <HAL_GPIO_EXTI_Callback>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80084d8:	b480      	push	{r7}
 80084da:	b083      	sub	sp, #12
 80084dc:	af00      	add	r7, sp, #0
 80084de:	4603      	mov	r3, r0
 80084e0:	80fb      	strh	r3, [r7, #6]
	mode=1;
 80084e2:	4b04      	ldr	r3, [pc, #16]	; (80084f4 <HAL_GPIO_EXTI_Callback+0x1c>)
 80084e4:	2201      	movs	r2, #1
 80084e6:	701a      	strb	r2, [r3, #0]
}
 80084e8:	bf00      	nop
 80084ea:	370c      	adds	r7, #12
 80084ec:	46bd      	mov	sp, r7
 80084ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084f2:	4770      	bx	lr
 80084f4:	200000c0 	.word	0x200000c0

080084f8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80084f8:	b580      	push	{r7, lr}
 80084fa:	b082      	sub	sp, #8
 80084fc:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80084fe:	f000 fa6f 	bl	80089e0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8008502:	f000 f81f 	bl	8008544 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8008506:	f000 f8dd 	bl	80086c4 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 800850a:	f000 f8b1 	bl	8008670 <MX_USART2_UART_Init>
  MX_USART1_UART_Init();
 800850e:	f000 f885 	bl	800861c <MX_USART1_UART_Init>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	HAL_UART_Transmit(&huart1, (uint8_t*)data, sizeof(data), HAL_MAX_DELAY);
 8008512:	f04f 33ff 	mov.w	r3, #4294967295
 8008516:	220e      	movs	r2, #14
 8008518:	4907      	ldr	r1, [pc, #28]	; (8008538 <main+0x40>)
 800851a:	4808      	ldr	r0, [pc, #32]	; (800853c <main+0x44>)
 800851c:	f001 fa7f 	bl	8009a1e <HAL_UART_Transmit>
	//HAL_Delay(1000);
	for(uint32_t i=0;i<9000000;i++);
 8008520:	2300      	movs	r3, #0
 8008522:	607b      	str	r3, [r7, #4]
 8008524:	e002      	b.n	800852c <main+0x34>
 8008526:	687b      	ldr	r3, [r7, #4]
 8008528:	3301      	adds	r3, #1
 800852a:	607b      	str	r3, [r7, #4]
 800852c:	687b      	ldr	r3, [r7, #4]
 800852e:	4a04      	ldr	r2, [pc, #16]	; (8008540 <main+0x48>)
 8008530:	4293      	cmp	r3, r2
 8008532:	d9f8      	bls.n	8008526 <main+0x2e>
	HAL_UART_Transmit(&huart1, (uint8_t*)data, sizeof(data), HAL_MAX_DELAY);
 8008534:	e7ed      	b.n	8008512 <main+0x1a>
 8008536:	bf00      	nop
 8008538:	20000000 	.word	0x20000000
 800853c:	20000038 	.word	0x20000038
 8008540:	0089543f 	.word	0x0089543f

08008544 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8008544:	b580      	push	{r7, lr}
 8008546:	b094      	sub	sp, #80	; 0x50
 8008548:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800854a:	f107 0320 	add.w	r3, r7, #32
 800854e:	2230      	movs	r2, #48	; 0x30
 8008550:	2100      	movs	r1, #0
 8008552:	4618      	mov	r0, r3
 8008554:	f001 fdfc 	bl	800a150 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8008558:	f107 030c 	add.w	r3, r7, #12
 800855c:	2200      	movs	r2, #0
 800855e:	601a      	str	r2, [r3, #0]
 8008560:	605a      	str	r2, [r3, #4]
 8008562:	609a      	str	r2, [r3, #8]
 8008564:	60da      	str	r2, [r3, #12]
 8008566:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8008568:	2300      	movs	r3, #0
 800856a:	60bb      	str	r3, [r7, #8]
 800856c:	4b29      	ldr	r3, [pc, #164]	; (8008614 <SystemClock_Config+0xd0>)
 800856e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008570:	4a28      	ldr	r2, [pc, #160]	; (8008614 <SystemClock_Config+0xd0>)
 8008572:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008576:	6413      	str	r3, [r2, #64]	; 0x40
 8008578:	4b26      	ldr	r3, [pc, #152]	; (8008614 <SystemClock_Config+0xd0>)
 800857a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800857c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008580:	60bb      	str	r3, [r7, #8]
 8008582:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8008584:	2300      	movs	r3, #0
 8008586:	607b      	str	r3, [r7, #4]
 8008588:	4b23      	ldr	r3, [pc, #140]	; (8008618 <SystemClock_Config+0xd4>)
 800858a:	681b      	ldr	r3, [r3, #0]
 800858c:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8008590:	4a21      	ldr	r2, [pc, #132]	; (8008618 <SystemClock_Config+0xd4>)
 8008592:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8008596:	6013      	str	r3, [r2, #0]
 8008598:	4b1f      	ldr	r3, [pc, #124]	; (8008618 <SystemClock_Config+0xd4>)
 800859a:	681b      	ldr	r3, [r3, #0]
 800859c:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80085a0:	607b      	str	r3, [r7, #4]
 80085a2:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80085a4:	2302      	movs	r3, #2
 80085a6:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80085a8:	2301      	movs	r3, #1
 80085aa:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80085ac:	2310      	movs	r3, #16
 80085ae:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80085b0:	2302      	movs	r3, #2
 80085b2:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80085b4:	2300      	movs	r3, #0
 80085b6:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 16;
 80085b8:	2310      	movs	r3, #16
 80085ba:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 80085bc:	f44f 73a8 	mov.w	r3, #336	; 0x150
 80085c0:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 80085c2:	2304      	movs	r3, #4
 80085c4:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 80085c6:	2307      	movs	r3, #7
 80085c8:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80085ca:	f107 0320 	add.w	r3, r7, #32
 80085ce:	4618      	mov	r0, r3
 80085d0:	f000 fd40 	bl	8009054 <HAL_RCC_OscConfig>
 80085d4:	4603      	mov	r3, r0
 80085d6:	2b00      	cmp	r3, #0
 80085d8:	d001      	beq.n	80085de <SystemClock_Config+0x9a>
  {
    Error_Handler();
 80085da:	f000 f8e9 	bl	80087b0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80085de:	230f      	movs	r3, #15
 80085e0:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80085e2:	2302      	movs	r3, #2
 80085e4:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80085e6:	2300      	movs	r3, #0
 80085e8:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80085ea:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80085ee:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80085f0:	2300      	movs	r3, #0
 80085f2:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80085f4:	f107 030c 	add.w	r3, r7, #12
 80085f8:	2102      	movs	r1, #2
 80085fa:	4618      	mov	r0, r3
 80085fc:	f000 ffa2 	bl	8009544 <HAL_RCC_ClockConfig>
 8008600:	4603      	mov	r3, r0
 8008602:	2b00      	cmp	r3, #0
 8008604:	d001      	beq.n	800860a <SystemClock_Config+0xc6>
  {
    Error_Handler();
 8008606:	f000 f8d3 	bl	80087b0 <Error_Handler>
  }
}
 800860a:	bf00      	nop
 800860c:	3750      	adds	r7, #80	; 0x50
 800860e:	46bd      	mov	sp, r7
 8008610:	bd80      	pop	{r7, pc}
 8008612:	bf00      	nop
 8008614:	40023800 	.word	0x40023800
 8008618:	40007000 	.word	0x40007000

0800861c <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 800861c:	b580      	push	{r7, lr}
 800861e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8008620:	4b11      	ldr	r3, [pc, #68]	; (8008668 <MX_USART1_UART_Init+0x4c>)
 8008622:	4a12      	ldr	r2, [pc, #72]	; (800866c <MX_USART1_UART_Init+0x50>)
 8008624:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8008626:	4b10      	ldr	r3, [pc, #64]	; (8008668 <MX_USART1_UART_Init+0x4c>)
 8008628:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800862c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800862e:	4b0e      	ldr	r3, [pc, #56]	; (8008668 <MX_USART1_UART_Init+0x4c>)
 8008630:	2200      	movs	r2, #0
 8008632:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8008634:	4b0c      	ldr	r3, [pc, #48]	; (8008668 <MX_USART1_UART_Init+0x4c>)
 8008636:	2200      	movs	r2, #0
 8008638:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800863a:	4b0b      	ldr	r3, [pc, #44]	; (8008668 <MX_USART1_UART_Init+0x4c>)
 800863c:	2200      	movs	r2, #0
 800863e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8008640:	4b09      	ldr	r3, [pc, #36]	; (8008668 <MX_USART1_UART_Init+0x4c>)
 8008642:	220c      	movs	r2, #12
 8008644:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8008646:	4b08      	ldr	r3, [pc, #32]	; (8008668 <MX_USART1_UART_Init+0x4c>)
 8008648:	2200      	movs	r2, #0
 800864a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800864c:	4b06      	ldr	r3, [pc, #24]	; (8008668 <MX_USART1_UART_Init+0x4c>)
 800864e:	2200      	movs	r2, #0
 8008650:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8008652:	4805      	ldr	r0, [pc, #20]	; (8008668 <MX_USART1_UART_Init+0x4c>)
 8008654:	f001 f996 	bl	8009984 <HAL_UART_Init>
 8008658:	4603      	mov	r3, r0
 800865a:	2b00      	cmp	r3, #0
 800865c:	d001      	beq.n	8008662 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800865e:	f000 f8a7 	bl	80087b0 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8008662:	bf00      	nop
 8008664:	bd80      	pop	{r7, pc}
 8008666:	bf00      	nop
 8008668:	20000038 	.word	0x20000038
 800866c:	40011000 	.word	0x40011000

08008670 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8008670:	b580      	push	{r7, lr}
 8008672:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8008674:	4b11      	ldr	r3, [pc, #68]	; (80086bc <MX_USART2_UART_Init+0x4c>)
 8008676:	4a12      	ldr	r2, [pc, #72]	; (80086c0 <MX_USART2_UART_Init+0x50>)
 8008678:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800867a:	4b10      	ldr	r3, [pc, #64]	; (80086bc <MX_USART2_UART_Init+0x4c>)
 800867c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8008680:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8008682:	4b0e      	ldr	r3, [pc, #56]	; (80086bc <MX_USART2_UART_Init+0x4c>)
 8008684:	2200      	movs	r2, #0
 8008686:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8008688:	4b0c      	ldr	r3, [pc, #48]	; (80086bc <MX_USART2_UART_Init+0x4c>)
 800868a:	2200      	movs	r2, #0
 800868c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800868e:	4b0b      	ldr	r3, [pc, #44]	; (80086bc <MX_USART2_UART_Init+0x4c>)
 8008690:	2200      	movs	r2, #0
 8008692:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8008694:	4b09      	ldr	r3, [pc, #36]	; (80086bc <MX_USART2_UART_Init+0x4c>)
 8008696:	220c      	movs	r2, #12
 8008698:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800869a:	4b08      	ldr	r3, [pc, #32]	; (80086bc <MX_USART2_UART_Init+0x4c>)
 800869c:	2200      	movs	r2, #0
 800869e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80086a0:	4b06      	ldr	r3, [pc, #24]	; (80086bc <MX_USART2_UART_Init+0x4c>)
 80086a2:	2200      	movs	r2, #0
 80086a4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80086a6:	4805      	ldr	r0, [pc, #20]	; (80086bc <MX_USART2_UART_Init+0x4c>)
 80086a8:	f001 f96c 	bl	8009984 <HAL_UART_Init>
 80086ac:	4603      	mov	r3, r0
 80086ae:	2b00      	cmp	r3, #0
 80086b0:	d001      	beq.n	80086b6 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80086b2:	f000 f87d 	bl	80087b0 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80086b6:	bf00      	nop
 80086b8:	bd80      	pop	{r7, pc}
 80086ba:	bf00      	nop
 80086bc:	2000007c 	.word	0x2000007c
 80086c0:	40004400 	.word	0x40004400

080086c4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80086c4:	b580      	push	{r7, lr}
 80086c6:	b08a      	sub	sp, #40	; 0x28
 80086c8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80086ca:	f107 0314 	add.w	r3, r7, #20
 80086ce:	2200      	movs	r2, #0
 80086d0:	601a      	str	r2, [r3, #0]
 80086d2:	605a      	str	r2, [r3, #4]
 80086d4:	609a      	str	r2, [r3, #8]
 80086d6:	60da      	str	r2, [r3, #12]
 80086d8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80086da:	2300      	movs	r3, #0
 80086dc:	613b      	str	r3, [r7, #16]
 80086de:	4b31      	ldr	r3, [pc, #196]	; (80087a4 <MX_GPIO_Init+0xe0>)
 80086e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80086e2:	4a30      	ldr	r2, [pc, #192]	; (80087a4 <MX_GPIO_Init+0xe0>)
 80086e4:	f043 0304 	orr.w	r3, r3, #4
 80086e8:	6313      	str	r3, [r2, #48]	; 0x30
 80086ea:	4b2e      	ldr	r3, [pc, #184]	; (80087a4 <MX_GPIO_Init+0xe0>)
 80086ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80086ee:	f003 0304 	and.w	r3, r3, #4
 80086f2:	613b      	str	r3, [r7, #16]
 80086f4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80086f6:	2300      	movs	r3, #0
 80086f8:	60fb      	str	r3, [r7, #12]
 80086fa:	4b2a      	ldr	r3, [pc, #168]	; (80087a4 <MX_GPIO_Init+0xe0>)
 80086fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80086fe:	4a29      	ldr	r2, [pc, #164]	; (80087a4 <MX_GPIO_Init+0xe0>)
 8008700:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008704:	6313      	str	r3, [r2, #48]	; 0x30
 8008706:	4b27      	ldr	r3, [pc, #156]	; (80087a4 <MX_GPIO_Init+0xe0>)
 8008708:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800870a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800870e:	60fb      	str	r3, [r7, #12]
 8008710:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8008712:	2300      	movs	r3, #0
 8008714:	60bb      	str	r3, [r7, #8]
 8008716:	4b23      	ldr	r3, [pc, #140]	; (80087a4 <MX_GPIO_Init+0xe0>)
 8008718:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800871a:	4a22      	ldr	r2, [pc, #136]	; (80087a4 <MX_GPIO_Init+0xe0>)
 800871c:	f043 0301 	orr.w	r3, r3, #1
 8008720:	6313      	str	r3, [r2, #48]	; 0x30
 8008722:	4b20      	ldr	r3, [pc, #128]	; (80087a4 <MX_GPIO_Init+0xe0>)
 8008724:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008726:	f003 0301 	and.w	r3, r3, #1
 800872a:	60bb      	str	r3, [r7, #8]
 800872c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800872e:	2300      	movs	r3, #0
 8008730:	607b      	str	r3, [r7, #4]
 8008732:	4b1c      	ldr	r3, [pc, #112]	; (80087a4 <MX_GPIO_Init+0xe0>)
 8008734:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008736:	4a1b      	ldr	r2, [pc, #108]	; (80087a4 <MX_GPIO_Init+0xe0>)
 8008738:	f043 0302 	orr.w	r3, r3, #2
 800873c:	6313      	str	r3, [r2, #48]	; 0x30
 800873e:	4b19      	ldr	r3, [pc, #100]	; (80087a4 <MX_GPIO_Init+0xe0>)
 8008740:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008742:	f003 0302 	and.w	r3, r3, #2
 8008746:	607b      	str	r3, [r7, #4]
 8008748:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 800874a:	2200      	movs	r2, #0
 800874c:	2120      	movs	r1, #32
 800874e:	4816      	ldr	r0, [pc, #88]	; (80087a8 <MX_GPIO_Init+0xe4>)
 8008750:	f000 fc4e 	bl	8008ff0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8008754:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8008758:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800875a:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 800875e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008760:	2300      	movs	r3, #0
 8008762:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8008764:	f107 0314 	add.w	r3, r7, #20
 8008768:	4619      	mov	r1, r3
 800876a:	4810      	ldr	r0, [pc, #64]	; (80087ac <MX_GPIO_Init+0xe8>)
 800876c:	f000 fabc 	bl	8008ce8 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8008770:	2320      	movs	r3, #32
 8008772:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8008774:	2301      	movs	r3, #1
 8008776:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008778:	2300      	movs	r3, #0
 800877a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800877c:	2300      	movs	r3, #0
 800877e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8008780:	f107 0314 	add.w	r3, r7, #20
 8008784:	4619      	mov	r1, r3
 8008786:	4808      	ldr	r0, [pc, #32]	; (80087a8 <MX_GPIO_Init+0xe4>)
 8008788:	f000 faae 	bl	8008ce8 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 800878c:	2200      	movs	r2, #0
 800878e:	2100      	movs	r1, #0
 8008790:	2028      	movs	r0, #40	; 0x28
 8008792:	f000 fa72 	bl	8008c7a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8008796:	2028      	movs	r0, #40	; 0x28
 8008798:	f000 fa8b 	bl	8008cb2 <HAL_NVIC_EnableIRQ>

}
 800879c:	bf00      	nop
 800879e:	3728      	adds	r7, #40	; 0x28
 80087a0:	46bd      	mov	sp, r7
 80087a2:	bd80      	pop	{r7, pc}
 80087a4:	40023800 	.word	0x40023800
 80087a8:	40020000 	.word	0x40020000
 80087ac:	40020800 	.word	0x40020800

080087b0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80087b0:	b480      	push	{r7}
 80087b2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80087b4:	b672      	cpsid	i
}
 80087b6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80087b8:	e7fe      	b.n	80087b8 <Error_Handler+0x8>
	...

080087bc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80087bc:	b580      	push	{r7, lr}
 80087be:	b082      	sub	sp, #8
 80087c0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80087c2:	2300      	movs	r3, #0
 80087c4:	607b      	str	r3, [r7, #4]
 80087c6:	4b10      	ldr	r3, [pc, #64]	; (8008808 <HAL_MspInit+0x4c>)
 80087c8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80087ca:	4a0f      	ldr	r2, [pc, #60]	; (8008808 <HAL_MspInit+0x4c>)
 80087cc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80087d0:	6453      	str	r3, [r2, #68]	; 0x44
 80087d2:	4b0d      	ldr	r3, [pc, #52]	; (8008808 <HAL_MspInit+0x4c>)
 80087d4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80087d6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80087da:	607b      	str	r3, [r7, #4]
 80087dc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80087de:	2300      	movs	r3, #0
 80087e0:	603b      	str	r3, [r7, #0]
 80087e2:	4b09      	ldr	r3, [pc, #36]	; (8008808 <HAL_MspInit+0x4c>)
 80087e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80087e6:	4a08      	ldr	r2, [pc, #32]	; (8008808 <HAL_MspInit+0x4c>)
 80087e8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80087ec:	6413      	str	r3, [r2, #64]	; 0x40
 80087ee:	4b06      	ldr	r3, [pc, #24]	; (8008808 <HAL_MspInit+0x4c>)
 80087f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80087f2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80087f6:	603b      	str	r3, [r7, #0]
 80087f8:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 80087fa:	2007      	movs	r0, #7
 80087fc:	f000 fa32 	bl	8008c64 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8008800:	bf00      	nop
 8008802:	3708      	adds	r7, #8
 8008804:	46bd      	mov	sp, r7
 8008806:	bd80      	pop	{r7, pc}
 8008808:	40023800 	.word	0x40023800

0800880c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800880c:	b580      	push	{r7, lr}
 800880e:	b08c      	sub	sp, #48	; 0x30
 8008810:	af00      	add	r7, sp, #0
 8008812:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8008814:	f107 031c 	add.w	r3, r7, #28
 8008818:	2200      	movs	r2, #0
 800881a:	601a      	str	r2, [r3, #0]
 800881c:	605a      	str	r2, [r3, #4]
 800881e:	609a      	str	r2, [r3, #8]
 8008820:	60da      	str	r2, [r3, #12]
 8008822:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8008824:	687b      	ldr	r3, [r7, #4]
 8008826:	681b      	ldr	r3, [r3, #0]
 8008828:	4a32      	ldr	r2, [pc, #200]	; (80088f4 <HAL_UART_MspInit+0xe8>)
 800882a:	4293      	cmp	r3, r2
 800882c:	d12d      	bne.n	800888a <HAL_UART_MspInit+0x7e>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800882e:	2300      	movs	r3, #0
 8008830:	61bb      	str	r3, [r7, #24]
 8008832:	4b31      	ldr	r3, [pc, #196]	; (80088f8 <HAL_UART_MspInit+0xec>)
 8008834:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008836:	4a30      	ldr	r2, [pc, #192]	; (80088f8 <HAL_UART_MspInit+0xec>)
 8008838:	f043 0310 	orr.w	r3, r3, #16
 800883c:	6453      	str	r3, [r2, #68]	; 0x44
 800883e:	4b2e      	ldr	r3, [pc, #184]	; (80088f8 <HAL_UART_MspInit+0xec>)
 8008840:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008842:	f003 0310 	and.w	r3, r3, #16
 8008846:	61bb      	str	r3, [r7, #24]
 8008848:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800884a:	2300      	movs	r3, #0
 800884c:	617b      	str	r3, [r7, #20]
 800884e:	4b2a      	ldr	r3, [pc, #168]	; (80088f8 <HAL_UART_MspInit+0xec>)
 8008850:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008852:	4a29      	ldr	r2, [pc, #164]	; (80088f8 <HAL_UART_MspInit+0xec>)
 8008854:	f043 0301 	orr.w	r3, r3, #1
 8008858:	6313      	str	r3, [r2, #48]	; 0x30
 800885a:	4b27      	ldr	r3, [pc, #156]	; (80088f8 <HAL_UART_MspInit+0xec>)
 800885c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800885e:	f003 0301 	and.w	r3, r3, #1
 8008862:	617b      	str	r3, [r7, #20]
 8008864:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8008866:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 800886a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800886c:	2302      	movs	r3, #2
 800886e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008870:	2300      	movs	r3, #0
 8008872:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8008874:	2303      	movs	r3, #3
 8008876:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8008878:	2307      	movs	r3, #7
 800887a:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800887c:	f107 031c 	add.w	r3, r7, #28
 8008880:	4619      	mov	r1, r3
 8008882:	481e      	ldr	r0, [pc, #120]	; (80088fc <HAL_UART_MspInit+0xf0>)
 8008884:	f000 fa30 	bl	8008ce8 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8008888:	e030      	b.n	80088ec <HAL_UART_MspInit+0xe0>
  else if(huart->Instance==USART2)
 800888a:	687b      	ldr	r3, [r7, #4]
 800888c:	681b      	ldr	r3, [r3, #0]
 800888e:	4a1c      	ldr	r2, [pc, #112]	; (8008900 <HAL_UART_MspInit+0xf4>)
 8008890:	4293      	cmp	r3, r2
 8008892:	d12b      	bne.n	80088ec <HAL_UART_MspInit+0xe0>
    __HAL_RCC_USART2_CLK_ENABLE();
 8008894:	2300      	movs	r3, #0
 8008896:	613b      	str	r3, [r7, #16]
 8008898:	4b17      	ldr	r3, [pc, #92]	; (80088f8 <HAL_UART_MspInit+0xec>)
 800889a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800889c:	4a16      	ldr	r2, [pc, #88]	; (80088f8 <HAL_UART_MspInit+0xec>)
 800889e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80088a2:	6413      	str	r3, [r2, #64]	; 0x40
 80088a4:	4b14      	ldr	r3, [pc, #80]	; (80088f8 <HAL_UART_MspInit+0xec>)
 80088a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80088a8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80088ac:	613b      	str	r3, [r7, #16]
 80088ae:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80088b0:	2300      	movs	r3, #0
 80088b2:	60fb      	str	r3, [r7, #12]
 80088b4:	4b10      	ldr	r3, [pc, #64]	; (80088f8 <HAL_UART_MspInit+0xec>)
 80088b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80088b8:	4a0f      	ldr	r2, [pc, #60]	; (80088f8 <HAL_UART_MspInit+0xec>)
 80088ba:	f043 0301 	orr.w	r3, r3, #1
 80088be:	6313      	str	r3, [r2, #48]	; 0x30
 80088c0:	4b0d      	ldr	r3, [pc, #52]	; (80088f8 <HAL_UART_MspInit+0xec>)
 80088c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80088c4:	f003 0301 	and.w	r3, r3, #1
 80088c8:	60fb      	str	r3, [r7, #12]
 80088ca:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80088cc:	230c      	movs	r3, #12
 80088ce:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80088d0:	2302      	movs	r3, #2
 80088d2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80088d4:	2300      	movs	r3, #0
 80088d6:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80088d8:	2300      	movs	r3, #0
 80088da:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80088dc:	2307      	movs	r3, #7
 80088de:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80088e0:	f107 031c 	add.w	r3, r7, #28
 80088e4:	4619      	mov	r1, r3
 80088e6:	4805      	ldr	r0, [pc, #20]	; (80088fc <HAL_UART_MspInit+0xf0>)
 80088e8:	f000 f9fe 	bl	8008ce8 <HAL_GPIO_Init>
}
 80088ec:	bf00      	nop
 80088ee:	3730      	adds	r7, #48	; 0x30
 80088f0:	46bd      	mov	sp, r7
 80088f2:	bd80      	pop	{r7, pc}
 80088f4:	40011000 	.word	0x40011000
 80088f8:	40023800 	.word	0x40023800
 80088fc:	40020000 	.word	0x40020000
 8008900:	40004400 	.word	0x40004400

08008904 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8008904:	b480      	push	{r7}
 8008906:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8008908:	e7fe      	b.n	8008908 <NMI_Handler+0x4>

0800890a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800890a:	b480      	push	{r7}
 800890c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800890e:	e7fe      	b.n	800890e <HardFault_Handler+0x4>

08008910 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8008910:	b480      	push	{r7}
 8008912:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8008914:	e7fe      	b.n	8008914 <MemManage_Handler+0x4>

08008916 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8008916:	b480      	push	{r7}
 8008918:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800891a:	e7fe      	b.n	800891a <BusFault_Handler+0x4>

0800891c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800891c:	b480      	push	{r7}
 800891e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8008920:	e7fe      	b.n	8008920 <UsageFault_Handler+0x4>

08008922 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8008922:	b480      	push	{r7}
 8008924:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8008926:	bf00      	nop
 8008928:	46bd      	mov	sp, r7
 800892a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800892e:	4770      	bx	lr

08008930 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8008930:	b480      	push	{r7}
 8008932:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8008934:	bf00      	nop
 8008936:	46bd      	mov	sp, r7
 8008938:	f85d 7b04 	ldr.w	r7, [sp], #4
 800893c:	4770      	bx	lr

0800893e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800893e:	b480      	push	{r7}
 8008940:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8008942:	bf00      	nop
 8008944:	46bd      	mov	sp, r7
 8008946:	f85d 7b04 	ldr.w	r7, [sp], #4
 800894a:	4770      	bx	lr

0800894c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800894c:	b580      	push	{r7, lr}
 800894e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8008950:	f000 f898 	bl	8008a84 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8008954:	bf00      	nop
 8008956:	bd80      	pop	{r7, pc}

08008958 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8008958:	b580      	push	{r7, lr}
 800895a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 800895c:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8008960:	f000 fb60 	bl	8009024 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8008964:	bf00      	nop
 8008966:	bd80      	pop	{r7, pc}

08008968 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8008968:	b480      	push	{r7}
 800896a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800896c:	4b06      	ldr	r3, [pc, #24]	; (8008988 <SystemInit+0x20>)
 800896e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008972:	4a05      	ldr	r2, [pc, #20]	; (8008988 <SystemInit+0x20>)
 8008974:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8008978:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800897c:	bf00      	nop
 800897e:	46bd      	mov	sp, r7
 8008980:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008984:	4770      	bx	lr
 8008986:	bf00      	nop
 8008988:	e000ed00 	.word	0xe000ed00

0800898c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 800898c:	f8df d034 	ldr.w	sp, [pc, #52]	; 80089c4 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8008990:	480d      	ldr	r0, [pc, #52]	; (80089c8 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8008992:	490e      	ldr	r1, [pc, #56]	; (80089cc <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8008994:	4a0e      	ldr	r2, [pc, #56]	; (80089d0 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8008996:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8008998:	e002      	b.n	80089a0 <LoopCopyDataInit>

0800899a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800899a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800899c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800899e:	3304      	adds	r3, #4

080089a0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80089a0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80089a2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80089a4:	d3f9      	bcc.n	800899a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80089a6:	4a0b      	ldr	r2, [pc, #44]	; (80089d4 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80089a8:	4c0b      	ldr	r4, [pc, #44]	; (80089d8 <LoopFillZerobss+0x26>)
  movs r3, #0
 80089aa:	2300      	movs	r3, #0
  b LoopFillZerobss
 80089ac:	e001      	b.n	80089b2 <LoopFillZerobss>

080089ae <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80089ae:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80089b0:	3204      	adds	r2, #4

080089b2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80089b2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80089b4:	d3fb      	bcc.n	80089ae <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80089b6:	f7ff ffd7 	bl	8008968 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80089ba:	f001 fba5 	bl	800a108 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80089be:	f7ff fd9b 	bl	80084f8 <main>
  bx  lr    
 80089c2:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 80089c4:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 80089c8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80089cc:	2000001c 	.word	0x2000001c
  ldr r2, =_sidata
 80089d0:	0800a1a0 	.word	0x0800a1a0
  ldr r2, =_sbss
 80089d4:	2000001c 	.word	0x2000001c
  ldr r4, =_ebss
 80089d8:	200000c8 	.word	0x200000c8

080089dc <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80089dc:	e7fe      	b.n	80089dc <ADC_IRQHandler>
	...

080089e0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80089e0:	b580      	push	{r7, lr}
 80089e2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80089e4:	4b0e      	ldr	r3, [pc, #56]	; (8008a20 <HAL_Init+0x40>)
 80089e6:	681b      	ldr	r3, [r3, #0]
 80089e8:	4a0d      	ldr	r2, [pc, #52]	; (8008a20 <HAL_Init+0x40>)
 80089ea:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80089ee:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80089f0:	4b0b      	ldr	r3, [pc, #44]	; (8008a20 <HAL_Init+0x40>)
 80089f2:	681b      	ldr	r3, [r3, #0]
 80089f4:	4a0a      	ldr	r2, [pc, #40]	; (8008a20 <HAL_Init+0x40>)
 80089f6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80089fa:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80089fc:	4b08      	ldr	r3, [pc, #32]	; (8008a20 <HAL_Init+0x40>)
 80089fe:	681b      	ldr	r3, [r3, #0]
 8008a00:	4a07      	ldr	r2, [pc, #28]	; (8008a20 <HAL_Init+0x40>)
 8008a02:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008a06:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8008a08:	2003      	movs	r0, #3
 8008a0a:	f000 f92b 	bl	8008c64 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8008a0e:	2000      	movs	r0, #0
 8008a10:	f000 f808 	bl	8008a24 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8008a14:	f7ff fed2 	bl	80087bc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8008a18:	2300      	movs	r3, #0
}
 8008a1a:	4618      	mov	r0, r3
 8008a1c:	bd80      	pop	{r7, pc}
 8008a1e:	bf00      	nop
 8008a20:	40023c00 	.word	0x40023c00

08008a24 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8008a24:	b580      	push	{r7, lr}
 8008a26:	b082      	sub	sp, #8
 8008a28:	af00      	add	r7, sp, #0
 8008a2a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8008a2c:	4b12      	ldr	r3, [pc, #72]	; (8008a78 <HAL_InitTick+0x54>)
 8008a2e:	681a      	ldr	r2, [r3, #0]
 8008a30:	4b12      	ldr	r3, [pc, #72]	; (8008a7c <HAL_InitTick+0x58>)
 8008a32:	781b      	ldrb	r3, [r3, #0]
 8008a34:	4619      	mov	r1, r3
 8008a36:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8008a3a:	fbb3 f3f1 	udiv	r3, r3, r1
 8008a3e:	fbb2 f3f3 	udiv	r3, r2, r3
 8008a42:	4618      	mov	r0, r3
 8008a44:	f000 f943 	bl	8008cce <HAL_SYSTICK_Config>
 8008a48:	4603      	mov	r3, r0
 8008a4a:	2b00      	cmp	r3, #0
 8008a4c:	d001      	beq.n	8008a52 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8008a4e:	2301      	movs	r3, #1
 8008a50:	e00e      	b.n	8008a70 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8008a52:	687b      	ldr	r3, [r7, #4]
 8008a54:	2b0f      	cmp	r3, #15
 8008a56:	d80a      	bhi.n	8008a6e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8008a58:	2200      	movs	r2, #0
 8008a5a:	6879      	ldr	r1, [r7, #4]
 8008a5c:	f04f 30ff 	mov.w	r0, #4294967295
 8008a60:	f000 f90b 	bl	8008c7a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8008a64:	4a06      	ldr	r2, [pc, #24]	; (8008a80 <HAL_InitTick+0x5c>)
 8008a66:	687b      	ldr	r3, [r7, #4]
 8008a68:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8008a6a:	2300      	movs	r3, #0
 8008a6c:	e000      	b.n	8008a70 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8008a6e:	2301      	movs	r3, #1
}
 8008a70:	4618      	mov	r0, r3
 8008a72:	3708      	adds	r7, #8
 8008a74:	46bd      	mov	sp, r7
 8008a76:	bd80      	pop	{r7, pc}
 8008a78:	20000010 	.word	0x20000010
 8008a7c:	20000018 	.word	0x20000018
 8008a80:	20000014 	.word	0x20000014

08008a84 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8008a84:	b480      	push	{r7}
 8008a86:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8008a88:	4b06      	ldr	r3, [pc, #24]	; (8008aa4 <HAL_IncTick+0x20>)
 8008a8a:	781b      	ldrb	r3, [r3, #0]
 8008a8c:	461a      	mov	r2, r3
 8008a8e:	4b06      	ldr	r3, [pc, #24]	; (8008aa8 <HAL_IncTick+0x24>)
 8008a90:	681b      	ldr	r3, [r3, #0]
 8008a92:	4413      	add	r3, r2
 8008a94:	4a04      	ldr	r2, [pc, #16]	; (8008aa8 <HAL_IncTick+0x24>)
 8008a96:	6013      	str	r3, [r2, #0]
}
 8008a98:	bf00      	nop
 8008a9a:	46bd      	mov	sp, r7
 8008a9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008aa0:	4770      	bx	lr
 8008aa2:	bf00      	nop
 8008aa4:	20000018 	.word	0x20000018
 8008aa8:	200000c4 	.word	0x200000c4

08008aac <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8008aac:	b480      	push	{r7}
 8008aae:	af00      	add	r7, sp, #0
  return uwTick;
 8008ab0:	4b03      	ldr	r3, [pc, #12]	; (8008ac0 <HAL_GetTick+0x14>)
 8008ab2:	681b      	ldr	r3, [r3, #0]
}
 8008ab4:	4618      	mov	r0, r3
 8008ab6:	46bd      	mov	sp, r7
 8008ab8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008abc:	4770      	bx	lr
 8008abe:	bf00      	nop
 8008ac0:	200000c4 	.word	0x200000c4

08008ac4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8008ac4:	b480      	push	{r7}
 8008ac6:	b085      	sub	sp, #20
 8008ac8:	af00      	add	r7, sp, #0
 8008aca:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8008acc:	687b      	ldr	r3, [r7, #4]
 8008ace:	f003 0307 	and.w	r3, r3, #7
 8008ad2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8008ad4:	4b0c      	ldr	r3, [pc, #48]	; (8008b08 <__NVIC_SetPriorityGrouping+0x44>)
 8008ad6:	68db      	ldr	r3, [r3, #12]
 8008ad8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8008ada:	68ba      	ldr	r2, [r7, #8]
 8008adc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8008ae0:	4013      	ands	r3, r2
 8008ae2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8008ae4:	68fb      	ldr	r3, [r7, #12]
 8008ae6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8008ae8:	68bb      	ldr	r3, [r7, #8]
 8008aea:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8008aec:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8008af0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8008af4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8008af6:	4a04      	ldr	r2, [pc, #16]	; (8008b08 <__NVIC_SetPriorityGrouping+0x44>)
 8008af8:	68bb      	ldr	r3, [r7, #8]
 8008afa:	60d3      	str	r3, [r2, #12]
}
 8008afc:	bf00      	nop
 8008afe:	3714      	adds	r7, #20
 8008b00:	46bd      	mov	sp, r7
 8008b02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b06:	4770      	bx	lr
 8008b08:	e000ed00 	.word	0xe000ed00

08008b0c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8008b0c:	b480      	push	{r7}
 8008b0e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8008b10:	4b04      	ldr	r3, [pc, #16]	; (8008b24 <__NVIC_GetPriorityGrouping+0x18>)
 8008b12:	68db      	ldr	r3, [r3, #12]
 8008b14:	0a1b      	lsrs	r3, r3, #8
 8008b16:	f003 0307 	and.w	r3, r3, #7
}
 8008b1a:	4618      	mov	r0, r3
 8008b1c:	46bd      	mov	sp, r7
 8008b1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b22:	4770      	bx	lr
 8008b24:	e000ed00 	.word	0xe000ed00

08008b28 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8008b28:	b480      	push	{r7}
 8008b2a:	b083      	sub	sp, #12
 8008b2c:	af00      	add	r7, sp, #0
 8008b2e:	4603      	mov	r3, r0
 8008b30:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8008b32:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008b36:	2b00      	cmp	r3, #0
 8008b38:	db0b      	blt.n	8008b52 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8008b3a:	79fb      	ldrb	r3, [r7, #7]
 8008b3c:	f003 021f 	and.w	r2, r3, #31
 8008b40:	4907      	ldr	r1, [pc, #28]	; (8008b60 <__NVIC_EnableIRQ+0x38>)
 8008b42:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008b46:	095b      	lsrs	r3, r3, #5
 8008b48:	2001      	movs	r0, #1
 8008b4a:	fa00 f202 	lsl.w	r2, r0, r2
 8008b4e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8008b52:	bf00      	nop
 8008b54:	370c      	adds	r7, #12
 8008b56:	46bd      	mov	sp, r7
 8008b58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b5c:	4770      	bx	lr
 8008b5e:	bf00      	nop
 8008b60:	e000e100 	.word	0xe000e100

08008b64 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8008b64:	b480      	push	{r7}
 8008b66:	b083      	sub	sp, #12
 8008b68:	af00      	add	r7, sp, #0
 8008b6a:	4603      	mov	r3, r0
 8008b6c:	6039      	str	r1, [r7, #0]
 8008b6e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8008b70:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008b74:	2b00      	cmp	r3, #0
 8008b76:	db0a      	blt.n	8008b8e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8008b78:	683b      	ldr	r3, [r7, #0]
 8008b7a:	b2da      	uxtb	r2, r3
 8008b7c:	490c      	ldr	r1, [pc, #48]	; (8008bb0 <__NVIC_SetPriority+0x4c>)
 8008b7e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008b82:	0112      	lsls	r2, r2, #4
 8008b84:	b2d2      	uxtb	r2, r2
 8008b86:	440b      	add	r3, r1
 8008b88:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8008b8c:	e00a      	b.n	8008ba4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8008b8e:	683b      	ldr	r3, [r7, #0]
 8008b90:	b2da      	uxtb	r2, r3
 8008b92:	4908      	ldr	r1, [pc, #32]	; (8008bb4 <__NVIC_SetPriority+0x50>)
 8008b94:	79fb      	ldrb	r3, [r7, #7]
 8008b96:	f003 030f 	and.w	r3, r3, #15
 8008b9a:	3b04      	subs	r3, #4
 8008b9c:	0112      	lsls	r2, r2, #4
 8008b9e:	b2d2      	uxtb	r2, r2
 8008ba0:	440b      	add	r3, r1
 8008ba2:	761a      	strb	r2, [r3, #24]
}
 8008ba4:	bf00      	nop
 8008ba6:	370c      	adds	r7, #12
 8008ba8:	46bd      	mov	sp, r7
 8008baa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bae:	4770      	bx	lr
 8008bb0:	e000e100 	.word	0xe000e100
 8008bb4:	e000ed00 	.word	0xe000ed00

08008bb8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8008bb8:	b480      	push	{r7}
 8008bba:	b089      	sub	sp, #36	; 0x24
 8008bbc:	af00      	add	r7, sp, #0
 8008bbe:	60f8      	str	r0, [r7, #12]
 8008bc0:	60b9      	str	r1, [r7, #8]
 8008bc2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8008bc4:	68fb      	ldr	r3, [r7, #12]
 8008bc6:	f003 0307 	and.w	r3, r3, #7
 8008bca:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8008bcc:	69fb      	ldr	r3, [r7, #28]
 8008bce:	f1c3 0307 	rsb	r3, r3, #7
 8008bd2:	2b04      	cmp	r3, #4
 8008bd4:	bf28      	it	cs
 8008bd6:	2304      	movcs	r3, #4
 8008bd8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8008bda:	69fb      	ldr	r3, [r7, #28]
 8008bdc:	3304      	adds	r3, #4
 8008bde:	2b06      	cmp	r3, #6
 8008be0:	d902      	bls.n	8008be8 <NVIC_EncodePriority+0x30>
 8008be2:	69fb      	ldr	r3, [r7, #28]
 8008be4:	3b03      	subs	r3, #3
 8008be6:	e000      	b.n	8008bea <NVIC_EncodePriority+0x32>
 8008be8:	2300      	movs	r3, #0
 8008bea:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8008bec:	f04f 32ff 	mov.w	r2, #4294967295
 8008bf0:	69bb      	ldr	r3, [r7, #24]
 8008bf2:	fa02 f303 	lsl.w	r3, r2, r3
 8008bf6:	43da      	mvns	r2, r3
 8008bf8:	68bb      	ldr	r3, [r7, #8]
 8008bfa:	401a      	ands	r2, r3
 8008bfc:	697b      	ldr	r3, [r7, #20]
 8008bfe:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8008c00:	f04f 31ff 	mov.w	r1, #4294967295
 8008c04:	697b      	ldr	r3, [r7, #20]
 8008c06:	fa01 f303 	lsl.w	r3, r1, r3
 8008c0a:	43d9      	mvns	r1, r3
 8008c0c:	687b      	ldr	r3, [r7, #4]
 8008c0e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8008c10:	4313      	orrs	r3, r2
         );
}
 8008c12:	4618      	mov	r0, r3
 8008c14:	3724      	adds	r7, #36	; 0x24
 8008c16:	46bd      	mov	sp, r7
 8008c18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c1c:	4770      	bx	lr
	...

08008c20 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8008c20:	b580      	push	{r7, lr}
 8008c22:	b082      	sub	sp, #8
 8008c24:	af00      	add	r7, sp, #0
 8008c26:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8008c28:	687b      	ldr	r3, [r7, #4]
 8008c2a:	3b01      	subs	r3, #1
 8008c2c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8008c30:	d301      	bcc.n	8008c36 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8008c32:	2301      	movs	r3, #1
 8008c34:	e00f      	b.n	8008c56 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8008c36:	4a0a      	ldr	r2, [pc, #40]	; (8008c60 <SysTick_Config+0x40>)
 8008c38:	687b      	ldr	r3, [r7, #4]
 8008c3a:	3b01      	subs	r3, #1
 8008c3c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8008c3e:	210f      	movs	r1, #15
 8008c40:	f04f 30ff 	mov.w	r0, #4294967295
 8008c44:	f7ff ff8e 	bl	8008b64 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8008c48:	4b05      	ldr	r3, [pc, #20]	; (8008c60 <SysTick_Config+0x40>)
 8008c4a:	2200      	movs	r2, #0
 8008c4c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8008c4e:	4b04      	ldr	r3, [pc, #16]	; (8008c60 <SysTick_Config+0x40>)
 8008c50:	2207      	movs	r2, #7
 8008c52:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8008c54:	2300      	movs	r3, #0
}
 8008c56:	4618      	mov	r0, r3
 8008c58:	3708      	adds	r7, #8
 8008c5a:	46bd      	mov	sp, r7
 8008c5c:	bd80      	pop	{r7, pc}
 8008c5e:	bf00      	nop
 8008c60:	e000e010 	.word	0xe000e010

08008c64 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8008c64:	b580      	push	{r7, lr}
 8008c66:	b082      	sub	sp, #8
 8008c68:	af00      	add	r7, sp, #0
 8008c6a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8008c6c:	6878      	ldr	r0, [r7, #4]
 8008c6e:	f7ff ff29 	bl	8008ac4 <__NVIC_SetPriorityGrouping>
}
 8008c72:	bf00      	nop
 8008c74:	3708      	adds	r7, #8
 8008c76:	46bd      	mov	sp, r7
 8008c78:	bd80      	pop	{r7, pc}

08008c7a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8008c7a:	b580      	push	{r7, lr}
 8008c7c:	b086      	sub	sp, #24
 8008c7e:	af00      	add	r7, sp, #0
 8008c80:	4603      	mov	r3, r0
 8008c82:	60b9      	str	r1, [r7, #8]
 8008c84:	607a      	str	r2, [r7, #4]
 8008c86:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8008c88:	2300      	movs	r3, #0
 8008c8a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8008c8c:	f7ff ff3e 	bl	8008b0c <__NVIC_GetPriorityGrouping>
 8008c90:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8008c92:	687a      	ldr	r2, [r7, #4]
 8008c94:	68b9      	ldr	r1, [r7, #8]
 8008c96:	6978      	ldr	r0, [r7, #20]
 8008c98:	f7ff ff8e 	bl	8008bb8 <NVIC_EncodePriority>
 8008c9c:	4602      	mov	r2, r0
 8008c9e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008ca2:	4611      	mov	r1, r2
 8008ca4:	4618      	mov	r0, r3
 8008ca6:	f7ff ff5d 	bl	8008b64 <__NVIC_SetPriority>
}
 8008caa:	bf00      	nop
 8008cac:	3718      	adds	r7, #24
 8008cae:	46bd      	mov	sp, r7
 8008cb0:	bd80      	pop	{r7, pc}

08008cb2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8008cb2:	b580      	push	{r7, lr}
 8008cb4:	b082      	sub	sp, #8
 8008cb6:	af00      	add	r7, sp, #0
 8008cb8:	4603      	mov	r3, r0
 8008cba:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8008cbc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008cc0:	4618      	mov	r0, r3
 8008cc2:	f7ff ff31 	bl	8008b28 <__NVIC_EnableIRQ>
}
 8008cc6:	bf00      	nop
 8008cc8:	3708      	adds	r7, #8
 8008cca:	46bd      	mov	sp, r7
 8008ccc:	bd80      	pop	{r7, pc}

08008cce <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8008cce:	b580      	push	{r7, lr}
 8008cd0:	b082      	sub	sp, #8
 8008cd2:	af00      	add	r7, sp, #0
 8008cd4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8008cd6:	6878      	ldr	r0, [r7, #4]
 8008cd8:	f7ff ffa2 	bl	8008c20 <SysTick_Config>
 8008cdc:	4603      	mov	r3, r0
}
 8008cde:	4618      	mov	r0, r3
 8008ce0:	3708      	adds	r7, #8
 8008ce2:	46bd      	mov	sp, r7
 8008ce4:	bd80      	pop	{r7, pc}
	...

08008ce8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8008ce8:	b480      	push	{r7}
 8008cea:	b089      	sub	sp, #36	; 0x24
 8008cec:	af00      	add	r7, sp, #0
 8008cee:	6078      	str	r0, [r7, #4]
 8008cf0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8008cf2:	2300      	movs	r3, #0
 8008cf4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8008cf6:	2300      	movs	r3, #0
 8008cf8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8008cfa:	2300      	movs	r3, #0
 8008cfc:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8008cfe:	2300      	movs	r3, #0
 8008d00:	61fb      	str	r3, [r7, #28]
 8008d02:	e159      	b.n	8008fb8 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8008d04:	2201      	movs	r2, #1
 8008d06:	69fb      	ldr	r3, [r7, #28]
 8008d08:	fa02 f303 	lsl.w	r3, r2, r3
 8008d0c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8008d0e:	683b      	ldr	r3, [r7, #0]
 8008d10:	681b      	ldr	r3, [r3, #0]
 8008d12:	697a      	ldr	r2, [r7, #20]
 8008d14:	4013      	ands	r3, r2
 8008d16:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8008d18:	693a      	ldr	r2, [r7, #16]
 8008d1a:	697b      	ldr	r3, [r7, #20]
 8008d1c:	429a      	cmp	r2, r3
 8008d1e:	f040 8148 	bne.w	8008fb2 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8008d22:	683b      	ldr	r3, [r7, #0]
 8008d24:	685b      	ldr	r3, [r3, #4]
 8008d26:	f003 0303 	and.w	r3, r3, #3
 8008d2a:	2b01      	cmp	r3, #1
 8008d2c:	d005      	beq.n	8008d3a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8008d2e:	683b      	ldr	r3, [r7, #0]
 8008d30:	685b      	ldr	r3, [r3, #4]
 8008d32:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8008d36:	2b02      	cmp	r3, #2
 8008d38:	d130      	bne.n	8008d9c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8008d3a:	687b      	ldr	r3, [r7, #4]
 8008d3c:	689b      	ldr	r3, [r3, #8]
 8008d3e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8008d40:	69fb      	ldr	r3, [r7, #28]
 8008d42:	005b      	lsls	r3, r3, #1
 8008d44:	2203      	movs	r2, #3
 8008d46:	fa02 f303 	lsl.w	r3, r2, r3
 8008d4a:	43db      	mvns	r3, r3
 8008d4c:	69ba      	ldr	r2, [r7, #24]
 8008d4e:	4013      	ands	r3, r2
 8008d50:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8008d52:	683b      	ldr	r3, [r7, #0]
 8008d54:	68da      	ldr	r2, [r3, #12]
 8008d56:	69fb      	ldr	r3, [r7, #28]
 8008d58:	005b      	lsls	r3, r3, #1
 8008d5a:	fa02 f303 	lsl.w	r3, r2, r3
 8008d5e:	69ba      	ldr	r2, [r7, #24]
 8008d60:	4313      	orrs	r3, r2
 8008d62:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8008d64:	687b      	ldr	r3, [r7, #4]
 8008d66:	69ba      	ldr	r2, [r7, #24]
 8008d68:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8008d6a:	687b      	ldr	r3, [r7, #4]
 8008d6c:	685b      	ldr	r3, [r3, #4]
 8008d6e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8008d70:	2201      	movs	r2, #1
 8008d72:	69fb      	ldr	r3, [r7, #28]
 8008d74:	fa02 f303 	lsl.w	r3, r2, r3
 8008d78:	43db      	mvns	r3, r3
 8008d7a:	69ba      	ldr	r2, [r7, #24]
 8008d7c:	4013      	ands	r3, r2
 8008d7e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8008d80:	683b      	ldr	r3, [r7, #0]
 8008d82:	685b      	ldr	r3, [r3, #4]
 8008d84:	091b      	lsrs	r3, r3, #4
 8008d86:	f003 0201 	and.w	r2, r3, #1
 8008d8a:	69fb      	ldr	r3, [r7, #28]
 8008d8c:	fa02 f303 	lsl.w	r3, r2, r3
 8008d90:	69ba      	ldr	r2, [r7, #24]
 8008d92:	4313      	orrs	r3, r2
 8008d94:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8008d96:	687b      	ldr	r3, [r7, #4]
 8008d98:	69ba      	ldr	r2, [r7, #24]
 8008d9a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8008d9c:	683b      	ldr	r3, [r7, #0]
 8008d9e:	685b      	ldr	r3, [r3, #4]
 8008da0:	f003 0303 	and.w	r3, r3, #3
 8008da4:	2b03      	cmp	r3, #3
 8008da6:	d017      	beq.n	8008dd8 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8008da8:	687b      	ldr	r3, [r7, #4]
 8008daa:	68db      	ldr	r3, [r3, #12]
 8008dac:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8008dae:	69fb      	ldr	r3, [r7, #28]
 8008db0:	005b      	lsls	r3, r3, #1
 8008db2:	2203      	movs	r2, #3
 8008db4:	fa02 f303 	lsl.w	r3, r2, r3
 8008db8:	43db      	mvns	r3, r3
 8008dba:	69ba      	ldr	r2, [r7, #24]
 8008dbc:	4013      	ands	r3, r2
 8008dbe:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8008dc0:	683b      	ldr	r3, [r7, #0]
 8008dc2:	689a      	ldr	r2, [r3, #8]
 8008dc4:	69fb      	ldr	r3, [r7, #28]
 8008dc6:	005b      	lsls	r3, r3, #1
 8008dc8:	fa02 f303 	lsl.w	r3, r2, r3
 8008dcc:	69ba      	ldr	r2, [r7, #24]
 8008dce:	4313      	orrs	r3, r2
 8008dd0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8008dd2:	687b      	ldr	r3, [r7, #4]
 8008dd4:	69ba      	ldr	r2, [r7, #24]
 8008dd6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8008dd8:	683b      	ldr	r3, [r7, #0]
 8008dda:	685b      	ldr	r3, [r3, #4]
 8008ddc:	f003 0303 	and.w	r3, r3, #3
 8008de0:	2b02      	cmp	r3, #2
 8008de2:	d123      	bne.n	8008e2c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8008de4:	69fb      	ldr	r3, [r7, #28]
 8008de6:	08da      	lsrs	r2, r3, #3
 8008de8:	687b      	ldr	r3, [r7, #4]
 8008dea:	3208      	adds	r2, #8
 8008dec:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008df0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8008df2:	69fb      	ldr	r3, [r7, #28]
 8008df4:	f003 0307 	and.w	r3, r3, #7
 8008df8:	009b      	lsls	r3, r3, #2
 8008dfa:	220f      	movs	r2, #15
 8008dfc:	fa02 f303 	lsl.w	r3, r2, r3
 8008e00:	43db      	mvns	r3, r3
 8008e02:	69ba      	ldr	r2, [r7, #24]
 8008e04:	4013      	ands	r3, r2
 8008e06:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8008e08:	683b      	ldr	r3, [r7, #0]
 8008e0a:	691a      	ldr	r2, [r3, #16]
 8008e0c:	69fb      	ldr	r3, [r7, #28]
 8008e0e:	f003 0307 	and.w	r3, r3, #7
 8008e12:	009b      	lsls	r3, r3, #2
 8008e14:	fa02 f303 	lsl.w	r3, r2, r3
 8008e18:	69ba      	ldr	r2, [r7, #24]
 8008e1a:	4313      	orrs	r3, r2
 8008e1c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8008e1e:	69fb      	ldr	r3, [r7, #28]
 8008e20:	08da      	lsrs	r2, r3, #3
 8008e22:	687b      	ldr	r3, [r7, #4]
 8008e24:	3208      	adds	r2, #8
 8008e26:	69b9      	ldr	r1, [r7, #24]
 8008e28:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8008e2c:	687b      	ldr	r3, [r7, #4]
 8008e2e:	681b      	ldr	r3, [r3, #0]
 8008e30:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8008e32:	69fb      	ldr	r3, [r7, #28]
 8008e34:	005b      	lsls	r3, r3, #1
 8008e36:	2203      	movs	r2, #3
 8008e38:	fa02 f303 	lsl.w	r3, r2, r3
 8008e3c:	43db      	mvns	r3, r3
 8008e3e:	69ba      	ldr	r2, [r7, #24]
 8008e40:	4013      	ands	r3, r2
 8008e42:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8008e44:	683b      	ldr	r3, [r7, #0]
 8008e46:	685b      	ldr	r3, [r3, #4]
 8008e48:	f003 0203 	and.w	r2, r3, #3
 8008e4c:	69fb      	ldr	r3, [r7, #28]
 8008e4e:	005b      	lsls	r3, r3, #1
 8008e50:	fa02 f303 	lsl.w	r3, r2, r3
 8008e54:	69ba      	ldr	r2, [r7, #24]
 8008e56:	4313      	orrs	r3, r2
 8008e58:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8008e5a:	687b      	ldr	r3, [r7, #4]
 8008e5c:	69ba      	ldr	r2, [r7, #24]
 8008e5e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8008e60:	683b      	ldr	r3, [r7, #0]
 8008e62:	685b      	ldr	r3, [r3, #4]
 8008e64:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8008e68:	2b00      	cmp	r3, #0
 8008e6a:	f000 80a2 	beq.w	8008fb2 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8008e6e:	2300      	movs	r3, #0
 8008e70:	60fb      	str	r3, [r7, #12]
 8008e72:	4b57      	ldr	r3, [pc, #348]	; (8008fd0 <HAL_GPIO_Init+0x2e8>)
 8008e74:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008e76:	4a56      	ldr	r2, [pc, #344]	; (8008fd0 <HAL_GPIO_Init+0x2e8>)
 8008e78:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8008e7c:	6453      	str	r3, [r2, #68]	; 0x44
 8008e7e:	4b54      	ldr	r3, [pc, #336]	; (8008fd0 <HAL_GPIO_Init+0x2e8>)
 8008e80:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008e82:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8008e86:	60fb      	str	r3, [r7, #12]
 8008e88:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8008e8a:	4a52      	ldr	r2, [pc, #328]	; (8008fd4 <HAL_GPIO_Init+0x2ec>)
 8008e8c:	69fb      	ldr	r3, [r7, #28]
 8008e8e:	089b      	lsrs	r3, r3, #2
 8008e90:	3302      	adds	r3, #2
 8008e92:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008e96:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8008e98:	69fb      	ldr	r3, [r7, #28]
 8008e9a:	f003 0303 	and.w	r3, r3, #3
 8008e9e:	009b      	lsls	r3, r3, #2
 8008ea0:	220f      	movs	r2, #15
 8008ea2:	fa02 f303 	lsl.w	r3, r2, r3
 8008ea6:	43db      	mvns	r3, r3
 8008ea8:	69ba      	ldr	r2, [r7, #24]
 8008eaa:	4013      	ands	r3, r2
 8008eac:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8008eae:	687b      	ldr	r3, [r7, #4]
 8008eb0:	4a49      	ldr	r2, [pc, #292]	; (8008fd8 <HAL_GPIO_Init+0x2f0>)
 8008eb2:	4293      	cmp	r3, r2
 8008eb4:	d019      	beq.n	8008eea <HAL_GPIO_Init+0x202>
 8008eb6:	687b      	ldr	r3, [r7, #4]
 8008eb8:	4a48      	ldr	r2, [pc, #288]	; (8008fdc <HAL_GPIO_Init+0x2f4>)
 8008eba:	4293      	cmp	r3, r2
 8008ebc:	d013      	beq.n	8008ee6 <HAL_GPIO_Init+0x1fe>
 8008ebe:	687b      	ldr	r3, [r7, #4]
 8008ec0:	4a47      	ldr	r2, [pc, #284]	; (8008fe0 <HAL_GPIO_Init+0x2f8>)
 8008ec2:	4293      	cmp	r3, r2
 8008ec4:	d00d      	beq.n	8008ee2 <HAL_GPIO_Init+0x1fa>
 8008ec6:	687b      	ldr	r3, [r7, #4]
 8008ec8:	4a46      	ldr	r2, [pc, #280]	; (8008fe4 <HAL_GPIO_Init+0x2fc>)
 8008eca:	4293      	cmp	r3, r2
 8008ecc:	d007      	beq.n	8008ede <HAL_GPIO_Init+0x1f6>
 8008ece:	687b      	ldr	r3, [r7, #4]
 8008ed0:	4a45      	ldr	r2, [pc, #276]	; (8008fe8 <HAL_GPIO_Init+0x300>)
 8008ed2:	4293      	cmp	r3, r2
 8008ed4:	d101      	bne.n	8008eda <HAL_GPIO_Init+0x1f2>
 8008ed6:	2304      	movs	r3, #4
 8008ed8:	e008      	b.n	8008eec <HAL_GPIO_Init+0x204>
 8008eda:	2307      	movs	r3, #7
 8008edc:	e006      	b.n	8008eec <HAL_GPIO_Init+0x204>
 8008ede:	2303      	movs	r3, #3
 8008ee0:	e004      	b.n	8008eec <HAL_GPIO_Init+0x204>
 8008ee2:	2302      	movs	r3, #2
 8008ee4:	e002      	b.n	8008eec <HAL_GPIO_Init+0x204>
 8008ee6:	2301      	movs	r3, #1
 8008ee8:	e000      	b.n	8008eec <HAL_GPIO_Init+0x204>
 8008eea:	2300      	movs	r3, #0
 8008eec:	69fa      	ldr	r2, [r7, #28]
 8008eee:	f002 0203 	and.w	r2, r2, #3
 8008ef2:	0092      	lsls	r2, r2, #2
 8008ef4:	4093      	lsls	r3, r2
 8008ef6:	69ba      	ldr	r2, [r7, #24]
 8008ef8:	4313      	orrs	r3, r2
 8008efa:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8008efc:	4935      	ldr	r1, [pc, #212]	; (8008fd4 <HAL_GPIO_Init+0x2ec>)
 8008efe:	69fb      	ldr	r3, [r7, #28]
 8008f00:	089b      	lsrs	r3, r3, #2
 8008f02:	3302      	adds	r3, #2
 8008f04:	69ba      	ldr	r2, [r7, #24]
 8008f06:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8008f0a:	4b38      	ldr	r3, [pc, #224]	; (8008fec <HAL_GPIO_Init+0x304>)
 8008f0c:	689b      	ldr	r3, [r3, #8]
 8008f0e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8008f10:	693b      	ldr	r3, [r7, #16]
 8008f12:	43db      	mvns	r3, r3
 8008f14:	69ba      	ldr	r2, [r7, #24]
 8008f16:	4013      	ands	r3, r2
 8008f18:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8008f1a:	683b      	ldr	r3, [r7, #0]
 8008f1c:	685b      	ldr	r3, [r3, #4]
 8008f1e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8008f22:	2b00      	cmp	r3, #0
 8008f24:	d003      	beq.n	8008f2e <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8008f26:	69ba      	ldr	r2, [r7, #24]
 8008f28:	693b      	ldr	r3, [r7, #16]
 8008f2a:	4313      	orrs	r3, r2
 8008f2c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8008f2e:	4a2f      	ldr	r2, [pc, #188]	; (8008fec <HAL_GPIO_Init+0x304>)
 8008f30:	69bb      	ldr	r3, [r7, #24]
 8008f32:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8008f34:	4b2d      	ldr	r3, [pc, #180]	; (8008fec <HAL_GPIO_Init+0x304>)
 8008f36:	68db      	ldr	r3, [r3, #12]
 8008f38:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8008f3a:	693b      	ldr	r3, [r7, #16]
 8008f3c:	43db      	mvns	r3, r3
 8008f3e:	69ba      	ldr	r2, [r7, #24]
 8008f40:	4013      	ands	r3, r2
 8008f42:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8008f44:	683b      	ldr	r3, [r7, #0]
 8008f46:	685b      	ldr	r3, [r3, #4]
 8008f48:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8008f4c:	2b00      	cmp	r3, #0
 8008f4e:	d003      	beq.n	8008f58 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8008f50:	69ba      	ldr	r2, [r7, #24]
 8008f52:	693b      	ldr	r3, [r7, #16]
 8008f54:	4313      	orrs	r3, r2
 8008f56:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8008f58:	4a24      	ldr	r2, [pc, #144]	; (8008fec <HAL_GPIO_Init+0x304>)
 8008f5a:	69bb      	ldr	r3, [r7, #24]
 8008f5c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8008f5e:	4b23      	ldr	r3, [pc, #140]	; (8008fec <HAL_GPIO_Init+0x304>)
 8008f60:	685b      	ldr	r3, [r3, #4]
 8008f62:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8008f64:	693b      	ldr	r3, [r7, #16]
 8008f66:	43db      	mvns	r3, r3
 8008f68:	69ba      	ldr	r2, [r7, #24]
 8008f6a:	4013      	ands	r3, r2
 8008f6c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8008f6e:	683b      	ldr	r3, [r7, #0]
 8008f70:	685b      	ldr	r3, [r3, #4]
 8008f72:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008f76:	2b00      	cmp	r3, #0
 8008f78:	d003      	beq.n	8008f82 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8008f7a:	69ba      	ldr	r2, [r7, #24]
 8008f7c:	693b      	ldr	r3, [r7, #16]
 8008f7e:	4313      	orrs	r3, r2
 8008f80:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8008f82:	4a1a      	ldr	r2, [pc, #104]	; (8008fec <HAL_GPIO_Init+0x304>)
 8008f84:	69bb      	ldr	r3, [r7, #24]
 8008f86:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8008f88:	4b18      	ldr	r3, [pc, #96]	; (8008fec <HAL_GPIO_Init+0x304>)
 8008f8a:	681b      	ldr	r3, [r3, #0]
 8008f8c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8008f8e:	693b      	ldr	r3, [r7, #16]
 8008f90:	43db      	mvns	r3, r3
 8008f92:	69ba      	ldr	r2, [r7, #24]
 8008f94:	4013      	ands	r3, r2
 8008f96:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8008f98:	683b      	ldr	r3, [r7, #0]
 8008f9a:	685b      	ldr	r3, [r3, #4]
 8008f9c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8008fa0:	2b00      	cmp	r3, #0
 8008fa2:	d003      	beq.n	8008fac <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8008fa4:	69ba      	ldr	r2, [r7, #24]
 8008fa6:	693b      	ldr	r3, [r7, #16]
 8008fa8:	4313      	orrs	r3, r2
 8008faa:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8008fac:	4a0f      	ldr	r2, [pc, #60]	; (8008fec <HAL_GPIO_Init+0x304>)
 8008fae:	69bb      	ldr	r3, [r7, #24]
 8008fb0:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8008fb2:	69fb      	ldr	r3, [r7, #28]
 8008fb4:	3301      	adds	r3, #1
 8008fb6:	61fb      	str	r3, [r7, #28]
 8008fb8:	69fb      	ldr	r3, [r7, #28]
 8008fba:	2b0f      	cmp	r3, #15
 8008fbc:	f67f aea2 	bls.w	8008d04 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8008fc0:	bf00      	nop
 8008fc2:	bf00      	nop
 8008fc4:	3724      	adds	r7, #36	; 0x24
 8008fc6:	46bd      	mov	sp, r7
 8008fc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fcc:	4770      	bx	lr
 8008fce:	bf00      	nop
 8008fd0:	40023800 	.word	0x40023800
 8008fd4:	40013800 	.word	0x40013800
 8008fd8:	40020000 	.word	0x40020000
 8008fdc:	40020400 	.word	0x40020400
 8008fe0:	40020800 	.word	0x40020800
 8008fe4:	40020c00 	.word	0x40020c00
 8008fe8:	40021000 	.word	0x40021000
 8008fec:	40013c00 	.word	0x40013c00

08008ff0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8008ff0:	b480      	push	{r7}
 8008ff2:	b083      	sub	sp, #12
 8008ff4:	af00      	add	r7, sp, #0
 8008ff6:	6078      	str	r0, [r7, #4]
 8008ff8:	460b      	mov	r3, r1
 8008ffa:	807b      	strh	r3, [r7, #2]
 8008ffc:	4613      	mov	r3, r2
 8008ffe:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8009000:	787b      	ldrb	r3, [r7, #1]
 8009002:	2b00      	cmp	r3, #0
 8009004:	d003      	beq.n	800900e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8009006:	887a      	ldrh	r2, [r7, #2]
 8009008:	687b      	ldr	r3, [r7, #4]
 800900a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800900c:	e003      	b.n	8009016 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800900e:	887b      	ldrh	r3, [r7, #2]
 8009010:	041a      	lsls	r2, r3, #16
 8009012:	687b      	ldr	r3, [r7, #4]
 8009014:	619a      	str	r2, [r3, #24]
}
 8009016:	bf00      	nop
 8009018:	370c      	adds	r7, #12
 800901a:	46bd      	mov	sp, r7
 800901c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009020:	4770      	bx	lr
	...

08009024 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8009024:	b580      	push	{r7, lr}
 8009026:	b082      	sub	sp, #8
 8009028:	af00      	add	r7, sp, #0
 800902a:	4603      	mov	r3, r0
 800902c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 800902e:	4b08      	ldr	r3, [pc, #32]	; (8009050 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8009030:	695a      	ldr	r2, [r3, #20]
 8009032:	88fb      	ldrh	r3, [r7, #6]
 8009034:	4013      	ands	r3, r2
 8009036:	2b00      	cmp	r3, #0
 8009038:	d006      	beq.n	8009048 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800903a:	4a05      	ldr	r2, [pc, #20]	; (8009050 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800903c:	88fb      	ldrh	r3, [r7, #6]
 800903e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8009040:	88fb      	ldrh	r3, [r7, #6]
 8009042:	4618      	mov	r0, r3
 8009044:	f7ff fa48 	bl	80084d8 <HAL_GPIO_EXTI_Callback>
  }
}
 8009048:	bf00      	nop
 800904a:	3708      	adds	r7, #8
 800904c:	46bd      	mov	sp, r7
 800904e:	bd80      	pop	{r7, pc}
 8009050:	40013c00 	.word	0x40013c00

08009054 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8009054:	b580      	push	{r7, lr}
 8009056:	b086      	sub	sp, #24
 8009058:	af00      	add	r7, sp, #0
 800905a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800905c:	687b      	ldr	r3, [r7, #4]
 800905e:	2b00      	cmp	r3, #0
 8009060:	d101      	bne.n	8009066 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8009062:	2301      	movs	r3, #1
 8009064:	e267      	b.n	8009536 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8009066:	687b      	ldr	r3, [r7, #4]
 8009068:	681b      	ldr	r3, [r3, #0]
 800906a:	f003 0301 	and.w	r3, r3, #1
 800906e:	2b00      	cmp	r3, #0
 8009070:	d075      	beq.n	800915e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8009072:	4b88      	ldr	r3, [pc, #544]	; (8009294 <HAL_RCC_OscConfig+0x240>)
 8009074:	689b      	ldr	r3, [r3, #8]
 8009076:	f003 030c 	and.w	r3, r3, #12
 800907a:	2b04      	cmp	r3, #4
 800907c:	d00c      	beq.n	8009098 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800907e:	4b85      	ldr	r3, [pc, #532]	; (8009294 <HAL_RCC_OscConfig+0x240>)
 8009080:	689b      	ldr	r3, [r3, #8]
 8009082:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8009086:	2b08      	cmp	r3, #8
 8009088:	d112      	bne.n	80090b0 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800908a:	4b82      	ldr	r3, [pc, #520]	; (8009294 <HAL_RCC_OscConfig+0x240>)
 800908c:	685b      	ldr	r3, [r3, #4]
 800908e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8009092:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8009096:	d10b      	bne.n	80090b0 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8009098:	4b7e      	ldr	r3, [pc, #504]	; (8009294 <HAL_RCC_OscConfig+0x240>)
 800909a:	681b      	ldr	r3, [r3, #0]
 800909c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80090a0:	2b00      	cmp	r3, #0
 80090a2:	d05b      	beq.n	800915c <HAL_RCC_OscConfig+0x108>
 80090a4:	687b      	ldr	r3, [r7, #4]
 80090a6:	685b      	ldr	r3, [r3, #4]
 80090a8:	2b00      	cmp	r3, #0
 80090aa:	d157      	bne.n	800915c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80090ac:	2301      	movs	r3, #1
 80090ae:	e242      	b.n	8009536 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80090b0:	687b      	ldr	r3, [r7, #4]
 80090b2:	685b      	ldr	r3, [r3, #4]
 80090b4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80090b8:	d106      	bne.n	80090c8 <HAL_RCC_OscConfig+0x74>
 80090ba:	4b76      	ldr	r3, [pc, #472]	; (8009294 <HAL_RCC_OscConfig+0x240>)
 80090bc:	681b      	ldr	r3, [r3, #0]
 80090be:	4a75      	ldr	r2, [pc, #468]	; (8009294 <HAL_RCC_OscConfig+0x240>)
 80090c0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80090c4:	6013      	str	r3, [r2, #0]
 80090c6:	e01d      	b.n	8009104 <HAL_RCC_OscConfig+0xb0>
 80090c8:	687b      	ldr	r3, [r7, #4]
 80090ca:	685b      	ldr	r3, [r3, #4]
 80090cc:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80090d0:	d10c      	bne.n	80090ec <HAL_RCC_OscConfig+0x98>
 80090d2:	4b70      	ldr	r3, [pc, #448]	; (8009294 <HAL_RCC_OscConfig+0x240>)
 80090d4:	681b      	ldr	r3, [r3, #0]
 80090d6:	4a6f      	ldr	r2, [pc, #444]	; (8009294 <HAL_RCC_OscConfig+0x240>)
 80090d8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80090dc:	6013      	str	r3, [r2, #0]
 80090de:	4b6d      	ldr	r3, [pc, #436]	; (8009294 <HAL_RCC_OscConfig+0x240>)
 80090e0:	681b      	ldr	r3, [r3, #0]
 80090e2:	4a6c      	ldr	r2, [pc, #432]	; (8009294 <HAL_RCC_OscConfig+0x240>)
 80090e4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80090e8:	6013      	str	r3, [r2, #0]
 80090ea:	e00b      	b.n	8009104 <HAL_RCC_OscConfig+0xb0>
 80090ec:	4b69      	ldr	r3, [pc, #420]	; (8009294 <HAL_RCC_OscConfig+0x240>)
 80090ee:	681b      	ldr	r3, [r3, #0]
 80090f0:	4a68      	ldr	r2, [pc, #416]	; (8009294 <HAL_RCC_OscConfig+0x240>)
 80090f2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80090f6:	6013      	str	r3, [r2, #0]
 80090f8:	4b66      	ldr	r3, [pc, #408]	; (8009294 <HAL_RCC_OscConfig+0x240>)
 80090fa:	681b      	ldr	r3, [r3, #0]
 80090fc:	4a65      	ldr	r2, [pc, #404]	; (8009294 <HAL_RCC_OscConfig+0x240>)
 80090fe:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8009102:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8009104:	687b      	ldr	r3, [r7, #4]
 8009106:	685b      	ldr	r3, [r3, #4]
 8009108:	2b00      	cmp	r3, #0
 800910a:	d013      	beq.n	8009134 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800910c:	f7ff fcce 	bl	8008aac <HAL_GetTick>
 8009110:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8009112:	e008      	b.n	8009126 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8009114:	f7ff fcca 	bl	8008aac <HAL_GetTick>
 8009118:	4602      	mov	r2, r0
 800911a:	693b      	ldr	r3, [r7, #16]
 800911c:	1ad3      	subs	r3, r2, r3
 800911e:	2b64      	cmp	r3, #100	; 0x64
 8009120:	d901      	bls.n	8009126 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8009122:	2303      	movs	r3, #3
 8009124:	e207      	b.n	8009536 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8009126:	4b5b      	ldr	r3, [pc, #364]	; (8009294 <HAL_RCC_OscConfig+0x240>)
 8009128:	681b      	ldr	r3, [r3, #0]
 800912a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800912e:	2b00      	cmp	r3, #0
 8009130:	d0f0      	beq.n	8009114 <HAL_RCC_OscConfig+0xc0>
 8009132:	e014      	b.n	800915e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8009134:	f7ff fcba 	bl	8008aac <HAL_GetTick>
 8009138:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800913a:	e008      	b.n	800914e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800913c:	f7ff fcb6 	bl	8008aac <HAL_GetTick>
 8009140:	4602      	mov	r2, r0
 8009142:	693b      	ldr	r3, [r7, #16]
 8009144:	1ad3      	subs	r3, r2, r3
 8009146:	2b64      	cmp	r3, #100	; 0x64
 8009148:	d901      	bls.n	800914e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800914a:	2303      	movs	r3, #3
 800914c:	e1f3      	b.n	8009536 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800914e:	4b51      	ldr	r3, [pc, #324]	; (8009294 <HAL_RCC_OscConfig+0x240>)
 8009150:	681b      	ldr	r3, [r3, #0]
 8009152:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009156:	2b00      	cmp	r3, #0
 8009158:	d1f0      	bne.n	800913c <HAL_RCC_OscConfig+0xe8>
 800915a:	e000      	b.n	800915e <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800915c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800915e:	687b      	ldr	r3, [r7, #4]
 8009160:	681b      	ldr	r3, [r3, #0]
 8009162:	f003 0302 	and.w	r3, r3, #2
 8009166:	2b00      	cmp	r3, #0
 8009168:	d063      	beq.n	8009232 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800916a:	4b4a      	ldr	r3, [pc, #296]	; (8009294 <HAL_RCC_OscConfig+0x240>)
 800916c:	689b      	ldr	r3, [r3, #8]
 800916e:	f003 030c 	and.w	r3, r3, #12
 8009172:	2b00      	cmp	r3, #0
 8009174:	d00b      	beq.n	800918e <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8009176:	4b47      	ldr	r3, [pc, #284]	; (8009294 <HAL_RCC_OscConfig+0x240>)
 8009178:	689b      	ldr	r3, [r3, #8]
 800917a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800917e:	2b08      	cmp	r3, #8
 8009180:	d11c      	bne.n	80091bc <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8009182:	4b44      	ldr	r3, [pc, #272]	; (8009294 <HAL_RCC_OscConfig+0x240>)
 8009184:	685b      	ldr	r3, [r3, #4]
 8009186:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800918a:	2b00      	cmp	r3, #0
 800918c:	d116      	bne.n	80091bc <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800918e:	4b41      	ldr	r3, [pc, #260]	; (8009294 <HAL_RCC_OscConfig+0x240>)
 8009190:	681b      	ldr	r3, [r3, #0]
 8009192:	f003 0302 	and.w	r3, r3, #2
 8009196:	2b00      	cmp	r3, #0
 8009198:	d005      	beq.n	80091a6 <HAL_RCC_OscConfig+0x152>
 800919a:	687b      	ldr	r3, [r7, #4]
 800919c:	68db      	ldr	r3, [r3, #12]
 800919e:	2b01      	cmp	r3, #1
 80091a0:	d001      	beq.n	80091a6 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80091a2:	2301      	movs	r3, #1
 80091a4:	e1c7      	b.n	8009536 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80091a6:	4b3b      	ldr	r3, [pc, #236]	; (8009294 <HAL_RCC_OscConfig+0x240>)
 80091a8:	681b      	ldr	r3, [r3, #0]
 80091aa:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80091ae:	687b      	ldr	r3, [r7, #4]
 80091b0:	691b      	ldr	r3, [r3, #16]
 80091b2:	00db      	lsls	r3, r3, #3
 80091b4:	4937      	ldr	r1, [pc, #220]	; (8009294 <HAL_RCC_OscConfig+0x240>)
 80091b6:	4313      	orrs	r3, r2
 80091b8:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80091ba:	e03a      	b.n	8009232 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80091bc:	687b      	ldr	r3, [r7, #4]
 80091be:	68db      	ldr	r3, [r3, #12]
 80091c0:	2b00      	cmp	r3, #0
 80091c2:	d020      	beq.n	8009206 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80091c4:	4b34      	ldr	r3, [pc, #208]	; (8009298 <HAL_RCC_OscConfig+0x244>)
 80091c6:	2201      	movs	r2, #1
 80091c8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80091ca:	f7ff fc6f 	bl	8008aac <HAL_GetTick>
 80091ce:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80091d0:	e008      	b.n	80091e4 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80091d2:	f7ff fc6b 	bl	8008aac <HAL_GetTick>
 80091d6:	4602      	mov	r2, r0
 80091d8:	693b      	ldr	r3, [r7, #16]
 80091da:	1ad3      	subs	r3, r2, r3
 80091dc:	2b02      	cmp	r3, #2
 80091de:	d901      	bls.n	80091e4 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80091e0:	2303      	movs	r3, #3
 80091e2:	e1a8      	b.n	8009536 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80091e4:	4b2b      	ldr	r3, [pc, #172]	; (8009294 <HAL_RCC_OscConfig+0x240>)
 80091e6:	681b      	ldr	r3, [r3, #0]
 80091e8:	f003 0302 	and.w	r3, r3, #2
 80091ec:	2b00      	cmp	r3, #0
 80091ee:	d0f0      	beq.n	80091d2 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80091f0:	4b28      	ldr	r3, [pc, #160]	; (8009294 <HAL_RCC_OscConfig+0x240>)
 80091f2:	681b      	ldr	r3, [r3, #0]
 80091f4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80091f8:	687b      	ldr	r3, [r7, #4]
 80091fa:	691b      	ldr	r3, [r3, #16]
 80091fc:	00db      	lsls	r3, r3, #3
 80091fe:	4925      	ldr	r1, [pc, #148]	; (8009294 <HAL_RCC_OscConfig+0x240>)
 8009200:	4313      	orrs	r3, r2
 8009202:	600b      	str	r3, [r1, #0]
 8009204:	e015      	b.n	8009232 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8009206:	4b24      	ldr	r3, [pc, #144]	; (8009298 <HAL_RCC_OscConfig+0x244>)
 8009208:	2200      	movs	r2, #0
 800920a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800920c:	f7ff fc4e 	bl	8008aac <HAL_GetTick>
 8009210:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8009212:	e008      	b.n	8009226 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8009214:	f7ff fc4a 	bl	8008aac <HAL_GetTick>
 8009218:	4602      	mov	r2, r0
 800921a:	693b      	ldr	r3, [r7, #16]
 800921c:	1ad3      	subs	r3, r2, r3
 800921e:	2b02      	cmp	r3, #2
 8009220:	d901      	bls.n	8009226 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8009222:	2303      	movs	r3, #3
 8009224:	e187      	b.n	8009536 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8009226:	4b1b      	ldr	r3, [pc, #108]	; (8009294 <HAL_RCC_OscConfig+0x240>)
 8009228:	681b      	ldr	r3, [r3, #0]
 800922a:	f003 0302 	and.w	r3, r3, #2
 800922e:	2b00      	cmp	r3, #0
 8009230:	d1f0      	bne.n	8009214 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8009232:	687b      	ldr	r3, [r7, #4]
 8009234:	681b      	ldr	r3, [r3, #0]
 8009236:	f003 0308 	and.w	r3, r3, #8
 800923a:	2b00      	cmp	r3, #0
 800923c:	d036      	beq.n	80092ac <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800923e:	687b      	ldr	r3, [r7, #4]
 8009240:	695b      	ldr	r3, [r3, #20]
 8009242:	2b00      	cmp	r3, #0
 8009244:	d016      	beq.n	8009274 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8009246:	4b15      	ldr	r3, [pc, #84]	; (800929c <HAL_RCC_OscConfig+0x248>)
 8009248:	2201      	movs	r2, #1
 800924a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800924c:	f7ff fc2e 	bl	8008aac <HAL_GetTick>
 8009250:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8009252:	e008      	b.n	8009266 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8009254:	f7ff fc2a 	bl	8008aac <HAL_GetTick>
 8009258:	4602      	mov	r2, r0
 800925a:	693b      	ldr	r3, [r7, #16]
 800925c:	1ad3      	subs	r3, r2, r3
 800925e:	2b02      	cmp	r3, #2
 8009260:	d901      	bls.n	8009266 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8009262:	2303      	movs	r3, #3
 8009264:	e167      	b.n	8009536 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8009266:	4b0b      	ldr	r3, [pc, #44]	; (8009294 <HAL_RCC_OscConfig+0x240>)
 8009268:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800926a:	f003 0302 	and.w	r3, r3, #2
 800926e:	2b00      	cmp	r3, #0
 8009270:	d0f0      	beq.n	8009254 <HAL_RCC_OscConfig+0x200>
 8009272:	e01b      	b.n	80092ac <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8009274:	4b09      	ldr	r3, [pc, #36]	; (800929c <HAL_RCC_OscConfig+0x248>)
 8009276:	2200      	movs	r2, #0
 8009278:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800927a:	f7ff fc17 	bl	8008aac <HAL_GetTick>
 800927e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8009280:	e00e      	b.n	80092a0 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8009282:	f7ff fc13 	bl	8008aac <HAL_GetTick>
 8009286:	4602      	mov	r2, r0
 8009288:	693b      	ldr	r3, [r7, #16]
 800928a:	1ad3      	subs	r3, r2, r3
 800928c:	2b02      	cmp	r3, #2
 800928e:	d907      	bls.n	80092a0 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8009290:	2303      	movs	r3, #3
 8009292:	e150      	b.n	8009536 <HAL_RCC_OscConfig+0x4e2>
 8009294:	40023800 	.word	0x40023800
 8009298:	42470000 	.word	0x42470000
 800929c:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80092a0:	4b88      	ldr	r3, [pc, #544]	; (80094c4 <HAL_RCC_OscConfig+0x470>)
 80092a2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80092a4:	f003 0302 	and.w	r3, r3, #2
 80092a8:	2b00      	cmp	r3, #0
 80092aa:	d1ea      	bne.n	8009282 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80092ac:	687b      	ldr	r3, [r7, #4]
 80092ae:	681b      	ldr	r3, [r3, #0]
 80092b0:	f003 0304 	and.w	r3, r3, #4
 80092b4:	2b00      	cmp	r3, #0
 80092b6:	f000 8097 	beq.w	80093e8 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80092ba:	2300      	movs	r3, #0
 80092bc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80092be:	4b81      	ldr	r3, [pc, #516]	; (80094c4 <HAL_RCC_OscConfig+0x470>)
 80092c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80092c2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80092c6:	2b00      	cmp	r3, #0
 80092c8:	d10f      	bne.n	80092ea <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80092ca:	2300      	movs	r3, #0
 80092cc:	60bb      	str	r3, [r7, #8]
 80092ce:	4b7d      	ldr	r3, [pc, #500]	; (80094c4 <HAL_RCC_OscConfig+0x470>)
 80092d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80092d2:	4a7c      	ldr	r2, [pc, #496]	; (80094c4 <HAL_RCC_OscConfig+0x470>)
 80092d4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80092d8:	6413      	str	r3, [r2, #64]	; 0x40
 80092da:	4b7a      	ldr	r3, [pc, #488]	; (80094c4 <HAL_RCC_OscConfig+0x470>)
 80092dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80092de:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80092e2:	60bb      	str	r3, [r7, #8]
 80092e4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80092e6:	2301      	movs	r3, #1
 80092e8:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80092ea:	4b77      	ldr	r3, [pc, #476]	; (80094c8 <HAL_RCC_OscConfig+0x474>)
 80092ec:	681b      	ldr	r3, [r3, #0]
 80092ee:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80092f2:	2b00      	cmp	r3, #0
 80092f4:	d118      	bne.n	8009328 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80092f6:	4b74      	ldr	r3, [pc, #464]	; (80094c8 <HAL_RCC_OscConfig+0x474>)
 80092f8:	681b      	ldr	r3, [r3, #0]
 80092fa:	4a73      	ldr	r2, [pc, #460]	; (80094c8 <HAL_RCC_OscConfig+0x474>)
 80092fc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8009300:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8009302:	f7ff fbd3 	bl	8008aac <HAL_GetTick>
 8009306:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8009308:	e008      	b.n	800931c <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800930a:	f7ff fbcf 	bl	8008aac <HAL_GetTick>
 800930e:	4602      	mov	r2, r0
 8009310:	693b      	ldr	r3, [r7, #16]
 8009312:	1ad3      	subs	r3, r2, r3
 8009314:	2b02      	cmp	r3, #2
 8009316:	d901      	bls.n	800931c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8009318:	2303      	movs	r3, #3
 800931a:	e10c      	b.n	8009536 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800931c:	4b6a      	ldr	r3, [pc, #424]	; (80094c8 <HAL_RCC_OscConfig+0x474>)
 800931e:	681b      	ldr	r3, [r3, #0]
 8009320:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009324:	2b00      	cmp	r3, #0
 8009326:	d0f0      	beq.n	800930a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8009328:	687b      	ldr	r3, [r7, #4]
 800932a:	689b      	ldr	r3, [r3, #8]
 800932c:	2b01      	cmp	r3, #1
 800932e:	d106      	bne.n	800933e <HAL_RCC_OscConfig+0x2ea>
 8009330:	4b64      	ldr	r3, [pc, #400]	; (80094c4 <HAL_RCC_OscConfig+0x470>)
 8009332:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009334:	4a63      	ldr	r2, [pc, #396]	; (80094c4 <HAL_RCC_OscConfig+0x470>)
 8009336:	f043 0301 	orr.w	r3, r3, #1
 800933a:	6713      	str	r3, [r2, #112]	; 0x70
 800933c:	e01c      	b.n	8009378 <HAL_RCC_OscConfig+0x324>
 800933e:	687b      	ldr	r3, [r7, #4]
 8009340:	689b      	ldr	r3, [r3, #8]
 8009342:	2b05      	cmp	r3, #5
 8009344:	d10c      	bne.n	8009360 <HAL_RCC_OscConfig+0x30c>
 8009346:	4b5f      	ldr	r3, [pc, #380]	; (80094c4 <HAL_RCC_OscConfig+0x470>)
 8009348:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800934a:	4a5e      	ldr	r2, [pc, #376]	; (80094c4 <HAL_RCC_OscConfig+0x470>)
 800934c:	f043 0304 	orr.w	r3, r3, #4
 8009350:	6713      	str	r3, [r2, #112]	; 0x70
 8009352:	4b5c      	ldr	r3, [pc, #368]	; (80094c4 <HAL_RCC_OscConfig+0x470>)
 8009354:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009356:	4a5b      	ldr	r2, [pc, #364]	; (80094c4 <HAL_RCC_OscConfig+0x470>)
 8009358:	f043 0301 	orr.w	r3, r3, #1
 800935c:	6713      	str	r3, [r2, #112]	; 0x70
 800935e:	e00b      	b.n	8009378 <HAL_RCC_OscConfig+0x324>
 8009360:	4b58      	ldr	r3, [pc, #352]	; (80094c4 <HAL_RCC_OscConfig+0x470>)
 8009362:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009364:	4a57      	ldr	r2, [pc, #348]	; (80094c4 <HAL_RCC_OscConfig+0x470>)
 8009366:	f023 0301 	bic.w	r3, r3, #1
 800936a:	6713      	str	r3, [r2, #112]	; 0x70
 800936c:	4b55      	ldr	r3, [pc, #340]	; (80094c4 <HAL_RCC_OscConfig+0x470>)
 800936e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009370:	4a54      	ldr	r2, [pc, #336]	; (80094c4 <HAL_RCC_OscConfig+0x470>)
 8009372:	f023 0304 	bic.w	r3, r3, #4
 8009376:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8009378:	687b      	ldr	r3, [r7, #4]
 800937a:	689b      	ldr	r3, [r3, #8]
 800937c:	2b00      	cmp	r3, #0
 800937e:	d015      	beq.n	80093ac <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009380:	f7ff fb94 	bl	8008aac <HAL_GetTick>
 8009384:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8009386:	e00a      	b.n	800939e <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8009388:	f7ff fb90 	bl	8008aac <HAL_GetTick>
 800938c:	4602      	mov	r2, r0
 800938e:	693b      	ldr	r3, [r7, #16]
 8009390:	1ad3      	subs	r3, r2, r3
 8009392:	f241 3288 	movw	r2, #5000	; 0x1388
 8009396:	4293      	cmp	r3, r2
 8009398:	d901      	bls.n	800939e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800939a:	2303      	movs	r3, #3
 800939c:	e0cb      	b.n	8009536 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800939e:	4b49      	ldr	r3, [pc, #292]	; (80094c4 <HAL_RCC_OscConfig+0x470>)
 80093a0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80093a2:	f003 0302 	and.w	r3, r3, #2
 80093a6:	2b00      	cmp	r3, #0
 80093a8:	d0ee      	beq.n	8009388 <HAL_RCC_OscConfig+0x334>
 80093aa:	e014      	b.n	80093d6 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80093ac:	f7ff fb7e 	bl	8008aac <HAL_GetTick>
 80093b0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80093b2:	e00a      	b.n	80093ca <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80093b4:	f7ff fb7a 	bl	8008aac <HAL_GetTick>
 80093b8:	4602      	mov	r2, r0
 80093ba:	693b      	ldr	r3, [r7, #16]
 80093bc:	1ad3      	subs	r3, r2, r3
 80093be:	f241 3288 	movw	r2, #5000	; 0x1388
 80093c2:	4293      	cmp	r3, r2
 80093c4:	d901      	bls.n	80093ca <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80093c6:	2303      	movs	r3, #3
 80093c8:	e0b5      	b.n	8009536 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80093ca:	4b3e      	ldr	r3, [pc, #248]	; (80094c4 <HAL_RCC_OscConfig+0x470>)
 80093cc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80093ce:	f003 0302 	and.w	r3, r3, #2
 80093d2:	2b00      	cmp	r3, #0
 80093d4:	d1ee      	bne.n	80093b4 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80093d6:	7dfb      	ldrb	r3, [r7, #23]
 80093d8:	2b01      	cmp	r3, #1
 80093da:	d105      	bne.n	80093e8 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80093dc:	4b39      	ldr	r3, [pc, #228]	; (80094c4 <HAL_RCC_OscConfig+0x470>)
 80093de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80093e0:	4a38      	ldr	r2, [pc, #224]	; (80094c4 <HAL_RCC_OscConfig+0x470>)
 80093e2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80093e6:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80093e8:	687b      	ldr	r3, [r7, #4]
 80093ea:	699b      	ldr	r3, [r3, #24]
 80093ec:	2b00      	cmp	r3, #0
 80093ee:	f000 80a1 	beq.w	8009534 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80093f2:	4b34      	ldr	r3, [pc, #208]	; (80094c4 <HAL_RCC_OscConfig+0x470>)
 80093f4:	689b      	ldr	r3, [r3, #8]
 80093f6:	f003 030c 	and.w	r3, r3, #12
 80093fa:	2b08      	cmp	r3, #8
 80093fc:	d05c      	beq.n	80094b8 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80093fe:	687b      	ldr	r3, [r7, #4]
 8009400:	699b      	ldr	r3, [r3, #24]
 8009402:	2b02      	cmp	r3, #2
 8009404:	d141      	bne.n	800948a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8009406:	4b31      	ldr	r3, [pc, #196]	; (80094cc <HAL_RCC_OscConfig+0x478>)
 8009408:	2200      	movs	r2, #0
 800940a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800940c:	f7ff fb4e 	bl	8008aac <HAL_GetTick>
 8009410:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8009412:	e008      	b.n	8009426 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8009414:	f7ff fb4a 	bl	8008aac <HAL_GetTick>
 8009418:	4602      	mov	r2, r0
 800941a:	693b      	ldr	r3, [r7, #16]
 800941c:	1ad3      	subs	r3, r2, r3
 800941e:	2b02      	cmp	r3, #2
 8009420:	d901      	bls.n	8009426 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8009422:	2303      	movs	r3, #3
 8009424:	e087      	b.n	8009536 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8009426:	4b27      	ldr	r3, [pc, #156]	; (80094c4 <HAL_RCC_OscConfig+0x470>)
 8009428:	681b      	ldr	r3, [r3, #0]
 800942a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800942e:	2b00      	cmp	r3, #0
 8009430:	d1f0      	bne.n	8009414 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8009432:	687b      	ldr	r3, [r7, #4]
 8009434:	69da      	ldr	r2, [r3, #28]
 8009436:	687b      	ldr	r3, [r7, #4]
 8009438:	6a1b      	ldr	r3, [r3, #32]
 800943a:	431a      	orrs	r2, r3
 800943c:	687b      	ldr	r3, [r7, #4]
 800943e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009440:	019b      	lsls	r3, r3, #6
 8009442:	431a      	orrs	r2, r3
 8009444:	687b      	ldr	r3, [r7, #4]
 8009446:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009448:	085b      	lsrs	r3, r3, #1
 800944a:	3b01      	subs	r3, #1
 800944c:	041b      	lsls	r3, r3, #16
 800944e:	431a      	orrs	r2, r3
 8009450:	687b      	ldr	r3, [r7, #4]
 8009452:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009454:	061b      	lsls	r3, r3, #24
 8009456:	491b      	ldr	r1, [pc, #108]	; (80094c4 <HAL_RCC_OscConfig+0x470>)
 8009458:	4313      	orrs	r3, r2
 800945a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800945c:	4b1b      	ldr	r3, [pc, #108]	; (80094cc <HAL_RCC_OscConfig+0x478>)
 800945e:	2201      	movs	r2, #1
 8009460:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8009462:	f7ff fb23 	bl	8008aac <HAL_GetTick>
 8009466:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8009468:	e008      	b.n	800947c <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800946a:	f7ff fb1f 	bl	8008aac <HAL_GetTick>
 800946e:	4602      	mov	r2, r0
 8009470:	693b      	ldr	r3, [r7, #16]
 8009472:	1ad3      	subs	r3, r2, r3
 8009474:	2b02      	cmp	r3, #2
 8009476:	d901      	bls.n	800947c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8009478:	2303      	movs	r3, #3
 800947a:	e05c      	b.n	8009536 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800947c:	4b11      	ldr	r3, [pc, #68]	; (80094c4 <HAL_RCC_OscConfig+0x470>)
 800947e:	681b      	ldr	r3, [r3, #0]
 8009480:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009484:	2b00      	cmp	r3, #0
 8009486:	d0f0      	beq.n	800946a <HAL_RCC_OscConfig+0x416>
 8009488:	e054      	b.n	8009534 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800948a:	4b10      	ldr	r3, [pc, #64]	; (80094cc <HAL_RCC_OscConfig+0x478>)
 800948c:	2200      	movs	r2, #0
 800948e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8009490:	f7ff fb0c 	bl	8008aac <HAL_GetTick>
 8009494:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8009496:	e008      	b.n	80094aa <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8009498:	f7ff fb08 	bl	8008aac <HAL_GetTick>
 800949c:	4602      	mov	r2, r0
 800949e:	693b      	ldr	r3, [r7, #16]
 80094a0:	1ad3      	subs	r3, r2, r3
 80094a2:	2b02      	cmp	r3, #2
 80094a4:	d901      	bls.n	80094aa <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80094a6:	2303      	movs	r3, #3
 80094a8:	e045      	b.n	8009536 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80094aa:	4b06      	ldr	r3, [pc, #24]	; (80094c4 <HAL_RCC_OscConfig+0x470>)
 80094ac:	681b      	ldr	r3, [r3, #0]
 80094ae:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80094b2:	2b00      	cmp	r3, #0
 80094b4:	d1f0      	bne.n	8009498 <HAL_RCC_OscConfig+0x444>
 80094b6:	e03d      	b.n	8009534 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80094b8:	687b      	ldr	r3, [r7, #4]
 80094ba:	699b      	ldr	r3, [r3, #24]
 80094bc:	2b01      	cmp	r3, #1
 80094be:	d107      	bne.n	80094d0 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80094c0:	2301      	movs	r3, #1
 80094c2:	e038      	b.n	8009536 <HAL_RCC_OscConfig+0x4e2>
 80094c4:	40023800 	.word	0x40023800
 80094c8:	40007000 	.word	0x40007000
 80094cc:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80094d0:	4b1b      	ldr	r3, [pc, #108]	; (8009540 <HAL_RCC_OscConfig+0x4ec>)
 80094d2:	685b      	ldr	r3, [r3, #4]
 80094d4:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80094d6:	687b      	ldr	r3, [r7, #4]
 80094d8:	699b      	ldr	r3, [r3, #24]
 80094da:	2b01      	cmp	r3, #1
 80094dc:	d028      	beq.n	8009530 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80094de:	68fb      	ldr	r3, [r7, #12]
 80094e0:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80094e4:	687b      	ldr	r3, [r7, #4]
 80094e6:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80094e8:	429a      	cmp	r2, r3
 80094ea:	d121      	bne.n	8009530 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80094ec:	68fb      	ldr	r3, [r7, #12]
 80094ee:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80094f2:	687b      	ldr	r3, [r7, #4]
 80094f4:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80094f6:	429a      	cmp	r2, r3
 80094f8:	d11a      	bne.n	8009530 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80094fa:	68fa      	ldr	r2, [r7, #12]
 80094fc:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8009500:	4013      	ands	r3, r2
 8009502:	687a      	ldr	r2, [r7, #4]
 8009504:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8009506:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8009508:	4293      	cmp	r3, r2
 800950a:	d111      	bne.n	8009530 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800950c:	68fb      	ldr	r3, [r7, #12]
 800950e:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8009512:	687b      	ldr	r3, [r7, #4]
 8009514:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009516:	085b      	lsrs	r3, r3, #1
 8009518:	3b01      	subs	r3, #1
 800951a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800951c:	429a      	cmp	r2, r3
 800951e:	d107      	bne.n	8009530 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8009520:	68fb      	ldr	r3, [r7, #12]
 8009522:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8009526:	687b      	ldr	r3, [r7, #4]
 8009528:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800952a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800952c:	429a      	cmp	r2, r3
 800952e:	d001      	beq.n	8009534 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8009530:	2301      	movs	r3, #1
 8009532:	e000      	b.n	8009536 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8009534:	2300      	movs	r3, #0
}
 8009536:	4618      	mov	r0, r3
 8009538:	3718      	adds	r7, #24
 800953a:	46bd      	mov	sp, r7
 800953c:	bd80      	pop	{r7, pc}
 800953e:	bf00      	nop
 8009540:	40023800 	.word	0x40023800

08009544 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8009544:	b580      	push	{r7, lr}
 8009546:	b084      	sub	sp, #16
 8009548:	af00      	add	r7, sp, #0
 800954a:	6078      	str	r0, [r7, #4]
 800954c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800954e:	687b      	ldr	r3, [r7, #4]
 8009550:	2b00      	cmp	r3, #0
 8009552:	d101      	bne.n	8009558 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8009554:	2301      	movs	r3, #1
 8009556:	e0cc      	b.n	80096f2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8009558:	4b68      	ldr	r3, [pc, #416]	; (80096fc <HAL_RCC_ClockConfig+0x1b8>)
 800955a:	681b      	ldr	r3, [r3, #0]
 800955c:	f003 0307 	and.w	r3, r3, #7
 8009560:	683a      	ldr	r2, [r7, #0]
 8009562:	429a      	cmp	r2, r3
 8009564:	d90c      	bls.n	8009580 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8009566:	4b65      	ldr	r3, [pc, #404]	; (80096fc <HAL_RCC_ClockConfig+0x1b8>)
 8009568:	683a      	ldr	r2, [r7, #0]
 800956a:	b2d2      	uxtb	r2, r2
 800956c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800956e:	4b63      	ldr	r3, [pc, #396]	; (80096fc <HAL_RCC_ClockConfig+0x1b8>)
 8009570:	681b      	ldr	r3, [r3, #0]
 8009572:	f003 0307 	and.w	r3, r3, #7
 8009576:	683a      	ldr	r2, [r7, #0]
 8009578:	429a      	cmp	r2, r3
 800957a:	d001      	beq.n	8009580 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800957c:	2301      	movs	r3, #1
 800957e:	e0b8      	b.n	80096f2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8009580:	687b      	ldr	r3, [r7, #4]
 8009582:	681b      	ldr	r3, [r3, #0]
 8009584:	f003 0302 	and.w	r3, r3, #2
 8009588:	2b00      	cmp	r3, #0
 800958a:	d020      	beq.n	80095ce <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800958c:	687b      	ldr	r3, [r7, #4]
 800958e:	681b      	ldr	r3, [r3, #0]
 8009590:	f003 0304 	and.w	r3, r3, #4
 8009594:	2b00      	cmp	r3, #0
 8009596:	d005      	beq.n	80095a4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8009598:	4b59      	ldr	r3, [pc, #356]	; (8009700 <HAL_RCC_ClockConfig+0x1bc>)
 800959a:	689b      	ldr	r3, [r3, #8]
 800959c:	4a58      	ldr	r2, [pc, #352]	; (8009700 <HAL_RCC_ClockConfig+0x1bc>)
 800959e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80095a2:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80095a4:	687b      	ldr	r3, [r7, #4]
 80095a6:	681b      	ldr	r3, [r3, #0]
 80095a8:	f003 0308 	and.w	r3, r3, #8
 80095ac:	2b00      	cmp	r3, #0
 80095ae:	d005      	beq.n	80095bc <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80095b0:	4b53      	ldr	r3, [pc, #332]	; (8009700 <HAL_RCC_ClockConfig+0x1bc>)
 80095b2:	689b      	ldr	r3, [r3, #8]
 80095b4:	4a52      	ldr	r2, [pc, #328]	; (8009700 <HAL_RCC_ClockConfig+0x1bc>)
 80095b6:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80095ba:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80095bc:	4b50      	ldr	r3, [pc, #320]	; (8009700 <HAL_RCC_ClockConfig+0x1bc>)
 80095be:	689b      	ldr	r3, [r3, #8]
 80095c0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80095c4:	687b      	ldr	r3, [r7, #4]
 80095c6:	689b      	ldr	r3, [r3, #8]
 80095c8:	494d      	ldr	r1, [pc, #308]	; (8009700 <HAL_RCC_ClockConfig+0x1bc>)
 80095ca:	4313      	orrs	r3, r2
 80095cc:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80095ce:	687b      	ldr	r3, [r7, #4]
 80095d0:	681b      	ldr	r3, [r3, #0]
 80095d2:	f003 0301 	and.w	r3, r3, #1
 80095d6:	2b00      	cmp	r3, #0
 80095d8:	d044      	beq.n	8009664 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80095da:	687b      	ldr	r3, [r7, #4]
 80095dc:	685b      	ldr	r3, [r3, #4]
 80095de:	2b01      	cmp	r3, #1
 80095e0:	d107      	bne.n	80095f2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80095e2:	4b47      	ldr	r3, [pc, #284]	; (8009700 <HAL_RCC_ClockConfig+0x1bc>)
 80095e4:	681b      	ldr	r3, [r3, #0]
 80095e6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80095ea:	2b00      	cmp	r3, #0
 80095ec:	d119      	bne.n	8009622 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80095ee:	2301      	movs	r3, #1
 80095f0:	e07f      	b.n	80096f2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80095f2:	687b      	ldr	r3, [r7, #4]
 80095f4:	685b      	ldr	r3, [r3, #4]
 80095f6:	2b02      	cmp	r3, #2
 80095f8:	d003      	beq.n	8009602 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80095fa:	687b      	ldr	r3, [r7, #4]
 80095fc:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80095fe:	2b03      	cmp	r3, #3
 8009600:	d107      	bne.n	8009612 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8009602:	4b3f      	ldr	r3, [pc, #252]	; (8009700 <HAL_RCC_ClockConfig+0x1bc>)
 8009604:	681b      	ldr	r3, [r3, #0]
 8009606:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800960a:	2b00      	cmp	r3, #0
 800960c:	d109      	bne.n	8009622 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800960e:	2301      	movs	r3, #1
 8009610:	e06f      	b.n	80096f2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8009612:	4b3b      	ldr	r3, [pc, #236]	; (8009700 <HAL_RCC_ClockConfig+0x1bc>)
 8009614:	681b      	ldr	r3, [r3, #0]
 8009616:	f003 0302 	and.w	r3, r3, #2
 800961a:	2b00      	cmp	r3, #0
 800961c:	d101      	bne.n	8009622 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800961e:	2301      	movs	r3, #1
 8009620:	e067      	b.n	80096f2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8009622:	4b37      	ldr	r3, [pc, #220]	; (8009700 <HAL_RCC_ClockConfig+0x1bc>)
 8009624:	689b      	ldr	r3, [r3, #8]
 8009626:	f023 0203 	bic.w	r2, r3, #3
 800962a:	687b      	ldr	r3, [r7, #4]
 800962c:	685b      	ldr	r3, [r3, #4]
 800962e:	4934      	ldr	r1, [pc, #208]	; (8009700 <HAL_RCC_ClockConfig+0x1bc>)
 8009630:	4313      	orrs	r3, r2
 8009632:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8009634:	f7ff fa3a 	bl	8008aac <HAL_GetTick>
 8009638:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800963a:	e00a      	b.n	8009652 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800963c:	f7ff fa36 	bl	8008aac <HAL_GetTick>
 8009640:	4602      	mov	r2, r0
 8009642:	68fb      	ldr	r3, [r7, #12]
 8009644:	1ad3      	subs	r3, r2, r3
 8009646:	f241 3288 	movw	r2, #5000	; 0x1388
 800964a:	4293      	cmp	r3, r2
 800964c:	d901      	bls.n	8009652 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800964e:	2303      	movs	r3, #3
 8009650:	e04f      	b.n	80096f2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8009652:	4b2b      	ldr	r3, [pc, #172]	; (8009700 <HAL_RCC_ClockConfig+0x1bc>)
 8009654:	689b      	ldr	r3, [r3, #8]
 8009656:	f003 020c 	and.w	r2, r3, #12
 800965a:	687b      	ldr	r3, [r7, #4]
 800965c:	685b      	ldr	r3, [r3, #4]
 800965e:	009b      	lsls	r3, r3, #2
 8009660:	429a      	cmp	r2, r3
 8009662:	d1eb      	bne.n	800963c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8009664:	4b25      	ldr	r3, [pc, #148]	; (80096fc <HAL_RCC_ClockConfig+0x1b8>)
 8009666:	681b      	ldr	r3, [r3, #0]
 8009668:	f003 0307 	and.w	r3, r3, #7
 800966c:	683a      	ldr	r2, [r7, #0]
 800966e:	429a      	cmp	r2, r3
 8009670:	d20c      	bcs.n	800968c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8009672:	4b22      	ldr	r3, [pc, #136]	; (80096fc <HAL_RCC_ClockConfig+0x1b8>)
 8009674:	683a      	ldr	r2, [r7, #0]
 8009676:	b2d2      	uxtb	r2, r2
 8009678:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800967a:	4b20      	ldr	r3, [pc, #128]	; (80096fc <HAL_RCC_ClockConfig+0x1b8>)
 800967c:	681b      	ldr	r3, [r3, #0]
 800967e:	f003 0307 	and.w	r3, r3, #7
 8009682:	683a      	ldr	r2, [r7, #0]
 8009684:	429a      	cmp	r2, r3
 8009686:	d001      	beq.n	800968c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8009688:	2301      	movs	r3, #1
 800968a:	e032      	b.n	80096f2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800968c:	687b      	ldr	r3, [r7, #4]
 800968e:	681b      	ldr	r3, [r3, #0]
 8009690:	f003 0304 	and.w	r3, r3, #4
 8009694:	2b00      	cmp	r3, #0
 8009696:	d008      	beq.n	80096aa <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8009698:	4b19      	ldr	r3, [pc, #100]	; (8009700 <HAL_RCC_ClockConfig+0x1bc>)
 800969a:	689b      	ldr	r3, [r3, #8]
 800969c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80096a0:	687b      	ldr	r3, [r7, #4]
 80096a2:	68db      	ldr	r3, [r3, #12]
 80096a4:	4916      	ldr	r1, [pc, #88]	; (8009700 <HAL_RCC_ClockConfig+0x1bc>)
 80096a6:	4313      	orrs	r3, r2
 80096a8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80096aa:	687b      	ldr	r3, [r7, #4]
 80096ac:	681b      	ldr	r3, [r3, #0]
 80096ae:	f003 0308 	and.w	r3, r3, #8
 80096b2:	2b00      	cmp	r3, #0
 80096b4:	d009      	beq.n	80096ca <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80096b6:	4b12      	ldr	r3, [pc, #72]	; (8009700 <HAL_RCC_ClockConfig+0x1bc>)
 80096b8:	689b      	ldr	r3, [r3, #8]
 80096ba:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80096be:	687b      	ldr	r3, [r7, #4]
 80096c0:	691b      	ldr	r3, [r3, #16]
 80096c2:	00db      	lsls	r3, r3, #3
 80096c4:	490e      	ldr	r1, [pc, #56]	; (8009700 <HAL_RCC_ClockConfig+0x1bc>)
 80096c6:	4313      	orrs	r3, r2
 80096c8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80096ca:	f000 f821 	bl	8009710 <HAL_RCC_GetSysClockFreq>
 80096ce:	4602      	mov	r2, r0
 80096d0:	4b0b      	ldr	r3, [pc, #44]	; (8009700 <HAL_RCC_ClockConfig+0x1bc>)
 80096d2:	689b      	ldr	r3, [r3, #8]
 80096d4:	091b      	lsrs	r3, r3, #4
 80096d6:	f003 030f 	and.w	r3, r3, #15
 80096da:	490a      	ldr	r1, [pc, #40]	; (8009704 <HAL_RCC_ClockConfig+0x1c0>)
 80096dc:	5ccb      	ldrb	r3, [r1, r3]
 80096de:	fa22 f303 	lsr.w	r3, r2, r3
 80096e2:	4a09      	ldr	r2, [pc, #36]	; (8009708 <HAL_RCC_ClockConfig+0x1c4>)
 80096e4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80096e6:	4b09      	ldr	r3, [pc, #36]	; (800970c <HAL_RCC_ClockConfig+0x1c8>)
 80096e8:	681b      	ldr	r3, [r3, #0]
 80096ea:	4618      	mov	r0, r3
 80096ec:	f7ff f99a 	bl	8008a24 <HAL_InitTick>

  return HAL_OK;
 80096f0:	2300      	movs	r3, #0
}
 80096f2:	4618      	mov	r0, r3
 80096f4:	3710      	adds	r7, #16
 80096f6:	46bd      	mov	sp, r7
 80096f8:	bd80      	pop	{r7, pc}
 80096fa:	bf00      	nop
 80096fc:	40023c00 	.word	0x40023c00
 8009700:	40023800 	.word	0x40023800
 8009704:	0800a178 	.word	0x0800a178
 8009708:	20000010 	.word	0x20000010
 800970c:	20000014 	.word	0x20000014

08009710 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8009710:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8009714:	b094      	sub	sp, #80	; 0x50
 8009716:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8009718:	2300      	movs	r3, #0
 800971a:	647b      	str	r3, [r7, #68]	; 0x44
 800971c:	2300      	movs	r3, #0
 800971e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8009720:	2300      	movs	r3, #0
 8009722:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8009724:	2300      	movs	r3, #0
 8009726:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8009728:	4b79      	ldr	r3, [pc, #484]	; (8009910 <HAL_RCC_GetSysClockFreq+0x200>)
 800972a:	689b      	ldr	r3, [r3, #8]
 800972c:	f003 030c 	and.w	r3, r3, #12
 8009730:	2b08      	cmp	r3, #8
 8009732:	d00d      	beq.n	8009750 <HAL_RCC_GetSysClockFreq+0x40>
 8009734:	2b08      	cmp	r3, #8
 8009736:	f200 80e1 	bhi.w	80098fc <HAL_RCC_GetSysClockFreq+0x1ec>
 800973a:	2b00      	cmp	r3, #0
 800973c:	d002      	beq.n	8009744 <HAL_RCC_GetSysClockFreq+0x34>
 800973e:	2b04      	cmp	r3, #4
 8009740:	d003      	beq.n	800974a <HAL_RCC_GetSysClockFreq+0x3a>
 8009742:	e0db      	b.n	80098fc <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8009744:	4b73      	ldr	r3, [pc, #460]	; (8009914 <HAL_RCC_GetSysClockFreq+0x204>)
 8009746:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8009748:	e0db      	b.n	8009902 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800974a:	4b73      	ldr	r3, [pc, #460]	; (8009918 <HAL_RCC_GetSysClockFreq+0x208>)
 800974c:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800974e:	e0d8      	b.n	8009902 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8009750:	4b6f      	ldr	r3, [pc, #444]	; (8009910 <HAL_RCC_GetSysClockFreq+0x200>)
 8009752:	685b      	ldr	r3, [r3, #4]
 8009754:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8009758:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800975a:	4b6d      	ldr	r3, [pc, #436]	; (8009910 <HAL_RCC_GetSysClockFreq+0x200>)
 800975c:	685b      	ldr	r3, [r3, #4]
 800975e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8009762:	2b00      	cmp	r3, #0
 8009764:	d063      	beq.n	800982e <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8009766:	4b6a      	ldr	r3, [pc, #424]	; (8009910 <HAL_RCC_GetSysClockFreq+0x200>)
 8009768:	685b      	ldr	r3, [r3, #4]
 800976a:	099b      	lsrs	r3, r3, #6
 800976c:	2200      	movs	r2, #0
 800976e:	63bb      	str	r3, [r7, #56]	; 0x38
 8009770:	63fa      	str	r2, [r7, #60]	; 0x3c
 8009772:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009774:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009778:	633b      	str	r3, [r7, #48]	; 0x30
 800977a:	2300      	movs	r3, #0
 800977c:	637b      	str	r3, [r7, #52]	; 0x34
 800977e:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8009782:	4622      	mov	r2, r4
 8009784:	462b      	mov	r3, r5
 8009786:	f04f 0000 	mov.w	r0, #0
 800978a:	f04f 0100 	mov.w	r1, #0
 800978e:	0159      	lsls	r1, r3, #5
 8009790:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8009794:	0150      	lsls	r0, r2, #5
 8009796:	4602      	mov	r2, r0
 8009798:	460b      	mov	r3, r1
 800979a:	4621      	mov	r1, r4
 800979c:	1a51      	subs	r1, r2, r1
 800979e:	6139      	str	r1, [r7, #16]
 80097a0:	4629      	mov	r1, r5
 80097a2:	eb63 0301 	sbc.w	r3, r3, r1
 80097a6:	617b      	str	r3, [r7, #20]
 80097a8:	f04f 0200 	mov.w	r2, #0
 80097ac:	f04f 0300 	mov.w	r3, #0
 80097b0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80097b4:	4659      	mov	r1, fp
 80097b6:	018b      	lsls	r3, r1, #6
 80097b8:	4651      	mov	r1, sl
 80097ba:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80097be:	4651      	mov	r1, sl
 80097c0:	018a      	lsls	r2, r1, #6
 80097c2:	4651      	mov	r1, sl
 80097c4:	ebb2 0801 	subs.w	r8, r2, r1
 80097c8:	4659      	mov	r1, fp
 80097ca:	eb63 0901 	sbc.w	r9, r3, r1
 80097ce:	f04f 0200 	mov.w	r2, #0
 80097d2:	f04f 0300 	mov.w	r3, #0
 80097d6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80097da:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80097de:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80097e2:	4690      	mov	r8, r2
 80097e4:	4699      	mov	r9, r3
 80097e6:	4623      	mov	r3, r4
 80097e8:	eb18 0303 	adds.w	r3, r8, r3
 80097ec:	60bb      	str	r3, [r7, #8]
 80097ee:	462b      	mov	r3, r5
 80097f0:	eb49 0303 	adc.w	r3, r9, r3
 80097f4:	60fb      	str	r3, [r7, #12]
 80097f6:	f04f 0200 	mov.w	r2, #0
 80097fa:	f04f 0300 	mov.w	r3, #0
 80097fe:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8009802:	4629      	mov	r1, r5
 8009804:	024b      	lsls	r3, r1, #9
 8009806:	4621      	mov	r1, r4
 8009808:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800980c:	4621      	mov	r1, r4
 800980e:	024a      	lsls	r2, r1, #9
 8009810:	4610      	mov	r0, r2
 8009812:	4619      	mov	r1, r3
 8009814:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8009816:	2200      	movs	r2, #0
 8009818:	62bb      	str	r3, [r7, #40]	; 0x28
 800981a:	62fa      	str	r2, [r7, #44]	; 0x2c
 800981c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8009820:	f7fe fcd8 	bl	80081d4 <__aeabi_uldivmod>
 8009824:	4602      	mov	r2, r0
 8009826:	460b      	mov	r3, r1
 8009828:	4613      	mov	r3, r2
 800982a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800982c:	e058      	b.n	80098e0 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800982e:	4b38      	ldr	r3, [pc, #224]	; (8009910 <HAL_RCC_GetSysClockFreq+0x200>)
 8009830:	685b      	ldr	r3, [r3, #4]
 8009832:	099b      	lsrs	r3, r3, #6
 8009834:	2200      	movs	r2, #0
 8009836:	4618      	mov	r0, r3
 8009838:	4611      	mov	r1, r2
 800983a:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800983e:	623b      	str	r3, [r7, #32]
 8009840:	2300      	movs	r3, #0
 8009842:	627b      	str	r3, [r7, #36]	; 0x24
 8009844:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8009848:	4642      	mov	r2, r8
 800984a:	464b      	mov	r3, r9
 800984c:	f04f 0000 	mov.w	r0, #0
 8009850:	f04f 0100 	mov.w	r1, #0
 8009854:	0159      	lsls	r1, r3, #5
 8009856:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800985a:	0150      	lsls	r0, r2, #5
 800985c:	4602      	mov	r2, r0
 800985e:	460b      	mov	r3, r1
 8009860:	4641      	mov	r1, r8
 8009862:	ebb2 0a01 	subs.w	sl, r2, r1
 8009866:	4649      	mov	r1, r9
 8009868:	eb63 0b01 	sbc.w	fp, r3, r1
 800986c:	f04f 0200 	mov.w	r2, #0
 8009870:	f04f 0300 	mov.w	r3, #0
 8009874:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8009878:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 800987c:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8009880:	ebb2 040a 	subs.w	r4, r2, sl
 8009884:	eb63 050b 	sbc.w	r5, r3, fp
 8009888:	f04f 0200 	mov.w	r2, #0
 800988c:	f04f 0300 	mov.w	r3, #0
 8009890:	00eb      	lsls	r3, r5, #3
 8009892:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8009896:	00e2      	lsls	r2, r4, #3
 8009898:	4614      	mov	r4, r2
 800989a:	461d      	mov	r5, r3
 800989c:	4643      	mov	r3, r8
 800989e:	18e3      	adds	r3, r4, r3
 80098a0:	603b      	str	r3, [r7, #0]
 80098a2:	464b      	mov	r3, r9
 80098a4:	eb45 0303 	adc.w	r3, r5, r3
 80098a8:	607b      	str	r3, [r7, #4]
 80098aa:	f04f 0200 	mov.w	r2, #0
 80098ae:	f04f 0300 	mov.w	r3, #0
 80098b2:	e9d7 4500 	ldrd	r4, r5, [r7]
 80098b6:	4629      	mov	r1, r5
 80098b8:	028b      	lsls	r3, r1, #10
 80098ba:	4621      	mov	r1, r4
 80098bc:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80098c0:	4621      	mov	r1, r4
 80098c2:	028a      	lsls	r2, r1, #10
 80098c4:	4610      	mov	r0, r2
 80098c6:	4619      	mov	r1, r3
 80098c8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80098ca:	2200      	movs	r2, #0
 80098cc:	61bb      	str	r3, [r7, #24]
 80098ce:	61fa      	str	r2, [r7, #28]
 80098d0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80098d4:	f7fe fc7e 	bl	80081d4 <__aeabi_uldivmod>
 80098d8:	4602      	mov	r2, r0
 80098da:	460b      	mov	r3, r1
 80098dc:	4613      	mov	r3, r2
 80098de:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80098e0:	4b0b      	ldr	r3, [pc, #44]	; (8009910 <HAL_RCC_GetSysClockFreq+0x200>)
 80098e2:	685b      	ldr	r3, [r3, #4]
 80098e4:	0c1b      	lsrs	r3, r3, #16
 80098e6:	f003 0303 	and.w	r3, r3, #3
 80098ea:	3301      	adds	r3, #1
 80098ec:	005b      	lsls	r3, r3, #1
 80098ee:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 80098f0:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80098f2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80098f4:	fbb2 f3f3 	udiv	r3, r2, r3
 80098f8:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80098fa:	e002      	b.n	8009902 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80098fc:	4b05      	ldr	r3, [pc, #20]	; (8009914 <HAL_RCC_GetSysClockFreq+0x204>)
 80098fe:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8009900:	bf00      	nop
    }
  }
  return sysclockfreq;
 8009902:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8009904:	4618      	mov	r0, r3
 8009906:	3750      	adds	r7, #80	; 0x50
 8009908:	46bd      	mov	sp, r7
 800990a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800990e:	bf00      	nop
 8009910:	40023800 	.word	0x40023800
 8009914:	00f42400 	.word	0x00f42400
 8009918:	007a1200 	.word	0x007a1200

0800991c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800991c:	b480      	push	{r7}
 800991e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8009920:	4b03      	ldr	r3, [pc, #12]	; (8009930 <HAL_RCC_GetHCLKFreq+0x14>)
 8009922:	681b      	ldr	r3, [r3, #0]
}
 8009924:	4618      	mov	r0, r3
 8009926:	46bd      	mov	sp, r7
 8009928:	f85d 7b04 	ldr.w	r7, [sp], #4
 800992c:	4770      	bx	lr
 800992e:	bf00      	nop
 8009930:	20000010 	.word	0x20000010

08009934 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8009934:	b580      	push	{r7, lr}
 8009936:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8009938:	f7ff fff0 	bl	800991c <HAL_RCC_GetHCLKFreq>
 800993c:	4602      	mov	r2, r0
 800993e:	4b05      	ldr	r3, [pc, #20]	; (8009954 <HAL_RCC_GetPCLK1Freq+0x20>)
 8009940:	689b      	ldr	r3, [r3, #8]
 8009942:	0a9b      	lsrs	r3, r3, #10
 8009944:	f003 0307 	and.w	r3, r3, #7
 8009948:	4903      	ldr	r1, [pc, #12]	; (8009958 <HAL_RCC_GetPCLK1Freq+0x24>)
 800994a:	5ccb      	ldrb	r3, [r1, r3]
 800994c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8009950:	4618      	mov	r0, r3
 8009952:	bd80      	pop	{r7, pc}
 8009954:	40023800 	.word	0x40023800
 8009958:	0800a188 	.word	0x0800a188

0800995c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800995c:	b580      	push	{r7, lr}
 800995e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8009960:	f7ff ffdc 	bl	800991c <HAL_RCC_GetHCLKFreq>
 8009964:	4602      	mov	r2, r0
 8009966:	4b05      	ldr	r3, [pc, #20]	; (800997c <HAL_RCC_GetPCLK2Freq+0x20>)
 8009968:	689b      	ldr	r3, [r3, #8]
 800996a:	0b5b      	lsrs	r3, r3, #13
 800996c:	f003 0307 	and.w	r3, r3, #7
 8009970:	4903      	ldr	r1, [pc, #12]	; (8009980 <HAL_RCC_GetPCLK2Freq+0x24>)
 8009972:	5ccb      	ldrb	r3, [r1, r3]
 8009974:	fa22 f303 	lsr.w	r3, r2, r3
}
 8009978:	4618      	mov	r0, r3
 800997a:	bd80      	pop	{r7, pc}
 800997c:	40023800 	.word	0x40023800
 8009980:	0800a188 	.word	0x0800a188

08009984 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8009984:	b580      	push	{r7, lr}
 8009986:	b082      	sub	sp, #8
 8009988:	af00      	add	r7, sp, #0
 800998a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800998c:	687b      	ldr	r3, [r7, #4]
 800998e:	2b00      	cmp	r3, #0
 8009990:	d101      	bne.n	8009996 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8009992:	2301      	movs	r3, #1
 8009994:	e03f      	b.n	8009a16 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8009996:	687b      	ldr	r3, [r7, #4]
 8009998:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800999c:	b2db      	uxtb	r3, r3
 800999e:	2b00      	cmp	r3, #0
 80099a0:	d106      	bne.n	80099b0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80099a2:	687b      	ldr	r3, [r7, #4]
 80099a4:	2200      	movs	r2, #0
 80099a6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80099aa:	6878      	ldr	r0, [r7, #4]
 80099ac:	f7fe ff2e 	bl	800880c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80099b0:	687b      	ldr	r3, [r7, #4]
 80099b2:	2224      	movs	r2, #36	; 0x24
 80099b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80099b8:	687b      	ldr	r3, [r7, #4]
 80099ba:	681b      	ldr	r3, [r3, #0]
 80099bc:	68da      	ldr	r2, [r3, #12]
 80099be:	687b      	ldr	r3, [r7, #4]
 80099c0:	681b      	ldr	r3, [r3, #0]
 80099c2:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80099c6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80099c8:	6878      	ldr	r0, [r7, #4]
 80099ca:	f000 f929 	bl	8009c20 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80099ce:	687b      	ldr	r3, [r7, #4]
 80099d0:	681b      	ldr	r3, [r3, #0]
 80099d2:	691a      	ldr	r2, [r3, #16]
 80099d4:	687b      	ldr	r3, [r7, #4]
 80099d6:	681b      	ldr	r3, [r3, #0]
 80099d8:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80099dc:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80099de:	687b      	ldr	r3, [r7, #4]
 80099e0:	681b      	ldr	r3, [r3, #0]
 80099e2:	695a      	ldr	r2, [r3, #20]
 80099e4:	687b      	ldr	r3, [r7, #4]
 80099e6:	681b      	ldr	r3, [r3, #0]
 80099e8:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80099ec:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80099ee:	687b      	ldr	r3, [r7, #4]
 80099f0:	681b      	ldr	r3, [r3, #0]
 80099f2:	68da      	ldr	r2, [r3, #12]
 80099f4:	687b      	ldr	r3, [r7, #4]
 80099f6:	681b      	ldr	r3, [r3, #0]
 80099f8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80099fc:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80099fe:	687b      	ldr	r3, [r7, #4]
 8009a00:	2200      	movs	r2, #0
 8009a02:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8009a04:	687b      	ldr	r3, [r7, #4]
 8009a06:	2220      	movs	r2, #32
 8009a08:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8009a0c:	687b      	ldr	r3, [r7, #4]
 8009a0e:	2220      	movs	r2, #32
 8009a10:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8009a14:	2300      	movs	r3, #0
}
 8009a16:	4618      	mov	r0, r3
 8009a18:	3708      	adds	r7, #8
 8009a1a:	46bd      	mov	sp, r7
 8009a1c:	bd80      	pop	{r7, pc}

08009a1e <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8009a1e:	b580      	push	{r7, lr}
 8009a20:	b08a      	sub	sp, #40	; 0x28
 8009a22:	af02      	add	r7, sp, #8
 8009a24:	60f8      	str	r0, [r7, #12]
 8009a26:	60b9      	str	r1, [r7, #8]
 8009a28:	603b      	str	r3, [r7, #0]
 8009a2a:	4613      	mov	r3, r2
 8009a2c:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8009a2e:	2300      	movs	r3, #0
 8009a30:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8009a32:	68fb      	ldr	r3, [r7, #12]
 8009a34:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009a38:	b2db      	uxtb	r3, r3
 8009a3a:	2b20      	cmp	r3, #32
 8009a3c:	d17c      	bne.n	8009b38 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8009a3e:	68bb      	ldr	r3, [r7, #8]
 8009a40:	2b00      	cmp	r3, #0
 8009a42:	d002      	beq.n	8009a4a <HAL_UART_Transmit+0x2c>
 8009a44:	88fb      	ldrh	r3, [r7, #6]
 8009a46:	2b00      	cmp	r3, #0
 8009a48:	d101      	bne.n	8009a4e <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8009a4a:	2301      	movs	r3, #1
 8009a4c:	e075      	b.n	8009b3a <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8009a4e:	68fb      	ldr	r3, [r7, #12]
 8009a50:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009a54:	2b01      	cmp	r3, #1
 8009a56:	d101      	bne.n	8009a5c <HAL_UART_Transmit+0x3e>
 8009a58:	2302      	movs	r3, #2
 8009a5a:	e06e      	b.n	8009b3a <HAL_UART_Transmit+0x11c>
 8009a5c:	68fb      	ldr	r3, [r7, #12]
 8009a5e:	2201      	movs	r2, #1
 8009a60:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009a64:	68fb      	ldr	r3, [r7, #12]
 8009a66:	2200      	movs	r2, #0
 8009a68:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8009a6a:	68fb      	ldr	r3, [r7, #12]
 8009a6c:	2221      	movs	r2, #33	; 0x21
 8009a6e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8009a72:	f7ff f81b 	bl	8008aac <HAL_GetTick>
 8009a76:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8009a78:	68fb      	ldr	r3, [r7, #12]
 8009a7a:	88fa      	ldrh	r2, [r7, #6]
 8009a7c:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8009a7e:	68fb      	ldr	r3, [r7, #12]
 8009a80:	88fa      	ldrh	r2, [r7, #6]
 8009a82:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009a84:	68fb      	ldr	r3, [r7, #12]
 8009a86:	689b      	ldr	r3, [r3, #8]
 8009a88:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009a8c:	d108      	bne.n	8009aa0 <HAL_UART_Transmit+0x82>
 8009a8e:	68fb      	ldr	r3, [r7, #12]
 8009a90:	691b      	ldr	r3, [r3, #16]
 8009a92:	2b00      	cmp	r3, #0
 8009a94:	d104      	bne.n	8009aa0 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8009a96:	2300      	movs	r3, #0
 8009a98:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8009a9a:	68bb      	ldr	r3, [r7, #8]
 8009a9c:	61bb      	str	r3, [r7, #24]
 8009a9e:	e003      	b.n	8009aa8 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8009aa0:	68bb      	ldr	r3, [r7, #8]
 8009aa2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8009aa4:	2300      	movs	r3, #0
 8009aa6:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8009aa8:	68fb      	ldr	r3, [r7, #12]
 8009aaa:	2200      	movs	r2, #0
 8009aac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8009ab0:	e02a      	b.n	8009b08 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8009ab2:	683b      	ldr	r3, [r7, #0]
 8009ab4:	9300      	str	r3, [sp, #0]
 8009ab6:	697b      	ldr	r3, [r7, #20]
 8009ab8:	2200      	movs	r2, #0
 8009aba:	2180      	movs	r1, #128	; 0x80
 8009abc:	68f8      	ldr	r0, [r7, #12]
 8009abe:	f000 f840 	bl	8009b42 <UART_WaitOnFlagUntilTimeout>
 8009ac2:	4603      	mov	r3, r0
 8009ac4:	2b00      	cmp	r3, #0
 8009ac6:	d001      	beq.n	8009acc <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8009ac8:	2303      	movs	r3, #3
 8009aca:	e036      	b.n	8009b3a <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8009acc:	69fb      	ldr	r3, [r7, #28]
 8009ace:	2b00      	cmp	r3, #0
 8009ad0:	d10b      	bne.n	8009aea <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8009ad2:	69bb      	ldr	r3, [r7, #24]
 8009ad4:	881b      	ldrh	r3, [r3, #0]
 8009ad6:	461a      	mov	r2, r3
 8009ad8:	68fb      	ldr	r3, [r7, #12]
 8009ada:	681b      	ldr	r3, [r3, #0]
 8009adc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8009ae0:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8009ae2:	69bb      	ldr	r3, [r7, #24]
 8009ae4:	3302      	adds	r3, #2
 8009ae6:	61bb      	str	r3, [r7, #24]
 8009ae8:	e007      	b.n	8009afa <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8009aea:	69fb      	ldr	r3, [r7, #28]
 8009aec:	781a      	ldrb	r2, [r3, #0]
 8009aee:	68fb      	ldr	r3, [r7, #12]
 8009af0:	681b      	ldr	r3, [r3, #0]
 8009af2:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8009af4:	69fb      	ldr	r3, [r7, #28]
 8009af6:	3301      	adds	r3, #1
 8009af8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8009afa:	68fb      	ldr	r3, [r7, #12]
 8009afc:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8009afe:	b29b      	uxth	r3, r3
 8009b00:	3b01      	subs	r3, #1
 8009b02:	b29a      	uxth	r2, r3
 8009b04:	68fb      	ldr	r3, [r7, #12]
 8009b06:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8009b08:	68fb      	ldr	r3, [r7, #12]
 8009b0a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8009b0c:	b29b      	uxth	r3, r3
 8009b0e:	2b00      	cmp	r3, #0
 8009b10:	d1cf      	bne.n	8009ab2 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8009b12:	683b      	ldr	r3, [r7, #0]
 8009b14:	9300      	str	r3, [sp, #0]
 8009b16:	697b      	ldr	r3, [r7, #20]
 8009b18:	2200      	movs	r2, #0
 8009b1a:	2140      	movs	r1, #64	; 0x40
 8009b1c:	68f8      	ldr	r0, [r7, #12]
 8009b1e:	f000 f810 	bl	8009b42 <UART_WaitOnFlagUntilTimeout>
 8009b22:	4603      	mov	r3, r0
 8009b24:	2b00      	cmp	r3, #0
 8009b26:	d001      	beq.n	8009b2c <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8009b28:	2303      	movs	r3, #3
 8009b2a:	e006      	b.n	8009b3a <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8009b2c:	68fb      	ldr	r3, [r7, #12]
 8009b2e:	2220      	movs	r2, #32
 8009b30:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8009b34:	2300      	movs	r3, #0
 8009b36:	e000      	b.n	8009b3a <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8009b38:	2302      	movs	r3, #2
  }
}
 8009b3a:	4618      	mov	r0, r3
 8009b3c:	3720      	adds	r7, #32
 8009b3e:	46bd      	mov	sp, r7
 8009b40:	bd80      	pop	{r7, pc}

08009b42 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8009b42:	b580      	push	{r7, lr}
 8009b44:	b090      	sub	sp, #64	; 0x40
 8009b46:	af00      	add	r7, sp, #0
 8009b48:	60f8      	str	r0, [r7, #12]
 8009b4a:	60b9      	str	r1, [r7, #8]
 8009b4c:	603b      	str	r3, [r7, #0]
 8009b4e:	4613      	mov	r3, r2
 8009b50:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009b52:	e050      	b.n	8009bf6 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009b54:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009b56:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009b5a:	d04c      	beq.n	8009bf6 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8009b5c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009b5e:	2b00      	cmp	r3, #0
 8009b60:	d007      	beq.n	8009b72 <UART_WaitOnFlagUntilTimeout+0x30>
 8009b62:	f7fe ffa3 	bl	8008aac <HAL_GetTick>
 8009b66:	4602      	mov	r2, r0
 8009b68:	683b      	ldr	r3, [r7, #0]
 8009b6a:	1ad3      	subs	r3, r2, r3
 8009b6c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8009b6e:	429a      	cmp	r2, r3
 8009b70:	d241      	bcs.n	8009bf6 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8009b72:	68fb      	ldr	r3, [r7, #12]
 8009b74:	681b      	ldr	r3, [r3, #0]
 8009b76:	330c      	adds	r3, #12
 8009b78:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009b7a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009b7c:	e853 3f00 	ldrex	r3, [r3]
 8009b80:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8009b82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009b84:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8009b88:	63fb      	str	r3, [r7, #60]	; 0x3c
 8009b8a:	68fb      	ldr	r3, [r7, #12]
 8009b8c:	681b      	ldr	r3, [r3, #0]
 8009b8e:	330c      	adds	r3, #12
 8009b90:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8009b92:	637a      	str	r2, [r7, #52]	; 0x34
 8009b94:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009b96:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8009b98:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8009b9a:	e841 2300 	strex	r3, r2, [r1]
 8009b9e:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8009ba0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009ba2:	2b00      	cmp	r3, #0
 8009ba4:	d1e5      	bne.n	8009b72 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009ba6:	68fb      	ldr	r3, [r7, #12]
 8009ba8:	681b      	ldr	r3, [r3, #0]
 8009baa:	3314      	adds	r3, #20
 8009bac:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009bae:	697b      	ldr	r3, [r7, #20]
 8009bb0:	e853 3f00 	ldrex	r3, [r3]
 8009bb4:	613b      	str	r3, [r7, #16]
   return(result);
 8009bb6:	693b      	ldr	r3, [r7, #16]
 8009bb8:	f023 0301 	bic.w	r3, r3, #1
 8009bbc:	63bb      	str	r3, [r7, #56]	; 0x38
 8009bbe:	68fb      	ldr	r3, [r7, #12]
 8009bc0:	681b      	ldr	r3, [r3, #0]
 8009bc2:	3314      	adds	r3, #20
 8009bc4:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8009bc6:	623a      	str	r2, [r7, #32]
 8009bc8:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009bca:	69f9      	ldr	r1, [r7, #28]
 8009bcc:	6a3a      	ldr	r2, [r7, #32]
 8009bce:	e841 2300 	strex	r3, r2, [r1]
 8009bd2:	61bb      	str	r3, [r7, #24]
   return(result);
 8009bd4:	69bb      	ldr	r3, [r7, #24]
 8009bd6:	2b00      	cmp	r3, #0
 8009bd8:	d1e5      	bne.n	8009ba6 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8009bda:	68fb      	ldr	r3, [r7, #12]
 8009bdc:	2220      	movs	r2, #32
 8009bde:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8009be2:	68fb      	ldr	r3, [r7, #12]
 8009be4:	2220      	movs	r2, #32
 8009be6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8009bea:	68fb      	ldr	r3, [r7, #12]
 8009bec:	2200      	movs	r2, #0
 8009bee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8009bf2:	2303      	movs	r3, #3
 8009bf4:	e00f      	b.n	8009c16 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009bf6:	68fb      	ldr	r3, [r7, #12]
 8009bf8:	681b      	ldr	r3, [r3, #0]
 8009bfa:	681a      	ldr	r2, [r3, #0]
 8009bfc:	68bb      	ldr	r3, [r7, #8]
 8009bfe:	4013      	ands	r3, r2
 8009c00:	68ba      	ldr	r2, [r7, #8]
 8009c02:	429a      	cmp	r2, r3
 8009c04:	bf0c      	ite	eq
 8009c06:	2301      	moveq	r3, #1
 8009c08:	2300      	movne	r3, #0
 8009c0a:	b2db      	uxtb	r3, r3
 8009c0c:	461a      	mov	r2, r3
 8009c0e:	79fb      	ldrb	r3, [r7, #7]
 8009c10:	429a      	cmp	r2, r3
 8009c12:	d09f      	beq.n	8009b54 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8009c14:	2300      	movs	r3, #0
}
 8009c16:	4618      	mov	r0, r3
 8009c18:	3740      	adds	r7, #64	; 0x40
 8009c1a:	46bd      	mov	sp, r7
 8009c1c:	bd80      	pop	{r7, pc}
	...

08009c20 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8009c20:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8009c24:	b0c0      	sub	sp, #256	; 0x100
 8009c26:	af00      	add	r7, sp, #0
 8009c28:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8009c2c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009c30:	681b      	ldr	r3, [r3, #0]
 8009c32:	691b      	ldr	r3, [r3, #16]
 8009c34:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8009c38:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009c3c:	68d9      	ldr	r1, [r3, #12]
 8009c3e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009c42:	681a      	ldr	r2, [r3, #0]
 8009c44:	ea40 0301 	orr.w	r3, r0, r1
 8009c48:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8009c4a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009c4e:	689a      	ldr	r2, [r3, #8]
 8009c50:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009c54:	691b      	ldr	r3, [r3, #16]
 8009c56:	431a      	orrs	r2, r3
 8009c58:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009c5c:	695b      	ldr	r3, [r3, #20]
 8009c5e:	431a      	orrs	r2, r3
 8009c60:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009c64:	69db      	ldr	r3, [r3, #28]
 8009c66:	4313      	orrs	r3, r2
 8009c68:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8009c6c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009c70:	681b      	ldr	r3, [r3, #0]
 8009c72:	68db      	ldr	r3, [r3, #12]
 8009c74:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8009c78:	f021 010c 	bic.w	r1, r1, #12
 8009c7c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009c80:	681a      	ldr	r2, [r3, #0]
 8009c82:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8009c86:	430b      	orrs	r3, r1
 8009c88:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8009c8a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009c8e:	681b      	ldr	r3, [r3, #0]
 8009c90:	695b      	ldr	r3, [r3, #20]
 8009c92:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8009c96:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009c9a:	6999      	ldr	r1, [r3, #24]
 8009c9c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009ca0:	681a      	ldr	r2, [r3, #0]
 8009ca2:	ea40 0301 	orr.w	r3, r0, r1
 8009ca6:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8009ca8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009cac:	681a      	ldr	r2, [r3, #0]
 8009cae:	4b8f      	ldr	r3, [pc, #572]	; (8009eec <UART_SetConfig+0x2cc>)
 8009cb0:	429a      	cmp	r2, r3
 8009cb2:	d005      	beq.n	8009cc0 <UART_SetConfig+0xa0>
 8009cb4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009cb8:	681a      	ldr	r2, [r3, #0]
 8009cba:	4b8d      	ldr	r3, [pc, #564]	; (8009ef0 <UART_SetConfig+0x2d0>)
 8009cbc:	429a      	cmp	r2, r3
 8009cbe:	d104      	bne.n	8009cca <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8009cc0:	f7ff fe4c 	bl	800995c <HAL_RCC_GetPCLK2Freq>
 8009cc4:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8009cc8:	e003      	b.n	8009cd2 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8009cca:	f7ff fe33 	bl	8009934 <HAL_RCC_GetPCLK1Freq>
 8009cce:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8009cd2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009cd6:	69db      	ldr	r3, [r3, #28]
 8009cd8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8009cdc:	f040 810c 	bne.w	8009ef8 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8009ce0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8009ce4:	2200      	movs	r2, #0
 8009ce6:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8009cea:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8009cee:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8009cf2:	4622      	mov	r2, r4
 8009cf4:	462b      	mov	r3, r5
 8009cf6:	1891      	adds	r1, r2, r2
 8009cf8:	65b9      	str	r1, [r7, #88]	; 0x58
 8009cfa:	415b      	adcs	r3, r3
 8009cfc:	65fb      	str	r3, [r7, #92]	; 0x5c
 8009cfe:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8009d02:	4621      	mov	r1, r4
 8009d04:	eb12 0801 	adds.w	r8, r2, r1
 8009d08:	4629      	mov	r1, r5
 8009d0a:	eb43 0901 	adc.w	r9, r3, r1
 8009d0e:	f04f 0200 	mov.w	r2, #0
 8009d12:	f04f 0300 	mov.w	r3, #0
 8009d16:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8009d1a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8009d1e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8009d22:	4690      	mov	r8, r2
 8009d24:	4699      	mov	r9, r3
 8009d26:	4623      	mov	r3, r4
 8009d28:	eb18 0303 	adds.w	r3, r8, r3
 8009d2c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8009d30:	462b      	mov	r3, r5
 8009d32:	eb49 0303 	adc.w	r3, r9, r3
 8009d36:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8009d3a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009d3e:	685b      	ldr	r3, [r3, #4]
 8009d40:	2200      	movs	r2, #0
 8009d42:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8009d46:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8009d4a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8009d4e:	460b      	mov	r3, r1
 8009d50:	18db      	adds	r3, r3, r3
 8009d52:	653b      	str	r3, [r7, #80]	; 0x50
 8009d54:	4613      	mov	r3, r2
 8009d56:	eb42 0303 	adc.w	r3, r2, r3
 8009d5a:	657b      	str	r3, [r7, #84]	; 0x54
 8009d5c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8009d60:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8009d64:	f7fe fa36 	bl	80081d4 <__aeabi_uldivmod>
 8009d68:	4602      	mov	r2, r0
 8009d6a:	460b      	mov	r3, r1
 8009d6c:	4b61      	ldr	r3, [pc, #388]	; (8009ef4 <UART_SetConfig+0x2d4>)
 8009d6e:	fba3 2302 	umull	r2, r3, r3, r2
 8009d72:	095b      	lsrs	r3, r3, #5
 8009d74:	011c      	lsls	r4, r3, #4
 8009d76:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8009d7a:	2200      	movs	r2, #0
 8009d7c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8009d80:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8009d84:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8009d88:	4642      	mov	r2, r8
 8009d8a:	464b      	mov	r3, r9
 8009d8c:	1891      	adds	r1, r2, r2
 8009d8e:	64b9      	str	r1, [r7, #72]	; 0x48
 8009d90:	415b      	adcs	r3, r3
 8009d92:	64fb      	str	r3, [r7, #76]	; 0x4c
 8009d94:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8009d98:	4641      	mov	r1, r8
 8009d9a:	eb12 0a01 	adds.w	sl, r2, r1
 8009d9e:	4649      	mov	r1, r9
 8009da0:	eb43 0b01 	adc.w	fp, r3, r1
 8009da4:	f04f 0200 	mov.w	r2, #0
 8009da8:	f04f 0300 	mov.w	r3, #0
 8009dac:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8009db0:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8009db4:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8009db8:	4692      	mov	sl, r2
 8009dba:	469b      	mov	fp, r3
 8009dbc:	4643      	mov	r3, r8
 8009dbe:	eb1a 0303 	adds.w	r3, sl, r3
 8009dc2:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8009dc6:	464b      	mov	r3, r9
 8009dc8:	eb4b 0303 	adc.w	r3, fp, r3
 8009dcc:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8009dd0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009dd4:	685b      	ldr	r3, [r3, #4]
 8009dd6:	2200      	movs	r2, #0
 8009dd8:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8009ddc:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8009de0:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8009de4:	460b      	mov	r3, r1
 8009de6:	18db      	adds	r3, r3, r3
 8009de8:	643b      	str	r3, [r7, #64]	; 0x40
 8009dea:	4613      	mov	r3, r2
 8009dec:	eb42 0303 	adc.w	r3, r2, r3
 8009df0:	647b      	str	r3, [r7, #68]	; 0x44
 8009df2:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8009df6:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8009dfa:	f7fe f9eb 	bl	80081d4 <__aeabi_uldivmod>
 8009dfe:	4602      	mov	r2, r0
 8009e00:	460b      	mov	r3, r1
 8009e02:	4611      	mov	r1, r2
 8009e04:	4b3b      	ldr	r3, [pc, #236]	; (8009ef4 <UART_SetConfig+0x2d4>)
 8009e06:	fba3 2301 	umull	r2, r3, r3, r1
 8009e0a:	095b      	lsrs	r3, r3, #5
 8009e0c:	2264      	movs	r2, #100	; 0x64
 8009e0e:	fb02 f303 	mul.w	r3, r2, r3
 8009e12:	1acb      	subs	r3, r1, r3
 8009e14:	00db      	lsls	r3, r3, #3
 8009e16:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8009e1a:	4b36      	ldr	r3, [pc, #216]	; (8009ef4 <UART_SetConfig+0x2d4>)
 8009e1c:	fba3 2302 	umull	r2, r3, r3, r2
 8009e20:	095b      	lsrs	r3, r3, #5
 8009e22:	005b      	lsls	r3, r3, #1
 8009e24:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8009e28:	441c      	add	r4, r3
 8009e2a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8009e2e:	2200      	movs	r2, #0
 8009e30:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8009e34:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8009e38:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8009e3c:	4642      	mov	r2, r8
 8009e3e:	464b      	mov	r3, r9
 8009e40:	1891      	adds	r1, r2, r2
 8009e42:	63b9      	str	r1, [r7, #56]	; 0x38
 8009e44:	415b      	adcs	r3, r3
 8009e46:	63fb      	str	r3, [r7, #60]	; 0x3c
 8009e48:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8009e4c:	4641      	mov	r1, r8
 8009e4e:	1851      	adds	r1, r2, r1
 8009e50:	6339      	str	r1, [r7, #48]	; 0x30
 8009e52:	4649      	mov	r1, r9
 8009e54:	414b      	adcs	r3, r1
 8009e56:	637b      	str	r3, [r7, #52]	; 0x34
 8009e58:	f04f 0200 	mov.w	r2, #0
 8009e5c:	f04f 0300 	mov.w	r3, #0
 8009e60:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8009e64:	4659      	mov	r1, fp
 8009e66:	00cb      	lsls	r3, r1, #3
 8009e68:	4651      	mov	r1, sl
 8009e6a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8009e6e:	4651      	mov	r1, sl
 8009e70:	00ca      	lsls	r2, r1, #3
 8009e72:	4610      	mov	r0, r2
 8009e74:	4619      	mov	r1, r3
 8009e76:	4603      	mov	r3, r0
 8009e78:	4642      	mov	r2, r8
 8009e7a:	189b      	adds	r3, r3, r2
 8009e7c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8009e80:	464b      	mov	r3, r9
 8009e82:	460a      	mov	r2, r1
 8009e84:	eb42 0303 	adc.w	r3, r2, r3
 8009e88:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8009e8c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009e90:	685b      	ldr	r3, [r3, #4]
 8009e92:	2200      	movs	r2, #0
 8009e94:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8009e98:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8009e9c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8009ea0:	460b      	mov	r3, r1
 8009ea2:	18db      	adds	r3, r3, r3
 8009ea4:	62bb      	str	r3, [r7, #40]	; 0x28
 8009ea6:	4613      	mov	r3, r2
 8009ea8:	eb42 0303 	adc.w	r3, r2, r3
 8009eac:	62fb      	str	r3, [r7, #44]	; 0x2c
 8009eae:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8009eb2:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8009eb6:	f7fe f98d 	bl	80081d4 <__aeabi_uldivmod>
 8009eba:	4602      	mov	r2, r0
 8009ebc:	460b      	mov	r3, r1
 8009ebe:	4b0d      	ldr	r3, [pc, #52]	; (8009ef4 <UART_SetConfig+0x2d4>)
 8009ec0:	fba3 1302 	umull	r1, r3, r3, r2
 8009ec4:	095b      	lsrs	r3, r3, #5
 8009ec6:	2164      	movs	r1, #100	; 0x64
 8009ec8:	fb01 f303 	mul.w	r3, r1, r3
 8009ecc:	1ad3      	subs	r3, r2, r3
 8009ece:	00db      	lsls	r3, r3, #3
 8009ed0:	3332      	adds	r3, #50	; 0x32
 8009ed2:	4a08      	ldr	r2, [pc, #32]	; (8009ef4 <UART_SetConfig+0x2d4>)
 8009ed4:	fba2 2303 	umull	r2, r3, r2, r3
 8009ed8:	095b      	lsrs	r3, r3, #5
 8009eda:	f003 0207 	and.w	r2, r3, #7
 8009ede:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009ee2:	681b      	ldr	r3, [r3, #0]
 8009ee4:	4422      	add	r2, r4
 8009ee6:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8009ee8:	e105      	b.n	800a0f6 <UART_SetConfig+0x4d6>
 8009eea:	bf00      	nop
 8009eec:	40011000 	.word	0x40011000
 8009ef0:	40011400 	.word	0x40011400
 8009ef4:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8009ef8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8009efc:	2200      	movs	r2, #0
 8009efe:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8009f02:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8009f06:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8009f0a:	4642      	mov	r2, r8
 8009f0c:	464b      	mov	r3, r9
 8009f0e:	1891      	adds	r1, r2, r2
 8009f10:	6239      	str	r1, [r7, #32]
 8009f12:	415b      	adcs	r3, r3
 8009f14:	627b      	str	r3, [r7, #36]	; 0x24
 8009f16:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8009f1a:	4641      	mov	r1, r8
 8009f1c:	1854      	adds	r4, r2, r1
 8009f1e:	4649      	mov	r1, r9
 8009f20:	eb43 0501 	adc.w	r5, r3, r1
 8009f24:	f04f 0200 	mov.w	r2, #0
 8009f28:	f04f 0300 	mov.w	r3, #0
 8009f2c:	00eb      	lsls	r3, r5, #3
 8009f2e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8009f32:	00e2      	lsls	r2, r4, #3
 8009f34:	4614      	mov	r4, r2
 8009f36:	461d      	mov	r5, r3
 8009f38:	4643      	mov	r3, r8
 8009f3a:	18e3      	adds	r3, r4, r3
 8009f3c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8009f40:	464b      	mov	r3, r9
 8009f42:	eb45 0303 	adc.w	r3, r5, r3
 8009f46:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8009f4a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009f4e:	685b      	ldr	r3, [r3, #4]
 8009f50:	2200      	movs	r2, #0
 8009f52:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8009f56:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8009f5a:	f04f 0200 	mov.w	r2, #0
 8009f5e:	f04f 0300 	mov.w	r3, #0
 8009f62:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8009f66:	4629      	mov	r1, r5
 8009f68:	008b      	lsls	r3, r1, #2
 8009f6a:	4621      	mov	r1, r4
 8009f6c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8009f70:	4621      	mov	r1, r4
 8009f72:	008a      	lsls	r2, r1, #2
 8009f74:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8009f78:	f7fe f92c 	bl	80081d4 <__aeabi_uldivmod>
 8009f7c:	4602      	mov	r2, r0
 8009f7e:	460b      	mov	r3, r1
 8009f80:	4b60      	ldr	r3, [pc, #384]	; (800a104 <UART_SetConfig+0x4e4>)
 8009f82:	fba3 2302 	umull	r2, r3, r3, r2
 8009f86:	095b      	lsrs	r3, r3, #5
 8009f88:	011c      	lsls	r4, r3, #4
 8009f8a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8009f8e:	2200      	movs	r2, #0
 8009f90:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8009f94:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8009f98:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8009f9c:	4642      	mov	r2, r8
 8009f9e:	464b      	mov	r3, r9
 8009fa0:	1891      	adds	r1, r2, r2
 8009fa2:	61b9      	str	r1, [r7, #24]
 8009fa4:	415b      	adcs	r3, r3
 8009fa6:	61fb      	str	r3, [r7, #28]
 8009fa8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8009fac:	4641      	mov	r1, r8
 8009fae:	1851      	adds	r1, r2, r1
 8009fb0:	6139      	str	r1, [r7, #16]
 8009fb2:	4649      	mov	r1, r9
 8009fb4:	414b      	adcs	r3, r1
 8009fb6:	617b      	str	r3, [r7, #20]
 8009fb8:	f04f 0200 	mov.w	r2, #0
 8009fbc:	f04f 0300 	mov.w	r3, #0
 8009fc0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8009fc4:	4659      	mov	r1, fp
 8009fc6:	00cb      	lsls	r3, r1, #3
 8009fc8:	4651      	mov	r1, sl
 8009fca:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8009fce:	4651      	mov	r1, sl
 8009fd0:	00ca      	lsls	r2, r1, #3
 8009fd2:	4610      	mov	r0, r2
 8009fd4:	4619      	mov	r1, r3
 8009fd6:	4603      	mov	r3, r0
 8009fd8:	4642      	mov	r2, r8
 8009fda:	189b      	adds	r3, r3, r2
 8009fdc:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8009fe0:	464b      	mov	r3, r9
 8009fe2:	460a      	mov	r2, r1
 8009fe4:	eb42 0303 	adc.w	r3, r2, r3
 8009fe8:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8009fec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009ff0:	685b      	ldr	r3, [r3, #4]
 8009ff2:	2200      	movs	r2, #0
 8009ff4:	67bb      	str	r3, [r7, #120]	; 0x78
 8009ff6:	67fa      	str	r2, [r7, #124]	; 0x7c
 8009ff8:	f04f 0200 	mov.w	r2, #0
 8009ffc:	f04f 0300 	mov.w	r3, #0
 800a000:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 800a004:	4649      	mov	r1, r9
 800a006:	008b      	lsls	r3, r1, #2
 800a008:	4641      	mov	r1, r8
 800a00a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800a00e:	4641      	mov	r1, r8
 800a010:	008a      	lsls	r2, r1, #2
 800a012:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 800a016:	f7fe f8dd 	bl	80081d4 <__aeabi_uldivmod>
 800a01a:	4602      	mov	r2, r0
 800a01c:	460b      	mov	r3, r1
 800a01e:	4b39      	ldr	r3, [pc, #228]	; (800a104 <UART_SetConfig+0x4e4>)
 800a020:	fba3 1302 	umull	r1, r3, r3, r2
 800a024:	095b      	lsrs	r3, r3, #5
 800a026:	2164      	movs	r1, #100	; 0x64
 800a028:	fb01 f303 	mul.w	r3, r1, r3
 800a02c:	1ad3      	subs	r3, r2, r3
 800a02e:	011b      	lsls	r3, r3, #4
 800a030:	3332      	adds	r3, #50	; 0x32
 800a032:	4a34      	ldr	r2, [pc, #208]	; (800a104 <UART_SetConfig+0x4e4>)
 800a034:	fba2 2303 	umull	r2, r3, r2, r3
 800a038:	095b      	lsrs	r3, r3, #5
 800a03a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800a03e:	441c      	add	r4, r3
 800a040:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800a044:	2200      	movs	r2, #0
 800a046:	673b      	str	r3, [r7, #112]	; 0x70
 800a048:	677a      	str	r2, [r7, #116]	; 0x74
 800a04a:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 800a04e:	4642      	mov	r2, r8
 800a050:	464b      	mov	r3, r9
 800a052:	1891      	adds	r1, r2, r2
 800a054:	60b9      	str	r1, [r7, #8]
 800a056:	415b      	adcs	r3, r3
 800a058:	60fb      	str	r3, [r7, #12]
 800a05a:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800a05e:	4641      	mov	r1, r8
 800a060:	1851      	adds	r1, r2, r1
 800a062:	6039      	str	r1, [r7, #0]
 800a064:	4649      	mov	r1, r9
 800a066:	414b      	adcs	r3, r1
 800a068:	607b      	str	r3, [r7, #4]
 800a06a:	f04f 0200 	mov.w	r2, #0
 800a06e:	f04f 0300 	mov.w	r3, #0
 800a072:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800a076:	4659      	mov	r1, fp
 800a078:	00cb      	lsls	r3, r1, #3
 800a07a:	4651      	mov	r1, sl
 800a07c:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800a080:	4651      	mov	r1, sl
 800a082:	00ca      	lsls	r2, r1, #3
 800a084:	4610      	mov	r0, r2
 800a086:	4619      	mov	r1, r3
 800a088:	4603      	mov	r3, r0
 800a08a:	4642      	mov	r2, r8
 800a08c:	189b      	adds	r3, r3, r2
 800a08e:	66bb      	str	r3, [r7, #104]	; 0x68
 800a090:	464b      	mov	r3, r9
 800a092:	460a      	mov	r2, r1
 800a094:	eb42 0303 	adc.w	r3, r2, r3
 800a098:	66fb      	str	r3, [r7, #108]	; 0x6c
 800a09a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a09e:	685b      	ldr	r3, [r3, #4]
 800a0a0:	2200      	movs	r2, #0
 800a0a2:	663b      	str	r3, [r7, #96]	; 0x60
 800a0a4:	667a      	str	r2, [r7, #100]	; 0x64
 800a0a6:	f04f 0200 	mov.w	r2, #0
 800a0aa:	f04f 0300 	mov.w	r3, #0
 800a0ae:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 800a0b2:	4649      	mov	r1, r9
 800a0b4:	008b      	lsls	r3, r1, #2
 800a0b6:	4641      	mov	r1, r8
 800a0b8:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800a0bc:	4641      	mov	r1, r8
 800a0be:	008a      	lsls	r2, r1, #2
 800a0c0:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 800a0c4:	f7fe f886 	bl	80081d4 <__aeabi_uldivmod>
 800a0c8:	4602      	mov	r2, r0
 800a0ca:	460b      	mov	r3, r1
 800a0cc:	4b0d      	ldr	r3, [pc, #52]	; (800a104 <UART_SetConfig+0x4e4>)
 800a0ce:	fba3 1302 	umull	r1, r3, r3, r2
 800a0d2:	095b      	lsrs	r3, r3, #5
 800a0d4:	2164      	movs	r1, #100	; 0x64
 800a0d6:	fb01 f303 	mul.w	r3, r1, r3
 800a0da:	1ad3      	subs	r3, r2, r3
 800a0dc:	011b      	lsls	r3, r3, #4
 800a0de:	3332      	adds	r3, #50	; 0x32
 800a0e0:	4a08      	ldr	r2, [pc, #32]	; (800a104 <UART_SetConfig+0x4e4>)
 800a0e2:	fba2 2303 	umull	r2, r3, r2, r3
 800a0e6:	095b      	lsrs	r3, r3, #5
 800a0e8:	f003 020f 	and.w	r2, r3, #15
 800a0ec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a0f0:	681b      	ldr	r3, [r3, #0]
 800a0f2:	4422      	add	r2, r4
 800a0f4:	609a      	str	r2, [r3, #8]
}
 800a0f6:	bf00      	nop
 800a0f8:	f507 7780 	add.w	r7, r7, #256	; 0x100
 800a0fc:	46bd      	mov	sp, r7
 800a0fe:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800a102:	bf00      	nop
 800a104:	51eb851f 	.word	0x51eb851f

0800a108 <__libc_init_array>:
 800a108:	b570      	push	{r4, r5, r6, lr}
 800a10a:	4d0d      	ldr	r5, [pc, #52]	; (800a140 <__libc_init_array+0x38>)
 800a10c:	4c0d      	ldr	r4, [pc, #52]	; (800a144 <__libc_init_array+0x3c>)
 800a10e:	1b64      	subs	r4, r4, r5
 800a110:	10a4      	asrs	r4, r4, #2
 800a112:	2600      	movs	r6, #0
 800a114:	42a6      	cmp	r6, r4
 800a116:	d109      	bne.n	800a12c <__libc_init_array+0x24>
 800a118:	4d0b      	ldr	r5, [pc, #44]	; (800a148 <__libc_init_array+0x40>)
 800a11a:	4c0c      	ldr	r4, [pc, #48]	; (800a14c <__libc_init_array+0x44>)
 800a11c:	f000 f820 	bl	800a160 <_init>
 800a120:	1b64      	subs	r4, r4, r5
 800a122:	10a4      	asrs	r4, r4, #2
 800a124:	2600      	movs	r6, #0
 800a126:	42a6      	cmp	r6, r4
 800a128:	d105      	bne.n	800a136 <__libc_init_array+0x2e>
 800a12a:	bd70      	pop	{r4, r5, r6, pc}
 800a12c:	f855 3b04 	ldr.w	r3, [r5], #4
 800a130:	4798      	blx	r3
 800a132:	3601      	adds	r6, #1
 800a134:	e7ee      	b.n	800a114 <__libc_init_array+0xc>
 800a136:	f855 3b04 	ldr.w	r3, [r5], #4
 800a13a:	4798      	blx	r3
 800a13c:	3601      	adds	r6, #1
 800a13e:	e7f2      	b.n	800a126 <__libc_init_array+0x1e>
 800a140:	0800a198 	.word	0x0800a198
 800a144:	0800a198 	.word	0x0800a198
 800a148:	0800a198 	.word	0x0800a198
 800a14c:	0800a19c 	.word	0x0800a19c

0800a150 <memset>:
 800a150:	4402      	add	r2, r0
 800a152:	4603      	mov	r3, r0
 800a154:	4293      	cmp	r3, r2
 800a156:	d100      	bne.n	800a15a <memset+0xa>
 800a158:	4770      	bx	lr
 800a15a:	f803 1b01 	strb.w	r1, [r3], #1
 800a15e:	e7f9      	b.n	800a154 <memset+0x4>

0800a160 <_init>:
 800a160:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a162:	bf00      	nop
 800a164:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a166:	bc08      	pop	{r3}
 800a168:	469e      	mov	lr, r3
 800a16a:	4770      	bx	lr

0800a16c <_fini>:
 800a16c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a16e:	bf00      	nop
 800a170:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a172:	bc08      	pop	{r3}
 800a174:	469e      	mov	lr, r3
 800a176:	4770      	bx	lr
