INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/lab_2_3/lab_2_3.srcs/sources_1/new/dec7seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dec7seg
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/lab_2_3/lab_2_3.srcs/sim_1/new/dec7seg_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dec7seg_test
