Baud_rate_generator.v,verilog,xil_defaultlib,../../UART1simulation/UART/UART/UART.srcs/sources_1/new/Baud_rate_generator.v,
UART.v,verilog,xil_defaultlib,../../UART1simulation/UART/UART/UART.srcs/sources_1/new/UART.v,
seq_mem.v,verilog,xil_defaultlib,../../UART1simulation/UART/UART/UART.srcs/sources_1/new/seq_mem.v,
uart_rx.v,verilog,xil_defaultlib,../../UART1simulation/UART/UART/UART.srcs/sources_1/new/uart_rx.v,
uart_tx.v,verilog,xil_defaultlib,../../UART1simulation/UART/UART/UART.srcs/sources_1/new/uart_tx.v,
UART_tb.v,verilog,xil_defaultlib,../../UART1simulation/UART/UART/UART.srcs/sim_1/new/UART_tb.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
