#! /usr/bin/vvp
:ivl_version "10.3 (stable)" "(v10_3)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x5612274915a0 .scope module, "four_bit_registers_tb" "four_bit_registers_tb" 2 1;
 .timescale 0 0;
v0x5612274ade10_0 .var "A", 0 3;
v0x5612274adee0_0 .var "clk", 0 0;
v0x5612274adf80_0 .net "q0", 0 0, v0x561227481ca0_0;  1 drivers
v0x5612274ae050_0 .net "q1", 0 0, v0x5612274ac4e0_0;  1 drivers
v0x5612274ae140_0 .net "q2", 0 0, v0x5612274acab0_0;  1 drivers
v0x5612274ae280_0 .net "q3", 0 0, v0x5612274ad080_0;  1 drivers
S_0x561227491720 .scope module, "memory" "four_bit_register" 2 5, 3 20 0, S_0x5612274915a0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /OUTPUT 1 "q0"
    .port_info 3 /OUTPUT 1 "q1"
    .port_info 4 /OUTPUT 1 "q2"
    .port_info 5 /OUTPUT 1 "q3"
v0x5612274ad2c0_0 .net "A", 0 3, v0x5612274ade10_0;  1 drivers
v0x5612274ad3c0_0 .net "clk", 0 0, v0x5612274adee0_0;  1 drivers
v0x5612274ad480_0 .var "d0", 0 0;
v0x5612274ad550_0 .var "d1", 0 0;
v0x5612274ad620_0 .var "d2", 0 0;
v0x5612274ad6c0_0 .var "d3", 0 0;
v0x5612274ad790_0 .net "q0", 0 0, v0x561227481ca0_0;  alias, 1 drivers
v0x5612274ad860_0 .net "q1", 0 0, v0x5612274ac4e0_0;  alias, 1 drivers
v0x5612274ad930_0 .net "q2", 0 0, v0x5612274acab0_0;  alias, 1 drivers
v0x5612274ada00_0 .net "q3", 0 0, v0x5612274ad080_0;  alias, 1 drivers
v0x5612274adad0_0 .net "qb0", 0 0, v0x5612274ac000_0;  1 drivers
v0x5612274adba0_0 .net "qb1", 0 0, v0x5612274ac580_0;  1 drivers
v0x5612274adc70_0 .net "qb2", 0 0, v0x5612274acb50_0;  1 drivers
v0x5612274add40_0 .net "qb3", 0 0, v0x5612274ad150_0;  1 drivers
S_0x561227494e30 .scope module, "df0" "dff" 3 27, 3 3 0, S_0x561227491720;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /OUTPUT 1 "q"
    .port_info 3 /OUTPUT 1 "qb"
v0x561227482ea0_0 .net "clk", 0 0, v0x5612274adee0_0;  alias, 1 drivers
v0x5612274825a0_0 .net "d", 0 0, v0x5612274ad480_0;  1 drivers
v0x561227481ca0_0 .var "q", 0 0;
v0x5612274ac000_0 .var "qb", 0 0;
E_0x56122745bac0 .event posedge, v0x561227482ea0_0;
S_0x5612274ac140 .scope module, "df1" "dff" 3 28, 3 3 0, S_0x561227491720;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /OUTPUT 1 "q"
    .port_info 3 /OUTPUT 1 "qb"
v0x5612274ac3a0_0 .net "clk", 0 0, v0x5612274adee0_0;  alias, 1 drivers
v0x5612274ac440_0 .net "d", 0 0, v0x5612274ad550_0;  1 drivers
v0x5612274ac4e0_0 .var "q", 0 0;
v0x5612274ac580_0 .var "qb", 0 0;
S_0x5612274ac6c0 .scope module, "df2" "dff" 3 29, 3 3 0, S_0x561227491720;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /OUTPUT 1 "q"
    .port_info 3 /OUTPUT 1 "qb"
v0x5612274ac900_0 .net "clk", 0 0, v0x5612274adee0_0;  alias, 1 drivers
v0x5612274ac9f0_0 .net "d", 0 0, v0x5612274ad620_0;  1 drivers
v0x5612274acab0_0 .var "q", 0 0;
v0x5612274acb50_0 .var "qb", 0 0;
S_0x5612274accc0 .scope module, "df3" "dff" 3 30, 3 3 0, S_0x561227491720;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /OUTPUT 1 "q"
    .port_info 3 /OUTPUT 1 "qb"
v0x5612274acf00_0 .net "clk", 0 0, v0x5612274adee0_0;  alias, 1 drivers
v0x5612274acfc0_0 .net "d", 0 0, v0x5612274ad6c0_0;  1 drivers
v0x5612274ad080_0 .var "q", 0 0;
v0x5612274ad150_0 .var "qb", 0 0;
    .scope S_0x561227494e30;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561227481ca0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5612274ac000_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_0x561227494e30;
T_1 ;
    %wait E_0x56122745bac0;
    %load/vec4 v0x5612274825a0_0;
    %store/vec4 v0x561227481ca0_0, 0, 1;
    %load/vec4 v0x561227481ca0_0;
    %inv;
    %store/vec4 v0x5612274ac000_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_0x5612274ac140;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5612274ac4e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5612274ac580_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_0x5612274ac140;
T_3 ;
    %wait E_0x56122745bac0;
    %load/vec4 v0x5612274ac440_0;
    %store/vec4 v0x5612274ac4e0_0, 0, 1;
    %load/vec4 v0x5612274ac4e0_0;
    %inv;
    %store/vec4 v0x5612274ac580_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_0x5612274ac6c0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5612274acab0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5612274acb50_0, 0, 1;
    %end;
    .thread T_4;
    .scope S_0x5612274ac6c0;
T_5 ;
    %wait E_0x56122745bac0;
    %load/vec4 v0x5612274ac9f0_0;
    %store/vec4 v0x5612274acab0_0, 0, 1;
    %load/vec4 v0x5612274acab0_0;
    %inv;
    %store/vec4 v0x5612274acb50_0, 0, 1;
    %jmp T_5;
    .thread T_5;
    .scope S_0x5612274accc0;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5612274ad080_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5612274ad150_0, 0, 1;
    %end;
    .thread T_6;
    .scope S_0x5612274accc0;
T_7 ;
    %wait E_0x56122745bac0;
    %load/vec4 v0x5612274acfc0_0;
    %store/vec4 v0x5612274ad080_0, 0, 1;
    %load/vec4 v0x5612274ad080_0;
    %inv;
    %store/vec4 v0x5612274ad150_0, 0, 1;
    %jmp T_7;
    .thread T_7;
    .scope S_0x561227491720;
T_8 ;
    %wait E_0x56122745bac0;
    %load/vec4 v0x5612274ad3c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x5612274ad2c0_0;
    %parti/s 1, 3, 3;
    %store/vec4 v0x5612274ad480_0, 0, 1;
    %load/vec4 v0x5612274ad2c0_0;
    %parti/s 1, 2, 3;
    %store/vec4 v0x5612274ad550_0, 0, 1;
    %load/vec4 v0x5612274ad2c0_0;
    %parti/s 1, 1, 2;
    %store/vec4 v0x5612274ad620_0, 0, 1;
    %load/vec4 v0x5612274ad2c0_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0x5612274ad6c0_0, 0, 1;
T_8.0 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x5612274915a0;
T_9 ;
    %vpi_call 2 8 "$monitor", "%b | %b | %b | %b | %b | %b |", v0x5612274ade10_0, v0x5612274adf80_0, v0x5612274ae050_0, v0x5612274ae140_0, v0x5612274ae280_0, v0x5612274adee0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5612274adee0_0, 0, 1;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v0x5612274ade10_0, 0, 4;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5612274adee0_0, 0, 1;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x5612274ade10_0, 0, 4;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5612274adee0_0, 0, 1;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x5612274ade10_0, 0, 4;
    %end;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "4_bit_register_tb.v";
    "4_bit_register.v";
