Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.1 (win64) Build 1538259 Fri Apr  8 15:45:27 MDT 2016
| Date         : Mon Jun 11 20:53:05 2018
| Host         : DESKTOP-8T38IV2 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file top_timing_summary_routed.rpt -rpx top_timing_summary_routed.rpx
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 30 register/latch pins with no clock driven by root clock pin: SW[0] (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: SW[10] (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: SW[11] (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: SW[12] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: SW[13] (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: SW[14] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: SW[15] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: SW[2] (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: SW[3] (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: SW[4] (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: SW[5] (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: SW[6] (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: SW[7] (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: SW[8] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: SW[9] (HIGH)

 There are 250 register/latch pins with no clock driven by root clock pin: u_game_controller/score_counter/tick_gen_max_reg[10]/C (HIGH)

 There are 250 register/latch pins with no clock driven by root clock pin: u_game_controller/score_counter/tick_gen_max_reg[13]/C (HIGH)

 There are 250 register/latch pins with no clock driven by root clock pin: u_game_controller/score_counter/tick_gen_max_reg[14]/C (HIGH)

 There are 250 register/latch pins with no clock driven by root clock pin: u_game_controller/score_counter/tick_gen_max_reg[15]/C (HIGH)

 There are 250 register/latch pins with no clock driven by root clock pin: u_game_controller/score_counter/tick_gen_max_reg[16]/C (HIGH)

 There are 250 register/latch pins with no clock driven by root clock pin: u_game_controller/score_counter/tick_gen_max_reg[19]/C (HIGH)

 There are 250 register/latch pins with no clock driven by root clock pin: u_game_controller/score_counter/tick_gen_max_reg[20]/C (HIGH)

 There are 250 register/latch pins with no clock driven by root clock pin: u_game_controller/score_counter/tick_gen_max_reg[21]/C (HIGH)

 There are 250 register/latch pins with no clock driven by root clock pin: u_game_controller/score_counter/tick_gen_max_reg[22]/C (HIGH)

 There are 250 register/latch pins with no clock driven by root clock pin: u_game_controller/score_counter/tick_gen_max_reg[23]/C (HIGH)

 There are 250 register/latch pins with no clock driven by root clock pin: u_game_controller/score_counter/tick_gen_max_reg[3]/C (HIGH)

 There are 250 register/latch pins with no clock driven by root clock pin: u_game_controller/score_counter/tick_gen_max_reg[4]/C (HIGH)

 There are 250 register/latch pins with no clock driven by root clock pin: u_game_controller/score_counter/tick_gen_max_reg[5]/C (HIGH)

 There are 250 register/latch pins with no clock driven by root clock pin: u_game_controller/score_counter/tick_gen_max_reg[6]/C (HIGH)

 There are 250 register/latch pins with no clock driven by root clock pin: u_game_controller/score_counter/tick_gen_max_reg[9]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_player_tick_gen/counter_reg_reg[0]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_player_tick_gen/counter_reg_reg[10]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_player_tick_gen/counter_reg_reg[11]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_player_tick_gen/counter_reg_reg[12]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_player_tick_gen/counter_reg_reg[13]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_player_tick_gen/counter_reg_reg[14]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_player_tick_gen/counter_reg_reg[15]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_player_tick_gen/counter_reg_reg[16]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_player_tick_gen/counter_reg_reg[17]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_player_tick_gen/counter_reg_reg[18]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_player_tick_gen/counter_reg_reg[19]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_player_tick_gen/counter_reg_reg[1]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_player_tick_gen/counter_reg_reg[20]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_player_tick_gen/counter_reg_reg[21]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_player_tick_gen/counter_reg_reg[22]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_player_tick_gen/counter_reg_reg[23]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_player_tick_gen/counter_reg_reg[24]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_player_tick_gen/counter_reg_reg[25]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_player_tick_gen/counter_reg_reg[2]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_player_tick_gen/counter_reg_reg[3]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_player_tick_gen/counter_reg_reg[4]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_player_tick_gen/counter_reg_reg[5]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_player_tick_gen/counter_reg_reg[6]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_player_tick_gen/counter_reg_reg[7]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_player_tick_gen/counter_reg_reg[8]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_player_tick_gen/counter_reg_reg[9]/C (HIGH)

 There are 250 register/latch pins with no clock driven by root clock pin: u_tick_gen/counter_reg_reg[0]/C (HIGH)

 There are 250 register/latch pins with no clock driven by root clock pin: u_tick_gen/counter_reg_reg[10]/C (HIGH)

 There are 250 register/latch pins with no clock driven by root clock pin: u_tick_gen/counter_reg_reg[11]/C (HIGH)

 There are 250 register/latch pins with no clock driven by root clock pin: u_tick_gen/counter_reg_reg[12]/C (HIGH)

 There are 250 register/latch pins with no clock driven by root clock pin: u_tick_gen/counter_reg_reg[13]/C (HIGH)

 There are 250 register/latch pins with no clock driven by root clock pin: u_tick_gen/counter_reg_reg[14]/C (HIGH)

 There are 250 register/latch pins with no clock driven by root clock pin: u_tick_gen/counter_reg_reg[15]/C (HIGH)

 There are 250 register/latch pins with no clock driven by root clock pin: u_tick_gen/counter_reg_reg[16]/C (HIGH)

 There are 250 register/latch pins with no clock driven by root clock pin: u_tick_gen/counter_reg_reg[17]/C (HIGH)

 There are 250 register/latch pins with no clock driven by root clock pin: u_tick_gen/counter_reg_reg[18]/C (HIGH)

 There are 250 register/latch pins with no clock driven by root clock pin: u_tick_gen/counter_reg_reg[19]/C (HIGH)

 There are 250 register/latch pins with no clock driven by root clock pin: u_tick_gen/counter_reg_reg[1]/C (HIGH)

 There are 250 register/latch pins with no clock driven by root clock pin: u_tick_gen/counter_reg_reg[20]/C (HIGH)

 There are 250 register/latch pins with no clock driven by root clock pin: u_tick_gen/counter_reg_reg[21]/C (HIGH)

 There are 250 register/latch pins with no clock driven by root clock pin: u_tick_gen/counter_reg_reg[22]/C (HIGH)

 There are 250 register/latch pins with no clock driven by root clock pin: u_tick_gen/counter_reg_reg[23]/C (HIGH)

 There are 250 register/latch pins with no clock driven by root clock pin: u_tick_gen/counter_reg_reg[24]/C (HIGH)

 There are 250 register/latch pins with no clock driven by root clock pin: u_tick_gen/counter_reg_reg[25]/C (HIGH)

 There are 250 register/latch pins with no clock driven by root clock pin: u_tick_gen/counter_reg_reg[2]/C (HIGH)

 There are 250 register/latch pins with no clock driven by root clock pin: u_tick_gen/counter_reg_reg[3]/C (HIGH)

 There are 250 register/latch pins with no clock driven by root clock pin: u_tick_gen/counter_reg_reg[4]/C (HIGH)

 There are 250 register/latch pins with no clock driven by root clock pin: u_tick_gen/counter_reg_reg[5]/C (HIGH)

 There are 250 register/latch pins with no clock driven by root clock pin: u_tick_gen/counter_reg_reg[6]/C (HIGH)

 There are 250 register/latch pins with no clock driven by root clock pin: u_tick_gen/counter_reg_reg[7]/C (HIGH)

 There are 250 register/latch pins with no clock driven by root clock pin: u_tick_gen/counter_reg_reg[8]/C (HIGH)

 There are 250 register/latch pins with no clock driven by root clock pin: u_tick_gen/counter_reg_reg[9]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: u_tick_gen_displays/counter_reg_reg[0]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: u_tick_gen_displays/counter_reg_reg[10]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: u_tick_gen_displays/counter_reg_reg[11]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: u_tick_gen_displays/counter_reg_reg[12]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: u_tick_gen_displays/counter_reg_reg[13]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: u_tick_gen_displays/counter_reg_reg[14]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: u_tick_gen_displays/counter_reg_reg[15]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: u_tick_gen_displays/counter_reg_reg[16]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: u_tick_gen_displays/counter_reg_reg[17]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: u_tick_gen_displays/counter_reg_reg[18]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: u_tick_gen_displays/counter_reg_reg[19]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: u_tick_gen_displays/counter_reg_reg[1]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: u_tick_gen_displays/counter_reg_reg[20]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: u_tick_gen_displays/counter_reg_reg[21]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: u_tick_gen_displays/counter_reg_reg[22]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: u_tick_gen_displays/counter_reg_reg[23]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: u_tick_gen_displays/counter_reg_reg[24]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: u_tick_gen_displays/counter_reg_reg[25]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: u_tick_gen_displays/counter_reg_reg[2]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: u_tick_gen_displays/counter_reg_reg[3]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: u_tick_gen_displays/counter_reg_reg[4]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: u_tick_gen_displays/counter_reg_reg[5]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: u_tick_gen_displays/counter_reg_reg[6]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: u_tick_gen_displays/counter_reg_reg[7]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: u_tick_gen_displays/counter_reg_reg[8]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: u_tick_gen_displays/counter_reg_reg[9]/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 778 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 28 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     35.080        0.000                      0                  135        0.175        0.000                      0                  135        3.000        0.000                       0                   108  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         
  clkfbout   {0.000 25.000}     50.000          20.000          
  clkout0    {0.000 19.853}     39.706          25.185          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                     3.000        0.000                       0                     1  
  clkfbout                                                                                                                                                     47.845        0.000                       0                     3  
  clkout0          35.080        0.000                      0                  135        0.175        0.000                      0                  135       19.353        0.000                       0                   104  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  pixel_clock/pll_base_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  pixel_clock/pll_base_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  pixel_clock/pll_base_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  pixel_clock/pll_base_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  pixel_clock/pll_base_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  pixel_clock/pll_base_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout
  To Clock:  clkfbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { pixel_clock/pll_base_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   pixel_clock/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  pixel_clock/pll_base_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  pixel_clock/pll_base_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  pixel_clock/pll_base_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  pixel_clock/pll_base_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack       35.080ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.175ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.353ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.080ns  (required time - arrival time)
  Source:                 u_vga_contoller/hcounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@19.853ns period=39.706ns})
  Destination:            u_vga_contoller/HS_reg/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@19.853ns period=39.706ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.706ns  (clkout0 rise@39.706ns - clkout0 rise@0.000ns)
  Data Path Delay:        3.951ns  (logic 0.704ns (17.820%)  route 3.247ns (82.179%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.249ns = ( 38.457 - 39.706 ) 
    Source Clock Delay      (SCD):    -0.646ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.417ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pixel_clock/clkin1_buf/O
                         net (fo=1, routed)           1.233     2.715    pixel_clock/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pixel_clock/pll_base_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pixel_clock/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pixel_clock/clkout1_buf/O
                         net (fo=102, routed)         1.894    -0.646    u_vga_contoller/CLK_OUT1
    SLICE_X5Y37          FDRE                                         r  u_vga_contoller/hcounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y37          FDRE (Prop_fdre_C_Q)         0.456    -0.190 r  u_vga_contoller/hcounter_reg[6]/Q
                         net (fo=23, routed)          1.249     1.060    u_vga_contoller/connect_h_count[6]
    SLICE_X6Y35          LUT4 (Prop_lut4_I1_O)        0.124     1.184 r  u_vga_contoller/HS_i_2/O
                         net (fo=1, routed)           1.074     2.258    u_vga_contoller/HS_i_2_n_0
    SLICE_X5Y36          LUT5 (Prop_lut5_I4_O)        0.124     2.382 r  u_vga_contoller/HS_i_1/O
                         net (fo=1, routed)           0.923     3.305    u_vga_contoller/HS0
    SLICE_X1Y47          FDRE                                         r  u_vga_contoller/HS_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   39.706    39.706 r  
    E3                                                0.000    39.706 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.706    pixel_clock/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.117 r  pixel_clock/clkin1_buf/O
                         net (fo=1, routed)           1.162    42.279    pixel_clock/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.955 r  pixel_clock/pll_base_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.594    pixel_clock/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.685 r  pixel_clock/clkout1_buf/O
                         net (fo=102, routed)         1.772    38.457    u_vga_contoller/CLK_OUT1
    SLICE_X1Y47          FDRE                                         r  u_vga_contoller/HS_reg/C
                         clock pessimism              0.568    39.025    
                         clock uncertainty           -0.211    38.814    
    SLICE_X1Y47          FDRE (Setup_fdre_C_R)       -0.429    38.385    u_vga_contoller/HS_reg
  -------------------------------------------------------------------
                         required time                         38.385    
                         arrival time                          -3.305    
  -------------------------------------------------------------------
                         slack                                 35.080    

Slack (MET) :             35.143ns  (required time - arrival time)
  Source:                 u_tick_gen_displays/counter_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@19.853ns period=39.706ns})
  Destination:            u_tick_gen_displays/counter_reg_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@19.853ns period=39.706ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.706ns  (clkout0 rise@39.706ns - clkout0 rise@0.000ns)
  Data Path Delay:        4.092ns  (logic 2.171ns (53.055%)  route 1.921ns (46.945%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 38.290 - 39.706 ) 
    Source Clock Delay      (SCD):    -0.641ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.417ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pixel_clock/clkin1_buf/O
                         net (fo=1, routed)           1.233     2.715    pixel_clock/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pixel_clock/pll_base_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pixel_clock/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pixel_clock/clkout1_buf/O
                         net (fo=102, routed)         1.899    -0.641    u_tick_gen_displays/CLK
    SLICE_X6Y48          FDCE                                         r  u_tick_gen_displays/counter_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y48          FDCE (Prop_fdce_C_Q)         0.518    -0.123 r  u_tick_gen_displays/counter_reg_reg[2]/Q
                         net (fo=2, routed)           0.962     0.840    u_tick_gen_displays/counter_reg[2]
    SLICE_X5Y47          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.514 r  u_tick_gen_displays/counter_reg_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.514    u_tick_gen_displays/counter_reg_reg[4]_i_2_n_0
    SLICE_X5Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.628 r  u_tick_gen_displays/counter_reg_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.628    u_tick_gen_displays/counter_reg_reg[8]_i_2_n_0
    SLICE_X5Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.742 r  u_tick_gen_displays/counter_reg_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.001     1.742    u_tick_gen_displays/counter_reg_reg[12]_i_2_n_0
    SLICE_X5Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.856 r  u_tick_gen_displays/counter_reg_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.856    u_tick_gen_displays/counter_reg_reg[16]_i_2_n_0
    SLICE_X5Y51          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.190 r  u_tick_gen_displays/counter_reg_reg[20]_i_2/O[1]
                         net (fo=1, routed)           0.958     3.148    u_tick_gen_displays/plusOp[18]
    SLICE_X7Y51          LUT2 (Prop_lut2_I1_O)        0.303     3.451 r  u_tick_gen_displays/counter_reg[18]_i_1/O
                         net (fo=1, routed)           0.000     3.451    u_tick_gen_displays/counter_reg[18]_i_1_n_0
    SLICE_X7Y51          FDCE                                         r  u_tick_gen_displays/counter_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   39.706    39.706 r  
    E3                                                0.000    39.706 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.706    pixel_clock/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.117 r  pixel_clock/clkin1_buf/O
                         net (fo=1, routed)           1.162    42.279    pixel_clock/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.955 r  pixel_clock/pll_base_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.594    pixel_clock/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.685 r  pixel_clock/clkout1_buf/O
                         net (fo=102, routed)         1.604    38.290    u_tick_gen_displays/CLK
    SLICE_X7Y51          FDCE                                         r  u_tick_gen_displays/counter_reg_reg[18]/C
                         clock pessimism              0.487    38.777    
                         clock uncertainty           -0.211    38.566    
    SLICE_X7Y51          FDCE (Setup_fdce_C_D)        0.029    38.595    u_tick_gen_displays/counter_reg_reg[18]
  -------------------------------------------------------------------
                         required time                         38.595    
                         arrival time                          -3.451    
  -------------------------------------------------------------------
                         slack                                 35.143    

Slack (MET) :             35.197ns  (required time - arrival time)
  Source:                 u_tick_gen_displays/counter_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@19.853ns period=39.706ns})
  Destination:            u_tick_gen_displays/counter_reg_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@19.853ns period=39.706ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.706ns  (clkout0 rise@39.706ns - clkout0 rise@0.000ns)
  Data Path Delay:        4.127ns  (logic 2.217ns (53.714%)  route 1.910ns (46.286%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 38.290 - 39.706 ) 
    Source Clock Delay      (SCD):    -0.641ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.417ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pixel_clock/clkin1_buf/O
                         net (fo=1, routed)           1.233     2.715    pixel_clock/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pixel_clock/pll_base_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pixel_clock/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pixel_clock/clkout1_buf/O
                         net (fo=102, routed)         1.899    -0.641    u_tick_gen_displays/CLK
    SLICE_X6Y48          FDCE                                         r  u_tick_gen_displays/counter_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y48          FDCE (Prop_fdce_C_Q)         0.518    -0.123 r  u_tick_gen_displays/counter_reg_reg[2]/Q
                         net (fo=2, routed)           0.962     0.840    u_tick_gen_displays/counter_reg[2]
    SLICE_X5Y47          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.514 r  u_tick_gen_displays/counter_reg_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.514    u_tick_gen_displays/counter_reg_reg[4]_i_2_n_0
    SLICE_X5Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.628 r  u_tick_gen_displays/counter_reg_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.628    u_tick_gen_displays/counter_reg_reg[8]_i_2_n_0
    SLICE_X5Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.742 r  u_tick_gen_displays/counter_reg_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.001     1.742    u_tick_gen_displays/counter_reg_reg[12]_i_2_n_0
    SLICE_X5Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.856 r  u_tick_gen_displays/counter_reg_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.856    u_tick_gen_displays/counter_reg_reg[16]_i_2_n_0
    SLICE_X5Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.970 r  u_tick_gen_displays/counter_reg_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.970    u_tick_gen_displays/counter_reg_reg[20]_i_2_n_0
    SLICE_X5Y52          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.209 r  u_tick_gen_displays/counter_reg_reg[24]_i_2/O[2]
                         net (fo=1, routed)           0.947     3.157    u_tick_gen_displays/plusOp[23]
    SLICE_X6Y52          LUT2 (Prop_lut2_I1_O)        0.330     3.487 r  u_tick_gen_displays/counter_reg[23]_i_1/O
                         net (fo=1, routed)           0.000     3.487    u_tick_gen_displays/counter_reg[23]_i_1_n_0
    SLICE_X6Y52          FDCE                                         r  u_tick_gen_displays/counter_reg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   39.706    39.706 r  
    E3                                                0.000    39.706 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.706    pixel_clock/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.117 r  pixel_clock/clkin1_buf/O
                         net (fo=1, routed)           1.162    42.279    pixel_clock/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.955 r  pixel_clock/pll_base_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.594    pixel_clock/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.685 r  pixel_clock/clkout1_buf/O
                         net (fo=102, routed)         1.604    38.290    u_tick_gen_displays/CLK
    SLICE_X6Y52          FDCE                                         r  u_tick_gen_displays/counter_reg_reg[23]/C
                         clock pessimism              0.487    38.777    
                         clock uncertainty           -0.211    38.566    
    SLICE_X6Y52          FDCE (Setup_fdce_C_D)        0.118    38.684    u_tick_gen_displays/counter_reg_reg[23]
  -------------------------------------------------------------------
                         required time                         38.684    
                         arrival time                          -3.487    
  -------------------------------------------------------------------
                         slack                                 35.197    

Slack (MET) :             35.226ns  (required time - arrival time)
  Source:                 u_vga_contoller/vcounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@19.853ns period=39.706ns})
  Destination:            u_vga_contoller/vcounter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@19.853ns period=39.706ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.706ns  (clkout0 rise@39.706ns - clkout0 rise@0.000ns)
  Data Path Delay:        3.722ns  (logic 0.704ns (18.912%)  route 3.018ns (81.088%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.257ns = ( 38.449 - 39.706 ) 
    Source Clock Delay      (SCD):    -0.649ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.417ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pixel_clock/clkin1_buf/O
                         net (fo=1, routed)           1.233     2.715    pixel_clock/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pixel_clock/pll_base_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pixel_clock/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pixel_clock/clkout1_buf/O
                         net (fo=102, routed)         1.891    -0.649    u_vga_contoller/CLK_OUT1
    SLICE_X3Y33          FDRE                                         r  u_vga_contoller/vcounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDRE (Prop_fdre_C_Q)         0.456    -0.193 f  u_vga_contoller/vcounter_reg[4]/Q
                         net (fo=16, routed)          1.487     1.295    u_vga_contoller/connect_v_count[4]
    SLICE_X3Y35          LUT6 (Prop_lut6_I0_O)        0.124     1.419 r  u_vga_contoller/vcounter[10]_i_7/O
                         net (fo=1, routed)           0.853     2.272    u_vga_contoller/vcounter[10]_i_7_n_0
    SLICE_X5Y35          LUT6 (Prop_lut6_I3_O)        0.124     2.396 r  u_vga_contoller/vcounter[10]_i_1/O
                         net (fo=11, routed)          0.678     3.074    u_vga_contoller/vcounter[10]_i_1_n_0
    SLICE_X2Y33          FDRE                                         r  u_vga_contoller/vcounter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   39.706    39.706 r  
    E3                                                0.000    39.706 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.706    pixel_clock/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.117 r  pixel_clock/clkin1_buf/O
                         net (fo=1, routed)           1.162    42.279    pixel_clock/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.955 r  pixel_clock/pll_base_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.594    pixel_clock/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.685 r  pixel_clock/clkout1_buf/O
                         net (fo=102, routed)         1.764    38.449    u_vga_contoller/CLK_OUT1
    SLICE_X2Y33          FDRE                                         r  u_vga_contoller/vcounter_reg[1]/C
                         clock pessimism              0.586    39.035    
                         clock uncertainty           -0.211    38.824    
    SLICE_X2Y33          FDRE (Setup_fdre_C_R)       -0.524    38.300    u_vga_contoller/vcounter_reg[1]
  -------------------------------------------------------------------
                         required time                         38.300    
                         arrival time                          -3.074    
  -------------------------------------------------------------------
                         slack                                 35.226    

Slack (MET) :             35.242ns  (required time - arrival time)
  Source:                 u_tick_gen_displays/counter_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@19.853ns period=39.706ns})
  Destination:            u_tick_gen_displays/counter_reg_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@19.853ns period=39.706ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.706ns  (clkout0 rise@39.706ns - clkout0 rise@0.000ns)
  Data Path Delay:        4.082ns  (logic 2.312ns (56.639%)  route 1.770ns (43.361%))
  Logic Levels:           8  (CARRY4=7 LUT2=1)
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 38.290 - 39.706 ) 
    Source Clock Delay      (SCD):    -0.641ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.417ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pixel_clock/clkin1_buf/O
                         net (fo=1, routed)           1.233     2.715    pixel_clock/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pixel_clock/pll_base_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pixel_clock/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pixel_clock/clkout1_buf/O
                         net (fo=102, routed)         1.899    -0.641    u_tick_gen_displays/CLK
    SLICE_X6Y48          FDCE                                         r  u_tick_gen_displays/counter_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y48          FDCE (Prop_fdce_C_Q)         0.518    -0.123 r  u_tick_gen_displays/counter_reg_reg[2]/Q
                         net (fo=2, routed)           0.962     0.840    u_tick_gen_displays/counter_reg[2]
    SLICE_X5Y47          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.514 r  u_tick_gen_displays/counter_reg_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.514    u_tick_gen_displays/counter_reg_reg[4]_i_2_n_0
    SLICE_X5Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.628 r  u_tick_gen_displays/counter_reg_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.628    u_tick_gen_displays/counter_reg_reg[8]_i_2_n_0
    SLICE_X5Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.742 r  u_tick_gen_displays/counter_reg_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.001     1.742    u_tick_gen_displays/counter_reg_reg[12]_i_2_n_0
    SLICE_X5Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.856 r  u_tick_gen_displays/counter_reg_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.856    u_tick_gen_displays/counter_reg_reg[16]_i_2_n_0
    SLICE_X5Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.970 r  u_tick_gen_displays/counter_reg_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.970    u_tick_gen_displays/counter_reg_reg[20]_i_2_n_0
    SLICE_X5Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.084 r  u_tick_gen_displays/counter_reg_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.084    u_tick_gen_displays/counter_reg_reg[24]_i_2_n_0
    SLICE_X5Y53          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.306 r  u_tick_gen_displays/counter_reg_reg[25]_i_2/O[0]
                         net (fo=1, routed)           0.807     3.113    u_tick_gen_displays/plusOp[25]
    SLICE_X6Y52          LUT2 (Prop_lut2_I1_O)        0.328     3.441 r  u_tick_gen_displays/counter_reg[25]_i_1/O
                         net (fo=1, routed)           0.000     3.441    u_tick_gen_displays/counter_reg[25]_i_1_n_0
    SLICE_X6Y52          FDCE                                         r  u_tick_gen_displays/counter_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   39.706    39.706 r  
    E3                                                0.000    39.706 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.706    pixel_clock/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.117 r  pixel_clock/clkin1_buf/O
                         net (fo=1, routed)           1.162    42.279    pixel_clock/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.955 r  pixel_clock/pll_base_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.594    pixel_clock/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.685 r  pixel_clock/clkout1_buf/O
                         net (fo=102, routed)         1.604    38.290    u_tick_gen_displays/CLK
    SLICE_X6Y52          FDCE                                         r  u_tick_gen_displays/counter_reg_reg[25]/C
                         clock pessimism              0.487    38.777    
                         clock uncertainty           -0.211    38.566    
    SLICE_X6Y52          FDCE (Setup_fdce_C_D)        0.118    38.684    u_tick_gen_displays/counter_reg_reg[25]
  -------------------------------------------------------------------
                         required time                         38.684    
                         arrival time                          -3.441    
  -------------------------------------------------------------------
                         slack                                 35.242    

Slack (MET) :             35.244ns  (required time - arrival time)
  Source:                 u_vga_contoller/vcounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@19.853ns period=39.706ns})
  Destination:            u_vga_contoller/vcounter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@19.853ns period=39.706ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.706ns  (clkout0 rise@39.706ns - clkout0 rise@0.000ns)
  Data Path Delay:        3.798ns  (logic 0.704ns (18.536%)  route 3.094ns (81.464%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.256ns = ( 38.450 - 39.706 ) 
    Source Clock Delay      (SCD):    -0.649ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.417ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pixel_clock/clkin1_buf/O
                         net (fo=1, routed)           1.233     2.715    pixel_clock/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pixel_clock/pll_base_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pixel_clock/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pixel_clock/clkout1_buf/O
                         net (fo=102, routed)         1.891    -0.649    u_vga_contoller/CLK_OUT1
    SLICE_X3Y33          FDRE                                         r  u_vga_contoller/vcounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDRE (Prop_fdre_C_Q)         0.456    -0.193 f  u_vga_contoller/vcounter_reg[4]/Q
                         net (fo=16, routed)          1.487     1.295    u_vga_contoller/connect_v_count[4]
    SLICE_X3Y35          LUT6 (Prop_lut6_I0_O)        0.124     1.419 r  u_vga_contoller/vcounter[10]_i_7/O
                         net (fo=1, routed)           0.853     2.272    u_vga_contoller/vcounter[10]_i_7_n_0
    SLICE_X5Y35          LUT6 (Prop_lut6_I3_O)        0.124     2.396 r  u_vga_contoller/vcounter[10]_i_1/O
                         net (fo=11, routed)          0.753     3.149    u_vga_contoller/vcounter[10]_i_1_n_0
    SLICE_X3Y34          FDRE                                         r  u_vga_contoller/vcounter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   39.706    39.706 r  
    E3                                                0.000    39.706 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.706    pixel_clock/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.117 r  pixel_clock/clkin1_buf/O
                         net (fo=1, routed)           1.162    42.279    pixel_clock/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.955 r  pixel_clock/pll_base_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.594    pixel_clock/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.685 r  pixel_clock/clkout1_buf/O
                         net (fo=102, routed)         1.765    38.450    u_vga_contoller/CLK_OUT1
    SLICE_X3Y34          FDRE                                         r  u_vga_contoller/vcounter_reg[10]/C
                         clock pessimism              0.584    39.034    
                         clock uncertainty           -0.211    38.823    
    SLICE_X3Y34          FDRE (Setup_fdre_C_R)       -0.429    38.394    u_vga_contoller/vcounter_reg[10]
  -------------------------------------------------------------------
                         required time                         38.394    
                         arrival time                          -3.149    
  -------------------------------------------------------------------
                         slack                                 35.244    

Slack (MET) :             35.244ns  (required time - arrival time)
  Source:                 u_vga_contoller/vcounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@19.853ns period=39.706ns})
  Destination:            u_vga_contoller/vcounter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@19.853ns period=39.706ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.706ns  (clkout0 rise@39.706ns - clkout0 rise@0.000ns)
  Data Path Delay:        3.798ns  (logic 0.704ns (18.536%)  route 3.094ns (81.464%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.256ns = ( 38.450 - 39.706 ) 
    Source Clock Delay      (SCD):    -0.649ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.417ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pixel_clock/clkin1_buf/O
                         net (fo=1, routed)           1.233     2.715    pixel_clock/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pixel_clock/pll_base_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pixel_clock/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pixel_clock/clkout1_buf/O
                         net (fo=102, routed)         1.891    -0.649    u_vga_contoller/CLK_OUT1
    SLICE_X3Y33          FDRE                                         r  u_vga_contoller/vcounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDRE (Prop_fdre_C_Q)         0.456    -0.193 f  u_vga_contoller/vcounter_reg[4]/Q
                         net (fo=16, routed)          1.487     1.295    u_vga_contoller/connect_v_count[4]
    SLICE_X3Y35          LUT6 (Prop_lut6_I0_O)        0.124     1.419 r  u_vga_contoller/vcounter[10]_i_7/O
                         net (fo=1, routed)           0.853     2.272    u_vga_contoller/vcounter[10]_i_7_n_0
    SLICE_X5Y35          LUT6 (Prop_lut6_I3_O)        0.124     2.396 r  u_vga_contoller/vcounter[10]_i_1/O
                         net (fo=11, routed)          0.753     3.149    u_vga_contoller/vcounter[10]_i_1_n_0
    SLICE_X3Y34          FDRE                                         r  u_vga_contoller/vcounter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   39.706    39.706 r  
    E3                                                0.000    39.706 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.706    pixel_clock/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.117 r  pixel_clock/clkin1_buf/O
                         net (fo=1, routed)           1.162    42.279    pixel_clock/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.955 r  pixel_clock/pll_base_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.594    pixel_clock/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.685 r  pixel_clock/clkout1_buf/O
                         net (fo=102, routed)         1.765    38.450    u_vga_contoller/CLK_OUT1
    SLICE_X3Y34          FDRE                                         r  u_vga_contoller/vcounter_reg[7]/C
                         clock pessimism              0.584    39.034    
                         clock uncertainty           -0.211    38.823    
    SLICE_X3Y34          FDRE (Setup_fdre_C_R)       -0.429    38.394    u_vga_contoller/vcounter_reg[7]
  -------------------------------------------------------------------
                         required time                         38.394    
                         arrival time                          -3.149    
  -------------------------------------------------------------------
                         slack                                 35.244    

Slack (MET) :             35.244ns  (required time - arrival time)
  Source:                 u_vga_contoller/vcounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@19.853ns period=39.706ns})
  Destination:            u_vga_contoller/vcounter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@19.853ns period=39.706ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.706ns  (clkout0 rise@39.706ns - clkout0 rise@0.000ns)
  Data Path Delay:        3.798ns  (logic 0.704ns (18.536%)  route 3.094ns (81.464%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.256ns = ( 38.450 - 39.706 ) 
    Source Clock Delay      (SCD):    -0.649ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.417ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pixel_clock/clkin1_buf/O
                         net (fo=1, routed)           1.233     2.715    pixel_clock/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pixel_clock/pll_base_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pixel_clock/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pixel_clock/clkout1_buf/O
                         net (fo=102, routed)         1.891    -0.649    u_vga_contoller/CLK_OUT1
    SLICE_X3Y33          FDRE                                         r  u_vga_contoller/vcounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDRE (Prop_fdre_C_Q)         0.456    -0.193 f  u_vga_contoller/vcounter_reg[4]/Q
                         net (fo=16, routed)          1.487     1.295    u_vga_contoller/connect_v_count[4]
    SLICE_X3Y35          LUT6 (Prop_lut6_I0_O)        0.124     1.419 r  u_vga_contoller/vcounter[10]_i_7/O
                         net (fo=1, routed)           0.853     2.272    u_vga_contoller/vcounter[10]_i_7_n_0
    SLICE_X5Y35          LUT6 (Prop_lut6_I3_O)        0.124     2.396 r  u_vga_contoller/vcounter[10]_i_1/O
                         net (fo=11, routed)          0.753     3.149    u_vga_contoller/vcounter[10]_i_1_n_0
    SLICE_X3Y34          FDRE                                         r  u_vga_contoller/vcounter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   39.706    39.706 r  
    E3                                                0.000    39.706 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.706    pixel_clock/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.117 r  pixel_clock/clkin1_buf/O
                         net (fo=1, routed)           1.162    42.279    pixel_clock/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.955 r  pixel_clock/pll_base_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.594    pixel_clock/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.685 r  pixel_clock/clkout1_buf/O
                         net (fo=102, routed)         1.765    38.450    u_vga_contoller/CLK_OUT1
    SLICE_X3Y34          FDRE                                         r  u_vga_contoller/vcounter_reg[8]/C
                         clock pessimism              0.584    39.034    
                         clock uncertainty           -0.211    38.823    
    SLICE_X3Y34          FDRE (Setup_fdre_C_R)       -0.429    38.394    u_vga_contoller/vcounter_reg[8]
  -------------------------------------------------------------------
                         required time                         38.394    
                         arrival time                          -3.149    
  -------------------------------------------------------------------
                         slack                                 35.244    

Slack (MET) :             35.244ns  (required time - arrival time)
  Source:                 u_vga_contoller/vcounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@19.853ns period=39.706ns})
  Destination:            u_vga_contoller/vcounter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@19.853ns period=39.706ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.706ns  (clkout0 rise@39.706ns - clkout0 rise@0.000ns)
  Data Path Delay:        3.798ns  (logic 0.704ns (18.536%)  route 3.094ns (81.464%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.256ns = ( 38.450 - 39.706 ) 
    Source Clock Delay      (SCD):    -0.649ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.417ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pixel_clock/clkin1_buf/O
                         net (fo=1, routed)           1.233     2.715    pixel_clock/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pixel_clock/pll_base_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pixel_clock/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pixel_clock/clkout1_buf/O
                         net (fo=102, routed)         1.891    -0.649    u_vga_contoller/CLK_OUT1
    SLICE_X3Y33          FDRE                                         r  u_vga_contoller/vcounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDRE (Prop_fdre_C_Q)         0.456    -0.193 f  u_vga_contoller/vcounter_reg[4]/Q
                         net (fo=16, routed)          1.487     1.295    u_vga_contoller/connect_v_count[4]
    SLICE_X3Y35          LUT6 (Prop_lut6_I0_O)        0.124     1.419 r  u_vga_contoller/vcounter[10]_i_7/O
                         net (fo=1, routed)           0.853     2.272    u_vga_contoller/vcounter[10]_i_7_n_0
    SLICE_X5Y35          LUT6 (Prop_lut6_I3_O)        0.124     2.396 r  u_vga_contoller/vcounter[10]_i_1/O
                         net (fo=11, routed)          0.753     3.149    u_vga_contoller/vcounter[10]_i_1_n_0
    SLICE_X3Y34          FDRE                                         r  u_vga_contoller/vcounter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   39.706    39.706 r  
    E3                                                0.000    39.706 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.706    pixel_clock/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.117 r  pixel_clock/clkin1_buf/O
                         net (fo=1, routed)           1.162    42.279    pixel_clock/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.955 r  pixel_clock/pll_base_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.594    pixel_clock/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.685 r  pixel_clock/clkout1_buf/O
                         net (fo=102, routed)         1.765    38.450    u_vga_contoller/CLK_OUT1
    SLICE_X3Y34          FDRE                                         r  u_vga_contoller/vcounter_reg[9]/C
                         clock pessimism              0.584    39.034    
                         clock uncertainty           -0.211    38.823    
    SLICE_X3Y34          FDRE (Setup_fdre_C_R)       -0.429    38.394    u_vga_contoller/vcounter_reg[9]
  -------------------------------------------------------------------
                         required time                         38.394    
                         arrival time                          -3.149    
  -------------------------------------------------------------------
                         slack                                 35.244    

Slack (MET) :             35.256ns  (required time - arrival time)
  Source:                 u_tick_gen_displays/counter_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@19.853ns period=39.706ns})
  Destination:            u_tick_gen_displays/counter_reg_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@19.853ns period=39.706ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.706ns  (clkout0 rise@39.706ns - clkout0 rise@0.000ns)
  Data Path Delay:        3.981ns  (logic 2.057ns (51.670%)  route 1.924ns (48.330%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 38.290 - 39.706 ) 
    Source Clock Delay      (SCD):    -0.641ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.417ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pixel_clock/clkin1_buf/O
                         net (fo=1, routed)           1.233     2.715    pixel_clock/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pixel_clock/pll_base_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pixel_clock/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pixel_clock/clkout1_buf/O
                         net (fo=102, routed)         1.899    -0.641    u_tick_gen_displays/CLK
    SLICE_X6Y48          FDCE                                         r  u_tick_gen_displays/counter_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y48          FDCE (Prop_fdce_C_Q)         0.518    -0.123 r  u_tick_gen_displays/counter_reg_reg[2]/Q
                         net (fo=2, routed)           0.962     0.840    u_tick_gen_displays/counter_reg[2]
    SLICE_X5Y47          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.514 r  u_tick_gen_displays/counter_reg_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.514    u_tick_gen_displays/counter_reg_reg[4]_i_2_n_0
    SLICE_X5Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.628 r  u_tick_gen_displays/counter_reg_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.628    u_tick_gen_displays/counter_reg_reg[8]_i_2_n_0
    SLICE_X5Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.742 r  u_tick_gen_displays/counter_reg_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.001     1.742    u_tick_gen_displays/counter_reg_reg[12]_i_2_n_0
    SLICE_X5Y50          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.076 r  u_tick_gen_displays/counter_reg_reg[16]_i_2/O[1]
                         net (fo=1, routed)           0.961     3.037    u_tick_gen_displays/plusOp[14]
    SLICE_X7Y50          LUT2 (Prop_lut2_I1_O)        0.303     3.340 r  u_tick_gen_displays/counter_reg[14]_i_1/O
                         net (fo=1, routed)           0.000     3.340    u_tick_gen_displays/counter_reg[14]_i_1_n_0
    SLICE_X7Y50          FDCE                                         r  u_tick_gen_displays/counter_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   39.706    39.706 r  
    E3                                                0.000    39.706 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.706    pixel_clock/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.117 r  pixel_clock/clkin1_buf/O
                         net (fo=1, routed)           1.162    42.279    pixel_clock/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.955 r  pixel_clock/pll_base_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.594    pixel_clock/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.685 r  pixel_clock/clkout1_buf/O
                         net (fo=102, routed)         1.604    38.290    u_tick_gen_displays/CLK
    SLICE_X7Y50          FDCE                                         r  u_tick_gen_displays/counter_reg_reg[14]/C
                         clock pessimism              0.487    38.777    
                         clock uncertainty           -0.211    38.566    
    SLICE_X7Y50          FDCE (Setup_fdce_C_D)        0.031    38.597    u_tick_gen_displays/counter_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         38.597    
                         arrival time                          -3.340    
  -------------------------------------------------------------------
                         slack                                 35.256    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 u_vga_contoller/hcounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@19.853ns period=39.706ns})
  Destination:            u_vga_contoller/hcounter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@19.853ns period=39.706ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.486%)  route 0.122ns (39.514%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pixel_clock/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.690    pixel_clock/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pixel_clock/pll_base_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pixel_clock/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pixel_clock/clkout1_buf/O
                         net (fo=102, routed)         0.666    -0.498    u_vga_contoller/CLK_OUT1
    SLICE_X7Y37          FDRE                                         r  u_vga_contoller/hcounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y37          FDRE (Prop_fdre_C_Q)         0.141    -0.357 r  u_vga_contoller/hcounter_reg[2]/Q
                         net (fo=13, routed)          0.122    -0.235    u_vga_contoller/connect_h_count[2]
    SLICE_X6Y37          LUT6 (Prop_lut6_I1_O)        0.045    -0.190 r  u_vga_contoller/hcounter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.190    u_vga_contoller/plusOp[5]
    SLICE_X6Y37          FDRE                                         r  u_vga_contoller/hcounter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pixel_clock/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.918    pixel_clock/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pixel_clock/pll_base_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pixel_clock/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pixel_clock/clkout1_buf/O
                         net (fo=102, routed)         0.942    -0.731    u_vga_contoller/CLK_OUT1
    SLICE_X6Y37          FDRE                                         r  u_vga_contoller/hcounter_reg[5]/C
                         clock pessimism              0.247    -0.485    
    SLICE_X6Y37          FDRE (Hold_fdre_C_D)         0.120    -0.365    u_vga_contoller/hcounter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.190    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 u_vga_contoller/vcounter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@19.853ns period=39.706ns})
  Destination:            u_vga_contoller/vcounter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@19.853ns period=39.706ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.186ns (56.787%)  route 0.142ns (43.214%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.733ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pixel_clock/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.690    pixel_clock/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pixel_clock/pll_base_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pixel_clock/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pixel_clock/clkout1_buf/O
                         net (fo=102, routed)         0.665    -0.499    u_vga_contoller/CLK_OUT1
    SLICE_X3Y33          FDRE                                         r  u_vga_contoller/vcounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDRE (Prop_fdre_C_Q)         0.141    -0.358 r  u_vga_contoller/vcounter_reg[5]/Q
                         net (fo=21, routed)          0.142    -0.216    u_vga_contoller/connect_v_count[5]
    SLICE_X3Y33          LUT6 (Prop_lut6_I5_O)        0.045    -0.171 r  u_vga_contoller/vcounter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.171    u_vga_contoller/plusOp__0[5]
    SLICE_X3Y33          FDRE                                         r  u_vga_contoller/vcounter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pixel_clock/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.918    pixel_clock/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pixel_clock/pll_base_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pixel_clock/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pixel_clock/clkout1_buf/O
                         net (fo=102, routed)         0.940    -0.733    u_vga_contoller/CLK_OUT1
    SLICE_X3Y33          FDRE                                         r  u_vga_contoller/vcounter_reg[5]/C
                         clock pessimism              0.235    -0.499    
    SLICE_X3Y33          FDRE (Hold_fdre_C_D)         0.092    -0.407    u_vga_contoller/vcounter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                          -0.171    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 u_vga_contoller/hcounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@19.853ns period=39.706ns})
  Destination:            u_vga_contoller/hcounter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@19.853ns period=39.706ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.186ns (53.511%)  route 0.162ns (46.489%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pixel_clock/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.690    pixel_clock/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pixel_clock/pll_base_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pixel_clock/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pixel_clock/clkout1_buf/O
                         net (fo=102, routed)         0.666    -0.498    u_vga_contoller/CLK_OUT1
    SLICE_X5Y37          FDRE                                         r  u_vga_contoller/hcounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y37          FDRE (Prop_fdre_C_Q)         0.141    -0.357 r  u_vga_contoller/hcounter_reg[6]/Q
                         net (fo=23, routed)          0.162    -0.195    u_vga_contoller/connect_h_count[6]
    SLICE_X5Y36          LUT6 (Prop_lut6_I1_O)        0.045    -0.150 r  u_vga_contoller/hcounter[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.150    u_vga_contoller/plusOp[9]
    SLICE_X5Y36          FDRE                                         r  u_vga_contoller/hcounter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pixel_clock/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.918    pixel_clock/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pixel_clock/pll_base_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pixel_clock/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pixel_clock/clkout1_buf/O
                         net (fo=102, routed)         0.941    -0.732    u_vga_contoller/CLK_OUT1
    SLICE_X5Y36          FDRE                                         r  u_vga_contoller/hcounter_reg[9]/C
                         clock pessimism              0.249    -0.484    
    SLICE_X5Y36          FDRE (Hold_fdre_C_D)         0.091    -0.393    u_vga_contoller/hcounter_reg[9]
  -------------------------------------------------------------------
                         required time                          0.393    
                         arrival time                          -0.150    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 u_vga_contoller/hcounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@19.853ns period=39.706ns})
  Destination:            u_vga_contoller/hcounter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@19.853ns period=39.706ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.189ns (51.441%)  route 0.178ns (48.559%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pixel_clock/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.690    pixel_clock/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pixel_clock/pll_base_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pixel_clock/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pixel_clock/clkout1_buf/O
                         net (fo=102, routed)         0.666    -0.498    u_vga_contoller/CLK_OUT1
    SLICE_X5Y37          FDRE                                         r  u_vga_contoller/hcounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y37          FDRE (Prop_fdre_C_Q)         0.141    -0.357 r  u_vga_contoller/hcounter_reg[0]/Q
                         net (fo=15, routed)          0.178    -0.178    u_vga_contoller/connect_h_count[0]
    SLICE_X7Y37          LUT3 (Prop_lut3_I1_O)        0.048    -0.130 r  u_vga_contoller/hcounter[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.130    u_vga_contoller/plusOp[2]
    SLICE_X7Y37          FDRE                                         r  u_vga_contoller/hcounter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pixel_clock/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.918    pixel_clock/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pixel_clock/pll_base_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pixel_clock/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pixel_clock/clkout1_buf/O
                         net (fo=102, routed)         0.942    -0.731    u_vga_contoller/CLK_OUT1
    SLICE_X7Y37          FDRE                                         r  u_vga_contoller/hcounter_reg[2]/C
                         clock pessimism              0.249    -0.483    
    SLICE_X7Y37          FDRE (Hold_fdre_C_D)         0.105    -0.378    u_vga_contoller/hcounter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                          -0.130    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 u_vga_contoller/vcounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@19.853ns period=39.706ns})
  Destination:            u_vga_contoller/vcounter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@19.853ns period=39.706ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.207ns (51.173%)  route 0.198ns (48.827%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.733ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pixel_clock/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.690    pixel_clock/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pixel_clock/pll_base_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pixel_clock/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pixel_clock/clkout1_buf/O
                         net (fo=102, routed)         0.665    -0.499    u_vga_contoller/CLK_OUT1
    SLICE_X2Y33          FDRE                                         r  u_vga_contoller/vcounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y33          FDRE (Prop_fdre_C_Q)         0.164    -0.335 r  u_vga_contoller/vcounter_reg[1]/Q
                         net (fo=13, routed)          0.198    -0.137    u_vga_contoller/connect_v_count[1]
    SLICE_X2Y33          LUT2 (Prop_lut2_I1_O)        0.043    -0.094 r  u_vga_contoller/vcounter[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.094    u_vga_contoller/plusOp__0[1]
    SLICE_X2Y33          FDRE                                         r  u_vga_contoller/vcounter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pixel_clock/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.918    pixel_clock/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pixel_clock/pll_base_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pixel_clock/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pixel_clock/clkout1_buf/O
                         net (fo=102, routed)         0.940    -0.733    u_vga_contoller/CLK_OUT1
    SLICE_X2Y33          FDRE                                         r  u_vga_contoller/vcounter_reg[1]/C
                         clock pessimism              0.235    -0.499    
    SLICE_X2Y33          FDRE (Hold_fdre_C_D)         0.133    -0.366    u_vga_contoller/vcounter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.366    
                         arrival time                          -0.094    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 u_player_tick_gen/counter_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@19.853ns period=39.706ns})
  Destination:            u_player_tick_gen/counter_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@19.853ns period=39.706ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.759%)  route 0.180ns (49.241%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pixel_clock/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.690    pixel_clock/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pixel_clock/pll_base_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pixel_clock/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pixel_clock/clkout1_buf/O
                         net (fo=102, routed)         0.666    -0.498    u_player_tick_gen/CLK100MHZ
    SLICE_X3Y36          FDCE                                         r  u_player_tick_gen/counter_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y36          FDCE (Prop_fdce_C_Q)         0.141    -0.357 f  u_player_tick_gen/counter_reg_reg[0]/Q
                         net (fo=3, routed)           0.180    -0.176    u_player_tick_gen/counter_reg[0]
    SLICE_X3Y36          LUT3 (Prop_lut3_I2_O)        0.045    -0.131 r  u_player_tick_gen/counter_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.131    u_player_tick_gen/p_0_in[0]
    SLICE_X3Y36          FDCE                                         r  u_player_tick_gen/counter_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pixel_clock/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.918    pixel_clock/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pixel_clock/pll_base_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pixel_clock/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pixel_clock/clkout1_buf/O
                         net (fo=102, routed)         0.942    -0.731    u_player_tick_gen/CLK100MHZ
    SLICE_X3Y36          FDCE                                         r  u_player_tick_gen/counter_reg_reg[0]/C
                         clock pessimism              0.234    -0.498    
    SLICE_X3Y36          FDCE (Hold_fdce_C_D)         0.091    -0.407    u_player_tick_gen/counter_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                          -0.131    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 u_tick_gen_displays/counter_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@19.853ns period=39.706ns})
  Destination:            u_tick_gen_displays/counter_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@19.853ns period=39.706ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.209ns (52.711%)  route 0.188ns (47.289%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.726ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pixel_clock/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.690    pixel_clock/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pixel_clock/pll_base_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pixel_clock/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pixel_clock/clkout1_buf/O
                         net (fo=102, routed)         0.670    -0.494    u_tick_gen_displays/CLK
    SLICE_X6Y48          FDCE                                         r  u_tick_gen_displays/counter_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y48          FDCE (Prop_fdce_C_Q)         0.164    -0.330 f  u_tick_gen_displays/counter_reg_reg[0]/Q
                         net (fo=3, routed)           0.188    -0.142    u_tick_gen_displays/counter_reg[0]
    SLICE_X6Y48          LUT2 (Prop_lut2_I1_O)        0.045    -0.097 r  u_tick_gen_displays/counter_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.097    u_tick_gen_displays/p_0_in[0]
    SLICE_X6Y48          FDCE                                         r  u_tick_gen_displays/counter_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pixel_clock/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.918    pixel_clock/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pixel_clock/pll_base_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pixel_clock/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pixel_clock/clkout1_buf/O
                         net (fo=102, routed)         0.947    -0.726    u_tick_gen_displays/CLK
    SLICE_X6Y48          FDCE                                         r  u_tick_gen_displays/counter_reg_reg[0]/C
                         clock pessimism              0.233    -0.494    
    SLICE_X6Y48          FDCE (Hold_fdce_C_D)         0.120    -0.374    u_tick_gen_displays/counter_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.097    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 u_vga_contoller/hcounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@19.853ns period=39.706ns})
  Destination:            u_vga_contoller/hcounter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@19.853ns period=39.706ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.183ns (47.334%)  route 0.204ns (52.666%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pixel_clock/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.690    pixel_clock/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pixel_clock/pll_base_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pixel_clock/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pixel_clock/clkout1_buf/O
                         net (fo=102, routed)         0.665    -0.499    u_vga_contoller/CLK_OUT1
    SLICE_X7Y35          FDRE                                         r  u_vga_contoller/hcounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y35          FDRE (Prop_fdre_C_Q)         0.141    -0.358 r  u_vga_contoller/hcounter_reg[4]/Q
                         net (fo=22, routed)          0.204    -0.154    u_vga_contoller/connect_h_count[4]
    SLICE_X7Y35          LUT5 (Prop_lut5_I4_O)        0.042    -0.112 r  u_vga_contoller/hcounter[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.112    u_vga_contoller/plusOp[4]
    SLICE_X7Y35          FDRE                                         r  u_vga_contoller/hcounter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pixel_clock/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.918    pixel_clock/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pixel_clock/pll_base_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pixel_clock/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pixel_clock/clkout1_buf/O
                         net (fo=102, routed)         0.941    -0.732    u_vga_contoller/CLK_OUT1
    SLICE_X7Y35          FDRE                                         r  u_vga_contoller/hcounter_reg[4]/C
                         clock pessimism              0.234    -0.499    
    SLICE_X7Y35          FDRE (Hold_fdre_C_D)         0.105    -0.394    u_vga_contoller/hcounter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.112    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 u_vga_contoller/hcounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@19.853ns period=39.706ns})
  Destination:            u_vga_contoller/hcounter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@19.853ns period=39.706ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.183ns (46.951%)  route 0.207ns (53.049%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pixel_clock/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.690    pixel_clock/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pixel_clock/pll_base_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pixel_clock/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pixel_clock/clkout1_buf/O
                         net (fo=102, routed)         0.666    -0.498    u_vga_contoller/CLK_OUT1
    SLICE_X5Y37          FDRE                                         r  u_vga_contoller/hcounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y37          FDRE (Prop_fdre_C_Q)         0.141    -0.357 r  u_vga_contoller/hcounter_reg[7]/Q
                         net (fo=18, routed)          0.207    -0.150    u_vga_contoller/connect_h_count[7]
    SLICE_X5Y37          LUT5 (Prop_lut5_I0_O)        0.042    -0.108 r  u_vga_contoller/hcounter[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.108    u_vga_contoller/plusOp[8]
    SLICE_X5Y37          FDRE                                         r  u_vga_contoller/hcounter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pixel_clock/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.918    pixel_clock/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pixel_clock/pll_base_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pixel_clock/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pixel_clock/clkout1_buf/O
                         net (fo=102, routed)         0.942    -0.731    u_vga_contoller/CLK_OUT1
    SLICE_X5Y37          FDRE                                         r  u_vga_contoller/hcounter_reg[8]/C
                         clock pessimism              0.234    -0.498    
    SLICE_X5Y37          FDRE (Hold_fdre_C_D)         0.107    -0.391    u_vga_contoller/hcounter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                          -0.108    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 u_tick_gen/counter_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@19.853ns period=39.706ns})
  Destination:            u_tick_gen/counter_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@19.853ns period=39.706ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.186ns (48.581%)  route 0.197ns (51.419%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.740ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pixel_clock/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.690    pixel_clock/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pixel_clock/pll_base_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pixel_clock/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pixel_clock/clkout1_buf/O
                         net (fo=102, routed)         0.659    -0.505    u_tick_gen/CLK
    SLICE_X4Y27          FDCE                                         r  u_tick_gen/counter_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y27          FDCE (Prop_fdce_C_Q)         0.141    -0.364 f  u_tick_gen/counter_reg_reg[0]/Q
                         net (fo=4, routed)           0.197    -0.167    u_tick_gen/counter_reg[0]
    SLICE_X4Y27          LUT3 (Prop_lut3_I2_O)        0.045    -0.122 r  u_tick_gen/counter_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.122    u_tick_gen/p_0_in[0]
    SLICE_X4Y27          FDCE                                         r  u_tick_gen/counter_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pixel_clock/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.918    pixel_clock/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pixel_clock/pll_base_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pixel_clock/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pixel_clock/clkout1_buf/O
                         net (fo=102, routed)         0.933    -0.740    u_tick_gen/CLK
    SLICE_X4Y27          FDCE                                         r  u_tick_gen/counter_reg_reg[0]/C
                         clock pessimism              0.236    -0.505    
    SLICE_X4Y27          FDCE (Hold_fdce_C_D)         0.091    -0.414    u_tick_gen/counter_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                          -0.122    
  -------------------------------------------------------------------
                         slack                                  0.292    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout0
Waveform(ns):       { 0.000 19.853 }
Period(ns):         39.706
Sources:            { pixel_clock/pll_base_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         39.706      37.551     BUFGCTRL_X0Y16   pixel_clock/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         39.706      38.457     MMCME2_ADV_X1Y2  pixel_clock/pll_base_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         39.706      38.706     SLICE_X3Y36      u_player_tick_gen/counter_reg_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.706      38.706     SLICE_X5Y38      u_player_tick_gen/counter_reg_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.706      38.706     SLICE_X5Y38      u_player_tick_gen/counter_reg_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.706      38.706     SLICE_X5Y38      u_player_tick_gen/counter_reg_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.706      38.706     SLICE_X6Y48      u_tick_gen_displays/counter_reg_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.706      38.706     SLICE_X7Y49      u_tick_gen_displays/counter_reg_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.706      38.706     SLICE_X7Y49      u_tick_gen_displays/counter_reg_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.706      38.706     SLICE_X7Y50      u_tick_gen_displays/counter_reg_reg[12]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       39.706      173.654    MMCME2_ADV_X1Y2  pixel_clock/pll_base_inst/CLKOUT0
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.853      19.353     SLICE_X5Y38      u_player_tick_gen/counter_reg_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.853      19.353     SLICE_X5Y38      u_player_tick_gen/counter_reg_reg[11]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.853      19.353     SLICE_X5Y38      u_player_tick_gen/counter_reg_reg[12]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.853      19.353     SLICE_X7Y50      u_tick_gen_displays/counter_reg_reg[12]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.853      19.353     SLICE_X7Y50      u_tick_gen_displays/counter_reg_reg[13]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.853      19.353     SLICE_X5Y38      u_player_tick_gen/counter_reg_reg[13]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.853      19.353     SLICE_X5Y38      u_player_tick_gen/counter_reg_reg[14]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.853      19.353     SLICE_X5Y38      u_player_tick_gen/counter_reg_reg[15]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.853      19.353     SLICE_X5Y38      u_player_tick_gen/counter_reg_reg[16]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.853      19.353     SLICE_X5Y38      u_player_tick_gen/counter_reg_reg[17]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.853      19.353     SLICE_X3Y36      u_player_tick_gen/counter_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.853      19.353     SLICE_X5Y38      u_player_tick_gen/counter_reg_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.853      19.353     SLICE_X5Y38      u_player_tick_gen/counter_reg_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.853      19.353     SLICE_X5Y38      u_player_tick_gen/counter_reg_reg[12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.853      19.353     SLICE_X6Y48      u_tick_gen_displays/counter_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.853      19.353     SLICE_X7Y49      u_tick_gen_displays/counter_reg_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.853      19.353     SLICE_X7Y49      u_tick_gen_displays/counter_reg_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.853      19.353     SLICE_X7Y50      u_tick_gen_displays/counter_reg_reg[12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.853      19.353     SLICE_X7Y50      u_tick_gen_displays/counter_reg_reg[13]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.853      19.353     SLICE_X5Y38      u_player_tick_gen/counter_reg_reg[13]/C



