// Seed: 1328741291
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19
);
  inout wire id_19;
  output wire id_18;
  input wire id_17;
  inout wire id_16;
  inout wire id_15;
  input wire id_14;
  input wire id_13;
  inout wire id_12;
  inout wire id_11;
  inout wire id_10;
  output wire id_9;
  output wire id_8;
  input wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_20;
  assign module_1.id_28 = 0;
endmodule
module module_1 (
    output tri0 id_0,
    input wire id_1,
    input wire id_2,
    input wor id_3,
    input wire id_4,
    input tri1 id_5,
    output supply0 id_6,
    input tri0 id_7,
    input tri1 id_8,
    output wor id_9,
    output tri0 id_10,
    output uwire id_11,
    input supply1 id_12,
    input tri id_13,
    input tri0 id_14,
    output tri id_15,
    input wor id_16,
    output wand id_17,
    input wand id_18,
    input supply1 id_19,
    input tri0 id_20,
    input uwire id_21
    , id_33,
    input wand id_22,
    input wand id_23,
    output tri id_24,
    input tri0 id_25,
    input wire id_26,
    output wor id_27,
    output wor id_28,
    input tri1 id_29,
    output tri0 id_30,
    output supply1 id_31
);
  wire id_34;
  wire id_35, id_36;
  assign id_6 = id_21;
  module_0 modCall_1 (
      id_35,
      id_36,
      id_36,
      id_34,
      id_36,
      id_34,
      id_36,
      id_34,
      id_34,
      id_34,
      id_34,
      id_36,
      id_34,
      id_34,
      id_34,
      id_35,
      id_35,
      id_34,
      id_34
  );
  wire id_37;
  assign id_6 = id_23 - 1;
  always @(posedge 1) id_33 <= (1);
endmodule
