// Seed: 403916994
module module_0 (
    output wand  id_0,
    input  wire  id_1,
    input  uwire id_2,
    output tri   id_3,
    input  uwire id_4,
    output uwire id_5,
    output tri1  id_6
    , id_11,
    input  wor   id_7,
    input  uwire id_8,
    output wand  id_9
);
endmodule
module module_1 (
    output supply1 id_0,
    input wand id_1
    , id_10,
    input tri id_2,
    input tri1 id_3,
    output wor id_4,
    output tri id_5,
    input supply1 id_6,
    input wand id_7,
    input wire id_8
);
  xor primCall (id_5, id_10, id_7, id_3);
  assign id_5 = 1;
  module_0 modCall_1 (
      id_5,
      id_7,
      id_1,
      id_4,
      id_8,
      id_5,
      id_0,
      id_1,
      id_1,
      id_5
  );
  assign id_4 = 1'd0;
  wire id_11;
  wire id_12;
endmodule
