==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library 'D:/Xilinx/Vivado/2019.2/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
WARNING: [HLS 200-40] Skipped source file 'precomp.gp'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'Makefile'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'dilithium3/symmetric-shake.c' ... 
INFO: [HLS 200-10] Analyzing design file 'dilithium3/symmetric-aes.c' ... 
INFO: [HLS 200-10] Analyzing design file 'dilithium3/sign.c' ... 
INFO: [HLS 200-10] Analyzing design file 'dilithium3/rounding.c' ... 
INFO: [HLS 200-10] Analyzing design file 'dilithium3/rng.c' ... 
INFO: [HLS 200-10] Analyzing design file 'dilithium3/reduce.c' ... 
INFO: [HLS 200-10] Analyzing design file 'dilithium3/randombytes.c' ... 
INFO: [HLS 200-10] Analyzing design file 'dilithium3/polyvec.c' ... 
INFO: [HLS 200-10] Analyzing design file 'dilithium3/poly.c' ... 
INFO: [HLS 200-10] Analyzing design file 'dilithium3/packing.c' ... 
INFO: [HLS 200-10] Analyzing design file 'dilithium3/ntt.c' ... 
INFO: [HLS 200-10] Analyzing design file 'dilithium3/fips202.c' ... 
INFO: [HLS 200-10] Analyzing design file 'dilithium3/aes256ctr.c' ... 
INFO: [HLS 200-10] Analyzing design file 'dilithium3/aes.c' ... 
INFO: [HLS 200-10] Analyzing design file 'dilithium3/PQCgenKAT_sign.c' ... 
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library 'D:/Xilinx/Vivado/2019.2/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
WARNING: [HLS 200-40] Skipped source file 'precomp.gp'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'Makefile'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'dilithium3/symmetric-shake.c' ... 
INFO: [HLS 200-10] Analyzing design file 'dilithium3/symmetric-aes.c' ... 
INFO: [HLS 200-10] Analyzing design file 'dilithium3/sign.c' ... 
INFO: [HLS 200-10] Analyzing design file 'dilithium3/rounding.c' ... 
INFO: [HLS 200-10] Analyzing design file 'dilithium3/rng.c' ... 
INFO: [HLS 200-10] Analyzing design file 'dilithium3/reduce.c' ... 
INFO: [HLS 200-10] Analyzing design file 'dilithium3/randombytes.c' ... 
INFO: [HLS 200-10] Analyzing design file 'dilithium3/polyvec.c' ... 
INFO: [HLS 200-10] Analyzing design file 'dilithium3/poly.c' ... 
INFO: [HLS 200-10] Analyzing design file 'dilithium3/packing.c' ... 
INFO: [HLS 200-10] Analyzing design file 'dilithium3/ntt.c' ... 
INFO: [HLS 200-10] Analyzing design file 'dilithium3/fips202.c' ... 
INFO: [HLS 200-10] Analyzing design file 'dilithium3/aes256ctr.c' ... 
INFO: [HLS 200-10] Analyzing design file 'dilithium3/aes.c' ... 
INFO: [HLS 200-10] Analyzing design file 'dilithium3/PQCgenKAT_sign.c' ... 
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library 'D:/Xilinx/Vivado/2019.2/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library 'D:/Xilinx/Vivado/2019.2/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
WARNING: [HLS 200-40] Skipped source file 'precomp.gp'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'Makefile'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'dilithium3/symmetric-shake.c' ... 
INFO: [HLS 200-10] Analyzing design file 'dilithium3/symmetric-aes.c' ... 
INFO: [HLS 200-10] Analyzing design file 'dilithium3/sign.c' ... 
INFO: [HLS 200-10] Analyzing design file 'dilithium3/rounding.c' ... 
INFO: [HLS 200-10] Analyzing design file 'dilithium3/rng.c' ... 
INFO: [HLS 200-10] Analyzing design file 'dilithium3/reduce.c' ... 
INFO: [HLS 200-10] Analyzing design file 'dilithium3/randombytes.c' ... 
INFO: [HLS 200-10] Analyzing design file 'dilithium3/polyvec.c' ... 
INFO: [HLS 200-10] Analyzing design file 'dilithium3/poly.c' ... 
INFO: [HLS 200-10] Analyzing design file 'dilithium3/packing.c' ... 
INFO: [HLS 200-10] Analyzing design file 'dilithium3/ntt.c' ... 
INFO: [HLS 200-10] Analyzing design file 'dilithium3/fips202.c' ... 
INFO: [HLS 200-10] Analyzing design file 'dilithium3/aes256ctr.c' ... 
INFO: [HLS 200-10] Analyzing design file 'dilithium3/aes.c' ... 
INFO: [HLS 200-10] Analyzing design file 'dilithium3/PQCgenKAT_sign.c' ... 
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library 'D:/Xilinx/Vivado/2019.2/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
WARNING: [HLS 200-40] Skipped source file 'Makefile'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'precomp.gp'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'dilithium3/PQCgenKAT_sign.c' ... 
INFO: [HLS 200-10] Analyzing design file 'dilithium3/aes.c' ... 
INFO: [HLS 200-10] Analyzing design file 'dilithium3/aes256ctr.c' ... 
INFO: [HLS 200-10] Analyzing design file 'dilithium3/fips202.c' ... 
INFO: [HLS 200-10] Analyzing design file 'dilithium3/ntt.c' ... 
INFO: [HLS 200-10] Analyzing design file 'dilithium3/packing.c' ... 
INFO: [HLS 200-10] Analyzing design file 'dilithium3/poly.c' ... 
INFO: [HLS 200-10] Analyzing design file 'dilithium3/polyvec.c' ... 
INFO: [HLS 200-10] Analyzing design file 'dilithium3/randombytes.c' ... 
INFO: [HLS 200-10] Analyzing design file 'dilithium3/reduce.c' ... 
INFO: [HLS 200-10] Analyzing design file 'dilithium3/rng.c' ... 
INFO: [HLS 200-10] Analyzing design file 'dilithium3/rounding.c' ... 
INFO: [HLS 200-10] Analyzing design file 'dilithium3/sign.c' ... 
INFO: [HLS 200-10] Analyzing design file 'dilithium3/symmetric-aes.c' ... 
INFO: [HLS 200-10] Analyzing design file 'dilithium3/symmetric-shake.c' ... 
