IP Generator (Version 2020.3-Lite build 71107)
Start generating at 2023-05-29 18:03
Instance: fifo (E:\univerity\fpga\project\uart_basic\ipcore\fifo\fifo.idf)
Model: Logos DRM Based FIFO (1.5)
Part: Logos-PGL50H-FBG484--6
Create directory 'rtl' ...
Copy 'rtl\ipml_fifo_ctrl_v1_3.v' to 'rtl' ...
Copy 'rtl\ipml_fifo_v1_5.v.xml' to 'rtl' ...
Copy 'rtl\ipml_prefetch_fifo_v1_5.v.xml' to 'rtl' ...
Copy 'rtl\ipml_reg_fifo_v1_0.v' to 'rtl' ...
Copy 'rtl\ipml_sdpram_v1_5.v.xml' to 'rtl' ...
Compile file 'rtl\ipml_sdpram_v1_5.v.xml' to 'rtl\ipml_sdpram_v1_5_fifo.v' ...
Compile file 'rtl\ipml_fifo_v1_5.v.xml' to 'rtl\ipml_fifo_v1_5_fifo.v' ...
Compile file 'rtl\ipml_prefetch_fifo_v1_5.v.xml' to 'rtl\ipml_prefetch_fifo_v1_5_fifo.v' ...
Copy 'ipml_fifo_wrapper_v1_5.v.xml' ...
Compile file 'ipml_fifo_wrapper_v1_5.v.xml' to 'fifo.v' ...
Found top module 'fifo' in file 'fifo.v'.
Copy 'ipml_prefetch_fifo_wrapper_v1_5.v.xml' ...
Compile file 'ipml_prefetch_fifo_wrapper_v1_5.v.xml' to 'fifo_prefetch.v' ...
Copy 'ipml_fifo_wrapper_v1_3_tb.v.xml' ...
Compile file 'ipml_fifo_wrapper_v1_3_tb.v.xml' to 'fifo_tb.v' ...
Create template file 'fifo_tmpl.v' ...
Create template file 'fifo_tmpl.vhdl' ...
There are 4 source files to synthesize.
Synthesis is disabled.
Done: 0 error(s), 0 warning(s)
