`timescale 1ps/1ps

module Memory_Rom(input[2:0] a,output[15:0] w);

	always@(a) begin
		case(a)
			
			3'b000:w<=1/3!
			3'b001:w<=1/5!
			3'b010:w<=1/7!
			3'b011:w<=1/9!
			3'b100:w<=1/11!
			3'b101:w<=1/13!
			3'b110:w<=1/15!
			3'b111:w<=1/17!
		endcase
	end
endmodule