Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Tue Mar  5 13:28:45 2024
| Host         : LaptopMateo running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file TOP_timing_summary_routed.rpt -pb TOP_timing_summary_routed.pb -rpx TOP_timing_summary_routed.rpx -warn_on_violation
| Design       : TOP
| Device       : 7a35ti-cpg236
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-14  Critical Warning  LUT on the clock tree           1           
TIMING-17  Critical Warning  Non-clocked sequential cell     31          
LUTAR-1    Warning           LUT drives async reset alert    4           
TIMING-20  Warning           Non-clocked latch               2           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (47)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (62)
5. checking no_input_delay (2)
6. checking no_output_delay (26)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (47)
-------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: B1/x1_reg/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: B12/x5_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: B3/x2_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B4/cont_1_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B4/cont_1_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B4/cont_1_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B4/cont_1_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: B5/x3_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: B6/cont_1_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: B6/cont_1_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: B6/cont_1_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: B6/cont_1_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: B7/x4_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B8/cont_1_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B8/cont_1_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B8/cont_1_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B8/cont_1_reg[3]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (62)
-------------------------------------------------
 There are 62 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (26)
--------------------------------
 There are 26 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.135        0.000                      0                  275        0.261        0.000                      0                  275        4.500        0.000                       0                   142  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.135        0.000                      0                  275        0.261        0.000                      0                  275        4.500        0.000                       0                   142  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.135ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.261ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.135ns  (required time - arrival time)
  Source:                 B5/aux3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B5/aux3_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.369ns  (logic 0.934ns (21.377%)  route 3.435ns (78.623%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.334ns = ( 15.334 - 10.000 ) 
    Source Clock Delay      (SCD):    5.930ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=2, routed)           1.902     3.360    CLK_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124     3.484 r  n_0_100_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     4.204    n_0_100_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.300 r  n_0_100_BUFG_inst/O
                         net (fo=84, routed)          1.629     5.930    B5/n_0_100_BUFG
    SLICE_X62Y17         FDRE                                         r  B5/aux3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y17         FDRE (Prop_fdre_C_Q)         0.456     6.386 r  B5/aux3_reg[0]/Q
                         net (fo=3, routed)           1.369     7.754    B5/aux3[0]
    SLICE_X62Y17         LUT3 (Prop_lut3_I2_O)        0.152     7.906 r  B5/aux3[26]_i_2/O
                         net (fo=2, routed)           0.954     8.860    B5/aux3[26]_i_2_n_1
    SLICE_X62Y20         LUT5 (Prop_lut5_I0_O)        0.326     9.186 r  B5/aux3[26]_i_1/O
                         net (fo=27, routed)          1.113    10.299    B5/x3
    SLICE_X63Y23         FDRE                                         r  B5/aux3_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=2, routed)           1.613    13.001    CLK_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    13.101 r  n_0_100_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    13.739    n_0_100_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.830 r  n_0_100_BUFG_inst/O
                         net (fo=84, routed)          1.504    15.334    B5/n_0_100_BUFG
    SLICE_X63Y23         FDRE                                         r  B5/aux3_reg[25]/C
                         clock pessimism              0.564    15.899    
                         clock uncertainty           -0.035    15.863    
    SLICE_X63Y23         FDRE (Setup_fdre_C_R)       -0.429    15.434    B5/aux3_reg[25]
  -------------------------------------------------------------------
                         required time                         15.434    
                         arrival time                         -10.299    
  -------------------------------------------------------------------
                         slack                                  5.135    

Slack (MET) :             5.135ns  (required time - arrival time)
  Source:                 B5/aux3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B5/aux3_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.369ns  (logic 0.934ns (21.377%)  route 3.435ns (78.623%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.334ns = ( 15.334 - 10.000 ) 
    Source Clock Delay      (SCD):    5.930ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=2, routed)           1.902     3.360    CLK_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124     3.484 r  n_0_100_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     4.204    n_0_100_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.300 r  n_0_100_BUFG_inst/O
                         net (fo=84, routed)          1.629     5.930    B5/n_0_100_BUFG
    SLICE_X62Y17         FDRE                                         r  B5/aux3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y17         FDRE (Prop_fdre_C_Q)         0.456     6.386 r  B5/aux3_reg[0]/Q
                         net (fo=3, routed)           1.369     7.754    B5/aux3[0]
    SLICE_X62Y17         LUT3 (Prop_lut3_I2_O)        0.152     7.906 r  B5/aux3[26]_i_2/O
                         net (fo=2, routed)           0.954     8.860    B5/aux3[26]_i_2_n_1
    SLICE_X62Y20         LUT5 (Prop_lut5_I0_O)        0.326     9.186 r  B5/aux3[26]_i_1/O
                         net (fo=27, routed)          1.113    10.299    B5/x3
    SLICE_X63Y23         FDRE                                         r  B5/aux3_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=2, routed)           1.613    13.001    CLK_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    13.101 r  n_0_100_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    13.739    n_0_100_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.830 r  n_0_100_BUFG_inst/O
                         net (fo=84, routed)          1.504    15.334    B5/n_0_100_BUFG
    SLICE_X63Y23         FDRE                                         r  B5/aux3_reg[26]/C
                         clock pessimism              0.564    15.899    
                         clock uncertainty           -0.035    15.863    
    SLICE_X63Y23         FDRE (Setup_fdre_C_R)       -0.429    15.434    B5/aux3_reg[26]
  -------------------------------------------------------------------
                         required time                         15.434    
                         arrival time                         -10.299    
  -------------------------------------------------------------------
                         slack                                  5.135    

Slack (MET) :             5.275ns  (required time - arrival time)
  Source:                 B5/aux3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B5/aux3_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.231ns  (logic 0.934ns (22.076%)  route 3.297ns (77.924%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.335ns = ( 15.335 - 10.000 ) 
    Source Clock Delay      (SCD):    5.930ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=2, routed)           1.902     3.360    CLK_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124     3.484 r  n_0_100_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     4.204    n_0_100_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.300 r  n_0_100_BUFG_inst/O
                         net (fo=84, routed)          1.629     5.930    B5/n_0_100_BUFG
    SLICE_X62Y17         FDRE                                         r  B5/aux3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y17         FDRE (Prop_fdre_C_Q)         0.456     6.386 r  B5/aux3_reg[0]/Q
                         net (fo=3, routed)           1.369     7.754    B5/aux3[0]
    SLICE_X62Y17         LUT3 (Prop_lut3_I2_O)        0.152     7.906 r  B5/aux3[26]_i_2/O
                         net (fo=2, routed)           0.954     8.860    B5/aux3[26]_i_2_n_1
    SLICE_X62Y20         LUT5 (Prop_lut5_I0_O)        0.326     9.186 r  B5/aux3[26]_i_1/O
                         net (fo=27, routed)          0.974    10.160    B5/x3
    SLICE_X63Y22         FDRE                                         r  B5/aux3_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=2, routed)           1.613    13.001    CLK_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    13.101 r  n_0_100_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    13.739    n_0_100_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.830 r  n_0_100_BUFG_inst/O
                         net (fo=84, routed)          1.505    15.335    B5/n_0_100_BUFG
    SLICE_X63Y22         FDRE                                         r  B5/aux3_reg[21]/C
                         clock pessimism              0.564    15.900    
                         clock uncertainty           -0.035    15.864    
    SLICE_X63Y22         FDRE (Setup_fdre_C_R)       -0.429    15.435    B5/aux3_reg[21]
  -------------------------------------------------------------------
                         required time                         15.435    
                         arrival time                         -10.160    
  -------------------------------------------------------------------
                         slack                                  5.275    

Slack (MET) :             5.275ns  (required time - arrival time)
  Source:                 B5/aux3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B5/aux3_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.231ns  (logic 0.934ns (22.076%)  route 3.297ns (77.924%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.335ns = ( 15.335 - 10.000 ) 
    Source Clock Delay      (SCD):    5.930ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=2, routed)           1.902     3.360    CLK_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124     3.484 r  n_0_100_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     4.204    n_0_100_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.300 r  n_0_100_BUFG_inst/O
                         net (fo=84, routed)          1.629     5.930    B5/n_0_100_BUFG
    SLICE_X62Y17         FDRE                                         r  B5/aux3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y17         FDRE (Prop_fdre_C_Q)         0.456     6.386 r  B5/aux3_reg[0]/Q
                         net (fo=3, routed)           1.369     7.754    B5/aux3[0]
    SLICE_X62Y17         LUT3 (Prop_lut3_I2_O)        0.152     7.906 r  B5/aux3[26]_i_2/O
                         net (fo=2, routed)           0.954     8.860    B5/aux3[26]_i_2_n_1
    SLICE_X62Y20         LUT5 (Prop_lut5_I0_O)        0.326     9.186 r  B5/aux3[26]_i_1/O
                         net (fo=27, routed)          0.974    10.160    B5/x3
    SLICE_X63Y22         FDRE                                         r  B5/aux3_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=2, routed)           1.613    13.001    CLK_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    13.101 r  n_0_100_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    13.739    n_0_100_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.830 r  n_0_100_BUFG_inst/O
                         net (fo=84, routed)          1.505    15.335    B5/n_0_100_BUFG
    SLICE_X63Y22         FDRE                                         r  B5/aux3_reg[22]/C
                         clock pessimism              0.564    15.900    
                         clock uncertainty           -0.035    15.864    
    SLICE_X63Y22         FDRE (Setup_fdre_C_R)       -0.429    15.435    B5/aux3_reg[22]
  -------------------------------------------------------------------
                         required time                         15.435    
                         arrival time                         -10.160    
  -------------------------------------------------------------------
                         slack                                  5.275    

Slack (MET) :             5.275ns  (required time - arrival time)
  Source:                 B5/aux3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B5/aux3_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.231ns  (logic 0.934ns (22.076%)  route 3.297ns (77.924%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.335ns = ( 15.335 - 10.000 ) 
    Source Clock Delay      (SCD):    5.930ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=2, routed)           1.902     3.360    CLK_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124     3.484 r  n_0_100_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     4.204    n_0_100_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.300 r  n_0_100_BUFG_inst/O
                         net (fo=84, routed)          1.629     5.930    B5/n_0_100_BUFG
    SLICE_X62Y17         FDRE                                         r  B5/aux3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y17         FDRE (Prop_fdre_C_Q)         0.456     6.386 r  B5/aux3_reg[0]/Q
                         net (fo=3, routed)           1.369     7.754    B5/aux3[0]
    SLICE_X62Y17         LUT3 (Prop_lut3_I2_O)        0.152     7.906 r  B5/aux3[26]_i_2/O
                         net (fo=2, routed)           0.954     8.860    B5/aux3[26]_i_2_n_1
    SLICE_X62Y20         LUT5 (Prop_lut5_I0_O)        0.326     9.186 r  B5/aux3[26]_i_1/O
                         net (fo=27, routed)          0.974    10.160    B5/x3
    SLICE_X63Y22         FDRE                                         r  B5/aux3_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=2, routed)           1.613    13.001    CLK_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    13.101 r  n_0_100_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    13.739    n_0_100_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.830 r  n_0_100_BUFG_inst/O
                         net (fo=84, routed)          1.505    15.335    B5/n_0_100_BUFG
    SLICE_X63Y22         FDRE                                         r  B5/aux3_reg[23]/C
                         clock pessimism              0.564    15.900    
                         clock uncertainty           -0.035    15.864    
    SLICE_X63Y22         FDRE (Setup_fdre_C_R)       -0.429    15.435    B5/aux3_reg[23]
  -------------------------------------------------------------------
                         required time                         15.435    
                         arrival time                         -10.160    
  -------------------------------------------------------------------
                         slack                                  5.275    

Slack (MET) :             5.275ns  (required time - arrival time)
  Source:                 B5/aux3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B5/aux3_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.231ns  (logic 0.934ns (22.076%)  route 3.297ns (77.924%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.335ns = ( 15.335 - 10.000 ) 
    Source Clock Delay      (SCD):    5.930ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=2, routed)           1.902     3.360    CLK_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124     3.484 r  n_0_100_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     4.204    n_0_100_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.300 r  n_0_100_BUFG_inst/O
                         net (fo=84, routed)          1.629     5.930    B5/n_0_100_BUFG
    SLICE_X62Y17         FDRE                                         r  B5/aux3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y17         FDRE (Prop_fdre_C_Q)         0.456     6.386 r  B5/aux3_reg[0]/Q
                         net (fo=3, routed)           1.369     7.754    B5/aux3[0]
    SLICE_X62Y17         LUT3 (Prop_lut3_I2_O)        0.152     7.906 r  B5/aux3[26]_i_2/O
                         net (fo=2, routed)           0.954     8.860    B5/aux3[26]_i_2_n_1
    SLICE_X62Y20         LUT5 (Prop_lut5_I0_O)        0.326     9.186 r  B5/aux3[26]_i_1/O
                         net (fo=27, routed)          0.974    10.160    B5/x3
    SLICE_X63Y22         FDRE                                         r  B5/aux3_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=2, routed)           1.613    13.001    CLK_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    13.101 r  n_0_100_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    13.739    n_0_100_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.830 r  n_0_100_BUFG_inst/O
                         net (fo=84, routed)          1.505    15.335    B5/n_0_100_BUFG
    SLICE_X63Y22         FDRE                                         r  B5/aux3_reg[24]/C
                         clock pessimism              0.564    15.900    
                         clock uncertainty           -0.035    15.864    
    SLICE_X63Y22         FDRE (Setup_fdre_C_R)       -0.429    15.435    B5/aux3_reg[24]
  -------------------------------------------------------------------
                         required time                         15.435    
                         arrival time                         -10.160    
  -------------------------------------------------------------------
                         slack                                  5.275    

Slack (MET) :             5.284ns  (required time - arrival time)
  Source:                 B12/aux5_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B12/aux5_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.222ns  (logic 0.996ns (23.590%)  route 3.226ns (76.410%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.630     5.151    B12/CLK_IBUF_BUFG
    SLICE_X60Y15         FDRE                                         r  B12/aux5_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y15         FDRE (Prop_fdre_C_Q)         0.518     5.669 r  B12/aux5_reg[0]/Q
                         net (fo=3, routed)           1.422     7.091    B12/aux5[0]
    SLICE_X60Y15         LUT3 (Prop_lut3_I2_O)        0.150     7.241 r  B12/aux5[26]_i_2/O
                         net (fo=2, routed)           0.622     7.863    B12/aux5[26]_i_2_n_1
    SLICE_X60Y17         LUT5 (Prop_lut5_I0_O)        0.328     8.191 r  B12/aux5[26]_i_1/O
                         net (fo=27, routed)          1.182     9.373    B12/x5
    SLICE_X58Y21         FDRE                                         r  B12/aux5_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.506    14.847    B12/CLK_IBUF_BUFG
    SLICE_X58Y21         FDRE                                         r  B12/aux5_reg[25]/C
                         clock pessimism              0.274    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X58Y21         FDRE (Setup_fdre_C_R)       -0.429    14.657    B12/aux5_reg[25]
  -------------------------------------------------------------------
                         required time                         14.657    
                         arrival time                          -9.373    
  -------------------------------------------------------------------
                         slack                                  5.284    

Slack (MET) :             5.284ns  (required time - arrival time)
  Source:                 B12/aux5_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B12/aux5_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.222ns  (logic 0.996ns (23.590%)  route 3.226ns (76.410%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.630     5.151    B12/CLK_IBUF_BUFG
    SLICE_X60Y15         FDRE                                         r  B12/aux5_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y15         FDRE (Prop_fdre_C_Q)         0.518     5.669 r  B12/aux5_reg[0]/Q
                         net (fo=3, routed)           1.422     7.091    B12/aux5[0]
    SLICE_X60Y15         LUT3 (Prop_lut3_I2_O)        0.150     7.241 r  B12/aux5[26]_i_2/O
                         net (fo=2, routed)           0.622     7.863    B12/aux5[26]_i_2_n_1
    SLICE_X60Y17         LUT5 (Prop_lut5_I0_O)        0.328     8.191 r  B12/aux5[26]_i_1/O
                         net (fo=27, routed)          1.182     9.373    B12/x5
    SLICE_X58Y21         FDRE                                         r  B12/aux5_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.506    14.847    B12/CLK_IBUF_BUFG
    SLICE_X58Y21         FDRE                                         r  B12/aux5_reg[26]/C
                         clock pessimism              0.274    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X58Y21         FDRE (Setup_fdre_C_R)       -0.429    14.657    B12/aux5_reg[26]
  -------------------------------------------------------------------
                         required time                         14.657    
                         arrival time                          -9.373    
  -------------------------------------------------------------------
                         slack                                  5.284    

Slack (MET) :             5.287ns  (required time - arrival time)
  Source:                 B12/aux5_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B12/aux5_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.223ns  (logic 0.996ns (23.583%)  route 3.227ns (76.417%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.630     5.151    B12/CLK_IBUF_BUFG
    SLICE_X60Y15         FDRE                                         r  B12/aux5_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y15         FDRE (Prop_fdre_C_Q)         0.518     5.669 r  B12/aux5_reg[0]/Q
                         net (fo=3, routed)           1.422     7.091    B12/aux5[0]
    SLICE_X60Y15         LUT3 (Prop_lut3_I2_O)        0.150     7.241 r  B12/aux5[26]_i_2/O
                         net (fo=2, routed)           0.622     7.863    B12/aux5[26]_i_2_n_1
    SLICE_X60Y17         LUT5 (Prop_lut5_I0_O)        0.328     8.191 r  B12/aux5[26]_i_1/O
                         net (fo=27, routed)          1.184     9.375    B12/x5
    SLICE_X58Y16         FDRE                                         r  B12/aux5_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.511    14.852    B12/CLK_IBUF_BUFG
    SLICE_X58Y16         FDRE                                         r  B12/aux5_reg[5]/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X58Y16         FDRE (Setup_fdre_C_R)       -0.429    14.662    B12/aux5_reg[5]
  -------------------------------------------------------------------
                         required time                         14.662    
                         arrival time                          -9.375    
  -------------------------------------------------------------------
                         slack                                  5.287    

Slack (MET) :             5.287ns  (required time - arrival time)
  Source:                 B12/aux5_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B12/aux5_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.223ns  (logic 0.996ns (23.583%)  route 3.227ns (76.417%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.630     5.151    B12/CLK_IBUF_BUFG
    SLICE_X60Y15         FDRE                                         r  B12/aux5_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y15         FDRE (Prop_fdre_C_Q)         0.518     5.669 r  B12/aux5_reg[0]/Q
                         net (fo=3, routed)           1.422     7.091    B12/aux5[0]
    SLICE_X60Y15         LUT3 (Prop_lut3_I2_O)        0.150     7.241 r  B12/aux5[26]_i_2/O
                         net (fo=2, routed)           0.622     7.863    B12/aux5[26]_i_2_n_1
    SLICE_X60Y17         LUT5 (Prop_lut5_I0_O)        0.328     8.191 r  B12/aux5[26]_i_1/O
                         net (fo=27, routed)          1.184     9.375    B12/x5
    SLICE_X58Y16         FDRE                                         r  B12/aux5_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.511    14.852    B12/CLK_IBUF_BUFG
    SLICE_X58Y16         FDRE                                         r  B12/aux5_reg[6]/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X58Y16         FDRE (Setup_fdre_C_R)       -0.429    14.662    B12/aux5_reg[6]
  -------------------------------------------------------------------
                         required time                         14.662    
                         arrival time                          -9.375    
  -------------------------------------------------------------------
                         slack                                  5.287    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 B5/aux3_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B5/aux3_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.564ns
    Source Clock Delay      (SCD):    1.925ns
    Clock Pessimism Removal (CPR):    0.639ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=2, routed)           0.775     1.001    CLK_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045     1.046 r  n_0_100_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.312    n_0_100_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.338 r  n_0_100_BUFG_inst/O
                         net (fo=84, routed)          0.587     1.925    B5/n_0_100_BUFG
    SLICE_X63Y19         FDRE                                         r  B5/aux3_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y19         FDRE (Prop_fdre_C_Q)         0.141     2.066 r  B5/aux3_reg[12]/Q
                         net (fo=2, routed)           0.117     2.183    B5/aux3[12]
    SLICE_X63Y19         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.291 r  B5/aux30_carry__1/O[3]
                         net (fo=1, routed)           0.000     2.291    B5/aux30_carry__1_n_5
    SLICE_X63Y19         FDRE                                         r  B5/aux3_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.324    CLK_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056     1.380 r  n_0_100_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.679    n_0_100_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.708 r  n_0_100_BUFG_inst/O
                         net (fo=84, routed)          0.856     2.564    B5/n_0_100_BUFG
    SLICE_X63Y19         FDRE                                         r  B5/aux3_reg[12]/C
                         clock pessimism             -0.639     1.925    
    SLICE_X63Y19         FDRE (Hold_fdre_C_D)         0.105     2.030    B5/aux3_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.030    
                         arrival time                           2.291    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 B3/aux2_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B3/aux2_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.567ns
    Source Clock Delay      (SCD):    1.928ns
    Clock Pessimism Removal (CPR):    0.639ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=2, routed)           0.775     1.001    CLK_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045     1.046 r  n_0_100_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.312    n_0_100_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.338 r  n_0_100_BUFG_inst/O
                         net (fo=84, routed)          0.590     1.928    B3/n_0_100_BUFG
    SLICE_X59Y14         FDRE                                         r  B3/aux2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y14         FDRE (Prop_fdre_C_Q)         0.141     2.069 r  B3/aux2_reg[8]/Q
                         net (fo=2, routed)           0.117     2.186    B3/aux2[8]
    SLICE_X59Y14         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.294 r  B3/aux20_carry__0/O[3]
                         net (fo=1, routed)           0.000     2.294    B3/aux20_carry__0_n_5
    SLICE_X59Y14         FDRE                                         r  B3/aux2_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.324    CLK_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056     1.380 r  n_0_100_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.679    n_0_100_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.708 r  n_0_100_BUFG_inst/O
                         net (fo=84, routed)          0.859     2.567    B3/n_0_100_BUFG
    SLICE_X59Y14         FDRE                                         r  B3/aux2_reg[8]/C
                         clock pessimism             -0.639     1.928    
    SLICE_X59Y14         FDRE (Hold_fdre_C_D)         0.105     2.033    B3/aux2_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.033    
                         arrival time                           2.294    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 B5/aux3_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B5/aux3_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.562ns
    Source Clock Delay      (SCD):    1.923ns
    Clock Pessimism Removal (CPR):    0.639ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=2, routed)           0.775     1.001    CLK_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045     1.046 r  n_0_100_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.312    n_0_100_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.338 r  n_0_100_BUFG_inst/O
                         net (fo=84, routed)          0.585     1.923    B5/n_0_100_BUFG
    SLICE_X63Y21         FDRE                                         r  B5/aux3_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y21         FDRE (Prop_fdre_C_Q)         0.141     2.064 r  B5/aux3_reg[20]/Q
                         net (fo=2, routed)           0.117     2.181    B5/aux3[20]
    SLICE_X63Y21         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.289 r  B5/aux30_carry__3/O[3]
                         net (fo=1, routed)           0.000     2.289    B5/aux30_carry__3_n_5
    SLICE_X63Y21         FDRE                                         r  B5/aux3_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.324    CLK_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056     1.380 r  n_0_100_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.679    n_0_100_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.708 r  n_0_100_BUFG_inst/O
                         net (fo=84, routed)          0.854     2.562    B5/n_0_100_BUFG
    SLICE_X63Y21         FDRE                                         r  B5/aux3_reg[20]/C
                         clock pessimism             -0.639     1.923    
    SLICE_X63Y21         FDRE (Hold_fdre_C_D)         0.105     2.028    B5/aux3_reg[20]
  -------------------------------------------------------------------
                         required time                         -2.028    
                         arrival time                           2.289    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 B5/aux3_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B5/aux3_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.561ns
    Source Clock Delay      (SCD):    1.923ns
    Clock Pessimism Removal (CPR):    0.638ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=2, routed)           0.775     1.001    CLK_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045     1.046 r  n_0_100_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.312    n_0_100_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.338 r  n_0_100_BUFG_inst/O
                         net (fo=84, routed)          0.585     1.923    B5/n_0_100_BUFG
    SLICE_X63Y22         FDRE                                         r  B5/aux3_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y22         FDRE (Prop_fdre_C_Q)         0.141     2.064 r  B5/aux3_reg[24]/Q
                         net (fo=2, routed)           0.117     2.181    B5/aux3[24]
    SLICE_X63Y22         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.289 r  B5/aux30_carry__4/O[3]
                         net (fo=1, routed)           0.000     2.289    B5/aux30_carry__4_n_5
    SLICE_X63Y22         FDRE                                         r  B5/aux3_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.324    CLK_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056     1.380 r  n_0_100_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.679    n_0_100_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.708 r  n_0_100_BUFG_inst/O
                         net (fo=84, routed)          0.853     2.561    B5/n_0_100_BUFG
    SLICE_X63Y22         FDRE                                         r  B5/aux3_reg[24]/C
                         clock pessimism             -0.638     1.923    
    SLICE_X63Y22         FDRE (Hold_fdre_C_D)         0.105     2.028    B5/aux3_reg[24]
  -------------------------------------------------------------------
                         required time                         -2.028    
                         arrival time                           2.289    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 B7/aux4_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B7/aux4_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.561ns
    Source Clock Delay      (SCD):    1.923ns
    Clock Pessimism Removal (CPR):    0.638ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=2, routed)           0.775     1.001    CLK_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045     1.046 r  n_0_100_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.312    n_0_100_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.338 r  n_0_100_BUFG_inst/O
                         net (fo=84, routed)          0.585     1.923    B7/n_0_100_BUFG
    SLICE_X65Y22         FDRE                                         r  B7/aux4_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y22         FDRE (Prop_fdre_C_Q)         0.141     2.064 r  B7/aux4_reg[20]/Q
                         net (fo=2, routed)           0.117     2.181    B7/aux4[20]
    SLICE_X65Y22         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.289 r  B7/aux40_carry__3/O[3]
                         net (fo=1, routed)           0.000     2.289    B7/aux40_carry__3_n_5
    SLICE_X65Y22         FDRE                                         r  B7/aux4_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.324    CLK_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056     1.380 r  n_0_100_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.679    n_0_100_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.708 r  n_0_100_BUFG_inst/O
                         net (fo=84, routed)          0.853     2.561    B7/n_0_100_BUFG
    SLICE_X65Y22         FDRE                                         r  B7/aux4_reg[20]/C
                         clock pessimism             -0.638     1.923    
    SLICE_X65Y22         FDRE (Hold_fdre_C_D)         0.105     2.028    B7/aux4_reg[20]
  -------------------------------------------------------------------
                         required time                         -2.028    
                         arrival time                           2.289    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 B7/aux4_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B7/aux4_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.559ns
    Source Clock Delay      (SCD):    1.921ns
    Clock Pessimism Removal (CPR):    0.638ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=2, routed)           0.775     1.001    CLK_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045     1.046 r  n_0_100_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.312    n_0_100_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.338 r  n_0_100_BUFG_inst/O
                         net (fo=84, routed)          0.583     1.921    B7/n_0_100_BUFG
    SLICE_X65Y23         FDRE                                         r  B7/aux4_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y23         FDRE (Prop_fdre_C_Q)         0.141     2.062 r  B7/aux4_reg[24]/Q
                         net (fo=2, routed)           0.117     2.179    B7/aux4[24]
    SLICE_X65Y23         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.287 r  B7/aux40_carry__4/O[3]
                         net (fo=1, routed)           0.000     2.287    B7/aux40_carry__4_n_5
    SLICE_X65Y23         FDRE                                         r  B7/aux4_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.324    CLK_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056     1.380 r  n_0_100_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.679    n_0_100_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.708 r  n_0_100_BUFG_inst/O
                         net (fo=84, routed)          0.851     2.559    B7/n_0_100_BUFG
    SLICE_X65Y23         FDRE                                         r  B7/aux4_reg[24]/C
                         clock pessimism             -0.638     1.921    
    SLICE_X65Y23         FDRE (Hold_fdre_C_D)         0.105     2.026    B7/aux4_reg[24]
  -------------------------------------------------------------------
                         required time                         -2.026    
                         arrival time                           2.287    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 B5/aux3_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B5/aux3_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.565ns
    Source Clock Delay      (SCD):    1.926ns
    Clock Pessimism Removal (CPR):    0.639ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=2, routed)           0.775     1.001    CLK_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045     1.046 r  n_0_100_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.312    n_0_100_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.338 r  n_0_100_BUFG_inst/O
                         net (fo=84, routed)          0.588     1.926    B5/n_0_100_BUFG
    SLICE_X63Y18         FDRE                                         r  B5/aux3_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y18         FDRE (Prop_fdre_C_Q)         0.141     2.067 r  B5/aux3_reg[8]/Q
                         net (fo=2, routed)           0.117     2.184    B5/aux3[8]
    SLICE_X63Y18         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.292 r  B5/aux30_carry__0/O[3]
                         net (fo=1, routed)           0.000     2.292    B5/aux30_carry__0_n_5
    SLICE_X63Y18         FDRE                                         r  B5/aux3_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.324    CLK_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056     1.380 r  n_0_100_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.679    n_0_100_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.708 r  n_0_100_BUFG_inst/O
                         net (fo=84, routed)          0.857     2.565    B5/n_0_100_BUFG
    SLICE_X63Y18         FDRE                                         r  B5/aux3_reg[8]/C
                         clock pessimism             -0.639     1.926    
    SLICE_X63Y18         FDRE (Hold_fdre_C_D)         0.105     2.031    B5/aux3_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.031    
                         arrival time                           2.292    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 B3/aux2_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B3/aux2_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.563ns
    Source Clock Delay      (SCD):    1.925ns
    Clock Pessimism Removal (CPR):    0.638ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=2, routed)           0.775     1.001    CLK_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045     1.046 r  n_0_100_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.312    n_0_100_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.338 r  n_0_100_BUFG_inst/O
                         net (fo=84, routed)          0.587     1.925    B3/n_0_100_BUFG
    SLICE_X59Y18         FDRE                                         r  B3/aux2_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y18         FDRE (Prop_fdre_C_Q)         0.141     2.066 r  B3/aux2_reg[24]/Q
                         net (fo=2, routed)           0.118     2.184    B3/aux2[24]
    SLICE_X59Y18         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.292 r  B3/aux20_carry__4/O[3]
                         net (fo=1, routed)           0.000     2.292    B3/aux20_carry__4_n_5
    SLICE_X59Y18         FDRE                                         r  B3/aux2_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.324    CLK_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056     1.380 r  n_0_100_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.679    n_0_100_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.708 r  n_0_100_BUFG_inst/O
                         net (fo=84, routed)          0.855     2.563    B3/n_0_100_BUFG
    SLICE_X59Y18         FDRE                                         r  B3/aux2_reg[24]/C
                         clock pessimism             -0.638     1.925    
    SLICE_X59Y18         FDRE (Hold_fdre_C_D)         0.105     2.030    B3/aux2_reg[24]
  -------------------------------------------------------------------
                         required time                         -2.030    
                         arrival time                           2.292    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 B7/aux4_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B7/aux4_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.563ns
    Source Clock Delay      (SCD):    1.924ns
    Clock Pessimism Removal (CPR):    0.639ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=2, routed)           0.775     1.001    CLK_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045     1.046 r  n_0_100_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.312    n_0_100_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.338 r  n_0_100_BUFG_inst/O
                         net (fo=84, routed)          0.586     1.924    B7/n_0_100_BUFG
    SLICE_X65Y20         FDRE                                         r  B7/aux4_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y20         FDRE (Prop_fdre_C_Q)         0.141     2.065 r  B7/aux4_reg[12]/Q
                         net (fo=2, routed)           0.119     2.184    B7/aux4[12]
    SLICE_X65Y20         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.292 r  B7/aux40_carry__1/O[3]
                         net (fo=1, routed)           0.000     2.292    B7/aux40_carry__1_n_5
    SLICE_X65Y20         FDRE                                         r  B7/aux4_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.324    CLK_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056     1.380 r  n_0_100_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.679    n_0_100_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.708 r  n_0_100_BUFG_inst/O
                         net (fo=84, routed)          0.855     2.563    B7/n_0_100_BUFG
    SLICE_X65Y20         FDRE                                         r  B7/aux4_reg[12]/C
                         clock pessimism             -0.639     1.924    
    SLICE_X65Y20         FDRE (Hold_fdre_C_D)         0.105     2.029    B7/aux4_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.029    
                         arrival time                           2.292    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 B1/x1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B1/x1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.591     1.474    B1/CLK_IBUF_BUFG
    SLICE_X65Y14         FDRE                                         r  B1/x1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y14         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  B1/x1_reg/Q
                         net (fo=3, routed)           0.168     1.783    B1/CLK
    SLICE_X65Y14         LUT6 (Prop_lut6_I5_O)        0.045     1.828 r  B1/x1_i_1/O
                         net (fo=1, routed)           0.000     1.828    B1/x1_i_1_n_1
    SLICE_X65Y14         FDRE                                         r  B1/x1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.861     1.988    B1/CLK_IBUF_BUFG
    SLICE_X65Y14         FDRE                                         r  B1/x1_reg/C
                         clock pessimism             -0.514     1.474    
    SLICE_X65Y14         FDRE (Hold_fdre_C_D)         0.091     1.565    B1/x1_reg
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  CLK_IBUF_BUFG_inst/I
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  n_0_100_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y13   B1/aux1_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y15   B1/aux1_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y15   B1/aux1_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y15   B1/aux1_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y16   B1/aux1_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y16   B1/aux1_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y16   B1/aux1_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y16   B1/aux1_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y13   B1/aux1_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y13   B1/aux1_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y15   B1/aux1_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y15   B1/aux1_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y15   B1/aux1_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y15   B1/aux1_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y15   B1/aux1_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y15   B1/aux1_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y16   B1/aux1_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y16   B1/aux1_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y13   B1/aux1_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y13   B1/aux1_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y15   B1/aux1_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y15   B1/aux1_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y15   B1/aux1_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y15   B1/aux1_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y15   B1/aux1_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y15   B1/aux1_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y16   B1/aux1_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y16   B1/aux1_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            88 Endpoints
Min Delay            88 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Pul
                            (input port)
  Destination:            Oled[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.852ns  (logic 5.300ns (38.262%)  route 8.552ns (61.738%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  Pul (IN)
                         net (fo=0)                   0.000     0.000    Pul
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  Pul_IBUF_inst/O
                         net (fo=18, routed)          4.661     6.102    B10/Pul_IBUF
    SLICE_X61Y17         LUT5 (Prop_lut5_I1_O)        0.152     6.254 r  B10/Oled_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.891    10.145    Oled_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.707    13.852 r  Oled_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.852    Oled[0]
    U16                                                               r  Oled[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Pul
                            (input port)
  Destination:            Oled[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.752ns  (logic 5.069ns (36.862%)  route 8.683ns (63.138%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  Pul (IN)
                         net (fo=0)                   0.000     0.000    Pul
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  Pul_IBUF_inst/O
                         net (fo=18, routed)          4.660     6.101    B10/Pul_IBUF
    SLICE_X61Y17         LUT5 (Prop_lut5_I1_O)        0.124     6.225 r  B10/Oled_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           4.023    10.248    Oled_OBUF[8]
    V13                  OBUF (Prop_obuf_I_O)         3.504    13.752 r  Oled_OBUF[8]_inst/O
                         net (fo=0)                   0.000    13.752    Oled[8]
    V13                                                               r  Oled[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Pul
                            (input port)
  Destination:            Oled[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.221ns  (logic 5.083ns (38.450%)  route 8.138ns (61.550%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  Pul (IN)
                         net (fo=0)                   0.000     0.000    Pul
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  Pul_IBUF_inst/O
                         net (fo=18, routed)          4.507     5.948    B13/Pul_IBUF
    SLICE_X61Y19         LUT5 (Prop_lut5_I4_O)        0.124     6.072 r  B13/Oled_OBUF[12]_inst_i_1/O
                         net (fo=1, routed)           3.630     9.703    Oled_OBUF[12]
    P3                   OBUF (Prop_obuf_I_O)         3.518    13.221 r  Oled_OBUF[12]_inst/O
                         net (fo=0)                   0.000    13.221    Oled[12]
    P3                                                                r  Oled[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Pul
                            (input port)
  Destination:            Oled[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.005ns  (logic 5.066ns (38.956%)  route 7.939ns (61.044%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  Pul (IN)
                         net (fo=0)                   0.000     0.000    Pul
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  Pul_IBUF_inst/O
                         net (fo=18, routed)          4.489     5.930    B13/Pul_IBUF
    SLICE_X59Y20         LUT5 (Prop_lut5_I4_O)        0.124     6.054 r  B13/Oled_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.450     9.504    Oled_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         3.501    13.005 r  Oled_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.005    Oled[2]
    U19                                                               r  Oled[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Pul
                            (input port)
  Destination:            Oled[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.912ns  (logic 5.095ns (39.459%)  route 7.817ns (60.541%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  Pul (IN)
                         net (fo=0)                   0.000     0.000    Pul
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  Pul_IBUF_inst/O
                         net (fo=18, routed)          3.948     5.389    B13/Pul_IBUF
    SLICE_X56Y19         LUT5 (Prop_lut5_I4_O)        0.124     5.513 r  B13/Oled_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.869     9.382    Oled_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.530    12.912 r  Oled_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.912    Oled[1]
    E19                                                               r  Oled[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Pul
                            (input port)
  Destination:            Oled[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.809ns  (logic 5.087ns (39.712%)  route 7.722ns (60.288%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  Pul (IN)
                         net (fo=0)                   0.000     0.000    Pul
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  Pul_IBUF_inst/O
                         net (fo=18, routed)          4.365     5.806    B10/Pul_IBUF
    SLICE_X60Y20         LUT5 (Prop_lut5_I1_O)        0.124     5.930 r  B10/Oled_OBUF[15]_inst_i_1/O
                         net (fo=1, routed)           3.357     9.288    Oled_OBUF[15]
    L1                   OBUF (Prop_obuf_I_O)         3.521    12.809 r  Oled_OBUF[15]_inst/O
                         net (fo=0)                   0.000    12.809    Oled[15]
    L1                                                                r  Oled[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Pul
                            (input port)
  Destination:            Oled[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.691ns  (logic 5.073ns (39.971%)  route 7.618ns (60.029%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  Pul (IN)
                         net (fo=0)                   0.000     0.000    Pul
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  Pul_IBUF_inst/O
                         net (fo=18, routed)          4.337     5.778    B13/Pul_IBUF
    SLICE_X61Y20         LUT5 (Prop_lut5_I4_O)        0.124     5.902 r  B13/Oled_OBUF[13]_inst_i_1/O
                         net (fo=1, routed)           3.282     9.184    Oled_OBUF[13]
    N3                   OBUF (Prop_obuf_I_O)         3.507    12.691 r  Oled_OBUF[13]_inst/O
                         net (fo=0)                   0.000    12.691    Oled[13]
    N3                                                                r  Oled[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Pul
                            (input port)
  Destination:            Oled[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.570ns  (logic 5.071ns (40.345%)  route 7.499ns (59.655%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  Pul (IN)
                         net (fo=0)                   0.000     0.000    Pul
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  Pul_IBUF_inst/O
                         net (fo=18, routed)          3.862     5.303    B13/Pul_IBUF
    SLICE_X54Y16         LUT5 (Prop_lut5_I4_O)        0.124     5.427 r  B13/Oled_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.637     9.064    Oled_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         3.506    12.570 r  Oled_OBUF[6]_inst/O
                         net (fo=0)                   0.000    12.570    Oled[6]
    U14                                                               r  Oled[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Pul
                            (input port)
  Destination:            Oled[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.508ns  (logic 5.081ns (40.618%)  route 7.428ns (59.382%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  Pul (IN)
                         net (fo=0)                   0.000     0.000    Pul
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  Pul_IBUF_inst/O
                         net (fo=18, routed)          4.363     5.804    B13/Pul_IBUF
    SLICE_X60Y20         LUT5 (Prop_lut5_I4_O)        0.124     5.928 r  B13/Oled_OBUF[14]_inst_i_1/O
                         net (fo=1, routed)           3.065     8.993    Oled_OBUF[14]
    P1                   OBUF (Prop_obuf_I_O)         3.515    12.508 r  Oled_OBUF[14]_inst/O
                         net (fo=0)                   0.000    12.508    Oled[14]
    P1                                                                r  Oled[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Pul
                            (input port)
  Destination:            Oled[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.272ns  (logic 5.066ns (41.282%)  route 7.206ns (58.718%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  Pul (IN)
                         net (fo=0)                   0.000     0.000    Pul
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  Pul_IBUF_inst/O
                         net (fo=18, routed)          3.578     5.019    B10/Pul_IBUF
    SLICE_X54Y16         LUT5 (Prop_lut5_I1_O)        0.124     5.143 r  B10/Oled_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           3.628     8.771    Oled_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         3.501    12.272 r  Oled_OBUF[7]_inst/O
                         net (fo=0)                   0.000    12.272    Oled[7]
    V14                                                               r  Oled[7] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 B13/FSM_onehot_auxL_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            B13/FSM_onehot_auxL_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y20         FDRE                         0.000     0.000 r  B13/FSM_onehot_auxL_reg[0]/C
    SLICE_X59Y20         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  B13/FSM_onehot_auxL_reg[0]/Q
                         net (fo=1, routed)           0.056     0.197    B13/FSM_onehot_auxL_reg_n_1_[0]
    SLICE_X59Y20         FDRE                                         r  B13/FSM_onehot_auxL_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B13/FSM_onehot_auxL_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            B13/FSM_onehot_auxL_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.242ns  (logic 0.128ns (52.968%)  route 0.114ns (47.032%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y20         FDRE                         0.000     0.000 r  B13/FSM_onehot_auxL_reg[1]/C
    SLICE_X59Y20         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  B13/FSM_onehot_auxL_reg[1]/Q
                         net (fo=2, routed)           0.114     0.242    B13/Q[0]
    SLICE_X60Y20         FDRE                                         r  B13/FSM_onehot_auxL_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B13/FSM_onehot_auxL_reg[16]/C
                            (rising edge-triggered cell FDRE)
  Destination:            B13/FSM_onehot_auxL_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.265ns  (logic 0.141ns (53.292%)  route 0.124ns (46.708%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y20         FDRE                         0.000     0.000 r  B13/FSM_onehot_auxL_reg[16]/C
    SLICE_X59Y20         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  B13/FSM_onehot_auxL_reg[16]/Q
                         net (fo=2, routed)           0.124     0.265    B13/Q[3]
    SLICE_X59Y20         FDRE                                         r  B13/FSM_onehot_auxL_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B13/FSM_onehot_auxL_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            B13/FSM_onehot_auxL_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.265ns  (logic 0.141ns (53.180%)  route 0.124ns (46.820%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y17         FDRE                         0.000     0.000 r  B13/FSM_onehot_auxL_reg[10]/C
    SLICE_X61Y17         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  B13/FSM_onehot_auxL_reg[10]/Q
                         net (fo=2, routed)           0.124     0.265    B13/OledAux[6]
    SLICE_X60Y18         FDRE                                         r  B13/FSM_onehot_auxL_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B13/FSM_onehot_auxL_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            B13/FSM_onehot_auxL_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.323ns  (logic 0.141ns (43.686%)  route 0.182ns (56.314%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y20         FDRE                         0.000     0.000 r  B13/FSM_onehot_auxL_reg[14]/C
    SLICE_X59Y20         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  B13/FSM_onehot_auxL_reg[14]/Q
                         net (fo=2, routed)           0.182     0.323    B13/OledAux[2]
    SLICE_X59Y20         FDRE                                         r  B13/FSM_onehot_auxL_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B13/FSM_onehot_auxL_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            B13/FSM_onehot_auxL_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.330ns  (logic 0.141ns (42.783%)  route 0.189ns (57.217%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y18         FDRE                         0.000     0.000 r  B13/FSM_onehot_auxL_reg[8]/C
    SLICE_X61Y18         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  B13/FSM_onehot_auxL_reg[8]/Q
                         net (fo=2, routed)           0.189     0.330    B13/Q[1]
    SLICE_X61Y17         FDRE                                         r  B13/FSM_onehot_auxL_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B13/FSM_onehot_auxL_reg[13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            B13/FSM_onehot_auxL_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.334ns  (logic 0.164ns (49.097%)  route 0.170ns (50.903%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y18         FDRE                         0.000     0.000 r  B13/FSM_onehot_auxL_reg[13]/C
    SLICE_X60Y18         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  B13/FSM_onehot_auxL_reg[13]/Q
                         net (fo=2, routed)           0.170     0.334    B13/OledAux[3]
    SLICE_X59Y20         FDRE                                         r  B13/FSM_onehot_auxL_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B13/FSM_onehot_auxL_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            B13/FSM_onehot_auxL_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.341ns  (logic 0.164ns (48.096%)  route 0.177ns (51.904%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y19         FDRE                         0.000     0.000 r  B13/FSM_onehot_auxL_reg[7]/C
    SLICE_X60Y19         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  B13/FSM_onehot_auxL_reg[7]/Q
                         net (fo=2, routed)           0.177     0.341    B13/OledAux[9]
    SLICE_X61Y18         FDRE                                         r  B13/FSM_onehot_auxL_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B13/FSM_onehot_auxL_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            B13/FSM_onehot_auxL_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.345ns  (logic 0.164ns (47.484%)  route 0.181ns (52.516%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y19         FDRE                         0.000     0.000 r  B13/FSM_onehot_auxL_reg[5]/C
    SLICE_X60Y19         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  B13/FSM_onehot_auxL_reg[5]/Q
                         net (fo=2, routed)           0.181     0.345    B13/OledAux[11]
    SLICE_X60Y19         FDRE                                         r  B13/FSM_onehot_auxL_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B13/FSM_onehot_auxL_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            B13/FSM_onehot_auxL_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.346ns  (logic 0.164ns (47.432%)  route 0.182ns (52.568%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y20         FDRE                         0.000     0.000 r  B13/FSM_onehot_auxL_reg[2]/C
    SLICE_X60Y20         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  B13/FSM_onehot_auxL_reg[2]/Q
                         net (fo=2, routed)           0.182     0.346    B13/OledAux[14]
    SLICE_X60Y20         FDRE                                         r  B13/FSM_onehot_auxL_reg[3]/D
  -------------------------------------------------------------------    -------------------





