{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1587996305611 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1587996305620 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 27 17:05:05 2020 " "Processing started: Mon Apr 27 17:05:05 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1587996305620 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587996305620 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pipe -c pipe2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off pipe -c pipe2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587996305620 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1587996306258 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1587996306258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mult.v 1 1 " "Found 1 design units, including 1 entities, in source file mult.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult " "Found entity 1: mult" {  } { { "mult.v" "" { Text "D:/repos/hse_SoC_labs/II/Lab5_1/mult.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587996339408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587996339408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "ram.v" "" { Text "D:/repos/hse_SoC_labs/II/Lab5_1/ram.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587996339414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587996339414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipe.bdf 1 1 " "Found 1 design units, including 1 entities, in source file pipe.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 pipe " "Found entity 1: pipe" {  } { { "pipe.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab5_1/pipe.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587996339418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587996339418 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "pipe " "Elaborating entity \"pipe\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1587996339524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram ram:ram_inst " "Elaborating entity \"ram\" for hierarchy \"ram:ram_inst\"" {  } { { "pipe.bdf" "ram_inst" { Schematic "D:/repos/hse_SoC_labs/II/Lab5_1/pipe.bdf" { { 216 480 736 352 "ram_inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587996339544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ram:ram_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ram:ram_inst\|altsyncram:altsyncram_component\"" {  } { { "ram.v" "altsyncram_component" { Text "D:/repos/hse_SoC_labs/II/Lab5_1/ram.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587996339623 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram:ram_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ram:ram_inst\|altsyncram:altsyncram_component\"" {  } { { "ram.v" "" { Text "D:/repos/hse_SoC_labs/II/Lab5_1/ram.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587996339626 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram:ram_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"ram:ram_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587996339627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587996339627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587996339627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587996339627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587996339627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ram.hex " "Parameter \"init_file\" = \"ram.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587996339627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587996339627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587996339627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587996339627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587996339627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587996339627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587996339627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587996339627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587996339627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587996339627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587996339627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587996339627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587996339627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587996339627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587996339627 ""}  } { { "ram.v" "" { Text "D:/repos/hse_SoC_labs/II/Lab5_1/ram.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1587996339627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_o8p1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_o8p1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_o8p1 " "Found entity 1: altsyncram_o8p1" {  } { { "db/altsyncram_o8p1.tdf" "" { Text "D:/repos/hse_SoC_labs/II/Lab5_1/db/altsyncram_o8p1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587996339739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587996339739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_o8p1 ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_o8p1:auto_generated " "Elaborating entity \"altsyncram_o8p1\" for hierarchy \"ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_o8p1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587996339740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult mult:mult_inst " "Elaborating entity \"mult\" for hierarchy \"mult:mult_inst\"" {  } { { "pipe.bdf" "mult_inst" { Schematic "D:/repos/hse_SoC_labs/II/Lab5_1/pipe.bdf" { { 80 256 424 192 "mult_inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587996339767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult mult:mult_inst\|lpm_mult:lpm_mult_component " "Elaborating entity \"lpm_mult\" for hierarchy \"mult:mult_inst\|lpm_mult:lpm_mult_component\"" {  } { { "mult.v" "lpm_mult_component" { Text "D:/repos/hse_SoC_labs/II/Lab5_1/mult.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587996339851 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mult:mult_inst\|lpm_mult:lpm_mult_component " "Elaborated megafunction instantiation \"mult:mult_inst\|lpm_mult:lpm_mult_component\"" {  } { { "mult.v" "" { Text "D:/repos/hse_SoC_labs/II/Lab5_1/mult.v" 61 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587996339852 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mult:mult_inst\|lpm_mult:lpm_mult_component " "Instantiated megafunction \"mult:mult_inst\|lpm_mult:lpm_mult_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=5 " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587996339853 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 2 " "Parameter \"lpm_pipeline\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587996339853 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587996339853 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MULT " "Parameter \"lpm_type\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587996339853 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 8 " "Parameter \"lpm_widtha\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587996339853 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 8 " "Parameter \"lpm_widthb\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587996339853 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 16 " "Parameter \"lpm_widthp\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587996339853 ""}  } { { "mult.v" "" { Text "D:/repos/hse_SoC_labs/II/Lab5_1/mult.v" 61 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1587996339853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_blo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_blo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_blo " "Found entity 1: mult_blo" {  } { { "db/mult_blo.tdf" "" { Text "D:/repos/hse_SoC_labs/II/Lab5_1/db/mult_blo.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587996339972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587996339972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_blo mult:mult_inst\|lpm_mult:lpm_mult_component\|mult_blo:auto_generated " "Elaborating entity \"mult_blo\" for hierarchy \"mult:mult_inst\|lpm_mult:lpm_mult_component\|mult_blo:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587996339973 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1587996341113 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1587996342095 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587996342095 ""}
{ "Error" "ECUT_CUT_ZIPPLEBACK_RAM_INIT_ILLEGAL_CONFIG_MODE" "" "Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM." {  } { { "db/altsyncram_o8p1.tdf" "" { Text "D:/repos/hse_SoC_labs/II/Lab5_1/db/altsyncram_o8p1.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "ram.v" "" { Text "D:/repos/hse_SoC_labs/II/Lab5_1/ram.v" 88 0 0 } } { "pipe.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab5_1/pipe.bdf" { { 216 480 736 352 "ram_inst" "" } } } }  } 0 16031 "Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM." 0 0 "Analysis & Synthesis" 0 -1 1587996342175 ""}
{ "Error" "ECUT_CUT_ZIPPLEBACK_RAM_INIT_ILLEGAL_CONFIG_MODE" "" "Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM." {  } { { "db/altsyncram_o8p1.tdf" "" { Text "D:/repos/hse_SoC_labs/II/Lab5_1/db/altsyncram_o8p1.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "ram.v" "" { Text "D:/repos/hse_SoC_labs/II/Lab5_1/ram.v" 88 0 0 } } { "pipe.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab5_1/pipe.bdf" { { 216 480 736 352 "ram_inst" "" } } } }  } 0 16031 "Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM." 0 0 "Analysis & Synthesis" 0 -1 1587996342175 ""}
{ "Error" "ECUT_CUT_ZIPPLEBACK_RAM_INIT_ILLEGAL_CONFIG_MODE" "" "Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM." {  } { { "db/altsyncram_o8p1.tdf" "" { Text "D:/repos/hse_SoC_labs/II/Lab5_1/db/altsyncram_o8p1.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "ram.v" "" { Text "D:/repos/hse_SoC_labs/II/Lab5_1/ram.v" 88 0 0 } } { "pipe.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab5_1/pipe.bdf" { { 216 480 736 352 "ram_inst" "" } } } }  } 0 16031 "Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM." 0 0 "Analysis & Synthesis" 0 -1 1587996342175 ""}
{ "Error" "ECUT_CUT_ZIPPLEBACK_RAM_INIT_ILLEGAL_CONFIG_MODE" "" "Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM." {  } { { "db/altsyncram_o8p1.tdf" "" { Text "D:/repos/hse_SoC_labs/II/Lab5_1/db/altsyncram_o8p1.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "ram.v" "" { Text "D:/repos/hse_SoC_labs/II/Lab5_1/ram.v" 88 0 0 } } { "pipe.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab5_1/pipe.bdf" { { 216 480 736 352 "ram_inst" "" } } } }  } 0 16031 "Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM." 0 0 "Analysis & Synthesis" 0 -1 1587996342175 ""}
{ "Error" "ECUT_CUT_ZIPPLEBACK_RAM_INIT_ILLEGAL_CONFIG_MODE" "" "Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM." {  } { { "db/altsyncram_o8p1.tdf" "" { Text "D:/repos/hse_SoC_labs/II/Lab5_1/db/altsyncram_o8p1.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "ram.v" "" { Text "D:/repos/hse_SoC_labs/II/Lab5_1/ram.v" 88 0 0 } } { "pipe.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab5_1/pipe.bdf" { { 216 480 736 352 "ram_inst" "" } } } }  } 0 16031 "Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM." 0 0 "Analysis & Synthesis" 0 -1 1587996342176 ""}
{ "Error" "ECUT_CUT_ZIPPLEBACK_RAM_INIT_ILLEGAL_CONFIG_MODE" "" "Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM." {  } { { "db/altsyncram_o8p1.tdf" "" { Text "D:/repos/hse_SoC_labs/II/Lab5_1/db/altsyncram_o8p1.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "ram.v" "" { Text "D:/repos/hse_SoC_labs/II/Lab5_1/ram.v" 88 0 0 } } { "pipe.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab5_1/pipe.bdf" { { 216 480 736 352 "ram_inst" "" } } } }  } 0 16031 "Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM." 0 0 "Analysis & Synthesis" 0 -1 1587996342176 ""}
{ "Error" "ECUT_CUT_ZIPPLEBACK_RAM_INIT_ILLEGAL_CONFIG_MODE" "" "Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM." {  } { { "db/altsyncram_o8p1.tdf" "" { Text "D:/repos/hse_SoC_labs/II/Lab5_1/db/altsyncram_o8p1.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "ram.v" "" { Text "D:/repos/hse_SoC_labs/II/Lab5_1/ram.v" 88 0 0 } } { "pipe.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab5_1/pipe.bdf" { { 216 480 736 352 "ram_inst" "" } } } }  } 0 16031 "Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM." 0 0 "Analysis & Synthesis" 0 -1 1587996342176 ""}
{ "Error" "ECUT_CUT_ZIPPLEBACK_RAM_INIT_ILLEGAL_CONFIG_MODE" "" "Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM." {  } { { "db/altsyncram_o8p1.tdf" "" { Text "D:/repos/hse_SoC_labs/II/Lab5_1/db/altsyncram_o8p1.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "ram.v" "" { Text "D:/repos/hse_SoC_labs/II/Lab5_1/ram.v" 88 0 0 } } { "pipe.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab5_1/pipe.bdf" { { 216 480 736 352 "ram_inst" "" } } } }  } 0 16031 "Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM." 0 0 "Analysis & Synthesis" 0 -1 1587996342176 ""}
{ "Error" "ECUT_CUT_ZIPPLEBACK_RAM_INIT_ILLEGAL_CONFIG_MODE" "" "Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM." {  } { { "db/altsyncram_o8p1.tdf" "" { Text "D:/repos/hse_SoC_labs/II/Lab5_1/db/altsyncram_o8p1.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "ram.v" "" { Text "D:/repos/hse_SoC_labs/II/Lab5_1/ram.v" 88 0 0 } } { "pipe.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab5_1/pipe.bdf" { { 216 480 736 352 "ram_inst" "" } } } }  } 0 16031 "Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM." 0 0 "Analysis & Synthesis" 0 -1 1587996342176 ""}
{ "Error" "ECUT_CUT_ZIPPLEBACK_RAM_INIT_ILLEGAL_CONFIG_MODE" "" "Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM." {  } { { "db/altsyncram_o8p1.tdf" "" { Text "D:/repos/hse_SoC_labs/II/Lab5_1/db/altsyncram_o8p1.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "ram.v" "" { Text "D:/repos/hse_SoC_labs/II/Lab5_1/ram.v" 88 0 0 } } { "pipe.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab5_1/pipe.bdf" { { 216 480 736 352 "ram_inst" "" } } } }  } 0 16031 "Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM." 0 0 "Analysis & Synthesis" 0 -1 1587996342176 ""}
{ "Error" "ECUT_CUT_ZIPPLEBACK_RAM_INIT_ILLEGAL_CONFIG_MODE" "" "Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM." {  } { { "db/altsyncram_o8p1.tdf" "" { Text "D:/repos/hse_SoC_labs/II/Lab5_1/db/altsyncram_o8p1.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "ram.v" "" { Text "D:/repos/hse_SoC_labs/II/Lab5_1/ram.v" 88 0 0 } } { "pipe.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab5_1/pipe.bdf" { { 216 480 736 352 "ram_inst" "" } } } }  } 0 16031 "Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM." 0 0 "Analysis & Synthesis" 0 -1 1587996342177 ""}
{ "Error" "ECUT_CUT_ZIPPLEBACK_RAM_INIT_ILLEGAL_CONFIG_MODE" "" "Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM." {  } { { "db/altsyncram_o8p1.tdf" "" { Text "D:/repos/hse_SoC_labs/II/Lab5_1/db/altsyncram_o8p1.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "ram.v" "" { Text "D:/repos/hse_SoC_labs/II/Lab5_1/ram.v" 88 0 0 } } { "pipe.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab5_1/pipe.bdf" { { 216 480 736 352 "ram_inst" "" } } } }  } 0 16031 "Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM." 0 0 "Analysis & Synthesis" 0 -1 1587996342177 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 12 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 12 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4771 " "Peak virtual memory: 4771 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1587996342264 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Apr 27 17:05:42 2020 " "Processing ended: Mon Apr 27 17:05:42 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1587996342264 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:37 " "Elapsed time: 00:00:37" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1587996342264 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:01:00 " "Total CPU time (on all processors): 00:01:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1587996342264 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1587996342264 ""}
