<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable filter="Default">
  <columns>
   <connections preferredWidth="47" />
   <irq preferredWidth="34" />
  </columns>
 </systemtable>
 <clocktable>
  <columns>
   <clockname preferredWidth="466" />
   <clocksource preferredWidth="466" />
   <frequency preferredWidth="448" />
  </columns>
 </clocktable>
 <window width="1938" height="1038" x="-9" y="-9" />
 <library
   expandedCategories="Project,Library/Bridges/Memory-Mapped,Library,Library/Bridges" />
 <hdlexample language="VHDL" />
</preferences>
