$comment
	File created using the following command:
		vcd file dsf_ALU.msim.vcd -direction
$end
$date
	Wed Jan 17 19:46:25 2024
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module dsf_ALU_vlg_vec_tst $end
$var reg 1 ! a $end
$var reg 1 " b $end
$var reg 2 # Binvert [1:0] $end
$var reg 1 $ CarryIn $end
$var reg 2 % Operacao [1:0] $end
$var wire 1 & CarryOut $end
$var wire 1 ' Result $end
$var wire 1 ( sampler $end
$scope module i1 $end
$var wire 1 ) gnd $end
$var wire 1 * vcc $end
$var wire 1 + unknown $end
$var tri1 1 , devclrn $end
$var tri1 1 - devpor $end
$var tri1 1 . devoe $end
$var wire 1 / inst2|Selector0~0_combout $end
$var wire 1 0 b~input_o $end
$var wire 1 1 Binvert[0]~input_o $end
$var wire 1 2 Result~output_o $end
$var wire 1 3 CarryOut~output_o $end
$var wire 1 4 Operacao[1]~input_o $end
$var wire 1 5 Operacao[0]~input_o $end
$var wire 1 6 inst|Mux1~0_combout $end
$var wire 1 7 Binvert[1]~input_o $end
$var wire 1 8 inst2|Out~combout $end
$var wire 1 9 CarryIn~input_o $end
$var wire 1 : a~input_o $end
$var wire 1 ; inst|Mux0~0_combout $end
$var wire 1 < inst|Mux0~1_combout $end
$var wire 1 = inst|Out~combout $end
$var wire 1 > inst1|CarryOut~0_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
b1 #
1$
b0 %
1&
0'
x(
0)
1*
x+
1,
1-
1.
1/
00
11
02
13
04
05
16
07
18
19
0:
0;
0<
0=
1>
$end
#1000000
