
EdisonsCode.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000e40c  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000180  0800e59c  0800e59c  0000f59c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800e71c  0800e71c  00010148  2**0
                  CONTENTS
  4 .ARM          00000008  0800e71c  0800e71c  0000f71c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800e724  0800e724  00010148  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800e724  0800e724  0000f724  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800e728  0800e728  0000f728  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000148  20000000  0800e72c  00010000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00010148  2**0
                  CONTENTS
 10 .bss          00005910  20000148  20000148  00010148  2**3
                  ALLOC
 11 ._user_heap_stack 00000600  20005a58  20005a58  00010148  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00010148  2**0
                  CONTENTS, READONLY
 13 .debug_info   00026421  00000000  00000000  00010178  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00005605  00000000  00000000  00036599  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001fa0  00000000  00000000  0003bba0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000018a2  00000000  00000000  0003db40  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00026394  00000000  00000000  0003f3e2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00026591  00000000  00000000  00065776  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000e210c  00000000  00000000  0008bd07  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0016de13  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00008938  00000000  00000000  0016de58  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000072  00000000  00000000  00176790  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000148 	.word	0x20000148
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800e584 	.word	0x0800e584

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000014c 	.word	0x2000014c
 80001cc:	0800e584 	.word	0x0800e584

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000290:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000294:	f000 b96a 	b.w	800056c <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9d08      	ldr	r5, [sp, #32]
 80002b6:	460c      	mov	r4, r1
 80002b8:	2b00      	cmp	r3, #0
 80002ba:	d14e      	bne.n	800035a <__udivmoddi4+0xaa>
 80002bc:	4694      	mov	ip, r2
 80002be:	458c      	cmp	ip, r1
 80002c0:	4686      	mov	lr, r0
 80002c2:	fab2 f282 	clz	r2, r2
 80002c6:	d962      	bls.n	800038e <__udivmoddi4+0xde>
 80002c8:	b14a      	cbz	r2, 80002de <__udivmoddi4+0x2e>
 80002ca:	f1c2 0320 	rsb	r3, r2, #32
 80002ce:	4091      	lsls	r1, r2
 80002d0:	fa20 f303 	lsr.w	r3, r0, r3
 80002d4:	fa0c fc02 	lsl.w	ip, ip, r2
 80002d8:	4319      	orrs	r1, r3
 80002da:	fa00 fe02 	lsl.w	lr, r0, r2
 80002de:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80002e2:	fa1f f68c 	uxth.w	r6, ip
 80002e6:	fbb1 f4f7 	udiv	r4, r1, r7
 80002ea:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80002ee:	fb07 1114 	mls	r1, r7, r4, r1
 80002f2:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002f6:	fb04 f106 	mul.w	r1, r4, r6
 80002fa:	4299      	cmp	r1, r3
 80002fc:	d90a      	bls.n	8000314 <__udivmoddi4+0x64>
 80002fe:	eb1c 0303 	adds.w	r3, ip, r3
 8000302:	f104 30ff 	add.w	r0, r4, #4294967295	@ 0xffffffff
 8000306:	f080 8112 	bcs.w	800052e <__udivmoddi4+0x27e>
 800030a:	4299      	cmp	r1, r3
 800030c:	f240 810f 	bls.w	800052e <__udivmoddi4+0x27e>
 8000310:	3c02      	subs	r4, #2
 8000312:	4463      	add	r3, ip
 8000314:	1a59      	subs	r1, r3, r1
 8000316:	fa1f f38e 	uxth.w	r3, lr
 800031a:	fbb1 f0f7 	udiv	r0, r1, r7
 800031e:	fb07 1110 	mls	r1, r7, r0, r1
 8000322:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000326:	fb00 f606 	mul.w	r6, r0, r6
 800032a:	429e      	cmp	r6, r3
 800032c:	d90a      	bls.n	8000344 <__udivmoddi4+0x94>
 800032e:	eb1c 0303 	adds.w	r3, ip, r3
 8000332:	f100 31ff 	add.w	r1, r0, #4294967295	@ 0xffffffff
 8000336:	f080 80fc 	bcs.w	8000532 <__udivmoddi4+0x282>
 800033a:	429e      	cmp	r6, r3
 800033c:	f240 80f9 	bls.w	8000532 <__udivmoddi4+0x282>
 8000340:	4463      	add	r3, ip
 8000342:	3802      	subs	r0, #2
 8000344:	1b9b      	subs	r3, r3, r6
 8000346:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800034a:	2100      	movs	r1, #0
 800034c:	b11d      	cbz	r5, 8000356 <__udivmoddi4+0xa6>
 800034e:	40d3      	lsrs	r3, r2
 8000350:	2200      	movs	r2, #0
 8000352:	e9c5 3200 	strd	r3, r2, [r5]
 8000356:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800035a:	428b      	cmp	r3, r1
 800035c:	d905      	bls.n	800036a <__udivmoddi4+0xba>
 800035e:	b10d      	cbz	r5, 8000364 <__udivmoddi4+0xb4>
 8000360:	e9c5 0100 	strd	r0, r1, [r5]
 8000364:	2100      	movs	r1, #0
 8000366:	4608      	mov	r0, r1
 8000368:	e7f5      	b.n	8000356 <__udivmoddi4+0xa6>
 800036a:	fab3 f183 	clz	r1, r3
 800036e:	2900      	cmp	r1, #0
 8000370:	d146      	bne.n	8000400 <__udivmoddi4+0x150>
 8000372:	42a3      	cmp	r3, r4
 8000374:	d302      	bcc.n	800037c <__udivmoddi4+0xcc>
 8000376:	4290      	cmp	r0, r2
 8000378:	f0c0 80f0 	bcc.w	800055c <__udivmoddi4+0x2ac>
 800037c:	1a86      	subs	r6, r0, r2
 800037e:	eb64 0303 	sbc.w	r3, r4, r3
 8000382:	2001      	movs	r0, #1
 8000384:	2d00      	cmp	r5, #0
 8000386:	d0e6      	beq.n	8000356 <__udivmoddi4+0xa6>
 8000388:	e9c5 6300 	strd	r6, r3, [r5]
 800038c:	e7e3      	b.n	8000356 <__udivmoddi4+0xa6>
 800038e:	2a00      	cmp	r2, #0
 8000390:	f040 8090 	bne.w	80004b4 <__udivmoddi4+0x204>
 8000394:	eba1 040c 	sub.w	r4, r1, ip
 8000398:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800039c:	fa1f f78c 	uxth.w	r7, ip
 80003a0:	2101      	movs	r1, #1
 80003a2:	fbb4 f6f8 	udiv	r6, r4, r8
 80003a6:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80003aa:	fb08 4416 	mls	r4, r8, r6, r4
 80003ae:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003b2:	fb07 f006 	mul.w	r0, r7, r6
 80003b6:	4298      	cmp	r0, r3
 80003b8:	d908      	bls.n	80003cc <__udivmoddi4+0x11c>
 80003ba:	eb1c 0303 	adds.w	r3, ip, r3
 80003be:	f106 34ff 	add.w	r4, r6, #4294967295	@ 0xffffffff
 80003c2:	d202      	bcs.n	80003ca <__udivmoddi4+0x11a>
 80003c4:	4298      	cmp	r0, r3
 80003c6:	f200 80cd 	bhi.w	8000564 <__udivmoddi4+0x2b4>
 80003ca:	4626      	mov	r6, r4
 80003cc:	1a1c      	subs	r4, r3, r0
 80003ce:	fa1f f38e 	uxth.w	r3, lr
 80003d2:	fbb4 f0f8 	udiv	r0, r4, r8
 80003d6:	fb08 4410 	mls	r4, r8, r0, r4
 80003da:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003de:	fb00 f707 	mul.w	r7, r0, r7
 80003e2:	429f      	cmp	r7, r3
 80003e4:	d908      	bls.n	80003f8 <__udivmoddi4+0x148>
 80003e6:	eb1c 0303 	adds.w	r3, ip, r3
 80003ea:	f100 34ff 	add.w	r4, r0, #4294967295	@ 0xffffffff
 80003ee:	d202      	bcs.n	80003f6 <__udivmoddi4+0x146>
 80003f0:	429f      	cmp	r7, r3
 80003f2:	f200 80b0 	bhi.w	8000556 <__udivmoddi4+0x2a6>
 80003f6:	4620      	mov	r0, r4
 80003f8:	1bdb      	subs	r3, r3, r7
 80003fa:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80003fe:	e7a5      	b.n	800034c <__udivmoddi4+0x9c>
 8000400:	f1c1 0620 	rsb	r6, r1, #32
 8000404:	408b      	lsls	r3, r1
 8000406:	fa22 f706 	lsr.w	r7, r2, r6
 800040a:	431f      	orrs	r7, r3
 800040c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000410:	fa04 f301 	lsl.w	r3, r4, r1
 8000414:	ea43 030c 	orr.w	r3, r3, ip
 8000418:	40f4      	lsrs	r4, r6
 800041a:	fa00 f801 	lsl.w	r8, r0, r1
 800041e:	0c38      	lsrs	r0, r7, #16
 8000420:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000424:	fbb4 fef0 	udiv	lr, r4, r0
 8000428:	fa1f fc87 	uxth.w	ip, r7
 800042c:	fb00 441e 	mls	r4, r0, lr, r4
 8000430:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000434:	fb0e f90c 	mul.w	r9, lr, ip
 8000438:	45a1      	cmp	r9, r4
 800043a:	fa02 f201 	lsl.w	r2, r2, r1
 800043e:	d90a      	bls.n	8000456 <__udivmoddi4+0x1a6>
 8000440:	193c      	adds	r4, r7, r4
 8000442:	f10e 3aff 	add.w	sl, lr, #4294967295	@ 0xffffffff
 8000446:	f080 8084 	bcs.w	8000552 <__udivmoddi4+0x2a2>
 800044a:	45a1      	cmp	r9, r4
 800044c:	f240 8081 	bls.w	8000552 <__udivmoddi4+0x2a2>
 8000450:	f1ae 0e02 	sub.w	lr, lr, #2
 8000454:	443c      	add	r4, r7
 8000456:	eba4 0409 	sub.w	r4, r4, r9
 800045a:	fa1f f983 	uxth.w	r9, r3
 800045e:	fbb4 f3f0 	udiv	r3, r4, r0
 8000462:	fb00 4413 	mls	r4, r0, r3, r4
 8000466:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800046a:	fb03 fc0c 	mul.w	ip, r3, ip
 800046e:	45a4      	cmp	ip, r4
 8000470:	d907      	bls.n	8000482 <__udivmoddi4+0x1d2>
 8000472:	193c      	adds	r4, r7, r4
 8000474:	f103 30ff 	add.w	r0, r3, #4294967295	@ 0xffffffff
 8000478:	d267      	bcs.n	800054a <__udivmoddi4+0x29a>
 800047a:	45a4      	cmp	ip, r4
 800047c:	d965      	bls.n	800054a <__udivmoddi4+0x29a>
 800047e:	3b02      	subs	r3, #2
 8000480:	443c      	add	r4, r7
 8000482:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000486:	fba0 9302 	umull	r9, r3, r0, r2
 800048a:	eba4 040c 	sub.w	r4, r4, ip
 800048e:	429c      	cmp	r4, r3
 8000490:	46ce      	mov	lr, r9
 8000492:	469c      	mov	ip, r3
 8000494:	d351      	bcc.n	800053a <__udivmoddi4+0x28a>
 8000496:	d04e      	beq.n	8000536 <__udivmoddi4+0x286>
 8000498:	b155      	cbz	r5, 80004b0 <__udivmoddi4+0x200>
 800049a:	ebb8 030e 	subs.w	r3, r8, lr
 800049e:	eb64 040c 	sbc.w	r4, r4, ip
 80004a2:	fa04 f606 	lsl.w	r6, r4, r6
 80004a6:	40cb      	lsrs	r3, r1
 80004a8:	431e      	orrs	r6, r3
 80004aa:	40cc      	lsrs	r4, r1
 80004ac:	e9c5 6400 	strd	r6, r4, [r5]
 80004b0:	2100      	movs	r1, #0
 80004b2:	e750      	b.n	8000356 <__udivmoddi4+0xa6>
 80004b4:	f1c2 0320 	rsb	r3, r2, #32
 80004b8:	fa20 f103 	lsr.w	r1, r0, r3
 80004bc:	fa0c fc02 	lsl.w	ip, ip, r2
 80004c0:	fa24 f303 	lsr.w	r3, r4, r3
 80004c4:	4094      	lsls	r4, r2
 80004c6:	430c      	orrs	r4, r1
 80004c8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80004cc:	fa00 fe02 	lsl.w	lr, r0, r2
 80004d0:	fa1f f78c 	uxth.w	r7, ip
 80004d4:	fbb3 f0f8 	udiv	r0, r3, r8
 80004d8:	fb08 3110 	mls	r1, r8, r0, r3
 80004dc:	0c23      	lsrs	r3, r4, #16
 80004de:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80004e2:	fb00 f107 	mul.w	r1, r0, r7
 80004e6:	4299      	cmp	r1, r3
 80004e8:	d908      	bls.n	80004fc <__udivmoddi4+0x24c>
 80004ea:	eb1c 0303 	adds.w	r3, ip, r3
 80004ee:	f100 36ff 	add.w	r6, r0, #4294967295	@ 0xffffffff
 80004f2:	d22c      	bcs.n	800054e <__udivmoddi4+0x29e>
 80004f4:	4299      	cmp	r1, r3
 80004f6:	d92a      	bls.n	800054e <__udivmoddi4+0x29e>
 80004f8:	3802      	subs	r0, #2
 80004fa:	4463      	add	r3, ip
 80004fc:	1a5b      	subs	r3, r3, r1
 80004fe:	b2a4      	uxth	r4, r4
 8000500:	fbb3 f1f8 	udiv	r1, r3, r8
 8000504:	fb08 3311 	mls	r3, r8, r1, r3
 8000508:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800050c:	fb01 f307 	mul.w	r3, r1, r7
 8000510:	42a3      	cmp	r3, r4
 8000512:	d908      	bls.n	8000526 <__udivmoddi4+0x276>
 8000514:	eb1c 0404 	adds.w	r4, ip, r4
 8000518:	f101 36ff 	add.w	r6, r1, #4294967295	@ 0xffffffff
 800051c:	d213      	bcs.n	8000546 <__udivmoddi4+0x296>
 800051e:	42a3      	cmp	r3, r4
 8000520:	d911      	bls.n	8000546 <__udivmoddi4+0x296>
 8000522:	3902      	subs	r1, #2
 8000524:	4464      	add	r4, ip
 8000526:	1ae4      	subs	r4, r4, r3
 8000528:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800052c:	e739      	b.n	80003a2 <__udivmoddi4+0xf2>
 800052e:	4604      	mov	r4, r0
 8000530:	e6f0      	b.n	8000314 <__udivmoddi4+0x64>
 8000532:	4608      	mov	r0, r1
 8000534:	e706      	b.n	8000344 <__udivmoddi4+0x94>
 8000536:	45c8      	cmp	r8, r9
 8000538:	d2ae      	bcs.n	8000498 <__udivmoddi4+0x1e8>
 800053a:	ebb9 0e02 	subs.w	lr, r9, r2
 800053e:	eb63 0c07 	sbc.w	ip, r3, r7
 8000542:	3801      	subs	r0, #1
 8000544:	e7a8      	b.n	8000498 <__udivmoddi4+0x1e8>
 8000546:	4631      	mov	r1, r6
 8000548:	e7ed      	b.n	8000526 <__udivmoddi4+0x276>
 800054a:	4603      	mov	r3, r0
 800054c:	e799      	b.n	8000482 <__udivmoddi4+0x1d2>
 800054e:	4630      	mov	r0, r6
 8000550:	e7d4      	b.n	80004fc <__udivmoddi4+0x24c>
 8000552:	46d6      	mov	lr, sl
 8000554:	e77f      	b.n	8000456 <__udivmoddi4+0x1a6>
 8000556:	4463      	add	r3, ip
 8000558:	3802      	subs	r0, #2
 800055a:	e74d      	b.n	80003f8 <__udivmoddi4+0x148>
 800055c:	4606      	mov	r6, r0
 800055e:	4623      	mov	r3, r4
 8000560:	4608      	mov	r0, r1
 8000562:	e70f      	b.n	8000384 <__udivmoddi4+0xd4>
 8000564:	3e02      	subs	r6, #2
 8000566:	4463      	add	r3, ip
 8000568:	e730      	b.n	80003cc <__udivmoddi4+0x11c>
 800056a:	bf00      	nop

0800056c <__aeabi_idiv0>:
 800056c:	4770      	bx	lr
 800056e:	bf00      	nop

08000570 <BMI088_delay_ms>:


}

void BMI088_delay_ms(uint16_t ms)
{
 8000570:	b580      	push	{r7, lr}
 8000572:	b082      	sub	sp, #8
 8000574:	af00      	add	r7, sp, #0
 8000576:	4603      	mov	r3, r0
 8000578:	80fb      	strh	r3, [r7, #6]
    while(ms--)
 800057a:	e003      	b.n	8000584 <BMI088_delay_ms+0x14>
    {
        BMI088_delay_us(1000);
 800057c:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000580:	f000 f80a 	bl	8000598 <BMI088_delay_us>
    while(ms--)
 8000584:	88fb      	ldrh	r3, [r7, #6]
 8000586:	1e5a      	subs	r2, r3, #1
 8000588:	80fa      	strh	r2, [r7, #6]
 800058a:	2b00      	cmp	r3, #0
 800058c:	d1f6      	bne.n	800057c <BMI088_delay_ms+0xc>
    }
}
 800058e:	bf00      	nop
 8000590:	bf00      	nop
 8000592:	3708      	adds	r7, #8
 8000594:	46bd      	mov	sp, r7
 8000596:	bd80      	pop	{r7, pc}

08000598 <BMI088_delay_us>:

void BMI088_delay_us(uint16_t us)
{
 8000598:	b480      	push	{r7}
 800059a:	b089      	sub	sp, #36	@ 0x24
 800059c:	af00      	add	r7, sp, #0
 800059e:	4603      	mov	r3, r0
 80005a0:	80fb      	strh	r3, [r7, #6]

    uint32_t ticks = 0;
 80005a2:	2300      	movs	r3, #0
 80005a4:	617b      	str	r3, [r7, #20]
    uint32_t told = 0;
 80005a6:	2300      	movs	r3, #0
 80005a8:	61fb      	str	r3, [r7, #28]
    uint32_t tnow = 0;
 80005aa:	2300      	movs	r3, #0
 80005ac:	613b      	str	r3, [r7, #16]
    uint32_t tcnt = 0;
 80005ae:	2300      	movs	r3, #0
 80005b0:	61bb      	str	r3, [r7, #24]
    uint32_t reload = 0;
 80005b2:	2300      	movs	r3, #0
 80005b4:	60fb      	str	r3, [r7, #12]
    reload = SysTick->LOAD;
 80005b6:	4b19      	ldr	r3, [pc, #100]	@ (800061c <BMI088_delay_us+0x84>)
 80005b8:	685b      	ldr	r3, [r3, #4]
 80005ba:	60fb      	str	r3, [r7, #12]
    ticks = us * 168;
 80005bc:	88fb      	ldrh	r3, [r7, #6]
 80005be:	22a8      	movs	r2, #168	@ 0xa8
 80005c0:	fb02 f303 	mul.w	r3, r2, r3
 80005c4:	617b      	str	r3, [r7, #20]
    told = SysTick->VAL;
 80005c6:	4b15      	ldr	r3, [pc, #84]	@ (800061c <BMI088_delay_us+0x84>)
 80005c8:	689b      	ldr	r3, [r3, #8]
 80005ca:	61fb      	str	r3, [r7, #28]
    while (1)
    {
        tnow = SysTick->VAL;
 80005cc:	4b13      	ldr	r3, [pc, #76]	@ (800061c <BMI088_delay_us+0x84>)
 80005ce:	689b      	ldr	r3, [r3, #8]
 80005d0:	613b      	str	r3, [r7, #16]
        if (tnow != told)
 80005d2:	693a      	ldr	r2, [r7, #16]
 80005d4:	69fb      	ldr	r3, [r7, #28]
 80005d6:	429a      	cmp	r2, r3
 80005d8:	d0f8      	beq.n	80005cc <BMI088_delay_us+0x34>
        {
            if (tnow < told)
 80005da:	693a      	ldr	r2, [r7, #16]
 80005dc:	69fb      	ldr	r3, [r7, #28]
 80005de:	429a      	cmp	r2, r3
 80005e0:	d206      	bcs.n	80005f0 <BMI088_delay_us+0x58>
            {
                tcnt += told - tnow;
 80005e2:	69fa      	ldr	r2, [r7, #28]
 80005e4:	693b      	ldr	r3, [r7, #16]
 80005e6:	1ad3      	subs	r3, r2, r3
 80005e8:	69ba      	ldr	r2, [r7, #24]
 80005ea:	4413      	add	r3, r2
 80005ec:	61bb      	str	r3, [r7, #24]
 80005ee:	e007      	b.n	8000600 <BMI088_delay_us+0x68>
            }
            else
            {
                tcnt += reload - tnow + told;
 80005f0:	68fa      	ldr	r2, [r7, #12]
 80005f2:	693b      	ldr	r3, [r7, #16]
 80005f4:	1ad2      	subs	r2, r2, r3
 80005f6:	69fb      	ldr	r3, [r7, #28]
 80005f8:	4413      	add	r3, r2
 80005fa:	69ba      	ldr	r2, [r7, #24]
 80005fc:	4413      	add	r3, r2
 80005fe:	61bb      	str	r3, [r7, #24]
            }
            told = tnow;
 8000600:	693b      	ldr	r3, [r7, #16]
 8000602:	61fb      	str	r3, [r7, #28]
            if (tcnt >= ticks)
 8000604:	69ba      	ldr	r2, [r7, #24]
 8000606:	697b      	ldr	r3, [r7, #20]
 8000608:	429a      	cmp	r2, r3
 800060a:	d200      	bcs.n	800060e <BMI088_delay_us+0x76>
        tnow = SysTick->VAL;
 800060c:	e7de      	b.n	80005cc <BMI088_delay_us+0x34>
            {
                break;
 800060e:	bf00      	nop
            }
        }
    }


}
 8000610:	bf00      	nop
 8000612:	3724      	adds	r7, #36	@ 0x24
 8000614:	46bd      	mov	sp, r7
 8000616:	f85d 7b04 	ldr.w	r7, [sp], #4
 800061a:	4770      	bx	lr
 800061c:	e000e010 	.word	0xe000e010

08000620 <BMI088_ACCEL_NS_L>:




void BMI088_ACCEL_NS_L(void)
{
 8000620:	b580      	push	{r7, lr}
 8000622:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(CS1_ACCEL_GPIO_Port, CS1_ACCEL_Pin, GPIO_PIN_RESET);
 8000624:	4b04      	ldr	r3, [pc, #16]	@ (8000638 <BMI088_ACCEL_NS_L+0x18>)
 8000626:	681b      	ldr	r3, [r3, #0]
 8000628:	4a04      	ldr	r2, [pc, #16]	@ (800063c <BMI088_ACCEL_NS_L+0x1c>)
 800062a:	8811      	ldrh	r1, [r2, #0]
 800062c:	2200      	movs	r2, #0
 800062e:	4618      	mov	r0, r3
 8000630:	f006 f944 	bl	80068bc <HAL_GPIO_WritePin>
}
 8000634:	bf00      	nop
 8000636:	bd80      	pop	{r7, pc}
 8000638:	20000000 	.word	0x20000000
 800063c:	20000004 	.word	0x20000004

08000640 <BMI088_ACCEL_NS_H>:
void BMI088_ACCEL_NS_H(void)
{
 8000640:	b580      	push	{r7, lr}
 8000642:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(CS1_ACCEL_GPIO_Port, CS1_ACCEL_Pin, GPIO_PIN_SET);
 8000644:	4b04      	ldr	r3, [pc, #16]	@ (8000658 <BMI088_ACCEL_NS_H+0x18>)
 8000646:	681b      	ldr	r3, [r3, #0]
 8000648:	4a04      	ldr	r2, [pc, #16]	@ (800065c <BMI088_ACCEL_NS_H+0x1c>)
 800064a:	8811      	ldrh	r1, [r2, #0]
 800064c:	2201      	movs	r2, #1
 800064e:	4618      	mov	r0, r3
 8000650:	f006 f934 	bl	80068bc <HAL_GPIO_WritePin>
}
 8000654:	bf00      	nop
 8000656:	bd80      	pop	{r7, pc}
 8000658:	20000000 	.word	0x20000000
 800065c:	20000004 	.word	0x20000004

08000660 <BMI088_GYRO_NS_L>:

void BMI088_GYRO_NS_L(void)
{
 8000660:	b580      	push	{r7, lr}
 8000662:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(CS1_GYRO_GPIO_Port, CS1_GYRO_Pin, GPIO_PIN_RESET);
 8000664:	4b04      	ldr	r3, [pc, #16]	@ (8000678 <BMI088_GYRO_NS_L+0x18>)
 8000666:	681b      	ldr	r3, [r3, #0]
 8000668:	4a04      	ldr	r2, [pc, #16]	@ (800067c <BMI088_GYRO_NS_L+0x1c>)
 800066a:	8811      	ldrh	r1, [r2, #0]
 800066c:	2200      	movs	r2, #0
 800066e:	4618      	mov	r0, r3
 8000670:	f006 f924 	bl	80068bc <HAL_GPIO_WritePin>
}
 8000674:	bf00      	nop
 8000676:	bd80      	pop	{r7, pc}
 8000678:	20000008 	.word	0x20000008
 800067c:	2000000c 	.word	0x2000000c

08000680 <BMI088_GYRO_NS_H>:
void BMI088_GYRO_NS_H(void)
{
 8000680:	b580      	push	{r7, lr}
 8000682:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(CS1_GYRO_GPIO_Port, CS1_GYRO_Pin, GPIO_PIN_SET);
 8000684:	4b04      	ldr	r3, [pc, #16]	@ (8000698 <BMI088_GYRO_NS_H+0x18>)
 8000686:	681b      	ldr	r3, [r3, #0]
 8000688:	4a04      	ldr	r2, [pc, #16]	@ (800069c <BMI088_GYRO_NS_H+0x1c>)
 800068a:	8811      	ldrh	r1, [r2, #0]
 800068c:	2201      	movs	r2, #1
 800068e:	4618      	mov	r0, r3
 8000690:	f006 f914 	bl	80068bc <HAL_GPIO_WritePin>
}
 8000694:	bf00      	nop
 8000696:	bd80      	pop	{r7, pc}
 8000698:	20000008 	.word	0x20000008
 800069c:	2000000c 	.word	0x2000000c

080006a0 <BMI088_read_write_byte>:

uint8_t BMI088_read_write_byte(uint8_t txdata)
{
 80006a0:	b580      	push	{r7, lr}
 80006a2:	b086      	sub	sp, #24
 80006a4:	af02      	add	r7, sp, #8
 80006a6:	4603      	mov	r3, r0
 80006a8:	71fb      	strb	r3, [r7, #7]
    uint8_t rx_data;
    HAL_SPI_TransmitReceive(&hspi1, &txdata, &rx_data, 1, 1000);
 80006aa:	f107 020f 	add.w	r2, r7, #15
 80006ae:	1df9      	adds	r1, r7, #7
 80006b0:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80006b4:	9300      	str	r3, [sp, #0]
 80006b6:	2301      	movs	r3, #1
 80006b8:	4803      	ldr	r0, [pc, #12]	@ (80006c8 <BMI088_read_write_byte+0x28>)
 80006ba:	f007 fe5d 	bl	8008378 <HAL_SPI_TransmitReceive>
    return rx_data;
 80006be:	7bfb      	ldrb	r3, [r7, #15]
}
 80006c0:	4618      	mov	r0, r3
 80006c2:	3710      	adds	r7, #16
 80006c4:	46bd      	mov	sp, r7
 80006c6:	bd80      	pop	{r7, pc}
 80006c8:	200007c4 	.word	0x200007c4

080006cc <BMI088_accel_init>:

    return error;
}

uint8_t BMI088_accel_init(void)
{
 80006cc:	b580      	push	{r7, lr}
 80006ce:	b082      	sub	sp, #8
 80006d0:	af00      	add	r7, sp, #0
    uint8_t res = 0;
 80006d2:	2300      	movs	r3, #0
 80006d4:	71bb      	strb	r3, [r7, #6]
    uint8_t write_reg_num = 0;
 80006d6:	2300      	movs	r3, #0
 80006d8:	71fb      	strb	r3, [r7, #7]

    //check communication
    BMI088_accel_read_single_reg(BMI088_ACC_CHIP_ID, res);
 80006da:	f7ff ffa1 	bl	8000620 <BMI088_ACCEL_NS_L>
 80006de:	2080      	movs	r0, #128	@ 0x80
 80006e0:	f7ff ffde 	bl	80006a0 <BMI088_read_write_byte>
 80006e4:	2055      	movs	r0, #85	@ 0x55
 80006e6:	f7ff ffdb 	bl	80006a0 <BMI088_read_write_byte>
 80006ea:	2055      	movs	r0, #85	@ 0x55
 80006ec:	f7ff ffd8 	bl	80006a0 <BMI088_read_write_byte>
 80006f0:	4603      	mov	r3, r0
 80006f2:	71bb      	strb	r3, [r7, #6]
 80006f4:	f7ff ffa4 	bl	8000640 <BMI088_ACCEL_NS_H>
    BMI088_delay_us(BMI088_COM_WAIT_SENSOR_TIME);
 80006f8:	2096      	movs	r0, #150	@ 0x96
 80006fa:	f7ff ff4d 	bl	8000598 <BMI088_delay_us>
    BMI088_accel_read_single_reg(BMI088_ACC_CHIP_ID, res);
 80006fe:	f7ff ff8f 	bl	8000620 <BMI088_ACCEL_NS_L>
 8000702:	2080      	movs	r0, #128	@ 0x80
 8000704:	f7ff ffcc 	bl	80006a0 <BMI088_read_write_byte>
 8000708:	2055      	movs	r0, #85	@ 0x55
 800070a:	f7ff ffc9 	bl	80006a0 <BMI088_read_write_byte>
 800070e:	2055      	movs	r0, #85	@ 0x55
 8000710:	f7ff ffc6 	bl	80006a0 <BMI088_read_write_byte>
 8000714:	4603      	mov	r3, r0
 8000716:	71bb      	strb	r3, [r7, #6]
 8000718:	f7ff ff92 	bl	8000640 <BMI088_ACCEL_NS_H>
    BMI088_delay_us(BMI088_COM_WAIT_SENSOR_TIME);
 800071c:	2096      	movs	r0, #150	@ 0x96
 800071e:	f7ff ff3b 	bl	8000598 <BMI088_delay_us>

    //accel software reset
    BMI088_accel_write_single_reg(BMI088_ACC_SOFTRESET, BMI088_ACC_SOFTRESET_VALUE);
 8000722:	f7ff ff7d 	bl	8000620 <BMI088_ACCEL_NS_L>
 8000726:	21b6      	movs	r1, #182	@ 0xb6
 8000728:	207e      	movs	r0, #126	@ 0x7e
 800072a:	f000 fa21 	bl	8000b70 <BMI088_write_single_reg>
 800072e:	f7ff ff87 	bl	8000640 <BMI088_ACCEL_NS_H>
    BMI088_delay_ms(BMI088_LONG_DELAY_TIME);
 8000732:	2050      	movs	r0, #80	@ 0x50
 8000734:	f7ff ff1c 	bl	8000570 <BMI088_delay_ms>

    //check communication is normal after reset
    BMI088_accel_read_single_reg(BMI088_ACC_CHIP_ID, res);
 8000738:	f7ff ff72 	bl	8000620 <BMI088_ACCEL_NS_L>
 800073c:	2080      	movs	r0, #128	@ 0x80
 800073e:	f7ff ffaf 	bl	80006a0 <BMI088_read_write_byte>
 8000742:	2055      	movs	r0, #85	@ 0x55
 8000744:	f7ff ffac 	bl	80006a0 <BMI088_read_write_byte>
 8000748:	2055      	movs	r0, #85	@ 0x55
 800074a:	f7ff ffa9 	bl	80006a0 <BMI088_read_write_byte>
 800074e:	4603      	mov	r3, r0
 8000750:	71bb      	strb	r3, [r7, #6]
 8000752:	f7ff ff75 	bl	8000640 <BMI088_ACCEL_NS_H>
    BMI088_delay_us(BMI088_COM_WAIT_SENSOR_TIME);
 8000756:	2096      	movs	r0, #150	@ 0x96
 8000758:	f7ff ff1e 	bl	8000598 <BMI088_delay_us>
    BMI088_accel_read_single_reg(BMI088_ACC_CHIP_ID, res);
 800075c:	f7ff ff60 	bl	8000620 <BMI088_ACCEL_NS_L>
 8000760:	2080      	movs	r0, #128	@ 0x80
 8000762:	f7ff ff9d 	bl	80006a0 <BMI088_read_write_byte>
 8000766:	2055      	movs	r0, #85	@ 0x55
 8000768:	f7ff ff9a 	bl	80006a0 <BMI088_read_write_byte>
 800076c:	2055      	movs	r0, #85	@ 0x55
 800076e:	f7ff ff97 	bl	80006a0 <BMI088_read_write_byte>
 8000772:	4603      	mov	r3, r0
 8000774:	71bb      	strb	r3, [r7, #6]
 8000776:	f7ff ff63 	bl	8000640 <BMI088_ACCEL_NS_H>
    BMI088_delay_us(BMI088_COM_WAIT_SENSOR_TIME);
 800077a:	2096      	movs	r0, #150	@ 0x96
 800077c:	f7ff ff0c 	bl	8000598 <BMI088_delay_us>

    // check the "who am I"
    if (res != BMI088_ACC_CHIP_ID_VALUE)
 8000780:	79bb      	ldrb	r3, [r7, #6]
 8000782:	2b1e      	cmp	r3, #30
 8000784:	d001      	beq.n	800078a <BMI088_accel_init+0xbe>
    {
        return BMI088_NO_SENSOR;
 8000786:	23ff      	movs	r3, #255	@ 0xff
 8000788:	e052      	b.n	8000830 <BMI088_accel_init+0x164>
    }

    //set accel sensor config and check
    for (write_reg_num = 0; write_reg_num < BMI088_WRITE_ACCEL_REG_NUM; write_reg_num++)
 800078a:	2300      	movs	r3, #0
 800078c:	71fb      	strb	r3, [r7, #7]
 800078e:	e04b      	b.n	8000828 <BMI088_accel_init+0x15c>
    {

        BMI088_accel_write_single_reg(write_BMI088_accel_reg_data_error[write_reg_num][0], write_BMI088_accel_reg_data_error[write_reg_num][1]);
 8000790:	f7ff ff46 	bl	8000620 <BMI088_ACCEL_NS_L>
 8000794:	79fa      	ldrb	r2, [r7, #7]
 8000796:	4928      	ldr	r1, [pc, #160]	@ (8000838 <BMI088_accel_init+0x16c>)
 8000798:	4613      	mov	r3, r2
 800079a:	005b      	lsls	r3, r3, #1
 800079c:	4413      	add	r3, r2
 800079e:	440b      	add	r3, r1
 80007a0:	7818      	ldrb	r0, [r3, #0]
 80007a2:	79fa      	ldrb	r2, [r7, #7]
 80007a4:	4924      	ldr	r1, [pc, #144]	@ (8000838 <BMI088_accel_init+0x16c>)
 80007a6:	4613      	mov	r3, r2
 80007a8:	005b      	lsls	r3, r3, #1
 80007aa:	4413      	add	r3, r2
 80007ac:	440b      	add	r3, r1
 80007ae:	3301      	adds	r3, #1
 80007b0:	781b      	ldrb	r3, [r3, #0]
 80007b2:	4619      	mov	r1, r3
 80007b4:	f000 f9dc 	bl	8000b70 <BMI088_write_single_reg>
 80007b8:	f7ff ff42 	bl	8000640 <BMI088_ACCEL_NS_H>
        BMI088_delay_us(BMI088_COM_WAIT_SENSOR_TIME);
 80007bc:	2096      	movs	r0, #150	@ 0x96
 80007be:	f7ff feeb 	bl	8000598 <BMI088_delay_us>

        BMI088_accel_read_single_reg(write_BMI088_accel_reg_data_error[write_reg_num][0], res);
 80007c2:	f7ff ff2d 	bl	8000620 <BMI088_ACCEL_NS_L>
 80007c6:	79fa      	ldrb	r2, [r7, #7]
 80007c8:	491b      	ldr	r1, [pc, #108]	@ (8000838 <BMI088_accel_init+0x16c>)
 80007ca:	4613      	mov	r3, r2
 80007cc:	005b      	lsls	r3, r3, #1
 80007ce:	4413      	add	r3, r2
 80007d0:	440b      	add	r3, r1
 80007d2:	781b      	ldrb	r3, [r3, #0]
 80007d4:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80007d8:	b2db      	uxtb	r3, r3
 80007da:	4618      	mov	r0, r3
 80007dc:	f7ff ff60 	bl	80006a0 <BMI088_read_write_byte>
 80007e0:	2055      	movs	r0, #85	@ 0x55
 80007e2:	f7ff ff5d 	bl	80006a0 <BMI088_read_write_byte>
 80007e6:	2055      	movs	r0, #85	@ 0x55
 80007e8:	f7ff ff5a 	bl	80006a0 <BMI088_read_write_byte>
 80007ec:	4603      	mov	r3, r0
 80007ee:	71bb      	strb	r3, [r7, #6]
 80007f0:	f7ff ff26 	bl	8000640 <BMI088_ACCEL_NS_H>
        BMI088_delay_us(BMI088_COM_WAIT_SENSOR_TIME);
 80007f4:	2096      	movs	r0, #150	@ 0x96
 80007f6:	f7ff fecf 	bl	8000598 <BMI088_delay_us>

        if (res != write_BMI088_accel_reg_data_error[write_reg_num][1])
 80007fa:	79fa      	ldrb	r2, [r7, #7]
 80007fc:	490e      	ldr	r1, [pc, #56]	@ (8000838 <BMI088_accel_init+0x16c>)
 80007fe:	4613      	mov	r3, r2
 8000800:	005b      	lsls	r3, r3, #1
 8000802:	4413      	add	r3, r2
 8000804:	440b      	add	r3, r1
 8000806:	3301      	adds	r3, #1
 8000808:	781b      	ldrb	r3, [r3, #0]
 800080a:	79ba      	ldrb	r2, [r7, #6]
 800080c:	429a      	cmp	r2, r3
 800080e:	d008      	beq.n	8000822 <BMI088_accel_init+0x156>
        {
            return write_BMI088_accel_reg_data_error[write_reg_num][2];
 8000810:	79fa      	ldrb	r2, [r7, #7]
 8000812:	4909      	ldr	r1, [pc, #36]	@ (8000838 <BMI088_accel_init+0x16c>)
 8000814:	4613      	mov	r3, r2
 8000816:	005b      	lsls	r3, r3, #1
 8000818:	4413      	add	r3, r2
 800081a:	440b      	add	r3, r1
 800081c:	3302      	adds	r3, #2
 800081e:	781b      	ldrb	r3, [r3, #0]
 8000820:	e006      	b.n	8000830 <BMI088_accel_init+0x164>
    for (write_reg_num = 0; write_reg_num < BMI088_WRITE_ACCEL_REG_NUM; write_reg_num++)
 8000822:	79fb      	ldrb	r3, [r7, #7]
 8000824:	3301      	adds	r3, #1
 8000826:	71fb      	strb	r3, [r7, #7]
 8000828:	79fb      	ldrb	r3, [r7, #7]
 800082a:	2b05      	cmp	r3, #5
 800082c:	d9b0      	bls.n	8000790 <BMI088_accel_init+0xc4>
        }
    }
    return BMI088_NO_ERROR;
 800082e:	2300      	movs	r3, #0
}
 8000830:	4618      	mov	r0, r3
 8000832:	3708      	adds	r7, #8
 8000834:	46bd      	mov	sp, r7
 8000836:	bd80      	pop	{r7, pc}
 8000838:	20000018 	.word	0x20000018

0800083c <BMI088_gyro_init>:

uint8_t BMI088_gyro_init(void)
{
 800083c:	b580      	push	{r7, lr}
 800083e:	b082      	sub	sp, #8
 8000840:	af00      	add	r7, sp, #0
    uint8_t write_reg_num = 0;
 8000842:	2300      	movs	r3, #0
 8000844:	71fb      	strb	r3, [r7, #7]
    uint8_t res = 0;
 8000846:	2300      	movs	r3, #0
 8000848:	71bb      	strb	r3, [r7, #6]

    //check communication
    BMI088_gyro_read_single_reg(BMI088_GYRO_CHIP_ID, res);
 800084a:	f7ff ff09 	bl	8000660 <BMI088_GYRO_NS_L>
 800084e:	1dbb      	adds	r3, r7, #6
 8000850:	4619      	mov	r1, r3
 8000852:	2000      	movs	r0, #0
 8000854:	f000 f9a0 	bl	8000b98 <BMI088_read_single_reg>
 8000858:	f7ff ff12 	bl	8000680 <BMI088_GYRO_NS_H>
    BMI088_delay_us(BMI088_COM_WAIT_SENSOR_TIME);
 800085c:	2096      	movs	r0, #150	@ 0x96
 800085e:	f7ff fe9b 	bl	8000598 <BMI088_delay_us>
    BMI088_gyro_read_single_reg(BMI088_GYRO_CHIP_ID, res);
 8000862:	f7ff fefd 	bl	8000660 <BMI088_GYRO_NS_L>
 8000866:	1dbb      	adds	r3, r7, #6
 8000868:	4619      	mov	r1, r3
 800086a:	2000      	movs	r0, #0
 800086c:	f000 f994 	bl	8000b98 <BMI088_read_single_reg>
 8000870:	f7ff ff06 	bl	8000680 <BMI088_GYRO_NS_H>
    BMI088_delay_us(BMI088_COM_WAIT_SENSOR_TIME);
 8000874:	2096      	movs	r0, #150	@ 0x96
 8000876:	f7ff fe8f 	bl	8000598 <BMI088_delay_us>

    //reset the gyro sensor
    BMI088_gyro_write_single_reg(BMI088_GYRO_SOFTRESET, BMI088_GYRO_SOFTRESET_VALUE);
 800087a:	f7ff fef1 	bl	8000660 <BMI088_GYRO_NS_L>
 800087e:	21b6      	movs	r1, #182	@ 0xb6
 8000880:	2014      	movs	r0, #20
 8000882:	f000 f975 	bl	8000b70 <BMI088_write_single_reg>
 8000886:	f7ff fefb 	bl	8000680 <BMI088_GYRO_NS_H>
    BMI088_delay_ms(BMI088_LONG_DELAY_TIME);
 800088a:	2050      	movs	r0, #80	@ 0x50
 800088c:	f7ff fe70 	bl	8000570 <BMI088_delay_ms>
    //check commiunication is normal after reset
    BMI088_gyro_read_single_reg(BMI088_GYRO_CHIP_ID, res);
 8000890:	f7ff fee6 	bl	8000660 <BMI088_GYRO_NS_L>
 8000894:	1dbb      	adds	r3, r7, #6
 8000896:	4619      	mov	r1, r3
 8000898:	2000      	movs	r0, #0
 800089a:	f000 f97d 	bl	8000b98 <BMI088_read_single_reg>
 800089e:	f7ff feef 	bl	8000680 <BMI088_GYRO_NS_H>
    BMI088_delay_us(BMI088_COM_WAIT_SENSOR_TIME);
 80008a2:	2096      	movs	r0, #150	@ 0x96
 80008a4:	f7ff fe78 	bl	8000598 <BMI088_delay_us>
    BMI088_gyro_read_single_reg(BMI088_GYRO_CHIP_ID, res);
 80008a8:	f7ff feda 	bl	8000660 <BMI088_GYRO_NS_L>
 80008ac:	1dbb      	adds	r3, r7, #6
 80008ae:	4619      	mov	r1, r3
 80008b0:	2000      	movs	r0, #0
 80008b2:	f000 f971 	bl	8000b98 <BMI088_read_single_reg>
 80008b6:	f7ff fee3 	bl	8000680 <BMI088_GYRO_NS_H>
    BMI088_delay_us(BMI088_COM_WAIT_SENSOR_TIME);
 80008ba:	2096      	movs	r0, #150	@ 0x96
 80008bc:	f7ff fe6c 	bl	8000598 <BMI088_delay_us>

    // check the "who am I"
    if (res != BMI088_GYRO_CHIP_ID_VALUE)
 80008c0:	79bb      	ldrb	r3, [r7, #6]
 80008c2:	2b0f      	cmp	r3, #15
 80008c4:	d001      	beq.n	80008ca <BMI088_gyro_init+0x8e>
    {
        return BMI088_NO_SENSOR;
 80008c6:	23ff      	movs	r3, #255	@ 0xff
 80008c8:	e049      	b.n	800095e <BMI088_gyro_init+0x122>
    }

    //set gyro sensor config and check
    for (write_reg_num = 0; write_reg_num < BMI088_WRITE_GYRO_REG_NUM; write_reg_num++)
 80008ca:	2300      	movs	r3, #0
 80008cc:	71fb      	strb	r3, [r7, #7]
 80008ce:	e042      	b.n	8000956 <BMI088_gyro_init+0x11a>
    {

        BMI088_gyro_write_single_reg(write_BMI088_gyro_reg_data_error[write_reg_num][0], write_BMI088_gyro_reg_data_error[write_reg_num][1]);
 80008d0:	f7ff fec6 	bl	8000660 <BMI088_GYRO_NS_L>
 80008d4:	79fa      	ldrb	r2, [r7, #7]
 80008d6:	4924      	ldr	r1, [pc, #144]	@ (8000968 <BMI088_gyro_init+0x12c>)
 80008d8:	4613      	mov	r3, r2
 80008da:	005b      	lsls	r3, r3, #1
 80008dc:	4413      	add	r3, r2
 80008de:	440b      	add	r3, r1
 80008e0:	7818      	ldrb	r0, [r3, #0]
 80008e2:	79fa      	ldrb	r2, [r7, #7]
 80008e4:	4920      	ldr	r1, [pc, #128]	@ (8000968 <BMI088_gyro_init+0x12c>)
 80008e6:	4613      	mov	r3, r2
 80008e8:	005b      	lsls	r3, r3, #1
 80008ea:	4413      	add	r3, r2
 80008ec:	440b      	add	r3, r1
 80008ee:	3301      	adds	r3, #1
 80008f0:	781b      	ldrb	r3, [r3, #0]
 80008f2:	4619      	mov	r1, r3
 80008f4:	f000 f93c 	bl	8000b70 <BMI088_write_single_reg>
 80008f8:	f7ff fec2 	bl	8000680 <BMI088_GYRO_NS_H>
        BMI088_delay_us(BMI088_COM_WAIT_SENSOR_TIME);
 80008fc:	2096      	movs	r0, #150	@ 0x96
 80008fe:	f7ff fe4b 	bl	8000598 <BMI088_delay_us>

        BMI088_gyro_read_single_reg(write_BMI088_gyro_reg_data_error[write_reg_num][0], res);
 8000902:	f7ff fead 	bl	8000660 <BMI088_GYRO_NS_L>
 8000906:	79fa      	ldrb	r2, [r7, #7]
 8000908:	4917      	ldr	r1, [pc, #92]	@ (8000968 <BMI088_gyro_init+0x12c>)
 800090a:	4613      	mov	r3, r2
 800090c:	005b      	lsls	r3, r3, #1
 800090e:	4413      	add	r3, r2
 8000910:	440b      	add	r3, r1
 8000912:	781b      	ldrb	r3, [r3, #0]
 8000914:	1dba      	adds	r2, r7, #6
 8000916:	4611      	mov	r1, r2
 8000918:	4618      	mov	r0, r3
 800091a:	f000 f93d 	bl	8000b98 <BMI088_read_single_reg>
 800091e:	f7ff feaf 	bl	8000680 <BMI088_GYRO_NS_H>
        BMI088_delay_us(BMI088_COM_WAIT_SENSOR_TIME);
 8000922:	2096      	movs	r0, #150	@ 0x96
 8000924:	f7ff fe38 	bl	8000598 <BMI088_delay_us>

        if (res != write_BMI088_gyro_reg_data_error[write_reg_num][1])
 8000928:	79fa      	ldrb	r2, [r7, #7]
 800092a:	490f      	ldr	r1, [pc, #60]	@ (8000968 <BMI088_gyro_init+0x12c>)
 800092c:	4613      	mov	r3, r2
 800092e:	005b      	lsls	r3, r3, #1
 8000930:	4413      	add	r3, r2
 8000932:	440b      	add	r3, r1
 8000934:	3301      	adds	r3, #1
 8000936:	781a      	ldrb	r2, [r3, #0]
 8000938:	79bb      	ldrb	r3, [r7, #6]
 800093a:	429a      	cmp	r2, r3
 800093c:	d008      	beq.n	8000950 <BMI088_gyro_init+0x114>
        {
            return write_BMI088_gyro_reg_data_error[write_reg_num][2];
 800093e:	79fa      	ldrb	r2, [r7, #7]
 8000940:	4909      	ldr	r1, [pc, #36]	@ (8000968 <BMI088_gyro_init+0x12c>)
 8000942:	4613      	mov	r3, r2
 8000944:	005b      	lsls	r3, r3, #1
 8000946:	4413      	add	r3, r2
 8000948:	440b      	add	r3, r1
 800094a:	3302      	adds	r3, #2
 800094c:	781b      	ldrb	r3, [r3, #0]
 800094e:	e006      	b.n	800095e <BMI088_gyro_init+0x122>
    for (write_reg_num = 0; write_reg_num < BMI088_WRITE_GYRO_REG_NUM; write_reg_num++)
 8000950:	79fb      	ldrb	r3, [r7, #7]
 8000952:	3301      	adds	r3, #1
 8000954:	71fb      	strb	r3, [r7, #7]
 8000956:	79fb      	ldrb	r3, [r7, #7]
 8000958:	2b05      	cmp	r3, #5
 800095a:	d9b9      	bls.n	80008d0 <BMI088_gyro_init+0x94>
        }
    }

    return BMI088_NO_ERROR;
 800095c:	2300      	movs	r3, #0
}
 800095e:	4618      	mov	r0, r3
 8000960:	3708      	adds	r7, #8
 8000962:	46bd      	mov	sp, r7
 8000964:	bd80      	pop	{r7, pc}
 8000966:	bf00      	nop
 8000968:	2000002c 	.word	0x2000002c

0800096c <IMU_get_temp>:
		return accel[2];
	} else {
		return 0;
	}
}
float IMU_get_temp(void) {
 800096c:	b580      	push	{r7, lr}
 800096e:	af00      	add	r7, sp, #0
	BMI088_read(gyro, accel, &temp);
 8000970:	4a05      	ldr	r2, [pc, #20]	@ (8000988 <IMU_get_temp+0x1c>)
 8000972:	4906      	ldr	r1, [pc, #24]	@ (800098c <IMU_get_temp+0x20>)
 8000974:	4806      	ldr	r0, [pc, #24]	@ (8000990 <IMU_get_temp+0x24>)
 8000976:	f000 f80d 	bl	8000994 <BMI088_read>
	return temp;
 800097a:	4b03      	ldr	r3, [pc, #12]	@ (8000988 <IMU_get_temp+0x1c>)
 800097c:	681b      	ldr	r3, [r3, #0]
 800097e:	ee07 3a90 	vmov	s15, r3
}
 8000982:	eeb0 0a67 	vmov.f32	s0, s15
 8000986:	bd80      	pop	{r7, pc}
 8000988:	2000017c 	.word	0x2000017c
 800098c:	20000170 	.word	0x20000170
 8000990:	20000164 	.word	0x20000164

08000994 <BMI088_read>:
void BMI088_read(float gyro[3], float accel[3], float *temperate)
{
 8000994:	b580      	push	{r7, lr}
 8000996:	b088      	sub	sp, #32
 8000998:	af00      	add	r7, sp, #0
 800099a:	60f8      	str	r0, [r7, #12]
 800099c:	60b9      	str	r1, [r7, #8]
 800099e:	607a      	str	r2, [r7, #4]
    uint8_t buf[8] = {0, 0, 0, 0, 0, 0};
 80009a0:	4a70      	ldr	r2, [pc, #448]	@ (8000b64 <BMI088_read+0x1d0>)
 80009a2:	f107 0314 	add.w	r3, r7, #20
 80009a6:	e892 0003 	ldmia.w	r2, {r0, r1}
 80009aa:	6018      	str	r0, [r3, #0]
 80009ac:	3304      	adds	r3, #4
 80009ae:	8019      	strh	r1, [r3, #0]
 80009b0:	3302      	adds	r3, #2
 80009b2:	0c0a      	lsrs	r2, r1, #16
 80009b4:	701a      	strb	r2, [r3, #0]
 80009b6:	2300      	movs	r3, #0
 80009b8:	76fb      	strb	r3, [r7, #27]
    int16_t bmi088_raw_temp;

    BMI088_accel_read_muli_reg(BMI088_ACCEL_XOUT_L, buf, 6);
 80009ba:	f7ff fe31 	bl	8000620 <BMI088_ACCEL_NS_L>
 80009be:	2092      	movs	r0, #146	@ 0x92
 80009c0:	f7ff fe6e 	bl	80006a0 <BMI088_read_write_byte>
 80009c4:	f107 0314 	add.w	r3, r7, #20
 80009c8:	2206      	movs	r2, #6
 80009ca:	4619      	mov	r1, r3
 80009cc:	2012      	movs	r0, #18
 80009ce:	f000 f8fb 	bl	8000bc8 <BMI088_read_muli_reg>
 80009d2:	f7ff fe35 	bl	8000640 <BMI088_ACCEL_NS_H>

    bmi088_raw_temp = (int16_t)((buf[1]) << 8) | buf[0];
 80009d6:	7d7b      	ldrb	r3, [r7, #21]
 80009d8:	021b      	lsls	r3, r3, #8
 80009da:	b21a      	sxth	r2, r3
 80009dc:	7d3b      	ldrb	r3, [r7, #20]
 80009de:	b21b      	sxth	r3, r3
 80009e0:	4313      	orrs	r3, r2
 80009e2:	83fb      	strh	r3, [r7, #30]
    accel[0] = bmi088_raw_temp * BMI088_ACCEL_SEN;
 80009e4:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 80009e8:	ee07 3a90 	vmov	s15, r3
 80009ec:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80009f0:	4b5d      	ldr	r3, [pc, #372]	@ (8000b68 <BMI088_read+0x1d4>)
 80009f2:	edd3 7a00 	vldr	s15, [r3]
 80009f6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80009fa:	68bb      	ldr	r3, [r7, #8]
 80009fc:	edc3 7a00 	vstr	s15, [r3]
    bmi088_raw_temp = (int16_t)((buf[3]) << 8) | buf[2];
 8000a00:	7dfb      	ldrb	r3, [r7, #23]
 8000a02:	021b      	lsls	r3, r3, #8
 8000a04:	b21a      	sxth	r2, r3
 8000a06:	7dbb      	ldrb	r3, [r7, #22]
 8000a08:	b21b      	sxth	r3, r3
 8000a0a:	4313      	orrs	r3, r2
 8000a0c:	83fb      	strh	r3, [r7, #30]
    accel[1] = bmi088_raw_temp * BMI088_ACCEL_SEN;
 8000a0e:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8000a12:	ee07 3a90 	vmov	s15, r3
 8000a16:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000a1a:	4b53      	ldr	r3, [pc, #332]	@ (8000b68 <BMI088_read+0x1d4>)
 8000a1c:	edd3 7a00 	vldr	s15, [r3]
 8000a20:	68bb      	ldr	r3, [r7, #8]
 8000a22:	3304      	adds	r3, #4
 8000a24:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000a28:	edc3 7a00 	vstr	s15, [r3]
    bmi088_raw_temp = (int16_t)((buf[5]) << 8) | buf[4];
 8000a2c:	7e7b      	ldrb	r3, [r7, #25]
 8000a2e:	021b      	lsls	r3, r3, #8
 8000a30:	b21a      	sxth	r2, r3
 8000a32:	7e3b      	ldrb	r3, [r7, #24]
 8000a34:	b21b      	sxth	r3, r3
 8000a36:	4313      	orrs	r3, r2
 8000a38:	83fb      	strh	r3, [r7, #30]
    accel[2] = bmi088_raw_temp * BMI088_ACCEL_SEN;
 8000a3a:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8000a3e:	ee07 3a90 	vmov	s15, r3
 8000a42:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000a46:	4b48      	ldr	r3, [pc, #288]	@ (8000b68 <BMI088_read+0x1d4>)
 8000a48:	edd3 7a00 	vldr	s15, [r3]
 8000a4c:	68bb      	ldr	r3, [r7, #8]
 8000a4e:	3308      	adds	r3, #8
 8000a50:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000a54:	edc3 7a00 	vstr	s15, [r3]

    BMI088_gyro_read_muli_reg(BMI088_GYRO_CHIP_ID, buf, 8);
 8000a58:	f7ff fe02 	bl	8000660 <BMI088_GYRO_NS_L>
 8000a5c:	f107 0314 	add.w	r3, r7, #20
 8000a60:	2208      	movs	r2, #8
 8000a62:	4619      	mov	r1, r3
 8000a64:	2000      	movs	r0, #0
 8000a66:	f000 f8af 	bl	8000bc8 <BMI088_read_muli_reg>
 8000a6a:	f7ff fe09 	bl	8000680 <BMI088_GYRO_NS_H>
    if(buf[0] == BMI088_GYRO_CHIP_ID_VALUE)
 8000a6e:	7d3b      	ldrb	r3, [r7, #20]
 8000a70:	2b0f      	cmp	r3, #15
 8000a72:	d140      	bne.n	8000af6 <BMI088_read+0x162>
    {
        bmi088_raw_temp = (int16_t)((buf[3]) << 8) | buf[2];
 8000a74:	7dfb      	ldrb	r3, [r7, #23]
 8000a76:	021b      	lsls	r3, r3, #8
 8000a78:	b21a      	sxth	r2, r3
 8000a7a:	7dbb      	ldrb	r3, [r7, #22]
 8000a7c:	b21b      	sxth	r3, r3
 8000a7e:	4313      	orrs	r3, r2
 8000a80:	83fb      	strh	r3, [r7, #30]
        gyro[0] = bmi088_raw_temp * BMI088_GYRO_SEN;
 8000a82:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8000a86:	ee07 3a90 	vmov	s15, r3
 8000a8a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000a8e:	4b37      	ldr	r3, [pc, #220]	@ (8000b6c <BMI088_read+0x1d8>)
 8000a90:	edd3 7a00 	vldr	s15, [r3]
 8000a94:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000a98:	68fb      	ldr	r3, [r7, #12]
 8000a9a:	edc3 7a00 	vstr	s15, [r3]
        bmi088_raw_temp = (int16_t)((buf[5]) << 8) | buf[4];
 8000a9e:	7e7b      	ldrb	r3, [r7, #25]
 8000aa0:	021b      	lsls	r3, r3, #8
 8000aa2:	b21a      	sxth	r2, r3
 8000aa4:	7e3b      	ldrb	r3, [r7, #24]
 8000aa6:	b21b      	sxth	r3, r3
 8000aa8:	4313      	orrs	r3, r2
 8000aaa:	83fb      	strh	r3, [r7, #30]
        gyro[1] = bmi088_raw_temp * BMI088_GYRO_SEN;
 8000aac:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8000ab0:	ee07 3a90 	vmov	s15, r3
 8000ab4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000ab8:	4b2c      	ldr	r3, [pc, #176]	@ (8000b6c <BMI088_read+0x1d8>)
 8000aba:	edd3 7a00 	vldr	s15, [r3]
 8000abe:	68fb      	ldr	r3, [r7, #12]
 8000ac0:	3304      	adds	r3, #4
 8000ac2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000ac6:	edc3 7a00 	vstr	s15, [r3]
        bmi088_raw_temp = (int16_t)((buf[7]) << 8) | buf[6];
 8000aca:	7efb      	ldrb	r3, [r7, #27]
 8000acc:	021b      	lsls	r3, r3, #8
 8000ace:	b21a      	sxth	r2, r3
 8000ad0:	7ebb      	ldrb	r3, [r7, #26]
 8000ad2:	b21b      	sxth	r3, r3
 8000ad4:	4313      	orrs	r3, r2
 8000ad6:	83fb      	strh	r3, [r7, #30]
        gyro[2] = bmi088_raw_temp * BMI088_GYRO_SEN;
 8000ad8:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8000adc:	ee07 3a90 	vmov	s15, r3
 8000ae0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000ae4:	4b21      	ldr	r3, [pc, #132]	@ (8000b6c <BMI088_read+0x1d8>)
 8000ae6:	edd3 7a00 	vldr	s15, [r3]
 8000aea:	68fb      	ldr	r3, [r7, #12]
 8000aec:	3308      	adds	r3, #8
 8000aee:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000af2:	edc3 7a00 	vstr	s15, [r3]
    }
    BMI088_accel_read_muli_reg(BMI088_TEMP_M, buf, 2);
 8000af6:	f7ff fd93 	bl	8000620 <BMI088_ACCEL_NS_L>
 8000afa:	20a2      	movs	r0, #162	@ 0xa2
 8000afc:	f7ff fdd0 	bl	80006a0 <BMI088_read_write_byte>
 8000b00:	f107 0314 	add.w	r3, r7, #20
 8000b04:	2202      	movs	r2, #2
 8000b06:	4619      	mov	r1, r3
 8000b08:	2022      	movs	r0, #34	@ 0x22
 8000b0a:	f000 f85d 	bl	8000bc8 <BMI088_read_muli_reg>
 8000b0e:	f7ff fd97 	bl	8000640 <BMI088_ACCEL_NS_H>

    bmi088_raw_temp = (int16_t)((buf[0] << 3) | (buf[1] >> 5));
 8000b12:	7d3b      	ldrb	r3, [r7, #20]
 8000b14:	00db      	lsls	r3, r3, #3
 8000b16:	b21a      	sxth	r2, r3
 8000b18:	7d7b      	ldrb	r3, [r7, #21]
 8000b1a:	095b      	lsrs	r3, r3, #5
 8000b1c:	b2db      	uxtb	r3, r3
 8000b1e:	b21b      	sxth	r3, r3
 8000b20:	4313      	orrs	r3, r2
 8000b22:	83fb      	strh	r3, [r7, #30]

    if (bmi088_raw_temp > 1023)
 8000b24:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8000b28:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8000b2c:	db04      	blt.n	8000b38 <BMI088_read+0x1a4>
    {
        bmi088_raw_temp -= 2048;
 8000b2e:	8bfb      	ldrh	r3, [r7, #30]
 8000b30:	f5a3 6300 	sub.w	r3, r3, #2048	@ 0x800
 8000b34:	b29b      	uxth	r3, r3
 8000b36:	83fb      	strh	r3, [r7, #30]
    }

    *temperate = bmi088_raw_temp * BMI088_TEMP_FACTOR + BMI088_TEMP_OFFSET;
 8000b38:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8000b3c:	ee07 3a90 	vmov	s15, r3
 8000b40:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000b44:	eeb4 7a00 	vmov.f32	s14, #64	@ 0x3e000000  0.125
 8000b48:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000b4c:	eeb3 7a07 	vmov.f32	s14, #55	@ 0x41b80000  23.0
 8000b50:	ee77 7a87 	vadd.f32	s15, s15, s14
 8000b54:	687b      	ldr	r3, [r7, #4]
 8000b56:	edc3 7a00 	vstr	s15, [r3]
}
 8000b5a:	bf00      	nop
 8000b5c:	3720      	adds	r7, #32
 8000b5e:	46bd      	mov	sp, r7
 8000b60:	bd80      	pop	{r7, pc}
 8000b62:	bf00      	nop
 8000b64:	0800e59c 	.word	0x0800e59c
 8000b68:	20000010 	.word	0x20000010
 8000b6c:	20000014 	.word	0x20000014

08000b70 <BMI088_write_single_reg>:

#if defined(BMI088_USE_SPI)

static void BMI088_write_single_reg(uint8_t reg, uint8_t data)
{
 8000b70:	b580      	push	{r7, lr}
 8000b72:	b082      	sub	sp, #8
 8000b74:	af00      	add	r7, sp, #0
 8000b76:	4603      	mov	r3, r0
 8000b78:	460a      	mov	r2, r1
 8000b7a:	71fb      	strb	r3, [r7, #7]
 8000b7c:	4613      	mov	r3, r2
 8000b7e:	71bb      	strb	r3, [r7, #6]
    BMI088_read_write_byte(reg);
 8000b80:	79fb      	ldrb	r3, [r7, #7]
 8000b82:	4618      	mov	r0, r3
 8000b84:	f7ff fd8c 	bl	80006a0 <BMI088_read_write_byte>
    BMI088_read_write_byte(data);
 8000b88:	79bb      	ldrb	r3, [r7, #6]
 8000b8a:	4618      	mov	r0, r3
 8000b8c:	f7ff fd88 	bl	80006a0 <BMI088_read_write_byte>
}
 8000b90:	bf00      	nop
 8000b92:	3708      	adds	r7, #8
 8000b94:	46bd      	mov	sp, r7
 8000b96:	bd80      	pop	{r7, pc}

08000b98 <BMI088_read_single_reg>:

static void BMI088_read_single_reg(uint8_t reg, uint8_t *return_data)
{
 8000b98:	b580      	push	{r7, lr}
 8000b9a:	b082      	sub	sp, #8
 8000b9c:	af00      	add	r7, sp, #0
 8000b9e:	4603      	mov	r3, r0
 8000ba0:	6039      	str	r1, [r7, #0]
 8000ba2:	71fb      	strb	r3, [r7, #7]
    BMI088_read_write_byte(reg | 0x80);
 8000ba4:	79fb      	ldrb	r3, [r7, #7]
 8000ba6:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8000baa:	b2db      	uxtb	r3, r3
 8000bac:	4618      	mov	r0, r3
 8000bae:	f7ff fd77 	bl	80006a0 <BMI088_read_write_byte>
    *return_data = BMI088_read_write_byte(0x55);
 8000bb2:	2055      	movs	r0, #85	@ 0x55
 8000bb4:	f7ff fd74 	bl	80006a0 <BMI088_read_write_byte>
 8000bb8:	4603      	mov	r3, r0
 8000bba:	461a      	mov	r2, r3
 8000bbc:	683b      	ldr	r3, [r7, #0]
 8000bbe:	701a      	strb	r2, [r3, #0]
}
 8000bc0:	bf00      	nop
 8000bc2:	3708      	adds	r7, #8
 8000bc4:	46bd      	mov	sp, r7
 8000bc6:	bd80      	pop	{r7, pc}

08000bc8 <BMI088_read_muli_reg>:
//    }

//}

static void BMI088_read_muli_reg(uint8_t reg, uint8_t *buf, uint8_t len)
{
 8000bc8:	b580      	push	{r7, lr}
 8000bca:	b082      	sub	sp, #8
 8000bcc:	af00      	add	r7, sp, #0
 8000bce:	4603      	mov	r3, r0
 8000bd0:	6039      	str	r1, [r7, #0]
 8000bd2:	71fb      	strb	r3, [r7, #7]
 8000bd4:	4613      	mov	r3, r2
 8000bd6:	71bb      	strb	r3, [r7, #6]
    BMI088_read_write_byte(reg | 0x80);
 8000bd8:	79fb      	ldrb	r3, [r7, #7]
 8000bda:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8000bde:	b2db      	uxtb	r3, r3
 8000be0:	4618      	mov	r0, r3
 8000be2:	f7ff fd5d 	bl	80006a0 <BMI088_read_write_byte>

    while (len != 0)
 8000be6:	e00c      	b.n	8000c02 <BMI088_read_muli_reg+0x3a>
    {

        *buf = BMI088_read_write_byte(0x55);
 8000be8:	2055      	movs	r0, #85	@ 0x55
 8000bea:	f7ff fd59 	bl	80006a0 <BMI088_read_write_byte>
 8000bee:	4603      	mov	r3, r0
 8000bf0:	461a      	mov	r2, r3
 8000bf2:	683b      	ldr	r3, [r7, #0]
 8000bf4:	701a      	strb	r2, [r3, #0]
        buf++;
 8000bf6:	683b      	ldr	r3, [r7, #0]
 8000bf8:	3301      	adds	r3, #1
 8000bfa:	603b      	str	r3, [r7, #0]
        len--;
 8000bfc:	79bb      	ldrb	r3, [r7, #6]
 8000bfe:	3b01      	subs	r3, #1
 8000c00:	71bb      	strb	r3, [r7, #6]
    while (len != 0)
 8000c02:	79bb      	ldrb	r3, [r7, #6]
 8000c04:	2b00      	cmp	r3, #0
 8000c06:	d1ef      	bne.n	8000be8 <BMI088_read_muli_reg+0x20>
    }
}
 8000c08:	bf00      	nop
 8000c0a:	bf00      	nop
 8000c0c:	3708      	adds	r7, #8
 8000c0e:	46bd      	mov	sp, r7
 8000c10:	bd80      	pop	{r7, pc}
	...

08000c14 <HAL_CAN_RxFifo0MsgPendingCallback>:
/**
  * @brief          reading motor feedback from CAN FIFO
  * @param[in]      pointer to CAN handle
  * @retval         none
  */
void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan) {
 8000c14:	b580      	push	{r7, lr}
 8000c16:	b08c      	sub	sp, #48	@ 0x30
 8000c18:	af00      	add	r7, sp, #0
 8000c1a:	6078      	str	r0, [r7, #4]
    CAN_RxHeaderTypeDef rx_header;
    uint8_t rx_data[8];
    HAL_CAN_GetRxMessage(hcan, CAN_RX_FIFO0, &rx_header, rx_data);
 8000c1c:	f107 030c 	add.w	r3, r7, #12
 8000c20:	f107 0214 	add.w	r2, r7, #20
 8000c24:	2100      	movs	r1, #0
 8000c26:	6878      	ldr	r0, [r7, #4]
 8000c28:	f004 fc20 	bl	800546c <HAL_CAN_GetRxMessage>
    switch (rx_header.StdId) {
 8000c2c:	697b      	ldr	r3, [r7, #20]
 8000c2e:	f5b3 7f03 	cmp.w	r3, #524	@ 0x20c
 8000c32:	f080 80d9 	bcs.w	8000de8 <HAL_CAN_RxFifo0MsgPendingCallback+0x1d4>
 8000c36:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8000c3a:	d807      	bhi.n	8000c4c <HAL_CAN_RxFifo0MsgPendingCallback+0x38>
 8000c3c:	f5b3 7f81 	cmp.w	r3, #258	@ 0x102
 8000c40:	d066      	beq.n	8000d10 <HAL_CAN_RxFifo0MsgPendingCallback+0xfc>
 8000c42:	f5b3 7f89 	cmp.w	r3, #274	@ 0x112
 8000c46:	f000 80a4 	beq.w	8000d92 <HAL_CAN_RxFifo0MsgPendingCallback+0x17e>
        		get_b2b_gyro_feedback(&b2bGyro, rx_data);                             // add back numbering code for extra CAN input lines
        	    break;
        	}
        }
        default: {
            break;
 8000c4a:	e0cd      	b.n	8000de8 <HAL_CAN_RxFifo0MsgPendingCallback+0x1d4>
            i = rx_header.StdId - CAN_G1M1_ID;                             // get motor id by taking the difference between the first motor's ID (0 indexing) and the current motor's ID
 8000c4c:	697b      	ldr	r3, [r7, #20]
 8000c4e:	b2db      	uxtb	r3, r3
 8000c50:	3b01      	subs	r3, #1
 8000c52:	b2da      	uxtb	r2, r3
 8000c54:	4b6a      	ldr	r3, [pc, #424]	@ (8000e00 <HAL_CAN_RxFifo0MsgPendingCallback+0x1ec>)
 8000c56:	701a      	strb	r2, [r3, #0]
            get_motor_feedback(&motor_feedback[i], rx_data);
 8000c58:	4b69      	ldr	r3, [pc, #420]	@ (8000e00 <HAL_CAN_RxFifo0MsgPendingCallback+0x1ec>)
 8000c5a:	781b      	ldrb	r3, [r3, #0]
 8000c5c:	4619      	mov	r1, r3
 8000c5e:	4a69      	ldr	r2, [pc, #420]	@ (8000e04 <HAL_CAN_RxFifo0MsgPendingCallback+0x1f0>)
 8000c60:	460b      	mov	r3, r1
 8000c62:	009b      	lsls	r3, r3, #2
 8000c64:	440b      	add	r3, r1
 8000c66:	005b      	lsls	r3, r3, #1
 8000c68:	4413      	add	r3, r2
 8000c6a:	881a      	ldrh	r2, [r3, #0]
 8000c6c:	4b64      	ldr	r3, [pc, #400]	@ (8000e00 <HAL_CAN_RxFifo0MsgPendingCallback+0x1ec>)
 8000c6e:	781b      	ldrb	r3, [r3, #0]
 8000c70:	4619      	mov	r1, r3
 8000c72:	b210      	sxth	r0, r2
 8000c74:	4a63      	ldr	r2, [pc, #396]	@ (8000e04 <HAL_CAN_RxFifo0MsgPendingCallback+0x1f0>)
 8000c76:	460b      	mov	r3, r1
 8000c78:	009b      	lsls	r3, r3, #2
 8000c7a:	440b      	add	r3, r1
 8000c7c:	005b      	lsls	r3, r3, #1
 8000c7e:	4413      	add	r3, r2
 8000c80:	3308      	adds	r3, #8
 8000c82:	4602      	mov	r2, r0
 8000c84:	801a      	strh	r2, [r3, #0]
 8000c86:	7b3b      	ldrb	r3, [r7, #12]
 8000c88:	021b      	lsls	r3, r3, #8
 8000c8a:	b21a      	sxth	r2, r3
 8000c8c:	7b7b      	ldrb	r3, [r7, #13]
 8000c8e:	b21b      	sxth	r3, r3
 8000c90:	4313      	orrs	r3, r2
 8000c92:	b21a      	sxth	r2, r3
 8000c94:	4b5a      	ldr	r3, [pc, #360]	@ (8000e00 <HAL_CAN_RxFifo0MsgPendingCallback+0x1ec>)
 8000c96:	781b      	ldrb	r3, [r3, #0]
 8000c98:	4619      	mov	r1, r3
 8000c9a:	b290      	uxth	r0, r2
 8000c9c:	4a59      	ldr	r2, [pc, #356]	@ (8000e04 <HAL_CAN_RxFifo0MsgPendingCallback+0x1f0>)
 8000c9e:	460b      	mov	r3, r1
 8000ca0:	009b      	lsls	r3, r3, #2
 8000ca2:	440b      	add	r3, r1
 8000ca4:	005b      	lsls	r3, r3, #1
 8000ca6:	4413      	add	r3, r2
 8000ca8:	4602      	mov	r2, r0
 8000caa:	801a      	strh	r2, [r3, #0]
 8000cac:	7bbb      	ldrb	r3, [r7, #14]
 8000cae:	021b      	lsls	r3, r3, #8
 8000cb0:	b21a      	sxth	r2, r3
 8000cb2:	7bfb      	ldrb	r3, [r7, #15]
 8000cb4:	b21b      	sxth	r3, r3
 8000cb6:	4952      	ldr	r1, [pc, #328]	@ (8000e00 <HAL_CAN_RxFifo0MsgPendingCallback+0x1ec>)
 8000cb8:	7809      	ldrb	r1, [r1, #0]
 8000cba:	4313      	orrs	r3, r2
 8000cbc:	b218      	sxth	r0, r3
 8000cbe:	4a51      	ldr	r2, [pc, #324]	@ (8000e04 <HAL_CAN_RxFifo0MsgPendingCallback+0x1f0>)
 8000cc0:	460b      	mov	r3, r1
 8000cc2:	009b      	lsls	r3, r3, #2
 8000cc4:	440b      	add	r3, r1
 8000cc6:	005b      	lsls	r3, r3, #1
 8000cc8:	4413      	add	r3, r2
 8000cca:	3302      	adds	r3, #2
 8000ccc:	4602      	mov	r2, r0
 8000cce:	801a      	strh	r2, [r3, #0]
 8000cd0:	7c3b      	ldrb	r3, [r7, #16]
 8000cd2:	021b      	lsls	r3, r3, #8
 8000cd4:	b21a      	sxth	r2, r3
 8000cd6:	7c7b      	ldrb	r3, [r7, #17]
 8000cd8:	b21b      	sxth	r3, r3
 8000cda:	4949      	ldr	r1, [pc, #292]	@ (8000e00 <HAL_CAN_RxFifo0MsgPendingCallback+0x1ec>)
 8000cdc:	7809      	ldrb	r1, [r1, #0]
 8000cde:	4313      	orrs	r3, r2
 8000ce0:	b218      	sxth	r0, r3
 8000ce2:	4a48      	ldr	r2, [pc, #288]	@ (8000e04 <HAL_CAN_RxFifo0MsgPendingCallback+0x1f0>)
 8000ce4:	460b      	mov	r3, r1
 8000ce6:	009b      	lsls	r3, r3, #2
 8000ce8:	440b      	add	r3, r1
 8000cea:	005b      	lsls	r3, r3, #1
 8000cec:	4413      	add	r3, r2
 8000cee:	3304      	adds	r3, #4
 8000cf0:	4602      	mov	r2, r0
 8000cf2:	801a      	strh	r2, [r3, #0]
 8000cf4:	4b42      	ldr	r3, [pc, #264]	@ (8000e00 <HAL_CAN_RxFifo0MsgPendingCallback+0x1ec>)
 8000cf6:	781b      	ldrb	r3, [r3, #0]
 8000cf8:	4619      	mov	r1, r3
 8000cfa:	7cb8      	ldrb	r0, [r7, #18]
 8000cfc:	4a41      	ldr	r2, [pc, #260]	@ (8000e04 <HAL_CAN_RxFifo0MsgPendingCallback+0x1f0>)
 8000cfe:	460b      	mov	r3, r1
 8000d00:	009b      	lsls	r3, r3, #2
 8000d02:	440b      	add	r3, r1
 8000d04:	005b      	lsls	r3, r3, #1
 8000d06:	4413      	add	r3, r2
 8000d08:	3306      	adds	r3, #6
 8000d0a:	4602      	mov	r2, r0
 8000d0c:	701a      	strb	r2, [r3, #0]
            break;
 8000d0e:	e072      	b.n	8000df6 <HAL_CAN_RxFifo0MsgPendingCallback+0x1e2>
        	if(CAN_b2b_A_ID == boardID) {
 8000d10:	4b3d      	ldr	r3, [pc, #244]	@ (8000e08 <HAL_CAN_RxFifo0MsgPendingCallback+0x1f4>)
 8000d12:	881b      	ldrh	r3, [r3, #0]
 8000d14:	f240 1201 	movw	r2, #257	@ 0x101
 8000d18:	4293      	cmp	r3, r2
 8000d1a:	d067      	beq.n	8000dec <HAL_CAN_RxFifo0MsgPendingCallback+0x1d8>
        		get_b2b_motorCtrl_feedback(&b2bMotorCtrl, rx_data);                             // add back numbering code for extra CAN input lines
 8000d1c:	7b3b      	ldrb	r3, [r7, #12]
 8000d1e:	021b      	lsls	r3, r3, #8
 8000d20:	b21a      	sxth	r2, r3
 8000d22:	7b7b      	ldrb	r3, [r7, #13]
 8000d24:	b21b      	sxth	r3, r3
 8000d26:	4313      	orrs	r3, r2
 8000d28:	b21a      	sxth	r2, r3
 8000d2a:	4b38      	ldr	r3, [pc, #224]	@ (8000e0c <HAL_CAN_RxFifo0MsgPendingCallback+0x1f8>)
 8000d2c:	801a      	strh	r2, [r3, #0]
 8000d2e:	7bbb      	ldrb	r3, [r7, #14]
 8000d30:	021b      	lsls	r3, r3, #8
 8000d32:	b21a      	sxth	r2, r3
 8000d34:	7bfb      	ldrb	r3, [r7, #15]
 8000d36:	b21b      	sxth	r3, r3
 8000d38:	4313      	orrs	r3, r2
 8000d3a:	b21a      	sxth	r2, r3
 8000d3c:	4b33      	ldr	r3, [pc, #204]	@ (8000e0c <HAL_CAN_RxFifo0MsgPendingCallback+0x1f8>)
 8000d3e:	805a      	strh	r2, [r3, #2]
 8000d40:	7c3b      	ldrb	r3, [r7, #16]
 8000d42:	021b      	lsls	r3, r3, #8
 8000d44:	b21a      	sxth	r2, r3
 8000d46:	7c7b      	ldrb	r3, [r7, #17]
 8000d48:	b21b      	sxth	r3, r3
 8000d4a:	4313      	orrs	r3, r2
 8000d4c:	b21a      	sxth	r2, r3
 8000d4e:	4b2f      	ldr	r3, [pc, #188]	@ (8000e0c <HAL_CAN_RxFifo0MsgPendingCallback+0x1f8>)
 8000d50:	809a      	strh	r2, [r3, #4]
 8000d52:	7cbb      	ldrb	r3, [r7, #18]
 8000d54:	021b      	lsls	r3, r3, #8
 8000d56:	b21a      	sxth	r2, r3
 8000d58:	7cfb      	ldrb	r3, [r7, #19]
 8000d5a:	b21b      	sxth	r3, r3
 8000d5c:	4313      	orrs	r3, r2
 8000d5e:	b21a      	sxth	r2, r3
 8000d60:	4b2a      	ldr	r3, [pc, #168]	@ (8000e0c <HAL_CAN_RxFifo0MsgPendingCallback+0x1f8>)
 8000d62:	80da      	strh	r2, [r3, #6]
        		if (b2bMotorCtrl.motor1_Ctrl >= 3376) {
 8000d64:	4b29      	ldr	r3, [pc, #164]	@ (8000e0c <HAL_CAN_RxFifo0MsgPendingCallback+0x1f8>)
 8000d66:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000d6a:	f5b3 6f53 	cmp.w	r3, #3376	@ 0xd30
 8000d6e:	db04      	blt.n	8000d7a <HAL_CAN_RxFifo0MsgPendingCallback+0x166>
        			b2bMotorCtrl.motor1_Ctrl = 3376;
 8000d70:	4b26      	ldr	r3, [pc, #152]	@ (8000e0c <HAL_CAN_RxFifo0MsgPendingCallback+0x1f8>)
 8000d72:	f44f 6253 	mov.w	r2, #3376	@ 0xd30
 8000d76:	801a      	strh	r2, [r3, #0]
        		break;
 8000d78:	e03a      	b.n	8000df0 <HAL_CAN_RxFifo0MsgPendingCallback+0x1dc>
        		} else if (b2bMotorCtrl.motor1_Ctrl <= 2132) {
 8000d7a:	4b24      	ldr	r3, [pc, #144]	@ (8000e0c <HAL_CAN_RxFifo0MsgPendingCallback+0x1f8>)
 8000d7c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000d80:	f640 0254 	movw	r2, #2132	@ 0x854
 8000d84:	4293      	cmp	r3, r2
 8000d86:	dc33      	bgt.n	8000df0 <HAL_CAN_RxFifo0MsgPendingCallback+0x1dc>
        			b2bMotorCtrl.motor1_Ctrl = 2132;
 8000d88:	4b20      	ldr	r3, [pc, #128]	@ (8000e0c <HAL_CAN_RxFifo0MsgPendingCallback+0x1f8>)
 8000d8a:	f640 0254 	movw	r2, #2132	@ 0x854
 8000d8e:	801a      	strh	r2, [r3, #0]
        		break;
 8000d90:	e02e      	b.n	8000df0 <HAL_CAN_RxFifo0MsgPendingCallback+0x1dc>
        	if(CAN_b2b_B_ID == boardID) {
 8000d92:	4b1d      	ldr	r3, [pc, #116]	@ (8000e08 <HAL_CAN_RxFifo0MsgPendingCallback+0x1f4>)
 8000d94:	881b      	ldrh	r3, [r3, #0]
 8000d96:	f240 1211 	movw	r2, #273	@ 0x111
 8000d9a:	4293      	cmp	r3, r2
 8000d9c:	d02a      	beq.n	8000df4 <HAL_CAN_RxFifo0MsgPendingCallback+0x1e0>
        		get_b2b_gyro_feedback(&b2bGyro, rx_data);                             // add back numbering code for extra CAN input lines
 8000d9e:	7b3b      	ldrb	r3, [r7, #12]
 8000da0:	021b      	lsls	r3, r3, #8
 8000da2:	b21a      	sxth	r2, r3
 8000da4:	7b7b      	ldrb	r3, [r7, #13]
 8000da6:	b21b      	sxth	r3, r3
 8000da8:	4313      	orrs	r3, r2
 8000daa:	b21a      	sxth	r2, r3
 8000dac:	4b18      	ldr	r3, [pc, #96]	@ (8000e10 <HAL_CAN_RxFifo0MsgPendingCallback+0x1fc>)
 8000dae:	801a      	strh	r2, [r3, #0]
 8000db0:	7bbb      	ldrb	r3, [r7, #14]
 8000db2:	021b      	lsls	r3, r3, #8
 8000db4:	b21a      	sxth	r2, r3
 8000db6:	7bfb      	ldrb	r3, [r7, #15]
 8000db8:	b21b      	sxth	r3, r3
 8000dba:	4313      	orrs	r3, r2
 8000dbc:	b21a      	sxth	r2, r3
 8000dbe:	4b14      	ldr	r3, [pc, #80]	@ (8000e10 <HAL_CAN_RxFifo0MsgPendingCallback+0x1fc>)
 8000dc0:	805a      	strh	r2, [r3, #2]
 8000dc2:	7c3b      	ldrb	r3, [r7, #16]
 8000dc4:	021b      	lsls	r3, r3, #8
 8000dc6:	b21a      	sxth	r2, r3
 8000dc8:	7c7b      	ldrb	r3, [r7, #17]
 8000dca:	b21b      	sxth	r3, r3
 8000dcc:	4313      	orrs	r3, r2
 8000dce:	b21a      	sxth	r2, r3
 8000dd0:	4b0f      	ldr	r3, [pc, #60]	@ (8000e10 <HAL_CAN_RxFifo0MsgPendingCallback+0x1fc>)
 8000dd2:	809a      	strh	r2, [r3, #4]
 8000dd4:	7cbb      	ldrb	r3, [r7, #18]
 8000dd6:	021b      	lsls	r3, r3, #8
 8000dd8:	b21a      	sxth	r2, r3
 8000dda:	7cfb      	ldrb	r3, [r7, #19]
 8000ddc:	b21b      	sxth	r3, r3
 8000dde:	4313      	orrs	r3, r2
 8000de0:	b21a      	sxth	r2, r3
 8000de2:	4b0b      	ldr	r3, [pc, #44]	@ (8000e10 <HAL_CAN_RxFifo0MsgPendingCallback+0x1fc>)
 8000de4:	80da      	strh	r2, [r3, #6]
        	    break;
 8000de6:	e006      	b.n	8000df6 <HAL_CAN_RxFifo0MsgPendingCallback+0x1e2>
            break;
 8000de8:	bf00      	nop
 8000dea:	e004      	b.n	8000df6 <HAL_CAN_RxFifo0MsgPendingCallback+0x1e2>
        		break;
 8000dec:	bf00      	nop
 8000dee:	e002      	b.n	8000df6 <HAL_CAN_RxFifo0MsgPendingCallback+0x1e2>
        		break;
 8000df0:	bf00      	nop
 8000df2:	e000      	b.n	8000df6 <HAL_CAN_RxFifo0MsgPendingCallback+0x1e2>
        		break;
 8000df4:	bf00      	nop
        }
    }
}
 8000df6:	bf00      	nop
 8000df8:	3730      	adds	r7, #48	@ 0x30
 8000dfa:	46bd      	mov	sp, r7
 8000dfc:	bd80      	pop	{r7, pc}
 8000dfe:	bf00      	nop
 8000e00:	200002e8 	.word	0x200002e8
 8000e04:	20000198 	.word	0x20000198
 8000e08:	20000064 	.word	0x20000064
 8000e0c:	20000208 	.word	0x20000208
 8000e10:	20000210 	.word	0x20000210

08000e14 <CAN2_cmd_motors>:
/**
  * @brief          send control information through CAN bus 2
  * @param[in]      canID of the target motor's group and the motor current values for all motors in that group
  * @retval         none
  */
void CAN2_cmd_motors(can_msg_id_e canID, int16_t m1, int16_t m2, int16_t m3, int16_t m4) {
 8000e14:	b590      	push	{r4, r7, lr}
 8000e16:	b085      	sub	sp, #20
 8000e18:	af00      	add	r7, sp, #0
 8000e1a:	4604      	mov	r4, r0
 8000e1c:	4608      	mov	r0, r1
 8000e1e:	4611      	mov	r1, r2
 8000e20:	461a      	mov	r2, r3
 8000e22:	4623      	mov	r3, r4
 8000e24:	80fb      	strh	r3, [r7, #6]
 8000e26:	4603      	mov	r3, r0
 8000e28:	80bb      	strh	r3, [r7, #4]
 8000e2a:	460b      	mov	r3, r1
 8000e2c:	807b      	strh	r3, [r7, #2]
 8000e2e:	4613      	mov	r3, r2
 8000e30:	803b      	strh	r3, [r7, #0]
    uint32_t send_mail_box;
    motors_tx_message.StdId = canID;
 8000e32:	88fb      	ldrh	r3, [r7, #6]
 8000e34:	4a20      	ldr	r2, [pc, #128]	@ (8000eb8 <CAN2_cmd_motors+0xa4>)
 8000e36:	6013      	str	r3, [r2, #0]
    motors_tx_message.IDE = CAN_ID_STD;
 8000e38:	4b1f      	ldr	r3, [pc, #124]	@ (8000eb8 <CAN2_cmd_motors+0xa4>)
 8000e3a:	2200      	movs	r2, #0
 8000e3c:	609a      	str	r2, [r3, #8]
    motors_tx_message.RTR = CAN_RTR_DATA;
 8000e3e:	4b1e      	ldr	r3, [pc, #120]	@ (8000eb8 <CAN2_cmd_motors+0xa4>)
 8000e40:	2200      	movs	r2, #0
 8000e42:	60da      	str	r2, [r3, #12]
    motors_tx_message.DLC = 0x08;
 8000e44:	4b1c      	ldr	r3, [pc, #112]	@ (8000eb8 <CAN2_cmd_motors+0xa4>)
 8000e46:	2208      	movs	r2, #8
 8000e48:	611a      	str	r2, [r3, #16]
    motors_can_send_data[0] = m1 >> 8;
 8000e4a:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8000e4e:	121b      	asrs	r3, r3, #8
 8000e50:	b21b      	sxth	r3, r3
 8000e52:	b2da      	uxtb	r2, r3
 8000e54:	4b19      	ldr	r3, [pc, #100]	@ (8000ebc <CAN2_cmd_motors+0xa8>)
 8000e56:	701a      	strb	r2, [r3, #0]
    motors_can_send_data[1] = m1;
 8000e58:	88bb      	ldrh	r3, [r7, #4]
 8000e5a:	b2da      	uxtb	r2, r3
 8000e5c:	4b17      	ldr	r3, [pc, #92]	@ (8000ebc <CAN2_cmd_motors+0xa8>)
 8000e5e:	705a      	strb	r2, [r3, #1]
    motors_can_send_data[2] = m2 >> 8;
 8000e60:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8000e64:	121b      	asrs	r3, r3, #8
 8000e66:	b21b      	sxth	r3, r3
 8000e68:	b2da      	uxtb	r2, r3
 8000e6a:	4b14      	ldr	r3, [pc, #80]	@ (8000ebc <CAN2_cmd_motors+0xa8>)
 8000e6c:	709a      	strb	r2, [r3, #2]
    motors_can_send_data[3] = m2;
 8000e6e:	887b      	ldrh	r3, [r7, #2]
 8000e70:	b2da      	uxtb	r2, r3
 8000e72:	4b12      	ldr	r3, [pc, #72]	@ (8000ebc <CAN2_cmd_motors+0xa8>)
 8000e74:	70da      	strb	r2, [r3, #3]
    motors_can_send_data[4] = m3 >> 8;
 8000e76:	f9b7 3000 	ldrsh.w	r3, [r7]
 8000e7a:	121b      	asrs	r3, r3, #8
 8000e7c:	b21b      	sxth	r3, r3
 8000e7e:	b2da      	uxtb	r2, r3
 8000e80:	4b0e      	ldr	r3, [pc, #56]	@ (8000ebc <CAN2_cmd_motors+0xa8>)
 8000e82:	711a      	strb	r2, [r3, #4]
    motors_can_send_data[5] = m3;
 8000e84:	883b      	ldrh	r3, [r7, #0]
 8000e86:	b2da      	uxtb	r2, r3
 8000e88:	4b0c      	ldr	r3, [pc, #48]	@ (8000ebc <CAN2_cmd_motors+0xa8>)
 8000e8a:	715a      	strb	r2, [r3, #5]
    motors_can_send_data[6] = m4 >> 8;
 8000e8c:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 8000e90:	121b      	asrs	r3, r3, #8
 8000e92:	b21b      	sxth	r3, r3
 8000e94:	b2da      	uxtb	r2, r3
 8000e96:	4b09      	ldr	r3, [pc, #36]	@ (8000ebc <CAN2_cmd_motors+0xa8>)
 8000e98:	719a      	strb	r2, [r3, #6]
    motors_can_send_data[7] = m4;
 8000e9a:	8c3b      	ldrh	r3, [r7, #32]
 8000e9c:	b2da      	uxtb	r2, r3
 8000e9e:	4b07      	ldr	r3, [pc, #28]	@ (8000ebc <CAN2_cmd_motors+0xa8>)
 8000ea0:	71da      	strb	r2, [r3, #7]
    HAL_CAN_AddTxMessage(&CAN_2, &motors_tx_message, motors_can_send_data, &send_mail_box);
 8000ea2:	f107 030c 	add.w	r3, r7, #12
 8000ea6:	4a05      	ldr	r2, [pc, #20]	@ (8000ebc <CAN2_cmd_motors+0xa8>)
 8000ea8:	4903      	ldr	r1, [pc, #12]	@ (8000eb8 <CAN2_cmd_motors+0xa4>)
 8000eaa:	4805      	ldr	r0, [pc, #20]	@ (8000ec0 <CAN2_cmd_motors+0xac>)
 8000eac:	f004 fa0e 	bl	80052cc <HAL_CAN_AddTxMessage>
}
 8000eb0:	bf00      	nop
 8000eb2:	3714      	adds	r7, #20
 8000eb4:	46bd      	mov	sp, r7
 8000eb6:	bd90      	pop	{r4, r7, pc}
 8000eb8:	200002c8 	.word	0x200002c8
 8000ebc:	200002e0 	.word	0x200002e0
 8000ec0:	20000748 	.word	0x20000748

08000ec4 <set_M3508_current>:
/**
  * @brief          simplification function to make communication with the motor not require the current data for all 4 motors
  * @param[in]      motor ID (1~11) and its target current (-16384 ~ 16384)
  * @retval         none
  */
void set_M3508_current(int8_t motorID, int16_t setCurrent) {
 8000ec4:	b580      	push	{r7, lr}
 8000ec6:	b084      	sub	sp, #16
 8000ec8:	af02      	add	r7, sp, #8
 8000eca:	4603      	mov	r3, r0
 8000ecc:	460a      	mov	r2, r1
 8000ece:	71fb      	strb	r3, [r7, #7]
 8000ed0:	4613      	mov	r3, r2
 8000ed2:	80bb      	strh	r3, [r7, #4]
	motorCtrlVal[motorID-1] = setCurrent;
 8000ed4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ed8:	3b01      	subs	r3, #1
 8000eda:	491c      	ldr	r1, [pc, #112]	@ (8000f4c <set_M3508_current+0x88>)
 8000edc:	88ba      	ldrh	r2, [r7, #4]
 8000ede:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
	switch(motorID) {
 8000ee2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ee6:	2b04      	cmp	r3, #4
 8000ee8:	dc02      	bgt.n	8000ef0 <set_M3508_current+0x2c>
 8000eea:	2b00      	cmp	r3, #0
 8000eec:	dc04      	bgt.n	8000ef8 <set_M3508_current+0x34>
		case (7):
		case (8): {             // is group 2?
			CAN2_cmd_motors(CAN_GROUP2_ID, motorCtrlVal[4], motorCtrlVal[5], motorCtrlVal[6], motorCtrlVal[7]);
		}
		default: {
	        break;
 8000eee:	e027      	b.n	8000f40 <set_M3508_current+0x7c>
 8000ef0:	3b05      	subs	r3, #5
	switch(motorID) {
 8000ef2:	2b03      	cmp	r3, #3
 8000ef4:	d824      	bhi.n	8000f40 <set_M3508_current+0x7c>
 8000ef6:	e011      	b.n	8000f1c <set_M3508_current+0x58>
			CAN2_cmd_motors(CAN_GROUP1_ID, motorCtrlVal[0], motorCtrlVal[1], motorCtrlVal[2], motorCtrlVal[3]);
 8000ef8:	4b14      	ldr	r3, [pc, #80]	@ (8000f4c <set_M3508_current+0x88>)
 8000efa:	f9b3 1000 	ldrsh.w	r1, [r3]
 8000efe:	4b13      	ldr	r3, [pc, #76]	@ (8000f4c <set_M3508_current+0x88>)
 8000f00:	f9b3 2002 	ldrsh.w	r2, [r3, #2]
 8000f04:	4b11      	ldr	r3, [pc, #68]	@ (8000f4c <set_M3508_current+0x88>)
 8000f06:	f9b3 0004 	ldrsh.w	r0, [r3, #4]
 8000f0a:	4b10      	ldr	r3, [pc, #64]	@ (8000f4c <set_M3508_current+0x88>)
 8000f0c:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 8000f10:	9300      	str	r3, [sp, #0]
 8000f12:	4603      	mov	r3, r0
 8000f14:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8000f18:	f7ff ff7c 	bl	8000e14 <CAN2_cmd_motors>
			CAN2_cmd_motors(CAN_GROUP2_ID, motorCtrlVal[4], motorCtrlVal[5], motorCtrlVal[6], motorCtrlVal[7]);
 8000f1c:	4b0b      	ldr	r3, [pc, #44]	@ (8000f4c <set_M3508_current+0x88>)
 8000f1e:	f9b3 1008 	ldrsh.w	r1, [r3, #8]
 8000f22:	4b0a      	ldr	r3, [pc, #40]	@ (8000f4c <set_M3508_current+0x88>)
 8000f24:	f9b3 200a 	ldrsh.w	r2, [r3, #10]
 8000f28:	4b08      	ldr	r3, [pc, #32]	@ (8000f4c <set_M3508_current+0x88>)
 8000f2a:	f9b3 000c 	ldrsh.w	r0, [r3, #12]
 8000f2e:	4b07      	ldr	r3, [pc, #28]	@ (8000f4c <set_M3508_current+0x88>)
 8000f30:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 8000f34:	9300      	str	r3, [sp, #0]
 8000f36:	4603      	mov	r3, r0
 8000f38:	f240 10ff 	movw	r0, #511	@ 0x1ff
 8000f3c:	f7ff ff6a 	bl	8000e14 <CAN2_cmd_motors>
	        break;
 8000f40:	bf00      	nop
	    }
	}
}
 8000f42:	bf00      	nop
 8000f44:	3708      	adds	r7, #8
 8000f46:	46bd      	mov	sp, r7
 8000f48:	bd80      	pop	{r7, pc}
 8000f4a:	bf00      	nop
 8000f4c:	20000180 	.word	0x20000180

08000f50 <set_GM6020_voltage>:
/**
  * @brief          similar to the above function, but specifically for the GM6020's voltage control mode
  * @param[in]      motor ID (5~11) and its target voltage (-25000 ~ 25000)
  * @retval         none
  */
void set_GM6020_voltage(int8_t motorID, int16_t setVoltage) {
 8000f50:	b580      	push	{r7, lr}
 8000f52:	b084      	sub	sp, #16
 8000f54:	af02      	add	r7, sp, #8
 8000f56:	4603      	mov	r3, r0
 8000f58:	460a      	mov	r2, r1
 8000f5a:	71fb      	strb	r3, [r7, #7]
 8000f5c:	4613      	mov	r3, r2
 8000f5e:	80bb      	strh	r3, [r7, #4]
	motorCtrlVal[motorID-1] = setVoltage;      // -1 for 0 indexing and -4 for group 1, which cannot contain GM6020s
 8000f60:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f64:	3b01      	subs	r3, #1
 8000f66:	491a      	ldr	r1, [pc, #104]	@ (8000fd0 <set_GM6020_voltage+0x80>)
 8000f68:	88ba      	ldrh	r2, [r7, #4]
 8000f6a:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
	switch(motorID) {
 8000f6e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f72:	2b08      	cmp	r3, #8
 8000f74:	dc02      	bgt.n	8000f7c <set_GM6020_voltage+0x2c>
 8000f76:	2b05      	cmp	r3, #5
 8000f78:	da04      	bge.n	8000f84 <set_GM6020_voltage+0x34>
		case (10):
		case (11): {          // is group 3?
			CAN2_cmd_motors(CAN_GROUP3_ID, motorCtrlVal[8], motorCtrlVal[9], motorCtrlVal[10], 0);
		}
		default: {
	        break;
 8000f7a:	e024      	b.n	8000fc6 <set_GM6020_voltage+0x76>
 8000f7c:	3b09      	subs	r3, #9
	switch(motorID) {
 8000f7e:	2b02      	cmp	r3, #2
 8000f80:	d821      	bhi.n	8000fc6 <set_GM6020_voltage+0x76>
 8000f82:	e011      	b.n	8000fa8 <set_GM6020_voltage+0x58>
			CAN2_cmd_motors(CAN_GROUP2_ID, motorCtrlVal[4], motorCtrlVal[5], motorCtrlVal[6], motorCtrlVal[7]);
 8000f84:	4b12      	ldr	r3, [pc, #72]	@ (8000fd0 <set_GM6020_voltage+0x80>)
 8000f86:	f9b3 1008 	ldrsh.w	r1, [r3, #8]
 8000f8a:	4b11      	ldr	r3, [pc, #68]	@ (8000fd0 <set_GM6020_voltage+0x80>)
 8000f8c:	f9b3 200a 	ldrsh.w	r2, [r3, #10]
 8000f90:	4b0f      	ldr	r3, [pc, #60]	@ (8000fd0 <set_GM6020_voltage+0x80>)
 8000f92:	f9b3 000c 	ldrsh.w	r0, [r3, #12]
 8000f96:	4b0e      	ldr	r3, [pc, #56]	@ (8000fd0 <set_GM6020_voltage+0x80>)
 8000f98:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 8000f9c:	9300      	str	r3, [sp, #0]
 8000f9e:	4603      	mov	r3, r0
 8000fa0:	f240 10ff 	movw	r0, #511	@ 0x1ff
 8000fa4:	f7ff ff36 	bl	8000e14 <CAN2_cmd_motors>
			CAN2_cmd_motors(CAN_GROUP3_ID, motorCtrlVal[8], motorCtrlVal[9], motorCtrlVal[10], 0);
 8000fa8:	4b09      	ldr	r3, [pc, #36]	@ (8000fd0 <set_GM6020_voltage+0x80>)
 8000faa:	f9b3 1010 	ldrsh.w	r1, [r3, #16]
 8000fae:	4b08      	ldr	r3, [pc, #32]	@ (8000fd0 <set_GM6020_voltage+0x80>)
 8000fb0:	f9b3 2012 	ldrsh.w	r2, [r3, #18]
 8000fb4:	4b06      	ldr	r3, [pc, #24]	@ (8000fd0 <set_GM6020_voltage+0x80>)
 8000fb6:	f9b3 3014 	ldrsh.w	r3, [r3, #20]
 8000fba:	2000      	movs	r0, #0
 8000fbc:	9000      	str	r0, [sp, #0]
 8000fbe:	f240 20ff 	movw	r0, #767	@ 0x2ff
 8000fc2:	f7ff ff27 	bl	8000e14 <CAN2_cmd_motors>
	        break;
 8000fc6:	bf00      	nop
	    }
	}
}
 8000fc8:	bf00      	nop
 8000fca:	3708      	adds	r7, #8
 8000fcc:	46bd      	mov	sp, r7
 8000fce:	bd80      	pop	{r7, pc}
 8000fd0:	20000180 	.word	0x20000180

08000fd4 <calc_current2RPM_PID>:
	        break;
	    }
	}
}

int32_t calc_current2RPM_PID(int8_t motorID, int16_t RPMtarget, PID_preset_t preset) {
 8000fd4:	b490      	push	{r4, r7}
 8000fd6:	b086      	sub	sp, #24
 8000fd8:	af00      	add	r7, sp, #0
 8000fda:	4603      	mov	r3, r0
 8000fdc:	460a      	mov	r2, r1
 8000fde:	eef0 6a40 	vmov.f32	s13, s0
 8000fe2:	eeb0 7a60 	vmov.f32	s14, s1
 8000fe6:	eef0 7a41 	vmov.f32	s15, s2
 8000fea:	73fb      	strb	r3, [r7, #15]
 8000fec:	4613      	mov	r3, r2
 8000fee:	81bb      	strh	r3, [r7, #12]
 8000ff0:	edc7 6a00 	vstr	s13, [r7]
 8000ff4:	ed87 7a01 	vstr	s14, [r7, #4]
 8000ff8:	edc7 7a02 	vstr	s15, [r7, #8]
	int32_t return_current_val = 0;
 8000ffc:	2300      	movs	r3, #0
 8000ffe:	617b      	str	r3, [r7, #20]
	int8_t ID = motorID - 1;                                                                // god forbid 0 indexing
 8001000:	7bfb      	ldrb	r3, [r7, #15]
 8001002:	3b01      	subs	r3, #1
 8001004:	b2db      	uxtb	r3, r3
 8001006:	74fb      	strb	r3, [r7, #19]
	iRPM[ID] += RPMtarget - motor_feedback[ID].speed_rpm;      // add to integral term
 8001008:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800100c:	4a4a      	ldr	r2, [pc, #296]	@ (8001138 <calc_current2RPM_PID+0x164>)
 800100e:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8001012:	f9b7 000c 	ldrsh.w	r0, [r7, #12]
 8001016:	f997 2013 	ldrsb.w	r2, [r7, #19]
 800101a:	4c48      	ldr	r4, [pc, #288]	@ (800113c <calc_current2RPM_PID+0x168>)
 800101c:	4613      	mov	r3, r2
 800101e:	009b      	lsls	r3, r3, #2
 8001020:	4413      	add	r3, r2
 8001022:	005b      	lsls	r3, r3, #1
 8001024:	4423      	add	r3, r4
 8001026:	3302      	adds	r3, #2
 8001028:	f9b3 3000 	ldrsh.w	r3, [r3]
 800102c:	1ac2      	subs	r2, r0, r3
 800102e:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8001032:	440a      	add	r2, r1
 8001034:	4940      	ldr	r1, [pc, #256]	@ (8001138 <calc_current2RPM_PID+0x164>)
 8001036:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	dRPM[ID] = lastRPM[ID] - motor_feedback[ID].speed_rpm;       // update derivative term
 800103a:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800103e:	4a40      	ldr	r2, [pc, #256]	@ (8001140 <calc_current2RPM_PID+0x16c>)
 8001040:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8001044:	f997 2013 	ldrsb.w	r2, [r7, #19]
 8001048:	483c      	ldr	r0, [pc, #240]	@ (800113c <calc_current2RPM_PID+0x168>)
 800104a:	4613      	mov	r3, r2
 800104c:	009b      	lsls	r3, r3, #2
 800104e:	4413      	add	r3, r2
 8001050:	005b      	lsls	r3, r3, #1
 8001052:	4403      	add	r3, r0
 8001054:	3302      	adds	r3, #2
 8001056:	f9b3 3000 	ldrsh.w	r3, [r3]
 800105a:	461a      	mov	r2, r3
 800105c:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8001060:	1a8a      	subs	r2, r1, r2
 8001062:	4938      	ldr	r1, [pc, #224]	@ (8001144 <calc_current2RPM_PID+0x170>)
 8001064:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	errRPM[ID] = RPMtarget - motor_feedback[ID].speed_rpm;     // update proportional term
 8001068:	f9b7 100c 	ldrsh.w	r1, [r7, #12]
 800106c:	f997 2013 	ldrsb.w	r2, [r7, #19]
 8001070:	4832      	ldr	r0, [pc, #200]	@ (800113c <calc_current2RPM_PID+0x168>)
 8001072:	4613      	mov	r3, r2
 8001074:	009b      	lsls	r3, r3, #2
 8001076:	4413      	add	r3, r2
 8001078:	005b      	lsls	r3, r3, #1
 800107a:	4403      	add	r3, r0
 800107c:	3302      	adds	r3, #2
 800107e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001082:	461a      	mov	r2, r3
 8001084:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8001088:	1a8a      	subs	r2, r1, r2
 800108a:	492f      	ldr	r1, [pc, #188]	@ (8001148 <calc_current2RPM_PID+0x174>)
 800108c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	lastRPM[ID] = motor_feedback[ID].speed_rpm;
 8001090:	f997 2013 	ldrsb.w	r2, [r7, #19]
 8001094:	4929      	ldr	r1, [pc, #164]	@ (800113c <calc_current2RPM_PID+0x168>)
 8001096:	4613      	mov	r3, r2
 8001098:	009b      	lsls	r3, r3, #2
 800109a:	4413      	add	r3, r2
 800109c:	005b      	lsls	r3, r3, #1
 800109e:	440b      	add	r3, r1
 80010a0:	3302      	adds	r3, #2
 80010a2:	f9b3 2000 	ldrsh.w	r2, [r3]
 80010a6:	f997 3013 	ldrsb.w	r3, [r7, #19]
 80010aa:	4611      	mov	r1, r2
 80010ac:	4a24      	ldr	r2, [pc, #144]	@ (8001140 <calc_current2RPM_PID+0x16c>)
 80010ae:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	return_current_val = (preset.kP * errRPM[ID]) + (preset.kI * iRPM[ID]) + (preset.kD * dRPM[ID]);
 80010b2:	ed97 7a00 	vldr	s14, [r7]
 80010b6:	f997 3013 	ldrsb.w	r3, [r7, #19]
 80010ba:	4a23      	ldr	r2, [pc, #140]	@ (8001148 <calc_current2RPM_PID+0x174>)
 80010bc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80010c0:	ee07 3a90 	vmov	s15, r3
 80010c4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80010c8:	ee27 7a27 	vmul.f32	s14, s14, s15
 80010cc:	edd7 6a01 	vldr	s13, [r7, #4]
 80010d0:	f997 3013 	ldrsb.w	r3, [r7, #19]
 80010d4:	4a18      	ldr	r2, [pc, #96]	@ (8001138 <calc_current2RPM_PID+0x164>)
 80010d6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80010da:	ee07 3a90 	vmov	s15, r3
 80010de:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80010e2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80010e6:	ee37 7a27 	vadd.f32	s14, s14, s15
 80010ea:	edd7 6a02 	vldr	s13, [r7, #8]
 80010ee:	f997 3013 	ldrsb.w	r3, [r7, #19]
 80010f2:	4a14      	ldr	r2, [pc, #80]	@ (8001144 <calc_current2RPM_PID+0x170>)
 80010f4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80010f8:	ee07 3a90 	vmov	s15, r3
 80010fc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001100:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001104:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001108:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800110c:	ee17 3a90 	vmov	r3, s15
 8001110:	617b      	str	r3, [r7, #20]
	//apply power limit
	//if (ID == 6) {sendB2bData(CAN_b2b_B_gyro_ID, errRPM[5], 0, 0, 0);}
	if (return_current_val > 16384) {return_current_val = 16384;}
 8001112:	697b      	ldr	r3, [r7, #20]
 8001114:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8001118:	dd02      	ble.n	8001120 <calc_current2RPM_PID+0x14c>
 800111a:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800111e:	617b      	str	r3, [r7, #20]
	if (return_current_val < -16384) {return_current_val = -16384;}
 8001120:	697b      	ldr	r3, [r7, #20]
 8001122:	f513 4f80 	cmn.w	r3, #16384	@ 0x4000
 8001126:	da01      	bge.n	800112c <calc_current2RPM_PID+0x158>
 8001128:	4b08      	ldr	r3, [pc, #32]	@ (800114c <calc_current2RPM_PID+0x178>)
 800112a:	617b      	str	r3, [r7, #20]
	return return_current_val;
 800112c:	697b      	ldr	r3, [r7, #20]
}
 800112e:	4618      	mov	r0, r3
 8001130:	3718      	adds	r7, #24
 8001132:	46bd      	mov	sp, r7
 8001134:	bc90      	pop	{r4, r7}
 8001136:	4770      	bx	lr
 8001138:	20000270 	.word	0x20000270
 800113c:	20000198 	.word	0x20000198
 8001140:	20000218 	.word	0x20000218
 8001144:	20000244 	.word	0x20000244
 8001148:	2000029c 	.word	0x2000029c
 800114c:	ffffc000 	.word	0xffffc000

08001150 <calc_voltage2RPM_PID>:
	if (return_current_val > 10000) {return_current_val = 10000;}
	if (return_current_val < -10000) {return_current_val = -10000;}
	return return_current_val;
}

int32_t calc_voltage2RPM_PID(int8_t motorID, int16_t RPMtarget, PID_preset_t preset) {
 8001150:	b490      	push	{r4, r7}
 8001152:	b086      	sub	sp, #24
 8001154:	af00      	add	r7, sp, #0
 8001156:	4603      	mov	r3, r0
 8001158:	460a      	mov	r2, r1
 800115a:	eef0 6a40 	vmov.f32	s13, s0
 800115e:	eeb0 7a60 	vmov.f32	s14, s1
 8001162:	eef0 7a41 	vmov.f32	s15, s2
 8001166:	73fb      	strb	r3, [r7, #15]
 8001168:	4613      	mov	r3, r2
 800116a:	81bb      	strh	r3, [r7, #12]
 800116c:	edc7 6a00 	vstr	s13, [r7]
 8001170:	ed87 7a01 	vstr	s14, [r7, #4]
 8001174:	edc7 7a02 	vstr	s15, [r7, #8]
	int32_t return_voltage_val = 0;
 8001178:	2300      	movs	r3, #0
 800117a:	617b      	str	r3, [r7, #20]
	int8_t ID = motorID - 1;                                                                // god forbid 0 indexing
 800117c:	7bfb      	ldrb	r3, [r7, #15]
 800117e:	3b01      	subs	r3, #1
 8001180:	b2db      	uxtb	r3, r3
 8001182:	74fb      	strb	r3, [r7, #19]
	iRPM[ID] += RPMtarget - motor_feedback[ID].speed_rpm;      // add to integral term
 8001184:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8001188:	4a53      	ldr	r2, [pc, #332]	@ (80012d8 <calc_voltage2RPM_PID+0x188>)
 800118a:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 800118e:	f9b7 000c 	ldrsh.w	r0, [r7, #12]
 8001192:	f997 2013 	ldrsb.w	r2, [r7, #19]
 8001196:	4c51      	ldr	r4, [pc, #324]	@ (80012dc <calc_voltage2RPM_PID+0x18c>)
 8001198:	4613      	mov	r3, r2
 800119a:	009b      	lsls	r3, r3, #2
 800119c:	4413      	add	r3, r2
 800119e:	005b      	lsls	r3, r3, #1
 80011a0:	4423      	add	r3, r4
 80011a2:	3302      	adds	r3, #2
 80011a4:	f9b3 3000 	ldrsh.w	r3, [r3]
 80011a8:	1ac2      	subs	r2, r0, r3
 80011aa:	f997 3013 	ldrsb.w	r3, [r7, #19]
 80011ae:	440a      	add	r2, r1
 80011b0:	4949      	ldr	r1, [pc, #292]	@ (80012d8 <calc_voltage2RPM_PID+0x188>)
 80011b2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	dRPM[ID] = lastRPM[ID] - motor_feedback[ID].speed_rpm;       // update derivative term
 80011b6:	f997 3013 	ldrsb.w	r3, [r7, #19]
 80011ba:	4a49      	ldr	r2, [pc, #292]	@ (80012e0 <calc_voltage2RPM_PID+0x190>)
 80011bc:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 80011c0:	f997 2013 	ldrsb.w	r2, [r7, #19]
 80011c4:	4845      	ldr	r0, [pc, #276]	@ (80012dc <calc_voltage2RPM_PID+0x18c>)
 80011c6:	4613      	mov	r3, r2
 80011c8:	009b      	lsls	r3, r3, #2
 80011ca:	4413      	add	r3, r2
 80011cc:	005b      	lsls	r3, r3, #1
 80011ce:	4403      	add	r3, r0
 80011d0:	3302      	adds	r3, #2
 80011d2:	f9b3 3000 	ldrsh.w	r3, [r3]
 80011d6:	461a      	mov	r2, r3
 80011d8:	f997 3013 	ldrsb.w	r3, [r7, #19]
 80011dc:	1a8a      	subs	r2, r1, r2
 80011de:	4941      	ldr	r1, [pc, #260]	@ (80012e4 <calc_voltage2RPM_PID+0x194>)
 80011e0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	errRPM[ID] = RPMtarget - motor_feedback[ID].speed_rpm;     // update proportional term
 80011e4:	f9b7 100c 	ldrsh.w	r1, [r7, #12]
 80011e8:	f997 2013 	ldrsb.w	r2, [r7, #19]
 80011ec:	483b      	ldr	r0, [pc, #236]	@ (80012dc <calc_voltage2RPM_PID+0x18c>)
 80011ee:	4613      	mov	r3, r2
 80011f0:	009b      	lsls	r3, r3, #2
 80011f2:	4413      	add	r3, r2
 80011f4:	005b      	lsls	r3, r3, #1
 80011f6:	4403      	add	r3, r0
 80011f8:	3302      	adds	r3, #2
 80011fa:	f9b3 3000 	ldrsh.w	r3, [r3]
 80011fe:	461a      	mov	r2, r3
 8001200:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8001204:	1a8a      	subs	r2, r1, r2
 8001206:	4938      	ldr	r1, [pc, #224]	@ (80012e8 <calc_voltage2RPM_PID+0x198>)
 8001208:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	// usart_printf("%d %d\r\n", getMotorRPM(5), 0);
	lastRPM[ID] = motor_feedback[ID].speed_rpm;
 800120c:	f997 2013 	ldrsb.w	r2, [r7, #19]
 8001210:	4932      	ldr	r1, [pc, #200]	@ (80012dc <calc_voltage2RPM_PID+0x18c>)
 8001212:	4613      	mov	r3, r2
 8001214:	009b      	lsls	r3, r3, #2
 8001216:	4413      	add	r3, r2
 8001218:	005b      	lsls	r3, r3, #1
 800121a:	440b      	add	r3, r1
 800121c:	3302      	adds	r3, #2
 800121e:	f9b3 2000 	ldrsh.w	r2, [r3]
 8001222:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8001226:	4611      	mov	r1, r2
 8001228:	4a2d      	ldr	r2, [pc, #180]	@ (80012e0 <calc_voltage2RPM_PID+0x190>)
 800122a:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	if (iRPM[ID] >= 3400) {iRPM[ID] = 2600;}
 800122e:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8001232:	4a29      	ldr	r2, [pc, #164]	@ (80012d8 <calc_voltage2RPM_PID+0x188>)
 8001234:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001238:	f640 5247 	movw	r2, #3399	@ 0xd47
 800123c:	4293      	cmp	r3, r2
 800123e:	dd06      	ble.n	800124e <calc_voltage2RPM_PID+0xfe>
 8001240:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8001244:	4a24      	ldr	r2, [pc, #144]	@ (80012d8 <calc_voltage2RPM_PID+0x188>)
 8001246:	f640 2128 	movw	r1, #2600	@ 0xa28
 800124a:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	return_voltage_val = (preset.kP * errRPM[ID]) + (preset.kI * iRPM[ID]) + (preset.kD * dRPM[ID]);
 800124e:	ed97 7a00 	vldr	s14, [r7]
 8001252:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8001256:	4a24      	ldr	r2, [pc, #144]	@ (80012e8 <calc_voltage2RPM_PID+0x198>)
 8001258:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800125c:	ee07 3a90 	vmov	s15, r3
 8001260:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001264:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001268:	edd7 6a01 	vldr	s13, [r7, #4]
 800126c:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8001270:	4a19      	ldr	r2, [pc, #100]	@ (80012d8 <calc_voltage2RPM_PID+0x188>)
 8001272:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001276:	ee07 3a90 	vmov	s15, r3
 800127a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800127e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001282:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001286:	edd7 6a02 	vldr	s13, [r7, #8]
 800128a:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800128e:	4a15      	ldr	r2, [pc, #84]	@ (80012e4 <calc_voltage2RPM_PID+0x194>)
 8001290:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001294:	ee07 3a90 	vmov	s15, r3
 8001298:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800129c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80012a0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80012a4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80012a8:	ee17 3a90 	vmov	r3, s15
 80012ac:	617b      	str	r3, [r7, #20]
	//apply power limit
	if (return_voltage_val > 25000) {return_voltage_val = 25000;}
 80012ae:	697b      	ldr	r3, [r7, #20]
 80012b0:	f246 12a8 	movw	r2, #25000	@ 0x61a8
 80012b4:	4293      	cmp	r3, r2
 80012b6:	dd02      	ble.n	80012be <calc_voltage2RPM_PID+0x16e>
 80012b8:	f246 13a8 	movw	r3, #25000	@ 0x61a8
 80012bc:	617b      	str	r3, [r7, #20]
	if (return_voltage_val < -25000) {return_voltage_val = -25000;}
 80012be:	697b      	ldr	r3, [r7, #20]
 80012c0:	4a0a      	ldr	r2, [pc, #40]	@ (80012ec <calc_voltage2RPM_PID+0x19c>)
 80012c2:	4293      	cmp	r3, r2
 80012c4:	da01      	bge.n	80012ca <calc_voltage2RPM_PID+0x17a>
 80012c6:	4b09      	ldr	r3, [pc, #36]	@ (80012ec <calc_voltage2RPM_PID+0x19c>)
 80012c8:	617b      	str	r3, [r7, #20]

	return return_voltage_val;
 80012ca:	697b      	ldr	r3, [r7, #20]
}
 80012cc:	4618      	mov	r0, r3
 80012ce:	3718      	adds	r7, #24
 80012d0:	46bd      	mov	sp, r7
 80012d2:	bc90      	pop	{r4, r7}
 80012d4:	4770      	bx	lr
 80012d6:	bf00      	nop
 80012d8:	20000270 	.word	0x20000270
 80012dc:	20000198 	.word	0x20000198
 80012e0:	20000218 	.word	0x20000218
 80012e4:	20000244 	.word	0x20000244
 80012e8:	2000029c 	.word	0x2000029c
 80012ec:	ffff9e58 	.word	0xffff9e58

080012f0 <setM3508RPM>:
	return return_voltage_val;
}

// DO NOT use current ctrl and voltage ctrl concurrently for GM6020

void setM3508RPM(int8_t motorID, int16_t RPMtarget, PID_preset_t preset) {
 80012f0:	b580      	push	{r7, lr}
 80012f2:	b084      	sub	sp, #16
 80012f4:	af00      	add	r7, sp, #0
 80012f6:	4603      	mov	r3, r0
 80012f8:	460a      	mov	r2, r1
 80012fa:	eef0 6a40 	vmov.f32	s13, s0
 80012fe:	eeb0 7a60 	vmov.f32	s14, s1
 8001302:	eef0 7a41 	vmov.f32	s15, s2
 8001306:	73fb      	strb	r3, [r7, #15]
 8001308:	4613      	mov	r3, r2
 800130a:	81bb      	strh	r3, [r7, #12]
 800130c:	edc7 6a00 	vstr	s13, [r7]
 8001310:	ed87 7a01 	vstr	s14, [r7, #4]
 8001314:	edc7 7a02 	vstr	s15, [r7, #8]
	set_M3508_current(motorID, calc_current2RPM_PID(motorID, RPMtarget, preset));
 8001318:	edd7 6a00 	vldr	s13, [r7]
 800131c:	ed97 7a01 	vldr	s14, [r7, #4]
 8001320:	edd7 7a02 	vldr	s15, [r7, #8]
 8001324:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 8001328:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800132c:	eeb0 0a66 	vmov.f32	s0, s13
 8001330:	eef0 0a47 	vmov.f32	s1, s14
 8001334:	eeb0 1a67 	vmov.f32	s2, s15
 8001338:	4611      	mov	r1, r2
 800133a:	4618      	mov	r0, r3
 800133c:	f7ff fe4a 	bl	8000fd4 <calc_current2RPM_PID>
 8001340:	4603      	mov	r3, r0
 8001342:	b21a      	sxth	r2, r3
 8001344:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001348:	4611      	mov	r1, r2
 800134a:	4618      	mov	r0, r3
 800134c:	f7ff fdba 	bl	8000ec4 <set_M3508_current>
}
 8001350:	bf00      	nop
 8001352:	3710      	adds	r7, #16
 8001354:	46bd      	mov	sp, r7
 8001356:	bd80      	pop	{r7, pc}

08001358 <setGM6020voltageRPM>:

void setGM6020currentRPM(int8_t motorID, int16_t RPMtarget, PID_preset_t preset) {
	set_GM6020_current(motorID, calc_current2RPM_PID(motorID, RPMtarget, preset));
}

void setGM6020voltageRPM(int8_t motorID, int16_t RPMtarget, PID_preset_t preset) {
 8001358:	b580      	push	{r7, lr}
 800135a:	b084      	sub	sp, #16
 800135c:	af00      	add	r7, sp, #0
 800135e:	4603      	mov	r3, r0
 8001360:	460a      	mov	r2, r1
 8001362:	eef0 6a40 	vmov.f32	s13, s0
 8001366:	eeb0 7a60 	vmov.f32	s14, s1
 800136a:	eef0 7a41 	vmov.f32	s15, s2
 800136e:	73fb      	strb	r3, [r7, #15]
 8001370:	4613      	mov	r3, r2
 8001372:	81bb      	strh	r3, [r7, #12]
 8001374:	edc7 6a00 	vstr	s13, [r7]
 8001378:	ed87 7a01 	vstr	s14, [r7, #4]
 800137c:	edc7 7a02 	vstr	s15, [r7, #8]
	set_GM6020_voltage(motorID, calc_voltage2RPM_PID(motorID, RPMtarget, preset));
 8001380:	edd7 6a00 	vldr	s13, [r7]
 8001384:	ed97 7a01 	vldr	s14, [r7, #4]
 8001388:	edd7 7a02 	vldr	s15, [r7, #8]
 800138c:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 8001390:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001394:	eeb0 0a66 	vmov.f32	s0, s13
 8001398:	eef0 0a47 	vmov.f32	s1, s14
 800139c:	eeb0 1a67 	vmov.f32	s2, s15
 80013a0:	4611      	mov	r1, r2
 80013a2:	4618      	mov	r0, r3
 80013a4:	f7ff fed4 	bl	8001150 <calc_voltage2RPM_PID>
 80013a8:	4603      	mov	r3, r0
 80013aa:	b21a      	sxth	r2, r3
 80013ac:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80013b0:	4611      	mov	r1, r2
 80013b2:	4618      	mov	r0, r3
 80013b4:	f7ff fdcc 	bl	8000f50 <set_GM6020_voltage>
}
 80013b8:	bf00      	nop
 80013ba:	3710      	adds	r7, #16
 80013bc:	46bd      	mov	sp, r7
 80013be:	bd80      	pop	{r7, pc}

080013c0 <getMotorPosition>:

void setM2006RPM(int8_t motorID, int16_t RPMtarget, PID_preset_t preset) {
	set_M3508_current(motorID, calc_M2006_current2RPM_PID(motorID, RPMtarget, preset));
}

uint16_t getMotorPosition(int8_t motorID) {
 80013c0:	b480      	push	{r7}
 80013c2:	b083      	sub	sp, #12
 80013c4:	af00      	add	r7, sp, #0
 80013c6:	4603      	mov	r3, r0
 80013c8:	71fb      	strb	r3, [r7, #7]
	return motor_feedback[motorID-1].motor_position;
 80013ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80013ce:	1e5a      	subs	r2, r3, #1
 80013d0:	4906      	ldr	r1, [pc, #24]	@ (80013ec <getMotorPosition+0x2c>)
 80013d2:	4613      	mov	r3, r2
 80013d4:	009b      	lsls	r3, r3, #2
 80013d6:	4413      	add	r3, r2
 80013d8:	005b      	lsls	r3, r3, #1
 80013da:	440b      	add	r3, r1
 80013dc:	881b      	ldrh	r3, [r3, #0]
}
 80013de:	4618      	mov	r0, r3
 80013e0:	370c      	adds	r7, #12
 80013e2:	46bd      	mov	sp, r7
 80013e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013e8:	4770      	bx	lr
 80013ea:	bf00      	nop
 80013ec:	20000198 	.word	0x20000198

080013f0 <getMotorRPM>:

int16_t getMotorRPM(int8_t motorID) {
 80013f0:	b480      	push	{r7}
 80013f2:	b083      	sub	sp, #12
 80013f4:	af00      	add	r7, sp, #0
 80013f6:	4603      	mov	r3, r0
 80013f8:	71fb      	strb	r3, [r7, #7]
	return motor_feedback[motorID-1].speed_rpm;
 80013fa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80013fe:	1e5a      	subs	r2, r3, #1
 8001400:	4907      	ldr	r1, [pc, #28]	@ (8001420 <getMotorRPM+0x30>)
 8001402:	4613      	mov	r3, r2
 8001404:	009b      	lsls	r3, r3, #2
 8001406:	4413      	add	r3, r2
 8001408:	005b      	lsls	r3, r3, #1
 800140a:	440b      	add	r3, r1
 800140c:	3302      	adds	r3, #2
 800140e:	f9b3 3000 	ldrsh.w	r3, [r3]
}
 8001412:	4618      	mov	r0, r3
 8001414:	370c      	adds	r7, #12
 8001416:	46bd      	mov	sp, r7
 8001418:	f85d 7b04 	ldr.w	r7, [sp], #4
 800141c:	4770      	bx	lr
 800141e:	bf00      	nop
 8001420:	20000198 	.word	0x20000198

08001424 <usart_Init>:
pc_control_t pc_control;
custom_client_data_t custom_client_data;

uint8_t mainHeaderOffset = 5;

void usart_Init(void) {
 8001424:	b580      	push	{r7, lr}
 8001426:	af00      	add	r7, sp, #0
	HAL_UARTEx_ReceiveToIdle_DMA(&huart1, RxBuff_1, 256);
 8001428:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800142c:	4905      	ldr	r1, [pc, #20]	@ (8001444 <usart_Init+0x20>)
 800142e:	4806      	ldr	r0, [pc, #24]	@ (8001448 <usart_Init+0x24>)
 8001430:	f008 faa2 	bl	8009978 <HAL_UARTEx_ReceiveToIdle_DMA>
	HAL_UARTEx_ReceiveToIdle_DMA(&huart6, RxBuff_2, 256);
 8001434:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001438:	4904      	ldr	r1, [pc, #16]	@ (800144c <usart_Init+0x28>)
 800143a:	4805      	ldr	r0, [pc, #20]	@ (8001450 <usart_Init+0x2c>)
 800143c:	f008 fa9c 	bl	8009978 <HAL_UARTEx_ReceiveToIdle_DMA>
}
 8001440:	bf00      	nop
 8001442:	bd80      	pop	{r7, pc}
 8001444:	200002ec 	.word	0x200002ec
 8001448:	20000b64 	.word	0x20000b64
 800144c:	200003ec 	.word	0x200003ec
 8001450:	20000bf4 	.word	0x20000bf4

08001454 <usart_printf>:

void usart_printf(const char *fmt,...) {
 8001454:	b40f      	push	{r0, r1, r2, r3}
 8001456:	b580      	push	{r7, lr}
 8001458:	af00      	add	r7, sp, #0
    static uint8_t tx_buf[256] = {0};
    static va_list ap;
    static uint16_t len;
    va_start(ap, fmt);
 800145a:	f107 030c 	add.w	r3, r7, #12
 800145e:	4a0c      	ldr	r2, [pc, #48]	@ (8001490 <usart_printf+0x3c>)
 8001460:	6013      	str	r3, [r2, #0]
    len = vsprintf((char *)tx_buf, fmt, ap);           //return length of string
 8001462:	4b0b      	ldr	r3, [pc, #44]	@ (8001490 <usart_printf+0x3c>)
 8001464:	681a      	ldr	r2, [r3, #0]
 8001466:	68b9      	ldr	r1, [r7, #8]
 8001468:	480a      	ldr	r0, [pc, #40]	@ (8001494 <usart_printf+0x40>)
 800146a:	f00c fbab 	bl	800dbc4 <vsiprintf>
 800146e:	4603      	mov	r3, r0
 8001470:	b29a      	uxth	r2, r3
 8001472:	4b09      	ldr	r3, [pc, #36]	@ (8001498 <usart_printf+0x44>)
 8001474:	801a      	strh	r2, [r3, #0]
    va_end(ap);
    HAL_UART_Transmit_DMA(&huart1, tx_buf, len);
 8001476:	4b08      	ldr	r3, [pc, #32]	@ (8001498 <usart_printf+0x44>)
 8001478:	881b      	ldrh	r3, [r3, #0]
 800147a:	461a      	mov	r2, r3
 800147c:	4905      	ldr	r1, [pc, #20]	@ (8001494 <usart_printf+0x40>)
 800147e:	4807      	ldr	r0, [pc, #28]	@ (800149c <usart_printf+0x48>)
 8001480:	f008 fa0a 	bl	8009898 <HAL_UART_Transmit_DMA>
}
 8001484:	bf00      	nop
 8001486:	46bd      	mov	sp, r7
 8001488:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800148c:	b004      	add	sp, #16
 800148e:	4770      	bx	lr
 8001490:	200005b8 	.word	0x200005b8
 8001494:	200005bc 	.word	0x200005bc
 8001498:	200006bc 	.word	0x200006bc
 800149c:	20000b64 	.word	0x20000b64

080014a0 <HAL_UARTEx_RxEventCallback>:

void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size) {
 80014a0:	b580      	push	{r7, lr}
 80014a2:	b084      	sub	sp, #16
 80014a4:	af00      	add	r7, sp, #0
 80014a6:	6078      	str	r0, [r7, #4]
 80014a8:	460b      	mov	r3, r1
 80014aa:	807b      	strh	r3, [r7, #2]
	if (huart == &huart6) {
 80014ac:	687b      	ldr	r3, [r7, #4]
 80014ae:	4aab      	ldr	r2, [pc, #684]	@ (800175c <HAL_UARTEx_RxEventCallback+0x2bc>)
 80014b0:	4293      	cmp	r3, r2
 80014b2:	f040 8228 	bne.w	8001906 <HAL_UARTEx_RxEventCallback+0x466>
		HAL_UARTEx_ReceiveToIdle_DMA(&huart6, RxBuff_2, 256);
 80014b6:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80014ba:	49a9      	ldr	r1, [pc, #676]	@ (8001760 <HAL_UARTEx_RxEventCallback+0x2c0>)
 80014bc:	48a7      	ldr	r0, [pc, #668]	@ (800175c <HAL_UARTEx_RxEventCallback+0x2bc>)
 80014be:	f008 fa5b 	bl	8009978 <HAL_UARTEx_ReceiveToIdle_DMA>
		uint16_t RxBuff16 = ((uint16_t) RxBuff_2[6] << 8) | RxBuff_2[5];
 80014c2:	4ba7      	ldr	r3, [pc, #668]	@ (8001760 <HAL_UARTEx_RxEventCallback+0x2c0>)
 80014c4:	799b      	ldrb	r3, [r3, #6]
 80014c6:	021b      	lsls	r3, r3, #8
 80014c8:	b21a      	sxth	r2, r3
 80014ca:	4ba5      	ldr	r3, [pc, #660]	@ (8001760 <HAL_UARTEx_RxEventCallback+0x2c0>)
 80014cc:	795b      	ldrb	r3, [r3, #5]
 80014ce:	b21b      	sxth	r3, r3
 80014d0:	4313      	orrs	r3, r2
 80014d2:	b21b      	sxth	r3, r3
 80014d4:	81fb      	strh	r3, [r7, #14]
		//usart_printf("callback triggered at %d | %d | %d | %d || %d \r\n", RxBuff_2[0], RxBuff_2[1], RxBuff_2[2], RxBuff_2[3], RxBuff16);
		//usart_printf("test");
		switch (RxBuff16) {
 80014d6:	89fb      	ldrh	r3, [r7, #14]
 80014d8:	f5b3 7f42 	cmp.w	r3, #776	@ 0x308
 80014dc:	f280 8212 	bge.w	8001904 <HAL_UARTEx_RxEventCallback+0x464>
 80014e0:	f5b3 7f41 	cmp.w	r3, #772	@ 0x304
 80014e4:	f300 8208 	bgt.w	80018f8 <HAL_UARTEx_RxEventCallback+0x458>
 80014e8:	f5b3 7f41 	cmp.w	r3, #772	@ 0x304
 80014ec:	f300 820a 	bgt.w	8001904 <HAL_UARTEx_RxEventCallback+0x464>
 80014f0:	f240 3202 	movw	r2, #770	@ 0x302
 80014f4:	4293      	cmp	r3, r2
 80014f6:	f280 80c6 	bge.w	8001686 <HAL_UARTEx_RxEventCallback+0x1e6>
 80014fa:	f240 3201 	movw	r2, #769	@ 0x301
 80014fe:	4293      	cmp	r3, r2
 8001500:	f000 80bb 	beq.w	800167a <HAL_UARTEx_RxEventCallback+0x1da>
 8001504:	f240 3201 	movw	r2, #769	@ 0x301
 8001508:	4293      	cmp	r3, r2
 800150a:	f300 81fb 	bgt.w	8001904 <HAL_UARTEx_RxEventCallback+0x464>
 800150e:	f240 220e 	movw	r2, #526	@ 0x20e
 8001512:	4293      	cmp	r3, r2
 8001514:	f300 81f6 	bgt.w	8001904 <HAL_UARTEx_RxEventCallback+0x464>
 8001518:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800151c:	dc1f      	bgt.n	800155e <HAL_UARTEx_RxEventCallback+0xbe>
 800151e:	f240 1205 	movw	r2, #261	@ 0x105
 8001522:	4293      	cmp	r3, r2
 8001524:	d05b      	beq.n	80015de <HAL_UARTEx_RxEventCallback+0x13e>
 8001526:	f5b3 7f83 	cmp.w	r3, #262	@ 0x106
 800152a:	f280 81eb 	bge.w	8001904 <HAL_UARTEx_RxEventCallback+0x464>
 800152e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8001532:	d04e      	beq.n	80015d2 <HAL_UARTEx_RxEventCallback+0x132>
 8001534:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8001538:	f300 81e4 	bgt.w	8001904 <HAL_UARTEx_RxEventCallback+0x464>
 800153c:	f5b3 7f81 	cmp.w	r3, #258	@ 0x102
 8001540:	f300 81e0 	bgt.w	8001904 <HAL_UARTEx_RxEventCallback+0x464>
 8001544:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001548:	dc3e      	bgt.n	80015c8 <HAL_UARTEx_RxEventCallback+0x128>
 800154a:	2b03      	cmp	r3, #3
 800154c:	d036      	beq.n	80015bc <HAL_UARTEx_RxEventCallback+0x11c>
 800154e:	2b03      	cmp	r3, #3
 8001550:	f300 81d8 	bgt.w	8001904 <HAL_UARTEx_RxEventCallback+0x464>
 8001554:	2b01      	cmp	r3, #1
 8001556:	d027      	beq.n	80015a8 <HAL_UARTEx_RxEventCallback+0x108>
 8001558:	2b02      	cmp	r3, #2
 800155a:	d02b      	beq.n	80015b4 <HAL_UARTEx_RxEventCallback+0x114>
		    	//memcpy(&robot_position, (RxBuff_2 + frame_header_offset), robot_pos_len);
		    }

		    default: {
		    	//usart_printf("no match \r\n");
		        break;
 800155c:	e1d2      	b.n	8001904 <HAL_UARTEx_RxEventCallback+0x464>
		switch (RxBuff16) {
 800155e:	f2a3 2301 	subw	r3, r3, #513	@ 0x201
 8001562:	2b0d      	cmp	r3, #13
 8001564:	f200 81ce 	bhi.w	8001904 <HAL_UARTEx_RxEventCallback+0x464>
 8001568:	a201      	add	r2, pc, #4	@ (adr r2, 8001570 <HAL_UARTEx_RxEventCallback+0xd0>)
 800156a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800156e:	bf00      	nop
 8001570:	080015eb 	.word	0x080015eb
 8001574:	080015f7 	.word	0x080015f7
 8001578:	08001603 	.word	0x08001603
 800157c:	0800160f 	.word	0x0800160f
 8001580:	0800161b 	.word	0x0800161b
 8001584:	0800161b 	.word	0x0800161b
 8001588:	08001623 	.word	0x08001623
 800158c:	0800162f 	.word	0x0800162f
 8001590:	0800163b 	.word	0x0800163b
 8001594:	08001645 	.word	0x08001645
 8001598:	08001651 	.word	0x08001651
 800159c:	0800165d 	.word	0x0800165d
 80015a0:	08001669 	.word	0x08001669
 80015a4:	08001673 	.word	0x08001673
		    	memcpy(&game_status, (RxBuff_2 + frame_header_offset), game_status_len);
 80015a8:	4b6e      	ldr	r3, [pc, #440]	@ (8001764 <HAL_UARTEx_RxEventCallback+0x2c4>)
 80015aa:	220b      	movs	r2, #11
 80015ac:	4619      	mov	r1, r3
 80015ae:	486e      	ldr	r0, [pc, #440]	@ (8001768 <HAL_UARTEx_RxEventCallback+0x2c8>)
 80015b0:	f00c fb9c 	bl	800dcec <memcpy>
		    	memcpy(&game_result, (RxBuff_2 + frame_header_offset), game_result_len);
 80015b4:	4b6b      	ldr	r3, [pc, #428]	@ (8001764 <HAL_UARTEx_RxEventCallback+0x2c4>)
 80015b6:	781a      	ldrb	r2, [r3, #0]
 80015b8:	4b6c      	ldr	r3, [pc, #432]	@ (800176c <HAL_UARTEx_RxEventCallback+0x2cc>)
 80015ba:	701a      	strb	r2, [r3, #0]
		    	memcpy(&robot_status, (RxBuff_2 + frame_header_offset), robot_status_len);
 80015bc:	4b69      	ldr	r3, [pc, #420]	@ (8001764 <HAL_UARTEx_RxEventCallback+0x2c4>)
 80015be:	220d      	movs	r2, #13
 80015c0:	4619      	mov	r1, r3
 80015c2:	486b      	ldr	r0, [pc, #428]	@ (8001770 <HAL_UARTEx_RxEventCallback+0x2d0>)
 80015c4:	f00c fb92 	bl	800dcec <memcpy>
		    	memcpy(&ext_supply_projectile_action, (RxBuff_2 + frame_header_offset), ext_supply_projectile_action_len);
 80015c8:	4b66      	ldr	r3, [pc, #408]	@ (8001764 <HAL_UARTEx_RxEventCallback+0x2c4>)
 80015ca:	681b      	ldr	r3, [r3, #0]
 80015cc:	461a      	mov	r2, r3
 80015ce:	4b69      	ldr	r3, [pc, #420]	@ (8001774 <HAL_UARTEx_RxEventCallback+0x2d4>)
 80015d0:	601a      	str	r2, [r3, #0]
		    	memcpy(&referee_warning, (RxBuff_2 + frame_header_offset), referee_warning_len);
 80015d2:	4a64      	ldr	r2, [pc, #400]	@ (8001764 <HAL_UARTEx_RxEventCallback+0x2c4>)
 80015d4:	4b68      	ldr	r3, [pc, #416]	@ (8001778 <HAL_UARTEx_RxEventCallback+0x2d8>)
 80015d6:	8811      	ldrh	r1, [r2, #0]
 80015d8:	7892      	ldrb	r2, [r2, #2]
 80015da:	8019      	strh	r1, [r3, #0]
 80015dc:	709a      	strb	r2, [r3, #2]
		    	memcpy(&dart_info, (RxBuff_2 + frame_header_offset), dart_info_len);
 80015de:	4b61      	ldr	r3, [pc, #388]	@ (8001764 <HAL_UARTEx_RxEventCallback+0x2c4>)
 80015e0:	2203      	movs	r2, #3
 80015e2:	4619      	mov	r1, r3
 80015e4:	4865      	ldr	r0, [pc, #404]	@ (800177c <HAL_UARTEx_RxEventCallback+0x2dc>)
 80015e6:	f00c fb81 	bl	800dcec <memcpy>
		    	memcpy(&robot_status, (RxBuff_2 + frame_header_offset), robot_status_len);
 80015ea:	4b5e      	ldr	r3, [pc, #376]	@ (8001764 <HAL_UARTEx_RxEventCallback+0x2c4>)
 80015ec:	220d      	movs	r2, #13
 80015ee:	4619      	mov	r1, r3
 80015f0:	485f      	ldr	r0, [pc, #380]	@ (8001770 <HAL_UARTEx_RxEventCallback+0x2d0>)
 80015f2:	f00c fb7b 	bl	800dcec <memcpy>
		    	memcpy(&power_heat_data, (RxBuff_2 + frame_header_offset), power_heat_data_len);
 80015f6:	4b5b      	ldr	r3, [pc, #364]	@ (8001764 <HAL_UARTEx_RxEventCallback+0x2c4>)
 80015f8:	2210      	movs	r2, #16
 80015fa:	4619      	mov	r1, r3
 80015fc:	4860      	ldr	r0, [pc, #384]	@ (8001780 <HAL_UARTEx_RxEventCallback+0x2e0>)
 80015fe:	f00c fb75 	bl	800dcec <memcpy>
		    	memcpy(&robot_position, (RxBuff_2 + frame_header_offset), robot_pos_len);
 8001602:	4b58      	ldr	r3, [pc, #352]	@ (8001764 <HAL_UARTEx_RxEventCallback+0x2c4>)
 8001604:	2210      	movs	r2, #16
 8001606:	4619      	mov	r1, r3
 8001608:	485e      	ldr	r0, [pc, #376]	@ (8001784 <HAL_UARTEx_RxEventCallback+0x2e4>)
 800160a:	f00c fb6f 	bl	800dcec <memcpy>
		    	memcpy(&buffs, (RxBuff_2 + frame_header_offset), buff_len);
 800160e:	4b55      	ldr	r3, [pc, #340]	@ (8001764 <HAL_UARTEx_RxEventCallback+0x2c4>)
 8001610:	2206      	movs	r2, #6
 8001612:	4619      	mov	r1, r3
 8001614:	485c      	ldr	r0, [pc, #368]	@ (8001788 <HAL_UARTEx_RxEventCallback+0x2e8>)
 8001616:	f00c fb69 	bl	800dcec <memcpy>
		    	memcpy(&damage_data, (RxBuff_2 + frame_header_offset), damage_data_len);
 800161a:	4b52      	ldr	r3, [pc, #328]	@ (8001764 <HAL_UARTEx_RxEventCallback+0x2c4>)
 800161c:	781a      	ldrb	r2, [r3, #0]
 800161e:	4b5b      	ldr	r3, [pc, #364]	@ (800178c <HAL_UARTEx_RxEventCallback+0x2ec>)
 8001620:	701a      	strb	r2, [r3, #0]
		    	memcpy(&shoot_data, (RxBuff_2 + frame_header_offset), shoot_data_len);
 8001622:	4b50      	ldr	r3, [pc, #320]	@ (8001764 <HAL_UARTEx_RxEventCallback+0x2c4>)
 8001624:	2207      	movs	r2, #7
 8001626:	4619      	mov	r1, r3
 8001628:	4859      	ldr	r0, [pc, #356]	@ (8001790 <HAL_UARTEx_RxEventCallback+0x2f0>)
 800162a:	f00c fb5f 	bl	800dcec <memcpy>
		    	memcpy(&projectile_allowance, (RxBuff_2 + frame_header_offset), projectile_allowance_len);
 800162e:	4b4d      	ldr	r3, [pc, #308]	@ (8001764 <HAL_UARTEx_RxEventCallback+0x2c4>)
 8001630:	2206      	movs	r2, #6
 8001632:	4619      	mov	r1, r3
 8001634:	4857      	ldr	r0, [pc, #348]	@ (8001794 <HAL_UARTEx_RxEventCallback+0x2f4>)
 8001636:	f00c fb59 	bl	800dcec <memcpy>
		    	memcpy(&rfid_status, (RxBuff_2 + frame_header_offset), rfid_status_len);
 800163a:	4b4a      	ldr	r3, [pc, #296]	@ (8001764 <HAL_UARTEx_RxEventCallback+0x2c4>)
 800163c:	681b      	ldr	r3, [r3, #0]
 800163e:	461a      	mov	r2, r3
 8001640:	4b55      	ldr	r3, [pc, #340]	@ (8001798 <HAL_UARTEx_RxEventCallback+0x2f8>)
 8001642:	601a      	str	r2, [r3, #0]
		    	memcpy(&dart_client_cmd, (RxBuff_2 + frame_header_offset), dart_client_cmd_len);
 8001644:	4b47      	ldr	r3, [pc, #284]	@ (8001764 <HAL_UARTEx_RxEventCallback+0x2c4>)
 8001646:	2206      	movs	r2, #6
 8001648:	4619      	mov	r1, r3
 800164a:	4854      	ldr	r0, [pc, #336]	@ (800179c <HAL_UARTEx_RxEventCallback+0x2fc>)
 800164c:	f00c fb4e 	bl	800dcec <memcpy>
		    	memcpy(&robot_positions, (RxBuff_2 + frame_header_offset), ground_robot_position_len);
 8001650:	4b44      	ldr	r3, [pc, #272]	@ (8001764 <HAL_UARTEx_RxEventCallback+0x2c4>)
 8001652:	2228      	movs	r2, #40	@ 0x28
 8001654:	4619      	mov	r1, r3
 8001656:	4852      	ldr	r0, [pc, #328]	@ (80017a0 <HAL_UARTEx_RxEventCallback+0x300>)
 8001658:	f00c fb48 	bl	800dcec <memcpy>
		    	memcpy(&radar_mark_data, (RxBuff_2 + frame_header_offset), radar_mark_data_len);
 800165c:	4a41      	ldr	r2, [pc, #260]	@ (8001764 <HAL_UARTEx_RxEventCallback+0x2c4>)
 800165e:	4b51      	ldr	r3, [pc, #324]	@ (80017a4 <HAL_UARTEx_RxEventCallback+0x304>)
 8001660:	6810      	ldr	r0, [r2, #0]
 8001662:	6018      	str	r0, [r3, #0]
 8001664:	8892      	ldrh	r2, [r2, #4]
 8001666:	809a      	strh	r2, [r3, #4]
		    	memcpy(&sentry_info, (RxBuff_2 + frame_header_offset), sentry_info_len);
 8001668:	4b3e      	ldr	r3, [pc, #248]	@ (8001764 <HAL_UARTEx_RxEventCallback+0x2c4>)
 800166a:	681b      	ldr	r3, [r3, #0]
 800166c:	461a      	mov	r2, r3
 800166e:	4b4e      	ldr	r3, [pc, #312]	@ (80017a8 <HAL_UARTEx_RxEventCallback+0x308>)
 8001670:	601a      	str	r2, [r3, #0]
		    	memcpy(&radar_info, (RxBuff_2 + frame_header_offset), radar_info_len);
 8001672:	4b3c      	ldr	r3, [pc, #240]	@ (8001764 <HAL_UARTEx_RxEventCallback+0x2c4>)
 8001674:	781a      	ldrb	r2, [r3, #0]
 8001676:	4b4d      	ldr	r3, [pc, #308]	@ (80017ac <HAL_UARTEx_RxEventCallback+0x30c>)
 8001678:	701a      	strb	r2, [r3, #0]
		    	memcpy(&robot_position, (RxBuff_2 + frame_header_offset), robot_interaction_data_len);
 800167a:	4b3a      	ldr	r3, [pc, #232]	@ (8001764 <HAL_UARTEx_RxEventCallback+0x2c4>)
 800167c:	2280      	movs	r2, #128	@ 0x80
 800167e:	4619      	mov	r1, r3
 8001680:	4840      	ldr	r0, [pc, #256]	@ (8001784 <HAL_UARTEx_RxEventCallback+0x2e4>)
 8001682:	f00c fb33 	bl	800dcec <memcpy>
		    	memcpy(&pc_control, (RxBuff_2 + frame_header_offset), pc_control_len);
 8001686:	4b37      	ldr	r3, [pc, #220]	@ (8001764 <HAL_UARTEx_RxEventCallback+0x2c4>)
 8001688:	220c      	movs	r2, #12
 800168a:	4619      	mov	r1, r3
 800168c:	4848      	ldr	r0, [pc, #288]	@ (80017b0 <HAL_UARTEx_RxEventCallback+0x310>)
 800168e:	f00c fb2d 	bl	800dcec <memcpy>
		        if(pc_control.keyboard_values_1 > 127){
 8001692:	4b47      	ldr	r3, [pc, #284]	@ (80017b0 <HAL_UARTEx_RxEventCallback+0x310>)
 8001694:	7a1b      	ldrb	r3, [r3, #8]
 8001696:	b25b      	sxtb	r3, r3
 8001698:	2b00      	cmp	r3, #0
 800169a:	da09      	bge.n	80016b0 <HAL_UARTEx_RxEventCallback+0x210>
		        	pc_control.e = 1;
 800169c:	4b44      	ldr	r3, [pc, #272]	@ (80017b0 <HAL_UARTEx_RxEventCallback+0x310>)
 800169e:	2201      	movs	r2, #1
 80016a0:	74da      	strb	r2, [r3, #19]
		        	pc_control.keyboard_values_1= pc_control.keyboard_values_1 - 128;
 80016a2:	4b43      	ldr	r3, [pc, #268]	@ (80017b0 <HAL_UARTEx_RxEventCallback+0x310>)
 80016a4:	7a1b      	ldrb	r3, [r3, #8]
 80016a6:	3b80      	subs	r3, #128	@ 0x80
 80016a8:	b2da      	uxtb	r2, r3
 80016aa:	4b41      	ldr	r3, [pc, #260]	@ (80017b0 <HAL_UARTEx_RxEventCallback+0x310>)
 80016ac:	721a      	strb	r2, [r3, #8]
 80016ae:	e002      	b.n	80016b6 <HAL_UARTEx_RxEventCallback+0x216>
		        	pc_control.e = 0;
 80016b0:	4b3f      	ldr	r3, [pc, #252]	@ (80017b0 <HAL_UARTEx_RxEventCallback+0x310>)
 80016b2:	2200      	movs	r2, #0
 80016b4:	74da      	strb	r2, [r3, #19]
		        if(pc_control.keyboard_values_1>63){
 80016b6:	4b3e      	ldr	r3, [pc, #248]	@ (80017b0 <HAL_UARTEx_RxEventCallback+0x310>)
 80016b8:	7a1b      	ldrb	r3, [r3, #8]
 80016ba:	2b3f      	cmp	r3, #63	@ 0x3f
 80016bc:	d909      	bls.n	80016d2 <HAL_UARTEx_RxEventCallback+0x232>
		        	pc_control.q = 1;
 80016be:	4b3c      	ldr	r3, [pc, #240]	@ (80017b0 <HAL_UARTEx_RxEventCallback+0x310>)
 80016c0:	2201      	movs	r2, #1
 80016c2:	749a      	strb	r2, [r3, #18]
		            pc_control.keyboard_values_1= pc_control.keyboard_values_1 - 64;
 80016c4:	4b3a      	ldr	r3, [pc, #232]	@ (80017b0 <HAL_UARTEx_RxEventCallback+0x310>)
 80016c6:	7a1b      	ldrb	r3, [r3, #8]
 80016c8:	3b40      	subs	r3, #64	@ 0x40
 80016ca:	b2da      	uxtb	r2, r3
 80016cc:	4b38      	ldr	r3, [pc, #224]	@ (80017b0 <HAL_UARTEx_RxEventCallback+0x310>)
 80016ce:	721a      	strb	r2, [r3, #8]
 80016d0:	e002      	b.n	80016d8 <HAL_UARTEx_RxEventCallback+0x238>
		        	pc_control.q = 0;
 80016d2:	4b37      	ldr	r3, [pc, #220]	@ (80017b0 <HAL_UARTEx_RxEventCallback+0x310>)
 80016d4:	2200      	movs	r2, #0
 80016d6:	749a      	strb	r2, [r3, #18]
		        if(pc_control.keyboard_values_1>31){
 80016d8:	4b35      	ldr	r3, [pc, #212]	@ (80017b0 <HAL_UARTEx_RxEventCallback+0x310>)
 80016da:	7a1b      	ldrb	r3, [r3, #8]
 80016dc:	2b1f      	cmp	r3, #31
 80016de:	d909      	bls.n	80016f4 <HAL_UARTEx_RxEventCallback+0x254>
		        	pc_control.ctrl = 1;
 80016e0:	4b33      	ldr	r3, [pc, #204]	@ (80017b0 <HAL_UARTEx_RxEventCallback+0x310>)
 80016e2:	2201      	movs	r2, #1
 80016e4:	745a      	strb	r2, [r3, #17]
		            pc_control.keyboard_values_1= pc_control.keyboard_values_1 - 32;
 80016e6:	4b32      	ldr	r3, [pc, #200]	@ (80017b0 <HAL_UARTEx_RxEventCallback+0x310>)
 80016e8:	7a1b      	ldrb	r3, [r3, #8]
 80016ea:	3b20      	subs	r3, #32
 80016ec:	b2da      	uxtb	r2, r3
 80016ee:	4b30      	ldr	r3, [pc, #192]	@ (80017b0 <HAL_UARTEx_RxEventCallback+0x310>)
 80016f0:	721a      	strb	r2, [r3, #8]
 80016f2:	e002      	b.n	80016fa <HAL_UARTEx_RxEventCallback+0x25a>
		        	pc_control.ctrl = 0;
 80016f4:	4b2e      	ldr	r3, [pc, #184]	@ (80017b0 <HAL_UARTEx_RxEventCallback+0x310>)
 80016f6:	2200      	movs	r2, #0
 80016f8:	745a      	strb	r2, [r3, #17]
		        if(pc_control.keyboard_values_1>15){
 80016fa:	4b2d      	ldr	r3, [pc, #180]	@ (80017b0 <HAL_UARTEx_RxEventCallback+0x310>)
 80016fc:	7a1b      	ldrb	r3, [r3, #8]
 80016fe:	2b0f      	cmp	r3, #15
 8001700:	d909      	bls.n	8001716 <HAL_UARTEx_RxEventCallback+0x276>
		        	pc_control.shift = 1;
 8001702:	4b2b      	ldr	r3, [pc, #172]	@ (80017b0 <HAL_UARTEx_RxEventCallback+0x310>)
 8001704:	2201      	movs	r2, #1
 8001706:	741a      	strb	r2, [r3, #16]
		            pc_control.keyboard_values_1= pc_control.keyboard_values_1 - 16;
 8001708:	4b29      	ldr	r3, [pc, #164]	@ (80017b0 <HAL_UARTEx_RxEventCallback+0x310>)
 800170a:	7a1b      	ldrb	r3, [r3, #8]
 800170c:	3b10      	subs	r3, #16
 800170e:	b2da      	uxtb	r2, r3
 8001710:	4b27      	ldr	r3, [pc, #156]	@ (80017b0 <HAL_UARTEx_RxEventCallback+0x310>)
 8001712:	721a      	strb	r2, [r3, #8]
 8001714:	e002      	b.n	800171c <HAL_UARTEx_RxEventCallback+0x27c>
		        	pc_control.shift = 0;
 8001716:	4b26      	ldr	r3, [pc, #152]	@ (80017b0 <HAL_UARTEx_RxEventCallback+0x310>)
 8001718:	2200      	movs	r2, #0
 800171a:	741a      	strb	r2, [r3, #16]
		        if(pc_control.keyboard_values_1>7){
 800171c:	4b24      	ldr	r3, [pc, #144]	@ (80017b0 <HAL_UARTEx_RxEventCallback+0x310>)
 800171e:	7a1b      	ldrb	r3, [r3, #8]
 8001720:	2b07      	cmp	r3, #7
 8001722:	d909      	bls.n	8001738 <HAL_UARTEx_RxEventCallback+0x298>
		        	pc_control.d = 1;
 8001724:	4b22      	ldr	r3, [pc, #136]	@ (80017b0 <HAL_UARTEx_RxEventCallback+0x310>)
 8001726:	2201      	movs	r2, #1
 8001728:	73da      	strb	r2, [r3, #15]
		            pc_control.keyboard_values_1= pc_control.keyboard_values_1 - 8;
 800172a:	4b21      	ldr	r3, [pc, #132]	@ (80017b0 <HAL_UARTEx_RxEventCallback+0x310>)
 800172c:	7a1b      	ldrb	r3, [r3, #8]
 800172e:	3b08      	subs	r3, #8
 8001730:	b2da      	uxtb	r2, r3
 8001732:	4b1f      	ldr	r3, [pc, #124]	@ (80017b0 <HAL_UARTEx_RxEventCallback+0x310>)
 8001734:	721a      	strb	r2, [r3, #8]
 8001736:	e002      	b.n	800173e <HAL_UARTEx_RxEventCallback+0x29e>
		        	pc_control.d = 0;
 8001738:	4b1d      	ldr	r3, [pc, #116]	@ (80017b0 <HAL_UARTEx_RxEventCallback+0x310>)
 800173a:	2200      	movs	r2, #0
 800173c:	73da      	strb	r2, [r3, #15]
		        if(pc_control.keyboard_values_1>3){
 800173e:	4b1c      	ldr	r3, [pc, #112]	@ (80017b0 <HAL_UARTEx_RxEventCallback+0x310>)
 8001740:	7a1b      	ldrb	r3, [r3, #8]
 8001742:	2b03      	cmp	r3, #3
 8001744:	d936      	bls.n	80017b4 <HAL_UARTEx_RxEventCallback+0x314>
		        	pc_control.a = 1;
 8001746:	4b1a      	ldr	r3, [pc, #104]	@ (80017b0 <HAL_UARTEx_RxEventCallback+0x310>)
 8001748:	2201      	movs	r2, #1
 800174a:	739a      	strb	r2, [r3, #14]
		            pc_control.keyboard_values_1= pc_control.keyboard_values_1 - 4;
 800174c:	4b18      	ldr	r3, [pc, #96]	@ (80017b0 <HAL_UARTEx_RxEventCallback+0x310>)
 800174e:	7a1b      	ldrb	r3, [r3, #8]
 8001750:	3b04      	subs	r3, #4
 8001752:	b2da      	uxtb	r2, r3
 8001754:	4b16      	ldr	r3, [pc, #88]	@ (80017b0 <HAL_UARTEx_RxEventCallback+0x310>)
 8001756:	721a      	strb	r2, [r3, #8]
 8001758:	e02f      	b.n	80017ba <HAL_UARTEx_RxEventCallback+0x31a>
 800175a:	bf00      	nop
 800175c:	20000bf4 	.word	0x20000bf4
 8001760:	200003ec 	.word	0x200003ec
 8001764:	200003f3 	.word	0x200003f3
 8001768:	200004f0 	.word	0x200004f0
 800176c:	20000500 	.word	0x20000500
 8001770:	20000510 	.word	0x20000510
 8001774:	20000504 	.word	0x20000504
 8001778:	20000508 	.word	0x20000508
 800177c:	2000050c 	.word	0x2000050c
 8001780:	20000520 	.word	0x20000520
 8001784:	20000530 	.word	0x20000530
 8001788:	2000053c 	.word	0x2000053c
 800178c:	20000544 	.word	0x20000544
 8001790:	20000548 	.word	0x20000548
 8001794:	20000550 	.word	0x20000550
 8001798:	20000558 	.word	0x20000558
 800179c:	2000055c 	.word	0x2000055c
 80017a0:	20000564 	.word	0x20000564
 80017a4:	2000058c 	.word	0x2000058c
 80017a8:	20000594 	.word	0x20000594
 80017ac:	20000598 	.word	0x20000598
 80017b0:	2000059c 	.word	0x2000059c
		        	pc_control.a = 0;
 80017b4:	4b56      	ldr	r3, [pc, #344]	@ (8001910 <HAL_UARTEx_RxEventCallback+0x470>)
 80017b6:	2200      	movs	r2, #0
 80017b8:	739a      	strb	r2, [r3, #14]
		        if(pc_control.keyboard_values_1>1){
 80017ba:	4b55      	ldr	r3, [pc, #340]	@ (8001910 <HAL_UARTEx_RxEventCallback+0x470>)
 80017bc:	7a1b      	ldrb	r3, [r3, #8]
 80017be:	2b01      	cmp	r3, #1
 80017c0:	d909      	bls.n	80017d6 <HAL_UARTEx_RxEventCallback+0x336>
		        	pc_control.s = 1;
 80017c2:	4b53      	ldr	r3, [pc, #332]	@ (8001910 <HAL_UARTEx_RxEventCallback+0x470>)
 80017c4:	2201      	movs	r2, #1
 80017c6:	735a      	strb	r2, [r3, #13]
		            pc_control.keyboard_values_1= pc_control.keyboard_values_1 - 2;
 80017c8:	4b51      	ldr	r3, [pc, #324]	@ (8001910 <HAL_UARTEx_RxEventCallback+0x470>)
 80017ca:	7a1b      	ldrb	r3, [r3, #8]
 80017cc:	3b02      	subs	r3, #2
 80017ce:	b2da      	uxtb	r2, r3
 80017d0:	4b4f      	ldr	r3, [pc, #316]	@ (8001910 <HAL_UARTEx_RxEventCallback+0x470>)
 80017d2:	721a      	strb	r2, [r3, #8]
 80017d4:	e002      	b.n	80017dc <HAL_UARTEx_RxEventCallback+0x33c>
		        	pc_control.s = 0;
 80017d6:	4b4e      	ldr	r3, [pc, #312]	@ (8001910 <HAL_UARTEx_RxEventCallback+0x470>)
 80017d8:	2200      	movs	r2, #0
 80017da:	735a      	strb	r2, [r3, #13]
		        if(pc_control.keyboard_values_1 > 0){
 80017dc:	4b4c      	ldr	r3, [pc, #304]	@ (8001910 <HAL_UARTEx_RxEventCallback+0x470>)
 80017de:	7a1b      	ldrb	r3, [r3, #8]
 80017e0:	2b00      	cmp	r3, #0
 80017e2:	d003      	beq.n	80017ec <HAL_UARTEx_RxEventCallback+0x34c>
		        	pc_control.w = 1;
 80017e4:	4b4a      	ldr	r3, [pc, #296]	@ (8001910 <HAL_UARTEx_RxEventCallback+0x470>)
 80017e6:	2201      	movs	r2, #1
 80017e8:	731a      	strb	r2, [r3, #12]
 80017ea:	e002      	b.n	80017f2 <HAL_UARTEx_RxEventCallback+0x352>
		        	pc_control.w = 0;
 80017ec:	4b48      	ldr	r3, [pc, #288]	@ (8001910 <HAL_UARTEx_RxEventCallback+0x470>)
 80017ee:	2200      	movs	r2, #0
 80017f0:	731a      	strb	r2, [r3, #12]
		        if(pc_control.keyboard_values_2 > 127){
 80017f2:	4b47      	ldr	r3, [pc, #284]	@ (8001910 <HAL_UARTEx_RxEventCallback+0x470>)
 80017f4:	7a5b      	ldrb	r3, [r3, #9]
 80017f6:	b25b      	sxtb	r3, r3
 80017f8:	2b00      	cmp	r3, #0
 80017fa:	da09      	bge.n	8001810 <HAL_UARTEx_RxEventCallback+0x370>
					pc_control.b = 1;
 80017fc:	4b44      	ldr	r3, [pc, #272]	@ (8001910 <HAL_UARTEx_RxEventCallback+0x470>)
 80017fe:	2201      	movs	r2, #1
 8001800:	76da      	strb	r2, [r3, #27]
					pc_control.keyboard_values_2= pc_control.keyboard_values_2 - 128;
 8001802:	4b43      	ldr	r3, [pc, #268]	@ (8001910 <HAL_UARTEx_RxEventCallback+0x470>)
 8001804:	7a5b      	ldrb	r3, [r3, #9]
 8001806:	3b80      	subs	r3, #128	@ 0x80
 8001808:	b2da      	uxtb	r2, r3
 800180a:	4b41      	ldr	r3, [pc, #260]	@ (8001910 <HAL_UARTEx_RxEventCallback+0x470>)
 800180c:	725a      	strb	r2, [r3, #9]
 800180e:	e002      	b.n	8001816 <HAL_UARTEx_RxEventCallback+0x376>
					pc_control.b = 0;
 8001810:	4b3f      	ldr	r3, [pc, #252]	@ (8001910 <HAL_UARTEx_RxEventCallback+0x470>)
 8001812:	2200      	movs	r2, #0
 8001814:	76da      	strb	r2, [r3, #27]
				if(pc_control.keyboard_values_2>63){
 8001816:	4b3e      	ldr	r3, [pc, #248]	@ (8001910 <HAL_UARTEx_RxEventCallback+0x470>)
 8001818:	7a5b      	ldrb	r3, [r3, #9]
 800181a:	2b3f      	cmp	r3, #63	@ 0x3f
 800181c:	d909      	bls.n	8001832 <HAL_UARTEx_RxEventCallback+0x392>
					pc_control.v = 1;
 800181e:	4b3c      	ldr	r3, [pc, #240]	@ (8001910 <HAL_UARTEx_RxEventCallback+0x470>)
 8001820:	2201      	movs	r2, #1
 8001822:	769a      	strb	r2, [r3, #26]
					pc_control.keyboard_values_2= pc_control.keyboard_values_2 - 64;
 8001824:	4b3a      	ldr	r3, [pc, #232]	@ (8001910 <HAL_UARTEx_RxEventCallback+0x470>)
 8001826:	7a5b      	ldrb	r3, [r3, #9]
 8001828:	3b40      	subs	r3, #64	@ 0x40
 800182a:	b2da      	uxtb	r2, r3
 800182c:	4b38      	ldr	r3, [pc, #224]	@ (8001910 <HAL_UARTEx_RxEventCallback+0x470>)
 800182e:	725a      	strb	r2, [r3, #9]
 8001830:	e002      	b.n	8001838 <HAL_UARTEx_RxEventCallback+0x398>
					pc_control.v = 0;
 8001832:	4b37      	ldr	r3, [pc, #220]	@ (8001910 <HAL_UARTEx_RxEventCallback+0x470>)
 8001834:	2200      	movs	r2, #0
 8001836:	769a      	strb	r2, [r3, #26]
				if(pc_control.keyboard_values_2>31){
 8001838:	4b35      	ldr	r3, [pc, #212]	@ (8001910 <HAL_UARTEx_RxEventCallback+0x470>)
 800183a:	7a5b      	ldrb	r3, [r3, #9]
 800183c:	2b1f      	cmp	r3, #31
 800183e:	d909      	bls.n	8001854 <HAL_UARTEx_RxEventCallback+0x3b4>
					pc_control.c = 1;
 8001840:	4b33      	ldr	r3, [pc, #204]	@ (8001910 <HAL_UARTEx_RxEventCallback+0x470>)
 8001842:	2201      	movs	r2, #1
 8001844:	765a      	strb	r2, [r3, #25]
					pc_control.keyboard_values_2= pc_control.keyboard_values_2 - 32;
 8001846:	4b32      	ldr	r3, [pc, #200]	@ (8001910 <HAL_UARTEx_RxEventCallback+0x470>)
 8001848:	7a5b      	ldrb	r3, [r3, #9]
 800184a:	3b20      	subs	r3, #32
 800184c:	b2da      	uxtb	r2, r3
 800184e:	4b30      	ldr	r3, [pc, #192]	@ (8001910 <HAL_UARTEx_RxEventCallback+0x470>)
 8001850:	725a      	strb	r2, [r3, #9]
 8001852:	e002      	b.n	800185a <HAL_UARTEx_RxEventCallback+0x3ba>
					pc_control.c = 0;
 8001854:	4b2e      	ldr	r3, [pc, #184]	@ (8001910 <HAL_UARTEx_RxEventCallback+0x470>)
 8001856:	2200      	movs	r2, #0
 8001858:	765a      	strb	r2, [r3, #25]
				if(pc_control.keyboard_values_2>15){
 800185a:	4b2d      	ldr	r3, [pc, #180]	@ (8001910 <HAL_UARTEx_RxEventCallback+0x470>)
 800185c:	7a5b      	ldrb	r3, [r3, #9]
 800185e:	2b0f      	cmp	r3, #15
 8001860:	d909      	bls.n	8001876 <HAL_UARTEx_RxEventCallback+0x3d6>
					pc_control.x = 1;
 8001862:	4b2b      	ldr	r3, [pc, #172]	@ (8001910 <HAL_UARTEx_RxEventCallback+0x470>)
 8001864:	2201      	movs	r2, #1
 8001866:	761a      	strb	r2, [r3, #24]
					pc_control.keyboard_values_2= pc_control.keyboard_values_2 - 16;
 8001868:	4b29      	ldr	r3, [pc, #164]	@ (8001910 <HAL_UARTEx_RxEventCallback+0x470>)
 800186a:	7a5b      	ldrb	r3, [r3, #9]
 800186c:	3b10      	subs	r3, #16
 800186e:	b2da      	uxtb	r2, r3
 8001870:	4b27      	ldr	r3, [pc, #156]	@ (8001910 <HAL_UARTEx_RxEventCallback+0x470>)
 8001872:	725a      	strb	r2, [r3, #9]
 8001874:	e002      	b.n	800187c <HAL_UARTEx_RxEventCallback+0x3dc>
					pc_control.x = 0;
 8001876:	4b26      	ldr	r3, [pc, #152]	@ (8001910 <HAL_UARTEx_RxEventCallback+0x470>)
 8001878:	2200      	movs	r2, #0
 800187a:	761a      	strb	r2, [r3, #24]
				if(pc_control.keyboard_values_2>7){
 800187c:	4b24      	ldr	r3, [pc, #144]	@ (8001910 <HAL_UARTEx_RxEventCallback+0x470>)
 800187e:	7a5b      	ldrb	r3, [r3, #9]
 8001880:	2b07      	cmp	r3, #7
 8001882:	d909      	bls.n	8001898 <HAL_UARTEx_RxEventCallback+0x3f8>
					pc_control.z = 1;
 8001884:	4b22      	ldr	r3, [pc, #136]	@ (8001910 <HAL_UARTEx_RxEventCallback+0x470>)
 8001886:	2201      	movs	r2, #1
 8001888:	75da      	strb	r2, [r3, #23]
					pc_control.keyboard_values_2= pc_control.keyboard_values_2 - 8;
 800188a:	4b21      	ldr	r3, [pc, #132]	@ (8001910 <HAL_UARTEx_RxEventCallback+0x470>)
 800188c:	7a5b      	ldrb	r3, [r3, #9]
 800188e:	3b08      	subs	r3, #8
 8001890:	b2da      	uxtb	r2, r3
 8001892:	4b1f      	ldr	r3, [pc, #124]	@ (8001910 <HAL_UARTEx_RxEventCallback+0x470>)
 8001894:	725a      	strb	r2, [r3, #9]
 8001896:	e002      	b.n	800189e <HAL_UARTEx_RxEventCallback+0x3fe>
					pc_control.z = 0;
 8001898:	4b1d      	ldr	r3, [pc, #116]	@ (8001910 <HAL_UARTEx_RxEventCallback+0x470>)
 800189a:	2200      	movs	r2, #0
 800189c:	75da      	strb	r2, [r3, #23]
				if(pc_control.keyboard_values_2>3){
 800189e:	4b1c      	ldr	r3, [pc, #112]	@ (8001910 <HAL_UARTEx_RxEventCallback+0x470>)
 80018a0:	7a5b      	ldrb	r3, [r3, #9]
 80018a2:	2b03      	cmp	r3, #3
 80018a4:	d909      	bls.n	80018ba <HAL_UARTEx_RxEventCallback+0x41a>
					pc_control.g = 1;
 80018a6:	4b1a      	ldr	r3, [pc, #104]	@ (8001910 <HAL_UARTEx_RxEventCallback+0x470>)
 80018a8:	2201      	movs	r2, #1
 80018aa:	759a      	strb	r2, [r3, #22]
					pc_control.keyboard_values_2= pc_control.keyboard_values_2 - 4;
 80018ac:	4b18      	ldr	r3, [pc, #96]	@ (8001910 <HAL_UARTEx_RxEventCallback+0x470>)
 80018ae:	7a5b      	ldrb	r3, [r3, #9]
 80018b0:	3b04      	subs	r3, #4
 80018b2:	b2da      	uxtb	r2, r3
 80018b4:	4b16      	ldr	r3, [pc, #88]	@ (8001910 <HAL_UARTEx_RxEventCallback+0x470>)
 80018b6:	725a      	strb	r2, [r3, #9]
 80018b8:	e002      	b.n	80018c0 <HAL_UARTEx_RxEventCallback+0x420>
					pc_control.g = 0;
 80018ba:	4b15      	ldr	r3, [pc, #84]	@ (8001910 <HAL_UARTEx_RxEventCallback+0x470>)
 80018bc:	2200      	movs	r2, #0
 80018be:	759a      	strb	r2, [r3, #22]
				if(pc_control.keyboard_values_2>1){
 80018c0:	4b13      	ldr	r3, [pc, #76]	@ (8001910 <HAL_UARTEx_RxEventCallback+0x470>)
 80018c2:	7a5b      	ldrb	r3, [r3, #9]
 80018c4:	2b01      	cmp	r3, #1
 80018c6:	d909      	bls.n	80018dc <HAL_UARTEx_RxEventCallback+0x43c>
					pc_control.f = 1;
 80018c8:	4b11      	ldr	r3, [pc, #68]	@ (8001910 <HAL_UARTEx_RxEventCallback+0x470>)
 80018ca:	2201      	movs	r2, #1
 80018cc:	755a      	strb	r2, [r3, #21]
					pc_control.keyboard_values_2= pc_control.keyboard_values_2 - 2;
 80018ce:	4b10      	ldr	r3, [pc, #64]	@ (8001910 <HAL_UARTEx_RxEventCallback+0x470>)
 80018d0:	7a5b      	ldrb	r3, [r3, #9]
 80018d2:	3b02      	subs	r3, #2
 80018d4:	b2da      	uxtb	r2, r3
 80018d6:	4b0e      	ldr	r3, [pc, #56]	@ (8001910 <HAL_UARTEx_RxEventCallback+0x470>)
 80018d8:	725a      	strb	r2, [r3, #9]
 80018da:	e002      	b.n	80018e2 <HAL_UARTEx_RxEventCallback+0x442>
					pc_control.f = 0;
 80018dc:	4b0c      	ldr	r3, [pc, #48]	@ (8001910 <HAL_UARTEx_RxEventCallback+0x470>)
 80018de:	2200      	movs	r2, #0
 80018e0:	755a      	strb	r2, [r3, #21]
				if(pc_control.keyboard_values_2 > 0){
 80018e2:	4b0b      	ldr	r3, [pc, #44]	@ (8001910 <HAL_UARTEx_RxEventCallback+0x470>)
 80018e4:	7a5b      	ldrb	r3, [r3, #9]
 80018e6:	2b00      	cmp	r3, #0
 80018e8:	d003      	beq.n	80018f2 <HAL_UARTEx_RxEventCallback+0x452>
					pc_control.r = 1;
 80018ea:	4b09      	ldr	r3, [pc, #36]	@ (8001910 <HAL_UARTEx_RxEventCallback+0x470>)
 80018ec:	2201      	movs	r2, #1
 80018ee:	751a      	strb	r2, [r3, #20]
 80018f0:	e002      	b.n	80018f8 <HAL_UARTEx_RxEventCallback+0x458>
					pc_control.r = 0;
 80018f2:	4b07      	ldr	r3, [pc, #28]	@ (8001910 <HAL_UARTEx_RxEventCallback+0x470>)
 80018f4:	2200      	movs	r2, #0
 80018f6:	751a      	strb	r2, [r3, #20]
		    	memcpy(&robot_position, (RxBuff_2 + frame_header_offset), map_data_len);
 80018f8:	4b06      	ldr	r3, [pc, #24]	@ (8001914 <HAL_UARTEx_RxEventCallback+0x474>)
 80018fa:	2267      	movs	r2, #103	@ 0x67
 80018fc:	4619      	mov	r1, r3
 80018fe:	4806      	ldr	r0, [pc, #24]	@ (8001918 <HAL_UARTEx_RxEventCallback+0x478>)
 8001900:	f00c f9f4 	bl	800dcec <memcpy>
		        break;
 8001904:	bf00      	nop
		    }
		}
	}
}
 8001906:	bf00      	nop
 8001908:	3710      	adds	r7, #16
 800190a:	46bd      	mov	sp, r7
 800190c:	bd80      	pop	{r7, pc}
 800190e:	bf00      	nop
 8001910:	2000059c 	.word	0x2000059c
 8001914:	200003f3 	.word	0x200003f3
 8001918:	20000530 	.word	0x20000530

0800191c <can_filter_init>:

extern CAN_HandleTypeDef hcan1;
extern CAN_HandleTypeDef hcan2;
// extern CAN_HandleTypeDef hcan2;

void can_filter_init(void) {                      // filtering mask code taken from DJI, doesn't actually filter anything
 800191c:	b580      	push	{r7, lr}
 800191e:	b08a      	sub	sp, #40	@ 0x28
 8001920:	af00      	add	r7, sp, #0
    CAN_FilterTypeDef can_filter_st;
    can_filter_st.FilterActivation = ENABLE;
 8001922:	2301      	movs	r3, #1
 8001924:	623b      	str	r3, [r7, #32]
    can_filter_st.FilterMode = CAN_FILTERMODE_IDMASK;
 8001926:	2300      	movs	r3, #0
 8001928:	61bb      	str	r3, [r7, #24]
    can_filter_st.FilterScale = CAN_FILTERSCALE_32BIT;
 800192a:	2301      	movs	r3, #1
 800192c:	61fb      	str	r3, [r7, #28]
    can_filter_st.FilterIdHigh = 0x0000;
 800192e:	2300      	movs	r3, #0
 8001930:	603b      	str	r3, [r7, #0]
    can_filter_st.FilterIdLow = 0x0000;
 8001932:	2300      	movs	r3, #0
 8001934:	607b      	str	r3, [r7, #4]
    can_filter_st.FilterMaskIdHigh = 0x0000;
 8001936:	2300      	movs	r3, #0
 8001938:	60bb      	str	r3, [r7, #8]
    can_filter_st.FilterMaskIdLow = 0x0000;
 800193a:	2300      	movs	r3, #0
 800193c:	60fb      	str	r3, [r7, #12]
    can_filter_st.FilterBank = 0;
 800193e:	2300      	movs	r3, #0
 8001940:	617b      	str	r3, [r7, #20]
    can_filter_st.FilterFIFOAssignment = CAN_RX_FIFO0;
 8001942:	2300      	movs	r3, #0
 8001944:	613b      	str	r3, [r7, #16]
    HAL_CAN_ConfigFilter(&hcan1, &can_filter_st);
 8001946:	463b      	mov	r3, r7
 8001948:	4619      	mov	r1, r3
 800194a:	480f      	ldr	r0, [pc, #60]	@ (8001988 <can_filter_init+0x6c>)
 800194c:	f003 fb9a 	bl	8005084 <HAL_CAN_ConfigFilter>
    HAL_CAN_Start(&hcan1);
 8001950:	480d      	ldr	r0, [pc, #52]	@ (8001988 <can_filter_init+0x6c>)
 8001952:	f003 fc77 	bl	8005244 <HAL_CAN_Start>
    HAL_CAN_ActivateNotification(&hcan1, CAN_IT_RX_FIFO0_MSG_PENDING);
 8001956:	2102      	movs	r1, #2
 8001958:	480b      	ldr	r0, [pc, #44]	@ (8001988 <can_filter_init+0x6c>)
 800195a:	f003 fea9 	bl	80056b0 <HAL_CAN_ActivateNotification>

    can_filter_st.SlaveStartFilterBank = 14;
 800195e:	230e      	movs	r3, #14
 8001960:	627b      	str	r3, [r7, #36]	@ 0x24
    can_filter_st.FilterBank = 14;
 8001962:	230e      	movs	r3, #14
 8001964:	617b      	str	r3, [r7, #20]
    HAL_CAN_ConfigFilter(&hcan2, &can_filter_st);
 8001966:	463b      	mov	r3, r7
 8001968:	4619      	mov	r1, r3
 800196a:	4808      	ldr	r0, [pc, #32]	@ (800198c <can_filter_init+0x70>)
 800196c:	f003 fb8a 	bl	8005084 <HAL_CAN_ConfigFilter>
    HAL_CAN_Start(&hcan2);
 8001970:	4806      	ldr	r0, [pc, #24]	@ (800198c <can_filter_init+0x70>)
 8001972:	f003 fc67 	bl	8005244 <HAL_CAN_Start>
    HAL_CAN_ActivateNotification(&hcan2, CAN_IT_RX_FIFO0_MSG_PENDING);
 8001976:	2102      	movs	r1, #2
 8001978:	4804      	ldr	r0, [pc, #16]	@ (800198c <can_filter_init+0x70>)
 800197a:	f003 fe99 	bl	80056b0 <HAL_CAN_ActivateNotification>
}
 800197e:	bf00      	nop
 8001980:	3728      	adds	r7, #40	@ 0x28
 8001982:	46bd      	mov	sp, r7
 8001984:	bd80      	pop	{r7, pc}
 8001986:	bf00      	nop
 8001988:	20000720 	.word	0x20000720
 800198c:	20000748 	.word	0x20000748

08001990 <imu_pwm_set>:
#include "bsp_imu_pwm.h"
#include "main.h"

void imu_pwm_set(uint16_t pwm)
{
 8001990:	b480      	push	{r7}
 8001992:	b083      	sub	sp, #12
 8001994:	af00      	add	r7, sp, #0
 8001996:	4603      	mov	r3, r0
 8001998:	80fb      	strh	r3, [r7, #6]
    TIM10->CCR1 = (pwm);
 800199a:	4a04      	ldr	r2, [pc, #16]	@ (80019ac <imu_pwm_set+0x1c>)
 800199c:	88fb      	ldrh	r3, [r7, #6]
 800199e:	6353      	str	r3, [r2, #52]	@ 0x34

}
 80019a0:	bf00      	nop
 80019a2:	370c      	adds	r7, #12
 80019a4:	46bd      	mov	sp, r7
 80019a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019aa:	4770      	bx	lr
 80019ac:	40014400 	.word	0x40014400

080019b0 <RC_init>:
#include "main.h"

extern UART_HandleTypeDef huart3;
extern DMA_HandleTypeDef hdma_usart3_rx;

void RC_init(uint8_t *rx1_buf, uint8_t *rx2_buf, uint16_t dma_buf_num) {
 80019b0:	b480      	push	{r7}
 80019b2:	b085      	sub	sp, #20
 80019b4:	af00      	add	r7, sp, #0
 80019b6:	60f8      	str	r0, [r7, #12]
 80019b8:	60b9      	str	r1, [r7, #8]
 80019ba:	4613      	mov	r3, r2
 80019bc:	80fb      	strh	r3, [r7, #6]
    SET_BIT(huart3.Instance->CR3, USART_CR3_DMAR);                 //enable the DMA transfer for the receiver request
 80019be:	4b27      	ldr	r3, [pc, #156]	@ (8001a5c <RC_init+0xac>)
 80019c0:	681b      	ldr	r3, [r3, #0]
 80019c2:	695a      	ldr	r2, [r3, #20]
 80019c4:	4b25      	ldr	r3, [pc, #148]	@ (8001a5c <RC_init+0xac>)
 80019c6:	681b      	ldr	r3, [r3, #0]
 80019c8:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80019cc:	615a      	str	r2, [r3, #20]
    __HAL_UART_ENABLE_IT(&huart3, UART_IT_IDLE);                  //enalbe idle interrupt
 80019ce:	4b23      	ldr	r3, [pc, #140]	@ (8001a5c <RC_init+0xac>)
 80019d0:	681b      	ldr	r3, [r3, #0]
 80019d2:	68da      	ldr	r2, [r3, #12]
 80019d4:	4b21      	ldr	r3, [pc, #132]	@ (8001a5c <RC_init+0xac>)
 80019d6:	681b      	ldr	r3, [r3, #0]
 80019d8:	f042 0210 	orr.w	r2, r2, #16
 80019dc:	60da      	str	r2, [r3, #12]
    __HAL_DMA_DISABLE(&hdma_usart3_rx);                   //disable DMA
 80019de:	4b20      	ldr	r3, [pc, #128]	@ (8001a60 <RC_init+0xb0>)
 80019e0:	681b      	ldr	r3, [r3, #0]
 80019e2:	681a      	ldr	r2, [r3, #0]
 80019e4:	4b1e      	ldr	r3, [pc, #120]	@ (8001a60 <RC_init+0xb0>)
 80019e6:	681b      	ldr	r3, [r3, #0]
 80019e8:	f022 0201 	bic.w	r2, r2, #1
 80019ec:	601a      	str	r2, [r3, #0]
    while(hdma_usart3_rx.Instance->CR & DMA_SxCR_EN) {
 80019ee:	e007      	b.n	8001a00 <RC_init+0x50>
        __HAL_DMA_DISABLE(&hdma_usart3_rx);
 80019f0:	4b1b      	ldr	r3, [pc, #108]	@ (8001a60 <RC_init+0xb0>)
 80019f2:	681b      	ldr	r3, [r3, #0]
 80019f4:	681a      	ldr	r2, [r3, #0]
 80019f6:	4b1a      	ldr	r3, [pc, #104]	@ (8001a60 <RC_init+0xb0>)
 80019f8:	681b      	ldr	r3, [r3, #0]
 80019fa:	f022 0201 	bic.w	r2, r2, #1
 80019fe:	601a      	str	r2, [r3, #0]
    while(hdma_usart3_rx.Instance->CR & DMA_SxCR_EN) {
 8001a00:	4b17      	ldr	r3, [pc, #92]	@ (8001a60 <RC_init+0xb0>)
 8001a02:	681b      	ldr	r3, [r3, #0]
 8001a04:	681b      	ldr	r3, [r3, #0]
 8001a06:	f003 0301 	and.w	r3, r3, #1
 8001a0a:	2b00      	cmp	r3, #0
 8001a0c:	d1f0      	bne.n	80019f0 <RC_init+0x40>
    }
    hdma_usart3_rx.Instance->PAR = (uint32_t) & (USART3->DR);                   //memory buffer 1
 8001a0e:	4b14      	ldr	r3, [pc, #80]	@ (8001a60 <RC_init+0xb0>)
 8001a10:	681b      	ldr	r3, [r3, #0]
 8001a12:	4a14      	ldr	r2, [pc, #80]	@ (8001a64 <RC_init+0xb4>)
 8001a14:	609a      	str	r2, [r3, #8]
    hdma_usart3_rx.Instance->M0AR = (uint32_t)(rx1_buf);                 //memory buffer 2
 8001a16:	4b12      	ldr	r3, [pc, #72]	@ (8001a60 <RC_init+0xb0>)
 8001a18:	681b      	ldr	r3, [r3, #0]
 8001a1a:	68fa      	ldr	r2, [r7, #12]
 8001a1c:	60da      	str	r2, [r3, #12]
    hdma_usart3_rx.Instance->M1AR = (uint32_t)(rx2_buf);                  //data length
 8001a1e:	4b10      	ldr	r3, [pc, #64]	@ (8001a60 <RC_init+0xb0>)
 8001a20:	681b      	ldr	r3, [r3, #0]
 8001a22:	68ba      	ldr	r2, [r7, #8]
 8001a24:	611a      	str	r2, [r3, #16]
    hdma_usart3_rx.Instance->NDTR = dma_buf_num;                 //enable double memory buffer
 8001a26:	4b0e      	ldr	r3, [pc, #56]	@ (8001a60 <RC_init+0xb0>)
 8001a28:	681b      	ldr	r3, [r3, #0]
 8001a2a:	88fa      	ldrh	r2, [r7, #6]
 8001a2c:	605a      	str	r2, [r3, #4]
    SET_BIT(hdma_usart3_rx.Instance->CR, DMA_SxCR_DBM);
 8001a2e:	4b0c      	ldr	r3, [pc, #48]	@ (8001a60 <RC_init+0xb0>)
 8001a30:	681b      	ldr	r3, [r3, #0]
 8001a32:	681a      	ldr	r2, [r3, #0]
 8001a34:	4b0a      	ldr	r3, [pc, #40]	@ (8001a60 <RC_init+0xb0>)
 8001a36:	681b      	ldr	r3, [r3, #0]
 8001a38:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 8001a3c:	601a      	str	r2, [r3, #0]
    __HAL_DMA_ENABLE(&hdma_usart3_rx);                 //enable DMA
 8001a3e:	4b08      	ldr	r3, [pc, #32]	@ (8001a60 <RC_init+0xb0>)
 8001a40:	681b      	ldr	r3, [r3, #0]
 8001a42:	681a      	ldr	r2, [r3, #0]
 8001a44:	4b06      	ldr	r3, [pc, #24]	@ (8001a60 <RC_init+0xb0>)
 8001a46:	681b      	ldr	r3, [r3, #0]
 8001a48:	f042 0201 	orr.w	r2, r2, #1
 8001a4c:	601a      	str	r2, [r3, #0]
}
 8001a4e:	bf00      	nop
 8001a50:	3714      	adds	r7, #20
 8001a52:	46bd      	mov	sp, r7
 8001a54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a58:	4770      	bx	lr
 8001a5a:	bf00      	nop
 8001a5c:	20000bac 	.word	0x20000bac
 8001a60:	20000cfc 	.word	0x20000cfc
 8001a64:	40004804 	.word	0x40004804

08001a68 <imu_temp_control_task>:
  * @brief          bmi088�¶ȿ���
  * @param[in]      argument: NULL
  * @retval         none
  */
void imu_temp_control_task(void const * argument)
{
 8001a68:	b580      	push	{r7, lr}
 8001a6a:	b084      	sub	sp, #16
 8001a6c:	af00      	add	r7, sp, #0
 8001a6e:	6078      	str	r0, [r7, #4]
    osDelay(500);
 8001a70:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001a74:	f009 f9e0 	bl	800ae38 <osDelay>
    //PID init
    PID_init(&imu_temp_pid, PID_POSITION, imu_temp_PID, TEMPERATURE_PID_MAX_OUT, TEMPERATURE_PID_MAX_IOUT);
 8001a78:	eddf 0a28 	vldr	s1, [pc, #160]	@ 8001b1c <imu_temp_control_task+0xb4>
 8001a7c:	ed9f 0a28 	vldr	s0, [pc, #160]	@ 8001b20 <imu_temp_control_task+0xb8>
 8001a80:	4a28      	ldr	r2, [pc, #160]	@ (8001b24 <imu_temp_control_task+0xbc>)
 8001a82:	2100      	movs	r1, #0
 8001a84:	4828      	ldr	r0, [pc, #160]	@ (8001b28 <imu_temp_control_task+0xc0>)
 8001a86:	f001 fa9d 	bl	8002fc4 <PID_init>

    //set spi frequency
    hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8001a8a:	4b28      	ldr	r3, [pc, #160]	@ (8001b2c <imu_temp_control_task+0xc4>)
 8001a8c:	2210      	movs	r2, #16
 8001a8e:	61da      	str	r2, [r3, #28]
    
    if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001a90:	4826      	ldr	r0, [pc, #152]	@ (8001b2c <imu_temp_control_task+0xc4>)
 8001a92:	f006 fbe8 	bl	8008266 <HAL_SPI_Init>
 8001a96:	4603      	mov	r3, r0
 8001a98:	2b00      	cmp	r3, #0
 8001a9a:	d001      	beq.n	8001aa0 <imu_temp_control_task+0x38>
    {
        Error_Handler();
 8001a9c:	f001 fa8c 	bl	8002fb8 <Error_Handler>
    }
    //get task handle, must enable 'xTaskGetHandle' in cubeMX
    INS_task_local_handler = xTaskGetHandle(pcTaskGetName(NULL));
 8001aa0:	2000      	movs	r0, #0
 8001aa2:	f00a fae7 	bl	800c074 <pcTaskGetName>
 8001aa6:	4603      	mov	r3, r0
 8001aa8:	4618      	mov	r0, r3
 8001aaa:	f00a fb77 	bl	800c19c <xTaskGetHandle>
 8001aae:	4603      	mov	r3, r0
 8001ab0:	4a1f      	ldr	r2, [pc, #124]	@ (8001b30 <imu_temp_control_task+0xc8>)
 8001ab2:	6013      	str	r3, [r2, #0]
    imu_start_flag = 1;
 8001ab4:	4b1f      	ldr	r3, [pc, #124]	@ (8001b34 <imu_temp_control_task+0xcc>)
 8001ab6:	2201      	movs	r2, #1
 8001ab8:	701a      	strb	r2, [r3, #0]
    while(1)
    {

        //wait for task waked up
        while (ulTaskNotifyTake(pdTRUE, portMAX_DELAY) != pdPASS) {
 8001aba:	bf00      	nop
 8001abc:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001ac0:	2001      	movs	r0, #1
 8001ac2:	f00a ff97 	bl	800c9f4 <ulTaskNotifyTake>
 8001ac6:	4603      	mov	r3, r0
 8001ac8:	2b01      	cmp	r3, #1
 8001aca:	d1f7      	bne.n	8001abc <imu_temp_control_task+0x54>

        }
        uint16_t tempPWM;
        //calculate PID
        PID_calc(&imu_temp_pid, IMU_get_temp(), 40.0f);
 8001acc:	f7fe ff4e 	bl	800096c <IMU_get_temp>
 8001ad0:	eef0 7a40 	vmov.f32	s15, s0
 8001ad4:	eddf 0a18 	vldr	s1, [pc, #96]	@ 8001b38 <imu_temp_control_task+0xd0>
 8001ad8:	eeb0 0a67 	vmov.f32	s0, s15
 8001adc:	4812      	ldr	r0, [pc, #72]	@ (8001b28 <imu_temp_control_task+0xc0>)
 8001ade:	f001 fac8 	bl	8003072 <PID_calc>
        if (imu_temp_pid.out < 0.0f)
 8001ae2:	4b11      	ldr	r3, [pc, #68]	@ (8001b28 <imu_temp_control_task+0xc0>)
 8001ae4:	edd3 7a08 	vldr	s15, [r3, #32]
 8001ae8:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001aec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001af0:	d503      	bpl.n	8001afa <imu_temp_control_task+0x92>
        {
            imu_temp_pid.out = 0.0f;
 8001af2:	4b0d      	ldr	r3, [pc, #52]	@ (8001b28 <imu_temp_control_task+0xc0>)
 8001af4:	f04f 0200 	mov.w	r2, #0
 8001af8:	621a      	str	r2, [r3, #32]
        }
        tempPWM = (uint16_t)imu_temp_pid.out;
 8001afa:	4b0b      	ldr	r3, [pc, #44]	@ (8001b28 <imu_temp_control_task+0xc0>)
 8001afc:	edd3 7a08 	vldr	s15, [r3, #32]
 8001b00:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001b04:	ee17 3a90 	vmov	r3, s15
 8001b08:	81fb      	strh	r3, [r7, #14]
        IMU_temp_PWM(tempPWM);
 8001b0a:	89fb      	ldrh	r3, [r7, #14]
 8001b0c:	4618      	mov	r0, r3
 8001b0e:	f7ff ff3f 	bl	8001990 <imu_pwm_set>
        osDelay(5);
 8001b12:	2005      	movs	r0, #5
 8001b14:	f009 f990 	bl	800ae38 <osDelay>
    {
 8001b18:	e7cf      	b.n	8001aba <imu_temp_control_task+0x52>
 8001b1a:	bf00      	nop
 8001b1c:	45898000 	.word	0x45898000
 8001b20:	458ca000 	.word	0x458ca000
 8001b24:	0800e61c 	.word	0x0800e61c
 8001b28:	200006c8 	.word	0x200006c8
 8001b2c:	200007c4 	.word	0x200007c4
 8001b30:	200006c0 	.word	0x200006c0
 8001b34:	200006c4 	.word	0x200006c4
 8001b38:	42200000 	.word	0x42200000

08001b3c <HAL_GPIO_EXTI_Callback>:
    }
}


void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001b3c:	b580      	push	{r7, lr}
 8001b3e:	b082      	sub	sp, #8
 8001b40:	af00      	add	r7, sp, #0
 8001b42:	4603      	mov	r3, r0
 8001b44:	80fb      	strh	r3, [r7, #6]
    if (GPIO_Pin == INT1_ACCEL_Pin)
 8001b46:	4b12      	ldr	r3, [pc, #72]	@ (8001b90 <HAL_GPIO_EXTI_Callback+0x54>)
 8001b48:	881b      	ldrh	r3, [r3, #0]
 8001b4a:	88fa      	ldrh	r2, [r7, #6]
 8001b4c:	429a      	cmp	r2, r3
 8001b4e:	d11b      	bne.n	8001b88 <HAL_GPIO_EXTI_Callback+0x4c>
    {

        if(imu_start_flag)
 8001b50:	4b10      	ldr	r3, [pc, #64]	@ (8001b94 <HAL_GPIO_EXTI_Callback+0x58>)
 8001b52:	781b      	ldrb	r3, [r3, #0]
 8001b54:	b2db      	uxtb	r3, r3
 8001b56:	2b00      	cmp	r3, #0
 8001b58:	d016      	beq.n	8001b88 <HAL_GPIO_EXTI_Callback+0x4c>
        {
            //wake up the task
            if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 8001b5a:	f00a febd 	bl	800c8d8 <xTaskGetSchedulerState>
 8001b5e:	4603      	mov	r3, r0
 8001b60:	2b01      	cmp	r3, #1
 8001b62:	d011      	beq.n	8001b88 <HAL_GPIO_EXTI_Callback+0x4c>
            {
                static BaseType_t xHigherPriorityTaskWoken;
                vTaskNotifyGiveFromISR(INS_task_local_handler, &xHigherPriorityTaskWoken);
 8001b64:	4b0c      	ldr	r3, [pc, #48]	@ (8001b98 <HAL_GPIO_EXTI_Callback+0x5c>)
 8001b66:	681b      	ldr	r3, [r3, #0]
 8001b68:	490c      	ldr	r1, [pc, #48]	@ (8001b9c <HAL_GPIO_EXTI_Callback+0x60>)
 8001b6a:	4618      	mov	r0, r3
 8001b6c:	f00a ff8e 	bl	800ca8c <vTaskNotifyGiveFromISR>
                portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 8001b70:	4b0a      	ldr	r3, [pc, #40]	@ (8001b9c <HAL_GPIO_EXTI_Callback+0x60>)
 8001b72:	681b      	ldr	r3, [r3, #0]
 8001b74:	2b00      	cmp	r3, #0
 8001b76:	d007      	beq.n	8001b88 <HAL_GPIO_EXTI_Callback+0x4c>
 8001b78:	4b09      	ldr	r3, [pc, #36]	@ (8001ba0 <HAL_GPIO_EXTI_Callback+0x64>)
 8001b7a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8001b7e:	601a      	str	r2, [r3, #0]
 8001b80:	f3bf 8f4f 	dsb	sy
 8001b84:	f3bf 8f6f 	isb	sy
    }
    else if (GPIO_Pin == INT1_GRYO_Pin)
    {

    }
}
 8001b88:	bf00      	nop
 8001b8a:	3708      	adds	r7, #8
 8001b8c:	46bd      	mov	sp, r7
 8001b8e:	bd80      	pop	{r7, pc}
 8001b90:	2000000e 	.word	0x2000000e
 8001b94:	200006c4 	.word	0x200006c4
 8001b98:	200006c0 	.word	0x200006c0
 8001b9c:	20000710 	.word	0x20000710
 8001ba0:	e000ed04 	.word	0xe000ed04

08001ba4 <ist8310_init>:
/**
  * @brief          initialize ist8310
  * @param[in]      none
  * @retval         error value
  */
uint8_t ist8310_init(void) {
 8001ba4:	b580      	push	{r7, lr}
 8001ba6:	b082      	sub	sp, #8
 8001ba8:	af00      	add	r7, sp, #0
    static const uint8_t wait_time = 150;
    static const uint8_t sleepTime = 50;
    uint8_t res = 0;
 8001baa:	2300      	movs	r3, #0
 8001bac:	71bb      	strb	r3, [r7, #6]
    uint8_t writeNum = 0;
 8001bae:	2300      	movs	r3, #0
 8001bb0:	71fb      	strb	r3, [r7, #7]

    ist8310_GPIO_init();
 8001bb2:	f000 f8bd 	bl	8001d30 <ist8310_GPIO_init>
    ist8310_com_init();
 8001bb6:	f000 f8c2 	bl	8001d3e <ist8310_com_init>

    ist8310_RST_L();
 8001bba:	f000 f97b 	bl	8001eb4 <ist8310_RST_L>
    ist8310_delay_ms(sleepTime);
 8001bbe:	4b30      	ldr	r3, [pc, #192]	@ (8001c80 <ist8310_init+0xdc>)
 8001bc0:	781b      	ldrb	r3, [r3, #0]
 8001bc2:	4618      	mov	r0, r3
 8001bc4:	f000 f916 	bl	8001df4 <ist8310_delay_ms>
    ist8310_RST_H();
 8001bc8:	f000 f968 	bl	8001e9c <ist8310_RST_H>
    ist8310_delay_ms(sleepTime);
 8001bcc:	4b2c      	ldr	r3, [pc, #176]	@ (8001c80 <ist8310_init+0xdc>)
 8001bce:	781b      	ldrb	r3, [r3, #0]
 8001bd0:	4618      	mov	r0, r3
 8001bd2:	f000 f90f 	bl	8001df4 <ist8310_delay_ms>

    res = ist8310_IIC_read_single_reg(IST8310_WHO_AM_I);
 8001bd6:	2000      	movs	r0, #0
 8001bd8:	f000 f8b8 	bl	8001d4c <ist8310_IIC_read_single_reg>
 8001bdc:	4603      	mov	r3, r0
 8001bde:	71bb      	strb	r3, [r7, #6]
    if (res != IST8310_WHO_AM_I_VALUE) {
 8001be0:	79bb      	ldrb	r3, [r7, #6]
 8001be2:	2b10      	cmp	r3, #16
 8001be4:	d001      	beq.n	8001bea <ist8310_init+0x46>
        return IST8310_NO_SENSOR;
 8001be6:	2340      	movs	r3, #64	@ 0x40
 8001be8:	e045      	b.n	8001c76 <ist8310_init+0xd2>
    }
    //set mpu6500 sonsor config and check
    for (writeNum = 0; writeNum < IST8310_WRITE_REG_NUM; writeNum++) {
 8001bea:	2300      	movs	r3, #0
 8001bec:	71fb      	strb	r3, [r7, #7]
 8001bee:	e03e      	b.n	8001c6e <ist8310_init+0xca>
        ist8310_IIC_write_single_reg(ist8310_write_reg_data_error[writeNum][0], ist8310_write_reg_data_error[writeNum][1]);
 8001bf0:	79fa      	ldrb	r2, [r7, #7]
 8001bf2:	4924      	ldr	r1, [pc, #144]	@ (8001c84 <ist8310_init+0xe0>)
 8001bf4:	4613      	mov	r3, r2
 8001bf6:	005b      	lsls	r3, r3, #1
 8001bf8:	4413      	add	r3, r2
 8001bfa:	440b      	add	r3, r1
 8001bfc:	7818      	ldrb	r0, [r3, #0]
 8001bfe:	79fa      	ldrb	r2, [r7, #7]
 8001c00:	4920      	ldr	r1, [pc, #128]	@ (8001c84 <ist8310_init+0xe0>)
 8001c02:	4613      	mov	r3, r2
 8001c04:	005b      	lsls	r3, r3, #1
 8001c06:	4413      	add	r3, r2
 8001c08:	440b      	add	r3, r1
 8001c0a:	3301      	adds	r3, #1
 8001c0c:	781b      	ldrb	r3, [r3, #0]
 8001c0e:	4619      	mov	r1, r3
 8001c10:	f000 f8b8 	bl	8001d84 <ist8310_IIC_write_single_reg>
        ist8310_delay_us(wait_time);
 8001c14:	4b1c      	ldr	r3, [pc, #112]	@ (8001c88 <ist8310_init+0xe4>)
 8001c16:	781b      	ldrb	r3, [r3, #0]
 8001c18:	4618      	mov	r0, r3
 8001c1a:	f000 f8f9 	bl	8001e10 <ist8310_delay_us>
        res = ist8310_IIC_read_single_reg(ist8310_write_reg_data_error[writeNum][0]);
 8001c1e:	79fa      	ldrb	r2, [r7, #7]
 8001c20:	4918      	ldr	r1, [pc, #96]	@ (8001c84 <ist8310_init+0xe0>)
 8001c22:	4613      	mov	r3, r2
 8001c24:	005b      	lsls	r3, r3, #1
 8001c26:	4413      	add	r3, r2
 8001c28:	440b      	add	r3, r1
 8001c2a:	781b      	ldrb	r3, [r3, #0]
 8001c2c:	4618      	mov	r0, r3
 8001c2e:	f000 f88d 	bl	8001d4c <ist8310_IIC_read_single_reg>
 8001c32:	4603      	mov	r3, r0
 8001c34:	71bb      	strb	r3, [r7, #6]
        ist8310_delay_us(wait_time);
 8001c36:	4b14      	ldr	r3, [pc, #80]	@ (8001c88 <ist8310_init+0xe4>)
 8001c38:	781b      	ldrb	r3, [r3, #0]
 8001c3a:	4618      	mov	r0, r3
 8001c3c:	f000 f8e8 	bl	8001e10 <ist8310_delay_us>
        if (res != ist8310_write_reg_data_error[writeNum][1]) {
 8001c40:	79fa      	ldrb	r2, [r7, #7]
 8001c42:	4910      	ldr	r1, [pc, #64]	@ (8001c84 <ist8310_init+0xe0>)
 8001c44:	4613      	mov	r3, r2
 8001c46:	005b      	lsls	r3, r3, #1
 8001c48:	4413      	add	r3, r2
 8001c4a:	440b      	add	r3, r1
 8001c4c:	3301      	adds	r3, #1
 8001c4e:	781b      	ldrb	r3, [r3, #0]
 8001c50:	79ba      	ldrb	r2, [r7, #6]
 8001c52:	429a      	cmp	r2, r3
 8001c54:	d008      	beq.n	8001c68 <ist8310_init+0xc4>
            return ist8310_write_reg_data_error[writeNum][2];
 8001c56:	79fa      	ldrb	r2, [r7, #7]
 8001c58:	490a      	ldr	r1, [pc, #40]	@ (8001c84 <ist8310_init+0xe0>)
 8001c5a:	4613      	mov	r3, r2
 8001c5c:	005b      	lsls	r3, r3, #1
 8001c5e:	4413      	add	r3, r2
 8001c60:	440b      	add	r3, r1
 8001c62:	3302      	adds	r3, #2
 8001c64:	781b      	ldrb	r3, [r3, #0]
 8001c66:	e006      	b.n	8001c76 <ist8310_init+0xd2>
    for (writeNum = 0; writeNum < IST8310_WRITE_REG_NUM; writeNum++) {
 8001c68:	79fb      	ldrb	r3, [r7, #7]
 8001c6a:	3301      	adds	r3, #1
 8001c6c:	71fb      	strb	r3, [r7, #7]
 8001c6e:	79fb      	ldrb	r3, [r7, #7]
 8001c70:	2b03      	cmp	r3, #3
 8001c72:	d9bd      	bls.n	8001bf0 <ist8310_init+0x4c>
        }
    }
    return IST8310_NO_ERROR;
 8001c74:	2300      	movs	r3, #0
}
 8001c76:	4618      	mov	r0, r3
 8001c78:	3708      	adds	r7, #8
 8001c7a:	46bd      	mov	sp, r7
 8001c7c:	bd80      	pop	{r7, pc}
 8001c7e:	bf00      	nop
 8001c80:	0800e634 	.word	0x0800e634
 8001c84:	0800e628 	.word	0x0800e628
 8001c88:	0800e635 	.word	0x0800e635

08001c8c <ist8310_read_mag>:
/**
  * @brief          read mag magnetic field strength data of IST8310 by I2C
  * @param[out]     mag variable
  * @retval         none
  */
void ist8310_read_mag(float mag[3]) {
 8001c8c:	b580      	push	{r7, lr}
 8001c8e:	b084      	sub	sp, #16
 8001c90:	af00      	add	r7, sp, #0
 8001c92:	6078      	str	r0, [r7, #4]
    uint8_t buf[6];
    int16_t temp_ist8310_data = 0;
 8001c94:	2300      	movs	r3, #0
 8001c96:	81fb      	strh	r3, [r7, #14]
    //read the "DATAXL" register (0x03)
    ist8310_IIC_read_muli_reg(0x03, buf, 6);
 8001c98:	f107 0308 	add.w	r3, r7, #8
 8001c9c:	2206      	movs	r2, #6
 8001c9e:	4619      	mov	r1, r3
 8001ca0:	2003      	movs	r0, #3
 8001ca2:	f000 f88b 	bl	8001dbc <ist8310_IIC_read_muli_reg>

    temp_ist8310_data = (int16_t)((buf[1] << 8) | buf[0]);
 8001ca6:	7a7b      	ldrb	r3, [r7, #9]
 8001ca8:	021b      	lsls	r3, r3, #8
 8001caa:	b21a      	sxth	r2, r3
 8001cac:	7a3b      	ldrb	r3, [r7, #8]
 8001cae:	b21b      	sxth	r3, r3
 8001cb0:	4313      	orrs	r3, r2
 8001cb2:	81fb      	strh	r3, [r7, #14]
    mag[0] = MAG_SEN * temp_ist8310_data;
 8001cb4:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001cb8:	ee07 3a90 	vmov	s15, r3
 8001cbc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001cc0:	ed9f 7a1a 	vldr	s14, [pc, #104]	@ 8001d2c <ist8310_read_mag+0xa0>
 8001cc4:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	edc3 7a00 	vstr	s15, [r3]
    temp_ist8310_data = (int16_t)((buf[3] << 8) | buf[2]);
 8001cce:	7afb      	ldrb	r3, [r7, #11]
 8001cd0:	021b      	lsls	r3, r3, #8
 8001cd2:	b21a      	sxth	r2, r3
 8001cd4:	7abb      	ldrb	r3, [r7, #10]
 8001cd6:	b21b      	sxth	r3, r3
 8001cd8:	4313      	orrs	r3, r2
 8001cda:	81fb      	strh	r3, [r7, #14]
    mag[1] = MAG_SEN * temp_ist8310_data;
 8001cdc:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001ce0:	ee07 3a90 	vmov	s15, r3
 8001ce4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	3304      	adds	r3, #4
 8001cec:	ed9f 7a0f 	vldr	s14, [pc, #60]	@ 8001d2c <ist8310_read_mag+0xa0>
 8001cf0:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001cf4:	edc3 7a00 	vstr	s15, [r3]
    temp_ist8310_data = (int16_t)((buf[5] << 8) | buf[4]);
 8001cf8:	7b7b      	ldrb	r3, [r7, #13]
 8001cfa:	021b      	lsls	r3, r3, #8
 8001cfc:	b21a      	sxth	r2, r3
 8001cfe:	7b3b      	ldrb	r3, [r7, #12]
 8001d00:	b21b      	sxth	r3, r3
 8001d02:	4313      	orrs	r3, r2
 8001d04:	81fb      	strh	r3, [r7, #14]
    mag[2] = MAG_SEN * temp_ist8310_data;
 8001d06:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001d0a:	ee07 3a90 	vmov	s15, r3
 8001d0e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	3308      	adds	r3, #8
 8001d16:	ed9f 7a05 	vldr	s14, [pc, #20]	@ 8001d2c <ist8310_read_mag+0xa0>
 8001d1a:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001d1e:	edc3 7a00 	vstr	s15, [r3]
}
 8001d22:	bf00      	nop
 8001d24:	3710      	adds	r7, #16
 8001d26:	46bd      	mov	sp, r7
 8001d28:	bd80      	pop	{r7, pc}
 8001d2a:	bf00      	nop
 8001d2c:	3e99999a 	.word	0x3e99999a

08001d30 <ist8310_GPIO_init>:
  * @brief          initialize ist8310 gpio.
  * @param[in]      none
  * @retval         none
  */
void ist8310_GPIO_init(void)
{
 8001d30:	b480      	push	{r7}
 8001d32:	af00      	add	r7, sp, #0

}
 8001d34:	bf00      	nop
 8001d36:	46bd      	mov	sp, r7
 8001d38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d3c:	4770      	bx	lr

08001d3e <ist8310_com_init>:
  * @brief          initialize ist8310 communication interface
  * @param[in]      none
  * @retval         none
  */
void ist8310_com_init(void)
{
 8001d3e:	b480      	push	{r7}
 8001d40:	af00      	add	r7, sp, #0
}
 8001d42:	bf00      	nop
 8001d44:	46bd      	mov	sp, r7
 8001d46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d4a:	4770      	bx	lr

08001d4c <ist8310_IIC_read_single_reg>:
  * @brief          read a byte of ist8310 by i2c
  * @param[in]      register address
  * @retval         value of the register
  */
uint8_t ist8310_IIC_read_single_reg(uint8_t reg)
{
 8001d4c:	b580      	push	{r7, lr}
 8001d4e:	b088      	sub	sp, #32
 8001d50:	af04      	add	r7, sp, #16
 8001d52:	4603      	mov	r3, r0
 8001d54:	71fb      	strb	r3, [r7, #7]
    uint8_t res = 0;
 8001d56:	2300      	movs	r3, #0
 8001d58:	73fb      	strb	r3, [r7, #15]
    HAL_I2C_Mem_Read(&hi2c3, IST8310_IIC_ADDRESS <<1, reg,I2C_MEMADD_SIZE_8BIT,&res,1,10);
 8001d5a:	79fb      	ldrb	r3, [r7, #7]
 8001d5c:	b29a      	uxth	r2, r3
 8001d5e:	230a      	movs	r3, #10
 8001d60:	9302      	str	r3, [sp, #8]
 8001d62:	2301      	movs	r3, #1
 8001d64:	9301      	str	r3, [sp, #4]
 8001d66:	f107 030f 	add.w	r3, r7, #15
 8001d6a:	9300      	str	r3, [sp, #0]
 8001d6c:	2301      	movs	r3, #1
 8001d6e:	211c      	movs	r1, #28
 8001d70:	4803      	ldr	r0, [pc, #12]	@ (8001d80 <ist8310_IIC_read_single_reg+0x34>)
 8001d72:	f005 f813 	bl	8006d9c <HAL_I2C_Mem_Read>
    return res;
 8001d76:	7bfb      	ldrb	r3, [r7, #15]
}
 8001d78:	4618      	mov	r0, r3
 8001d7a:	3710      	adds	r7, #16
 8001d7c:	46bd      	mov	sp, r7
 8001d7e:	bd80      	pop	{r7, pc}
 8001d80:	20000770 	.word	0x20000770

08001d84 <ist8310_IIC_write_single_reg>:
  * @param[in]      register address
  * @param[in]      write value
  * @retval         value of the register
  */
void ist8310_IIC_write_single_reg(uint8_t reg, uint8_t data)
{
 8001d84:	b580      	push	{r7, lr}
 8001d86:	b086      	sub	sp, #24
 8001d88:	af04      	add	r7, sp, #16
 8001d8a:	4603      	mov	r3, r0
 8001d8c:	460a      	mov	r2, r1
 8001d8e:	71fb      	strb	r3, [r7, #7]
 8001d90:	4613      	mov	r3, r2
 8001d92:	71bb      	strb	r3, [r7, #6]
    HAL_I2C_Mem_Write(&hi2c3, IST8310_IIC_ADDRESS <<1, reg,I2C_MEMADD_SIZE_8BIT,&data,1,10);
 8001d94:	79fb      	ldrb	r3, [r7, #7]
 8001d96:	b29a      	uxth	r2, r3
 8001d98:	230a      	movs	r3, #10
 8001d9a:	9302      	str	r3, [sp, #8]
 8001d9c:	2301      	movs	r3, #1
 8001d9e:	9301      	str	r3, [sp, #4]
 8001da0:	1dbb      	adds	r3, r7, #6
 8001da2:	9300      	str	r3, [sp, #0]
 8001da4:	2301      	movs	r3, #1
 8001da6:	211c      	movs	r1, #28
 8001da8:	4803      	ldr	r0, [pc, #12]	@ (8001db8 <ist8310_IIC_write_single_reg+0x34>)
 8001daa:	f004 fefd 	bl	8006ba8 <HAL_I2C_Mem_Write>
}
 8001dae:	bf00      	nop
 8001db0:	3708      	adds	r7, #8
 8001db2:	46bd      	mov	sp, r7
 8001db4:	bd80      	pop	{r7, pc}
 8001db6:	bf00      	nop
 8001db8:	20000770 	.word	0x20000770

08001dbc <ist8310_IIC_read_muli_reg>:
  * @param[out]     read buffer
  * @param[in]      Size Amount of data to be read
  * @retval         none
  */
void ist8310_IIC_read_muli_reg(uint8_t reg, uint8_t *buf, uint8_t len)
{
 8001dbc:	b580      	push	{r7, lr}
 8001dbe:	b086      	sub	sp, #24
 8001dc0:	af04      	add	r7, sp, #16
 8001dc2:	4603      	mov	r3, r0
 8001dc4:	6039      	str	r1, [r7, #0]
 8001dc6:	71fb      	strb	r3, [r7, #7]
 8001dc8:	4613      	mov	r3, r2
 8001dca:	71bb      	strb	r3, [r7, #6]
    HAL_I2C_Mem_Read(&hi2c3, IST8310_IIC_ADDRESS <<1, reg,I2C_MEMADD_SIZE_8BIT,buf,len,10);
 8001dcc:	79fb      	ldrb	r3, [r7, #7]
 8001dce:	b29a      	uxth	r2, r3
 8001dd0:	79bb      	ldrb	r3, [r7, #6]
 8001dd2:	b29b      	uxth	r3, r3
 8001dd4:	210a      	movs	r1, #10
 8001dd6:	9102      	str	r1, [sp, #8]
 8001dd8:	9301      	str	r3, [sp, #4]
 8001dda:	683b      	ldr	r3, [r7, #0]
 8001ddc:	9300      	str	r3, [sp, #0]
 8001dde:	2301      	movs	r3, #1
 8001de0:	211c      	movs	r1, #28
 8001de2:	4803      	ldr	r0, [pc, #12]	@ (8001df0 <ist8310_IIC_read_muli_reg+0x34>)
 8001de4:	f004 ffda 	bl	8006d9c <HAL_I2C_Mem_Read>
}
 8001de8:	bf00      	nop
 8001dea:	3708      	adds	r7, #8
 8001dec:	46bd      	mov	sp, r7
 8001dee:	bd80      	pop	{r7, pc}
 8001df0:	20000770 	.word	0x20000770

08001df4 <ist8310_delay_ms>:
  * @brief          delay x millisecond
  * @param[in]      ms: ms millisecond
  * @retval         none
  */
void ist8310_delay_ms(uint16_t ms)
{
 8001df4:	b580      	push	{r7, lr}
 8001df6:	b082      	sub	sp, #8
 8001df8:	af00      	add	r7, sp, #0
 8001dfa:	4603      	mov	r3, r0
 8001dfc:	80fb      	strh	r3, [r7, #6]
    HAL_Delay(ms);
 8001dfe:	88fb      	ldrh	r3, [r7, #6]
 8001e00:	4618      	mov	r0, r3
 8001e02:	f003 f81f 	bl	8004e44 <HAL_Delay>
}
 8001e06:	bf00      	nop
 8001e08:	3708      	adds	r7, #8
 8001e0a:	46bd      	mov	sp, r7
 8001e0c:	bd80      	pop	{r7, pc}
	...

08001e10 <ist8310_delay_us>:
  * @brief          delay x microsecond
  * @param[in]      us: us microsecond
  * @retval         none
  */
void ist8310_delay_us(uint16_t us)
{
 8001e10:	b480      	push	{r7}
 8001e12:	b089      	sub	sp, #36	@ 0x24
 8001e14:	af00      	add	r7, sp, #0
 8001e16:	4603      	mov	r3, r0
 8001e18:	80fb      	strh	r3, [r7, #6]
    uint32_t ticks = 0;
 8001e1a:	2300      	movs	r3, #0
 8001e1c:	617b      	str	r3, [r7, #20]
    uint32_t told = 0, tnow = 0, tcnt = 0;
 8001e1e:	2300      	movs	r3, #0
 8001e20:	61fb      	str	r3, [r7, #28]
 8001e22:	2300      	movs	r3, #0
 8001e24:	613b      	str	r3, [r7, #16]
 8001e26:	2300      	movs	r3, #0
 8001e28:	61bb      	str	r3, [r7, #24]
    uint32_t reload = 0;
 8001e2a:	2300      	movs	r3, #0
 8001e2c:	60fb      	str	r3, [r7, #12]
    reload = SysTick->LOAD;
 8001e2e:	4b1a      	ldr	r3, [pc, #104]	@ (8001e98 <ist8310_delay_us+0x88>)
 8001e30:	685b      	ldr	r3, [r3, #4]
 8001e32:	60fb      	str	r3, [r7, #12]
    ticks = us * 72;
 8001e34:	88fa      	ldrh	r2, [r7, #6]
 8001e36:	4613      	mov	r3, r2
 8001e38:	00db      	lsls	r3, r3, #3
 8001e3a:	4413      	add	r3, r2
 8001e3c:	00db      	lsls	r3, r3, #3
 8001e3e:	617b      	str	r3, [r7, #20]
    told = SysTick->VAL;
 8001e40:	4b15      	ldr	r3, [pc, #84]	@ (8001e98 <ist8310_delay_us+0x88>)
 8001e42:	689b      	ldr	r3, [r3, #8]
 8001e44:	61fb      	str	r3, [r7, #28]
    while (1)
    {
        tnow = SysTick->VAL;
 8001e46:	4b14      	ldr	r3, [pc, #80]	@ (8001e98 <ist8310_delay_us+0x88>)
 8001e48:	689b      	ldr	r3, [r3, #8]
 8001e4a:	613b      	str	r3, [r7, #16]
        if (tnow != told)
 8001e4c:	693a      	ldr	r2, [r7, #16]
 8001e4e:	69fb      	ldr	r3, [r7, #28]
 8001e50:	429a      	cmp	r2, r3
 8001e52:	d0f8      	beq.n	8001e46 <ist8310_delay_us+0x36>
        {
            if (tnow < told)
 8001e54:	693a      	ldr	r2, [r7, #16]
 8001e56:	69fb      	ldr	r3, [r7, #28]
 8001e58:	429a      	cmp	r2, r3
 8001e5a:	d206      	bcs.n	8001e6a <ist8310_delay_us+0x5a>
            {
                tcnt += told - tnow;
 8001e5c:	69fa      	ldr	r2, [r7, #28]
 8001e5e:	693b      	ldr	r3, [r7, #16]
 8001e60:	1ad3      	subs	r3, r2, r3
 8001e62:	69ba      	ldr	r2, [r7, #24]
 8001e64:	4413      	add	r3, r2
 8001e66:	61bb      	str	r3, [r7, #24]
 8001e68:	e007      	b.n	8001e7a <ist8310_delay_us+0x6a>
            }
            else
            {
                tcnt += reload - tnow + told;
 8001e6a:	68fa      	ldr	r2, [r7, #12]
 8001e6c:	693b      	ldr	r3, [r7, #16]
 8001e6e:	1ad2      	subs	r2, r2, r3
 8001e70:	69fb      	ldr	r3, [r7, #28]
 8001e72:	4413      	add	r3, r2
 8001e74:	69ba      	ldr	r2, [r7, #24]
 8001e76:	4413      	add	r3, r2
 8001e78:	61bb      	str	r3, [r7, #24]
            }
            told = tnow;
 8001e7a:	693b      	ldr	r3, [r7, #16]
 8001e7c:	61fb      	str	r3, [r7, #28]
            if (tcnt >= ticks)
 8001e7e:	69ba      	ldr	r2, [r7, #24]
 8001e80:	697b      	ldr	r3, [r7, #20]
 8001e82:	429a      	cmp	r2, r3
 8001e84:	d200      	bcs.n	8001e88 <ist8310_delay_us+0x78>
        tnow = SysTick->VAL;
 8001e86:	e7de      	b.n	8001e46 <ist8310_delay_us+0x36>
            {
                break;
 8001e88:	bf00      	nop
            }
        }
    }
}
 8001e8a:	bf00      	nop
 8001e8c:	3724      	adds	r7, #36	@ 0x24
 8001e8e:	46bd      	mov	sp, r7
 8001e90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e94:	4770      	bx	lr
 8001e96:	bf00      	nop
 8001e98:	e000e010 	.word	0xe000e010

08001e9c <ist8310_RST_H>:
  * @brief          set the RSTN PIN to 1
  * @param[in]      none
  * @retval         none
  */
void ist8310_RST_H(void)
{
 8001e9c:	b580      	push	{r7, lr}
 8001e9e:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(GPIOG, GPIO_PIN_6, GPIO_PIN_SET);
 8001ea0:	2201      	movs	r2, #1
 8001ea2:	2140      	movs	r1, #64	@ 0x40
 8001ea4:	4802      	ldr	r0, [pc, #8]	@ (8001eb0 <ist8310_RST_H+0x14>)
 8001ea6:	f004 fd09 	bl	80068bc <HAL_GPIO_WritePin>
}
 8001eaa:	bf00      	nop
 8001eac:	bd80      	pop	{r7, pc}
 8001eae:	bf00      	nop
 8001eb0:	40021800 	.word	0x40021800

08001eb4 <ist8310_RST_L>:
  * @brief          set the RSTN PIN to 0
  * @param[in]      none
  * @retval         none
  */
extern void ist8310_RST_L(void)
{
 8001eb4:	b580      	push	{r7, lr}
 8001eb6:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(GPIOG, GPIO_PIN_6, GPIO_PIN_RESET);
 8001eb8:	2200      	movs	r2, #0
 8001eba:	2140      	movs	r1, #64	@ 0x40
 8001ebc:	4802      	ldr	r0, [pc, #8]	@ (8001ec8 <ist8310_RST_L+0x14>)
 8001ebe:	f004 fcfd 	bl	80068bc <HAL_GPIO_WritePin>
}
 8001ec2:	bf00      	nop
 8001ec4:	bd80      	pop	{r7, pc}
 8001ec6:	bf00      	nop
 8001ec8:	40021800 	.word	0x40021800

08001ecc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001ecc:	b580      	push	{r7, lr}
 8001ece:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001ed0:	f002 ff46 	bl	8004d60 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001ed4:	f000 f876 	bl	8001fc4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001ed8:	f000 fd1e 	bl	8002918 <MX_GPIO_Init>
  MX_DMA_Init();
 8001edc:	f000 fca6 	bl	800282c <MX_DMA_Init>
  MX_CAN1_Init();
 8001ee0:	f000 f8dc 	bl	800209c <MX_CAN1_Init>
  MX_CAN2_Init();
 8001ee4:	f000 f910 	bl	8002108 <MX_CAN2_Init>
  MX_SPI1_Init();
 8001ee8:	f000 f972 	bl	80021d0 <MX_SPI1_Init>
  MX_TIM4_Init();
 8001eec:	f000 fa4e 	bl	800238c <MX_TIM4_Init>
  MX_USART1_UART_Init();
 8001ef0:	f000 fc1c 	bl	800272c <MX_USART1_UART_Init>
  MX_USART6_UART_Init();
 8001ef4:	f000 fc70 	bl	80027d8 <MX_USART6_UART_Init>
  MX_TIM1_Init();
 8001ef8:	f000 f9a0 	bl	800223c <MX_TIM1_Init>
  MX_TIM8_Init();
 8001efc:	f000 fb2c 	bl	8002558 <MX_TIM8_Init>
  MX_USART3_UART_Init();
 8001f00:	f000 fc3e 	bl	8002780 <MX_USART3_UART_Init>
  MX_TIM10_Init();
 8001f04:	f000 fbc4 	bl	8002690 <MX_TIM10_Init>
  MX_I2C3_Init();
 8001f08:	f000 f934 	bl	8002174 <MX_I2C3_Init>
  MX_TIM5_Init();
 8001f0c:	f000 fab4 	bl	8002478 <MX_TIM5_Init>
  /* USER CODE BEGIN 2 */
  can_filter_init();
 8001f10:	f7ff fd04 	bl	800191c <can_filter_init>
  remote_control_init();
 8001f14:	f001 fd94 	bl	8003a40 <remote_control_init>
  usart_Init();
 8001f18:	f7ff fa84 	bl	8001424 <usart_Init>
  local_rc_ctrl = get_remote_control_point();
 8001f1c:	f001 fd9e 	bl	8003a5c <get_remote_control_point>
 8001f20:	4603      	mov	r3, r0
 8001f22:	4a17      	ldr	r2, [pc, #92]	@ (8001f80 <main+0xb4>)
 8001f24:	6013      	str	r3, [r2, #0]

  //__HAL_UART_ENABLE_IT(&huart1,UART_IT_IDLE);
  /* USER CODE END 2 */
  PWMInit(&htim1, &htim4, &htim5, &htim8);
 8001f26:	4b17      	ldr	r3, [pc, #92]	@ (8001f84 <main+0xb8>)
 8001f28:	4a17      	ldr	r2, [pc, #92]	@ (8001f88 <main+0xbc>)
 8001f2a:	4918      	ldr	r1, [pc, #96]	@ (8001f8c <main+0xc0>)
 8001f2c:	4818      	ldr	r0, [pc, #96]	@ (8001f90 <main+0xc4>)
 8001f2e:	f001 f9e9 	bl	8003304 <PWMInit>
  /* Init scheduler */
  osKernelInitialize();
 8001f32:	f008 fea5 	bl	800ac80 <osKernelInitialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(TaskMain, NULL, &defaultTask_attributes);
 8001f36:	4a17      	ldr	r2, [pc, #92]	@ (8001f94 <main+0xc8>)
 8001f38:	2100      	movs	r1, #0
 8001f3a:	4817      	ldr	r0, [pc, #92]	@ (8001f98 <main+0xcc>)
 8001f3c:	f008 feea 	bl	800ad14 <osThreadNew>
 8001f40:	4603      	mov	r3, r0
 8001f42:	4a16      	ldr	r2, [pc, #88]	@ (8001f9c <main+0xd0>)
 8001f44:	6013      	str	r3, [r2, #0]

  /* creation of chassisTask */
  chassisTaskHandle = osThreadNew(TaskChassis, NULL, &chassisTask_attributes);
 8001f46:	4a16      	ldr	r2, [pc, #88]	@ (8001fa0 <main+0xd4>)
 8001f48:	2100      	movs	r1, #0
 8001f4a:	4816      	ldr	r0, [pc, #88]	@ (8001fa4 <main+0xd8>)
 8001f4c:	f008 fee2 	bl	800ad14 <osThreadNew>
 8001f50:	4603      	mov	r3, r0
 8001f52:	4a15      	ldr	r2, [pc, #84]	@ (8001fa8 <main+0xdc>)
 8001f54:	6013      	str	r3, [r2, #0]

  /* creation of IMUtempPIDtask */
  IMUtempPIDtaskHandle = osThreadNew(imu_temp_control_task, NULL, &IMUtempPIDtask_attributes);
 8001f56:	4a15      	ldr	r2, [pc, #84]	@ (8001fac <main+0xe0>)
 8001f58:	2100      	movs	r1, #0
 8001f5a:	4815      	ldr	r0, [pc, #84]	@ (8001fb0 <main+0xe4>)
 8001f5c:	f008 feda 	bl	800ad14 <osThreadNew>
 8001f60:	4603      	mov	r3, r0
 8001f62:	4a14      	ldr	r2, [pc, #80]	@ (8001fb4 <main+0xe8>)
 8001f64:	6013      	str	r3, [r2, #0]

  /* creation of turretTask */
  turretTaskHandle = osThreadNew(TaskTurret, NULL, &turretTask_attributes);
 8001f66:	4a14      	ldr	r2, [pc, #80]	@ (8001fb8 <main+0xec>)
 8001f68:	2100      	movs	r1, #0
 8001f6a:	4814      	ldr	r0, [pc, #80]	@ (8001fbc <main+0xf0>)
 8001f6c:	f008 fed2 	bl	800ad14 <osThreadNew>
 8001f70:	4603      	mov	r3, r0
 8001f72:	4a13      	ldr	r2, [pc, #76]	@ (8001fc0 <main+0xf4>)
 8001f74:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8001f76:	f008 fea7 	bl	800acc8 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001f7a:	bf00      	nop
 8001f7c:	e7fd      	b.n	8001f7a <main+0xae>
 8001f7e:	bf00      	nop
 8001f80:	20000e2c 	.word	0x20000e2c
 8001f84:	200008f4 	.word	0x200008f4
 8001f88:	200008ac 	.word	0x200008ac
 8001f8c:	20000864 	.word	0x20000864
 8001f90:	2000081c 	.word	0x2000081c
 8001f94:	0800e638 	.word	0x0800e638
 8001f98:	08002c25 	.word	0x08002c25
 8001f9c:	20000e1c 	.word	0x20000e1c
 8001fa0:	0800e65c 	.word	0x0800e65c
 8001fa4:	08002c89 	.word	0x08002c89
 8001fa8:	20000e20 	.word	0x20000e20
 8001fac:	0800e680 	.word	0x0800e680
 8001fb0:	08001a69 	.word	0x08001a69
 8001fb4:	20000e24 	.word	0x20000e24
 8001fb8:	0800e6a4 	.word	0x0800e6a4
 8001fbc:	08002fa9 	.word	0x08002fa9
 8001fc0:	20000e28 	.word	0x20000e28

08001fc4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001fc4:	b580      	push	{r7, lr}
 8001fc6:	b094      	sub	sp, #80	@ 0x50
 8001fc8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001fca:	f107 0320 	add.w	r3, r7, #32
 8001fce:	2230      	movs	r2, #48	@ 0x30
 8001fd0:	2100      	movs	r1, #0
 8001fd2:	4618      	mov	r0, r3
 8001fd4:	f00b fe00 	bl	800dbd8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001fd8:	f107 030c 	add.w	r3, r7, #12
 8001fdc:	2200      	movs	r2, #0
 8001fde:	601a      	str	r2, [r3, #0]
 8001fe0:	605a      	str	r2, [r3, #4]
 8001fe2:	609a      	str	r2, [r3, #8]
 8001fe4:	60da      	str	r2, [r3, #12]
 8001fe6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001fe8:	2300      	movs	r3, #0
 8001fea:	60bb      	str	r3, [r7, #8]
 8001fec:	4b29      	ldr	r3, [pc, #164]	@ (8002094 <SystemClock_Config+0xd0>)
 8001fee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ff0:	4a28      	ldr	r2, [pc, #160]	@ (8002094 <SystemClock_Config+0xd0>)
 8001ff2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001ff6:	6413      	str	r3, [r2, #64]	@ 0x40
 8001ff8:	4b26      	ldr	r3, [pc, #152]	@ (8002094 <SystemClock_Config+0xd0>)
 8001ffa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ffc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002000:	60bb      	str	r3, [r7, #8]
 8002002:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002004:	2300      	movs	r3, #0
 8002006:	607b      	str	r3, [r7, #4]
 8002008:	4b23      	ldr	r3, [pc, #140]	@ (8002098 <SystemClock_Config+0xd4>)
 800200a:	681b      	ldr	r3, [r3, #0]
 800200c:	4a22      	ldr	r2, [pc, #136]	@ (8002098 <SystemClock_Config+0xd4>)
 800200e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002012:	6013      	str	r3, [r2, #0]
 8002014:	4b20      	ldr	r3, [pc, #128]	@ (8002098 <SystemClock_Config+0xd4>)
 8002016:	681b      	ldr	r3, [r3, #0]
 8002018:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800201c:	607b      	str	r3, [r7, #4]
 800201e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8002020:	2301      	movs	r3, #1
 8002022:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8002024:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8002028:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800202a:	2302      	movs	r3, #2
 800202c:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800202e:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8002032:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 6;
 8002034:	2306      	movs	r3, #6
 8002036:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8002038:	23a8      	movs	r3, #168	@ 0xa8
 800203a:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800203c:	2302      	movs	r3, #2
 800203e:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8002040:	2304      	movs	r3, #4
 8002042:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002044:	f107 0320 	add.w	r3, r7, #32
 8002048:	4618      	mov	r0, r3
 800204a:	f005 fc8d 	bl	8007968 <HAL_RCC_OscConfig>
 800204e:	4603      	mov	r3, r0
 8002050:	2b00      	cmp	r3, #0
 8002052:	d001      	beq.n	8002058 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8002054:	f000 ffb0 	bl	8002fb8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002058:	230f      	movs	r3, #15
 800205a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800205c:	2302      	movs	r3, #2
 800205e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002060:	2300      	movs	r3, #0
 8002062:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8002064:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8002068:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800206a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800206e:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8002070:	f107 030c 	add.w	r3, r7, #12
 8002074:	2105      	movs	r1, #5
 8002076:	4618      	mov	r0, r3
 8002078:	f005 feee 	bl	8007e58 <HAL_RCC_ClockConfig>
 800207c:	4603      	mov	r3, r0
 800207e:	2b00      	cmp	r3, #0
 8002080:	d001      	beq.n	8002086 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8002082:	f000 ff99 	bl	8002fb8 <Error_Handler>
  }

  /** Enables the Clock Security System
  */
  HAL_RCC_EnableCSS();
 8002086:	f005 ffcd 	bl	8008024 <HAL_RCC_EnableCSS>
}
 800208a:	bf00      	nop
 800208c:	3750      	adds	r7, #80	@ 0x50
 800208e:	46bd      	mov	sp, r7
 8002090:	bd80      	pop	{r7, pc}
 8002092:	bf00      	nop
 8002094:	40023800 	.word	0x40023800
 8002098:	40007000 	.word	0x40007000

0800209c <MX_CAN1_Init>:
  * @brief CAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN1_Init(void)
{
 800209c:	b580      	push	{r7, lr}
 800209e:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 80020a0:	4b17      	ldr	r3, [pc, #92]	@ (8002100 <MX_CAN1_Init+0x64>)
 80020a2:	4a18      	ldr	r2, [pc, #96]	@ (8002104 <MX_CAN1_Init+0x68>)
 80020a4:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 3;
 80020a6:	4b16      	ldr	r3, [pc, #88]	@ (8002100 <MX_CAN1_Init+0x64>)
 80020a8:	2203      	movs	r2, #3
 80020aa:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 80020ac:	4b14      	ldr	r3, [pc, #80]	@ (8002100 <MX_CAN1_Init+0x64>)
 80020ae:	2200      	movs	r2, #0
 80020b0:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 80020b2:	4b13      	ldr	r3, [pc, #76]	@ (8002100 <MX_CAN1_Init+0x64>)
 80020b4:	2200      	movs	r2, #0
 80020b6:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_10TQ;
 80020b8:	4b11      	ldr	r3, [pc, #68]	@ (8002100 <MX_CAN1_Init+0x64>)
 80020ba:	f44f 2210 	mov.w	r2, #589824	@ 0x90000
 80020be:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_3TQ;
 80020c0:	4b0f      	ldr	r3, [pc, #60]	@ (8002100 <MX_CAN1_Init+0x64>)
 80020c2:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 80020c6:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 80020c8:	4b0d      	ldr	r3, [pc, #52]	@ (8002100 <MX_CAN1_Init+0x64>)
 80020ca:	2200      	movs	r2, #0
 80020cc:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 80020ce:	4b0c      	ldr	r3, [pc, #48]	@ (8002100 <MX_CAN1_Init+0x64>)
 80020d0:	2200      	movs	r2, #0
 80020d2:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 80020d4:	4b0a      	ldr	r3, [pc, #40]	@ (8002100 <MX_CAN1_Init+0x64>)
 80020d6:	2200      	movs	r2, #0
 80020d8:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 80020da:	4b09      	ldr	r3, [pc, #36]	@ (8002100 <MX_CAN1_Init+0x64>)
 80020dc:	2200      	movs	r2, #0
 80020de:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 80020e0:	4b07      	ldr	r3, [pc, #28]	@ (8002100 <MX_CAN1_Init+0x64>)
 80020e2:	2200      	movs	r2, #0
 80020e4:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 80020e6:	4b06      	ldr	r3, [pc, #24]	@ (8002100 <MX_CAN1_Init+0x64>)
 80020e8:	2200      	movs	r2, #0
 80020ea:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 80020ec:	4804      	ldr	r0, [pc, #16]	@ (8002100 <MX_CAN1_Init+0x64>)
 80020ee:	f002 fecd 	bl	8004e8c <HAL_CAN_Init>
 80020f2:	4603      	mov	r3, r0
 80020f4:	2b00      	cmp	r3, #0
 80020f6:	d001      	beq.n	80020fc <MX_CAN1_Init+0x60>
  {
    Error_Handler();
 80020f8:	f000 ff5e 	bl	8002fb8 <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */

  /* USER CODE END CAN1_Init 2 */

}
 80020fc:	bf00      	nop
 80020fe:	bd80      	pop	{r7, pc}
 8002100:	20000720 	.word	0x20000720
 8002104:	40006400 	.word	0x40006400

08002108 <MX_CAN2_Init>:
  * @brief CAN2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN2_Init(void)
{
 8002108:	b580      	push	{r7, lr}
 800210a:	af00      	add	r7, sp, #0
  /* USER CODE END CAN2_Init 0 */

  /* USER CODE BEGIN CAN2_Init 1 */

  /* USER CODE END CAN2_Init 1 */
  hcan2.Instance = CAN2;
 800210c:	4b17      	ldr	r3, [pc, #92]	@ (800216c <MX_CAN2_Init+0x64>)
 800210e:	4a18      	ldr	r2, [pc, #96]	@ (8002170 <MX_CAN2_Init+0x68>)
 8002110:	601a      	str	r2, [r3, #0]
  hcan2.Init.Prescaler = 3;
 8002112:	4b16      	ldr	r3, [pc, #88]	@ (800216c <MX_CAN2_Init+0x64>)
 8002114:	2203      	movs	r2, #3
 8002116:	605a      	str	r2, [r3, #4]
  hcan2.Init.Mode = CAN_MODE_NORMAL;
 8002118:	4b14      	ldr	r3, [pc, #80]	@ (800216c <MX_CAN2_Init+0x64>)
 800211a:	2200      	movs	r2, #0
 800211c:	609a      	str	r2, [r3, #8]
  hcan2.Init.SyncJumpWidth = CAN_SJW_1TQ;
 800211e:	4b13      	ldr	r3, [pc, #76]	@ (800216c <MX_CAN2_Init+0x64>)
 8002120:	2200      	movs	r2, #0
 8002122:	60da      	str	r2, [r3, #12]
  hcan2.Init.TimeSeg1 = CAN_BS1_10TQ;
 8002124:	4b11      	ldr	r3, [pc, #68]	@ (800216c <MX_CAN2_Init+0x64>)
 8002126:	f44f 2210 	mov.w	r2, #589824	@ 0x90000
 800212a:	611a      	str	r2, [r3, #16]
  hcan2.Init.TimeSeg2 = CAN_BS2_3TQ;
 800212c:	4b0f      	ldr	r3, [pc, #60]	@ (800216c <MX_CAN2_Init+0x64>)
 800212e:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 8002132:	615a      	str	r2, [r3, #20]
  hcan2.Init.TimeTriggeredMode = DISABLE;
 8002134:	4b0d      	ldr	r3, [pc, #52]	@ (800216c <MX_CAN2_Init+0x64>)
 8002136:	2200      	movs	r2, #0
 8002138:	761a      	strb	r2, [r3, #24]
  hcan2.Init.AutoBusOff = DISABLE;
 800213a:	4b0c      	ldr	r3, [pc, #48]	@ (800216c <MX_CAN2_Init+0x64>)
 800213c:	2200      	movs	r2, #0
 800213e:	765a      	strb	r2, [r3, #25]
  hcan2.Init.AutoWakeUp = DISABLE;
 8002140:	4b0a      	ldr	r3, [pc, #40]	@ (800216c <MX_CAN2_Init+0x64>)
 8002142:	2200      	movs	r2, #0
 8002144:	769a      	strb	r2, [r3, #26]
  hcan2.Init.AutoRetransmission = DISABLE;
 8002146:	4b09      	ldr	r3, [pc, #36]	@ (800216c <MX_CAN2_Init+0x64>)
 8002148:	2200      	movs	r2, #0
 800214a:	76da      	strb	r2, [r3, #27]
  hcan2.Init.ReceiveFifoLocked = DISABLE;
 800214c:	4b07      	ldr	r3, [pc, #28]	@ (800216c <MX_CAN2_Init+0x64>)
 800214e:	2200      	movs	r2, #0
 8002150:	771a      	strb	r2, [r3, #28]
  hcan2.Init.TransmitFifoPriority = DISABLE;
 8002152:	4b06      	ldr	r3, [pc, #24]	@ (800216c <MX_CAN2_Init+0x64>)
 8002154:	2200      	movs	r2, #0
 8002156:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan2) != HAL_OK)
 8002158:	4804      	ldr	r0, [pc, #16]	@ (800216c <MX_CAN2_Init+0x64>)
 800215a:	f002 fe97 	bl	8004e8c <HAL_CAN_Init>
 800215e:	4603      	mov	r3, r0
 8002160:	2b00      	cmp	r3, #0
 8002162:	d001      	beq.n	8002168 <MX_CAN2_Init+0x60>
  {
    Error_Handler();
 8002164:	f000 ff28 	bl	8002fb8 <Error_Handler>
  }
  /* USER CODE BEGIN CAN2_Init 2 */

  /* USER CODE END CAN2_Init 2 */

}
 8002168:	bf00      	nop
 800216a:	bd80      	pop	{r7, pc}
 800216c:	20000748 	.word	0x20000748
 8002170:	40006800 	.word	0x40006800

08002174 <MX_I2C3_Init>:
  * @brief I2C3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C3_Init(void)
{
 8002174:	b580      	push	{r7, lr}
 8002176:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 8002178:	4b12      	ldr	r3, [pc, #72]	@ (80021c4 <MX_I2C3_Init+0x50>)
 800217a:	4a13      	ldr	r2, [pc, #76]	@ (80021c8 <MX_I2C3_Init+0x54>)
 800217c:	601a      	str	r2, [r3, #0]
  hi2c3.Init.ClockSpeed = 400000;
 800217e:	4b11      	ldr	r3, [pc, #68]	@ (80021c4 <MX_I2C3_Init+0x50>)
 8002180:	4a12      	ldr	r2, [pc, #72]	@ (80021cc <MX_I2C3_Init+0x58>)
 8002182:	605a      	str	r2, [r3, #4]
  hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8002184:	4b0f      	ldr	r3, [pc, #60]	@ (80021c4 <MX_I2C3_Init+0x50>)
 8002186:	2200      	movs	r2, #0
 8002188:	609a      	str	r2, [r3, #8]
  hi2c3.Init.OwnAddress1 = 0;
 800218a:	4b0e      	ldr	r3, [pc, #56]	@ (80021c4 <MX_I2C3_Init+0x50>)
 800218c:	2200      	movs	r2, #0
 800218e:	60da      	str	r2, [r3, #12]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002190:	4b0c      	ldr	r3, [pc, #48]	@ (80021c4 <MX_I2C3_Init+0x50>)
 8002192:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8002196:	611a      	str	r2, [r3, #16]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002198:	4b0a      	ldr	r3, [pc, #40]	@ (80021c4 <MX_I2C3_Init+0x50>)
 800219a:	2200      	movs	r2, #0
 800219c:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2 = 0;
 800219e:	4b09      	ldr	r3, [pc, #36]	@ (80021c4 <MX_I2C3_Init+0x50>)
 80021a0:	2200      	movs	r2, #0
 80021a2:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80021a4:	4b07      	ldr	r3, [pc, #28]	@ (80021c4 <MX_I2C3_Init+0x50>)
 80021a6:	2200      	movs	r2, #0
 80021a8:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80021aa:	4b06      	ldr	r3, [pc, #24]	@ (80021c4 <MX_I2C3_Init+0x50>)
 80021ac:	2200      	movs	r2, #0
 80021ae:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 80021b0:	4804      	ldr	r0, [pc, #16]	@ (80021c4 <MX_I2C3_Init+0x50>)
 80021b2:	f004 fbb5 	bl	8006920 <HAL_I2C_Init>
 80021b6:	4603      	mov	r3, r0
 80021b8:	2b00      	cmp	r3, #0
 80021ba:	d001      	beq.n	80021c0 <MX_I2C3_Init+0x4c>
  {
    Error_Handler();
 80021bc:	f000 fefc 	bl	8002fb8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 80021c0:	bf00      	nop
 80021c2:	bd80      	pop	{r7, pc}
 80021c4:	20000770 	.word	0x20000770
 80021c8:	40005c00 	.word	0x40005c00
 80021cc:	00061a80 	.word	0x00061a80

080021d0 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80021d0:	b580      	push	{r7, lr}
 80021d2:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80021d4:	4b17      	ldr	r3, [pc, #92]	@ (8002234 <MX_SPI1_Init+0x64>)
 80021d6:	4a18      	ldr	r2, [pc, #96]	@ (8002238 <MX_SPI1_Init+0x68>)
 80021d8:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80021da:	4b16      	ldr	r3, [pc, #88]	@ (8002234 <MX_SPI1_Init+0x64>)
 80021dc:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80021e0:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80021e2:	4b14      	ldr	r3, [pc, #80]	@ (8002234 <MX_SPI1_Init+0x64>)
 80021e4:	2200      	movs	r2, #0
 80021e6:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80021e8:	4b12      	ldr	r3, [pc, #72]	@ (8002234 <MX_SPI1_Init+0x64>)
 80021ea:	2200      	movs	r2, #0
 80021ec:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_HIGH;
 80021ee:	4b11      	ldr	r3, [pc, #68]	@ (8002234 <MX_SPI1_Init+0x64>)
 80021f0:	2202      	movs	r2, #2
 80021f2:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 80021f4:	4b0f      	ldr	r3, [pc, #60]	@ (8002234 <MX_SPI1_Init+0x64>)
 80021f6:	2201      	movs	r2, #1
 80021f8:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80021fa:	4b0e      	ldr	r3, [pc, #56]	@ (8002234 <MX_SPI1_Init+0x64>)
 80021fc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002200:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 8002202:	4b0c      	ldr	r3, [pc, #48]	@ (8002234 <MX_SPI1_Init+0x64>)
 8002204:	2238      	movs	r2, #56	@ 0x38
 8002206:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002208:	4b0a      	ldr	r3, [pc, #40]	@ (8002234 <MX_SPI1_Init+0x64>)
 800220a:	2200      	movs	r2, #0
 800220c:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800220e:	4b09      	ldr	r3, [pc, #36]	@ (8002234 <MX_SPI1_Init+0x64>)
 8002210:	2200      	movs	r2, #0
 8002212:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002214:	4b07      	ldr	r3, [pc, #28]	@ (8002234 <MX_SPI1_Init+0x64>)
 8002216:	2200      	movs	r2, #0
 8002218:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 800221a:	4b06      	ldr	r3, [pc, #24]	@ (8002234 <MX_SPI1_Init+0x64>)
 800221c:	220a      	movs	r2, #10
 800221e:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8002220:	4804      	ldr	r0, [pc, #16]	@ (8002234 <MX_SPI1_Init+0x64>)
 8002222:	f006 f820 	bl	8008266 <HAL_SPI_Init>
 8002226:	4603      	mov	r3, r0
 8002228:	2b00      	cmp	r3, #0
 800222a:	d001      	beq.n	8002230 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 800222c:	f000 fec4 	bl	8002fb8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8002230:	bf00      	nop
 8002232:	bd80      	pop	{r7, pc}
 8002234:	200007c4 	.word	0x200007c4
 8002238:	40013000 	.word	0x40013000

0800223c <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 800223c:	b580      	push	{r7, lr}
 800223e:	b092      	sub	sp, #72	@ 0x48
 8002240:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002242:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8002246:	2200      	movs	r2, #0
 8002248:	601a      	str	r2, [r3, #0]
 800224a:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800224c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002250:	2200      	movs	r2, #0
 8002252:	601a      	str	r2, [r3, #0]
 8002254:	605a      	str	r2, [r3, #4]
 8002256:	609a      	str	r2, [r3, #8]
 8002258:	60da      	str	r2, [r3, #12]
 800225a:	611a      	str	r2, [r3, #16]
 800225c:	615a      	str	r2, [r3, #20]
 800225e:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8002260:	1d3b      	adds	r3, r7, #4
 8002262:	2220      	movs	r2, #32
 8002264:	2100      	movs	r1, #0
 8002266:	4618      	mov	r0, r3
 8002268:	f00b fcb6 	bl	800dbd8 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800226c:	4b45      	ldr	r3, [pc, #276]	@ (8002384 <MX_TIM1_Init+0x148>)
 800226e:	4a46      	ldr	r2, [pc, #280]	@ (8002388 <MX_TIM1_Init+0x14c>)
 8002270:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 335;
 8002272:	4b44      	ldr	r3, [pc, #272]	@ (8002384 <MX_TIM1_Init+0x148>)
 8002274:	f240 124f 	movw	r2, #335	@ 0x14f
 8002278:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800227a:	4b42      	ldr	r3, [pc, #264]	@ (8002384 <MX_TIM1_Init+0x148>)
 800227c:	2200      	movs	r2, #0
 800227e:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 999;
 8002280:	4b40      	ldr	r3, [pc, #256]	@ (8002384 <MX_TIM1_Init+0x148>)
 8002282:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8002286:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002288:	4b3e      	ldr	r3, [pc, #248]	@ (8002384 <MX_TIM1_Init+0x148>)
 800228a:	2200      	movs	r2, #0
 800228c:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800228e:	4b3d      	ldr	r3, [pc, #244]	@ (8002384 <MX_TIM1_Init+0x148>)
 8002290:	2200      	movs	r2, #0
 8002292:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002294:	4b3b      	ldr	r3, [pc, #236]	@ (8002384 <MX_TIM1_Init+0x148>)
 8002296:	2200      	movs	r2, #0
 8002298:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 800229a:	483a      	ldr	r0, [pc, #232]	@ (8002384 <MX_TIM1_Init+0x148>)
 800229c:	f006 fbb0 	bl	8008a00 <HAL_TIM_PWM_Init>
 80022a0:	4603      	mov	r3, r0
 80022a2:	2b00      	cmp	r3, #0
 80022a4:	d001      	beq.n	80022aa <MX_TIM1_Init+0x6e>
  {
    Error_Handler();
 80022a6:	f000 fe87 	bl	8002fb8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80022aa:	2300      	movs	r3, #0
 80022ac:	643b      	str	r3, [r7, #64]	@ 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80022ae:	2300      	movs	r3, #0
 80022b0:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80022b2:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 80022b6:	4619      	mov	r1, r3
 80022b8:	4832      	ldr	r0, [pc, #200]	@ (8002384 <MX_TIM1_Init+0x148>)
 80022ba:	f007 f9cf 	bl	800965c <HAL_TIMEx_MasterConfigSynchronization>
 80022be:	4603      	mov	r3, r0
 80022c0:	2b00      	cmp	r3, #0
 80022c2:	d001      	beq.n	80022c8 <MX_TIM1_Init+0x8c>
  {
    Error_Handler();
 80022c4:	f000 fe78 	bl	8002fb8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80022c8:	2360      	movs	r3, #96	@ 0x60
 80022ca:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.Pulse = 0;
 80022cc:	2300      	movs	r3, #0
 80022ce:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80022d0:	2300      	movs	r3, #0
 80022d2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80022d4:	2300      	movs	r3, #0
 80022d6:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80022d8:	2300      	movs	r3, #0
 80022da:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80022dc:	2300      	movs	r3, #0
 80022de:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80022e0:	2300      	movs	r3, #0
 80022e2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80022e4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80022e8:	2200      	movs	r2, #0
 80022ea:	4619      	mov	r1, r3
 80022ec:	4825      	ldr	r0, [pc, #148]	@ (8002384 <MX_TIM1_Init+0x148>)
 80022ee:	f006 fd0f 	bl	8008d10 <HAL_TIM_PWM_ConfigChannel>
 80022f2:	4603      	mov	r3, r0
 80022f4:	2b00      	cmp	r3, #0
 80022f6:	d001      	beq.n	80022fc <MX_TIM1_Init+0xc0>
  {
    Error_Handler();
 80022f8:	f000 fe5e 	bl	8002fb8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80022fc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002300:	2204      	movs	r2, #4
 8002302:	4619      	mov	r1, r3
 8002304:	481f      	ldr	r0, [pc, #124]	@ (8002384 <MX_TIM1_Init+0x148>)
 8002306:	f006 fd03 	bl	8008d10 <HAL_TIM_PWM_ConfigChannel>
 800230a:	4603      	mov	r3, r0
 800230c:	2b00      	cmp	r3, #0
 800230e:	d001      	beq.n	8002314 <MX_TIM1_Init+0xd8>
  {
    Error_Handler();
 8002310:	f000 fe52 	bl	8002fb8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8002314:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002318:	2208      	movs	r2, #8
 800231a:	4619      	mov	r1, r3
 800231c:	4819      	ldr	r0, [pc, #100]	@ (8002384 <MX_TIM1_Init+0x148>)
 800231e:	f006 fcf7 	bl	8008d10 <HAL_TIM_PWM_ConfigChannel>
 8002322:	4603      	mov	r3, r0
 8002324:	2b00      	cmp	r3, #0
 8002326:	d001      	beq.n	800232c <MX_TIM1_Init+0xf0>
  {
    Error_Handler();
 8002328:	f000 fe46 	bl	8002fb8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 800232c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002330:	220c      	movs	r2, #12
 8002332:	4619      	mov	r1, r3
 8002334:	4813      	ldr	r0, [pc, #76]	@ (8002384 <MX_TIM1_Init+0x148>)
 8002336:	f006 fceb 	bl	8008d10 <HAL_TIM_PWM_ConfigChannel>
 800233a:	4603      	mov	r3, r0
 800233c:	2b00      	cmp	r3, #0
 800233e:	d001      	beq.n	8002344 <MX_TIM1_Init+0x108>
  {
    Error_Handler();
 8002340:	f000 fe3a 	bl	8002fb8 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8002344:	2300      	movs	r3, #0
 8002346:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8002348:	2300      	movs	r3, #0
 800234a:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800234c:	2300      	movs	r3, #0
 800234e:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8002350:	2300      	movs	r3, #0
 8002352:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8002354:	2300      	movs	r3, #0
 8002356:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8002358:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800235c:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800235e:	2300      	movs	r3, #0
 8002360:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8002362:	1d3b      	adds	r3, r7, #4
 8002364:	4619      	mov	r1, r3
 8002366:	4807      	ldr	r0, [pc, #28]	@ (8002384 <MX_TIM1_Init+0x148>)
 8002368:	f007 f9f4 	bl	8009754 <HAL_TIMEx_ConfigBreakDeadTime>
 800236c:	4603      	mov	r3, r0
 800236e:	2b00      	cmp	r3, #0
 8002370:	d001      	beq.n	8002376 <MX_TIM1_Init+0x13a>
  {
    Error_Handler();
 8002372:	f000 fe21 	bl	8002fb8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8002376:	4803      	ldr	r0, [pc, #12]	@ (8002384 <MX_TIM1_Init+0x148>)
 8002378:	f002 f8c6 	bl	8004508 <HAL_TIM_MspPostInit>

}
 800237c:	bf00      	nop
 800237e:	3748      	adds	r7, #72	@ 0x48
 8002380:	46bd      	mov	sp, r7
 8002382:	bd80      	pop	{r7, pc}
 8002384:	2000081c 	.word	0x2000081c
 8002388:	40010000 	.word	0x40010000

0800238c <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 800238c:	b580      	push	{r7, lr}
 800238e:	b08e      	sub	sp, #56	@ 0x38
 8002390:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002392:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8002396:	2200      	movs	r2, #0
 8002398:	601a      	str	r2, [r3, #0]
 800239a:	605a      	str	r2, [r3, #4]
 800239c:	609a      	str	r2, [r3, #8]
 800239e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80023a0:	f107 0320 	add.w	r3, r7, #32
 80023a4:	2200      	movs	r2, #0
 80023a6:	601a      	str	r2, [r3, #0]
 80023a8:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80023aa:	1d3b      	adds	r3, r7, #4
 80023ac:	2200      	movs	r2, #0
 80023ae:	601a      	str	r2, [r3, #0]
 80023b0:	605a      	str	r2, [r3, #4]
 80023b2:	609a      	str	r2, [r3, #8]
 80023b4:	60da      	str	r2, [r3, #12]
 80023b6:	611a      	str	r2, [r3, #16]
 80023b8:	615a      	str	r2, [r3, #20]
 80023ba:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 80023bc:	4b2c      	ldr	r3, [pc, #176]	@ (8002470 <MX_TIM4_Init+0xe4>)
 80023be:	4a2d      	ldr	r2, [pc, #180]	@ (8002474 <MX_TIM4_Init+0xe8>)
 80023c0:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 83;
 80023c2:	4b2b      	ldr	r3, [pc, #172]	@ (8002470 <MX_TIM4_Init+0xe4>)
 80023c4:	2253      	movs	r2, #83	@ 0x53
 80023c6:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80023c8:	4b29      	ldr	r3, [pc, #164]	@ (8002470 <MX_TIM4_Init+0xe4>)
 80023ca:	2200      	movs	r2, #0
 80023cc:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 249;
 80023ce:	4b28      	ldr	r3, [pc, #160]	@ (8002470 <MX_TIM4_Init+0xe4>)
 80023d0:	22f9      	movs	r2, #249	@ 0xf9
 80023d2:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80023d4:	4b26      	ldr	r3, [pc, #152]	@ (8002470 <MX_TIM4_Init+0xe4>)
 80023d6:	2200      	movs	r2, #0
 80023d8:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80023da:	4b25      	ldr	r3, [pc, #148]	@ (8002470 <MX_TIM4_Init+0xe4>)
 80023dc:	2280      	movs	r2, #128	@ 0x80
 80023de:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 80023e0:	4823      	ldr	r0, [pc, #140]	@ (8002470 <MX_TIM4_Init+0xe4>)
 80023e2:	f006 fa55 	bl	8008890 <HAL_TIM_Base_Init>
 80023e6:	4603      	mov	r3, r0
 80023e8:	2b00      	cmp	r3, #0
 80023ea:	d001      	beq.n	80023f0 <MX_TIM4_Init+0x64>
  {
    Error_Handler();
 80023ec:	f000 fde4 	bl	8002fb8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80023f0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80023f4:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 80023f6:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80023fa:	4619      	mov	r1, r3
 80023fc:	481c      	ldr	r0, [pc, #112]	@ (8002470 <MX_TIM4_Init+0xe4>)
 80023fe:	f006 fd49 	bl	8008e94 <HAL_TIM_ConfigClockSource>
 8002402:	4603      	mov	r3, r0
 8002404:	2b00      	cmp	r3, #0
 8002406:	d001      	beq.n	800240c <MX_TIM4_Init+0x80>
  {
    Error_Handler();
 8002408:	f000 fdd6 	bl	8002fb8 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 800240c:	4818      	ldr	r0, [pc, #96]	@ (8002470 <MX_TIM4_Init+0xe4>)
 800240e:	f006 faf7 	bl	8008a00 <HAL_TIM_PWM_Init>
 8002412:	4603      	mov	r3, r0
 8002414:	2b00      	cmp	r3, #0
 8002416:	d001      	beq.n	800241c <MX_TIM4_Init+0x90>
  {
    Error_Handler();
 8002418:	f000 fdce 	bl	8002fb8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800241c:	2300      	movs	r3, #0
 800241e:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002420:	2300      	movs	r3, #0
 8002422:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8002424:	f107 0320 	add.w	r3, r7, #32
 8002428:	4619      	mov	r1, r3
 800242a:	4811      	ldr	r0, [pc, #68]	@ (8002470 <MX_TIM4_Init+0xe4>)
 800242c:	f007 f916 	bl	800965c <HAL_TIMEx_MasterConfigSynchronization>
 8002430:	4603      	mov	r3, r0
 8002432:	2b00      	cmp	r3, #0
 8002434:	d001      	beq.n	800243a <MX_TIM4_Init+0xae>
  {
    Error_Handler();
 8002436:	f000 fdbf 	bl	8002fb8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800243a:	2360      	movs	r3, #96	@ 0x60
 800243c:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 10499;
 800243e:	f642 1303 	movw	r3, #10499	@ 0x2903
 8002442:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002444:	2300      	movs	r3, #0
 8002446:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002448:	2300      	movs	r3, #0
 800244a:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800244c:	1d3b      	adds	r3, r7, #4
 800244e:	2208      	movs	r2, #8
 8002450:	4619      	mov	r1, r3
 8002452:	4807      	ldr	r0, [pc, #28]	@ (8002470 <MX_TIM4_Init+0xe4>)
 8002454:	f006 fc5c 	bl	8008d10 <HAL_TIM_PWM_ConfigChannel>
 8002458:	4603      	mov	r3, r0
 800245a:	2b00      	cmp	r3, #0
 800245c:	d001      	beq.n	8002462 <MX_TIM4_Init+0xd6>
  {
    Error_Handler();
 800245e:	f000 fdab 	bl	8002fb8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 8002462:	4803      	ldr	r0, [pc, #12]	@ (8002470 <MX_TIM4_Init+0xe4>)
 8002464:	f002 f850 	bl	8004508 <HAL_TIM_MspPostInit>

}
 8002468:	bf00      	nop
 800246a:	3738      	adds	r7, #56	@ 0x38
 800246c:	46bd      	mov	sp, r7
 800246e:	bd80      	pop	{r7, pc}
 8002470:	20000864 	.word	0x20000864
 8002474:	40000800 	.word	0x40000800

08002478 <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 8002478:	b580      	push	{r7, lr}
 800247a:	b08a      	sub	sp, #40	@ 0x28
 800247c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800247e:	f107 0320 	add.w	r3, r7, #32
 8002482:	2200      	movs	r2, #0
 8002484:	601a      	str	r2, [r3, #0]
 8002486:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002488:	1d3b      	adds	r3, r7, #4
 800248a:	2200      	movs	r2, #0
 800248c:	601a      	str	r2, [r3, #0]
 800248e:	605a      	str	r2, [r3, #4]
 8002490:	609a      	str	r2, [r3, #8]
 8002492:	60da      	str	r2, [r3, #12]
 8002494:	611a      	str	r2, [r3, #16]
 8002496:	615a      	str	r2, [r3, #20]
 8002498:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 800249a:	4b2d      	ldr	r3, [pc, #180]	@ (8002550 <MX_TIM5_Init+0xd8>)
 800249c:	4a2d      	ldr	r2, [pc, #180]	@ (8002554 <MX_TIM5_Init+0xdc>)
 800249e:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 83;
 80024a0:	4b2b      	ldr	r3, [pc, #172]	@ (8002550 <MX_TIM5_Init+0xd8>)
 80024a2:	2253      	movs	r2, #83	@ 0x53
 80024a4:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 80024a6:	4b2a      	ldr	r3, [pc, #168]	@ (8002550 <MX_TIM5_Init+0xd8>)
 80024a8:	2200      	movs	r2, #0
 80024aa:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 1999;
 80024ac:	4b28      	ldr	r3, [pc, #160]	@ (8002550 <MX_TIM5_Init+0xd8>)
 80024ae:	f240 72cf 	movw	r2, #1999	@ 0x7cf
 80024b2:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80024b4:	4b26      	ldr	r3, [pc, #152]	@ (8002550 <MX_TIM5_Init+0xd8>)
 80024b6:	2200      	movs	r2, #0
 80024b8:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80024ba:	4b25      	ldr	r3, [pc, #148]	@ (8002550 <MX_TIM5_Init+0xd8>)
 80024bc:	2200      	movs	r2, #0
 80024be:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim5) != HAL_OK)
 80024c0:	4823      	ldr	r0, [pc, #140]	@ (8002550 <MX_TIM5_Init+0xd8>)
 80024c2:	f006 fa9d 	bl	8008a00 <HAL_TIM_PWM_Init>
 80024c6:	4603      	mov	r3, r0
 80024c8:	2b00      	cmp	r3, #0
 80024ca:	d001      	beq.n	80024d0 <MX_TIM5_Init+0x58>
  {
    Error_Handler();
 80024cc:	f000 fd74 	bl	8002fb8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80024d0:	2300      	movs	r3, #0
 80024d2:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80024d4:	2300      	movs	r3, #0
 80024d6:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 80024d8:	f107 0320 	add.w	r3, r7, #32
 80024dc:	4619      	mov	r1, r3
 80024de:	481c      	ldr	r0, [pc, #112]	@ (8002550 <MX_TIM5_Init+0xd8>)
 80024e0:	f007 f8bc 	bl	800965c <HAL_TIMEx_MasterConfigSynchronization>
 80024e4:	4603      	mov	r3, r0
 80024e6:	2b00      	cmp	r3, #0
 80024e8:	d001      	beq.n	80024ee <MX_TIM5_Init+0x76>
  {
    Error_Handler();
 80024ea:	f000 fd65 	bl	8002fb8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80024ee:	2360      	movs	r3, #96	@ 0x60
 80024f0:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80024f2:	2300      	movs	r3, #0
 80024f4:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80024f6:	2300      	movs	r3, #0
 80024f8:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80024fa:	2300      	movs	r3, #0
 80024fc:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80024fe:	1d3b      	adds	r3, r7, #4
 8002500:	2200      	movs	r2, #0
 8002502:	4619      	mov	r1, r3
 8002504:	4812      	ldr	r0, [pc, #72]	@ (8002550 <MX_TIM5_Init+0xd8>)
 8002506:	f006 fc03 	bl	8008d10 <HAL_TIM_PWM_ConfigChannel>
 800250a:	4603      	mov	r3, r0
 800250c:	2b00      	cmp	r3, #0
 800250e:	d001      	beq.n	8002514 <MX_TIM5_Init+0x9c>
  {
    Error_Handler();
 8002510:	f000 fd52 	bl	8002fb8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8002514:	1d3b      	adds	r3, r7, #4
 8002516:	2204      	movs	r2, #4
 8002518:	4619      	mov	r1, r3
 800251a:	480d      	ldr	r0, [pc, #52]	@ (8002550 <MX_TIM5_Init+0xd8>)
 800251c:	f006 fbf8 	bl	8008d10 <HAL_TIM_PWM_ConfigChannel>
 8002520:	4603      	mov	r3, r0
 8002522:	2b00      	cmp	r3, #0
 8002524:	d001      	beq.n	800252a <MX_TIM5_Init+0xb2>
  {
    Error_Handler();
 8002526:	f000 fd47 	bl	8002fb8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800252a:	1d3b      	adds	r3, r7, #4
 800252c:	2208      	movs	r2, #8
 800252e:	4619      	mov	r1, r3
 8002530:	4807      	ldr	r0, [pc, #28]	@ (8002550 <MX_TIM5_Init+0xd8>)
 8002532:	f006 fbed 	bl	8008d10 <HAL_TIM_PWM_ConfigChannel>
 8002536:	4603      	mov	r3, r0
 8002538:	2b00      	cmp	r3, #0
 800253a:	d001      	beq.n	8002540 <MX_TIM5_Init+0xc8>
  {
    Error_Handler();
 800253c:	f000 fd3c 	bl	8002fb8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */
  HAL_TIM_MspPostInit(&htim5);
 8002540:	4803      	ldr	r0, [pc, #12]	@ (8002550 <MX_TIM5_Init+0xd8>)
 8002542:	f001 ffe1 	bl	8004508 <HAL_TIM_MspPostInit>

}
 8002546:	bf00      	nop
 8002548:	3728      	adds	r7, #40	@ 0x28
 800254a:	46bd      	mov	sp, r7
 800254c:	bd80      	pop	{r7, pc}
 800254e:	bf00      	nop
 8002550:	200008ac 	.word	0x200008ac
 8002554:	40000c00 	.word	0x40000c00

08002558 <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 8002558:	b580      	push	{r7, lr}
 800255a:	b092      	sub	sp, #72	@ 0x48
 800255c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800255e:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8002562:	2200      	movs	r2, #0
 8002564:	601a      	str	r2, [r3, #0]
 8002566:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002568:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800256c:	2200      	movs	r2, #0
 800256e:	601a      	str	r2, [r3, #0]
 8002570:	605a      	str	r2, [r3, #4]
 8002572:	609a      	str	r2, [r3, #8]
 8002574:	60da      	str	r2, [r3, #12]
 8002576:	611a      	str	r2, [r3, #16]
 8002578:	615a      	str	r2, [r3, #20]
 800257a:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800257c:	1d3b      	adds	r3, r7, #4
 800257e:	2220      	movs	r2, #32
 8002580:	2100      	movs	r1, #0
 8002582:	4618      	mov	r0, r3
 8002584:	f00b fb28 	bl	800dbd8 <memset>

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 8002588:	4b3f      	ldr	r3, [pc, #252]	@ (8002688 <MX_TIM8_Init+0x130>)
 800258a:	4a40      	ldr	r2, [pc, #256]	@ (800268c <MX_TIM8_Init+0x134>)
 800258c:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 83;
 800258e:	4b3e      	ldr	r3, [pc, #248]	@ (8002688 <MX_TIM8_Init+0x130>)
 8002590:	2253      	movs	r2, #83	@ 0x53
 8002592:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002594:	4b3c      	ldr	r3, [pc, #240]	@ (8002688 <MX_TIM8_Init+0x130>)
 8002596:	2200      	movs	r2, #0
 8002598:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 19999;
 800259a:	4b3b      	ldr	r3, [pc, #236]	@ (8002688 <MX_TIM8_Init+0x130>)
 800259c:	f644 621f 	movw	r2, #19999	@ 0x4e1f
 80025a0:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80025a2:	4b39      	ldr	r3, [pc, #228]	@ (8002688 <MX_TIM8_Init+0x130>)
 80025a4:	2200      	movs	r2, #0
 80025a6:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 80025a8:	4b37      	ldr	r3, [pc, #220]	@ (8002688 <MX_TIM8_Init+0x130>)
 80025aa:	2200      	movs	r2, #0
 80025ac:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80025ae:	4b36      	ldr	r3, [pc, #216]	@ (8002688 <MX_TIM8_Init+0x130>)
 80025b0:	2280      	movs	r2, #128	@ 0x80
 80025b2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 80025b4:	4834      	ldr	r0, [pc, #208]	@ (8002688 <MX_TIM8_Init+0x130>)
 80025b6:	f006 fa23 	bl	8008a00 <HAL_TIM_PWM_Init>
 80025ba:	4603      	mov	r3, r0
 80025bc:	2b00      	cmp	r3, #0
 80025be:	d001      	beq.n	80025c4 <MX_TIM8_Init+0x6c>
  {
    Error_Handler();
 80025c0:	f000 fcfa 	bl	8002fb8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80025c4:	2300      	movs	r3, #0
 80025c6:	643b      	str	r3, [r7, #64]	@ 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80025c8:	2300      	movs	r3, #0
 80025ca:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 80025cc:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 80025d0:	4619      	mov	r1, r3
 80025d2:	482d      	ldr	r0, [pc, #180]	@ (8002688 <MX_TIM8_Init+0x130>)
 80025d4:	f007 f842 	bl	800965c <HAL_TIMEx_MasterConfigSynchronization>
 80025d8:	4603      	mov	r3, r0
 80025da:	2b00      	cmp	r3, #0
 80025dc:	d001      	beq.n	80025e2 <MX_TIM8_Init+0x8a>
  {
    Error_Handler();
 80025de:	f000 fceb 	bl	8002fb8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80025e2:	2360      	movs	r3, #96	@ 0x60
 80025e4:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.Pulse = 0;
 80025e6:	2300      	movs	r3, #0
 80025e8:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80025ea:	2300      	movs	r3, #0
 80025ec:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80025ee:	2300      	movs	r3, #0
 80025f0:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80025f2:	2300      	movs	r3, #0
 80025f4:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80025f6:	2300      	movs	r3, #0
 80025f8:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80025fa:	2300      	movs	r3, #0
 80025fc:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80025fe:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002602:	2200      	movs	r2, #0
 8002604:	4619      	mov	r1, r3
 8002606:	4820      	ldr	r0, [pc, #128]	@ (8002688 <MX_TIM8_Init+0x130>)
 8002608:	f006 fb82 	bl	8008d10 <HAL_TIM_PWM_ConfigChannel>
 800260c:	4603      	mov	r3, r0
 800260e:	2b00      	cmp	r3, #0
 8002610:	d001      	beq.n	8002616 <MX_TIM8_Init+0xbe>
  {
    Error_Handler();
 8002612:	f000 fcd1 	bl	8002fb8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8002616:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800261a:	2204      	movs	r2, #4
 800261c:	4619      	mov	r1, r3
 800261e:	481a      	ldr	r0, [pc, #104]	@ (8002688 <MX_TIM8_Init+0x130>)
 8002620:	f006 fb76 	bl	8008d10 <HAL_TIM_PWM_ConfigChannel>
 8002624:	4603      	mov	r3, r0
 8002626:	2b00      	cmp	r3, #0
 8002628:	d001      	beq.n	800262e <MX_TIM8_Init+0xd6>
  {
    Error_Handler();
 800262a:	f000 fcc5 	bl	8002fb8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800262e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002632:	2208      	movs	r2, #8
 8002634:	4619      	mov	r1, r3
 8002636:	4814      	ldr	r0, [pc, #80]	@ (8002688 <MX_TIM8_Init+0x130>)
 8002638:	f006 fb6a 	bl	8008d10 <HAL_TIM_PWM_ConfigChannel>
 800263c:	4603      	mov	r3, r0
 800263e:	2b00      	cmp	r3, #0
 8002640:	d001      	beq.n	8002646 <MX_TIM8_Init+0xee>
  {
    Error_Handler();
 8002642:	f000 fcb9 	bl	8002fb8 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8002646:	2300      	movs	r3, #0
 8002648:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800264a:	2300      	movs	r3, #0
 800264c:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800264e:	2300      	movs	r3, #0
 8002650:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8002652:	2300      	movs	r3, #0
 8002654:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8002656:	2300      	movs	r3, #0
 8002658:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800265a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800265e:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8002660:	2300      	movs	r3, #0
 8002662:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 8002664:	1d3b      	adds	r3, r7, #4
 8002666:	4619      	mov	r1, r3
 8002668:	4807      	ldr	r0, [pc, #28]	@ (8002688 <MX_TIM8_Init+0x130>)
 800266a:	f007 f873 	bl	8009754 <HAL_TIMEx_ConfigBreakDeadTime>
 800266e:	4603      	mov	r3, r0
 8002670:	2b00      	cmp	r3, #0
 8002672:	d001      	beq.n	8002678 <MX_TIM8_Init+0x120>
  {
    Error_Handler();
 8002674:	f000 fca0 	bl	8002fb8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */
  HAL_TIM_MspPostInit(&htim8);
 8002678:	4803      	ldr	r0, [pc, #12]	@ (8002688 <MX_TIM8_Init+0x130>)
 800267a:	f001 ff45 	bl	8004508 <HAL_TIM_MspPostInit>

}
 800267e:	bf00      	nop
 8002680:	3748      	adds	r7, #72	@ 0x48
 8002682:	46bd      	mov	sp, r7
 8002684:	bd80      	pop	{r7, pc}
 8002686:	bf00      	nop
 8002688:	200008f4 	.word	0x200008f4
 800268c:	40010400 	.word	0x40010400

08002690 <MX_TIM10_Init>:
  * @brief TIM10 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM10_Init(void)
{
 8002690:	b580      	push	{r7, lr}
 8002692:	b088      	sub	sp, #32
 8002694:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM10_Init 0 */

  /* USER CODE END TIM10_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 8002696:	1d3b      	adds	r3, r7, #4
 8002698:	2200      	movs	r2, #0
 800269a:	601a      	str	r2, [r3, #0]
 800269c:	605a      	str	r2, [r3, #4]
 800269e:	609a      	str	r2, [r3, #8]
 80026a0:	60da      	str	r2, [r3, #12]
 80026a2:	611a      	str	r2, [r3, #16]
 80026a4:	615a      	str	r2, [r3, #20]
 80026a6:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM10_Init 1 */

  /* USER CODE END TIM10_Init 1 */
  htim10.Instance = TIM10;
 80026a8:	4b1e      	ldr	r3, [pc, #120]	@ (8002724 <MX_TIM10_Init+0x94>)
 80026aa:	4a1f      	ldr	r2, [pc, #124]	@ (8002728 <MX_TIM10_Init+0x98>)
 80026ac:	601a      	str	r2, [r3, #0]
  htim10.Init.Prescaler = 0;
 80026ae:	4b1d      	ldr	r3, [pc, #116]	@ (8002724 <MX_TIM10_Init+0x94>)
 80026b0:	2200      	movs	r2, #0
 80026b2:	605a      	str	r2, [r3, #4]
  htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 80026b4:	4b1b      	ldr	r3, [pc, #108]	@ (8002724 <MX_TIM10_Init+0x94>)
 80026b6:	2200      	movs	r2, #0
 80026b8:	609a      	str	r2, [r3, #8]
  htim10.Init.Period = 4999;
 80026ba:	4b1a      	ldr	r3, [pc, #104]	@ (8002724 <MX_TIM10_Init+0x94>)
 80026bc:	f241 3287 	movw	r2, #4999	@ 0x1387
 80026c0:	60da      	str	r2, [r3, #12]
  htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80026c2:	4b18      	ldr	r3, [pc, #96]	@ (8002724 <MX_TIM10_Init+0x94>)
 80026c4:	2200      	movs	r2, #0
 80026c6:	611a      	str	r2, [r3, #16]
  htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80026c8:	4b16      	ldr	r3, [pc, #88]	@ (8002724 <MX_TIM10_Init+0x94>)
 80026ca:	2200      	movs	r2, #0
 80026cc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 80026ce:	4815      	ldr	r0, [pc, #84]	@ (8002724 <MX_TIM10_Init+0x94>)
 80026d0:	f006 f8de 	bl	8008890 <HAL_TIM_Base_Init>
 80026d4:	4603      	mov	r3, r0
 80026d6:	2b00      	cmp	r3, #0
 80026d8:	d001      	beq.n	80026de <MX_TIM10_Init+0x4e>
  {
    Error_Handler();
 80026da:	f000 fc6d 	bl	8002fb8 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim10) != HAL_OK)
 80026de:	4811      	ldr	r0, [pc, #68]	@ (8002724 <MX_TIM10_Init+0x94>)
 80026e0:	f006 f98e 	bl	8008a00 <HAL_TIM_PWM_Init>
 80026e4:	4603      	mov	r3, r0
 80026e6:	2b00      	cmp	r3, #0
 80026e8:	d001      	beq.n	80026ee <MX_TIM10_Init+0x5e>
  {
    Error_Handler();
 80026ea:	f000 fc65 	bl	8002fb8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80026ee:	2360      	movs	r3, #96	@ 0x60
 80026f0:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80026f2:	2300      	movs	r3, #0
 80026f4:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80026f6:	2300      	movs	r3, #0
 80026f8:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80026fa:	2300      	movs	r3, #0
 80026fc:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim10, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80026fe:	1d3b      	adds	r3, r7, #4
 8002700:	2200      	movs	r2, #0
 8002702:	4619      	mov	r1, r3
 8002704:	4807      	ldr	r0, [pc, #28]	@ (8002724 <MX_TIM10_Init+0x94>)
 8002706:	f006 fb03 	bl	8008d10 <HAL_TIM_PWM_ConfigChannel>
 800270a:	4603      	mov	r3, r0
 800270c:	2b00      	cmp	r3, #0
 800270e:	d001      	beq.n	8002714 <MX_TIM10_Init+0x84>
  {
    Error_Handler();
 8002710:	f000 fc52 	bl	8002fb8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM10_Init 2 */

  /* USER CODE END TIM10_Init 2 */
  HAL_TIM_MspPostInit(&htim10);
 8002714:	4803      	ldr	r0, [pc, #12]	@ (8002724 <MX_TIM10_Init+0x94>)
 8002716:	f001 fef7 	bl	8004508 <HAL_TIM_MspPostInit>

}
 800271a:	bf00      	nop
 800271c:	3720      	adds	r7, #32
 800271e:	46bd      	mov	sp, r7
 8002720:	bd80      	pop	{r7, pc}
 8002722:	bf00      	nop
 8002724:	2000093c 	.word	0x2000093c
 8002728:	40014400 	.word	0x40014400

0800272c <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 800272c:	b580      	push	{r7, lr}
 800272e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002730:	4b11      	ldr	r3, [pc, #68]	@ (8002778 <MX_USART1_UART_Init+0x4c>)
 8002732:	4a12      	ldr	r2, [pc, #72]	@ (800277c <MX_USART1_UART_Init+0x50>)
 8002734:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8002736:	4b10      	ldr	r3, [pc, #64]	@ (8002778 <MX_USART1_UART_Init+0x4c>)
 8002738:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800273c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800273e:	4b0e      	ldr	r3, [pc, #56]	@ (8002778 <MX_USART1_UART_Init+0x4c>)
 8002740:	2200      	movs	r2, #0
 8002742:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002744:	4b0c      	ldr	r3, [pc, #48]	@ (8002778 <MX_USART1_UART_Init+0x4c>)
 8002746:	2200      	movs	r2, #0
 8002748:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800274a:	4b0b      	ldr	r3, [pc, #44]	@ (8002778 <MX_USART1_UART_Init+0x4c>)
 800274c:	2200      	movs	r2, #0
 800274e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002750:	4b09      	ldr	r3, [pc, #36]	@ (8002778 <MX_USART1_UART_Init+0x4c>)
 8002752:	220c      	movs	r2, #12
 8002754:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002756:	4b08      	ldr	r3, [pc, #32]	@ (8002778 <MX_USART1_UART_Init+0x4c>)
 8002758:	2200      	movs	r2, #0
 800275a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800275c:	4b06      	ldr	r3, [pc, #24]	@ (8002778 <MX_USART1_UART_Init+0x4c>)
 800275e:	2200      	movs	r2, #0
 8002760:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002762:	4805      	ldr	r0, [pc, #20]	@ (8002778 <MX_USART1_UART_Init+0x4c>)
 8002764:	f007 f848 	bl	80097f8 <HAL_UART_Init>
 8002768:	4603      	mov	r3, r0
 800276a:	2b00      	cmp	r3, #0
 800276c:	d001      	beq.n	8002772 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800276e:	f000 fc23 	bl	8002fb8 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8002772:	bf00      	nop
 8002774:	bd80      	pop	{r7, pc}
 8002776:	bf00      	nop
 8002778:	20000b64 	.word	0x20000b64
 800277c:	40011000 	.word	0x40011000

08002780 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8002780:	b580      	push	{r7, lr}
 8002782:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8002784:	4b11      	ldr	r3, [pc, #68]	@ (80027cc <MX_USART3_UART_Init+0x4c>)
 8002786:	4a12      	ldr	r2, [pc, #72]	@ (80027d0 <MX_USART3_UART_Init+0x50>)
 8002788:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 100000;
 800278a:	4b10      	ldr	r3, [pc, #64]	@ (80027cc <MX_USART3_UART_Init+0x4c>)
 800278c:	4a11      	ldr	r2, [pc, #68]	@ (80027d4 <MX_USART3_UART_Init+0x54>)
 800278e:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8002790:	4b0e      	ldr	r3, [pc, #56]	@ (80027cc <MX_USART3_UART_Init+0x4c>)
 8002792:	2200      	movs	r2, #0
 8002794:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8002796:	4b0d      	ldr	r3, [pc, #52]	@ (80027cc <MX_USART3_UART_Init+0x4c>)
 8002798:	2200      	movs	r2, #0
 800279a:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_EVEN;
 800279c:	4b0b      	ldr	r3, [pc, #44]	@ (80027cc <MX_USART3_UART_Init+0x4c>)
 800279e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80027a2:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80027a4:	4b09      	ldr	r3, [pc, #36]	@ (80027cc <MX_USART3_UART_Init+0x4c>)
 80027a6:	220c      	movs	r2, #12
 80027a8:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80027aa:	4b08      	ldr	r3, [pc, #32]	@ (80027cc <MX_USART3_UART_Init+0x4c>)
 80027ac:	2200      	movs	r2, #0
 80027ae:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80027b0:	4b06      	ldr	r3, [pc, #24]	@ (80027cc <MX_USART3_UART_Init+0x4c>)
 80027b2:	2200      	movs	r2, #0
 80027b4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80027b6:	4805      	ldr	r0, [pc, #20]	@ (80027cc <MX_USART3_UART_Init+0x4c>)
 80027b8:	f007 f81e 	bl	80097f8 <HAL_UART_Init>
 80027bc:	4603      	mov	r3, r0
 80027be:	2b00      	cmp	r3, #0
 80027c0:	d001      	beq.n	80027c6 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 80027c2:	f000 fbf9 	bl	8002fb8 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80027c6:	bf00      	nop
 80027c8:	bd80      	pop	{r7, pc}
 80027ca:	bf00      	nop
 80027cc:	20000bac 	.word	0x20000bac
 80027d0:	40004800 	.word	0x40004800
 80027d4:	000186a0 	.word	0x000186a0

080027d8 <MX_USART6_UART_Init>:
  * @brief USART6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART6_UART_Init(void)
{
 80027d8:	b580      	push	{r7, lr}
 80027da:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 80027dc:	4b11      	ldr	r3, [pc, #68]	@ (8002824 <MX_USART6_UART_Init+0x4c>)
 80027de:	4a12      	ldr	r2, [pc, #72]	@ (8002828 <MX_USART6_UART_Init+0x50>)
 80027e0:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 115200;
 80027e2:	4b10      	ldr	r3, [pc, #64]	@ (8002824 <MX_USART6_UART_Init+0x4c>)
 80027e4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80027e8:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 80027ea:	4b0e      	ldr	r3, [pc, #56]	@ (8002824 <MX_USART6_UART_Init+0x4c>)
 80027ec:	2200      	movs	r2, #0
 80027ee:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 80027f0:	4b0c      	ldr	r3, [pc, #48]	@ (8002824 <MX_USART6_UART_Init+0x4c>)
 80027f2:	2200      	movs	r2, #0
 80027f4:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 80027f6:	4b0b      	ldr	r3, [pc, #44]	@ (8002824 <MX_USART6_UART_Init+0x4c>)
 80027f8:	2200      	movs	r2, #0
 80027fa:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 80027fc:	4b09      	ldr	r3, [pc, #36]	@ (8002824 <MX_USART6_UART_Init+0x4c>)
 80027fe:	220c      	movs	r2, #12
 8002800:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002802:	4b08      	ldr	r3, [pc, #32]	@ (8002824 <MX_USART6_UART_Init+0x4c>)
 8002804:	2200      	movs	r2, #0
 8002806:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 8002808:	4b06      	ldr	r3, [pc, #24]	@ (8002824 <MX_USART6_UART_Init+0x4c>)
 800280a:	2200      	movs	r2, #0
 800280c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 800280e:	4805      	ldr	r0, [pc, #20]	@ (8002824 <MX_USART6_UART_Init+0x4c>)
 8002810:	f006 fff2 	bl	80097f8 <HAL_UART_Init>
 8002814:	4603      	mov	r3, r0
 8002816:	2b00      	cmp	r3, #0
 8002818:	d001      	beq.n	800281e <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
 800281a:	f000 fbcd 	bl	8002fb8 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 800281e:	bf00      	nop
 8002820:	bd80      	pop	{r7, pc}
 8002822:	bf00      	nop
 8002824:	20000bf4 	.word	0x20000bf4
 8002828:	40011400 	.word	0x40011400

0800282c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 800282c:	b580      	push	{r7, lr}
 800282e:	b082      	sub	sp, #8
 8002830:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8002832:	2300      	movs	r3, #0
 8002834:	607b      	str	r3, [r7, #4]
 8002836:	4b37      	ldr	r3, [pc, #220]	@ (8002914 <MX_DMA_Init+0xe8>)
 8002838:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800283a:	4a36      	ldr	r2, [pc, #216]	@ (8002914 <MX_DMA_Init+0xe8>)
 800283c:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8002840:	6313      	str	r3, [r2, #48]	@ 0x30
 8002842:	4b34      	ldr	r3, [pc, #208]	@ (8002914 <MX_DMA_Init+0xe8>)
 8002844:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002846:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800284a:	607b      	str	r3, [r7, #4]
 800284c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA2_CLK_ENABLE();
 800284e:	2300      	movs	r3, #0
 8002850:	603b      	str	r3, [r7, #0]
 8002852:	4b30      	ldr	r3, [pc, #192]	@ (8002914 <MX_DMA_Init+0xe8>)
 8002854:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002856:	4a2f      	ldr	r2, [pc, #188]	@ (8002914 <MX_DMA_Init+0xe8>)
 8002858:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800285c:	6313      	str	r3, [r2, #48]	@ 0x30
 800285e:	4b2d      	ldr	r3, [pc, #180]	@ (8002914 <MX_DMA_Init+0xe8>)
 8002860:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002862:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002866:	603b      	str	r3, [r7, #0]
 8002868:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 5, 0);
 800286a:	2200      	movs	r2, #0
 800286c:	2105      	movs	r1, #5
 800286e:	200c      	movs	r0, #12
 8002870:	f003 fa4f 	bl	8005d12 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 8002874:	200c      	movs	r0, #12
 8002876:	f003 fa68 	bl	8005d4a <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream2_IRQn, 5, 0);
 800287a:	2200      	movs	r2, #0
 800287c:	2105      	movs	r1, #5
 800287e:	200d      	movs	r0, #13
 8002880:	f003 fa47 	bl	8005d12 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream2_IRQn);
 8002884:	200d      	movs	r0, #13
 8002886:	f003 fa60 	bl	8005d4a <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream4_IRQn, 5, 0);
 800288a:	2200      	movs	r2, #0
 800288c:	2105      	movs	r1, #5
 800288e:	200f      	movs	r0, #15
 8002890:	f003 fa3f 	bl	8005d12 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream4_IRQn);
 8002894:	200f      	movs	r0, #15
 8002896:	f003 fa58 	bl	8005d4a <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream7_IRQn, 5, 0);
 800289a:	2200      	movs	r2, #0
 800289c:	2105      	movs	r1, #5
 800289e:	202f      	movs	r0, #47	@ 0x2f
 80028a0:	f003 fa37 	bl	8005d12 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream7_IRQn);
 80028a4:	202f      	movs	r0, #47	@ 0x2f
 80028a6:	f003 fa50 	bl	8005d4a <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream1_IRQn, 5, 0);
 80028aa:	2200      	movs	r2, #0
 80028ac:	2105      	movs	r1, #5
 80028ae:	2039      	movs	r0, #57	@ 0x39
 80028b0:	f003 fa2f 	bl	8005d12 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream1_IRQn);
 80028b4:	2039      	movs	r0, #57	@ 0x39
 80028b6:	f003 fa48 	bl	8005d4a <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 5, 0);
 80028ba:	2200      	movs	r2, #0
 80028bc:	2105      	movs	r1, #5
 80028be:	203a      	movs	r0, #58	@ 0x3a
 80028c0:	f003 fa27 	bl	8005d12 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 80028c4:	203a      	movs	r0, #58	@ 0x3a
 80028c6:	f003 fa40 	bl	8005d4a <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 5, 0);
 80028ca:	2200      	movs	r2, #0
 80028cc:	2105      	movs	r1, #5
 80028ce:	203b      	movs	r0, #59	@ 0x3b
 80028d0:	f003 fa1f 	bl	8005d12 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 80028d4:	203b      	movs	r0, #59	@ 0x3b
 80028d6:	f003 fa38 	bl	8005d4a <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream5_IRQn, 5, 0);
 80028da:	2200      	movs	r2, #0
 80028dc:	2105      	movs	r1, #5
 80028de:	2044      	movs	r0, #68	@ 0x44
 80028e0:	f003 fa17 	bl	8005d12 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream5_IRQn);
 80028e4:	2044      	movs	r0, #68	@ 0x44
 80028e6:	f003 fa30 	bl	8005d4a <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream6_IRQn, 5, 0);
 80028ea:	2200      	movs	r2, #0
 80028ec:	2105      	movs	r1, #5
 80028ee:	2045      	movs	r0, #69	@ 0x45
 80028f0:	f003 fa0f 	bl	8005d12 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream6_IRQn);
 80028f4:	2045      	movs	r0, #69	@ 0x45
 80028f6:	f003 fa28 	bl	8005d4a <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream7_IRQn, 5, 0);
 80028fa:	2200      	movs	r2, #0
 80028fc:	2105      	movs	r1, #5
 80028fe:	2046      	movs	r0, #70	@ 0x46
 8002900:	f003 fa07 	bl	8005d12 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream7_IRQn);
 8002904:	2046      	movs	r0, #70	@ 0x46
 8002906:	f003 fa20 	bl	8005d4a <HAL_NVIC_EnableIRQ>

}
 800290a:	bf00      	nop
 800290c:	3708      	adds	r7, #8
 800290e:	46bd      	mov	sp, r7
 8002910:	bd80      	pop	{r7, pc}
 8002912:	bf00      	nop
 8002914:	40023800 	.word	0x40023800

08002918 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002918:	b580      	push	{r7, lr}
 800291a:	b08e      	sub	sp, #56	@ 0x38
 800291c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800291e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002922:	2200      	movs	r2, #0
 8002924:	601a      	str	r2, [r3, #0]
 8002926:	605a      	str	r2, [r3, #4]
 8002928:	609a      	str	r2, [r3, #8]
 800292a:	60da      	str	r2, [r3, #12]
 800292c:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800292e:	2300      	movs	r3, #0
 8002930:	623b      	str	r3, [r7, #32]
 8002932:	4b71      	ldr	r3, [pc, #452]	@ (8002af8 <MX_GPIO_Init+0x1e0>)
 8002934:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002936:	4a70      	ldr	r2, [pc, #448]	@ (8002af8 <MX_GPIO_Init+0x1e0>)
 8002938:	f043 0302 	orr.w	r3, r3, #2
 800293c:	6313      	str	r3, [r2, #48]	@ 0x30
 800293e:	4b6e      	ldr	r3, [pc, #440]	@ (8002af8 <MX_GPIO_Init+0x1e0>)
 8002940:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002942:	f003 0302 	and.w	r3, r3, #2
 8002946:	623b      	str	r3, [r7, #32]
 8002948:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 800294a:	2300      	movs	r3, #0
 800294c:	61fb      	str	r3, [r7, #28]
 800294e:	4b6a      	ldr	r3, [pc, #424]	@ (8002af8 <MX_GPIO_Init+0x1e0>)
 8002950:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002952:	4a69      	ldr	r2, [pc, #420]	@ (8002af8 <MX_GPIO_Init+0x1e0>)
 8002954:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002958:	6313      	str	r3, [r2, #48]	@ 0x30
 800295a:	4b67      	ldr	r3, [pc, #412]	@ (8002af8 <MX_GPIO_Init+0x1e0>)
 800295c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800295e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002962:	61fb      	str	r3, [r7, #28]
 8002964:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002966:	2300      	movs	r3, #0
 8002968:	61bb      	str	r3, [r7, #24]
 800296a:	4b63      	ldr	r3, [pc, #396]	@ (8002af8 <MX_GPIO_Init+0x1e0>)
 800296c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800296e:	4a62      	ldr	r2, [pc, #392]	@ (8002af8 <MX_GPIO_Init+0x1e0>)
 8002970:	f043 0301 	orr.w	r3, r3, #1
 8002974:	6313      	str	r3, [r2, #48]	@ 0x30
 8002976:	4b60      	ldr	r3, [pc, #384]	@ (8002af8 <MX_GPIO_Init+0x1e0>)
 8002978:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800297a:	f003 0301 	and.w	r3, r3, #1
 800297e:	61bb      	str	r3, [r7, #24]
 8002980:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002982:	2300      	movs	r3, #0
 8002984:	617b      	str	r3, [r7, #20]
 8002986:	4b5c      	ldr	r3, [pc, #368]	@ (8002af8 <MX_GPIO_Init+0x1e0>)
 8002988:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800298a:	4a5b      	ldr	r2, [pc, #364]	@ (8002af8 <MX_GPIO_Init+0x1e0>)
 800298c:	f043 0308 	orr.w	r3, r3, #8
 8002990:	6313      	str	r3, [r2, #48]	@ 0x30
 8002992:	4b59      	ldr	r3, [pc, #356]	@ (8002af8 <MX_GPIO_Init+0x1e0>)
 8002994:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002996:	f003 0308 	and.w	r3, r3, #8
 800299a:	617b      	str	r3, [r7, #20]
 800299c:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800299e:	2300      	movs	r3, #0
 80029a0:	613b      	str	r3, [r7, #16]
 80029a2:	4b55      	ldr	r3, [pc, #340]	@ (8002af8 <MX_GPIO_Init+0x1e0>)
 80029a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80029a6:	4a54      	ldr	r2, [pc, #336]	@ (8002af8 <MX_GPIO_Init+0x1e0>)
 80029a8:	f043 0304 	orr.w	r3, r3, #4
 80029ac:	6313      	str	r3, [r2, #48]	@ 0x30
 80029ae:	4b52      	ldr	r3, [pc, #328]	@ (8002af8 <MX_GPIO_Init+0x1e0>)
 80029b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80029b2:	f003 0304 	and.w	r3, r3, #4
 80029b6:	613b      	str	r3, [r7, #16]
 80029b8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOI_CLK_ENABLE();
 80029ba:	2300      	movs	r3, #0
 80029bc:	60fb      	str	r3, [r7, #12]
 80029be:	4b4e      	ldr	r3, [pc, #312]	@ (8002af8 <MX_GPIO_Init+0x1e0>)
 80029c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80029c2:	4a4d      	ldr	r2, [pc, #308]	@ (8002af8 <MX_GPIO_Init+0x1e0>)
 80029c4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80029c8:	6313      	str	r3, [r2, #48]	@ 0x30
 80029ca:	4b4b      	ldr	r3, [pc, #300]	@ (8002af8 <MX_GPIO_Init+0x1e0>)
 80029cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80029ce:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80029d2:	60fb      	str	r3, [r7, #12]
 80029d4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80029d6:	2300      	movs	r3, #0
 80029d8:	60bb      	str	r3, [r7, #8]
 80029da:	4b47      	ldr	r3, [pc, #284]	@ (8002af8 <MX_GPIO_Init+0x1e0>)
 80029dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80029de:	4a46      	ldr	r2, [pc, #280]	@ (8002af8 <MX_GPIO_Init+0x1e0>)
 80029e0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80029e4:	6313      	str	r3, [r2, #48]	@ 0x30
 80029e6:	4b44      	ldr	r3, [pc, #272]	@ (8002af8 <MX_GPIO_Init+0x1e0>)
 80029e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80029ea:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80029ee:	60bb      	str	r3, [r7, #8]
 80029f0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80029f2:	2300      	movs	r3, #0
 80029f4:	607b      	str	r3, [r7, #4]
 80029f6:	4b40      	ldr	r3, [pc, #256]	@ (8002af8 <MX_GPIO_Init+0x1e0>)
 80029f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80029fa:	4a3f      	ldr	r2, [pc, #252]	@ (8002af8 <MX_GPIO_Init+0x1e0>)
 80029fc:	f043 0320 	orr.w	r3, r3, #32
 8002a00:	6313      	str	r3, [r2, #48]	@ 0x30
 8002a02:	4b3d      	ldr	r3, [pc, #244]	@ (8002af8 <MX_GPIO_Init+0x1e0>)
 8002a04:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a06:	f003 0320 	and.w	r3, r3, #32
 8002a0a:	607b      	str	r3, [r7, #4]
 8002a0c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8002a0e:	2300      	movs	r3, #0
 8002a10:	603b      	str	r3, [r7, #0]
 8002a12:	4b39      	ldr	r3, [pc, #228]	@ (8002af8 <MX_GPIO_Init+0x1e0>)
 8002a14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a16:	4a38      	ldr	r2, [pc, #224]	@ (8002af8 <MX_GPIO_Init+0x1e0>)
 8002a18:	f043 0310 	orr.w	r3, r3, #16
 8002a1c:	6313      	str	r3, [r2, #48]	@ 0x30
 8002a1e:	4b36      	ldr	r3, [pc, #216]	@ (8002af8 <MX_GPIO_Init+0x1e0>)
 8002a20:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a22:	f003 0310 	and.w	r3, r3, #16
 8002a26:	603b      	str	r3, [r7, #0]
 8002a28:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, GPIO_PIN_6, GPIO_PIN_RESET);
 8002a2a:	2200      	movs	r2, #0
 8002a2c:	2140      	movs	r1, #64	@ 0x40
 8002a2e:	4833      	ldr	r0, [pc, #204]	@ (8002afc <MX_GPIO_Init+0x1e4>)
 8002a30:	f003 ff44 	bl	80068bc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);
 8002a34:	2200      	movs	r2, #0
 8002a36:	2110      	movs	r1, #16
 8002a38:	4831      	ldr	r0, [pc, #196]	@ (8002b00 <MX_GPIO_Init+0x1e8>)
 8002a3a:	f003 ff3f 	bl	80068bc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_RESET);
 8002a3e:	2200      	movs	r2, #0
 8002a40:	2101      	movs	r1, #1
 8002a42:	4830      	ldr	r0, [pc, #192]	@ (8002b04 <MX_GPIO_Init+0x1ec>)
 8002a44:	f003 ff3a 	bl	80068bc <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PG6 */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 8002a48:	2340      	movs	r3, #64	@ 0x40
 8002a4a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002a4c:	2301      	movs	r3, #1
 8002a4e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a50:	2300      	movs	r3, #0
 8002a52:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002a54:	2300      	movs	r3, #0
 8002a56:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8002a58:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002a5c:	4619      	mov	r1, r3
 8002a5e:	4827      	ldr	r0, [pc, #156]	@ (8002afc <MX_GPIO_Init+0x1e4>)
 8002a60:	f003 fd90 	bl	8006584 <HAL_GPIO_Init>

  /*Configure GPIO pin : PG3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 8002a64:	2308      	movs	r3, #8
 8002a66:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002a68:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8002a6c:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a6e:	2300      	movs	r3, #0
 8002a70:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8002a72:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002a76:	4619      	mov	r1, r3
 8002a78:	4820      	ldr	r0, [pc, #128]	@ (8002afc <MX_GPIO_Init+0x1e4>)
 8002a7a:	f003 fd83 	bl	8006584 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 8002a7e:	2310      	movs	r3, #16
 8002a80:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002a82:	2301      	movs	r3, #1
 8002a84:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a86:	2300      	movs	r3, #0
 8002a88:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002a8a:	2300      	movs	r3, #0
 8002a8c:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002a8e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002a92:	4619      	mov	r1, r3
 8002a94:	481a      	ldr	r0, [pc, #104]	@ (8002b00 <MX_GPIO_Init+0x1e8>)
 8002a96:	f003 fd75 	bl	8006584 <HAL_GPIO_Init>

  /*Configure GPIO pins : INT1_ACCEL_Pin_Pin INT1_GRYO_Pin_Pin */
  GPIO_InitStruct.Pin = INT1_ACCEL_Pin_Pin|INT1_GRYO_Pin_Pin;
 8002a9a:	2330      	movs	r3, #48	@ 0x30
 8002a9c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002a9e:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8002aa2:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002aa4:	2300      	movs	r3, #0
 8002aa6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002aa8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002aac:	4619      	mov	r1, r3
 8002aae:	4816      	ldr	r0, [pc, #88]	@ (8002b08 <MX_GPIO_Init+0x1f0>)
 8002ab0:	f003 fd68 	bl	8006584 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8002ab4:	2301      	movs	r3, #1
 8002ab6:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002ab8:	2301      	movs	r3, #1
 8002aba:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002abc:	2300      	movs	r3, #0
 8002abe:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002ac0:	2300      	movs	r3, #0
 8002ac2:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002ac4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002ac8:	4619      	mov	r1, r3
 8002aca:	480e      	ldr	r0, [pc, #56]	@ (8002b04 <MX_GPIO_Init+0x1ec>)
 8002acc:	f003 fd5a 	bl	8006584 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI3_IRQn, 5, 0);
 8002ad0:	2200      	movs	r2, #0
 8002ad2:	2105      	movs	r1, #5
 8002ad4:	2009      	movs	r0, #9
 8002ad6:	f003 f91c 	bl	8005d12 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 8002ada:	2009      	movs	r0, #9
 8002adc:	f003 f935 	bl	8005d4a <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI4_IRQn, 5, 0);
 8002ae0:	2200      	movs	r2, #0
 8002ae2:	2105      	movs	r1, #5
 8002ae4:	200a      	movs	r0, #10
 8002ae6:	f003 f914 	bl	8005d12 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 8002aea:	200a      	movs	r0, #10
 8002aec:	f003 f92d 	bl	8005d4a <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8002af0:	bf00      	nop
 8002af2:	3738      	adds	r7, #56	@ 0x38
 8002af4:	46bd      	mov	sp, r7
 8002af6:	bd80      	pop	{r7, pc}
 8002af8:	40023800 	.word	0x40023800
 8002afc:	40021800 	.word	0x40021800
 8002b00:	40020000 	.word	0x40020000
 8002b04:	40020400 	.word	0x40020400
 8002b08:	40020800 	.word	0x40020800

08002b0c <positionPIDByMe>:

/* USER CODE BEGIN 4 */
int16_t positionPIDByMe(int16_t *prevDiff, int8_t *isNegativeRegion1, int8_t *previousRegion1, int16_t DifferenceBetweenCurrentAndWannabePosition, int16_t *sumI1, float kPu, float kIu, float kDu) {
 8002b0c:	b480      	push	{r7}
 8002b0e:	b08b      	sub	sp, #44	@ 0x2c
 8002b10:	af00      	add	r7, sp, #0
 8002b12:	61f8      	str	r0, [r7, #28]
 8002b14:	61b9      	str	r1, [r7, #24]
 8002b16:	617a      	str	r2, [r7, #20]
 8002b18:	ed87 0a03 	vstr	s0, [r7, #12]
 8002b1c:	edc7 0a02 	vstr	s1, [r7, #8]
 8002b20:	ed87 1a01 	vstr	s2, [r7, #4]
 8002b24:	827b      	strh	r3, [r7, #18]
	if (DifferenceBetweenCurrentAndWannabePosition >= 0) {
 8002b26:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8002b2a:	2b00      	cmp	r3, #0
 8002b2c:	db03      	blt.n	8002b36 <positionPIDByMe+0x2a>
		*isNegativeRegion1 = -1;
 8002b2e:	69bb      	ldr	r3, [r7, #24]
 8002b30:	22ff      	movs	r2, #255	@ 0xff
 8002b32:	701a      	strb	r2, [r3, #0]
 8002b34:	e002      	b.n	8002b3c <positionPIDByMe+0x30>
	} else {
		*isNegativeRegion1 = 1;
 8002b36:	69bb      	ldr	r3, [r7, #24]
 8002b38:	2201      	movs	r2, #1
 8002b3a:	701a      	strb	r2, [r3, #0]
	}
	if (*isNegativeRegion1 != *previousRegion1) {
 8002b3c:	69bb      	ldr	r3, [r7, #24]
 8002b3e:	f993 2000 	ldrsb.w	r2, [r3]
 8002b42:	697b      	ldr	r3, [r7, #20]
 8002b44:	f993 3000 	ldrsb.w	r3, [r3]
 8002b48:	429a      	cmp	r2, r3
 8002b4a:	d002      	beq.n	8002b52 <positionPIDByMe+0x46>
		*sumI1 = 0;
 8002b4c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002b4e:	2200      	movs	r2, #0
 8002b50:	801a      	strh	r2, [r3, #0]
	}
	*previousRegion1 = *isNegativeRegion1;
 8002b52:	69bb      	ldr	r3, [r7, #24]
 8002b54:	f993 2000 	ldrsb.w	r2, [r3]
 8002b58:	697b      	ldr	r3, [r7, #20]
 8002b5a:	701a      	strb	r2, [r3, #0]
	*sumI1 += (int)((float)(DifferenceBetweenCurrentAndWannabePosition)*0.005f);
 8002b5c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002b5e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002b62:	b29a      	uxth	r2, r3
 8002b64:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8002b68:	ee07 3a90 	vmov	s15, r3
 8002b6c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002b70:	ed9f 7a2a 	vldr	s14, [pc, #168]	@ 8002c1c <positionPIDByMe+0x110>
 8002b74:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002b78:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002b7c:	ee17 3a90 	vmov	r3, s15
 8002b80:	b29b      	uxth	r3, r3
 8002b82:	4413      	add	r3, r2
 8002b84:	b29b      	uxth	r3, r3
 8002b86:	b21a      	sxth	r2, r3
 8002b88:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002b8a:	801a      	strh	r2, [r3, #0]
	int16_t PositionToGo = (int)(kPu*(float)(DifferenceBetweenCurrentAndWannabePosition));
 8002b8c:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8002b90:	ee07 3a90 	vmov	s15, r3
 8002b94:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002b98:	edd7 7a03 	vldr	s15, [r7, #12]
 8002b9c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002ba0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002ba4:	ee17 3a90 	vmov	r3, s15
 8002ba8:	84fb      	strh	r3, [r7, #38]	@ 0x26
	int16_t IntegralToGo = (int)(kIu*((float)(*sumI1)));
 8002baa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002bac:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002bb0:	ee07 3a90 	vmov	s15, r3
 8002bb4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002bb8:	edd7 7a02 	vldr	s15, [r7, #8]
 8002bbc:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002bc0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002bc4:	ee17 3a90 	vmov	r3, s15
 8002bc8:	84bb      	strh	r3, [r7, #36]	@ 0x24
	int16_t DerivativeToGo = (int)((kDu)*((float)(DifferenceBetweenCurrentAndWannabePosition - *prevDiff))*(float)200);
 8002bca:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8002bce:	69fa      	ldr	r2, [r7, #28]
 8002bd0:	f9b2 2000 	ldrsh.w	r2, [r2]
 8002bd4:	1a9b      	subs	r3, r3, r2
 8002bd6:	ee07 3a90 	vmov	s15, r3
 8002bda:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002bde:	edd7 7a01 	vldr	s15, [r7, #4]
 8002be2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002be6:	ed9f 7a0e 	vldr	s14, [pc, #56]	@ 8002c20 <positionPIDByMe+0x114>
 8002bea:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002bee:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002bf2:	ee17 3a90 	vmov	r3, s15
 8002bf6:	847b      	strh	r3, [r7, #34]	@ 0x22
	*prevDiff = DifferenceBetweenCurrentAndWannabePosition;
 8002bf8:	69fb      	ldr	r3, [r7, #28]
 8002bfa:	8a7a      	ldrh	r2, [r7, #18]
 8002bfc:	801a      	strh	r2, [r3, #0]
	return PositionToGo+IntegralToGo+DerivativeToGo;
 8002bfe:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 8002c00:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8002c02:	4413      	add	r3, r2
 8002c04:	b29a      	uxth	r2, r3
 8002c06:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8002c08:	4413      	add	r3, r2
 8002c0a:	b29b      	uxth	r3, r3
 8002c0c:	b21b      	sxth	r3, r3
}
 8002c0e:	4618      	mov	r0, r3
 8002c10:	372c      	adds	r7, #44	@ 0x2c
 8002c12:	46bd      	mov	sp, r7
 8002c14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c18:	4770      	bx	lr
 8002c1a:	bf00      	nop
 8002c1c:	3ba3d70a 	.word	0x3ba3d70a
 8002c20:	43480000 	.word	0x43480000

08002c24 <TaskMain>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_TaskMain */
void TaskMain(void *argument)
{
 8002c24:	b580      	push	{r7, lr}
 8002c26:	b082      	sub	sp, #8
 8002c28:	af00      	add	r7, sp, #0
 8002c2a:	6078      	str	r0, [r7, #4]
  /* Infinite loop */
	// HAL_GPIO_WritePin(GPIOH, GPIO_PIN_10, 1);
	// __HAL_TIM_PRESCALER(&htim4, 2);
	// HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_3);
	// HAL_TIM_Base_Start(&htim4);
	if (BMI088_accel_init()) {
 8002c2c:	f7fd fd4e 	bl	80006cc <BMI088_accel_init>
		// usart_printf("WARNING - BMI088 accelerometer init failed \r\n");
	}
	if (BMI088_gyro_init()) {
 8002c30:	f7fd fe04 	bl	800083c <BMI088_gyro_init>
		// usart_printf("WARNING - BMI088 gyroscope init failed \r\n");
	}
	if (ist8310_init()) {
 8002c34:	f7fe ffb6 	bl	8001ba4 <ist8310_init>
		//set_motor_voltage(5, 4000);

		// HAL_TIM_PWM_Start(&htim5, TIM_CHANNEL_2);

		// PWMOn(LED,1);
		PWMOutput(LED, 1, 500);
 8002c38:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 8002c3c:	2101      	movs	r1, #1
 8002c3e:	2001      	movs	r0, #1
 8002c40:	f000 fd96 	bl	8003770 <PWMOutput>
		PWMInitialize(LED, FR, 1, 0.9);
 8002c44:	ed9f 0a0d 	vldr	s0, [pc, #52]	@ 8002c7c <TaskMain+0x58>
 8002c48:	2201      	movs	r2, #1
 8002c4a:	2101      	movs	r1, #1
 8002c4c:	2001      	movs	r0, #1
 8002c4e:	f000 fc77 	bl	8003540 <PWMInitialize>
		// PWMTimerStarter();
		usart_printf("on\r\n");
 8002c52:	480b      	ldr	r0, [pc, #44]	@ (8002c80 <TaskMain+0x5c>)
 8002c54:	f7fe fbfe 	bl	8001454 <usart_printf>
		osDelay(500);
 8002c58:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8002c5c:	f008 f8ec 	bl	800ae38 <osDelay>
		//sendB2bData(CAN_b2b_A_ID, 1, 1, 1, 1);
		// HAL_GPIO_WritePin(GPIOH, GPIO_PIN_10, 1);
		//set_motor_voltage(5, -4000);
		// HAL_TIM_PWM_Stop(&htim5, TIM_CHANNEL_2);
		PWMOff(LED, 1);
 8002c60:	2101      	movs	r1, #1
 8002c62:	2001      	movs	r0, #1
 8002c64:	f000 fdb4 	bl	80037d0 <PWMOff>
		// PWMTimerStarter();
		usart_printf("off\r\n");
 8002c68:	4806      	ldr	r0, [pc, #24]	@ (8002c84 <TaskMain+0x60>)
 8002c6a:	f7fe fbf3 	bl	8001454 <usart_printf>
		osDelay(500);
 8002c6e:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8002c72:	f008 f8e1 	bl	800ae38 <osDelay>
		PWMOutput(LED, 1, 500);
 8002c76:	bf00      	nop
 8002c78:	e7de      	b.n	8002c38 <TaskMain+0x14>
 8002c7a:	bf00      	nop
 8002c7c:	3f666666 	.word	0x3f666666
 8002c80:	0800e5d8 	.word	0x0800e5d8
 8002c84:	0800e5e0 	.word	0x0800e5e0

08002c88 <TaskChassis>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_TaskChassis */
void TaskChassis(void *argument)
{
 8002c88:	b5b0      	push	{r4, r5, r7, lr}
 8002c8a:	b098      	sub	sp, #96	@ 0x60
 8002c8c:	af02      	add	r7, sp, #8
 8002c8e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN TaskChassis */
	/* USER CODE BEGIN TaskChassis */
	int16_t rcRPM[4] = {0,0,0,0};                              // maps rc percentage reading to motors, assuming we're running M3508s at max 469RPM
 8002c90:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8002c94:	2200      	movs	r2, #0
 8002c96:	601a      	str	r2, [r3, #0]
 8002c98:	605a      	str	r2, [r3, #4]
	// int16_t rcPitch = 0;                                   // range: 3376 ~ 2132
	//int16_t targetRPM[4] = {0,0,0,0};
  /* Infinite loop */
	int16_t RPMPIDArray[10] = {0, -5000, 127, 9000, -1094, 3922, 0, 7300, 2222, -6666};
 8002c9a:	4bb8      	ldr	r3, [pc, #736]	@ (8002f7c <TaskChassis+0x2f4>)
 8002c9c:	f107 0414 	add.w	r4, r7, #20
 8002ca0:	461d      	mov	r5, r3
 8002ca2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002ca4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002ca6:	682b      	ldr	r3, [r5, #0]
 8002ca8:	6023      	str	r3, [r4, #0]
	int8_t arrayNumber = 0;
 8002caa:	2300      	movs	r3, #0
 8002cac:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	int8_t counter = 0;
 8002cb0:	2300      	movs	r3, #0
 8002cb2:	f887 3056 	strb.w	r3, [r7, #86]	@ 0x56
	int8_t maxCounter = 15;
 8002cb6:	230f      	movs	r3, #15
 8002cb8:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
	int8_t uncertainty = 40;
 8002cbc:	2328      	movs	r3, #40	@ 0x28
 8002cbe:	f887 304e 	strb.w	r3, [r7, #78]	@ 0x4e
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
	HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_3);
	htim4.Instance->CCR3=0;
	*/
	int16_t sumI1 =0;
 8002cc2:	2300      	movs	r3, #0
 8002cc4:	827b      	strh	r3, [r7, #18]

	int8_t isNegativeRegion1 = 0;
 8002cc6:	2300      	movs	r3, #0
 8002cc8:	747b      	strb	r3, [r7, #17]

	int8_t previousRegion1 = 0;
 8002cca:	2300      	movs	r3, #0
 8002ccc:	743b      	strb	r3, [r7, #16]

	int16_t prevDiff1 = 0;
 8002cce:	2300      	movs	r3, #0
 8002cd0:	81fb      	strh	r3, [r7, #14]


	int16_t xJoystickDirection = 0;
 8002cd2:	2300      	movs	r3, #0
 8002cd4:	f8a7 304c 	strh.w	r3, [r7, #76]	@ 0x4c
	int16_t yJoystickDirection = 0;
 8002cd8:	2300      	movs	r3, #0
 8002cda:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a
	int16_t rotationOfChassis = 0;
 8002cde:	2300      	movs	r3, #0
 8002ce0:	f8a7 3048 	strh.w	r3, [r7, #72]	@ 0x48

	int16_t actualVal = 0;
 8002ce4:	2300      	movs	r3, #0
 8002ce6:	f8a7 3054 	strh.w	r3, [r7, #84]	@ 0x54
	for(;;) {


		for (int i = 0; i < 4; i++) {
 8002cea:	2300      	movs	r3, #0
 8002cec:	653b      	str	r3, [r7, #80]	@ 0x50
 8002cee:	e01b      	b.n	8002d28 <TaskChassis+0xa0>
			rcRPM[i] = getRCchannel(i) * 13.645f;              // 13.645 = 469 / 187 / 660 * 3591, 660 = max reading in one direction
 8002cf0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002cf2:	b25b      	sxtb	r3, r3
 8002cf4:	4618      	mov	r0, r3
 8002cf6:	f001 f867 	bl	8003dc8 <getRCchannel>
 8002cfa:	4603      	mov	r3, r0
 8002cfc:	ee07 3a90 	vmov	s15, r3
 8002d00:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002d04:	ed9f 7a9e 	vldr	s14, [pc, #632]	@ 8002f80 <TaskChassis+0x2f8>
 8002d08:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002d0c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002d10:	ee17 3a90 	vmov	r3, s15
 8002d14:	b21a      	sxth	r2, r3
 8002d16:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002d18:	005b      	lsls	r3, r3, #1
 8002d1a:	3358      	adds	r3, #88	@ 0x58
 8002d1c:	443b      	add	r3, r7
 8002d1e:	f823 2c30 	strh.w	r2, [r3, #-48]
		for (int i = 0; i < 4; i++) {
 8002d22:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002d24:	3301      	adds	r3, #1
 8002d26:	653b      	str	r3, [r7, #80]	@ 0x50
 8002d28:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002d2a:	2b03      	cmp	r3, #3
 8002d2c:	dde0      	ble.n	8002cf0 <TaskChassis+0x68>
		}

		int16_t turretPitch = (getRCchannel(1) * 0.636f) + 4750;
 8002d2e:	2001      	movs	r0, #1
 8002d30:	f001 f84a 	bl	8003dc8 <getRCchannel>
 8002d34:	4603      	mov	r3, r0
 8002d36:	ee07 3a90 	vmov	s15, r3
 8002d3a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002d3e:	ed9f 7a91 	vldr	s14, [pc, #580]	@ 8002f84 <TaskChassis+0x2fc>
 8002d42:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002d46:	ed9f 7a90 	vldr	s14, [pc, #576]	@ 8002f88 <TaskChassis+0x300>
 8002d4a:	ee77 7a87 	vadd.f32	s15, s15, s14
 8002d4e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002d52:	ee17 3a90 	vmov	r3, s15
 8002d56:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

		int8_t shooterSwitch = getRCswitch(1);
 8002d5a:	2001      	movs	r0, #1
 8002d5c:	f001 f848 	bl	8003df0 <getRCswitch>
 8002d60:	4603      	mov	r3, r0
 8002d62:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45

		xJoystickDirection = rcRPM[2];
 8002d66:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8002d68:	f8a7 304c 	strh.w	r3, [r7, #76]	@ 0x4c
		yJoystickDirection = rcRPM[3];
 8002d6c:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8002d6e:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a
		rotationOfChassis = rcRPM[0];
 8002d72:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8002d74:	f8a7 3048 	strh.w	r3, [r7, #72]	@ 0x48

		if (yJoystickDirection > 1000) {
 8002d78:	f9b7 304a 	ldrsh.w	r3, [r7, #74]	@ 0x4a
 8002d7c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8002d80:	dd03      	ble.n	8002d8a <TaskChassis+0x102>
			actualVal = 8000;
 8002d82:	f44f 53fa 	mov.w	r3, #8000	@ 0x1f40
 8002d86:	f8a7 3054 	strh.w	r3, [r7, #84]	@ 0x54
		}
		if (yJoystickDirection < -1000) {
 8002d8a:	f9b7 304a 	ldrsh.w	r3, [r7, #74]	@ 0x4a
 8002d8e:	f513 7f7a 	cmn.w	r3, #1000	@ 0x3e8
 8002d92:	da02      	bge.n	8002d9a <TaskChassis+0x112>
			actualVal = 0;
 8002d94:	2300      	movs	r3, #0
 8002d96:	f8a7 3054 	strh.w	r3, [r7, #84]	@ 0x54
		}

		chassisTargetRPM.motorRPM[0] = yJoystickDirection + rotationOfChassis + xJoystickDirection;
 8002d9a:	f8b7 204a 	ldrh.w	r2, [r7, #74]	@ 0x4a
 8002d9e:	f8b7 3048 	ldrh.w	r3, [r7, #72]	@ 0x48
 8002da2:	4413      	add	r3, r2
 8002da4:	b29a      	uxth	r2, r3
 8002da6:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 8002daa:	4413      	add	r3, r2
 8002dac:	b29b      	uxth	r3, r3
 8002dae:	b21a      	sxth	r2, r3
 8002db0:	4b76      	ldr	r3, [pc, #472]	@ (8002f8c <TaskChassis+0x304>)
 8002db2:	801a      	strh	r2, [r3, #0]
		chassisTargetRPM.motorRPM[1] = yJoystickDirection + rotationOfChassis - xJoystickDirection;
 8002db4:	f8b7 204a 	ldrh.w	r2, [r7, #74]	@ 0x4a
 8002db8:	f8b7 3048 	ldrh.w	r3, [r7, #72]	@ 0x48
 8002dbc:	4413      	add	r3, r2
 8002dbe:	b29a      	uxth	r2, r3
 8002dc0:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 8002dc4:	1ad3      	subs	r3, r2, r3
 8002dc6:	b29b      	uxth	r3, r3
 8002dc8:	b21a      	sxth	r2, r3
 8002dca:	4b70      	ldr	r3, [pc, #448]	@ (8002f8c <TaskChassis+0x304>)
 8002dcc:	805a      	strh	r2, [r3, #2]
		chassisTargetRPM.motorRPM[2] = -yJoystickDirection + rotationOfChassis - xJoystickDirection;
 8002dce:	f8b7 2048 	ldrh.w	r2, [r7, #72]	@ 0x48
 8002dd2:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 8002dd6:	1ad3      	subs	r3, r2, r3
 8002dd8:	b29a      	uxth	r2, r3
 8002dda:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 8002dde:	1ad3      	subs	r3, r2, r3
 8002de0:	b29b      	uxth	r3, r3
 8002de2:	b21a      	sxth	r2, r3
 8002de4:	4b69      	ldr	r3, [pc, #420]	@ (8002f8c <TaskChassis+0x304>)
 8002de6:	809a      	strh	r2, [r3, #4]
		chassisTargetRPM.motorRPM[3] = -yJoystickDirection + rotationOfChassis + xJoystickDirection;
 8002de8:	f8b7 2048 	ldrh.w	r2, [r7, #72]	@ 0x48
 8002dec:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 8002df0:	1ad3      	subs	r3, r2, r3
 8002df2:	b29a      	uxth	r2, r3
 8002df4:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 8002df8:	4413      	add	r3, r2
 8002dfa:	b29b      	uxth	r3, r3
 8002dfc:	b21a      	sxth	r2, r3
 8002dfe:	4b63      	ldr	r3, [pc, #396]	@ (8002f8c <TaskChassis+0x304>)
 8002e00:	80da      	strh	r2, [r3, #6]
		setM3508RPM(1, chassisTargetRPM.motorRPM[0], chassisPreset);
		setM3508RPM(2, chassisTargetRPM.motorRPM[1], chassisPreset);
		setM3508RPM(3, chassisTargetRPM.motorRPM[2], chassisPreset);
		setM3508RPM(4, chassisTargetRPM.motorRPM[3], chassisPreset);
		*/
		int16_t pidTuningPosition = getMotorRPM(1);
 8002e02:	2001      	movs	r0, #1
 8002e04:	f7fe faf4 	bl	80013f0 <getMotorRPM>
 8002e08:	4603      	mov	r3, r0
 8002e0a:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42

		if ((pidTuningPosition < RPMPIDArray[arrayNumber] + uncertainty) && (pidTuningPosition > RPMPIDArray[arrayNumber] - uncertainty)) {
 8002e0e:	f9b7 2042 	ldrsh.w	r2, [r7, #66]	@ 0x42
 8002e12:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8002e16:	005b      	lsls	r3, r3, #1
 8002e18:	3358      	adds	r3, #88	@ 0x58
 8002e1a:	443b      	add	r3, r7
 8002e1c:	f933 3c44 	ldrsh.w	r3, [r3, #-68]
 8002e20:	4619      	mov	r1, r3
 8002e22:	f997 304e 	ldrsb.w	r3, [r7, #78]	@ 0x4e
 8002e26:	440b      	add	r3, r1
 8002e28:	429a      	cmp	r2, r3
 8002e2a:	da16      	bge.n	8002e5a <TaskChassis+0x1d2>
 8002e2c:	f9b7 2042 	ldrsh.w	r2, [r7, #66]	@ 0x42
 8002e30:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8002e34:	005b      	lsls	r3, r3, #1
 8002e36:	3358      	adds	r3, #88	@ 0x58
 8002e38:	443b      	add	r3, r7
 8002e3a:	f933 3c44 	ldrsh.w	r3, [r3, #-68]
 8002e3e:	4619      	mov	r1, r3
 8002e40:	f997 304e 	ldrsb.w	r3, [r7, #78]	@ 0x4e
 8002e44:	1acb      	subs	r3, r1, r3
 8002e46:	429a      	cmp	r2, r3
 8002e48:	dd07      	ble.n	8002e5a <TaskChassis+0x1d2>
			counter++;
 8002e4a:	f997 3056 	ldrsb.w	r3, [r7, #86]	@ 0x56
 8002e4e:	b2db      	uxtb	r3, r3
 8002e50:	3301      	adds	r3, #1
 8002e52:	b2db      	uxtb	r3, r3
 8002e54:	f887 3056 	strb.w	r3, [r7, #86]	@ 0x56
 8002e58:	e002      	b.n	8002e60 <TaskChassis+0x1d8>
		} else {
			counter = 0;
 8002e5a:	2300      	movs	r3, #0
 8002e5c:	f887 3056 	strb.w	r3, [r7, #86]	@ 0x56
		}

		if (counter > maxCounter) {
 8002e60:	f997 2056 	ldrsb.w	r2, [r7, #86]	@ 0x56
 8002e64:	f997 304f 	ldrsb.w	r3, [r7, #79]	@ 0x4f
 8002e68:	429a      	cmp	r2, r3
 8002e6a:	dd09      	ble.n	8002e80 <TaskChassis+0x1f8>
			counter = 0;
 8002e6c:	2300      	movs	r3, #0
 8002e6e:	f887 3056 	strb.w	r3, [r7, #86]	@ 0x56
			arrayNumber++;
 8002e72:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8002e76:	b2db      	uxtb	r3, r3
 8002e78:	3301      	adds	r3, #1
 8002e7a:	b2db      	uxtb	r3, r3
 8002e7c:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		}
		if (arrayNumber == 10) {
 8002e80:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8002e84:	2b0a      	cmp	r3, #10
 8002e86:	d102      	bne.n	8002e8e <TaskChassis+0x206>
			arrayNumber = 0;
 8002e88:	2300      	movs	r3, #0
 8002e8a:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		}

		usart_printf("%d %d\r\n", pidTuningPosition, yJoystickDirection);
 8002e8e:	f9b7 3042 	ldrsh.w	r3, [r7, #66]	@ 0x42
 8002e92:	f9b7 204a 	ldrsh.w	r2, [r7, #74]	@ 0x4a
 8002e96:	4619      	mov	r1, r3
 8002e98:	483d      	ldr	r0, [pc, #244]	@ (8002f90 <TaskChassis+0x308>)
 8002e9a:	f7fe fadb 	bl	8001454 <usart_printf>

		setM3508RPM(1, CountryRoadsNotes() /*CountryRoadsNotes()*/, customPreset);
 8002e9e:	f000 ffbb 	bl	8003e18 <CountryRoadsNotes>
 8002ea2:	4603      	mov	r3, r0
 8002ea4:	b21a      	sxth	r2, r3
 8002ea6:	4b3b      	ldr	r3, [pc, #236]	@ (8002f94 <TaskChassis+0x30c>)
 8002ea8:	edd3 6a00 	vldr	s13, [r3]
 8002eac:	ed93 7a01 	vldr	s14, [r3, #4]
 8002eb0:	edd3 7a02 	vldr	s15, [r3, #8]
 8002eb4:	eeb0 0a66 	vmov.f32	s0, s13
 8002eb8:	eef0 0a47 	vmov.f32	s1, s14
 8002ebc:	eeb0 1a67 	vmov.f32	s2, s15
 8002ec0:	4611      	mov	r1, r2
 8002ec2:	2001      	movs	r0, #1
 8002ec4:	f7fe fa14 	bl	80012f0 <setM3508RPM>

		// setM3508RPM(5, -1*actualVal, chassisPreset);
		setM3508RPM(6, actualVal, chassisPreset);
 8002ec8:	4b33      	ldr	r3, [pc, #204]	@ (8002f98 <TaskChassis+0x310>)
 8002eca:	edd3 6a00 	vldr	s13, [r3]
 8002ece:	ed93 7a01 	vldr	s14, [r3, #4]
 8002ed2:	edd3 7a02 	vldr	s15, [r3, #8]
 8002ed6:	f9b7 3054 	ldrsh.w	r3, [r7, #84]	@ 0x54
 8002eda:	eeb0 0a66 	vmov.f32	s0, s13
 8002ede:	eef0 0a47 	vmov.f32	s1, s14
 8002ee2:	eeb0 1a67 	vmov.f32	s2, s15
 8002ee6:	4619      	mov	r1, r3
 8002ee8:	2006      	movs	r0, #6
 8002eea:	f7fe fa01 	bl	80012f0 <setM3508RPM>
		// setM3508RPM(1, rotationOfChassis, chassisPreset);
		// PWMOutput(Buzzer, 1, HampsterNotes());
		PWMInitialize(Buzzer, FR, 1, 0.5);
 8002eee:	eeb6 0a00 	vmov.f32	s0, #96	@ 0x3f000000  0.5
 8002ef2:	2201      	movs	r2, #1
 8002ef4:	2101      	movs	r1, #1
 8002ef6:	2002      	movs	r0, #2
 8002ef8:	f000 fb22 	bl	8003540 <PWMInitialize>

		// usart_printf("%d\r\n", actualVal);

		float kPu = 0.08;
 8002efc:	4b27      	ldr	r3, [pc, #156]	@ (8002f9c <TaskChassis+0x314>)
 8002efe:	63fb      	str	r3, [r7, #60]	@ 0x3c
		float kIu = 0;
 8002f00:	f04f 0300 	mov.w	r3, #0
 8002f04:	63bb      	str	r3, [r7, #56]	@ 0x38
		float kDu = 0.005;
 8002f06:	4b26      	ldr	r3, [pc, #152]	@ (8002fa0 <TaskChassis+0x318>)
 8002f08:	637b      	str	r3, [r7, #52]	@ 0x34

		int16_t pitchMotorPosition = getMotorPosition(7);
 8002f0a:	2007      	movs	r0, #7
 8002f0c:	f7fe fa58 	bl	80013c0 <getMotorPosition>
 8002f10:	4603      	mov	r3, r0
 8002f12:	867b      	strh	r3, [r7, #50]	@ 0x32

		int16_t DifferenceBetweenCurrentAndWannabePosition = turretPitch-pitchMotorPosition;
 8002f14:	f8b7 2046 	ldrh.w	r2, [r7, #70]	@ 0x46
 8002f18:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8002f1a:	1ad3      	subs	r3, r2, r3
 8002f1c:	b29b      	uxth	r3, r3
 8002f1e:	863b      	strh	r3, [r7, #48]	@ 0x30

		setGM6020voltageRPM(7, positionPIDByMe(&prevDiff1, &isNegativeRegion1, &previousRegion1, DifferenceBetweenCurrentAndWannabePosition, &sumI1, kPu, kIu, kDu), DONUTMOTOR);
 8002f20:	f9b7 4030 	ldrsh.w	r4, [r7, #48]	@ 0x30
 8002f24:	f107 0210 	add.w	r2, r7, #16
 8002f28:	f107 0111 	add.w	r1, r7, #17
 8002f2c:	f107 000e 	add.w	r0, r7, #14
 8002f30:	f107 0312 	add.w	r3, r7, #18
 8002f34:	9300      	str	r3, [sp, #0]
 8002f36:	ed97 1a0d 	vldr	s2, [r7, #52]	@ 0x34
 8002f3a:	edd7 0a0e 	vldr	s1, [r7, #56]	@ 0x38
 8002f3e:	ed97 0a0f 	vldr	s0, [r7, #60]	@ 0x3c
 8002f42:	4623      	mov	r3, r4
 8002f44:	f7ff fde2 	bl	8002b0c <positionPIDByMe>
 8002f48:	4603      	mov	r3, r0
 8002f4a:	461a      	mov	r2, r3
 8002f4c:	4b15      	ldr	r3, [pc, #84]	@ (8002fa4 <TaskChassis+0x31c>)
 8002f4e:	edd3 6a00 	vldr	s13, [r3]
 8002f52:	ed93 7a01 	vldr	s14, [r3, #4]
 8002f56:	edd3 7a02 	vldr	s15, [r3, #8]
 8002f5a:	eeb0 0a66 	vmov.f32	s0, s13
 8002f5e:	eef0 0a47 	vmov.f32	s1, s14
 8002f62:	eeb0 1a67 	vmov.f32	s2, s15
 8002f66:	4611      	mov	r1, r2
 8002f68:	2007      	movs	r0, #7
 8002f6a:	f7fe f9f5 	bl	8001358 <setGM6020voltageRPM>



		PWMTimerStarter();
 8002f6e:	f000 fc5b 	bl	8003828 <PWMTimerStarter>
		osDelay(10);
 8002f72:	200a      	movs	r0, #10
 8002f74:	f007 ff60 	bl	800ae38 <osDelay>
	for(;;) {
 8002f78:	e6b7      	b.n	8002cea <TaskChassis+0x62>
 8002f7a:	bf00      	nop
 8002f7c:	0800e5f0 	.word	0x0800e5f0
 8002f80:	415a51ec 	.word	0x415a51ec
 8002f84:	3f22d0e5 	.word	0x3f22d0e5
 8002f88:	45947000 	.word	0x45947000
 8002f8c:	20000e30 	.word	0x20000e30
 8002f90:	0800e5e8 	.word	0x0800e5e8
 8002f94:	2000004c 	.word	0x2000004c
 8002f98:	20000040 	.word	0x20000040
 8002f9c:	3da3d70a 	.word	0x3da3d70a
 8002fa0:	3ba3d70a 	.word	0x3ba3d70a
 8002fa4:	20000058 	.word	0x20000058

08002fa8 <TaskTurret>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_TaskTurret */
void TaskTurret(void *argument)
{
 8002fa8:	b580      	push	{r7, lr}
 8002faa:	b082      	sub	sp, #8
 8002fac:	af00      	add	r7, sp, #0
 8002fae:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN TaskTurret */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8002fb0:	2001      	movs	r0, #1
 8002fb2:	f007 ff41 	bl	800ae38 <osDelay>
 8002fb6:	e7fb      	b.n	8002fb0 <TaskTurret+0x8>

08002fb8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002fb8:	b480      	push	{r7}
 8002fba:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002fbc:	b672      	cpsid	i
}
 8002fbe:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002fc0:	bf00      	nop
 8002fc2:	e7fd      	b.n	8002fc0 <Error_Handler+0x8>

08002fc4 <PID_init>:
  * @param[in]      max_out: pid������
  * @param[in]      max_iout: pid���������
  * @retval         none
  */
void PID_init(pid_type_def *pid, uint8_t mode, const float PID[3], float max_out, float max_iout)
{
 8002fc4:	b480      	push	{r7}
 8002fc6:	b087      	sub	sp, #28
 8002fc8:	af00      	add	r7, sp, #0
 8002fca:	6178      	str	r0, [r7, #20]
 8002fcc:	460b      	mov	r3, r1
 8002fce:	60fa      	str	r2, [r7, #12]
 8002fd0:	ed87 0a02 	vstr	s0, [r7, #8]
 8002fd4:	edc7 0a01 	vstr	s1, [r7, #4]
 8002fd8:	74fb      	strb	r3, [r7, #19]
    if (pid == NULL || PID == NULL)
 8002fda:	697b      	ldr	r3, [r7, #20]
 8002fdc:	2b00      	cmp	r3, #0
 8002fde:	d042      	beq.n	8003066 <PID_init+0xa2>
 8002fe0:	68fb      	ldr	r3, [r7, #12]
 8002fe2:	2b00      	cmp	r3, #0
 8002fe4:	d03f      	beq.n	8003066 <PID_init+0xa2>
    {
        return;
    }
    pid->mode = mode;
 8002fe6:	697b      	ldr	r3, [r7, #20]
 8002fe8:	7cfa      	ldrb	r2, [r7, #19]
 8002fea:	701a      	strb	r2, [r3, #0]
    pid->Kp = PID[0];
 8002fec:	68fb      	ldr	r3, [r7, #12]
 8002fee:	681a      	ldr	r2, [r3, #0]
 8002ff0:	697b      	ldr	r3, [r7, #20]
 8002ff2:	605a      	str	r2, [r3, #4]
    pid->Ki = PID[1];
 8002ff4:	68fb      	ldr	r3, [r7, #12]
 8002ff6:	3304      	adds	r3, #4
 8002ff8:	681a      	ldr	r2, [r3, #0]
 8002ffa:	697b      	ldr	r3, [r7, #20]
 8002ffc:	609a      	str	r2, [r3, #8]
    pid->Kd = PID[2];
 8002ffe:	68fb      	ldr	r3, [r7, #12]
 8003000:	3308      	adds	r3, #8
 8003002:	681a      	ldr	r2, [r3, #0]
 8003004:	697b      	ldr	r3, [r7, #20]
 8003006:	60da      	str	r2, [r3, #12]
    pid->max_out = max_out;
 8003008:	697b      	ldr	r3, [r7, #20]
 800300a:	68ba      	ldr	r2, [r7, #8]
 800300c:	611a      	str	r2, [r3, #16]
    pid->max_iout = max_iout;
 800300e:	697b      	ldr	r3, [r7, #20]
 8003010:	687a      	ldr	r2, [r7, #4]
 8003012:	615a      	str	r2, [r3, #20]
    pid->Dbuf[0] = pid->Dbuf[1] = pid->Dbuf[2] = 0.0f;
 8003014:	697b      	ldr	r3, [r7, #20]
 8003016:	f04f 0200 	mov.w	r2, #0
 800301a:	639a      	str	r2, [r3, #56]	@ 0x38
 800301c:	697b      	ldr	r3, [r7, #20]
 800301e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003020:	697b      	ldr	r3, [r7, #20]
 8003022:	635a      	str	r2, [r3, #52]	@ 0x34
 8003024:	697b      	ldr	r3, [r7, #20]
 8003026:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003028:	697b      	ldr	r3, [r7, #20]
 800302a:	631a      	str	r2, [r3, #48]	@ 0x30
    pid->error[0] = pid->error[1] = pid->error[2] = pid->Pout = pid->Iout = pid->Dout = pid->out = 0.0f;
 800302c:	697b      	ldr	r3, [r7, #20]
 800302e:	f04f 0200 	mov.w	r2, #0
 8003032:	621a      	str	r2, [r3, #32]
 8003034:	697b      	ldr	r3, [r7, #20]
 8003036:	6a1a      	ldr	r2, [r3, #32]
 8003038:	697b      	ldr	r3, [r7, #20]
 800303a:	62da      	str	r2, [r3, #44]	@ 0x2c
 800303c:	697b      	ldr	r3, [r7, #20]
 800303e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003040:	697b      	ldr	r3, [r7, #20]
 8003042:	629a      	str	r2, [r3, #40]	@ 0x28
 8003044:	697b      	ldr	r3, [r7, #20]
 8003046:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003048:	697b      	ldr	r3, [r7, #20]
 800304a:	625a      	str	r2, [r3, #36]	@ 0x24
 800304c:	697b      	ldr	r3, [r7, #20]
 800304e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003050:	697b      	ldr	r3, [r7, #20]
 8003052:	645a      	str	r2, [r3, #68]	@ 0x44
 8003054:	697b      	ldr	r3, [r7, #20]
 8003056:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003058:	697b      	ldr	r3, [r7, #20]
 800305a:	641a      	str	r2, [r3, #64]	@ 0x40
 800305c:	697b      	ldr	r3, [r7, #20]
 800305e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003060:	697b      	ldr	r3, [r7, #20]
 8003062:	63da      	str	r2, [r3, #60]	@ 0x3c
 8003064:	e000      	b.n	8003068 <PID_init+0xa4>
        return;
 8003066:	bf00      	nop
}
 8003068:	371c      	adds	r7, #28
 800306a:	46bd      	mov	sp, r7
 800306c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003070:	4770      	bx	lr

08003072 <PID_calc>:
  * @param[in]      ref: ��������
  * @param[in]      set: �趨ֵ
  * @retval         pid���
  */
float PID_calc(pid_type_def *pid, float ref, float set)
{
 8003072:	b480      	push	{r7}
 8003074:	b085      	sub	sp, #20
 8003076:	af00      	add	r7, sp, #0
 8003078:	60f8      	str	r0, [r7, #12]
 800307a:	ed87 0a02 	vstr	s0, [r7, #8]
 800307e:	edc7 0a01 	vstr	s1, [r7, #4]
    if (pid == NULL)
 8003082:	68fb      	ldr	r3, [r7, #12]
 8003084:	2b00      	cmp	r3, #0
 8003086:	d102      	bne.n	800308e <PID_calc+0x1c>
    {
        return 0.0f;
 8003088:	f04f 0300 	mov.w	r3, #0
 800308c:	e130      	b.n	80032f0 <PID_calc+0x27e>
    }

    pid->error[2] = pid->error[1];
 800308e:	68fb      	ldr	r3, [r7, #12]
 8003090:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003092:	68fb      	ldr	r3, [r7, #12]
 8003094:	645a      	str	r2, [r3, #68]	@ 0x44
    pid->error[1] = pid->error[0];
 8003096:	68fb      	ldr	r3, [r7, #12]
 8003098:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800309a:	68fb      	ldr	r3, [r7, #12]
 800309c:	641a      	str	r2, [r3, #64]	@ 0x40
    pid->set = set;
 800309e:	68fb      	ldr	r3, [r7, #12]
 80030a0:	687a      	ldr	r2, [r7, #4]
 80030a2:	619a      	str	r2, [r3, #24]
    pid->fdb = ref;
 80030a4:	68fb      	ldr	r3, [r7, #12]
 80030a6:	68ba      	ldr	r2, [r7, #8]
 80030a8:	61da      	str	r2, [r3, #28]
    pid->error[0] = set - ref;
 80030aa:	ed97 7a01 	vldr	s14, [r7, #4]
 80030ae:	edd7 7a02 	vldr	s15, [r7, #8]
 80030b2:	ee77 7a67 	vsub.f32	s15, s14, s15
 80030b6:	68fb      	ldr	r3, [r7, #12]
 80030b8:	edc3 7a0f 	vstr	s15, [r3, #60]	@ 0x3c
    if (pid->mode == PID_POSITION)
 80030bc:	68fb      	ldr	r3, [r7, #12]
 80030be:	781b      	ldrb	r3, [r3, #0]
 80030c0:	2b00      	cmp	r3, #0
 80030c2:	f040 8095 	bne.w	80031f0 <PID_calc+0x17e>
    {
        pid->Pout = pid->Kp * pid->error[0];
 80030c6:	68fb      	ldr	r3, [r7, #12]
 80030c8:	ed93 7a01 	vldr	s14, [r3, #4]
 80030cc:	68fb      	ldr	r3, [r7, #12]
 80030ce:	edd3 7a0f 	vldr	s15, [r3, #60]	@ 0x3c
 80030d2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80030d6:	68fb      	ldr	r3, [r7, #12]
 80030d8:	edc3 7a09 	vstr	s15, [r3, #36]	@ 0x24
        pid->Iout += pid->Ki * pid->error[0];
 80030dc:	68fb      	ldr	r3, [r7, #12]
 80030de:	ed93 7a0a 	vldr	s14, [r3, #40]	@ 0x28
 80030e2:	68fb      	ldr	r3, [r7, #12]
 80030e4:	edd3 6a02 	vldr	s13, [r3, #8]
 80030e8:	68fb      	ldr	r3, [r7, #12]
 80030ea:	edd3 7a0f 	vldr	s15, [r3, #60]	@ 0x3c
 80030ee:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80030f2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80030f6:	68fb      	ldr	r3, [r7, #12]
 80030f8:	edc3 7a0a 	vstr	s15, [r3, #40]	@ 0x28
        pid->Dbuf[2] = pid->Dbuf[1];
 80030fc:	68fb      	ldr	r3, [r7, #12]
 80030fe:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003100:	68fb      	ldr	r3, [r7, #12]
 8003102:	639a      	str	r2, [r3, #56]	@ 0x38
        pid->Dbuf[1] = pid->Dbuf[0];
 8003104:	68fb      	ldr	r3, [r7, #12]
 8003106:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003108:	68fb      	ldr	r3, [r7, #12]
 800310a:	635a      	str	r2, [r3, #52]	@ 0x34
        pid->Dbuf[0] = (pid->error[0] - pid->error[1]);
 800310c:	68fb      	ldr	r3, [r7, #12]
 800310e:	ed93 7a0f 	vldr	s14, [r3, #60]	@ 0x3c
 8003112:	68fb      	ldr	r3, [r7, #12]
 8003114:	edd3 7a10 	vldr	s15, [r3, #64]	@ 0x40
 8003118:	ee77 7a67 	vsub.f32	s15, s14, s15
 800311c:	68fb      	ldr	r3, [r7, #12]
 800311e:	edc3 7a0c 	vstr	s15, [r3, #48]	@ 0x30
        pid->Dout = pid->Kd * pid->Dbuf[0];
 8003122:	68fb      	ldr	r3, [r7, #12]
 8003124:	ed93 7a03 	vldr	s14, [r3, #12]
 8003128:	68fb      	ldr	r3, [r7, #12]
 800312a:	edd3 7a0c 	vldr	s15, [r3, #48]	@ 0x30
 800312e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003132:	68fb      	ldr	r3, [r7, #12]
 8003134:	edc3 7a0b 	vstr	s15, [r3, #44]	@ 0x2c
        LimitMax(pid->Iout, pid->max_iout);
 8003138:	68fb      	ldr	r3, [r7, #12]
 800313a:	ed93 7a0a 	vldr	s14, [r3, #40]	@ 0x28
 800313e:	68fb      	ldr	r3, [r7, #12]
 8003140:	edd3 7a05 	vldr	s15, [r3, #20]
 8003144:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003148:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800314c:	dd04      	ble.n	8003158 <PID_calc+0xe6>
 800314e:	68fb      	ldr	r3, [r7, #12]
 8003150:	695a      	ldr	r2, [r3, #20]
 8003152:	68fb      	ldr	r3, [r7, #12]
 8003154:	629a      	str	r2, [r3, #40]	@ 0x28
 8003156:	e014      	b.n	8003182 <PID_calc+0x110>
 8003158:	68fb      	ldr	r3, [r7, #12]
 800315a:	ed93 7a0a 	vldr	s14, [r3, #40]	@ 0x28
 800315e:	68fb      	ldr	r3, [r7, #12]
 8003160:	edd3 7a05 	vldr	s15, [r3, #20]
 8003164:	eef1 7a67 	vneg.f32	s15, s15
 8003168:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800316c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003170:	d507      	bpl.n	8003182 <PID_calc+0x110>
 8003172:	68fb      	ldr	r3, [r7, #12]
 8003174:	edd3 7a05 	vldr	s15, [r3, #20]
 8003178:	eef1 7a67 	vneg.f32	s15, s15
 800317c:	68fb      	ldr	r3, [r7, #12]
 800317e:	edc3 7a0a 	vstr	s15, [r3, #40]	@ 0x28
        pid->out = pid->Pout + pid->Iout + pid->Dout;
 8003182:	68fb      	ldr	r3, [r7, #12]
 8003184:	ed93 7a09 	vldr	s14, [r3, #36]	@ 0x24
 8003188:	68fb      	ldr	r3, [r7, #12]
 800318a:	edd3 7a0a 	vldr	s15, [r3, #40]	@ 0x28
 800318e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003192:	68fb      	ldr	r3, [r7, #12]
 8003194:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 8003198:	ee77 7a27 	vadd.f32	s15, s14, s15
 800319c:	68fb      	ldr	r3, [r7, #12]
 800319e:	edc3 7a08 	vstr	s15, [r3, #32]
        LimitMax(pid->out, pid->max_out);
 80031a2:	68fb      	ldr	r3, [r7, #12]
 80031a4:	ed93 7a08 	vldr	s14, [r3, #32]
 80031a8:	68fb      	ldr	r3, [r7, #12]
 80031aa:	edd3 7a04 	vldr	s15, [r3, #16]
 80031ae:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80031b2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80031b6:	dd04      	ble.n	80031c2 <PID_calc+0x150>
 80031b8:	68fb      	ldr	r3, [r7, #12]
 80031ba:	691a      	ldr	r2, [r3, #16]
 80031bc:	68fb      	ldr	r3, [r7, #12]
 80031be:	621a      	str	r2, [r3, #32]
 80031c0:	e094      	b.n	80032ec <PID_calc+0x27a>
 80031c2:	68fb      	ldr	r3, [r7, #12]
 80031c4:	ed93 7a08 	vldr	s14, [r3, #32]
 80031c8:	68fb      	ldr	r3, [r7, #12]
 80031ca:	edd3 7a04 	vldr	s15, [r3, #16]
 80031ce:	eef1 7a67 	vneg.f32	s15, s15
 80031d2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80031d6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80031da:	f140 8087 	bpl.w	80032ec <PID_calc+0x27a>
 80031de:	68fb      	ldr	r3, [r7, #12]
 80031e0:	edd3 7a04 	vldr	s15, [r3, #16]
 80031e4:	eef1 7a67 	vneg.f32	s15, s15
 80031e8:	68fb      	ldr	r3, [r7, #12]
 80031ea:	edc3 7a08 	vstr	s15, [r3, #32]
 80031ee:	e07d      	b.n	80032ec <PID_calc+0x27a>
    }
    else if (pid->mode == PID_DELTA)
 80031f0:	68fb      	ldr	r3, [r7, #12]
 80031f2:	781b      	ldrb	r3, [r3, #0]
 80031f4:	2b01      	cmp	r3, #1
 80031f6:	d179      	bne.n	80032ec <PID_calc+0x27a>
    {
        pid->Pout = pid->Kp * (pid->error[0] - pid->error[1]);
 80031f8:	68fb      	ldr	r3, [r7, #12]
 80031fa:	ed93 7a01 	vldr	s14, [r3, #4]
 80031fe:	68fb      	ldr	r3, [r7, #12]
 8003200:	edd3 6a0f 	vldr	s13, [r3, #60]	@ 0x3c
 8003204:	68fb      	ldr	r3, [r7, #12]
 8003206:	edd3 7a10 	vldr	s15, [r3, #64]	@ 0x40
 800320a:	ee76 7ae7 	vsub.f32	s15, s13, s15
 800320e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003212:	68fb      	ldr	r3, [r7, #12]
 8003214:	edc3 7a09 	vstr	s15, [r3, #36]	@ 0x24
        pid->Iout = pid->Ki * pid->error[0];
 8003218:	68fb      	ldr	r3, [r7, #12]
 800321a:	ed93 7a02 	vldr	s14, [r3, #8]
 800321e:	68fb      	ldr	r3, [r7, #12]
 8003220:	edd3 7a0f 	vldr	s15, [r3, #60]	@ 0x3c
 8003224:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003228:	68fb      	ldr	r3, [r7, #12]
 800322a:	edc3 7a0a 	vstr	s15, [r3, #40]	@ 0x28
        pid->Dbuf[2] = pid->Dbuf[1];
 800322e:	68fb      	ldr	r3, [r7, #12]
 8003230:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003232:	68fb      	ldr	r3, [r7, #12]
 8003234:	639a      	str	r2, [r3, #56]	@ 0x38
        pid->Dbuf[1] = pid->Dbuf[0];
 8003236:	68fb      	ldr	r3, [r7, #12]
 8003238:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800323a:	68fb      	ldr	r3, [r7, #12]
 800323c:	635a      	str	r2, [r3, #52]	@ 0x34
        pid->Dbuf[0] = (pid->error[0] - 2.0f * pid->error[1] + pid->error[2]);
 800323e:	68fb      	ldr	r3, [r7, #12]
 8003240:	ed93 7a0f 	vldr	s14, [r3, #60]	@ 0x3c
 8003244:	68fb      	ldr	r3, [r7, #12]
 8003246:	edd3 7a10 	vldr	s15, [r3, #64]	@ 0x40
 800324a:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800324e:	ee37 7a67 	vsub.f32	s14, s14, s15
 8003252:	68fb      	ldr	r3, [r7, #12]
 8003254:	edd3 7a11 	vldr	s15, [r3, #68]	@ 0x44
 8003258:	ee77 7a27 	vadd.f32	s15, s14, s15
 800325c:	68fb      	ldr	r3, [r7, #12]
 800325e:	edc3 7a0c 	vstr	s15, [r3, #48]	@ 0x30
        pid->Dout = pid->Kd * pid->Dbuf[0];
 8003262:	68fb      	ldr	r3, [r7, #12]
 8003264:	ed93 7a03 	vldr	s14, [r3, #12]
 8003268:	68fb      	ldr	r3, [r7, #12]
 800326a:	edd3 7a0c 	vldr	s15, [r3, #48]	@ 0x30
 800326e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003272:	68fb      	ldr	r3, [r7, #12]
 8003274:	edc3 7a0b 	vstr	s15, [r3, #44]	@ 0x2c
        pid->out += pid->Pout + pid->Iout + pid->Dout;
 8003278:	68fb      	ldr	r3, [r7, #12]
 800327a:	ed93 7a08 	vldr	s14, [r3, #32]
 800327e:	68fb      	ldr	r3, [r7, #12]
 8003280:	edd3 6a09 	vldr	s13, [r3, #36]	@ 0x24
 8003284:	68fb      	ldr	r3, [r7, #12]
 8003286:	edd3 7a0a 	vldr	s15, [r3, #40]	@ 0x28
 800328a:	ee76 6aa7 	vadd.f32	s13, s13, s15
 800328e:	68fb      	ldr	r3, [r7, #12]
 8003290:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 8003294:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003298:	ee77 7a27 	vadd.f32	s15, s14, s15
 800329c:	68fb      	ldr	r3, [r7, #12]
 800329e:	edc3 7a08 	vstr	s15, [r3, #32]
        LimitMax(pid->out, pid->max_out);
 80032a2:	68fb      	ldr	r3, [r7, #12]
 80032a4:	ed93 7a08 	vldr	s14, [r3, #32]
 80032a8:	68fb      	ldr	r3, [r7, #12]
 80032aa:	edd3 7a04 	vldr	s15, [r3, #16]
 80032ae:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80032b2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80032b6:	dd04      	ble.n	80032c2 <PID_calc+0x250>
 80032b8:	68fb      	ldr	r3, [r7, #12]
 80032ba:	691a      	ldr	r2, [r3, #16]
 80032bc:	68fb      	ldr	r3, [r7, #12]
 80032be:	621a      	str	r2, [r3, #32]
 80032c0:	e014      	b.n	80032ec <PID_calc+0x27a>
 80032c2:	68fb      	ldr	r3, [r7, #12]
 80032c4:	ed93 7a08 	vldr	s14, [r3, #32]
 80032c8:	68fb      	ldr	r3, [r7, #12]
 80032ca:	edd3 7a04 	vldr	s15, [r3, #16]
 80032ce:	eef1 7a67 	vneg.f32	s15, s15
 80032d2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80032d6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80032da:	d507      	bpl.n	80032ec <PID_calc+0x27a>
 80032dc:	68fb      	ldr	r3, [r7, #12]
 80032de:	edd3 7a04 	vldr	s15, [r3, #16]
 80032e2:	eef1 7a67 	vneg.f32	s15, s15
 80032e6:	68fb      	ldr	r3, [r7, #12]
 80032e8:	edc3 7a08 	vstr	s15, [r3, #32]
    }
    return pid->out;
 80032ec:	68fb      	ldr	r3, [r7, #12]
 80032ee:	6a1b      	ldr	r3, [r3, #32]
}
 80032f0:	ee07 3a90 	vmov	s15, r3
 80032f4:	eeb0 0a67 	vmov.f32	s0, s15
 80032f8:	3714      	adds	r7, #20
 80032fa:	46bd      	mov	sp, r7
 80032fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003300:	4770      	bx	lr
	...

08003304 <PWMInit>:
uint32_t period[11] = {0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0};

// struct individualTracker PWMS[11];

// Initializes the variables in this library :<
void PWMInit (TIM_HandleTypeDef *t1, TIM_HandleTypeDef *t4, TIM_HandleTypeDef *t5, TIM_HandleTypeDef *t8) {
 8003304:	b580      	push	{r7, lr}
 8003306:	b084      	sub	sp, #16
 8003308:	af00      	add	r7, sp, #0
 800330a:	60f8      	str	r0, [r7, #12]
 800330c:	60b9      	str	r1, [r7, #8]
 800330e:	607a      	str	r2, [r7, #4]
 8003310:	603b      	str	r3, [r7, #0]
	tim1 = t1;
 8003312:	4a12      	ldr	r2, [pc, #72]	@ (800335c <PWMInit+0x58>)
 8003314:	68fb      	ldr	r3, [r7, #12]
 8003316:	6013      	str	r3, [r2, #0]
	tim4 = t4;
 8003318:	4a11      	ldr	r2, [pc, #68]	@ (8003360 <PWMInit+0x5c>)
 800331a:	68bb      	ldr	r3, [r7, #8]
 800331c:	6013      	str	r3, [r2, #0]
	tim5 = t5;
 800331e:	4a11      	ldr	r2, [pc, #68]	@ (8003364 <PWMInit+0x60>)
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	6013      	str	r3, [r2, #0]
	tim8 = t8;
 8003324:	4a10      	ldr	r2, [pc, #64]	@ (8003368 <PWMInit+0x64>)
 8003326:	683b      	ldr	r3, [r7, #0]
 8003328:	6013      	str	r3, [r2, #0]
	HAL_TIM_Base_Start(tim1);
 800332a:	4b0c      	ldr	r3, [pc, #48]	@ (800335c <PWMInit+0x58>)
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	4618      	mov	r0, r3
 8003330:	f005 fafe 	bl	8008930 <HAL_TIM_Base_Start>
	HAL_TIM_Base_Start(tim4);
 8003334:	4b0a      	ldr	r3, [pc, #40]	@ (8003360 <PWMInit+0x5c>)
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	4618      	mov	r0, r3
 800333a:	f005 faf9 	bl	8008930 <HAL_TIM_Base_Start>
	HAL_TIM_Base_Start(tim5);
 800333e:	4b09      	ldr	r3, [pc, #36]	@ (8003364 <PWMInit+0x60>)
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	4618      	mov	r0, r3
 8003344:	f005 faf4 	bl	8008930 <HAL_TIM_Base_Start>
	HAL_TIM_Base_Start(tim8);
 8003348:	4b07      	ldr	r3, [pc, #28]	@ (8003368 <PWMInit+0x64>)
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	4618      	mov	r0, r3
 800334e:	f005 faef 	bl	8008930 <HAL_TIM_Base_Start>
}
 8003352:	bf00      	nop
 8003354:	3710      	adds	r7, #16
 8003356:	46bd      	mov	sp, r7
 8003358:	bd80      	pop	{r7, pc}
 800335a:	bf00      	nop
 800335c:	20000e40 	.word	0x20000e40
 8003360:	20000e44 	.word	0x20000e44
 8003364:	20000e48 	.word	0x20000e48
 8003368:	20000e4c 	.word	0x20000e4c

0800336c <calculateOutputPeriodToGetFrequency>:

uint32_t calculateOutputPeriodToGetFrequency (TypesThatUsePWM_t Type, uint32_t desiredFrequency) {
 800336c:	b480      	push	{r7}
 800336e:	b085      	sub	sp, #20
 8003370:	af00      	add	r7, sp, #0
 8003372:	4603      	mov	r3, r0
 8003374:	6039      	str	r1, [r7, #0]
 8003376:	71fb      	strb	r3, [r7, #7]
	uint32_t finalVal = 0;
 8003378:	2300      	movs	r3, #0
 800337a:	60fb      	str	r3, [r7, #12]
	switch (Type) {
 800337c:	79fb      	ldrb	r3, [r7, #7]
 800337e:	2b02      	cmp	r3, #2
 8003380:	d02c      	beq.n	80033dc <calculateOutputPeriodToGetFrequency+0x70>
 8003382:	2b02      	cmp	r3, #2
 8003384:	dc3d      	bgt.n	8003402 <calculateOutputPeriodToGetFrequency+0x96>
 8003386:	2b00      	cmp	r3, #0
 8003388:	d002      	beq.n	8003390 <calculateOutputPeriodToGetFrequency+0x24>
 800338a:	2b01      	cmp	r3, #1
 800338c:	d013      	beq.n	80033b6 <calculateOutputPeriodToGetFrequency+0x4a>
 800338e:	e038      	b.n	8003402 <calculateOutputPeriodToGetFrequency+0x96>
	case 0:
		finalVal = 1/(PWMPre*desiredFrequency);
 8003390:	683b      	ldr	r3, [r7, #0]
 8003392:	ee07 3a90 	vmov	s15, r3
 8003396:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800339a:	ed9f 7a1d 	vldr	s14, [pc, #116]	@ 8003410 <calculateOutputPeriodToGetFrequency+0xa4>
 800339e:	ee27 7a87 	vmul.f32	s14, s15, s14
 80033a2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80033a6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80033aa:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80033ae:	ee17 3a90 	vmov	r3, s15
 80033b2:	60fb      	str	r3, [r7, #12]
		// usart_printf("%d %d\r\n", desiredFrequency, finalVal);
		break;
 80033b4:	e025      	b.n	8003402 <calculateOutputPeriodToGetFrequency+0x96>
	case 1:
		finalVal = 1/(LEDPre*desiredFrequency);
 80033b6:	683b      	ldr	r3, [r7, #0]
 80033b8:	ee07 3a90 	vmov	s15, r3
 80033bc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80033c0:	ed9f 7a14 	vldr	s14, [pc, #80]	@ 8003414 <calculateOutputPeriodToGetFrequency+0xa8>
 80033c4:	ee27 7a87 	vmul.f32	s14, s15, s14
 80033c8:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80033cc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80033d0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80033d4:	ee17 3a90 	vmov	r3, s15
 80033d8:	60fb      	str	r3, [r7, #12]
		// usart_printf("%d %d\r\n", desiredFrequency, finalVal);
		break;
 80033da:	e012      	b.n	8003402 <calculateOutputPeriodToGetFrequency+0x96>
	case 2:
		finalVal = 1/(buzzerPre*desiredFrequency);
 80033dc:	683b      	ldr	r3, [r7, #0]
 80033de:	ee07 3a90 	vmov	s15, r3
 80033e2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80033e6:	ed9f 7a0b 	vldr	s14, [pc, #44]	@ 8003414 <calculateOutputPeriodToGetFrequency+0xa8>
 80033ea:	ee27 7a87 	vmul.f32	s14, s15, s14
 80033ee:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80033f2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80033f6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80033fa:	ee17 3a90 	vmov	r3, s15
 80033fe:	60fb      	str	r3, [r7, #12]
		// usart_printf("%d %d\r\n", desiredFrequency, finalVal);
		break;
 8003400:	bf00      	nop
	}

	return finalVal;
 8003402:	68fb      	ldr	r3, [r7, #12]
}
 8003404:	4618      	mov	r0, r3
 8003406:	3714      	adds	r7, #20
 8003408:	46bd      	mov	sp, r7
 800340a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800340e:	4770      	bx	lr
 8003410:	360637bd 	.word	0x360637bd
 8003414:	358637bd 	.word	0x358637bd

08003418 <safeOutputPeriodValueCalculator>:

uint32_t safeOutputPeriodValueCalculator(int32_t maxVal, float ratioVal) {
 8003418:	b480      	push	{r7}
 800341a:	b085      	sub	sp, #20
 800341c:	af00      	add	r7, sp, #0
 800341e:	6078      	str	r0, [r7, #4]
 8003420:	ed87 0a00 	vstr	s0, [r7]
	// float val = (maxVal);
	// uint32_t val = maxVal;
	// uint32_t val = 500;

	uint32_t val1 = maxVal * ratioVal;// (uint32_t)val;
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	ee07 3a90 	vmov	s15, r3
 800342a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800342e:	edd7 7a00 	vldr	s15, [r7]
 8003432:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003436:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800343a:	ee17 3a90 	vmov	r3, s15
 800343e:	60fb      	str	r3, [r7, #12]

	if (val1 > (uint32_t)maxVal) {
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	68fa      	ldr	r2, [r7, #12]
 8003444:	429a      	cmp	r2, r3
 8003446:	d902      	bls.n	800344e <safeOutputPeriodValueCalculator+0x36>
		val1 = (uint32_t)(maxVal);
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	60fb      	str	r3, [r7, #12]
 800344c:	e004      	b.n	8003458 <safeOutputPeriodValueCalculator+0x40>
	} else if (val1 < 1) {
 800344e:	68fb      	ldr	r3, [r7, #12]
 8003450:	2b00      	cmp	r3, #0
 8003452:	d101      	bne.n	8003458 <safeOutputPeriodValueCalculator+0x40>
		val1 = 1;
 8003454:	2301      	movs	r3, #1
 8003456:	60fb      	str	r3, [r7, #12]
	}

	// val1 = val1-1;
	return val1;
 8003458:	68fb      	ldr	r3, [r7, #12]

}
 800345a:	4618      	mov	r0, r3
 800345c:	3714      	adds	r7, #20
 800345e:	46bd      	mov	sp, r7
 8003460:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003464:	4770      	bx	lr
	...

08003468 <calculateOutputPeriodValue>:

uint32_t calculateOutputPeriodValue (TypesThatUsePWM_t Type, msOrFullRange microsecondOrFullrange, int8_t position, float val) {
 8003468:	b580      	push	{r7, lr}
 800346a:	b084      	sub	sp, #16
 800346c:	af00      	add	r7, sp, #0
 800346e:	4603      	mov	r3, r0
 8003470:	ed87 0a00 	vstr	s0, [r7]
 8003474:	71fb      	strb	r3, [r7, #7]
 8003476:	460b      	mov	r3, r1
 8003478:	71bb      	strb	r3, [r7, #6]
 800347a:	4613      	mov	r3, r2
 800347c:	717b      	strb	r3, [r7, #5]
	uint32_t returnVal = 0;
 800347e:	2300      	movs	r3, #0
 8003480:	60fb      	str	r3, [r7, #12]
	// usart_printf("beanis1 %d", position);
	switch (Type) {
 8003482:	79fb      	ldrb	r3, [r7, #7]
 8003484:	2b02      	cmp	r3, #2
 8003486:	d03c      	beq.n	8003502 <calculateOutputPeriodValue+0x9a>
 8003488:	2b02      	cmp	r3, #2
 800348a:	dc51      	bgt.n	8003530 <calculateOutputPeriodValue+0xc8>
 800348c:	2b00      	cmp	r3, #0
 800348e:	d002      	beq.n	8003496 <calculateOutputPeriodValue+0x2e>
 8003490:	2b01      	cmp	r3, #1
 8003492:	d01b      	beq.n	80034cc <calculateOutputPeriodValue+0x64>
 8003494:	e04c      	b.n	8003530 <calculateOutputPeriodValue+0xc8>
		case 0:
			if (microsecondOrFullrange == MS) {
 8003496:	79bb      	ldrb	r3, [r7, #6]
 8003498:	2b00      	cmp	r3, #0
 800349a:	d10a      	bne.n	80034b2 <calculateOutputPeriodValue+0x4a>
				returnVal = (uint32_t)(val)/PWMµsPre;
 800349c:	edd7 7a00 	vldr	s15, [r7]
 80034a0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80034a4:	ee17 2a90 	vmov	r2, s15
 80034a8:	2302      	movs	r3, #2
 80034aa:	fbb2 f3f3 	udiv	r3, r2, r3
 80034ae:	60fb      	str	r3, [r7, #12]
			} else {
				returnVal = safeOutputPeriodValueCalculator(period[position-1], val);
			}
			// usart_printf("beanis %d %d\r\n", returnVal, period[position-1]);
			// PWMS[position-1].period = returnVal;
			break;
 80034b0:	e03e      	b.n	8003530 <calculateOutputPeriodValue+0xc8>
				returnVal = safeOutputPeriodValueCalculator(period[position-1], val);
 80034b2:	f997 3005 	ldrsb.w	r3, [r7, #5]
 80034b6:	3b01      	subs	r3, #1
 80034b8:	4a20      	ldr	r2, [pc, #128]	@ (800353c <calculateOutputPeriodValue+0xd4>)
 80034ba:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80034be:	ed97 0a00 	vldr	s0, [r7]
 80034c2:	4618      	mov	r0, r3
 80034c4:	f7ff ffa8 	bl	8003418 <safeOutputPeriodValueCalculator>
 80034c8:	60f8      	str	r0, [r7, #12]
			break;
 80034ca:	e031      	b.n	8003530 <calculateOutputPeriodValue+0xc8>
		case 1:
			if (microsecondOrFullrange == MS) {
 80034cc:	79bb      	ldrb	r3, [r7, #6]
 80034ce:	2b00      	cmp	r3, #0
 80034d0:	d10a      	bne.n	80034e8 <calculateOutputPeriodValue+0x80>
				returnVal = (uint32_t)(val)/LEDµsPre;
 80034d2:	edd7 7a00 	vldr	s15, [r7]
 80034d6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80034da:	ee17 2a90 	vmov	r2, s15
 80034de:	2301      	movs	r3, #1
 80034e0:	fbb2 f3f3 	udiv	r3, r2, r3
 80034e4:	60fb      	str	r3, [r7, #12]
				returnVal = safeOutputPeriodValueCalculator(period[position+6], val);
			}
			// usart_printf("%d %d\r\n", returnVal, period[position+6]);
			// (int32_t)((float)(period[position+6]) * val)
			// PWMS[position+6].period = returnVal;
			break;
 80034e6:	e023      	b.n	8003530 <calculateOutputPeriodValue+0xc8>
				returnVal = safeOutputPeriodValueCalculator(period[position+6], val);
 80034e8:	f997 3005 	ldrsb.w	r3, [r7, #5]
 80034ec:	3306      	adds	r3, #6
 80034ee:	4a13      	ldr	r2, [pc, #76]	@ (800353c <calculateOutputPeriodValue+0xd4>)
 80034f0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80034f4:	ed97 0a00 	vldr	s0, [r7]
 80034f8:	4618      	mov	r0, r3
 80034fa:	f7ff ff8d 	bl	8003418 <safeOutputPeriodValueCalculator>
 80034fe:	60f8      	str	r0, [r7, #12]
			break;
 8003500:	e016      	b.n	8003530 <calculateOutputPeriodValue+0xc8>
		case 2:
			if (microsecondOrFullrange == MS) {
 8003502:	79bb      	ldrb	r3, [r7, #6]
 8003504:	2b00      	cmp	r3, #0
 8003506:	d10a      	bne.n	800351e <calculateOutputPeriodValue+0xb6>
				returnVal = (uint32_t)(val)/buzzerµsPre;
 8003508:	edd7 7a00 	vldr	s15, [r7]
 800350c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003510:	ee17 2a90 	vmov	r2, s15
 8003514:	2301      	movs	r3, #1
 8003516:	fbb2 f3f3 	udiv	r3, r2, r3
 800351a:	60fb      	str	r3, [r7, #12]
			} else {
				returnVal = safeOutputPeriodValueCalculator(period[10], val);
			}
			// PWMS[10].period = returnVal;
			// usart_printf("%d %d\r\n", returnVal, period[10]);
			break;
 800351c:	e007      	b.n	800352e <calculateOutputPeriodValue+0xc6>
				returnVal = safeOutputPeriodValueCalculator(period[10], val);
 800351e:	4b07      	ldr	r3, [pc, #28]	@ (800353c <calculateOutputPeriodValue+0xd4>)
 8003520:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003522:	ed97 0a00 	vldr	s0, [r7]
 8003526:	4618      	mov	r0, r3
 8003528:	f7ff ff76 	bl	8003418 <safeOutputPeriodValueCalculator>
 800352c:	60f8      	str	r0, [r7, #12]
			break;
 800352e:	bf00      	nop
		default:
	}
	return returnVal;
 8003530:	68fb      	ldr	r3, [r7, #12]
}
 8003532:	4618      	mov	r0, r3
 8003534:	3710      	adds	r7, #16
 8003536:	46bd      	mov	sp, r7
 8003538:	bd80      	pop	{r7, pc}
 800353a:	bf00      	nop
 800353c:	20000e88 	.word	0x20000e88

08003540 <PWMInitialize>:

void PWMInitialize(TypesThatUsePWM_t Type, msOrFullRange microsecondOrFullrange, int8_t position, float val) {
 8003540:	b580      	push	{r7, lr}
 8003542:	b084      	sub	sp, #16
 8003544:	af00      	add	r7, sp, #0
 8003546:	4603      	mov	r3, r0
 8003548:	ed87 0a00 	vstr	s0, [r7]
 800354c:	71fb      	strb	r3, [r7, #7]
 800354e:	460b      	mov	r3, r1
 8003550:	71bb      	strb	r3, [r7, #6]
 8003552:	4613      	mov	r3, r2
 8003554:	717b      	strb	r3, [r7, #5]

	// usart_printf("beanis2 %d\r\n", position);

	uint32_t value = calculateOutputPeriodValue (Type, microsecondOrFullrange, position, val);
 8003556:	f997 2005 	ldrsb.w	r2, [r7, #5]
 800355a:	79b9      	ldrb	r1, [r7, #6]
 800355c:	79fb      	ldrb	r3, [r7, #7]
 800355e:	ed97 0a00 	vldr	s0, [r7]
 8003562:	4618      	mov	r0, r3
 8003564:	f7ff ff80 	bl	8003468 <calculateOutputPeriodValue>
 8003568:	60f8      	str	r0, [r7, #12]
	switch (Type) {
 800356a:	79fb      	ldrb	r3, [r7, #7]
 800356c:	2b02      	cmp	r3, #2
 800356e:	d076      	beq.n	800365e <PWMInitialize+0x11e>
 8003570:	2b02      	cmp	r3, #2
 8003572:	dc7e      	bgt.n	8003672 <PWMInitialize+0x132>
 8003574:	2b00      	cmp	r3, #0
 8003576:	d002      	beq.n	800357e <PWMInitialize+0x3e>
 8003578:	2b01      	cmp	r3, #1
 800357a:	d04a      	beq.n	8003612 <PWMInitialize+0xd2>
	case 2:
		(*tim4).Instance->CCR3=value;
		subPeriod[10] = value;
		break;
	}
	return;
 800357c:	e079      	b.n	8003672 <PWMInitialize+0x132>
		switch (position) {
 800357e:	f997 3005 	ldrsb.w	r3, [r7, #5]
 8003582:	3b01      	subs	r3, #1
 8003584:	2b06      	cmp	r3, #6
 8003586:	d83b      	bhi.n	8003600 <PWMInitialize+0xc0>
 8003588:	a201      	add	r2, pc, #4	@ (adr r2, 8003590 <PWMInitialize+0x50>)
 800358a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800358e:	bf00      	nop
 8003590:	080035ad 	.word	0x080035ad
 8003594:	080035b9 	.word	0x080035b9
 8003598:	080035c5 	.word	0x080035c5
 800359c:	080035d1 	.word	0x080035d1
 80035a0:	080035dd 	.word	0x080035dd
 80035a4:	080035e9 	.word	0x080035e9
 80035a8:	080035f5 	.word	0x080035f5
			(*tim1).Instance->CCR1=value;
 80035ac:	4b33      	ldr	r3, [pc, #204]	@ (800367c <PWMInitialize+0x13c>)
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	681b      	ldr	r3, [r3, #0]
 80035b2:	68fa      	ldr	r2, [r7, #12]
 80035b4:	635a      	str	r2, [r3, #52]	@ 0x34
			break;
 80035b6:	e024      	b.n	8003602 <PWMInitialize+0xc2>
			(*tim1).Instance->CCR2=value;
 80035b8:	4b30      	ldr	r3, [pc, #192]	@ (800367c <PWMInitialize+0x13c>)
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	68fa      	ldr	r2, [r7, #12]
 80035c0:	639a      	str	r2, [r3, #56]	@ 0x38
			break;
 80035c2:	e01e      	b.n	8003602 <PWMInitialize+0xc2>
			(*tim1).Instance->CCR3=value;
 80035c4:	4b2d      	ldr	r3, [pc, #180]	@ (800367c <PWMInitialize+0x13c>)
 80035c6:	681b      	ldr	r3, [r3, #0]
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	68fa      	ldr	r2, [r7, #12]
 80035cc:	63da      	str	r2, [r3, #60]	@ 0x3c
			break;
 80035ce:	e018      	b.n	8003602 <PWMInitialize+0xc2>
			(*tim1).Instance->CCR4=value;
 80035d0:	4b2a      	ldr	r3, [pc, #168]	@ (800367c <PWMInitialize+0x13c>)
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	68fa      	ldr	r2, [r7, #12]
 80035d8:	641a      	str	r2, [r3, #64]	@ 0x40
			break;
 80035da:	e012      	b.n	8003602 <PWMInitialize+0xc2>
			(*tim8).Instance->CCR1=value;
 80035dc:	4b28      	ldr	r3, [pc, #160]	@ (8003680 <PWMInitialize+0x140>)
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	681b      	ldr	r3, [r3, #0]
 80035e2:	68fa      	ldr	r2, [r7, #12]
 80035e4:	635a      	str	r2, [r3, #52]	@ 0x34
			break;
 80035e6:	e00c      	b.n	8003602 <PWMInitialize+0xc2>
			(*tim8).Instance->CCR2=value;
 80035e8:	4b25      	ldr	r3, [pc, #148]	@ (8003680 <PWMInitialize+0x140>)
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	68fa      	ldr	r2, [r7, #12]
 80035f0:	639a      	str	r2, [r3, #56]	@ 0x38
			break;
 80035f2:	e006      	b.n	8003602 <PWMInitialize+0xc2>
			(*tim8).Instance->CCR3=value;
 80035f4:	4b22      	ldr	r3, [pc, #136]	@ (8003680 <PWMInitialize+0x140>)
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	681b      	ldr	r3, [r3, #0]
 80035fa:	68fa      	ldr	r2, [r7, #12]
 80035fc:	63da      	str	r2, [r3, #60]	@ 0x3c
			break;
 80035fe:	e000      	b.n	8003602 <PWMInitialize+0xc2>
			break;
 8003600:	bf00      	nop
		subPeriod[position-1] = value;
 8003602:	f997 3005 	ldrsb.w	r3, [r7, #5]
 8003606:	3b01      	subs	r3, #1
 8003608:	491e      	ldr	r1, [pc, #120]	@ (8003684 <PWMInitialize+0x144>)
 800360a:	68fa      	ldr	r2, [r7, #12]
 800360c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		break;
 8003610:	e02e      	b.n	8003670 <PWMInitialize+0x130>
		switch (position) {
 8003612:	f997 3005 	ldrsb.w	r3, [r7, #5]
 8003616:	2b03      	cmp	r3, #3
 8003618:	d012      	beq.n	8003640 <PWMInitialize+0x100>
 800361a:	2b03      	cmp	r3, #3
 800361c:	dc16      	bgt.n	800364c <PWMInitialize+0x10c>
 800361e:	2b01      	cmp	r3, #1
 8003620:	d002      	beq.n	8003628 <PWMInitialize+0xe8>
 8003622:	2b02      	cmp	r3, #2
 8003624:	d006      	beq.n	8003634 <PWMInitialize+0xf4>
			break;
 8003626:	e011      	b.n	800364c <PWMInitialize+0x10c>
			(*tim5).Instance->CCR1=value;
 8003628:	4b17      	ldr	r3, [pc, #92]	@ (8003688 <PWMInitialize+0x148>)
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	681b      	ldr	r3, [r3, #0]
 800362e:	68fa      	ldr	r2, [r7, #12]
 8003630:	635a      	str	r2, [r3, #52]	@ 0x34
			break;
 8003632:	e00c      	b.n	800364e <PWMInitialize+0x10e>
			(*tim5).Instance->CCR2=value;
 8003634:	4b14      	ldr	r3, [pc, #80]	@ (8003688 <PWMInitialize+0x148>)
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	681b      	ldr	r3, [r3, #0]
 800363a:	68fa      	ldr	r2, [r7, #12]
 800363c:	639a      	str	r2, [r3, #56]	@ 0x38
			break;
 800363e:	e006      	b.n	800364e <PWMInitialize+0x10e>
			(*tim5).Instance->CCR3=value;
 8003640:	4b11      	ldr	r3, [pc, #68]	@ (8003688 <PWMInitialize+0x148>)
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	68fa      	ldr	r2, [r7, #12]
 8003648:	63da      	str	r2, [r3, #60]	@ 0x3c
			break;
 800364a:	e000      	b.n	800364e <PWMInitialize+0x10e>
			break;
 800364c:	bf00      	nop
		subPeriod[position+6] = value;
 800364e:	f997 3005 	ldrsb.w	r3, [r7, #5]
 8003652:	3306      	adds	r3, #6
 8003654:	490b      	ldr	r1, [pc, #44]	@ (8003684 <PWMInitialize+0x144>)
 8003656:	68fa      	ldr	r2, [r7, #12]
 8003658:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		break;
 800365c:	e008      	b.n	8003670 <PWMInitialize+0x130>
		(*tim4).Instance->CCR3=value;
 800365e:	4b0b      	ldr	r3, [pc, #44]	@ (800368c <PWMInitialize+0x14c>)
 8003660:	681b      	ldr	r3, [r3, #0]
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	68fa      	ldr	r2, [r7, #12]
 8003666:	63da      	str	r2, [r3, #60]	@ 0x3c
		subPeriod[10] = value;
 8003668:	4a06      	ldr	r2, [pc, #24]	@ (8003684 <PWMInitialize+0x144>)
 800366a:	68fb      	ldr	r3, [r7, #12]
 800366c:	6293      	str	r3, [r2, #40]	@ 0x28
		break;
 800366e:	bf00      	nop
	return;
 8003670:	bf00      	nop
 8003672:	bf00      	nop
}
 8003674:	3710      	adds	r7, #16
 8003676:	46bd      	mov	sp, r7
 8003678:	bd80      	pop	{r7, pc}
 800367a:	bf00      	nop
 800367c:	20000e40 	.word	0x20000e40
 8003680:	20000e4c 	.word	0x20000e4c
 8003684:	20000e5c 	.word	0x20000e5c
 8003688:	20000e48 	.word	0x20000e48
 800368c:	20000e44 	.word	0x20000e44

08003690 <MotorPositionForInitializingPeriod>:

void MotorPositionForInitializingPeriod(int8_t Position, uint32_t calculatedPeriod) {
 8003690:	b480      	push	{r7}
 8003692:	b083      	sub	sp, #12
 8003694:	af00      	add	r7, sp, #0
 8003696:	4603      	mov	r3, r0
 8003698:	6039      	str	r1, [r7, #0]
 800369a:	71fb      	strb	r3, [r7, #7]
	if (Position < 5) {
 800369c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80036a0:	2b04      	cmp	r3, #4
 80036a2:	dc0c      	bgt.n	80036be <MotorPositionForInitializingPeriod+0x2e>

		(*tim1).Instance->ARR = calculatedPeriod;
 80036a4:	4b0f      	ldr	r3, [pc, #60]	@ (80036e4 <MotorPositionForInitializingPeriod+0x54>)
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	681b      	ldr	r3, [r3, #0]
 80036aa:	683a      	ldr	r2, [r7, #0]
 80036ac:	62da      	str	r2, [r3, #44]	@ 0x2c
		// (*tim1).Init.Period = calculatedPeriod;
		period[Position-1] = calculatedPeriod;
 80036ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80036b2:	3b01      	subs	r3, #1
 80036b4:	490c      	ldr	r1, [pc, #48]	@ (80036e8 <MotorPositionForInitializingPeriod+0x58>)
 80036b6:	683a      	ldr	r2, [r7, #0]
 80036b8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	} else {
		(*tim8).Instance->ARR = calculatedPeriod;
		period[Position-1] = calculatedPeriod;
	}

}
 80036bc:	e00b      	b.n	80036d6 <MotorPositionForInitializingPeriod+0x46>
		(*tim8).Instance->ARR = calculatedPeriod;
 80036be:	4b0b      	ldr	r3, [pc, #44]	@ (80036ec <MotorPositionForInitializingPeriod+0x5c>)
 80036c0:	681b      	ldr	r3, [r3, #0]
 80036c2:	681b      	ldr	r3, [r3, #0]
 80036c4:	683a      	ldr	r2, [r7, #0]
 80036c6:	62da      	str	r2, [r3, #44]	@ 0x2c
		period[Position-1] = calculatedPeriod;
 80036c8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80036cc:	3b01      	subs	r3, #1
 80036ce:	4906      	ldr	r1, [pc, #24]	@ (80036e8 <MotorPositionForInitializingPeriod+0x58>)
 80036d0:	683a      	ldr	r2, [r7, #0]
 80036d2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80036d6:	bf00      	nop
 80036d8:	370c      	adds	r7, #12
 80036da:	46bd      	mov	sp, r7
 80036dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036e0:	4770      	bx	lr
 80036e2:	bf00      	nop
 80036e4:	20000e40 	.word	0x20000e40
 80036e8:	20000e88 	.word	0x20000e88
 80036ec:	20000e4c 	.word	0x20000e4c

080036f0 <initializePeriod>:

// htim1.Init.Period
void initializePeriod (TypesThatUsePWM_t Type, int8_t Position, uint32_t desiredFrequency) {
 80036f0:	b580      	push	{r7, lr}
 80036f2:	b084      	sub	sp, #16
 80036f4:	af00      	add	r7, sp, #0
 80036f6:	4603      	mov	r3, r0
 80036f8:	603a      	str	r2, [r7, #0]
 80036fa:	71fb      	strb	r3, [r7, #7]
 80036fc:	460b      	mov	r3, r1
 80036fe:	71bb      	strb	r3, [r7, #6]
	uint32_t calculatedPeriod = calculateOutputPeriodToGetFrequency(Type, desiredFrequency);
 8003700:	79fb      	ldrb	r3, [r7, #7]
 8003702:	6839      	ldr	r1, [r7, #0]
 8003704:	4618      	mov	r0, r3
 8003706:	f7ff fe31 	bl	800336c <calculateOutputPeriodToGetFrequency>
 800370a:	60f8      	str	r0, [r7, #12]
	// usart_printf("%d %d\r\n", Position ,calculatedPeriod);
	switch (Type) {
 800370c:	79fb      	ldrb	r3, [r7, #7]
 800370e:	2b02      	cmp	r3, #2
 8003710:	d01a      	beq.n	8003748 <initializePeriod+0x58>
 8003712:	2b02      	cmp	r3, #2
 8003714:	dc22      	bgt.n	800375c <initializePeriod+0x6c>
 8003716:	2b00      	cmp	r3, #0
 8003718:	d002      	beq.n	8003720 <initializePeriod+0x30>
 800371a:	2b01      	cmp	r3, #1
 800371c:	d007      	beq.n	800372e <initializePeriod+0x3e>
		// (*tim4).Init.Period = calculatedPeriod;
		(*tim4).Instance->ARR = calculatedPeriod;
		period[10] = calculatedPeriod;
		break;
	}
	return;
 800371e:	e01d      	b.n	800375c <initializePeriod+0x6c>
		MotorPositionForInitializingPeriod(Position, calculatedPeriod);
 8003720:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8003724:	68f9      	ldr	r1, [r7, #12]
 8003726:	4618      	mov	r0, r3
 8003728:	f7ff ffb2 	bl	8003690 <MotorPositionForInitializingPeriod>
		break;
 800372c:	e015      	b.n	800375a <initializePeriod+0x6a>
		(*tim5).Instance->ARR = calculatedPeriod;
 800372e:	4b0d      	ldr	r3, [pc, #52]	@ (8003764 <initializePeriod+0x74>)
 8003730:	681b      	ldr	r3, [r3, #0]
 8003732:	681b      	ldr	r3, [r3, #0]
 8003734:	68fa      	ldr	r2, [r7, #12]
 8003736:	62da      	str	r2, [r3, #44]	@ 0x2c
		period[Position+6] = calculatedPeriod;
 8003738:	f997 3006 	ldrsb.w	r3, [r7, #6]
 800373c:	3306      	adds	r3, #6
 800373e:	490a      	ldr	r1, [pc, #40]	@ (8003768 <initializePeriod+0x78>)
 8003740:	68fa      	ldr	r2, [r7, #12]
 8003742:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		break;
 8003746:	e008      	b.n	800375a <initializePeriod+0x6a>
		(*tim4).Instance->ARR = calculatedPeriod;
 8003748:	4b08      	ldr	r3, [pc, #32]	@ (800376c <initializePeriod+0x7c>)
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	681b      	ldr	r3, [r3, #0]
 800374e:	68fa      	ldr	r2, [r7, #12]
 8003750:	62da      	str	r2, [r3, #44]	@ 0x2c
		period[10] = calculatedPeriod;
 8003752:	4a05      	ldr	r2, [pc, #20]	@ (8003768 <initializePeriod+0x78>)
 8003754:	68fb      	ldr	r3, [r7, #12]
 8003756:	6293      	str	r3, [r2, #40]	@ 0x28
		break;
 8003758:	bf00      	nop
	return;
 800375a:	bf00      	nop
 800375c:	bf00      	nop
}
 800375e:	3710      	adds	r7, #16
 8003760:	46bd      	mov	sp, r7
 8003762:	bd80      	pop	{r7, pc}
 8003764:	20000e48 	.word	0x20000e48
 8003768:	20000e88 	.word	0x20000e88
 800376c:	20000e44 	.word	0x20000e44

08003770 <PWMOutput>:

// (Type, Position, ms or fullrange, val)
void PWMOutput(TypesThatUsePWM_t Type, int8_t Position, uint32_t desiredFrequency) {
 8003770:	b580      	push	{r7, lr}
 8003772:	b082      	sub	sp, #8
 8003774:	af00      	add	r7, sp, #0
 8003776:	4603      	mov	r3, r0
 8003778:	603a      	str	r2, [r7, #0]
 800377a:	71fb      	strb	r3, [r7, #7]
 800377c:	460b      	mov	r3, r1
 800377e:	71bb      	strb	r3, [r7, #6]

	initializePeriod(Type, Position, desiredFrequency);
 8003780:	f997 1006 	ldrsb.w	r1, [r7, #6]
 8003784:	79fb      	ldrb	r3, [r7, #7]
 8003786:	683a      	ldr	r2, [r7, #0]
 8003788:	4618      	mov	r0, r3
 800378a:	f7ff ffb1 	bl	80036f0 <initializePeriod>

	// usart_printf("beanis3 %d\r\n", Position);
	switch (Type) {
 800378e:	79fb      	ldrb	r3, [r7, #7]
 8003790:	2b02      	cmp	r3, #2
 8003792:	d014      	beq.n	80037be <PWMOutput+0x4e>
 8003794:	2b02      	cmp	r3, #2
 8003796:	dc16      	bgt.n	80037c6 <PWMOutput+0x56>
 8003798:	2b00      	cmp	r3, #0
 800379a:	d002      	beq.n	80037a2 <PWMOutput+0x32>
 800379c:	2b01      	cmp	r3, #1
 800379e:	d007      	beq.n	80037b0 <PWMOutput+0x40>
 80037a0:	e011      	b.n	80037c6 <PWMOutput+0x56>
	case 0:
		whichPWMisOn[Position-1] = 1;
 80037a2:	f997 3006 	ldrsb.w	r3, [r7, #6]
 80037a6:	3b01      	subs	r3, #1
 80037a8:	4a08      	ldr	r2, [pc, #32]	@ (80037cc <PWMOutput+0x5c>)
 80037aa:	2101      	movs	r1, #1
 80037ac:	54d1      	strb	r1, [r2, r3]
		// usart_printf("PWM %d\r\n", Position);
		return;
 80037ae:	e00a      	b.n	80037c6 <PWMOutput+0x56>
	case 1:
		whichPWMisOn[Position+6] = 1;
 80037b0:	f997 3006 	ldrsb.w	r3, [r7, #6]
 80037b4:	3306      	adds	r3, #6
 80037b6:	4a05      	ldr	r2, [pc, #20]	@ (80037cc <PWMOutput+0x5c>)
 80037b8:	2101      	movs	r1, #1
 80037ba:	54d1      	strb	r1, [r2, r3]
		// usart_printf("LED %d\r\n", Position);
		return;
 80037bc:	e003      	b.n	80037c6 <PWMOutput+0x56>
	case 2:
		whichPWMisOn[10] = 1;
 80037be:	4b03      	ldr	r3, [pc, #12]	@ (80037cc <PWMOutput+0x5c>)
 80037c0:	2201      	movs	r2, #1
 80037c2:	729a      	strb	r2, [r3, #10]
		// usart_printf("Buzzer %d\r\n", Position);
		return;
 80037c4:	bf00      	nop
	}
	// whichPWMisOn[7]= 1;
	// usart_printf("beanis7 %d %d\r\n", Position, whichPWMisOn[Position-1]);
	// return;
}
 80037c6:	3708      	adds	r7, #8
 80037c8:	46bd      	mov	sp, r7
 80037ca:	bd80      	pop	{r7, pc}
 80037cc:	20000e50 	.word	0x20000e50

080037d0 <PWMOff>:
		// usart_printf("Buzzer %d\r\n", Position);
		return;
	}
}

void PWMOff(TypesThatUsePWM_t Type, int8_t Position) {
 80037d0:	b480      	push	{r7}
 80037d2:	b083      	sub	sp, #12
 80037d4:	af00      	add	r7, sp, #0
 80037d6:	4603      	mov	r3, r0
 80037d8:	460a      	mov	r2, r1
 80037da:	71fb      	strb	r3, [r7, #7]
 80037dc:	4613      	mov	r3, r2
 80037de:	71bb      	strb	r3, [r7, #6]
	switch (Type) {
 80037e0:	79fb      	ldrb	r3, [r7, #7]
 80037e2:	2b02      	cmp	r3, #2
 80037e4:	d014      	beq.n	8003810 <PWMOff+0x40>
 80037e6:	2b02      	cmp	r3, #2
 80037e8:	dc16      	bgt.n	8003818 <PWMOff+0x48>
 80037ea:	2b00      	cmp	r3, #0
 80037ec:	d002      	beq.n	80037f4 <PWMOff+0x24>
 80037ee:	2b01      	cmp	r3, #1
 80037f0:	d007      	beq.n	8003802 <PWMOff+0x32>
 80037f2:	e011      	b.n	8003818 <PWMOff+0x48>
	case 0:
		whichPWMisOn[Position-1] = 0;
 80037f4:	f997 3006 	ldrsb.w	r3, [r7, #6]
 80037f8:	3b01      	subs	r3, #1
 80037fa:	4a0a      	ldr	r2, [pc, #40]	@ (8003824 <PWMOff+0x54>)
 80037fc:	2100      	movs	r1, #0
 80037fe:	54d1      	strb	r1, [r2, r3]
		// usart_printf("PWM %d\r\n", Position);
		return;
 8003800:	e00a      	b.n	8003818 <PWMOff+0x48>
	case 1:
		whichPWMisOn[Position+6] = 0;
 8003802:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8003806:	3306      	adds	r3, #6
 8003808:	4a06      	ldr	r2, [pc, #24]	@ (8003824 <PWMOff+0x54>)
 800380a:	2100      	movs	r1, #0
 800380c:	54d1      	strb	r1, [r2, r3]
		// usart_printf("LED %d\r\n", Position);
		return;
 800380e:	e003      	b.n	8003818 <PWMOff+0x48>
	case 2:
		whichPWMisOn[10] = 0;
 8003810:	4b04      	ldr	r3, [pc, #16]	@ (8003824 <PWMOff+0x54>)
 8003812:	2200      	movs	r2, #0
 8003814:	729a      	strb	r2, [r3, #10]
		// usart_printf("Buzzer %d\r\n", Position);
		return;
 8003816:	bf00      	nop
	}
}
 8003818:	370c      	adds	r7, #12
 800381a:	46bd      	mov	sp, r7
 800381c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003820:	4770      	bx	lr
 8003822:	bf00      	nop
 8003824:	20000e50 	.word	0x20000e50

08003828 <PWMTimerStarter>:
	// usart_printf("Is it on? |  ‰d  |  ‰d  |  ‰d  |  ‰d  |  ‰d  |  ‰d  |  ‰d  |  ‰d  |  ‰d  |  ‰d  |  ‰d  |\r\n", whichPWMisOn[0], whichPWMisOn[1], whichPWMisOn[2], whichPWMisOn[3], whichPWMisOn[4], whichPWMisOn[5], whichPWMisOn[6], whichPWMisOn[7], whichPWMisOn[8], whichPWMisOn[9], whichPWMisOn[10]);

	// usart_printf("||| %d | %d | %d \r\n", whichPWMisOn[10], period[10], subPeriod[10]);
}

void PWMTimerStarter() {
 8003828:	b580      	push	{r7, lr}
 800382a:	b082      	sub	sp, #8
 800382c:	af00      	add	r7, sp, #0
	for (int i = 0; i < 11; i++) {
 800382e:	2300      	movs	r3, #0
 8003830:	607b      	str	r3, [r7, #4]
 8003832:	e0f1      	b.n	8003a18 <PWMTimerStarter+0x1f0>
		switch (i) {
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	2b0a      	cmp	r3, #10
 8003838:	f200 80eb 	bhi.w	8003a12 <PWMTimerStarter+0x1ea>
 800383c:	a201      	add	r2, pc, #4	@ (adr r2, 8003844 <PWMTimerStarter+0x1c>)
 800383e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003842:	bf00      	nop
 8003844:	08003871 	.word	0x08003871
 8003848:	08003897 	.word	0x08003897
 800384c:	080038bd 	.word	0x080038bd
 8003850:	080038e3 	.word	0x080038e3
 8003854:	08003909 	.word	0x08003909
 8003858:	0800392f 	.word	0x0800392f
 800385c:	08003955 	.word	0x08003955
 8003860:	0800397b 	.word	0x0800397b
 8003864:	080039a1 	.word	0x080039a1
 8003868:	080039c7 	.word	0x080039c7
 800386c:	080039ed 	.word	0x080039ed
		case 0:
			if (whichPWMisOn[0] == 1) {
 8003870:	4b6e      	ldr	r3, [pc, #440]	@ (8003a2c <PWMTimerStarter+0x204>)
 8003872:	f993 3000 	ldrsb.w	r3, [r3]
 8003876:	2b01      	cmp	r3, #1
 8003878:	d106      	bne.n	8003888 <PWMTimerStarter+0x60>
				HAL_TIM_PWM_Start(tim1, TIM_CHANNEL_1);
 800387a:	4b6d      	ldr	r3, [pc, #436]	@ (8003a30 <PWMTimerStarter+0x208>)
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	2100      	movs	r1, #0
 8003880:	4618      	mov	r0, r3
 8003882:	f005 f90d 	bl	8008aa0 <HAL_TIM_PWM_Start>
			} else {
				HAL_TIM_PWM_Stop(tim1, TIM_CHANNEL_1);
			}
			break;
 8003886:	e0c4      	b.n	8003a12 <PWMTimerStarter+0x1ea>
				HAL_TIM_PWM_Stop(tim1, TIM_CHANNEL_1);
 8003888:	4b69      	ldr	r3, [pc, #420]	@ (8003a30 <PWMTimerStarter+0x208>)
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	2100      	movs	r1, #0
 800388e:	4618      	mov	r0, r3
 8003890:	f005 f9ce 	bl	8008c30 <HAL_TIM_PWM_Stop>
			break;
 8003894:	e0bd      	b.n	8003a12 <PWMTimerStarter+0x1ea>
		case 1:
			if (whichPWMisOn[1] == 1) {
 8003896:	4b65      	ldr	r3, [pc, #404]	@ (8003a2c <PWMTimerStarter+0x204>)
 8003898:	f993 3001 	ldrsb.w	r3, [r3, #1]
 800389c:	2b01      	cmp	r3, #1
 800389e:	d106      	bne.n	80038ae <PWMTimerStarter+0x86>
				HAL_TIM_PWM_Start(tim1, TIM_CHANNEL_2);
 80038a0:	4b63      	ldr	r3, [pc, #396]	@ (8003a30 <PWMTimerStarter+0x208>)
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	2104      	movs	r1, #4
 80038a6:	4618      	mov	r0, r3
 80038a8:	f005 f8fa 	bl	8008aa0 <HAL_TIM_PWM_Start>
			} else {
				HAL_TIM_PWM_Stop(tim1, TIM_CHANNEL_2);
			}
			break;
 80038ac:	e0b1      	b.n	8003a12 <PWMTimerStarter+0x1ea>
				HAL_TIM_PWM_Stop(tim1, TIM_CHANNEL_2);
 80038ae:	4b60      	ldr	r3, [pc, #384]	@ (8003a30 <PWMTimerStarter+0x208>)
 80038b0:	681b      	ldr	r3, [r3, #0]
 80038b2:	2104      	movs	r1, #4
 80038b4:	4618      	mov	r0, r3
 80038b6:	f005 f9bb 	bl	8008c30 <HAL_TIM_PWM_Stop>
			break;
 80038ba:	e0aa      	b.n	8003a12 <PWMTimerStarter+0x1ea>
		case 2:
			if (whichPWMisOn[2] == 1) {
 80038bc:	4b5b      	ldr	r3, [pc, #364]	@ (8003a2c <PWMTimerStarter+0x204>)
 80038be:	f993 3002 	ldrsb.w	r3, [r3, #2]
 80038c2:	2b01      	cmp	r3, #1
 80038c4:	d106      	bne.n	80038d4 <PWMTimerStarter+0xac>
				HAL_TIM_PWM_Start(tim1, TIM_CHANNEL_3);
 80038c6:	4b5a      	ldr	r3, [pc, #360]	@ (8003a30 <PWMTimerStarter+0x208>)
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	2108      	movs	r1, #8
 80038cc:	4618      	mov	r0, r3
 80038ce:	f005 f8e7 	bl	8008aa0 <HAL_TIM_PWM_Start>
			} else {
				HAL_TIM_PWM_Stop(tim1, TIM_CHANNEL_3);
			}
			break;
 80038d2:	e09e      	b.n	8003a12 <PWMTimerStarter+0x1ea>
				HAL_TIM_PWM_Stop(tim1, TIM_CHANNEL_3);
 80038d4:	4b56      	ldr	r3, [pc, #344]	@ (8003a30 <PWMTimerStarter+0x208>)
 80038d6:	681b      	ldr	r3, [r3, #0]
 80038d8:	2108      	movs	r1, #8
 80038da:	4618      	mov	r0, r3
 80038dc:	f005 f9a8 	bl	8008c30 <HAL_TIM_PWM_Stop>
			break;
 80038e0:	e097      	b.n	8003a12 <PWMTimerStarter+0x1ea>
		case 3:
			if (whichPWMisOn[3] == 1) {
 80038e2:	4b52      	ldr	r3, [pc, #328]	@ (8003a2c <PWMTimerStarter+0x204>)
 80038e4:	f993 3003 	ldrsb.w	r3, [r3, #3]
 80038e8:	2b01      	cmp	r3, #1
 80038ea:	d106      	bne.n	80038fa <PWMTimerStarter+0xd2>
				HAL_TIM_PWM_Start(tim1, TIM_CHANNEL_4);
 80038ec:	4b50      	ldr	r3, [pc, #320]	@ (8003a30 <PWMTimerStarter+0x208>)
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	210c      	movs	r1, #12
 80038f2:	4618      	mov	r0, r3
 80038f4:	f005 f8d4 	bl	8008aa0 <HAL_TIM_PWM_Start>
			} else {
				HAL_TIM_PWM_Stop(tim1, TIM_CHANNEL_4);
			}
			break;
 80038f8:	e08b      	b.n	8003a12 <PWMTimerStarter+0x1ea>
				HAL_TIM_PWM_Stop(tim1, TIM_CHANNEL_4);
 80038fa:	4b4d      	ldr	r3, [pc, #308]	@ (8003a30 <PWMTimerStarter+0x208>)
 80038fc:	681b      	ldr	r3, [r3, #0]
 80038fe:	210c      	movs	r1, #12
 8003900:	4618      	mov	r0, r3
 8003902:	f005 f995 	bl	8008c30 <HAL_TIM_PWM_Stop>
			break;
 8003906:	e084      	b.n	8003a12 <PWMTimerStarter+0x1ea>
		case 4:
			if (whichPWMisOn[4] == 1) {
 8003908:	4b48      	ldr	r3, [pc, #288]	@ (8003a2c <PWMTimerStarter+0x204>)
 800390a:	f993 3004 	ldrsb.w	r3, [r3, #4]
 800390e:	2b01      	cmp	r3, #1
 8003910:	d106      	bne.n	8003920 <PWMTimerStarter+0xf8>
				HAL_TIM_PWM_Start(tim8, TIM_CHANNEL_1);
 8003912:	4b48      	ldr	r3, [pc, #288]	@ (8003a34 <PWMTimerStarter+0x20c>)
 8003914:	681b      	ldr	r3, [r3, #0]
 8003916:	2100      	movs	r1, #0
 8003918:	4618      	mov	r0, r3
 800391a:	f005 f8c1 	bl	8008aa0 <HAL_TIM_PWM_Start>
			} else {
				HAL_TIM_PWM_Stop(tim8, TIM_CHANNEL_1);
			}
			break;
 800391e:	e078      	b.n	8003a12 <PWMTimerStarter+0x1ea>
				HAL_TIM_PWM_Stop(tim8, TIM_CHANNEL_1);
 8003920:	4b44      	ldr	r3, [pc, #272]	@ (8003a34 <PWMTimerStarter+0x20c>)
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	2100      	movs	r1, #0
 8003926:	4618      	mov	r0, r3
 8003928:	f005 f982 	bl	8008c30 <HAL_TIM_PWM_Stop>
			break;
 800392c:	e071      	b.n	8003a12 <PWMTimerStarter+0x1ea>
		case 5:
			if (whichPWMisOn[5] == 1) {
 800392e:	4b3f      	ldr	r3, [pc, #252]	@ (8003a2c <PWMTimerStarter+0x204>)
 8003930:	f993 3005 	ldrsb.w	r3, [r3, #5]
 8003934:	2b01      	cmp	r3, #1
 8003936:	d106      	bne.n	8003946 <PWMTimerStarter+0x11e>
				HAL_TIM_PWM_Start(tim8, TIM_CHANNEL_2);
 8003938:	4b3e      	ldr	r3, [pc, #248]	@ (8003a34 <PWMTimerStarter+0x20c>)
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	2104      	movs	r1, #4
 800393e:	4618      	mov	r0, r3
 8003940:	f005 f8ae 	bl	8008aa0 <HAL_TIM_PWM_Start>
			} else {
				HAL_TIM_PWM_Stop(tim8, TIM_CHANNEL_2);
			}
			break;
 8003944:	e065      	b.n	8003a12 <PWMTimerStarter+0x1ea>
				HAL_TIM_PWM_Stop(tim8, TIM_CHANNEL_2);
 8003946:	4b3b      	ldr	r3, [pc, #236]	@ (8003a34 <PWMTimerStarter+0x20c>)
 8003948:	681b      	ldr	r3, [r3, #0]
 800394a:	2104      	movs	r1, #4
 800394c:	4618      	mov	r0, r3
 800394e:	f005 f96f 	bl	8008c30 <HAL_TIM_PWM_Stop>
			break;
 8003952:	e05e      	b.n	8003a12 <PWMTimerStarter+0x1ea>
		case 6:
			if (whichPWMisOn[6] == 1) {
 8003954:	4b35      	ldr	r3, [pc, #212]	@ (8003a2c <PWMTimerStarter+0x204>)
 8003956:	f993 3006 	ldrsb.w	r3, [r3, #6]
 800395a:	2b01      	cmp	r3, #1
 800395c:	d106      	bne.n	800396c <PWMTimerStarter+0x144>
				HAL_TIM_PWM_Start(tim8, TIM_CHANNEL_3);
 800395e:	4b35      	ldr	r3, [pc, #212]	@ (8003a34 <PWMTimerStarter+0x20c>)
 8003960:	681b      	ldr	r3, [r3, #0]
 8003962:	2108      	movs	r1, #8
 8003964:	4618      	mov	r0, r3
 8003966:	f005 f89b 	bl	8008aa0 <HAL_TIM_PWM_Start>
			} else {
				HAL_TIM_PWM_Stop(tim8, TIM_CHANNEL_3);
			}
			break;
 800396a:	e052      	b.n	8003a12 <PWMTimerStarter+0x1ea>
				HAL_TIM_PWM_Stop(tim8, TIM_CHANNEL_3);
 800396c:	4b31      	ldr	r3, [pc, #196]	@ (8003a34 <PWMTimerStarter+0x20c>)
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	2108      	movs	r1, #8
 8003972:	4618      	mov	r0, r3
 8003974:	f005 f95c 	bl	8008c30 <HAL_TIM_PWM_Stop>
			break;
 8003978:	e04b      	b.n	8003a12 <PWMTimerStarter+0x1ea>
		case 7:
			if (whichPWMisOn[7] == 1) {
 800397a:	4b2c      	ldr	r3, [pc, #176]	@ (8003a2c <PWMTimerStarter+0x204>)
 800397c:	f993 3007 	ldrsb.w	r3, [r3, #7]
 8003980:	2b01      	cmp	r3, #1
 8003982:	d106      	bne.n	8003992 <PWMTimerStarter+0x16a>
				HAL_TIM_PWM_Start(tim5, TIM_CHANNEL_1);
 8003984:	4b2c      	ldr	r3, [pc, #176]	@ (8003a38 <PWMTimerStarter+0x210>)
 8003986:	681b      	ldr	r3, [r3, #0]
 8003988:	2100      	movs	r1, #0
 800398a:	4618      	mov	r0, r3
 800398c:	f005 f888 	bl	8008aa0 <HAL_TIM_PWM_Start>
			} else {
				HAL_TIM_PWM_Stop(tim5, TIM_CHANNEL_1);
			}
			break;
 8003990:	e03f      	b.n	8003a12 <PWMTimerStarter+0x1ea>
				HAL_TIM_PWM_Stop(tim5, TIM_CHANNEL_1);
 8003992:	4b29      	ldr	r3, [pc, #164]	@ (8003a38 <PWMTimerStarter+0x210>)
 8003994:	681b      	ldr	r3, [r3, #0]
 8003996:	2100      	movs	r1, #0
 8003998:	4618      	mov	r0, r3
 800399a:	f005 f949 	bl	8008c30 <HAL_TIM_PWM_Stop>
			break;
 800399e:	e038      	b.n	8003a12 <PWMTimerStarter+0x1ea>
		case 8:
			if (whichPWMisOn[8] == 1) {
 80039a0:	4b22      	ldr	r3, [pc, #136]	@ (8003a2c <PWMTimerStarter+0x204>)
 80039a2:	f993 3008 	ldrsb.w	r3, [r3, #8]
 80039a6:	2b01      	cmp	r3, #1
 80039a8:	d106      	bne.n	80039b8 <PWMTimerStarter+0x190>
				HAL_TIM_PWM_Start(tim5, TIM_CHANNEL_2);
 80039aa:	4b23      	ldr	r3, [pc, #140]	@ (8003a38 <PWMTimerStarter+0x210>)
 80039ac:	681b      	ldr	r3, [r3, #0]
 80039ae:	2104      	movs	r1, #4
 80039b0:	4618      	mov	r0, r3
 80039b2:	f005 f875 	bl	8008aa0 <HAL_TIM_PWM_Start>

			} else {
				HAL_TIM_PWM_Stop(tim5, TIM_CHANNEL_2);
				// usart_printf("beanis\r\n");
			}
			break;
 80039b6:	e02c      	b.n	8003a12 <PWMTimerStarter+0x1ea>
				HAL_TIM_PWM_Stop(tim5, TIM_CHANNEL_2);
 80039b8:	4b1f      	ldr	r3, [pc, #124]	@ (8003a38 <PWMTimerStarter+0x210>)
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	2104      	movs	r1, #4
 80039be:	4618      	mov	r0, r3
 80039c0:	f005 f936 	bl	8008c30 <HAL_TIM_PWM_Stop>
			break;
 80039c4:	e025      	b.n	8003a12 <PWMTimerStarter+0x1ea>
		case 9:
			if (whichPWMisOn[9] == 1) {
 80039c6:	4b19      	ldr	r3, [pc, #100]	@ (8003a2c <PWMTimerStarter+0x204>)
 80039c8:	f993 3009 	ldrsb.w	r3, [r3, #9]
 80039cc:	2b01      	cmp	r3, #1
 80039ce:	d106      	bne.n	80039de <PWMTimerStarter+0x1b6>
				HAL_TIM_PWM_Start(tim5, TIM_CHANNEL_3);
 80039d0:	4b19      	ldr	r3, [pc, #100]	@ (8003a38 <PWMTimerStarter+0x210>)
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	2108      	movs	r1, #8
 80039d6:	4618      	mov	r0, r3
 80039d8:	f005 f862 	bl	8008aa0 <HAL_TIM_PWM_Start>
			} else {
				HAL_TIM_PWM_Stop(tim5, TIM_CHANNEL_3);
			}
			// usart_printf("Returned1\r\n");
			break;
 80039dc:	e019      	b.n	8003a12 <PWMTimerStarter+0x1ea>
				HAL_TIM_PWM_Stop(tim5, TIM_CHANNEL_3);
 80039de:	4b16      	ldr	r3, [pc, #88]	@ (8003a38 <PWMTimerStarter+0x210>)
 80039e0:	681b      	ldr	r3, [r3, #0]
 80039e2:	2108      	movs	r1, #8
 80039e4:	4618      	mov	r0, r3
 80039e6:	f005 f923 	bl	8008c30 <HAL_TIM_PWM_Stop>
			break;
 80039ea:	e012      	b.n	8003a12 <PWMTimerStarter+0x1ea>
		case 10:
			if (whichPWMisOn[10] == 1) {
 80039ec:	4b0f      	ldr	r3, [pc, #60]	@ (8003a2c <PWMTimerStarter+0x204>)
 80039ee:	f993 300a 	ldrsb.w	r3, [r3, #10]
 80039f2:	2b01      	cmp	r3, #1
 80039f4:	d106      	bne.n	8003a04 <PWMTimerStarter+0x1dc>
				HAL_TIM_PWM_Start(tim4, TIM_CHANNEL_3);
 80039f6:	4b11      	ldr	r3, [pc, #68]	@ (8003a3c <PWMTimerStarter+0x214>)
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	2108      	movs	r1, #8
 80039fc:	4618      	mov	r0, r3
 80039fe:	f005 f84f 	bl	8008aa0 <HAL_TIM_PWM_Start>
			} else {
				HAL_TIM_PWM_Stop(tim4, TIM_CHANNEL_3);
			}
			// usart_printf("Returned2\r\n");
			break;
 8003a02:	e005      	b.n	8003a10 <PWMTimerStarter+0x1e8>
				HAL_TIM_PWM_Stop(tim4, TIM_CHANNEL_3);
 8003a04:	4b0d      	ldr	r3, [pc, #52]	@ (8003a3c <PWMTimerStarter+0x214>)
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	2108      	movs	r1, #8
 8003a0a:	4618      	mov	r0, r3
 8003a0c:	f005 f910 	bl	8008c30 <HAL_TIM_PWM_Stop>
			break;
 8003a10:	bf00      	nop
	for (int i = 0; i < 11; i++) {
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	3301      	adds	r3, #1
 8003a16:	607b      	str	r3, [r7, #4]
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	2b0a      	cmp	r3, #10
 8003a1c:	f77f af0a 	ble.w	8003834 <PWMTimerStarter+0xc>
		}
	}
}
 8003a20:	bf00      	nop
 8003a22:	bf00      	nop
 8003a24:	3708      	adds	r7, #8
 8003a26:	46bd      	mov	sp, r7
 8003a28:	bd80      	pop	{r7, pc}
 8003a2a:	bf00      	nop
 8003a2c:	20000e50 	.word	0x20000e50
 8003a30:	20000e40 	.word	0x20000e40
 8003a34:	20000e4c 	.word	0x20000e4c
 8003a38:	20000e48 	.word	0x20000e48
 8003a3c:	20000e44 	.word	0x20000e44

08003a40 <remote_control_init>:
/**
  * @brief          remote control init
  * @param[in]      none
  * @retval         none
  */
void remote_control_init(void) {
 8003a40:	b580      	push	{r7, lr}
 8003a42:	af00      	add	r7, sp, #0
    RC_init(sbus_rx_buf[0], sbus_rx_buf[1], SBUS_RX_BUF_NUM);
 8003a44:	2224      	movs	r2, #36	@ 0x24
 8003a46:	4903      	ldr	r1, [pc, #12]	@ (8003a54 <remote_control_init+0x14>)
 8003a48:	4803      	ldr	r0, [pc, #12]	@ (8003a58 <remote_control_init+0x18>)
 8003a4a:	f7fd ffb1 	bl	80019b0 <RC_init>
}
 8003a4e:	bf00      	nop
 8003a50:	bd80      	pop	{r7, pc}
 8003a52:	bf00      	nop
 8003a54:	20000ef0 	.word	0x20000ef0
 8003a58:	20000ecc 	.word	0x20000ecc

08003a5c <get_remote_control_point>:
/**
  * @brief          get remote control data point
  * @param[in]      none
  * @retval         remote control data point
  */
const RC_ctrl_t *get_remote_control_point(void) {
 8003a5c:	b480      	push	{r7}
 8003a5e:	af00      	add	r7, sp, #0
    return &rc_ctrl;
 8003a60:	4b02      	ldr	r3, [pc, #8]	@ (8003a6c <get_remote_control_point+0x10>)
}
 8003a62:	4618      	mov	r0, r3
 8003a64:	46bd      	mov	sp, r7
 8003a66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a6a:	4770      	bx	lr
 8003a6c:	20000eb4 	.word	0x20000eb4

08003a70 <USART3_IRQHandler>:

void USART3_IRQHandler(void) {
 8003a70:	b580      	push	{r7, lr}
 8003a72:	b082      	sub	sp, #8
 8003a74:	af00      	add	r7, sp, #0
    if(huart3.Instance->SR & UART_FLAG_RXNE) {
 8003a76:	4b44      	ldr	r3, [pc, #272]	@ (8003b88 <USART3_IRQHandler+0x118>)
 8003a78:	681b      	ldr	r3, [r3, #0]
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	f003 0320 	and.w	r3, r3, #32
 8003a80:	2b00      	cmp	r3, #0
 8003a82:	d00b      	beq.n	8003a9c <USART3_IRQHandler+0x2c>
        __HAL_UART_CLEAR_PEFLAG(&huart3);
 8003a84:	2300      	movs	r3, #0
 8003a86:	607b      	str	r3, [r7, #4]
 8003a88:	4b3f      	ldr	r3, [pc, #252]	@ (8003b88 <USART3_IRQHandler+0x118>)
 8003a8a:	681b      	ldr	r3, [r3, #0]
 8003a8c:	681b      	ldr	r3, [r3, #0]
 8003a8e:	607b      	str	r3, [r7, #4]
 8003a90:	4b3d      	ldr	r3, [pc, #244]	@ (8003b88 <USART3_IRQHandler+0x118>)
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	685b      	ldr	r3, [r3, #4]
 8003a96:	607b      	str	r3, [r7, #4]
 8003a98:	687b      	ldr	r3, [r7, #4]
            {
                sbus_to_rc(sbus_rx_buf[1], &rc_ctrl);
            }
        }
    }
}
 8003a9a:	e070      	b.n	8003b7e <USART3_IRQHandler+0x10e>
    else if(USART3->SR & UART_FLAG_IDLE) {
 8003a9c:	4b3b      	ldr	r3, [pc, #236]	@ (8003b8c <USART3_IRQHandler+0x11c>)
 8003a9e:	681b      	ldr	r3, [r3, #0]
 8003aa0:	f003 0310 	and.w	r3, r3, #16
 8003aa4:	2b00      	cmp	r3, #0
 8003aa6:	d06a      	beq.n	8003b7e <USART3_IRQHandler+0x10e>
        __HAL_UART_CLEAR_PEFLAG(&huart3);
 8003aa8:	2300      	movs	r3, #0
 8003aaa:	603b      	str	r3, [r7, #0]
 8003aac:	4b36      	ldr	r3, [pc, #216]	@ (8003b88 <USART3_IRQHandler+0x118>)
 8003aae:	681b      	ldr	r3, [r3, #0]
 8003ab0:	681b      	ldr	r3, [r3, #0]
 8003ab2:	603b      	str	r3, [r7, #0]
 8003ab4:	4b34      	ldr	r3, [pc, #208]	@ (8003b88 <USART3_IRQHandler+0x118>)
 8003ab6:	681b      	ldr	r3, [r3, #0]
 8003ab8:	685b      	ldr	r3, [r3, #4]
 8003aba:	603b      	str	r3, [r7, #0]
 8003abc:	683b      	ldr	r3, [r7, #0]
        if ((hdma_usart3_rx.Instance->CR & DMA_SxCR_CT) == RESET) {
 8003abe:	4b34      	ldr	r3, [pc, #208]	@ (8003b90 <USART3_IRQHandler+0x120>)
 8003ac0:	681b      	ldr	r3, [r3, #0]
 8003ac2:	681b      	ldr	r3, [r3, #0]
 8003ac4:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003ac8:	2b00      	cmp	r3, #0
 8003aca:	d12d      	bne.n	8003b28 <USART3_IRQHandler+0xb8>
            __HAL_DMA_DISABLE(&hdma_usart3_rx);
 8003acc:	4b30      	ldr	r3, [pc, #192]	@ (8003b90 <USART3_IRQHandler+0x120>)
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	681a      	ldr	r2, [r3, #0]
 8003ad2:	4b2f      	ldr	r3, [pc, #188]	@ (8003b90 <USART3_IRQHandler+0x120>)
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	f022 0201 	bic.w	r2, r2, #1
 8003ada:	601a      	str	r2, [r3, #0]
            this_time_rx_len = SBUS_RX_BUF_NUM - hdma_usart3_rx.Instance->NDTR;
 8003adc:	4b2c      	ldr	r3, [pc, #176]	@ (8003b90 <USART3_IRQHandler+0x120>)
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	685b      	ldr	r3, [r3, #4]
 8003ae2:	b29b      	uxth	r3, r3
 8003ae4:	f1c3 0324 	rsb	r3, r3, #36	@ 0x24
 8003ae8:	b29a      	uxth	r2, r3
 8003aea:	4b2a      	ldr	r3, [pc, #168]	@ (8003b94 <USART3_IRQHandler+0x124>)
 8003aec:	801a      	strh	r2, [r3, #0]
            hdma_usart3_rx.Instance->NDTR = SBUS_RX_BUF_NUM;
 8003aee:	4b28      	ldr	r3, [pc, #160]	@ (8003b90 <USART3_IRQHandler+0x120>)
 8003af0:	681b      	ldr	r3, [r3, #0]
 8003af2:	2224      	movs	r2, #36	@ 0x24
 8003af4:	605a      	str	r2, [r3, #4]
            hdma_usart3_rx.Instance->CR |= DMA_SxCR_CT;
 8003af6:	4b26      	ldr	r3, [pc, #152]	@ (8003b90 <USART3_IRQHandler+0x120>)
 8003af8:	681b      	ldr	r3, [r3, #0]
 8003afa:	681a      	ldr	r2, [r3, #0]
 8003afc:	4b24      	ldr	r3, [pc, #144]	@ (8003b90 <USART3_IRQHandler+0x120>)
 8003afe:	681b      	ldr	r3, [r3, #0]
 8003b00:	f442 2200 	orr.w	r2, r2, #524288	@ 0x80000
 8003b04:	601a      	str	r2, [r3, #0]
            __HAL_DMA_ENABLE(&hdma_usart3_rx);
 8003b06:	4b22      	ldr	r3, [pc, #136]	@ (8003b90 <USART3_IRQHandler+0x120>)
 8003b08:	681b      	ldr	r3, [r3, #0]
 8003b0a:	681a      	ldr	r2, [r3, #0]
 8003b0c:	4b20      	ldr	r3, [pc, #128]	@ (8003b90 <USART3_IRQHandler+0x120>)
 8003b0e:	681b      	ldr	r3, [r3, #0]
 8003b10:	f042 0201 	orr.w	r2, r2, #1
 8003b14:	601a      	str	r2, [r3, #0]
            if(this_time_rx_len == RC_FRAME_LENGTH) {
 8003b16:	4b1f      	ldr	r3, [pc, #124]	@ (8003b94 <USART3_IRQHandler+0x124>)
 8003b18:	881b      	ldrh	r3, [r3, #0]
 8003b1a:	2b12      	cmp	r3, #18
 8003b1c:	d12f      	bne.n	8003b7e <USART3_IRQHandler+0x10e>
                sbus_to_rc(sbus_rx_buf[0], &rc_ctrl);
 8003b1e:	491e      	ldr	r1, [pc, #120]	@ (8003b98 <USART3_IRQHandler+0x128>)
 8003b20:	481e      	ldr	r0, [pc, #120]	@ (8003b9c <USART3_IRQHandler+0x12c>)
 8003b22:	f000 f841 	bl	8003ba8 <sbus_to_rc>
}
 8003b26:	e02a      	b.n	8003b7e <USART3_IRQHandler+0x10e>
            __HAL_DMA_DISABLE(&hdma_usart3_rx);
 8003b28:	4b19      	ldr	r3, [pc, #100]	@ (8003b90 <USART3_IRQHandler+0x120>)
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	681a      	ldr	r2, [r3, #0]
 8003b2e:	4b18      	ldr	r3, [pc, #96]	@ (8003b90 <USART3_IRQHandler+0x120>)
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	f022 0201 	bic.w	r2, r2, #1
 8003b36:	601a      	str	r2, [r3, #0]
            this_time_rx_len = SBUS_RX_BUF_NUM - hdma_usart3_rx.Instance->NDTR;
 8003b38:	4b15      	ldr	r3, [pc, #84]	@ (8003b90 <USART3_IRQHandler+0x120>)
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	685b      	ldr	r3, [r3, #4]
 8003b3e:	b29b      	uxth	r3, r3
 8003b40:	f1c3 0324 	rsb	r3, r3, #36	@ 0x24
 8003b44:	b29a      	uxth	r2, r3
 8003b46:	4b13      	ldr	r3, [pc, #76]	@ (8003b94 <USART3_IRQHandler+0x124>)
 8003b48:	801a      	strh	r2, [r3, #0]
            hdma_usart3_rx.Instance->NDTR = SBUS_RX_BUF_NUM;
 8003b4a:	4b11      	ldr	r3, [pc, #68]	@ (8003b90 <USART3_IRQHandler+0x120>)
 8003b4c:	681b      	ldr	r3, [r3, #0]
 8003b4e:	2224      	movs	r2, #36	@ 0x24
 8003b50:	605a      	str	r2, [r3, #4]
            DMA1_Stream1->CR &= ~(DMA_SxCR_CT);
 8003b52:	4b13      	ldr	r3, [pc, #76]	@ (8003ba0 <USART3_IRQHandler+0x130>)
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	4a12      	ldr	r2, [pc, #72]	@ (8003ba0 <USART3_IRQHandler+0x130>)
 8003b58:	f423 2300 	bic.w	r3, r3, #524288	@ 0x80000
 8003b5c:	6013      	str	r3, [r2, #0]
            __HAL_DMA_ENABLE(&hdma_usart3_rx);
 8003b5e:	4b0c      	ldr	r3, [pc, #48]	@ (8003b90 <USART3_IRQHandler+0x120>)
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	681a      	ldr	r2, [r3, #0]
 8003b64:	4b0a      	ldr	r3, [pc, #40]	@ (8003b90 <USART3_IRQHandler+0x120>)
 8003b66:	681b      	ldr	r3, [r3, #0]
 8003b68:	f042 0201 	orr.w	r2, r2, #1
 8003b6c:	601a      	str	r2, [r3, #0]
            if(this_time_rx_len == RC_FRAME_LENGTH)
 8003b6e:	4b09      	ldr	r3, [pc, #36]	@ (8003b94 <USART3_IRQHandler+0x124>)
 8003b70:	881b      	ldrh	r3, [r3, #0]
 8003b72:	2b12      	cmp	r3, #18
 8003b74:	d103      	bne.n	8003b7e <USART3_IRQHandler+0x10e>
                sbus_to_rc(sbus_rx_buf[1], &rc_ctrl);
 8003b76:	4908      	ldr	r1, [pc, #32]	@ (8003b98 <USART3_IRQHandler+0x128>)
 8003b78:	480a      	ldr	r0, [pc, #40]	@ (8003ba4 <USART3_IRQHandler+0x134>)
 8003b7a:	f000 f815 	bl	8003ba8 <sbus_to_rc>
}
 8003b7e:	bf00      	nop
 8003b80:	3708      	adds	r7, #8
 8003b82:	46bd      	mov	sp, r7
 8003b84:	bd80      	pop	{r7, pc}
 8003b86:	bf00      	nop
 8003b88:	20000bac 	.word	0x20000bac
 8003b8c:	40004800 	.word	0x40004800
 8003b90:	20000cfc 	.word	0x20000cfc
 8003b94:	20000f14 	.word	0x20000f14
 8003b98:	20000eb4 	.word	0x20000eb4
 8003b9c:	20000ecc 	.word	0x20000ecc
 8003ba0:	40026028 	.word	0x40026028
 8003ba4:	20000ef0 	.word	0x20000ef0

08003ba8 <sbus_to_rc>:
  * @brief          remote control protocol resolution
  * @param[in]      sbus_buf: raw data point
  * @param[out]     rc_ctrl: remote control data struct point
  * @retval         none
  */
static void sbus_to_rc(volatile const uint8_t *sbus_buf, RC_ctrl_t *rc_ctrl) {
 8003ba8:	b480      	push	{r7}
 8003baa:	b083      	sub	sp, #12
 8003bac:	af00      	add	r7, sp, #0
 8003bae:	6078      	str	r0, [r7, #4]
 8003bb0:	6039      	str	r1, [r7, #0]
    if (sbus_buf == NULL || rc_ctrl == NULL) {
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	2b00      	cmp	r3, #0
 8003bb6:	f000 8101 	beq.w	8003dbc <sbus_to_rc+0x214>
 8003bba:	683b      	ldr	r3, [r7, #0]
 8003bbc:	2b00      	cmp	r3, #0
 8003bbe:	f000 80fd 	beq.w	8003dbc <sbus_to_rc+0x214>
        return;
    }

    rc_ctrl->rc.ch[0] = (sbus_buf[0] | (sbus_buf[1] << 8)) & 0x07ff;        //!< Channel 0
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	781b      	ldrb	r3, [r3, #0]
 8003bc6:	b2db      	uxtb	r3, r3
 8003bc8:	b21a      	sxth	r2, r3
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	3301      	adds	r3, #1
 8003bce:	781b      	ldrb	r3, [r3, #0]
 8003bd0:	b2db      	uxtb	r3, r3
 8003bd2:	021b      	lsls	r3, r3, #8
 8003bd4:	b21b      	sxth	r3, r3
 8003bd6:	4313      	orrs	r3, r2
 8003bd8:	b21b      	sxth	r3, r3
 8003bda:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003bde:	b21a      	sxth	r2, r3
 8003be0:	683b      	ldr	r3, [r7, #0]
 8003be2:	801a      	strh	r2, [r3, #0]
    rc_ctrl->rc.ch[1] = ((sbus_buf[1] >> 3) | (sbus_buf[2] << 5)) & 0x07ff; //!< Channel 1
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	3301      	adds	r3, #1
 8003be8:	781b      	ldrb	r3, [r3, #0]
 8003bea:	b2db      	uxtb	r3, r3
 8003bec:	08db      	lsrs	r3, r3, #3
 8003bee:	b2db      	uxtb	r3, r3
 8003bf0:	b21a      	sxth	r2, r3
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	3302      	adds	r3, #2
 8003bf6:	781b      	ldrb	r3, [r3, #0]
 8003bf8:	b2db      	uxtb	r3, r3
 8003bfa:	015b      	lsls	r3, r3, #5
 8003bfc:	b21b      	sxth	r3, r3
 8003bfe:	4313      	orrs	r3, r2
 8003c00:	b21b      	sxth	r3, r3
 8003c02:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003c06:	b21a      	sxth	r2, r3
 8003c08:	683b      	ldr	r3, [r7, #0]
 8003c0a:	805a      	strh	r2, [r3, #2]
    rc_ctrl->rc.ch[2] = ((sbus_buf[2] >> 6) | (sbus_buf[3] << 2) |          //!< Channel 2
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	3302      	adds	r3, #2
 8003c10:	781b      	ldrb	r3, [r3, #0]
 8003c12:	b2db      	uxtb	r3, r3
 8003c14:	099b      	lsrs	r3, r3, #6
 8003c16:	b2db      	uxtb	r3, r3
 8003c18:	b21a      	sxth	r2, r3
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	3303      	adds	r3, #3
 8003c1e:	781b      	ldrb	r3, [r3, #0]
 8003c20:	b2db      	uxtb	r3, r3
 8003c22:	009b      	lsls	r3, r3, #2
 8003c24:	b21b      	sxth	r3, r3
 8003c26:	4313      	orrs	r3, r2
 8003c28:	b21a      	sxth	r2, r3
                         (sbus_buf[4] << 10)) &0x07ff;
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	3304      	adds	r3, #4
 8003c2e:	781b      	ldrb	r3, [r3, #0]
 8003c30:	b2db      	uxtb	r3, r3
 8003c32:	029b      	lsls	r3, r3, #10
    rc_ctrl->rc.ch[2] = ((sbus_buf[2] >> 6) | (sbus_buf[3] << 2) |          //!< Channel 2
 8003c34:	b21b      	sxth	r3, r3
 8003c36:	4313      	orrs	r3, r2
 8003c38:	b21b      	sxth	r3, r3
                         (sbus_buf[4] << 10)) &0x07ff;
 8003c3a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003c3e:	b21a      	sxth	r2, r3
    rc_ctrl->rc.ch[2] = ((sbus_buf[2] >> 6) | (sbus_buf[3] << 2) |          //!< Channel 2
 8003c40:	683b      	ldr	r3, [r7, #0]
 8003c42:	809a      	strh	r2, [r3, #4]
    rc_ctrl->rc.ch[3] = ((sbus_buf[4] >> 1) | (sbus_buf[5] << 7)) & 0x07ff; //!< Channel 3
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	3304      	adds	r3, #4
 8003c48:	781b      	ldrb	r3, [r3, #0]
 8003c4a:	b2db      	uxtb	r3, r3
 8003c4c:	085b      	lsrs	r3, r3, #1
 8003c4e:	b2db      	uxtb	r3, r3
 8003c50:	b21a      	sxth	r2, r3
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	3305      	adds	r3, #5
 8003c56:	781b      	ldrb	r3, [r3, #0]
 8003c58:	b2db      	uxtb	r3, r3
 8003c5a:	01db      	lsls	r3, r3, #7
 8003c5c:	b21b      	sxth	r3, r3
 8003c5e:	4313      	orrs	r3, r2
 8003c60:	b21b      	sxth	r3, r3
 8003c62:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003c66:	b21a      	sxth	r2, r3
 8003c68:	683b      	ldr	r3, [r7, #0]
 8003c6a:	80da      	strh	r2, [r3, #6]
    rc_ctrl->rc.s[0] = ((sbus_buf[5] >> 4) & 0x0003);                  //!< Switch left
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	3305      	adds	r3, #5
 8003c70:	781b      	ldrb	r3, [r3, #0]
 8003c72:	b2db      	uxtb	r3, r3
 8003c74:	091b      	lsrs	r3, r3, #4
 8003c76:	b2db      	uxtb	r3, r3
 8003c78:	f003 0303 	and.w	r3, r3, #3
 8003c7c:	b2da      	uxtb	r2, r3
 8003c7e:	683b      	ldr	r3, [r7, #0]
 8003c80:	729a      	strb	r2, [r3, #10]
    rc_ctrl->rc.s[1] = ((sbus_buf[5] >> 4) & 0x000C) >> 2;                       //!< Switch right
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	3305      	adds	r3, #5
 8003c86:	781b      	ldrb	r3, [r3, #0]
 8003c88:	b2db      	uxtb	r3, r3
 8003c8a:	091b      	lsrs	r3, r3, #4
 8003c8c:	b2db      	uxtb	r3, r3
 8003c8e:	109b      	asrs	r3, r3, #2
 8003c90:	b2db      	uxtb	r3, r3
 8003c92:	f003 0303 	and.w	r3, r3, #3
 8003c96:	b2da      	uxtb	r2, r3
 8003c98:	683b      	ldr	r3, [r7, #0]
 8003c9a:	72da      	strb	r2, [r3, #11]
    rc_ctrl->mouse.x = sbus_buf[6] | (sbus_buf[7] << 8);                    //!< Mouse X axis
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	3306      	adds	r3, #6
 8003ca0:	781b      	ldrb	r3, [r3, #0]
 8003ca2:	b2db      	uxtb	r3, r3
 8003ca4:	b21a      	sxth	r2, r3
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	3307      	adds	r3, #7
 8003caa:	781b      	ldrb	r3, [r3, #0]
 8003cac:	b2db      	uxtb	r3, r3
 8003cae:	021b      	lsls	r3, r3, #8
 8003cb0:	b21b      	sxth	r3, r3
 8003cb2:	4313      	orrs	r3, r2
 8003cb4:	b21a      	sxth	r2, r3
 8003cb6:	683b      	ldr	r3, [r7, #0]
 8003cb8:	819a      	strh	r2, [r3, #12]
    rc_ctrl->mouse.y = sbus_buf[8] | (sbus_buf[9] << 8);                    //!< Mouse Y axis
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	3308      	adds	r3, #8
 8003cbe:	781b      	ldrb	r3, [r3, #0]
 8003cc0:	b2db      	uxtb	r3, r3
 8003cc2:	b21a      	sxth	r2, r3
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	3309      	adds	r3, #9
 8003cc8:	781b      	ldrb	r3, [r3, #0]
 8003cca:	b2db      	uxtb	r3, r3
 8003ccc:	021b      	lsls	r3, r3, #8
 8003cce:	b21b      	sxth	r3, r3
 8003cd0:	4313      	orrs	r3, r2
 8003cd2:	b21a      	sxth	r2, r3
 8003cd4:	683b      	ldr	r3, [r7, #0]
 8003cd6:	81da      	strh	r2, [r3, #14]
    rc_ctrl->mouse.z = sbus_buf[10] | (sbus_buf[11] << 8);                  //!< Mouse Z axis
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	330a      	adds	r3, #10
 8003cdc:	781b      	ldrb	r3, [r3, #0]
 8003cde:	b2db      	uxtb	r3, r3
 8003ce0:	b21a      	sxth	r2, r3
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	330b      	adds	r3, #11
 8003ce6:	781b      	ldrb	r3, [r3, #0]
 8003ce8:	b2db      	uxtb	r3, r3
 8003cea:	021b      	lsls	r3, r3, #8
 8003cec:	b21b      	sxth	r3, r3
 8003cee:	4313      	orrs	r3, r2
 8003cf0:	b21a      	sxth	r2, r3
 8003cf2:	683b      	ldr	r3, [r7, #0]
 8003cf4:	821a      	strh	r2, [r3, #16]
    rc_ctrl->mouse.press_l = sbus_buf[12];                                  //!< Mouse Left Is Pressed ?
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	330c      	adds	r3, #12
 8003cfa:	781b      	ldrb	r3, [r3, #0]
 8003cfc:	b2da      	uxtb	r2, r3
 8003cfe:	683b      	ldr	r3, [r7, #0]
 8003d00:	749a      	strb	r2, [r3, #18]
    rc_ctrl->mouse.press_r = sbus_buf[13];                                  //!< Mouse Right Is Pressed ?
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	330d      	adds	r3, #13
 8003d06:	781b      	ldrb	r3, [r3, #0]
 8003d08:	b2da      	uxtb	r2, r3
 8003d0a:	683b      	ldr	r3, [r7, #0]
 8003d0c:	74da      	strb	r2, [r3, #19]
    rc_ctrl->key.v = sbus_buf[14] | (sbus_buf[15] << 8);                    //!< KeyBoard value
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	330e      	adds	r3, #14
 8003d12:	781b      	ldrb	r3, [r3, #0]
 8003d14:	b2db      	uxtb	r3, r3
 8003d16:	b21a      	sxth	r2, r3
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	330f      	adds	r3, #15
 8003d1c:	781b      	ldrb	r3, [r3, #0]
 8003d1e:	b2db      	uxtb	r3, r3
 8003d20:	021b      	lsls	r3, r3, #8
 8003d22:	b21b      	sxth	r3, r3
 8003d24:	4313      	orrs	r3, r2
 8003d26:	b21b      	sxth	r3, r3
 8003d28:	b29a      	uxth	r2, r3
 8003d2a:	683b      	ldr	r3, [r7, #0]
 8003d2c:	829a      	strh	r2, [r3, #20]
    rc_ctrl->rc.ch[4] = sbus_buf[16] | (sbus_buf[17] << 8);                 //NULL
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	3310      	adds	r3, #16
 8003d32:	781b      	ldrb	r3, [r3, #0]
 8003d34:	b2db      	uxtb	r3, r3
 8003d36:	b21a      	sxth	r2, r3
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	3311      	adds	r3, #17
 8003d3c:	781b      	ldrb	r3, [r3, #0]
 8003d3e:	b2db      	uxtb	r3, r3
 8003d40:	021b      	lsls	r3, r3, #8
 8003d42:	b21b      	sxth	r3, r3
 8003d44:	4313      	orrs	r3, r2
 8003d46:	b21a      	sxth	r2, r3
 8003d48:	683b      	ldr	r3, [r7, #0]
 8003d4a:	811a      	strh	r2, [r3, #8]

    rc_ctrl->rc.ch[0] -= RC_CH_VALUE_OFFSET;
 8003d4c:	683b      	ldr	r3, [r7, #0]
 8003d4e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003d52:	b21b      	sxth	r3, r3
 8003d54:	b29b      	uxth	r3, r3
 8003d56:	f5a3 6380 	sub.w	r3, r3, #1024	@ 0x400
 8003d5a:	b29b      	uxth	r3, r3
 8003d5c:	b21a      	sxth	r2, r3
 8003d5e:	683b      	ldr	r3, [r7, #0]
 8003d60:	801a      	strh	r2, [r3, #0]
    rc_ctrl->rc.ch[1] -= RC_CH_VALUE_OFFSET;
 8003d62:	683b      	ldr	r3, [r7, #0]
 8003d64:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8003d68:	b21b      	sxth	r3, r3
 8003d6a:	b29b      	uxth	r3, r3
 8003d6c:	f5a3 6380 	sub.w	r3, r3, #1024	@ 0x400
 8003d70:	b29b      	uxth	r3, r3
 8003d72:	b21a      	sxth	r2, r3
 8003d74:	683b      	ldr	r3, [r7, #0]
 8003d76:	805a      	strh	r2, [r3, #2]
    rc_ctrl->rc.ch[2] -= RC_CH_VALUE_OFFSET;
 8003d78:	683b      	ldr	r3, [r7, #0]
 8003d7a:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8003d7e:	b21b      	sxth	r3, r3
 8003d80:	b29b      	uxth	r3, r3
 8003d82:	f5a3 6380 	sub.w	r3, r3, #1024	@ 0x400
 8003d86:	b29b      	uxth	r3, r3
 8003d88:	b21a      	sxth	r2, r3
 8003d8a:	683b      	ldr	r3, [r7, #0]
 8003d8c:	809a      	strh	r2, [r3, #4]
    rc_ctrl->rc.ch[3] -= RC_CH_VALUE_OFFSET;
 8003d8e:	683b      	ldr	r3, [r7, #0]
 8003d90:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 8003d94:	b21b      	sxth	r3, r3
 8003d96:	b29b      	uxth	r3, r3
 8003d98:	f5a3 6380 	sub.w	r3, r3, #1024	@ 0x400
 8003d9c:	b29b      	uxth	r3, r3
 8003d9e:	b21a      	sxth	r2, r3
 8003da0:	683b      	ldr	r3, [r7, #0]
 8003da2:	80da      	strh	r2, [r3, #6]
    rc_ctrl->rc.ch[4] -= RC_CH_VALUE_OFFSET;
 8003da4:	683b      	ldr	r3, [r7, #0]
 8003da6:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8003daa:	b21b      	sxth	r3, r3
 8003dac:	b29b      	uxth	r3, r3
 8003dae:	f5a3 6380 	sub.w	r3, r3, #1024	@ 0x400
 8003db2:	b29b      	uxth	r3, r3
 8003db4:	b21a      	sxth	r2, r3
 8003db6:	683b      	ldr	r3, [r7, #0]
 8003db8:	811a      	strh	r2, [r3, #8]
 8003dba:	e000      	b.n	8003dbe <sbus_to_rc+0x216>
        return;
 8003dbc:	bf00      	nop
}
 8003dbe:	370c      	adds	r7, #12
 8003dc0:	46bd      	mov	sp, r7
 8003dc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dc6:	4770      	bx	lr

08003dc8 <getRCchannel>:

int16_t getRCchannel(int8_t channelID) {
 8003dc8:	b480      	push	{r7}
 8003dca:	b083      	sub	sp, #12
 8003dcc:	af00      	add	r7, sp, #0
 8003dce:	4603      	mov	r3, r0
 8003dd0:	71fb      	strb	r3, [r7, #7]
	return rc_ptr->rc.ch[channelID];
 8003dd2:	4b06      	ldr	r3, [pc, #24]	@ (8003dec <getRCchannel+0x24>)
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	f997 2007 	ldrsb.w	r2, [r7, #7]
 8003dda:	f933 3012 	ldrsh.w	r3, [r3, r2, lsl #1]
 8003dde:	b21b      	sxth	r3, r3
}
 8003de0:	4618      	mov	r0, r3
 8003de2:	370c      	adds	r7, #12
 8003de4:	46bd      	mov	sp, r7
 8003de6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dea:	4770      	bx	lr
 8003dec:	20000068 	.word	0x20000068

08003df0 <getRCswitch>:

int8_t getRCswitch(int8_t switchID) {
 8003df0:	b480      	push	{r7}
 8003df2:	b083      	sub	sp, #12
 8003df4:	af00      	add	r7, sp, #0
 8003df6:	4603      	mov	r3, r0
 8003df8:	71fb      	strb	r3, [r7, #7]
	return rc_ptr->rc.s[switchID];
 8003dfa:	4b06      	ldr	r3, [pc, #24]	@ (8003e14 <getRCswitch+0x24>)
 8003dfc:	681a      	ldr	r2, [r3, #0]
 8003dfe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003e02:	4413      	add	r3, r2
 8003e04:	7a9b      	ldrb	r3, [r3, #10]
 8003e06:	b25b      	sxtb	r3, r3
}
 8003e08:	4618      	mov	r0, r3
 8003e0a:	370c      	adds	r7, #12
 8003e0c:	46bd      	mov	sp, r7
 8003e0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e12:	4770      	bx	lr
 8003e14:	20000068 	.word	0x20000068

08003e18 <CountryRoadsNotes>:
	songProgress = 0;
	timeTracker = 0;
	noteTracker = 0;
}

uint32_t CountryRoadsNotes() {
 8003e18:	b480      	push	{r7}
 8003e1a:	af00      	add	r7, sp, #0
	if (timeTracker > countryRoadsRests[noteTracker]) {
 8003e1c:	4b16      	ldr	r3, [pc, #88]	@ (8003e78 <CountryRoadsNotes+0x60>)
 8003e1e:	881b      	ldrh	r3, [r3, #0]
 8003e20:	461a      	mov	r2, r3
 8003e22:	4b16      	ldr	r3, [pc, #88]	@ (8003e7c <CountryRoadsNotes+0x64>)
 8003e24:	5c9b      	ldrb	r3, [r3, r2]
 8003e26:	461a      	mov	r2, r3
 8003e28:	4b15      	ldr	r3, [pc, #84]	@ (8003e80 <CountryRoadsNotes+0x68>)
 8003e2a:	881b      	ldrh	r3, [r3, #0]
 8003e2c:	429a      	cmp	r2, r3
 8003e2e:	d208      	bcs.n	8003e42 <CountryRoadsNotes+0x2a>
		noteTracker++;
 8003e30:	4b11      	ldr	r3, [pc, #68]	@ (8003e78 <CountryRoadsNotes+0x60>)
 8003e32:	881b      	ldrh	r3, [r3, #0]
 8003e34:	3301      	adds	r3, #1
 8003e36:	b29a      	uxth	r2, r3
 8003e38:	4b0f      	ldr	r3, [pc, #60]	@ (8003e78 <CountryRoadsNotes+0x60>)
 8003e3a:	801a      	strh	r2, [r3, #0]
		timeTracker = 0;
 8003e3c:	4b10      	ldr	r3, [pc, #64]	@ (8003e80 <CountryRoadsNotes+0x68>)
 8003e3e:	2200      	movs	r2, #0
 8003e40:	801a      	strh	r2, [r3, #0]
	}

	if (noteTracker > 36) {
 8003e42:	4b0d      	ldr	r3, [pc, #52]	@ (8003e78 <CountryRoadsNotes+0x60>)
 8003e44:	881b      	ldrh	r3, [r3, #0]
 8003e46:	2b24      	cmp	r3, #36	@ 0x24
 8003e48:	d902      	bls.n	8003e50 <CountryRoadsNotes+0x38>
		noteTracker = 0;
 8003e4a:	4b0b      	ldr	r3, [pc, #44]	@ (8003e78 <CountryRoadsNotes+0x60>)
 8003e4c:	2200      	movs	r2, #0
 8003e4e:	801a      	strh	r2, [r3, #0]
	}
	// usart_printf();
	// PWMOutput(Buzzer, 1, frequenciesAtA4[NeverGoingToGiveYouUpNotes[noteTracker]]);

	timeTracker++;
 8003e50:	4b0b      	ldr	r3, [pc, #44]	@ (8003e80 <CountryRoadsNotes+0x68>)
 8003e52:	881b      	ldrh	r3, [r3, #0]
 8003e54:	3301      	adds	r3, #1
 8003e56:	b29a      	uxth	r2, r3
 8003e58:	4b09      	ldr	r3, [pc, #36]	@ (8003e80 <CountryRoadsNotes+0x68>)
 8003e5a:	801a      	strh	r2, [r3, #0]

	return  frequencyMotor[countryRoadsNotes[noteTracker]];
 8003e5c:	4b06      	ldr	r3, [pc, #24]	@ (8003e78 <CountryRoadsNotes+0x60>)
 8003e5e:	881b      	ldrh	r3, [r3, #0]
 8003e60:	461a      	mov	r2, r3
 8003e62:	4b08      	ldr	r3, [pc, #32]	@ (8003e84 <CountryRoadsNotes+0x6c>)
 8003e64:	5c9b      	ldrb	r3, [r3, r2]
 8003e66:	461a      	mov	r2, r3
 8003e68:	4b07      	ldr	r3, [pc, #28]	@ (8003e88 <CountryRoadsNotes+0x70>)
 8003e6a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
}
 8003e6e:	4618      	mov	r0, r3
 8003e70:	46bd      	mov	sp, r7
 8003e72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e76:	4770      	bx	lr
 8003e78:	20000f18 	.word	0x20000f18
 8003e7c:	200000c0 	.word	0x200000c0
 8003e80:	20000f16 	.word	0x20000f16
 8003e84:	20000098 	.word	0x20000098
 8003e88:	2000006c 	.word	0x2000006c

08003e8c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                                                                                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003e8c:	b580      	push	{r7, lr}
 8003e8e:	b082      	sub	sp, #8
 8003e90:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003e92:	2300      	movs	r3, #0
 8003e94:	607b      	str	r3, [r7, #4]
 8003e96:	4b12      	ldr	r3, [pc, #72]	@ (8003ee0 <HAL_MspInit+0x54>)
 8003e98:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003e9a:	4a11      	ldr	r2, [pc, #68]	@ (8003ee0 <HAL_MspInit+0x54>)
 8003e9c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003ea0:	6453      	str	r3, [r2, #68]	@ 0x44
 8003ea2:	4b0f      	ldr	r3, [pc, #60]	@ (8003ee0 <HAL_MspInit+0x54>)
 8003ea4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003ea6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003eaa:	607b      	str	r3, [r7, #4]
 8003eac:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003eae:	2300      	movs	r3, #0
 8003eb0:	603b      	str	r3, [r7, #0]
 8003eb2:	4b0b      	ldr	r3, [pc, #44]	@ (8003ee0 <HAL_MspInit+0x54>)
 8003eb4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003eb6:	4a0a      	ldr	r2, [pc, #40]	@ (8003ee0 <HAL_MspInit+0x54>)
 8003eb8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003ebc:	6413      	str	r3, [r2, #64]	@ 0x40
 8003ebe:	4b08      	ldr	r3, [pc, #32]	@ (8003ee0 <HAL_MspInit+0x54>)
 8003ec0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ec2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003ec6:	603b      	str	r3, [r7, #0]
 8003ec8:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8003eca:	2200      	movs	r2, #0
 8003ecc:	210f      	movs	r1, #15
 8003ece:	f06f 0001 	mvn.w	r0, #1
 8003ed2:	f001 ff1e 	bl	8005d12 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003ed6:	bf00      	nop
 8003ed8:	3708      	adds	r7, #8
 8003eda:	46bd      	mov	sp, r7
 8003edc:	bd80      	pop	{r7, pc}
 8003ede:	bf00      	nop
 8003ee0:	40023800 	.word	0x40023800

08003ee4 <HAL_CAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hcan: CAN handle pointer
* @retval None
*/
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 8003ee4:	b580      	push	{r7, lr}
 8003ee6:	b08c      	sub	sp, #48	@ 0x30
 8003ee8:	af00      	add	r7, sp, #0
 8003eea:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003eec:	f107 031c 	add.w	r3, r7, #28
 8003ef0:	2200      	movs	r2, #0
 8003ef2:	601a      	str	r2, [r3, #0]
 8003ef4:	605a      	str	r2, [r3, #4]
 8003ef6:	609a      	str	r2, [r3, #8]
 8003ef8:	60da      	str	r2, [r3, #12]
 8003efa:	611a      	str	r2, [r3, #16]
  if(hcan->Instance==CAN1)
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	681b      	ldr	r3, [r3, #0]
 8003f00:	4a4a      	ldr	r2, [pc, #296]	@ (800402c <HAL_CAN_MspInit+0x148>)
 8003f02:	4293      	cmp	r3, r2
 8003f04:	d13d      	bne.n	8003f82 <HAL_CAN_MspInit+0x9e>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    HAL_RCC_CAN1_CLK_ENABLED++;
 8003f06:	4b4a      	ldr	r3, [pc, #296]	@ (8004030 <HAL_CAN_MspInit+0x14c>)
 8003f08:	681b      	ldr	r3, [r3, #0]
 8003f0a:	3301      	adds	r3, #1
 8003f0c:	4a48      	ldr	r2, [pc, #288]	@ (8004030 <HAL_CAN_MspInit+0x14c>)
 8003f0e:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_CAN1_CLK_ENABLED==1){
 8003f10:	4b47      	ldr	r3, [pc, #284]	@ (8004030 <HAL_CAN_MspInit+0x14c>)
 8003f12:	681b      	ldr	r3, [r3, #0]
 8003f14:	2b01      	cmp	r3, #1
 8003f16:	d10d      	bne.n	8003f34 <HAL_CAN_MspInit+0x50>
      __HAL_RCC_CAN1_CLK_ENABLE();
 8003f18:	2300      	movs	r3, #0
 8003f1a:	61bb      	str	r3, [r7, #24]
 8003f1c:	4b45      	ldr	r3, [pc, #276]	@ (8004034 <HAL_CAN_MspInit+0x150>)
 8003f1e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f20:	4a44      	ldr	r2, [pc, #272]	@ (8004034 <HAL_CAN_MspInit+0x150>)
 8003f22:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8003f26:	6413      	str	r3, [r2, #64]	@ 0x40
 8003f28:	4b42      	ldr	r3, [pc, #264]	@ (8004034 <HAL_CAN_MspInit+0x150>)
 8003f2a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f2c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003f30:	61bb      	str	r3, [r7, #24]
 8003f32:	69bb      	ldr	r3, [r7, #24]
    }

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8003f34:	2300      	movs	r3, #0
 8003f36:	617b      	str	r3, [r7, #20]
 8003f38:	4b3e      	ldr	r3, [pc, #248]	@ (8004034 <HAL_CAN_MspInit+0x150>)
 8003f3a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f3c:	4a3d      	ldr	r2, [pc, #244]	@ (8004034 <HAL_CAN_MspInit+0x150>)
 8003f3e:	f043 0308 	orr.w	r3, r3, #8
 8003f42:	6313      	str	r3, [r2, #48]	@ 0x30
 8003f44:	4b3b      	ldr	r3, [pc, #236]	@ (8004034 <HAL_CAN_MspInit+0x150>)
 8003f46:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f48:	f003 0308 	and.w	r3, r3, #8
 8003f4c:	617b      	str	r3, [r7, #20]
 8003f4e:	697b      	ldr	r3, [r7, #20]
    /**CAN1 GPIO Configuration
    PD0     ------> CAN1_RX
    PD1     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8003f50:	2303      	movs	r3, #3
 8003f52:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003f54:	2302      	movs	r3, #2
 8003f56:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003f58:	2300      	movs	r3, #0
 8003f5a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003f5c:	2303      	movs	r3, #3
 8003f5e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8003f60:	2309      	movs	r3, #9
 8003f62:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003f64:	f107 031c 	add.w	r3, r7, #28
 8003f68:	4619      	mov	r1, r3
 8003f6a:	4833      	ldr	r0, [pc, #204]	@ (8004038 <HAL_CAN_MspInit+0x154>)
 8003f6c:	f002 fb0a 	bl	8006584 <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 5, 0);
 8003f70:	2200      	movs	r2, #0
 8003f72:	2105      	movs	r1, #5
 8003f74:	2014      	movs	r0, #20
 8003f76:	f001 fecc 	bl	8005d12 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 8003f7a:	2014      	movs	r0, #20
 8003f7c:	f001 fee5 	bl	8005d4a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN2_MspInit 1 */

  /* USER CODE END CAN2_MspInit 1 */
  }

}
 8003f80:	e04f      	b.n	8004022 <HAL_CAN_MspInit+0x13e>
  else if(hcan->Instance==CAN2)
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	681b      	ldr	r3, [r3, #0]
 8003f86:	4a2d      	ldr	r2, [pc, #180]	@ (800403c <HAL_CAN_MspInit+0x158>)
 8003f88:	4293      	cmp	r3, r2
 8003f8a:	d14a      	bne.n	8004022 <HAL_CAN_MspInit+0x13e>
    __HAL_RCC_CAN2_CLK_ENABLE();
 8003f8c:	2300      	movs	r3, #0
 8003f8e:	613b      	str	r3, [r7, #16]
 8003f90:	4b28      	ldr	r3, [pc, #160]	@ (8004034 <HAL_CAN_MspInit+0x150>)
 8003f92:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f94:	4a27      	ldr	r2, [pc, #156]	@ (8004034 <HAL_CAN_MspInit+0x150>)
 8003f96:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8003f9a:	6413      	str	r3, [r2, #64]	@ 0x40
 8003f9c:	4b25      	ldr	r3, [pc, #148]	@ (8004034 <HAL_CAN_MspInit+0x150>)
 8003f9e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003fa0:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8003fa4:	613b      	str	r3, [r7, #16]
 8003fa6:	693b      	ldr	r3, [r7, #16]
    HAL_RCC_CAN1_CLK_ENABLED++;
 8003fa8:	4b21      	ldr	r3, [pc, #132]	@ (8004030 <HAL_CAN_MspInit+0x14c>)
 8003faa:	681b      	ldr	r3, [r3, #0]
 8003fac:	3301      	adds	r3, #1
 8003fae:	4a20      	ldr	r2, [pc, #128]	@ (8004030 <HAL_CAN_MspInit+0x14c>)
 8003fb0:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_CAN1_CLK_ENABLED==1){
 8003fb2:	4b1f      	ldr	r3, [pc, #124]	@ (8004030 <HAL_CAN_MspInit+0x14c>)
 8003fb4:	681b      	ldr	r3, [r3, #0]
 8003fb6:	2b01      	cmp	r3, #1
 8003fb8:	d10d      	bne.n	8003fd6 <HAL_CAN_MspInit+0xf2>
      __HAL_RCC_CAN1_CLK_ENABLE();
 8003fba:	2300      	movs	r3, #0
 8003fbc:	60fb      	str	r3, [r7, #12]
 8003fbe:	4b1d      	ldr	r3, [pc, #116]	@ (8004034 <HAL_CAN_MspInit+0x150>)
 8003fc0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003fc2:	4a1c      	ldr	r2, [pc, #112]	@ (8004034 <HAL_CAN_MspInit+0x150>)
 8003fc4:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8003fc8:	6413      	str	r3, [r2, #64]	@ 0x40
 8003fca:	4b1a      	ldr	r3, [pc, #104]	@ (8004034 <HAL_CAN_MspInit+0x150>)
 8003fcc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003fce:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003fd2:	60fb      	str	r3, [r7, #12]
 8003fd4:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003fd6:	2300      	movs	r3, #0
 8003fd8:	60bb      	str	r3, [r7, #8]
 8003fda:	4b16      	ldr	r3, [pc, #88]	@ (8004034 <HAL_CAN_MspInit+0x150>)
 8003fdc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003fde:	4a15      	ldr	r2, [pc, #84]	@ (8004034 <HAL_CAN_MspInit+0x150>)
 8003fe0:	f043 0302 	orr.w	r3, r3, #2
 8003fe4:	6313      	str	r3, [r2, #48]	@ 0x30
 8003fe6:	4b13      	ldr	r3, [pc, #76]	@ (8004034 <HAL_CAN_MspInit+0x150>)
 8003fe8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003fea:	f003 0302 	and.w	r3, r3, #2
 8003fee:	60bb      	str	r3, [r7, #8]
 8003ff0:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 8003ff2:	2360      	movs	r3, #96	@ 0x60
 8003ff4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003ff6:	2302      	movs	r3, #2
 8003ff8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003ffa:	2300      	movs	r3, #0
 8003ffc:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003ffe:	2303      	movs	r3, #3
 8004000:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN2;
 8004002:	2309      	movs	r3, #9
 8004004:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004006:	f107 031c 	add.w	r3, r7, #28
 800400a:	4619      	mov	r1, r3
 800400c:	480c      	ldr	r0, [pc, #48]	@ (8004040 <HAL_CAN_MspInit+0x15c>)
 800400e:	f002 fab9 	bl	8006584 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(CAN2_RX0_IRQn, 5, 0);
 8004012:	2200      	movs	r2, #0
 8004014:	2105      	movs	r1, #5
 8004016:	2040      	movs	r0, #64	@ 0x40
 8004018:	f001 fe7b 	bl	8005d12 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN2_RX0_IRQn);
 800401c:	2040      	movs	r0, #64	@ 0x40
 800401e:	f001 fe94 	bl	8005d4a <HAL_NVIC_EnableIRQ>
}
 8004022:	bf00      	nop
 8004024:	3730      	adds	r7, #48	@ 0x30
 8004026:	46bd      	mov	sp, r7
 8004028:	bd80      	pop	{r7, pc}
 800402a:	bf00      	nop
 800402c:	40006400 	.word	0x40006400
 8004030:	20000f1c 	.word	0x20000f1c
 8004034:	40023800 	.word	0x40023800
 8004038:	40020c00 	.word	0x40020c00
 800403c:	40006800 	.word	0x40006800
 8004040:	40020400 	.word	0x40020400

08004044 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8004044:	b580      	push	{r7, lr}
 8004046:	b08a      	sub	sp, #40	@ 0x28
 8004048:	af00      	add	r7, sp, #0
 800404a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800404c:	f107 0314 	add.w	r3, r7, #20
 8004050:	2200      	movs	r2, #0
 8004052:	601a      	str	r2, [r3, #0]
 8004054:	605a      	str	r2, [r3, #4]
 8004056:	609a      	str	r2, [r3, #8]
 8004058:	60da      	str	r2, [r3, #12]
 800405a:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C3)
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	681b      	ldr	r3, [r3, #0]
 8004060:	4a29      	ldr	r2, [pc, #164]	@ (8004108 <HAL_I2C_MspInit+0xc4>)
 8004062:	4293      	cmp	r3, r2
 8004064:	d14b      	bne.n	80040fe <HAL_I2C_MspInit+0xba>
  {
  /* USER CODE BEGIN I2C3_MspInit 0 */

  /* USER CODE END I2C3_MspInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004066:	2300      	movs	r3, #0
 8004068:	613b      	str	r3, [r7, #16]
 800406a:	4b28      	ldr	r3, [pc, #160]	@ (800410c <HAL_I2C_MspInit+0xc8>)
 800406c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800406e:	4a27      	ldr	r2, [pc, #156]	@ (800410c <HAL_I2C_MspInit+0xc8>)
 8004070:	f043 0304 	orr.w	r3, r3, #4
 8004074:	6313      	str	r3, [r2, #48]	@ 0x30
 8004076:	4b25      	ldr	r3, [pc, #148]	@ (800410c <HAL_I2C_MspInit+0xc8>)
 8004078:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800407a:	f003 0304 	and.w	r3, r3, #4
 800407e:	613b      	str	r3, [r7, #16]
 8004080:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004082:	2300      	movs	r3, #0
 8004084:	60fb      	str	r3, [r7, #12]
 8004086:	4b21      	ldr	r3, [pc, #132]	@ (800410c <HAL_I2C_MspInit+0xc8>)
 8004088:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800408a:	4a20      	ldr	r2, [pc, #128]	@ (800410c <HAL_I2C_MspInit+0xc8>)
 800408c:	f043 0301 	orr.w	r3, r3, #1
 8004090:	6313      	str	r3, [r2, #48]	@ 0x30
 8004092:	4b1e      	ldr	r3, [pc, #120]	@ (800410c <HAL_I2C_MspInit+0xc8>)
 8004094:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004096:	f003 0301 	and.w	r3, r3, #1
 800409a:	60fb      	str	r3, [r7, #12]
 800409c:	68fb      	ldr	r3, [r7, #12]
    /**I2C3 GPIO Configuration
    PC9     ------> I2C3_SDA
    PA8     ------> I2C3_SCL
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 800409e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80040a2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80040a4:	2312      	movs	r3, #18
 80040a6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80040a8:	2300      	movs	r3, #0
 80040aa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80040ac:	2303      	movs	r3, #3
 80040ae:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 80040b0:	2304      	movs	r3, #4
 80040b2:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80040b4:	f107 0314 	add.w	r3, r7, #20
 80040b8:	4619      	mov	r1, r3
 80040ba:	4815      	ldr	r0, [pc, #84]	@ (8004110 <HAL_I2C_MspInit+0xcc>)
 80040bc:	f002 fa62 	bl	8006584 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_8;
 80040c0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80040c4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80040c6:	2312      	movs	r3, #18
 80040c8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80040ca:	2300      	movs	r3, #0
 80040cc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80040ce:	2303      	movs	r3, #3
 80040d0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 80040d2:	2304      	movs	r3, #4
 80040d4:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80040d6:	f107 0314 	add.w	r3, r7, #20
 80040da:	4619      	mov	r1, r3
 80040dc:	480d      	ldr	r0, [pc, #52]	@ (8004114 <HAL_I2C_MspInit+0xd0>)
 80040de:	f002 fa51 	bl	8006584 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C3_CLK_ENABLE();
 80040e2:	2300      	movs	r3, #0
 80040e4:	60bb      	str	r3, [r7, #8]
 80040e6:	4b09      	ldr	r3, [pc, #36]	@ (800410c <HAL_I2C_MspInit+0xc8>)
 80040e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80040ea:	4a08      	ldr	r2, [pc, #32]	@ (800410c <HAL_I2C_MspInit+0xc8>)
 80040ec:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80040f0:	6413      	str	r3, [r2, #64]	@ 0x40
 80040f2:	4b06      	ldr	r3, [pc, #24]	@ (800410c <HAL_I2C_MspInit+0xc8>)
 80040f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80040f6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80040fa:	60bb      	str	r3, [r7, #8]
 80040fc:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }

}
 80040fe:	bf00      	nop
 8004100:	3728      	adds	r7, #40	@ 0x28
 8004102:	46bd      	mov	sp, r7
 8004104:	bd80      	pop	{r7, pc}
 8004106:	bf00      	nop
 8004108:	40005c00 	.word	0x40005c00
 800410c:	40023800 	.word	0x40023800
 8004110:	40020800 	.word	0x40020800
 8004114:	40020000 	.word	0x40020000

08004118 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8004118:	b580      	push	{r7, lr}
 800411a:	b08a      	sub	sp, #40	@ 0x28
 800411c:	af00      	add	r7, sp, #0
 800411e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004120:	f107 0314 	add.w	r3, r7, #20
 8004124:	2200      	movs	r2, #0
 8004126:	601a      	str	r2, [r3, #0]
 8004128:	605a      	str	r2, [r3, #4]
 800412a:	609a      	str	r2, [r3, #8]
 800412c:	60da      	str	r2, [r3, #12]
 800412e:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	681b      	ldr	r3, [r3, #0]
 8004134:	4a28      	ldr	r2, [pc, #160]	@ (80041d8 <HAL_SPI_MspInit+0xc0>)
 8004136:	4293      	cmp	r3, r2
 8004138:	d149      	bne.n	80041ce <HAL_SPI_MspInit+0xb6>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800413a:	2300      	movs	r3, #0
 800413c:	613b      	str	r3, [r7, #16]
 800413e:	4b27      	ldr	r3, [pc, #156]	@ (80041dc <HAL_SPI_MspInit+0xc4>)
 8004140:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004142:	4a26      	ldr	r2, [pc, #152]	@ (80041dc <HAL_SPI_MspInit+0xc4>)
 8004144:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8004148:	6453      	str	r3, [r2, #68]	@ 0x44
 800414a:	4b24      	ldr	r3, [pc, #144]	@ (80041dc <HAL_SPI_MspInit+0xc4>)
 800414c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800414e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004152:	613b      	str	r3, [r7, #16]
 8004154:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004156:	2300      	movs	r3, #0
 8004158:	60fb      	str	r3, [r7, #12]
 800415a:	4b20      	ldr	r3, [pc, #128]	@ (80041dc <HAL_SPI_MspInit+0xc4>)
 800415c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800415e:	4a1f      	ldr	r2, [pc, #124]	@ (80041dc <HAL_SPI_MspInit+0xc4>)
 8004160:	f043 0302 	orr.w	r3, r3, #2
 8004164:	6313      	str	r3, [r2, #48]	@ 0x30
 8004166:	4b1d      	ldr	r3, [pc, #116]	@ (80041dc <HAL_SPI_MspInit+0xc4>)
 8004168:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800416a:	f003 0302 	and.w	r3, r3, #2
 800416e:	60fb      	str	r3, [r7, #12]
 8004170:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004172:	2300      	movs	r3, #0
 8004174:	60bb      	str	r3, [r7, #8]
 8004176:	4b19      	ldr	r3, [pc, #100]	@ (80041dc <HAL_SPI_MspInit+0xc4>)
 8004178:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800417a:	4a18      	ldr	r2, [pc, #96]	@ (80041dc <HAL_SPI_MspInit+0xc4>)
 800417c:	f043 0301 	orr.w	r3, r3, #1
 8004180:	6313      	str	r3, [r2, #48]	@ 0x30
 8004182:	4b16      	ldr	r3, [pc, #88]	@ (80041dc <HAL_SPI_MspInit+0xc4>)
 8004184:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004186:	f003 0301 	and.w	r3, r3, #1
 800418a:	60bb      	str	r3, [r7, #8]
 800418c:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PB4     ------> SPI1_MISO
    PB3     ------> SPI1_SCK
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_3;
 800418e:	2318      	movs	r3, #24
 8004190:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004192:	2302      	movs	r3, #2
 8004194:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004196:	2300      	movs	r3, #0
 8004198:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800419a:	2303      	movs	r3, #3
 800419c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800419e:	2305      	movs	r3, #5
 80041a0:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80041a2:	f107 0314 	add.w	r3, r7, #20
 80041a6:	4619      	mov	r1, r3
 80041a8:	480d      	ldr	r0, [pc, #52]	@ (80041e0 <HAL_SPI_MspInit+0xc8>)
 80041aa:	f002 f9eb 	bl	8006584 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7;
 80041ae:	2380      	movs	r3, #128	@ 0x80
 80041b0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80041b2:	2302      	movs	r3, #2
 80041b4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80041b6:	2300      	movs	r3, #0
 80041b8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80041ba:	2303      	movs	r3, #3
 80041bc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80041be:	2305      	movs	r3, #5
 80041c0:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80041c2:	f107 0314 	add.w	r3, r7, #20
 80041c6:	4619      	mov	r1, r3
 80041c8:	4806      	ldr	r0, [pc, #24]	@ (80041e4 <HAL_SPI_MspInit+0xcc>)
 80041ca:	f002 f9db 	bl	8006584 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 80041ce:	bf00      	nop
 80041d0:	3728      	adds	r7, #40	@ 0x28
 80041d2:	46bd      	mov	sp, r7
 80041d4:	bd80      	pop	{r7, pc}
 80041d6:	bf00      	nop
 80041d8:	40013000 	.word	0x40013000
 80041dc:	40023800 	.word	0x40023800
 80041e0:	40020400 	.word	0x40020400
 80041e4:	40020000 	.word	0x40020000

080041e8 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 80041e8:	b580      	push	{r7, lr}
 80041ea:	b086      	sub	sp, #24
 80041ec:	af00      	add	r7, sp, #0
 80041ee:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM1)
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	4a83      	ldr	r2, [pc, #524]	@ (8004404 <HAL_TIM_PWM_MspInit+0x21c>)
 80041f6:	4293      	cmp	r3, r2
 80041f8:	d13e      	bne.n	8004278 <HAL_TIM_PWM_MspInit+0x90>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80041fa:	2300      	movs	r3, #0
 80041fc:	617b      	str	r3, [r7, #20]
 80041fe:	4b82      	ldr	r3, [pc, #520]	@ (8004408 <HAL_TIM_PWM_MspInit+0x220>)
 8004200:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004202:	4a81      	ldr	r2, [pc, #516]	@ (8004408 <HAL_TIM_PWM_MspInit+0x220>)
 8004204:	f043 0301 	orr.w	r3, r3, #1
 8004208:	6453      	str	r3, [r2, #68]	@ 0x44
 800420a:	4b7f      	ldr	r3, [pc, #508]	@ (8004408 <HAL_TIM_PWM_MspInit+0x220>)
 800420c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800420e:	f003 0301 	and.w	r3, r3, #1
 8004212:	617b      	str	r3, [r7, #20]
 8004214:	697b      	ldr	r3, [r7, #20]

    /* TIM1 DMA Init */
    /* TIM1_CH1 Init */
    hdma_tim1_ch1.Instance = DMA2_Stream3;
 8004216:	4b7d      	ldr	r3, [pc, #500]	@ (800440c <HAL_TIM_PWM_MspInit+0x224>)
 8004218:	4a7d      	ldr	r2, [pc, #500]	@ (8004410 <HAL_TIM_PWM_MspInit+0x228>)
 800421a:	601a      	str	r2, [r3, #0]
    hdma_tim1_ch1.Init.Channel = DMA_CHANNEL_6;
 800421c:	4b7b      	ldr	r3, [pc, #492]	@ (800440c <HAL_TIM_PWM_MspInit+0x224>)
 800421e:	f04f 6240 	mov.w	r2, #201326592	@ 0xc000000
 8004222:	605a      	str	r2, [r3, #4]
    hdma_tim1_ch1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8004224:	4b79      	ldr	r3, [pc, #484]	@ (800440c <HAL_TIM_PWM_MspInit+0x224>)
 8004226:	2200      	movs	r2, #0
 8004228:	609a      	str	r2, [r3, #8]
    hdma_tim1_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 800422a:	4b78      	ldr	r3, [pc, #480]	@ (800440c <HAL_TIM_PWM_MspInit+0x224>)
 800422c:	2200      	movs	r2, #0
 800422e:	60da      	str	r2, [r3, #12]
    hdma_tim1_ch1.Init.MemInc = DMA_MINC_ENABLE;
 8004230:	4b76      	ldr	r3, [pc, #472]	@ (800440c <HAL_TIM_PWM_MspInit+0x224>)
 8004232:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8004236:	611a      	str	r2, [r3, #16]
    hdma_tim1_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8004238:	4b74      	ldr	r3, [pc, #464]	@ (800440c <HAL_TIM_PWM_MspInit+0x224>)
 800423a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800423e:	615a      	str	r2, [r3, #20]
    hdma_tim1_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8004240:	4b72      	ldr	r3, [pc, #456]	@ (800440c <HAL_TIM_PWM_MspInit+0x224>)
 8004242:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8004246:	619a      	str	r2, [r3, #24]
    hdma_tim1_ch1.Init.Mode = DMA_NORMAL;
 8004248:	4b70      	ldr	r3, [pc, #448]	@ (800440c <HAL_TIM_PWM_MspInit+0x224>)
 800424a:	2200      	movs	r2, #0
 800424c:	61da      	str	r2, [r3, #28]
    hdma_tim1_ch1.Init.Priority = DMA_PRIORITY_LOW;
 800424e:	4b6f      	ldr	r3, [pc, #444]	@ (800440c <HAL_TIM_PWM_MspInit+0x224>)
 8004250:	2200      	movs	r2, #0
 8004252:	621a      	str	r2, [r3, #32]
    hdma_tim1_ch1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8004254:	4b6d      	ldr	r3, [pc, #436]	@ (800440c <HAL_TIM_PWM_MspInit+0x224>)
 8004256:	2200      	movs	r2, #0
 8004258:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_tim1_ch1) != HAL_OK)
 800425a:	486c      	ldr	r0, [pc, #432]	@ (800440c <HAL_TIM_PWM_MspInit+0x224>)
 800425c:	f001 fd90 	bl	8005d80 <HAL_DMA_Init>
 8004260:	4603      	mov	r3, r0
 8004262:	2b00      	cmp	r3, #0
 8004264:	d001      	beq.n	800426a <HAL_TIM_PWM_MspInit+0x82>
    {
      Error_Handler();
 8004266:	f7fe fea7 	bl	8002fb8 <Error_Handler>
    }

    __HAL_LINKDMA(htim_pwm,hdma[TIM_DMA_ID_CC1],hdma_tim1_ch1);
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	4a67      	ldr	r2, [pc, #412]	@ (800440c <HAL_TIM_PWM_MspInit+0x224>)
 800426e:	625a      	str	r2, [r3, #36]	@ 0x24
 8004270:	4a66      	ldr	r2, [pc, #408]	@ (800440c <HAL_TIM_PWM_MspInit+0x224>)
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	6393      	str	r3, [r2, #56]	@ 0x38
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }

}
 8004276:	e0c1      	b.n	80043fc <HAL_TIM_PWM_MspInit+0x214>
  else if(htim_pwm->Instance==TIM5)
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	681b      	ldr	r3, [r3, #0]
 800427c:	4a65      	ldr	r2, [pc, #404]	@ (8004414 <HAL_TIM_PWM_MspInit+0x22c>)
 800427e:	4293      	cmp	r3, r2
 8004280:	d16e      	bne.n	8004360 <HAL_TIM_PWM_MspInit+0x178>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8004282:	2300      	movs	r3, #0
 8004284:	613b      	str	r3, [r7, #16]
 8004286:	4b60      	ldr	r3, [pc, #384]	@ (8004408 <HAL_TIM_PWM_MspInit+0x220>)
 8004288:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800428a:	4a5f      	ldr	r2, [pc, #380]	@ (8004408 <HAL_TIM_PWM_MspInit+0x220>)
 800428c:	f043 0308 	orr.w	r3, r3, #8
 8004290:	6413      	str	r3, [r2, #64]	@ 0x40
 8004292:	4b5d      	ldr	r3, [pc, #372]	@ (8004408 <HAL_TIM_PWM_MspInit+0x220>)
 8004294:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004296:	f003 0308 	and.w	r3, r3, #8
 800429a:	613b      	str	r3, [r7, #16]
 800429c:	693b      	ldr	r3, [r7, #16]
    hdma_tim5_ch1.Instance = DMA1_Stream2;
 800429e:	4b5e      	ldr	r3, [pc, #376]	@ (8004418 <HAL_TIM_PWM_MspInit+0x230>)
 80042a0:	4a5e      	ldr	r2, [pc, #376]	@ (800441c <HAL_TIM_PWM_MspInit+0x234>)
 80042a2:	601a      	str	r2, [r3, #0]
    hdma_tim5_ch1.Init.Channel = DMA_CHANNEL_6;
 80042a4:	4b5c      	ldr	r3, [pc, #368]	@ (8004418 <HAL_TIM_PWM_MspInit+0x230>)
 80042a6:	f04f 6240 	mov.w	r2, #201326592	@ 0xc000000
 80042aa:	605a      	str	r2, [r3, #4]
    hdma_tim5_ch1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80042ac:	4b5a      	ldr	r3, [pc, #360]	@ (8004418 <HAL_TIM_PWM_MspInit+0x230>)
 80042ae:	2200      	movs	r2, #0
 80042b0:	609a      	str	r2, [r3, #8]
    hdma_tim5_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 80042b2:	4b59      	ldr	r3, [pc, #356]	@ (8004418 <HAL_TIM_PWM_MspInit+0x230>)
 80042b4:	2200      	movs	r2, #0
 80042b6:	60da      	str	r2, [r3, #12]
    hdma_tim5_ch1.Init.MemInc = DMA_MINC_ENABLE;
 80042b8:	4b57      	ldr	r3, [pc, #348]	@ (8004418 <HAL_TIM_PWM_MspInit+0x230>)
 80042ba:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80042be:	611a      	str	r2, [r3, #16]
    hdma_tim5_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80042c0:	4b55      	ldr	r3, [pc, #340]	@ (8004418 <HAL_TIM_PWM_MspInit+0x230>)
 80042c2:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80042c6:	615a      	str	r2, [r3, #20]
    hdma_tim5_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80042c8:	4b53      	ldr	r3, [pc, #332]	@ (8004418 <HAL_TIM_PWM_MspInit+0x230>)
 80042ca:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80042ce:	619a      	str	r2, [r3, #24]
    hdma_tim5_ch1.Init.Mode = DMA_NORMAL;
 80042d0:	4b51      	ldr	r3, [pc, #324]	@ (8004418 <HAL_TIM_PWM_MspInit+0x230>)
 80042d2:	2200      	movs	r2, #0
 80042d4:	61da      	str	r2, [r3, #28]
    hdma_tim5_ch1.Init.Priority = DMA_PRIORITY_LOW;
 80042d6:	4b50      	ldr	r3, [pc, #320]	@ (8004418 <HAL_TIM_PWM_MspInit+0x230>)
 80042d8:	2200      	movs	r2, #0
 80042da:	621a      	str	r2, [r3, #32]
    hdma_tim5_ch1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80042dc:	4b4e      	ldr	r3, [pc, #312]	@ (8004418 <HAL_TIM_PWM_MspInit+0x230>)
 80042de:	2200      	movs	r2, #0
 80042e0:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_tim5_ch1) != HAL_OK)
 80042e2:	484d      	ldr	r0, [pc, #308]	@ (8004418 <HAL_TIM_PWM_MspInit+0x230>)
 80042e4:	f001 fd4c 	bl	8005d80 <HAL_DMA_Init>
 80042e8:	4603      	mov	r3, r0
 80042ea:	2b00      	cmp	r3, #0
 80042ec:	d001      	beq.n	80042f2 <HAL_TIM_PWM_MspInit+0x10a>
      Error_Handler();
 80042ee:	f7fe fe63 	bl	8002fb8 <Error_Handler>
    __HAL_LINKDMA(htim_pwm,hdma[TIM_DMA_ID_CC1],hdma_tim5_ch1);
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	4a48      	ldr	r2, [pc, #288]	@ (8004418 <HAL_TIM_PWM_MspInit+0x230>)
 80042f6:	625a      	str	r2, [r3, #36]	@ 0x24
 80042f8:	4a47      	ldr	r2, [pc, #284]	@ (8004418 <HAL_TIM_PWM_MspInit+0x230>)
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	6393      	str	r3, [r2, #56]	@ 0x38
    hdma_tim5_ch2.Instance = DMA1_Stream4;
 80042fe:	4b48      	ldr	r3, [pc, #288]	@ (8004420 <HAL_TIM_PWM_MspInit+0x238>)
 8004300:	4a48      	ldr	r2, [pc, #288]	@ (8004424 <HAL_TIM_PWM_MspInit+0x23c>)
 8004302:	601a      	str	r2, [r3, #0]
    hdma_tim5_ch2.Init.Channel = DMA_CHANNEL_6;
 8004304:	4b46      	ldr	r3, [pc, #280]	@ (8004420 <HAL_TIM_PWM_MspInit+0x238>)
 8004306:	f04f 6240 	mov.w	r2, #201326592	@ 0xc000000
 800430a:	605a      	str	r2, [r3, #4]
    hdma_tim5_ch2.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800430c:	4b44      	ldr	r3, [pc, #272]	@ (8004420 <HAL_TIM_PWM_MspInit+0x238>)
 800430e:	2200      	movs	r2, #0
 8004310:	609a      	str	r2, [r3, #8]
    hdma_tim5_ch2.Init.PeriphInc = DMA_PINC_DISABLE;
 8004312:	4b43      	ldr	r3, [pc, #268]	@ (8004420 <HAL_TIM_PWM_MspInit+0x238>)
 8004314:	2200      	movs	r2, #0
 8004316:	60da      	str	r2, [r3, #12]
    hdma_tim5_ch2.Init.MemInc = DMA_MINC_ENABLE;
 8004318:	4b41      	ldr	r3, [pc, #260]	@ (8004420 <HAL_TIM_PWM_MspInit+0x238>)
 800431a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800431e:	611a      	str	r2, [r3, #16]
    hdma_tim5_ch2.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8004320:	4b3f      	ldr	r3, [pc, #252]	@ (8004420 <HAL_TIM_PWM_MspInit+0x238>)
 8004322:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8004326:	615a      	str	r2, [r3, #20]
    hdma_tim5_ch2.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8004328:	4b3d      	ldr	r3, [pc, #244]	@ (8004420 <HAL_TIM_PWM_MspInit+0x238>)
 800432a:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800432e:	619a      	str	r2, [r3, #24]
    hdma_tim5_ch2.Init.Mode = DMA_NORMAL;
 8004330:	4b3b      	ldr	r3, [pc, #236]	@ (8004420 <HAL_TIM_PWM_MspInit+0x238>)
 8004332:	2200      	movs	r2, #0
 8004334:	61da      	str	r2, [r3, #28]
    hdma_tim5_ch2.Init.Priority = DMA_PRIORITY_LOW;
 8004336:	4b3a      	ldr	r3, [pc, #232]	@ (8004420 <HAL_TIM_PWM_MspInit+0x238>)
 8004338:	2200      	movs	r2, #0
 800433a:	621a      	str	r2, [r3, #32]
    hdma_tim5_ch2.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800433c:	4b38      	ldr	r3, [pc, #224]	@ (8004420 <HAL_TIM_PWM_MspInit+0x238>)
 800433e:	2200      	movs	r2, #0
 8004340:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_tim5_ch2) != HAL_OK)
 8004342:	4837      	ldr	r0, [pc, #220]	@ (8004420 <HAL_TIM_PWM_MspInit+0x238>)
 8004344:	f001 fd1c 	bl	8005d80 <HAL_DMA_Init>
 8004348:	4603      	mov	r3, r0
 800434a:	2b00      	cmp	r3, #0
 800434c:	d001      	beq.n	8004352 <HAL_TIM_PWM_MspInit+0x16a>
      Error_Handler();
 800434e:	f7fe fe33 	bl	8002fb8 <Error_Handler>
    __HAL_LINKDMA(htim_pwm,hdma[TIM_DMA_ID_CC2],hdma_tim5_ch2);
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	4a32      	ldr	r2, [pc, #200]	@ (8004420 <HAL_TIM_PWM_MspInit+0x238>)
 8004356:	629a      	str	r2, [r3, #40]	@ 0x28
 8004358:	4a31      	ldr	r2, [pc, #196]	@ (8004420 <HAL_TIM_PWM_MspInit+0x238>)
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	6393      	str	r3, [r2, #56]	@ 0x38
}
 800435e:	e04d      	b.n	80043fc <HAL_TIM_PWM_MspInit+0x214>
  else if(htim_pwm->Instance==TIM8)
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	681b      	ldr	r3, [r3, #0]
 8004364:	4a30      	ldr	r2, [pc, #192]	@ (8004428 <HAL_TIM_PWM_MspInit+0x240>)
 8004366:	4293      	cmp	r3, r2
 8004368:	d148      	bne.n	80043fc <HAL_TIM_PWM_MspInit+0x214>
    __HAL_RCC_TIM8_CLK_ENABLE();
 800436a:	2300      	movs	r3, #0
 800436c:	60fb      	str	r3, [r7, #12]
 800436e:	4b26      	ldr	r3, [pc, #152]	@ (8004408 <HAL_TIM_PWM_MspInit+0x220>)
 8004370:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004372:	4a25      	ldr	r2, [pc, #148]	@ (8004408 <HAL_TIM_PWM_MspInit+0x220>)
 8004374:	f043 0302 	orr.w	r3, r3, #2
 8004378:	6453      	str	r3, [r2, #68]	@ 0x44
 800437a:	4b23      	ldr	r3, [pc, #140]	@ (8004408 <HAL_TIM_PWM_MspInit+0x220>)
 800437c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800437e:	f003 0302 	and.w	r3, r3, #2
 8004382:	60fb      	str	r3, [r7, #12]
 8004384:	68fb      	ldr	r3, [r7, #12]
    hdma_tim8_ch1_ch2_ch3.Instance = DMA2_Stream2;
 8004386:	4b29      	ldr	r3, [pc, #164]	@ (800442c <HAL_TIM_PWM_MspInit+0x244>)
 8004388:	4a29      	ldr	r2, [pc, #164]	@ (8004430 <HAL_TIM_PWM_MspInit+0x248>)
 800438a:	601a      	str	r2, [r3, #0]
    hdma_tim8_ch1_ch2_ch3.Init.Channel = DMA_CHANNEL_0;
 800438c:	4b27      	ldr	r3, [pc, #156]	@ (800442c <HAL_TIM_PWM_MspInit+0x244>)
 800438e:	2200      	movs	r2, #0
 8004390:	605a      	str	r2, [r3, #4]
    hdma_tim8_ch1_ch2_ch3.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8004392:	4b26      	ldr	r3, [pc, #152]	@ (800442c <HAL_TIM_PWM_MspInit+0x244>)
 8004394:	2200      	movs	r2, #0
 8004396:	609a      	str	r2, [r3, #8]
    hdma_tim8_ch1_ch2_ch3.Init.PeriphInc = DMA_PINC_DISABLE;
 8004398:	4b24      	ldr	r3, [pc, #144]	@ (800442c <HAL_TIM_PWM_MspInit+0x244>)
 800439a:	2200      	movs	r2, #0
 800439c:	60da      	str	r2, [r3, #12]
    hdma_tim8_ch1_ch2_ch3.Init.MemInc = DMA_MINC_ENABLE;
 800439e:	4b23      	ldr	r3, [pc, #140]	@ (800442c <HAL_TIM_PWM_MspInit+0x244>)
 80043a0:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80043a4:	611a      	str	r2, [r3, #16]
    hdma_tim8_ch1_ch2_ch3.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80043a6:	4b21      	ldr	r3, [pc, #132]	@ (800442c <HAL_TIM_PWM_MspInit+0x244>)
 80043a8:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80043ac:	615a      	str	r2, [r3, #20]
    hdma_tim8_ch1_ch2_ch3.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80043ae:	4b1f      	ldr	r3, [pc, #124]	@ (800442c <HAL_TIM_PWM_MspInit+0x244>)
 80043b0:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80043b4:	619a      	str	r2, [r3, #24]
    hdma_tim8_ch1_ch2_ch3.Init.Mode = DMA_NORMAL;
 80043b6:	4b1d      	ldr	r3, [pc, #116]	@ (800442c <HAL_TIM_PWM_MspInit+0x244>)
 80043b8:	2200      	movs	r2, #0
 80043ba:	61da      	str	r2, [r3, #28]
    hdma_tim8_ch1_ch2_ch3.Init.Priority = DMA_PRIORITY_LOW;
 80043bc:	4b1b      	ldr	r3, [pc, #108]	@ (800442c <HAL_TIM_PWM_MspInit+0x244>)
 80043be:	2200      	movs	r2, #0
 80043c0:	621a      	str	r2, [r3, #32]
    hdma_tim8_ch1_ch2_ch3.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80043c2:	4b1a      	ldr	r3, [pc, #104]	@ (800442c <HAL_TIM_PWM_MspInit+0x244>)
 80043c4:	2200      	movs	r2, #0
 80043c6:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_tim8_ch1_ch2_ch3) != HAL_OK)
 80043c8:	4818      	ldr	r0, [pc, #96]	@ (800442c <HAL_TIM_PWM_MspInit+0x244>)
 80043ca:	f001 fcd9 	bl	8005d80 <HAL_DMA_Init>
 80043ce:	4603      	mov	r3, r0
 80043d0:	2b00      	cmp	r3, #0
 80043d2:	d001      	beq.n	80043d8 <HAL_TIM_PWM_MspInit+0x1f0>
      Error_Handler();
 80043d4:	f7fe fdf0 	bl	8002fb8 <Error_Handler>
    __HAL_LINKDMA(htim_pwm,hdma[TIM_DMA_ID_CC1],hdma_tim8_ch1_ch2_ch3);
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	4a14      	ldr	r2, [pc, #80]	@ (800442c <HAL_TIM_PWM_MspInit+0x244>)
 80043dc:	625a      	str	r2, [r3, #36]	@ 0x24
 80043de:	4a13      	ldr	r2, [pc, #76]	@ (800442c <HAL_TIM_PWM_MspInit+0x244>)
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	6393      	str	r3, [r2, #56]	@ 0x38
    __HAL_LINKDMA(htim_pwm,hdma[TIM_DMA_ID_CC2],hdma_tim8_ch1_ch2_ch3);
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	4a11      	ldr	r2, [pc, #68]	@ (800442c <HAL_TIM_PWM_MspInit+0x244>)
 80043e8:	629a      	str	r2, [r3, #40]	@ 0x28
 80043ea:	4a10      	ldr	r2, [pc, #64]	@ (800442c <HAL_TIM_PWM_MspInit+0x244>)
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	6393      	str	r3, [r2, #56]	@ 0x38
    __HAL_LINKDMA(htim_pwm,hdma[TIM_DMA_ID_CC3],hdma_tim8_ch1_ch2_ch3);
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	4a0e      	ldr	r2, [pc, #56]	@ (800442c <HAL_TIM_PWM_MspInit+0x244>)
 80043f4:	62da      	str	r2, [r3, #44]	@ 0x2c
 80043f6:	4a0d      	ldr	r2, [pc, #52]	@ (800442c <HAL_TIM_PWM_MspInit+0x244>)
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	6393      	str	r3, [r2, #56]	@ 0x38
}
 80043fc:	bf00      	nop
 80043fe:	3718      	adds	r7, #24
 8004400:	46bd      	mov	sp, r7
 8004402:	bd80      	pop	{r7, pc}
 8004404:	40010000 	.word	0x40010000
 8004408:	40023800 	.word	0x40023800
 800440c:	20000984 	.word	0x20000984
 8004410:	40026458 	.word	0x40026458
 8004414:	40000c00 	.word	0x40000c00
 8004418:	20000a44 	.word	0x20000a44
 800441c:	40026040 	.word	0x40026040
 8004420:	20000aa4 	.word	0x20000aa4
 8004424:	40026070 	.word	0x40026070
 8004428:	40010400 	.word	0x40010400
 800442c:	20000b04 	.word	0x20000b04
 8004430:	40026440 	.word	0x40026440

08004434 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8004434:	b580      	push	{r7, lr}
 8004436:	b084      	sub	sp, #16
 8004438:	af00      	add	r7, sp, #0
 800443a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM4)
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	4a2c      	ldr	r2, [pc, #176]	@ (80044f4 <HAL_TIM_Base_MspInit+0xc0>)
 8004442:	4293      	cmp	r3, r2
 8004444:	d13e      	bne.n	80044c4 <HAL_TIM_Base_MspInit+0x90>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 8004446:	2300      	movs	r3, #0
 8004448:	60fb      	str	r3, [r7, #12]
 800444a:	4b2b      	ldr	r3, [pc, #172]	@ (80044f8 <HAL_TIM_Base_MspInit+0xc4>)
 800444c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800444e:	4a2a      	ldr	r2, [pc, #168]	@ (80044f8 <HAL_TIM_Base_MspInit+0xc4>)
 8004450:	f043 0304 	orr.w	r3, r3, #4
 8004454:	6413      	str	r3, [r2, #64]	@ 0x40
 8004456:	4b28      	ldr	r3, [pc, #160]	@ (80044f8 <HAL_TIM_Base_MspInit+0xc4>)
 8004458:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800445a:	f003 0304 	and.w	r3, r3, #4
 800445e:	60fb      	str	r3, [r7, #12]
 8004460:	68fb      	ldr	r3, [r7, #12]

    /* TIM4 DMA Init */
    /* TIM4_CH3 Init */
    hdma_tim4_ch3.Instance = DMA1_Stream7;
 8004462:	4b26      	ldr	r3, [pc, #152]	@ (80044fc <HAL_TIM_Base_MspInit+0xc8>)
 8004464:	4a26      	ldr	r2, [pc, #152]	@ (8004500 <HAL_TIM_Base_MspInit+0xcc>)
 8004466:	601a      	str	r2, [r3, #0]
    hdma_tim4_ch3.Init.Channel = DMA_CHANNEL_2;
 8004468:	4b24      	ldr	r3, [pc, #144]	@ (80044fc <HAL_TIM_Base_MspInit+0xc8>)
 800446a:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 800446e:	605a      	str	r2, [r3, #4]
    hdma_tim4_ch3.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8004470:	4b22      	ldr	r3, [pc, #136]	@ (80044fc <HAL_TIM_Base_MspInit+0xc8>)
 8004472:	2200      	movs	r2, #0
 8004474:	609a      	str	r2, [r3, #8]
    hdma_tim4_ch3.Init.PeriphInc = DMA_PINC_DISABLE;
 8004476:	4b21      	ldr	r3, [pc, #132]	@ (80044fc <HAL_TIM_Base_MspInit+0xc8>)
 8004478:	2200      	movs	r2, #0
 800447a:	60da      	str	r2, [r3, #12]
    hdma_tim4_ch3.Init.MemInc = DMA_MINC_ENABLE;
 800447c:	4b1f      	ldr	r3, [pc, #124]	@ (80044fc <HAL_TIM_Base_MspInit+0xc8>)
 800447e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8004482:	611a      	str	r2, [r3, #16]
    hdma_tim4_ch3.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8004484:	4b1d      	ldr	r3, [pc, #116]	@ (80044fc <HAL_TIM_Base_MspInit+0xc8>)
 8004486:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800448a:	615a      	str	r2, [r3, #20]
    hdma_tim4_ch3.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800448c:	4b1b      	ldr	r3, [pc, #108]	@ (80044fc <HAL_TIM_Base_MspInit+0xc8>)
 800448e:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8004492:	619a      	str	r2, [r3, #24]
    hdma_tim4_ch3.Init.Mode = DMA_NORMAL;
 8004494:	4b19      	ldr	r3, [pc, #100]	@ (80044fc <HAL_TIM_Base_MspInit+0xc8>)
 8004496:	2200      	movs	r2, #0
 8004498:	61da      	str	r2, [r3, #28]
    hdma_tim4_ch3.Init.Priority = DMA_PRIORITY_LOW;
 800449a:	4b18      	ldr	r3, [pc, #96]	@ (80044fc <HAL_TIM_Base_MspInit+0xc8>)
 800449c:	2200      	movs	r2, #0
 800449e:	621a      	str	r2, [r3, #32]
    hdma_tim4_ch3.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80044a0:	4b16      	ldr	r3, [pc, #88]	@ (80044fc <HAL_TIM_Base_MspInit+0xc8>)
 80044a2:	2200      	movs	r2, #0
 80044a4:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_tim4_ch3) != HAL_OK)
 80044a6:	4815      	ldr	r0, [pc, #84]	@ (80044fc <HAL_TIM_Base_MspInit+0xc8>)
 80044a8:	f001 fc6a 	bl	8005d80 <HAL_DMA_Init>
 80044ac:	4603      	mov	r3, r0
 80044ae:	2b00      	cmp	r3, #0
 80044b0:	d001      	beq.n	80044b6 <HAL_TIM_Base_MspInit+0x82>
    {
      Error_Handler();
 80044b2:	f7fe fd81 	bl	8002fb8 <Error_Handler>
    }

    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC3],hdma_tim4_ch3);
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	4a10      	ldr	r2, [pc, #64]	@ (80044fc <HAL_TIM_Base_MspInit+0xc8>)
 80044ba:	62da      	str	r2, [r3, #44]	@ 0x2c
 80044bc:	4a0f      	ldr	r2, [pc, #60]	@ (80044fc <HAL_TIM_Base_MspInit+0xc8>)
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	6393      	str	r3, [r2, #56]	@ 0x38
  /* USER CODE BEGIN TIM10_MspInit 1 */

  /* USER CODE END TIM10_MspInit 1 */
  }

}
 80044c2:	e012      	b.n	80044ea <HAL_TIM_Base_MspInit+0xb6>
  else if(htim_base->Instance==TIM10)
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	681b      	ldr	r3, [r3, #0]
 80044c8:	4a0e      	ldr	r2, [pc, #56]	@ (8004504 <HAL_TIM_Base_MspInit+0xd0>)
 80044ca:	4293      	cmp	r3, r2
 80044cc:	d10d      	bne.n	80044ea <HAL_TIM_Base_MspInit+0xb6>
    __HAL_RCC_TIM10_CLK_ENABLE();
 80044ce:	2300      	movs	r3, #0
 80044d0:	60bb      	str	r3, [r7, #8]
 80044d2:	4b09      	ldr	r3, [pc, #36]	@ (80044f8 <HAL_TIM_Base_MspInit+0xc4>)
 80044d4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80044d6:	4a08      	ldr	r2, [pc, #32]	@ (80044f8 <HAL_TIM_Base_MspInit+0xc4>)
 80044d8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80044dc:	6453      	str	r3, [r2, #68]	@ 0x44
 80044de:	4b06      	ldr	r3, [pc, #24]	@ (80044f8 <HAL_TIM_Base_MspInit+0xc4>)
 80044e0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80044e2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80044e6:	60bb      	str	r3, [r7, #8]
 80044e8:	68bb      	ldr	r3, [r7, #8]
}
 80044ea:	bf00      	nop
 80044ec:	3710      	adds	r7, #16
 80044ee:	46bd      	mov	sp, r7
 80044f0:	bd80      	pop	{r7, pc}
 80044f2:	bf00      	nop
 80044f4:	40000800 	.word	0x40000800
 80044f8:	40023800 	.word	0x40023800
 80044fc:	200009e4 	.word	0x200009e4
 8004500:	400260b8 	.word	0x400260b8
 8004504:	40014400 	.word	0x40014400

08004508 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8004508:	b580      	push	{r7, lr}
 800450a:	b08e      	sub	sp, #56	@ 0x38
 800450c:	af00      	add	r7, sp, #0
 800450e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004510:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004514:	2200      	movs	r2, #0
 8004516:	601a      	str	r2, [r3, #0]
 8004518:	605a      	str	r2, [r3, #4]
 800451a:	609a      	str	r2, [r3, #8]
 800451c:	60da      	str	r2, [r3, #12]
 800451e:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	681b      	ldr	r3, [r3, #0]
 8004524:	4a6a      	ldr	r2, [pc, #424]	@ (80046d0 <HAL_TIM_MspPostInit+0x1c8>)
 8004526:	4293      	cmp	r3, r2
 8004528:	d11f      	bne.n	800456a <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOE_CLK_ENABLE();
 800452a:	2300      	movs	r3, #0
 800452c:	623b      	str	r3, [r7, #32]
 800452e:	4b69      	ldr	r3, [pc, #420]	@ (80046d4 <HAL_TIM_MspPostInit+0x1cc>)
 8004530:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004532:	4a68      	ldr	r2, [pc, #416]	@ (80046d4 <HAL_TIM_MspPostInit+0x1cc>)
 8004534:	f043 0310 	orr.w	r3, r3, #16
 8004538:	6313      	str	r3, [r2, #48]	@ 0x30
 800453a:	4b66      	ldr	r3, [pc, #408]	@ (80046d4 <HAL_TIM_MspPostInit+0x1cc>)
 800453c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800453e:	f003 0310 	and.w	r3, r3, #16
 8004542:	623b      	str	r3, [r7, #32]
 8004544:	6a3b      	ldr	r3, [r7, #32]
    PE13     ------> TIM1_CH3
    PE9     ------> TIM1_CH1
    PE11     ------> TIM1_CH2
    PE14     ------> TIM1_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_9|GPIO_PIN_11|GPIO_PIN_14;
 8004546:	f44f 43d4 	mov.w	r3, #27136	@ 0x6a00
 800454a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800454c:	2302      	movs	r3, #2
 800454e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004550:	2300      	movs	r3, #0
 8004552:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004554:	2300      	movs	r3, #0
 8004556:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8004558:	2301      	movs	r3, #1
 800455a:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800455c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004560:	4619      	mov	r1, r3
 8004562:	485d      	ldr	r0, [pc, #372]	@ (80046d8 <HAL_TIM_MspPostInit+0x1d0>)
 8004564:	f002 f80e 	bl	8006584 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM10_MspPostInit 1 */

  /* USER CODE END TIM10_MspPostInit 1 */
  }

}
 8004568:	e0ae      	b.n	80046c8 <HAL_TIM_MspPostInit+0x1c0>
  else if(htim->Instance==TIM4)
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	681b      	ldr	r3, [r3, #0]
 800456e:	4a5b      	ldr	r2, [pc, #364]	@ (80046dc <HAL_TIM_MspPostInit+0x1d4>)
 8004570:	4293      	cmp	r3, r2
 8004572:	d11f      	bne.n	80045b4 <HAL_TIM_MspPostInit+0xac>
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8004574:	2300      	movs	r3, #0
 8004576:	61fb      	str	r3, [r7, #28]
 8004578:	4b56      	ldr	r3, [pc, #344]	@ (80046d4 <HAL_TIM_MspPostInit+0x1cc>)
 800457a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800457c:	4a55      	ldr	r2, [pc, #340]	@ (80046d4 <HAL_TIM_MspPostInit+0x1cc>)
 800457e:	f043 0308 	orr.w	r3, r3, #8
 8004582:	6313      	str	r3, [r2, #48]	@ 0x30
 8004584:	4b53      	ldr	r3, [pc, #332]	@ (80046d4 <HAL_TIM_MspPostInit+0x1cc>)
 8004586:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004588:	f003 0308 	and.w	r3, r3, #8
 800458c:	61fb      	str	r3, [r7, #28]
 800458e:	69fb      	ldr	r3, [r7, #28]
    GPIO_InitStruct.Pin = GPIO_PIN_14;
 8004590:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8004594:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004596:	2302      	movs	r3, #2
 8004598:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800459a:	2300      	movs	r3, #0
 800459c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800459e:	2300      	movs	r3, #0
 80045a0:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 80045a2:	2302      	movs	r3, #2
 80045a4:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80045a6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80045aa:	4619      	mov	r1, r3
 80045ac:	484c      	ldr	r0, [pc, #304]	@ (80046e0 <HAL_TIM_MspPostInit+0x1d8>)
 80045ae:	f001 ffe9 	bl	8006584 <HAL_GPIO_Init>
}
 80045b2:	e089      	b.n	80046c8 <HAL_TIM_MspPostInit+0x1c0>
  else if(htim->Instance==TIM5)
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	681b      	ldr	r3, [r3, #0]
 80045b8:	4a4a      	ldr	r2, [pc, #296]	@ (80046e4 <HAL_TIM_MspPostInit+0x1dc>)
 80045ba:	4293      	cmp	r3, r2
 80045bc:	d11f      	bne.n	80045fe <HAL_TIM_MspPostInit+0xf6>
    __HAL_RCC_GPIOH_CLK_ENABLE();
 80045be:	2300      	movs	r3, #0
 80045c0:	61bb      	str	r3, [r7, #24]
 80045c2:	4b44      	ldr	r3, [pc, #272]	@ (80046d4 <HAL_TIM_MspPostInit+0x1cc>)
 80045c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80045c6:	4a43      	ldr	r2, [pc, #268]	@ (80046d4 <HAL_TIM_MspPostInit+0x1cc>)
 80045c8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80045cc:	6313      	str	r3, [r2, #48]	@ 0x30
 80045ce:	4b41      	ldr	r3, [pc, #260]	@ (80046d4 <HAL_TIM_MspPostInit+0x1cc>)
 80045d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80045d2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80045d6:	61bb      	str	r3, [r7, #24]
 80045d8:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_11|GPIO_PIN_10;
 80045da:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 80045de:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80045e0:	2302      	movs	r3, #2
 80045e2:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80045e4:	2300      	movs	r3, #0
 80045e6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80045e8:	2300      	movs	r3, #0
 80045ea:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 80045ec:	2302      	movs	r3, #2
 80045ee:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 80045f0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80045f4:	4619      	mov	r1, r3
 80045f6:	483c      	ldr	r0, [pc, #240]	@ (80046e8 <HAL_TIM_MspPostInit+0x1e0>)
 80045f8:	f001 ffc4 	bl	8006584 <HAL_GPIO_Init>
}
 80045fc:	e064      	b.n	80046c8 <HAL_TIM_MspPostInit+0x1c0>
  else if(htim->Instance==TIM8)
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	681b      	ldr	r3, [r3, #0]
 8004602:	4a3a      	ldr	r2, [pc, #232]	@ (80046ec <HAL_TIM_MspPostInit+0x1e4>)
 8004604:	4293      	cmp	r3, r2
 8004606:	d13c      	bne.n	8004682 <HAL_TIM_MspPostInit+0x17a>
    __HAL_RCC_GPIOI_CLK_ENABLE();
 8004608:	2300      	movs	r3, #0
 800460a:	617b      	str	r3, [r7, #20]
 800460c:	4b31      	ldr	r3, [pc, #196]	@ (80046d4 <HAL_TIM_MspPostInit+0x1cc>)
 800460e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004610:	4a30      	ldr	r2, [pc, #192]	@ (80046d4 <HAL_TIM_MspPostInit+0x1cc>)
 8004612:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004616:	6313      	str	r3, [r2, #48]	@ 0x30
 8004618:	4b2e      	ldr	r3, [pc, #184]	@ (80046d4 <HAL_TIM_MspPostInit+0x1cc>)
 800461a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800461c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004620:	617b      	str	r3, [r7, #20]
 8004622:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004624:	2300      	movs	r3, #0
 8004626:	613b      	str	r3, [r7, #16]
 8004628:	4b2a      	ldr	r3, [pc, #168]	@ (80046d4 <HAL_TIM_MspPostInit+0x1cc>)
 800462a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800462c:	4a29      	ldr	r2, [pc, #164]	@ (80046d4 <HAL_TIM_MspPostInit+0x1cc>)
 800462e:	f043 0304 	orr.w	r3, r3, #4
 8004632:	6313      	str	r3, [r2, #48]	@ 0x30
 8004634:	4b27      	ldr	r3, [pc, #156]	@ (80046d4 <HAL_TIM_MspPostInit+0x1cc>)
 8004636:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004638:	f003 0304 	and.w	r3, r3, #4
 800463c:	613b      	str	r3, [r7, #16]
 800463e:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_6;
 8004640:	23c0      	movs	r3, #192	@ 0xc0
 8004642:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004644:	2302      	movs	r3, #2
 8004646:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004648:	2300      	movs	r3, #0
 800464a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800464c:	2300      	movs	r3, #0
 800464e:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 8004650:	2303      	movs	r3, #3
 8004652:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8004654:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004658:	4619      	mov	r1, r3
 800465a:	4825      	ldr	r0, [pc, #148]	@ (80046f0 <HAL_TIM_MspPostInit+0x1e8>)
 800465c:	f001 ff92 	bl	8006584 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8004660:	2340      	movs	r3, #64	@ 0x40
 8004662:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004664:	2302      	movs	r3, #2
 8004666:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004668:	2300      	movs	r3, #0
 800466a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800466c:	2300      	movs	r3, #0
 800466e:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 8004670:	2303      	movs	r3, #3
 8004672:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004674:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004678:	4619      	mov	r1, r3
 800467a:	481e      	ldr	r0, [pc, #120]	@ (80046f4 <HAL_TIM_MspPostInit+0x1ec>)
 800467c:	f001 ff82 	bl	8006584 <HAL_GPIO_Init>
}
 8004680:	e022      	b.n	80046c8 <HAL_TIM_MspPostInit+0x1c0>
  else if(htim->Instance==TIM10)
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	681b      	ldr	r3, [r3, #0]
 8004686:	4a1c      	ldr	r2, [pc, #112]	@ (80046f8 <HAL_TIM_MspPostInit+0x1f0>)
 8004688:	4293      	cmp	r3, r2
 800468a:	d11d      	bne.n	80046c8 <HAL_TIM_MspPostInit+0x1c0>
    __HAL_RCC_GPIOF_CLK_ENABLE();
 800468c:	2300      	movs	r3, #0
 800468e:	60fb      	str	r3, [r7, #12]
 8004690:	4b10      	ldr	r3, [pc, #64]	@ (80046d4 <HAL_TIM_MspPostInit+0x1cc>)
 8004692:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004694:	4a0f      	ldr	r2, [pc, #60]	@ (80046d4 <HAL_TIM_MspPostInit+0x1cc>)
 8004696:	f043 0320 	orr.w	r3, r3, #32
 800469a:	6313      	str	r3, [r2, #48]	@ 0x30
 800469c:	4b0d      	ldr	r3, [pc, #52]	@ (80046d4 <HAL_TIM_MspPostInit+0x1cc>)
 800469e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80046a0:	f003 0320 	and.w	r3, r3, #32
 80046a4:	60fb      	str	r3, [r7, #12]
 80046a6:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 80046a8:	2340      	movs	r3, #64	@ 0x40
 80046aa:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80046ac:	2302      	movs	r3, #2
 80046ae:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80046b0:	2301      	movs	r3, #1
 80046b2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80046b4:	2302      	movs	r3, #2
 80046b6:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM10;
 80046b8:	2303      	movs	r3, #3
 80046ba:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80046bc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80046c0:	4619      	mov	r1, r3
 80046c2:	480e      	ldr	r0, [pc, #56]	@ (80046fc <HAL_TIM_MspPostInit+0x1f4>)
 80046c4:	f001 ff5e 	bl	8006584 <HAL_GPIO_Init>
}
 80046c8:	bf00      	nop
 80046ca:	3738      	adds	r7, #56	@ 0x38
 80046cc:	46bd      	mov	sp, r7
 80046ce:	bd80      	pop	{r7, pc}
 80046d0:	40010000 	.word	0x40010000
 80046d4:	40023800 	.word	0x40023800
 80046d8:	40021000 	.word	0x40021000
 80046dc:	40000800 	.word	0x40000800
 80046e0:	40020c00 	.word	0x40020c00
 80046e4:	40000c00 	.word	0x40000c00
 80046e8:	40021c00 	.word	0x40021c00
 80046ec:	40010400 	.word	0x40010400
 80046f0:	40022000 	.word	0x40022000
 80046f4:	40020800 	.word	0x40020800
 80046f8:	40014400 	.word	0x40014400
 80046fc:	40021400 	.word	0x40021400

08004700 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8004700:	b580      	push	{r7, lr}
 8004702:	b08e      	sub	sp, #56	@ 0x38
 8004704:	af00      	add	r7, sp, #0
 8004706:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004708:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800470c:	2200      	movs	r2, #0
 800470e:	601a      	str	r2, [r3, #0]
 8004710:	605a      	str	r2, [r3, #4]
 8004712:	609a      	str	r2, [r3, #8]
 8004714:	60da      	str	r2, [r3, #12]
 8004716:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	681b      	ldr	r3, [r3, #0]
 800471c:	4a90      	ldr	r2, [pc, #576]	@ (8004960 <HAL_UART_MspInit+0x260>)
 800471e:	4293      	cmp	r3, r2
 8004720:	f040 80b2 	bne.w	8004888 <HAL_UART_MspInit+0x188>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8004724:	2300      	movs	r3, #0
 8004726:	623b      	str	r3, [r7, #32]
 8004728:	4b8e      	ldr	r3, [pc, #568]	@ (8004964 <HAL_UART_MspInit+0x264>)
 800472a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800472c:	4a8d      	ldr	r2, [pc, #564]	@ (8004964 <HAL_UART_MspInit+0x264>)
 800472e:	f043 0310 	orr.w	r3, r3, #16
 8004732:	6453      	str	r3, [r2, #68]	@ 0x44
 8004734:	4b8b      	ldr	r3, [pc, #556]	@ (8004964 <HAL_UART_MspInit+0x264>)
 8004736:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004738:	f003 0310 	and.w	r3, r3, #16
 800473c:	623b      	str	r3, [r7, #32]
 800473e:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004740:	2300      	movs	r3, #0
 8004742:	61fb      	str	r3, [r7, #28]
 8004744:	4b87      	ldr	r3, [pc, #540]	@ (8004964 <HAL_UART_MspInit+0x264>)
 8004746:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004748:	4a86      	ldr	r2, [pc, #536]	@ (8004964 <HAL_UART_MspInit+0x264>)
 800474a:	f043 0302 	orr.w	r3, r3, #2
 800474e:	6313      	str	r3, [r2, #48]	@ 0x30
 8004750:	4b84      	ldr	r3, [pc, #528]	@ (8004964 <HAL_UART_MspInit+0x264>)
 8004752:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004754:	f003 0302 	and.w	r3, r3, #2
 8004758:	61fb      	str	r3, [r7, #28]
 800475a:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800475c:	2300      	movs	r3, #0
 800475e:	61bb      	str	r3, [r7, #24]
 8004760:	4b80      	ldr	r3, [pc, #512]	@ (8004964 <HAL_UART_MspInit+0x264>)
 8004762:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004764:	4a7f      	ldr	r2, [pc, #508]	@ (8004964 <HAL_UART_MspInit+0x264>)
 8004766:	f043 0301 	orr.w	r3, r3, #1
 800476a:	6313      	str	r3, [r2, #48]	@ 0x30
 800476c:	4b7d      	ldr	r3, [pc, #500]	@ (8004964 <HAL_UART_MspInit+0x264>)
 800476e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004770:	f003 0301 	and.w	r3, r3, #1
 8004774:	61bb      	str	r3, [r7, #24]
 8004776:	69bb      	ldr	r3, [r7, #24]
    /**USART1 GPIO Configuration
    PB7     ------> USART1_RX
    PA9     ------> USART1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8004778:	2380      	movs	r3, #128	@ 0x80
 800477a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800477c:	2302      	movs	r3, #2
 800477e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004780:	2300      	movs	r3, #0
 8004782:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004784:	2303      	movs	r3, #3
 8004786:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8004788:	2307      	movs	r3, #7
 800478a:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800478c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004790:	4619      	mov	r1, r3
 8004792:	4875      	ldr	r0, [pc, #468]	@ (8004968 <HAL_UART_MspInit+0x268>)
 8004794:	f001 fef6 	bl	8006584 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8004798:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800479c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800479e:	2302      	movs	r3, #2
 80047a0:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80047a2:	2300      	movs	r3, #0
 80047a4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80047a6:	2303      	movs	r3, #3
 80047a8:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80047aa:	2307      	movs	r3, #7
 80047ac:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80047ae:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80047b2:	4619      	mov	r1, r3
 80047b4:	486d      	ldr	r0, [pc, #436]	@ (800496c <HAL_UART_MspInit+0x26c>)
 80047b6:	f001 fee5 	bl	8006584 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA2_Stream7;
 80047ba:	4b6d      	ldr	r3, [pc, #436]	@ (8004970 <HAL_UART_MspInit+0x270>)
 80047bc:	4a6d      	ldr	r2, [pc, #436]	@ (8004974 <HAL_UART_MspInit+0x274>)
 80047be:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Channel = DMA_CHANNEL_4;
 80047c0:	4b6b      	ldr	r3, [pc, #428]	@ (8004970 <HAL_UART_MspInit+0x270>)
 80047c2:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 80047c6:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80047c8:	4b69      	ldr	r3, [pc, #420]	@ (8004970 <HAL_UART_MspInit+0x270>)
 80047ca:	2240      	movs	r2, #64	@ 0x40
 80047cc:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80047ce:	4b68      	ldr	r3, [pc, #416]	@ (8004970 <HAL_UART_MspInit+0x270>)
 80047d0:	2200      	movs	r2, #0
 80047d2:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 80047d4:	4b66      	ldr	r3, [pc, #408]	@ (8004970 <HAL_UART_MspInit+0x270>)
 80047d6:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80047da:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80047dc:	4b64      	ldr	r3, [pc, #400]	@ (8004970 <HAL_UART_MspInit+0x270>)
 80047de:	2200      	movs	r2, #0
 80047e0:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80047e2:	4b63      	ldr	r3, [pc, #396]	@ (8004970 <HAL_UART_MspInit+0x270>)
 80047e4:	2200      	movs	r2, #0
 80047e6:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 80047e8:	4b61      	ldr	r3, [pc, #388]	@ (8004970 <HAL_UART_MspInit+0x270>)
 80047ea:	2200      	movs	r2, #0
 80047ec:	61da      	str	r2, [r3, #28]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 80047ee:	4b60      	ldr	r3, [pc, #384]	@ (8004970 <HAL_UART_MspInit+0x270>)
 80047f0:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 80047f4:	621a      	str	r2, [r3, #32]
    hdma_usart1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80047f6:	4b5e      	ldr	r3, [pc, #376]	@ (8004970 <HAL_UART_MspInit+0x270>)
 80047f8:	2200      	movs	r2, #0
 80047fa:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 80047fc:	485c      	ldr	r0, [pc, #368]	@ (8004970 <HAL_UART_MspInit+0x270>)
 80047fe:	f001 fabf 	bl	8005d80 <HAL_DMA_Init>
 8004802:	4603      	mov	r3, r0
 8004804:	2b00      	cmp	r3, #0
 8004806:	d001      	beq.n	800480c <HAL_UART_MspInit+0x10c>
    {
      Error_Handler();
 8004808:	f7fe fbd6 	bl	8002fb8 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart1_tx);
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	4a58      	ldr	r2, [pc, #352]	@ (8004970 <HAL_UART_MspInit+0x270>)
 8004810:	639a      	str	r2, [r3, #56]	@ 0x38
 8004812:	4a57      	ldr	r2, [pc, #348]	@ (8004970 <HAL_UART_MspInit+0x270>)
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA2_Stream5;
 8004818:	4b57      	ldr	r3, [pc, #348]	@ (8004978 <HAL_UART_MspInit+0x278>)
 800481a:	4a58      	ldr	r2, [pc, #352]	@ (800497c <HAL_UART_MspInit+0x27c>)
 800481c:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Channel = DMA_CHANNEL_4;
 800481e:	4b56      	ldr	r3, [pc, #344]	@ (8004978 <HAL_UART_MspInit+0x278>)
 8004820:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8004824:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8004826:	4b54      	ldr	r3, [pc, #336]	@ (8004978 <HAL_UART_MspInit+0x278>)
 8004828:	2200      	movs	r2, #0
 800482a:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800482c:	4b52      	ldr	r3, [pc, #328]	@ (8004978 <HAL_UART_MspInit+0x278>)
 800482e:	2200      	movs	r2, #0
 8004830:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8004832:	4b51      	ldr	r3, [pc, #324]	@ (8004978 <HAL_UART_MspInit+0x278>)
 8004834:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8004838:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800483a:	4b4f      	ldr	r3, [pc, #316]	@ (8004978 <HAL_UART_MspInit+0x278>)
 800483c:	2200      	movs	r2, #0
 800483e:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8004840:	4b4d      	ldr	r3, [pc, #308]	@ (8004978 <HAL_UART_MspInit+0x278>)
 8004842:	2200      	movs	r2, #0
 8004844:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 8004846:	4b4c      	ldr	r3, [pc, #304]	@ (8004978 <HAL_UART_MspInit+0x278>)
 8004848:	2200      	movs	r2, #0
 800484a:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 800484c:	4b4a      	ldr	r3, [pc, #296]	@ (8004978 <HAL_UART_MspInit+0x278>)
 800484e:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8004852:	621a      	str	r2, [r3, #32]
    hdma_usart1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8004854:	4b48      	ldr	r3, [pc, #288]	@ (8004978 <HAL_UART_MspInit+0x278>)
 8004856:	2200      	movs	r2, #0
 8004858:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 800485a:	4847      	ldr	r0, [pc, #284]	@ (8004978 <HAL_UART_MspInit+0x278>)
 800485c:	f001 fa90 	bl	8005d80 <HAL_DMA_Init>
 8004860:	4603      	mov	r3, r0
 8004862:	2b00      	cmp	r3, #0
 8004864:	d001      	beq.n	800486a <HAL_UART_MspInit+0x16a>
    {
      Error_Handler();
 8004866:	f7fe fba7 	bl	8002fb8 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	4a42      	ldr	r2, [pc, #264]	@ (8004978 <HAL_UART_MspInit+0x278>)
 800486e:	63da      	str	r2, [r3, #60]	@ 0x3c
 8004870:	4a41      	ldr	r2, [pc, #260]	@ (8004978 <HAL_UART_MspInit+0x278>)
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 5, 0);
 8004876:	2200      	movs	r2, #0
 8004878:	2105      	movs	r1, #5
 800487a:	2025      	movs	r0, #37	@ 0x25
 800487c:	f001 fa49 	bl	8005d12 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8004880:	2025      	movs	r0, #37	@ 0x25
 8004882:	f001 fa62 	bl	8005d4a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }

}
 8004886:	e11c      	b.n	8004ac2 <HAL_UART_MspInit+0x3c2>
  else if(huart->Instance==USART3)
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	681b      	ldr	r3, [r3, #0]
 800488c:	4a3c      	ldr	r2, [pc, #240]	@ (8004980 <HAL_UART_MspInit+0x280>)
 800488e:	4293      	cmp	r3, r2
 8004890:	d17e      	bne.n	8004990 <HAL_UART_MspInit+0x290>
    __HAL_RCC_USART3_CLK_ENABLE();
 8004892:	2300      	movs	r3, #0
 8004894:	617b      	str	r3, [r7, #20]
 8004896:	4b33      	ldr	r3, [pc, #204]	@ (8004964 <HAL_UART_MspInit+0x264>)
 8004898:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800489a:	4a32      	ldr	r2, [pc, #200]	@ (8004964 <HAL_UART_MspInit+0x264>)
 800489c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80048a0:	6413      	str	r3, [r2, #64]	@ 0x40
 80048a2:	4b30      	ldr	r3, [pc, #192]	@ (8004964 <HAL_UART_MspInit+0x264>)
 80048a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80048a6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80048aa:	617b      	str	r3, [r7, #20]
 80048ac:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80048ae:	2300      	movs	r3, #0
 80048b0:	613b      	str	r3, [r7, #16]
 80048b2:	4b2c      	ldr	r3, [pc, #176]	@ (8004964 <HAL_UART_MspInit+0x264>)
 80048b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80048b6:	4a2b      	ldr	r2, [pc, #172]	@ (8004964 <HAL_UART_MspInit+0x264>)
 80048b8:	f043 0304 	orr.w	r3, r3, #4
 80048bc:	6313      	str	r3, [r2, #48]	@ 0x30
 80048be:	4b29      	ldr	r3, [pc, #164]	@ (8004964 <HAL_UART_MspInit+0x264>)
 80048c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80048c2:	f003 0304 	and.w	r3, r3, #4
 80048c6:	613b      	str	r3, [r7, #16]
 80048c8:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_10;
 80048ca:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 80048ce:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80048d0:	2302      	movs	r3, #2
 80048d2:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80048d4:	2300      	movs	r3, #0
 80048d6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80048d8:	2303      	movs	r3, #3
 80048da:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80048dc:	2307      	movs	r3, #7
 80048de:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80048e0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80048e4:	4619      	mov	r1, r3
 80048e6:	4827      	ldr	r0, [pc, #156]	@ (8004984 <HAL_UART_MspInit+0x284>)
 80048e8:	f001 fe4c 	bl	8006584 <HAL_GPIO_Init>
    hdma_usart3_rx.Instance = DMA1_Stream1;
 80048ec:	4b26      	ldr	r3, [pc, #152]	@ (8004988 <HAL_UART_MspInit+0x288>)
 80048ee:	4a27      	ldr	r2, [pc, #156]	@ (800498c <HAL_UART_MspInit+0x28c>)
 80048f0:	601a      	str	r2, [r3, #0]
    hdma_usart3_rx.Init.Channel = DMA_CHANNEL_4;
 80048f2:	4b25      	ldr	r3, [pc, #148]	@ (8004988 <HAL_UART_MspInit+0x288>)
 80048f4:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 80048f8:	605a      	str	r2, [r3, #4]
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80048fa:	4b23      	ldr	r3, [pc, #140]	@ (8004988 <HAL_UART_MspInit+0x288>)
 80048fc:	2200      	movs	r2, #0
 80048fe:	609a      	str	r2, [r3, #8]
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004900:	4b21      	ldr	r3, [pc, #132]	@ (8004988 <HAL_UART_MspInit+0x288>)
 8004902:	2200      	movs	r2, #0
 8004904:	60da      	str	r2, [r3, #12]
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 8004906:	4b20      	ldr	r3, [pc, #128]	@ (8004988 <HAL_UART_MspInit+0x288>)
 8004908:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800490c:	611a      	str	r2, [r3, #16]
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800490e:	4b1e      	ldr	r3, [pc, #120]	@ (8004988 <HAL_UART_MspInit+0x288>)
 8004910:	2200      	movs	r2, #0
 8004912:	615a      	str	r2, [r3, #20]
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8004914:	4b1c      	ldr	r3, [pc, #112]	@ (8004988 <HAL_UART_MspInit+0x288>)
 8004916:	2200      	movs	r2, #0
 8004918:	619a      	str	r2, [r3, #24]
    hdma_usart3_rx.Init.Mode = DMA_CIRCULAR;
 800491a:	4b1b      	ldr	r3, [pc, #108]	@ (8004988 <HAL_UART_MspInit+0x288>)
 800491c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8004920:	61da      	str	r2, [r3, #28]
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8004922:	4b19      	ldr	r3, [pc, #100]	@ (8004988 <HAL_UART_MspInit+0x288>)
 8004924:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8004928:	621a      	str	r2, [r3, #32]
    hdma_usart3_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800492a:	4b17      	ldr	r3, [pc, #92]	@ (8004988 <HAL_UART_MspInit+0x288>)
 800492c:	2200      	movs	r2, #0
 800492e:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 8004930:	4815      	ldr	r0, [pc, #84]	@ (8004988 <HAL_UART_MspInit+0x288>)
 8004932:	f001 fa25 	bl	8005d80 <HAL_DMA_Init>
 8004936:	4603      	mov	r3, r0
 8004938:	2b00      	cmp	r3, #0
 800493a:	d001      	beq.n	8004940 <HAL_UART_MspInit+0x240>
      Error_Handler();
 800493c:	f7fe fb3c 	bl	8002fb8 <Error_Handler>
    __HAL_LINKDMA(huart,hdmarx,hdma_usart3_rx);
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	4a11      	ldr	r2, [pc, #68]	@ (8004988 <HAL_UART_MspInit+0x288>)
 8004944:	63da      	str	r2, [r3, #60]	@ 0x3c
 8004946:	4a10      	ldr	r2, [pc, #64]	@ (8004988 <HAL_UART_MspInit+0x288>)
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	6393      	str	r3, [r2, #56]	@ 0x38
    HAL_NVIC_SetPriority(USART3_IRQn, 5, 0);
 800494c:	2200      	movs	r2, #0
 800494e:	2105      	movs	r1, #5
 8004950:	2027      	movs	r0, #39	@ 0x27
 8004952:	f001 f9de 	bl	8005d12 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8004956:	2027      	movs	r0, #39	@ 0x27
 8004958:	f001 f9f7 	bl	8005d4a <HAL_NVIC_EnableIRQ>
}
 800495c:	e0b1      	b.n	8004ac2 <HAL_UART_MspInit+0x3c2>
 800495e:	bf00      	nop
 8004960:	40011000 	.word	0x40011000
 8004964:	40023800 	.word	0x40023800
 8004968:	40020400 	.word	0x40020400
 800496c:	40020000 	.word	0x40020000
 8004970:	20000c3c 	.word	0x20000c3c
 8004974:	400264b8 	.word	0x400264b8
 8004978:	20000c9c 	.word	0x20000c9c
 800497c:	40026488 	.word	0x40026488
 8004980:	40004800 	.word	0x40004800
 8004984:	40020800 	.word	0x40020800
 8004988:	20000cfc 	.word	0x20000cfc
 800498c:	40026028 	.word	0x40026028
  else if(huart->Instance==USART6)
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	681b      	ldr	r3, [r3, #0]
 8004994:	4a4d      	ldr	r2, [pc, #308]	@ (8004acc <HAL_UART_MspInit+0x3cc>)
 8004996:	4293      	cmp	r3, r2
 8004998:	f040 8093 	bne.w	8004ac2 <HAL_UART_MspInit+0x3c2>
    __HAL_RCC_USART6_CLK_ENABLE();
 800499c:	2300      	movs	r3, #0
 800499e:	60fb      	str	r3, [r7, #12]
 80049a0:	4b4b      	ldr	r3, [pc, #300]	@ (8004ad0 <HAL_UART_MspInit+0x3d0>)
 80049a2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80049a4:	4a4a      	ldr	r2, [pc, #296]	@ (8004ad0 <HAL_UART_MspInit+0x3d0>)
 80049a6:	f043 0320 	orr.w	r3, r3, #32
 80049aa:	6453      	str	r3, [r2, #68]	@ 0x44
 80049ac:	4b48      	ldr	r3, [pc, #288]	@ (8004ad0 <HAL_UART_MspInit+0x3d0>)
 80049ae:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80049b0:	f003 0320 	and.w	r3, r3, #32
 80049b4:	60fb      	str	r3, [r7, #12]
 80049b6:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 80049b8:	2300      	movs	r3, #0
 80049ba:	60bb      	str	r3, [r7, #8]
 80049bc:	4b44      	ldr	r3, [pc, #272]	@ (8004ad0 <HAL_UART_MspInit+0x3d0>)
 80049be:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80049c0:	4a43      	ldr	r2, [pc, #268]	@ (8004ad0 <HAL_UART_MspInit+0x3d0>)
 80049c2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80049c6:	6313      	str	r3, [r2, #48]	@ 0x30
 80049c8:	4b41      	ldr	r3, [pc, #260]	@ (8004ad0 <HAL_UART_MspInit+0x3d0>)
 80049ca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80049cc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80049d0:	60bb      	str	r3, [r7, #8]
 80049d2:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_9;
 80049d4:	f44f 4384 	mov.w	r3, #16896	@ 0x4200
 80049d8:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80049da:	2302      	movs	r3, #2
 80049dc:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80049de:	2300      	movs	r3, #0
 80049e0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80049e2:	2303      	movs	r3, #3
 80049e4:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 80049e6:	2308      	movs	r3, #8
 80049e8:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80049ea:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80049ee:	4619      	mov	r1, r3
 80049f0:	4838      	ldr	r0, [pc, #224]	@ (8004ad4 <HAL_UART_MspInit+0x3d4>)
 80049f2:	f001 fdc7 	bl	8006584 <HAL_GPIO_Init>
    hdma_usart6_rx.Instance = DMA2_Stream1;
 80049f6:	4b38      	ldr	r3, [pc, #224]	@ (8004ad8 <HAL_UART_MspInit+0x3d8>)
 80049f8:	4a38      	ldr	r2, [pc, #224]	@ (8004adc <HAL_UART_MspInit+0x3dc>)
 80049fa:	601a      	str	r2, [r3, #0]
    hdma_usart6_rx.Init.Channel = DMA_CHANNEL_5;
 80049fc:	4b36      	ldr	r3, [pc, #216]	@ (8004ad8 <HAL_UART_MspInit+0x3d8>)
 80049fe:	f04f 6220 	mov.w	r2, #167772160	@ 0xa000000
 8004a02:	605a      	str	r2, [r3, #4]
    hdma_usart6_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8004a04:	4b34      	ldr	r3, [pc, #208]	@ (8004ad8 <HAL_UART_MspInit+0x3d8>)
 8004a06:	2200      	movs	r2, #0
 8004a08:	609a      	str	r2, [r3, #8]
    hdma_usart6_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004a0a:	4b33      	ldr	r3, [pc, #204]	@ (8004ad8 <HAL_UART_MspInit+0x3d8>)
 8004a0c:	2200      	movs	r2, #0
 8004a0e:	60da      	str	r2, [r3, #12]
    hdma_usart6_rx.Init.MemInc = DMA_MINC_ENABLE;
 8004a10:	4b31      	ldr	r3, [pc, #196]	@ (8004ad8 <HAL_UART_MspInit+0x3d8>)
 8004a12:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8004a16:	611a      	str	r2, [r3, #16]
    hdma_usart6_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8004a18:	4b2f      	ldr	r3, [pc, #188]	@ (8004ad8 <HAL_UART_MspInit+0x3d8>)
 8004a1a:	2200      	movs	r2, #0
 8004a1c:	615a      	str	r2, [r3, #20]
    hdma_usart6_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8004a1e:	4b2e      	ldr	r3, [pc, #184]	@ (8004ad8 <HAL_UART_MspInit+0x3d8>)
 8004a20:	2200      	movs	r2, #0
 8004a22:	619a      	str	r2, [r3, #24]
    hdma_usart6_rx.Init.Mode = DMA_NORMAL;
 8004a24:	4b2c      	ldr	r3, [pc, #176]	@ (8004ad8 <HAL_UART_MspInit+0x3d8>)
 8004a26:	2200      	movs	r2, #0
 8004a28:	61da      	str	r2, [r3, #28]
    hdma_usart6_rx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8004a2a:	4b2b      	ldr	r3, [pc, #172]	@ (8004ad8 <HAL_UART_MspInit+0x3d8>)
 8004a2c:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8004a30:	621a      	str	r2, [r3, #32]
    hdma_usart6_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8004a32:	4b29      	ldr	r3, [pc, #164]	@ (8004ad8 <HAL_UART_MspInit+0x3d8>)
 8004a34:	2200      	movs	r2, #0
 8004a36:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart6_rx) != HAL_OK)
 8004a38:	4827      	ldr	r0, [pc, #156]	@ (8004ad8 <HAL_UART_MspInit+0x3d8>)
 8004a3a:	f001 f9a1 	bl	8005d80 <HAL_DMA_Init>
 8004a3e:	4603      	mov	r3, r0
 8004a40:	2b00      	cmp	r3, #0
 8004a42:	d001      	beq.n	8004a48 <HAL_UART_MspInit+0x348>
      Error_Handler();
 8004a44:	f7fe fab8 	bl	8002fb8 <Error_Handler>
    __HAL_LINKDMA(huart,hdmarx,hdma_usart6_rx);
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	4a23      	ldr	r2, [pc, #140]	@ (8004ad8 <HAL_UART_MspInit+0x3d8>)
 8004a4c:	63da      	str	r2, [r3, #60]	@ 0x3c
 8004a4e:	4a22      	ldr	r2, [pc, #136]	@ (8004ad8 <HAL_UART_MspInit+0x3d8>)
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	6393      	str	r3, [r2, #56]	@ 0x38
    hdma_usart6_tx.Instance = DMA2_Stream6;
 8004a54:	4b22      	ldr	r3, [pc, #136]	@ (8004ae0 <HAL_UART_MspInit+0x3e0>)
 8004a56:	4a23      	ldr	r2, [pc, #140]	@ (8004ae4 <HAL_UART_MspInit+0x3e4>)
 8004a58:	601a      	str	r2, [r3, #0]
    hdma_usart6_tx.Init.Channel = DMA_CHANNEL_5;
 8004a5a:	4b21      	ldr	r3, [pc, #132]	@ (8004ae0 <HAL_UART_MspInit+0x3e0>)
 8004a5c:	f04f 6220 	mov.w	r2, #167772160	@ 0xa000000
 8004a60:	605a      	str	r2, [r3, #4]
    hdma_usart6_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8004a62:	4b1f      	ldr	r3, [pc, #124]	@ (8004ae0 <HAL_UART_MspInit+0x3e0>)
 8004a64:	2240      	movs	r2, #64	@ 0x40
 8004a66:	609a      	str	r2, [r3, #8]
    hdma_usart6_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004a68:	4b1d      	ldr	r3, [pc, #116]	@ (8004ae0 <HAL_UART_MspInit+0x3e0>)
 8004a6a:	2200      	movs	r2, #0
 8004a6c:	60da      	str	r2, [r3, #12]
    hdma_usart6_tx.Init.MemInc = DMA_MINC_ENABLE;
 8004a6e:	4b1c      	ldr	r3, [pc, #112]	@ (8004ae0 <HAL_UART_MspInit+0x3e0>)
 8004a70:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8004a74:	611a      	str	r2, [r3, #16]
    hdma_usart6_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8004a76:	4b1a      	ldr	r3, [pc, #104]	@ (8004ae0 <HAL_UART_MspInit+0x3e0>)
 8004a78:	2200      	movs	r2, #0
 8004a7a:	615a      	str	r2, [r3, #20]
    hdma_usart6_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8004a7c:	4b18      	ldr	r3, [pc, #96]	@ (8004ae0 <HAL_UART_MspInit+0x3e0>)
 8004a7e:	2200      	movs	r2, #0
 8004a80:	619a      	str	r2, [r3, #24]
    hdma_usart6_tx.Init.Mode = DMA_NORMAL;
 8004a82:	4b17      	ldr	r3, [pc, #92]	@ (8004ae0 <HAL_UART_MspInit+0x3e0>)
 8004a84:	2200      	movs	r2, #0
 8004a86:	61da      	str	r2, [r3, #28]
    hdma_usart6_tx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8004a88:	4b15      	ldr	r3, [pc, #84]	@ (8004ae0 <HAL_UART_MspInit+0x3e0>)
 8004a8a:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8004a8e:	621a      	str	r2, [r3, #32]
    hdma_usart6_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8004a90:	4b13      	ldr	r3, [pc, #76]	@ (8004ae0 <HAL_UART_MspInit+0x3e0>)
 8004a92:	2200      	movs	r2, #0
 8004a94:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart6_tx) != HAL_OK)
 8004a96:	4812      	ldr	r0, [pc, #72]	@ (8004ae0 <HAL_UART_MspInit+0x3e0>)
 8004a98:	f001 f972 	bl	8005d80 <HAL_DMA_Init>
 8004a9c:	4603      	mov	r3, r0
 8004a9e:	2b00      	cmp	r3, #0
 8004aa0:	d001      	beq.n	8004aa6 <HAL_UART_MspInit+0x3a6>
      Error_Handler();
 8004aa2:	f7fe fa89 	bl	8002fb8 <Error_Handler>
    __HAL_LINKDMA(huart,hdmatx,hdma_usart6_tx);
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	4a0d      	ldr	r2, [pc, #52]	@ (8004ae0 <HAL_UART_MspInit+0x3e0>)
 8004aaa:	639a      	str	r2, [r3, #56]	@ 0x38
 8004aac:	4a0c      	ldr	r2, [pc, #48]	@ (8004ae0 <HAL_UART_MspInit+0x3e0>)
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	6393      	str	r3, [r2, #56]	@ 0x38
    HAL_NVIC_SetPriority(USART6_IRQn, 5, 0);
 8004ab2:	2200      	movs	r2, #0
 8004ab4:	2105      	movs	r1, #5
 8004ab6:	2047      	movs	r0, #71	@ 0x47
 8004ab8:	f001 f92b 	bl	8005d12 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
 8004abc:	2047      	movs	r0, #71	@ 0x47
 8004abe:	f001 f944 	bl	8005d4a <HAL_NVIC_EnableIRQ>
}
 8004ac2:	bf00      	nop
 8004ac4:	3738      	adds	r7, #56	@ 0x38
 8004ac6:	46bd      	mov	sp, r7
 8004ac8:	bd80      	pop	{r7, pc}
 8004aca:	bf00      	nop
 8004acc:	40011400 	.word	0x40011400
 8004ad0:	40023800 	.word	0x40023800
 8004ad4:	40021800 	.word	0x40021800
 8004ad8:	20000d5c 	.word	0x20000d5c
 8004adc:	40026428 	.word	0x40026428
 8004ae0:	20000dbc 	.word	0x20000dbc
 8004ae4:	400264a0 	.word	0x400264a0

08004ae8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8004ae8:	b580      	push	{r7, lr}
 8004aea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  HAL_RCC_NMI_IRQHandler();
 8004aec:	f003 fba0 	bl	8008230 <HAL_RCC_NMI_IRQHandler>
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8004af0:	bf00      	nop
 8004af2:	e7fd      	b.n	8004af0 <NMI_Handler+0x8>

08004af4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004af4:	b480      	push	{r7}
 8004af6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004af8:	bf00      	nop
 8004afa:	e7fd      	b.n	8004af8 <HardFault_Handler+0x4>

08004afc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8004afc:	b480      	push	{r7}
 8004afe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8004b00:	bf00      	nop
 8004b02:	e7fd      	b.n	8004b00 <MemManage_Handler+0x4>

08004b04 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8004b04:	b480      	push	{r7}
 8004b06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8004b08:	bf00      	nop
 8004b0a:	e7fd      	b.n	8004b08 <BusFault_Handler+0x4>

08004b0c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8004b0c:	b480      	push	{r7}
 8004b0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8004b10:	bf00      	nop
 8004b12:	e7fd      	b.n	8004b10 <UsageFault_Handler+0x4>

08004b14 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8004b14:	b480      	push	{r7}
 8004b16:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8004b18:	bf00      	nop
 8004b1a:	46bd      	mov	sp, r7
 8004b1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b20:	4770      	bx	lr

08004b22 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8004b22:	b580      	push	{r7, lr}
 8004b24:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8004b26:	f000 f96d 	bl	8004e04 <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 8004b2a:	f007 fed5 	bl	800c8d8 <xTaskGetSchedulerState>
 8004b2e:	4603      	mov	r3, r0
 8004b30:	2b01      	cmp	r3, #1
 8004b32:	d001      	beq.n	8004b38 <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 8004b34:	f008 fdb0 	bl	800d698 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8004b38:	bf00      	nop
 8004b3a:	bd80      	pop	{r7, pc}

08004b3c <EXTI3_IRQHandler>:

/**
  * @brief This function handles EXTI line3 interrupt.
  */
void EXTI3_IRQHandler(void)
{
 8004b3c:	b580      	push	{r7, lr}
 8004b3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI3_IRQn 0 */

  /* USER CODE END EXTI3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_3);
 8004b40:	2008      	movs	r0, #8
 8004b42:	f001 fed5 	bl	80068f0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI3_IRQn 1 */
  ist8310_read_mag(magnetometerData);
 8004b46:	4802      	ldr	r0, [pc, #8]	@ (8004b50 <EXTI3_IRQHandler+0x14>)
 8004b48:	f7fd f8a0 	bl	8001c8c <ist8310_read_mag>
  /* USER CODE END EXTI3_IRQn 1 */
}
 8004b4c:	bf00      	nop
 8004b4e:	bd80      	pop	{r7, pc}
 8004b50:	20000714 	.word	0x20000714

08004b54 <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 8004b54:	b580      	push	{r7, lr}
 8004b56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */

  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(INT1_ACCEL_Pin_Pin);
 8004b58:	2010      	movs	r0, #16
 8004b5a:	f001 fec9 	bl	80068f0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 8004b5e:	bf00      	nop
 8004b60:	bd80      	pop	{r7, pc}
	...

08004b64 <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 8004b64:	b580      	push	{r7, lr}
 8004b66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_rx);
 8004b68:	4802      	ldr	r0, [pc, #8]	@ (8004b74 <DMA1_Stream1_IRQHandler+0x10>)
 8004b6a:	f001 faa1 	bl	80060b0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 8004b6e:	bf00      	nop
 8004b70:	bd80      	pop	{r7, pc}
 8004b72:	bf00      	nop
 8004b74:	20000cfc 	.word	0x20000cfc

08004b78 <DMA1_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA1 stream2 global interrupt.
  */
void DMA1_Stream2_IRQHandler(void)
{
 8004b78:	b580      	push	{r7, lr}
 8004b7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream2_IRQn 0 */

  /* USER CODE END DMA1_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim5_ch1);
 8004b7c:	4802      	ldr	r0, [pc, #8]	@ (8004b88 <DMA1_Stream2_IRQHandler+0x10>)
 8004b7e:	f001 fa97 	bl	80060b0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream2_IRQn 1 */

  /* USER CODE END DMA1_Stream2_IRQn 1 */
}
 8004b82:	bf00      	nop
 8004b84:	bd80      	pop	{r7, pc}
 8004b86:	bf00      	nop
 8004b88:	20000a44 	.word	0x20000a44

08004b8c <DMA1_Stream4_IRQHandler>:

/**
  * @brief This function handles DMA1 stream4 global interrupt.
  */
void DMA1_Stream4_IRQHandler(void)
{
 8004b8c:	b580      	push	{r7, lr}
 8004b8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream4_IRQn 0 */

  /* USER CODE END DMA1_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim5_ch2);
 8004b90:	4802      	ldr	r0, [pc, #8]	@ (8004b9c <DMA1_Stream4_IRQHandler+0x10>)
 8004b92:	f001 fa8d 	bl	80060b0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream4_IRQn 1 */

  /* USER CODE END DMA1_Stream4_IRQn 1 */
}
 8004b96:	bf00      	nop
 8004b98:	bd80      	pop	{r7, pc}
 8004b9a:	bf00      	nop
 8004b9c:	20000aa4 	.word	0x20000aa4

08004ba0 <CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles CAN1 RX0 interrupts.
  */
void CAN1_RX0_IRQHandler(void)
{
 8004ba0:	b580      	push	{r7, lr}
 8004ba2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX0_IRQn 0 */

  /* USER CODE END CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8004ba4:	4802      	ldr	r0, [pc, #8]	@ (8004bb0 <CAN1_RX0_IRQHandler+0x10>)
 8004ba6:	f000 fda9 	bl	80056fc <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX0_IRQn 1 */

  /* USER CODE END CAN1_RX0_IRQn 1 */
}
 8004baa:	bf00      	nop
 8004bac:	bd80      	pop	{r7, pc}
 8004bae:	bf00      	nop
 8004bb0:	20000720 	.word	0x20000720

08004bb4 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8004bb4:	b580      	push	{r7, lr}
 8004bb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8004bb8:	4802      	ldr	r0, [pc, #8]	@ (8004bc4 <USART1_IRQHandler+0x10>)
 8004bba:	f004 ff3b 	bl	8009a34 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8004bbe:	bf00      	nop
 8004bc0:	bd80      	pop	{r7, pc}
 8004bc2:	bf00      	nop
 8004bc4:	20000b64 	.word	0x20000b64

08004bc8 <DMA1_Stream7_IRQHandler>:

/**
  * @brief This function handles DMA1 stream7 global interrupt.
  */
void DMA1_Stream7_IRQHandler(void)
{
 8004bc8:	b580      	push	{r7, lr}
 8004bca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream7_IRQn 0 */

  /* USER CODE END DMA1_Stream7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim4_ch3);
 8004bcc:	4802      	ldr	r0, [pc, #8]	@ (8004bd8 <DMA1_Stream7_IRQHandler+0x10>)
 8004bce:	f001 fa6f 	bl	80060b0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream7_IRQn 1 */

  /* USER CODE END DMA1_Stream7_IRQn 1 */
}
 8004bd2:	bf00      	nop
 8004bd4:	bd80      	pop	{r7, pc}
 8004bd6:	bf00      	nop
 8004bd8:	200009e4 	.word	0x200009e4

08004bdc <DMA2_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA2 stream1 global interrupt.
  */
void DMA2_Stream1_IRQHandler(void)
{
 8004bdc:	b580      	push	{r7, lr}
 8004bde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream1_IRQn 0 */

  /* USER CODE END DMA2_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart6_rx);
 8004be0:	4802      	ldr	r0, [pc, #8]	@ (8004bec <DMA2_Stream1_IRQHandler+0x10>)
 8004be2:	f001 fa65 	bl	80060b0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream1_IRQn 1 */

  /* USER CODE END DMA2_Stream1_IRQn 1 */
}
 8004be6:	bf00      	nop
 8004be8:	bd80      	pop	{r7, pc}
 8004bea:	bf00      	nop
 8004bec:	20000d5c 	.word	0x20000d5c

08004bf0 <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 8004bf0:	b580      	push	{r7, lr}
 8004bf2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim8_ch1_ch2_ch3);
 8004bf4:	4802      	ldr	r0, [pc, #8]	@ (8004c00 <DMA2_Stream2_IRQHandler+0x10>)
 8004bf6:	f001 fa5b 	bl	80060b0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 8004bfa:	bf00      	nop
 8004bfc:	bd80      	pop	{r7, pc}
 8004bfe:	bf00      	nop
 8004c00:	20000b04 	.word	0x20000b04

08004c04 <DMA2_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA2 stream3 global interrupt.
  */
void DMA2_Stream3_IRQHandler(void)
{
 8004c04:	b580      	push	{r7, lr}
 8004c06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream3_IRQn 0 */

  /* USER CODE END DMA2_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim1_ch1);
 8004c08:	4802      	ldr	r0, [pc, #8]	@ (8004c14 <DMA2_Stream3_IRQHandler+0x10>)
 8004c0a:	f001 fa51 	bl	80060b0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream3_IRQn 1 */

  /* USER CODE END DMA2_Stream3_IRQn 1 */
}
 8004c0e:	bf00      	nop
 8004c10:	bd80      	pop	{r7, pc}
 8004c12:	bf00      	nop
 8004c14:	20000984 	.word	0x20000984

08004c18 <CAN2_RX0_IRQHandler>:

/**
  * @brief This function handles CAN2 RX0 interrupts.
  */
void CAN2_RX0_IRQHandler(void)
{
 8004c18:	b580      	push	{r7, lr}
 8004c1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN2_RX0_IRQn 0 */

  /* USER CODE END CAN2_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan2);
 8004c1c:	4802      	ldr	r0, [pc, #8]	@ (8004c28 <CAN2_RX0_IRQHandler+0x10>)
 8004c1e:	f000 fd6d 	bl	80056fc <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN2_RX0_IRQn 1 */

  /* USER CODE END CAN2_RX0_IRQn 1 */
}
 8004c22:	bf00      	nop
 8004c24:	bd80      	pop	{r7, pc}
 8004c26:	bf00      	nop
 8004c28:	20000748 	.word	0x20000748

08004c2c <DMA2_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA2 stream5 global interrupt.
  */
void DMA2_Stream5_IRQHandler(void)
{
 8004c2c:	b580      	push	{r7, lr}
 8004c2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream5_IRQn 0 */

  /* USER CODE END DMA2_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8004c30:	4802      	ldr	r0, [pc, #8]	@ (8004c3c <DMA2_Stream5_IRQHandler+0x10>)
 8004c32:	f001 fa3d 	bl	80060b0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream5_IRQn 1 */

  /* USER CODE END DMA2_Stream5_IRQn 1 */
}
 8004c36:	bf00      	nop
 8004c38:	bd80      	pop	{r7, pc}
 8004c3a:	bf00      	nop
 8004c3c:	20000c9c 	.word	0x20000c9c

08004c40 <DMA2_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA2 stream6 global interrupt.
  */
void DMA2_Stream6_IRQHandler(void)
{
 8004c40:	b580      	push	{r7, lr}
 8004c42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream6_IRQn 0 */

  /* USER CODE END DMA2_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart6_tx);
 8004c44:	4802      	ldr	r0, [pc, #8]	@ (8004c50 <DMA2_Stream6_IRQHandler+0x10>)
 8004c46:	f001 fa33 	bl	80060b0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream6_IRQn 1 */

  /* USER CODE END DMA2_Stream6_IRQn 1 */
}
 8004c4a:	bf00      	nop
 8004c4c:	bd80      	pop	{r7, pc}
 8004c4e:	bf00      	nop
 8004c50:	20000dbc 	.word	0x20000dbc

08004c54 <DMA2_Stream7_IRQHandler>:

/**
  * @brief This function handles DMA2 stream7 global interrupt.
  */
void DMA2_Stream7_IRQHandler(void)
{
 8004c54:	b580      	push	{r7, lr}
 8004c56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream7_IRQn 0 */

  /* USER CODE END DMA2_Stream7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 8004c58:	4802      	ldr	r0, [pc, #8]	@ (8004c64 <DMA2_Stream7_IRQHandler+0x10>)
 8004c5a:	f001 fa29 	bl	80060b0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream7_IRQn 1 */

  /* USER CODE END DMA2_Stream7_IRQn 1 */
}
 8004c5e:	bf00      	nop
 8004c60:	bd80      	pop	{r7, pc}
 8004c62:	bf00      	nop
 8004c64:	20000c3c 	.word	0x20000c3c

08004c68 <USART6_IRQHandler>:

/**
  * @brief This function handles USART6 global interrupt.
  */
void USART6_IRQHandler(void)
{
 8004c68:	b580      	push	{r7, lr}
 8004c6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART6_IRQn 0 */

  /* USER CODE END USART6_IRQn 0 */
  HAL_UART_IRQHandler(&huart6);
 8004c6c:	4802      	ldr	r0, [pc, #8]	@ (8004c78 <USART6_IRQHandler+0x10>)
 8004c6e:	f004 fee1 	bl	8009a34 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART6_IRQn 1 */

  /* USER CODE END USART6_IRQn 1 */
}
 8004c72:	bf00      	nop
 8004c74:	bd80      	pop	{r7, pc}
 8004c76:	bf00      	nop
 8004c78:	20000bf4 	.word	0x20000bf4

08004c7c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8004c7c:	b580      	push	{r7, lr}
 8004c7e:	b086      	sub	sp, #24
 8004c80:	af00      	add	r7, sp, #0
 8004c82:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8004c84:	4a14      	ldr	r2, [pc, #80]	@ (8004cd8 <_sbrk+0x5c>)
 8004c86:	4b15      	ldr	r3, [pc, #84]	@ (8004cdc <_sbrk+0x60>)
 8004c88:	1ad3      	subs	r3, r2, r3
 8004c8a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8004c8c:	697b      	ldr	r3, [r7, #20]
 8004c8e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8004c90:	4b13      	ldr	r3, [pc, #76]	@ (8004ce0 <_sbrk+0x64>)
 8004c92:	681b      	ldr	r3, [r3, #0]
 8004c94:	2b00      	cmp	r3, #0
 8004c96:	d102      	bne.n	8004c9e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8004c98:	4b11      	ldr	r3, [pc, #68]	@ (8004ce0 <_sbrk+0x64>)
 8004c9a:	4a12      	ldr	r2, [pc, #72]	@ (8004ce4 <_sbrk+0x68>)
 8004c9c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8004c9e:	4b10      	ldr	r3, [pc, #64]	@ (8004ce0 <_sbrk+0x64>)
 8004ca0:	681a      	ldr	r2, [r3, #0]
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	4413      	add	r3, r2
 8004ca6:	693a      	ldr	r2, [r7, #16]
 8004ca8:	429a      	cmp	r2, r3
 8004caa:	d207      	bcs.n	8004cbc <_sbrk+0x40>
  {
    errno = ENOMEM;
 8004cac:	f008 fff2 	bl	800dc94 <__errno>
 8004cb0:	4603      	mov	r3, r0
 8004cb2:	220c      	movs	r2, #12
 8004cb4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8004cb6:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8004cba:	e009      	b.n	8004cd0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8004cbc:	4b08      	ldr	r3, [pc, #32]	@ (8004ce0 <_sbrk+0x64>)
 8004cbe:	681b      	ldr	r3, [r3, #0]
 8004cc0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8004cc2:	4b07      	ldr	r3, [pc, #28]	@ (8004ce0 <_sbrk+0x64>)
 8004cc4:	681a      	ldr	r2, [r3, #0]
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	4413      	add	r3, r2
 8004cca:	4a05      	ldr	r2, [pc, #20]	@ (8004ce0 <_sbrk+0x64>)
 8004ccc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8004cce:	68fb      	ldr	r3, [r7, #12]
}
 8004cd0:	4618      	mov	r0, r3
 8004cd2:	3718      	adds	r7, #24
 8004cd4:	46bd      	mov	sp, r7
 8004cd6:	bd80      	pop	{r7, pc}
 8004cd8:	20020000 	.word	0x20020000
 8004cdc:	00000400 	.word	0x00000400
 8004ce0:	20000f20 	.word	0x20000f20
 8004ce4:	20005a58 	.word	0x20005a58

08004ce8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8004ce8:	b480      	push	{r7}
 8004cea:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8004cec:	4b06      	ldr	r3, [pc, #24]	@ (8004d08 <SystemInit+0x20>)
 8004cee:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004cf2:	4a05      	ldr	r2, [pc, #20]	@ (8004d08 <SystemInit+0x20>)
 8004cf4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8004cf8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8004cfc:	bf00      	nop
 8004cfe:	46bd      	mov	sp, r7
 8004d00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d04:	4770      	bx	lr
 8004d06:	bf00      	nop
 8004d08:	e000ed00 	.word	0xe000ed00

08004d0c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8004d0c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8004d44 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8004d10:	f7ff ffea 	bl	8004ce8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8004d14:	480c      	ldr	r0, [pc, #48]	@ (8004d48 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8004d16:	490d      	ldr	r1, [pc, #52]	@ (8004d4c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8004d18:	4a0d      	ldr	r2, [pc, #52]	@ (8004d50 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8004d1a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8004d1c:	e002      	b.n	8004d24 <LoopCopyDataInit>

08004d1e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8004d1e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8004d20:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8004d22:	3304      	adds	r3, #4

08004d24 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8004d24:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8004d26:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8004d28:	d3f9      	bcc.n	8004d1e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8004d2a:	4a0a      	ldr	r2, [pc, #40]	@ (8004d54 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8004d2c:	4c0a      	ldr	r4, [pc, #40]	@ (8004d58 <LoopFillZerobss+0x22>)
  movs r3, #0
 8004d2e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8004d30:	e001      	b.n	8004d36 <LoopFillZerobss>

08004d32 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8004d32:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8004d34:	3204      	adds	r2, #4

08004d36 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8004d36:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8004d38:	d3fb      	bcc.n	8004d32 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8004d3a:	f008 ffb1 	bl	800dca0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8004d3e:	f7fd f8c5 	bl	8001ecc <main>
  bx  lr    
 8004d42:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8004d44:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8004d48:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8004d4c:	20000148 	.word	0x20000148
  ldr r2, =_sidata
 8004d50:	0800e72c 	.word	0x0800e72c
  ldr r2, =_sbss
 8004d54:	20000148 	.word	0x20000148
  ldr r4, =_ebss
 8004d58:	20005a58 	.word	0x20005a58

08004d5c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8004d5c:	e7fe      	b.n	8004d5c <ADC_IRQHandler>
	...

08004d60 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004d60:	b580      	push	{r7, lr}
 8004d62:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8004d64:	4b0e      	ldr	r3, [pc, #56]	@ (8004da0 <HAL_Init+0x40>)
 8004d66:	681b      	ldr	r3, [r3, #0]
 8004d68:	4a0d      	ldr	r2, [pc, #52]	@ (8004da0 <HAL_Init+0x40>)
 8004d6a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8004d6e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8004d70:	4b0b      	ldr	r3, [pc, #44]	@ (8004da0 <HAL_Init+0x40>)
 8004d72:	681b      	ldr	r3, [r3, #0]
 8004d74:	4a0a      	ldr	r2, [pc, #40]	@ (8004da0 <HAL_Init+0x40>)
 8004d76:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8004d7a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8004d7c:	4b08      	ldr	r3, [pc, #32]	@ (8004da0 <HAL_Init+0x40>)
 8004d7e:	681b      	ldr	r3, [r3, #0]
 8004d80:	4a07      	ldr	r2, [pc, #28]	@ (8004da0 <HAL_Init+0x40>)
 8004d82:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004d86:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004d88:	2003      	movs	r0, #3
 8004d8a:	f000 ffb7 	bl	8005cfc <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8004d8e:	200f      	movs	r0, #15
 8004d90:	f000 f808 	bl	8004da4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8004d94:	f7ff f87a 	bl	8003e8c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8004d98:	2300      	movs	r3, #0
}
 8004d9a:	4618      	mov	r0, r3
 8004d9c:	bd80      	pop	{r7, pc}
 8004d9e:	bf00      	nop
 8004da0:	40023c00 	.word	0x40023c00

08004da4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004da4:	b580      	push	{r7, lr}
 8004da6:	b082      	sub	sp, #8
 8004da8:	af00      	add	r7, sp, #0
 8004daa:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8004dac:	4b12      	ldr	r3, [pc, #72]	@ (8004df8 <HAL_InitTick+0x54>)
 8004dae:	681a      	ldr	r2, [r3, #0]
 8004db0:	4b12      	ldr	r3, [pc, #72]	@ (8004dfc <HAL_InitTick+0x58>)
 8004db2:	781b      	ldrb	r3, [r3, #0]
 8004db4:	4619      	mov	r1, r3
 8004db6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8004dba:	fbb3 f3f1 	udiv	r3, r3, r1
 8004dbe:	fbb2 f3f3 	udiv	r3, r2, r3
 8004dc2:	4618      	mov	r0, r3
 8004dc4:	f000 ffcf 	bl	8005d66 <HAL_SYSTICK_Config>
 8004dc8:	4603      	mov	r3, r0
 8004dca:	2b00      	cmp	r3, #0
 8004dcc:	d001      	beq.n	8004dd2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8004dce:	2301      	movs	r3, #1
 8004dd0:	e00e      	b.n	8004df0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	2b0f      	cmp	r3, #15
 8004dd6:	d80a      	bhi.n	8004dee <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8004dd8:	2200      	movs	r2, #0
 8004dda:	6879      	ldr	r1, [r7, #4]
 8004ddc:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8004de0:	f000 ff97 	bl	8005d12 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8004de4:	4a06      	ldr	r2, [pc, #24]	@ (8004e00 <HAL_InitTick+0x5c>)
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8004dea:	2300      	movs	r3, #0
 8004dec:	e000      	b.n	8004df0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8004dee:	2301      	movs	r3, #1
}
 8004df0:	4618      	mov	r0, r3
 8004df2:	3708      	adds	r7, #8
 8004df4:	46bd      	mov	sp, r7
 8004df6:	bd80      	pop	{r7, pc}
 8004df8:	200000e8 	.word	0x200000e8
 8004dfc:	200000f0 	.word	0x200000f0
 8004e00:	200000ec 	.word	0x200000ec

08004e04 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004e04:	b480      	push	{r7}
 8004e06:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8004e08:	4b06      	ldr	r3, [pc, #24]	@ (8004e24 <HAL_IncTick+0x20>)
 8004e0a:	781b      	ldrb	r3, [r3, #0]
 8004e0c:	461a      	mov	r2, r3
 8004e0e:	4b06      	ldr	r3, [pc, #24]	@ (8004e28 <HAL_IncTick+0x24>)
 8004e10:	681b      	ldr	r3, [r3, #0]
 8004e12:	4413      	add	r3, r2
 8004e14:	4a04      	ldr	r2, [pc, #16]	@ (8004e28 <HAL_IncTick+0x24>)
 8004e16:	6013      	str	r3, [r2, #0]
}
 8004e18:	bf00      	nop
 8004e1a:	46bd      	mov	sp, r7
 8004e1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e20:	4770      	bx	lr
 8004e22:	bf00      	nop
 8004e24:	200000f0 	.word	0x200000f0
 8004e28:	20000f24 	.word	0x20000f24

08004e2c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004e2c:	b480      	push	{r7}
 8004e2e:	af00      	add	r7, sp, #0
  return uwTick;
 8004e30:	4b03      	ldr	r3, [pc, #12]	@ (8004e40 <HAL_GetTick+0x14>)
 8004e32:	681b      	ldr	r3, [r3, #0]
}
 8004e34:	4618      	mov	r0, r3
 8004e36:	46bd      	mov	sp, r7
 8004e38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e3c:	4770      	bx	lr
 8004e3e:	bf00      	nop
 8004e40:	20000f24 	.word	0x20000f24

08004e44 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004e44:	b580      	push	{r7, lr}
 8004e46:	b084      	sub	sp, #16
 8004e48:	af00      	add	r7, sp, #0
 8004e4a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8004e4c:	f7ff ffee 	bl	8004e2c <HAL_GetTick>
 8004e50:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8004e56:	68fb      	ldr	r3, [r7, #12]
 8004e58:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004e5c:	d005      	beq.n	8004e6a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8004e5e:	4b0a      	ldr	r3, [pc, #40]	@ (8004e88 <HAL_Delay+0x44>)
 8004e60:	781b      	ldrb	r3, [r3, #0]
 8004e62:	461a      	mov	r2, r3
 8004e64:	68fb      	ldr	r3, [r7, #12]
 8004e66:	4413      	add	r3, r2
 8004e68:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8004e6a:	bf00      	nop
 8004e6c:	f7ff ffde 	bl	8004e2c <HAL_GetTick>
 8004e70:	4602      	mov	r2, r0
 8004e72:	68bb      	ldr	r3, [r7, #8]
 8004e74:	1ad3      	subs	r3, r2, r3
 8004e76:	68fa      	ldr	r2, [r7, #12]
 8004e78:	429a      	cmp	r2, r3
 8004e7a:	d8f7      	bhi.n	8004e6c <HAL_Delay+0x28>
  {
  }
}
 8004e7c:	bf00      	nop
 8004e7e:	bf00      	nop
 8004e80:	3710      	adds	r7, #16
 8004e82:	46bd      	mov	sp, r7
 8004e84:	bd80      	pop	{r7, pc}
 8004e86:	bf00      	nop
 8004e88:	200000f0 	.word	0x200000f0

08004e8c <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8004e8c:	b580      	push	{r7, lr}
 8004e8e:	b084      	sub	sp, #16
 8004e90:	af00      	add	r7, sp, #0
 8004e92:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	2b00      	cmp	r3, #0
 8004e98:	d101      	bne.n	8004e9e <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8004e9a:	2301      	movs	r3, #1
 8004e9c:	e0ed      	b.n	800507a <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004ea4:	b2db      	uxtb	r3, r3
 8004ea6:	2b00      	cmp	r3, #0
 8004ea8:	d102      	bne.n	8004eb0 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8004eaa:	6878      	ldr	r0, [r7, #4]
 8004eac:	f7ff f81a 	bl	8003ee4 <HAL_CAN_MspInit>
  }
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	681b      	ldr	r3, [r3, #0]
 8004eb4:	681a      	ldr	r2, [r3, #0]
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	681b      	ldr	r3, [r3, #0]
 8004eba:	f042 0201 	orr.w	r2, r2, #1
 8004ebe:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004ec0:	f7ff ffb4 	bl	8004e2c <HAL_GetTick>
 8004ec4:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8004ec6:	e012      	b.n	8004eee <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8004ec8:	f7ff ffb0 	bl	8004e2c <HAL_GetTick>
 8004ecc:	4602      	mov	r2, r0
 8004ece:	68fb      	ldr	r3, [r7, #12]
 8004ed0:	1ad3      	subs	r3, r2, r3
 8004ed2:	2b0a      	cmp	r3, #10
 8004ed4:	d90b      	bls.n	8004eee <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004eda:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	2205      	movs	r2, #5
 8004ee6:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8004eea:	2301      	movs	r3, #1
 8004eec:	e0c5      	b.n	800507a <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	681b      	ldr	r3, [r3, #0]
 8004ef2:	685b      	ldr	r3, [r3, #4]
 8004ef4:	f003 0301 	and.w	r3, r3, #1
 8004ef8:	2b00      	cmp	r3, #0
 8004efa:	d0e5      	beq.n	8004ec8 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	681b      	ldr	r3, [r3, #0]
 8004f00:	681a      	ldr	r2, [r3, #0]
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	681b      	ldr	r3, [r3, #0]
 8004f06:	f022 0202 	bic.w	r2, r2, #2
 8004f0a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004f0c:	f7ff ff8e 	bl	8004e2c <HAL_GetTick>
 8004f10:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8004f12:	e012      	b.n	8004f3a <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8004f14:	f7ff ff8a 	bl	8004e2c <HAL_GetTick>
 8004f18:	4602      	mov	r2, r0
 8004f1a:	68fb      	ldr	r3, [r7, #12]
 8004f1c:	1ad3      	subs	r3, r2, r3
 8004f1e:	2b0a      	cmp	r3, #10
 8004f20:	d90b      	bls.n	8004f3a <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f26:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	2205      	movs	r2, #5
 8004f32:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8004f36:	2301      	movs	r3, #1
 8004f38:	e09f      	b.n	800507a <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	681b      	ldr	r3, [r3, #0]
 8004f3e:	685b      	ldr	r3, [r3, #4]
 8004f40:	f003 0302 	and.w	r3, r3, #2
 8004f44:	2b00      	cmp	r3, #0
 8004f46:	d1e5      	bne.n	8004f14 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	7e1b      	ldrb	r3, [r3, #24]
 8004f4c:	2b01      	cmp	r3, #1
 8004f4e:	d108      	bne.n	8004f62 <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	681b      	ldr	r3, [r3, #0]
 8004f54:	681a      	ldr	r2, [r3, #0]
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	681b      	ldr	r3, [r3, #0]
 8004f5a:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8004f5e:	601a      	str	r2, [r3, #0]
 8004f60:	e007      	b.n	8004f72 <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	681b      	ldr	r3, [r3, #0]
 8004f66:	681a      	ldr	r2, [r3, #0]
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	681b      	ldr	r3, [r3, #0]
 8004f6c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8004f70:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	7e5b      	ldrb	r3, [r3, #25]
 8004f76:	2b01      	cmp	r3, #1
 8004f78:	d108      	bne.n	8004f8c <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	681b      	ldr	r3, [r3, #0]
 8004f7e:	681a      	ldr	r2, [r3, #0]
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	681b      	ldr	r3, [r3, #0]
 8004f84:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004f88:	601a      	str	r2, [r3, #0]
 8004f8a:	e007      	b.n	8004f9c <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	681b      	ldr	r3, [r3, #0]
 8004f90:	681a      	ldr	r2, [r3, #0]
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	681b      	ldr	r3, [r3, #0]
 8004f96:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004f9a:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	7e9b      	ldrb	r3, [r3, #26]
 8004fa0:	2b01      	cmp	r3, #1
 8004fa2:	d108      	bne.n	8004fb6 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	681b      	ldr	r3, [r3, #0]
 8004fa8:	681a      	ldr	r2, [r3, #0]
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	681b      	ldr	r3, [r3, #0]
 8004fae:	f042 0220 	orr.w	r2, r2, #32
 8004fb2:	601a      	str	r2, [r3, #0]
 8004fb4:	e007      	b.n	8004fc6 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	681b      	ldr	r3, [r3, #0]
 8004fba:	681a      	ldr	r2, [r3, #0]
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	681b      	ldr	r3, [r3, #0]
 8004fc0:	f022 0220 	bic.w	r2, r2, #32
 8004fc4:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	7edb      	ldrb	r3, [r3, #27]
 8004fca:	2b01      	cmp	r3, #1
 8004fcc:	d108      	bne.n	8004fe0 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	681b      	ldr	r3, [r3, #0]
 8004fd2:	681a      	ldr	r2, [r3, #0]
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	681b      	ldr	r3, [r3, #0]
 8004fd8:	f022 0210 	bic.w	r2, r2, #16
 8004fdc:	601a      	str	r2, [r3, #0]
 8004fde:	e007      	b.n	8004ff0 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	681b      	ldr	r3, [r3, #0]
 8004fe4:	681a      	ldr	r2, [r3, #0]
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	681b      	ldr	r3, [r3, #0]
 8004fea:	f042 0210 	orr.w	r2, r2, #16
 8004fee:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	7f1b      	ldrb	r3, [r3, #28]
 8004ff4:	2b01      	cmp	r3, #1
 8004ff6:	d108      	bne.n	800500a <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	681b      	ldr	r3, [r3, #0]
 8004ffc:	681a      	ldr	r2, [r3, #0]
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	681b      	ldr	r3, [r3, #0]
 8005002:	f042 0208 	orr.w	r2, r2, #8
 8005006:	601a      	str	r2, [r3, #0]
 8005008:	e007      	b.n	800501a <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	681b      	ldr	r3, [r3, #0]
 800500e:	681a      	ldr	r2, [r3, #0]
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	681b      	ldr	r3, [r3, #0]
 8005014:	f022 0208 	bic.w	r2, r2, #8
 8005018:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	7f5b      	ldrb	r3, [r3, #29]
 800501e:	2b01      	cmp	r3, #1
 8005020:	d108      	bne.n	8005034 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	681b      	ldr	r3, [r3, #0]
 8005026:	681a      	ldr	r2, [r3, #0]
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	681b      	ldr	r3, [r3, #0]
 800502c:	f042 0204 	orr.w	r2, r2, #4
 8005030:	601a      	str	r2, [r3, #0]
 8005032:	e007      	b.n	8005044 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	681b      	ldr	r3, [r3, #0]
 8005038:	681a      	ldr	r2, [r3, #0]
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	681b      	ldr	r3, [r3, #0]
 800503e:	f022 0204 	bic.w	r2, r2, #4
 8005042:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	689a      	ldr	r2, [r3, #8]
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	68db      	ldr	r3, [r3, #12]
 800504c:	431a      	orrs	r2, r3
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	691b      	ldr	r3, [r3, #16]
 8005052:	431a      	orrs	r2, r3
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	695b      	ldr	r3, [r3, #20]
 8005058:	ea42 0103 	orr.w	r1, r2, r3
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	685b      	ldr	r3, [r3, #4]
 8005060:	1e5a      	subs	r2, r3, #1
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	681b      	ldr	r3, [r3, #0]
 8005066:	430a      	orrs	r2, r1
 8005068:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	2200      	movs	r2, #0
 800506e:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	2201      	movs	r2, #1
 8005074:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8005078:	2300      	movs	r3, #0
}
 800507a:	4618      	mov	r0, r3
 800507c:	3710      	adds	r7, #16
 800507e:	46bd      	mov	sp, r7
 8005080:	bd80      	pop	{r7, pc}
	...

08005084 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, const CAN_FilterTypeDef *sFilterConfig)
{
 8005084:	b480      	push	{r7}
 8005086:	b087      	sub	sp, #28
 8005088:	af00      	add	r7, sp, #0
 800508a:	6078      	str	r0, [r7, #4]
 800508c:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	681b      	ldr	r3, [r3, #0]
 8005092:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	f893 3020 	ldrb.w	r3, [r3, #32]
 800509a:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 800509c:	7cfb      	ldrb	r3, [r7, #19]
 800509e:	2b01      	cmp	r3, #1
 80050a0:	d003      	beq.n	80050aa <HAL_CAN_ConfigFilter+0x26>
 80050a2:	7cfb      	ldrb	r3, [r7, #19]
 80050a4:	2b02      	cmp	r3, #2
 80050a6:	f040 80be 	bne.w	8005226 <HAL_CAN_ConfigFilter+0x1a2>
      assert_param(IS_CAN_FILTER_BANK_DUAL(sFilterConfig->SlaveStartFilterBank));
    }
#elif defined(CAN2)
    /* CAN1 and CAN2 are dual instances with 28 common filters banks */
    /* Select master instance to access the filter banks */
    can_ip = CAN1;
 80050aa:	4b65      	ldr	r3, [pc, #404]	@ (8005240 <HAL_CAN_ConfigFilter+0x1bc>)
 80050ac:	617b      	str	r3, [r7, #20]
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif /* CAN3 */

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 80050ae:	697b      	ldr	r3, [r7, #20]
 80050b0:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 80050b4:	f043 0201 	orr.w	r2, r3, #1
 80050b8:	697b      	ldr	r3, [r7, #20]
 80050ba:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
      SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
    }

#elif defined(CAN2)
    /* Select the start filter number of CAN2 slave instance */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
 80050be:	697b      	ldr	r3, [r7, #20]
 80050c0:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 80050c4:	f423 527c 	bic.w	r2, r3, #16128	@ 0x3f00
 80050c8:	697b      	ldr	r3, [r7, #20]
 80050ca:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
 80050ce:	697b      	ldr	r3, [r7, #20]
 80050d0:	f8d3 2200 	ldr.w	r2, [r3, #512]	@ 0x200
 80050d4:	683b      	ldr	r3, [r7, #0]
 80050d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80050d8:	021b      	lsls	r3, r3, #8
 80050da:	431a      	orrs	r2, r3
 80050dc:	697b      	ldr	r3, [r7, #20]
 80050de:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

#endif /* CAN3 */
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 80050e2:	683b      	ldr	r3, [r7, #0]
 80050e4:	695b      	ldr	r3, [r3, #20]
 80050e6:	f003 031f 	and.w	r3, r3, #31
 80050ea:	2201      	movs	r2, #1
 80050ec:	fa02 f303 	lsl.w	r3, r2, r3
 80050f0:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 80050f2:	697b      	ldr	r3, [r7, #20]
 80050f4:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 80050f8:	68fb      	ldr	r3, [r7, #12]
 80050fa:	43db      	mvns	r3, r3
 80050fc:	401a      	ands	r2, r3
 80050fe:	697b      	ldr	r3, [r7, #20]
 8005100:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8005104:	683b      	ldr	r3, [r7, #0]
 8005106:	69db      	ldr	r3, [r3, #28]
 8005108:	2b00      	cmp	r3, #0
 800510a:	d123      	bne.n	8005154 <HAL_CAN_ConfigFilter+0xd0>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 800510c:	697b      	ldr	r3, [r7, #20]
 800510e:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 8005112:	68fb      	ldr	r3, [r7, #12]
 8005114:	43db      	mvns	r3, r3
 8005116:	401a      	ands	r2, r3
 8005118:	697b      	ldr	r3, [r7, #20]
 800511a:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 800511e:	683b      	ldr	r3, [r7, #0]
 8005120:	68db      	ldr	r3, [r3, #12]
 8005122:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8005124:	683b      	ldr	r3, [r7, #0]
 8005126:	685b      	ldr	r3, [r3, #4]
 8005128:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 800512a:	683a      	ldr	r2, [r7, #0]
 800512c:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 800512e:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8005130:	697b      	ldr	r3, [r7, #20]
 8005132:	3248      	adds	r2, #72	@ 0x48
 8005134:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8005138:	683b      	ldr	r3, [r7, #0]
 800513a:	689b      	ldr	r3, [r3, #8]
 800513c:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 800513e:	683b      	ldr	r3, [r7, #0]
 8005140:	681b      	ldr	r3, [r3, #0]
 8005142:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8005144:	683b      	ldr	r3, [r7, #0]
 8005146:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8005148:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 800514a:	6979      	ldr	r1, [r7, #20]
 800514c:	3348      	adds	r3, #72	@ 0x48
 800514e:	00db      	lsls	r3, r3, #3
 8005150:	440b      	add	r3, r1
 8005152:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8005154:	683b      	ldr	r3, [r7, #0]
 8005156:	69db      	ldr	r3, [r3, #28]
 8005158:	2b01      	cmp	r3, #1
 800515a:	d122      	bne.n	80051a2 <HAL_CAN_ConfigFilter+0x11e>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 800515c:	697b      	ldr	r3, [r7, #20]
 800515e:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 8005162:	68fb      	ldr	r3, [r7, #12]
 8005164:	431a      	orrs	r2, r3
 8005166:	697b      	ldr	r3, [r7, #20]
 8005168:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 800516c:	683b      	ldr	r3, [r7, #0]
 800516e:	681b      	ldr	r3, [r3, #0]
 8005170:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8005172:	683b      	ldr	r3, [r7, #0]
 8005174:	685b      	ldr	r3, [r3, #4]
 8005176:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8005178:	683a      	ldr	r2, [r7, #0]
 800517a:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 800517c:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 800517e:	697b      	ldr	r3, [r7, #20]
 8005180:	3248      	adds	r2, #72	@ 0x48
 8005182:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8005186:	683b      	ldr	r3, [r7, #0]
 8005188:	689b      	ldr	r3, [r3, #8]
 800518a:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 800518c:	683b      	ldr	r3, [r7, #0]
 800518e:	68db      	ldr	r3, [r3, #12]
 8005190:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8005192:	683b      	ldr	r3, [r7, #0]
 8005194:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8005196:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8005198:	6979      	ldr	r1, [r7, #20]
 800519a:	3348      	adds	r3, #72	@ 0x48
 800519c:	00db      	lsls	r3, r3, #3
 800519e:	440b      	add	r3, r1
 80051a0:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 80051a2:	683b      	ldr	r3, [r7, #0]
 80051a4:	699b      	ldr	r3, [r3, #24]
 80051a6:	2b00      	cmp	r3, #0
 80051a8:	d109      	bne.n	80051be <HAL_CAN_ConfigFilter+0x13a>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 80051aa:	697b      	ldr	r3, [r7, #20]
 80051ac:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 80051b0:	68fb      	ldr	r3, [r7, #12]
 80051b2:	43db      	mvns	r3, r3
 80051b4:	401a      	ands	r2, r3
 80051b6:	697b      	ldr	r3, [r7, #20]
 80051b8:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
 80051bc:	e007      	b.n	80051ce <HAL_CAN_ConfigFilter+0x14a>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 80051be:	697b      	ldr	r3, [r7, #20]
 80051c0:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 80051c4:	68fb      	ldr	r3, [r7, #12]
 80051c6:	431a      	orrs	r2, r3
 80051c8:	697b      	ldr	r3, [r7, #20]
 80051ca:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 80051ce:	683b      	ldr	r3, [r7, #0]
 80051d0:	691b      	ldr	r3, [r3, #16]
 80051d2:	2b00      	cmp	r3, #0
 80051d4:	d109      	bne.n	80051ea <HAL_CAN_ConfigFilter+0x166>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 80051d6:	697b      	ldr	r3, [r7, #20]
 80051d8:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 80051dc:	68fb      	ldr	r3, [r7, #12]
 80051de:	43db      	mvns	r3, r3
 80051e0:	401a      	ands	r2, r3
 80051e2:	697b      	ldr	r3, [r7, #20]
 80051e4:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
 80051e8:	e007      	b.n	80051fa <HAL_CAN_ConfigFilter+0x176>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 80051ea:	697b      	ldr	r3, [r7, #20]
 80051ec:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 80051f0:	68fb      	ldr	r3, [r7, #12]
 80051f2:	431a      	orrs	r2, r3
 80051f4:	697b      	ldr	r3, [r7, #20]
 80051f6:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 80051fa:	683b      	ldr	r3, [r7, #0]
 80051fc:	6a1b      	ldr	r3, [r3, #32]
 80051fe:	2b01      	cmp	r3, #1
 8005200:	d107      	bne.n	8005212 <HAL_CAN_ConfigFilter+0x18e>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8005202:	697b      	ldr	r3, [r7, #20]
 8005204:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 8005208:	68fb      	ldr	r3, [r7, #12]
 800520a:	431a      	orrs	r2, r3
 800520c:	697b      	ldr	r3, [r7, #20]
 800520e:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8005212:	697b      	ldr	r3, [r7, #20]
 8005214:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8005218:	f023 0201 	bic.w	r2, r3, #1
 800521c:	697b      	ldr	r3, [r7, #20]
 800521e:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

    /* Return function status */
    return HAL_OK;
 8005222:	2300      	movs	r3, #0
 8005224:	e006      	b.n	8005234 <HAL_CAN_ConfigFilter+0x1b0>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800522a:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8005232:	2301      	movs	r3, #1
  }
}
 8005234:	4618      	mov	r0, r3
 8005236:	371c      	adds	r7, #28
 8005238:	46bd      	mov	sp, r7
 800523a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800523e:	4770      	bx	lr
 8005240:	40006400 	.word	0x40006400

08005244 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8005244:	b580      	push	{r7, lr}
 8005246:	b084      	sub	sp, #16
 8005248:	af00      	add	r7, sp, #0
 800524a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005252:	b2db      	uxtb	r3, r3
 8005254:	2b01      	cmp	r3, #1
 8005256:	d12e      	bne.n	80052b6 <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	2202      	movs	r2, #2
 800525c:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	681b      	ldr	r3, [r3, #0]
 8005264:	681a      	ldr	r2, [r3, #0]
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	681b      	ldr	r3, [r3, #0]
 800526a:	f022 0201 	bic.w	r2, r2, #1
 800526e:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8005270:	f7ff fddc 	bl	8004e2c <HAL_GetTick>
 8005274:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8005276:	e012      	b.n	800529e <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8005278:	f7ff fdd8 	bl	8004e2c <HAL_GetTick>
 800527c:	4602      	mov	r2, r0
 800527e:	68fb      	ldr	r3, [r7, #12]
 8005280:	1ad3      	subs	r3, r2, r3
 8005282:	2b0a      	cmp	r3, #10
 8005284:	d90b      	bls.n	800529e <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800528a:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	2205      	movs	r2, #5
 8005296:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 800529a:	2301      	movs	r3, #1
 800529c:	e012      	b.n	80052c4 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	681b      	ldr	r3, [r3, #0]
 80052a2:	685b      	ldr	r3, [r3, #4]
 80052a4:	f003 0301 	and.w	r3, r3, #1
 80052a8:	2b00      	cmp	r3, #0
 80052aa:	d1e5      	bne.n	8005278 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	2200      	movs	r2, #0
 80052b0:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Return function status */
    return HAL_OK;
 80052b2:	2300      	movs	r3, #0
 80052b4:	e006      	b.n	80052c4 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80052ba:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 80052c2:	2301      	movs	r3, #1
  }
}
 80052c4:	4618      	mov	r0, r3
 80052c6:	3710      	adds	r7, #16
 80052c8:	46bd      	mov	sp, r7
 80052ca:	bd80      	pop	{r7, pc}

080052cc <HAL_CAN_AddTxMessage>:
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, const CAN_TxHeaderTypeDef *pHeader,
                                       const uint8_t aData[], uint32_t *pTxMailbox)
{
 80052cc:	b480      	push	{r7}
 80052ce:	b089      	sub	sp, #36	@ 0x24
 80052d0:	af00      	add	r7, sp, #0
 80052d2:	60f8      	str	r0, [r7, #12]
 80052d4:	60b9      	str	r1, [r7, #8]
 80052d6:	607a      	str	r2, [r7, #4]
 80052d8:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 80052da:	68fb      	ldr	r3, [r7, #12]
 80052dc:	f893 3020 	ldrb.w	r3, [r3, #32]
 80052e0:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 80052e2:	68fb      	ldr	r3, [r7, #12]
 80052e4:	681b      	ldr	r3, [r3, #0]
 80052e6:	689b      	ldr	r3, [r3, #8]
 80052e8:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 80052ea:	7ffb      	ldrb	r3, [r7, #31]
 80052ec:	2b01      	cmp	r3, #1
 80052ee:	d003      	beq.n	80052f8 <HAL_CAN_AddTxMessage+0x2c>
 80052f0:	7ffb      	ldrb	r3, [r7, #31]
 80052f2:	2b02      	cmp	r3, #2
 80052f4:	f040 80ad 	bne.w	8005452 <HAL_CAN_AddTxMessage+0x186>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 80052f8:	69bb      	ldr	r3, [r7, #24]
 80052fa:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80052fe:	2b00      	cmp	r3, #0
 8005300:	d10a      	bne.n	8005318 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8005302:	69bb      	ldr	r3, [r7, #24]
 8005304:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8005308:	2b00      	cmp	r3, #0
 800530a:	d105      	bne.n	8005318 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 800530c:	69bb      	ldr	r3, [r7, #24]
 800530e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8005312:	2b00      	cmp	r3, #0
 8005314:	f000 8095 	beq.w	8005442 <HAL_CAN_AddTxMessage+0x176>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 8005318:	69bb      	ldr	r3, [r7, #24]
 800531a:	0e1b      	lsrs	r3, r3, #24
 800531c:	f003 0303 	and.w	r3, r3, #3
 8005320:	617b      	str	r3, [r7, #20]

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 8005322:	2201      	movs	r2, #1
 8005324:	697b      	ldr	r3, [r7, #20]
 8005326:	409a      	lsls	r2, r3
 8005328:	683b      	ldr	r3, [r7, #0]
 800532a:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 800532c:	68bb      	ldr	r3, [r7, #8]
 800532e:	689b      	ldr	r3, [r3, #8]
 8005330:	2b00      	cmp	r3, #0
 8005332:	d10d      	bne.n	8005350 <HAL_CAN_AddTxMessage+0x84>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8005334:	68bb      	ldr	r3, [r7, #8]
 8005336:	681b      	ldr	r3, [r3, #0]
 8005338:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 800533a:	68bb      	ldr	r3, [r7, #8]
 800533c:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 800533e:	68f9      	ldr	r1, [r7, #12]
 8005340:	6809      	ldr	r1, [r1, #0]
 8005342:	431a      	orrs	r2, r3
 8005344:	697b      	ldr	r3, [r7, #20]
 8005346:	3318      	adds	r3, #24
 8005348:	011b      	lsls	r3, r3, #4
 800534a:	440b      	add	r3, r1
 800534c:	601a      	str	r2, [r3, #0]
 800534e:	e00f      	b.n	8005370 <HAL_CAN_AddTxMessage+0xa4>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8005350:	68bb      	ldr	r3, [r7, #8]
 8005352:	685b      	ldr	r3, [r3, #4]
 8005354:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 8005356:	68bb      	ldr	r3, [r7, #8]
 8005358:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 800535a:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 800535c:	68bb      	ldr	r3, [r7, #8]
 800535e:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8005360:	68f9      	ldr	r1, [r7, #12]
 8005362:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 8005364:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8005366:	697b      	ldr	r3, [r7, #20]
 8005368:	3318      	adds	r3, #24
 800536a:	011b      	lsls	r3, r3, #4
 800536c:	440b      	add	r3, r1
 800536e:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 8005370:	68fb      	ldr	r3, [r7, #12]
 8005372:	6819      	ldr	r1, [r3, #0]
 8005374:	68bb      	ldr	r3, [r7, #8]
 8005376:	691a      	ldr	r2, [r3, #16]
 8005378:	697b      	ldr	r3, [r7, #20]
 800537a:	3318      	adds	r3, #24
 800537c:	011b      	lsls	r3, r3, #4
 800537e:	440b      	add	r3, r1
 8005380:	3304      	adds	r3, #4
 8005382:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 8005384:	68bb      	ldr	r3, [r7, #8]
 8005386:	7d1b      	ldrb	r3, [r3, #20]
 8005388:	2b01      	cmp	r3, #1
 800538a:	d111      	bne.n	80053b0 <HAL_CAN_AddTxMessage+0xe4>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 800538c:	68fb      	ldr	r3, [r7, #12]
 800538e:	681a      	ldr	r2, [r3, #0]
 8005390:	697b      	ldr	r3, [r7, #20]
 8005392:	3318      	adds	r3, #24
 8005394:	011b      	lsls	r3, r3, #4
 8005396:	4413      	add	r3, r2
 8005398:	3304      	adds	r3, #4
 800539a:	681b      	ldr	r3, [r3, #0]
 800539c:	68fa      	ldr	r2, [r7, #12]
 800539e:	6811      	ldr	r1, [r2, #0]
 80053a0:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80053a4:	697b      	ldr	r3, [r7, #20]
 80053a6:	3318      	adds	r3, #24
 80053a8:	011b      	lsls	r3, r3, #4
 80053aa:	440b      	add	r3, r1
 80053ac:	3304      	adds	r3, #4
 80053ae:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	3307      	adds	r3, #7
 80053b4:	781b      	ldrb	r3, [r3, #0]
 80053b6:	061a      	lsls	r2, r3, #24
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	3306      	adds	r3, #6
 80053bc:	781b      	ldrb	r3, [r3, #0]
 80053be:	041b      	lsls	r3, r3, #16
 80053c0:	431a      	orrs	r2, r3
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	3305      	adds	r3, #5
 80053c6:	781b      	ldrb	r3, [r3, #0]
 80053c8:	021b      	lsls	r3, r3, #8
 80053ca:	4313      	orrs	r3, r2
 80053cc:	687a      	ldr	r2, [r7, #4]
 80053ce:	3204      	adds	r2, #4
 80053d0:	7812      	ldrb	r2, [r2, #0]
 80053d2:	4610      	mov	r0, r2
 80053d4:	68fa      	ldr	r2, [r7, #12]
 80053d6:	6811      	ldr	r1, [r2, #0]
 80053d8:	ea43 0200 	orr.w	r2, r3, r0
 80053dc:	697b      	ldr	r3, [r7, #20]
 80053de:	011b      	lsls	r3, r3, #4
 80053e0:	440b      	add	r3, r1
 80053e2:	f503 73c6 	add.w	r3, r3, #396	@ 0x18c
 80053e6:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	3303      	adds	r3, #3
 80053ec:	781b      	ldrb	r3, [r3, #0]
 80053ee:	061a      	lsls	r2, r3, #24
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	3302      	adds	r3, #2
 80053f4:	781b      	ldrb	r3, [r3, #0]
 80053f6:	041b      	lsls	r3, r3, #16
 80053f8:	431a      	orrs	r2, r3
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	3301      	adds	r3, #1
 80053fe:	781b      	ldrb	r3, [r3, #0]
 8005400:	021b      	lsls	r3, r3, #8
 8005402:	4313      	orrs	r3, r2
 8005404:	687a      	ldr	r2, [r7, #4]
 8005406:	7812      	ldrb	r2, [r2, #0]
 8005408:	4610      	mov	r0, r2
 800540a:	68fa      	ldr	r2, [r7, #12]
 800540c:	6811      	ldr	r1, [r2, #0]
 800540e:	ea43 0200 	orr.w	r2, r3, r0
 8005412:	697b      	ldr	r3, [r7, #20]
 8005414:	011b      	lsls	r3, r3, #4
 8005416:	440b      	add	r3, r1
 8005418:	f503 73c4 	add.w	r3, r3, #392	@ 0x188
 800541c:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 800541e:	68fb      	ldr	r3, [r7, #12]
 8005420:	681a      	ldr	r2, [r3, #0]
 8005422:	697b      	ldr	r3, [r7, #20]
 8005424:	3318      	adds	r3, #24
 8005426:	011b      	lsls	r3, r3, #4
 8005428:	4413      	add	r3, r2
 800542a:	681b      	ldr	r3, [r3, #0]
 800542c:	68fa      	ldr	r2, [r7, #12]
 800542e:	6811      	ldr	r1, [r2, #0]
 8005430:	f043 0201 	orr.w	r2, r3, #1
 8005434:	697b      	ldr	r3, [r7, #20]
 8005436:	3318      	adds	r3, #24
 8005438:	011b      	lsls	r3, r3, #4
 800543a:	440b      	add	r3, r1
 800543c:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 800543e:	2300      	movs	r3, #0
 8005440:	e00e      	b.n	8005460 <HAL_CAN_AddTxMessage+0x194>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8005442:	68fb      	ldr	r3, [r7, #12]
 8005444:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005446:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 800544a:	68fb      	ldr	r3, [r7, #12]
 800544c:	625a      	str	r2, [r3, #36]	@ 0x24

      return HAL_ERROR;
 800544e:	2301      	movs	r3, #1
 8005450:	e006      	b.n	8005460 <HAL_CAN_AddTxMessage+0x194>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8005452:	68fb      	ldr	r3, [r7, #12]
 8005454:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005456:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 800545a:	68fb      	ldr	r3, [r7, #12]
 800545c:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 800545e:	2301      	movs	r3, #1
  }
}
 8005460:	4618      	mov	r0, r3
 8005462:	3724      	adds	r7, #36	@ 0x24
 8005464:	46bd      	mov	sp, r7
 8005466:	f85d 7b04 	ldr.w	r7, [sp], #4
 800546a:	4770      	bx	lr

0800546c <HAL_CAN_GetRxMessage>:
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo,
                                       CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 800546c:	b480      	push	{r7}
 800546e:	b087      	sub	sp, #28
 8005470:	af00      	add	r7, sp, #0
 8005472:	60f8      	str	r0, [r7, #12]
 8005474:	60b9      	str	r1, [r7, #8]
 8005476:	607a      	str	r2, [r7, #4]
 8005478:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 800547a:	68fb      	ldr	r3, [r7, #12]
 800547c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005480:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8005482:	7dfb      	ldrb	r3, [r7, #23]
 8005484:	2b01      	cmp	r3, #1
 8005486:	d003      	beq.n	8005490 <HAL_CAN_GetRxMessage+0x24>
 8005488:	7dfb      	ldrb	r3, [r7, #23]
 800548a:	2b02      	cmp	r3, #2
 800548c:	f040 8103 	bne.w	8005696 <HAL_CAN_GetRxMessage+0x22a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8005490:	68bb      	ldr	r3, [r7, #8]
 8005492:	2b00      	cmp	r3, #0
 8005494:	d10e      	bne.n	80054b4 <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 8005496:	68fb      	ldr	r3, [r7, #12]
 8005498:	681b      	ldr	r3, [r3, #0]
 800549a:	68db      	ldr	r3, [r3, #12]
 800549c:	f003 0303 	and.w	r3, r3, #3
 80054a0:	2b00      	cmp	r3, #0
 80054a2:	d116      	bne.n	80054d2 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 80054a4:	68fb      	ldr	r3, [r7, #12]
 80054a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80054a8:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 80054ac:	68fb      	ldr	r3, [r7, #12]
 80054ae:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 80054b0:	2301      	movs	r3, #1
 80054b2:	e0f7      	b.n	80056a4 <HAL_CAN_GetRxMessage+0x238>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 80054b4:	68fb      	ldr	r3, [r7, #12]
 80054b6:	681b      	ldr	r3, [r3, #0]
 80054b8:	691b      	ldr	r3, [r3, #16]
 80054ba:	f003 0303 	and.w	r3, r3, #3
 80054be:	2b00      	cmp	r3, #0
 80054c0:	d107      	bne.n	80054d2 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 80054c2:	68fb      	ldr	r3, [r7, #12]
 80054c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80054c6:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 80054ca:	68fb      	ldr	r3, [r7, #12]
 80054cc:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 80054ce:	2301      	movs	r3, #1
 80054d0:	e0e8      	b.n	80056a4 <HAL_CAN_GetRxMessage+0x238>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 80054d2:	68fb      	ldr	r3, [r7, #12]
 80054d4:	681a      	ldr	r2, [r3, #0]
 80054d6:	68bb      	ldr	r3, [r7, #8]
 80054d8:	331b      	adds	r3, #27
 80054da:	011b      	lsls	r3, r3, #4
 80054dc:	4413      	add	r3, r2
 80054de:	681b      	ldr	r3, [r3, #0]
 80054e0:	f003 0204 	and.w	r2, r3, #4
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	689b      	ldr	r3, [r3, #8]
 80054ec:	2b00      	cmp	r3, #0
 80054ee:	d10c      	bne.n	800550a <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 80054f0:	68fb      	ldr	r3, [r7, #12]
 80054f2:	681a      	ldr	r2, [r3, #0]
 80054f4:	68bb      	ldr	r3, [r7, #8]
 80054f6:	331b      	adds	r3, #27
 80054f8:	011b      	lsls	r3, r3, #4
 80054fa:	4413      	add	r3, r2
 80054fc:	681b      	ldr	r3, [r3, #0]
 80054fe:	0d5b      	lsrs	r3, r3, #21
 8005500:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	601a      	str	r2, [r3, #0]
 8005508:	e00b      	b.n	8005522 <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
                        hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 800550a:	68fb      	ldr	r3, [r7, #12]
 800550c:	681a      	ldr	r2, [r3, #0]
 800550e:	68bb      	ldr	r3, [r7, #8]
 8005510:	331b      	adds	r3, #27
 8005512:	011b      	lsls	r3, r3, #4
 8005514:	4413      	add	r3, r2
 8005516:	681b      	ldr	r3, [r3, #0]
 8005518:	08db      	lsrs	r3, r3, #3
 800551a:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 8005522:	68fb      	ldr	r3, [r7, #12]
 8005524:	681a      	ldr	r2, [r3, #0]
 8005526:	68bb      	ldr	r3, [r7, #8]
 8005528:	331b      	adds	r3, #27
 800552a:	011b      	lsls	r3, r3, #4
 800552c:	4413      	add	r3, r2
 800552e:	681b      	ldr	r3, [r3, #0]
 8005530:	f003 0202 	and.w	r2, r3, #2
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	60da      	str	r2, [r3, #12]
    if (((CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos) >= 8U)
 8005538:	68fb      	ldr	r3, [r7, #12]
 800553a:	681a      	ldr	r2, [r3, #0]
 800553c:	68bb      	ldr	r3, [r7, #8]
 800553e:	331b      	adds	r3, #27
 8005540:	011b      	lsls	r3, r3, #4
 8005542:	4413      	add	r3, r2
 8005544:	3304      	adds	r3, #4
 8005546:	681b      	ldr	r3, [r3, #0]
 8005548:	f003 0308 	and.w	r3, r3, #8
 800554c:	2b00      	cmp	r3, #0
 800554e:	d003      	beq.n	8005558 <HAL_CAN_GetRxMessage+0xec>
    {
      /* Truncate DLC to 8 if received field is over range */
      pHeader->DLC = 8U;
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	2208      	movs	r2, #8
 8005554:	611a      	str	r2, [r3, #16]
 8005556:	e00b      	b.n	8005570 <HAL_CAN_GetRxMessage+0x104>
    }
    else
    {
      pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 8005558:	68fb      	ldr	r3, [r7, #12]
 800555a:	681a      	ldr	r2, [r3, #0]
 800555c:	68bb      	ldr	r3, [r7, #8]
 800555e:	331b      	adds	r3, #27
 8005560:	011b      	lsls	r3, r3, #4
 8005562:	4413      	add	r3, r2
 8005564:	3304      	adds	r3, #4
 8005566:	681b      	ldr	r3, [r3, #0]
 8005568:	f003 020f 	and.w	r2, r3, #15
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	611a      	str	r2, [r3, #16]
    }
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8005570:	68fb      	ldr	r3, [r7, #12]
 8005572:	681a      	ldr	r2, [r3, #0]
 8005574:	68bb      	ldr	r3, [r7, #8]
 8005576:	331b      	adds	r3, #27
 8005578:	011b      	lsls	r3, r3, #4
 800557a:	4413      	add	r3, r2
 800557c:	3304      	adds	r3, #4
 800557e:	681b      	ldr	r3, [r3, #0]
 8005580:	0a1b      	lsrs	r3, r3, #8
 8005582:	b2da      	uxtb	r2, r3
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8005588:	68fb      	ldr	r3, [r7, #12]
 800558a:	681a      	ldr	r2, [r3, #0]
 800558c:	68bb      	ldr	r3, [r7, #8]
 800558e:	331b      	adds	r3, #27
 8005590:	011b      	lsls	r3, r3, #4
 8005592:	4413      	add	r3, r2
 8005594:	3304      	adds	r3, #4
 8005596:	681b      	ldr	r3, [r3, #0]
 8005598:	0c1b      	lsrs	r3, r3, #16
 800559a:	b29a      	uxth	r2, r3
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 80055a0:	68fb      	ldr	r3, [r7, #12]
 80055a2:	681a      	ldr	r2, [r3, #0]
 80055a4:	68bb      	ldr	r3, [r7, #8]
 80055a6:	011b      	lsls	r3, r3, #4
 80055a8:	4413      	add	r3, r2
 80055aa:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 80055ae:	681b      	ldr	r3, [r3, #0]
 80055b0:	b2da      	uxtb	r2, r3
 80055b2:	683b      	ldr	r3, [r7, #0]
 80055b4:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 80055b6:	68fb      	ldr	r3, [r7, #12]
 80055b8:	681a      	ldr	r2, [r3, #0]
 80055ba:	68bb      	ldr	r3, [r7, #8]
 80055bc:	011b      	lsls	r3, r3, #4
 80055be:	4413      	add	r3, r2
 80055c0:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 80055c4:	681b      	ldr	r3, [r3, #0]
 80055c6:	0a1a      	lsrs	r2, r3, #8
 80055c8:	683b      	ldr	r3, [r7, #0]
 80055ca:	3301      	adds	r3, #1
 80055cc:	b2d2      	uxtb	r2, r2
 80055ce:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 80055d0:	68fb      	ldr	r3, [r7, #12]
 80055d2:	681a      	ldr	r2, [r3, #0]
 80055d4:	68bb      	ldr	r3, [r7, #8]
 80055d6:	011b      	lsls	r3, r3, #4
 80055d8:	4413      	add	r3, r2
 80055da:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 80055de:	681b      	ldr	r3, [r3, #0]
 80055e0:	0c1a      	lsrs	r2, r3, #16
 80055e2:	683b      	ldr	r3, [r7, #0]
 80055e4:	3302      	adds	r3, #2
 80055e6:	b2d2      	uxtb	r2, r2
 80055e8:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 80055ea:	68fb      	ldr	r3, [r7, #12]
 80055ec:	681a      	ldr	r2, [r3, #0]
 80055ee:	68bb      	ldr	r3, [r7, #8]
 80055f0:	011b      	lsls	r3, r3, #4
 80055f2:	4413      	add	r3, r2
 80055f4:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 80055f8:	681b      	ldr	r3, [r3, #0]
 80055fa:	0e1a      	lsrs	r2, r3, #24
 80055fc:	683b      	ldr	r3, [r7, #0]
 80055fe:	3303      	adds	r3, #3
 8005600:	b2d2      	uxtb	r2, r2
 8005602:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 8005604:	68fb      	ldr	r3, [r7, #12]
 8005606:	681a      	ldr	r2, [r3, #0]
 8005608:	68bb      	ldr	r3, [r7, #8]
 800560a:	011b      	lsls	r3, r3, #4
 800560c:	4413      	add	r3, r2
 800560e:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8005612:	681a      	ldr	r2, [r3, #0]
 8005614:	683b      	ldr	r3, [r7, #0]
 8005616:	3304      	adds	r3, #4
 8005618:	b2d2      	uxtb	r2, r2
 800561a:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 800561c:	68fb      	ldr	r3, [r7, #12]
 800561e:	681a      	ldr	r2, [r3, #0]
 8005620:	68bb      	ldr	r3, [r7, #8]
 8005622:	011b      	lsls	r3, r3, #4
 8005624:	4413      	add	r3, r2
 8005626:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 800562a:	681b      	ldr	r3, [r3, #0]
 800562c:	0a1a      	lsrs	r2, r3, #8
 800562e:	683b      	ldr	r3, [r7, #0]
 8005630:	3305      	adds	r3, #5
 8005632:	b2d2      	uxtb	r2, r2
 8005634:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 8005636:	68fb      	ldr	r3, [r7, #12]
 8005638:	681a      	ldr	r2, [r3, #0]
 800563a:	68bb      	ldr	r3, [r7, #8]
 800563c:	011b      	lsls	r3, r3, #4
 800563e:	4413      	add	r3, r2
 8005640:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8005644:	681b      	ldr	r3, [r3, #0]
 8005646:	0c1a      	lsrs	r2, r3, #16
 8005648:	683b      	ldr	r3, [r7, #0]
 800564a:	3306      	adds	r3, #6
 800564c:	b2d2      	uxtb	r2, r2
 800564e:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 8005650:	68fb      	ldr	r3, [r7, #12]
 8005652:	681a      	ldr	r2, [r3, #0]
 8005654:	68bb      	ldr	r3, [r7, #8]
 8005656:	011b      	lsls	r3, r3, #4
 8005658:	4413      	add	r3, r2
 800565a:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 800565e:	681b      	ldr	r3, [r3, #0]
 8005660:	0e1a      	lsrs	r2, r3, #24
 8005662:	683b      	ldr	r3, [r7, #0]
 8005664:	3307      	adds	r3, #7
 8005666:	b2d2      	uxtb	r2, r2
 8005668:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 800566a:	68bb      	ldr	r3, [r7, #8]
 800566c:	2b00      	cmp	r3, #0
 800566e:	d108      	bne.n	8005682 <HAL_CAN_GetRxMessage+0x216>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 8005670:	68fb      	ldr	r3, [r7, #12]
 8005672:	681b      	ldr	r3, [r3, #0]
 8005674:	68da      	ldr	r2, [r3, #12]
 8005676:	68fb      	ldr	r3, [r7, #12]
 8005678:	681b      	ldr	r3, [r3, #0]
 800567a:	f042 0220 	orr.w	r2, r2, #32
 800567e:	60da      	str	r2, [r3, #12]
 8005680:	e007      	b.n	8005692 <HAL_CAN_GetRxMessage+0x226>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 8005682:	68fb      	ldr	r3, [r7, #12]
 8005684:	681b      	ldr	r3, [r3, #0]
 8005686:	691a      	ldr	r2, [r3, #16]
 8005688:	68fb      	ldr	r3, [r7, #12]
 800568a:	681b      	ldr	r3, [r3, #0]
 800568c:	f042 0220 	orr.w	r2, r2, #32
 8005690:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 8005692:	2300      	movs	r3, #0
 8005694:	e006      	b.n	80056a4 <HAL_CAN_GetRxMessage+0x238>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8005696:	68fb      	ldr	r3, [r7, #12]
 8005698:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800569a:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 800569e:	68fb      	ldr	r3, [r7, #12]
 80056a0:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 80056a2:	2301      	movs	r3, #1
  }
}
 80056a4:	4618      	mov	r0, r3
 80056a6:	371c      	adds	r7, #28
 80056a8:	46bd      	mov	sp, r7
 80056aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056ae:	4770      	bx	lr

080056b0 <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 80056b0:	b480      	push	{r7}
 80056b2:	b085      	sub	sp, #20
 80056b4:	af00      	add	r7, sp, #0
 80056b6:	6078      	str	r0, [r7, #4]
 80056b8:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	f893 3020 	ldrb.w	r3, [r3, #32]
 80056c0:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 80056c2:	7bfb      	ldrb	r3, [r7, #15]
 80056c4:	2b01      	cmp	r3, #1
 80056c6:	d002      	beq.n	80056ce <HAL_CAN_ActivateNotification+0x1e>
 80056c8:	7bfb      	ldrb	r3, [r7, #15]
 80056ca:	2b02      	cmp	r3, #2
 80056cc:	d109      	bne.n	80056e2 <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	681b      	ldr	r3, [r3, #0]
 80056d2:	6959      	ldr	r1, [r3, #20]
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	681b      	ldr	r3, [r3, #0]
 80056d8:	683a      	ldr	r2, [r7, #0]
 80056da:	430a      	orrs	r2, r1
 80056dc:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 80056de:	2300      	movs	r3, #0
 80056e0:	e006      	b.n	80056f0 <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80056e6:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 80056ee:	2301      	movs	r3, #1
  }
}
 80056f0:	4618      	mov	r0, r3
 80056f2:	3714      	adds	r7, #20
 80056f4:	46bd      	mov	sp, r7
 80056f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056fa:	4770      	bx	lr

080056fc <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 80056fc:	b580      	push	{r7, lr}
 80056fe:	b08a      	sub	sp, #40	@ 0x28
 8005700:	af00      	add	r7, sp, #0
 8005702:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 8005704:	2300      	movs	r3, #0
 8005706:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	681b      	ldr	r3, [r3, #0]
 800570c:	695b      	ldr	r3, [r3, #20]
 800570e:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	681b      	ldr	r3, [r3, #0]
 8005714:	685b      	ldr	r3, [r3, #4]
 8005716:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	681b      	ldr	r3, [r3, #0]
 800571c:	689b      	ldr	r3, [r3, #8]
 800571e:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	681b      	ldr	r3, [r3, #0]
 8005724:	68db      	ldr	r3, [r3, #12]
 8005726:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	681b      	ldr	r3, [r3, #0]
 800572c:	691b      	ldr	r3, [r3, #16]
 800572e:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	681b      	ldr	r3, [r3, #0]
 8005734:	699b      	ldr	r3, [r3, #24]
 8005736:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 8005738:	6a3b      	ldr	r3, [r7, #32]
 800573a:	f003 0301 	and.w	r3, r3, #1
 800573e:	2b00      	cmp	r3, #0
 8005740:	d07c      	beq.n	800583c <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 8005742:	69bb      	ldr	r3, [r7, #24]
 8005744:	f003 0301 	and.w	r3, r3, #1
 8005748:	2b00      	cmp	r3, #0
 800574a:	d023      	beq.n	8005794 <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	681b      	ldr	r3, [r3, #0]
 8005750:	2201      	movs	r2, #1
 8005752:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 8005754:	69bb      	ldr	r3, [r7, #24]
 8005756:	f003 0302 	and.w	r3, r3, #2
 800575a:	2b00      	cmp	r3, #0
 800575c:	d003      	beq.n	8005766 <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 800575e:	6878      	ldr	r0, [r7, #4]
 8005760:	f000 f983 	bl	8005a6a <HAL_CAN_TxMailbox0CompleteCallback>
 8005764:	e016      	b.n	8005794 <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 8005766:	69bb      	ldr	r3, [r7, #24]
 8005768:	f003 0304 	and.w	r3, r3, #4
 800576c:	2b00      	cmp	r3, #0
 800576e:	d004      	beq.n	800577a <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8005770:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005772:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8005776:	627b      	str	r3, [r7, #36]	@ 0x24
 8005778:	e00c      	b.n	8005794 <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 800577a:	69bb      	ldr	r3, [r7, #24]
 800577c:	f003 0308 	and.w	r3, r3, #8
 8005780:	2b00      	cmp	r3, #0
 8005782:	d004      	beq.n	800578e <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 8005784:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005786:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800578a:	627b      	str	r3, [r7, #36]	@ 0x24
 800578c:	e002      	b.n	8005794 <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 800578e:	6878      	ldr	r0, [r7, #4]
 8005790:	f000 f989 	bl	8005aa6 <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 8005794:	69bb      	ldr	r3, [r7, #24]
 8005796:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800579a:	2b00      	cmp	r3, #0
 800579c:	d024      	beq.n	80057e8 <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	681b      	ldr	r3, [r3, #0]
 80057a2:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80057a6:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 80057a8:	69bb      	ldr	r3, [r7, #24]
 80057aa:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80057ae:	2b00      	cmp	r3, #0
 80057b0:	d003      	beq.n	80057ba <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 80057b2:	6878      	ldr	r0, [r7, #4]
 80057b4:	f000 f963 	bl	8005a7e <HAL_CAN_TxMailbox1CompleteCallback>
 80057b8:	e016      	b.n	80057e8 <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 80057ba:	69bb      	ldr	r3, [r7, #24]
 80057bc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80057c0:	2b00      	cmp	r3, #0
 80057c2:	d004      	beq.n	80057ce <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 80057c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80057c6:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80057ca:	627b      	str	r3, [r7, #36]	@ 0x24
 80057cc:	e00c      	b.n	80057e8 <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 80057ce:	69bb      	ldr	r3, [r7, #24]
 80057d0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80057d4:	2b00      	cmp	r3, #0
 80057d6:	d004      	beq.n	80057e2 <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 80057d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80057da:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80057de:	627b      	str	r3, [r7, #36]	@ 0x24
 80057e0:	e002      	b.n	80057e8 <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 80057e2:	6878      	ldr	r0, [r7, #4]
 80057e4:	f000 f969 	bl	8005aba <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 80057e8:	69bb      	ldr	r3, [r7, #24]
 80057ea:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80057ee:	2b00      	cmp	r3, #0
 80057f0:	d024      	beq.n	800583c <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	681b      	ldr	r3, [r3, #0]
 80057f6:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 80057fa:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 80057fc:	69bb      	ldr	r3, [r7, #24]
 80057fe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005802:	2b00      	cmp	r3, #0
 8005804:	d003      	beq.n	800580e <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 8005806:	6878      	ldr	r0, [r7, #4]
 8005808:	f000 f943 	bl	8005a92 <HAL_CAN_TxMailbox2CompleteCallback>
 800580c:	e016      	b.n	800583c <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 800580e:	69bb      	ldr	r3, [r7, #24]
 8005810:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005814:	2b00      	cmp	r3, #0
 8005816:	d004      	beq.n	8005822 <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 8005818:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800581a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800581e:	627b      	str	r3, [r7, #36]	@ 0x24
 8005820:	e00c      	b.n	800583c <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 8005822:	69bb      	ldr	r3, [r7, #24]
 8005824:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8005828:	2b00      	cmp	r3, #0
 800582a:	d004      	beq.n	8005836 <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 800582c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800582e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005832:	627b      	str	r3, [r7, #36]	@ 0x24
 8005834:	e002      	b.n	800583c <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 8005836:	6878      	ldr	r0, [r7, #4]
 8005838:	f000 f949 	bl	8005ace <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 800583c:	6a3b      	ldr	r3, [r7, #32]
 800583e:	f003 0308 	and.w	r3, r3, #8
 8005842:	2b00      	cmp	r3, #0
 8005844:	d00c      	beq.n	8005860 <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 8005846:	697b      	ldr	r3, [r7, #20]
 8005848:	f003 0310 	and.w	r3, r3, #16
 800584c:	2b00      	cmp	r3, #0
 800584e:	d007      	beq.n	8005860 <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8005850:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005852:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8005856:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	681b      	ldr	r3, [r3, #0]
 800585c:	2210      	movs	r2, #16
 800585e:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 8005860:	6a3b      	ldr	r3, [r7, #32]
 8005862:	f003 0304 	and.w	r3, r3, #4
 8005866:	2b00      	cmp	r3, #0
 8005868:	d00b      	beq.n	8005882 <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 800586a:	697b      	ldr	r3, [r7, #20]
 800586c:	f003 0308 	and.w	r3, r3, #8
 8005870:	2b00      	cmp	r3, #0
 8005872:	d006      	beq.n	8005882 <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	681b      	ldr	r3, [r3, #0]
 8005878:	2208      	movs	r2, #8
 800587a:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 800587c:	6878      	ldr	r0, [r7, #4]
 800587e:	f000 f930 	bl	8005ae2 <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 8005882:	6a3b      	ldr	r3, [r7, #32]
 8005884:	f003 0302 	and.w	r3, r3, #2
 8005888:	2b00      	cmp	r3, #0
 800588a:	d009      	beq.n	80058a0 <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	681b      	ldr	r3, [r3, #0]
 8005890:	68db      	ldr	r3, [r3, #12]
 8005892:	f003 0303 	and.w	r3, r3, #3
 8005896:	2b00      	cmp	r3, #0
 8005898:	d002      	beq.n	80058a0 <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 800589a:	6878      	ldr	r0, [r7, #4]
 800589c:	f7fb f9ba 	bl	8000c14 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 80058a0:	6a3b      	ldr	r3, [r7, #32]
 80058a2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80058a6:	2b00      	cmp	r3, #0
 80058a8:	d00c      	beq.n	80058c4 <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 80058aa:	693b      	ldr	r3, [r7, #16]
 80058ac:	f003 0310 	and.w	r3, r3, #16
 80058b0:	2b00      	cmp	r3, #0
 80058b2:	d007      	beq.n	80058c4 <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 80058b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80058b6:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80058ba:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	681b      	ldr	r3, [r3, #0]
 80058c0:	2210      	movs	r2, #16
 80058c2:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 80058c4:	6a3b      	ldr	r3, [r7, #32]
 80058c6:	f003 0320 	and.w	r3, r3, #32
 80058ca:	2b00      	cmp	r3, #0
 80058cc:	d00b      	beq.n	80058e6 <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 80058ce:	693b      	ldr	r3, [r7, #16]
 80058d0:	f003 0308 	and.w	r3, r3, #8
 80058d4:	2b00      	cmp	r3, #0
 80058d6:	d006      	beq.n	80058e6 <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	681b      	ldr	r3, [r3, #0]
 80058dc:	2208      	movs	r2, #8
 80058de:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 80058e0:	6878      	ldr	r0, [r7, #4]
 80058e2:	f000 f912 	bl	8005b0a <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 80058e6:	6a3b      	ldr	r3, [r7, #32]
 80058e8:	f003 0310 	and.w	r3, r3, #16
 80058ec:	2b00      	cmp	r3, #0
 80058ee:	d009      	beq.n	8005904 <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	681b      	ldr	r3, [r3, #0]
 80058f4:	691b      	ldr	r3, [r3, #16]
 80058f6:	f003 0303 	and.w	r3, r3, #3
 80058fa:	2b00      	cmp	r3, #0
 80058fc:	d002      	beq.n	8005904 <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 80058fe:	6878      	ldr	r0, [r7, #4]
 8005900:	f000 f8f9 	bl	8005af6 <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 8005904:	6a3b      	ldr	r3, [r7, #32]
 8005906:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800590a:	2b00      	cmp	r3, #0
 800590c:	d00b      	beq.n	8005926 <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 800590e:	69fb      	ldr	r3, [r7, #28]
 8005910:	f003 0310 	and.w	r3, r3, #16
 8005914:	2b00      	cmp	r3, #0
 8005916:	d006      	beq.n	8005926 <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	681b      	ldr	r3, [r3, #0]
 800591c:	2210      	movs	r2, #16
 800591e:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 8005920:	6878      	ldr	r0, [r7, #4]
 8005922:	f000 f8fc 	bl	8005b1e <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 8005926:	6a3b      	ldr	r3, [r7, #32]
 8005928:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800592c:	2b00      	cmp	r3, #0
 800592e:	d00b      	beq.n	8005948 <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 8005930:	69fb      	ldr	r3, [r7, #28]
 8005932:	f003 0308 	and.w	r3, r3, #8
 8005936:	2b00      	cmp	r3, #0
 8005938:	d006      	beq.n	8005948 <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	681b      	ldr	r3, [r3, #0]
 800593e:	2208      	movs	r2, #8
 8005940:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 8005942:	6878      	ldr	r0, [r7, #4]
 8005944:	f000 f8f5 	bl	8005b32 <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 8005948:	6a3b      	ldr	r3, [r7, #32]
 800594a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800594e:	2b00      	cmp	r3, #0
 8005950:	d07b      	beq.n	8005a4a <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 8005952:	69fb      	ldr	r3, [r7, #28]
 8005954:	f003 0304 	and.w	r3, r3, #4
 8005958:	2b00      	cmp	r3, #0
 800595a:	d072      	beq.n	8005a42 <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 800595c:	6a3b      	ldr	r3, [r7, #32]
 800595e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005962:	2b00      	cmp	r3, #0
 8005964:	d008      	beq.n	8005978 <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 8005966:	68fb      	ldr	r3, [r7, #12]
 8005968:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 800596c:	2b00      	cmp	r3, #0
 800596e:	d003      	beq.n	8005978 <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 8005970:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005972:	f043 0301 	orr.w	r3, r3, #1
 8005976:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8005978:	6a3b      	ldr	r3, [r7, #32]
 800597a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800597e:	2b00      	cmp	r3, #0
 8005980:	d008      	beq.n	8005994 <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 8005982:	68fb      	ldr	r3, [r7, #12]
 8005984:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8005988:	2b00      	cmp	r3, #0
 800598a:	d003      	beq.n	8005994 <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 800598c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800598e:	f043 0302 	orr.w	r3, r3, #2
 8005992:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8005994:	6a3b      	ldr	r3, [r7, #32]
 8005996:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800599a:	2b00      	cmp	r3, #0
 800599c:	d008      	beq.n	80059b0 <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 800599e:	68fb      	ldr	r3, [r7, #12]
 80059a0:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 80059a4:	2b00      	cmp	r3, #0
 80059a6:	d003      	beq.n	80059b0 <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 80059a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80059aa:	f043 0304 	orr.w	r3, r3, #4
 80059ae:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 80059b0:	6a3b      	ldr	r3, [r7, #32]
 80059b2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80059b6:	2b00      	cmp	r3, #0
 80059b8:	d043      	beq.n	8005a42 <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 80059ba:	68fb      	ldr	r3, [r7, #12]
 80059bc:	f003 0370 	and.w	r3, r3, #112	@ 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 80059c0:	2b00      	cmp	r3, #0
 80059c2:	d03e      	beq.n	8005a42 <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 80059c4:	68fb      	ldr	r3, [r7, #12]
 80059c6:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80059ca:	2b60      	cmp	r3, #96	@ 0x60
 80059cc:	d02b      	beq.n	8005a26 <HAL_CAN_IRQHandler+0x32a>
 80059ce:	2b60      	cmp	r3, #96	@ 0x60
 80059d0:	d82e      	bhi.n	8005a30 <HAL_CAN_IRQHandler+0x334>
 80059d2:	2b50      	cmp	r3, #80	@ 0x50
 80059d4:	d022      	beq.n	8005a1c <HAL_CAN_IRQHandler+0x320>
 80059d6:	2b50      	cmp	r3, #80	@ 0x50
 80059d8:	d82a      	bhi.n	8005a30 <HAL_CAN_IRQHandler+0x334>
 80059da:	2b40      	cmp	r3, #64	@ 0x40
 80059dc:	d019      	beq.n	8005a12 <HAL_CAN_IRQHandler+0x316>
 80059de:	2b40      	cmp	r3, #64	@ 0x40
 80059e0:	d826      	bhi.n	8005a30 <HAL_CAN_IRQHandler+0x334>
 80059e2:	2b30      	cmp	r3, #48	@ 0x30
 80059e4:	d010      	beq.n	8005a08 <HAL_CAN_IRQHandler+0x30c>
 80059e6:	2b30      	cmp	r3, #48	@ 0x30
 80059e8:	d822      	bhi.n	8005a30 <HAL_CAN_IRQHandler+0x334>
 80059ea:	2b10      	cmp	r3, #16
 80059ec:	d002      	beq.n	80059f4 <HAL_CAN_IRQHandler+0x2f8>
 80059ee:	2b20      	cmp	r3, #32
 80059f0:	d005      	beq.n	80059fe <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 80059f2:	e01d      	b.n	8005a30 <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 80059f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80059f6:	f043 0308 	orr.w	r3, r3, #8
 80059fa:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 80059fc:	e019      	b.n	8005a32 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 80059fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a00:	f043 0310 	orr.w	r3, r3, #16
 8005a04:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8005a06:	e014      	b.n	8005a32 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 8005a08:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a0a:	f043 0320 	orr.w	r3, r3, #32
 8005a0e:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8005a10:	e00f      	b.n	8005a32 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 8005a12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a14:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005a18:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8005a1a:	e00a      	b.n	8005a32 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 8005a1c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a1e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005a22:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8005a24:	e005      	b.n	8005a32 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 8005a26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a28:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005a2c:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8005a2e:	e000      	b.n	8005a32 <HAL_CAN_IRQHandler+0x336>
            break;
 8005a30:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	681b      	ldr	r3, [r3, #0]
 8005a36:	699a      	ldr	r2, [r3, #24]
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	681b      	ldr	r3, [r3, #0]
 8005a3c:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 8005a40:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	681b      	ldr	r3, [r3, #0]
 8005a46:	2204      	movs	r2, #4
 8005a48:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 8005a4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a4c:	2b00      	cmp	r3, #0
 8005a4e:	d008      	beq.n	8005a62 <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005a54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a56:	431a      	orrs	r2, r3
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	625a      	str	r2, [r3, #36]	@ 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 8005a5c:	6878      	ldr	r0, [r7, #4]
 8005a5e:	f000 f872 	bl	8005b46 <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 8005a62:	bf00      	nop
 8005a64:	3728      	adds	r7, #40	@ 0x28
 8005a66:	46bd      	mov	sp, r7
 8005a68:	bd80      	pop	{r7, pc}

08005a6a <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8005a6a:	b480      	push	{r7}
 8005a6c:	b083      	sub	sp, #12
 8005a6e:	af00      	add	r7, sp, #0
 8005a70:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 8005a72:	bf00      	nop
 8005a74:	370c      	adds	r7, #12
 8005a76:	46bd      	mov	sp, r7
 8005a78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a7c:	4770      	bx	lr

08005a7e <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8005a7e:	b480      	push	{r7}
 8005a80:	b083      	sub	sp, #12
 8005a82:	af00      	add	r7, sp, #0
 8005a84:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 8005a86:	bf00      	nop
 8005a88:	370c      	adds	r7, #12
 8005a8a:	46bd      	mov	sp, r7
 8005a8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a90:	4770      	bx	lr

08005a92 <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8005a92:	b480      	push	{r7}
 8005a94:	b083      	sub	sp, #12
 8005a96:	af00      	add	r7, sp, #0
 8005a98:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 8005a9a:	bf00      	nop
 8005a9c:	370c      	adds	r7, #12
 8005a9e:	46bd      	mov	sp, r7
 8005aa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005aa4:	4770      	bx	lr

08005aa6 <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 8005aa6:	b480      	push	{r7}
 8005aa8:	b083      	sub	sp, #12
 8005aaa:	af00      	add	r7, sp, #0
 8005aac:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 8005aae:	bf00      	nop
 8005ab0:	370c      	adds	r7, #12
 8005ab2:	46bd      	mov	sp, r7
 8005ab4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ab8:	4770      	bx	lr

08005aba <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 8005aba:	b480      	push	{r7}
 8005abc:	b083      	sub	sp, #12
 8005abe:	af00      	add	r7, sp, #0
 8005ac0:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 8005ac2:	bf00      	nop
 8005ac4:	370c      	adds	r7, #12
 8005ac6:	46bd      	mov	sp, r7
 8005ac8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005acc:	4770      	bx	lr

08005ace <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 8005ace:	b480      	push	{r7}
 8005ad0:	b083      	sub	sp, #12
 8005ad2:	af00      	add	r7, sp, #0
 8005ad4:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 8005ad6:	bf00      	nop
 8005ad8:	370c      	adds	r7, #12
 8005ada:	46bd      	mov	sp, r7
 8005adc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ae0:	4770      	bx	lr

08005ae2 <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 8005ae2:	b480      	push	{r7}
 8005ae4:	b083      	sub	sp, #12
 8005ae6:	af00      	add	r7, sp, #0
 8005ae8:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 8005aea:	bf00      	nop
 8005aec:	370c      	adds	r7, #12
 8005aee:	46bd      	mov	sp, r7
 8005af0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005af4:	4770      	bx	lr

08005af6 <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8005af6:	b480      	push	{r7}
 8005af8:	b083      	sub	sp, #12
 8005afa:	af00      	add	r7, sp, #0
 8005afc:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 8005afe:	bf00      	nop
 8005b00:	370c      	adds	r7, #12
 8005b02:	46bd      	mov	sp, r7
 8005b04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b08:	4770      	bx	lr

08005b0a <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 8005b0a:	b480      	push	{r7}
 8005b0c:	b083      	sub	sp, #12
 8005b0e:	af00      	add	r7, sp, #0
 8005b10:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 8005b12:	bf00      	nop
 8005b14:	370c      	adds	r7, #12
 8005b16:	46bd      	mov	sp, r7
 8005b18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b1c:	4770      	bx	lr

08005b1e <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 8005b1e:	b480      	push	{r7}
 8005b20:	b083      	sub	sp, #12
 8005b22:	af00      	add	r7, sp, #0
 8005b24:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 8005b26:	bf00      	nop
 8005b28:	370c      	adds	r7, #12
 8005b2a:	46bd      	mov	sp, r7
 8005b2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b30:	4770      	bx	lr

08005b32 <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 8005b32:	b480      	push	{r7}
 8005b34:	b083      	sub	sp, #12
 8005b36:	af00      	add	r7, sp, #0
 8005b38:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 8005b3a:	bf00      	nop
 8005b3c:	370c      	adds	r7, #12
 8005b3e:	46bd      	mov	sp, r7
 8005b40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b44:	4770      	bx	lr

08005b46 <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 8005b46:	b480      	push	{r7}
 8005b48:	b083      	sub	sp, #12
 8005b4a:	af00      	add	r7, sp, #0
 8005b4c:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 8005b4e:	bf00      	nop
 8005b50:	370c      	adds	r7, #12
 8005b52:	46bd      	mov	sp, r7
 8005b54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b58:	4770      	bx	lr
	...

08005b5c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005b5c:	b480      	push	{r7}
 8005b5e:	b085      	sub	sp, #20
 8005b60:	af00      	add	r7, sp, #0
 8005b62:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	f003 0307 	and.w	r3, r3, #7
 8005b6a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8005b6c:	4b0c      	ldr	r3, [pc, #48]	@ (8005ba0 <__NVIC_SetPriorityGrouping+0x44>)
 8005b6e:	68db      	ldr	r3, [r3, #12]
 8005b70:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8005b72:	68ba      	ldr	r2, [r7, #8]
 8005b74:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8005b78:	4013      	ands	r3, r2
 8005b7a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8005b7c:	68fb      	ldr	r3, [r7, #12]
 8005b7e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8005b80:	68bb      	ldr	r3, [r7, #8]
 8005b82:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8005b84:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8005b88:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005b8c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8005b8e:	4a04      	ldr	r2, [pc, #16]	@ (8005ba0 <__NVIC_SetPriorityGrouping+0x44>)
 8005b90:	68bb      	ldr	r3, [r7, #8]
 8005b92:	60d3      	str	r3, [r2, #12]
}
 8005b94:	bf00      	nop
 8005b96:	3714      	adds	r7, #20
 8005b98:	46bd      	mov	sp, r7
 8005b9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b9e:	4770      	bx	lr
 8005ba0:	e000ed00 	.word	0xe000ed00

08005ba4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8005ba4:	b480      	push	{r7}
 8005ba6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8005ba8:	4b04      	ldr	r3, [pc, #16]	@ (8005bbc <__NVIC_GetPriorityGrouping+0x18>)
 8005baa:	68db      	ldr	r3, [r3, #12]
 8005bac:	0a1b      	lsrs	r3, r3, #8
 8005bae:	f003 0307 	and.w	r3, r3, #7
}
 8005bb2:	4618      	mov	r0, r3
 8005bb4:	46bd      	mov	sp, r7
 8005bb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bba:	4770      	bx	lr
 8005bbc:	e000ed00 	.word	0xe000ed00

08005bc0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005bc0:	b480      	push	{r7}
 8005bc2:	b083      	sub	sp, #12
 8005bc4:	af00      	add	r7, sp, #0
 8005bc6:	4603      	mov	r3, r0
 8005bc8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005bca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005bce:	2b00      	cmp	r3, #0
 8005bd0:	db0b      	blt.n	8005bea <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005bd2:	79fb      	ldrb	r3, [r7, #7]
 8005bd4:	f003 021f 	and.w	r2, r3, #31
 8005bd8:	4907      	ldr	r1, [pc, #28]	@ (8005bf8 <__NVIC_EnableIRQ+0x38>)
 8005bda:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005bde:	095b      	lsrs	r3, r3, #5
 8005be0:	2001      	movs	r0, #1
 8005be2:	fa00 f202 	lsl.w	r2, r0, r2
 8005be6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8005bea:	bf00      	nop
 8005bec:	370c      	adds	r7, #12
 8005bee:	46bd      	mov	sp, r7
 8005bf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bf4:	4770      	bx	lr
 8005bf6:	bf00      	nop
 8005bf8:	e000e100 	.word	0xe000e100

08005bfc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8005bfc:	b480      	push	{r7}
 8005bfe:	b083      	sub	sp, #12
 8005c00:	af00      	add	r7, sp, #0
 8005c02:	4603      	mov	r3, r0
 8005c04:	6039      	str	r1, [r7, #0]
 8005c06:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005c08:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005c0c:	2b00      	cmp	r3, #0
 8005c0e:	db0a      	blt.n	8005c26 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005c10:	683b      	ldr	r3, [r7, #0]
 8005c12:	b2da      	uxtb	r2, r3
 8005c14:	490c      	ldr	r1, [pc, #48]	@ (8005c48 <__NVIC_SetPriority+0x4c>)
 8005c16:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005c1a:	0112      	lsls	r2, r2, #4
 8005c1c:	b2d2      	uxtb	r2, r2
 8005c1e:	440b      	add	r3, r1
 8005c20:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8005c24:	e00a      	b.n	8005c3c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005c26:	683b      	ldr	r3, [r7, #0]
 8005c28:	b2da      	uxtb	r2, r3
 8005c2a:	4908      	ldr	r1, [pc, #32]	@ (8005c4c <__NVIC_SetPriority+0x50>)
 8005c2c:	79fb      	ldrb	r3, [r7, #7]
 8005c2e:	f003 030f 	and.w	r3, r3, #15
 8005c32:	3b04      	subs	r3, #4
 8005c34:	0112      	lsls	r2, r2, #4
 8005c36:	b2d2      	uxtb	r2, r2
 8005c38:	440b      	add	r3, r1
 8005c3a:	761a      	strb	r2, [r3, #24]
}
 8005c3c:	bf00      	nop
 8005c3e:	370c      	adds	r7, #12
 8005c40:	46bd      	mov	sp, r7
 8005c42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c46:	4770      	bx	lr
 8005c48:	e000e100 	.word	0xe000e100
 8005c4c:	e000ed00 	.word	0xe000ed00

08005c50 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005c50:	b480      	push	{r7}
 8005c52:	b089      	sub	sp, #36	@ 0x24
 8005c54:	af00      	add	r7, sp, #0
 8005c56:	60f8      	str	r0, [r7, #12]
 8005c58:	60b9      	str	r1, [r7, #8]
 8005c5a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8005c5c:	68fb      	ldr	r3, [r7, #12]
 8005c5e:	f003 0307 	and.w	r3, r3, #7
 8005c62:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005c64:	69fb      	ldr	r3, [r7, #28]
 8005c66:	f1c3 0307 	rsb	r3, r3, #7
 8005c6a:	2b04      	cmp	r3, #4
 8005c6c:	bf28      	it	cs
 8005c6e:	2304      	movcs	r3, #4
 8005c70:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8005c72:	69fb      	ldr	r3, [r7, #28]
 8005c74:	3304      	adds	r3, #4
 8005c76:	2b06      	cmp	r3, #6
 8005c78:	d902      	bls.n	8005c80 <NVIC_EncodePriority+0x30>
 8005c7a:	69fb      	ldr	r3, [r7, #28]
 8005c7c:	3b03      	subs	r3, #3
 8005c7e:	e000      	b.n	8005c82 <NVIC_EncodePriority+0x32>
 8005c80:	2300      	movs	r3, #0
 8005c82:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005c84:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8005c88:	69bb      	ldr	r3, [r7, #24]
 8005c8a:	fa02 f303 	lsl.w	r3, r2, r3
 8005c8e:	43da      	mvns	r2, r3
 8005c90:	68bb      	ldr	r3, [r7, #8]
 8005c92:	401a      	ands	r2, r3
 8005c94:	697b      	ldr	r3, [r7, #20]
 8005c96:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8005c98:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8005c9c:	697b      	ldr	r3, [r7, #20]
 8005c9e:	fa01 f303 	lsl.w	r3, r1, r3
 8005ca2:	43d9      	mvns	r1, r3
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005ca8:	4313      	orrs	r3, r2
         );
}
 8005caa:	4618      	mov	r0, r3
 8005cac:	3724      	adds	r7, #36	@ 0x24
 8005cae:	46bd      	mov	sp, r7
 8005cb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cb4:	4770      	bx	lr
	...

08005cb8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8005cb8:	b580      	push	{r7, lr}
 8005cba:	b082      	sub	sp, #8
 8005cbc:	af00      	add	r7, sp, #0
 8005cbe:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	3b01      	subs	r3, #1
 8005cc4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8005cc8:	d301      	bcc.n	8005cce <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8005cca:	2301      	movs	r3, #1
 8005ccc:	e00f      	b.n	8005cee <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8005cce:	4a0a      	ldr	r2, [pc, #40]	@ (8005cf8 <SysTick_Config+0x40>)
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	3b01      	subs	r3, #1
 8005cd4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8005cd6:	210f      	movs	r1, #15
 8005cd8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8005cdc:	f7ff ff8e 	bl	8005bfc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8005ce0:	4b05      	ldr	r3, [pc, #20]	@ (8005cf8 <SysTick_Config+0x40>)
 8005ce2:	2200      	movs	r2, #0
 8005ce4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8005ce6:	4b04      	ldr	r3, [pc, #16]	@ (8005cf8 <SysTick_Config+0x40>)
 8005ce8:	2207      	movs	r2, #7
 8005cea:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8005cec:	2300      	movs	r3, #0
}
 8005cee:	4618      	mov	r0, r3
 8005cf0:	3708      	adds	r7, #8
 8005cf2:	46bd      	mov	sp, r7
 8005cf4:	bd80      	pop	{r7, pc}
 8005cf6:	bf00      	nop
 8005cf8:	e000e010 	.word	0xe000e010

08005cfc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005cfc:	b580      	push	{r7, lr}
 8005cfe:	b082      	sub	sp, #8
 8005d00:	af00      	add	r7, sp, #0
 8005d02:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8005d04:	6878      	ldr	r0, [r7, #4]
 8005d06:	f7ff ff29 	bl	8005b5c <__NVIC_SetPriorityGrouping>
}
 8005d0a:	bf00      	nop
 8005d0c:	3708      	adds	r7, #8
 8005d0e:	46bd      	mov	sp, r7
 8005d10:	bd80      	pop	{r7, pc}

08005d12 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8005d12:	b580      	push	{r7, lr}
 8005d14:	b086      	sub	sp, #24
 8005d16:	af00      	add	r7, sp, #0
 8005d18:	4603      	mov	r3, r0
 8005d1a:	60b9      	str	r1, [r7, #8]
 8005d1c:	607a      	str	r2, [r7, #4]
 8005d1e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8005d20:	2300      	movs	r3, #0
 8005d22:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8005d24:	f7ff ff3e 	bl	8005ba4 <__NVIC_GetPriorityGrouping>
 8005d28:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8005d2a:	687a      	ldr	r2, [r7, #4]
 8005d2c:	68b9      	ldr	r1, [r7, #8]
 8005d2e:	6978      	ldr	r0, [r7, #20]
 8005d30:	f7ff ff8e 	bl	8005c50 <NVIC_EncodePriority>
 8005d34:	4602      	mov	r2, r0
 8005d36:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005d3a:	4611      	mov	r1, r2
 8005d3c:	4618      	mov	r0, r3
 8005d3e:	f7ff ff5d 	bl	8005bfc <__NVIC_SetPriority>
}
 8005d42:	bf00      	nop
 8005d44:	3718      	adds	r7, #24
 8005d46:	46bd      	mov	sp, r7
 8005d48:	bd80      	pop	{r7, pc}

08005d4a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005d4a:	b580      	push	{r7, lr}
 8005d4c:	b082      	sub	sp, #8
 8005d4e:	af00      	add	r7, sp, #0
 8005d50:	4603      	mov	r3, r0
 8005d52:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8005d54:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005d58:	4618      	mov	r0, r3
 8005d5a:	f7ff ff31 	bl	8005bc0 <__NVIC_EnableIRQ>
}
 8005d5e:	bf00      	nop
 8005d60:	3708      	adds	r7, #8
 8005d62:	46bd      	mov	sp, r7
 8005d64:	bd80      	pop	{r7, pc}

08005d66 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8005d66:	b580      	push	{r7, lr}
 8005d68:	b082      	sub	sp, #8
 8005d6a:	af00      	add	r7, sp, #0
 8005d6c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8005d6e:	6878      	ldr	r0, [r7, #4]
 8005d70:	f7ff ffa2 	bl	8005cb8 <SysTick_Config>
 8005d74:	4603      	mov	r3, r0
}
 8005d76:	4618      	mov	r0, r3
 8005d78:	3708      	adds	r7, #8
 8005d7a:	46bd      	mov	sp, r7
 8005d7c:	bd80      	pop	{r7, pc}
	...

08005d80 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8005d80:	b580      	push	{r7, lr}
 8005d82:	b086      	sub	sp, #24
 8005d84:	af00      	add	r7, sp, #0
 8005d86:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8005d88:	2300      	movs	r3, #0
 8005d8a:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8005d8c:	f7ff f84e 	bl	8004e2c <HAL_GetTick>
 8005d90:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	2b00      	cmp	r3, #0
 8005d96:	d101      	bne.n	8005d9c <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8005d98:	2301      	movs	r3, #1
 8005d9a:	e099      	b.n	8005ed0 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	2202      	movs	r2, #2
 8005da0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	2200      	movs	r2, #0
 8005da8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	681b      	ldr	r3, [r3, #0]
 8005db0:	681a      	ldr	r2, [r3, #0]
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	681b      	ldr	r3, [r3, #0]
 8005db6:	f022 0201 	bic.w	r2, r2, #1
 8005dba:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8005dbc:	e00f      	b.n	8005dde <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8005dbe:	f7ff f835 	bl	8004e2c <HAL_GetTick>
 8005dc2:	4602      	mov	r2, r0
 8005dc4:	693b      	ldr	r3, [r7, #16]
 8005dc6:	1ad3      	subs	r3, r2, r3
 8005dc8:	2b05      	cmp	r3, #5
 8005dca:	d908      	bls.n	8005dde <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	2220      	movs	r2, #32
 8005dd0:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	2203      	movs	r2, #3
 8005dd6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8005dda:	2303      	movs	r3, #3
 8005ddc:	e078      	b.n	8005ed0 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	681b      	ldr	r3, [r3, #0]
 8005de2:	681b      	ldr	r3, [r3, #0]
 8005de4:	f003 0301 	and.w	r3, r3, #1
 8005de8:	2b00      	cmp	r3, #0
 8005dea:	d1e8      	bne.n	8005dbe <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	681b      	ldr	r3, [r3, #0]
 8005df0:	681b      	ldr	r3, [r3, #0]
 8005df2:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8005df4:	697a      	ldr	r2, [r7, #20]
 8005df6:	4b38      	ldr	r3, [pc, #224]	@ (8005ed8 <HAL_DMA_Init+0x158>)
 8005df8:	4013      	ands	r3, r2
 8005dfa:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	685a      	ldr	r2, [r3, #4]
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	689b      	ldr	r3, [r3, #8]
 8005e04:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005e06:	687b      	ldr	r3, [r7, #4]
 8005e08:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8005e0a:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	691b      	ldr	r3, [r3, #16]
 8005e10:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005e16:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	699b      	ldr	r3, [r3, #24]
 8005e1c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005e22:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	6a1b      	ldr	r3, [r3, #32]
 8005e28:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8005e2a:	697a      	ldr	r2, [r7, #20]
 8005e2c:	4313      	orrs	r3, r2
 8005e2e:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005e34:	2b04      	cmp	r3, #4
 8005e36:	d107      	bne.n	8005e48 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005e40:	4313      	orrs	r3, r2
 8005e42:	697a      	ldr	r2, [r7, #20]
 8005e44:	4313      	orrs	r3, r2
 8005e46:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	681b      	ldr	r3, [r3, #0]
 8005e4c:	697a      	ldr	r2, [r7, #20]
 8005e4e:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	681b      	ldr	r3, [r3, #0]
 8005e54:	695b      	ldr	r3, [r3, #20]
 8005e56:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8005e58:	697b      	ldr	r3, [r7, #20]
 8005e5a:	f023 0307 	bic.w	r3, r3, #7
 8005e5e:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005e64:	697a      	ldr	r2, [r7, #20]
 8005e66:	4313      	orrs	r3, r2
 8005e68:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005e6e:	2b04      	cmp	r3, #4
 8005e70:	d117      	bne.n	8005ea2 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005e76:	697a      	ldr	r2, [r7, #20]
 8005e78:	4313      	orrs	r3, r2
 8005e7a:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005e80:	2b00      	cmp	r3, #0
 8005e82:	d00e      	beq.n	8005ea2 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8005e84:	6878      	ldr	r0, [r7, #4]
 8005e86:	f000 fb01 	bl	800648c <DMA_CheckFifoParam>
 8005e8a:	4603      	mov	r3, r0
 8005e8c:	2b00      	cmp	r3, #0
 8005e8e:	d008      	beq.n	8005ea2 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	2240      	movs	r2, #64	@ 0x40
 8005e94:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8005e96:	687b      	ldr	r3, [r7, #4]
 8005e98:	2201      	movs	r2, #1
 8005e9a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8005e9e:	2301      	movs	r3, #1
 8005ea0:	e016      	b.n	8005ed0 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8005ea2:	687b      	ldr	r3, [r7, #4]
 8005ea4:	681b      	ldr	r3, [r3, #0]
 8005ea6:	697a      	ldr	r2, [r7, #20]
 8005ea8:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8005eaa:	6878      	ldr	r0, [r7, #4]
 8005eac:	f000 fab8 	bl	8006420 <DMA_CalcBaseAndBitshift>
 8005eb0:	4603      	mov	r3, r0
 8005eb2:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005eb8:	223f      	movs	r2, #63	@ 0x3f
 8005eba:	409a      	lsls	r2, r3
 8005ebc:	68fb      	ldr	r3, [r7, #12]
 8005ebe:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	2200      	movs	r2, #0
 8005ec4:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	2201      	movs	r2, #1
 8005eca:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8005ece:	2300      	movs	r3, #0
}
 8005ed0:	4618      	mov	r0, r3
 8005ed2:	3718      	adds	r7, #24
 8005ed4:	46bd      	mov	sp, r7
 8005ed6:	bd80      	pop	{r7, pc}
 8005ed8:	f010803f 	.word	0xf010803f

08005edc <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8005edc:	b580      	push	{r7, lr}
 8005ede:	b086      	sub	sp, #24
 8005ee0:	af00      	add	r7, sp, #0
 8005ee2:	60f8      	str	r0, [r7, #12]
 8005ee4:	60b9      	str	r1, [r7, #8]
 8005ee6:	607a      	str	r2, [r7, #4]
 8005ee8:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005eea:	2300      	movs	r3, #0
 8005eec:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8005eee:	68fb      	ldr	r3, [r7, #12]
 8005ef0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005ef2:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8005ef4:	68fb      	ldr	r3, [r7, #12]
 8005ef6:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8005efa:	2b01      	cmp	r3, #1
 8005efc:	d101      	bne.n	8005f02 <HAL_DMA_Start_IT+0x26>
 8005efe:	2302      	movs	r3, #2
 8005f00:	e040      	b.n	8005f84 <HAL_DMA_Start_IT+0xa8>
 8005f02:	68fb      	ldr	r3, [r7, #12]
 8005f04:	2201      	movs	r2, #1
 8005f06:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8005f0a:	68fb      	ldr	r3, [r7, #12]
 8005f0c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8005f10:	b2db      	uxtb	r3, r3
 8005f12:	2b01      	cmp	r3, #1
 8005f14:	d12f      	bne.n	8005f76 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8005f16:	68fb      	ldr	r3, [r7, #12]
 8005f18:	2202      	movs	r2, #2
 8005f1a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005f1e:	68fb      	ldr	r3, [r7, #12]
 8005f20:	2200      	movs	r2, #0
 8005f22:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8005f24:	683b      	ldr	r3, [r7, #0]
 8005f26:	687a      	ldr	r2, [r7, #4]
 8005f28:	68b9      	ldr	r1, [r7, #8]
 8005f2a:	68f8      	ldr	r0, [r7, #12]
 8005f2c:	f000 fa4a 	bl	80063c4 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005f30:	68fb      	ldr	r3, [r7, #12]
 8005f32:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005f34:	223f      	movs	r2, #63	@ 0x3f
 8005f36:	409a      	lsls	r2, r3
 8005f38:	693b      	ldr	r3, [r7, #16]
 8005f3a:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8005f3c:	68fb      	ldr	r3, [r7, #12]
 8005f3e:	681b      	ldr	r3, [r3, #0]
 8005f40:	681a      	ldr	r2, [r3, #0]
 8005f42:	68fb      	ldr	r3, [r7, #12]
 8005f44:	681b      	ldr	r3, [r3, #0]
 8005f46:	f042 0216 	orr.w	r2, r2, #22
 8005f4a:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8005f4c:	68fb      	ldr	r3, [r7, #12]
 8005f4e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005f50:	2b00      	cmp	r3, #0
 8005f52:	d007      	beq.n	8005f64 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8005f54:	68fb      	ldr	r3, [r7, #12]
 8005f56:	681b      	ldr	r3, [r3, #0]
 8005f58:	681a      	ldr	r2, [r3, #0]
 8005f5a:	68fb      	ldr	r3, [r7, #12]
 8005f5c:	681b      	ldr	r3, [r3, #0]
 8005f5e:	f042 0208 	orr.w	r2, r2, #8
 8005f62:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8005f64:	68fb      	ldr	r3, [r7, #12]
 8005f66:	681b      	ldr	r3, [r3, #0]
 8005f68:	681a      	ldr	r2, [r3, #0]
 8005f6a:	68fb      	ldr	r3, [r7, #12]
 8005f6c:	681b      	ldr	r3, [r3, #0]
 8005f6e:	f042 0201 	orr.w	r2, r2, #1
 8005f72:	601a      	str	r2, [r3, #0]
 8005f74:	e005      	b.n	8005f82 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8005f76:	68fb      	ldr	r3, [r7, #12]
 8005f78:	2200      	movs	r2, #0
 8005f7a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8005f7e:	2302      	movs	r3, #2
 8005f80:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8005f82:	7dfb      	ldrb	r3, [r7, #23]
}
 8005f84:	4618      	mov	r0, r3
 8005f86:	3718      	adds	r7, #24
 8005f88:	46bd      	mov	sp, r7
 8005f8a:	bd80      	pop	{r7, pc}

08005f8c <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8005f8c:	b580      	push	{r7, lr}
 8005f8e:	b084      	sub	sp, #16
 8005f90:	af00      	add	r7, sp, #0
 8005f92:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005f98:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8005f9a:	f7fe ff47 	bl	8004e2c <HAL_GetTick>
 8005f9e:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8005fa6:	b2db      	uxtb	r3, r3
 8005fa8:	2b02      	cmp	r3, #2
 8005faa:	d008      	beq.n	8005fbe <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	2280      	movs	r2, #128	@ 0x80
 8005fb0:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	2200      	movs	r2, #0
 8005fb6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8005fba:	2301      	movs	r3, #1
 8005fbc:	e052      	b.n	8006064 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8005fbe:	687b      	ldr	r3, [r7, #4]
 8005fc0:	681b      	ldr	r3, [r3, #0]
 8005fc2:	681a      	ldr	r2, [r3, #0]
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	681b      	ldr	r3, [r3, #0]
 8005fc8:	f022 0216 	bic.w	r2, r2, #22
 8005fcc:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	681b      	ldr	r3, [r3, #0]
 8005fd2:	695a      	ldr	r2, [r3, #20]
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	681b      	ldr	r3, [r3, #0]
 8005fd8:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8005fdc:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8005fde:	687b      	ldr	r3, [r7, #4]
 8005fe0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005fe2:	2b00      	cmp	r3, #0
 8005fe4:	d103      	bne.n	8005fee <HAL_DMA_Abort+0x62>
 8005fe6:	687b      	ldr	r3, [r7, #4]
 8005fe8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005fea:	2b00      	cmp	r3, #0
 8005fec:	d007      	beq.n	8005ffe <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	681b      	ldr	r3, [r3, #0]
 8005ff2:	681a      	ldr	r2, [r3, #0]
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	681b      	ldr	r3, [r3, #0]
 8005ff8:	f022 0208 	bic.w	r2, r2, #8
 8005ffc:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	681b      	ldr	r3, [r3, #0]
 8006002:	681a      	ldr	r2, [r3, #0]
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	681b      	ldr	r3, [r3, #0]
 8006008:	f022 0201 	bic.w	r2, r2, #1
 800600c:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800600e:	e013      	b.n	8006038 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8006010:	f7fe ff0c 	bl	8004e2c <HAL_GetTick>
 8006014:	4602      	mov	r2, r0
 8006016:	68bb      	ldr	r3, [r7, #8]
 8006018:	1ad3      	subs	r3, r2, r3
 800601a:	2b05      	cmp	r3, #5
 800601c:	d90c      	bls.n	8006038 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	2220      	movs	r2, #32
 8006022:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	2203      	movs	r2, #3
 8006028:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	2200      	movs	r2, #0
 8006030:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8006034:	2303      	movs	r3, #3
 8006036:	e015      	b.n	8006064 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	681b      	ldr	r3, [r3, #0]
 800603c:	681b      	ldr	r3, [r3, #0]
 800603e:	f003 0301 	and.w	r3, r3, #1
 8006042:	2b00      	cmp	r3, #0
 8006044:	d1e4      	bne.n	8006010 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800604a:	223f      	movs	r2, #63	@ 0x3f
 800604c:	409a      	lsls	r2, r3
 800604e:	68fb      	ldr	r3, [r7, #12]
 8006050:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8006052:	687b      	ldr	r3, [r7, #4]
 8006054:	2201      	movs	r2, #1
 8006056:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	2200      	movs	r2, #0
 800605e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8006062:	2300      	movs	r3, #0
}
 8006064:	4618      	mov	r0, r3
 8006066:	3710      	adds	r7, #16
 8006068:	46bd      	mov	sp, r7
 800606a:	bd80      	pop	{r7, pc}

0800606c <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800606c:	b480      	push	{r7}
 800606e:	b083      	sub	sp, #12
 8006070:	af00      	add	r7, sp, #0
 8006072:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800607a:	b2db      	uxtb	r3, r3
 800607c:	2b02      	cmp	r3, #2
 800607e:	d004      	beq.n	800608a <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	2280      	movs	r2, #128	@ 0x80
 8006084:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8006086:	2301      	movs	r3, #1
 8006088:	e00c      	b.n	80060a4 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	2205      	movs	r2, #5
 800608e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8006092:	687b      	ldr	r3, [r7, #4]
 8006094:	681b      	ldr	r3, [r3, #0]
 8006096:	681a      	ldr	r2, [r3, #0]
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	681b      	ldr	r3, [r3, #0]
 800609c:	f022 0201 	bic.w	r2, r2, #1
 80060a0:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80060a2:	2300      	movs	r3, #0
}
 80060a4:	4618      	mov	r0, r3
 80060a6:	370c      	adds	r7, #12
 80060a8:	46bd      	mov	sp, r7
 80060aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060ae:	4770      	bx	lr

080060b0 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80060b0:	b580      	push	{r7, lr}
 80060b2:	b086      	sub	sp, #24
 80060b4:	af00      	add	r7, sp, #0
 80060b6:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 80060b8:	2300      	movs	r3, #0
 80060ba:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 80060bc:	4b8e      	ldr	r3, [pc, #568]	@ (80062f8 <HAL_DMA_IRQHandler+0x248>)
 80060be:	681b      	ldr	r3, [r3, #0]
 80060c0:	4a8e      	ldr	r2, [pc, #568]	@ (80062fc <HAL_DMA_IRQHandler+0x24c>)
 80060c2:	fba2 2303 	umull	r2, r3, r2, r3
 80060c6:	0a9b      	lsrs	r3, r3, #10
 80060c8:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80060ca:	687b      	ldr	r3, [r7, #4]
 80060cc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80060ce:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80060d0:	693b      	ldr	r3, [r7, #16]
 80060d2:	681b      	ldr	r3, [r3, #0]
 80060d4:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80060da:	2208      	movs	r2, #8
 80060dc:	409a      	lsls	r2, r3
 80060de:	68fb      	ldr	r3, [r7, #12]
 80060e0:	4013      	ands	r3, r2
 80060e2:	2b00      	cmp	r3, #0
 80060e4:	d01a      	beq.n	800611c <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80060e6:	687b      	ldr	r3, [r7, #4]
 80060e8:	681b      	ldr	r3, [r3, #0]
 80060ea:	681b      	ldr	r3, [r3, #0]
 80060ec:	f003 0304 	and.w	r3, r3, #4
 80060f0:	2b00      	cmp	r3, #0
 80060f2:	d013      	beq.n	800611c <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	681b      	ldr	r3, [r3, #0]
 80060f8:	681a      	ldr	r2, [r3, #0]
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	681b      	ldr	r3, [r3, #0]
 80060fe:	f022 0204 	bic.w	r2, r2, #4
 8006102:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006108:	2208      	movs	r2, #8
 800610a:	409a      	lsls	r2, r3
 800610c:	693b      	ldr	r3, [r7, #16]
 800610e:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006114:	f043 0201 	orr.w	r2, r3, #1
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006120:	2201      	movs	r2, #1
 8006122:	409a      	lsls	r2, r3
 8006124:	68fb      	ldr	r3, [r7, #12]
 8006126:	4013      	ands	r3, r2
 8006128:	2b00      	cmp	r3, #0
 800612a:	d012      	beq.n	8006152 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	681b      	ldr	r3, [r3, #0]
 8006130:	695b      	ldr	r3, [r3, #20]
 8006132:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006136:	2b00      	cmp	r3, #0
 8006138:	d00b      	beq.n	8006152 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800613e:	2201      	movs	r2, #1
 8006140:	409a      	lsls	r2, r3
 8006142:	693b      	ldr	r3, [r7, #16]
 8006144:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8006146:	687b      	ldr	r3, [r7, #4]
 8006148:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800614a:	f043 0202 	orr.w	r2, r3, #2
 800614e:	687b      	ldr	r3, [r7, #4]
 8006150:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8006152:	687b      	ldr	r3, [r7, #4]
 8006154:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006156:	2204      	movs	r2, #4
 8006158:	409a      	lsls	r2, r3
 800615a:	68fb      	ldr	r3, [r7, #12]
 800615c:	4013      	ands	r3, r2
 800615e:	2b00      	cmp	r3, #0
 8006160:	d012      	beq.n	8006188 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	681b      	ldr	r3, [r3, #0]
 8006166:	681b      	ldr	r3, [r3, #0]
 8006168:	f003 0302 	and.w	r3, r3, #2
 800616c:	2b00      	cmp	r3, #0
 800616e:	d00b      	beq.n	8006188 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006174:	2204      	movs	r2, #4
 8006176:	409a      	lsls	r2, r3
 8006178:	693b      	ldr	r3, [r7, #16]
 800617a:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006180:	f043 0204 	orr.w	r2, r3, #4
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800618c:	2210      	movs	r2, #16
 800618e:	409a      	lsls	r2, r3
 8006190:	68fb      	ldr	r3, [r7, #12]
 8006192:	4013      	ands	r3, r2
 8006194:	2b00      	cmp	r3, #0
 8006196:	d043      	beq.n	8006220 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8006198:	687b      	ldr	r3, [r7, #4]
 800619a:	681b      	ldr	r3, [r3, #0]
 800619c:	681b      	ldr	r3, [r3, #0]
 800619e:	f003 0308 	and.w	r3, r3, #8
 80061a2:	2b00      	cmp	r3, #0
 80061a4:	d03c      	beq.n	8006220 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80061a6:	687b      	ldr	r3, [r7, #4]
 80061a8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80061aa:	2210      	movs	r2, #16
 80061ac:	409a      	lsls	r2, r3
 80061ae:	693b      	ldr	r3, [r7, #16]
 80061b0:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80061b2:	687b      	ldr	r3, [r7, #4]
 80061b4:	681b      	ldr	r3, [r3, #0]
 80061b6:	681b      	ldr	r3, [r3, #0]
 80061b8:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80061bc:	2b00      	cmp	r3, #0
 80061be:	d018      	beq.n	80061f2 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	681b      	ldr	r3, [r3, #0]
 80061c4:	681b      	ldr	r3, [r3, #0]
 80061c6:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80061ca:	2b00      	cmp	r3, #0
 80061cc:	d108      	bne.n	80061e0 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80061d2:	2b00      	cmp	r3, #0
 80061d4:	d024      	beq.n	8006220 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80061da:	6878      	ldr	r0, [r7, #4]
 80061dc:	4798      	blx	r3
 80061de:	e01f      	b.n	8006220 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80061e4:	2b00      	cmp	r3, #0
 80061e6:	d01b      	beq.n	8006220 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80061ec:	6878      	ldr	r0, [r7, #4]
 80061ee:	4798      	blx	r3
 80061f0:	e016      	b.n	8006220 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80061f2:	687b      	ldr	r3, [r7, #4]
 80061f4:	681b      	ldr	r3, [r3, #0]
 80061f6:	681b      	ldr	r3, [r3, #0]
 80061f8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80061fc:	2b00      	cmp	r3, #0
 80061fe:	d107      	bne.n	8006210 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	681b      	ldr	r3, [r3, #0]
 8006204:	681a      	ldr	r2, [r3, #0]
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	681b      	ldr	r3, [r3, #0]
 800620a:	f022 0208 	bic.w	r2, r2, #8
 800620e:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006214:	2b00      	cmp	r3, #0
 8006216:	d003      	beq.n	8006220 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800621c:	6878      	ldr	r0, [r7, #4]
 800621e:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8006220:	687b      	ldr	r3, [r7, #4]
 8006222:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006224:	2220      	movs	r2, #32
 8006226:	409a      	lsls	r2, r3
 8006228:	68fb      	ldr	r3, [r7, #12]
 800622a:	4013      	ands	r3, r2
 800622c:	2b00      	cmp	r3, #0
 800622e:	f000 808f 	beq.w	8006350 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8006232:	687b      	ldr	r3, [r7, #4]
 8006234:	681b      	ldr	r3, [r3, #0]
 8006236:	681b      	ldr	r3, [r3, #0]
 8006238:	f003 0310 	and.w	r3, r3, #16
 800623c:	2b00      	cmp	r3, #0
 800623e:	f000 8087 	beq.w	8006350 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8006242:	687b      	ldr	r3, [r7, #4]
 8006244:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006246:	2220      	movs	r2, #32
 8006248:	409a      	lsls	r2, r3
 800624a:	693b      	ldr	r3, [r7, #16]
 800624c:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800624e:	687b      	ldr	r3, [r7, #4]
 8006250:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8006254:	b2db      	uxtb	r3, r3
 8006256:	2b05      	cmp	r3, #5
 8006258:	d136      	bne.n	80062c8 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800625a:	687b      	ldr	r3, [r7, #4]
 800625c:	681b      	ldr	r3, [r3, #0]
 800625e:	681a      	ldr	r2, [r3, #0]
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	681b      	ldr	r3, [r3, #0]
 8006264:	f022 0216 	bic.w	r2, r2, #22
 8006268:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800626a:	687b      	ldr	r3, [r7, #4]
 800626c:	681b      	ldr	r3, [r3, #0]
 800626e:	695a      	ldr	r2, [r3, #20]
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	681b      	ldr	r3, [r3, #0]
 8006274:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8006278:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800627e:	2b00      	cmp	r3, #0
 8006280:	d103      	bne.n	800628a <HAL_DMA_IRQHandler+0x1da>
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006286:	2b00      	cmp	r3, #0
 8006288:	d007      	beq.n	800629a <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800628a:	687b      	ldr	r3, [r7, #4]
 800628c:	681b      	ldr	r3, [r3, #0]
 800628e:	681a      	ldr	r2, [r3, #0]
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	681b      	ldr	r3, [r3, #0]
 8006294:	f022 0208 	bic.w	r2, r2, #8
 8006298:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800629a:	687b      	ldr	r3, [r7, #4]
 800629c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800629e:	223f      	movs	r2, #63	@ 0x3f
 80062a0:	409a      	lsls	r2, r3
 80062a2:	693b      	ldr	r3, [r7, #16]
 80062a4:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	2201      	movs	r2, #1
 80062aa:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	2200      	movs	r2, #0
 80062b2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80062ba:	2b00      	cmp	r3, #0
 80062bc:	d07e      	beq.n	80063bc <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 80062be:	687b      	ldr	r3, [r7, #4]
 80062c0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80062c2:	6878      	ldr	r0, [r7, #4]
 80062c4:	4798      	blx	r3
        }
        return;
 80062c6:	e079      	b.n	80063bc <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	681b      	ldr	r3, [r3, #0]
 80062cc:	681b      	ldr	r3, [r3, #0]
 80062ce:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80062d2:	2b00      	cmp	r3, #0
 80062d4:	d01d      	beq.n	8006312 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80062d6:	687b      	ldr	r3, [r7, #4]
 80062d8:	681b      	ldr	r3, [r3, #0]
 80062da:	681b      	ldr	r3, [r3, #0]
 80062dc:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80062e0:	2b00      	cmp	r3, #0
 80062e2:	d10d      	bne.n	8006300 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80062e8:	2b00      	cmp	r3, #0
 80062ea:	d031      	beq.n	8006350 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80062f0:	6878      	ldr	r0, [r7, #4]
 80062f2:	4798      	blx	r3
 80062f4:	e02c      	b.n	8006350 <HAL_DMA_IRQHandler+0x2a0>
 80062f6:	bf00      	nop
 80062f8:	200000e8 	.word	0x200000e8
 80062fc:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006304:	2b00      	cmp	r3, #0
 8006306:	d023      	beq.n	8006350 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800630c:	6878      	ldr	r0, [r7, #4]
 800630e:	4798      	blx	r3
 8006310:	e01e      	b.n	8006350 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8006312:	687b      	ldr	r3, [r7, #4]
 8006314:	681b      	ldr	r3, [r3, #0]
 8006316:	681b      	ldr	r3, [r3, #0]
 8006318:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800631c:	2b00      	cmp	r3, #0
 800631e:	d10f      	bne.n	8006340 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	681b      	ldr	r3, [r3, #0]
 8006324:	681a      	ldr	r2, [r3, #0]
 8006326:	687b      	ldr	r3, [r7, #4]
 8006328:	681b      	ldr	r3, [r3, #0]
 800632a:	f022 0210 	bic.w	r2, r2, #16
 800632e:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	2201      	movs	r2, #1
 8006334:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8006338:	687b      	ldr	r3, [r7, #4]
 800633a:	2200      	movs	r2, #0
 800633c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8006340:	687b      	ldr	r3, [r7, #4]
 8006342:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006344:	2b00      	cmp	r3, #0
 8006346:	d003      	beq.n	8006350 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800634c:	6878      	ldr	r0, [r7, #4]
 800634e:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8006350:	687b      	ldr	r3, [r7, #4]
 8006352:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006354:	2b00      	cmp	r3, #0
 8006356:	d032      	beq.n	80063be <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800635c:	f003 0301 	and.w	r3, r3, #1
 8006360:	2b00      	cmp	r3, #0
 8006362:	d022      	beq.n	80063aa <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8006364:	687b      	ldr	r3, [r7, #4]
 8006366:	2205      	movs	r2, #5
 8006368:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	681b      	ldr	r3, [r3, #0]
 8006370:	681a      	ldr	r2, [r3, #0]
 8006372:	687b      	ldr	r3, [r7, #4]
 8006374:	681b      	ldr	r3, [r3, #0]
 8006376:	f022 0201 	bic.w	r2, r2, #1
 800637a:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 800637c:	68bb      	ldr	r3, [r7, #8]
 800637e:	3301      	adds	r3, #1
 8006380:	60bb      	str	r3, [r7, #8]
 8006382:	697a      	ldr	r2, [r7, #20]
 8006384:	429a      	cmp	r2, r3
 8006386:	d307      	bcc.n	8006398 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	681b      	ldr	r3, [r3, #0]
 800638c:	681b      	ldr	r3, [r3, #0]
 800638e:	f003 0301 	and.w	r3, r3, #1
 8006392:	2b00      	cmp	r3, #0
 8006394:	d1f2      	bne.n	800637c <HAL_DMA_IRQHandler+0x2cc>
 8006396:	e000      	b.n	800639a <HAL_DMA_IRQHandler+0x2ea>
          break;
 8006398:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	2201      	movs	r2, #1
 800639e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	2200      	movs	r2, #0
 80063a6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 80063aa:	687b      	ldr	r3, [r7, #4]
 80063ac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80063ae:	2b00      	cmp	r3, #0
 80063b0:	d005      	beq.n	80063be <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80063b2:	687b      	ldr	r3, [r7, #4]
 80063b4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80063b6:	6878      	ldr	r0, [r7, #4]
 80063b8:	4798      	blx	r3
 80063ba:	e000      	b.n	80063be <HAL_DMA_IRQHandler+0x30e>
        return;
 80063bc:	bf00      	nop
    }
  }
}
 80063be:	3718      	adds	r7, #24
 80063c0:	46bd      	mov	sp, r7
 80063c2:	bd80      	pop	{r7, pc}

080063c4 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80063c4:	b480      	push	{r7}
 80063c6:	b085      	sub	sp, #20
 80063c8:	af00      	add	r7, sp, #0
 80063ca:	60f8      	str	r0, [r7, #12]
 80063cc:	60b9      	str	r1, [r7, #8]
 80063ce:	607a      	str	r2, [r7, #4]
 80063d0:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80063d2:	68fb      	ldr	r3, [r7, #12]
 80063d4:	681b      	ldr	r3, [r3, #0]
 80063d6:	681a      	ldr	r2, [r3, #0]
 80063d8:	68fb      	ldr	r3, [r7, #12]
 80063da:	681b      	ldr	r3, [r3, #0]
 80063dc:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 80063e0:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 80063e2:	68fb      	ldr	r3, [r7, #12]
 80063e4:	681b      	ldr	r3, [r3, #0]
 80063e6:	683a      	ldr	r2, [r7, #0]
 80063e8:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80063ea:	68fb      	ldr	r3, [r7, #12]
 80063ec:	689b      	ldr	r3, [r3, #8]
 80063ee:	2b40      	cmp	r3, #64	@ 0x40
 80063f0:	d108      	bne.n	8006404 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 80063f2:	68fb      	ldr	r3, [r7, #12]
 80063f4:	681b      	ldr	r3, [r3, #0]
 80063f6:	687a      	ldr	r2, [r7, #4]
 80063f8:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 80063fa:	68fb      	ldr	r3, [r7, #12]
 80063fc:	681b      	ldr	r3, [r3, #0]
 80063fe:	68ba      	ldr	r2, [r7, #8]
 8006400:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8006402:	e007      	b.n	8006414 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8006404:	68fb      	ldr	r3, [r7, #12]
 8006406:	681b      	ldr	r3, [r3, #0]
 8006408:	68ba      	ldr	r2, [r7, #8]
 800640a:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 800640c:	68fb      	ldr	r3, [r7, #12]
 800640e:	681b      	ldr	r3, [r3, #0]
 8006410:	687a      	ldr	r2, [r7, #4]
 8006412:	60da      	str	r2, [r3, #12]
}
 8006414:	bf00      	nop
 8006416:	3714      	adds	r7, #20
 8006418:	46bd      	mov	sp, r7
 800641a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800641e:	4770      	bx	lr

08006420 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8006420:	b480      	push	{r7}
 8006422:	b085      	sub	sp, #20
 8006424:	af00      	add	r7, sp, #0
 8006426:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	681b      	ldr	r3, [r3, #0]
 800642c:	b2db      	uxtb	r3, r3
 800642e:	3b10      	subs	r3, #16
 8006430:	4a14      	ldr	r2, [pc, #80]	@ (8006484 <DMA_CalcBaseAndBitshift+0x64>)
 8006432:	fba2 2303 	umull	r2, r3, r2, r3
 8006436:	091b      	lsrs	r3, r3, #4
 8006438:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800643a:	4a13      	ldr	r2, [pc, #76]	@ (8006488 <DMA_CalcBaseAndBitshift+0x68>)
 800643c:	68fb      	ldr	r3, [r7, #12]
 800643e:	4413      	add	r3, r2
 8006440:	781b      	ldrb	r3, [r3, #0]
 8006442:	461a      	mov	r2, r3
 8006444:	687b      	ldr	r3, [r7, #4]
 8006446:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8006448:	68fb      	ldr	r3, [r7, #12]
 800644a:	2b03      	cmp	r3, #3
 800644c:	d909      	bls.n	8006462 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800644e:	687b      	ldr	r3, [r7, #4]
 8006450:	681b      	ldr	r3, [r3, #0]
 8006452:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8006456:	f023 0303 	bic.w	r3, r3, #3
 800645a:	1d1a      	adds	r2, r3, #4
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	659a      	str	r2, [r3, #88]	@ 0x58
 8006460:	e007      	b.n	8006472 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	681b      	ldr	r3, [r3, #0]
 8006466:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 800646a:	f023 0303 	bic.w	r3, r3, #3
 800646e:	687a      	ldr	r2, [r7, #4]
 8006470:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8006472:	687b      	ldr	r3, [r7, #4]
 8006474:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8006476:	4618      	mov	r0, r3
 8006478:	3714      	adds	r7, #20
 800647a:	46bd      	mov	sp, r7
 800647c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006480:	4770      	bx	lr
 8006482:	bf00      	nop
 8006484:	aaaaaaab 	.word	0xaaaaaaab
 8006488:	0800e6e0 	.word	0x0800e6e0

0800648c <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 800648c:	b480      	push	{r7}
 800648e:	b085      	sub	sp, #20
 8006490:	af00      	add	r7, sp, #0
 8006492:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006494:	2300      	movs	r3, #0
 8006496:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800649c:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800649e:	687b      	ldr	r3, [r7, #4]
 80064a0:	699b      	ldr	r3, [r3, #24]
 80064a2:	2b00      	cmp	r3, #0
 80064a4:	d11f      	bne.n	80064e6 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80064a6:	68bb      	ldr	r3, [r7, #8]
 80064a8:	2b03      	cmp	r3, #3
 80064aa:	d856      	bhi.n	800655a <DMA_CheckFifoParam+0xce>
 80064ac:	a201      	add	r2, pc, #4	@ (adr r2, 80064b4 <DMA_CheckFifoParam+0x28>)
 80064ae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80064b2:	bf00      	nop
 80064b4:	080064c5 	.word	0x080064c5
 80064b8:	080064d7 	.word	0x080064d7
 80064bc:	080064c5 	.word	0x080064c5
 80064c0:	0800655b 	.word	0x0800655b
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80064c4:	687b      	ldr	r3, [r7, #4]
 80064c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80064c8:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80064cc:	2b00      	cmp	r3, #0
 80064ce:	d046      	beq.n	800655e <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 80064d0:	2301      	movs	r3, #1
 80064d2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80064d4:	e043      	b.n	800655e <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80064d6:	687b      	ldr	r3, [r7, #4]
 80064d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80064da:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80064de:	d140      	bne.n	8006562 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 80064e0:	2301      	movs	r3, #1
 80064e2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80064e4:	e03d      	b.n	8006562 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80064e6:	687b      	ldr	r3, [r7, #4]
 80064e8:	699b      	ldr	r3, [r3, #24]
 80064ea:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80064ee:	d121      	bne.n	8006534 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80064f0:	68bb      	ldr	r3, [r7, #8]
 80064f2:	2b03      	cmp	r3, #3
 80064f4:	d837      	bhi.n	8006566 <DMA_CheckFifoParam+0xda>
 80064f6:	a201      	add	r2, pc, #4	@ (adr r2, 80064fc <DMA_CheckFifoParam+0x70>)
 80064f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80064fc:	0800650d 	.word	0x0800650d
 8006500:	08006513 	.word	0x08006513
 8006504:	0800650d 	.word	0x0800650d
 8006508:	08006525 	.word	0x08006525
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 800650c:	2301      	movs	r3, #1
 800650e:	73fb      	strb	r3, [r7, #15]
      break;
 8006510:	e030      	b.n	8006574 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8006512:	687b      	ldr	r3, [r7, #4]
 8006514:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006516:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800651a:	2b00      	cmp	r3, #0
 800651c:	d025      	beq.n	800656a <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 800651e:	2301      	movs	r3, #1
 8006520:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006522:	e022      	b.n	800656a <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006528:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 800652c:	d11f      	bne.n	800656e <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 800652e:	2301      	movs	r3, #1
 8006530:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8006532:	e01c      	b.n	800656e <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8006534:	68bb      	ldr	r3, [r7, #8]
 8006536:	2b02      	cmp	r3, #2
 8006538:	d903      	bls.n	8006542 <DMA_CheckFifoParam+0xb6>
 800653a:	68bb      	ldr	r3, [r7, #8]
 800653c:	2b03      	cmp	r3, #3
 800653e:	d003      	beq.n	8006548 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8006540:	e018      	b.n	8006574 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8006542:	2301      	movs	r3, #1
 8006544:	73fb      	strb	r3, [r7, #15]
      break;
 8006546:	e015      	b.n	8006574 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800654c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8006550:	2b00      	cmp	r3, #0
 8006552:	d00e      	beq.n	8006572 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8006554:	2301      	movs	r3, #1
 8006556:	73fb      	strb	r3, [r7, #15]
      break;
 8006558:	e00b      	b.n	8006572 <DMA_CheckFifoParam+0xe6>
      break;
 800655a:	bf00      	nop
 800655c:	e00a      	b.n	8006574 <DMA_CheckFifoParam+0xe8>
      break;
 800655e:	bf00      	nop
 8006560:	e008      	b.n	8006574 <DMA_CheckFifoParam+0xe8>
      break;
 8006562:	bf00      	nop
 8006564:	e006      	b.n	8006574 <DMA_CheckFifoParam+0xe8>
      break;
 8006566:	bf00      	nop
 8006568:	e004      	b.n	8006574 <DMA_CheckFifoParam+0xe8>
      break;
 800656a:	bf00      	nop
 800656c:	e002      	b.n	8006574 <DMA_CheckFifoParam+0xe8>
      break;   
 800656e:	bf00      	nop
 8006570:	e000      	b.n	8006574 <DMA_CheckFifoParam+0xe8>
      break;
 8006572:	bf00      	nop
    }
  } 
  
  return status; 
 8006574:	7bfb      	ldrb	r3, [r7, #15]
}
 8006576:	4618      	mov	r0, r3
 8006578:	3714      	adds	r7, #20
 800657a:	46bd      	mov	sp, r7
 800657c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006580:	4770      	bx	lr
 8006582:	bf00      	nop

08006584 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8006584:	b480      	push	{r7}
 8006586:	b089      	sub	sp, #36	@ 0x24
 8006588:	af00      	add	r7, sp, #0
 800658a:	6078      	str	r0, [r7, #4]
 800658c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800658e:	2300      	movs	r3, #0
 8006590:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8006592:	2300      	movs	r3, #0
 8006594:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8006596:	2300      	movs	r3, #0
 8006598:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800659a:	2300      	movs	r3, #0
 800659c:	61fb      	str	r3, [r7, #28]
 800659e:	e16b      	b.n	8006878 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80065a0:	2201      	movs	r2, #1
 80065a2:	69fb      	ldr	r3, [r7, #28]
 80065a4:	fa02 f303 	lsl.w	r3, r2, r3
 80065a8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80065aa:	683b      	ldr	r3, [r7, #0]
 80065ac:	681b      	ldr	r3, [r3, #0]
 80065ae:	697a      	ldr	r2, [r7, #20]
 80065b0:	4013      	ands	r3, r2
 80065b2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80065b4:	693a      	ldr	r2, [r7, #16]
 80065b6:	697b      	ldr	r3, [r7, #20]
 80065b8:	429a      	cmp	r2, r3
 80065ba:	f040 815a 	bne.w	8006872 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80065be:	683b      	ldr	r3, [r7, #0]
 80065c0:	685b      	ldr	r3, [r3, #4]
 80065c2:	f003 0303 	and.w	r3, r3, #3
 80065c6:	2b01      	cmp	r3, #1
 80065c8:	d005      	beq.n	80065d6 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80065ca:	683b      	ldr	r3, [r7, #0]
 80065cc:	685b      	ldr	r3, [r3, #4]
 80065ce:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80065d2:	2b02      	cmp	r3, #2
 80065d4:	d130      	bne.n	8006638 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	689b      	ldr	r3, [r3, #8]
 80065da:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80065dc:	69fb      	ldr	r3, [r7, #28]
 80065de:	005b      	lsls	r3, r3, #1
 80065e0:	2203      	movs	r2, #3
 80065e2:	fa02 f303 	lsl.w	r3, r2, r3
 80065e6:	43db      	mvns	r3, r3
 80065e8:	69ba      	ldr	r2, [r7, #24]
 80065ea:	4013      	ands	r3, r2
 80065ec:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80065ee:	683b      	ldr	r3, [r7, #0]
 80065f0:	68da      	ldr	r2, [r3, #12]
 80065f2:	69fb      	ldr	r3, [r7, #28]
 80065f4:	005b      	lsls	r3, r3, #1
 80065f6:	fa02 f303 	lsl.w	r3, r2, r3
 80065fa:	69ba      	ldr	r2, [r7, #24]
 80065fc:	4313      	orrs	r3, r2
 80065fe:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8006600:	687b      	ldr	r3, [r7, #4]
 8006602:	69ba      	ldr	r2, [r7, #24]
 8006604:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8006606:	687b      	ldr	r3, [r7, #4]
 8006608:	685b      	ldr	r3, [r3, #4]
 800660a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800660c:	2201      	movs	r2, #1
 800660e:	69fb      	ldr	r3, [r7, #28]
 8006610:	fa02 f303 	lsl.w	r3, r2, r3
 8006614:	43db      	mvns	r3, r3
 8006616:	69ba      	ldr	r2, [r7, #24]
 8006618:	4013      	ands	r3, r2
 800661a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800661c:	683b      	ldr	r3, [r7, #0]
 800661e:	685b      	ldr	r3, [r3, #4]
 8006620:	091b      	lsrs	r3, r3, #4
 8006622:	f003 0201 	and.w	r2, r3, #1
 8006626:	69fb      	ldr	r3, [r7, #28]
 8006628:	fa02 f303 	lsl.w	r3, r2, r3
 800662c:	69ba      	ldr	r2, [r7, #24]
 800662e:	4313      	orrs	r3, r2
 8006630:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8006632:	687b      	ldr	r3, [r7, #4]
 8006634:	69ba      	ldr	r2, [r7, #24]
 8006636:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8006638:	683b      	ldr	r3, [r7, #0]
 800663a:	685b      	ldr	r3, [r3, #4]
 800663c:	f003 0303 	and.w	r3, r3, #3
 8006640:	2b03      	cmp	r3, #3
 8006642:	d017      	beq.n	8006674 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8006644:	687b      	ldr	r3, [r7, #4]
 8006646:	68db      	ldr	r3, [r3, #12]
 8006648:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800664a:	69fb      	ldr	r3, [r7, #28]
 800664c:	005b      	lsls	r3, r3, #1
 800664e:	2203      	movs	r2, #3
 8006650:	fa02 f303 	lsl.w	r3, r2, r3
 8006654:	43db      	mvns	r3, r3
 8006656:	69ba      	ldr	r2, [r7, #24]
 8006658:	4013      	ands	r3, r2
 800665a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800665c:	683b      	ldr	r3, [r7, #0]
 800665e:	689a      	ldr	r2, [r3, #8]
 8006660:	69fb      	ldr	r3, [r7, #28]
 8006662:	005b      	lsls	r3, r3, #1
 8006664:	fa02 f303 	lsl.w	r3, r2, r3
 8006668:	69ba      	ldr	r2, [r7, #24]
 800666a:	4313      	orrs	r3, r2
 800666c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800666e:	687b      	ldr	r3, [r7, #4]
 8006670:	69ba      	ldr	r2, [r7, #24]
 8006672:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8006674:	683b      	ldr	r3, [r7, #0]
 8006676:	685b      	ldr	r3, [r3, #4]
 8006678:	f003 0303 	and.w	r3, r3, #3
 800667c:	2b02      	cmp	r3, #2
 800667e:	d123      	bne.n	80066c8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8006680:	69fb      	ldr	r3, [r7, #28]
 8006682:	08da      	lsrs	r2, r3, #3
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	3208      	adds	r2, #8
 8006688:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800668c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800668e:	69fb      	ldr	r3, [r7, #28]
 8006690:	f003 0307 	and.w	r3, r3, #7
 8006694:	009b      	lsls	r3, r3, #2
 8006696:	220f      	movs	r2, #15
 8006698:	fa02 f303 	lsl.w	r3, r2, r3
 800669c:	43db      	mvns	r3, r3
 800669e:	69ba      	ldr	r2, [r7, #24]
 80066a0:	4013      	ands	r3, r2
 80066a2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80066a4:	683b      	ldr	r3, [r7, #0]
 80066a6:	691a      	ldr	r2, [r3, #16]
 80066a8:	69fb      	ldr	r3, [r7, #28]
 80066aa:	f003 0307 	and.w	r3, r3, #7
 80066ae:	009b      	lsls	r3, r3, #2
 80066b0:	fa02 f303 	lsl.w	r3, r2, r3
 80066b4:	69ba      	ldr	r2, [r7, #24]
 80066b6:	4313      	orrs	r3, r2
 80066b8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80066ba:	69fb      	ldr	r3, [r7, #28]
 80066bc:	08da      	lsrs	r2, r3, #3
 80066be:	687b      	ldr	r3, [r7, #4]
 80066c0:	3208      	adds	r2, #8
 80066c2:	69b9      	ldr	r1, [r7, #24]
 80066c4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	681b      	ldr	r3, [r3, #0]
 80066cc:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80066ce:	69fb      	ldr	r3, [r7, #28]
 80066d0:	005b      	lsls	r3, r3, #1
 80066d2:	2203      	movs	r2, #3
 80066d4:	fa02 f303 	lsl.w	r3, r2, r3
 80066d8:	43db      	mvns	r3, r3
 80066da:	69ba      	ldr	r2, [r7, #24]
 80066dc:	4013      	ands	r3, r2
 80066de:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80066e0:	683b      	ldr	r3, [r7, #0]
 80066e2:	685b      	ldr	r3, [r3, #4]
 80066e4:	f003 0203 	and.w	r2, r3, #3
 80066e8:	69fb      	ldr	r3, [r7, #28]
 80066ea:	005b      	lsls	r3, r3, #1
 80066ec:	fa02 f303 	lsl.w	r3, r2, r3
 80066f0:	69ba      	ldr	r2, [r7, #24]
 80066f2:	4313      	orrs	r3, r2
 80066f4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80066f6:	687b      	ldr	r3, [r7, #4]
 80066f8:	69ba      	ldr	r2, [r7, #24]
 80066fa:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80066fc:	683b      	ldr	r3, [r7, #0]
 80066fe:	685b      	ldr	r3, [r3, #4]
 8006700:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8006704:	2b00      	cmp	r3, #0
 8006706:	f000 80b4 	beq.w	8006872 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800670a:	2300      	movs	r3, #0
 800670c:	60fb      	str	r3, [r7, #12]
 800670e:	4b60      	ldr	r3, [pc, #384]	@ (8006890 <HAL_GPIO_Init+0x30c>)
 8006710:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006712:	4a5f      	ldr	r2, [pc, #380]	@ (8006890 <HAL_GPIO_Init+0x30c>)
 8006714:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8006718:	6453      	str	r3, [r2, #68]	@ 0x44
 800671a:	4b5d      	ldr	r3, [pc, #372]	@ (8006890 <HAL_GPIO_Init+0x30c>)
 800671c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800671e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006722:	60fb      	str	r3, [r7, #12]
 8006724:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8006726:	4a5b      	ldr	r2, [pc, #364]	@ (8006894 <HAL_GPIO_Init+0x310>)
 8006728:	69fb      	ldr	r3, [r7, #28]
 800672a:	089b      	lsrs	r3, r3, #2
 800672c:	3302      	adds	r3, #2
 800672e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006732:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8006734:	69fb      	ldr	r3, [r7, #28]
 8006736:	f003 0303 	and.w	r3, r3, #3
 800673a:	009b      	lsls	r3, r3, #2
 800673c:	220f      	movs	r2, #15
 800673e:	fa02 f303 	lsl.w	r3, r2, r3
 8006742:	43db      	mvns	r3, r3
 8006744:	69ba      	ldr	r2, [r7, #24]
 8006746:	4013      	ands	r3, r2
 8006748:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800674a:	687b      	ldr	r3, [r7, #4]
 800674c:	4a52      	ldr	r2, [pc, #328]	@ (8006898 <HAL_GPIO_Init+0x314>)
 800674e:	4293      	cmp	r3, r2
 8006750:	d02b      	beq.n	80067aa <HAL_GPIO_Init+0x226>
 8006752:	687b      	ldr	r3, [r7, #4]
 8006754:	4a51      	ldr	r2, [pc, #324]	@ (800689c <HAL_GPIO_Init+0x318>)
 8006756:	4293      	cmp	r3, r2
 8006758:	d025      	beq.n	80067a6 <HAL_GPIO_Init+0x222>
 800675a:	687b      	ldr	r3, [r7, #4]
 800675c:	4a50      	ldr	r2, [pc, #320]	@ (80068a0 <HAL_GPIO_Init+0x31c>)
 800675e:	4293      	cmp	r3, r2
 8006760:	d01f      	beq.n	80067a2 <HAL_GPIO_Init+0x21e>
 8006762:	687b      	ldr	r3, [r7, #4]
 8006764:	4a4f      	ldr	r2, [pc, #316]	@ (80068a4 <HAL_GPIO_Init+0x320>)
 8006766:	4293      	cmp	r3, r2
 8006768:	d019      	beq.n	800679e <HAL_GPIO_Init+0x21a>
 800676a:	687b      	ldr	r3, [r7, #4]
 800676c:	4a4e      	ldr	r2, [pc, #312]	@ (80068a8 <HAL_GPIO_Init+0x324>)
 800676e:	4293      	cmp	r3, r2
 8006770:	d013      	beq.n	800679a <HAL_GPIO_Init+0x216>
 8006772:	687b      	ldr	r3, [r7, #4]
 8006774:	4a4d      	ldr	r2, [pc, #308]	@ (80068ac <HAL_GPIO_Init+0x328>)
 8006776:	4293      	cmp	r3, r2
 8006778:	d00d      	beq.n	8006796 <HAL_GPIO_Init+0x212>
 800677a:	687b      	ldr	r3, [r7, #4]
 800677c:	4a4c      	ldr	r2, [pc, #304]	@ (80068b0 <HAL_GPIO_Init+0x32c>)
 800677e:	4293      	cmp	r3, r2
 8006780:	d007      	beq.n	8006792 <HAL_GPIO_Init+0x20e>
 8006782:	687b      	ldr	r3, [r7, #4]
 8006784:	4a4b      	ldr	r2, [pc, #300]	@ (80068b4 <HAL_GPIO_Init+0x330>)
 8006786:	4293      	cmp	r3, r2
 8006788:	d101      	bne.n	800678e <HAL_GPIO_Init+0x20a>
 800678a:	2307      	movs	r3, #7
 800678c:	e00e      	b.n	80067ac <HAL_GPIO_Init+0x228>
 800678e:	2308      	movs	r3, #8
 8006790:	e00c      	b.n	80067ac <HAL_GPIO_Init+0x228>
 8006792:	2306      	movs	r3, #6
 8006794:	e00a      	b.n	80067ac <HAL_GPIO_Init+0x228>
 8006796:	2305      	movs	r3, #5
 8006798:	e008      	b.n	80067ac <HAL_GPIO_Init+0x228>
 800679a:	2304      	movs	r3, #4
 800679c:	e006      	b.n	80067ac <HAL_GPIO_Init+0x228>
 800679e:	2303      	movs	r3, #3
 80067a0:	e004      	b.n	80067ac <HAL_GPIO_Init+0x228>
 80067a2:	2302      	movs	r3, #2
 80067a4:	e002      	b.n	80067ac <HAL_GPIO_Init+0x228>
 80067a6:	2301      	movs	r3, #1
 80067a8:	e000      	b.n	80067ac <HAL_GPIO_Init+0x228>
 80067aa:	2300      	movs	r3, #0
 80067ac:	69fa      	ldr	r2, [r7, #28]
 80067ae:	f002 0203 	and.w	r2, r2, #3
 80067b2:	0092      	lsls	r2, r2, #2
 80067b4:	4093      	lsls	r3, r2
 80067b6:	69ba      	ldr	r2, [r7, #24]
 80067b8:	4313      	orrs	r3, r2
 80067ba:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80067bc:	4935      	ldr	r1, [pc, #212]	@ (8006894 <HAL_GPIO_Init+0x310>)
 80067be:	69fb      	ldr	r3, [r7, #28]
 80067c0:	089b      	lsrs	r3, r3, #2
 80067c2:	3302      	adds	r3, #2
 80067c4:	69ba      	ldr	r2, [r7, #24]
 80067c6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80067ca:	4b3b      	ldr	r3, [pc, #236]	@ (80068b8 <HAL_GPIO_Init+0x334>)
 80067cc:	689b      	ldr	r3, [r3, #8]
 80067ce:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80067d0:	693b      	ldr	r3, [r7, #16]
 80067d2:	43db      	mvns	r3, r3
 80067d4:	69ba      	ldr	r2, [r7, #24]
 80067d6:	4013      	ands	r3, r2
 80067d8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80067da:	683b      	ldr	r3, [r7, #0]
 80067dc:	685b      	ldr	r3, [r3, #4]
 80067de:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80067e2:	2b00      	cmp	r3, #0
 80067e4:	d003      	beq.n	80067ee <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80067e6:	69ba      	ldr	r2, [r7, #24]
 80067e8:	693b      	ldr	r3, [r7, #16]
 80067ea:	4313      	orrs	r3, r2
 80067ec:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80067ee:	4a32      	ldr	r2, [pc, #200]	@ (80068b8 <HAL_GPIO_Init+0x334>)
 80067f0:	69bb      	ldr	r3, [r7, #24]
 80067f2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80067f4:	4b30      	ldr	r3, [pc, #192]	@ (80068b8 <HAL_GPIO_Init+0x334>)
 80067f6:	68db      	ldr	r3, [r3, #12]
 80067f8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80067fa:	693b      	ldr	r3, [r7, #16]
 80067fc:	43db      	mvns	r3, r3
 80067fe:	69ba      	ldr	r2, [r7, #24]
 8006800:	4013      	ands	r3, r2
 8006802:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8006804:	683b      	ldr	r3, [r7, #0]
 8006806:	685b      	ldr	r3, [r3, #4]
 8006808:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800680c:	2b00      	cmp	r3, #0
 800680e:	d003      	beq.n	8006818 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8006810:	69ba      	ldr	r2, [r7, #24]
 8006812:	693b      	ldr	r3, [r7, #16]
 8006814:	4313      	orrs	r3, r2
 8006816:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8006818:	4a27      	ldr	r2, [pc, #156]	@ (80068b8 <HAL_GPIO_Init+0x334>)
 800681a:	69bb      	ldr	r3, [r7, #24]
 800681c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800681e:	4b26      	ldr	r3, [pc, #152]	@ (80068b8 <HAL_GPIO_Init+0x334>)
 8006820:	685b      	ldr	r3, [r3, #4]
 8006822:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006824:	693b      	ldr	r3, [r7, #16]
 8006826:	43db      	mvns	r3, r3
 8006828:	69ba      	ldr	r2, [r7, #24]
 800682a:	4013      	ands	r3, r2
 800682c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800682e:	683b      	ldr	r3, [r7, #0]
 8006830:	685b      	ldr	r3, [r3, #4]
 8006832:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006836:	2b00      	cmp	r3, #0
 8006838:	d003      	beq.n	8006842 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 800683a:	69ba      	ldr	r2, [r7, #24]
 800683c:	693b      	ldr	r3, [r7, #16]
 800683e:	4313      	orrs	r3, r2
 8006840:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8006842:	4a1d      	ldr	r2, [pc, #116]	@ (80068b8 <HAL_GPIO_Init+0x334>)
 8006844:	69bb      	ldr	r3, [r7, #24]
 8006846:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8006848:	4b1b      	ldr	r3, [pc, #108]	@ (80068b8 <HAL_GPIO_Init+0x334>)
 800684a:	681b      	ldr	r3, [r3, #0]
 800684c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800684e:	693b      	ldr	r3, [r7, #16]
 8006850:	43db      	mvns	r3, r3
 8006852:	69ba      	ldr	r2, [r7, #24]
 8006854:	4013      	ands	r3, r2
 8006856:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8006858:	683b      	ldr	r3, [r7, #0]
 800685a:	685b      	ldr	r3, [r3, #4]
 800685c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006860:	2b00      	cmp	r3, #0
 8006862:	d003      	beq.n	800686c <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8006864:	69ba      	ldr	r2, [r7, #24]
 8006866:	693b      	ldr	r3, [r7, #16]
 8006868:	4313      	orrs	r3, r2
 800686a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800686c:	4a12      	ldr	r2, [pc, #72]	@ (80068b8 <HAL_GPIO_Init+0x334>)
 800686e:	69bb      	ldr	r3, [r7, #24]
 8006870:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8006872:	69fb      	ldr	r3, [r7, #28]
 8006874:	3301      	adds	r3, #1
 8006876:	61fb      	str	r3, [r7, #28]
 8006878:	69fb      	ldr	r3, [r7, #28]
 800687a:	2b0f      	cmp	r3, #15
 800687c:	f67f ae90 	bls.w	80065a0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8006880:	bf00      	nop
 8006882:	bf00      	nop
 8006884:	3724      	adds	r7, #36	@ 0x24
 8006886:	46bd      	mov	sp, r7
 8006888:	f85d 7b04 	ldr.w	r7, [sp], #4
 800688c:	4770      	bx	lr
 800688e:	bf00      	nop
 8006890:	40023800 	.word	0x40023800
 8006894:	40013800 	.word	0x40013800
 8006898:	40020000 	.word	0x40020000
 800689c:	40020400 	.word	0x40020400
 80068a0:	40020800 	.word	0x40020800
 80068a4:	40020c00 	.word	0x40020c00
 80068a8:	40021000 	.word	0x40021000
 80068ac:	40021400 	.word	0x40021400
 80068b0:	40021800 	.word	0x40021800
 80068b4:	40021c00 	.word	0x40021c00
 80068b8:	40013c00 	.word	0x40013c00

080068bc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80068bc:	b480      	push	{r7}
 80068be:	b083      	sub	sp, #12
 80068c0:	af00      	add	r7, sp, #0
 80068c2:	6078      	str	r0, [r7, #4]
 80068c4:	460b      	mov	r3, r1
 80068c6:	807b      	strh	r3, [r7, #2]
 80068c8:	4613      	mov	r3, r2
 80068ca:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80068cc:	787b      	ldrb	r3, [r7, #1]
 80068ce:	2b00      	cmp	r3, #0
 80068d0:	d003      	beq.n	80068da <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80068d2:	887a      	ldrh	r2, [r7, #2]
 80068d4:	687b      	ldr	r3, [r7, #4]
 80068d6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80068d8:	e003      	b.n	80068e2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80068da:	887b      	ldrh	r3, [r7, #2]
 80068dc:	041a      	lsls	r2, r3, #16
 80068de:	687b      	ldr	r3, [r7, #4]
 80068e0:	619a      	str	r2, [r3, #24]
}
 80068e2:	bf00      	nop
 80068e4:	370c      	adds	r7, #12
 80068e6:	46bd      	mov	sp, r7
 80068e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068ec:	4770      	bx	lr
	...

080068f0 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80068f0:	b580      	push	{r7, lr}
 80068f2:	b082      	sub	sp, #8
 80068f4:	af00      	add	r7, sp, #0
 80068f6:	4603      	mov	r3, r0
 80068f8:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 80068fa:	4b08      	ldr	r3, [pc, #32]	@ (800691c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80068fc:	695a      	ldr	r2, [r3, #20]
 80068fe:	88fb      	ldrh	r3, [r7, #6]
 8006900:	4013      	ands	r3, r2
 8006902:	2b00      	cmp	r3, #0
 8006904:	d006      	beq.n	8006914 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8006906:	4a05      	ldr	r2, [pc, #20]	@ (800691c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8006908:	88fb      	ldrh	r3, [r7, #6]
 800690a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800690c:	88fb      	ldrh	r3, [r7, #6]
 800690e:	4618      	mov	r0, r3
 8006910:	f7fb f914 	bl	8001b3c <HAL_GPIO_EXTI_Callback>
  }
}
 8006914:	bf00      	nop
 8006916:	3708      	adds	r7, #8
 8006918:	46bd      	mov	sp, r7
 800691a:	bd80      	pop	{r7, pc}
 800691c:	40013c00 	.word	0x40013c00

08006920 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8006920:	b580      	push	{r7, lr}
 8006922:	b084      	sub	sp, #16
 8006924:	af00      	add	r7, sp, #0
 8006926:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8006928:	687b      	ldr	r3, [r7, #4]
 800692a:	2b00      	cmp	r3, #0
 800692c:	d101      	bne.n	8006932 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800692e:	2301      	movs	r3, #1
 8006930:	e12b      	b.n	8006b8a <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8006932:	687b      	ldr	r3, [r7, #4]
 8006934:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006938:	b2db      	uxtb	r3, r3
 800693a:	2b00      	cmp	r3, #0
 800693c:	d106      	bne.n	800694c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800693e:	687b      	ldr	r3, [r7, #4]
 8006940:	2200      	movs	r2, #0
 8006942:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8006946:	6878      	ldr	r0, [r7, #4]
 8006948:	f7fd fb7c 	bl	8004044 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800694c:	687b      	ldr	r3, [r7, #4]
 800694e:	2224      	movs	r2, #36	@ 0x24
 8006950:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	681b      	ldr	r3, [r3, #0]
 8006958:	681a      	ldr	r2, [r3, #0]
 800695a:	687b      	ldr	r3, [r7, #4]
 800695c:	681b      	ldr	r3, [r3, #0]
 800695e:	f022 0201 	bic.w	r2, r2, #1
 8006962:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8006964:	687b      	ldr	r3, [r7, #4]
 8006966:	681b      	ldr	r3, [r3, #0]
 8006968:	681a      	ldr	r2, [r3, #0]
 800696a:	687b      	ldr	r3, [r7, #4]
 800696c:	681b      	ldr	r3, [r3, #0]
 800696e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8006972:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8006974:	687b      	ldr	r3, [r7, #4]
 8006976:	681b      	ldr	r3, [r3, #0]
 8006978:	681a      	ldr	r2, [r3, #0]
 800697a:	687b      	ldr	r3, [r7, #4]
 800697c:	681b      	ldr	r3, [r3, #0]
 800697e:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8006982:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8006984:	f001 fc2c 	bl	80081e0 <HAL_RCC_GetPCLK1Freq>
 8006988:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800698a:	687b      	ldr	r3, [r7, #4]
 800698c:	685b      	ldr	r3, [r3, #4]
 800698e:	4a81      	ldr	r2, [pc, #516]	@ (8006b94 <HAL_I2C_Init+0x274>)
 8006990:	4293      	cmp	r3, r2
 8006992:	d807      	bhi.n	80069a4 <HAL_I2C_Init+0x84>
 8006994:	68fb      	ldr	r3, [r7, #12]
 8006996:	4a80      	ldr	r2, [pc, #512]	@ (8006b98 <HAL_I2C_Init+0x278>)
 8006998:	4293      	cmp	r3, r2
 800699a:	bf94      	ite	ls
 800699c:	2301      	movls	r3, #1
 800699e:	2300      	movhi	r3, #0
 80069a0:	b2db      	uxtb	r3, r3
 80069a2:	e006      	b.n	80069b2 <HAL_I2C_Init+0x92>
 80069a4:	68fb      	ldr	r3, [r7, #12]
 80069a6:	4a7d      	ldr	r2, [pc, #500]	@ (8006b9c <HAL_I2C_Init+0x27c>)
 80069a8:	4293      	cmp	r3, r2
 80069aa:	bf94      	ite	ls
 80069ac:	2301      	movls	r3, #1
 80069ae:	2300      	movhi	r3, #0
 80069b0:	b2db      	uxtb	r3, r3
 80069b2:	2b00      	cmp	r3, #0
 80069b4:	d001      	beq.n	80069ba <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80069b6:	2301      	movs	r3, #1
 80069b8:	e0e7      	b.n	8006b8a <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80069ba:	68fb      	ldr	r3, [r7, #12]
 80069bc:	4a78      	ldr	r2, [pc, #480]	@ (8006ba0 <HAL_I2C_Init+0x280>)
 80069be:	fba2 2303 	umull	r2, r3, r2, r3
 80069c2:	0c9b      	lsrs	r3, r3, #18
 80069c4:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80069c6:	687b      	ldr	r3, [r7, #4]
 80069c8:	681b      	ldr	r3, [r3, #0]
 80069ca:	685b      	ldr	r3, [r3, #4]
 80069cc:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	681b      	ldr	r3, [r3, #0]
 80069d4:	68ba      	ldr	r2, [r7, #8]
 80069d6:	430a      	orrs	r2, r1
 80069d8:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80069da:	687b      	ldr	r3, [r7, #4]
 80069dc:	681b      	ldr	r3, [r3, #0]
 80069de:	6a1b      	ldr	r3, [r3, #32]
 80069e0:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80069e4:	687b      	ldr	r3, [r7, #4]
 80069e6:	685b      	ldr	r3, [r3, #4]
 80069e8:	4a6a      	ldr	r2, [pc, #424]	@ (8006b94 <HAL_I2C_Init+0x274>)
 80069ea:	4293      	cmp	r3, r2
 80069ec:	d802      	bhi.n	80069f4 <HAL_I2C_Init+0xd4>
 80069ee:	68bb      	ldr	r3, [r7, #8]
 80069f0:	3301      	adds	r3, #1
 80069f2:	e009      	b.n	8006a08 <HAL_I2C_Init+0xe8>
 80069f4:	68bb      	ldr	r3, [r7, #8]
 80069f6:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 80069fa:	fb02 f303 	mul.w	r3, r2, r3
 80069fe:	4a69      	ldr	r2, [pc, #420]	@ (8006ba4 <HAL_I2C_Init+0x284>)
 8006a00:	fba2 2303 	umull	r2, r3, r2, r3
 8006a04:	099b      	lsrs	r3, r3, #6
 8006a06:	3301      	adds	r3, #1
 8006a08:	687a      	ldr	r2, [r7, #4]
 8006a0a:	6812      	ldr	r2, [r2, #0]
 8006a0c:	430b      	orrs	r3, r1
 8006a0e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8006a10:	687b      	ldr	r3, [r7, #4]
 8006a12:	681b      	ldr	r3, [r3, #0]
 8006a14:	69db      	ldr	r3, [r3, #28]
 8006a16:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8006a1a:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8006a1e:	687b      	ldr	r3, [r7, #4]
 8006a20:	685b      	ldr	r3, [r3, #4]
 8006a22:	495c      	ldr	r1, [pc, #368]	@ (8006b94 <HAL_I2C_Init+0x274>)
 8006a24:	428b      	cmp	r3, r1
 8006a26:	d819      	bhi.n	8006a5c <HAL_I2C_Init+0x13c>
 8006a28:	68fb      	ldr	r3, [r7, #12]
 8006a2a:	1e59      	subs	r1, r3, #1
 8006a2c:	687b      	ldr	r3, [r7, #4]
 8006a2e:	685b      	ldr	r3, [r3, #4]
 8006a30:	005b      	lsls	r3, r3, #1
 8006a32:	fbb1 f3f3 	udiv	r3, r1, r3
 8006a36:	1c59      	adds	r1, r3, #1
 8006a38:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8006a3c:	400b      	ands	r3, r1
 8006a3e:	2b00      	cmp	r3, #0
 8006a40:	d00a      	beq.n	8006a58 <HAL_I2C_Init+0x138>
 8006a42:	68fb      	ldr	r3, [r7, #12]
 8006a44:	1e59      	subs	r1, r3, #1
 8006a46:	687b      	ldr	r3, [r7, #4]
 8006a48:	685b      	ldr	r3, [r3, #4]
 8006a4a:	005b      	lsls	r3, r3, #1
 8006a4c:	fbb1 f3f3 	udiv	r3, r1, r3
 8006a50:	3301      	adds	r3, #1
 8006a52:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006a56:	e051      	b.n	8006afc <HAL_I2C_Init+0x1dc>
 8006a58:	2304      	movs	r3, #4
 8006a5a:	e04f      	b.n	8006afc <HAL_I2C_Init+0x1dc>
 8006a5c:	687b      	ldr	r3, [r7, #4]
 8006a5e:	689b      	ldr	r3, [r3, #8]
 8006a60:	2b00      	cmp	r3, #0
 8006a62:	d111      	bne.n	8006a88 <HAL_I2C_Init+0x168>
 8006a64:	68fb      	ldr	r3, [r7, #12]
 8006a66:	1e58      	subs	r0, r3, #1
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	6859      	ldr	r1, [r3, #4]
 8006a6c:	460b      	mov	r3, r1
 8006a6e:	005b      	lsls	r3, r3, #1
 8006a70:	440b      	add	r3, r1
 8006a72:	fbb0 f3f3 	udiv	r3, r0, r3
 8006a76:	3301      	adds	r3, #1
 8006a78:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006a7c:	2b00      	cmp	r3, #0
 8006a7e:	bf0c      	ite	eq
 8006a80:	2301      	moveq	r3, #1
 8006a82:	2300      	movne	r3, #0
 8006a84:	b2db      	uxtb	r3, r3
 8006a86:	e012      	b.n	8006aae <HAL_I2C_Init+0x18e>
 8006a88:	68fb      	ldr	r3, [r7, #12]
 8006a8a:	1e58      	subs	r0, r3, #1
 8006a8c:	687b      	ldr	r3, [r7, #4]
 8006a8e:	6859      	ldr	r1, [r3, #4]
 8006a90:	460b      	mov	r3, r1
 8006a92:	009b      	lsls	r3, r3, #2
 8006a94:	440b      	add	r3, r1
 8006a96:	0099      	lsls	r1, r3, #2
 8006a98:	440b      	add	r3, r1
 8006a9a:	fbb0 f3f3 	udiv	r3, r0, r3
 8006a9e:	3301      	adds	r3, #1
 8006aa0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006aa4:	2b00      	cmp	r3, #0
 8006aa6:	bf0c      	ite	eq
 8006aa8:	2301      	moveq	r3, #1
 8006aaa:	2300      	movne	r3, #0
 8006aac:	b2db      	uxtb	r3, r3
 8006aae:	2b00      	cmp	r3, #0
 8006ab0:	d001      	beq.n	8006ab6 <HAL_I2C_Init+0x196>
 8006ab2:	2301      	movs	r3, #1
 8006ab4:	e022      	b.n	8006afc <HAL_I2C_Init+0x1dc>
 8006ab6:	687b      	ldr	r3, [r7, #4]
 8006ab8:	689b      	ldr	r3, [r3, #8]
 8006aba:	2b00      	cmp	r3, #0
 8006abc:	d10e      	bne.n	8006adc <HAL_I2C_Init+0x1bc>
 8006abe:	68fb      	ldr	r3, [r7, #12]
 8006ac0:	1e58      	subs	r0, r3, #1
 8006ac2:	687b      	ldr	r3, [r7, #4]
 8006ac4:	6859      	ldr	r1, [r3, #4]
 8006ac6:	460b      	mov	r3, r1
 8006ac8:	005b      	lsls	r3, r3, #1
 8006aca:	440b      	add	r3, r1
 8006acc:	fbb0 f3f3 	udiv	r3, r0, r3
 8006ad0:	3301      	adds	r3, #1
 8006ad2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006ad6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006ada:	e00f      	b.n	8006afc <HAL_I2C_Init+0x1dc>
 8006adc:	68fb      	ldr	r3, [r7, #12]
 8006ade:	1e58      	subs	r0, r3, #1
 8006ae0:	687b      	ldr	r3, [r7, #4]
 8006ae2:	6859      	ldr	r1, [r3, #4]
 8006ae4:	460b      	mov	r3, r1
 8006ae6:	009b      	lsls	r3, r3, #2
 8006ae8:	440b      	add	r3, r1
 8006aea:	0099      	lsls	r1, r3, #2
 8006aec:	440b      	add	r3, r1
 8006aee:	fbb0 f3f3 	udiv	r3, r0, r3
 8006af2:	3301      	adds	r3, #1
 8006af4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006af8:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8006afc:	6879      	ldr	r1, [r7, #4]
 8006afe:	6809      	ldr	r1, [r1, #0]
 8006b00:	4313      	orrs	r3, r2
 8006b02:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8006b04:	687b      	ldr	r3, [r7, #4]
 8006b06:	681b      	ldr	r3, [r3, #0]
 8006b08:	681b      	ldr	r3, [r3, #0]
 8006b0a:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8006b0e:	687b      	ldr	r3, [r7, #4]
 8006b10:	69da      	ldr	r2, [r3, #28]
 8006b12:	687b      	ldr	r3, [r7, #4]
 8006b14:	6a1b      	ldr	r3, [r3, #32]
 8006b16:	431a      	orrs	r2, r3
 8006b18:	687b      	ldr	r3, [r7, #4]
 8006b1a:	681b      	ldr	r3, [r3, #0]
 8006b1c:	430a      	orrs	r2, r1
 8006b1e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8006b20:	687b      	ldr	r3, [r7, #4]
 8006b22:	681b      	ldr	r3, [r3, #0]
 8006b24:	689b      	ldr	r3, [r3, #8]
 8006b26:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8006b2a:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8006b2e:	687a      	ldr	r2, [r7, #4]
 8006b30:	6911      	ldr	r1, [r2, #16]
 8006b32:	687a      	ldr	r2, [r7, #4]
 8006b34:	68d2      	ldr	r2, [r2, #12]
 8006b36:	4311      	orrs	r1, r2
 8006b38:	687a      	ldr	r2, [r7, #4]
 8006b3a:	6812      	ldr	r2, [r2, #0]
 8006b3c:	430b      	orrs	r3, r1
 8006b3e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8006b40:	687b      	ldr	r3, [r7, #4]
 8006b42:	681b      	ldr	r3, [r3, #0]
 8006b44:	68db      	ldr	r3, [r3, #12]
 8006b46:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8006b4a:	687b      	ldr	r3, [r7, #4]
 8006b4c:	695a      	ldr	r2, [r3, #20]
 8006b4e:	687b      	ldr	r3, [r7, #4]
 8006b50:	699b      	ldr	r3, [r3, #24]
 8006b52:	431a      	orrs	r2, r3
 8006b54:	687b      	ldr	r3, [r7, #4]
 8006b56:	681b      	ldr	r3, [r3, #0]
 8006b58:	430a      	orrs	r2, r1
 8006b5a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8006b5c:	687b      	ldr	r3, [r7, #4]
 8006b5e:	681b      	ldr	r3, [r3, #0]
 8006b60:	681a      	ldr	r2, [r3, #0]
 8006b62:	687b      	ldr	r3, [r7, #4]
 8006b64:	681b      	ldr	r3, [r3, #0]
 8006b66:	f042 0201 	orr.w	r2, r2, #1
 8006b6a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006b6c:	687b      	ldr	r3, [r7, #4]
 8006b6e:	2200      	movs	r2, #0
 8006b70:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8006b72:	687b      	ldr	r3, [r7, #4]
 8006b74:	2220      	movs	r2, #32
 8006b76:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8006b7a:	687b      	ldr	r3, [r7, #4]
 8006b7c:	2200      	movs	r2, #0
 8006b7e:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8006b80:	687b      	ldr	r3, [r7, #4]
 8006b82:	2200      	movs	r2, #0
 8006b84:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8006b88:	2300      	movs	r3, #0
}
 8006b8a:	4618      	mov	r0, r3
 8006b8c:	3710      	adds	r7, #16
 8006b8e:	46bd      	mov	sp, r7
 8006b90:	bd80      	pop	{r7, pc}
 8006b92:	bf00      	nop
 8006b94:	000186a0 	.word	0x000186a0
 8006b98:	001e847f 	.word	0x001e847f
 8006b9c:	003d08ff 	.word	0x003d08ff
 8006ba0:	431bde83 	.word	0x431bde83
 8006ba4:	10624dd3 	.word	0x10624dd3

08006ba8 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006ba8:	b580      	push	{r7, lr}
 8006baa:	b088      	sub	sp, #32
 8006bac:	af02      	add	r7, sp, #8
 8006bae:	60f8      	str	r0, [r7, #12]
 8006bb0:	4608      	mov	r0, r1
 8006bb2:	4611      	mov	r1, r2
 8006bb4:	461a      	mov	r2, r3
 8006bb6:	4603      	mov	r3, r0
 8006bb8:	817b      	strh	r3, [r7, #10]
 8006bba:	460b      	mov	r3, r1
 8006bbc:	813b      	strh	r3, [r7, #8]
 8006bbe:	4613      	mov	r3, r2
 8006bc0:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8006bc2:	f7fe f933 	bl	8004e2c <HAL_GetTick>
 8006bc6:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006bc8:	68fb      	ldr	r3, [r7, #12]
 8006bca:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006bce:	b2db      	uxtb	r3, r3
 8006bd0:	2b20      	cmp	r3, #32
 8006bd2:	f040 80d9 	bne.w	8006d88 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8006bd6:	697b      	ldr	r3, [r7, #20]
 8006bd8:	9300      	str	r3, [sp, #0]
 8006bda:	2319      	movs	r3, #25
 8006bdc:	2201      	movs	r2, #1
 8006bde:	496d      	ldr	r1, [pc, #436]	@ (8006d94 <HAL_I2C_Mem_Write+0x1ec>)
 8006be0:	68f8      	ldr	r0, [r7, #12]
 8006be2:	f000 fc8b 	bl	80074fc <I2C_WaitOnFlagUntilTimeout>
 8006be6:	4603      	mov	r3, r0
 8006be8:	2b00      	cmp	r3, #0
 8006bea:	d001      	beq.n	8006bf0 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8006bec:	2302      	movs	r3, #2
 8006bee:	e0cc      	b.n	8006d8a <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006bf0:	68fb      	ldr	r3, [r7, #12]
 8006bf2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006bf6:	2b01      	cmp	r3, #1
 8006bf8:	d101      	bne.n	8006bfe <HAL_I2C_Mem_Write+0x56>
 8006bfa:	2302      	movs	r3, #2
 8006bfc:	e0c5      	b.n	8006d8a <HAL_I2C_Mem_Write+0x1e2>
 8006bfe:	68fb      	ldr	r3, [r7, #12]
 8006c00:	2201      	movs	r2, #1
 8006c02:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8006c06:	68fb      	ldr	r3, [r7, #12]
 8006c08:	681b      	ldr	r3, [r3, #0]
 8006c0a:	681b      	ldr	r3, [r3, #0]
 8006c0c:	f003 0301 	and.w	r3, r3, #1
 8006c10:	2b01      	cmp	r3, #1
 8006c12:	d007      	beq.n	8006c24 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8006c14:	68fb      	ldr	r3, [r7, #12]
 8006c16:	681b      	ldr	r3, [r3, #0]
 8006c18:	681a      	ldr	r2, [r3, #0]
 8006c1a:	68fb      	ldr	r3, [r7, #12]
 8006c1c:	681b      	ldr	r3, [r3, #0]
 8006c1e:	f042 0201 	orr.w	r2, r2, #1
 8006c22:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8006c24:	68fb      	ldr	r3, [r7, #12]
 8006c26:	681b      	ldr	r3, [r3, #0]
 8006c28:	681a      	ldr	r2, [r3, #0]
 8006c2a:	68fb      	ldr	r3, [r7, #12]
 8006c2c:	681b      	ldr	r3, [r3, #0]
 8006c2e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8006c32:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8006c34:	68fb      	ldr	r3, [r7, #12]
 8006c36:	2221      	movs	r2, #33	@ 0x21
 8006c38:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8006c3c:	68fb      	ldr	r3, [r7, #12]
 8006c3e:	2240      	movs	r2, #64	@ 0x40
 8006c40:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006c44:	68fb      	ldr	r3, [r7, #12]
 8006c46:	2200      	movs	r2, #0
 8006c48:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8006c4a:	68fb      	ldr	r3, [r7, #12]
 8006c4c:	6a3a      	ldr	r2, [r7, #32]
 8006c4e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8006c50:	68fb      	ldr	r3, [r7, #12]
 8006c52:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8006c54:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8006c56:	68fb      	ldr	r3, [r7, #12]
 8006c58:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006c5a:	b29a      	uxth	r2, r3
 8006c5c:	68fb      	ldr	r3, [r7, #12]
 8006c5e:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8006c60:	68fb      	ldr	r3, [r7, #12]
 8006c62:	4a4d      	ldr	r2, [pc, #308]	@ (8006d98 <HAL_I2C_Mem_Write+0x1f0>)
 8006c64:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8006c66:	88f8      	ldrh	r0, [r7, #6]
 8006c68:	893a      	ldrh	r2, [r7, #8]
 8006c6a:	8979      	ldrh	r1, [r7, #10]
 8006c6c:	697b      	ldr	r3, [r7, #20]
 8006c6e:	9301      	str	r3, [sp, #4]
 8006c70:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006c72:	9300      	str	r3, [sp, #0]
 8006c74:	4603      	mov	r3, r0
 8006c76:	68f8      	ldr	r0, [r7, #12]
 8006c78:	f000 fac2 	bl	8007200 <I2C_RequestMemoryWrite>
 8006c7c:	4603      	mov	r3, r0
 8006c7e:	2b00      	cmp	r3, #0
 8006c80:	d052      	beq.n	8006d28 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8006c82:	2301      	movs	r3, #1
 8006c84:	e081      	b.n	8006d8a <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006c86:	697a      	ldr	r2, [r7, #20]
 8006c88:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006c8a:	68f8      	ldr	r0, [r7, #12]
 8006c8c:	f000 fd50 	bl	8007730 <I2C_WaitOnTXEFlagUntilTimeout>
 8006c90:	4603      	mov	r3, r0
 8006c92:	2b00      	cmp	r3, #0
 8006c94:	d00d      	beq.n	8006cb2 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006c96:	68fb      	ldr	r3, [r7, #12]
 8006c98:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006c9a:	2b04      	cmp	r3, #4
 8006c9c:	d107      	bne.n	8006cae <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006c9e:	68fb      	ldr	r3, [r7, #12]
 8006ca0:	681b      	ldr	r3, [r3, #0]
 8006ca2:	681a      	ldr	r2, [r3, #0]
 8006ca4:	68fb      	ldr	r3, [r7, #12]
 8006ca6:	681b      	ldr	r3, [r3, #0]
 8006ca8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006cac:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8006cae:	2301      	movs	r3, #1
 8006cb0:	e06b      	b.n	8006d8a <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8006cb2:	68fb      	ldr	r3, [r7, #12]
 8006cb4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006cb6:	781a      	ldrb	r2, [r3, #0]
 8006cb8:	68fb      	ldr	r3, [r7, #12]
 8006cba:	681b      	ldr	r3, [r3, #0]
 8006cbc:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006cbe:	68fb      	ldr	r3, [r7, #12]
 8006cc0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006cc2:	1c5a      	adds	r2, r3, #1
 8006cc4:	68fb      	ldr	r3, [r7, #12]
 8006cc6:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 8006cc8:	68fb      	ldr	r3, [r7, #12]
 8006cca:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006ccc:	3b01      	subs	r3, #1
 8006cce:	b29a      	uxth	r2, r3
 8006cd0:	68fb      	ldr	r3, [r7, #12]
 8006cd2:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8006cd4:	68fb      	ldr	r3, [r7, #12]
 8006cd6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006cd8:	b29b      	uxth	r3, r3
 8006cda:	3b01      	subs	r3, #1
 8006cdc:	b29a      	uxth	r2, r3
 8006cde:	68fb      	ldr	r3, [r7, #12]
 8006ce0:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8006ce2:	68fb      	ldr	r3, [r7, #12]
 8006ce4:	681b      	ldr	r3, [r3, #0]
 8006ce6:	695b      	ldr	r3, [r3, #20]
 8006ce8:	f003 0304 	and.w	r3, r3, #4
 8006cec:	2b04      	cmp	r3, #4
 8006cee:	d11b      	bne.n	8006d28 <HAL_I2C_Mem_Write+0x180>
 8006cf0:	68fb      	ldr	r3, [r7, #12]
 8006cf2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006cf4:	2b00      	cmp	r3, #0
 8006cf6:	d017      	beq.n	8006d28 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8006cf8:	68fb      	ldr	r3, [r7, #12]
 8006cfa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006cfc:	781a      	ldrb	r2, [r3, #0]
 8006cfe:	68fb      	ldr	r3, [r7, #12]
 8006d00:	681b      	ldr	r3, [r3, #0]
 8006d02:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8006d04:	68fb      	ldr	r3, [r7, #12]
 8006d06:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006d08:	1c5a      	adds	r2, r3, #1
 8006d0a:	68fb      	ldr	r3, [r7, #12]
 8006d0c:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8006d0e:	68fb      	ldr	r3, [r7, #12]
 8006d10:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006d12:	3b01      	subs	r3, #1
 8006d14:	b29a      	uxth	r2, r3
 8006d16:	68fb      	ldr	r3, [r7, #12]
 8006d18:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8006d1a:	68fb      	ldr	r3, [r7, #12]
 8006d1c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006d1e:	b29b      	uxth	r3, r3
 8006d20:	3b01      	subs	r3, #1
 8006d22:	b29a      	uxth	r2, r3
 8006d24:	68fb      	ldr	r3, [r7, #12]
 8006d26:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8006d28:	68fb      	ldr	r3, [r7, #12]
 8006d2a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006d2c:	2b00      	cmp	r3, #0
 8006d2e:	d1aa      	bne.n	8006c86 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006d30:	697a      	ldr	r2, [r7, #20]
 8006d32:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006d34:	68f8      	ldr	r0, [r7, #12]
 8006d36:	f000 fd43 	bl	80077c0 <I2C_WaitOnBTFFlagUntilTimeout>
 8006d3a:	4603      	mov	r3, r0
 8006d3c:	2b00      	cmp	r3, #0
 8006d3e:	d00d      	beq.n	8006d5c <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006d40:	68fb      	ldr	r3, [r7, #12]
 8006d42:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006d44:	2b04      	cmp	r3, #4
 8006d46:	d107      	bne.n	8006d58 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006d48:	68fb      	ldr	r3, [r7, #12]
 8006d4a:	681b      	ldr	r3, [r3, #0]
 8006d4c:	681a      	ldr	r2, [r3, #0]
 8006d4e:	68fb      	ldr	r3, [r7, #12]
 8006d50:	681b      	ldr	r3, [r3, #0]
 8006d52:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006d56:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8006d58:	2301      	movs	r3, #1
 8006d5a:	e016      	b.n	8006d8a <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006d5c:	68fb      	ldr	r3, [r7, #12]
 8006d5e:	681b      	ldr	r3, [r3, #0]
 8006d60:	681a      	ldr	r2, [r3, #0]
 8006d62:	68fb      	ldr	r3, [r7, #12]
 8006d64:	681b      	ldr	r3, [r3, #0]
 8006d66:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006d6a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8006d6c:	68fb      	ldr	r3, [r7, #12]
 8006d6e:	2220      	movs	r2, #32
 8006d70:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8006d74:	68fb      	ldr	r3, [r7, #12]
 8006d76:	2200      	movs	r2, #0
 8006d78:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006d7c:	68fb      	ldr	r3, [r7, #12]
 8006d7e:	2200      	movs	r2, #0
 8006d80:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8006d84:	2300      	movs	r3, #0
 8006d86:	e000      	b.n	8006d8a <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8006d88:	2302      	movs	r3, #2
  }
}
 8006d8a:	4618      	mov	r0, r3
 8006d8c:	3718      	adds	r7, #24
 8006d8e:	46bd      	mov	sp, r7
 8006d90:	bd80      	pop	{r7, pc}
 8006d92:	bf00      	nop
 8006d94:	00100002 	.word	0x00100002
 8006d98:	ffff0000 	.word	0xffff0000

08006d9c <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006d9c:	b580      	push	{r7, lr}
 8006d9e:	b08c      	sub	sp, #48	@ 0x30
 8006da0:	af02      	add	r7, sp, #8
 8006da2:	60f8      	str	r0, [r7, #12]
 8006da4:	4608      	mov	r0, r1
 8006da6:	4611      	mov	r1, r2
 8006da8:	461a      	mov	r2, r3
 8006daa:	4603      	mov	r3, r0
 8006dac:	817b      	strh	r3, [r7, #10]
 8006dae:	460b      	mov	r3, r1
 8006db0:	813b      	strh	r3, [r7, #8]
 8006db2:	4613      	mov	r3, r2
 8006db4:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8006db6:	f7fe f839 	bl	8004e2c <HAL_GetTick>
 8006dba:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006dbc:	68fb      	ldr	r3, [r7, #12]
 8006dbe:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006dc2:	b2db      	uxtb	r3, r3
 8006dc4:	2b20      	cmp	r3, #32
 8006dc6:	f040 8214 	bne.w	80071f2 <HAL_I2C_Mem_Read+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8006dca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006dcc:	9300      	str	r3, [sp, #0]
 8006dce:	2319      	movs	r3, #25
 8006dd0:	2201      	movs	r2, #1
 8006dd2:	497b      	ldr	r1, [pc, #492]	@ (8006fc0 <HAL_I2C_Mem_Read+0x224>)
 8006dd4:	68f8      	ldr	r0, [r7, #12]
 8006dd6:	f000 fb91 	bl	80074fc <I2C_WaitOnFlagUntilTimeout>
 8006dda:	4603      	mov	r3, r0
 8006ddc:	2b00      	cmp	r3, #0
 8006dde:	d001      	beq.n	8006de4 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8006de0:	2302      	movs	r3, #2
 8006de2:	e207      	b.n	80071f4 <HAL_I2C_Mem_Read+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006de4:	68fb      	ldr	r3, [r7, #12]
 8006de6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006dea:	2b01      	cmp	r3, #1
 8006dec:	d101      	bne.n	8006df2 <HAL_I2C_Mem_Read+0x56>
 8006dee:	2302      	movs	r3, #2
 8006df0:	e200      	b.n	80071f4 <HAL_I2C_Mem_Read+0x458>
 8006df2:	68fb      	ldr	r3, [r7, #12]
 8006df4:	2201      	movs	r2, #1
 8006df6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8006dfa:	68fb      	ldr	r3, [r7, #12]
 8006dfc:	681b      	ldr	r3, [r3, #0]
 8006dfe:	681b      	ldr	r3, [r3, #0]
 8006e00:	f003 0301 	and.w	r3, r3, #1
 8006e04:	2b01      	cmp	r3, #1
 8006e06:	d007      	beq.n	8006e18 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8006e08:	68fb      	ldr	r3, [r7, #12]
 8006e0a:	681b      	ldr	r3, [r3, #0]
 8006e0c:	681a      	ldr	r2, [r3, #0]
 8006e0e:	68fb      	ldr	r3, [r7, #12]
 8006e10:	681b      	ldr	r3, [r3, #0]
 8006e12:	f042 0201 	orr.w	r2, r2, #1
 8006e16:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8006e18:	68fb      	ldr	r3, [r7, #12]
 8006e1a:	681b      	ldr	r3, [r3, #0]
 8006e1c:	681a      	ldr	r2, [r3, #0]
 8006e1e:	68fb      	ldr	r3, [r7, #12]
 8006e20:	681b      	ldr	r3, [r3, #0]
 8006e22:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8006e26:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8006e28:	68fb      	ldr	r3, [r7, #12]
 8006e2a:	2222      	movs	r2, #34	@ 0x22
 8006e2c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8006e30:	68fb      	ldr	r3, [r7, #12]
 8006e32:	2240      	movs	r2, #64	@ 0x40
 8006e34:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006e38:	68fb      	ldr	r3, [r7, #12]
 8006e3a:	2200      	movs	r2, #0
 8006e3c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8006e3e:	68fb      	ldr	r3, [r7, #12]
 8006e40:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006e42:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8006e44:	68fb      	ldr	r3, [r7, #12]
 8006e46:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8006e48:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8006e4a:	68fb      	ldr	r3, [r7, #12]
 8006e4c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006e4e:	b29a      	uxth	r2, r3
 8006e50:	68fb      	ldr	r3, [r7, #12]
 8006e52:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8006e54:	68fb      	ldr	r3, [r7, #12]
 8006e56:	4a5b      	ldr	r2, [pc, #364]	@ (8006fc4 <HAL_I2C_Mem_Read+0x228>)
 8006e58:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8006e5a:	88f8      	ldrh	r0, [r7, #6]
 8006e5c:	893a      	ldrh	r2, [r7, #8]
 8006e5e:	8979      	ldrh	r1, [r7, #10]
 8006e60:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e62:	9301      	str	r3, [sp, #4]
 8006e64:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006e66:	9300      	str	r3, [sp, #0]
 8006e68:	4603      	mov	r3, r0
 8006e6a:	68f8      	ldr	r0, [r7, #12]
 8006e6c:	f000 fa5e 	bl	800732c <I2C_RequestMemoryRead>
 8006e70:	4603      	mov	r3, r0
 8006e72:	2b00      	cmp	r3, #0
 8006e74:	d001      	beq.n	8006e7a <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8006e76:	2301      	movs	r3, #1
 8006e78:	e1bc      	b.n	80071f4 <HAL_I2C_Mem_Read+0x458>
    }

    if (hi2c->XferSize == 0U)
 8006e7a:	68fb      	ldr	r3, [r7, #12]
 8006e7c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006e7e:	2b00      	cmp	r3, #0
 8006e80:	d113      	bne.n	8006eaa <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006e82:	2300      	movs	r3, #0
 8006e84:	623b      	str	r3, [r7, #32]
 8006e86:	68fb      	ldr	r3, [r7, #12]
 8006e88:	681b      	ldr	r3, [r3, #0]
 8006e8a:	695b      	ldr	r3, [r3, #20]
 8006e8c:	623b      	str	r3, [r7, #32]
 8006e8e:	68fb      	ldr	r3, [r7, #12]
 8006e90:	681b      	ldr	r3, [r3, #0]
 8006e92:	699b      	ldr	r3, [r3, #24]
 8006e94:	623b      	str	r3, [r7, #32]
 8006e96:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006e98:	68fb      	ldr	r3, [r7, #12]
 8006e9a:	681b      	ldr	r3, [r3, #0]
 8006e9c:	681a      	ldr	r2, [r3, #0]
 8006e9e:	68fb      	ldr	r3, [r7, #12]
 8006ea0:	681b      	ldr	r3, [r3, #0]
 8006ea2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006ea6:	601a      	str	r2, [r3, #0]
 8006ea8:	e190      	b.n	80071cc <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 1U)
 8006eaa:	68fb      	ldr	r3, [r7, #12]
 8006eac:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006eae:	2b01      	cmp	r3, #1
 8006eb0:	d11b      	bne.n	8006eea <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006eb2:	68fb      	ldr	r3, [r7, #12]
 8006eb4:	681b      	ldr	r3, [r3, #0]
 8006eb6:	681a      	ldr	r2, [r3, #0]
 8006eb8:	68fb      	ldr	r3, [r7, #12]
 8006eba:	681b      	ldr	r3, [r3, #0]
 8006ebc:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006ec0:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006ec2:	2300      	movs	r3, #0
 8006ec4:	61fb      	str	r3, [r7, #28]
 8006ec6:	68fb      	ldr	r3, [r7, #12]
 8006ec8:	681b      	ldr	r3, [r3, #0]
 8006eca:	695b      	ldr	r3, [r3, #20]
 8006ecc:	61fb      	str	r3, [r7, #28]
 8006ece:	68fb      	ldr	r3, [r7, #12]
 8006ed0:	681b      	ldr	r3, [r3, #0]
 8006ed2:	699b      	ldr	r3, [r3, #24]
 8006ed4:	61fb      	str	r3, [r7, #28]
 8006ed6:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006ed8:	68fb      	ldr	r3, [r7, #12]
 8006eda:	681b      	ldr	r3, [r3, #0]
 8006edc:	681a      	ldr	r2, [r3, #0]
 8006ede:	68fb      	ldr	r3, [r7, #12]
 8006ee0:	681b      	ldr	r3, [r3, #0]
 8006ee2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006ee6:	601a      	str	r2, [r3, #0]
 8006ee8:	e170      	b.n	80071cc <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 2U)
 8006eea:	68fb      	ldr	r3, [r7, #12]
 8006eec:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006eee:	2b02      	cmp	r3, #2
 8006ef0:	d11b      	bne.n	8006f2a <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006ef2:	68fb      	ldr	r3, [r7, #12]
 8006ef4:	681b      	ldr	r3, [r3, #0]
 8006ef6:	681a      	ldr	r2, [r3, #0]
 8006ef8:	68fb      	ldr	r3, [r7, #12]
 8006efa:	681b      	ldr	r3, [r3, #0]
 8006efc:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006f00:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8006f02:	68fb      	ldr	r3, [r7, #12]
 8006f04:	681b      	ldr	r3, [r3, #0]
 8006f06:	681a      	ldr	r2, [r3, #0]
 8006f08:	68fb      	ldr	r3, [r7, #12]
 8006f0a:	681b      	ldr	r3, [r3, #0]
 8006f0c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006f10:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006f12:	2300      	movs	r3, #0
 8006f14:	61bb      	str	r3, [r7, #24]
 8006f16:	68fb      	ldr	r3, [r7, #12]
 8006f18:	681b      	ldr	r3, [r3, #0]
 8006f1a:	695b      	ldr	r3, [r3, #20]
 8006f1c:	61bb      	str	r3, [r7, #24]
 8006f1e:	68fb      	ldr	r3, [r7, #12]
 8006f20:	681b      	ldr	r3, [r3, #0]
 8006f22:	699b      	ldr	r3, [r3, #24]
 8006f24:	61bb      	str	r3, [r7, #24]
 8006f26:	69bb      	ldr	r3, [r7, #24]
 8006f28:	e150      	b.n	80071cc <HAL_I2C_Mem_Read+0x430>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006f2a:	2300      	movs	r3, #0
 8006f2c:	617b      	str	r3, [r7, #20]
 8006f2e:	68fb      	ldr	r3, [r7, #12]
 8006f30:	681b      	ldr	r3, [r3, #0]
 8006f32:	695b      	ldr	r3, [r3, #20]
 8006f34:	617b      	str	r3, [r7, #20]
 8006f36:	68fb      	ldr	r3, [r7, #12]
 8006f38:	681b      	ldr	r3, [r3, #0]
 8006f3a:	699b      	ldr	r3, [r3, #24]
 8006f3c:	617b      	str	r3, [r7, #20]
 8006f3e:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8006f40:	e144      	b.n	80071cc <HAL_I2C_Mem_Read+0x430>
    {
      if (hi2c->XferSize <= 3U)
 8006f42:	68fb      	ldr	r3, [r7, #12]
 8006f44:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006f46:	2b03      	cmp	r3, #3
 8006f48:	f200 80f1 	bhi.w	800712e <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8006f4c:	68fb      	ldr	r3, [r7, #12]
 8006f4e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006f50:	2b01      	cmp	r3, #1
 8006f52:	d123      	bne.n	8006f9c <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006f54:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006f56:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8006f58:	68f8      	ldr	r0, [r7, #12]
 8006f5a:	f000 fc79 	bl	8007850 <I2C_WaitOnRXNEFlagUntilTimeout>
 8006f5e:	4603      	mov	r3, r0
 8006f60:	2b00      	cmp	r3, #0
 8006f62:	d001      	beq.n	8006f68 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8006f64:	2301      	movs	r3, #1
 8006f66:	e145      	b.n	80071f4 <HAL_I2C_Mem_Read+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006f68:	68fb      	ldr	r3, [r7, #12]
 8006f6a:	681b      	ldr	r3, [r3, #0]
 8006f6c:	691a      	ldr	r2, [r3, #16]
 8006f6e:	68fb      	ldr	r3, [r7, #12]
 8006f70:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006f72:	b2d2      	uxtb	r2, r2
 8006f74:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006f76:	68fb      	ldr	r3, [r7, #12]
 8006f78:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006f7a:	1c5a      	adds	r2, r3, #1
 8006f7c:	68fb      	ldr	r3, [r7, #12]
 8006f7e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006f80:	68fb      	ldr	r3, [r7, #12]
 8006f82:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006f84:	3b01      	subs	r3, #1
 8006f86:	b29a      	uxth	r2, r3
 8006f88:	68fb      	ldr	r3, [r7, #12]
 8006f8a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8006f8c:	68fb      	ldr	r3, [r7, #12]
 8006f8e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006f90:	b29b      	uxth	r3, r3
 8006f92:	3b01      	subs	r3, #1
 8006f94:	b29a      	uxth	r2, r3
 8006f96:	68fb      	ldr	r3, [r7, #12]
 8006f98:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8006f9a:	e117      	b.n	80071cc <HAL_I2C_Mem_Read+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8006f9c:	68fb      	ldr	r3, [r7, #12]
 8006f9e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006fa0:	2b02      	cmp	r3, #2
 8006fa2:	d14e      	bne.n	8007042 <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8006fa4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006fa6:	9300      	str	r3, [sp, #0]
 8006fa8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006faa:	2200      	movs	r2, #0
 8006fac:	4906      	ldr	r1, [pc, #24]	@ (8006fc8 <HAL_I2C_Mem_Read+0x22c>)
 8006fae:	68f8      	ldr	r0, [r7, #12]
 8006fb0:	f000 faa4 	bl	80074fc <I2C_WaitOnFlagUntilTimeout>
 8006fb4:	4603      	mov	r3, r0
 8006fb6:	2b00      	cmp	r3, #0
 8006fb8:	d008      	beq.n	8006fcc <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8006fba:	2301      	movs	r3, #1
 8006fbc:	e11a      	b.n	80071f4 <HAL_I2C_Mem_Read+0x458>
 8006fbe:	bf00      	nop
 8006fc0:	00100002 	.word	0x00100002
 8006fc4:	ffff0000 	.word	0xffff0000
 8006fc8:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006fcc:	68fb      	ldr	r3, [r7, #12]
 8006fce:	681b      	ldr	r3, [r3, #0]
 8006fd0:	681a      	ldr	r2, [r3, #0]
 8006fd2:	68fb      	ldr	r3, [r7, #12]
 8006fd4:	681b      	ldr	r3, [r3, #0]
 8006fd6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006fda:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006fdc:	68fb      	ldr	r3, [r7, #12]
 8006fde:	681b      	ldr	r3, [r3, #0]
 8006fe0:	691a      	ldr	r2, [r3, #16]
 8006fe2:	68fb      	ldr	r3, [r7, #12]
 8006fe4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006fe6:	b2d2      	uxtb	r2, r2
 8006fe8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006fea:	68fb      	ldr	r3, [r7, #12]
 8006fec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006fee:	1c5a      	adds	r2, r3, #1
 8006ff0:	68fb      	ldr	r3, [r7, #12]
 8006ff2:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006ff4:	68fb      	ldr	r3, [r7, #12]
 8006ff6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006ff8:	3b01      	subs	r3, #1
 8006ffa:	b29a      	uxth	r2, r3
 8006ffc:	68fb      	ldr	r3, [r7, #12]
 8006ffe:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8007000:	68fb      	ldr	r3, [r7, #12]
 8007002:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007004:	b29b      	uxth	r3, r3
 8007006:	3b01      	subs	r3, #1
 8007008:	b29a      	uxth	r2, r3
 800700a:	68fb      	ldr	r3, [r7, #12]
 800700c:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800700e:	68fb      	ldr	r3, [r7, #12]
 8007010:	681b      	ldr	r3, [r3, #0]
 8007012:	691a      	ldr	r2, [r3, #16]
 8007014:	68fb      	ldr	r3, [r7, #12]
 8007016:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007018:	b2d2      	uxtb	r2, r2
 800701a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800701c:	68fb      	ldr	r3, [r7, #12]
 800701e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007020:	1c5a      	adds	r2, r3, #1
 8007022:	68fb      	ldr	r3, [r7, #12]
 8007024:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007026:	68fb      	ldr	r3, [r7, #12]
 8007028:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800702a:	3b01      	subs	r3, #1
 800702c:	b29a      	uxth	r2, r3
 800702e:	68fb      	ldr	r3, [r7, #12]
 8007030:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8007032:	68fb      	ldr	r3, [r7, #12]
 8007034:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007036:	b29b      	uxth	r3, r3
 8007038:	3b01      	subs	r3, #1
 800703a:	b29a      	uxth	r2, r3
 800703c:	68fb      	ldr	r3, [r7, #12]
 800703e:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8007040:	e0c4      	b.n	80071cc <HAL_I2C_Mem_Read+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8007042:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007044:	9300      	str	r3, [sp, #0]
 8007046:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007048:	2200      	movs	r2, #0
 800704a:	496c      	ldr	r1, [pc, #432]	@ (80071fc <HAL_I2C_Mem_Read+0x460>)
 800704c:	68f8      	ldr	r0, [r7, #12]
 800704e:	f000 fa55 	bl	80074fc <I2C_WaitOnFlagUntilTimeout>
 8007052:	4603      	mov	r3, r0
 8007054:	2b00      	cmp	r3, #0
 8007056:	d001      	beq.n	800705c <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8007058:	2301      	movs	r3, #1
 800705a:	e0cb      	b.n	80071f4 <HAL_I2C_Mem_Read+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800705c:	68fb      	ldr	r3, [r7, #12]
 800705e:	681b      	ldr	r3, [r3, #0]
 8007060:	681a      	ldr	r2, [r3, #0]
 8007062:	68fb      	ldr	r3, [r7, #12]
 8007064:	681b      	ldr	r3, [r3, #0]
 8007066:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800706a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800706c:	68fb      	ldr	r3, [r7, #12]
 800706e:	681b      	ldr	r3, [r3, #0]
 8007070:	691a      	ldr	r2, [r3, #16]
 8007072:	68fb      	ldr	r3, [r7, #12]
 8007074:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007076:	b2d2      	uxtb	r2, r2
 8007078:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800707a:	68fb      	ldr	r3, [r7, #12]
 800707c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800707e:	1c5a      	adds	r2, r3, #1
 8007080:	68fb      	ldr	r3, [r7, #12]
 8007082:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007084:	68fb      	ldr	r3, [r7, #12]
 8007086:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007088:	3b01      	subs	r3, #1
 800708a:	b29a      	uxth	r2, r3
 800708c:	68fb      	ldr	r3, [r7, #12]
 800708e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8007090:	68fb      	ldr	r3, [r7, #12]
 8007092:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007094:	b29b      	uxth	r3, r3
 8007096:	3b01      	subs	r3, #1
 8007098:	b29a      	uxth	r2, r3
 800709a:	68fb      	ldr	r3, [r7, #12]
 800709c:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800709e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80070a0:	9300      	str	r3, [sp, #0]
 80070a2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80070a4:	2200      	movs	r2, #0
 80070a6:	4955      	ldr	r1, [pc, #340]	@ (80071fc <HAL_I2C_Mem_Read+0x460>)
 80070a8:	68f8      	ldr	r0, [r7, #12]
 80070aa:	f000 fa27 	bl	80074fc <I2C_WaitOnFlagUntilTimeout>
 80070ae:	4603      	mov	r3, r0
 80070b0:	2b00      	cmp	r3, #0
 80070b2:	d001      	beq.n	80070b8 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 80070b4:	2301      	movs	r3, #1
 80070b6:	e09d      	b.n	80071f4 <HAL_I2C_Mem_Read+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80070b8:	68fb      	ldr	r3, [r7, #12]
 80070ba:	681b      	ldr	r3, [r3, #0]
 80070bc:	681a      	ldr	r2, [r3, #0]
 80070be:	68fb      	ldr	r3, [r7, #12]
 80070c0:	681b      	ldr	r3, [r3, #0]
 80070c2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80070c6:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80070c8:	68fb      	ldr	r3, [r7, #12]
 80070ca:	681b      	ldr	r3, [r3, #0]
 80070cc:	691a      	ldr	r2, [r3, #16]
 80070ce:	68fb      	ldr	r3, [r7, #12]
 80070d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80070d2:	b2d2      	uxtb	r2, r2
 80070d4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80070d6:	68fb      	ldr	r3, [r7, #12]
 80070d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80070da:	1c5a      	adds	r2, r3, #1
 80070dc:	68fb      	ldr	r3, [r7, #12]
 80070de:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80070e0:	68fb      	ldr	r3, [r7, #12]
 80070e2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80070e4:	3b01      	subs	r3, #1
 80070e6:	b29a      	uxth	r2, r3
 80070e8:	68fb      	ldr	r3, [r7, #12]
 80070ea:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80070ec:	68fb      	ldr	r3, [r7, #12]
 80070ee:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80070f0:	b29b      	uxth	r3, r3
 80070f2:	3b01      	subs	r3, #1
 80070f4:	b29a      	uxth	r2, r3
 80070f6:	68fb      	ldr	r3, [r7, #12]
 80070f8:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80070fa:	68fb      	ldr	r3, [r7, #12]
 80070fc:	681b      	ldr	r3, [r3, #0]
 80070fe:	691a      	ldr	r2, [r3, #16]
 8007100:	68fb      	ldr	r3, [r7, #12]
 8007102:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007104:	b2d2      	uxtb	r2, r2
 8007106:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007108:	68fb      	ldr	r3, [r7, #12]
 800710a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800710c:	1c5a      	adds	r2, r3, #1
 800710e:	68fb      	ldr	r3, [r7, #12]
 8007110:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007112:	68fb      	ldr	r3, [r7, #12]
 8007114:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007116:	3b01      	subs	r3, #1
 8007118:	b29a      	uxth	r2, r3
 800711a:	68fb      	ldr	r3, [r7, #12]
 800711c:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800711e:	68fb      	ldr	r3, [r7, #12]
 8007120:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007122:	b29b      	uxth	r3, r3
 8007124:	3b01      	subs	r3, #1
 8007126:	b29a      	uxth	r2, r3
 8007128:	68fb      	ldr	r3, [r7, #12]
 800712a:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800712c:	e04e      	b.n	80071cc <HAL_I2C_Mem_Read+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800712e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007130:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8007132:	68f8      	ldr	r0, [r7, #12]
 8007134:	f000 fb8c 	bl	8007850 <I2C_WaitOnRXNEFlagUntilTimeout>
 8007138:	4603      	mov	r3, r0
 800713a:	2b00      	cmp	r3, #0
 800713c:	d001      	beq.n	8007142 <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 800713e:	2301      	movs	r3, #1
 8007140:	e058      	b.n	80071f4 <HAL_I2C_Mem_Read+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007142:	68fb      	ldr	r3, [r7, #12]
 8007144:	681b      	ldr	r3, [r3, #0]
 8007146:	691a      	ldr	r2, [r3, #16]
 8007148:	68fb      	ldr	r3, [r7, #12]
 800714a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800714c:	b2d2      	uxtb	r2, r2
 800714e:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8007150:	68fb      	ldr	r3, [r7, #12]
 8007152:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007154:	1c5a      	adds	r2, r3, #1
 8007156:	68fb      	ldr	r3, [r7, #12]
 8007158:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 800715a:	68fb      	ldr	r3, [r7, #12]
 800715c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800715e:	3b01      	subs	r3, #1
 8007160:	b29a      	uxth	r2, r3
 8007162:	68fb      	ldr	r3, [r7, #12]
 8007164:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8007166:	68fb      	ldr	r3, [r7, #12]
 8007168:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800716a:	b29b      	uxth	r3, r3
 800716c:	3b01      	subs	r3, #1
 800716e:	b29a      	uxth	r2, r3
 8007170:	68fb      	ldr	r3, [r7, #12]
 8007172:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8007174:	68fb      	ldr	r3, [r7, #12]
 8007176:	681b      	ldr	r3, [r3, #0]
 8007178:	695b      	ldr	r3, [r3, #20]
 800717a:	f003 0304 	and.w	r3, r3, #4
 800717e:	2b04      	cmp	r3, #4
 8007180:	d124      	bne.n	80071cc <HAL_I2C_Mem_Read+0x430>
        {
          if (hi2c->XferSize == 3U)
 8007182:	68fb      	ldr	r3, [r7, #12]
 8007184:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007186:	2b03      	cmp	r3, #3
 8007188:	d107      	bne.n	800719a <HAL_I2C_Mem_Read+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800718a:	68fb      	ldr	r3, [r7, #12]
 800718c:	681b      	ldr	r3, [r3, #0]
 800718e:	681a      	ldr	r2, [r3, #0]
 8007190:	68fb      	ldr	r3, [r7, #12]
 8007192:	681b      	ldr	r3, [r3, #0]
 8007194:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007198:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800719a:	68fb      	ldr	r3, [r7, #12]
 800719c:	681b      	ldr	r3, [r3, #0]
 800719e:	691a      	ldr	r2, [r3, #16]
 80071a0:	68fb      	ldr	r3, [r7, #12]
 80071a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80071a4:	b2d2      	uxtb	r2, r2
 80071a6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80071a8:	68fb      	ldr	r3, [r7, #12]
 80071aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80071ac:	1c5a      	adds	r2, r3, #1
 80071ae:	68fb      	ldr	r3, [r7, #12]
 80071b0:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80071b2:	68fb      	ldr	r3, [r7, #12]
 80071b4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80071b6:	3b01      	subs	r3, #1
 80071b8:	b29a      	uxth	r2, r3
 80071ba:	68fb      	ldr	r3, [r7, #12]
 80071bc:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80071be:	68fb      	ldr	r3, [r7, #12]
 80071c0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80071c2:	b29b      	uxth	r3, r3
 80071c4:	3b01      	subs	r3, #1
 80071c6:	b29a      	uxth	r2, r3
 80071c8:	68fb      	ldr	r3, [r7, #12]
 80071ca:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 80071cc:	68fb      	ldr	r3, [r7, #12]
 80071ce:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80071d0:	2b00      	cmp	r3, #0
 80071d2:	f47f aeb6 	bne.w	8006f42 <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 80071d6:	68fb      	ldr	r3, [r7, #12]
 80071d8:	2220      	movs	r2, #32
 80071da:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80071de:	68fb      	ldr	r3, [r7, #12]
 80071e0:	2200      	movs	r2, #0
 80071e2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80071e6:	68fb      	ldr	r3, [r7, #12]
 80071e8:	2200      	movs	r2, #0
 80071ea:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80071ee:	2300      	movs	r3, #0
 80071f0:	e000      	b.n	80071f4 <HAL_I2C_Mem_Read+0x458>
  }
  else
  {
    return HAL_BUSY;
 80071f2:	2302      	movs	r3, #2
  }
}
 80071f4:	4618      	mov	r0, r3
 80071f6:	3728      	adds	r7, #40	@ 0x28
 80071f8:	46bd      	mov	sp, r7
 80071fa:	bd80      	pop	{r7, pc}
 80071fc:	00010004 	.word	0x00010004

08007200 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8007200:	b580      	push	{r7, lr}
 8007202:	b088      	sub	sp, #32
 8007204:	af02      	add	r7, sp, #8
 8007206:	60f8      	str	r0, [r7, #12]
 8007208:	4608      	mov	r0, r1
 800720a:	4611      	mov	r1, r2
 800720c:	461a      	mov	r2, r3
 800720e:	4603      	mov	r3, r0
 8007210:	817b      	strh	r3, [r7, #10]
 8007212:	460b      	mov	r3, r1
 8007214:	813b      	strh	r3, [r7, #8]
 8007216:	4613      	mov	r3, r2
 8007218:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800721a:	68fb      	ldr	r3, [r7, #12]
 800721c:	681b      	ldr	r3, [r3, #0]
 800721e:	681a      	ldr	r2, [r3, #0]
 8007220:	68fb      	ldr	r3, [r7, #12]
 8007222:	681b      	ldr	r3, [r3, #0]
 8007224:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8007228:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800722a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800722c:	9300      	str	r3, [sp, #0]
 800722e:	6a3b      	ldr	r3, [r7, #32]
 8007230:	2200      	movs	r2, #0
 8007232:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8007236:	68f8      	ldr	r0, [r7, #12]
 8007238:	f000 f960 	bl	80074fc <I2C_WaitOnFlagUntilTimeout>
 800723c:	4603      	mov	r3, r0
 800723e:	2b00      	cmp	r3, #0
 8007240:	d00d      	beq.n	800725e <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8007242:	68fb      	ldr	r3, [r7, #12]
 8007244:	681b      	ldr	r3, [r3, #0]
 8007246:	681b      	ldr	r3, [r3, #0]
 8007248:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800724c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007250:	d103      	bne.n	800725a <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8007252:	68fb      	ldr	r3, [r7, #12]
 8007254:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8007258:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 800725a:	2303      	movs	r3, #3
 800725c:	e05f      	b.n	800731e <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800725e:	897b      	ldrh	r3, [r7, #10]
 8007260:	b2db      	uxtb	r3, r3
 8007262:	461a      	mov	r2, r3
 8007264:	68fb      	ldr	r3, [r7, #12]
 8007266:	681b      	ldr	r3, [r3, #0]
 8007268:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 800726c:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800726e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007270:	6a3a      	ldr	r2, [r7, #32]
 8007272:	492d      	ldr	r1, [pc, #180]	@ (8007328 <I2C_RequestMemoryWrite+0x128>)
 8007274:	68f8      	ldr	r0, [r7, #12]
 8007276:	f000 f9bb 	bl	80075f0 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800727a:	4603      	mov	r3, r0
 800727c:	2b00      	cmp	r3, #0
 800727e:	d001      	beq.n	8007284 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8007280:	2301      	movs	r3, #1
 8007282:	e04c      	b.n	800731e <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007284:	2300      	movs	r3, #0
 8007286:	617b      	str	r3, [r7, #20]
 8007288:	68fb      	ldr	r3, [r7, #12]
 800728a:	681b      	ldr	r3, [r3, #0]
 800728c:	695b      	ldr	r3, [r3, #20]
 800728e:	617b      	str	r3, [r7, #20]
 8007290:	68fb      	ldr	r3, [r7, #12]
 8007292:	681b      	ldr	r3, [r3, #0]
 8007294:	699b      	ldr	r3, [r3, #24]
 8007296:	617b      	str	r3, [r7, #20]
 8007298:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800729a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800729c:	6a39      	ldr	r1, [r7, #32]
 800729e:	68f8      	ldr	r0, [r7, #12]
 80072a0:	f000 fa46 	bl	8007730 <I2C_WaitOnTXEFlagUntilTimeout>
 80072a4:	4603      	mov	r3, r0
 80072a6:	2b00      	cmp	r3, #0
 80072a8:	d00d      	beq.n	80072c6 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80072aa:	68fb      	ldr	r3, [r7, #12]
 80072ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80072ae:	2b04      	cmp	r3, #4
 80072b0:	d107      	bne.n	80072c2 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80072b2:	68fb      	ldr	r3, [r7, #12]
 80072b4:	681b      	ldr	r3, [r3, #0]
 80072b6:	681a      	ldr	r2, [r3, #0]
 80072b8:	68fb      	ldr	r3, [r7, #12]
 80072ba:	681b      	ldr	r3, [r3, #0]
 80072bc:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80072c0:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80072c2:	2301      	movs	r3, #1
 80072c4:	e02b      	b.n	800731e <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80072c6:	88fb      	ldrh	r3, [r7, #6]
 80072c8:	2b01      	cmp	r3, #1
 80072ca:	d105      	bne.n	80072d8 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80072cc:	893b      	ldrh	r3, [r7, #8]
 80072ce:	b2da      	uxtb	r2, r3
 80072d0:	68fb      	ldr	r3, [r7, #12]
 80072d2:	681b      	ldr	r3, [r3, #0]
 80072d4:	611a      	str	r2, [r3, #16]
 80072d6:	e021      	b.n	800731c <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80072d8:	893b      	ldrh	r3, [r7, #8]
 80072da:	0a1b      	lsrs	r3, r3, #8
 80072dc:	b29b      	uxth	r3, r3
 80072de:	b2da      	uxtb	r2, r3
 80072e0:	68fb      	ldr	r3, [r7, #12]
 80072e2:	681b      	ldr	r3, [r3, #0]
 80072e4:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80072e6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80072e8:	6a39      	ldr	r1, [r7, #32]
 80072ea:	68f8      	ldr	r0, [r7, #12]
 80072ec:	f000 fa20 	bl	8007730 <I2C_WaitOnTXEFlagUntilTimeout>
 80072f0:	4603      	mov	r3, r0
 80072f2:	2b00      	cmp	r3, #0
 80072f4:	d00d      	beq.n	8007312 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80072f6:	68fb      	ldr	r3, [r7, #12]
 80072f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80072fa:	2b04      	cmp	r3, #4
 80072fc:	d107      	bne.n	800730e <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80072fe:	68fb      	ldr	r3, [r7, #12]
 8007300:	681b      	ldr	r3, [r3, #0]
 8007302:	681a      	ldr	r2, [r3, #0]
 8007304:	68fb      	ldr	r3, [r7, #12]
 8007306:	681b      	ldr	r3, [r3, #0]
 8007308:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800730c:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800730e:	2301      	movs	r3, #1
 8007310:	e005      	b.n	800731e <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8007312:	893b      	ldrh	r3, [r7, #8]
 8007314:	b2da      	uxtb	r2, r3
 8007316:	68fb      	ldr	r3, [r7, #12]
 8007318:	681b      	ldr	r3, [r3, #0]
 800731a:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 800731c:	2300      	movs	r3, #0
}
 800731e:	4618      	mov	r0, r3
 8007320:	3718      	adds	r7, #24
 8007322:	46bd      	mov	sp, r7
 8007324:	bd80      	pop	{r7, pc}
 8007326:	bf00      	nop
 8007328:	00010002 	.word	0x00010002

0800732c <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 800732c:	b580      	push	{r7, lr}
 800732e:	b088      	sub	sp, #32
 8007330:	af02      	add	r7, sp, #8
 8007332:	60f8      	str	r0, [r7, #12]
 8007334:	4608      	mov	r0, r1
 8007336:	4611      	mov	r1, r2
 8007338:	461a      	mov	r2, r3
 800733a:	4603      	mov	r3, r0
 800733c:	817b      	strh	r3, [r7, #10]
 800733e:	460b      	mov	r3, r1
 8007340:	813b      	strh	r3, [r7, #8]
 8007342:	4613      	mov	r3, r2
 8007344:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007346:	68fb      	ldr	r3, [r7, #12]
 8007348:	681b      	ldr	r3, [r3, #0]
 800734a:	681a      	ldr	r2, [r3, #0]
 800734c:	68fb      	ldr	r3, [r7, #12]
 800734e:	681b      	ldr	r3, [r3, #0]
 8007350:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8007354:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8007356:	68fb      	ldr	r3, [r7, #12]
 8007358:	681b      	ldr	r3, [r3, #0]
 800735a:	681a      	ldr	r2, [r3, #0]
 800735c:	68fb      	ldr	r3, [r7, #12]
 800735e:	681b      	ldr	r3, [r3, #0]
 8007360:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8007364:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8007366:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007368:	9300      	str	r3, [sp, #0]
 800736a:	6a3b      	ldr	r3, [r7, #32]
 800736c:	2200      	movs	r2, #0
 800736e:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8007372:	68f8      	ldr	r0, [r7, #12]
 8007374:	f000 f8c2 	bl	80074fc <I2C_WaitOnFlagUntilTimeout>
 8007378:	4603      	mov	r3, r0
 800737a:	2b00      	cmp	r3, #0
 800737c:	d00d      	beq.n	800739a <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800737e:	68fb      	ldr	r3, [r7, #12]
 8007380:	681b      	ldr	r3, [r3, #0]
 8007382:	681b      	ldr	r3, [r3, #0]
 8007384:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007388:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800738c:	d103      	bne.n	8007396 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800738e:	68fb      	ldr	r3, [r7, #12]
 8007390:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8007394:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8007396:	2303      	movs	r3, #3
 8007398:	e0aa      	b.n	80074f0 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800739a:	897b      	ldrh	r3, [r7, #10]
 800739c:	b2db      	uxtb	r3, r3
 800739e:	461a      	mov	r2, r3
 80073a0:	68fb      	ldr	r3, [r7, #12]
 80073a2:	681b      	ldr	r3, [r3, #0]
 80073a4:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80073a8:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80073aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80073ac:	6a3a      	ldr	r2, [r7, #32]
 80073ae:	4952      	ldr	r1, [pc, #328]	@ (80074f8 <I2C_RequestMemoryRead+0x1cc>)
 80073b0:	68f8      	ldr	r0, [r7, #12]
 80073b2:	f000 f91d 	bl	80075f0 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80073b6:	4603      	mov	r3, r0
 80073b8:	2b00      	cmp	r3, #0
 80073ba:	d001      	beq.n	80073c0 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 80073bc:	2301      	movs	r3, #1
 80073be:	e097      	b.n	80074f0 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80073c0:	2300      	movs	r3, #0
 80073c2:	617b      	str	r3, [r7, #20]
 80073c4:	68fb      	ldr	r3, [r7, #12]
 80073c6:	681b      	ldr	r3, [r3, #0]
 80073c8:	695b      	ldr	r3, [r3, #20]
 80073ca:	617b      	str	r3, [r7, #20]
 80073cc:	68fb      	ldr	r3, [r7, #12]
 80073ce:	681b      	ldr	r3, [r3, #0]
 80073d0:	699b      	ldr	r3, [r3, #24]
 80073d2:	617b      	str	r3, [r7, #20]
 80073d4:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80073d6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80073d8:	6a39      	ldr	r1, [r7, #32]
 80073da:	68f8      	ldr	r0, [r7, #12]
 80073dc:	f000 f9a8 	bl	8007730 <I2C_WaitOnTXEFlagUntilTimeout>
 80073e0:	4603      	mov	r3, r0
 80073e2:	2b00      	cmp	r3, #0
 80073e4:	d00d      	beq.n	8007402 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80073e6:	68fb      	ldr	r3, [r7, #12]
 80073e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80073ea:	2b04      	cmp	r3, #4
 80073ec:	d107      	bne.n	80073fe <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80073ee:	68fb      	ldr	r3, [r7, #12]
 80073f0:	681b      	ldr	r3, [r3, #0]
 80073f2:	681a      	ldr	r2, [r3, #0]
 80073f4:	68fb      	ldr	r3, [r7, #12]
 80073f6:	681b      	ldr	r3, [r3, #0]
 80073f8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80073fc:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80073fe:	2301      	movs	r3, #1
 8007400:	e076      	b.n	80074f0 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8007402:	88fb      	ldrh	r3, [r7, #6]
 8007404:	2b01      	cmp	r3, #1
 8007406:	d105      	bne.n	8007414 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8007408:	893b      	ldrh	r3, [r7, #8]
 800740a:	b2da      	uxtb	r2, r3
 800740c:	68fb      	ldr	r3, [r7, #12]
 800740e:	681b      	ldr	r3, [r3, #0]
 8007410:	611a      	str	r2, [r3, #16]
 8007412:	e021      	b.n	8007458 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8007414:	893b      	ldrh	r3, [r7, #8]
 8007416:	0a1b      	lsrs	r3, r3, #8
 8007418:	b29b      	uxth	r3, r3
 800741a:	b2da      	uxtb	r2, r3
 800741c:	68fb      	ldr	r3, [r7, #12]
 800741e:	681b      	ldr	r3, [r3, #0]
 8007420:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007422:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007424:	6a39      	ldr	r1, [r7, #32]
 8007426:	68f8      	ldr	r0, [r7, #12]
 8007428:	f000 f982 	bl	8007730 <I2C_WaitOnTXEFlagUntilTimeout>
 800742c:	4603      	mov	r3, r0
 800742e:	2b00      	cmp	r3, #0
 8007430:	d00d      	beq.n	800744e <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007432:	68fb      	ldr	r3, [r7, #12]
 8007434:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007436:	2b04      	cmp	r3, #4
 8007438:	d107      	bne.n	800744a <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800743a:	68fb      	ldr	r3, [r7, #12]
 800743c:	681b      	ldr	r3, [r3, #0]
 800743e:	681a      	ldr	r2, [r3, #0]
 8007440:	68fb      	ldr	r3, [r7, #12]
 8007442:	681b      	ldr	r3, [r3, #0]
 8007444:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007448:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800744a:	2301      	movs	r3, #1
 800744c:	e050      	b.n	80074f0 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800744e:	893b      	ldrh	r3, [r7, #8]
 8007450:	b2da      	uxtb	r2, r3
 8007452:	68fb      	ldr	r3, [r7, #12]
 8007454:	681b      	ldr	r3, [r3, #0]
 8007456:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007458:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800745a:	6a39      	ldr	r1, [r7, #32]
 800745c:	68f8      	ldr	r0, [r7, #12]
 800745e:	f000 f967 	bl	8007730 <I2C_WaitOnTXEFlagUntilTimeout>
 8007462:	4603      	mov	r3, r0
 8007464:	2b00      	cmp	r3, #0
 8007466:	d00d      	beq.n	8007484 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007468:	68fb      	ldr	r3, [r7, #12]
 800746a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800746c:	2b04      	cmp	r3, #4
 800746e:	d107      	bne.n	8007480 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007470:	68fb      	ldr	r3, [r7, #12]
 8007472:	681b      	ldr	r3, [r3, #0]
 8007474:	681a      	ldr	r2, [r3, #0]
 8007476:	68fb      	ldr	r3, [r7, #12]
 8007478:	681b      	ldr	r3, [r3, #0]
 800747a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800747e:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8007480:	2301      	movs	r3, #1
 8007482:	e035      	b.n	80074f0 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8007484:	68fb      	ldr	r3, [r7, #12]
 8007486:	681b      	ldr	r3, [r3, #0]
 8007488:	681a      	ldr	r2, [r3, #0]
 800748a:	68fb      	ldr	r3, [r7, #12]
 800748c:	681b      	ldr	r3, [r3, #0]
 800748e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8007492:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8007494:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007496:	9300      	str	r3, [sp, #0]
 8007498:	6a3b      	ldr	r3, [r7, #32]
 800749a:	2200      	movs	r2, #0
 800749c:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80074a0:	68f8      	ldr	r0, [r7, #12]
 80074a2:	f000 f82b 	bl	80074fc <I2C_WaitOnFlagUntilTimeout>
 80074a6:	4603      	mov	r3, r0
 80074a8:	2b00      	cmp	r3, #0
 80074aa:	d00d      	beq.n	80074c8 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80074ac:	68fb      	ldr	r3, [r7, #12]
 80074ae:	681b      	ldr	r3, [r3, #0]
 80074b0:	681b      	ldr	r3, [r3, #0]
 80074b2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80074b6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80074ba:	d103      	bne.n	80074c4 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80074bc:	68fb      	ldr	r3, [r7, #12]
 80074be:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80074c2:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80074c4:	2303      	movs	r3, #3
 80074c6:	e013      	b.n	80074f0 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 80074c8:	897b      	ldrh	r3, [r7, #10]
 80074ca:	b2db      	uxtb	r3, r3
 80074cc:	f043 0301 	orr.w	r3, r3, #1
 80074d0:	b2da      	uxtb	r2, r3
 80074d2:	68fb      	ldr	r3, [r7, #12]
 80074d4:	681b      	ldr	r3, [r3, #0]
 80074d6:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80074d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80074da:	6a3a      	ldr	r2, [r7, #32]
 80074dc:	4906      	ldr	r1, [pc, #24]	@ (80074f8 <I2C_RequestMemoryRead+0x1cc>)
 80074de:	68f8      	ldr	r0, [r7, #12]
 80074e0:	f000 f886 	bl	80075f0 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80074e4:	4603      	mov	r3, r0
 80074e6:	2b00      	cmp	r3, #0
 80074e8:	d001      	beq.n	80074ee <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 80074ea:	2301      	movs	r3, #1
 80074ec:	e000      	b.n	80074f0 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 80074ee:	2300      	movs	r3, #0
}
 80074f0:	4618      	mov	r0, r3
 80074f2:	3718      	adds	r7, #24
 80074f4:	46bd      	mov	sp, r7
 80074f6:	bd80      	pop	{r7, pc}
 80074f8:	00010002 	.word	0x00010002

080074fc <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80074fc:	b580      	push	{r7, lr}
 80074fe:	b084      	sub	sp, #16
 8007500:	af00      	add	r7, sp, #0
 8007502:	60f8      	str	r0, [r7, #12]
 8007504:	60b9      	str	r1, [r7, #8]
 8007506:	603b      	str	r3, [r7, #0]
 8007508:	4613      	mov	r3, r2
 800750a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800750c:	e048      	b.n	80075a0 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800750e:	683b      	ldr	r3, [r7, #0]
 8007510:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007514:	d044      	beq.n	80075a0 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007516:	f7fd fc89 	bl	8004e2c <HAL_GetTick>
 800751a:	4602      	mov	r2, r0
 800751c:	69bb      	ldr	r3, [r7, #24]
 800751e:	1ad3      	subs	r3, r2, r3
 8007520:	683a      	ldr	r2, [r7, #0]
 8007522:	429a      	cmp	r2, r3
 8007524:	d302      	bcc.n	800752c <I2C_WaitOnFlagUntilTimeout+0x30>
 8007526:	683b      	ldr	r3, [r7, #0]
 8007528:	2b00      	cmp	r3, #0
 800752a:	d139      	bne.n	80075a0 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 800752c:	68bb      	ldr	r3, [r7, #8]
 800752e:	0c1b      	lsrs	r3, r3, #16
 8007530:	b2db      	uxtb	r3, r3
 8007532:	2b01      	cmp	r3, #1
 8007534:	d10d      	bne.n	8007552 <I2C_WaitOnFlagUntilTimeout+0x56>
 8007536:	68fb      	ldr	r3, [r7, #12]
 8007538:	681b      	ldr	r3, [r3, #0]
 800753a:	695b      	ldr	r3, [r3, #20]
 800753c:	43da      	mvns	r2, r3
 800753e:	68bb      	ldr	r3, [r7, #8]
 8007540:	4013      	ands	r3, r2
 8007542:	b29b      	uxth	r3, r3
 8007544:	2b00      	cmp	r3, #0
 8007546:	bf0c      	ite	eq
 8007548:	2301      	moveq	r3, #1
 800754a:	2300      	movne	r3, #0
 800754c:	b2db      	uxtb	r3, r3
 800754e:	461a      	mov	r2, r3
 8007550:	e00c      	b.n	800756c <I2C_WaitOnFlagUntilTimeout+0x70>
 8007552:	68fb      	ldr	r3, [r7, #12]
 8007554:	681b      	ldr	r3, [r3, #0]
 8007556:	699b      	ldr	r3, [r3, #24]
 8007558:	43da      	mvns	r2, r3
 800755a:	68bb      	ldr	r3, [r7, #8]
 800755c:	4013      	ands	r3, r2
 800755e:	b29b      	uxth	r3, r3
 8007560:	2b00      	cmp	r3, #0
 8007562:	bf0c      	ite	eq
 8007564:	2301      	moveq	r3, #1
 8007566:	2300      	movne	r3, #0
 8007568:	b2db      	uxtb	r3, r3
 800756a:	461a      	mov	r2, r3
 800756c:	79fb      	ldrb	r3, [r7, #7]
 800756e:	429a      	cmp	r2, r3
 8007570:	d116      	bne.n	80075a0 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8007572:	68fb      	ldr	r3, [r7, #12]
 8007574:	2200      	movs	r2, #0
 8007576:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8007578:	68fb      	ldr	r3, [r7, #12]
 800757a:	2220      	movs	r2, #32
 800757c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8007580:	68fb      	ldr	r3, [r7, #12]
 8007582:	2200      	movs	r2, #0
 8007584:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8007588:	68fb      	ldr	r3, [r7, #12]
 800758a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800758c:	f043 0220 	orr.w	r2, r3, #32
 8007590:	68fb      	ldr	r3, [r7, #12]
 8007592:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8007594:	68fb      	ldr	r3, [r7, #12]
 8007596:	2200      	movs	r2, #0
 8007598:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800759c:	2301      	movs	r3, #1
 800759e:	e023      	b.n	80075e8 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80075a0:	68bb      	ldr	r3, [r7, #8]
 80075a2:	0c1b      	lsrs	r3, r3, #16
 80075a4:	b2db      	uxtb	r3, r3
 80075a6:	2b01      	cmp	r3, #1
 80075a8:	d10d      	bne.n	80075c6 <I2C_WaitOnFlagUntilTimeout+0xca>
 80075aa:	68fb      	ldr	r3, [r7, #12]
 80075ac:	681b      	ldr	r3, [r3, #0]
 80075ae:	695b      	ldr	r3, [r3, #20]
 80075b0:	43da      	mvns	r2, r3
 80075b2:	68bb      	ldr	r3, [r7, #8]
 80075b4:	4013      	ands	r3, r2
 80075b6:	b29b      	uxth	r3, r3
 80075b8:	2b00      	cmp	r3, #0
 80075ba:	bf0c      	ite	eq
 80075bc:	2301      	moveq	r3, #1
 80075be:	2300      	movne	r3, #0
 80075c0:	b2db      	uxtb	r3, r3
 80075c2:	461a      	mov	r2, r3
 80075c4:	e00c      	b.n	80075e0 <I2C_WaitOnFlagUntilTimeout+0xe4>
 80075c6:	68fb      	ldr	r3, [r7, #12]
 80075c8:	681b      	ldr	r3, [r3, #0]
 80075ca:	699b      	ldr	r3, [r3, #24]
 80075cc:	43da      	mvns	r2, r3
 80075ce:	68bb      	ldr	r3, [r7, #8]
 80075d0:	4013      	ands	r3, r2
 80075d2:	b29b      	uxth	r3, r3
 80075d4:	2b00      	cmp	r3, #0
 80075d6:	bf0c      	ite	eq
 80075d8:	2301      	moveq	r3, #1
 80075da:	2300      	movne	r3, #0
 80075dc:	b2db      	uxtb	r3, r3
 80075de:	461a      	mov	r2, r3
 80075e0:	79fb      	ldrb	r3, [r7, #7]
 80075e2:	429a      	cmp	r2, r3
 80075e4:	d093      	beq.n	800750e <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80075e6:	2300      	movs	r3, #0
}
 80075e8:	4618      	mov	r0, r3
 80075ea:	3710      	adds	r7, #16
 80075ec:	46bd      	mov	sp, r7
 80075ee:	bd80      	pop	{r7, pc}

080075f0 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80075f0:	b580      	push	{r7, lr}
 80075f2:	b084      	sub	sp, #16
 80075f4:	af00      	add	r7, sp, #0
 80075f6:	60f8      	str	r0, [r7, #12]
 80075f8:	60b9      	str	r1, [r7, #8]
 80075fa:	607a      	str	r2, [r7, #4]
 80075fc:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80075fe:	e071      	b.n	80076e4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8007600:	68fb      	ldr	r3, [r7, #12]
 8007602:	681b      	ldr	r3, [r3, #0]
 8007604:	695b      	ldr	r3, [r3, #20]
 8007606:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800760a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800760e:	d123      	bne.n	8007658 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007610:	68fb      	ldr	r3, [r7, #12]
 8007612:	681b      	ldr	r3, [r3, #0]
 8007614:	681a      	ldr	r2, [r3, #0]
 8007616:	68fb      	ldr	r3, [r7, #12]
 8007618:	681b      	ldr	r3, [r3, #0]
 800761a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800761e:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007620:	68fb      	ldr	r3, [r7, #12]
 8007622:	681b      	ldr	r3, [r3, #0]
 8007624:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8007628:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800762a:	68fb      	ldr	r3, [r7, #12]
 800762c:	2200      	movs	r2, #0
 800762e:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8007630:	68fb      	ldr	r3, [r7, #12]
 8007632:	2220      	movs	r2, #32
 8007634:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007638:	68fb      	ldr	r3, [r7, #12]
 800763a:	2200      	movs	r2, #0
 800763c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8007640:	68fb      	ldr	r3, [r7, #12]
 8007642:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007644:	f043 0204 	orr.w	r2, r3, #4
 8007648:	68fb      	ldr	r3, [r7, #12]
 800764a:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800764c:	68fb      	ldr	r3, [r7, #12]
 800764e:	2200      	movs	r2, #0
 8007650:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8007654:	2301      	movs	r3, #1
 8007656:	e067      	b.n	8007728 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007658:	687b      	ldr	r3, [r7, #4]
 800765a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800765e:	d041      	beq.n	80076e4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007660:	f7fd fbe4 	bl	8004e2c <HAL_GetTick>
 8007664:	4602      	mov	r2, r0
 8007666:	683b      	ldr	r3, [r7, #0]
 8007668:	1ad3      	subs	r3, r2, r3
 800766a:	687a      	ldr	r2, [r7, #4]
 800766c:	429a      	cmp	r2, r3
 800766e:	d302      	bcc.n	8007676 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8007670:	687b      	ldr	r3, [r7, #4]
 8007672:	2b00      	cmp	r3, #0
 8007674:	d136      	bne.n	80076e4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8007676:	68bb      	ldr	r3, [r7, #8]
 8007678:	0c1b      	lsrs	r3, r3, #16
 800767a:	b2db      	uxtb	r3, r3
 800767c:	2b01      	cmp	r3, #1
 800767e:	d10c      	bne.n	800769a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8007680:	68fb      	ldr	r3, [r7, #12]
 8007682:	681b      	ldr	r3, [r3, #0]
 8007684:	695b      	ldr	r3, [r3, #20]
 8007686:	43da      	mvns	r2, r3
 8007688:	68bb      	ldr	r3, [r7, #8]
 800768a:	4013      	ands	r3, r2
 800768c:	b29b      	uxth	r3, r3
 800768e:	2b00      	cmp	r3, #0
 8007690:	bf14      	ite	ne
 8007692:	2301      	movne	r3, #1
 8007694:	2300      	moveq	r3, #0
 8007696:	b2db      	uxtb	r3, r3
 8007698:	e00b      	b.n	80076b2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 800769a:	68fb      	ldr	r3, [r7, #12]
 800769c:	681b      	ldr	r3, [r3, #0]
 800769e:	699b      	ldr	r3, [r3, #24]
 80076a0:	43da      	mvns	r2, r3
 80076a2:	68bb      	ldr	r3, [r7, #8]
 80076a4:	4013      	ands	r3, r2
 80076a6:	b29b      	uxth	r3, r3
 80076a8:	2b00      	cmp	r3, #0
 80076aa:	bf14      	ite	ne
 80076ac:	2301      	movne	r3, #1
 80076ae:	2300      	moveq	r3, #0
 80076b0:	b2db      	uxtb	r3, r3
 80076b2:	2b00      	cmp	r3, #0
 80076b4:	d016      	beq.n	80076e4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80076b6:	68fb      	ldr	r3, [r7, #12]
 80076b8:	2200      	movs	r2, #0
 80076ba:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80076bc:	68fb      	ldr	r3, [r7, #12]
 80076be:	2220      	movs	r2, #32
 80076c0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80076c4:	68fb      	ldr	r3, [r7, #12]
 80076c6:	2200      	movs	r2, #0
 80076c8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80076cc:	68fb      	ldr	r3, [r7, #12]
 80076ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80076d0:	f043 0220 	orr.w	r2, r3, #32
 80076d4:	68fb      	ldr	r3, [r7, #12]
 80076d6:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80076d8:	68fb      	ldr	r3, [r7, #12]
 80076da:	2200      	movs	r2, #0
 80076dc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80076e0:	2301      	movs	r3, #1
 80076e2:	e021      	b.n	8007728 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80076e4:	68bb      	ldr	r3, [r7, #8]
 80076e6:	0c1b      	lsrs	r3, r3, #16
 80076e8:	b2db      	uxtb	r3, r3
 80076ea:	2b01      	cmp	r3, #1
 80076ec:	d10c      	bne.n	8007708 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 80076ee:	68fb      	ldr	r3, [r7, #12]
 80076f0:	681b      	ldr	r3, [r3, #0]
 80076f2:	695b      	ldr	r3, [r3, #20]
 80076f4:	43da      	mvns	r2, r3
 80076f6:	68bb      	ldr	r3, [r7, #8]
 80076f8:	4013      	ands	r3, r2
 80076fa:	b29b      	uxth	r3, r3
 80076fc:	2b00      	cmp	r3, #0
 80076fe:	bf14      	ite	ne
 8007700:	2301      	movne	r3, #1
 8007702:	2300      	moveq	r3, #0
 8007704:	b2db      	uxtb	r3, r3
 8007706:	e00b      	b.n	8007720 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8007708:	68fb      	ldr	r3, [r7, #12]
 800770a:	681b      	ldr	r3, [r3, #0]
 800770c:	699b      	ldr	r3, [r3, #24]
 800770e:	43da      	mvns	r2, r3
 8007710:	68bb      	ldr	r3, [r7, #8]
 8007712:	4013      	ands	r3, r2
 8007714:	b29b      	uxth	r3, r3
 8007716:	2b00      	cmp	r3, #0
 8007718:	bf14      	ite	ne
 800771a:	2301      	movne	r3, #1
 800771c:	2300      	moveq	r3, #0
 800771e:	b2db      	uxtb	r3, r3
 8007720:	2b00      	cmp	r3, #0
 8007722:	f47f af6d 	bne.w	8007600 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8007726:	2300      	movs	r3, #0
}
 8007728:	4618      	mov	r0, r3
 800772a:	3710      	adds	r7, #16
 800772c:	46bd      	mov	sp, r7
 800772e:	bd80      	pop	{r7, pc}

08007730 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8007730:	b580      	push	{r7, lr}
 8007732:	b084      	sub	sp, #16
 8007734:	af00      	add	r7, sp, #0
 8007736:	60f8      	str	r0, [r7, #12]
 8007738:	60b9      	str	r1, [r7, #8]
 800773a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800773c:	e034      	b.n	80077a8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800773e:	68f8      	ldr	r0, [r7, #12]
 8007740:	f000 f8e3 	bl	800790a <I2C_IsAcknowledgeFailed>
 8007744:	4603      	mov	r3, r0
 8007746:	2b00      	cmp	r3, #0
 8007748:	d001      	beq.n	800774e <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800774a:	2301      	movs	r3, #1
 800774c:	e034      	b.n	80077b8 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800774e:	68bb      	ldr	r3, [r7, #8]
 8007750:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007754:	d028      	beq.n	80077a8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007756:	f7fd fb69 	bl	8004e2c <HAL_GetTick>
 800775a:	4602      	mov	r2, r0
 800775c:	687b      	ldr	r3, [r7, #4]
 800775e:	1ad3      	subs	r3, r2, r3
 8007760:	68ba      	ldr	r2, [r7, #8]
 8007762:	429a      	cmp	r2, r3
 8007764:	d302      	bcc.n	800776c <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8007766:	68bb      	ldr	r3, [r7, #8]
 8007768:	2b00      	cmp	r3, #0
 800776a:	d11d      	bne.n	80077a8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 800776c:	68fb      	ldr	r3, [r7, #12]
 800776e:	681b      	ldr	r3, [r3, #0]
 8007770:	695b      	ldr	r3, [r3, #20]
 8007772:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007776:	2b80      	cmp	r3, #128	@ 0x80
 8007778:	d016      	beq.n	80077a8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800777a:	68fb      	ldr	r3, [r7, #12]
 800777c:	2200      	movs	r2, #0
 800777e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8007780:	68fb      	ldr	r3, [r7, #12]
 8007782:	2220      	movs	r2, #32
 8007784:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007788:	68fb      	ldr	r3, [r7, #12]
 800778a:	2200      	movs	r2, #0
 800778c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8007790:	68fb      	ldr	r3, [r7, #12]
 8007792:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007794:	f043 0220 	orr.w	r2, r3, #32
 8007798:	68fb      	ldr	r3, [r7, #12]
 800779a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800779c:	68fb      	ldr	r3, [r7, #12]
 800779e:	2200      	movs	r2, #0
 80077a0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80077a4:	2301      	movs	r3, #1
 80077a6:	e007      	b.n	80077b8 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80077a8:	68fb      	ldr	r3, [r7, #12]
 80077aa:	681b      	ldr	r3, [r3, #0]
 80077ac:	695b      	ldr	r3, [r3, #20]
 80077ae:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80077b2:	2b80      	cmp	r3, #128	@ 0x80
 80077b4:	d1c3      	bne.n	800773e <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80077b6:	2300      	movs	r3, #0
}
 80077b8:	4618      	mov	r0, r3
 80077ba:	3710      	adds	r7, #16
 80077bc:	46bd      	mov	sp, r7
 80077be:	bd80      	pop	{r7, pc}

080077c0 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80077c0:	b580      	push	{r7, lr}
 80077c2:	b084      	sub	sp, #16
 80077c4:	af00      	add	r7, sp, #0
 80077c6:	60f8      	str	r0, [r7, #12]
 80077c8:	60b9      	str	r1, [r7, #8]
 80077ca:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80077cc:	e034      	b.n	8007838 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80077ce:	68f8      	ldr	r0, [r7, #12]
 80077d0:	f000 f89b 	bl	800790a <I2C_IsAcknowledgeFailed>
 80077d4:	4603      	mov	r3, r0
 80077d6:	2b00      	cmp	r3, #0
 80077d8:	d001      	beq.n	80077de <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80077da:	2301      	movs	r3, #1
 80077dc:	e034      	b.n	8007848 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80077de:	68bb      	ldr	r3, [r7, #8]
 80077e0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80077e4:	d028      	beq.n	8007838 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80077e6:	f7fd fb21 	bl	8004e2c <HAL_GetTick>
 80077ea:	4602      	mov	r2, r0
 80077ec:	687b      	ldr	r3, [r7, #4]
 80077ee:	1ad3      	subs	r3, r2, r3
 80077f0:	68ba      	ldr	r2, [r7, #8]
 80077f2:	429a      	cmp	r2, r3
 80077f4:	d302      	bcc.n	80077fc <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80077f6:	68bb      	ldr	r3, [r7, #8]
 80077f8:	2b00      	cmp	r3, #0
 80077fa:	d11d      	bne.n	8007838 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 80077fc:	68fb      	ldr	r3, [r7, #12]
 80077fe:	681b      	ldr	r3, [r3, #0]
 8007800:	695b      	ldr	r3, [r3, #20]
 8007802:	f003 0304 	and.w	r3, r3, #4
 8007806:	2b04      	cmp	r3, #4
 8007808:	d016      	beq.n	8007838 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800780a:	68fb      	ldr	r3, [r7, #12]
 800780c:	2200      	movs	r2, #0
 800780e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8007810:	68fb      	ldr	r3, [r7, #12]
 8007812:	2220      	movs	r2, #32
 8007814:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007818:	68fb      	ldr	r3, [r7, #12]
 800781a:	2200      	movs	r2, #0
 800781c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8007820:	68fb      	ldr	r3, [r7, #12]
 8007822:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007824:	f043 0220 	orr.w	r2, r3, #32
 8007828:	68fb      	ldr	r3, [r7, #12]
 800782a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800782c:	68fb      	ldr	r3, [r7, #12]
 800782e:	2200      	movs	r2, #0
 8007830:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8007834:	2301      	movs	r3, #1
 8007836:	e007      	b.n	8007848 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8007838:	68fb      	ldr	r3, [r7, #12]
 800783a:	681b      	ldr	r3, [r3, #0]
 800783c:	695b      	ldr	r3, [r3, #20]
 800783e:	f003 0304 	and.w	r3, r3, #4
 8007842:	2b04      	cmp	r3, #4
 8007844:	d1c3      	bne.n	80077ce <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8007846:	2300      	movs	r3, #0
}
 8007848:	4618      	mov	r0, r3
 800784a:	3710      	adds	r7, #16
 800784c:	46bd      	mov	sp, r7
 800784e:	bd80      	pop	{r7, pc}

08007850 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8007850:	b580      	push	{r7, lr}
 8007852:	b084      	sub	sp, #16
 8007854:	af00      	add	r7, sp, #0
 8007856:	60f8      	str	r0, [r7, #12]
 8007858:	60b9      	str	r1, [r7, #8]
 800785a:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800785c:	e049      	b.n	80078f2 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800785e:	68fb      	ldr	r3, [r7, #12]
 8007860:	681b      	ldr	r3, [r3, #0]
 8007862:	695b      	ldr	r3, [r3, #20]
 8007864:	f003 0310 	and.w	r3, r3, #16
 8007868:	2b10      	cmp	r3, #16
 800786a:	d119      	bne.n	80078a0 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800786c:	68fb      	ldr	r3, [r7, #12]
 800786e:	681b      	ldr	r3, [r3, #0]
 8007870:	f06f 0210 	mvn.w	r2, #16
 8007874:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8007876:	68fb      	ldr	r3, [r7, #12]
 8007878:	2200      	movs	r2, #0
 800787a:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800787c:	68fb      	ldr	r3, [r7, #12]
 800787e:	2220      	movs	r2, #32
 8007880:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007884:	68fb      	ldr	r3, [r7, #12]
 8007886:	2200      	movs	r2, #0
 8007888:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 800788c:	68fb      	ldr	r3, [r7, #12]
 800788e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8007890:	68fb      	ldr	r3, [r7, #12]
 8007892:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8007894:	68fb      	ldr	r3, [r7, #12]
 8007896:	2200      	movs	r2, #0
 8007898:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 800789c:	2301      	movs	r3, #1
 800789e:	e030      	b.n	8007902 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80078a0:	f7fd fac4 	bl	8004e2c <HAL_GetTick>
 80078a4:	4602      	mov	r2, r0
 80078a6:	687b      	ldr	r3, [r7, #4]
 80078a8:	1ad3      	subs	r3, r2, r3
 80078aa:	68ba      	ldr	r2, [r7, #8]
 80078ac:	429a      	cmp	r2, r3
 80078ae:	d302      	bcc.n	80078b6 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 80078b0:	68bb      	ldr	r3, [r7, #8]
 80078b2:	2b00      	cmp	r3, #0
 80078b4:	d11d      	bne.n	80078f2 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 80078b6:	68fb      	ldr	r3, [r7, #12]
 80078b8:	681b      	ldr	r3, [r3, #0]
 80078ba:	695b      	ldr	r3, [r3, #20]
 80078bc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80078c0:	2b40      	cmp	r3, #64	@ 0x40
 80078c2:	d016      	beq.n	80078f2 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80078c4:	68fb      	ldr	r3, [r7, #12]
 80078c6:	2200      	movs	r2, #0
 80078c8:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80078ca:	68fb      	ldr	r3, [r7, #12]
 80078cc:	2220      	movs	r2, #32
 80078ce:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80078d2:	68fb      	ldr	r3, [r7, #12]
 80078d4:	2200      	movs	r2, #0
 80078d6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80078da:	68fb      	ldr	r3, [r7, #12]
 80078dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80078de:	f043 0220 	orr.w	r2, r3, #32
 80078e2:	68fb      	ldr	r3, [r7, #12]
 80078e4:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80078e6:	68fb      	ldr	r3, [r7, #12]
 80078e8:	2200      	movs	r2, #0
 80078ea:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 80078ee:	2301      	movs	r3, #1
 80078f0:	e007      	b.n	8007902 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80078f2:	68fb      	ldr	r3, [r7, #12]
 80078f4:	681b      	ldr	r3, [r3, #0]
 80078f6:	695b      	ldr	r3, [r3, #20]
 80078f8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80078fc:	2b40      	cmp	r3, #64	@ 0x40
 80078fe:	d1ae      	bne.n	800785e <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8007900:	2300      	movs	r3, #0
}
 8007902:	4618      	mov	r0, r3
 8007904:	3710      	adds	r7, #16
 8007906:	46bd      	mov	sp, r7
 8007908:	bd80      	pop	{r7, pc}

0800790a <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 800790a:	b480      	push	{r7}
 800790c:	b083      	sub	sp, #12
 800790e:	af00      	add	r7, sp, #0
 8007910:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8007912:	687b      	ldr	r3, [r7, #4]
 8007914:	681b      	ldr	r3, [r3, #0]
 8007916:	695b      	ldr	r3, [r3, #20]
 8007918:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800791c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007920:	d11b      	bne.n	800795a <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007922:	687b      	ldr	r3, [r7, #4]
 8007924:	681b      	ldr	r3, [r3, #0]
 8007926:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800792a:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 800792c:	687b      	ldr	r3, [r7, #4]
 800792e:	2200      	movs	r2, #0
 8007930:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8007932:	687b      	ldr	r3, [r7, #4]
 8007934:	2220      	movs	r2, #32
 8007936:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 800793a:	687b      	ldr	r3, [r7, #4]
 800793c:	2200      	movs	r2, #0
 800793e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8007942:	687b      	ldr	r3, [r7, #4]
 8007944:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007946:	f043 0204 	orr.w	r2, r3, #4
 800794a:	687b      	ldr	r3, [r7, #4]
 800794c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800794e:	687b      	ldr	r3, [r7, #4]
 8007950:	2200      	movs	r2, #0
 8007952:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8007956:	2301      	movs	r3, #1
 8007958:	e000      	b.n	800795c <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 800795a:	2300      	movs	r3, #0
}
 800795c:	4618      	mov	r0, r3
 800795e:	370c      	adds	r7, #12
 8007960:	46bd      	mov	sp, r7
 8007962:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007966:	4770      	bx	lr

08007968 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8007968:	b580      	push	{r7, lr}
 800796a:	b086      	sub	sp, #24
 800796c:	af00      	add	r7, sp, #0
 800796e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8007970:	687b      	ldr	r3, [r7, #4]
 8007972:	2b00      	cmp	r3, #0
 8007974:	d101      	bne.n	800797a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8007976:	2301      	movs	r3, #1
 8007978:	e267      	b.n	8007e4a <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800797a:	687b      	ldr	r3, [r7, #4]
 800797c:	681b      	ldr	r3, [r3, #0]
 800797e:	f003 0301 	and.w	r3, r3, #1
 8007982:	2b00      	cmp	r3, #0
 8007984:	d075      	beq.n	8007a72 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8007986:	4b88      	ldr	r3, [pc, #544]	@ (8007ba8 <HAL_RCC_OscConfig+0x240>)
 8007988:	689b      	ldr	r3, [r3, #8]
 800798a:	f003 030c 	and.w	r3, r3, #12
 800798e:	2b04      	cmp	r3, #4
 8007990:	d00c      	beq.n	80079ac <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8007992:	4b85      	ldr	r3, [pc, #532]	@ (8007ba8 <HAL_RCC_OscConfig+0x240>)
 8007994:	689b      	ldr	r3, [r3, #8]
 8007996:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800799a:	2b08      	cmp	r3, #8
 800799c:	d112      	bne.n	80079c4 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800799e:	4b82      	ldr	r3, [pc, #520]	@ (8007ba8 <HAL_RCC_OscConfig+0x240>)
 80079a0:	685b      	ldr	r3, [r3, #4]
 80079a2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80079a6:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80079aa:	d10b      	bne.n	80079c4 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80079ac:	4b7e      	ldr	r3, [pc, #504]	@ (8007ba8 <HAL_RCC_OscConfig+0x240>)
 80079ae:	681b      	ldr	r3, [r3, #0]
 80079b0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80079b4:	2b00      	cmp	r3, #0
 80079b6:	d05b      	beq.n	8007a70 <HAL_RCC_OscConfig+0x108>
 80079b8:	687b      	ldr	r3, [r7, #4]
 80079ba:	685b      	ldr	r3, [r3, #4]
 80079bc:	2b00      	cmp	r3, #0
 80079be:	d157      	bne.n	8007a70 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80079c0:	2301      	movs	r3, #1
 80079c2:	e242      	b.n	8007e4a <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80079c4:	687b      	ldr	r3, [r7, #4]
 80079c6:	685b      	ldr	r3, [r3, #4]
 80079c8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80079cc:	d106      	bne.n	80079dc <HAL_RCC_OscConfig+0x74>
 80079ce:	4b76      	ldr	r3, [pc, #472]	@ (8007ba8 <HAL_RCC_OscConfig+0x240>)
 80079d0:	681b      	ldr	r3, [r3, #0]
 80079d2:	4a75      	ldr	r2, [pc, #468]	@ (8007ba8 <HAL_RCC_OscConfig+0x240>)
 80079d4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80079d8:	6013      	str	r3, [r2, #0]
 80079da:	e01d      	b.n	8007a18 <HAL_RCC_OscConfig+0xb0>
 80079dc:	687b      	ldr	r3, [r7, #4]
 80079de:	685b      	ldr	r3, [r3, #4]
 80079e0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80079e4:	d10c      	bne.n	8007a00 <HAL_RCC_OscConfig+0x98>
 80079e6:	4b70      	ldr	r3, [pc, #448]	@ (8007ba8 <HAL_RCC_OscConfig+0x240>)
 80079e8:	681b      	ldr	r3, [r3, #0]
 80079ea:	4a6f      	ldr	r2, [pc, #444]	@ (8007ba8 <HAL_RCC_OscConfig+0x240>)
 80079ec:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80079f0:	6013      	str	r3, [r2, #0]
 80079f2:	4b6d      	ldr	r3, [pc, #436]	@ (8007ba8 <HAL_RCC_OscConfig+0x240>)
 80079f4:	681b      	ldr	r3, [r3, #0]
 80079f6:	4a6c      	ldr	r2, [pc, #432]	@ (8007ba8 <HAL_RCC_OscConfig+0x240>)
 80079f8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80079fc:	6013      	str	r3, [r2, #0]
 80079fe:	e00b      	b.n	8007a18 <HAL_RCC_OscConfig+0xb0>
 8007a00:	4b69      	ldr	r3, [pc, #420]	@ (8007ba8 <HAL_RCC_OscConfig+0x240>)
 8007a02:	681b      	ldr	r3, [r3, #0]
 8007a04:	4a68      	ldr	r2, [pc, #416]	@ (8007ba8 <HAL_RCC_OscConfig+0x240>)
 8007a06:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007a0a:	6013      	str	r3, [r2, #0]
 8007a0c:	4b66      	ldr	r3, [pc, #408]	@ (8007ba8 <HAL_RCC_OscConfig+0x240>)
 8007a0e:	681b      	ldr	r3, [r3, #0]
 8007a10:	4a65      	ldr	r2, [pc, #404]	@ (8007ba8 <HAL_RCC_OscConfig+0x240>)
 8007a12:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8007a16:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8007a18:	687b      	ldr	r3, [r7, #4]
 8007a1a:	685b      	ldr	r3, [r3, #4]
 8007a1c:	2b00      	cmp	r3, #0
 8007a1e:	d013      	beq.n	8007a48 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007a20:	f7fd fa04 	bl	8004e2c <HAL_GetTick>
 8007a24:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007a26:	e008      	b.n	8007a3a <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8007a28:	f7fd fa00 	bl	8004e2c <HAL_GetTick>
 8007a2c:	4602      	mov	r2, r0
 8007a2e:	693b      	ldr	r3, [r7, #16]
 8007a30:	1ad3      	subs	r3, r2, r3
 8007a32:	2b64      	cmp	r3, #100	@ 0x64
 8007a34:	d901      	bls.n	8007a3a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8007a36:	2303      	movs	r3, #3
 8007a38:	e207      	b.n	8007e4a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007a3a:	4b5b      	ldr	r3, [pc, #364]	@ (8007ba8 <HAL_RCC_OscConfig+0x240>)
 8007a3c:	681b      	ldr	r3, [r3, #0]
 8007a3e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007a42:	2b00      	cmp	r3, #0
 8007a44:	d0f0      	beq.n	8007a28 <HAL_RCC_OscConfig+0xc0>
 8007a46:	e014      	b.n	8007a72 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007a48:	f7fd f9f0 	bl	8004e2c <HAL_GetTick>
 8007a4c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8007a4e:	e008      	b.n	8007a62 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8007a50:	f7fd f9ec 	bl	8004e2c <HAL_GetTick>
 8007a54:	4602      	mov	r2, r0
 8007a56:	693b      	ldr	r3, [r7, #16]
 8007a58:	1ad3      	subs	r3, r2, r3
 8007a5a:	2b64      	cmp	r3, #100	@ 0x64
 8007a5c:	d901      	bls.n	8007a62 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8007a5e:	2303      	movs	r3, #3
 8007a60:	e1f3      	b.n	8007e4a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8007a62:	4b51      	ldr	r3, [pc, #324]	@ (8007ba8 <HAL_RCC_OscConfig+0x240>)
 8007a64:	681b      	ldr	r3, [r3, #0]
 8007a66:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007a6a:	2b00      	cmp	r3, #0
 8007a6c:	d1f0      	bne.n	8007a50 <HAL_RCC_OscConfig+0xe8>
 8007a6e:	e000      	b.n	8007a72 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007a70:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8007a72:	687b      	ldr	r3, [r7, #4]
 8007a74:	681b      	ldr	r3, [r3, #0]
 8007a76:	f003 0302 	and.w	r3, r3, #2
 8007a7a:	2b00      	cmp	r3, #0
 8007a7c:	d063      	beq.n	8007b46 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8007a7e:	4b4a      	ldr	r3, [pc, #296]	@ (8007ba8 <HAL_RCC_OscConfig+0x240>)
 8007a80:	689b      	ldr	r3, [r3, #8]
 8007a82:	f003 030c 	and.w	r3, r3, #12
 8007a86:	2b00      	cmp	r3, #0
 8007a88:	d00b      	beq.n	8007aa2 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8007a8a:	4b47      	ldr	r3, [pc, #284]	@ (8007ba8 <HAL_RCC_OscConfig+0x240>)
 8007a8c:	689b      	ldr	r3, [r3, #8]
 8007a8e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8007a92:	2b08      	cmp	r3, #8
 8007a94:	d11c      	bne.n	8007ad0 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8007a96:	4b44      	ldr	r3, [pc, #272]	@ (8007ba8 <HAL_RCC_OscConfig+0x240>)
 8007a98:	685b      	ldr	r3, [r3, #4]
 8007a9a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007a9e:	2b00      	cmp	r3, #0
 8007aa0:	d116      	bne.n	8007ad0 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8007aa2:	4b41      	ldr	r3, [pc, #260]	@ (8007ba8 <HAL_RCC_OscConfig+0x240>)
 8007aa4:	681b      	ldr	r3, [r3, #0]
 8007aa6:	f003 0302 	and.w	r3, r3, #2
 8007aaa:	2b00      	cmp	r3, #0
 8007aac:	d005      	beq.n	8007aba <HAL_RCC_OscConfig+0x152>
 8007aae:	687b      	ldr	r3, [r7, #4]
 8007ab0:	68db      	ldr	r3, [r3, #12]
 8007ab2:	2b01      	cmp	r3, #1
 8007ab4:	d001      	beq.n	8007aba <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8007ab6:	2301      	movs	r3, #1
 8007ab8:	e1c7      	b.n	8007e4a <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007aba:	4b3b      	ldr	r3, [pc, #236]	@ (8007ba8 <HAL_RCC_OscConfig+0x240>)
 8007abc:	681b      	ldr	r3, [r3, #0]
 8007abe:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8007ac2:	687b      	ldr	r3, [r7, #4]
 8007ac4:	691b      	ldr	r3, [r3, #16]
 8007ac6:	00db      	lsls	r3, r3, #3
 8007ac8:	4937      	ldr	r1, [pc, #220]	@ (8007ba8 <HAL_RCC_OscConfig+0x240>)
 8007aca:	4313      	orrs	r3, r2
 8007acc:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8007ace:	e03a      	b.n	8007b46 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8007ad0:	687b      	ldr	r3, [r7, #4]
 8007ad2:	68db      	ldr	r3, [r3, #12]
 8007ad4:	2b00      	cmp	r3, #0
 8007ad6:	d020      	beq.n	8007b1a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8007ad8:	4b34      	ldr	r3, [pc, #208]	@ (8007bac <HAL_RCC_OscConfig+0x244>)
 8007ada:	2201      	movs	r2, #1
 8007adc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007ade:	f7fd f9a5 	bl	8004e2c <HAL_GetTick>
 8007ae2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007ae4:	e008      	b.n	8007af8 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8007ae6:	f7fd f9a1 	bl	8004e2c <HAL_GetTick>
 8007aea:	4602      	mov	r2, r0
 8007aec:	693b      	ldr	r3, [r7, #16]
 8007aee:	1ad3      	subs	r3, r2, r3
 8007af0:	2b02      	cmp	r3, #2
 8007af2:	d901      	bls.n	8007af8 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8007af4:	2303      	movs	r3, #3
 8007af6:	e1a8      	b.n	8007e4a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007af8:	4b2b      	ldr	r3, [pc, #172]	@ (8007ba8 <HAL_RCC_OscConfig+0x240>)
 8007afa:	681b      	ldr	r3, [r3, #0]
 8007afc:	f003 0302 	and.w	r3, r3, #2
 8007b00:	2b00      	cmp	r3, #0
 8007b02:	d0f0      	beq.n	8007ae6 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007b04:	4b28      	ldr	r3, [pc, #160]	@ (8007ba8 <HAL_RCC_OscConfig+0x240>)
 8007b06:	681b      	ldr	r3, [r3, #0]
 8007b08:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8007b0c:	687b      	ldr	r3, [r7, #4]
 8007b0e:	691b      	ldr	r3, [r3, #16]
 8007b10:	00db      	lsls	r3, r3, #3
 8007b12:	4925      	ldr	r1, [pc, #148]	@ (8007ba8 <HAL_RCC_OscConfig+0x240>)
 8007b14:	4313      	orrs	r3, r2
 8007b16:	600b      	str	r3, [r1, #0]
 8007b18:	e015      	b.n	8007b46 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8007b1a:	4b24      	ldr	r3, [pc, #144]	@ (8007bac <HAL_RCC_OscConfig+0x244>)
 8007b1c:	2200      	movs	r2, #0
 8007b1e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007b20:	f7fd f984 	bl	8004e2c <HAL_GetTick>
 8007b24:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8007b26:	e008      	b.n	8007b3a <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8007b28:	f7fd f980 	bl	8004e2c <HAL_GetTick>
 8007b2c:	4602      	mov	r2, r0
 8007b2e:	693b      	ldr	r3, [r7, #16]
 8007b30:	1ad3      	subs	r3, r2, r3
 8007b32:	2b02      	cmp	r3, #2
 8007b34:	d901      	bls.n	8007b3a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8007b36:	2303      	movs	r3, #3
 8007b38:	e187      	b.n	8007e4a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8007b3a:	4b1b      	ldr	r3, [pc, #108]	@ (8007ba8 <HAL_RCC_OscConfig+0x240>)
 8007b3c:	681b      	ldr	r3, [r3, #0]
 8007b3e:	f003 0302 	and.w	r3, r3, #2
 8007b42:	2b00      	cmp	r3, #0
 8007b44:	d1f0      	bne.n	8007b28 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8007b46:	687b      	ldr	r3, [r7, #4]
 8007b48:	681b      	ldr	r3, [r3, #0]
 8007b4a:	f003 0308 	and.w	r3, r3, #8
 8007b4e:	2b00      	cmp	r3, #0
 8007b50:	d036      	beq.n	8007bc0 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8007b52:	687b      	ldr	r3, [r7, #4]
 8007b54:	695b      	ldr	r3, [r3, #20]
 8007b56:	2b00      	cmp	r3, #0
 8007b58:	d016      	beq.n	8007b88 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8007b5a:	4b15      	ldr	r3, [pc, #84]	@ (8007bb0 <HAL_RCC_OscConfig+0x248>)
 8007b5c:	2201      	movs	r2, #1
 8007b5e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007b60:	f7fd f964 	bl	8004e2c <HAL_GetTick>
 8007b64:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8007b66:	e008      	b.n	8007b7a <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8007b68:	f7fd f960 	bl	8004e2c <HAL_GetTick>
 8007b6c:	4602      	mov	r2, r0
 8007b6e:	693b      	ldr	r3, [r7, #16]
 8007b70:	1ad3      	subs	r3, r2, r3
 8007b72:	2b02      	cmp	r3, #2
 8007b74:	d901      	bls.n	8007b7a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8007b76:	2303      	movs	r3, #3
 8007b78:	e167      	b.n	8007e4a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8007b7a:	4b0b      	ldr	r3, [pc, #44]	@ (8007ba8 <HAL_RCC_OscConfig+0x240>)
 8007b7c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007b7e:	f003 0302 	and.w	r3, r3, #2
 8007b82:	2b00      	cmp	r3, #0
 8007b84:	d0f0      	beq.n	8007b68 <HAL_RCC_OscConfig+0x200>
 8007b86:	e01b      	b.n	8007bc0 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8007b88:	4b09      	ldr	r3, [pc, #36]	@ (8007bb0 <HAL_RCC_OscConfig+0x248>)
 8007b8a:	2200      	movs	r2, #0
 8007b8c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8007b8e:	f7fd f94d 	bl	8004e2c <HAL_GetTick>
 8007b92:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007b94:	e00e      	b.n	8007bb4 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8007b96:	f7fd f949 	bl	8004e2c <HAL_GetTick>
 8007b9a:	4602      	mov	r2, r0
 8007b9c:	693b      	ldr	r3, [r7, #16]
 8007b9e:	1ad3      	subs	r3, r2, r3
 8007ba0:	2b02      	cmp	r3, #2
 8007ba2:	d907      	bls.n	8007bb4 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8007ba4:	2303      	movs	r3, #3
 8007ba6:	e150      	b.n	8007e4a <HAL_RCC_OscConfig+0x4e2>
 8007ba8:	40023800 	.word	0x40023800
 8007bac:	42470000 	.word	0x42470000
 8007bb0:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007bb4:	4b88      	ldr	r3, [pc, #544]	@ (8007dd8 <HAL_RCC_OscConfig+0x470>)
 8007bb6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007bb8:	f003 0302 	and.w	r3, r3, #2
 8007bbc:	2b00      	cmp	r3, #0
 8007bbe:	d1ea      	bne.n	8007b96 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8007bc0:	687b      	ldr	r3, [r7, #4]
 8007bc2:	681b      	ldr	r3, [r3, #0]
 8007bc4:	f003 0304 	and.w	r3, r3, #4
 8007bc8:	2b00      	cmp	r3, #0
 8007bca:	f000 8097 	beq.w	8007cfc <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8007bce:	2300      	movs	r3, #0
 8007bd0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8007bd2:	4b81      	ldr	r3, [pc, #516]	@ (8007dd8 <HAL_RCC_OscConfig+0x470>)
 8007bd4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007bd6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007bda:	2b00      	cmp	r3, #0
 8007bdc:	d10f      	bne.n	8007bfe <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8007bde:	2300      	movs	r3, #0
 8007be0:	60bb      	str	r3, [r7, #8]
 8007be2:	4b7d      	ldr	r3, [pc, #500]	@ (8007dd8 <HAL_RCC_OscConfig+0x470>)
 8007be4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007be6:	4a7c      	ldr	r2, [pc, #496]	@ (8007dd8 <HAL_RCC_OscConfig+0x470>)
 8007be8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007bec:	6413      	str	r3, [r2, #64]	@ 0x40
 8007bee:	4b7a      	ldr	r3, [pc, #488]	@ (8007dd8 <HAL_RCC_OscConfig+0x470>)
 8007bf0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007bf2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007bf6:	60bb      	str	r3, [r7, #8]
 8007bf8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8007bfa:	2301      	movs	r3, #1
 8007bfc:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007bfe:	4b77      	ldr	r3, [pc, #476]	@ (8007ddc <HAL_RCC_OscConfig+0x474>)
 8007c00:	681b      	ldr	r3, [r3, #0]
 8007c02:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007c06:	2b00      	cmp	r3, #0
 8007c08:	d118      	bne.n	8007c3c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8007c0a:	4b74      	ldr	r3, [pc, #464]	@ (8007ddc <HAL_RCC_OscConfig+0x474>)
 8007c0c:	681b      	ldr	r3, [r3, #0]
 8007c0e:	4a73      	ldr	r2, [pc, #460]	@ (8007ddc <HAL_RCC_OscConfig+0x474>)
 8007c10:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007c14:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8007c16:	f7fd f909 	bl	8004e2c <HAL_GetTick>
 8007c1a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007c1c:	e008      	b.n	8007c30 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007c1e:	f7fd f905 	bl	8004e2c <HAL_GetTick>
 8007c22:	4602      	mov	r2, r0
 8007c24:	693b      	ldr	r3, [r7, #16]
 8007c26:	1ad3      	subs	r3, r2, r3
 8007c28:	2b02      	cmp	r3, #2
 8007c2a:	d901      	bls.n	8007c30 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8007c2c:	2303      	movs	r3, #3
 8007c2e:	e10c      	b.n	8007e4a <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007c30:	4b6a      	ldr	r3, [pc, #424]	@ (8007ddc <HAL_RCC_OscConfig+0x474>)
 8007c32:	681b      	ldr	r3, [r3, #0]
 8007c34:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007c38:	2b00      	cmp	r3, #0
 8007c3a:	d0f0      	beq.n	8007c1e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8007c3c:	687b      	ldr	r3, [r7, #4]
 8007c3e:	689b      	ldr	r3, [r3, #8]
 8007c40:	2b01      	cmp	r3, #1
 8007c42:	d106      	bne.n	8007c52 <HAL_RCC_OscConfig+0x2ea>
 8007c44:	4b64      	ldr	r3, [pc, #400]	@ (8007dd8 <HAL_RCC_OscConfig+0x470>)
 8007c46:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007c48:	4a63      	ldr	r2, [pc, #396]	@ (8007dd8 <HAL_RCC_OscConfig+0x470>)
 8007c4a:	f043 0301 	orr.w	r3, r3, #1
 8007c4e:	6713      	str	r3, [r2, #112]	@ 0x70
 8007c50:	e01c      	b.n	8007c8c <HAL_RCC_OscConfig+0x324>
 8007c52:	687b      	ldr	r3, [r7, #4]
 8007c54:	689b      	ldr	r3, [r3, #8]
 8007c56:	2b05      	cmp	r3, #5
 8007c58:	d10c      	bne.n	8007c74 <HAL_RCC_OscConfig+0x30c>
 8007c5a:	4b5f      	ldr	r3, [pc, #380]	@ (8007dd8 <HAL_RCC_OscConfig+0x470>)
 8007c5c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007c5e:	4a5e      	ldr	r2, [pc, #376]	@ (8007dd8 <HAL_RCC_OscConfig+0x470>)
 8007c60:	f043 0304 	orr.w	r3, r3, #4
 8007c64:	6713      	str	r3, [r2, #112]	@ 0x70
 8007c66:	4b5c      	ldr	r3, [pc, #368]	@ (8007dd8 <HAL_RCC_OscConfig+0x470>)
 8007c68:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007c6a:	4a5b      	ldr	r2, [pc, #364]	@ (8007dd8 <HAL_RCC_OscConfig+0x470>)
 8007c6c:	f043 0301 	orr.w	r3, r3, #1
 8007c70:	6713      	str	r3, [r2, #112]	@ 0x70
 8007c72:	e00b      	b.n	8007c8c <HAL_RCC_OscConfig+0x324>
 8007c74:	4b58      	ldr	r3, [pc, #352]	@ (8007dd8 <HAL_RCC_OscConfig+0x470>)
 8007c76:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007c78:	4a57      	ldr	r2, [pc, #348]	@ (8007dd8 <HAL_RCC_OscConfig+0x470>)
 8007c7a:	f023 0301 	bic.w	r3, r3, #1
 8007c7e:	6713      	str	r3, [r2, #112]	@ 0x70
 8007c80:	4b55      	ldr	r3, [pc, #340]	@ (8007dd8 <HAL_RCC_OscConfig+0x470>)
 8007c82:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007c84:	4a54      	ldr	r2, [pc, #336]	@ (8007dd8 <HAL_RCC_OscConfig+0x470>)
 8007c86:	f023 0304 	bic.w	r3, r3, #4
 8007c8a:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8007c8c:	687b      	ldr	r3, [r7, #4]
 8007c8e:	689b      	ldr	r3, [r3, #8]
 8007c90:	2b00      	cmp	r3, #0
 8007c92:	d015      	beq.n	8007cc0 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007c94:	f7fd f8ca 	bl	8004e2c <HAL_GetTick>
 8007c98:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007c9a:	e00a      	b.n	8007cb2 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8007c9c:	f7fd f8c6 	bl	8004e2c <HAL_GetTick>
 8007ca0:	4602      	mov	r2, r0
 8007ca2:	693b      	ldr	r3, [r7, #16]
 8007ca4:	1ad3      	subs	r3, r2, r3
 8007ca6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007caa:	4293      	cmp	r3, r2
 8007cac:	d901      	bls.n	8007cb2 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8007cae:	2303      	movs	r3, #3
 8007cb0:	e0cb      	b.n	8007e4a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007cb2:	4b49      	ldr	r3, [pc, #292]	@ (8007dd8 <HAL_RCC_OscConfig+0x470>)
 8007cb4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007cb6:	f003 0302 	and.w	r3, r3, #2
 8007cba:	2b00      	cmp	r3, #0
 8007cbc:	d0ee      	beq.n	8007c9c <HAL_RCC_OscConfig+0x334>
 8007cbe:	e014      	b.n	8007cea <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8007cc0:	f7fd f8b4 	bl	8004e2c <HAL_GetTick>
 8007cc4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8007cc6:	e00a      	b.n	8007cde <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8007cc8:	f7fd f8b0 	bl	8004e2c <HAL_GetTick>
 8007ccc:	4602      	mov	r2, r0
 8007cce:	693b      	ldr	r3, [r7, #16]
 8007cd0:	1ad3      	subs	r3, r2, r3
 8007cd2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007cd6:	4293      	cmp	r3, r2
 8007cd8:	d901      	bls.n	8007cde <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8007cda:	2303      	movs	r3, #3
 8007cdc:	e0b5      	b.n	8007e4a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8007cde:	4b3e      	ldr	r3, [pc, #248]	@ (8007dd8 <HAL_RCC_OscConfig+0x470>)
 8007ce0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007ce2:	f003 0302 	and.w	r3, r3, #2
 8007ce6:	2b00      	cmp	r3, #0
 8007ce8:	d1ee      	bne.n	8007cc8 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8007cea:	7dfb      	ldrb	r3, [r7, #23]
 8007cec:	2b01      	cmp	r3, #1
 8007cee:	d105      	bne.n	8007cfc <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007cf0:	4b39      	ldr	r3, [pc, #228]	@ (8007dd8 <HAL_RCC_OscConfig+0x470>)
 8007cf2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007cf4:	4a38      	ldr	r2, [pc, #224]	@ (8007dd8 <HAL_RCC_OscConfig+0x470>)
 8007cf6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007cfa:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8007cfc:	687b      	ldr	r3, [r7, #4]
 8007cfe:	699b      	ldr	r3, [r3, #24]
 8007d00:	2b00      	cmp	r3, #0
 8007d02:	f000 80a1 	beq.w	8007e48 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8007d06:	4b34      	ldr	r3, [pc, #208]	@ (8007dd8 <HAL_RCC_OscConfig+0x470>)
 8007d08:	689b      	ldr	r3, [r3, #8]
 8007d0a:	f003 030c 	and.w	r3, r3, #12
 8007d0e:	2b08      	cmp	r3, #8
 8007d10:	d05c      	beq.n	8007dcc <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8007d12:	687b      	ldr	r3, [r7, #4]
 8007d14:	699b      	ldr	r3, [r3, #24]
 8007d16:	2b02      	cmp	r3, #2
 8007d18:	d141      	bne.n	8007d9e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007d1a:	4b31      	ldr	r3, [pc, #196]	@ (8007de0 <HAL_RCC_OscConfig+0x478>)
 8007d1c:	2200      	movs	r2, #0
 8007d1e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007d20:	f7fd f884 	bl	8004e2c <HAL_GetTick>
 8007d24:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007d26:	e008      	b.n	8007d3a <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8007d28:	f7fd f880 	bl	8004e2c <HAL_GetTick>
 8007d2c:	4602      	mov	r2, r0
 8007d2e:	693b      	ldr	r3, [r7, #16]
 8007d30:	1ad3      	subs	r3, r2, r3
 8007d32:	2b02      	cmp	r3, #2
 8007d34:	d901      	bls.n	8007d3a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8007d36:	2303      	movs	r3, #3
 8007d38:	e087      	b.n	8007e4a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007d3a:	4b27      	ldr	r3, [pc, #156]	@ (8007dd8 <HAL_RCC_OscConfig+0x470>)
 8007d3c:	681b      	ldr	r3, [r3, #0]
 8007d3e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007d42:	2b00      	cmp	r3, #0
 8007d44:	d1f0      	bne.n	8007d28 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8007d46:	687b      	ldr	r3, [r7, #4]
 8007d48:	69da      	ldr	r2, [r3, #28]
 8007d4a:	687b      	ldr	r3, [r7, #4]
 8007d4c:	6a1b      	ldr	r3, [r3, #32]
 8007d4e:	431a      	orrs	r2, r3
 8007d50:	687b      	ldr	r3, [r7, #4]
 8007d52:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007d54:	019b      	lsls	r3, r3, #6
 8007d56:	431a      	orrs	r2, r3
 8007d58:	687b      	ldr	r3, [r7, #4]
 8007d5a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007d5c:	085b      	lsrs	r3, r3, #1
 8007d5e:	3b01      	subs	r3, #1
 8007d60:	041b      	lsls	r3, r3, #16
 8007d62:	431a      	orrs	r2, r3
 8007d64:	687b      	ldr	r3, [r7, #4]
 8007d66:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007d68:	061b      	lsls	r3, r3, #24
 8007d6a:	491b      	ldr	r1, [pc, #108]	@ (8007dd8 <HAL_RCC_OscConfig+0x470>)
 8007d6c:	4313      	orrs	r3, r2
 8007d6e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8007d70:	4b1b      	ldr	r3, [pc, #108]	@ (8007de0 <HAL_RCC_OscConfig+0x478>)
 8007d72:	2201      	movs	r2, #1
 8007d74:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007d76:	f7fd f859 	bl	8004e2c <HAL_GetTick>
 8007d7a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007d7c:	e008      	b.n	8007d90 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8007d7e:	f7fd f855 	bl	8004e2c <HAL_GetTick>
 8007d82:	4602      	mov	r2, r0
 8007d84:	693b      	ldr	r3, [r7, #16]
 8007d86:	1ad3      	subs	r3, r2, r3
 8007d88:	2b02      	cmp	r3, #2
 8007d8a:	d901      	bls.n	8007d90 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8007d8c:	2303      	movs	r3, #3
 8007d8e:	e05c      	b.n	8007e4a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007d90:	4b11      	ldr	r3, [pc, #68]	@ (8007dd8 <HAL_RCC_OscConfig+0x470>)
 8007d92:	681b      	ldr	r3, [r3, #0]
 8007d94:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007d98:	2b00      	cmp	r3, #0
 8007d9a:	d0f0      	beq.n	8007d7e <HAL_RCC_OscConfig+0x416>
 8007d9c:	e054      	b.n	8007e48 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007d9e:	4b10      	ldr	r3, [pc, #64]	@ (8007de0 <HAL_RCC_OscConfig+0x478>)
 8007da0:	2200      	movs	r2, #0
 8007da2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007da4:	f7fd f842 	bl	8004e2c <HAL_GetTick>
 8007da8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007daa:	e008      	b.n	8007dbe <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8007dac:	f7fd f83e 	bl	8004e2c <HAL_GetTick>
 8007db0:	4602      	mov	r2, r0
 8007db2:	693b      	ldr	r3, [r7, #16]
 8007db4:	1ad3      	subs	r3, r2, r3
 8007db6:	2b02      	cmp	r3, #2
 8007db8:	d901      	bls.n	8007dbe <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8007dba:	2303      	movs	r3, #3
 8007dbc:	e045      	b.n	8007e4a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007dbe:	4b06      	ldr	r3, [pc, #24]	@ (8007dd8 <HAL_RCC_OscConfig+0x470>)
 8007dc0:	681b      	ldr	r3, [r3, #0]
 8007dc2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007dc6:	2b00      	cmp	r3, #0
 8007dc8:	d1f0      	bne.n	8007dac <HAL_RCC_OscConfig+0x444>
 8007dca:	e03d      	b.n	8007e48 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8007dcc:	687b      	ldr	r3, [r7, #4]
 8007dce:	699b      	ldr	r3, [r3, #24]
 8007dd0:	2b01      	cmp	r3, #1
 8007dd2:	d107      	bne.n	8007de4 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8007dd4:	2301      	movs	r3, #1
 8007dd6:	e038      	b.n	8007e4a <HAL_RCC_OscConfig+0x4e2>
 8007dd8:	40023800 	.word	0x40023800
 8007ddc:	40007000 	.word	0x40007000
 8007de0:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8007de4:	4b1b      	ldr	r3, [pc, #108]	@ (8007e54 <HAL_RCC_OscConfig+0x4ec>)
 8007de6:	685b      	ldr	r3, [r3, #4]
 8007de8:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8007dea:	687b      	ldr	r3, [r7, #4]
 8007dec:	699b      	ldr	r3, [r3, #24]
 8007dee:	2b01      	cmp	r3, #1
 8007df0:	d028      	beq.n	8007e44 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007df2:	68fb      	ldr	r3, [r7, #12]
 8007df4:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8007df8:	687b      	ldr	r3, [r7, #4]
 8007dfa:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8007dfc:	429a      	cmp	r2, r3
 8007dfe:	d121      	bne.n	8007e44 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8007e00:	68fb      	ldr	r3, [r7, #12]
 8007e02:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8007e06:	687b      	ldr	r3, [r7, #4]
 8007e08:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007e0a:	429a      	cmp	r2, r3
 8007e0c:	d11a      	bne.n	8007e44 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8007e0e:	68fa      	ldr	r2, [r7, #12]
 8007e10:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8007e14:	4013      	ands	r3, r2
 8007e16:	687a      	ldr	r2, [r7, #4]
 8007e18:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8007e1a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8007e1c:	4293      	cmp	r3, r2
 8007e1e:	d111      	bne.n	8007e44 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8007e20:	68fb      	ldr	r3, [r7, #12]
 8007e22:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8007e26:	687b      	ldr	r3, [r7, #4]
 8007e28:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007e2a:	085b      	lsrs	r3, r3, #1
 8007e2c:	3b01      	subs	r3, #1
 8007e2e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8007e30:	429a      	cmp	r2, r3
 8007e32:	d107      	bne.n	8007e44 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8007e34:	68fb      	ldr	r3, [r7, #12]
 8007e36:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8007e3a:	687b      	ldr	r3, [r7, #4]
 8007e3c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007e3e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8007e40:	429a      	cmp	r2, r3
 8007e42:	d001      	beq.n	8007e48 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8007e44:	2301      	movs	r3, #1
 8007e46:	e000      	b.n	8007e4a <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8007e48:	2300      	movs	r3, #0
}
 8007e4a:	4618      	mov	r0, r3
 8007e4c:	3718      	adds	r7, #24
 8007e4e:	46bd      	mov	sp, r7
 8007e50:	bd80      	pop	{r7, pc}
 8007e52:	bf00      	nop
 8007e54:	40023800 	.word	0x40023800

08007e58 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8007e58:	b580      	push	{r7, lr}
 8007e5a:	b084      	sub	sp, #16
 8007e5c:	af00      	add	r7, sp, #0
 8007e5e:	6078      	str	r0, [r7, #4]
 8007e60:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8007e62:	687b      	ldr	r3, [r7, #4]
 8007e64:	2b00      	cmp	r3, #0
 8007e66:	d101      	bne.n	8007e6c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8007e68:	2301      	movs	r3, #1
 8007e6a:	e0cc      	b.n	8008006 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8007e6c:	4b68      	ldr	r3, [pc, #416]	@ (8008010 <HAL_RCC_ClockConfig+0x1b8>)
 8007e6e:	681b      	ldr	r3, [r3, #0]
 8007e70:	f003 0307 	and.w	r3, r3, #7
 8007e74:	683a      	ldr	r2, [r7, #0]
 8007e76:	429a      	cmp	r2, r3
 8007e78:	d90c      	bls.n	8007e94 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007e7a:	4b65      	ldr	r3, [pc, #404]	@ (8008010 <HAL_RCC_ClockConfig+0x1b8>)
 8007e7c:	683a      	ldr	r2, [r7, #0]
 8007e7e:	b2d2      	uxtb	r2, r2
 8007e80:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8007e82:	4b63      	ldr	r3, [pc, #396]	@ (8008010 <HAL_RCC_ClockConfig+0x1b8>)
 8007e84:	681b      	ldr	r3, [r3, #0]
 8007e86:	f003 0307 	and.w	r3, r3, #7
 8007e8a:	683a      	ldr	r2, [r7, #0]
 8007e8c:	429a      	cmp	r2, r3
 8007e8e:	d001      	beq.n	8007e94 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8007e90:	2301      	movs	r3, #1
 8007e92:	e0b8      	b.n	8008006 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007e94:	687b      	ldr	r3, [r7, #4]
 8007e96:	681b      	ldr	r3, [r3, #0]
 8007e98:	f003 0302 	and.w	r3, r3, #2
 8007e9c:	2b00      	cmp	r3, #0
 8007e9e:	d020      	beq.n	8007ee2 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007ea0:	687b      	ldr	r3, [r7, #4]
 8007ea2:	681b      	ldr	r3, [r3, #0]
 8007ea4:	f003 0304 	and.w	r3, r3, #4
 8007ea8:	2b00      	cmp	r3, #0
 8007eaa:	d005      	beq.n	8007eb8 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8007eac:	4b59      	ldr	r3, [pc, #356]	@ (8008014 <HAL_RCC_ClockConfig+0x1bc>)
 8007eae:	689b      	ldr	r3, [r3, #8]
 8007eb0:	4a58      	ldr	r2, [pc, #352]	@ (8008014 <HAL_RCC_ClockConfig+0x1bc>)
 8007eb2:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8007eb6:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007eb8:	687b      	ldr	r3, [r7, #4]
 8007eba:	681b      	ldr	r3, [r3, #0]
 8007ebc:	f003 0308 	and.w	r3, r3, #8
 8007ec0:	2b00      	cmp	r3, #0
 8007ec2:	d005      	beq.n	8007ed0 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8007ec4:	4b53      	ldr	r3, [pc, #332]	@ (8008014 <HAL_RCC_ClockConfig+0x1bc>)
 8007ec6:	689b      	ldr	r3, [r3, #8]
 8007ec8:	4a52      	ldr	r2, [pc, #328]	@ (8008014 <HAL_RCC_ClockConfig+0x1bc>)
 8007eca:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8007ece:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007ed0:	4b50      	ldr	r3, [pc, #320]	@ (8008014 <HAL_RCC_ClockConfig+0x1bc>)
 8007ed2:	689b      	ldr	r3, [r3, #8]
 8007ed4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8007ed8:	687b      	ldr	r3, [r7, #4]
 8007eda:	689b      	ldr	r3, [r3, #8]
 8007edc:	494d      	ldr	r1, [pc, #308]	@ (8008014 <HAL_RCC_ClockConfig+0x1bc>)
 8007ede:	4313      	orrs	r3, r2
 8007ee0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8007ee2:	687b      	ldr	r3, [r7, #4]
 8007ee4:	681b      	ldr	r3, [r3, #0]
 8007ee6:	f003 0301 	and.w	r3, r3, #1
 8007eea:	2b00      	cmp	r3, #0
 8007eec:	d044      	beq.n	8007f78 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8007eee:	687b      	ldr	r3, [r7, #4]
 8007ef0:	685b      	ldr	r3, [r3, #4]
 8007ef2:	2b01      	cmp	r3, #1
 8007ef4:	d107      	bne.n	8007f06 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007ef6:	4b47      	ldr	r3, [pc, #284]	@ (8008014 <HAL_RCC_ClockConfig+0x1bc>)
 8007ef8:	681b      	ldr	r3, [r3, #0]
 8007efa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007efe:	2b00      	cmp	r3, #0
 8007f00:	d119      	bne.n	8007f36 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007f02:	2301      	movs	r3, #1
 8007f04:	e07f      	b.n	8008006 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8007f06:	687b      	ldr	r3, [r7, #4]
 8007f08:	685b      	ldr	r3, [r3, #4]
 8007f0a:	2b02      	cmp	r3, #2
 8007f0c:	d003      	beq.n	8007f16 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8007f0e:	687b      	ldr	r3, [r7, #4]
 8007f10:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8007f12:	2b03      	cmp	r3, #3
 8007f14:	d107      	bne.n	8007f26 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007f16:	4b3f      	ldr	r3, [pc, #252]	@ (8008014 <HAL_RCC_ClockConfig+0x1bc>)
 8007f18:	681b      	ldr	r3, [r3, #0]
 8007f1a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007f1e:	2b00      	cmp	r3, #0
 8007f20:	d109      	bne.n	8007f36 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007f22:	2301      	movs	r3, #1
 8007f24:	e06f      	b.n	8008006 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007f26:	4b3b      	ldr	r3, [pc, #236]	@ (8008014 <HAL_RCC_ClockConfig+0x1bc>)
 8007f28:	681b      	ldr	r3, [r3, #0]
 8007f2a:	f003 0302 	and.w	r3, r3, #2
 8007f2e:	2b00      	cmp	r3, #0
 8007f30:	d101      	bne.n	8007f36 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007f32:	2301      	movs	r3, #1
 8007f34:	e067      	b.n	8008006 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8007f36:	4b37      	ldr	r3, [pc, #220]	@ (8008014 <HAL_RCC_ClockConfig+0x1bc>)
 8007f38:	689b      	ldr	r3, [r3, #8]
 8007f3a:	f023 0203 	bic.w	r2, r3, #3
 8007f3e:	687b      	ldr	r3, [r7, #4]
 8007f40:	685b      	ldr	r3, [r3, #4]
 8007f42:	4934      	ldr	r1, [pc, #208]	@ (8008014 <HAL_RCC_ClockConfig+0x1bc>)
 8007f44:	4313      	orrs	r3, r2
 8007f46:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8007f48:	f7fc ff70 	bl	8004e2c <HAL_GetTick>
 8007f4c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007f4e:	e00a      	b.n	8007f66 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007f50:	f7fc ff6c 	bl	8004e2c <HAL_GetTick>
 8007f54:	4602      	mov	r2, r0
 8007f56:	68fb      	ldr	r3, [r7, #12]
 8007f58:	1ad3      	subs	r3, r2, r3
 8007f5a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007f5e:	4293      	cmp	r3, r2
 8007f60:	d901      	bls.n	8007f66 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8007f62:	2303      	movs	r3, #3
 8007f64:	e04f      	b.n	8008006 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007f66:	4b2b      	ldr	r3, [pc, #172]	@ (8008014 <HAL_RCC_ClockConfig+0x1bc>)
 8007f68:	689b      	ldr	r3, [r3, #8]
 8007f6a:	f003 020c 	and.w	r2, r3, #12
 8007f6e:	687b      	ldr	r3, [r7, #4]
 8007f70:	685b      	ldr	r3, [r3, #4]
 8007f72:	009b      	lsls	r3, r3, #2
 8007f74:	429a      	cmp	r2, r3
 8007f76:	d1eb      	bne.n	8007f50 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8007f78:	4b25      	ldr	r3, [pc, #148]	@ (8008010 <HAL_RCC_ClockConfig+0x1b8>)
 8007f7a:	681b      	ldr	r3, [r3, #0]
 8007f7c:	f003 0307 	and.w	r3, r3, #7
 8007f80:	683a      	ldr	r2, [r7, #0]
 8007f82:	429a      	cmp	r2, r3
 8007f84:	d20c      	bcs.n	8007fa0 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007f86:	4b22      	ldr	r3, [pc, #136]	@ (8008010 <HAL_RCC_ClockConfig+0x1b8>)
 8007f88:	683a      	ldr	r2, [r7, #0]
 8007f8a:	b2d2      	uxtb	r2, r2
 8007f8c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8007f8e:	4b20      	ldr	r3, [pc, #128]	@ (8008010 <HAL_RCC_ClockConfig+0x1b8>)
 8007f90:	681b      	ldr	r3, [r3, #0]
 8007f92:	f003 0307 	and.w	r3, r3, #7
 8007f96:	683a      	ldr	r2, [r7, #0]
 8007f98:	429a      	cmp	r2, r3
 8007f9a:	d001      	beq.n	8007fa0 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8007f9c:	2301      	movs	r3, #1
 8007f9e:	e032      	b.n	8008006 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007fa0:	687b      	ldr	r3, [r7, #4]
 8007fa2:	681b      	ldr	r3, [r3, #0]
 8007fa4:	f003 0304 	and.w	r3, r3, #4
 8007fa8:	2b00      	cmp	r3, #0
 8007faa:	d008      	beq.n	8007fbe <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8007fac:	4b19      	ldr	r3, [pc, #100]	@ (8008014 <HAL_RCC_ClockConfig+0x1bc>)
 8007fae:	689b      	ldr	r3, [r3, #8]
 8007fb0:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8007fb4:	687b      	ldr	r3, [r7, #4]
 8007fb6:	68db      	ldr	r3, [r3, #12]
 8007fb8:	4916      	ldr	r1, [pc, #88]	@ (8008014 <HAL_RCC_ClockConfig+0x1bc>)
 8007fba:	4313      	orrs	r3, r2
 8007fbc:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007fbe:	687b      	ldr	r3, [r7, #4]
 8007fc0:	681b      	ldr	r3, [r3, #0]
 8007fc2:	f003 0308 	and.w	r3, r3, #8
 8007fc6:	2b00      	cmp	r3, #0
 8007fc8:	d009      	beq.n	8007fde <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8007fca:	4b12      	ldr	r3, [pc, #72]	@ (8008014 <HAL_RCC_ClockConfig+0x1bc>)
 8007fcc:	689b      	ldr	r3, [r3, #8]
 8007fce:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8007fd2:	687b      	ldr	r3, [r7, #4]
 8007fd4:	691b      	ldr	r3, [r3, #16]
 8007fd6:	00db      	lsls	r3, r3, #3
 8007fd8:	490e      	ldr	r1, [pc, #56]	@ (8008014 <HAL_RCC_ClockConfig+0x1bc>)
 8007fda:	4313      	orrs	r3, r2
 8007fdc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8007fde:	f000 f82d 	bl	800803c <HAL_RCC_GetSysClockFreq>
 8007fe2:	4602      	mov	r2, r0
 8007fe4:	4b0b      	ldr	r3, [pc, #44]	@ (8008014 <HAL_RCC_ClockConfig+0x1bc>)
 8007fe6:	689b      	ldr	r3, [r3, #8]
 8007fe8:	091b      	lsrs	r3, r3, #4
 8007fea:	f003 030f 	and.w	r3, r3, #15
 8007fee:	490a      	ldr	r1, [pc, #40]	@ (8008018 <HAL_RCC_ClockConfig+0x1c0>)
 8007ff0:	5ccb      	ldrb	r3, [r1, r3]
 8007ff2:	fa22 f303 	lsr.w	r3, r2, r3
 8007ff6:	4a09      	ldr	r2, [pc, #36]	@ (800801c <HAL_RCC_ClockConfig+0x1c4>)
 8007ff8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8007ffa:	4b09      	ldr	r3, [pc, #36]	@ (8008020 <HAL_RCC_ClockConfig+0x1c8>)
 8007ffc:	681b      	ldr	r3, [r3, #0]
 8007ffe:	4618      	mov	r0, r3
 8008000:	f7fc fed0 	bl	8004da4 <HAL_InitTick>

  return HAL_OK;
 8008004:	2300      	movs	r3, #0
}
 8008006:	4618      	mov	r0, r3
 8008008:	3710      	adds	r7, #16
 800800a:	46bd      	mov	sp, r7
 800800c:	bd80      	pop	{r7, pc}
 800800e:	bf00      	nop
 8008010:	40023c00 	.word	0x40023c00
 8008014:	40023800 	.word	0x40023800
 8008018:	0800e6c8 	.word	0x0800e6c8
 800801c:	200000e8 	.word	0x200000e8
 8008020:	200000ec 	.word	0x200000ec

08008024 <HAL_RCC_EnableCSS>:
  *         allowing the MCU to perform rescue operations. The CSSI is linked to
  *         the Cortex-M4 NMI (Non-Maskable Interrupt) exception vector.
  * @retval None
  */
void HAL_RCC_EnableCSS(void)
{
 8008024:	b480      	push	{r7}
 8008026:	af00      	add	r7, sp, #0
  *(__IO uint32_t *) RCC_CR_CSSON_BB = (uint32_t)ENABLE;
 8008028:	4b03      	ldr	r3, [pc, #12]	@ (8008038 <HAL_RCC_EnableCSS+0x14>)
 800802a:	2201      	movs	r2, #1
 800802c:	601a      	str	r2, [r3, #0]
}
 800802e:	bf00      	nop
 8008030:	46bd      	mov	sp, r7
 8008032:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008036:	4770      	bx	lr
 8008038:	4247004c 	.word	0x4247004c

0800803c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800803c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008040:	b090      	sub	sp, #64	@ 0x40
 8008042:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8008044:	2300      	movs	r3, #0
 8008046:	637b      	str	r3, [r7, #52]	@ 0x34
 8008048:	2300      	movs	r3, #0
 800804a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800804c:	2300      	movs	r3, #0
 800804e:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8008050:	2300      	movs	r3, #0
 8008052:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8008054:	4b59      	ldr	r3, [pc, #356]	@ (80081bc <HAL_RCC_GetSysClockFreq+0x180>)
 8008056:	689b      	ldr	r3, [r3, #8]
 8008058:	f003 030c 	and.w	r3, r3, #12
 800805c:	2b08      	cmp	r3, #8
 800805e:	d00d      	beq.n	800807c <HAL_RCC_GetSysClockFreq+0x40>
 8008060:	2b08      	cmp	r3, #8
 8008062:	f200 80a1 	bhi.w	80081a8 <HAL_RCC_GetSysClockFreq+0x16c>
 8008066:	2b00      	cmp	r3, #0
 8008068:	d002      	beq.n	8008070 <HAL_RCC_GetSysClockFreq+0x34>
 800806a:	2b04      	cmp	r3, #4
 800806c:	d003      	beq.n	8008076 <HAL_RCC_GetSysClockFreq+0x3a>
 800806e:	e09b      	b.n	80081a8 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8008070:	4b53      	ldr	r3, [pc, #332]	@ (80081c0 <HAL_RCC_GetSysClockFreq+0x184>)
 8008072:	63bb      	str	r3, [r7, #56]	@ 0x38
       break;
 8008074:	e09b      	b.n	80081ae <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8008076:	4b53      	ldr	r3, [pc, #332]	@ (80081c4 <HAL_RCC_GetSysClockFreq+0x188>)
 8008078:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800807a:	e098      	b.n	80081ae <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800807c:	4b4f      	ldr	r3, [pc, #316]	@ (80081bc <HAL_RCC_GetSysClockFreq+0x180>)
 800807e:	685b      	ldr	r3, [r3, #4]
 8008080:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8008084:	637b      	str	r3, [r7, #52]	@ 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8008086:	4b4d      	ldr	r3, [pc, #308]	@ (80081bc <HAL_RCC_GetSysClockFreq+0x180>)
 8008088:	685b      	ldr	r3, [r3, #4]
 800808a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800808e:	2b00      	cmp	r3, #0
 8008090:	d028      	beq.n	80080e4 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8008092:	4b4a      	ldr	r3, [pc, #296]	@ (80081bc <HAL_RCC_GetSysClockFreq+0x180>)
 8008094:	685b      	ldr	r3, [r3, #4]
 8008096:	099b      	lsrs	r3, r3, #6
 8008098:	2200      	movs	r2, #0
 800809a:	623b      	str	r3, [r7, #32]
 800809c:	627a      	str	r2, [r7, #36]	@ 0x24
 800809e:	6a3b      	ldr	r3, [r7, #32]
 80080a0:	f3c3 0008 	ubfx	r0, r3, #0, #9
 80080a4:	2100      	movs	r1, #0
 80080a6:	4b47      	ldr	r3, [pc, #284]	@ (80081c4 <HAL_RCC_GetSysClockFreq+0x188>)
 80080a8:	fb03 f201 	mul.w	r2, r3, r1
 80080ac:	2300      	movs	r3, #0
 80080ae:	fb00 f303 	mul.w	r3, r0, r3
 80080b2:	4413      	add	r3, r2
 80080b4:	4a43      	ldr	r2, [pc, #268]	@ (80081c4 <HAL_RCC_GetSysClockFreq+0x188>)
 80080b6:	fba0 1202 	umull	r1, r2, r0, r2
 80080ba:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80080bc:	460a      	mov	r2, r1
 80080be:	62ba      	str	r2, [r7, #40]	@ 0x28
 80080c0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80080c2:	4413      	add	r3, r2
 80080c4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80080c6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80080c8:	2200      	movs	r2, #0
 80080ca:	61bb      	str	r3, [r7, #24]
 80080cc:	61fa      	str	r2, [r7, #28]
 80080ce:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80080d2:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 80080d6:	f7f8 f8d3 	bl	8000280 <__aeabi_uldivmod>
 80080da:	4602      	mov	r2, r0
 80080dc:	460b      	mov	r3, r1
 80080de:	4613      	mov	r3, r2
 80080e0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80080e2:	e053      	b.n	800818c <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80080e4:	4b35      	ldr	r3, [pc, #212]	@ (80081bc <HAL_RCC_GetSysClockFreq+0x180>)
 80080e6:	685b      	ldr	r3, [r3, #4]
 80080e8:	099b      	lsrs	r3, r3, #6
 80080ea:	2200      	movs	r2, #0
 80080ec:	613b      	str	r3, [r7, #16]
 80080ee:	617a      	str	r2, [r7, #20]
 80080f0:	693b      	ldr	r3, [r7, #16]
 80080f2:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 80080f6:	f04f 0b00 	mov.w	fp, #0
 80080fa:	4652      	mov	r2, sl
 80080fc:	465b      	mov	r3, fp
 80080fe:	f04f 0000 	mov.w	r0, #0
 8008102:	f04f 0100 	mov.w	r1, #0
 8008106:	0159      	lsls	r1, r3, #5
 8008108:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800810c:	0150      	lsls	r0, r2, #5
 800810e:	4602      	mov	r2, r0
 8008110:	460b      	mov	r3, r1
 8008112:	ebb2 080a 	subs.w	r8, r2, sl
 8008116:	eb63 090b 	sbc.w	r9, r3, fp
 800811a:	f04f 0200 	mov.w	r2, #0
 800811e:	f04f 0300 	mov.w	r3, #0
 8008122:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8008126:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 800812a:	ea4f 1288 	mov.w	r2, r8, lsl #6
 800812e:	ebb2 0408 	subs.w	r4, r2, r8
 8008132:	eb63 0509 	sbc.w	r5, r3, r9
 8008136:	f04f 0200 	mov.w	r2, #0
 800813a:	f04f 0300 	mov.w	r3, #0
 800813e:	00eb      	lsls	r3, r5, #3
 8008140:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8008144:	00e2      	lsls	r2, r4, #3
 8008146:	4614      	mov	r4, r2
 8008148:	461d      	mov	r5, r3
 800814a:	eb14 030a 	adds.w	r3, r4, sl
 800814e:	603b      	str	r3, [r7, #0]
 8008150:	eb45 030b 	adc.w	r3, r5, fp
 8008154:	607b      	str	r3, [r7, #4]
 8008156:	f04f 0200 	mov.w	r2, #0
 800815a:	f04f 0300 	mov.w	r3, #0
 800815e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8008162:	4629      	mov	r1, r5
 8008164:	028b      	lsls	r3, r1, #10
 8008166:	4621      	mov	r1, r4
 8008168:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800816c:	4621      	mov	r1, r4
 800816e:	028a      	lsls	r2, r1, #10
 8008170:	4610      	mov	r0, r2
 8008172:	4619      	mov	r1, r3
 8008174:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008176:	2200      	movs	r2, #0
 8008178:	60bb      	str	r3, [r7, #8]
 800817a:	60fa      	str	r2, [r7, #12]
 800817c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8008180:	f7f8 f87e 	bl	8000280 <__aeabi_uldivmod>
 8008184:	4602      	mov	r2, r0
 8008186:	460b      	mov	r3, r1
 8008188:	4613      	mov	r3, r2
 800818a:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800818c:	4b0b      	ldr	r3, [pc, #44]	@ (80081bc <HAL_RCC_GetSysClockFreq+0x180>)
 800818e:	685b      	ldr	r3, [r3, #4]
 8008190:	0c1b      	lsrs	r3, r3, #16
 8008192:	f003 0303 	and.w	r3, r3, #3
 8008196:	3301      	adds	r3, #1
 8008198:	005b      	lsls	r3, r3, #1
 800819a:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco/pllp;
 800819c:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800819e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80081a0:	fbb2 f3f3 	udiv	r3, r2, r3
 80081a4:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80081a6:	e002      	b.n	80081ae <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80081a8:	4b05      	ldr	r3, [pc, #20]	@ (80081c0 <HAL_RCC_GetSysClockFreq+0x184>)
 80081aa:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80081ac:	bf00      	nop
    }
  }
  return sysclockfreq;
 80081ae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 80081b0:	4618      	mov	r0, r3
 80081b2:	3740      	adds	r7, #64	@ 0x40
 80081b4:	46bd      	mov	sp, r7
 80081b6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80081ba:	bf00      	nop
 80081bc:	40023800 	.word	0x40023800
 80081c0:	00f42400 	.word	0x00f42400
 80081c4:	00b71b00 	.word	0x00b71b00

080081c8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80081c8:	b480      	push	{r7}
 80081ca:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80081cc:	4b03      	ldr	r3, [pc, #12]	@ (80081dc <HAL_RCC_GetHCLKFreq+0x14>)
 80081ce:	681b      	ldr	r3, [r3, #0]
}
 80081d0:	4618      	mov	r0, r3
 80081d2:	46bd      	mov	sp, r7
 80081d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081d8:	4770      	bx	lr
 80081da:	bf00      	nop
 80081dc:	200000e8 	.word	0x200000e8

080081e0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80081e0:	b580      	push	{r7, lr}
 80081e2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80081e4:	f7ff fff0 	bl	80081c8 <HAL_RCC_GetHCLKFreq>
 80081e8:	4602      	mov	r2, r0
 80081ea:	4b05      	ldr	r3, [pc, #20]	@ (8008200 <HAL_RCC_GetPCLK1Freq+0x20>)
 80081ec:	689b      	ldr	r3, [r3, #8]
 80081ee:	0a9b      	lsrs	r3, r3, #10
 80081f0:	f003 0307 	and.w	r3, r3, #7
 80081f4:	4903      	ldr	r1, [pc, #12]	@ (8008204 <HAL_RCC_GetPCLK1Freq+0x24>)
 80081f6:	5ccb      	ldrb	r3, [r1, r3]
 80081f8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80081fc:	4618      	mov	r0, r3
 80081fe:	bd80      	pop	{r7, pc}
 8008200:	40023800 	.word	0x40023800
 8008204:	0800e6d8 	.word	0x0800e6d8

08008208 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8008208:	b580      	push	{r7, lr}
 800820a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 800820c:	f7ff ffdc 	bl	80081c8 <HAL_RCC_GetHCLKFreq>
 8008210:	4602      	mov	r2, r0
 8008212:	4b05      	ldr	r3, [pc, #20]	@ (8008228 <HAL_RCC_GetPCLK2Freq+0x20>)
 8008214:	689b      	ldr	r3, [r3, #8]
 8008216:	0b5b      	lsrs	r3, r3, #13
 8008218:	f003 0307 	and.w	r3, r3, #7
 800821c:	4903      	ldr	r1, [pc, #12]	@ (800822c <HAL_RCC_GetPCLK2Freq+0x24>)
 800821e:	5ccb      	ldrb	r3, [r1, r3]
 8008220:	fa22 f303 	lsr.w	r3, r2, r3
}
 8008224:	4618      	mov	r0, r3
 8008226:	bd80      	pop	{r7, pc}
 8008228:	40023800 	.word	0x40023800
 800822c:	0800e6d8 	.word	0x0800e6d8

08008230 <HAL_RCC_NMI_IRQHandler>:
  * @brief This function handles the RCC CSS interrupt request.
  * @note This API should be called under the NMI_Handler().
  * @retval None
  */
void HAL_RCC_NMI_IRQHandler(void)
{
 8008230:	b580      	push	{r7, lr}
 8008232:	af00      	add	r7, sp, #0
  /* Check RCC CSSF flag  */
  if(__HAL_RCC_GET_IT(RCC_IT_CSS))
 8008234:	4b06      	ldr	r3, [pc, #24]	@ (8008250 <HAL_RCC_NMI_IRQHandler+0x20>)
 8008236:	68db      	ldr	r3, [r3, #12]
 8008238:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800823c:	2b80      	cmp	r3, #128	@ 0x80
 800823e:	d104      	bne.n	800824a <HAL_RCC_NMI_IRQHandler+0x1a>
  {
    /* RCC Clock Security System interrupt user callback */
    HAL_RCC_CSSCallback();
 8008240:	f000 f80a 	bl	8008258 <HAL_RCC_CSSCallback>

    /* Clear RCC CSS pending bit */
    __HAL_RCC_CLEAR_IT(RCC_IT_CSS);
 8008244:	4b03      	ldr	r3, [pc, #12]	@ (8008254 <HAL_RCC_NMI_IRQHandler+0x24>)
 8008246:	2280      	movs	r2, #128	@ 0x80
 8008248:	701a      	strb	r2, [r3, #0]
  }
}
 800824a:	bf00      	nop
 800824c:	bd80      	pop	{r7, pc}
 800824e:	bf00      	nop
 8008250:	40023800 	.word	0x40023800
 8008254:	4002380e 	.word	0x4002380e

08008258 <HAL_RCC_CSSCallback>:
/**
  * @brief  RCC Clock Security System interrupt callback
  * @retval None
  */
__weak void HAL_RCC_CSSCallback(void)
{
 8008258:	b480      	push	{r7}
 800825a:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_RCC_CSSCallback could be implemented in the user file
   */
}
 800825c:	bf00      	nop
 800825e:	46bd      	mov	sp, r7
 8008260:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008264:	4770      	bx	lr

08008266 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8008266:	b580      	push	{r7, lr}
 8008268:	b082      	sub	sp, #8
 800826a:	af00      	add	r7, sp, #0
 800826c:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800826e:	687b      	ldr	r3, [r7, #4]
 8008270:	2b00      	cmp	r3, #0
 8008272:	d101      	bne.n	8008278 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8008274:	2301      	movs	r3, #1
 8008276:	e07b      	b.n	8008370 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8008278:	687b      	ldr	r3, [r7, #4]
 800827a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800827c:	2b00      	cmp	r3, #0
 800827e:	d108      	bne.n	8008292 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8008280:	687b      	ldr	r3, [r7, #4]
 8008282:	685b      	ldr	r3, [r3, #4]
 8008284:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8008288:	d009      	beq.n	800829e <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800828a:	687b      	ldr	r3, [r7, #4]
 800828c:	2200      	movs	r2, #0
 800828e:	61da      	str	r2, [r3, #28]
 8008290:	e005      	b.n	800829e <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8008292:	687b      	ldr	r3, [r7, #4]
 8008294:	2200      	movs	r2, #0
 8008296:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8008298:	687b      	ldr	r3, [r7, #4]
 800829a:	2200      	movs	r2, #0
 800829c:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800829e:	687b      	ldr	r3, [r7, #4]
 80082a0:	2200      	movs	r2, #0
 80082a2:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80082a4:	687b      	ldr	r3, [r7, #4]
 80082a6:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80082aa:	b2db      	uxtb	r3, r3
 80082ac:	2b00      	cmp	r3, #0
 80082ae:	d106      	bne.n	80082be <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80082b0:	687b      	ldr	r3, [r7, #4]
 80082b2:	2200      	movs	r2, #0
 80082b4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80082b8:	6878      	ldr	r0, [r7, #4]
 80082ba:	f7fb ff2d 	bl	8004118 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80082be:	687b      	ldr	r3, [r7, #4]
 80082c0:	2202      	movs	r2, #2
 80082c2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80082c6:	687b      	ldr	r3, [r7, #4]
 80082c8:	681b      	ldr	r3, [r3, #0]
 80082ca:	681a      	ldr	r2, [r3, #0]
 80082cc:	687b      	ldr	r3, [r7, #4]
 80082ce:	681b      	ldr	r3, [r3, #0]
 80082d0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80082d4:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80082d6:	687b      	ldr	r3, [r7, #4]
 80082d8:	685b      	ldr	r3, [r3, #4]
 80082da:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 80082de:	687b      	ldr	r3, [r7, #4]
 80082e0:	689b      	ldr	r3, [r3, #8]
 80082e2:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 80082e6:	431a      	orrs	r2, r3
 80082e8:	687b      	ldr	r3, [r7, #4]
 80082ea:	68db      	ldr	r3, [r3, #12]
 80082ec:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80082f0:	431a      	orrs	r2, r3
 80082f2:	687b      	ldr	r3, [r7, #4]
 80082f4:	691b      	ldr	r3, [r3, #16]
 80082f6:	f003 0302 	and.w	r3, r3, #2
 80082fa:	431a      	orrs	r2, r3
 80082fc:	687b      	ldr	r3, [r7, #4]
 80082fe:	695b      	ldr	r3, [r3, #20]
 8008300:	f003 0301 	and.w	r3, r3, #1
 8008304:	431a      	orrs	r2, r3
 8008306:	687b      	ldr	r3, [r7, #4]
 8008308:	699b      	ldr	r3, [r3, #24]
 800830a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800830e:	431a      	orrs	r2, r3
 8008310:	687b      	ldr	r3, [r7, #4]
 8008312:	69db      	ldr	r3, [r3, #28]
 8008314:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8008318:	431a      	orrs	r2, r3
 800831a:	687b      	ldr	r3, [r7, #4]
 800831c:	6a1b      	ldr	r3, [r3, #32]
 800831e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008322:	ea42 0103 	orr.w	r1, r2, r3
 8008326:	687b      	ldr	r3, [r7, #4]
 8008328:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800832a:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 800832e:	687b      	ldr	r3, [r7, #4]
 8008330:	681b      	ldr	r3, [r3, #0]
 8008332:	430a      	orrs	r2, r1
 8008334:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8008336:	687b      	ldr	r3, [r7, #4]
 8008338:	699b      	ldr	r3, [r3, #24]
 800833a:	0c1b      	lsrs	r3, r3, #16
 800833c:	f003 0104 	and.w	r1, r3, #4
 8008340:	687b      	ldr	r3, [r7, #4]
 8008342:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008344:	f003 0210 	and.w	r2, r3, #16
 8008348:	687b      	ldr	r3, [r7, #4]
 800834a:	681b      	ldr	r3, [r3, #0]
 800834c:	430a      	orrs	r2, r1
 800834e:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8008350:	687b      	ldr	r3, [r7, #4]
 8008352:	681b      	ldr	r3, [r3, #0]
 8008354:	69da      	ldr	r2, [r3, #28]
 8008356:	687b      	ldr	r3, [r7, #4]
 8008358:	681b      	ldr	r3, [r3, #0]
 800835a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800835e:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8008360:	687b      	ldr	r3, [r7, #4]
 8008362:	2200      	movs	r2, #0
 8008364:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8008366:	687b      	ldr	r3, [r7, #4]
 8008368:	2201      	movs	r2, #1
 800836a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 800836e:	2300      	movs	r3, #0
}
 8008370:	4618      	mov	r0, r3
 8008372:	3708      	adds	r7, #8
 8008374:	46bd      	mov	sp, r7
 8008376:	bd80      	pop	{r7, pc}

08008378 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8008378:	b580      	push	{r7, lr}
 800837a:	b08c      	sub	sp, #48	@ 0x30
 800837c:	af00      	add	r7, sp, #0
 800837e:	60f8      	str	r0, [r7, #12]
 8008380:	60b9      	str	r1, [r7, #8]
 8008382:	607a      	str	r2, [r7, #4]
 8008384:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8008386:	2301      	movs	r3, #1
 8008388:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 800838a:	2300      	movs	r3, #0
 800838c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8008390:	68fb      	ldr	r3, [r7, #12]
 8008392:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8008396:	2b01      	cmp	r3, #1
 8008398:	d101      	bne.n	800839e <HAL_SPI_TransmitReceive+0x26>
 800839a:	2302      	movs	r3, #2
 800839c:	e198      	b.n	80086d0 <HAL_SPI_TransmitReceive+0x358>
 800839e:	68fb      	ldr	r3, [r7, #12]
 80083a0:	2201      	movs	r2, #1
 80083a2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80083a6:	f7fc fd41 	bl	8004e2c <HAL_GetTick>
 80083aa:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80083ac:	68fb      	ldr	r3, [r7, #12]
 80083ae:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80083b2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
  tmp_mode            = hspi->Init.Mode;
 80083b6:	68fb      	ldr	r3, [r7, #12]
 80083b8:	685b      	ldr	r3, [r3, #4]
 80083ba:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 80083bc:	887b      	ldrh	r3, [r7, #2]
 80083be:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80083c0:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80083c4:	2b01      	cmp	r3, #1
 80083c6:	d00f      	beq.n	80083e8 <HAL_SPI_TransmitReceive+0x70>
 80083c8:	69fb      	ldr	r3, [r7, #28]
 80083ca:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80083ce:	d107      	bne.n	80083e0 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 80083d0:	68fb      	ldr	r3, [r7, #12]
 80083d2:	689b      	ldr	r3, [r3, #8]
 80083d4:	2b00      	cmp	r3, #0
 80083d6:	d103      	bne.n	80083e0 <HAL_SPI_TransmitReceive+0x68>
 80083d8:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80083dc:	2b04      	cmp	r3, #4
 80083de:	d003      	beq.n	80083e8 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 80083e0:	2302      	movs	r3, #2
 80083e2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
    goto error;
 80083e6:	e16d      	b.n	80086c4 <HAL_SPI_TransmitReceive+0x34c>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80083e8:	68bb      	ldr	r3, [r7, #8]
 80083ea:	2b00      	cmp	r3, #0
 80083ec:	d005      	beq.n	80083fa <HAL_SPI_TransmitReceive+0x82>
 80083ee:	687b      	ldr	r3, [r7, #4]
 80083f0:	2b00      	cmp	r3, #0
 80083f2:	d002      	beq.n	80083fa <HAL_SPI_TransmitReceive+0x82>
 80083f4:	887b      	ldrh	r3, [r7, #2]
 80083f6:	2b00      	cmp	r3, #0
 80083f8:	d103      	bne.n	8008402 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 80083fa:	2301      	movs	r3, #1
 80083fc:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
    goto error;
 8008400:	e160      	b.n	80086c4 <HAL_SPI_TransmitReceive+0x34c>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8008402:	68fb      	ldr	r3, [r7, #12]
 8008404:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8008408:	b2db      	uxtb	r3, r3
 800840a:	2b04      	cmp	r3, #4
 800840c:	d003      	beq.n	8008416 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800840e:	68fb      	ldr	r3, [r7, #12]
 8008410:	2205      	movs	r2, #5
 8008412:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8008416:	68fb      	ldr	r3, [r7, #12]
 8008418:	2200      	movs	r2, #0
 800841a:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800841c:	68fb      	ldr	r3, [r7, #12]
 800841e:	687a      	ldr	r2, [r7, #4]
 8008420:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 8008422:	68fb      	ldr	r3, [r7, #12]
 8008424:	887a      	ldrh	r2, [r7, #2]
 8008426:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 8008428:	68fb      	ldr	r3, [r7, #12]
 800842a:	887a      	ldrh	r2, [r7, #2]
 800842c:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800842e:	68fb      	ldr	r3, [r7, #12]
 8008430:	68ba      	ldr	r2, [r7, #8]
 8008432:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 8008434:	68fb      	ldr	r3, [r7, #12]
 8008436:	887a      	ldrh	r2, [r7, #2]
 8008438:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 800843a:	68fb      	ldr	r3, [r7, #12]
 800843c:	887a      	ldrh	r2, [r7, #2]
 800843e:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8008440:	68fb      	ldr	r3, [r7, #12]
 8008442:	2200      	movs	r2, #0
 8008444:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8008446:	68fb      	ldr	r3, [r7, #12]
 8008448:	2200      	movs	r2, #0
 800844a:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800844c:	68fb      	ldr	r3, [r7, #12]
 800844e:	681b      	ldr	r3, [r3, #0]
 8008450:	681b      	ldr	r3, [r3, #0]
 8008452:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008456:	2b40      	cmp	r3, #64	@ 0x40
 8008458:	d007      	beq.n	800846a <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800845a:	68fb      	ldr	r3, [r7, #12]
 800845c:	681b      	ldr	r3, [r3, #0]
 800845e:	681a      	ldr	r2, [r3, #0]
 8008460:	68fb      	ldr	r3, [r7, #12]
 8008462:	681b      	ldr	r3, [r3, #0]
 8008464:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8008468:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800846a:	68fb      	ldr	r3, [r7, #12]
 800846c:	68db      	ldr	r3, [r3, #12]
 800846e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008472:	d17c      	bne.n	800856e <HAL_SPI_TransmitReceive+0x1f6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8008474:	68fb      	ldr	r3, [r7, #12]
 8008476:	685b      	ldr	r3, [r3, #4]
 8008478:	2b00      	cmp	r3, #0
 800847a:	d002      	beq.n	8008482 <HAL_SPI_TransmitReceive+0x10a>
 800847c:	8b7b      	ldrh	r3, [r7, #26]
 800847e:	2b01      	cmp	r3, #1
 8008480:	d16a      	bne.n	8008558 <HAL_SPI_TransmitReceive+0x1e0>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8008482:	68fb      	ldr	r3, [r7, #12]
 8008484:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008486:	881a      	ldrh	r2, [r3, #0]
 8008488:	68fb      	ldr	r3, [r7, #12]
 800848a:	681b      	ldr	r3, [r3, #0]
 800848c:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800848e:	68fb      	ldr	r3, [r7, #12]
 8008490:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008492:	1c9a      	adds	r2, r3, #2
 8008494:	68fb      	ldr	r3, [r7, #12]
 8008496:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8008498:	68fb      	ldr	r3, [r7, #12]
 800849a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800849c:	b29b      	uxth	r3, r3
 800849e:	3b01      	subs	r3, #1
 80084a0:	b29a      	uxth	r2, r3
 80084a2:	68fb      	ldr	r3, [r7, #12]
 80084a4:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80084a6:	e057      	b.n	8008558 <HAL_SPI_TransmitReceive+0x1e0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80084a8:	68fb      	ldr	r3, [r7, #12]
 80084aa:	681b      	ldr	r3, [r3, #0]
 80084ac:	689b      	ldr	r3, [r3, #8]
 80084ae:	f003 0302 	and.w	r3, r3, #2
 80084b2:	2b02      	cmp	r3, #2
 80084b4:	d11b      	bne.n	80084ee <HAL_SPI_TransmitReceive+0x176>
 80084b6:	68fb      	ldr	r3, [r7, #12]
 80084b8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80084ba:	b29b      	uxth	r3, r3
 80084bc:	2b00      	cmp	r3, #0
 80084be:	d016      	beq.n	80084ee <HAL_SPI_TransmitReceive+0x176>
 80084c0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80084c2:	2b01      	cmp	r3, #1
 80084c4:	d113      	bne.n	80084ee <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80084c6:	68fb      	ldr	r3, [r7, #12]
 80084c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80084ca:	881a      	ldrh	r2, [r3, #0]
 80084cc:	68fb      	ldr	r3, [r7, #12]
 80084ce:	681b      	ldr	r3, [r3, #0]
 80084d0:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80084d2:	68fb      	ldr	r3, [r7, #12]
 80084d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80084d6:	1c9a      	adds	r2, r3, #2
 80084d8:	68fb      	ldr	r3, [r7, #12]
 80084da:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80084dc:	68fb      	ldr	r3, [r7, #12]
 80084de:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80084e0:	b29b      	uxth	r3, r3
 80084e2:	3b01      	subs	r3, #1
 80084e4:	b29a      	uxth	r2, r3
 80084e6:	68fb      	ldr	r3, [r7, #12]
 80084e8:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80084ea:	2300      	movs	r3, #0
 80084ec:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80084ee:	68fb      	ldr	r3, [r7, #12]
 80084f0:	681b      	ldr	r3, [r3, #0]
 80084f2:	689b      	ldr	r3, [r3, #8]
 80084f4:	f003 0301 	and.w	r3, r3, #1
 80084f8:	2b01      	cmp	r3, #1
 80084fa:	d119      	bne.n	8008530 <HAL_SPI_TransmitReceive+0x1b8>
 80084fc:	68fb      	ldr	r3, [r7, #12]
 80084fe:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008500:	b29b      	uxth	r3, r3
 8008502:	2b00      	cmp	r3, #0
 8008504:	d014      	beq.n	8008530 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8008506:	68fb      	ldr	r3, [r7, #12]
 8008508:	681b      	ldr	r3, [r3, #0]
 800850a:	68da      	ldr	r2, [r3, #12]
 800850c:	68fb      	ldr	r3, [r7, #12]
 800850e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008510:	b292      	uxth	r2, r2
 8008512:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8008514:	68fb      	ldr	r3, [r7, #12]
 8008516:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008518:	1c9a      	adds	r2, r3, #2
 800851a:	68fb      	ldr	r3, [r7, #12]
 800851c:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 800851e:	68fb      	ldr	r3, [r7, #12]
 8008520:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008522:	b29b      	uxth	r3, r3
 8008524:	3b01      	subs	r3, #1
 8008526:	b29a      	uxth	r2, r3
 8008528:	68fb      	ldr	r3, [r7, #12]
 800852a:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800852c:	2301      	movs	r3, #1
 800852e:	62fb      	str	r3, [r7, #44]	@ 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8008530:	f7fc fc7c 	bl	8004e2c <HAL_GetTick>
 8008534:	4602      	mov	r2, r0
 8008536:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008538:	1ad3      	subs	r3, r2, r3
 800853a:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800853c:	429a      	cmp	r2, r3
 800853e:	d80b      	bhi.n	8008558 <HAL_SPI_TransmitReceive+0x1e0>
 8008540:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008542:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8008546:	d007      	beq.n	8008558 <HAL_SPI_TransmitReceive+0x1e0>
      {
        errorcode = HAL_TIMEOUT;
 8008548:	2303      	movs	r3, #3
 800854a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
        hspi->State = HAL_SPI_STATE_READY;
 800854e:	68fb      	ldr	r3, [r7, #12]
 8008550:	2201      	movs	r2, #1
 8008552:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        goto error;
 8008556:	e0b5      	b.n	80086c4 <HAL_SPI_TransmitReceive+0x34c>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8008558:	68fb      	ldr	r3, [r7, #12]
 800855a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800855c:	b29b      	uxth	r3, r3
 800855e:	2b00      	cmp	r3, #0
 8008560:	d1a2      	bne.n	80084a8 <HAL_SPI_TransmitReceive+0x130>
 8008562:	68fb      	ldr	r3, [r7, #12]
 8008564:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008566:	b29b      	uxth	r3, r3
 8008568:	2b00      	cmp	r3, #0
 800856a:	d19d      	bne.n	80084a8 <HAL_SPI_TransmitReceive+0x130>
 800856c:	e080      	b.n	8008670 <HAL_SPI_TransmitReceive+0x2f8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800856e:	68fb      	ldr	r3, [r7, #12]
 8008570:	685b      	ldr	r3, [r3, #4]
 8008572:	2b00      	cmp	r3, #0
 8008574:	d002      	beq.n	800857c <HAL_SPI_TransmitReceive+0x204>
 8008576:	8b7b      	ldrh	r3, [r7, #26]
 8008578:	2b01      	cmp	r3, #1
 800857a:	d16f      	bne.n	800865c <HAL_SPI_TransmitReceive+0x2e4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800857c:	68fb      	ldr	r3, [r7, #12]
 800857e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8008580:	68fb      	ldr	r3, [r7, #12]
 8008582:	681b      	ldr	r3, [r3, #0]
 8008584:	330c      	adds	r3, #12
 8008586:	7812      	ldrb	r2, [r2, #0]
 8008588:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800858a:	68fb      	ldr	r3, [r7, #12]
 800858c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800858e:	1c5a      	adds	r2, r3, #1
 8008590:	68fb      	ldr	r3, [r7, #12]
 8008592:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8008594:	68fb      	ldr	r3, [r7, #12]
 8008596:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8008598:	b29b      	uxth	r3, r3
 800859a:	3b01      	subs	r3, #1
 800859c:	b29a      	uxth	r2, r3
 800859e:	68fb      	ldr	r3, [r7, #12]
 80085a0:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80085a2:	e05b      	b.n	800865c <HAL_SPI_TransmitReceive+0x2e4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80085a4:	68fb      	ldr	r3, [r7, #12]
 80085a6:	681b      	ldr	r3, [r3, #0]
 80085a8:	689b      	ldr	r3, [r3, #8]
 80085aa:	f003 0302 	and.w	r3, r3, #2
 80085ae:	2b02      	cmp	r3, #2
 80085b0:	d11c      	bne.n	80085ec <HAL_SPI_TransmitReceive+0x274>
 80085b2:	68fb      	ldr	r3, [r7, #12]
 80085b4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80085b6:	b29b      	uxth	r3, r3
 80085b8:	2b00      	cmp	r3, #0
 80085ba:	d017      	beq.n	80085ec <HAL_SPI_TransmitReceive+0x274>
 80085bc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80085be:	2b01      	cmp	r3, #1
 80085c0:	d114      	bne.n	80085ec <HAL_SPI_TransmitReceive+0x274>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80085c2:	68fb      	ldr	r3, [r7, #12]
 80085c4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80085c6:	68fb      	ldr	r3, [r7, #12]
 80085c8:	681b      	ldr	r3, [r3, #0]
 80085ca:	330c      	adds	r3, #12
 80085cc:	7812      	ldrb	r2, [r2, #0]
 80085ce:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80085d0:	68fb      	ldr	r3, [r7, #12]
 80085d2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80085d4:	1c5a      	adds	r2, r3, #1
 80085d6:	68fb      	ldr	r3, [r7, #12]
 80085d8:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80085da:	68fb      	ldr	r3, [r7, #12]
 80085dc:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80085de:	b29b      	uxth	r3, r3
 80085e0:	3b01      	subs	r3, #1
 80085e2:	b29a      	uxth	r2, r3
 80085e4:	68fb      	ldr	r3, [r7, #12]
 80085e6:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80085e8:	2300      	movs	r3, #0
 80085ea:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80085ec:	68fb      	ldr	r3, [r7, #12]
 80085ee:	681b      	ldr	r3, [r3, #0]
 80085f0:	689b      	ldr	r3, [r3, #8]
 80085f2:	f003 0301 	and.w	r3, r3, #1
 80085f6:	2b01      	cmp	r3, #1
 80085f8:	d119      	bne.n	800862e <HAL_SPI_TransmitReceive+0x2b6>
 80085fa:	68fb      	ldr	r3, [r7, #12]
 80085fc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80085fe:	b29b      	uxth	r3, r3
 8008600:	2b00      	cmp	r3, #0
 8008602:	d014      	beq.n	800862e <HAL_SPI_TransmitReceive+0x2b6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8008604:	68fb      	ldr	r3, [r7, #12]
 8008606:	681b      	ldr	r3, [r3, #0]
 8008608:	68da      	ldr	r2, [r3, #12]
 800860a:	68fb      	ldr	r3, [r7, #12]
 800860c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800860e:	b2d2      	uxtb	r2, r2
 8008610:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8008612:	68fb      	ldr	r3, [r7, #12]
 8008614:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008616:	1c5a      	adds	r2, r3, #1
 8008618:	68fb      	ldr	r3, [r7, #12]
 800861a:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 800861c:	68fb      	ldr	r3, [r7, #12]
 800861e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008620:	b29b      	uxth	r3, r3
 8008622:	3b01      	subs	r3, #1
 8008624:	b29a      	uxth	r2, r3
 8008626:	68fb      	ldr	r3, [r7, #12]
 8008628:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800862a:	2301      	movs	r3, #1
 800862c:	62fb      	str	r3, [r7, #44]	@ 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800862e:	f7fc fbfd 	bl	8004e2c <HAL_GetTick>
 8008632:	4602      	mov	r2, r0
 8008634:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008636:	1ad3      	subs	r3, r2, r3
 8008638:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800863a:	429a      	cmp	r2, r3
 800863c:	d803      	bhi.n	8008646 <HAL_SPI_TransmitReceive+0x2ce>
 800863e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008640:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8008644:	d102      	bne.n	800864c <HAL_SPI_TransmitReceive+0x2d4>
 8008646:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008648:	2b00      	cmp	r3, #0
 800864a:	d107      	bne.n	800865c <HAL_SPI_TransmitReceive+0x2e4>
      {
        errorcode = HAL_TIMEOUT;
 800864c:	2303      	movs	r3, #3
 800864e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
        hspi->State = HAL_SPI_STATE_READY;
 8008652:	68fb      	ldr	r3, [r7, #12]
 8008654:	2201      	movs	r2, #1
 8008656:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        goto error;
 800865a:	e033      	b.n	80086c4 <HAL_SPI_TransmitReceive+0x34c>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800865c:	68fb      	ldr	r3, [r7, #12]
 800865e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8008660:	b29b      	uxth	r3, r3
 8008662:	2b00      	cmp	r3, #0
 8008664:	d19e      	bne.n	80085a4 <HAL_SPI_TransmitReceive+0x22c>
 8008666:	68fb      	ldr	r3, [r7, #12]
 8008668:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800866a:	b29b      	uxth	r3, r3
 800866c:	2b00      	cmp	r3, #0
 800866e:	d199      	bne.n	80085a4 <HAL_SPI_TransmitReceive+0x22c>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8008670:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008672:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8008674:	68f8      	ldr	r0, [r7, #12]
 8008676:	f000 f8b7 	bl	80087e8 <SPI_EndRxTxTransaction>
 800867a:	4603      	mov	r3, r0
 800867c:	2b00      	cmp	r3, #0
 800867e:	d006      	beq.n	800868e <HAL_SPI_TransmitReceive+0x316>
  {
    errorcode = HAL_ERROR;
 8008680:	2301      	movs	r3, #1
 8008682:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8008686:	68fb      	ldr	r3, [r7, #12]
 8008688:	2220      	movs	r2, #32
 800868a:	655a      	str	r2, [r3, #84]	@ 0x54
    goto error;
 800868c:	e01a      	b.n	80086c4 <HAL_SPI_TransmitReceive+0x34c>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800868e:	68fb      	ldr	r3, [r7, #12]
 8008690:	689b      	ldr	r3, [r3, #8]
 8008692:	2b00      	cmp	r3, #0
 8008694:	d10a      	bne.n	80086ac <HAL_SPI_TransmitReceive+0x334>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8008696:	2300      	movs	r3, #0
 8008698:	617b      	str	r3, [r7, #20]
 800869a:	68fb      	ldr	r3, [r7, #12]
 800869c:	681b      	ldr	r3, [r3, #0]
 800869e:	68db      	ldr	r3, [r3, #12]
 80086a0:	617b      	str	r3, [r7, #20]
 80086a2:	68fb      	ldr	r3, [r7, #12]
 80086a4:	681b      	ldr	r3, [r3, #0]
 80086a6:	689b      	ldr	r3, [r3, #8]
 80086a8:	617b      	str	r3, [r7, #20]
 80086aa:	697b      	ldr	r3, [r7, #20]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80086ac:	68fb      	ldr	r3, [r7, #12]
 80086ae:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80086b0:	2b00      	cmp	r3, #0
 80086b2:	d003      	beq.n	80086bc <HAL_SPI_TransmitReceive+0x344>
  {
    errorcode = HAL_ERROR;
 80086b4:	2301      	movs	r3, #1
 80086b6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80086ba:	e003      	b.n	80086c4 <HAL_SPI_TransmitReceive+0x34c>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 80086bc:	68fb      	ldr	r3, [r7, #12]
 80086be:	2201      	movs	r2, #1
 80086c0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }
  
error :
  __HAL_UNLOCK(hspi);
 80086c4:	68fb      	ldr	r3, [r7, #12]
 80086c6:	2200      	movs	r2, #0
 80086c8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  return errorcode;
 80086cc:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
}
 80086d0:	4618      	mov	r0, r3
 80086d2:	3730      	adds	r7, #48	@ 0x30
 80086d4:	46bd      	mov	sp, r7
 80086d6:	bd80      	pop	{r7, pc}

080086d8 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80086d8:	b580      	push	{r7, lr}
 80086da:	b088      	sub	sp, #32
 80086dc:	af00      	add	r7, sp, #0
 80086de:	60f8      	str	r0, [r7, #12]
 80086e0:	60b9      	str	r1, [r7, #8]
 80086e2:	603b      	str	r3, [r7, #0]
 80086e4:	4613      	mov	r3, r2
 80086e6:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80086e8:	f7fc fba0 	bl	8004e2c <HAL_GetTick>
 80086ec:	4602      	mov	r2, r0
 80086ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80086f0:	1a9b      	subs	r3, r3, r2
 80086f2:	683a      	ldr	r2, [r7, #0]
 80086f4:	4413      	add	r3, r2
 80086f6:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80086f8:	f7fc fb98 	bl	8004e2c <HAL_GetTick>
 80086fc:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80086fe:	4b39      	ldr	r3, [pc, #228]	@ (80087e4 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8008700:	681b      	ldr	r3, [r3, #0]
 8008702:	015b      	lsls	r3, r3, #5
 8008704:	0d1b      	lsrs	r3, r3, #20
 8008706:	69fa      	ldr	r2, [r7, #28]
 8008708:	fb02 f303 	mul.w	r3, r2, r3
 800870c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800870e:	e054      	b.n	80087ba <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8008710:	683b      	ldr	r3, [r7, #0]
 8008712:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8008716:	d050      	beq.n	80087ba <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8008718:	f7fc fb88 	bl	8004e2c <HAL_GetTick>
 800871c:	4602      	mov	r2, r0
 800871e:	69bb      	ldr	r3, [r7, #24]
 8008720:	1ad3      	subs	r3, r2, r3
 8008722:	69fa      	ldr	r2, [r7, #28]
 8008724:	429a      	cmp	r2, r3
 8008726:	d902      	bls.n	800872e <SPI_WaitFlagStateUntilTimeout+0x56>
 8008728:	69fb      	ldr	r3, [r7, #28]
 800872a:	2b00      	cmp	r3, #0
 800872c:	d13d      	bne.n	80087aa <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800872e:	68fb      	ldr	r3, [r7, #12]
 8008730:	681b      	ldr	r3, [r3, #0]
 8008732:	685a      	ldr	r2, [r3, #4]
 8008734:	68fb      	ldr	r3, [r7, #12]
 8008736:	681b      	ldr	r3, [r3, #0]
 8008738:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800873c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800873e:	68fb      	ldr	r3, [r7, #12]
 8008740:	685b      	ldr	r3, [r3, #4]
 8008742:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8008746:	d111      	bne.n	800876c <SPI_WaitFlagStateUntilTimeout+0x94>
 8008748:	68fb      	ldr	r3, [r7, #12]
 800874a:	689b      	ldr	r3, [r3, #8]
 800874c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008750:	d004      	beq.n	800875c <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8008752:	68fb      	ldr	r3, [r7, #12]
 8008754:	689b      	ldr	r3, [r3, #8]
 8008756:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800875a:	d107      	bne.n	800876c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800875c:	68fb      	ldr	r3, [r7, #12]
 800875e:	681b      	ldr	r3, [r3, #0]
 8008760:	681a      	ldr	r2, [r3, #0]
 8008762:	68fb      	ldr	r3, [r7, #12]
 8008764:	681b      	ldr	r3, [r3, #0]
 8008766:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800876a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800876c:	68fb      	ldr	r3, [r7, #12]
 800876e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008770:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008774:	d10f      	bne.n	8008796 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8008776:	68fb      	ldr	r3, [r7, #12]
 8008778:	681b      	ldr	r3, [r3, #0]
 800877a:	681a      	ldr	r2, [r3, #0]
 800877c:	68fb      	ldr	r3, [r7, #12]
 800877e:	681b      	ldr	r3, [r3, #0]
 8008780:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8008784:	601a      	str	r2, [r3, #0]
 8008786:	68fb      	ldr	r3, [r7, #12]
 8008788:	681b      	ldr	r3, [r3, #0]
 800878a:	681a      	ldr	r2, [r3, #0]
 800878c:	68fb      	ldr	r3, [r7, #12]
 800878e:	681b      	ldr	r3, [r3, #0]
 8008790:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8008794:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8008796:	68fb      	ldr	r3, [r7, #12]
 8008798:	2201      	movs	r2, #1
 800879a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800879e:	68fb      	ldr	r3, [r7, #12]
 80087a0:	2200      	movs	r2, #0
 80087a2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 80087a6:	2303      	movs	r3, #3
 80087a8:	e017      	b.n	80087da <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80087aa:	697b      	ldr	r3, [r7, #20]
 80087ac:	2b00      	cmp	r3, #0
 80087ae:	d101      	bne.n	80087b4 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80087b0:	2300      	movs	r3, #0
 80087b2:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80087b4:	697b      	ldr	r3, [r7, #20]
 80087b6:	3b01      	subs	r3, #1
 80087b8:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80087ba:	68fb      	ldr	r3, [r7, #12]
 80087bc:	681b      	ldr	r3, [r3, #0]
 80087be:	689a      	ldr	r2, [r3, #8]
 80087c0:	68bb      	ldr	r3, [r7, #8]
 80087c2:	4013      	ands	r3, r2
 80087c4:	68ba      	ldr	r2, [r7, #8]
 80087c6:	429a      	cmp	r2, r3
 80087c8:	bf0c      	ite	eq
 80087ca:	2301      	moveq	r3, #1
 80087cc:	2300      	movne	r3, #0
 80087ce:	b2db      	uxtb	r3, r3
 80087d0:	461a      	mov	r2, r3
 80087d2:	79fb      	ldrb	r3, [r7, #7]
 80087d4:	429a      	cmp	r2, r3
 80087d6:	d19b      	bne.n	8008710 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80087d8:	2300      	movs	r3, #0
}
 80087da:	4618      	mov	r0, r3
 80087dc:	3720      	adds	r7, #32
 80087de:	46bd      	mov	sp, r7
 80087e0:	bd80      	pop	{r7, pc}
 80087e2:	bf00      	nop
 80087e4:	200000e8 	.word	0x200000e8

080087e8 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80087e8:	b580      	push	{r7, lr}
 80087ea:	b088      	sub	sp, #32
 80087ec:	af02      	add	r7, sp, #8
 80087ee:	60f8      	str	r0, [r7, #12]
 80087f0:	60b9      	str	r1, [r7, #8]
 80087f2:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 80087f4:	687b      	ldr	r3, [r7, #4]
 80087f6:	9300      	str	r3, [sp, #0]
 80087f8:	68bb      	ldr	r3, [r7, #8]
 80087fa:	2201      	movs	r2, #1
 80087fc:	2102      	movs	r1, #2
 80087fe:	68f8      	ldr	r0, [r7, #12]
 8008800:	f7ff ff6a 	bl	80086d8 <SPI_WaitFlagStateUntilTimeout>
 8008804:	4603      	mov	r3, r0
 8008806:	2b00      	cmp	r3, #0
 8008808:	d007      	beq.n	800881a <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800880a:	68fb      	ldr	r3, [r7, #12]
 800880c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800880e:	f043 0220 	orr.w	r2, r3, #32
 8008812:	68fb      	ldr	r3, [r7, #12]
 8008814:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8008816:	2303      	movs	r3, #3
 8008818:	e032      	b.n	8008880 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800881a:	4b1b      	ldr	r3, [pc, #108]	@ (8008888 <SPI_EndRxTxTransaction+0xa0>)
 800881c:	681b      	ldr	r3, [r3, #0]
 800881e:	4a1b      	ldr	r2, [pc, #108]	@ (800888c <SPI_EndRxTxTransaction+0xa4>)
 8008820:	fba2 2303 	umull	r2, r3, r2, r3
 8008824:	0d5b      	lsrs	r3, r3, #21
 8008826:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800882a:	fb02 f303 	mul.w	r3, r2, r3
 800882e:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8008830:	68fb      	ldr	r3, [r7, #12]
 8008832:	685b      	ldr	r3, [r3, #4]
 8008834:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8008838:	d112      	bne.n	8008860 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800883a:	687b      	ldr	r3, [r7, #4]
 800883c:	9300      	str	r3, [sp, #0]
 800883e:	68bb      	ldr	r3, [r7, #8]
 8008840:	2200      	movs	r2, #0
 8008842:	2180      	movs	r1, #128	@ 0x80
 8008844:	68f8      	ldr	r0, [r7, #12]
 8008846:	f7ff ff47 	bl	80086d8 <SPI_WaitFlagStateUntilTimeout>
 800884a:	4603      	mov	r3, r0
 800884c:	2b00      	cmp	r3, #0
 800884e:	d016      	beq.n	800887e <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008850:	68fb      	ldr	r3, [r7, #12]
 8008852:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008854:	f043 0220 	orr.w	r2, r3, #32
 8008858:	68fb      	ldr	r3, [r7, #12]
 800885a:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 800885c:	2303      	movs	r3, #3
 800885e:	e00f      	b.n	8008880 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8008860:	697b      	ldr	r3, [r7, #20]
 8008862:	2b00      	cmp	r3, #0
 8008864:	d00a      	beq.n	800887c <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 8008866:	697b      	ldr	r3, [r7, #20]
 8008868:	3b01      	subs	r3, #1
 800886a:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800886c:	68fb      	ldr	r3, [r7, #12]
 800886e:	681b      	ldr	r3, [r3, #0]
 8008870:	689b      	ldr	r3, [r3, #8]
 8008872:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008876:	2b80      	cmp	r3, #128	@ 0x80
 8008878:	d0f2      	beq.n	8008860 <SPI_EndRxTxTransaction+0x78>
 800887a:	e000      	b.n	800887e <SPI_EndRxTxTransaction+0x96>
        break;
 800887c:	bf00      	nop
  }

  return HAL_OK;
 800887e:	2300      	movs	r3, #0
}
 8008880:	4618      	mov	r0, r3
 8008882:	3718      	adds	r7, #24
 8008884:	46bd      	mov	sp, r7
 8008886:	bd80      	pop	{r7, pc}
 8008888:	200000e8 	.word	0x200000e8
 800888c:	165e9f81 	.word	0x165e9f81

08008890 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8008890:	b580      	push	{r7, lr}
 8008892:	b082      	sub	sp, #8
 8008894:	af00      	add	r7, sp, #0
 8008896:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008898:	687b      	ldr	r3, [r7, #4]
 800889a:	2b00      	cmp	r3, #0
 800889c:	d101      	bne.n	80088a2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800889e:	2301      	movs	r3, #1
 80088a0:	e041      	b.n	8008926 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80088a2:	687b      	ldr	r3, [r7, #4]
 80088a4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80088a8:	b2db      	uxtb	r3, r3
 80088aa:	2b00      	cmp	r3, #0
 80088ac:	d106      	bne.n	80088bc <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80088ae:	687b      	ldr	r3, [r7, #4]
 80088b0:	2200      	movs	r2, #0
 80088b2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80088b6:	6878      	ldr	r0, [r7, #4]
 80088b8:	f7fb fdbc 	bl	8004434 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80088bc:	687b      	ldr	r3, [r7, #4]
 80088be:	2202      	movs	r2, #2
 80088c0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80088c4:	687b      	ldr	r3, [r7, #4]
 80088c6:	681a      	ldr	r2, [r3, #0]
 80088c8:	687b      	ldr	r3, [r7, #4]
 80088ca:	3304      	adds	r3, #4
 80088cc:	4619      	mov	r1, r3
 80088ce:	4610      	mov	r0, r2
 80088d0:	f000 fba8 	bl	8009024 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80088d4:	687b      	ldr	r3, [r7, #4]
 80088d6:	2201      	movs	r2, #1
 80088d8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80088dc:	687b      	ldr	r3, [r7, #4]
 80088de:	2201      	movs	r2, #1
 80088e0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80088e4:	687b      	ldr	r3, [r7, #4]
 80088e6:	2201      	movs	r2, #1
 80088e8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80088ec:	687b      	ldr	r3, [r7, #4]
 80088ee:	2201      	movs	r2, #1
 80088f0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80088f4:	687b      	ldr	r3, [r7, #4]
 80088f6:	2201      	movs	r2, #1
 80088f8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80088fc:	687b      	ldr	r3, [r7, #4]
 80088fe:	2201      	movs	r2, #1
 8008900:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8008904:	687b      	ldr	r3, [r7, #4]
 8008906:	2201      	movs	r2, #1
 8008908:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800890c:	687b      	ldr	r3, [r7, #4]
 800890e:	2201      	movs	r2, #1
 8008910:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008914:	687b      	ldr	r3, [r7, #4]
 8008916:	2201      	movs	r2, #1
 8008918:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800891c:	687b      	ldr	r3, [r7, #4]
 800891e:	2201      	movs	r2, #1
 8008920:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8008924:	2300      	movs	r3, #0
}
 8008926:	4618      	mov	r0, r3
 8008928:	3708      	adds	r7, #8
 800892a:	46bd      	mov	sp, r7
 800892c:	bd80      	pop	{r7, pc}
	...

08008930 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8008930:	b480      	push	{r7}
 8008932:	b085      	sub	sp, #20
 8008934:	af00      	add	r7, sp, #0
 8008936:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8008938:	687b      	ldr	r3, [r7, #4]
 800893a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800893e:	b2db      	uxtb	r3, r3
 8008940:	2b01      	cmp	r3, #1
 8008942:	d001      	beq.n	8008948 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8008944:	2301      	movs	r3, #1
 8008946:	e046      	b.n	80089d6 <HAL_TIM_Base_Start+0xa6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008948:	687b      	ldr	r3, [r7, #4]
 800894a:	2202      	movs	r2, #2
 800894c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008950:	687b      	ldr	r3, [r7, #4]
 8008952:	681b      	ldr	r3, [r3, #0]
 8008954:	4a23      	ldr	r2, [pc, #140]	@ (80089e4 <HAL_TIM_Base_Start+0xb4>)
 8008956:	4293      	cmp	r3, r2
 8008958:	d022      	beq.n	80089a0 <HAL_TIM_Base_Start+0x70>
 800895a:	687b      	ldr	r3, [r7, #4]
 800895c:	681b      	ldr	r3, [r3, #0]
 800895e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008962:	d01d      	beq.n	80089a0 <HAL_TIM_Base_Start+0x70>
 8008964:	687b      	ldr	r3, [r7, #4]
 8008966:	681b      	ldr	r3, [r3, #0]
 8008968:	4a1f      	ldr	r2, [pc, #124]	@ (80089e8 <HAL_TIM_Base_Start+0xb8>)
 800896a:	4293      	cmp	r3, r2
 800896c:	d018      	beq.n	80089a0 <HAL_TIM_Base_Start+0x70>
 800896e:	687b      	ldr	r3, [r7, #4]
 8008970:	681b      	ldr	r3, [r3, #0]
 8008972:	4a1e      	ldr	r2, [pc, #120]	@ (80089ec <HAL_TIM_Base_Start+0xbc>)
 8008974:	4293      	cmp	r3, r2
 8008976:	d013      	beq.n	80089a0 <HAL_TIM_Base_Start+0x70>
 8008978:	687b      	ldr	r3, [r7, #4]
 800897a:	681b      	ldr	r3, [r3, #0]
 800897c:	4a1c      	ldr	r2, [pc, #112]	@ (80089f0 <HAL_TIM_Base_Start+0xc0>)
 800897e:	4293      	cmp	r3, r2
 8008980:	d00e      	beq.n	80089a0 <HAL_TIM_Base_Start+0x70>
 8008982:	687b      	ldr	r3, [r7, #4]
 8008984:	681b      	ldr	r3, [r3, #0]
 8008986:	4a1b      	ldr	r2, [pc, #108]	@ (80089f4 <HAL_TIM_Base_Start+0xc4>)
 8008988:	4293      	cmp	r3, r2
 800898a:	d009      	beq.n	80089a0 <HAL_TIM_Base_Start+0x70>
 800898c:	687b      	ldr	r3, [r7, #4]
 800898e:	681b      	ldr	r3, [r3, #0]
 8008990:	4a19      	ldr	r2, [pc, #100]	@ (80089f8 <HAL_TIM_Base_Start+0xc8>)
 8008992:	4293      	cmp	r3, r2
 8008994:	d004      	beq.n	80089a0 <HAL_TIM_Base_Start+0x70>
 8008996:	687b      	ldr	r3, [r7, #4]
 8008998:	681b      	ldr	r3, [r3, #0]
 800899a:	4a18      	ldr	r2, [pc, #96]	@ (80089fc <HAL_TIM_Base_Start+0xcc>)
 800899c:	4293      	cmp	r3, r2
 800899e:	d111      	bne.n	80089c4 <HAL_TIM_Base_Start+0x94>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80089a0:	687b      	ldr	r3, [r7, #4]
 80089a2:	681b      	ldr	r3, [r3, #0]
 80089a4:	689b      	ldr	r3, [r3, #8]
 80089a6:	f003 0307 	and.w	r3, r3, #7
 80089aa:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80089ac:	68fb      	ldr	r3, [r7, #12]
 80089ae:	2b06      	cmp	r3, #6
 80089b0:	d010      	beq.n	80089d4 <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 80089b2:	687b      	ldr	r3, [r7, #4]
 80089b4:	681b      	ldr	r3, [r3, #0]
 80089b6:	681a      	ldr	r2, [r3, #0]
 80089b8:	687b      	ldr	r3, [r7, #4]
 80089ba:	681b      	ldr	r3, [r3, #0]
 80089bc:	f042 0201 	orr.w	r2, r2, #1
 80089c0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80089c2:	e007      	b.n	80089d4 <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80089c4:	687b      	ldr	r3, [r7, #4]
 80089c6:	681b      	ldr	r3, [r3, #0]
 80089c8:	681a      	ldr	r2, [r3, #0]
 80089ca:	687b      	ldr	r3, [r7, #4]
 80089cc:	681b      	ldr	r3, [r3, #0]
 80089ce:	f042 0201 	orr.w	r2, r2, #1
 80089d2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80089d4:	2300      	movs	r3, #0
}
 80089d6:	4618      	mov	r0, r3
 80089d8:	3714      	adds	r7, #20
 80089da:	46bd      	mov	sp, r7
 80089dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089e0:	4770      	bx	lr
 80089e2:	bf00      	nop
 80089e4:	40010000 	.word	0x40010000
 80089e8:	40000400 	.word	0x40000400
 80089ec:	40000800 	.word	0x40000800
 80089f0:	40000c00 	.word	0x40000c00
 80089f4:	40010400 	.word	0x40010400
 80089f8:	40014000 	.word	0x40014000
 80089fc:	40001800 	.word	0x40001800

08008a00 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8008a00:	b580      	push	{r7, lr}
 8008a02:	b082      	sub	sp, #8
 8008a04:	af00      	add	r7, sp, #0
 8008a06:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008a08:	687b      	ldr	r3, [r7, #4]
 8008a0a:	2b00      	cmp	r3, #0
 8008a0c:	d101      	bne.n	8008a12 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8008a0e:	2301      	movs	r3, #1
 8008a10:	e041      	b.n	8008a96 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008a12:	687b      	ldr	r3, [r7, #4]
 8008a14:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008a18:	b2db      	uxtb	r3, r3
 8008a1a:	2b00      	cmp	r3, #0
 8008a1c:	d106      	bne.n	8008a2c <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008a1e:	687b      	ldr	r3, [r7, #4]
 8008a20:	2200      	movs	r2, #0
 8008a22:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8008a26:	6878      	ldr	r0, [r7, #4]
 8008a28:	f7fb fbde 	bl	80041e8 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008a2c:	687b      	ldr	r3, [r7, #4]
 8008a2e:	2202      	movs	r2, #2
 8008a30:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008a34:	687b      	ldr	r3, [r7, #4]
 8008a36:	681a      	ldr	r2, [r3, #0]
 8008a38:	687b      	ldr	r3, [r7, #4]
 8008a3a:	3304      	adds	r3, #4
 8008a3c:	4619      	mov	r1, r3
 8008a3e:	4610      	mov	r0, r2
 8008a40:	f000 faf0 	bl	8009024 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008a44:	687b      	ldr	r3, [r7, #4]
 8008a46:	2201      	movs	r2, #1
 8008a48:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008a4c:	687b      	ldr	r3, [r7, #4]
 8008a4e:	2201      	movs	r2, #1
 8008a50:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8008a54:	687b      	ldr	r3, [r7, #4]
 8008a56:	2201      	movs	r2, #1
 8008a58:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8008a5c:	687b      	ldr	r3, [r7, #4]
 8008a5e:	2201      	movs	r2, #1
 8008a60:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8008a64:	687b      	ldr	r3, [r7, #4]
 8008a66:	2201      	movs	r2, #1
 8008a68:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008a6c:	687b      	ldr	r3, [r7, #4]
 8008a6e:	2201      	movs	r2, #1
 8008a70:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8008a74:	687b      	ldr	r3, [r7, #4]
 8008a76:	2201      	movs	r2, #1
 8008a78:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8008a7c:	687b      	ldr	r3, [r7, #4]
 8008a7e:	2201      	movs	r2, #1
 8008a80:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008a84:	687b      	ldr	r3, [r7, #4]
 8008a86:	2201      	movs	r2, #1
 8008a88:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008a8c:	687b      	ldr	r3, [r7, #4]
 8008a8e:	2201      	movs	r2, #1
 8008a90:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8008a94:	2300      	movs	r3, #0
}
 8008a96:	4618      	mov	r0, r3
 8008a98:	3708      	adds	r7, #8
 8008a9a:	46bd      	mov	sp, r7
 8008a9c:	bd80      	pop	{r7, pc}
	...

08008aa0 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8008aa0:	b580      	push	{r7, lr}
 8008aa2:	b084      	sub	sp, #16
 8008aa4:	af00      	add	r7, sp, #0
 8008aa6:	6078      	str	r0, [r7, #4]
 8008aa8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8008aaa:	683b      	ldr	r3, [r7, #0]
 8008aac:	2b00      	cmp	r3, #0
 8008aae:	d109      	bne.n	8008ac4 <HAL_TIM_PWM_Start+0x24>
 8008ab0:	687b      	ldr	r3, [r7, #4]
 8008ab2:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8008ab6:	b2db      	uxtb	r3, r3
 8008ab8:	2b01      	cmp	r3, #1
 8008aba:	bf14      	ite	ne
 8008abc:	2301      	movne	r3, #1
 8008abe:	2300      	moveq	r3, #0
 8008ac0:	b2db      	uxtb	r3, r3
 8008ac2:	e022      	b.n	8008b0a <HAL_TIM_PWM_Start+0x6a>
 8008ac4:	683b      	ldr	r3, [r7, #0]
 8008ac6:	2b04      	cmp	r3, #4
 8008ac8:	d109      	bne.n	8008ade <HAL_TIM_PWM_Start+0x3e>
 8008aca:	687b      	ldr	r3, [r7, #4]
 8008acc:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8008ad0:	b2db      	uxtb	r3, r3
 8008ad2:	2b01      	cmp	r3, #1
 8008ad4:	bf14      	ite	ne
 8008ad6:	2301      	movne	r3, #1
 8008ad8:	2300      	moveq	r3, #0
 8008ada:	b2db      	uxtb	r3, r3
 8008adc:	e015      	b.n	8008b0a <HAL_TIM_PWM_Start+0x6a>
 8008ade:	683b      	ldr	r3, [r7, #0]
 8008ae0:	2b08      	cmp	r3, #8
 8008ae2:	d109      	bne.n	8008af8 <HAL_TIM_PWM_Start+0x58>
 8008ae4:	687b      	ldr	r3, [r7, #4]
 8008ae6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8008aea:	b2db      	uxtb	r3, r3
 8008aec:	2b01      	cmp	r3, #1
 8008aee:	bf14      	ite	ne
 8008af0:	2301      	movne	r3, #1
 8008af2:	2300      	moveq	r3, #0
 8008af4:	b2db      	uxtb	r3, r3
 8008af6:	e008      	b.n	8008b0a <HAL_TIM_PWM_Start+0x6a>
 8008af8:	687b      	ldr	r3, [r7, #4]
 8008afa:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008afe:	b2db      	uxtb	r3, r3
 8008b00:	2b01      	cmp	r3, #1
 8008b02:	bf14      	ite	ne
 8008b04:	2301      	movne	r3, #1
 8008b06:	2300      	moveq	r3, #0
 8008b08:	b2db      	uxtb	r3, r3
 8008b0a:	2b00      	cmp	r3, #0
 8008b0c:	d001      	beq.n	8008b12 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8008b0e:	2301      	movs	r3, #1
 8008b10:	e07c      	b.n	8008c0c <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8008b12:	683b      	ldr	r3, [r7, #0]
 8008b14:	2b00      	cmp	r3, #0
 8008b16:	d104      	bne.n	8008b22 <HAL_TIM_PWM_Start+0x82>
 8008b18:	687b      	ldr	r3, [r7, #4]
 8008b1a:	2202      	movs	r2, #2
 8008b1c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8008b20:	e013      	b.n	8008b4a <HAL_TIM_PWM_Start+0xaa>
 8008b22:	683b      	ldr	r3, [r7, #0]
 8008b24:	2b04      	cmp	r3, #4
 8008b26:	d104      	bne.n	8008b32 <HAL_TIM_PWM_Start+0x92>
 8008b28:	687b      	ldr	r3, [r7, #4]
 8008b2a:	2202      	movs	r2, #2
 8008b2c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8008b30:	e00b      	b.n	8008b4a <HAL_TIM_PWM_Start+0xaa>
 8008b32:	683b      	ldr	r3, [r7, #0]
 8008b34:	2b08      	cmp	r3, #8
 8008b36:	d104      	bne.n	8008b42 <HAL_TIM_PWM_Start+0xa2>
 8008b38:	687b      	ldr	r3, [r7, #4]
 8008b3a:	2202      	movs	r2, #2
 8008b3c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8008b40:	e003      	b.n	8008b4a <HAL_TIM_PWM_Start+0xaa>
 8008b42:	687b      	ldr	r3, [r7, #4]
 8008b44:	2202      	movs	r2, #2
 8008b46:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8008b4a:	687b      	ldr	r3, [r7, #4]
 8008b4c:	681b      	ldr	r3, [r3, #0]
 8008b4e:	2201      	movs	r2, #1
 8008b50:	6839      	ldr	r1, [r7, #0]
 8008b52:	4618      	mov	r0, r3
 8008b54:	f000 fd5c 	bl	8009610 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8008b58:	687b      	ldr	r3, [r7, #4]
 8008b5a:	681b      	ldr	r3, [r3, #0]
 8008b5c:	4a2d      	ldr	r2, [pc, #180]	@ (8008c14 <HAL_TIM_PWM_Start+0x174>)
 8008b5e:	4293      	cmp	r3, r2
 8008b60:	d004      	beq.n	8008b6c <HAL_TIM_PWM_Start+0xcc>
 8008b62:	687b      	ldr	r3, [r7, #4]
 8008b64:	681b      	ldr	r3, [r3, #0]
 8008b66:	4a2c      	ldr	r2, [pc, #176]	@ (8008c18 <HAL_TIM_PWM_Start+0x178>)
 8008b68:	4293      	cmp	r3, r2
 8008b6a:	d101      	bne.n	8008b70 <HAL_TIM_PWM_Start+0xd0>
 8008b6c:	2301      	movs	r3, #1
 8008b6e:	e000      	b.n	8008b72 <HAL_TIM_PWM_Start+0xd2>
 8008b70:	2300      	movs	r3, #0
 8008b72:	2b00      	cmp	r3, #0
 8008b74:	d007      	beq.n	8008b86 <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8008b76:	687b      	ldr	r3, [r7, #4]
 8008b78:	681b      	ldr	r3, [r3, #0]
 8008b7a:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8008b7c:	687b      	ldr	r3, [r7, #4]
 8008b7e:	681b      	ldr	r3, [r3, #0]
 8008b80:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8008b84:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008b86:	687b      	ldr	r3, [r7, #4]
 8008b88:	681b      	ldr	r3, [r3, #0]
 8008b8a:	4a22      	ldr	r2, [pc, #136]	@ (8008c14 <HAL_TIM_PWM_Start+0x174>)
 8008b8c:	4293      	cmp	r3, r2
 8008b8e:	d022      	beq.n	8008bd6 <HAL_TIM_PWM_Start+0x136>
 8008b90:	687b      	ldr	r3, [r7, #4]
 8008b92:	681b      	ldr	r3, [r3, #0]
 8008b94:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008b98:	d01d      	beq.n	8008bd6 <HAL_TIM_PWM_Start+0x136>
 8008b9a:	687b      	ldr	r3, [r7, #4]
 8008b9c:	681b      	ldr	r3, [r3, #0]
 8008b9e:	4a1f      	ldr	r2, [pc, #124]	@ (8008c1c <HAL_TIM_PWM_Start+0x17c>)
 8008ba0:	4293      	cmp	r3, r2
 8008ba2:	d018      	beq.n	8008bd6 <HAL_TIM_PWM_Start+0x136>
 8008ba4:	687b      	ldr	r3, [r7, #4]
 8008ba6:	681b      	ldr	r3, [r3, #0]
 8008ba8:	4a1d      	ldr	r2, [pc, #116]	@ (8008c20 <HAL_TIM_PWM_Start+0x180>)
 8008baa:	4293      	cmp	r3, r2
 8008bac:	d013      	beq.n	8008bd6 <HAL_TIM_PWM_Start+0x136>
 8008bae:	687b      	ldr	r3, [r7, #4]
 8008bb0:	681b      	ldr	r3, [r3, #0]
 8008bb2:	4a1c      	ldr	r2, [pc, #112]	@ (8008c24 <HAL_TIM_PWM_Start+0x184>)
 8008bb4:	4293      	cmp	r3, r2
 8008bb6:	d00e      	beq.n	8008bd6 <HAL_TIM_PWM_Start+0x136>
 8008bb8:	687b      	ldr	r3, [r7, #4]
 8008bba:	681b      	ldr	r3, [r3, #0]
 8008bbc:	4a16      	ldr	r2, [pc, #88]	@ (8008c18 <HAL_TIM_PWM_Start+0x178>)
 8008bbe:	4293      	cmp	r3, r2
 8008bc0:	d009      	beq.n	8008bd6 <HAL_TIM_PWM_Start+0x136>
 8008bc2:	687b      	ldr	r3, [r7, #4]
 8008bc4:	681b      	ldr	r3, [r3, #0]
 8008bc6:	4a18      	ldr	r2, [pc, #96]	@ (8008c28 <HAL_TIM_PWM_Start+0x188>)
 8008bc8:	4293      	cmp	r3, r2
 8008bca:	d004      	beq.n	8008bd6 <HAL_TIM_PWM_Start+0x136>
 8008bcc:	687b      	ldr	r3, [r7, #4]
 8008bce:	681b      	ldr	r3, [r3, #0]
 8008bd0:	4a16      	ldr	r2, [pc, #88]	@ (8008c2c <HAL_TIM_PWM_Start+0x18c>)
 8008bd2:	4293      	cmp	r3, r2
 8008bd4:	d111      	bne.n	8008bfa <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008bd6:	687b      	ldr	r3, [r7, #4]
 8008bd8:	681b      	ldr	r3, [r3, #0]
 8008bda:	689b      	ldr	r3, [r3, #8]
 8008bdc:	f003 0307 	and.w	r3, r3, #7
 8008be0:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008be2:	68fb      	ldr	r3, [r7, #12]
 8008be4:	2b06      	cmp	r3, #6
 8008be6:	d010      	beq.n	8008c0a <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8008be8:	687b      	ldr	r3, [r7, #4]
 8008bea:	681b      	ldr	r3, [r3, #0]
 8008bec:	681a      	ldr	r2, [r3, #0]
 8008bee:	687b      	ldr	r3, [r7, #4]
 8008bf0:	681b      	ldr	r3, [r3, #0]
 8008bf2:	f042 0201 	orr.w	r2, r2, #1
 8008bf6:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008bf8:	e007      	b.n	8008c0a <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8008bfa:	687b      	ldr	r3, [r7, #4]
 8008bfc:	681b      	ldr	r3, [r3, #0]
 8008bfe:	681a      	ldr	r2, [r3, #0]
 8008c00:	687b      	ldr	r3, [r7, #4]
 8008c02:	681b      	ldr	r3, [r3, #0]
 8008c04:	f042 0201 	orr.w	r2, r2, #1
 8008c08:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8008c0a:	2300      	movs	r3, #0
}
 8008c0c:	4618      	mov	r0, r3
 8008c0e:	3710      	adds	r7, #16
 8008c10:	46bd      	mov	sp, r7
 8008c12:	bd80      	pop	{r7, pc}
 8008c14:	40010000 	.word	0x40010000
 8008c18:	40010400 	.word	0x40010400
 8008c1c:	40000400 	.word	0x40000400
 8008c20:	40000800 	.word	0x40000800
 8008c24:	40000c00 	.word	0x40000c00
 8008c28:	40014000 	.word	0x40014000
 8008c2c:	40001800 	.word	0x40001800

08008c30 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8008c30:	b580      	push	{r7, lr}
 8008c32:	b082      	sub	sp, #8
 8008c34:	af00      	add	r7, sp, #0
 8008c36:	6078      	str	r0, [r7, #4]
 8008c38:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8008c3a:	687b      	ldr	r3, [r7, #4]
 8008c3c:	681b      	ldr	r3, [r3, #0]
 8008c3e:	2200      	movs	r2, #0
 8008c40:	6839      	ldr	r1, [r7, #0]
 8008c42:	4618      	mov	r0, r3
 8008c44:	f000 fce4 	bl	8009610 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8008c48:	687b      	ldr	r3, [r7, #4]
 8008c4a:	681b      	ldr	r3, [r3, #0]
 8008c4c:	4a2e      	ldr	r2, [pc, #184]	@ (8008d08 <HAL_TIM_PWM_Stop+0xd8>)
 8008c4e:	4293      	cmp	r3, r2
 8008c50:	d004      	beq.n	8008c5c <HAL_TIM_PWM_Stop+0x2c>
 8008c52:	687b      	ldr	r3, [r7, #4]
 8008c54:	681b      	ldr	r3, [r3, #0]
 8008c56:	4a2d      	ldr	r2, [pc, #180]	@ (8008d0c <HAL_TIM_PWM_Stop+0xdc>)
 8008c58:	4293      	cmp	r3, r2
 8008c5a:	d101      	bne.n	8008c60 <HAL_TIM_PWM_Stop+0x30>
 8008c5c:	2301      	movs	r3, #1
 8008c5e:	e000      	b.n	8008c62 <HAL_TIM_PWM_Stop+0x32>
 8008c60:	2300      	movs	r3, #0
 8008c62:	2b00      	cmp	r3, #0
 8008c64:	d017      	beq.n	8008c96 <HAL_TIM_PWM_Stop+0x66>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 8008c66:	687b      	ldr	r3, [r7, #4]
 8008c68:	681b      	ldr	r3, [r3, #0]
 8008c6a:	6a1a      	ldr	r2, [r3, #32]
 8008c6c:	f241 1311 	movw	r3, #4369	@ 0x1111
 8008c70:	4013      	ands	r3, r2
 8008c72:	2b00      	cmp	r3, #0
 8008c74:	d10f      	bne.n	8008c96 <HAL_TIM_PWM_Stop+0x66>
 8008c76:	687b      	ldr	r3, [r7, #4]
 8008c78:	681b      	ldr	r3, [r3, #0]
 8008c7a:	6a1a      	ldr	r2, [r3, #32]
 8008c7c:	f240 4344 	movw	r3, #1092	@ 0x444
 8008c80:	4013      	ands	r3, r2
 8008c82:	2b00      	cmp	r3, #0
 8008c84:	d107      	bne.n	8008c96 <HAL_TIM_PWM_Stop+0x66>
 8008c86:	687b      	ldr	r3, [r7, #4]
 8008c88:	681b      	ldr	r3, [r3, #0]
 8008c8a:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8008c8c:	687b      	ldr	r3, [r7, #4]
 8008c8e:	681b      	ldr	r3, [r3, #0]
 8008c90:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8008c94:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8008c96:	687b      	ldr	r3, [r7, #4]
 8008c98:	681b      	ldr	r3, [r3, #0]
 8008c9a:	6a1a      	ldr	r2, [r3, #32]
 8008c9c:	f241 1311 	movw	r3, #4369	@ 0x1111
 8008ca0:	4013      	ands	r3, r2
 8008ca2:	2b00      	cmp	r3, #0
 8008ca4:	d10f      	bne.n	8008cc6 <HAL_TIM_PWM_Stop+0x96>
 8008ca6:	687b      	ldr	r3, [r7, #4]
 8008ca8:	681b      	ldr	r3, [r3, #0]
 8008caa:	6a1a      	ldr	r2, [r3, #32]
 8008cac:	f240 4344 	movw	r3, #1092	@ 0x444
 8008cb0:	4013      	ands	r3, r2
 8008cb2:	2b00      	cmp	r3, #0
 8008cb4:	d107      	bne.n	8008cc6 <HAL_TIM_PWM_Stop+0x96>
 8008cb6:	687b      	ldr	r3, [r7, #4]
 8008cb8:	681b      	ldr	r3, [r3, #0]
 8008cba:	681a      	ldr	r2, [r3, #0]
 8008cbc:	687b      	ldr	r3, [r7, #4]
 8008cbe:	681b      	ldr	r3, [r3, #0]
 8008cc0:	f022 0201 	bic.w	r2, r2, #1
 8008cc4:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8008cc6:	683b      	ldr	r3, [r7, #0]
 8008cc8:	2b00      	cmp	r3, #0
 8008cca:	d104      	bne.n	8008cd6 <HAL_TIM_PWM_Stop+0xa6>
 8008ccc:	687b      	ldr	r3, [r7, #4]
 8008cce:	2201      	movs	r2, #1
 8008cd0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8008cd4:	e013      	b.n	8008cfe <HAL_TIM_PWM_Stop+0xce>
 8008cd6:	683b      	ldr	r3, [r7, #0]
 8008cd8:	2b04      	cmp	r3, #4
 8008cda:	d104      	bne.n	8008ce6 <HAL_TIM_PWM_Stop+0xb6>
 8008cdc:	687b      	ldr	r3, [r7, #4]
 8008cde:	2201      	movs	r2, #1
 8008ce0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8008ce4:	e00b      	b.n	8008cfe <HAL_TIM_PWM_Stop+0xce>
 8008ce6:	683b      	ldr	r3, [r7, #0]
 8008ce8:	2b08      	cmp	r3, #8
 8008cea:	d104      	bne.n	8008cf6 <HAL_TIM_PWM_Stop+0xc6>
 8008cec:	687b      	ldr	r3, [r7, #4]
 8008cee:	2201      	movs	r2, #1
 8008cf0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8008cf4:	e003      	b.n	8008cfe <HAL_TIM_PWM_Stop+0xce>
 8008cf6:	687b      	ldr	r3, [r7, #4]
 8008cf8:	2201      	movs	r2, #1
 8008cfa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Return function status */
  return HAL_OK;
 8008cfe:	2300      	movs	r3, #0
}
 8008d00:	4618      	mov	r0, r3
 8008d02:	3708      	adds	r7, #8
 8008d04:	46bd      	mov	sp, r7
 8008d06:	bd80      	pop	{r7, pc}
 8008d08:	40010000 	.word	0x40010000
 8008d0c:	40010400 	.word	0x40010400

08008d10 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8008d10:	b580      	push	{r7, lr}
 8008d12:	b086      	sub	sp, #24
 8008d14:	af00      	add	r7, sp, #0
 8008d16:	60f8      	str	r0, [r7, #12]
 8008d18:	60b9      	str	r1, [r7, #8]
 8008d1a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8008d1c:	2300      	movs	r3, #0
 8008d1e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8008d20:	68fb      	ldr	r3, [r7, #12]
 8008d22:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008d26:	2b01      	cmp	r3, #1
 8008d28:	d101      	bne.n	8008d2e <HAL_TIM_PWM_ConfigChannel+0x1e>
 8008d2a:	2302      	movs	r3, #2
 8008d2c:	e0ae      	b.n	8008e8c <HAL_TIM_PWM_ConfigChannel+0x17c>
 8008d2e:	68fb      	ldr	r3, [r7, #12]
 8008d30:	2201      	movs	r2, #1
 8008d32:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8008d36:	687b      	ldr	r3, [r7, #4]
 8008d38:	2b0c      	cmp	r3, #12
 8008d3a:	f200 809f 	bhi.w	8008e7c <HAL_TIM_PWM_ConfigChannel+0x16c>
 8008d3e:	a201      	add	r2, pc, #4	@ (adr r2, 8008d44 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8008d40:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008d44:	08008d79 	.word	0x08008d79
 8008d48:	08008e7d 	.word	0x08008e7d
 8008d4c:	08008e7d 	.word	0x08008e7d
 8008d50:	08008e7d 	.word	0x08008e7d
 8008d54:	08008db9 	.word	0x08008db9
 8008d58:	08008e7d 	.word	0x08008e7d
 8008d5c:	08008e7d 	.word	0x08008e7d
 8008d60:	08008e7d 	.word	0x08008e7d
 8008d64:	08008dfb 	.word	0x08008dfb
 8008d68:	08008e7d 	.word	0x08008e7d
 8008d6c:	08008e7d 	.word	0x08008e7d
 8008d70:	08008e7d 	.word	0x08008e7d
 8008d74:	08008e3b 	.word	0x08008e3b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8008d78:	68fb      	ldr	r3, [r7, #12]
 8008d7a:	681b      	ldr	r3, [r3, #0]
 8008d7c:	68b9      	ldr	r1, [r7, #8]
 8008d7e:	4618      	mov	r0, r3
 8008d80:	f000 f9fc 	bl	800917c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8008d84:	68fb      	ldr	r3, [r7, #12]
 8008d86:	681b      	ldr	r3, [r3, #0]
 8008d88:	699a      	ldr	r2, [r3, #24]
 8008d8a:	68fb      	ldr	r3, [r7, #12]
 8008d8c:	681b      	ldr	r3, [r3, #0]
 8008d8e:	f042 0208 	orr.w	r2, r2, #8
 8008d92:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8008d94:	68fb      	ldr	r3, [r7, #12]
 8008d96:	681b      	ldr	r3, [r3, #0]
 8008d98:	699a      	ldr	r2, [r3, #24]
 8008d9a:	68fb      	ldr	r3, [r7, #12]
 8008d9c:	681b      	ldr	r3, [r3, #0]
 8008d9e:	f022 0204 	bic.w	r2, r2, #4
 8008da2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8008da4:	68fb      	ldr	r3, [r7, #12]
 8008da6:	681b      	ldr	r3, [r3, #0]
 8008da8:	6999      	ldr	r1, [r3, #24]
 8008daa:	68bb      	ldr	r3, [r7, #8]
 8008dac:	691a      	ldr	r2, [r3, #16]
 8008dae:	68fb      	ldr	r3, [r7, #12]
 8008db0:	681b      	ldr	r3, [r3, #0]
 8008db2:	430a      	orrs	r2, r1
 8008db4:	619a      	str	r2, [r3, #24]
      break;
 8008db6:	e064      	b.n	8008e82 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8008db8:	68fb      	ldr	r3, [r7, #12]
 8008dba:	681b      	ldr	r3, [r3, #0]
 8008dbc:	68b9      	ldr	r1, [r7, #8]
 8008dbe:	4618      	mov	r0, r3
 8008dc0:	f000 fa4c 	bl	800925c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8008dc4:	68fb      	ldr	r3, [r7, #12]
 8008dc6:	681b      	ldr	r3, [r3, #0]
 8008dc8:	699a      	ldr	r2, [r3, #24]
 8008dca:	68fb      	ldr	r3, [r7, #12]
 8008dcc:	681b      	ldr	r3, [r3, #0]
 8008dce:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8008dd2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8008dd4:	68fb      	ldr	r3, [r7, #12]
 8008dd6:	681b      	ldr	r3, [r3, #0]
 8008dd8:	699a      	ldr	r2, [r3, #24]
 8008dda:	68fb      	ldr	r3, [r7, #12]
 8008ddc:	681b      	ldr	r3, [r3, #0]
 8008dde:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8008de2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8008de4:	68fb      	ldr	r3, [r7, #12]
 8008de6:	681b      	ldr	r3, [r3, #0]
 8008de8:	6999      	ldr	r1, [r3, #24]
 8008dea:	68bb      	ldr	r3, [r7, #8]
 8008dec:	691b      	ldr	r3, [r3, #16]
 8008dee:	021a      	lsls	r2, r3, #8
 8008df0:	68fb      	ldr	r3, [r7, #12]
 8008df2:	681b      	ldr	r3, [r3, #0]
 8008df4:	430a      	orrs	r2, r1
 8008df6:	619a      	str	r2, [r3, #24]
      break;
 8008df8:	e043      	b.n	8008e82 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8008dfa:	68fb      	ldr	r3, [r7, #12]
 8008dfc:	681b      	ldr	r3, [r3, #0]
 8008dfe:	68b9      	ldr	r1, [r7, #8]
 8008e00:	4618      	mov	r0, r3
 8008e02:	f000 faa1 	bl	8009348 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8008e06:	68fb      	ldr	r3, [r7, #12]
 8008e08:	681b      	ldr	r3, [r3, #0]
 8008e0a:	69da      	ldr	r2, [r3, #28]
 8008e0c:	68fb      	ldr	r3, [r7, #12]
 8008e0e:	681b      	ldr	r3, [r3, #0]
 8008e10:	f042 0208 	orr.w	r2, r2, #8
 8008e14:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8008e16:	68fb      	ldr	r3, [r7, #12]
 8008e18:	681b      	ldr	r3, [r3, #0]
 8008e1a:	69da      	ldr	r2, [r3, #28]
 8008e1c:	68fb      	ldr	r3, [r7, #12]
 8008e1e:	681b      	ldr	r3, [r3, #0]
 8008e20:	f022 0204 	bic.w	r2, r2, #4
 8008e24:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8008e26:	68fb      	ldr	r3, [r7, #12]
 8008e28:	681b      	ldr	r3, [r3, #0]
 8008e2a:	69d9      	ldr	r1, [r3, #28]
 8008e2c:	68bb      	ldr	r3, [r7, #8]
 8008e2e:	691a      	ldr	r2, [r3, #16]
 8008e30:	68fb      	ldr	r3, [r7, #12]
 8008e32:	681b      	ldr	r3, [r3, #0]
 8008e34:	430a      	orrs	r2, r1
 8008e36:	61da      	str	r2, [r3, #28]
      break;
 8008e38:	e023      	b.n	8008e82 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8008e3a:	68fb      	ldr	r3, [r7, #12]
 8008e3c:	681b      	ldr	r3, [r3, #0]
 8008e3e:	68b9      	ldr	r1, [r7, #8]
 8008e40:	4618      	mov	r0, r3
 8008e42:	f000 faf5 	bl	8009430 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8008e46:	68fb      	ldr	r3, [r7, #12]
 8008e48:	681b      	ldr	r3, [r3, #0]
 8008e4a:	69da      	ldr	r2, [r3, #28]
 8008e4c:	68fb      	ldr	r3, [r7, #12]
 8008e4e:	681b      	ldr	r3, [r3, #0]
 8008e50:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8008e54:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8008e56:	68fb      	ldr	r3, [r7, #12]
 8008e58:	681b      	ldr	r3, [r3, #0]
 8008e5a:	69da      	ldr	r2, [r3, #28]
 8008e5c:	68fb      	ldr	r3, [r7, #12]
 8008e5e:	681b      	ldr	r3, [r3, #0]
 8008e60:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8008e64:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8008e66:	68fb      	ldr	r3, [r7, #12]
 8008e68:	681b      	ldr	r3, [r3, #0]
 8008e6a:	69d9      	ldr	r1, [r3, #28]
 8008e6c:	68bb      	ldr	r3, [r7, #8]
 8008e6e:	691b      	ldr	r3, [r3, #16]
 8008e70:	021a      	lsls	r2, r3, #8
 8008e72:	68fb      	ldr	r3, [r7, #12]
 8008e74:	681b      	ldr	r3, [r3, #0]
 8008e76:	430a      	orrs	r2, r1
 8008e78:	61da      	str	r2, [r3, #28]
      break;
 8008e7a:	e002      	b.n	8008e82 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8008e7c:	2301      	movs	r3, #1
 8008e7e:	75fb      	strb	r3, [r7, #23]
      break;
 8008e80:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8008e82:	68fb      	ldr	r3, [r7, #12]
 8008e84:	2200      	movs	r2, #0
 8008e86:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8008e8a:	7dfb      	ldrb	r3, [r7, #23]
}
 8008e8c:	4618      	mov	r0, r3
 8008e8e:	3718      	adds	r7, #24
 8008e90:	46bd      	mov	sp, r7
 8008e92:	bd80      	pop	{r7, pc}

08008e94 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8008e94:	b580      	push	{r7, lr}
 8008e96:	b084      	sub	sp, #16
 8008e98:	af00      	add	r7, sp, #0
 8008e9a:	6078      	str	r0, [r7, #4]
 8008e9c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8008e9e:	2300      	movs	r3, #0
 8008ea0:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8008ea2:	687b      	ldr	r3, [r7, #4]
 8008ea4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008ea8:	2b01      	cmp	r3, #1
 8008eaa:	d101      	bne.n	8008eb0 <HAL_TIM_ConfigClockSource+0x1c>
 8008eac:	2302      	movs	r3, #2
 8008eae:	e0b4      	b.n	800901a <HAL_TIM_ConfigClockSource+0x186>
 8008eb0:	687b      	ldr	r3, [r7, #4]
 8008eb2:	2201      	movs	r2, #1
 8008eb4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8008eb8:	687b      	ldr	r3, [r7, #4]
 8008eba:	2202      	movs	r2, #2
 8008ebc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8008ec0:	687b      	ldr	r3, [r7, #4]
 8008ec2:	681b      	ldr	r3, [r3, #0]
 8008ec4:	689b      	ldr	r3, [r3, #8]
 8008ec6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8008ec8:	68bb      	ldr	r3, [r7, #8]
 8008eca:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8008ece:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008ed0:	68bb      	ldr	r3, [r7, #8]
 8008ed2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8008ed6:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8008ed8:	687b      	ldr	r3, [r7, #4]
 8008eda:	681b      	ldr	r3, [r3, #0]
 8008edc:	68ba      	ldr	r2, [r7, #8]
 8008ede:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8008ee0:	683b      	ldr	r3, [r7, #0]
 8008ee2:	681b      	ldr	r3, [r3, #0]
 8008ee4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008ee8:	d03e      	beq.n	8008f68 <HAL_TIM_ConfigClockSource+0xd4>
 8008eea:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008eee:	f200 8087 	bhi.w	8009000 <HAL_TIM_ConfigClockSource+0x16c>
 8008ef2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008ef6:	f000 8086 	beq.w	8009006 <HAL_TIM_ConfigClockSource+0x172>
 8008efa:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008efe:	d87f      	bhi.n	8009000 <HAL_TIM_ConfigClockSource+0x16c>
 8008f00:	2b70      	cmp	r3, #112	@ 0x70
 8008f02:	d01a      	beq.n	8008f3a <HAL_TIM_ConfigClockSource+0xa6>
 8008f04:	2b70      	cmp	r3, #112	@ 0x70
 8008f06:	d87b      	bhi.n	8009000 <HAL_TIM_ConfigClockSource+0x16c>
 8008f08:	2b60      	cmp	r3, #96	@ 0x60
 8008f0a:	d050      	beq.n	8008fae <HAL_TIM_ConfigClockSource+0x11a>
 8008f0c:	2b60      	cmp	r3, #96	@ 0x60
 8008f0e:	d877      	bhi.n	8009000 <HAL_TIM_ConfigClockSource+0x16c>
 8008f10:	2b50      	cmp	r3, #80	@ 0x50
 8008f12:	d03c      	beq.n	8008f8e <HAL_TIM_ConfigClockSource+0xfa>
 8008f14:	2b50      	cmp	r3, #80	@ 0x50
 8008f16:	d873      	bhi.n	8009000 <HAL_TIM_ConfigClockSource+0x16c>
 8008f18:	2b40      	cmp	r3, #64	@ 0x40
 8008f1a:	d058      	beq.n	8008fce <HAL_TIM_ConfigClockSource+0x13a>
 8008f1c:	2b40      	cmp	r3, #64	@ 0x40
 8008f1e:	d86f      	bhi.n	8009000 <HAL_TIM_ConfigClockSource+0x16c>
 8008f20:	2b30      	cmp	r3, #48	@ 0x30
 8008f22:	d064      	beq.n	8008fee <HAL_TIM_ConfigClockSource+0x15a>
 8008f24:	2b30      	cmp	r3, #48	@ 0x30
 8008f26:	d86b      	bhi.n	8009000 <HAL_TIM_ConfigClockSource+0x16c>
 8008f28:	2b20      	cmp	r3, #32
 8008f2a:	d060      	beq.n	8008fee <HAL_TIM_ConfigClockSource+0x15a>
 8008f2c:	2b20      	cmp	r3, #32
 8008f2e:	d867      	bhi.n	8009000 <HAL_TIM_ConfigClockSource+0x16c>
 8008f30:	2b00      	cmp	r3, #0
 8008f32:	d05c      	beq.n	8008fee <HAL_TIM_ConfigClockSource+0x15a>
 8008f34:	2b10      	cmp	r3, #16
 8008f36:	d05a      	beq.n	8008fee <HAL_TIM_ConfigClockSource+0x15a>
 8008f38:	e062      	b.n	8009000 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8008f3a:	687b      	ldr	r3, [r7, #4]
 8008f3c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8008f3e:	683b      	ldr	r3, [r7, #0]
 8008f40:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8008f42:	683b      	ldr	r3, [r7, #0]
 8008f44:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8008f46:	683b      	ldr	r3, [r7, #0]
 8008f48:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8008f4a:	f000 fb41 	bl	80095d0 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8008f4e:	687b      	ldr	r3, [r7, #4]
 8008f50:	681b      	ldr	r3, [r3, #0]
 8008f52:	689b      	ldr	r3, [r3, #8]
 8008f54:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8008f56:	68bb      	ldr	r3, [r7, #8]
 8008f58:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8008f5c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8008f5e:	687b      	ldr	r3, [r7, #4]
 8008f60:	681b      	ldr	r3, [r3, #0]
 8008f62:	68ba      	ldr	r2, [r7, #8]
 8008f64:	609a      	str	r2, [r3, #8]
      break;
 8008f66:	e04f      	b.n	8009008 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8008f68:	687b      	ldr	r3, [r7, #4]
 8008f6a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8008f6c:	683b      	ldr	r3, [r7, #0]
 8008f6e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8008f70:	683b      	ldr	r3, [r7, #0]
 8008f72:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8008f74:	683b      	ldr	r3, [r7, #0]
 8008f76:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8008f78:	f000 fb2a 	bl	80095d0 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8008f7c:	687b      	ldr	r3, [r7, #4]
 8008f7e:	681b      	ldr	r3, [r3, #0]
 8008f80:	689a      	ldr	r2, [r3, #8]
 8008f82:	687b      	ldr	r3, [r7, #4]
 8008f84:	681b      	ldr	r3, [r3, #0]
 8008f86:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8008f8a:	609a      	str	r2, [r3, #8]
      break;
 8008f8c:	e03c      	b.n	8009008 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8008f8e:	687b      	ldr	r3, [r7, #4]
 8008f90:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8008f92:	683b      	ldr	r3, [r7, #0]
 8008f94:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8008f96:	683b      	ldr	r3, [r7, #0]
 8008f98:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8008f9a:	461a      	mov	r2, r3
 8008f9c:	f000 fa9e 	bl	80094dc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8008fa0:	687b      	ldr	r3, [r7, #4]
 8008fa2:	681b      	ldr	r3, [r3, #0]
 8008fa4:	2150      	movs	r1, #80	@ 0x50
 8008fa6:	4618      	mov	r0, r3
 8008fa8:	f000 faf7 	bl	800959a <TIM_ITRx_SetConfig>
      break;
 8008fac:	e02c      	b.n	8009008 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8008fae:	687b      	ldr	r3, [r7, #4]
 8008fb0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8008fb2:	683b      	ldr	r3, [r7, #0]
 8008fb4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8008fb6:	683b      	ldr	r3, [r7, #0]
 8008fb8:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8008fba:	461a      	mov	r2, r3
 8008fbc:	f000 fabd 	bl	800953a <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8008fc0:	687b      	ldr	r3, [r7, #4]
 8008fc2:	681b      	ldr	r3, [r3, #0]
 8008fc4:	2160      	movs	r1, #96	@ 0x60
 8008fc6:	4618      	mov	r0, r3
 8008fc8:	f000 fae7 	bl	800959a <TIM_ITRx_SetConfig>
      break;
 8008fcc:	e01c      	b.n	8009008 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8008fce:	687b      	ldr	r3, [r7, #4]
 8008fd0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8008fd2:	683b      	ldr	r3, [r7, #0]
 8008fd4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8008fd6:	683b      	ldr	r3, [r7, #0]
 8008fd8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8008fda:	461a      	mov	r2, r3
 8008fdc:	f000 fa7e 	bl	80094dc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8008fe0:	687b      	ldr	r3, [r7, #4]
 8008fe2:	681b      	ldr	r3, [r3, #0]
 8008fe4:	2140      	movs	r1, #64	@ 0x40
 8008fe6:	4618      	mov	r0, r3
 8008fe8:	f000 fad7 	bl	800959a <TIM_ITRx_SetConfig>
      break;
 8008fec:	e00c      	b.n	8009008 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8008fee:	687b      	ldr	r3, [r7, #4]
 8008ff0:	681a      	ldr	r2, [r3, #0]
 8008ff2:	683b      	ldr	r3, [r7, #0]
 8008ff4:	681b      	ldr	r3, [r3, #0]
 8008ff6:	4619      	mov	r1, r3
 8008ff8:	4610      	mov	r0, r2
 8008ffa:	f000 face 	bl	800959a <TIM_ITRx_SetConfig>
      break;
 8008ffe:	e003      	b.n	8009008 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8009000:	2301      	movs	r3, #1
 8009002:	73fb      	strb	r3, [r7, #15]
      break;
 8009004:	e000      	b.n	8009008 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8009006:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8009008:	687b      	ldr	r3, [r7, #4]
 800900a:	2201      	movs	r2, #1
 800900c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8009010:	687b      	ldr	r3, [r7, #4]
 8009012:	2200      	movs	r2, #0
 8009014:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8009018:	7bfb      	ldrb	r3, [r7, #15]
}
 800901a:	4618      	mov	r0, r3
 800901c:	3710      	adds	r7, #16
 800901e:	46bd      	mov	sp, r7
 8009020:	bd80      	pop	{r7, pc}
	...

08009024 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8009024:	b480      	push	{r7}
 8009026:	b085      	sub	sp, #20
 8009028:	af00      	add	r7, sp, #0
 800902a:	6078      	str	r0, [r7, #4]
 800902c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800902e:	687b      	ldr	r3, [r7, #4]
 8009030:	681b      	ldr	r3, [r3, #0]
 8009032:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8009034:	687b      	ldr	r3, [r7, #4]
 8009036:	4a46      	ldr	r2, [pc, #280]	@ (8009150 <TIM_Base_SetConfig+0x12c>)
 8009038:	4293      	cmp	r3, r2
 800903a:	d013      	beq.n	8009064 <TIM_Base_SetConfig+0x40>
 800903c:	687b      	ldr	r3, [r7, #4]
 800903e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009042:	d00f      	beq.n	8009064 <TIM_Base_SetConfig+0x40>
 8009044:	687b      	ldr	r3, [r7, #4]
 8009046:	4a43      	ldr	r2, [pc, #268]	@ (8009154 <TIM_Base_SetConfig+0x130>)
 8009048:	4293      	cmp	r3, r2
 800904a:	d00b      	beq.n	8009064 <TIM_Base_SetConfig+0x40>
 800904c:	687b      	ldr	r3, [r7, #4]
 800904e:	4a42      	ldr	r2, [pc, #264]	@ (8009158 <TIM_Base_SetConfig+0x134>)
 8009050:	4293      	cmp	r3, r2
 8009052:	d007      	beq.n	8009064 <TIM_Base_SetConfig+0x40>
 8009054:	687b      	ldr	r3, [r7, #4]
 8009056:	4a41      	ldr	r2, [pc, #260]	@ (800915c <TIM_Base_SetConfig+0x138>)
 8009058:	4293      	cmp	r3, r2
 800905a:	d003      	beq.n	8009064 <TIM_Base_SetConfig+0x40>
 800905c:	687b      	ldr	r3, [r7, #4]
 800905e:	4a40      	ldr	r2, [pc, #256]	@ (8009160 <TIM_Base_SetConfig+0x13c>)
 8009060:	4293      	cmp	r3, r2
 8009062:	d108      	bne.n	8009076 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8009064:	68fb      	ldr	r3, [r7, #12]
 8009066:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800906a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800906c:	683b      	ldr	r3, [r7, #0]
 800906e:	685b      	ldr	r3, [r3, #4]
 8009070:	68fa      	ldr	r2, [r7, #12]
 8009072:	4313      	orrs	r3, r2
 8009074:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8009076:	687b      	ldr	r3, [r7, #4]
 8009078:	4a35      	ldr	r2, [pc, #212]	@ (8009150 <TIM_Base_SetConfig+0x12c>)
 800907a:	4293      	cmp	r3, r2
 800907c:	d02b      	beq.n	80090d6 <TIM_Base_SetConfig+0xb2>
 800907e:	687b      	ldr	r3, [r7, #4]
 8009080:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009084:	d027      	beq.n	80090d6 <TIM_Base_SetConfig+0xb2>
 8009086:	687b      	ldr	r3, [r7, #4]
 8009088:	4a32      	ldr	r2, [pc, #200]	@ (8009154 <TIM_Base_SetConfig+0x130>)
 800908a:	4293      	cmp	r3, r2
 800908c:	d023      	beq.n	80090d6 <TIM_Base_SetConfig+0xb2>
 800908e:	687b      	ldr	r3, [r7, #4]
 8009090:	4a31      	ldr	r2, [pc, #196]	@ (8009158 <TIM_Base_SetConfig+0x134>)
 8009092:	4293      	cmp	r3, r2
 8009094:	d01f      	beq.n	80090d6 <TIM_Base_SetConfig+0xb2>
 8009096:	687b      	ldr	r3, [r7, #4]
 8009098:	4a30      	ldr	r2, [pc, #192]	@ (800915c <TIM_Base_SetConfig+0x138>)
 800909a:	4293      	cmp	r3, r2
 800909c:	d01b      	beq.n	80090d6 <TIM_Base_SetConfig+0xb2>
 800909e:	687b      	ldr	r3, [r7, #4]
 80090a0:	4a2f      	ldr	r2, [pc, #188]	@ (8009160 <TIM_Base_SetConfig+0x13c>)
 80090a2:	4293      	cmp	r3, r2
 80090a4:	d017      	beq.n	80090d6 <TIM_Base_SetConfig+0xb2>
 80090a6:	687b      	ldr	r3, [r7, #4]
 80090a8:	4a2e      	ldr	r2, [pc, #184]	@ (8009164 <TIM_Base_SetConfig+0x140>)
 80090aa:	4293      	cmp	r3, r2
 80090ac:	d013      	beq.n	80090d6 <TIM_Base_SetConfig+0xb2>
 80090ae:	687b      	ldr	r3, [r7, #4]
 80090b0:	4a2d      	ldr	r2, [pc, #180]	@ (8009168 <TIM_Base_SetConfig+0x144>)
 80090b2:	4293      	cmp	r3, r2
 80090b4:	d00f      	beq.n	80090d6 <TIM_Base_SetConfig+0xb2>
 80090b6:	687b      	ldr	r3, [r7, #4]
 80090b8:	4a2c      	ldr	r2, [pc, #176]	@ (800916c <TIM_Base_SetConfig+0x148>)
 80090ba:	4293      	cmp	r3, r2
 80090bc:	d00b      	beq.n	80090d6 <TIM_Base_SetConfig+0xb2>
 80090be:	687b      	ldr	r3, [r7, #4]
 80090c0:	4a2b      	ldr	r2, [pc, #172]	@ (8009170 <TIM_Base_SetConfig+0x14c>)
 80090c2:	4293      	cmp	r3, r2
 80090c4:	d007      	beq.n	80090d6 <TIM_Base_SetConfig+0xb2>
 80090c6:	687b      	ldr	r3, [r7, #4]
 80090c8:	4a2a      	ldr	r2, [pc, #168]	@ (8009174 <TIM_Base_SetConfig+0x150>)
 80090ca:	4293      	cmp	r3, r2
 80090cc:	d003      	beq.n	80090d6 <TIM_Base_SetConfig+0xb2>
 80090ce:	687b      	ldr	r3, [r7, #4]
 80090d0:	4a29      	ldr	r2, [pc, #164]	@ (8009178 <TIM_Base_SetConfig+0x154>)
 80090d2:	4293      	cmp	r3, r2
 80090d4:	d108      	bne.n	80090e8 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80090d6:	68fb      	ldr	r3, [r7, #12]
 80090d8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80090dc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80090de:	683b      	ldr	r3, [r7, #0]
 80090e0:	68db      	ldr	r3, [r3, #12]
 80090e2:	68fa      	ldr	r2, [r7, #12]
 80090e4:	4313      	orrs	r3, r2
 80090e6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80090e8:	68fb      	ldr	r3, [r7, #12]
 80090ea:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80090ee:	683b      	ldr	r3, [r7, #0]
 80090f0:	695b      	ldr	r3, [r3, #20]
 80090f2:	4313      	orrs	r3, r2
 80090f4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80090f6:	687b      	ldr	r3, [r7, #4]
 80090f8:	68fa      	ldr	r2, [r7, #12]
 80090fa:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80090fc:	683b      	ldr	r3, [r7, #0]
 80090fe:	689a      	ldr	r2, [r3, #8]
 8009100:	687b      	ldr	r3, [r7, #4]
 8009102:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8009104:	683b      	ldr	r3, [r7, #0]
 8009106:	681a      	ldr	r2, [r3, #0]
 8009108:	687b      	ldr	r3, [r7, #4]
 800910a:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800910c:	687b      	ldr	r3, [r7, #4]
 800910e:	4a10      	ldr	r2, [pc, #64]	@ (8009150 <TIM_Base_SetConfig+0x12c>)
 8009110:	4293      	cmp	r3, r2
 8009112:	d003      	beq.n	800911c <TIM_Base_SetConfig+0xf8>
 8009114:	687b      	ldr	r3, [r7, #4]
 8009116:	4a12      	ldr	r2, [pc, #72]	@ (8009160 <TIM_Base_SetConfig+0x13c>)
 8009118:	4293      	cmp	r3, r2
 800911a:	d103      	bne.n	8009124 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800911c:	683b      	ldr	r3, [r7, #0]
 800911e:	691a      	ldr	r2, [r3, #16]
 8009120:	687b      	ldr	r3, [r7, #4]
 8009122:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8009124:	687b      	ldr	r3, [r7, #4]
 8009126:	2201      	movs	r2, #1
 8009128:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800912a:	687b      	ldr	r3, [r7, #4]
 800912c:	691b      	ldr	r3, [r3, #16]
 800912e:	f003 0301 	and.w	r3, r3, #1
 8009132:	2b01      	cmp	r3, #1
 8009134:	d105      	bne.n	8009142 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8009136:	687b      	ldr	r3, [r7, #4]
 8009138:	691b      	ldr	r3, [r3, #16]
 800913a:	f023 0201 	bic.w	r2, r3, #1
 800913e:	687b      	ldr	r3, [r7, #4]
 8009140:	611a      	str	r2, [r3, #16]
  }
}
 8009142:	bf00      	nop
 8009144:	3714      	adds	r7, #20
 8009146:	46bd      	mov	sp, r7
 8009148:	f85d 7b04 	ldr.w	r7, [sp], #4
 800914c:	4770      	bx	lr
 800914e:	bf00      	nop
 8009150:	40010000 	.word	0x40010000
 8009154:	40000400 	.word	0x40000400
 8009158:	40000800 	.word	0x40000800
 800915c:	40000c00 	.word	0x40000c00
 8009160:	40010400 	.word	0x40010400
 8009164:	40014000 	.word	0x40014000
 8009168:	40014400 	.word	0x40014400
 800916c:	40014800 	.word	0x40014800
 8009170:	40001800 	.word	0x40001800
 8009174:	40001c00 	.word	0x40001c00
 8009178:	40002000 	.word	0x40002000

0800917c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800917c:	b480      	push	{r7}
 800917e:	b087      	sub	sp, #28
 8009180:	af00      	add	r7, sp, #0
 8009182:	6078      	str	r0, [r7, #4]
 8009184:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009186:	687b      	ldr	r3, [r7, #4]
 8009188:	6a1b      	ldr	r3, [r3, #32]
 800918a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800918c:	687b      	ldr	r3, [r7, #4]
 800918e:	6a1b      	ldr	r3, [r3, #32]
 8009190:	f023 0201 	bic.w	r2, r3, #1
 8009194:	687b      	ldr	r3, [r7, #4]
 8009196:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009198:	687b      	ldr	r3, [r7, #4]
 800919a:	685b      	ldr	r3, [r3, #4]
 800919c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800919e:	687b      	ldr	r3, [r7, #4]
 80091a0:	699b      	ldr	r3, [r3, #24]
 80091a2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80091a4:	68fb      	ldr	r3, [r7, #12]
 80091a6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80091aa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80091ac:	68fb      	ldr	r3, [r7, #12]
 80091ae:	f023 0303 	bic.w	r3, r3, #3
 80091b2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80091b4:	683b      	ldr	r3, [r7, #0]
 80091b6:	681b      	ldr	r3, [r3, #0]
 80091b8:	68fa      	ldr	r2, [r7, #12]
 80091ba:	4313      	orrs	r3, r2
 80091bc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80091be:	697b      	ldr	r3, [r7, #20]
 80091c0:	f023 0302 	bic.w	r3, r3, #2
 80091c4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80091c6:	683b      	ldr	r3, [r7, #0]
 80091c8:	689b      	ldr	r3, [r3, #8]
 80091ca:	697a      	ldr	r2, [r7, #20]
 80091cc:	4313      	orrs	r3, r2
 80091ce:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80091d0:	687b      	ldr	r3, [r7, #4]
 80091d2:	4a20      	ldr	r2, [pc, #128]	@ (8009254 <TIM_OC1_SetConfig+0xd8>)
 80091d4:	4293      	cmp	r3, r2
 80091d6:	d003      	beq.n	80091e0 <TIM_OC1_SetConfig+0x64>
 80091d8:	687b      	ldr	r3, [r7, #4]
 80091da:	4a1f      	ldr	r2, [pc, #124]	@ (8009258 <TIM_OC1_SetConfig+0xdc>)
 80091dc:	4293      	cmp	r3, r2
 80091de:	d10c      	bne.n	80091fa <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80091e0:	697b      	ldr	r3, [r7, #20]
 80091e2:	f023 0308 	bic.w	r3, r3, #8
 80091e6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80091e8:	683b      	ldr	r3, [r7, #0]
 80091ea:	68db      	ldr	r3, [r3, #12]
 80091ec:	697a      	ldr	r2, [r7, #20]
 80091ee:	4313      	orrs	r3, r2
 80091f0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80091f2:	697b      	ldr	r3, [r7, #20]
 80091f4:	f023 0304 	bic.w	r3, r3, #4
 80091f8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80091fa:	687b      	ldr	r3, [r7, #4]
 80091fc:	4a15      	ldr	r2, [pc, #84]	@ (8009254 <TIM_OC1_SetConfig+0xd8>)
 80091fe:	4293      	cmp	r3, r2
 8009200:	d003      	beq.n	800920a <TIM_OC1_SetConfig+0x8e>
 8009202:	687b      	ldr	r3, [r7, #4]
 8009204:	4a14      	ldr	r2, [pc, #80]	@ (8009258 <TIM_OC1_SetConfig+0xdc>)
 8009206:	4293      	cmp	r3, r2
 8009208:	d111      	bne.n	800922e <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800920a:	693b      	ldr	r3, [r7, #16]
 800920c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8009210:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8009212:	693b      	ldr	r3, [r7, #16]
 8009214:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8009218:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800921a:	683b      	ldr	r3, [r7, #0]
 800921c:	695b      	ldr	r3, [r3, #20]
 800921e:	693a      	ldr	r2, [r7, #16]
 8009220:	4313      	orrs	r3, r2
 8009222:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8009224:	683b      	ldr	r3, [r7, #0]
 8009226:	699b      	ldr	r3, [r3, #24]
 8009228:	693a      	ldr	r2, [r7, #16]
 800922a:	4313      	orrs	r3, r2
 800922c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800922e:	687b      	ldr	r3, [r7, #4]
 8009230:	693a      	ldr	r2, [r7, #16]
 8009232:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8009234:	687b      	ldr	r3, [r7, #4]
 8009236:	68fa      	ldr	r2, [r7, #12]
 8009238:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800923a:	683b      	ldr	r3, [r7, #0]
 800923c:	685a      	ldr	r2, [r3, #4]
 800923e:	687b      	ldr	r3, [r7, #4]
 8009240:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009242:	687b      	ldr	r3, [r7, #4]
 8009244:	697a      	ldr	r2, [r7, #20]
 8009246:	621a      	str	r2, [r3, #32]
}
 8009248:	bf00      	nop
 800924a:	371c      	adds	r7, #28
 800924c:	46bd      	mov	sp, r7
 800924e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009252:	4770      	bx	lr
 8009254:	40010000 	.word	0x40010000
 8009258:	40010400 	.word	0x40010400

0800925c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800925c:	b480      	push	{r7}
 800925e:	b087      	sub	sp, #28
 8009260:	af00      	add	r7, sp, #0
 8009262:	6078      	str	r0, [r7, #4]
 8009264:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009266:	687b      	ldr	r3, [r7, #4]
 8009268:	6a1b      	ldr	r3, [r3, #32]
 800926a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800926c:	687b      	ldr	r3, [r7, #4]
 800926e:	6a1b      	ldr	r3, [r3, #32]
 8009270:	f023 0210 	bic.w	r2, r3, #16
 8009274:	687b      	ldr	r3, [r7, #4]
 8009276:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009278:	687b      	ldr	r3, [r7, #4]
 800927a:	685b      	ldr	r3, [r3, #4]
 800927c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800927e:	687b      	ldr	r3, [r7, #4]
 8009280:	699b      	ldr	r3, [r3, #24]
 8009282:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8009284:	68fb      	ldr	r3, [r7, #12]
 8009286:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800928a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800928c:	68fb      	ldr	r3, [r7, #12]
 800928e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8009292:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009294:	683b      	ldr	r3, [r7, #0]
 8009296:	681b      	ldr	r3, [r3, #0]
 8009298:	021b      	lsls	r3, r3, #8
 800929a:	68fa      	ldr	r2, [r7, #12]
 800929c:	4313      	orrs	r3, r2
 800929e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80092a0:	697b      	ldr	r3, [r7, #20]
 80092a2:	f023 0320 	bic.w	r3, r3, #32
 80092a6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80092a8:	683b      	ldr	r3, [r7, #0]
 80092aa:	689b      	ldr	r3, [r3, #8]
 80092ac:	011b      	lsls	r3, r3, #4
 80092ae:	697a      	ldr	r2, [r7, #20]
 80092b0:	4313      	orrs	r3, r2
 80092b2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80092b4:	687b      	ldr	r3, [r7, #4]
 80092b6:	4a22      	ldr	r2, [pc, #136]	@ (8009340 <TIM_OC2_SetConfig+0xe4>)
 80092b8:	4293      	cmp	r3, r2
 80092ba:	d003      	beq.n	80092c4 <TIM_OC2_SetConfig+0x68>
 80092bc:	687b      	ldr	r3, [r7, #4]
 80092be:	4a21      	ldr	r2, [pc, #132]	@ (8009344 <TIM_OC2_SetConfig+0xe8>)
 80092c0:	4293      	cmp	r3, r2
 80092c2:	d10d      	bne.n	80092e0 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80092c4:	697b      	ldr	r3, [r7, #20]
 80092c6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80092ca:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80092cc:	683b      	ldr	r3, [r7, #0]
 80092ce:	68db      	ldr	r3, [r3, #12]
 80092d0:	011b      	lsls	r3, r3, #4
 80092d2:	697a      	ldr	r2, [r7, #20]
 80092d4:	4313      	orrs	r3, r2
 80092d6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80092d8:	697b      	ldr	r3, [r7, #20]
 80092da:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80092de:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80092e0:	687b      	ldr	r3, [r7, #4]
 80092e2:	4a17      	ldr	r2, [pc, #92]	@ (8009340 <TIM_OC2_SetConfig+0xe4>)
 80092e4:	4293      	cmp	r3, r2
 80092e6:	d003      	beq.n	80092f0 <TIM_OC2_SetConfig+0x94>
 80092e8:	687b      	ldr	r3, [r7, #4]
 80092ea:	4a16      	ldr	r2, [pc, #88]	@ (8009344 <TIM_OC2_SetConfig+0xe8>)
 80092ec:	4293      	cmp	r3, r2
 80092ee:	d113      	bne.n	8009318 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80092f0:	693b      	ldr	r3, [r7, #16]
 80092f2:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80092f6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80092f8:	693b      	ldr	r3, [r7, #16]
 80092fa:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80092fe:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8009300:	683b      	ldr	r3, [r7, #0]
 8009302:	695b      	ldr	r3, [r3, #20]
 8009304:	009b      	lsls	r3, r3, #2
 8009306:	693a      	ldr	r2, [r7, #16]
 8009308:	4313      	orrs	r3, r2
 800930a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800930c:	683b      	ldr	r3, [r7, #0]
 800930e:	699b      	ldr	r3, [r3, #24]
 8009310:	009b      	lsls	r3, r3, #2
 8009312:	693a      	ldr	r2, [r7, #16]
 8009314:	4313      	orrs	r3, r2
 8009316:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009318:	687b      	ldr	r3, [r7, #4]
 800931a:	693a      	ldr	r2, [r7, #16]
 800931c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800931e:	687b      	ldr	r3, [r7, #4]
 8009320:	68fa      	ldr	r2, [r7, #12]
 8009322:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8009324:	683b      	ldr	r3, [r7, #0]
 8009326:	685a      	ldr	r2, [r3, #4]
 8009328:	687b      	ldr	r3, [r7, #4]
 800932a:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800932c:	687b      	ldr	r3, [r7, #4]
 800932e:	697a      	ldr	r2, [r7, #20]
 8009330:	621a      	str	r2, [r3, #32]
}
 8009332:	bf00      	nop
 8009334:	371c      	adds	r7, #28
 8009336:	46bd      	mov	sp, r7
 8009338:	f85d 7b04 	ldr.w	r7, [sp], #4
 800933c:	4770      	bx	lr
 800933e:	bf00      	nop
 8009340:	40010000 	.word	0x40010000
 8009344:	40010400 	.word	0x40010400

08009348 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8009348:	b480      	push	{r7}
 800934a:	b087      	sub	sp, #28
 800934c:	af00      	add	r7, sp, #0
 800934e:	6078      	str	r0, [r7, #4]
 8009350:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009352:	687b      	ldr	r3, [r7, #4]
 8009354:	6a1b      	ldr	r3, [r3, #32]
 8009356:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8009358:	687b      	ldr	r3, [r7, #4]
 800935a:	6a1b      	ldr	r3, [r3, #32]
 800935c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8009360:	687b      	ldr	r3, [r7, #4]
 8009362:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009364:	687b      	ldr	r3, [r7, #4]
 8009366:	685b      	ldr	r3, [r3, #4]
 8009368:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800936a:	687b      	ldr	r3, [r7, #4]
 800936c:	69db      	ldr	r3, [r3, #28]
 800936e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8009370:	68fb      	ldr	r3, [r7, #12]
 8009372:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009376:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8009378:	68fb      	ldr	r3, [r7, #12]
 800937a:	f023 0303 	bic.w	r3, r3, #3
 800937e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009380:	683b      	ldr	r3, [r7, #0]
 8009382:	681b      	ldr	r3, [r3, #0]
 8009384:	68fa      	ldr	r2, [r7, #12]
 8009386:	4313      	orrs	r3, r2
 8009388:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800938a:	697b      	ldr	r3, [r7, #20]
 800938c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8009390:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8009392:	683b      	ldr	r3, [r7, #0]
 8009394:	689b      	ldr	r3, [r3, #8]
 8009396:	021b      	lsls	r3, r3, #8
 8009398:	697a      	ldr	r2, [r7, #20]
 800939a:	4313      	orrs	r3, r2
 800939c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800939e:	687b      	ldr	r3, [r7, #4]
 80093a0:	4a21      	ldr	r2, [pc, #132]	@ (8009428 <TIM_OC3_SetConfig+0xe0>)
 80093a2:	4293      	cmp	r3, r2
 80093a4:	d003      	beq.n	80093ae <TIM_OC3_SetConfig+0x66>
 80093a6:	687b      	ldr	r3, [r7, #4]
 80093a8:	4a20      	ldr	r2, [pc, #128]	@ (800942c <TIM_OC3_SetConfig+0xe4>)
 80093aa:	4293      	cmp	r3, r2
 80093ac:	d10d      	bne.n	80093ca <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80093ae:	697b      	ldr	r3, [r7, #20]
 80093b0:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80093b4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80093b6:	683b      	ldr	r3, [r7, #0]
 80093b8:	68db      	ldr	r3, [r3, #12]
 80093ba:	021b      	lsls	r3, r3, #8
 80093bc:	697a      	ldr	r2, [r7, #20]
 80093be:	4313      	orrs	r3, r2
 80093c0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80093c2:	697b      	ldr	r3, [r7, #20]
 80093c4:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80093c8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80093ca:	687b      	ldr	r3, [r7, #4]
 80093cc:	4a16      	ldr	r2, [pc, #88]	@ (8009428 <TIM_OC3_SetConfig+0xe0>)
 80093ce:	4293      	cmp	r3, r2
 80093d0:	d003      	beq.n	80093da <TIM_OC3_SetConfig+0x92>
 80093d2:	687b      	ldr	r3, [r7, #4]
 80093d4:	4a15      	ldr	r2, [pc, #84]	@ (800942c <TIM_OC3_SetConfig+0xe4>)
 80093d6:	4293      	cmp	r3, r2
 80093d8:	d113      	bne.n	8009402 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80093da:	693b      	ldr	r3, [r7, #16]
 80093dc:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80093e0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80093e2:	693b      	ldr	r3, [r7, #16]
 80093e4:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80093e8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80093ea:	683b      	ldr	r3, [r7, #0]
 80093ec:	695b      	ldr	r3, [r3, #20]
 80093ee:	011b      	lsls	r3, r3, #4
 80093f0:	693a      	ldr	r2, [r7, #16]
 80093f2:	4313      	orrs	r3, r2
 80093f4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80093f6:	683b      	ldr	r3, [r7, #0]
 80093f8:	699b      	ldr	r3, [r3, #24]
 80093fa:	011b      	lsls	r3, r3, #4
 80093fc:	693a      	ldr	r2, [r7, #16]
 80093fe:	4313      	orrs	r3, r2
 8009400:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009402:	687b      	ldr	r3, [r7, #4]
 8009404:	693a      	ldr	r2, [r7, #16]
 8009406:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8009408:	687b      	ldr	r3, [r7, #4]
 800940a:	68fa      	ldr	r2, [r7, #12]
 800940c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800940e:	683b      	ldr	r3, [r7, #0]
 8009410:	685a      	ldr	r2, [r3, #4]
 8009412:	687b      	ldr	r3, [r7, #4]
 8009414:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009416:	687b      	ldr	r3, [r7, #4]
 8009418:	697a      	ldr	r2, [r7, #20]
 800941a:	621a      	str	r2, [r3, #32]
}
 800941c:	bf00      	nop
 800941e:	371c      	adds	r7, #28
 8009420:	46bd      	mov	sp, r7
 8009422:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009426:	4770      	bx	lr
 8009428:	40010000 	.word	0x40010000
 800942c:	40010400 	.word	0x40010400

08009430 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8009430:	b480      	push	{r7}
 8009432:	b087      	sub	sp, #28
 8009434:	af00      	add	r7, sp, #0
 8009436:	6078      	str	r0, [r7, #4]
 8009438:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800943a:	687b      	ldr	r3, [r7, #4]
 800943c:	6a1b      	ldr	r3, [r3, #32]
 800943e:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8009440:	687b      	ldr	r3, [r7, #4]
 8009442:	6a1b      	ldr	r3, [r3, #32]
 8009444:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8009448:	687b      	ldr	r3, [r7, #4]
 800944a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800944c:	687b      	ldr	r3, [r7, #4]
 800944e:	685b      	ldr	r3, [r3, #4]
 8009450:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8009452:	687b      	ldr	r3, [r7, #4]
 8009454:	69db      	ldr	r3, [r3, #28]
 8009456:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8009458:	68fb      	ldr	r3, [r7, #12]
 800945a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800945e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8009460:	68fb      	ldr	r3, [r7, #12]
 8009462:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8009466:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009468:	683b      	ldr	r3, [r7, #0]
 800946a:	681b      	ldr	r3, [r3, #0]
 800946c:	021b      	lsls	r3, r3, #8
 800946e:	68fa      	ldr	r2, [r7, #12]
 8009470:	4313      	orrs	r3, r2
 8009472:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8009474:	693b      	ldr	r3, [r7, #16]
 8009476:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800947a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800947c:	683b      	ldr	r3, [r7, #0]
 800947e:	689b      	ldr	r3, [r3, #8]
 8009480:	031b      	lsls	r3, r3, #12
 8009482:	693a      	ldr	r2, [r7, #16]
 8009484:	4313      	orrs	r3, r2
 8009486:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009488:	687b      	ldr	r3, [r7, #4]
 800948a:	4a12      	ldr	r2, [pc, #72]	@ (80094d4 <TIM_OC4_SetConfig+0xa4>)
 800948c:	4293      	cmp	r3, r2
 800948e:	d003      	beq.n	8009498 <TIM_OC4_SetConfig+0x68>
 8009490:	687b      	ldr	r3, [r7, #4]
 8009492:	4a11      	ldr	r2, [pc, #68]	@ (80094d8 <TIM_OC4_SetConfig+0xa8>)
 8009494:	4293      	cmp	r3, r2
 8009496:	d109      	bne.n	80094ac <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8009498:	697b      	ldr	r3, [r7, #20]
 800949a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800949e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80094a0:	683b      	ldr	r3, [r7, #0]
 80094a2:	695b      	ldr	r3, [r3, #20]
 80094a4:	019b      	lsls	r3, r3, #6
 80094a6:	697a      	ldr	r2, [r7, #20]
 80094a8:	4313      	orrs	r3, r2
 80094aa:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80094ac:	687b      	ldr	r3, [r7, #4]
 80094ae:	697a      	ldr	r2, [r7, #20]
 80094b0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80094b2:	687b      	ldr	r3, [r7, #4]
 80094b4:	68fa      	ldr	r2, [r7, #12]
 80094b6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80094b8:	683b      	ldr	r3, [r7, #0]
 80094ba:	685a      	ldr	r2, [r3, #4]
 80094bc:	687b      	ldr	r3, [r7, #4]
 80094be:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80094c0:	687b      	ldr	r3, [r7, #4]
 80094c2:	693a      	ldr	r2, [r7, #16]
 80094c4:	621a      	str	r2, [r3, #32]
}
 80094c6:	bf00      	nop
 80094c8:	371c      	adds	r7, #28
 80094ca:	46bd      	mov	sp, r7
 80094cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094d0:	4770      	bx	lr
 80094d2:	bf00      	nop
 80094d4:	40010000 	.word	0x40010000
 80094d8:	40010400 	.word	0x40010400

080094dc <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80094dc:	b480      	push	{r7}
 80094de:	b087      	sub	sp, #28
 80094e0:	af00      	add	r7, sp, #0
 80094e2:	60f8      	str	r0, [r7, #12]
 80094e4:	60b9      	str	r1, [r7, #8]
 80094e6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80094e8:	68fb      	ldr	r3, [r7, #12]
 80094ea:	6a1b      	ldr	r3, [r3, #32]
 80094ec:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80094ee:	68fb      	ldr	r3, [r7, #12]
 80094f0:	6a1b      	ldr	r3, [r3, #32]
 80094f2:	f023 0201 	bic.w	r2, r3, #1
 80094f6:	68fb      	ldr	r3, [r7, #12]
 80094f8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80094fa:	68fb      	ldr	r3, [r7, #12]
 80094fc:	699b      	ldr	r3, [r3, #24]
 80094fe:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8009500:	693b      	ldr	r3, [r7, #16]
 8009502:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8009506:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8009508:	687b      	ldr	r3, [r7, #4]
 800950a:	011b      	lsls	r3, r3, #4
 800950c:	693a      	ldr	r2, [r7, #16]
 800950e:	4313      	orrs	r3, r2
 8009510:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8009512:	697b      	ldr	r3, [r7, #20]
 8009514:	f023 030a 	bic.w	r3, r3, #10
 8009518:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800951a:	697a      	ldr	r2, [r7, #20]
 800951c:	68bb      	ldr	r3, [r7, #8]
 800951e:	4313      	orrs	r3, r2
 8009520:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8009522:	68fb      	ldr	r3, [r7, #12]
 8009524:	693a      	ldr	r2, [r7, #16]
 8009526:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009528:	68fb      	ldr	r3, [r7, #12]
 800952a:	697a      	ldr	r2, [r7, #20]
 800952c:	621a      	str	r2, [r3, #32]
}
 800952e:	bf00      	nop
 8009530:	371c      	adds	r7, #28
 8009532:	46bd      	mov	sp, r7
 8009534:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009538:	4770      	bx	lr

0800953a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800953a:	b480      	push	{r7}
 800953c:	b087      	sub	sp, #28
 800953e:	af00      	add	r7, sp, #0
 8009540:	60f8      	str	r0, [r7, #12]
 8009542:	60b9      	str	r1, [r7, #8]
 8009544:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8009546:	68fb      	ldr	r3, [r7, #12]
 8009548:	6a1b      	ldr	r3, [r3, #32]
 800954a:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800954c:	68fb      	ldr	r3, [r7, #12]
 800954e:	6a1b      	ldr	r3, [r3, #32]
 8009550:	f023 0210 	bic.w	r2, r3, #16
 8009554:	68fb      	ldr	r3, [r7, #12]
 8009556:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8009558:	68fb      	ldr	r3, [r7, #12]
 800955a:	699b      	ldr	r3, [r3, #24]
 800955c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800955e:	693b      	ldr	r3, [r7, #16]
 8009560:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8009564:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8009566:	687b      	ldr	r3, [r7, #4]
 8009568:	031b      	lsls	r3, r3, #12
 800956a:	693a      	ldr	r2, [r7, #16]
 800956c:	4313      	orrs	r3, r2
 800956e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8009570:	697b      	ldr	r3, [r7, #20]
 8009572:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8009576:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8009578:	68bb      	ldr	r3, [r7, #8]
 800957a:	011b      	lsls	r3, r3, #4
 800957c:	697a      	ldr	r2, [r7, #20]
 800957e:	4313      	orrs	r3, r2
 8009580:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8009582:	68fb      	ldr	r3, [r7, #12]
 8009584:	693a      	ldr	r2, [r7, #16]
 8009586:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009588:	68fb      	ldr	r3, [r7, #12]
 800958a:	697a      	ldr	r2, [r7, #20]
 800958c:	621a      	str	r2, [r3, #32]
}
 800958e:	bf00      	nop
 8009590:	371c      	adds	r7, #28
 8009592:	46bd      	mov	sp, r7
 8009594:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009598:	4770      	bx	lr

0800959a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800959a:	b480      	push	{r7}
 800959c:	b085      	sub	sp, #20
 800959e:	af00      	add	r7, sp, #0
 80095a0:	6078      	str	r0, [r7, #4]
 80095a2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80095a4:	687b      	ldr	r3, [r7, #4]
 80095a6:	689b      	ldr	r3, [r3, #8]
 80095a8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80095aa:	68fb      	ldr	r3, [r7, #12]
 80095ac:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80095b0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80095b2:	683a      	ldr	r2, [r7, #0]
 80095b4:	68fb      	ldr	r3, [r7, #12]
 80095b6:	4313      	orrs	r3, r2
 80095b8:	f043 0307 	orr.w	r3, r3, #7
 80095bc:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80095be:	687b      	ldr	r3, [r7, #4]
 80095c0:	68fa      	ldr	r2, [r7, #12]
 80095c2:	609a      	str	r2, [r3, #8]
}
 80095c4:	bf00      	nop
 80095c6:	3714      	adds	r7, #20
 80095c8:	46bd      	mov	sp, r7
 80095ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095ce:	4770      	bx	lr

080095d0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80095d0:	b480      	push	{r7}
 80095d2:	b087      	sub	sp, #28
 80095d4:	af00      	add	r7, sp, #0
 80095d6:	60f8      	str	r0, [r7, #12]
 80095d8:	60b9      	str	r1, [r7, #8]
 80095da:	607a      	str	r2, [r7, #4]
 80095dc:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80095de:	68fb      	ldr	r3, [r7, #12]
 80095e0:	689b      	ldr	r3, [r3, #8]
 80095e2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80095e4:	697b      	ldr	r3, [r7, #20]
 80095e6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80095ea:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80095ec:	683b      	ldr	r3, [r7, #0]
 80095ee:	021a      	lsls	r2, r3, #8
 80095f0:	687b      	ldr	r3, [r7, #4]
 80095f2:	431a      	orrs	r2, r3
 80095f4:	68bb      	ldr	r3, [r7, #8]
 80095f6:	4313      	orrs	r3, r2
 80095f8:	697a      	ldr	r2, [r7, #20]
 80095fa:	4313      	orrs	r3, r2
 80095fc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80095fe:	68fb      	ldr	r3, [r7, #12]
 8009600:	697a      	ldr	r2, [r7, #20]
 8009602:	609a      	str	r2, [r3, #8]
}
 8009604:	bf00      	nop
 8009606:	371c      	adds	r7, #28
 8009608:	46bd      	mov	sp, r7
 800960a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800960e:	4770      	bx	lr

08009610 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8009610:	b480      	push	{r7}
 8009612:	b087      	sub	sp, #28
 8009614:	af00      	add	r7, sp, #0
 8009616:	60f8      	str	r0, [r7, #12]
 8009618:	60b9      	str	r1, [r7, #8]
 800961a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800961c:	68bb      	ldr	r3, [r7, #8]
 800961e:	f003 031f 	and.w	r3, r3, #31
 8009622:	2201      	movs	r2, #1
 8009624:	fa02 f303 	lsl.w	r3, r2, r3
 8009628:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800962a:	68fb      	ldr	r3, [r7, #12]
 800962c:	6a1a      	ldr	r2, [r3, #32]
 800962e:	697b      	ldr	r3, [r7, #20]
 8009630:	43db      	mvns	r3, r3
 8009632:	401a      	ands	r2, r3
 8009634:	68fb      	ldr	r3, [r7, #12]
 8009636:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8009638:	68fb      	ldr	r3, [r7, #12]
 800963a:	6a1a      	ldr	r2, [r3, #32]
 800963c:	68bb      	ldr	r3, [r7, #8]
 800963e:	f003 031f 	and.w	r3, r3, #31
 8009642:	6879      	ldr	r1, [r7, #4]
 8009644:	fa01 f303 	lsl.w	r3, r1, r3
 8009648:	431a      	orrs	r2, r3
 800964a:	68fb      	ldr	r3, [r7, #12]
 800964c:	621a      	str	r2, [r3, #32]
}
 800964e:	bf00      	nop
 8009650:	371c      	adds	r7, #28
 8009652:	46bd      	mov	sp, r7
 8009654:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009658:	4770      	bx	lr
	...

0800965c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800965c:	b480      	push	{r7}
 800965e:	b085      	sub	sp, #20
 8009660:	af00      	add	r7, sp, #0
 8009662:	6078      	str	r0, [r7, #4]
 8009664:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8009666:	687b      	ldr	r3, [r7, #4]
 8009668:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800966c:	2b01      	cmp	r3, #1
 800966e:	d101      	bne.n	8009674 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8009670:	2302      	movs	r3, #2
 8009672:	e05a      	b.n	800972a <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8009674:	687b      	ldr	r3, [r7, #4]
 8009676:	2201      	movs	r2, #1
 8009678:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800967c:	687b      	ldr	r3, [r7, #4]
 800967e:	2202      	movs	r2, #2
 8009680:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8009684:	687b      	ldr	r3, [r7, #4]
 8009686:	681b      	ldr	r3, [r3, #0]
 8009688:	685b      	ldr	r3, [r3, #4]
 800968a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800968c:	687b      	ldr	r3, [r7, #4]
 800968e:	681b      	ldr	r3, [r3, #0]
 8009690:	689b      	ldr	r3, [r3, #8]
 8009692:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8009694:	68fb      	ldr	r3, [r7, #12]
 8009696:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800969a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800969c:	683b      	ldr	r3, [r7, #0]
 800969e:	681b      	ldr	r3, [r3, #0]
 80096a0:	68fa      	ldr	r2, [r7, #12]
 80096a2:	4313      	orrs	r3, r2
 80096a4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80096a6:	687b      	ldr	r3, [r7, #4]
 80096a8:	681b      	ldr	r3, [r3, #0]
 80096aa:	68fa      	ldr	r2, [r7, #12]
 80096ac:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80096ae:	687b      	ldr	r3, [r7, #4]
 80096b0:	681b      	ldr	r3, [r3, #0]
 80096b2:	4a21      	ldr	r2, [pc, #132]	@ (8009738 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 80096b4:	4293      	cmp	r3, r2
 80096b6:	d022      	beq.n	80096fe <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80096b8:	687b      	ldr	r3, [r7, #4]
 80096ba:	681b      	ldr	r3, [r3, #0]
 80096bc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80096c0:	d01d      	beq.n	80096fe <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80096c2:	687b      	ldr	r3, [r7, #4]
 80096c4:	681b      	ldr	r3, [r3, #0]
 80096c6:	4a1d      	ldr	r2, [pc, #116]	@ (800973c <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 80096c8:	4293      	cmp	r3, r2
 80096ca:	d018      	beq.n	80096fe <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80096cc:	687b      	ldr	r3, [r7, #4]
 80096ce:	681b      	ldr	r3, [r3, #0]
 80096d0:	4a1b      	ldr	r2, [pc, #108]	@ (8009740 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 80096d2:	4293      	cmp	r3, r2
 80096d4:	d013      	beq.n	80096fe <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80096d6:	687b      	ldr	r3, [r7, #4]
 80096d8:	681b      	ldr	r3, [r3, #0]
 80096da:	4a1a      	ldr	r2, [pc, #104]	@ (8009744 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 80096dc:	4293      	cmp	r3, r2
 80096de:	d00e      	beq.n	80096fe <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80096e0:	687b      	ldr	r3, [r7, #4]
 80096e2:	681b      	ldr	r3, [r3, #0]
 80096e4:	4a18      	ldr	r2, [pc, #96]	@ (8009748 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80096e6:	4293      	cmp	r3, r2
 80096e8:	d009      	beq.n	80096fe <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80096ea:	687b      	ldr	r3, [r7, #4]
 80096ec:	681b      	ldr	r3, [r3, #0]
 80096ee:	4a17      	ldr	r2, [pc, #92]	@ (800974c <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80096f0:	4293      	cmp	r3, r2
 80096f2:	d004      	beq.n	80096fe <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80096f4:	687b      	ldr	r3, [r7, #4]
 80096f6:	681b      	ldr	r3, [r3, #0]
 80096f8:	4a15      	ldr	r2, [pc, #84]	@ (8009750 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80096fa:	4293      	cmp	r3, r2
 80096fc:	d10c      	bne.n	8009718 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80096fe:	68bb      	ldr	r3, [r7, #8]
 8009700:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8009704:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8009706:	683b      	ldr	r3, [r7, #0]
 8009708:	685b      	ldr	r3, [r3, #4]
 800970a:	68ba      	ldr	r2, [r7, #8]
 800970c:	4313      	orrs	r3, r2
 800970e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8009710:	687b      	ldr	r3, [r7, #4]
 8009712:	681b      	ldr	r3, [r3, #0]
 8009714:	68ba      	ldr	r2, [r7, #8]
 8009716:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8009718:	687b      	ldr	r3, [r7, #4]
 800971a:	2201      	movs	r2, #1
 800971c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8009720:	687b      	ldr	r3, [r7, #4]
 8009722:	2200      	movs	r2, #0
 8009724:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8009728:	2300      	movs	r3, #0
}
 800972a:	4618      	mov	r0, r3
 800972c:	3714      	adds	r7, #20
 800972e:	46bd      	mov	sp, r7
 8009730:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009734:	4770      	bx	lr
 8009736:	bf00      	nop
 8009738:	40010000 	.word	0x40010000
 800973c:	40000400 	.word	0x40000400
 8009740:	40000800 	.word	0x40000800
 8009744:	40000c00 	.word	0x40000c00
 8009748:	40010400 	.word	0x40010400
 800974c:	40014000 	.word	0x40014000
 8009750:	40001800 	.word	0x40001800

08009754 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8009754:	b480      	push	{r7}
 8009756:	b085      	sub	sp, #20
 8009758:	af00      	add	r7, sp, #0
 800975a:	6078      	str	r0, [r7, #4]
 800975c:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800975e:	2300      	movs	r3, #0
 8009760:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8009762:	687b      	ldr	r3, [r7, #4]
 8009764:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8009768:	2b01      	cmp	r3, #1
 800976a:	d101      	bne.n	8009770 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800976c:	2302      	movs	r3, #2
 800976e:	e03d      	b.n	80097ec <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8009770:	687b      	ldr	r3, [r7, #4]
 8009772:	2201      	movs	r2, #1
 8009774:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8009778:	68fb      	ldr	r3, [r7, #12]
 800977a:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 800977e:	683b      	ldr	r3, [r7, #0]
 8009780:	68db      	ldr	r3, [r3, #12]
 8009782:	4313      	orrs	r3, r2
 8009784:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8009786:	68fb      	ldr	r3, [r7, #12]
 8009788:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800978c:	683b      	ldr	r3, [r7, #0]
 800978e:	689b      	ldr	r3, [r3, #8]
 8009790:	4313      	orrs	r3, r2
 8009792:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8009794:	68fb      	ldr	r3, [r7, #12]
 8009796:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 800979a:	683b      	ldr	r3, [r7, #0]
 800979c:	685b      	ldr	r3, [r3, #4]
 800979e:	4313      	orrs	r3, r2
 80097a0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80097a2:	68fb      	ldr	r3, [r7, #12]
 80097a4:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 80097a8:	683b      	ldr	r3, [r7, #0]
 80097aa:	681b      	ldr	r3, [r3, #0]
 80097ac:	4313      	orrs	r3, r2
 80097ae:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80097b0:	68fb      	ldr	r3, [r7, #12]
 80097b2:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80097b6:	683b      	ldr	r3, [r7, #0]
 80097b8:	691b      	ldr	r3, [r3, #16]
 80097ba:	4313      	orrs	r3, r2
 80097bc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80097be:	68fb      	ldr	r3, [r7, #12]
 80097c0:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 80097c4:	683b      	ldr	r3, [r7, #0]
 80097c6:	695b      	ldr	r3, [r3, #20]
 80097c8:	4313      	orrs	r3, r2
 80097ca:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80097cc:	68fb      	ldr	r3, [r7, #12]
 80097ce:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 80097d2:	683b      	ldr	r3, [r7, #0]
 80097d4:	69db      	ldr	r3, [r3, #28]
 80097d6:	4313      	orrs	r3, r2
 80097d8:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80097da:	687b      	ldr	r3, [r7, #4]
 80097dc:	681b      	ldr	r3, [r3, #0]
 80097de:	68fa      	ldr	r2, [r7, #12]
 80097e0:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 80097e2:	687b      	ldr	r3, [r7, #4]
 80097e4:	2200      	movs	r2, #0
 80097e6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80097ea:	2300      	movs	r3, #0
}
 80097ec:	4618      	mov	r0, r3
 80097ee:	3714      	adds	r7, #20
 80097f0:	46bd      	mov	sp, r7
 80097f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097f6:	4770      	bx	lr

080097f8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80097f8:	b580      	push	{r7, lr}
 80097fa:	b082      	sub	sp, #8
 80097fc:	af00      	add	r7, sp, #0
 80097fe:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8009800:	687b      	ldr	r3, [r7, #4]
 8009802:	2b00      	cmp	r3, #0
 8009804:	d101      	bne.n	800980a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8009806:	2301      	movs	r3, #1
 8009808:	e042      	b.n	8009890 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800980a:	687b      	ldr	r3, [r7, #4]
 800980c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009810:	b2db      	uxtb	r3, r3
 8009812:	2b00      	cmp	r3, #0
 8009814:	d106      	bne.n	8009824 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8009816:	687b      	ldr	r3, [r7, #4]
 8009818:	2200      	movs	r2, #0
 800981a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800981e:	6878      	ldr	r0, [r7, #4]
 8009820:	f7fa ff6e 	bl	8004700 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8009824:	687b      	ldr	r3, [r7, #4]
 8009826:	2224      	movs	r2, #36	@ 0x24
 8009828:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800982c:	687b      	ldr	r3, [r7, #4]
 800982e:	681b      	ldr	r3, [r3, #0]
 8009830:	68da      	ldr	r2, [r3, #12]
 8009832:	687b      	ldr	r3, [r7, #4]
 8009834:	681b      	ldr	r3, [r3, #0]
 8009836:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800983a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800983c:	6878      	ldr	r0, [r7, #4]
 800983e:	f000 ff77 	bl	800a730 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8009842:	687b      	ldr	r3, [r7, #4]
 8009844:	681b      	ldr	r3, [r3, #0]
 8009846:	691a      	ldr	r2, [r3, #16]
 8009848:	687b      	ldr	r3, [r7, #4]
 800984a:	681b      	ldr	r3, [r3, #0]
 800984c:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8009850:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8009852:	687b      	ldr	r3, [r7, #4]
 8009854:	681b      	ldr	r3, [r3, #0]
 8009856:	695a      	ldr	r2, [r3, #20]
 8009858:	687b      	ldr	r3, [r7, #4]
 800985a:	681b      	ldr	r3, [r3, #0]
 800985c:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8009860:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8009862:	687b      	ldr	r3, [r7, #4]
 8009864:	681b      	ldr	r3, [r3, #0]
 8009866:	68da      	ldr	r2, [r3, #12]
 8009868:	687b      	ldr	r3, [r7, #4]
 800986a:	681b      	ldr	r3, [r3, #0]
 800986c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8009870:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009872:	687b      	ldr	r3, [r7, #4]
 8009874:	2200      	movs	r2, #0
 8009876:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8009878:	687b      	ldr	r3, [r7, #4]
 800987a:	2220      	movs	r2, #32
 800987c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8009880:	687b      	ldr	r3, [r7, #4]
 8009882:	2220      	movs	r2, #32
 8009884:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009888:	687b      	ldr	r3, [r7, #4]
 800988a:	2200      	movs	r2, #0
 800988c:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800988e:	2300      	movs	r3, #0
}
 8009890:	4618      	mov	r0, r3
 8009892:	3708      	adds	r7, #8
 8009894:	46bd      	mov	sp, r7
 8009896:	bd80      	pop	{r7, pc}

08009898 <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8009898:	b580      	push	{r7, lr}
 800989a:	b08c      	sub	sp, #48	@ 0x30
 800989c:	af00      	add	r7, sp, #0
 800989e:	60f8      	str	r0, [r7, #12]
 80098a0:	60b9      	str	r1, [r7, #8]
 80098a2:	4613      	mov	r3, r2
 80098a4:	80fb      	strh	r3, [r7, #6]
  const uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80098a6:	68fb      	ldr	r3, [r7, #12]
 80098a8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80098ac:	b2db      	uxtb	r3, r3
 80098ae:	2b20      	cmp	r3, #32
 80098b0:	d156      	bne.n	8009960 <HAL_UART_Transmit_DMA+0xc8>
  {
    if ((pData == NULL) || (Size == 0U))
 80098b2:	68bb      	ldr	r3, [r7, #8]
 80098b4:	2b00      	cmp	r3, #0
 80098b6:	d002      	beq.n	80098be <HAL_UART_Transmit_DMA+0x26>
 80098b8:	88fb      	ldrh	r3, [r7, #6]
 80098ba:	2b00      	cmp	r3, #0
 80098bc:	d101      	bne.n	80098c2 <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 80098be:	2301      	movs	r3, #1
 80098c0:	e04f      	b.n	8009962 <HAL_UART_Transmit_DMA+0xca>
    }

    huart->pTxBuffPtr = pData;
 80098c2:	68ba      	ldr	r2, [r7, #8]
 80098c4:	68fb      	ldr	r3, [r7, #12]
 80098c6:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 80098c8:	68fb      	ldr	r3, [r7, #12]
 80098ca:	88fa      	ldrh	r2, [r7, #6]
 80098cc:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 80098ce:	68fb      	ldr	r3, [r7, #12]
 80098d0:	88fa      	ldrh	r2, [r7, #6]
 80098d2:	84da      	strh	r2, [r3, #38]	@ 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80098d4:	68fb      	ldr	r3, [r7, #12]
 80098d6:	2200      	movs	r2, #0
 80098d8:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80098da:	68fb      	ldr	r3, [r7, #12]
 80098dc:	2221      	movs	r2, #33	@ 0x21
 80098de:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 80098e2:	68fb      	ldr	r3, [r7, #12]
 80098e4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80098e6:	4a21      	ldr	r2, [pc, #132]	@ (800996c <HAL_UART_Transmit_DMA+0xd4>)
 80098e8:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 80098ea:	68fb      	ldr	r3, [r7, #12]
 80098ec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80098ee:	4a20      	ldr	r2, [pc, #128]	@ (8009970 <HAL_UART_Transmit_DMA+0xd8>)
 80098f0:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 80098f2:	68fb      	ldr	r3, [r7, #12]
 80098f4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80098f6:	4a1f      	ldr	r2, [pc, #124]	@ (8009974 <HAL_UART_Transmit_DMA+0xdc>)
 80098f8:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 80098fa:	68fb      	ldr	r3, [r7, #12]
 80098fc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80098fe:	2200      	movs	r2, #0
 8009900:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Enable the UART transmit DMA stream */
    tmp = (const uint32_t *)&pData;
 8009902:	f107 0308 	add.w	r3, r7, #8
 8009906:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_DMA_Start_IT(huart->hdmatx, *(const uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size);
 8009908:	68fb      	ldr	r3, [r7, #12]
 800990a:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 800990c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800990e:	6819      	ldr	r1, [r3, #0]
 8009910:	68fb      	ldr	r3, [r7, #12]
 8009912:	681b      	ldr	r3, [r3, #0]
 8009914:	3304      	adds	r3, #4
 8009916:	461a      	mov	r2, r3
 8009918:	88fb      	ldrh	r3, [r7, #6]
 800991a:	f7fc fadf 	bl	8005edc <HAL_DMA_Start_IT>

    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 800991e:	68fb      	ldr	r3, [r7, #12]
 8009920:	681b      	ldr	r3, [r3, #0]
 8009922:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8009926:	601a      	str	r2, [r3, #0]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8009928:	68fb      	ldr	r3, [r7, #12]
 800992a:	681b      	ldr	r3, [r3, #0]
 800992c:	3314      	adds	r3, #20
 800992e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009930:	69bb      	ldr	r3, [r7, #24]
 8009932:	e853 3f00 	ldrex	r3, [r3]
 8009936:	617b      	str	r3, [r7, #20]
   return(result);
 8009938:	697b      	ldr	r3, [r7, #20]
 800993a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800993e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8009940:	68fb      	ldr	r3, [r7, #12]
 8009942:	681b      	ldr	r3, [r3, #0]
 8009944:	3314      	adds	r3, #20
 8009946:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8009948:	627a      	str	r2, [r7, #36]	@ 0x24
 800994a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800994c:	6a39      	ldr	r1, [r7, #32]
 800994e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009950:	e841 2300 	strex	r3, r2, [r1]
 8009954:	61fb      	str	r3, [r7, #28]
   return(result);
 8009956:	69fb      	ldr	r3, [r7, #28]
 8009958:	2b00      	cmp	r3, #0
 800995a:	d1e5      	bne.n	8009928 <HAL_UART_Transmit_DMA+0x90>

    return HAL_OK;
 800995c:	2300      	movs	r3, #0
 800995e:	e000      	b.n	8009962 <HAL_UART_Transmit_DMA+0xca>
  }
  else
  {
    return HAL_BUSY;
 8009960:	2302      	movs	r3, #2
  }
}
 8009962:	4618      	mov	r0, r3
 8009964:	3730      	adds	r7, #48	@ 0x30
 8009966:	46bd      	mov	sp, r7
 8009968:	bd80      	pop	{r7, pc}
 800996a:	bf00      	nop
 800996c:	08009fbd 	.word	0x08009fbd
 8009970:	0800a057 	.word	0x0800a057
 8009974:	0800a1db 	.word	0x0800a1db

08009978 <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8009978:	b580      	push	{r7, lr}
 800997a:	b08c      	sub	sp, #48	@ 0x30
 800997c:	af00      	add	r7, sp, #0
 800997e:	60f8      	str	r0, [r7, #12]
 8009980:	60b9      	str	r1, [r7, #8]
 8009982:	4613      	mov	r3, r2
 8009984:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8009986:	68fb      	ldr	r3, [r7, #12]
 8009988:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800998c:	b2db      	uxtb	r3, r3
 800998e:	2b20      	cmp	r3, #32
 8009990:	d14a      	bne.n	8009a28 <HAL_UARTEx_ReceiveToIdle_DMA+0xb0>
  {
    if ((pData == NULL) || (Size == 0U))
 8009992:	68bb      	ldr	r3, [r7, #8]
 8009994:	2b00      	cmp	r3, #0
 8009996:	d002      	beq.n	800999e <HAL_UARTEx_ReceiveToIdle_DMA+0x26>
 8009998:	88fb      	ldrh	r3, [r7, #6]
 800999a:	2b00      	cmp	r3, #0
 800999c:	d101      	bne.n	80099a2 <HAL_UARTEx_ReceiveToIdle_DMA+0x2a>
    {
      return HAL_ERROR;
 800999e:	2301      	movs	r3, #1
 80099a0:	e043      	b.n	8009a2a <HAL_UARTEx_ReceiveToIdle_DMA+0xb2>
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 80099a2:	68fb      	ldr	r3, [r7, #12]
 80099a4:	2201      	movs	r2, #1
 80099a6:	631a      	str	r2, [r3, #48]	@ 0x30
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 80099a8:	68fb      	ldr	r3, [r7, #12]
 80099aa:	2200      	movs	r2, #0
 80099ac:	635a      	str	r2, [r3, #52]	@ 0x34

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 80099ae:	88fb      	ldrh	r3, [r7, #6]
 80099b0:	461a      	mov	r2, r3
 80099b2:	68b9      	ldr	r1, [r7, #8]
 80099b4:	68f8      	ldr	r0, [r7, #12]
 80099b6:	f000 fc5b 	bl	800a270 <UART_Start_Receive_DMA>
 80099ba:	4603      	mov	r3, r0
 80099bc:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 80099c0:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80099c4:	2b00      	cmp	r3, #0
 80099c6:	d12c      	bne.n	8009a22 <HAL_UARTEx_ReceiveToIdle_DMA+0xaa>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80099c8:	68fb      	ldr	r3, [r7, #12]
 80099ca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80099cc:	2b01      	cmp	r3, #1
 80099ce:	d125      	bne.n	8009a1c <HAL_UARTEx_ReceiveToIdle_DMA+0xa4>
      {
        __HAL_UART_CLEAR_IDLEFLAG(huart);
 80099d0:	2300      	movs	r3, #0
 80099d2:	613b      	str	r3, [r7, #16]
 80099d4:	68fb      	ldr	r3, [r7, #12]
 80099d6:	681b      	ldr	r3, [r3, #0]
 80099d8:	681b      	ldr	r3, [r3, #0]
 80099da:	613b      	str	r3, [r7, #16]
 80099dc:	68fb      	ldr	r3, [r7, #12]
 80099de:	681b      	ldr	r3, [r3, #0]
 80099e0:	685b      	ldr	r3, [r3, #4]
 80099e2:	613b      	str	r3, [r7, #16]
 80099e4:	693b      	ldr	r3, [r7, #16]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80099e6:	68fb      	ldr	r3, [r7, #12]
 80099e8:	681b      	ldr	r3, [r3, #0]
 80099ea:	330c      	adds	r3, #12
 80099ec:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80099ee:	69bb      	ldr	r3, [r7, #24]
 80099f0:	e853 3f00 	ldrex	r3, [r3]
 80099f4:	617b      	str	r3, [r7, #20]
   return(result);
 80099f6:	697b      	ldr	r3, [r7, #20]
 80099f8:	f043 0310 	orr.w	r3, r3, #16
 80099fc:	62bb      	str	r3, [r7, #40]	@ 0x28
 80099fe:	68fb      	ldr	r3, [r7, #12]
 8009a00:	681b      	ldr	r3, [r3, #0]
 8009a02:	330c      	adds	r3, #12
 8009a04:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8009a06:	627a      	str	r2, [r7, #36]	@ 0x24
 8009a08:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009a0a:	6a39      	ldr	r1, [r7, #32]
 8009a0c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009a0e:	e841 2300 	strex	r3, r2, [r1]
 8009a12:	61fb      	str	r3, [r7, #28]
   return(result);
 8009a14:	69fb      	ldr	r3, [r7, #28]
 8009a16:	2b00      	cmp	r3, #0
 8009a18:	d1e5      	bne.n	80099e6 <HAL_UARTEx_ReceiveToIdle_DMA+0x6e>
 8009a1a:	e002      	b.n	8009a22 <HAL_UARTEx_ReceiveToIdle_DMA+0xaa>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 8009a1c:	2301      	movs	r3, #1
 8009a1e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }

    return status;
 8009a22:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8009a26:	e000      	b.n	8009a2a <HAL_UARTEx_ReceiveToIdle_DMA+0xb2>
  }
  else
  {
    return HAL_BUSY;
 8009a28:	2302      	movs	r3, #2
  }
}
 8009a2a:	4618      	mov	r0, r3
 8009a2c:	3730      	adds	r7, #48	@ 0x30
 8009a2e:	46bd      	mov	sp, r7
 8009a30:	bd80      	pop	{r7, pc}
	...

08009a34 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8009a34:	b580      	push	{r7, lr}
 8009a36:	b0ba      	sub	sp, #232	@ 0xe8
 8009a38:	af00      	add	r7, sp, #0
 8009a3a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8009a3c:	687b      	ldr	r3, [r7, #4]
 8009a3e:	681b      	ldr	r3, [r3, #0]
 8009a40:	681b      	ldr	r3, [r3, #0]
 8009a42:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8009a46:	687b      	ldr	r3, [r7, #4]
 8009a48:	681b      	ldr	r3, [r3, #0]
 8009a4a:	68db      	ldr	r3, [r3, #12]
 8009a4c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8009a50:	687b      	ldr	r3, [r7, #4]
 8009a52:	681b      	ldr	r3, [r3, #0]
 8009a54:	695b      	ldr	r3, [r3, #20]
 8009a56:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8009a5a:	2300      	movs	r3, #0
 8009a5c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8009a60:	2300      	movs	r3, #0
 8009a62:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8009a66:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009a6a:	f003 030f 	and.w	r3, r3, #15
 8009a6e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8009a72:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8009a76:	2b00      	cmp	r3, #0
 8009a78:	d10f      	bne.n	8009a9a <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8009a7a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009a7e:	f003 0320 	and.w	r3, r3, #32
 8009a82:	2b00      	cmp	r3, #0
 8009a84:	d009      	beq.n	8009a9a <HAL_UART_IRQHandler+0x66>
 8009a86:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009a8a:	f003 0320 	and.w	r3, r3, #32
 8009a8e:	2b00      	cmp	r3, #0
 8009a90:	d003      	beq.n	8009a9a <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8009a92:	6878      	ldr	r0, [r7, #4]
 8009a94:	f000 fd8d 	bl	800a5b2 <UART_Receive_IT>
      return;
 8009a98:	e25b      	b.n	8009f52 <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8009a9a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8009a9e:	2b00      	cmp	r3, #0
 8009aa0:	f000 80de 	beq.w	8009c60 <HAL_UART_IRQHandler+0x22c>
 8009aa4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8009aa8:	f003 0301 	and.w	r3, r3, #1
 8009aac:	2b00      	cmp	r3, #0
 8009aae:	d106      	bne.n	8009abe <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8009ab0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009ab4:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8009ab8:	2b00      	cmp	r3, #0
 8009aba:	f000 80d1 	beq.w	8009c60 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8009abe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009ac2:	f003 0301 	and.w	r3, r3, #1
 8009ac6:	2b00      	cmp	r3, #0
 8009ac8:	d00b      	beq.n	8009ae2 <HAL_UART_IRQHandler+0xae>
 8009aca:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009ace:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009ad2:	2b00      	cmp	r3, #0
 8009ad4:	d005      	beq.n	8009ae2 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8009ad6:	687b      	ldr	r3, [r7, #4]
 8009ad8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009ada:	f043 0201 	orr.w	r2, r3, #1
 8009ade:	687b      	ldr	r3, [r7, #4]
 8009ae0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8009ae2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009ae6:	f003 0304 	and.w	r3, r3, #4
 8009aea:	2b00      	cmp	r3, #0
 8009aec:	d00b      	beq.n	8009b06 <HAL_UART_IRQHandler+0xd2>
 8009aee:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8009af2:	f003 0301 	and.w	r3, r3, #1
 8009af6:	2b00      	cmp	r3, #0
 8009af8:	d005      	beq.n	8009b06 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8009afa:	687b      	ldr	r3, [r7, #4]
 8009afc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009afe:	f043 0202 	orr.w	r2, r3, #2
 8009b02:	687b      	ldr	r3, [r7, #4]
 8009b04:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8009b06:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009b0a:	f003 0302 	and.w	r3, r3, #2
 8009b0e:	2b00      	cmp	r3, #0
 8009b10:	d00b      	beq.n	8009b2a <HAL_UART_IRQHandler+0xf6>
 8009b12:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8009b16:	f003 0301 	and.w	r3, r3, #1
 8009b1a:	2b00      	cmp	r3, #0
 8009b1c:	d005      	beq.n	8009b2a <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8009b1e:	687b      	ldr	r3, [r7, #4]
 8009b20:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009b22:	f043 0204 	orr.w	r2, r3, #4
 8009b26:	687b      	ldr	r3, [r7, #4]
 8009b28:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8009b2a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009b2e:	f003 0308 	and.w	r3, r3, #8
 8009b32:	2b00      	cmp	r3, #0
 8009b34:	d011      	beq.n	8009b5a <HAL_UART_IRQHandler+0x126>
 8009b36:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009b3a:	f003 0320 	and.w	r3, r3, #32
 8009b3e:	2b00      	cmp	r3, #0
 8009b40:	d105      	bne.n	8009b4e <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8009b42:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8009b46:	f003 0301 	and.w	r3, r3, #1
 8009b4a:	2b00      	cmp	r3, #0
 8009b4c:	d005      	beq.n	8009b5a <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8009b4e:	687b      	ldr	r3, [r7, #4]
 8009b50:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009b52:	f043 0208 	orr.w	r2, r3, #8
 8009b56:	687b      	ldr	r3, [r7, #4]
 8009b58:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8009b5a:	687b      	ldr	r3, [r7, #4]
 8009b5c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009b5e:	2b00      	cmp	r3, #0
 8009b60:	f000 81f2 	beq.w	8009f48 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8009b64:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009b68:	f003 0320 	and.w	r3, r3, #32
 8009b6c:	2b00      	cmp	r3, #0
 8009b6e:	d008      	beq.n	8009b82 <HAL_UART_IRQHandler+0x14e>
 8009b70:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009b74:	f003 0320 	and.w	r3, r3, #32
 8009b78:	2b00      	cmp	r3, #0
 8009b7a:	d002      	beq.n	8009b82 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8009b7c:	6878      	ldr	r0, [r7, #4]
 8009b7e:	f000 fd18 	bl	800a5b2 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8009b82:	687b      	ldr	r3, [r7, #4]
 8009b84:	681b      	ldr	r3, [r3, #0]
 8009b86:	695b      	ldr	r3, [r3, #20]
 8009b88:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009b8c:	2b40      	cmp	r3, #64	@ 0x40
 8009b8e:	bf0c      	ite	eq
 8009b90:	2301      	moveq	r3, #1
 8009b92:	2300      	movne	r3, #0
 8009b94:	b2db      	uxtb	r3, r3
 8009b96:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8009b9a:	687b      	ldr	r3, [r7, #4]
 8009b9c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009b9e:	f003 0308 	and.w	r3, r3, #8
 8009ba2:	2b00      	cmp	r3, #0
 8009ba4:	d103      	bne.n	8009bae <HAL_UART_IRQHandler+0x17a>
 8009ba6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8009baa:	2b00      	cmp	r3, #0
 8009bac:	d04f      	beq.n	8009c4e <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8009bae:	6878      	ldr	r0, [r7, #4]
 8009bb0:	f000 fc20 	bl	800a3f4 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009bb4:	687b      	ldr	r3, [r7, #4]
 8009bb6:	681b      	ldr	r3, [r3, #0]
 8009bb8:	695b      	ldr	r3, [r3, #20]
 8009bba:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009bbe:	2b40      	cmp	r3, #64	@ 0x40
 8009bc0:	d141      	bne.n	8009c46 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009bc2:	687b      	ldr	r3, [r7, #4]
 8009bc4:	681b      	ldr	r3, [r3, #0]
 8009bc6:	3314      	adds	r3, #20
 8009bc8:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009bcc:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8009bd0:	e853 3f00 	ldrex	r3, [r3]
 8009bd4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8009bd8:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8009bdc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009be0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8009be4:	687b      	ldr	r3, [r7, #4]
 8009be6:	681b      	ldr	r3, [r3, #0]
 8009be8:	3314      	adds	r3, #20
 8009bea:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8009bee:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8009bf2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009bf6:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8009bfa:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8009bfe:	e841 2300 	strex	r3, r2, [r1]
 8009c02:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8009c06:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8009c0a:	2b00      	cmp	r3, #0
 8009c0c:	d1d9      	bne.n	8009bc2 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8009c0e:	687b      	ldr	r3, [r7, #4]
 8009c10:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009c12:	2b00      	cmp	r3, #0
 8009c14:	d013      	beq.n	8009c3e <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8009c16:	687b      	ldr	r3, [r7, #4]
 8009c18:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009c1a:	4a7e      	ldr	r2, [pc, #504]	@ (8009e14 <HAL_UART_IRQHandler+0x3e0>)
 8009c1c:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8009c1e:	687b      	ldr	r3, [r7, #4]
 8009c20:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009c22:	4618      	mov	r0, r3
 8009c24:	f7fc fa22 	bl	800606c <HAL_DMA_Abort_IT>
 8009c28:	4603      	mov	r3, r0
 8009c2a:	2b00      	cmp	r3, #0
 8009c2c:	d016      	beq.n	8009c5c <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8009c2e:	687b      	ldr	r3, [r7, #4]
 8009c30:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009c32:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009c34:	687a      	ldr	r2, [r7, #4]
 8009c36:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8009c38:	4610      	mov	r0, r2
 8009c3a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009c3c:	e00e      	b.n	8009c5c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8009c3e:	6878      	ldr	r0, [r7, #4]
 8009c40:	f000 f9b2 	bl	8009fa8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009c44:	e00a      	b.n	8009c5c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8009c46:	6878      	ldr	r0, [r7, #4]
 8009c48:	f000 f9ae 	bl	8009fa8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009c4c:	e006      	b.n	8009c5c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8009c4e:	6878      	ldr	r0, [r7, #4]
 8009c50:	f000 f9aa 	bl	8009fa8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009c54:	687b      	ldr	r3, [r7, #4]
 8009c56:	2200      	movs	r2, #0
 8009c58:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8009c5a:	e175      	b.n	8009f48 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009c5c:	bf00      	nop
    return;
 8009c5e:	e173      	b.n	8009f48 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009c60:	687b      	ldr	r3, [r7, #4]
 8009c62:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009c64:	2b01      	cmp	r3, #1
 8009c66:	f040 814f 	bne.w	8009f08 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8009c6a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009c6e:	f003 0310 	and.w	r3, r3, #16
 8009c72:	2b00      	cmp	r3, #0
 8009c74:	f000 8148 	beq.w	8009f08 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8009c78:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009c7c:	f003 0310 	and.w	r3, r3, #16
 8009c80:	2b00      	cmp	r3, #0
 8009c82:	f000 8141 	beq.w	8009f08 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8009c86:	2300      	movs	r3, #0
 8009c88:	60bb      	str	r3, [r7, #8]
 8009c8a:	687b      	ldr	r3, [r7, #4]
 8009c8c:	681b      	ldr	r3, [r3, #0]
 8009c8e:	681b      	ldr	r3, [r3, #0]
 8009c90:	60bb      	str	r3, [r7, #8]
 8009c92:	687b      	ldr	r3, [r7, #4]
 8009c94:	681b      	ldr	r3, [r3, #0]
 8009c96:	685b      	ldr	r3, [r3, #4]
 8009c98:	60bb      	str	r3, [r7, #8]
 8009c9a:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009c9c:	687b      	ldr	r3, [r7, #4]
 8009c9e:	681b      	ldr	r3, [r3, #0]
 8009ca0:	695b      	ldr	r3, [r3, #20]
 8009ca2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009ca6:	2b40      	cmp	r3, #64	@ 0x40
 8009ca8:	f040 80b6 	bne.w	8009e18 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8009cac:	687b      	ldr	r3, [r7, #4]
 8009cae:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009cb0:	681b      	ldr	r3, [r3, #0]
 8009cb2:	685b      	ldr	r3, [r3, #4]
 8009cb4:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8009cb8:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8009cbc:	2b00      	cmp	r3, #0
 8009cbe:	f000 8145 	beq.w	8009f4c <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8009cc2:	687b      	ldr	r3, [r7, #4]
 8009cc4:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8009cc6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8009cca:	429a      	cmp	r2, r3
 8009ccc:	f080 813e 	bcs.w	8009f4c <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8009cd0:	687b      	ldr	r3, [r7, #4]
 8009cd2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8009cd6:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8009cd8:	687b      	ldr	r3, [r7, #4]
 8009cda:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009cdc:	69db      	ldr	r3, [r3, #28]
 8009cde:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009ce2:	f000 8088 	beq.w	8009df6 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009ce6:	687b      	ldr	r3, [r7, #4]
 8009ce8:	681b      	ldr	r3, [r3, #0]
 8009cea:	330c      	adds	r3, #12
 8009cec:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009cf0:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8009cf4:	e853 3f00 	ldrex	r3, [r3]
 8009cf8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8009cfc:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8009d00:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8009d04:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8009d08:	687b      	ldr	r3, [r7, #4]
 8009d0a:	681b      	ldr	r3, [r3, #0]
 8009d0c:	330c      	adds	r3, #12
 8009d0e:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8009d12:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8009d16:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009d1a:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8009d1e:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8009d22:	e841 2300 	strex	r3, r2, [r1]
 8009d26:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8009d2a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8009d2e:	2b00      	cmp	r3, #0
 8009d30:	d1d9      	bne.n	8009ce6 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009d32:	687b      	ldr	r3, [r7, #4]
 8009d34:	681b      	ldr	r3, [r3, #0]
 8009d36:	3314      	adds	r3, #20
 8009d38:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009d3a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8009d3c:	e853 3f00 	ldrex	r3, [r3]
 8009d40:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8009d42:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8009d44:	f023 0301 	bic.w	r3, r3, #1
 8009d48:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8009d4c:	687b      	ldr	r3, [r7, #4]
 8009d4e:	681b      	ldr	r3, [r3, #0]
 8009d50:	3314      	adds	r3, #20
 8009d52:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8009d56:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8009d5a:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009d5c:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8009d5e:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8009d62:	e841 2300 	strex	r3, r2, [r1]
 8009d66:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8009d68:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8009d6a:	2b00      	cmp	r3, #0
 8009d6c:	d1e1      	bne.n	8009d32 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009d6e:	687b      	ldr	r3, [r7, #4]
 8009d70:	681b      	ldr	r3, [r3, #0]
 8009d72:	3314      	adds	r3, #20
 8009d74:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009d76:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8009d78:	e853 3f00 	ldrex	r3, [r3]
 8009d7c:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8009d7e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009d80:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009d84:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8009d88:	687b      	ldr	r3, [r7, #4]
 8009d8a:	681b      	ldr	r3, [r3, #0]
 8009d8c:	3314      	adds	r3, #20
 8009d8e:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8009d92:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8009d94:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009d96:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8009d98:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8009d9a:	e841 2300 	strex	r3, r2, [r1]
 8009d9e:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8009da0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009da2:	2b00      	cmp	r3, #0
 8009da4:	d1e3      	bne.n	8009d6e <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8009da6:	687b      	ldr	r3, [r7, #4]
 8009da8:	2220      	movs	r2, #32
 8009daa:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009dae:	687b      	ldr	r3, [r7, #4]
 8009db0:	2200      	movs	r2, #0
 8009db2:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009db4:	687b      	ldr	r3, [r7, #4]
 8009db6:	681b      	ldr	r3, [r3, #0]
 8009db8:	330c      	adds	r3, #12
 8009dba:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009dbc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009dbe:	e853 3f00 	ldrex	r3, [r3]
 8009dc2:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8009dc4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009dc6:	f023 0310 	bic.w	r3, r3, #16
 8009dca:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8009dce:	687b      	ldr	r3, [r7, #4]
 8009dd0:	681b      	ldr	r3, [r3, #0]
 8009dd2:	330c      	adds	r3, #12
 8009dd4:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8009dd8:	65ba      	str	r2, [r7, #88]	@ 0x58
 8009dda:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009ddc:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8009dde:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8009de0:	e841 2300 	strex	r3, r2, [r1]
 8009de4:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8009de6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009de8:	2b00      	cmp	r3, #0
 8009dea:	d1e3      	bne.n	8009db4 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8009dec:	687b      	ldr	r3, [r7, #4]
 8009dee:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009df0:	4618      	mov	r0, r3
 8009df2:	f7fc f8cb 	bl	8005f8c <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8009df6:	687b      	ldr	r3, [r7, #4]
 8009df8:	2202      	movs	r2, #2
 8009dfa:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8009dfc:	687b      	ldr	r3, [r7, #4]
 8009dfe:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8009e00:	687b      	ldr	r3, [r7, #4]
 8009e02:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8009e04:	b29b      	uxth	r3, r3
 8009e06:	1ad3      	subs	r3, r2, r3
 8009e08:	b29b      	uxth	r3, r3
 8009e0a:	4619      	mov	r1, r3
 8009e0c:	6878      	ldr	r0, [r7, #4]
 8009e0e:	f7f7 fb47 	bl	80014a0 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8009e12:	e09b      	b.n	8009f4c <HAL_UART_IRQHandler+0x518>
 8009e14:	0800a4bb 	.word	0x0800a4bb
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8009e18:	687b      	ldr	r3, [r7, #4]
 8009e1a:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8009e1c:	687b      	ldr	r3, [r7, #4]
 8009e1e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8009e20:	b29b      	uxth	r3, r3
 8009e22:	1ad3      	subs	r3, r2, r3
 8009e24:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8009e28:	687b      	ldr	r3, [r7, #4]
 8009e2a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8009e2c:	b29b      	uxth	r3, r3
 8009e2e:	2b00      	cmp	r3, #0
 8009e30:	f000 808e 	beq.w	8009f50 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8009e34:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8009e38:	2b00      	cmp	r3, #0
 8009e3a:	f000 8089 	beq.w	8009f50 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8009e3e:	687b      	ldr	r3, [r7, #4]
 8009e40:	681b      	ldr	r3, [r3, #0]
 8009e42:	330c      	adds	r3, #12
 8009e44:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009e46:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009e48:	e853 3f00 	ldrex	r3, [r3]
 8009e4c:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8009e4e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009e50:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009e54:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8009e58:	687b      	ldr	r3, [r7, #4]
 8009e5a:	681b      	ldr	r3, [r3, #0]
 8009e5c:	330c      	adds	r3, #12
 8009e5e:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8009e62:	647a      	str	r2, [r7, #68]	@ 0x44
 8009e64:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009e66:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8009e68:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8009e6a:	e841 2300 	strex	r3, r2, [r1]
 8009e6e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8009e70:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009e72:	2b00      	cmp	r3, #0
 8009e74:	d1e3      	bne.n	8009e3e <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009e76:	687b      	ldr	r3, [r7, #4]
 8009e78:	681b      	ldr	r3, [r3, #0]
 8009e7a:	3314      	adds	r3, #20
 8009e7c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009e7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009e80:	e853 3f00 	ldrex	r3, [r3]
 8009e84:	623b      	str	r3, [r7, #32]
   return(result);
 8009e86:	6a3b      	ldr	r3, [r7, #32]
 8009e88:	f023 0301 	bic.w	r3, r3, #1
 8009e8c:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8009e90:	687b      	ldr	r3, [r7, #4]
 8009e92:	681b      	ldr	r3, [r3, #0]
 8009e94:	3314      	adds	r3, #20
 8009e96:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8009e9a:	633a      	str	r2, [r7, #48]	@ 0x30
 8009e9c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009e9e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009ea0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009ea2:	e841 2300 	strex	r3, r2, [r1]
 8009ea6:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8009ea8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009eaa:	2b00      	cmp	r3, #0
 8009eac:	d1e3      	bne.n	8009e76 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8009eae:	687b      	ldr	r3, [r7, #4]
 8009eb0:	2220      	movs	r2, #32
 8009eb2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009eb6:	687b      	ldr	r3, [r7, #4]
 8009eb8:	2200      	movs	r2, #0
 8009eba:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009ebc:	687b      	ldr	r3, [r7, #4]
 8009ebe:	681b      	ldr	r3, [r3, #0]
 8009ec0:	330c      	adds	r3, #12
 8009ec2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009ec4:	693b      	ldr	r3, [r7, #16]
 8009ec6:	e853 3f00 	ldrex	r3, [r3]
 8009eca:	60fb      	str	r3, [r7, #12]
   return(result);
 8009ecc:	68fb      	ldr	r3, [r7, #12]
 8009ece:	f023 0310 	bic.w	r3, r3, #16
 8009ed2:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8009ed6:	687b      	ldr	r3, [r7, #4]
 8009ed8:	681b      	ldr	r3, [r3, #0]
 8009eda:	330c      	adds	r3, #12
 8009edc:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8009ee0:	61fa      	str	r2, [r7, #28]
 8009ee2:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009ee4:	69b9      	ldr	r1, [r7, #24]
 8009ee6:	69fa      	ldr	r2, [r7, #28]
 8009ee8:	e841 2300 	strex	r3, r2, [r1]
 8009eec:	617b      	str	r3, [r7, #20]
   return(result);
 8009eee:	697b      	ldr	r3, [r7, #20]
 8009ef0:	2b00      	cmp	r3, #0
 8009ef2:	d1e3      	bne.n	8009ebc <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8009ef4:	687b      	ldr	r3, [r7, #4]
 8009ef6:	2202      	movs	r2, #2
 8009ef8:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8009efa:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8009efe:	4619      	mov	r1, r3
 8009f00:	6878      	ldr	r0, [r7, #4]
 8009f02:	f7f7 facd 	bl	80014a0 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8009f06:	e023      	b.n	8009f50 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8009f08:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009f0c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009f10:	2b00      	cmp	r3, #0
 8009f12:	d009      	beq.n	8009f28 <HAL_UART_IRQHandler+0x4f4>
 8009f14:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009f18:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009f1c:	2b00      	cmp	r3, #0
 8009f1e:	d003      	beq.n	8009f28 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8009f20:	6878      	ldr	r0, [r7, #4]
 8009f22:	f000 fade 	bl	800a4e2 <UART_Transmit_IT>
    return;
 8009f26:	e014      	b.n	8009f52 <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8009f28:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009f2c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009f30:	2b00      	cmp	r3, #0
 8009f32:	d00e      	beq.n	8009f52 <HAL_UART_IRQHandler+0x51e>
 8009f34:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009f38:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009f3c:	2b00      	cmp	r3, #0
 8009f3e:	d008      	beq.n	8009f52 <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8009f40:	6878      	ldr	r0, [r7, #4]
 8009f42:	f000 fb1e 	bl	800a582 <UART_EndTransmit_IT>
    return;
 8009f46:	e004      	b.n	8009f52 <HAL_UART_IRQHandler+0x51e>
    return;
 8009f48:	bf00      	nop
 8009f4a:	e002      	b.n	8009f52 <HAL_UART_IRQHandler+0x51e>
      return;
 8009f4c:	bf00      	nop
 8009f4e:	e000      	b.n	8009f52 <HAL_UART_IRQHandler+0x51e>
      return;
 8009f50:	bf00      	nop
  }
}
 8009f52:	37e8      	adds	r7, #232	@ 0xe8
 8009f54:	46bd      	mov	sp, r7
 8009f56:	bd80      	pop	{r7, pc}

08009f58 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8009f58:	b480      	push	{r7}
 8009f5a:	b083      	sub	sp, #12
 8009f5c:	af00      	add	r7, sp, #0
 8009f5e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8009f60:	bf00      	nop
 8009f62:	370c      	adds	r7, #12
 8009f64:	46bd      	mov	sp, r7
 8009f66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f6a:	4770      	bx	lr

08009f6c <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8009f6c:	b480      	push	{r7}
 8009f6e:	b083      	sub	sp, #12
 8009f70:	af00      	add	r7, sp, #0
 8009f72:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 8009f74:	bf00      	nop
 8009f76:	370c      	adds	r7, #12
 8009f78:	46bd      	mov	sp, r7
 8009f7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f7e:	4770      	bx	lr

08009f80 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8009f80:	b480      	push	{r7}
 8009f82:	b083      	sub	sp, #12
 8009f84:	af00      	add	r7, sp, #0
 8009f86:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8009f88:	bf00      	nop
 8009f8a:	370c      	adds	r7, #12
 8009f8c:	46bd      	mov	sp, r7
 8009f8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f92:	4770      	bx	lr

08009f94 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8009f94:	b480      	push	{r7}
 8009f96:	b083      	sub	sp, #12
 8009f98:	af00      	add	r7, sp, #0
 8009f9a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8009f9c:	bf00      	nop
 8009f9e:	370c      	adds	r7, #12
 8009fa0:	46bd      	mov	sp, r7
 8009fa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fa6:	4770      	bx	lr

08009fa8 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8009fa8:	b480      	push	{r7}
 8009faa:	b083      	sub	sp, #12
 8009fac:	af00      	add	r7, sp, #0
 8009fae:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8009fb0:	bf00      	nop
 8009fb2:	370c      	adds	r7, #12
 8009fb4:	46bd      	mov	sp, r7
 8009fb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fba:	4770      	bx	lr

08009fbc <UART_DMATransmitCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8009fbc:	b580      	push	{r7, lr}
 8009fbe:	b090      	sub	sp, #64	@ 0x40
 8009fc0:	af00      	add	r7, sp, #0
 8009fc2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009fc4:	687b      	ldr	r3, [r7, #4]
 8009fc6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009fc8:	63fb      	str	r3, [r7, #60]	@ 0x3c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8009fca:	687b      	ldr	r3, [r7, #4]
 8009fcc:	681b      	ldr	r3, [r3, #0]
 8009fce:	681b      	ldr	r3, [r3, #0]
 8009fd0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009fd4:	2b00      	cmp	r3, #0
 8009fd6:	d137      	bne.n	800a048 <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0x00U;
 8009fd8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009fda:	2200      	movs	r2, #0
 8009fdc:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8009fde:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009fe0:	681b      	ldr	r3, [r3, #0]
 8009fe2:	3314      	adds	r3, #20
 8009fe4:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009fe6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009fe8:	e853 3f00 	ldrex	r3, [r3]
 8009fec:	623b      	str	r3, [r7, #32]
   return(result);
 8009fee:	6a3b      	ldr	r3, [r7, #32]
 8009ff0:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8009ff4:	63bb      	str	r3, [r7, #56]	@ 0x38
 8009ff6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009ff8:	681b      	ldr	r3, [r3, #0]
 8009ffa:	3314      	adds	r3, #20
 8009ffc:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8009ffe:	633a      	str	r2, [r7, #48]	@ 0x30
 800a000:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a002:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800a004:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a006:	e841 2300 	strex	r3, r2, [r1]
 800a00a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800a00c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a00e:	2b00      	cmp	r3, #0
 800a010:	d1e5      	bne.n	8009fde <UART_DMATransmitCplt+0x22>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800a012:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a014:	681b      	ldr	r3, [r3, #0]
 800a016:	330c      	adds	r3, #12
 800a018:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a01a:	693b      	ldr	r3, [r7, #16]
 800a01c:	e853 3f00 	ldrex	r3, [r3]
 800a020:	60fb      	str	r3, [r7, #12]
   return(result);
 800a022:	68fb      	ldr	r3, [r7, #12]
 800a024:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a028:	637b      	str	r3, [r7, #52]	@ 0x34
 800a02a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a02c:	681b      	ldr	r3, [r3, #0]
 800a02e:	330c      	adds	r3, #12
 800a030:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800a032:	61fa      	str	r2, [r7, #28]
 800a034:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a036:	69b9      	ldr	r1, [r7, #24]
 800a038:	69fa      	ldr	r2, [r7, #28]
 800a03a:	e841 2300 	strex	r3, r2, [r1]
 800a03e:	617b      	str	r3, [r7, #20]
   return(result);
 800a040:	697b      	ldr	r3, [r7, #20]
 800a042:	2b00      	cmp	r3, #0
 800a044:	d1e5      	bne.n	800a012 <UART_DMATransmitCplt+0x56>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800a046:	e002      	b.n	800a04e <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 800a048:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 800a04a:	f7ff ff85 	bl	8009f58 <HAL_UART_TxCpltCallback>
}
 800a04e:	bf00      	nop
 800a050:	3740      	adds	r7, #64	@ 0x40
 800a052:	46bd      	mov	sp, r7
 800a054:	bd80      	pop	{r7, pc}

0800a056 <UART_DMATxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800a056:	b580      	push	{r7, lr}
 800a058:	b084      	sub	sp, #16
 800a05a:	af00      	add	r7, sp, #0
 800a05c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800a05e:	687b      	ldr	r3, [r7, #4]
 800a060:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a062:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 800a064:	68f8      	ldr	r0, [r7, #12]
 800a066:	f7ff ff81 	bl	8009f6c <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800a06a:	bf00      	nop
 800a06c:	3710      	adds	r7, #16
 800a06e:	46bd      	mov	sp, r7
 800a070:	bd80      	pop	{r7, pc}

0800a072 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800a072:	b580      	push	{r7, lr}
 800a074:	b09c      	sub	sp, #112	@ 0x70
 800a076:	af00      	add	r7, sp, #0
 800a078:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800a07a:	687b      	ldr	r3, [r7, #4]
 800a07c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a07e:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 800a080:	687b      	ldr	r3, [r7, #4]
 800a082:	681b      	ldr	r3, [r3, #0]
 800a084:	681b      	ldr	r3, [r3, #0]
 800a086:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a08a:	2b00      	cmp	r3, #0
 800a08c:	d172      	bne.n	800a174 <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 800a08e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800a090:	2200      	movs	r2, #0
 800a092:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800a094:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800a096:	681b      	ldr	r3, [r3, #0]
 800a098:	330c      	adds	r3, #12
 800a09a:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a09c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a09e:	e853 3f00 	ldrex	r3, [r3]
 800a0a2:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800a0a4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a0a6:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800a0aa:	66bb      	str	r3, [r7, #104]	@ 0x68
 800a0ac:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800a0ae:	681b      	ldr	r3, [r3, #0]
 800a0b0:	330c      	adds	r3, #12
 800a0b2:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800a0b4:	65ba      	str	r2, [r7, #88]	@ 0x58
 800a0b6:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a0b8:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800a0ba:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800a0bc:	e841 2300 	strex	r3, r2, [r1]
 800a0c0:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800a0c2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a0c4:	2b00      	cmp	r3, #0
 800a0c6:	d1e5      	bne.n	800a094 <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a0c8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800a0ca:	681b      	ldr	r3, [r3, #0]
 800a0cc:	3314      	adds	r3, #20
 800a0ce:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a0d0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a0d2:	e853 3f00 	ldrex	r3, [r3]
 800a0d6:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800a0d8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a0da:	f023 0301 	bic.w	r3, r3, #1
 800a0de:	667b      	str	r3, [r7, #100]	@ 0x64
 800a0e0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800a0e2:	681b      	ldr	r3, [r3, #0]
 800a0e4:	3314      	adds	r3, #20
 800a0e6:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800a0e8:	647a      	str	r2, [r7, #68]	@ 0x44
 800a0ea:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a0ec:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800a0ee:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800a0f0:	e841 2300 	strex	r3, r2, [r1]
 800a0f4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800a0f6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a0f8:	2b00      	cmp	r3, #0
 800a0fa:	d1e5      	bne.n	800a0c8 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800a0fc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800a0fe:	681b      	ldr	r3, [r3, #0]
 800a100:	3314      	adds	r3, #20
 800a102:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a104:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a106:	e853 3f00 	ldrex	r3, [r3]
 800a10a:	623b      	str	r3, [r7, #32]
   return(result);
 800a10c:	6a3b      	ldr	r3, [r7, #32]
 800a10e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800a112:	663b      	str	r3, [r7, #96]	@ 0x60
 800a114:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800a116:	681b      	ldr	r3, [r3, #0]
 800a118:	3314      	adds	r3, #20
 800a11a:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800a11c:	633a      	str	r2, [r7, #48]	@ 0x30
 800a11e:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a120:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800a122:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a124:	e841 2300 	strex	r3, r2, [r1]
 800a128:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800a12a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a12c:	2b00      	cmp	r3, #0
 800a12e:	d1e5      	bne.n	800a0fc <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800a130:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800a132:	2220      	movs	r2, #32
 800a134:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a138:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800a13a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a13c:	2b01      	cmp	r3, #1
 800a13e:	d119      	bne.n	800a174 <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a140:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800a142:	681b      	ldr	r3, [r3, #0]
 800a144:	330c      	adds	r3, #12
 800a146:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a148:	693b      	ldr	r3, [r7, #16]
 800a14a:	e853 3f00 	ldrex	r3, [r3]
 800a14e:	60fb      	str	r3, [r7, #12]
   return(result);
 800a150:	68fb      	ldr	r3, [r7, #12]
 800a152:	f023 0310 	bic.w	r3, r3, #16
 800a156:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800a158:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800a15a:	681b      	ldr	r3, [r3, #0]
 800a15c:	330c      	adds	r3, #12
 800a15e:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800a160:	61fa      	str	r2, [r7, #28]
 800a162:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a164:	69b9      	ldr	r1, [r7, #24]
 800a166:	69fa      	ldr	r2, [r7, #28]
 800a168:	e841 2300 	strex	r3, r2, [r1]
 800a16c:	617b      	str	r3, [r7, #20]
   return(result);
 800a16e:	697b      	ldr	r3, [r7, #20]
 800a170:	2b00      	cmp	r3, #0
 800a172:	d1e5      	bne.n	800a140 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
   In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800a174:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800a176:	2200      	movs	r2, #0
 800a178:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a17a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800a17c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a17e:	2b01      	cmp	r3, #1
 800a180:	d106      	bne.n	800a190 <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800a182:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800a184:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800a186:	4619      	mov	r1, r3
 800a188:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800a18a:	f7f7 f989 	bl	80014a0 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800a18e:	e002      	b.n	800a196 <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 800a190:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800a192:	f7ff fef5 	bl	8009f80 <HAL_UART_RxCpltCallback>
}
 800a196:	bf00      	nop
 800a198:	3770      	adds	r7, #112	@ 0x70
 800a19a:	46bd      	mov	sp, r7
 800a19c:	bd80      	pop	{r7, pc}

0800a19e <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800a19e:	b580      	push	{r7, lr}
 800a1a0:	b084      	sub	sp, #16
 800a1a2:	af00      	add	r7, sp, #0
 800a1a4:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800a1a6:	687b      	ldr	r3, [r7, #4]
 800a1a8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a1aa:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 800a1ac:	68fb      	ldr	r3, [r7, #12]
 800a1ae:	2201      	movs	r2, #1
 800a1b0:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a1b2:	68fb      	ldr	r3, [r7, #12]
 800a1b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a1b6:	2b01      	cmp	r3, #1
 800a1b8:	d108      	bne.n	800a1cc <UART_DMARxHalfCplt+0x2e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 800a1ba:	68fb      	ldr	r3, [r7, #12]
 800a1bc:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800a1be:	085b      	lsrs	r3, r3, #1
 800a1c0:	b29b      	uxth	r3, r3
 800a1c2:	4619      	mov	r1, r3
 800a1c4:	68f8      	ldr	r0, [r7, #12]
 800a1c6:	f7f7 f96b 	bl	80014a0 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800a1ca:	e002      	b.n	800a1d2 <UART_DMARxHalfCplt+0x34>
    HAL_UART_RxHalfCpltCallback(huart);
 800a1cc:	68f8      	ldr	r0, [r7, #12]
 800a1ce:	f7ff fee1 	bl	8009f94 <HAL_UART_RxHalfCpltCallback>
}
 800a1d2:	bf00      	nop
 800a1d4:	3710      	adds	r7, #16
 800a1d6:	46bd      	mov	sp, r7
 800a1d8:	bd80      	pop	{r7, pc}

0800a1da <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800a1da:	b580      	push	{r7, lr}
 800a1dc:	b084      	sub	sp, #16
 800a1de:	af00      	add	r7, sp, #0
 800a1e0:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 800a1e2:	2300      	movs	r3, #0
 800a1e4:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800a1e6:	687b      	ldr	r3, [r7, #4]
 800a1e8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a1ea:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 800a1ec:	68bb      	ldr	r3, [r7, #8]
 800a1ee:	681b      	ldr	r3, [r3, #0]
 800a1f0:	695b      	ldr	r3, [r3, #20]
 800a1f2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a1f6:	2b80      	cmp	r3, #128	@ 0x80
 800a1f8:	bf0c      	ite	eq
 800a1fa:	2301      	moveq	r3, #1
 800a1fc:	2300      	movne	r3, #0
 800a1fe:	b2db      	uxtb	r3, r3
 800a200:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 800a202:	68bb      	ldr	r3, [r7, #8]
 800a204:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a208:	b2db      	uxtb	r3, r3
 800a20a:	2b21      	cmp	r3, #33	@ 0x21
 800a20c:	d108      	bne.n	800a220 <UART_DMAError+0x46>
 800a20e:	68fb      	ldr	r3, [r7, #12]
 800a210:	2b00      	cmp	r3, #0
 800a212:	d005      	beq.n	800a220 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 800a214:	68bb      	ldr	r3, [r7, #8]
 800a216:	2200      	movs	r2, #0
 800a218:	84da      	strh	r2, [r3, #38]	@ 0x26
    UART_EndTxTransfer(huart);
 800a21a:	68b8      	ldr	r0, [r7, #8]
 800a21c:	f000 f8c2 	bl	800a3a4 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800a220:	68bb      	ldr	r3, [r7, #8]
 800a222:	681b      	ldr	r3, [r3, #0]
 800a224:	695b      	ldr	r3, [r3, #20]
 800a226:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a22a:	2b40      	cmp	r3, #64	@ 0x40
 800a22c:	bf0c      	ite	eq
 800a22e:	2301      	moveq	r3, #1
 800a230:	2300      	movne	r3, #0
 800a232:	b2db      	uxtb	r3, r3
 800a234:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 800a236:	68bb      	ldr	r3, [r7, #8]
 800a238:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800a23c:	b2db      	uxtb	r3, r3
 800a23e:	2b22      	cmp	r3, #34	@ 0x22
 800a240:	d108      	bne.n	800a254 <UART_DMAError+0x7a>
 800a242:	68fb      	ldr	r3, [r7, #12]
 800a244:	2b00      	cmp	r3, #0
 800a246:	d005      	beq.n	800a254 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 800a248:	68bb      	ldr	r3, [r7, #8]
 800a24a:	2200      	movs	r2, #0
 800a24c:	85da      	strh	r2, [r3, #46]	@ 0x2e
    UART_EndRxTransfer(huart);
 800a24e:	68b8      	ldr	r0, [r7, #8]
 800a250:	f000 f8d0 	bl	800a3f4 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800a254:	68bb      	ldr	r3, [r7, #8]
 800a256:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a258:	f043 0210 	orr.w	r2, r3, #16
 800a25c:	68bb      	ldr	r3, [r7, #8]
 800a25e:	645a      	str	r2, [r3, #68]	@ 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800a260:	68b8      	ldr	r0, [r7, #8]
 800a262:	f7ff fea1 	bl	8009fa8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800a266:	bf00      	nop
 800a268:	3710      	adds	r7, #16
 800a26a:	46bd      	mov	sp, r7
 800a26c:	bd80      	pop	{r7, pc}
	...

0800a270 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800a270:	b580      	push	{r7, lr}
 800a272:	b098      	sub	sp, #96	@ 0x60
 800a274:	af00      	add	r7, sp, #0
 800a276:	60f8      	str	r0, [r7, #12]
 800a278:	60b9      	str	r1, [r7, #8]
 800a27a:	4613      	mov	r3, r2
 800a27c:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 800a27e:	68ba      	ldr	r2, [r7, #8]
 800a280:	68fb      	ldr	r3, [r7, #12]
 800a282:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 800a284:	68fb      	ldr	r3, [r7, #12]
 800a286:	88fa      	ldrh	r2, [r7, #6]
 800a288:	859a      	strh	r2, [r3, #44]	@ 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a28a:	68fb      	ldr	r3, [r7, #12]
 800a28c:	2200      	movs	r2, #0
 800a28e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800a290:	68fb      	ldr	r3, [r7, #12]
 800a292:	2222      	movs	r2, #34	@ 0x22
 800a294:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800a298:	68fb      	ldr	r3, [r7, #12]
 800a29a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a29c:	4a3e      	ldr	r2, [pc, #248]	@ (800a398 <UART_Start_Receive_DMA+0x128>)
 800a29e:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800a2a0:	68fb      	ldr	r3, [r7, #12]
 800a2a2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a2a4:	4a3d      	ldr	r2, [pc, #244]	@ (800a39c <UART_Start_Receive_DMA+0x12c>)
 800a2a6:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 800a2a8:	68fb      	ldr	r3, [r7, #12]
 800a2aa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a2ac:	4a3c      	ldr	r2, [pc, #240]	@ (800a3a0 <UART_Start_Receive_DMA+0x130>)
 800a2ae:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 800a2b0:	68fb      	ldr	r3, [r7, #12]
 800a2b2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a2b4:	2200      	movs	r2, #0
 800a2b6:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 800a2b8:	f107 0308 	add.w	r3, r7, #8
 800a2bc:	65fb      	str	r3, [r7, #92]	@ 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 800a2be:	68fb      	ldr	r3, [r7, #12]
 800a2c0:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 800a2c2:	68fb      	ldr	r3, [r7, #12]
 800a2c4:	681b      	ldr	r3, [r3, #0]
 800a2c6:	3304      	adds	r3, #4
 800a2c8:	4619      	mov	r1, r3
 800a2ca:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800a2cc:	681a      	ldr	r2, [r3, #0]
 800a2ce:	88fb      	ldrh	r3, [r7, #6]
 800a2d0:	f7fb fe04 	bl	8005edc <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 800a2d4:	2300      	movs	r3, #0
 800a2d6:	613b      	str	r3, [r7, #16]
 800a2d8:	68fb      	ldr	r3, [r7, #12]
 800a2da:	681b      	ldr	r3, [r3, #0]
 800a2dc:	681b      	ldr	r3, [r3, #0]
 800a2de:	613b      	str	r3, [r7, #16]
 800a2e0:	68fb      	ldr	r3, [r7, #12]
 800a2e2:	681b      	ldr	r3, [r3, #0]
 800a2e4:	685b      	ldr	r3, [r3, #4]
 800a2e6:	613b      	str	r3, [r7, #16]
 800a2e8:	693b      	ldr	r3, [r7, #16]

  if (huart->Init.Parity != UART_PARITY_NONE)
 800a2ea:	68fb      	ldr	r3, [r7, #12]
 800a2ec:	691b      	ldr	r3, [r3, #16]
 800a2ee:	2b00      	cmp	r3, #0
 800a2f0:	d019      	beq.n	800a326 <UART_Start_Receive_DMA+0xb6>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800a2f2:	68fb      	ldr	r3, [r7, #12]
 800a2f4:	681b      	ldr	r3, [r3, #0]
 800a2f6:	330c      	adds	r3, #12
 800a2f8:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a2fa:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a2fc:	e853 3f00 	ldrex	r3, [r3]
 800a300:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800a302:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a304:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800a308:	65bb      	str	r3, [r7, #88]	@ 0x58
 800a30a:	68fb      	ldr	r3, [r7, #12]
 800a30c:	681b      	ldr	r3, [r3, #0]
 800a30e:	330c      	adds	r3, #12
 800a310:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800a312:	64fa      	str	r2, [r7, #76]	@ 0x4c
 800a314:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a316:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 800a318:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800a31a:	e841 2300 	strex	r3, r2, [r1]
 800a31e:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800a320:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a322:	2b00      	cmp	r3, #0
 800a324:	d1e5      	bne.n	800a2f2 <UART_Start_Receive_DMA+0x82>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a326:	68fb      	ldr	r3, [r7, #12]
 800a328:	681b      	ldr	r3, [r3, #0]
 800a32a:	3314      	adds	r3, #20
 800a32c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a32e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a330:	e853 3f00 	ldrex	r3, [r3]
 800a334:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800a336:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a338:	f043 0301 	orr.w	r3, r3, #1
 800a33c:	657b      	str	r3, [r7, #84]	@ 0x54
 800a33e:	68fb      	ldr	r3, [r7, #12]
 800a340:	681b      	ldr	r3, [r3, #0]
 800a342:	3314      	adds	r3, #20
 800a344:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800a346:	63ba      	str	r2, [r7, #56]	@ 0x38
 800a348:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a34a:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 800a34c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800a34e:	e841 2300 	strex	r3, r2, [r1]
 800a352:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800a354:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a356:	2b00      	cmp	r3, #0
 800a358:	d1e5      	bne.n	800a326 <UART_Start_Receive_DMA+0xb6>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800a35a:	68fb      	ldr	r3, [r7, #12]
 800a35c:	681b      	ldr	r3, [r3, #0]
 800a35e:	3314      	adds	r3, #20
 800a360:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a362:	69bb      	ldr	r3, [r7, #24]
 800a364:	e853 3f00 	ldrex	r3, [r3]
 800a368:	617b      	str	r3, [r7, #20]
   return(result);
 800a36a:	697b      	ldr	r3, [r7, #20]
 800a36c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a370:	653b      	str	r3, [r7, #80]	@ 0x50
 800a372:	68fb      	ldr	r3, [r7, #12]
 800a374:	681b      	ldr	r3, [r3, #0]
 800a376:	3314      	adds	r3, #20
 800a378:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800a37a:	627a      	str	r2, [r7, #36]	@ 0x24
 800a37c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a37e:	6a39      	ldr	r1, [r7, #32]
 800a380:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a382:	e841 2300 	strex	r3, r2, [r1]
 800a386:	61fb      	str	r3, [r7, #28]
   return(result);
 800a388:	69fb      	ldr	r3, [r7, #28]
 800a38a:	2b00      	cmp	r3, #0
 800a38c:	d1e5      	bne.n	800a35a <UART_Start_Receive_DMA+0xea>

  return HAL_OK;
 800a38e:	2300      	movs	r3, #0
}
 800a390:	4618      	mov	r0, r3
 800a392:	3760      	adds	r7, #96	@ 0x60
 800a394:	46bd      	mov	sp, r7
 800a396:	bd80      	pop	{r7, pc}
 800a398:	0800a073 	.word	0x0800a073
 800a39c:	0800a19f 	.word	0x0800a19f
 800a3a0:	0800a1db 	.word	0x0800a1db

0800a3a4 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800a3a4:	b480      	push	{r7}
 800a3a6:	b089      	sub	sp, #36	@ 0x24
 800a3a8:	af00      	add	r7, sp, #0
 800a3aa:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 800a3ac:	687b      	ldr	r3, [r7, #4]
 800a3ae:	681b      	ldr	r3, [r3, #0]
 800a3b0:	330c      	adds	r3, #12
 800a3b2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a3b4:	68fb      	ldr	r3, [r7, #12]
 800a3b6:	e853 3f00 	ldrex	r3, [r3]
 800a3ba:	60bb      	str	r3, [r7, #8]
   return(result);
 800a3bc:	68bb      	ldr	r3, [r7, #8]
 800a3be:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 800a3c2:	61fb      	str	r3, [r7, #28]
 800a3c4:	687b      	ldr	r3, [r7, #4]
 800a3c6:	681b      	ldr	r3, [r3, #0]
 800a3c8:	330c      	adds	r3, #12
 800a3ca:	69fa      	ldr	r2, [r7, #28]
 800a3cc:	61ba      	str	r2, [r7, #24]
 800a3ce:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a3d0:	6979      	ldr	r1, [r7, #20]
 800a3d2:	69ba      	ldr	r2, [r7, #24]
 800a3d4:	e841 2300 	strex	r3, r2, [r1]
 800a3d8:	613b      	str	r3, [r7, #16]
   return(result);
 800a3da:	693b      	ldr	r3, [r7, #16]
 800a3dc:	2b00      	cmp	r3, #0
 800a3de:	d1e5      	bne.n	800a3ac <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800a3e0:	687b      	ldr	r3, [r7, #4]
 800a3e2:	2220      	movs	r2, #32
 800a3e4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
}
 800a3e8:	bf00      	nop
 800a3ea:	3724      	adds	r7, #36	@ 0x24
 800a3ec:	46bd      	mov	sp, r7
 800a3ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3f2:	4770      	bx	lr

0800a3f4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800a3f4:	b480      	push	{r7}
 800a3f6:	b095      	sub	sp, #84	@ 0x54
 800a3f8:	af00      	add	r7, sp, #0
 800a3fa:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800a3fc:	687b      	ldr	r3, [r7, #4]
 800a3fe:	681b      	ldr	r3, [r3, #0]
 800a400:	330c      	adds	r3, #12
 800a402:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a404:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a406:	e853 3f00 	ldrex	r3, [r3]
 800a40a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800a40c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a40e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800a412:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800a414:	687b      	ldr	r3, [r7, #4]
 800a416:	681b      	ldr	r3, [r3, #0]
 800a418:	330c      	adds	r3, #12
 800a41a:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800a41c:	643a      	str	r2, [r7, #64]	@ 0x40
 800a41e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a420:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800a422:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800a424:	e841 2300 	strex	r3, r2, [r1]
 800a428:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800a42a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a42c:	2b00      	cmp	r3, #0
 800a42e:	d1e5      	bne.n	800a3fc <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a430:	687b      	ldr	r3, [r7, #4]
 800a432:	681b      	ldr	r3, [r3, #0]
 800a434:	3314      	adds	r3, #20
 800a436:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a438:	6a3b      	ldr	r3, [r7, #32]
 800a43a:	e853 3f00 	ldrex	r3, [r3]
 800a43e:	61fb      	str	r3, [r7, #28]
   return(result);
 800a440:	69fb      	ldr	r3, [r7, #28]
 800a442:	f023 0301 	bic.w	r3, r3, #1
 800a446:	64bb      	str	r3, [r7, #72]	@ 0x48
 800a448:	687b      	ldr	r3, [r7, #4]
 800a44a:	681b      	ldr	r3, [r3, #0]
 800a44c:	3314      	adds	r3, #20
 800a44e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800a450:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800a452:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a454:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800a456:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800a458:	e841 2300 	strex	r3, r2, [r1]
 800a45c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800a45e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a460:	2b00      	cmp	r3, #0
 800a462:	d1e5      	bne.n	800a430 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a464:	687b      	ldr	r3, [r7, #4]
 800a466:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a468:	2b01      	cmp	r3, #1
 800a46a:	d119      	bne.n	800a4a0 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a46c:	687b      	ldr	r3, [r7, #4]
 800a46e:	681b      	ldr	r3, [r3, #0]
 800a470:	330c      	adds	r3, #12
 800a472:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a474:	68fb      	ldr	r3, [r7, #12]
 800a476:	e853 3f00 	ldrex	r3, [r3]
 800a47a:	60bb      	str	r3, [r7, #8]
   return(result);
 800a47c:	68bb      	ldr	r3, [r7, #8]
 800a47e:	f023 0310 	bic.w	r3, r3, #16
 800a482:	647b      	str	r3, [r7, #68]	@ 0x44
 800a484:	687b      	ldr	r3, [r7, #4]
 800a486:	681b      	ldr	r3, [r3, #0]
 800a488:	330c      	adds	r3, #12
 800a48a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800a48c:	61ba      	str	r2, [r7, #24]
 800a48e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a490:	6979      	ldr	r1, [r7, #20]
 800a492:	69ba      	ldr	r2, [r7, #24]
 800a494:	e841 2300 	strex	r3, r2, [r1]
 800a498:	613b      	str	r3, [r7, #16]
   return(result);
 800a49a:	693b      	ldr	r3, [r7, #16]
 800a49c:	2b00      	cmp	r3, #0
 800a49e:	d1e5      	bne.n	800a46c <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800a4a0:	687b      	ldr	r3, [r7, #4]
 800a4a2:	2220      	movs	r2, #32
 800a4a4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a4a8:	687b      	ldr	r3, [r7, #4]
 800a4aa:	2200      	movs	r2, #0
 800a4ac:	631a      	str	r2, [r3, #48]	@ 0x30
}
 800a4ae:	bf00      	nop
 800a4b0:	3754      	adds	r7, #84	@ 0x54
 800a4b2:	46bd      	mov	sp, r7
 800a4b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4b8:	4770      	bx	lr

0800a4ba <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800a4ba:	b580      	push	{r7, lr}
 800a4bc:	b084      	sub	sp, #16
 800a4be:	af00      	add	r7, sp, #0
 800a4c0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800a4c2:	687b      	ldr	r3, [r7, #4]
 800a4c4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a4c6:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800a4c8:	68fb      	ldr	r3, [r7, #12]
 800a4ca:	2200      	movs	r2, #0
 800a4cc:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 800a4ce:	68fb      	ldr	r3, [r7, #12]
 800a4d0:	2200      	movs	r2, #0
 800a4d2:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800a4d4:	68f8      	ldr	r0, [r7, #12]
 800a4d6:	f7ff fd67 	bl	8009fa8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800a4da:	bf00      	nop
 800a4dc:	3710      	adds	r7, #16
 800a4de:	46bd      	mov	sp, r7
 800a4e0:	bd80      	pop	{r7, pc}

0800a4e2 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800a4e2:	b480      	push	{r7}
 800a4e4:	b085      	sub	sp, #20
 800a4e6:	af00      	add	r7, sp, #0
 800a4e8:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800a4ea:	687b      	ldr	r3, [r7, #4]
 800a4ec:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a4f0:	b2db      	uxtb	r3, r3
 800a4f2:	2b21      	cmp	r3, #33	@ 0x21
 800a4f4:	d13e      	bne.n	800a574 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800a4f6:	687b      	ldr	r3, [r7, #4]
 800a4f8:	689b      	ldr	r3, [r3, #8]
 800a4fa:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a4fe:	d114      	bne.n	800a52a <UART_Transmit_IT+0x48>
 800a500:	687b      	ldr	r3, [r7, #4]
 800a502:	691b      	ldr	r3, [r3, #16]
 800a504:	2b00      	cmp	r3, #0
 800a506:	d110      	bne.n	800a52a <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800a508:	687b      	ldr	r3, [r7, #4]
 800a50a:	6a1b      	ldr	r3, [r3, #32]
 800a50c:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800a50e:	68fb      	ldr	r3, [r7, #12]
 800a510:	881b      	ldrh	r3, [r3, #0]
 800a512:	461a      	mov	r2, r3
 800a514:	687b      	ldr	r3, [r7, #4]
 800a516:	681b      	ldr	r3, [r3, #0]
 800a518:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800a51c:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800a51e:	687b      	ldr	r3, [r7, #4]
 800a520:	6a1b      	ldr	r3, [r3, #32]
 800a522:	1c9a      	adds	r2, r3, #2
 800a524:	687b      	ldr	r3, [r7, #4]
 800a526:	621a      	str	r2, [r3, #32]
 800a528:	e008      	b.n	800a53c <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800a52a:	687b      	ldr	r3, [r7, #4]
 800a52c:	6a1b      	ldr	r3, [r3, #32]
 800a52e:	1c59      	adds	r1, r3, #1
 800a530:	687a      	ldr	r2, [r7, #4]
 800a532:	6211      	str	r1, [r2, #32]
 800a534:	781a      	ldrb	r2, [r3, #0]
 800a536:	687b      	ldr	r3, [r7, #4]
 800a538:	681b      	ldr	r3, [r3, #0]
 800a53a:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800a53c:	687b      	ldr	r3, [r7, #4]
 800a53e:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800a540:	b29b      	uxth	r3, r3
 800a542:	3b01      	subs	r3, #1
 800a544:	b29b      	uxth	r3, r3
 800a546:	687a      	ldr	r2, [r7, #4]
 800a548:	4619      	mov	r1, r3
 800a54a:	84d1      	strh	r1, [r2, #38]	@ 0x26
 800a54c:	2b00      	cmp	r3, #0
 800a54e:	d10f      	bne.n	800a570 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800a550:	687b      	ldr	r3, [r7, #4]
 800a552:	681b      	ldr	r3, [r3, #0]
 800a554:	68da      	ldr	r2, [r3, #12]
 800a556:	687b      	ldr	r3, [r7, #4]
 800a558:	681b      	ldr	r3, [r3, #0]
 800a55a:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800a55e:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800a560:	687b      	ldr	r3, [r7, #4]
 800a562:	681b      	ldr	r3, [r3, #0]
 800a564:	68da      	ldr	r2, [r3, #12]
 800a566:	687b      	ldr	r3, [r7, #4]
 800a568:	681b      	ldr	r3, [r3, #0]
 800a56a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800a56e:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800a570:	2300      	movs	r3, #0
 800a572:	e000      	b.n	800a576 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800a574:	2302      	movs	r3, #2
  }
}
 800a576:	4618      	mov	r0, r3
 800a578:	3714      	adds	r7, #20
 800a57a:	46bd      	mov	sp, r7
 800a57c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a580:	4770      	bx	lr

0800a582 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800a582:	b580      	push	{r7, lr}
 800a584:	b082      	sub	sp, #8
 800a586:	af00      	add	r7, sp, #0
 800a588:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800a58a:	687b      	ldr	r3, [r7, #4]
 800a58c:	681b      	ldr	r3, [r3, #0]
 800a58e:	68da      	ldr	r2, [r3, #12]
 800a590:	687b      	ldr	r3, [r7, #4]
 800a592:	681b      	ldr	r3, [r3, #0]
 800a594:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800a598:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800a59a:	687b      	ldr	r3, [r7, #4]
 800a59c:	2220      	movs	r2, #32
 800a59e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800a5a2:	6878      	ldr	r0, [r7, #4]
 800a5a4:	f7ff fcd8 	bl	8009f58 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800a5a8:	2300      	movs	r3, #0
}
 800a5aa:	4618      	mov	r0, r3
 800a5ac:	3708      	adds	r7, #8
 800a5ae:	46bd      	mov	sp, r7
 800a5b0:	bd80      	pop	{r7, pc}

0800a5b2 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800a5b2:	b580      	push	{r7, lr}
 800a5b4:	b08c      	sub	sp, #48	@ 0x30
 800a5b6:	af00      	add	r7, sp, #0
 800a5b8:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800a5ba:	687b      	ldr	r3, [r7, #4]
 800a5bc:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800a5c0:	b2db      	uxtb	r3, r3
 800a5c2:	2b22      	cmp	r3, #34	@ 0x22
 800a5c4:	f040 80ae 	bne.w	800a724 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800a5c8:	687b      	ldr	r3, [r7, #4]
 800a5ca:	689b      	ldr	r3, [r3, #8]
 800a5cc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a5d0:	d117      	bne.n	800a602 <UART_Receive_IT+0x50>
 800a5d2:	687b      	ldr	r3, [r7, #4]
 800a5d4:	691b      	ldr	r3, [r3, #16]
 800a5d6:	2b00      	cmp	r3, #0
 800a5d8:	d113      	bne.n	800a602 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800a5da:	2300      	movs	r3, #0
 800a5dc:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800a5de:	687b      	ldr	r3, [r7, #4]
 800a5e0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a5e2:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800a5e4:	687b      	ldr	r3, [r7, #4]
 800a5e6:	681b      	ldr	r3, [r3, #0]
 800a5e8:	685b      	ldr	r3, [r3, #4]
 800a5ea:	b29b      	uxth	r3, r3
 800a5ec:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a5f0:	b29a      	uxth	r2, r3
 800a5f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a5f4:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800a5f6:	687b      	ldr	r3, [r7, #4]
 800a5f8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a5fa:	1c9a      	adds	r2, r3, #2
 800a5fc:	687b      	ldr	r3, [r7, #4]
 800a5fe:	629a      	str	r2, [r3, #40]	@ 0x28
 800a600:	e026      	b.n	800a650 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800a602:	687b      	ldr	r3, [r7, #4]
 800a604:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a606:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 800a608:	2300      	movs	r3, #0
 800a60a:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800a60c:	687b      	ldr	r3, [r7, #4]
 800a60e:	689b      	ldr	r3, [r3, #8]
 800a610:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a614:	d007      	beq.n	800a626 <UART_Receive_IT+0x74>
 800a616:	687b      	ldr	r3, [r7, #4]
 800a618:	689b      	ldr	r3, [r3, #8]
 800a61a:	2b00      	cmp	r3, #0
 800a61c:	d10a      	bne.n	800a634 <UART_Receive_IT+0x82>
 800a61e:	687b      	ldr	r3, [r7, #4]
 800a620:	691b      	ldr	r3, [r3, #16]
 800a622:	2b00      	cmp	r3, #0
 800a624:	d106      	bne.n	800a634 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800a626:	687b      	ldr	r3, [r7, #4]
 800a628:	681b      	ldr	r3, [r3, #0]
 800a62a:	685b      	ldr	r3, [r3, #4]
 800a62c:	b2da      	uxtb	r2, r3
 800a62e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a630:	701a      	strb	r2, [r3, #0]
 800a632:	e008      	b.n	800a646 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800a634:	687b      	ldr	r3, [r7, #4]
 800a636:	681b      	ldr	r3, [r3, #0]
 800a638:	685b      	ldr	r3, [r3, #4]
 800a63a:	b2db      	uxtb	r3, r3
 800a63c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800a640:	b2da      	uxtb	r2, r3
 800a642:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a644:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800a646:	687b      	ldr	r3, [r7, #4]
 800a648:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a64a:	1c5a      	adds	r2, r3, #1
 800a64c:	687b      	ldr	r3, [r7, #4]
 800a64e:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 800a650:	687b      	ldr	r3, [r7, #4]
 800a652:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800a654:	b29b      	uxth	r3, r3
 800a656:	3b01      	subs	r3, #1
 800a658:	b29b      	uxth	r3, r3
 800a65a:	687a      	ldr	r2, [r7, #4]
 800a65c:	4619      	mov	r1, r3
 800a65e:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 800a660:	2b00      	cmp	r3, #0
 800a662:	d15d      	bne.n	800a720 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800a664:	687b      	ldr	r3, [r7, #4]
 800a666:	681b      	ldr	r3, [r3, #0]
 800a668:	68da      	ldr	r2, [r3, #12]
 800a66a:	687b      	ldr	r3, [r7, #4]
 800a66c:	681b      	ldr	r3, [r3, #0]
 800a66e:	f022 0220 	bic.w	r2, r2, #32
 800a672:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800a674:	687b      	ldr	r3, [r7, #4]
 800a676:	681b      	ldr	r3, [r3, #0]
 800a678:	68da      	ldr	r2, [r3, #12]
 800a67a:	687b      	ldr	r3, [r7, #4]
 800a67c:	681b      	ldr	r3, [r3, #0]
 800a67e:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800a682:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800a684:	687b      	ldr	r3, [r7, #4]
 800a686:	681b      	ldr	r3, [r3, #0]
 800a688:	695a      	ldr	r2, [r3, #20]
 800a68a:	687b      	ldr	r3, [r7, #4]
 800a68c:	681b      	ldr	r3, [r3, #0]
 800a68e:	f022 0201 	bic.w	r2, r2, #1
 800a692:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800a694:	687b      	ldr	r3, [r7, #4]
 800a696:	2220      	movs	r2, #32
 800a698:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800a69c:	687b      	ldr	r3, [r7, #4]
 800a69e:	2200      	movs	r2, #0
 800a6a0:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a6a2:	687b      	ldr	r3, [r7, #4]
 800a6a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a6a6:	2b01      	cmp	r3, #1
 800a6a8:	d135      	bne.n	800a716 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a6aa:	687b      	ldr	r3, [r7, #4]
 800a6ac:	2200      	movs	r2, #0
 800a6ae:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a6b0:	687b      	ldr	r3, [r7, #4]
 800a6b2:	681b      	ldr	r3, [r3, #0]
 800a6b4:	330c      	adds	r3, #12
 800a6b6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a6b8:	697b      	ldr	r3, [r7, #20]
 800a6ba:	e853 3f00 	ldrex	r3, [r3]
 800a6be:	613b      	str	r3, [r7, #16]
   return(result);
 800a6c0:	693b      	ldr	r3, [r7, #16]
 800a6c2:	f023 0310 	bic.w	r3, r3, #16
 800a6c6:	627b      	str	r3, [r7, #36]	@ 0x24
 800a6c8:	687b      	ldr	r3, [r7, #4]
 800a6ca:	681b      	ldr	r3, [r3, #0]
 800a6cc:	330c      	adds	r3, #12
 800a6ce:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a6d0:	623a      	str	r2, [r7, #32]
 800a6d2:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a6d4:	69f9      	ldr	r1, [r7, #28]
 800a6d6:	6a3a      	ldr	r2, [r7, #32]
 800a6d8:	e841 2300 	strex	r3, r2, [r1]
 800a6dc:	61bb      	str	r3, [r7, #24]
   return(result);
 800a6de:	69bb      	ldr	r3, [r7, #24]
 800a6e0:	2b00      	cmp	r3, #0
 800a6e2:	d1e5      	bne.n	800a6b0 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800a6e4:	687b      	ldr	r3, [r7, #4]
 800a6e6:	681b      	ldr	r3, [r3, #0]
 800a6e8:	681b      	ldr	r3, [r3, #0]
 800a6ea:	f003 0310 	and.w	r3, r3, #16
 800a6ee:	2b10      	cmp	r3, #16
 800a6f0:	d10a      	bne.n	800a708 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800a6f2:	2300      	movs	r3, #0
 800a6f4:	60fb      	str	r3, [r7, #12]
 800a6f6:	687b      	ldr	r3, [r7, #4]
 800a6f8:	681b      	ldr	r3, [r3, #0]
 800a6fa:	681b      	ldr	r3, [r3, #0]
 800a6fc:	60fb      	str	r3, [r7, #12]
 800a6fe:	687b      	ldr	r3, [r7, #4]
 800a700:	681b      	ldr	r3, [r3, #0]
 800a702:	685b      	ldr	r3, [r3, #4]
 800a704:	60fb      	str	r3, [r7, #12]
 800a706:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800a708:	687b      	ldr	r3, [r7, #4]
 800a70a:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800a70c:	4619      	mov	r1, r3
 800a70e:	6878      	ldr	r0, [r7, #4]
 800a710:	f7f6 fec6 	bl	80014a0 <HAL_UARTEx_RxEventCallback>
 800a714:	e002      	b.n	800a71c <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800a716:	6878      	ldr	r0, [r7, #4]
 800a718:	f7ff fc32 	bl	8009f80 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800a71c:	2300      	movs	r3, #0
 800a71e:	e002      	b.n	800a726 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 800a720:	2300      	movs	r3, #0
 800a722:	e000      	b.n	800a726 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 800a724:	2302      	movs	r3, #2
  }
}
 800a726:	4618      	mov	r0, r3
 800a728:	3730      	adds	r7, #48	@ 0x30
 800a72a:	46bd      	mov	sp, r7
 800a72c:	bd80      	pop	{r7, pc}
	...

0800a730 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800a730:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800a734:	b0c0      	sub	sp, #256	@ 0x100
 800a736:	af00      	add	r7, sp, #0
 800a738:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800a73c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a740:	681b      	ldr	r3, [r3, #0]
 800a742:	691b      	ldr	r3, [r3, #16]
 800a744:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 800a748:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a74c:	68d9      	ldr	r1, [r3, #12]
 800a74e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a752:	681a      	ldr	r2, [r3, #0]
 800a754:	ea40 0301 	orr.w	r3, r0, r1
 800a758:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800a75a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a75e:	689a      	ldr	r2, [r3, #8]
 800a760:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a764:	691b      	ldr	r3, [r3, #16]
 800a766:	431a      	orrs	r2, r3
 800a768:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a76c:	695b      	ldr	r3, [r3, #20]
 800a76e:	431a      	orrs	r2, r3
 800a770:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a774:	69db      	ldr	r3, [r3, #28]
 800a776:	4313      	orrs	r3, r2
 800a778:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800a77c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a780:	681b      	ldr	r3, [r3, #0]
 800a782:	68db      	ldr	r3, [r3, #12]
 800a784:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 800a788:	f021 010c 	bic.w	r1, r1, #12
 800a78c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a790:	681a      	ldr	r2, [r3, #0]
 800a792:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800a796:	430b      	orrs	r3, r1
 800a798:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800a79a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a79e:	681b      	ldr	r3, [r3, #0]
 800a7a0:	695b      	ldr	r3, [r3, #20]
 800a7a2:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 800a7a6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a7aa:	6999      	ldr	r1, [r3, #24]
 800a7ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a7b0:	681a      	ldr	r2, [r3, #0]
 800a7b2:	ea40 0301 	orr.w	r3, r0, r1
 800a7b6:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800a7b8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a7bc:	681a      	ldr	r2, [r3, #0]
 800a7be:	4b8f      	ldr	r3, [pc, #572]	@ (800a9fc <UART_SetConfig+0x2cc>)
 800a7c0:	429a      	cmp	r2, r3
 800a7c2:	d005      	beq.n	800a7d0 <UART_SetConfig+0xa0>
 800a7c4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a7c8:	681a      	ldr	r2, [r3, #0]
 800a7ca:	4b8d      	ldr	r3, [pc, #564]	@ (800aa00 <UART_SetConfig+0x2d0>)
 800a7cc:	429a      	cmp	r2, r3
 800a7ce:	d104      	bne.n	800a7da <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800a7d0:	f7fd fd1a 	bl	8008208 <HAL_RCC_GetPCLK2Freq>
 800a7d4:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 800a7d8:	e003      	b.n	800a7e2 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800a7da:	f7fd fd01 	bl	80081e0 <HAL_RCC_GetPCLK1Freq>
 800a7de:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800a7e2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a7e6:	69db      	ldr	r3, [r3, #28]
 800a7e8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800a7ec:	f040 810c 	bne.w	800aa08 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800a7f0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800a7f4:	2200      	movs	r2, #0
 800a7f6:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800a7fa:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 800a7fe:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 800a802:	4622      	mov	r2, r4
 800a804:	462b      	mov	r3, r5
 800a806:	1891      	adds	r1, r2, r2
 800a808:	65b9      	str	r1, [r7, #88]	@ 0x58
 800a80a:	415b      	adcs	r3, r3
 800a80c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800a80e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800a812:	4621      	mov	r1, r4
 800a814:	eb12 0801 	adds.w	r8, r2, r1
 800a818:	4629      	mov	r1, r5
 800a81a:	eb43 0901 	adc.w	r9, r3, r1
 800a81e:	f04f 0200 	mov.w	r2, #0
 800a822:	f04f 0300 	mov.w	r3, #0
 800a826:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800a82a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800a82e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800a832:	4690      	mov	r8, r2
 800a834:	4699      	mov	r9, r3
 800a836:	4623      	mov	r3, r4
 800a838:	eb18 0303 	adds.w	r3, r8, r3
 800a83c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800a840:	462b      	mov	r3, r5
 800a842:	eb49 0303 	adc.w	r3, r9, r3
 800a846:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800a84a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a84e:	685b      	ldr	r3, [r3, #4]
 800a850:	2200      	movs	r2, #0
 800a852:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800a856:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800a85a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800a85e:	460b      	mov	r3, r1
 800a860:	18db      	adds	r3, r3, r3
 800a862:	653b      	str	r3, [r7, #80]	@ 0x50
 800a864:	4613      	mov	r3, r2
 800a866:	eb42 0303 	adc.w	r3, r2, r3
 800a86a:	657b      	str	r3, [r7, #84]	@ 0x54
 800a86c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 800a870:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 800a874:	f7f5 fd04 	bl	8000280 <__aeabi_uldivmod>
 800a878:	4602      	mov	r2, r0
 800a87a:	460b      	mov	r3, r1
 800a87c:	4b61      	ldr	r3, [pc, #388]	@ (800aa04 <UART_SetConfig+0x2d4>)
 800a87e:	fba3 2302 	umull	r2, r3, r3, r2
 800a882:	095b      	lsrs	r3, r3, #5
 800a884:	011c      	lsls	r4, r3, #4
 800a886:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800a88a:	2200      	movs	r2, #0
 800a88c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800a890:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 800a894:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 800a898:	4642      	mov	r2, r8
 800a89a:	464b      	mov	r3, r9
 800a89c:	1891      	adds	r1, r2, r2
 800a89e:	64b9      	str	r1, [r7, #72]	@ 0x48
 800a8a0:	415b      	adcs	r3, r3
 800a8a2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800a8a4:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800a8a8:	4641      	mov	r1, r8
 800a8aa:	eb12 0a01 	adds.w	sl, r2, r1
 800a8ae:	4649      	mov	r1, r9
 800a8b0:	eb43 0b01 	adc.w	fp, r3, r1
 800a8b4:	f04f 0200 	mov.w	r2, #0
 800a8b8:	f04f 0300 	mov.w	r3, #0
 800a8bc:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800a8c0:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800a8c4:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800a8c8:	4692      	mov	sl, r2
 800a8ca:	469b      	mov	fp, r3
 800a8cc:	4643      	mov	r3, r8
 800a8ce:	eb1a 0303 	adds.w	r3, sl, r3
 800a8d2:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800a8d6:	464b      	mov	r3, r9
 800a8d8:	eb4b 0303 	adc.w	r3, fp, r3
 800a8dc:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800a8e0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a8e4:	685b      	ldr	r3, [r3, #4]
 800a8e6:	2200      	movs	r2, #0
 800a8e8:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800a8ec:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 800a8f0:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800a8f4:	460b      	mov	r3, r1
 800a8f6:	18db      	adds	r3, r3, r3
 800a8f8:	643b      	str	r3, [r7, #64]	@ 0x40
 800a8fa:	4613      	mov	r3, r2
 800a8fc:	eb42 0303 	adc.w	r3, r2, r3
 800a900:	647b      	str	r3, [r7, #68]	@ 0x44
 800a902:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800a906:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 800a90a:	f7f5 fcb9 	bl	8000280 <__aeabi_uldivmod>
 800a90e:	4602      	mov	r2, r0
 800a910:	460b      	mov	r3, r1
 800a912:	4611      	mov	r1, r2
 800a914:	4b3b      	ldr	r3, [pc, #236]	@ (800aa04 <UART_SetConfig+0x2d4>)
 800a916:	fba3 2301 	umull	r2, r3, r3, r1
 800a91a:	095b      	lsrs	r3, r3, #5
 800a91c:	2264      	movs	r2, #100	@ 0x64
 800a91e:	fb02 f303 	mul.w	r3, r2, r3
 800a922:	1acb      	subs	r3, r1, r3
 800a924:	00db      	lsls	r3, r3, #3
 800a926:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800a92a:	4b36      	ldr	r3, [pc, #216]	@ (800aa04 <UART_SetConfig+0x2d4>)
 800a92c:	fba3 2302 	umull	r2, r3, r3, r2
 800a930:	095b      	lsrs	r3, r3, #5
 800a932:	005b      	lsls	r3, r3, #1
 800a934:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 800a938:	441c      	add	r4, r3
 800a93a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800a93e:	2200      	movs	r2, #0
 800a940:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800a944:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 800a948:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 800a94c:	4642      	mov	r2, r8
 800a94e:	464b      	mov	r3, r9
 800a950:	1891      	adds	r1, r2, r2
 800a952:	63b9      	str	r1, [r7, #56]	@ 0x38
 800a954:	415b      	adcs	r3, r3
 800a956:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a958:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 800a95c:	4641      	mov	r1, r8
 800a95e:	1851      	adds	r1, r2, r1
 800a960:	6339      	str	r1, [r7, #48]	@ 0x30
 800a962:	4649      	mov	r1, r9
 800a964:	414b      	adcs	r3, r1
 800a966:	637b      	str	r3, [r7, #52]	@ 0x34
 800a968:	f04f 0200 	mov.w	r2, #0
 800a96c:	f04f 0300 	mov.w	r3, #0
 800a970:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 800a974:	4659      	mov	r1, fp
 800a976:	00cb      	lsls	r3, r1, #3
 800a978:	4651      	mov	r1, sl
 800a97a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800a97e:	4651      	mov	r1, sl
 800a980:	00ca      	lsls	r2, r1, #3
 800a982:	4610      	mov	r0, r2
 800a984:	4619      	mov	r1, r3
 800a986:	4603      	mov	r3, r0
 800a988:	4642      	mov	r2, r8
 800a98a:	189b      	adds	r3, r3, r2
 800a98c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800a990:	464b      	mov	r3, r9
 800a992:	460a      	mov	r2, r1
 800a994:	eb42 0303 	adc.w	r3, r2, r3
 800a998:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800a99c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a9a0:	685b      	ldr	r3, [r3, #4]
 800a9a2:	2200      	movs	r2, #0
 800a9a4:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800a9a8:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 800a9ac:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800a9b0:	460b      	mov	r3, r1
 800a9b2:	18db      	adds	r3, r3, r3
 800a9b4:	62bb      	str	r3, [r7, #40]	@ 0x28
 800a9b6:	4613      	mov	r3, r2
 800a9b8:	eb42 0303 	adc.w	r3, r2, r3
 800a9bc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800a9be:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800a9c2:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 800a9c6:	f7f5 fc5b 	bl	8000280 <__aeabi_uldivmod>
 800a9ca:	4602      	mov	r2, r0
 800a9cc:	460b      	mov	r3, r1
 800a9ce:	4b0d      	ldr	r3, [pc, #52]	@ (800aa04 <UART_SetConfig+0x2d4>)
 800a9d0:	fba3 1302 	umull	r1, r3, r3, r2
 800a9d4:	095b      	lsrs	r3, r3, #5
 800a9d6:	2164      	movs	r1, #100	@ 0x64
 800a9d8:	fb01 f303 	mul.w	r3, r1, r3
 800a9dc:	1ad3      	subs	r3, r2, r3
 800a9de:	00db      	lsls	r3, r3, #3
 800a9e0:	3332      	adds	r3, #50	@ 0x32
 800a9e2:	4a08      	ldr	r2, [pc, #32]	@ (800aa04 <UART_SetConfig+0x2d4>)
 800a9e4:	fba2 2303 	umull	r2, r3, r2, r3
 800a9e8:	095b      	lsrs	r3, r3, #5
 800a9ea:	f003 0207 	and.w	r2, r3, #7
 800a9ee:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a9f2:	681b      	ldr	r3, [r3, #0]
 800a9f4:	4422      	add	r2, r4
 800a9f6:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800a9f8:	e106      	b.n	800ac08 <UART_SetConfig+0x4d8>
 800a9fa:	bf00      	nop
 800a9fc:	40011000 	.word	0x40011000
 800aa00:	40011400 	.word	0x40011400
 800aa04:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800aa08:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800aa0c:	2200      	movs	r2, #0
 800aa0e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800aa12:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800aa16:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800aa1a:	4642      	mov	r2, r8
 800aa1c:	464b      	mov	r3, r9
 800aa1e:	1891      	adds	r1, r2, r2
 800aa20:	6239      	str	r1, [r7, #32]
 800aa22:	415b      	adcs	r3, r3
 800aa24:	627b      	str	r3, [r7, #36]	@ 0x24
 800aa26:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800aa2a:	4641      	mov	r1, r8
 800aa2c:	1854      	adds	r4, r2, r1
 800aa2e:	4649      	mov	r1, r9
 800aa30:	eb43 0501 	adc.w	r5, r3, r1
 800aa34:	f04f 0200 	mov.w	r2, #0
 800aa38:	f04f 0300 	mov.w	r3, #0
 800aa3c:	00eb      	lsls	r3, r5, #3
 800aa3e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800aa42:	00e2      	lsls	r2, r4, #3
 800aa44:	4614      	mov	r4, r2
 800aa46:	461d      	mov	r5, r3
 800aa48:	4643      	mov	r3, r8
 800aa4a:	18e3      	adds	r3, r4, r3
 800aa4c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800aa50:	464b      	mov	r3, r9
 800aa52:	eb45 0303 	adc.w	r3, r5, r3
 800aa56:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800aa5a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800aa5e:	685b      	ldr	r3, [r3, #4]
 800aa60:	2200      	movs	r2, #0
 800aa62:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800aa66:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800aa6a:	f04f 0200 	mov.w	r2, #0
 800aa6e:	f04f 0300 	mov.w	r3, #0
 800aa72:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800aa76:	4629      	mov	r1, r5
 800aa78:	008b      	lsls	r3, r1, #2
 800aa7a:	4621      	mov	r1, r4
 800aa7c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800aa80:	4621      	mov	r1, r4
 800aa82:	008a      	lsls	r2, r1, #2
 800aa84:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 800aa88:	f7f5 fbfa 	bl	8000280 <__aeabi_uldivmod>
 800aa8c:	4602      	mov	r2, r0
 800aa8e:	460b      	mov	r3, r1
 800aa90:	4b60      	ldr	r3, [pc, #384]	@ (800ac14 <UART_SetConfig+0x4e4>)
 800aa92:	fba3 2302 	umull	r2, r3, r3, r2
 800aa96:	095b      	lsrs	r3, r3, #5
 800aa98:	011c      	lsls	r4, r3, #4
 800aa9a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800aa9e:	2200      	movs	r2, #0
 800aaa0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800aaa4:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 800aaa8:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 800aaac:	4642      	mov	r2, r8
 800aaae:	464b      	mov	r3, r9
 800aab0:	1891      	adds	r1, r2, r2
 800aab2:	61b9      	str	r1, [r7, #24]
 800aab4:	415b      	adcs	r3, r3
 800aab6:	61fb      	str	r3, [r7, #28]
 800aab8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800aabc:	4641      	mov	r1, r8
 800aabe:	1851      	adds	r1, r2, r1
 800aac0:	6139      	str	r1, [r7, #16]
 800aac2:	4649      	mov	r1, r9
 800aac4:	414b      	adcs	r3, r1
 800aac6:	617b      	str	r3, [r7, #20]
 800aac8:	f04f 0200 	mov.w	r2, #0
 800aacc:	f04f 0300 	mov.w	r3, #0
 800aad0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800aad4:	4659      	mov	r1, fp
 800aad6:	00cb      	lsls	r3, r1, #3
 800aad8:	4651      	mov	r1, sl
 800aada:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800aade:	4651      	mov	r1, sl
 800aae0:	00ca      	lsls	r2, r1, #3
 800aae2:	4610      	mov	r0, r2
 800aae4:	4619      	mov	r1, r3
 800aae6:	4603      	mov	r3, r0
 800aae8:	4642      	mov	r2, r8
 800aaea:	189b      	adds	r3, r3, r2
 800aaec:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800aaf0:	464b      	mov	r3, r9
 800aaf2:	460a      	mov	r2, r1
 800aaf4:	eb42 0303 	adc.w	r3, r2, r3
 800aaf8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800aafc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800ab00:	685b      	ldr	r3, [r3, #4]
 800ab02:	2200      	movs	r2, #0
 800ab04:	67bb      	str	r3, [r7, #120]	@ 0x78
 800ab06:	67fa      	str	r2, [r7, #124]	@ 0x7c
 800ab08:	f04f 0200 	mov.w	r2, #0
 800ab0c:	f04f 0300 	mov.w	r3, #0
 800ab10:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 800ab14:	4649      	mov	r1, r9
 800ab16:	008b      	lsls	r3, r1, #2
 800ab18:	4641      	mov	r1, r8
 800ab1a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800ab1e:	4641      	mov	r1, r8
 800ab20:	008a      	lsls	r2, r1, #2
 800ab22:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800ab26:	f7f5 fbab 	bl	8000280 <__aeabi_uldivmod>
 800ab2a:	4602      	mov	r2, r0
 800ab2c:	460b      	mov	r3, r1
 800ab2e:	4611      	mov	r1, r2
 800ab30:	4b38      	ldr	r3, [pc, #224]	@ (800ac14 <UART_SetConfig+0x4e4>)
 800ab32:	fba3 2301 	umull	r2, r3, r3, r1
 800ab36:	095b      	lsrs	r3, r3, #5
 800ab38:	2264      	movs	r2, #100	@ 0x64
 800ab3a:	fb02 f303 	mul.w	r3, r2, r3
 800ab3e:	1acb      	subs	r3, r1, r3
 800ab40:	011b      	lsls	r3, r3, #4
 800ab42:	3332      	adds	r3, #50	@ 0x32
 800ab44:	4a33      	ldr	r2, [pc, #204]	@ (800ac14 <UART_SetConfig+0x4e4>)
 800ab46:	fba2 2303 	umull	r2, r3, r2, r3
 800ab4a:	095b      	lsrs	r3, r3, #5
 800ab4c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800ab50:	441c      	add	r4, r3
 800ab52:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800ab56:	2200      	movs	r2, #0
 800ab58:	673b      	str	r3, [r7, #112]	@ 0x70
 800ab5a:	677a      	str	r2, [r7, #116]	@ 0x74
 800ab5c:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 800ab60:	4642      	mov	r2, r8
 800ab62:	464b      	mov	r3, r9
 800ab64:	1891      	adds	r1, r2, r2
 800ab66:	60b9      	str	r1, [r7, #8]
 800ab68:	415b      	adcs	r3, r3
 800ab6a:	60fb      	str	r3, [r7, #12]
 800ab6c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800ab70:	4641      	mov	r1, r8
 800ab72:	1851      	adds	r1, r2, r1
 800ab74:	6039      	str	r1, [r7, #0]
 800ab76:	4649      	mov	r1, r9
 800ab78:	414b      	adcs	r3, r1
 800ab7a:	607b      	str	r3, [r7, #4]
 800ab7c:	f04f 0200 	mov.w	r2, #0
 800ab80:	f04f 0300 	mov.w	r3, #0
 800ab84:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800ab88:	4659      	mov	r1, fp
 800ab8a:	00cb      	lsls	r3, r1, #3
 800ab8c:	4651      	mov	r1, sl
 800ab8e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800ab92:	4651      	mov	r1, sl
 800ab94:	00ca      	lsls	r2, r1, #3
 800ab96:	4610      	mov	r0, r2
 800ab98:	4619      	mov	r1, r3
 800ab9a:	4603      	mov	r3, r0
 800ab9c:	4642      	mov	r2, r8
 800ab9e:	189b      	adds	r3, r3, r2
 800aba0:	66bb      	str	r3, [r7, #104]	@ 0x68
 800aba2:	464b      	mov	r3, r9
 800aba4:	460a      	mov	r2, r1
 800aba6:	eb42 0303 	adc.w	r3, r2, r3
 800abaa:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800abac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800abb0:	685b      	ldr	r3, [r3, #4]
 800abb2:	2200      	movs	r2, #0
 800abb4:	663b      	str	r3, [r7, #96]	@ 0x60
 800abb6:	667a      	str	r2, [r7, #100]	@ 0x64
 800abb8:	f04f 0200 	mov.w	r2, #0
 800abbc:	f04f 0300 	mov.w	r3, #0
 800abc0:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 800abc4:	4649      	mov	r1, r9
 800abc6:	008b      	lsls	r3, r1, #2
 800abc8:	4641      	mov	r1, r8
 800abca:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800abce:	4641      	mov	r1, r8
 800abd0:	008a      	lsls	r2, r1, #2
 800abd2:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800abd6:	f7f5 fb53 	bl	8000280 <__aeabi_uldivmod>
 800abda:	4602      	mov	r2, r0
 800abdc:	460b      	mov	r3, r1
 800abde:	4b0d      	ldr	r3, [pc, #52]	@ (800ac14 <UART_SetConfig+0x4e4>)
 800abe0:	fba3 1302 	umull	r1, r3, r3, r2
 800abe4:	095b      	lsrs	r3, r3, #5
 800abe6:	2164      	movs	r1, #100	@ 0x64
 800abe8:	fb01 f303 	mul.w	r3, r1, r3
 800abec:	1ad3      	subs	r3, r2, r3
 800abee:	011b      	lsls	r3, r3, #4
 800abf0:	3332      	adds	r3, #50	@ 0x32
 800abf2:	4a08      	ldr	r2, [pc, #32]	@ (800ac14 <UART_SetConfig+0x4e4>)
 800abf4:	fba2 2303 	umull	r2, r3, r2, r3
 800abf8:	095b      	lsrs	r3, r3, #5
 800abfa:	f003 020f 	and.w	r2, r3, #15
 800abfe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800ac02:	681b      	ldr	r3, [r3, #0]
 800ac04:	4422      	add	r2, r4
 800ac06:	609a      	str	r2, [r3, #8]
}
 800ac08:	bf00      	nop
 800ac0a:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800ac0e:	46bd      	mov	sp, r7
 800ac10:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800ac14:	51eb851f 	.word	0x51eb851f

0800ac18 <__NVIC_SetPriority>:
{
 800ac18:	b480      	push	{r7}
 800ac1a:	b083      	sub	sp, #12
 800ac1c:	af00      	add	r7, sp, #0
 800ac1e:	4603      	mov	r3, r0
 800ac20:	6039      	str	r1, [r7, #0]
 800ac22:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800ac24:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800ac28:	2b00      	cmp	r3, #0
 800ac2a:	db0a      	blt.n	800ac42 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800ac2c:	683b      	ldr	r3, [r7, #0]
 800ac2e:	b2da      	uxtb	r2, r3
 800ac30:	490c      	ldr	r1, [pc, #48]	@ (800ac64 <__NVIC_SetPriority+0x4c>)
 800ac32:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800ac36:	0112      	lsls	r2, r2, #4
 800ac38:	b2d2      	uxtb	r2, r2
 800ac3a:	440b      	add	r3, r1
 800ac3c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 800ac40:	e00a      	b.n	800ac58 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800ac42:	683b      	ldr	r3, [r7, #0]
 800ac44:	b2da      	uxtb	r2, r3
 800ac46:	4908      	ldr	r1, [pc, #32]	@ (800ac68 <__NVIC_SetPriority+0x50>)
 800ac48:	79fb      	ldrb	r3, [r7, #7]
 800ac4a:	f003 030f 	and.w	r3, r3, #15
 800ac4e:	3b04      	subs	r3, #4
 800ac50:	0112      	lsls	r2, r2, #4
 800ac52:	b2d2      	uxtb	r2, r2
 800ac54:	440b      	add	r3, r1
 800ac56:	761a      	strb	r2, [r3, #24]
}
 800ac58:	bf00      	nop
 800ac5a:	370c      	adds	r7, #12
 800ac5c:	46bd      	mov	sp, r7
 800ac5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac62:	4770      	bx	lr
 800ac64:	e000e100 	.word	0xe000e100
 800ac68:	e000ed00 	.word	0xe000ed00

0800ac6c <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 800ac6c:	b580      	push	{r7, lr}
 800ac6e:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 800ac70:	2100      	movs	r1, #0
 800ac72:	f06f 0004 	mvn.w	r0, #4
 800ac76:	f7ff ffcf 	bl	800ac18 <__NVIC_SetPriority>
#endif
}
 800ac7a:	bf00      	nop
 800ac7c:	bd80      	pop	{r7, pc}
	...

0800ac80 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 800ac80:	b480      	push	{r7}
 800ac82:	b083      	sub	sp, #12
 800ac84:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800ac86:	f3ef 8305 	mrs	r3, IPSR
 800ac8a:	603b      	str	r3, [r7, #0]
  return(result);
 800ac8c:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800ac8e:	2b00      	cmp	r3, #0
 800ac90:	d003      	beq.n	800ac9a <osKernelInitialize+0x1a>
    stat = osErrorISR;
 800ac92:	f06f 0305 	mvn.w	r3, #5
 800ac96:	607b      	str	r3, [r7, #4]
 800ac98:	e00c      	b.n	800acb4 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 800ac9a:	4b0a      	ldr	r3, [pc, #40]	@ (800acc4 <osKernelInitialize+0x44>)
 800ac9c:	681b      	ldr	r3, [r3, #0]
 800ac9e:	2b00      	cmp	r3, #0
 800aca0:	d105      	bne.n	800acae <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800aca2:	4b08      	ldr	r3, [pc, #32]	@ (800acc4 <osKernelInitialize+0x44>)
 800aca4:	2201      	movs	r2, #1
 800aca6:	601a      	str	r2, [r3, #0]
      stat = osOK;
 800aca8:	2300      	movs	r3, #0
 800acaa:	607b      	str	r3, [r7, #4]
 800acac:	e002      	b.n	800acb4 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 800acae:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800acb2:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800acb4:	687b      	ldr	r3, [r7, #4]
}
 800acb6:	4618      	mov	r0, r3
 800acb8:	370c      	adds	r7, #12
 800acba:	46bd      	mov	sp, r7
 800acbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800acc0:	4770      	bx	lr
 800acc2:	bf00      	nop
 800acc4:	20000f28 	.word	0x20000f28

0800acc8 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 800acc8:	b580      	push	{r7, lr}
 800acca:	b082      	sub	sp, #8
 800accc:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800acce:	f3ef 8305 	mrs	r3, IPSR
 800acd2:	603b      	str	r3, [r7, #0]
  return(result);
 800acd4:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800acd6:	2b00      	cmp	r3, #0
 800acd8:	d003      	beq.n	800ace2 <osKernelStart+0x1a>
    stat = osErrorISR;
 800acda:	f06f 0305 	mvn.w	r3, #5
 800acde:	607b      	str	r3, [r7, #4]
 800ace0:	e010      	b.n	800ad04 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 800ace2:	4b0b      	ldr	r3, [pc, #44]	@ (800ad10 <osKernelStart+0x48>)
 800ace4:	681b      	ldr	r3, [r3, #0]
 800ace6:	2b01      	cmp	r3, #1
 800ace8:	d109      	bne.n	800acfe <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800acea:	f7ff ffbf 	bl	800ac6c <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800acee:	4b08      	ldr	r3, [pc, #32]	@ (800ad10 <osKernelStart+0x48>)
 800acf0:	2202      	movs	r2, #2
 800acf2:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 800acf4:	f001 f892 	bl	800be1c <vTaskStartScheduler>
      stat = osOK;
 800acf8:	2300      	movs	r3, #0
 800acfa:	607b      	str	r3, [r7, #4]
 800acfc:	e002      	b.n	800ad04 <osKernelStart+0x3c>
    } else {
      stat = osError;
 800acfe:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800ad02:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800ad04:	687b      	ldr	r3, [r7, #4]
}
 800ad06:	4618      	mov	r0, r3
 800ad08:	3708      	adds	r7, #8
 800ad0a:	46bd      	mov	sp, r7
 800ad0c:	bd80      	pop	{r7, pc}
 800ad0e:	bf00      	nop
 800ad10:	20000f28 	.word	0x20000f28

0800ad14 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 800ad14:	b580      	push	{r7, lr}
 800ad16:	b08e      	sub	sp, #56	@ 0x38
 800ad18:	af04      	add	r7, sp, #16
 800ad1a:	60f8      	str	r0, [r7, #12]
 800ad1c:	60b9      	str	r1, [r7, #8]
 800ad1e:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 800ad20:	2300      	movs	r3, #0
 800ad22:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800ad24:	f3ef 8305 	mrs	r3, IPSR
 800ad28:	617b      	str	r3, [r7, #20]
  return(result);
 800ad2a:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 800ad2c:	2b00      	cmp	r3, #0
 800ad2e:	d17e      	bne.n	800ae2e <osThreadNew+0x11a>
 800ad30:	68fb      	ldr	r3, [r7, #12]
 800ad32:	2b00      	cmp	r3, #0
 800ad34:	d07b      	beq.n	800ae2e <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 800ad36:	2380      	movs	r3, #128	@ 0x80
 800ad38:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 800ad3a:	2318      	movs	r3, #24
 800ad3c:	61fb      	str	r3, [r7, #28]

    name = NULL;
 800ad3e:	2300      	movs	r3, #0
 800ad40:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 800ad42:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800ad46:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800ad48:	687b      	ldr	r3, [r7, #4]
 800ad4a:	2b00      	cmp	r3, #0
 800ad4c:	d045      	beq.n	800adda <osThreadNew+0xc6>
      if (attr->name != NULL) {
 800ad4e:	687b      	ldr	r3, [r7, #4]
 800ad50:	681b      	ldr	r3, [r3, #0]
 800ad52:	2b00      	cmp	r3, #0
 800ad54:	d002      	beq.n	800ad5c <osThreadNew+0x48>
        name = attr->name;
 800ad56:	687b      	ldr	r3, [r7, #4]
 800ad58:	681b      	ldr	r3, [r3, #0]
 800ad5a:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 800ad5c:	687b      	ldr	r3, [r7, #4]
 800ad5e:	699b      	ldr	r3, [r3, #24]
 800ad60:	2b00      	cmp	r3, #0
 800ad62:	d002      	beq.n	800ad6a <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 800ad64:	687b      	ldr	r3, [r7, #4]
 800ad66:	699b      	ldr	r3, [r3, #24]
 800ad68:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800ad6a:	69fb      	ldr	r3, [r7, #28]
 800ad6c:	2b00      	cmp	r3, #0
 800ad6e:	d008      	beq.n	800ad82 <osThreadNew+0x6e>
 800ad70:	69fb      	ldr	r3, [r7, #28]
 800ad72:	2b38      	cmp	r3, #56	@ 0x38
 800ad74:	d805      	bhi.n	800ad82 <osThreadNew+0x6e>
 800ad76:	687b      	ldr	r3, [r7, #4]
 800ad78:	685b      	ldr	r3, [r3, #4]
 800ad7a:	f003 0301 	and.w	r3, r3, #1
 800ad7e:	2b00      	cmp	r3, #0
 800ad80:	d001      	beq.n	800ad86 <osThreadNew+0x72>
        return (NULL);
 800ad82:	2300      	movs	r3, #0
 800ad84:	e054      	b.n	800ae30 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 800ad86:	687b      	ldr	r3, [r7, #4]
 800ad88:	695b      	ldr	r3, [r3, #20]
 800ad8a:	2b00      	cmp	r3, #0
 800ad8c:	d003      	beq.n	800ad96 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800ad8e:	687b      	ldr	r3, [r7, #4]
 800ad90:	695b      	ldr	r3, [r3, #20]
 800ad92:	089b      	lsrs	r3, r3, #2
 800ad94:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800ad96:	687b      	ldr	r3, [r7, #4]
 800ad98:	689b      	ldr	r3, [r3, #8]
 800ad9a:	2b00      	cmp	r3, #0
 800ad9c:	d00e      	beq.n	800adbc <osThreadNew+0xa8>
 800ad9e:	687b      	ldr	r3, [r7, #4]
 800ada0:	68db      	ldr	r3, [r3, #12]
 800ada2:	2ba7      	cmp	r3, #167	@ 0xa7
 800ada4:	d90a      	bls.n	800adbc <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800ada6:	687b      	ldr	r3, [r7, #4]
 800ada8:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800adaa:	2b00      	cmp	r3, #0
 800adac:	d006      	beq.n	800adbc <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800adae:	687b      	ldr	r3, [r7, #4]
 800adb0:	695b      	ldr	r3, [r3, #20]
 800adb2:	2b00      	cmp	r3, #0
 800adb4:	d002      	beq.n	800adbc <osThreadNew+0xa8>
        mem = 1;
 800adb6:	2301      	movs	r3, #1
 800adb8:	61bb      	str	r3, [r7, #24]
 800adba:	e010      	b.n	800adde <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 800adbc:	687b      	ldr	r3, [r7, #4]
 800adbe:	689b      	ldr	r3, [r3, #8]
 800adc0:	2b00      	cmp	r3, #0
 800adc2:	d10c      	bne.n	800adde <osThreadNew+0xca>
 800adc4:	687b      	ldr	r3, [r7, #4]
 800adc6:	68db      	ldr	r3, [r3, #12]
 800adc8:	2b00      	cmp	r3, #0
 800adca:	d108      	bne.n	800adde <osThreadNew+0xca>
 800adcc:	687b      	ldr	r3, [r7, #4]
 800adce:	691b      	ldr	r3, [r3, #16]
 800add0:	2b00      	cmp	r3, #0
 800add2:	d104      	bne.n	800adde <osThreadNew+0xca>
          mem = 0;
 800add4:	2300      	movs	r3, #0
 800add6:	61bb      	str	r3, [r7, #24]
 800add8:	e001      	b.n	800adde <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 800adda:	2300      	movs	r3, #0
 800addc:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800adde:	69bb      	ldr	r3, [r7, #24]
 800ade0:	2b01      	cmp	r3, #1
 800ade2:	d110      	bne.n	800ae06 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800ade4:	687b      	ldr	r3, [r7, #4]
 800ade6:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 800ade8:	687a      	ldr	r2, [r7, #4]
 800adea:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800adec:	9202      	str	r2, [sp, #8]
 800adee:	9301      	str	r3, [sp, #4]
 800adf0:	69fb      	ldr	r3, [r7, #28]
 800adf2:	9300      	str	r3, [sp, #0]
 800adf4:	68bb      	ldr	r3, [r7, #8]
 800adf6:	6a3a      	ldr	r2, [r7, #32]
 800adf8:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800adfa:	68f8      	ldr	r0, [r7, #12]
 800adfc:	f000 fe1a 	bl	800ba34 <xTaskCreateStatic>
 800ae00:	4603      	mov	r3, r0
 800ae02:	613b      	str	r3, [r7, #16]
 800ae04:	e013      	b.n	800ae2e <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 800ae06:	69bb      	ldr	r3, [r7, #24]
 800ae08:	2b00      	cmp	r3, #0
 800ae0a:	d110      	bne.n	800ae2e <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 800ae0c:	6a3b      	ldr	r3, [r7, #32]
 800ae0e:	b29a      	uxth	r2, r3
 800ae10:	f107 0310 	add.w	r3, r7, #16
 800ae14:	9301      	str	r3, [sp, #4]
 800ae16:	69fb      	ldr	r3, [r7, #28]
 800ae18:	9300      	str	r3, [sp, #0]
 800ae1a:	68bb      	ldr	r3, [r7, #8]
 800ae1c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800ae1e:	68f8      	ldr	r0, [r7, #12]
 800ae20:	f000 fe68 	bl	800baf4 <xTaskCreate>
 800ae24:	4603      	mov	r3, r0
 800ae26:	2b01      	cmp	r3, #1
 800ae28:	d001      	beq.n	800ae2e <osThreadNew+0x11a>
            hTask = NULL;
 800ae2a:	2300      	movs	r3, #0
 800ae2c:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 800ae2e:	693b      	ldr	r3, [r7, #16]
}
 800ae30:	4618      	mov	r0, r3
 800ae32:	3728      	adds	r7, #40	@ 0x28
 800ae34:	46bd      	mov	sp, r7
 800ae36:	bd80      	pop	{r7, pc}

0800ae38 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 800ae38:	b580      	push	{r7, lr}
 800ae3a:	b084      	sub	sp, #16
 800ae3c:	af00      	add	r7, sp, #0
 800ae3e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800ae40:	f3ef 8305 	mrs	r3, IPSR
 800ae44:	60bb      	str	r3, [r7, #8]
  return(result);
 800ae46:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800ae48:	2b00      	cmp	r3, #0
 800ae4a:	d003      	beq.n	800ae54 <osDelay+0x1c>
    stat = osErrorISR;
 800ae4c:	f06f 0305 	mvn.w	r3, #5
 800ae50:	60fb      	str	r3, [r7, #12]
 800ae52:	e007      	b.n	800ae64 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 800ae54:	2300      	movs	r3, #0
 800ae56:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 800ae58:	687b      	ldr	r3, [r7, #4]
 800ae5a:	2b00      	cmp	r3, #0
 800ae5c:	d002      	beq.n	800ae64 <osDelay+0x2c>
      vTaskDelay(ticks);
 800ae5e:	6878      	ldr	r0, [r7, #4]
 800ae60:	f000 ffa6 	bl	800bdb0 <vTaskDelay>
    }
  }

  return (stat);
 800ae64:	68fb      	ldr	r3, [r7, #12]
}
 800ae66:	4618      	mov	r0, r3
 800ae68:	3710      	adds	r7, #16
 800ae6a:	46bd      	mov	sp, r7
 800ae6c:	bd80      	pop	{r7, pc}
	...

0800ae70 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 800ae70:	b480      	push	{r7}
 800ae72:	b085      	sub	sp, #20
 800ae74:	af00      	add	r7, sp, #0
 800ae76:	60f8      	str	r0, [r7, #12]
 800ae78:	60b9      	str	r1, [r7, #8]
 800ae7a:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 800ae7c:	68fb      	ldr	r3, [r7, #12]
 800ae7e:	4a07      	ldr	r2, [pc, #28]	@ (800ae9c <vApplicationGetIdleTaskMemory+0x2c>)
 800ae80:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800ae82:	68bb      	ldr	r3, [r7, #8]
 800ae84:	4a06      	ldr	r2, [pc, #24]	@ (800aea0 <vApplicationGetIdleTaskMemory+0x30>)
 800ae86:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 800ae88:	687b      	ldr	r3, [r7, #4]
 800ae8a:	2280      	movs	r2, #128	@ 0x80
 800ae8c:	601a      	str	r2, [r3, #0]
}
 800ae8e:	bf00      	nop
 800ae90:	3714      	adds	r7, #20
 800ae92:	46bd      	mov	sp, r7
 800ae94:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae98:	4770      	bx	lr
 800ae9a:	bf00      	nop
 800ae9c:	20000f2c 	.word	0x20000f2c
 800aea0:	20000fd4 	.word	0x20000fd4

0800aea4 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800aea4:	b480      	push	{r7}
 800aea6:	b085      	sub	sp, #20
 800aea8:	af00      	add	r7, sp, #0
 800aeaa:	60f8      	str	r0, [r7, #12]
 800aeac:	60b9      	str	r1, [r7, #8]
 800aeae:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 800aeb0:	68fb      	ldr	r3, [r7, #12]
 800aeb2:	4a07      	ldr	r2, [pc, #28]	@ (800aed0 <vApplicationGetTimerTaskMemory+0x2c>)
 800aeb4:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800aeb6:	68bb      	ldr	r3, [r7, #8]
 800aeb8:	4a06      	ldr	r2, [pc, #24]	@ (800aed4 <vApplicationGetTimerTaskMemory+0x30>)
 800aeba:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 800aebc:	687b      	ldr	r3, [r7, #4]
 800aebe:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800aec2:	601a      	str	r2, [r3, #0]
}
 800aec4:	bf00      	nop
 800aec6:	3714      	adds	r7, #20
 800aec8:	46bd      	mov	sp, r7
 800aeca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aece:	4770      	bx	lr
 800aed0:	200011d4 	.word	0x200011d4
 800aed4:	2000127c 	.word	0x2000127c

0800aed8 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800aed8:	b480      	push	{r7}
 800aeda:	b083      	sub	sp, #12
 800aedc:	af00      	add	r7, sp, #0
 800aede:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800aee0:	687b      	ldr	r3, [r7, #4]
 800aee2:	f103 0208 	add.w	r2, r3, #8
 800aee6:	687b      	ldr	r3, [r7, #4]
 800aee8:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800aeea:	687b      	ldr	r3, [r7, #4]
 800aeec:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800aef0:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800aef2:	687b      	ldr	r3, [r7, #4]
 800aef4:	f103 0208 	add.w	r2, r3, #8
 800aef8:	687b      	ldr	r3, [r7, #4]
 800aefa:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800aefc:	687b      	ldr	r3, [r7, #4]
 800aefe:	f103 0208 	add.w	r2, r3, #8
 800af02:	687b      	ldr	r3, [r7, #4]
 800af04:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800af06:	687b      	ldr	r3, [r7, #4]
 800af08:	2200      	movs	r2, #0
 800af0a:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800af0c:	bf00      	nop
 800af0e:	370c      	adds	r7, #12
 800af10:	46bd      	mov	sp, r7
 800af12:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af16:	4770      	bx	lr

0800af18 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800af18:	b480      	push	{r7}
 800af1a:	b083      	sub	sp, #12
 800af1c:	af00      	add	r7, sp, #0
 800af1e:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800af20:	687b      	ldr	r3, [r7, #4]
 800af22:	2200      	movs	r2, #0
 800af24:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800af26:	bf00      	nop
 800af28:	370c      	adds	r7, #12
 800af2a:	46bd      	mov	sp, r7
 800af2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af30:	4770      	bx	lr

0800af32 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800af32:	b480      	push	{r7}
 800af34:	b085      	sub	sp, #20
 800af36:	af00      	add	r7, sp, #0
 800af38:	6078      	str	r0, [r7, #4]
 800af3a:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800af3c:	687b      	ldr	r3, [r7, #4]
 800af3e:	685b      	ldr	r3, [r3, #4]
 800af40:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800af42:	683b      	ldr	r3, [r7, #0]
 800af44:	68fa      	ldr	r2, [r7, #12]
 800af46:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800af48:	68fb      	ldr	r3, [r7, #12]
 800af4a:	689a      	ldr	r2, [r3, #8]
 800af4c:	683b      	ldr	r3, [r7, #0]
 800af4e:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800af50:	68fb      	ldr	r3, [r7, #12]
 800af52:	689b      	ldr	r3, [r3, #8]
 800af54:	683a      	ldr	r2, [r7, #0]
 800af56:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800af58:	68fb      	ldr	r3, [r7, #12]
 800af5a:	683a      	ldr	r2, [r7, #0]
 800af5c:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800af5e:	683b      	ldr	r3, [r7, #0]
 800af60:	687a      	ldr	r2, [r7, #4]
 800af62:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800af64:	687b      	ldr	r3, [r7, #4]
 800af66:	681b      	ldr	r3, [r3, #0]
 800af68:	1c5a      	adds	r2, r3, #1
 800af6a:	687b      	ldr	r3, [r7, #4]
 800af6c:	601a      	str	r2, [r3, #0]
}
 800af6e:	bf00      	nop
 800af70:	3714      	adds	r7, #20
 800af72:	46bd      	mov	sp, r7
 800af74:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af78:	4770      	bx	lr

0800af7a <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800af7a:	b480      	push	{r7}
 800af7c:	b085      	sub	sp, #20
 800af7e:	af00      	add	r7, sp, #0
 800af80:	6078      	str	r0, [r7, #4]
 800af82:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800af84:	683b      	ldr	r3, [r7, #0]
 800af86:	681b      	ldr	r3, [r3, #0]
 800af88:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800af8a:	68bb      	ldr	r3, [r7, #8]
 800af8c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800af90:	d103      	bne.n	800af9a <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800af92:	687b      	ldr	r3, [r7, #4]
 800af94:	691b      	ldr	r3, [r3, #16]
 800af96:	60fb      	str	r3, [r7, #12]
 800af98:	e00c      	b.n	800afb4 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800af9a:	687b      	ldr	r3, [r7, #4]
 800af9c:	3308      	adds	r3, #8
 800af9e:	60fb      	str	r3, [r7, #12]
 800afa0:	e002      	b.n	800afa8 <vListInsert+0x2e>
 800afa2:	68fb      	ldr	r3, [r7, #12]
 800afa4:	685b      	ldr	r3, [r3, #4]
 800afa6:	60fb      	str	r3, [r7, #12]
 800afa8:	68fb      	ldr	r3, [r7, #12]
 800afaa:	685b      	ldr	r3, [r3, #4]
 800afac:	681b      	ldr	r3, [r3, #0]
 800afae:	68ba      	ldr	r2, [r7, #8]
 800afb0:	429a      	cmp	r2, r3
 800afb2:	d2f6      	bcs.n	800afa2 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800afb4:	68fb      	ldr	r3, [r7, #12]
 800afb6:	685a      	ldr	r2, [r3, #4]
 800afb8:	683b      	ldr	r3, [r7, #0]
 800afba:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800afbc:	683b      	ldr	r3, [r7, #0]
 800afbe:	685b      	ldr	r3, [r3, #4]
 800afc0:	683a      	ldr	r2, [r7, #0]
 800afc2:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800afc4:	683b      	ldr	r3, [r7, #0]
 800afc6:	68fa      	ldr	r2, [r7, #12]
 800afc8:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800afca:	68fb      	ldr	r3, [r7, #12]
 800afcc:	683a      	ldr	r2, [r7, #0]
 800afce:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800afd0:	683b      	ldr	r3, [r7, #0]
 800afd2:	687a      	ldr	r2, [r7, #4]
 800afd4:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800afd6:	687b      	ldr	r3, [r7, #4]
 800afd8:	681b      	ldr	r3, [r3, #0]
 800afda:	1c5a      	adds	r2, r3, #1
 800afdc:	687b      	ldr	r3, [r7, #4]
 800afde:	601a      	str	r2, [r3, #0]
}
 800afe0:	bf00      	nop
 800afe2:	3714      	adds	r7, #20
 800afe4:	46bd      	mov	sp, r7
 800afe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afea:	4770      	bx	lr

0800afec <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800afec:	b480      	push	{r7}
 800afee:	b085      	sub	sp, #20
 800aff0:	af00      	add	r7, sp, #0
 800aff2:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800aff4:	687b      	ldr	r3, [r7, #4]
 800aff6:	691b      	ldr	r3, [r3, #16]
 800aff8:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800affa:	687b      	ldr	r3, [r7, #4]
 800affc:	685b      	ldr	r3, [r3, #4]
 800affe:	687a      	ldr	r2, [r7, #4]
 800b000:	6892      	ldr	r2, [r2, #8]
 800b002:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800b004:	687b      	ldr	r3, [r7, #4]
 800b006:	689b      	ldr	r3, [r3, #8]
 800b008:	687a      	ldr	r2, [r7, #4]
 800b00a:	6852      	ldr	r2, [r2, #4]
 800b00c:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800b00e:	68fb      	ldr	r3, [r7, #12]
 800b010:	685b      	ldr	r3, [r3, #4]
 800b012:	687a      	ldr	r2, [r7, #4]
 800b014:	429a      	cmp	r2, r3
 800b016:	d103      	bne.n	800b020 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800b018:	687b      	ldr	r3, [r7, #4]
 800b01a:	689a      	ldr	r2, [r3, #8]
 800b01c:	68fb      	ldr	r3, [r7, #12]
 800b01e:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800b020:	687b      	ldr	r3, [r7, #4]
 800b022:	2200      	movs	r2, #0
 800b024:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800b026:	68fb      	ldr	r3, [r7, #12]
 800b028:	681b      	ldr	r3, [r3, #0]
 800b02a:	1e5a      	subs	r2, r3, #1
 800b02c:	68fb      	ldr	r3, [r7, #12]
 800b02e:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800b030:	68fb      	ldr	r3, [r7, #12]
 800b032:	681b      	ldr	r3, [r3, #0]
}
 800b034:	4618      	mov	r0, r3
 800b036:	3714      	adds	r7, #20
 800b038:	46bd      	mov	sp, r7
 800b03a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b03e:	4770      	bx	lr

0800b040 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800b040:	b580      	push	{r7, lr}
 800b042:	b084      	sub	sp, #16
 800b044:	af00      	add	r7, sp, #0
 800b046:	6078      	str	r0, [r7, #4]
 800b048:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800b04a:	687b      	ldr	r3, [r7, #4]
 800b04c:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800b04e:	68fb      	ldr	r3, [r7, #12]
 800b050:	2b00      	cmp	r3, #0
 800b052:	d10b      	bne.n	800b06c <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800b054:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b058:	f383 8811 	msr	BASEPRI, r3
 800b05c:	f3bf 8f6f 	isb	sy
 800b060:	f3bf 8f4f 	dsb	sy
 800b064:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800b066:	bf00      	nop
 800b068:	bf00      	nop
 800b06a:	e7fd      	b.n	800b068 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800b06c:	f002 fa84 	bl	800d578 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800b070:	68fb      	ldr	r3, [r7, #12]
 800b072:	681a      	ldr	r2, [r3, #0]
 800b074:	68fb      	ldr	r3, [r7, #12]
 800b076:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b078:	68f9      	ldr	r1, [r7, #12]
 800b07a:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800b07c:	fb01 f303 	mul.w	r3, r1, r3
 800b080:	441a      	add	r2, r3
 800b082:	68fb      	ldr	r3, [r7, #12]
 800b084:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800b086:	68fb      	ldr	r3, [r7, #12]
 800b088:	2200      	movs	r2, #0
 800b08a:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800b08c:	68fb      	ldr	r3, [r7, #12]
 800b08e:	681a      	ldr	r2, [r3, #0]
 800b090:	68fb      	ldr	r3, [r7, #12]
 800b092:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800b094:	68fb      	ldr	r3, [r7, #12]
 800b096:	681a      	ldr	r2, [r3, #0]
 800b098:	68fb      	ldr	r3, [r7, #12]
 800b09a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b09c:	3b01      	subs	r3, #1
 800b09e:	68f9      	ldr	r1, [r7, #12]
 800b0a0:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800b0a2:	fb01 f303 	mul.w	r3, r1, r3
 800b0a6:	441a      	add	r2, r3
 800b0a8:	68fb      	ldr	r3, [r7, #12]
 800b0aa:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800b0ac:	68fb      	ldr	r3, [r7, #12]
 800b0ae:	22ff      	movs	r2, #255	@ 0xff
 800b0b0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800b0b4:	68fb      	ldr	r3, [r7, #12]
 800b0b6:	22ff      	movs	r2, #255	@ 0xff
 800b0b8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 800b0bc:	683b      	ldr	r3, [r7, #0]
 800b0be:	2b00      	cmp	r3, #0
 800b0c0:	d114      	bne.n	800b0ec <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800b0c2:	68fb      	ldr	r3, [r7, #12]
 800b0c4:	691b      	ldr	r3, [r3, #16]
 800b0c6:	2b00      	cmp	r3, #0
 800b0c8:	d01a      	beq.n	800b100 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800b0ca:	68fb      	ldr	r3, [r7, #12]
 800b0cc:	3310      	adds	r3, #16
 800b0ce:	4618      	mov	r0, r3
 800b0d0:	f001 fa3c 	bl	800c54c <xTaskRemoveFromEventList>
 800b0d4:	4603      	mov	r3, r0
 800b0d6:	2b00      	cmp	r3, #0
 800b0d8:	d012      	beq.n	800b100 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800b0da:	4b0d      	ldr	r3, [pc, #52]	@ (800b110 <xQueueGenericReset+0xd0>)
 800b0dc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b0e0:	601a      	str	r2, [r3, #0]
 800b0e2:	f3bf 8f4f 	dsb	sy
 800b0e6:	f3bf 8f6f 	isb	sy
 800b0ea:	e009      	b.n	800b100 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800b0ec:	68fb      	ldr	r3, [r7, #12]
 800b0ee:	3310      	adds	r3, #16
 800b0f0:	4618      	mov	r0, r3
 800b0f2:	f7ff fef1 	bl	800aed8 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800b0f6:	68fb      	ldr	r3, [r7, #12]
 800b0f8:	3324      	adds	r3, #36	@ 0x24
 800b0fa:	4618      	mov	r0, r3
 800b0fc:	f7ff feec 	bl	800aed8 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800b100:	f002 fa6c 	bl	800d5dc <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800b104:	2301      	movs	r3, #1
}
 800b106:	4618      	mov	r0, r3
 800b108:	3710      	adds	r7, #16
 800b10a:	46bd      	mov	sp, r7
 800b10c:	bd80      	pop	{r7, pc}
 800b10e:	bf00      	nop
 800b110:	e000ed04 	.word	0xe000ed04

0800b114 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800b114:	b580      	push	{r7, lr}
 800b116:	b08e      	sub	sp, #56	@ 0x38
 800b118:	af02      	add	r7, sp, #8
 800b11a:	60f8      	str	r0, [r7, #12]
 800b11c:	60b9      	str	r1, [r7, #8]
 800b11e:	607a      	str	r2, [r7, #4]
 800b120:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800b122:	68fb      	ldr	r3, [r7, #12]
 800b124:	2b00      	cmp	r3, #0
 800b126:	d10b      	bne.n	800b140 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 800b128:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b12c:	f383 8811 	msr	BASEPRI, r3
 800b130:	f3bf 8f6f 	isb	sy
 800b134:	f3bf 8f4f 	dsb	sy
 800b138:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800b13a:	bf00      	nop
 800b13c:	bf00      	nop
 800b13e:	e7fd      	b.n	800b13c <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800b140:	683b      	ldr	r3, [r7, #0]
 800b142:	2b00      	cmp	r3, #0
 800b144:	d10b      	bne.n	800b15e <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 800b146:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b14a:	f383 8811 	msr	BASEPRI, r3
 800b14e:	f3bf 8f6f 	isb	sy
 800b152:	f3bf 8f4f 	dsb	sy
 800b156:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800b158:	bf00      	nop
 800b15a:	bf00      	nop
 800b15c:	e7fd      	b.n	800b15a <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800b15e:	687b      	ldr	r3, [r7, #4]
 800b160:	2b00      	cmp	r3, #0
 800b162:	d002      	beq.n	800b16a <xQueueGenericCreateStatic+0x56>
 800b164:	68bb      	ldr	r3, [r7, #8]
 800b166:	2b00      	cmp	r3, #0
 800b168:	d001      	beq.n	800b16e <xQueueGenericCreateStatic+0x5a>
 800b16a:	2301      	movs	r3, #1
 800b16c:	e000      	b.n	800b170 <xQueueGenericCreateStatic+0x5c>
 800b16e:	2300      	movs	r3, #0
 800b170:	2b00      	cmp	r3, #0
 800b172:	d10b      	bne.n	800b18c <xQueueGenericCreateStatic+0x78>
	__asm volatile
 800b174:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b178:	f383 8811 	msr	BASEPRI, r3
 800b17c:	f3bf 8f6f 	isb	sy
 800b180:	f3bf 8f4f 	dsb	sy
 800b184:	623b      	str	r3, [r7, #32]
}
 800b186:	bf00      	nop
 800b188:	bf00      	nop
 800b18a:	e7fd      	b.n	800b188 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800b18c:	687b      	ldr	r3, [r7, #4]
 800b18e:	2b00      	cmp	r3, #0
 800b190:	d102      	bne.n	800b198 <xQueueGenericCreateStatic+0x84>
 800b192:	68bb      	ldr	r3, [r7, #8]
 800b194:	2b00      	cmp	r3, #0
 800b196:	d101      	bne.n	800b19c <xQueueGenericCreateStatic+0x88>
 800b198:	2301      	movs	r3, #1
 800b19a:	e000      	b.n	800b19e <xQueueGenericCreateStatic+0x8a>
 800b19c:	2300      	movs	r3, #0
 800b19e:	2b00      	cmp	r3, #0
 800b1a0:	d10b      	bne.n	800b1ba <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 800b1a2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b1a6:	f383 8811 	msr	BASEPRI, r3
 800b1aa:	f3bf 8f6f 	isb	sy
 800b1ae:	f3bf 8f4f 	dsb	sy
 800b1b2:	61fb      	str	r3, [r7, #28]
}
 800b1b4:	bf00      	nop
 800b1b6:	bf00      	nop
 800b1b8:	e7fd      	b.n	800b1b6 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800b1ba:	2350      	movs	r3, #80	@ 0x50
 800b1bc:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800b1be:	697b      	ldr	r3, [r7, #20]
 800b1c0:	2b50      	cmp	r3, #80	@ 0x50
 800b1c2:	d00b      	beq.n	800b1dc <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 800b1c4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b1c8:	f383 8811 	msr	BASEPRI, r3
 800b1cc:	f3bf 8f6f 	isb	sy
 800b1d0:	f3bf 8f4f 	dsb	sy
 800b1d4:	61bb      	str	r3, [r7, #24]
}
 800b1d6:	bf00      	nop
 800b1d8:	bf00      	nop
 800b1da:	e7fd      	b.n	800b1d8 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800b1dc:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800b1de:	683b      	ldr	r3, [r7, #0]
 800b1e0:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 800b1e2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b1e4:	2b00      	cmp	r3, #0
 800b1e6:	d00d      	beq.n	800b204 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800b1e8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b1ea:	2201      	movs	r2, #1
 800b1ec:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800b1f0:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 800b1f4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b1f6:	9300      	str	r3, [sp, #0]
 800b1f8:	4613      	mov	r3, r2
 800b1fa:	687a      	ldr	r2, [r7, #4]
 800b1fc:	68b9      	ldr	r1, [r7, #8]
 800b1fe:	68f8      	ldr	r0, [r7, #12]
 800b200:	f000 f805 	bl	800b20e <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800b204:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 800b206:	4618      	mov	r0, r3
 800b208:	3730      	adds	r7, #48	@ 0x30
 800b20a:	46bd      	mov	sp, r7
 800b20c:	bd80      	pop	{r7, pc}

0800b20e <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800b20e:	b580      	push	{r7, lr}
 800b210:	b084      	sub	sp, #16
 800b212:	af00      	add	r7, sp, #0
 800b214:	60f8      	str	r0, [r7, #12]
 800b216:	60b9      	str	r1, [r7, #8]
 800b218:	607a      	str	r2, [r7, #4]
 800b21a:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800b21c:	68bb      	ldr	r3, [r7, #8]
 800b21e:	2b00      	cmp	r3, #0
 800b220:	d103      	bne.n	800b22a <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800b222:	69bb      	ldr	r3, [r7, #24]
 800b224:	69ba      	ldr	r2, [r7, #24]
 800b226:	601a      	str	r2, [r3, #0]
 800b228:	e002      	b.n	800b230 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800b22a:	69bb      	ldr	r3, [r7, #24]
 800b22c:	687a      	ldr	r2, [r7, #4]
 800b22e:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800b230:	69bb      	ldr	r3, [r7, #24]
 800b232:	68fa      	ldr	r2, [r7, #12]
 800b234:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800b236:	69bb      	ldr	r3, [r7, #24]
 800b238:	68ba      	ldr	r2, [r7, #8]
 800b23a:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800b23c:	2101      	movs	r1, #1
 800b23e:	69b8      	ldr	r0, [r7, #24]
 800b240:	f7ff fefe 	bl	800b040 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800b244:	69bb      	ldr	r3, [r7, #24]
 800b246:	78fa      	ldrb	r2, [r7, #3]
 800b248:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800b24c:	bf00      	nop
 800b24e:	3710      	adds	r7, #16
 800b250:	46bd      	mov	sp, r7
 800b252:	bd80      	pop	{r7, pc}

0800b254 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800b254:	b580      	push	{r7, lr}
 800b256:	b08e      	sub	sp, #56	@ 0x38
 800b258:	af00      	add	r7, sp, #0
 800b25a:	60f8      	str	r0, [r7, #12]
 800b25c:	60b9      	str	r1, [r7, #8]
 800b25e:	607a      	str	r2, [r7, #4]
 800b260:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800b262:	2300      	movs	r3, #0
 800b264:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800b266:	68fb      	ldr	r3, [r7, #12]
 800b268:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800b26a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b26c:	2b00      	cmp	r3, #0
 800b26e:	d10b      	bne.n	800b288 <xQueueGenericSend+0x34>
	__asm volatile
 800b270:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b274:	f383 8811 	msr	BASEPRI, r3
 800b278:	f3bf 8f6f 	isb	sy
 800b27c:	f3bf 8f4f 	dsb	sy
 800b280:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800b282:	bf00      	nop
 800b284:	bf00      	nop
 800b286:	e7fd      	b.n	800b284 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800b288:	68bb      	ldr	r3, [r7, #8]
 800b28a:	2b00      	cmp	r3, #0
 800b28c:	d103      	bne.n	800b296 <xQueueGenericSend+0x42>
 800b28e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b290:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b292:	2b00      	cmp	r3, #0
 800b294:	d101      	bne.n	800b29a <xQueueGenericSend+0x46>
 800b296:	2301      	movs	r3, #1
 800b298:	e000      	b.n	800b29c <xQueueGenericSend+0x48>
 800b29a:	2300      	movs	r3, #0
 800b29c:	2b00      	cmp	r3, #0
 800b29e:	d10b      	bne.n	800b2b8 <xQueueGenericSend+0x64>
	__asm volatile
 800b2a0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b2a4:	f383 8811 	msr	BASEPRI, r3
 800b2a8:	f3bf 8f6f 	isb	sy
 800b2ac:	f3bf 8f4f 	dsb	sy
 800b2b0:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800b2b2:	bf00      	nop
 800b2b4:	bf00      	nop
 800b2b6:	e7fd      	b.n	800b2b4 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800b2b8:	683b      	ldr	r3, [r7, #0]
 800b2ba:	2b02      	cmp	r3, #2
 800b2bc:	d103      	bne.n	800b2c6 <xQueueGenericSend+0x72>
 800b2be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b2c0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b2c2:	2b01      	cmp	r3, #1
 800b2c4:	d101      	bne.n	800b2ca <xQueueGenericSend+0x76>
 800b2c6:	2301      	movs	r3, #1
 800b2c8:	e000      	b.n	800b2cc <xQueueGenericSend+0x78>
 800b2ca:	2300      	movs	r3, #0
 800b2cc:	2b00      	cmp	r3, #0
 800b2ce:	d10b      	bne.n	800b2e8 <xQueueGenericSend+0x94>
	__asm volatile
 800b2d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b2d4:	f383 8811 	msr	BASEPRI, r3
 800b2d8:	f3bf 8f6f 	isb	sy
 800b2dc:	f3bf 8f4f 	dsb	sy
 800b2e0:	623b      	str	r3, [r7, #32]
}
 800b2e2:	bf00      	nop
 800b2e4:	bf00      	nop
 800b2e6:	e7fd      	b.n	800b2e4 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800b2e8:	f001 faf6 	bl	800c8d8 <xTaskGetSchedulerState>
 800b2ec:	4603      	mov	r3, r0
 800b2ee:	2b00      	cmp	r3, #0
 800b2f0:	d102      	bne.n	800b2f8 <xQueueGenericSend+0xa4>
 800b2f2:	687b      	ldr	r3, [r7, #4]
 800b2f4:	2b00      	cmp	r3, #0
 800b2f6:	d101      	bne.n	800b2fc <xQueueGenericSend+0xa8>
 800b2f8:	2301      	movs	r3, #1
 800b2fa:	e000      	b.n	800b2fe <xQueueGenericSend+0xaa>
 800b2fc:	2300      	movs	r3, #0
 800b2fe:	2b00      	cmp	r3, #0
 800b300:	d10b      	bne.n	800b31a <xQueueGenericSend+0xc6>
	__asm volatile
 800b302:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b306:	f383 8811 	msr	BASEPRI, r3
 800b30a:	f3bf 8f6f 	isb	sy
 800b30e:	f3bf 8f4f 	dsb	sy
 800b312:	61fb      	str	r3, [r7, #28]
}
 800b314:	bf00      	nop
 800b316:	bf00      	nop
 800b318:	e7fd      	b.n	800b316 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800b31a:	f002 f92d 	bl	800d578 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800b31e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b320:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800b322:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b324:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b326:	429a      	cmp	r2, r3
 800b328:	d302      	bcc.n	800b330 <xQueueGenericSend+0xdc>
 800b32a:	683b      	ldr	r3, [r7, #0]
 800b32c:	2b02      	cmp	r3, #2
 800b32e:	d129      	bne.n	800b384 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800b330:	683a      	ldr	r2, [r7, #0]
 800b332:	68b9      	ldr	r1, [r7, #8]
 800b334:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800b336:	f000 fa0f 	bl	800b758 <prvCopyDataToQueue>
 800b33a:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800b33c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b33e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b340:	2b00      	cmp	r3, #0
 800b342:	d010      	beq.n	800b366 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800b344:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b346:	3324      	adds	r3, #36	@ 0x24
 800b348:	4618      	mov	r0, r3
 800b34a:	f001 f8ff 	bl	800c54c <xTaskRemoveFromEventList>
 800b34e:	4603      	mov	r3, r0
 800b350:	2b00      	cmp	r3, #0
 800b352:	d013      	beq.n	800b37c <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800b354:	4b3f      	ldr	r3, [pc, #252]	@ (800b454 <xQueueGenericSend+0x200>)
 800b356:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b35a:	601a      	str	r2, [r3, #0]
 800b35c:	f3bf 8f4f 	dsb	sy
 800b360:	f3bf 8f6f 	isb	sy
 800b364:	e00a      	b.n	800b37c <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800b366:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b368:	2b00      	cmp	r3, #0
 800b36a:	d007      	beq.n	800b37c <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800b36c:	4b39      	ldr	r3, [pc, #228]	@ (800b454 <xQueueGenericSend+0x200>)
 800b36e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b372:	601a      	str	r2, [r3, #0]
 800b374:	f3bf 8f4f 	dsb	sy
 800b378:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800b37c:	f002 f92e 	bl	800d5dc <vPortExitCritical>
				return pdPASS;
 800b380:	2301      	movs	r3, #1
 800b382:	e063      	b.n	800b44c <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800b384:	687b      	ldr	r3, [r7, #4]
 800b386:	2b00      	cmp	r3, #0
 800b388:	d103      	bne.n	800b392 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800b38a:	f002 f927 	bl	800d5dc <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800b38e:	2300      	movs	r3, #0
 800b390:	e05c      	b.n	800b44c <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800b392:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b394:	2b00      	cmp	r3, #0
 800b396:	d106      	bne.n	800b3a6 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800b398:	f107 0314 	add.w	r3, r7, #20
 800b39c:	4618      	mov	r0, r3
 800b39e:	f001 f939 	bl	800c614 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800b3a2:	2301      	movs	r3, #1
 800b3a4:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800b3a6:	f002 f919 	bl	800d5dc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800b3aa:	f000 fda7 	bl	800befc <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800b3ae:	f002 f8e3 	bl	800d578 <vPortEnterCritical>
 800b3b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b3b4:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800b3b8:	b25b      	sxtb	r3, r3
 800b3ba:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800b3be:	d103      	bne.n	800b3c8 <xQueueGenericSend+0x174>
 800b3c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b3c2:	2200      	movs	r2, #0
 800b3c4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800b3c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b3ca:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800b3ce:	b25b      	sxtb	r3, r3
 800b3d0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800b3d4:	d103      	bne.n	800b3de <xQueueGenericSend+0x18a>
 800b3d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b3d8:	2200      	movs	r2, #0
 800b3da:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800b3de:	f002 f8fd 	bl	800d5dc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800b3e2:	1d3a      	adds	r2, r7, #4
 800b3e4:	f107 0314 	add.w	r3, r7, #20
 800b3e8:	4611      	mov	r1, r2
 800b3ea:	4618      	mov	r0, r3
 800b3ec:	f001 f928 	bl	800c640 <xTaskCheckForTimeOut>
 800b3f0:	4603      	mov	r3, r0
 800b3f2:	2b00      	cmp	r3, #0
 800b3f4:	d124      	bne.n	800b440 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800b3f6:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800b3f8:	f000 faa6 	bl	800b948 <prvIsQueueFull>
 800b3fc:	4603      	mov	r3, r0
 800b3fe:	2b00      	cmp	r3, #0
 800b400:	d018      	beq.n	800b434 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800b402:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b404:	3310      	adds	r3, #16
 800b406:	687a      	ldr	r2, [r7, #4]
 800b408:	4611      	mov	r1, r2
 800b40a:	4618      	mov	r0, r3
 800b40c:	f001 f84c 	bl	800c4a8 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800b410:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800b412:	f000 fa31 	bl	800b878 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800b416:	f000 fd7f 	bl	800bf18 <xTaskResumeAll>
 800b41a:	4603      	mov	r3, r0
 800b41c:	2b00      	cmp	r3, #0
 800b41e:	f47f af7c 	bne.w	800b31a <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 800b422:	4b0c      	ldr	r3, [pc, #48]	@ (800b454 <xQueueGenericSend+0x200>)
 800b424:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b428:	601a      	str	r2, [r3, #0]
 800b42a:	f3bf 8f4f 	dsb	sy
 800b42e:	f3bf 8f6f 	isb	sy
 800b432:	e772      	b.n	800b31a <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800b434:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800b436:	f000 fa1f 	bl	800b878 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800b43a:	f000 fd6d 	bl	800bf18 <xTaskResumeAll>
 800b43e:	e76c      	b.n	800b31a <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800b440:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800b442:	f000 fa19 	bl	800b878 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800b446:	f000 fd67 	bl	800bf18 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800b44a:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800b44c:	4618      	mov	r0, r3
 800b44e:	3738      	adds	r7, #56	@ 0x38
 800b450:	46bd      	mov	sp, r7
 800b452:	bd80      	pop	{r7, pc}
 800b454:	e000ed04 	.word	0xe000ed04

0800b458 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800b458:	b580      	push	{r7, lr}
 800b45a:	b090      	sub	sp, #64	@ 0x40
 800b45c:	af00      	add	r7, sp, #0
 800b45e:	60f8      	str	r0, [r7, #12]
 800b460:	60b9      	str	r1, [r7, #8]
 800b462:	607a      	str	r2, [r7, #4]
 800b464:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800b466:	68fb      	ldr	r3, [r7, #12]
 800b468:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 800b46a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b46c:	2b00      	cmp	r3, #0
 800b46e:	d10b      	bne.n	800b488 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 800b470:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b474:	f383 8811 	msr	BASEPRI, r3
 800b478:	f3bf 8f6f 	isb	sy
 800b47c:	f3bf 8f4f 	dsb	sy
 800b480:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800b482:	bf00      	nop
 800b484:	bf00      	nop
 800b486:	e7fd      	b.n	800b484 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800b488:	68bb      	ldr	r3, [r7, #8]
 800b48a:	2b00      	cmp	r3, #0
 800b48c:	d103      	bne.n	800b496 <xQueueGenericSendFromISR+0x3e>
 800b48e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b490:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b492:	2b00      	cmp	r3, #0
 800b494:	d101      	bne.n	800b49a <xQueueGenericSendFromISR+0x42>
 800b496:	2301      	movs	r3, #1
 800b498:	e000      	b.n	800b49c <xQueueGenericSendFromISR+0x44>
 800b49a:	2300      	movs	r3, #0
 800b49c:	2b00      	cmp	r3, #0
 800b49e:	d10b      	bne.n	800b4b8 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 800b4a0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b4a4:	f383 8811 	msr	BASEPRI, r3
 800b4a8:	f3bf 8f6f 	isb	sy
 800b4ac:	f3bf 8f4f 	dsb	sy
 800b4b0:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800b4b2:	bf00      	nop
 800b4b4:	bf00      	nop
 800b4b6:	e7fd      	b.n	800b4b4 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800b4b8:	683b      	ldr	r3, [r7, #0]
 800b4ba:	2b02      	cmp	r3, #2
 800b4bc:	d103      	bne.n	800b4c6 <xQueueGenericSendFromISR+0x6e>
 800b4be:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b4c0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b4c2:	2b01      	cmp	r3, #1
 800b4c4:	d101      	bne.n	800b4ca <xQueueGenericSendFromISR+0x72>
 800b4c6:	2301      	movs	r3, #1
 800b4c8:	e000      	b.n	800b4cc <xQueueGenericSendFromISR+0x74>
 800b4ca:	2300      	movs	r3, #0
 800b4cc:	2b00      	cmp	r3, #0
 800b4ce:	d10b      	bne.n	800b4e8 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 800b4d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b4d4:	f383 8811 	msr	BASEPRI, r3
 800b4d8:	f3bf 8f6f 	isb	sy
 800b4dc:	f3bf 8f4f 	dsb	sy
 800b4e0:	623b      	str	r3, [r7, #32]
}
 800b4e2:	bf00      	nop
 800b4e4:	bf00      	nop
 800b4e6:	e7fd      	b.n	800b4e4 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800b4e8:	f002 f926 	bl	800d738 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800b4ec:	f3ef 8211 	mrs	r2, BASEPRI
 800b4f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b4f4:	f383 8811 	msr	BASEPRI, r3
 800b4f8:	f3bf 8f6f 	isb	sy
 800b4fc:	f3bf 8f4f 	dsb	sy
 800b500:	61fa      	str	r2, [r7, #28]
 800b502:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800b504:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800b506:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800b508:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b50a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800b50c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b50e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b510:	429a      	cmp	r2, r3
 800b512:	d302      	bcc.n	800b51a <xQueueGenericSendFromISR+0xc2>
 800b514:	683b      	ldr	r3, [r7, #0]
 800b516:	2b02      	cmp	r3, #2
 800b518:	d12f      	bne.n	800b57a <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800b51a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b51c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800b520:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800b524:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b526:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b528:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800b52a:	683a      	ldr	r2, [r7, #0]
 800b52c:	68b9      	ldr	r1, [r7, #8]
 800b52e:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800b530:	f000 f912 	bl	800b758 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800b534:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 800b538:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800b53c:	d112      	bne.n	800b564 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800b53e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b540:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b542:	2b00      	cmp	r3, #0
 800b544:	d016      	beq.n	800b574 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800b546:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b548:	3324      	adds	r3, #36	@ 0x24
 800b54a:	4618      	mov	r0, r3
 800b54c:	f000 fffe 	bl	800c54c <xTaskRemoveFromEventList>
 800b550:	4603      	mov	r3, r0
 800b552:	2b00      	cmp	r3, #0
 800b554:	d00e      	beq.n	800b574 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800b556:	687b      	ldr	r3, [r7, #4]
 800b558:	2b00      	cmp	r3, #0
 800b55a:	d00b      	beq.n	800b574 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800b55c:	687b      	ldr	r3, [r7, #4]
 800b55e:	2201      	movs	r2, #1
 800b560:	601a      	str	r2, [r3, #0]
 800b562:	e007      	b.n	800b574 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800b564:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800b568:	3301      	adds	r3, #1
 800b56a:	b2db      	uxtb	r3, r3
 800b56c:	b25a      	sxtb	r2, r3
 800b56e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b570:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 800b574:	2301      	movs	r3, #1
 800b576:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 800b578:	e001      	b.n	800b57e <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800b57a:	2300      	movs	r3, #0
 800b57c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800b57e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b580:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800b582:	697b      	ldr	r3, [r7, #20]
 800b584:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800b588:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800b58a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 800b58c:	4618      	mov	r0, r3
 800b58e:	3740      	adds	r7, #64	@ 0x40
 800b590:	46bd      	mov	sp, r7
 800b592:	bd80      	pop	{r7, pc}

0800b594 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800b594:	b580      	push	{r7, lr}
 800b596:	b08c      	sub	sp, #48	@ 0x30
 800b598:	af00      	add	r7, sp, #0
 800b59a:	60f8      	str	r0, [r7, #12]
 800b59c:	60b9      	str	r1, [r7, #8]
 800b59e:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800b5a0:	2300      	movs	r3, #0
 800b5a2:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800b5a4:	68fb      	ldr	r3, [r7, #12]
 800b5a6:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800b5a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b5aa:	2b00      	cmp	r3, #0
 800b5ac:	d10b      	bne.n	800b5c6 <xQueueReceive+0x32>
	__asm volatile
 800b5ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b5b2:	f383 8811 	msr	BASEPRI, r3
 800b5b6:	f3bf 8f6f 	isb	sy
 800b5ba:	f3bf 8f4f 	dsb	sy
 800b5be:	623b      	str	r3, [r7, #32]
}
 800b5c0:	bf00      	nop
 800b5c2:	bf00      	nop
 800b5c4:	e7fd      	b.n	800b5c2 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800b5c6:	68bb      	ldr	r3, [r7, #8]
 800b5c8:	2b00      	cmp	r3, #0
 800b5ca:	d103      	bne.n	800b5d4 <xQueueReceive+0x40>
 800b5cc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b5ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b5d0:	2b00      	cmp	r3, #0
 800b5d2:	d101      	bne.n	800b5d8 <xQueueReceive+0x44>
 800b5d4:	2301      	movs	r3, #1
 800b5d6:	e000      	b.n	800b5da <xQueueReceive+0x46>
 800b5d8:	2300      	movs	r3, #0
 800b5da:	2b00      	cmp	r3, #0
 800b5dc:	d10b      	bne.n	800b5f6 <xQueueReceive+0x62>
	__asm volatile
 800b5de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b5e2:	f383 8811 	msr	BASEPRI, r3
 800b5e6:	f3bf 8f6f 	isb	sy
 800b5ea:	f3bf 8f4f 	dsb	sy
 800b5ee:	61fb      	str	r3, [r7, #28]
}
 800b5f0:	bf00      	nop
 800b5f2:	bf00      	nop
 800b5f4:	e7fd      	b.n	800b5f2 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800b5f6:	f001 f96f 	bl	800c8d8 <xTaskGetSchedulerState>
 800b5fa:	4603      	mov	r3, r0
 800b5fc:	2b00      	cmp	r3, #0
 800b5fe:	d102      	bne.n	800b606 <xQueueReceive+0x72>
 800b600:	687b      	ldr	r3, [r7, #4]
 800b602:	2b00      	cmp	r3, #0
 800b604:	d101      	bne.n	800b60a <xQueueReceive+0x76>
 800b606:	2301      	movs	r3, #1
 800b608:	e000      	b.n	800b60c <xQueueReceive+0x78>
 800b60a:	2300      	movs	r3, #0
 800b60c:	2b00      	cmp	r3, #0
 800b60e:	d10b      	bne.n	800b628 <xQueueReceive+0x94>
	__asm volatile
 800b610:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b614:	f383 8811 	msr	BASEPRI, r3
 800b618:	f3bf 8f6f 	isb	sy
 800b61c:	f3bf 8f4f 	dsb	sy
 800b620:	61bb      	str	r3, [r7, #24]
}
 800b622:	bf00      	nop
 800b624:	bf00      	nop
 800b626:	e7fd      	b.n	800b624 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800b628:	f001 ffa6 	bl	800d578 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800b62c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b62e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b630:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800b632:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b634:	2b00      	cmp	r3, #0
 800b636:	d01f      	beq.n	800b678 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800b638:	68b9      	ldr	r1, [r7, #8]
 800b63a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800b63c:	f000 f8f6 	bl	800b82c <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800b640:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b642:	1e5a      	subs	r2, r3, #1
 800b644:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b646:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800b648:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b64a:	691b      	ldr	r3, [r3, #16]
 800b64c:	2b00      	cmp	r3, #0
 800b64e:	d00f      	beq.n	800b670 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800b650:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b652:	3310      	adds	r3, #16
 800b654:	4618      	mov	r0, r3
 800b656:	f000 ff79 	bl	800c54c <xTaskRemoveFromEventList>
 800b65a:	4603      	mov	r3, r0
 800b65c:	2b00      	cmp	r3, #0
 800b65e:	d007      	beq.n	800b670 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800b660:	4b3c      	ldr	r3, [pc, #240]	@ (800b754 <xQueueReceive+0x1c0>)
 800b662:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b666:	601a      	str	r2, [r3, #0]
 800b668:	f3bf 8f4f 	dsb	sy
 800b66c:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800b670:	f001 ffb4 	bl	800d5dc <vPortExitCritical>
				return pdPASS;
 800b674:	2301      	movs	r3, #1
 800b676:	e069      	b.n	800b74c <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800b678:	687b      	ldr	r3, [r7, #4]
 800b67a:	2b00      	cmp	r3, #0
 800b67c:	d103      	bne.n	800b686 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800b67e:	f001 ffad 	bl	800d5dc <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800b682:	2300      	movs	r3, #0
 800b684:	e062      	b.n	800b74c <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800b686:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b688:	2b00      	cmp	r3, #0
 800b68a:	d106      	bne.n	800b69a <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800b68c:	f107 0310 	add.w	r3, r7, #16
 800b690:	4618      	mov	r0, r3
 800b692:	f000 ffbf 	bl	800c614 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800b696:	2301      	movs	r3, #1
 800b698:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800b69a:	f001 ff9f 	bl	800d5dc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800b69e:	f000 fc2d 	bl	800befc <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800b6a2:	f001 ff69 	bl	800d578 <vPortEnterCritical>
 800b6a6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b6a8:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800b6ac:	b25b      	sxtb	r3, r3
 800b6ae:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800b6b2:	d103      	bne.n	800b6bc <xQueueReceive+0x128>
 800b6b4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b6b6:	2200      	movs	r2, #0
 800b6b8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800b6bc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b6be:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800b6c2:	b25b      	sxtb	r3, r3
 800b6c4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800b6c8:	d103      	bne.n	800b6d2 <xQueueReceive+0x13e>
 800b6ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b6cc:	2200      	movs	r2, #0
 800b6ce:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800b6d2:	f001 ff83 	bl	800d5dc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800b6d6:	1d3a      	adds	r2, r7, #4
 800b6d8:	f107 0310 	add.w	r3, r7, #16
 800b6dc:	4611      	mov	r1, r2
 800b6de:	4618      	mov	r0, r3
 800b6e0:	f000 ffae 	bl	800c640 <xTaskCheckForTimeOut>
 800b6e4:	4603      	mov	r3, r0
 800b6e6:	2b00      	cmp	r3, #0
 800b6e8:	d123      	bne.n	800b732 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800b6ea:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800b6ec:	f000 f916 	bl	800b91c <prvIsQueueEmpty>
 800b6f0:	4603      	mov	r3, r0
 800b6f2:	2b00      	cmp	r3, #0
 800b6f4:	d017      	beq.n	800b726 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800b6f6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b6f8:	3324      	adds	r3, #36	@ 0x24
 800b6fa:	687a      	ldr	r2, [r7, #4]
 800b6fc:	4611      	mov	r1, r2
 800b6fe:	4618      	mov	r0, r3
 800b700:	f000 fed2 	bl	800c4a8 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800b704:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800b706:	f000 f8b7 	bl	800b878 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800b70a:	f000 fc05 	bl	800bf18 <xTaskResumeAll>
 800b70e:	4603      	mov	r3, r0
 800b710:	2b00      	cmp	r3, #0
 800b712:	d189      	bne.n	800b628 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 800b714:	4b0f      	ldr	r3, [pc, #60]	@ (800b754 <xQueueReceive+0x1c0>)
 800b716:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b71a:	601a      	str	r2, [r3, #0]
 800b71c:	f3bf 8f4f 	dsb	sy
 800b720:	f3bf 8f6f 	isb	sy
 800b724:	e780      	b.n	800b628 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800b726:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800b728:	f000 f8a6 	bl	800b878 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800b72c:	f000 fbf4 	bl	800bf18 <xTaskResumeAll>
 800b730:	e77a      	b.n	800b628 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800b732:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800b734:	f000 f8a0 	bl	800b878 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800b738:	f000 fbee 	bl	800bf18 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800b73c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800b73e:	f000 f8ed 	bl	800b91c <prvIsQueueEmpty>
 800b742:	4603      	mov	r3, r0
 800b744:	2b00      	cmp	r3, #0
 800b746:	f43f af6f 	beq.w	800b628 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800b74a:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800b74c:	4618      	mov	r0, r3
 800b74e:	3730      	adds	r7, #48	@ 0x30
 800b750:	46bd      	mov	sp, r7
 800b752:	bd80      	pop	{r7, pc}
 800b754:	e000ed04 	.word	0xe000ed04

0800b758 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800b758:	b580      	push	{r7, lr}
 800b75a:	b086      	sub	sp, #24
 800b75c:	af00      	add	r7, sp, #0
 800b75e:	60f8      	str	r0, [r7, #12]
 800b760:	60b9      	str	r1, [r7, #8]
 800b762:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800b764:	2300      	movs	r3, #0
 800b766:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800b768:	68fb      	ldr	r3, [r7, #12]
 800b76a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b76c:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800b76e:	68fb      	ldr	r3, [r7, #12]
 800b770:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b772:	2b00      	cmp	r3, #0
 800b774:	d10d      	bne.n	800b792 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800b776:	68fb      	ldr	r3, [r7, #12]
 800b778:	681b      	ldr	r3, [r3, #0]
 800b77a:	2b00      	cmp	r3, #0
 800b77c:	d14d      	bne.n	800b81a <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800b77e:	68fb      	ldr	r3, [r7, #12]
 800b780:	689b      	ldr	r3, [r3, #8]
 800b782:	4618      	mov	r0, r3
 800b784:	f001 f8c6 	bl	800c914 <xTaskPriorityDisinherit>
 800b788:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800b78a:	68fb      	ldr	r3, [r7, #12]
 800b78c:	2200      	movs	r2, #0
 800b78e:	609a      	str	r2, [r3, #8]
 800b790:	e043      	b.n	800b81a <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800b792:	687b      	ldr	r3, [r7, #4]
 800b794:	2b00      	cmp	r3, #0
 800b796:	d119      	bne.n	800b7cc <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800b798:	68fb      	ldr	r3, [r7, #12]
 800b79a:	6858      	ldr	r0, [r3, #4]
 800b79c:	68fb      	ldr	r3, [r7, #12]
 800b79e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b7a0:	461a      	mov	r2, r3
 800b7a2:	68b9      	ldr	r1, [r7, #8]
 800b7a4:	f002 faa2 	bl	800dcec <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800b7a8:	68fb      	ldr	r3, [r7, #12]
 800b7aa:	685a      	ldr	r2, [r3, #4]
 800b7ac:	68fb      	ldr	r3, [r7, #12]
 800b7ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b7b0:	441a      	add	r2, r3
 800b7b2:	68fb      	ldr	r3, [r7, #12]
 800b7b4:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800b7b6:	68fb      	ldr	r3, [r7, #12]
 800b7b8:	685a      	ldr	r2, [r3, #4]
 800b7ba:	68fb      	ldr	r3, [r7, #12]
 800b7bc:	689b      	ldr	r3, [r3, #8]
 800b7be:	429a      	cmp	r2, r3
 800b7c0:	d32b      	bcc.n	800b81a <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800b7c2:	68fb      	ldr	r3, [r7, #12]
 800b7c4:	681a      	ldr	r2, [r3, #0]
 800b7c6:	68fb      	ldr	r3, [r7, #12]
 800b7c8:	605a      	str	r2, [r3, #4]
 800b7ca:	e026      	b.n	800b81a <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800b7cc:	68fb      	ldr	r3, [r7, #12]
 800b7ce:	68d8      	ldr	r0, [r3, #12]
 800b7d0:	68fb      	ldr	r3, [r7, #12]
 800b7d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b7d4:	461a      	mov	r2, r3
 800b7d6:	68b9      	ldr	r1, [r7, #8]
 800b7d8:	f002 fa88 	bl	800dcec <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800b7dc:	68fb      	ldr	r3, [r7, #12]
 800b7de:	68da      	ldr	r2, [r3, #12]
 800b7e0:	68fb      	ldr	r3, [r7, #12]
 800b7e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b7e4:	425b      	negs	r3, r3
 800b7e6:	441a      	add	r2, r3
 800b7e8:	68fb      	ldr	r3, [r7, #12]
 800b7ea:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800b7ec:	68fb      	ldr	r3, [r7, #12]
 800b7ee:	68da      	ldr	r2, [r3, #12]
 800b7f0:	68fb      	ldr	r3, [r7, #12]
 800b7f2:	681b      	ldr	r3, [r3, #0]
 800b7f4:	429a      	cmp	r2, r3
 800b7f6:	d207      	bcs.n	800b808 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800b7f8:	68fb      	ldr	r3, [r7, #12]
 800b7fa:	689a      	ldr	r2, [r3, #8]
 800b7fc:	68fb      	ldr	r3, [r7, #12]
 800b7fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b800:	425b      	negs	r3, r3
 800b802:	441a      	add	r2, r3
 800b804:	68fb      	ldr	r3, [r7, #12]
 800b806:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800b808:	687b      	ldr	r3, [r7, #4]
 800b80a:	2b02      	cmp	r3, #2
 800b80c:	d105      	bne.n	800b81a <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800b80e:	693b      	ldr	r3, [r7, #16]
 800b810:	2b00      	cmp	r3, #0
 800b812:	d002      	beq.n	800b81a <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800b814:	693b      	ldr	r3, [r7, #16]
 800b816:	3b01      	subs	r3, #1
 800b818:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800b81a:	693b      	ldr	r3, [r7, #16]
 800b81c:	1c5a      	adds	r2, r3, #1
 800b81e:	68fb      	ldr	r3, [r7, #12]
 800b820:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 800b822:	697b      	ldr	r3, [r7, #20]
}
 800b824:	4618      	mov	r0, r3
 800b826:	3718      	adds	r7, #24
 800b828:	46bd      	mov	sp, r7
 800b82a:	bd80      	pop	{r7, pc}

0800b82c <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800b82c:	b580      	push	{r7, lr}
 800b82e:	b082      	sub	sp, #8
 800b830:	af00      	add	r7, sp, #0
 800b832:	6078      	str	r0, [r7, #4]
 800b834:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800b836:	687b      	ldr	r3, [r7, #4]
 800b838:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b83a:	2b00      	cmp	r3, #0
 800b83c:	d018      	beq.n	800b870 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800b83e:	687b      	ldr	r3, [r7, #4]
 800b840:	68da      	ldr	r2, [r3, #12]
 800b842:	687b      	ldr	r3, [r7, #4]
 800b844:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b846:	441a      	add	r2, r3
 800b848:	687b      	ldr	r3, [r7, #4]
 800b84a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800b84c:	687b      	ldr	r3, [r7, #4]
 800b84e:	68da      	ldr	r2, [r3, #12]
 800b850:	687b      	ldr	r3, [r7, #4]
 800b852:	689b      	ldr	r3, [r3, #8]
 800b854:	429a      	cmp	r2, r3
 800b856:	d303      	bcc.n	800b860 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800b858:	687b      	ldr	r3, [r7, #4]
 800b85a:	681a      	ldr	r2, [r3, #0]
 800b85c:	687b      	ldr	r3, [r7, #4]
 800b85e:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800b860:	687b      	ldr	r3, [r7, #4]
 800b862:	68d9      	ldr	r1, [r3, #12]
 800b864:	687b      	ldr	r3, [r7, #4]
 800b866:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b868:	461a      	mov	r2, r3
 800b86a:	6838      	ldr	r0, [r7, #0]
 800b86c:	f002 fa3e 	bl	800dcec <memcpy>
	}
}
 800b870:	bf00      	nop
 800b872:	3708      	adds	r7, #8
 800b874:	46bd      	mov	sp, r7
 800b876:	bd80      	pop	{r7, pc}

0800b878 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800b878:	b580      	push	{r7, lr}
 800b87a:	b084      	sub	sp, #16
 800b87c:	af00      	add	r7, sp, #0
 800b87e:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800b880:	f001 fe7a 	bl	800d578 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800b884:	687b      	ldr	r3, [r7, #4]
 800b886:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800b88a:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800b88c:	e011      	b.n	800b8b2 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800b88e:	687b      	ldr	r3, [r7, #4]
 800b890:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b892:	2b00      	cmp	r3, #0
 800b894:	d012      	beq.n	800b8bc <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800b896:	687b      	ldr	r3, [r7, #4]
 800b898:	3324      	adds	r3, #36	@ 0x24
 800b89a:	4618      	mov	r0, r3
 800b89c:	f000 fe56 	bl	800c54c <xTaskRemoveFromEventList>
 800b8a0:	4603      	mov	r3, r0
 800b8a2:	2b00      	cmp	r3, #0
 800b8a4:	d001      	beq.n	800b8aa <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800b8a6:	f000 ff2f 	bl	800c708 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800b8aa:	7bfb      	ldrb	r3, [r7, #15]
 800b8ac:	3b01      	subs	r3, #1
 800b8ae:	b2db      	uxtb	r3, r3
 800b8b0:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800b8b2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800b8b6:	2b00      	cmp	r3, #0
 800b8b8:	dce9      	bgt.n	800b88e <prvUnlockQueue+0x16>
 800b8ba:	e000      	b.n	800b8be <prvUnlockQueue+0x46>
					break;
 800b8bc:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800b8be:	687b      	ldr	r3, [r7, #4]
 800b8c0:	22ff      	movs	r2, #255	@ 0xff
 800b8c2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 800b8c6:	f001 fe89 	bl	800d5dc <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800b8ca:	f001 fe55 	bl	800d578 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800b8ce:	687b      	ldr	r3, [r7, #4]
 800b8d0:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800b8d4:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800b8d6:	e011      	b.n	800b8fc <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800b8d8:	687b      	ldr	r3, [r7, #4]
 800b8da:	691b      	ldr	r3, [r3, #16]
 800b8dc:	2b00      	cmp	r3, #0
 800b8de:	d012      	beq.n	800b906 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800b8e0:	687b      	ldr	r3, [r7, #4]
 800b8e2:	3310      	adds	r3, #16
 800b8e4:	4618      	mov	r0, r3
 800b8e6:	f000 fe31 	bl	800c54c <xTaskRemoveFromEventList>
 800b8ea:	4603      	mov	r3, r0
 800b8ec:	2b00      	cmp	r3, #0
 800b8ee:	d001      	beq.n	800b8f4 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800b8f0:	f000 ff0a 	bl	800c708 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800b8f4:	7bbb      	ldrb	r3, [r7, #14]
 800b8f6:	3b01      	subs	r3, #1
 800b8f8:	b2db      	uxtb	r3, r3
 800b8fa:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800b8fc:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800b900:	2b00      	cmp	r3, #0
 800b902:	dce9      	bgt.n	800b8d8 <prvUnlockQueue+0x60>
 800b904:	e000      	b.n	800b908 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800b906:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800b908:	687b      	ldr	r3, [r7, #4]
 800b90a:	22ff      	movs	r2, #255	@ 0xff
 800b90c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 800b910:	f001 fe64 	bl	800d5dc <vPortExitCritical>
}
 800b914:	bf00      	nop
 800b916:	3710      	adds	r7, #16
 800b918:	46bd      	mov	sp, r7
 800b91a:	bd80      	pop	{r7, pc}

0800b91c <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800b91c:	b580      	push	{r7, lr}
 800b91e:	b084      	sub	sp, #16
 800b920:	af00      	add	r7, sp, #0
 800b922:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800b924:	f001 fe28 	bl	800d578 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800b928:	687b      	ldr	r3, [r7, #4]
 800b92a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b92c:	2b00      	cmp	r3, #0
 800b92e:	d102      	bne.n	800b936 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800b930:	2301      	movs	r3, #1
 800b932:	60fb      	str	r3, [r7, #12]
 800b934:	e001      	b.n	800b93a <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800b936:	2300      	movs	r3, #0
 800b938:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800b93a:	f001 fe4f 	bl	800d5dc <vPortExitCritical>

	return xReturn;
 800b93e:	68fb      	ldr	r3, [r7, #12]
}
 800b940:	4618      	mov	r0, r3
 800b942:	3710      	adds	r7, #16
 800b944:	46bd      	mov	sp, r7
 800b946:	bd80      	pop	{r7, pc}

0800b948 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800b948:	b580      	push	{r7, lr}
 800b94a:	b084      	sub	sp, #16
 800b94c:	af00      	add	r7, sp, #0
 800b94e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800b950:	f001 fe12 	bl	800d578 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800b954:	687b      	ldr	r3, [r7, #4]
 800b956:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800b958:	687b      	ldr	r3, [r7, #4]
 800b95a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b95c:	429a      	cmp	r2, r3
 800b95e:	d102      	bne.n	800b966 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800b960:	2301      	movs	r3, #1
 800b962:	60fb      	str	r3, [r7, #12]
 800b964:	e001      	b.n	800b96a <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800b966:	2300      	movs	r3, #0
 800b968:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800b96a:	f001 fe37 	bl	800d5dc <vPortExitCritical>

	return xReturn;
 800b96e:	68fb      	ldr	r3, [r7, #12]
}
 800b970:	4618      	mov	r0, r3
 800b972:	3710      	adds	r7, #16
 800b974:	46bd      	mov	sp, r7
 800b976:	bd80      	pop	{r7, pc}

0800b978 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800b978:	b480      	push	{r7}
 800b97a:	b085      	sub	sp, #20
 800b97c:	af00      	add	r7, sp, #0
 800b97e:	6078      	str	r0, [r7, #4]
 800b980:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800b982:	2300      	movs	r3, #0
 800b984:	60fb      	str	r3, [r7, #12]
 800b986:	e014      	b.n	800b9b2 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800b988:	4a0f      	ldr	r2, [pc, #60]	@ (800b9c8 <vQueueAddToRegistry+0x50>)
 800b98a:	68fb      	ldr	r3, [r7, #12]
 800b98c:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800b990:	2b00      	cmp	r3, #0
 800b992:	d10b      	bne.n	800b9ac <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800b994:	490c      	ldr	r1, [pc, #48]	@ (800b9c8 <vQueueAddToRegistry+0x50>)
 800b996:	68fb      	ldr	r3, [r7, #12]
 800b998:	683a      	ldr	r2, [r7, #0]
 800b99a:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800b99e:	4a0a      	ldr	r2, [pc, #40]	@ (800b9c8 <vQueueAddToRegistry+0x50>)
 800b9a0:	68fb      	ldr	r3, [r7, #12]
 800b9a2:	00db      	lsls	r3, r3, #3
 800b9a4:	4413      	add	r3, r2
 800b9a6:	687a      	ldr	r2, [r7, #4]
 800b9a8:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800b9aa:	e006      	b.n	800b9ba <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800b9ac:	68fb      	ldr	r3, [r7, #12]
 800b9ae:	3301      	adds	r3, #1
 800b9b0:	60fb      	str	r3, [r7, #12]
 800b9b2:	68fb      	ldr	r3, [r7, #12]
 800b9b4:	2b07      	cmp	r3, #7
 800b9b6:	d9e7      	bls.n	800b988 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800b9b8:	bf00      	nop
 800b9ba:	bf00      	nop
 800b9bc:	3714      	adds	r7, #20
 800b9be:	46bd      	mov	sp, r7
 800b9c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9c4:	4770      	bx	lr
 800b9c6:	bf00      	nop
 800b9c8:	2000167c 	.word	0x2000167c

0800b9cc <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800b9cc:	b580      	push	{r7, lr}
 800b9ce:	b086      	sub	sp, #24
 800b9d0:	af00      	add	r7, sp, #0
 800b9d2:	60f8      	str	r0, [r7, #12]
 800b9d4:	60b9      	str	r1, [r7, #8]
 800b9d6:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800b9d8:	68fb      	ldr	r3, [r7, #12]
 800b9da:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800b9dc:	f001 fdcc 	bl	800d578 <vPortEnterCritical>
 800b9e0:	697b      	ldr	r3, [r7, #20]
 800b9e2:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800b9e6:	b25b      	sxtb	r3, r3
 800b9e8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800b9ec:	d103      	bne.n	800b9f6 <vQueueWaitForMessageRestricted+0x2a>
 800b9ee:	697b      	ldr	r3, [r7, #20]
 800b9f0:	2200      	movs	r2, #0
 800b9f2:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800b9f6:	697b      	ldr	r3, [r7, #20]
 800b9f8:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800b9fc:	b25b      	sxtb	r3, r3
 800b9fe:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800ba02:	d103      	bne.n	800ba0c <vQueueWaitForMessageRestricted+0x40>
 800ba04:	697b      	ldr	r3, [r7, #20]
 800ba06:	2200      	movs	r2, #0
 800ba08:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800ba0c:	f001 fde6 	bl	800d5dc <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800ba10:	697b      	ldr	r3, [r7, #20]
 800ba12:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ba14:	2b00      	cmp	r3, #0
 800ba16:	d106      	bne.n	800ba26 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800ba18:	697b      	ldr	r3, [r7, #20]
 800ba1a:	3324      	adds	r3, #36	@ 0x24
 800ba1c:	687a      	ldr	r2, [r7, #4]
 800ba1e:	68b9      	ldr	r1, [r7, #8]
 800ba20:	4618      	mov	r0, r3
 800ba22:	f000 fd67 	bl	800c4f4 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800ba26:	6978      	ldr	r0, [r7, #20]
 800ba28:	f7ff ff26 	bl	800b878 <prvUnlockQueue>
	}
 800ba2c:	bf00      	nop
 800ba2e:	3718      	adds	r7, #24
 800ba30:	46bd      	mov	sp, r7
 800ba32:	bd80      	pop	{r7, pc}

0800ba34 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800ba34:	b580      	push	{r7, lr}
 800ba36:	b08e      	sub	sp, #56	@ 0x38
 800ba38:	af04      	add	r7, sp, #16
 800ba3a:	60f8      	str	r0, [r7, #12]
 800ba3c:	60b9      	str	r1, [r7, #8]
 800ba3e:	607a      	str	r2, [r7, #4]
 800ba40:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800ba42:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ba44:	2b00      	cmp	r3, #0
 800ba46:	d10b      	bne.n	800ba60 <xTaskCreateStatic+0x2c>
	__asm volatile
 800ba48:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ba4c:	f383 8811 	msr	BASEPRI, r3
 800ba50:	f3bf 8f6f 	isb	sy
 800ba54:	f3bf 8f4f 	dsb	sy
 800ba58:	623b      	str	r3, [r7, #32]
}
 800ba5a:	bf00      	nop
 800ba5c:	bf00      	nop
 800ba5e:	e7fd      	b.n	800ba5c <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800ba60:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ba62:	2b00      	cmp	r3, #0
 800ba64:	d10b      	bne.n	800ba7e <xTaskCreateStatic+0x4a>
	__asm volatile
 800ba66:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ba6a:	f383 8811 	msr	BASEPRI, r3
 800ba6e:	f3bf 8f6f 	isb	sy
 800ba72:	f3bf 8f4f 	dsb	sy
 800ba76:	61fb      	str	r3, [r7, #28]
}
 800ba78:	bf00      	nop
 800ba7a:	bf00      	nop
 800ba7c:	e7fd      	b.n	800ba7a <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800ba7e:	23a8      	movs	r3, #168	@ 0xa8
 800ba80:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800ba82:	693b      	ldr	r3, [r7, #16]
 800ba84:	2ba8      	cmp	r3, #168	@ 0xa8
 800ba86:	d00b      	beq.n	800baa0 <xTaskCreateStatic+0x6c>
	__asm volatile
 800ba88:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ba8c:	f383 8811 	msr	BASEPRI, r3
 800ba90:	f3bf 8f6f 	isb	sy
 800ba94:	f3bf 8f4f 	dsb	sy
 800ba98:	61bb      	str	r3, [r7, #24]
}
 800ba9a:	bf00      	nop
 800ba9c:	bf00      	nop
 800ba9e:	e7fd      	b.n	800ba9c <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800baa0:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800baa2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800baa4:	2b00      	cmp	r3, #0
 800baa6:	d01e      	beq.n	800bae6 <xTaskCreateStatic+0xb2>
 800baa8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800baaa:	2b00      	cmp	r3, #0
 800baac:	d01b      	beq.n	800bae6 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800baae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bab0:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800bab2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bab4:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800bab6:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800bab8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800baba:	2202      	movs	r2, #2
 800babc:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800bac0:	2300      	movs	r3, #0
 800bac2:	9303      	str	r3, [sp, #12]
 800bac4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bac6:	9302      	str	r3, [sp, #8]
 800bac8:	f107 0314 	add.w	r3, r7, #20
 800bacc:	9301      	str	r3, [sp, #4]
 800bace:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bad0:	9300      	str	r3, [sp, #0]
 800bad2:	683b      	ldr	r3, [r7, #0]
 800bad4:	687a      	ldr	r2, [r7, #4]
 800bad6:	68b9      	ldr	r1, [r7, #8]
 800bad8:	68f8      	ldr	r0, [r7, #12]
 800bada:	f000 f851 	bl	800bb80 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800bade:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800bae0:	f000 f8f6 	bl	800bcd0 <prvAddNewTaskToReadyList>
 800bae4:	e001      	b.n	800baea <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 800bae6:	2300      	movs	r3, #0
 800bae8:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800baea:	697b      	ldr	r3, [r7, #20]
	}
 800baec:	4618      	mov	r0, r3
 800baee:	3728      	adds	r7, #40	@ 0x28
 800baf0:	46bd      	mov	sp, r7
 800baf2:	bd80      	pop	{r7, pc}

0800baf4 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800baf4:	b580      	push	{r7, lr}
 800baf6:	b08c      	sub	sp, #48	@ 0x30
 800baf8:	af04      	add	r7, sp, #16
 800bafa:	60f8      	str	r0, [r7, #12]
 800bafc:	60b9      	str	r1, [r7, #8]
 800bafe:	603b      	str	r3, [r7, #0]
 800bb00:	4613      	mov	r3, r2
 800bb02:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800bb04:	88fb      	ldrh	r3, [r7, #6]
 800bb06:	009b      	lsls	r3, r3, #2
 800bb08:	4618      	mov	r0, r3
 800bb0a:	f001 fe57 	bl	800d7bc <pvPortMalloc>
 800bb0e:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800bb10:	697b      	ldr	r3, [r7, #20]
 800bb12:	2b00      	cmp	r3, #0
 800bb14:	d00e      	beq.n	800bb34 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800bb16:	20a8      	movs	r0, #168	@ 0xa8
 800bb18:	f001 fe50 	bl	800d7bc <pvPortMalloc>
 800bb1c:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800bb1e:	69fb      	ldr	r3, [r7, #28]
 800bb20:	2b00      	cmp	r3, #0
 800bb22:	d003      	beq.n	800bb2c <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800bb24:	69fb      	ldr	r3, [r7, #28]
 800bb26:	697a      	ldr	r2, [r7, #20]
 800bb28:	631a      	str	r2, [r3, #48]	@ 0x30
 800bb2a:	e005      	b.n	800bb38 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800bb2c:	6978      	ldr	r0, [r7, #20]
 800bb2e:	f001 ff13 	bl	800d958 <vPortFree>
 800bb32:	e001      	b.n	800bb38 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800bb34:	2300      	movs	r3, #0
 800bb36:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800bb38:	69fb      	ldr	r3, [r7, #28]
 800bb3a:	2b00      	cmp	r3, #0
 800bb3c:	d017      	beq.n	800bb6e <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800bb3e:	69fb      	ldr	r3, [r7, #28]
 800bb40:	2200      	movs	r2, #0
 800bb42:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800bb46:	88fa      	ldrh	r2, [r7, #6]
 800bb48:	2300      	movs	r3, #0
 800bb4a:	9303      	str	r3, [sp, #12]
 800bb4c:	69fb      	ldr	r3, [r7, #28]
 800bb4e:	9302      	str	r3, [sp, #8]
 800bb50:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bb52:	9301      	str	r3, [sp, #4]
 800bb54:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bb56:	9300      	str	r3, [sp, #0]
 800bb58:	683b      	ldr	r3, [r7, #0]
 800bb5a:	68b9      	ldr	r1, [r7, #8]
 800bb5c:	68f8      	ldr	r0, [r7, #12]
 800bb5e:	f000 f80f 	bl	800bb80 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800bb62:	69f8      	ldr	r0, [r7, #28]
 800bb64:	f000 f8b4 	bl	800bcd0 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800bb68:	2301      	movs	r3, #1
 800bb6a:	61bb      	str	r3, [r7, #24]
 800bb6c:	e002      	b.n	800bb74 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800bb6e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800bb72:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800bb74:	69bb      	ldr	r3, [r7, #24]
	}
 800bb76:	4618      	mov	r0, r3
 800bb78:	3720      	adds	r7, #32
 800bb7a:	46bd      	mov	sp, r7
 800bb7c:	bd80      	pop	{r7, pc}
	...

0800bb80 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800bb80:	b580      	push	{r7, lr}
 800bb82:	b088      	sub	sp, #32
 800bb84:	af00      	add	r7, sp, #0
 800bb86:	60f8      	str	r0, [r7, #12]
 800bb88:	60b9      	str	r1, [r7, #8]
 800bb8a:	607a      	str	r2, [r7, #4]
 800bb8c:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800bb8e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bb90:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 800bb92:	687b      	ldr	r3, [r7, #4]
 800bb94:	009b      	lsls	r3, r3, #2
 800bb96:	461a      	mov	r2, r3
 800bb98:	21a5      	movs	r1, #165	@ 0xa5
 800bb9a:	f002 f81d 	bl	800dbd8 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800bb9e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bba0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800bba2:	687b      	ldr	r3, [r7, #4]
 800bba4:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800bba8:	3b01      	subs	r3, #1
 800bbaa:	009b      	lsls	r3, r3, #2
 800bbac:	4413      	add	r3, r2
 800bbae:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800bbb0:	69bb      	ldr	r3, [r7, #24]
 800bbb2:	f023 0307 	bic.w	r3, r3, #7
 800bbb6:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800bbb8:	69bb      	ldr	r3, [r7, #24]
 800bbba:	f003 0307 	and.w	r3, r3, #7
 800bbbe:	2b00      	cmp	r3, #0
 800bbc0:	d00b      	beq.n	800bbda <prvInitialiseNewTask+0x5a>
	__asm volatile
 800bbc2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bbc6:	f383 8811 	msr	BASEPRI, r3
 800bbca:	f3bf 8f6f 	isb	sy
 800bbce:	f3bf 8f4f 	dsb	sy
 800bbd2:	617b      	str	r3, [r7, #20]
}
 800bbd4:	bf00      	nop
 800bbd6:	bf00      	nop
 800bbd8:	e7fd      	b.n	800bbd6 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800bbda:	68bb      	ldr	r3, [r7, #8]
 800bbdc:	2b00      	cmp	r3, #0
 800bbde:	d01f      	beq.n	800bc20 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800bbe0:	2300      	movs	r3, #0
 800bbe2:	61fb      	str	r3, [r7, #28]
 800bbe4:	e012      	b.n	800bc0c <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800bbe6:	68ba      	ldr	r2, [r7, #8]
 800bbe8:	69fb      	ldr	r3, [r7, #28]
 800bbea:	4413      	add	r3, r2
 800bbec:	7819      	ldrb	r1, [r3, #0]
 800bbee:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800bbf0:	69fb      	ldr	r3, [r7, #28]
 800bbf2:	4413      	add	r3, r2
 800bbf4:	3334      	adds	r3, #52	@ 0x34
 800bbf6:	460a      	mov	r2, r1
 800bbf8:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800bbfa:	68ba      	ldr	r2, [r7, #8]
 800bbfc:	69fb      	ldr	r3, [r7, #28]
 800bbfe:	4413      	add	r3, r2
 800bc00:	781b      	ldrb	r3, [r3, #0]
 800bc02:	2b00      	cmp	r3, #0
 800bc04:	d006      	beq.n	800bc14 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800bc06:	69fb      	ldr	r3, [r7, #28]
 800bc08:	3301      	adds	r3, #1
 800bc0a:	61fb      	str	r3, [r7, #28]
 800bc0c:	69fb      	ldr	r3, [r7, #28]
 800bc0e:	2b0f      	cmp	r3, #15
 800bc10:	d9e9      	bls.n	800bbe6 <prvInitialiseNewTask+0x66>
 800bc12:	e000      	b.n	800bc16 <prvInitialiseNewTask+0x96>
			{
				break;
 800bc14:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800bc16:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bc18:	2200      	movs	r2, #0
 800bc1a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800bc1e:	e003      	b.n	800bc28 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800bc20:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bc22:	2200      	movs	r2, #0
 800bc24:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800bc28:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bc2a:	2b37      	cmp	r3, #55	@ 0x37
 800bc2c:	d901      	bls.n	800bc32 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800bc2e:	2337      	movs	r3, #55	@ 0x37
 800bc30:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800bc32:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bc34:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800bc36:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800bc38:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bc3a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800bc3c:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800bc3e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bc40:	2200      	movs	r2, #0
 800bc42:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800bc44:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bc46:	3304      	adds	r3, #4
 800bc48:	4618      	mov	r0, r3
 800bc4a:	f7ff f965 	bl	800af18 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800bc4e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bc50:	3318      	adds	r3, #24
 800bc52:	4618      	mov	r0, r3
 800bc54:	f7ff f960 	bl	800af18 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800bc58:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bc5a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800bc5c:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800bc5e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bc60:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800bc64:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bc66:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800bc68:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bc6a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800bc6c:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800bc6e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bc70:	2200      	movs	r2, #0
 800bc72:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800bc76:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bc78:	2200      	movs	r2, #0
 800bc7a:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800bc7e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bc80:	3354      	adds	r3, #84	@ 0x54
 800bc82:	224c      	movs	r2, #76	@ 0x4c
 800bc84:	2100      	movs	r1, #0
 800bc86:	4618      	mov	r0, r3
 800bc88:	f001 ffa6 	bl	800dbd8 <memset>
 800bc8c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bc8e:	4a0d      	ldr	r2, [pc, #52]	@ (800bcc4 <prvInitialiseNewTask+0x144>)
 800bc90:	659a      	str	r2, [r3, #88]	@ 0x58
 800bc92:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bc94:	4a0c      	ldr	r2, [pc, #48]	@ (800bcc8 <prvInitialiseNewTask+0x148>)
 800bc96:	65da      	str	r2, [r3, #92]	@ 0x5c
 800bc98:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bc9a:	4a0c      	ldr	r2, [pc, #48]	@ (800bccc <prvInitialiseNewTask+0x14c>)
 800bc9c:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800bc9e:	683a      	ldr	r2, [r7, #0]
 800bca0:	68f9      	ldr	r1, [r7, #12]
 800bca2:	69b8      	ldr	r0, [r7, #24]
 800bca4:	f001 fb36 	bl	800d314 <pxPortInitialiseStack>
 800bca8:	4602      	mov	r2, r0
 800bcaa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bcac:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800bcae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bcb0:	2b00      	cmp	r3, #0
 800bcb2:	d002      	beq.n	800bcba <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800bcb4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bcb6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800bcb8:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800bcba:	bf00      	nop
 800bcbc:	3720      	adds	r7, #32
 800bcbe:	46bd      	mov	sp, r7
 800bcc0:	bd80      	pop	{r7, pc}
 800bcc2:	bf00      	nop
 800bcc4:	20005910 	.word	0x20005910
 800bcc8:	20005978 	.word	0x20005978
 800bccc:	200059e0 	.word	0x200059e0

0800bcd0 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800bcd0:	b580      	push	{r7, lr}
 800bcd2:	b082      	sub	sp, #8
 800bcd4:	af00      	add	r7, sp, #0
 800bcd6:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800bcd8:	f001 fc4e 	bl	800d578 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800bcdc:	4b2d      	ldr	r3, [pc, #180]	@ (800bd94 <prvAddNewTaskToReadyList+0xc4>)
 800bcde:	681b      	ldr	r3, [r3, #0]
 800bce0:	3301      	adds	r3, #1
 800bce2:	4a2c      	ldr	r2, [pc, #176]	@ (800bd94 <prvAddNewTaskToReadyList+0xc4>)
 800bce4:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800bce6:	4b2c      	ldr	r3, [pc, #176]	@ (800bd98 <prvAddNewTaskToReadyList+0xc8>)
 800bce8:	681b      	ldr	r3, [r3, #0]
 800bcea:	2b00      	cmp	r3, #0
 800bcec:	d109      	bne.n	800bd02 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800bcee:	4a2a      	ldr	r2, [pc, #168]	@ (800bd98 <prvAddNewTaskToReadyList+0xc8>)
 800bcf0:	687b      	ldr	r3, [r7, #4]
 800bcf2:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800bcf4:	4b27      	ldr	r3, [pc, #156]	@ (800bd94 <prvAddNewTaskToReadyList+0xc4>)
 800bcf6:	681b      	ldr	r3, [r3, #0]
 800bcf8:	2b01      	cmp	r3, #1
 800bcfa:	d110      	bne.n	800bd1e <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800bcfc:	f000 fd28 	bl	800c750 <prvInitialiseTaskLists>
 800bd00:	e00d      	b.n	800bd1e <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800bd02:	4b26      	ldr	r3, [pc, #152]	@ (800bd9c <prvAddNewTaskToReadyList+0xcc>)
 800bd04:	681b      	ldr	r3, [r3, #0]
 800bd06:	2b00      	cmp	r3, #0
 800bd08:	d109      	bne.n	800bd1e <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800bd0a:	4b23      	ldr	r3, [pc, #140]	@ (800bd98 <prvAddNewTaskToReadyList+0xc8>)
 800bd0c:	681b      	ldr	r3, [r3, #0]
 800bd0e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800bd10:	687b      	ldr	r3, [r7, #4]
 800bd12:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bd14:	429a      	cmp	r2, r3
 800bd16:	d802      	bhi.n	800bd1e <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800bd18:	4a1f      	ldr	r2, [pc, #124]	@ (800bd98 <prvAddNewTaskToReadyList+0xc8>)
 800bd1a:	687b      	ldr	r3, [r7, #4]
 800bd1c:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800bd1e:	4b20      	ldr	r3, [pc, #128]	@ (800bda0 <prvAddNewTaskToReadyList+0xd0>)
 800bd20:	681b      	ldr	r3, [r3, #0]
 800bd22:	3301      	adds	r3, #1
 800bd24:	4a1e      	ldr	r2, [pc, #120]	@ (800bda0 <prvAddNewTaskToReadyList+0xd0>)
 800bd26:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800bd28:	4b1d      	ldr	r3, [pc, #116]	@ (800bda0 <prvAddNewTaskToReadyList+0xd0>)
 800bd2a:	681a      	ldr	r2, [r3, #0]
 800bd2c:	687b      	ldr	r3, [r7, #4]
 800bd2e:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800bd30:	687b      	ldr	r3, [r7, #4]
 800bd32:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800bd34:	4b1b      	ldr	r3, [pc, #108]	@ (800bda4 <prvAddNewTaskToReadyList+0xd4>)
 800bd36:	681b      	ldr	r3, [r3, #0]
 800bd38:	429a      	cmp	r2, r3
 800bd3a:	d903      	bls.n	800bd44 <prvAddNewTaskToReadyList+0x74>
 800bd3c:	687b      	ldr	r3, [r7, #4]
 800bd3e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bd40:	4a18      	ldr	r2, [pc, #96]	@ (800bda4 <prvAddNewTaskToReadyList+0xd4>)
 800bd42:	6013      	str	r3, [r2, #0]
 800bd44:	687b      	ldr	r3, [r7, #4]
 800bd46:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800bd48:	4613      	mov	r3, r2
 800bd4a:	009b      	lsls	r3, r3, #2
 800bd4c:	4413      	add	r3, r2
 800bd4e:	009b      	lsls	r3, r3, #2
 800bd50:	4a15      	ldr	r2, [pc, #84]	@ (800bda8 <prvAddNewTaskToReadyList+0xd8>)
 800bd52:	441a      	add	r2, r3
 800bd54:	687b      	ldr	r3, [r7, #4]
 800bd56:	3304      	adds	r3, #4
 800bd58:	4619      	mov	r1, r3
 800bd5a:	4610      	mov	r0, r2
 800bd5c:	f7ff f8e9 	bl	800af32 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800bd60:	f001 fc3c 	bl	800d5dc <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800bd64:	4b0d      	ldr	r3, [pc, #52]	@ (800bd9c <prvAddNewTaskToReadyList+0xcc>)
 800bd66:	681b      	ldr	r3, [r3, #0]
 800bd68:	2b00      	cmp	r3, #0
 800bd6a:	d00e      	beq.n	800bd8a <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800bd6c:	4b0a      	ldr	r3, [pc, #40]	@ (800bd98 <prvAddNewTaskToReadyList+0xc8>)
 800bd6e:	681b      	ldr	r3, [r3, #0]
 800bd70:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800bd72:	687b      	ldr	r3, [r7, #4]
 800bd74:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bd76:	429a      	cmp	r2, r3
 800bd78:	d207      	bcs.n	800bd8a <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800bd7a:	4b0c      	ldr	r3, [pc, #48]	@ (800bdac <prvAddNewTaskToReadyList+0xdc>)
 800bd7c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800bd80:	601a      	str	r2, [r3, #0]
 800bd82:	f3bf 8f4f 	dsb	sy
 800bd86:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800bd8a:	bf00      	nop
 800bd8c:	3708      	adds	r7, #8
 800bd8e:	46bd      	mov	sp, r7
 800bd90:	bd80      	pop	{r7, pc}
 800bd92:	bf00      	nop
 800bd94:	20001b90 	.word	0x20001b90
 800bd98:	200016bc 	.word	0x200016bc
 800bd9c:	20001b9c 	.word	0x20001b9c
 800bda0:	20001bac 	.word	0x20001bac
 800bda4:	20001b98 	.word	0x20001b98
 800bda8:	200016c0 	.word	0x200016c0
 800bdac:	e000ed04 	.word	0xe000ed04

0800bdb0 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800bdb0:	b580      	push	{r7, lr}
 800bdb2:	b084      	sub	sp, #16
 800bdb4:	af00      	add	r7, sp, #0
 800bdb6:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800bdb8:	2300      	movs	r3, #0
 800bdba:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800bdbc:	687b      	ldr	r3, [r7, #4]
 800bdbe:	2b00      	cmp	r3, #0
 800bdc0:	d018      	beq.n	800bdf4 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800bdc2:	4b14      	ldr	r3, [pc, #80]	@ (800be14 <vTaskDelay+0x64>)
 800bdc4:	681b      	ldr	r3, [r3, #0]
 800bdc6:	2b00      	cmp	r3, #0
 800bdc8:	d00b      	beq.n	800bde2 <vTaskDelay+0x32>
	__asm volatile
 800bdca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bdce:	f383 8811 	msr	BASEPRI, r3
 800bdd2:	f3bf 8f6f 	isb	sy
 800bdd6:	f3bf 8f4f 	dsb	sy
 800bdda:	60bb      	str	r3, [r7, #8]
}
 800bddc:	bf00      	nop
 800bdde:	bf00      	nop
 800bde0:	e7fd      	b.n	800bdde <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800bde2:	f000 f88b 	bl	800befc <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800bde6:	2100      	movs	r1, #0
 800bde8:	6878      	ldr	r0, [r7, #4]
 800bdea:	f000 fee5 	bl	800cbb8 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800bdee:	f000 f893 	bl	800bf18 <xTaskResumeAll>
 800bdf2:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800bdf4:	68fb      	ldr	r3, [r7, #12]
 800bdf6:	2b00      	cmp	r3, #0
 800bdf8:	d107      	bne.n	800be0a <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 800bdfa:	4b07      	ldr	r3, [pc, #28]	@ (800be18 <vTaskDelay+0x68>)
 800bdfc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800be00:	601a      	str	r2, [r3, #0]
 800be02:	f3bf 8f4f 	dsb	sy
 800be06:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800be0a:	bf00      	nop
 800be0c:	3710      	adds	r7, #16
 800be0e:	46bd      	mov	sp, r7
 800be10:	bd80      	pop	{r7, pc}
 800be12:	bf00      	nop
 800be14:	20001bb8 	.word	0x20001bb8
 800be18:	e000ed04 	.word	0xe000ed04

0800be1c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800be1c:	b580      	push	{r7, lr}
 800be1e:	b08a      	sub	sp, #40	@ 0x28
 800be20:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800be22:	2300      	movs	r3, #0
 800be24:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800be26:	2300      	movs	r3, #0
 800be28:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800be2a:	463a      	mov	r2, r7
 800be2c:	1d39      	adds	r1, r7, #4
 800be2e:	f107 0308 	add.w	r3, r7, #8
 800be32:	4618      	mov	r0, r3
 800be34:	f7ff f81c 	bl	800ae70 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800be38:	6839      	ldr	r1, [r7, #0]
 800be3a:	687b      	ldr	r3, [r7, #4]
 800be3c:	68ba      	ldr	r2, [r7, #8]
 800be3e:	9202      	str	r2, [sp, #8]
 800be40:	9301      	str	r3, [sp, #4]
 800be42:	2300      	movs	r3, #0
 800be44:	9300      	str	r3, [sp, #0]
 800be46:	2300      	movs	r3, #0
 800be48:	460a      	mov	r2, r1
 800be4a:	4924      	ldr	r1, [pc, #144]	@ (800bedc <vTaskStartScheduler+0xc0>)
 800be4c:	4824      	ldr	r0, [pc, #144]	@ (800bee0 <vTaskStartScheduler+0xc4>)
 800be4e:	f7ff fdf1 	bl	800ba34 <xTaskCreateStatic>
 800be52:	4603      	mov	r3, r0
 800be54:	4a23      	ldr	r2, [pc, #140]	@ (800bee4 <vTaskStartScheduler+0xc8>)
 800be56:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800be58:	4b22      	ldr	r3, [pc, #136]	@ (800bee4 <vTaskStartScheduler+0xc8>)
 800be5a:	681b      	ldr	r3, [r3, #0]
 800be5c:	2b00      	cmp	r3, #0
 800be5e:	d002      	beq.n	800be66 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800be60:	2301      	movs	r3, #1
 800be62:	617b      	str	r3, [r7, #20]
 800be64:	e001      	b.n	800be6a <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800be66:	2300      	movs	r3, #0
 800be68:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800be6a:	697b      	ldr	r3, [r7, #20]
 800be6c:	2b01      	cmp	r3, #1
 800be6e:	d102      	bne.n	800be76 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800be70:	f000 fef6 	bl	800cc60 <xTimerCreateTimerTask>
 800be74:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800be76:	697b      	ldr	r3, [r7, #20]
 800be78:	2b01      	cmp	r3, #1
 800be7a:	d11b      	bne.n	800beb4 <vTaskStartScheduler+0x98>
	__asm volatile
 800be7c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800be80:	f383 8811 	msr	BASEPRI, r3
 800be84:	f3bf 8f6f 	isb	sy
 800be88:	f3bf 8f4f 	dsb	sy
 800be8c:	613b      	str	r3, [r7, #16]
}
 800be8e:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800be90:	4b15      	ldr	r3, [pc, #84]	@ (800bee8 <vTaskStartScheduler+0xcc>)
 800be92:	681b      	ldr	r3, [r3, #0]
 800be94:	3354      	adds	r3, #84	@ 0x54
 800be96:	4a15      	ldr	r2, [pc, #84]	@ (800beec <vTaskStartScheduler+0xd0>)
 800be98:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800be9a:	4b15      	ldr	r3, [pc, #84]	@ (800bef0 <vTaskStartScheduler+0xd4>)
 800be9c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800bea0:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800bea2:	4b14      	ldr	r3, [pc, #80]	@ (800bef4 <vTaskStartScheduler+0xd8>)
 800bea4:	2201      	movs	r2, #1
 800bea6:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800bea8:	4b13      	ldr	r3, [pc, #76]	@ (800bef8 <vTaskStartScheduler+0xdc>)
 800beaa:	2200      	movs	r2, #0
 800beac:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800beae:	f001 fabf 	bl	800d430 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800beb2:	e00f      	b.n	800bed4 <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800beb4:	697b      	ldr	r3, [r7, #20]
 800beb6:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800beba:	d10b      	bne.n	800bed4 <vTaskStartScheduler+0xb8>
	__asm volatile
 800bebc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bec0:	f383 8811 	msr	BASEPRI, r3
 800bec4:	f3bf 8f6f 	isb	sy
 800bec8:	f3bf 8f4f 	dsb	sy
 800becc:	60fb      	str	r3, [r7, #12]
}
 800bece:	bf00      	nop
 800bed0:	bf00      	nop
 800bed2:	e7fd      	b.n	800bed0 <vTaskStartScheduler+0xb4>
}
 800bed4:	bf00      	nop
 800bed6:	3718      	adds	r7, #24
 800bed8:	46bd      	mov	sp, r7
 800beda:	bd80      	pop	{r7, pc}
 800bedc:	0800e604 	.word	0x0800e604
 800bee0:	0800c721 	.word	0x0800c721
 800bee4:	20001bb4 	.word	0x20001bb4
 800bee8:	200016bc 	.word	0x200016bc
 800beec:	200000f8 	.word	0x200000f8
 800bef0:	20001bb0 	.word	0x20001bb0
 800bef4:	20001b9c 	.word	0x20001b9c
 800bef8:	20001b94 	.word	0x20001b94

0800befc <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800befc:	b480      	push	{r7}
 800befe:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800bf00:	4b04      	ldr	r3, [pc, #16]	@ (800bf14 <vTaskSuspendAll+0x18>)
 800bf02:	681b      	ldr	r3, [r3, #0]
 800bf04:	3301      	adds	r3, #1
 800bf06:	4a03      	ldr	r2, [pc, #12]	@ (800bf14 <vTaskSuspendAll+0x18>)
 800bf08:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800bf0a:	bf00      	nop
 800bf0c:	46bd      	mov	sp, r7
 800bf0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf12:	4770      	bx	lr
 800bf14:	20001bb8 	.word	0x20001bb8

0800bf18 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800bf18:	b580      	push	{r7, lr}
 800bf1a:	b084      	sub	sp, #16
 800bf1c:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800bf1e:	2300      	movs	r3, #0
 800bf20:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800bf22:	2300      	movs	r3, #0
 800bf24:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800bf26:	4b42      	ldr	r3, [pc, #264]	@ (800c030 <xTaskResumeAll+0x118>)
 800bf28:	681b      	ldr	r3, [r3, #0]
 800bf2a:	2b00      	cmp	r3, #0
 800bf2c:	d10b      	bne.n	800bf46 <xTaskResumeAll+0x2e>
	__asm volatile
 800bf2e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bf32:	f383 8811 	msr	BASEPRI, r3
 800bf36:	f3bf 8f6f 	isb	sy
 800bf3a:	f3bf 8f4f 	dsb	sy
 800bf3e:	603b      	str	r3, [r7, #0]
}
 800bf40:	bf00      	nop
 800bf42:	bf00      	nop
 800bf44:	e7fd      	b.n	800bf42 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800bf46:	f001 fb17 	bl	800d578 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800bf4a:	4b39      	ldr	r3, [pc, #228]	@ (800c030 <xTaskResumeAll+0x118>)
 800bf4c:	681b      	ldr	r3, [r3, #0]
 800bf4e:	3b01      	subs	r3, #1
 800bf50:	4a37      	ldr	r2, [pc, #220]	@ (800c030 <xTaskResumeAll+0x118>)
 800bf52:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800bf54:	4b36      	ldr	r3, [pc, #216]	@ (800c030 <xTaskResumeAll+0x118>)
 800bf56:	681b      	ldr	r3, [r3, #0]
 800bf58:	2b00      	cmp	r3, #0
 800bf5a:	d162      	bne.n	800c022 <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800bf5c:	4b35      	ldr	r3, [pc, #212]	@ (800c034 <xTaskResumeAll+0x11c>)
 800bf5e:	681b      	ldr	r3, [r3, #0]
 800bf60:	2b00      	cmp	r3, #0
 800bf62:	d05e      	beq.n	800c022 <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800bf64:	e02f      	b.n	800bfc6 <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800bf66:	4b34      	ldr	r3, [pc, #208]	@ (800c038 <xTaskResumeAll+0x120>)
 800bf68:	68db      	ldr	r3, [r3, #12]
 800bf6a:	68db      	ldr	r3, [r3, #12]
 800bf6c:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800bf6e:	68fb      	ldr	r3, [r7, #12]
 800bf70:	3318      	adds	r3, #24
 800bf72:	4618      	mov	r0, r3
 800bf74:	f7ff f83a 	bl	800afec <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800bf78:	68fb      	ldr	r3, [r7, #12]
 800bf7a:	3304      	adds	r3, #4
 800bf7c:	4618      	mov	r0, r3
 800bf7e:	f7ff f835 	bl	800afec <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800bf82:	68fb      	ldr	r3, [r7, #12]
 800bf84:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800bf86:	4b2d      	ldr	r3, [pc, #180]	@ (800c03c <xTaskResumeAll+0x124>)
 800bf88:	681b      	ldr	r3, [r3, #0]
 800bf8a:	429a      	cmp	r2, r3
 800bf8c:	d903      	bls.n	800bf96 <xTaskResumeAll+0x7e>
 800bf8e:	68fb      	ldr	r3, [r7, #12]
 800bf90:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bf92:	4a2a      	ldr	r2, [pc, #168]	@ (800c03c <xTaskResumeAll+0x124>)
 800bf94:	6013      	str	r3, [r2, #0]
 800bf96:	68fb      	ldr	r3, [r7, #12]
 800bf98:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800bf9a:	4613      	mov	r3, r2
 800bf9c:	009b      	lsls	r3, r3, #2
 800bf9e:	4413      	add	r3, r2
 800bfa0:	009b      	lsls	r3, r3, #2
 800bfa2:	4a27      	ldr	r2, [pc, #156]	@ (800c040 <xTaskResumeAll+0x128>)
 800bfa4:	441a      	add	r2, r3
 800bfa6:	68fb      	ldr	r3, [r7, #12]
 800bfa8:	3304      	adds	r3, #4
 800bfaa:	4619      	mov	r1, r3
 800bfac:	4610      	mov	r0, r2
 800bfae:	f7fe ffc0 	bl	800af32 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800bfb2:	68fb      	ldr	r3, [r7, #12]
 800bfb4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800bfb6:	4b23      	ldr	r3, [pc, #140]	@ (800c044 <xTaskResumeAll+0x12c>)
 800bfb8:	681b      	ldr	r3, [r3, #0]
 800bfba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bfbc:	429a      	cmp	r2, r3
 800bfbe:	d302      	bcc.n	800bfc6 <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 800bfc0:	4b21      	ldr	r3, [pc, #132]	@ (800c048 <xTaskResumeAll+0x130>)
 800bfc2:	2201      	movs	r2, #1
 800bfc4:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800bfc6:	4b1c      	ldr	r3, [pc, #112]	@ (800c038 <xTaskResumeAll+0x120>)
 800bfc8:	681b      	ldr	r3, [r3, #0]
 800bfca:	2b00      	cmp	r3, #0
 800bfcc:	d1cb      	bne.n	800bf66 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800bfce:	68fb      	ldr	r3, [r7, #12]
 800bfd0:	2b00      	cmp	r3, #0
 800bfd2:	d001      	beq.n	800bfd8 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800bfd4:	f000 fc60 	bl	800c898 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800bfd8:	4b1c      	ldr	r3, [pc, #112]	@ (800c04c <xTaskResumeAll+0x134>)
 800bfda:	681b      	ldr	r3, [r3, #0]
 800bfdc:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800bfde:	687b      	ldr	r3, [r7, #4]
 800bfe0:	2b00      	cmp	r3, #0
 800bfe2:	d010      	beq.n	800c006 <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800bfe4:	f000 f940 	bl	800c268 <xTaskIncrementTick>
 800bfe8:	4603      	mov	r3, r0
 800bfea:	2b00      	cmp	r3, #0
 800bfec:	d002      	beq.n	800bff4 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 800bfee:	4b16      	ldr	r3, [pc, #88]	@ (800c048 <xTaskResumeAll+0x130>)
 800bff0:	2201      	movs	r2, #1
 800bff2:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800bff4:	687b      	ldr	r3, [r7, #4]
 800bff6:	3b01      	subs	r3, #1
 800bff8:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800bffa:	687b      	ldr	r3, [r7, #4]
 800bffc:	2b00      	cmp	r3, #0
 800bffe:	d1f1      	bne.n	800bfe4 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 800c000:	4b12      	ldr	r3, [pc, #72]	@ (800c04c <xTaskResumeAll+0x134>)
 800c002:	2200      	movs	r2, #0
 800c004:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800c006:	4b10      	ldr	r3, [pc, #64]	@ (800c048 <xTaskResumeAll+0x130>)
 800c008:	681b      	ldr	r3, [r3, #0]
 800c00a:	2b00      	cmp	r3, #0
 800c00c:	d009      	beq.n	800c022 <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800c00e:	2301      	movs	r3, #1
 800c010:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800c012:	4b0f      	ldr	r3, [pc, #60]	@ (800c050 <xTaskResumeAll+0x138>)
 800c014:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800c018:	601a      	str	r2, [r3, #0]
 800c01a:	f3bf 8f4f 	dsb	sy
 800c01e:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800c022:	f001 fadb 	bl	800d5dc <vPortExitCritical>

	return xAlreadyYielded;
 800c026:	68bb      	ldr	r3, [r7, #8]
}
 800c028:	4618      	mov	r0, r3
 800c02a:	3710      	adds	r7, #16
 800c02c:	46bd      	mov	sp, r7
 800c02e:	bd80      	pop	{r7, pc}
 800c030:	20001bb8 	.word	0x20001bb8
 800c034:	20001b90 	.word	0x20001b90
 800c038:	20001b50 	.word	0x20001b50
 800c03c:	20001b98 	.word	0x20001b98
 800c040:	200016c0 	.word	0x200016c0
 800c044:	200016bc 	.word	0x200016bc
 800c048:	20001ba4 	.word	0x20001ba4
 800c04c:	20001ba0 	.word	0x20001ba0
 800c050:	e000ed04 	.word	0xe000ed04

0800c054 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800c054:	b480      	push	{r7}
 800c056:	b083      	sub	sp, #12
 800c058:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800c05a:	4b05      	ldr	r3, [pc, #20]	@ (800c070 <xTaskGetTickCount+0x1c>)
 800c05c:	681b      	ldr	r3, [r3, #0]
 800c05e:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800c060:	687b      	ldr	r3, [r7, #4]
}
 800c062:	4618      	mov	r0, r3
 800c064:	370c      	adds	r7, #12
 800c066:	46bd      	mov	sp, r7
 800c068:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c06c:	4770      	bx	lr
 800c06e:	bf00      	nop
 800c070:	20001b94 	.word	0x20001b94

0800c074 <pcTaskGetName>:
	return uxCurrentNumberOfTasks;
}
/*-----------------------------------------------------------*/

char *pcTaskGetName( TaskHandle_t xTaskToQuery ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
{
 800c074:	b480      	push	{r7}
 800c076:	b085      	sub	sp, #20
 800c078:	af00      	add	r7, sp, #0
 800c07a:	6078      	str	r0, [r7, #4]
TCB_t *pxTCB;

	/* If null is passed in here then the name of the calling task is being
	queried. */
	pxTCB = prvGetTCBFromHandle( xTaskToQuery );
 800c07c:	687b      	ldr	r3, [r7, #4]
 800c07e:	2b00      	cmp	r3, #0
 800c080:	d102      	bne.n	800c088 <pcTaskGetName+0x14>
 800c082:	4b0e      	ldr	r3, [pc, #56]	@ (800c0bc <pcTaskGetName+0x48>)
 800c084:	681b      	ldr	r3, [r3, #0]
 800c086:	e000      	b.n	800c08a <pcTaskGetName+0x16>
 800c088:	687b      	ldr	r3, [r7, #4]
 800c08a:	60fb      	str	r3, [r7, #12]
	configASSERT( pxTCB );
 800c08c:	68fb      	ldr	r3, [r7, #12]
 800c08e:	2b00      	cmp	r3, #0
 800c090:	d10b      	bne.n	800c0aa <pcTaskGetName+0x36>
	__asm volatile
 800c092:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c096:	f383 8811 	msr	BASEPRI, r3
 800c09a:	f3bf 8f6f 	isb	sy
 800c09e:	f3bf 8f4f 	dsb	sy
 800c0a2:	60bb      	str	r3, [r7, #8]
}
 800c0a4:	bf00      	nop
 800c0a6:	bf00      	nop
 800c0a8:	e7fd      	b.n	800c0a6 <pcTaskGetName+0x32>
	return &( pxTCB->pcTaskName[ 0 ] );
 800c0aa:	68fb      	ldr	r3, [r7, #12]
 800c0ac:	3334      	adds	r3, #52	@ 0x34
}
 800c0ae:	4618      	mov	r0, r3
 800c0b0:	3714      	adds	r7, #20
 800c0b2:	46bd      	mov	sp, r7
 800c0b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c0b8:	4770      	bx	lr
 800c0ba:	bf00      	nop
 800c0bc:	200016bc 	.word	0x200016bc

0800c0c0 <prvSearchForNameWithinSingleList>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_xTaskGetHandle == 1 )

	static TCB_t *prvSearchForNameWithinSingleList( List_t *pxList, const char pcNameToQuery[] )
	{
 800c0c0:	b480      	push	{r7}
 800c0c2:	b08b      	sub	sp, #44	@ 0x2c
 800c0c4:	af00      	add	r7, sp, #0
 800c0c6:	6078      	str	r0, [r7, #4]
 800c0c8:	6039      	str	r1, [r7, #0]
	TCB_t *pxNextTCB, *pxFirstTCB, *pxReturn = NULL;
 800c0ca:	2300      	movs	r3, #0
 800c0cc:	627b      	str	r3, [r7, #36]	@ 0x24
	char cNextChar;
	BaseType_t xBreakLoop;

		/* This function is called with the scheduler suspended. */

		if( listCURRENT_LIST_LENGTH( pxList ) > ( UBaseType_t ) 0 )
 800c0ce:	687b      	ldr	r3, [r7, #4]
 800c0d0:	681b      	ldr	r3, [r3, #0]
 800c0d2:	2b00      	cmp	r3, #0
 800c0d4:	d05b      	beq.n	800c18e <prvSearchForNameWithinSingleList+0xce>
		{
			listGET_OWNER_OF_NEXT_ENTRY( pxFirstTCB, pxList );  /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c0d6:	687b      	ldr	r3, [r7, #4]
 800c0d8:	61bb      	str	r3, [r7, #24]
 800c0da:	69bb      	ldr	r3, [r7, #24]
 800c0dc:	685b      	ldr	r3, [r3, #4]
 800c0de:	685a      	ldr	r2, [r3, #4]
 800c0e0:	69bb      	ldr	r3, [r7, #24]
 800c0e2:	605a      	str	r2, [r3, #4]
 800c0e4:	69bb      	ldr	r3, [r7, #24]
 800c0e6:	685a      	ldr	r2, [r3, #4]
 800c0e8:	69bb      	ldr	r3, [r7, #24]
 800c0ea:	3308      	adds	r3, #8
 800c0ec:	429a      	cmp	r2, r3
 800c0ee:	d104      	bne.n	800c0fa <prvSearchForNameWithinSingleList+0x3a>
 800c0f0:	69bb      	ldr	r3, [r7, #24]
 800c0f2:	685b      	ldr	r3, [r3, #4]
 800c0f4:	685a      	ldr	r2, [r3, #4]
 800c0f6:	69bb      	ldr	r3, [r7, #24]
 800c0f8:	605a      	str	r2, [r3, #4]
 800c0fa:	69bb      	ldr	r3, [r7, #24]
 800c0fc:	685b      	ldr	r3, [r3, #4]
 800c0fe:	68db      	ldr	r3, [r3, #12]
 800c100:	617b      	str	r3, [r7, #20]

			do
			{
				listGET_OWNER_OF_NEXT_ENTRY( pxNextTCB, pxList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c102:	687b      	ldr	r3, [r7, #4]
 800c104:	613b      	str	r3, [r7, #16]
 800c106:	693b      	ldr	r3, [r7, #16]
 800c108:	685b      	ldr	r3, [r3, #4]
 800c10a:	685a      	ldr	r2, [r3, #4]
 800c10c:	693b      	ldr	r3, [r7, #16]
 800c10e:	605a      	str	r2, [r3, #4]
 800c110:	693b      	ldr	r3, [r7, #16]
 800c112:	685a      	ldr	r2, [r3, #4]
 800c114:	693b      	ldr	r3, [r7, #16]
 800c116:	3308      	adds	r3, #8
 800c118:	429a      	cmp	r2, r3
 800c11a:	d104      	bne.n	800c126 <prvSearchForNameWithinSingleList+0x66>
 800c11c:	693b      	ldr	r3, [r7, #16]
 800c11e:	685b      	ldr	r3, [r3, #4]
 800c120:	685a      	ldr	r2, [r3, #4]
 800c122:	693b      	ldr	r3, [r7, #16]
 800c124:	605a      	str	r2, [r3, #4]
 800c126:	693b      	ldr	r3, [r7, #16]
 800c128:	685b      	ldr	r3, [r3, #4]
 800c12a:	68db      	ldr	r3, [r3, #12]
 800c12c:	60fb      	str	r3, [r7, #12]

				/* Check each character in the name looking for a match or
				mismatch. */
				xBreakLoop = pdFALSE;
 800c12e:	2300      	movs	r3, #0
 800c130:	61fb      	str	r3, [r7, #28]
				for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800c132:	2300      	movs	r3, #0
 800c134:	623b      	str	r3, [r7, #32]
 800c136:	e01c      	b.n	800c172 <prvSearchForNameWithinSingleList+0xb2>
				{
					cNextChar = pxNextTCB->pcTaskName[ x ];
 800c138:	68fa      	ldr	r2, [r7, #12]
 800c13a:	6a3b      	ldr	r3, [r7, #32]
 800c13c:	4413      	add	r3, r2
 800c13e:	3334      	adds	r3, #52	@ 0x34
 800c140:	781b      	ldrb	r3, [r3, #0]
 800c142:	72fb      	strb	r3, [r7, #11]

					if( cNextChar != pcNameToQuery[ x ] )
 800c144:	683a      	ldr	r2, [r7, #0]
 800c146:	6a3b      	ldr	r3, [r7, #32]
 800c148:	4413      	add	r3, r2
 800c14a:	781b      	ldrb	r3, [r3, #0]
 800c14c:	7afa      	ldrb	r2, [r7, #11]
 800c14e:	429a      	cmp	r2, r3
 800c150:	d002      	beq.n	800c158 <prvSearchForNameWithinSingleList+0x98>
					{
						/* Characters didn't match. */
						xBreakLoop = pdTRUE;
 800c152:	2301      	movs	r3, #1
 800c154:	61fb      	str	r3, [r7, #28]
 800c156:	e006      	b.n	800c166 <prvSearchForNameWithinSingleList+0xa6>
					}
					else if( cNextChar == ( char ) 0x00 )
 800c158:	7afb      	ldrb	r3, [r7, #11]
 800c15a:	2b00      	cmp	r3, #0
 800c15c:	d103      	bne.n	800c166 <prvSearchForNameWithinSingleList+0xa6>
					{
						/* Both strings terminated, a match must have been
						found. */
						pxReturn = pxNextTCB;
 800c15e:	68fb      	ldr	r3, [r7, #12]
 800c160:	627b      	str	r3, [r7, #36]	@ 0x24
						xBreakLoop = pdTRUE;
 800c162:	2301      	movs	r3, #1
 800c164:	61fb      	str	r3, [r7, #28]
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					if( xBreakLoop != pdFALSE )
 800c166:	69fb      	ldr	r3, [r7, #28]
 800c168:	2b00      	cmp	r3, #0
 800c16a:	d106      	bne.n	800c17a <prvSearchForNameWithinSingleList+0xba>
				for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800c16c:	6a3b      	ldr	r3, [r7, #32]
 800c16e:	3301      	adds	r3, #1
 800c170:	623b      	str	r3, [r7, #32]
 800c172:	6a3b      	ldr	r3, [r7, #32]
 800c174:	2b0f      	cmp	r3, #15
 800c176:	d9df      	bls.n	800c138 <prvSearchForNameWithinSingleList+0x78>
 800c178:	e000      	b.n	800c17c <prvSearchForNameWithinSingleList+0xbc>
					{
						break;
 800c17a:	bf00      	nop
					}
				}

				if( pxReturn != NULL )
 800c17c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c17e:	2b00      	cmp	r3, #0
 800c180:	d104      	bne.n	800c18c <prvSearchForNameWithinSingleList+0xcc>
				{
					/* The handle has been found. */
					break;
				}

			} while( pxNextTCB != pxFirstTCB );
 800c182:	68fa      	ldr	r2, [r7, #12]
 800c184:	697b      	ldr	r3, [r7, #20]
 800c186:	429a      	cmp	r2, r3
 800c188:	d1bb      	bne.n	800c102 <prvSearchForNameWithinSingleList+0x42>
 800c18a:	e000      	b.n	800c18e <prvSearchForNameWithinSingleList+0xce>
					break;
 800c18c:	bf00      	nop
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return pxReturn;
 800c18e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
	}
 800c190:	4618      	mov	r0, r3
 800c192:	372c      	adds	r7, #44	@ 0x2c
 800c194:	46bd      	mov	sp, r7
 800c196:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c19a:	4770      	bx	lr

0800c19c <xTaskGetHandle>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_xTaskGetHandle == 1 )

	TaskHandle_t xTaskGetHandle( const char *pcNameToQuery ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800c19c:	b580      	push	{r7, lr}
 800c19e:	b086      	sub	sp, #24
 800c1a0:	af00      	add	r7, sp, #0
 800c1a2:	6078      	str	r0, [r7, #4]
	UBaseType_t uxQueue = configMAX_PRIORITIES;
 800c1a4:	2338      	movs	r3, #56	@ 0x38
 800c1a6:	617b      	str	r3, [r7, #20]
	TCB_t* pxTCB;

		/* Task names will be truncated to configMAX_TASK_NAME_LEN - 1 bytes. */
		configASSERT( strlen( pcNameToQuery ) < configMAX_TASK_NAME_LEN );
 800c1a8:	6878      	ldr	r0, [r7, #4]
 800c1aa:	f7f4 f811 	bl	80001d0 <strlen>
 800c1ae:	4603      	mov	r3, r0
 800c1b0:	2b0f      	cmp	r3, #15
 800c1b2:	d90b      	bls.n	800c1cc <xTaskGetHandle+0x30>
	__asm volatile
 800c1b4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c1b8:	f383 8811 	msr	BASEPRI, r3
 800c1bc:	f3bf 8f6f 	isb	sy
 800c1c0:	f3bf 8f4f 	dsb	sy
 800c1c4:	60fb      	str	r3, [r7, #12]
}
 800c1c6:	bf00      	nop
 800c1c8:	bf00      	nop
 800c1ca:	e7fd      	b.n	800c1c8 <xTaskGetHandle+0x2c>

		vTaskSuspendAll();
 800c1cc:	f7ff fe96 	bl	800befc <vTaskSuspendAll>
		{
			/* Search the ready lists. */
			do
			{
				uxQueue--;
 800c1d0:	697b      	ldr	r3, [r7, #20]
 800c1d2:	3b01      	subs	r3, #1
 800c1d4:	617b      	str	r3, [r7, #20]
				pxTCB = prvSearchForNameWithinSingleList( ( List_t * ) &( pxReadyTasksLists[ uxQueue ] ), pcNameToQuery );
 800c1d6:	697a      	ldr	r2, [r7, #20]
 800c1d8:	4613      	mov	r3, r2
 800c1da:	009b      	lsls	r3, r3, #2
 800c1dc:	4413      	add	r3, r2
 800c1de:	009b      	lsls	r3, r3, #2
 800c1e0:	4a1c      	ldr	r2, [pc, #112]	@ (800c254 <xTaskGetHandle+0xb8>)
 800c1e2:	4413      	add	r3, r2
 800c1e4:	6879      	ldr	r1, [r7, #4]
 800c1e6:	4618      	mov	r0, r3
 800c1e8:	f7ff ff6a 	bl	800c0c0 <prvSearchForNameWithinSingleList>
 800c1ec:	6138      	str	r0, [r7, #16]

				if( pxTCB != NULL )
 800c1ee:	693b      	ldr	r3, [r7, #16]
 800c1f0:	2b00      	cmp	r3, #0
 800c1f2:	d103      	bne.n	800c1fc <xTaskGetHandle+0x60>
				{
					/* Found the handle. */
					break;
				}

			} while( uxQueue > ( UBaseType_t ) tskIDLE_PRIORITY ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800c1f4:	697b      	ldr	r3, [r7, #20]
 800c1f6:	2b00      	cmp	r3, #0
 800c1f8:	d1ea      	bne.n	800c1d0 <xTaskGetHandle+0x34>
 800c1fa:	e000      	b.n	800c1fe <xTaskGetHandle+0x62>
					break;
 800c1fc:	bf00      	nop

			/* Search the delayed lists. */
			if( pxTCB == NULL )
 800c1fe:	693b      	ldr	r3, [r7, #16]
 800c200:	2b00      	cmp	r3, #0
 800c202:	d106      	bne.n	800c212 <xTaskGetHandle+0x76>
			{
				pxTCB = prvSearchForNameWithinSingleList( ( List_t * ) pxDelayedTaskList, pcNameToQuery );
 800c204:	4b14      	ldr	r3, [pc, #80]	@ (800c258 <xTaskGetHandle+0xbc>)
 800c206:	681b      	ldr	r3, [r3, #0]
 800c208:	6879      	ldr	r1, [r7, #4]
 800c20a:	4618      	mov	r0, r3
 800c20c:	f7ff ff58 	bl	800c0c0 <prvSearchForNameWithinSingleList>
 800c210:	6138      	str	r0, [r7, #16]
			}

			if( pxTCB == NULL )
 800c212:	693b      	ldr	r3, [r7, #16]
 800c214:	2b00      	cmp	r3, #0
 800c216:	d106      	bne.n	800c226 <xTaskGetHandle+0x8a>
			{
				pxTCB = prvSearchForNameWithinSingleList( ( List_t * ) pxOverflowDelayedTaskList, pcNameToQuery );
 800c218:	4b10      	ldr	r3, [pc, #64]	@ (800c25c <xTaskGetHandle+0xc0>)
 800c21a:	681b      	ldr	r3, [r3, #0]
 800c21c:	6879      	ldr	r1, [r7, #4]
 800c21e:	4618      	mov	r0, r3
 800c220:	f7ff ff4e 	bl	800c0c0 <prvSearchForNameWithinSingleList>
 800c224:	6138      	str	r0, [r7, #16]
			}

			#if ( INCLUDE_vTaskSuspend == 1 )
			{
				if( pxTCB == NULL )
 800c226:	693b      	ldr	r3, [r7, #16]
 800c228:	2b00      	cmp	r3, #0
 800c22a:	d104      	bne.n	800c236 <xTaskGetHandle+0x9a>
				{
					/* Search the suspended list. */
					pxTCB = prvSearchForNameWithinSingleList( &xSuspendedTaskList, pcNameToQuery );
 800c22c:	6879      	ldr	r1, [r7, #4]
 800c22e:	480c      	ldr	r0, [pc, #48]	@ (800c260 <xTaskGetHandle+0xc4>)
 800c230:	f7ff ff46 	bl	800c0c0 <prvSearchForNameWithinSingleList>
 800c234:	6138      	str	r0, [r7, #16]
			}
			#endif

			#if( INCLUDE_vTaskDelete == 1 )
			{
				if( pxTCB == NULL )
 800c236:	693b      	ldr	r3, [r7, #16]
 800c238:	2b00      	cmp	r3, #0
 800c23a:	d104      	bne.n	800c246 <xTaskGetHandle+0xaa>
				{
					/* Search the deleted list. */
					pxTCB = prvSearchForNameWithinSingleList( &xTasksWaitingTermination, pcNameToQuery );
 800c23c:	6879      	ldr	r1, [r7, #4]
 800c23e:	4809      	ldr	r0, [pc, #36]	@ (800c264 <xTaskGetHandle+0xc8>)
 800c240:	f7ff ff3e 	bl	800c0c0 <prvSearchForNameWithinSingleList>
 800c244:	6138      	str	r0, [r7, #16]
				}
			}
			#endif
		}
		( void ) xTaskResumeAll();
 800c246:	f7ff fe67 	bl	800bf18 <xTaskResumeAll>

		return pxTCB;
 800c24a:	693b      	ldr	r3, [r7, #16]
	}
 800c24c:	4618      	mov	r0, r3
 800c24e:	3718      	adds	r7, #24
 800c250:	46bd      	mov	sp, r7
 800c252:	bd80      	pop	{r7, pc}
 800c254:	200016c0 	.word	0x200016c0
 800c258:	20001b48 	.word	0x20001b48
 800c25c:	20001b4c 	.word	0x20001b4c
 800c260:	20001b7c 	.word	0x20001b7c
 800c264:	20001b64 	.word	0x20001b64

0800c268 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800c268:	b580      	push	{r7, lr}
 800c26a:	b086      	sub	sp, #24
 800c26c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800c26e:	2300      	movs	r3, #0
 800c270:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800c272:	4b4f      	ldr	r3, [pc, #316]	@ (800c3b0 <xTaskIncrementTick+0x148>)
 800c274:	681b      	ldr	r3, [r3, #0]
 800c276:	2b00      	cmp	r3, #0
 800c278:	f040 8090 	bne.w	800c39c <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800c27c:	4b4d      	ldr	r3, [pc, #308]	@ (800c3b4 <xTaskIncrementTick+0x14c>)
 800c27e:	681b      	ldr	r3, [r3, #0]
 800c280:	3301      	adds	r3, #1
 800c282:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800c284:	4a4b      	ldr	r2, [pc, #300]	@ (800c3b4 <xTaskIncrementTick+0x14c>)
 800c286:	693b      	ldr	r3, [r7, #16]
 800c288:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800c28a:	693b      	ldr	r3, [r7, #16]
 800c28c:	2b00      	cmp	r3, #0
 800c28e:	d121      	bne.n	800c2d4 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 800c290:	4b49      	ldr	r3, [pc, #292]	@ (800c3b8 <xTaskIncrementTick+0x150>)
 800c292:	681b      	ldr	r3, [r3, #0]
 800c294:	681b      	ldr	r3, [r3, #0]
 800c296:	2b00      	cmp	r3, #0
 800c298:	d00b      	beq.n	800c2b2 <xTaskIncrementTick+0x4a>
	__asm volatile
 800c29a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c29e:	f383 8811 	msr	BASEPRI, r3
 800c2a2:	f3bf 8f6f 	isb	sy
 800c2a6:	f3bf 8f4f 	dsb	sy
 800c2aa:	603b      	str	r3, [r7, #0]
}
 800c2ac:	bf00      	nop
 800c2ae:	bf00      	nop
 800c2b0:	e7fd      	b.n	800c2ae <xTaskIncrementTick+0x46>
 800c2b2:	4b41      	ldr	r3, [pc, #260]	@ (800c3b8 <xTaskIncrementTick+0x150>)
 800c2b4:	681b      	ldr	r3, [r3, #0]
 800c2b6:	60fb      	str	r3, [r7, #12]
 800c2b8:	4b40      	ldr	r3, [pc, #256]	@ (800c3bc <xTaskIncrementTick+0x154>)
 800c2ba:	681b      	ldr	r3, [r3, #0]
 800c2bc:	4a3e      	ldr	r2, [pc, #248]	@ (800c3b8 <xTaskIncrementTick+0x150>)
 800c2be:	6013      	str	r3, [r2, #0]
 800c2c0:	4a3e      	ldr	r2, [pc, #248]	@ (800c3bc <xTaskIncrementTick+0x154>)
 800c2c2:	68fb      	ldr	r3, [r7, #12]
 800c2c4:	6013      	str	r3, [r2, #0]
 800c2c6:	4b3e      	ldr	r3, [pc, #248]	@ (800c3c0 <xTaskIncrementTick+0x158>)
 800c2c8:	681b      	ldr	r3, [r3, #0]
 800c2ca:	3301      	adds	r3, #1
 800c2cc:	4a3c      	ldr	r2, [pc, #240]	@ (800c3c0 <xTaskIncrementTick+0x158>)
 800c2ce:	6013      	str	r3, [r2, #0]
 800c2d0:	f000 fae2 	bl	800c898 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800c2d4:	4b3b      	ldr	r3, [pc, #236]	@ (800c3c4 <xTaskIncrementTick+0x15c>)
 800c2d6:	681b      	ldr	r3, [r3, #0]
 800c2d8:	693a      	ldr	r2, [r7, #16]
 800c2da:	429a      	cmp	r2, r3
 800c2dc:	d349      	bcc.n	800c372 <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800c2de:	4b36      	ldr	r3, [pc, #216]	@ (800c3b8 <xTaskIncrementTick+0x150>)
 800c2e0:	681b      	ldr	r3, [r3, #0]
 800c2e2:	681b      	ldr	r3, [r3, #0]
 800c2e4:	2b00      	cmp	r3, #0
 800c2e6:	d104      	bne.n	800c2f2 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800c2e8:	4b36      	ldr	r3, [pc, #216]	@ (800c3c4 <xTaskIncrementTick+0x15c>)
 800c2ea:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800c2ee:	601a      	str	r2, [r3, #0]
					break;
 800c2f0:	e03f      	b.n	800c372 <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c2f2:	4b31      	ldr	r3, [pc, #196]	@ (800c3b8 <xTaskIncrementTick+0x150>)
 800c2f4:	681b      	ldr	r3, [r3, #0]
 800c2f6:	68db      	ldr	r3, [r3, #12]
 800c2f8:	68db      	ldr	r3, [r3, #12]
 800c2fa:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800c2fc:	68bb      	ldr	r3, [r7, #8]
 800c2fe:	685b      	ldr	r3, [r3, #4]
 800c300:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800c302:	693a      	ldr	r2, [r7, #16]
 800c304:	687b      	ldr	r3, [r7, #4]
 800c306:	429a      	cmp	r2, r3
 800c308:	d203      	bcs.n	800c312 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800c30a:	4a2e      	ldr	r2, [pc, #184]	@ (800c3c4 <xTaskIncrementTick+0x15c>)
 800c30c:	687b      	ldr	r3, [r7, #4]
 800c30e:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800c310:	e02f      	b.n	800c372 <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800c312:	68bb      	ldr	r3, [r7, #8]
 800c314:	3304      	adds	r3, #4
 800c316:	4618      	mov	r0, r3
 800c318:	f7fe fe68 	bl	800afec <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800c31c:	68bb      	ldr	r3, [r7, #8]
 800c31e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c320:	2b00      	cmp	r3, #0
 800c322:	d004      	beq.n	800c32e <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800c324:	68bb      	ldr	r3, [r7, #8]
 800c326:	3318      	adds	r3, #24
 800c328:	4618      	mov	r0, r3
 800c32a:	f7fe fe5f 	bl	800afec <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800c32e:	68bb      	ldr	r3, [r7, #8]
 800c330:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c332:	4b25      	ldr	r3, [pc, #148]	@ (800c3c8 <xTaskIncrementTick+0x160>)
 800c334:	681b      	ldr	r3, [r3, #0]
 800c336:	429a      	cmp	r2, r3
 800c338:	d903      	bls.n	800c342 <xTaskIncrementTick+0xda>
 800c33a:	68bb      	ldr	r3, [r7, #8]
 800c33c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c33e:	4a22      	ldr	r2, [pc, #136]	@ (800c3c8 <xTaskIncrementTick+0x160>)
 800c340:	6013      	str	r3, [r2, #0]
 800c342:	68bb      	ldr	r3, [r7, #8]
 800c344:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c346:	4613      	mov	r3, r2
 800c348:	009b      	lsls	r3, r3, #2
 800c34a:	4413      	add	r3, r2
 800c34c:	009b      	lsls	r3, r3, #2
 800c34e:	4a1f      	ldr	r2, [pc, #124]	@ (800c3cc <xTaskIncrementTick+0x164>)
 800c350:	441a      	add	r2, r3
 800c352:	68bb      	ldr	r3, [r7, #8]
 800c354:	3304      	adds	r3, #4
 800c356:	4619      	mov	r1, r3
 800c358:	4610      	mov	r0, r2
 800c35a:	f7fe fdea 	bl	800af32 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800c35e:	68bb      	ldr	r3, [r7, #8]
 800c360:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c362:	4b1b      	ldr	r3, [pc, #108]	@ (800c3d0 <xTaskIncrementTick+0x168>)
 800c364:	681b      	ldr	r3, [r3, #0]
 800c366:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c368:	429a      	cmp	r2, r3
 800c36a:	d3b8      	bcc.n	800c2de <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 800c36c:	2301      	movs	r3, #1
 800c36e:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800c370:	e7b5      	b.n	800c2de <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800c372:	4b17      	ldr	r3, [pc, #92]	@ (800c3d0 <xTaskIncrementTick+0x168>)
 800c374:	681b      	ldr	r3, [r3, #0]
 800c376:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c378:	4914      	ldr	r1, [pc, #80]	@ (800c3cc <xTaskIncrementTick+0x164>)
 800c37a:	4613      	mov	r3, r2
 800c37c:	009b      	lsls	r3, r3, #2
 800c37e:	4413      	add	r3, r2
 800c380:	009b      	lsls	r3, r3, #2
 800c382:	440b      	add	r3, r1
 800c384:	681b      	ldr	r3, [r3, #0]
 800c386:	2b01      	cmp	r3, #1
 800c388:	d901      	bls.n	800c38e <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 800c38a:	2301      	movs	r3, #1
 800c38c:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800c38e:	4b11      	ldr	r3, [pc, #68]	@ (800c3d4 <xTaskIncrementTick+0x16c>)
 800c390:	681b      	ldr	r3, [r3, #0]
 800c392:	2b00      	cmp	r3, #0
 800c394:	d007      	beq.n	800c3a6 <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 800c396:	2301      	movs	r3, #1
 800c398:	617b      	str	r3, [r7, #20]
 800c39a:	e004      	b.n	800c3a6 <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800c39c:	4b0e      	ldr	r3, [pc, #56]	@ (800c3d8 <xTaskIncrementTick+0x170>)
 800c39e:	681b      	ldr	r3, [r3, #0]
 800c3a0:	3301      	adds	r3, #1
 800c3a2:	4a0d      	ldr	r2, [pc, #52]	@ (800c3d8 <xTaskIncrementTick+0x170>)
 800c3a4:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800c3a6:	697b      	ldr	r3, [r7, #20]
}
 800c3a8:	4618      	mov	r0, r3
 800c3aa:	3718      	adds	r7, #24
 800c3ac:	46bd      	mov	sp, r7
 800c3ae:	bd80      	pop	{r7, pc}
 800c3b0:	20001bb8 	.word	0x20001bb8
 800c3b4:	20001b94 	.word	0x20001b94
 800c3b8:	20001b48 	.word	0x20001b48
 800c3bc:	20001b4c 	.word	0x20001b4c
 800c3c0:	20001ba8 	.word	0x20001ba8
 800c3c4:	20001bb0 	.word	0x20001bb0
 800c3c8:	20001b98 	.word	0x20001b98
 800c3cc:	200016c0 	.word	0x200016c0
 800c3d0:	200016bc 	.word	0x200016bc
 800c3d4:	20001ba4 	.word	0x20001ba4
 800c3d8:	20001ba0 	.word	0x20001ba0

0800c3dc <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800c3dc:	b480      	push	{r7}
 800c3de:	b085      	sub	sp, #20
 800c3e0:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800c3e2:	4b2b      	ldr	r3, [pc, #172]	@ (800c490 <vTaskSwitchContext+0xb4>)
 800c3e4:	681b      	ldr	r3, [r3, #0]
 800c3e6:	2b00      	cmp	r3, #0
 800c3e8:	d003      	beq.n	800c3f2 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800c3ea:	4b2a      	ldr	r3, [pc, #168]	@ (800c494 <vTaskSwitchContext+0xb8>)
 800c3ec:	2201      	movs	r2, #1
 800c3ee:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800c3f0:	e047      	b.n	800c482 <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 800c3f2:	4b28      	ldr	r3, [pc, #160]	@ (800c494 <vTaskSwitchContext+0xb8>)
 800c3f4:	2200      	movs	r2, #0
 800c3f6:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c3f8:	4b27      	ldr	r3, [pc, #156]	@ (800c498 <vTaskSwitchContext+0xbc>)
 800c3fa:	681b      	ldr	r3, [r3, #0]
 800c3fc:	60fb      	str	r3, [r7, #12]
 800c3fe:	e011      	b.n	800c424 <vTaskSwitchContext+0x48>
 800c400:	68fb      	ldr	r3, [r7, #12]
 800c402:	2b00      	cmp	r3, #0
 800c404:	d10b      	bne.n	800c41e <vTaskSwitchContext+0x42>
	__asm volatile
 800c406:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c40a:	f383 8811 	msr	BASEPRI, r3
 800c40e:	f3bf 8f6f 	isb	sy
 800c412:	f3bf 8f4f 	dsb	sy
 800c416:	607b      	str	r3, [r7, #4]
}
 800c418:	bf00      	nop
 800c41a:	bf00      	nop
 800c41c:	e7fd      	b.n	800c41a <vTaskSwitchContext+0x3e>
 800c41e:	68fb      	ldr	r3, [r7, #12]
 800c420:	3b01      	subs	r3, #1
 800c422:	60fb      	str	r3, [r7, #12]
 800c424:	491d      	ldr	r1, [pc, #116]	@ (800c49c <vTaskSwitchContext+0xc0>)
 800c426:	68fa      	ldr	r2, [r7, #12]
 800c428:	4613      	mov	r3, r2
 800c42a:	009b      	lsls	r3, r3, #2
 800c42c:	4413      	add	r3, r2
 800c42e:	009b      	lsls	r3, r3, #2
 800c430:	440b      	add	r3, r1
 800c432:	681b      	ldr	r3, [r3, #0]
 800c434:	2b00      	cmp	r3, #0
 800c436:	d0e3      	beq.n	800c400 <vTaskSwitchContext+0x24>
 800c438:	68fa      	ldr	r2, [r7, #12]
 800c43a:	4613      	mov	r3, r2
 800c43c:	009b      	lsls	r3, r3, #2
 800c43e:	4413      	add	r3, r2
 800c440:	009b      	lsls	r3, r3, #2
 800c442:	4a16      	ldr	r2, [pc, #88]	@ (800c49c <vTaskSwitchContext+0xc0>)
 800c444:	4413      	add	r3, r2
 800c446:	60bb      	str	r3, [r7, #8]
 800c448:	68bb      	ldr	r3, [r7, #8]
 800c44a:	685b      	ldr	r3, [r3, #4]
 800c44c:	685a      	ldr	r2, [r3, #4]
 800c44e:	68bb      	ldr	r3, [r7, #8]
 800c450:	605a      	str	r2, [r3, #4]
 800c452:	68bb      	ldr	r3, [r7, #8]
 800c454:	685a      	ldr	r2, [r3, #4]
 800c456:	68bb      	ldr	r3, [r7, #8]
 800c458:	3308      	adds	r3, #8
 800c45a:	429a      	cmp	r2, r3
 800c45c:	d104      	bne.n	800c468 <vTaskSwitchContext+0x8c>
 800c45e:	68bb      	ldr	r3, [r7, #8]
 800c460:	685b      	ldr	r3, [r3, #4]
 800c462:	685a      	ldr	r2, [r3, #4]
 800c464:	68bb      	ldr	r3, [r7, #8]
 800c466:	605a      	str	r2, [r3, #4]
 800c468:	68bb      	ldr	r3, [r7, #8]
 800c46a:	685b      	ldr	r3, [r3, #4]
 800c46c:	68db      	ldr	r3, [r3, #12]
 800c46e:	4a0c      	ldr	r2, [pc, #48]	@ (800c4a0 <vTaskSwitchContext+0xc4>)
 800c470:	6013      	str	r3, [r2, #0]
 800c472:	4a09      	ldr	r2, [pc, #36]	@ (800c498 <vTaskSwitchContext+0xbc>)
 800c474:	68fb      	ldr	r3, [r7, #12]
 800c476:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800c478:	4b09      	ldr	r3, [pc, #36]	@ (800c4a0 <vTaskSwitchContext+0xc4>)
 800c47a:	681b      	ldr	r3, [r3, #0]
 800c47c:	3354      	adds	r3, #84	@ 0x54
 800c47e:	4a09      	ldr	r2, [pc, #36]	@ (800c4a4 <vTaskSwitchContext+0xc8>)
 800c480:	6013      	str	r3, [r2, #0]
}
 800c482:	bf00      	nop
 800c484:	3714      	adds	r7, #20
 800c486:	46bd      	mov	sp, r7
 800c488:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c48c:	4770      	bx	lr
 800c48e:	bf00      	nop
 800c490:	20001bb8 	.word	0x20001bb8
 800c494:	20001ba4 	.word	0x20001ba4
 800c498:	20001b98 	.word	0x20001b98
 800c49c:	200016c0 	.word	0x200016c0
 800c4a0:	200016bc 	.word	0x200016bc
 800c4a4:	200000f8 	.word	0x200000f8

0800c4a8 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800c4a8:	b580      	push	{r7, lr}
 800c4aa:	b084      	sub	sp, #16
 800c4ac:	af00      	add	r7, sp, #0
 800c4ae:	6078      	str	r0, [r7, #4]
 800c4b0:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800c4b2:	687b      	ldr	r3, [r7, #4]
 800c4b4:	2b00      	cmp	r3, #0
 800c4b6:	d10b      	bne.n	800c4d0 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 800c4b8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c4bc:	f383 8811 	msr	BASEPRI, r3
 800c4c0:	f3bf 8f6f 	isb	sy
 800c4c4:	f3bf 8f4f 	dsb	sy
 800c4c8:	60fb      	str	r3, [r7, #12]
}
 800c4ca:	bf00      	nop
 800c4cc:	bf00      	nop
 800c4ce:	e7fd      	b.n	800c4cc <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800c4d0:	4b07      	ldr	r3, [pc, #28]	@ (800c4f0 <vTaskPlaceOnEventList+0x48>)
 800c4d2:	681b      	ldr	r3, [r3, #0]
 800c4d4:	3318      	adds	r3, #24
 800c4d6:	4619      	mov	r1, r3
 800c4d8:	6878      	ldr	r0, [r7, #4]
 800c4da:	f7fe fd4e 	bl	800af7a <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800c4de:	2101      	movs	r1, #1
 800c4e0:	6838      	ldr	r0, [r7, #0]
 800c4e2:	f000 fb69 	bl	800cbb8 <prvAddCurrentTaskToDelayedList>
}
 800c4e6:	bf00      	nop
 800c4e8:	3710      	adds	r7, #16
 800c4ea:	46bd      	mov	sp, r7
 800c4ec:	bd80      	pop	{r7, pc}
 800c4ee:	bf00      	nop
 800c4f0:	200016bc 	.word	0x200016bc

0800c4f4 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800c4f4:	b580      	push	{r7, lr}
 800c4f6:	b086      	sub	sp, #24
 800c4f8:	af00      	add	r7, sp, #0
 800c4fa:	60f8      	str	r0, [r7, #12]
 800c4fc:	60b9      	str	r1, [r7, #8]
 800c4fe:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800c500:	68fb      	ldr	r3, [r7, #12]
 800c502:	2b00      	cmp	r3, #0
 800c504:	d10b      	bne.n	800c51e <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 800c506:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c50a:	f383 8811 	msr	BASEPRI, r3
 800c50e:	f3bf 8f6f 	isb	sy
 800c512:	f3bf 8f4f 	dsb	sy
 800c516:	617b      	str	r3, [r7, #20]
}
 800c518:	bf00      	nop
 800c51a:	bf00      	nop
 800c51c:	e7fd      	b.n	800c51a <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800c51e:	4b0a      	ldr	r3, [pc, #40]	@ (800c548 <vTaskPlaceOnEventListRestricted+0x54>)
 800c520:	681b      	ldr	r3, [r3, #0]
 800c522:	3318      	adds	r3, #24
 800c524:	4619      	mov	r1, r3
 800c526:	68f8      	ldr	r0, [r7, #12]
 800c528:	f7fe fd03 	bl	800af32 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800c52c:	687b      	ldr	r3, [r7, #4]
 800c52e:	2b00      	cmp	r3, #0
 800c530:	d002      	beq.n	800c538 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 800c532:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800c536:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800c538:	6879      	ldr	r1, [r7, #4]
 800c53a:	68b8      	ldr	r0, [r7, #8]
 800c53c:	f000 fb3c 	bl	800cbb8 <prvAddCurrentTaskToDelayedList>
	}
 800c540:	bf00      	nop
 800c542:	3718      	adds	r7, #24
 800c544:	46bd      	mov	sp, r7
 800c546:	bd80      	pop	{r7, pc}
 800c548:	200016bc 	.word	0x200016bc

0800c54c <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800c54c:	b580      	push	{r7, lr}
 800c54e:	b086      	sub	sp, #24
 800c550:	af00      	add	r7, sp, #0
 800c552:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c554:	687b      	ldr	r3, [r7, #4]
 800c556:	68db      	ldr	r3, [r3, #12]
 800c558:	68db      	ldr	r3, [r3, #12]
 800c55a:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800c55c:	693b      	ldr	r3, [r7, #16]
 800c55e:	2b00      	cmp	r3, #0
 800c560:	d10b      	bne.n	800c57a <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 800c562:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c566:	f383 8811 	msr	BASEPRI, r3
 800c56a:	f3bf 8f6f 	isb	sy
 800c56e:	f3bf 8f4f 	dsb	sy
 800c572:	60fb      	str	r3, [r7, #12]
}
 800c574:	bf00      	nop
 800c576:	bf00      	nop
 800c578:	e7fd      	b.n	800c576 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800c57a:	693b      	ldr	r3, [r7, #16]
 800c57c:	3318      	adds	r3, #24
 800c57e:	4618      	mov	r0, r3
 800c580:	f7fe fd34 	bl	800afec <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800c584:	4b1d      	ldr	r3, [pc, #116]	@ (800c5fc <xTaskRemoveFromEventList+0xb0>)
 800c586:	681b      	ldr	r3, [r3, #0]
 800c588:	2b00      	cmp	r3, #0
 800c58a:	d11d      	bne.n	800c5c8 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800c58c:	693b      	ldr	r3, [r7, #16]
 800c58e:	3304      	adds	r3, #4
 800c590:	4618      	mov	r0, r3
 800c592:	f7fe fd2b 	bl	800afec <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800c596:	693b      	ldr	r3, [r7, #16]
 800c598:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c59a:	4b19      	ldr	r3, [pc, #100]	@ (800c600 <xTaskRemoveFromEventList+0xb4>)
 800c59c:	681b      	ldr	r3, [r3, #0]
 800c59e:	429a      	cmp	r2, r3
 800c5a0:	d903      	bls.n	800c5aa <xTaskRemoveFromEventList+0x5e>
 800c5a2:	693b      	ldr	r3, [r7, #16]
 800c5a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c5a6:	4a16      	ldr	r2, [pc, #88]	@ (800c600 <xTaskRemoveFromEventList+0xb4>)
 800c5a8:	6013      	str	r3, [r2, #0]
 800c5aa:	693b      	ldr	r3, [r7, #16]
 800c5ac:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c5ae:	4613      	mov	r3, r2
 800c5b0:	009b      	lsls	r3, r3, #2
 800c5b2:	4413      	add	r3, r2
 800c5b4:	009b      	lsls	r3, r3, #2
 800c5b6:	4a13      	ldr	r2, [pc, #76]	@ (800c604 <xTaskRemoveFromEventList+0xb8>)
 800c5b8:	441a      	add	r2, r3
 800c5ba:	693b      	ldr	r3, [r7, #16]
 800c5bc:	3304      	adds	r3, #4
 800c5be:	4619      	mov	r1, r3
 800c5c0:	4610      	mov	r0, r2
 800c5c2:	f7fe fcb6 	bl	800af32 <vListInsertEnd>
 800c5c6:	e005      	b.n	800c5d4 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800c5c8:	693b      	ldr	r3, [r7, #16]
 800c5ca:	3318      	adds	r3, #24
 800c5cc:	4619      	mov	r1, r3
 800c5ce:	480e      	ldr	r0, [pc, #56]	@ (800c608 <xTaskRemoveFromEventList+0xbc>)
 800c5d0:	f7fe fcaf 	bl	800af32 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800c5d4:	693b      	ldr	r3, [r7, #16]
 800c5d6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c5d8:	4b0c      	ldr	r3, [pc, #48]	@ (800c60c <xTaskRemoveFromEventList+0xc0>)
 800c5da:	681b      	ldr	r3, [r3, #0]
 800c5dc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c5de:	429a      	cmp	r2, r3
 800c5e0:	d905      	bls.n	800c5ee <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800c5e2:	2301      	movs	r3, #1
 800c5e4:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800c5e6:	4b0a      	ldr	r3, [pc, #40]	@ (800c610 <xTaskRemoveFromEventList+0xc4>)
 800c5e8:	2201      	movs	r2, #1
 800c5ea:	601a      	str	r2, [r3, #0]
 800c5ec:	e001      	b.n	800c5f2 <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 800c5ee:	2300      	movs	r3, #0
 800c5f0:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800c5f2:	697b      	ldr	r3, [r7, #20]
}
 800c5f4:	4618      	mov	r0, r3
 800c5f6:	3718      	adds	r7, #24
 800c5f8:	46bd      	mov	sp, r7
 800c5fa:	bd80      	pop	{r7, pc}
 800c5fc:	20001bb8 	.word	0x20001bb8
 800c600:	20001b98 	.word	0x20001b98
 800c604:	200016c0 	.word	0x200016c0
 800c608:	20001b50 	.word	0x20001b50
 800c60c:	200016bc 	.word	0x200016bc
 800c610:	20001ba4 	.word	0x20001ba4

0800c614 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800c614:	b480      	push	{r7}
 800c616:	b083      	sub	sp, #12
 800c618:	af00      	add	r7, sp, #0
 800c61a:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800c61c:	4b06      	ldr	r3, [pc, #24]	@ (800c638 <vTaskInternalSetTimeOutState+0x24>)
 800c61e:	681a      	ldr	r2, [r3, #0]
 800c620:	687b      	ldr	r3, [r7, #4]
 800c622:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800c624:	4b05      	ldr	r3, [pc, #20]	@ (800c63c <vTaskInternalSetTimeOutState+0x28>)
 800c626:	681a      	ldr	r2, [r3, #0]
 800c628:	687b      	ldr	r3, [r7, #4]
 800c62a:	605a      	str	r2, [r3, #4]
}
 800c62c:	bf00      	nop
 800c62e:	370c      	adds	r7, #12
 800c630:	46bd      	mov	sp, r7
 800c632:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c636:	4770      	bx	lr
 800c638:	20001ba8 	.word	0x20001ba8
 800c63c:	20001b94 	.word	0x20001b94

0800c640 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800c640:	b580      	push	{r7, lr}
 800c642:	b088      	sub	sp, #32
 800c644:	af00      	add	r7, sp, #0
 800c646:	6078      	str	r0, [r7, #4]
 800c648:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800c64a:	687b      	ldr	r3, [r7, #4]
 800c64c:	2b00      	cmp	r3, #0
 800c64e:	d10b      	bne.n	800c668 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 800c650:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c654:	f383 8811 	msr	BASEPRI, r3
 800c658:	f3bf 8f6f 	isb	sy
 800c65c:	f3bf 8f4f 	dsb	sy
 800c660:	613b      	str	r3, [r7, #16]
}
 800c662:	bf00      	nop
 800c664:	bf00      	nop
 800c666:	e7fd      	b.n	800c664 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800c668:	683b      	ldr	r3, [r7, #0]
 800c66a:	2b00      	cmp	r3, #0
 800c66c:	d10b      	bne.n	800c686 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 800c66e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c672:	f383 8811 	msr	BASEPRI, r3
 800c676:	f3bf 8f6f 	isb	sy
 800c67a:	f3bf 8f4f 	dsb	sy
 800c67e:	60fb      	str	r3, [r7, #12]
}
 800c680:	bf00      	nop
 800c682:	bf00      	nop
 800c684:	e7fd      	b.n	800c682 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 800c686:	f000 ff77 	bl	800d578 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800c68a:	4b1d      	ldr	r3, [pc, #116]	@ (800c700 <xTaskCheckForTimeOut+0xc0>)
 800c68c:	681b      	ldr	r3, [r3, #0]
 800c68e:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800c690:	687b      	ldr	r3, [r7, #4]
 800c692:	685b      	ldr	r3, [r3, #4]
 800c694:	69ba      	ldr	r2, [r7, #24]
 800c696:	1ad3      	subs	r3, r2, r3
 800c698:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800c69a:	683b      	ldr	r3, [r7, #0]
 800c69c:	681b      	ldr	r3, [r3, #0]
 800c69e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800c6a2:	d102      	bne.n	800c6aa <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800c6a4:	2300      	movs	r3, #0
 800c6a6:	61fb      	str	r3, [r7, #28]
 800c6a8:	e023      	b.n	800c6f2 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800c6aa:	687b      	ldr	r3, [r7, #4]
 800c6ac:	681a      	ldr	r2, [r3, #0]
 800c6ae:	4b15      	ldr	r3, [pc, #84]	@ (800c704 <xTaskCheckForTimeOut+0xc4>)
 800c6b0:	681b      	ldr	r3, [r3, #0]
 800c6b2:	429a      	cmp	r2, r3
 800c6b4:	d007      	beq.n	800c6c6 <xTaskCheckForTimeOut+0x86>
 800c6b6:	687b      	ldr	r3, [r7, #4]
 800c6b8:	685b      	ldr	r3, [r3, #4]
 800c6ba:	69ba      	ldr	r2, [r7, #24]
 800c6bc:	429a      	cmp	r2, r3
 800c6be:	d302      	bcc.n	800c6c6 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800c6c0:	2301      	movs	r3, #1
 800c6c2:	61fb      	str	r3, [r7, #28]
 800c6c4:	e015      	b.n	800c6f2 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800c6c6:	683b      	ldr	r3, [r7, #0]
 800c6c8:	681b      	ldr	r3, [r3, #0]
 800c6ca:	697a      	ldr	r2, [r7, #20]
 800c6cc:	429a      	cmp	r2, r3
 800c6ce:	d20b      	bcs.n	800c6e8 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800c6d0:	683b      	ldr	r3, [r7, #0]
 800c6d2:	681a      	ldr	r2, [r3, #0]
 800c6d4:	697b      	ldr	r3, [r7, #20]
 800c6d6:	1ad2      	subs	r2, r2, r3
 800c6d8:	683b      	ldr	r3, [r7, #0]
 800c6da:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800c6dc:	6878      	ldr	r0, [r7, #4]
 800c6de:	f7ff ff99 	bl	800c614 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800c6e2:	2300      	movs	r3, #0
 800c6e4:	61fb      	str	r3, [r7, #28]
 800c6e6:	e004      	b.n	800c6f2 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 800c6e8:	683b      	ldr	r3, [r7, #0]
 800c6ea:	2200      	movs	r2, #0
 800c6ec:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800c6ee:	2301      	movs	r3, #1
 800c6f0:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800c6f2:	f000 ff73 	bl	800d5dc <vPortExitCritical>

	return xReturn;
 800c6f6:	69fb      	ldr	r3, [r7, #28]
}
 800c6f8:	4618      	mov	r0, r3
 800c6fa:	3720      	adds	r7, #32
 800c6fc:	46bd      	mov	sp, r7
 800c6fe:	bd80      	pop	{r7, pc}
 800c700:	20001b94 	.word	0x20001b94
 800c704:	20001ba8 	.word	0x20001ba8

0800c708 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800c708:	b480      	push	{r7}
 800c70a:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800c70c:	4b03      	ldr	r3, [pc, #12]	@ (800c71c <vTaskMissedYield+0x14>)
 800c70e:	2201      	movs	r2, #1
 800c710:	601a      	str	r2, [r3, #0]
}
 800c712:	bf00      	nop
 800c714:	46bd      	mov	sp, r7
 800c716:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c71a:	4770      	bx	lr
 800c71c:	20001ba4 	.word	0x20001ba4

0800c720 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800c720:	b580      	push	{r7, lr}
 800c722:	b082      	sub	sp, #8
 800c724:	af00      	add	r7, sp, #0
 800c726:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800c728:	f000 f852 	bl	800c7d0 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800c72c:	4b06      	ldr	r3, [pc, #24]	@ (800c748 <prvIdleTask+0x28>)
 800c72e:	681b      	ldr	r3, [r3, #0]
 800c730:	2b01      	cmp	r3, #1
 800c732:	d9f9      	bls.n	800c728 <prvIdleTask+0x8>
			{
				taskYIELD();
 800c734:	4b05      	ldr	r3, [pc, #20]	@ (800c74c <prvIdleTask+0x2c>)
 800c736:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800c73a:	601a      	str	r2, [r3, #0]
 800c73c:	f3bf 8f4f 	dsb	sy
 800c740:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800c744:	e7f0      	b.n	800c728 <prvIdleTask+0x8>
 800c746:	bf00      	nop
 800c748:	200016c0 	.word	0x200016c0
 800c74c:	e000ed04 	.word	0xe000ed04

0800c750 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800c750:	b580      	push	{r7, lr}
 800c752:	b082      	sub	sp, #8
 800c754:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800c756:	2300      	movs	r3, #0
 800c758:	607b      	str	r3, [r7, #4]
 800c75a:	e00c      	b.n	800c776 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800c75c:	687a      	ldr	r2, [r7, #4]
 800c75e:	4613      	mov	r3, r2
 800c760:	009b      	lsls	r3, r3, #2
 800c762:	4413      	add	r3, r2
 800c764:	009b      	lsls	r3, r3, #2
 800c766:	4a12      	ldr	r2, [pc, #72]	@ (800c7b0 <prvInitialiseTaskLists+0x60>)
 800c768:	4413      	add	r3, r2
 800c76a:	4618      	mov	r0, r3
 800c76c:	f7fe fbb4 	bl	800aed8 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800c770:	687b      	ldr	r3, [r7, #4]
 800c772:	3301      	adds	r3, #1
 800c774:	607b      	str	r3, [r7, #4]
 800c776:	687b      	ldr	r3, [r7, #4]
 800c778:	2b37      	cmp	r3, #55	@ 0x37
 800c77a:	d9ef      	bls.n	800c75c <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800c77c:	480d      	ldr	r0, [pc, #52]	@ (800c7b4 <prvInitialiseTaskLists+0x64>)
 800c77e:	f7fe fbab 	bl	800aed8 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800c782:	480d      	ldr	r0, [pc, #52]	@ (800c7b8 <prvInitialiseTaskLists+0x68>)
 800c784:	f7fe fba8 	bl	800aed8 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800c788:	480c      	ldr	r0, [pc, #48]	@ (800c7bc <prvInitialiseTaskLists+0x6c>)
 800c78a:	f7fe fba5 	bl	800aed8 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800c78e:	480c      	ldr	r0, [pc, #48]	@ (800c7c0 <prvInitialiseTaskLists+0x70>)
 800c790:	f7fe fba2 	bl	800aed8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800c794:	480b      	ldr	r0, [pc, #44]	@ (800c7c4 <prvInitialiseTaskLists+0x74>)
 800c796:	f7fe fb9f 	bl	800aed8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800c79a:	4b0b      	ldr	r3, [pc, #44]	@ (800c7c8 <prvInitialiseTaskLists+0x78>)
 800c79c:	4a05      	ldr	r2, [pc, #20]	@ (800c7b4 <prvInitialiseTaskLists+0x64>)
 800c79e:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800c7a0:	4b0a      	ldr	r3, [pc, #40]	@ (800c7cc <prvInitialiseTaskLists+0x7c>)
 800c7a2:	4a05      	ldr	r2, [pc, #20]	@ (800c7b8 <prvInitialiseTaskLists+0x68>)
 800c7a4:	601a      	str	r2, [r3, #0]
}
 800c7a6:	bf00      	nop
 800c7a8:	3708      	adds	r7, #8
 800c7aa:	46bd      	mov	sp, r7
 800c7ac:	bd80      	pop	{r7, pc}
 800c7ae:	bf00      	nop
 800c7b0:	200016c0 	.word	0x200016c0
 800c7b4:	20001b20 	.word	0x20001b20
 800c7b8:	20001b34 	.word	0x20001b34
 800c7bc:	20001b50 	.word	0x20001b50
 800c7c0:	20001b64 	.word	0x20001b64
 800c7c4:	20001b7c 	.word	0x20001b7c
 800c7c8:	20001b48 	.word	0x20001b48
 800c7cc:	20001b4c 	.word	0x20001b4c

0800c7d0 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800c7d0:	b580      	push	{r7, lr}
 800c7d2:	b082      	sub	sp, #8
 800c7d4:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800c7d6:	e019      	b.n	800c80c <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800c7d8:	f000 fece 	bl	800d578 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c7dc:	4b10      	ldr	r3, [pc, #64]	@ (800c820 <prvCheckTasksWaitingTermination+0x50>)
 800c7de:	68db      	ldr	r3, [r3, #12]
 800c7e0:	68db      	ldr	r3, [r3, #12]
 800c7e2:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800c7e4:	687b      	ldr	r3, [r7, #4]
 800c7e6:	3304      	adds	r3, #4
 800c7e8:	4618      	mov	r0, r3
 800c7ea:	f7fe fbff 	bl	800afec <uxListRemove>
				--uxCurrentNumberOfTasks;
 800c7ee:	4b0d      	ldr	r3, [pc, #52]	@ (800c824 <prvCheckTasksWaitingTermination+0x54>)
 800c7f0:	681b      	ldr	r3, [r3, #0]
 800c7f2:	3b01      	subs	r3, #1
 800c7f4:	4a0b      	ldr	r2, [pc, #44]	@ (800c824 <prvCheckTasksWaitingTermination+0x54>)
 800c7f6:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800c7f8:	4b0b      	ldr	r3, [pc, #44]	@ (800c828 <prvCheckTasksWaitingTermination+0x58>)
 800c7fa:	681b      	ldr	r3, [r3, #0]
 800c7fc:	3b01      	subs	r3, #1
 800c7fe:	4a0a      	ldr	r2, [pc, #40]	@ (800c828 <prvCheckTasksWaitingTermination+0x58>)
 800c800:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800c802:	f000 feeb 	bl	800d5dc <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800c806:	6878      	ldr	r0, [r7, #4]
 800c808:	f000 f810 	bl	800c82c <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800c80c:	4b06      	ldr	r3, [pc, #24]	@ (800c828 <prvCheckTasksWaitingTermination+0x58>)
 800c80e:	681b      	ldr	r3, [r3, #0]
 800c810:	2b00      	cmp	r3, #0
 800c812:	d1e1      	bne.n	800c7d8 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800c814:	bf00      	nop
 800c816:	bf00      	nop
 800c818:	3708      	adds	r7, #8
 800c81a:	46bd      	mov	sp, r7
 800c81c:	bd80      	pop	{r7, pc}
 800c81e:	bf00      	nop
 800c820:	20001b64 	.word	0x20001b64
 800c824:	20001b90 	.word	0x20001b90
 800c828:	20001b78 	.word	0x20001b78

0800c82c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800c82c:	b580      	push	{r7, lr}
 800c82e:	b084      	sub	sp, #16
 800c830:	af00      	add	r7, sp, #0
 800c832:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800c834:	687b      	ldr	r3, [r7, #4]
 800c836:	3354      	adds	r3, #84	@ 0x54
 800c838:	4618      	mov	r0, r3
 800c83a:	f001 f9d5 	bl	800dbe8 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800c83e:	687b      	ldr	r3, [r7, #4]
 800c840:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800c844:	2b00      	cmp	r3, #0
 800c846:	d108      	bne.n	800c85a <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800c848:	687b      	ldr	r3, [r7, #4]
 800c84a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c84c:	4618      	mov	r0, r3
 800c84e:	f001 f883 	bl	800d958 <vPortFree>
				vPortFree( pxTCB );
 800c852:	6878      	ldr	r0, [r7, #4]
 800c854:	f001 f880 	bl	800d958 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800c858:	e019      	b.n	800c88e <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800c85a:	687b      	ldr	r3, [r7, #4]
 800c85c:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800c860:	2b01      	cmp	r3, #1
 800c862:	d103      	bne.n	800c86c <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 800c864:	6878      	ldr	r0, [r7, #4]
 800c866:	f001 f877 	bl	800d958 <vPortFree>
	}
 800c86a:	e010      	b.n	800c88e <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800c86c:	687b      	ldr	r3, [r7, #4]
 800c86e:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800c872:	2b02      	cmp	r3, #2
 800c874:	d00b      	beq.n	800c88e <prvDeleteTCB+0x62>
	__asm volatile
 800c876:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c87a:	f383 8811 	msr	BASEPRI, r3
 800c87e:	f3bf 8f6f 	isb	sy
 800c882:	f3bf 8f4f 	dsb	sy
 800c886:	60fb      	str	r3, [r7, #12]
}
 800c888:	bf00      	nop
 800c88a:	bf00      	nop
 800c88c:	e7fd      	b.n	800c88a <prvDeleteTCB+0x5e>
	}
 800c88e:	bf00      	nop
 800c890:	3710      	adds	r7, #16
 800c892:	46bd      	mov	sp, r7
 800c894:	bd80      	pop	{r7, pc}
	...

0800c898 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800c898:	b480      	push	{r7}
 800c89a:	b083      	sub	sp, #12
 800c89c:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800c89e:	4b0c      	ldr	r3, [pc, #48]	@ (800c8d0 <prvResetNextTaskUnblockTime+0x38>)
 800c8a0:	681b      	ldr	r3, [r3, #0]
 800c8a2:	681b      	ldr	r3, [r3, #0]
 800c8a4:	2b00      	cmp	r3, #0
 800c8a6:	d104      	bne.n	800c8b2 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800c8a8:	4b0a      	ldr	r3, [pc, #40]	@ (800c8d4 <prvResetNextTaskUnblockTime+0x3c>)
 800c8aa:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800c8ae:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800c8b0:	e008      	b.n	800c8c4 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c8b2:	4b07      	ldr	r3, [pc, #28]	@ (800c8d0 <prvResetNextTaskUnblockTime+0x38>)
 800c8b4:	681b      	ldr	r3, [r3, #0]
 800c8b6:	68db      	ldr	r3, [r3, #12]
 800c8b8:	68db      	ldr	r3, [r3, #12]
 800c8ba:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800c8bc:	687b      	ldr	r3, [r7, #4]
 800c8be:	685b      	ldr	r3, [r3, #4]
 800c8c0:	4a04      	ldr	r2, [pc, #16]	@ (800c8d4 <prvResetNextTaskUnblockTime+0x3c>)
 800c8c2:	6013      	str	r3, [r2, #0]
}
 800c8c4:	bf00      	nop
 800c8c6:	370c      	adds	r7, #12
 800c8c8:	46bd      	mov	sp, r7
 800c8ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c8ce:	4770      	bx	lr
 800c8d0:	20001b48 	.word	0x20001b48
 800c8d4:	20001bb0 	.word	0x20001bb0

0800c8d8 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800c8d8:	b480      	push	{r7}
 800c8da:	b083      	sub	sp, #12
 800c8dc:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800c8de:	4b0b      	ldr	r3, [pc, #44]	@ (800c90c <xTaskGetSchedulerState+0x34>)
 800c8e0:	681b      	ldr	r3, [r3, #0]
 800c8e2:	2b00      	cmp	r3, #0
 800c8e4:	d102      	bne.n	800c8ec <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800c8e6:	2301      	movs	r3, #1
 800c8e8:	607b      	str	r3, [r7, #4]
 800c8ea:	e008      	b.n	800c8fe <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800c8ec:	4b08      	ldr	r3, [pc, #32]	@ (800c910 <xTaskGetSchedulerState+0x38>)
 800c8ee:	681b      	ldr	r3, [r3, #0]
 800c8f0:	2b00      	cmp	r3, #0
 800c8f2:	d102      	bne.n	800c8fa <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800c8f4:	2302      	movs	r3, #2
 800c8f6:	607b      	str	r3, [r7, #4]
 800c8f8:	e001      	b.n	800c8fe <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800c8fa:	2300      	movs	r3, #0
 800c8fc:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800c8fe:	687b      	ldr	r3, [r7, #4]
	}
 800c900:	4618      	mov	r0, r3
 800c902:	370c      	adds	r7, #12
 800c904:	46bd      	mov	sp, r7
 800c906:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c90a:	4770      	bx	lr
 800c90c:	20001b9c 	.word	0x20001b9c
 800c910:	20001bb8 	.word	0x20001bb8

0800c914 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800c914:	b580      	push	{r7, lr}
 800c916:	b086      	sub	sp, #24
 800c918:	af00      	add	r7, sp, #0
 800c91a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800c91c:	687b      	ldr	r3, [r7, #4]
 800c91e:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800c920:	2300      	movs	r3, #0
 800c922:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800c924:	687b      	ldr	r3, [r7, #4]
 800c926:	2b00      	cmp	r3, #0
 800c928:	d058      	beq.n	800c9dc <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800c92a:	4b2f      	ldr	r3, [pc, #188]	@ (800c9e8 <xTaskPriorityDisinherit+0xd4>)
 800c92c:	681b      	ldr	r3, [r3, #0]
 800c92e:	693a      	ldr	r2, [r7, #16]
 800c930:	429a      	cmp	r2, r3
 800c932:	d00b      	beq.n	800c94c <xTaskPriorityDisinherit+0x38>
	__asm volatile
 800c934:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c938:	f383 8811 	msr	BASEPRI, r3
 800c93c:	f3bf 8f6f 	isb	sy
 800c940:	f3bf 8f4f 	dsb	sy
 800c944:	60fb      	str	r3, [r7, #12]
}
 800c946:	bf00      	nop
 800c948:	bf00      	nop
 800c94a:	e7fd      	b.n	800c948 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800c94c:	693b      	ldr	r3, [r7, #16]
 800c94e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800c950:	2b00      	cmp	r3, #0
 800c952:	d10b      	bne.n	800c96c <xTaskPriorityDisinherit+0x58>
	__asm volatile
 800c954:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c958:	f383 8811 	msr	BASEPRI, r3
 800c95c:	f3bf 8f6f 	isb	sy
 800c960:	f3bf 8f4f 	dsb	sy
 800c964:	60bb      	str	r3, [r7, #8]
}
 800c966:	bf00      	nop
 800c968:	bf00      	nop
 800c96a:	e7fd      	b.n	800c968 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 800c96c:	693b      	ldr	r3, [r7, #16]
 800c96e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800c970:	1e5a      	subs	r2, r3, #1
 800c972:	693b      	ldr	r3, [r7, #16]
 800c974:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800c976:	693b      	ldr	r3, [r7, #16]
 800c978:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c97a:	693b      	ldr	r3, [r7, #16]
 800c97c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800c97e:	429a      	cmp	r2, r3
 800c980:	d02c      	beq.n	800c9dc <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800c982:	693b      	ldr	r3, [r7, #16]
 800c984:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800c986:	2b00      	cmp	r3, #0
 800c988:	d128      	bne.n	800c9dc <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800c98a:	693b      	ldr	r3, [r7, #16]
 800c98c:	3304      	adds	r3, #4
 800c98e:	4618      	mov	r0, r3
 800c990:	f7fe fb2c 	bl	800afec <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800c994:	693b      	ldr	r3, [r7, #16]
 800c996:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800c998:	693b      	ldr	r3, [r7, #16]
 800c99a:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800c99c:	693b      	ldr	r3, [r7, #16]
 800c99e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c9a0:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800c9a4:	693b      	ldr	r3, [r7, #16]
 800c9a6:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800c9a8:	693b      	ldr	r3, [r7, #16]
 800c9aa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c9ac:	4b0f      	ldr	r3, [pc, #60]	@ (800c9ec <xTaskPriorityDisinherit+0xd8>)
 800c9ae:	681b      	ldr	r3, [r3, #0]
 800c9b0:	429a      	cmp	r2, r3
 800c9b2:	d903      	bls.n	800c9bc <xTaskPriorityDisinherit+0xa8>
 800c9b4:	693b      	ldr	r3, [r7, #16]
 800c9b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c9b8:	4a0c      	ldr	r2, [pc, #48]	@ (800c9ec <xTaskPriorityDisinherit+0xd8>)
 800c9ba:	6013      	str	r3, [r2, #0]
 800c9bc:	693b      	ldr	r3, [r7, #16]
 800c9be:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c9c0:	4613      	mov	r3, r2
 800c9c2:	009b      	lsls	r3, r3, #2
 800c9c4:	4413      	add	r3, r2
 800c9c6:	009b      	lsls	r3, r3, #2
 800c9c8:	4a09      	ldr	r2, [pc, #36]	@ (800c9f0 <xTaskPriorityDisinherit+0xdc>)
 800c9ca:	441a      	add	r2, r3
 800c9cc:	693b      	ldr	r3, [r7, #16]
 800c9ce:	3304      	adds	r3, #4
 800c9d0:	4619      	mov	r1, r3
 800c9d2:	4610      	mov	r0, r2
 800c9d4:	f7fe faad 	bl	800af32 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800c9d8:	2301      	movs	r3, #1
 800c9da:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800c9dc:	697b      	ldr	r3, [r7, #20]
	}
 800c9de:	4618      	mov	r0, r3
 800c9e0:	3718      	adds	r7, #24
 800c9e2:	46bd      	mov	sp, r7
 800c9e4:	bd80      	pop	{r7, pc}
 800c9e6:	bf00      	nop
 800c9e8:	200016bc 	.word	0x200016bc
 800c9ec:	20001b98 	.word	0x20001b98
 800c9f0:	200016c0 	.word	0x200016c0

0800c9f4 <ulTaskNotifyTake>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	uint32_t ulTaskNotifyTake( BaseType_t xClearCountOnExit, TickType_t xTicksToWait )
	{
 800c9f4:	b580      	push	{r7, lr}
 800c9f6:	b084      	sub	sp, #16
 800c9f8:	af00      	add	r7, sp, #0
 800c9fa:	6078      	str	r0, [r7, #4]
 800c9fc:	6039      	str	r1, [r7, #0]
	uint32_t ulReturn;

		taskENTER_CRITICAL();
 800c9fe:	f000 fdbb 	bl	800d578 <vPortEnterCritical>
		{
			/* Only block if the notification count is not already non-zero. */
			if( pxCurrentTCB->ulNotifiedValue == 0UL )
 800ca02:	4b20      	ldr	r3, [pc, #128]	@ (800ca84 <ulTaskNotifyTake+0x90>)
 800ca04:	681b      	ldr	r3, [r3, #0]
 800ca06:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800ca0a:	2b00      	cmp	r3, #0
 800ca0c:	d113      	bne.n	800ca36 <ulTaskNotifyTake+0x42>
			{
				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->ucNotifyState = taskWAITING_NOTIFICATION;
 800ca0e:	4b1d      	ldr	r3, [pc, #116]	@ (800ca84 <ulTaskNotifyTake+0x90>)
 800ca10:	681b      	ldr	r3, [r3, #0]
 800ca12:	2201      	movs	r2, #1
 800ca14:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4

				if( xTicksToWait > ( TickType_t ) 0 )
 800ca18:	683b      	ldr	r3, [r7, #0]
 800ca1a:	2b00      	cmp	r3, #0
 800ca1c:	d00b      	beq.n	800ca36 <ulTaskNotifyTake+0x42>
				{
					prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800ca1e:	2101      	movs	r1, #1
 800ca20:	6838      	ldr	r0, [r7, #0]
 800ca22:	f000 f8c9 	bl	800cbb8 <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
 800ca26:	4b18      	ldr	r3, [pc, #96]	@ (800ca88 <ulTaskNotifyTake+0x94>)
 800ca28:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800ca2c:	601a      	str	r2, [r3, #0]
 800ca2e:	f3bf 8f4f 	dsb	sy
 800ca32:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 800ca36:	f000 fdd1 	bl	800d5dc <vPortExitCritical>

		taskENTER_CRITICAL();
 800ca3a:	f000 fd9d 	bl	800d578 <vPortEnterCritical>
		{
			traceTASK_NOTIFY_TAKE();
			ulReturn = pxCurrentTCB->ulNotifiedValue;
 800ca3e:	4b11      	ldr	r3, [pc, #68]	@ (800ca84 <ulTaskNotifyTake+0x90>)
 800ca40:	681b      	ldr	r3, [r3, #0]
 800ca42:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800ca46:	60fb      	str	r3, [r7, #12]

			if( ulReturn != 0UL )
 800ca48:	68fb      	ldr	r3, [r7, #12]
 800ca4a:	2b00      	cmp	r3, #0
 800ca4c:	d00e      	beq.n	800ca6c <ulTaskNotifyTake+0x78>
			{
				if( xClearCountOnExit != pdFALSE )
 800ca4e:	687b      	ldr	r3, [r7, #4]
 800ca50:	2b00      	cmp	r3, #0
 800ca52:	d005      	beq.n	800ca60 <ulTaskNotifyTake+0x6c>
				{
					pxCurrentTCB->ulNotifiedValue = 0UL;
 800ca54:	4b0b      	ldr	r3, [pc, #44]	@ (800ca84 <ulTaskNotifyTake+0x90>)
 800ca56:	681b      	ldr	r3, [r3, #0]
 800ca58:	2200      	movs	r2, #0
 800ca5a:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
 800ca5e:	e005      	b.n	800ca6c <ulTaskNotifyTake+0x78>
				}
				else
				{
					pxCurrentTCB->ulNotifiedValue = ulReturn - ( uint32_t ) 1;
 800ca60:	4b08      	ldr	r3, [pc, #32]	@ (800ca84 <ulTaskNotifyTake+0x90>)
 800ca62:	681b      	ldr	r3, [r3, #0]
 800ca64:	68fa      	ldr	r2, [r7, #12]
 800ca66:	3a01      	subs	r2, #1
 800ca68:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			pxCurrentTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800ca6c:	4b05      	ldr	r3, [pc, #20]	@ (800ca84 <ulTaskNotifyTake+0x90>)
 800ca6e:	681b      	ldr	r3, [r3, #0]
 800ca70:	2200      	movs	r2, #0
 800ca72:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
		}
		taskEXIT_CRITICAL();
 800ca76:	f000 fdb1 	bl	800d5dc <vPortExitCritical>

		return ulReturn;
 800ca7a:	68fb      	ldr	r3, [r7, #12]
	}
 800ca7c:	4618      	mov	r0, r3
 800ca7e:	3710      	adds	r7, #16
 800ca80:	46bd      	mov	sp, r7
 800ca82:	bd80      	pop	{r7, pc}
 800ca84:	200016bc 	.word	0x200016bc
 800ca88:	e000ed04 	.word	0xe000ed04

0800ca8c <vTaskNotifyGiveFromISR>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	void vTaskNotifyGiveFromISR( TaskHandle_t xTaskToNotify, BaseType_t *pxHigherPriorityTaskWoken )
	{
 800ca8c:	b580      	push	{r7, lr}
 800ca8e:	b08a      	sub	sp, #40	@ 0x28
 800ca90:	af00      	add	r7, sp, #0
 800ca92:	6078      	str	r0, [r7, #4]
 800ca94:	6039      	str	r1, [r7, #0]
	TCB_t * pxTCB;
	uint8_t ucOriginalNotifyState;
	UBaseType_t uxSavedInterruptStatus;

		configASSERT( xTaskToNotify );
 800ca96:	687b      	ldr	r3, [r7, #4]
 800ca98:	2b00      	cmp	r3, #0
 800ca9a:	d10b      	bne.n	800cab4 <vTaskNotifyGiveFromISR+0x28>
	__asm volatile
 800ca9c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800caa0:	f383 8811 	msr	BASEPRI, r3
 800caa4:	f3bf 8f6f 	isb	sy
 800caa8:	f3bf 8f4f 	dsb	sy
 800caac:	61bb      	str	r3, [r7, #24]
}
 800caae:	bf00      	nop
 800cab0:	bf00      	nop
 800cab2:	e7fd      	b.n	800cab0 <vTaskNotifyGiveFromISR+0x24>
		below the maximum system call interrupt priority.  FreeRTOS maintains a
		separate interrupt safe API to ensure interrupt entry is as fast and as
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800cab4:	f000 fe40 	bl	800d738 <vPortValidateInterruptPriority>

		pxTCB = xTaskToNotify;
 800cab8:	687b      	ldr	r3, [r7, #4]
 800caba:	627b      	str	r3, [r7, #36]	@ 0x24
	__asm volatile
 800cabc:	f3ef 8211 	mrs	r2, BASEPRI
 800cac0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cac4:	f383 8811 	msr	BASEPRI, r3
 800cac8:	f3bf 8f6f 	isb	sy
 800cacc:	f3bf 8f4f 	dsb	sy
 800cad0:	617a      	str	r2, [r7, #20]
 800cad2:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 800cad4:	697b      	ldr	r3, [r7, #20]

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800cad6:	623b      	str	r3, [r7, #32]
		{
			ucOriginalNotifyState = pxTCB->ucNotifyState;
 800cad8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cada:	f893 30a4 	ldrb.w	r3, [r3, #164]	@ 0xa4
 800cade:	77fb      	strb	r3, [r7, #31]
			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 800cae0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cae2:	2202      	movs	r2, #2
 800cae4:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4

			/* 'Giving' is equivalent to incrementing a count in a counting
			semaphore. */
			( pxTCB->ulNotifiedValue )++;
 800cae8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800caea:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800caee:	1c5a      	adds	r2, r3, #1
 800caf0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800caf2:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0

			traceTASK_NOTIFY_GIVE_FROM_ISR();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 800caf6:	7ffb      	ldrb	r3, [r7, #31]
 800caf8:	2b01      	cmp	r3, #1
 800cafa:	d147      	bne.n	800cb8c <vTaskNotifyGiveFromISR+0x100>
			{
				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 800cafc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cafe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800cb00:	2b00      	cmp	r3, #0
 800cb02:	d00b      	beq.n	800cb1c <vTaskNotifyGiveFromISR+0x90>
	__asm volatile
 800cb04:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cb08:	f383 8811 	msr	BASEPRI, r3
 800cb0c:	f3bf 8f6f 	isb	sy
 800cb10:	f3bf 8f4f 	dsb	sy
 800cb14:	60fb      	str	r3, [r7, #12]
}
 800cb16:	bf00      	nop
 800cb18:	bf00      	nop
 800cb1a:	e7fd      	b.n	800cb18 <vTaskNotifyGiveFromISR+0x8c>

				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800cb1c:	4b20      	ldr	r3, [pc, #128]	@ (800cba0 <vTaskNotifyGiveFromISR+0x114>)
 800cb1e:	681b      	ldr	r3, [r3, #0]
 800cb20:	2b00      	cmp	r3, #0
 800cb22:	d11d      	bne.n	800cb60 <vTaskNotifyGiveFromISR+0xd4>
				{
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800cb24:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cb26:	3304      	adds	r3, #4
 800cb28:	4618      	mov	r0, r3
 800cb2a:	f7fe fa5f 	bl	800afec <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800cb2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cb30:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800cb32:	4b1c      	ldr	r3, [pc, #112]	@ (800cba4 <vTaskNotifyGiveFromISR+0x118>)
 800cb34:	681b      	ldr	r3, [r3, #0]
 800cb36:	429a      	cmp	r2, r3
 800cb38:	d903      	bls.n	800cb42 <vTaskNotifyGiveFromISR+0xb6>
 800cb3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cb3c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cb3e:	4a19      	ldr	r2, [pc, #100]	@ (800cba4 <vTaskNotifyGiveFromISR+0x118>)
 800cb40:	6013      	str	r3, [r2, #0]
 800cb42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cb44:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800cb46:	4613      	mov	r3, r2
 800cb48:	009b      	lsls	r3, r3, #2
 800cb4a:	4413      	add	r3, r2
 800cb4c:	009b      	lsls	r3, r3, #2
 800cb4e:	4a16      	ldr	r2, [pc, #88]	@ (800cba8 <vTaskNotifyGiveFromISR+0x11c>)
 800cb50:	441a      	add	r2, r3
 800cb52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cb54:	3304      	adds	r3, #4
 800cb56:	4619      	mov	r1, r3
 800cb58:	4610      	mov	r0, r2
 800cb5a:	f7fe f9ea 	bl	800af32 <vListInsertEnd>
 800cb5e:	e005      	b.n	800cb6c <vTaskNotifyGiveFromISR+0xe0>
				}
				else
				{
					/* The delayed and ready lists cannot be accessed, so hold
					this task pending until the scheduler is resumed. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 800cb60:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cb62:	3318      	adds	r3, #24
 800cb64:	4619      	mov	r1, r3
 800cb66:	4811      	ldr	r0, [pc, #68]	@ (800cbac <vTaskNotifyGiveFromISR+0x120>)
 800cb68:	f7fe f9e3 	bl	800af32 <vListInsertEnd>
				}

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 800cb6c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cb6e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800cb70:	4b0f      	ldr	r3, [pc, #60]	@ (800cbb0 <vTaskNotifyGiveFromISR+0x124>)
 800cb72:	681b      	ldr	r3, [r3, #0]
 800cb74:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cb76:	429a      	cmp	r2, r3
 800cb78:	d908      	bls.n	800cb8c <vTaskNotifyGiveFromISR+0x100>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					if( pxHigherPriorityTaskWoken != NULL )
 800cb7a:	683b      	ldr	r3, [r7, #0]
 800cb7c:	2b00      	cmp	r3, #0
 800cb7e:	d002      	beq.n	800cb86 <vTaskNotifyGiveFromISR+0xfa>
					{
						*pxHigherPriorityTaskWoken = pdTRUE;
 800cb80:	683b      	ldr	r3, [r7, #0]
 800cb82:	2201      	movs	r2, #1
 800cb84:	601a      	str	r2, [r3, #0]
					}

					/* Mark that a yield is pending in case the user is not
					using the "xHigherPriorityTaskWoken" parameter in an ISR
					safe FreeRTOS function. */
					xYieldPending = pdTRUE;
 800cb86:	4b0b      	ldr	r3, [pc, #44]	@ (800cbb4 <vTaskNotifyGiveFromISR+0x128>)
 800cb88:	2201      	movs	r2, #1
 800cb8a:	601a      	str	r2, [r3, #0]
 800cb8c:	6a3b      	ldr	r3, [r7, #32]
 800cb8e:	60bb      	str	r3, [r7, #8]
	__asm volatile
 800cb90:	68bb      	ldr	r3, [r7, #8]
 800cb92:	f383 8811 	msr	BASEPRI, r3
}
 800cb96:	bf00      	nop
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
	}
 800cb98:	bf00      	nop
 800cb9a:	3728      	adds	r7, #40	@ 0x28
 800cb9c:	46bd      	mov	sp, r7
 800cb9e:	bd80      	pop	{r7, pc}
 800cba0:	20001bb8 	.word	0x20001bb8
 800cba4:	20001b98 	.word	0x20001b98
 800cba8:	200016c0 	.word	0x200016c0
 800cbac:	20001b50 	.word	0x20001b50
 800cbb0:	200016bc 	.word	0x200016bc
 800cbb4:	20001ba4 	.word	0x20001ba4

0800cbb8 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800cbb8:	b580      	push	{r7, lr}
 800cbba:	b084      	sub	sp, #16
 800cbbc:	af00      	add	r7, sp, #0
 800cbbe:	6078      	str	r0, [r7, #4]
 800cbc0:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800cbc2:	4b21      	ldr	r3, [pc, #132]	@ (800cc48 <prvAddCurrentTaskToDelayedList+0x90>)
 800cbc4:	681b      	ldr	r3, [r3, #0]
 800cbc6:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800cbc8:	4b20      	ldr	r3, [pc, #128]	@ (800cc4c <prvAddCurrentTaskToDelayedList+0x94>)
 800cbca:	681b      	ldr	r3, [r3, #0]
 800cbcc:	3304      	adds	r3, #4
 800cbce:	4618      	mov	r0, r3
 800cbd0:	f7fe fa0c 	bl	800afec <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800cbd4:	687b      	ldr	r3, [r7, #4]
 800cbd6:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800cbda:	d10a      	bne.n	800cbf2 <prvAddCurrentTaskToDelayedList+0x3a>
 800cbdc:	683b      	ldr	r3, [r7, #0]
 800cbde:	2b00      	cmp	r3, #0
 800cbe0:	d007      	beq.n	800cbf2 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800cbe2:	4b1a      	ldr	r3, [pc, #104]	@ (800cc4c <prvAddCurrentTaskToDelayedList+0x94>)
 800cbe4:	681b      	ldr	r3, [r3, #0]
 800cbe6:	3304      	adds	r3, #4
 800cbe8:	4619      	mov	r1, r3
 800cbea:	4819      	ldr	r0, [pc, #100]	@ (800cc50 <prvAddCurrentTaskToDelayedList+0x98>)
 800cbec:	f7fe f9a1 	bl	800af32 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800cbf0:	e026      	b.n	800cc40 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800cbf2:	68fa      	ldr	r2, [r7, #12]
 800cbf4:	687b      	ldr	r3, [r7, #4]
 800cbf6:	4413      	add	r3, r2
 800cbf8:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800cbfa:	4b14      	ldr	r3, [pc, #80]	@ (800cc4c <prvAddCurrentTaskToDelayedList+0x94>)
 800cbfc:	681b      	ldr	r3, [r3, #0]
 800cbfe:	68ba      	ldr	r2, [r7, #8]
 800cc00:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800cc02:	68ba      	ldr	r2, [r7, #8]
 800cc04:	68fb      	ldr	r3, [r7, #12]
 800cc06:	429a      	cmp	r2, r3
 800cc08:	d209      	bcs.n	800cc1e <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800cc0a:	4b12      	ldr	r3, [pc, #72]	@ (800cc54 <prvAddCurrentTaskToDelayedList+0x9c>)
 800cc0c:	681a      	ldr	r2, [r3, #0]
 800cc0e:	4b0f      	ldr	r3, [pc, #60]	@ (800cc4c <prvAddCurrentTaskToDelayedList+0x94>)
 800cc10:	681b      	ldr	r3, [r3, #0]
 800cc12:	3304      	adds	r3, #4
 800cc14:	4619      	mov	r1, r3
 800cc16:	4610      	mov	r0, r2
 800cc18:	f7fe f9af 	bl	800af7a <vListInsert>
}
 800cc1c:	e010      	b.n	800cc40 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800cc1e:	4b0e      	ldr	r3, [pc, #56]	@ (800cc58 <prvAddCurrentTaskToDelayedList+0xa0>)
 800cc20:	681a      	ldr	r2, [r3, #0]
 800cc22:	4b0a      	ldr	r3, [pc, #40]	@ (800cc4c <prvAddCurrentTaskToDelayedList+0x94>)
 800cc24:	681b      	ldr	r3, [r3, #0]
 800cc26:	3304      	adds	r3, #4
 800cc28:	4619      	mov	r1, r3
 800cc2a:	4610      	mov	r0, r2
 800cc2c:	f7fe f9a5 	bl	800af7a <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800cc30:	4b0a      	ldr	r3, [pc, #40]	@ (800cc5c <prvAddCurrentTaskToDelayedList+0xa4>)
 800cc32:	681b      	ldr	r3, [r3, #0]
 800cc34:	68ba      	ldr	r2, [r7, #8]
 800cc36:	429a      	cmp	r2, r3
 800cc38:	d202      	bcs.n	800cc40 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800cc3a:	4a08      	ldr	r2, [pc, #32]	@ (800cc5c <prvAddCurrentTaskToDelayedList+0xa4>)
 800cc3c:	68bb      	ldr	r3, [r7, #8]
 800cc3e:	6013      	str	r3, [r2, #0]
}
 800cc40:	bf00      	nop
 800cc42:	3710      	adds	r7, #16
 800cc44:	46bd      	mov	sp, r7
 800cc46:	bd80      	pop	{r7, pc}
 800cc48:	20001b94 	.word	0x20001b94
 800cc4c:	200016bc 	.word	0x200016bc
 800cc50:	20001b7c 	.word	0x20001b7c
 800cc54:	20001b4c 	.word	0x20001b4c
 800cc58:	20001b48 	.word	0x20001b48
 800cc5c:	20001bb0 	.word	0x20001bb0

0800cc60 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800cc60:	b580      	push	{r7, lr}
 800cc62:	b08a      	sub	sp, #40	@ 0x28
 800cc64:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800cc66:	2300      	movs	r3, #0
 800cc68:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800cc6a:	f000 fb13 	bl	800d294 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800cc6e:	4b1d      	ldr	r3, [pc, #116]	@ (800cce4 <xTimerCreateTimerTask+0x84>)
 800cc70:	681b      	ldr	r3, [r3, #0]
 800cc72:	2b00      	cmp	r3, #0
 800cc74:	d021      	beq.n	800ccba <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800cc76:	2300      	movs	r3, #0
 800cc78:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800cc7a:	2300      	movs	r3, #0
 800cc7c:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800cc7e:	1d3a      	adds	r2, r7, #4
 800cc80:	f107 0108 	add.w	r1, r7, #8
 800cc84:	f107 030c 	add.w	r3, r7, #12
 800cc88:	4618      	mov	r0, r3
 800cc8a:	f7fe f90b 	bl	800aea4 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800cc8e:	6879      	ldr	r1, [r7, #4]
 800cc90:	68bb      	ldr	r3, [r7, #8]
 800cc92:	68fa      	ldr	r2, [r7, #12]
 800cc94:	9202      	str	r2, [sp, #8]
 800cc96:	9301      	str	r3, [sp, #4]
 800cc98:	2302      	movs	r3, #2
 800cc9a:	9300      	str	r3, [sp, #0]
 800cc9c:	2300      	movs	r3, #0
 800cc9e:	460a      	mov	r2, r1
 800cca0:	4911      	ldr	r1, [pc, #68]	@ (800cce8 <xTimerCreateTimerTask+0x88>)
 800cca2:	4812      	ldr	r0, [pc, #72]	@ (800ccec <xTimerCreateTimerTask+0x8c>)
 800cca4:	f7fe fec6 	bl	800ba34 <xTaskCreateStatic>
 800cca8:	4603      	mov	r3, r0
 800ccaa:	4a11      	ldr	r2, [pc, #68]	@ (800ccf0 <xTimerCreateTimerTask+0x90>)
 800ccac:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800ccae:	4b10      	ldr	r3, [pc, #64]	@ (800ccf0 <xTimerCreateTimerTask+0x90>)
 800ccb0:	681b      	ldr	r3, [r3, #0]
 800ccb2:	2b00      	cmp	r3, #0
 800ccb4:	d001      	beq.n	800ccba <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800ccb6:	2301      	movs	r3, #1
 800ccb8:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800ccba:	697b      	ldr	r3, [r7, #20]
 800ccbc:	2b00      	cmp	r3, #0
 800ccbe:	d10b      	bne.n	800ccd8 <xTimerCreateTimerTask+0x78>
	__asm volatile
 800ccc0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ccc4:	f383 8811 	msr	BASEPRI, r3
 800ccc8:	f3bf 8f6f 	isb	sy
 800cccc:	f3bf 8f4f 	dsb	sy
 800ccd0:	613b      	str	r3, [r7, #16]
}
 800ccd2:	bf00      	nop
 800ccd4:	bf00      	nop
 800ccd6:	e7fd      	b.n	800ccd4 <xTimerCreateTimerTask+0x74>
	return xReturn;
 800ccd8:	697b      	ldr	r3, [r7, #20]
}
 800ccda:	4618      	mov	r0, r3
 800ccdc:	3718      	adds	r7, #24
 800ccde:	46bd      	mov	sp, r7
 800cce0:	bd80      	pop	{r7, pc}
 800cce2:	bf00      	nop
 800cce4:	20001bec 	.word	0x20001bec
 800cce8:	0800e60c 	.word	0x0800e60c
 800ccec:	0800ce2d 	.word	0x0800ce2d
 800ccf0:	20001bf0 	.word	0x20001bf0

0800ccf4 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800ccf4:	b580      	push	{r7, lr}
 800ccf6:	b08a      	sub	sp, #40	@ 0x28
 800ccf8:	af00      	add	r7, sp, #0
 800ccfa:	60f8      	str	r0, [r7, #12]
 800ccfc:	60b9      	str	r1, [r7, #8]
 800ccfe:	607a      	str	r2, [r7, #4]
 800cd00:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800cd02:	2300      	movs	r3, #0
 800cd04:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800cd06:	68fb      	ldr	r3, [r7, #12]
 800cd08:	2b00      	cmp	r3, #0
 800cd0a:	d10b      	bne.n	800cd24 <xTimerGenericCommand+0x30>
	__asm volatile
 800cd0c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cd10:	f383 8811 	msr	BASEPRI, r3
 800cd14:	f3bf 8f6f 	isb	sy
 800cd18:	f3bf 8f4f 	dsb	sy
 800cd1c:	623b      	str	r3, [r7, #32]
}
 800cd1e:	bf00      	nop
 800cd20:	bf00      	nop
 800cd22:	e7fd      	b.n	800cd20 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800cd24:	4b19      	ldr	r3, [pc, #100]	@ (800cd8c <xTimerGenericCommand+0x98>)
 800cd26:	681b      	ldr	r3, [r3, #0]
 800cd28:	2b00      	cmp	r3, #0
 800cd2a:	d02a      	beq.n	800cd82 <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800cd2c:	68bb      	ldr	r3, [r7, #8]
 800cd2e:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800cd30:	687b      	ldr	r3, [r7, #4]
 800cd32:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800cd34:	68fb      	ldr	r3, [r7, #12]
 800cd36:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800cd38:	68bb      	ldr	r3, [r7, #8]
 800cd3a:	2b05      	cmp	r3, #5
 800cd3c:	dc18      	bgt.n	800cd70 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800cd3e:	f7ff fdcb 	bl	800c8d8 <xTaskGetSchedulerState>
 800cd42:	4603      	mov	r3, r0
 800cd44:	2b02      	cmp	r3, #2
 800cd46:	d109      	bne.n	800cd5c <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800cd48:	4b10      	ldr	r3, [pc, #64]	@ (800cd8c <xTimerGenericCommand+0x98>)
 800cd4a:	6818      	ldr	r0, [r3, #0]
 800cd4c:	f107 0110 	add.w	r1, r7, #16
 800cd50:	2300      	movs	r3, #0
 800cd52:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800cd54:	f7fe fa7e 	bl	800b254 <xQueueGenericSend>
 800cd58:	6278      	str	r0, [r7, #36]	@ 0x24
 800cd5a:	e012      	b.n	800cd82 <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800cd5c:	4b0b      	ldr	r3, [pc, #44]	@ (800cd8c <xTimerGenericCommand+0x98>)
 800cd5e:	6818      	ldr	r0, [r3, #0]
 800cd60:	f107 0110 	add.w	r1, r7, #16
 800cd64:	2300      	movs	r3, #0
 800cd66:	2200      	movs	r2, #0
 800cd68:	f7fe fa74 	bl	800b254 <xQueueGenericSend>
 800cd6c:	6278      	str	r0, [r7, #36]	@ 0x24
 800cd6e:	e008      	b.n	800cd82 <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800cd70:	4b06      	ldr	r3, [pc, #24]	@ (800cd8c <xTimerGenericCommand+0x98>)
 800cd72:	6818      	ldr	r0, [r3, #0]
 800cd74:	f107 0110 	add.w	r1, r7, #16
 800cd78:	2300      	movs	r3, #0
 800cd7a:	683a      	ldr	r2, [r7, #0]
 800cd7c:	f7fe fb6c 	bl	800b458 <xQueueGenericSendFromISR>
 800cd80:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800cd82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800cd84:	4618      	mov	r0, r3
 800cd86:	3728      	adds	r7, #40	@ 0x28
 800cd88:	46bd      	mov	sp, r7
 800cd8a:	bd80      	pop	{r7, pc}
 800cd8c:	20001bec 	.word	0x20001bec

0800cd90 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800cd90:	b580      	push	{r7, lr}
 800cd92:	b088      	sub	sp, #32
 800cd94:	af02      	add	r7, sp, #8
 800cd96:	6078      	str	r0, [r7, #4]
 800cd98:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800cd9a:	4b23      	ldr	r3, [pc, #140]	@ (800ce28 <prvProcessExpiredTimer+0x98>)
 800cd9c:	681b      	ldr	r3, [r3, #0]
 800cd9e:	68db      	ldr	r3, [r3, #12]
 800cda0:	68db      	ldr	r3, [r3, #12]
 800cda2:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800cda4:	697b      	ldr	r3, [r7, #20]
 800cda6:	3304      	adds	r3, #4
 800cda8:	4618      	mov	r0, r3
 800cdaa:	f7fe f91f 	bl	800afec <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800cdae:	697b      	ldr	r3, [r7, #20]
 800cdb0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800cdb4:	f003 0304 	and.w	r3, r3, #4
 800cdb8:	2b00      	cmp	r3, #0
 800cdba:	d023      	beq.n	800ce04 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800cdbc:	697b      	ldr	r3, [r7, #20]
 800cdbe:	699a      	ldr	r2, [r3, #24]
 800cdc0:	687b      	ldr	r3, [r7, #4]
 800cdc2:	18d1      	adds	r1, r2, r3
 800cdc4:	687b      	ldr	r3, [r7, #4]
 800cdc6:	683a      	ldr	r2, [r7, #0]
 800cdc8:	6978      	ldr	r0, [r7, #20]
 800cdca:	f000 f8d5 	bl	800cf78 <prvInsertTimerInActiveList>
 800cdce:	4603      	mov	r3, r0
 800cdd0:	2b00      	cmp	r3, #0
 800cdd2:	d020      	beq.n	800ce16 <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800cdd4:	2300      	movs	r3, #0
 800cdd6:	9300      	str	r3, [sp, #0]
 800cdd8:	2300      	movs	r3, #0
 800cdda:	687a      	ldr	r2, [r7, #4]
 800cddc:	2100      	movs	r1, #0
 800cdde:	6978      	ldr	r0, [r7, #20]
 800cde0:	f7ff ff88 	bl	800ccf4 <xTimerGenericCommand>
 800cde4:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800cde6:	693b      	ldr	r3, [r7, #16]
 800cde8:	2b00      	cmp	r3, #0
 800cdea:	d114      	bne.n	800ce16 <prvProcessExpiredTimer+0x86>
	__asm volatile
 800cdec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cdf0:	f383 8811 	msr	BASEPRI, r3
 800cdf4:	f3bf 8f6f 	isb	sy
 800cdf8:	f3bf 8f4f 	dsb	sy
 800cdfc:	60fb      	str	r3, [r7, #12]
}
 800cdfe:	bf00      	nop
 800ce00:	bf00      	nop
 800ce02:	e7fd      	b.n	800ce00 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800ce04:	697b      	ldr	r3, [r7, #20]
 800ce06:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800ce0a:	f023 0301 	bic.w	r3, r3, #1
 800ce0e:	b2da      	uxtb	r2, r3
 800ce10:	697b      	ldr	r3, [r7, #20]
 800ce12:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800ce16:	697b      	ldr	r3, [r7, #20]
 800ce18:	6a1b      	ldr	r3, [r3, #32]
 800ce1a:	6978      	ldr	r0, [r7, #20]
 800ce1c:	4798      	blx	r3
}
 800ce1e:	bf00      	nop
 800ce20:	3718      	adds	r7, #24
 800ce22:	46bd      	mov	sp, r7
 800ce24:	bd80      	pop	{r7, pc}
 800ce26:	bf00      	nop
 800ce28:	20001be4 	.word	0x20001be4

0800ce2c <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800ce2c:	b580      	push	{r7, lr}
 800ce2e:	b084      	sub	sp, #16
 800ce30:	af00      	add	r7, sp, #0
 800ce32:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800ce34:	f107 0308 	add.w	r3, r7, #8
 800ce38:	4618      	mov	r0, r3
 800ce3a:	f000 f859 	bl	800cef0 <prvGetNextExpireTime>
 800ce3e:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800ce40:	68bb      	ldr	r3, [r7, #8]
 800ce42:	4619      	mov	r1, r3
 800ce44:	68f8      	ldr	r0, [r7, #12]
 800ce46:	f000 f805 	bl	800ce54 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800ce4a:	f000 f8d7 	bl	800cffc <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800ce4e:	bf00      	nop
 800ce50:	e7f0      	b.n	800ce34 <prvTimerTask+0x8>
	...

0800ce54 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800ce54:	b580      	push	{r7, lr}
 800ce56:	b084      	sub	sp, #16
 800ce58:	af00      	add	r7, sp, #0
 800ce5a:	6078      	str	r0, [r7, #4]
 800ce5c:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800ce5e:	f7ff f84d 	bl	800befc <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800ce62:	f107 0308 	add.w	r3, r7, #8
 800ce66:	4618      	mov	r0, r3
 800ce68:	f000 f866 	bl	800cf38 <prvSampleTimeNow>
 800ce6c:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800ce6e:	68bb      	ldr	r3, [r7, #8]
 800ce70:	2b00      	cmp	r3, #0
 800ce72:	d130      	bne.n	800ced6 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800ce74:	683b      	ldr	r3, [r7, #0]
 800ce76:	2b00      	cmp	r3, #0
 800ce78:	d10a      	bne.n	800ce90 <prvProcessTimerOrBlockTask+0x3c>
 800ce7a:	687a      	ldr	r2, [r7, #4]
 800ce7c:	68fb      	ldr	r3, [r7, #12]
 800ce7e:	429a      	cmp	r2, r3
 800ce80:	d806      	bhi.n	800ce90 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800ce82:	f7ff f849 	bl	800bf18 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800ce86:	68f9      	ldr	r1, [r7, #12]
 800ce88:	6878      	ldr	r0, [r7, #4]
 800ce8a:	f7ff ff81 	bl	800cd90 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800ce8e:	e024      	b.n	800ceda <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800ce90:	683b      	ldr	r3, [r7, #0]
 800ce92:	2b00      	cmp	r3, #0
 800ce94:	d008      	beq.n	800cea8 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800ce96:	4b13      	ldr	r3, [pc, #76]	@ (800cee4 <prvProcessTimerOrBlockTask+0x90>)
 800ce98:	681b      	ldr	r3, [r3, #0]
 800ce9a:	681b      	ldr	r3, [r3, #0]
 800ce9c:	2b00      	cmp	r3, #0
 800ce9e:	d101      	bne.n	800cea4 <prvProcessTimerOrBlockTask+0x50>
 800cea0:	2301      	movs	r3, #1
 800cea2:	e000      	b.n	800cea6 <prvProcessTimerOrBlockTask+0x52>
 800cea4:	2300      	movs	r3, #0
 800cea6:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800cea8:	4b0f      	ldr	r3, [pc, #60]	@ (800cee8 <prvProcessTimerOrBlockTask+0x94>)
 800ceaa:	6818      	ldr	r0, [r3, #0]
 800ceac:	687a      	ldr	r2, [r7, #4]
 800ceae:	68fb      	ldr	r3, [r7, #12]
 800ceb0:	1ad3      	subs	r3, r2, r3
 800ceb2:	683a      	ldr	r2, [r7, #0]
 800ceb4:	4619      	mov	r1, r3
 800ceb6:	f7fe fd89 	bl	800b9cc <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800ceba:	f7ff f82d 	bl	800bf18 <xTaskResumeAll>
 800cebe:	4603      	mov	r3, r0
 800cec0:	2b00      	cmp	r3, #0
 800cec2:	d10a      	bne.n	800ceda <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800cec4:	4b09      	ldr	r3, [pc, #36]	@ (800ceec <prvProcessTimerOrBlockTask+0x98>)
 800cec6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800ceca:	601a      	str	r2, [r3, #0]
 800cecc:	f3bf 8f4f 	dsb	sy
 800ced0:	f3bf 8f6f 	isb	sy
}
 800ced4:	e001      	b.n	800ceda <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800ced6:	f7ff f81f 	bl	800bf18 <xTaskResumeAll>
}
 800ceda:	bf00      	nop
 800cedc:	3710      	adds	r7, #16
 800cede:	46bd      	mov	sp, r7
 800cee0:	bd80      	pop	{r7, pc}
 800cee2:	bf00      	nop
 800cee4:	20001be8 	.word	0x20001be8
 800cee8:	20001bec 	.word	0x20001bec
 800ceec:	e000ed04 	.word	0xe000ed04

0800cef0 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800cef0:	b480      	push	{r7}
 800cef2:	b085      	sub	sp, #20
 800cef4:	af00      	add	r7, sp, #0
 800cef6:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800cef8:	4b0e      	ldr	r3, [pc, #56]	@ (800cf34 <prvGetNextExpireTime+0x44>)
 800cefa:	681b      	ldr	r3, [r3, #0]
 800cefc:	681b      	ldr	r3, [r3, #0]
 800cefe:	2b00      	cmp	r3, #0
 800cf00:	d101      	bne.n	800cf06 <prvGetNextExpireTime+0x16>
 800cf02:	2201      	movs	r2, #1
 800cf04:	e000      	b.n	800cf08 <prvGetNextExpireTime+0x18>
 800cf06:	2200      	movs	r2, #0
 800cf08:	687b      	ldr	r3, [r7, #4]
 800cf0a:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800cf0c:	687b      	ldr	r3, [r7, #4]
 800cf0e:	681b      	ldr	r3, [r3, #0]
 800cf10:	2b00      	cmp	r3, #0
 800cf12:	d105      	bne.n	800cf20 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800cf14:	4b07      	ldr	r3, [pc, #28]	@ (800cf34 <prvGetNextExpireTime+0x44>)
 800cf16:	681b      	ldr	r3, [r3, #0]
 800cf18:	68db      	ldr	r3, [r3, #12]
 800cf1a:	681b      	ldr	r3, [r3, #0]
 800cf1c:	60fb      	str	r3, [r7, #12]
 800cf1e:	e001      	b.n	800cf24 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800cf20:	2300      	movs	r3, #0
 800cf22:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800cf24:	68fb      	ldr	r3, [r7, #12]
}
 800cf26:	4618      	mov	r0, r3
 800cf28:	3714      	adds	r7, #20
 800cf2a:	46bd      	mov	sp, r7
 800cf2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf30:	4770      	bx	lr
 800cf32:	bf00      	nop
 800cf34:	20001be4 	.word	0x20001be4

0800cf38 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800cf38:	b580      	push	{r7, lr}
 800cf3a:	b084      	sub	sp, #16
 800cf3c:	af00      	add	r7, sp, #0
 800cf3e:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800cf40:	f7ff f888 	bl	800c054 <xTaskGetTickCount>
 800cf44:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800cf46:	4b0b      	ldr	r3, [pc, #44]	@ (800cf74 <prvSampleTimeNow+0x3c>)
 800cf48:	681b      	ldr	r3, [r3, #0]
 800cf4a:	68fa      	ldr	r2, [r7, #12]
 800cf4c:	429a      	cmp	r2, r3
 800cf4e:	d205      	bcs.n	800cf5c <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800cf50:	f000 f93a 	bl	800d1c8 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800cf54:	687b      	ldr	r3, [r7, #4]
 800cf56:	2201      	movs	r2, #1
 800cf58:	601a      	str	r2, [r3, #0]
 800cf5a:	e002      	b.n	800cf62 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800cf5c:	687b      	ldr	r3, [r7, #4]
 800cf5e:	2200      	movs	r2, #0
 800cf60:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800cf62:	4a04      	ldr	r2, [pc, #16]	@ (800cf74 <prvSampleTimeNow+0x3c>)
 800cf64:	68fb      	ldr	r3, [r7, #12]
 800cf66:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800cf68:	68fb      	ldr	r3, [r7, #12]
}
 800cf6a:	4618      	mov	r0, r3
 800cf6c:	3710      	adds	r7, #16
 800cf6e:	46bd      	mov	sp, r7
 800cf70:	bd80      	pop	{r7, pc}
 800cf72:	bf00      	nop
 800cf74:	20001bf4 	.word	0x20001bf4

0800cf78 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800cf78:	b580      	push	{r7, lr}
 800cf7a:	b086      	sub	sp, #24
 800cf7c:	af00      	add	r7, sp, #0
 800cf7e:	60f8      	str	r0, [r7, #12]
 800cf80:	60b9      	str	r1, [r7, #8]
 800cf82:	607a      	str	r2, [r7, #4]
 800cf84:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800cf86:	2300      	movs	r3, #0
 800cf88:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800cf8a:	68fb      	ldr	r3, [r7, #12]
 800cf8c:	68ba      	ldr	r2, [r7, #8]
 800cf8e:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800cf90:	68fb      	ldr	r3, [r7, #12]
 800cf92:	68fa      	ldr	r2, [r7, #12]
 800cf94:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800cf96:	68ba      	ldr	r2, [r7, #8]
 800cf98:	687b      	ldr	r3, [r7, #4]
 800cf9a:	429a      	cmp	r2, r3
 800cf9c:	d812      	bhi.n	800cfc4 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800cf9e:	687a      	ldr	r2, [r7, #4]
 800cfa0:	683b      	ldr	r3, [r7, #0]
 800cfa2:	1ad2      	subs	r2, r2, r3
 800cfa4:	68fb      	ldr	r3, [r7, #12]
 800cfa6:	699b      	ldr	r3, [r3, #24]
 800cfa8:	429a      	cmp	r2, r3
 800cfaa:	d302      	bcc.n	800cfb2 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800cfac:	2301      	movs	r3, #1
 800cfae:	617b      	str	r3, [r7, #20]
 800cfb0:	e01b      	b.n	800cfea <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800cfb2:	4b10      	ldr	r3, [pc, #64]	@ (800cff4 <prvInsertTimerInActiveList+0x7c>)
 800cfb4:	681a      	ldr	r2, [r3, #0]
 800cfb6:	68fb      	ldr	r3, [r7, #12]
 800cfb8:	3304      	adds	r3, #4
 800cfba:	4619      	mov	r1, r3
 800cfbc:	4610      	mov	r0, r2
 800cfbe:	f7fd ffdc 	bl	800af7a <vListInsert>
 800cfc2:	e012      	b.n	800cfea <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800cfc4:	687a      	ldr	r2, [r7, #4]
 800cfc6:	683b      	ldr	r3, [r7, #0]
 800cfc8:	429a      	cmp	r2, r3
 800cfca:	d206      	bcs.n	800cfda <prvInsertTimerInActiveList+0x62>
 800cfcc:	68ba      	ldr	r2, [r7, #8]
 800cfce:	683b      	ldr	r3, [r7, #0]
 800cfd0:	429a      	cmp	r2, r3
 800cfd2:	d302      	bcc.n	800cfda <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800cfd4:	2301      	movs	r3, #1
 800cfd6:	617b      	str	r3, [r7, #20]
 800cfd8:	e007      	b.n	800cfea <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800cfda:	4b07      	ldr	r3, [pc, #28]	@ (800cff8 <prvInsertTimerInActiveList+0x80>)
 800cfdc:	681a      	ldr	r2, [r3, #0]
 800cfde:	68fb      	ldr	r3, [r7, #12]
 800cfe0:	3304      	adds	r3, #4
 800cfe2:	4619      	mov	r1, r3
 800cfe4:	4610      	mov	r0, r2
 800cfe6:	f7fd ffc8 	bl	800af7a <vListInsert>
		}
	}

	return xProcessTimerNow;
 800cfea:	697b      	ldr	r3, [r7, #20]
}
 800cfec:	4618      	mov	r0, r3
 800cfee:	3718      	adds	r7, #24
 800cff0:	46bd      	mov	sp, r7
 800cff2:	bd80      	pop	{r7, pc}
 800cff4:	20001be8 	.word	0x20001be8
 800cff8:	20001be4 	.word	0x20001be4

0800cffc <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800cffc:	b580      	push	{r7, lr}
 800cffe:	b08e      	sub	sp, #56	@ 0x38
 800d000:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800d002:	e0ce      	b.n	800d1a2 <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800d004:	687b      	ldr	r3, [r7, #4]
 800d006:	2b00      	cmp	r3, #0
 800d008:	da19      	bge.n	800d03e <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800d00a:	1d3b      	adds	r3, r7, #4
 800d00c:	3304      	adds	r3, #4
 800d00e:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800d010:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d012:	2b00      	cmp	r3, #0
 800d014:	d10b      	bne.n	800d02e <prvProcessReceivedCommands+0x32>
	__asm volatile
 800d016:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d01a:	f383 8811 	msr	BASEPRI, r3
 800d01e:	f3bf 8f6f 	isb	sy
 800d022:	f3bf 8f4f 	dsb	sy
 800d026:	61fb      	str	r3, [r7, #28]
}
 800d028:	bf00      	nop
 800d02a:	bf00      	nop
 800d02c:	e7fd      	b.n	800d02a <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800d02e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d030:	681b      	ldr	r3, [r3, #0]
 800d032:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800d034:	6850      	ldr	r0, [r2, #4]
 800d036:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800d038:	6892      	ldr	r2, [r2, #8]
 800d03a:	4611      	mov	r1, r2
 800d03c:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800d03e:	687b      	ldr	r3, [r7, #4]
 800d040:	2b00      	cmp	r3, #0
 800d042:	f2c0 80ae 	blt.w	800d1a2 <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800d046:	68fb      	ldr	r3, [r7, #12]
 800d048:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800d04a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d04c:	695b      	ldr	r3, [r3, #20]
 800d04e:	2b00      	cmp	r3, #0
 800d050:	d004      	beq.n	800d05c <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800d052:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d054:	3304      	adds	r3, #4
 800d056:	4618      	mov	r0, r3
 800d058:	f7fd ffc8 	bl	800afec <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800d05c:	463b      	mov	r3, r7
 800d05e:	4618      	mov	r0, r3
 800d060:	f7ff ff6a 	bl	800cf38 <prvSampleTimeNow>
 800d064:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 800d066:	687b      	ldr	r3, [r7, #4]
 800d068:	2b09      	cmp	r3, #9
 800d06a:	f200 8097 	bhi.w	800d19c <prvProcessReceivedCommands+0x1a0>
 800d06e:	a201      	add	r2, pc, #4	@ (adr r2, 800d074 <prvProcessReceivedCommands+0x78>)
 800d070:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d074:	0800d09d 	.word	0x0800d09d
 800d078:	0800d09d 	.word	0x0800d09d
 800d07c:	0800d09d 	.word	0x0800d09d
 800d080:	0800d113 	.word	0x0800d113
 800d084:	0800d127 	.word	0x0800d127
 800d088:	0800d173 	.word	0x0800d173
 800d08c:	0800d09d 	.word	0x0800d09d
 800d090:	0800d09d 	.word	0x0800d09d
 800d094:	0800d113 	.word	0x0800d113
 800d098:	0800d127 	.word	0x0800d127
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800d09c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d09e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800d0a2:	f043 0301 	orr.w	r3, r3, #1
 800d0a6:	b2da      	uxtb	r2, r3
 800d0a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d0aa:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800d0ae:	68ba      	ldr	r2, [r7, #8]
 800d0b0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d0b2:	699b      	ldr	r3, [r3, #24]
 800d0b4:	18d1      	adds	r1, r2, r3
 800d0b6:	68bb      	ldr	r3, [r7, #8]
 800d0b8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800d0ba:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800d0bc:	f7ff ff5c 	bl	800cf78 <prvInsertTimerInActiveList>
 800d0c0:	4603      	mov	r3, r0
 800d0c2:	2b00      	cmp	r3, #0
 800d0c4:	d06c      	beq.n	800d1a0 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800d0c6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d0c8:	6a1b      	ldr	r3, [r3, #32]
 800d0ca:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800d0cc:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800d0ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d0d0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800d0d4:	f003 0304 	and.w	r3, r3, #4
 800d0d8:	2b00      	cmp	r3, #0
 800d0da:	d061      	beq.n	800d1a0 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800d0dc:	68ba      	ldr	r2, [r7, #8]
 800d0de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d0e0:	699b      	ldr	r3, [r3, #24]
 800d0e2:	441a      	add	r2, r3
 800d0e4:	2300      	movs	r3, #0
 800d0e6:	9300      	str	r3, [sp, #0]
 800d0e8:	2300      	movs	r3, #0
 800d0ea:	2100      	movs	r1, #0
 800d0ec:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800d0ee:	f7ff fe01 	bl	800ccf4 <xTimerGenericCommand>
 800d0f2:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800d0f4:	6a3b      	ldr	r3, [r7, #32]
 800d0f6:	2b00      	cmp	r3, #0
 800d0f8:	d152      	bne.n	800d1a0 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 800d0fa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d0fe:	f383 8811 	msr	BASEPRI, r3
 800d102:	f3bf 8f6f 	isb	sy
 800d106:	f3bf 8f4f 	dsb	sy
 800d10a:	61bb      	str	r3, [r7, #24]
}
 800d10c:	bf00      	nop
 800d10e:	bf00      	nop
 800d110:	e7fd      	b.n	800d10e <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800d112:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d114:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800d118:	f023 0301 	bic.w	r3, r3, #1
 800d11c:	b2da      	uxtb	r2, r3
 800d11e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d120:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800d124:	e03d      	b.n	800d1a2 <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800d126:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d128:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800d12c:	f043 0301 	orr.w	r3, r3, #1
 800d130:	b2da      	uxtb	r2, r3
 800d132:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d134:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800d138:	68ba      	ldr	r2, [r7, #8]
 800d13a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d13c:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800d13e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d140:	699b      	ldr	r3, [r3, #24]
 800d142:	2b00      	cmp	r3, #0
 800d144:	d10b      	bne.n	800d15e <prvProcessReceivedCommands+0x162>
	__asm volatile
 800d146:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d14a:	f383 8811 	msr	BASEPRI, r3
 800d14e:	f3bf 8f6f 	isb	sy
 800d152:	f3bf 8f4f 	dsb	sy
 800d156:	617b      	str	r3, [r7, #20]
}
 800d158:	bf00      	nop
 800d15a:	bf00      	nop
 800d15c:	e7fd      	b.n	800d15a <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800d15e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d160:	699a      	ldr	r2, [r3, #24]
 800d162:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d164:	18d1      	adds	r1, r2, r3
 800d166:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d168:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800d16a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800d16c:	f7ff ff04 	bl	800cf78 <prvInsertTimerInActiveList>
					break;
 800d170:	e017      	b.n	800d1a2 <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800d172:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d174:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800d178:	f003 0302 	and.w	r3, r3, #2
 800d17c:	2b00      	cmp	r3, #0
 800d17e:	d103      	bne.n	800d188 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 800d180:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800d182:	f000 fbe9 	bl	800d958 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800d186:	e00c      	b.n	800d1a2 <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800d188:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d18a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800d18e:	f023 0301 	bic.w	r3, r3, #1
 800d192:	b2da      	uxtb	r2, r3
 800d194:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d196:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800d19a:	e002      	b.n	800d1a2 <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 800d19c:	bf00      	nop
 800d19e:	e000      	b.n	800d1a2 <prvProcessReceivedCommands+0x1a6>
					break;
 800d1a0:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800d1a2:	4b08      	ldr	r3, [pc, #32]	@ (800d1c4 <prvProcessReceivedCommands+0x1c8>)
 800d1a4:	681b      	ldr	r3, [r3, #0]
 800d1a6:	1d39      	adds	r1, r7, #4
 800d1a8:	2200      	movs	r2, #0
 800d1aa:	4618      	mov	r0, r3
 800d1ac:	f7fe f9f2 	bl	800b594 <xQueueReceive>
 800d1b0:	4603      	mov	r3, r0
 800d1b2:	2b00      	cmp	r3, #0
 800d1b4:	f47f af26 	bne.w	800d004 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 800d1b8:	bf00      	nop
 800d1ba:	bf00      	nop
 800d1bc:	3730      	adds	r7, #48	@ 0x30
 800d1be:	46bd      	mov	sp, r7
 800d1c0:	bd80      	pop	{r7, pc}
 800d1c2:	bf00      	nop
 800d1c4:	20001bec 	.word	0x20001bec

0800d1c8 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800d1c8:	b580      	push	{r7, lr}
 800d1ca:	b088      	sub	sp, #32
 800d1cc:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800d1ce:	e049      	b.n	800d264 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800d1d0:	4b2e      	ldr	r3, [pc, #184]	@ (800d28c <prvSwitchTimerLists+0xc4>)
 800d1d2:	681b      	ldr	r3, [r3, #0]
 800d1d4:	68db      	ldr	r3, [r3, #12]
 800d1d6:	681b      	ldr	r3, [r3, #0]
 800d1d8:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800d1da:	4b2c      	ldr	r3, [pc, #176]	@ (800d28c <prvSwitchTimerLists+0xc4>)
 800d1dc:	681b      	ldr	r3, [r3, #0]
 800d1de:	68db      	ldr	r3, [r3, #12]
 800d1e0:	68db      	ldr	r3, [r3, #12]
 800d1e2:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800d1e4:	68fb      	ldr	r3, [r7, #12]
 800d1e6:	3304      	adds	r3, #4
 800d1e8:	4618      	mov	r0, r3
 800d1ea:	f7fd feff 	bl	800afec <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800d1ee:	68fb      	ldr	r3, [r7, #12]
 800d1f0:	6a1b      	ldr	r3, [r3, #32]
 800d1f2:	68f8      	ldr	r0, [r7, #12]
 800d1f4:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800d1f6:	68fb      	ldr	r3, [r7, #12]
 800d1f8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800d1fc:	f003 0304 	and.w	r3, r3, #4
 800d200:	2b00      	cmp	r3, #0
 800d202:	d02f      	beq.n	800d264 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800d204:	68fb      	ldr	r3, [r7, #12]
 800d206:	699b      	ldr	r3, [r3, #24]
 800d208:	693a      	ldr	r2, [r7, #16]
 800d20a:	4413      	add	r3, r2
 800d20c:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800d20e:	68ba      	ldr	r2, [r7, #8]
 800d210:	693b      	ldr	r3, [r7, #16]
 800d212:	429a      	cmp	r2, r3
 800d214:	d90e      	bls.n	800d234 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800d216:	68fb      	ldr	r3, [r7, #12]
 800d218:	68ba      	ldr	r2, [r7, #8]
 800d21a:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800d21c:	68fb      	ldr	r3, [r7, #12]
 800d21e:	68fa      	ldr	r2, [r7, #12]
 800d220:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800d222:	4b1a      	ldr	r3, [pc, #104]	@ (800d28c <prvSwitchTimerLists+0xc4>)
 800d224:	681a      	ldr	r2, [r3, #0]
 800d226:	68fb      	ldr	r3, [r7, #12]
 800d228:	3304      	adds	r3, #4
 800d22a:	4619      	mov	r1, r3
 800d22c:	4610      	mov	r0, r2
 800d22e:	f7fd fea4 	bl	800af7a <vListInsert>
 800d232:	e017      	b.n	800d264 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800d234:	2300      	movs	r3, #0
 800d236:	9300      	str	r3, [sp, #0]
 800d238:	2300      	movs	r3, #0
 800d23a:	693a      	ldr	r2, [r7, #16]
 800d23c:	2100      	movs	r1, #0
 800d23e:	68f8      	ldr	r0, [r7, #12]
 800d240:	f7ff fd58 	bl	800ccf4 <xTimerGenericCommand>
 800d244:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800d246:	687b      	ldr	r3, [r7, #4]
 800d248:	2b00      	cmp	r3, #0
 800d24a:	d10b      	bne.n	800d264 <prvSwitchTimerLists+0x9c>
	__asm volatile
 800d24c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d250:	f383 8811 	msr	BASEPRI, r3
 800d254:	f3bf 8f6f 	isb	sy
 800d258:	f3bf 8f4f 	dsb	sy
 800d25c:	603b      	str	r3, [r7, #0]
}
 800d25e:	bf00      	nop
 800d260:	bf00      	nop
 800d262:	e7fd      	b.n	800d260 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800d264:	4b09      	ldr	r3, [pc, #36]	@ (800d28c <prvSwitchTimerLists+0xc4>)
 800d266:	681b      	ldr	r3, [r3, #0]
 800d268:	681b      	ldr	r3, [r3, #0]
 800d26a:	2b00      	cmp	r3, #0
 800d26c:	d1b0      	bne.n	800d1d0 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800d26e:	4b07      	ldr	r3, [pc, #28]	@ (800d28c <prvSwitchTimerLists+0xc4>)
 800d270:	681b      	ldr	r3, [r3, #0]
 800d272:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800d274:	4b06      	ldr	r3, [pc, #24]	@ (800d290 <prvSwitchTimerLists+0xc8>)
 800d276:	681b      	ldr	r3, [r3, #0]
 800d278:	4a04      	ldr	r2, [pc, #16]	@ (800d28c <prvSwitchTimerLists+0xc4>)
 800d27a:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800d27c:	4a04      	ldr	r2, [pc, #16]	@ (800d290 <prvSwitchTimerLists+0xc8>)
 800d27e:	697b      	ldr	r3, [r7, #20]
 800d280:	6013      	str	r3, [r2, #0]
}
 800d282:	bf00      	nop
 800d284:	3718      	adds	r7, #24
 800d286:	46bd      	mov	sp, r7
 800d288:	bd80      	pop	{r7, pc}
 800d28a:	bf00      	nop
 800d28c:	20001be4 	.word	0x20001be4
 800d290:	20001be8 	.word	0x20001be8

0800d294 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800d294:	b580      	push	{r7, lr}
 800d296:	b082      	sub	sp, #8
 800d298:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800d29a:	f000 f96d 	bl	800d578 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800d29e:	4b15      	ldr	r3, [pc, #84]	@ (800d2f4 <prvCheckForValidListAndQueue+0x60>)
 800d2a0:	681b      	ldr	r3, [r3, #0]
 800d2a2:	2b00      	cmp	r3, #0
 800d2a4:	d120      	bne.n	800d2e8 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800d2a6:	4814      	ldr	r0, [pc, #80]	@ (800d2f8 <prvCheckForValidListAndQueue+0x64>)
 800d2a8:	f7fd fe16 	bl	800aed8 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800d2ac:	4813      	ldr	r0, [pc, #76]	@ (800d2fc <prvCheckForValidListAndQueue+0x68>)
 800d2ae:	f7fd fe13 	bl	800aed8 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800d2b2:	4b13      	ldr	r3, [pc, #76]	@ (800d300 <prvCheckForValidListAndQueue+0x6c>)
 800d2b4:	4a10      	ldr	r2, [pc, #64]	@ (800d2f8 <prvCheckForValidListAndQueue+0x64>)
 800d2b6:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800d2b8:	4b12      	ldr	r3, [pc, #72]	@ (800d304 <prvCheckForValidListAndQueue+0x70>)
 800d2ba:	4a10      	ldr	r2, [pc, #64]	@ (800d2fc <prvCheckForValidListAndQueue+0x68>)
 800d2bc:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800d2be:	2300      	movs	r3, #0
 800d2c0:	9300      	str	r3, [sp, #0]
 800d2c2:	4b11      	ldr	r3, [pc, #68]	@ (800d308 <prvCheckForValidListAndQueue+0x74>)
 800d2c4:	4a11      	ldr	r2, [pc, #68]	@ (800d30c <prvCheckForValidListAndQueue+0x78>)
 800d2c6:	2110      	movs	r1, #16
 800d2c8:	200a      	movs	r0, #10
 800d2ca:	f7fd ff23 	bl	800b114 <xQueueGenericCreateStatic>
 800d2ce:	4603      	mov	r3, r0
 800d2d0:	4a08      	ldr	r2, [pc, #32]	@ (800d2f4 <prvCheckForValidListAndQueue+0x60>)
 800d2d2:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800d2d4:	4b07      	ldr	r3, [pc, #28]	@ (800d2f4 <prvCheckForValidListAndQueue+0x60>)
 800d2d6:	681b      	ldr	r3, [r3, #0]
 800d2d8:	2b00      	cmp	r3, #0
 800d2da:	d005      	beq.n	800d2e8 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800d2dc:	4b05      	ldr	r3, [pc, #20]	@ (800d2f4 <prvCheckForValidListAndQueue+0x60>)
 800d2de:	681b      	ldr	r3, [r3, #0]
 800d2e0:	490b      	ldr	r1, [pc, #44]	@ (800d310 <prvCheckForValidListAndQueue+0x7c>)
 800d2e2:	4618      	mov	r0, r3
 800d2e4:	f7fe fb48 	bl	800b978 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800d2e8:	f000 f978 	bl	800d5dc <vPortExitCritical>
}
 800d2ec:	bf00      	nop
 800d2ee:	46bd      	mov	sp, r7
 800d2f0:	bd80      	pop	{r7, pc}
 800d2f2:	bf00      	nop
 800d2f4:	20001bec 	.word	0x20001bec
 800d2f8:	20001bbc 	.word	0x20001bbc
 800d2fc:	20001bd0 	.word	0x20001bd0
 800d300:	20001be4 	.word	0x20001be4
 800d304:	20001be8 	.word	0x20001be8
 800d308:	20001c98 	.word	0x20001c98
 800d30c:	20001bf8 	.word	0x20001bf8
 800d310:	0800e614 	.word	0x0800e614

0800d314 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800d314:	b480      	push	{r7}
 800d316:	b085      	sub	sp, #20
 800d318:	af00      	add	r7, sp, #0
 800d31a:	60f8      	str	r0, [r7, #12]
 800d31c:	60b9      	str	r1, [r7, #8]
 800d31e:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800d320:	68fb      	ldr	r3, [r7, #12]
 800d322:	3b04      	subs	r3, #4
 800d324:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800d326:	68fb      	ldr	r3, [r7, #12]
 800d328:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800d32c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800d32e:	68fb      	ldr	r3, [r7, #12]
 800d330:	3b04      	subs	r3, #4
 800d332:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800d334:	68bb      	ldr	r3, [r7, #8]
 800d336:	f023 0201 	bic.w	r2, r3, #1
 800d33a:	68fb      	ldr	r3, [r7, #12]
 800d33c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800d33e:	68fb      	ldr	r3, [r7, #12]
 800d340:	3b04      	subs	r3, #4
 800d342:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800d344:	4a0c      	ldr	r2, [pc, #48]	@ (800d378 <pxPortInitialiseStack+0x64>)
 800d346:	68fb      	ldr	r3, [r7, #12]
 800d348:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800d34a:	68fb      	ldr	r3, [r7, #12]
 800d34c:	3b14      	subs	r3, #20
 800d34e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800d350:	687a      	ldr	r2, [r7, #4]
 800d352:	68fb      	ldr	r3, [r7, #12]
 800d354:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800d356:	68fb      	ldr	r3, [r7, #12]
 800d358:	3b04      	subs	r3, #4
 800d35a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800d35c:	68fb      	ldr	r3, [r7, #12]
 800d35e:	f06f 0202 	mvn.w	r2, #2
 800d362:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800d364:	68fb      	ldr	r3, [r7, #12]
 800d366:	3b20      	subs	r3, #32
 800d368:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800d36a:	68fb      	ldr	r3, [r7, #12]
}
 800d36c:	4618      	mov	r0, r3
 800d36e:	3714      	adds	r7, #20
 800d370:	46bd      	mov	sp, r7
 800d372:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d376:	4770      	bx	lr
 800d378:	0800d37d 	.word	0x0800d37d

0800d37c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800d37c:	b480      	push	{r7}
 800d37e:	b085      	sub	sp, #20
 800d380:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800d382:	2300      	movs	r3, #0
 800d384:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800d386:	4b13      	ldr	r3, [pc, #76]	@ (800d3d4 <prvTaskExitError+0x58>)
 800d388:	681b      	ldr	r3, [r3, #0]
 800d38a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800d38e:	d00b      	beq.n	800d3a8 <prvTaskExitError+0x2c>
	__asm volatile
 800d390:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d394:	f383 8811 	msr	BASEPRI, r3
 800d398:	f3bf 8f6f 	isb	sy
 800d39c:	f3bf 8f4f 	dsb	sy
 800d3a0:	60fb      	str	r3, [r7, #12]
}
 800d3a2:	bf00      	nop
 800d3a4:	bf00      	nop
 800d3a6:	e7fd      	b.n	800d3a4 <prvTaskExitError+0x28>
	__asm volatile
 800d3a8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d3ac:	f383 8811 	msr	BASEPRI, r3
 800d3b0:	f3bf 8f6f 	isb	sy
 800d3b4:	f3bf 8f4f 	dsb	sy
 800d3b8:	60bb      	str	r3, [r7, #8]
}
 800d3ba:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800d3bc:	bf00      	nop
 800d3be:	687b      	ldr	r3, [r7, #4]
 800d3c0:	2b00      	cmp	r3, #0
 800d3c2:	d0fc      	beq.n	800d3be <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800d3c4:	bf00      	nop
 800d3c6:	bf00      	nop
 800d3c8:	3714      	adds	r7, #20
 800d3ca:	46bd      	mov	sp, r7
 800d3cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d3d0:	4770      	bx	lr
 800d3d2:	bf00      	nop
 800d3d4:	200000f4 	.word	0x200000f4
	...

0800d3e0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800d3e0:	4b07      	ldr	r3, [pc, #28]	@ (800d400 <pxCurrentTCBConst2>)
 800d3e2:	6819      	ldr	r1, [r3, #0]
 800d3e4:	6808      	ldr	r0, [r1, #0]
 800d3e6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d3ea:	f380 8809 	msr	PSP, r0
 800d3ee:	f3bf 8f6f 	isb	sy
 800d3f2:	f04f 0000 	mov.w	r0, #0
 800d3f6:	f380 8811 	msr	BASEPRI, r0
 800d3fa:	4770      	bx	lr
 800d3fc:	f3af 8000 	nop.w

0800d400 <pxCurrentTCBConst2>:
 800d400:	200016bc 	.word	0x200016bc
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800d404:	bf00      	nop
 800d406:	bf00      	nop

0800d408 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800d408:	4808      	ldr	r0, [pc, #32]	@ (800d42c <prvPortStartFirstTask+0x24>)
 800d40a:	6800      	ldr	r0, [r0, #0]
 800d40c:	6800      	ldr	r0, [r0, #0]
 800d40e:	f380 8808 	msr	MSP, r0
 800d412:	f04f 0000 	mov.w	r0, #0
 800d416:	f380 8814 	msr	CONTROL, r0
 800d41a:	b662      	cpsie	i
 800d41c:	b661      	cpsie	f
 800d41e:	f3bf 8f4f 	dsb	sy
 800d422:	f3bf 8f6f 	isb	sy
 800d426:	df00      	svc	0
 800d428:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800d42a:	bf00      	nop
 800d42c:	e000ed08 	.word	0xe000ed08

0800d430 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800d430:	b580      	push	{r7, lr}
 800d432:	b086      	sub	sp, #24
 800d434:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800d436:	4b47      	ldr	r3, [pc, #284]	@ (800d554 <xPortStartScheduler+0x124>)
 800d438:	681b      	ldr	r3, [r3, #0]
 800d43a:	4a47      	ldr	r2, [pc, #284]	@ (800d558 <xPortStartScheduler+0x128>)
 800d43c:	4293      	cmp	r3, r2
 800d43e:	d10b      	bne.n	800d458 <xPortStartScheduler+0x28>
	__asm volatile
 800d440:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d444:	f383 8811 	msr	BASEPRI, r3
 800d448:	f3bf 8f6f 	isb	sy
 800d44c:	f3bf 8f4f 	dsb	sy
 800d450:	613b      	str	r3, [r7, #16]
}
 800d452:	bf00      	nop
 800d454:	bf00      	nop
 800d456:	e7fd      	b.n	800d454 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800d458:	4b3e      	ldr	r3, [pc, #248]	@ (800d554 <xPortStartScheduler+0x124>)
 800d45a:	681b      	ldr	r3, [r3, #0]
 800d45c:	4a3f      	ldr	r2, [pc, #252]	@ (800d55c <xPortStartScheduler+0x12c>)
 800d45e:	4293      	cmp	r3, r2
 800d460:	d10b      	bne.n	800d47a <xPortStartScheduler+0x4a>
	__asm volatile
 800d462:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d466:	f383 8811 	msr	BASEPRI, r3
 800d46a:	f3bf 8f6f 	isb	sy
 800d46e:	f3bf 8f4f 	dsb	sy
 800d472:	60fb      	str	r3, [r7, #12]
}
 800d474:	bf00      	nop
 800d476:	bf00      	nop
 800d478:	e7fd      	b.n	800d476 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800d47a:	4b39      	ldr	r3, [pc, #228]	@ (800d560 <xPortStartScheduler+0x130>)
 800d47c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800d47e:	697b      	ldr	r3, [r7, #20]
 800d480:	781b      	ldrb	r3, [r3, #0]
 800d482:	b2db      	uxtb	r3, r3
 800d484:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800d486:	697b      	ldr	r3, [r7, #20]
 800d488:	22ff      	movs	r2, #255	@ 0xff
 800d48a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800d48c:	697b      	ldr	r3, [r7, #20]
 800d48e:	781b      	ldrb	r3, [r3, #0]
 800d490:	b2db      	uxtb	r3, r3
 800d492:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800d494:	78fb      	ldrb	r3, [r7, #3]
 800d496:	b2db      	uxtb	r3, r3
 800d498:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800d49c:	b2da      	uxtb	r2, r3
 800d49e:	4b31      	ldr	r3, [pc, #196]	@ (800d564 <xPortStartScheduler+0x134>)
 800d4a0:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800d4a2:	4b31      	ldr	r3, [pc, #196]	@ (800d568 <xPortStartScheduler+0x138>)
 800d4a4:	2207      	movs	r2, #7
 800d4a6:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800d4a8:	e009      	b.n	800d4be <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800d4aa:	4b2f      	ldr	r3, [pc, #188]	@ (800d568 <xPortStartScheduler+0x138>)
 800d4ac:	681b      	ldr	r3, [r3, #0]
 800d4ae:	3b01      	subs	r3, #1
 800d4b0:	4a2d      	ldr	r2, [pc, #180]	@ (800d568 <xPortStartScheduler+0x138>)
 800d4b2:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800d4b4:	78fb      	ldrb	r3, [r7, #3]
 800d4b6:	b2db      	uxtb	r3, r3
 800d4b8:	005b      	lsls	r3, r3, #1
 800d4ba:	b2db      	uxtb	r3, r3
 800d4bc:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800d4be:	78fb      	ldrb	r3, [r7, #3]
 800d4c0:	b2db      	uxtb	r3, r3
 800d4c2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800d4c6:	2b80      	cmp	r3, #128	@ 0x80
 800d4c8:	d0ef      	beq.n	800d4aa <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800d4ca:	4b27      	ldr	r3, [pc, #156]	@ (800d568 <xPortStartScheduler+0x138>)
 800d4cc:	681b      	ldr	r3, [r3, #0]
 800d4ce:	f1c3 0307 	rsb	r3, r3, #7
 800d4d2:	2b04      	cmp	r3, #4
 800d4d4:	d00b      	beq.n	800d4ee <xPortStartScheduler+0xbe>
	__asm volatile
 800d4d6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d4da:	f383 8811 	msr	BASEPRI, r3
 800d4de:	f3bf 8f6f 	isb	sy
 800d4e2:	f3bf 8f4f 	dsb	sy
 800d4e6:	60bb      	str	r3, [r7, #8]
}
 800d4e8:	bf00      	nop
 800d4ea:	bf00      	nop
 800d4ec:	e7fd      	b.n	800d4ea <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800d4ee:	4b1e      	ldr	r3, [pc, #120]	@ (800d568 <xPortStartScheduler+0x138>)
 800d4f0:	681b      	ldr	r3, [r3, #0]
 800d4f2:	021b      	lsls	r3, r3, #8
 800d4f4:	4a1c      	ldr	r2, [pc, #112]	@ (800d568 <xPortStartScheduler+0x138>)
 800d4f6:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800d4f8:	4b1b      	ldr	r3, [pc, #108]	@ (800d568 <xPortStartScheduler+0x138>)
 800d4fa:	681b      	ldr	r3, [r3, #0]
 800d4fc:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800d500:	4a19      	ldr	r2, [pc, #100]	@ (800d568 <xPortStartScheduler+0x138>)
 800d502:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800d504:	687b      	ldr	r3, [r7, #4]
 800d506:	b2da      	uxtb	r2, r3
 800d508:	697b      	ldr	r3, [r7, #20]
 800d50a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800d50c:	4b17      	ldr	r3, [pc, #92]	@ (800d56c <xPortStartScheduler+0x13c>)
 800d50e:	681b      	ldr	r3, [r3, #0]
 800d510:	4a16      	ldr	r2, [pc, #88]	@ (800d56c <xPortStartScheduler+0x13c>)
 800d512:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800d516:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800d518:	4b14      	ldr	r3, [pc, #80]	@ (800d56c <xPortStartScheduler+0x13c>)
 800d51a:	681b      	ldr	r3, [r3, #0]
 800d51c:	4a13      	ldr	r2, [pc, #76]	@ (800d56c <xPortStartScheduler+0x13c>)
 800d51e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 800d522:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800d524:	f000 f8da 	bl	800d6dc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800d528:	4b11      	ldr	r3, [pc, #68]	@ (800d570 <xPortStartScheduler+0x140>)
 800d52a:	2200      	movs	r2, #0
 800d52c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800d52e:	f000 f8f9 	bl	800d724 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800d532:	4b10      	ldr	r3, [pc, #64]	@ (800d574 <xPortStartScheduler+0x144>)
 800d534:	681b      	ldr	r3, [r3, #0]
 800d536:	4a0f      	ldr	r2, [pc, #60]	@ (800d574 <xPortStartScheduler+0x144>)
 800d538:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800d53c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800d53e:	f7ff ff63 	bl	800d408 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800d542:	f7fe ff4b 	bl	800c3dc <vTaskSwitchContext>
	prvTaskExitError();
 800d546:	f7ff ff19 	bl	800d37c <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800d54a:	2300      	movs	r3, #0
}
 800d54c:	4618      	mov	r0, r3
 800d54e:	3718      	adds	r7, #24
 800d550:	46bd      	mov	sp, r7
 800d552:	bd80      	pop	{r7, pc}
 800d554:	e000ed00 	.word	0xe000ed00
 800d558:	410fc271 	.word	0x410fc271
 800d55c:	410fc270 	.word	0x410fc270
 800d560:	e000e400 	.word	0xe000e400
 800d564:	20001ce8 	.word	0x20001ce8
 800d568:	20001cec 	.word	0x20001cec
 800d56c:	e000ed20 	.word	0xe000ed20
 800d570:	200000f4 	.word	0x200000f4
 800d574:	e000ef34 	.word	0xe000ef34

0800d578 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800d578:	b480      	push	{r7}
 800d57a:	b083      	sub	sp, #12
 800d57c:	af00      	add	r7, sp, #0
	__asm volatile
 800d57e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d582:	f383 8811 	msr	BASEPRI, r3
 800d586:	f3bf 8f6f 	isb	sy
 800d58a:	f3bf 8f4f 	dsb	sy
 800d58e:	607b      	str	r3, [r7, #4]
}
 800d590:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800d592:	4b10      	ldr	r3, [pc, #64]	@ (800d5d4 <vPortEnterCritical+0x5c>)
 800d594:	681b      	ldr	r3, [r3, #0]
 800d596:	3301      	adds	r3, #1
 800d598:	4a0e      	ldr	r2, [pc, #56]	@ (800d5d4 <vPortEnterCritical+0x5c>)
 800d59a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800d59c:	4b0d      	ldr	r3, [pc, #52]	@ (800d5d4 <vPortEnterCritical+0x5c>)
 800d59e:	681b      	ldr	r3, [r3, #0]
 800d5a0:	2b01      	cmp	r3, #1
 800d5a2:	d110      	bne.n	800d5c6 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800d5a4:	4b0c      	ldr	r3, [pc, #48]	@ (800d5d8 <vPortEnterCritical+0x60>)
 800d5a6:	681b      	ldr	r3, [r3, #0]
 800d5a8:	b2db      	uxtb	r3, r3
 800d5aa:	2b00      	cmp	r3, #0
 800d5ac:	d00b      	beq.n	800d5c6 <vPortEnterCritical+0x4e>
	__asm volatile
 800d5ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d5b2:	f383 8811 	msr	BASEPRI, r3
 800d5b6:	f3bf 8f6f 	isb	sy
 800d5ba:	f3bf 8f4f 	dsb	sy
 800d5be:	603b      	str	r3, [r7, #0]
}
 800d5c0:	bf00      	nop
 800d5c2:	bf00      	nop
 800d5c4:	e7fd      	b.n	800d5c2 <vPortEnterCritical+0x4a>
	}
}
 800d5c6:	bf00      	nop
 800d5c8:	370c      	adds	r7, #12
 800d5ca:	46bd      	mov	sp, r7
 800d5cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d5d0:	4770      	bx	lr
 800d5d2:	bf00      	nop
 800d5d4:	200000f4 	.word	0x200000f4
 800d5d8:	e000ed04 	.word	0xe000ed04

0800d5dc <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800d5dc:	b480      	push	{r7}
 800d5de:	b083      	sub	sp, #12
 800d5e0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800d5e2:	4b12      	ldr	r3, [pc, #72]	@ (800d62c <vPortExitCritical+0x50>)
 800d5e4:	681b      	ldr	r3, [r3, #0]
 800d5e6:	2b00      	cmp	r3, #0
 800d5e8:	d10b      	bne.n	800d602 <vPortExitCritical+0x26>
	__asm volatile
 800d5ea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d5ee:	f383 8811 	msr	BASEPRI, r3
 800d5f2:	f3bf 8f6f 	isb	sy
 800d5f6:	f3bf 8f4f 	dsb	sy
 800d5fa:	607b      	str	r3, [r7, #4]
}
 800d5fc:	bf00      	nop
 800d5fe:	bf00      	nop
 800d600:	e7fd      	b.n	800d5fe <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800d602:	4b0a      	ldr	r3, [pc, #40]	@ (800d62c <vPortExitCritical+0x50>)
 800d604:	681b      	ldr	r3, [r3, #0]
 800d606:	3b01      	subs	r3, #1
 800d608:	4a08      	ldr	r2, [pc, #32]	@ (800d62c <vPortExitCritical+0x50>)
 800d60a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800d60c:	4b07      	ldr	r3, [pc, #28]	@ (800d62c <vPortExitCritical+0x50>)
 800d60e:	681b      	ldr	r3, [r3, #0]
 800d610:	2b00      	cmp	r3, #0
 800d612:	d105      	bne.n	800d620 <vPortExitCritical+0x44>
 800d614:	2300      	movs	r3, #0
 800d616:	603b      	str	r3, [r7, #0]
	__asm volatile
 800d618:	683b      	ldr	r3, [r7, #0]
 800d61a:	f383 8811 	msr	BASEPRI, r3
}
 800d61e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800d620:	bf00      	nop
 800d622:	370c      	adds	r7, #12
 800d624:	46bd      	mov	sp, r7
 800d626:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d62a:	4770      	bx	lr
 800d62c:	200000f4 	.word	0x200000f4

0800d630 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800d630:	f3ef 8009 	mrs	r0, PSP
 800d634:	f3bf 8f6f 	isb	sy
 800d638:	4b15      	ldr	r3, [pc, #84]	@ (800d690 <pxCurrentTCBConst>)
 800d63a:	681a      	ldr	r2, [r3, #0]
 800d63c:	f01e 0f10 	tst.w	lr, #16
 800d640:	bf08      	it	eq
 800d642:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800d646:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d64a:	6010      	str	r0, [r2, #0]
 800d64c:	e92d 0009 	stmdb	sp!, {r0, r3}
 800d650:	f04f 0050 	mov.w	r0, #80	@ 0x50
 800d654:	f380 8811 	msr	BASEPRI, r0
 800d658:	f3bf 8f4f 	dsb	sy
 800d65c:	f3bf 8f6f 	isb	sy
 800d660:	f7fe febc 	bl	800c3dc <vTaskSwitchContext>
 800d664:	f04f 0000 	mov.w	r0, #0
 800d668:	f380 8811 	msr	BASEPRI, r0
 800d66c:	bc09      	pop	{r0, r3}
 800d66e:	6819      	ldr	r1, [r3, #0]
 800d670:	6808      	ldr	r0, [r1, #0]
 800d672:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d676:	f01e 0f10 	tst.w	lr, #16
 800d67a:	bf08      	it	eq
 800d67c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800d680:	f380 8809 	msr	PSP, r0
 800d684:	f3bf 8f6f 	isb	sy
 800d688:	4770      	bx	lr
 800d68a:	bf00      	nop
 800d68c:	f3af 8000 	nop.w

0800d690 <pxCurrentTCBConst>:
 800d690:	200016bc 	.word	0x200016bc
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800d694:	bf00      	nop
 800d696:	bf00      	nop

0800d698 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800d698:	b580      	push	{r7, lr}
 800d69a:	b082      	sub	sp, #8
 800d69c:	af00      	add	r7, sp, #0
	__asm volatile
 800d69e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d6a2:	f383 8811 	msr	BASEPRI, r3
 800d6a6:	f3bf 8f6f 	isb	sy
 800d6aa:	f3bf 8f4f 	dsb	sy
 800d6ae:	607b      	str	r3, [r7, #4]
}
 800d6b0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800d6b2:	f7fe fdd9 	bl	800c268 <xTaskIncrementTick>
 800d6b6:	4603      	mov	r3, r0
 800d6b8:	2b00      	cmp	r3, #0
 800d6ba:	d003      	beq.n	800d6c4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800d6bc:	4b06      	ldr	r3, [pc, #24]	@ (800d6d8 <xPortSysTickHandler+0x40>)
 800d6be:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800d6c2:	601a      	str	r2, [r3, #0]
 800d6c4:	2300      	movs	r3, #0
 800d6c6:	603b      	str	r3, [r7, #0]
	__asm volatile
 800d6c8:	683b      	ldr	r3, [r7, #0]
 800d6ca:	f383 8811 	msr	BASEPRI, r3
}
 800d6ce:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800d6d0:	bf00      	nop
 800d6d2:	3708      	adds	r7, #8
 800d6d4:	46bd      	mov	sp, r7
 800d6d6:	bd80      	pop	{r7, pc}
 800d6d8:	e000ed04 	.word	0xe000ed04

0800d6dc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800d6dc:	b480      	push	{r7}
 800d6de:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800d6e0:	4b0b      	ldr	r3, [pc, #44]	@ (800d710 <vPortSetupTimerInterrupt+0x34>)
 800d6e2:	2200      	movs	r2, #0
 800d6e4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800d6e6:	4b0b      	ldr	r3, [pc, #44]	@ (800d714 <vPortSetupTimerInterrupt+0x38>)
 800d6e8:	2200      	movs	r2, #0
 800d6ea:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800d6ec:	4b0a      	ldr	r3, [pc, #40]	@ (800d718 <vPortSetupTimerInterrupt+0x3c>)
 800d6ee:	681b      	ldr	r3, [r3, #0]
 800d6f0:	4a0a      	ldr	r2, [pc, #40]	@ (800d71c <vPortSetupTimerInterrupt+0x40>)
 800d6f2:	fba2 2303 	umull	r2, r3, r2, r3
 800d6f6:	099b      	lsrs	r3, r3, #6
 800d6f8:	4a09      	ldr	r2, [pc, #36]	@ (800d720 <vPortSetupTimerInterrupt+0x44>)
 800d6fa:	3b01      	subs	r3, #1
 800d6fc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800d6fe:	4b04      	ldr	r3, [pc, #16]	@ (800d710 <vPortSetupTimerInterrupt+0x34>)
 800d700:	2207      	movs	r2, #7
 800d702:	601a      	str	r2, [r3, #0]
}
 800d704:	bf00      	nop
 800d706:	46bd      	mov	sp, r7
 800d708:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d70c:	4770      	bx	lr
 800d70e:	bf00      	nop
 800d710:	e000e010 	.word	0xe000e010
 800d714:	e000e018 	.word	0xe000e018
 800d718:	200000e8 	.word	0x200000e8
 800d71c:	10624dd3 	.word	0x10624dd3
 800d720:	e000e014 	.word	0xe000e014

0800d724 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800d724:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 800d734 <vPortEnableVFP+0x10>
 800d728:	6801      	ldr	r1, [r0, #0]
 800d72a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800d72e:	6001      	str	r1, [r0, #0]
 800d730:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800d732:	bf00      	nop
 800d734:	e000ed88 	.word	0xe000ed88

0800d738 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800d738:	b480      	push	{r7}
 800d73a:	b085      	sub	sp, #20
 800d73c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800d73e:	f3ef 8305 	mrs	r3, IPSR
 800d742:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800d744:	68fb      	ldr	r3, [r7, #12]
 800d746:	2b0f      	cmp	r3, #15
 800d748:	d915      	bls.n	800d776 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800d74a:	4a18      	ldr	r2, [pc, #96]	@ (800d7ac <vPortValidateInterruptPriority+0x74>)
 800d74c:	68fb      	ldr	r3, [r7, #12]
 800d74e:	4413      	add	r3, r2
 800d750:	781b      	ldrb	r3, [r3, #0]
 800d752:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800d754:	4b16      	ldr	r3, [pc, #88]	@ (800d7b0 <vPortValidateInterruptPriority+0x78>)
 800d756:	781b      	ldrb	r3, [r3, #0]
 800d758:	7afa      	ldrb	r2, [r7, #11]
 800d75a:	429a      	cmp	r2, r3
 800d75c:	d20b      	bcs.n	800d776 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800d75e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d762:	f383 8811 	msr	BASEPRI, r3
 800d766:	f3bf 8f6f 	isb	sy
 800d76a:	f3bf 8f4f 	dsb	sy
 800d76e:	607b      	str	r3, [r7, #4]
}
 800d770:	bf00      	nop
 800d772:	bf00      	nop
 800d774:	e7fd      	b.n	800d772 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800d776:	4b0f      	ldr	r3, [pc, #60]	@ (800d7b4 <vPortValidateInterruptPriority+0x7c>)
 800d778:	681b      	ldr	r3, [r3, #0]
 800d77a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800d77e:	4b0e      	ldr	r3, [pc, #56]	@ (800d7b8 <vPortValidateInterruptPriority+0x80>)
 800d780:	681b      	ldr	r3, [r3, #0]
 800d782:	429a      	cmp	r2, r3
 800d784:	d90b      	bls.n	800d79e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 800d786:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d78a:	f383 8811 	msr	BASEPRI, r3
 800d78e:	f3bf 8f6f 	isb	sy
 800d792:	f3bf 8f4f 	dsb	sy
 800d796:	603b      	str	r3, [r7, #0]
}
 800d798:	bf00      	nop
 800d79a:	bf00      	nop
 800d79c:	e7fd      	b.n	800d79a <vPortValidateInterruptPriority+0x62>
	}
 800d79e:	bf00      	nop
 800d7a0:	3714      	adds	r7, #20
 800d7a2:	46bd      	mov	sp, r7
 800d7a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d7a8:	4770      	bx	lr
 800d7aa:	bf00      	nop
 800d7ac:	e000e3f0 	.word	0xe000e3f0
 800d7b0:	20001ce8 	.word	0x20001ce8
 800d7b4:	e000ed0c 	.word	0xe000ed0c
 800d7b8:	20001cec 	.word	0x20001cec

0800d7bc <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800d7bc:	b580      	push	{r7, lr}
 800d7be:	b08a      	sub	sp, #40	@ 0x28
 800d7c0:	af00      	add	r7, sp, #0
 800d7c2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800d7c4:	2300      	movs	r3, #0
 800d7c6:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800d7c8:	f7fe fb98 	bl	800befc <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800d7cc:	4b5c      	ldr	r3, [pc, #368]	@ (800d940 <pvPortMalloc+0x184>)
 800d7ce:	681b      	ldr	r3, [r3, #0]
 800d7d0:	2b00      	cmp	r3, #0
 800d7d2:	d101      	bne.n	800d7d8 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800d7d4:	f000 f924 	bl	800da20 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800d7d8:	4b5a      	ldr	r3, [pc, #360]	@ (800d944 <pvPortMalloc+0x188>)
 800d7da:	681a      	ldr	r2, [r3, #0]
 800d7dc:	687b      	ldr	r3, [r7, #4]
 800d7de:	4013      	ands	r3, r2
 800d7e0:	2b00      	cmp	r3, #0
 800d7e2:	f040 8095 	bne.w	800d910 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800d7e6:	687b      	ldr	r3, [r7, #4]
 800d7e8:	2b00      	cmp	r3, #0
 800d7ea:	d01e      	beq.n	800d82a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800d7ec:	2208      	movs	r2, #8
 800d7ee:	687b      	ldr	r3, [r7, #4]
 800d7f0:	4413      	add	r3, r2
 800d7f2:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800d7f4:	687b      	ldr	r3, [r7, #4]
 800d7f6:	f003 0307 	and.w	r3, r3, #7
 800d7fa:	2b00      	cmp	r3, #0
 800d7fc:	d015      	beq.n	800d82a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800d7fe:	687b      	ldr	r3, [r7, #4]
 800d800:	f023 0307 	bic.w	r3, r3, #7
 800d804:	3308      	adds	r3, #8
 800d806:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800d808:	687b      	ldr	r3, [r7, #4]
 800d80a:	f003 0307 	and.w	r3, r3, #7
 800d80e:	2b00      	cmp	r3, #0
 800d810:	d00b      	beq.n	800d82a <pvPortMalloc+0x6e>
	__asm volatile
 800d812:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d816:	f383 8811 	msr	BASEPRI, r3
 800d81a:	f3bf 8f6f 	isb	sy
 800d81e:	f3bf 8f4f 	dsb	sy
 800d822:	617b      	str	r3, [r7, #20]
}
 800d824:	bf00      	nop
 800d826:	bf00      	nop
 800d828:	e7fd      	b.n	800d826 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800d82a:	687b      	ldr	r3, [r7, #4]
 800d82c:	2b00      	cmp	r3, #0
 800d82e:	d06f      	beq.n	800d910 <pvPortMalloc+0x154>
 800d830:	4b45      	ldr	r3, [pc, #276]	@ (800d948 <pvPortMalloc+0x18c>)
 800d832:	681b      	ldr	r3, [r3, #0]
 800d834:	687a      	ldr	r2, [r7, #4]
 800d836:	429a      	cmp	r2, r3
 800d838:	d86a      	bhi.n	800d910 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800d83a:	4b44      	ldr	r3, [pc, #272]	@ (800d94c <pvPortMalloc+0x190>)
 800d83c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800d83e:	4b43      	ldr	r3, [pc, #268]	@ (800d94c <pvPortMalloc+0x190>)
 800d840:	681b      	ldr	r3, [r3, #0]
 800d842:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800d844:	e004      	b.n	800d850 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 800d846:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d848:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800d84a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d84c:	681b      	ldr	r3, [r3, #0]
 800d84e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800d850:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d852:	685b      	ldr	r3, [r3, #4]
 800d854:	687a      	ldr	r2, [r7, #4]
 800d856:	429a      	cmp	r2, r3
 800d858:	d903      	bls.n	800d862 <pvPortMalloc+0xa6>
 800d85a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d85c:	681b      	ldr	r3, [r3, #0]
 800d85e:	2b00      	cmp	r3, #0
 800d860:	d1f1      	bne.n	800d846 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800d862:	4b37      	ldr	r3, [pc, #220]	@ (800d940 <pvPortMalloc+0x184>)
 800d864:	681b      	ldr	r3, [r3, #0]
 800d866:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800d868:	429a      	cmp	r2, r3
 800d86a:	d051      	beq.n	800d910 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800d86c:	6a3b      	ldr	r3, [r7, #32]
 800d86e:	681b      	ldr	r3, [r3, #0]
 800d870:	2208      	movs	r2, #8
 800d872:	4413      	add	r3, r2
 800d874:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800d876:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d878:	681a      	ldr	r2, [r3, #0]
 800d87a:	6a3b      	ldr	r3, [r7, #32]
 800d87c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800d87e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d880:	685a      	ldr	r2, [r3, #4]
 800d882:	687b      	ldr	r3, [r7, #4]
 800d884:	1ad2      	subs	r2, r2, r3
 800d886:	2308      	movs	r3, #8
 800d888:	005b      	lsls	r3, r3, #1
 800d88a:	429a      	cmp	r2, r3
 800d88c:	d920      	bls.n	800d8d0 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800d88e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800d890:	687b      	ldr	r3, [r7, #4]
 800d892:	4413      	add	r3, r2
 800d894:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800d896:	69bb      	ldr	r3, [r7, #24]
 800d898:	f003 0307 	and.w	r3, r3, #7
 800d89c:	2b00      	cmp	r3, #0
 800d89e:	d00b      	beq.n	800d8b8 <pvPortMalloc+0xfc>
	__asm volatile
 800d8a0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d8a4:	f383 8811 	msr	BASEPRI, r3
 800d8a8:	f3bf 8f6f 	isb	sy
 800d8ac:	f3bf 8f4f 	dsb	sy
 800d8b0:	613b      	str	r3, [r7, #16]
}
 800d8b2:	bf00      	nop
 800d8b4:	bf00      	nop
 800d8b6:	e7fd      	b.n	800d8b4 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800d8b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d8ba:	685a      	ldr	r2, [r3, #4]
 800d8bc:	687b      	ldr	r3, [r7, #4]
 800d8be:	1ad2      	subs	r2, r2, r3
 800d8c0:	69bb      	ldr	r3, [r7, #24]
 800d8c2:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800d8c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d8c6:	687a      	ldr	r2, [r7, #4]
 800d8c8:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800d8ca:	69b8      	ldr	r0, [r7, #24]
 800d8cc:	f000 f90a 	bl	800dae4 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800d8d0:	4b1d      	ldr	r3, [pc, #116]	@ (800d948 <pvPortMalloc+0x18c>)
 800d8d2:	681a      	ldr	r2, [r3, #0]
 800d8d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d8d6:	685b      	ldr	r3, [r3, #4]
 800d8d8:	1ad3      	subs	r3, r2, r3
 800d8da:	4a1b      	ldr	r2, [pc, #108]	@ (800d948 <pvPortMalloc+0x18c>)
 800d8dc:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800d8de:	4b1a      	ldr	r3, [pc, #104]	@ (800d948 <pvPortMalloc+0x18c>)
 800d8e0:	681a      	ldr	r2, [r3, #0]
 800d8e2:	4b1b      	ldr	r3, [pc, #108]	@ (800d950 <pvPortMalloc+0x194>)
 800d8e4:	681b      	ldr	r3, [r3, #0]
 800d8e6:	429a      	cmp	r2, r3
 800d8e8:	d203      	bcs.n	800d8f2 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800d8ea:	4b17      	ldr	r3, [pc, #92]	@ (800d948 <pvPortMalloc+0x18c>)
 800d8ec:	681b      	ldr	r3, [r3, #0]
 800d8ee:	4a18      	ldr	r2, [pc, #96]	@ (800d950 <pvPortMalloc+0x194>)
 800d8f0:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800d8f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d8f4:	685a      	ldr	r2, [r3, #4]
 800d8f6:	4b13      	ldr	r3, [pc, #76]	@ (800d944 <pvPortMalloc+0x188>)
 800d8f8:	681b      	ldr	r3, [r3, #0]
 800d8fa:	431a      	orrs	r2, r3
 800d8fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d8fe:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800d900:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d902:	2200      	movs	r2, #0
 800d904:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800d906:	4b13      	ldr	r3, [pc, #76]	@ (800d954 <pvPortMalloc+0x198>)
 800d908:	681b      	ldr	r3, [r3, #0]
 800d90a:	3301      	adds	r3, #1
 800d90c:	4a11      	ldr	r2, [pc, #68]	@ (800d954 <pvPortMalloc+0x198>)
 800d90e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800d910:	f7fe fb02 	bl	800bf18 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800d914:	69fb      	ldr	r3, [r7, #28]
 800d916:	f003 0307 	and.w	r3, r3, #7
 800d91a:	2b00      	cmp	r3, #0
 800d91c:	d00b      	beq.n	800d936 <pvPortMalloc+0x17a>
	__asm volatile
 800d91e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d922:	f383 8811 	msr	BASEPRI, r3
 800d926:	f3bf 8f6f 	isb	sy
 800d92a:	f3bf 8f4f 	dsb	sy
 800d92e:	60fb      	str	r3, [r7, #12]
}
 800d930:	bf00      	nop
 800d932:	bf00      	nop
 800d934:	e7fd      	b.n	800d932 <pvPortMalloc+0x176>
	return pvReturn;
 800d936:	69fb      	ldr	r3, [r7, #28]
}
 800d938:	4618      	mov	r0, r3
 800d93a:	3728      	adds	r7, #40	@ 0x28
 800d93c:	46bd      	mov	sp, r7
 800d93e:	bd80      	pop	{r7, pc}
 800d940:	200058f8 	.word	0x200058f8
 800d944:	2000590c 	.word	0x2000590c
 800d948:	200058fc 	.word	0x200058fc
 800d94c:	200058f0 	.word	0x200058f0
 800d950:	20005900 	.word	0x20005900
 800d954:	20005904 	.word	0x20005904

0800d958 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800d958:	b580      	push	{r7, lr}
 800d95a:	b086      	sub	sp, #24
 800d95c:	af00      	add	r7, sp, #0
 800d95e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800d960:	687b      	ldr	r3, [r7, #4]
 800d962:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800d964:	687b      	ldr	r3, [r7, #4]
 800d966:	2b00      	cmp	r3, #0
 800d968:	d04f      	beq.n	800da0a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800d96a:	2308      	movs	r3, #8
 800d96c:	425b      	negs	r3, r3
 800d96e:	697a      	ldr	r2, [r7, #20]
 800d970:	4413      	add	r3, r2
 800d972:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800d974:	697b      	ldr	r3, [r7, #20]
 800d976:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800d978:	693b      	ldr	r3, [r7, #16]
 800d97a:	685a      	ldr	r2, [r3, #4]
 800d97c:	4b25      	ldr	r3, [pc, #148]	@ (800da14 <vPortFree+0xbc>)
 800d97e:	681b      	ldr	r3, [r3, #0]
 800d980:	4013      	ands	r3, r2
 800d982:	2b00      	cmp	r3, #0
 800d984:	d10b      	bne.n	800d99e <vPortFree+0x46>
	__asm volatile
 800d986:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d98a:	f383 8811 	msr	BASEPRI, r3
 800d98e:	f3bf 8f6f 	isb	sy
 800d992:	f3bf 8f4f 	dsb	sy
 800d996:	60fb      	str	r3, [r7, #12]
}
 800d998:	bf00      	nop
 800d99a:	bf00      	nop
 800d99c:	e7fd      	b.n	800d99a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800d99e:	693b      	ldr	r3, [r7, #16]
 800d9a0:	681b      	ldr	r3, [r3, #0]
 800d9a2:	2b00      	cmp	r3, #0
 800d9a4:	d00b      	beq.n	800d9be <vPortFree+0x66>
	__asm volatile
 800d9a6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d9aa:	f383 8811 	msr	BASEPRI, r3
 800d9ae:	f3bf 8f6f 	isb	sy
 800d9b2:	f3bf 8f4f 	dsb	sy
 800d9b6:	60bb      	str	r3, [r7, #8]
}
 800d9b8:	bf00      	nop
 800d9ba:	bf00      	nop
 800d9bc:	e7fd      	b.n	800d9ba <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800d9be:	693b      	ldr	r3, [r7, #16]
 800d9c0:	685a      	ldr	r2, [r3, #4]
 800d9c2:	4b14      	ldr	r3, [pc, #80]	@ (800da14 <vPortFree+0xbc>)
 800d9c4:	681b      	ldr	r3, [r3, #0]
 800d9c6:	4013      	ands	r3, r2
 800d9c8:	2b00      	cmp	r3, #0
 800d9ca:	d01e      	beq.n	800da0a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800d9cc:	693b      	ldr	r3, [r7, #16]
 800d9ce:	681b      	ldr	r3, [r3, #0]
 800d9d0:	2b00      	cmp	r3, #0
 800d9d2:	d11a      	bne.n	800da0a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800d9d4:	693b      	ldr	r3, [r7, #16]
 800d9d6:	685a      	ldr	r2, [r3, #4]
 800d9d8:	4b0e      	ldr	r3, [pc, #56]	@ (800da14 <vPortFree+0xbc>)
 800d9da:	681b      	ldr	r3, [r3, #0]
 800d9dc:	43db      	mvns	r3, r3
 800d9de:	401a      	ands	r2, r3
 800d9e0:	693b      	ldr	r3, [r7, #16]
 800d9e2:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800d9e4:	f7fe fa8a 	bl	800befc <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800d9e8:	693b      	ldr	r3, [r7, #16]
 800d9ea:	685a      	ldr	r2, [r3, #4]
 800d9ec:	4b0a      	ldr	r3, [pc, #40]	@ (800da18 <vPortFree+0xc0>)
 800d9ee:	681b      	ldr	r3, [r3, #0]
 800d9f0:	4413      	add	r3, r2
 800d9f2:	4a09      	ldr	r2, [pc, #36]	@ (800da18 <vPortFree+0xc0>)
 800d9f4:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800d9f6:	6938      	ldr	r0, [r7, #16]
 800d9f8:	f000 f874 	bl	800dae4 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800d9fc:	4b07      	ldr	r3, [pc, #28]	@ (800da1c <vPortFree+0xc4>)
 800d9fe:	681b      	ldr	r3, [r3, #0]
 800da00:	3301      	adds	r3, #1
 800da02:	4a06      	ldr	r2, [pc, #24]	@ (800da1c <vPortFree+0xc4>)
 800da04:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800da06:	f7fe fa87 	bl	800bf18 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800da0a:	bf00      	nop
 800da0c:	3718      	adds	r7, #24
 800da0e:	46bd      	mov	sp, r7
 800da10:	bd80      	pop	{r7, pc}
 800da12:	bf00      	nop
 800da14:	2000590c 	.word	0x2000590c
 800da18:	200058fc 	.word	0x200058fc
 800da1c:	20005908 	.word	0x20005908

0800da20 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800da20:	b480      	push	{r7}
 800da22:	b085      	sub	sp, #20
 800da24:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800da26:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 800da2a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800da2c:	4b27      	ldr	r3, [pc, #156]	@ (800dacc <prvHeapInit+0xac>)
 800da2e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800da30:	68fb      	ldr	r3, [r7, #12]
 800da32:	f003 0307 	and.w	r3, r3, #7
 800da36:	2b00      	cmp	r3, #0
 800da38:	d00c      	beq.n	800da54 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800da3a:	68fb      	ldr	r3, [r7, #12]
 800da3c:	3307      	adds	r3, #7
 800da3e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800da40:	68fb      	ldr	r3, [r7, #12]
 800da42:	f023 0307 	bic.w	r3, r3, #7
 800da46:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800da48:	68ba      	ldr	r2, [r7, #8]
 800da4a:	68fb      	ldr	r3, [r7, #12]
 800da4c:	1ad3      	subs	r3, r2, r3
 800da4e:	4a1f      	ldr	r2, [pc, #124]	@ (800dacc <prvHeapInit+0xac>)
 800da50:	4413      	add	r3, r2
 800da52:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800da54:	68fb      	ldr	r3, [r7, #12]
 800da56:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800da58:	4a1d      	ldr	r2, [pc, #116]	@ (800dad0 <prvHeapInit+0xb0>)
 800da5a:	687b      	ldr	r3, [r7, #4]
 800da5c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800da5e:	4b1c      	ldr	r3, [pc, #112]	@ (800dad0 <prvHeapInit+0xb0>)
 800da60:	2200      	movs	r2, #0
 800da62:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800da64:	687b      	ldr	r3, [r7, #4]
 800da66:	68ba      	ldr	r2, [r7, #8]
 800da68:	4413      	add	r3, r2
 800da6a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800da6c:	2208      	movs	r2, #8
 800da6e:	68fb      	ldr	r3, [r7, #12]
 800da70:	1a9b      	subs	r3, r3, r2
 800da72:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800da74:	68fb      	ldr	r3, [r7, #12]
 800da76:	f023 0307 	bic.w	r3, r3, #7
 800da7a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800da7c:	68fb      	ldr	r3, [r7, #12]
 800da7e:	4a15      	ldr	r2, [pc, #84]	@ (800dad4 <prvHeapInit+0xb4>)
 800da80:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800da82:	4b14      	ldr	r3, [pc, #80]	@ (800dad4 <prvHeapInit+0xb4>)
 800da84:	681b      	ldr	r3, [r3, #0]
 800da86:	2200      	movs	r2, #0
 800da88:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800da8a:	4b12      	ldr	r3, [pc, #72]	@ (800dad4 <prvHeapInit+0xb4>)
 800da8c:	681b      	ldr	r3, [r3, #0]
 800da8e:	2200      	movs	r2, #0
 800da90:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800da92:	687b      	ldr	r3, [r7, #4]
 800da94:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800da96:	683b      	ldr	r3, [r7, #0]
 800da98:	68fa      	ldr	r2, [r7, #12]
 800da9a:	1ad2      	subs	r2, r2, r3
 800da9c:	683b      	ldr	r3, [r7, #0]
 800da9e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800daa0:	4b0c      	ldr	r3, [pc, #48]	@ (800dad4 <prvHeapInit+0xb4>)
 800daa2:	681a      	ldr	r2, [r3, #0]
 800daa4:	683b      	ldr	r3, [r7, #0]
 800daa6:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800daa8:	683b      	ldr	r3, [r7, #0]
 800daaa:	685b      	ldr	r3, [r3, #4]
 800daac:	4a0a      	ldr	r2, [pc, #40]	@ (800dad8 <prvHeapInit+0xb8>)
 800daae:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800dab0:	683b      	ldr	r3, [r7, #0]
 800dab2:	685b      	ldr	r3, [r3, #4]
 800dab4:	4a09      	ldr	r2, [pc, #36]	@ (800dadc <prvHeapInit+0xbc>)
 800dab6:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800dab8:	4b09      	ldr	r3, [pc, #36]	@ (800dae0 <prvHeapInit+0xc0>)
 800daba:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800dabe:	601a      	str	r2, [r3, #0]
}
 800dac0:	bf00      	nop
 800dac2:	3714      	adds	r7, #20
 800dac4:	46bd      	mov	sp, r7
 800dac6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800daca:	4770      	bx	lr
 800dacc:	20001cf0 	.word	0x20001cf0
 800dad0:	200058f0 	.word	0x200058f0
 800dad4:	200058f8 	.word	0x200058f8
 800dad8:	20005900 	.word	0x20005900
 800dadc:	200058fc 	.word	0x200058fc
 800dae0:	2000590c 	.word	0x2000590c

0800dae4 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800dae4:	b480      	push	{r7}
 800dae6:	b085      	sub	sp, #20
 800dae8:	af00      	add	r7, sp, #0
 800daea:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800daec:	4b28      	ldr	r3, [pc, #160]	@ (800db90 <prvInsertBlockIntoFreeList+0xac>)
 800daee:	60fb      	str	r3, [r7, #12]
 800daf0:	e002      	b.n	800daf8 <prvInsertBlockIntoFreeList+0x14>
 800daf2:	68fb      	ldr	r3, [r7, #12]
 800daf4:	681b      	ldr	r3, [r3, #0]
 800daf6:	60fb      	str	r3, [r7, #12]
 800daf8:	68fb      	ldr	r3, [r7, #12]
 800dafa:	681b      	ldr	r3, [r3, #0]
 800dafc:	687a      	ldr	r2, [r7, #4]
 800dafe:	429a      	cmp	r2, r3
 800db00:	d8f7      	bhi.n	800daf2 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800db02:	68fb      	ldr	r3, [r7, #12]
 800db04:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800db06:	68fb      	ldr	r3, [r7, #12]
 800db08:	685b      	ldr	r3, [r3, #4]
 800db0a:	68ba      	ldr	r2, [r7, #8]
 800db0c:	4413      	add	r3, r2
 800db0e:	687a      	ldr	r2, [r7, #4]
 800db10:	429a      	cmp	r2, r3
 800db12:	d108      	bne.n	800db26 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800db14:	68fb      	ldr	r3, [r7, #12]
 800db16:	685a      	ldr	r2, [r3, #4]
 800db18:	687b      	ldr	r3, [r7, #4]
 800db1a:	685b      	ldr	r3, [r3, #4]
 800db1c:	441a      	add	r2, r3
 800db1e:	68fb      	ldr	r3, [r7, #12]
 800db20:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800db22:	68fb      	ldr	r3, [r7, #12]
 800db24:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800db26:	687b      	ldr	r3, [r7, #4]
 800db28:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800db2a:	687b      	ldr	r3, [r7, #4]
 800db2c:	685b      	ldr	r3, [r3, #4]
 800db2e:	68ba      	ldr	r2, [r7, #8]
 800db30:	441a      	add	r2, r3
 800db32:	68fb      	ldr	r3, [r7, #12]
 800db34:	681b      	ldr	r3, [r3, #0]
 800db36:	429a      	cmp	r2, r3
 800db38:	d118      	bne.n	800db6c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800db3a:	68fb      	ldr	r3, [r7, #12]
 800db3c:	681a      	ldr	r2, [r3, #0]
 800db3e:	4b15      	ldr	r3, [pc, #84]	@ (800db94 <prvInsertBlockIntoFreeList+0xb0>)
 800db40:	681b      	ldr	r3, [r3, #0]
 800db42:	429a      	cmp	r2, r3
 800db44:	d00d      	beq.n	800db62 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800db46:	687b      	ldr	r3, [r7, #4]
 800db48:	685a      	ldr	r2, [r3, #4]
 800db4a:	68fb      	ldr	r3, [r7, #12]
 800db4c:	681b      	ldr	r3, [r3, #0]
 800db4e:	685b      	ldr	r3, [r3, #4]
 800db50:	441a      	add	r2, r3
 800db52:	687b      	ldr	r3, [r7, #4]
 800db54:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800db56:	68fb      	ldr	r3, [r7, #12]
 800db58:	681b      	ldr	r3, [r3, #0]
 800db5a:	681a      	ldr	r2, [r3, #0]
 800db5c:	687b      	ldr	r3, [r7, #4]
 800db5e:	601a      	str	r2, [r3, #0]
 800db60:	e008      	b.n	800db74 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800db62:	4b0c      	ldr	r3, [pc, #48]	@ (800db94 <prvInsertBlockIntoFreeList+0xb0>)
 800db64:	681a      	ldr	r2, [r3, #0]
 800db66:	687b      	ldr	r3, [r7, #4]
 800db68:	601a      	str	r2, [r3, #0]
 800db6a:	e003      	b.n	800db74 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800db6c:	68fb      	ldr	r3, [r7, #12]
 800db6e:	681a      	ldr	r2, [r3, #0]
 800db70:	687b      	ldr	r3, [r7, #4]
 800db72:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800db74:	68fa      	ldr	r2, [r7, #12]
 800db76:	687b      	ldr	r3, [r7, #4]
 800db78:	429a      	cmp	r2, r3
 800db7a:	d002      	beq.n	800db82 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800db7c:	68fb      	ldr	r3, [r7, #12]
 800db7e:	687a      	ldr	r2, [r7, #4]
 800db80:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800db82:	bf00      	nop
 800db84:	3714      	adds	r7, #20
 800db86:	46bd      	mov	sp, r7
 800db88:	f85d 7b04 	ldr.w	r7, [sp], #4
 800db8c:	4770      	bx	lr
 800db8e:	bf00      	nop
 800db90:	200058f0 	.word	0x200058f0
 800db94:	200058f8 	.word	0x200058f8

0800db98 <_vsiprintf_r>:
 800db98:	b500      	push	{lr}
 800db9a:	b09b      	sub	sp, #108	@ 0x6c
 800db9c:	9100      	str	r1, [sp, #0]
 800db9e:	9104      	str	r1, [sp, #16]
 800dba0:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800dba4:	9105      	str	r1, [sp, #20]
 800dba6:	9102      	str	r1, [sp, #8]
 800dba8:	4905      	ldr	r1, [pc, #20]	@ (800dbc0 <_vsiprintf_r+0x28>)
 800dbaa:	9103      	str	r1, [sp, #12]
 800dbac:	4669      	mov	r1, sp
 800dbae:	f000 f951 	bl	800de54 <_svfiprintf_r>
 800dbb2:	9b00      	ldr	r3, [sp, #0]
 800dbb4:	2200      	movs	r2, #0
 800dbb6:	701a      	strb	r2, [r3, #0]
 800dbb8:	b01b      	add	sp, #108	@ 0x6c
 800dbba:	f85d fb04 	ldr.w	pc, [sp], #4
 800dbbe:	bf00      	nop
 800dbc0:	ffff0208 	.word	0xffff0208

0800dbc4 <vsiprintf>:
 800dbc4:	4613      	mov	r3, r2
 800dbc6:	460a      	mov	r2, r1
 800dbc8:	4601      	mov	r1, r0
 800dbca:	4802      	ldr	r0, [pc, #8]	@ (800dbd4 <vsiprintf+0x10>)
 800dbcc:	6800      	ldr	r0, [r0, #0]
 800dbce:	f7ff bfe3 	b.w	800db98 <_vsiprintf_r>
 800dbd2:	bf00      	nop
 800dbd4:	200000f8 	.word	0x200000f8

0800dbd8 <memset>:
 800dbd8:	4402      	add	r2, r0
 800dbda:	4603      	mov	r3, r0
 800dbdc:	4293      	cmp	r3, r2
 800dbde:	d100      	bne.n	800dbe2 <memset+0xa>
 800dbe0:	4770      	bx	lr
 800dbe2:	f803 1b01 	strb.w	r1, [r3], #1
 800dbe6:	e7f9      	b.n	800dbdc <memset+0x4>

0800dbe8 <_reclaim_reent>:
 800dbe8:	4b29      	ldr	r3, [pc, #164]	@ (800dc90 <_reclaim_reent+0xa8>)
 800dbea:	681b      	ldr	r3, [r3, #0]
 800dbec:	4283      	cmp	r3, r0
 800dbee:	b570      	push	{r4, r5, r6, lr}
 800dbf0:	4604      	mov	r4, r0
 800dbf2:	d04b      	beq.n	800dc8c <_reclaim_reent+0xa4>
 800dbf4:	69c3      	ldr	r3, [r0, #28]
 800dbf6:	b1ab      	cbz	r3, 800dc24 <_reclaim_reent+0x3c>
 800dbf8:	68db      	ldr	r3, [r3, #12]
 800dbfa:	b16b      	cbz	r3, 800dc18 <_reclaim_reent+0x30>
 800dbfc:	2500      	movs	r5, #0
 800dbfe:	69e3      	ldr	r3, [r4, #28]
 800dc00:	68db      	ldr	r3, [r3, #12]
 800dc02:	5959      	ldr	r1, [r3, r5]
 800dc04:	2900      	cmp	r1, #0
 800dc06:	d13b      	bne.n	800dc80 <_reclaim_reent+0x98>
 800dc08:	3504      	adds	r5, #4
 800dc0a:	2d80      	cmp	r5, #128	@ 0x80
 800dc0c:	d1f7      	bne.n	800dbfe <_reclaim_reent+0x16>
 800dc0e:	69e3      	ldr	r3, [r4, #28]
 800dc10:	4620      	mov	r0, r4
 800dc12:	68d9      	ldr	r1, [r3, #12]
 800dc14:	f000 f878 	bl	800dd08 <_free_r>
 800dc18:	69e3      	ldr	r3, [r4, #28]
 800dc1a:	6819      	ldr	r1, [r3, #0]
 800dc1c:	b111      	cbz	r1, 800dc24 <_reclaim_reent+0x3c>
 800dc1e:	4620      	mov	r0, r4
 800dc20:	f000 f872 	bl	800dd08 <_free_r>
 800dc24:	6961      	ldr	r1, [r4, #20]
 800dc26:	b111      	cbz	r1, 800dc2e <_reclaim_reent+0x46>
 800dc28:	4620      	mov	r0, r4
 800dc2a:	f000 f86d 	bl	800dd08 <_free_r>
 800dc2e:	69e1      	ldr	r1, [r4, #28]
 800dc30:	b111      	cbz	r1, 800dc38 <_reclaim_reent+0x50>
 800dc32:	4620      	mov	r0, r4
 800dc34:	f000 f868 	bl	800dd08 <_free_r>
 800dc38:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800dc3a:	b111      	cbz	r1, 800dc42 <_reclaim_reent+0x5a>
 800dc3c:	4620      	mov	r0, r4
 800dc3e:	f000 f863 	bl	800dd08 <_free_r>
 800dc42:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800dc44:	b111      	cbz	r1, 800dc4c <_reclaim_reent+0x64>
 800dc46:	4620      	mov	r0, r4
 800dc48:	f000 f85e 	bl	800dd08 <_free_r>
 800dc4c:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 800dc4e:	b111      	cbz	r1, 800dc56 <_reclaim_reent+0x6e>
 800dc50:	4620      	mov	r0, r4
 800dc52:	f000 f859 	bl	800dd08 <_free_r>
 800dc56:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 800dc58:	b111      	cbz	r1, 800dc60 <_reclaim_reent+0x78>
 800dc5a:	4620      	mov	r0, r4
 800dc5c:	f000 f854 	bl	800dd08 <_free_r>
 800dc60:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 800dc62:	b111      	cbz	r1, 800dc6a <_reclaim_reent+0x82>
 800dc64:	4620      	mov	r0, r4
 800dc66:	f000 f84f 	bl	800dd08 <_free_r>
 800dc6a:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 800dc6c:	b111      	cbz	r1, 800dc74 <_reclaim_reent+0x8c>
 800dc6e:	4620      	mov	r0, r4
 800dc70:	f000 f84a 	bl	800dd08 <_free_r>
 800dc74:	6a23      	ldr	r3, [r4, #32]
 800dc76:	b14b      	cbz	r3, 800dc8c <_reclaim_reent+0xa4>
 800dc78:	4620      	mov	r0, r4
 800dc7a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800dc7e:	4718      	bx	r3
 800dc80:	680e      	ldr	r6, [r1, #0]
 800dc82:	4620      	mov	r0, r4
 800dc84:	f000 f840 	bl	800dd08 <_free_r>
 800dc88:	4631      	mov	r1, r6
 800dc8a:	e7bb      	b.n	800dc04 <_reclaim_reent+0x1c>
 800dc8c:	bd70      	pop	{r4, r5, r6, pc}
 800dc8e:	bf00      	nop
 800dc90:	200000f8 	.word	0x200000f8

0800dc94 <__errno>:
 800dc94:	4b01      	ldr	r3, [pc, #4]	@ (800dc9c <__errno+0x8>)
 800dc96:	6818      	ldr	r0, [r3, #0]
 800dc98:	4770      	bx	lr
 800dc9a:	bf00      	nop
 800dc9c:	200000f8 	.word	0x200000f8

0800dca0 <__libc_init_array>:
 800dca0:	b570      	push	{r4, r5, r6, lr}
 800dca2:	4d0d      	ldr	r5, [pc, #52]	@ (800dcd8 <__libc_init_array+0x38>)
 800dca4:	4c0d      	ldr	r4, [pc, #52]	@ (800dcdc <__libc_init_array+0x3c>)
 800dca6:	1b64      	subs	r4, r4, r5
 800dca8:	10a4      	asrs	r4, r4, #2
 800dcaa:	2600      	movs	r6, #0
 800dcac:	42a6      	cmp	r6, r4
 800dcae:	d109      	bne.n	800dcc4 <__libc_init_array+0x24>
 800dcb0:	4d0b      	ldr	r5, [pc, #44]	@ (800dce0 <__libc_init_array+0x40>)
 800dcb2:	4c0c      	ldr	r4, [pc, #48]	@ (800dce4 <__libc_init_array+0x44>)
 800dcb4:	f000 fc66 	bl	800e584 <_init>
 800dcb8:	1b64      	subs	r4, r4, r5
 800dcba:	10a4      	asrs	r4, r4, #2
 800dcbc:	2600      	movs	r6, #0
 800dcbe:	42a6      	cmp	r6, r4
 800dcc0:	d105      	bne.n	800dcce <__libc_init_array+0x2e>
 800dcc2:	bd70      	pop	{r4, r5, r6, pc}
 800dcc4:	f855 3b04 	ldr.w	r3, [r5], #4
 800dcc8:	4798      	blx	r3
 800dcca:	3601      	adds	r6, #1
 800dccc:	e7ee      	b.n	800dcac <__libc_init_array+0xc>
 800dcce:	f855 3b04 	ldr.w	r3, [r5], #4
 800dcd2:	4798      	blx	r3
 800dcd4:	3601      	adds	r6, #1
 800dcd6:	e7f2      	b.n	800dcbe <__libc_init_array+0x1e>
 800dcd8:	0800e724 	.word	0x0800e724
 800dcdc:	0800e724 	.word	0x0800e724
 800dce0:	0800e724 	.word	0x0800e724
 800dce4:	0800e728 	.word	0x0800e728

0800dce8 <__retarget_lock_acquire_recursive>:
 800dce8:	4770      	bx	lr

0800dcea <__retarget_lock_release_recursive>:
 800dcea:	4770      	bx	lr

0800dcec <memcpy>:
 800dcec:	440a      	add	r2, r1
 800dcee:	4291      	cmp	r1, r2
 800dcf0:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 800dcf4:	d100      	bne.n	800dcf8 <memcpy+0xc>
 800dcf6:	4770      	bx	lr
 800dcf8:	b510      	push	{r4, lr}
 800dcfa:	f811 4b01 	ldrb.w	r4, [r1], #1
 800dcfe:	f803 4f01 	strb.w	r4, [r3, #1]!
 800dd02:	4291      	cmp	r1, r2
 800dd04:	d1f9      	bne.n	800dcfa <memcpy+0xe>
 800dd06:	bd10      	pop	{r4, pc}

0800dd08 <_free_r>:
 800dd08:	b538      	push	{r3, r4, r5, lr}
 800dd0a:	4605      	mov	r5, r0
 800dd0c:	2900      	cmp	r1, #0
 800dd0e:	d041      	beq.n	800dd94 <_free_r+0x8c>
 800dd10:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800dd14:	1f0c      	subs	r4, r1, #4
 800dd16:	2b00      	cmp	r3, #0
 800dd18:	bfb8      	it	lt
 800dd1a:	18e4      	addlt	r4, r4, r3
 800dd1c:	f000 fbc6 	bl	800e4ac <__malloc_lock>
 800dd20:	4a1d      	ldr	r2, [pc, #116]	@ (800dd98 <_free_r+0x90>)
 800dd22:	6813      	ldr	r3, [r2, #0]
 800dd24:	b933      	cbnz	r3, 800dd34 <_free_r+0x2c>
 800dd26:	6063      	str	r3, [r4, #4]
 800dd28:	6014      	str	r4, [r2, #0]
 800dd2a:	4628      	mov	r0, r5
 800dd2c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800dd30:	f000 bbc2 	b.w	800e4b8 <__malloc_unlock>
 800dd34:	42a3      	cmp	r3, r4
 800dd36:	d908      	bls.n	800dd4a <_free_r+0x42>
 800dd38:	6820      	ldr	r0, [r4, #0]
 800dd3a:	1821      	adds	r1, r4, r0
 800dd3c:	428b      	cmp	r3, r1
 800dd3e:	bf01      	itttt	eq
 800dd40:	6819      	ldreq	r1, [r3, #0]
 800dd42:	685b      	ldreq	r3, [r3, #4]
 800dd44:	1809      	addeq	r1, r1, r0
 800dd46:	6021      	streq	r1, [r4, #0]
 800dd48:	e7ed      	b.n	800dd26 <_free_r+0x1e>
 800dd4a:	461a      	mov	r2, r3
 800dd4c:	685b      	ldr	r3, [r3, #4]
 800dd4e:	b10b      	cbz	r3, 800dd54 <_free_r+0x4c>
 800dd50:	42a3      	cmp	r3, r4
 800dd52:	d9fa      	bls.n	800dd4a <_free_r+0x42>
 800dd54:	6811      	ldr	r1, [r2, #0]
 800dd56:	1850      	adds	r0, r2, r1
 800dd58:	42a0      	cmp	r0, r4
 800dd5a:	d10b      	bne.n	800dd74 <_free_r+0x6c>
 800dd5c:	6820      	ldr	r0, [r4, #0]
 800dd5e:	4401      	add	r1, r0
 800dd60:	1850      	adds	r0, r2, r1
 800dd62:	4283      	cmp	r3, r0
 800dd64:	6011      	str	r1, [r2, #0]
 800dd66:	d1e0      	bne.n	800dd2a <_free_r+0x22>
 800dd68:	6818      	ldr	r0, [r3, #0]
 800dd6a:	685b      	ldr	r3, [r3, #4]
 800dd6c:	6053      	str	r3, [r2, #4]
 800dd6e:	4408      	add	r0, r1
 800dd70:	6010      	str	r0, [r2, #0]
 800dd72:	e7da      	b.n	800dd2a <_free_r+0x22>
 800dd74:	d902      	bls.n	800dd7c <_free_r+0x74>
 800dd76:	230c      	movs	r3, #12
 800dd78:	602b      	str	r3, [r5, #0]
 800dd7a:	e7d6      	b.n	800dd2a <_free_r+0x22>
 800dd7c:	6820      	ldr	r0, [r4, #0]
 800dd7e:	1821      	adds	r1, r4, r0
 800dd80:	428b      	cmp	r3, r1
 800dd82:	bf04      	itt	eq
 800dd84:	6819      	ldreq	r1, [r3, #0]
 800dd86:	685b      	ldreq	r3, [r3, #4]
 800dd88:	6063      	str	r3, [r4, #4]
 800dd8a:	bf04      	itt	eq
 800dd8c:	1809      	addeq	r1, r1, r0
 800dd8e:	6021      	streq	r1, [r4, #0]
 800dd90:	6054      	str	r4, [r2, #4]
 800dd92:	e7ca      	b.n	800dd2a <_free_r+0x22>
 800dd94:	bd38      	pop	{r3, r4, r5, pc}
 800dd96:	bf00      	nop
 800dd98:	20005a54 	.word	0x20005a54

0800dd9c <__ssputs_r>:
 800dd9c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800dda0:	688e      	ldr	r6, [r1, #8]
 800dda2:	461f      	mov	r7, r3
 800dda4:	42be      	cmp	r6, r7
 800dda6:	680b      	ldr	r3, [r1, #0]
 800dda8:	4682      	mov	sl, r0
 800ddaa:	460c      	mov	r4, r1
 800ddac:	4690      	mov	r8, r2
 800ddae:	d82d      	bhi.n	800de0c <__ssputs_r+0x70>
 800ddb0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800ddb4:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800ddb8:	d026      	beq.n	800de08 <__ssputs_r+0x6c>
 800ddba:	6965      	ldr	r5, [r4, #20]
 800ddbc:	6909      	ldr	r1, [r1, #16]
 800ddbe:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800ddc2:	eba3 0901 	sub.w	r9, r3, r1
 800ddc6:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800ddca:	1c7b      	adds	r3, r7, #1
 800ddcc:	444b      	add	r3, r9
 800ddce:	106d      	asrs	r5, r5, #1
 800ddd0:	429d      	cmp	r5, r3
 800ddd2:	bf38      	it	cc
 800ddd4:	461d      	movcc	r5, r3
 800ddd6:	0553      	lsls	r3, r2, #21
 800ddd8:	d527      	bpl.n	800de2a <__ssputs_r+0x8e>
 800ddda:	4629      	mov	r1, r5
 800dddc:	f000 f958 	bl	800e090 <_malloc_r>
 800dde0:	4606      	mov	r6, r0
 800dde2:	b360      	cbz	r0, 800de3e <__ssputs_r+0xa2>
 800dde4:	6921      	ldr	r1, [r4, #16]
 800dde6:	464a      	mov	r2, r9
 800dde8:	f7ff ff80 	bl	800dcec <memcpy>
 800ddec:	89a3      	ldrh	r3, [r4, #12]
 800ddee:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800ddf2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ddf6:	81a3      	strh	r3, [r4, #12]
 800ddf8:	6126      	str	r6, [r4, #16]
 800ddfa:	6165      	str	r5, [r4, #20]
 800ddfc:	444e      	add	r6, r9
 800ddfe:	eba5 0509 	sub.w	r5, r5, r9
 800de02:	6026      	str	r6, [r4, #0]
 800de04:	60a5      	str	r5, [r4, #8]
 800de06:	463e      	mov	r6, r7
 800de08:	42be      	cmp	r6, r7
 800de0a:	d900      	bls.n	800de0e <__ssputs_r+0x72>
 800de0c:	463e      	mov	r6, r7
 800de0e:	6820      	ldr	r0, [r4, #0]
 800de10:	4632      	mov	r2, r6
 800de12:	4641      	mov	r1, r8
 800de14:	f000 fb84 	bl	800e520 <memmove>
 800de18:	68a3      	ldr	r3, [r4, #8]
 800de1a:	1b9b      	subs	r3, r3, r6
 800de1c:	60a3      	str	r3, [r4, #8]
 800de1e:	6823      	ldr	r3, [r4, #0]
 800de20:	4433      	add	r3, r6
 800de22:	6023      	str	r3, [r4, #0]
 800de24:	2000      	movs	r0, #0
 800de26:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800de2a:	462a      	mov	r2, r5
 800de2c:	f000 fb4a 	bl	800e4c4 <_realloc_r>
 800de30:	4606      	mov	r6, r0
 800de32:	2800      	cmp	r0, #0
 800de34:	d1e0      	bne.n	800ddf8 <__ssputs_r+0x5c>
 800de36:	6921      	ldr	r1, [r4, #16]
 800de38:	4650      	mov	r0, sl
 800de3a:	f7ff ff65 	bl	800dd08 <_free_r>
 800de3e:	230c      	movs	r3, #12
 800de40:	f8ca 3000 	str.w	r3, [sl]
 800de44:	89a3      	ldrh	r3, [r4, #12]
 800de46:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800de4a:	81a3      	strh	r3, [r4, #12]
 800de4c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800de50:	e7e9      	b.n	800de26 <__ssputs_r+0x8a>
	...

0800de54 <_svfiprintf_r>:
 800de54:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800de58:	4698      	mov	r8, r3
 800de5a:	898b      	ldrh	r3, [r1, #12]
 800de5c:	061b      	lsls	r3, r3, #24
 800de5e:	b09d      	sub	sp, #116	@ 0x74
 800de60:	4607      	mov	r7, r0
 800de62:	460d      	mov	r5, r1
 800de64:	4614      	mov	r4, r2
 800de66:	d510      	bpl.n	800de8a <_svfiprintf_r+0x36>
 800de68:	690b      	ldr	r3, [r1, #16]
 800de6a:	b973      	cbnz	r3, 800de8a <_svfiprintf_r+0x36>
 800de6c:	2140      	movs	r1, #64	@ 0x40
 800de6e:	f000 f90f 	bl	800e090 <_malloc_r>
 800de72:	6028      	str	r0, [r5, #0]
 800de74:	6128      	str	r0, [r5, #16]
 800de76:	b930      	cbnz	r0, 800de86 <_svfiprintf_r+0x32>
 800de78:	230c      	movs	r3, #12
 800de7a:	603b      	str	r3, [r7, #0]
 800de7c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800de80:	b01d      	add	sp, #116	@ 0x74
 800de82:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800de86:	2340      	movs	r3, #64	@ 0x40
 800de88:	616b      	str	r3, [r5, #20]
 800de8a:	2300      	movs	r3, #0
 800de8c:	9309      	str	r3, [sp, #36]	@ 0x24
 800de8e:	2320      	movs	r3, #32
 800de90:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800de94:	f8cd 800c 	str.w	r8, [sp, #12]
 800de98:	2330      	movs	r3, #48	@ 0x30
 800de9a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800e038 <_svfiprintf_r+0x1e4>
 800de9e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800dea2:	f04f 0901 	mov.w	r9, #1
 800dea6:	4623      	mov	r3, r4
 800dea8:	469a      	mov	sl, r3
 800deaa:	f813 2b01 	ldrb.w	r2, [r3], #1
 800deae:	b10a      	cbz	r2, 800deb4 <_svfiprintf_r+0x60>
 800deb0:	2a25      	cmp	r2, #37	@ 0x25
 800deb2:	d1f9      	bne.n	800dea8 <_svfiprintf_r+0x54>
 800deb4:	ebba 0b04 	subs.w	fp, sl, r4
 800deb8:	d00b      	beq.n	800ded2 <_svfiprintf_r+0x7e>
 800deba:	465b      	mov	r3, fp
 800debc:	4622      	mov	r2, r4
 800debe:	4629      	mov	r1, r5
 800dec0:	4638      	mov	r0, r7
 800dec2:	f7ff ff6b 	bl	800dd9c <__ssputs_r>
 800dec6:	3001      	adds	r0, #1
 800dec8:	f000 80a7 	beq.w	800e01a <_svfiprintf_r+0x1c6>
 800decc:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800dece:	445a      	add	r2, fp
 800ded0:	9209      	str	r2, [sp, #36]	@ 0x24
 800ded2:	f89a 3000 	ldrb.w	r3, [sl]
 800ded6:	2b00      	cmp	r3, #0
 800ded8:	f000 809f 	beq.w	800e01a <_svfiprintf_r+0x1c6>
 800dedc:	2300      	movs	r3, #0
 800dede:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800dee2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800dee6:	f10a 0a01 	add.w	sl, sl, #1
 800deea:	9304      	str	r3, [sp, #16]
 800deec:	9307      	str	r3, [sp, #28]
 800deee:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800def2:	931a      	str	r3, [sp, #104]	@ 0x68
 800def4:	4654      	mov	r4, sl
 800def6:	2205      	movs	r2, #5
 800def8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800defc:	484e      	ldr	r0, [pc, #312]	@ (800e038 <_svfiprintf_r+0x1e4>)
 800defe:	f7f2 f96f 	bl	80001e0 <memchr>
 800df02:	9a04      	ldr	r2, [sp, #16]
 800df04:	b9d8      	cbnz	r0, 800df3e <_svfiprintf_r+0xea>
 800df06:	06d0      	lsls	r0, r2, #27
 800df08:	bf44      	itt	mi
 800df0a:	2320      	movmi	r3, #32
 800df0c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800df10:	0711      	lsls	r1, r2, #28
 800df12:	bf44      	itt	mi
 800df14:	232b      	movmi	r3, #43	@ 0x2b
 800df16:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800df1a:	f89a 3000 	ldrb.w	r3, [sl]
 800df1e:	2b2a      	cmp	r3, #42	@ 0x2a
 800df20:	d015      	beq.n	800df4e <_svfiprintf_r+0xfa>
 800df22:	9a07      	ldr	r2, [sp, #28]
 800df24:	4654      	mov	r4, sl
 800df26:	2000      	movs	r0, #0
 800df28:	f04f 0c0a 	mov.w	ip, #10
 800df2c:	4621      	mov	r1, r4
 800df2e:	f811 3b01 	ldrb.w	r3, [r1], #1
 800df32:	3b30      	subs	r3, #48	@ 0x30
 800df34:	2b09      	cmp	r3, #9
 800df36:	d94b      	bls.n	800dfd0 <_svfiprintf_r+0x17c>
 800df38:	b1b0      	cbz	r0, 800df68 <_svfiprintf_r+0x114>
 800df3a:	9207      	str	r2, [sp, #28]
 800df3c:	e014      	b.n	800df68 <_svfiprintf_r+0x114>
 800df3e:	eba0 0308 	sub.w	r3, r0, r8
 800df42:	fa09 f303 	lsl.w	r3, r9, r3
 800df46:	4313      	orrs	r3, r2
 800df48:	9304      	str	r3, [sp, #16]
 800df4a:	46a2      	mov	sl, r4
 800df4c:	e7d2      	b.n	800def4 <_svfiprintf_r+0xa0>
 800df4e:	9b03      	ldr	r3, [sp, #12]
 800df50:	1d19      	adds	r1, r3, #4
 800df52:	681b      	ldr	r3, [r3, #0]
 800df54:	9103      	str	r1, [sp, #12]
 800df56:	2b00      	cmp	r3, #0
 800df58:	bfbb      	ittet	lt
 800df5a:	425b      	neglt	r3, r3
 800df5c:	f042 0202 	orrlt.w	r2, r2, #2
 800df60:	9307      	strge	r3, [sp, #28]
 800df62:	9307      	strlt	r3, [sp, #28]
 800df64:	bfb8      	it	lt
 800df66:	9204      	strlt	r2, [sp, #16]
 800df68:	7823      	ldrb	r3, [r4, #0]
 800df6a:	2b2e      	cmp	r3, #46	@ 0x2e
 800df6c:	d10a      	bne.n	800df84 <_svfiprintf_r+0x130>
 800df6e:	7863      	ldrb	r3, [r4, #1]
 800df70:	2b2a      	cmp	r3, #42	@ 0x2a
 800df72:	d132      	bne.n	800dfda <_svfiprintf_r+0x186>
 800df74:	9b03      	ldr	r3, [sp, #12]
 800df76:	1d1a      	adds	r2, r3, #4
 800df78:	681b      	ldr	r3, [r3, #0]
 800df7a:	9203      	str	r2, [sp, #12]
 800df7c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800df80:	3402      	adds	r4, #2
 800df82:	9305      	str	r3, [sp, #20]
 800df84:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800e048 <_svfiprintf_r+0x1f4>
 800df88:	7821      	ldrb	r1, [r4, #0]
 800df8a:	2203      	movs	r2, #3
 800df8c:	4650      	mov	r0, sl
 800df8e:	f7f2 f927 	bl	80001e0 <memchr>
 800df92:	b138      	cbz	r0, 800dfa4 <_svfiprintf_r+0x150>
 800df94:	9b04      	ldr	r3, [sp, #16]
 800df96:	eba0 000a 	sub.w	r0, r0, sl
 800df9a:	2240      	movs	r2, #64	@ 0x40
 800df9c:	4082      	lsls	r2, r0
 800df9e:	4313      	orrs	r3, r2
 800dfa0:	3401      	adds	r4, #1
 800dfa2:	9304      	str	r3, [sp, #16]
 800dfa4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800dfa8:	4824      	ldr	r0, [pc, #144]	@ (800e03c <_svfiprintf_r+0x1e8>)
 800dfaa:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800dfae:	2206      	movs	r2, #6
 800dfb0:	f7f2 f916 	bl	80001e0 <memchr>
 800dfb4:	2800      	cmp	r0, #0
 800dfb6:	d036      	beq.n	800e026 <_svfiprintf_r+0x1d2>
 800dfb8:	4b21      	ldr	r3, [pc, #132]	@ (800e040 <_svfiprintf_r+0x1ec>)
 800dfba:	bb1b      	cbnz	r3, 800e004 <_svfiprintf_r+0x1b0>
 800dfbc:	9b03      	ldr	r3, [sp, #12]
 800dfbe:	3307      	adds	r3, #7
 800dfc0:	f023 0307 	bic.w	r3, r3, #7
 800dfc4:	3308      	adds	r3, #8
 800dfc6:	9303      	str	r3, [sp, #12]
 800dfc8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800dfca:	4433      	add	r3, r6
 800dfcc:	9309      	str	r3, [sp, #36]	@ 0x24
 800dfce:	e76a      	b.n	800dea6 <_svfiprintf_r+0x52>
 800dfd0:	fb0c 3202 	mla	r2, ip, r2, r3
 800dfd4:	460c      	mov	r4, r1
 800dfd6:	2001      	movs	r0, #1
 800dfd8:	e7a8      	b.n	800df2c <_svfiprintf_r+0xd8>
 800dfda:	2300      	movs	r3, #0
 800dfdc:	3401      	adds	r4, #1
 800dfde:	9305      	str	r3, [sp, #20]
 800dfe0:	4619      	mov	r1, r3
 800dfe2:	f04f 0c0a 	mov.w	ip, #10
 800dfe6:	4620      	mov	r0, r4
 800dfe8:	f810 2b01 	ldrb.w	r2, [r0], #1
 800dfec:	3a30      	subs	r2, #48	@ 0x30
 800dfee:	2a09      	cmp	r2, #9
 800dff0:	d903      	bls.n	800dffa <_svfiprintf_r+0x1a6>
 800dff2:	2b00      	cmp	r3, #0
 800dff4:	d0c6      	beq.n	800df84 <_svfiprintf_r+0x130>
 800dff6:	9105      	str	r1, [sp, #20]
 800dff8:	e7c4      	b.n	800df84 <_svfiprintf_r+0x130>
 800dffa:	fb0c 2101 	mla	r1, ip, r1, r2
 800dffe:	4604      	mov	r4, r0
 800e000:	2301      	movs	r3, #1
 800e002:	e7f0      	b.n	800dfe6 <_svfiprintf_r+0x192>
 800e004:	ab03      	add	r3, sp, #12
 800e006:	9300      	str	r3, [sp, #0]
 800e008:	462a      	mov	r2, r5
 800e00a:	4b0e      	ldr	r3, [pc, #56]	@ (800e044 <_svfiprintf_r+0x1f0>)
 800e00c:	a904      	add	r1, sp, #16
 800e00e:	4638      	mov	r0, r7
 800e010:	f3af 8000 	nop.w
 800e014:	1c42      	adds	r2, r0, #1
 800e016:	4606      	mov	r6, r0
 800e018:	d1d6      	bne.n	800dfc8 <_svfiprintf_r+0x174>
 800e01a:	89ab      	ldrh	r3, [r5, #12]
 800e01c:	065b      	lsls	r3, r3, #25
 800e01e:	f53f af2d 	bmi.w	800de7c <_svfiprintf_r+0x28>
 800e022:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800e024:	e72c      	b.n	800de80 <_svfiprintf_r+0x2c>
 800e026:	ab03      	add	r3, sp, #12
 800e028:	9300      	str	r3, [sp, #0]
 800e02a:	462a      	mov	r2, r5
 800e02c:	4b05      	ldr	r3, [pc, #20]	@ (800e044 <_svfiprintf_r+0x1f0>)
 800e02e:	a904      	add	r1, sp, #16
 800e030:	4638      	mov	r0, r7
 800e032:	f000 f91b 	bl	800e26c <_printf_i>
 800e036:	e7ed      	b.n	800e014 <_svfiprintf_r+0x1c0>
 800e038:	0800e6e8 	.word	0x0800e6e8
 800e03c:	0800e6f2 	.word	0x0800e6f2
 800e040:	00000000 	.word	0x00000000
 800e044:	0800dd9d 	.word	0x0800dd9d
 800e048:	0800e6ee 	.word	0x0800e6ee

0800e04c <sbrk_aligned>:
 800e04c:	b570      	push	{r4, r5, r6, lr}
 800e04e:	4e0f      	ldr	r6, [pc, #60]	@ (800e08c <sbrk_aligned+0x40>)
 800e050:	460c      	mov	r4, r1
 800e052:	6831      	ldr	r1, [r6, #0]
 800e054:	4605      	mov	r5, r0
 800e056:	b911      	cbnz	r1, 800e05e <sbrk_aligned+0x12>
 800e058:	f000 fa7c 	bl	800e554 <_sbrk_r>
 800e05c:	6030      	str	r0, [r6, #0]
 800e05e:	4621      	mov	r1, r4
 800e060:	4628      	mov	r0, r5
 800e062:	f000 fa77 	bl	800e554 <_sbrk_r>
 800e066:	1c43      	adds	r3, r0, #1
 800e068:	d103      	bne.n	800e072 <sbrk_aligned+0x26>
 800e06a:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 800e06e:	4620      	mov	r0, r4
 800e070:	bd70      	pop	{r4, r5, r6, pc}
 800e072:	1cc4      	adds	r4, r0, #3
 800e074:	f024 0403 	bic.w	r4, r4, #3
 800e078:	42a0      	cmp	r0, r4
 800e07a:	d0f8      	beq.n	800e06e <sbrk_aligned+0x22>
 800e07c:	1a21      	subs	r1, r4, r0
 800e07e:	4628      	mov	r0, r5
 800e080:	f000 fa68 	bl	800e554 <_sbrk_r>
 800e084:	3001      	adds	r0, #1
 800e086:	d1f2      	bne.n	800e06e <sbrk_aligned+0x22>
 800e088:	e7ef      	b.n	800e06a <sbrk_aligned+0x1e>
 800e08a:	bf00      	nop
 800e08c:	20005a50 	.word	0x20005a50

0800e090 <_malloc_r>:
 800e090:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e094:	1ccd      	adds	r5, r1, #3
 800e096:	f025 0503 	bic.w	r5, r5, #3
 800e09a:	3508      	adds	r5, #8
 800e09c:	2d0c      	cmp	r5, #12
 800e09e:	bf38      	it	cc
 800e0a0:	250c      	movcc	r5, #12
 800e0a2:	2d00      	cmp	r5, #0
 800e0a4:	4606      	mov	r6, r0
 800e0a6:	db01      	blt.n	800e0ac <_malloc_r+0x1c>
 800e0a8:	42a9      	cmp	r1, r5
 800e0aa:	d904      	bls.n	800e0b6 <_malloc_r+0x26>
 800e0ac:	230c      	movs	r3, #12
 800e0ae:	6033      	str	r3, [r6, #0]
 800e0b0:	2000      	movs	r0, #0
 800e0b2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e0b6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800e18c <_malloc_r+0xfc>
 800e0ba:	f000 f9f7 	bl	800e4ac <__malloc_lock>
 800e0be:	f8d8 3000 	ldr.w	r3, [r8]
 800e0c2:	461c      	mov	r4, r3
 800e0c4:	bb44      	cbnz	r4, 800e118 <_malloc_r+0x88>
 800e0c6:	4629      	mov	r1, r5
 800e0c8:	4630      	mov	r0, r6
 800e0ca:	f7ff ffbf 	bl	800e04c <sbrk_aligned>
 800e0ce:	1c43      	adds	r3, r0, #1
 800e0d0:	4604      	mov	r4, r0
 800e0d2:	d158      	bne.n	800e186 <_malloc_r+0xf6>
 800e0d4:	f8d8 4000 	ldr.w	r4, [r8]
 800e0d8:	4627      	mov	r7, r4
 800e0da:	2f00      	cmp	r7, #0
 800e0dc:	d143      	bne.n	800e166 <_malloc_r+0xd6>
 800e0de:	2c00      	cmp	r4, #0
 800e0e0:	d04b      	beq.n	800e17a <_malloc_r+0xea>
 800e0e2:	6823      	ldr	r3, [r4, #0]
 800e0e4:	4639      	mov	r1, r7
 800e0e6:	4630      	mov	r0, r6
 800e0e8:	eb04 0903 	add.w	r9, r4, r3
 800e0ec:	f000 fa32 	bl	800e554 <_sbrk_r>
 800e0f0:	4581      	cmp	r9, r0
 800e0f2:	d142      	bne.n	800e17a <_malloc_r+0xea>
 800e0f4:	6821      	ldr	r1, [r4, #0]
 800e0f6:	1a6d      	subs	r5, r5, r1
 800e0f8:	4629      	mov	r1, r5
 800e0fa:	4630      	mov	r0, r6
 800e0fc:	f7ff ffa6 	bl	800e04c <sbrk_aligned>
 800e100:	3001      	adds	r0, #1
 800e102:	d03a      	beq.n	800e17a <_malloc_r+0xea>
 800e104:	6823      	ldr	r3, [r4, #0]
 800e106:	442b      	add	r3, r5
 800e108:	6023      	str	r3, [r4, #0]
 800e10a:	f8d8 3000 	ldr.w	r3, [r8]
 800e10e:	685a      	ldr	r2, [r3, #4]
 800e110:	bb62      	cbnz	r2, 800e16c <_malloc_r+0xdc>
 800e112:	f8c8 7000 	str.w	r7, [r8]
 800e116:	e00f      	b.n	800e138 <_malloc_r+0xa8>
 800e118:	6822      	ldr	r2, [r4, #0]
 800e11a:	1b52      	subs	r2, r2, r5
 800e11c:	d420      	bmi.n	800e160 <_malloc_r+0xd0>
 800e11e:	2a0b      	cmp	r2, #11
 800e120:	d917      	bls.n	800e152 <_malloc_r+0xc2>
 800e122:	1961      	adds	r1, r4, r5
 800e124:	42a3      	cmp	r3, r4
 800e126:	6025      	str	r5, [r4, #0]
 800e128:	bf18      	it	ne
 800e12a:	6059      	strne	r1, [r3, #4]
 800e12c:	6863      	ldr	r3, [r4, #4]
 800e12e:	bf08      	it	eq
 800e130:	f8c8 1000 	streq.w	r1, [r8]
 800e134:	5162      	str	r2, [r4, r5]
 800e136:	604b      	str	r3, [r1, #4]
 800e138:	4630      	mov	r0, r6
 800e13a:	f000 f9bd 	bl	800e4b8 <__malloc_unlock>
 800e13e:	f104 000b 	add.w	r0, r4, #11
 800e142:	1d23      	adds	r3, r4, #4
 800e144:	f020 0007 	bic.w	r0, r0, #7
 800e148:	1ac2      	subs	r2, r0, r3
 800e14a:	bf1c      	itt	ne
 800e14c:	1a1b      	subne	r3, r3, r0
 800e14e:	50a3      	strne	r3, [r4, r2]
 800e150:	e7af      	b.n	800e0b2 <_malloc_r+0x22>
 800e152:	6862      	ldr	r2, [r4, #4]
 800e154:	42a3      	cmp	r3, r4
 800e156:	bf0c      	ite	eq
 800e158:	f8c8 2000 	streq.w	r2, [r8]
 800e15c:	605a      	strne	r2, [r3, #4]
 800e15e:	e7eb      	b.n	800e138 <_malloc_r+0xa8>
 800e160:	4623      	mov	r3, r4
 800e162:	6864      	ldr	r4, [r4, #4]
 800e164:	e7ae      	b.n	800e0c4 <_malloc_r+0x34>
 800e166:	463c      	mov	r4, r7
 800e168:	687f      	ldr	r7, [r7, #4]
 800e16a:	e7b6      	b.n	800e0da <_malloc_r+0x4a>
 800e16c:	461a      	mov	r2, r3
 800e16e:	685b      	ldr	r3, [r3, #4]
 800e170:	42a3      	cmp	r3, r4
 800e172:	d1fb      	bne.n	800e16c <_malloc_r+0xdc>
 800e174:	2300      	movs	r3, #0
 800e176:	6053      	str	r3, [r2, #4]
 800e178:	e7de      	b.n	800e138 <_malloc_r+0xa8>
 800e17a:	230c      	movs	r3, #12
 800e17c:	6033      	str	r3, [r6, #0]
 800e17e:	4630      	mov	r0, r6
 800e180:	f000 f99a 	bl	800e4b8 <__malloc_unlock>
 800e184:	e794      	b.n	800e0b0 <_malloc_r+0x20>
 800e186:	6005      	str	r5, [r0, #0]
 800e188:	e7d6      	b.n	800e138 <_malloc_r+0xa8>
 800e18a:	bf00      	nop
 800e18c:	20005a54 	.word	0x20005a54

0800e190 <_printf_common>:
 800e190:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e194:	4616      	mov	r6, r2
 800e196:	4698      	mov	r8, r3
 800e198:	688a      	ldr	r2, [r1, #8]
 800e19a:	690b      	ldr	r3, [r1, #16]
 800e19c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800e1a0:	4293      	cmp	r3, r2
 800e1a2:	bfb8      	it	lt
 800e1a4:	4613      	movlt	r3, r2
 800e1a6:	6033      	str	r3, [r6, #0]
 800e1a8:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800e1ac:	4607      	mov	r7, r0
 800e1ae:	460c      	mov	r4, r1
 800e1b0:	b10a      	cbz	r2, 800e1b6 <_printf_common+0x26>
 800e1b2:	3301      	adds	r3, #1
 800e1b4:	6033      	str	r3, [r6, #0]
 800e1b6:	6823      	ldr	r3, [r4, #0]
 800e1b8:	0699      	lsls	r1, r3, #26
 800e1ba:	bf42      	ittt	mi
 800e1bc:	6833      	ldrmi	r3, [r6, #0]
 800e1be:	3302      	addmi	r3, #2
 800e1c0:	6033      	strmi	r3, [r6, #0]
 800e1c2:	6825      	ldr	r5, [r4, #0]
 800e1c4:	f015 0506 	ands.w	r5, r5, #6
 800e1c8:	d106      	bne.n	800e1d8 <_printf_common+0x48>
 800e1ca:	f104 0a19 	add.w	sl, r4, #25
 800e1ce:	68e3      	ldr	r3, [r4, #12]
 800e1d0:	6832      	ldr	r2, [r6, #0]
 800e1d2:	1a9b      	subs	r3, r3, r2
 800e1d4:	42ab      	cmp	r3, r5
 800e1d6:	dc26      	bgt.n	800e226 <_printf_common+0x96>
 800e1d8:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800e1dc:	6822      	ldr	r2, [r4, #0]
 800e1de:	3b00      	subs	r3, #0
 800e1e0:	bf18      	it	ne
 800e1e2:	2301      	movne	r3, #1
 800e1e4:	0692      	lsls	r2, r2, #26
 800e1e6:	d42b      	bmi.n	800e240 <_printf_common+0xb0>
 800e1e8:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800e1ec:	4641      	mov	r1, r8
 800e1ee:	4638      	mov	r0, r7
 800e1f0:	47c8      	blx	r9
 800e1f2:	3001      	adds	r0, #1
 800e1f4:	d01e      	beq.n	800e234 <_printf_common+0xa4>
 800e1f6:	6823      	ldr	r3, [r4, #0]
 800e1f8:	6922      	ldr	r2, [r4, #16]
 800e1fa:	f003 0306 	and.w	r3, r3, #6
 800e1fe:	2b04      	cmp	r3, #4
 800e200:	bf02      	ittt	eq
 800e202:	68e5      	ldreq	r5, [r4, #12]
 800e204:	6833      	ldreq	r3, [r6, #0]
 800e206:	1aed      	subeq	r5, r5, r3
 800e208:	68a3      	ldr	r3, [r4, #8]
 800e20a:	bf0c      	ite	eq
 800e20c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800e210:	2500      	movne	r5, #0
 800e212:	4293      	cmp	r3, r2
 800e214:	bfc4      	itt	gt
 800e216:	1a9b      	subgt	r3, r3, r2
 800e218:	18ed      	addgt	r5, r5, r3
 800e21a:	2600      	movs	r6, #0
 800e21c:	341a      	adds	r4, #26
 800e21e:	42b5      	cmp	r5, r6
 800e220:	d11a      	bne.n	800e258 <_printf_common+0xc8>
 800e222:	2000      	movs	r0, #0
 800e224:	e008      	b.n	800e238 <_printf_common+0xa8>
 800e226:	2301      	movs	r3, #1
 800e228:	4652      	mov	r2, sl
 800e22a:	4641      	mov	r1, r8
 800e22c:	4638      	mov	r0, r7
 800e22e:	47c8      	blx	r9
 800e230:	3001      	adds	r0, #1
 800e232:	d103      	bne.n	800e23c <_printf_common+0xac>
 800e234:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800e238:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e23c:	3501      	adds	r5, #1
 800e23e:	e7c6      	b.n	800e1ce <_printf_common+0x3e>
 800e240:	18e1      	adds	r1, r4, r3
 800e242:	1c5a      	adds	r2, r3, #1
 800e244:	2030      	movs	r0, #48	@ 0x30
 800e246:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800e24a:	4422      	add	r2, r4
 800e24c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800e250:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800e254:	3302      	adds	r3, #2
 800e256:	e7c7      	b.n	800e1e8 <_printf_common+0x58>
 800e258:	2301      	movs	r3, #1
 800e25a:	4622      	mov	r2, r4
 800e25c:	4641      	mov	r1, r8
 800e25e:	4638      	mov	r0, r7
 800e260:	47c8      	blx	r9
 800e262:	3001      	adds	r0, #1
 800e264:	d0e6      	beq.n	800e234 <_printf_common+0xa4>
 800e266:	3601      	adds	r6, #1
 800e268:	e7d9      	b.n	800e21e <_printf_common+0x8e>
	...

0800e26c <_printf_i>:
 800e26c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800e270:	7e0f      	ldrb	r7, [r1, #24]
 800e272:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800e274:	2f78      	cmp	r7, #120	@ 0x78
 800e276:	4691      	mov	r9, r2
 800e278:	4680      	mov	r8, r0
 800e27a:	460c      	mov	r4, r1
 800e27c:	469a      	mov	sl, r3
 800e27e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800e282:	d807      	bhi.n	800e294 <_printf_i+0x28>
 800e284:	2f62      	cmp	r7, #98	@ 0x62
 800e286:	d80a      	bhi.n	800e29e <_printf_i+0x32>
 800e288:	2f00      	cmp	r7, #0
 800e28a:	f000 80d2 	beq.w	800e432 <_printf_i+0x1c6>
 800e28e:	2f58      	cmp	r7, #88	@ 0x58
 800e290:	f000 80b9 	beq.w	800e406 <_printf_i+0x19a>
 800e294:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800e298:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800e29c:	e03a      	b.n	800e314 <_printf_i+0xa8>
 800e29e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800e2a2:	2b15      	cmp	r3, #21
 800e2a4:	d8f6      	bhi.n	800e294 <_printf_i+0x28>
 800e2a6:	a101      	add	r1, pc, #4	@ (adr r1, 800e2ac <_printf_i+0x40>)
 800e2a8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800e2ac:	0800e305 	.word	0x0800e305
 800e2b0:	0800e319 	.word	0x0800e319
 800e2b4:	0800e295 	.word	0x0800e295
 800e2b8:	0800e295 	.word	0x0800e295
 800e2bc:	0800e295 	.word	0x0800e295
 800e2c0:	0800e295 	.word	0x0800e295
 800e2c4:	0800e319 	.word	0x0800e319
 800e2c8:	0800e295 	.word	0x0800e295
 800e2cc:	0800e295 	.word	0x0800e295
 800e2d0:	0800e295 	.word	0x0800e295
 800e2d4:	0800e295 	.word	0x0800e295
 800e2d8:	0800e419 	.word	0x0800e419
 800e2dc:	0800e343 	.word	0x0800e343
 800e2e0:	0800e3d3 	.word	0x0800e3d3
 800e2e4:	0800e295 	.word	0x0800e295
 800e2e8:	0800e295 	.word	0x0800e295
 800e2ec:	0800e43b 	.word	0x0800e43b
 800e2f0:	0800e295 	.word	0x0800e295
 800e2f4:	0800e343 	.word	0x0800e343
 800e2f8:	0800e295 	.word	0x0800e295
 800e2fc:	0800e295 	.word	0x0800e295
 800e300:	0800e3db 	.word	0x0800e3db
 800e304:	6833      	ldr	r3, [r6, #0]
 800e306:	1d1a      	adds	r2, r3, #4
 800e308:	681b      	ldr	r3, [r3, #0]
 800e30a:	6032      	str	r2, [r6, #0]
 800e30c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800e310:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800e314:	2301      	movs	r3, #1
 800e316:	e09d      	b.n	800e454 <_printf_i+0x1e8>
 800e318:	6833      	ldr	r3, [r6, #0]
 800e31a:	6820      	ldr	r0, [r4, #0]
 800e31c:	1d19      	adds	r1, r3, #4
 800e31e:	6031      	str	r1, [r6, #0]
 800e320:	0606      	lsls	r6, r0, #24
 800e322:	d501      	bpl.n	800e328 <_printf_i+0xbc>
 800e324:	681d      	ldr	r5, [r3, #0]
 800e326:	e003      	b.n	800e330 <_printf_i+0xc4>
 800e328:	0645      	lsls	r5, r0, #25
 800e32a:	d5fb      	bpl.n	800e324 <_printf_i+0xb8>
 800e32c:	f9b3 5000 	ldrsh.w	r5, [r3]
 800e330:	2d00      	cmp	r5, #0
 800e332:	da03      	bge.n	800e33c <_printf_i+0xd0>
 800e334:	232d      	movs	r3, #45	@ 0x2d
 800e336:	426d      	negs	r5, r5
 800e338:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800e33c:	4859      	ldr	r0, [pc, #356]	@ (800e4a4 <_printf_i+0x238>)
 800e33e:	230a      	movs	r3, #10
 800e340:	e011      	b.n	800e366 <_printf_i+0xfa>
 800e342:	6821      	ldr	r1, [r4, #0]
 800e344:	6833      	ldr	r3, [r6, #0]
 800e346:	0608      	lsls	r0, r1, #24
 800e348:	f853 5b04 	ldr.w	r5, [r3], #4
 800e34c:	d402      	bmi.n	800e354 <_printf_i+0xe8>
 800e34e:	0649      	lsls	r1, r1, #25
 800e350:	bf48      	it	mi
 800e352:	b2ad      	uxthmi	r5, r5
 800e354:	2f6f      	cmp	r7, #111	@ 0x6f
 800e356:	4853      	ldr	r0, [pc, #332]	@ (800e4a4 <_printf_i+0x238>)
 800e358:	6033      	str	r3, [r6, #0]
 800e35a:	bf14      	ite	ne
 800e35c:	230a      	movne	r3, #10
 800e35e:	2308      	moveq	r3, #8
 800e360:	2100      	movs	r1, #0
 800e362:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800e366:	6866      	ldr	r6, [r4, #4]
 800e368:	60a6      	str	r6, [r4, #8]
 800e36a:	2e00      	cmp	r6, #0
 800e36c:	bfa2      	ittt	ge
 800e36e:	6821      	ldrge	r1, [r4, #0]
 800e370:	f021 0104 	bicge.w	r1, r1, #4
 800e374:	6021      	strge	r1, [r4, #0]
 800e376:	b90d      	cbnz	r5, 800e37c <_printf_i+0x110>
 800e378:	2e00      	cmp	r6, #0
 800e37a:	d04b      	beq.n	800e414 <_printf_i+0x1a8>
 800e37c:	4616      	mov	r6, r2
 800e37e:	fbb5 f1f3 	udiv	r1, r5, r3
 800e382:	fb03 5711 	mls	r7, r3, r1, r5
 800e386:	5dc7      	ldrb	r7, [r0, r7]
 800e388:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800e38c:	462f      	mov	r7, r5
 800e38e:	42bb      	cmp	r3, r7
 800e390:	460d      	mov	r5, r1
 800e392:	d9f4      	bls.n	800e37e <_printf_i+0x112>
 800e394:	2b08      	cmp	r3, #8
 800e396:	d10b      	bne.n	800e3b0 <_printf_i+0x144>
 800e398:	6823      	ldr	r3, [r4, #0]
 800e39a:	07df      	lsls	r7, r3, #31
 800e39c:	d508      	bpl.n	800e3b0 <_printf_i+0x144>
 800e39e:	6923      	ldr	r3, [r4, #16]
 800e3a0:	6861      	ldr	r1, [r4, #4]
 800e3a2:	4299      	cmp	r1, r3
 800e3a4:	bfde      	ittt	le
 800e3a6:	2330      	movle	r3, #48	@ 0x30
 800e3a8:	f806 3c01 	strble.w	r3, [r6, #-1]
 800e3ac:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 800e3b0:	1b92      	subs	r2, r2, r6
 800e3b2:	6122      	str	r2, [r4, #16]
 800e3b4:	f8cd a000 	str.w	sl, [sp]
 800e3b8:	464b      	mov	r3, r9
 800e3ba:	aa03      	add	r2, sp, #12
 800e3bc:	4621      	mov	r1, r4
 800e3be:	4640      	mov	r0, r8
 800e3c0:	f7ff fee6 	bl	800e190 <_printf_common>
 800e3c4:	3001      	adds	r0, #1
 800e3c6:	d14a      	bne.n	800e45e <_printf_i+0x1f2>
 800e3c8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800e3cc:	b004      	add	sp, #16
 800e3ce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e3d2:	6823      	ldr	r3, [r4, #0]
 800e3d4:	f043 0320 	orr.w	r3, r3, #32
 800e3d8:	6023      	str	r3, [r4, #0]
 800e3da:	4833      	ldr	r0, [pc, #204]	@ (800e4a8 <_printf_i+0x23c>)
 800e3dc:	2778      	movs	r7, #120	@ 0x78
 800e3de:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800e3e2:	6823      	ldr	r3, [r4, #0]
 800e3e4:	6831      	ldr	r1, [r6, #0]
 800e3e6:	061f      	lsls	r7, r3, #24
 800e3e8:	f851 5b04 	ldr.w	r5, [r1], #4
 800e3ec:	d402      	bmi.n	800e3f4 <_printf_i+0x188>
 800e3ee:	065f      	lsls	r7, r3, #25
 800e3f0:	bf48      	it	mi
 800e3f2:	b2ad      	uxthmi	r5, r5
 800e3f4:	6031      	str	r1, [r6, #0]
 800e3f6:	07d9      	lsls	r1, r3, #31
 800e3f8:	bf44      	itt	mi
 800e3fa:	f043 0320 	orrmi.w	r3, r3, #32
 800e3fe:	6023      	strmi	r3, [r4, #0]
 800e400:	b11d      	cbz	r5, 800e40a <_printf_i+0x19e>
 800e402:	2310      	movs	r3, #16
 800e404:	e7ac      	b.n	800e360 <_printf_i+0xf4>
 800e406:	4827      	ldr	r0, [pc, #156]	@ (800e4a4 <_printf_i+0x238>)
 800e408:	e7e9      	b.n	800e3de <_printf_i+0x172>
 800e40a:	6823      	ldr	r3, [r4, #0]
 800e40c:	f023 0320 	bic.w	r3, r3, #32
 800e410:	6023      	str	r3, [r4, #0]
 800e412:	e7f6      	b.n	800e402 <_printf_i+0x196>
 800e414:	4616      	mov	r6, r2
 800e416:	e7bd      	b.n	800e394 <_printf_i+0x128>
 800e418:	6833      	ldr	r3, [r6, #0]
 800e41a:	6825      	ldr	r5, [r4, #0]
 800e41c:	6961      	ldr	r1, [r4, #20]
 800e41e:	1d18      	adds	r0, r3, #4
 800e420:	6030      	str	r0, [r6, #0]
 800e422:	062e      	lsls	r6, r5, #24
 800e424:	681b      	ldr	r3, [r3, #0]
 800e426:	d501      	bpl.n	800e42c <_printf_i+0x1c0>
 800e428:	6019      	str	r1, [r3, #0]
 800e42a:	e002      	b.n	800e432 <_printf_i+0x1c6>
 800e42c:	0668      	lsls	r0, r5, #25
 800e42e:	d5fb      	bpl.n	800e428 <_printf_i+0x1bc>
 800e430:	8019      	strh	r1, [r3, #0]
 800e432:	2300      	movs	r3, #0
 800e434:	6123      	str	r3, [r4, #16]
 800e436:	4616      	mov	r6, r2
 800e438:	e7bc      	b.n	800e3b4 <_printf_i+0x148>
 800e43a:	6833      	ldr	r3, [r6, #0]
 800e43c:	1d1a      	adds	r2, r3, #4
 800e43e:	6032      	str	r2, [r6, #0]
 800e440:	681e      	ldr	r6, [r3, #0]
 800e442:	6862      	ldr	r2, [r4, #4]
 800e444:	2100      	movs	r1, #0
 800e446:	4630      	mov	r0, r6
 800e448:	f7f1 feca 	bl	80001e0 <memchr>
 800e44c:	b108      	cbz	r0, 800e452 <_printf_i+0x1e6>
 800e44e:	1b80      	subs	r0, r0, r6
 800e450:	6060      	str	r0, [r4, #4]
 800e452:	6863      	ldr	r3, [r4, #4]
 800e454:	6123      	str	r3, [r4, #16]
 800e456:	2300      	movs	r3, #0
 800e458:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800e45c:	e7aa      	b.n	800e3b4 <_printf_i+0x148>
 800e45e:	6923      	ldr	r3, [r4, #16]
 800e460:	4632      	mov	r2, r6
 800e462:	4649      	mov	r1, r9
 800e464:	4640      	mov	r0, r8
 800e466:	47d0      	blx	sl
 800e468:	3001      	adds	r0, #1
 800e46a:	d0ad      	beq.n	800e3c8 <_printf_i+0x15c>
 800e46c:	6823      	ldr	r3, [r4, #0]
 800e46e:	079b      	lsls	r3, r3, #30
 800e470:	d413      	bmi.n	800e49a <_printf_i+0x22e>
 800e472:	68e0      	ldr	r0, [r4, #12]
 800e474:	9b03      	ldr	r3, [sp, #12]
 800e476:	4298      	cmp	r0, r3
 800e478:	bfb8      	it	lt
 800e47a:	4618      	movlt	r0, r3
 800e47c:	e7a6      	b.n	800e3cc <_printf_i+0x160>
 800e47e:	2301      	movs	r3, #1
 800e480:	4632      	mov	r2, r6
 800e482:	4649      	mov	r1, r9
 800e484:	4640      	mov	r0, r8
 800e486:	47d0      	blx	sl
 800e488:	3001      	adds	r0, #1
 800e48a:	d09d      	beq.n	800e3c8 <_printf_i+0x15c>
 800e48c:	3501      	adds	r5, #1
 800e48e:	68e3      	ldr	r3, [r4, #12]
 800e490:	9903      	ldr	r1, [sp, #12]
 800e492:	1a5b      	subs	r3, r3, r1
 800e494:	42ab      	cmp	r3, r5
 800e496:	dcf2      	bgt.n	800e47e <_printf_i+0x212>
 800e498:	e7eb      	b.n	800e472 <_printf_i+0x206>
 800e49a:	2500      	movs	r5, #0
 800e49c:	f104 0619 	add.w	r6, r4, #25
 800e4a0:	e7f5      	b.n	800e48e <_printf_i+0x222>
 800e4a2:	bf00      	nop
 800e4a4:	0800e6f9 	.word	0x0800e6f9
 800e4a8:	0800e70a 	.word	0x0800e70a

0800e4ac <__malloc_lock>:
 800e4ac:	4801      	ldr	r0, [pc, #4]	@ (800e4b4 <__malloc_lock+0x8>)
 800e4ae:	f7ff bc1b 	b.w	800dce8 <__retarget_lock_acquire_recursive>
 800e4b2:	bf00      	nop
 800e4b4:	20005a4c 	.word	0x20005a4c

0800e4b8 <__malloc_unlock>:
 800e4b8:	4801      	ldr	r0, [pc, #4]	@ (800e4c0 <__malloc_unlock+0x8>)
 800e4ba:	f7ff bc16 	b.w	800dcea <__retarget_lock_release_recursive>
 800e4be:	bf00      	nop
 800e4c0:	20005a4c 	.word	0x20005a4c

0800e4c4 <_realloc_r>:
 800e4c4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e4c8:	4680      	mov	r8, r0
 800e4ca:	4615      	mov	r5, r2
 800e4cc:	460c      	mov	r4, r1
 800e4ce:	b921      	cbnz	r1, 800e4da <_realloc_r+0x16>
 800e4d0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800e4d4:	4611      	mov	r1, r2
 800e4d6:	f7ff bddb 	b.w	800e090 <_malloc_r>
 800e4da:	b92a      	cbnz	r2, 800e4e8 <_realloc_r+0x24>
 800e4dc:	f7ff fc14 	bl	800dd08 <_free_r>
 800e4e0:	2400      	movs	r4, #0
 800e4e2:	4620      	mov	r0, r4
 800e4e4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e4e8:	f000 f844 	bl	800e574 <_malloc_usable_size_r>
 800e4ec:	4285      	cmp	r5, r0
 800e4ee:	4606      	mov	r6, r0
 800e4f0:	d802      	bhi.n	800e4f8 <_realloc_r+0x34>
 800e4f2:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800e4f6:	d8f4      	bhi.n	800e4e2 <_realloc_r+0x1e>
 800e4f8:	4629      	mov	r1, r5
 800e4fa:	4640      	mov	r0, r8
 800e4fc:	f7ff fdc8 	bl	800e090 <_malloc_r>
 800e500:	4607      	mov	r7, r0
 800e502:	2800      	cmp	r0, #0
 800e504:	d0ec      	beq.n	800e4e0 <_realloc_r+0x1c>
 800e506:	42b5      	cmp	r5, r6
 800e508:	462a      	mov	r2, r5
 800e50a:	4621      	mov	r1, r4
 800e50c:	bf28      	it	cs
 800e50e:	4632      	movcs	r2, r6
 800e510:	f7ff fbec 	bl	800dcec <memcpy>
 800e514:	4621      	mov	r1, r4
 800e516:	4640      	mov	r0, r8
 800e518:	f7ff fbf6 	bl	800dd08 <_free_r>
 800e51c:	463c      	mov	r4, r7
 800e51e:	e7e0      	b.n	800e4e2 <_realloc_r+0x1e>

0800e520 <memmove>:
 800e520:	4288      	cmp	r0, r1
 800e522:	b510      	push	{r4, lr}
 800e524:	eb01 0402 	add.w	r4, r1, r2
 800e528:	d902      	bls.n	800e530 <memmove+0x10>
 800e52a:	4284      	cmp	r4, r0
 800e52c:	4623      	mov	r3, r4
 800e52e:	d807      	bhi.n	800e540 <memmove+0x20>
 800e530:	1e43      	subs	r3, r0, #1
 800e532:	42a1      	cmp	r1, r4
 800e534:	d008      	beq.n	800e548 <memmove+0x28>
 800e536:	f811 2b01 	ldrb.w	r2, [r1], #1
 800e53a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800e53e:	e7f8      	b.n	800e532 <memmove+0x12>
 800e540:	4402      	add	r2, r0
 800e542:	4601      	mov	r1, r0
 800e544:	428a      	cmp	r2, r1
 800e546:	d100      	bne.n	800e54a <memmove+0x2a>
 800e548:	bd10      	pop	{r4, pc}
 800e54a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800e54e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800e552:	e7f7      	b.n	800e544 <memmove+0x24>

0800e554 <_sbrk_r>:
 800e554:	b538      	push	{r3, r4, r5, lr}
 800e556:	4d06      	ldr	r5, [pc, #24]	@ (800e570 <_sbrk_r+0x1c>)
 800e558:	2300      	movs	r3, #0
 800e55a:	4604      	mov	r4, r0
 800e55c:	4608      	mov	r0, r1
 800e55e:	602b      	str	r3, [r5, #0]
 800e560:	f7f6 fb8c 	bl	8004c7c <_sbrk>
 800e564:	1c43      	adds	r3, r0, #1
 800e566:	d102      	bne.n	800e56e <_sbrk_r+0x1a>
 800e568:	682b      	ldr	r3, [r5, #0]
 800e56a:	b103      	cbz	r3, 800e56e <_sbrk_r+0x1a>
 800e56c:	6023      	str	r3, [r4, #0]
 800e56e:	bd38      	pop	{r3, r4, r5, pc}
 800e570:	20005a48 	.word	0x20005a48

0800e574 <_malloc_usable_size_r>:
 800e574:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800e578:	1f18      	subs	r0, r3, #4
 800e57a:	2b00      	cmp	r3, #0
 800e57c:	bfbc      	itt	lt
 800e57e:	580b      	ldrlt	r3, [r1, r0]
 800e580:	18c0      	addlt	r0, r0, r3
 800e582:	4770      	bx	lr

0800e584 <_init>:
 800e584:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e586:	bf00      	nop
 800e588:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e58a:	bc08      	pop	{r3}
 800e58c:	469e      	mov	lr, r3
 800e58e:	4770      	bx	lr

0800e590 <_fini>:
 800e590:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e592:	bf00      	nop
 800e594:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e596:	bc08      	pop	{r3}
 800e598:	469e      	mov	lr, r3
 800e59a:	4770      	bx	lr
