<?xml version="1.0"?>
<Checkpoint Version="20" Minor="0">
	<BUILD_NUMBER Name="3865809"/>
	<FULL_BUILD Name="SW Build 3865809 on Sun May  7 15:05:29 MDT 2023"/>
	<PRODUCT Name="Vivado v2023.1 (64-bit)"/>
	<Part Name="xc7a200tfbg676-2"/>
	<BoardPart Name="xilinx.com:ac701:part0:1.4"/>
	<Top Name="FullAdderTB"/>
	<DisableAutoIOBuffers Name="0"/>
	<OutOfContext Name="0"/>
	<RunGenerated Name="1"/>
	<HDPlatform Name="0"/>
	<File Type="VERILOG_STUB" Name="FullAdderTB_stub.v" ModTime="1719858881"/>
	<File Type="VHDL_STUB" Name="FullAdderTB_stub.vhdl" ModTime="1719858881"/>
	<File Type="EDIF" Name="FullAdderTB.edf" ModTime="1719858881"/>
	<File Type="XN" Name="FullAdderTB.xn" ModTime="1719858881"/>
	<File Type="INCR" Name="FullAdderTB.incr" ModTime="1719858881"/>
	<File Type="RDA" Name="FullAdderTB.rda" ModTime="1719858881"/>
	<File Type="JSON_RDA" Name="FullAdderTB_rda.json" ModTime="1719858881"/>
	<File Type="WDF" Name="FullAdderTB.wdf" ModTime="1719858881"/>
	<File Type="SYNTH" Name="FullAdderTB.synth" ModTime="1719858881"/>
</Checkpoint>

