{"vcs1":{"timestamp_begin":1731033283.249416229, "rt":1.38, "ut":0.44, "st":0.29}}
{"vcselab":{"timestamp_begin":1731033284.732711461, "rt":0.92, "ut":0.27, "st":0.20}}
{"link":{"timestamp_begin":1731033285.735233461, "rt":0.38, "ut":0.14, "st":0.22}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1731033282.448950146}
{"VCS_COMP_START_TIME": 1731033282.448950146}
{"VCS_COMP_END_TIME": 1731033287.657335066}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+NCG +notimingchecks"}
{"vcs1": {"peak_mem": 330428}}
{"stitch_vcselab": {"peak_mem": 231532}}
