INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Vivado/Projects/RV32 Single Cycle/RV32 Single Cycle.srcs/sources_1/new/RV32_SC_CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RV32_SC_CU
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Vivado/Projects/RV32 Single Cycle/RV32 Single Cycle.srcs/sim_1/new/RV32_SC_CU_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RV32_SC_CU_TB
