{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1480963319275 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1480963319275 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 05 13:41:59 2016 " "Processing started: Mon Dec 05 13:41:59 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1480963319275 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1480963319275 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Project2-SCProc -c Project2-SCProc " "Command: quartus_map --read_settings_files=on --write_settings_files=off Project2-SCProc -c Project2-SCProc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1480963319276 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1480963319559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/specialmultiplexer2bit.v 1 1 " "Found 1 design units, including 1 entities, in source file src/specialmultiplexer2bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 SpecialMultiplexer2bit " "Found entity 1: SpecialMultiplexer2bit" {  } { { "src/SpecialMultiplexer2bit.v" "" { Text "D:/Programming/CS3220-Project-4/src/SpecialMultiplexer2bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480963319601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480963319601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/pcregister.v 1 1 " "Found 1 design units, including 1 entities, in source file src/pcregister.v" { { "Info" "ISGN_ENTITY_NAME" "1 PCRegister " "Found entity 1: PCRegister" {  } { { "src/PCRegister.v" "" { Text "D:/Programming/CS3220-Project-4/src/PCRegister.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480963319603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480963319603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/jalcheck.v 1 1 " "Found 1 design units, including 1 entities, in source file src/jalcheck.v" { { "Info" "ISGN_ENTITY_NAME" "1 JalCheck " "Found entity 1: JalCheck" {  } { { "src/JalCheck.v" "" { Text "D:/Programming/CS3220-Project-4/src/JalCheck.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480963319605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480963319605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/tournamentpredictor.v 1 1 " "Found 1 design units, including 1 entities, in source file src/tournamentpredictor.v" { { "Info" "ISGN_ENTITY_NAME" "1 TournamentPredictor " "Found entity 1: TournamentPredictor" {  } { { "src/TournamentPredictor.v" "" { Text "D:/Programming/CS3220-Project-4/src/TournamentPredictor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480963319607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480963319607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/testtournamentpredictor.v 1 1 " "Found 1 design units, including 1 entities, in source file src/testtournamentpredictor.v" { { "Info" "ISGN_ENTITY_NAME" "1 TestTournamentPredictor " "Found entity 1: TestTournamentPredictor" {  } { { "src/TestTournamentPredictor.v" "" { Text "D:/Programming/CS3220-Project-4/src/TestTournamentPredictor.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480963319609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480963319609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/testpsharepredictor.v 1 1 " "Found 1 design units, including 1 entities, in source file src/testpsharepredictor.v" { { "Info" "ISGN_ENTITY_NAME" "1 TestPSharePredictor " "Found entity 1: TestPSharePredictor" {  } { { "src/TestPSharePredictor.v" "" { Text "D:/Programming/CS3220-Project-4/src/TestPSharePredictor.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480963319611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480963319611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/gsharepredictor.v 1 1 " "Found 1 design units, including 1 entities, in source file src/gsharepredictor.v" { { "Info" "ISGN_ENTITY_NAME" "1 GSharePredictor " "Found entity 1: GSharePredictor" {  } { { "src/GSharePredictor.v" "" { Text "D:/Programming/CS3220-Project-4/src/GSharePredictor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480963319613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480963319613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/psharepredictor.v 1 1 " "Found 1 design units, including 1 entities, in source file src/psharepredictor.v" { { "Info" "ISGN_ENTITY_NAME" "1 PSharePredictor " "Found entity 1: PSharePredictor" {  } { { "src/PSharePredictor.v" "" { Text "D:/Programming/CS3220-Project-4/src/PSharePredictor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480963319615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480963319615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/testgsharepredictor.v 1 1 " "Found 1 design units, including 1 entities, in source file src/testgsharepredictor.v" { { "Info" "ISGN_ENTITY_NAME" "1 TestGSharePredictor " "Found entity 1: TestGSharePredictor" {  } { { "src/TestGSharePredictor.v" "" { Text "D:/Programming/CS3220-Project-4/src/TestGSharePredictor.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480963319617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480963319617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/debouncer.v 1 1 " "Found 1 design units, including 1 entities, in source file src/debouncer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Debouncer " "Found entity 1: Debouncer" {  } { { "src/Debouncer.v" "" { Text "D:/Programming/CS3220-Project-4/src/Debouncer.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480963319619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480963319619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/shiftbit.v 1 1 " "Found 1 design units, including 1 entities, in source file src/shiftbit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Shiftbit " "Found entity 1: Shiftbit" {  } { { "src/Shiftbit.v" "" { Text "D:/Programming/CS3220-Project-4/src/Shiftbit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480963319621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480963319621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/adder.v 1 1 " "Found 1 design units, including 1 entities, in source file src/adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 Adder " "Found entity 1: Adder" {  } { { "src/Adder.v" "" { Text "D:/Programming/CS3220-Project-4/src/Adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480963319623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480963319623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/scproccontroller.v 1 1 " "Found 1 design units, including 1 entities, in source file src/scproccontroller.v" { { "Info" "ISGN_ENTITY_NAME" "1 SCProcController " "Found entity 1: SCProcController" {  } { { "src/SCProcController.v" "" { Text "D:/Programming/CS3220-Project-4/src/SCProcController.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480963319625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480963319625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/multiplexer4bit.v 1 1 " "Found 1 design units, including 1 entities, in source file src/multiplexer4bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Multiplexer4bit " "Found entity 1: Multiplexer4bit" {  } { { "src/Multiplexer4bit.v" "" { Text "D:/Programming/CS3220-Project-4/src/Multiplexer4bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480963319628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480963319628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file src/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 Alu " "Found entity 1: Alu" {  } { { "src/Alu.v" "" { Text "D:/Programming/CS3220-Project-4/src/Alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480963319630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480963319630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/signextension.v 1 1 " "Found 1 design units, including 1 entities, in source file src/signextension.v" { { "Info" "ISGN_ENTITY_NAME" "1 SignExtension " "Found entity 1: SignExtension" {  } { { "src/SignExtension.v" "" { Text "D:/Programming/CS3220-Project-4/src/SignExtension.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480963319632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480963319632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sevenseg.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sevenseg.v" { { "Info" "ISGN_ENTITY_NAME" "1 SevenSeg " "Found entity 1: SevenSeg" {  } { { "src/SevenSeg.v" "" { Text "D:/Programming/CS3220-Project-4/src/SevenSeg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480963319634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480963319634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/register.v 1 1 " "Found 1 design units, including 1 entities, in source file src/register.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register " "Found entity 1: Register" {  } { { "src/Register.v" "" { Text "D:/Programming/CS3220-Project-4/src/Register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480963319636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480963319636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/project2.v 1 1 " "Found 1 design units, including 1 entities, in source file src/project2.v" { { "Info" "ISGN_ENTITY_NAME" "1 Project2 " "Found entity 1: Project2" {  } { { "src/Project2.v" "" { Text "D:/Programming/CS3220-Project-4/src/Project2.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480963319638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480963319638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/instmemory.v 1 1 " "Found 1 design units, including 1 entities, in source file src/instmemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 InstMemory " "Found entity 1: InstMemory" {  } { { "src/InstMemory.v" "" { Text "D:/Programming/CS3220-Project-4/src/InstMemory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480963319640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480963319640 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 DataMemory.v(31) " "Verilog HDL Expression warning at DataMemory.v(31): truncated literal to match 4 bits" {  } { { "src/DataMemory.v" "" { Text "D:/Programming/CS3220-Project-4/src/DataMemory.v" 31 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1480963319641 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "DataMemory.v(51) " "Verilog HDL information at DataMemory.v(51): always construct contains both blocking and non-blocking assignments" {  } { { "src/DataMemory.v" "" { Text "D:/Programming/CS3220-Project-4/src/DataMemory.v" 51 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1480963319642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/datamemory.v 1 1 " "Found 1 design units, including 1 entities, in source file src/datamemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 DataMemory " "Found entity 1: DataMemory" {  } { { "src/DataMemory.v" "" { Text "D:/Programming/CS3220-Project-4/src/DataMemory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480963319642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480963319642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/clockdivider.v 1 1 " "Found 1 design units, including 1 entities, in source file src/clockdivider.v" { { "Info" "ISGN_ENTITY_NAME" "1 ClockDivider " "Found entity 1: ClockDivider" {  } { { "src/ClockDivider.v" "" { Text "D:/Programming/CS3220-Project-4/src/ClockDivider.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480963319644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480963319644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/multiplexer2bit.v 1 1 " "Found 1 design units, including 1 entities, in source file src/multiplexer2bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Multiplexer2bit " "Found entity 1: Multiplexer2bit" {  } { { "src/Multiplexer2bit.v" "" { Text "D:/Programming/CS3220-Project-4/src/Multiplexer2bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480963319646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480963319646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/registerfile.v 1 1 " "Found 1 design units, including 1 entities, in source file src/registerfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile " "Found entity 1: RegisterFile" {  } { { "src/RegisterFile.v" "" { Text "D:/Programming/CS3220-Project-4/src/RegisterFile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480963319648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480963319648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file src/decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 Decoder " "Found entity 1: Decoder" {  } { { "src/Decoder.v" "" { Text "D:/Programming/CS3220-Project-4/src/Decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480963319650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480963319650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/ibuff.v 1 1 " "Found 1 design units, including 1 entities, in source file src/ibuff.v" { { "Info" "ISGN_ENTITY_NAME" "1 IBUFF " "Found entity 1: IBUFF" {  } { { "src/IBUFF.v" "" { Text "D:/Programming/CS3220-Project-4/src/IBUFF.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480963319652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480963319652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/dbuff.v 1 1 " "Found 1 design units, including 1 entities, in source file src/dbuff.v" { { "Info" "ISGN_ENTITY_NAME" "1 DBUFF " "Found entity 1: DBUFF" {  } { { "src/DBUFF.v" "" { Text "D:/Programming/CS3220-Project-4/src/DBUFF.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480963319653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480963319653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/ebuff.v 1 1 " "Found 1 design units, including 1 entities, in source file src/ebuff.v" { { "Info" "ISGN_ENTITY_NAME" "1 EBUFF " "Found entity 1: EBUFF" {  } { { "src/EBUFF.v" "" { Text "D:/Programming/CS3220-Project-4/src/EBUFF.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480963319655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480963319655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/mbuff.v 1 1 " "Found 1 design units, including 1 entities, in source file src/mbuff.v" { { "Info" "ISGN_ENTITY_NAME" "1 MBUFF " "Found entity 1: MBUFF" {  } { { "src/MBUFF.v" "" { Text "D:/Programming/CS3220-Project-4/src/MBUFF.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480963319657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480963319657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/forwarding.v 1 1 " "Found 1 design units, including 1 entities, in source file src/forwarding.v" { { "Info" "ISGN_ENTITY_NAME" "1 Forwarding " "Found entity 1: Forwarding" {  } { { "src/Forwarding.v" "" { Text "D:/Programming/CS3220-Project-4/src/Forwarding.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480963319658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480963319658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/forwardmux.v 1 1 " "Found 1 design units, including 1 entities, in source file src/forwardmux.v" { { "Info" "ISGN_ENTITY_NAME" "1 ForwardMux " "Found entity 1: ForwardMux" {  } { { "src/ForwardMux.v" "" { Text "D:/Programming/CS3220-Project-4/src/ForwardMux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480963319660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480963319660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/testdatamemory.v 1 1 " "Found 1 design units, including 1 entities, in source file src/testdatamemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 TestDataMemory " "Found entity 1: TestDataMemory" {  } { { "src/TestDataMemory.v" "" { Text "D:/Programming/CS3220-Project-4/src/TestDataMemory.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480963319663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480963319663 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Project2 " "Elaborating entity \"Project2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1480963319702 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Project2.v(206) " "Verilog HDL assignment warning at Project2.v(206): truncated value with size 32 to match size of target (1)" {  } { { "src/Project2.v" "" { Text "D:/Programming/CS3220-Project-4/src/Project2.v" 206 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480963319706 "|Project2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClockDivider ClockDivider:clk_divider " "Elaborating entity \"ClockDivider\" for hierarchy \"ClockDivider:clk_divider\"" {  } { { "src/Project2.v" "clk_divider" { Text "D:/Programming/CS3220-Project-4/src/Project2.v" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480963319708 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "locked ClockDivider.v(14) " "Output port \"locked\" at ClockDivider.v(14) has no driver" {  } { { "src/ClockDivider.v" "" { Text "D:/Programming/CS3220-Project-4/src/ClockDivider.v" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1480963319708 "|Project2|ClockDivider:clk_divider"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Debouncer Debouncer:SW0 " "Elaborating entity \"Debouncer\" for hierarchy \"Debouncer:SW0\"" {  } { { "src/Project2.v" "SW0" { Text "D:/Programming/CS3220-Project-4/src/Project2.v" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480963319710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SevenSeg SevenSeg:hex0Disp " "Elaborating entity \"SevenSeg\" for hierarchy \"SevenSeg:hex0Disp\"" {  } { { "src/Project2.v" "hex0Disp" { Text "D:/Programming/CS3220-Project-4/src/Project2.v" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480963319720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PCRegister PCRegister:pc " "Elaborating entity \"PCRegister\" for hierarchy \"PCRegister:pc\"" {  } { { "src/Project2.v" "pc" { Text "D:/Programming/CS3220-Project-4/src/Project2.v" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480963319725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder Adder:pcIncrementer " "Elaborating entity \"Adder\" for hierarchy \"Adder:pcIncrementer\"" {  } { { "src/Project2.v" "pcIncrementer" { Text "D:/Programming/CS3220-Project-4/src/Project2.v" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480963319728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplexer2bit Multiplexer2bit:brBaseMux " "Elaborating entity \"Multiplexer2bit\" for hierarchy \"Multiplexer2bit:brBaseMux\"" {  } { { "src/Project2.v" "brBaseMux" { Text "D:/Programming/CS3220-Project-4/src/Project2.v" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480963319730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SpecialMultiplexer2bit SpecialMultiplexer2bit:stallPc " "Elaborating entity \"SpecialMultiplexer2bit\" for hierarchy \"SpecialMultiplexer2bit:stallPc\"" {  } { { "src/Project2.v" "stallPc" { Text "D:/Programming/CS3220-Project-4/src/Project2.v" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480963319733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstMemory InstMemory:instMem " "Elaborating entity \"InstMemory\" for hierarchy \"InstMemory:instMem\"" {  } { { "src/Project2.v" "instMem" { Text "D:/Programming/CS3220-Project-4/src/Project2.v" 172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480963319735 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "data InstMemory.v(11) " "Verilog HDL warning at InstMemory.v(11): object data used but never assigned" {  } { { "src/InstMemory.v" "" { Text "D:/Programming/CS3220-Project-4/src/InstMemory.v" 11 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1480963319736 "|Project2|InstMemory:instMem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IBUFF IBUFF:instructionBuffer " "Elaborating entity \"IBUFF\" for hierarchy \"IBUFF:instructionBuffer\"" {  } { { "src/Project2.v" "instructionBuffer" { Text "D:/Programming/CS3220-Project-4/src/Project2.v" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480963319737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder Decoder:decoder " "Elaborating entity \"Decoder\" for hierarchy \"Decoder:decoder\"" {  } { { "src/Project2.v" "decoder" { Text "D:/Programming/CS3220-Project-4/src/Project2.v" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480963319739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SignExtension SignExtension:immSext " "Elaborating entity \"SignExtension\" for hierarchy \"SignExtension:immSext\"" {  } { { "src/Project2.v" "immSext" { Text "D:/Programming/CS3220-Project-4/src/Project2.v" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480963319740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Shiftbit Shiftbit:instOffsetShift " "Elaborating entity \"Shiftbit\" for hierarchy \"Shiftbit:instOffsetShift\"" {  } { { "src/Project2.v" "instOffsetShift" { Text "D:/Programming/CS3220-Project-4/src/Project2.v" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480963319742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SCProcController SCProcController:decodeController " "Elaborating entity \"SCProcController\" for hierarchy \"SCProcController:decodeController\"" {  } { { "src/Project2.v" "decodeController" { Text "D:/Programming/CS3220-Project-4/src/Project2.v" 201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480963319743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplexer2bit Multiplexer2bit:rs1Mux " "Elaborating entity \"Multiplexer2bit\" for hierarchy \"Multiplexer2bit:rs1Mux\"" {  } { { "src/Project2.v" "rs1Mux" { Text "D:/Programming/CS3220-Project-4/src/Project2.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480963319746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplexer4bit Multiplexer4bit:rs2Mux " "Elaborating entity \"Multiplexer4bit\" for hierarchy \"Multiplexer4bit:rs2Mux\"" {  } { { "src/Project2.v" "rs2Mux" { Text "D:/Programming/CS3220-Project-4/src/Project2.v" 209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480963319747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterFile RegisterFile:regFile " "Elaborating entity \"RegisterFile\" for hierarchy \"RegisterFile:regFile\"" {  } { { "src/Project2.v" "regFile" { Text "D:/Programming/CS3220-Project-4/src/Project2.v" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480963319749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register RegisterFile:regFile\|Register:R0 " "Elaborating entity \"Register\" for hierarchy \"RegisterFile:regFile\|Register:R0\"" {  } { { "src/RegisterFile.v" "R0" { Text "D:/Programming/CS3220-Project-4/src/RegisterFile.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480963319752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DBUFF DBUFF:decodeBuffer " "Elaborating entity \"DBUFF\" for hierarchy \"DBUFF:decodeBuffer\"" {  } { { "src/Project2.v" "decodeBuffer" { Text "D:/Programming/CS3220-Project-4/src/Project2.v" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480963319766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Alu Alu:procAlu " "Elaborating entity \"Alu\" for hierarchy \"Alu:procAlu\"" {  } { { "src/Project2.v" "procAlu" { Text "D:/Programming/CS3220-Project-4/src/Project2.v" 221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480963319769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "JalCheck JalCheck:BrJalCheck " "Elaborating entity \"JalCheck\" for hierarchy \"JalCheck:BrJalCheck\"" {  } { { "src/Project2.v" "BrJalCheck" { Text "D:/Programming/CS3220-Project-4/src/Project2.v" 225 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480963319771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplexer4bit Multiplexer4bit:alu2Mux " "Elaborating entity \"Multiplexer4bit\" for hierarchy \"Multiplexer4bit:alu2Mux\"" {  } { { "src/Project2.v" "alu2Mux" { Text "D:/Programming/CS3220-Project-4/src/Project2.v" 233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480963319773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EBUFF EBUFF:executeBuffer " "Elaborating entity \"EBUFF\" for hierarchy \"EBUFF:executeBuffer\"" {  } { { "src/Project2.v" "executeBuffer" { Text "D:/Programming/CS3220-Project-4/src/Project2.v" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480963319774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataMemory DataMemory:datamem " "Elaborating entity \"DataMemory\" for hierarchy \"DataMemory:datamem\"" {  } { { "src/Project2.v" "datamem" { Text "D:/Programming/CS3220-Project-4/src/Project2.v" 243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480963319777 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 11 DataMemory.v(43) " "Verilog HDL assignment warning at DataMemory.v(43): truncated value with size 12 to match size of target (11)" {  } { { "src/DataMemory.v" "" { Text "D:/Programming/CS3220-Project-4/src/DataMemory.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480963319789 "|Project2|DataMemory:datamem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 DataMemory.v(56) " "Verilog HDL assignment warning at DataMemory.v(56): truncated value with size 32 to match size of target (2)" {  } { { "src/DataMemory.v" "" { Text "D:/Programming/CS3220-Project-4/src/DataMemory.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480963319789 "|Project2|DataMemory:datamem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MBUFF MBUFF:memoryBuffer " "Elaborating entity \"MBUFF\" for hierarchy \"MBUFF:memoryBuffer\"" {  } { { "src/Project2.v" "memoryBuffer" { Text "D:/Programming/CS3220-Project-4/src/Project2.v" 251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480963319848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Forwarding Forwarding:FU " "Elaborating entity \"Forwarding\" for hierarchy \"Forwarding:FU\"" {  } { { "src/Project2.v" "FU" { Text "D:/Programming/CS3220-Project-4/src/Project2.v" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480963319850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ForwardMux ForwardMux:FM1 " "Elaborating entity \"ForwardMux\" for hierarchy \"ForwardMux:FM1\"" {  } { { "src/Project2.v" "FM1" { Text "D:/Programming/CS3220-Project-4/src/Project2.v" 262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480963319852 ""}
{ "Warning" "WINFER_RAM_SINGLE_PORT_WMIF_POWER_UP" "DataMemory:datamem\|data " "Created node \"DataMemory:datamem\|data\" as a single-port RAM by generating altsyncram megafunction to implement register logic. Power-up values at the outputs of the RAM are different from the original design." {  } { { "src/DataMemory.v" "data" { Text "D:/Programming/CS3220-Project-4/src/DataMemory.v" 21 -1 0 } }  } 0 276021 "Created node \"%1!s!\" as a single-port RAM by generating altsyncram megafunction to implement register logic. Power-up values at the outputs of the RAM are different from the original design." 0 0 "Quartus II" 0 -1 1480963320743 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "InstMemory:instMem\|data " "RAM logic \"InstMemory:instMem\|data\" is uninferred due to asynchronous read logic" {  } { { "src/InstMemory.v" "data" { Text "D:/Programming/CS3220-Project-4/src/InstMemory.v" 11 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1480963320743 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1480963320743 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "DataMemory:datamem\|data_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"DataMemory:datamem\|data_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1480963321959 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1480963321959 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1480963321959 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2048 " "Parameter NUMWORDS_A set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1480963321959 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1480963321959 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1480963321959 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1480963321959 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1480963321959 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1480963321959 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE Test2.mif " "Parameter INIT_FILE set to Test2.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1480963321959 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1480963321959 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1480963321959 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DataMemory:datamem\|altsyncram:data_rtl_0 " "Elaborated megafunction instantiation \"DataMemory:datamem\|altsyncram:data_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480963322006 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DataMemory:datamem\|altsyncram:data_rtl_0 " "Instantiated megafunction \"DataMemory:datamem\|altsyncram:data_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE SINGLE_PORT " "Parameter \"OPERATION_MODE\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480963322006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480963322006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 11 " "Parameter \"WIDTHAD_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480963322006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 2048 " "Parameter \"NUMWORDS_A\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480963322006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480963322006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480963322006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480963322006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480963322006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480963322006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE Test2.mif " "Parameter \"INIT_FILE\" = \"Test2.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480963322006 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1480963322006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7mc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7mc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7mc1 " "Found entity 1: altsyncram_7mc1" {  } { { "db/altsyncram_7mc1.tdf" "" { Text "D:/Programming/CS3220-Project-4/db/altsyncram_7mc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480963322064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480963322064 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1480963322341 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "src/Project2.v" "" { Text "D:/Programming/CS3220-Project-4/src/Project2.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480963323729 "|Project2|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "src/Project2.v" "" { Text "D:/Programming/CS3220-Project-4/src/Project2.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480963323729 "|Project2|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "src/Project2.v" "" { Text "D:/Programming/CS3220-Project-4/src/Project2.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480963323729 "|Project2|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] VCC " "Pin \"HEX4\[6\]\" is stuck at VCC" {  } { { "src/Project2.v" "" { Text "D:/Programming/CS3220-Project-4/src/Project2.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480963323729 "|Project2|HEX4[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1480963323729 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1480963324185 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Programming/CS3220-Project-4/output_files/Project2-SCProc.map.smsg " "Generated suppressed messages file D:/Programming/CS3220-Project-4/output_files/Project2-SCProc.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1480963324782 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1480963325100 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480963325100 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2137 " "Implemented 2137 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1480963325291 ""} { "Info" "ICUT_CUT_TM_OPINS" "45 " "Implemented 45 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1480963325291 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2044 " "Implemented 2044 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1480963325291 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1480963325291 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1480963325291 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "544 " "Peak virtual memory: 544 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1480963325330 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 05 13:42:05 2016 " "Processing ended: Mon Dec 05 13:42:05 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1480963325330 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1480963325330 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1480963325330 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1480963325330 ""}
