
==========================================================================
detailed place report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
detailed place report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
detailed place report_worst_slack
--------------------------------------------------------------------------
worst slack 0.59

==========================================================================
detailed place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: lfsr_reg[7]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: lfsr_reg[7]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ lfsr_reg[7]$_SDFFE_PN0P_/CK (DFF_X1)
     4    5.02    0.01    0.09    0.09 ^ lfsr_reg[7]$_SDFFE_PN0P_/Q (DFF_X1)
                                         net18 (net)
                  0.01    0.00    0.09 ^ _63_/A2 (OR2_X1)
     1    1.81    0.01    0.03    0.12 ^ _63_/ZN (OR2_X1)
                                         _25_ (net)
                  0.01    0.00    0.12 ^ _66_/A (AOI21_X1)
     1    1.49    0.01    0.01    0.13 v _66_/ZN (AOI21_X1)
                                         _28_ (net)
                  0.01    0.00    0.13 v _69_/A1 (NOR3_X1)
     1    1.26    0.02    0.03    0.16 ^ _69_/ZN (NOR3_X1)
                                         _07_ (net)
                  0.02    0.00    0.16 ^ lfsr_reg[7]$_SDFFE_PN0P_/D (DFF_X1)
                                  0.16   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ lfsr_reg[7]$_SDFFE_PN0P_/CK (DFF_X1)
                          0.01    0.01   library hold time
                                  0.01   data required time
-----------------------------------------------------------------------------
                                  0.01   data required time
                                 -0.16   data arrival time
-----------------------------------------------------------------------------
                                  0.15   slack (MET)



==========================================================================
detailed place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: enable (input port clocked by core_clock)
Endpoint: lfsr_reg[6]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    3.72    0.00    0.00    0.20 ^ enable (in)
                                         enable (net)
                  0.00    0.00    0.20 ^ _40_/A (BUF_X4)
     9   19.29    0.01    0.02    0.22 ^ _40_/Z (BUF_X4)
                                         _09_ (net)
                  0.01    0.00    0.23 ^ _60_/S (MUX2_X1)
     1    1.22    0.01    0.06    0.28 v _60_/Z (MUX2_X1)
                                         _23_ (net)
                  0.01    0.00    0.28 v _61_/B (MUX2_X1)
     1    1.28    0.01    0.06    0.34 v _61_/Z (MUX2_X1)
                                         _24_ (net)
                  0.01    0.00    0.34 v _62_/A2 (AND2_X1)
     1    1.19    0.01    0.03    0.37 v _62_/ZN (AND2_X1)
                                         _06_ (net)
                  0.01    0.00    0.37 v lfsr_reg[6]$_SDFFE_PN0P_/D (DFF_X1)
                                  0.37   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                                  1.00 ^ lfsr_reg[6]$_SDFFE_PN0P_/CK (DFF_X1)
                         -0.04    0.96   library setup time
                                  0.96   data required time
-----------------------------------------------------------------------------
                                  0.96   data required time
                                 -0.37   data arrival time
-----------------------------------------------------------------------------
                                  0.59   slack (MET)



==========================================================================
detailed place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: enable (input port clocked by core_clock)
Endpoint: lfsr_reg[6]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    3.72    0.00    0.00    0.20 ^ enable (in)
                                         enable (net)
                  0.00    0.00    0.20 ^ _40_/A (BUF_X4)
     9   19.29    0.01    0.02    0.22 ^ _40_/Z (BUF_X4)
                                         _09_ (net)
                  0.01    0.00    0.23 ^ _60_/S (MUX2_X1)
     1    1.22    0.01    0.06    0.28 v _60_/Z (MUX2_X1)
                                         _23_ (net)
                  0.01    0.00    0.28 v _61_/B (MUX2_X1)
     1    1.28    0.01    0.06    0.34 v _61_/Z (MUX2_X1)
                                         _24_ (net)
                  0.01    0.00    0.34 v _62_/A2 (AND2_X1)
     1    1.19    0.01    0.03    0.37 v _62_/ZN (AND2_X1)
                                         _06_ (net)
                  0.01    0.00    0.37 v lfsr_reg[6]$_SDFFE_PN0P_/D (DFF_X1)
                                  0.37   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                                  1.00 ^ lfsr_reg[6]$_SDFFE_PN0P_/CK (DFF_X1)
                         -0.04    0.96   library setup time
                                  0.96   data required time
-----------------------------------------------------------------------------
                                  0.96   data required time
                                 -0.37   data arrival time
-----------------------------------------------------------------------------
                                  0.59   slack (MET)



==========================================================================
detailed place report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
detailed place max_slew_check_slack
--------------------------------------------------------------------------
0.1740351766347885

==========================================================================
detailed place max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
detailed place max_slew_check_slack_limit
--------------------------------------------------------------------------
0.8766

==========================================================================
detailed place max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_capacitance_check_slack
--------------------------------------------------------------------------
14.75844955444336

==========================================================================
detailed place max_capacitance_check_limit
--------------------------------------------------------------------------
16.021699905395508

==========================================================================
detailed place max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.9212

==========================================================================
detailed place max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
detailed place max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
detailed place max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
detailed place setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
detailed place hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
detailed place report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: lfsr_reg[5]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: lfsr_reg[7]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ lfsr_reg[5]$_SDFFE_PN0P_/CK (DFF_X1)
   0.10    0.10 ^ lfsr_reg[5]$_SDFFE_PN0P_/Q (DFF_X1)
   0.04    0.14 ^ _64_/ZN (XNOR2_X1)
   0.05    0.19 ^ _65_/ZN (XNOR2_X1)
   0.06    0.25 ^ _67_/ZN (AND4_X1)
   0.01    0.26 v _69_/ZN (NOR3_X1)
   0.00    0.26 v lfsr_reg[7]$_SDFFE_PN0P_/D (DFF_X1)
           0.26   data arrival time

   1.00    1.00   clock core_clock (rise edge)
   0.00    1.00   clock network delay (ideal)
   0.00    1.00   clock reconvergence pessimism
           1.00 ^ lfsr_reg[7]$_SDFFE_PN0P_/CK (DFF_X1)
  -0.04    0.96   library setup time
           0.96   data required time
---------------------------------------------------------
           0.96   data required time
          -0.26   data arrival time
---------------------------------------------------------
           0.70   slack (MET)



==========================================================================
detailed place report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: lfsr_reg[7]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: lfsr_reg[7]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ lfsr_reg[7]$_SDFFE_PN0P_/CK (DFF_X1)
   0.09    0.09 ^ lfsr_reg[7]$_SDFFE_PN0P_/Q (DFF_X1)
   0.03    0.12 ^ _63_/ZN (OR2_X1)
   0.01    0.13 v _66_/ZN (AOI21_X1)
   0.03    0.16 ^ _69_/ZN (NOR3_X1)
   0.00    0.16 ^ lfsr_reg[7]$_SDFFE_PN0P_/D (DFF_X1)
           0.16   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ lfsr_reg[7]$_SDFFE_PN0P_/CK (DFF_X1)
   0.01    0.01   library hold time
           0.01   data required time
---------------------------------------------------------
           0.01   data required time
          -0.16   data arrival time
---------------------------------------------------------
           0.15   slack (MET)



==========================================================================
detailed place critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path delay
--------------------------------------------------------------------------
0.3705

==========================================================================
detailed place critical path slack
--------------------------------------------------------------------------
0.5905

==========================================================================
detailed place slack div critical path delay
--------------------------------------------------------------------------
159.379217

==========================================================================
detailed place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             5.01e-05   3.47e-06   6.27e-07   5.42e-05  65.1%
Combinational          1.89e-05   8.75e-06   1.39e-06   2.90e-05  34.9%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  6.89e-05   1.22e-05   2.01e-06   8.32e-05 100.0%
                          82.9%      14.7%       2.4%
