--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Thu Mar 30 14:41:35 2017

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2016 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Design:     spi_slave
Constraint file:  
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 1000.000000 -name clk0 [get_nets CLK_in_c]
            126 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 994.114ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             SS_latched_47  (from CLK_in_c +)
   Destination:    FD1P3JX    SP             index_i0_i2  (to CLK_in_c +)

   Delay:                   5.601ns  (25.5% logic, 74.5% route), 3 logic levels.

 Constraint Details:

      5.601ns data_path SS_latched_47 to index_i0_i2 meets
    1000.000ns delay constraint less
      0.285ns LCE_S requirement (totaling 999.715ns) by 994.114ns

 Path Details: SS_latched_47 to index_i0_i2

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              SS_latched_47 (from CLK_in_c)
Route         4   e 1.398                                  SS_latched
LUT4        ---     0.493              C to Z              i2_3_lut_adj_1
Route        11   e 1.632                                  CLK_in_c_enable_10
LUT4        ---     0.493              C to Z              i71_2_lut_rep_1_3_lut_4_lut
Route         2   e 1.141                                  CLK_in_c_enable_9
                  --------
                    5.601  (25.5% logic, 74.5% route), 3 logic levels.


Passed:  The following path meets requirements by 994.114ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             SS_latched_47  (from CLK_in_c +)
   Destination:    FD1P3JX    SP             index_i0_i1  (to CLK_in_c +)

   Delay:                   5.601ns  (25.5% logic, 74.5% route), 3 logic levels.

 Constraint Details:

      5.601ns data_path SS_latched_47 to index_i0_i1 meets
    1000.000ns delay constraint less
      0.285ns LCE_S requirement (totaling 999.715ns) by 994.114ns

 Path Details: SS_latched_47 to index_i0_i1

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              SS_latched_47 (from CLK_in_c)
Route         4   e 1.398                                  SS_latched
LUT4        ---     0.493              C to Z              i2_3_lut_adj_1
Route        11   e 1.632                                  CLK_in_c_enable_10
LUT4        ---     0.493              C to Z              i71_2_lut_rep_1_3_lut_4_lut
Route         2   e 1.141                                  CLK_in_c_enable_9
                  --------
                    5.601  (25.5% logic, 74.5% route), 3 logic levels.


Passed:  The following path meets requirements by 994.122ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             SS_latched_47  (from CLK_in_c +)
   Destination:    FD1P3JX    PD             index_i0_i2  (to CLK_in_c +)

   Delay:                   5.718ns  (25.0% logic, 75.0% route), 3 logic levels.

 Constraint Details:

      5.718ns data_path SS_latched_47 to index_i0_i2 meets
    1000.000ns delay constraint less
      0.160ns L_S requirement (totaling 999.840ns) by 994.122ns

 Path Details: SS_latched_47 to index_i0_i2

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              SS_latched_47 (from CLK_in_c)
Route         4   e 1.398                                  SS_latched
LUT4        ---     0.493              C to Z              i2_3_lut_adj_1
Route        11   e 1.632                                  CLK_in_c_enable_10
LUT4        ---     0.493              C to Z              i87_4_lut
Route         3   e 1.258                                  n179
                  --------
                    5.718  (25.0% logic, 75.0% route), 3 logic levels.

Report: 5.886 ns is the maximum delay for this constraint.


Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk0 [get_nets CLK_in_c]                |  1000.000 ns|     5.886 ns|     3  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.



Timing summary:
---------------

Timing errors: 0  Score: 0

Constraints cover  126 paths, 48 nets, and 120 connections (79.5% coverage)


Peak memory: 78090240 bytes, TRCE: 1458176 bytes, DLYMAN: 0 bytes
CPU_TIME_REPORT: 0 secs 
