\hypertarget{IAR_2AtmelSAM7S64_2portmacro_8h}{\section{/home/henrique/rep/open\-M\-M\-C/\-Free\-R\-T\-O\-S/portable/\-I\-A\-R/\-Atmel\-S\-A\-M7\-S64/portmacro.h File Reference}
\label{IAR_2AtmelSAM7S64_2portmacro_8h}\index{/home/henrique/rep/open\-M\-M\-C/\-Free\-R\-T\-O\-S/portable/\-I\-A\-R/\-Atmel\-S\-A\-M7\-S64/portmacro.\-h@{/home/henrique/rep/open\-M\-M\-C/\-Free\-R\-T\-O\-S/portable/\-I\-A\-R/\-Atmel\-S\-A\-M7\-S64/portmacro.\-h}}
}
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \hyperlink{IAR_2AtmelSAM7S64_2portmacro_8h_add0bdbfef5abf241c7774f68bde42f1d}{port\-C\-H\-A\-R}~char
\item 
\#define \hyperlink{IAR_2AtmelSAM7S64_2portmacro_8h_a1bbe1ef117ec274ef919e0a930c888ac}{port\-F\-L\-O\-A\-T}~float
\item 
\#define \hyperlink{IAR_2AtmelSAM7S64_2portmacro_8h_a4711ce186a903a14bc8ea7c8650b4f61}{port\-D\-O\-U\-B\-L\-E}~double
\item 
\#define \hyperlink{IAR_2AtmelSAM7S64_2portmacro_8h_a6bbebff6020ac333ab6ec2ffd7f77001}{port\-L\-O\-N\-G}~long
\item 
\#define \hyperlink{IAR_2AtmelSAM7S64_2portmacro_8h_a42e62d5881b12ff2a5c659576c64d003}{port\-S\-H\-O\-R\-T}~short
\item 
\#define \hyperlink{IAR_2AtmelSAM7S64_2portmacro_8h_ab0a294066ac7369b8f59a52d9491a92c}{port\-S\-T\-A\-C\-K\-\_\-\-T\-Y\-P\-E}~uint32\-\_\-t
\item 
\#define \hyperlink{IAR_2AtmelSAM7S64_2portmacro_8h_a1ebe82d24d764ae4e352f7c3a9f92c01}{port\-B\-A\-S\-E\-\_\-\-T\-Y\-P\-E}~long
\item 
\#define \hyperlink{IAR_2AtmelSAM7S64_2portmacro_8h_a72723ba1e4a85ca14f25c2b9e066613d}{port\-M\-A\-X\-\_\-\-D\-E\-L\-A\-Y}~( \hyperlink{Flsh186_2prtmacro_8h_aa69c48c6e902ce54f70886e6573c92a9}{Tick\-Type\-\_\-t} ) 0xffffffff\-U\-L
\item 
\#define \hyperlink{IAR_2AtmelSAM7S64_2portmacro_8h_a21adaab1601f6a0f35ba550a43060830}{port\-S\-T\-A\-C\-K\-\_\-\-G\-R\-O\-W\-T\-H}~( -\/1 )
\item 
\#define \hyperlink{IAR_2AtmelSAM7S64_2portmacro_8h_a554d9322ce7f698a86a22b21234bd8cd}{port\-T\-I\-C\-K\-\_\-\-P\-E\-R\-I\-O\-D\-\_\-\-M\-S}~( ( \hyperlink{Flsh186_2prtmacro_8h_aa69c48c6e902ce54f70886e6573c92a9}{Tick\-Type\-\_\-t} ) 1000 / \hyperlink{FreeRTOSConfig_8h_a2f0258dd1e3b877e5bc013be54c2db6a}{config\-T\-I\-C\-K\-\_\-\-R\-A\-T\-E\-\_\-\-H\-Z} )
\item 
\#define \hyperlink{IAR_2AtmelSAM7S64_2portmacro_8h_ab9091ce3940d8bd93ec850122a2c6a1c}{port\-B\-Y\-T\-E\-\_\-\-A\-L\-I\-G\-N\-M\-E\-N\-T}~8
\item 
\#define \hyperlink{IAR_2AtmelSAM7S64_2portmacro_8h_ae1ff06193615f5130b5a97dc9e708fc7}{port\-Y\-I\-E\-L\-D}()~asm ( \char`\"{}S\-W\-I 0\char`\"{} )
\item 
\#define \hyperlink{IAR_2AtmelSAM7S64_2portmacro_8h_a23c54dff0b50ff35563ef06c6d6d1835}{port\-N\-O\-P}()~asm ( \char`\"{}N\-O\-P\char`\"{} )
\item 
\#define \hyperlink{IAR_2AtmelSAM7S64_2portmacro_8h_a6e3d10ee1a0734a647ca192523c2cfc1}{port\-D\-I\-S\-A\-B\-L\-E\-\_\-\-I\-N\-T\-E\-R\-R\-U\-P\-T\-S}()~\-\_\-\-\_\-disable\-\_\-interrupt()
\item 
\#define \hyperlink{IAR_2AtmelSAM7S64_2portmacro_8h_abc47e85a6befbb47961ad5ee7aa57173}{port\-E\-N\-A\-B\-L\-E\-\_\-\-I\-N\-T\-E\-R\-R\-U\-P\-T\-S}()~\-\_\-\-\_\-enable\-\_\-interrupt()
\item 
\#define \hyperlink{IAR_2AtmelSAM7S64_2portmacro_8h_a8a09321ad004019f3c8d0f2e4d7224c7}{port\-E\-N\-T\-E\-R\-\_\-\-C\-R\-I\-T\-I\-C\-A\-L}()~\hyperlink{Tasking_2ARM__CM4F_2portmacro_8h_a2ed3554a3de09a3bd09d396ee081ab69}{v\-Port\-Enter\-Critical}()
\item 
\#define \hyperlink{IAR_2AtmelSAM7S64_2portmacro_8h_a529358e6147881dd881c890ade21c9bd}{port\-E\-X\-I\-T\-\_\-\-C\-R\-I\-T\-I\-C\-A\-L}()~\hyperlink{Tasking_2ARM__CM4F_2portmacro_8h_aed20ada05b957181a0de042802a82a5b}{v\-Port\-Exit\-Critical}()
\item 
\#define \hyperlink{IAR_2AtmelSAM7S64_2portmacro_8h_a63b994040c62c9685490a71c87a13d8a}{port\-E\-N\-D\-\_\-\-S\-W\-I\-T\-C\-H\-I\-N\-G\-\_\-\-I\-S\-R}(x\-Switch\-Required)
\item 
\#define \hyperlink{IAR_2AtmelSAM7S64_2portmacro_8h_a2921e1c5a1f974dfa01ae44d1f665f14}{port\-T\-A\-S\-K\-\_\-\-F\-U\-N\-C\-T\-I\-O\-N\-\_\-\-P\-R\-O\-T\-O}(v\-Function, pv\-Parameters)~\hyperlink{Paradigm_2Tern__EE_2small_2portmacro_8h_a14d32f8130d3c0b212cfc751730b5b49}{void} v\-Function( \hyperlink{Paradigm_2Tern__EE_2small_2portmacro_8h_a14d32f8130d3c0b212cfc751730b5b49}{void} $\ast$ pv\-Parameters )
\item 
\#define \hyperlink{IAR_2AtmelSAM7S64_2portmacro_8h_a3a289793652f505c538abea27045ccdf}{port\-T\-A\-S\-K\-\_\-\-F\-U\-N\-C\-T\-I\-O\-N}(v\-Function, pv\-Parameters)~\hyperlink{Paradigm_2Tern__EE_2small_2portmacro_8h_a14d32f8130d3c0b212cfc751730b5b49}{void} v\-Function( \hyperlink{Paradigm_2Tern__EE_2small_2portmacro_8h_a14d32f8130d3c0b212cfc751730b5b49}{void} $\ast$ pv\-Parameters )
\end{DoxyCompactItemize}
\subsection*{Typedefs}
\begin{DoxyCompactItemize}
\item 
typedef \hyperlink{WizC_2PIC18_2portmacro_8h_ab0a294066ac7369b8f59a52d9491a92c}{port\-S\-T\-A\-C\-K\-\_\-\-T\-Y\-P\-E} \hyperlink{IAR_2AtmelSAM7S64_2portmacro_8h_a84e9a8ba132feed0b2401c1f4e2ac63c}{Stack\-Type\-\_\-t}
\item 
typedef long \hyperlink{IAR_2AtmelSAM7S64_2portmacro_8h_a46fb21e00ae0729d7515c0fbf2269796}{Base\-Type\-\_\-t}
\item 
typedef unsigned long \hyperlink{IAR_2AtmelSAM7S64_2portmacro_8h_a646f89d4298e4f5afd522202b11cb2e6}{U\-Base\-Type\-\_\-t}
\item 
typedef uint32\-\_\-t \hyperlink{IAR_2AtmelSAM7S64_2portmacro_8h_aa69c48c6e902ce54f70886e6573c92a9}{Tick\-Type\-\_\-t}
\end{DoxyCompactItemize}
\subsection*{Functions}
\begin{DoxyCompactItemize}
\item 
\-\_\-\-\_\-arm \-\_\-\-\_\-interwork \hyperlink{Paradigm_2Tern__EE_2small_2portmacro_8h_a14d32f8130d3c0b212cfc751730b5b49}{void} \hyperlink{IAR_2AtmelSAM7S64_2portmacro_8h_a067bc52f7ad7406a9f483104eb30e62c}{v\-Port\-Disable\-Interrupts\-From\-Thumb} (\hyperlink{Paradigm_2Tern__EE_2small_2portmacro_8h_a14d32f8130d3c0b212cfc751730b5b49}{void})
\item 
\-\_\-\-\_\-arm \-\_\-\-\_\-interwork \hyperlink{Paradigm_2Tern__EE_2small_2portmacro_8h_a14d32f8130d3c0b212cfc751730b5b49}{void} \hyperlink{IAR_2AtmelSAM7S64_2portmacro_8h_a0c18182dcb9fd64ed4522f9aa66b57a1}{v\-Port\-Enable\-Interrupts\-From\-Thumb} (\hyperlink{Paradigm_2Tern__EE_2small_2portmacro_8h_a14d32f8130d3c0b212cfc751730b5b49}{void})
\item 
\-\_\-\-\_\-arm \-\_\-\-\_\-interwork \hyperlink{Paradigm_2Tern__EE_2small_2portmacro_8h_a14d32f8130d3c0b212cfc751730b5b49}{void} \hyperlink{IAR_2AtmelSAM7S64_2portmacro_8h_a3c9cb353499ce937e2e027a15ebc8525}{v\-Port\-Enter\-Critical} (\hyperlink{Paradigm_2Tern__EE_2small_2portmacro_8h_a14d32f8130d3c0b212cfc751730b5b49}{void})
\item 
\-\_\-\-\_\-arm \-\_\-\-\_\-interwork \hyperlink{Paradigm_2Tern__EE_2small_2portmacro_8h_a14d32f8130d3c0b212cfc751730b5b49}{void} \hyperlink{IAR_2AtmelSAM7S64_2portmacro_8h_ac2856c2ce309fec70d9912d221f13724}{v\-Port\-Exit\-Critical} (\hyperlink{Paradigm_2Tern__EE_2small_2portmacro_8h_a14d32f8130d3c0b212cfc751730b5b49}{void})
\end{DoxyCompactItemize}


\subsection{Macro Definition Documentation}
\hypertarget{IAR_2AtmelSAM7S64_2portmacro_8h_a1ebe82d24d764ae4e352f7c3a9f92c01}{\index{I\-A\-R/\-Atmel\-S\-A\-M7\-S64/portmacro.\-h@{I\-A\-R/\-Atmel\-S\-A\-M7\-S64/portmacro.\-h}!port\-B\-A\-S\-E\-\_\-\-T\-Y\-P\-E@{port\-B\-A\-S\-E\-\_\-\-T\-Y\-P\-E}}
\index{port\-B\-A\-S\-E\-\_\-\-T\-Y\-P\-E@{port\-B\-A\-S\-E\-\_\-\-T\-Y\-P\-E}!IAR/AtmelSAM7S64/portmacro.h@{I\-A\-R/\-Atmel\-S\-A\-M7\-S64/portmacro.\-h}}
\subsubsection[{port\-B\-A\-S\-E\-\_\-\-T\-Y\-P\-E}]{\setlength{\rightskip}{0pt plus 5cm}\#define port\-B\-A\-S\-E\-\_\-\-T\-Y\-P\-E~long}}\label{IAR_2AtmelSAM7S64_2portmacro_8h_a1ebe82d24d764ae4e352f7c3a9f92c01}
\hypertarget{IAR_2AtmelSAM7S64_2portmacro_8h_ab9091ce3940d8bd93ec850122a2c6a1c}{\index{I\-A\-R/\-Atmel\-S\-A\-M7\-S64/portmacro.\-h@{I\-A\-R/\-Atmel\-S\-A\-M7\-S64/portmacro.\-h}!port\-B\-Y\-T\-E\-\_\-\-A\-L\-I\-G\-N\-M\-E\-N\-T@{port\-B\-Y\-T\-E\-\_\-\-A\-L\-I\-G\-N\-M\-E\-N\-T}}
\index{port\-B\-Y\-T\-E\-\_\-\-A\-L\-I\-G\-N\-M\-E\-N\-T@{port\-B\-Y\-T\-E\-\_\-\-A\-L\-I\-G\-N\-M\-E\-N\-T}!IAR/AtmelSAM7S64/portmacro.h@{I\-A\-R/\-Atmel\-S\-A\-M7\-S64/portmacro.\-h}}
\subsubsection[{port\-B\-Y\-T\-E\-\_\-\-A\-L\-I\-G\-N\-M\-E\-N\-T}]{\setlength{\rightskip}{0pt plus 5cm}\#define port\-B\-Y\-T\-E\-\_\-\-A\-L\-I\-G\-N\-M\-E\-N\-T~8}}\label{IAR_2AtmelSAM7S64_2portmacro_8h_ab9091ce3940d8bd93ec850122a2c6a1c}
\hypertarget{IAR_2AtmelSAM7S64_2portmacro_8h_add0bdbfef5abf241c7774f68bde42f1d}{\index{I\-A\-R/\-Atmel\-S\-A\-M7\-S64/portmacro.\-h@{I\-A\-R/\-Atmel\-S\-A\-M7\-S64/portmacro.\-h}!port\-C\-H\-A\-R@{port\-C\-H\-A\-R}}
\index{port\-C\-H\-A\-R@{port\-C\-H\-A\-R}!IAR/AtmelSAM7S64/portmacro.h@{I\-A\-R/\-Atmel\-S\-A\-M7\-S64/portmacro.\-h}}
\subsubsection[{port\-C\-H\-A\-R}]{\setlength{\rightskip}{0pt plus 5cm}\#define port\-C\-H\-A\-R~char}}\label{IAR_2AtmelSAM7S64_2portmacro_8h_add0bdbfef5abf241c7774f68bde42f1d}
\hypertarget{IAR_2AtmelSAM7S64_2portmacro_8h_a6e3d10ee1a0734a647ca192523c2cfc1}{\index{I\-A\-R/\-Atmel\-S\-A\-M7\-S64/portmacro.\-h@{I\-A\-R/\-Atmel\-S\-A\-M7\-S64/portmacro.\-h}!port\-D\-I\-S\-A\-B\-L\-E\-\_\-\-I\-N\-T\-E\-R\-R\-U\-P\-T\-S@{port\-D\-I\-S\-A\-B\-L\-E\-\_\-\-I\-N\-T\-E\-R\-R\-U\-P\-T\-S}}
\index{port\-D\-I\-S\-A\-B\-L\-E\-\_\-\-I\-N\-T\-E\-R\-R\-U\-P\-T\-S@{port\-D\-I\-S\-A\-B\-L\-E\-\_\-\-I\-N\-T\-E\-R\-R\-U\-P\-T\-S}!IAR/AtmelSAM7S64/portmacro.h@{I\-A\-R/\-Atmel\-S\-A\-M7\-S64/portmacro.\-h}}
\subsubsection[{port\-D\-I\-S\-A\-B\-L\-E\-\_\-\-I\-N\-T\-E\-R\-R\-U\-P\-T\-S}]{\setlength{\rightskip}{0pt plus 5cm}\#define port\-D\-I\-S\-A\-B\-L\-E\-\_\-\-I\-N\-T\-E\-R\-R\-U\-P\-T\-S(
\begin{DoxyParamCaption}
\item[{}]{{\bf void}}
\end{DoxyParamCaption}
)~\-\_\-\-\_\-disable\-\_\-interrupt()}}\label{IAR_2AtmelSAM7S64_2portmacro_8h_a6e3d10ee1a0734a647ca192523c2cfc1}
\hypertarget{IAR_2AtmelSAM7S64_2portmacro_8h_a4711ce186a903a14bc8ea7c8650b4f61}{\index{I\-A\-R/\-Atmel\-S\-A\-M7\-S64/portmacro.\-h@{I\-A\-R/\-Atmel\-S\-A\-M7\-S64/portmacro.\-h}!port\-D\-O\-U\-B\-L\-E@{port\-D\-O\-U\-B\-L\-E}}
\index{port\-D\-O\-U\-B\-L\-E@{port\-D\-O\-U\-B\-L\-E}!IAR/AtmelSAM7S64/portmacro.h@{I\-A\-R/\-Atmel\-S\-A\-M7\-S64/portmacro.\-h}}
\subsubsection[{port\-D\-O\-U\-B\-L\-E}]{\setlength{\rightskip}{0pt plus 5cm}\#define port\-D\-O\-U\-B\-L\-E~double}}\label{IAR_2AtmelSAM7S64_2portmacro_8h_a4711ce186a903a14bc8ea7c8650b4f61}
\hypertarget{IAR_2AtmelSAM7S64_2portmacro_8h_abc47e85a6befbb47961ad5ee7aa57173}{\index{I\-A\-R/\-Atmel\-S\-A\-M7\-S64/portmacro.\-h@{I\-A\-R/\-Atmel\-S\-A\-M7\-S64/portmacro.\-h}!port\-E\-N\-A\-B\-L\-E\-\_\-\-I\-N\-T\-E\-R\-R\-U\-P\-T\-S@{port\-E\-N\-A\-B\-L\-E\-\_\-\-I\-N\-T\-E\-R\-R\-U\-P\-T\-S}}
\index{port\-E\-N\-A\-B\-L\-E\-\_\-\-I\-N\-T\-E\-R\-R\-U\-P\-T\-S@{port\-E\-N\-A\-B\-L\-E\-\_\-\-I\-N\-T\-E\-R\-R\-U\-P\-T\-S}!IAR/AtmelSAM7S64/portmacro.h@{I\-A\-R/\-Atmel\-S\-A\-M7\-S64/portmacro.\-h}}
\subsubsection[{port\-E\-N\-A\-B\-L\-E\-\_\-\-I\-N\-T\-E\-R\-R\-U\-P\-T\-S}]{\setlength{\rightskip}{0pt plus 5cm}\#define port\-E\-N\-A\-B\-L\-E\-\_\-\-I\-N\-T\-E\-R\-R\-U\-P\-T\-S(
\begin{DoxyParamCaption}
\item[{}]{{\bf void}}
\end{DoxyParamCaption}
)~\-\_\-\-\_\-enable\-\_\-interrupt()}}\label{IAR_2AtmelSAM7S64_2portmacro_8h_abc47e85a6befbb47961ad5ee7aa57173}
\hypertarget{IAR_2AtmelSAM7S64_2portmacro_8h_a63b994040c62c9685490a71c87a13d8a}{\index{I\-A\-R/\-Atmel\-S\-A\-M7\-S64/portmacro.\-h@{I\-A\-R/\-Atmel\-S\-A\-M7\-S64/portmacro.\-h}!port\-E\-N\-D\-\_\-\-S\-W\-I\-T\-C\-H\-I\-N\-G\-\_\-\-I\-S\-R@{port\-E\-N\-D\-\_\-\-S\-W\-I\-T\-C\-H\-I\-N\-G\-\_\-\-I\-S\-R}}
\index{port\-E\-N\-D\-\_\-\-S\-W\-I\-T\-C\-H\-I\-N\-G\-\_\-\-I\-S\-R@{port\-E\-N\-D\-\_\-\-S\-W\-I\-T\-C\-H\-I\-N\-G\-\_\-\-I\-S\-R}!IAR/AtmelSAM7S64/portmacro.h@{I\-A\-R/\-Atmel\-S\-A\-M7\-S64/portmacro.\-h}}
\subsubsection[{port\-E\-N\-D\-\_\-\-S\-W\-I\-T\-C\-H\-I\-N\-G\-\_\-\-I\-S\-R}]{\setlength{\rightskip}{0pt plus 5cm}\#define port\-E\-N\-D\-\_\-\-S\-W\-I\-T\-C\-H\-I\-N\-G\-\_\-\-I\-S\-R(
\begin{DoxyParamCaption}
\item[{}]{x\-Switch\-Required}
\end{DoxyParamCaption}
)}}\label{IAR_2AtmelSAM7S64_2portmacro_8h_a63b994040c62c9685490a71c87a13d8a}
{\bfseries Value\-:}
\begin{DoxyCode}
\{                                                   \(\backslash\)
extern \textcolor{keywordtype}{void} \hyperlink{CCS_2MSP430X_2portmacro_8h_a9c86137bc3c1cbffc39fff22627cb885}{vTaskSwitchContext}( \textcolor{keywordtype}{void} );               \(\backslash\)
                                                    \(\backslash\)
    if( xSwitchRequired )                           \(\backslash\)
    \{                                               \hyperlink{CCS_2MSP430X_2portmacro_8h_a9c86137bc3c1cbffc39fff22627cb885}{\(\backslash\)}
\hyperlink{CCS_2MSP430X_2portmacro_8h_a9c86137bc3c1cbffc39fff22627cb885}{        vTaskSwitchContext}();                       \(\backslash\)
    \}                                               \(\backslash\)
\}
\end{DoxyCode}
\hypertarget{IAR_2AtmelSAM7S64_2portmacro_8h_a8a09321ad004019f3c8d0f2e4d7224c7}{\index{I\-A\-R/\-Atmel\-S\-A\-M7\-S64/portmacro.\-h@{I\-A\-R/\-Atmel\-S\-A\-M7\-S64/portmacro.\-h}!port\-E\-N\-T\-E\-R\-\_\-\-C\-R\-I\-T\-I\-C\-A\-L@{port\-E\-N\-T\-E\-R\-\_\-\-C\-R\-I\-T\-I\-C\-A\-L}}
\index{port\-E\-N\-T\-E\-R\-\_\-\-C\-R\-I\-T\-I\-C\-A\-L@{port\-E\-N\-T\-E\-R\-\_\-\-C\-R\-I\-T\-I\-C\-A\-L}!IAR/AtmelSAM7S64/portmacro.h@{I\-A\-R/\-Atmel\-S\-A\-M7\-S64/portmacro.\-h}}
\subsubsection[{port\-E\-N\-T\-E\-R\-\_\-\-C\-R\-I\-T\-I\-C\-A\-L}]{\setlength{\rightskip}{0pt plus 5cm}\#define port\-E\-N\-T\-E\-R\-\_\-\-C\-R\-I\-T\-I\-C\-A\-L(
\begin{DoxyParamCaption}
\item[{}]{{\bf void}}
\end{DoxyParamCaption}
)~{\bf v\-Port\-Enter\-Critical}()}}\label{IAR_2AtmelSAM7S64_2portmacro_8h_a8a09321ad004019f3c8d0f2e4d7224c7}
\hypertarget{IAR_2AtmelSAM7S64_2portmacro_8h_a529358e6147881dd881c890ade21c9bd}{\index{I\-A\-R/\-Atmel\-S\-A\-M7\-S64/portmacro.\-h@{I\-A\-R/\-Atmel\-S\-A\-M7\-S64/portmacro.\-h}!port\-E\-X\-I\-T\-\_\-\-C\-R\-I\-T\-I\-C\-A\-L@{port\-E\-X\-I\-T\-\_\-\-C\-R\-I\-T\-I\-C\-A\-L}}
\index{port\-E\-X\-I\-T\-\_\-\-C\-R\-I\-T\-I\-C\-A\-L@{port\-E\-X\-I\-T\-\_\-\-C\-R\-I\-T\-I\-C\-A\-L}!IAR/AtmelSAM7S64/portmacro.h@{I\-A\-R/\-Atmel\-S\-A\-M7\-S64/portmacro.\-h}}
\subsubsection[{port\-E\-X\-I\-T\-\_\-\-C\-R\-I\-T\-I\-C\-A\-L}]{\setlength{\rightskip}{0pt plus 5cm}\#define port\-E\-X\-I\-T\-\_\-\-C\-R\-I\-T\-I\-C\-A\-L(
\begin{DoxyParamCaption}
\item[{}]{{\bf void}}
\end{DoxyParamCaption}
)~{\bf v\-Port\-Exit\-Critical}()}}\label{IAR_2AtmelSAM7S64_2portmacro_8h_a529358e6147881dd881c890ade21c9bd}
\hypertarget{IAR_2AtmelSAM7S64_2portmacro_8h_a1bbe1ef117ec274ef919e0a930c888ac}{\index{I\-A\-R/\-Atmel\-S\-A\-M7\-S64/portmacro.\-h@{I\-A\-R/\-Atmel\-S\-A\-M7\-S64/portmacro.\-h}!port\-F\-L\-O\-A\-T@{port\-F\-L\-O\-A\-T}}
\index{port\-F\-L\-O\-A\-T@{port\-F\-L\-O\-A\-T}!IAR/AtmelSAM7S64/portmacro.h@{I\-A\-R/\-Atmel\-S\-A\-M7\-S64/portmacro.\-h}}
\subsubsection[{port\-F\-L\-O\-A\-T}]{\setlength{\rightskip}{0pt plus 5cm}\#define port\-F\-L\-O\-A\-T~float}}\label{IAR_2AtmelSAM7S64_2portmacro_8h_a1bbe1ef117ec274ef919e0a930c888ac}
\hypertarget{IAR_2AtmelSAM7S64_2portmacro_8h_a6bbebff6020ac333ab6ec2ffd7f77001}{\index{I\-A\-R/\-Atmel\-S\-A\-M7\-S64/portmacro.\-h@{I\-A\-R/\-Atmel\-S\-A\-M7\-S64/portmacro.\-h}!port\-L\-O\-N\-G@{port\-L\-O\-N\-G}}
\index{port\-L\-O\-N\-G@{port\-L\-O\-N\-G}!IAR/AtmelSAM7S64/portmacro.h@{I\-A\-R/\-Atmel\-S\-A\-M7\-S64/portmacro.\-h}}
\subsubsection[{port\-L\-O\-N\-G}]{\setlength{\rightskip}{0pt plus 5cm}\#define port\-L\-O\-N\-G~long}}\label{IAR_2AtmelSAM7S64_2portmacro_8h_a6bbebff6020ac333ab6ec2ffd7f77001}
\hypertarget{IAR_2AtmelSAM7S64_2portmacro_8h_a72723ba1e4a85ca14f25c2b9e066613d}{\index{I\-A\-R/\-Atmel\-S\-A\-M7\-S64/portmacro.\-h@{I\-A\-R/\-Atmel\-S\-A\-M7\-S64/portmacro.\-h}!port\-M\-A\-X\-\_\-\-D\-E\-L\-A\-Y@{port\-M\-A\-X\-\_\-\-D\-E\-L\-A\-Y}}
\index{port\-M\-A\-X\-\_\-\-D\-E\-L\-A\-Y@{port\-M\-A\-X\-\_\-\-D\-E\-L\-A\-Y}!IAR/AtmelSAM7S64/portmacro.h@{I\-A\-R/\-Atmel\-S\-A\-M7\-S64/portmacro.\-h}}
\subsubsection[{port\-M\-A\-X\-\_\-\-D\-E\-L\-A\-Y}]{\setlength{\rightskip}{0pt plus 5cm}\#define port\-M\-A\-X\-\_\-\-D\-E\-L\-A\-Y~( {\bf Tick\-Type\-\_\-t} ) 0xffffffff\-U\-L}}\label{IAR_2AtmelSAM7S64_2portmacro_8h_a72723ba1e4a85ca14f25c2b9e066613d}
\hypertarget{IAR_2AtmelSAM7S64_2portmacro_8h_a23c54dff0b50ff35563ef06c6d6d1835}{\index{I\-A\-R/\-Atmel\-S\-A\-M7\-S64/portmacro.\-h@{I\-A\-R/\-Atmel\-S\-A\-M7\-S64/portmacro.\-h}!port\-N\-O\-P@{port\-N\-O\-P}}
\index{port\-N\-O\-P@{port\-N\-O\-P}!IAR/AtmelSAM7S64/portmacro.h@{I\-A\-R/\-Atmel\-S\-A\-M7\-S64/portmacro.\-h}}
\subsubsection[{port\-N\-O\-P}]{\setlength{\rightskip}{0pt plus 5cm}\#define port\-N\-O\-P(
\begin{DoxyParamCaption}
{}
\end{DoxyParamCaption}
)~asm ( \char`\"{}N\-O\-P\char`\"{} )}}\label{IAR_2AtmelSAM7S64_2portmacro_8h_a23c54dff0b50ff35563ef06c6d6d1835}
\hypertarget{IAR_2AtmelSAM7S64_2portmacro_8h_a42e62d5881b12ff2a5c659576c64d003}{\index{I\-A\-R/\-Atmel\-S\-A\-M7\-S64/portmacro.\-h@{I\-A\-R/\-Atmel\-S\-A\-M7\-S64/portmacro.\-h}!port\-S\-H\-O\-R\-T@{port\-S\-H\-O\-R\-T}}
\index{port\-S\-H\-O\-R\-T@{port\-S\-H\-O\-R\-T}!IAR/AtmelSAM7S64/portmacro.h@{I\-A\-R/\-Atmel\-S\-A\-M7\-S64/portmacro.\-h}}
\subsubsection[{port\-S\-H\-O\-R\-T}]{\setlength{\rightskip}{0pt plus 5cm}\#define port\-S\-H\-O\-R\-T~short}}\label{IAR_2AtmelSAM7S64_2portmacro_8h_a42e62d5881b12ff2a5c659576c64d003}
\hypertarget{IAR_2AtmelSAM7S64_2portmacro_8h_a21adaab1601f6a0f35ba550a43060830}{\index{I\-A\-R/\-Atmel\-S\-A\-M7\-S64/portmacro.\-h@{I\-A\-R/\-Atmel\-S\-A\-M7\-S64/portmacro.\-h}!port\-S\-T\-A\-C\-K\-\_\-\-G\-R\-O\-W\-T\-H@{port\-S\-T\-A\-C\-K\-\_\-\-G\-R\-O\-W\-T\-H}}
\index{port\-S\-T\-A\-C\-K\-\_\-\-G\-R\-O\-W\-T\-H@{port\-S\-T\-A\-C\-K\-\_\-\-G\-R\-O\-W\-T\-H}!IAR/AtmelSAM7S64/portmacro.h@{I\-A\-R/\-Atmel\-S\-A\-M7\-S64/portmacro.\-h}}
\subsubsection[{port\-S\-T\-A\-C\-K\-\_\-\-G\-R\-O\-W\-T\-H}]{\setlength{\rightskip}{0pt plus 5cm}\#define port\-S\-T\-A\-C\-K\-\_\-\-G\-R\-O\-W\-T\-H~( -\/1 )}}\label{IAR_2AtmelSAM7S64_2portmacro_8h_a21adaab1601f6a0f35ba550a43060830}
\hypertarget{IAR_2AtmelSAM7S64_2portmacro_8h_ab0a294066ac7369b8f59a52d9491a92c}{\index{I\-A\-R/\-Atmel\-S\-A\-M7\-S64/portmacro.\-h@{I\-A\-R/\-Atmel\-S\-A\-M7\-S64/portmacro.\-h}!port\-S\-T\-A\-C\-K\-\_\-\-T\-Y\-P\-E@{port\-S\-T\-A\-C\-K\-\_\-\-T\-Y\-P\-E}}
\index{port\-S\-T\-A\-C\-K\-\_\-\-T\-Y\-P\-E@{port\-S\-T\-A\-C\-K\-\_\-\-T\-Y\-P\-E}!IAR/AtmelSAM7S64/portmacro.h@{I\-A\-R/\-Atmel\-S\-A\-M7\-S64/portmacro.\-h}}
\subsubsection[{port\-S\-T\-A\-C\-K\-\_\-\-T\-Y\-P\-E}]{\setlength{\rightskip}{0pt plus 5cm}\#define port\-S\-T\-A\-C\-K\-\_\-\-T\-Y\-P\-E~uint32\-\_\-t}}\label{IAR_2AtmelSAM7S64_2portmacro_8h_ab0a294066ac7369b8f59a52d9491a92c}
\hypertarget{IAR_2AtmelSAM7S64_2portmacro_8h_a3a289793652f505c538abea27045ccdf}{\index{I\-A\-R/\-Atmel\-S\-A\-M7\-S64/portmacro.\-h@{I\-A\-R/\-Atmel\-S\-A\-M7\-S64/portmacro.\-h}!port\-T\-A\-S\-K\-\_\-\-F\-U\-N\-C\-T\-I\-O\-N@{port\-T\-A\-S\-K\-\_\-\-F\-U\-N\-C\-T\-I\-O\-N}}
\index{port\-T\-A\-S\-K\-\_\-\-F\-U\-N\-C\-T\-I\-O\-N@{port\-T\-A\-S\-K\-\_\-\-F\-U\-N\-C\-T\-I\-O\-N}!IAR/AtmelSAM7S64/portmacro.h@{I\-A\-R/\-Atmel\-S\-A\-M7\-S64/portmacro.\-h}}
\subsubsection[{port\-T\-A\-S\-K\-\_\-\-F\-U\-N\-C\-T\-I\-O\-N}]{\setlength{\rightskip}{0pt plus 5cm}\#define port\-T\-A\-S\-K\-\_\-\-F\-U\-N\-C\-T\-I\-O\-N(
\begin{DoxyParamCaption}
\item[{}]{v\-Function, }
\item[{}]{pv\-Parameters}
\end{DoxyParamCaption}
)~{\bf void} v\-Function( {\bf void} $\ast$ pv\-Parameters )}}\label{IAR_2AtmelSAM7S64_2portmacro_8h_a3a289793652f505c538abea27045ccdf}
\hypertarget{IAR_2AtmelSAM7S64_2portmacro_8h_a2921e1c5a1f974dfa01ae44d1f665f14}{\index{I\-A\-R/\-Atmel\-S\-A\-M7\-S64/portmacro.\-h@{I\-A\-R/\-Atmel\-S\-A\-M7\-S64/portmacro.\-h}!port\-T\-A\-S\-K\-\_\-\-F\-U\-N\-C\-T\-I\-O\-N\-\_\-\-P\-R\-O\-T\-O@{port\-T\-A\-S\-K\-\_\-\-F\-U\-N\-C\-T\-I\-O\-N\-\_\-\-P\-R\-O\-T\-O}}
\index{port\-T\-A\-S\-K\-\_\-\-F\-U\-N\-C\-T\-I\-O\-N\-\_\-\-P\-R\-O\-T\-O@{port\-T\-A\-S\-K\-\_\-\-F\-U\-N\-C\-T\-I\-O\-N\-\_\-\-P\-R\-O\-T\-O}!IAR/AtmelSAM7S64/portmacro.h@{I\-A\-R/\-Atmel\-S\-A\-M7\-S64/portmacro.\-h}}
\subsubsection[{port\-T\-A\-S\-K\-\_\-\-F\-U\-N\-C\-T\-I\-O\-N\-\_\-\-P\-R\-O\-T\-O}]{\setlength{\rightskip}{0pt plus 5cm}\#define port\-T\-A\-S\-K\-\_\-\-F\-U\-N\-C\-T\-I\-O\-N\-\_\-\-P\-R\-O\-T\-O(
\begin{DoxyParamCaption}
\item[{}]{v\-Function, }
\item[{}]{pv\-Parameters}
\end{DoxyParamCaption}
)~{\bf void} v\-Function( {\bf void} $\ast$ pv\-Parameters )}}\label{IAR_2AtmelSAM7S64_2portmacro_8h_a2921e1c5a1f974dfa01ae44d1f665f14}
\hypertarget{IAR_2AtmelSAM7S64_2portmacro_8h_a554d9322ce7f698a86a22b21234bd8cd}{\index{I\-A\-R/\-Atmel\-S\-A\-M7\-S64/portmacro.\-h@{I\-A\-R/\-Atmel\-S\-A\-M7\-S64/portmacro.\-h}!port\-T\-I\-C\-K\-\_\-\-P\-E\-R\-I\-O\-D\-\_\-\-M\-S@{port\-T\-I\-C\-K\-\_\-\-P\-E\-R\-I\-O\-D\-\_\-\-M\-S}}
\index{port\-T\-I\-C\-K\-\_\-\-P\-E\-R\-I\-O\-D\-\_\-\-M\-S@{port\-T\-I\-C\-K\-\_\-\-P\-E\-R\-I\-O\-D\-\_\-\-M\-S}!IAR/AtmelSAM7S64/portmacro.h@{I\-A\-R/\-Atmel\-S\-A\-M7\-S64/portmacro.\-h}}
\subsubsection[{port\-T\-I\-C\-K\-\_\-\-P\-E\-R\-I\-O\-D\-\_\-\-M\-S}]{\setlength{\rightskip}{0pt plus 5cm}\#define port\-T\-I\-C\-K\-\_\-\-P\-E\-R\-I\-O\-D\-\_\-\-M\-S~( ( {\bf Tick\-Type\-\_\-t} ) 1000 / {\bf config\-T\-I\-C\-K\-\_\-\-R\-A\-T\-E\-\_\-\-H\-Z} )}}\label{IAR_2AtmelSAM7S64_2portmacro_8h_a554d9322ce7f698a86a22b21234bd8cd}
\hypertarget{IAR_2AtmelSAM7S64_2portmacro_8h_ae1ff06193615f5130b5a97dc9e708fc7}{\index{I\-A\-R/\-Atmel\-S\-A\-M7\-S64/portmacro.\-h@{I\-A\-R/\-Atmel\-S\-A\-M7\-S64/portmacro.\-h}!port\-Y\-I\-E\-L\-D@{port\-Y\-I\-E\-L\-D}}
\index{port\-Y\-I\-E\-L\-D@{port\-Y\-I\-E\-L\-D}!IAR/AtmelSAM7S64/portmacro.h@{I\-A\-R/\-Atmel\-S\-A\-M7\-S64/portmacro.\-h}}
\subsubsection[{port\-Y\-I\-E\-L\-D}]{\setlength{\rightskip}{0pt plus 5cm}\#define port\-Y\-I\-E\-L\-D(
\begin{DoxyParamCaption}
{}
\end{DoxyParamCaption}
)~asm ( \char`\"{}S\-W\-I 0\char`\"{} )}}\label{IAR_2AtmelSAM7S64_2portmacro_8h_ae1ff06193615f5130b5a97dc9e708fc7}


\subsection{Typedef Documentation}
\hypertarget{IAR_2AtmelSAM7S64_2portmacro_8h_a46fb21e00ae0729d7515c0fbf2269796}{\index{I\-A\-R/\-Atmel\-S\-A\-M7\-S64/portmacro.\-h@{I\-A\-R/\-Atmel\-S\-A\-M7\-S64/portmacro.\-h}!Base\-Type\-\_\-t@{Base\-Type\-\_\-t}}
\index{Base\-Type\-\_\-t@{Base\-Type\-\_\-t}!IAR/AtmelSAM7S64/portmacro.h@{I\-A\-R/\-Atmel\-S\-A\-M7\-S64/portmacro.\-h}}
\subsubsection[{Base\-Type\-\_\-t}]{\setlength{\rightskip}{0pt plus 5cm}typedef long {\bf Base\-Type\-\_\-t}}}\label{IAR_2AtmelSAM7S64_2portmacro_8h_a46fb21e00ae0729d7515c0fbf2269796}
\hypertarget{IAR_2AtmelSAM7S64_2portmacro_8h_a84e9a8ba132feed0b2401c1f4e2ac63c}{\index{I\-A\-R/\-Atmel\-S\-A\-M7\-S64/portmacro.\-h@{I\-A\-R/\-Atmel\-S\-A\-M7\-S64/portmacro.\-h}!Stack\-Type\-\_\-t@{Stack\-Type\-\_\-t}}
\index{Stack\-Type\-\_\-t@{Stack\-Type\-\_\-t}!IAR/AtmelSAM7S64/portmacro.h@{I\-A\-R/\-Atmel\-S\-A\-M7\-S64/portmacro.\-h}}
\subsubsection[{Stack\-Type\-\_\-t}]{\setlength{\rightskip}{0pt plus 5cm}typedef {\bf port\-S\-T\-A\-C\-K\-\_\-\-T\-Y\-P\-E} {\bf Stack\-Type\-\_\-t}}}\label{IAR_2AtmelSAM7S64_2portmacro_8h_a84e9a8ba132feed0b2401c1f4e2ac63c}
\hypertarget{IAR_2AtmelSAM7S64_2portmacro_8h_aa69c48c6e902ce54f70886e6573c92a9}{\index{I\-A\-R/\-Atmel\-S\-A\-M7\-S64/portmacro.\-h@{I\-A\-R/\-Atmel\-S\-A\-M7\-S64/portmacro.\-h}!Tick\-Type\-\_\-t@{Tick\-Type\-\_\-t}}
\index{Tick\-Type\-\_\-t@{Tick\-Type\-\_\-t}!IAR/AtmelSAM7S64/portmacro.h@{I\-A\-R/\-Atmel\-S\-A\-M7\-S64/portmacro.\-h}}
\subsubsection[{Tick\-Type\-\_\-t}]{\setlength{\rightskip}{0pt plus 5cm}typedef uint32\-\_\-t {\bf Tick\-Type\-\_\-t}}}\label{IAR_2AtmelSAM7S64_2portmacro_8h_aa69c48c6e902ce54f70886e6573c92a9}
\hypertarget{IAR_2AtmelSAM7S64_2portmacro_8h_a646f89d4298e4f5afd522202b11cb2e6}{\index{I\-A\-R/\-Atmel\-S\-A\-M7\-S64/portmacro.\-h@{I\-A\-R/\-Atmel\-S\-A\-M7\-S64/portmacro.\-h}!U\-Base\-Type\-\_\-t@{U\-Base\-Type\-\_\-t}}
\index{U\-Base\-Type\-\_\-t@{U\-Base\-Type\-\_\-t}!IAR/AtmelSAM7S64/portmacro.h@{I\-A\-R/\-Atmel\-S\-A\-M7\-S64/portmacro.\-h}}
\subsubsection[{U\-Base\-Type\-\_\-t}]{\setlength{\rightskip}{0pt plus 5cm}typedef unsigned long {\bf U\-Base\-Type\-\_\-t}}}\label{IAR_2AtmelSAM7S64_2portmacro_8h_a646f89d4298e4f5afd522202b11cb2e6}


\subsection{Function Documentation}
\hypertarget{IAR_2AtmelSAM7S64_2portmacro_8h_a067bc52f7ad7406a9f483104eb30e62c}{\index{I\-A\-R/\-Atmel\-S\-A\-M7\-S64/portmacro.\-h@{I\-A\-R/\-Atmel\-S\-A\-M7\-S64/portmacro.\-h}!v\-Port\-Disable\-Interrupts\-From\-Thumb@{v\-Port\-Disable\-Interrupts\-From\-Thumb}}
\index{v\-Port\-Disable\-Interrupts\-From\-Thumb@{v\-Port\-Disable\-Interrupts\-From\-Thumb}!IAR/AtmelSAM7S64/portmacro.h@{I\-A\-R/\-Atmel\-S\-A\-M7\-S64/portmacro.\-h}}
\subsubsection[{v\-Port\-Disable\-Interrupts\-From\-Thumb}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-arm \-\_\-\-\_\-interwork {\bf void} v\-Port\-Disable\-Interrupts\-From\-Thumb (
\begin{DoxyParamCaption}
\item[{{\bf void}}]{}
\end{DoxyParamCaption}
)}}\label{IAR_2AtmelSAM7S64_2portmacro_8h_a067bc52f7ad7406a9f483104eb30e62c}
\hypertarget{IAR_2AtmelSAM7S64_2portmacro_8h_a0c18182dcb9fd64ed4522f9aa66b57a1}{\index{I\-A\-R/\-Atmel\-S\-A\-M7\-S64/portmacro.\-h@{I\-A\-R/\-Atmel\-S\-A\-M7\-S64/portmacro.\-h}!v\-Port\-Enable\-Interrupts\-From\-Thumb@{v\-Port\-Enable\-Interrupts\-From\-Thumb}}
\index{v\-Port\-Enable\-Interrupts\-From\-Thumb@{v\-Port\-Enable\-Interrupts\-From\-Thumb}!IAR/AtmelSAM7S64/portmacro.h@{I\-A\-R/\-Atmel\-S\-A\-M7\-S64/portmacro.\-h}}
\subsubsection[{v\-Port\-Enable\-Interrupts\-From\-Thumb}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-arm \-\_\-\-\_\-interwork {\bf void} v\-Port\-Enable\-Interrupts\-From\-Thumb (
\begin{DoxyParamCaption}
\item[{{\bf void}}]{}
\end{DoxyParamCaption}
)}}\label{IAR_2AtmelSAM7S64_2portmacro_8h_a0c18182dcb9fd64ed4522f9aa66b57a1}
\hypertarget{IAR_2AtmelSAM7S64_2portmacro_8h_a3c9cb353499ce937e2e027a15ebc8525}{\index{I\-A\-R/\-Atmel\-S\-A\-M7\-S64/portmacro.\-h@{I\-A\-R/\-Atmel\-S\-A\-M7\-S64/portmacro.\-h}!v\-Port\-Enter\-Critical@{v\-Port\-Enter\-Critical}}
\index{v\-Port\-Enter\-Critical@{v\-Port\-Enter\-Critical}!IAR/AtmelSAM7S64/portmacro.h@{I\-A\-R/\-Atmel\-S\-A\-M7\-S64/portmacro.\-h}}
\subsubsection[{v\-Port\-Enter\-Critical}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-arm \-\_\-\-\_\-interwork {\bf void} v\-Port\-Enter\-Critical (
\begin{DoxyParamCaption}
\item[{{\bf void}}]{}
\end{DoxyParamCaption}
)}}\label{IAR_2AtmelSAM7S64_2portmacro_8h_a3c9cb353499ce937e2e027a15ebc8525}
\hypertarget{IAR_2AtmelSAM7S64_2portmacro_8h_ac2856c2ce309fec70d9912d221f13724}{\index{I\-A\-R/\-Atmel\-S\-A\-M7\-S64/portmacro.\-h@{I\-A\-R/\-Atmel\-S\-A\-M7\-S64/portmacro.\-h}!v\-Port\-Exit\-Critical@{v\-Port\-Exit\-Critical}}
\index{v\-Port\-Exit\-Critical@{v\-Port\-Exit\-Critical}!IAR/AtmelSAM7S64/portmacro.h@{I\-A\-R/\-Atmel\-S\-A\-M7\-S64/portmacro.\-h}}
\subsubsection[{v\-Port\-Exit\-Critical}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-arm \-\_\-\-\_\-interwork {\bf void} v\-Port\-Exit\-Critical (
\begin{DoxyParamCaption}
\item[{{\bf void}}]{}
\end{DoxyParamCaption}
)}}\label{IAR_2AtmelSAM7S64_2portmacro_8h_ac2856c2ce309fec70d9912d221f13724}
