[
 {
  "InstFile" : "C:/Users/Chris/Desktop/fpga_project/src/PUFMux256.v",
  "InstLine" : 1,
  "InstName" : "PUFMux256",
  "ModuleFile" : "C:/Users/Chris/Desktop/fpga_project/src/PUFMux256.v",
  "ModuleLine" : 1,
  "ModuleName" : "PUFMux256"
 },
 {
  "InstFile" : "C:/Users/Chris/Desktop/fpga_project/src/counter.v",
  "InstLine" : 1,
  "InstName" : "counter",
  "ModuleFile" : "C:/Users/Chris/Desktop/fpga_project/src/counter.v",
  "ModuleLine" : 1,
  "ModuleName" : "counter"
 },
 {
  "InstFile" : "C:/Users/Chris/Desktop/fpga_project/src/counter32.v",
  "InstLine" : 1,
  "InstName" : "counter32",
  "ModuleFile" : "C:/Users/Chris/Desktop/fpga_project/src/counter32.v",
  "ModuleLine" : 1,
  "ModuleName" : "counter32"
 },
 {
  "InstFile" : "C:/Users/Chris/Desktop/fpga_project/src/counterctrl.v",
  "InstLine" : 1,
  "InstName" : "countertrl",
  "ModuleFile" : "C:/Users/Chris/Desktop/fpga_project/src/counterctrl.v",
  "ModuleLine" : 1,
  "ModuleName" : "countertrl"
 },
 {
  "InstFile" : "C:/Users/Chris/Desktop/fpga_project/src/gates.v",
  "InstLine" : 24,
  "InstName" : "buffer",
  "ModuleFile" : "C:/Users/Chris/Desktop/fpga_project/src/gates.v",
  "ModuleLine" : 24,
  "ModuleName" : "buffer"
 },
 {
  "InstFile" : "C:/Users/Chris/Desktop/fpga_project/src/ro.v",
  "InstLine" : 1,
  "InstName" : "ro",
  "ModuleFile" : "C:/Users/Chris/Desktop/fpga_project/src/ro.v",
  "ModuleLine" : 1,
  "ModuleName" : "ro",
  "SubInsts" : [
   {
    "InstFile" : "C:/Users/Chris/Desktop/fpga_project/src/ro.v",
    "InstLine" : 8,
    "InstName" : "not_1",
    "ModuleFile" : "C:/Users/Chris/Desktop/fpga_project/src/gates.v",
    "ModuleLine" : 17,
    "ModuleName" : "notgate"
   },
   {
    "InstFile" : "C:/Users/Chris/Desktop/fpga_project/src/ro.v",
    "InstLine" : 9,
    "InstName" : "nand_2",
    "ModuleFile" : "C:/Users/Chris/Desktop/fpga_project/src/gates.v",
    "ModuleLine" : 1,
    "ModuleName" : "nandgate"
   },
   {
    "InstFile" : "C:/Users/Chris/Desktop/fpga_project/src/ro.v",
    "InstLine" : 10,
    "InstName" : "not_3",
    "ModuleFile" : "C:/Users/Chris/Desktop/fpga_project/src/gates.v",
    "ModuleLine" : 17,
    "ModuleName" : "notgate"
   },
   {
    "InstFile" : "C:/Users/Chris/Desktop/fpga_project/src/ro.v",
    "InstLine" : 11,
    "InstName" : "not_4",
    "ModuleFile" : "C:/Users/Chris/Desktop/fpga_project/src/gates.v",
    "ModuleLine" : 17,
    "ModuleName" : "notgate"
   },
   {
    "InstFile" : "C:/Users/Chris/Desktop/fpga_project/src/ro.v",
    "InstLine" : 12,
    "InstName" : "not_5",
    "ModuleFile" : "C:/Users/Chris/Desktop/fpga_project/src/gates.v",
    "ModuleLine" : 17,
    "ModuleName" : "notgate"
   }
  ]
 },
 {
  "InstFile" : "C:/Users/Chris/Desktop/fpga_project/src/sample_top.v",
  "InstLine" : 1,
  "InstName" : "top",
  "ModuleFile" : "C:/Users/Chris/Desktop/fpga_project/src/sample_top.v",
  "ModuleLine" : 1,
  "ModuleName" : "top",
  "SubInsts" : [
   {
    "InstFile" : "C:/Users/Chris/Desktop/fpga_project/src/sample_top.v",
    "InstLine" : 50,
    "InstName" : "ram",
    "ModuleFile" : "C:/Users/Chris/Desktop/fpga_project/src/ram1.v",
    "ModuleLine" : 1,
    "ModuleName" : "ram1"
   }
  ]
 }
]