Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Mon May 25 15:11:29 2020
| Host         : DESKTOP-HA0SSCD running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file STANDARD_TOPLEVEL_timing_summary_routed.rpt -pb STANDARD_TOPLEVEL_timing_summary_routed.pb -rpx STANDARD_TOPLEVEL_timing_summary_routed.rpx -warn_on_violation
| Design       : STANDARD_TOPLEVEL
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 20 register/latch pins with no clock driven by root clock pin: sw[2] (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: vauxp14 (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: vauxp6 (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 56 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 15 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.437        0.000                      0                   52        0.225        0.000                      0                   52        4.500        0.000                       0                    29  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.437        0.000                      0                   52        0.225        0.000                      0                   52        4.500        0.000                       0                    29  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.437ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.225ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.437ns  (required time - arrival time)
  Source:                 PWM_ControllerA/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PWM_ControllerA/pulse_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.450ns  (logic 1.476ns (33.167%)  route 2.974ns (66.833%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.861 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.627     5.148    PWM_ControllerA/clk_IBUF_BUFG
    SLICE_X0Y50          FDRE                                         r  PWM_ControllerA/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y50          FDRE (Prop_fdre_C_Q)         0.419     5.567 r  PWM_ControllerA/cnt_reg[0]/Q
                         net (fo=8, routed)           1.165     6.732    PWM_ControllerA/cnt_reg_n_0_[0]
    SLICE_X2Y49          LUT4 (Prop_lut4_I3_O)        0.296     7.028 r  PWM_ControllerA/pulse_i_17/O
                         net (fo=1, routed)           0.000     7.028    PWM_ControllerA/pulse_i_17_n_0
    SLICE_X2Y49          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.541 r  PWM_ControllerA/pulse_reg_i_6/CO[3]
                         net (fo=4, routed)           1.135     8.676    PWM_ControllerA/geqOp
    SLICE_X0Y49          LUT6 (Prop_lut6_I0_O)        0.124     8.800 r  PWM_ControllerA/pulse_i_5/O
                         net (fo=1, routed)           0.674     9.474    PWM_ControllerA/pulse_i_5_n_0
    SLICE_X0Y49          LUT6 (Prop_lut6_I5_O)        0.124     9.598 r  PWM_ControllerA/pulse_i_1/O
                         net (fo=1, routed)           0.000     9.598    PWM_ControllerA/pulse_i_1_n_0
    SLICE_X0Y49          FDRE                                         r  PWM_ControllerA/pulse_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.520    14.861    PWM_ControllerA/clk_IBUF_BUFG
    SLICE_X0Y49          FDRE                                         r  PWM_ControllerA/pulse_reg/C
                         clock pessimism              0.180    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X0Y49          FDRE (Setup_fdre_C_D)        0.029    15.035    PWM_ControllerA/pulse_reg
  -------------------------------------------------------------------
                         required time                         15.035    
                         arrival time                          -9.598    
  -------------------------------------------------------------------
                         slack                                  5.437    

Slack (MET) :             5.661ns  (required time - arrival time)
  Source:                 PWM_ControllerB/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PWM_ControllerB/pulse_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.229ns  (logic 1.378ns (32.581%)  route 2.851ns (67.419%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.861 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.624     5.145    PWM_ControllerB/clk_IBUF_BUFG
    SLICE_X5Y51          FDRE                                         r  PWM_ControllerB/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y51          FDRE (Prop_fdre_C_Q)         0.456     5.601 r  PWM_ControllerB/cnt_reg[3]/Q
                         net (fo=9, routed)           1.091     6.692    PWM_ControllerB/cnt_reg_n_0_[3]
    SLICE_X4Y50          LUT4 (Prop_lut4_I0_O)        0.124     6.816 r  PWM_ControllerB/pulse_i_16__0/O
                         net (fo=1, routed)           0.000     6.816    PWM_ControllerB/pulse_i_16__0_n_0
    SLICE_X4Y50          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.366 r  PWM_ControllerB/pulse_reg_i_6__0/CO[3]
                         net (fo=4, routed)           1.118     8.485    PWM_ControllerB/geqOp
    SLICE_X4Y49          LUT6 (Prop_lut6_I3_O)        0.124     8.609 r  PWM_ControllerB/pulse_i_3__0/O
                         net (fo=1, routed)           0.642     9.250    PWM_ControllerB/pulse_i_3__0_n_0
    SLICE_X3Y49          LUT6 (Prop_lut6_I1_O)        0.124     9.374 r  PWM_ControllerB/pulse_i_1__0/O
                         net (fo=1, routed)           0.000     9.374    PWM_ControllerB/pulse_i_1__0_n_0
    SLICE_X3Y49          FDRE                                         r  PWM_ControllerB/pulse_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.520    14.861    PWM_ControllerB/clk_IBUF_BUFG
    SLICE_X3Y49          FDRE                                         r  PWM_ControllerB/pulse_reg/C
                         clock pessimism              0.180    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X3Y49          FDRE (Setup_fdre_C_D)        0.029    15.035    PWM_ControllerB/pulse_reg
  -------------------------------------------------------------------
                         required time                         15.035    
                         arrival time                          -9.374    
  -------------------------------------------------------------------
                         slack                                  5.661    

Slack (MET) :             6.084ns  (required time - arrival time)
  Source:                 PWM_ControllerB/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PWM_ControllerB/cnt_dir_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.887ns  (logic 1.182ns (30.410%)  route 2.705ns (69.590%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.624     5.145    PWM_ControllerB/clk_IBUF_BUFG
    SLICE_X5Y51          FDRE                                         r  PWM_ControllerB/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y51          FDRE (Prop_fdre_C_Q)         0.456     5.601 f  PWM_ControllerB/cnt_reg[1]/Q
                         net (fo=9, routed)           1.160     6.761    PWM_ControllerB/cnt_reg_n_0_[1]
    SLICE_X5Y50          LUT4 (Prop_lut4_I0_O)        0.152     6.913 r  PWM_ControllerB/cnt_dir_i_6__0/O
                         net (fo=1, routed)           0.433     7.346    PWM_ControllerB/cnt_dir_i_6__0_n_0
    SLICE_X5Y50          LUT6 (Prop_lut6_I4_O)        0.326     7.672 r  PWM_ControllerB/cnt_dir_i_2__0/O
                         net (fo=2, routed)           0.445     8.117    PWM_ControllerB/cnt_dir_i_2__0_n_0
    SLICE_X5Y50          LUT6 (Prop_lut6_I3_O)        0.124     8.241 r  PWM_ControllerB/cnt_dir_i_3__0/O
                         net (fo=1, routed)           0.667     8.908    PWM_ControllerB/cnt_dir_i_3__0_n_0
    SLICE_X5Y50          LUT6 (Prop_lut6_I5_O)        0.124     9.032 r  PWM_ControllerB/cnt_dir_i_1__0/O
                         net (fo=1, routed)           0.000     9.032    PWM_ControllerB/cnt_dir_i_1__0_n_0
    SLICE_X5Y50          FDRE                                         r  PWM_ControllerB/cnt_dir_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.508    14.849    PWM_ControllerB/clk_IBUF_BUFG
    SLICE_X5Y50          FDRE                                         r  PWM_ControllerB/cnt_dir_reg/C
                         clock pessimism              0.271    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X5Y50          FDRE (Setup_fdre_C_D)        0.031    15.116    PWM_ControllerB/cnt_dir_reg
  -------------------------------------------------------------------
                         required time                         15.116    
                         arrival time                          -9.032    
  -------------------------------------------------------------------
                         slack                                  6.084    

Slack (MET) :             6.305ns  (required time - arrival time)
  Source:                 PWM_ControllerA/clk_div_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PWM_ControllerA/cnt_dir_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.665ns  (logic 1.014ns (27.665%)  route 2.651ns (72.335%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.627     5.148    PWM_ControllerA/clk_IBUF_BUFG
    SLICE_X2Y50          FDRE                                         r  PWM_ControllerA/clk_div_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y50          FDRE (Prop_fdre_C_Q)         0.518     5.666 f  PWM_ControllerA/clk_div_reg[0]/Q
                         net (fo=6, routed)           0.895     6.561    PWM_ControllerA/clk_div_reg[0]
    SLICE_X2Y50          LUT4 (Prop_lut4_I0_O)        0.124     6.685 f  PWM_ControllerA/cnt_dir_i_4/O
                         net (fo=2, routed)           0.645     7.330    PWM_ControllerA/cnt_dir_i_4_n_0
    SLICE_X1Y50          LUT6 (Prop_lut6_I0_O)        0.124     7.454 r  PWM_ControllerA/cnt_dir_i_2/O
                         net (fo=2, routed)           0.445     7.898    PWM_ControllerA/cnt_dir_i_2_n_0
    SLICE_X1Y50          LUT6 (Prop_lut6_I3_O)        0.124     8.022 r  PWM_ControllerA/cnt_dir_i_3/O
                         net (fo=1, routed)           0.667     8.689    PWM_ControllerA/cnt_dir_i_3_n_0
    SLICE_X1Y50          LUT6 (Prop_lut6_I5_O)        0.124     8.813 r  PWM_ControllerA/cnt_dir_i_1/O
                         net (fo=1, routed)           0.000     8.813    PWM_ControllerA/cnt_dir_i_1_n_0
    SLICE_X1Y50          FDRE                                         r  PWM_ControllerA/cnt_dir_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.510    14.851    PWM_ControllerA/clk_IBUF_BUFG
    SLICE_X1Y50          FDRE                                         r  PWM_ControllerA/cnt_dir_reg/C
                         clock pessimism              0.272    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X1Y50          FDRE (Setup_fdre_C_D)        0.031    15.119    PWM_ControllerA/cnt_dir_reg
  -------------------------------------------------------------------
                         required time                         15.119    
                         arrival time                          -8.813    
  -------------------------------------------------------------------
                         slack                                  6.305    

Slack (MET) :             7.209ns  (required time - arrival time)
  Source:                 PWM_ControllerB/clk_div_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PWM_ControllerB/cnt_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.422ns  (logic 0.718ns (29.649%)  route 1.704ns (70.351%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.636     5.157    PWM_ControllerB/clk_IBUF_BUFG
    SLICE_X5Y49          FDRE                                         r  PWM_ControllerB/clk_div_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.419     5.576 f  PWM_ControllerB/clk_div_reg[2]/Q
                         net (fo=4, routed)           0.887     6.463    PWM_ControllerB/clk_div_reg[2]
    SLICE_X5Y49          LUT4 (Prop_lut4_I0_O)        0.299     6.762 r  PWM_ControllerB/clk_div[3]_i_1__0/O
                         net (fo=12, routed)          0.817     7.579    PWM_ControllerB/eqOp2_in
    SLICE_X5Y52          FDRE                                         r  PWM_ControllerB/cnt_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.508    14.849    PWM_ControllerB/clk_IBUF_BUFG
    SLICE_X5Y52          FDRE                                         r  PWM_ControllerB/cnt_reg[5]/C
                         clock pessimism              0.180    15.029    
                         clock uncertainty           -0.035    14.993    
    SLICE_X5Y52          FDRE (Setup_fdre_C_CE)      -0.205    14.788    PWM_ControllerB/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         14.788    
                         arrival time                          -7.579    
  -------------------------------------------------------------------
                         slack                                  7.209    

Slack (MET) :             7.209ns  (required time - arrival time)
  Source:                 PWM_ControllerB/clk_div_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PWM_ControllerB/cnt_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.422ns  (logic 0.718ns (29.649%)  route 1.704ns (70.351%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.636     5.157    PWM_ControllerB/clk_IBUF_BUFG
    SLICE_X5Y49          FDRE                                         r  PWM_ControllerB/clk_div_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.419     5.576 f  PWM_ControllerB/clk_div_reg[2]/Q
                         net (fo=4, routed)           0.887     6.463    PWM_ControllerB/clk_div_reg[2]
    SLICE_X5Y49          LUT4 (Prop_lut4_I0_O)        0.299     6.762 r  PWM_ControllerB/clk_div[3]_i_1__0/O
                         net (fo=12, routed)          0.817     7.579    PWM_ControllerB/eqOp2_in
    SLICE_X5Y52          FDRE                                         r  PWM_ControllerB/cnt_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.508    14.849    PWM_ControllerB/clk_IBUF_BUFG
    SLICE_X5Y52          FDRE                                         r  PWM_ControllerB/cnt_reg[6]/C
                         clock pessimism              0.180    15.029    
                         clock uncertainty           -0.035    14.993    
    SLICE_X5Y52          FDRE (Setup_fdre_C_CE)      -0.205    14.788    PWM_ControllerB/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         14.788    
                         arrival time                          -7.579    
  -------------------------------------------------------------------
                         slack                                  7.209    

Slack (MET) :             7.209ns  (required time - arrival time)
  Source:                 PWM_ControllerB/clk_div_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PWM_ControllerB/cnt_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.422ns  (logic 0.718ns (29.649%)  route 1.704ns (70.351%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.636     5.157    PWM_ControllerB/clk_IBUF_BUFG
    SLICE_X5Y49          FDRE                                         r  PWM_ControllerB/clk_div_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.419     5.576 f  PWM_ControllerB/clk_div_reg[2]/Q
                         net (fo=4, routed)           0.887     6.463    PWM_ControllerB/clk_div_reg[2]
    SLICE_X5Y49          LUT4 (Prop_lut4_I0_O)        0.299     6.762 r  PWM_ControllerB/clk_div[3]_i_1__0/O
                         net (fo=12, routed)          0.817     7.579    PWM_ControllerB/eqOp2_in
    SLICE_X5Y52          FDRE                                         r  PWM_ControllerB/cnt_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.508    14.849    PWM_ControllerB/clk_IBUF_BUFG
    SLICE_X5Y52          FDRE                                         r  PWM_ControllerB/cnt_reg[7]/C
                         clock pessimism              0.180    15.029    
                         clock uncertainty           -0.035    14.993    
    SLICE_X5Y52          FDRE (Setup_fdre_C_CE)      -0.205    14.788    PWM_ControllerB/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         14.788    
                         arrival time                          -7.579    
  -------------------------------------------------------------------
                         slack                                  7.209    

Slack (MET) :             7.296ns  (required time - arrival time)
  Source:                 PWM_ControllerA/clk_div_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PWM_ControllerA/clk_div_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.144ns  (logic 0.642ns (29.937%)  route 1.502ns (70.063%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.627     5.148    PWM_ControllerA/clk_IBUF_BUFG
    SLICE_X2Y50          FDRE                                         r  PWM_ControllerA/clk_div_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y50          FDRE (Prop_fdre_C_Q)         0.518     5.666 f  PWM_ControllerA/clk_div_reg[0]/Q
                         net (fo=6, routed)           0.914     6.580    PWM_ControllerA/clk_div_reg[0]
    SLICE_X2Y50          LUT4 (Prop_lut4_I3_O)        0.124     6.704 r  PWM_ControllerA/clk_div[3]_i_1/O
                         net (fo=12, routed)          0.589     7.292    PWM_ControllerA/eqOp2_in
    SLICE_X2Y50          FDRE                                         r  PWM_ControllerA/clk_div_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.510    14.851    PWM_ControllerA/clk_IBUF_BUFG
    SLICE_X2Y50          FDRE                                         r  PWM_ControllerA/clk_div_reg[0]/C
                         clock pessimism              0.297    15.148    
                         clock uncertainty           -0.035    15.113    
    SLICE_X2Y50          FDRE (Setup_fdre_C_R)       -0.524    14.589    PWM_ControllerA/clk_div_reg[0]
  -------------------------------------------------------------------
                         required time                         14.589    
                         arrival time                          -7.292    
  -------------------------------------------------------------------
                         slack                                  7.296    

Slack (MET) :             7.296ns  (required time - arrival time)
  Source:                 PWM_ControllerA/clk_div_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PWM_ControllerA/clk_div_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.144ns  (logic 0.642ns (29.937%)  route 1.502ns (70.063%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.627     5.148    PWM_ControllerA/clk_IBUF_BUFG
    SLICE_X2Y50          FDRE                                         r  PWM_ControllerA/clk_div_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y50          FDRE (Prop_fdre_C_Q)         0.518     5.666 f  PWM_ControllerA/clk_div_reg[0]/Q
                         net (fo=6, routed)           0.914     6.580    PWM_ControllerA/clk_div_reg[0]
    SLICE_X2Y50          LUT4 (Prop_lut4_I3_O)        0.124     6.704 r  PWM_ControllerA/clk_div[3]_i_1/O
                         net (fo=12, routed)          0.589     7.292    PWM_ControllerA/eqOp2_in
    SLICE_X2Y50          FDRE                                         r  PWM_ControllerA/clk_div_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.510    14.851    PWM_ControllerA/clk_IBUF_BUFG
    SLICE_X2Y50          FDRE                                         r  PWM_ControllerA/clk_div_reg[1]/C
                         clock pessimism              0.297    15.148    
                         clock uncertainty           -0.035    15.113    
    SLICE_X2Y50          FDRE (Setup_fdre_C_R)       -0.524    14.589    PWM_ControllerA/clk_div_reg[1]
  -------------------------------------------------------------------
                         required time                         14.589    
                         arrival time                          -7.292    
  -------------------------------------------------------------------
                         slack                                  7.296    

Slack (MET) :             7.296ns  (required time - arrival time)
  Source:                 PWM_ControllerA/clk_div_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PWM_ControllerA/clk_div_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.144ns  (logic 0.642ns (29.937%)  route 1.502ns (70.063%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.627     5.148    PWM_ControllerA/clk_IBUF_BUFG
    SLICE_X2Y50          FDRE                                         r  PWM_ControllerA/clk_div_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y50          FDRE (Prop_fdre_C_Q)         0.518     5.666 f  PWM_ControllerA/clk_div_reg[0]/Q
                         net (fo=6, routed)           0.914     6.580    PWM_ControllerA/clk_div_reg[0]
    SLICE_X2Y50          LUT4 (Prop_lut4_I3_O)        0.124     6.704 r  PWM_ControllerA/clk_div[3]_i_1/O
                         net (fo=12, routed)          0.589     7.292    PWM_ControllerA/eqOp2_in
    SLICE_X2Y50          FDRE                                         r  PWM_ControllerA/clk_div_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.510    14.851    PWM_ControllerA/clk_IBUF_BUFG
    SLICE_X2Y50          FDRE                                         r  PWM_ControllerA/clk_div_reg[2]/C
                         clock pessimism              0.297    15.148    
                         clock uncertainty           -0.035    15.113    
    SLICE_X2Y50          FDRE (Setup_fdre_C_R)       -0.524    14.589    PWM_ControllerA/clk_div_reg[2]
  -------------------------------------------------------------------
                         required time                         14.589    
                         arrival time                          -7.292    
  -------------------------------------------------------------------
                         slack                                  7.296    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 PWM_ControllerA/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PWM_ControllerA/cnt_dir_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.308%)  route 0.144ns (43.692%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.594     1.477    PWM_ControllerA/clk_IBUF_BUFG
    SLICE_X0Y50          FDRE                                         r  PWM_ControllerA/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y50          FDRE (Prop_fdre_C_Q)         0.141     1.618 f  PWM_ControllerA/cnt_reg[1]/Q
                         net (fo=9, routed)           0.144     1.763    PWM_ControllerA/cnt_reg_n_0_[1]
    SLICE_X1Y50          LUT6 (Prop_lut6_I3_O)        0.045     1.808 r  PWM_ControllerA/cnt_dir_i_1/O
                         net (fo=1, routed)           0.000     1.808    PWM_ControllerA/cnt_dir_i_1_n_0
    SLICE_X1Y50          FDRE                                         r  PWM_ControllerA/cnt_dir_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.864     1.992    PWM_ControllerA/clk_IBUF_BUFG
    SLICE_X1Y50          FDRE                                         r  PWM_ControllerA/cnt_dir_reg/C
                         clock pessimism             -0.502     1.490    
    SLICE_X1Y50          FDRE (Hold_fdre_C_D)         0.092     1.582    PWM_ControllerA/cnt_dir_reg
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 PWM_ControllerB/cnt_dir_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PWM_ControllerB/pulse_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.596ns  (logic 0.231ns (38.758%)  route 0.365ns (61.242%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.592     1.475    PWM_ControllerB/clk_IBUF_BUFG
    SLICE_X5Y50          FDRE                                         r  PWM_ControllerB/cnt_dir_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y50          FDRE (Prop_fdre_C_Q)         0.141     1.616 r  PWM_ControllerB/cnt_dir_reg/Q
                         net (fo=8, routed)           0.314     1.930    PWM_ControllerB/cnt_dir_reg_n_0
    SLICE_X3Y49          LUT6 (Prop_lut6_I5_O)        0.045     1.975 r  PWM_ControllerB/pulse_i_5__0/O
                         net (fo=1, routed)           0.051     2.026    PWM_ControllerB/pulse_i_5__0_n_0
    SLICE_X3Y49          LUT6 (Prop_lut6_I5_O)        0.045     2.071 r  PWM_ControllerB/pulse_i_1__0/O
                         net (fo=1, routed)           0.000     2.071    PWM_ControllerB/pulse_i_1__0_n_0
    SLICE_X3Y49          FDRE                                         r  PWM_ControllerB/pulse_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.867     1.994    PWM_ControllerB/clk_IBUF_BUFG
    SLICE_X3Y49          FDRE                                         r  PWM_ControllerB/pulse_reg/C
                         clock pessimism             -0.244     1.750    
    SLICE_X3Y49          FDRE (Hold_fdre_C_D)         0.091     1.841    PWM_ControllerB/pulse_reg
  -------------------------------------------------------------------
                         required time                         -1.841    
                         arrival time                           2.071    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 PWM_ControllerA/cnt_dir_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PWM_ControllerA/pulse_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.625ns  (logic 0.231ns (36.948%)  route 0.394ns (63.052%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.594     1.477    PWM_ControllerA/clk_IBUF_BUFG
    SLICE_X1Y50          FDRE                                         r  PWM_ControllerA/cnt_dir_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y50          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  PWM_ControllerA/cnt_dir_reg/Q
                         net (fo=8, routed)           0.336     1.954    PWM_ControllerA/cnt_dir_reg_n_0
    SLICE_X0Y49          LUT6 (Prop_lut6_I5_O)        0.045     1.999 r  PWM_ControllerA/pulse_i_4/O
                         net (fo=1, routed)           0.059     2.057    PWM_ControllerA/pulse_i_4_n_0
    SLICE_X0Y49          LUT6 (Prop_lut6_I2_O)        0.045     2.102 r  PWM_ControllerA/pulse_i_1/O
                         net (fo=1, routed)           0.000     2.102    PWM_ControllerA/pulse_i_1_n_0
    SLICE_X0Y49          FDRE                                         r  PWM_ControllerA/pulse_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.867     1.994    PWM_ControllerA/clk_IBUF_BUFG
    SLICE_X0Y49          FDRE                                         r  PWM_ControllerA/pulse_reg/C
                         clock pessimism             -0.244     1.750    
    SLICE_X0Y49          FDRE (Hold_fdre_C_D)         0.091     1.841    PWM_ControllerA/pulse_reg
  -------------------------------------------------------------------
                         required time                         -1.841    
                         arrival time                           2.102    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 PWM_ControllerA/clk_div_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PWM_ControllerA/clk_div_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.212ns (53.680%)  route 0.183ns (46.320%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.594     1.477    PWM_ControllerA/clk_IBUF_BUFG
    SLICE_X2Y50          FDRE                                         r  PWM_ControllerA/clk_div_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y50          FDRE (Prop_fdre_C_Q)         0.164     1.641 r  PWM_ControllerA/clk_div_reg[0]/Q
                         net (fo=6, routed)           0.183     1.824    PWM_ControllerA/clk_div_reg[0]
    SLICE_X2Y50          LUT3 (Prop_lut3_I0_O)        0.048     1.872 r  PWM_ControllerA/clk_div[2]_i_1/O
                         net (fo=1, routed)           0.000     1.872    PWM_ControllerA/plusOp[2]
    SLICE_X2Y50          FDRE                                         r  PWM_ControllerA/clk_div_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.864     1.992    PWM_ControllerA/clk_IBUF_BUFG
    SLICE_X2Y50          FDRE                                         r  PWM_ControllerA/clk_div_reg[2]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X2Y50          FDRE (Hold_fdre_C_D)         0.131     1.608    PWM_ControllerA/clk_div_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 PWM_ControllerA/clk_div_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PWM_ControllerA/clk_div_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.209ns (53.325%)  route 0.183ns (46.675%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.594     1.477    PWM_ControllerA/clk_IBUF_BUFG
    SLICE_X2Y50          FDRE                                         r  PWM_ControllerA/clk_div_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y50          FDRE (Prop_fdre_C_Q)         0.164     1.641 r  PWM_ControllerA/clk_div_reg[0]/Q
                         net (fo=6, routed)           0.183     1.824    PWM_ControllerA/clk_div_reg[0]
    SLICE_X2Y50          LUT2 (Prop_lut2_I0_O)        0.045     1.869 r  PWM_ControllerA/clk_div[1]_i_1/O
                         net (fo=1, routed)           0.000     1.869    PWM_ControllerA/plusOp[1]
    SLICE_X2Y50          FDRE                                         r  PWM_ControllerA/clk_div_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.864     1.992    PWM_ControllerA/clk_IBUF_BUFG
    SLICE_X2Y50          FDRE                                         r  PWM_ControllerA/clk_div_reg[1]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X2Y50          FDRE (Hold_fdre_C_D)         0.120     1.597    PWM_ControllerA/clk_div_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 PWM_ControllerB/clk_div_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PWM_ControllerB/cnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.186ns (36.719%)  route 0.321ns (63.281%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.594     1.477    PWM_ControllerB/clk_IBUF_BUFG
    SLICE_X5Y49          FDRE                                         r  PWM_ControllerB/clk_div_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.141     1.618 f  PWM_ControllerB/clk_div_reg[1]/Q
                         net (fo=5, routed)           0.124     1.742    PWM_ControllerB/clk_div_reg[1]
    SLICE_X5Y49          LUT4 (Prop_lut4_I2_O)        0.045     1.787 r  PWM_ControllerB/clk_div[3]_i_1__0/O
                         net (fo=12, routed)          0.197     1.984    PWM_ControllerB/eqOp2_in
    SLICE_X4Y50          FDRE                                         r  PWM_ControllerB/cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.863     1.990    PWM_ControllerB/clk_IBUF_BUFG
    SLICE_X4Y50          FDRE                                         r  PWM_ControllerB/cnt_reg[0]/C
                         clock pessimism             -0.244     1.746    
    SLICE_X4Y50          FDRE (Hold_fdre_C_CE)       -0.039     1.707    PWM_ControllerB/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.707    
                         arrival time                           1.984    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 PWM_ControllerB/cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PWM_ControllerB/cnt_dir_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.186ns (47.190%)  route 0.208ns (52.810%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.592     1.475    PWM_ControllerB/clk_IBUF_BUFG
    SLICE_X5Y52          FDRE                                         r  PWM_ControllerB/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y52          FDRE (Prop_fdre_C_Q)         0.141     1.616 f  PWM_ControllerB/cnt_reg[5]/Q
                         net (fo=9, routed)           0.208     1.824    PWM_ControllerB/cnt_reg_n_0_[5]
    SLICE_X5Y50          LUT6 (Prop_lut6_I1_O)        0.045     1.869 r  PWM_ControllerB/cnt_dir_i_1__0/O
                         net (fo=1, routed)           0.000     1.869    PWM_ControllerB/cnt_dir_i_1__0_n_0
    SLICE_X5Y50          FDRE                                         r  PWM_ControllerB/cnt_dir_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.863     1.990    PWM_ControllerB/clk_IBUF_BUFG
    SLICE_X5Y50          FDRE                                         r  PWM_ControllerB/cnt_dir_reg/C
                         clock pessimism             -0.499     1.491    
    SLICE_X5Y50          FDRE (Hold_fdre_C_D)         0.092     1.583    PWM_ControllerB/cnt_dir_reg
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 PWM_ControllerA/cnt_dir_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PWM_ControllerA/cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.256ns (61.974%)  route 0.157ns (38.026%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.594     1.477    PWM_ControllerA/clk_IBUF_BUFG
    SLICE_X1Y50          FDRE                                         r  PWM_ControllerA/cnt_dir_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y50          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  PWM_ControllerA/cnt_dir_reg/Q
                         net (fo=8, routed)           0.157     1.775    PWM_ControllerA/cnt_dir_reg_n_0
    SLICE_X0Y50          LUT2 (Prop_lut2_I1_O)        0.045     1.820 r  PWM_ControllerA/cnt[4]_i_5/O
                         net (fo=1, routed)           0.000     1.820    PWM_ControllerA/cnt[4]_i_5_n_0
    SLICE_X0Y50          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.890 r  PWM_ControllerA/cnt_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.890    PWM_ControllerA/cnt_reg[4]_i_1_n_7
    SLICE_X0Y50          FDRE                                         r  PWM_ControllerA/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.864     1.992    PWM_ControllerA/clk_IBUF_BUFG
    SLICE_X0Y50          FDRE                                         r  PWM_ControllerA/cnt_reg[1]/C
                         clock pessimism             -0.502     1.490    
    SLICE_X0Y50          FDRE (Hold_fdre_C_D)         0.105     1.595    PWM_ControllerA/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 PWM_ControllerB/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PWM_ControllerB/cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.186ns (50.539%)  route 0.182ns (49.461%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.592     1.475    PWM_ControllerB/clk_IBUF_BUFG
    SLICE_X4Y50          FDRE                                         r  PWM_ControllerB/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y50          FDRE (Prop_fdre_C_Q)         0.141     1.616 f  PWM_ControllerB/cnt_reg[0]/Q
                         net (fo=8, routed)           0.121     1.737    PWM_ControllerB/cnt_reg_n_0_[0]
    SLICE_X5Y50          LUT1 (Prop_lut1_I0_O)        0.045     1.782 r  PWM_ControllerB/cnt[0]_i_1__0/O
                         net (fo=1, routed)           0.061     1.843    PWM_ControllerB/cnt[0]_i_1__0_n_0
    SLICE_X4Y50          FDRE                                         r  PWM_ControllerB/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.863     1.990    PWM_ControllerB/clk_IBUF_BUFG
    SLICE_X4Y50          FDRE                                         r  PWM_ControllerB/cnt_reg[0]/C
                         clock pessimism             -0.515     1.475    
    SLICE_X4Y50          FDRE (Hold_fdre_C_D)         0.070     1.545    PWM_ControllerB/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 PWM_ControllerB/clk_div_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PWM_ControllerB/clk_div_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.227ns (57.238%)  route 0.170ns (42.762%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.594     1.477    PWM_ControllerB/clk_IBUF_BUFG
    SLICE_X5Y49          FDRE                                         r  PWM_ControllerB/clk_div_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.128     1.605 r  PWM_ControllerB/clk_div_reg[2]/Q
                         net (fo=4, routed)           0.170     1.775    PWM_ControllerB/clk_div_reg[2]
    SLICE_X5Y49          LUT4 (Prop_lut4_I0_O)        0.099     1.874 r  PWM_ControllerB/clk_div[3]_i_2__0/O
                         net (fo=1, routed)           0.000     1.874    PWM_ControllerB/plusOp__0[3]
    SLICE_X5Y49          FDRE                                         r  PWM_ControllerB/clk_div_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.865     1.992    PWM_ControllerB/clk_IBUF_BUFG
    SLICE_X5Y49          FDRE                                         r  PWM_ControllerB/clk_div_reg[3]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X5Y49          FDRE (Hold_fdre_C_D)         0.092     1.569    PWM_ControllerB/clk_div_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.305    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y50    PWM_ControllerA/clk_div_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y50    PWM_ControllerA/clk_div_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y50    PWM_ControllerA/clk_div_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y50    PWM_ControllerA/clk_div_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y50    PWM_ControllerA/cnt_dir_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y50    PWM_ControllerA/cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y50    PWM_ControllerA/cnt_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y50    PWM_ControllerA/cnt_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y50    PWM_ControllerA/cnt_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y50    PWM_ControllerA/clk_div_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y50    PWM_ControllerA/clk_div_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y50    PWM_ControllerA/clk_div_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y50    PWM_ControllerA/clk_div_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y50    PWM_ControllerA/cnt_dir_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y50    PWM_ControllerA/cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y50    PWM_ControllerA/cnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y50    PWM_ControllerA/cnt_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y50    PWM_ControllerA/cnt_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y50    PWM_ControllerA/cnt_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y50    PWM_ControllerB/cnt_dir_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y50    PWM_ControllerB/cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y51    PWM_ControllerB/cnt_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y51    PWM_ControllerB/cnt_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y51    PWM_ControllerB/cnt_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y51    PWM_ControllerB/cnt_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y52    PWM_ControllerB/cnt_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y52    PWM_ControllerB/cnt_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y52    PWM_ControllerB/cnt_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y49    PWM_ControllerA/pulse_reg/C



