INFO-FLOW: Workspace /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1 opened at Mon May 22 17:31:36 CDT 2023
Execute     ap_set_clock -name default -period 50 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
Execute     set_part xc7z020-clg400-1 
Execute       create_platform xc7z020-clg400-1 -board  
DBG:HLSDevice: Trying to load device library: /opt/Xilinx/Vitis_HLS/2022.1/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /opt/Xilinx/Vivado/2022.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
Command       create_platform done; 3.66 sec.
Execute       source /opt/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /opt/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.11 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 3.8 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vivado' config_interface -m_axi_alignment_byte_size=0 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_alignment_byte_size=0
Execute     config_interface -m_axi_alignment_byte_size=0 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_rtl -register_reset_num 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_alignment_byte_size=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
Execute     config_interface -m_axi_alignment_byte_size=64 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Command   open_solution done; 3.82 sec.
Execute   set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
Execute     create_platform xc7z020-clg400-1 -board  
Execute     source /opt/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.17 sec.
Execute   create_clock -period 50 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 50 -name default 
Execute   config_interface -m_axi_alignment_byte_size 64 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 
Execute   config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
Execute   source ./rk45_vitis/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./rk45_vitis/solution1/directives.tcl
Execute     set_directive_top -name runge_kutta_45 runge_kutta_45 
INFO: [HLS 200-1510] Running: set_directive_top -name runge_kutta_45 runge_kutta_45 
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -hw_syn 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -pre_tcl 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 752.965 MB.
INFO: [HLS 200-10] Analyzing design file 'src/runge_kutta_45.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling src/runge_kutta_45.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /opt/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang src/runge_kutta_45.cpp -foptimization-record-file=/home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/runge_kutta_45.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot -I /opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/runge_kutta_45.pp.0.cpp -hls-platform-db-name=/opt/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/runge_kutta_45.cpp.clang.out.log 2> /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/runge_kutta_45.cpp.clang.err.log 
Command       ap_eval done; 0.28 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
Execute       set_directive_top runge_kutta_45 -name=runge_kutta_45 
Execute       source /opt/Xilinx/Vitis_HLS/2022.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /opt/Xilinx/Vitis_HLS/2022.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr /opt/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/runge_kutta_45.pp.0.cpp -hls-platform-db-name=/opt/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/clang.out.log 2> /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/clang.err.log 
Command       ap_eval done; 4.15 sec.
WARNING: [HLS 207-4827] equality comparison with extraneous parentheses (/usr/include/x86_64-linux-gnu/gmp.h:2142:345)
INFO: [HLS 207-4186] remove extraneous parentheses around the comparison to silence this warning (/usr/include/x86_64-linux-gnu/gmp.h:2142:345)
INFO: [HLS 207-4187] use '=' to turn this equality comparison into an assignment (/usr/include/x86_64-linux-gnu/gmp.h:2142:345)
WARNING: [HLS 207-5286] expression result unused (src/headers/fxp_sqrt.h:65:26)
INFO: [HLS 207-4235] in instantiation of function template specialization 'fxp_sqrt<81, 21, 162, 42>' requested here (src/runge_kutta_45.cpp:80:22)
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/runge_kutta_45.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /opt/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/.systemc_flag -fix-errors /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/runge_kutta_45.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 4.17 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/runge_kutta_45.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /opt/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/all.directive.json -fix-errors /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/runge_kutta_45.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 4.41 sec.
Execute       clang_tidy xilinx-remove-assert -desc remove-assert /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/runge_kutta_45.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /opt/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/runge_kutta_45.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 4.66 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 9.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/runge_kutta_45.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /opt/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/runge_kutta_45.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/runge_kutta_45.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/runge_kutta_45.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/runge_kutta_45.pp.0.cpp.clang-tidy.loop-label.err.log 
Command         ap_eval done; 8.1 sec.
Execute         source /opt/Xilinx/Vitis_HLS/2022.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command       clang_tidy done; 8.82 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /opt/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/runge_kutta_45.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/runge_kutta_45.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/runge_kutta_45.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/runge_kutta_45.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command       ap_eval done; 4.05 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /opt/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/runge_kutta_45.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/runge_kutta_45.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot -I /opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/runge_kutta_45.bc -hls-platform-db-name=/opt/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/runge_kutta_45.pp.0.cpp.clang.out.log 2> /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/runge_kutta_45.pp.0.cpp.clang.err.log 
Command       ap_eval done; 4.24 sec.
WARNING: [HLS 207-4827] equality comparison with extraneous parentheses (/usr/include/x86_64-linux-gnu/gmp.h:2142:383)
INFO: [HLS 207-4186] remove extraneous parentheses around the comparison to silence this warning (/usr/include/x86_64-linux-gnu/gmp.h:2142:383)
INFO: [HLS 207-4187] use '=' to turn this equality comparison into an assignment (/usr/include/x86_64-linux-gnu/gmp.h:2142:383)
WARNING: [HLS 207-5286] expression result unused (src/headers/fxp_sqrt.h:65:43)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 33.42 seconds. CPU system time: 1.72 seconds. Elapsed time: 35.19 seconds; current allocated memory: 756.906 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/a.g.ld.0.bc -args  "/home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/runge_kutta_45.g.bc"  
Execute         ap_eval exec -ignorestderr /opt/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/runge_kutta_45.g.bc -o /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/a.g.ld.0.bc > /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log 
Command         ap_eval done; 0.12 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.12 sec.
Execute       run_link_or_opt -opt -out /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute         ap_eval exec -ignorestderr /opt/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/a.g.ld.1.lower.bc > /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log 
Command         ap_eval done; 0.21 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.21 sec.
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /opt/Xilinx/Vitis_HLS/2022.1/lnx64/lib/libhlsm_39.bc /opt/Xilinx/Vitis_HLS/2022.1/lnx64/lib/libhlsmc++_39.bc 
Execute         ap_eval exec -ignorestderr /opt/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /opt/Xilinx/Vitis_HLS/2022.1/lnx64/lib/libhlsm_39.bc /opt/Xilinx/Vitis_HLS/2022.1/lnx64/lib/libhlsmc++_39.bc -o /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/a.g.ld.2.m1.bc > /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log 
Command         ap_eval done; 3.32 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 3.33 sec.
Execute       run_link_or_opt -opt -out /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=runge_kutta_45 -reflow-float-conversion 
Execute         ap_eval exec -ignorestderr /opt/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=runge_kutta_45 -reflow-float-conversion -o /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log 
Command         ap_eval done; 1.21 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 1.21 sec.
Execute       run_link_or_opt -out /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /opt/Xilinx/Vitis_HLS/2022.1/lnx64/lib/libfloatconversion_39.bc 
Execute         ap_eval exec -ignorestderr /opt/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /opt/Xilinx/Vitis_HLS/2022.1/lnx64/lib/libfloatconversion_39.bc -o /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/a.g.ld.4.m2.bc > /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log 
Command         ap_eval done; 0.18 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.18 sec.
Execute       run_link_or_opt -opt -out /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=runge_kutta_45 
Execute         ap_eval exec -ignorestderr /opt/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=runge_kutta_45 -o /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log 
Command         ap_eval done; 0.2 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.2 sec.
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_prefix 
Execute       get_config_interface -default_slave_interface 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_compile -instruction_warning_threshold 
Execute       get_config_compile -pipeline_loops 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_compile -pragma_strict_mode 
Execute       get_config_compile -pipeline_style 
Execute       get_config_dataflow -strict_mode 
Execute       get_config_array_partition -throughput_driven 
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
Execute       get_clock_period -ns -default 
INFO-FLOW: Doing LTO.
Execute       ap_eval exec -ignorestderr /opt/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/a.g.ld.0.bc.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=runge_kutta_45 -mllvm -hls-db-dir -mllvm /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -assume-maxi-align=64 -mllvm -no-unaligned-maxi-accesses=false -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -x ir /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/opt/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/a.g.ld.0.bc.clang.out.log 2> /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/a.g.ld.0.bc.clang.err.log 
Command       ap_eval done; 1.87 sec.
INFO: [HLS 214-178] Inlining function 'void fxp_sqrt<81, 21, 162, 42>(ap_ufixed<81, 21, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<162, 42, (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'vel_der(ap_fixed<80, 20, (ap_q_mode)5, (ap_o_mode)3, 0> const*, int, ap_fixed<80, 20, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<80, 20, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (src/runge_kutta_45.cpp:65:0)
INFO: [HLS 214-178] Inlining function 'void fxp_sqrt<81, 21, 162, 42>(ap_ufixed<81, 21, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<162, 42, (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'runge_kutta_45(double*, double*, double, double, double, double, double, double, unsigned int&)' (src/runge_kutta_45.cpp:111:0)
WARNING: [HLS 214-167] The program may have out of bound array access (src/runge_kutta_45.cpp:178:42)
WARNING: [HLS 214-209] Ignoring ALLOCATION pragma, because the corresponding call is removed (src/runge_kutta_45.cpp:118:9)
WARNING: [HLS 214-209] Ignoring ALLOCATION pragma, because the corresponding call is removed (src/runge_kutta_45.cpp:116:9)
WARNING: [HLS 214-209] Ignoring ALLOCATION pragma, because the corresponding call is removed (src/runge_kutta_45.cpp:114:9)
INFO: [HLS 214-115] Multiple burst writes of length 1536 and bit width 512 has been inferred on bundle 'X_BUS'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/runge_kutta_45.cpp:177:31)
INFO: [HLS 214-115] Multiple burst writes of length 256 and bit width 512 has been inferred on bundle 'T_BUS'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/runge_kutta_45.cpp:180:31)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 6.48 seconds. CPU system time: 0.9 seconds. Elapsed time: 7.43 seconds; current allocated memory: 757.777 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 757.777 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top runge_kutta_45 -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/a.g.0.bc -o /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command         transform done; 0.37 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 783.590 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/a.g.1.bc -o /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/a.g.2.prechk.bc -f 
WARNING: [HLS 200-1848] After applying normalize Array Argument, the Function with Allocation pragma at (src/runge_kutta_45.cpp:113:9) is cloned, and multi function clones  are called, the Function Allocation  is ignoring
Command         transform done; 0.31 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
WARNING: [SYNCHK 200-23] /opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1098: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
Command         transform done; 0.2 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.49 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.52 seconds; current allocated memory: 817.785 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/a.g.1.bc to /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -annotate-dataflow-channels -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/a.o.1.bc -o /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_70_1' (src/runge_kutta_45.cpp:70) in function 'vel_der' automatically.
INFO: [XFORM 203-510] Pipelining loop 'sq_sum_loop' (src/runge_kutta_45.cpp:75) in function 'vel_der' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-7' in function 'ode_fpga' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-8' in function 'ode_fpga' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_160_1' (src/runge_kutta_45.cpp:160) in function 'runge_kutta_45' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_177_2' (src/runge_kutta_45.cpp:177) in function 'runge_kutta_45' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_180_3' (src/runge_kutta_45.cpp:180) in function 'runge_kutta_45' automatically.
INFO: [XFORM 203-510] Pipelining loop 'sq_sum_loop' (src/runge_kutta_45.cpp:244) in function 'runge_kutta_45' automatically.
INFO: [XFORM 203-510] Pipelining loop 'update' (src/runge_kutta_45.cpp:253) in function 'runge_kutta_45' automatically.
INFO: [XFORM 203-510] Pipelining loop 'last_copy_y' (src/runge_kutta_45.cpp:276) in function 'runge_kutta_45' automatically.
INFO: [XFORM 203-510] Pipelining loop 'last_copy_t' (src/runge_kutta_45.cpp:279) in function 'runge_kutta_45' automatically.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'k_inner' (src/runge_kutta_45.cpp:206:9) in function 'runge_kutta_45'.
INFO: [XFORM 203-102] Automatically partitioning small array 'r_in.V' (src/runge_kutta_45.cpp:68) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'r_in.V' (src/runge_kutta_45.cpp:92) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v_in.V' (src/runge_kutta_45.cpp:92) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'r_out.V' (src/runge_kutta_45.cpp:92) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v_out.V' (src/runge_kutta_45.cpp:92) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'cr.V' (src/runge_kutta_45.cpp:93) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'cv.V' (src/runge_kutta_45.cpp:93) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'r_in.V' (src/runge_kutta_45.cpp:68) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'r_in.V' (src/runge_kutta_45.cpp:92) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v_in.V' (src/runge_kutta_45.cpp:92) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'r_out.V' (src/runge_kutta_45.cpp:92) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v_out.V' (src/runge_kutta_45.cpp:92) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'cr.V' (src/runge_kutta_45.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'cv.V' (src/runge_kutta_45.cpp:93) in dimension 1 completely.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'yy_loc.V' in function 'runge_kutta_45'.
Command         transform done; 0.66 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -barrier -norm-name /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/headers/fxp_sqrt.h:86:9) to (src/headers/fxp_sqrt.h:85:13) in function 'vel_der'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/runge_kutta_45.cpp:177:40) to (src/runge_kutta_45.cpp:178:31) in function 'runge_kutta_45'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/runge_kutta_45.cpp:180:40) to (src/runge_kutta_45.cpp:181:31) in function 'runge_kutta_45'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/headers/fxp_sqrt.h:86:9) to (src/headers/fxp_sqrt.h:85:13) in function 'runge_kutta_45'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/runge_kutta_45.cpp:276:23) to (src/runge_kutta_45.cpp:277:23) in function 'runge_kutta_45'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/runge_kutta_45.cpp:279:26) to (src/runge_kutta_45.cpp:279:17) in function 'runge_kutta_45'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/runge_kutta_45.cpp:111:16) to (src/runge_kutta_45.cpp:160:23) in function 'runge_kutta_45'... converting 28 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'ap_fixed_base<80, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base'... converting 10 basic blocks.
Command         transform done; 0.43 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.06 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.09 seconds; current allocated memory: 869.727 MB.
Execute         get_config_compile -enable_auto_rewind 
Execute         get_config_compile -enable_loop_extract 
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/a.o.2.bc -o /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'ap_fixed_base<80, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base' in function 'runge_kutta_45' and propagating its result(s) since all actual argument(s) to the function are constants.
WARNING: [HLS 200-960] Cannot flatten loop 'k_middle' (src/runge_kutta_45.cpp:204:27) in function 'runge_kutta_45' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'k_outer' (src/runge_kutta_45.cpp:200:26) in function 'runge_kutta_45' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'y_new_outer' (src/runge_kutta_45.cpp:221:23) in function 'runge_kutta_45' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'err_outer' (src/runge_kutta_45.cpp:233:28) in function 'runge_kutta_45' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'main_loop' (src/runge_kutta_45.cpp:172:14) in function 'runge_kutta_45' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'yy_loc.V' (src/runge_kutta_45.cpp:161:22)
INFO: [HLS 200-472] Inferring partial write operation for 'tt_loc.V' (src/runge_kutta_45.cpp:163:36)
INFO: [HLS 200-472] Inferring partial write operation for 'c.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'c.V' (src/runge_kutta_45.cpp:212:22)
INFO: [HLS 200-472] Inferring partial write operation for 'c.V' (src/runge_kutta_45.cpp:228:18)
INFO: [HLS 200-472] Inferring partial write operation for 'e.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'e.V' (src/runge_kutta_45.cpp:237:2)
INFO: [HLS 200-472] Inferring partial write operation for 'e.V' (src/runge_kutta_45.cpp:240:18)
INFO: [HLS 200-472] Inferring partial write operation for 'yy_loc.V' (src/runge_kutta_45.cpp:254:36)
INFO: [HLS 200-472] Inferring partial write operation for 'tt_loc.V' (src/runge_kutta_45.cpp:256:29)
INFO: [HLS 200-472] Inferring partial write operation for 'out' 
INFO: [HLS 200-472] Inferring partial write operation for 'out' 
WARNING: [HLS 200-957] Unable to rewind loop 'main_loop' (src/runge_kutta_45.cpp:172) in function 'runge_kutta_45': loop nest is not flattened.
Command         transform done; 0.92 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.8 seconds. CPU system time: 0.11 seconds. Elapsed time: 0.92 seconds; current allocated memory: 1.040 GB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 2.92 sec.
Command     elaborate done; 45.55 sec.
Execute     ap_eval exec zip -j /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Command     ap_eval done; 0.19 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'runge_kutta_45' ...
Execute       ap_set_top_model runge_kutta_45 
Execute       get_model_list runge_kutta_45 -filter all-wo-channel -topdown 
Execute       preproc_iomode -model runge_kutta_45 
Execute       preproc_iomode -model runge_kutta_45_Pipeline_last_copy_t 
Execute       preproc_iomode -model runge_kutta_45_Pipeline_last_copy_y 
Execute       preproc_iomode -model runge_kutta_45_Pipeline_update 
Execute       preproc_iomode -model runge_kutta_45_Pipeline_sqrt_loop 
Execute       preproc_iomode -model runge_kutta_45_Pipeline_sq_sum_loop 
Execute       preproc_iomode -model multiply 
Execute       preproc_iomode -model macply 
Execute       preproc_iomode -model ode_fpga 
Execute       preproc_iomode -model ode_fpga_Pipeline_2 
Execute       preproc_iomode -model ode_fpga_Pipeline_1 
Execute       preproc_iomode -model vel_der 
Execute       preproc_iomode -model division 
Execute       preproc_iomode -model vel_der_Pipeline_sqrt_loop 
Execute       preproc_iomode -model vel_der_Pipeline_sq_sum_loop 
Execute       preproc_iomode -model vel_der_Pipeline_VITIS_LOOP_70_1 
Execute       preproc_iomode -model runge_kutta_45_Pipeline_VITIS_LOOP_180_3 
Execute       preproc_iomode -model runge_kutta_45_Pipeline_VITIS_LOOP_177_2 
Execute       preproc_iomode -model runge_kutta_45_Pipeline_VITIS_LOOP_160_1 
Execute       preproc_iomode -model ap_fixed_base 
Execute       get_model_list runge_kutta_45 -filter all-wo-channel 
INFO-FLOW: Model list for configure: ap_fixed_base runge_kutta_45_Pipeline_VITIS_LOOP_160_1 runge_kutta_45_Pipeline_VITIS_LOOP_177_2 runge_kutta_45_Pipeline_VITIS_LOOP_180_3 vel_der_Pipeline_VITIS_LOOP_70_1 vel_der_Pipeline_sq_sum_loop vel_der_Pipeline_sqrt_loop division vel_der ode_fpga_Pipeline_1 ode_fpga_Pipeline_2 ode_fpga macply multiply runge_kutta_45_Pipeline_sq_sum_loop runge_kutta_45_Pipeline_sqrt_loop runge_kutta_45_Pipeline_update runge_kutta_45_Pipeline_last_copy_y runge_kutta_45_Pipeline_last_copy_t runge_kutta_45
INFO-FLOW: Configuring Module : ap_fixed_base ...
Execute       set_default_model ap_fixed_base 
Execute       apply_spec_resource_limit ap_fixed_base 
INFO-FLOW: Configuring Module : runge_kutta_45_Pipeline_VITIS_LOOP_160_1 ...
Execute       set_default_model runge_kutta_45_Pipeline_VITIS_LOOP_160_1 
Execute       apply_spec_resource_limit runge_kutta_45_Pipeline_VITIS_LOOP_160_1 
INFO-FLOW: Configuring Module : runge_kutta_45_Pipeline_VITIS_LOOP_177_2 ...
Execute       set_default_model runge_kutta_45_Pipeline_VITIS_LOOP_177_2 
Execute       apply_spec_resource_limit runge_kutta_45_Pipeline_VITIS_LOOP_177_2 
INFO-FLOW: Configuring Module : runge_kutta_45_Pipeline_VITIS_LOOP_180_3 ...
Execute       set_default_model runge_kutta_45_Pipeline_VITIS_LOOP_180_3 
Execute       apply_spec_resource_limit runge_kutta_45_Pipeline_VITIS_LOOP_180_3 
INFO-FLOW: Configuring Module : vel_der_Pipeline_VITIS_LOOP_70_1 ...
Execute       set_default_model vel_der_Pipeline_VITIS_LOOP_70_1 
Execute       apply_spec_resource_limit vel_der_Pipeline_VITIS_LOOP_70_1 
INFO-FLOW: Configuring Module : vel_der_Pipeline_sq_sum_loop ...
Execute       set_default_model vel_der_Pipeline_sq_sum_loop 
Execute       apply_spec_resource_limit vel_der_Pipeline_sq_sum_loop 
INFO-FLOW: Configuring Module : vel_der_Pipeline_sqrt_loop ...
Execute       set_default_model vel_der_Pipeline_sqrt_loop 
Execute       apply_spec_resource_limit vel_der_Pipeline_sqrt_loop 
INFO-FLOW: Configuring Module : division ...
Execute       set_default_model division 
Execute       apply_spec_resource_limit division 
INFO-FLOW: Configuring Module : vel_der ...
Execute       set_default_model vel_der 
Execute       apply_spec_resource_limit vel_der 
INFO-FLOW: Configuring Module : ode_fpga_Pipeline_1 ...
Execute       set_default_model ode_fpga_Pipeline_1 
Execute       apply_spec_resource_limit ode_fpga_Pipeline_1 
INFO-FLOW: Configuring Module : ode_fpga_Pipeline_2 ...
Execute       set_default_model ode_fpga_Pipeline_2 
Execute       apply_spec_resource_limit ode_fpga_Pipeline_2 
INFO-FLOW: Configuring Module : ode_fpga ...
Execute       set_default_model ode_fpga 
Execute       apply_spec_resource_limit ode_fpga 
INFO-FLOW: Configuring Module : macply ...
Execute       set_default_model macply 
Execute       apply_spec_resource_limit macply 
INFO-FLOW: Configuring Module : multiply ...
Execute       set_default_model multiply 
Execute       apply_spec_resource_limit multiply 
INFO-FLOW: Configuring Module : runge_kutta_45_Pipeline_sq_sum_loop ...
Execute       set_default_model runge_kutta_45_Pipeline_sq_sum_loop 
Execute       apply_spec_resource_limit runge_kutta_45_Pipeline_sq_sum_loop 
INFO-FLOW: Configuring Module : runge_kutta_45_Pipeline_sqrt_loop ...
Execute       set_default_model runge_kutta_45_Pipeline_sqrt_loop 
Execute       apply_spec_resource_limit runge_kutta_45_Pipeline_sqrt_loop 
INFO-FLOW: Configuring Module : runge_kutta_45_Pipeline_update ...
Execute       set_default_model runge_kutta_45_Pipeline_update 
Execute       apply_spec_resource_limit runge_kutta_45_Pipeline_update 
INFO-FLOW: Configuring Module : runge_kutta_45_Pipeline_last_copy_y ...
Execute       set_default_model runge_kutta_45_Pipeline_last_copy_y 
Execute       apply_spec_resource_limit runge_kutta_45_Pipeline_last_copy_y 
INFO-FLOW: Configuring Module : runge_kutta_45_Pipeline_last_copy_t ...
Execute       set_default_model runge_kutta_45_Pipeline_last_copy_t 
Execute       apply_spec_resource_limit runge_kutta_45_Pipeline_last_copy_t 
INFO-FLOW: Configuring Module : runge_kutta_45 ...
Execute       set_default_model runge_kutta_45 
Execute       apply_spec_resource_limit runge_kutta_45 
INFO-FLOW: Model list for preprocess: ap_fixed_base runge_kutta_45_Pipeline_VITIS_LOOP_160_1 runge_kutta_45_Pipeline_VITIS_LOOP_177_2 runge_kutta_45_Pipeline_VITIS_LOOP_180_3 vel_der_Pipeline_VITIS_LOOP_70_1 vel_der_Pipeline_sq_sum_loop vel_der_Pipeline_sqrt_loop division vel_der ode_fpga_Pipeline_1 ode_fpga_Pipeline_2 ode_fpga macply multiply runge_kutta_45_Pipeline_sq_sum_loop runge_kutta_45_Pipeline_sqrt_loop runge_kutta_45_Pipeline_update runge_kutta_45_Pipeline_last_copy_y runge_kutta_45_Pipeline_last_copy_t runge_kutta_45
INFO-FLOW: Preprocessing Module: ap_fixed_base ...
Execute       set_default_model ap_fixed_base 
Execute       cdfg_preprocess -model ap_fixed_base 
Execute       rtl_gen_preprocess ap_fixed_base 
INFO-FLOW: Preprocessing Module: runge_kutta_45_Pipeline_VITIS_LOOP_160_1 ...
Execute       set_default_model runge_kutta_45_Pipeline_VITIS_LOOP_160_1 
Execute       cdfg_preprocess -model runge_kutta_45_Pipeline_VITIS_LOOP_160_1 
Execute       rtl_gen_preprocess runge_kutta_45_Pipeline_VITIS_LOOP_160_1 
INFO-FLOW: Preprocessing Module: runge_kutta_45_Pipeline_VITIS_LOOP_177_2 ...
Execute       set_default_model runge_kutta_45_Pipeline_VITIS_LOOP_177_2 
Execute       cdfg_preprocess -model runge_kutta_45_Pipeline_VITIS_LOOP_177_2 
Execute       rtl_gen_preprocess runge_kutta_45_Pipeline_VITIS_LOOP_177_2 
INFO-FLOW: Preprocessing Module: runge_kutta_45_Pipeline_VITIS_LOOP_180_3 ...
Execute       set_default_model runge_kutta_45_Pipeline_VITIS_LOOP_180_3 
Execute       cdfg_preprocess -model runge_kutta_45_Pipeline_VITIS_LOOP_180_3 
Execute       rtl_gen_preprocess runge_kutta_45_Pipeline_VITIS_LOOP_180_3 
INFO-FLOW: Preprocessing Module: vel_der_Pipeline_VITIS_LOOP_70_1 ...
Execute       set_default_model vel_der_Pipeline_VITIS_LOOP_70_1 
Execute       cdfg_preprocess -model vel_der_Pipeline_VITIS_LOOP_70_1 
Execute       rtl_gen_preprocess vel_der_Pipeline_VITIS_LOOP_70_1 
INFO-FLOW: Preprocessing Module: vel_der_Pipeline_sq_sum_loop ...
Execute       set_default_model vel_der_Pipeline_sq_sum_loop 
Execute       cdfg_preprocess -model vel_der_Pipeline_sq_sum_loop 
Execute       rtl_gen_preprocess vel_der_Pipeline_sq_sum_loop 
INFO-FLOW: Preprocessing Module: vel_der_Pipeline_sqrt_loop ...
Execute       set_default_model vel_der_Pipeline_sqrt_loop 
Execute       cdfg_preprocess -model vel_der_Pipeline_sqrt_loop 
Execute       rtl_gen_preprocess vel_der_Pipeline_sqrt_loop 
INFO-FLOW: Preprocessing Module: division ...
Execute       set_default_model division 
Execute       cdfg_preprocess -model division 
Execute       rtl_gen_preprocess division 
INFO-FLOW: Preprocessing Module: vel_der ...
Execute       set_default_model vel_der 
Execute       cdfg_preprocess -model vel_der 
Execute       rtl_gen_preprocess vel_der 
INFO-FLOW: Preprocessing Module: ode_fpga_Pipeline_1 ...
Execute       set_default_model ode_fpga_Pipeline_1 
Execute       cdfg_preprocess -model ode_fpga_Pipeline_1 
Execute       rtl_gen_preprocess ode_fpga_Pipeline_1 
INFO-FLOW: Preprocessing Module: ode_fpga_Pipeline_2 ...
Execute       set_default_model ode_fpga_Pipeline_2 
Execute       cdfg_preprocess -model ode_fpga_Pipeline_2 
Execute       rtl_gen_preprocess ode_fpga_Pipeline_2 
INFO-FLOW: Preprocessing Module: ode_fpga ...
Execute       set_default_model ode_fpga 
Execute       cdfg_preprocess -model ode_fpga 
Execute       rtl_gen_preprocess ode_fpga 
INFO-FLOW: Preprocessing Module: macply ...
Execute       set_default_model macply 
Execute       cdfg_preprocess -model macply 
Execute       rtl_gen_preprocess macply 
INFO-FLOW: Preprocessing Module: multiply ...
Execute       set_default_model multiply 
Execute       cdfg_preprocess -model multiply 
Execute       rtl_gen_preprocess multiply 
INFO-FLOW: Preprocessing Module: runge_kutta_45_Pipeline_sq_sum_loop ...
Execute       set_default_model runge_kutta_45_Pipeline_sq_sum_loop 
Execute       cdfg_preprocess -model runge_kutta_45_Pipeline_sq_sum_loop 
Execute       rtl_gen_preprocess runge_kutta_45_Pipeline_sq_sum_loop 
INFO-FLOW: Preprocessing Module: runge_kutta_45_Pipeline_sqrt_loop ...
Execute       set_default_model runge_kutta_45_Pipeline_sqrt_loop 
Execute       cdfg_preprocess -model runge_kutta_45_Pipeline_sqrt_loop 
Execute       rtl_gen_preprocess runge_kutta_45_Pipeline_sqrt_loop 
INFO-FLOW: Preprocessing Module: runge_kutta_45_Pipeline_update ...
Execute       set_default_model runge_kutta_45_Pipeline_update 
Execute       cdfg_preprocess -model runge_kutta_45_Pipeline_update 
Execute       rtl_gen_preprocess runge_kutta_45_Pipeline_update 
INFO-FLOW: Preprocessing Module: runge_kutta_45_Pipeline_last_copy_y ...
Execute       set_default_model runge_kutta_45_Pipeline_last_copy_y 
Execute       cdfg_preprocess -model runge_kutta_45_Pipeline_last_copy_y 
Execute       rtl_gen_preprocess runge_kutta_45_Pipeline_last_copy_y 
INFO-FLOW: Preprocessing Module: runge_kutta_45_Pipeline_last_copy_t ...
Execute       set_default_model runge_kutta_45_Pipeline_last_copy_t 
Execute       cdfg_preprocess -model runge_kutta_45_Pipeline_last_copy_t 
Execute       rtl_gen_preprocess runge_kutta_45_Pipeline_last_copy_t 
INFO-FLOW: Preprocessing Module: runge_kutta_45 ...
Execute       set_default_model runge_kutta_45 
Execute       cdfg_preprocess -model runge_kutta_45 
Execute       rtl_gen_preprocess runge_kutta_45 
INFO-FLOW: Model list for synthesis: ap_fixed_base runge_kutta_45_Pipeline_VITIS_LOOP_160_1 runge_kutta_45_Pipeline_VITIS_LOOP_177_2 runge_kutta_45_Pipeline_VITIS_LOOP_180_3 vel_der_Pipeline_VITIS_LOOP_70_1 vel_der_Pipeline_sq_sum_loop vel_der_Pipeline_sqrt_loop division vel_der ode_fpga_Pipeline_1 ode_fpga_Pipeline_2 ode_fpga macply multiply runge_kutta_45_Pipeline_sq_sum_loop runge_kutta_45_Pipeline_sqrt_loop runge_kutta_45_Pipeline_update runge_kutta_45_Pipeline_last_copy_y runge_kutta_45_Pipeline_last_copy_t runge_kutta_45
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ap_fixed_base' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model ap_fixed_base 
Execute       schedule -model ap_fixed_base 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ap_fixed_base'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'ap_fixed_base'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.32 seconds; current allocated memory: 1.041 GB.
Execute       syn_report -verbosereport -o /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/ap_fixed_base.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/ap_fixed_base.sched.adb -f 
INFO-FLOW: Finish scheduling ap_fixed_base.
Execute       set_default_model ap_fixed_base 
Execute       bind -model ap_fixed_base 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.041 GB.
Execute       syn_report -verbosereport -o /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/ap_fixed_base.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.13 sec.
Execute       db_write -o /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/ap_fixed_base.bind.adb -f 
INFO-FLOW: Finish binding ap_fixed_base.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runge_kutta_45_Pipeline_VITIS_LOOP_160_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model runge_kutta_45_Pipeline_VITIS_LOOP_160_1 
Execute       schedule -model runge_kutta_45_Pipeline_VITIS_LOOP_160_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_160_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 10, loop 'VITIS_LOOP_160_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.042 GB.
Execute       syn_report -verbosereport -o /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/runge_kutta_45_Pipeline_VITIS_LOOP_160_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/runge_kutta_45_Pipeline_VITIS_LOOP_160_1.sched.adb -f 
INFO-FLOW: Finish scheduling runge_kutta_45_Pipeline_VITIS_LOOP_160_1.
Execute       set_default_model runge_kutta_45_Pipeline_VITIS_LOOP_160_1 
Execute       bind -model runge_kutta_45_Pipeline_VITIS_LOOP_160_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.042 GB.
Execute       syn_report -verbosereport -o /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/runge_kutta_45_Pipeline_VITIS_LOOP_160_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.13 sec.
Execute       db_write -o /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/runge_kutta_45_Pipeline_VITIS_LOOP_160_1.bind.adb -f 
INFO-FLOW: Finish binding runge_kutta_45_Pipeline_VITIS_LOOP_160_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runge_kutta_45_Pipeline_VITIS_LOOP_177_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model runge_kutta_45_Pipeline_VITIS_LOOP_177_2 
Execute       schedule -model runge_kutta_45_Pipeline_VITIS_LOOP_177_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_177_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_177_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.043 GB.
Execute       syn_report -verbosereport -o /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/runge_kutta_45_Pipeline_VITIS_LOOP_177_2.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/runge_kutta_45_Pipeline_VITIS_LOOP_177_2.sched.adb -f 
INFO-FLOW: Finish scheduling runge_kutta_45_Pipeline_VITIS_LOOP_177_2.
Execute       set_default_model runge_kutta_45_Pipeline_VITIS_LOOP_177_2 
Execute       bind -model runge_kutta_45_Pipeline_VITIS_LOOP_177_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.043 GB.
Execute       syn_report -verbosereport -o /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/runge_kutta_45_Pipeline_VITIS_LOOP_177_2.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.12 sec.
Execute       db_write -o /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/runge_kutta_45_Pipeline_VITIS_LOOP_177_2.bind.adb -f 
INFO-FLOW: Finish binding runge_kutta_45_Pipeline_VITIS_LOOP_177_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runge_kutta_45_Pipeline_VITIS_LOOP_180_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model runge_kutta_45_Pipeline_VITIS_LOOP_180_3 
Execute       schedule -model runge_kutta_45_Pipeline_VITIS_LOOP_180_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_180_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_180_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.043 GB.
Execute       syn_report -verbosereport -o /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/runge_kutta_45_Pipeline_VITIS_LOOP_180_3.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/runge_kutta_45_Pipeline_VITIS_LOOP_180_3.sched.adb -f 
INFO-FLOW: Finish scheduling runge_kutta_45_Pipeline_VITIS_LOOP_180_3.
Execute       set_default_model runge_kutta_45_Pipeline_VITIS_LOOP_180_3 
Execute       bind -model runge_kutta_45_Pipeline_VITIS_LOOP_180_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.043 GB.
Execute       syn_report -verbosereport -o /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/runge_kutta_45_Pipeline_VITIS_LOOP_180_3.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.13 sec.
Execute       db_write -o /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/runge_kutta_45_Pipeline_VITIS_LOOP_180_3.bind.adb -f 
INFO-FLOW: Finish binding runge_kutta_45_Pipeline_VITIS_LOOP_180_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vel_der_Pipeline_VITIS_LOOP_70_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model vel_der_Pipeline_VITIS_LOOP_70_1 
Execute       schedule -model vel_der_Pipeline_VITIS_LOOP_70_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_70_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_70_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.044 GB.
Execute       syn_report -verbosereport -o /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/vel_der_Pipeline_VITIS_LOOP_70_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/vel_der_Pipeline_VITIS_LOOP_70_1.sched.adb -f 
INFO-FLOW: Finish scheduling vel_der_Pipeline_VITIS_LOOP_70_1.
Execute       set_default_model vel_der_Pipeline_VITIS_LOOP_70_1 
Execute       bind -model vel_der_Pipeline_VITIS_LOOP_70_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.044 GB.
Execute       syn_report -verbosereport -o /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/vel_der_Pipeline_VITIS_LOOP_70_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/vel_der_Pipeline_VITIS_LOOP_70_1.bind.adb -f 
INFO-FLOW: Finish binding vel_der_Pipeline_VITIS_LOOP_70_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vel_der_Pipeline_sq_sum_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model vel_der_Pipeline_sq_sum_loop 
Execute       schedule -model vel_der_Pipeline_sq_sum_loop 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'sq_sum_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'sq_sum_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.044 GB.
Execute       syn_report -verbosereport -o /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/vel_der_Pipeline_sq_sum_loop.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/vel_der_Pipeline_sq_sum_loop.sched.adb -f 
INFO-FLOW: Finish scheduling vel_der_Pipeline_sq_sum_loop.
Execute       set_default_model vel_der_Pipeline_sq_sum_loop 
Execute       bind -model vel_der_Pipeline_sq_sum_loop 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.044 GB.
Execute       syn_report -verbosereport -o /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/vel_der_Pipeline_sq_sum_loop.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/vel_der_Pipeline_sq_sum_loop.bind.adb -f 
INFO-FLOW: Finish binding vel_der_Pipeline_sq_sum_loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vel_der_Pipeline_sqrt_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model vel_der_Pipeline_sqrt_loop 
Execute       schedule -model vel_der_Pipeline_sqrt_loop 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'sqrt_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 1, Depth = 2, loop 'sqrt_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.045 GB.
Execute       syn_report -verbosereport -o /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/vel_der_Pipeline_sqrt_loop.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/vel_der_Pipeline_sqrt_loop.sched.adb -f 
INFO-FLOW: Finish scheduling vel_der_Pipeline_sqrt_loop.
Execute       set_default_model vel_der_Pipeline_sqrt_loop 
Execute       bind -model vel_der_Pipeline_sqrt_loop 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.045 GB.
Execute       syn_report -verbosereport -o /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/vel_der_Pipeline_sqrt_loop.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/vel_der_Pipeline_sqrt_loop.bind.adb -f 
INFO-FLOW: Finish binding vel_der_Pipeline_sqrt_loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'division' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model division 
Execute       schedule -model division 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.32 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 1.045 GB.
Execute       syn_report -verbosereport -o /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/division.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.66 sec.
Execute       db_write -o /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/division.sched.adb -f 
INFO-FLOW: Finish scheduling division.
Execute       set_default_model division 
Execute       bind -model division 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.38 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.04 seconds. CPU system time: 0 seconds. Elapsed time: 1.04 seconds; current allocated memory: 1.045 GB.
Execute       syn_report -verbosereport -o /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/division.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.24 sec.
Execute       db_write -o /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/division.bind.adb -f 
INFO-FLOW: Finish binding division.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vel_der' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model vel_der 
Execute       schedule -model vel_der 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 1.046 GB.
Execute       syn_report -verbosereport -o /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/vel_der.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/vel_der.sched.adb -f 
INFO-FLOW: Finish scheduling vel_der.
Execute       set_default_model vel_der 
Execute       bind -model vel_der 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.046 GB.
Execute       syn_report -verbosereport -o /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/vel_der.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/vel_der.bind.adb -f 
INFO-FLOW: Finish binding vel_der.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ode_fpga_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model ode_fpga_Pipeline_1 
Execute       schedule -model ode_fpga_Pipeline_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.046 GB.
Execute       syn_report -verbosereport -o /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/ode_fpga_Pipeline_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/ode_fpga_Pipeline_1.sched.adb -f 
INFO-FLOW: Finish scheduling ode_fpga_Pipeline_1.
Execute       set_default_model ode_fpga_Pipeline_1 
Execute       bind -model ode_fpga_Pipeline_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.046 GB.
Execute       syn_report -verbosereport -o /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/ode_fpga_Pipeline_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/ode_fpga_Pipeline_1.bind.adb -f 
INFO-FLOW: Finish binding ode_fpga_Pipeline_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ode_fpga_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model ode_fpga_Pipeline_2 
Execute       schedule -model ode_fpga_Pipeline_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.047 GB.
Execute       syn_report -verbosereport -o /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/ode_fpga_Pipeline_2.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/ode_fpga_Pipeline_2.sched.adb -f 
INFO-FLOW: Finish scheduling ode_fpga_Pipeline_2.
Execute       set_default_model ode_fpga_Pipeline_2 
Execute       bind -model ode_fpga_Pipeline_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.047 GB.
Execute       syn_report -verbosereport -o /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/ode_fpga_Pipeline_2.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/ode_fpga_Pipeline_2.bind.adb -f 
INFO-FLOW: Finish binding ode_fpga_Pipeline_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ode_fpga' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model ode_fpga 
Execute       schedule -model ode_fpga 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.048 GB.
Execute       syn_report -verbosereport -o /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/ode_fpga.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/ode_fpga.sched.adb -f 
INFO-FLOW: Finish scheduling ode_fpga.
Execute       set_default_model ode_fpga 
Execute       bind -model ode_fpga 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.048 GB.
Execute       syn_report -verbosereport -o /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/ode_fpga.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.14 sec.
Execute       db_write -o /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/ode_fpga.bind.adb -f 
INFO-FLOW: Finish binding ode_fpga.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'macply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model macply 
Execute       schedule -model macply 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'macply'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'macply'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.048 GB.
Execute       syn_report -verbosereport -o /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/macply.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/macply.sched.adb -f 
INFO-FLOW: Finish scheduling macply.
Execute       set_default_model macply 
Execute       bind -model macply 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.048 GB.
Execute       syn_report -verbosereport -o /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/macply.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/macply.bind.adb -f 
INFO-FLOW: Finish binding macply.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multiply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model multiply 
Execute       schedule -model multiply 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.048 GB.
Execute       syn_report -verbosereport -o /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/multiply.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/multiply.sched.adb -f 
INFO-FLOW: Finish scheduling multiply.
Execute       set_default_model multiply 
Execute       bind -model multiply 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.048 GB.
Execute       syn_report -verbosereport -o /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/multiply.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/multiply.bind.adb -f 
INFO-FLOW: Finish binding multiply.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runge_kutta_45_Pipeline_sq_sum_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model runge_kutta_45_Pipeline_sq_sum_loop 
Execute       schedule -model runge_kutta_45_Pipeline_sq_sum_loop 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'sq_sum_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'sq_sum_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.048 GB.
Execute       syn_report -verbosereport -o /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/runge_kutta_45_Pipeline_sq_sum_loop.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/runge_kutta_45_Pipeline_sq_sum_loop.sched.adb -f 
INFO-FLOW: Finish scheduling runge_kutta_45_Pipeline_sq_sum_loop.
Execute       set_default_model runge_kutta_45_Pipeline_sq_sum_loop 
Execute       bind -model runge_kutta_45_Pipeline_sq_sum_loop 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.048 GB.
Execute       syn_report -verbosereport -o /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/runge_kutta_45_Pipeline_sq_sum_loop.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/runge_kutta_45_Pipeline_sq_sum_loop.bind.adb -f 
INFO-FLOW: Finish binding runge_kutta_45_Pipeline_sq_sum_loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runge_kutta_45_Pipeline_sqrt_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model runge_kutta_45_Pipeline_sqrt_loop 
Execute       schedule -model runge_kutta_45_Pipeline_sqrt_loop 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'sqrt_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 1, Depth = 2, loop 'sqrt_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.049 GB.
Execute       syn_report -verbosereport -o /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/runge_kutta_45_Pipeline_sqrt_loop.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/runge_kutta_45_Pipeline_sqrt_loop.sched.adb -f 
INFO-FLOW: Finish scheduling runge_kutta_45_Pipeline_sqrt_loop.
Execute       set_default_model runge_kutta_45_Pipeline_sqrt_loop 
Execute       bind -model runge_kutta_45_Pipeline_sqrt_loop 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.049 GB.
Execute       syn_report -verbosereport -o /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/runge_kutta_45_Pipeline_sqrt_loop.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/runge_kutta_45_Pipeline_sqrt_loop.bind.adb -f 
INFO-FLOW: Finish binding runge_kutta_45_Pipeline_sqrt_loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runge_kutta_45_Pipeline_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model runge_kutta_45_Pipeline_update 
Execute       schedule -model runge_kutta_45_Pipeline_update 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'update'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'update'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.049 GB.
Execute       syn_report -verbosereport -o /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/runge_kutta_45_Pipeline_update.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/runge_kutta_45_Pipeline_update.sched.adb -f 
INFO-FLOW: Finish scheduling runge_kutta_45_Pipeline_update.
Execute       set_default_model runge_kutta_45_Pipeline_update 
Execute       bind -model runge_kutta_45_Pipeline_update 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.049 GB.
Execute       syn_report -verbosereport -o /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/runge_kutta_45_Pipeline_update.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/runge_kutta_45_Pipeline_update.bind.adb -f 
INFO-FLOW: Finish binding runge_kutta_45_Pipeline_update.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runge_kutta_45_Pipeline_last_copy_y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model runge_kutta_45_Pipeline_last_copy_y 
Execute       schedule -model runge_kutta_45_Pipeline_last_copy_y 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'last_copy_y'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 8, loop 'last_copy_y'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.18 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.050 GB.
Execute       syn_report -verbosereport -o /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/runge_kutta_45_Pipeline_last_copy_y.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/runge_kutta_45_Pipeline_last_copy_y.sched.adb -f 
INFO-FLOW: Finish scheduling runge_kutta_45_Pipeline_last_copy_y.
Execute       set_default_model runge_kutta_45_Pipeline_last_copy_y 
Execute       bind -model runge_kutta_45_Pipeline_last_copy_y 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.050 GB.
Execute       syn_report -verbosereport -o /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/runge_kutta_45_Pipeline_last_copy_y.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.17 sec.
Execute       db_write -o /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/runge_kutta_45_Pipeline_last_copy_y.bind.adb -f 
INFO-FLOW: Finish binding runge_kutta_45_Pipeline_last_copy_y.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runge_kutta_45_Pipeline_last_copy_t' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model runge_kutta_45_Pipeline_last_copy_t 
Execute       schedule -model runge_kutta_45_Pipeline_last_copy_t 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'last_copy_t'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 8, loop 'last_copy_t'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.12 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.33 seconds; current allocated memory: 1.050 GB.
Execute       syn_report -verbosereport -o /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/runge_kutta_45_Pipeline_last_copy_t.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/runge_kutta_45_Pipeline_last_copy_t.sched.adb -f 
INFO-FLOW: Finish scheduling runge_kutta_45_Pipeline_last_copy_t.
Execute       set_default_model runge_kutta_45_Pipeline_last_copy_t 
Execute       bind -model runge_kutta_45_Pipeline_last_copy_t 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.050 GB.
Execute       syn_report -verbosereport -o /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/runge_kutta_45_Pipeline_last_copy_t.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.18 sec.
Execute       db_write -o /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/runge_kutta_45_Pipeline_last_copy_t.bind.adb -f 
INFO-FLOW: Finish binding runge_kutta_45_Pipeline_last_copy_t.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runge_kutta_45' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model runge_kutta_45 
Execute       schedule -model runge_kutta_45 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'k_inner'.
INFO: [SCHED 204-61] Pipelining loop 'y_new_inner'.
INFO: [SCHED 204-61] Pipelining loop 'err_inner'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'k_inner'
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'y_new_inner'
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'err_inner'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.4 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.6 seconds. CPU system time: 0 seconds. Elapsed time: 0.61 seconds; current allocated memory: 1.055 GB.
Execute       syn_report -verbosereport -o /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/runge_kutta_45.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.24 sec.
Execute       db_write -o /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/runge_kutta_45.sched.adb -f 
INFO-FLOW: Finish scheduling runge_kutta_45.
Execute       set_default_model runge_kutta_45 
Execute       bind -model runge_kutta_45 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.66 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.93 seconds. CPU system time: 0 seconds. Elapsed time: 0.93 seconds; current allocated memory: 1.055 GB.
Execute       syn_report -verbosereport -o /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/runge_kutta_45.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 1.56 sec.
Execute       db_write -o /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/runge_kutta_45.bind.adb -f 
INFO-FLOW: Finish binding runge_kutta_45.
Execute       get_model_list runge_kutta_45 -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess ap_fixed_base 
Execute       rtl_gen_preprocess runge_kutta_45_Pipeline_VITIS_LOOP_160_1 
Execute       rtl_gen_preprocess runge_kutta_45_Pipeline_VITIS_LOOP_177_2 
Execute       rtl_gen_preprocess runge_kutta_45_Pipeline_VITIS_LOOP_180_3 
Execute       rtl_gen_preprocess vel_der_Pipeline_VITIS_LOOP_70_1 
Execute       rtl_gen_preprocess vel_der_Pipeline_sq_sum_loop 
Execute       rtl_gen_preprocess vel_der_Pipeline_sqrt_loop 
Execute       rtl_gen_preprocess division 
Execute       rtl_gen_preprocess vel_der 
Execute       rtl_gen_preprocess ode_fpga_Pipeline_1 
Execute       rtl_gen_preprocess ode_fpga_Pipeline_2 
Execute       rtl_gen_preprocess ode_fpga 
Execute       rtl_gen_preprocess macply 
Execute       rtl_gen_preprocess multiply 
Execute       rtl_gen_preprocess runge_kutta_45_Pipeline_sq_sum_loop 
Execute       rtl_gen_preprocess runge_kutta_45_Pipeline_sqrt_loop 
Execute       rtl_gen_preprocess runge_kutta_45_Pipeline_update 
Execute       rtl_gen_preprocess runge_kutta_45_Pipeline_last_copy_y 
Execute       rtl_gen_preprocess runge_kutta_45_Pipeline_last_copy_t 
Execute       rtl_gen_preprocess runge_kutta_45 
INFO-FLOW: Model list for RTL generation: ap_fixed_base runge_kutta_45_Pipeline_VITIS_LOOP_160_1 runge_kutta_45_Pipeline_VITIS_LOOP_177_2 runge_kutta_45_Pipeline_VITIS_LOOP_180_3 vel_der_Pipeline_VITIS_LOOP_70_1 vel_der_Pipeline_sq_sum_loop vel_der_Pipeline_sqrt_loop division vel_der ode_fpga_Pipeline_1 ode_fpga_Pipeline_2 ode_fpga macply multiply runge_kutta_45_Pipeline_sq_sum_loop runge_kutta_45_Pipeline_sqrt_loop runge_kutta_45_Pipeline_update runge_kutta_45_Pipeline_last_copy_y runge_kutta_45_Pipeline_last_copy_t runge_kutta_45
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ap_fixed_base' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model ap_fixed_base -top_prefix runge_kutta_45_ -sub_prefix runge_kutta_45_ -mg_file /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/ap_fixed_base.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'ap_fixed_base'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.61 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.63 seconds; current allocated memory: 1.055 GB.
Execute       source /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/runge_kutta_45.rtl_wrap.cfg.tcl 
Execute       gen_rtl ap_fixed_base -style xilinx -f -lang vhdl -o /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/syn/vhdl/runge_kutta_45_ap_fixed_base 
Execute       gen_rtl ap_fixed_base -style xilinx -f -lang vlog -o /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/syn/verilog/runge_kutta_45_ap_fixed_base 
Execute       syn_report -csynth -model ap_fixed_base -o /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/syn/report/ap_fixed_base_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model ap_fixed_base -o /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/syn/report/ap_fixed_base_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model ap_fixed_base -o /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/ap_fixed_base.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.16 sec.
Execute       db_write -model ap_fixed_base -f -o /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/ap_fixed_base.adb 
Execute       db_write -model ap_fixed_base -bindview -o /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info ap_fixed_base -p /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db -o /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/ap_fixed_base 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'runge_kutta_45_Pipeline_VITIS_LOOP_160_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model runge_kutta_45_Pipeline_VITIS_LOOP_160_1 -top_prefix runge_kutta_45_ -sub_prefix runge_kutta_45_ -mg_file /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/runge_kutta_45_Pipeline_VITIS_LOOP_160_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'runge_kutta_45_Pipeline_VITIS_LOOP_160_1' pipeline 'VITIS_LOOP_160_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'runge_kutta_45_Pipeline_VITIS_LOOP_160_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 1.056 GB.
Execute       source /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/runge_kutta_45.rtl_wrap.cfg.tcl 
Execute       gen_rtl runge_kutta_45_Pipeline_VITIS_LOOP_160_1 -style xilinx -f -lang vhdl -o /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/syn/vhdl/runge_kutta_45_runge_kutta_45_Pipeline_VITIS_LOOP_160_1 
Execute       gen_rtl runge_kutta_45_Pipeline_VITIS_LOOP_160_1 -style xilinx -f -lang vlog -o /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/syn/verilog/runge_kutta_45_runge_kutta_45_Pipeline_VITIS_LOOP_160_1 
Execute       syn_report -csynth -model runge_kutta_45_Pipeline_VITIS_LOOP_160_1 -o /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/syn/report/runge_kutta_45_Pipeline_VITIS_LOOP_160_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model runge_kutta_45_Pipeline_VITIS_LOOP_160_1 -o /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/syn/report/runge_kutta_45_Pipeline_VITIS_LOOP_160_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model runge_kutta_45_Pipeline_VITIS_LOOP_160_1 -o /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/runge_kutta_45_Pipeline_VITIS_LOOP_160_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.16 sec.
Execute       db_write -model runge_kutta_45_Pipeline_VITIS_LOOP_160_1 -f -o /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/runge_kutta_45_Pipeline_VITIS_LOOP_160_1.adb 
Execute       db_write -model runge_kutta_45_Pipeline_VITIS_LOOP_160_1 -bindview -o /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info runge_kutta_45_Pipeline_VITIS_LOOP_160_1 -p /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db -o /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/runge_kutta_45_Pipeline_VITIS_LOOP_160_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'runge_kutta_45_Pipeline_VITIS_LOOP_177_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model runge_kutta_45_Pipeline_VITIS_LOOP_177_2 -top_prefix runge_kutta_45_ -sub_prefix runge_kutta_45_ -mg_file /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/runge_kutta_45_Pipeline_VITIS_LOOP_177_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'runge_kutta_45_Pipeline_VITIS_LOOP_177_2' pipeline 'VITIS_LOOP_177_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_177_2/m_axi_X_BUS_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_177_2/m_axi_X_BUS_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_177_2/m_axi_X_BUS_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_177_2/m_axi_X_BUS_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_177_2/m_axi_X_BUS_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_177_2/m_axi_X_BUS_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_177_2/m_axi_X_BUS_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_177_2/m_axi_X_BUS_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_177_2/m_axi_X_BUS_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_177_2/m_axi_X_BUS_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_177_2/m_axi_X_BUS_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_177_2/m_axi_X_BUS_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_177_2/m_axi_X_BUS_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'runge_kutta_45_Pipeline_VITIS_LOOP_177_2'.
Command       create_rtl_model done; 0.11 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 1.057 GB.
Execute       source /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/runge_kutta_45.rtl_wrap.cfg.tcl 
Execute       gen_rtl runge_kutta_45_Pipeline_VITIS_LOOP_177_2 -style xilinx -f -lang vhdl -o /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/syn/vhdl/runge_kutta_45_runge_kutta_45_Pipeline_VITIS_LOOP_177_2 
Execute       gen_rtl runge_kutta_45_Pipeline_VITIS_LOOP_177_2 -style xilinx -f -lang vlog -o /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/syn/verilog/runge_kutta_45_runge_kutta_45_Pipeline_VITIS_LOOP_177_2 
Execute       syn_report -csynth -model runge_kutta_45_Pipeline_VITIS_LOOP_177_2 -o /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/syn/report/runge_kutta_45_Pipeline_VITIS_LOOP_177_2_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.14 sec.
Execute       syn_report -rtlxml -model runge_kutta_45_Pipeline_VITIS_LOOP_177_2 -o /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/syn/report/runge_kutta_45_Pipeline_VITIS_LOOP_177_2_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model runge_kutta_45_Pipeline_VITIS_LOOP_177_2 -o /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/runge_kutta_45_Pipeline_VITIS_LOOP_177_2.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.17 sec.
Execute       db_write -model runge_kutta_45_Pipeline_VITIS_LOOP_177_2 -f -o /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/runge_kutta_45_Pipeline_VITIS_LOOP_177_2.adb 
Execute       db_write -model runge_kutta_45_Pipeline_VITIS_LOOP_177_2 -bindview -o /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info runge_kutta_45_Pipeline_VITIS_LOOP_177_2 -p /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db -o /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/runge_kutta_45_Pipeline_VITIS_LOOP_177_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'runge_kutta_45_Pipeline_VITIS_LOOP_180_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model runge_kutta_45_Pipeline_VITIS_LOOP_180_3 -top_prefix runge_kutta_45_ -sub_prefix runge_kutta_45_ -mg_file /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/runge_kutta_45_Pipeline_VITIS_LOOP_180_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'runge_kutta_45_Pipeline_VITIS_LOOP_180_3' pipeline 'VITIS_LOOP_180_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_180_3/m_axi_T_BUS_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_180_3/m_axi_T_BUS_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_180_3/m_axi_T_BUS_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_180_3/m_axi_T_BUS_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_180_3/m_axi_T_BUS_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_180_3/m_axi_T_BUS_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_180_3/m_axi_T_BUS_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_180_3/m_axi_T_BUS_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_180_3/m_axi_T_BUS_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_180_3/m_axi_T_BUS_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_180_3/m_axi_T_BUS_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_180_3/m_axi_T_BUS_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_180_3/m_axi_T_BUS_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'runge_kutta_45_Pipeline_VITIS_LOOP_180_3'.
Command       create_rtl_model done; 0.13 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.58 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.59 seconds; current allocated memory: 1.060 GB.
Execute       source /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/runge_kutta_45.rtl_wrap.cfg.tcl 
Execute       gen_rtl runge_kutta_45_Pipeline_VITIS_LOOP_180_3 -style xilinx -f -lang vhdl -o /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/syn/vhdl/runge_kutta_45_runge_kutta_45_Pipeline_VITIS_LOOP_180_3 
Execute       gen_rtl runge_kutta_45_Pipeline_VITIS_LOOP_180_3 -style xilinx -f -lang vlog -o /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/syn/verilog/runge_kutta_45_runge_kutta_45_Pipeline_VITIS_LOOP_180_3 
Execute       syn_report -csynth -model runge_kutta_45_Pipeline_VITIS_LOOP_180_3 -o /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/syn/report/runge_kutta_45_Pipeline_VITIS_LOOP_180_3_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.12 sec.
Execute       syn_report -rtlxml -model runge_kutta_45_Pipeline_VITIS_LOOP_180_3 -o /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/syn/report/runge_kutta_45_Pipeline_VITIS_LOOP_180_3_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model runge_kutta_45_Pipeline_VITIS_LOOP_180_3 -o /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/runge_kutta_45_Pipeline_VITIS_LOOP_180_3.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.16 sec.
Execute       db_write -model runge_kutta_45_Pipeline_VITIS_LOOP_180_3 -f -o /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/runge_kutta_45_Pipeline_VITIS_LOOP_180_3.adb 
Execute       db_write -model runge_kutta_45_Pipeline_VITIS_LOOP_180_3 -bindview -o /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info runge_kutta_45_Pipeline_VITIS_LOOP_180_3 -p /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db -o /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/runge_kutta_45_Pipeline_VITIS_LOOP_180_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'vel_der_Pipeline_VITIS_LOOP_70_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model vel_der_Pipeline_VITIS_LOOP_70_1 -top_prefix runge_kutta_45_ -sub_prefix runge_kutta_45_ -mg_file /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/vel_der_Pipeline_VITIS_LOOP_70_1.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mux_32_80_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'vel_der_Pipeline_VITIS_LOOP_70_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.45 seconds. CPU system time: 0 seconds. Elapsed time: 0.46 seconds; current allocated memory: 1.062 GB.
Execute       source /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/runge_kutta_45.rtl_wrap.cfg.tcl 
Execute       gen_rtl vel_der_Pipeline_VITIS_LOOP_70_1 -style xilinx -f -lang vhdl -o /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/syn/vhdl/runge_kutta_45_vel_der_Pipeline_VITIS_LOOP_70_1 
Execute       gen_rtl vel_der_Pipeline_VITIS_LOOP_70_1 -style xilinx -f -lang vlog -o /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/syn/verilog/runge_kutta_45_vel_der_Pipeline_VITIS_LOOP_70_1 
Execute       syn_report -csynth -model vel_der_Pipeline_VITIS_LOOP_70_1 -o /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/syn/report/vel_der_Pipeline_VITIS_LOOP_70_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model vel_der_Pipeline_VITIS_LOOP_70_1 -o /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/syn/report/vel_der_Pipeline_VITIS_LOOP_70_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model vel_der_Pipeline_VITIS_LOOP_70_1 -o /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/vel_der_Pipeline_VITIS_LOOP_70_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model vel_der_Pipeline_VITIS_LOOP_70_1 -f -o /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/vel_der_Pipeline_VITIS_LOOP_70_1.adb 
Execute       db_write -model vel_der_Pipeline_VITIS_LOOP_70_1 -bindview -o /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info vel_der_Pipeline_VITIS_LOOP_70_1 -p /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db -o /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/vel_der_Pipeline_VITIS_LOOP_70_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'vel_der_Pipeline_sq_sum_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model vel_der_Pipeline_sq_sum_loop -top_prefix runge_kutta_45_ -sub_prefix runge_kutta_45_ -mg_file /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/vel_der_Pipeline_sq_sum_loop.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'vel_der_Pipeline_sq_sum_loop' pipeline 'sq_sum_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_80s_80s_160_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_80_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'vel_der_Pipeline_sq_sum_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.063 GB.
Execute       source /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/runge_kutta_45.rtl_wrap.cfg.tcl 
Execute       gen_rtl vel_der_Pipeline_sq_sum_loop -style xilinx -f -lang vhdl -o /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/syn/vhdl/runge_kutta_45_vel_der_Pipeline_sq_sum_loop 
Execute       gen_rtl vel_der_Pipeline_sq_sum_loop -style xilinx -f -lang vlog -o /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/syn/verilog/runge_kutta_45_vel_der_Pipeline_sq_sum_loop 
Execute       syn_report -csynth -model vel_der_Pipeline_sq_sum_loop -o /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/syn/report/vel_der_Pipeline_sq_sum_loop_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model vel_der_Pipeline_sq_sum_loop -o /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/syn/report/vel_der_Pipeline_sq_sum_loop_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model vel_der_Pipeline_sq_sum_loop -o /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/vel_der_Pipeline_sq_sum_loop.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model vel_der_Pipeline_sq_sum_loop -f -o /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/vel_der_Pipeline_sq_sum_loop.adb 
Execute       db_write -model vel_der_Pipeline_sq_sum_loop -bindview -o /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info vel_der_Pipeline_sq_sum_loop -p /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db -o /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/vel_der_Pipeline_sq_sum_loop 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'vel_der_Pipeline_sqrt_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model vel_der_Pipeline_sqrt_loop -top_prefix runge_kutta_45_ -sub_prefix runge_kutta_45_ -mg_file /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/vel_der_Pipeline_sqrt_loop.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'vel_der_Pipeline_sqrt_loop' pipeline 'sqrt_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'vel_der_Pipeline_sqrt_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.064 GB.
Execute       source /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/runge_kutta_45.rtl_wrap.cfg.tcl 
Execute       gen_rtl vel_der_Pipeline_sqrt_loop -style xilinx -f -lang vhdl -o /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/syn/vhdl/runge_kutta_45_vel_der_Pipeline_sqrt_loop 
Execute       gen_rtl vel_der_Pipeline_sqrt_loop -style xilinx -f -lang vlog -o /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/syn/verilog/runge_kutta_45_vel_der_Pipeline_sqrt_loop 
Execute       syn_report -csynth -model vel_der_Pipeline_sqrt_loop -o /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/syn/report/vel_der_Pipeline_sqrt_loop_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model vel_der_Pipeline_sqrt_loop -o /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/syn/report/vel_der_Pipeline_sqrt_loop_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model vel_der_Pipeline_sqrt_loop -o /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/vel_der_Pipeline_sqrt_loop.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model vel_der_Pipeline_sqrt_loop -f -o /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/vel_der_Pipeline_sqrt_loop.adb 
Execute       db_write -model vel_der_Pipeline_sqrt_loop -bindview -o /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info vel_der_Pipeline_sqrt_loop -p /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db -o /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/vel_der_Pipeline_sqrt_loop 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'division' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model division -top_prefix runge_kutta_45_ -sub_prefix runge_kutta_45_ -mg_file /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/division.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'sdiv_200ns_163ns_140_204_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'division'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.067 GB.
Execute       source /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/runge_kutta_45.rtl_wrap.cfg.tcl 
Execute       gen_rtl division -style xilinx -f -lang vhdl -o /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/syn/vhdl/runge_kutta_45_division 
Execute       gen_rtl division -style xilinx -f -lang vlog -o /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/syn/verilog/runge_kutta_45_division 
Execute       syn_report -csynth -model division -o /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/syn/report/division_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model division -o /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/syn/report/division_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model division -o /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/division.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.29 sec.
Execute       db_write -model division -f -o /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/division.adb 
Execute       db_write -model division -bindview -o /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info division -p /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db -o /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/division 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'vel_der' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model vel_der -top_prefix runge_kutta_45_ -sub_prefix runge_kutta_45_ -mg_file /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/vel_der.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_140s_140s_140_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_80_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'vel_der'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.37 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 1.068 GB.
Execute       source /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/runge_kutta_45.rtl_wrap.cfg.tcl 
Execute       gen_rtl vel_der -style xilinx -f -lang vhdl -o /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/syn/vhdl/runge_kutta_45_vel_der 
Execute       gen_rtl vel_der -style xilinx -f -lang vlog -o /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/syn/verilog/runge_kutta_45_vel_der 
Execute       syn_report -csynth -model vel_der -o /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/syn/report/vel_der_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model vel_der -o /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/syn/report/vel_der_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model vel_der -o /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/vel_der.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model vel_der -f -o /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/vel_der.adb 
Execute       db_write -model vel_der -bindview -o /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info vel_der -p /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db -o /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/vel_der 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ode_fpga_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model ode_fpga_Pipeline_1 -top_prefix runge_kutta_45_ -sub_prefix runge_kutta_45_ -mg_file /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/ode_fpga_Pipeline_1.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mux_32_80_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ode_fpga_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.069 GB.
Execute       source /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/runge_kutta_45.rtl_wrap.cfg.tcl 
Execute       gen_rtl ode_fpga_Pipeline_1 -style xilinx -f -lang vhdl -o /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/syn/vhdl/runge_kutta_45_ode_fpga_Pipeline_1 
Execute       gen_rtl ode_fpga_Pipeline_1 -style xilinx -f -lang vlog -o /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/syn/verilog/runge_kutta_45_ode_fpga_Pipeline_1 
Execute       syn_report -csynth -model ode_fpga_Pipeline_1 -o /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/syn/report/ode_fpga_Pipeline_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model ode_fpga_Pipeline_1 -o /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/syn/report/ode_fpga_Pipeline_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model ode_fpga_Pipeline_1 -o /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/ode_fpga_Pipeline_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model ode_fpga_Pipeline_1 -f -o /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/ode_fpga_Pipeline_1.adb 
Execute       db_write -model ode_fpga_Pipeline_1 -bindview -o /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info ode_fpga_Pipeline_1 -p /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db -o /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/ode_fpga_Pipeline_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ode_fpga_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model ode_fpga_Pipeline_2 -top_prefix runge_kutta_45_ -sub_prefix runge_kutta_45_ -mg_file /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/ode_fpga_Pipeline_2.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mux_32_80_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ode_fpga_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.070 GB.
Execute       source /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/runge_kutta_45.rtl_wrap.cfg.tcl 
Execute       gen_rtl ode_fpga_Pipeline_2 -style xilinx -f -lang vhdl -o /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/syn/vhdl/runge_kutta_45_ode_fpga_Pipeline_2 
Execute       gen_rtl ode_fpga_Pipeline_2 -style xilinx -f -lang vlog -o /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/syn/verilog/runge_kutta_45_ode_fpga_Pipeline_2 
Execute       syn_report -csynth -model ode_fpga_Pipeline_2 -o /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/syn/report/ode_fpga_Pipeline_2_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model ode_fpga_Pipeline_2 -o /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/syn/report/ode_fpga_Pipeline_2_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model ode_fpga_Pipeline_2 -o /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/ode_fpga_Pipeline_2.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model ode_fpga_Pipeline_2 -f -o /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/ode_fpga_Pipeline_2.adb 
Execute       db_write -model ode_fpga_Pipeline_2 -bindview -o /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info ode_fpga_Pipeline_2 -p /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db -o /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/ode_fpga_Pipeline_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ode_fpga' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model ode_fpga -top_prefix runge_kutta_45_ -sub_prefix runge_kutta_45_ -mg_file /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/ode_fpga.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mux_32_80_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ode_fpga'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.072 GB.
Execute       source /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/runge_kutta_45.rtl_wrap.cfg.tcl 
Execute       gen_rtl ode_fpga -style xilinx -f -lang vhdl -o /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/syn/vhdl/runge_kutta_45_ode_fpga 
Execute       gen_rtl ode_fpga -style xilinx -f -lang vlog -o /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/syn/verilog/runge_kutta_45_ode_fpga 
Execute       syn_report -csynth -model ode_fpga -o /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/syn/report/ode_fpga_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model ode_fpga -o /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/syn/report/ode_fpga_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model ode_fpga -o /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/ode_fpga.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.16 sec.
Execute       db_write -model ode_fpga -f -o /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/ode_fpga.adb 
Execute       db_write -model ode_fpga -bindview -o /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info ode_fpga -p /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db -o /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/ode_fpga 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'macply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model macply -top_prefix runge_kutta_45_ -sub_prefix runge_kutta_45_ -mg_file /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/macply.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_80s_80s_140_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'macply'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 1.074 GB.
Execute       source /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/runge_kutta_45.rtl_wrap.cfg.tcl 
Execute       gen_rtl macply -style xilinx -f -lang vhdl -o /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/syn/vhdl/runge_kutta_45_macply 
Execute       gen_rtl macply -style xilinx -f -lang vlog -o /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/syn/verilog/runge_kutta_45_macply 
Execute       syn_report -csynth -model macply -o /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/syn/report/macply_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model macply -o /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/syn/report/macply_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model macply -o /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/macply.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model macply -f -o /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/macply.adb 
Execute       db_write -model macply -bindview -o /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info macply -p /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db -o /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/macply 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multiply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model multiply -top_prefix runge_kutta_45_ -sub_prefix runge_kutta_45_ -mg_file /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/multiply.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_80s_80s_160_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'multiply'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.075 GB.
Execute       source /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/runge_kutta_45.rtl_wrap.cfg.tcl 
Execute       gen_rtl multiply -style xilinx -f -lang vhdl -o /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/syn/vhdl/runge_kutta_45_multiply 
Execute       gen_rtl multiply -style xilinx -f -lang vlog -o /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/syn/verilog/runge_kutta_45_multiply 
Execute       syn_report -csynth -model multiply -o /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/syn/report/multiply_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model multiply -o /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/syn/report/multiply_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model multiply -o /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/multiply.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model multiply -f -o /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/multiply.adb 
Execute       db_write -model multiply -bindview -o /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info multiply -p /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db -o /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/multiply 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'runge_kutta_45_Pipeline_sq_sum_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model runge_kutta_45_Pipeline_sq_sum_loop -top_prefix runge_kutta_45_ -sub_prefix runge_kutta_45_ -mg_file /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/runge_kutta_45_Pipeline_sq_sum_loop.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'runge_kutta_45_Pipeline_sq_sum_loop' pipeline 'sq_sum_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_80s_80s_160_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'runge_kutta_45_Pipeline_sq_sum_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.075 GB.
Execute       source /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/runge_kutta_45.rtl_wrap.cfg.tcl 
Execute       gen_rtl runge_kutta_45_Pipeline_sq_sum_loop -style xilinx -f -lang vhdl -o /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/syn/vhdl/runge_kutta_45_runge_kutta_45_Pipeline_sq_sum_loop 
Execute       gen_rtl runge_kutta_45_Pipeline_sq_sum_loop -style xilinx -f -lang vlog -o /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/syn/verilog/runge_kutta_45_runge_kutta_45_Pipeline_sq_sum_loop 
Execute       syn_report -csynth -model runge_kutta_45_Pipeline_sq_sum_loop -o /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/syn/report/runge_kutta_45_Pipeline_sq_sum_loop_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model runge_kutta_45_Pipeline_sq_sum_loop -o /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/syn/report/runge_kutta_45_Pipeline_sq_sum_loop_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model runge_kutta_45_Pipeline_sq_sum_loop -o /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/runge_kutta_45_Pipeline_sq_sum_loop.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model runge_kutta_45_Pipeline_sq_sum_loop -f -o /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/runge_kutta_45_Pipeline_sq_sum_loop.adb 
Execute       db_write -model runge_kutta_45_Pipeline_sq_sum_loop -bindview -o /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info runge_kutta_45_Pipeline_sq_sum_loop -p /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db -o /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/runge_kutta_45_Pipeline_sq_sum_loop 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'runge_kutta_45_Pipeline_sqrt_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model runge_kutta_45_Pipeline_sqrt_loop -top_prefix runge_kutta_45_ -sub_prefix runge_kutta_45_ -mg_file /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/runge_kutta_45_Pipeline_sqrt_loop.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'runge_kutta_45_Pipeline_sqrt_loop' pipeline 'sqrt_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'runge_kutta_45_Pipeline_sqrt_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.076 GB.
Execute       source /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/runge_kutta_45.rtl_wrap.cfg.tcl 
Execute       gen_rtl runge_kutta_45_Pipeline_sqrt_loop -style xilinx -f -lang vhdl -o /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/syn/vhdl/runge_kutta_45_runge_kutta_45_Pipeline_sqrt_loop 
Execute       gen_rtl runge_kutta_45_Pipeline_sqrt_loop -style xilinx -f -lang vlog -o /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/syn/verilog/runge_kutta_45_runge_kutta_45_Pipeline_sqrt_loop 
Execute       syn_report -csynth -model runge_kutta_45_Pipeline_sqrt_loop -o /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/syn/report/runge_kutta_45_Pipeline_sqrt_loop_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model runge_kutta_45_Pipeline_sqrt_loop -o /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/syn/report/runge_kutta_45_Pipeline_sqrt_loop_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model runge_kutta_45_Pipeline_sqrt_loop -o /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/runge_kutta_45_Pipeline_sqrt_loop.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model runge_kutta_45_Pipeline_sqrt_loop -f -o /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/runge_kutta_45_Pipeline_sqrt_loop.adb 
Execute       db_write -model runge_kutta_45_Pipeline_sqrt_loop -bindview -o /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info runge_kutta_45_Pipeline_sqrt_loop -p /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db -o /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/runge_kutta_45_Pipeline_sqrt_loop 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'runge_kutta_45_Pipeline_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model runge_kutta_45_Pipeline_update -top_prefix runge_kutta_45_ -sub_prefix runge_kutta_45_ -mg_file /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/runge_kutta_45_Pipeline_update.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'runge_kutta_45_Pipeline_update' pipeline 'update' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'runge_kutta_45_Pipeline_update'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.077 GB.
Execute       source /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/runge_kutta_45.rtl_wrap.cfg.tcl 
Execute       gen_rtl runge_kutta_45_Pipeline_update -style xilinx -f -lang vhdl -o /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/syn/vhdl/runge_kutta_45_runge_kutta_45_Pipeline_update 
Execute       gen_rtl runge_kutta_45_Pipeline_update -style xilinx -f -lang vlog -o /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/syn/verilog/runge_kutta_45_runge_kutta_45_Pipeline_update 
Execute       syn_report -csynth -model runge_kutta_45_Pipeline_update -o /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/syn/report/runge_kutta_45_Pipeline_update_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model runge_kutta_45_Pipeline_update -o /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/syn/report/runge_kutta_45_Pipeline_update_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model runge_kutta_45_Pipeline_update -o /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/runge_kutta_45_Pipeline_update.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model runge_kutta_45_Pipeline_update -f -o /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/runge_kutta_45_Pipeline_update.adb 
Execute       db_write -model runge_kutta_45_Pipeline_update -bindview -o /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info runge_kutta_45_Pipeline_update -p /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db -o /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/runge_kutta_45_Pipeline_update 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'runge_kutta_45_Pipeline_last_copy_y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model runge_kutta_45_Pipeline_last_copy_y -top_prefix runge_kutta_45_ -sub_prefix runge_kutta_45_ -mg_file /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/runge_kutta_45_Pipeline_last_copy_y.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'runge_kutta_45_Pipeline_last_copy_y' pipeline 'last_copy_y' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'runge_kutta_45_Pipeline_last_copy_y'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.079 GB.
Execute       source /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/runge_kutta_45.rtl_wrap.cfg.tcl 
Execute       gen_rtl runge_kutta_45_Pipeline_last_copy_y -style xilinx -f -lang vhdl -o /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/syn/vhdl/runge_kutta_45_runge_kutta_45_Pipeline_last_copy_y 
Execute       gen_rtl runge_kutta_45_Pipeline_last_copy_y -style xilinx -f -lang vlog -o /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/syn/verilog/runge_kutta_45_runge_kutta_45_Pipeline_last_copy_y 
Execute       syn_report -csynth -model runge_kutta_45_Pipeline_last_copy_y -o /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/syn/report/runge_kutta_45_Pipeline_last_copy_y_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model runge_kutta_45_Pipeline_last_copy_y -o /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/syn/report/runge_kutta_45_Pipeline_last_copy_y_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model runge_kutta_45_Pipeline_last_copy_y -o /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/runge_kutta_45_Pipeline_last_copy_y.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.17 sec.
Execute       db_write -model runge_kutta_45_Pipeline_last_copy_y -f -o /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/runge_kutta_45_Pipeline_last_copy_y.adb 
Execute       db_write -model runge_kutta_45_Pipeline_last_copy_y -bindview -o /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info runge_kutta_45_Pipeline_last_copy_y -p /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db -o /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/runge_kutta_45_Pipeline_last_copy_y 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'runge_kutta_45_Pipeline_last_copy_t' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model runge_kutta_45_Pipeline_last_copy_t -top_prefix runge_kutta_45_ -sub_prefix runge_kutta_45_ -mg_file /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/runge_kutta_45_Pipeline_last_copy_t.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'runge_kutta_45_Pipeline_last_copy_t' pipeline 'last_copy_t' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'runge_kutta_45_Pipeline_last_copy_t'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.45 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.46 seconds; current allocated memory: 1.082 GB.
Execute       source /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/runge_kutta_45.rtl_wrap.cfg.tcl 
Execute       gen_rtl runge_kutta_45_Pipeline_last_copy_t -style xilinx -f -lang vhdl -o /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/syn/vhdl/runge_kutta_45_runge_kutta_45_Pipeline_last_copy_t 
Execute       gen_rtl runge_kutta_45_Pipeline_last_copy_t -style xilinx -f -lang vlog -o /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/syn/verilog/runge_kutta_45_runge_kutta_45_Pipeline_last_copy_t 
Execute       syn_report -csynth -model runge_kutta_45_Pipeline_last_copy_t -o /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/syn/report/runge_kutta_45_Pipeline_last_copy_t_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model runge_kutta_45_Pipeline_last_copy_t -o /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/syn/report/runge_kutta_45_Pipeline_last_copy_t_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model runge_kutta_45_Pipeline_last_copy_t -o /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/runge_kutta_45_Pipeline_last_copy_t.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.15 sec.
Execute       db_write -model runge_kutta_45_Pipeline_last_copy_t -f -o /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/runge_kutta_45_Pipeline_last_copy_t.adb 
Execute       db_write -model runge_kutta_45_Pipeline_last_copy_t -bindview -o /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info runge_kutta_45_Pipeline_last_copy_t -p /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db -o /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/runge_kutta_45_Pipeline_last_copy_t 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'runge_kutta_45' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model runge_kutta_45 -top_prefix  -sub_prefix runge_kutta_45_ -mg_file /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/runge_kutta_45.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'runge_kutta_45/X_BUS' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'runge_kutta_45/T_BUS' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'runge_kutta_45/yy' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'runge_kutta_45/tt' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'runge_kutta_45/tf' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'runge_kutta_45/h0' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'runge_kutta_45/atol' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'runge_kutta_45/h_max' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'runge_kutta_45/h_min' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'runge_kutta_45/mu' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'runge_kutta_45/size' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'runge_kutta_45' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'yy', 'tt', 'tf', 'h0', 'atol', 'h_max', 'h_min', 'mu', 'size' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'mul_61ns_80s_140_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'runge_kutta_45'.
Command       create_rtl_model done; 0.23 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.57 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.6 seconds; current allocated memory: 1.088 GB.
Execute       source /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/runge_kutta_45.rtl_wrap.cfg.tcl 
Execute       gen_rtl runge_kutta_45 -istop -style xilinx -f -lang vhdl -o /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/syn/vhdl/runge_kutta_45 
Command       gen_rtl done; 0.37 sec.
Execute       gen_rtl runge_kutta_45 -istop -style xilinx -f -lang vlog -o /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/syn/verilog/runge_kutta_45 
Command       gen_rtl done; 0.2 sec.
Execute       syn_report -csynth -model runge_kutta_45 -o /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/syn/report/runge_kutta_45_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.16 sec.
Execute       syn_report -rtlxml -model runge_kutta_45 -o /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/syn/report/runge_kutta_45_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Command       syn_report done; 0.17 sec.
Execute       syn_report -verbosereport -model runge_kutta_45 -o /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/runge_kutta_45.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 1.99 sec.
Execute       db_write -model runge_kutta_45 -f -o /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/runge_kutta_45.adb 
Command       db_write done; 0.21 sec.
Execute       db_write -model runge_kutta_45 -bindview -o /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info runge_kutta_45 -p /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db -o /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/runge_kutta_45 
Execute       export_constraint_db -f -tool general -o /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/runge_kutta_45.constraint.tcl 
Execute       syn_report -designview -model runge_kutta_45 -o /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/runge_kutta_45.design.xml 
Command       syn_report done; 0.84 sec.
Execute       syn_report -csynthDesign -model runge_kutta_45 -o /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/syn/report/csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model runge_kutta_45 -o /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/runge_kutta_45_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model runge_kutta_45 -o /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/runge_kutta_45.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks runge_kutta_45 
Execute       get_config_export -vivado_clock 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       sc_get_portdomain runge_kutta_45 
INFO-FLOW: Model list for RTL component generation: ap_fixed_base runge_kutta_45_Pipeline_VITIS_LOOP_160_1 runge_kutta_45_Pipeline_VITIS_LOOP_177_2 runge_kutta_45_Pipeline_VITIS_LOOP_180_3 vel_der_Pipeline_VITIS_LOOP_70_1 vel_der_Pipeline_sq_sum_loop vel_der_Pipeline_sqrt_loop division vel_der ode_fpga_Pipeline_1 ode_fpga_Pipeline_2 ode_fpga macply multiply runge_kutta_45_Pipeline_sq_sum_loop runge_kutta_45_Pipeline_sqrt_loop runge_kutta_45_Pipeline_update runge_kutta_45_Pipeline_last_copy_y runge_kutta_45_Pipeline_last_copy_t runge_kutta_45
INFO-FLOW: Handling components in module [ap_fixed_base] ... 
Execute       source /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/ap_fixed_base.compgen.tcl 
INFO-FLOW: Handling components in module [runge_kutta_45_Pipeline_VITIS_LOOP_160_1] ... 
Execute       source /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/runge_kutta_45_Pipeline_VITIS_LOOP_160_1.compgen.tcl 
INFO-FLOW: Found component runge_kutta_45_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model runge_kutta_45_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [runge_kutta_45_Pipeline_VITIS_LOOP_177_2] ... 
Execute       source /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/runge_kutta_45_Pipeline_VITIS_LOOP_177_2.compgen.tcl 
INFO-FLOW: Found component runge_kutta_45_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model runge_kutta_45_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [runge_kutta_45_Pipeline_VITIS_LOOP_180_3] ... 
Execute       source /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/runge_kutta_45_Pipeline_VITIS_LOOP_180_3.compgen.tcl 
INFO-FLOW: Found component runge_kutta_45_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model runge_kutta_45_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [vel_der_Pipeline_VITIS_LOOP_70_1] ... 
Execute       source /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/vel_der_Pipeline_VITIS_LOOP_70_1.compgen.tcl 
INFO-FLOW: Found component runge_kutta_45_mux_32_80_1_1.
INFO-FLOW: Append model runge_kutta_45_mux_32_80_1_1
INFO-FLOW: Found component runge_kutta_45_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model runge_kutta_45_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [vel_der_Pipeline_sq_sum_loop] ... 
Execute       source /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/vel_der_Pipeline_sq_sum_loop.compgen.tcl 
INFO-FLOW: Found component runge_kutta_45_mul_80s_80s_160_1_1.
INFO-FLOW: Append model runge_kutta_45_mul_80s_80s_160_1_1
INFO-FLOW: Found component runge_kutta_45_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model runge_kutta_45_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [vel_der_Pipeline_sqrt_loop] ... 
Execute       source /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/vel_der_Pipeline_sqrt_loop.compgen.tcl 
INFO-FLOW: Found component runge_kutta_45_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model runge_kutta_45_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [division] ... 
Execute       source /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/division.compgen.tcl 
INFO-FLOW: Found component runge_kutta_45_sdiv_200ns_163ns_140_204_seq_1.
INFO-FLOW: Append model runge_kutta_45_sdiv_200ns_163ns_140_204_seq_1
INFO-FLOW: Handling components in module [vel_der] ... 
Execute       source /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/vel_der.compgen.tcl 
INFO-FLOW: Found component runge_kutta_45_mul_140s_140s_140_1_1.
INFO-FLOW: Append model runge_kutta_45_mul_140s_140s_140_1_1
INFO-FLOW: Handling components in module [ode_fpga_Pipeline_1] ... 
Execute       source /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/ode_fpga_Pipeline_1.compgen.tcl 
INFO-FLOW: Found component runge_kutta_45_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model runge_kutta_45_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [ode_fpga_Pipeline_2] ... 
Execute       source /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/ode_fpga_Pipeline_2.compgen.tcl 
INFO-FLOW: Found component runge_kutta_45_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model runge_kutta_45_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [ode_fpga] ... 
Execute       source /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/ode_fpga.compgen.tcl 
INFO-FLOW: Handling components in module [macply] ... 
Execute       source /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/macply.compgen.tcl 
INFO-FLOW: Found component runge_kutta_45_mul_80s_80s_140_1_1.
INFO-FLOW: Append model runge_kutta_45_mul_80s_80s_140_1_1
INFO-FLOW: Handling components in module [multiply] ... 
Execute       source /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/multiply.compgen.tcl 
INFO-FLOW: Handling components in module [runge_kutta_45_Pipeline_sq_sum_loop] ... 
Execute       source /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/runge_kutta_45_Pipeline_sq_sum_loop.compgen.tcl 
INFO-FLOW: Found component runge_kutta_45_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model runge_kutta_45_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [runge_kutta_45_Pipeline_sqrt_loop] ... 
Execute       source /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/runge_kutta_45_Pipeline_sqrt_loop.compgen.tcl 
INFO-FLOW: Found component runge_kutta_45_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model runge_kutta_45_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [runge_kutta_45_Pipeline_update] ... 
Execute       source /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/runge_kutta_45_Pipeline_update.compgen.tcl 
INFO-FLOW: Found component runge_kutta_45_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model runge_kutta_45_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [runge_kutta_45_Pipeline_last_copy_y] ... 
Execute       source /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/runge_kutta_45_Pipeline_last_copy_y.compgen.tcl 
INFO-FLOW: Found component runge_kutta_45_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model runge_kutta_45_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [runge_kutta_45_Pipeline_last_copy_t] ... 
Execute       source /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/runge_kutta_45_Pipeline_last_copy_t.compgen.tcl 
INFO-FLOW: Found component runge_kutta_45_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model runge_kutta_45_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [runge_kutta_45] ... 
Execute       source /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/runge_kutta_45.compgen.tcl 
INFO-FLOW: Found component runge_kutta_45_mul_61ns_80s_140_1_1.
INFO-FLOW: Append model runge_kutta_45_mul_61ns_80s_140_1_1
INFO-FLOW: Found component runge_kutta_45_A_ROM_AUTO_1R.
INFO-FLOW: Append model runge_kutta_45_A_ROM_AUTO_1R
INFO-FLOW: Found component runge_kutta_45_B_ROM_AUTO_1R.
INFO-FLOW: Append model runge_kutta_45_B_ROM_AUTO_1R
INFO-FLOW: Found component runge_kutta_45_E1_ROM_AUTO_1R.
INFO-FLOW: Append model runge_kutta_45_E1_ROM_AUTO_1R
INFO-FLOW: Found component runge_kutta_45_k_V_RAM_AUTO_1R1W.
INFO-FLOW: Append model runge_kutta_45_k_V_RAM_AUTO_1R1W
INFO-FLOW: Found component runge_kutta_45_yy_loc_V_RAM_AUTO_1R1W.
INFO-FLOW: Append model runge_kutta_45_yy_loc_V_RAM_AUTO_1R1W
INFO-FLOW: Found component runge_kutta_45_tt_loc_V_RAM_AUTO_1R1W.
INFO-FLOW: Append model runge_kutta_45_tt_loc_V_RAM_AUTO_1R1W
INFO-FLOW: Found component runge_kutta_45_c_V_RAM_AUTO_1R1W.
INFO-FLOW: Append model runge_kutta_45_c_V_RAM_AUTO_1R1W
INFO-FLOW: Found component runge_kutta_45_e_V_RAM_AUTO_1R1W.
INFO-FLOW: Append model runge_kutta_45_e_V_RAM_AUTO_1R1W
INFO-FLOW: Found component runge_kutta_45_X_BUS_m_axi.
INFO-FLOW: Append model runge_kutta_45_X_BUS_m_axi
INFO-FLOW: Found component runge_kutta_45_T_BUS_m_axi.
INFO-FLOW: Append model runge_kutta_45_T_BUS_m_axi
INFO-FLOW: Found component runge_kutta_45_control_s_axi.
INFO-FLOW: Append model runge_kutta_45_control_s_axi
INFO-FLOW: Append model ap_fixed_base
INFO-FLOW: Append model runge_kutta_45_Pipeline_VITIS_LOOP_160_1
INFO-FLOW: Append model runge_kutta_45_Pipeline_VITIS_LOOP_177_2
INFO-FLOW: Append model runge_kutta_45_Pipeline_VITIS_LOOP_180_3
INFO-FLOW: Append model vel_der_Pipeline_VITIS_LOOP_70_1
INFO-FLOW: Append model vel_der_Pipeline_sq_sum_loop
INFO-FLOW: Append model vel_der_Pipeline_sqrt_loop
INFO-FLOW: Append model division
INFO-FLOW: Append model vel_der
INFO-FLOW: Append model ode_fpga_Pipeline_1
INFO-FLOW: Append model ode_fpga_Pipeline_2
INFO-FLOW: Append model ode_fpga
INFO-FLOW: Append model macply
INFO-FLOW: Append model multiply
INFO-FLOW: Append model runge_kutta_45_Pipeline_sq_sum_loop
INFO-FLOW: Append model runge_kutta_45_Pipeline_sqrt_loop
INFO-FLOW: Append model runge_kutta_45_Pipeline_update
INFO-FLOW: Append model runge_kutta_45_Pipeline_last_copy_y
INFO-FLOW: Append model runge_kutta_45_Pipeline_last_copy_t
INFO-FLOW: Append model runge_kutta_45
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: runge_kutta_45_flow_control_loop_pipe_sequential_init runge_kutta_45_flow_control_loop_pipe_sequential_init runge_kutta_45_flow_control_loop_pipe_sequential_init runge_kutta_45_mux_32_80_1_1 runge_kutta_45_flow_control_loop_pipe_sequential_init runge_kutta_45_mul_80s_80s_160_1_1 runge_kutta_45_flow_control_loop_pipe_sequential_init runge_kutta_45_flow_control_loop_pipe_sequential_init runge_kutta_45_sdiv_200ns_163ns_140_204_seq_1 runge_kutta_45_mul_140s_140s_140_1_1 runge_kutta_45_flow_control_loop_pipe_sequential_init runge_kutta_45_flow_control_loop_pipe_sequential_init runge_kutta_45_mul_80s_80s_140_1_1 runge_kutta_45_flow_control_loop_pipe_sequential_init runge_kutta_45_flow_control_loop_pipe_sequential_init runge_kutta_45_flow_control_loop_pipe_sequential_init runge_kutta_45_flow_control_loop_pipe_sequential_init runge_kutta_45_flow_control_loop_pipe_sequential_init runge_kutta_45_mul_61ns_80s_140_1_1 runge_kutta_45_A_ROM_AUTO_1R runge_kutta_45_B_ROM_AUTO_1R runge_kutta_45_E1_ROM_AUTO_1R runge_kutta_45_k_V_RAM_AUTO_1R1W runge_kutta_45_yy_loc_V_RAM_AUTO_1R1W runge_kutta_45_tt_loc_V_RAM_AUTO_1R1W runge_kutta_45_c_V_RAM_AUTO_1R1W runge_kutta_45_e_V_RAM_AUTO_1R1W runge_kutta_45_X_BUS_m_axi runge_kutta_45_T_BUS_m_axi runge_kutta_45_control_s_axi ap_fixed_base runge_kutta_45_Pipeline_VITIS_LOOP_160_1 runge_kutta_45_Pipeline_VITIS_LOOP_177_2 runge_kutta_45_Pipeline_VITIS_LOOP_180_3 vel_der_Pipeline_VITIS_LOOP_70_1 vel_der_Pipeline_sq_sum_loop vel_der_Pipeline_sqrt_loop division vel_der ode_fpga_Pipeline_1 ode_fpga_Pipeline_2 ode_fpga macply multiply runge_kutta_45_Pipeline_sq_sum_loop runge_kutta_45_Pipeline_sqrt_loop runge_kutta_45_Pipeline_update runge_kutta_45_Pipeline_last_copy_y runge_kutta_45_Pipeline_last_copy_t runge_kutta_45
INFO-FLOW: Generating /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model runge_kutta_45_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model runge_kutta_45_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model runge_kutta_45_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model runge_kutta_45_mux_32_80_1_1
INFO-FLOW: To file: write model runge_kutta_45_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model runge_kutta_45_mul_80s_80s_160_1_1
INFO-FLOW: To file: write model runge_kutta_45_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model runge_kutta_45_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model runge_kutta_45_sdiv_200ns_163ns_140_204_seq_1
INFO-FLOW: To file: write model runge_kutta_45_mul_140s_140s_140_1_1
INFO-FLOW: To file: write model runge_kutta_45_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model runge_kutta_45_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model runge_kutta_45_mul_80s_80s_140_1_1
INFO-FLOW: To file: write model runge_kutta_45_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model runge_kutta_45_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model runge_kutta_45_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model runge_kutta_45_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model runge_kutta_45_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model runge_kutta_45_mul_61ns_80s_140_1_1
INFO-FLOW: To file: write model runge_kutta_45_A_ROM_AUTO_1R
INFO-FLOW: To file: write model runge_kutta_45_B_ROM_AUTO_1R
INFO-FLOW: To file: write model runge_kutta_45_E1_ROM_AUTO_1R
INFO-FLOW: To file: write model runge_kutta_45_k_V_RAM_AUTO_1R1W
INFO-FLOW: To file: write model runge_kutta_45_yy_loc_V_RAM_AUTO_1R1W
INFO-FLOW: To file: write model runge_kutta_45_tt_loc_V_RAM_AUTO_1R1W
INFO-FLOW: To file: write model runge_kutta_45_c_V_RAM_AUTO_1R1W
INFO-FLOW: To file: write model runge_kutta_45_e_V_RAM_AUTO_1R1W
INFO-FLOW: To file: write model runge_kutta_45_X_BUS_m_axi
INFO-FLOW: To file: write model runge_kutta_45_T_BUS_m_axi
INFO-FLOW: To file: write model runge_kutta_45_control_s_axi
INFO-FLOW: To file: write model ap_fixed_base
INFO-FLOW: To file: write model runge_kutta_45_Pipeline_VITIS_LOOP_160_1
INFO-FLOW: To file: write model runge_kutta_45_Pipeline_VITIS_LOOP_177_2
INFO-FLOW: To file: write model runge_kutta_45_Pipeline_VITIS_LOOP_180_3
INFO-FLOW: To file: write model vel_der_Pipeline_VITIS_LOOP_70_1
INFO-FLOW: To file: write model vel_der_Pipeline_sq_sum_loop
INFO-FLOW: To file: write model vel_der_Pipeline_sqrt_loop
INFO-FLOW: To file: write model division
INFO-FLOW: To file: write model vel_der
INFO-FLOW: To file: write model ode_fpga_Pipeline_1
INFO-FLOW: To file: write model ode_fpga_Pipeline_2
INFO-FLOW: To file: write model ode_fpga
INFO-FLOW: To file: write model macply
INFO-FLOW: To file: write model multiply
INFO-FLOW: To file: write model runge_kutta_45_Pipeline_sq_sum_loop
INFO-FLOW: To file: write model runge_kutta_45_Pipeline_sqrt_loop
INFO-FLOW: To file: write model runge_kutta_45_Pipeline_update
INFO-FLOW: To file: write model runge_kutta_45_Pipeline_last_copy_y
INFO-FLOW: To file: write model runge_kutta_45_Pipeline_last_copy_t
INFO-FLOW: To file: write model runge_kutta_45
INFO-FLOW: Generating /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
Execute       get_top 
Execute       get_config_export -ipname 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/global.setting.tcl
Execute       source /opt/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/common.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/op.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/interface.gen 
Execute       source /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/global.setting.tcl 
Execute       source /opt/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /opt/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=50.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/vhdl' dstVlogDir='/home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/vlog' tclDir='/home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db' modelList='runge_kutta_45_flow_control_loop_pipe_sequential_init
runge_kutta_45_flow_control_loop_pipe_sequential_init
runge_kutta_45_flow_control_loop_pipe_sequential_init
runge_kutta_45_mux_32_80_1_1
runge_kutta_45_flow_control_loop_pipe_sequential_init
runge_kutta_45_mul_80s_80s_160_1_1
runge_kutta_45_flow_control_loop_pipe_sequential_init
runge_kutta_45_flow_control_loop_pipe_sequential_init
runge_kutta_45_sdiv_200ns_163ns_140_204_seq_1
runge_kutta_45_mul_140s_140s_140_1_1
runge_kutta_45_flow_control_loop_pipe_sequential_init
runge_kutta_45_flow_control_loop_pipe_sequential_init
runge_kutta_45_mul_80s_80s_140_1_1
runge_kutta_45_flow_control_loop_pipe_sequential_init
runge_kutta_45_flow_control_loop_pipe_sequential_init
runge_kutta_45_flow_control_loop_pipe_sequential_init
runge_kutta_45_flow_control_loop_pipe_sequential_init
runge_kutta_45_flow_control_loop_pipe_sequential_init
runge_kutta_45_mul_61ns_80s_140_1_1
runge_kutta_45_A_ROM_AUTO_1R
runge_kutta_45_B_ROM_AUTO_1R
runge_kutta_45_E1_ROM_AUTO_1R
runge_kutta_45_k_V_RAM_AUTO_1R1W
runge_kutta_45_yy_loc_V_RAM_AUTO_1R1W
runge_kutta_45_tt_loc_V_RAM_AUTO_1R1W
runge_kutta_45_c_V_RAM_AUTO_1R1W
runge_kutta_45_e_V_RAM_AUTO_1R1W
runge_kutta_45_X_BUS_m_axi
runge_kutta_45_T_BUS_m_axi
runge_kutta_45_control_s_axi
ap_fixed_base
runge_kutta_45_Pipeline_VITIS_LOOP_160_1
runge_kutta_45_Pipeline_VITIS_LOOP_177_2
runge_kutta_45_Pipeline_VITIS_LOOP_180_3
vel_der_Pipeline_VITIS_LOOP_70_1
vel_der_Pipeline_sq_sum_loop
vel_der_Pipeline_sqrt_loop
division
vel_der
ode_fpga_Pipeline_1
ode_fpga_Pipeline_2
ode_fpga
macply
multiply
runge_kutta_45_Pipeline_sq_sum_loop
runge_kutta_45_Pipeline_sqrt_loop
runge_kutta_45_Pipeline_update
runge_kutta_45_Pipeline_last_copy_y
runge_kutta_45_Pipeline_last_copy_t
runge_kutta_45
' expOnly='0'
Execute       source /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/ap_fixed_base.compgen.tcl 
Execute       source /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/runge_kutta_45_Pipeline_VITIS_LOOP_160_1.compgen.tcl 
Execute       source /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/runge_kutta_45_Pipeline_VITIS_LOOP_177_2.compgen.tcl 
Execute       source /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/runge_kutta_45_Pipeline_VITIS_LOOP_180_3.compgen.tcl 
Execute       source /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/vel_der_Pipeline_VITIS_LOOP_70_1.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/vel_der_Pipeline_sq_sum_loop.compgen.tcl 
Execute       source /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/vel_der_Pipeline_sqrt_loop.compgen.tcl 
Execute       source /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/division.compgen.tcl 
Execute       source /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/vel_der.compgen.tcl 
Execute       source /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/ode_fpga_Pipeline_1.compgen.tcl 
Execute       source /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/ode_fpga_Pipeline_2.compgen.tcl 
Execute       source /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/ode_fpga.compgen.tcl 
Execute       source /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/macply.compgen.tcl 
Execute       source /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/multiply.compgen.tcl 
Execute       source /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/runge_kutta_45_Pipeline_sq_sum_loop.compgen.tcl 
Execute       source /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/runge_kutta_45_Pipeline_sqrt_loop.compgen.tcl 
Execute       source /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/runge_kutta_45_Pipeline_update.compgen.tcl 
Execute       source /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/runge_kutta_45_Pipeline_last_copy_y.compgen.tcl 
Execute       source /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/runge_kutta_45_Pipeline_last_copy_t.compgen.tcl 
Execute       source /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/runge_kutta_45.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'runge_kutta_45_A_ROM_AUTO_1R' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'runge_kutta_45_B_ROM_AUTO_1R' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'runge_kutta_45_E1_ROM_AUTO_1R' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'runge_kutta_45_k_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'runge_kutta_45_yy_loc_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'runge_kutta_45_tt_loc_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'runge_kutta_45_c_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'runge_kutta_45_e_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source ./control.slave.tcl 
Command       ap_source done; 0.66 sec.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 4.94 seconds. CPU system time: 0.08 seconds. Elapsed time: 5.03 seconds; current allocated memory: 1.099 GB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='runge_kutta_45_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: No bind nodes found for module_name division
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
Execute       get_config_op mul -impl 
Execute       get_config_op mul -latency 
Execute       get_config_op mul -precision 
Execute       get_config_op add -impl 
Execute       get_config_op add -latency 
Execute       get_config_op add -precision 
Execute       get_config_op sub -impl 
Execute       get_config_op sub -latency 
Execute       get_config_op sub -precision 
Execute       get_config_op fadd -impl 
Execute       get_config_op fadd -latency 
Execute       get_config_op fadd -precision 
Execute       get_config_op fsub -impl 
Execute       get_config_op fsub -latency 
Execute       get_config_op fsub -precision 
Execute       get_config_op fdiv -impl 
Execute       get_config_op fdiv -latency 
Execute       get_config_op fdiv -precision 
Execute       get_config_op fexp -impl 
Execute       get_config_op fexp -latency 
Execute       get_config_op fexp -precision 
Execute       get_config_op flog -impl 
Execute       get_config_op flog -latency 
Execute       get_config_op flog -precision 
Execute       get_config_op fmul -impl 
Execute       get_config_op fmul -latency 
Execute       get_config_op fmul -precision 
Execute       get_config_op frsqrt -impl 
Execute       get_config_op frsqrt -latency 
Execute       get_config_op frsqrt -precision 
Execute       get_config_op frecip -impl 
Execute       get_config_op frecip -latency 
Execute       get_config_op frecip -precision 
Execute       get_config_op fsqrt -impl 
Execute       get_config_op fsqrt -latency 
Execute       get_config_op fsqrt -precision 
Execute       get_config_op dadd -impl 
Execute       get_config_op dadd -latency 
Execute       get_config_op dadd -precision 
Execute       get_config_op dsub -impl 
Execute       get_config_op dsub -latency 
Execute       get_config_op dsub -precision 
Execute       get_config_op ddiv -impl 
Execute       get_config_op ddiv -latency 
Execute       get_config_op ddiv -precision 
Execute       get_config_op dexp -impl 
Execute       get_config_op dexp -latency 
Execute       get_config_op dexp -precision 
Execute       get_config_op dlog -impl 
Execute       get_config_op dlog -latency 
Execute       get_config_op dlog -precision 
Execute       get_config_op dmul -impl 
Execute       get_config_op dmul -latency 
Execute       get_config_op dmul -precision 
Execute       get_config_op drsqrt -impl 
Execute       get_config_op drsqrt -latency 
Execute       get_config_op drsqrt -precision 
Execute       get_config_op drecip -impl 
Execute       get_config_op drecip -latency 
Execute       get_config_op drecip -precision 
Execute       get_config_op dsqrt -impl 
Execute       get_config_op dsqrt -latency 
Execute       get_config_op dsqrt -precision 
Execute       get_config_op hadd -impl 
Execute       get_config_op hadd -latency 
Execute       get_config_op hadd -precision 
Execute       get_config_op hsub -impl 
Execute       get_config_op hsub -latency 
Execute       get_config_op hsub -precision 
Execute       get_config_op hdiv -impl 
Execute       get_config_op hdiv -latency 
Execute       get_config_op hdiv -precision 
Execute       get_config_op hmul -impl 
Execute       get_config_op hmul -latency 
Execute       get_config_op hmul -precision 
Execute       get_config_op hsqrt -impl 
Execute       get_config_op hsqrt -latency 
Execute       get_config_op hsqrt -precision 
Execute       get_config_op facc -impl 
Execute       get_config_op facc -latency 
Execute       get_config_op facc -precision 
Execute       get_config_op fmacc -impl 
Execute       get_config_op fmacc -latency 
Execute       get_config_op fmacc -precision 
Execute       get_config_op fmadd -impl 
Execute       get_config_op fmadd -latency 
Execute       get_config_op fmadd -precision 
Execute       get_config_storage fifo -auto_srl_max_bits 
Execute       get_config_storage fifo -auto_srl_max_depth 
Execute       get_config_storage fifo -impl 
Execute       get_solution -flow_target 
Execute       get_config_array_partition -complete_threshold 
Execute       get_config_array_partition -throughput_driven 
Execute       get_config_compile -enable_auto_rewind 
Execute       get_config_compile -ignore_long_run_time 
Execute       get_config_compile -name_max_length 
Execute       get_config_compile -no_signed_zeros 
Execute       get_config_compile -pipeline_loops 
Execute       get_config_compile -pipeline_style 
Execute       get_config_compile -pragma_strict_mode 
Execute       get_config_compile -pre_tcl 
Execute       get_config_compile -unsafe_math_optimizations 
Execute       get_config_dataflow -default_channel 
Execute       get_config_dataflow -disable_fifo_sizing_opt 
Execute       get_config_dataflow -fifo_depth 
Execute       get_config_dataflow -override_user_fifo_depth 
Execute       get_config_dataflow -scalar_fifo_depth 
Execute       get_config_dataflow -start_fifo_depth 
Execute       get_config_dataflow -strict_mode 
Execute       get_config_dataflow -strict_stable_sync 
Execute       get_config_dataflow -task_level_fifo_depth 
Execute       get_config_debug -directory 
Execute       get_config_debug -enable 
Execute       get_config_export -description 
Execute       get_config_export -display_name 
Execute       get_config_export -format 
Execute       get_config_export -ip_xdc_file 
Execute       get_config_export -ip_xdc_ooc_file 
Execute       get_config_export -ipname 
Execute       get_config_export -library 
Execute       get_config_export -output 
Execute       get_config_export -rtl 
Execute       get_config_export -taxonomy 
Execute       get_config_export -vendor 
Execute       get_config_export -version 
Execute       get_config_export -vivado_clock 
Execute       get_config_export -vivado_impl_strategy 
Execute       get_config_export -vivado_max_timing_paths 
Execute       get_config_export -vivado_optimization_level 
Execute       get_config_export -vivado_pblock 
Execute       get_config_export -vivado_phys_opt 
Execute       get_config_export -vivado_report_level 
Execute       get_config_export -vivado_synth_design_args 
Execute       get_config_export -vivado_synth_strategy 
Execute       get_config_interface -clock_enable 
Execute       get_config_interface -default_slave_interface 
Execute       get_config_interface -m_axi_addr64 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_buffer_impl 
Execute       get_config_interface -m_axi_conservative_mode 
Execute       get_config_interface -m_axi_flush_mode 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -register_io 
Execute       get_config_interface -s_axilite_auto_restart_counter 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_interface -s_axilite_interrupt_mode 
Execute       get_config_interface -s_axilite_mailbox 
Execute       get_config_interface -s_axilite_status_regs 
Execute       get_config_interface -s_axilite_sw_reset 
Execute       get_config_rtl -deadlock_detection 
Execute       get_config_rtl -header 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -mult_keep_attribute 
Execute       get_config_rtl -register_all_io 
Execute       get_config_rtl -register_reset_num 
Execute       get_config_rtl -reset 
Execute       get_config_rtl -reset_async 
Execute       get_config_rtl -reset_level 
Execute       get_config_schedule -enable_dsp_full_reg 
Execute       get_config_unroll -tripcount_threshold 
INFO-FLOW: Done: create_csynth_xml config info time: 0.1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='runge_kutta_45_flow_control_loop_pipe_sequential_init
runge_kutta_45_flow_control_loop_pipe_sequential_init
runge_kutta_45_flow_control_loop_pipe_sequential_init
runge_kutta_45_mux_32_80_1_1
runge_kutta_45_flow_control_loop_pipe_sequential_init
runge_kutta_45_mul_80s_80s_160_1_1
runge_kutta_45_flow_control_loop_pipe_sequential_init
runge_kutta_45_flow_control_loop_pipe_sequential_init
runge_kutta_45_sdiv_200ns_163ns_140_204_seq_1
runge_kutta_45_mul_140s_140s_140_1_1
runge_kutta_45_flow_control_loop_pipe_sequential_init
runge_kutta_45_flow_control_loop_pipe_sequential_init
runge_kutta_45_mul_80s_80s_140_1_1
runge_kutta_45_flow_control_loop_pipe_sequential_init
runge_kutta_45_flow_control_loop_pipe_sequential_init
runge_kutta_45_flow_control_loop_pipe_sequential_init
runge_kutta_45_flow_control_loop_pipe_sequential_init
runge_kutta_45_flow_control_loop_pipe_sequential_init
runge_kutta_45_mul_61ns_80s_140_1_1
runge_kutta_45_A_ROM_AUTO_1R
runge_kutta_45_B_ROM_AUTO_1R
runge_kutta_45_E1_ROM_AUTO_1R
runge_kutta_45_k_V_RAM_AUTO_1R1W
runge_kutta_45_yy_loc_V_RAM_AUTO_1R1W
runge_kutta_45_tt_loc_V_RAM_AUTO_1R1W
runge_kutta_45_c_V_RAM_AUTO_1R1W
runge_kutta_45_e_V_RAM_AUTO_1R1W
runge_kutta_45_X_BUS_m_axi
runge_kutta_45_T_BUS_m_axi
runge_kutta_45_control_s_axi
ap_fixed_base
runge_kutta_45_Pipeline_VITIS_LOOP_160_1
runge_kutta_45_Pipeline_VITIS_LOOP_177_2
runge_kutta_45_Pipeline_VITIS_LOOP_180_3
vel_der_Pipeline_VITIS_LOOP_70_1
vel_der_Pipeline_sq_sum_loop
vel_der_Pipeline_sqrt_loop
division
vel_der
ode_fpga_Pipeline_1
ode_fpga_Pipeline_2
ode_fpga
macply
multiply
runge_kutta_45_Pipeline_sq_sum_loop
runge_kutta_45_Pipeline_sqrt_loop
runge_kutta_45_Pipeline_update
runge_kutta_45_Pipeline_last_copy_y
runge_kutta_45_Pipeline_last_copy_t
runge_kutta_45
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/global.setting.tcl 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/top-io-be.tcl 
Execute       source /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/runge_kutta_45.tbgen.tcl 
Execute       source /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/runge_kutta_45.compgen.dataonly.tcl 
Execute       get_config_interface -s_axilite_interrupt_mode 
Execute       source /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/runge_kutta_45.compgen.dataonly.tcl 
Execute       source /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/runge_kutta_45.rtl_wrap.cfg.tcl 
Execute       source /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/runge_kutta_45.compgen.dataonly.tcl 
Execute       get_config_export -format 
Execute       get_config_export -vendor 
Execute       get_config_export -library 
Execute       get_config_export -version 
Execute       get_config_export -ipname 
Execute       get_config_export -taxonomy 
Execute       get_config_export -description 
Execute       get_config_export -display_name 
Execute       source /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/ap_fixed_base.tbgen.tcl 
Execute       source /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/runge_kutta_45_Pipeline_VITIS_LOOP_160_1.tbgen.tcl 
Execute       source /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/runge_kutta_45_Pipeline_VITIS_LOOP_177_2.tbgen.tcl 
Execute       source /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/runge_kutta_45_Pipeline_VITIS_LOOP_180_3.tbgen.tcl 
Execute       source /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/vel_der_Pipeline_VITIS_LOOP_70_1.tbgen.tcl 
Execute       source /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/vel_der_Pipeline_sq_sum_loop.tbgen.tcl 
Execute       source /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/vel_der_Pipeline_sqrt_loop.tbgen.tcl 
Execute       source /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/division.tbgen.tcl 
Execute       source /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/vel_der.tbgen.tcl 
Execute       source /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/ode_fpga_Pipeline_1.tbgen.tcl 
Execute       source /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/ode_fpga_Pipeline_2.tbgen.tcl 
Execute       source /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/ode_fpga.tbgen.tcl 
Execute       source /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/macply.tbgen.tcl 
Execute       source /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/multiply.tbgen.tcl 
Execute       source /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/runge_kutta_45_Pipeline_sq_sum_loop.tbgen.tcl 
Execute       source /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/runge_kutta_45_Pipeline_sqrt_loop.tbgen.tcl 
Execute       source /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/runge_kutta_45_Pipeline_update.tbgen.tcl 
Execute       source /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/runge_kutta_45_Pipeline_last_copy_y.tbgen.tcl 
Execute       source /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/runge_kutta_45_Pipeline_last_copy_t.tbgen.tcl 
Execute       source /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/runge_kutta_45.tbgen.tcl 
Execute       source /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       get_solution -flow_target 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
Execute       source /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/runge_kutta_45.constraint.tcl 
Execute       sc_get_clocks runge_kutta_45 
Execute       source /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_export -ip_xdc_file 
Execute       get_config_export -ip_xdc_ooc_file 
Execute       get_config_debug -directory 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {{BINDTYPE adapter DISPLAY {bind_adapter axilite} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME control_s_axi_U SOURCE {} VARIABLE {} MODULE runge_kutta_45 LOOP {} BUNDLEDNAME control DSP 0 BRAM 0 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME T_BUS_m_axi_U SOURCE {} VARIABLE {} MODULE runge_kutta_45 LOOP {} BUNDLEDNAME T_BUS DSP 0 BRAM 0 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME X_BUS_m_axi_U SOURCE {} VARIABLE {} MODULE runge_kutta_45 LOOP {} BUNDLEDNAME X_BUS DSP 0 BRAM 0 URAM 0}} report_dict {TOPINST runge_kutta_45 MODULE2INSTS {runge_kutta_45 runge_kutta_45 ap_fixed_base {grp_ap_fixed_base_fu_989 atol_loc_V_ap_fixed_base_fu_994 tf_loc_V_ap_fixed_base_fu_999 ref_tmp1_ap_fixed_base_fu_136} runge_kutta_45_Pipeline_VITIS_LOOP_160_1 grp_runge_kutta_45_Pipeline_VITIS_LOOP_160_1_fu_1005 runge_kutta_45_Pipeline_VITIS_LOOP_177_2 grp_runge_kutta_45_Pipeline_VITIS_LOOP_177_2_fu_1014 runge_kutta_45_Pipeline_VITIS_LOOP_180_3 grp_runge_kutta_45_Pipeline_VITIS_LOOP_180_3_fu_1022 ode_fpga grp_ode_fpga_fu_868 vel_der grp_vel_der_fu_208 vel_der_Pipeline_VITIS_LOOP_70_1 grp_vel_der_Pipeline_VITIS_LOOP_70_1_fu_112 vel_der_Pipeline_sq_sum_loop grp_vel_der_Pipeline_sq_sum_loop_fu_131 vel_der_Pipeline_sqrt_loop grp_vel_der_Pipeline_sqrt_loop_fu_139 division grp_division_fu_145 ode_fpga_Pipeline_1 grp_ode_fpga_Pipeline_1_fu_220 ode_fpga_Pipeline_2 grp_ode_fpga_Pipeline_2_fu_230 macply grp_macply_fu_900 multiply grp_multiply_fu_962 runge_kutta_45_Pipeline_sq_sum_loop grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1030 runge_kutta_45_Pipeline_sqrt_loop grp_runge_kutta_45_Pipeline_sqrt_loop_fu_1036 runge_kutta_45_Pipeline_update grp_runge_kutta_45_Pipeline_update_fu_1042 runge_kutta_45_Pipeline_last_copy_y grp_runge_kutta_45_Pipeline_last_copy_y_fu_1051 runge_kutta_45_Pipeline_last_copy_t grp_runge_kutta_45_Pipeline_last_copy_t_fu_1062} INST2MODULE {runge_kutta_45 runge_kutta_45 grp_ap_fixed_base_fu_989 ap_fixed_base atol_loc_V_ap_fixed_base_fu_994 ap_fixed_base tf_loc_V_ap_fixed_base_fu_999 ap_fixed_base grp_runge_kutta_45_Pipeline_VITIS_LOOP_160_1_fu_1005 runge_kutta_45_Pipeline_VITIS_LOOP_160_1 ref_tmp1_ap_fixed_base_fu_136 ap_fixed_base grp_runge_kutta_45_Pipeline_VITIS_LOOP_177_2_fu_1014 runge_kutta_45_Pipeline_VITIS_LOOP_177_2 grp_runge_kutta_45_Pipeline_VITIS_LOOP_180_3_fu_1022 runge_kutta_45_Pipeline_VITIS_LOOP_180_3 grp_ode_fpga_fu_868 ode_fpga grp_vel_der_fu_208 vel_der grp_vel_der_Pipeline_VITIS_LOOP_70_1_fu_112 vel_der_Pipeline_VITIS_LOOP_70_1 grp_vel_der_Pipeline_sq_sum_loop_fu_131 vel_der_Pipeline_sq_sum_loop grp_vel_der_Pipeline_sqrt_loop_fu_139 vel_der_Pipeline_sqrt_loop grp_division_fu_145 division grp_ode_fpga_Pipeline_1_fu_220 ode_fpga_Pipeline_1 grp_ode_fpga_Pipeline_2_fu_230 ode_fpga_Pipeline_2 grp_macply_fu_900 macply grp_multiply_fu_962 multiply grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1030 runge_kutta_45_Pipeline_sq_sum_loop grp_runge_kutta_45_Pipeline_sqrt_loop_fu_1036 runge_kutta_45_Pipeline_sqrt_loop grp_runge_kutta_45_Pipeline_update_fu_1042 runge_kutta_45_Pipeline_update grp_runge_kutta_45_Pipeline_last_copy_y_fu_1051 runge_kutta_45_Pipeline_last_copy_y grp_runge_kutta_45_Pipeline_last_copy_t_fu_1062 runge_kutta_45_Pipeline_last_copy_t} INSTDATA {runge_kutta_45 {DEPTH 1 CHILDREN {grp_ap_fixed_base_fu_989 atol_loc_V_ap_fixed_base_fu_994 tf_loc_V_ap_fixed_base_fu_999 grp_runge_kutta_45_Pipeline_VITIS_LOOP_160_1_fu_1005 grp_runge_kutta_45_Pipeline_VITIS_LOOP_177_2_fu_1014 grp_runge_kutta_45_Pipeline_VITIS_LOOP_180_3_fu_1022 grp_ode_fpga_fu_868 grp_macply_fu_900 grp_multiply_fu_962 grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1030 grp_runge_kutta_45_Pipeline_sqrt_loop_fu_1036 grp_runge_kutta_45_Pipeline_update_fu_1042 grp_runge_kutta_45_Pipeline_last_copy_y_fu_1051 grp_runge_kutta_45_Pipeline_last_copy_t_fu_1062}} grp_ap_fixed_base_fu_989 {DEPTH 2 CHILDREN {}} atol_loc_V_ap_fixed_base_fu_994 {DEPTH 2 CHILDREN {}} tf_loc_V_ap_fixed_base_fu_999 {DEPTH 2 CHILDREN {}} grp_runge_kutta_45_Pipeline_VITIS_LOOP_160_1_fu_1005 {DEPTH 2 CHILDREN ref_tmp1_ap_fixed_base_fu_136} ref_tmp1_ap_fixed_base_fu_136 {DEPTH 3 CHILDREN {}} grp_runge_kutta_45_Pipeline_VITIS_LOOP_177_2_fu_1014 {DEPTH 2 CHILDREN {}} grp_runge_kutta_45_Pipeline_VITIS_LOOP_180_3_fu_1022 {DEPTH 2 CHILDREN {}} grp_ode_fpga_fu_868 {DEPTH 2 CHILDREN {grp_vel_der_fu_208 grp_ode_fpga_Pipeline_1_fu_220 grp_ode_fpga_Pipeline_2_fu_230}} grp_vel_der_fu_208 {DEPTH 3 CHILDREN {grp_vel_der_Pipeline_VITIS_LOOP_70_1_fu_112 grp_vel_der_Pipeline_sq_sum_loop_fu_131 grp_vel_der_Pipeline_sqrt_loop_fu_139 grp_division_fu_145}} grp_vel_der_Pipeline_VITIS_LOOP_70_1_fu_112 {DEPTH 4 CHILDREN {}} grp_vel_der_Pipeline_sq_sum_loop_fu_131 {DEPTH 4 CHILDREN {}} grp_vel_der_Pipeline_sqrt_loop_fu_139 {DEPTH 4 CHILDREN {}} grp_division_fu_145 {DEPTH 4 CHILDREN {}} grp_ode_fpga_Pipeline_1_fu_220 {DEPTH 3 CHILDREN {}} grp_ode_fpga_Pipeline_2_fu_230 {DEPTH 3 CHILDREN {}} grp_macply_fu_900 {DEPTH 2 CHILDREN {}} grp_multiply_fu_962 {DEPTH 2 CHILDREN {}} grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1030 {DEPTH 2 CHILDREN {}} grp_runge_kutta_45_Pipeline_sqrt_loop_fu_1036 {DEPTH 2 CHILDREN {}} grp_runge_kutta_45_Pipeline_update_fu_1042 {DEPTH 2 CHILDREN {}} grp_runge_kutta_45_Pipeline_last_copy_y_fu_1051 {DEPTH 2 CHILDREN {}} grp_runge_kutta_45_Pipeline_last_copy_t_fu_1062 {DEPTH 2 CHILDREN {}}} MODULEDATA {ap_fixed_base {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME man_V_11_fu_88_p2 SOURCE /opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501 VARIABLE man_V_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME F2_fu_108_p2 SOURCE /opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:610 VARIABLE F2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln616_fu_120_p2 SOURCE /opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:616 VARIABLE add_ln616 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln616_fu_126_p2 SOURCE /opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:616 VARIABLE sub_ln616 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}}} AREA {DSP 0 BRAM 0 URAM 0}} runge_kutta_45_Pipeline_VITIS_LOOP_160_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln160_fu_161_p2 SOURCE src/runge_kutta_45.cpp:160 VARIABLE add_ln160 LOOP VITIS_LOOP_160_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln161_fu_193_p2 SOURCE src/runge_kutta_45.cpp:161 VARIABLE add_ln161 LOOP VITIS_LOOP_160_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln161_1_fu_209_p2 SOURCE src/runge_kutta_45.cpp:161 VARIABLE add_ln161_1 LOOP VITIS_LOOP_160_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} runge_kutta_45_Pipeline_VITIS_LOOP_177_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln177_fu_184_p2 SOURCE src/runge_kutta_45.cpp:177 VARIABLE add_ln177 LOOP VITIS_LOOP_177_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp_V_fu_229_p2 SOURCE /opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1090 VARIABLE tmp_V LOOP VITIS_LOOP_177_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME NZeros_10_fu_295_p2 SOURCE /opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1269 VARIABLE NZeros_10 LOOP VITIS_LOOP_177_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1095_fu_309_p2 SOURCE /opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1095 VARIABLE sub_ln1095 LOOP VITIS_LOOP_177_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lsb_index_fu_315_p2 SOURCE /opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1095 VARIABLE lsb_index LOOP VITIS_LOOP_177_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1098_fu_341_p2 SOURCE /opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1098 VARIABLE sub_ln1098 LOOP VITIS_LOOP_177_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1105_fu_423_p2 SOURCE /opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1105 VARIABLE add_ln1105 LOOP VITIS_LOOP_177_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1106_fu_439_p2 SOURCE /opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1106 VARIABLE sub_ln1106 LOOP VITIS_LOOP_177_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME m_13_fu_475_p2 SOURCE /opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1112 VARIABLE m_13 LOOP VITIS_LOOP_177_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} runge_kutta_45_Pipeline_VITIS_LOOP_180_3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln180_fu_184_p2 SOURCE src/runge_kutta_45.cpp:180 VARIABLE add_ln180 LOOP VITIS_LOOP_180_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp_V_fu_229_p2 SOURCE /opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1090 VARIABLE tmp_V LOOP VITIS_LOOP_180_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME NZeros_7_fu_295_p2 SOURCE /opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1269 VARIABLE NZeros_7 LOOP VITIS_LOOP_180_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1095_fu_309_p2 SOURCE /opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1095 VARIABLE sub_ln1095 LOOP VITIS_LOOP_180_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lsb_index_fu_315_p2 SOURCE /opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1095 VARIABLE lsb_index LOOP VITIS_LOOP_180_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1098_fu_341_p2 SOURCE /opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1098 VARIABLE sub_ln1098 LOOP VITIS_LOOP_180_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1105_fu_423_p2 SOURCE /opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1105 VARIABLE add_ln1105 LOOP VITIS_LOOP_180_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1106_fu_439_p2 SOURCE /opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1106 VARIABLE sub_ln1106 LOOP VITIS_LOOP_180_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME m_9_fu_475_p2 SOURCE /opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1112 VARIABLE m_9 LOOP VITIS_LOOP_180_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} vel_der_Pipeline_VITIS_LOOP_70_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln70_fu_135_p2 SOURCE src/runge_kutta_45.cpp:70 VARIABLE add_ln70 LOOP VITIS_LOOP_70_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME r_in_V_1_4_fu_165_p2 SOURCE /opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE r_in_V_1_4 LOOP VITIS_LOOP_70_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} vel_der_Pipeline_sq_sum_loop {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln75_fu_92_p2 SOURCE src/runge_kutta_45.cpp:75 VARIABLE add_ln75 LOOP sq_sum_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_80s_80s_160_1_1_U25 SOURCE /opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_1 LOOP sq_sum_loop BUNDLEDNAME {} DSP 15 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_s_fu_124_p2 SOURCE /opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE p_Val2_s LOOP sq_sum_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 15 BRAM 0 URAM 0}} vel_der_Pipeline_sqrt_loop {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_2_fu_122_p2 SOURCE src/headers/fxp_sqrt.h:85 VARIABLE i_2 LOOP sqrt_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME T_V_fu_177_p2 SOURCE /opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:75 VARIABLE T_V LOOP sqrt_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}}} AREA {DSP 0 BRAM 0 URAM 0}} vel_der {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_3_fu_202_p1 SOURCE /opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1454 VARIABLE r_V_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_140s_140s_140_1_1_U38 SOURCE /opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_3 LOOP {} BUNDLEDNAME {} DSP 21 BRAM 0 URAM 0 DISPNAME {bind_op mul}}} AREA {DSP 36 BRAM 0 URAM 0}} ode_fpga_Pipeline_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_73_fu_93_p2 SOURCE {} VARIABLE empty_73 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_74_fu_116_p2 SOURCE {} VARIABLE empty_74 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} ode_fpga_Pipeline_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_71_fu_95_p2 SOURCE {} VARIABLE empty_71 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ptr53_sum_fu_118_p2 SOURCE {} VARIABLE add_ptr53_sum LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_72_fu_128_p2 SOURCE {} VARIABLE empty_72 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} ode_fpga {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_76_fu_264_p2 SOURCE {} VARIABLE empty_76 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_77_fu_288_p2 SOURCE {} VARIABLE empty_77 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_78_fu_294_p2 SOURCE {} VARIABLE empty_78 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_79_fu_341_p2 SOURCE {} VARIABLE empty_79 LOOP {Loop 2} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ptr_sum_fu_347_p2 SOURCE {} VARIABLE add_ptr_sum LOOP {Loop 2} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_80_fu_357_p2 SOURCE {} VARIABLE empty_80 LOOP {Loop 2} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_81_fu_405_p2 SOURCE {} VARIABLE empty_81 LOOP {Loop 3} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_82_fu_448_p2 SOURCE {} VARIABLE empty_82 LOOP {Loop 4} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum2_fu_454_p2 SOURCE {} VARIABLE sum2 LOOP {Loop 4} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln101_fu_499_p2 SOURCE src/runge_kutta_45.cpp:101 VARIABLE add_ln101 LOOP update_vel_pos BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME r_out_V_0_fu_610_p2 SOURCE /opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE r_out_V_0 LOOP update_vel_pos BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_85_fu_563_p2 SOURCE {} VARIABLE empty_85 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}}} AREA {DSP 36 BRAM 0 URAM 0}} macply {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_80s_80s_140_1_1_U68 SOURCE /opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V LOOP {} BUNDLEDNAME {} DSP 15 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_fu_58_p2 SOURCE /opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE ret_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 15 BRAM 0 URAM 0}} multiply {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_80s_80s_160_1_1_U73 SOURCE /opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V LOOP {} BUNDLEDNAME {} DSP 15 BRAM 0 URAM 0 DISPNAME {bind_op mul}}} AREA {DSP 15 BRAM 0 URAM 0}} runge_kutta_45_Pipeline_sq_sum_loop {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln244_fu_81_p2 SOURCE src/runge_kutta_45.cpp:244 VARIABLE add_ln244 LOOP sq_sum_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_80s_80s_160_1_1_U76 SOURCE /opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_4 LOOP sq_sum_loop BUNDLEDNAME {} DSP 15 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_s_fu_114_p2 SOURCE /opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE p_Val2_s LOOP sq_sum_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 15 BRAM 0 URAM 0}} runge_kutta_45_Pipeline_sqrt_loop {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_4_fu_118_p2 SOURCE src/headers/fxp_sqrt.h:85 VARIABLE i_4 LOOP sqrt_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME T_V_fu_173_p2 SOURCE /opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:75 VARIABLE T_V LOOP sqrt_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}}} AREA {DSP 0 BRAM 0 URAM 0}} runge_kutta_45_Pipeline_update {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln253_fu_104_p2 SOURCE src/runge_kutta_45.cpp:253 VARIABLE add_ln253 LOOP update BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_fu_119_p2 SOURCE /opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859 LOOP update BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln254_fu_130_p2 SOURCE src/runge_kutta_45.cpp:254 VARIABLE add_ln254 LOOP update BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME yy_loc_V_d0 SOURCE /opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_1 LOOP update BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} runge_kutta_45_Pipeline_last_copy_y {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln276_fu_221_p2 SOURCE src/runge_kutta_45.cpp:276 VARIABLE add_ln276 LOOP last_copy_y BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp_V_fu_312_p2 SOURCE /opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1090 VARIABLE tmp_V LOOP last_copy_y BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME NZeros_1_fu_378_p2 SOURCE /opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1269 VARIABLE NZeros_1 LOOP last_copy_y BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1095_fu_392_p2 SOURCE /opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1095 VARIABLE sub_ln1095 LOOP last_copy_y BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lsb_index_fu_398_p2 SOURCE /opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1095 VARIABLE lsb_index LOOP last_copy_y BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1098_fu_424_p2 SOURCE /opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1098 VARIABLE sub_ln1098 LOOP last_copy_y BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1105_fu_506_p2 SOURCE /opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1105 VARIABLE add_ln1105 LOOP last_copy_y BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1106_fu_522_p2 SOURCE /opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1106 VARIABLE sub_ln1106 LOOP last_copy_y BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME m_1_fu_558_p2 SOURCE /opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1112 VARIABLE m_1 LOOP last_copy_y BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln277_1_fu_657_p2 SOURCE src/runge_kutta_45.cpp:277 VARIABLE add_ln277_1 LOOP last_copy_y BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} runge_kutta_45_Pipeline_last_copy_t {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln279_fu_204_p2 SOURCE src/runge_kutta_45.cpp:279 VARIABLE add_ln279 LOOP last_copy_t BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp_V_fu_272_p2 SOURCE /opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1090 VARIABLE tmp_V LOOP last_copy_t BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME NZeros_4_fu_338_p2 SOURCE /opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1269 VARIABLE NZeros_4 LOOP last_copy_t BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1095_fu_352_p2 SOURCE /opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1095 VARIABLE sub_ln1095 LOOP last_copy_t BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lsb_index_fu_358_p2 SOURCE /opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1095 VARIABLE lsb_index LOOP last_copy_t BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1098_fu_384_p2 SOURCE /opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1098 VARIABLE sub_ln1098 LOOP last_copy_t BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1105_fu_466_p2 SOURCE /opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1105 VARIABLE add_ln1105 LOOP last_copy_t BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1106_fu_482_p2 SOURCE /opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1106 VARIABLE sub_ln1106 LOOP last_copy_t BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME m_5_fu_518_p2 SOURCE /opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1112 VARIABLE m_5 LOOP last_copy_t BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln280_1_fu_609_p2 SOURCE src/runge_kutta_45.cpp:280 VARIABLE add_ln280_1 LOOP last_copy_t BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} runge_kutta_45 {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME k_V_U SOURCE src/runge_kutta_45.cpp:153 VARIABLE k_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME yy_loc_V_U SOURCE src/runge_kutta_45.cpp:157 VARIABLE yy_loc_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 80 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tt_loc_V_U SOURCE src/runge_kutta_45.cpp:158 VARIABLE tt_loc_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 9 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME c_V_U SOURCE src/runge_kutta_45.cpp:196 VARIABLE c_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME e_V_U SOURCE src/runge_kutta_45.cpp:232 VARIABLE e_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME man_V_2_fu_1159_p2 SOURCE /opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501 VARIABLE man_V_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME F2_fu_1179_p2 SOURCE /opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:610 VARIABLE F2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln616_fu_1191_p2 SOURCE /opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:616 VARIABLE add_ln616 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln616_fu_1197_p2 SOURCE /opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:616 VARIABLE sub_ln616 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME man_V_6_fu_1432_p2 SOURCE /opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501 VARIABLE man_V_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME F2_1_fu_1452_p2 SOURCE /opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:610 VARIABLE F2_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln616_1_fu_1464_p2 SOURCE /opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:616 VARIABLE add_ln616_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln616_1_fu_1470_p2 SOURCE /opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:616 VARIABLE sub_ln616_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME man_V_7_fu_1705_p2 SOURCE /opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501 VARIABLE man_V_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME F2_2_fu_1725_p2 SOURCE /opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:610 VARIABLE F2_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln616_2_fu_1737_p2 SOURCE /opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:616 VARIABLE add_ln616_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln616_2_fu_1743_p2 SOURCE /opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:616 VARIABLE sub_ln616_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln189_fu_1994_p2 SOURCE src/runge_kutta_45.cpp:189 VARIABLE add_ln189 LOOP main_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME y_gap_1_fu_2024_p2 SOURCE src/runge_kutta_45.cpp:175 VARIABLE y_gap_1 LOOP main_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln177_fu_2042_p2 SOURCE src/runge_kutta_45.cpp:177 VARIABLE add_ln177 LOOP main_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln180_fu_2069_p2 SOURCE src/runge_kutta_45.cpp:180 VARIABLE add_ln180 LOOP main_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME cycles_1_fu_2104_p2 SOURCE src/runge_kutta_45.cpp:185 VARIABLE cycles_1 LOOP main_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_fu_2118_p2 SOURCE /opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE ret_V LOOP main_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME h_loc_fu_2129_p2 SOURCE /opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE h_loc LOOP main_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln209_fu_2170_p2 SOURCE src/runge_kutta_45.cpp:209 VARIABLE add_ln209 LOOP k_outer BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME n_fu_2182_p2 SOURCE src/runge_kutta_45.cpp:202 VARIABLE n LOOP k_middle BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln209_1_fu_2192_p2 SOURCE src/runge_kutta_45.cpp:209 VARIABLE add_ln209_1 LOOP k_inner BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j_fu_2243_p2 SOURCE src/runge_kutta_45.cpp:205 VARIABLE j LOOP k_inner BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_fu_2271_p2 SOURCE src/runge_kutta_45.cpp:200 VARIABLE i LOOP k_outer BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME n_2_fu_2283_p2 SOURCE src/runge_kutta_45.cpp:219 VARIABLE n_2 LOOP y_new_outer BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j_1_fu_2335_p2 SOURCE src/runge_kutta_45.cpp:222 VARIABLE j_1 LOOP y_new_inner BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME n_3_fu_2371_p2 SOURCE src/runge_kutta_45.cpp:233 VARIABLE n_3 LOOP err_outer BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j_2_fu_2440_p2 SOURCE src/runge_kutta_45.cpp:234 VARIABLE j_2 LOOP err_inner BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln254_fu_2510_p2 SOURCE src/runge_kutta_45.cpp:254 VARIABLE sub_ln254 LOOP main_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_fu_2517_p2 SOURCE /opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859 LOOP main_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_61ns_80s_140_1_1_U97 SOURCE /opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_5 LOOP main_loop BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln859_fu_2552_p2 SOURCE /opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE sub_ln859 LOOP main_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME y_gap_fu_2642_p2 SOURCE src/runge_kutta_45.cpp:274 VARIABLE y_gap LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add382_fu_2682_p2 SOURCE src/runge_kutta_45.cpp:188 VARIABLE add382 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME size SOURCE src/runge_kutta_45.cpp:282 VARIABLE add_ln282 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME A_U SOURCE {} VARIABLE A LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME B_U SOURCE {} VARIABLE B LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME E1_U SOURCE {} VARIABLE E1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}}} AREA {DSP 92 BRAM 94 URAM 0}} division {AREA {DSP 0 BRAM 0 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
Execute       send_msg_by_id INFO @200-1603@%s  and missed bursts 
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0.1 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 2.52 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.55 seconds; current allocated memory: 1.113 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for runge_kutta_45.
INFO: [VLOG 209-307] Generating Verilog RTL for runge_kutta_45.
Execute       syn_report -model runge_kutta_45 -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 27.40 MHz
Command     autosyn done; 21.14 sec.
Command   csynth_design done; 66.89 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 63.37 seconds. CPU system time: 3.31 seconds. Elapsed time: 66.89 seconds; current allocated memory: 387.504 MB.
Command ap_source done; 70.91 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1 opened at Mon May 22 17:32:59 CDT 2023
Execute     ap_set_clock -name default -period 50 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
Execute     set_part xc7z020-clg400-1 
Execute       create_platform xc7z020-clg400-1 -board  
DBG:HLSDevice: Trying to load device library: /opt/Xilinx/Vitis_HLS/2022.1/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /opt/Xilinx/Vivado/2022.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
Command       create_platform done; 3.24 sec.
Execute       source /opt/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /opt/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.11 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 3.39 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vivado' config_interface -m_axi_alignment_byte_size=0 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_alignment_byte_size=0
Execute     config_interface -m_axi_alignment_byte_size=0 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_rtl -register_reset_num 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_alignment_byte_size=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
Execute     config_interface -m_axi_alignment_byte_size=64 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Command   open_solution done; 3.41 sec.
Execute   set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
Execute     create_platform xc7z020-clg400-1 -board  
Execute     source /opt/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.19 sec.
Execute   create_clock -period 50 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 50 -name default 
Execute   config_interface -m_axi_alignment_byte_size 64 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 
Execute   config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
Execute   source ./rk45_vitis/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./rk45_vitis/solution1/directives.tcl
Execute     set_directive_top -name runge_kutta_45 runge_kutta_45 
INFO: [HLS 200-1510] Running: set_directive_top -name runge_kutta_45 runge_kutta_45 
Execute   export_design -rtl verilog -format ip_catalog 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog 
Execute     get_config_export -description 
Execute     get_config_export -display_name 
Execute     get_config_export -ipname 
Execute     get_config_export -library 
Execute     get_config_export -output 
Execute     get_config_export -taxonomy 
Execute     get_config_export -vendor 
Execute     get_config_export -version 
Execute     get_config_export -xo 
Execute     config_export -format=ip_catalog -rtl=verilog 
INFO-FLOW: DBG:PUTS: export_design_wrap: -format ip_catalog -rtl verilog
Execute     source /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_export -vivado_clock 
Execute     get_top 
Execute     get_config_export -ipname 
Execute     get_config_export -xo 
Execute     get_config_export -format 
Execute     get_config_rtl -module_auto_prefix 
Execute     get_config_export -xo 
Execute     get_config_export -format 
Execute     get_solution -flow_target 
Execute     get_config_export -xo 
Execute     get_config_export -format 
INFO-FLOW: DBG:PUTS:   auto_impl: pack: -export -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-export -rtl verilog'
Execute     source /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
Execute     source /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: automg_wrap -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
Execute     get_config_export -xo 
Execute     get_config_export -format 
Execute     get_config_export -ip_xdc_file 
Execute     get_config_export -ip_xdc_ooc_file 
Execute     source /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/global.setting.tcl
Execute     source /opt/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/common.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /opt/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/op.gen 
Execute     source /opt/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /opt/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/interface.gen 
Execute     source /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/global.setting.tcl 
Execute     source /opt/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.15 sec.
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=50.000 (was NA)
INFO-FLOW: DBG:PUTS:       initCTypeInfo top_module=runge_kutta_45 xml_exists=0
Execute     source /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/runge_kutta_45.rtl_wrap.cfg.tcl 
Execute     source /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/runge_kutta_45.rtl_wrap.cfg.tcl 
Execute     source /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/runge_kutta_45.rtl_wrap.cfg.tcl 
Execute     source /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/runge_kutta_45.tbgen.tcl 
Execute     source /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/runge_kutta_45.tbgen.tcl 
Execute     get_config_rtl -deadlock_detection 
Execute     source /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/runge_kutta_45.tbgen.tcl 
Execute     get_config_rtl -module_prefix 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to runge_kutta_45
INFO-FLOW: DBG:PUTS: Skipping loadAnalyze_DB, #g_database=11
INFO-FLOW: DBG:PUTS:       generate_json generate_bd_files=0 generate_xo_files=false #modelList=50 #gSsdmPorts=0
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='false' modelList='runge_kutta_45_flow_control_loop_pipe_sequential_init
runge_kutta_45_flow_control_loop_pipe_sequential_init
runge_kutta_45_flow_control_loop_pipe_sequential_init
runge_kutta_45_mux_32_80_1_1
runge_kutta_45_flow_control_loop_pipe_sequential_init
runge_kutta_45_mul_80s_80s_160_1_1
runge_kutta_45_flow_control_loop_pipe_sequential_init
runge_kutta_45_flow_control_loop_pipe_sequential_init
runge_kutta_45_sdiv_200ns_163ns_140_204_seq_1
runge_kutta_45_mul_140s_140s_140_1_1
runge_kutta_45_flow_control_loop_pipe_sequential_init
runge_kutta_45_flow_control_loop_pipe_sequential_init
runge_kutta_45_mul_80s_80s_140_1_1
runge_kutta_45_flow_control_loop_pipe_sequential_init
runge_kutta_45_flow_control_loop_pipe_sequential_init
runge_kutta_45_flow_control_loop_pipe_sequential_init
runge_kutta_45_flow_control_loop_pipe_sequential_init
runge_kutta_45_flow_control_loop_pipe_sequential_init
runge_kutta_45_mul_61ns_80s_140_1_1
runge_kutta_45_A_ROM_AUTO_1R
runge_kutta_45_B_ROM_AUTO_1R
runge_kutta_45_E1_ROM_AUTO_1R
runge_kutta_45_k_V_RAM_AUTO_1R1W
runge_kutta_45_yy_loc_V_RAM_AUTO_1R1W
runge_kutta_45_tt_loc_V_RAM_AUTO_1R1W
runge_kutta_45_c_V_RAM_AUTO_1R1W
runge_kutta_45_e_V_RAM_AUTO_1R1W
runge_kutta_45_X_BUS_m_axi
runge_kutta_45_T_BUS_m_axi
runge_kutta_45_control_s_axi
ap_fixed_base
runge_kutta_45_Pipeline_VITIS_LOOP_160_1
runge_kutta_45_Pipeline_VITIS_LOOP_177_2
runge_kutta_45_Pipeline_VITIS_LOOP_180_3
vel_der_Pipeline_VITIS_LOOP_70_1
vel_der_Pipeline_sq_sum_loop
vel_der_Pipeline_sqrt_loop
division
vel_der
ode_fpga_Pipeline_1
ode_fpga_Pipeline_2
ode_fpga
macply
multiply
runge_kutta_45_Pipeline_sq_sum_loop
runge_kutta_45_Pipeline_sqrt_loop
runge_kutta_45_Pipeline_update
runge_kutta_45_Pipeline_last_copy_y
runge_kutta_45_Pipeline_last_copy_t
runge_kutta_45
' rtl_lang='vlog' bootstrap_tcl='false' outdir='' outfilename=''
Execute     source /opt/Xilinx/Vitis_HLS/2022.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute     source /opt/Xilinx/Vitis_HLS/2022.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute     source /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/global.setting.tcl 
Execute     get_solution -flow_target 
Execute     get_config_export -xo 
Execute     get_config_export -format 
Execute     source /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/top-io-be.tcl 
Execute     source /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/runge_kutta_45.tbgen.tcl 
Execute     source /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/runge_kutta_45.compgen.dataonly.tcl 
Execute     get_config_interface -s_axilite_interrupt_mode 
Execute     source /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/runge_kutta_45.compgen.dataonly.tcl 
Execute     source /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/runge_kutta_45.rtl_wrap.cfg.tcl 
Execute     source /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/runge_kutta_45.compgen.dataonly.tcl 
Execute     get_config_export -format 
Execute     get_config_export -vendor 
Execute     get_config_export -library 
Execute     get_config_export -version 
Execute     get_config_export -ipname 
Execute     get_config_export -taxonomy 
Execute     get_config_export -description 
Execute     get_config_export -display_name 
Execute     source /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/ap_fixed_base.tbgen.tcl 
Execute     source /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/runge_kutta_45_Pipeline_VITIS_LOOP_160_1.tbgen.tcl 
Execute     source /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/runge_kutta_45_Pipeline_VITIS_LOOP_177_2.tbgen.tcl 
Execute     source /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/runge_kutta_45_Pipeline_VITIS_LOOP_180_3.tbgen.tcl 
Execute     source /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/vel_der_Pipeline_VITIS_LOOP_70_1.tbgen.tcl 
Execute     source /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/vel_der_Pipeline_sq_sum_loop.tbgen.tcl 
Execute     source /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/vel_der_Pipeline_sqrt_loop.tbgen.tcl 
Execute     source /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/division.tbgen.tcl 
Execute     source /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/vel_der.tbgen.tcl 
Execute     source /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/ode_fpga_Pipeline_1.tbgen.tcl 
Execute     source /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/ode_fpga_Pipeline_2.tbgen.tcl 
Execute     source /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/ode_fpga.tbgen.tcl 
Execute     source /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/macply.tbgen.tcl 
Execute     source /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/multiply.tbgen.tcl 
Execute     source /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/runge_kutta_45_Pipeline_sq_sum_loop.tbgen.tcl 
Execute     source /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/runge_kutta_45_Pipeline_sqrt_loop.tbgen.tcl 
Execute     source /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/runge_kutta_45_Pipeline_update.tbgen.tcl 
Execute     source /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/runge_kutta_45_Pipeline_last_copy_y.tbgen.tcl 
Execute     source /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/runge_kutta_45_Pipeline_last_copy_t.tbgen.tcl 
Execute     source /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/runge_kutta_45.tbgen.tcl 
Execute     source /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     get_solution -flow_target 
Execute     get_config_rtl -kernel_profile 
Execute     get_config_rtl -kernel_profile 
Execute     get_config_rtl -stall_sig_gen 
Execute     get_config_rtl -profile 
Execute     source /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/runge_kutta_45.constraint.tcl 
Execute     sc_get_clocks runge_kutta_45 
Execute     source /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_export -ip_xdc_file 
Execute     get_config_export -ip_xdc_ooc_file 
Execute     get_config_debug -directory 
Execute     get_config_rtl -deadlock_detection 
Execute     source /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/runge_kutta_45.tbgen.tcl 
Execute     get_config_rtl -module_prefix 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to runge_kutta_45
INFO-FLOW: DBG:PUTS:       copy ip_driver_dir 1_0 /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/driver
Execute     get_config_export -format 
INFO-FLOW: DBG:PUTS:       generate_ip_script #gSsdmPorts=0 g_lang=vlog is_sdaccel=false is_sdsoc=true xo_file=
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/runge_kutta_45.tbgen.tcl 
Execute     source /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/runge_kutta_45.compgen.dataonly.tcl 
Execute     get_config_interface -s_axilite_interrupt_mode 
Execute     source /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/runge_kutta_45.compgen.dataonly.tcl 
Execute     source /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/runge_kutta_45.tbgen.tcl 
Execute     source /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_debug -directory 
INFO-FLOW: DBG:PUTS:       generate_top_info
INFO-FLOW: DBG:PUTS:       prepArgInfo -> loadAnalyze_DB top_module=runge_kutta_45
Execute     source /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/runge_kutta_45.rtl_wrap.cfg.tcl 
Execute     source /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/runge_kutta_45.rtl_wrap.cfg.tcl 
Execute     source /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/runge_kutta_45.rtl_wrap.cfg.tcl 
Execute     source /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/runge_kutta_45.tbgen.tcl 
Execute     source /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/runge_kutta_45.tbgen.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/runge_kutta_45.tbgen.tcl 
Execute     source /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_export -ip_xdc_ooc_file 
Execute     get_config_export -ip_xdc_file 
Execute     source /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/runge_kutta_45.constraint.tcl 
INFO-FLOW: DBG:PUTS:       generate_ipi_example_script
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/runge_kutta_45.constraint.tcl 
Execute     source /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/runge_kutta_45.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs (skipped for debug)
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/global.setting.tcl
Execute     source /opt/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/common.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /opt/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/op.gen 
Execute     source /opt/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /opt/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/interface.gen 
Execute     source /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/.autopilot/db/global.setting.tcl 
Execute     source /opt/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.11 sec.
INFO-FLOW: DBG:PUTS:     IP package: exec /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/impl/ip/pack.sh
INFO-FLOW: DBG:PUTS:     IP package: success /home/davide/Projects/runge_kutta_45/rk45_vitis/solution1/impl/ip/pack.sh
Execute     get_config_export -output 
Execute     send_msg_by_id INFO @200-802@%s rk45_vitis/solution1/impl/export.zip 
INFO: [HLS 200-802] Generated output file rk45_vitis/solution1/impl/export.zip
Command   export_design done; 22.31 sec.
INFO: [HLS 200-111] Finished Command export_design CPU user time: 18.17 seconds. CPU system time: 2.34 seconds. Elapsed time: 22.31 seconds; current allocated memory: 10.906 MB.
Command ap_source done; 25.93 sec.
Execute cleanup_all 
