// Seed: 3893925552
module module_0 #(
    parameter id_16 = 32'd59
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  output wire id_7;
  inout wire id_6;
  input wire id_5;
  output wand id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_4 = 1'b0;
  wire id_9;
  supply0 id_10;
  assign id_10 = 1;
  assign id_10 = -1'h0;
  logic id_11 = -1;
  struct packed {
    logic id_12;
    id_13 id_14;
  } id_15;
  logic _id_16 = -1;
  wire id_17;
  assign id_15.id_14[id_16] = 1;
  parameter id_18 = 1;
endmodule
module module_1 (
    inout  wire  id_0,
    input  wor   id_1,
    output logic id_2,
    input  tri   id_3
    , id_8, id_9,
    input  tri0  id_4,
    input  wand  id_5,
    input  wor   id_6
);
  always_comb begin : LABEL_0
    id_2 <= 1;
  end
  logic [1 'b0 : 1] id_10;
  wire id_11;
  wire id_12;
  ;
  module_0 modCall_1 (
      id_10,
      id_10,
      id_8,
      id_8,
      id_12,
      id_11,
      id_11,
      id_9
  );
endmodule
