<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>DMA_CtrlPktParams_t Struct Reference</title>
<link href="doxygen.css" rel="stylesheet" type="text/css">
<link href="tabs.css" rel="stylesheet" type="text/css">
</head><body>
<table width=100%>
<tr>
  <td bgcolor="black" width="1"><a href="http://www.ti.com"><img border=0 src="../../tilogo.gif"></a></td>
  <td bgcolor="red"><img src="../../titagline.gif"></td>
</tr>
</table>
<!-- Generated by Doxygen 1.8.11 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li class="current"><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="functions.html"><span>Data&#160;Fields</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">DMA_CtrlPktParams_t Struct Reference<div class="ingroups"><a class="el" href="group___d_m_a___d_r_i_v_e_r___e_x_t_e_r_n_a_l___d_a_t_a___s_t_r_u_c_t_u_r_e.html">DMA Driver External Data Structures</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>DMA Channel Control Packet Parameters.  
 <a href="struct_d_m_a___ctrl_pkt_params__t.html#details">More...</a></p>

<p><code>#include &lt;drivers/dma/dma.h&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:ac36e176e6368fe845ab63b100acf1f5d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac36e176e6368fe845ab63b100acf1f5d"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___ctrl_pkt_params__t.html#ac36e176e6368fe845ab63b100acf1f5d">srcAddr</a></td></tr>
<tr class="memdesc:ac36e176e6368fe845ab63b100acf1f5d"><td class="mdescLeft">&#160;</td><td class="mdescRight">initial source address for the transfer <br />
 32-bit physical address <br />
 must be aligned with respect to element size <br />
<br /></td></tr>
<tr class="separator:ac36e176e6368fe845ab63b100acf1f5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6a2cf4fdd12f36760302f7bd4302c968"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6a2cf4fdd12f36760302f7bd4302c968"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___ctrl_pkt_params__t.html#a6a2cf4fdd12f36760302f7bd4302c968">destAddr</a></td></tr>
<tr class="memdesc:a6a2cf4fdd12f36760302f7bd4302c968"><td class="mdescLeft">&#160;</td><td class="mdescRight">initial destination address for the transfer <br />
 32-bit physical address <br />
 must be aligned with respect to element size <br />
<br /></td></tr>
<tr class="separator:a6a2cf4fdd12f36760302f7bd4302c968"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb827a04510c42a44a763d53687dd49d"><td class="memItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___ctrl_pkt_params__t.html#adb827a04510c42a44a763d53687dd49d">frameXferCnt</a></td></tr>
<tr class="memdesc:adb827a04510c42a44a763d53687dd49d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Initial frame transfer count.  <a href="#adb827a04510c42a44a763d53687dd49d">More...</a><br /></td></tr>
<tr class="separator:adb827a04510c42a44a763d53687dd49d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a20f660a0d10a8603af3c3de55f0e592f"><td class="memItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___ctrl_pkt_params__t.html#a20f660a0d10a8603af3c3de55f0e592f">elemXferCnt</a></td></tr>
<tr class="memdesc:a20f660a0d10a8603af3c3de55f0e592f"><td class="mdescLeft">&#160;</td><td class="mdescRight">initial element transfer count  <a href="#a20f660a0d10a8603af3c3de55f0e592f">More...</a><br /></td></tr>
<tr class="separator:a20f660a0d10a8603af3c3de55f0e592f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a284c98e7cf35b91a434a29ee4d2fac60"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___ctrl_pkt_params__t.html#a284c98e7cf35b91a434a29ee4d2fac60">nextChannel</a></td></tr>
<tr class="memdesc:a284c98e7cf35b91a434a29ee4d2fac60"><td class="mdescLeft">&#160;</td><td class="mdescRight">enable channel chaining  <a href="#a284c98e7cf35b91a434a29ee4d2fac60">More...</a><br /></td></tr>
<tr class="separator:a284c98e7cf35b91a434a29ee4d2fac60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9dc7488ae2017a5c6c7ef64d449c678c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9dc7488ae2017a5c6c7ef64d449c678c"></a>
<a class="el" href="group___d_m_a___d_r_i_v_e_r___e_x_t_e_r_n_a_l___d_a_t_a___s_t_r_u_c_t_u_r_e.html#gadcec3a3608a034c9e5c8e80a73a7c970">DMA_ElemSize</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___ctrl_pkt_params__t.html#a9dc7488ae2017a5c6c7ef64d449c678c">srcElemSize</a></td></tr>
<tr class="memdesc:a9dc7488ae2017a5c6c7ef64d449c678c"><td class="mdescLeft">&#160;</td><td class="mdescRight">element size for reading from the source buffer <br />
 Value: see enum DMA_ElemSize <br /></td></tr>
<tr class="separator:a9dc7488ae2017a5c6c7ef64d449c678c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3fb2a81bff146dd0b9d19e839e88f3c1"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3fb2a81bff146dd0b9d19e839e88f3c1"></a>
<a class="el" href="group___d_m_a___d_r_i_v_e_r___e_x_t_e_r_n_a_l___d_a_t_a___s_t_r_u_c_t_u_r_e.html#gadcec3a3608a034c9e5c8e80a73a7c970">DMA_ElemSize</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___ctrl_pkt_params__t.html#a3fb2a81bff146dd0b9d19e839e88f3c1">destElemSize</a></td></tr>
<tr class="memdesc:a3fb2a81bff146dd0b9d19e839e88f3c1"><td class="mdescLeft">&#160;</td><td class="mdescRight">element size for reading from the destination buffer <br />
 Value: see enum DMA_ElemSize <br /></td></tr>
<tr class="separator:a3fb2a81bff146dd0b9d19e839e88f3c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6bc6417d7d0cc6f95d45e4cd2a01af5d"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___ctrl_pkt_params__t.html#a6bc6417d7d0cc6f95d45e4cd2a01af5d">autoInitiation</a></td></tr>
<tr class="memdesc:a6bc6417d7d0cc6f95d45e4cd2a01af5d"><td class="mdescLeft">&#160;</td><td class="mdescRight">enable/disable auto initiation mode <br />
 Value: <br />
 0 - disable <br />
 1 - enable <br />
 When enabled:  <a href="#a6bc6417d7d0cc6f95d45e4cd2a01af5d">More...</a><br /></td></tr>
<tr class="separator:a6bc6417d7d0cc6f95d45e4cd2a01af5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a820b9de35195511e0b9b5b39dfbd83f1"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a820b9de35195511e0b9b5b39dfbd83f1"></a>
<a class="el" href="group___d_m_a___d_r_i_v_e_r___e_x_t_e_r_n_a_l___d_a_t_a___s_t_r_u_c_t_u_r_e.html#ga83dd0dc406a713a1a6584bc5ba51c804">DMA_XferType</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___ctrl_pkt_params__t.html#a820b9de35195511e0b9b5b39dfbd83f1">xferType</a></td></tr>
<tr class="memdesc:a820b9de35195511e0b9b5b39dfbd83f1"><td class="mdescLeft">&#160;</td><td class="mdescRight">transfer type <br />
 Value: see enum DMA_XferType <br /></td></tr>
<tr class="separator:a820b9de35195511e0b9b5b39dfbd83f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a65ad8dde7b6c96fd23c32cd37bfdfda4"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a65ad8dde7b6c96fd23c32cd37bfdfda4"></a>
<a class="el" href="group___d_m_a___d_r_i_v_e_r___e_x_t_e_r_n_a_l___d_a_t_a___s_t_r_u_c_t_u_r_e.html#ga9396823418e91491c24b24c904a57523">DMA_AddrMode</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___ctrl_pkt_params__t.html#a65ad8dde7b6c96fd23c32cd37bfdfda4">srcAddrMode</a></td></tr>
<tr class="memdesc:a65ad8dde7b6c96fd23c32cd37bfdfda4"><td class="mdescLeft">&#160;</td><td class="mdescRight">addressing mode for source address to be followed after each element and frame transfer <br />
 Value: see enum DMA_AddrMode <br /></td></tr>
<tr class="separator:a65ad8dde7b6c96fd23c32cd37bfdfda4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3ec708b589dca01452c438ba2bb30468"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3ec708b589dca01452c438ba2bb30468"></a>
<a class="el" href="group___d_m_a___d_r_i_v_e_r___e_x_t_e_r_n_a_l___d_a_t_a___s_t_r_u_c_t_u_r_e.html#ga9396823418e91491c24b24c904a57523">DMA_AddrMode</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___ctrl_pkt_params__t.html#a3ec708b589dca01452c438ba2bb30468">destAddrMode</a></td></tr>
<tr class="memdesc:a3ec708b589dca01452c438ba2bb30468"><td class="mdescLeft">&#160;</td><td class="mdescRight">addressing mode for source address to be followed after each element and frame transfer <br />
 Value: see enum DMA_AddrMode <br /></td></tr>
<tr class="separator:a3ec708b589dca01452c438ba2bb30468"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a81ea0f7cbb9d7a4cc00c6f2751579bec"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a81ea0f7cbb9d7a4cc00c6f2751579bec"></a>
uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___ctrl_pkt_params__t.html#a81ea0f7cbb9d7a4cc00c6f2751579bec">srcElemIndexOffset</a></td></tr>
<tr class="memdesc:a81ea0f7cbb9d7a4cc00c6f2751579bec"><td class="mdescLeft">&#160;</td><td class="mdescRight">Source address element index. <br />
 13 bit value <br />
 This parameter define the offset to be added to the source address after each element transfer when indexed addressing mode is selected for the source. <br /></td></tr>
<tr class="separator:a81ea0f7cbb9d7a4cc00c6f2751579bec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6ce3555438f3eb917657f2c208e9c4dd"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6ce3555438f3eb917657f2c208e9c4dd"></a>
uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___ctrl_pkt_params__t.html#a6ce3555438f3eb917657f2c208e9c4dd">destElemIndexOffset</a></td></tr>
<tr class="memdesc:a6ce3555438f3eb917657f2c208e9c4dd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Destination address element index. <br />
 13 bit value <br />
 This parameter define the offset to be added to the destination address after each element transfer when indexed addressing mode is selected for the destination. <br /></td></tr>
<tr class="separator:a6ce3555438f3eb917657f2c208e9c4dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a639f6229b2fb951cc50c9b0d9e10b1ba"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a639f6229b2fb951cc50c9b0d9e10b1ba"></a>
uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___ctrl_pkt_params__t.html#a639f6229b2fb951cc50c9b0d9e10b1ba">srcFrameIndexOffset</a></td></tr>
<tr class="memdesc:a639f6229b2fb951cc50c9b0d9e10b1ba"><td class="mdescLeft">&#160;</td><td class="mdescRight">Source address frame index. <br />
 13 bit value <br />
 This parameter define the offset to be added to the source address after element count has reached a value of zero. This is used when indexed addressing mode is selected for the source. <br /></td></tr>
<tr class="separator:a639f6229b2fb951cc50c9b0d9e10b1ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa10b7eb6f239cb69772720603dd5f28f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa10b7eb6f239cb69772720603dd5f28f"></a>
uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___ctrl_pkt_params__t.html#aa10b7eb6f239cb69772720603dd5f28f">destFrameIndexOffset</a></td></tr>
<tr class="memdesc:aa10b7eb6f239cb69772720603dd5f28f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Destination address frame index. <br />
 13 bit value <br />
 This parameter define the offset to be added to the destination address after element count has reached a value of zero. This is used when indexed addressing mode is selected for the destination. <br /></td></tr>
<tr class="separator:aa10b7eb6f239cb69772720603dd5f28f"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>DMA Channel Control Packet Parameters. </p>
<p>DMA Control Packet parameters are used to with the <a class="el" href="group___d_m_a___d_r_i_v_e_r___e_x_t_e_r_n_a_l___f_u_n_c_t_i_o_n.html#gae55ddad30abfd0b727cfcaea2594fb6f" title="Function to set the control packet RAM for a given channel. ">DMA_setChannelParams()</a> call. </p>
</div><h2 class="groupheader">Field Documentation</h2>
<a class="anchor" id="a6bc6417d7d0cc6f95d45e4cd2a01af5d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t DMA_CtrlPktParams_t::autoInitiation</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>enable/disable auto initiation mode <br />
 Value: <br />
 0 - disable <br />
 1 - enable <br />
 When enabled: </p>
<ul>
<li>S/W triggered channel restarts the transfer automatically after one completed block transfer</li>
<li>H/W triggered channel needs to be re-triggered by H/W each time after a block is complete even if this mode is enabled </li>
</ul>

</div>
</div>
<a class="anchor" id="a20f660a0d10a8603af3c3de55f0e592f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t DMA_CtrlPktParams_t::elemXferCnt</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>initial element transfer count </p>
<ul>
<li>13 bits value</li>
<li>for a valid transfer, minimum value should be 1</li>
<li>a value of 0 results in total transfer count of 0 and no DMA transaction is triggered</li>
<li>'elemXferCnt' worth of transfers is equal to one frame transfer Total transfer count: (source element size) * (element transfer count) * (frame tranfer count) </li>
</ul>

</div>
</div>
<a class="anchor" id="adb827a04510c42a44a763d53687dd49d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t DMA_CtrlPktParams_t::frameXferCnt</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Initial frame transfer count. </p>
<ul>
<li>13 bits value</li>
<li>for a valid transfer, minimum value should be 1</li>
<li>a value of 0 results in total transfer count of 0 and no DMA transaction is triggered</li>
<li>'frameXferCnt' worth of transfers is equal to one block transfer Total transfer count: (source element size) * (element transfer count) * (frame tranfer count) </li>
</ul>

</div>
</div>
<a class="anchor" id="a284c98e7cf35b91a434a29ee4d2fac60"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t DMA_CtrlPktParams_t::nextChannel</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>enable channel chaining </p>
<ul>
<li>specify the next channel whose control packet to be triggered after current channel's programmed number of frames (i.e. 1 block transfer) is complete.</li>
<li>to enable chaining: specify valid channel number i.e. 0 to max number of channels supported by the device</li>
<li>to disable chaninng: specify DMA_CHANNEL_NONE NOTE: If channel chain is needed for a transfer, then this field must be set before DMA transfer is initiated </li>
</ul>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>drivers/dma/<a class="el" href="dma_8h.html">dma.h</a></li>
</ul>
</div><!-- contents -->
<hr size="1"><small>
Copyright  2018, Texas Instruments Incorporated</small>
</body>
</html>
