* c:\fossee\esim\library\subcircuitlibrary\74hc85\74hc85.cir

* u5  net-_u11-pad1_ net-_u2-pad10_ net-_u27-pad1_ d_xor
* u6  net-_u12-pad1_ net-_u2-pad12_ net-_u27-pad2_ d_xor
* u3  net-_u13-pad1_ net-_u2-pad14_ net-_u28-pad1_ d_xor
* u4  net-_u14-pad1_ net-_u10-pad1_ net-_u28-pad2_ d_xor
* u2  net-_u1-pad8_ net-_u1-pad7_ net-_u1-pad6_ net-_u1-pad5_ net-_u1-pad4_ net-_u1-pad3_ net-_u1-pad2_ net-_u1-pad1_ net-_u11-pad1_ net-_u2-pad10_ net-_u12-pad1_ net-_u2-pad12_ net-_u13-pad1_ net-_u2-pad14_ net-_u14-pad1_ net-_u10-pad1_ adc_bridge_8
* u15  net-_u11-pad1_ net-_u15-pad2_ net-_u15-pad3_ d_and
* u16  net-_u12-pad1_ net-_u16-pad2_ net-_u16-pad3_ d_and
* u17  net-_u13-pad1_ net-_u17-pad2_ net-_u17-pad3_ d_and
* u21  net-_u2-pad10_ net-_u11-pad2_ net-_u21-pad3_ d_and
* u22  net-_u2-pad12_ net-_u12-pad2_ net-_u22-pad3_ d_and
* u23  net-_u2-pad14_ net-_u13-pad2_ net-_u23-pad3_ d_and
* u18  net-_u18-pad1_ net-_u18-pad2_ net-_u18-pad3_ d_and
* u19  net-_u14-pad1_ net-_u10-pad2_ net-_u19-pad3_ d_and
* u20  net-_u18-pad1_ net-_u18-pad2_ net-_u20-pad3_ d_and
* u29  net-_u16-pad3_ net-_u18-pad1_ net-_u29-pad3_ d_and
* u30  net-_u17-pad3_ net-_u18-pad3_ net-_u30-pad3_ d_and
* u31  net-_u19-pad3_ net-_u20-pad3_ net-_u31-pad3_ d_and
* u24  net-_u18-pad1_ net-_u18-pad2_ net-_u24-pad3_ d_and
* u25  net-_u10-pad1_ net-_u14-pad2_ net-_u25-pad3_ d_and
* u26  net-_u18-pad1_ net-_u18-pad2_ net-_u26-pad3_ d_and
* u33  net-_u25-pad3_ net-_u26-pad3_ net-_u33-pad3_ d_and
* u32  net-_u23-pad3_ net-_u24-pad3_ net-_u32-pad3_ d_and
* u34  net-_u22-pad3_ net-_u18-pad1_ net-_u34-pad3_ d_and
* u7  net-_u2-pad10_ net-_u15-pad2_ d_inverter
* u8  net-_u2-pad12_ net-_u16-pad2_ d_inverter
* u9  net-_u2-pad14_ net-_u17-pad2_ d_inverter
* u10  net-_u10-pad1_ net-_u10-pad2_ d_inverter
* u11  net-_u11-pad1_ net-_u11-pad2_ d_inverter
* u12  net-_u12-pad1_ net-_u12-pad2_ d_inverter
* u13  net-_u13-pad1_ net-_u13-pad2_ d_inverter
* u14  net-_u14-pad1_ net-_u14-pad2_ d_inverter
* u35  net-_u15-pad3_ net-_u29-pad3_ net-_u35-pad3_ d_or
* u42  net-_u35-pad3_ net-_u38-pad3_ net-_u42-pad3_ d_or
* u36  net-_u31-pad3_ net-_u36-pad2_ net-_u36-pad3_ d_and
* u38  net-_u30-pad3_ net-_u36-pad3_ net-_u38-pad3_ d_or
* u40  net-_u21-pad3_ net-_u34-pad3_ net-_u40-pad3_ d_or
* u37  net-_u33-pad3_ net-_u36-pad2_ net-_u37-pad3_ d_and
* u41  net-_u32-pad3_ net-_u37-pad3_ net-_u41-pad3_ d_or
* u43  net-_u40-pad3_ net-_u41-pad3_ net-_u43-pad3_ d_or
* u27  net-_u27-pad1_ net-_u27-pad2_ net-_u27-pad3_ d_and
* u28  net-_u28-pad1_ net-_u28-pad2_ net-_u28-pad3_ d_and
* u39  net-_u27-pad3_ net-_u28-pad3_ net-_u39-pad3_ d_and
* u44  net-_u42-pad3_ net-_u39-pad3_ net-_u43-pad3_ net-_u1-pad9_ net-_u1-pad10_ net-_u1-pad11_ dac_bridge_3
* u1  net-_u1-pad1_ net-_u1-pad2_ net-_u1-pad3_ net-_u1-pad4_ net-_u1-pad5_ net-_u1-pad6_ net-_u1-pad7_ net-_u1-pad8_ net-_u1-pad9_ net-_u1-pad10_ net-_u1-pad11_ ? port
a1 [net-_u11-pad1_ net-_u2-pad10_ ] net-_u27-pad1_ u5
a2 [net-_u12-pad1_ net-_u2-pad12_ ] net-_u27-pad2_ u6
a3 [net-_u13-pad1_ net-_u2-pad14_ ] net-_u28-pad1_ u3
a4 [net-_u14-pad1_ net-_u10-pad1_ ] net-_u28-pad2_ u4
a5 [net-_u1-pad8_ net-_u1-pad7_ net-_u1-pad6_ net-_u1-pad5_ net-_u1-pad4_ net-_u1-pad3_ net-_u1-pad2_ net-_u1-pad1_ ] [net-_u11-pad1_ net-_u2-pad10_ net-_u12-pad1_ net-_u2-pad12_ net-_u13-pad1_ net-_u2-pad14_ net-_u14-pad1_ net-_u10-pad1_ ] u2
a6 [net-_u11-pad1_ net-_u15-pad2_ ] net-_u15-pad3_ u15
a7 [net-_u12-pad1_ net-_u16-pad2_ ] net-_u16-pad3_ u16
a8 [net-_u13-pad1_ net-_u17-pad2_ ] net-_u17-pad3_ u17
a9 [net-_u2-pad10_ net-_u11-pad2_ ] net-_u21-pad3_ u21
a10 [net-_u2-pad12_ net-_u12-pad2_ ] net-_u22-pad3_ u22
a11 [net-_u2-pad14_ net-_u13-pad2_ ] net-_u23-pad3_ u23
a12 [net-_u18-pad1_ net-_u18-pad2_ ] net-_u18-pad3_ u18
a13 [net-_u14-pad1_ net-_u10-pad2_ ] net-_u19-pad3_ u19
a14 [net-_u18-pad1_ net-_u18-pad2_ ] net-_u20-pad3_ u20
a15 [net-_u16-pad3_ net-_u18-pad1_ ] net-_u29-pad3_ u29
a16 [net-_u17-pad3_ net-_u18-pad3_ ] net-_u30-pad3_ u30
a17 [net-_u19-pad3_ net-_u20-pad3_ ] net-_u31-pad3_ u31
a18 [net-_u18-pad1_ net-_u18-pad2_ ] net-_u24-pad3_ u24
a19 [net-_u10-pad1_ net-_u14-pad2_ ] net-_u25-pad3_ u25
a20 [net-_u18-pad1_ net-_u18-pad2_ ] net-_u26-pad3_ u26
a21 [net-_u25-pad3_ net-_u26-pad3_ ] net-_u33-pad3_ u33
a22 [net-_u23-pad3_ net-_u24-pad3_ ] net-_u32-pad3_ u32
a23 [net-_u22-pad3_ net-_u18-pad1_ ] net-_u34-pad3_ u34
a24 net-_u2-pad10_ net-_u15-pad2_ u7
a25 net-_u2-pad12_ net-_u16-pad2_ u8
a26 net-_u2-pad14_ net-_u17-pad2_ u9
a27 net-_u10-pad1_ net-_u10-pad2_ u10
a28 net-_u11-pad1_ net-_u11-pad2_ u11
a29 net-_u12-pad1_ net-_u12-pad2_ u12
a30 net-_u13-pad1_ net-_u13-pad2_ u13
a31 net-_u14-pad1_ net-_u14-pad2_ u14
a32 [net-_u15-pad3_ net-_u29-pad3_ ] net-_u35-pad3_ u35
a33 [net-_u35-pad3_ net-_u38-pad3_ ] net-_u42-pad3_ u42
a34 [net-_u31-pad3_ net-_u36-pad2_ ] net-_u36-pad3_ u36
a35 [net-_u30-pad3_ net-_u36-pad3_ ] net-_u38-pad3_ u38
a36 [net-_u21-pad3_ net-_u34-pad3_ ] net-_u40-pad3_ u40
a37 [net-_u33-pad3_ net-_u36-pad2_ ] net-_u37-pad3_ u37
a38 [net-_u32-pad3_ net-_u37-pad3_ ] net-_u41-pad3_ u41
a39 [net-_u40-pad3_ net-_u41-pad3_ ] net-_u43-pad3_ u43
a40 [net-_u27-pad1_ net-_u27-pad2_ ] net-_u27-pad3_ u27
a41 [net-_u28-pad1_ net-_u28-pad2_ ] net-_u28-pad3_ u28
a42 [net-_u27-pad3_ net-_u28-pad3_ ] net-_u39-pad3_ u39
a43 [net-_u42-pad3_ net-_u39-pad3_ net-_u43-pad3_ ] [net-_u1-pad9_ net-_u1-pad10_ net-_u1-pad11_ ] u44
* Schematic Name:                             d_xor, NgSpice Name: d_xor
.model u5 d_xor(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
* Schematic Name:                             d_xor, NgSpice Name: d_xor
.model u6 d_xor(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
* Schematic Name:                             d_xor, NgSpice Name: d_xor
.model u3 d_xor(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
* Schematic Name:                             d_xor, NgSpice Name: d_xor
.model u4 d_xor(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
* Schematic Name:                             adc_bridge_8, NgSpice Name: adc_bridge
.model u2 adc_bridge(in_low=1.0 in_high=2.0 rise_delay=1.0e-9 fall_delay=1.0e-9 ) 
* Schematic Name:                             d_and, NgSpice Name: d_and
.model u15 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
* Schematic Name:                             d_and, NgSpice Name: d_and
.model u16 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
* Schematic Name:                             d_and, NgSpice Name: d_and
.model u17 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
* Schematic Name:                             d_and, NgSpice Name: d_and
.model u21 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
* Schematic Name:                             d_and, NgSpice Name: d_and
.model u22 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
* Schematic Name:                             d_and, NgSpice Name: d_and
.model u23 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
* Schematic Name:                             d_and, NgSpice Name: d_and
.model u18 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
* Schematic Name:                             d_and, NgSpice Name: d_and
.model u19 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
* Schematic Name:                             d_and, NgSpice Name: d_and
.model u20 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
* Schematic Name:                             d_and, NgSpice Name: d_and
.model u29 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
* Schematic Name:                             d_and, NgSpice Name: d_and
.model u30 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
* Schematic Name:                             d_and, NgSpice Name: d_and
.model u31 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
* Schematic Name:                             d_and, NgSpice Name: d_and
.model u24 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
* Schematic Name:                             d_and, NgSpice Name: d_and
.model u25 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
* Schematic Name:                             d_and, NgSpice Name: d_and
.model u26 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
* Schematic Name:                             d_and, NgSpice Name: d_and
.model u33 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
* Schematic Name:                             d_and, NgSpice Name: d_and
.model u32 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
* Schematic Name:                             d_and, NgSpice Name: d_and
.model u34 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
* Schematic Name:                             d_inverter, NgSpice Name: d_inverter
.model u7 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
* Schematic Name:                             d_inverter, NgSpice Name: d_inverter
.model u8 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
* Schematic Name:                             d_inverter, NgSpice Name: d_inverter
.model u9 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
* Schematic Name:                             d_inverter, NgSpice Name: d_inverter
.model u10 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
* Schematic Name:                             d_inverter, NgSpice Name: d_inverter
.model u11 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
* Schematic Name:                             d_inverter, NgSpice Name: d_inverter
.model u12 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
* Schematic Name:                             d_inverter, NgSpice Name: d_inverter
.model u13 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
* Schematic Name:                             d_inverter, NgSpice Name: d_inverter
.model u14 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
* Schematic Name:                             d_or, NgSpice Name: d_or
.model u35 d_or(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
* Schematic Name:                             d_or, NgSpice Name: d_or
.model u42 d_or(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
* Schematic Name:                             d_and, NgSpice Name: d_and
.model u36 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
* Schematic Name:                             d_or, NgSpice Name: d_or
.model u38 d_or(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
* Schematic Name:                             d_or, NgSpice Name: d_or
.model u40 d_or(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
* Schematic Name:                             d_and, NgSpice Name: d_and
.model u37 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
* Schematic Name:                             d_or, NgSpice Name: d_or
.model u41 d_or(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
* Schematic Name:                             d_or, NgSpice Name: d_or
.model u43 d_or(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
* Schematic Name:                             d_and, NgSpice Name: d_and
.model u27 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
* Schematic Name:                             d_and, NgSpice Name: d_and
.model u28 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
* Schematic Name:                             d_and, NgSpice Name: d_and
.model u39 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
* Schematic Name:                             dac_bridge_3, NgSpice Name: dac_bridge
.model u44 dac_bridge(out_low=0.0 out_high=5.0 out_undef=0.5 input_load=1.0e-12 t_rise=1.0e-9 t_fall=1.0e-9 ) 
.tran 0e-00 0e-00 0e-00

* Control Statements 
.control
run
print allv > plot_data_v.txt
print alli > plot_data_i.txt
.endc
.end
