vendor_name = ModelSim
source_file = 1, C:/Users/Frank-Desktop/Documents/MIPS32_verilog/WB_MemtoReg_Mux.v
source_file = 1, C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS32.v
source_file = 1, C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS_Top.v
source_file = 1, C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MEM_WB_Pipeline_Stage.v
source_file = 1, C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MEM_Data_Memory.v
source_file = 1, C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MEM_Branch_AND.v
source_file = 1, C:/Users/Frank-Desktop/Documents/MIPS32_verilog/IF_PC_Reg.v
source_file = 1, C:/Users/Frank-Desktop/Documents/MIPS32_verilog/IF_PC_Mux.v
source_file = 1, C:/Users/Frank-Desktop/Documents/MIPS32_verilog/IF_PC_Add.v
source_file = 1, C:/Users/Frank-Desktop/Documents/MIPS32_verilog/IF_Instruction_Memory.v
source_file = 1, C:/Users/Frank-Desktop/Documents/MIPS32_verilog/IF_ID_Pipeline_Stage.v
source_file = 1, C:/Users/Frank-Desktop/Documents/MIPS32_verilog/ID_Sign_Extension.v
source_file = 1, C:/Users/Frank-Desktop/Documents/MIPS32_verilog/ID_Registers.v
source_file = 1, C:/Users/Frank-Desktop/Documents/MIPS32_verilog/ID_EX_Pipeline_Stage.v
source_file = 1, C:/Users/Frank-Desktop/Documents/MIPS32_verilog/ID_Control.v
source_file = 1, C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_Shift_Left_2.v
source_file = 1, C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_PC_Add.v
source_file = 1, C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_MEM_Pipeline_Stage.v
source_file = 1, C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_Dest_Mux.v
source_file = 1, C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU_Mux.v
source_file = 1, C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU_Control.v
source_file = 1, C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v
source_file = 1, C:/Users/Frank-Desktop/Documents/MIPS32_verilog/register_file.list
source_file = 1, C:/Users/Frank-Desktop/Documents/MIPS32_verilog/instruction_memory.list
source_file = 1, C:/Users/Frank-Desktop/Documents/MIPS32_verilog/data_memory.list
source_file = 1, C:/Users/Frank-Desktop/Documents/MIPS32_verilog/IF_testing.vwf
source_file = 1, C:/Users/Frank-Desktop/Documents/MIPS32_verilog/IF_ID_testing.vwf
source_file = 1, C:/Users/Frank-Desktop/Documents/MIPS32_verilog/db/MIPS32.cbx.xml
source_file = 1, d:/altera/12.0/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, d:/altera/12.0/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, d:/altera/12.0/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, d:/altera/12.0/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, d:/altera/12.0/quartus/libraries/megafunctions/aglobal120.inc
source_file = 1, d:/altera/12.0/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, d:/altera/12.0/quartus/libraries/megafunctions/altrom.inc
source_file = 1, d:/altera/12.0/quartus/libraries/megafunctions/altram.inc
source_file = 1, d:/altera/12.0/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, d:/altera/12.0/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/Users/Frank-Desktop/Documents/MIPS32_verilog/db/altsyncram_ovh1.tdf
source_file = 1, C:/Users/Frank-Desktop/Documents/MIPS32_verilog/db/altsyncram_ril1.tdf
source_file = 1, C:/Users/Frank-Desktop/Documents/MIPS32_verilog/db/mips32.ram0_id_registers_ada8f4a0.hdl.mif
source_file = 1, C:/Users/Frank-Desktop/Documents/MIPS32_verilog/db/altsyncram_e381.tdf
source_file = 1, C:/Users/Frank-Desktop/Documents/MIPS32_verilog/db/mips32.ram0_if_instruction_memory_5cd28467.hdl.mif
design_name = MIPS32
instance = comp, \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a0 , ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a0, MIPS32, 1
instance = comp, \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a0 , ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a0, MIPS32, 1
instance = comp, \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a3 , ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a3, MIPS32, 1
instance = comp, \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a3 , ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a3, MIPS32, 1
instance = comp, \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a0 , IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a0, MIPS32, 1
instance = comp, \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a3 , IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a3, MIPS32, 1
instance = comp, \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[4] , ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[4], MIPS32, 1
instance = comp, \ID_EX_Pipeline_Stage|Read_Data_2_EX[2] , ID_EX_Pipeline_Stage|Read_Data_2_EX[2], MIPS32, 1
instance = comp, \EX_ALU_Mux|ALU_Data_2_EX[2]~0 , EX_ALU_Mux|ALU_Data_2_EX[2]~0, MIPS32, 1
instance = comp, \EX_ALU|Add0~1 , EX_ALU|Add0~1, MIPS32, 1
instance = comp, \ID_EX_Pipeline_Stage|Read_Data_2_EX[1] , ID_EX_Pipeline_Stage|Read_Data_2_EX[1], MIPS32, 1
instance = comp, \EX_ALU_Mux|ALU_Data_2_EX[1]~1 , EX_ALU_Mux|ALU_Data_2_EX[1]~1, MIPS32, 1
instance = comp, \EX_ALU_Control|ALU_Control_EX[2]~3 , EX_ALU_Control|ALU_Control_EX[2]~3, MIPS32, 1
instance = comp, \ID_EX_Pipeline_Stage|Read_Data_2_EX[20] , ID_EX_Pipeline_Stage|Read_Data_2_EX[20], MIPS32, 1
instance = comp, \EX_ALU_Mux|ALU_Data_2_EX[20]~3 , EX_ALU_Mux|ALU_Data_2_EX[20]~3, MIPS32, 1
instance = comp, \EX_ALU|Add0~12 , EX_ALU|Add0~12, MIPS32, 1
instance = comp, \ID_EX_Pipeline_Stage|Read_Data_1_EX[19] , ID_EX_Pipeline_Stage|Read_Data_1_EX[19], MIPS32, 1
instance = comp, \EX_ALU|Add0~14 , EX_ALU|Add0~14, MIPS32, 1
instance = comp, \ID_EX_Pipeline_Stage|Read_Data_1_EX[17] , ID_EX_Pipeline_Stage|Read_Data_1_EX[17], MIPS32, 1
instance = comp, \ID_EX_Pipeline_Stage|Read_Data_1_EX[16] , ID_EX_Pipeline_Stage|Read_Data_1_EX[16], MIPS32, 1
instance = comp, \ID_EX_Pipeline_Stage|Read_Data_2_EX[15] , ID_EX_Pipeline_Stage|Read_Data_2_EX[15], MIPS32, 1
instance = comp, \ID_EX_Pipeline_Stage|Read_Data_2_EX[14] , ID_EX_Pipeline_Stage|Read_Data_2_EX[14], MIPS32, 1
instance = comp, \EX_ALU_Mux|ALU_Data_2_EX[14]~9 , EX_ALU_Mux|ALU_Data_2_EX[14]~9, MIPS32, 1
instance = comp, \EX_ALU|Add0~18 , EX_ALU|Add0~18, MIPS32, 1
instance = comp, \ID_EX_Pipeline_Stage|Read_Data_2_EX[13] , ID_EX_Pipeline_Stage|Read_Data_2_EX[13], MIPS32, 1
instance = comp, \EX_ALU_Mux|ALU_Data_2_EX[13]~10 , EX_ALU_Mux|ALU_Data_2_EX[13]~10, MIPS32, 1
instance = comp, \EX_ALU|Add0~19 , EX_ALU|Add0~19, MIPS32, 1
instance = comp, \ID_EX_Pipeline_Stage|Read_Data_2_EX[12] , ID_EX_Pipeline_Stage|Read_Data_2_EX[12], MIPS32, 1
instance = comp, \EX_ALU_Mux|ALU_Data_2_EX[12]~11 , EX_ALU_Mux|ALU_Data_2_EX[12]~11, MIPS32, 1
instance = comp, \EX_ALU|Add0~20 , EX_ALU|Add0~20, MIPS32, 1
instance = comp, \ID_EX_Pipeline_Stage|Instruction_EX[11] , ID_EX_Pipeline_Stage|Instruction_EX[11], MIPS32, 1
instance = comp, \ID_EX_Pipeline_Stage|Read_Data_1_EX[11] , ID_EX_Pipeline_Stage|Read_Data_1_EX[11], MIPS32, 1
instance = comp, \ID_EX_Pipeline_Stage|Read_Data_1_EX[10] , ID_EX_Pipeline_Stage|Read_Data_1_EX[10], MIPS32, 1
instance = comp, \EX_ALU|Add0~23 , EX_ALU|Add0~23, MIPS32, 1
instance = comp, \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[8] , ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[8], MIPS32, 1
instance = comp, \ID_EX_Pipeline_Stage|Read_Data_2_EX[8] , ID_EX_Pipeline_Stage|Read_Data_2_EX[8], MIPS32, 1
instance = comp, \EX_ALU_Mux|ALU_Data_2_EX[8]~15 , EX_ALU_Mux|ALU_Data_2_EX[8]~15, MIPS32, 1
instance = comp, \EX_ALU|Add0~24 , EX_ALU|Add0~24, MIPS32, 1
instance = comp, \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[7] , ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[7], MIPS32, 1
instance = comp, \ID_EX_Pipeline_Stage|Read_Data_2_EX[7] , ID_EX_Pipeline_Stage|Read_Data_2_EX[7], MIPS32, 1
instance = comp, \EX_ALU_Mux|ALU_Data_2_EX[7]~16 , EX_ALU_Mux|ALU_Data_2_EX[7]~16, MIPS32, 1
instance = comp, \EX_ALU|Add0~25 , EX_ALU|Add0~25, MIPS32, 1
instance = comp, \ID_EX_Pipeline_Stage|Read_Data_1_EX[6] , ID_EX_Pipeline_Stage|Read_Data_1_EX[6], MIPS32, 1
instance = comp, \ID_EX_Pipeline_Stage|Read_Data_1_EX[4] , ID_EX_Pipeline_Stage|Read_Data_1_EX[4], MIPS32, 1
instance = comp, \EX_ALU|Add0~29 , EX_ALU|Add0~29, MIPS32, 1
instance = comp, \EX_ALU|Add0~66 , EX_ALU|Add0~66, MIPS32, 1
instance = comp, \ID_EX_Pipeline_Stage|Read_Data_2_EX[21] , ID_EX_Pipeline_Stage|Read_Data_2_EX[21], MIPS32, 1
instance = comp, \ID_EX_Pipeline_Stage|Read_Data_1_EX[21] , ID_EX_Pipeline_Stage|Read_Data_1_EX[21], MIPS32, 1
instance = comp, \EX_ALU_Control|ALU_Control_EX[2]~5 , EX_ALU_Control|ALU_Control_EX[2]~5, MIPS32, 1
instance = comp, \EX_ALU|Add0~72 , EX_ALU|Add0~72, MIPS32, 1
instance = comp, \ID_EX_Pipeline_Stage|Read_Data_2_EX[28] , ID_EX_Pipeline_Stage|Read_Data_2_EX[28], MIPS32, 1
instance = comp, \EX_ALU_Mux|ALU_Data_2_EX[28]~25 , EX_ALU_Mux|ALU_Data_2_EX[28]~25, MIPS32, 1
instance = comp, \EX_ALU|Add0~78 , EX_ALU|Add0~78, MIPS32, 1
instance = comp, \ID_EX_Pipeline_Stage|Read_Data_1_EX[27] , ID_EX_Pipeline_Stage|Read_Data_1_EX[27], MIPS32, 1
instance = comp, \ID_EX_Pipeline_Stage|Read_Data_2_EX[26] , ID_EX_Pipeline_Stage|Read_Data_2_EX[26], MIPS32, 1
instance = comp, \EX_ALU_Mux|ALU_Data_2_EX[26]~27 , EX_ALU_Mux|ALU_Data_2_EX[26]~27, MIPS32, 1
instance = comp, \EX_ALU|Add0~80 , EX_ALU|Add0~80, MIPS32, 1
instance = comp, \ID_EX_Pipeline_Stage|Read_Data_2_EX[25] , ID_EX_Pipeline_Stage|Read_Data_2_EX[25], MIPS32, 1
instance = comp, \EX_ALU_Mux|ALU_Data_2_EX[25]~28 , EX_ALU_Mux|ALU_Data_2_EX[25]~28, MIPS32, 1
instance = comp, \ID_EX_Pipeline_Stage|Read_Data_2_EX[29] , ID_EX_Pipeline_Stage|Read_Data_2_EX[29], MIPS32, 1
instance = comp, \EX_ALU|Add0~90 , EX_ALU|Add0~90, MIPS32, 1
instance = comp, \ID_EX_Pipeline_Stage|Read_Data_2_EX[30] , ID_EX_Pipeline_Stage|Read_Data_2_EX[30], MIPS32, 1
instance = comp, \EX_ALU|Add0~93 , EX_ALU|Add0~93, MIPS32, 1
instance = comp, \EX_ALU|Equal0~2 , EX_ALU|Equal0~2, MIPS32, 1
instance = comp, \EX_ALU|Equal0~3 , EX_ALU|Equal0~3, MIPS32, 1
instance = comp, \EX_ALU|Equal0~7 , EX_ALU|Equal0~7, MIPS32, 1
instance = comp, \EX_ALU|WideOr1~0 , EX_ALU|WideOr1~0, MIPS32, 1
instance = comp, \EX_ALU|WideOr1~1 , EX_ALU|WideOr1~1, MIPS32, 1
instance = comp, \EX_ALU|WideOr1~2 , EX_ALU|WideOr1~2, MIPS32, 1
instance = comp, \EX_ALU|WideOr1~3 , EX_ALU|WideOr1~3, MIPS32, 1
instance = comp, \EX_ALU|WideOr1~4 , EX_ALU|WideOr1~4, MIPS32, 1
instance = comp, \EX_ALU|WideOr1~5 , EX_ALU|WideOr1~5, MIPS32, 1
instance = comp, \EX_ALU|WideOr1~6 , EX_ALU|WideOr1~6, MIPS32, 1
instance = comp, \EX_ALU|WideOr1~7 , EX_ALU|WideOr1~7, MIPS32, 1
instance = comp, \EX_ALU|WideOr1~8 , EX_ALU|WideOr1~8, MIPS32, 1
instance = comp, \EX_ALU|WideOr1~9 , EX_ALU|WideOr1~9, MIPS32, 1
instance = comp, \EX_ALU|WideOr1 , EX_ALU|WideOr1, MIPS32, 1
instance = comp, \EX_ALU|WideOr0~0 , EX_ALU|WideOr0~0, MIPS32, 1
instance = comp, \EX_ALU|WideOr0~1 , EX_ALU|WideOr0~1, MIPS32, 1
instance = comp, \EX_ALU|WideOr0~2 , EX_ALU|WideOr0~2, MIPS32, 1
instance = comp, \EX_ALU|WideOr0~3 , EX_ALU|WideOr0~3, MIPS32, 1
instance = comp, \EX_ALU|WideOr0~4 , EX_ALU|WideOr0~4, MIPS32, 1
instance = comp, \EX_ALU|WideOr0~5 , EX_ALU|WideOr0~5, MIPS32, 1
instance = comp, \EX_ALU|WideOr0~6 , EX_ALU|WideOr0~6, MIPS32, 1
instance = comp, \EX_ALU|WideOr0~7 , EX_ALU|WideOr0~7, MIPS32, 1
instance = comp, \EX_ALU|WideOr0~8 , EX_ALU|WideOr0~8, MIPS32, 1
instance = comp, \EX_ALU|WideOr0~9 , EX_ALU|WideOr0~9, MIPS32, 1
instance = comp, \EX_ALU|WideOr0 , EX_ALU|WideOr0, MIPS32, 1
instance = comp, \EX_ALU_Control|ALU_Control_EX[0]~6 , EX_ALU_Control|ALU_Control_EX[0]~6, MIPS32, 1
instance = comp, \EX_ALU|Mux31~0 , EX_ALU|Mux31~0, MIPS32, 1
instance = comp, \ID_EX_Pipeline_Stage|Instruction_EX[17] , ID_EX_Pipeline_Stage|Instruction_EX[17], MIPS32, 1
instance = comp, \ID_EX_Pipeline_Stage|Instruction_EX[18] , ID_EX_Pipeline_Stage|Instruction_EX[18], MIPS32, 1
instance = comp, \ID_Control|RegWrite_ID~3 , ID_Control|RegWrite_ID~3, MIPS32, 1
instance = comp, \IF_ID_Pipeline_Stage|Instruction_ID[4] , IF_ID_Pipeline_Stage|Instruction_ID[4], MIPS32, 1
instance = comp, \IF_ID_Pipeline_Stage|Instruction_ID[17] , IF_ID_Pipeline_Stage|Instruction_ID[17], MIPS32, 1
instance = comp, \ID_Registers|Read_Data_2_ID[2]~0 , ID_Registers|Read_Data_2_ID[2]~0, MIPS32, 1
instance = comp, \IF_ID_Pipeline_Stage|Instruction_ID[21] , IF_ID_Pipeline_Stage|Instruction_ID[21], MIPS32, 1
instance = comp, \ID_Registers|Read_Data_2_ID[1]~1 , ID_Registers|Read_Data_2_ID[1]~1, MIPS32, 1
instance = comp, \ID_Registers|Read_Data_2_ID[20]~3 , ID_Registers|Read_Data_2_ID[20]~3, MIPS32, 1
instance = comp, \ID_Registers|Read_Data_1_ID[19]~4 , ID_Registers|Read_Data_1_ID[19]~4, MIPS32, 1
instance = comp, \ID_Registers|Read_Data_1_ID[17]~6 , ID_Registers|Read_Data_1_ID[17]~6, MIPS32, 1
instance = comp, \ID_Registers|Read_Data_1_ID[16]~7 , ID_Registers|Read_Data_1_ID[16]~7, MIPS32, 1
instance = comp, \ID_Registers|Read_Data_2_ID[15]~8 , ID_Registers|Read_Data_2_ID[15]~8, MIPS32, 1
instance = comp, \ID_Registers|Read_Data_2_ID[14]~9 , ID_Registers|Read_Data_2_ID[14]~9, MIPS32, 1
instance = comp, \ID_Registers|Read_Data_2_ID[13]~10 , ID_Registers|Read_Data_2_ID[13]~10, MIPS32, 1
instance = comp, \ID_Registers|Read_Data_2_ID[12]~11 , ID_Registers|Read_Data_2_ID[12]~11, MIPS32, 1
instance = comp, \IF_ID_Pipeline_Stage|Instruction_ID[11] , IF_ID_Pipeline_Stage|Instruction_ID[11], MIPS32, 1
instance = comp, \ID_Registers|Read_Data_1_ID[11]~12 , ID_Registers|Read_Data_1_ID[11]~12, MIPS32, 1
instance = comp, \ID_Registers|Read_Data_1_ID[10]~13 , ID_Registers|Read_Data_1_ID[10]~13, MIPS32, 1
instance = comp, \IF_ID_Pipeline_Stage|Instruction_ID[8] , IF_ID_Pipeline_Stage|Instruction_ID[8], MIPS32, 1
instance = comp, \ID_Registers|Read_Data_2_ID[8]~15 , ID_Registers|Read_Data_2_ID[8]~15, MIPS32, 1
instance = comp, \IF_ID_Pipeline_Stage|Instruction_ID[7] , IF_ID_Pipeline_Stage|Instruction_ID[7], MIPS32, 1
instance = comp, \ID_Registers|Read_Data_2_ID[7]~16 , ID_Registers|Read_Data_2_ID[7]~16, MIPS32, 1
instance = comp, \ID_Registers|Read_Data_1_ID[6]~17 , ID_Registers|Read_Data_1_ID[6]~17, MIPS32, 1
instance = comp, \ID_Registers|Read_Data_1_ID[4]~19 , ID_Registers|Read_Data_1_ID[4]~19, MIPS32, 1
instance = comp, \ID_Registers|Read_Data_2_ID[21]~22 , ID_Registers|Read_Data_2_ID[21]~22, MIPS32, 1
instance = comp, \ID_Registers|Read_Data_1_ID[21]~22 , ID_Registers|Read_Data_1_ID[21]~22, MIPS32, 1
instance = comp, \ID_Registers|Read_Data_2_ID[28]~25 , ID_Registers|Read_Data_2_ID[28]~25, MIPS32, 1
instance = comp, \ID_Registers|Read_Data_1_ID[27]~26 , ID_Registers|Read_Data_1_ID[27]~26, MIPS32, 1
instance = comp, \ID_Registers|Read_Data_2_ID[26]~27 , ID_Registers|Read_Data_2_ID[26]~27, MIPS32, 1
instance = comp, \ID_Registers|Read_Data_2_ID[25]~28 , ID_Registers|Read_Data_2_ID[25]~28, MIPS32, 1
instance = comp, \ID_Registers|Read_Data_2_ID[29]~29 , ID_Registers|Read_Data_2_ID[29]~29, MIPS32, 1
instance = comp, \ID_Registers|Read_Data_2_ID[30]~30 , ID_Registers|Read_Data_2_ID[30]~30, MIPS32, 1
instance = comp, \ID_EX_Pipeline_Stage|PC_Plus_4_EX[3] , ID_EX_Pipeline_Stage|PC_Plus_4_EX[3], MIPS32, 1
instance = comp, \ID_EX_Pipeline_Stage|PC_Plus_4_EX[4] , ID_EX_Pipeline_Stage|PC_Plus_4_EX[4], MIPS32, 1
instance = comp, \ID_EX_Pipeline_Stage|PC_Plus_4_EX[5] , ID_EX_Pipeline_Stage|PC_Plus_4_EX[5], MIPS32, 1
instance = comp, \ID_EX_Pipeline_Stage|PC_Plus_4_EX[7] , ID_EX_Pipeline_Stage|PC_Plus_4_EX[7], MIPS32, 1
instance = comp, \IF_ID_Pipeline_Stage|PC_Plus_4_ID[3] , IF_ID_Pipeline_Stage|PC_Plus_4_ID[3], MIPS32, 1
instance = comp, \IF_ID_Pipeline_Stage|PC_Plus_4_ID[4] , IF_ID_Pipeline_Stage|PC_Plus_4_ID[4], MIPS32, 1
instance = comp, \IF_ID_Pipeline_Stage|PC_Plus_4_ID[5] , IF_ID_Pipeline_Stage|PC_Plus_4_ID[5], MIPS32, 1
instance = comp, \IF_ID_Pipeline_Stage|PC_Plus_4_ID[7] , IF_ID_Pipeline_Stage|PC_Plus_4_ID[7], MIPS32, 1
instance = comp, \IF_ID_Pipeline_Stage|Instruction_ID[4]~feeder , IF_ID_Pipeline_Stage|Instruction_ID[4]~feeder, MIPS32, 1
instance = comp, \IF_ID_Pipeline_Stage|Instruction_ID[17]~feeder , IF_ID_Pipeline_Stage|Instruction_ID[17]~feeder, MIPS32, 1
instance = comp, \IF_ID_Pipeline_Stage|Instruction_ID[21]~feeder , IF_ID_Pipeline_Stage|Instruction_ID[21]~feeder, MIPS32, 1
instance = comp, \IF_ID_Pipeline_Stage|Instruction_ID[11]~feeder , IF_ID_Pipeline_Stage|Instruction_ID[11]~feeder, MIPS32, 1
instance = comp, \IF_ID_Pipeline_Stage|Instruction_ID[8]~feeder , IF_ID_Pipeline_Stage|Instruction_ID[8]~feeder, MIPS32, 1
instance = comp, \IF_ID_Pipeline_Stage|Instruction_ID[7]~feeder , IF_ID_Pipeline_Stage|Instruction_ID[7]~feeder, MIPS32, 1
instance = comp, \ID_EX_Pipeline_Stage|Instruction_EX[17]~feeder , ID_EX_Pipeline_Stage|Instruction_EX[17]~feeder, MIPS32, 1
instance = comp, \ID_EX_Pipeline_Stage|PC_Plus_4_EX[3]~feeder , ID_EX_Pipeline_Stage|PC_Plus_4_EX[3]~feeder, MIPS32, 1
instance = comp, \ID_EX_Pipeline_Stage|PC_Plus_4_EX[4]~feeder , ID_EX_Pipeline_Stage|PC_Plus_4_EX[4]~feeder, MIPS32, 1
instance = comp, \CLOCK_50~I , CLOCK_50, MIPS32, 1
instance = comp, \CLOCK_50~clkctrl , CLOCK_50~clkctrl, MIPS32, 1
instance = comp, \~GND , ~GND, MIPS32, 1
instance = comp, \IF_PC_Add|PC_Plus_4_IF[2]~0 , IF_PC_Add|PC_Plus_4_IF[2]~0, MIPS32, 1
instance = comp, \IF_ID_Pipeline_Stage|PC_Plus_4_ID[2] , IF_ID_Pipeline_Stage|PC_Plus_4_ID[2], MIPS32, 1
instance = comp, \ID_EX_Pipeline_Stage|PC_Plus_4_EX[2] , ID_EX_Pipeline_Stage|PC_Plus_4_EX[2], MIPS32, 1
instance = comp, \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[2]~6 , EX_MEM_Pipeline_Stage|Branch_Dest_MEM[2]~6, MIPS32, 1
instance = comp, \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[2] , EX_MEM_Pipeline_Stage|Branch_Dest_MEM[2], MIPS32, 1
instance = comp, \PCSrc_MEM~I , PCSrc_MEM, MIPS32, 1
instance = comp, \IF_PC_Mux|Next_PC_IF[2]~0 , IF_PC_Mux|Next_PC_IF[2]~0, MIPS32, 1
instance = comp, \IF_PC_Reg|PC_IF[2] , IF_PC_Reg|PC_IF[2], MIPS32, 1
instance = comp, \IF_PC_Add|PC_Plus_4_IF[3]~2 , IF_PC_Add|PC_Plus_4_IF[3]~2, MIPS32, 1
instance = comp, \IF_PC_Add|PC_Plus_4_IF[4]~4 , IF_PC_Add|PC_Plus_4_IF[4]~4, MIPS32, 1
instance = comp, \IF_PC_Add|PC_Plus_4_IF[5]~6 , IF_PC_Add|PC_Plus_4_IF[5]~6, MIPS32, 1
instance = comp, \IF_PC_Add|PC_Plus_4_IF[6]~8 , IF_PC_Add|PC_Plus_4_IF[6]~8, MIPS32, 1
instance = comp, \IF_ID_Pipeline_Stage|PC_Plus_4_ID[6]~feeder , IF_ID_Pipeline_Stage|PC_Plus_4_ID[6]~feeder, MIPS32, 1
instance = comp, \IF_ID_Pipeline_Stage|PC_Plus_4_ID[6] , IF_ID_Pipeline_Stage|PC_Plus_4_ID[6], MIPS32, 1
instance = comp, \ID_EX_Pipeline_Stage|PC_Plus_4_EX[6]~feeder , ID_EX_Pipeline_Stage|PC_Plus_4_EX[6]~feeder, MIPS32, 1
instance = comp, \ID_EX_Pipeline_Stage|PC_Plus_4_EX[6] , ID_EX_Pipeline_Stage|PC_Plus_4_EX[6], MIPS32, 1
instance = comp, \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[3]~8 , EX_MEM_Pipeline_Stage|Branch_Dest_MEM[3]~8, MIPS32, 1
instance = comp, \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[4]~10 , EX_MEM_Pipeline_Stage|Branch_Dest_MEM[4]~10, MIPS32, 1
instance = comp, \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[5]~12 , EX_MEM_Pipeline_Stage|Branch_Dest_MEM[5]~12, MIPS32, 1
instance = comp, \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[6]~14 , EX_MEM_Pipeline_Stage|Branch_Dest_MEM[6]~14, MIPS32, 1
instance = comp, \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[6] , EX_MEM_Pipeline_Stage|Branch_Dest_MEM[6], MIPS32, 1
instance = comp, \IF_PC_Mux|Next_PC_IF[6]~4 , IF_PC_Mux|Next_PC_IF[6]~4, MIPS32, 1
instance = comp, \IF_PC_Reg|PC_IF[6] , IF_PC_Reg|PC_IF[6], MIPS32, 1
instance = comp, \IF_PC_Add|PC_Plus_4_IF[7]~10 , IF_PC_Add|PC_Plus_4_IF[7]~10, MIPS32, 1
instance = comp, \IF_ID_Pipeline_Stage|Instruction_ID[5]~feeder , IF_ID_Pipeline_Stage|Instruction_ID[5]~feeder, MIPS32, 1
instance = comp, \IF_ID_Pipeline_Stage|Instruction_ID[5] , IF_ID_Pipeline_Stage|Instruction_ID[5], MIPS32, 1
instance = comp, \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[5] , ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[5], MIPS32, 1
instance = comp, \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[7]~16 , EX_MEM_Pipeline_Stage|Branch_Dest_MEM[7]~16, MIPS32, 1
instance = comp, \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[7] , EX_MEM_Pipeline_Stage|Branch_Dest_MEM[7], MIPS32, 1
instance = comp, \IF_PC_Mux|Next_PC_IF[7]~5 , IF_PC_Mux|Next_PC_IF[7]~5, MIPS32, 1
instance = comp, \IF_PC_Reg|PC_IF[7] , IF_PC_Reg|PC_IF[7], MIPS32, 1
instance = comp, \IF_ID_Pipeline_Stage|Instruction_ID[3]~feeder , IF_ID_Pipeline_Stage|Instruction_ID[3]~feeder, MIPS32, 1
instance = comp, \IF_ID_Pipeline_Stage|Instruction_ID[3] , IF_ID_Pipeline_Stage|Instruction_ID[3], MIPS32, 1
instance = comp, \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[3] , ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[3], MIPS32, 1
instance = comp, \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[5] , EX_MEM_Pipeline_Stage|Branch_Dest_MEM[5], MIPS32, 1
instance = comp, \IF_PC_Mux|Next_PC_IF[5]~3 , IF_PC_Mux|Next_PC_IF[5]~3, MIPS32, 1
instance = comp, \IF_PC_Reg|PC_IF[5] , IF_PC_Reg|PC_IF[5], MIPS32, 1
instance = comp, \IF_ID_Pipeline_Stage|Instruction_ID[2] , IF_ID_Pipeline_Stage|Instruction_ID[2], MIPS32, 1
instance = comp, \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[2] , ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[2], MIPS32, 1
instance = comp, \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[4] , EX_MEM_Pipeline_Stage|Branch_Dest_MEM[4], MIPS32, 1
instance = comp, \IF_PC_Mux|Next_PC_IF[4]~2 , IF_PC_Mux|Next_PC_IF[4]~2, MIPS32, 1
instance = comp, \IF_PC_Reg|PC_IF[4] , IF_PC_Reg|PC_IF[4], MIPS32, 1
instance = comp, \IF_ID_Pipeline_Stage|Instruction_ID[1]~feeder , IF_ID_Pipeline_Stage|Instruction_ID[1]~feeder, MIPS32, 1
instance = comp, \IF_ID_Pipeline_Stage|Instruction_ID[1] , IF_ID_Pipeline_Stage|Instruction_ID[1], MIPS32, 1
instance = comp, \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[1]~feeder , ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[1]~feeder, MIPS32, 1
instance = comp, \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[1] , ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[1], MIPS32, 1
instance = comp, \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[3] , EX_MEM_Pipeline_Stage|Branch_Dest_MEM[3], MIPS32, 1
instance = comp, \IF_PC_Mux|Next_PC_IF[3]~1 , IF_PC_Mux|Next_PC_IF[3]~1, MIPS32, 1
instance = comp, \IF_PC_Reg|PC_IF[3] , IF_PC_Reg|PC_IF[3], MIPS32, 1
instance = comp, \IF_ID_Pipeline_Stage|Instruction_ID[30] , IF_ID_Pipeline_Stage|Instruction_ID[30], MIPS32, 1
instance = comp, \IF_ID_Pipeline_Stage|Instruction_ID[27]~feeder , IF_ID_Pipeline_Stage|Instruction_ID[27]~feeder, MIPS32, 1
instance = comp, \IF_ID_Pipeline_Stage|Instruction_ID[27] , IF_ID_Pipeline_Stage|Instruction_ID[27], MIPS32, 1
instance = comp, \IF_ID_Pipeline_Stage|Instruction_ID[26]~feeder , IF_ID_Pipeline_Stage|Instruction_ID[26]~feeder, MIPS32, 1
instance = comp, \IF_ID_Pipeline_Stage|Instruction_ID[26] , IF_ID_Pipeline_Stage|Instruction_ID[26], MIPS32, 1
instance = comp, \IF_ID_Pipeline_Stage|Instruction_ID[31] , IF_ID_Pipeline_Stage|Instruction_ID[31], MIPS32, 1
instance = comp, \ID_Control|RegWrite_ID~2 , ID_Control|RegWrite_ID~2, MIPS32, 1
instance = comp, \IF_ID_Pipeline_Stage|Instruction_ID[29]~feeder , IF_ID_Pipeline_Stage|Instruction_ID[29]~feeder, MIPS32, 1
instance = comp, \IF_ID_Pipeline_Stage|Instruction_ID[29] , IF_ID_Pipeline_Stage|Instruction_ID[29], MIPS32, 1
instance = comp, \ID_Control|RegWrite_ID~4 , ID_Control|RegWrite_ID~4, MIPS32, 1
instance = comp, \ID_EX_Pipeline_Stage|RegWrite_EX , ID_EX_Pipeline_Stage|RegWrite_EX, MIPS32, 1
instance = comp, \EX_MEM_Pipeline_Stage|RegWrite_MEM~feeder , EX_MEM_Pipeline_Stage|RegWrite_MEM~feeder, MIPS32, 1
instance = comp, \EX_MEM_Pipeline_Stage|RegWrite_MEM , EX_MEM_Pipeline_Stage|RegWrite_MEM, MIPS32, 1
instance = comp, \IF_ID_Pipeline_Stage|Instruction_ID[28] , IF_ID_Pipeline_Stage|Instruction_ID[28], MIPS32, 1
instance = comp, \ID_Control|ALUSrc_ID~0 , ID_Control|ALUSrc_ID~0, MIPS32, 1
instance = comp, \ID_Control|Decoder0~0 , ID_Control|Decoder0~0, MIPS32, 1
instance = comp, \ID_EX_Pipeline_Stage|MemRead_EX , ID_EX_Pipeline_Stage|MemRead_EX, MIPS32, 1
instance = comp, \EX_MEM_Pipeline_Stage|MemtoReg_MEM , EX_MEM_Pipeline_Stage|MemtoReg_MEM, MIPS32, 1
instance = comp, \ID_Control|Decoder0~1 , ID_Control|Decoder0~1, MIPS32, 1
instance = comp, \ID_Control|Decoder0~2 , ID_Control|Decoder0~2, MIPS32, 1
instance = comp, \ID_EX_Pipeline_Stage|ALUOp_EX[0] , ID_EX_Pipeline_Stage|ALUOp_EX[0], MIPS32, 1
instance = comp, \EX_MEM_Pipeline_Stage|Branch_MEM , EX_MEM_Pipeline_Stage|Branch_MEM, MIPS32, 1
instance = comp, \EX_MEM_Pipeline_Stage|MemRead_MEM , EX_MEM_Pipeline_Stage|MemRead_MEM, MIPS32, 1
instance = comp, \ID_Control|Decoder0~3 , ID_Control|Decoder0~3, MIPS32, 1
instance = comp, \ID_EX_Pipeline_Stage|MemWrite_EX , ID_EX_Pipeline_Stage|MemWrite_EX, MIPS32, 1
instance = comp, \EX_MEM_Pipeline_Stage|MemWrite_MEM , EX_MEM_Pipeline_Stage|MemWrite_MEM, MIPS32, 1
instance = comp, \ID_Control|ALUSrc_ID~1 , ID_Control|ALUSrc_ID~1, MIPS32, 1
instance = comp, \ID_EX_Pipeline_Stage|ALUSrc_EX , ID_EX_Pipeline_Stage|ALUSrc_EX, MIPS32, 1
instance = comp, \Write_Register_WB[2]~I , Write_Register_WB[2], MIPS32, 1
instance = comp, \Write_Register_WB[1]~I , Write_Register_WB[1], MIPS32, 1
instance = comp, \Write_Register_WB[0]~I , Write_Register_WB[0], MIPS32, 1
instance = comp, \ID_Registers|always2~0 , ID_Registers|always2~0, MIPS32, 1
instance = comp, \Write_Register_WB[4]~I , Write_Register_WB[4], MIPS32, 1
instance = comp, \RegWrite_WB~I , RegWrite_WB, MIPS32, 1
instance = comp, \ID_Registers|always2~1 , ID_Registers|always2~1, MIPS32, 1
instance = comp, \Write_Data_WB[3]~I , Write_Data_WB[3], MIPS32, 1
instance = comp, \Write_Register_WB[3]~I , Write_Register_WB[3], MIPS32, 1
instance = comp, \Write_Data_WB[4]~I , Write_Data_WB[4], MIPS32, 1
instance = comp, \Write_Data_WB[5]~I , Write_Data_WB[5], MIPS32, 1
instance = comp, \Write_Data_WB[21]~I , Write_Data_WB[21], MIPS32, 1
instance = comp, \Write_Data_WB[22]~I , Write_Data_WB[22], MIPS32, 1
instance = comp, \Write_Data_WB[23]~I , Write_Data_WB[23], MIPS32, 1
instance = comp, \Write_Data_WB[24]~I , Write_Data_WB[24], MIPS32, 1
instance = comp, \Write_Data_WB[25]~I , Write_Data_WB[25], MIPS32, 1
instance = comp, \Write_Data_WB[26]~I , Write_Data_WB[26], MIPS32, 1
instance = comp, \Write_Data_WB[27]~I , Write_Data_WB[27], MIPS32, 1
instance = comp, \Write_Data_WB[28]~I , Write_Data_WB[28], MIPS32, 1
instance = comp, \Write_Data_WB[29]~I , Write_Data_WB[29], MIPS32, 1
instance = comp, \Write_Data_WB[30]~I , Write_Data_WB[30], MIPS32, 1
instance = comp, \Write_Data_WB[31]~I , Write_Data_WB[31], MIPS32, 1
instance = comp, \IF_ID_Pipeline_Stage|Instruction_ID[19]~feeder , IF_ID_Pipeline_Stage|Instruction_ID[19]~feeder, MIPS32, 1
instance = comp, \IF_ID_Pipeline_Stage|Instruction_ID[19] , IF_ID_Pipeline_Stage|Instruction_ID[19], MIPS32, 1
instance = comp, \IF_ID_Pipeline_Stage|Instruction_ID[16] , IF_ID_Pipeline_Stage|Instruction_ID[16], MIPS32, 1
instance = comp, \IF_ID_Pipeline_Stage|Instruction_ID[18]~feeder , IF_ID_Pipeline_Stage|Instruction_ID[18]~feeder, MIPS32, 1
instance = comp, \IF_ID_Pipeline_Stage|Instruction_ID[18] , IF_ID_Pipeline_Stage|Instruction_ID[18], MIPS32, 1
instance = comp, \ID_Registers|Equal1~0 , ID_Registers|Equal1~0, MIPS32, 1
instance = comp, \ID_Registers|Read_Data_2_ID[5]~18 , ID_Registers|Read_Data_2_ID[5]~18, MIPS32, 1
instance = comp, \ID_EX_Pipeline_Stage|Read_Data_2_EX[5] , ID_EX_Pipeline_Stage|Read_Data_2_EX[5], MIPS32, 1
instance = comp, \EX_ALU_Mux|ALU_Data_2_EX[5]~18 , EX_ALU_Mux|ALU_Data_2_EX[5]~18, MIPS32, 1
instance = comp, \ID_Control|Decoder0~4 , ID_Control|Decoder0~4, MIPS32, 1
instance = comp, \ID_EX_Pipeline_Stage|ALUOp_EX[1] , ID_EX_Pipeline_Stage|ALUOp_EX[1], MIPS32, 1
instance = comp, \EX_ALU_Control|ALU_Control_EX[2]~2 , EX_ALU_Control|ALU_Control_EX[2]~2, MIPS32, 1
instance = comp, \EX_ALU_Control|ALU_Control_EX[2]~0 , EX_ALU_Control|ALU_Control_EX[2]~0, MIPS32, 1
instance = comp, \EX_ALU|Add0~27 , EX_ALU|Add0~27, MIPS32, 1
instance = comp, \IF_ID_Pipeline_Stage|Instruction_ID[20]~feeder , IF_ID_Pipeline_Stage|Instruction_ID[20]~feeder, MIPS32, 1
instance = comp, \IF_ID_Pipeline_Stage|Instruction_ID[20] , IF_ID_Pipeline_Stage|Instruction_ID[20], MIPS32, 1
instance = comp, \ID_Registers|Read_Data_2_ID[4]~19 , ID_Registers|Read_Data_2_ID[4]~19, MIPS32, 1
instance = comp, \ID_EX_Pipeline_Stage|Read_Data_2_EX[4] , ID_EX_Pipeline_Stage|Read_Data_2_EX[4], MIPS32, 1
instance = comp, \EX_ALU_Mux|ALU_Data_2_EX[4]~19 , EX_ALU_Mux|ALU_Data_2_EX[4]~19, MIPS32, 1
instance = comp, \EX_ALU|Add0~28 , EX_ALU|Add0~28, MIPS32, 1
instance = comp, \IF_ID_Pipeline_Stage|Instruction_ID[25]~feeder , IF_ID_Pipeline_Stage|Instruction_ID[25]~feeder, MIPS32, 1
instance = comp, \IF_ID_Pipeline_Stage|Instruction_ID[25] , IF_ID_Pipeline_Stage|Instruction_ID[25], MIPS32, 1
instance = comp, \IF_ID_Pipeline_Stage|Instruction_ID[24]~feeder , IF_ID_Pipeline_Stage|Instruction_ID[24]~feeder, MIPS32, 1
instance = comp, \IF_ID_Pipeline_Stage|Instruction_ID[24] , IF_ID_Pipeline_Stage|Instruction_ID[24], MIPS32, 1
instance = comp, \IF_ID_Pipeline_Stage|Instruction_ID[23] , IF_ID_Pipeline_Stage|Instruction_ID[23], MIPS32, 1
instance = comp, \IF_ID_Pipeline_Stage|Instruction_ID[22]~feeder , IF_ID_Pipeline_Stage|Instruction_ID[22]~feeder, MIPS32, 1
instance = comp, \IF_ID_Pipeline_Stage|Instruction_ID[22] , IF_ID_Pipeline_Stage|Instruction_ID[22], MIPS32, 1
instance = comp, \ID_Registers|Equal0~0 , ID_Registers|Equal0~0, MIPS32, 1
instance = comp, \ID_Registers|Read_Data_1_ID[3]~20 , ID_Registers|Read_Data_1_ID[3]~20, MIPS32, 1
instance = comp, \ID_EX_Pipeline_Stage|Read_Data_1_EX[3] , ID_EX_Pipeline_Stage|Read_Data_1_EX[3], MIPS32, 1
instance = comp, \Write_Data_WB[0]~I , Write_Data_WB[0], MIPS32, 1
instance = comp, \Write_Data_WB[1]~I , Write_Data_WB[1], MIPS32, 1
instance = comp, \Write_Data_WB[2]~I , Write_Data_WB[2], MIPS32, 1
instance = comp, \Write_Data_WB[6]~I , Write_Data_WB[6], MIPS32, 1
instance = comp, \Write_Data_WB[7]~I , Write_Data_WB[7], MIPS32, 1
instance = comp, \Write_Data_WB[8]~I , Write_Data_WB[8], MIPS32, 1
instance = comp, \Write_Data_WB[9]~I , Write_Data_WB[9], MIPS32, 1
instance = comp, \Write_Data_WB[10]~I , Write_Data_WB[10], MIPS32, 1
instance = comp, \Write_Data_WB[11]~I , Write_Data_WB[11], MIPS32, 1
instance = comp, \Write_Data_WB[12]~I , Write_Data_WB[12], MIPS32, 1
instance = comp, \Write_Data_WB[13]~I , Write_Data_WB[13], MIPS32, 1
instance = comp, \Write_Data_WB[14]~I , Write_Data_WB[14], MIPS32, 1
instance = comp, \Write_Data_WB[15]~I , Write_Data_WB[15], MIPS32, 1
instance = comp, \Write_Data_WB[16]~I , Write_Data_WB[16], MIPS32, 1
instance = comp, \Write_Data_WB[17]~I , Write_Data_WB[17], MIPS32, 1
instance = comp, \Write_Data_WB[18]~I , Write_Data_WB[18], MIPS32, 1
instance = comp, \Write_Data_WB[19]~I , Write_Data_WB[19], MIPS32, 1
instance = comp, \Write_Data_WB[20]~I , Write_Data_WB[20], MIPS32, 1
instance = comp, \ID_Registers|Read_Data_1_ID[2]~0 , ID_Registers|Read_Data_1_ID[2]~0, MIPS32, 1
instance = comp, \ID_EX_Pipeline_Stage|Read_Data_1_EX[2] , ID_EX_Pipeline_Stage|Read_Data_1_EX[2], MIPS32, 1
instance = comp, \IF_ID_Pipeline_Stage|Instruction_ID[0]~feeder , IF_ID_Pipeline_Stage|Instruction_ID[0]~feeder, MIPS32, 1
instance = comp, \IF_ID_Pipeline_Stage|Instruction_ID[0] , IF_ID_Pipeline_Stage|Instruction_ID[0], MIPS32, 1
instance = comp, \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[0]~feeder , ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[0]~feeder, MIPS32, 1
instance = comp, \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[0] , ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[0], MIPS32, 1
instance = comp, \EX_ALU_Control|ALU_Control_EX[2]~1 , EX_ALU_Control|ALU_Control_EX[2]~1, MIPS32, 1
instance = comp, \EX_ALU|Add0~2 , EX_ALU|Add0~2, MIPS32, 1
instance = comp, \ID_Registers|Read_Data_2_ID[0]~2 , ID_Registers|Read_Data_2_ID[0]~2, MIPS32, 1
instance = comp, \ID_EX_Pipeline_Stage|Read_Data_2_EX[0] , ID_EX_Pipeline_Stage|Read_Data_2_EX[0], MIPS32, 1
instance = comp, \EX_ALU_Mux|ALU_Data_2_EX[0]~2 , EX_ALU_Mux|ALU_Data_2_EX[0]~2, MIPS32, 1
instance = comp, \EX_ALU|Add0~3 , EX_ALU|Add0~3, MIPS32, 1
instance = comp, \EX_ALU|Add0~5 , EX_ALU|Add0~5, MIPS32, 1
instance = comp, \EX_ALU|Add0~6 , EX_ALU|Add0~6, MIPS32, 1
instance = comp, \EX_ALU|Add0~8 , EX_ALU|Add0~8, MIPS32, 1
instance = comp, \EX_ALU|Add0~10 , EX_ALU|Add0~10, MIPS32, 1
instance = comp, \EX_ALU|Add0~30 , EX_ALU|Add0~30, MIPS32, 1
instance = comp, \EX_ALU|Add0~32 , EX_ALU|Add0~32, MIPS32, 1
instance = comp, \EX_ALU|Add0~34 , EX_ALU|Add0~34, MIPS32, 1
instance = comp, \EX_ALU_Control|WideOr0~0 , EX_ALU_Control|WideOr0~0, MIPS32, 1
instance = comp, \EX_ALU_Control|ALU_Control_EX[1]~4 , EX_ALU_Control|ALU_Control_EX[1]~4, MIPS32, 1
instance = comp, \EX_ALU|Mux29~0 , EX_ALU|Mux29~0, MIPS32, 1
instance = comp, \EX_ALU|Mux26~0 , EX_ALU|Mux26~0, MIPS32, 1
instance = comp, \ID_Registers|Read_Data_1_ID[20]~3 , ID_Registers|Read_Data_1_ID[20]~3, MIPS32, 1
instance = comp, \ID_EX_Pipeline_Stage|Read_Data_1_EX[20] , ID_EX_Pipeline_Stage|Read_Data_1_EX[20], MIPS32, 1
instance = comp, \IF_ID_Pipeline_Stage|Instruction_ID[15] , IF_ID_Pipeline_Stage|Instruction_ID[15], MIPS32, 1
instance = comp, \ID_EX_Pipeline_Stage|Instruction_EX[15] , ID_EX_Pipeline_Stage|Instruction_EX[15], MIPS32, 1
instance = comp, \ID_Registers|Read_Data_2_ID[19]~4 , ID_Registers|Read_Data_2_ID[19]~4, MIPS32, 1
instance = comp, \ID_EX_Pipeline_Stage|Read_Data_2_EX[19] , ID_EX_Pipeline_Stage|Read_Data_2_EX[19], MIPS32, 1
instance = comp, \EX_ALU_Mux|ALU_Data_2_EX[19]~4 , EX_ALU_Mux|ALU_Data_2_EX[19]~4, MIPS32, 1
instance = comp, \EX_ALU|Add0~13 , EX_ALU|Add0~13, MIPS32, 1
instance = comp, \ID_Registers|Read_Data_1_ID[18]~5 , ID_Registers|Read_Data_1_ID[18]~5, MIPS32, 1
instance = comp, \ID_EX_Pipeline_Stage|Read_Data_1_EX[18] , ID_EX_Pipeline_Stage|Read_Data_1_EX[18], MIPS32, 1
instance = comp, \ID_Registers|Read_Data_2_ID[17]~6 , ID_Registers|Read_Data_2_ID[17]~6, MIPS32, 1
instance = comp, \ID_EX_Pipeline_Stage|Read_Data_2_EX[17] , ID_EX_Pipeline_Stage|Read_Data_2_EX[17], MIPS32, 1
instance = comp, \EX_ALU_Mux|ALU_Data_2_EX[17]~6 , EX_ALU_Mux|ALU_Data_2_EX[17]~6, MIPS32, 1
instance = comp, \EX_ALU|Add0~15 , EX_ALU|Add0~15, MIPS32, 1
instance = comp, \EX_ALU|Add0~16 , EX_ALU|Add0~16, MIPS32, 1
instance = comp, \EX_ALU_Mux|ALU_Data_2_EX[15]~8 , EX_ALU_Mux|ALU_Data_2_EX[15]~8, MIPS32, 1
instance = comp, \EX_ALU|Add0~17 , EX_ALU|Add0~17, MIPS32, 1
instance = comp, \ID_Registers|Read_Data_1_ID[14]~9 , ID_Registers|Read_Data_1_ID[14]~9, MIPS32, 1
instance = comp, \ID_EX_Pipeline_Stage|Read_Data_1_EX[14] , ID_EX_Pipeline_Stage|Read_Data_1_EX[14], MIPS32, 1
instance = comp, \ID_Registers|Read_Data_1_ID[13]~10 , ID_Registers|Read_Data_1_ID[13]~10, MIPS32, 1
instance = comp, \ID_EX_Pipeline_Stage|Read_Data_1_EX[13] , ID_EX_Pipeline_Stage|Read_Data_1_EX[13], MIPS32, 1
instance = comp, \ID_Registers|Read_Data_1_ID[12]~11 , ID_Registers|Read_Data_1_ID[12]~11, MIPS32, 1
instance = comp, \ID_EX_Pipeline_Stage|Read_Data_1_EX[12] , ID_EX_Pipeline_Stage|Read_Data_1_EX[12], MIPS32, 1
instance = comp, \EX_ALU|Add0~21 , EX_ALU|Add0~21, MIPS32, 1
instance = comp, \EX_ALU|Add0~22 , EX_ALU|Add0~22, MIPS32, 1
instance = comp, \ID_Registers|Read_Data_1_ID[9]~14 , ID_Registers|Read_Data_1_ID[9]~14, MIPS32, 1
instance = comp, \ID_EX_Pipeline_Stage|Read_Data_1_EX[9] , ID_EX_Pipeline_Stage|Read_Data_1_EX[9], MIPS32, 1
instance = comp, \ID_Registers|Read_Data_1_ID[8]~15 , ID_Registers|Read_Data_1_ID[8]~15, MIPS32, 1
instance = comp, \ID_EX_Pipeline_Stage|Read_Data_1_EX[8] , ID_EX_Pipeline_Stage|Read_Data_1_EX[8], MIPS32, 1
instance = comp, \ID_Registers|Read_Data_1_ID[7]~16 , ID_Registers|Read_Data_1_ID[7]~16, MIPS32, 1
instance = comp, \ID_EX_Pipeline_Stage|Read_Data_1_EX[7] , ID_EX_Pipeline_Stage|Read_Data_1_EX[7], MIPS32, 1
instance = comp, \ID_Registers|Read_Data_2_ID[6]~17 , ID_Registers|Read_Data_2_ID[6]~17, MIPS32, 1
instance = comp, \ID_EX_Pipeline_Stage|Read_Data_2_EX[6] , ID_EX_Pipeline_Stage|Read_Data_2_EX[6], MIPS32, 1
instance = comp, \IF_ID_Pipeline_Stage|Instruction_ID[6] , IF_ID_Pipeline_Stage|Instruction_ID[6], MIPS32, 1
instance = comp, \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[6] , ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[6], MIPS32, 1
instance = comp, \EX_ALU_Mux|ALU_Data_2_EX[6]~17 , EX_ALU_Mux|ALU_Data_2_EX[6]~17, MIPS32, 1
instance = comp, \EX_ALU|Add0~26 , EX_ALU|Add0~26, MIPS32, 1
instance = comp, \EX_ALU|Add0~36 , EX_ALU|Add0~36, MIPS32, 1
instance = comp, \EX_ALU|Add0~38 , EX_ALU|Add0~38, MIPS32, 1
instance = comp, \EX_ALU|Add0~40 , EX_ALU|Add0~40, MIPS32, 1
instance = comp, \EX_ALU|Add0~42 , EX_ALU|Add0~42, MIPS32, 1
instance = comp, \EX_ALU|Add0~44 , EX_ALU|Add0~44, MIPS32, 1
instance = comp, \EX_ALU|Add0~46 , EX_ALU|Add0~46, MIPS32, 1
instance = comp, \EX_ALU|Add0~48 , EX_ALU|Add0~48, MIPS32, 1
instance = comp, \EX_ALU|Add0~50 , EX_ALU|Add0~50, MIPS32, 1
instance = comp, \EX_ALU|Add0~52 , EX_ALU|Add0~52, MIPS32, 1
instance = comp, \EX_ALU|Add0~54 , EX_ALU|Add0~54, MIPS32, 1
instance = comp, \EX_ALU|Add0~56 , EX_ALU|Add0~56, MIPS32, 1
instance = comp, \EX_ALU|Add0~58 , EX_ALU|Add0~58, MIPS32, 1
instance = comp, \EX_ALU|Add0~60 , EX_ALU|Add0~60, MIPS32, 1
instance = comp, \EX_ALU|Add0~62 , EX_ALU|Add0~62, MIPS32, 1
instance = comp, \EX_ALU|Add0~64 , EX_ALU|Add0~64, MIPS32, 1
instance = comp, \ID_Registers|Read_Data_1_ID[22]~21 , ID_Registers|Read_Data_1_ID[22]~21, MIPS32, 1
instance = comp, \ID_EX_Pipeline_Stage|Read_Data_1_EX[22] , ID_EX_Pipeline_Stage|Read_Data_1_EX[22], MIPS32, 1
instance = comp, \EX_ALU_Mux|ALU_Data_2_EX[21]~22 , EX_ALU_Mux|ALU_Data_2_EX[21]~22, MIPS32, 1
instance = comp, \EX_ALU|Add0~67 , EX_ALU|Add0~67, MIPS32, 1
instance = comp, \EX_ALU|Add0~68 , EX_ALU|Add0~68, MIPS32, 1
instance = comp, \EX_ALU|Add0~70 , EX_ALU|Add0~70, MIPS32, 1
instance = comp, \EX_ALU|Equal0~0 , EX_ALU|Equal0~0, MIPS32, 1
instance = comp, \ID_Registers|Read_Data_2_ID[24]~24 , ID_Registers|Read_Data_2_ID[24]~24, MIPS32, 1
instance = comp, \ID_EX_Pipeline_Stage|Read_Data_2_EX[24] , ID_EX_Pipeline_Stage|Read_Data_2_EX[24], MIPS32, 1
instance = comp, \EX_ALU_Mux|ALU_Data_2_EX[24]~24 , EX_ALU_Mux|ALU_Data_2_EX[24]~24, MIPS32, 1
instance = comp, \EX_ALU|Add0~75 , EX_ALU|Add0~75, MIPS32, 1
instance = comp, \ID_Registers|Read_Data_1_ID[23]~23 , ID_Registers|Read_Data_1_ID[23]~23, MIPS32, 1
instance = comp, \ID_EX_Pipeline_Stage|Read_Data_1_EX[23] , ID_EX_Pipeline_Stage|Read_Data_1_EX[23], MIPS32, 1
instance = comp, \EX_ALU|Add0~73 , EX_ALU|Add0~73, MIPS32, 1
instance = comp, \EX_ALU|Add0~76 , EX_ALU|Add0~76, MIPS32, 1
instance = comp, \EX_ALU|Mux7~0 , EX_ALU|Mux7~0, MIPS32, 1
instance = comp, \EX_ALU|Equal0~1 , EX_ALU|Equal0~1, MIPS32, 1
instance = comp, \EX_ALU|Equal0~5 , EX_ALU|Equal0~5, MIPS32, 1
instance = comp, \EX_ALU|Equal0~6 , EX_ALU|Equal0~6, MIPS32, 1
instance = comp, \ID_Registers|Read_Data_1_ID[31]~31 , ID_Registers|Read_Data_1_ID[31]~31, MIPS32, 1
instance = comp, \ID_EX_Pipeline_Stage|Read_Data_1_EX[31] , ID_EX_Pipeline_Stage|Read_Data_1_EX[31], MIPS32, 1
instance = comp, \ID_Registers|Read_Data_2_ID[31]~31 , ID_Registers|Read_Data_2_ID[31]~31, MIPS32, 1
instance = comp, \ID_EX_Pipeline_Stage|Read_Data_2_EX[31] , ID_EX_Pipeline_Stage|Read_Data_2_EX[31], MIPS32, 1
instance = comp, \EX_ALU_Mux|ALU_Data_2_EX[31]~31 , EX_ALU_Mux|ALU_Data_2_EX[31]~31, MIPS32, 1
instance = comp, \EX_ALU|Add0~96 , EX_ALU|Add0~96, MIPS32, 1
instance = comp, \ID_Registers|Read_Data_1_ID[30]~30 , ID_Registers|Read_Data_1_ID[30]~30, MIPS32, 1
instance = comp, \ID_EX_Pipeline_Stage|Read_Data_1_EX[30] , ID_EX_Pipeline_Stage|Read_Data_1_EX[30], MIPS32, 1
instance = comp, \ID_Registers|Read_Data_1_ID[29]~29 , ID_Registers|Read_Data_1_ID[29]~29, MIPS32, 1
instance = comp, \ID_EX_Pipeline_Stage|Read_Data_1_EX[29] , ID_EX_Pipeline_Stage|Read_Data_1_EX[29], MIPS32, 1
instance = comp, \ID_Registers|Read_Data_1_ID[28]~25 , ID_Registers|Read_Data_1_ID[28]~25, MIPS32, 1
instance = comp, \ID_EX_Pipeline_Stage|Read_Data_1_EX[28] , ID_EX_Pipeline_Stage|Read_Data_1_EX[28], MIPS32, 1
instance = comp, \ID_Registers|Read_Data_2_ID[27]~26 , ID_Registers|Read_Data_2_ID[27]~26, MIPS32, 1
instance = comp, \ID_EX_Pipeline_Stage|Read_Data_2_EX[27] , ID_EX_Pipeline_Stage|Read_Data_2_EX[27], MIPS32, 1
instance = comp, \EX_ALU_Mux|ALU_Data_2_EX[27]~26 , EX_ALU_Mux|ALU_Data_2_EX[27]~26, MIPS32, 1
instance = comp, \EX_ALU|Add0~79 , EX_ALU|Add0~79, MIPS32, 1
instance = comp, \ID_Registers|Read_Data_1_ID[26]~27 , ID_Registers|Read_Data_1_ID[26]~27, MIPS32, 1
instance = comp, \ID_EX_Pipeline_Stage|Read_Data_1_EX[26] , ID_EX_Pipeline_Stage|Read_Data_1_EX[26], MIPS32, 1
instance = comp, \EX_ALU|Add0~81 , EX_ALU|Add0~81, MIPS32, 1
instance = comp, \EX_ALU|Add0~82 , EX_ALU|Add0~82, MIPS32, 1
instance = comp, \EX_ALU|Add0~84 , EX_ALU|Add0~84, MIPS32, 1
instance = comp, \EX_ALU|Add0~86 , EX_ALU|Add0~86, MIPS32, 1
instance = comp, \EX_ALU|Add0~88 , EX_ALU|Add0~88, MIPS32, 1
instance = comp, \EX_ALU|Add0~91 , EX_ALU|Add0~91, MIPS32, 1
instance = comp, \EX_ALU|Add0~94 , EX_ALU|Add0~94, MIPS32, 1
instance = comp, \EX_ALU|Add0~97 , EX_ALU|Add0~97, MIPS32, 1
instance = comp, \EX_ALU|Equal0~4 , EX_ALU|Equal0~4, MIPS32, 1
instance = comp, \EX_ALU|Equal0~8 , EX_ALU|Equal0~8, MIPS32, 1
instance = comp, \EX_ALU|Equal0~9 , EX_ALU|Equal0~9, MIPS32, 1
instance = comp, \EX_ALU|Equal0~10 , EX_ALU|Equal0~10, MIPS32, 1
instance = comp, \EX_ALU_Mux|ALU_Data_2_EX[30]~30 , EX_ALU_Mux|ALU_Data_2_EX[30]~30, MIPS32, 1
instance = comp, \EX_ALU_Mux|ALU_Data_2_EX[29]~29 , EX_ALU_Mux|ALU_Data_2_EX[29]~29, MIPS32, 1
instance = comp, \ID_Registers|Read_Data_1_ID[25]~28 , ID_Registers|Read_Data_1_ID[25]~28, MIPS32, 1
instance = comp, \ID_EX_Pipeline_Stage|Read_Data_1_EX[25] , ID_EX_Pipeline_Stage|Read_Data_1_EX[25], MIPS32, 1
instance = comp, \ID_Registers|Read_Data_1_ID[24]~24 , ID_Registers|Read_Data_1_ID[24]~24, MIPS32, 1
instance = comp, \ID_EX_Pipeline_Stage|Read_Data_1_EX[24] , ID_EX_Pipeline_Stage|Read_Data_1_EX[24], MIPS32, 1
instance = comp, \ID_Registers|Read_Data_2_ID[23]~23 , ID_Registers|Read_Data_2_ID[23]~23, MIPS32, 1
instance = comp, \ID_EX_Pipeline_Stage|Read_Data_2_EX[23] , ID_EX_Pipeline_Stage|Read_Data_2_EX[23], MIPS32, 1
instance = comp, \EX_ALU_Mux|ALU_Data_2_EX[23]~23 , EX_ALU_Mux|ALU_Data_2_EX[23]~23, MIPS32, 1
instance = comp, \ID_Registers|Read_Data_2_ID[22]~21 , ID_Registers|Read_Data_2_ID[22]~21, MIPS32, 1
instance = comp, \ID_EX_Pipeline_Stage|Read_Data_2_EX[22] , ID_EX_Pipeline_Stage|Read_Data_2_EX[22], MIPS32, 1
instance = comp, \EX_ALU_Mux|ALU_Data_2_EX[22]~21 , EX_ALU_Mux|ALU_Data_2_EX[22]~21, MIPS32, 1
instance = comp, \ID_Registers|Read_Data_2_ID[18]~5 , ID_Registers|Read_Data_2_ID[18]~5, MIPS32, 1
instance = comp, \ID_EX_Pipeline_Stage|Read_Data_2_EX[18] , ID_EX_Pipeline_Stage|Read_Data_2_EX[18], MIPS32, 1
instance = comp, \EX_ALU_Mux|ALU_Data_2_EX[18]~5 , EX_ALU_Mux|ALU_Data_2_EX[18]~5, MIPS32, 1
instance = comp, \ID_Registers|Read_Data_2_ID[16]~7 , ID_Registers|Read_Data_2_ID[16]~7, MIPS32, 1
instance = comp, \ID_EX_Pipeline_Stage|Read_Data_2_EX[16] , ID_EX_Pipeline_Stage|Read_Data_2_EX[16], MIPS32, 1
instance = comp, \EX_ALU_Mux|ALU_Data_2_EX[16]~7 , EX_ALU_Mux|ALU_Data_2_EX[16]~7, MIPS32, 1
instance = comp, \ID_Registers|Read_Data_1_ID[15]~8 , ID_Registers|Read_Data_1_ID[15]~8, MIPS32, 1
instance = comp, \ID_EX_Pipeline_Stage|Read_Data_1_EX[15] , ID_EX_Pipeline_Stage|Read_Data_1_EX[15], MIPS32, 1
instance = comp, \ID_Registers|Read_Data_2_ID[11]~12 , ID_Registers|Read_Data_2_ID[11]~12, MIPS32, 1
instance = comp, \ID_EX_Pipeline_Stage|Read_Data_2_EX[11] , ID_EX_Pipeline_Stage|Read_Data_2_EX[11], MIPS32, 1
instance = comp, \EX_ALU_Mux|ALU_Data_2_EX[11]~12 , EX_ALU_Mux|ALU_Data_2_EX[11]~12, MIPS32, 1
instance = comp, \IF_ID_Pipeline_Stage|Instruction_ID[10]~feeder , IF_ID_Pipeline_Stage|Instruction_ID[10]~feeder, MIPS32, 1
instance = comp, \IF_ID_Pipeline_Stage|Instruction_ID[10] , IF_ID_Pipeline_Stage|Instruction_ID[10], MIPS32, 1
instance = comp, \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[10] , ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[10], MIPS32, 1
instance = comp, \ID_Registers|Read_Data_2_ID[10]~13 , ID_Registers|Read_Data_2_ID[10]~13, MIPS32, 1
instance = comp, \ID_EX_Pipeline_Stage|Read_Data_2_EX[10] , ID_EX_Pipeline_Stage|Read_Data_2_EX[10], MIPS32, 1
instance = comp, \EX_ALU_Mux|ALU_Data_2_EX[10]~13 , EX_ALU_Mux|ALU_Data_2_EX[10]~13, MIPS32, 1
instance = comp, \ID_Registers|Read_Data_2_ID[9]~14 , ID_Registers|Read_Data_2_ID[9]~14, MIPS32, 1
instance = comp, \ID_EX_Pipeline_Stage|Read_Data_2_EX[9] , ID_EX_Pipeline_Stage|Read_Data_2_EX[9], MIPS32, 1
instance = comp, \IF_ID_Pipeline_Stage|Instruction_ID[9]~feeder , IF_ID_Pipeline_Stage|Instruction_ID[9]~feeder, MIPS32, 1
instance = comp, \IF_ID_Pipeline_Stage|Instruction_ID[9] , IF_ID_Pipeline_Stage|Instruction_ID[9], MIPS32, 1
instance = comp, \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[9] , ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[9], MIPS32, 1
instance = comp, \EX_ALU_Mux|ALU_Data_2_EX[9]~14 , EX_ALU_Mux|ALU_Data_2_EX[9]~14, MIPS32, 1
instance = comp, \ID_Registers|Read_Data_1_ID[5]~18 , ID_Registers|Read_Data_1_ID[5]~18, MIPS32, 1
instance = comp, \ID_EX_Pipeline_Stage|Read_Data_1_EX[5] , ID_EX_Pipeline_Stage|Read_Data_1_EX[5], MIPS32, 1
instance = comp, \ID_Registers|Read_Data_2_ID[3]~20 , ID_Registers|Read_Data_2_ID[3]~20, MIPS32, 1
instance = comp, \ID_EX_Pipeline_Stage|Read_Data_2_EX[3] , ID_EX_Pipeline_Stage|Read_Data_2_EX[3], MIPS32, 1
instance = comp, \EX_ALU_Mux|ALU_Data_2_EX[3]~20 , EX_ALU_Mux|ALU_Data_2_EX[3]~20, MIPS32, 1
instance = comp, \ID_Registers|Read_Data_1_ID[1]~1 , ID_Registers|Read_Data_1_ID[1]~1, MIPS32, 1
instance = comp, \ID_EX_Pipeline_Stage|Read_Data_1_EX[1] , ID_EX_Pipeline_Stage|Read_Data_1_EX[1], MIPS32, 1
instance = comp, \ID_Registers|Read_Data_1_ID[0]~2 , ID_Registers|Read_Data_1_ID[0]~2, MIPS32, 1
instance = comp, \ID_EX_Pipeline_Stage|Read_Data_1_EX[0] , ID_EX_Pipeline_Stage|Read_Data_1_EX[0], MIPS32, 1
instance = comp, \EX_ALU|LessThan0~1 , EX_ALU|LessThan0~1, MIPS32, 1
instance = comp, \EX_ALU|LessThan0~3 , EX_ALU|LessThan0~3, MIPS32, 1
instance = comp, \EX_ALU|LessThan0~5 , EX_ALU|LessThan0~5, MIPS32, 1
instance = comp, \EX_ALU|LessThan0~7 , EX_ALU|LessThan0~7, MIPS32, 1
instance = comp, \EX_ALU|LessThan0~9 , EX_ALU|LessThan0~9, MIPS32, 1
instance = comp, \EX_ALU|LessThan0~11 , EX_ALU|LessThan0~11, MIPS32, 1
instance = comp, \EX_ALU|LessThan0~13 , EX_ALU|LessThan0~13, MIPS32, 1
instance = comp, \EX_ALU|LessThan0~15 , EX_ALU|LessThan0~15, MIPS32, 1
instance = comp, \EX_ALU|LessThan0~17 , EX_ALU|LessThan0~17, MIPS32, 1
instance = comp, \EX_ALU|LessThan0~19 , EX_ALU|LessThan0~19, MIPS32, 1
instance = comp, \EX_ALU|LessThan0~21 , EX_ALU|LessThan0~21, MIPS32, 1
instance = comp, \EX_ALU|LessThan0~23 , EX_ALU|LessThan0~23, MIPS32, 1
instance = comp, \EX_ALU|LessThan0~25 , EX_ALU|LessThan0~25, MIPS32, 1
instance = comp, \EX_ALU|LessThan0~27 , EX_ALU|LessThan0~27, MIPS32, 1
instance = comp, \EX_ALU|LessThan0~29 , EX_ALU|LessThan0~29, MIPS32, 1
instance = comp, \EX_ALU|LessThan0~31 , EX_ALU|LessThan0~31, MIPS32, 1
instance = comp, \EX_ALU|LessThan0~33 , EX_ALU|LessThan0~33, MIPS32, 1
instance = comp, \EX_ALU|LessThan0~35 , EX_ALU|LessThan0~35, MIPS32, 1
instance = comp, \EX_ALU|LessThan0~37 , EX_ALU|LessThan0~37, MIPS32, 1
instance = comp, \EX_ALU|LessThan0~39 , EX_ALU|LessThan0~39, MIPS32, 1
instance = comp, \EX_ALU|LessThan0~41 , EX_ALU|LessThan0~41, MIPS32, 1
instance = comp, \EX_ALU|LessThan0~43 , EX_ALU|LessThan0~43, MIPS32, 1
instance = comp, \EX_ALU|LessThan0~45 , EX_ALU|LessThan0~45, MIPS32, 1
instance = comp, \EX_ALU|LessThan0~47 , EX_ALU|LessThan0~47, MIPS32, 1
instance = comp, \EX_ALU|LessThan0~49 , EX_ALU|LessThan0~49, MIPS32, 1
instance = comp, \EX_ALU|LessThan0~51 , EX_ALU|LessThan0~51, MIPS32, 1
instance = comp, \EX_ALU|LessThan0~53 , EX_ALU|LessThan0~53, MIPS32, 1
instance = comp, \EX_ALU|LessThan0~55 , EX_ALU|LessThan0~55, MIPS32, 1
instance = comp, \EX_ALU|LessThan0~57 , EX_ALU|LessThan0~57, MIPS32, 1
instance = comp, \EX_ALU|LessThan0~59 , EX_ALU|LessThan0~59, MIPS32, 1
instance = comp, \EX_ALU|LessThan0~61 , EX_ALU|LessThan0~61, MIPS32, 1
instance = comp, \EX_ALU|LessThan0~62 , EX_ALU|LessThan0~62, MIPS32, 1
instance = comp, \EX_ALU|ALU_Result_EX~0 , EX_ALU|ALU_Result_EX~0, MIPS32, 1
instance = comp, \EX_ALU|Mux31~1 , EX_ALU|Mux31~1, MIPS32, 1
instance = comp, \EX_ALU|Equal0~11 , EX_ALU|Equal0~11, MIPS32, 1
instance = comp, \EX_ALU|Equal0~12 , EX_ALU|Equal0~12, MIPS32, 1
instance = comp, \EX_MEM_Pipeline_Stage|Zero_MEM , EX_MEM_Pipeline_Stage|Zero_MEM, MIPS32, 1
instance = comp, \EX_MEM_Pipeline_Stage|ALU_Result_MEM[0] , EX_MEM_Pipeline_Stage|ALU_Result_MEM[0], MIPS32, 1
instance = comp, \EX_ALU|Mux30~0 , EX_ALU|Mux30~0, MIPS32, 1
instance = comp, \EX_MEM_Pipeline_Stage|ALU_Result_MEM[1] , EX_MEM_Pipeline_Stage|ALU_Result_MEM[1], MIPS32, 1
instance = comp, \EX_ALU|Mux29~1 , EX_ALU|Mux29~1, MIPS32, 1
instance = comp, \EX_MEM_Pipeline_Stage|ALU_Result_MEM[2] , EX_MEM_Pipeline_Stage|ALU_Result_MEM[2], MIPS32, 1
instance = comp, \EX_ALU|Mux28~0 , EX_ALU|Mux28~0, MIPS32, 1
instance = comp, \EX_MEM_Pipeline_Stage|ALU_Result_MEM[3] , EX_MEM_Pipeline_Stage|ALU_Result_MEM[3], MIPS32, 1
instance = comp, \EX_ALU|Mux27~0 , EX_ALU|Mux27~0, MIPS32, 1
instance = comp, \EX_MEM_Pipeline_Stage|ALU_Result_MEM[4] , EX_MEM_Pipeline_Stage|ALU_Result_MEM[4], MIPS32, 1
instance = comp, \EX_MEM_Pipeline_Stage|ALU_Result_MEM[5] , EX_MEM_Pipeline_Stage|ALU_Result_MEM[5], MIPS32, 1
instance = comp, \EX_ALU|Mux25~0 , EX_ALU|Mux25~0, MIPS32, 1
instance = comp, \EX_MEM_Pipeline_Stage|ALU_Result_MEM[6] , EX_MEM_Pipeline_Stage|ALU_Result_MEM[6], MIPS32, 1
instance = comp, \EX_ALU|Mux24~0 , EX_ALU|Mux24~0, MIPS32, 1
instance = comp, \EX_MEM_Pipeline_Stage|ALU_Result_MEM[7] , EX_MEM_Pipeline_Stage|ALU_Result_MEM[7], MIPS32, 1
instance = comp, \EX_ALU|Mux23~0 , EX_ALU|Mux23~0, MIPS32, 1
instance = comp, \EX_MEM_Pipeline_Stage|ALU_Result_MEM[8] , EX_MEM_Pipeline_Stage|ALU_Result_MEM[8], MIPS32, 1
instance = comp, \EX_ALU|Mux22~0 , EX_ALU|Mux22~0, MIPS32, 1
instance = comp, \EX_MEM_Pipeline_Stage|ALU_Result_MEM[9] , EX_MEM_Pipeline_Stage|ALU_Result_MEM[9], MIPS32, 1
instance = comp, \EX_ALU|Mux21~0 , EX_ALU|Mux21~0, MIPS32, 1
instance = comp, \EX_MEM_Pipeline_Stage|ALU_Result_MEM[10] , EX_MEM_Pipeline_Stage|ALU_Result_MEM[10], MIPS32, 1
instance = comp, \EX_ALU|Mux20~0 , EX_ALU|Mux20~0, MIPS32, 1
instance = comp, \EX_MEM_Pipeline_Stage|ALU_Result_MEM[11] , EX_MEM_Pipeline_Stage|ALU_Result_MEM[11], MIPS32, 1
instance = comp, \EX_ALU|Mux19~0 , EX_ALU|Mux19~0, MIPS32, 1
instance = comp, \EX_MEM_Pipeline_Stage|ALU_Result_MEM[12] , EX_MEM_Pipeline_Stage|ALU_Result_MEM[12], MIPS32, 1
instance = comp, \EX_ALU|Mux18~0 , EX_ALU|Mux18~0, MIPS32, 1
instance = comp, \EX_MEM_Pipeline_Stage|ALU_Result_MEM[13] , EX_MEM_Pipeline_Stage|ALU_Result_MEM[13], MIPS32, 1
instance = comp, \EX_ALU|Mux17~0 , EX_ALU|Mux17~0, MIPS32, 1
instance = comp, \EX_MEM_Pipeline_Stage|ALU_Result_MEM[14] , EX_MEM_Pipeline_Stage|ALU_Result_MEM[14], MIPS32, 1
instance = comp, \EX_ALU|Mux16~0 , EX_ALU|Mux16~0, MIPS32, 1
instance = comp, \EX_MEM_Pipeline_Stage|ALU_Result_MEM[15] , EX_MEM_Pipeline_Stage|ALU_Result_MEM[15], MIPS32, 1
instance = comp, \EX_ALU|Mux15~0 , EX_ALU|Mux15~0, MIPS32, 1
instance = comp, \EX_MEM_Pipeline_Stage|ALU_Result_MEM[16] , EX_MEM_Pipeline_Stage|ALU_Result_MEM[16], MIPS32, 1
instance = comp, \EX_ALU|Mux14~0 , EX_ALU|Mux14~0, MIPS32, 1
instance = comp, \EX_MEM_Pipeline_Stage|ALU_Result_MEM[17] , EX_MEM_Pipeline_Stage|ALU_Result_MEM[17], MIPS32, 1
instance = comp, \EX_ALU|Mux13~0 , EX_ALU|Mux13~0, MIPS32, 1
instance = comp, \EX_MEM_Pipeline_Stage|ALU_Result_MEM[18] , EX_MEM_Pipeline_Stage|ALU_Result_MEM[18], MIPS32, 1
instance = comp, \EX_ALU|Mux12~0 , EX_ALU|Mux12~0, MIPS32, 1
instance = comp, \EX_MEM_Pipeline_Stage|ALU_Result_MEM[19] , EX_MEM_Pipeline_Stage|ALU_Result_MEM[19], MIPS32, 1
instance = comp, \EX_ALU|Mux11~0 , EX_ALU|Mux11~0, MIPS32, 1
instance = comp, \EX_MEM_Pipeline_Stage|ALU_Result_MEM[20] , EX_MEM_Pipeline_Stage|ALU_Result_MEM[20], MIPS32, 1
instance = comp, \EX_ALU|Mux10~0 , EX_ALU|Mux10~0, MIPS32, 1
instance = comp, \EX_MEM_Pipeline_Stage|ALU_Result_MEM[21] , EX_MEM_Pipeline_Stage|ALU_Result_MEM[21], MIPS32, 1
instance = comp, \EX_ALU|Mux9~0 , EX_ALU|Mux9~0, MIPS32, 1
instance = comp, \EX_MEM_Pipeline_Stage|ALU_Result_MEM[22] , EX_MEM_Pipeline_Stage|ALU_Result_MEM[22], MIPS32, 1
instance = comp, \EX_ALU|Mux8~0 , EX_ALU|Mux8~0, MIPS32, 1
instance = comp, \EX_MEM_Pipeline_Stage|ALU_Result_MEM[23] , EX_MEM_Pipeline_Stage|ALU_Result_MEM[23], MIPS32, 1
instance = comp, \EX_MEM_Pipeline_Stage|ALU_Result_MEM[24] , EX_MEM_Pipeline_Stage|ALU_Result_MEM[24], MIPS32, 1
instance = comp, \EX_ALU|Mux6~0 , EX_ALU|Mux6~0, MIPS32, 1
instance = comp, \EX_MEM_Pipeline_Stage|ALU_Result_MEM[25] , EX_MEM_Pipeline_Stage|ALU_Result_MEM[25], MIPS32, 1
instance = comp, \EX_ALU|Mux5~0 , EX_ALU|Mux5~0, MIPS32, 1
instance = comp, \EX_MEM_Pipeline_Stage|ALU_Result_MEM[26] , EX_MEM_Pipeline_Stage|ALU_Result_MEM[26], MIPS32, 1
instance = comp, \EX_ALU|Mux4~0 , EX_ALU|Mux4~0, MIPS32, 1
instance = comp, \EX_MEM_Pipeline_Stage|ALU_Result_MEM[27] , EX_MEM_Pipeline_Stage|ALU_Result_MEM[27], MIPS32, 1
instance = comp, \EX_ALU|Mux3~0 , EX_ALU|Mux3~0, MIPS32, 1
instance = comp, \EX_MEM_Pipeline_Stage|ALU_Result_MEM[28] , EX_MEM_Pipeline_Stage|ALU_Result_MEM[28], MIPS32, 1
instance = comp, \EX_ALU|Mux2~0 , EX_ALU|Mux2~0, MIPS32, 1
instance = comp, \EX_MEM_Pipeline_Stage|ALU_Result_MEM[29] , EX_MEM_Pipeline_Stage|ALU_Result_MEM[29], MIPS32, 1
instance = comp, \EX_ALU|Mux1~0 , EX_ALU|Mux1~0, MIPS32, 1
instance = comp, \EX_MEM_Pipeline_Stage|ALU_Result_MEM[30] , EX_MEM_Pipeline_Stage|ALU_Result_MEM[30], MIPS32, 1
instance = comp, \EX_ALU|Mux0~0 , EX_ALU|Mux0~0, MIPS32, 1
instance = comp, \EX_MEM_Pipeline_Stage|ALU_Result_MEM[31] , EX_MEM_Pipeline_Stage|ALU_Result_MEM[31], MIPS32, 1
instance = comp, \EX_MEM_Pipeline_Stage|Write_Data_MEM~feeder , EX_MEM_Pipeline_Stage|Write_Data_MEM~feeder, MIPS32, 1
instance = comp, \EX_MEM_Pipeline_Stage|Write_Data_MEM , EX_MEM_Pipeline_Stage|Write_Data_MEM, MIPS32, 1
instance = comp, \ID_EX_Pipeline_Stage|Instruction_EX[16] , ID_EX_Pipeline_Stage|Instruction_EX[16], MIPS32, 1
instance = comp, \EX_Dest_Mux|Write_Register_EX[0]~0 , EX_Dest_Mux|Write_Register_EX[0]~0, MIPS32, 1
instance = comp, \EX_MEM_Pipeline_Stage|Write_Register_MEM[0] , EX_MEM_Pipeline_Stage|Write_Register_MEM[0], MIPS32, 1
instance = comp, \IF_ID_Pipeline_Stage|Instruction_ID[12] , IF_ID_Pipeline_Stage|Instruction_ID[12], MIPS32, 1
instance = comp, \ID_EX_Pipeline_Stage|Instruction_EX[12] , ID_EX_Pipeline_Stage|Instruction_EX[12], MIPS32, 1
instance = comp, \EX_Dest_Mux|Write_Register_EX[1]~1 , EX_Dest_Mux|Write_Register_EX[1]~1, MIPS32, 1
instance = comp, \EX_MEM_Pipeline_Stage|Write_Register_MEM[1] , EX_MEM_Pipeline_Stage|Write_Register_MEM[1], MIPS32, 1
instance = comp, \IF_ID_Pipeline_Stage|Instruction_ID[13] , IF_ID_Pipeline_Stage|Instruction_ID[13], MIPS32, 1
instance = comp, \ID_EX_Pipeline_Stage|Instruction_EX[13]~feeder , ID_EX_Pipeline_Stage|Instruction_EX[13]~feeder, MIPS32, 1
instance = comp, \ID_EX_Pipeline_Stage|Instruction_EX[13] , ID_EX_Pipeline_Stage|Instruction_EX[13], MIPS32, 1
instance = comp, \EX_Dest_Mux|Write_Register_EX[2]~2 , EX_Dest_Mux|Write_Register_EX[2]~2, MIPS32, 1
instance = comp, \EX_MEM_Pipeline_Stage|Write_Register_MEM[2] , EX_MEM_Pipeline_Stage|Write_Register_MEM[2], MIPS32, 1
instance = comp, \ID_EX_Pipeline_Stage|Instruction_EX[19]~feeder , ID_EX_Pipeline_Stage|Instruction_EX[19]~feeder, MIPS32, 1
instance = comp, \ID_EX_Pipeline_Stage|Instruction_EX[19] , ID_EX_Pipeline_Stage|Instruction_EX[19], MIPS32, 1
instance = comp, \IF_ID_Pipeline_Stage|Instruction_ID[14]~feeder , IF_ID_Pipeline_Stage|Instruction_ID[14]~feeder, MIPS32, 1
instance = comp, \IF_ID_Pipeline_Stage|Instruction_ID[14] , IF_ID_Pipeline_Stage|Instruction_ID[14], MIPS32, 1
instance = comp, \ID_EX_Pipeline_Stage|Instruction_EX[14] , ID_EX_Pipeline_Stage|Instruction_EX[14], MIPS32, 1
instance = comp, \EX_Dest_Mux|Write_Register_EX[3]~3 , EX_Dest_Mux|Write_Register_EX[3]~3, MIPS32, 1
instance = comp, \EX_MEM_Pipeline_Stage|Write_Register_MEM[3] , EX_MEM_Pipeline_Stage|Write_Register_MEM[3], MIPS32, 1
instance = comp, \ID_EX_Pipeline_Stage|Instruction_EX[20] , ID_EX_Pipeline_Stage|Instruction_EX[20], MIPS32, 1
instance = comp, \EX_Dest_Mux|Write_Register_EX[4]~4 , EX_Dest_Mux|Write_Register_EX[4]~4, MIPS32, 1
instance = comp, \EX_MEM_Pipeline_Stage|Write_Register_MEM[4] , EX_MEM_Pipeline_Stage|Write_Register_MEM[4], MIPS32, 1
instance = comp, \RegWrite_MEM~I , RegWrite_MEM, MIPS32, 1
instance = comp, \MemtoReg_MEM~I , MemtoReg_MEM, MIPS32, 1
instance = comp, \Branch_MEM~I , Branch_MEM, MIPS32, 1
instance = comp, \MemRead_MEM~I , MemRead_MEM, MIPS32, 1
instance = comp, \MemWrite_MEM~I , MemWrite_MEM, MIPS32, 1
instance = comp, \Zero_MEM~I , Zero_MEM, MIPS32, 1
instance = comp, \ALU_Result_MEM[0]~I , ALU_Result_MEM[0], MIPS32, 1
instance = comp, \ALU_Result_MEM[1]~I , ALU_Result_MEM[1], MIPS32, 1
instance = comp, \ALU_Result_MEM[2]~I , ALU_Result_MEM[2], MIPS32, 1
instance = comp, \ALU_Result_MEM[3]~I , ALU_Result_MEM[3], MIPS32, 1
instance = comp, \ALU_Result_MEM[4]~I , ALU_Result_MEM[4], MIPS32, 1
instance = comp, \ALU_Result_MEM[5]~I , ALU_Result_MEM[5], MIPS32, 1
instance = comp, \ALU_Result_MEM[6]~I , ALU_Result_MEM[6], MIPS32, 1
instance = comp, \ALU_Result_MEM[7]~I , ALU_Result_MEM[7], MIPS32, 1
instance = comp, \ALU_Result_MEM[8]~I , ALU_Result_MEM[8], MIPS32, 1
instance = comp, \ALU_Result_MEM[9]~I , ALU_Result_MEM[9], MIPS32, 1
instance = comp, \ALU_Result_MEM[10]~I , ALU_Result_MEM[10], MIPS32, 1
instance = comp, \ALU_Result_MEM[11]~I , ALU_Result_MEM[11], MIPS32, 1
instance = comp, \ALU_Result_MEM[12]~I , ALU_Result_MEM[12], MIPS32, 1
instance = comp, \ALU_Result_MEM[13]~I , ALU_Result_MEM[13], MIPS32, 1
instance = comp, \ALU_Result_MEM[14]~I , ALU_Result_MEM[14], MIPS32, 1
instance = comp, \ALU_Result_MEM[15]~I , ALU_Result_MEM[15], MIPS32, 1
instance = comp, \ALU_Result_MEM[16]~I , ALU_Result_MEM[16], MIPS32, 1
instance = comp, \ALU_Result_MEM[17]~I , ALU_Result_MEM[17], MIPS32, 1
instance = comp, \ALU_Result_MEM[18]~I , ALU_Result_MEM[18], MIPS32, 1
instance = comp, \ALU_Result_MEM[19]~I , ALU_Result_MEM[19], MIPS32, 1
instance = comp, \ALU_Result_MEM[20]~I , ALU_Result_MEM[20], MIPS32, 1
instance = comp, \ALU_Result_MEM[21]~I , ALU_Result_MEM[21], MIPS32, 1
instance = comp, \ALU_Result_MEM[22]~I , ALU_Result_MEM[22], MIPS32, 1
instance = comp, \ALU_Result_MEM[23]~I , ALU_Result_MEM[23], MIPS32, 1
instance = comp, \ALU_Result_MEM[24]~I , ALU_Result_MEM[24], MIPS32, 1
instance = comp, \ALU_Result_MEM[25]~I , ALU_Result_MEM[25], MIPS32, 1
instance = comp, \ALU_Result_MEM[26]~I , ALU_Result_MEM[26], MIPS32, 1
instance = comp, \ALU_Result_MEM[27]~I , ALU_Result_MEM[27], MIPS32, 1
instance = comp, \ALU_Result_MEM[28]~I , ALU_Result_MEM[28], MIPS32, 1
instance = comp, \ALU_Result_MEM[29]~I , ALU_Result_MEM[29], MIPS32, 1
instance = comp, \ALU_Result_MEM[30]~I , ALU_Result_MEM[30], MIPS32, 1
instance = comp, \ALU_Result_MEM[31]~I , ALU_Result_MEM[31], MIPS32, 1
instance = comp, \Write_Data_MEM~I , Write_Data_MEM, MIPS32, 1
instance = comp, \Write_Register_MEM[0]~I , Write_Register_MEM[0], MIPS32, 1
instance = comp, \Write_Register_MEM[1]~I , Write_Register_MEM[1], MIPS32, 1
instance = comp, \Write_Register_MEM[2]~I , Write_Register_MEM[2], MIPS32, 1
instance = comp, \Write_Register_MEM[3]~I , Write_Register_MEM[3], MIPS32, 1
instance = comp, \Write_Register_MEM[4]~I , Write_Register_MEM[4], MIPS32, 1
