#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000240e8cbea10 .scope module, "tb_mips" "tb_mips" 2 3;
 .timescale -9 -12;
v00000240e90aa240_0 .var "clk", 0 0;
v00000240e90aad80_0 .var "rst", 0 0;
S_00000240e8cbeba0 .scope module, "my_mips" "mips" 2 9, 3 1 0, S_00000240e8cbea10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
v00000240e90aa4c0_0 .net "ALUSrc", 0 0, v00000240e8ce9380_0;  1 drivers
v00000240e90abbe0_0 .net "ALUctr", 1 0, v00000240e8ce9240_0;  1 drivers
v00000240e90abd20_0 .net "ExtOp", 1 0, v00000240e8ceadc0_0;  1 drivers
v00000240e90abdc0_0 .net "MemWrite", 0 0, v00000240e8cea960_0;  1 drivers
v00000240e90ab820_0 .net "MemtoReg", 1 0, v00000240e8ceae60_0;  1 drivers
v00000240e90ab320_0 .net "RegDst", 1 0, v00000240e8ce9920_0;  1 drivers
v00000240e90aa1a0_0 .net "RegWrite", 0 0, v00000240e8cea140_0;  1 drivers
v00000240e90abc80_0 .net "addi_sel", 0 0, v00000240e8ce92e0_0;  1 drivers
v00000240e90aace0_0 .net "alu_sel", 1 0, v00000240e8ce9420_0;  1 drivers
v00000240e90aa9c0_0 .net "clk", 0 0, v00000240e90aa240_0;  1 drivers
v00000240e90abe60_0 .net "funct", 5 0, L_00000240e90aa600;  1 drivers
v00000240e90ab1e0_0 .net "nPC_sel", 0 0, v00000240e8ce94c0_0;  1 drivers
v00000240e90aa740_0 .net "opcode", 5 0, L_00000240e90ab6e0;  1 drivers
v00000240e90ab960_0 .net "pc_sel", 1 0, v00000240e8ce9a60_0;  1 drivers
v00000240e90ab0a0_0 .net "rst", 0 0, v00000240e90aad80_0;  1 drivers
S_00000240e8ccbf40 .scope module, "my_controller" "controller" 3 13, 4 1 0, S_00000240e8cbeba0;
 .timescale -9 -12;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /OUTPUT 2 "RegDst";
    .port_info 3 /OUTPUT 1 "ALUSrc";
    .port_info 4 /OUTPUT 1 "RegWrite";
    .port_info 5 /OUTPUT 2 "MemtoReg";
    .port_info 6 /OUTPUT 1 "MemWrite";
    .port_info 7 /OUTPUT 1 "nPC_sel";
    .port_info 8 /OUTPUT 2 "Ext_Op";
    .port_info 9 /OUTPUT 2 "ALUctr";
    .port_info 10 /OUTPUT 2 "pc_sel";
    .port_info 11 /OUTPUT 2 "alu_sel";
    .port_info 12 /OUTPUT 1 "addi_sel";
v00000240e8ce9380_0 .var "ALUSrc", 0 0;
v00000240e8ce9240_0 .var "ALUctr", 1 0;
v00000240e8ceadc0_0 .var "Ext_Op", 1 0;
v00000240e8cea960_0 .var "MemWrite", 0 0;
v00000240e8ceae60_0 .var "MemtoReg", 1 0;
v00000240e8ce9920_0 .var "RegDst", 1 0;
v00000240e8cea140_0 .var "RegWrite", 0 0;
v00000240e8ce92e0_0 .var "addi_sel", 0 0;
v00000240e8ce9420_0 .var "alu_sel", 1 0;
v00000240e8ce9880_0 .net "funct", 5 0, L_00000240e90aa600;  alias, 1 drivers
v00000240e8ce94c0_0 .var "nPC_sel", 0 0;
v00000240e8ce96a0_0 .net "opcode", 5 0, L_00000240e90ab6e0;  alias, 1 drivers
v00000240e8ce9a60_0 .var "pc_sel", 1 0;
E_00000240e8cf04d0 .event anyedge, v00000240e8ce96a0_0, v00000240e8ce9880_0;
S_00000240e8ccc0d0 .scope module, "my_datapath" "datapath" 3 29, 5 1 0, S_00000240e8cbeba0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 2 "RegDst";
    .port_info 3 /INPUT 1 "ALUSrc";
    .port_info 4 /INPUT 1 "RegWr";
    .port_info 5 /INPUT 2 "MemtoReg";
    .port_info 6 /INPUT 1 "MemWrite";
    .port_info 7 /INPUT 1 "nPC_sel";
    .port_info 8 /INPUT 2 "Ext_Op";
    .port_info 9 /INPUT 2 "ALUctr";
    .port_info 10 /INPUT 2 "pc_sel";
    .port_info 11 /INPUT 2 "alu_sel";
    .port_info 12 /INPUT 1 "addi_sel";
    .port_info 13 /OUTPUT 6 "opcode";
    .port_info 14 /OUTPUT 6 "funct";
L_00000240e90ac428 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_00000240e8cdc520 .functor XNOR 1, v00000240e90a82d0_0, L_00000240e90ac428, C4<0>, C4<0>;
v00000240e8d2a940_0 .net "ALUSrc", 0 0, v00000240e8ce9380_0;  alias, 1 drivers
v00000240e8d2b5c0_0 .net "ALUctr", 1 0, v00000240e8ce9240_0;  alias, 1 drivers
v00000240e8d2a1c0_0 .net "Ext_Op", 1 0, v00000240e8ceadc0_0;  alias, 1 drivers
v00000240e8d29ea0_0 .net "MemWrite", 0 0, v00000240e8cea960_0;  alias, 1 drivers
v00000240e8d2a9e0_0 .net "MemtoReg", 1 0, v00000240e8ceae60_0;  alias, 1 drivers
v00000240e8d29f40_0 .net "RegDst", 1 0, v00000240e8ce9920_0;  alias, 1 drivers
v00000240e8d29fe0_0 .net "RegWr", 0 0, v00000240e8cea140_0;  alias, 1 drivers
L_00000240e90ac308 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v00000240e8d2a120_0 .net/2u *"_ivl_10", 1 0, L_00000240e90ac308;  1 drivers
v00000240e8d2cf90_0 .net *"_ivl_12", 0 0, L_00000240e90ab8c0;  1 drivers
L_00000240e90ac350 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v00000240e8d2cd10_0 .net/2u *"_ivl_14", 1 0, L_00000240e90ac350;  1 drivers
v00000240e8d2bff0_0 .net *"_ivl_16", 0 0, L_00000240e90aa560;  1 drivers
L_00000240e90ac398 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000240e8d2c090_0 .net/2u *"_ivl_18", 31 0, L_00000240e90ac398;  1 drivers
v00000240e8d2baf0_0 .net *"_ivl_20", 31 0, L_00000240e90abb40;  1 drivers
v00000240e8d2cbd0_0 .net *"_ivl_22", 31 0, L_00000240e90aaa60;  1 drivers
v00000240e8d2d7b0_0 .net *"_ivl_27", 5 0, L_00000240e90ab000;  1 drivers
L_00000240e90ac3e0 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v00000240e8d2d3f0_0 .net/2u *"_ivl_28", 5 0, L_00000240e90ac3e0;  1 drivers
v00000240e8d2bd70_0 .net *"_ivl_30", 0 0, L_00000240e90aac40;  1 drivers
v00000240e8d2c810_0 .net/2u *"_ivl_32", 0 0, L_00000240e90ac428;  1 drivers
v00000240e8d2cdb0_0 .net *"_ivl_34", 0 0, L_00000240e8cdc520;  1 drivers
L_00000240e90ac470 .functor BUFT 1, C4<11110>, C4<0>, C4<0>, C4<0>;
v00000240e8d2cef0_0 .net/2u *"_ivl_36", 4 0, L_00000240e90ac470;  1 drivers
v00000240e8d2be10_0 .net *"_ivl_39", 4 0, L_00000240e90aa6a0;  1 drivers
v00000240e8d2d490_0 .net *"_ivl_40", 4 0, L_00000240e90ab640;  1 drivers
L_00000240e90ac4b8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000240e8d2c130_0 .net/2u *"_ivl_42", 1 0, L_00000240e90ac4b8;  1 drivers
v00000240e8d2c6d0_0 .net *"_ivl_44", 0 0, L_00000240e90aa7e0;  1 drivers
v00000240e8d2c1d0_0 .net *"_ivl_47", 4 0, L_00000240e90abaa0;  1 drivers
L_00000240e90ac500 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v00000240e8d2c8b0_0 .net/2u *"_ivl_48", 1 0, L_00000240e90ac500;  1 drivers
v00000240e8d2d2b0_0 .net *"_ivl_50", 0 0, L_00000240e90aaec0;  1 drivers
v00000240e8d2c9f0_0 .net *"_ivl_53", 4 0, L_00000240e90aaf60;  1 drivers
L_00000240e90ac548 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v00000240e8d2bb90_0 .net/2u *"_ivl_54", 1 0, L_00000240e90ac548;  1 drivers
v00000240e8d2c770_0 .net *"_ivl_56", 0 0, L_00000240e90ab140;  1 drivers
L_00000240e90ac590 .functor BUFT 1, C4<11110>, C4<0>, C4<0>, C4<0>;
v00000240e8d2c450_0 .net/2u *"_ivl_58", 4 0, L_00000240e90ac590;  1 drivers
L_00000240e90ac2c0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000240e8d2d030_0 .net/2u *"_ivl_6", 1 0, L_00000240e90ac2c0;  1 drivers
L_00000240e90ac5d8 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v00000240e8d2d8f0_0 .net/2u *"_ivl_60", 4 0, L_00000240e90ac5d8;  1 drivers
v00000240e8d2d850_0 .net *"_ivl_62", 4 0, L_00000240e90ab280;  1 drivers
v00000240e8d2ca90_0 .net *"_ivl_64", 4 0, L_00000240e90ab460;  1 drivers
v00000240e8d2d990_0 .net *"_ivl_66", 4 0, L_00000240e9105cb0;  1 drivers
v00000240e8d2d530_0 .net *"_ivl_8", 0 0, L_00000240e90ab5a0;  1 drivers
v00000240e8d2c270_0 .net "addi_sel", 0 0, v00000240e8ce92e0_0;  alias, 1 drivers
v00000240e8d2d0d0_0 .net "alu_out", 31 0, v00000240e90a8a50_0;  1 drivers
v00000240e8d2bc30_0 .net "alu_sel", 1 0, v00000240e8ce9420_0;  alias, 1 drivers
v00000240e8d2beb0_0 .net "clk", 0 0, v00000240e90aa240_0;  alias, 1 drivers
v00000240e8d2d5d0_0 .net "dm_out", 31 0, L_00000240e9105d50;  1 drivers
v00000240e8d2ce50_0 .net "flow", 0 0, v00000240e90a82d0_0;  1 drivers
v00000240e8d2bf50_0 .net "funct", 5 0, L_00000240e90aa600;  alias, 1 drivers
v00000240e8d2c630_0 .net "imm_ext", 31 0, v00000240e90a9c70_0;  1 drivers
v00000240e8d2c310_0 .net "instr", 31 0, L_00000240e90aa880;  1 drivers
v00000240e8d2d170_0 .net "jr_data", 31 0, L_00000240e8cdca60;  1 drivers
v00000240e8d2d350_0 .net "nPC_sel", 0 0, v00000240e8ce94c0_0;  alias, 1 drivers
v00000240e8d2d670_0 .net "npc", 31 0, v00000240e8d2b020_0;  1 drivers
v00000240e8d2cb30_0 .net "opcode", 5 0, L_00000240e90ab6e0;  alias, 1 drivers
v00000240e8d2d710_0 .net "pc", 31 0, v00000240e8d29e00_0;  1 drivers
v00000240e8d2c3b0_0 .net "pc_4", 31 0, L_00000240e9105530;  1 drivers
v00000240e8d2bcd0_0 .net "pc_sel", 1 0, v00000240e8ce9a60_0;  alias, 1 drivers
v00000240e8d2c4f0_0 .net "reg1_data", 31 0, L_00000240e8cdc910;  1 drivers
v00000240e8d2c590_0 .net "reg2_data", 31 0, L_00000240e8cdc980;  1 drivers
v00000240e8d2c950_0 .net "rst", 0 0, v00000240e90aad80_0;  alias, 1 drivers
v00000240e8d2d210_0 .net "write_data", 31 0, L_00000240e90aab00;  1 drivers
v00000240e8d2cc70_0 .net "write_reg", 4 0, L_00000240e9105210;  1 drivers
v00000240e90aa100_0 .net "zero", 0 0, L_00000240e9104770;  1 drivers
L_00000240e90ab6e0 .part L_00000240e90aa880, 26, 6;
L_00000240e90aa600 .part L_00000240e90aa880, 0, 6;
L_00000240e90ab3c0 .part v00000240e8d29e00_0, 0, 10;
L_00000240e90ab5a0 .cmp/eq 2, v00000240e8ceae60_0, L_00000240e90ac2c0;
L_00000240e90ab8c0 .cmp/eq 2, v00000240e8ceae60_0, L_00000240e90ac308;
L_00000240e90aa560 .cmp/eq 2, v00000240e8ceae60_0, L_00000240e90ac350;
L_00000240e90abb40 .functor MUXZ 32, L_00000240e90ac398, L_00000240e9105530, L_00000240e90aa560, C4<>;
L_00000240e90aaa60 .functor MUXZ 32, L_00000240e90abb40, L_00000240e9105d50, L_00000240e90ab8c0, C4<>;
L_00000240e90aab00 .functor MUXZ 32, L_00000240e90aaa60, v00000240e90a8a50_0, L_00000240e90ab5a0, C4<>;
L_00000240e90ab000 .part L_00000240e90aa880, 26, 6;
L_00000240e90aac40 .cmp/eq 6, L_00000240e90ab000, L_00000240e90ac3e0;
L_00000240e90aa6a0 .part L_00000240e90aa880, 16, 5;
L_00000240e90ab640 .functor MUXZ 5, L_00000240e90aa6a0, L_00000240e90ac470, L_00000240e8cdc520, C4<>;
L_00000240e90aa7e0 .cmp/eq 2, v00000240e8ce9920_0, L_00000240e90ac4b8;
L_00000240e90abaa0 .part L_00000240e90aa880, 16, 5;
L_00000240e90aaec0 .cmp/eq 2, v00000240e8ce9920_0, L_00000240e90ac500;
L_00000240e90aaf60 .part L_00000240e90aa880, 11, 5;
L_00000240e90ab140 .cmp/eq 2, v00000240e8ce9920_0, L_00000240e90ac548;
L_00000240e90ab280 .functor MUXZ 5, L_00000240e90ac5d8, L_00000240e90ac590, L_00000240e90ab140, C4<>;
L_00000240e90ab460 .functor MUXZ 5, L_00000240e90ab280, L_00000240e90aaf60, L_00000240e90aaec0, C4<>;
L_00000240e9105cb0 .functor MUXZ 5, L_00000240e90ab460, L_00000240e90abaa0, L_00000240e90aa7e0, C4<>;
L_00000240e9105210 .functor MUXZ 5, L_00000240e9105cb0, L_00000240e90ab640, L_00000240e90aac40, C4<>;
L_00000240e9105850 .part L_00000240e90aa880, 21, 5;
L_00000240e9105b70 .part L_00000240e90aa880, 16, 5;
L_00000240e9105990 .part L_00000240e90aa880, 21, 5;
L_00000240e91058f0 .part L_00000240e90aa880, 0, 16;
L_00000240e91053f0 .functor MUXZ 32, L_00000240e8cdc980, v00000240e90a9c70_0, v00000240e8ce9380_0, C4<>;
L_00000240e9104ef0 .part v00000240e90a8a50_0, 0, 10;
L_00000240e91048b0 .part L_00000240e90aa880, 0, 26;
S_00000240e8c85110 .scope module, "my_alu" "alu" 5 93, 6 1 0, S_00000240e8ccc0d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "din1";
    .port_info 1 /INPUT 32 "din2";
    .port_info 2 /INPUT 2 "alu_sel";
    .port_info 3 /INPUT 2 "ALUctr";
    .port_info 4 /OUTPUT 32 "dout";
    .port_info 5 /OUTPUT 1 "zero";
    .port_info 6 /OUTPUT 1 "flow";
v00000240e8ce9740_0 .net "ALUctr", 1 0, v00000240e8ce9240_0;  alias, 1 drivers
L_00000240e90ac6f8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000240e8ce9b00_0 .net/2u *"_ivl_2", 31 0, L_00000240e90ac6f8;  1 drivers
v00000240e8ce9c40_0 .net *"_ivl_4", 0 0, L_00000240e9104b30;  1 drivers
L_00000240e90ac740 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000240e8ce9ce0_0 .net/2u *"_ivl_6", 0 0, L_00000240e90ac740;  1 drivers
L_00000240e90ac788 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000240e90a8ff0_0 .net/2u *"_ivl_8", 0 0, L_00000240e90ac788;  1 drivers
v00000240e90a80f0_0 .net "alu_sel", 1 0, v00000240e8ce9420_0;  alias, 1 drivers
v00000240e90a9630_0 .net "din1", 31 0, L_00000240e8cdc910;  alias, 1 drivers
v00000240e90a9b30_0 .net "din2", 31 0, L_00000240e91053f0;  1 drivers
v00000240e90a8a50_0 .var "dout", 31 0;
v00000240e90a82d0_0 .var "flow", 0 0;
v00000240e90a9270_0 .net "shift_amt", 4 0, L_00000240e9104a90;  1 drivers
v00000240e90a9130_0 .var "tmp", 31 0;
v00000240e90a9590_0 .net "zero", 0 0, L_00000240e9104770;  alias, 1 drivers
E_00000240e8cf0510/0 .event anyedge, v00000240e8ce9420_0, v00000240e8ce9240_0, v00000240e90a9630_0, v00000240e90a9b30_0;
E_00000240e8cf0510/1 .event anyedge, v00000240e90a9130_0;
E_00000240e8cf0510 .event/or E_00000240e8cf0510/0, E_00000240e8cf0510/1;
L_00000240e9104a90 .part L_00000240e8cdc910, 0, 5;
L_00000240e9104b30 .cmp/eq 32, v00000240e90a8a50_0, L_00000240e90ac6f8;
L_00000240e9104770 .functor MUXZ 1, L_00000240e90ac788, L_00000240e90ac740, L_00000240e9104b30, C4<>;
S_00000240e8c852a0 .scope module, "my_dm" "dm_1k" 5 106, 7 1 0, S_00000240e8ccc0d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 10 "addr";
    .port_info 1 /INPUT 32 "din";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /OUTPUT 32 "dout";
v00000240e90a8230_0 .net *"_ivl_0", 7 0, L_00000240e9105170;  1 drivers
v00000240e90a9ef0_0 .net *"_ivl_10", 7 0, L_00000240e9105c10;  1 drivers
v00000240e90a8690_0 .net *"_ivl_12", 31 0, L_00000240e9105e90;  1 drivers
L_00000240e90ac860 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000240e90a99f0_0 .net *"_ivl_15", 21 0, L_00000240e90ac860;  1 drivers
L_00000240e90ac8a8 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v00000240e90a87d0_0 .net/2u *"_ivl_16", 31 0, L_00000240e90ac8a8;  1 drivers
v00000240e90a93b0_0 .net *"_ivl_18", 31 0, L_00000240e9104c70;  1 drivers
v00000240e90a9450_0 .net *"_ivl_2", 31 0, L_00000240e91052b0;  1 drivers
v00000240e90a9f90_0 .net *"_ivl_20", 7 0, L_00000240e9105a30;  1 drivers
v00000240e90a91d0_0 .net *"_ivl_22", 31 0, L_00000240e9104630;  1 drivers
L_00000240e90ac8f0 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000240e90a94f0_0 .net *"_ivl_25", 21 0, L_00000240e90ac8f0;  1 drivers
L_00000240e90ac938 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000240e90a9310_0 .net/2u *"_ivl_26", 31 0, L_00000240e90ac938;  1 drivers
v00000240e90a8910_0 .net *"_ivl_28", 31 0, L_00000240e9105f30;  1 drivers
v00000240e90a84b0_0 .net *"_ivl_30", 7 0, L_00000240e9104bd0;  1 drivers
v00000240e90a9a90_0 .net *"_ivl_32", 11 0, L_00000240e9105490;  1 drivers
L_00000240e90ac980 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000240e90a89b0_0 .net *"_ivl_35", 1 0, L_00000240e90ac980;  1 drivers
L_00000240e90ac7d0 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000240e90a8370_0 .net *"_ivl_5", 21 0, L_00000240e90ac7d0;  1 drivers
L_00000240e90ac818 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v00000240e90a9d10_0 .net/2u *"_ivl_6", 31 0, L_00000240e90ac818;  1 drivers
v00000240e90a9090_0 .net *"_ivl_8", 31 0, L_00000240e9105df0;  1 drivers
v00000240e90a9bd0_0 .net "addr", 9 0, L_00000240e9104ef0;  1 drivers
v00000240e90a96d0_0 .net "clk", 0 0, v00000240e90aa240_0;  alias, 1 drivers
v00000240e90a9770_0 .net "din", 31 0, L_00000240e8cdc980;  alias, 1 drivers
v00000240e90a8730 .array "dm", 1023 0, 7 0;
v00000240e90a8e10_0 .net "dout", 31 0, L_00000240e9105d50;  alias, 1 drivers
v00000240e90a8b90_0 .net "we", 0 0, v00000240e8cea960_0;  alias, 1 drivers
E_00000240e8cf0550 .event posedge, v00000240e90a96d0_0;
L_00000240e9105170 .array/port v00000240e90a8730, L_00000240e9105df0;
L_00000240e91052b0 .concat [ 10 22 0 0], L_00000240e9104ef0, L_00000240e90ac7d0;
L_00000240e9105df0 .arith/sum 32, L_00000240e91052b0, L_00000240e90ac818;
L_00000240e9105c10 .array/port v00000240e90a8730, L_00000240e9104c70;
L_00000240e9105e90 .concat [ 10 22 0 0], L_00000240e9104ef0, L_00000240e90ac860;
L_00000240e9104c70 .arith/sum 32, L_00000240e9105e90, L_00000240e90ac8a8;
L_00000240e9105a30 .array/port v00000240e90a8730, L_00000240e9105f30;
L_00000240e9104630 .concat [ 10 22 0 0], L_00000240e9104ef0, L_00000240e90ac8f0;
L_00000240e9105f30 .arith/sum 32, L_00000240e9104630, L_00000240e90ac938;
L_00000240e9104bd0 .array/port v00000240e90a8730, L_00000240e9105490;
L_00000240e9105490 .concat [ 10 2 0 0], L_00000240e9104ef0, L_00000240e90ac980;
L_00000240e9105d50 .concat [ 8 8 8 8], L_00000240e9104bd0, L_00000240e9105a30, L_00000240e9105c10, L_00000240e9105170;
S_00000240e8cbef10 .scope module, "my_ext" "ext" 5 85, 8 1 0, S_00000240e8ccc0d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "din";
    .port_info 1 /INPUT 2 "extOp";
    .port_info 2 /OUTPUT 32 "dout";
v00000240e90a9810_0 .net "din", 15 0, L_00000240e91058f0;  1 drivers
v00000240e90a9c70_0 .var "dout", 31 0;
v00000240e90a98b0_0 .net "extOp", 1 0, v00000240e8ceadc0_0;  alias, 1 drivers
E_00000240e8cf0bd0 .event anyedge, v00000240e8ceadc0_0, v00000240e90a9810_0;
S_00000240e8cbf0a0 .scope module, "my_gpr" "gpr" 5 70, 9 1 0, S_00000240e8ccc0d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 5 "reg1";
    .port_info 3 /INPUT 5 "reg2";
    .port_info 4 /INPUT 1 "GPRWr";
    .port_info 5 /INPUT 32 "write_data";
    .port_info 6 /INPUT 5 "write_reg";
    .port_info 7 /OUTPUT 32 "read_data1";
    .port_info 8 /OUTPUT 32 "read_data2";
    .port_info 9 /INPUT 5 "reg_in";
    .port_info 10 /OUTPUT 32 "data_out";
L_00000240e8cdc910 .functor BUFZ 32, L_00000240e91057b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000240e8cdc980 .functor BUFZ 32, L_00000240e9105350, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000240e8cdca60 .functor BUFZ 32, L_00000240e9104e50, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000240e90a8af0_0 .net "GPRWr", 0 0, v00000240e8cea140_0;  alias, 1 drivers
v00000240e90a9950_0 .net *"_ivl_0", 31 0, L_00000240e91057b0;  1 drivers
v00000240e90a9db0_0 .net *"_ivl_10", 6 0, L_00000240e9104270;  1 drivers
L_00000240e90ac668 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000240e90a8190_0 .net *"_ivl_13", 1 0, L_00000240e90ac668;  1 drivers
v00000240e90a8410_0 .net *"_ivl_16", 31 0, L_00000240e9104e50;  1 drivers
v00000240e90a9e50_0 .net *"_ivl_18", 6 0, L_00000240e9105ad0;  1 drivers
v00000240e90a8550_0 .net *"_ivl_2", 6 0, L_00000240e91050d0;  1 drivers
L_00000240e90ac6b0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000240e90a85f0_0 .net *"_ivl_21", 1 0, L_00000240e90ac6b0;  1 drivers
L_00000240e90ac620 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000240e90a8870_0 .net *"_ivl_5", 1 0, L_00000240e90ac620;  1 drivers
v00000240e90a8c30_0 .net *"_ivl_8", 31 0, L_00000240e9105350;  1 drivers
v00000240e90a8cd0_0 .net "clk", 0 0, v00000240e90aa240_0;  alias, 1 drivers
v00000240e90a8d70_0 .net "data_out", 31 0, L_00000240e8cdca60;  alias, 1 drivers
v00000240e90a8eb0_0 .var/i "i", 31 0;
v00000240e90a8f50_0 .net "read_data1", 31 0, L_00000240e8cdc910;  alias, 1 drivers
v00000240e8d2abc0_0 .net "read_data2", 31 0, L_00000240e8cdc980;  alias, 1 drivers
v00000240e8d2b480_0 .net "reg1", 4 0, L_00000240e9105850;  1 drivers
v00000240e8d2ac60_0 .net "reg2", 4 0, L_00000240e9105b70;  1 drivers
v00000240e8d2ad00_0 .net "reg_in", 4 0, L_00000240e9105990;  1 drivers
v00000240e8d2b980 .array "regs", 31 0, 31 0;
v00000240e8d2a800_0 .net "rst", 0 0, v00000240e90aad80_0;  alias, 1 drivers
v00000240e8d2b520_0 .net "write_data", 31 0, L_00000240e90aab00;  alias, 1 drivers
v00000240e8d29ae0_0 .net "write_reg", 4 0, L_00000240e9105210;  alias, 1 drivers
L_00000240e91057b0 .array/port v00000240e8d2b980, L_00000240e91050d0;
L_00000240e91050d0 .concat [ 5 2 0 0], L_00000240e9105850, L_00000240e90ac620;
L_00000240e9105350 .array/port v00000240e8d2b980, L_00000240e9104270;
L_00000240e9104270 .concat [ 5 2 0 0], L_00000240e9105b70, L_00000240e90ac668;
L_00000240e9104e50 .array/port v00000240e8d2b980, L_00000240e9105ad0;
L_00000240e9105ad0 .concat [ 5 2 0 0], L_00000240e9105990, L_00000240e90ac6b0;
S_00000240e8cb6e40 .scope module, "my_im" "im_1k" 5 51, 10 1 0, S_00000240e8ccc0d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 10 "addr";
    .port_info 1 /OUTPUT 32 "dout";
v00000240e8d2aee0_0 .net *"_ivl_0", 7 0, L_00000240e90aaba0;  1 drivers
L_00000240e90ac110 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000240e8d29b80_0 .net *"_ivl_11", 21 0, L_00000240e90ac110;  1 drivers
L_00000240e90ac158 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000240e8d2a300_0 .net/2u *"_ivl_12", 31 0, L_00000240e90ac158;  1 drivers
v00000240e8d2b700_0 .net *"_ivl_14", 31 0, L_00000240e90aae20;  1 drivers
v00000240e8d2ada0_0 .net *"_ivl_16", 7 0, L_00000240e90abfa0;  1 drivers
v00000240e8d2b340_0 .net *"_ivl_18", 31 0, L_00000240e90aa2e0;  1 drivers
v00000240e8d29c20_0 .net *"_ivl_2", 11 0, L_00000240e90aa420;  1 drivers
L_00000240e90ac1a0 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000240e8d2b7a0_0 .net *"_ivl_21", 21 0, L_00000240e90ac1a0;  1 drivers
L_00000240e90ac1e8 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v00000240e8d2ae40_0 .net/2u *"_ivl_22", 31 0, L_00000240e90ac1e8;  1 drivers
v00000240e8d2b840_0 .net *"_ivl_24", 31 0, L_00000240e90aba00;  1 drivers
v00000240e8d2b8e0_0 .net *"_ivl_26", 7 0, L_00000240e90aa380;  1 drivers
v00000240e8d2a080_0 .net *"_ivl_28", 31 0, L_00000240e90aa920;  1 drivers
L_00000240e90ac230 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000240e8d2a580_0 .net *"_ivl_31", 21 0, L_00000240e90ac230;  1 drivers
L_00000240e90ac278 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v00000240e8d2b660_0 .net/2u *"_ivl_32", 31 0, L_00000240e90ac278;  1 drivers
v00000240e8d2a3a0_0 .net *"_ivl_34", 31 0, L_00000240e90ab500;  1 drivers
L_00000240e90ac0c8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000240e8d2a440_0 .net *"_ivl_5", 1 0, L_00000240e90ac0c8;  1 drivers
v00000240e8d2aa80_0 .net *"_ivl_6", 7 0, L_00000240e90ab780;  1 drivers
v00000240e8d2a8a0_0 .net *"_ivl_8", 31 0, L_00000240e90abf00;  1 drivers
v00000240e8d2ab20_0 .net "addr", 9 0, L_00000240e90ab3c0;  1 drivers
v00000240e8d2b3e0_0 .net "dout", 31 0, L_00000240e90aa880;  alias, 1 drivers
v00000240e8d2a6c0 .array "im", 1023 0, 7 0;
L_00000240e90aaba0 .array/port v00000240e8d2a6c0, L_00000240e90aa420;
L_00000240e90aa420 .concat [ 10 2 0 0], L_00000240e90ab3c0, L_00000240e90ac0c8;
L_00000240e90ab780 .array/port v00000240e8d2a6c0, L_00000240e90aae20;
L_00000240e90abf00 .concat [ 10 22 0 0], L_00000240e90ab3c0, L_00000240e90ac110;
L_00000240e90aae20 .arith/sum 32, L_00000240e90abf00, L_00000240e90ac158;
L_00000240e90abfa0 .array/port v00000240e8d2a6c0, L_00000240e90aba00;
L_00000240e90aa2e0 .concat [ 10 22 0 0], L_00000240e90ab3c0, L_00000240e90ac1a0;
L_00000240e90aba00 .arith/sum 32, L_00000240e90aa2e0, L_00000240e90ac1e8;
L_00000240e90aa380 .array/port v00000240e8d2a6c0, L_00000240e90ab500;
L_00000240e90aa920 .concat [ 10 22 0 0], L_00000240e90ab3c0, L_00000240e90ac230;
L_00000240e90ab500 .arith/sum 32, L_00000240e90aa920, L_00000240e90ac278;
L_00000240e90aa880 .concat [ 8 8 8 8], L_00000240e90aa380, L_00000240e90abfa0, L_00000240e90ab780, L_00000240e90aaba0;
S_00000240e8cb6fd0 .scope module, "my_npc" "npc" 5 117, 11 1 0, S_00000240e8ccc0d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 26 "imm";
    .port_info 2 /INPUT 2 "pc_sel";
    .port_info 3 /INPUT 1 "npc_sel";
    .port_info 4 /INPUT 1 "zero";
    .port_info 5 /INPUT 32 "reg_data";
    .port_info 6 /OUTPUT 32 "npc";
    .port_info 7 /OUTPUT 32 "pc_4";
L_00000240e90ac9c8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v00000240e8d2af80_0 .net/2u *"_ivl_0", 31 0, L_00000240e90ac9c8;  1 drivers
v00000240e8d29cc0_0 .net "addr", 31 0, v00000240e8d29e00_0;  alias, 1 drivers
v00000240e8d2b2a0_0 .net "imm", 25 0, L_00000240e91048b0;  1 drivers
v00000240e8d2b020_0 .var "npc", 31 0;
v00000240e8d2a4e0_0 .net "npc_sel", 0 0, v00000240e8ce94c0_0;  alias, 1 drivers
v00000240e8d2b0c0_0 .net "pc_4", 31 0, L_00000240e9105530;  alias, 1 drivers
v00000240e8d2a260_0 .net "pc_sel", 1 0, v00000240e8ce9a60_0;  alias, 1 drivers
v00000240e8d2b200_0 .net "reg_data", 31 0, L_00000240e8cdca60;  alias, 1 drivers
v00000240e8d2a620_0 .net "zero", 0 0, L_00000240e9104770;  alias, 1 drivers
E_00000240e8cf0c90/0 .event anyedge, v00000240e90a9590_0, v00000240e8ce94c0_0, v00000240e8d29cc0_0, v00000240e8d2b2a0_0;
E_00000240e8cf0c90/1 .event anyedge, v00000240e8ce9a60_0, v00000240e90a8d70_0;
E_00000240e8cf0c90 .event/or E_00000240e8cf0c90/0, E_00000240e8cf0c90/1;
L_00000240e9105530 .arith/sum 32, v00000240e8d29e00_0, L_00000240e90ac9c8;
S_00000240e8cc6a20 .scope module, "my_pc" "pc" 5 43, 12 1 0, S_00000240e8ccc0d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "din";
    .port_info 3 /OUTPUT 32 "dout";
v00000240e8d29d60_0 .net "clk", 0 0, v00000240e90aa240_0;  alias, 1 drivers
v00000240e8d2b160_0 .net "din", 31 0, v00000240e8d2b020_0;  alias, 1 drivers
v00000240e8d29e00_0 .var "dout", 31 0;
v00000240e8d2a760_0 .net "rst", 0 0, v00000240e90aad80_0;  alias, 1 drivers
    .scope S_00000240e8ccbf40;
T_0 ;
    %wait E_00000240e8cf04d0;
    %load/vec4 v00000240e8ce96a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %jmp T_0.10;
T_0.0 ;
    %load/vec4 v00000240e8ce9880_0;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_0.11, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_0.12, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_0.13, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_0.14, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_0.15, 6;
    %jmp T_0.16;
T_0.11 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v00000240e8ce9920_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000240e8ce9380_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000240e8ceae60_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000240e8cea140_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000240e8cea960_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000240e8ce94c0_0, 0, 1;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v00000240e8ceadc0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000240e8ce9240_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000240e8ce9a60_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000240e8ce9420_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000240e8ce92e0_0, 0, 1;
    %jmp T_0.16;
T_0.12 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v00000240e8ce9920_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000240e8ce9380_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000240e8ceae60_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000240e8cea140_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000240e8cea960_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000240e8ce94c0_0, 0, 1;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v00000240e8ceadc0_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v00000240e8ce9240_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000240e8ce9a60_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000240e8ce9420_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000240e8ce92e0_0, 0, 1;
    %jmp T_0.16;
T_0.13 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v00000240e8ce9920_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000240e8ce9380_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000240e8ceae60_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000240e8cea140_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000240e8cea960_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000240e8ce94c0_0, 0, 1;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v00000240e8ceadc0_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v00000240e8ce9240_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000240e8ce9a60_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v00000240e8ce9420_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000240e8ce92e0_0, 0, 1;
    %jmp T_0.16;
T_0.14 ;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v00000240e8ce9920_0, 0, 2;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v00000240e8ce9380_0, 0, 1;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v00000240e8ceae60_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000240e8cea140_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000240e8cea960_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000240e8ce94c0_0, 0, 1;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v00000240e8ceadc0_0, 0, 2;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v00000240e8ce9240_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v00000240e8ce9a60_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000240e8ce9420_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000240e8ce92e0_0, 0, 1;
    %jmp T_0.16;
T_0.15 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v00000240e8ce9920_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000240e8ce9380_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000240e8ceae60_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000240e8cea140_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000240e8cea960_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000240e8ce94c0_0, 0, 1;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v00000240e8ceadc0_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v00000240e8ce9240_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000240e8ce9a60_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000240e8ce9420_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000240e8ce92e0_0, 0, 1;
    %jmp T_0.16;
T_0.16 ;
    %pop/vec4 1;
    %jmp T_0.10;
T_0.1 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000240e8ce9920_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000240e8ce9380_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000240e8ceae60_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000240e8cea140_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000240e8cea960_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000240e8ce94c0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000240e8ceadc0_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v00000240e8ce9240_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000240e8ce9a60_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000240e8ce9420_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000240e8ce92e0_0, 0, 1;
    %jmp T_0.10;
T_0.2 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000240e8ce9920_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000240e8ce9380_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v00000240e8ceae60_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000240e8cea140_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000240e8cea960_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000240e8ce94c0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v00000240e8ceadc0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000240e8ce9240_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000240e8ce9a60_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000240e8ce9420_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000240e8ce92e0_0, 0, 1;
    %jmp T_0.10;
T_0.3 ;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v00000240e8ce9920_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000240e8ce9380_0, 0, 1;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v00000240e8ceae60_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000240e8cea140_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000240e8cea960_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000240e8ce94c0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v00000240e8ceadc0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000240e8ce9240_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000240e8ce9a60_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000240e8ce9420_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000240e8ce92e0_0, 0, 1;
    %jmp T_0.10;
T_0.4 ;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v00000240e8ce9920_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000240e8ce9380_0, 0, 1;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v00000240e8ceae60_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000240e8cea140_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000240e8cea960_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000240e8ce94c0_0, 0, 1;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v00000240e8ceadc0_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v00000240e8ce9240_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000240e8ce9a60_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000240e8ce9420_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000240e8ce92e0_0, 0, 1;
    %jmp T_0.10;
T_0.5 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000240e8ce9920_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000240e8ce9380_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000240e8ceae60_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000240e8cea140_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000240e8cea960_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000240e8ce94c0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v00000240e8ceadc0_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v00000240e8ce9240_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000240e8ce9a60_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000240e8ce9420_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000240e8ce92e0_0, 0, 1;
    %jmp T_0.10;
T_0.6 ;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v00000240e8ce9920_0, 0, 2;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v00000240e8ce9380_0, 0, 1;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v00000240e8ceae60_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000240e8cea140_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000240e8cea960_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000240e8ce94c0_0, 0, 1;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v00000240e8ceadc0_0, 0, 2;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v00000240e8ce9240_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v00000240e8ce9a60_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000240e8ce9420_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000240e8ce92e0_0, 0, 1;
    %jmp T_0.10;
T_0.7 ;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v00000240e8ce9920_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000240e8ce9380_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000240e8ceae60_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000240e8cea140_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000240e8cea960_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000240e8ce94c0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v00000240e8ceadc0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000240e8ce9240_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000240e8ce9a60_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v00000240e8ce9420_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000240e8ce92e0_0, 0, 1;
    %jmp T_0.10;
T_0.8 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000240e8ce9920_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000240e8ce9380_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000240e8ceae60_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000240e8cea140_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000240e8cea960_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000240e8ce94c0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v00000240e8ceadc0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000240e8ce9240_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000240e8ce9a60_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000240e8ce9420_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000240e8ce92e0_0, 0, 1;
    %jmp T_0.10;
T_0.9 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v00000240e8ce9920_0, 0, 2;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v00000240e8ce9380_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v00000240e8ceae60_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000240e8cea140_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000240e8cea960_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000240e8ce94c0_0, 0, 1;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v00000240e8ceadc0_0, 0, 2;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v00000240e8ce9240_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v00000240e8ce9a60_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000240e8ce9420_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000240e8ce92e0_0, 0, 1;
    %jmp T_0.10;
T_0.10 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_00000240e8cc6a20;
T_1 ;
    %wait E_00000240e8cf0550;
    %load/vec4 v00000240e8d2a760_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 12288, 0, 32;
    %assign/vec4 v00000240e8d29e00_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v00000240e8d2b160_0;
    %assign/vec4 v00000240e8d29e00_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_00000240e8cb6e40;
T_2 ;
    %vpi_call 10 9 "$readmemh", "p1-test.txt", v00000240e8d2a6c0 {0 0 0};
    %end;
    .thread T_2;
    .scope S_00000240e8cbf0a0;
T_3 ;
    %wait E_00000240e8cf0550;
    %load/vec4 v00000240e8d2a800_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000240e90a8eb0_0, 0, 32;
T_3.2 ;
    %load/vec4 v00000240e90a8eb0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000240e90a8eb0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000240e8d2b980, 0, 4;
    %load/vec4 v00000240e90a8eb0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000240e90a8eb0_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v00000240e90a8af0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.6, 9;
    %load/vec4 v00000240e8d29ae0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_3.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v00000240e8d2b520_0;
    %load/vec4 v00000240e8d29ae0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000240e8d2b980, 0, 4;
T_3.4 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_00000240e8cbef10;
T_4 ;
    %wait E_00000240e8cf0bd0;
    %load/vec4 v00000240e90a98b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000240e90a9c70_0, 0, 32;
    %jmp T_4.4;
T_4.0 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v00000240e90a9810_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000240e90a9c70_0, 0, 32;
    %jmp T_4.4;
T_4.1 ;
    %load/vec4 v00000240e90a9810_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v00000240e90a9810_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000240e90a9c70_0, 0, 32;
    %jmp T_4.4;
T_4.2 ;
    %load/vec4 v00000240e90a9810_0;
    %concati/vec4 0, 0, 16;
    %store/vec4 v00000240e90a9c70_0, 0, 32;
    %jmp T_4.4;
T_4.4 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_00000240e8c85110;
T_5 ;
    %wait E_00000240e8cf0510;
    %load/vec4 v00000240e90a80f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %jmp T_5.3;
T_5.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000240e90a82d0_0, 0, 1;
    %load/vec4 v00000240e8ce9740_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %jmp T_5.8;
T_5.4 ;
    %load/vec4 v00000240e90a9630_0;
    %load/vec4 v00000240e90a9b30_0;
    %add;
    %store/vec4 v00000240e90a8a50_0, 0, 32;
    %jmp T_5.8;
T_5.5 ;
    %load/vec4 v00000240e90a9630_0;
    %load/vec4 v00000240e90a9b30_0;
    %inv;
    %addi 1, 0, 32;
    %add;
    %store/vec4 v00000240e90a8a50_0, 0, 32;
    %jmp T_5.8;
T_5.6 ;
    %load/vec4 v00000240e90a9630_0;
    %load/vec4 v00000240e90a9b30_0;
    %or;
    %store/vec4 v00000240e90a8a50_0, 0, 32;
    %jmp T_5.8;
T_5.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000240e90a82d0_0, 0, 1;
    %load/vec4 v00000240e90a9b30_0;
    %load/vec4 v00000240e90a9630_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v00000240e90a8a50_0, 0, 32;
    %jmp T_5.8;
T_5.8 ;
    %pop/vec4 1;
    %jmp T_5.3;
T_5.1 ;
    %load/vec4 v00000240e90a9630_0;
    %load/vec4 v00000240e90a9b30_0;
    %add;
    %store/vec4 v00000240e90a9130_0, 0, 32;
    %load/vec4 v00000240e90a9630_0;
    %parti/s 1, 31, 6;
    %inv;
    %load/vec4 v00000240e90a9b30_0;
    %parti/s 1, 31, 6;
    %inv;
    %and;
    %load/vec4 v00000240e90a9130_0;
    %parti/s 1, 31, 6;
    %and;
    %load/vec4 v00000240e90a9630_0;
    %parti/s 1, 31, 6;
    %load/vec4 v00000240e90a9b30_0;
    %parti/s 1, 31, 6;
    %and;
    %load/vec4 v00000240e90a9130_0;
    %parti/s 1, 31, 6;
    %inv;
    %and;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.9, 8;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v00000240e90a8a50_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000240e90a82d0_0, 0, 1;
    %jmp T_5.10;
T_5.9 ;
    %load/vec4 v00000240e90a9130_0;
    %store/vec4 v00000240e90a8a50_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000240e90a82d0_0, 0, 1;
T_5.10 ;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v00000240e90a9630_0;
    %load/vec4 v00000240e90a9b30_0;
    %inv;
    %addi 1, 0, 32;
    %add;
    %store/vec4 v00000240e90a9130_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000240e90a82d0_0, 0, 1;
    %load/vec4 v00000240e90a9130_0;
    %parti/s 1, 31, 6;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_5.11, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v00000240e90a8a50_0, 0, 32;
    %jmp T_5.12;
T_5.11 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000240e90a8a50_0, 0, 32;
T_5.12 ;
    %jmp T_5.3;
T_5.3 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_00000240e8c852a0;
T_6 ;
    %wait E_00000240e8cf0550;
    %load/vec4 v00000240e90a8b90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v00000240e90a9770_0;
    %parti/s 8, 24, 6;
    %load/vec4 v00000240e90a9bd0_0;
    %pad/u 32;
    %addi 3, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000240e90a8730, 0, 4;
    %load/vec4 v00000240e90a9770_0;
    %parti/s 8, 16, 6;
    %load/vec4 v00000240e90a9bd0_0;
    %pad/u 32;
    %addi 2, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000240e90a8730, 0, 4;
    %load/vec4 v00000240e90a9770_0;
    %parti/s 8, 8, 5;
    %load/vec4 v00000240e90a9bd0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000240e90a8730, 0, 4;
    %load/vec4 v00000240e90a9770_0;
    %parti/s 8, 0, 2;
    %load/vec4 v00000240e90a9bd0_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000240e90a8730, 0, 4;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_00000240e8cb6fd0;
T_7 ;
    %wait E_00000240e8cf0c90;
    %load/vec4 v00000240e8d2a620_0;
    %load/vec4 v00000240e8d2a4e0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v00000240e8d29cc0_0;
    %addi 4, 0, 32;
    %load/vec4 v00000240e8d2b2a0_0;
    %parti/s 1, 15, 5;
    %replicate 14;
    %load/vec4 v00000240e8d2b2a0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %add;
    %store/vec4 v00000240e8d2b020_0, 0, 32;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v00000240e8d2a260_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %load/vec4 v00000240e8d29cc0_0;
    %addi 4, 0, 32;
    %store/vec4 v00000240e8d2b020_0, 0, 32;
    %jmp T_7.6;
T_7.2 ;
    %load/vec4 v00000240e8d29cc0_0;
    %addi 4, 0, 32;
    %store/vec4 v00000240e8d2b020_0, 0, 32;
    %jmp T_7.6;
T_7.3 ;
    %load/vec4 v00000240e8d29cc0_0;
    %parti/s 4, 28, 6;
    %load/vec4 v00000240e8d2b2a0_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v00000240e8d2b020_0, 0, 32;
    %jmp T_7.6;
T_7.4 ;
    %load/vec4 v00000240e8d2b200_0;
    %store/vec4 v00000240e8d2b020_0, 0, 32;
    %jmp T_7.6;
T_7.6 ;
    %pop/vec4 1;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_00000240e8cbea10;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000240e90aa240_0, 0, 1;
    %end;
    .thread T_8;
    .scope S_00000240e8cbea10;
T_9 ;
    %delay 5000, 0;
    %load/vec4 v00000240e90aa240_0;
    %inv;
    %store/vec4 v00000240e90aa240_0, 0, 1;
    %jmp T_9;
    .thread T_9;
    .scope S_00000240e8cbea10;
T_10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000240e90aad80_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000240e90aad80_0, 0, 1;
    %delay 1000000, 0;
    %vpi_call 2 26 "$finish" {0 0 0};
    %end;
    .thread T_10;
    .scope S_00000240e8cbea10;
T_11 ;
    %vpi_call 2 31 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call 2 34 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v00000240e90a8730, 0> {0 0 0};
    %vpi_call 2 35 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v00000240e90a8730, 1> {0 0 0};
    %vpi_call 2 36 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v00000240e90a8730, 2> {0 0 0};
    %vpi_call 2 37 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v00000240e90a8730, 3> {0 0 0};
    %vpi_call 2 38 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v00000240e90a8730, 4> {0 0 0};
    %vpi_call 2 39 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v00000240e90a8730, 5> {0 0 0};
    %vpi_call 2 40 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v00000240e90a8730, 6> {0 0 0};
    %vpi_call 2 41 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v00000240e90a8730, 7> {0 0 0};
    %vpi_call 2 42 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v00000240e90a8730, 8> {0 0 0};
    %vpi_call 2 43 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v00000240e90a8730, 9> {0 0 0};
    %vpi_call 2 44 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v00000240e90a8730, 10> {0 0 0};
    %vpi_call 2 45 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v00000240e90a8730, 11> {0 0 0};
    %vpi_call 2 46 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v00000240e90a8730, 12> {0 0 0};
    %vpi_call 2 47 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v00000240e90a8730, 13> {0 0 0};
    %vpi_call 2 48 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v00000240e90a8730, 14> {0 0 0};
    %vpi_call 2 49 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v00000240e90a8730, 15> {0 0 0};
    %vpi_call 2 53 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v00000240e8d2b980, 0> {0 0 0};
    %vpi_call 2 54 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v00000240e8d2b980, 1> {0 0 0};
    %vpi_call 2 55 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v00000240e8d2b980, 2> {0 0 0};
    %vpi_call 2 56 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v00000240e8d2b980, 3> {0 0 0};
    %vpi_call 2 57 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v00000240e8d2b980, 4> {0 0 0};
    %vpi_call 2 58 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v00000240e8d2b980, 5> {0 0 0};
    %vpi_call 2 59 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v00000240e8d2b980, 6> {0 0 0};
    %vpi_call 2 60 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v00000240e8d2b980, 7> {0 0 0};
    %vpi_call 2 61 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v00000240e8d2b980, 8> {0 0 0};
    %vpi_call 2 62 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v00000240e8d2b980, 9> {0 0 0};
    %vpi_call 2 63 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v00000240e8d2b980, 10> {0 0 0};
    %vpi_call 2 64 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v00000240e8d2b980, 11> {0 0 0};
    %vpi_call 2 65 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v00000240e8d2b980, 12> {0 0 0};
    %vpi_call 2 66 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v00000240e8d2b980, 13> {0 0 0};
    %vpi_call 2 67 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v00000240e8d2b980, 14> {0 0 0};
    %vpi_call 2 68 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v00000240e8d2b980, 15> {0 0 0};
    %vpi_call 2 69 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v00000240e8d2b980, 16> {0 0 0};
    %vpi_call 2 70 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v00000240e8d2b980, 17> {0 0 0};
    %vpi_call 2 71 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v00000240e8d2b980, 18> {0 0 0};
    %vpi_call 2 72 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v00000240e8d2b980, 19> {0 0 0};
    %vpi_call 2 73 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v00000240e8d2b980, 20> {0 0 0};
    %vpi_call 2 74 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v00000240e8d2b980, 21> {0 0 0};
    %vpi_call 2 75 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v00000240e8d2b980, 22> {0 0 0};
    %vpi_call 2 76 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v00000240e8d2b980, 23> {0 0 0};
    %vpi_call 2 77 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v00000240e8d2b980, 24> {0 0 0};
    %vpi_call 2 78 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v00000240e8d2b980, 25> {0 0 0};
    %vpi_call 2 79 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v00000240e8d2b980, 26> {0 0 0};
    %vpi_call 2 80 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v00000240e8d2b980, 27> {0 0 0};
    %vpi_call 2 81 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v00000240e8d2b980, 28> {0 0 0};
    %vpi_call 2 82 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v00000240e8d2b980, 29> {0 0 0};
    %vpi_call 2 83 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v00000240e8d2b980, 30> {0 0 0};
    %vpi_call 2 84 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v00000240e8d2b980, 31> {0 0 0};
    %vpi_call 2 87 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v00000240e8d2a6c0, 0> {0 0 0};
    %vpi_call 2 88 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v00000240e8d2a6c0, 1> {0 0 0};
    %vpi_call 2 89 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v00000240e8d2a6c0, 2> {0 0 0};
    %vpi_call 2 90 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v00000240e8d2a6c0, 3> {0 0 0};
    %vpi_call 2 91 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v00000240e8d2a6c0, 4> {0 0 0};
    %vpi_call 2 92 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v00000240e8d2a6c0, 5> {0 0 0};
    %vpi_call 2 93 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v00000240e8d2a6c0, 6> {0 0 0};
    %vpi_call 2 94 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v00000240e8d2a6c0, 7> {0 0 0};
    %vpi_call 2 95 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v00000240e8d2a6c0, 8> {0 0 0};
    %vpi_call 2 96 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v00000240e8d2a6c0, 9> {0 0 0};
    %vpi_call 2 97 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v00000240e8d2a6c0, 10> {0 0 0};
    %vpi_call 2 98 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v00000240e8d2a6c0, 11> {0 0 0};
    %vpi_call 2 99 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v00000240e8d2a6c0, 12> {0 0 0};
    %vpi_call 2 100 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v00000240e8d2a6c0, 13> {0 0 0};
    %vpi_call 2 101 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v00000240e8d2a6c0, 14> {0 0 0};
    %vpi_call 2 102 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v00000240e8d2a6c0, 15> {0 0 0};
    %vpi_call 2 105 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000240e8cbea10 {0 0 0};
    %end;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "tb_mips.v";
    "mips.v";
    "controller.v";
    "datapath.v";
    "alu.v";
    "dm_1k.v";
    "ext.v";
    "gpr.v";
    "im_1k.v";
    "npc.v";
    "pc.v";
