
---------- Begin Simulation Statistics ----------
final_tick                               1587822525000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 176922                       # Simulator instruction rate (inst/s)
host_mem_usage                                 921644                       # Number of bytes of host memory used
host_op_rate                                   342289                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 11869.65                       # Real time elapsed on the host
host_tick_rate                               27638912                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2100000005                       # Number of instructions simulated
sim_ops                                    4062846009                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.328064                       # Number of seconds simulated
sim_ticks                                328064177000                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                   513                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1056095                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       2112832                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.committedInsts                   0                       # Number of instructions committed
system.switch_cpus.committedOps                     0                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                        0                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles                  0                       # Number of busy cycles
system.switch_cpus.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses              0                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                     0                       # number of float instructions
system.switch_cpus.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus.num_func_calls                   0                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses             0                       # Number of integer alu accesses
system.switch_cpus.num_int_insts                    0                       # number of integer instructions
system.switch_cpus.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus.num_load_insts                   0                       # Number of load instructions
system.switch_cpus.num_mem_refs                     0                       # number of memory refs
system.switch_cpus.num_store_insts                  0                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts                    0                       # number of vector instructions
system.switch_cpus.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass             0                       # Class of executed instruction
system.switch_cpus.op_class::IntAlu                 0                       # Class of executed instruction
system.switch_cpus.op_class::IntMult                0                       # Class of executed instruction
system.switch_cpus.op_class::IntDiv                 0                       # Class of executed instruction
system.switch_cpus.op_class::FloatAdd               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAlu                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMisc               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::MemRead                0                       # Class of executed instruction
system.switch_cpus.op_class::MemWrite               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0                       # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus.op_class::total                  0                       # Class of executed instruction
system.switch_cpus_1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.branchPred.BTBHitPct          nan                       # BTB Hit Percentage
system.switch_cpus_1.branchPred.BTBHits             0                       # Number of BTB hits
system.switch_cpus_1.branchPred.BTBLookups            0                       # Number of BTB lookups
system.switch_cpus_1.branchPred.RASInCorrect          102                       # Number of incorrect RAS predictions.
system.switch_cpus_1.branchPred.condIncorrect     10867694                       # Number of conditional branches incorrect
system.switch_cpus_1.branchPred.condPredicted    243782631                       # Number of conditional branches predicted
system.switch_cpus_1.branchPred.indirectHits    109781227                       # Number of indirect target hits.
system.switch_cpus_1.branchPred.indirectLookups    138012639                       # Number of indirect predictor lookups.
system.switch_cpus_1.branchPred.indirectMisses     28231412                       # Number of indirect misses.
system.switch_cpus_1.branchPred.lookups     272625366                       # Number of BP lookups
system.switch_cpus_1.branchPred.usedRAS      13812930                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.branchPredindirectMispredicted      6940314                       # Number of mispredicted indirect branches.
system.switch_cpus_1.cc_regfile_reads      1034495959                       # number of cc regfile reads
system.switch_cpus_1.cc_regfile_writes      596795805                       # number of cc regfile writes
system.switch_cpus_1.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus_1.commit.branchMispredicts     10898636                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.branches        186028581                       # Number of branches committed
system.switch_cpus_1.commit.bw_lim_events    154022039                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.commitNonSpecStalls          786                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus_1.commit.commitSquashedInsts    508922546                       # The number of squashed insts skipped by commit
system.switch_cpus_1.commit.committedInsts   1000000003                       # Number of instructions committed
system.switch_cpus_1.commit.committedOps   1912327399                       # Number of ops (including micro ops) committed
system.switch_cpus_1.commit.committed_per_cycle::samples    584696569                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::mean     3.270632                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::stdev     3.272653                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::0    189988310     32.49%     32.49% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::1     70943640     12.13%     44.63% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::2     49391374      8.45%     53.07% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::3     51740935      8.85%     61.92% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::4     25674392      4.39%     66.31% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::5     17571960      3.01%     69.32% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::6     12902907      2.21%     71.53% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::7     12461012      2.13%     73.66% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::8    154022039     26.34%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::total    584696569                       # Number of insts commited each cycle
system.switch_cpus_1.commit.fp_insts        342322887                       # Number of committed floating point instructions.
system.switch_cpus_1.commit.function_calls      9052798                       # Number of function calls committed.
system.switch_cpus_1.commit.int_insts      1643818287                       # Number of committed integer instructions.
system.switch_cpus_1.commit.loads           234177025                       # Number of loads committed
system.switch_cpus_1.commit.membars               140                       # Number of memory barriers committed
system.switch_cpus_1.commit.op_class_0::No_OpClass      5981876      0.31%      0.31% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntAlu   1347117924     70.44%     70.76% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntMult      1217295      0.06%     70.82% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntDiv      6666547      0.35%     71.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatAdd     46878078      2.45%     73.62% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCmp            0      0.00%     73.62% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCvt          112      0.00%     73.62% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMult            0      0.00%     73.62% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMultAcc            0      0.00%     73.62% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatDiv            0      0.00%     73.62% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMisc            0      0.00%     73.62% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatSqrt            0      0.00%     73.62% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAdd            0      0.00%     73.62% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAddAcc            0      0.00%     73.62% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAlu     22286532      1.17%     74.79% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCmp       848244      0.04%     74.83% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCvt      4491778      0.23%     75.06% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMisc     12502897      0.65%     75.72% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMult            0      0.00%     75.72% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMultAcc            0      0.00%     75.72% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShift            0      0.00%     75.72% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShiftAcc            0      0.00%     75.72% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdDiv            0      0.00%     75.72% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSqrt            0      0.00%     75.72% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAdd     49159879      2.57%     78.29% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAlu            0      0.00%     78.29% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCmp            0      0.00%     78.29% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCvt     45731328      2.39%     80.68% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatDiv      1922135      0.10%     80.78% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMisc            0      0.00%     80.78% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMult     22831089      1.19%     81.98% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.98% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.98% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAdd            0      0.00%     81.98% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAlu            0      0.00%     81.98% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceCmp            0      0.00%     81.98% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     81.98% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     81.98% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAes            0      0.00%     81.98% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAesMix            0      0.00%     81.98% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash            0      0.00%     81.98% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash2            0      0.00%     81.98% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash            0      0.00%     81.98% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash2            0      0.00%     81.98% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma2            0      0.00%     81.98% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma3            0      0.00%     81.98% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdPredAlu            0      0.00%     81.98% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemRead    174201768      9.11%     91.08% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemWrite    100138650      5.24%     96.32% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemRead     59975257      3.14%     99.46% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemWrite     10376010      0.54%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::total   1912327399                       # Class of committed instruction
system.switch_cpus_1.commit.refs            344691685                       # Number of memory references committed
system.switch_cpus_1.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.vec_insts               0                       # Number of committed Vector instructions.
system.switch_cpus_1.committedInsts        1000000003                       # Number of Instructions Simulated
system.switch_cpus_1.committedOps          1912327399                       # Number of Ops (including micro ops) Simulated
system.switch_cpus_1.cpi                     0.656128                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               0.656128                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.BlockedCycles    228672634                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DecodedInsts   2612741470                       # Number of instructions handled by decode
system.switch_cpus_1.decode.IdleCycles       49303909                       # Number of cycles decode is idle
system.switch_cpus_1.decode.RunCycles       313402020                       # Number of cycles decode is running
system.switch_cpus_1.decode.SquashCycles     10915679                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.UnblockCycles     53628061                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.rdAccesses         265570807                       # TLB accesses on read requests
system.switch_cpus_1.dtb.rdMisses              706199                       # TLB misses on read requests
system.switch_cpus_1.dtb.wrAccesses         121778346                       # TLB accesses on write requests
system.switch_cpus_1.dtb.wrMisses              525282                       # TLB misses on write requests
system.switch_cpus_1.fetch.Branches         272625366                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines       205888947                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles           634079348                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes        64097                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.IcacheWaitRetryStallCycles          399                       # Number of stall cycles due to full MSHR
system.switch_cpus_1.fetch.Insts           1471594530                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.ItlbSquashes            46                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus_1.fetch.MiscStallCycles        26203                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus_1.fetch.PendingTrapStallCycles       330984                       # Number of stall cycles due to pending traps
system.switch_cpus_1.fetch.SquashCycles      21831358                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.TlbCycles             2737                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus_1.fetch.branchRate        0.415506                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles     10566963                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches    123594157                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              2.242846                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples    655922313                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     4.265850                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     3.460396                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0      197440620     30.10%     30.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1       31389560      4.79%     34.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2       28860955      4.40%     39.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3       35508796      5.41%     44.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4       26029769      3.97%     48.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5       38236238      5.83%     54.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6       29104158      4.44%     58.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7       22314600      3.40%     62.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8      247037617     37.66%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total    655922313                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fp_regfile_reads       608412198                       # number of floating regfile reads
system.switch_cpus_1.fp_regfile_writes      359033598                       # number of floating regfile writes
system.switch_cpus_1.idleCycles                206041                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.branchMispredicts     14880306                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.exec_branches      206141132                       # Number of branches executed
system.switch_cpus_1.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus_1.iew.exec_rate           3.339683                       # Inst execution rate
system.switch_cpus_1.iew.exec_refs          387907627                       # number of memory reference insts executed
system.switch_cpus_1.iew.exec_stores        121713460                       # Number of stores executed
system.switch_cpus_1.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.iewBlockCycles      99894465                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts    294478983                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts       169203                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts       285973                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts    135825553                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts   2421353609                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts    266194167                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts     23361398                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts   2191260654                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents       336863                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents       565319                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles     10915679                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles      1198804                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread0.cacheBlocked       186605                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread0.forwLoads     31677188                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread0.ignoredResponses        26824                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.memOrderViolation        20349                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread0.rescheduledLoads       104524                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread0.squashedLoads     60301950                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread0.squashedStores     25310889                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents        20349                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect     13277486                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect      1602820                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.iew.wb_consumers      2761309583                       # num instructions consuming a value
system.switch_cpus_1.iew.wb_count          2182891874                       # cumulative count of insts written-back
system.switch_cpus_1.iew.wb_fanout           0.593060                       # average fanout of values written-back
system.switch_cpus_1.iew.wb_producers      1637621993                       # num instructions producing a value
system.switch_cpus_1.iew.wb_rate             3.326928                       # insts written-back per cycle
system.switch_cpus_1.iew.wb_sent           2189245339                       # cumulative count of insts sent to commit
system.switch_cpus_1.int_regfile_reads     2686448937                       # number of integer regfile reads
system.switch_cpus_1.int_regfile_writes    1480083143                       # number of integer regfile writes
system.switch_cpus_1.ipc                     1.524092                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               1.524092                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.FU_type_0::No_OpClass     11487314      0.52%      0.52% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntAlu   1561508919     70.51%     71.03% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntMult      1262915      0.06%     71.08% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntDiv      6836863      0.31%     71.39% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatAdd     58847281      2.66%     74.05% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCmp            0      0.00%     74.05% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCvt          494      0.00%     74.05% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMult            0      0.00%     74.05% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMultAcc            0      0.00%     74.05% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatDiv            0      0.00%     74.05% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMisc            0      0.00%     74.05% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatSqrt            0      0.00%     74.05% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAdd            0      0.00%     74.05% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAddAcc            0      0.00%     74.05% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAlu     26506227      1.20%     75.25% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCmp       937353      0.04%     75.29% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCvt      5291862      0.24%     75.53% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMisc     14244730      0.64%     76.17% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMult            0      0.00%     76.17% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMultAcc            0      0.00%     76.17% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShift            0      0.00%     76.17% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShiftAcc            0      0.00%     76.17% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdDiv            0      0.00%     76.17% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSqrt            0      0.00%     76.17% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAdd     55139799      2.49%     78.66% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAlu            0      0.00%     78.66% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCmp            0      0.00%     78.66% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCvt     50042240      2.26%     80.92% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatDiv      1922706      0.09%     81.01% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMisc            0      0.00%     81.01% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMult     24670026      1.11%     82.12% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     82.12% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     82.12% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAdd            0      0.00%     82.12% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAlu            0      0.00%     82.12% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceCmp            0      0.00%     82.12% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     82.12% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     82.12% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAes            0      0.00%     82.12% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAesMix            0      0.00%     82.12% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash            0      0.00%     82.12% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     82.12% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash            0      0.00%     82.12% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     82.12% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma2            0      0.00%     82.12% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma3            0      0.00%     82.12% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdPredAlu            0      0.00%     82.12% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemRead    198193784      8.95%     91.07% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemWrite    112336194      5.07%     96.14% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemRead     73034115      3.30%     99.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemWrite     12359238      0.56%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::total   2214622060                       # Type of FU issued
system.switch_cpus_1.iq.fp_alu_accesses     408324951                       # Number of floating point alu accesses
system.switch_cpus_1.iq.fp_inst_queue_reads    814352931                       # Number of floating instruction queue reads
system.switch_cpus_1.iq.fp_inst_queue_wakeup_accesses    402479621                       # Number of floating instruction queue wakeup accesses
system.switch_cpus_1.iq.fp_inst_queue_writes    578657169                       # Number of floating instruction queue writes
system.switch_cpus_1.iq.fu_busy_cnt          61685751                       # FU busy when requested
system.switch_cpus_1.iq.fu_busy_rate         0.027854                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntAlu      54616203     88.54%     88.54% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntMult            0      0.00%     88.54% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntDiv             0      0.00%     88.54% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatAdd            0      0.00%     88.54% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCmp            0      0.00%     88.54% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCvt            0      0.00%     88.54% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMult            0      0.00%     88.54% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMultAcc            0      0.00%     88.54% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatDiv            0      0.00%     88.54% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMisc            0      0.00%     88.54% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatSqrt            0      0.00%     88.54% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAdd            0      0.00%     88.54% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAddAcc            0      0.00%     88.54% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAlu       228471      0.37%     88.91% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCmp        30523      0.05%     88.96% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCvt       761567      1.23%     90.19% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMisc       187446      0.30%     90.50% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMult            0      0.00%     90.50% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMultAcc            0      0.00%     90.50% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShift            0      0.00%     90.50% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShiftAcc            0      0.00%     90.50% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdDiv            0      0.00%     90.50% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSqrt            0      0.00%     90.50% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAdd       173037      0.28%     90.78% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAlu            0      0.00%     90.78% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCmp            0      0.00%     90.78% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCvt       456075      0.74%     91.52% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatDiv            0      0.00%     91.52% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMisc            0      0.00%     91.52% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMult       439420      0.71%     92.23% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMultAcc            0      0.00%     92.23% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatSqrt            0      0.00%     92.23% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAdd            0      0.00%     92.23% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAlu            0      0.00%     92.23% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceCmp            0      0.00%     92.23% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     92.23% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     92.23% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAes            0      0.00%     92.23% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAesMix            0      0.00%     92.23% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash            0      0.00%     92.23% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash2            0      0.00%     92.23% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash            0      0.00%     92.23% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash2            0      0.00%     92.23% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma2            0      0.00%     92.23% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma3            0      0.00%     92.23% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdPredAlu            0      0.00%     92.23% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemRead      2380834      3.86%     96.09% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemWrite      1909867      3.10%     99.19% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemRead       230478      0.37%     99.56% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemWrite       271830      0.44%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.int_alu_accesses   1856495546                       # Number of integer alu accesses
system.switch_cpus_1.iq.int_inst_queue_reads   4347260286                       # Number of integer instruction queue reads
system.switch_cpus_1.iq.int_inst_queue_wakeup_accesses   1780412253                       # Number of integer instruction queue wakeup accesses
system.switch_cpus_1.iq.int_inst_queue_writes   2351740170                       # Number of integer instruction queue writes
system.switch_cpus_1.iq.iqInstsAdded       2420999845                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued      2214622060                       # Number of instructions issued
system.switch_cpus_1.iq.iqNonSpecInstsAdded       353764                       # Number of non-speculative instructions added to the IQ
system.switch_cpus_1.iq.iqSquashedInstsExamined    509026164                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued     14761041                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedNonSpecRemoved       352978                       # Number of squashed non-spec instructions that were removed
system.switch_cpus_1.iq.iqSquashedOperandsExamined    725040188                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.iq.issued_per_cycle::samples    655922313                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::mean     3.376348                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::stdev     2.959821                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::0    218863969     33.37%     33.37% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::1     28209797      4.30%     37.67% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::2     39562588      6.03%     43.70% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::3     46506836      7.09%     50.79% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::4     55374044      8.44%     59.23% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::5     61296669      9.35%     68.58% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::6     72706134     11.08%     79.66% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::7     63667954      9.71%     89.37% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::8     69734322     10.63%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::total    655922313                       # Number of insts issued each cycle
system.switch_cpus_1.iq.rate                 3.375288                       # Inst issue rate
system.switch_cpus_1.iq.vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus_1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus_1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus_1.itb.rdAccesses                 0                       # TLB accesses on read requests
system.switch_cpus_1.itb.rdMisses                   0                       # TLB misses on read requests
system.switch_cpus_1.itb.wrAccesses         205941508                       # TLB accesses on write requests
system.switch_cpus_1.itb.wrMisses               52984                       # TLB misses on write requests
system.switch_cpus_1.memDep0.conflictingLoads     24136177                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores      6697450                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads    294478983                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores    135825553                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.misc_regfile_reads     874211052                       # number of misc regfile reads
system.switch_cpus_1.misc_regfile_writes           63                       # number of misc regfile writes
system.switch_cpus_1.numCycles              656128354                       # number of cpu cycles simulated
system.switch_cpus_1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_1.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_1.rename.BlockCycles     132620960                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.CommittedMaps   2152708135                       # Number of HB maps that are committed
system.switch_cpus_1.rename.IQFullEvents     33413258                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.IdleCycles       71312027                       # Number of cycles rename is idle
system.switch_cpus_1.rename.LQFullEvents     23670392                       # Number of times rename has blocked due to LQ full
system.switch_cpus_1.rename.ROBFullEvents      3412036                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RenameLookups   6209414918                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RenamedInsts   2543576457                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RenamedOperands   2830637050                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RunCycles       343083340                       # Number of cycles rename is running
system.switch_cpus_1.rename.SQFullEvents     26279467                       # Number of times rename has blocked due to SQ full
system.switch_cpus_1.rename.SquashCycles     10915679                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.UnblockCycles     97580667                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.UndoneMaps      677928830                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.fp_rename_lookups    746073990                       # Number of floating rename lookups
system.switch_cpus_1.rename.int_rename_lookups   3211687022                       # Number of integer rename lookups
system.switch_cpus_1.rename.serializeStallCycles       409631                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.serializingInsts        95634                       # count of serializing insts renamed
system.switch_cpus_1.rename.skidInsts       167650993                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.tempSerializingInsts       147352                       # count of temporary serializing insts renamed
system.switch_cpus_1.rob.rob_reads         2851884136                       # The number of ROB reads
system.switch_cpus_1.rob.rob_writes        4914522928                       # The number of ROB writes
system.switch_cpus_1.timesIdled                  1656                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests          146                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            9                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1388979                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        68817                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      2768260                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          68826                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_single_requests      1178705                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_single_snoops       517987                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.tot_requests      2357286                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.tot_snoops         517987                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp             905630                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       320413                       # Transaction distribution
system.membus.trans_dist::CleanEvict           735678                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                1                       # Transaction distribution
system.membus.trans_dist::ReadExReq            151110                       # Transaction distribution
system.membus.trans_dist::ReadExResp           151110                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        905630                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port      3169572                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total      3169572                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                3169572                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port     88137792                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total     88137792                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                88137792                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1056741                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1056741    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1056741                       # Request fanout histogram
system.membus.reqLayer2.occupancy          3654063000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy         5596973000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.7                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 1587822525000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1587822525000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1587822525000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.power_state.pwrStateResidencyTicks::OFF 1587822525000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1587822525000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1587822525000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.power_state.numTransitions            1                       # Number of power state transitions
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 1587822525000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           1179370                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       806815                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        88833                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         2183864                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            9725                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           9725                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           199899                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          199899                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         88836                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1090534                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side       266503                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      3890749                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               4157252                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     11370688                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    109660608                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              121031296                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         1700248                       # Total snoops (count)
system.tol2bus.snoopTraffic                  24563392                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          3089240                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.022329                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.147772                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                3020268     97.77%     97.77% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  68963      2.23%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      9      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            3089240                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1895977000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1940517489                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         133278451                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 1587822525000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.switch_cpus_1.inst        85755                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus_1.data       114923                       # number of demand (read+write) hits
system.l2.demand_hits::total                   200678                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus_1.inst        85755                       # number of overall hits
system.l2.overall_hits::.switch_cpus_1.data       114923                       # number of overall hits
system.l2.overall_hits::total                  200678                       # number of overall hits
system.l2.demand_misses::.switch_cpus_1.inst         3079                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus_1.data      1175510                       # number of demand (read+write) misses
system.l2.demand_misses::total                1178589                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus_1.inst         3079                       # number of overall misses
system.l2.overall_misses::.switch_cpus_1.data      1175510                       # number of overall misses
system.l2.overall_misses::total               1178589                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus_1.inst    278643500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus_1.data  98453541500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      98732185000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.inst    278643500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.data  98453541500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     98732185000                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus_1.inst        88834                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus_1.data      1290433                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1379267                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.inst        88834                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.data      1290433                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1379267                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus_1.inst     0.034660                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus_1.data     0.910942                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.854504                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus_1.inst     0.034660                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus_1.data     0.910942                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.854504                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus_1.inst 90498.051315                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus_1.data 83753.895331                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 83771.514073                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.inst 90498.051315                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.data 83753.895331                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 83771.514073                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              383793                       # number of writebacks
system.l2.writebacks::total                    383793                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus_1.inst         3079                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus_1.data      1175510                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1178589                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.inst         3079                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.data      1175510                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1178589                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus_1.inst    263248500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus_1.data  92575991500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  92839240000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.inst    263248500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.data  92575991500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  92839240000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus_1.inst     0.034660                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus_1.data     0.910942                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.854504                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.inst     0.034660                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.data     0.910942                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.854504                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 85498.051315                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.data 78753.895331                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 78771.514073                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 85498.051315                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.data 78753.895331                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 78771.514073                       # average overall mshr miss latency
system.l2.replacements                        1182259                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       423014                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           423014                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       423014                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       423014                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        88832                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            88832                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        88832                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        88832                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         1380                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          1380                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus_1.data         9721                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 9721                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.switch_cpus_1.data            4                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  4                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.switch_cpus_1.data        41000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total        41000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.switch_cpus_1.data         9725                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             9725                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.switch_cpus_1.data     0.000411                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.000411                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.switch_cpus_1.data        10250                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total        10250                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.switch_cpus_1.data            4                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             4                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus_1.data        86000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total        86000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus_1.data     0.000411                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.000411                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus_1.data        21500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        21500                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus_1.data        17902                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 17902                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus_1.data       181997                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              181997                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus_1.data  14765947500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   14765947500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus_1.data       199899                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            199899                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus_1.data     0.910445                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.910445                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus_1.data 81132.917026                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 81132.917026                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus_1.data       181997                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         181997                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus_1.data  13855962500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  13855962500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.910445                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.910445                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 76132.917026                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 76132.917026                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus_1.inst        85755                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              85755                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus_1.inst         3079                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             3079                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.inst    278643500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    278643500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus_1.inst        88834                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          88834                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.inst     0.034660                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.034660                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst 90498.051315                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 90498.051315                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.inst         3079                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         3079                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst    263248500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    263248500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst     0.034660                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.034660                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst 85498.051315                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 85498.051315                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus_1.data        97021                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             97021                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus_1.data       993513                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          993513                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus_1.data  83687594000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  83687594000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus_1.data      1090534                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1090534                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus_1.data     0.911033                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.911033                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus_1.data 84234.020088                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 84234.020088                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus_1.data       993513                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       993513                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus_1.data  78720029000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  78720029000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus_1.data     0.911033                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.911033                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_1.data 79234.020088                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 79234.020088                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 1587822525000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         4096                       # Cycle average of tags in use
system.l2.tags.total_refs                     3050277                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1186355                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.571133                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      57.935604                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.303806                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data        11.347365                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     0.017579                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data    57.771939                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus_1.inst    46.508001                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus_1.data  3922.115707                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.014144                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000074                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.002770                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000004                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.014104                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus_1.inst     0.011354                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus_1.data     0.957548                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           13                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          127                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1289                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         2666                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  23327931                       # Number of tag accesses
system.l2.tags.data_accesses                 23327931                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1587822525000                       # Cumulative time (in ticks) in various power states
system.l3.demand_hits::.switch_cpus_1.inst          253                       # number of demand (read+write) hits
system.l3.demand_hits::.switch_cpus_1.data       121596                       # number of demand (read+write) hits
system.l3.demand_hits::total                   121849                       # number of demand (read+write) hits
system.l3.overall_hits::.switch_cpus_1.inst          253                       # number of overall hits
system.l3.overall_hits::.switch_cpus_1.data       121596                       # number of overall hits
system.l3.overall_hits::total                  121849                       # number of overall hits
system.l3.demand_misses::.switch_cpus_1.inst         2826                       # number of demand (read+write) misses
system.l3.demand_misses::.switch_cpus_1.data      1053914                       # number of demand (read+write) misses
system.l3.demand_misses::total                1056740                       # number of demand (read+write) misses
system.l3.overall_misses::.switch_cpus_1.inst         2826                       # number of overall misses
system.l3.overall_misses::.switch_cpus_1.data      1053914                       # number of overall misses
system.l3.overall_misses::total               1056740                       # number of overall misses
system.l3.demand_miss_latency::.switch_cpus_1.inst    242051000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::.switch_cpus_1.data  84238424500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total      84480475500                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.inst    242051000                       # number of overall miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.data  84238424500                       # number of overall miss cycles
system.l3.overall_miss_latency::total     84480475500                       # number of overall miss cycles
system.l3.demand_accesses::.switch_cpus_1.inst         3079                       # number of demand (read+write) accesses
system.l3.demand_accesses::.switch_cpus_1.data      1175510                       # number of demand (read+write) accesses
system.l3.demand_accesses::total              1178589                       # number of demand (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.inst         3079                       # number of overall (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.data      1175510                       # number of overall (read+write) accesses
system.l3.overall_accesses::total             1178589                       # number of overall (read+write) accesses
system.l3.demand_miss_rate::.switch_cpus_1.inst     0.917830                       # miss rate for demand accesses
system.l3.demand_miss_rate::.switch_cpus_1.data     0.896559                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.896615                       # miss rate for demand accesses
system.l3.overall_miss_rate::.switch_cpus_1.inst     0.917830                       # miss rate for overall accesses
system.l3.overall_miss_rate::.switch_cpus_1.data     0.896559                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.896615                       # miss rate for overall accesses
system.l3.demand_avg_miss_latency::.switch_cpus_1.inst 85651.450814                       # average overall miss latency
system.l3.demand_avg_miss_latency::.switch_cpus_1.data 79929.125621                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 79944.428620                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.inst 85651.450814                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.data 79929.125621                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 79944.428620                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::.writebacks              320413                       # number of writebacks
system.l3.writebacks::total                    320413                       # number of writebacks
system.l3.demand_mshr_misses::.switch_cpus_1.inst         2826                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::.switch_cpus_1.data      1053914                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total           1056740                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.inst         2826                       # number of overall MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.data      1053914                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total          1056740                       # number of overall MSHR misses
system.l3.demand_mshr_miss_latency::.switch_cpus_1.inst    213791000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::.switch_cpus_1.data  73699284500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total  73913075500                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.inst    213791000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.data  73699284500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total  73913075500                       # number of overall MSHR miss cycles
system.l3.demand_mshr_miss_rate::.switch_cpus_1.inst     0.917830                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::.switch_cpus_1.data     0.896559                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.896615                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.inst     0.917830                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.data     0.896559                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.896615                       # mshr miss rate for overall accesses
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 75651.450814                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.data 69929.125621                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 69944.428620                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 75651.450814                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.data 69929.125621                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 69944.428620                       # average overall mshr miss latency
system.l3.replacements                        1198157                       # number of replacements
system.l3.WritebackDirty_hits::.writebacks       383793                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total           383793                       # number of WritebackDirty hits
system.l3.WritebackDirty_accesses::.writebacks       383793                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total       383793                       # number of WritebackDirty accesses(hits+misses)
system.l3.CleanEvict_mshr_misses::.writebacks       375913                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_misses::total        375913                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3.UpgradeReq_hits::.switch_cpus_1.data            3                       # number of UpgradeReq hits
system.l3.UpgradeReq_hits::total                    3                       # number of UpgradeReq hits
system.l3.UpgradeReq_misses::.switch_cpus_1.data            1                       # number of UpgradeReq misses
system.l3.UpgradeReq_misses::total                  1                       # number of UpgradeReq misses
system.l3.UpgradeReq_miss_latency::.switch_cpus_1.data        29500                       # number of UpgradeReq miss cycles
system.l3.UpgradeReq_miss_latency::total        29500                       # number of UpgradeReq miss cycles
system.l3.UpgradeReq_accesses::.switch_cpus_1.data            4                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_accesses::total                4                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_miss_rate::.switch_cpus_1.data     0.250000                       # miss rate for UpgradeReq accesses
system.l3.UpgradeReq_miss_rate::total        0.250000                       # miss rate for UpgradeReq accesses
system.l3.UpgradeReq_avg_miss_latency::.switch_cpus_1.data        29500                       # average UpgradeReq miss latency
system.l3.UpgradeReq_avg_miss_latency::total        29500                       # average UpgradeReq miss latency
system.l3.UpgradeReq_mshr_misses::.switch_cpus_1.data            1                       # number of UpgradeReq MSHR misses
system.l3.UpgradeReq_mshr_misses::total             1                       # number of UpgradeReq MSHR misses
system.l3.UpgradeReq_mshr_miss_latency::.switch_cpus_1.data        19500                       # number of UpgradeReq MSHR miss cycles
system.l3.UpgradeReq_mshr_miss_latency::total        19500                       # number of UpgradeReq MSHR miss cycles
system.l3.UpgradeReq_mshr_miss_rate::.switch_cpus_1.data     0.250000                       # mshr miss rate for UpgradeReq accesses
system.l3.UpgradeReq_mshr_miss_rate::total     0.250000                       # mshr miss rate for UpgradeReq accesses
system.l3.UpgradeReq_avg_mshr_miss_latency::.switch_cpus_1.data        19500                       # average UpgradeReq mshr miss latency
system.l3.UpgradeReq_avg_mshr_miss_latency::total        19500                       # average UpgradeReq mshr miss latency
system.l3.ReadExReq_hits::.switch_cpus_1.data        30887                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                 30887                       # number of ReadExReq hits
system.l3.ReadExReq_misses::.switch_cpus_1.data       151110                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total              151110                       # number of ReadExReq misses
system.l3.ReadExReq_miss_latency::.switch_cpus_1.data  12438944000                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total   12438944000                       # number of ReadExReq miss cycles
system.l3.ReadExReq_accesses::.switch_cpus_1.data       181997                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total            181997                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_miss_rate::.switch_cpus_1.data     0.830288                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.830288                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_miss_latency::.switch_cpus_1.data 82317.146450                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 82317.146450                       # average ReadExReq miss latency
system.l3.ReadExReq_mshr_misses::.switch_cpus_1.data       151110                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total         151110                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_miss_latency::.switch_cpus_1.data  10927844000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total  10927844000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.830288                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.830288                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 72317.146450                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 72317.146450                       # average ReadExReq mshr miss latency
system.l3.ReadSharedReq_hits::.switch_cpus_1.inst          253                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::.switch_cpus_1.data        90709                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::total             90962                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_misses::.switch_cpus_1.inst         2826                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::.switch_cpus_1.data       902804                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::total          905630                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_miss_latency::.switch_cpus_1.inst    242051000                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::.switch_cpus_1.data  71799480500                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::total  72041531500                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_accesses::.switch_cpus_1.inst         3079                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::.switch_cpus_1.data       993513                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::total        996592                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_miss_rate::.switch_cpus_1.inst     0.917830                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::.switch_cpus_1.data     0.908699                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::total     0.908727                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_avg_miss_latency::.switch_cpus_1.inst 85651.450814                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::.switch_cpus_1.data 79529.422222                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::total 79548.525888                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_mshr_misses::.switch_cpus_1.inst         2826                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::.switch_cpus_1.data       902804                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::total       905630                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_miss_latency::.switch_cpus_1.inst    213791000                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::.switch_cpus_1.data  62771440500                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::total  62985231500                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_rate::.switch_cpus_1.inst     0.917830                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::.switch_cpus_1.data     0.908699                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::total     0.908727                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_1.inst 75651.450814                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_1.data 69529.422222                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::total 69548.525888                       # average ReadSharedReq mshr miss latency
system.l3.power_state.pwrStateResidencyTicks::UNDEFINED 1587822525000                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                        32768                       # Cycle average of tags in use
system.l3.tags.total_refs                     2034354                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                   1230925                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                      1.652703                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::.writebacks    6979.015403                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.cpu.inst         7.808243                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.cpu.data      6201.035613                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus.data   753.674370                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.inst   120.236455                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.data 18706.229916                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::.writebacks      0.212983                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.cpu.inst        0.000238                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.cpu.data        0.189241                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus.data     0.023000                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.inst     0.003669                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.data     0.570869                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1           10                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::2           94                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3          781                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4        31883                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                  38914733                       # Number of tag accesses
system.l3.tags.data_accesses                 38914733                       # Number of data accesses
system.l3.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1587822525000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.tol3bus.trans_dist::ReadResp            996592                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty       704206                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict         1672644                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeReq               4                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeResp              4                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq           181997                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp          181997                       # Transaction distribution
system.tol3bus.trans_dist::ReadSharedReq       996592                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side      3535879                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side     99992448                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                         1198157                       # Total snoops (count)
system.tol3bus.snoopTraffic                  20506432                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples          2376750                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.217939                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.412846                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                1858763     78.21%     78.21% # Request fanout histogram
system.tol3bus.snoop_fanout::1                 517987     21.79%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total            2376750                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy         1562436000                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              0.5                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy        1767885500                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             0.5                       # Layer utilization (%)
system.tol3bus.power_state.pwrStateResidencyTicks::UNDEFINED 1587822525000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus_1.inst       180864                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus_1.data     67450496                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           67631360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus_1.inst       180864                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        180864                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     20506432                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        20506432                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus_1.inst         2826                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus_1.data      1053914                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1056740                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       320413                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             320413                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus_1.inst       551307                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus_1.data    205601528                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             206152835                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus_1.inst       551307                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           551307                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       62507379                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             62507379                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       62507379                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.inst       551307                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.data    205601528                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            268660214                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    320413.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.inst::samples      2826.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.data::samples   1053688.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.044245526500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        18745                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        18745                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             2481148                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             302296                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1056740                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     320413                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1056740                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   320413                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    226                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             66136                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             66668                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             65561                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             65691                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             67130                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             65232                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             66095                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             65406                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             66029                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             65977                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            65401                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            65936                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            66499                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            65950                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            66182                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            66621                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             20191                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             20496                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             19581                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             19924                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             20511                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             19637                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             19707                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             19646                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             19966                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             19752                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            19948                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            20065                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            20256                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            19962                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            20001                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            20739                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.07                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.04                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  10656851500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 5282570000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             30466489000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     10086.81                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28836.81                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   850227                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  204664                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 80.47                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                63.88                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1056740                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               320413                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  780198                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  202173                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   57616                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   16499                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      22                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   9286                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   9490                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  15951                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  18069                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  18527                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  18747                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  18802                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  18895                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  18918                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  18977                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  19841                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  19709                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  19333                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  19274                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  19469                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  19173                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  19080                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  18791                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     53                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       322005                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    273.664521                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   152.813169                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   322.445867                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       157625     48.95%     48.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        60348     18.74%     67.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        23518      7.30%     75.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        14945      4.64%     79.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        15499      4.81%     84.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         5417      1.68%     86.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         4602      1.43%     87.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         3988      1.24%     88.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        36063     11.20%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       322005                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        18745                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      56.358709                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1139.615299                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-4095        18733     99.94%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-8191            9      0.05%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::81920-86015            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::86016-90111            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::94208-98303            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         18745                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        18745                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.091598                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.055625                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.113197                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             9196     49.06%     49.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              197      1.05%     50.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             7848     41.87%     91.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1460      7.79%     99.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               35      0.19%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                7      0.04%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         18745                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               67616896                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   14464                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                20504448                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                67631360                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             20506432                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       206.11                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        62.50                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    206.15                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     62.51                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.10                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.61                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.49                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  328067260000                       # Total gap between requests
system.mem_ctrls.avgGap                     238221.36                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus_1.inst       180864                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus_1.data     67436032                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     20504448                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus_1.inst 551306.764590758714                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus_1.data 205557438.842217743397                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 62501331.865929387510                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.inst         2826                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.data      1053914                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       320413                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.inst     97400250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.data  30369088750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 7879165868500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.inst     34465.76                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.data     28815.53                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  24590656.02                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    76.61                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           1148997360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            610706580                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          3774168300                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          838796580                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     25896627120.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      80025834570                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      58586467200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       170881597710                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        520.878565                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 151376412250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  10954580000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 165733184750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1150118340                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            611302395                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          3769341660                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          833597460                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     25896627120.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      79854743370                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      58730544000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       170846274345                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        520.770893                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 151757075250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  10954580000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 165352521750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 1587822525000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst   1384118321                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst    138374169                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus_1.inst    205794704                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1728287194                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   1384118321                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst    138374169                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus_1.inst    205794704                       # number of overall hits
system.cpu.icache.overall_hits::total      1728287194                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         4543                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst          217                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus_1.inst        94236                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          98996                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         4543                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst          217                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus_1.inst        94236                       # number of overall misses
system.cpu.icache.overall_misses::total         98996                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      2185000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::.switch_cpus_1.inst    977477999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    979662999                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      2185000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus_1.inst    977477999                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    979662999                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   1384122864                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst    138374386                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus_1.inst    205888940                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1728386190                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   1384122864                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst    138374386                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus_1.inst    205888940                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1728386190                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000003                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000002                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus_1.inst     0.000458                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000057                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000003                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000002                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus_1.inst     0.000458                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000057                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 10069.124424                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::.switch_cpus_1.inst 10372.660119                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  9895.985686                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 10069.124424                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus_1.inst 10372.660119                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  9895.985686                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         3876                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                70                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    55.371429                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        93081                       # number of writebacks
system.cpu.icache.writebacks::total             93081                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus_1.inst         5400                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         5400                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus_1.inst         5400                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         5400                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst          217                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::.switch_cpus_1.inst        88836                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        89053                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst          217                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus_1.inst        88836                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        89053                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      2076500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus_1.inst    839698499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    841774999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      2076500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus_1.inst    839698499                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    841774999                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000002                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus_1.inst     0.000431                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000052                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000002                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus_1.inst     0.000431                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000052                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst  9569.124424                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus_1.inst  9452.232192                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total  9452.517029                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst  9569.124424                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus_1.inst  9452.232192                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total  9452.517029                       # average overall mshr miss latency
system.cpu.icache.replacements                  93081                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   1384118321                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst    138374169                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus_1.inst    205794704                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1728287194                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         4543                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst          217                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus_1.inst        94236                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         98996                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      2185000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::.switch_cpus_1.inst    977477999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    979662999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   1384122864                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst    138374386                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus_1.inst    205888940                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1728386190                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000003                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus_1.inst     0.000458                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000057                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 10069.124424                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus_1.inst 10372.660119                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  9895.985686                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus_1.inst         5400                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         5400                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst          217                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus_1.inst        88836                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        89053                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      2076500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus_1.inst    839698499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    841774999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus_1.inst     0.000431                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000052                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst  9569.124424                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.inst  9452.232192                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total  9452.517029                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 1587822525000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.988998                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1728380790                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             93596                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          18466.395893                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   424.559692                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.269561                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus_1.inst    87.159745                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.829218                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000526                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus_1.inst     0.170234                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999979                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            8                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          478                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        6913638356                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       6913638356                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1587822525000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1587822525000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1587822525000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1587822525000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1587822525000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1587822525000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1587822525000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    398154979                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     39871556                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus_1.data    337109108                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        775135643                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    398154979                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     39871556                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus_1.data    337109108                       # number of overall hits
system.cpu.dcache.overall_hits::total       775135643                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       313373                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data        28523                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus_1.data      6624157                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        6966053                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       313373                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data        28523                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus_1.data      6624157                       # number of overall misses
system.cpu.dcache.overall_misses::total       6966053                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data   1082497000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::.switch_cpus_1.data 437163471765                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 438245968765                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data   1082497000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus_1.data 437163471765                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 438245968765                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    398468352                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     39900079                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus_1.data    343733265                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    782101696                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    398468352                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     39900079                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus_1.data    343733265                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    782101696                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000786                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.000715                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus_1.data     0.019271                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.008907                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000786                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.000715                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus_1.data     0.019271                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.008907                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 37951.723171                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus_1.data 65995.336730                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 62911.661563                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 37951.723171                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus_1.data 65995.336730                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 62911.661563                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      8977219                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         8227                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            213837                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              53                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    41.981598                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   155.226415                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       684934                       # number of writebacks
system.cpu.dcache.writebacks::total            684934                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus_1.data      5325389                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      5325389                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus_1.data      5325389                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      5325389                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data        28523                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::.switch_cpus_1.data      1298768                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1327291                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data        28523                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus_1.data      1298768                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1327291                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data   1068235500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus_1.data 100495276267                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 101563511767                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data   1068235500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus_1.data 100495276267                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 101563511767                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.000715                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus_1.data     0.003778                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001697                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.000715                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus_1.data     0.003778                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001697                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 37451.723171                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus_1.data 77377.388623                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 76519.400619                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 37451.723171                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus_1.data 77377.388623                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 76519.400619                       # average overall mshr miss latency
system.cpu.dcache.replacements                1631814                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    222474075                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     22231194                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus_1.data    226757014                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       471462283                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       195077                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data        19101                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus_1.data      6412332                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       6626510                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data    169681000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus_1.data 421731839000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 421901520000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    222669152                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     22250295                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus_1.data    233169346                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    478088793                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000876                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.000858                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus_1.data     0.027501                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.013860                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data  8883.356892                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus_1.data 65768.871450                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 63668.736635                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus_1.data      5321798                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      5321798                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data        19101                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus_1.data      1090534                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1109635                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data    160130500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus_1.data  85332274500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  85492405000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.000858                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus_1.data     0.004677                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002321                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data  8383.356892                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.data 78248.155949                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 77045.519473                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    175680904                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data     17640362                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus_1.data    110352094                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      303673360                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       118296                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data         9422                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus_1.data       211825                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       339543                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    912816000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus_1.data  15431632765                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  16344448765                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    175799200                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data     17649784                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus_1.data    110563919                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    304012903                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000673                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000534                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus_1.data     0.001916                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001117                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 96881.341541                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus_1.data 72850.856910                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 48136.609399                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus_1.data         3591                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         3591                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data         9422                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus_1.data       208234                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       217656                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    908105000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus_1.data  15163001767                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  16071106767                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000534                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus_1.data     0.001883                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000716                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 96381.341541                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus_1.data 72817.127688                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 73837.186969                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 1587822525000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.995443                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           776778378                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1632326                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            475.872086                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   384.747217                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data    24.253471                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus_1.data   102.994755                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.751459                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.047370                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus_1.data     0.201162                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999991                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           13                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          129                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          218                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          151                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        3130039110                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       3130039110                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1587822525000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               2                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 1169538795500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF 418283729500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
