# Mon Oct 22 22:56:01 2018


Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03G-Beta6
Install: C:\Gowin\1.8\SynplifyPro
OS: Windows 6.2

Hostname: BEACONDEV3

Implementation : rev_1
Synopsys Generic Technology Mapper, Version mapgw, Build 1086R, Built May 17 2018 10:22:59


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 114MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 188MB peak: 190MB)

@W: BN132 :|Removing sequential instance spi0._prescaller_26 because it is equivalent to instance spi0._mode_31. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing sequential instance spi0._mode_31 because it is equivalent to instance spi0._mode_21. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing sequential instance spi0._lsbfirst_6 because it is equivalent to instance spi0._mode_21. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing sequential instance spi0._diomode_1 because it is equivalent to instance spi0._mode_21. To keep the instance, apply constraint syn_preserve=1 on the instance.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: BN132 :|Removing user instance spi0._lsbfirst_10 because it is equivalent to instance spi0._diomode_5. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\fpga_led_tm1637\src\spi_master.v":151:0:151:5|Removing user instance spi0.mosi_1 because it is equivalent to instance spi0._msbfirst[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: BN362 :"c:\fpga_led_tm1637\src\spi_master.v":151:0:151:5|Removing sequential instance _lsbfirst[0] (in view: work.spi_master_8s_8s_0_1(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 189MB peak: 190MB)

@N: MO231 :"c:\fpga_led_tm1637\src\led_tm1637.v":170:0:170:5|Found counter in view:work.demo(verilog) instance repeat_count[10:0] 
@N: BN362 :"c:\fpga_led_tm1637\src\spi_master.v":151:0:151:5|Removing sequential instance rx_buffer[4] (in view: work.spi_master_8s_8s_0_1(verilog)) because it does not drive other instances.
@N: BN362 :"c:\fpga_led_tm1637\src\spi_master.v":151:0:151:5|Removing sequential instance rx_buffer[5] (in view: work.spi_master_8s_8s_0_1(verilog)) because it does not drive other instances.
@N: BN362 :"c:\fpga_led_tm1637\src\spi_master.v":151:0:151:5|Removing sequential instance rx_buffer[6] (in view: work.spi_master_8s_8s_0_1(verilog)) because it does not drive other instances.
@N: BN362 :"c:\fpga_led_tm1637\src\spi_master.v":151:0:151:5|Removing sequential instance rx_buffer[7] (in view: work.spi_master_8s_8s_0_1(verilog)) because it does not drive other instances.
@W: BN132 :"c:\fpga_led_tm1637\src\spi_master.v":58:0:58:5|Removing instance spi0.prescallerbuff[2] because it is equivalent to instance spi0.prescallerbuff[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: MO231 :"c:\fpga_led_tm1637\src\spi_master.v":151:0:151:5|Found counter in view:work.spi_master_8s_8s_0_1(verilog) instance prescaller_cnt[7:0] 
@N: BN362 :"c:\fpga_led_tm1637\src\spi_master.v":58:0:58:5|Removing sequential instance prescallerbuff[1] (in view: work.spi_master_8s_8s_0_1(verilog)) because it does not drive other instances.
@W: BN132 :"c:\fpga_led_tm1637\src\spi_master.v":151:0:151:5|Removing instance spi0._prescaller[2] because it is equivalent to instance spi0._prescaller[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 190MB peak: 191MB)

@N: BN362 :"c:\fpga_led_tm1637\src\spi_master.v":151:0:151:5|Removing sequential instance spi0._prescaller[1] (in view: work.demo(verilog)) because it does not drive other instances.

Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 193MB peak: 193MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 192MB peak: 194MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 193MB peak: 194MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 193MB peak: 194MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 193MB peak: 194MB)

@N: MO106 :"c:\fpga_led_tm1637\src\led_tm1637_rom.v":31:14:31:23|Found ROM oled_rom_init.dout_1[47:0] (in view: work.demo(verilog)) with 128 words by 48 bits.
@W: BN132 :"c:\fpga_led_tm1637\src\led_tm1637.v":170:0:170:5|Removing instance tx_data[3] because it is equivalent to instance tx_data[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\fpga_led_tm1637\src\spi_master.v":50:0:50:5|Removing instance spi0.tx_buffer[3] because it is equivalent to instance spi0.tx_buffer[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: BN362 :"c:\fpga_led_tm1637\src\led_tm1637.v":170:0:170:5|Removing sequential instance saved_elapsed_time[0] (in view: work.demo(verilog)) because it does not drive other instances.
@N: BN362 :"c:\fpga_led_tm1637\src\led_tm1637.v":170:0:170:5|Removing sequential instance saved_elapsed_time[1] (in view: work.demo(verilog)) because it does not drive other instances.
@N: BN362 :"c:\fpga_led_tm1637\src\led_tm1637.v":170:0:170:5|Removing sequential instance saved_elapsed_time[2] (in view: work.demo(verilog)) because it does not drive other instances.
@N: BN362 :"c:\fpga_led_tm1637\src\led_tm1637.v":170:0:170:5|Removing sequential instance saved_elapsed_time[3] (in view: work.demo(verilog)) because it does not drive other instances.
@N: BN362 :"c:\fpga_led_tm1637\src\led_tm1637.v":170:0:170:5|Removing sequential instance saved_elapsed_time[4] (in view: work.demo(verilog)) because it does not drive other instances.
@N: BN362 :"c:\fpga_led_tm1637\src\led_tm1637.v":170:0:170:5|Removing sequential instance saved_elapsed_time[5] (in view: work.demo(verilog)) because it does not drive other instances.
@N: BN362 :"c:\fpga_led_tm1637\src\led_tm1637.v":170:0:170:5|Removing sequential instance saved_elapsed_time[6] (in view: work.demo(verilog)) because it does not drive other instances.
@N: BN362 :"c:\fpga_led_tm1637\src\led_tm1637.v":170:0:170:5|Removing sequential instance saved_elapsed_time[7] (in view: work.demo(verilog)) because it does not drive other instances.
@N: BN362 :"c:\fpga_led_tm1637\src\led_tm1637.v":170:0:170:5|Removing sequential instance saved_elapsed_time[8] (in view: work.demo(verilog)) because it does not drive other instances.
@N: BN362 :"c:\fpga_led_tm1637\src\led_tm1637.v":170:0:170:5|Removing sequential instance saved_elapsed_time[9] (in view: work.demo(verilog)) because it does not drive other instances.
@N: BN362 :"c:\fpga_led_tm1637\src\led_tm1637.v":170:0:170:5|Removing sequential instance saved_elapsed_time[10] (in view: work.demo(verilog)) because it does not drive other instances.
@N: BN362 :"c:\fpga_led_tm1637\src\led_tm1637.v":170:0:170:5|Removing sequential instance saved_elapsed_time[11] (in view: work.demo(verilog)) because it does not drive other instances.
@N: BN362 :"c:\fpga_led_tm1637\src\led_tm1637.v":170:0:170:5|Removing sequential instance saved_elapsed_time[12] (in view: work.demo(verilog)) because it does not drive other instances.
@N: BN362 :"c:\fpga_led_tm1637\src\led_tm1637.v":170:0:170:5|Removing sequential instance saved_elapsed_time[13] (in view: work.demo(verilog)) because it does not drive other instances.
@N: BN362 :"c:\fpga_led_tm1637\src\led_tm1637.v":170:0:170:5|Removing sequential instance saved_elapsed_time[14] (in view: work.demo(verilog)) because it does not drive other instances.
@N: BN362 :"c:\fpga_led_tm1637\src\led_tm1637.v":170:0:170:5|Removing sequential instance saved_elapsed_time[15] (in view: work.demo(verilog)) because it does not drive other instances.
@N: BN362 :"c:\fpga_led_tm1637\src\led_tm1637.v":170:0:170:5|Removing sequential instance saved_elapsed_time[16] (in view: work.demo(verilog)) because it does not drive other instances.
@N: BN362 :"c:\fpga_led_tm1637\src\led_tm1637.v":170:0:170:5|Removing sequential instance saved_elapsed_time[17] (in view: work.demo(verilog)) because it does not drive other instances.
@N: BN362 :"c:\fpga_led_tm1637\src\led_tm1637.v":170:0:170:5|Removing sequential instance saved_elapsed_time[18] (in view: work.demo(verilog)) because it does not drive other instances.
@N: BN362 :"c:\fpga_led_tm1637\src\led_tm1637.v":170:0:170:5|Removing sequential instance saved_elapsed_time[19] (in view: work.demo(verilog)) because it does not drive other instances.
@N: BN362 :"c:\fpga_led_tm1637\src\led_tm1637.v":170:0:170:5|Removing sequential instance saved_elapsed_time[20] (in view: work.demo(verilog)) because it does not drive other instances.
@N: BN362 :"c:\fpga_led_tm1637\src\led_tm1637.v":170:0:170:5|Removing sequential instance saved_elapsed_time[21] (in view: work.demo(verilog)) because it does not drive other instances.
@N: BN362 :"c:\fpga_led_tm1637\src\led_tm1637.v":170:0:170:5|Removing sequential instance saved_elapsed_time[22] (in view: work.demo(verilog)) because it does not drive other instances.
@N: BN362 :"c:\fpga_led_tm1637\src\led_tm1637.v":170:0:170:5|Removing sequential instance saved_elapsed_time[23] (in view: work.demo(verilog)) because it does not drive other instances.
@N: BN362 :"c:\fpga_led_tm1637\src\led_tm1637.v":170:0:170:5|Removing sequential instance saved_elapsed_time[24] (in view: work.demo(verilog)) because it does not drive other instances.
@N: BN362 :"c:\fpga_led_tm1637\src\led_tm1637.v":170:0:170:5|Removing sequential instance saved_elapsed_time[25] (in view: work.demo(verilog)) because it does not drive other instances.
@N: BN362 :"c:\fpga_led_tm1637\src\led_tm1637.v":170:0:170:5|Removing sequential instance saved_elapsed_time[26] (in view: work.demo(verilog)) because it does not drive other instances.
@N: BN362 :"c:\fpga_led_tm1637\src\led_tm1637.v":170:0:170:5|Removing sequential instance saved_elapsed_time[27] (in view: work.demo(verilog)) because it does not drive other instances.
@N: BN362 :"c:\fpga_led_tm1637\src\led_tm1637.v":170:0:170:5|Removing sequential instance rd_spi[0] (in view: work.demo(verilog)) because it does not drive other instances.
@N: BN362 :"c:\fpga_led_tm1637\src\led_tm1637.v":170:0:170:5|Removing sequential instance repeat_count[0] (in view: work.demo(verilog)) because it does not drive other instances.
@N: BN362 :"c:\fpga_led_tm1637\src\led_tm1637.v":170:0:170:5|Removing sequential instance repeat_count[1] (in view: work.demo(verilog)) because it does not drive other instances.
@N: BN362 :"c:\fpga_led_tm1637\src\led_tm1637.v":170:0:170:5|Removing sequential instance repeat_count[2] (in view: work.demo(verilog)) because it does not drive other instances.
@N: BN362 :"c:\fpga_led_tm1637\src\led_tm1637.v":170:0:170:5|Removing sequential instance repeat_count[3] (in view: work.demo(verilog)) because it does not drive other instances.
@N: BN362 :"c:\fpga_led_tm1637\src\led_tm1637.v":170:0:170:5|Removing sequential instance repeat_count[4] (in view: work.demo(verilog)) because it does not drive other instances.
@N: BN362 :"c:\fpga_led_tm1637\src\led_tm1637.v":170:0:170:5|Removing sequential instance repeat_count[5] (in view: work.demo(verilog)) because it does not drive other instances.
@N: BN362 :"c:\fpga_led_tm1637\src\led_tm1637.v":170:0:170:5|Removing sequential instance repeat_count[6] (in view: work.demo(verilog)) because it does not drive other instances.
@N: BN362 :"c:\fpga_led_tm1637\src\led_tm1637.v":170:0:170:5|Removing sequential instance repeat_count[7] (in view: work.demo(verilog)) because it does not drive other instances.
@N: BN362 :"c:\fpga_led_tm1637\src\led_tm1637.v":170:0:170:5|Removing sequential instance repeat_count[8] (in view: work.demo(verilog)) because it does not drive other instances.
@N: BN362 :"c:\fpga_led_tm1637\src\led_tm1637.v":170:0:170:5|Removing sequential instance repeat_count[9] (in view: work.demo(verilog)) because it does not drive other instances.
@N: BN362 :"c:\fpga_led_tm1637\src\led_tm1637.v":170:0:170:5|Removing sequential instance repeat_count[10] (in view: work.demo(verilog)) because it does not drive other instances.
@N: BN362 :"c:\fpga_led_tm1637\src\spi_master.v":301:0:301:5|Removing sequential instance spi0.charreceivedn[0] (in view: work.demo(verilog)) because it does not drive other instances.

Finished preparing to map (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 193MB peak: 195MB)


Finished technology mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 194MB peak: 195MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:01s		     2.46ns		 257 /       139

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 194MB peak: 195MB)

@N: FX164 |The option to pack registers in the IOB has not been specified. Please set syn_useioff attribute.  
@N: BN362 :"c:\fpga_led_tm1637\src\spi_master.v":151:0:151:5|Removing sequential instance spi0._mode[1] (in view: work.demo(verilog)) because it does not drive other instances.
@N: BN362 :"c:\fpga_led_tm1637\src\spi_master.v":151:0:151:5|Removing sequential instance spi0._mode[0] (in view: work.demo(verilog)) because it does not drive other instances.

Finished restoring hierarchy (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 194MB peak: 195MB)

@N: MT611 :|Automatically generated clock demo|rd_spi_derived_clock[0] is not used and is being removed

Start Writing Netlists (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 122MB peak: 195MB)

Writing Analyst data base C:\fpga_led_tm1637\impl\synthesize\rev_1\synwork\fpga_led_tm1637_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 193MB peak: 195MB)

Writing Verilog Simulation files

Writing scf file... (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 193MB peak: 195MB)

@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@A: BN540 |No min timing constraints supplied; adding min timing constraints

Finished Writing Verilog Simulation files (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 192MB peak: 195MB)


Start final timing analysis (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 193MB peak: 195MB)

@W: MT420 |Found inferred clock demo|clk_50M with period 8.41ns. Please declare a user-defined clock on port clk_50M.
@N: MT615 |Found clock demo|clk_led_derived_clock with period 8.41ns 
@N: MT615 |Found clock demo|wr_spi_derived_clock[0] with period 8.41ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Mon Oct 22 22:56:06 2018
#


Top view:               demo
Requested Frequency:    118.9 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -3.125

                                 Requested     Estimated     Requested     Estimated                Clock                                         Clock                
Starting Clock                   Frequency     Frequency     Period        Period        Slack      Type                                          Group                
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
demo|clk_50M                     118.9 MHz     121.2 MHz     8.414         8.253         0.161      inferred                                      Autoconstr_clkgroup_0
demo|clk_led_derived_clock       118.9 MHz     101.0 MHz     8.414         9.899         0.276      derived (from demo|clk_50M)                   Autoconstr_clkgroup_0
demo|wr_spi_derived_clock[0]     118.9 MHz     101.0 MHz     8.414         9.899         -1.485     derived (from demo|clk_led_derived_clock)     Autoconstr_clkgroup_0
System                           100.0 MHz     365.0 MHz     10.000        2.740         7.260      system                                        system_clkgroup      
=======================================================================================================================================================================





Clock Relationships
*******************

Clocks                                                      |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------------------------------------------
Starting                      Ending                        |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------------------------------------------
System                        demo|clk_50M                  |  8.414       7.260   |  No paths    -      |  No paths    -      |  No paths    -    
System                        demo|clk_led_derived_clock    |  8.414       7.260   |  No paths    -      |  No paths    -      |  No paths    -    
System                        demo|wr_spi_derived_clock[0]  |  8.414       7.260   |  No paths    -      |  No paths    -      |  No paths    -    
demo|clk_50M                  System                        |  8.414       6.294   |  No paths    -      |  No paths    -      |  No paths    -    
demo|clk_50M                  demo|clk_50M                  |  8.414       0.161   |  No paths    -      |  No paths    -      |  No paths    -    
demo|clk_led_derived_clock    System                        |  8.414       -3.125  |  No paths    -      |  No paths    -      |  No paths    -    
demo|clk_led_derived_clock    demo|clk_led_derived_clock    |  8.414       0.276   |  No paths    -      |  No paths    -      |  No paths    -    
demo|clk_led_derived_clock    demo|wr_spi_derived_clock[0]  |  8.414       6.893   |  No paths    -      |  No paths    -      |  No paths    -    
demo|wr_spi_derived_clock[0]  System                        |  8.414       4.906   |  No paths    -      |  No paths    -      |  No paths    -    
demo|wr_spi_derived_clock[0]  demo|clk_led_derived_clock    |  8.414       -1.485  |  No paths    -      |  No paths    -      |  No paths    -    
===================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: demo|clk_50M
====================================



Starting Points with Worst Slack
********************************

             Starting                                      Arrival          
Instance     Reference        Type     Pin     Net         Time        Slack
             Clock                                                          
----------------------------------------------------------------------------
cnt[12]      demo|clk_50M     DFFC     Q       cnt[12]     0.367       0.161
cnt[3]       demo|clk_50M     DFFC     Q       cnt[3]      0.367       0.228
cnt[11]      demo|clk_50M     DFFC     Q       cnt[11]     0.367       0.228
cnt[2]       demo|clk_50M     DFFC     Q       cnt[2]      0.367       0.295
cnt[13]      demo|clk_50M     DFFC     Q       cnt[13]     0.367       0.438
cnt[18]      demo|clk_50M     DFFC     Q       cnt[18]     0.367       0.438
cnt[4]       demo|clk_50M     DFFC     Q       cnt[4]      0.367       0.505
cnt[16]      demo|clk_50M     DFFC     Q       cnt[16]     0.367       0.505
cnt[14]      demo|clk_50M     DFFC     Q       cnt[14]     0.367       0.633
cnt[21]      demo|clk_50M     DFFC     Q       cnt[21]     0.367       0.633
============================================================================


Ending Points with Worst Slack
******************************

             Starting                                        Required          
Instance     Reference        Type     Pin     Net           Time         Slack
             Clock                                                             
-------------------------------------------------------------------------------
cnt[6]       demo|clk_50M     DFFC     D       cnt_3[6]      8.281        0.161
cnt[11]      demo|clk_50M     DFFC     D       cnt_3[11]     8.281        0.161
cnt[12]      demo|clk_50M     DFFC     D       cnt_3[12]     8.281        0.161
cnt[13]      demo|clk_50M     DFFC     D       cnt_3[13]     8.281        0.161
cnt[14]      demo|clk_50M     DFFC     D       cnt_3[14]     8.281        0.161
cnt[16]      demo|clk_50M     DFFC     D       cnt_3[16]     8.281        0.161
cnt[18]      demo|clk_50M     DFFC     D       cnt_3[18]     8.281        0.161
cnt[19]      demo|clk_50M     DFFC     D       cnt_3[19]     8.281        0.161
cnt[20]      demo|clk_50M     DFFC     D       cnt_3[20]     8.281        0.161
cnt[21]      demo|clk_50M     DFFC     D       cnt_3[21]     8.281        0.161
===============================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      8.414
    - Setup time:                            0.133
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.281

    - Propagation time:                      8.120
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.161

    Number of logic level(s):                4
    Starting point:                          cnt[12] / Q
    Ending point:                            cnt[6] / D
    The start point is clocked by            demo|clk_50M [rising] on pin CLK
    The end   point is clocked by            demo|clk_50M [rising] on pin CLK

Instance / Net              Pin      Pin               Arrival     No. of    
Name               Type     Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------
cnt[12]            DFFC     Q        Out     0.367     0.367       -         
cnt[12]            Net      -        -       1.021     -           2         
clk_led4_14        LUT4     I1       In      -         1.388       -         
clk_led4_14        LUT4     F        Out     1.099     2.487       -         
clk_led4_14        Net      -        -       0.766     -           1         
clk_led4_22        LUT4     I1       In      -         3.253       -         
clk_led4_22        LUT4     F        Out     1.099     4.352       -         
clk_led4_22        Net      -        -       0.766     -           1         
clk_led4           LUT4     I2       In      -         5.117       -         
clk_led4           LUT4     F        Out     0.822     5.939       -         
clk_led4           Net      -        -       1.082     -           13        
cnt_3[6]           LUT2     I1       In      -         7.021       -         
cnt_3[6]           LUT2     F        Out     1.099     8.120       -         
cnt_3[6]           Net      -        -       0.000     -           1         
cnt[6]             DFFC     D        In      -         8.120       -         
=============================================================================
Total path delay (propagation time + setup) of 8.253 is 4.619(56.0%) logic and 3.634(44.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: demo|clk_led_derived_clock
====================================



Starting Points with Worst Slack
********************************

                    Starting                                                             Arrival           
Instance            Reference                      Type      Pin     Net                 Time        Slack 
                    Clock                                                                                  
-----------------------------------------------------------------------------------------------------------
step_id[4]          demo|clk_led_derived_clock     DFFC      Q       step_id[4]          0.367       -3.125
step_id[5]          demo|clk_led_derived_clock     DFFC      Q       step_id[5]          0.367       -3.119
step_id[1]          demo|clk_led_derived_clock     DFFC      Q       step_id[1]          0.367       -3.058
step_id[6]          demo|clk_led_derived_clock     DFFC      Q       step_id[6]          0.367       -2.842
step_id[2]          demo|clk_led_derived_clock     DFFC      Q       step_id[2]          0.367       -0.789
step_id[3]          demo|clk_led_derived_clock     DFFC      Q       step_id[3]          0.367       0.970 
step_id[0]          demo|clk_led_derived_clock     DFFC      Q       step_id[0]          0.367       1.137 
elapsed_time[0]     demo|clk_led_derived_clock     DFFCE     Q       elapsed_time[0]     0.367       2.893 
elapsed_time[1]     demo|clk_led_derived_clock     DFFCE     Q       elapsed_time[1]     0.367       2.950 
elapsed_time[2]     demo|clk_led_derived_clock     DFFCE     Q       elapsed_time[2]     0.367       3.007 
===========================================================================================================


Ending Points with Worst Slack
******************************

                                                  Starting                                                                          Required           
Instance                                          Reference                      Type      Pin     Net                              Time         Slack 
                                                  Clock                                                                                                
-------------------------------------------------------------------------------------------------------------------------------------------------------
debug_waiting_for_step_time5_cry_27_0_RNI1VM2     demo|clk_led_derived_clock     INV       I       debug_waiting_for_step_time5     8.414        -3.125
step_id[6]                                        demo|clk_led_derived_clock     DFFC      D       un1_step_id_1_s_6_0_SUM          16.695       0.276 
step_id[5]                                        demo|clk_led_derived_clock     DFFC      D       un1_step_id_1_cry_5_0_SUM        16.695       0.333 
step_id[4]                                        demo|clk_led_derived_clock     DFFC      D       un1_step_id_1_cry_4_0_SUM        16.695       0.390 
step_id[3]                                        demo|clk_led_derived_clock     DFFC      D       un1_step_id_1_cry_3_0_SUM        16.695       0.447 
step_id[2]                                        demo|clk_led_derived_clock     DFFC      D       un1_step_id_1_cry_2_0_SUM        16.695       0.504 
step_id[1]                                        demo|clk_led_derived_clock     DFFC      D       un1_step_id_1_cry_1_0_SUM        16.695       0.561 
step_id[0]                                        demo|clk_led_derived_clock     DFFC      D       un1_step_id_1_cry_0_0_SUM        16.695       1.088 
spi0.prescaller_cnt[7]                            demo|clk_led_derived_clock     DFFCE     D       prescaller_cnt_s[7]              16.695       3.346 
spi0.prescaller_cnt[6]                            demo|clk_led_derived_clock     DFFCE     D       prescaller_cnt_s[6]              16.695       3.404 
=======================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      8.414
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         8.414

    - Propagation time:                      11.539
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -3.125

    Number of logic level(s):                31
    Starting point:                          step_id[4] / Q
    Ending point:                            debug_waiting_for_step_time5_cry_27_0_RNI1VM2 / I
    The start point is clocked by            demo|clk_led_derived_clock [rising] on pin CLK
    The end   point is clocked by            System [rising]

Instance / Net                                             Pin      Pin               Arrival     No. of    
Name                                              Type     Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------
step_id[4]                                        DFFC     Q        Out     0.367     0.367       -         
step_id[4]                                        Net      -        -       1.021     -           4         
oled_rom_init.dout_1_47_0_.m17                    LUT4     I1       In      -         1.388       -         
oled_rom_init.dout_1_47_0_.m17                    LUT4     F        Out     1.099     2.487       -         
m17                                               Net      -        -       1.021     -           3         
oled_rom_init.dout_1_47_0_.m35                    LUT3     I1       In      -         3.508       -         
oled_rom_init.dout_1_47_0_.m35                    LUT3     F        Out     1.099     4.607       -         
m35                                               Net      -        -       0.766     -           1         
oled_rom_init.dout_1_47_0_.m37                    LUT4     I1       In      -         5.373       -         
oled_rom_init.dout_1_47_0_.m37                    LUT4     F        Out     1.099     6.472       -         
encoded_step[16]                                  Net      -        -       1.021     -           1         
debug_waiting_for_step_time5_cry_0_0              ALU      I0       In      -         7.493       -         
debug_waiting_for_step_time5_cry_0_0              ALU      COUT     Out     0.958     8.451       -         
debug_waiting_for_step_time5_cry_0                Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_1_0              ALU      CIN      In      -         8.451       -         
debug_waiting_for_step_time5_cry_1_0              ALU      COUT     Out     0.057     8.508       -         
debug_waiting_for_step_time5_cry_1                Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_2_0              ALU      CIN      In      -         8.508       -         
debug_waiting_for_step_time5_cry_2_0              ALU      COUT     Out     0.057     8.565       -         
debug_waiting_for_step_time5_cry_2                Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_3_0              ALU      CIN      In      -         8.565       -         
debug_waiting_for_step_time5_cry_3_0              ALU      COUT     Out     0.057     8.622       -         
debug_waiting_for_step_time5_cry_3                Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_4_0              ALU      CIN      In      -         8.622       -         
debug_waiting_for_step_time5_cry_4_0              ALU      COUT     Out     0.057     8.679       -         
debug_waiting_for_step_time5_cry_4                Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_5_0              ALU      CIN      In      -         8.679       -         
debug_waiting_for_step_time5_cry_5_0              ALU      COUT     Out     0.057     8.736       -         
debug_waiting_for_step_time5_cry_5                Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_6_0              ALU      CIN      In      -         8.736       -         
debug_waiting_for_step_time5_cry_6_0              ALU      COUT     Out     0.057     8.793       -         
debug_waiting_for_step_time5_cry_6                Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_7_0              ALU      CIN      In      -         8.793       -         
debug_waiting_for_step_time5_cry_7_0              ALU      COUT     Out     0.057     8.850       -         
debug_waiting_for_step_time5_cry_7                Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_8_0              ALU      CIN      In      -         8.850       -         
debug_waiting_for_step_time5_cry_8_0              ALU      COUT     Out     0.057     8.907       -         
debug_waiting_for_step_time5_cry_8                Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_9_0              ALU      CIN      In      -         8.907       -         
debug_waiting_for_step_time5_cry_9_0              ALU      COUT     Out     0.057     8.964       -         
debug_waiting_for_step_time5_cry_9                Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_10_0             ALU      CIN      In      -         8.964       -         
debug_waiting_for_step_time5_cry_10_0             ALU      COUT     Out     0.057     9.021       -         
debug_waiting_for_step_time5_cry_10               Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_11_0             ALU      CIN      In      -         9.021       -         
debug_waiting_for_step_time5_cry_11_0             ALU      COUT     Out     0.057     9.078       -         
debug_waiting_for_step_time5_cry_11               Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_12_0             ALU      CIN      In      -         9.078       -         
debug_waiting_for_step_time5_cry_12_0             ALU      COUT     Out     0.057     9.135       -         
debug_waiting_for_step_time5_cry_12               Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_13_0             ALU      CIN      In      -         9.135       -         
debug_waiting_for_step_time5_cry_13_0             ALU      COUT     Out     0.057     9.192       -         
debug_waiting_for_step_time5_cry_13               Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_14_0             ALU      CIN      In      -         9.192       -         
debug_waiting_for_step_time5_cry_14_0             ALU      COUT     Out     0.057     9.249       -         
debug_waiting_for_step_time5_cry_14               Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_15_0             ALU      CIN      In      -         9.249       -         
debug_waiting_for_step_time5_cry_15_0             ALU      COUT     Out     0.057     9.306       -         
debug_waiting_for_step_time5_cry_15               Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_16_0             ALU      CIN      In      -         9.306       -         
debug_waiting_for_step_time5_cry_16_0             ALU      COUT     Out     0.057     9.363       -         
debug_waiting_for_step_time5_cry_16               Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_17_0             ALU      CIN      In      -         9.363       -         
debug_waiting_for_step_time5_cry_17_0             ALU      COUT     Out     0.057     9.420       -         
debug_waiting_for_step_time5_cry_17               Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_18_0             ALU      CIN      In      -         9.420       -         
debug_waiting_for_step_time5_cry_18_0             ALU      COUT     Out     0.057     9.477       -         
debug_waiting_for_step_time5_cry_18               Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_19_0             ALU      CIN      In      -         9.477       -         
debug_waiting_for_step_time5_cry_19_0             ALU      COUT     Out     0.057     9.534       -         
debug_waiting_for_step_time5_cry_19               Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_20_0             ALU      CIN      In      -         9.534       -         
debug_waiting_for_step_time5_cry_20_0             ALU      COUT     Out     0.057     9.591       -         
debug_waiting_for_step_time5_cry_20               Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_21_0             ALU      CIN      In      -         9.591       -         
debug_waiting_for_step_time5_cry_21_0             ALU      COUT     Out     0.057     9.648       -         
debug_waiting_for_step_time5_cry_21               Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_22_0             ALU      CIN      In      -         9.648       -         
debug_waiting_for_step_time5_cry_22_0             ALU      COUT     Out     0.057     9.705       -         
debug_waiting_for_step_time5_cry_22               Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_23_0             ALU      CIN      In      -         9.705       -         
debug_waiting_for_step_time5_cry_23_0             ALU      COUT     Out     0.057     9.762       -         
debug_waiting_for_step_time5_cry_23               Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_24_0             ALU      CIN      In      -         9.762       -         
debug_waiting_for_step_time5_cry_24_0             ALU      COUT     Out     0.057     9.819       -         
debug_waiting_for_step_time5_cry_24               Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_25_0             ALU      CIN      In      -         9.819       -         
debug_waiting_for_step_time5_cry_25_0             ALU      COUT     Out     0.057     9.876       -         
debug_waiting_for_step_time5_cry_25               Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_26_0             ALU      CIN      In      -         9.876       -         
debug_waiting_for_step_time5_cry_26_0             ALU      COUT     Out     0.057     9.933       -         
debug_waiting_for_step_time5_cry_26               Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_27_0             ALU      CIN      In      -         9.933       -         
debug_waiting_for_step_time5_cry_27_0             ALU      COUT     Out     0.057     9.990       -         
debug_waiting_for_step_time5                      Net      -        -       1.549     -           4         
debug_waiting_for_step_time5_cry_27_0_RNI1VM2     INV      I        In      -         11.539      -         
============================================================================================================
Total path delay (propagation time + setup) of 11.539 is 6.161(53.4%) logic and 5.378(46.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      8.414
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         8.414

    - Propagation time:                      11.533
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -3.119

    Number of logic level(s):                31
    Starting point:                          step_id[5] / Q
    Ending point:                            debug_waiting_for_step_time5_cry_27_0_RNI1VM2 / I
    The start point is clocked by            demo|clk_led_derived_clock [rising] on pin CLK
    The end   point is clocked by            System [rising]

Instance / Net                                             Pin      Pin               Arrival     No. of    
Name                                              Type     Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------
step_id[5]                                        DFFC     Q        Out     0.367     0.367       -         
step_id[5]                                        Net      -        -       1.021     -           4         
oled_rom_init.dout_1_47_0_.m3                     LUT3     I1       In      -         1.388       -         
oled_rom_init.dout_1_47_0_.m3                     LUT3     F        Out     1.099     2.487       -         
m3                                                Net      -        -       1.082     -           12        
oled_rom_init.dout_1_47_0_.m35                    LUT3     I0       In      -         3.569       -         
oled_rom_init.dout_1_47_0_.m35                    LUT3     F        Out     1.032     4.601       -         
m35                                               Net      -        -       0.766     -           1         
oled_rom_init.dout_1_47_0_.m37                    LUT4     I1       In      -         5.367       -         
oled_rom_init.dout_1_47_0_.m37                    LUT4     F        Out     1.099     6.466       -         
encoded_step[16]                                  Net      -        -       1.021     -           1         
debug_waiting_for_step_time5_cry_0_0              ALU      I0       In      -         7.487       -         
debug_waiting_for_step_time5_cry_0_0              ALU      COUT     Out     0.958     8.445       -         
debug_waiting_for_step_time5_cry_0                Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_1_0              ALU      CIN      In      -         8.445       -         
debug_waiting_for_step_time5_cry_1_0              ALU      COUT     Out     0.057     8.502       -         
debug_waiting_for_step_time5_cry_1                Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_2_0              ALU      CIN      In      -         8.502       -         
debug_waiting_for_step_time5_cry_2_0              ALU      COUT     Out     0.057     8.559       -         
debug_waiting_for_step_time5_cry_2                Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_3_0              ALU      CIN      In      -         8.559       -         
debug_waiting_for_step_time5_cry_3_0              ALU      COUT     Out     0.057     8.616       -         
debug_waiting_for_step_time5_cry_3                Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_4_0              ALU      CIN      In      -         8.616       -         
debug_waiting_for_step_time5_cry_4_0              ALU      COUT     Out     0.057     8.673       -         
debug_waiting_for_step_time5_cry_4                Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_5_0              ALU      CIN      In      -         8.673       -         
debug_waiting_for_step_time5_cry_5_0              ALU      COUT     Out     0.057     8.730       -         
debug_waiting_for_step_time5_cry_5                Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_6_0              ALU      CIN      In      -         8.730       -         
debug_waiting_for_step_time5_cry_6_0              ALU      COUT     Out     0.057     8.787       -         
debug_waiting_for_step_time5_cry_6                Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_7_0              ALU      CIN      In      -         8.787       -         
debug_waiting_for_step_time5_cry_7_0              ALU      COUT     Out     0.057     8.844       -         
debug_waiting_for_step_time5_cry_7                Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_8_0              ALU      CIN      In      -         8.844       -         
debug_waiting_for_step_time5_cry_8_0              ALU      COUT     Out     0.057     8.901       -         
debug_waiting_for_step_time5_cry_8                Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_9_0              ALU      CIN      In      -         8.901       -         
debug_waiting_for_step_time5_cry_9_0              ALU      COUT     Out     0.057     8.958       -         
debug_waiting_for_step_time5_cry_9                Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_10_0             ALU      CIN      In      -         8.958       -         
debug_waiting_for_step_time5_cry_10_0             ALU      COUT     Out     0.057     9.015       -         
debug_waiting_for_step_time5_cry_10               Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_11_0             ALU      CIN      In      -         9.015       -         
debug_waiting_for_step_time5_cry_11_0             ALU      COUT     Out     0.057     9.072       -         
debug_waiting_for_step_time5_cry_11               Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_12_0             ALU      CIN      In      -         9.072       -         
debug_waiting_for_step_time5_cry_12_0             ALU      COUT     Out     0.057     9.129       -         
debug_waiting_for_step_time5_cry_12               Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_13_0             ALU      CIN      In      -         9.129       -         
debug_waiting_for_step_time5_cry_13_0             ALU      COUT     Out     0.057     9.186       -         
debug_waiting_for_step_time5_cry_13               Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_14_0             ALU      CIN      In      -         9.186       -         
debug_waiting_for_step_time5_cry_14_0             ALU      COUT     Out     0.057     9.243       -         
debug_waiting_for_step_time5_cry_14               Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_15_0             ALU      CIN      In      -         9.243       -         
debug_waiting_for_step_time5_cry_15_0             ALU      COUT     Out     0.057     9.300       -         
debug_waiting_for_step_time5_cry_15               Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_16_0             ALU      CIN      In      -         9.300       -         
debug_waiting_for_step_time5_cry_16_0             ALU      COUT     Out     0.057     9.357       -         
debug_waiting_for_step_time5_cry_16               Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_17_0             ALU      CIN      In      -         9.357       -         
debug_waiting_for_step_time5_cry_17_0             ALU      COUT     Out     0.057     9.414       -         
debug_waiting_for_step_time5_cry_17               Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_18_0             ALU      CIN      In      -         9.414       -         
debug_waiting_for_step_time5_cry_18_0             ALU      COUT     Out     0.057     9.471       -         
debug_waiting_for_step_time5_cry_18               Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_19_0             ALU      CIN      In      -         9.471       -         
debug_waiting_for_step_time5_cry_19_0             ALU      COUT     Out     0.057     9.528       -         
debug_waiting_for_step_time5_cry_19               Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_20_0             ALU      CIN      In      -         9.528       -         
debug_waiting_for_step_time5_cry_20_0             ALU      COUT     Out     0.057     9.585       -         
debug_waiting_for_step_time5_cry_20               Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_21_0             ALU      CIN      In      -         9.585       -         
debug_waiting_for_step_time5_cry_21_0             ALU      COUT     Out     0.057     9.642       -         
debug_waiting_for_step_time5_cry_21               Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_22_0             ALU      CIN      In      -         9.642       -         
debug_waiting_for_step_time5_cry_22_0             ALU      COUT     Out     0.057     9.699       -         
debug_waiting_for_step_time5_cry_22               Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_23_0             ALU      CIN      In      -         9.699       -         
debug_waiting_for_step_time5_cry_23_0             ALU      COUT     Out     0.057     9.756       -         
debug_waiting_for_step_time5_cry_23               Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_24_0             ALU      CIN      In      -         9.756       -         
debug_waiting_for_step_time5_cry_24_0             ALU      COUT     Out     0.057     9.813       -         
debug_waiting_for_step_time5_cry_24               Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_25_0             ALU      CIN      In      -         9.813       -         
debug_waiting_for_step_time5_cry_25_0             ALU      COUT     Out     0.057     9.870       -         
debug_waiting_for_step_time5_cry_25               Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_26_0             ALU      CIN      In      -         9.870       -         
debug_waiting_for_step_time5_cry_26_0             ALU      COUT     Out     0.057     9.927       -         
debug_waiting_for_step_time5_cry_26               Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_27_0             ALU      CIN      In      -         9.927       -         
debug_waiting_for_step_time5_cry_27_0             ALU      COUT     Out     0.057     9.984       -         
debug_waiting_for_step_time5                      Net      -        -       1.549     -           4         
debug_waiting_for_step_time5_cry_27_0_RNI1VM2     INV      I        In      -         11.533      -         
============================================================================================================
Total path delay (propagation time + setup) of 11.533 is 6.094(52.8%) logic and 5.439(47.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      8.414
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         8.414

    - Propagation time:                      11.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -3.058

    Number of logic level(s):                31
    Starting point:                          step_id[1] / Q
    Ending point:                            debug_waiting_for_step_time5_cry_27_0_RNI1VM2 / I
    The start point is clocked by            demo|clk_led_derived_clock [rising] on pin CLK
    The end   point is clocked by            System [rising]

Instance / Net                                             Pin      Pin               Arrival     No. of    
Name                                              Type     Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------
step_id[1]                                        DFFC     Q        Out     0.367     0.367       -         
step_id[1]                                        Net      -        -       1.021     -           9         
oled_rom_init.dout_1_47_0_.m17                    LUT4     I0       In      -         1.388       -         
oled_rom_init.dout_1_47_0_.m17                    LUT4     F        Out     1.032     2.420       -         
m17                                               Net      -        -       1.021     -           3         
oled_rom_init.dout_1_47_0_.m35                    LUT3     I1       In      -         3.441       -         
oled_rom_init.dout_1_47_0_.m35                    LUT3     F        Out     1.099     4.540       -         
m35                                               Net      -        -       0.766     -           1         
oled_rom_init.dout_1_47_0_.m37                    LUT4     I1       In      -         5.306       -         
oled_rom_init.dout_1_47_0_.m37                    LUT4     F        Out     1.099     6.405       -         
encoded_step[16]                                  Net      -        -       1.021     -           1         
debug_waiting_for_step_time5_cry_0_0              ALU      I0       In      -         7.426       -         
debug_waiting_for_step_time5_cry_0_0              ALU      COUT     Out     0.958     8.384       -         
debug_waiting_for_step_time5_cry_0                Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_1_0              ALU      CIN      In      -         8.384       -         
debug_waiting_for_step_time5_cry_1_0              ALU      COUT     Out     0.057     8.441       -         
debug_waiting_for_step_time5_cry_1                Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_2_0              ALU      CIN      In      -         8.441       -         
debug_waiting_for_step_time5_cry_2_0              ALU      COUT     Out     0.057     8.498       -         
debug_waiting_for_step_time5_cry_2                Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_3_0              ALU      CIN      In      -         8.498       -         
debug_waiting_for_step_time5_cry_3_0              ALU      COUT     Out     0.057     8.555       -         
debug_waiting_for_step_time5_cry_3                Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_4_0              ALU      CIN      In      -         8.555       -         
debug_waiting_for_step_time5_cry_4_0              ALU      COUT     Out     0.057     8.612       -         
debug_waiting_for_step_time5_cry_4                Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_5_0              ALU      CIN      In      -         8.612       -         
debug_waiting_for_step_time5_cry_5_0              ALU      COUT     Out     0.057     8.669       -         
debug_waiting_for_step_time5_cry_5                Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_6_0              ALU      CIN      In      -         8.669       -         
debug_waiting_for_step_time5_cry_6_0              ALU      COUT     Out     0.057     8.726       -         
debug_waiting_for_step_time5_cry_6                Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_7_0              ALU      CIN      In      -         8.726       -         
debug_waiting_for_step_time5_cry_7_0              ALU      COUT     Out     0.057     8.783       -         
debug_waiting_for_step_time5_cry_7                Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_8_0              ALU      CIN      In      -         8.783       -         
debug_waiting_for_step_time5_cry_8_0              ALU      COUT     Out     0.057     8.840       -         
debug_waiting_for_step_time5_cry_8                Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_9_0              ALU      CIN      In      -         8.840       -         
debug_waiting_for_step_time5_cry_9_0              ALU      COUT     Out     0.057     8.897       -         
debug_waiting_for_step_time5_cry_9                Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_10_0             ALU      CIN      In      -         8.897       -         
debug_waiting_for_step_time5_cry_10_0             ALU      COUT     Out     0.057     8.954       -         
debug_waiting_for_step_time5_cry_10               Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_11_0             ALU      CIN      In      -         8.954       -         
debug_waiting_for_step_time5_cry_11_0             ALU      COUT     Out     0.057     9.011       -         
debug_waiting_for_step_time5_cry_11               Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_12_0             ALU      CIN      In      -         9.011       -         
debug_waiting_for_step_time5_cry_12_0             ALU      COUT     Out     0.057     9.068       -         
debug_waiting_for_step_time5_cry_12               Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_13_0             ALU      CIN      In      -         9.068       -         
debug_waiting_for_step_time5_cry_13_0             ALU      COUT     Out     0.057     9.125       -         
debug_waiting_for_step_time5_cry_13               Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_14_0             ALU      CIN      In      -         9.125       -         
debug_waiting_for_step_time5_cry_14_0             ALU      COUT     Out     0.057     9.182       -         
debug_waiting_for_step_time5_cry_14               Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_15_0             ALU      CIN      In      -         9.182       -         
debug_waiting_for_step_time5_cry_15_0             ALU      COUT     Out     0.057     9.239       -         
debug_waiting_for_step_time5_cry_15               Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_16_0             ALU      CIN      In      -         9.239       -         
debug_waiting_for_step_time5_cry_16_0             ALU      COUT     Out     0.057     9.296       -         
debug_waiting_for_step_time5_cry_16               Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_17_0             ALU      CIN      In      -         9.296       -         
debug_waiting_for_step_time5_cry_17_0             ALU      COUT     Out     0.057     9.353       -         
debug_waiting_for_step_time5_cry_17               Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_18_0             ALU      CIN      In      -         9.353       -         
debug_waiting_for_step_time5_cry_18_0             ALU      COUT     Out     0.057     9.410       -         
debug_waiting_for_step_time5_cry_18               Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_19_0             ALU      CIN      In      -         9.410       -         
debug_waiting_for_step_time5_cry_19_0             ALU      COUT     Out     0.057     9.467       -         
debug_waiting_for_step_time5_cry_19               Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_20_0             ALU      CIN      In      -         9.467       -         
debug_waiting_for_step_time5_cry_20_0             ALU      COUT     Out     0.057     9.524       -         
debug_waiting_for_step_time5_cry_20               Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_21_0             ALU      CIN      In      -         9.524       -         
debug_waiting_for_step_time5_cry_21_0             ALU      COUT     Out     0.057     9.581       -         
debug_waiting_for_step_time5_cry_21               Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_22_0             ALU      CIN      In      -         9.581       -         
debug_waiting_for_step_time5_cry_22_0             ALU      COUT     Out     0.057     9.638       -         
debug_waiting_for_step_time5_cry_22               Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_23_0             ALU      CIN      In      -         9.638       -         
debug_waiting_for_step_time5_cry_23_0             ALU      COUT     Out     0.057     9.695       -         
debug_waiting_for_step_time5_cry_23               Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_24_0             ALU      CIN      In      -         9.695       -         
debug_waiting_for_step_time5_cry_24_0             ALU      COUT     Out     0.057     9.752       -         
debug_waiting_for_step_time5_cry_24               Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_25_0             ALU      CIN      In      -         9.752       -         
debug_waiting_for_step_time5_cry_25_0             ALU      COUT     Out     0.057     9.809       -         
debug_waiting_for_step_time5_cry_25               Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_26_0             ALU      CIN      In      -         9.809       -         
debug_waiting_for_step_time5_cry_26_0             ALU      COUT     Out     0.057     9.866       -         
debug_waiting_for_step_time5_cry_26               Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_27_0             ALU      CIN      In      -         9.866       -         
debug_waiting_for_step_time5_cry_27_0             ALU      COUT     Out     0.057     9.923       -         
debug_waiting_for_step_time5                      Net      -        -       1.549     -           4         
debug_waiting_for_step_time5_cry_27_0_RNI1VM2     INV      I        In      -         11.472      -         
============================================================================================================
Total path delay (propagation time + setup) of 11.472 is 6.094(53.1%) logic and 5.378(46.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      8.414
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         8.414

    - Propagation time:                      11.466
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -3.052

    Number of logic level(s):                31
    Starting point:                          step_id[4] / Q
    Ending point:                            debug_waiting_for_step_time5_cry_27_0_RNI1VM2 / I
    The start point is clocked by            demo|clk_led_derived_clock [rising] on pin CLK
    The end   point is clocked by            System [rising]

Instance / Net                                             Pin      Pin               Arrival     No. of    
Name                                              Type     Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------
step_id[4]                                        DFFC     Q        Out     0.367     0.367       -         
step_id[4]                                        Net      -        -       1.021     -           4         
oled_rom_init.dout_1_47_0_.m3                     LUT3     I0       In      -         1.388       -         
oled_rom_init.dout_1_47_0_.m3                     LUT3     F        Out     1.032     2.420       -         
m3                                                Net      -        -       1.082     -           12        
oled_rom_init.dout_1_47_0_.m35                    LUT3     I0       In      -         3.502       -         
oled_rom_init.dout_1_47_0_.m35                    LUT3     F        Out     1.032     4.534       -         
m35                                               Net      -        -       0.766     -           1         
oled_rom_init.dout_1_47_0_.m37                    LUT4     I1       In      -         5.300       -         
oled_rom_init.dout_1_47_0_.m37                    LUT4     F        Out     1.099     6.399       -         
encoded_step[16]                                  Net      -        -       1.021     -           1         
debug_waiting_for_step_time5_cry_0_0              ALU      I0       In      -         7.420       -         
debug_waiting_for_step_time5_cry_0_0              ALU      COUT     Out     0.958     8.377       -         
debug_waiting_for_step_time5_cry_0                Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_1_0              ALU      CIN      In      -         8.377       -         
debug_waiting_for_step_time5_cry_1_0              ALU      COUT     Out     0.057     8.434       -         
debug_waiting_for_step_time5_cry_1                Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_2_0              ALU      CIN      In      -         8.434       -         
debug_waiting_for_step_time5_cry_2_0              ALU      COUT     Out     0.057     8.492       -         
debug_waiting_for_step_time5_cry_2                Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_3_0              ALU      CIN      In      -         8.492       -         
debug_waiting_for_step_time5_cry_3_0              ALU      COUT     Out     0.057     8.549       -         
debug_waiting_for_step_time5_cry_3                Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_4_0              ALU      CIN      In      -         8.549       -         
debug_waiting_for_step_time5_cry_4_0              ALU      COUT     Out     0.057     8.605       -         
debug_waiting_for_step_time5_cry_4                Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_5_0              ALU      CIN      In      -         8.605       -         
debug_waiting_for_step_time5_cry_5_0              ALU      COUT     Out     0.057     8.662       -         
debug_waiting_for_step_time5_cry_5                Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_6_0              ALU      CIN      In      -         8.662       -         
debug_waiting_for_step_time5_cry_6_0              ALU      COUT     Out     0.057     8.720       -         
debug_waiting_for_step_time5_cry_6                Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_7_0              ALU      CIN      In      -         8.720       -         
debug_waiting_for_step_time5_cry_7_0              ALU      COUT     Out     0.057     8.777       -         
debug_waiting_for_step_time5_cry_7                Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_8_0              ALU      CIN      In      -         8.777       -         
debug_waiting_for_step_time5_cry_8_0              ALU      COUT     Out     0.057     8.834       -         
debug_waiting_for_step_time5_cry_8                Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_9_0              ALU      CIN      In      -         8.834       -         
debug_waiting_for_step_time5_cry_9_0              ALU      COUT     Out     0.057     8.890       -         
debug_waiting_for_step_time5_cry_9                Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_10_0             ALU      CIN      In      -         8.890       -         
debug_waiting_for_step_time5_cry_10_0             ALU      COUT     Out     0.057     8.947       -         
debug_waiting_for_step_time5_cry_10               Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_11_0             ALU      CIN      In      -         8.947       -         
debug_waiting_for_step_time5_cry_11_0             ALU      COUT     Out     0.057     9.005       -         
debug_waiting_for_step_time5_cry_11               Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_12_0             ALU      CIN      In      -         9.005       -         
debug_waiting_for_step_time5_cry_12_0             ALU      COUT     Out     0.057     9.062       -         
debug_waiting_for_step_time5_cry_12               Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_13_0             ALU      CIN      In      -         9.062       -         
debug_waiting_for_step_time5_cry_13_0             ALU      COUT     Out     0.057     9.118       -         
debug_waiting_for_step_time5_cry_13               Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_14_0             ALU      CIN      In      -         9.118       -         
debug_waiting_for_step_time5_cry_14_0             ALU      COUT     Out     0.057     9.175       -         
debug_waiting_for_step_time5_cry_14               Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_15_0             ALU      CIN      In      -         9.175       -         
debug_waiting_for_step_time5_cry_15_0             ALU      COUT     Out     0.057     9.232       -         
debug_waiting_for_step_time5_cry_15               Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_16_0             ALU      CIN      In      -         9.232       -         
debug_waiting_for_step_time5_cry_16_0             ALU      COUT     Out     0.057     9.290       -         
debug_waiting_for_step_time5_cry_16               Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_17_0             ALU      CIN      In      -         9.290       -         
debug_waiting_for_step_time5_cry_17_0             ALU      COUT     Out     0.057     9.347       -         
debug_waiting_for_step_time5_cry_17               Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_18_0             ALU      CIN      In      -         9.347       -         
debug_waiting_for_step_time5_cry_18_0             ALU      COUT     Out     0.057     9.403       -         
debug_waiting_for_step_time5_cry_18               Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_19_0             ALU      CIN      In      -         9.403       -         
debug_waiting_for_step_time5_cry_19_0             ALU      COUT     Out     0.057     9.460       -         
debug_waiting_for_step_time5_cry_19               Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_20_0             ALU      CIN      In      -         9.460       -         
debug_waiting_for_step_time5_cry_20_0             ALU      COUT     Out     0.057     9.518       -         
debug_waiting_for_step_time5_cry_20               Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_21_0             ALU      CIN      In      -         9.518       -         
debug_waiting_for_step_time5_cry_21_0             ALU      COUT     Out     0.057     9.575       -         
debug_waiting_for_step_time5_cry_21               Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_22_0             ALU      CIN      In      -         9.575       -         
debug_waiting_for_step_time5_cry_22_0             ALU      COUT     Out     0.057     9.632       -         
debug_waiting_for_step_time5_cry_22               Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_23_0             ALU      CIN      In      -         9.632       -         
debug_waiting_for_step_time5_cry_23_0             ALU      COUT     Out     0.057     9.688       -         
debug_waiting_for_step_time5_cry_23               Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_24_0             ALU      CIN      In      -         9.688       -         
debug_waiting_for_step_time5_cry_24_0             ALU      COUT     Out     0.057     9.745       -         
debug_waiting_for_step_time5_cry_24               Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_25_0             ALU      CIN      In      -         9.745       -         
debug_waiting_for_step_time5_cry_25_0             ALU      COUT     Out     0.057     9.803       -         
debug_waiting_for_step_time5_cry_25               Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_26_0             ALU      CIN      In      -         9.803       -         
debug_waiting_for_step_time5_cry_26_0             ALU      COUT     Out     0.057     9.860       -         
debug_waiting_for_step_time5_cry_26               Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_27_0             ALU      CIN      In      -         9.860       -         
debug_waiting_for_step_time5_cry_27_0             ALU      COUT     Out     0.057     9.916       -         
debug_waiting_for_step_time5                      Net      -        -       1.549     -           4         
debug_waiting_for_step_time5_cry_27_0_RNI1VM2     INV      I        In      -         11.466      -         
============================================================================================================
Total path delay (propagation time + setup) of 11.466 is 6.027(52.6%) logic and 5.439(47.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      8.414
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         8.414

    - Propagation time:                      11.262
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.848

    Number of logic level(s):                31
    Starting point:                          step_id[5] / Q
    Ending point:                            debug_waiting_for_step_time5_cry_27_0_RNI1VM2 / I
    The start point is clocked by            demo|clk_led_derived_clock [rising] on pin CLK
    The end   point is clocked by            System [rising]

Instance / Net                                             Pin      Pin               Arrival     No. of    
Name                                              Type     Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------
step_id[5]                                        DFFC     Q        Out     0.367     0.367       -         
step_id[5]                                        Net      -        -       1.021     -           4         
oled_rom_init.dout_1_47_0_.m17                    LUT4     I2       In      -         1.388       -         
oled_rom_init.dout_1_47_0_.m17                    LUT4     F        Out     0.822     2.210       -         
m17                                               Net      -        -       1.021     -           3         
oled_rom_init.dout_1_47_0_.m35                    LUT3     I1       In      -         3.231       -         
oled_rom_init.dout_1_47_0_.m35                    LUT3     F        Out     1.099     4.330       -         
m35                                               Net      -        -       0.766     -           1         
oled_rom_init.dout_1_47_0_.m37                    LUT4     I1       In      -         5.096       -         
oled_rom_init.dout_1_47_0_.m37                    LUT4     F        Out     1.099     6.195       -         
encoded_step[16]                                  Net      -        -       1.021     -           1         
debug_waiting_for_step_time5_cry_0_0              ALU      I0       In      -         7.216       -         
debug_waiting_for_step_time5_cry_0_0              ALU      COUT     Out     0.958     8.174       -         
debug_waiting_for_step_time5_cry_0                Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_1_0              ALU      CIN      In      -         8.174       -         
debug_waiting_for_step_time5_cry_1_0              ALU      COUT     Out     0.057     8.231       -         
debug_waiting_for_step_time5_cry_1                Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_2_0              ALU      CIN      In      -         8.231       -         
debug_waiting_for_step_time5_cry_2_0              ALU      COUT     Out     0.057     8.288       -         
debug_waiting_for_step_time5_cry_2                Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_3_0              ALU      CIN      In      -         8.288       -         
debug_waiting_for_step_time5_cry_3_0              ALU      COUT     Out     0.057     8.345       -         
debug_waiting_for_step_time5_cry_3                Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_4_0              ALU      CIN      In      -         8.345       -         
debug_waiting_for_step_time5_cry_4_0              ALU      COUT     Out     0.057     8.402       -         
debug_waiting_for_step_time5_cry_4                Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_5_0              ALU      CIN      In      -         8.402       -         
debug_waiting_for_step_time5_cry_5_0              ALU      COUT     Out     0.057     8.459       -         
debug_waiting_for_step_time5_cry_5                Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_6_0              ALU      CIN      In      -         8.459       -         
debug_waiting_for_step_time5_cry_6_0              ALU      COUT     Out     0.057     8.516       -         
debug_waiting_for_step_time5_cry_6                Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_7_0              ALU      CIN      In      -         8.516       -         
debug_waiting_for_step_time5_cry_7_0              ALU      COUT     Out     0.057     8.573       -         
debug_waiting_for_step_time5_cry_7                Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_8_0              ALU      CIN      In      -         8.573       -         
debug_waiting_for_step_time5_cry_8_0              ALU      COUT     Out     0.057     8.630       -         
debug_waiting_for_step_time5_cry_8                Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_9_0              ALU      CIN      In      -         8.630       -         
debug_waiting_for_step_time5_cry_9_0              ALU      COUT     Out     0.057     8.687       -         
debug_waiting_for_step_time5_cry_9                Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_10_0             ALU      CIN      In      -         8.687       -         
debug_waiting_for_step_time5_cry_10_0             ALU      COUT     Out     0.057     8.744       -         
debug_waiting_for_step_time5_cry_10               Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_11_0             ALU      CIN      In      -         8.744       -         
debug_waiting_for_step_time5_cry_11_0             ALU      COUT     Out     0.057     8.801       -         
debug_waiting_for_step_time5_cry_11               Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_12_0             ALU      CIN      In      -         8.801       -         
debug_waiting_for_step_time5_cry_12_0             ALU      COUT     Out     0.057     8.858       -         
debug_waiting_for_step_time5_cry_12               Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_13_0             ALU      CIN      In      -         8.858       -         
debug_waiting_for_step_time5_cry_13_0             ALU      COUT     Out     0.057     8.915       -         
debug_waiting_for_step_time5_cry_13               Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_14_0             ALU      CIN      In      -         8.915       -         
debug_waiting_for_step_time5_cry_14_0             ALU      COUT     Out     0.057     8.972       -         
debug_waiting_for_step_time5_cry_14               Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_15_0             ALU      CIN      In      -         8.972       -         
debug_waiting_for_step_time5_cry_15_0             ALU      COUT     Out     0.057     9.029       -         
debug_waiting_for_step_time5_cry_15               Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_16_0             ALU      CIN      In      -         9.029       -         
debug_waiting_for_step_time5_cry_16_0             ALU      COUT     Out     0.057     9.086       -         
debug_waiting_for_step_time5_cry_16               Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_17_0             ALU      CIN      In      -         9.086       -         
debug_waiting_for_step_time5_cry_17_0             ALU      COUT     Out     0.057     9.143       -         
debug_waiting_for_step_time5_cry_17               Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_18_0             ALU      CIN      In      -         9.143       -         
debug_waiting_for_step_time5_cry_18_0             ALU      COUT     Out     0.057     9.200       -         
debug_waiting_for_step_time5_cry_18               Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_19_0             ALU      CIN      In      -         9.200       -         
debug_waiting_for_step_time5_cry_19_0             ALU      COUT     Out     0.057     9.257       -         
debug_waiting_for_step_time5_cry_19               Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_20_0             ALU      CIN      In      -         9.257       -         
debug_waiting_for_step_time5_cry_20_0             ALU      COUT     Out     0.057     9.314       -         
debug_waiting_for_step_time5_cry_20               Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_21_0             ALU      CIN      In      -         9.314       -         
debug_waiting_for_step_time5_cry_21_0             ALU      COUT     Out     0.057     9.371       -         
debug_waiting_for_step_time5_cry_21               Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_22_0             ALU      CIN      In      -         9.371       -         
debug_waiting_for_step_time5_cry_22_0             ALU      COUT     Out     0.057     9.428       -         
debug_waiting_for_step_time5_cry_22               Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_23_0             ALU      CIN      In      -         9.428       -         
debug_waiting_for_step_time5_cry_23_0             ALU      COUT     Out     0.057     9.485       -         
debug_waiting_for_step_time5_cry_23               Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_24_0             ALU      CIN      In      -         9.485       -         
debug_waiting_for_step_time5_cry_24_0             ALU      COUT     Out     0.057     9.542       -         
debug_waiting_for_step_time5_cry_24               Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_25_0             ALU      CIN      In      -         9.542       -         
debug_waiting_for_step_time5_cry_25_0             ALU      COUT     Out     0.057     9.599       -         
debug_waiting_for_step_time5_cry_25               Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_26_0             ALU      CIN      In      -         9.599       -         
debug_waiting_for_step_time5_cry_26_0             ALU      COUT     Out     0.057     9.656       -         
debug_waiting_for_step_time5_cry_26               Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_27_0             ALU      CIN      In      -         9.656       -         
debug_waiting_for_step_time5_cry_27_0             ALU      COUT     Out     0.057     9.713       -         
debug_waiting_for_step_time5                      Net      -        -       1.549     -           4         
debug_waiting_for_step_time5_cry_27_0_RNI1VM2     INV      I        In      -         11.262      -         
============================================================================================================
Total path delay (propagation time + setup) of 11.262 is 5.884(52.2%) logic and 5.378(47.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: demo|wr_spi_derived_clock[0]
====================================



Starting Points with Worst Slack
********************************

                            Starting                                                                  Arrival           
Instance                    Reference                        Type      Pin     Net                    Time        Slack 
                            Clock                                                                                       
------------------------------------------------------------------------------------------------------------------------
spi0.tx_buffer_fullp[0]     demo|wr_spi_derived_clock[0]     DFFCE     Q       tx_buffer_fullp[0]     0.367       -1.485
spi0.tx_buffer[0]           demo|wr_spi_derived_clock[0]     DFFE      Q       debug_tx_buffer[0]     0.367       5.794 
spi0.tx_buffer[1]           demo|wr_spi_derived_clock[0]     DFFE      Q       debug_tx_buffer[1]     0.367       5.794 
spi0.tx_buffer[2]           demo|wr_spi_derived_clock[0]     DFFE      Q       debug_tx_buffer[2]     0.367       5.794 
spi0.tx_buffer[4]           demo|wr_spi_derived_clock[0]     DFFE      Q       tx_buffer[4]           0.367       6.071 
spi0.tx_buffer[5]           demo|wr_spi_derived_clock[0]     DFFE      Q       tx_buffer[5]           0.367       6.071 
spi0.tx_buffer[6]           demo|wr_spi_derived_clock[0]     DFFE      Q       tx_buffer[6]           0.367       6.071 
spi0.prescallerbuff[0]      demo|wr_spi_derived_clock[0]     DFFCE     Q       prescallerbuff[0]      0.367       6.267 
spi0.tx_buffer[7]           demo|wr_spi_derived_clock[0]     DFFE      Q       tx_buffer[7]           0.367       6.267 
========================================================================================================================


Ending Points with Worst Slack
******************************

                           Starting                                                                  Required           
Instance                   Reference                        Type      Pin     Net                    Time         Slack 
                           Clock                                                                                        
------------------------------------------------------------------------------------------------------------------------
spi0._sck[2]               demo|wr_spi_derived_clock[0]     DFFC      D       _sck_6[2]              8.281        -1.485
spi0._sck[0]               demo|wr_spi_derived_clock[0]     DFFC      D       _sck_6[0]              8.281        -1.208
spi0._sck[4]               demo|wr_spi_derived_clock[0]     DFFC      D       _sck_6[4]              8.281        -1.208
spi0._sck[1]               demo|wr_spi_derived_clock[0]     DFFC      D       _sck_6[1]              8.281        -1.012
spi0.rx_buffer[0]          demo|wr_spi_derived_clock[0]     DFFCE     CE      rx_buffer_1_sqmuxa     8.281        -0.386
spi0.rx_buffer[1]          demo|wr_spi_derived_clock[0]     DFFCE     CE      rx_buffer_1_sqmuxa     8.281        -0.386
spi0.rx_buffer[2]          demo|wr_spi_derived_clock[0]     DFFCE     CE      rx_buffer_1_sqmuxa     8.281        -0.386
spi0.rx_buffer[3]          demo|wr_spi_derived_clock[0]     DFFCE     CE      rx_buffer_1_sqmuxa     8.281        -0.386
spi0.prescaller_cnt[0]     demo|wr_spi_derived_clock[0]     DFFCE     CE      prescaller_cnte        8.281        0.600 
spi0.prescaller_cnt[1]     demo|wr_spi_derived_clock[0]     DFFCE     CE      prescaller_cnte        8.281        0.600 
========================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      8.414
    - Setup time:                            0.133
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.281

    - Propagation time:                      9.766
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.485

    Number of logic level(s):                5
    Starting point:                          spi0.tx_buffer_fullp[0] / Q
    Ending point:                            spi0._sck[2] / D
    The start point is clocked by            demo|wr_spi_derived_clock[0] [rising] on pin CLK
    The end   point is clocked by            demo|clk_led_derived_clock [rising] on pin CLK

Instance / Net                                  Pin      Pin               Arrival     No. of    
Name                                  Type      Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------
spi0.tx_buffer_fullp[0]               DFFCE     Q        Out     0.367     0.367       -         
tx_buffer_fullp[0]                    Net       -        -       1.021     -           3         
spi0.tx_buffer_fulln_RNIGFGS_0[0]     LUT2      I1       In      -         1.388       -         
spi0.tx_buffer_fulln_RNIGFGS_0[0]     LUT2      F        Out     1.099     2.487       -         
un1_N_2                               Net       -        -       1.021     -           8         
spi0.debug25_NE_1                     LUT4      I3       In      -         3.508       -         
spi0.debug25_NE_1                     LUT4      F        Out     0.626     4.134       -         
debug25_NE_1                          Net       -        -       0.766     -           1         
spi0.debug25_NE                       LUT4      I3       In      -         4.900       -         
spi0.debug25_NE                       LUT4      F        Out     0.626     5.526       -         
debug26                               Net       -        -       1.021     -           6         
spi0.rx_buffer_1_sqmuxa               LUT3      I1       In      -         6.547       -         
spi0.rx_buffer_1_sqmuxa               LUT3      F        Out     1.099     7.646       -         
rx_buffer_1_sqmuxa                    Net       -        -       1.021     -           8         
spi0._sck_6[2]                        LUT3      I1       In      -         8.667       -         
spi0._sck_6[2]                        LUT3      F        Out     1.099     9.766       -         
_sck_6[2]                             Net       -        -       0.000     -           1         
spi0._sck[2]                          DFFC      D        In      -         9.766       -         
=================================================================================================
Total path delay (propagation time + setup) of 9.899 is 5.049(51.0%) logic and 4.850(49.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      8.414
    - Setup time:                            0.133
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.281

    - Propagation time:                      9.489
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.208

    Number of logic level(s):                5
    Starting point:                          spi0.tx_buffer_fullp[0] / Q
    Ending point:                            spi0._sck[0] / D
    The start point is clocked by            demo|wr_spi_derived_clock[0] [rising] on pin CLK
    The end   point is clocked by            demo|clk_led_derived_clock [rising] on pin CLK

Instance / Net                                  Pin      Pin               Arrival     No. of    
Name                                  Type      Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------
spi0.tx_buffer_fullp[0]               DFFCE     Q        Out     0.367     0.367       -         
tx_buffer_fullp[0]                    Net       -        -       1.021     -           3         
spi0.tx_buffer_fulln_RNIGFGS_0[0]     LUT2      I1       In      -         1.388       -         
spi0.tx_buffer_fulln_RNIGFGS_0[0]     LUT2      F        Out     1.099     2.487       -         
un1_N_2                               Net       -        -       1.021     -           8         
spi0.debug25_NE_1                     LUT4      I3       In      -         3.508       -         
spi0.debug25_NE_1                     LUT4      F        Out     0.626     4.134       -         
debug25_NE_1                          Net       -        -       0.766     -           1         
spi0.debug25_NE                       LUT4      I3       In      -         4.900       -         
spi0.debug25_NE                       LUT4      F        Out     0.626     5.526       -         
debug26                               Net       -        -       1.021     -           6         
spi0.rx_buffer_1_sqmuxa               LUT3      I1       In      -         6.547       -         
spi0.rx_buffer_1_sqmuxa               LUT3      F        Out     1.099     7.646       -         
rx_buffer_1_sqmuxa                    Net       -        -       1.021     -           8         
spi0._sck_6[0]                        LUT3      I2       In      -         8.667       -         
spi0._sck_6[0]                        LUT3      F        Out     0.822     9.489       -         
_sck_6[0]                             Net       -        -       0.000     -           1         
spi0._sck[0]                          DFFC      D        In      -         9.489       -         
=================================================================================================
Total path delay (propagation time + setup) of 9.622 is 4.772(49.6%) logic and 4.850(50.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      8.414
    - Setup time:                            0.133
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.281

    - Propagation time:                      9.489
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.208

    Number of logic level(s):                5
    Starting point:                          spi0.tx_buffer_fullp[0] / Q
    Ending point:                            spi0._sck[4] / D
    The start point is clocked by            demo|wr_spi_derived_clock[0] [rising] on pin CLK
    The end   point is clocked by            demo|clk_led_derived_clock [rising] on pin CLK

Instance / Net                                  Pin      Pin               Arrival     No. of    
Name                                  Type      Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------
spi0.tx_buffer_fullp[0]               DFFCE     Q        Out     0.367     0.367       -         
tx_buffer_fullp[0]                    Net       -        -       1.021     -           3         
spi0.tx_buffer_fulln_RNIGFGS_0[0]     LUT2      I1       In      -         1.388       -         
spi0.tx_buffer_fulln_RNIGFGS_0[0]     LUT2      F        Out     1.099     2.487       -         
un1_N_2                               Net       -        -       1.021     -           8         
spi0.debug25_NE_1                     LUT4      I3       In      -         3.508       -         
spi0.debug25_NE_1                     LUT4      F        Out     0.626     4.134       -         
debug25_NE_1                          Net       -        -       0.766     -           1         
spi0.debug25_NE                       LUT4      I3       In      -         4.900       -         
spi0.debug25_NE                       LUT4      F        Out     0.626     5.526       -         
debug26                               Net       -        -       1.021     -           6         
spi0.rx_buffer_1_sqmuxa               LUT3      I1       In      -         6.547       -         
spi0.rx_buffer_1_sqmuxa               LUT3      F        Out     1.099     7.646       -         
rx_buffer_1_sqmuxa                    Net       -        -       1.021     -           8         
spi0._sck_6[4]                        LUT4      I2       In      -         8.667       -         
spi0._sck_6[4]                        LUT4      F        Out     0.822     9.489       -         
_sck_6[4]                             Net       -        -       0.000     -           1         
spi0._sck[4]                          DFFC      D        In      -         9.489       -         
=================================================================================================
Total path delay (propagation time + setup) of 9.622 is 4.772(49.6%) logic and 4.850(50.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      8.414
    - Setup time:                            0.133
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.281

    - Propagation time:                      9.293
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.012

    Number of logic level(s):                5
    Starting point:                          spi0.tx_buffer_fullp[0] / Q
    Ending point:                            spi0._sck[1] / D
    The start point is clocked by            demo|wr_spi_derived_clock[0] [rising] on pin CLK
    The end   point is clocked by            demo|clk_led_derived_clock [rising] on pin CLK

Instance / Net                                  Pin      Pin               Arrival     No. of    
Name                                  Type      Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------
spi0.tx_buffer_fullp[0]               DFFCE     Q        Out     0.367     0.367       -         
tx_buffer_fullp[0]                    Net       -        -       1.021     -           3         
spi0.tx_buffer_fulln_RNIGFGS_0[0]     LUT2      I1       In      -         1.388       -         
spi0.tx_buffer_fulln_RNIGFGS_0[0]     LUT2      F        Out     1.099     2.487       -         
un1_N_2                               Net       -        -       1.021     -           8         
spi0.debug25_NE_1                     LUT4      I3       In      -         3.508       -         
spi0.debug25_NE_1                     LUT4      F        Out     0.626     4.134       -         
debug25_NE_1                          Net       -        -       0.766     -           1         
spi0.debug25_NE                       LUT4      I3       In      -         4.900       -         
spi0.debug25_NE                       LUT4      F        Out     0.626     5.526       -         
debug26                               Net       -        -       1.021     -           6         
spi0.rx_buffer_1_sqmuxa               LUT3      I1       In      -         6.547       -         
spi0.rx_buffer_1_sqmuxa               LUT3      F        Out     1.099     7.646       -         
rx_buffer_1_sqmuxa                    Net       -        -       1.021     -           8         
spi0._sck_6[1]                        LUT4      I3       In      -         8.667       -         
spi0._sck_6[1]                        LUT4      F        Out     0.626     9.293       -         
_sck_6[1]                             Net       -        -       0.000     -           1         
spi0._sck[1]                          DFFC      D        In      -         9.293       -         
=================================================================================================
Total path delay (propagation time + setup) of 9.426 is 4.576(48.5%) logic and 4.850(51.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      8.414
    - Setup time:                            0.133
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.281

    - Propagation time:                      8.667
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.386

    Number of logic level(s):                4
    Starting point:                          spi0.tx_buffer_fullp[0] / Q
    Ending point:                            spi0.rx_buffer[0] / CE
    The start point is clocked by            demo|wr_spi_derived_clock[0] [rising] on pin CLK
    The end   point is clocked by            demo|clk_led_derived_clock [rising] on pin CLK

Instance / Net                                  Pin      Pin               Arrival     No. of    
Name                                  Type      Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------
spi0.tx_buffer_fullp[0]               DFFCE     Q        Out     0.367     0.367       -         
tx_buffer_fullp[0]                    Net       -        -       1.021     -           3         
spi0.tx_buffer_fulln_RNIGFGS_0[0]     LUT2      I1       In      -         1.388       -         
spi0.tx_buffer_fulln_RNIGFGS_0[0]     LUT2      F        Out     1.099     2.487       -         
un1_N_2                               Net       -        -       1.021     -           8         
spi0.debug25_NE_1                     LUT4      I3       In      -         3.508       -         
spi0.debug25_NE_1                     LUT4      F        Out     0.626     4.134       -         
debug25_NE_1                          Net       -        -       0.766     -           1         
spi0.debug25_NE                       LUT4      I3       In      -         4.900       -         
spi0.debug25_NE                       LUT4      F        Out     0.626     5.526       -         
debug26                               Net       -        -       1.021     -           6         
spi0.rx_buffer_1_sqmuxa               LUT3      I1       In      -         6.547       -         
spi0.rx_buffer_1_sqmuxa               LUT3      F        Out     1.099     7.646       -         
rx_buffer_1_sqmuxa                    Net       -        -       1.021     -           8         
spi0.rx_buffer[0]                     DFFCE     CE       In      -         8.667       -         
=================================================================================================
Total path delay (propagation time + setup) of 8.800 is 3.950(44.9%) logic and 4.850(55.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                                                  Starting                                                          Arrival          
Instance                                          Reference     Type     Pin     Net                                Time        Slack
                                                  Clock                                                                              
-------------------------------------------------------------------------------------------------------------------------------------
spi0._diomode_RNO[0]                              System        INV      O       N_2_0_i                            0.000       7.260
spi0.charreceivedp_i[0]                           System        INV      O       charreceived_i[0]                  0.000       7.260
clk_led_RNO                                       System        INV      O       clk_led_i_i                        0.000       7.260
cnt2_RNO[0]                                       System        INV      O       cnt2_i[0]                          0.000       7.260
debug_waiting_for_step_time5_cry_27_0_RNI1VM2     System        INV      O       debug_waiting_for_step_time5_i     0.000       7.260
spi0.state_RNIJQ3D[0]                             System        INV      O       state_i[0]                         0.000       7.260
spi0.tx_buffer_fulln_RNIGFGS_1[0]                 System        INV      O       un1_N_2_i                          0.000       7.260
spi0.tx_buffer_fulln_RNO[0]                       System        INV      O       tx_buffer_fulln_i[0]               0.000       7.260
spi0.tx_buffer_fullp_i[0]                         System        INV      O       tx_buffer_fullp_i[0]               0.000       7.260
=====================================================================================================================================


Ending Points with Worst Slack
******************************

                                   Starting                                                           Required          
Instance                           Reference     Type      Pin     Net                                Time         Slack
                                   Clock                                                                                
------------------------------------------------------------------------------------------------------------------------
spi0._diomode[0]                   System        DFFS      SET     N_2_0_i                            8.281        7.260
spi0.charreceivedp[0]              System        DFFCE     D       charreceived_i[0]                  8.281        7.260
clk_led                            System        DFFCE     D       clk_led_i_i                        8.281        7.260
cnt2[0]                            System        DFFC      D       cnt2_i[0]                          8.281        7.260
debug_waiting_for_spi[0]           System        DFFCE     CE      debug_waiting_for_step_time5_i     8.281        7.260
spi0.debug_waiting_for_tx_data     System        DFFCE     CE      state_i[0]                         8.281        7.260
spi0.debug_waiting_for_tx_data     System        DFFCE     D       un1_N_2_i                          8.281        7.260
internal_state_machine[0]          System        DFFCE     CE      debug_waiting_for_step_time5_i     8.281        7.260
spi0.prescallerbuff[0]             System        DFFCE     CE      un1_N_2_i                          8.281        7.260
spi0.state[0]                      System        DFFCE     D       state_i[0]                         8.281        7.260
========================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      8.414
    - Setup time:                            0.133
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.281

    - Propagation time:                      1.021
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 7.260

    Number of logic level(s):                0
    Starting point:                          spi0._diomode_RNO[0] / O
    Ending point:                            spi0._diomode[0] / SET
    The start point is clocked by            System [rising]
    The end   point is clocked by            demo|clk_led_derived_clock [rising] on pin CLK

Instance / Net                    Pin      Pin               Arrival     No. of    
Name                     Type     Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------
spi0._diomode_RNO[0]     INV      O        Out     0.000     0.000       -         
N_2_0_i                  Net      -        -       1.021     -           1         
spi0._diomode[0]         DFFS     SET      In      -         1.021       -         
===================================================================================
Total path delay (propagation time + setup) of 1.154 is 0.133(11.5%) logic and 1.021(88.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 194MB peak: 195MB)


Finished timing report (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 194MB peak: 195MB)

---------------------------------------
Resource Usage Report for demo 

Mapping to part: gw1n_4lqfp144-6
Cell usage:
ALU             96 uses
DFF             1 use
DFFC            45 uses
DFFCE           73 uses
DFFE            14 uses
DFFPE           3 uses
DFFS            1 use
GSR             1 use
INV             11 uses
MUX2_LUT5       11 uses
MUX2_LUT6       4 uses
LUT2            44 uses
LUT3            58 uses
LUT4            51 uses

I/O ports: 15
I/O primitives: 15
IBUF           6 uses
OBUF           7 uses
TBUF           2 uses

I/O Register bits:                  0
Register bits not including I/Os:   137 of 3456 (3%)
Total load per clock:
   demo|clk_50M: 26
   demo|clk_led_derived_clock: 102
   demo|wr_spi_derived_clock[0]: 9

@S |Mapping Summary:
Total  LUTs: 153 (3%)

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 40MB peak: 195MB)

Process took 0h:00m:04s realtime, 0h:00m:04s cputime
# Mon Oct 22 22:56:06 2018

###########################################################]
