\hypertarget{group___o_s_c___register___masks}{}\section{O\+SC Register Masks}
\label{group___o_s_c___register___masks}\index{OSC Register Masks@{OSC Register Masks}}
\subsection*{CR -\/ O\+SC Control Register}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group___o_s_c___register___masks_ga8c73f0e22875a434f8031986a9e5f8b4}\label{group___o_s_c___register___masks_ga8c73f0e22875a434f8031986a9e5f8b4}} 
\#define {\bfseries O\+S\+C\+\_\+\+C\+R\+\_\+\+S\+C16\+P\+\_\+\+M\+A\+SK}~(0x1\+U)
\item 
\mbox{\Hypertarget{group___o_s_c___register___masks_ga4bcf6535cd7e7c4ff935f6b544ca3f9a}\label{group___o_s_c___register___masks_ga4bcf6535cd7e7c4ff935f6b544ca3f9a}} 
\#define {\bfseries O\+S\+C\+\_\+\+C\+R\+\_\+\+S\+C16\+P\+\_\+\+S\+H\+I\+FT}~(0\+U)
\item 
\#define \mbox{\hyperlink{group___o_s_c___register___masks_ga312c9e0891936e3b1a5e0f8f0caca4e9}{O\+S\+C\+\_\+\+C\+R\+\_\+\+S\+C16P}}(x)~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ O\+S\+C\+\_\+\+C\+R\+\_\+\+S\+C16\+P\+\_\+\+S\+H\+I\+FT)) \& O\+S\+C\+\_\+\+C\+R\+\_\+\+S\+C16\+P\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___o_s_c___register___masks_ga1a5a0db08efaf66c34caf98136cbec11}\label{group___o_s_c___register___masks_ga1a5a0db08efaf66c34caf98136cbec11}} 
\#define {\bfseries O\+S\+C\+\_\+\+C\+R\+\_\+\+S\+C8\+P\+\_\+\+M\+A\+SK}~(0x2\+U)
\item 
\mbox{\Hypertarget{group___o_s_c___register___masks_ga6f17376a1571a200e55cac51d1358503}\label{group___o_s_c___register___masks_ga6f17376a1571a200e55cac51d1358503}} 
\#define {\bfseries O\+S\+C\+\_\+\+C\+R\+\_\+\+S\+C8\+P\+\_\+\+S\+H\+I\+FT}~(1\+U)
\item 
\#define \mbox{\hyperlink{group___o_s_c___register___masks_ga7b761b8bfa5dd396029c880348a7f81f}{O\+S\+C\+\_\+\+C\+R\+\_\+\+S\+C8P}}(x)~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ O\+S\+C\+\_\+\+C\+R\+\_\+\+S\+C8\+P\+\_\+\+S\+H\+I\+FT)) \& O\+S\+C\+\_\+\+C\+R\+\_\+\+S\+C8\+P\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___o_s_c___register___masks_ga18f4104a5a6c0d94f0592ee06732fe03}\label{group___o_s_c___register___masks_ga18f4104a5a6c0d94f0592ee06732fe03}} 
\#define {\bfseries O\+S\+C\+\_\+\+C\+R\+\_\+\+S\+C4\+P\+\_\+\+M\+A\+SK}~(0x4\+U)
\item 
\mbox{\Hypertarget{group___o_s_c___register___masks_gab1724a5b1e96efb22e48a9478ae8cf25}\label{group___o_s_c___register___masks_gab1724a5b1e96efb22e48a9478ae8cf25}} 
\#define {\bfseries O\+S\+C\+\_\+\+C\+R\+\_\+\+S\+C4\+P\+\_\+\+S\+H\+I\+FT}~(2\+U)
\item 
\#define \mbox{\hyperlink{group___o_s_c___register___masks_gac2ce9a5b1c516b1416ee3709d405e4e2}{O\+S\+C\+\_\+\+C\+R\+\_\+\+S\+C4P}}(x)~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ O\+S\+C\+\_\+\+C\+R\+\_\+\+S\+C4\+P\+\_\+\+S\+H\+I\+FT)) \& O\+S\+C\+\_\+\+C\+R\+\_\+\+S\+C4\+P\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___o_s_c___register___masks_ga94a8b0e48d18793bde1a3aaaea44b92c}\label{group___o_s_c___register___masks_ga94a8b0e48d18793bde1a3aaaea44b92c}} 
\#define {\bfseries O\+S\+C\+\_\+\+C\+R\+\_\+\+S\+C2\+P\+\_\+\+M\+A\+SK}~(0x8\+U)
\item 
\mbox{\Hypertarget{group___o_s_c___register___masks_ga0ec9adaf1ca3ec309f1a2c2fd37d3f4d}\label{group___o_s_c___register___masks_ga0ec9adaf1ca3ec309f1a2c2fd37d3f4d}} 
\#define {\bfseries O\+S\+C\+\_\+\+C\+R\+\_\+\+S\+C2\+P\+\_\+\+S\+H\+I\+FT}~(3\+U)
\item 
\#define \mbox{\hyperlink{group___o_s_c___register___masks_gadac6841e6bd13c6bc6e6d4caecf86a16}{O\+S\+C\+\_\+\+C\+R\+\_\+\+S\+C2P}}(x)~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ O\+S\+C\+\_\+\+C\+R\+\_\+\+S\+C2\+P\+\_\+\+S\+H\+I\+FT)) \& O\+S\+C\+\_\+\+C\+R\+\_\+\+S\+C2\+P\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___o_s_c___register___masks_ga3024913f44011d333c6f48ddb00fbf9d}\label{group___o_s_c___register___masks_ga3024913f44011d333c6f48ddb00fbf9d}} 
\#define {\bfseries O\+S\+C\+\_\+\+C\+R\+\_\+\+E\+R\+E\+F\+S\+T\+E\+N\+\_\+\+M\+A\+SK}~(0x20\+U)
\item 
\mbox{\Hypertarget{group___o_s_c___register___masks_gac1b9c5d7f156f1792255204dae816aba}\label{group___o_s_c___register___masks_gac1b9c5d7f156f1792255204dae816aba}} 
\#define {\bfseries O\+S\+C\+\_\+\+C\+R\+\_\+\+E\+R\+E\+F\+S\+T\+E\+N\+\_\+\+S\+H\+I\+FT}~(5\+U)
\item 
\#define \mbox{\hyperlink{group___o_s_c___register___masks_ga7475d176c4bae67579b611847b67c53c}{O\+S\+C\+\_\+\+C\+R\+\_\+\+E\+R\+E\+F\+S\+T\+EN}}(x)~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ O\+S\+C\+\_\+\+C\+R\+\_\+\+E\+R\+E\+F\+S\+T\+E\+N\+\_\+\+S\+H\+I\+FT)) \& O\+S\+C\+\_\+\+C\+R\+\_\+\+E\+R\+E\+F\+S\+T\+E\+N\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___o_s_c___register___masks_gab96140627de270278cbdfc81fbef63fc}\label{group___o_s_c___register___masks_gab96140627de270278cbdfc81fbef63fc}} 
\#define {\bfseries O\+S\+C\+\_\+\+C\+R\+\_\+\+E\+R\+C\+L\+K\+E\+N\+\_\+\+M\+A\+SK}~(0x80\+U)
\item 
\mbox{\Hypertarget{group___o_s_c___register___masks_ga56f4aa6f215268327accda5434671187}\label{group___o_s_c___register___masks_ga56f4aa6f215268327accda5434671187}} 
\#define {\bfseries O\+S\+C\+\_\+\+C\+R\+\_\+\+E\+R\+C\+L\+K\+E\+N\+\_\+\+S\+H\+I\+FT}~(7\+U)
\item 
\#define \mbox{\hyperlink{group___o_s_c___register___masks_gae1cba570f6b27f65bde9ad80457387ed}{O\+S\+C\+\_\+\+C\+R\+\_\+\+E\+R\+C\+L\+K\+EN}}(x)~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ O\+S\+C\+\_\+\+C\+R\+\_\+\+E\+R\+C\+L\+K\+E\+N\+\_\+\+S\+H\+I\+FT)) \& O\+S\+C\+\_\+\+C\+R\+\_\+\+E\+R\+C\+L\+K\+E\+N\+\_\+\+M\+A\+SK)
\end{DoxyCompactItemize}


\subsection{Detailed Description}


\subsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___o_s_c___register___masks_gae1cba570f6b27f65bde9ad80457387ed}\label{group___o_s_c___register___masks_gae1cba570f6b27f65bde9ad80457387ed}} 
\index{OSC Register Masks@{OSC Register Masks}!OSC\_CR\_ERCLKEN@{OSC\_CR\_ERCLKEN}}
\index{OSC\_CR\_ERCLKEN@{OSC\_CR\_ERCLKEN}!OSC Register Masks@{OSC Register Masks}}
\subsubsection{\texorpdfstring{OSC\_CR\_ERCLKEN}{OSC\_CR\_ERCLKEN}}
{\footnotesize\ttfamily \#define O\+S\+C\+\_\+\+C\+R\+\_\+\+E\+R\+C\+L\+K\+EN(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ O\+S\+C\+\_\+\+C\+R\+\_\+\+E\+R\+C\+L\+K\+E\+N\+\_\+\+S\+H\+I\+FT)) \& O\+S\+C\+\_\+\+C\+R\+\_\+\+E\+R\+C\+L\+K\+E\+N\+\_\+\+M\+A\+SK)}

E\+R\+C\+L\+K\+EN -\/ External Reference Enable 0b0..External reference clock is inactive. 0b1..External reference clock is enabled. \mbox{\Hypertarget{group___o_s_c___register___masks_ga7475d176c4bae67579b611847b67c53c}\label{group___o_s_c___register___masks_ga7475d176c4bae67579b611847b67c53c}} 
\index{OSC Register Masks@{OSC Register Masks}!OSC\_CR\_EREFSTEN@{OSC\_CR\_EREFSTEN}}
\index{OSC\_CR\_EREFSTEN@{OSC\_CR\_EREFSTEN}!OSC Register Masks@{OSC Register Masks}}
\subsubsection{\texorpdfstring{OSC\_CR\_EREFSTEN}{OSC\_CR\_EREFSTEN}}
{\footnotesize\ttfamily \#define O\+S\+C\+\_\+\+C\+R\+\_\+\+E\+R\+E\+F\+S\+T\+EN(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ O\+S\+C\+\_\+\+C\+R\+\_\+\+E\+R\+E\+F\+S\+T\+E\+N\+\_\+\+S\+H\+I\+FT)) \& O\+S\+C\+\_\+\+C\+R\+\_\+\+E\+R\+E\+F\+S\+T\+E\+N\+\_\+\+M\+A\+SK)}

E\+R\+E\+F\+S\+T\+EN -\/ External Reference Stop Enable 0b0..External reference clock is disabled in Stop mode. 0b1..External reference clock stays enabled in Stop mode if E\+R\+C\+L\+K\+EN is set before entering Stop mode. \mbox{\Hypertarget{group___o_s_c___register___masks_ga312c9e0891936e3b1a5e0f8f0caca4e9}\label{group___o_s_c___register___masks_ga312c9e0891936e3b1a5e0f8f0caca4e9}} 
\index{OSC Register Masks@{OSC Register Masks}!OSC\_CR\_SC16P@{OSC\_CR\_SC16P}}
\index{OSC\_CR\_SC16P@{OSC\_CR\_SC16P}!OSC Register Masks@{OSC Register Masks}}
\subsubsection{\texorpdfstring{OSC\_CR\_SC16P}{OSC\_CR\_SC16P}}
{\footnotesize\ttfamily \#define O\+S\+C\+\_\+\+C\+R\+\_\+\+S\+C16P(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ O\+S\+C\+\_\+\+C\+R\+\_\+\+S\+C16\+P\+\_\+\+S\+H\+I\+FT)) \& O\+S\+C\+\_\+\+C\+R\+\_\+\+S\+C16\+P\+\_\+\+M\+A\+SK)}

S\+C16P -\/ Oscillator 16 pF Capacitor Load Configure 0b0..Disable the selection. 0b1..Add 16 pF capacitor to the oscillator load. \mbox{\Hypertarget{group___o_s_c___register___masks_gadac6841e6bd13c6bc6e6d4caecf86a16}\label{group___o_s_c___register___masks_gadac6841e6bd13c6bc6e6d4caecf86a16}} 
\index{OSC Register Masks@{OSC Register Masks}!OSC\_CR\_SC2P@{OSC\_CR\_SC2P}}
\index{OSC\_CR\_SC2P@{OSC\_CR\_SC2P}!OSC Register Masks@{OSC Register Masks}}
\subsubsection{\texorpdfstring{OSC\_CR\_SC2P}{OSC\_CR\_SC2P}}
{\footnotesize\ttfamily \#define O\+S\+C\+\_\+\+C\+R\+\_\+\+S\+C2P(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ O\+S\+C\+\_\+\+C\+R\+\_\+\+S\+C2\+P\+\_\+\+S\+H\+I\+FT)) \& O\+S\+C\+\_\+\+C\+R\+\_\+\+S\+C2\+P\+\_\+\+M\+A\+SK)}

S\+C2P -\/ Oscillator 2 pF Capacitor Load Configure 0b0..Disable the selection. 0b1..Add 2 pF capacitor to the oscillator load. \mbox{\Hypertarget{group___o_s_c___register___masks_gac2ce9a5b1c516b1416ee3709d405e4e2}\label{group___o_s_c___register___masks_gac2ce9a5b1c516b1416ee3709d405e4e2}} 
\index{OSC Register Masks@{OSC Register Masks}!OSC\_CR\_SC4P@{OSC\_CR\_SC4P}}
\index{OSC\_CR\_SC4P@{OSC\_CR\_SC4P}!OSC Register Masks@{OSC Register Masks}}
\subsubsection{\texorpdfstring{OSC\_CR\_SC4P}{OSC\_CR\_SC4P}}
{\footnotesize\ttfamily \#define O\+S\+C\+\_\+\+C\+R\+\_\+\+S\+C4P(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ O\+S\+C\+\_\+\+C\+R\+\_\+\+S\+C4\+P\+\_\+\+S\+H\+I\+FT)) \& O\+S\+C\+\_\+\+C\+R\+\_\+\+S\+C4\+P\+\_\+\+M\+A\+SK)}

S\+C4P -\/ Oscillator 4 pF Capacitor Load Configure 0b0..Disable the selection. 0b1..Add 4 pF capacitor to the oscillator load. \mbox{\Hypertarget{group___o_s_c___register___masks_ga7b761b8bfa5dd396029c880348a7f81f}\label{group___o_s_c___register___masks_ga7b761b8bfa5dd396029c880348a7f81f}} 
\index{OSC Register Masks@{OSC Register Masks}!OSC\_CR\_SC8P@{OSC\_CR\_SC8P}}
\index{OSC\_CR\_SC8P@{OSC\_CR\_SC8P}!OSC Register Masks@{OSC Register Masks}}
\subsubsection{\texorpdfstring{OSC\_CR\_SC8P}{OSC\_CR\_SC8P}}
{\footnotesize\ttfamily \#define O\+S\+C\+\_\+\+C\+R\+\_\+\+S\+C8P(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ O\+S\+C\+\_\+\+C\+R\+\_\+\+S\+C8\+P\+\_\+\+S\+H\+I\+FT)) \& O\+S\+C\+\_\+\+C\+R\+\_\+\+S\+C8\+P\+\_\+\+M\+A\+SK)}

S\+C8P -\/ Oscillator 8 pF Capacitor Load Configure 0b0..Disable the selection. 0b1..Add 8 pF capacitor to the oscillator load. 