autoidx 20
attribute \cells_not_processed 1
attribute \src "asicworld/verilog/code_hdl_models_d_ff_gates.v:1.1-29.10"
module \d_ff_gates
  attribute \src "asicworld/verilog/code_hdl_models_d_ff_gates.v:11.5-11.16"
  wire $and$asicworld/verilog/code_hdl_models_d_ff_gates.v:11$1_Y
  attribute \src "asicworld/verilog/code_hdl_models_d_ff_gates.v:12.5-12.17"
  wire $and$asicworld/verilog/code_hdl_models_d_ff_gates.v:12$3_Y
  attribute \src "asicworld/verilog/code_hdl_models_d_ff_gates.v:14.5-14.21"
  wire $and$asicworld/verilog/code_hdl_models_d_ff_gates.v:14$5_Y
  attribute \src "asicworld/verilog/code_hdl_models_d_ff_gates.v:15.5-15.21"
  wire $and$asicworld/verilog/code_hdl_models_d_ff_gates.v:15$7_Y
  attribute \src "asicworld/verilog/code_hdl_models_d_ff_gates.v:22.5-22.16"
  wire $and$asicworld/verilog/code_hdl_models_d_ff_gates.v:22$9_Y
  attribute \src "asicworld/verilog/code_hdl_models_d_ff_gates.v:23.5-23.16"
  wire $and$asicworld/verilog/code_hdl_models_d_ff_gates.v:23$11_Y
  attribute \src "asicworld/verilog/code_hdl_models_d_ff_gates.v:25.5-25.18"
  wire $and$asicworld/verilog/code_hdl_models_d_ff_gates.v:25$13_Y
  attribute \src "asicworld/verilog/code_hdl_models_d_ff_gates.v:26.5-26.18"
  wire $and$asicworld/verilog/code_hdl_models_d_ff_gates.v:26$15_Y
  attribute \src "asicworld/verilog/code_hdl_models_d_ff_gates.v:0.0-0.0"
  wire $not$asicworld/verilog/code_hdl_models_d_ff_gates.v:0$10_Y
  attribute \src "asicworld/verilog/code_hdl_models_d_ff_gates.v:0.0-0.0"
  wire $not$asicworld/verilog/code_hdl_models_d_ff_gates.v:0$12_Y
  attribute \src "asicworld/verilog/code_hdl_models_d_ff_gates.v:0.0-0.0"
  wire $not$asicworld/verilog/code_hdl_models_d_ff_gates.v:0$14_Y
  attribute \src "asicworld/verilog/code_hdl_models_d_ff_gates.v:0.0-0.0"
  wire $not$asicworld/verilog/code_hdl_models_d_ff_gates.v:0$16_Y
  attribute \src "asicworld/verilog/code_hdl_models_d_ff_gates.v:0.0-0.0"
  wire $not$asicworld/verilog/code_hdl_models_d_ff_gates.v:0$17_Y
  attribute \src "asicworld/verilog/code_hdl_models_d_ff_gates.v:0.0-0.0"
  wire $not$asicworld/verilog/code_hdl_models_d_ff_gates.v:0$18_Y
  attribute \src "asicworld/verilog/code_hdl_models_d_ff_gates.v:0.0-0.0"
  wire $not$asicworld/verilog/code_hdl_models_d_ff_gates.v:0$19_Y
  attribute \src "asicworld/verilog/code_hdl_models_d_ff_gates.v:0.0-0.0"
  wire $not$asicworld/verilog/code_hdl_models_d_ff_gates.v:0$2_Y
  attribute \src "asicworld/verilog/code_hdl_models_d_ff_gates.v:0.0-0.0"
  wire $not$asicworld/verilog/code_hdl_models_d_ff_gates.v:0$4_Y
  attribute \src "asicworld/verilog/code_hdl_models_d_ff_gates.v:0.0-0.0"
  wire $not$asicworld/verilog/code_hdl_models_d_ff_gates.v:0$6_Y
  attribute \src "asicworld/verilog/code_hdl_models_d_ff_gates.v:0.0-0.0"
  wire $not$asicworld/verilog/code_hdl_models_d_ff_gates.v:0$8_Y
  attribute \src "asicworld/verilog/code_hdl_models_d_ff_gates.v:2.9-2.12"
  wire input 2 \clk
  attribute \src "asicworld/verilog/code_hdl_models_d_ff_gates.v:6.6-6.8"
  wire \cn
  attribute \src "asicworld/verilog/code_hdl_models_d_ff_gates.v:2.7-2.8"
  wire input 1 \d
  attribute \src "asicworld/verilog/code_hdl_models_d_ff_gates.v:6.9-6.11"
  wire \dn
  attribute \src "asicworld/verilog/code_hdl_models_d_ff_gates.v:5.6-5.8"
  wire \n1
  attribute \src "asicworld/verilog/code_hdl_models_d_ff_gates.v:5.9-5.11"
  wire \n2
  attribute \src "asicworld/verilog/code_hdl_models_d_ff_gates.v:5.12-5.14"
  wire \n3
  attribute \src "asicworld/verilog/code_hdl_models_d_ff_gates.v:6.12-6.14"
  wire \n4
  attribute \src "asicworld/verilog/code_hdl_models_d_ff_gates.v:6.15-6.17"
  wire \n5
  attribute \src "asicworld/verilog/code_hdl_models_d_ff_gates.v:6.18-6.20"
  wire \n6
  attribute \src "asicworld/verilog/code_hdl_models_d_ff_gates.v:3.8-3.9"
  wire output 3 \q
  attribute \src "asicworld/verilog/code_hdl_models_d_ff_gates.v:3.11-3.16"
  wire output 4 \q_bar
  attribute \src "asicworld/verilog/code_hdl_models_d_ff_gates.v:5.15-5.22"
  wire \q_bar_n
  attribute \src "asicworld/verilog/code_hdl_models_d_ff_gates.v:11.5-11.16"
  cell $and $and$asicworld/verilog/code_hdl_models_d_ff_gates.v:11$1
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \d
    connect \B \clk
    connect \Y $and$asicworld/verilog/code_hdl_models_d_ff_gates.v:11$1_Y
  end
  attribute \src "asicworld/verilog/code_hdl_models_d_ff_gates.v:12.5-12.17"
  cell $and $and$asicworld/verilog/code_hdl_models_d_ff_gates.v:12$3
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \n1
    connect \B \clk
    connect \Y $and$asicworld/verilog/code_hdl_models_d_ff_gates.v:12$3_Y
  end
  attribute \src "asicworld/verilog/code_hdl_models_d_ff_gates.v:14.5-14.21"
  cell $and $and$asicworld/verilog/code_hdl_models_d_ff_gates.v:14$5
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \q_bar_n
    connect \B \n2
    connect \Y $and$asicworld/verilog/code_hdl_models_d_ff_gates.v:14$5_Y
  end
  attribute \src "asicworld/verilog/code_hdl_models_d_ff_gates.v:15.5-15.21"
  cell $and $and$asicworld/verilog/code_hdl_models_d_ff_gates.v:15$7
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \dn
    connect \B \n3
    connect \Y $and$asicworld/verilog/code_hdl_models_d_ff_gates.v:15$7_Y
  end
  attribute \src "asicworld/verilog/code_hdl_models_d_ff_gates.v:22.5-22.16"
  cell $and $and$asicworld/verilog/code_hdl_models_d_ff_gates.v:22$9
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \dn
    connect \B \cn
    connect \Y $and$asicworld/verilog/code_hdl_models_d_ff_gates.v:22$9_Y
  end
  attribute \src "asicworld/verilog/code_hdl_models_d_ff_gates.v:23.5-23.16"
  cell $and $and$asicworld/verilog/code_hdl_models_d_ff_gates.v:23$11
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \n4
    connect \B \cn
    connect \Y $and$asicworld/verilog/code_hdl_models_d_ff_gates.v:23$11_Y
  end
  attribute \src "asicworld/verilog/code_hdl_models_d_ff_gates.v:25.5-25.18"
  cell $and $and$asicworld/verilog/code_hdl_models_d_ff_gates.v:25$13
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \q_bar
    connect \B \n5
    connect \Y $and$asicworld/verilog/code_hdl_models_d_ff_gates.v:25$13_Y
  end
  attribute \src "asicworld/verilog/code_hdl_models_d_ff_gates.v:26.5-26.18"
  cell $and $and$asicworld/verilog/code_hdl_models_d_ff_gates.v:26$15
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \q
    connect \B \n6
    connect \Y $and$asicworld/verilog/code_hdl_models_d_ff_gates.v:26$15_Y
  end
  attribute \src "asicworld/verilog/code_hdl_models_d_ff_gates.v:0.0-0.0"
  cell $not $not$asicworld/verilog/code_hdl_models_d_ff_gates.v:0$10
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $and$asicworld/verilog/code_hdl_models_d_ff_gates.v:22$9_Y
    connect \Y $not$asicworld/verilog/code_hdl_models_d_ff_gates.v:0$10_Y
  end
  attribute \src "asicworld/verilog/code_hdl_models_d_ff_gates.v:0.0-0.0"
  cell $not $not$asicworld/verilog/code_hdl_models_d_ff_gates.v:0$12
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $and$asicworld/verilog/code_hdl_models_d_ff_gates.v:23$11_Y
    connect \Y $not$asicworld/verilog/code_hdl_models_d_ff_gates.v:0$12_Y
  end
  attribute \src "asicworld/verilog/code_hdl_models_d_ff_gates.v:0.0-0.0"
  cell $not $not$asicworld/verilog/code_hdl_models_d_ff_gates.v:0$14
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $and$asicworld/verilog/code_hdl_models_d_ff_gates.v:25$13_Y
    connect \Y $not$asicworld/verilog/code_hdl_models_d_ff_gates.v:0$14_Y
  end
  attribute \src "asicworld/verilog/code_hdl_models_d_ff_gates.v:0.0-0.0"
  cell $not $not$asicworld/verilog/code_hdl_models_d_ff_gates.v:0$16
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $and$asicworld/verilog/code_hdl_models_d_ff_gates.v:26$15_Y
    connect \Y $not$asicworld/verilog/code_hdl_models_d_ff_gates.v:0$16_Y
  end
  attribute \src "asicworld/verilog/code_hdl_models_d_ff_gates.v:0.0-0.0"
  cell $not $not$asicworld/verilog/code_hdl_models_d_ff_gates.v:0$17
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \d
    connect \Y $not$asicworld/verilog/code_hdl_models_d_ff_gates.v:0$17_Y
  end
  attribute \src "asicworld/verilog/code_hdl_models_d_ff_gates.v:0.0-0.0"
  cell $not $not$asicworld/verilog/code_hdl_models_d_ff_gates.v:0$18
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \clk
    connect \Y $not$asicworld/verilog/code_hdl_models_d_ff_gates.v:0$18_Y
  end
  attribute \src "asicworld/verilog/code_hdl_models_d_ff_gates.v:0.0-0.0"
  cell $not $not$asicworld/verilog/code_hdl_models_d_ff_gates.v:0$19
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \dn
    connect \Y $not$asicworld/verilog/code_hdl_models_d_ff_gates.v:0$19_Y
  end
  attribute \src "asicworld/verilog/code_hdl_models_d_ff_gates.v:0.0-0.0"
  cell $not $not$asicworld/verilog/code_hdl_models_d_ff_gates.v:0$2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $and$asicworld/verilog/code_hdl_models_d_ff_gates.v:11$1_Y
    connect \Y $not$asicworld/verilog/code_hdl_models_d_ff_gates.v:0$2_Y
  end
  attribute \src "asicworld/verilog/code_hdl_models_d_ff_gates.v:0.0-0.0"
  cell $not $not$asicworld/verilog/code_hdl_models_d_ff_gates.v:0$4
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $and$asicworld/verilog/code_hdl_models_d_ff_gates.v:12$3_Y
    connect \Y $not$asicworld/verilog/code_hdl_models_d_ff_gates.v:0$4_Y
  end
  attribute \src "asicworld/verilog/code_hdl_models_d_ff_gates.v:0.0-0.0"
  cell $not $not$asicworld/verilog/code_hdl_models_d_ff_gates.v:0$6
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $and$asicworld/verilog/code_hdl_models_d_ff_gates.v:14$5_Y
    connect \Y $not$asicworld/verilog/code_hdl_models_d_ff_gates.v:0$6_Y
  end
  attribute \src "asicworld/verilog/code_hdl_models_d_ff_gates.v:0.0-0.0"
  cell $not $not$asicworld/verilog/code_hdl_models_d_ff_gates.v:0$8
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $and$asicworld/verilog/code_hdl_models_d_ff_gates.v:15$7_Y
    connect \Y $not$asicworld/verilog/code_hdl_models_d_ff_gates.v:0$8_Y
  end
  connect \n2 $not$asicworld/verilog/code_hdl_models_d_ff_gates.v:0$2_Y
  connect \n3 $not$asicworld/verilog/code_hdl_models_d_ff_gates.v:0$4_Y
  connect \dn $not$asicworld/verilog/code_hdl_models_d_ff_gates.v:0$6_Y
  connect \q_bar_n $not$asicworld/verilog/code_hdl_models_d_ff_gates.v:0$8_Y
  connect \n5 $not$asicworld/verilog/code_hdl_models_d_ff_gates.v:0$10_Y
  connect \n6 $not$asicworld/verilog/code_hdl_models_d_ff_gates.v:0$12_Y
  connect \q $not$asicworld/verilog/code_hdl_models_d_ff_gates.v:0$14_Y
  connect \q_bar $not$asicworld/verilog/code_hdl_models_d_ff_gates.v:0$16_Y
  connect \n1 $not$asicworld/verilog/code_hdl_models_d_ff_gates.v:0$17_Y
  connect \cn $not$asicworld/verilog/code_hdl_models_d_ff_gates.v:0$18_Y
  connect \n4 $not$asicworld/verilog/code_hdl_models_d_ff_gates.v:0$19_Y
end
