<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable filter="All Interfaces">
  <columns>
   <connections preferredWidth="143" />
   <irq preferredWidth="34" />
   <name preferredWidth="198" />
  </columns>
 </systemtable>
 <library expandedCategories="Library,Project" />
 <window width="1850" height="1053" x="70" y="27" />
 <hdlexample language="VHDL" />
 <generation path="_PROJECT_NAME_" simulation="VHDL" greybox="0" synthesis="VHDL" />
</preferences>
