RISC-V Multiplier & Single-Cycle Processor Integration

Course Project â€“ Computer System Architecture (CSA), 3rd Semester

This repository contains the implementation of a RISC-V compliant multiplier unit developed in SystemVerilog, supporting the M-extension multiplication instructions. The multiplier was designed at the RTL level and integrated into a RISC-V single-cycle processor, enabling correct execution of multiplication instructions within the processor datapath.

ðŸ”§ Project Highlights

Implementation of RISC-V MUL instruction family

RTL design using SystemVerilog

Integration with single-cycle RISC-V processor

Instruction decode, control, and datapath modifications

Verified correct functionality through simulation and testing

ðŸ§  Learning Outcomes

Practical understanding of RISC-V ISA

Design of arithmetic units (multiplier)

Processor datapath and control integration

RTL-level debugging and verification

Hands-on experience with computer architecture concepts

ðŸ‘¥ Team Information

Type: Group Project (3 members)

Course: Computer System Architecture (CSA)

Semester: 3rd

Supervisor: Engr. Usama Shaukat

ðŸ›  Tools & Technologies

Language: SystemVerilog

Architecture: RISC-V (Single-Cycle Processor)

Domain: Computer Architecture / RTL Design

ðŸ“‚ Note

This project was developed for academic purposes as part of the CSA course and serves as a learning implementation of RISC-V processor design concepts.
