#-----------------------------------------------------------
# Vivado v2016.1 (64-bit)
# SW Build 1538259 on Fri Apr  8 15:45:23 MDT 2016
# IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
# Start of session at: Thu May 18 11:35:34 2017
# Process ID: 25552
# Current directory: /home/INTRA/chakal/workspace/project/vivado
# Command line: vivado
# Log file: /home/INTRA/chakal/workspace/project/vivado/vivado.log
# Journal file: /home/INTRA/chakal/workspace/project/vivado/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/INTRA/chakal/workspace/project/vivado/project.xpr
open_bd_design {/home/INTRA/chakal/workspace/project/vivado/project.srcs/sources_1/bd/project/project.bd}
update_compile_order -fileset sources_1
file copy -force /home/INTRA/chakal/workspace/project/vivado/project.runs/impl_1/project_wrapper.sysdef /home/INTRA/chakal/workspace/project/vivado/project.sdk/project_wrapper.hdf

launch_sdk -workspace /home/INTRA/chakal/workspace/project/vivado/project.sdk -hwspec /home/INTRA/chakal/workspace/project/vivado/project.sdk/project_wrapper.hdf
launch_sdk -workspace /home/INTRA/chakal/workspace/project/vivado/project.sdk -hwspec /home/INTRA/chakal/workspace/project/vivado/project.sdk/project_wrapper.hdf
open_bd_design {/home/INTRA/chakal/workspace/project/vivado/project.srcs/sources_1/bd/project/project.bd}
ipx::edit_ip_in_project -upgrade true -name FILTER_IIR_v1_0_project -directory /home/INTRA/chakal/workspace/project/vivado/project.tmp/FILTER_IIR_v1_0_project /home/INTRA/chakal/workspace/project/ip_repo/ip_repo_vivado/FILTER_IIR_1.0/component.xml
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 3 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path /home/INTRA/chakal/workspace/project/ip_repo/ip_repo_vivado/FILTER_IIR_1.0
report_ip_status -name ip_status 
export_ip_user_files -of_objects [get_ips  {project_FILTER_IIR_0_1 project_FILTER_IIR_0_0}] -no_script -reset -quiet
upgrade_ip [get_ips  {project_FILTER_IIR_0_1 project_FILTER_IIR_0_0}] -log ip_upgrade.log
generate_target all [get_files  /home/INTRA/chakal/workspace/project/vivado/project.srcs/sources_1/bd/project/project.bd]
export_ip_user_files -of_objects [get_files /home/INTRA/chakal/workspace/project/vivado/project.srcs/sources_1/bd/project/project.bd] -no_script -force -quiet
export_simulation -of_objects [get_files /home/INTRA/chakal/workspace/project/vivado/project.srcs/sources_1/bd/project/project.bd] -directory /home/INTRA/chakal/workspace/project/vivado/project.ip_user_files/sim_scripts -ip_user_files_dir /home/INTRA/chakal/workspace/project/vivado/project.ip_user_files -ipstatic_source_dir /home/INTRA/chakal/workspace/project/vivado/project.ip_user_files/ipstatic -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
reset_run synth_1
ipx::edit_ip_in_project -upgrade true -name FILTER_IIR_v1_0_project -directory /home/INTRA/chakal/workspace/project/vivado/project.tmp/FILTER_IIR_v1_0_project /home/INTRA/chakal/workspace/project/ip_repo/ip_repo_vivado/FILTER_IIR_1.0/component.xml
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
set_property core_revision 4 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path /home/INTRA/chakal/workspace/project/ip_repo/ip_repo_vivado/FILTER_IIR_1.0
report_ip_status -name ip_status 
export_ip_user_files -of_objects [get_ips  {project_FILTER_IIR_0_1 project_FILTER_IIR_0_0}] -no_script -reset -quiet
upgrade_ip [get_ips  {project_FILTER_IIR_0_1 project_FILTER_IIR_0_0}] -log ip_upgrade.log
generate_target all [get_files  /home/INTRA/chakal/workspace/project/vivado/project.srcs/sources_1/bd/project/project.bd]
export_ip_user_files -of_objects [get_files /home/INTRA/chakal/workspace/project/vivado/project.srcs/sources_1/bd/project/project.bd] -no_script -force -quiet
export_simulation -of_objects [get_files /home/INTRA/chakal/workspace/project/vivado/project.srcs/sources_1/bd/project/project.bd] -directory /home/INTRA/chakal/workspace/project/vivado/project.ip_user_files/sim_scripts -ip_user_files_dir /home/INTRA/chakal/workspace/project/vivado/project.ip_user_files -ipstatic_source_dir /home/INTRA/chakal/workspace/project/vivado/project.ip_user_files/ipstatic -force -quiet
report_ip_status -name ip_status 
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
file copy -force /home/INTRA/chakal/workspace/project/vivado/project.runs/impl_1/project_wrapper.sysdef /home/INTRA/chakal/workspace/project/vivado/project.sdk/project_wrapper.hdf

ipx::edit_ip_in_project -upgrade true -name FILTER_IIR_v1_0_project -directory /home/INTRA/chakal/workspace/project/vivado/project.tmp/FILTER_IIR_v1_0_project /home/INTRA/chakal/workspace/project/ip_repo/ip_repo_vivado/FILTER_IIR_1.0/component.xml
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
close_project
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_0
endgroup
startgroup
set_property -dict [list CONFIG.Enable_32bit_Address {false} CONFIG.Use_Byte_Write_Enable {true} CONFIG.Byte_Size {8} CONFIG.Write_Width_A {24} CONFIG.Register_PortA_Output_of_Memory_Core {false} CONFIG.Use_RSTA_Pin {true} CONFIG.Reset_Memory_Latch_A {false} CONFIG.use_bram_block {Stand_Alone} CONFIG.Read_Width_A {24} CONFIG.Write_Width_B {24} CONFIG.Read_Width_B {24} CONFIG.Register_PortA_Output_of_Memory_Primitives {true} CONFIG.Reset_Priority_A {CE}] [get_bd_cells blk_mem_gen_0]
endgroup
startgroup
set_property -dict [list CONFIG.Memory_Type {Single_Port_RAM} CONFIG.Enable_32bit_Address {false} CONFIG.Use_Byte_Write_Enable {true} CONFIG.Byte_Size {8} CONFIG.Write_Width_A {24} CONFIG.Operating_Mode_A {WRITE_FIRST} CONFIG.Fill_Remaining_Memory_Locations {false} CONFIG.Use_RSTA_Pin {true} CONFIG.use_bram_block {Stand_Alone} CONFIG.Read_Width_A {24} CONFIG.Write_Width_B {24} CONFIG.Read_Width_B {24} CONFIG.Enable_B {Always_Enabled} CONFIG.Register_PortA_Output_of_Memory_Primitives {true} CONFIG.Register_PortB_Output_of_Memory_Primitives {false} CONFIG.Port_A_Write_Rate {50} CONFIG.Port_B_Clock {0} CONFIG.Port_B_Enable_Rate {0}] [get_bd_cells blk_mem_gen_0]
endgroup
startgroup
create_bd_port -dir O -from 23 -to 0 douta
connect_bd_net [get_bd_pins /blk_mem_gen_0/douta] [get_bd_ports douta]
endgroup
delete_bd_objs [get_bd_nets blk_mem_gen_0_douta]
startgroup
set_property -dict [list CONFIG.Memory_Type {Simple_Dual_Port_RAM} CONFIG.Use_Byte_Write_Enable {true} CONFIG.Byte_Size {8} CONFIG.Write_Width_A {24} CONFIG.Operating_Mode_A {NO_CHANGE} CONFIG.Enable_A {Use_ENA_Pin} CONFIG.Enable_B {Always_Enabled} CONFIG.Load_Init_File {false} CONFIG.Fill_Remaining_Memory_Locations {true} CONFIG.Read_Width_A {24} CONFIG.Write_Width_B {24} CONFIG.Read_Width_B {24} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Register_PortB_Output_of_Memory_Primitives {true} CONFIG.Use_RSTA_Pin {false} CONFIG.Port_B_Clock {100} CONFIG.Port_B_Enable_Rate {100}] [get_bd_cells blk_mem_gen_0]
endgroup
set_property -dict [list CONFIG.Use_RSTB_Pin {true}] [get_bd_cells blk_mem_gen_0]
delete_bd_objs [get_bd_ports douta]
startgroup
set_property -dict [list CONFIG.Use_Byte_Write_Enable {false} CONFIG.Byte_Size {9} CONFIG.Enable_B {Use_ENB_Pin}] [get_bd_cells blk_mem_gen_0]
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_1
endgroup
delete_bd_objs [get_bd_cells blk_mem_gen_1]
copy_bd_objs /  [get_bd_cells {blk_mem_gen_0}]
set_property location {3 595 301} [get_bd_cells blk_mem_gen_1]
create_peripheral xilinx.com user ECHO_MODULE 1.0 -dir /home/INTRA/chakal/workspace/project/ip_repo
add_peripheral_interface S00_AXI -interface_mode slave -axi_type lite [ipx::find_open_core xilinx.com:user:ECHO_MODULE:1.0]
generate_peripheral -driver -bfm_example_design -debug_hw_example_design -force [ipx::find_open_core xilinx.com:user:ECHO_MODULE:1.0]
write_peripheral [ipx::find_open_core xilinx.com:user:ECHO_MODULE:1.0]
set_property  ip_repo_paths  {/home/INTRA/chakal/workspace/project/ip_repo/ECHO_MODULE_1.0 /home/INTRA/chakal/workspace/project/ip_repo/SoC_Design/HDL/Audio_Mixer /home/INTRA/chakal/workspace/project/ip_repo/SoC_Design/IPs/OLED/ZedBoard_OLED_1.0 /home/INTRA/chakal/workspace/project/ip_repo/zedboard_audio /home/INTRA/chakal/workspace/project/ip_repo/ip_repo_vivado/FILTER_IIR_1.0 /home/INTRA/chakal/workspace/project/ip_repo/ip_repo_vivado/Volume_Pregain_1.0 /home/INTRA/chakal/workspace/project/ip_repo/MY_AXI_AUDIO_1.0} [current_project]
update_ip_catalog -rebuild
ipx::edit_ip_in_project -upgrade true -name edit_ECHO_MODULE_v1_0 -directory /home/INTRA/chakal/workspace/project/ip_repo /home/INTRA/chakal/workspace/project/ip_repo/ECHO_MODULE_1.0/component.xml
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
add_files -norecurse /home/INTRA/chakal/workspace/project/ip_repo/ECHO_MODULE_1.0/hdl/ECHO_MODULE.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
ipx::merge_project_changes hdl_parameters [ipx::current_core]
ipx::merge_project_changes hdl_parameters [ipx::current_core]
ipx::merge_project_changes hdl_parameters [ipx::current_core]
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path /home/INTRA/chakal/workspace/project/ip_repo/ECHO_MODULE_1.0
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:ECHO_MODULE:1.0 ECHO_MODULE_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" Clk "Auto" }  [get_bd_intf_pins ECHO_MODULE_0/S00_AXI]
set_property location {3.5 712 -69} [get_bd_cells ECHO_MODULE_0]
set_property location {4 1069 -94} [get_bd_cells blk_mem_gen_1]
connect_bd_net [get_bd_pins ECHO_MODULE_0/mem_rst] [get_bd_pins blk_mem_gen_1/rstb]
connect_bd_net [get_bd_pins ECHO_MODULE_0/wrt_en] [get_bd_pins blk_mem_gen_1/wea]
connect_bd_net [get_bd_pins ECHO_MODULE_0/add_a] [get_bd_pins blk_mem_gen_1/addra]
connect_bd_net [get_bd_pins ECHO_MODULE_0/add_b] [get_bd_pins blk_mem_gen_1/addrb]
connect_bd_net [get_bd_pins blk_mem_gen_1/doutb] [get_bd_pins ECHO_MODULE_0/AUDIO_IN_L_MEM]
startgroup
set_property -dict [list CONFIG.Enable_A {Always_Enabled} CONFIG.Enable_B {Always_Enabled}] [get_bd_cells blk_mem_gen_1]
endgroup
set_property location {4 1097 308} [get_bd_cells blk_mem_gen_0]
startgroup
set_property -dict [list CONFIG.Enable_A {Always_Enabled} CONFIG.Enable_B {Always_Enabled}] [get_bd_cells blk_mem_gen_0]
endgroup
connect_bd_net [get_bd_pins ECHO_MODULE_0/mem_rst] [get_bd_pins blk_mem_gen_0/rstb]
connect_bd_net [get_bd_pins ECHO_MODULE_0/wrt_en] [get_bd_pins blk_mem_gen_0/wea]
connect_bd_net [get_bd_pins ECHO_MODULE_0/add_a] [get_bd_pins blk_mem_gen_0/addra]
connect_bd_net [get_bd_pins ECHO_MODULE_0/add_b] [get_bd_pins blk_mem_gen_0/addrb]
connect_bd_net [get_bd_pins blk_mem_gen_0/doutb] [get_bd_pins ECHO_MODULE_0/AUDIO_IN_R_MEM]
delete_bd_objs [get_bd_nets mixer_0_audio_mixed_a_b_right_out]
delete_bd_objs [get_bd_nets mixer_0_audio_mixed_a_b_left_out]
connect_bd_net [get_bd_pins mixer_0/audio_mixed_a_b_left_out] [get_bd_pins ECHO_MODULE_0/AUDIO_IN_L]
connect_bd_net [get_bd_pins mixer_0/audio_mixed_a_b_right_out] [get_bd_pins ECHO_MODULE_0/AUDIO_IN_R]
connect_bd_net [get_bd_pins mixer_0/audio_mixed_a_b_left_out] [get_bd_pins blk_mem_gen_1/dina]
connect_bd_net [get_bd_pins mixer_0/audio_mixed_a_b_right_out] [get_bd_pins blk_mem_gen_0/dina]
connect_bd_net [get_bd_pins zed_audio_0/sample_clk_48k] [get_bd_pins ECHO_MODULE_0/sample_clk]
connect_bd_net [get_bd_pins blk_mem_gen_1/clka] [get_bd_pins ECHO_MODULE_0/s00_axi_aclk]
connect_bd_net [get_bd_pins blk_mem_gen_0/clka] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins ECHO_MODULE_0/AUDIO_OUT_L] [get_bd_pins zed_audio_0/hphone_l]
connect_bd_net [get_bd_pins ECHO_MODULE_0/AUDIO_OUT_R] [get_bd_pins zed_audio_0/hphone_r]
regenerate_bd_layout
validate_bd_design
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
file copy -force /home/INTRA/chakal/workspace/project/vivado/project.runs/impl_1/project_wrapper.sysdef /home/INTRA/chakal/workspace/project/vivado/project.sdk/project_wrapper.hdf

launch_sdk -workspace /home/INTRA/chakal/workspace/project/vivado/project.sdk -hwspec /home/INTRA/chakal/workspace/project/vivado/project.sdk/project_wrapper.hdf
report_ip_status -name ip_status 
file copy -force /home/INTRA/chakal/workspace/project/vivado/project.runs/impl_1/project_wrapper.sysdef /home/INTRA/chakal/workspace/project/vivado/project.sdk/project_wrapper.hdf

connect_bd_net [get_bd_pins blk_mem_gen_1/clkb] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins blk_mem_gen_0/clkb] [get_bd_pins processing_system7_0/FCLK_CLK0]
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
file copy -force /home/INTRA/chakal/workspace/project/vivado/project.runs/impl_1/project_wrapper.sysdef /home/INTRA/chakal/workspace/project/vivado/project.sdk/project_wrapper.hdf

launch_sdk -workspace /home/INTRA/chakal/workspace/project/vivado/project.sdk -hwspec /home/INTRA/chakal/workspace/project/vivado/project.sdk/project_wrapper.hdf
launch_sdk -workspace /home/INTRA/chakal/workspace/project/vivado/project.sdk -hwspec /home/INTRA/chakal/workspace/project/vivado/project.sdk/project_wrapper.hdf
startgroup
set_property -dict [list CONFIG.Reset_Memory_Latch_B {true}] [get_bd_cells blk_mem_gen_0]
endgroup
ipx::edit_ip_in_project -upgrade true -name zed_audio_v1_0_project -directory /home/INTRA/chakal/workspace/project/vivado/project.tmp/zed_audio_v1_0_project /home/INTRA/chakal/workspace/project/ip_repo/zedboard_audio/component.xml
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
current_project project
ipx::edit_ip_in_project -upgrade true -name ECHO_MODULE_v1_0_project -directory /home/INTRA/chakal/workspace/project/vivado/project.tmp/ECHO_MODULE_v1_0_project /home/INTRA/chakal/workspace/project/ip_repo/ECHO_MODULE_1.0/component.xml
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
current_project project
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
current_project ECHO_MODULE_v1_0_project
current_project project
export_ip_user_files -of_objects [get_ips  project_ECHO_MODULE_0_0] -no_script -reset -quiet
upgrade_ip -vlnv xilinx.com:user:ECHO_MODULE:1.0 [get_ips  project_ECHO_MODULE_0_0] -log ip_upgrade.log
generate_target all [get_files  /home/INTRA/chakal/workspace/project/vivado/project.srcs/sources_1/bd/project/project.bd]
export_ip_user_files -of_objects [get_files /home/INTRA/chakal/workspace/project/vivado/project.srcs/sources_1/bd/project/project.bd] -no_script -force -quiet
export_simulation -of_objects [get_files /home/INTRA/chakal/workspace/project/vivado/project.srcs/sources_1/bd/project/project.bd] -directory /home/INTRA/chakal/workspace/project/vivado/project.ip_user_files/sim_scripts -ip_user_files_dir /home/INTRA/chakal/workspace/project/vivado/project.ip_user_files -ipstatic_source_dir /home/INTRA/chakal/workspace/project/vivado/project.ip_user_files/ipstatic -force -quiet
current_project zed_audio_v1_0_project
close_project
ipx::merge_project_changes hdl_parameters [ipx::current_core]
set_property core_revision 3 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path /home/INTRA/chakal/workspace/project/ip_repo/ECHO_MODULE_1.0
report_ip_status -name ip_status 
export_ip_user_files -of_objects [get_ips  project_ECHO_MODULE_0_0] -no_script -reset -quiet
upgrade_ip -vlnv xilinx.com:user:ECHO_MODULE:1.0 [get_ips  project_ECHO_MODULE_0_0] -log ip_upgrade.log
generate_target all [get_files  /home/INTRA/chakal/workspace/project/vivado/project.srcs/sources_1/bd/project/project.bd]
export_ip_user_files -of_objects [get_files /home/INTRA/chakal/workspace/project/vivado/project.srcs/sources_1/bd/project/project.bd] -no_script -force -quiet
export_simulation -of_objects [get_files /home/INTRA/chakal/workspace/project/vivado/project.srcs/sources_1/bd/project/project.bd] -directory /home/INTRA/chakal/workspace/project/vivado/project.ip_user_files/sim_scripts -ip_user_files_dir /home/INTRA/chakal/workspace/project/vivado/project.ip_user_files -ipstatic_source_dir /home/INTRA/chakal/workspace/project/vivado/project.ip_user_files/ipstatic -force -quiet
delete_bd_objs [get_bd_nets zed_audio_0_sample_clk_48k]
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
export_ip_user_files -of_objects [get_ips  project_ECHO_MODULE_0_0] -no_script -reset -quiet
upgrade_ip -vlnv xilinx.com:user:ECHO_MODULE:1.0 [get_ips  project_ECHO_MODULE_0_0] -log ip_upgrade.log
generate_target all [get_files  /home/INTRA/chakal/workspace/project/vivado/project.srcs/sources_1/bd/project/project.bd]
export_ip_user_files -of_objects [get_files /home/INTRA/chakal/workspace/project/vivado/project.srcs/sources_1/bd/project/project.bd] -no_script -force -quiet
export_simulation -of_objects [get_files /home/INTRA/chakal/workspace/project/vivado/project.srcs/sources_1/bd/project/project.bd] -directory /home/INTRA/chakal/workspace/project/vivado/project.ip_user_files/sim_scripts -ip_user_files_dir /home/INTRA/chakal/workspace/project/vivado/project.ip_user_files -ipstatic_source_dir /home/INTRA/chakal/workspace/project/vivado/project.ip_user_files/ipstatic -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
file copy -force /home/INTRA/chakal/workspace/project/vivado/project.runs/impl_1/project_wrapper.sysdef /home/INTRA/chakal/workspace/project/vivado/project.sdk/project_wrapper.hdf

file copy -force /home/INTRA/chakal/workspace/project/vivado/project.runs/impl_1/project_wrapper.sysdef /home/INTRA/chakal/workspace/project/vivado/project.sdk/project_wrapper.hdf

launch_sdk -workspace /home/INTRA/chakal/workspace/project/vivado/project.sdk -hwspec /home/INTRA/chakal/workspace/project/vivado/project.sdk/project_wrapper.hdf
ipx::edit_ip_in_project -upgrade true -name ECHO_MODULE_v1_0_project -directory /home/INTRA/chakal/workspace/project/vivado/project.tmp/ECHO_MODULE_v1_0_project /home/INTRA/chakal/workspace/project/ip_repo/ECHO_MODULE_1.0/component.xml
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
ipx::merge_project_changes hdl_parameters [ipx::current_core]
set_property core_revision 4 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path /home/INTRA/chakal/workspace/project/ip_repo/ECHO_MODULE_1.0
report_ip_status -name ip_status 
export_ip_user_files -of_objects [get_ips  project_ECHO_MODULE_0_0] -no_script -reset -quiet
upgrade_ip -vlnv xilinx.com:user:ECHO_MODULE:1.0 [get_ips  project_ECHO_MODULE_0_0] -log ip_upgrade.log
generate_target all [get_files  /home/INTRA/chakal/workspace/project/vivado/project.srcs/sources_1/bd/project/project.bd]
export_ip_user_files -of_objects [get_files /home/INTRA/chakal/workspace/project/vivado/project.srcs/sources_1/bd/project/project.bd] -no_script -force -quiet
export_simulation -of_objects [get_files /home/INTRA/chakal/workspace/project/vivado/project.srcs/sources_1/bd/project/project.bd] -directory /home/INTRA/chakal/workspace/project/vivado/project.ip_user_files/sim_scripts -ip_user_files_dir /home/INTRA/chakal/workspace/project/vivado/project.ip_user_files -ipstatic_source_dir /home/INTRA/chakal/workspace/project/vivado/project.ip_user_files/ipstatic -force -quiet
connect_bd_net [get_bd_pins ECHO_MODULE_0/sample_clk] [get_bd_pins zed_audio_0/sample_clk_48k]
report_ip_status -name ip_status 
save_bd_design
startgroup
set_property -dict [list CONFIG.Write_Depth_A {16384} CONFIG.Reset_Memory_Latch_B {true}] [get_bd_cells blk_mem_gen_1]
endgroup
startgroup
set_property -dict [list CONFIG.Write_Depth_A {16384}] [get_bd_cells blk_mem_gen_0]
endgroup
ipx::edit_ip_in_project -upgrade true -name ECHO_MODULE_v1_0_project -directory /home/INTRA/chakal/workspace/project/vivado/project.tmp/ECHO_MODULE_v1_0_project /home/INTRA/chakal/workspace/project/ip_repo/ECHO_MODULE_1.0/component.xml
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
ipx::merge_project_changes hdl_parameters [ipx::current_core]
set_property core_revision 5 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path /home/INTRA/chakal/workspace/project/ip_repo/ECHO_MODULE_1.0
report_ip_status -name ip_status 
export_ip_user_files -of_objects [get_ips  project_ECHO_MODULE_0_0] -no_script -reset -quiet
upgrade_ip -vlnv xilinx.com:user:ECHO_MODULE:1.0 [get_ips  project_ECHO_MODULE_0_0] -log ip_upgrade.log
generate_target all [get_files  /home/INTRA/chakal/workspace/project/vivado/project.srcs/sources_1/bd/project/project.bd]
export_ip_user_files -of_objects [get_files /home/INTRA/chakal/workspace/project/vivado/project.srcs/sources_1/bd/project/project.bd] -no_script -force -quiet
export_simulation -of_objects [get_files /home/INTRA/chakal/workspace/project/vivado/project.srcs/sources_1/bd/project/project.bd] -directory /home/INTRA/chakal/workspace/project/vivado/project.ip_user_files/sim_scripts -ip_user_files_dir /home/INTRA/chakal/workspace/project/vivado/project.ip_user_files -ipstatic_source_dir /home/INTRA/chakal/workspace/project/vivado/project.ip_user_files/ipstatic -force -quiet
report_ip_status -name ip_status 
report_ip_status -name ip_status 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
file copy -force /home/INTRA/chakal/workspace/project/vivado/project.runs/impl_1/project_wrapper.sysdef /home/INTRA/chakal/workspace/project/vivado/project.sdk/project_wrapper.hdf

launch_sdk -workspace /home/INTRA/chakal/workspace/project/vivado/project.sdk -hwspec /home/INTRA/chakal/workspace/project/vivado/project.sdk/project_wrapper.hdf
