$date
	Thu Nov  7 12:59:41 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_branchCtrl $end
$var wire 1 ! bSel_tb $end
$var reg 3 " bCtrl_tb [2:0] $end
$var reg 32 # r1_tb [31:0] $end
$var reg 32 $ r2_tb [31:0] $end
$scope module dut $end
$var wire 3 % bCtrl [2:0] $end
$var wire 32 & condinv [31:0] $end
$var wire 32 ' r1 [31:0] $end
$var wire 32 ( r2 [31:0] $end
$var wire 33 ) sum [32:0] $end
$var wire 1 * is_sum_zero $end
$var wire 1 + LTU $end
$var wire 1 , LT $end
$var reg 1 ! bSel $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0,
0+
1*
b0 )
b11110000000000000000000000000000 (
b11110000000000000000000000000000 '
b1111111111111111111111111111 &
b0 %
b11110000000000000000000000000000 $
b11110000000000000000000000000000 #
b0 "
1!
$end
#1
0!
b1 "
b1 %
#2
b10 "
b10 %
#3
1!
1,
1+
0*
b111111111111111111111111111111111 )
b1111111111111111111111111110 &
b11110000000000000000000000000001 $
b11110000000000000000000000000001 (
#4
1!
b11 "
b11 %
#5
0!
b111 "
b111 %
#6
b100 "
b100 %
#7
b111110000000000000000000000000001 )
b0 &
b11111111111111111111111111111111 $
b11111111111111111111111111111111 (
#8
b101 "
b101 %
#9
