Selecting top level module clock_edge
@N:"C:\prj\Example-4-2\clock_edge.v":1:7:1:16|Synthesizing module clock_edge

