{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1696009996981 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1696009996999 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 29 13:53:16 2023 " "Processing started: Fri Sep 29 13:53:16 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1696009996999 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696009996999 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FPGAProject1 -c FPGAProject1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off FPGAProject1 -c FPGAProject1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696009996999 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1696009997416 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1696009997416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel.v 1 1 " "Found 1 design units, including 1 entities, in source file toplevel.v" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "TopLevel.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/TopLevel.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696010004339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696010004339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "integrator.sv 4 4 " "Found 4 design units, including 4 entities, in source file integrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MainIntegrator " "Found entity 1: MainIntegrator" {  } { { "Integrator.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/Integrator.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696010004339 ""} { "Info" "ISGN_ENTITY_NAME" "2 integrator " "Found entity 2: integrator" {  } { { "Integrator.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/Integrator.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696010004339 ""} { "Info" "ISGN_ENTITY_NAME" "3 signed_mult " "Found entity 3: signed_mult" {  } { { "Integrator.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/Integrator.sv" 110 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696010004339 ""} { "Info" "ISGN_ENTITY_NAME" "4 EnReg " "Found entity 4: EnReg" {  } { { "Integrator.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/Integrator.sv" 126 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696010004339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696010004339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_computer.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_computer.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_Computer " "Found entity 1: DE1_SoC_Computer" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/DE1_SoC_Computer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696010004355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696010004355 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "AnalogClock TopLevel.v(24) " "Verilog HDL Implicit Net warning at TopLevel.v(24): created implicit net for \"AnalogClock\"" {  } { { "TopLevel.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/TopLevel.v" 24 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696010004355 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE1_SoC_Computer " "Elaborating entity \"DE1_SoC_Computer\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1696010004370 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR DE1_SoC_Computer.v(243) " "Output port \"LEDR\" at DE1_SoC_Computer.v(243) has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/DE1_SoC_Computer.v" 243 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1696010004386 "|DE1_SoC_Computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_DIN DE1_SoC_Computer.v(194) " "Output port \"ADC_DIN\" at DE1_SoC_Computer.v(194) has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/DE1_SoC_Computer.v" 194 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1696010004386 "|DE1_SoC_Computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_SCLK DE1_SoC_Computer.v(196) " "Output port \"ADC_SCLK\" at DE1_SoC_Computer.v(196) has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/DE1_SoC_Computer.v" 196 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1696010004386 "|DE1_SoC_Computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_DACDAT DE1_SoC_Computer.v(202) " "Output port \"AUD_DACDAT\" at DE1_SoC_Computer.v(202) has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/DE1_SoC_Computer.v" 202 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1696010004386 "|DE1_SoC_Computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_XCK DE1_SoC_Computer.v(204) " "Output port \"AUD_XCK\" at DE1_SoC_Computer.v(204) has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/DE1_SoC_Computer.v" 204 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1696010004386 "|DE1_SoC_Computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "IRDA_TXD DE1_SoC_Computer.v(237) " "Output port \"IRDA_TXD\" at DE1_SoC_Computer.v(237) has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/DE1_SoC_Computer.v" 237 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1696010004386 "|DE1_SoC_Computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TD_RESET_N DE1_SoC_Computer.v(259) " "Output port \"TD_RESET_N\" at DE1_SoC_Computer.v(259) has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/DE1_SoC_Computer.v" 259 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1696010004386 "|DE1_SoC_Computer"}
{ "Error" "ESGN_ENTITY_IS_MISSING" "Digit0 HexDigit " "Node instance \"Digit0\" instantiates undefined entity \"HexDigit\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "DE1_SoC_Computer.v" "Digit0" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/DE1_SoC_Computer.v" 368 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1696010004455 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "Digit1 HexDigit " "Node instance \"Digit1\" instantiates undefined entity \"HexDigit\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "DE1_SoC_Computer.v" "Digit1" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/DE1_SoC_Computer.v" 369 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1696010004455 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "Digit2 HexDigit " "Node instance \"Digit2\" instantiates undefined entity \"HexDigit\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "DE1_SoC_Computer.v" "Digit2" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/DE1_SoC_Computer.v" 370 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1696010004455 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "Digit3 HexDigit " "Node instance \"Digit3\" instantiates undefined entity \"HexDigit\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "DE1_SoC_Computer.v" "Digit3" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/DE1_SoC_Computer.v" 371 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1696010004455 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "The_System Computer_System " "Node instance \"The_System\" instantiates undefined entity \"Computer_System\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "DE1_SoC_Computer.v" "The_System" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/DE1_SoC_Computer.v" 517 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1696010004455 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 5 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 5 errors, 9 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4770 " "Peak virtual memory: 4770 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1696010004502 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Sep 29 13:53:24 2023 " "Processing ended: Fri Sep 29 13:53:24 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1696010004502 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1696010004502 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1696010004502 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1696010004502 ""}
