/*
 * Autogenerated file
 *
 * SPDX-License-Identifier: Apache 2.0
 */

#include "at32_iomap.h"
#include "at32f403a_407-iomap.h"

/* ADC1_IN0 */
#define ADC1_IN0_PA0        AT32_PIN_MUX('A', 0, ANALOG, NORMP)

/* ADC1_IN1 */
#define ADC1_IN1_PA1        AT32_PIN_MUX('A', 1, ANALOG, NORMP)

/* ADC1_IN2 */
#define ADC1_IN2_PA2        AT32_PIN_MUX('A', 2, ANALOG, NORMP)

/* ADC1_IN3 */
#define ADC1_IN3_PA3        AT32_PIN_MUX('A', 3, ANALOG, NORMP)

/* ADC1_IN4 */
#define ADC1_IN4_PA4        AT32_PIN_MUX('A', 4, ANALOG, NORMP)

/* ADC1_IN5 */
#define ADC1_IN5_PA5        AT32_PIN_MUX('A', 5, ANALOG, NORMP)

/* ADC1_IN6 */
#define ADC1_IN6_PA6        AT32_PIN_MUX('A', 6, ANALOG, NORMP)

/* ADC1_IN7 */
#define ADC1_IN7_PA7        AT32_PIN_MUX('A', 7, ANALOG, NORMP)

/* ADC12_IN8 */
#define ADC1_IN8_PB0        AT32_PIN_MUX('B', 0, ANALOG, NORMP)

/* ADC1_IN9 */
#define ADC1_IN9_PB1        AT32_PIN_MUX('B', 1, ANALOG, NORMP)
	
/* ADC1_IN10 */
#define ADC1_IN10_PC0       AT32_PIN_MUX('C', 0, ANALOG, NORMP)
	
/* ADC1_IN11 */
#define ADC1_IN11_PC1       AT32_PIN_MUX('C', 1, ANALOG, NORMP)

/* ADC1_IN12 */
#define ADC1_IN12_PC2       AT32_PIN_MUX('C', 2, ANALOG, NORMP)

/* ADC1_IN13 */
#define ADC1_IN13_PC3       AT32_PIN_MUX('C', 3, ANALOG, NORMP)

/* ADC1_IN14 */
#define ADC1_IN14_PC4       AT32_PIN_MUX('C', 4, ANALOG, NORMP)

/* ADC1_IN15 */
#define ADC1_IN15_PC5       AT32_PIN_MUX('C', 5, ANALOG, NORMP)

/* ANALOG */
#define ANALOG_PA0          AT32_PIN_MUX('A', 0, ANALOG, NORMP)
#define ANALOG_PA1          AT32_PIN_MUX('A', 1, ANALOG, NORMP)
#define ANALOG_PA10         AT32_PIN_MUX('A', 10, ANALOG, NORMP)
#define ANALOG_PA11         AT32_PIN_MUX('A', 11, ANALOG, NORMP)
#define ANALOG_PA12         AT32_PIN_MUX('A', 12, ANALOG, NORMP)
#define ANALOG_PA13         AT32_PIN_MUX('A', 13, ANALOG, NORMP)
#define ANALOG_PA14         AT32_PIN_MUX('A', 14, ANALOG, NORMP)
#define ANALOG_PA15         AT32_PIN_MUX('A', 15, ANALOG, NORMP)
#define ANALOG_PA2          AT32_PIN_MUX('A', 2, ANALOG, NORMP)
#define ANALOG_PA3          AT32_PIN_MUX('A', 3, ANALOG, NORMP)
#define ANALOG_PA4          AT32_PIN_MUX('A', 4, ANALOG, NORMP)
#define ANALOG_PA5          AT32_PIN_MUX('A', 5, ANALOG, NORMP)
#define ANALOG_PA6          AT32_PIN_MUX('A', 6, ANALOG, NORMP)
#define ANALOG_PA7          AT32_PIN_MUX('A', 7, ANALOG, NORMP)
#define ANALOG_PA8          AT32_PIN_MUX('A', 8, ANALOG, NORMP)
#define ANALOG_PA9          AT32_PIN_MUX('A', 9, ANALOG, NORMP)
#define ANALOG_PB0          AT32_PIN_MUX('B', 0, ANALOG, NORMP)
#define ANALOG_PB1          AT32_PIN_MUX('B', 1, ANALOG, NORMP)
#define ANALOG_PB10         AT32_PIN_MUX('B', 10, ANALOG, NORMP)
#define ANALOG_PB11         AT32_PIN_MUX('B', 11, ANALOG, NORMP)
#define ANALOG_PB12         AT32_PIN_MUX('B', 12, ANALOG, NORMP)
#define ANALOG_PB13         AT32_PIN_MUX('B', 13, ANALOG, NORMP)
#define ANALOG_PB14         AT32_PIN_MUX('B', 14, ANALOG, NORMP)
#define ANALOG_PB15         AT32_PIN_MUX('B', 15, ANALOG, NORMP)
#define ANALOG_PB2          AT32_PIN_MUX('B', 2, ANALOG, NORMP)
#define ANALOG_PB3          AT32_PIN_MUX('B', 3, ANALOG, NORMP)
#define ANALOG_PB4          AT32_PIN_MUX('B', 4, ANALOG, NORMP)
#define ANALOG_PB5          AT32_PIN_MUX('B', 5, ANALOG, NORMP)
#define ANALOG_PB6          AT32_PIN_MUX('B', 6, ANALOG, NORMP)
#define ANALOG_PB7          AT32_PIN_MUX('B', 7, ANALOG, NORMP)
#define ANALOG_PB8          AT32_PIN_MUX('B', 8, ANALOG, NORMP)
#define ANALOG_PB9          AT32_PIN_MUX('B', 9, ANALOG, NORMP)	
#define ANALOG_PC0          AT32_PIN_MUX('C', 0, ANALOG, NORMP)
#define ANALOG_PC1          AT32_PIN_MUX('C', 1, ANALOG, NORMP)
#define ANALOG_PC10         AT32_PIN_MUX('C', 10, ANALOG, NORMP)
#define ANALOG_PC11         AT32_PIN_MUX('C', 11, ANALOG, NORMP)
#define ANALOG_PC12         AT32_PIN_MUX('C', 12, ANALOG, NORMP)
#define ANALOG_PC13         AT32_PIN_MUX('C', 13, ANALOG, NORMP)
#define ANALOG_PC14         AT32_PIN_MUX('C', 14, ANALOG, NORMP)
#define ANALOG_PC15         AT32_PIN_MUX('C', 15, ANALOG, NORMP)
#define ANALOG_PC2          AT32_PIN_MUX('C', 2, ANALOG, NORMP)
#define ANALOG_PC3          AT32_PIN_MUX('C', 3, ANALOG, NORMP)
#define ANALOG_PC4          AT32_PIN_MUX('C', 4, ANALOG, NORMP)
#define ANALOG_PC5          AT32_PIN_MUX('C', 5, ANALOG, NORMP)
#define ANALOG_PC6          AT32_PIN_MUX('C', 6, ANALOG, NORMP)
#define ANALOG_PC7          AT32_PIN_MUX('C', 7, ANALOG, NORMP)
#define ANALOG_PC8          AT32_PIN_MUX('C', 8, ANALOG, NORMP)
#define ANALOG_PC9          AT32_PIN_MUX('C', 9, ANALOG, NORMP)

#define ANALOG_PD0          AT32_PIN_MUX('D', 0, ANALOG, NORMP)
#define ANALOG_PD1          AT32_PIN_MUX('D', 1, ANALOG, NORMP)
#define ANALOG_PD10         AT32_PIN_MUX('D', 10, ANALOG, NORMP)
#define ANALOG_PD11         AT32_PIN_MUX('D', 11, ANALOG, NORMP)
#define ANALOG_PD12         AT32_PIN_MUX('D', 12, ANALOG, NORMP)
#define ANALOG_PD13         AT32_PIN_MUX('D', 13, ANALOG, NORMP)
#define ANALOG_PD14         AT32_PIN_MUX('D', 14, ANALOG, NORMP)
#define ANALOG_PD15         AT32_PIN_MUX('D', 15, ANALOG, NORMP)
#define ANALOG_PD2          AT32_PIN_MUX('D', 2, ANALOG, NORMP)
#define ANALOG_PD3          AT32_PIN_MUX('D', 3, ANALOG, NORMP)
#define ANALOG_PD4          AT32_PIN_MUX('D', 4, ANALOG, NORMP)
#define ANALOG_PD5          AT32_PIN_MUX('D', 5, ANALOG, NORMP)
#define ANALOG_PD6          AT32_PIN_MUX('D', 6, ANALOG, NORMP)
#define ANALOG_PD7          AT32_PIN_MUX('D', 7, ANALOG, NORMP)
#define ANALOG_PD8          AT32_PIN_MUX('D', 8, ANALOG, NORMP)
#define ANALOG_PD9          AT32_PIN_MUX('D', 9, ANALOG, NORMP)

#define ANALOG_PE0          AT32_PIN_MUX('E', 0, ANALOG, NORMP)
#define ANALOG_PE1          AT32_PIN_MUX('E', 1, ANALOG, NORMP)
#define ANALOG_PE10         AT32_PIN_MUX('E', 10, ANALOG, NORMP)
#define ANALOG_PE11         AT32_PIN_MUX('E', 11, ANALOG, NORMP)
#define ANALOG_PE12         AT32_PIN_MUX('E', 12, ANALOG, NORMP)
#define ANALOG_PE13         AT32_PIN_MUX('E', 13, ANALOG, NORMP)
#define ANALOG_PE14         AT32_PIN_MUX('E', 14, ANALOG, NORMP)
#define ANALOG_PE15         AT32_PIN_MUX('E', 15, ANALOG, NORMP)
#define ANALOG_PE2          AT32_PIN_MUX('E', 2, ANALOG, NORMP)
#define ANALOG_PE3          AT32_PIN_MUX('E', 3, ANALOG, NORMP)
#define ANALOG_PE4          AT32_PIN_MUX('E', 4, ANALOG, NORMP)
#define ANALOG_PE5          AT32_PIN_MUX('E', 5, ANALOG, NORMP)
#define ANALOG_PE6          AT32_PIN_MUX('E', 6, ANALOG, NORMP)
#define ANALOG_PE7          AT32_PIN_MUX('E', 7, ANALOG, NORMP)
#define ANALOG_PE8          AT32_PIN_MUX('E', 8, ANALOG, NORMP)
#define ANALOG_PE9          AT32_PIN_MUX('E', 9, ANALOG, NORMP)

/* CAN1 */
#define CAN1_RX_PA11        AT32_PIN_MUX('A', 11, GPIO_IN, CAN1_NORMP)
#define CAN1_TX_PA12        AT32_PIN_MUX('A', 12, ALTERNATE, CAN1_NORMP)

#define CAN1_RX_PB8         AT32_PIN_MUX('B', 8, GPIO_IN, CAN1_RMP2)
#define CAN1_TX_PB9         AT32_PIN_MUX('B', 9, ALTERNATE, CAN1_RMP2)

#define CAN1_RX_PD0         AT32_PIN_MUX('D', 0, GPIO_IN, CAN1_RMP3)
#define CAN1_TX_PD1         AT32_PIN_MUX('D', 1, ALTERNATE, CAN1_RMP3)

/* CAN2 */
#define CAN2_RX_PB12        AT32_PIN_MUX('B', 12, GPIO_IN, CAN2_NORMP)
#define CAN2_TX_PB13        AT32_PIN_MUX('B', 13, ALTERNATE, CAN2_NORMP)

#define CAN2_RX_PB5         AT32_PIN_MUX('B', 5, GPIO_IN, CAN2_RMP1)
#define CAN2_TX_PB6         AT32_PIN_MUX('B', 6, ALTERNATE, CAN2_RMP1)

/* USART1 */
#define USART1_CK_PA8       AT32_PIN_MUX('A', 8, ALTERNATE, NORMP)
#define USART1_CTS_PA11     AT32_PIN_MUX('A', 11, GPIO_IN, NORMP)
#define USART1_RTS_DE_PA12  AT32_PIN_MUX('A', 12, ALTERNATE, NORMP)

#define USART1_TX_PA9       AT32_PIN_MUX('A', 9, ALTERNATE, USART1_NORMP)
#define USART1_RX_PA10      AT32_PIN_MUX('A', 10, GPIO_IN, USART1_NORMP)

#define USART1_TX_PB6       AT32_PIN_MUX('B', 6, ALTERNATE, USART1_RMP1)
#define USART1_RX_PB7       AT32_PIN_MUX('B', 7, GPIO_IN, USART1_RMP1)

/* USART2 */
#define USART2_CK_PA4       AT32_PIN_MUX('A', 4, ALTERNATE, USART2_NORMP)
#define USART2_CTS_PA0      AT32_PIN_MUX('A', 0, GPIO_IN, USART2_NORMP)
#define USART2_RTS_DE_PA1   AT32_PIN_MUX('A', 1, ALTERNATE, USART2_NORMP)
#define USART2_TX_PA2       AT32_PIN_MUX('A', 2, ALTERNATE, USART2_NORMP)
#define USART2_RX_PA3       AT32_PIN_MUX('A', 3, GPIO_IN, USART2_NORMP)

#define USART2_CK_PD7       AT32_PIN_MUX('D', 7, ALTERNATE, USART2_RMP1)
#define USART2_CTS_PD3      AT32_PIN_MUX('D', 3, GPIO_IN, USART2_RMP1)
#define USART2_RTS_DE_PD4   AT32_PIN_MUX('D', 4, ALTERNATE, USART2_RMP1)
#define USART2_TX_PD5       AT32_PIN_MUX('D', 5, ALTERNATE, USART2_RMP1)
#define USART2_RX_PD6       AT32_PIN_MUX('D', 6, GPIO_IN, USART2_RMP1)

/* USART3 */
#define USART3_CK_PB12      AT32_PIN_MUX('B', 12, ALTERNATE, USART3_NORMP)
#define USART3_CTS_PB13     AT32_PIN_MUX('B', 13, GPIO_IN, NORMP)
#define USART3_RTS_DE_PB14  AT32_PIN_MUX('B', 14, ALTERNATE, NORMP)
#define USART3_TX_PB10      AT32_PIN_MUX('B', 10, ALTERNATE, USART3_NORMP)
#define USART3_RX_PB11      AT32_PIN_MUX('B', 11, GPIO_IN, USART3_NORMP)

#define USART3_CK_PC12      AT32_PIN_MUX('C', 12, ALTERNATE, USART3_RMP1)
#define USART3_TX_PC10      AT32_PIN_MUX('C', 10, ALTERNATE, USART3_RMP1)
#define USART3_RX_PC11      AT32_PIN_MUX('C', 11, GPIO_IN, USART3_RMP1)

#define USART3_CK_PD10      AT32_PIN_MUX('D', 10, ALTERNATE, USART3_RMP3)
#define USART3_CTS_PD11     AT32_PIN_MUX('D', 11, GPIO_IN, USART3_RMP3)
#define USART3_RTS_DE_PD12  AT32_PIN_MUX('D', 12, ALTERNATE, USART3_RMP3)
#define USART3_TX_PD8       AT32_PIN_MUX('D', 8, ALTERNATE, USART3_RMP3)
#define USART3_RX_PD9       AT32_PIN_MUX('D', 9, GPIO_IN, USART3_RMP3)

/* USART4 */
#define UART4_TX_PC10       AT32_PIN_MUX('C', 10, ALTERNATE, UART4_NORMP)
#define UART4_RX_PC11       AT32_PIN_MUX('C', 11, GPIO_IN, UART4_NORMP)

#define UART4_TX_PA0        AT32_PIN_MUX('A', 0, ALTERNATE, UART4_RMP2)
#define UART4_RX_PA1        AT32_PIN_MUX('A', 1, GPIO_IN, UART4_RMP2)

/* UART5 */
#define UART5_TX_PC12       AT32_PIN_MUX('C', 12, ALTERNATE, UART5_NORMP)
#define UART5_RX_PD2        AT32_PIN_MUX('D', 2, GPIO_IN, UART5_NORMP)

#define UART5_TX_PB9        AT32_PIN_MUX('B', 9, ALTERNATE, UART5_RMP1)
#define UART5_RX_PB8        AT32_PIN_MUX('B', 8, GPIO_IN, UART5_RMP1)

/* UART6 */
#define UART6_TX_PC6        AT32_PIN_MUX('C', 6, ALTERNATE, UART6_NORMP)
#define UART6_RX_PC7        AT32_PIN_MUX('C', 7, GPIO_IN, UART6_NORMP)

#define UART6_TX_PA4        AT32_PIN_MUX('A', 4, ALTERNATE, UART6_RMP1)
#define UART6_RX_PA5        AT32_PIN_MUX('A', 5, GPIO_IN, UART6_RMP1)

/* UART7 */
#define UART7_TX_PE8        AT32_PIN_MUX('E', 8, ALTERNATE, UART7_NORMP)
#define UART7_RX_PE7        AT32_PIN_MUX('E', 7, GPIO_IN, UART7_NORMP)

#define UART7_TX_PB4        AT32_PIN_MUX('B', 4, ALTERNATE, UART7_RMP1)
#define UART7_RX_PB3        AT32_PIN_MUX('B', 3, GPIO_IN, UART7_RMP1)

/* UART8 */
#define UART8_TX_PE1        AT32_PIN_MUX('E', 1, ALTERNATE, UART8_NORMP)
#define UART8_RX_PE0        AT32_PIN_MUX('E', 0, GPIO_IN, UART8_NORMP)

#define UART8_TX_PC2        AT32_PIN_MUX('C', 2, ALTERNATE, UART8_RMP1)
#define UART8_RX_PC3        AT32_PIN_MUX('C', 3, GPIO_IN, UART8_RMP1)

/* SPI1 */
#define SPI1_CS_PA4_MASTER_NORMP  AT32_PIN_MUX('A', 4, ALTERNATE, SPI1_NORMP)
#define SPI1_CS_PA4_SLAVE_NORMP   AT32_PIN_MUX('A', 4, GPIO_IN, SPI1_NORMP)
#define SPI1_SCK_PA5_MASTER_NORMP AT32_PIN_MUX('A', 5, ALTERNATE, SPI1_NORMP)
#define SPI1_SCK_PA5_SLAVE_NORMP  AT32_PIN_MUX('A', 5, GPIO_IN, SPI1_NORMP)
#define SPI1_MISO_PA6_MASTER_NORMP AT32_PIN_MUX('A', 6, GPIO_IN, SPI1_NORMP)
#define SPI1_MISO_PA6_SLAVE_NORMP  AT32_PIN_MUX('A', 6, ALTERNATE, SPI1_NORMP)
#define SPI1_MOSI_PA7_MASTER_NORMP AT32_PIN_MUX('A', 7, ALTERNATE, SPI1_NORMP)
#define SPI1_MOSI_PA7_SLAVE_NORMP  AT32_PIN_MUX('A', 7, GPIO_IN, SPI1_NORMP)
#define SPI1_MCK_PB0_MASTER_NORMP  AT32_PIN_MUX('B', 0, ALTERNATE, SPI1_NORMP)
#define SPI1_MCK_PB0_SLAVE_NORMP   AT32_PIN_MUX('B', 0, GPIO_IN, SPI1_NORMP)

#define SPI1_CS_PA15_MASTER_RMP1  AT32_PIN_MUX('A', 15, ALTERNATE, SPI1_RMP1)
#define SPI1_CS_PA15_SLAVE_RMP1   AT32_PIN_MUX('A', 15, GPIO_IN, SPI1_RMP1)
#define SPI1_SCK_PB3_MASTER_RMP1 AT32_PIN_MUX('B', 3, ALTERNATE, SPI1_RMP1)
#define SPI1_SCK_PB3_SLAVE_RMP1  AT32_PIN_MUX('B', 3, GPIO_IN, SPI1_RMP1)
#define SPI1_MISO_PB4_MASTER_RMP1 AT32_PIN_MUX('B', 4, GPIO_IN, SPI1_RMP1)
#define SPI1_MISO_PB4_SLAVE_RMP1  AT32_PIN_MUX('B', 4, ALTERNATE, SPI1_RMP1)
#define SPI1_MOSI_PB5_MASTER_RMP1 AT32_PIN_MUX('B', 5, ALTERNATE, SPI1_RMP1)
#define SPI1_MOSI_PB5_SLAVE_RMP1  AT32_PIN_MUX('B', 5, GPIO_IN, SPI1_RMP1)
#define SPI1_MCK_PB0_MASTER_RMP1  AT32_PIN_MUX('B', 0, ALTERNATE, SPI1_RMP1)
#define SPI1_MCK_PB0_SLAVE_RMP1   AT32_PIN_MUX('B', 0, GPIO_IN, SPI1_RMP1)

#define SPI1_CS_PA4_MASTER_RMP2  AT32_PIN_MUX('A', 4, ALTERNATE, SPI1_RMP2)
#define SPI1_CS_PA4_SLAVE_RMP2   AT32_PIN_MUX('A', 4, GPIO_IN, SPI1_RMP2)
#define SPI1_SCK_PA5_MASTER_RMP2 AT32_PIN_MUX('A', 5, ALTERNATE, SPI1_RMP2)
#define SPI1_SCK_PA5_SLAVE_RMP2  AT32_PIN_MUX('A', 5, GPIO_IN, SPI1_RMP2)
#define SPI1_MISO_PA6_MASTER_RMP2 AT32_PIN_MUX('A', 6, GPIO_IN, SPI1_RMP2)
#define SPI1_MISO_PA6_SLAVE_RMP2  AT32_PIN_MUX('A', 6, ALTERNATE, SPI1_RMP2)
#define SPI1_MOSI_PA7_MASTER_RMP2 AT32_PIN_MUX('A', 7, ALTERNATE, SPI1_RMP2)
#define SPI1_MOSI_PA7_SLAVE_RMP2  AT32_PIN_MUX('A', 7, GPIO_IN, SPI1_RMP2)
#define SPI1_MCK_PB6_MASTER_RMP2  AT32_PIN_MUX('B', 6, ALTERNATE, SPI1_RMP2)
#define SPI1_MCK_PB6_SLAVE_RMP2   AT32_PIN_MUX('B', 6, GPIO_IN, SPI1_RMP2)

#define SPI1_CS_PA15_MASTER_RMP3  AT32_PIN_MUX('A', 15, ALTERNATE, SPI1_RMP3)
#define SPI1_CS_PA15_SLAVE_RMP3   AT32_PIN_MUX('A', 15, GPIO_IN, SPI1_RMP3)
#define SPI1_SCK_PB3_MASTER_RMP3 AT32_PIN_MUX('B', 3, ALTERNATE, SPI1_RMP3)
#define SPI1_SCK_PB3_SLAVE_RMP3  AT32_PIN_MUX('B', 3, GPIO_IN, SPI1_RMP3)
#define SPI1_MISO_PB4_MASTER_RMP3 AT32_PIN_MUX('B', 4, GPIO_IN, SPI1_RMP3)
#define SPI1_MISO_PB4_SLAVE_RMP3  AT32_PIN_MUX('B', 4, ALTERNATE, SPI1_RMP3)
#define SPI1_MOSI_PB5_MASTER_RMP3 AT32_PIN_MUX('B', 5, ALTERNATE, SPI1_RMP3)
#define SPI1_MOSI_PB5_SLAVE_RMP3  AT32_PIN_MUX('B', 5, GPIO_IN, SPI1_RMP3)
#define SPI1_MCK_PB6_MASTER_RMP3  AT32_PIN_MUX('B', 6, ALTERNATE, SPI1_RMP3)
#define SPI1_MCK_PB6_SLAVE_RMP3   AT32_PIN_MUX('B', 6, GPIO_IN, SPI1_RMP3)

/* SPI2 */
#define SPI2_CS_PB12_MASTER_NORMP  AT32_PIN_MUX('B', 12, ALTERNATE, SPI2_NORMP)
#define SPI2_CS_PB12_SLAVE_NORMP   AT32_PIN_MUX('B', 12, GPIO_IN, SPI2_NORMP)
#define SPI2_SCK_PB13_MASTER_NORMP AT32_PIN_MUX('B', 13, ALTERNATE, SPI2_NORMP)
#define SPI2_SCK_PB13_SLAVE_NORMP  AT32_PIN_MUX('B', 13, GPIO_IN, SPI2_NORMP)
#define SPI2_MISO_PB14_MASTER_NORMP AT32_PIN_MUX('B', 14, GPIO_IN, SPI2_NORMP)
#define SPI2_MISO_PB14_SLAVE_NORMP  AT32_PIN_MUX('B', 14, ALTERNATE, SPI2_NORMP)
#define SPI2_MOSI_PB15_MASTER_NORMP AT32_PIN_MUX('B', 15, ALTERNATE, SPI2_NORMP)
#define SPI2_MOSI_PB15_SLAVE_NORMP  AT32_PIN_MUX('B', 15, GPIO_IN, SPI2_NORMP)
#define SPI2_MCK_PC6_MASTER_NORMP  AT32_PIN_MUX('C', 6, ALTERNATE, SPI2_NORMP)
#define SPI2_MCK_PC6_SLAVE_NORMP   AT32_PIN_MUX('C', 6, GPIO_IN, SPI2_NORMP)

#define SPI2_CS_PB12_MASTER_RMP1  AT32_PIN_MUX('B', 12, ALTERNATE, SPI2_RMP1)
#define SPI2_CS_PB12_SLAVE_RMP1   AT32_PIN_MUX('B', 12, GPIO_IN, SPI2_RMP1)
#define SPI2_SCK_PB13_MASTER_RMP1 AT32_PIN_MUX('B', 13, ALTERNATE, SPI2_RMP1)
#define SPI2_SCK_PB13_SLAVE_RMP1  AT32_PIN_MUX('B', 13, GPIO_IN, SPI2_RMP1)
#define SPI2_MISO_PB14_MASTER_RMP1 AT32_PIN_MUX('B', 14, GPIO_IN, SPI2_RMP1)
#define SPI2_MISO_PB14_SLAVE_RMP1  AT32_PIN_MUX('B', 14, ALTERNATE, SPI2_RMP1)
#define SPI2_MOSI_PB15_MASTER_RMP1 AT32_PIN_MUX('B', 15, ALTERNATE, SPI2_RMP1)
#define SPI2_MOSI_PB15_SLAVE_RMP1  AT32_PIN_MUX('B', 15, GPIO_IN, SPI2_RMP1)
#define SPI2_MCK_PC6_MASTER_RMP1  AT32_PIN_MUX('A', 3, ALTERNATE, SPI2_RMP1)
#define SPI2_MCK_PC6_SLAVE_RMP1   AT32_PIN_MUX('A', 3, GPIO_IN, SPI2_RMP1)

#define SPI2_CS_PB12_MASTER_RMP2  AT32_PIN_MUX('B', 12, ALTERNATE, SPI2_RMP2)
#define SPI2_CS_PB12_SLAVE_RMP2   AT32_PIN_MUX('B', 12, GPIO_IN, SPI2_RMP2)
#define SPI2_SCK_PB13_MASTER_RMP2 AT32_PIN_MUX('B', 13, ALTERNATE, SPI2_RMP2)
#define SPI2_SCK_PB13_SLAVE_RMP2  AT32_PIN_MUX('B', 13, GPIO_IN, SPI2_RMP2)
#define SPI2_MISO_PB14_MASTER_RMP2 AT32_PIN_MUX('B', 14, GPIO_IN, SPI2_RMP2)
#define SPI2_MISO_PB14_SLAVE_RMP2  AT32_PIN_MUX('B', 14, ALTERNATE, SPI2_RMP2)
#define SPI2_MOSI_PB15_MASTER_RMP2 AT32_PIN_MUX('B', 15, ALTERNATE, SPI2_RMP2)
#define SPI2_MOSI_PB15_SLAVE_RMP2  AT32_PIN_MUX('B', 15, GPIO_IN, SPI2_RMP2)
#define SPI2_MCK_PC6_MASTER_RMP2  AT32_PIN_MUX('A', 6, ALTERNATE, SPI2_RMP2)
#define SPI2_MCK_PC6_SLAVE_RMP2   AT32_PIN_MUX('A', 6, GPIO_IN, SPI2_RMP2)

/* SPI3 */
#define SPI3_CS_PA15_MASTER_NORMP  AT32_PIN_MUX('A', 15, ALTERNATE, SPI3_NORMP)
#define SPI3_CS_PA15_SLAVE_NORMP   AT32_PIN_MUX('A', 15, GPIO_IN, SPI3_NORMP)
#define SPI3_SCK_PB3_MASTER_NORMP AT32_PIN_MUX('B', 3, ALTERNATE, SPI3_NORMP)
#define SPI3_SCK_PB3_SLAVE_NORMP  AT32_PIN_MUX('B', 3, GPIO_IN, SPI3_NORMP)
#define SPI3_MISO_PB4_MASTER_NORMP AT32_PIN_MUX('B', 4, GPIO_IN, SPI3_NORMP)
#define SPI3_MISO_PB4_SLAVE_NORMP  AT32_PIN_MUX('B', 4, ALTERNATE, SPI3_NORMP)
#define SPI3_MOSI_PB5_MASTER_NORMP AT32_PIN_MUX('B', 5, ALTERNATE, SPI3_NORMP)
#define SPI3_MOSI_PB5_SLAVE_NORMP  AT32_PIN_MUX('B', 5, GPIO_IN, SPI3_NORMP)
#define SPI3_MCK_PC7_MASTER_NORMP  AT32_PIN_MUX('C', 7, ALTERNATE, SPI3_NORMP)
#define SPI3_MCK_PC7_SLAVE_NORMP   AT32_PIN_MUX('C', 7, GPIO_IN, SPI3_NORMP)

#define SPI3_CS_PA4_MASTER_RMP1  AT32_PIN_MUX('A', 4, ALTERNATE, SPI3_RMP1)
#define SPI3_CS_PA4_SLAVE_RMP1   AT32_PIN_MUX('A', 4, GPIO_IN, SPI3_RMP1)
#define SPI3_SCK_PC10_MASTER_RMP1 AT32_PIN_MUX('C', 10, ALTERNATE, SPI3_RMP1)
#define SPI3_SCK_PC10_SLAVE_RMP1  AT32_PIN_MUX('C', 10, GPIO_IN, SPI3_RMP1)
#define SPI3_MISO_PC11_MASTER_RMP1 AT32_PIN_MUX('C', 11, GPIO_IN, SPI3_RMP1)
#define SPI3_MISO_PC11_SLAVE_RMP1  AT32_PIN_MUX('C', 11, ALTERNATE, SPI3_RMP1)
#define SPI3_MOSI_PC12_MASTER_RMP1 AT32_PIN_MUX('C', 12, ALTERNATE, SPI3_RMP1)
#define SPI3_MOSI_PC12_SLAVE_RMP1  AT32_PIN_MUX('C', 12, GPIO_IN, SPI3_RMP1)
#define SPI3_MCK_PC7_MASTER_RMP1  AT32_PIN_MUX('C', 7, ALTERNATE, SPI3_RMP1)
#define SPI3_MCK_PC7_SLAVE_RMP1   AT32_PIN_MUX('C', 7, GPIO_IN, SPI3_RMP1)

#define SPI3_CS_PA15_MASTER_RMP2  AT32_PIN_MUX('A', 15, ALTERNATE, SPI3_RMP2)
#define SPI3_CS_PA15_SLAVE_RMP2   AT32_PIN_MUX('A', 15, GPIO_IN, SPI3_RMP2)
#define SPI3_SCK_PB3_MASTER_RMP2 AT32_PIN_MUX('B', 3, ALTERNATE, SPI3_RMP2)
#define SPI3_SCK_PB3_SLAVE_RMP2  AT32_PIN_MUX('B', 3, GPIO_IN, SPI3_RMP2)
#define SPI3_MISO_PB4_MASTER_RMP2 AT32_PIN_MUX('B', 4, GPIO_IN, SPI3_RMP2)
#define SPI3_MISO_PB4_SLAVE_RMP2  AT32_PIN_MUX('B', 4, ALTERNATE, SPI3_RMP2)
#define SPI3_MOSI_PB5_MASTER_RMP2 AT32_PIN_MUX('B', 5, ALTERNATE, SPI3_RMP2)
#define SPI3_MOSI_PB5_SLAVE_RMP2  AT32_PIN_MUX('B', 5, GPIO_IN, SPI3_RMP2)
#define SPI3_MCK_PB10_MASTER_RMP2  AT32_PIN_MUX('B', 10, ALTERNATE, SPI3_RMP2)
#define SPI3_MCK_PB10_SLAVE_RMP2   AT32_PIN_MUX('B', 10, GPIO_IN, SPI3_RMP2)

#define SPI3_CS_PA4_MASTER_RMP3  AT32_PIN_MUX('A', 4, ALTERNATE, SPI3_RMP3)
#define SPI3_CS_PA4_SLAVE_RMP3   AT32_PIN_MUX('A', 4, GPIO_IN, SPI3_RMP3)
#define SPI3_SCK_PC10_MASTER_RMP3 AT32_PIN_MUX('C', 10, ALTERNATE, SPI3_RMP3)
#define SPI3_SCK_PC10_SLAVE_RMP3  AT32_PIN_MUX('C', 10, GPIO_IN, SPI3_RMP3)
#define SPI3_MISO_PC11_MASTER_RMP3 AT32_PIN_MUX('C', 11, GPIO_IN, SPI3_RMP3)
#define SPI3_MISO_PC11_SLAVE_RMP3  AT32_PIN_MUX('C', 11, ALTERNATE, SPI3_RMP3)
#define SPI3_MOSI_PC12_MASTER_RMP3 AT32_PIN_MUX('C', 12, ALTERNATE, SPI3_RMP3)
#define SPI3_MOSI_PC12_SLAVE_RMP3  AT32_PIN_MUX('C', 12, GPIO_IN, SPI3_RMP3)
#define SPI3_MCK_PB10_MASTER_RMP3  AT32_PIN_MUX('B', 10, ALTERNATE, SPI3_RMP3)
#define SPI3_MCK_PB10_SLAVE_RMP3   AT32_PIN_MUX('B', 10, GPIO_IN, SPI3_RMP3)

/* SPI4 */
#define SPI4_CS_PE4_MASTER_NORMP  AT32_PIN_MUX('E', 4, ALTERNATE, SPI4_NORMP)
#define SPI4_CS_PE4_SLAVE_NORMP   AT32_PIN_MUX('E', 4, GPIO_IN, SPI4_NORMP)
#define SPI4_SCK_PE2_MASTER_NORMP AT32_PIN_MUX('E', 2, ALTERNATE, SPI4_NORMP)
#define SPI4_SCK_PE2_SLAVE_NORMP  AT32_PIN_MUX('E', 2, GPIO_IN, SPI4_NORMP)
#define SPI4_MISO_PE5_MASTER_NORMP AT32_PIN_MUX('E', 5, GPIO_IN, SPI4_NORMP)
#define SPI4_MISO_PE5_SLAVE_NORMP  AT32_PIN_MUX('E', 5, ALTERNATE, SPI4_NORMP)
#define SPI4_MOSI_PE6_MASTER_NORMP AT32_PIN_MUX('E', 6, ALTERNATE, SPI4_NORMP)
#define SPI4_MOSI_PE6_SLAVE_NORMP  AT32_PIN_MUX('E', 6, GPIO_IN, SPI4_NORMP)
#define SPI4_MCK_PC8_MASTER_NORMP  AT32_PIN_MUX('C', 8, ALTERNATE, SPI4_NORMP)
#define SPI4_MCK_PC8_SLAVE_NORMP   AT32_PIN_MUX('C', 8, GPIO_IN, SPI4_NORMP)

#define SPI4_CS_PE12_MASTER_RMP1  AT32_PIN_MUX('E', 12, ALTERNATE, SPI4_RMP1)
#define SPI4_CS_PE12_SLAVE_RMP1   AT32_PIN_MUX('E', 12, GPIO_IN, SPI4_RMP1)
#define SPI4_SCK_PE11_MASTER_RMP1 AT32_PIN_MUX('E', 11, ALTERNATE, SPI4_RMP1)
#define SPI4_SCK_PE11_SLAVE_RMP1  AT32_PIN_MUX('E', 11, GPIO_IN, SPI4_RMP1)
#define SPI4_MISO_PE13_MASTER_RMP1 AT32_PIN_MUX('E', 13, GPIO_IN, SPI4_RMP1)
#define SPI4_MISO_PE13_SLAVE_RMP1  AT32_PIN_MUX('E', 13, ALTERNATE, SPI4_RMP1)
#define SPI4_MOSI_PE14_MASTER_RMP1 AT32_PIN_MUX('E', 14, ALTERNATE, SPI4_RMP1)
#define SPI4_MOSI_PE14_SLAVE_RMP1  AT32_PIN_MUX('E', 14, GPIO_IN, SPI4_RMP1)
#define SPI4_MCK_PC8_MASTER_RMP1  AT32_PIN_MUX('C', 8, ALTERNATE, SPI4_RMP1)
#define SPI4_MCK_PC8_SLAVE_RMP1   AT32_PIN_MUX('C', 8, GPIO_IN, SPI4_RMP1)

#define SPI4_CS_PB6_MASTER_RMP2  AT32_PIN_MUX('B', 6, ALTERNATE, SPI4_RMP2)
#define SPI4_CS_PB6_SLAVE_RMP2   AT32_PIN_MUX('B', 6, GPIO_IN, SPI4_RMP2)
#define SPI4_SCK_PB7_MASTER_RMP2 AT32_PIN_MUX('B', 7, ALTERNATE, SPI4_RMP2)
#define SPI4_SCK_PB7_SLAVE_RMP2  AT32_PIN_MUX('B', 7, GPIO_IN, SPI4_RMP2)
#define SPI4_MISO_PB8_MASTER_RMP2 AT32_PIN_MUX('B', 8, GPIO_IN, SPI4_RMP2)
#define SPI4_MISO_PB8_SLAVE_RMP2  AT32_PIN_MUX('B', 8, ALTERNATE, SPI4_RMP2)
#define SPI4_MOSI_PB9_MASTER_RMP2 AT32_PIN_MUX('B', 9, ALTERNATE, SPI4_RMP2)
#define SPI4_MOSI_PB9_SLAVE_RMP2  AT32_PIN_MUX('B', 9, GPIO_IN, SPI4_RMP2)
#define SPI4_MCK_PC8_MASTER_RMP2  AT32_PIN_MUX('C', 8, ALTERNATE, SPI4_RMP2)
#define SPI4_MCK_PC8_SLAVE_RMP2   AT32_PIN_MUX('C', 8, GPIO_IN, SPI4_RMP2)

#define SPI4_CS_PB6_MASTER_RMP3  AT32_PIN_MUX('B', 6, ALTERNATE, SPI4_RMP3)
#define SPI4_CS_PB6_SLAVE_RMP3   AT32_PIN_MUX('B', 6, GPIO_IN, SPI4_RMP3)
#define SPI4_SCK_PB7_MASTER_RMP3 AT32_PIN_MUX('B', 7, ALTERNATE, SPI4_RMP3)
#define SPI4_SCK_PB7_SLAVE_RMP3  AT32_PIN_MUX('B', 7, GPIO_IN, SPI4_RMP3)
#define SPI4_MISO_PB8_MASTER_RMP3 AT32_PIN_MUX('B', 8, GPIO_IN, SPI4_RMP3)
#define SPI4_MISO_PB8_SLAVE_RMP3  AT32_PIN_MUX('B', 8, ALTERNATE, SPI4_RMP3)
#define SPI4_MOSI_PB9_MASTER_RMP3 AT32_PIN_MUX('B', 9, ALTERNATE, SPI4_RMP3)
#define SPI4_MOSI_PB9_SLAVE_RMP3  AT32_PIN_MUX('B', 9, GPIO_IN, SPI4_RMP3)
#define SPI4_MCK_PA10_MASTER_RMP3  AT32_PIN_MUX('A', 10, ALTERNATE, SPI4_RMP3)
#define SPI4_MCK_PA10_SLAVE_RMP3   AT32_PIN_MUX('A', 10, GPIO_IN, SPI4_RMP3)

/* I2S1 */
#define I2S1_WS_PA4_MASTER_NORMP  AT32_PIN_MUX('A', 4, ALTERNATE, SPI1_NORMP)
#define I2S1_WS_PA4_SLAVE_NORMP   AT32_PIN_MUX('A', 4, GPIO_IN, SPI1_NORMP)
#define I2S1_SCK_PA5_MASTER_NORMP AT32_PIN_MUX('A', 5, ALTERNATE, SPI1_NORMP)
#define I2S1_SCK_PA5_SLAVE_NORMP  AT32_PIN_MUX('A', 5, GPIO_IN, SPI1_NORMP)
#define SPI1_SD_PA7_TX_NORMP      AT32_PIN_MUX('A', 7, ALTERNATE, SPI1_NORMP)
#define SPI1_SD_PA7_RX_NORMP      AT32_PIN_MUX('A', 7, GPIO_IN, SPI1_NORMP)

#define I2S1_WS_PA15_MASTER_RMP1  AT32_PIN_MUX('A', 15, ALTERNATE, SPI1_RMP1)
#define I2S1_WS_PA15_SLAVE_RMP1   AT32_PIN_MUX('A', 15, GPIO_IN, SPI1_RMP1)
#define I2S1_SCK_PB3_MASTER_RMP1  AT32_PIN_MUX('B', 3, ALTERNATE, SPI1_RMP1)
#define I2S1_SCK_PB3_SLAVE_RMP1   AT32_PIN_MUX('B', 3, GPIO_IN, SPI1_RMP1)
#define I2S1_SD_PB5_TX_RMP1       AT32_PIN_MUX('B', 5, ALTERNATE, SPI1_RMP1)
#define I2S1_SD_PB5_RX_RMP1       AT32_PIN_MUX('B', 5, GPIO_IN, SPI1_RMP1)

/* I2S2 */
#define I2S2_WS_PB12_MASTER_NORMP  AT32_PIN_MUX('B', 12, ALTERNATE, SPI2_NORMP)
#define I2S2_WS_PB12_SLAVE_NORMP   AT32_PIN_MUX('B', 12, GPIO_IN, SPI2_NORMP)
#define I2S2_SCK_PB13_MASTER_NORMP AT32_PIN_MUX('B', 13, ALTERNATE, SPI2_NORMP)
#define I2S2_SCK_PB13_SLAVE_NORMP  AT32_PIN_MUX('B', 13, GPIO_IN, SPI2_NORMP)
#define I2S2_SDEXT_PB14_RX_NORMP   AT32_PIN_MUX('B', 14, GPIO_IN, SPI2_NORMP)
#define I2S2_SDEXT_PB14_TX_NORMP   AT32_PIN_MUX('B', 14, ALTERNATE, SPI2_NORMP)
#define i2S2_SD_PB15_TX_NORMP        AT32_PIN_MUX('B', 15, ALTERNATE, SPI2_NORMP)
#define I2S2_SD_PB15_RX_NORMP        AT32_PIN_MUX('B', 15, GPIO_IN, SPI2_NORMP)
#define I2S2_MCK_PC6_MASTER_NORMP    AT32_PIN_MUX('C', 6, ALTERNATE, SPI2_NORMP)
#define I2S2_MCK_PC6_SLAVE_NORMP     AT32_PIN_MUX('C', 6, GPIO_IN, SPI2_NORMP)

/* I2S3 */
#define I2S3_WS_PA15_MASTER_NORMP  AT32_PIN_MUX('A', 15, ALTERNATE, SPI3_NORMP)
#define I2S3_WS_PA15_SLAVE_NORMP   AT32_PIN_MUX('A', 15, GPIO_IN, SPI3_NORMP)
#define I2S3_SCK_PB3_MASTER_NORMP AT32_PIN_MUX('B', 3, ALTERNATE, SPI3_NORMP)
#define I2S3_SCK_PB3_SLAVE_NORMP  AT32_PIN_MUX('B', 3, GPIO_IN, SPI3_NORMP)
#define I2S3_SDEXT_PB4_RX_NORMP AT32_PIN_MUX('B', 4, GPIO_IN, SPI3_NORMP)
#define I2S3_SDEXT_PB4_TX_NORMP  AT32_PIN_MUX('B', 4, ALTERNATE, SPI3_NORMP)
#define I2S3_SD_PB5_MASTER_NORMP AT32_PIN_MUX('B', 5, ALTERNATE, SPI3_NORMP)
#define I2S3_SD_PB5_SLAVE_NORMP  AT32_PIN_MUX('B', 5, GPIO_IN, SPI3_NORMP)
#define I2S3_MCK_PC7_MASTER_NORMP  AT32_PIN_MUX('C', 7, ALTERNATE, SPI3_NORMP)
#define I2S3_MCK_PC7_SLAVE_NORMP   AT32_PIN_MUX('C', 7, GPIO_IN, SPI3_NORMP)

#define I2S3_WS_PA4_MASTER_RMP1  AT32_PIN_MUX('A', 4, ALTERNATE, SPI3_RMP1)
#define I2S3_WS_PA4_SLAVE_RMP1   AT32_PIN_MUX('A', 4, GPIO_IN, SPI3_RMP1)
#define I2S3_SCK_PC10_MASTER_RMP1 AT32_PIN_MUX('C', 10, ALTERNATE, SPI3_RMP1)
#define I2S3_SCK_PC10_SLAVE_RMP1  AT32_PIN_MUX('C', 10, GPIO_IN, SPI3_RMP1)
#define I2S3_SDEXT_PC11_RX_RMP1   AT32_PIN_MUX('C', 11, GPIO_IN, SPI3_RMP1)
#define I2S3_SDEXT_PC11_TX_RMP1   AT32_PIN_MUX('C', 11, ALTERNATE, SPI3_RMP1)
#define I2S3_SD_PC12_TX_RMP1      AT32_PIN_MUX('C', 12, ALTERNATE, SPI3_RMP1)
#define I2S3_SD_PC12_RX_RMP1      AT32_PIN_MUX('C', 12, GPIO_IN, SPI3_RMP1)
#define I2S3_MCK_PC7_MASTER_RMP1  AT32_PIN_MUX('C', 7, ALTERNATE, SPI3_RMP1)
#define I2S3_MCK_PC7_SLAVE_RMP1   AT32_PIN_MUX('C', 7, GPIO_IN, SPI3_RMP1)

/* I2S4 */
#define I2S4_WS_PE4_MASTER_NORMP  AT32_PIN_MUX('E', 4, ALTERNATE, SPI4_NORMP)
#define I2S4_WS_PE4_SLAVE_NORMP   AT32_PIN_MUX('E', 4, GPIO_IN, SPI4_NORMP)
#define I2S4_SCK_PE2_MASTER_NORMP AT32_PIN_MUX('E', 2, ALTERNATE, SPI4_NORMP)
#define I2S4_SCK_PE2_SLAVE_NORMP  AT32_PIN_MUX('E', 2, GPIO_IN, SPI4_NORMP)
#define I2S4_SD_PE6_TX_NORMP      AT32_PIN_MUX('E', 6, ALTERNATE, SPI4_NORMP)
#define I2S4_SD_PE6_RX_NORMP      AT32_PIN_MUX('E', 6, GPIO_IN, SPI4_NORMP)
#define I2S4_MCK_PC8_MASTER_NORMP  AT32_PIN_MUX('C', 8, ALTERNATE, SPI4_NORMP)
#define I2S4_MCK_PC8_SLAVE_NORMP   AT32_PIN_MUX('C', 8, GPIO_IN, SPI4_NORMP)

#define I2S4_WS_PE12_MASTER_RMP1  AT32_PIN_MUX('E', 12, ALTERNATE, SPI4_RMP1)
#define I2S4_WS_PE12_SLAVE_RMP1   AT32_PIN_MUX('E', 12, GPIO_IN, SPI4_RMP1)
#define I2S4_SCK_PE11_MASTER_RMP1 AT32_PIN_MUX('E', 11, ALTERNATE, SPI4_RMP1)
#define I2S4_SCK_PE11_SLAVE_RMP1  AT32_PIN_MUX('E', 11, GPIO_IN, SPI4_RMP1)
#define I2S4_SD_PE14_TX_RMP1      AT32_PIN_MUX('E', 14, ALTERNATE, SPI4_RMP1)
#define I2S4_SD_PE14_RX_RMP1      AT32_PIN_MUX('E', 14, GPIO_IN, SPI4_RMP1)
#define I2S4_MCK_PC8_MASTER_RMP1  AT32_PIN_MUX('C', 8, ALTERNATE, SPI4_RMP1)
#define I2S4_MCK_PC8_SLAVE_RMP1   AT32_PIN_MUX('C', 8, GPIO_IN, SPI4_RMP1)

#define I2S4_WS_PB6_MASTER_RMP2  AT32_PIN_MUX('B', 6, ALTERNATE, SPI4_RMP2)
#define I2S4_WS_PB6_SLAVE_RMP2   AT32_PIN_MUX('B', 6, GPIO_IN, SPI4_RMP2)
#define I2S4_SCK_PB7_MASTER_RMP2 AT32_PIN_MUX('B', 7, ALTERNATE, SPI4_RMP2)
#define I2S4_SCK_PB7_SLAVE_RMP2  AT32_PIN_MUX('B', 7, GPIO_IN, SPI4_RMP2)
#define I2S4_SD_PB9_TX_RMP2      AT32_PIN_MUX('B', 9, ALTERNATE, SPI4_RMP2)
#define I2S4_SD_PB9_RX_RMP2      AT32_PIN_MUX('B', 9, GPIO_IN, SPI4_RMP2)
#define I2S4_MCK_PC8_MASTER_RMP2  AT32_PIN_MUX('C', 8, ALTERNATE, SPI4_RMP2)
#define I2S4_MCK_PC8_SLAVE_RMP2   AT32_PIN_MUX('C', 8, GPIO_IN, SPI4_RMP2)

/* I2C1 */
#define I2C1_SCL_PB6_NORMP  AT32_PIN_MUX('B', 6, ALTERNATE, I2C1_NORMP)
#define I2C1_SDA_PB7_NORMP  AT32_PIN_MUX('B', 7, ALTERNATE, I2C1_NORMP)
#define I2C1_SMBA_PB5_NORMP  AT32_PIN_MUX('B',5, ALTERNATE, I2C1_NORMP)

#define I2C1_SCL_PB8_RMP1  AT32_PIN_MUX('B', 8, ALTERNATE, I2C1_RMP1)
#define I2C1_SDA_PB9_RMP1  AT32_PIN_MUX('B', 9, ALTERNATE, I2C1_RMP1)
#define I2C1_SMBA_PB5_RMP1  AT32_PIN_MUX('B',5, ALTERNATE, I2C1_RMP1)

/* I2C2 */
#define I2C2_SCL_PB10_NORMP  AT32_PIN_MUX('B', 10, ALTERNATE, I2C2_NORMP)
#define I2C2_SDA_PB11_NORMP  AT32_PIN_MUX('B', 11, ALTERNATE, I2C2_NORMP)
#define I2C2_SMBA_PB12_NORMP  AT32_PIN_MUX('B',12, ALTERNATE, I2C2_NORMP)

/* I2C3 */
#define I2C3_SCL_PA8_NORMP  AT32_PIN_MUX('A', 8, ALTERNATE, I2C3_NORMP)
#define I2C3_SDA_PC9_NORMP  AT32_PIN_MUX('C', 9, ALTERNATE, I2C3_NORMP)
#define I2C3_SMBA_PA9_NORMP  AT32_PIN_MUX('A',9, ALTERNATE, I2C3_NORMP)

#define I2C3_SCL_PA8_RMP1  AT32_PIN_MUX('A', 8, ALTERNATE, I2C3_RMP1)
#define I2C3_SDA_PB4_RMP1  AT32_PIN_MUX('B', 4, ALTERNATE, I2C3_RMP1)
#define I2C3_SMBA_PA9_RMP1  AT32_PIN_MUX('A',9, ALTERNATE, I2C3_RMP1)

/* TMR1 */
#define TMR1_EXT_PA12_NORMP  AT32_PIN_MUX('A', 12, GPIO_IN, TMR1_NORMP)
#define TMR1_CH1_PA8_OUTPUT_NORMP  AT32_PIN_MUX('A', 8, ALTERNATE, TMR1_NORMP)
#define TMR1_CH1_PA8_INPUT_NORMP  AT32_PIN_MUX('A', 8, GPIO_IN, TMR1_NORMP)
#define TMR1_CH2_PA9_OUTPUT_NORMP  AT32_PIN_MUX('A',9, ALTERNATE, TMR1_NORMP)
#define TMR1_CH2_PA9_INPUT_NORMP  AT32_PIN_MUX('A',9, GPIO_IN, TMR1_NORMP)
#define TMR1_CH3_PA10_OUTPUT_NORMP  AT32_PIN_MUX('A', 10, ALTERNATE, TMR1_NORMP)
#define TMR1_CH3_PA10_INPUT_NORMP  AT32_PIN_MUX('A', 10, GPIO_IN, TMR1_NORMP)
#define TMR1_CH4_PA11_OUTPUT_NORMP  AT32_PIN_MUX('A',11, ALTERNATE, TMR1_NORMP)
#define TMR1_CH4_PA11_INPUT_NORMP  AT32_PIN_MUX('A',11, GPIO_IN, TMR1_NORMP)
#define TMR1_BRK_PB12_NORMP  AT32_PIN_MUX('B',12, GPIO_IN, TMR1_NORMP)
#define TMR1_CH1C_PB13_OUTPUT_NORMP  AT32_PIN_MUX('B', 13, ALTERNATE, TMR1_NORMP)
#define TMR1_CH1C_PB13_INPUT_NORMP  AT32_PIN_MUX('B', 13, GPIO_IN, TMR1_NORMP)
#define TMR1_CH2C_PB13_OUTPUT_NORMP  AT32_PIN_MUX('B', 13, ALTERNATE, TMR1_NORMP)
#define TMR1_CH2C_PB13_INPUT_NORMP  AT32_PIN_MUX('B', 13, GPIO_IN, TMR1_NORMP)
#define TMR1_CH3C_PB14_OUTPUT_NORMP  AT32_PIN_MUX('B', 14, ALTERNATE, TMR1_NORMP)
#define TMR1_CH3C_PB14_INPUT_NORMP  AT32_PIN_MUX('B', 14, GPIO_IN, TMR1_NORMP)

#define TMR1_EXT_PA12_RMP1  AT32_PIN_MUX('A', 12, GPIO_IN, TMR1_RMP1)
#define TMR1_CH1_PA8_OUTPUT_RMP1  AT32_PIN_MUX('A', 8, ALTERNATE, TMR1_RMP1)
#define TMR1_CH1_PA8_INPUT_RMP1  AT32_PIN_MUX('A', 8, GPIO_IN, TMR1_RMP1)
#define TMR1_CH2_PA9_OUTPUT_RMP1  AT32_PIN_MUX('A',9, ALTERNATE, TMR1_RMP1)
#define TMR1_CH2_PA9_INPUT_RMP1  AT32_PIN_MUX('A',9, GPIO_IN, TMR1_RMP1)
#define TMR1_CH3_PA10_OUTPUT_RMP1  AT32_PIN_MUX('A', 10, ALTERNATE, TMR1_RMP1)
#define TMR1_CH3_PA10_INPUT_RMP1  AT32_PIN_MUX('A', 10, GPIO_IN, TMR1_RMP1)
#define TMR1_CH4_PA11_OUTPUT_RMP1  AT32_PIN_MUX('A',11, ALTERNATE, TMR1_RMP1)
#define TMR1_CH4_PA11_INPUT_RMP1  AT32_PIN_MUX('A',11, GPIO_IN, TMR1_RMP1)
#define TMR1_BRK_PA6_RMP1  AT32_PIN_MUX('A',6, GPIO_IN, TMR1_RMP1)
#define TMR1_CH1C_PA7_OUTPUT_RMP1  AT32_PIN_MUX('A', 7, ALTERNATE, TMR1_RMP1)
#define TMR1_CH1C_PA7_INPUT_RMP1  AT32_PIN_MUX('A', 7, GPIO_IN, TMR1_RMP1)
#define TMR1_CH2C_PB0_OUTPUT_RMP1  AT32_PIN_MUX('B', 0, ALTERNATE, TMR1_RMP1)
#define TMR1_CH2C_PB0_INPUT_RMP1  AT32_PIN_MUX('B', 0, GPIO_IN, TMR1_RMP1)
#define TMR1_CH3C_PB1_OUTPUT_RMP1  AT32_PIN_MUX('B', 1, ALTERNATE, TMR1_RMP1)
#define TMR1_CH3C_PB1_INPUT_RMP1  AT32_PIN_MUX('B', 1, GPIO_IN, TMR1_RMP1)

#define TMR1_EXT_PE7_RMP3  AT32_PIN_MUX('E', 7, GPIO_IN, TMR1_RMP3)
#define TMR1_CH1_PE9_OUTPUT_RMP3  AT32_PIN_MUX('E', 9, ALTERNATE, TMR1_RMP3)
#define TMR1_CH1_PE9_INPUT_RMP3  AT32_PIN_MUX('E', 9, GPIO_IN, TMR1_RMP3)
#define TMR1_CH2_PE11_OUTPUT_RMP3  AT32_PIN_MUX('E',11, ALTERNATE, TMR1_RMP3)
#define TMR1_CH2_PE11_INPUT_RMP3  AT32_PIN_MUX('E',11, GPIO_IN, TMR1_RMP3)
#define TMR1_CH3_PE13_OUTPUT_RMP3  AT32_PIN_MUX('E', 13, ALTERNATE, TMR1_RMP3)
#define TMR1_CH3_PE13_INPUT_RMP3  AT32_PIN_MUX('E', 13, GPIO_IN, TMR1_RMP3)
#define TMR1_CH4_PE14_OUTPUT_RMP3  AT32_PIN_MUX('E',14, ALTERNATE, TMR1_RMP3)
#define TMR1_CH4_PE14_INPUT_RMP3  AT32_PIN_MUX('E',14, GPIO_IN, TMR1_RMP3)
#define TMR1_BRK_PE15_RMP3  AT32_PIN_MUX('E',15, GPIO_IN, TMR1_RMP3)
#define TMR1_CH1C_PE8_OUTPUT_RMP3  AT32_PIN_MUX('E', 8, ALTERNATE, TMR1_RMP3)
#define TMR1_CH1C_PE8_INPUT_RMP3  AT32_PIN_MUX('E', 8, GPIO_IN, TMR1_RMP3)
#define TMR1_CH2C_PE10_OUTPUT_RMP3  AT32_PIN_MUX('E', 10, ALTERNATE, TMR1_RMP3)
#define TMR1_CH2C_PE10_INPUT_RMP3  AT32_PIN_MUX('E', 10, GPIO_IN, TMR1_RMP3)
#define TMR1_CH3C_PE12_OUTPUT_RMP3  AT32_PIN_MUX('E', 12, ALTERNATE, TMR1_RMP3)
#define TMR1_CH3C_PE12_INPUT_RMP3  AT32_PIN_MUX('E', 12, GPIO_IN, TMR1_RMP3)

/* TMR2 */
#define TMR2_CH1_PA0_OUTPUT_NORMP  AT32_PIN_MUX('A', 0, ALTERNATE, TMR2_NORMP)
#define TMR2_CH1_PA0_INPUT_NORMP  AT32_PIN_MUX('A', 0, GPIO_IN, TMR2_NORMP)
#define TMR2_CH2_PA1_OUTPUT_NORMP  AT32_PIN_MUX('A',1, ALTERNATE, TMR2_NORMP)
#define TMR2_CH2_PA1_INPUT_NORMP  AT32_PIN_MUX('A',1, GPIO_IN, TMR2_NORMP)
#define TMR2_CH3_PA2_OUTPUT_NORMP  AT32_PIN_MUX('A', 2, ALTERNATE, TMR2_NORMP)
#define TMR2_CH3_PA2_INPUT_NORMP  AT32_PIN_MUX('A', 2, GPIO_IN, TMR2_NORMP)
#define TMR2_CH4_PA3_OUTPUT_NORMP  AT32_PIN_MUX('A', 3, ALTERNATE, TMR2_NORMP)
#define TMR2_CH4_PA3_INPUT_NORMP  AT32_PIN_MUX('A',3, GPIO_IN, TMR2_NORMP)

#define TMR2_CH1_PA15_OUTPUT_RMP1  AT32_PIN_MUX('A', 15, ALTERNATE, TMR2_RMP1)
#define TMR2_CH1_PA15_INPUT_RMP1  AT32_PIN_MUX('A', 15, GPIO_IN, TMR2_RMP1)
#define TMR2_CH2_PB3_OUTPUT_RMP1  AT32_PIN_MUX('B',3, ALTERNATE, TMR2_RMP1)
#define TMR2_CH2_PB3_INPUT_RMP1  AT32_PIN_MUX('B',3, GPIO_IN, TMR2_RMP1)
#define TMR2_CH3_PA2_OUTPUT_RMP1  AT32_PIN_MUX('A', 2, ALTERNATE, TMR2_RMP1)
#define TMR2_CH3_PA2_INPUT_RMP1  AT32_PIN_MUX('A', 2, GPIO_IN, TMR2_RMP1)
#define TMR2_CH4_PA3_OUTPUT_RMP1  AT32_PIN_MUX('A', 3, ALTERNATE, TMR2_RMP1)
#define TMR2_CH4_PA3_INPUT_RMP1  AT32_PIN_MUX('A', 3, GPIO_IN, TMR2_RMP1)

#define TMR2_CH1_PA0_OUTPUT_RMP2  AT32_PIN_MUX('A', 0, ALTERNATE, TMR2_RMP2)
#define TMR2_CH1_PA0_INPUT_RMP2  AT32_PIN_MUX('A', 0, GPIO_IN, TMR2_RMP2)
#define TMR2_CH2_PA1_OUTPUT_RMP2  AT32_PIN_MUX('A',1, ALTERNATE, TMR2_RMP2)
#define TMR2_CH2_PA1_INPUT_RMP2  AT32_PIN_MUX('A',1, GPIO_IN, TMR2_RMP2)
#define TMR2_CH3_PB10_OUTPUT_RMP2  AT32_PIN_MUX('B', 10, ALTERNATE, TMR2_RMP2)
#define TMR2_CH3_PB10_INPUT_RMP2  AT32_PIN_MUX('B', 10, GPIO_IN, TMR2_RMP2)
#define TMR2_CH4_PB11_OUTPUT_RMP2  AT32_PIN_MUX('B', 11, ALTERNATE, TMR2_RMP2)
#define TMR2_CH4_PB11_INPUT_RMP2  AT32_PIN_MUX('B', 11, GPIO_IN, TMR2_RMP2)

#define TMR2_CH1_PA15_OUTPUT_RMP3  AT32_PIN_MUX('A', 15, ALTERNATE, TMR2_RMP3)
#define TMR2_CH1_PA15_INPUT_RMP3  AT32_PIN_MUX('A', 15, GPIO_IN, TMR2_RMP3)
#define TMR2_CH2_PB3_OUTPUT_RMP3  AT32_PIN_MUX('B',3, ALTERNATE, TMR2_RMP3)
#define TMR2_CH2_PB3_INPUT_RMP3  AT32_PIN_MUX('B',3, GPIO_IN, TMR2_RMP3)
#define TMR2_CH3_PB10_OUTPUT_RMP3  AT32_PIN_MUX('B', 10, ALTERNATE, TMR2_RMP3)
#define TMR2_CH3_PB10_INPUT_RMP3  AT32_PIN_MUX('B', 10, GPIO_IN, TMR2_RMP3)
#define TMR2_CH4_PB11_OUTPUT_RMP3  AT32_PIN_MUX('B', 11, ALTERNATE, TMR2_RMP3)
#define TMR2_CH4_PB11_INPUT_RMP3  AT32_PIN_MUX('B', 11, GPIO_IN, TMR2_RMP3)

/* TMR3 */
#define TMR3_CH1_PA6_OUTPUT_NORMP  AT32_PIN_MUX('A', 6, ALTERNATE, TMR3_NORMP)
#define TMR3_CH1_PA6_INPUT_NORMP  AT32_PIN_MUX('A', 6, GPIO_IN, TMR3_NORMP)
#define TMR3_CH2_PA7_OUTPUT_NORMP  AT32_PIN_MUX('A', 7, ALTERNATE, TMR3_NORMP)
#define TMR3_CH2_PA7_INPUT_NORMP  AT32_PIN_MUX('A', 7, GPIO_IN, TMR3_NORMP)
#define TMR3_CH3_PB0_OUTPUT_NORMP  AT32_PIN_MUX('B', 0, ALTERNATE, TMR3_NORMP)
#define TMR3_CH3_PB0_INPUT_NORMP  AT32_PIN_MUX('B', 0, GPIO_IN, TMR3_NORMP)
#define TMR3_CH4_PB1_OUTPUT_NORMP  AT32_PIN_MUX('B', 1, ALTERNATE, TMR3_NORMP)
#define TMR3_CH4_PB1_INPUT_NORMP  AT32_PIN_MUX('B', 1, GPIO_IN, TMR3_NORMP)

#define TMR3_CH1_PB4_OUTPUT_RMP2  AT32_PIN_MUX('B', 4, ALTERNATE, TMR3_RMP2)
#define TMR3_CH1_PB4_INPUT_RMP2  AT32_PIN_MUX('B', 4, GPIO_IN, TMR3_RMP2)
#define TMR3_CH2_PB5_OUTPUT_RMP2  AT32_PIN_MUX('B', 5, ALTERNATE, TMR3_RMP2)
#define TMR3_CH2_PB5_INPUT_RMP2  AT32_PIN_MUX('B', 5, GPIO_IN, TMR3_RMP2)
#define TMR3_CH3_PB0_OUTPUT_RMP2  AT32_PIN_MUX('B', 0, ALTERNATE, TMR3_RMP2)
#define TMR3_CH3_PB0_INPUT_RMP2  AT32_PIN_MUX('B', 0, GPIO_IN, TMR3_RMP2)
#define TMR3_CH4_PB1_OUTPUT_RMP2  AT32_PIN_MUX('B', 1, ALTERNATE, TMR3_RMP2)
#define TMR3_CH4_PB1_INPUT_RMP2  AT32_PIN_MUX('B', 1, GPIO_IN, TMR3_RMP2)

#define TMR3_CH1_PC6_OUTPUT_RMP3  AT32_PIN_MUX('C', 6, ALTERNATE, TMR3_RMP3)
#define TMR3_CH1_PC6_INPUT_RMP3  AT32_PIN_MUX('C', 6, GPIO_IN, TMR3_RMP3)
#define TMR3_CH2_PC7_OUTPUT_RMP3  AT32_PIN_MUX('C', 7, ALTERNATE, TMR3_RMP3)
#define TMR3_CH2_PC7_INPUT_RMP3  AT32_PIN_MUX('C', 7, GPIO_IN, TMR3_RMP3)
#define TMR3_CH3_PC8_OUTPUT_RMP3  AT32_PIN_MUX('C', 8, ALTERNATE, TMR3_RMP3)
#define TMR3_CH3_PC8_INPUT_RMP3  AT32_PIN_MUX('C', 8, GPIO_IN, TMR3_RMP3)
#define TMR3_CH4_PC9_OUTPUT_RMP3  AT32_PIN_MUX('C', 8, ALTERNATE, TMR3_RMP3)
#define TMR3_CH4_PC9_INPUT_RMP3  AT32_PIN_MUX('C', 9, GPIO_IN, TMR3_RMP3)

/* TMR4 */
#define TMR4_CH1_PB6_OUTPUT_NORMP  AT32_PIN_MUX('B', 6, ALTERNATE, TMR4_NORMP)
#define TMR4_CH1_PB6_INPUT_NORMP  AT32_PIN_MUX('B', 6, GPIO_IN, TMR4_NORMP)
#define TMR4_CH2_PB7_OUTPUT_NORMP  AT32_PIN_MUX('B', 7, ALTERNATE, TMR4_NORMP)
#define TMR4_CH2_PB7_INPUT_NORMP  AT32_PIN_MUX('B', 7, GPIO_IN, TMR4_NORMP)
#define TMR4_CH3_PB8_OUTPUT_NORMP  AT32_PIN_MUX('B', 8, ALTERNATE, TMR4_NORMP)
#define TMR4_CH3_PB9_INPUT_NORMP  AT32_PIN_MUX('B', 8, GPIO_IN, TMR4_NORMP)
#define TMR4_CH4_PB9_OUTPUT_NORMP  AT32_PIN_MUX('B', 9, ALTERNATE, TMR4_NORMP)
#define TMR4_CH4_PB9_INPUT_NORMP  AT32_PIN_MUX('B', 9, GPIO_IN, TMR4_NORMP)

#define TMR4_CH1_PD12_OUTPUT_RMP1  AT32_PIN_MUX('D', 12, ALTERNATE, TMR4_RMP1)
#define TMR4_CH1_PD12_INPUT_RMP1  AT32_PIN_MUX('D', 12, GPIO_IN, TMR4_RMP1)
#define TMR4_CH2_PD13_OUTPUT_RMP1  AT32_PIN_MUX('D', 13, ALTERNATE, TMR4_RMP1)
#define TMR4_CH2_PD13_INPUT_RMP1  AT32_PIN_MUX('D', 13, GPIO_IN, TMR4_RMP1)
#define TMR4_CH3_PD14_OUTPUT_RMP1  AT32_PIN_MUX('D', 14, ALTERNATE, TMR4_RMP1)
#define TMR4_CH3_PD14_INPUT_RMP1  AT32_PIN_MUX('D', 14, GPIO_IN, TMR4_RMP1)
#define TMR4_CH4_PD15_OUTPUT_RMP1  AT32_PIN_MUX('D', 15, ALTERNATE, TMR4_RMP1)
#define TMR4_CH4_PD15_INPUT_RMP1  AT32_PIN_MUX('D', 15, GPIO_IN, TMR4_RMP1)

/* TMR5 */
#define TMR5_CH1_PA0_OUTPUT_NORMP  AT32_PIN_MUX('A', 0, ALTERNATE, TMR5_NORMP)
#define TMR5_CH1_PA0_INPUT_NORMP  AT32_PIN_MUX('A', 0, GPIO_IN, TMR5_NORMP)
#define TMR5_CH2_PA1_OUTPUT_NORMP  AT32_PIN_MUX('A', 1, ALTERNATE, TMR5_NORMP)
#define TMR5_CH2_PA1_INPUT_NORMP  AT32_PIN_MUX('A', 1, GPIO_IN, TMR5_NORMP)
#define TMR5_CH3_PA2_OUTPUT_NORMP  AT32_PIN_MUX('A', 2, ALTERNATE, TMR5_NORMP)
#define TMR5_CH3_PA2_INPUT_NORMP  AT32_PIN_MUX('A', 2, GPIO_IN, TMR5_NORMP)
#define TMR5_CH4_PA3_OUTPUT_NORMP  AT32_PIN_MUX('A', 3, ALTERNATE, TMR5_NORMP)
#define TMR5_CH4_PA3_INPUT_NORMP  AT32_PIN_MUX('A', 3, GPIO_IN, TMR5_NORMP)

/* TMR8 */
#define TMR8_EXT_PA0_NORMP  AT32_PIN_MUX('A', 0, GPIO_IN, TMR8_NORMP)
#define TMR8_CH1_PC6_OUTPUT_NORMP  AT32_PIN_MUX('C', 6, ALTERNATE, TMR8_NORMP)
#define TMR8_CH1_PC6_INPUT_NORMP  AT32_PIN_MUX('C', 6, GPIO_IN, TMR8_NORMP)
#define TMR8_CH2_PC7_OUTPUT_NORMP  AT32_PIN_MUX('C',7, ALTERNATE, TMR8_NORMP)
#define TMR8_CH2_PC7_INPUT_NORMP  AT32_PIN_MUX('C',7, GPIO_IN, TMR8_NORMP)
#define TMR8_CH3_PC8_OUTPUT_NORMP  AT32_PIN_MUX('C', 8, ALTERNATE, TMR8_NORMP)
#define TMR8_CH3_PC8_INPUT_NORMP  AT32_PIN_MUX('C', 8, GPIO_IN, TMR8_NORMP)
#define TMR8_CH4_PC9_OUTPUT_NORMP  AT32_PIN_MUX('C',9, ALTERNATE, TMR8_NORMP)
#define TMR8_CH4_PC9_INPUT_NORMP  AT32_PIN_MUX('C',9, GPIO_IN, TMR8_NORMP)
#define TMR8_BRK_PA6_NORMP  AT32_PIN_MUX('A', 6, GPIO_IN, TMR8_NORMP)
#define TMR8_CH1C_PA7_OUTPUT_NORMP  AT32_PIN_MUX('A', 7, ALTERNATE, TMR8_NORMP)
#define TMR8_CH1C_PA7_INPUT_NORMP  AT32_PIN_MUX('A', 7, GPIO_IN, TMR8_NORMP)
#define TMR8_CH2C_PB0_OUTPUT_NORMP  AT32_PIN_MUX('B', 0, ALTERNATE, TMR8_NORMP)
#define TMR8_CH2C_PB0_INPUT_NORMP  AT32_PIN_MUX('B', 0, GPIO_IN, TMR8_NORMP)
#define TMR8_CH3C_PB1_OUTPUT_NORMP  AT32_PIN_MUX('B', 1, ALTERNATE, TMR8_NORMP)
#define TMR8_CH3C_PB1_INPUT_NORMP  AT32_PIN_MUX('B', 1, GPIO_IN, TMR8_NORMP)

/* TMR9 */
#define TMR9_CH1_PA2_OUTPUT_NORMP  AT32_PIN_MUX('A', 2, ALTERNATE, TMR9_NORMP)
#define TMR9_CH1_PA2_INPUT_NORMP  AT32_PIN_MUX('A', 2, GPIO_IN, TMR9_NORMP)
#define TMR9_CH2_PA3_OUTPUT_NORMP  AT32_PIN_MUX('A', 3, ALTERNATE, TMR9_NORMP)
#define TMR9_CH2_PA3_INPUT_NORMP  AT32_PIN_MUX('A', 3, GPIO_IN, TMR9_NORMP)

#define TMR9_CH1_PE5_OUTPUT_RMP1  AT32_PIN_MUX('E', 5, ALTERNATE, TMR9_RMP1)
#define TMR9_CH1_PE5_INPUT_RMP1  AT32_PIN_MUX('E', 5, GPIO_IN, TMR9_RMP1)
#define TMR9_CH2_PE6_OUTPUT_RMP1  AT32_PIN_MUX('E', 6, ALTERNATE, TMR9_RMP1)
#define TMR9_CH2_PE6_INPUT_RMP1  AT32_PIN_MUX('E', 6, GPIO_IN, TMR9_RMP1)

/* TMR10 */
#define TMR10_CH1_PB8_OUTPUT_NORMP  AT32_PIN_MUX('B', 8, ALTERNATE, TMR10_NORMP)
#define TMR10_CH1_PB8_INPUT_NORMP  AT32_PIN_MUX('B', 8, GPIO_IN, TMR10_NORMP)

/* TMR11 */
#define TMR11_CH1_PB9_OUTPUT_NORMP  AT32_PIN_MUX('B', 9, ALTERNATE, TMR11_NORMP)
#define TMR11_CH1_PB9_INPUT_NORMP  AT32_PIN_MUX('B', 9, GPIO_IN, TMR11_NORMP)

/* TMR12 */
#define TMR12_CH1_PB14_OUTPUT_NORMP  AT32_PIN_MUX('B', 14, ALTERNATE, TMR12_NORMP)
#define TMR12_CH1_PB14_INPUT_NORMP  AT32_PIN_MUX('B', 14, GPIO_IN, TMR12_NORMP)
#define TMR12_CH2_PB15_OUTPUT_NORMP  AT32_PIN_MUX('B', 15, ALTERNATE, TMR12_NORMP)
#define TMR12_CH2_PB15_INPUT_NORMP  AT32_PIN_MUX('B', 15, GPIO_IN, TMR12_NORMP)

/* TMR13 */
#define TMR13_CH1_PA8_OUTPUT_NORMP  AT32_PIN_MUX('A', 8, ALTERNATE, TMR13_NORMP)
#define TMR13_CH1_PA8_INPUT_NORMP  AT32_PIN_MUX('A', 8, GPIO_IN, TMR13_NORMP)

/* TMR14 */
#define TMR14_CH1_PA7_OUTPUT_NORMP  AT32_PIN_MUX('A', 7, ALTERNATE, TMR14_NORMP)
#define TMR14_CH1_PA7_INPUT_NORMP  AT32_PIN_MUX('A', 7, GPIO_IN, TMR14_NORMP)
