{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1513199167559 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1513199167569 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 13 15:06:07 2017 " "Processing started: Wed Dec 13 15:06:07 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1513199167569 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1513199167569 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPU4 -c CPU4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off CPU4 -c CPU4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1513199167569 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1513199169068 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../ROM.vhdl " "Can't analyze file -- file ../ROM.vhdl is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1513199169198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/proyecto final nava/cpu_proyectos_hectorfabianzacategalicia2153035791/cpu_4_inst_lcd/lcd.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /proyecto final nava/cpu_proyectos_hectorfabianzacategalicia2153035791/cpu_4_inst_lcd/lcd.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lcd-beh " "Found design unit 1: lcd-beh" {  } { { "../LCD.vhdl" "" { Text "E:/proyecto final nava/cpu_proyectos_hectorfabianzacategalicia2153035791/cpu_4_inst_lcd/LCD.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513199169608 ""} { "Info" "ISGN_ENTITY_NAME" "1 lcd " "Found entity 1: lcd" {  } { { "../LCD.vhdl" "" { Text "E:/proyecto final nava/cpu_proyectos_hectorfabianzacategalicia2153035791/cpu_4_inst_lcd/LCD.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513199169608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513199169608 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../lac_bib.vhdl " "Can't analyze file -- file ../lac_bib.vhdl is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1513199169698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/proyecto final nava/cpu_proyectos_hectorfabianzacategalicia2153035791/cpu_4_inst_lcd/cpu4.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /proyecto final nava/cpu_proyectos_hectorfabianzacategalicia2153035791/cpu_4_inst_lcd/cpu4.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU4-beh " "Found design unit 1: CPU4-beh" {  } { { "../CPU4.vhdl" "" { Text "E:/proyecto final nava/cpu_proyectos_hectorfabianzacategalicia2153035791/cpu_4_inst_lcd/CPU4.vhdl" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513199169789 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPU4 " "Found entity 1: CPU4" {  } { { "../CPU4.vhdl" "" { Text "E:/proyecto final nava/cpu_proyectos_hectorfabianzacategalicia2153035791/cpu_4_inst_lcd/CPU4.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513199169789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513199169789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/proyecto final nava/cpu_proyectos_hectorfabianzacategalicia2153035791/cpu_4_inst_lcd/cpu.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /proyecto final nava/cpu_proyectos_hectorfabianzacategalicia2153035791/cpu_4_inst_lcd/cpu.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU-beh " "Found design unit 1: CPU-beh" {  } { { "../CPU.vhdl" "" { Text "E:/proyecto final nava/cpu_proyectos_hectorfabianzacategalicia2153035791/cpu_4_inst_lcd/CPU.vhdl" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513199169888 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "../CPU.vhdl" "" { Text "E:/proyecto final nava/cpu_proyectos_hectorfabianzacategalicia2153035791/cpu_4_inst_lcd/CPU.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513199169888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513199169888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/proyecto final nava/cpu_proyectos_hectorfabianzacategalicia2153035791/cpu_4_inst_lcd/operaciones.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /proyecto final nava/cpu_proyectos_hectorfabianzacategalicia2153035791/cpu_4_inst_lcd/operaciones.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 operaciones-beh " "Found design unit 1: operaciones-beh" {  } { { "../operaciones.vhdl" "" { Text "E:/proyecto final nava/cpu_proyectos_hectorfabianzacategalicia2153035791/cpu_4_inst_lcd/operaciones.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513199170038 ""} { "Info" "ISGN_ENTITY_NAME" "1 operaciones " "Found entity 1: operaciones" {  } { { "../operaciones.vhdl" "" { Text "E:/proyecto final nava/cpu_proyectos_hectorfabianzacategalicia2153035791/cpu_4_inst_lcd/operaciones.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513199170038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513199170038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/proyecto final nava/cpu_proyectos_hectorfabianzacategalicia2153035791/cpu_4_inst_lcd/ldl_bib.vhdl 2 0 " "Found 2 design units, including 0 entities, in source file /proyecto final nava/cpu_proyectos_hectorfabianzacategalicia2153035791/cpu_4_inst_lcd/ldl_bib.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ldl_bib " "Found design unit 1: ldl_bib" {  } { { "../ldl_bib.vhdl" "" { Text "E:/proyecto final nava/cpu_proyectos_hectorfabianzacategalicia2153035791/cpu_4_inst_lcd/ldl_bib.vhdl" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513199170168 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 ldl_bib-body " "Found design unit 2: ldl_bib-body" {  } { { "../ldl_bib.vhdl" "" { Text "E:/proyecto final nava/cpu_proyectos_hectorfabianzacategalicia2153035791/cpu_4_inst_lcd/ldl_bib.vhdl" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513199170168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513199170168 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPU4 " "Elaborating entity \"CPU4\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1513199170668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU CPU:u0 " "Elaborating entity \"CPU\" for hierarchy \"CPU:u0\"" {  } { { "../CPU4.vhdl" "u0" { Text "E:/proyecto final nava/cpu_proyectos_hectorfabianzacategalicia2153035791/cpu_4_inst_lcd/CPU4.vhdl" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513199170848 ""}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "CPU.vhdl(56) " "Verilog HDL or VHDL warning at the CPU.vhdl(56): index expression is not wide enough to address all of the elements in the array" {  } { { "../CPU.vhdl" "" { Text "E:/proyecto final nava/cpu_proyectos_hectorfabianzacategalicia2153035791/cpu_4_inst_lcd/CPU.vhdl" 56 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Quartus II" 0 -1 1513199170858 "|CPU4|CPU:u0"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "CPU.vhdl(64) " "Verilog HDL or VHDL warning at the CPU.vhdl(64): index expression is not wide enough to address all of the elements in the array" {  } { { "../CPU.vhdl" "" { Text "E:/proyecto final nava/cpu_proyectos_hectorfabianzacategalicia2153035791/cpu_4_inst_lcd/CPU.vhdl" 64 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Quartus II" 0 -1 1513199170869 "|CPU4|CPU:u0"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "CPU.vhdl(80) " "Verilog HDL or VHDL warning at the CPU.vhdl(80): index expression is not wide enough to address all of the elements in the array" {  } { { "../CPU.vhdl" "" { Text "E:/proyecto final nava/cpu_proyectos_hectorfabianzacategalicia2153035791/cpu_4_inst_lcd/CPU.vhdl" 80 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Quartus II" 0 -1 1513199170869 "|CPU4|CPU:u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "operaciones operaciones:u1 " "Elaborating entity \"operaciones\" for hierarchy \"operaciones:u1\"" {  } { { "../CPU4.vhdl" "u1" { Text "E:/proyecto final nava/cpu_proyectos_hectorfabianzacategalicia2153035791/cpu_4_inst_lcd/CPU4.vhdl" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513199171068 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ins operaciones.vhdl(24) " "VHDL Process Statement warning at operaciones.vhdl(24): signal \"ins\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../operaciones.vhdl" "" { Text "E:/proyecto final nava/cpu_proyectos_hectorfabianzacategalicia2153035791/cpu_4_inst_lcd/operaciones.vhdl" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1513199171068 "|CPU4|operaciones:u1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd lcd:u2 " "Elaborating entity \"lcd\" for hierarchy \"lcd:u2\"" {  } { { "../CPU4.vhdl" "u2" { Text "E:/proyecto final nava/cpu_proyectos_hectorfabianzacategalicia2153035791/cpu_4_inst_lcd/CPU4.vhdl" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513199171228 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "operaciones:u1\|sal\[0\] " "Converted tri-state buffer \"operaciones:u1\|sal\[0\]\" feeding internal logic into a wire" {  } { { "../operaciones.vhdl" "" { Text "E:/proyecto final nava/cpu_proyectos_hectorfabianzacategalicia2153035791/cpu_4_inst_lcd/operaciones.vhdl" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1513199172648 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "operaciones:u1\|sal\[1\] " "Converted tri-state buffer \"operaciones:u1\|sal\[1\]\" feeding internal logic into a wire" {  } { { "../operaciones.vhdl" "" { Text "E:/proyecto final nava/cpu_proyectos_hectorfabianzacategalicia2153035791/cpu_4_inst_lcd/operaciones.vhdl" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1513199172648 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "operaciones:u1\|sal\[2\] " "Converted tri-state buffer \"operaciones:u1\|sal\[2\]\" feeding internal logic into a wire" {  } { { "../operaciones.vhdl" "" { Text "E:/proyecto final nava/cpu_proyectos_hectorfabianzacategalicia2153035791/cpu_4_inst_lcd/operaciones.vhdl" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1513199172648 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "operaciones:u1\|sal\[3\] " "Converted tri-state buffer \"operaciones:u1\|sal\[3\]\" feeding internal logic into a wire" {  } { { "../operaciones.vhdl" "" { Text "E:/proyecto final nava/cpu_proyectos_hectorfabianzacategalicia2153035791/cpu_4_inst_lcd/operaciones.vhdl" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1513199172648 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "operaciones:u1\|sal\[4\] " "Converted tri-state buffer \"operaciones:u1\|sal\[4\]\" feeding internal logic into a wire" {  } { { "../operaciones.vhdl" "" { Text "E:/proyecto final nava/cpu_proyectos_hectorfabianzacategalicia2153035791/cpu_4_inst_lcd/operaciones.vhdl" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1513199172648 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "operaciones:u1\|sal\[5\] " "Converted tri-state buffer \"operaciones:u1\|sal\[5\]\" feeding internal logic into a wire" {  } { { "../operaciones.vhdl" "" { Text "E:/proyecto final nava/cpu_proyectos_hectorfabianzacategalicia2153035791/cpu_4_inst_lcd/operaciones.vhdl" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1513199172648 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "operaciones:u1\|sal\[6\] " "Converted tri-state buffer \"operaciones:u1\|sal\[6\]\" feeding internal logic into a wire" {  } { { "../operaciones.vhdl" "" { Text "E:/proyecto final nava/cpu_proyectos_hectorfabianzacategalicia2153035791/cpu_4_inst_lcd/operaciones.vhdl" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1513199172648 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "operaciones:u1\|sal\[7\] " "Converted tri-state buffer \"operaciones:u1\|sal\[7\]\" feeding internal logic into a wire" {  } { { "../operaciones.vhdl" "" { Text "E:/proyecto final nava/cpu_proyectos_hectorfabianzacategalicia2153035791/cpu_4_inst_lcd/operaciones.vhdl" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1513199172648 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1513199172648 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "CPU:u0\|Add1 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"CPU:u0\|Add1\"" {  } { { "../CPU.vhdl" "Add1" { Text "E:/proyecto final nava/cpu_proyectos_hectorfabianzacategalicia2153035791/cpu_4_inst_lcd/CPU.vhdl" 73 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513199172878 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1513199172878 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CPU:u0\|lpm_add_sub:Add1 " "Elaborated megafunction instantiation \"CPU:u0\|lpm_add_sub:Add1\"" {  } { { "../CPU.vhdl" "" { Text "E:/proyecto final nava/cpu_proyectos_hectorfabianzacategalicia2153035791/cpu_4_inst_lcd/CPU.vhdl" 73 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513199173018 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CPU:u0\|lpm_add_sub:Add1 " "Instantiated megafunction \"CPU:u0\|lpm_add_sub:Add1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 4 " "Parameter \"LPM_WIDTH\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513199173018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513199173018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513199173018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT NO " "Parameter \"ONE_INPUT_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513199173018 ""}  } { { "../CPU.vhdl" "" { Text "E:/proyecto final nava/cpu_proyectos_hectorfabianzacategalicia2153035791/cpu_4_inst_lcd/CPU.vhdl" 73 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1513199173018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mpi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_mpi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mpi " "Found entity 1: add_sub_mpi" {  } { { "db/add_sub_mpi.tdf" "" { Text "E:/proyecto final nava/cpu_proyectos_hectorfabianzacategalicia2153035791/cpu_4_inst_lcd/CPU4Quartus/db/add_sub_mpi.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513199173189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513199173189 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "palabra\[7\] GND " "Pin \"palabra\[7\]\" is stuck at GND" {  } { { "../CPU4.vhdl" "" { Text "E:/proyecto final nava/cpu_proyectos_hectorfabianzacategalicia2153035791/cpu_4_inst_lcd/CPU4.vhdl" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1513199174648 "|CPU4|palabra[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "palabra\[8\] GND " "Pin \"palabra\[8\]\" is stuck at GND" {  } { { "../CPU4.vhdl" "" { Text "E:/proyecto final nava/cpu_proyectos_hectorfabianzacategalicia2153035791/cpu_4_inst_lcd/CPU4.vhdl" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1513199174648 "|CPU4|palabra[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "palabra\[11\] VCC " "Pin \"palabra\[11\]\" is stuck at VCC" {  } { { "../CPU4.vhdl" "" { Text "E:/proyecto final nava/cpu_proyectos_hectorfabianzacategalicia2153035791/cpu_4_inst_lcd/CPU4.vhdl" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1513199174648 "|CPU4|palabra[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "palabra\[12\] VCC " "Pin \"palabra\[12\]\" is stuck at VCC" {  } { { "../CPU4.vhdl" "" { Text "E:/proyecto final nava/cpu_proyectos_hectorfabianzacategalicia2153035791/cpu_4_inst_lcd/CPU4.vhdl" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1513199174648 "|CPU4|palabra[12]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1513199174648 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1513199175178 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1513199176948 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513199176948 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "../CPU4.vhdl" "" { Text "E:/proyecto final nava/cpu_proyectos_hectorfabianzacategalicia2153035791/cpu_4_inst_lcd/CPU4.vhdl" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513199178159 "|CPU4|clk"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1513199178159 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "384 " "Implemented 384 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1513199178168 ""} { "Info" "ICUT_CUT_TM_OPINS" "41 " "Implemented 41 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1513199178168 ""} { "Info" "ICUT_CUT_TM_LCELLS" "341 " "Implemented 341 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1513199178168 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1513199178168 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 22 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 22 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "556 " "Peak virtual memory: 556 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1513199178818 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 13 15:06:18 2017 " "Processing ended: Wed Dec 13 15:06:18 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1513199178818 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1513199178818 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1513199178818 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1513199178818 ""}
