0.7
2020.2
Oct 14 2022
05:20:55
F:/vivado_code/git/Verilog_advanced/ch5/ch5.sim/sim_1/behav/xsim/glbl.v,1665704903,verilog,,,,glbl,,,,,,,,
F:/vivado_code/git/Verilog_advanced/ch5/ch5.srcs/sim_1/new/tb_Auto_LFSR_ALGO.v,1669697127,verilog,,,,tb_Auto_LFSR_ALGO,,,,,,,,
F:/vivado_code/git/Verilog_advanced/ch5/ch5.srcs/sources_1/new/Auto_LFSR_ALGO.v,1669696282,verilog,,F:/vivado_code/git/Verilog_advanced/ch5/ch5.srcs/sim_1/new/tb_Auto_LFSR_ALGO.v,,Auto_LFSR_ALGO,,,,,,,,
