C:\Microsemi\Libero_SoC_v12.6\SynplifyPro\bin64\m_generic.exe  -prodtype  synplify_pro  -encrypt  -pro  -rundir  C:\Microsemi_prj\project2\synthesis   -part M2S010  -package VF400  -grade STD    -continue_on_error -min_cdc_sync_flops 2 -unsafe_cdc_netlist_property 0 -maxfan 10000 -infer_seqShift -clock_globalthreshold 2 -async_globalthreshold 12 -globalthreshold 5000 -low_power_ram_decomp 0 -seqshift_to_uram 0 -block -opcond COMTC -report_path 4000 -disable_ramindex 0 -rep_clkint_driver 1 -microsemi_enhanced_flow 1 -ternary_adder_decomp 66 -pack_uram_addr_reg 1 -RWCheckOnRam 0 -local_tmr_rename -summaryfile C:\Microsemi_prj\project2\synthesis\synlog\report\TopLevel_fpga_mapper.xml -merge_inferred_clocks 0  -top_level_module  TopLevel  -implementation  synthesis  -licensetype  synplifypro_actel  -flow mapping  -mp  4  -prjfile  C:\Microsemi_prj\project2\synthesis\scratchproject.prs  -multisrs  -ovm  C:\Microsemi_prj\project2\synthesis\TopLevel.vm   -freq 100.000   -tcl  C:\Microsemi_prj\project2\designer\TopLevel\synthesis.fdc  C:\Microsemi_prj\project2\synthesis\synwork\TopLevel_prem.srd  -sap  C:\Microsemi_prj\project2\synthesis\TopLevel.sap  -otap  C:\Microsemi_prj\project2\synthesis\TopLevel.tap  -omap  C:\Microsemi_prj\project2\synthesis\TopLevel.map  -devicelib  C:\Microsemi\Libero_SoC_v12.6\SynplifyPro\lib\generic\smartfusion2.v  -ologparam  C:\Microsemi_prj\project2\synthesis\syntmp\TopLevel.plg  -osyn  C:\Microsemi_prj\project2\synthesis\TopLevel.srm  -prjdir  C:\Microsemi_prj\project2\synthesis\  -prjname  TopLevel_syn  -log  C:\Microsemi_prj\project2\synthesis\synlog\TopLevel_fpga_mapper.srr  -sn  2020.03  -jobname  "fpga_mapper" 
relcom:..\..\..\..\Microsemi\Libero_SoC_v12.6\SynplifyPro\bin64\m_generic.exe -prodtype synplify_pro -encrypt -pro -rundir ..\..\synthesis -part M2S010 -package VF400 -grade STD -continue_on_error -min_cdc_sync_flops 2 -unsafe_cdc_netlist_property 0 -maxfan 10000 -infer_seqShift -clock_globalthreshold 2 -async_globalthreshold 12 -globalthreshold 5000 -low_power_ram_decomp 0 -seqshift_to_uram 0 -block -opcond COMTC -report_path 4000 -disable_ramindex 0 -rep_clkint_driver 1 -microsemi_enhanced_flow 1 -ternary_adder_decomp 66 -pack_uram_addr_reg 1 -RWCheckOnRam 0 -local_tmr_rename -summaryfile ..\synlog\report\TopLevel_fpga_mapper.xml -merge_inferred_clocks 0 -top_level_module TopLevel -implementation synthesis -licensetype synplifypro_actel -flow mapping -mp 4 -prjfile ..\scratchproject.prs -multisrs -ovm ..\TopLevel.vm -freq 100.000 -tcl ..\..\designer\TopLevel\synthesis.fdc ..\synwork\TopLevel_prem.srd -sap ..\TopLevel.sap -otap ..\TopLevel.tap -omap ..\TopLevel.map -devicelib ..\..\..\..\Microsemi\Libero_SoC_v12.6\SynplifyPro\lib\generic\smartfusion2.v -ologparam TopLevel.plg -osyn ..\TopLevel.srm -prjdir ..\ -prjname TopLevel_syn -log ..\synlog\TopLevel_fpga_mapper.srr -sn 2020.03 -jobname "fpga_mapper"
rc:0 success:1 runtime:2
file:..\scratchproject.prs|io:o|time:1698095622|size:2287|exec:0|csum:
file:..\TopLevel.vm|io:o|time:1698095626|size:1732|exec:0|csum:
file:..\..\designer\TopLevel\synthesis.fdc|io:i|time:1698095622|size:54|exec:0|csum:E582F07585570F4473C10E6C7724C092
file:..\synwork\TopLevel_prem.srd|io:i|time:1698095625|size:1481|exec:0|csum:ACEC36D84AA79C41C60D7AC62EB0ED25
file:..\TopLevel.sap|io:o|time:1698095625|size:117|exec:0|csum:
file:..\TopLevel.tap|io:o|time:0|size:-1|exec:0|csum:
file:..\TopLevel.map|io:o|time:1698095627|size:28|exec:0|csum:
file:..\..\..\..\Microsemi\Libero_SoC_v12.6\SynplifyPro\lib\generic\smartfusion2.v|io:i|time:1604390290|size:16417|exec:0|csum:F0ABD26EB97073243CF73065BE40E390
file:TopLevel.plg|io:o|time:1698095627|size:184|exec:0|csum:
file:..\TopLevel.srm|io:o|time:1698095626|size:2754|exec:0|csum:
file:..\synlog\TopLevel_fpga_mapper.srr|io:o|time:1698095627|size:7817|exec:0|csum:
file:..\..\..\..\Microsemi\Libero_SoC_v12.6\SynplifyPro\bin64\m_generic.exe|io:i|time:1604390270|size:42820608|exec:1|csum:39CFAC34BBF814CB465BAE1969F6836F
