// Seed: 1582941897
module module_0 (
    output tri0 id_0,
    output supply1 id_1,
    input tri id_2,
    input wor id_3,
    input tri1 id_4,
    input uwire id_5,
    input wand id_6,
    input tri1 id_7
    , id_13,
    output tri id_8,
    input supply1 id_9,
    input supply0 id_10
    , id_14,
    input wire id_11
);
  assign id_13 = -1;
  assign module_1.id_1 = 0;
  wire id_15;
endmodule
module module_1 (
    input  wor  id_0,
    output tri1 id_1
);
  logic id_3;
  ;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_1,
      id_0,
      id_0,
      id_0
  );
endmodule
