// Seed: 487212159
module module_0 (
    input  wire id_0,
    input  wire id_1,
    input  tri  id_2,
    output tri  id_3
);
  tri1 id_5 = id_1;
  assign id_5 = -1;
endmodule
module module_1 #(
    parameter id_0 = 32'd51
) (
    input supply1 _id_0,
    input tri id_1,
    input supply1 id_2,
    input supply1 id_3,
    input tri0 id_4,
    output wand id_5,
    output wire id_6,
    input tri id_7,
    input uwire id_8,
    output wire id_9
);
  logic [7:0][id_0 : 1] id_11;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_8,
      id_9
  );
  assign modCall_1.id_5 = 0;
  wire id_12;
  ;
  assign id_11[-1] = 1;
endmodule
