module deserailizer (parameter WIDTH=30) (input reg[WIDTH-1:0] datain, input clk, output dataout);

integer count=WIDTH-1;
reg s=1'b1;

always@(posedge clk)
begin
	if(s)
	begin
	dataout<=datain[count];
	count<=count-1;
		if(count=0)
		begin
			s<=0;
		end
	end
end

endmodule	