

================================================================
== Vivado HLS Report for 'yuv2rgb'
================================================================
* Date:           Sun Aug  2 12:56:54 2020

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        yuv_filter.prj
* Solution:       solution2
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  | 10.00 ns | 10.723 ns |   1.25 ns  |
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+-------+---------+---------+
    |  Latency (cycles) |  Latency (absolute)  |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max    |  min  |   max   |   Type  |
    +---------+---------+----------+-----------+-------+---------+---------+
    |    40008|  2457608| 0.429 ms | 26.354 ms |  40008|  2457608|   none  |
    +---------+---------+----------+-----------+-------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------+---------+---------+----------+-----------+-----------+-----------------+----------+
        |                                 |  Latency (cycles) | Iteration|  Initiation Interval  |       Trip      |          |
        |            Loop Name            |   min   |   max   |  Latency |  achieved |   target  |      Count      | Pipelined|
        +---------------------------------+---------+---------+----------+-----------+-----------+-----------------+----------+
        |- YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y  |    40006|  2457606|         8|          1|          1| 40000 ~ 2457600 |    yes   |
        +---------------------------------+---------+---------+----------+-----------+-----------+-----------------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 1
  Pipeline-0 : II = 1, D = 8, States = { 2 3 4 5 6 7 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 10 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 2 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.38>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%in_height_read_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %in_height_read)" [yuv_filter.c:68]   --->   Operation 11 'read' 'in_height_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%in_width_read_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %in_width_read)" [yuv_filter.c:68]   --->   Operation 12 'read' 'in_width_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%zext_ln68 = zext i16 %in_width_read_2 to i32" [yuv_filter.c:68]   --->   Operation 13 'zext' 'zext_ln68' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln68_1 = zext i16 %in_height_read_2 to i32" [yuv_filter.c:68]   --->   Operation 14 'zext' 'zext_ln68_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln68 = mul i32 %zext_ln68_1, %zext_ln68" [yuv_filter.c:68]   --->   Operation 15 'mul' 'mul_ln68' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 16 [1/1] (1.76ns)   --->   "br label %1" [yuv_filter.c:85]   --->   Operation 16 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 7.34>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i32 [ 0, %0 ], [ %add_ln85, %YUV2RGB_LOOP_Y ]" [yuv_filter.c:85]   --->   Operation 17 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%x_0 = phi i16 [ 0, %0 ], [ %select_ln94_1, %YUV2RGB_LOOP_Y ]" [yuv_filter.c:94]   --->   Operation 18 'phi' 'x_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%y_0 = phi i16 [ 0, %0 ], [ %y, %YUV2RGB_LOOP_Y ]"   --->   Operation 19 'phi' 'y_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (2.47ns)   --->   "%icmp_ln85 = icmp eq i32 %indvar_flatten, %mul_ln68" [yuv_filter.c:85]   --->   Operation 20 'icmp' 'icmp_ln85' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (2.55ns)   --->   "%add_ln85 = add i32 %indvar_flatten, 1" [yuv_filter.c:85]   --->   Operation 21 'add' 'add_ln85' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "br i1 %icmp_ln85, label %2, label %YUV2RGB_LOOP_Y" [yuv_filter.c:85]   --->   Operation 22 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (2.07ns)   --->   "%x = add i16 1, %x_0" [yuv_filter.c:85]   --->   Operation 23 'add' 'x' <Predicate = (!icmp_ln85)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (2.42ns)   --->   "%icmp_ln88 = icmp eq i16 %y_0, %in_height_read_2" [yuv_filter.c:88]   --->   Operation 24 'icmp' 'icmp_ln88' <Predicate = (!icmp_ln85)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.80ns)   --->   "%select_ln94 = select i1 %icmp_ln88, i16 0, i16 %y_0" [yuv_filter.c:94]   --->   Operation 25 'select' 'select_ln94' <Predicate = (!icmp_ln85)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.80ns)   --->   "%select_ln94_1 = select i1 %icmp_ln88, i16 %x, i16 %x_0" [yuv_filter.c:94]   --->   Operation 26 'select' 'select_ln94_1' <Predicate = (!icmp_ln85)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln94 = trunc i16 %select_ln94_1 to i13" [yuv_filter.c:94]   --->   Operation 27 'trunc' 'trunc_ln94' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln94_cast = call i23 @_ssdm_op_BitConcatenate.i23.i13.i10(i13 %trunc_ln94, i10 0)" [yuv_filter.c:94]   --->   Operation 28 'bitconcatenate' 'zext_ln94_cast' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%trunc_ln94_1 = trunc i16 %select_ln94_1 to i15" [yuv_filter.c:94]   --->   Operation 29 'trunc' 'trunc_ln94_1' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln94_2_cast = call i23 @_ssdm_op_BitConcatenate.i23.i15.i8(i15 %trunc_ln94_1, i8 0)" [yuv_filter.c:94]   --->   Operation 30 'bitconcatenate' 'zext_ln94_2_cast' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln94 = add i23 %zext_ln94_2_cast, %zext_ln94_cast" [yuv_filter.c:94]   --->   Operation 31 'add' 'add_ln94' <Predicate = (!icmp_ln85)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln94 = zext i16 %select_ln94 to i23" [yuv_filter.c:94]   --->   Operation 32 'zext' 'zext_ln94' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (4.10ns) (root node of TernaryAdder)   --->   "%add_ln94_1 = add i23 %add_ln94, %zext_ln94" [yuv_filter.c:94]   --->   Operation 33 'add' 'add_ln94_1' <Predicate = (!icmp_ln85)> <Delay = 4.10> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 34 [1/1] (2.07ns)   --->   "%y = add i16 1, %select_ln94" [yuv_filter.c:88]   --->   Operation 34 'add' 'y' <Predicate = (!icmp_ln85)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln94_1 = zext i23 %add_ln94_1 to i64" [yuv_filter.c:94]   --->   Operation 35 'zext' 'zext_ln94_1' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%in_channels_ch1_addr = getelementptr [2457600 x i8]* %in_channels_ch1, i64 0, i64 %zext_ln94_1" [yuv_filter.c:94]   --->   Operation 36 'getelementptr' 'in_channels_ch1_addr' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%in_channels_ch2_addr = getelementptr [2457600 x i8]* %in_channels_ch2, i64 0, i64 %zext_ln94_1" [yuv_filter.c:95]   --->   Operation 37 'getelementptr' 'in_channels_ch2_addr' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%in_channels_ch3_addr = getelementptr [2457600 x i8]* %in_channels_ch3, i64 0, i64 %zext_ln94_1" [yuv_filter.c:96]   --->   Operation 38 'getelementptr' 'in_channels_ch3_addr' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_3 : Operation 39 [4/4] (3.25ns)   --->   "%Y = load i8* %in_channels_ch1_addr, align 1" [yuv_filter.c:94]   --->   Operation 39 'load' 'Y' <Predicate = (!icmp_ln85)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>
ST_3 : Operation 40 [4/4] (3.25ns)   --->   "%U = load i8* %in_channels_ch2_addr, align 1" [yuv_filter.c:95]   --->   Operation 40 'load' 'U' <Predicate = (!icmp_ln85)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>
ST_3 : Operation 41 [4/4] (3.25ns)   --->   "%V = load i8* %in_channels_ch3_addr, align 1" [yuv_filter.c:96]   --->   Operation 41 'load' 'V' <Predicate = (!icmp_ln85)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>

State 4 <SV = 3> <Delay = 3.25>
ST_4 : Operation 42 [3/4] (3.25ns)   --->   "%Y = load i8* %in_channels_ch1_addr, align 1" [yuv_filter.c:94]   --->   Operation 42 'load' 'Y' <Predicate = (!icmp_ln85)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>
ST_4 : Operation 43 [3/4] (3.25ns)   --->   "%U = load i8* %in_channels_ch2_addr, align 1" [yuv_filter.c:95]   --->   Operation 43 'load' 'U' <Predicate = (!icmp_ln85)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>
ST_4 : Operation 44 [3/4] (3.25ns)   --->   "%V = load i8* %in_channels_ch3_addr, align 1" [yuv_filter.c:96]   --->   Operation 44 'load' 'V' <Predicate = (!icmp_ln85)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>

State 5 <SV = 4> <Delay = 3.25>
ST_5 : Operation 45 [2/4] (3.25ns)   --->   "%Y = load i8* %in_channels_ch1_addr, align 1" [yuv_filter.c:94]   --->   Operation 45 'load' 'Y' <Predicate = (!icmp_ln85)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>
ST_5 : Operation 46 [2/4] (3.25ns)   --->   "%U = load i8* %in_channels_ch2_addr, align 1" [yuv_filter.c:95]   --->   Operation 46 'load' 'U' <Predicate = (!icmp_ln85)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>
ST_5 : Operation 47 [2/4] (3.25ns)   --->   "%V = load i8* %in_channels_ch3_addr, align 1" [yuv_filter.c:96]   --->   Operation 47 'load' 'V' <Predicate = (!icmp_ln85)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>

State 6 <SV = 5> <Delay = 8.59>
ST_6 : Operation 48 [1/4] (3.25ns)   --->   "%Y = load i8* %in_channels_ch1_addr, align 1" [yuv_filter.c:94]   --->   Operation 48 'load' 'Y' <Predicate = (!icmp_ln85)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>
ST_6 : Operation 49 [1/4] (3.25ns)   --->   "%U = load i8* %in_channels_ch2_addr, align 1" [yuv_filter.c:95]   --->   Operation 49 'load' 'U' <Predicate = (!icmp_ln85)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>
ST_6 : Operation 50 [1/4] (3.25ns)   --->   "%V = load i8* %in_channels_ch3_addr, align 1" [yuv_filter.c:96]   --->   Operation 50 'load' 'V' <Predicate = (!icmp_ln85)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>
ST_6 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln97 = zext i8 %Y to i9" [yuv_filter.c:97]   --->   Operation 51 'zext' 'zext_ln97' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_6 : Operation 52 [1/1] (1.91ns)   --->   "%C = add i9 -16, %zext_ln97" [yuv_filter.c:97]   --->   Operation 52 'add' 'C' <Predicate = (!icmp_ln85)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 53 [1/1] (0.99ns)   --->   "%D = xor i8 %U, -128" [yuv_filter.c:98]   --->   Operation 53 'xor' 'D' <Predicate = (!icmp_ln85)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 54 [1/1] (0.99ns)   --->   "%E = xor i8 %V, -128" [yuv_filter.c:99]   --->   Operation 54 'xor' 'E' <Predicate = (!icmp_ln85)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 55 [1/1] (0.00ns)   --->   "%sext_ln101 = sext i8 %E to i17" [yuv_filter.c:101]   --->   Operation 55 'sext' 'sext_ln101' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_6 : Operation 56 [1/1] (4.35ns)   --->   "%mul_ln101_1 = mul i17 -208, %sext_ln101" [yuv_filter.c:101]   --->   Operation 56 'mul' 'mul_ln101_1' <Predicate = (!icmp_ln85)> <Delay = 4.35> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 10.7>
ST_7 : Operation 57 [1/1] (0.00ns)   --->   "%sext_ln100 = sext i9 %C to i18" [yuv_filter.c:100]   --->   Operation 57 'sext' 'sext_ln100' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_7 : Operation 58 [1/1] (3.36ns) (grouped into DSP with root node add_ln100)   --->   "%mul_ln100 = mul i18 298, %sext_ln100" [yuv_filter.c:100]   --->   Operation 58 'mul' 'mul_ln100' <Predicate = (!icmp_ln85)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 59 [1/1] (0.00ns)   --->   "%sext_ln100_1 = sext i8 %E to i18" [yuv_filter.c:100]   --->   Operation 59 'sext' 'sext_ln100_1' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_7 : Operation 60 [1/1] (3.36ns) (grouped into DSP with root node add_ln100_1)   --->   "%mul_ln100_1 = mul i18 409, %sext_ln100_1" [yuv_filter.c:100]   --->   Operation 60 'mul' 'mul_ln100_1' <Predicate = (!icmp_ln85)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 61 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln100 = add i18 128, %mul_ln100" [yuv_filter.c:100]   --->   Operation 61 'add' 'add_ln100' <Predicate = (!icmp_ln85)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 62 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln100_1 = add i18 %mul_ln100_1, %add_ln100" [yuv_filter.c:100]   --->   Operation 62 'add' 'add_ln100_1' <Predicate = (!icmp_ln85)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 63 [1/1] (0.00ns)   --->   "%tmp = call i2 @_ssdm_op_PartSelect.i2.i18.i32.i32(i18 %add_ln100_1, i32 16, i32 17)" [yuv_filter.c:100]   --->   Operation 63 'partselect' 'tmp' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_7 : Operation 64 [1/1] (0.95ns)   --->   "%icmp_ln100 = icmp eq i2 %tmp, 1" [yuv_filter.c:100]   --->   Operation 64 'icmp' 'icmp_ln100' <Predicate = (!icmp_ln85)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 65 [1/1] (0.00ns)   --->   "%sext_ln101_1 = sext i8 %D to i16" [yuv_filter.c:101]   --->   Operation 65 'sext' 'sext_ln101_1' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_7 : Operation 66 [1/1] (3.36ns) (grouped into DSP with root node add_ln101)   --->   "%mul_ln101 = mul i16 -100, %sext_ln101_1" [yuv_filter.c:101]   --->   Operation 66 'mul' 'mul_ln101' <Predicate = (!icmp_ln85)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 67 [1/1] (0.00ns) (grouped into DSP with root node add_ln101)   --->   "%sext_ln101_4 = sext i16 %mul_ln101 to i17" [yuv_filter.c:101]   --->   Operation 67 'sext' 'sext_ln101_4' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_7 : Operation 68 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln101 = add i17 %mul_ln101_1, %sext_ln101_4" [yuv_filter.c:101]   --->   Operation 68 'add' 'add_ln101' <Predicate = (!icmp_ln85)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 69 [1/1] (0.00ns)   --->   "%sext_ln101_2 = sext i17 %add_ln101 to i18" [yuv_filter.c:101]   --->   Operation 69 'sext' 'sext_ln101_2' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_7 : Operation 70 [1/1] (2.13ns)   --->   "%add_ln101_1 = add i18 %add_ln100, %sext_ln101_2" [yuv_filter.c:101]   --->   Operation 70 'add' 'add_ln101_1' <Predicate = (!icmp_ln85)> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_3 = call i2 @_ssdm_op_PartSelect.i2.i18.i32.i32(i18 %add_ln101_1, i32 16, i32 17)" [yuv_filter.c:101]   --->   Operation 71 'partselect' 'tmp_3' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_7 : Operation 72 [1/1] (0.95ns)   --->   "%icmp_ln101 = icmp eq i2 %tmp_3, 1" [yuv_filter.c:101]   --->   Operation 72 'icmp' 'icmp_ln101' <Predicate = (!icmp_ln85)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node G)   --->   "%tmp_4 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %add_ln101_1, i32 17)" [yuv_filter.c:101]   --->   Operation 73 'bitselect' 'tmp_4' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_7 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node G)   --->   "%trunc_ln3 = call i8 @_ssdm_op_PartSelect.i8.i18.i32.i32(i18 %add_ln101_1, i32 8, i32 15)" [yuv_filter.c:101]   --->   Operation 74 'partselect' 'trunc_ln3' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_7 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node G)   --->   "%select_ln101 = select i1 %icmp_ln101, i8 -1, i8 0" [yuv_filter.c:101]   --->   Operation 75 'select' 'select_ln101' <Predicate = (!icmp_ln85)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node G)   --->   "%or_ln101 = or i1 %icmp_ln101, %tmp_4" [yuv_filter.c:101]   --->   Operation 76 'or' 'or_ln101' <Predicate = (!icmp_ln85)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 77 [1/1] (1.24ns) (out node of the LUT)   --->   "%G = select i1 %or_ln101, i8 %select_ln101, i8 %trunc_ln3" [yuv_filter.c:101]   --->   Operation 77 'select' 'G' <Predicate = (!icmp_ln85)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 78 [1/1] (0.00ns)   --->   "%shl_ln102_1 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %D, i2 0)" [yuv_filter.c:102]   --->   Operation 78 'bitconcatenate' 'shl_ln102_1' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_7 : Operation 79 [1/1] (0.00ns)   --->   "%sext_ln102_1 = sext i10 %shl_ln102_1 to i18" [yuv_filter.c:102]   --->   Operation 79 'sext' 'sext_ln102_1' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_7 : Operation 80 [1/1] (2.13ns)   --->   "%add_ln102_1 = add i18 %add_ln100, %sext_ln102_1" [yuv_filter.c:102]   --->   Operation 80 'add' 'add_ln102_1' <Predicate = (!icmp_ln85)> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.76>
ST_8 : Operation 81 [1/1] (0.00ns)   --->   "%out_channels_ch1_add = getelementptr [2457600 x i8]* %out_channels_ch1, i64 0, i64 %zext_ln94_1" [yuv_filter.c:103]   --->   Operation 81 'getelementptr' 'out_channels_ch1_add' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_8 : Operation 82 [1/1] (0.00ns)   --->   "%out_channels_ch2_add = getelementptr [2457600 x i8]* %out_channels_ch2, i64 0, i64 %zext_ln94_1" [yuv_filter.c:104]   --->   Operation 82 'getelementptr' 'out_channels_ch2_add' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_8 : Operation 83 [1/1] (0.00ns)   --->   "%out_channels_ch3_add = getelementptr [2457600 x i8]* %out_channels_ch3, i64 0, i64 %zext_ln94_1" [yuv_filter.c:105]   --->   Operation 83 'getelementptr' 'out_channels_ch3_add' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_8 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node R)   --->   "%tmp_1 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %add_ln100_1, i32 17)" [yuv_filter.c:100]   --->   Operation 84 'bitselect' 'tmp_1' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_8 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node R)   --->   "%trunc_ln = call i8 @_ssdm_op_PartSelect.i8.i18.i32.i32(i18 %add_ln100_1, i32 8, i32 15)" [yuv_filter.c:100]   --->   Operation 85 'partselect' 'trunc_ln' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_8 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node R)   --->   "%select_ln100 = select i1 %icmp_ln100, i8 -1, i8 0" [yuv_filter.c:100]   --->   Operation 86 'select' 'select_ln100' <Predicate = (!icmp_ln85)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node R)   --->   "%or_ln100 = or i1 %icmp_ln100, %tmp_1" [yuv_filter.c:100]   --->   Operation 87 'or' 'or_ln100' <Predicate = (!icmp_ln85)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 88 [1/1] (1.24ns) (out node of the LUT)   --->   "%R = select i1 %or_ln100, i8 %select_ln100, i8 %trunc_ln" [yuv_filter.c:100]   --->   Operation 88 'select' 'R' <Predicate = (!icmp_ln85)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 89 [1/1] (0.00ns)   --->   "%shl_ln = call i17 @_ssdm_op_BitConcatenate.i17.i8.i9(i8 %D, i9 0)" [yuv_filter.c:102]   --->   Operation 89 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_8 : Operation 90 [1/1] (0.00ns)   --->   "%sext_ln102 = sext i17 %shl_ln to i19" [yuv_filter.c:102]   --->   Operation 90 'sext' 'sext_ln102' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_8 : Operation 91 [1/1] (0.00ns)   --->   "%sext_ln102_2 = sext i18 %add_ln102_1 to i19" [yuv_filter.c:102]   --->   Operation 91 'sext' 'sext_ln102_2' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_8 : Operation 92 [1/1] (2.13ns)   --->   "%add_ln102 = add i19 %sext_ln102, %sext_ln102_2" [yuv_filter.c:102]   --->   Operation 92 'add' 'add_ln102' <Predicate = (!icmp_ln85)> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 93 [1/1] (0.00ns)   --->   "%tmp_5 = call i3 @_ssdm_op_PartSelect.i3.i19.i32.i32(i19 %add_ln102, i32 16, i32 18)" [yuv_filter.c:102]   --->   Operation 93 'partselect' 'tmp_5' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_8 : Operation 94 [1/1] (1.13ns)   --->   "%icmp_ln102 = icmp sgt i3 %tmp_5, 0" [yuv_filter.c:102]   --->   Operation 94 'icmp' 'icmp_ln102' <Predicate = (!icmp_ln85)> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node B)   --->   "%tmp_6 = call i1 @_ssdm_op_BitSelect.i1.i19.i32(i19 %add_ln102, i32 18)" [yuv_filter.c:102]   --->   Operation 95 'bitselect' 'tmp_6' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_8 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node B)   --->   "%trunc_ln4 = call i8 @_ssdm_op_PartSelect.i8.i19.i32.i32(i19 %add_ln102, i32 8, i32 15)" [yuv_filter.c:102]   --->   Operation 96 'partselect' 'trunc_ln4' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_8 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node B)   --->   "%select_ln102 = select i1 %icmp_ln102, i8 -1, i8 0" [yuv_filter.c:102]   --->   Operation 97 'select' 'select_ln102' <Predicate = (!icmp_ln85)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node B)   --->   "%or_ln102 = or i1 %icmp_ln102, %tmp_6" [yuv_filter.c:102]   --->   Operation 98 'or' 'or_ln102' <Predicate = (!icmp_ln85)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 99 [1/1] (1.24ns) (out node of the LUT)   --->   "%B = select i1 %or_ln102, i8 %select_ln102, i8 %trunc_ln4" [yuv_filter.c:102]   --->   Operation 99 'select' 'B' <Predicate = (!icmp_ln85)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 100 [2/2] (3.25ns)   --->   "store i8 %R, i8* %out_channels_ch1_add, align 1" [yuv_filter.c:103]   --->   Operation 100 'store' <Predicate = (!icmp_ln85)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>
ST_8 : Operation 101 [2/2] (3.25ns)   --->   "store i8 %G, i8* %out_channels_ch2_add, align 1" [yuv_filter.c:104]   --->   Operation 101 'store' <Predicate = (!icmp_ln85)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>
ST_8 : Operation 102 [2/2] (3.25ns)   --->   "store i8 %B, i8* %out_channels_ch3_add, align 1" [yuv_filter.c:105]   --->   Operation 102 'store' <Predicate = (!icmp_ln85)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>

State 9 <SV = 8> <Delay = 3.25>
ST_9 : Operation 103 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([30 x i8]* @YUV2RGB_LOOP_X_YUV2R)"   --->   Operation 103 'specloopname' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_9 : Operation 104 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 40000, i64 2457600, i64 784400)"   --->   Operation 104 'speclooptripcount' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_9 : Operation 105 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str4) nounwind" [yuv_filter.c:88]   --->   Operation 105 'specloopname' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_9 : Operation 106 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str4)" [yuv_filter.c:88]   --->   Operation 106 'specregionbegin' 'tmp_2' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_9 : Operation 107 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [yuv_filter.c:89]   --->   Operation 107 'specpipeline' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_9 : Operation 108 [1/2] (3.25ns)   --->   "store i8 %R, i8* %out_channels_ch1_add, align 1" [yuv_filter.c:103]   --->   Operation 108 'store' <Predicate = (!icmp_ln85)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>
ST_9 : Operation 109 [1/2] (3.25ns)   --->   "store i8 %G, i8* %out_channels_ch2_add, align 1" [yuv_filter.c:104]   --->   Operation 109 'store' <Predicate = (!icmp_ln85)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>
ST_9 : Operation 110 [1/2] (3.25ns)   --->   "store i8 %B, i8* %out_channels_ch3_add, align 1" [yuv_filter.c:105]   --->   Operation 110 'store' <Predicate = (!icmp_ln85)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>
ST_9 : Operation 111 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str4, i32 %tmp_2)" [yuv_filter.c:106]   --->   Operation 111 'specregionend' 'empty' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_9 : Operation 112 [1/1] (0.00ns)   --->   "br label %1" [yuv_filter.c:88]   --->   Operation 112 'br' <Predicate = (!icmp_ln85)> <Delay = 0.00>

State 10 <SV = 2> <Delay = 0.00>
ST_10 : Operation 113 [1/1] (0.00ns)   --->   "%mrv = insertvalue { i16, i16 } undef, i16 %in_width_read_2, 0" [yuv_filter.c:108]   --->   Operation 113 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 114 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue { i16, i16 } %mrv, i16 %in_height_read_2, 1" [yuv_filter.c:108]   --->   Operation 114 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 115 [1/1] (0.00ns)   --->   "ret { i16, i16 } %mrv_1" [yuv_filter.c:108]   --->   Operation 115 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_channels_ch1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ in_channels_ch2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ in_channels_ch3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ in_width_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in_height_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ out_channels_ch1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ out_channels_ch2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ out_channels_ch3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
in_height_read_2      (read             ) [ 00111111111]
in_width_read_2       (read             ) [ 00111111111]
zext_ln68             (zext             ) [ 00000000000]
zext_ln68_1           (zext             ) [ 00000000000]
mul_ln68              (mul              ) [ 00111111110]
br_ln85               (br               ) [ 01111111110]
indvar_flatten        (phi              ) [ 00100000000]
x_0                   (phi              ) [ 00100000000]
y_0                   (phi              ) [ 00100000000]
icmp_ln85             (icmp             ) [ 00111111110]
add_ln85              (add              ) [ 01111111110]
br_ln85               (br               ) [ 00000000000]
x                     (add              ) [ 00000000000]
icmp_ln88             (icmp             ) [ 00000000000]
select_ln94           (select           ) [ 00000000000]
select_ln94_1         (select           ) [ 01111111110]
trunc_ln94            (trunc            ) [ 00000000000]
zext_ln94_cast        (bitconcatenate   ) [ 00000000000]
trunc_ln94_1          (trunc            ) [ 00000000000]
zext_ln94_2_cast      (bitconcatenate   ) [ 00000000000]
add_ln94              (add              ) [ 00000000000]
zext_ln94             (zext             ) [ 00000000000]
add_ln94_1            (add              ) [ 00110000000]
y                     (add              ) [ 01111111110]
zext_ln94_1           (zext             ) [ 00101111100]
in_channels_ch1_addr  (getelementptr    ) [ 00101110000]
in_channels_ch2_addr  (getelementptr    ) [ 00101110000]
in_channels_ch3_addr  (getelementptr    ) [ 00101110000]
Y                     (load             ) [ 00000000000]
U                     (load             ) [ 00000000000]
V                     (load             ) [ 00000000000]
zext_ln97             (zext             ) [ 00000000000]
C                     (add              ) [ 00100001000]
D                     (xor              ) [ 00100001100]
E                     (xor              ) [ 00100001000]
sext_ln101            (sext             ) [ 00000000000]
mul_ln101_1           (mul              ) [ 00100001000]
sext_ln100            (sext             ) [ 00000000000]
mul_ln100             (mul              ) [ 00000000000]
sext_ln100_1          (sext             ) [ 00000000000]
mul_ln100_1           (mul              ) [ 00000000000]
add_ln100             (add              ) [ 00000000000]
add_ln100_1           (add              ) [ 00100000100]
tmp                   (partselect       ) [ 00000000000]
icmp_ln100            (icmp             ) [ 00100000100]
sext_ln101_1          (sext             ) [ 00000000000]
mul_ln101             (mul              ) [ 00000000000]
sext_ln101_4          (sext             ) [ 00000000000]
add_ln101             (add              ) [ 00000000000]
sext_ln101_2          (sext             ) [ 00000000000]
add_ln101_1           (add              ) [ 00000000000]
tmp_3                 (partselect       ) [ 00000000000]
icmp_ln101            (icmp             ) [ 00000000000]
tmp_4                 (bitselect        ) [ 00000000000]
trunc_ln3             (partselect       ) [ 00000000000]
select_ln101          (select           ) [ 00000000000]
or_ln101              (or               ) [ 00000000000]
G                     (select           ) [ 00100000110]
shl_ln102_1           (bitconcatenate   ) [ 00000000000]
sext_ln102_1          (sext             ) [ 00000000000]
add_ln102_1           (add              ) [ 00100000100]
out_channels_ch1_add  (getelementptr    ) [ 00100000010]
out_channels_ch2_add  (getelementptr    ) [ 00100000010]
out_channels_ch3_add  (getelementptr    ) [ 00100000010]
tmp_1                 (bitselect        ) [ 00000000000]
trunc_ln              (partselect       ) [ 00000000000]
select_ln100          (select           ) [ 00000000000]
or_ln100              (or               ) [ 00000000000]
R                     (select           ) [ 00100000010]
shl_ln                (bitconcatenate   ) [ 00000000000]
sext_ln102            (sext             ) [ 00000000000]
sext_ln102_2          (sext             ) [ 00000000000]
add_ln102             (add              ) [ 00000000000]
tmp_5                 (partselect       ) [ 00000000000]
icmp_ln102            (icmp             ) [ 00000000000]
tmp_6                 (bitselect        ) [ 00000000000]
trunc_ln4             (partselect       ) [ 00000000000]
select_ln102          (select           ) [ 00000000000]
or_ln102              (or               ) [ 00000000000]
B                     (select           ) [ 00100000010]
specloopname_ln0      (specloopname     ) [ 00000000000]
speclooptripcount_ln0 (speclooptripcount) [ 00000000000]
specloopname_ln88     (specloopname     ) [ 00000000000]
tmp_2                 (specregionbegin  ) [ 00000000000]
specpipeline_ln89     (specpipeline     ) [ 00000000000]
store_ln103           (store            ) [ 00000000000]
store_ln104           (store            ) [ 00000000000]
store_ln105           (store            ) [ 00000000000]
empty                 (specregionend    ) [ 00000000000]
br_ln88               (br               ) [ 01111111110]
mrv                   (insertvalue      ) [ 00000000000]
mrv_1                 (insertvalue      ) [ 00000000000]
ret_ln108             (ret              ) [ 00000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_channels_ch1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_channels_ch1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="in_channels_ch2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_channels_ch2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="in_channels_ch3">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_channels_ch3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="in_width_read">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_width_read"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="in_height_read">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_height_read"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="out_channels_ch1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_channels_ch1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="out_channels_ch2">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_channels_ch2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="out_channels_ch3">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_channels_ch3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i23.i13.i10"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i23.i15.i8"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i18.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i18.i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i18.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i8.i2"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i17.i8.i9"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i19.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i19.i32"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i19.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="YUV2RGB_LOOP_X_YUV2R"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1004" name="in_height_read_2_read_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="16" slack="0"/>
<pin id="114" dir="0" index="1" bw="16" slack="0"/>
<pin id="115" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_height_read_2/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="in_width_read_2_read_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="16" slack="0"/>
<pin id="120" dir="0" index="1" bw="16" slack="0"/>
<pin id="121" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_width_read_2/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="in_channels_ch1_addr_gep_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="8" slack="0"/>
<pin id="126" dir="0" index="1" bw="1" slack="0"/>
<pin id="127" dir="0" index="2" bw="23" slack="0"/>
<pin id="128" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_channels_ch1_addr/3 "/>
</bind>
</comp>

<comp id="131" class="1004" name="in_channels_ch2_addr_gep_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="8" slack="0"/>
<pin id="133" dir="0" index="1" bw="1" slack="0"/>
<pin id="134" dir="0" index="2" bw="23" slack="0"/>
<pin id="135" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_channels_ch2_addr/3 "/>
</bind>
</comp>

<comp id="138" class="1004" name="in_channels_ch3_addr_gep_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="8" slack="0"/>
<pin id="140" dir="0" index="1" bw="1" slack="0"/>
<pin id="141" dir="0" index="2" bw="23" slack="0"/>
<pin id="142" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_channels_ch3_addr/3 "/>
</bind>
</comp>

<comp id="145" class="1004" name="grp_access_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="22" slack="0"/>
<pin id="147" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="148" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="149" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Y/3 "/>
</bind>
</comp>

<comp id="151" class="1004" name="grp_access_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="22" slack="0"/>
<pin id="153" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="154" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="155" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="U/3 "/>
</bind>
</comp>

<comp id="157" class="1004" name="grp_access_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="22" slack="0"/>
<pin id="159" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="160" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="161" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="V/3 "/>
</bind>
</comp>

<comp id="163" class="1004" name="out_channels_ch1_add_gep_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="8" slack="0"/>
<pin id="165" dir="0" index="1" bw="1" slack="0"/>
<pin id="166" dir="0" index="2" bw="23" slack="5"/>
<pin id="167" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_channels_ch1_add/8 "/>
</bind>
</comp>

<comp id="170" class="1004" name="out_channels_ch2_add_gep_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="8" slack="0"/>
<pin id="172" dir="0" index="1" bw="1" slack="0"/>
<pin id="173" dir="0" index="2" bw="23" slack="5"/>
<pin id="174" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_channels_ch2_add/8 "/>
</bind>
</comp>

<comp id="177" class="1004" name="out_channels_ch3_add_gep_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="8" slack="0"/>
<pin id="179" dir="0" index="1" bw="1" slack="0"/>
<pin id="180" dir="0" index="2" bw="23" slack="5"/>
<pin id="181" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_channels_ch3_add/8 "/>
</bind>
</comp>

<comp id="184" class="1004" name="grp_access_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="22" slack="0"/>
<pin id="186" dir="0" index="1" bw="8" slack="0"/>
<pin id="187" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="188" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln103/8 "/>
</bind>
</comp>

<comp id="190" class="1004" name="grp_access_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="22" slack="0"/>
<pin id="192" dir="0" index="1" bw="8" slack="1"/>
<pin id="193" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="194" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln104/8 "/>
</bind>
</comp>

<comp id="196" class="1004" name="grp_access_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="22" slack="0"/>
<pin id="198" dir="0" index="1" bw="8" slack="0"/>
<pin id="199" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="200" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln105/8 "/>
</bind>
</comp>

<comp id="202" class="1005" name="indvar_flatten_reg_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="32" slack="1"/>
<pin id="204" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="206" class="1004" name="indvar_flatten_phi_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="1" slack="1"/>
<pin id="208" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="209" dir="0" index="2" bw="32" slack="0"/>
<pin id="210" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="211" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="213" class="1005" name="x_0_reg_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="16" slack="1"/>
<pin id="215" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="x_0 (phireg) "/>
</bind>
</comp>

<comp id="217" class="1004" name="x_0_phi_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="1" slack="1"/>
<pin id="219" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="220" dir="0" index="2" bw="16" slack="0"/>
<pin id="221" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="222" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="x_0/2 "/>
</bind>
</comp>

<comp id="224" class="1005" name="y_0_reg_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="16" slack="1"/>
<pin id="226" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="y_0 (phireg) "/>
</bind>
</comp>

<comp id="228" class="1004" name="y_0_phi_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="1" slack="1"/>
<pin id="230" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="231" dir="0" index="2" bw="16" slack="0"/>
<pin id="232" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="233" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="y_0/2 "/>
</bind>
</comp>

<comp id="235" class="1004" name="zext_ln68_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="16" slack="0"/>
<pin id="237" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln68/1 "/>
</bind>
</comp>

<comp id="239" class="1004" name="zext_ln68_1_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="16" slack="0"/>
<pin id="241" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln68_1/1 "/>
</bind>
</comp>

<comp id="243" class="1004" name="icmp_ln85_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="32" slack="0"/>
<pin id="245" dir="0" index="1" bw="32" slack="1"/>
<pin id="246" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln85/2 "/>
</bind>
</comp>

<comp id="248" class="1004" name="add_ln85_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="32" slack="0"/>
<pin id="250" dir="0" index="1" bw="1" slack="0"/>
<pin id="251" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln85/2 "/>
</bind>
</comp>

<comp id="254" class="1004" name="x_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="1" slack="0"/>
<pin id="256" dir="0" index="1" bw="16" slack="0"/>
<pin id="257" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x/2 "/>
</bind>
</comp>

<comp id="260" class="1004" name="icmp_ln88_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="16" slack="0"/>
<pin id="262" dir="0" index="1" bw="16" slack="1"/>
<pin id="263" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln88/2 "/>
</bind>
</comp>

<comp id="265" class="1004" name="select_ln94_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="1" slack="0"/>
<pin id="267" dir="0" index="1" bw="1" slack="0"/>
<pin id="268" dir="0" index="2" bw="16" slack="0"/>
<pin id="269" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln94/2 "/>
</bind>
</comp>

<comp id="273" class="1004" name="select_ln94_1_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="1" slack="0"/>
<pin id="275" dir="0" index="1" bw="16" slack="0"/>
<pin id="276" dir="0" index="2" bw="16" slack="0"/>
<pin id="277" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln94_1/2 "/>
</bind>
</comp>

<comp id="281" class="1004" name="trunc_ln94_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="16" slack="0"/>
<pin id="283" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln94/2 "/>
</bind>
</comp>

<comp id="285" class="1004" name="zext_ln94_cast_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="23" slack="0"/>
<pin id="287" dir="0" index="1" bw="13" slack="0"/>
<pin id="288" dir="0" index="2" bw="1" slack="0"/>
<pin id="289" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="zext_ln94_cast/2 "/>
</bind>
</comp>

<comp id="293" class="1004" name="trunc_ln94_1_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="16" slack="0"/>
<pin id="295" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln94_1/2 "/>
</bind>
</comp>

<comp id="297" class="1004" name="zext_ln94_2_cast_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="23" slack="0"/>
<pin id="299" dir="0" index="1" bw="15" slack="0"/>
<pin id="300" dir="0" index="2" bw="1" slack="0"/>
<pin id="301" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="zext_ln94_2_cast/2 "/>
</bind>
</comp>

<comp id="305" class="1004" name="add_ln94_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="23" slack="0"/>
<pin id="307" dir="0" index="1" bw="23" slack="0"/>
<pin id="308" dir="1" index="2" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln94/2 "/>
</bind>
</comp>

<comp id="311" class="1004" name="zext_ln94_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="16" slack="0"/>
<pin id="313" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln94/2 "/>
</bind>
</comp>

<comp id="315" class="1004" name="add_ln94_1_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="23" slack="0"/>
<pin id="317" dir="0" index="1" bw="16" slack="0"/>
<pin id="318" dir="1" index="2" bw="23" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln94_1/2 "/>
</bind>
</comp>

<comp id="321" class="1004" name="y_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="1" slack="0"/>
<pin id="323" dir="0" index="1" bw="16" slack="0"/>
<pin id="324" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="y/2 "/>
</bind>
</comp>

<comp id="327" class="1004" name="zext_ln94_1_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="23" slack="1"/>
<pin id="329" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln94_1/3 "/>
</bind>
</comp>

<comp id="333" class="1004" name="zext_ln97_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="8" slack="0"/>
<pin id="335" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln97/6 "/>
</bind>
</comp>

<comp id="337" class="1004" name="C_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="5" slack="0"/>
<pin id="339" dir="0" index="1" bw="8" slack="0"/>
<pin id="340" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="C/6 "/>
</bind>
</comp>

<comp id="343" class="1004" name="D_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="8" slack="0"/>
<pin id="345" dir="0" index="1" bw="8" slack="0"/>
<pin id="346" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="D/6 "/>
</bind>
</comp>

<comp id="349" class="1004" name="E_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="8" slack="0"/>
<pin id="351" dir="0" index="1" bw="8" slack="0"/>
<pin id="352" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="E/6 "/>
</bind>
</comp>

<comp id="355" class="1004" name="sext_ln101_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="8" slack="0"/>
<pin id="357" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln101/6 "/>
</bind>
</comp>

<comp id="359" class="1004" name="mul_ln101_1_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="9" slack="0"/>
<pin id="361" dir="0" index="1" bw="8" slack="0"/>
<pin id="362" dir="1" index="2" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln101_1/6 "/>
</bind>
</comp>

<comp id="365" class="1004" name="sext_ln100_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="9" slack="1"/>
<pin id="367" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln100/7 "/>
</bind>
</comp>

<comp id="368" class="1004" name="sext_ln100_1_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="8" slack="1"/>
<pin id="370" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln100_1/7 "/>
</bind>
</comp>

<comp id="371" class="1004" name="tmp_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="2" slack="0"/>
<pin id="373" dir="0" index="1" bw="18" slack="0"/>
<pin id="374" dir="0" index="2" bw="6" slack="0"/>
<pin id="375" dir="0" index="3" bw="6" slack="0"/>
<pin id="376" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/7 "/>
</bind>
</comp>

<comp id="380" class="1004" name="icmp_ln100_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="2" slack="0"/>
<pin id="382" dir="0" index="1" bw="1" slack="0"/>
<pin id="383" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln100/7 "/>
</bind>
</comp>

<comp id="386" class="1004" name="sext_ln101_1_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="8" slack="1"/>
<pin id="388" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln101_1/7 "/>
</bind>
</comp>

<comp id="389" class="1004" name="sext_ln101_2_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="17" slack="0"/>
<pin id="391" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln101_2/7 "/>
</bind>
</comp>

<comp id="392" class="1004" name="add_ln101_1_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="18" slack="0"/>
<pin id="394" dir="0" index="1" bw="17" slack="0"/>
<pin id="395" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln101_1/7 "/>
</bind>
</comp>

<comp id="397" class="1004" name="tmp_3_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="2" slack="0"/>
<pin id="399" dir="0" index="1" bw="18" slack="0"/>
<pin id="400" dir="0" index="2" bw="6" slack="0"/>
<pin id="401" dir="0" index="3" bw="6" slack="0"/>
<pin id="402" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/7 "/>
</bind>
</comp>

<comp id="407" class="1004" name="icmp_ln101_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="2" slack="0"/>
<pin id="409" dir="0" index="1" bw="1" slack="0"/>
<pin id="410" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln101/7 "/>
</bind>
</comp>

<comp id="413" class="1004" name="tmp_4_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="1" slack="0"/>
<pin id="415" dir="0" index="1" bw="18" slack="0"/>
<pin id="416" dir="0" index="2" bw="6" slack="0"/>
<pin id="417" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_4/7 "/>
</bind>
</comp>

<comp id="421" class="1004" name="trunc_ln3_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="8" slack="0"/>
<pin id="423" dir="0" index="1" bw="18" slack="0"/>
<pin id="424" dir="0" index="2" bw="5" slack="0"/>
<pin id="425" dir="0" index="3" bw="5" slack="0"/>
<pin id="426" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln3/7 "/>
</bind>
</comp>

<comp id="431" class="1004" name="select_ln101_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="1" slack="0"/>
<pin id="433" dir="0" index="1" bw="1" slack="0"/>
<pin id="434" dir="0" index="2" bw="1" slack="0"/>
<pin id="435" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln101/7 "/>
</bind>
</comp>

<comp id="439" class="1004" name="or_ln101_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="1" slack="0"/>
<pin id="441" dir="0" index="1" bw="1" slack="0"/>
<pin id="442" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln101/7 "/>
</bind>
</comp>

<comp id="445" class="1004" name="G_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="1" slack="0"/>
<pin id="447" dir="0" index="1" bw="8" slack="0"/>
<pin id="448" dir="0" index="2" bw="8" slack="0"/>
<pin id="449" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="G/7 "/>
</bind>
</comp>

<comp id="453" class="1004" name="shl_ln102_1_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="10" slack="0"/>
<pin id="455" dir="0" index="1" bw="8" slack="1"/>
<pin id="456" dir="0" index="2" bw="1" slack="0"/>
<pin id="457" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln102_1/7 "/>
</bind>
</comp>

<comp id="460" class="1004" name="sext_ln102_1_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="10" slack="0"/>
<pin id="462" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln102_1/7 "/>
</bind>
</comp>

<comp id="464" class="1004" name="add_ln102_1_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="18" slack="0"/>
<pin id="466" dir="0" index="1" bw="10" slack="0"/>
<pin id="467" dir="1" index="2" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln102_1/7 "/>
</bind>
</comp>

<comp id="469" class="1004" name="tmp_1_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="1" slack="0"/>
<pin id="471" dir="0" index="1" bw="18" slack="1"/>
<pin id="472" dir="0" index="2" bw="6" slack="0"/>
<pin id="473" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_1/8 "/>
</bind>
</comp>

<comp id="476" class="1004" name="trunc_ln_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="8" slack="0"/>
<pin id="478" dir="0" index="1" bw="18" slack="1"/>
<pin id="479" dir="0" index="2" bw="5" slack="0"/>
<pin id="480" dir="0" index="3" bw="5" slack="0"/>
<pin id="481" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/8 "/>
</bind>
</comp>

<comp id="485" class="1004" name="select_ln100_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="1" slack="1"/>
<pin id="487" dir="0" index="1" bw="1" slack="0"/>
<pin id="488" dir="0" index="2" bw="1" slack="0"/>
<pin id="489" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln100/8 "/>
</bind>
</comp>

<comp id="492" class="1004" name="or_ln100_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="1" slack="1"/>
<pin id="494" dir="0" index="1" bw="1" slack="0"/>
<pin id="495" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln100/8 "/>
</bind>
</comp>

<comp id="497" class="1004" name="R_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="1" slack="0"/>
<pin id="499" dir="0" index="1" bw="8" slack="0"/>
<pin id="500" dir="0" index="2" bw="8" slack="0"/>
<pin id="501" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="R/8 "/>
</bind>
</comp>

<comp id="506" class="1004" name="shl_ln_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="17" slack="0"/>
<pin id="508" dir="0" index="1" bw="8" slack="2"/>
<pin id="509" dir="0" index="2" bw="1" slack="0"/>
<pin id="510" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/8 "/>
</bind>
</comp>

<comp id="513" class="1004" name="sext_ln102_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="17" slack="0"/>
<pin id="515" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln102/8 "/>
</bind>
</comp>

<comp id="517" class="1004" name="sext_ln102_2_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="18" slack="1"/>
<pin id="519" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln102_2/8 "/>
</bind>
</comp>

<comp id="520" class="1004" name="add_ln102_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="17" slack="0"/>
<pin id="522" dir="0" index="1" bw="18" slack="0"/>
<pin id="523" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln102/8 "/>
</bind>
</comp>

<comp id="526" class="1004" name="tmp_5_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="3" slack="0"/>
<pin id="528" dir="0" index="1" bw="19" slack="0"/>
<pin id="529" dir="0" index="2" bw="6" slack="0"/>
<pin id="530" dir="0" index="3" bw="6" slack="0"/>
<pin id="531" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5/8 "/>
</bind>
</comp>

<comp id="536" class="1004" name="icmp_ln102_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="3" slack="0"/>
<pin id="538" dir="0" index="1" bw="1" slack="0"/>
<pin id="539" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln102/8 "/>
</bind>
</comp>

<comp id="542" class="1004" name="tmp_6_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="1" slack="0"/>
<pin id="544" dir="0" index="1" bw="19" slack="0"/>
<pin id="545" dir="0" index="2" bw="6" slack="0"/>
<pin id="546" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_6/8 "/>
</bind>
</comp>

<comp id="550" class="1004" name="trunc_ln4_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="8" slack="0"/>
<pin id="552" dir="0" index="1" bw="19" slack="0"/>
<pin id="553" dir="0" index="2" bw="5" slack="0"/>
<pin id="554" dir="0" index="3" bw="5" slack="0"/>
<pin id="555" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln4/8 "/>
</bind>
</comp>

<comp id="560" class="1004" name="select_ln102_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="1" slack="0"/>
<pin id="562" dir="0" index="1" bw="1" slack="0"/>
<pin id="563" dir="0" index="2" bw="1" slack="0"/>
<pin id="564" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln102/8 "/>
</bind>
</comp>

<comp id="568" class="1004" name="or_ln102_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="1" slack="0"/>
<pin id="570" dir="0" index="1" bw="1" slack="0"/>
<pin id="571" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln102/8 "/>
</bind>
</comp>

<comp id="574" class="1004" name="B_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="1" slack="0"/>
<pin id="576" dir="0" index="1" bw="8" slack="0"/>
<pin id="577" dir="0" index="2" bw="8" slack="0"/>
<pin id="578" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="B/8 "/>
</bind>
</comp>

<comp id="583" class="1004" name="mrv_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="32" slack="0"/>
<pin id="585" dir="0" index="1" bw="16" slack="2"/>
<pin id="586" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/10 "/>
</bind>
</comp>

<comp id="588" class="1004" name="mrv_1_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="32" slack="0"/>
<pin id="590" dir="0" index="1" bw="16" slack="2"/>
<pin id="591" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/10 "/>
</bind>
</comp>

<comp id="593" class="1007" name="mul_ln68_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="16" slack="0"/>
<pin id="595" dir="0" index="1" bw="16" slack="0"/>
<pin id="596" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln68/1 "/>
</bind>
</comp>

<comp id="599" class="1007" name="grp_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="18" slack="0"/>
<pin id="601" dir="0" index="1" bw="9" slack="0"/>
<pin id="602" dir="0" index="2" bw="18" slack="0"/>
<pin id="603" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln100/7 add_ln100/7 "/>
</bind>
</comp>

<comp id="609" class="1007" name="grp_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="18" slack="0"/>
<pin id="611" dir="0" index="1" bw="8" slack="0"/>
<pin id="612" dir="0" index="2" bw="18" slack="0"/>
<pin id="613" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln100_1/7 add_ln100_1/7 "/>
</bind>
</comp>

<comp id="618" class="1007" name="grp_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="16" slack="0"/>
<pin id="620" dir="0" index="1" bw="8" slack="0"/>
<pin id="621" dir="0" index="2" bw="17" slack="2147483647"/>
<pin id="622" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln101/7 sext_ln101_4/7 add_ln101/7 "/>
</bind>
</comp>

<comp id="626" class="1005" name="in_height_read_2_reg_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="16" slack="1"/>
<pin id="628" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="in_height_read_2 "/>
</bind>
</comp>

<comp id="632" class="1005" name="in_width_read_2_reg_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="16" slack="2"/>
<pin id="634" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="in_width_read_2 "/>
</bind>
</comp>

<comp id="637" class="1005" name="mul_ln68_reg_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="32" slack="1"/>
<pin id="639" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln68 "/>
</bind>
</comp>

<comp id="642" class="1005" name="icmp_ln85_reg_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="1" slack="1"/>
<pin id="644" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln85 "/>
</bind>
</comp>

<comp id="646" class="1005" name="add_ln85_reg_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="32" slack="0"/>
<pin id="648" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="add_ln85 "/>
</bind>
</comp>

<comp id="651" class="1005" name="select_ln94_1_reg_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="16" slack="0"/>
<pin id="653" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="select_ln94_1 "/>
</bind>
</comp>

<comp id="656" class="1005" name="add_ln94_1_reg_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="23" slack="1"/>
<pin id="658" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="add_ln94_1 "/>
</bind>
</comp>

<comp id="661" class="1005" name="y_reg_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="16" slack="0"/>
<pin id="663" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="y "/>
</bind>
</comp>

<comp id="666" class="1005" name="zext_ln94_1_reg_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="64" slack="5"/>
<pin id="668" dir="1" index="1" bw="64" slack="5"/>
</pin_list>
<bind>
<opset="zext_ln94_1 "/>
</bind>
</comp>

<comp id="673" class="1005" name="in_channels_ch1_addr_reg_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="22" slack="1"/>
<pin id="675" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="in_channels_ch1_addr "/>
</bind>
</comp>

<comp id="678" class="1005" name="in_channels_ch2_addr_reg_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="22" slack="1"/>
<pin id="680" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="in_channels_ch2_addr "/>
</bind>
</comp>

<comp id="683" class="1005" name="in_channels_ch3_addr_reg_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="22" slack="1"/>
<pin id="685" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="in_channels_ch3_addr "/>
</bind>
</comp>

<comp id="688" class="1005" name="C_reg_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="9" slack="1"/>
<pin id="690" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="C "/>
</bind>
</comp>

<comp id="693" class="1005" name="D_reg_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="8" slack="1"/>
<pin id="695" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="D "/>
</bind>
</comp>

<comp id="700" class="1005" name="E_reg_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="8" slack="1"/>
<pin id="702" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="E "/>
</bind>
</comp>

<comp id="705" class="1005" name="mul_ln101_1_reg_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="17" slack="1"/>
<pin id="707" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln101_1 "/>
</bind>
</comp>

<comp id="710" class="1005" name="add_ln100_1_reg_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="18" slack="1"/>
<pin id="712" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="add_ln100_1 "/>
</bind>
</comp>

<comp id="716" class="1005" name="icmp_ln100_reg_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="1" slack="1"/>
<pin id="718" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln100 "/>
</bind>
</comp>

<comp id="722" class="1005" name="G_reg_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="8" slack="1"/>
<pin id="724" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="G "/>
</bind>
</comp>

<comp id="727" class="1005" name="add_ln102_1_reg_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="18" slack="1"/>
<pin id="729" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="add_ln102_1 "/>
</bind>
</comp>

<comp id="732" class="1005" name="out_channels_ch1_add_reg_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="22" slack="1"/>
<pin id="734" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="out_channels_ch1_add "/>
</bind>
</comp>

<comp id="737" class="1005" name="out_channels_ch2_add_reg_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="22" slack="1"/>
<pin id="739" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="out_channels_ch2_add "/>
</bind>
</comp>

<comp id="742" class="1005" name="out_channels_ch3_add_reg_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="22" slack="1"/>
<pin id="744" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="out_channels_ch3_add "/>
</bind>
</comp>

<comp id="747" class="1005" name="R_reg_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="8" slack="1"/>
<pin id="749" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="R "/>
</bind>
</comp>

<comp id="752" class="1005" name="B_reg_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="8" slack="1"/>
<pin id="754" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="B "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="116"><net_src comp="16" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="8" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="122"><net_src comp="16" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="6" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="129"><net_src comp="0" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="130"><net_src comp="34" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="136"><net_src comp="2" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="137"><net_src comp="34" pin="0"/><net_sink comp="131" pin=1"/></net>

<net id="143"><net_src comp="4" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="144"><net_src comp="34" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="150"><net_src comp="124" pin="3"/><net_sink comp="145" pin=0"/></net>

<net id="156"><net_src comp="131" pin="3"/><net_sink comp="151" pin=0"/></net>

<net id="162"><net_src comp="138" pin="3"/><net_sink comp="157" pin=0"/></net>

<net id="168"><net_src comp="10" pin="0"/><net_sink comp="163" pin=0"/></net>

<net id="169"><net_src comp="34" pin="0"/><net_sink comp="163" pin=1"/></net>

<net id="175"><net_src comp="12" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="176"><net_src comp="34" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="182"><net_src comp="14" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="183"><net_src comp="34" pin="0"/><net_sink comp="177" pin=1"/></net>

<net id="189"><net_src comp="163" pin="3"/><net_sink comp="184" pin=0"/></net>

<net id="195"><net_src comp="170" pin="3"/><net_sink comp="190" pin=0"/></net>

<net id="201"><net_src comp="177" pin="3"/><net_sink comp="196" pin=0"/></net>

<net id="205"><net_src comp="18" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="212"><net_src comp="202" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="216"><net_src comp="20" pin="0"/><net_sink comp="213" pin=0"/></net>

<net id="223"><net_src comp="213" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="227"><net_src comp="20" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="234"><net_src comp="224" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="238"><net_src comp="118" pin="2"/><net_sink comp="235" pin=0"/></net>

<net id="242"><net_src comp="112" pin="2"/><net_sink comp="239" pin=0"/></net>

<net id="247"><net_src comp="206" pin="4"/><net_sink comp="243" pin=0"/></net>

<net id="252"><net_src comp="206" pin="4"/><net_sink comp="248" pin=0"/></net>

<net id="253"><net_src comp="22" pin="0"/><net_sink comp="248" pin=1"/></net>

<net id="258"><net_src comp="24" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="259"><net_src comp="217" pin="4"/><net_sink comp="254" pin=1"/></net>

<net id="264"><net_src comp="228" pin="4"/><net_sink comp="260" pin=0"/></net>

<net id="270"><net_src comp="260" pin="2"/><net_sink comp="265" pin=0"/></net>

<net id="271"><net_src comp="20" pin="0"/><net_sink comp="265" pin=1"/></net>

<net id="272"><net_src comp="228" pin="4"/><net_sink comp="265" pin=2"/></net>

<net id="278"><net_src comp="260" pin="2"/><net_sink comp="273" pin=0"/></net>

<net id="279"><net_src comp="254" pin="2"/><net_sink comp="273" pin=1"/></net>

<net id="280"><net_src comp="217" pin="4"/><net_sink comp="273" pin=2"/></net>

<net id="284"><net_src comp="273" pin="3"/><net_sink comp="281" pin=0"/></net>

<net id="290"><net_src comp="26" pin="0"/><net_sink comp="285" pin=0"/></net>

<net id="291"><net_src comp="281" pin="1"/><net_sink comp="285" pin=1"/></net>

<net id="292"><net_src comp="28" pin="0"/><net_sink comp="285" pin=2"/></net>

<net id="296"><net_src comp="273" pin="3"/><net_sink comp="293" pin=0"/></net>

<net id="302"><net_src comp="30" pin="0"/><net_sink comp="297" pin=0"/></net>

<net id="303"><net_src comp="293" pin="1"/><net_sink comp="297" pin=1"/></net>

<net id="304"><net_src comp="32" pin="0"/><net_sink comp="297" pin=2"/></net>

<net id="309"><net_src comp="297" pin="3"/><net_sink comp="305" pin=0"/></net>

<net id="310"><net_src comp="285" pin="3"/><net_sink comp="305" pin=1"/></net>

<net id="314"><net_src comp="265" pin="3"/><net_sink comp="311" pin=0"/></net>

<net id="319"><net_src comp="305" pin="2"/><net_sink comp="315" pin=0"/></net>

<net id="320"><net_src comp="311" pin="1"/><net_sink comp="315" pin=1"/></net>

<net id="325"><net_src comp="24" pin="0"/><net_sink comp="321" pin=0"/></net>

<net id="326"><net_src comp="265" pin="3"/><net_sink comp="321" pin=1"/></net>

<net id="330"><net_src comp="327" pin="1"/><net_sink comp="124" pin=2"/></net>

<net id="331"><net_src comp="327" pin="1"/><net_sink comp="131" pin=2"/></net>

<net id="332"><net_src comp="327" pin="1"/><net_sink comp="138" pin=2"/></net>

<net id="336"><net_src comp="145" pin="3"/><net_sink comp="333" pin=0"/></net>

<net id="341"><net_src comp="36" pin="0"/><net_sink comp="337" pin=0"/></net>

<net id="342"><net_src comp="333" pin="1"/><net_sink comp="337" pin=1"/></net>

<net id="347"><net_src comp="151" pin="3"/><net_sink comp="343" pin=0"/></net>

<net id="348"><net_src comp="38" pin="0"/><net_sink comp="343" pin=1"/></net>

<net id="353"><net_src comp="157" pin="3"/><net_sink comp="349" pin=0"/></net>

<net id="354"><net_src comp="38" pin="0"/><net_sink comp="349" pin=1"/></net>

<net id="358"><net_src comp="349" pin="2"/><net_sink comp="355" pin=0"/></net>

<net id="363"><net_src comp="40" pin="0"/><net_sink comp="359" pin=0"/></net>

<net id="364"><net_src comp="355" pin="1"/><net_sink comp="359" pin=1"/></net>

<net id="377"><net_src comp="48" pin="0"/><net_sink comp="371" pin=0"/></net>

<net id="378"><net_src comp="50" pin="0"/><net_sink comp="371" pin=2"/></net>

<net id="379"><net_src comp="52" pin="0"/><net_sink comp="371" pin=3"/></net>

<net id="384"><net_src comp="371" pin="4"/><net_sink comp="380" pin=0"/></net>

<net id="385"><net_src comp="54" pin="0"/><net_sink comp="380" pin=1"/></net>

<net id="396"><net_src comp="389" pin="1"/><net_sink comp="392" pin=1"/></net>

<net id="403"><net_src comp="48" pin="0"/><net_sink comp="397" pin=0"/></net>

<net id="404"><net_src comp="392" pin="2"/><net_sink comp="397" pin=1"/></net>

<net id="405"><net_src comp="50" pin="0"/><net_sink comp="397" pin=2"/></net>

<net id="406"><net_src comp="52" pin="0"/><net_sink comp="397" pin=3"/></net>

<net id="411"><net_src comp="397" pin="4"/><net_sink comp="407" pin=0"/></net>

<net id="412"><net_src comp="54" pin="0"/><net_sink comp="407" pin=1"/></net>

<net id="418"><net_src comp="58" pin="0"/><net_sink comp="413" pin=0"/></net>

<net id="419"><net_src comp="392" pin="2"/><net_sink comp="413" pin=1"/></net>

<net id="420"><net_src comp="52" pin="0"/><net_sink comp="413" pin=2"/></net>

<net id="427"><net_src comp="60" pin="0"/><net_sink comp="421" pin=0"/></net>

<net id="428"><net_src comp="392" pin="2"/><net_sink comp="421" pin=1"/></net>

<net id="429"><net_src comp="62" pin="0"/><net_sink comp="421" pin=2"/></net>

<net id="430"><net_src comp="64" pin="0"/><net_sink comp="421" pin=3"/></net>

<net id="436"><net_src comp="407" pin="2"/><net_sink comp="431" pin=0"/></net>

<net id="437"><net_src comp="66" pin="0"/><net_sink comp="431" pin=1"/></net>

<net id="438"><net_src comp="32" pin="0"/><net_sink comp="431" pin=2"/></net>

<net id="443"><net_src comp="407" pin="2"/><net_sink comp="439" pin=0"/></net>

<net id="444"><net_src comp="413" pin="3"/><net_sink comp="439" pin=1"/></net>

<net id="450"><net_src comp="439" pin="2"/><net_sink comp="445" pin=0"/></net>

<net id="451"><net_src comp="431" pin="3"/><net_sink comp="445" pin=1"/></net>

<net id="452"><net_src comp="421" pin="4"/><net_sink comp="445" pin=2"/></net>

<net id="458"><net_src comp="68" pin="0"/><net_sink comp="453" pin=0"/></net>

<net id="459"><net_src comp="70" pin="0"/><net_sink comp="453" pin=2"/></net>

<net id="463"><net_src comp="453" pin="3"/><net_sink comp="460" pin=0"/></net>

<net id="468"><net_src comp="460" pin="1"/><net_sink comp="464" pin=1"/></net>

<net id="474"><net_src comp="58" pin="0"/><net_sink comp="469" pin=0"/></net>

<net id="475"><net_src comp="52" pin="0"/><net_sink comp="469" pin=2"/></net>

<net id="482"><net_src comp="60" pin="0"/><net_sink comp="476" pin=0"/></net>

<net id="483"><net_src comp="62" pin="0"/><net_sink comp="476" pin=2"/></net>

<net id="484"><net_src comp="64" pin="0"/><net_sink comp="476" pin=3"/></net>

<net id="490"><net_src comp="66" pin="0"/><net_sink comp="485" pin=1"/></net>

<net id="491"><net_src comp="32" pin="0"/><net_sink comp="485" pin=2"/></net>

<net id="496"><net_src comp="469" pin="3"/><net_sink comp="492" pin=1"/></net>

<net id="502"><net_src comp="492" pin="2"/><net_sink comp="497" pin=0"/></net>

<net id="503"><net_src comp="485" pin="3"/><net_sink comp="497" pin=1"/></net>

<net id="504"><net_src comp="476" pin="4"/><net_sink comp="497" pin=2"/></net>

<net id="505"><net_src comp="497" pin="3"/><net_sink comp="184" pin=1"/></net>

<net id="511"><net_src comp="72" pin="0"/><net_sink comp="506" pin=0"/></net>

<net id="512"><net_src comp="74" pin="0"/><net_sink comp="506" pin=2"/></net>

<net id="516"><net_src comp="506" pin="3"/><net_sink comp="513" pin=0"/></net>

<net id="524"><net_src comp="513" pin="1"/><net_sink comp="520" pin=0"/></net>

<net id="525"><net_src comp="517" pin="1"/><net_sink comp="520" pin=1"/></net>

<net id="532"><net_src comp="76" pin="0"/><net_sink comp="526" pin=0"/></net>

<net id="533"><net_src comp="520" pin="2"/><net_sink comp="526" pin=1"/></net>

<net id="534"><net_src comp="50" pin="0"/><net_sink comp="526" pin=2"/></net>

<net id="535"><net_src comp="78" pin="0"/><net_sink comp="526" pin=3"/></net>

<net id="540"><net_src comp="526" pin="4"/><net_sink comp="536" pin=0"/></net>

<net id="541"><net_src comp="80" pin="0"/><net_sink comp="536" pin=1"/></net>

<net id="547"><net_src comp="82" pin="0"/><net_sink comp="542" pin=0"/></net>

<net id="548"><net_src comp="520" pin="2"/><net_sink comp="542" pin=1"/></net>

<net id="549"><net_src comp="78" pin="0"/><net_sink comp="542" pin=2"/></net>

<net id="556"><net_src comp="84" pin="0"/><net_sink comp="550" pin=0"/></net>

<net id="557"><net_src comp="520" pin="2"/><net_sink comp="550" pin=1"/></net>

<net id="558"><net_src comp="62" pin="0"/><net_sink comp="550" pin=2"/></net>

<net id="559"><net_src comp="64" pin="0"/><net_sink comp="550" pin=3"/></net>

<net id="565"><net_src comp="536" pin="2"/><net_sink comp="560" pin=0"/></net>

<net id="566"><net_src comp="66" pin="0"/><net_sink comp="560" pin=1"/></net>

<net id="567"><net_src comp="32" pin="0"/><net_sink comp="560" pin=2"/></net>

<net id="572"><net_src comp="536" pin="2"/><net_sink comp="568" pin=0"/></net>

<net id="573"><net_src comp="542" pin="3"/><net_sink comp="568" pin=1"/></net>

<net id="579"><net_src comp="568" pin="2"/><net_sink comp="574" pin=0"/></net>

<net id="580"><net_src comp="560" pin="3"/><net_sink comp="574" pin=1"/></net>

<net id="581"><net_src comp="550" pin="4"/><net_sink comp="574" pin=2"/></net>

<net id="582"><net_src comp="574" pin="3"/><net_sink comp="196" pin=1"/></net>

<net id="587"><net_src comp="110" pin="0"/><net_sink comp="583" pin=0"/></net>

<net id="592"><net_src comp="583" pin="2"/><net_sink comp="588" pin=0"/></net>

<net id="597"><net_src comp="239" pin="1"/><net_sink comp="593" pin=0"/></net>

<net id="598"><net_src comp="235" pin="1"/><net_sink comp="593" pin=1"/></net>

<net id="604"><net_src comp="42" pin="0"/><net_sink comp="599" pin=0"/></net>

<net id="605"><net_src comp="365" pin="1"/><net_sink comp="599" pin=1"/></net>

<net id="606"><net_src comp="46" pin="0"/><net_sink comp="599" pin=2"/></net>

<net id="607"><net_src comp="599" pin="3"/><net_sink comp="392" pin=0"/></net>

<net id="608"><net_src comp="599" pin="3"/><net_sink comp="464" pin=0"/></net>

<net id="614"><net_src comp="44" pin="0"/><net_sink comp="609" pin=0"/></net>

<net id="615"><net_src comp="368" pin="1"/><net_sink comp="609" pin=1"/></net>

<net id="616"><net_src comp="599" pin="3"/><net_sink comp="609" pin=2"/></net>

<net id="617"><net_src comp="609" pin="3"/><net_sink comp="371" pin=1"/></net>

<net id="623"><net_src comp="56" pin="0"/><net_sink comp="618" pin=0"/></net>

<net id="624"><net_src comp="386" pin="1"/><net_sink comp="618" pin=1"/></net>

<net id="625"><net_src comp="618" pin="3"/><net_sink comp="389" pin=0"/></net>

<net id="629"><net_src comp="112" pin="2"/><net_sink comp="626" pin=0"/></net>

<net id="630"><net_src comp="626" pin="1"/><net_sink comp="260" pin=1"/></net>

<net id="631"><net_src comp="626" pin="1"/><net_sink comp="588" pin=1"/></net>

<net id="635"><net_src comp="118" pin="2"/><net_sink comp="632" pin=0"/></net>

<net id="636"><net_src comp="632" pin="1"/><net_sink comp="583" pin=1"/></net>

<net id="640"><net_src comp="593" pin="2"/><net_sink comp="637" pin=0"/></net>

<net id="641"><net_src comp="637" pin="1"/><net_sink comp="243" pin=1"/></net>

<net id="645"><net_src comp="243" pin="2"/><net_sink comp="642" pin=0"/></net>

<net id="649"><net_src comp="248" pin="2"/><net_sink comp="646" pin=0"/></net>

<net id="650"><net_src comp="646" pin="1"/><net_sink comp="206" pin=2"/></net>

<net id="654"><net_src comp="273" pin="3"/><net_sink comp="651" pin=0"/></net>

<net id="655"><net_src comp="651" pin="1"/><net_sink comp="217" pin=2"/></net>

<net id="659"><net_src comp="315" pin="2"/><net_sink comp="656" pin=0"/></net>

<net id="660"><net_src comp="656" pin="1"/><net_sink comp="327" pin=0"/></net>

<net id="664"><net_src comp="321" pin="2"/><net_sink comp="661" pin=0"/></net>

<net id="665"><net_src comp="661" pin="1"/><net_sink comp="228" pin=2"/></net>

<net id="669"><net_src comp="327" pin="1"/><net_sink comp="666" pin=0"/></net>

<net id="670"><net_src comp="666" pin="1"/><net_sink comp="163" pin=2"/></net>

<net id="671"><net_src comp="666" pin="1"/><net_sink comp="170" pin=2"/></net>

<net id="672"><net_src comp="666" pin="1"/><net_sink comp="177" pin=2"/></net>

<net id="676"><net_src comp="124" pin="3"/><net_sink comp="673" pin=0"/></net>

<net id="677"><net_src comp="673" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="681"><net_src comp="131" pin="3"/><net_sink comp="678" pin=0"/></net>

<net id="682"><net_src comp="678" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="686"><net_src comp="138" pin="3"/><net_sink comp="683" pin=0"/></net>

<net id="687"><net_src comp="683" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="691"><net_src comp="337" pin="2"/><net_sink comp="688" pin=0"/></net>

<net id="692"><net_src comp="688" pin="1"/><net_sink comp="365" pin=0"/></net>

<net id="696"><net_src comp="343" pin="2"/><net_sink comp="693" pin=0"/></net>

<net id="697"><net_src comp="693" pin="1"/><net_sink comp="386" pin=0"/></net>

<net id="698"><net_src comp="693" pin="1"/><net_sink comp="453" pin=1"/></net>

<net id="699"><net_src comp="693" pin="1"/><net_sink comp="506" pin=1"/></net>

<net id="703"><net_src comp="349" pin="2"/><net_sink comp="700" pin=0"/></net>

<net id="704"><net_src comp="700" pin="1"/><net_sink comp="368" pin=0"/></net>

<net id="708"><net_src comp="359" pin="2"/><net_sink comp="705" pin=0"/></net>

<net id="709"><net_src comp="705" pin="1"/><net_sink comp="618" pin=0"/></net>

<net id="713"><net_src comp="609" pin="3"/><net_sink comp="710" pin=0"/></net>

<net id="714"><net_src comp="710" pin="1"/><net_sink comp="469" pin=1"/></net>

<net id="715"><net_src comp="710" pin="1"/><net_sink comp="476" pin=1"/></net>

<net id="719"><net_src comp="380" pin="2"/><net_sink comp="716" pin=0"/></net>

<net id="720"><net_src comp="716" pin="1"/><net_sink comp="485" pin=0"/></net>

<net id="721"><net_src comp="716" pin="1"/><net_sink comp="492" pin=0"/></net>

<net id="725"><net_src comp="445" pin="3"/><net_sink comp="722" pin=0"/></net>

<net id="726"><net_src comp="722" pin="1"/><net_sink comp="190" pin=1"/></net>

<net id="730"><net_src comp="464" pin="2"/><net_sink comp="727" pin=0"/></net>

<net id="731"><net_src comp="727" pin="1"/><net_sink comp="517" pin=0"/></net>

<net id="735"><net_src comp="163" pin="3"/><net_sink comp="732" pin=0"/></net>

<net id="736"><net_src comp="732" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="740"><net_src comp="170" pin="3"/><net_sink comp="737" pin=0"/></net>

<net id="741"><net_src comp="737" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="745"><net_src comp="177" pin="3"/><net_sink comp="742" pin=0"/></net>

<net id="746"><net_src comp="742" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="750"><net_src comp="497" pin="3"/><net_sink comp="747" pin=0"/></net>

<net id="751"><net_src comp="747" pin="1"/><net_sink comp="184" pin=1"/></net>

<net id="755"><net_src comp="574" pin="3"/><net_sink comp="752" pin=0"/></net>

<net id="756"><net_src comp="752" pin="1"/><net_sink comp="196" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_channels_ch1 | {8 9 }
	Port: out_channels_ch2 | {8 9 }
	Port: out_channels_ch3 | {8 9 }
 - Input state : 
	Port: yuv2rgb : in_channels_ch1 | {3 4 5 6 }
	Port: yuv2rgb : in_channels_ch2 | {3 4 5 6 }
	Port: yuv2rgb : in_channels_ch3 | {3 4 5 6 }
	Port: yuv2rgb : in_width_read | {1 }
	Port: yuv2rgb : in_height_read | {1 }
  - Chain level:
	State 1
		mul_ln68 : 1
	State 2
		icmp_ln85 : 1
		add_ln85 : 1
		br_ln85 : 2
		x : 1
		icmp_ln88 : 1
		select_ln94 : 2
		select_ln94_1 : 2
		trunc_ln94 : 3
		zext_ln94_cast : 4
		trunc_ln94_1 : 3
		zext_ln94_2_cast : 4
		add_ln94 : 5
		zext_ln94 : 3
		add_ln94_1 : 6
		y : 3
	State 3
		in_channels_ch1_addr : 1
		in_channels_ch2_addr : 1
		in_channels_ch3_addr : 1
		Y : 2
		U : 2
		V : 2
	State 4
	State 5
	State 6
		zext_ln97 : 1
		C : 2
		D : 1
		E : 1
		sext_ln101 : 1
		mul_ln101_1 : 2
	State 7
		mul_ln100 : 1
		mul_ln100_1 : 1
		add_ln100 : 2
		add_ln100_1 : 3
		tmp : 4
		icmp_ln100 : 5
		mul_ln101 : 1
		sext_ln101_4 : 2
		add_ln101 : 3
		sext_ln101_2 : 4
		add_ln101_1 : 5
		tmp_3 : 6
		icmp_ln101 : 7
		tmp_4 : 6
		trunc_ln3 : 6
		select_ln101 : 8
		or_ln101 : 8
		G : 8
		sext_ln102_1 : 1
		add_ln102_1 : 3
	State 8
		or_ln100 : 1
		R : 1
		sext_ln102 : 1
		add_ln102 : 2
		tmp_5 : 3
		icmp_ln102 : 4
		tmp_6 : 3
		trunc_ln4 : 3
		select_ln102 : 5
		or_ln102 : 5
		B : 5
		store_ln103 : 2
		store_ln104 : 1
		store_ln105 : 6
	State 9
		empty : 1
	State 10
		mrv_1 : 1
		ret_ln108 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|---------|
| Operation|        Functional Unit       |  DSP48E |    FF   |   LUT   |
|----------|------------------------------|---------|---------|---------|
|          |        add_ln85_fu_248       |    0    |    0    |    39   |
|          |           x_fu_254           |    0    |    0    |    23   |
|          |        add_ln94_fu_305       |    0    |    0    |    23   |
|          |       add_ln94_1_fu_315      |    0    |    0    |    23   |
|    add   |           y_fu_321           |    0    |    0    |    23   |
|          |           C_fu_337           |    0    |    0    |    15   |
|          |      add_ln101_1_fu_392      |    0    |    0    |    25   |
|          |      add_ln102_1_fu_464      |    0    |    0    |    25   |
|          |       add_ln102_fu_520       |    0    |    0    |    25   |
|----------|------------------------------|---------|---------|---------|
|          |      select_ln94_fu_265      |    0    |    0    |    16   |
|          |     select_ln94_1_fu_273     |    0    |    0    |    16   |
|          |      select_ln101_fu_431     |    0    |    0    |    2    |
|  select  |           G_fu_445           |    0    |    0    |    8    |
|          |      select_ln100_fu_485     |    0    |    0    |    2    |
|          |           R_fu_497           |    0    |    0    |    8    |
|          |      select_ln102_fu_560     |    0    |    0    |    2    |
|          |           B_fu_574           |    0    |    0    |    8    |
|----------|------------------------------|---------|---------|---------|
|          |       icmp_ln85_fu_243       |    0    |    0    |    18   |
|          |       icmp_ln88_fu_260       |    0    |    0    |    13   |
|   icmp   |       icmp_ln100_fu_380      |    0    |    0    |    8    |
|          |       icmp_ln101_fu_407      |    0    |    0    |    8    |
|          |       icmp_ln102_fu_536      |    0    |    0    |    9    |
|----------|------------------------------|---------|---------|---------|
|    mul   |      mul_ln101_1_fu_359      |    0    |    0    |    51   |
|          |        mul_ln68_fu_593       |    1    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|    xor   |           D_fu_343           |    0    |    0    |    8    |
|          |           E_fu_349           |    0    |    0    |    8    |
|----------|------------------------------|---------|---------|---------|
|          |        or_ln101_fu_439       |    0    |    0    |    2    |
|    or    |        or_ln100_fu_492       |    0    |    0    |    2    |
|          |        or_ln102_fu_568       |    0    |    0    |    2    |
|----------|------------------------------|---------|---------|---------|
|          |          grp_fu_599          |    1    |    0    |    0    |
|  muladd  |          grp_fu_609          |    1    |    0    |    0    |
|          |          grp_fu_618          |    1    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   read   | in_height_read_2_read_fu_112 |    0    |    0    |    0    |
|          |  in_width_read_2_read_fu_118 |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |       zext_ln68_fu_235       |    0    |    0    |    0    |
|          |      zext_ln68_1_fu_239      |    0    |    0    |    0    |
|   zext   |       zext_ln94_fu_311       |    0    |    0    |    0    |
|          |      zext_ln94_1_fu_327      |    0    |    0    |    0    |
|          |       zext_ln97_fu_333       |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   trunc  |       trunc_ln94_fu_281      |    0    |    0    |    0    |
|          |      trunc_ln94_1_fu_293     |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |     zext_ln94_cast_fu_285    |    0    |    0    |    0    |
|bitconcatenate|    zext_ln94_2_cast_fu_297   |    0    |    0    |    0    |
|          |      shl_ln102_1_fu_453      |    0    |    0    |    0    |
|          |         shl_ln_fu_506        |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |       sext_ln101_fu_355      |    0    |    0    |    0    |
|          |       sext_ln100_fu_365      |    0    |    0    |    0    |
|          |      sext_ln100_1_fu_368     |    0    |    0    |    0    |
|   sext   |      sext_ln101_1_fu_386     |    0    |    0    |    0    |
|          |      sext_ln101_2_fu_389     |    0    |    0    |    0    |
|          |      sext_ln102_1_fu_460     |    0    |    0    |    0    |
|          |       sext_ln102_fu_513      |    0    |    0    |    0    |
|          |      sext_ln102_2_fu_517     |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |          tmp_fu_371          |    0    |    0    |    0    |
|          |         tmp_3_fu_397         |    0    |    0    |    0    |
|partselect|       trunc_ln3_fu_421       |    0    |    0    |    0    |
|          |        trunc_ln_fu_476       |    0    |    0    |    0    |
|          |         tmp_5_fu_526         |    0    |    0    |    0    |
|          |       trunc_ln4_fu_550       |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |         tmp_4_fu_413         |    0    |    0    |    0    |
| bitselect|         tmp_1_fu_469         |    0    |    0    |    0    |
|          |         tmp_6_fu_542         |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|insertvalue|          mrv_fu_583          |    0    |    0    |    0    |
|          |         mrv_1_fu_588         |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   Total  |                              |    4    |    0    |   412   |
|----------|------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|          B_reg_752         |    8   |
|          C_reg_688         |    9   |
|          D_reg_693         |    8   |
|          E_reg_700         |    8   |
|          G_reg_722         |    8   |
|          R_reg_747         |    8   |
|     add_ln100_1_reg_710    |   18   |
|     add_ln102_1_reg_727    |   18   |
|      add_ln85_reg_646      |   32   |
|     add_ln94_1_reg_656     |   23   |
|     icmp_ln100_reg_716     |    1   |
|      icmp_ln85_reg_642     |    1   |
|in_channels_ch1_addr_reg_673|   22   |
|in_channels_ch2_addr_reg_678|   22   |
|in_channels_ch3_addr_reg_683|   22   |
|  in_height_read_2_reg_626  |   16   |
|   in_width_read_2_reg_632  |   16   |
|   indvar_flatten_reg_202   |   32   |
|     mul_ln101_1_reg_705    |   17   |
|      mul_ln68_reg_637      |   32   |
|out_channels_ch1_add_reg_732|   22   |
|out_channels_ch2_add_reg_737|   22   |
|out_channels_ch3_add_reg_742|   22   |
|    select_ln94_1_reg_651   |   16   |
|         x_0_reg_213        |   16   |
|         y_0_reg_224        |   16   |
|          y_reg_661         |   16   |
|     zext_ln94_1_reg_666    |   64   |
+----------------------------+--------+
|            Total           |   515  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_145 |  p0  |   2  |  22  |   44   ||    9    |
| grp_access_fu_151 |  p0  |   2  |  22  |   44   ||    9    |
| grp_access_fu_157 |  p0  |   2  |  22  |   44   ||    9    |
| grp_access_fu_184 |  p0  |   2  |  22  |   44   ||    9    |
| grp_access_fu_184 |  p1  |   2  |   8  |   16   ||    9    |
| grp_access_fu_190 |  p0  |   2  |  22  |   44   ||    9    |
| grp_access_fu_196 |  p0  |   2  |  22  |   44   ||    9    |
| grp_access_fu_196 |  p1  |   2  |   8  |   16   ||    9    |
|     grp_fu_618    |  p0  |   2  |  16  |   32   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   328  ||  15.921 ||    81   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    4   |    -   |    0   |   412  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   15   |    -   |   81   |
|  Register |    -   |    -   |   515  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    4   |   15   |   515  |   493  |
+-----------+--------+--------+--------+--------+
