// Seed: 1650440006
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  input wire id_1;
  wire id_3;
  wire id_5;
  supply1 id_6 = 1'b0;
  wire id_7;
  assign module_1.id_1 = 0;
  assign id_4 = 1;
  wand id_8 = 1 / 1;
endmodule
module module_1 (
    input supply0 id_0,
    input uwire id_1,
    input wire id_2,
    input tri1 id_3,
    output wor id_4
);
  id_6(
      .id_0(!1 !== 1), .id_1(id_3), .id_2(id_0 - id_0)
  );
  wire id_7;
  wire id_8;
  wire id_9, id_10;
  wire id_11;
  always @(posedge 1) id_11 = id_7;
  module_0 modCall_1 (
      id_11,
      id_7
  );
  wire id_12;
  supply0 id_13, id_14;
  assign id_13 = 1;
endmodule
