# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../MEM_DATOS.srcs/sources_1/new/MEMDATOS.vhd" \
"../../../../MEM_DATOS.srcs/sim_1/new/TB_MEMDATOS.vhd" \

# Do not sort compile order
nosort
