multiply_mult_gen_0_0.vhd,vhdl,xil_defaultlib,../../../../project_1.gen/sources_1/bd/TaiLieu/ip/multiply_mult_gen_0_0/sim/multiply_mult_gen_0_0.vhd,
multiply.v,verilog,xil_defaultlib,../../../../project_1.gen/sources_1/bd/TaiLieu/sim/multiply.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
