// Seed: 3875426634
module module_0 (
    input supply1 id_0,
    output tri0 id_1,
    input wand id_2
);
  id_4(
      .id_0({1 & 1{1}}), .id_1(id_1), .id_2(), .id_3(1)
  );
  wire id_5;
  wire id_6;
endmodule
module module_1 (
    output wand id_0,
    input tri id_1,
    inout tri1 id_2,
    output wire id_3,
    output uwire id_4,
    input supply0 id_5,
    input tri0 id_6,
    input wand id_7
);
  assign id_0 = id_7;
  always @(posedge 1) begin
    if (id_1)
      if (id_6) begin
        id_2 = 1;
      end else assign id_2 = 1;
  end
  module_0(
      id_2, id_0, id_5
  );
  wire id_9;
endmodule
