
---------- Begin Simulation Statistics ----------
final_tick                               901290848000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  49537                       # Simulator instruction rate (inst/s)
host_mem_usage                                8628964                       # Number of bytes of host memory used
host_op_rate                                    93426                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 10093.44                       # Real time elapsed on the host
host_tick_rate                               89294672                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   500000003                       # Number of instructions simulated
sim_ops                                     942985768                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.901291                       # Number of seconds simulated
sim_ticks                                901290848000                       # Number of ticks simulated
system.cpu.cc_regfile_reads                 161781396                       # number of cc regfile reads
system.cpu.cc_regfile_writes                162412907                       # number of cc regfile writes
system.cpu.committedInsts                   500000003                       # Number of Instructions Simulated
system.cpu.committedOps                     942985768                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               3.605163                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         3.605163                       # CPI: Total CPI of All Threads
system.cpu.dcache.MSHRs.leapFrogMisses              3                       # number of false blocks from MSHR
system.cpu.icache.MSHRs.leapFrogMisses              0                       # number of false blocks from MSHR
system.cpu.idleCycles                           66329                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts              1010360                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                 88524095                       # Number of branches executed
system.cpu.iew.exec_nop                         52841                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.581325                       # Inst execution rate
system.cpu.iew.exec_refs                    636789689                       # number of memory reference insts executed
system.cpu.iew.exec_stores                  520819970                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles               190873468                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              77184236                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts               1686                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts            961223                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts            528377661                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts          1030860388                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts             115969719                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           1637917                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts            1047886497                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                5811455                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents             206491218                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                1830563                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles             213993045                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents           3039                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect       508478                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect         501882                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                 698347593                       # num instructions consuming a value
system.cpu.iew.wb_count                     982607209                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.414874                       # average fanout of values written-back
system.cpu.iew.wb_producers                 289726228                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.545111                       # insts written-back per cycle
system.cpu.iew.wb_sent                     1002570881                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads               1164233234                       # number of integer regfile reads
system.cpu.int_regfile_writes               437157720                       # number of integer regfile writes
system.cpu.ipc                               0.277380                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.277380                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                38      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             412413098     39.30%     39.30% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   75      0.00%     39.30% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    12      0.00%     39.30% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     39.30% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   2      0.00%     39.30% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     39.30% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     39.30% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     39.30% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     39.30% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                 49      0.00%     39.30% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     39.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    2      0.00%     39.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     39.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   38      0.00%     39.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                  132      0.00%     39.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     39.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  26      0.00%     39.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     39.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     39.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                 25      0.00%     39.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     39.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     39.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     39.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     39.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     39.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     39.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     39.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     39.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     39.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     39.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     39.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     39.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     39.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     39.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     39.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     39.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     39.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     39.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     39.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     39.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     39.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     39.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     39.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     39.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     39.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     39.30% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead            116204528     11.07%     50.37% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite           520906393     49.63%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total             1049524418                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                    23571715                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.022459                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                    1177      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      8      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    3      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                4965637     21.07%     21.07% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite              18604890     78.93%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses              627435837                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads         3052629064                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses    574278721                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         665541220                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                 1030805860                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                1049524418                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                1687                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined        87821766                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued            337089                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            343                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined    126619636                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples    1802515368                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.582255                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.347443                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0          1428463073     79.25%     79.25% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1           101386109      5.62%     84.87% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            74978185      4.16%     89.03% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            78055877      4.33%     93.36% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4            69174181      3.84%     97.20% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5            27180498      1.51%     98.71% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6            12975997      0.72%     99.43% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7             8852472      0.49%     99.92% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8             1448976      0.08%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total      1802515368                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.582234                       # Inst issue rate
system.cpu.iq.vec_alu_accesses              445660258                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads          872843940                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses    408328488                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes         453091124                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads          16810288                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores         23781602                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             77184236                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores           528377661                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads              4693636759                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     48                       # number of misc regfile writes
system.cpu.numCycles                       1802581697                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.pred_regfile_reads                     141                       # number of predicate regfile reads
system.cpu.pred_regfile_writes                     50                       # number of predicate regfile writes
system.cpu.timesIdled                             590                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                427183498                       # number of vector regfile reads
system.cpu.vec_regfile_writes                     320                       # number of vector regfile writes
system.cpu.workload.numSyscalls                  1304                       # Number of system calls
system.l2.MSHRs.leapFrogMisses                      0                       # number of false blocks from MSHR
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     60038994                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests     120209747                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     58315524                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         8655                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    116632070                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           8655                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                99865613                       # Number of BP lookups
system.cpu.branchPred.condPredicted          74780132                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           1003093                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             68133379                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                68131884                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.997806                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                12112559                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 10                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups            4690                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits               4453                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              237                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted           78                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts        79759535                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls            1344                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           1002684                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples   1791604896                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     0.526365                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     1.468850                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0      1494038272     83.39%     83.39% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1        83124539      4.64%     88.03% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2        63541375      3.55%     91.58% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3        44145679      2.46%     94.04% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4        28079809      1.57%     95.61% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5        43398401      2.42%     98.03% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6         1114736      0.06%     98.09% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7         8902376      0.50%     98.59% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8        25259709      1.41%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total   1791604896                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted            500052522                       # Number of instructions committed
system.cpu.commit.opsCommitted              943038287                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                   559018493                       # Number of memory references committed
system.cpu.commit.loads                      68314857                       # Number of loads committed
system.cpu.commit.amos                             14                       # Number of atomic instructions committed
system.cpu.commit.membars                          24                       # Number of memory barriers committed
system.cpu.commit.branches                   84047101                       # Number of branches committed
system.cpu.commit.vector                    401280546                       # Number of committed Vector instructions.
system.cpu.commit.floating                          0                       # Number of committed floating point instructions.
system.cpu.commit.integer                   890426265                       # Number of committed integer instructions.
system.cpu.commit.functionCalls              10489957                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass           35      0.00%      0.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu    384019472     40.72%     40.72% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult           59      0.00%     40.72% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv           10      0.00%     40.72% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd            0      0.00%     40.72% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            2      0.00%     40.72% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     40.72% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     40.72% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     40.72% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     40.72% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc           36      0.00%     40.72% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     40.72% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd            1      0.00%     40.72% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     40.72% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu           32      0.00%     40.72% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp          103      0.00%     40.72% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     40.72% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc           24      0.00%     40.72% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     40.72% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     40.72% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift           20      0.00%     40.72% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     40.72% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     40.72% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     40.72% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     40.72% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     40.72% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     40.72% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     40.72% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     40.72% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     40.72% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     40.72% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     40.72% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     40.72% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     40.72% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     40.72% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     40.72% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     40.72% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     40.72% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     40.72% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     40.72% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     40.72% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     40.72% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     40.72% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     40.72% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     40.72% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     40.72% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     40.72% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead     68314857      7.24%     47.97% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite    490703636     52.03%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total    943038287                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples      25259709                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data    137197266                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        137197266                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    137197266                       # number of overall hits
system.cpu.dcache.overall_hits::total       137197266                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data    412945305                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total      412945305                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data    412945305                       # number of overall misses
system.cpu.dcache.overall_misses::total     412945305                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 12313229918951                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 12313229918951                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 12313229918951                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 12313229918951                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    550142571                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    550142571                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    550142571                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    550142571                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.750615                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.750615                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.750615                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.750615                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 29818.064935                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 29818.064935                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 29818.064935                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 29818.064935                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs    535191658                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs          26820110                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    19.954864                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.ghost_timestamp_misses            0                       # number of times timestamp policy causes a block to be inaccessible
system.cpu.dcache.ghost_commits                     0                       # number of cache lines moved from ghost to main
system.cpu.dcache.same_leapfrogs                    0                       # number of times leapfrogging occurs with a shared MSHR request
system.cpu.dcache.writebacks::.writebacks     58315180                       # number of writebacks
system.cpu.dcache.writebacks::total          58315180                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data    354629614                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total    354629614                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data    354629614                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total    354629614                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data     58315691                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     58315691                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data     58315691                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     58315691                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 1933818079494                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 1933818079494                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 1933818079494                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 1933818079494                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.106001                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.106001                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.106001                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.106001                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 33161.196349                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 33161.196349                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 33161.196349                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 33161.196349                       # average overall mshr miss latency
system.cpu.dcache.replacements               58315180                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     53851565                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        53851565                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      5587400                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       5587400                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data 142273481500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 142273481500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     59438965                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     59438965                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.094002                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.094002                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 25463.271199                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 25463.271199                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        74187                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        74187                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data      5513213                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      5513213                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data 136063832500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 136063832500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.092754                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.092754                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 24679.589288                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 24679.589288                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     83345701                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       83345701                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data    407357896                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total    407357896                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 12170956152953                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 12170956152953                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    490703597                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    490703597                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.830151                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.830151                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 29877.796092                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 29877.796092                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data    354555427                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total    354555427                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data     52802469                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total     52802469                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data 1797753971496                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 1797753971496                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.107606                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.107606                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 34046.778598                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 34046.778598                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteLineReq_misses::.cpu.data            9                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total            9                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data       284498                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total       284498                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data            9                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total            9                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 31610.888889                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 31610.888889                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data            9                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total            9                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data       275498                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total       275498                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 30610.888889                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 30610.888889                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data            6                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total            6                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        85000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        85000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data            7                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total            7                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.142857                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.142857                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        85000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        85000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        84000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        84000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.142857                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.142857                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        84000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        84000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data            4                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total            4                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.SwapReq_hits::.cpu.data           14                       # number of SwapReq hits
system.cpu.dcache.SwapReq_hits::total              14                       # number of SwapReq hits
system.cpu.dcache.SwapReq_accesses::.cpu.data           14                       # number of SwapReq accesses(hits+misses)
system.cpu.dcache.SwapReq_accesses::total           14                       # number of SwapReq accesses(hits+misses)
system.cpu.dcache.ghosttags.tagsinuse               0                       # Cycle average of tags in use
system.cpu.dcache.ghosttags.total_refs              0                       # Total number of references to valid blocks.
system.cpu.dcache.ghosttags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dcache.ghosttags.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.dcache.ghosttags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.ghosttags.tag_accesses            0                       # Number of tag accesses
system.cpu.dcache.ghosttags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.ghosttags.power_state.pwrStateResidencyTicks::UNDEFINED 901290848000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 901290848000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.987528                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           195512982                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          58315692                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              3.352665                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            180500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.987528                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999976                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999976                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           37                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          472                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        4459456460                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       4459456460                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 901290848000                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                 70863047                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles            1566335408                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                  94866277                       # Number of cycles decode is running
system.cpu.decode.unblockCycles              68620073                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                1830563                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved             65405633                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                   420                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts             1051971624                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                  1570                       # Number of squashed instructions handled by decode
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 901290848000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 901290848000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles          126536566                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                      592762742                       # Number of instructions fetch has processed
system.cpu.fetch.branches                    99865613                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           80248896                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                    1674147804                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                 3661944                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                   12                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles             1                       # Number of stall cycles due to pending traps
system.cpu.fetch.icacheWaitRetryStallCycles           13                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                 125507335                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                221470                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples         1802515368                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              0.612759                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             1.892090                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0               1578704121     87.58%     87.58% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                 42093915      2.34%     89.92% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                 22245857      1.23%     91.15% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                  9482804      0.53%     91.68% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                 28924837      1.60%     93.28% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                 17600132      0.98%     94.26% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                  8977962      0.50%     94.76% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                 23980723      1.33%     96.09% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                 70505017      3.91%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total           1802515368                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.055401                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.328841                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst    125506257                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        125506257                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    125506257                       # number of overall hits
system.cpu.icache.overall_hits::total       125506257                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1077                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1077                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1077                       # number of overall misses
system.cpu.icache.overall_misses::total          1077                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     80591999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     80591999                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     80591999                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     80591999                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    125507334                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    125507334                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    125507334                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    125507334                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000009                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000009                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000009                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000009                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 74830.082637                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 74830.082637                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 74830.082637                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 74830.082637                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          955                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                12                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    79.583333                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.ghost_timestamp_misses            0                       # number of times timestamp policy causes a block to be inaccessible
system.cpu.icache.ghost_commits                     0                       # number of cache lines moved from ghost to main
system.cpu.icache.same_leapfrogs                    0                       # number of times leapfrogging occurs with a shared MSHR request
system.cpu.icache.writebacks::.writebacks          344                       # number of writebacks
system.cpu.icache.writebacks::total               344                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          223                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          223                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          223                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          223                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          854                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          854                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          854                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          854                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     65325500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     65325500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     65325500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     65325500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000007                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000007                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000007                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000007                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 76493.559719                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 76493.559719                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 76493.559719                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 76493.559719                       # average overall mshr miss latency
system.cpu.icache.replacements                    344                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    125506257                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       125506257                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1077                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1077                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     80591999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     80591999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    125507334                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    125507334                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000009                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000009                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 74830.082637                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 74830.082637                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          223                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          223                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          854                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          854                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     65325500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     65325500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000007                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000007                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 76493.559719                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 76493.559719                       # average ReadReq mshr miss latency
system.cpu.icache.ghosttags.tagsinuse               0                       # Cycle average of tags in use
system.cpu.icache.ghosttags.total_refs              0                       # Total number of references to valid blocks.
system.cpu.icache.ghosttags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.icache.ghosttags.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.icache.ghosttags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.ghosttags.tag_accesses            0                       # Number of tag accesses
system.cpu.icache.ghosttags.data_accesses            0                       # Number of data accesses
system.cpu.icache.ghosttags.power_state.pwrStateResidencyTicks::UNDEFINED 901290848000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 901290848000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           493.695447                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           125507111                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               854                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          146963.830211                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   493.695447                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.964249                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.964249                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          510                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           72                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          438                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        1004059526                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       1004059526                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 901290848000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 901290848000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 901290848000                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                    11614082                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                 8869378                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                13092                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                3039                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores               37674020                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads             44916308                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache               17281178                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON 901290848000                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                1830563                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                 97876771                       # Number of cycles rename is idle
system.cpu.rename.blockCycles               446114236                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles         135017                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                 131440459                       # Number of cycles rename is running
system.cpu.rename.unblockCycles            1125118322                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts             1039537620                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                120225                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents               41634913                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                     18                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents             1067163223                       # Number of times rename has blocked due to SQ full
system.cpu.rename.renamedOperands           637437075                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                  2628120218                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups               1169245997                       # Number of integer rename lookups
system.cpu.rename.vecLookups                427894221                       # Number of vector rename lookups
system.cpu.rename.vecPredLookups                  110                       # Number of vector predicate rename lookups
system.cpu.rename.committedMaps             567853614                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                 69583433                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                    1762                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                1618                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                 429131270                       # count of insts added to the skid buffer
system.cpu.rob.reads                       2778400966                       # The number of ROB reads
system.cpu.rob.writes                      2056506276                       # The number of ROB writes
system.cpu.thread0.numInsts                 500000003                       # Number of Instructions committed
system.cpu.thread0.numOps                   942985768                       # Number of Ops committed
system.cpu.thread0.numMemRefs                       0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                   23                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data             47496692                       # number of demand (read+write) hits
system.l2.demand_hits::total                 47496715                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  23                       # number of overall hits
system.l2.overall_hits::.cpu.data            47496692                       # number of overall hits
system.l2.overall_hits::total                47496715                       # number of overall hits
system.l2.demand_misses::.cpu.inst                831                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data            9260226                       # number of demand (read+write) misses
system.l2.demand_misses::total                9261057                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               831                       # number of overall misses
system.l2.overall_misses::.cpu.data           9260226                       # number of overall misses
system.l2.overall_misses::total               9261057                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     63781000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data 1298452278000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     1298516059000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     63781000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data 1298452278000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    1298516059000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              854                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data         56756918                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             56757772                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             854                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data        56756918                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            56757772                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.973068                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.163156                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.163168                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.973068                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.163156                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.163168                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 76752.105897                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 140218.206122                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 140212.511272                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 76752.105897                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 140218.206122                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 140212.511272                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                  51027154                       # number of HardPF blocks evicted w/o reference
system.l2.ghost_timestamp_misses                    0                       # number of times timestamp policy causes a block to be inaccessible
system.l2.ghost_commits                             0                       # number of cache lines moved from ghost to main
system.l2.same_leapfrogs                            0                       # number of times leapfrogging occurs with a shared MSHR request
system.l2.writebacks::.writebacks            58056357                       # number of writebacks
system.l2.writebacks::total                  58056357                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data         3519762                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total             3519762                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data        3519762                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total            3519762                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           831                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data       5740464                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           5741295                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          831                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data      5740464                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher     54430152                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         60171447                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     55471000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data 1013740923500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 1013796394500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     55471000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data 1013740923500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 7700104745856                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 8713901140356                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.973068                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.101141                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.101154                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.973068                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.101141                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.060145                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 66752.105897                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 176595.641659                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 176579.742811                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 66752.105897                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 176595.641659                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 141467.632607                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 144817.875833                       # average overall mshr miss latency
system.l2.replacements                       60038993                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     58152137                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         58152137                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     58152137                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     58152137                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       163386                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           163386                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       163386                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       163386                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher     54430152                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total       54430152                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 7700104745856                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 7700104745856                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 141467.632607                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 141467.632607                       # average HardPFReq mshr miss latency
system.l2.ReadExReq_hits::.cpu.data          42785353                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total              42785353                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data         8458351                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             8458351                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data 1220289004500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  1220289004500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data      51243704                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total          51243704                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.165061                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.165061                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 144270.319889                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 144270.319889                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu.data      3360237                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total          3360237                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu.data      5098114                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        5098114                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data 951733067000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 951733067000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.099488                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.099488                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 186683.363103                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 186683.363103                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             23                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 23                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          831                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              831                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     63781000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     63781000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          854                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            854                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.973068                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.973068                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 76752.105897                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 76752.105897                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          831                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          831                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     55471000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     55471000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.973068                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.973068                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 66752.105897                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 66752.105897                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data       4711339                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           4711339                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data       801875                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          801875                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data  78163273500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  78163273500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data      5513214                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       5513214                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.145446                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.145446                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 97475.633359                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 97475.633359                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data       159525                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       159525                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data       642350                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       642350                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data  62007856500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  62007856500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.116511                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.116511                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 96532.819335                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 96532.819335                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu.data       1432455                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total           1432455                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu.data       126319                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total          126319                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu.data   9203503000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total   9203503000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu.data      1558774                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total       1558774                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data     0.081037                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.081037                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu.data 72859.213578                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 72859.213578                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu.data       126032                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total       126032                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu.data          287                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          287                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data      5678000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      5678000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data     0.000184                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.000184                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 19783.972125                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19783.972125                       # average InvalidateReq mshr miss latency
system.l2.ghosttags.tagsinuse                       0                       # Cycle average of tags in use
system.l2.ghosttags.total_refs                      0                       # Total number of references to valid blocks.
system.l2.ghosttags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.l2.ghosttags.avg_refs                      nan                       # Average number of references to valid blocks.
system.l2.ghosttags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2.ghosttags.tag_accesses                    0                       # Number of tag accesses
system.l2.ghosttags.data_accesses                   0                       # Number of data accesses
system.l2.ghosttags.power_state.pwrStateResidencyTicks::UNDEFINED 901290848000                       # Cumulative time (in ticks) in various power states
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 901290848000                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.pfIssued               278657345                       # number of hwpf issued
system.l2.prefetcher.pfIdentified           299570521                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit               249090                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull           18939576                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage             154388927                       # number of prefetches that crossed the page
system.l2.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 901290848000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 130525.864346                       # Cycle average of tags in use
system.l2.tags.total_refs                   161673865                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                 109392133                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.477930                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                   1089000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks   116169.862559                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher 14356.001788                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.886306                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.109528                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.995833                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022         41781                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024         88957                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3        36417                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4         5364                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          105                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        71725                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        17127                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.318764                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.678688                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1975505237                       # Number of tag accesses
system.l2.tags.data_accesses               1975505237                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 901290848000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples  58056357.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       831.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   5748139.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples  54421497.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006627239652                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds      2780519                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds      2780519                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            70814236                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState           55952881                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    60170467                       # Number of read requests accepted
system.mem_ctrls.writeReqs                   58056357                       # Number of write requests accepted
system.mem_ctrls.readBursts                  60170467                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                 58056357                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                      10.25                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      76.91                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              60170467                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6             58056357                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 4169841                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 3053393                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 2880664                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 2810996                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 2739569                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 2677340                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                 3068373                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                 2892359                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                 2974301                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                 3518974                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10               10615492                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                6798829                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                2857229                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                2486171                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                2346635                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                1654170                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                1644032                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                 981807                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                    292                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  73081                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  87394                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                 137725                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                 213582                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                 284829                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                 340945                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                 379307                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                 422671                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                 459378                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                 498406                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                 560515                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                 625458                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                 641003                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                 636874                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                 688209                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                 749298                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                 829545                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::64                 916082                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::65                 739495                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::66                 768838                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::67                 878859                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::68                1022280                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::69                1141099                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::70                1280738                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::71                1367059                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::72                1499356                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::73                1519142                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::74                1566155                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::75                1613968                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::76                1721360                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::77                1827159                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::78                1865704                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::79                1864239                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::80                1891896                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::81                1841156                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::82                1822630                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::83                1796232                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::84                1749704                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::85                1679191                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::86                1598289                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::87                1520826                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::88                1470310                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::89                1340151                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::90                1259992                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::91                1130586                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::92                1051763                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::93                 976883                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::94                 909985                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::95                 833308                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::96                 763880                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::97                 685891                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::98                 616752                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::99                 563838                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::100                508568                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::101                459208                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::102                403922                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::103                343042                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::104                283648                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::105                234159                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::106                206120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::107                209757                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::108                216343                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::109                237278                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::110                 67243                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::111                 65176                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::112                 53216                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::113                 25764                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::114                 12234                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::115                  2884                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::116                  2034                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::117                  1147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::118                   620                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::119                   428                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::120                   240                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::121                   145                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::122                    81                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::123                    31                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::124                     5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::125                     1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples      2780519                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      21.640006                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     17.857682                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     80.160911                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-4095      2780518    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::131072-135167            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total       2780519                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples      2780519                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      20.879665                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     20.000786                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      6.655205                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16          1339314     48.17%     48.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17           136730      4.92%     53.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18           106658      3.84%     56.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19            81794      2.94%     59.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20           132215      4.76%     64.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21            92853      3.34%     67.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22            66296      2.38%     70.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23            53613      1.93%     72.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24            51885      1.87%     74.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25            70724      2.54%     76.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26            46432      1.67%     78.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27            37990      1.37%     79.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28            56210      2.02%     81.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29            56627      2.04%     83.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30           115931      4.17%     87.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31            41295      1.49%     89.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32            42002      1.51%     90.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::33            24205      0.87%     91.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34            42714      1.54%     93.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::35           125077      4.50%     97.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36            24650      0.89%     98.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::37             8882      0.32%     99.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::38             7754      0.28%     99.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::39             6390      0.23%     99.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40             1467      0.05%     99.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::41              839      0.03%     99.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::42              722      0.03%     99.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::43              578      0.02%     99.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::44              550      0.02%     99.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::45              663      0.02%     99.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::46              359      0.01%     99.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::47              334      0.01%     99.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48              286      0.01%     99.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::49              491      0.02%     99.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::50              880      0.03%     99.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::51              897      0.03%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::52              811      0.03%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::53             1353      0.05%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::54              618      0.02%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::55              662      0.02%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::56              328      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::57              148      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::58               94      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::59               53      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::60               55      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::61               32      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::62               17      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::63               33      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64                8      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total       2780519                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys              3850909888                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys           3715606848                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                   4272.66                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   4122.54                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  901053152000                       # Total gap between requests
system.mem_ctrls.avgGap                       7621.39                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        53184                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data    367880896                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.l2.prefetcher   3482975808                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks   3715603520                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 59008.698599367111                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 408171121.249419331551                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.l2.prefetcher 3864430461.852420806885                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 4122535503.655752182007                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          831                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data      5748139                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.l2.prefetcher     54421497                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks     58056357                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     21009424                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data 768290646258                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.l2.prefetcher 5909131871360                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 69803076535406                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     25282.10                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data    133659.02                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.l2.prefetcher    108580.84                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   1202333.05                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        53184                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data    367880896                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.l2.prefetcher   3482975808                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total    3850909888                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        53184                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        53184                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks   3715606848                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total   3715606848                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          831                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data      5748139                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.l2.prefetcher     54421497                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total       60170467                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks     58056357                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total      58056357                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst        59009                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    408171121                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.l2.prefetcher   3864430462                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total       4272660592                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst        59009                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total        59009                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks   4122539196                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total      4122539196                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks   4122539196                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst        59009                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    408171121                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.l2.prefetcher   3864430462                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total      8395199788                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts             60170467                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts            58056305                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0      1881228                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1      1879665                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2      1880811                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3      1880265                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4      1880662                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5      1880806                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6      1880904                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7      1880293                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8      1879969                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9      1880821                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10      1879766                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11      1880191                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12      1879806                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13      1881240                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14      1879294                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15      1880236                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::16      1880332                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::17      1880175                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::18      1879481                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::19      1880469                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::20      1880710                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::21      1880629                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::22      1880043                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::23      1880224                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::24      1880973                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::25      1880247                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::26      1880079                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::27      1879907                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::28      1881458                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::29      1879467                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::30      1880573                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::31      1879743                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0      1815356                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1      1813421                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2      1814638                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3      1814090                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4      1814540                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5      1814478                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6      1814019                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7      1814244                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8      1813930                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9      1814812                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10      1813234                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11      1814554                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12      1813819                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13      1815036                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14      1813278                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15      1814353                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::16      1814328                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::17      1814303                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::18      1813963                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::19      1814342                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::20      1814592                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::21      1814338                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::22      1814086                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::23      1814495                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::24      1814697                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::25      1814145                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::26      1814189                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::27      1813884                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::28      1815249                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::29      1813753                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::30      1814835                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::31      1813304                       # Per bank write bursts
system.mem_ctrls.dram.totQLat            5624941718278                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat          200487996044                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat       6677443527042                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                93483.43                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat          110975.43                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits            55295251                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits           51082747                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            91.90                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           87.99                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples     11848774                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   638.590407                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   471.463488                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   359.652263                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127      1438388     12.14%     12.14% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255      1136833      9.59%     21.73% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383       643029      5.43%     27.16% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511       699935      5.91%     33.07% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639      1544668     13.04%     46.10% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767       943956      7.97%     54.07% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895       810917      6.84%     60.92% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023       584456      4.93%     65.85% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151      4046592     34.15%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total     11848774                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead            3850909888                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten         3715603520                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW             4272.660592                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW             4122.535504                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                   43.71                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead               22.25                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite              21.46                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               89.98                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 901290848000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy    9242992283.615732                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    16317436377.614574                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   82522843661.594971                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy  68478210474.916580                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 78237038421.691071                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 322586595717.086609                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 71481957247.386459                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  648867074184.098022                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   719.930837                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 212290696944                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF  40516000000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 648484151056                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy    9233701521.407839                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy    16301034608.947264                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy   82518874681.821594                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy  68479864173.172188                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 78237038421.691071                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy 322348310825.181641                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy 71646458492.559952                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy  648765282724.968262                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   719.817897                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 212763733096                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF  40516000000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT 648011114904                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 901290848000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           55064678                       # Transaction distribution
system.membus.trans_dist::WritebackDirty     58056357                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1982636                       # Transaction distribution
system.membus.trans_dist::ReadExReq           5105789                       # Transaction distribution
system.membus.trans_dist::ReadExResp          5105789                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq       55064678                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           287                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port    180380214                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total              180380214                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port   7566516736                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total              7566516736                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          60170754                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                60170754    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            60170754                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 901290848000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy        359479907404                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              39.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy       305595532302                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             33.9                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp           5514068                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty    116208494                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       163387                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         1982636                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq        100634750                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq         51243704                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp        51243704                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           854                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      5513214                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq      1558774                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp      1558774                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         2052                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    174946564                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total             174948616                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        76672                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port   7364614272                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total             7364690944                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                       160673743                       # Total snoops (count)
system.tol2bus.snoopTraffic                3715606848                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        218990289                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000040                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.006287                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              218981633    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   8656      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          218990289                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 901290848000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy       116631559000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             12.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1281000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       85914764000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             9.5                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
