<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.4"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>libopencm3: ADC Defines</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">libopencm3
   </div>
   <div id="projectbrief">A free/libre/open-source firmware library for various ARM Cortex-M3 microcontrollers.</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.4 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search",'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('group__adc__defines.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#groups">Modules</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle"><div class="title">ADC Defines<div class="ingroups"><a class="el" href="group__STM32F3xx__defines.html">STM32F3xx Defines</a></div></div></div>
</div><!--header-->
<div class="contents">

<p><b>Defined Constants and Types for the STM32F37x Analog to Digital converter</b>  
<a href="#details">More...</a></p>
<div class="dynheader">
Collaboration diagram for ADC Defines:</div>
<div class="dyncontent">
<div class="center"><img src="group__adc__defines.png" border="0" usemap="#agroup____adc____defines" alt=""/></div>
<map name="agroup____adc____defines" id="agroup____adc____defines">
<area shape="rect" href="group__STM32F3xx__defines.html" title="Defined Constants and Types for the STM32F3xx series." alt="" coords="5,369,156,394"/>
<area shape="rect" title="Defined Constants and Types for the STM32F37x Analog to Digital converter" alt="" coords="204,369,307,394"/>
<area shape="rect" href="group__adc__ccr.html" title=" " alt="" coords="355,5,585,45"/>
<area shape="rect" href="group__adc__cfgr1.html" title=" " alt="" coords="377,69,563,109"/>
<area shape="rect" href="group__adc__cfgr2.html" title=" " alt="" coords="377,133,563,173"/>
<area shape="rect" href="group__adc__channel.html" title=" " alt="" coords="385,198,555,223"/>
<area shape="rect" href="group__adc__cr.html" title=" " alt="" coords="383,247,557,273"/>
<area shape="rect" href="group__adc__ier.html" title=" " alt="" coords="379,297,561,337"/>
<area shape="rect" href="group__adc__isr.html" title=" " alt="" coords="381,361,559,401"/>
<area shape="rect" href="group__adc__multi__mode.html" title=" " alt="" coords="375,426,565,451"/>
<area shape="rect" href="group__adc__reg__base.html" title=" " alt="" coords="365,475,575,501"/>
<area shape="rect" href="group__adc__registers.html" title=" " alt="" coords="415,525,525,550"/>
<area shape="rect" href="group__adc__sample.html" title=" " alt="" coords="368,575,572,615"/>
<area shape="rect" href="group__adc__smpr.html" title=" " alt="" coords="381,639,559,679"/>
<area shape="rect" href="group__adc__tr1.html" title=" " alt="" coords="365,703,575,743"/>
</map>
</div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="groups" name="groups"></a>
Modules</h2></td></tr>
<tr class="memitem:group__adc__reg__base"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__reg__base.html">ADC register base addresses</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__adc__sample"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__sample.html">ADC Sample Time Selection values</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__adc__multi__mode"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__multi__mode.html">ADC Multi mode selection</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__adc__channel"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__channel.html">ADC Channel Numbers</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__adc__registers"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__registers.html">ADC registers</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__adc__isr"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__isr.html">ISR ADC interrupt status register</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__adc__ier"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__ier.html">IER ADC interrupt enable register</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__adc__cr"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__cr.html">CR ADC control register</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__adc__cfgr1"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__cfgr1.html">CFGR1 ADC configuration register 1</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__adc__smpr"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__smpr.html">SMPR ADC sample time register</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__adc__cfgr2"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__cfgr2.html">CFGR2 ADC configuration register 2</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__adc__tr1"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__tr1.html">TR1 ADC watchdog threshold register 1</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__adc__ccr"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__ccr.html">CCR ADC common configuration register</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="define-members" name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga034c846c648f6111bbf722710ff0d5f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__defines.html#ga034c846c648f6111bbf722710ff0d5f4">ADC1_ISR</a>&#160;&#160;&#160;<a class="el" href="group__adc__registers.html#ga3503dcdf4d1a0a5ac1f5bf5d38a80cbf">ADC_ISR</a>(<a class="el" href="stm32_2f3_2memorymap_8h.html#a695c9a2f892363a1c942405c8d351b91">ADC1_BASE</a>)</td></tr>
<tr class="separator:ga034c846c648f6111bbf722710ff0d5f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c31b82674dc7e49e81c4bb270a9d764"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__defines.html#ga3c31b82674dc7e49e81c4bb270a9d764">ADC2_ISR</a>&#160;&#160;&#160;<a class="el" href="group__adc__registers.html#ga3503dcdf4d1a0a5ac1f5bf5d38a80cbf">ADC_ISR</a>(<a class="el" href="stm32_2f3_2memorymap_8h.html#a6544abc57f9759f610eee09a02442ae6">ADC2_BASE</a>)</td></tr>
<tr class="separator:ga3c31b82674dc7e49e81c4bb270a9d764"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed1a351edb28b3260d256753d1ede0bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__defines.html#gaed1a351edb28b3260d256753d1ede0bc">ADC3_ISR</a>&#160;&#160;&#160;<a class="el" href="group__adc__registers.html#ga3503dcdf4d1a0a5ac1f5bf5d38a80cbf">ADC_ISR</a>(<a class="el" href="stm32_2f3_2memorymap_8h.html#aca766f86c8e0b00a8e2b0224dcbb4c82">ADC3_BASE</a>)</td></tr>
<tr class="separator:gaed1a351edb28b3260d256753d1ede0bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7713bf415e2f7edf3bce95c34c1b2b9d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__defines.html#ga7713bf415e2f7edf3bce95c34c1b2b9d">ADC4_ISR</a>&#160;&#160;&#160;<a class="el" href="group__adc__registers.html#ga3503dcdf4d1a0a5ac1f5bf5d38a80cbf">ADC_ISR</a>(<a class="el" href="stm32_2f3_2memorymap_8h.html#ac61de2ec7005fd7da840006e92996020">ADC4_BASE</a>)</td></tr>
<tr class="separator:ga7713bf415e2f7edf3bce95c34c1b2b9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b037dfa8b6fef23d2a6d1144bd9ab27"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__defines.html#ga8b037dfa8b6fef23d2a6d1144bd9ab27">ADC1_IER</a>&#160;&#160;&#160;<a class="el" href="group__adc__registers.html#ga776e9e8824c8c8bbfe4e8ce502719818">ADC_IER</a>(<a class="el" href="stm32_2f3_2memorymap_8h.html#a695c9a2f892363a1c942405c8d351b91">ADC1_BASE</a>)</td></tr>
<tr class="separator:ga8b037dfa8b6fef23d2a6d1144bd9ab27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga355abb5f34812d28c2eb5e2e106654ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__defines.html#ga355abb5f34812d28c2eb5e2e106654ec">ADC2_IER</a>&#160;&#160;&#160;<a class="el" href="group__adc__registers.html#ga776e9e8824c8c8bbfe4e8ce502719818">ADC_IER</a>(<a class="el" href="stm32_2f3_2memorymap_8h.html#a6544abc57f9759f610eee09a02442ae6">ADC2_BASE</a>)</td></tr>
<tr class="separator:ga355abb5f34812d28c2eb5e2e106654ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f75bffddc9edc99be2eb2106979de2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__defines.html#ga6f75bffddc9edc99be2eb2106979de2c">ADC3_IER</a>&#160;&#160;&#160;<a class="el" href="group__adc__registers.html#ga776e9e8824c8c8bbfe4e8ce502719818">ADC_IER</a>(<a class="el" href="stm32_2f3_2memorymap_8h.html#aca766f86c8e0b00a8e2b0224dcbb4c82">ADC3_BASE</a>)</td></tr>
<tr class="separator:ga6f75bffddc9edc99be2eb2106979de2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabdf07cf55be4b6ebed5d70e4131fca81"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__defines.html#gabdf07cf55be4b6ebed5d70e4131fca81">ADC4_IER</a>&#160;&#160;&#160;<a class="el" href="group__adc__registers.html#ga776e9e8824c8c8bbfe4e8ce502719818">ADC_IER</a>(<a class="el" href="stm32_2f3_2memorymap_8h.html#ac61de2ec7005fd7da840006e92996020">ADC4_BASE</a>)</td></tr>
<tr class="separator:gabdf07cf55be4b6ebed5d70e4131fca81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65c1c4023922a9eebefb5976b4239ba5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__defines.html#ga65c1c4023922a9eebefb5976b4239ba5">ADC1_CR</a>&#160;&#160;&#160;<a class="el" href="group__adc__registers.html#ga15af8753284efa3acb4e29dcbeb793f3">ADC_CR</a>(<a class="el" href="stm32_2f3_2memorymap_8h.html#a695c9a2f892363a1c942405c8d351b91">ADC1_BASE</a>)</td></tr>
<tr class="separator:ga65c1c4023922a9eebefb5976b4239ba5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39e26417debcbc7148b4748577cbdfe8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__defines.html#ga39e26417debcbc7148b4748577cbdfe8">ADC2_CR</a>&#160;&#160;&#160;<a class="el" href="group__adc__registers.html#ga15af8753284efa3acb4e29dcbeb793f3">ADC_CR</a>(<a class="el" href="stm32_2f3_2memorymap_8h.html#a6544abc57f9759f610eee09a02442ae6">ADC2_BASE</a>)</td></tr>
<tr class="separator:ga39e26417debcbc7148b4748577cbdfe8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga291cf3031efec20abc028b74731cd222"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__defines.html#ga291cf3031efec20abc028b74731cd222">ADC3_CR</a>&#160;&#160;&#160;<a class="el" href="group__adc__registers.html#ga15af8753284efa3acb4e29dcbeb793f3">ADC_CR</a>(<a class="el" href="stm32_2f3_2memorymap_8h.html#aca766f86c8e0b00a8e2b0224dcbb4c82">ADC3_BASE</a>)</td></tr>
<tr class="separator:ga291cf3031efec20abc028b74731cd222"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3181889c91fcb3a0f5bf93463513bdd0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__defines.html#ga3181889c91fcb3a0f5bf93463513bdd0">ADC4_CR</a>&#160;&#160;&#160;<a class="el" href="group__adc__registers.html#ga15af8753284efa3acb4e29dcbeb793f3">ADC_CR</a>(<a class="el" href="stm32_2f3_2memorymap_8h.html#ac61de2ec7005fd7da840006e92996020">ADC4_BASE</a>)</td></tr>
<tr class="separator:ga3181889c91fcb3a0f5bf93463513bdd0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c07e7dca6ab93fae85a12836be1a2e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__defines.html#ga5c07e7dca6ab93fae85a12836be1a2e5">ADC1_CFGR1</a>&#160;&#160;&#160;<a class="el" href="group__adc__registers.html#gafab9be99e42f992911676f38adef7307">ADC_CFGR1</a>(<a class="el" href="stm32_2f3_2memorymap_8h.html#a695c9a2f892363a1c942405c8d351b91">ADC1_BASE</a>)</td></tr>
<tr class="separator:ga5c07e7dca6ab93fae85a12836be1a2e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabdeb7e15084fd8d0bf7c3bcc9473aae8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__defines.html#gabdeb7e15084fd8d0bf7c3bcc9473aae8">ADC2_CFGR1</a>&#160;&#160;&#160;<a class="el" href="group__adc__registers.html#gafab9be99e42f992911676f38adef7307">ADC_CFGR1</a>(<a class="el" href="stm32_2f3_2memorymap_8h.html#a6544abc57f9759f610eee09a02442ae6">ADC2_BASE</a>)</td></tr>
<tr class="separator:gabdeb7e15084fd8d0bf7c3bcc9473aae8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4bc3c2c4614d6a1e0a2a9137aaced28c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__defines.html#ga4bc3c2c4614d6a1e0a2a9137aaced28c">ADC3_CFGR1</a>&#160;&#160;&#160;<a class="el" href="group__adc__registers.html#gafab9be99e42f992911676f38adef7307">ADC_CFGR1</a>(<a class="el" href="stm32_2f3_2memorymap_8h.html#aca766f86c8e0b00a8e2b0224dcbb4c82">ADC3_BASE</a>)</td></tr>
<tr class="separator:ga4bc3c2c4614d6a1e0a2a9137aaced28c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8fd5268eb4652675dd0c490cebb820fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__defines.html#ga8fd5268eb4652675dd0c490cebb820fd">ADC4_CFGR1</a>&#160;&#160;&#160;<a class="el" href="group__adc__registers.html#gafab9be99e42f992911676f38adef7307">ADC_CFGR1</a>(<a class="el" href="stm32_2f3_2memorymap_8h.html#ac61de2ec7005fd7da840006e92996020">ADC4_BASE</a>)</td></tr>
<tr class="separator:ga8fd5268eb4652675dd0c490cebb820fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55982d2862e8304173356b4da2f78c0b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__defines.html#ga55982d2862e8304173356b4da2f78c0b">ADC_CFGR</a>(adc)&#160;&#160;&#160;<a class="el" href="group__adc__registers.html#gafab9be99e42f992911676f38adef7307">ADC_CFGR1</a>(adc)</td></tr>
<tr class="separator:ga55982d2862e8304173356b4da2f78c0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga931ca46a29912beca823a264092746f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__defines.html#ga931ca46a29912beca823a264092746f7">ADC1_CFGR</a>&#160;&#160;&#160;<a class="el" href="group__adc__registers.html#gafab9be99e42f992911676f38adef7307">ADC_CFGR1</a>(<a class="el" href="stm32_2f3_2memorymap_8h.html#a695c9a2f892363a1c942405c8d351b91">ADC1_BASE</a>)</td></tr>
<tr class="separator:ga931ca46a29912beca823a264092746f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7955a0ae8e43afe313b9331704f906c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__defines.html#ga7955a0ae8e43afe313b9331704f906c4">ADC2_CFGR</a>&#160;&#160;&#160;<a class="el" href="group__adc__registers.html#gafab9be99e42f992911676f38adef7307">ADC_CFGR1</a>(<a class="el" href="stm32_2f3_2memorymap_8h.html#a6544abc57f9759f610eee09a02442ae6">ADC2_BASE</a>)</td></tr>
<tr class="separator:ga7955a0ae8e43afe313b9331704f906c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c1ea4af5322aa05f0f5c21689978caa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__defines.html#ga1c1ea4af5322aa05f0f5c21689978caa">ADC3_CFGR</a>&#160;&#160;&#160;<a class="el" href="group__adc__registers.html#gafab9be99e42f992911676f38adef7307">ADC_CFGR1</a>(<a class="el" href="stm32_2f3_2memorymap_8h.html#aca766f86c8e0b00a8e2b0224dcbb4c82">ADC3_BASE</a>)</td></tr>
<tr class="separator:ga1c1ea4af5322aa05f0f5c21689978caa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28f34a9e9af73897723b72634ebdafb7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__defines.html#ga28f34a9e9af73897723b72634ebdafb7">ADC4_CFGR</a>&#160;&#160;&#160;<a class="el" href="group__adc__registers.html#gafab9be99e42f992911676f38adef7307">ADC_CFGR1</a>(<a class="el" href="stm32_2f3_2memorymap_8h.html#ac61de2ec7005fd7da840006e92996020">ADC4_BASE</a>)</td></tr>
<tr class="separator:ga28f34a9e9af73897723b72634ebdafb7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8088f1d2624782aeb0252f8d1f38e749"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__defines.html#ga8088f1d2624782aeb0252f8d1f38e749">ADC1_SMPR1</a>&#160;&#160;&#160;<a class="el" href="group__adc__registers.html#ga2dd31b45ee7e7b1606c1dd4f25239843">ADC_SMPR1</a>(<a class="el" href="stm32_2f3_2memorymap_8h.html#a695c9a2f892363a1c942405c8d351b91">ADC1_BASE</a>)</td></tr>
<tr class="separator:ga8088f1d2624782aeb0252f8d1f38e749"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e6f23aff15cdb078053be188d568a8e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__defines.html#ga7e6f23aff15cdb078053be188d568a8e">ADC2_SMPR1</a>&#160;&#160;&#160;<a class="el" href="group__adc__registers.html#ga2dd31b45ee7e7b1606c1dd4f25239843">ADC_SMPR1</a>(<a class="el" href="stm32_2f3_2memorymap_8h.html#a6544abc57f9759f610eee09a02442ae6">ADC2_BASE</a>)</td></tr>
<tr class="separator:ga7e6f23aff15cdb078053be188d568a8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88ea81f2324c3c353f2bbbcb4175e54d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__defines.html#ga88ea81f2324c3c353f2bbbcb4175e54d">ADC3_SMPR1</a>&#160;&#160;&#160;<a class="el" href="group__adc__registers.html#ga2dd31b45ee7e7b1606c1dd4f25239843">ADC_SMPR1</a>(<a class="el" href="stm32_2f3_2memorymap_8h.html#aca766f86c8e0b00a8e2b0224dcbb4c82">ADC3_BASE</a>)</td></tr>
<tr class="separator:ga88ea81f2324c3c353f2bbbcb4175e54d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga77df6d821ac1b23a11f3fb1e1014612c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__defines.html#ga77df6d821ac1b23a11f3fb1e1014612c">ADC4_SMPR1</a>&#160;&#160;&#160;<a class="el" href="group__adc__registers.html#ga2dd31b45ee7e7b1606c1dd4f25239843">ADC_SMPR1</a>(<a class="el" href="stm32_2f3_2memorymap_8h.html#ac61de2ec7005fd7da840006e92996020">ADC4_BASE</a>)</td></tr>
<tr class="separator:ga77df6d821ac1b23a11f3fb1e1014612c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga388899f782f348c4f4913fa88e1a9041"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__defines.html#ga388899f782f348c4f4913fa88e1a9041">ADC1_SMPR2</a>&#160;&#160;&#160;<a class="el" href="group__adc__registers.html#gaf96e40abafe4349fd5a83907176b19bd">ADC_SMPR2</a>(<a class="el" href="stm32_2f3_2memorymap_8h.html#a695c9a2f892363a1c942405c8d351b91">ADC1_BASE</a>)</td></tr>
<tr class="separator:ga388899f782f348c4f4913fa88e1a9041"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0cb187fd6d8b3867ddfcbc52d3d1127b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__defines.html#ga0cb187fd6d8b3867ddfcbc52d3d1127b">ADC2_SMPR2</a>&#160;&#160;&#160;<a class="el" href="group__adc__registers.html#gaf96e40abafe4349fd5a83907176b19bd">ADC_SMPR2</a>(<a class="el" href="stm32_2f3_2memorymap_8h.html#a6544abc57f9759f610eee09a02442ae6">ADC2_BASE</a>)</td></tr>
<tr class="separator:ga0cb187fd6d8b3867ddfcbc52d3d1127b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafcbe155627ca47a5cbcd762bb35fde1e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__defines.html#gafcbe155627ca47a5cbcd762bb35fde1e">ADC3_SMPR2</a>&#160;&#160;&#160;<a class="el" href="group__adc__registers.html#gaf96e40abafe4349fd5a83907176b19bd">ADC_SMPR2</a>(<a class="el" href="stm32_2f3_2memorymap_8h.html#aca766f86c8e0b00a8e2b0224dcbb4c82">ADC3_BASE</a>)</td></tr>
<tr class="separator:gafcbe155627ca47a5cbcd762bb35fde1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga433b45d325b8a77548021468b329e7b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__defines.html#ga433b45d325b8a77548021468b329e7b2">ADC4_SMPR2</a>&#160;&#160;&#160;<a class="el" href="group__adc__registers.html#gaf96e40abafe4349fd5a83907176b19bd">ADC_SMPR2</a>(<a class="el" href="stm32_2f3_2memorymap_8h.html#ac61de2ec7005fd7da840006e92996020">ADC4_BASE</a>)</td></tr>
<tr class="separator:ga433b45d325b8a77548021468b329e7b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ceb4c489d13b0c223031059b5e0d174"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__defines.html#ga1ceb4c489d13b0c223031059b5e0d174">ADC1_TR1</a>&#160;&#160;&#160;<a class="el" href="group__adc__registers.html#gafad03a1d621a3af736997ffd9538f614">ADC_TR1</a>(<a class="el" href="stm32_2f3_2memorymap_8h.html#a695c9a2f892363a1c942405c8d351b91">ADC1_BASE</a>)</td></tr>
<tr class="separator:ga1ceb4c489d13b0c223031059b5e0d174"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaae77e21318e44949cd6186c3fba1906"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__defines.html#gaaae77e21318e44949cd6186c3fba1906">ADC2_TR1</a>&#160;&#160;&#160;<a class="el" href="group__adc__registers.html#gafad03a1d621a3af736997ffd9538f614">ADC_TR1</a>(<a class="el" href="stm32_2f3_2memorymap_8h.html#a6544abc57f9759f610eee09a02442ae6">ADC2_BASE</a>)</td></tr>
<tr class="separator:gaaae77e21318e44949cd6186c3fba1906"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3796071ef9b04d2da87c4ae1364a49c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__defines.html#gaf3796071ef9b04d2da87c4ae1364a49c">ADC3_TR1</a>&#160;&#160;&#160;<a class="el" href="group__adc__registers.html#gafad03a1d621a3af736997ffd9538f614">ADC_TR1</a>(<a class="el" href="stm32_2f3_2memorymap_8h.html#aca766f86c8e0b00a8e2b0224dcbb4c82">ADC3_BASE</a>)</td></tr>
<tr class="separator:gaf3796071ef9b04d2da87c4ae1364a49c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga472bbe21aa25b1887e6af9671a681cd5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__defines.html#ga472bbe21aa25b1887e6af9671a681cd5">ADC4_TR1</a>&#160;&#160;&#160;<a class="el" href="group__adc__registers.html#gafad03a1d621a3af736997ffd9538f614">ADC_TR1</a>(<a class="el" href="stm32_2f3_2memorymap_8h.html#ac61de2ec7005fd7da840006e92996020">ADC4_BASE</a>)</td></tr>
<tr class="separator:ga472bbe21aa25b1887e6af9671a681cd5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2bb7fda85fdee3a0a1a696ea154841b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__defines.html#ga2bb7fda85fdee3a0a1a696ea154841b7">ADC1_TR2</a>&#160;&#160;&#160;<a class="el" href="group__adc__registers.html#gae69f746049bae9836fa57daace188f99">ADC_TR2</a>(<a class="el" href="stm32_2f3_2memorymap_8h.html#a695c9a2f892363a1c942405c8d351b91">ADC1_BASE</a>)</td></tr>
<tr class="separator:ga2bb7fda85fdee3a0a1a696ea154841b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga203522bd40b9da9e9e56b46779f5ce53"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__defines.html#ga203522bd40b9da9e9e56b46779f5ce53">ADC2_TR2</a>&#160;&#160;&#160;<a class="el" href="group__adc__registers.html#gae69f746049bae9836fa57daace188f99">ADC_TR2</a>(<a class="el" href="stm32_2f3_2memorymap_8h.html#a6544abc57f9759f610eee09a02442ae6">ADC2_BASE</a>)</td></tr>
<tr class="separator:ga203522bd40b9da9e9e56b46779f5ce53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f9c67015543407b1c1b61fbb9bcee65"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__defines.html#ga4f9c67015543407b1c1b61fbb9bcee65">ADC3_TR2</a>&#160;&#160;&#160;<a class="el" href="group__adc__registers.html#gae69f746049bae9836fa57daace188f99">ADC_TR2</a>(<a class="el" href="stm32_2f3_2memorymap_8h.html#aca766f86c8e0b00a8e2b0224dcbb4c82">ADC3_BASE</a>)</td></tr>
<tr class="separator:ga4f9c67015543407b1c1b61fbb9bcee65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0436583e89f82bbda1119edcc53f01f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__defines.html#gae0436583e89f82bbda1119edcc53f01f">ADC4_TR2</a>&#160;&#160;&#160;<a class="el" href="group__adc__registers.html#gae69f746049bae9836fa57daace188f99">ADC_TR2</a>(<a class="el" href="stm32_2f3_2memorymap_8h.html#ac61de2ec7005fd7da840006e92996020">ADC4_BASE</a>)</td></tr>
<tr class="separator:gae0436583e89f82bbda1119edcc53f01f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84eff12fbbd6ac016125485e36b5fd5a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__defines.html#ga84eff12fbbd6ac016125485e36b5fd5a">ADC1_TR3</a>&#160;&#160;&#160;<a class="el" href="group__adc__registers.html#ga0b553062b18d33b6248f1aa804cab7b1">ADC_TR3</a>(<a class="el" href="stm32_2f3_2memorymap_8h.html#a695c9a2f892363a1c942405c8d351b91">ADC1_BASE</a>)</td></tr>
<tr class="separator:ga84eff12fbbd6ac016125485e36b5fd5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e01443d17a3e55004f3fd8cc1e78f96"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__defines.html#ga2e01443d17a3e55004f3fd8cc1e78f96">ADC2_TR3</a>&#160;&#160;&#160;<a class="el" href="group__adc__registers.html#ga0b553062b18d33b6248f1aa804cab7b1">ADC_TR3</a>(<a class="el" href="stm32_2f3_2memorymap_8h.html#a6544abc57f9759f610eee09a02442ae6">ADC2_BASE</a>)</td></tr>
<tr class="separator:ga2e01443d17a3e55004f3fd8cc1e78f96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b1caaef32967681b83a990d03a4b34c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__defines.html#ga8b1caaef32967681b83a990d03a4b34c">ADC3_TR3</a>&#160;&#160;&#160;<a class="el" href="group__adc__registers.html#ga0b553062b18d33b6248f1aa804cab7b1">ADC_TR3</a>(<a class="el" href="stm32_2f3_2memorymap_8h.html#aca766f86c8e0b00a8e2b0224dcbb4c82">ADC3_BASE</a>)</td></tr>
<tr class="separator:ga8b1caaef32967681b83a990d03a4b34c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0fa09c7e766a9252a61bf70248f34724"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__defines.html#ga0fa09c7e766a9252a61bf70248f34724">ADC4_TR3</a>&#160;&#160;&#160;<a class="el" href="group__adc__registers.html#ga0b553062b18d33b6248f1aa804cab7b1">ADC_TR3</a>(<a class="el" href="stm32_2f3_2memorymap_8h.html#ac61de2ec7005fd7da840006e92996020">ADC4_BASE</a>)</td></tr>
<tr class="separator:ga0fa09c7e766a9252a61bf70248f34724"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga04b6f31a8ec80c8bdb29c147d570b7ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__defines.html#ga04b6f31a8ec80c8bdb29c147d570b7ab">ADC1_SQR1</a>&#160;&#160;&#160;<a class="el" href="group__adc__registers.html#ga978a3b4684e8c95c773a6447d7de3728">ADC_SQR1</a>(<a class="el" href="stm32_2f3_2memorymap_8h.html#a695c9a2f892363a1c942405c8d351b91">ADC1_BASE</a>)</td></tr>
<tr class="separator:ga04b6f31a8ec80c8bdb29c147d570b7ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga61da70a3c2c4b3104a2fe60e273c2a41"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__defines.html#ga61da70a3c2c4b3104a2fe60e273c2a41">ADC2_SQR1</a>&#160;&#160;&#160;<a class="el" href="group__adc__registers.html#ga978a3b4684e8c95c773a6447d7de3728">ADC_SQR1</a>(<a class="el" href="stm32_2f3_2memorymap_8h.html#a6544abc57f9759f610eee09a02442ae6">ADC2_BASE</a>)</td></tr>
<tr class="separator:ga61da70a3c2c4b3104a2fe60e273c2a41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac2b6b522d23c29e6f9fc9a65334e3fe6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__defines.html#gac2b6b522d23c29e6f9fc9a65334e3fe6">ADC3_SQR1</a>&#160;&#160;&#160;<a class="el" href="group__adc__registers.html#ga978a3b4684e8c95c773a6447d7de3728">ADC_SQR1</a>(<a class="el" href="stm32_2f3_2memorymap_8h.html#aca766f86c8e0b00a8e2b0224dcbb4c82">ADC3_BASE</a>)</td></tr>
<tr class="separator:gac2b6b522d23c29e6f9fc9a65334e3fe6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga99773a3c3c7526d6cf64761d2e9bd19e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__defines.html#ga99773a3c3c7526d6cf64761d2e9bd19e">ADC4_SQR1</a>&#160;&#160;&#160;<a class="el" href="group__adc__registers.html#ga978a3b4684e8c95c773a6447d7de3728">ADC_SQR1</a>(<a class="el" href="stm32_2f3_2memorymap_8h.html#ac61de2ec7005fd7da840006e92996020">ADC4_BASE</a>)</td></tr>
<tr class="separator:ga99773a3c3c7526d6cf64761d2e9bd19e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad0231e0c9235e2432d58e2ab91b44707"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__defines.html#gad0231e0c9235e2432d58e2ab91b44707">ADC1_SQR2</a>&#160;&#160;&#160;<a class="el" href="group__adc__registers.html#ga69f27c343e020888de94054aff69d770">ADC_SQR2</a>(<a class="el" href="stm32_2f3_2memorymap_8h.html#a695c9a2f892363a1c942405c8d351b91">ADC1_BASE</a>)</td></tr>
<tr class="separator:gad0231e0c9235e2432d58e2ab91b44707"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga524c8de6b21c2562ab013de528216567"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__defines.html#ga524c8de6b21c2562ab013de528216567">ADC2_SQR2</a>&#160;&#160;&#160;<a class="el" href="group__adc__registers.html#ga69f27c343e020888de94054aff69d770">ADC_SQR2</a>(<a class="el" href="stm32_2f3_2memorymap_8h.html#a6544abc57f9759f610eee09a02442ae6">ADC2_BASE</a>)</td></tr>
<tr class="separator:ga524c8de6b21c2562ab013de528216567"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4399f311f1158685dbb10f4fe0aaf09"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__defines.html#gaf4399f311f1158685dbb10f4fe0aaf09">ADC3_SQR2</a>&#160;&#160;&#160;<a class="el" href="group__adc__registers.html#ga69f27c343e020888de94054aff69d770">ADC_SQR2</a>(<a class="el" href="stm32_2f3_2memorymap_8h.html#aca766f86c8e0b00a8e2b0224dcbb4c82">ADC3_BASE</a>)</td></tr>
<tr class="separator:gaf4399f311f1158685dbb10f4fe0aaf09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab63e4d963e0966602ac627f2744d4608"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__defines.html#gab63e4d963e0966602ac627f2744d4608">ADC4_SQR2</a>&#160;&#160;&#160;<a class="el" href="group__adc__registers.html#ga69f27c343e020888de94054aff69d770">ADC_SQR2</a>(<a class="el" href="stm32_2f3_2memorymap_8h.html#ac61de2ec7005fd7da840006e92996020">ADC4_BASE</a>)</td></tr>
<tr class="separator:gab63e4d963e0966602ac627f2744d4608"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga14e17724ce810625e8bc8e3eb3c8b389"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__defines.html#ga14e17724ce810625e8bc8e3eb3c8b389">ADC1_SQR3</a>&#160;&#160;&#160;<a class="el" href="group__adc__registers.html#ga122e6e1a5795ac6ca9318453e812bdf0">ADC_SQR3</a>(<a class="el" href="stm32_2f3_2memorymap_8h.html#a695c9a2f892363a1c942405c8d351b91">ADC1_BASE</a>)</td></tr>
<tr class="separator:ga14e17724ce810625e8bc8e3eb3c8b389"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga075eb8ef85f55de5c741259420e63fad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__defines.html#ga075eb8ef85f55de5c741259420e63fad">ADC2_SQR3</a>&#160;&#160;&#160;<a class="el" href="group__adc__registers.html#ga122e6e1a5795ac6ca9318453e812bdf0">ADC_SQR3</a>(<a class="el" href="stm32_2f3_2memorymap_8h.html#a6544abc57f9759f610eee09a02442ae6">ADC2_BASE</a>)</td></tr>
<tr class="separator:ga075eb8ef85f55de5c741259420e63fad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25dd8c0ec876d84aa7bbc430ad3600b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__defines.html#ga25dd8c0ec876d84aa7bbc430ad3600b1">ADC3_SQR3</a>&#160;&#160;&#160;<a class="el" href="group__adc__registers.html#ga122e6e1a5795ac6ca9318453e812bdf0">ADC_SQR3</a>(<a class="el" href="stm32_2f3_2memorymap_8h.html#aca766f86c8e0b00a8e2b0224dcbb4c82">ADC3_BASE</a>)</td></tr>
<tr class="separator:ga25dd8c0ec876d84aa7bbc430ad3600b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe7e11a2c8bda2443ad9df055823545f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__defines.html#gafe7e11a2c8bda2443ad9df055823545f">ADC4_SQR3</a>&#160;&#160;&#160;<a class="el" href="group__adc__registers.html#ga122e6e1a5795ac6ca9318453e812bdf0">ADC_SQR3</a>(<a class="el" href="stm32_2f3_2memorymap_8h.html#ac61de2ec7005fd7da840006e92996020">ADC4_BASE</a>)</td></tr>
<tr class="separator:gafe7e11a2c8bda2443ad9df055823545f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga62dd2dfe9ff9f3ae4fe7b151eeec18e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__defines.html#ga62dd2dfe9ff9f3ae4fe7b151eeec18e3">ADC1_SQR4</a>&#160;&#160;&#160;<a class="el" href="group__adc__registers.html#ga37b08f87b06b9b0d9898821beb5f93aa">ADC_SQR4</a>(<a class="el" href="stm32_2f3_2memorymap_8h.html#a695c9a2f892363a1c942405c8d351b91">ADC1_BASE</a>)</td></tr>
<tr class="separator:ga62dd2dfe9ff9f3ae4fe7b151eeec18e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d743ea0fd53163e4fc53b71c744db5b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__defines.html#ga5d743ea0fd53163e4fc53b71c744db5b">ADC2_SQR4</a>&#160;&#160;&#160;<a class="el" href="group__adc__registers.html#ga37b08f87b06b9b0d9898821beb5f93aa">ADC_SQR4</a>(<a class="el" href="stm32_2f3_2memorymap_8h.html#a6544abc57f9759f610eee09a02442ae6">ADC2_BASE</a>)</td></tr>
<tr class="separator:ga5d743ea0fd53163e4fc53b71c744db5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga052de3e740c599682edb03c571638f3a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__defines.html#ga052de3e740c599682edb03c571638f3a">ADC3_SQR4</a>&#160;&#160;&#160;<a class="el" href="group__adc__registers.html#ga37b08f87b06b9b0d9898821beb5f93aa">ADC_SQR4</a>(<a class="el" href="stm32_2f3_2memorymap_8h.html#aca766f86c8e0b00a8e2b0224dcbb4c82">ADC3_BASE</a>)</td></tr>
<tr class="separator:ga052de3e740c599682edb03c571638f3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacab3623db8240e8d2d889aa211e826e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__defines.html#gacab3623db8240e8d2d889aa211e826e8">ADC4_SQR4</a>&#160;&#160;&#160;<a class="el" href="group__adc__registers.html#ga37b08f87b06b9b0d9898821beb5f93aa">ADC_SQR4</a>(<a class="el" href="stm32_2f3_2memorymap_8h.html#ac61de2ec7005fd7da840006e92996020">ADC4_BASE</a>)</td></tr>
<tr class="separator:gacab3623db8240e8d2d889aa211e826e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga851f62156cf9d539d12693259f93500b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__defines.html#ga851f62156cf9d539d12693259f93500b">ADC1_DR</a>&#160;&#160;&#160;<a class="el" href="group__adc__registers.html#ga7e1b5101658a24ce6d077989d1c0d2d1">ADC_DR</a>(<a class="el" href="stm32_2f3_2memorymap_8h.html#a695c9a2f892363a1c942405c8d351b91">ADC1_BASE</a>)</td></tr>
<tr class="separator:ga851f62156cf9d539d12693259f93500b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad4259caf01f8f67fa8410c9dd9f2a8fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__defines.html#gad4259caf01f8f67fa8410c9dd9f2a8fc">ADC2_DR</a>&#160;&#160;&#160;<a class="el" href="group__adc__registers.html#ga7e1b5101658a24ce6d077989d1c0d2d1">ADC_DR</a>(<a class="el" href="stm32_2f3_2memorymap_8h.html#a6544abc57f9759f610eee09a02442ae6">ADC2_BASE</a>)</td></tr>
<tr class="separator:gad4259caf01f8f67fa8410c9dd9f2a8fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea93f25eb21346ee47f8b43769fd582e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__defines.html#gaea93f25eb21346ee47f8b43769fd582e">ADC3_DR</a>&#160;&#160;&#160;<a class="el" href="group__adc__registers.html#ga7e1b5101658a24ce6d077989d1c0d2d1">ADC_DR</a>(<a class="el" href="stm32_2f3_2memorymap_8h.html#aca766f86c8e0b00a8e2b0224dcbb4c82">ADC3_BASE</a>)</td></tr>
<tr class="separator:gaea93f25eb21346ee47f8b43769fd582e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa939cc3f961202ab18073d75d1988975"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__defines.html#gaa939cc3f961202ab18073d75d1988975">ADC4_DR</a>&#160;&#160;&#160;<a class="el" href="group__adc__registers.html#ga7e1b5101658a24ce6d077989d1c0d2d1">ADC_DR</a>(<a class="el" href="stm32_2f3_2memorymap_8h.html#ac61de2ec7005fd7da840006e92996020">ADC4_BASE</a>)</td></tr>
<tr class="separator:gaa939cc3f961202ab18073d75d1988975"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ae457e7eebea2a92f45d2f5427aba26"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__defines.html#ga7ae457e7eebea2a92f45d2f5427aba26">ADC1_JSQR</a>&#160;&#160;&#160;<a class="el" href="group__adc__registers.html#gab192732dcd021f34b361ffa8b085750d">ADC_JSQR</a>(<a class="el" href="stm32_2f3_2memorymap_8h.html#a695c9a2f892363a1c942405c8d351b91">ADC1_BASE</a>)</td></tr>
<tr class="separator:ga7ae457e7eebea2a92f45d2f5427aba26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga20b99361d22391a4272e1ec750aea40d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__defines.html#ga20b99361d22391a4272e1ec750aea40d">ADC2_JSQR</a>&#160;&#160;&#160;<a class="el" href="group__adc__registers.html#gab192732dcd021f34b361ffa8b085750d">ADC_JSQR</a>(<a class="el" href="stm32_2f3_2memorymap_8h.html#a6544abc57f9759f610eee09a02442ae6">ADC2_BASE</a>)</td></tr>
<tr class="separator:ga20b99361d22391a4272e1ec750aea40d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5cddc3452f88339115f36cc855ee2066"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__defines.html#ga5cddc3452f88339115f36cc855ee2066">ADC3_JSQR</a>&#160;&#160;&#160;<a class="el" href="group__adc__registers.html#gab192732dcd021f34b361ffa8b085750d">ADC_JSQR</a>(<a class="el" href="stm32_2f3_2memorymap_8h.html#aca766f86c8e0b00a8e2b0224dcbb4c82">ADC3_BASE</a>)</td></tr>
<tr class="separator:ga5cddc3452f88339115f36cc855ee2066"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga280a0722a15f251479dabe340a73d0b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__defines.html#ga280a0722a15f251479dabe340a73d0b3">ADC4_JSQR</a>&#160;&#160;&#160;<a class="el" href="group__adc__registers.html#gab192732dcd021f34b361ffa8b085750d">ADC_JSQR</a>(<a class="el" href="stm32_2f3_2memorymap_8h.html#ac61de2ec7005fd7da840006e92996020">ADC4_BASE</a>)</td></tr>
<tr class="separator:ga280a0722a15f251479dabe340a73d0b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2cc998ca0643c454d1a0f8e99e6646dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__defines.html#ga2cc998ca0643c454d1a0f8e99e6646dc">ADC1_OFR1</a>&#160;&#160;&#160;<a class="el" href="group__adc__registers.html#ga8b4e3a778d9584ce34fe796ae70fb7f2">ADC_OFR1</a>(<a class="el" href="stm32_2f3_2memorymap_8h.html#a695c9a2f892363a1c942405c8d351b91">ADC1_BASE</a>)</td></tr>
<tr class="separator:ga2cc998ca0643c454d1a0f8e99e6646dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga75d7d4e14846a74f6df0e2e3fb965692"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__defines.html#ga75d7d4e14846a74f6df0e2e3fb965692">ADC2_OFR1</a>&#160;&#160;&#160;<a class="el" href="group__adc__registers.html#ga8b4e3a778d9584ce34fe796ae70fb7f2">ADC_OFR1</a>(<a class="el" href="stm32_2f3_2memorymap_8h.html#a6544abc57f9759f610eee09a02442ae6">ADC2_BASE</a>)</td></tr>
<tr class="separator:ga75d7d4e14846a74f6df0e2e3fb965692"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a1378e890b7d134dcb6e034b55691c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__defines.html#ga9a1378e890b7d134dcb6e034b55691c6">ADC3_OFR1</a>&#160;&#160;&#160;<a class="el" href="group__adc__registers.html#ga8b4e3a778d9584ce34fe796ae70fb7f2">ADC_OFR1</a>(<a class="el" href="stm32_2f3_2memorymap_8h.html#aca766f86c8e0b00a8e2b0224dcbb4c82">ADC3_BASE</a>)</td></tr>
<tr class="separator:ga9a1378e890b7d134dcb6e034b55691c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga544df4560cfe45a75b2b4460df956394"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__defines.html#ga544df4560cfe45a75b2b4460df956394">ADC4_OFR1</a>&#160;&#160;&#160;<a class="el" href="group__adc__registers.html#ga8b4e3a778d9584ce34fe796ae70fb7f2">ADC_OFR1</a>(<a class="el" href="stm32_2f3_2memorymap_8h.html#ac61de2ec7005fd7da840006e92996020">ADC4_BASE</a>)</td></tr>
<tr class="separator:ga544df4560cfe45a75b2b4460df956394"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabac4f55e7d69da1823c8376b5f65d52d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__defines.html#gabac4f55e7d69da1823c8376b5f65d52d">ADC1_OFR2</a>&#160;&#160;&#160;<a class="el" href="group__adc__registers.html#gad9be0082cc1c639c11351ad69bd3b385">ADC_OFR2</a>(<a class="el" href="stm32_2f3_2memorymap_8h.html#a695c9a2f892363a1c942405c8d351b91">ADC1_BASE</a>)</td></tr>
<tr class="separator:gabac4f55e7d69da1823c8376b5f65d52d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ade38e7dab8021c3343931ae81c85cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__defines.html#ga7ade38e7dab8021c3343931ae81c85cb">ADC2_OFR2</a>&#160;&#160;&#160;<a class="el" href="group__adc__registers.html#gad9be0082cc1c639c11351ad69bd3b385">ADC_OFR2</a>(<a class="el" href="stm32_2f3_2memorymap_8h.html#a6544abc57f9759f610eee09a02442ae6">ADC2_BASE</a>)</td></tr>
<tr class="separator:ga7ade38e7dab8021c3343931ae81c85cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3310d13a25fd95794aa2be1de2529381"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__defines.html#ga3310d13a25fd95794aa2be1de2529381">ADC3_OFR2</a>&#160;&#160;&#160;<a class="el" href="group__adc__registers.html#gad9be0082cc1c639c11351ad69bd3b385">ADC_OFR2</a>(<a class="el" href="stm32_2f3_2memorymap_8h.html#aca766f86c8e0b00a8e2b0224dcbb4c82">ADC3_BASE</a>)</td></tr>
<tr class="separator:ga3310d13a25fd95794aa2be1de2529381"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga80a16418b1c60a5fa8dbca52b121b67b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__defines.html#ga80a16418b1c60a5fa8dbca52b121b67b">ADC4_OFR2</a>&#160;&#160;&#160;<a class="el" href="group__adc__registers.html#gad9be0082cc1c639c11351ad69bd3b385">ADC_OFR2</a>(<a class="el" href="stm32_2f3_2memorymap_8h.html#ac61de2ec7005fd7da840006e92996020">ADC4_BASE</a>)</td></tr>
<tr class="separator:ga80a16418b1c60a5fa8dbca52b121b67b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8fecdb5d6d615681b4c63d5f22f7eb54"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__defines.html#ga8fecdb5d6d615681b4c63d5f22f7eb54">ADC1_OFR3</a>&#160;&#160;&#160;<a class="el" href="group__adc__registers.html#gac7515db0b1c89140142dbca6af08d995">ADC_OFR3</a>(<a class="el" href="stm32_2f3_2memorymap_8h.html#a695c9a2f892363a1c942405c8d351b91">ADC1_BASE</a>)</td></tr>
<tr class="separator:ga8fecdb5d6d615681b4c63d5f22f7eb54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga31a0f25fde21b9e34455a3a026b51efd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__defines.html#ga31a0f25fde21b9e34455a3a026b51efd">ADC2_OFR3</a>&#160;&#160;&#160;<a class="el" href="group__adc__registers.html#gac7515db0b1c89140142dbca6af08d995">ADC_OFR3</a>(<a class="el" href="stm32_2f3_2memorymap_8h.html#a6544abc57f9759f610eee09a02442ae6">ADC2_BASE</a>)</td></tr>
<tr class="separator:ga31a0f25fde21b9e34455a3a026b51efd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02f425f12140fc5b60cf9e02184f6664"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__defines.html#ga02f425f12140fc5b60cf9e02184f6664">ADC3_OFR3</a>&#160;&#160;&#160;<a class="el" href="group__adc__registers.html#gac7515db0b1c89140142dbca6af08d995">ADC_OFR3</a>(<a class="el" href="stm32_2f3_2memorymap_8h.html#aca766f86c8e0b00a8e2b0224dcbb4c82">ADC3_BASE</a>)</td></tr>
<tr class="separator:ga02f425f12140fc5b60cf9e02184f6664"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaffe043615299238b2fad3ebf306d72be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__defines.html#gaffe043615299238b2fad3ebf306d72be">ADC4_OFR3</a>&#160;&#160;&#160;<a class="el" href="group__adc__registers.html#gac7515db0b1c89140142dbca6af08d995">ADC_OFR3</a>(<a class="el" href="stm32_2f3_2memorymap_8h.html#ac61de2ec7005fd7da840006e92996020">ADC4_BASE</a>)</td></tr>
<tr class="separator:gaffe043615299238b2fad3ebf306d72be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafbb000052b662965b75ed4d4935c8f5a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__defines.html#gafbb000052b662965b75ed4d4935c8f5a">ADC1_OFR4</a>&#160;&#160;&#160;<a class="el" href="group__adc__registers.html#gaa4eee3ba59bcf48977da36c0a898764c">ADC_OFR4</a>(<a class="el" href="stm32_2f3_2memorymap_8h.html#a695c9a2f892363a1c942405c8d351b91">ADC1_BASE</a>)</td></tr>
<tr class="separator:gafbb000052b662965b75ed4d4935c8f5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2cabb46babd1dfdb92783cd80c1c3f1f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__defines.html#ga2cabb46babd1dfdb92783cd80c1c3f1f">ADC2_OFR4</a>&#160;&#160;&#160;<a class="el" href="group__adc__registers.html#gaa4eee3ba59bcf48977da36c0a898764c">ADC_OFR4</a>(<a class="el" href="stm32_2f3_2memorymap_8h.html#a6544abc57f9759f610eee09a02442ae6">ADC2_BASE</a>)</td></tr>
<tr class="separator:ga2cabb46babd1dfdb92783cd80c1c3f1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3331143a7e37017a92c99d42aad94bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__defines.html#gab3331143a7e37017a92c99d42aad94bc">ADC3_OFR4</a>&#160;&#160;&#160;<a class="el" href="group__adc__registers.html#gaa4eee3ba59bcf48977da36c0a898764c">ADC_OFR4</a>(<a class="el" href="stm32_2f3_2memorymap_8h.html#aca766f86c8e0b00a8e2b0224dcbb4c82">ADC3_BASE</a>)</td></tr>
<tr class="separator:gab3331143a7e37017a92c99d42aad94bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8faf13fad19e7e400e711b75bca031e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__defines.html#ga8faf13fad19e7e400e711b75bca031e5">ADC4_OFR4</a>&#160;&#160;&#160;<a class="el" href="group__adc__registers.html#gaa4eee3ba59bcf48977da36c0a898764c">ADC_OFR4</a>(<a class="el" href="stm32_2f3_2memorymap_8h.html#ac61de2ec7005fd7da840006e92996020">ADC4_BASE</a>)</td></tr>
<tr class="separator:ga8faf13fad19e7e400e711b75bca031e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71b99498b7f0454bc9f930512d490099"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__defines.html#ga71b99498b7f0454bc9f930512d490099">ADC1_JDR1</a>&#160;&#160;&#160;<a class="el" href="group__adc__registers.html#ga9f234ed17bf9cea53c0b103ea93734a9">ADC_JDR1</a>(<a class="el" href="stm32_2f3_2memorymap_8h.html#a695c9a2f892363a1c942405c8d351b91">ADC1_BASE</a>)</td></tr>
<tr class="separator:ga71b99498b7f0454bc9f930512d490099"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07635869f7d20fa258fbe09d479a896a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__defines.html#ga07635869f7d20fa258fbe09d479a896a">ADC2_JDR1</a>&#160;&#160;&#160;<a class="el" href="group__adc__registers.html#ga9f234ed17bf9cea53c0b103ea93734a9">ADC_JDR1</a>(<a class="el" href="stm32_2f3_2memorymap_8h.html#a6544abc57f9759f610eee09a02442ae6">ADC2_BASE</a>)</td></tr>
<tr class="separator:ga07635869f7d20fa258fbe09d479a896a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0af9af98c416bf4a0fb5f47d3c4f063f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__defines.html#ga0af9af98c416bf4a0fb5f47d3c4f063f">ADC3_JDR1</a>&#160;&#160;&#160;<a class="el" href="group__adc__registers.html#ga9f234ed17bf9cea53c0b103ea93734a9">ADC_JDR1</a>(<a class="el" href="stm32_2f3_2memorymap_8h.html#aca766f86c8e0b00a8e2b0224dcbb4c82">ADC3_BASE</a>)</td></tr>
<tr class="separator:ga0af9af98c416bf4a0fb5f47d3c4f063f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf886b1297d152c64e8b9ca375c09a275"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__defines.html#gaf886b1297d152c64e8b9ca375c09a275">ADC4_JDR1</a>&#160;&#160;&#160;<a class="el" href="group__adc__registers.html#ga9f234ed17bf9cea53c0b103ea93734a9">ADC_JDR1</a>(<a class="el" href="stm32_2f3_2memorymap_8h.html#ac61de2ec7005fd7da840006e92996020">ADC4_BASE</a>)</td></tr>
<tr class="separator:gaf886b1297d152c64e8b9ca375c09a275"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3c7518d66e4f67500ccf91157e4b790"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__defines.html#gaa3c7518d66e4f67500ccf91157e4b790">ADC1_JDR2</a>&#160;&#160;&#160;<a class="el" href="group__adc__registers.html#gad65401ddb7ea41fb11b1956f7f15f444">ADC_JDR2</a>(<a class="el" href="stm32_2f3_2memorymap_8h.html#a695c9a2f892363a1c942405c8d351b91">ADC1_BASE</a>)</td></tr>
<tr class="separator:gaa3c7518d66e4f67500ccf91157e4b790"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ddc139242a58a6ee98a7064efae8477"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__defines.html#ga8ddc139242a58a6ee98a7064efae8477">ADC2_JDR2</a>&#160;&#160;&#160;<a class="el" href="group__adc__registers.html#gad65401ddb7ea41fb11b1956f7f15f444">ADC_JDR2</a>(<a class="el" href="stm32_2f3_2memorymap_8h.html#a6544abc57f9759f610eee09a02442ae6">ADC2_BASE</a>)</td></tr>
<tr class="separator:ga8ddc139242a58a6ee98a7064efae8477"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6483a0171bc3c9bdb297dba97d6f2659"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__defines.html#ga6483a0171bc3c9bdb297dba97d6f2659">ADC3_JDR2</a>&#160;&#160;&#160;<a class="el" href="group__adc__registers.html#gad65401ddb7ea41fb11b1956f7f15f444">ADC_JDR2</a>(<a class="el" href="stm32_2f3_2memorymap_8h.html#aca766f86c8e0b00a8e2b0224dcbb4c82">ADC3_BASE</a>)</td></tr>
<tr class="separator:ga6483a0171bc3c9bdb297dba97d6f2659"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ecbb9dbb43b93945cdffc31574d5bfc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__defines.html#ga0ecbb9dbb43b93945cdffc31574d5bfc">ADC4_JDR2</a>&#160;&#160;&#160;<a class="el" href="group__adc__registers.html#gad65401ddb7ea41fb11b1956f7f15f444">ADC_JDR2</a>(<a class="el" href="stm32_2f3_2memorymap_8h.html#ac61de2ec7005fd7da840006e92996020">ADC4_BASE</a>)</td></tr>
<tr class="separator:ga0ecbb9dbb43b93945cdffc31574d5bfc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9cdf39f718d3062ed466a1bdb13e14f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__defines.html#ga9cdf39f718d3062ed466a1bdb13e14f5">ADC1_JDR3</a>&#160;&#160;&#160;<a class="el" href="group__adc__registers.html#ga691da2a85fce61d7b202ff8d0a7b1f2b">ADC_JDR3</a>(<a class="el" href="stm32_2f3_2memorymap_8h.html#a695c9a2f892363a1c942405c8d351b91">ADC1_BASE</a>)</td></tr>
<tr class="separator:ga9cdf39f718d3062ed466a1bdb13e14f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae6bb5dc0b2457233525dd3957a7074b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__defines.html#gaae6bb5dc0b2457233525dd3957a7074b">ADC2_JDR3</a>&#160;&#160;&#160;<a class="el" href="group__adc__registers.html#ga691da2a85fce61d7b202ff8d0a7b1f2b">ADC_JDR3</a>(<a class="el" href="stm32_2f3_2memorymap_8h.html#a6544abc57f9759f610eee09a02442ae6">ADC2_BASE</a>)</td></tr>
<tr class="separator:gaae6bb5dc0b2457233525dd3957a7074b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada45aa28b1f60a814bf359ad56e1241b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__defines.html#gada45aa28b1f60a814bf359ad56e1241b">ADC3_JDR3</a>&#160;&#160;&#160;<a class="el" href="group__adc__registers.html#ga691da2a85fce61d7b202ff8d0a7b1f2b">ADC_JDR3</a>(<a class="el" href="stm32_2f3_2memorymap_8h.html#aca766f86c8e0b00a8e2b0224dcbb4c82">ADC3_BASE</a>)</td></tr>
<tr class="separator:gada45aa28b1f60a814bf359ad56e1241b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacbd8f43ba7f4852be717822a9dd9fe97"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__defines.html#gacbd8f43ba7f4852be717822a9dd9fe97">ADC4_JDR3</a>&#160;&#160;&#160;<a class="el" href="group__adc__registers.html#ga691da2a85fce61d7b202ff8d0a7b1f2b">ADC_JDR3</a>(<a class="el" href="stm32_2f3_2memorymap_8h.html#ac61de2ec7005fd7da840006e92996020">ADC4_BASE</a>)</td></tr>
<tr class="separator:gacbd8f43ba7f4852be717822a9dd9fe97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga477e0ea8e64c6d795af5db339958803d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__defines.html#ga477e0ea8e64c6d795af5db339958803d">ADC1_JDR4</a>&#160;&#160;&#160;<a class="el" href="group__adc__registers.html#ga9ba508b7bae72cf5e5a45cc1e2991eec">ADC_JDR4</a>(<a class="el" href="stm32_2f3_2memorymap_8h.html#a695c9a2f892363a1c942405c8d351b91">ADC1_BASE</a>)</td></tr>
<tr class="separator:ga477e0ea8e64c6d795af5db339958803d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa85c9daea797bf35a4d3b4df6ad44771"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__defines.html#gaa85c9daea797bf35a4d3b4df6ad44771">ADC2_JDR4</a>&#160;&#160;&#160;<a class="el" href="group__adc__registers.html#ga9ba508b7bae72cf5e5a45cc1e2991eec">ADC_JDR4</a>(<a class="el" href="stm32_2f3_2memorymap_8h.html#a6544abc57f9759f610eee09a02442ae6">ADC2_BASE</a>)</td></tr>
<tr class="separator:gaa85c9daea797bf35a4d3b4df6ad44771"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94debec90a7cd554f7542878031b7148"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__defines.html#ga94debec90a7cd554f7542878031b7148">ADC3_JDR4</a>&#160;&#160;&#160;<a class="el" href="group__adc__registers.html#ga9ba508b7bae72cf5e5a45cc1e2991eec">ADC_JDR4</a>(<a class="el" href="stm32_2f3_2memorymap_8h.html#aca766f86c8e0b00a8e2b0224dcbb4c82">ADC3_BASE</a>)</td></tr>
<tr class="separator:ga94debec90a7cd554f7542878031b7148"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf7369039bd835649fc9d599feca984cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__defines.html#gaf7369039bd835649fc9d599feca984cc">ADC4_JDR4</a>&#160;&#160;&#160;<a class="el" href="group__adc__registers.html#ga9ba508b7bae72cf5e5a45cc1e2991eec">ADC_JDR4</a>(<a class="el" href="stm32_2f3_2memorymap_8h.html#ac61de2ec7005fd7da840006e92996020">ADC4_BASE</a>)</td></tr>
<tr class="separator:gaf7369039bd835649fc9d599feca984cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafdec7633e63f33296a76275b20d4c669"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__defines.html#gafdec7633e63f33296a76275b20d4c669">ADC1_AWD2CR</a>&#160;&#160;&#160;<a class="el" href="group__adc__registers.html#ga436297a55022f3dff696215eba3911e0">ADC_AWD2CR</a>(<a class="el" href="stm32_2f3_2memorymap_8h.html#a695c9a2f892363a1c942405c8d351b91">ADC1_BASE</a>)</td></tr>
<tr class="separator:gafdec7633e63f33296a76275b20d4c669"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f0d513cc25d267331083d7292c849f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__defines.html#ga3f0d513cc25d267331083d7292c849f2">ADC2_AWD2CR</a>&#160;&#160;&#160;<a class="el" href="group__adc__registers.html#ga436297a55022f3dff696215eba3911e0">ADC_AWD2CR</a>(<a class="el" href="stm32_2f3_2memorymap_8h.html#a6544abc57f9759f610eee09a02442ae6">ADC2_BASE</a>)</td></tr>
<tr class="separator:ga3f0d513cc25d267331083d7292c849f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga087473b06c4e7b5b6388a88b1c802a3a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__defines.html#ga087473b06c4e7b5b6388a88b1c802a3a">ADC3_AWD2CR</a>&#160;&#160;&#160;<a class="el" href="group__adc__registers.html#ga436297a55022f3dff696215eba3911e0">ADC_AWD2CR</a>(<a class="el" href="stm32_2f3_2memorymap_8h.html#aca766f86c8e0b00a8e2b0224dcbb4c82">ADC3_BASE</a>)</td></tr>
<tr class="separator:ga087473b06c4e7b5b6388a88b1c802a3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga548c3b55618f31550aae8996fbe8926e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__defines.html#ga548c3b55618f31550aae8996fbe8926e">ADC4_AWD2CR</a>&#160;&#160;&#160;<a class="el" href="group__adc__registers.html#ga436297a55022f3dff696215eba3911e0">ADC_AWD2CR</a>(<a class="el" href="stm32_2f3_2memorymap_8h.html#ac61de2ec7005fd7da840006e92996020">ADC4_BASE</a>)</td></tr>
<tr class="separator:ga548c3b55618f31550aae8996fbe8926e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7457f8f3f0a3c0d167adbb5379a11673"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__defines.html#ga7457f8f3f0a3c0d167adbb5379a11673">ADC1_AWD3CR</a>&#160;&#160;&#160;<a class="el" href="group__adc__registers.html#ga54d7aa8245e75b9056d109c0bafc8a31">ADC_AWD3CR</a>(<a class="el" href="stm32_2f3_2memorymap_8h.html#a695c9a2f892363a1c942405c8d351b91">ADC1_BASE</a>)</td></tr>
<tr class="separator:ga7457f8f3f0a3c0d167adbb5379a11673"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa8dc04ac7cbba870945f33286f220ce4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__defines.html#gaa8dc04ac7cbba870945f33286f220ce4">ADC2_AWD3CR</a>&#160;&#160;&#160;<a class="el" href="group__adc__registers.html#ga54d7aa8245e75b9056d109c0bafc8a31">ADC_AWD3CR</a>(<a class="el" href="stm32_2f3_2memorymap_8h.html#a6544abc57f9759f610eee09a02442ae6">ADC2_BASE</a>)</td></tr>
<tr class="separator:gaa8dc04ac7cbba870945f33286f220ce4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga150258a26cd520b53db04860cb1d32d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__defines.html#ga150258a26cd520b53db04860cb1d32d3">ADC3_AWD3CR</a>&#160;&#160;&#160;<a class="el" href="group__adc__registers.html#ga54d7aa8245e75b9056d109c0bafc8a31">ADC_AWD3CR</a>(<a class="el" href="stm32_2f3_2memorymap_8h.html#aca766f86c8e0b00a8e2b0224dcbb4c82">ADC3_BASE</a>)</td></tr>
<tr class="separator:ga150258a26cd520b53db04860cb1d32d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9097fb65aeb2e19f9d625f60e62a1502"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__defines.html#ga9097fb65aeb2e19f9d625f60e62a1502">ADC4_AWD3CR</a>&#160;&#160;&#160;<a class="el" href="group__adc__registers.html#ga54d7aa8245e75b9056d109c0bafc8a31">ADC_AWD3CR</a>(<a class="el" href="stm32_2f3_2memorymap_8h.html#ac61de2ec7005fd7da840006e92996020">ADC4_BASE</a>)</td></tr>
<tr class="separator:ga9097fb65aeb2e19f9d625f60e62a1502"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga436fded240d173b4616a6c366dabdadd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__defines.html#ga436fded240d173b4616a6c366dabdadd">ADC1_DIFSEL</a>&#160;&#160;&#160;<a class="el" href="group__adc__registers.html#ga9b31e3d7ac267b4490ecb93f515c67d9">ADC_DIFSEL</a>(<a class="el" href="stm32_2f3_2memorymap_8h.html#a695c9a2f892363a1c942405c8d351b91">ADC1_BASE</a>)</td></tr>
<tr class="separator:ga436fded240d173b4616a6c366dabdadd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga984063667dad8fc4ddb18ff26824b290"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__defines.html#ga984063667dad8fc4ddb18ff26824b290">ADC2_DIFSEL</a>&#160;&#160;&#160;<a class="el" href="group__adc__registers.html#ga9b31e3d7ac267b4490ecb93f515c67d9">ADC_DIFSEL</a>(<a class="el" href="stm32_2f3_2memorymap_8h.html#a6544abc57f9759f610eee09a02442ae6">ADC2_BASE</a>)</td></tr>
<tr class="separator:ga984063667dad8fc4ddb18ff26824b290"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa73e557746d638c713087257c12739e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__defines.html#gaa73e557746d638c713087257c12739e0">ADC3_DIFSEL</a>&#160;&#160;&#160;<a class="el" href="group__adc__registers.html#ga9b31e3d7ac267b4490ecb93f515c67d9">ADC_DIFSEL</a>(<a class="el" href="stm32_2f3_2memorymap_8h.html#aca766f86c8e0b00a8e2b0224dcbb4c82">ADC3_BASE</a>)</td></tr>
<tr class="separator:gaa73e557746d638c713087257c12739e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0f408b27282ad375fc0917dfbd408cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__defines.html#gaa0f408b27282ad375fc0917dfbd408cf">ADC4_DIFSEL</a>&#160;&#160;&#160;<a class="el" href="group__adc__registers.html#ga9b31e3d7ac267b4490ecb93f515c67d9">ADC_DIFSEL</a>(<a class="el" href="stm32_2f3_2memorymap_8h.html#ac61de2ec7005fd7da840006e92996020">ADC4_BASE</a>)</td></tr>
<tr class="separator:gaa0f408b27282ad375fc0917dfbd408cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad0f889af6665395a6d382777889e07e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__defines.html#gad0f889af6665395a6d382777889e07e5">ADC1_CALFACT</a>&#160;&#160;&#160;<a class="el" href="group__adc__registers.html#gadadd03e78b018bfece9ac2d5be76e378">ADC_CALFACT</a>(<a class="el" href="stm32_2f3_2memorymap_8h.html#a695c9a2f892363a1c942405c8d351b91">ADC1_BASE</a>)</td></tr>
<tr class="separator:gad0f889af6665395a6d382777889e07e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec54413eb50f6148e550e4ea42f37bdb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__defines.html#gaec54413eb50f6148e550e4ea42f37bdb">ADC2_CALFACT</a>&#160;&#160;&#160;<a class="el" href="group__adc__registers.html#gadadd03e78b018bfece9ac2d5be76e378">ADC_CALFACT</a>(<a class="el" href="stm32_2f3_2memorymap_8h.html#a6544abc57f9759f610eee09a02442ae6">ADC2_BASE</a>)</td></tr>
<tr class="separator:gaec54413eb50f6148e550e4ea42f37bdb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39c9365026a38f0dedfb18c21d0bba73"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__defines.html#ga39c9365026a38f0dedfb18c21d0bba73">ADC3_CALFACT</a>&#160;&#160;&#160;<a class="el" href="group__adc__registers.html#gadadd03e78b018bfece9ac2d5be76e378">ADC_CALFACT</a>(<a class="el" href="stm32_2f3_2memorymap_8h.html#aca766f86c8e0b00a8e2b0224dcbb4c82">ADC3_BASE</a>)</td></tr>
<tr class="separator:ga39c9365026a38f0dedfb18c21d0bba73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf189fec7095347628e09d31976091d5f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__defines.html#gaf189fec7095347628e09d31976091d5f">ADC4_CALFACT</a>&#160;&#160;&#160;<a class="el" href="group__adc__registers.html#gadadd03e78b018bfece9ac2d5be76e378">ADC_CALFACT</a>(<a class="el" href="stm32_2f3_2memorymap_8h.html#ac61de2ec7005fd7da840006e92996020">ADC4_BASE</a>)</td></tr>
<tr class="separator:gaf189fec7095347628e09d31976091d5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa7bd18e57496268aa82cdd38a72e9c30"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__defines.html#gaa7bd18e57496268aa82cdd38a72e9c30">ADC12_CSR</a>&#160;&#160;&#160;<a class="el" href="group__adc__registers.html#ga40661c2e5aab13e74940d6bd530cc619">ADC_CSR</a>(<a class="el" href="group__adc__reg__base.html#ga90d2d5c526ce5c0a551f533eccbee71a">ADC1</a>)</td></tr>
<tr class="separator:gaa7bd18e57496268aa82cdd38a72e9c30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88872e6d255626c7bc59cffe8d406f9f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__defines.html#ga88872e6d255626c7bc59cffe8d406f9f">ADC12_CCR</a>&#160;&#160;&#160;<a class="el" href="group__adc__registers.html#ga3da79b20f5a4a5890e4385fe3827db8d">ADC_CCR</a>(<a class="el" href="group__adc__reg__base.html#ga90d2d5c526ce5c0a551f533eccbee71a">ADC1</a>)</td></tr>
<tr class="separator:ga88872e6d255626c7bc59cffe8d406f9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga041e5ee09c7cdcf65abaa1740206c0c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__defines.html#ga041e5ee09c7cdcf65abaa1740206c0c7">ADC12_CDR</a>&#160;&#160;&#160;<a class="el" href="group__adc__registers.html#ga0ba9915af3d56cfa384931ed0a00395d">ADC_CDR</a>(<a class="el" href="group__adc__reg__base.html#ga90d2d5c526ce5c0a551f533eccbee71a">ADC1</a>)</td></tr>
<tr class="separator:ga041e5ee09c7cdcf65abaa1740206c0c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga490539c57de56c540bffeb57c11fb7bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__defines.html#ga490539c57de56c540bffeb57c11fb7bc">ADC34_CSR</a>&#160;&#160;&#160;<a class="el" href="group__adc__registers.html#ga40661c2e5aab13e74940d6bd530cc619">ADC_CSR</a>(<a class="el" href="group__adc__reg__base.html#gae917784606daf6b04c9b7b96b40c2f74">ADC3</a>)</td></tr>
<tr class="separator:ga490539c57de56c540bffeb57c11fb7bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga656559ad68b01efb75bc97803b0a2c93"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__defines.html#ga656559ad68b01efb75bc97803b0a2c93">ADC34_CCR</a>&#160;&#160;&#160;<a class="el" href="group__adc__registers.html#ga3da79b20f5a4a5890e4385fe3827db8d">ADC_CCR</a>(<a class="el" href="group__adc__reg__base.html#gae917784606daf6b04c9b7b96b40c2f74">ADC3</a>)</td></tr>
<tr class="separator:ga656559ad68b01efb75bc97803b0a2c93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaacd65b934ac05ca75dab4297a5e39de5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__defines.html#gaacd65b934ac05ca75dab4297a5e39de5">ADC34_CDR</a>&#160;&#160;&#160;<a class="el" href="group__adc__registers.html#ga0ba9915af3d56cfa384931ed0a00395d">ADC_CDR</a>(<a class="el" href="group__adc__reg__base.html#gae917784606daf6b04c9b7b96b40c2f74">ADC3</a>)</td></tr>
<tr class="separator:gaacd65b934ac05ca75dab4297a5e39de5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7540fb278ab1842e4389ea07769cbdf6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__defines.html#ga7540fb278ab1842e4389ea07769cbdf6">ADC_CR_ADVREGEN_ENABLE</a>&#160;&#160;&#160;(0x1 &lt;&lt; 28)</td></tr>
<tr class="memdesc:ga7540fb278ab1842e4389ea07769cbdf6"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADVREGEN: ADC voltage regulator enable.  <a href="group__adc__defines.html#ga7540fb278ab1842e4389ea07769cbdf6">More...</a><br /></td></tr>
<tr class="separator:ga7540fb278ab1842e4389ea07769cbdf6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae863d2c2eb8b6fb1d250f20743aeb9ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__defines.html#gae863d2c2eb8b6fb1d250f20743aeb9ff">ADC_CR_ADVREGEN_DISABLE</a>&#160;&#160;&#160;(0x2 &lt;&lt; 28)</td></tr>
<tr class="separator:gae863d2c2eb8b6fb1d250f20743aeb9ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a75bdc647ab95b14ad1801b3380fade"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__defines.html#ga6a75bdc647ab95b14ad1801b3380fade">ADC_CR_ADVREGEN_MASK</a>&#160;&#160;&#160;(0x3 &lt;&lt; 28)</td></tr>
<tr class="separator:ga6a75bdc647ab95b14ad1801b3380fade"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga48d91913f0fe8acb7a07de52505a1fa7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__defines.html#ga48d91913f0fe8acb7a07de52505a1fa7">ADC_CFGR1_ALIGN</a>&#160;&#160;&#160;(1 &lt;&lt; 5)</td></tr>
<tr class="memdesc:ga48d91913f0fe8acb7a07de52505a1fa7"><td class="mdescLeft">&#160;</td><td class="mdescRight">ALIGN: Data alignment.  <a href="group__adc__defines.html#ga48d91913f0fe8acb7a07de52505a1fa7">More...</a><br /></td></tr>
<tr class="separator:ga48d91913f0fe8acb7a07de52505a1fa7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae791ddaa80f37bd1f363e132af4c809a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__defines.html#gae791ddaa80f37bd1f363e132af4c809a">ADC_CFGR1_EXTSEL_SHIFT</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:gae791ddaa80f37bd1f363e132af4c809a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad74b3ac2a8f6b0d5fddc14f734cd01da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__defines.html#gad74b3ac2a8f6b0d5fddc14f734cd01da">ADC_CFGR1_EXTSEL_MASK</a>&#160;&#160;&#160;(0xf &lt;&lt; <a class="el" href="group__adc__defines.html#gae791ddaa80f37bd1f363e132af4c809a">ADC_CFGR1_EXTSEL_SHIFT</a>)</td></tr>
<tr class="separator:gad74b3ac2a8f6b0d5fddc14f734cd01da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f20aa62478a6bd4721653c7f0b5e419"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__defines.html#ga4f20aa62478a6bd4721653c7f0b5e419">ADC_CFGR1_EXTSEL_VAL</a>(x)&#160;&#160;&#160;((x) &lt;&lt; <a class="el" href="group__adc__defines.html#gae791ddaa80f37bd1f363e132af4c809a">ADC_CFGR1_EXTSEL_SHIFT</a>)</td></tr>
<tr class="separator:ga4f20aa62478a6bd4721653c7f0b5e419"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5de6fc1832c959e4d6caff4991383752"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__defines.html#ga5de6fc1832c959e4d6caff4991383752">ADC_JSQR_JL_LSB</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga5de6fc1832c959e4d6caff4991383752"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1220f2cb4f1a6ef9613c4e884b761e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__defines.html#gad1220f2cb4f1a6ef9613c4e884b761e0">ADC_JSQR_JL_SHIFT</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gad1220f2cb4f1a6ef9613c4e884b761e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga381d087af319941eead086e683c2e54f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__defines.html#ga381d087af319941eead086e683c2e54f">ADC_JSQR_JSQ4_LSB</a>&#160;&#160;&#160;26</td></tr>
<tr class="separator:ga381d087af319941eead086e683c2e54f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf54e4d83fd3e1adddfd673d09877f224"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__defines.html#gaf54e4d83fd3e1adddfd673d09877f224">ADC_JSQR_JSQ3_LSB</a>&#160;&#160;&#160;20</td></tr>
<tr class="separator:gaf54e4d83fd3e1adddfd673d09877f224"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d0868797d7c295c9f780a0b035f12cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__defines.html#ga0d0868797d7c295c9f780a0b035f12cb">ADC_JSQR_JSQ2_LSB</a>&#160;&#160;&#160;14</td></tr>
<tr class="separator:ga0d0868797d7c295c9f780a0b035f12cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1cc573927f776cbad045bcbaa67cd85c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__defines.html#ga1cc573927f776cbad045bcbaa67cd85c">ADC_JSQR_JSQ1_LSB</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:ga1cc573927f776cbad045bcbaa67cd85c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga349b7c58d316a87cd5f494638030df4b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__defines.html#ga349b7c58d316a87cd5f494638030df4b">ADC_JSQR_JSQ_VAL</a>(n,  val)&#160;&#160;&#160;((val) &lt;&lt; (((n) - 1) * 6 + 8))</td></tr>
<tr class="separator:ga349b7c58d316a87cd5f494638030df4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga244139b4a14d7a4c9760f5cc6da43b74"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__defines.html#ga244139b4a14d7a4c9760f5cc6da43b74">ADC_JSQR_JL_VAL</a>(val)&#160;&#160;&#160;(((val) - 1) &lt;&lt; <a class="el" href="group__adc__defines.html#gad1220f2cb4f1a6ef9613c4e884b761e0">ADC_JSQR_JL_SHIFT</a>)</td></tr>
<tr class="separator:ga244139b4a14d7a4c9760f5cc6da43b74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e1ef574f80c25072650dc8d9ad91893"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__defines.html#ga1e1ef574f80c25072650dc8d9ad91893">ADC_JSQR_JEXTEN_DISABLED</a>&#160;&#160;&#160;(0x0 &lt;&lt; 6)</td></tr>
<tr class="separator:ga1e1ef574f80c25072650dc8d9ad91893"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e84dfec3b12e94a2e4fa79e31f289e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__defines.html#ga1e84dfec3b12e94a2e4fa79e31f289e0">ADC_JSQR_JEXTEN_RISING_EDGE</a>&#160;&#160;&#160;(0x1 &lt;&lt; 6)</td></tr>
<tr class="separator:ga1e84dfec3b12e94a2e4fa79e31f289e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga992a13cf7e5abfb2bcc9815ac7503523"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__defines.html#ga992a13cf7e5abfb2bcc9815ac7503523">ADC_JSQR_JEXTEN_FALLING_EDGE</a>&#160;&#160;&#160;(0x2 &lt;&lt; 6)</td></tr>
<tr class="separator:ga992a13cf7e5abfb2bcc9815ac7503523"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad96a264032ae40060d6f28ed7c2a62d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__defines.html#gaad96a264032ae40060d6f28ed7c2a62d">ADC_JSQR_JEXTEN_BOTH_EDGES</a>&#160;&#160;&#160;(0x3 &lt;&lt; 6)</td></tr>
<tr class="separator:gaad96a264032ae40060d6f28ed7c2a62d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae26e4a64fe54464272613880586bf88f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__defines.html#gae26e4a64fe54464272613880586bf88f">ADC_JSQR_JEXTEN_MASK</a>&#160;&#160;&#160;(0x3 &lt;&lt; 6)</td></tr>
<tr class="separator:gae26e4a64fe54464272613880586bf88f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7452a21e7a7f5c565659bdcc258c1497"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__defines.html#ga7452a21e7a7f5c565659bdcc258c1497">ADC_JSQR_JEXTSEL_EVENT_0</a>&#160;&#160;&#160;(0x0 &lt;&lt; 2)</td></tr>
<tr class="separator:ga7452a21e7a7f5c565659bdcc258c1497"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa6a7d7d9829af6eae8f98d96d26ea18f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__defines.html#gaa6a7d7d9829af6eae8f98d96d26ea18f">ADC_JSQR_JEXTSEL_EVENT_1</a>&#160;&#160;&#160;(0x1 &lt;&lt; 2)</td></tr>
<tr class="separator:gaa6a7d7d9829af6eae8f98d96d26ea18f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga64750c1ea03677f56cac6ef5ec2383bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__defines.html#ga64750c1ea03677f56cac6ef5ec2383bb">ADC_JSQR_JEXTSEL_EVENT_2</a>&#160;&#160;&#160;(0x2 &lt;&lt; 2)</td></tr>
<tr class="separator:ga64750c1ea03677f56cac6ef5ec2383bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacdf9faf77e8262f316d1cc74859f9d5d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__defines.html#gacdf9faf77e8262f316d1cc74859f9d5d">ADC_JSQR_JEXTSEL_EVENT_3</a>&#160;&#160;&#160;(0x3 &lt;&lt; 2)</td></tr>
<tr class="separator:gacdf9faf77e8262f316d1cc74859f9d5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d229346c94184ed72fc4a3dd3a86555"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__defines.html#ga0d229346c94184ed72fc4a3dd3a86555">ADC_JSQR_JEXTSEL_EVENT_4</a>&#160;&#160;&#160;(0x4 &lt;&lt; 2)</td></tr>
<tr class="separator:ga0d229346c94184ed72fc4a3dd3a86555"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c5ff5cadb1c3e8ab249c2a769616a5d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__defines.html#ga3c5ff5cadb1c3e8ab249c2a769616a5d">ADC_JSQR_JEXTSEL_EVENT_5</a>&#160;&#160;&#160;(0x5 &lt;&lt; 2)</td></tr>
<tr class="separator:ga3c5ff5cadb1c3e8ab249c2a769616a5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8390b39db65d2120777822b4a3d49e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__defines.html#gac8390b39db65d2120777822b4a3d49e2">ADC_JSQR_JEXTSEL_EVENT_6</a>&#160;&#160;&#160;(0x6 &lt;&lt; 2)</td></tr>
<tr class="separator:gac8390b39db65d2120777822b4a3d49e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa6e29673cb10afee499d781d9b1cda2e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__defines.html#gaa6e29673cb10afee499d781d9b1cda2e">ADC_JSQR_JEXTSEL_EVENT_7</a>&#160;&#160;&#160;(0x7 &lt;&lt; 2)</td></tr>
<tr class="separator:gaa6e29673cb10afee499d781d9b1cda2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1932fac20c69e5803b6eb52c027c65c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__defines.html#ga1932fac20c69e5803b6eb52c027c65c5">ADC_JSQR_JEXTSEL_EVENT_8</a>&#160;&#160;&#160;(0x8 &lt;&lt; 2)</td></tr>
<tr class="separator:ga1932fac20c69e5803b6eb52c027c65c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf76719ab91a98d69c14befd363c5bbd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__defines.html#gaaf76719ab91a98d69c14befd363c5bbd">ADC_JSQR_JEXTSEL_EVENT_9</a>&#160;&#160;&#160;(0x9 &lt;&lt; 2)</td></tr>
<tr class="separator:gaaf76719ab91a98d69c14befd363c5bbd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2dcf728db87e4e624ea7277c89d3c85a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__defines.html#ga2dcf728db87e4e624ea7277c89d3c85a">ADC_JSQR_JEXTSEL_EVENT_10</a>&#160;&#160;&#160;(0xA &lt;&lt; 2)</td></tr>
<tr class="separator:ga2dcf728db87e4e624ea7277c89d3c85a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab278b5417b26a0615b576e0aee808838"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__defines.html#gab278b5417b26a0615b576e0aee808838">ADC_JSQR_JEXTSEL_EVENT_11</a>&#160;&#160;&#160;(0xB &lt;&lt; 2)</td></tr>
<tr class="separator:gab278b5417b26a0615b576e0aee808838"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d41e821f3f882cdbd7d25ee00e78aca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__defines.html#ga3d41e821f3f882cdbd7d25ee00e78aca">ADC_JSQR_JEXTSEL_EVENT_12</a>&#160;&#160;&#160;(0xC &lt;&lt; 2)</td></tr>
<tr class="separator:ga3d41e821f3f882cdbd7d25ee00e78aca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d21973e5126041da7beeb17b6c72ba8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__defines.html#ga4d21973e5126041da7beeb17b6c72ba8">ADC_JSQR_JEXTSEL_EVENT_13</a>&#160;&#160;&#160;(0xD &lt;&lt; 2)</td></tr>
<tr class="separator:ga4d21973e5126041da7beeb17b6c72ba8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9abc67e2273685107e74a6d4891966b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__defines.html#gaf9abc67e2273685107e74a6d4891966b">ADC_JSQR_JEXTSEL_EVENT_14</a>&#160;&#160;&#160;(0xE &lt;&lt; 2)</td></tr>
<tr class="separator:gaf9abc67e2273685107e74a6d4891966b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga941755ee436547a017f1a841a21d21ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__defines.html#ga941755ee436547a017f1a841a21d21ac">ADC_JSQR_JEXTSEL_EVENT_15</a>&#160;&#160;&#160;(0xF &lt;&lt; 2)</td></tr>
<tr class="separator:ga941755ee436547a017f1a841a21d21ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b23fff46e79d676dc6ca102c8d4f37b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__defines.html#ga6b23fff46e79d676dc6ca102c8d4f37b">ADC_JSQR_JEXTSEL_MASK</a>&#160;&#160;&#160;(0xF &lt;&lt; 2)</td></tr>
<tr class="separator:ga6b23fff46e79d676dc6ca102c8d4f37b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb4ceab72b9722249309a77e8d0133d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__defines.html#gafb4ceab72b9722249309a77e8d0133d3">ADC_JSQR_JL_1_CONVERSION</a>&#160;&#160;&#160;(0x0 &lt;&lt; 0)</td></tr>
<tr class="separator:gafb4ceab72b9722249309a77e8d0133d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae225fbfdb25d113ff50276bcbda5c0ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__defines.html#gae225fbfdb25d113ff50276bcbda5c0ab">ADC_JSQR_JL_2_CONVERSIONS</a>&#160;&#160;&#160;(0x1 &lt;&lt; 0)</td></tr>
<tr class="separator:gae225fbfdb25d113ff50276bcbda5c0ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb1d54acdbe759bf049c3bef374d8192"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__defines.html#gabb1d54acdbe759bf049c3bef374d8192">ADC_JSQR_JL_3_CONVERSIONS</a>&#160;&#160;&#160;(0x2 &lt;&lt; 0)</td></tr>
<tr class="separator:gabb1d54acdbe759bf049c3bef374d8192"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga129ce9def1debbeac93e41b4b52e7703"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__defines.html#ga129ce9def1debbeac93e41b4b52e7703">ADC_JSQR_JL_4_CONVERSIONS</a>&#160;&#160;&#160;(0x3 &lt;&lt; 0)</td></tr>
<tr class="separator:ga129ce9def1debbeac93e41b4b52e7703"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47e0d0a06ebf3276d9c278ef3e7ccbc7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__defines.html#ga47e0d0a06ebf3276d9c278ef3e7ccbc7">ADC_OFR1_OFFSET1_EN</a>&#160;&#160;&#160;(1 &lt;&lt; 31)</td></tr>
<tr class="separator:ga47e0d0a06ebf3276d9c278ef3e7ccbc7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa62e3d8b41cd41757a43db423f4ff4b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__defines.html#gaa62e3d8b41cd41757a43db423f4ff4b4">ADC_OFR2_OFFSET2_EN</a>&#160;&#160;&#160;(1 &lt;&lt; 31)</td></tr>
<tr class="separator:gaa62e3d8b41cd41757a43db423f4ff4b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabccd9667b6e724480b2bb17c893a58f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__defines.html#gabccd9667b6e724480b2bb17c893a58f6">ADC_OFR3_OFFSET3_EN</a>&#160;&#160;&#160;(1 &lt;&lt; 31)</td></tr>
<tr class="separator:gabccd9667b6e724480b2bb17c893a58f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f297640e000ec5c19b03bc7a1f02ead"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__defines.html#ga3f297640e000ec5c19b03bc7a1f02ead">ADC_OFR4_OFFSET4_EN</a>&#160;&#160;&#160;(1 &lt;&lt; 31)</td></tr>
<tr class="separator:ga3f297640e000ec5c19b03bc7a1f02ead"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a20199a4ccce037041f1f099a1f3c54"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__defines.html#ga8a20199a4ccce037041f1f099a1f3c54">ADC_CSR_JQOVF_SLV</a>&#160;&#160;&#160;(1 &lt;&lt; 26)</td></tr>
<tr class="separator:ga8a20199a4ccce037041f1f099a1f3c54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9e4439f523dd2ff6ee0a547d798f81b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__defines.html#gaf9e4439f523dd2ff6ee0a547d798f81b">ADC_CSR_AWD3_SLV</a>&#160;&#160;&#160;(1 &lt;&lt; 25)</td></tr>
<tr class="separator:gaf9e4439f523dd2ff6ee0a547d798f81b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f827ecc13461312054617bc5be7f9ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__defines.html#ga4f827ecc13461312054617bc5be7f9ca">ADC_CSR_AWD2_SLV</a>&#160;&#160;&#160;(1 &lt;&lt; 24)</td></tr>
<tr class="separator:ga4f827ecc13461312054617bc5be7f9ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0531777f248f2d8a954afc78a23ccd44"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__defines.html#ga0531777f248f2d8a954afc78a23ccd44">ADC_CSR_AWD1_SLV</a>&#160;&#160;&#160;(1 &lt;&lt; 23)</td></tr>
<tr class="separator:ga0531777f248f2d8a954afc78a23ccd44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga893cd39cdf68ecbe045ee0484d8495f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__defines.html#ga893cd39cdf68ecbe045ee0484d8495f7">ADC_CSR_JEOS_SLV</a>&#160;&#160;&#160;(1 &lt;&lt; 22)</td></tr>
<tr class="separator:ga893cd39cdf68ecbe045ee0484d8495f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf36a196799a84469ddea76fdb7a4b0ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__defines.html#gaf36a196799a84469ddea76fdb7a4b0ca">ADC_CSR_JEOC_SLV</a>&#160;&#160;&#160;(1 &lt;&lt; 21)</td></tr>
<tr class="separator:gaf36a196799a84469ddea76fdb7a4b0ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga10e122204a63a8360084bb9fce845c9c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__defines.html#ga10e122204a63a8360084bb9fce845c9c">ADC_CSR_OVR_SLV</a>&#160;&#160;&#160;(1 &lt;&lt; 20)</td></tr>
<tr class="separator:ga10e122204a63a8360084bb9fce845c9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb74b0eb7fedb0dd6328adcc25ca538f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__defines.html#gabb74b0eb7fedb0dd6328adcc25ca538f">ADC_CSR_EOS_SLV</a>&#160;&#160;&#160;(1 &lt;&lt; 19)</td></tr>
<tr class="separator:gabb74b0eb7fedb0dd6328adcc25ca538f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac16e61d9236080ff6992fe1fb95903a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__defines.html#gac16e61d9236080ff6992fe1fb95903a8">ADC_CSR_EOC_SLV</a>&#160;&#160;&#160;(1 &lt;&lt; 18)</td></tr>
<tr class="separator:gac16e61d9236080ff6992fe1fb95903a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7793a7543890e8292a35ca4c9720d185"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__defines.html#ga7793a7543890e8292a35ca4c9720d185">ADC_CSR_EOSMP_SLV</a>&#160;&#160;&#160;(1 &lt;&lt; 17)</td></tr>
<tr class="separator:ga7793a7543890e8292a35ca4c9720d185"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0cbefbb00d6b3f888a0b46f360eb17b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__defines.html#gaa0cbefbb00d6b3f888a0b46f360eb17b">ADC_CSR_ADRDY_SLV</a>&#160;&#160;&#160;(1 &lt;&lt; 16)</td></tr>
<tr class="separator:gaa0cbefbb00d6b3f888a0b46f360eb17b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53eb3decc04766dc174f0ab849dd8e2f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__defines.html#ga53eb3decc04766dc174f0ab849dd8e2f">ADC_CSR_JQOVF_MST</a>&#160;&#160;&#160;(1 &lt;&lt; 10)</td></tr>
<tr class="separator:ga53eb3decc04766dc174f0ab849dd8e2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace561ffa960b234da7f1bcdae7f24242"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__defines.html#gace561ffa960b234da7f1bcdae7f24242">ADC_CSR_AWD3_MST</a>&#160;&#160;&#160;(1 &lt;&lt; 9)</td></tr>
<tr class="separator:gace561ffa960b234da7f1bcdae7f24242"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0979e63035a45186a9da27816a89f03"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__defines.html#gaa0979e63035a45186a9da27816a89f03">ADC_CSR_AWD2_MST</a>&#160;&#160;&#160;(1 &lt;&lt; 8)</td></tr>
<tr class="separator:gaa0979e63035a45186a9da27816a89f03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9e760a89ee69a39b038237f9a252bde"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__defines.html#gab9e760a89ee69a39b038237f9a252bde">ADC_CSR_AWD1_MST</a>&#160;&#160;&#160;(1 &lt;&lt; 7)</td></tr>
<tr class="separator:gab9e760a89ee69a39b038237f9a252bde"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga38c32dd3da4503bb4882965e86d2fa77"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__defines.html#ga38c32dd3da4503bb4882965e86d2fa77">ADC_CSR_JEOS_MST</a>&#160;&#160;&#160;(1 &lt;&lt; 6)</td></tr>
<tr class="separator:ga38c32dd3da4503bb4882965e86d2fa77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga307cef04f4e0e39a1d316bb79cfdb84c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__defines.html#ga307cef04f4e0e39a1d316bb79cfdb84c">ADC_CSR_JEOC_MST</a>&#160;&#160;&#160;(1 &lt;&lt; 5)</td></tr>
<tr class="separator:ga307cef04f4e0e39a1d316bb79cfdb84c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5afddd4e5800a9fe49ed48d8e929db32"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__defines.html#ga5afddd4e5800a9fe49ed48d8e929db32">ADC_CSR_OVR_MST</a>&#160;&#160;&#160;(1 &lt;&lt; 4)</td></tr>
<tr class="separator:ga5afddd4e5800a9fe49ed48d8e929db32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga20f6c1dc3e6f539d8278488b0ec564eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__defines.html#ga20f6c1dc3e6f539d8278488b0ec564eb">ADC_CSR_EOS_MST</a>&#160;&#160;&#160;(1 &lt;&lt; 3)</td></tr>
<tr class="separator:ga20f6c1dc3e6f539d8278488b0ec564eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaacc674c57735123cbb2842fefff55671"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__defines.html#gaacc674c57735123cbb2842fefff55671">ADC_CSR_EOC_MST</a>&#160;&#160;&#160;(1 &lt;&lt; 2)</td></tr>
<tr class="separator:gaacc674c57735123cbb2842fefff55671"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c019742346d8471abf506b5d70a219e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__defines.html#ga2c019742346d8471abf506b5d70a219e">ADC_CSR_EOSMP_MST</a>&#160;&#160;&#160;(1 &lt;&lt; 1)</td></tr>
<tr class="separator:ga2c019742346d8471abf506b5d70a219e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga363c4baa77a2a55d75ab15825780f36b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__defines.html#ga363c4baa77a2a55d75ab15825780f36b">ADC_CSR_ADRDY_MST</a>&#160;&#160;&#160;(1 &lt;&lt; 0)</td></tr>
<tr class="separator:ga363c4baa77a2a55d75ab15825780f36b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaeefa6f00268db0df10fb97112a9f456"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__defines.html#gaaeefa6f00268db0df10fb97112a9f456">ADC_CCR_VBATEN</a>&#160;&#160;&#160;(1 &lt;&lt; 24)</td></tr>
<tr class="separator:gaaeefa6f00268db0df10fb97112a9f456"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec05330012f52f35421531c72819fada"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__defines.html#gaec05330012f52f35421531c72819fada">ADC_CCR_TSEN</a>&#160;&#160;&#160;(1 &lt;&lt; 23)</td></tr>
<tr class="separator:gaec05330012f52f35421531c72819fada"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaecc47464aaa52f565d8daa9cf1a86054"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__defines.html#gaecc47464aaa52f565d8daa9cf1a86054">ADC_CCR_VREFEN</a>&#160;&#160;&#160;(1 &lt;&lt; 22)</td></tr>
<tr class="separator:gaecc47464aaa52f565d8daa9cf1a86054"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad2bc5051fa45852d5abf7b41619e62e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__defines.html#gaad2bc5051fa45852d5abf7b41619e62e">ADC_CCR_CKMODE_CKX</a>&#160;&#160;&#160;(0x0 &lt;&lt; 16)</td></tr>
<tr class="separator:gaad2bc5051fa45852d5abf7b41619e62e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga787af3cd5f8ce3ef3f7340e61930d953"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__defines.html#ga787af3cd5f8ce3ef3f7340e61930d953">ADC_CCR_CKMODE_DIV1</a>&#160;&#160;&#160;(0x1 &lt;&lt; 16)</td></tr>
<tr class="separator:ga787af3cd5f8ce3ef3f7340e61930d953"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac2b8a57f58ea8aba26ce9b8163c23a4f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__defines.html#gac2b8a57f58ea8aba26ce9b8163c23a4f">ADC_CCR_CKMODE_DIV2</a>&#160;&#160;&#160;(0x2 &lt;&lt; 16)</td></tr>
<tr class="separator:gac2b8a57f58ea8aba26ce9b8163c23a4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2fc5a4b305024f7ebcc854004868ac2d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__defines.html#ga2fc5a4b305024f7ebcc854004868ac2d">ADC_CCR_CKMODE_DIV4</a>&#160;&#160;&#160;(0x3 &lt;&lt; 16)</td></tr>
<tr class="separator:ga2fc5a4b305024f7ebcc854004868ac2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae433da0be6d8b635248ee44776a7eabd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__defines.html#gae433da0be6d8b635248ee44776a7eabd">ADC_CCR_CKMODE_MASK</a>&#160;&#160;&#160;(0x3 &lt;&lt; 16)</td></tr>
<tr class="separator:gae433da0be6d8b635248ee44776a7eabd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad96f9ddf290e3849433bb87f1b0fe0f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__defines.html#gad96f9ddf290e3849433bb87f1b0fe0f5">ADC_CCR_MDMA_DISABLE</a>&#160;&#160;&#160;(0x0 &lt;&lt; 14)</td></tr>
<tr class="separator:gad96f9ddf290e3849433bb87f1b0fe0f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf94cc23f2425810d5c7d20cef6e16296"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__defines.html#gaf94cc23f2425810d5c7d20cef6e16296">ADC_CCR_MDMA_12_10_BIT</a>&#160;&#160;&#160;(0x2 &lt;&lt; 14)</td></tr>
<tr class="separator:gaf94cc23f2425810d5c7d20cef6e16296"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d28257ff2c35db834c4f8e12665c552"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__defines.html#ga4d28257ff2c35db834c4f8e12665c552">ADC_CCR_MDMA_8_6_BIT</a>&#160;&#160;&#160;(0x3 &lt;&lt; 14)</td></tr>
<tr class="separator:ga4d28257ff2c35db834c4f8e12665c552"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaebd124d19cd84bfe2381ac05cacf7e46"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__defines.html#gaebd124d19cd84bfe2381ac05cacf7e46">ADC_CCR_DMACFG</a>&#160;&#160;&#160;(1 &lt;&lt; 13)</td></tr>
<tr class="separator:gaebd124d19cd84bfe2381ac05cacf7e46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf470292afa05e9aceac2247d8b263e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__defines.html#gabf470292afa05e9aceac2247d8b263e9">ADC_CCR_DELAY_SHIFT</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:gabf470292afa05e9aceac2247d8b263e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga51a44a294b040c8aa6f4626b394a83fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__defines.html#ga51a44a294b040c8aa6f4626b394a83fb">ADC_CCR_DUAL_MASK</a>&#160;&#160;&#160;(0x1f)</td></tr>
<tr class="separator:ga51a44a294b040c8aa6f4626b394a83fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56a59ca179806638351f077da58f455d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__defines.html#ga56a59ca179806638351f077da58f455d">ADC_CCR_DUAL_SHIFT</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga56a59ca179806638351f077da58f455d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d6a4052be04c997a1cab7082f27f6fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__defines.html#ga7d6a4052be04c997a1cab7082f27f6fc">ADC_ISR_JQOVF</a>&#160;&#160;&#160;(1 &lt;&lt; 10)</td></tr>
<tr class="separator:ga7d6a4052be04c997a1cab7082f27f6fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f54365f9b93d2d07f7e7bc32cf7468f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__defines.html#ga4f54365f9b93d2d07f7e7bc32cf7468f">ADC_ISR_AWD3</a>&#160;&#160;&#160;(1 &lt;&lt; 9)</td></tr>
<tr class="separator:ga4f54365f9b93d2d07f7e7bc32cf7468f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga914b7e03179cd60a8f24b3779b6bb696"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__defines.html#ga914b7e03179cd60a8f24b3779b6bb696">ADC_ISR_AWD2</a>&#160;&#160;&#160;(1 &lt;&lt; 8)</td></tr>
<tr class="separator:ga914b7e03179cd60a8f24b3779b6bb696"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada657b2ea5dcfce0c60ea6c9a0018da4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__defines.html#gada657b2ea5dcfce0c60ea6c9a0018da4">ADC_ISR_JEOS</a>&#160;&#160;&#160;(1 &lt;&lt; 6)</td></tr>
<tr class="separator:gada657b2ea5dcfce0c60ea6c9a0018da4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga399f91d7a99478c39f3b1af135aa2d74"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__defines.html#ga399f91d7a99478c39f3b1af135aa2d74">ADC_ISR_JEOC</a>&#160;&#160;&#160;(1 &lt;&lt; 5)</td></tr>
<tr class="separator:ga399f91d7a99478c39f3b1af135aa2d74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac699152ae847b4c8aaf33cfd2c03b884"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__defines.html#gac699152ae847b4c8aaf33cfd2c03b884">ADC_IER_JQOVFIE</a>&#160;&#160;&#160;(1 &lt;&lt; 10)</td></tr>
<tr class="separator:gac699152ae847b4c8aaf33cfd2c03b884"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2737968030d4fe33a440231316f5407c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__defines.html#ga2737968030d4fe33a440231316f5407c">ADC_IER_AWD3IE</a>&#160;&#160;&#160;(1 &lt;&lt; 9)</td></tr>
<tr class="separator:ga2737968030d4fe33a440231316f5407c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40598e8fe688a7da26a4f2f111a549f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__defines.html#ga40598e8fe688a7da26a4f2f111a549f3">ADC_IER_AWD2IE</a>&#160;&#160;&#160;(1 &lt;&lt; 8)</td></tr>
<tr class="separator:ga40598e8fe688a7da26a4f2f111a549f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ca0001e6467e508394cf7f72aba2ec8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__defines.html#ga3ca0001e6467e508394cf7f72aba2ec8">ADC_IER_JEOSIE</a>&#160;&#160;&#160;(1 &lt;&lt; 6)</td></tr>
<tr class="separator:ga3ca0001e6467e508394cf7f72aba2ec8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac6662fc8e92986aa733c01837bac8c50"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__defines.html#gac6662fc8e92986aa733c01837bac8c50">ADC_IER_JEOCIE</a>&#160;&#160;&#160;(1 &lt;&lt; 5)</td></tr>
<tr class="separator:gac6662fc8e92986aa733c01837bac8c50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga602da64684da4f219320006e99afa3a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__defines.html#ga602da64684da4f219320006e99afa3a6">ADC_CR_ADCALDIF</a>&#160;&#160;&#160;(1 &lt;&lt; 30)</td></tr>
<tr class="separator:ga602da64684da4f219320006e99afa3a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacae9f86a9852402b380d49f9781d75b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__defines.html#gacae9f86a9852402b380d49f9781d75b9">ADC_CR_JADSTP</a>&#160;&#160;&#160;(1 &lt;&lt; 5)</td></tr>
<tr class="separator:gacae9f86a9852402b380d49f9781d75b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27b3e6a6bfa0c60d25674e43da3387ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__defines.html#ga27b3e6a6bfa0c60d25674e43da3387ca">ADC_CR_JADSTART</a>&#160;&#160;&#160;(1 &lt;&lt; 3)</td></tr>
<tr class="separator:ga27b3e6a6bfa0c60d25674e43da3387ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga30436b32348248e8be373f005475e654"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__defines.html#ga30436b32348248e8be373f005475e654">ADC_CFGR1_JAUTO</a>&#160;&#160;&#160;(1 &lt;&lt; 25)</td></tr>
<tr class="separator:ga30436b32348248e8be373f005475e654"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b9eda5f54cf4dae9d5ee147c7a40106"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__defines.html#ga3b9eda5f54cf4dae9d5ee147c7a40106">ADC_CFGR1_JAWD1EN</a>&#160;&#160;&#160;(1 &lt;&lt; 24)</td></tr>
<tr class="separator:ga3b9eda5f54cf4dae9d5ee147c7a40106"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae78096546efa2adb7bc7df3dcfb92f14"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__defines.html#gae78096546efa2adb7bc7df3dcfb92f14">ADC_CFGR1_JQM</a>&#160;&#160;&#160;(1 &lt;&lt; 21)</td></tr>
<tr class="separator:gae78096546efa2adb7bc7df3dcfb92f14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga579177fc1eb5d6c5f79478c1fbb2d8b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__defines.html#ga579177fc1eb5d6c5f79478c1fbb2d8b0">ADC_CFGR1_JDISCEN</a>&#160;&#160;&#160;(1 &lt;&lt; 20)</td></tr>
<tr class="separator:ga579177fc1eb5d6c5f79478c1fbb2d8b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b79cebfe7d24249b0ab9869c9b28c16"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__defines.html#ga4b79cebfe7d24249b0ab9869c9b28c16">ADC_CFGR1_DISCNUM_SHIFT</a>&#160;&#160;&#160;17</td></tr>
<tr class="separator:ga4b79cebfe7d24249b0ab9869c9b28c16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae17f929b71f45c904cc13d2dd3c68919"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__defines.html#gae17f929b71f45c904cc13d2dd3c68919">ADC_CFGR1_DISCNUM_MASK</a>&#160;&#160;&#160;(0x7 &lt;&lt; <a class="el" href="group__adc__defines.html#ga4b79cebfe7d24249b0ab9869c9b28c16">ADC_CFGR1_DISCNUM_SHIFT</a>)</td></tr>
<tr class="separator:gae17f929b71f45c904cc13d2dd3c68919"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8bd03f28f17484dcde7737ea1133e2ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__defines.html#ga8bd03f28f17484dcde7737ea1133e2ce">ADC_CFGR1_DISCNUM_VAL</a>(x)&#160;&#160;&#160;(((x) - 1) &lt;&lt; <a class="el" href="group__adc__defines.html#ga4b79cebfe7d24249b0ab9869c9b28c16">ADC_CFGR1_DISCNUM_SHIFT</a>)</td></tr>
<tr class="separator:ga8bd03f28f17484dcde7737ea1133e2ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga107d6631efdf1b531bd5590c29e511bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__defines.html#ga107d6631efdf1b531bd5590c29e511bf">ADC_SQR1_L_SHIFT</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga107d6631efdf1b531bd5590c29e511bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb611b3a7788261002bb3cf0fd394a90"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__defines.html#gabb611b3a7788261002bb3cf0fd394a90">ADC_SQR1_L_MASK</a>&#160;&#160;&#160;0xf</td></tr>
<tr class="separator:gabb611b3a7788261002bb3cf0fd394a90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga086d10e33840f9d98f26a7315ea54474"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__defines.html#ga086d10e33840f9d98f26a7315ea54474">ADC_SQRx_SQx_MASK</a>&#160;&#160;&#160;0x1f</td></tr>
<tr class="separator:ga086d10e33840f9d98f26a7315ea54474"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad030d6d7a8d3236849c9c0eb902e7600"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__defines.html#gad030d6d7a8d3236849c9c0eb902e7600">ADC_SQR1_SQ1_SHIFT</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:gad030d6d7a8d3236849c9c0eb902e7600"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf77527d83d65dc0a8fcb80936a19783a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__defines.html#gaf77527d83d65dc0a8fcb80936a19783a">ADC_SQR1_SQ2_SHIFT</a>&#160;&#160;&#160;12</td></tr>
<tr class="separator:gaf77527d83d65dc0a8fcb80936a19783a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga64d1b3b742489a75a9558d933d9734ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__defines.html#ga64d1b3b742489a75a9558d933d9734ed">ADC_SQR1_SQ3_SHIFT</a>&#160;&#160;&#160;18</td></tr>
<tr class="separator:ga64d1b3b742489a75a9558d933d9734ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab6e7cad5fc1c4f296f2fa712f1729157"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__defines.html#gab6e7cad5fc1c4f296f2fa712f1729157">ADC_SQR1_SQ4_SHIFT</a>&#160;&#160;&#160;24</td></tr>
<tr class="separator:gab6e7cad5fc1c4f296f2fa712f1729157"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8156be89435c21c0c589ffbb955d5c72"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__defines.html#ga8156be89435c21c0c589ffbb955d5c72">ADC_SQR2_SQ5_SHIFT</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga8156be89435c21c0c589ffbb955d5c72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac430ad604394efd2aa9744b963881808"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__defines.html#gac430ad604394efd2aa9744b963881808">ADC_SQR2_SQ6_SHIFT</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:gac430ad604394efd2aa9744b963881808"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f32c5561f523629d6bfd9fba02764d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__defines.html#ga9f32c5561f523629d6bfd9fba02764d0">ADC_SQR2_SQ7_SHIFT</a>&#160;&#160;&#160;12</td></tr>
<tr class="separator:ga9f32c5561f523629d6bfd9fba02764d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga38ecc5643ea82e85c01841a80ac2bea6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__defines.html#ga38ecc5643ea82e85c01841a80ac2bea6">ADC_SQR2_SQ8_SHIFT</a>&#160;&#160;&#160;18</td></tr>
<tr class="separator:ga38ecc5643ea82e85c01841a80ac2bea6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9674ff7d40dbad57d4365de2f9cc3171"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__defines.html#ga9674ff7d40dbad57d4365de2f9cc3171">ADC_SQR2_SQ9_SHIFT</a>&#160;&#160;&#160;24</td></tr>
<tr class="separator:ga9674ff7d40dbad57d4365de2f9cc3171"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b8cc56278f4dfe570833b4f1bc5a49b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__defines.html#ga0b8cc56278f4dfe570833b4f1bc5a49b">ADC_SQR3_SQ10_SHIFT</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga0b8cc56278f4dfe570833b4f1bc5a49b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga73e52ca993fe6edbb4593f260fa3f84d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__defines.html#ga73e52ca993fe6edbb4593f260fa3f84d">ADC_SQR3_SQ11_SHIFT</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:ga73e52ca993fe6edbb4593f260fa3f84d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac1124f6e37d7b039804688e1dc3a6f81"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__defines.html#gac1124f6e37d7b039804688e1dc3a6f81">ADC_SQR3_SQ12_SHIFT</a>&#160;&#160;&#160;12</td></tr>
<tr class="separator:gac1124f6e37d7b039804688e1dc3a6f81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3d6163eff27ea12905af370ad87d3b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__defines.html#gaa3d6163eff27ea12905af370ad87d3b3">ADC_SQR3_SQ13_SHIFT</a>&#160;&#160;&#160;18</td></tr>
<tr class="separator:gaa3d6163eff27ea12905af370ad87d3b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf501b3c39951bd485a0261d4d5a87525"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__defines.html#gaf501b3c39951bd485a0261d4d5a87525">ADC_SQR3_SQ14_SHIFT</a>&#160;&#160;&#160;24</td></tr>
<tr class="separator:gaf501b3c39951bd485a0261d4d5a87525"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab34f0c34786583764327e619154adfd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__defines.html#gaab34f0c34786583764327e619154adfd">ADC_SQR4_SQ15_SHIFT</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gaab34f0c34786583764327e619154adfd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9287756cc73815a620a2c311ec34ac0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__defines.html#gac9287756cc73815a620a2c311ec34ac0">ADC_SQR4_SQ16_SHIFT</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:gac9287756cc73815a620a2c311ec34ac0"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="func-members" name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:gad184024fbe1151c8d15fb09aaaf05328"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__defines.html#gad184024fbe1151c8d15fb09aaaf05328">adc_enable_analog_watchdog_regular</a> (uint32_t adc)</td></tr>
<tr class="memdesc:gad184024fbe1151c8d15fb09aaaf05328"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Enable Analog Watchdog for Regular Conversions.  <a href="group__adc__defines.html#gad184024fbe1151c8d15fb09aaaf05328">More...</a><br /></td></tr>
<tr class="separator:gad184024fbe1151c8d15fb09aaaf05328"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaffa5256174cec880eaea7d82a1caf968"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__defines.html#gaffa5256174cec880eaea7d82a1caf968">adc_disable_analog_watchdog_regular</a> (uint32_t adc)</td></tr>
<tr class="memdesc:gaffa5256174cec880eaea7d82a1caf968"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Enable Analog Watchdog for Regular Conversions.  <a href="group__adc__defines.html#gaffa5256174cec880eaea7d82a1caf968">More...</a><br /></td></tr>
<tr class="separator:gaffa5256174cec880eaea7d82a1caf968"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab4cc03bbad2f235b9fb8ed1b89e24d25"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__defines.html#gab4cc03bbad2f235b9fb8ed1b89e24d25">adc_enable_analog_watchdog_injected</a> (uint32_t adc)</td></tr>
<tr class="memdesc:gab4cc03bbad2f235b9fb8ed1b89e24d25"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Enable Analog Watchdog for Injected Conversions.  <a href="group__adc__defines.html#gab4cc03bbad2f235b9fb8ed1b89e24d25">More...</a><br /></td></tr>
<tr class="separator:gab4cc03bbad2f235b9fb8ed1b89e24d25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac97660f8ac7f23bd22c5a867d86dc80c"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__defines.html#gac97660f8ac7f23bd22c5a867d86dc80c">adc_disable_analog_watchdog_injected</a> (uint32_t adc)</td></tr>
<tr class="memdesc:gac97660f8ac7f23bd22c5a867d86dc80c"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Disable Analog Watchdog for Injected Conversions.  <a href="group__adc__defines.html#gac97660f8ac7f23bd22c5a867d86dc80c">More...</a><br /></td></tr>
<tr class="separator:gac97660f8ac7f23bd22c5a867d86dc80c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57b3c58283977a60ab7e94b33d502ef8"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__defines.html#ga57b3c58283977a60ab7e94b33d502ef8">adc_enable_discontinuous_mode_regular</a> (uint32_t adc, uint8_t length)</td></tr>
<tr class="memdesc:ga57b3c58283977a60ab7e94b33d502ef8"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Enable Discontinuous Mode for Regular Conversions.  <a href="group__adc__defines.html#ga57b3c58283977a60ab7e94b33d502ef8">More...</a><br /></td></tr>
<tr class="separator:ga57b3c58283977a60ab7e94b33d502ef8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c7c004f76958f5b9d4c2f66dad7f8df"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__defines.html#ga3c7c004f76958f5b9d4c2f66dad7f8df">adc_disable_discontinuous_mode_regular</a> (uint32_t adc)</td></tr>
<tr class="memdesc:ga3c7c004f76958f5b9d4c2f66dad7f8df"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Disable Discontinuous Mode for Regular Conversions.  <a href="group__adc__defines.html#ga3c7c004f76958f5b9d4c2f66dad7f8df">More...</a><br /></td></tr>
<tr class="separator:ga3c7c004f76958f5b9d4c2f66dad7f8df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga214a9ead42c311498474678796e8e768"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__defines.html#ga214a9ead42c311498474678796e8e768">adc_enable_discontinuous_mode_injected</a> (uint32_t adc)</td></tr>
<tr class="memdesc:ga214a9ead42c311498474678796e8e768"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Enable Discontinuous Mode for Injected Conversions.  <a href="group__adc__defines.html#ga214a9ead42c311498474678796e8e768">More...</a><br /></td></tr>
<tr class="separator:ga214a9ead42c311498474678796e8e768"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe352fb7c779e3b540056f0dd926e8b3"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__defines.html#gafe352fb7c779e3b540056f0dd926e8b3">adc_disable_discontinuous_mode_injected</a> (uint32_t adc)</td></tr>
<tr class="memdesc:gafe352fb7c779e3b540056f0dd926e8b3"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Disable Discontinuous Mode for Injected Conversions.  <a href="group__adc__defines.html#gafe352fb7c779e3b540056f0dd926e8b3">More...</a><br /></td></tr>
<tr class="separator:gafe352fb7c779e3b540056f0dd926e8b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9965805fdbb3e7dd26a1afed91cc4fd2"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__defines.html#ga9965805fdbb3e7dd26a1afed91cc4fd2">adc_enable_automatic_injected_group_conversion</a> (uint32_t adc)</td></tr>
<tr class="memdesc:ga9965805fdbb3e7dd26a1afed91cc4fd2"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Enable Automatic Injected Conversions.  <a href="group__adc__defines.html#ga9965805fdbb3e7dd26a1afed91cc4fd2">More...</a><br /></td></tr>
<tr class="separator:ga9965805fdbb3e7dd26a1afed91cc4fd2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga118817f8db889310eb249519d9b8ae39"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__defines.html#ga118817f8db889310eb249519d9b8ae39">adc_disable_automatic_injected_group_conversion</a> (uint32_t adc)</td></tr>
<tr class="memdesc:ga118817f8db889310eb249519d9b8ae39"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Disable Automatic Injected Conversions.  <a href="group__adc__defines.html#ga118817f8db889310eb249519d9b8ae39">More...</a><br /></td></tr>
<tr class="separator:ga118817f8db889310eb249519d9b8ae39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga756eb74470362394a05dacf33f3e647d"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__defines.html#ga756eb74470362394a05dacf33f3e647d">adc_enable_analog_watchdog_on_all_channels</a> (uint32_t adc)</td></tr>
<tr class="memdesc:ga756eb74470362394a05dacf33f3e647d"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Enable Analog Watchdog for All Regular and/or Injected Channels.  <a href="group__adc__defines.html#ga756eb74470362394a05dacf33f3e647d">More...</a><br /></td></tr>
<tr class="separator:ga756eb74470362394a05dacf33f3e647d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac59be11190b92659467a130485ed3083"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__defines.html#gac59be11190b92659467a130485ed3083">adc_enable_analog_watchdog_on_selected_channel</a> (uint32_t adc, uint8_t channel)</td></tr>
<tr class="memdesc:gac59be11190b92659467a130485ed3083"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Enable Analog Watchdog for a Selected Channel.  <a href="group__adc__defines.html#gac59be11190b92659467a130485ed3083">More...</a><br /></td></tr>
<tr class="separator:gac59be11190b92659467a130485ed3083"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2b359caa41226508e5414a9fdf18fcd"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__defines.html#gab2b359caa41226508e5414a9fdf18fcd">adc_enable_eoc_interrupt_injected</a> (uint32_t adc)</td></tr>
<tr class="memdesc:gab2b359caa41226508e5414a9fdf18fcd"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Enable Injected End-Of-Conversion Interrupt.  <a href="group__adc__defines.html#gab2b359caa41226508e5414a9fdf18fcd">More...</a><br /></td></tr>
<tr class="separator:gab2b359caa41226508e5414a9fdf18fcd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59b482216ccaeeeaf22d7c5cfed7f3e2"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__defines.html#ga59b482216ccaeeeaf22d7c5cfed7f3e2">adc_disable_eoc_interrupt_injected</a> (uint32_t adc)</td></tr>
<tr class="memdesc:ga59b482216ccaeeeaf22d7c5cfed7f3e2"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Disable Injected End-Of-Conversion Interrupt.  <a href="group__adc__defines.html#ga59b482216ccaeeeaf22d7c5cfed7f3e2">More...</a><br /></td></tr>
<tr class="separator:ga59b482216ccaeeeaf22d7c5cfed7f3e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9045439f16ca52685aa626681e14c4aa"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__defines.html#ga9045439f16ca52685aa626681e14c4aa">adc_enable_eos_interrupt_injected</a> (uint32_t adc)</td></tr>
<tr class="memdesc:ga9045439f16ca52685aa626681e14c4aa"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Enable Injected End-Of-Sequence Interrupt.  <a href="group__adc__defines.html#ga9045439f16ca52685aa626681e14c4aa">More...</a><br /></td></tr>
<tr class="separator:ga9045439f16ca52685aa626681e14c4aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe4796a2e38b2c14988ba6edc1439cd0"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__defines.html#gabe4796a2e38b2c14988ba6edc1439cd0">adc_disable_eos_interrupt_injected</a> (uint32_t adc)</td></tr>
<tr class="memdesc:gabe4796a2e38b2c14988ba6edc1439cd0"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Disable Injected End-Of-Sequence Interrupt.  <a href="group__adc__defines.html#gabe4796a2e38b2c14988ba6edc1439cd0">More...</a><br /></td></tr>
<tr class="separator:gabe4796a2e38b2c14988ba6edc1439cd0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3cc0e3b399f20c12d730fa2e775df87e"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__defines.html#ga3cc0e3b399f20c12d730fa2e775df87e">adc_enable_all_awd_interrupt</a> (uint32_t adc)</td></tr>
<tr class="memdesc:ga3cc0e3b399f20c12d730fa2e775df87e"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Enable Analog Watchdog Interrupt.  <a href="group__adc__defines.html#ga3cc0e3b399f20c12d730fa2e775df87e">More...</a><br /></td></tr>
<tr class="separator:ga3cc0e3b399f20c12d730fa2e775df87e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e529149692a0fdbe5bb9ad97b66093b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__defines.html#ga7e529149692a0fdbe5bb9ad97b66093b">adc_disable_all_awd_interrupt</a> (uint32_t adc)</td></tr>
<tr class="memdesc:ga7e529149692a0fdbe5bb9ad97b66093b"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Disable Analog Watchdog Interrupt.  <a href="group__adc__defines.html#ga7e529149692a0fdbe5bb9ad97b66093b">More...</a><br /></td></tr>
<tr class="separator:ga7e529149692a0fdbe5bb9ad97b66093b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44f599a778c63636e1de6c5984b3c6b7"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__defines.html#ga44f599a778c63636e1de6c5984b3c6b7">adc_enable_eos_interrupt</a> (uint32_t adc)</td></tr>
<tr class="memdesc:ga44f599a778c63636e1de6c5984b3c6b7"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Enable Regular End-Of-Sequence Interrupt.  <a href="group__adc__defines.html#ga44f599a778c63636e1de6c5984b3c6b7">More...</a><br /></td></tr>
<tr class="separator:ga44f599a778c63636e1de6c5984b3c6b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga221bb8e9d1d8c2f01cba9ad43ff4b810"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__defines.html#ga221bb8e9d1d8c2f01cba9ad43ff4b810">adc_disable_eos_interrupt</a> (uint32_t adc)</td></tr>
<tr class="memdesc:ga221bb8e9d1d8c2f01cba9ad43ff4b810"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Disable Regular End-Of-Sequence Interrupt.  <a href="group__adc__defines.html#ga221bb8e9d1d8c2f01cba9ad43ff4b810">More...</a><br /></td></tr>
<tr class="separator:ga221bb8e9d1d8c2f01cba9ad43ff4b810"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c58ab34f4fd19171b47c5b9165fa919"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__defines.html#ga4c58ab34f4fd19171b47c5b9165fa919">adc_start_conversion_injected</a> (uint32_t adc)</td></tr>
<tr class="memdesc:ga4c58ab34f4fd19171b47c5b9165fa919"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Software Triggered Conversion on Injected Channels.  <a href="group__adc__defines.html#ga4c58ab34f4fd19171b47c5b9165fa919">More...</a><br /></td></tr>
<tr class="separator:ga4c58ab34f4fd19171b47c5b9165fa919"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf91d45a5dcbc9d884a9f878ff6323bbe"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__defines.html#gaf91d45a5dcbc9d884a9f878ff6323bbe">adc_disable_external_trigger_regular</a> (uint32_t adc)</td></tr>
<tr class="memdesc:gaf91d45a5dcbc9d884a9f878ff6323bbe"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Disable an External Trigger for Regular Channels.  <a href="group__adc__defines.html#gaf91d45a5dcbc9d884a9f878ff6323bbe">More...</a><br /></td></tr>
<tr class="separator:gaf91d45a5dcbc9d884a9f878ff6323bbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b130efffc0025a70451ea3f26c714b6"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__defines.html#ga8b130efffc0025a70451ea3f26c714b6">adc_disable_external_trigger_injected</a> (uint32_t adc)</td></tr>
<tr class="memdesc:ga8b130efffc0025a70451ea3f26c714b6"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Disable an External Trigger for Injected Channels.  <a href="group__adc__defines.html#ga8b130efffc0025a70451ea3f26c714b6">More...</a><br /></td></tr>
<tr class="separator:ga8b130efffc0025a70451ea3f26c714b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1385e9ff5bd39f15330d2c8d88ef54e6"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__defines.html#ga1385e9ff5bd39f15330d2c8d88ef54e6">adc_set_watchdog_high_threshold</a> (uint32_t adc, uint16_t threshold)</td></tr>
<tr class="memdesc:ga1385e9ff5bd39f15330d2c8d88ef54e6"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Set Analog Watchdog Upper Threshold.  <a href="group__adc__defines.html#ga1385e9ff5bd39f15330d2c8d88ef54e6">More...</a><br /></td></tr>
<tr class="separator:ga1385e9ff5bd39f15330d2c8d88ef54e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad625ff5ca8d177b0df9673274623f927"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__defines.html#gad625ff5ca8d177b0df9673274623f927">adc_set_watchdog_low_threshold</a> (uint32_t adc, uint16_t threshold)</td></tr>
<tr class="memdesc:gad625ff5ca8d177b0df9673274623f927"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Set Analog Watchdog Lower Threshold.  <a href="group__adc__defines.html#gad625ff5ca8d177b0df9673274623f927">More...</a><br /></td></tr>
<tr class="separator:gad625ff5ca8d177b0df9673274623f927"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga63cd6fdcf7156d16992b278a25acf27e"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__defines.html#ga63cd6fdcf7156d16992b278a25acf27e">adc_set_injected_sequence</a> (uint32_t adc, uint8_t length, uint8_t channel[])</td></tr>
<tr class="memdesc:ga63cd6fdcf7156d16992b278a25acf27e"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Set an Injected Channel Conversion Sequence.  <a href="group__adc__defines.html#ga63cd6fdcf7156d16992b278a25acf27e">More...</a><br /></td></tr>
<tr class="separator:ga63cd6fdcf7156d16992b278a25acf27e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2a065923adced21827480f124ff4a61"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__defines.html#gad2a065923adced21827480f124ff4a61">adc_eoc_injected</a> (uint32_t adc)</td></tr>
<tr class="memdesc:gad2a065923adced21827480f124ff4a61"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Read the End-of-Conversion Flag for Injected Conversion.  <a href="group__adc__defines.html#gad2a065923adced21827480f124ff4a61">More...</a><br /></td></tr>
<tr class="separator:gad2a065923adced21827480f124ff4a61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad6a48b6c1eaf99b59eecf65f6de2cfe3"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__defines.html#gad6a48b6c1eaf99b59eecf65f6de2cfe3">adc_eos_injected</a> (uint32_t adc)</td></tr>
<tr class="memdesc:gad6a48b6c1eaf99b59eecf65f6de2cfe3"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Read the End-of-Sequence Flag for Injected Conversions.  <a href="group__adc__defines.html#gad6a48b6c1eaf99b59eecf65f6de2cfe3">More...</a><br /></td></tr>
<tr class="separator:gad6a48b6c1eaf99b59eecf65f6de2cfe3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab96e1ce8d28ce696dc70e231a8da936e"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__defines.html#gab96e1ce8d28ce696dc70e231a8da936e">adc_read_injected</a> (uint32_t adc, uint8_t reg)</td></tr>
<tr class="memdesc:gab96e1ce8d28ce696dc70e231a8da936e"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Read from an Injected Conversion Result Register.  <a href="group__adc__defines.html#gab96e1ce8d28ce696dc70e231a8da936e">More...</a><br /></td></tr>
<tr class="separator:gab96e1ce8d28ce696dc70e231a8da936e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac3af5b84c1af074f2c9de07b0ed73470"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__defines.html#gac3af5b84c1af074f2c9de07b0ed73470">adc_set_injected_offset</a> (uint32_t adc, uint8_t reg, uint32_t offset)</td></tr>
<tr class="memdesc:gac3af5b84c1af074f2c9de07b0ed73470"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Set the Injected Channel Data Offset.  <a href="group__adc__defines.html#gac3af5b84c1af074f2c9de07b0ed73470">More...</a><br /></td></tr>
<tr class="separator:gac3af5b84c1af074f2c9de07b0ed73470"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab4b7a6778962ec4e640ffb5dd9815a39"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__defines.html#gab4b7a6778962ec4e640ffb5dd9815a39">adc_set_clk_prescale</a> (uint32_t adc, uint32_t prescaler)</td></tr>
<tr class="memdesc:gab4b7a6778962ec4e640ffb5dd9815a39"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Set Clock Prescale.  <a href="group__adc__defines.html#gab4b7a6778962ec4e640ffb5dd9815a39">More...</a><br /></td></tr>
<tr class="separator:gab4b7a6778962ec4e640ffb5dd9815a39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa6b95e470c2454150c6157a1a18a43a1"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__defines.html#gaa6b95e470c2454150c6157a1a18a43a1">adc_set_multi_mode</a> (uint32_t adc, uint32_t mode)</td></tr>
<tr class="memdesc:gaa6b95e470c2454150c6157a1a18a43a1"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC set multi mode.  <a href="group__adc__defines.html#gaa6b95e470c2454150c6157a1a18a43a1">More...</a><br /></td></tr>
<tr class="separator:gaa6b95e470c2454150c6157a1a18a43a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76c6bccdcf0c0c25bacd9aef5aa41802"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__defines.html#ga76c6bccdcf0c0c25bacd9aef5aa41802">adc_enable_external_trigger_regular</a> (uint32_t adc, uint32_t trigger, uint32_t polarity)</td></tr>
<tr class="memdesc:ga76c6bccdcf0c0c25bacd9aef5aa41802"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Enable an External Trigger for Regular Channels.  <a href="group__adc__defines.html#ga76c6bccdcf0c0c25bacd9aef5aa41802">More...</a><br /></td></tr>
<tr class="separator:ga76c6bccdcf0c0c25bacd9aef5aa41802"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga80a7e5a8b30daf2377e9746a3ba342e6"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__defines.html#ga80a7e5a8b30daf2377e9746a3ba342e6">adc_enable_external_trigger_injected</a> (uint32_t adc, uint32_t trigger, uint32_t polarity)</td></tr>
<tr class="memdesc:ga80a7e5a8b30daf2377e9746a3ba342e6"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Enable an External Trigger for Injected Channels.  <a href="group__adc__defines.html#ga80a7e5a8b30daf2377e9746a3ba342e6">More...</a><br /></td></tr>
<tr class="separator:ga80a7e5a8b30daf2377e9746a3ba342e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaecf7b26e7d55235fa4e99c93fc4da9d"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__defines.html#gaaecf7b26e7d55235fa4e99c93fc4da9d">adc_awd</a> (uint32_t adc)</td></tr>
<tr class="memdesc:gaaecf7b26e7d55235fa4e99c93fc4da9d"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Read the Analog Watchdog Flag.  <a href="group__adc__defines.html#gaaecf7b26e7d55235fa4e99c93fc4da9d">More...</a><br /></td></tr>
<tr class="separator:gaaecf7b26e7d55235fa4e99c93fc4da9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44915d9f756c0f5ddb23166ad82a70bf"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__defines.html#ga44915d9f756c0f5ddb23166ad82a70bf">adc_power_on_async</a> (uint32_t adc)</td></tr>
<tr class="memdesc:ga44915d9f756c0f5ddb23166ad82a70bf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Turn on the ADC (async)  <a href="group__adc__defines.html#ga44915d9f756c0f5ddb23166ad82a70bf">More...</a><br /></td></tr>
<tr class="separator:ga44915d9f756c0f5ddb23166ad82a70bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga51f01f6dedbcfc4231e0fc1d8943d956"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__defines.html#ga51f01f6dedbcfc4231e0fc1d8943d956">adc_power_on</a> (uint32_t adc)</td></tr>
<tr class="memdesc:ga51f01f6dedbcfc4231e0fc1d8943d956"><td class="mdescLeft">&#160;</td><td class="mdescRight">Turn on the ADC.  <a href="group__adc__defines.html#ga51f01f6dedbcfc4231e0fc1d8943d956">More...</a><br /></td></tr>
<tr class="separator:ga51f01f6dedbcfc4231e0fc1d8943d956"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c68941e820f12bce95b73ed065dabd3"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__defines.html#ga3c68941e820f12bce95b73ed065dabd3">adc_is_power_on</a> (uint32_t adc)</td></tr>
<tr class="memdesc:ga3c68941e820f12bce95b73ed065dabd3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Is the ADC powered up and ready?  <a href="group__adc__defines.html#ga3c68941e820f12bce95b73ed065dabd3">More...</a><br /></td></tr>
<tr class="separator:ga3c68941e820f12bce95b73ed065dabd3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8bc7f5a8d119376087ff5b73db34b013"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__defines.html#ga8bc7f5a8d119376087ff5b73db34b013">adc_power_off_async</a> (uint32_t adc)</td></tr>
<tr class="memdesc:ga8bc7f5a8d119376087ff5b73db34b013"><td class="mdescLeft">&#160;</td><td class="mdescRight">Turn off the ADC (async) This will actually block if it needs to turn off a currently running conversion, as per ref man.  <a href="group__adc__defines.html#ga8bc7f5a8d119376087ff5b73db34b013">More...</a><br /></td></tr>
<tr class="separator:ga8bc7f5a8d119376087ff5b73db34b013"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ac745d1052240adb5cf55d3ed8b5aad"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__defines.html#ga1ac745d1052240adb5cf55d3ed8b5aad">adc_power_off</a> (uint32_t adc)</td></tr>
<tr class="memdesc:ga1ac745d1052240adb5cf55d3ed8b5aad"><td class="mdescLeft">&#160;</td><td class="mdescRight">Turn off the ADC This will actually block if it needs to turn off a currently running conversion, as per ref man.  <a href="group__adc__defines.html#ga1ac745d1052240adb5cf55d3ed8b5aad">More...</a><br /></td></tr>
<tr class="separator:ga1ac745d1052240adb5cf55d3ed8b5aad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae55af0a75a5724cb3776a283f786e939"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__defines.html#gae55af0a75a5724cb3776a283f786e939">adc_is_power_off</a> (uint32_t adc)</td></tr>
<tr class="memdesc:gae55af0a75a5724cb3776a283f786e939"><td class="mdescLeft">&#160;</td><td class="mdescRight">Is the ADC powered down?  <a href="group__adc__defines.html#gae55af0a75a5724cb3776a283f786e939">More...</a><br /></td></tr>
<tr class="separator:gae55af0a75a5724cb3776a283f786e939"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga35218a46bb69bfab00a882400b7352ca"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__defines.html#ga35218a46bb69bfab00a882400b7352ca">adc_calibrate_async</a> (uint32_t adc)</td></tr>
<tr class="memdesc:ga35218a46bb69bfab00a882400b7352ca"><td class="mdescLeft">&#160;</td><td class="mdescRight">Start the ADC calibration and immediately return.  <a href="group__adc__defines.html#ga35218a46bb69bfab00a882400b7352ca">More...</a><br /></td></tr>
<tr class="separator:ga35218a46bb69bfab00a882400b7352ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37997bb58b994e863da3821b2a8ad116"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__defines.html#ga37997bb58b994e863da3821b2a8ad116">adc_is_calibrating</a> (uint32_t adc)</td></tr>
<tr class="memdesc:ga37997bb58b994e863da3821b2a8ad116"><td class="mdescLeft">&#160;</td><td class="mdescRight">Is the ADC Calibrating?  <a href="group__adc__defines.html#ga37997bb58b994e863da3821b2a8ad116">More...</a><br /></td></tr>
<tr class="separator:ga37997bb58b994e863da3821b2a8ad116"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf00826e672ec8c4f1e8fac757ab83641"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__defines.html#gaf00826e672ec8c4f1e8fac757ab83641">adc_calibrate</a> (uint32_t adc)</td></tr>
<tr class="memdesc:gaf00826e672ec8c4f1e8fac757ab83641"><td class="mdescLeft">&#160;</td><td class="mdescRight">Start ADC calibration and wait for it to finish.  <a href="group__adc__defines.html#gaf00826e672ec8c4f1e8fac757ab83641">More...</a><br /></td></tr>
<tr class="separator:gaf00826e672ec8c4f1e8fac757ab83641"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga366654c02369a57e3a79cb395966fbeb"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__defines.html#ga366654c02369a57e3a79cb395966fbeb">adc_set_continuous_conversion_mode</a> (uint32_t adc)</td></tr>
<tr class="memdesc:ga366654c02369a57e3a79cb395966fbeb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable Continuous Conversion Mode In this mode the ADC starts a new conversion of a single channel or a channel group immediately following completion of the previous channel group conversion.  <a href="group__adc__defines.html#ga366654c02369a57e3a79cb395966fbeb">More...</a><br /></td></tr>
<tr class="separator:ga366654c02369a57e3a79cb395966fbeb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b730353f6e1bb97b546101edb6c80c0"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__defines.html#ga3b730353f6e1bb97b546101edb6c80c0">adc_set_single_conversion_mode</a> (uint32_t adc)</td></tr>
<tr class="memdesc:ga3b730353f6e1bb97b546101edb6c80c0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable Single Conversion Mode In this mode the ADC performs a conversion of one channel or a channel group and stops.  <a href="group__adc__defines.html#ga3b730353f6e1bb97b546101edb6c80c0">More...</a><br /></td></tr>
<tr class="separator:ga3b730353f6e1bb97b546101edb6c80c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace14daa8c089f21f710eeeebce100227"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__defines.html#gace14daa8c089f21f710eeeebce100227">adc_set_regular_sequence</a> (uint32_t adc, uint8_t length, uint8_t channel[])</td></tr>
<tr class="memdesc:gace14daa8c089f21f710eeeebce100227"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Set a Regular Channel Conversion Sequence.  <a href="group__adc__defines.html#gace14daa8c089f21f710eeeebce100227">More...</a><br /></td></tr>
<tr class="separator:gace14daa8c089f21f710eeeebce100227"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga028c905528d6187936c2d2ed61967d73"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__defines.html#ga028c905528d6187936c2d2ed61967d73">adc_set_sample_time_on_all_channels</a> (uint32_t adc, uint8_t time)</td></tr>
<tr class="memdesc:ga028c905528d6187936c2d2ed61967d73"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Set the Sample Time for All Channels.  <a href="group__adc__defines.html#ga028c905528d6187936c2d2ed61967d73">More...</a><br /></td></tr>
<tr class="separator:ga028c905528d6187936c2d2ed61967d73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7728b2073c9f35ec8dc86e4464a80d14"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__defines.html#ga7728b2073c9f35ec8dc86e4464a80d14">adc_enable_temperature_sensor</a> (void)</td></tr>
<tr class="memdesc:ga7728b2073c9f35ec8dc86e4464a80d14"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable the temperature sensor (only) The channel this is available on is unfortunately not consistent, even though the bit used to enable it is.  <a href="group__adc__defines.html#ga7728b2073c9f35ec8dc86e4464a80d14">More...</a><br /></td></tr>
<tr class="separator:ga7728b2073c9f35ec8dc86e4464a80d14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c63fddac8988654e5c84f318387d2dd"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__defines.html#ga0c63fddac8988654e5c84f318387d2dd">adc_disable_temperature_sensor</a> (void)</td></tr>
<tr class="memdesc:ga0c63fddac8988654e5c84f318387d2dd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable the temperature sensor (only)  <a href="group__adc__defines.html#ga0c63fddac8988654e5c84f318387d2dd">More...</a><br /></td></tr>
<tr class="separator:ga0c63fddac8988654e5c84f318387d2dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b85ace40c2c67808739eac33b2f2204"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__defines.html#ga1b85ace40c2c67808739eac33b2f2204">adc_enable_vrefint</a> (void)</td></tr>
<tr class="memdesc:ga1b85ace40c2c67808739eac33b2f2204"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable the internal voltage reference (only) The channel this is available on is unfortunately not consistent, even though the bit used to enable it is.  <a href="group__adc__defines.html#ga1b85ace40c2c67808739eac33b2f2204">More...</a><br /></td></tr>
<tr class="separator:ga1b85ace40c2c67808739eac33b2f2204"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga358a386b41f5f1de40e1db58fcbcf883"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__defines.html#ga358a386b41f5f1de40e1db58fcbcf883">adc_disable_vrefint</a> (void)</td></tr>
<tr class="memdesc:ga358a386b41f5f1de40e1db58fcbcf883"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable the internal voltage reference (only)  <a href="group__adc__defines.html#ga358a386b41f5f1de40e1db58fcbcf883">More...</a><br /></td></tr>
<tr class="separator:ga358a386b41f5f1de40e1db58fcbcf883"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga459708aeaf8e709264c4b96fed706ae3"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__defines.html#ga459708aeaf8e709264c4b96fed706ae3">adc_set_resolution</a> (uint32_t adc, uint16_t resolution)</td></tr>
<tr class="memdesc:ga459708aeaf8e709264c4b96fed706ae3"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Set Resolution.  <a href="group__adc__defines.html#ga459708aeaf8e709264c4b96fed706ae3">More...</a><br /></td></tr>
<tr class="separator:ga459708aeaf8e709264c4b96fed706ae3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87e3c678306379082761a3b096ab8ccb"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__defines.html#ga87e3c678306379082761a3b096ab8ccb">adc_set_left_aligned</a> (uint32_t adc)</td></tr>
<tr class="memdesc:ga87e3c678306379082761a3b096ab8ccb"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Set the Data as Left Aligned.  <a href="group__adc__defines.html#ga87e3c678306379082761a3b096ab8ccb">More...</a><br /></td></tr>
<tr class="separator:ga87e3c678306379082761a3b096ab8ccb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga923b0eb25e1ba298000bdc80cab9702a"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__defines.html#ga923b0eb25e1ba298000bdc80cab9702a">adc_set_right_aligned</a> (uint32_t adc)</td></tr>
<tr class="memdesc:ga923b0eb25e1ba298000bdc80cab9702a"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Set the Data as Right Aligned.  <a href="group__adc__defines.html#ga923b0eb25e1ba298000bdc80cab9702a">More...</a><br /></td></tr>
<tr class="separator:ga923b0eb25e1ba298000bdc80cab9702a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac33cd693a63bc2ae46110c758c49308f"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__defines.html#gac33cd693a63bc2ae46110c758c49308f">adc_enable_dma</a> (uint32_t adc)</td></tr>
<tr class="memdesc:gac33cd693a63bc2ae46110c758c49308f"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Enable DMA Transfers.  <a href="group__adc__defines.html#gac33cd693a63bc2ae46110c758c49308f">More...</a><br /></td></tr>
<tr class="separator:gac33cd693a63bc2ae46110c758c49308f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8743bf8b2acc4299a15480e2c5d0c54f"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__defines.html#ga8743bf8b2acc4299a15480e2c5d0c54f">adc_disable_dma</a> (uint32_t adc)</td></tr>
<tr class="memdesc:ga8743bf8b2acc4299a15480e2c5d0c54f"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Disable DMA Transfers.  <a href="group__adc__defines.html#ga8743bf8b2acc4299a15480e2c5d0c54f">More...</a><br /></td></tr>
<tr class="separator:ga8743bf8b2acc4299a15480e2c5d0c54f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf297c53a2e00673df5b85eeb87683ba2"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__defines.html#gaf297c53a2e00673df5b85eeb87683ba2">adc_eoc</a> (uint32_t adc)</td></tr>
<tr class="memdesc:gaf297c53a2e00673df5b85eeb87683ba2"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Read the End-of-Conversion Flag.  <a href="group__adc__defines.html#gaf297c53a2e00673df5b85eeb87683ba2">More...</a><br /></td></tr>
<tr class="separator:gaf297c53a2e00673df5b85eeb87683ba2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga72cafc5c71fd0cf6b239547fdab49930"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__defines.html#ga72cafc5c71fd0cf6b239547fdab49930">adc_eos</a> (uint32_t adc)</td></tr>
<tr class="memdesc:ga72cafc5c71fd0cf6b239547fdab49930"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Read the End-of-Sequence Flag for Regular Conversions.  <a href="group__adc__defines.html#ga72cafc5c71fd0cf6b239547fdab49930">More...</a><br /></td></tr>
<tr class="separator:ga72cafc5c71fd0cf6b239547fdab49930"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga676a51c5de3ef536538c89d7cdab0e1c"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__defines.html#ga676a51c5de3ef536538c89d7cdab0e1c">adc_enable_eoc_interrupt</a> (uint32_t adc)</td></tr>
<tr class="memdesc:ga676a51c5de3ef536538c89d7cdab0e1c"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Enable Regular End-Of-Conversion Interrupt.  <a href="group__adc__defines.html#ga676a51c5de3ef536538c89d7cdab0e1c">More...</a><br /></td></tr>
<tr class="separator:ga676a51c5de3ef536538c89d7cdab0e1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6cb3d778d07c0d1622a56fb2aa377ec8"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__defines.html#ga6cb3d778d07c0d1622a56fb2aa377ec8">adc_disable_eoc_interrupt</a> (uint32_t adc)</td></tr>
<tr class="memdesc:ga6cb3d778d07c0d1622a56fb2aa377ec8"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Disable Regular End-Of-Conversion Interrupt.  <a href="group__adc__defines.html#ga6cb3d778d07c0d1622a56fb2aa377ec8">More...</a><br /></td></tr>
<tr class="separator:ga6cb3d778d07c0d1622a56fb2aa377ec8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f618863d8b3ae15dc18035ce894e746"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__defines.html#ga9f618863d8b3ae15dc18035ce894e746">adc_enable_overrun_interrupt</a> (uint32_t adc)</td></tr>
<tr class="memdesc:ga9f618863d8b3ae15dc18035ce894e746"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Enable the Overrun Interrupt.  <a href="group__adc__defines.html#ga9f618863d8b3ae15dc18035ce894e746">More...</a><br /></td></tr>
<tr class="separator:ga9f618863d8b3ae15dc18035ce894e746"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga154b9e664c58d05e70fb194f9457a61e"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__defines.html#ga154b9e664c58d05e70fb194f9457a61e">adc_disable_overrun_interrupt</a> (uint32_t adc)</td></tr>
<tr class="memdesc:ga154b9e664c58d05e70fb194f9457a61e"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Disable the Overrun Interrupt.  <a href="group__adc__defines.html#ga154b9e664c58d05e70fb194f9457a61e">More...</a><br /></td></tr>
<tr class="separator:ga154b9e664c58d05e70fb194f9457a61e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad8748ca84ef6a2301ea78d0a88bdb177"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__defines.html#gad8748ca84ef6a2301ea78d0a88bdb177">adc_get_overrun_flag</a> (uint32_t adc)</td></tr>
<tr class="memdesc:gad8748ca84ef6a2301ea78d0a88bdb177"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Read the Overrun Flag.  <a href="group__adc__defines.html#gad8748ca84ef6a2301ea78d0a88bdb177">More...</a><br /></td></tr>
<tr class="separator:gad8748ca84ef6a2301ea78d0a88bdb177"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga397913c6f9e83653e20fd54233a77dac"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__defines.html#ga397913c6f9e83653e20fd54233a77dac">adc_clear_overrun_flag</a> (uint32_t adc)</td></tr>
<tr class="memdesc:ga397913c6f9e83653e20fd54233a77dac"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Clear Overrun Flags.  <a href="group__adc__defines.html#ga397913c6f9e83653e20fd54233a77dac">More...</a><br /></td></tr>
<tr class="separator:ga397913c6f9e83653e20fd54233a77dac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52c4b90afb2a3aa032794342b8eaf38e"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__defines.html#ga52c4b90afb2a3aa032794342b8eaf38e">adc_read_regular</a> (uint32_t adc)</td></tr>
<tr class="memdesc:ga52c4b90afb2a3aa032794342b8eaf38e"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Read from the Regular Conversion Result Register.  <a href="group__adc__defines.html#ga52c4b90afb2a3aa032794342b8eaf38e">More...</a><br /></td></tr>
<tr class="separator:ga52c4b90afb2a3aa032794342b8eaf38e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b3b2251b860a0370967c2ee326ad338"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__defines.html#ga0b3b2251b860a0370967c2ee326ad338">adc_start_conversion_regular</a> (uint32_t adc)</td></tr>
<tr class="memdesc:ga0b3b2251b860a0370967c2ee326ad338"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Software Triggered Conversion on Regular Channels.  <a href="group__adc__defines.html#ga0b3b2251b860a0370967c2ee326ad338">More...</a><br /></td></tr>
<tr class="separator:ga0b3b2251b860a0370967c2ee326ad338"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f4112c6905e14c8054e3bdcedf3ceb1"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__defines.html#ga2f4112c6905e14c8054e3bdcedf3ceb1">adc_enable_dma_circular_mode</a> (uint32_t adc)</td></tr>
<tr class="memdesc:ga2f4112c6905e14c8054e3bdcedf3ceb1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable circular mode for DMA transfers.  <a href="group__adc__defines.html#ga2f4112c6905e14c8054e3bdcedf3ceb1">More...</a><br /></td></tr>
<tr class="separator:ga2f4112c6905e14c8054e3bdcedf3ceb1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac3ffefebf8219d4b17a82365dccabafc"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__defines.html#gac3ffefebf8219d4b17a82365dccabafc">adc_disable_dma_circular_mode</a> (uint32_t adc)</td></tr>
<tr class="memdesc:gac3ffefebf8219d4b17a82365dccabafc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable circular mode for DMA transfers.  <a href="group__adc__defines.html#gac3ffefebf8219d4b17a82365dccabafc">More...</a><br /></td></tr>
<tr class="separator:gac3ffefebf8219d4b17a82365dccabafc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0658556084bbaf983bdc3e375c12ffc9"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__defines.html#ga0658556084bbaf983bdc3e375c12ffc9">adc_enable_delayed_conversion_mode</a> (uint32_t adc)</td></tr>
<tr class="memdesc:ga0658556084bbaf983bdc3e375c12ffc9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable Delayed Conversion Mode.  <a href="group__adc__defines.html#ga0658556084bbaf983bdc3e375c12ffc9">More...</a><br /></td></tr>
<tr class="separator:ga0658556084bbaf983bdc3e375c12ffc9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga98b7a2d4c1db88bcc63f515675260fab"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__defines.html#ga98b7a2d4c1db88bcc63f515675260fab">adc_disable_delayed_conversion_mode</a> (uint32_t adc)</td></tr>
<tr class="memdesc:ga98b7a2d4c1db88bcc63f515675260fab"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable Delayed Conversion Mode.  <a href="group__adc__defines.html#ga98b7a2d4c1db88bcc63f515675260fab">More...</a><br /></td></tr>
<tr class="separator:ga98b7a2d4c1db88bcc63f515675260fab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0350c814893ca4055629da6498d1dfad"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__defines.html#ga0350c814893ca4055629da6498d1dfad">adc_set_sample_time</a> (uint32_t adc, uint8_t channel, uint8_t time)</td></tr>
<tr class="memdesc:ga0350c814893ca4055629da6498d1dfad"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Set the Sample Time for a Single Channel.  <a href="group__adc__defines.html#ga0350c814893ca4055629da6498d1dfad">More...</a><br /></td></tr>
<tr class="separator:ga0350c814893ca4055629da6498d1dfad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaacaa93447c7767aa01b098491a271245"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__defines.html#gaacaa93447c7767aa01b098491a271245">adc_enable_regulator</a> (uint32_t adc)</td></tr>
<tr class="memdesc:gaacaa93447c7767aa01b098491a271245"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable the ADC Voltage regulator Before any use of the ADC, the ADC Voltage regulator must be enabled.  <a href="group__adc__defines.html#gaacaa93447c7767aa01b098491a271245">More...</a><br /></td></tr>
<tr class="separator:gaacaa93447c7767aa01b098491a271245"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga392863de891d13da5a318a133f32b6a1"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__defines.html#ga392863de891d13da5a318a133f32b6a1">adc_disable_regulator</a> (uint32_t adc)</td></tr>
<tr class="memdesc:ga392863de891d13da5a318a133f32b6a1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable the ADC Voltage regulator You can disable the adc vreg when not in use to save power.  <a href="group__adc__defines.html#ga392863de891d13da5a318a133f32b6a1">More...</a><br /></td></tr>
<tr class="separator:ga392863de891d13da5a318a133f32b6a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<p ><b>Defined Constants and Types for the STM32F37x Analog to Digital converter</b> </p>
<dl class="section version"><dt>Version</dt><dd>1.0.0</dd></dl>
<dl class="section date"><dt>Date</dt><dd>11 July 2013</dd></dl>
<p>LGPL License Terms <a class="el" href="lgpl_license.html">libopencm3 License</a></p>
<dl class="section author"><dt>Author</dt><dd> &copy;  2015 Karl Palsson <a href="#" onclick="location.href='mai'+'lto:'+'kar'+'lp'+'@tw'+'ea'+'k.n'+'et'+'.au'; return false;">karlp<span class="obfuscator">.nosp@m.</span>@twe<span class="obfuscator">.nosp@m.</span>ak.ne<span class="obfuscator">.nosp@m.</span>t.au</a> </dd></dl>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="ga88872e6d255626c7bc59cffe8d406f9f" name="ga88872e6d255626c7bc59cffe8d406f9f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga88872e6d255626c7bc59cffe8d406f9f">&#9670;&nbsp;</a></span>ADC12_CCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC12_CCR&#160;&#160;&#160;<a class="el" href="group__adc__registers.html#ga3da79b20f5a4a5890e4385fe3827db8d">ADC_CCR</a>(<a class="el" href="group__adc__reg__base.html#ga90d2d5c526ce5c0a551f533eccbee71a">ADC1</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f3_2adc_8h_source.html#l00198">198</a> of file <a class="el" href="f3_2adc_8h_source.html">f3/adc.h</a>.</p>

</div>
</div>
<a id="ga041e5ee09c7cdcf65abaa1740206c0c7" name="ga041e5ee09c7cdcf65abaa1740206c0c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga041e5ee09c7cdcf65abaa1740206c0c7">&#9670;&nbsp;</a></span>ADC12_CDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC12_CDR&#160;&#160;&#160;<a class="el" href="group__adc__registers.html#ga0ba9915af3d56cfa384931ed0a00395d">ADC_CDR</a>(<a class="el" href="group__adc__reg__base.html#ga90d2d5c526ce5c0a551f533eccbee71a">ADC1</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f3_2adc_8h_source.html#l00199">199</a> of file <a class="el" href="f3_2adc_8h_source.html">f3/adc.h</a>.</p>

</div>
</div>
<a id="gaa7bd18e57496268aa82cdd38a72e9c30" name="gaa7bd18e57496268aa82cdd38a72e9c30"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa7bd18e57496268aa82cdd38a72e9c30">&#9670;&nbsp;</a></span>ADC12_CSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC12_CSR&#160;&#160;&#160;<a class="el" href="group__adc__registers.html#ga40661c2e5aab13e74940d6bd530cc619">ADC_CSR</a>(<a class="el" href="group__adc__reg__base.html#ga90d2d5c526ce5c0a551f533eccbee71a">ADC1</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f3_2adc_8h_source.html#l00197">197</a> of file <a class="el" href="f3_2adc_8h_source.html">f3/adc.h</a>.</p>

</div>
</div>
<a id="gafdec7633e63f33296a76275b20d4c669" name="gafdec7633e63f33296a76275b20d4c669"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafdec7633e63f33296a76275b20d4c669">&#9670;&nbsp;</a></span>ADC1_AWD2CR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC1_AWD2CR&#160;&#160;&#160;<a class="el" href="group__adc__registers.html#ga436297a55022f3dff696215eba3911e0">ADC_AWD2CR</a>(<a class="el" href="stm32_2f3_2memorymap_8h.html#a695c9a2f892363a1c942405c8d351b91">ADC1_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f3_2adc_8h_source.html#l00177">177</a> of file <a class="el" href="f3_2adc_8h_source.html">f3/adc.h</a>.</p>

</div>
</div>
<a id="ga7457f8f3f0a3c0d167adbb5379a11673" name="ga7457f8f3f0a3c0d167adbb5379a11673"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7457f8f3f0a3c0d167adbb5379a11673">&#9670;&nbsp;</a></span>ADC1_AWD3CR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC1_AWD3CR&#160;&#160;&#160;<a class="el" href="group__adc__registers.html#ga54d7aa8245e75b9056d109c0bafc8a31">ADC_AWD3CR</a>(<a class="el" href="stm32_2f3_2memorymap_8h.html#a695c9a2f892363a1c942405c8d351b91">ADC1_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f3_2adc_8h_source.html#l00182">182</a> of file <a class="el" href="f3_2adc_8h_source.html">f3/adc.h</a>.</p>

</div>
</div>
<a id="gad0f889af6665395a6d382777889e07e5" name="gad0f889af6665395a6d382777889e07e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad0f889af6665395a6d382777889e07e5">&#9670;&nbsp;</a></span>ADC1_CALFACT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC1_CALFACT&#160;&#160;&#160;<a class="el" href="group__adc__registers.html#gadadd03e78b018bfece9ac2d5be76e378">ADC_CALFACT</a>(<a class="el" href="stm32_2f3_2memorymap_8h.html#a695c9a2f892363a1c942405c8d351b91">ADC1_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f3_2adc_8h_source.html#l00192">192</a> of file <a class="el" href="f3_2adc_8h_source.html">f3/adc.h</a>.</p>

</div>
</div>
<a id="ga931ca46a29912beca823a264092746f7" name="ga931ca46a29912beca823a264092746f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga931ca46a29912beca823a264092746f7">&#9670;&nbsp;</a></span>ADC1_CFGR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC1_CFGR&#160;&#160;&#160;<a class="el" href="group__adc__registers.html#gafab9be99e42f992911676f38adef7307">ADC_CFGR1</a>(<a class="el" href="stm32_2f3_2memorymap_8h.html#a695c9a2f892363a1c942405c8d351b91">ADC1_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f3_2adc_8h_source.html#l00077">77</a> of file <a class="el" href="f3_2adc_8h_source.html">f3/adc.h</a>.</p>

</div>
</div>
<a id="ga5c07e7dca6ab93fae85a12836be1a2e5" name="ga5c07e7dca6ab93fae85a12836be1a2e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5c07e7dca6ab93fae85a12836be1a2e5">&#9670;&nbsp;</a></span>ADC1_CFGR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC1_CFGR1&#160;&#160;&#160;<a class="el" href="group__adc__registers.html#gafab9be99e42f992911676f38adef7307">ADC_CFGR1</a>(<a class="el" href="stm32_2f3_2memorymap_8h.html#a695c9a2f892363a1c942405c8d351b91">ADC1_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f3_2adc_8h_source.html#l00071">71</a> of file <a class="el" href="f3_2adc_8h_source.html">f3/adc.h</a>.</p>

</div>
</div>
<a id="ga65c1c4023922a9eebefb5976b4239ba5" name="ga65c1c4023922a9eebefb5976b4239ba5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga65c1c4023922a9eebefb5976b4239ba5">&#9670;&nbsp;</a></span>ADC1_CR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC1_CR&#160;&#160;&#160;<a class="el" href="group__adc__registers.html#ga15af8753284efa3acb4e29dcbeb793f3">ADC_CR</a>(<a class="el" href="stm32_2f3_2memorymap_8h.html#a695c9a2f892363a1c942405c8d351b91">ADC1_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f3_2adc_8h_source.html#l00066">66</a> of file <a class="el" href="f3_2adc_8h_source.html">f3/adc.h</a>.</p>

</div>
</div>
<a id="ga436fded240d173b4616a6c366dabdadd" name="ga436fded240d173b4616a6c366dabdadd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga436fded240d173b4616a6c366dabdadd">&#9670;&nbsp;</a></span>ADC1_DIFSEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC1_DIFSEL&#160;&#160;&#160;<a class="el" href="group__adc__registers.html#ga9b31e3d7ac267b4490ecb93f515c67d9">ADC_DIFSEL</a>(<a class="el" href="stm32_2f3_2memorymap_8h.html#a695c9a2f892363a1c942405c8d351b91">ADC1_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f3_2adc_8h_source.html#l00187">187</a> of file <a class="el" href="f3_2adc_8h_source.html">f3/adc.h</a>.</p>

</div>
</div>
<a id="ga851f62156cf9d539d12693259f93500b" name="ga851f62156cf9d539d12693259f93500b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga851f62156cf9d539d12693259f93500b">&#9670;&nbsp;</a></span>ADC1_DR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC1_DR&#160;&#160;&#160;<a class="el" href="group__adc__registers.html#ga7e1b5101658a24ce6d077989d1c0d2d1">ADC_DR</a>(<a class="el" href="stm32_2f3_2memorymap_8h.html#a695c9a2f892363a1c942405c8d351b91">ADC1_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f3_2adc_8h_source.html#l00127">127</a> of file <a class="el" href="f3_2adc_8h_source.html">f3/adc.h</a>.</p>

</div>
</div>
<a id="ga8b037dfa8b6fef23d2a6d1144bd9ab27" name="ga8b037dfa8b6fef23d2a6d1144bd9ab27"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8b037dfa8b6fef23d2a6d1144bd9ab27">&#9670;&nbsp;</a></span>ADC1_IER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC1_IER&#160;&#160;&#160;<a class="el" href="group__adc__registers.html#ga776e9e8824c8c8bbfe4e8ce502719818">ADC_IER</a>(<a class="el" href="stm32_2f3_2memorymap_8h.html#a695c9a2f892363a1c942405c8d351b91">ADC1_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f3_2adc_8h_source.html#l00061">61</a> of file <a class="el" href="f3_2adc_8h_source.html">f3/adc.h</a>.</p>

</div>
</div>
<a id="ga034c846c648f6111bbf722710ff0d5f4" name="ga034c846c648f6111bbf722710ff0d5f4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga034c846c648f6111bbf722710ff0d5f4">&#9670;&nbsp;</a></span>ADC1_ISR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC1_ISR&#160;&#160;&#160;<a class="el" href="group__adc__registers.html#ga3503dcdf4d1a0a5ac1f5bf5d38a80cbf">ADC_ISR</a>(<a class="el" href="stm32_2f3_2memorymap_8h.html#a695c9a2f892363a1c942405c8d351b91">ADC1_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f3_2adc_8h_source.html#l00056">56</a> of file <a class="el" href="f3_2adc_8h_source.html">f3/adc.h</a>.</p>

</div>
</div>
<a id="ga71b99498b7f0454bc9f930512d490099" name="ga71b99498b7f0454bc9f930512d490099"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga71b99498b7f0454bc9f930512d490099">&#9670;&nbsp;</a></span>ADC1_JDR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC1_JDR1&#160;&#160;&#160;<a class="el" href="group__adc__registers.html#ga9f234ed17bf9cea53c0b103ea93734a9">ADC_JDR1</a>(<a class="el" href="stm32_2f3_2memorymap_8h.html#a695c9a2f892363a1c942405c8d351b91">ADC1_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f3_2adc_8h_source.html#l00157">157</a> of file <a class="el" href="f3_2adc_8h_source.html">f3/adc.h</a>.</p>

</div>
</div>
<a id="gaa3c7518d66e4f67500ccf91157e4b790" name="gaa3c7518d66e4f67500ccf91157e4b790"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa3c7518d66e4f67500ccf91157e4b790">&#9670;&nbsp;</a></span>ADC1_JDR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC1_JDR2&#160;&#160;&#160;<a class="el" href="group__adc__registers.html#gad65401ddb7ea41fb11b1956f7f15f444">ADC_JDR2</a>(<a class="el" href="stm32_2f3_2memorymap_8h.html#a695c9a2f892363a1c942405c8d351b91">ADC1_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f3_2adc_8h_source.html#l00162">162</a> of file <a class="el" href="f3_2adc_8h_source.html">f3/adc.h</a>.</p>

</div>
</div>
<a id="ga9cdf39f718d3062ed466a1bdb13e14f5" name="ga9cdf39f718d3062ed466a1bdb13e14f5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9cdf39f718d3062ed466a1bdb13e14f5">&#9670;&nbsp;</a></span>ADC1_JDR3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC1_JDR3&#160;&#160;&#160;<a class="el" href="group__adc__registers.html#ga691da2a85fce61d7b202ff8d0a7b1f2b">ADC_JDR3</a>(<a class="el" href="stm32_2f3_2memorymap_8h.html#a695c9a2f892363a1c942405c8d351b91">ADC1_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f3_2adc_8h_source.html#l00167">167</a> of file <a class="el" href="f3_2adc_8h_source.html">f3/adc.h</a>.</p>

</div>
</div>
<a id="ga477e0ea8e64c6d795af5db339958803d" name="ga477e0ea8e64c6d795af5db339958803d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga477e0ea8e64c6d795af5db339958803d">&#9670;&nbsp;</a></span>ADC1_JDR4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC1_JDR4&#160;&#160;&#160;<a class="el" href="group__adc__registers.html#ga9ba508b7bae72cf5e5a45cc1e2991eec">ADC_JDR4</a>(<a class="el" href="stm32_2f3_2memorymap_8h.html#a695c9a2f892363a1c942405c8d351b91">ADC1_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f3_2adc_8h_source.html#l00172">172</a> of file <a class="el" href="f3_2adc_8h_source.html">f3/adc.h</a>.</p>

</div>
</div>
<a id="ga7ae457e7eebea2a92f45d2f5427aba26" name="ga7ae457e7eebea2a92f45d2f5427aba26"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7ae457e7eebea2a92f45d2f5427aba26">&#9670;&nbsp;</a></span>ADC1_JSQR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC1_JSQR&#160;&#160;&#160;<a class="el" href="group__adc__registers.html#gab192732dcd021f34b361ffa8b085750d">ADC_JSQR</a>(<a class="el" href="stm32_2f3_2memorymap_8h.html#a695c9a2f892363a1c942405c8d351b91">ADC1_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f3_2adc_8h_source.html#l00132">132</a> of file <a class="el" href="f3_2adc_8h_source.html">f3/adc.h</a>.</p>

</div>
</div>
<a id="ga2cc998ca0643c454d1a0f8e99e6646dc" name="ga2cc998ca0643c454d1a0f8e99e6646dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2cc998ca0643c454d1a0f8e99e6646dc">&#9670;&nbsp;</a></span>ADC1_OFR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC1_OFR1&#160;&#160;&#160;<a class="el" href="group__adc__registers.html#ga8b4e3a778d9584ce34fe796ae70fb7f2">ADC_OFR1</a>(<a class="el" href="stm32_2f3_2memorymap_8h.html#a695c9a2f892363a1c942405c8d351b91">ADC1_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f3_2adc_8h_source.html#l00137">137</a> of file <a class="el" href="f3_2adc_8h_source.html">f3/adc.h</a>.</p>

</div>
</div>
<a id="gabac4f55e7d69da1823c8376b5f65d52d" name="gabac4f55e7d69da1823c8376b5f65d52d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabac4f55e7d69da1823c8376b5f65d52d">&#9670;&nbsp;</a></span>ADC1_OFR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC1_OFR2&#160;&#160;&#160;<a class="el" href="group__adc__registers.html#gad9be0082cc1c639c11351ad69bd3b385">ADC_OFR2</a>(<a class="el" href="stm32_2f3_2memorymap_8h.html#a695c9a2f892363a1c942405c8d351b91">ADC1_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f3_2adc_8h_source.html#l00142">142</a> of file <a class="el" href="f3_2adc_8h_source.html">f3/adc.h</a>.</p>

</div>
</div>
<a id="ga8fecdb5d6d615681b4c63d5f22f7eb54" name="ga8fecdb5d6d615681b4c63d5f22f7eb54"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8fecdb5d6d615681b4c63d5f22f7eb54">&#9670;&nbsp;</a></span>ADC1_OFR3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC1_OFR3&#160;&#160;&#160;<a class="el" href="group__adc__registers.html#gac7515db0b1c89140142dbca6af08d995">ADC_OFR3</a>(<a class="el" href="stm32_2f3_2memorymap_8h.html#a695c9a2f892363a1c942405c8d351b91">ADC1_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f3_2adc_8h_source.html#l00147">147</a> of file <a class="el" href="f3_2adc_8h_source.html">f3/adc.h</a>.</p>

</div>
</div>
<a id="gafbb000052b662965b75ed4d4935c8f5a" name="gafbb000052b662965b75ed4d4935c8f5a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafbb000052b662965b75ed4d4935c8f5a">&#9670;&nbsp;</a></span>ADC1_OFR4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC1_OFR4&#160;&#160;&#160;<a class="el" href="group__adc__registers.html#gaa4eee3ba59bcf48977da36c0a898764c">ADC_OFR4</a>(<a class="el" href="stm32_2f3_2memorymap_8h.html#a695c9a2f892363a1c942405c8d351b91">ADC1_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f3_2adc_8h_source.html#l00152">152</a> of file <a class="el" href="f3_2adc_8h_source.html">f3/adc.h</a>.</p>

</div>
</div>
<a id="ga8088f1d2624782aeb0252f8d1f38e749" name="ga8088f1d2624782aeb0252f8d1f38e749"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8088f1d2624782aeb0252f8d1f38e749">&#9670;&nbsp;</a></span>ADC1_SMPR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC1_SMPR1&#160;&#160;&#160;<a class="el" href="group__adc__registers.html#ga2dd31b45ee7e7b1606c1dd4f25239843">ADC_SMPR1</a>(<a class="el" href="stm32_2f3_2memorymap_8h.html#a695c9a2f892363a1c942405c8d351b91">ADC1_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f3_2adc_8h_source.html#l00082">82</a> of file <a class="el" href="f3_2adc_8h_source.html">f3/adc.h</a>.</p>

</div>
</div>
<a id="ga388899f782f348c4f4913fa88e1a9041" name="ga388899f782f348c4f4913fa88e1a9041"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga388899f782f348c4f4913fa88e1a9041">&#9670;&nbsp;</a></span>ADC1_SMPR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC1_SMPR2&#160;&#160;&#160;<a class="el" href="group__adc__registers.html#gaf96e40abafe4349fd5a83907176b19bd">ADC_SMPR2</a>(<a class="el" href="stm32_2f3_2memorymap_8h.html#a695c9a2f892363a1c942405c8d351b91">ADC1_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f3_2adc_8h_source.html#l00087">87</a> of file <a class="el" href="f3_2adc_8h_source.html">f3/adc.h</a>.</p>

</div>
</div>
<a id="ga04b6f31a8ec80c8bdb29c147d570b7ab" name="ga04b6f31a8ec80c8bdb29c147d570b7ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga04b6f31a8ec80c8bdb29c147d570b7ab">&#9670;&nbsp;</a></span>ADC1_SQR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC1_SQR1&#160;&#160;&#160;<a class="el" href="group__adc__registers.html#ga978a3b4684e8c95c773a6447d7de3728">ADC_SQR1</a>(<a class="el" href="stm32_2f3_2memorymap_8h.html#a695c9a2f892363a1c942405c8d351b91">ADC1_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f3_2adc_8h_source.html#l00107">107</a> of file <a class="el" href="f3_2adc_8h_source.html">f3/adc.h</a>.</p>

</div>
</div>
<a id="gad0231e0c9235e2432d58e2ab91b44707" name="gad0231e0c9235e2432d58e2ab91b44707"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad0231e0c9235e2432d58e2ab91b44707">&#9670;&nbsp;</a></span>ADC1_SQR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC1_SQR2&#160;&#160;&#160;<a class="el" href="group__adc__registers.html#ga69f27c343e020888de94054aff69d770">ADC_SQR2</a>(<a class="el" href="stm32_2f3_2memorymap_8h.html#a695c9a2f892363a1c942405c8d351b91">ADC1_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f3_2adc_8h_source.html#l00112">112</a> of file <a class="el" href="f3_2adc_8h_source.html">f3/adc.h</a>.</p>

</div>
</div>
<a id="ga14e17724ce810625e8bc8e3eb3c8b389" name="ga14e17724ce810625e8bc8e3eb3c8b389"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga14e17724ce810625e8bc8e3eb3c8b389">&#9670;&nbsp;</a></span>ADC1_SQR3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC1_SQR3&#160;&#160;&#160;<a class="el" href="group__adc__registers.html#ga122e6e1a5795ac6ca9318453e812bdf0">ADC_SQR3</a>(<a class="el" href="stm32_2f3_2memorymap_8h.html#a695c9a2f892363a1c942405c8d351b91">ADC1_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f3_2adc_8h_source.html#l00117">117</a> of file <a class="el" href="f3_2adc_8h_source.html">f3/adc.h</a>.</p>

</div>
</div>
<a id="ga62dd2dfe9ff9f3ae4fe7b151eeec18e3" name="ga62dd2dfe9ff9f3ae4fe7b151eeec18e3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga62dd2dfe9ff9f3ae4fe7b151eeec18e3">&#9670;&nbsp;</a></span>ADC1_SQR4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC1_SQR4&#160;&#160;&#160;<a class="el" href="group__adc__registers.html#ga37b08f87b06b9b0d9898821beb5f93aa">ADC_SQR4</a>(<a class="el" href="stm32_2f3_2memorymap_8h.html#a695c9a2f892363a1c942405c8d351b91">ADC1_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f3_2adc_8h_source.html#l00122">122</a> of file <a class="el" href="f3_2adc_8h_source.html">f3/adc.h</a>.</p>

</div>
</div>
<a id="ga1ceb4c489d13b0c223031059b5e0d174" name="ga1ceb4c489d13b0c223031059b5e0d174"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1ceb4c489d13b0c223031059b5e0d174">&#9670;&nbsp;</a></span>ADC1_TR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC1_TR1&#160;&#160;&#160;<a class="el" href="group__adc__registers.html#gafad03a1d621a3af736997ffd9538f614">ADC_TR1</a>(<a class="el" href="stm32_2f3_2memorymap_8h.html#a695c9a2f892363a1c942405c8d351b91">ADC1_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f3_2adc_8h_source.html#l00092">92</a> of file <a class="el" href="f3_2adc_8h_source.html">f3/adc.h</a>.</p>

</div>
</div>
<a id="ga2bb7fda85fdee3a0a1a696ea154841b7" name="ga2bb7fda85fdee3a0a1a696ea154841b7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2bb7fda85fdee3a0a1a696ea154841b7">&#9670;&nbsp;</a></span>ADC1_TR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC1_TR2&#160;&#160;&#160;<a class="el" href="group__adc__registers.html#gae69f746049bae9836fa57daace188f99">ADC_TR2</a>(<a class="el" href="stm32_2f3_2memorymap_8h.html#a695c9a2f892363a1c942405c8d351b91">ADC1_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f3_2adc_8h_source.html#l00097">97</a> of file <a class="el" href="f3_2adc_8h_source.html">f3/adc.h</a>.</p>

</div>
</div>
<a id="ga84eff12fbbd6ac016125485e36b5fd5a" name="ga84eff12fbbd6ac016125485e36b5fd5a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga84eff12fbbd6ac016125485e36b5fd5a">&#9670;&nbsp;</a></span>ADC1_TR3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC1_TR3&#160;&#160;&#160;<a class="el" href="group__adc__registers.html#ga0b553062b18d33b6248f1aa804cab7b1">ADC_TR3</a>(<a class="el" href="stm32_2f3_2memorymap_8h.html#a695c9a2f892363a1c942405c8d351b91">ADC1_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f3_2adc_8h_source.html#l00102">102</a> of file <a class="el" href="f3_2adc_8h_source.html">f3/adc.h</a>.</p>

</div>
</div>
<a id="ga3f0d513cc25d267331083d7292c849f2" name="ga3f0d513cc25d267331083d7292c849f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3f0d513cc25d267331083d7292c849f2">&#9670;&nbsp;</a></span>ADC2_AWD2CR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC2_AWD2CR&#160;&#160;&#160;<a class="el" href="group__adc__registers.html#ga436297a55022f3dff696215eba3911e0">ADC_AWD2CR</a>(<a class="el" href="stm32_2f3_2memorymap_8h.html#a6544abc57f9759f610eee09a02442ae6">ADC2_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f3_2adc_8h_source.html#l00178">178</a> of file <a class="el" href="f3_2adc_8h_source.html">f3/adc.h</a>.</p>

</div>
</div>
<a id="gaa8dc04ac7cbba870945f33286f220ce4" name="gaa8dc04ac7cbba870945f33286f220ce4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa8dc04ac7cbba870945f33286f220ce4">&#9670;&nbsp;</a></span>ADC2_AWD3CR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC2_AWD3CR&#160;&#160;&#160;<a class="el" href="group__adc__registers.html#ga54d7aa8245e75b9056d109c0bafc8a31">ADC_AWD3CR</a>(<a class="el" href="stm32_2f3_2memorymap_8h.html#a6544abc57f9759f610eee09a02442ae6">ADC2_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f3_2adc_8h_source.html#l00183">183</a> of file <a class="el" href="f3_2adc_8h_source.html">f3/adc.h</a>.</p>

</div>
</div>
<a id="gaec54413eb50f6148e550e4ea42f37bdb" name="gaec54413eb50f6148e550e4ea42f37bdb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaec54413eb50f6148e550e4ea42f37bdb">&#9670;&nbsp;</a></span>ADC2_CALFACT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC2_CALFACT&#160;&#160;&#160;<a class="el" href="group__adc__registers.html#gadadd03e78b018bfece9ac2d5be76e378">ADC_CALFACT</a>(<a class="el" href="stm32_2f3_2memorymap_8h.html#a6544abc57f9759f610eee09a02442ae6">ADC2_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f3_2adc_8h_source.html#l00193">193</a> of file <a class="el" href="f3_2adc_8h_source.html">f3/adc.h</a>.</p>

</div>
</div>
<a id="ga7955a0ae8e43afe313b9331704f906c4" name="ga7955a0ae8e43afe313b9331704f906c4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7955a0ae8e43afe313b9331704f906c4">&#9670;&nbsp;</a></span>ADC2_CFGR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC2_CFGR&#160;&#160;&#160;<a class="el" href="group__adc__registers.html#gafab9be99e42f992911676f38adef7307">ADC_CFGR1</a>(<a class="el" href="stm32_2f3_2memorymap_8h.html#a6544abc57f9759f610eee09a02442ae6">ADC2_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f3_2adc_8h_source.html#l00078">78</a> of file <a class="el" href="f3_2adc_8h_source.html">f3/adc.h</a>.</p>

</div>
</div>
<a id="gabdeb7e15084fd8d0bf7c3bcc9473aae8" name="gabdeb7e15084fd8d0bf7c3bcc9473aae8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabdeb7e15084fd8d0bf7c3bcc9473aae8">&#9670;&nbsp;</a></span>ADC2_CFGR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC2_CFGR1&#160;&#160;&#160;<a class="el" href="group__adc__registers.html#gafab9be99e42f992911676f38adef7307">ADC_CFGR1</a>(<a class="el" href="stm32_2f3_2memorymap_8h.html#a6544abc57f9759f610eee09a02442ae6">ADC2_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f3_2adc_8h_source.html#l00072">72</a> of file <a class="el" href="f3_2adc_8h_source.html">f3/adc.h</a>.</p>

</div>
</div>
<a id="ga39e26417debcbc7148b4748577cbdfe8" name="ga39e26417debcbc7148b4748577cbdfe8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga39e26417debcbc7148b4748577cbdfe8">&#9670;&nbsp;</a></span>ADC2_CR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC2_CR&#160;&#160;&#160;<a class="el" href="group__adc__registers.html#ga15af8753284efa3acb4e29dcbeb793f3">ADC_CR</a>(<a class="el" href="stm32_2f3_2memorymap_8h.html#a6544abc57f9759f610eee09a02442ae6">ADC2_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f3_2adc_8h_source.html#l00067">67</a> of file <a class="el" href="f3_2adc_8h_source.html">f3/adc.h</a>.</p>

</div>
</div>
<a id="ga984063667dad8fc4ddb18ff26824b290" name="ga984063667dad8fc4ddb18ff26824b290"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga984063667dad8fc4ddb18ff26824b290">&#9670;&nbsp;</a></span>ADC2_DIFSEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC2_DIFSEL&#160;&#160;&#160;<a class="el" href="group__adc__registers.html#ga9b31e3d7ac267b4490ecb93f515c67d9">ADC_DIFSEL</a>(<a class="el" href="stm32_2f3_2memorymap_8h.html#a6544abc57f9759f610eee09a02442ae6">ADC2_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f3_2adc_8h_source.html#l00188">188</a> of file <a class="el" href="f3_2adc_8h_source.html">f3/adc.h</a>.</p>

</div>
</div>
<a id="gad4259caf01f8f67fa8410c9dd9f2a8fc" name="gad4259caf01f8f67fa8410c9dd9f2a8fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad4259caf01f8f67fa8410c9dd9f2a8fc">&#9670;&nbsp;</a></span>ADC2_DR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC2_DR&#160;&#160;&#160;<a class="el" href="group__adc__registers.html#ga7e1b5101658a24ce6d077989d1c0d2d1">ADC_DR</a>(<a class="el" href="stm32_2f3_2memorymap_8h.html#a6544abc57f9759f610eee09a02442ae6">ADC2_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f3_2adc_8h_source.html#l00128">128</a> of file <a class="el" href="f3_2adc_8h_source.html">f3/adc.h</a>.</p>

</div>
</div>
<a id="ga355abb5f34812d28c2eb5e2e106654ec" name="ga355abb5f34812d28c2eb5e2e106654ec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga355abb5f34812d28c2eb5e2e106654ec">&#9670;&nbsp;</a></span>ADC2_IER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC2_IER&#160;&#160;&#160;<a class="el" href="group__adc__registers.html#ga776e9e8824c8c8bbfe4e8ce502719818">ADC_IER</a>(<a class="el" href="stm32_2f3_2memorymap_8h.html#a6544abc57f9759f610eee09a02442ae6">ADC2_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f3_2adc_8h_source.html#l00062">62</a> of file <a class="el" href="f3_2adc_8h_source.html">f3/adc.h</a>.</p>

</div>
</div>
<a id="ga3c31b82674dc7e49e81c4bb270a9d764" name="ga3c31b82674dc7e49e81c4bb270a9d764"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3c31b82674dc7e49e81c4bb270a9d764">&#9670;&nbsp;</a></span>ADC2_ISR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC2_ISR&#160;&#160;&#160;<a class="el" href="group__adc__registers.html#ga3503dcdf4d1a0a5ac1f5bf5d38a80cbf">ADC_ISR</a>(<a class="el" href="stm32_2f3_2memorymap_8h.html#a6544abc57f9759f610eee09a02442ae6">ADC2_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f3_2adc_8h_source.html#l00057">57</a> of file <a class="el" href="f3_2adc_8h_source.html">f3/adc.h</a>.</p>

</div>
</div>
<a id="ga07635869f7d20fa258fbe09d479a896a" name="ga07635869f7d20fa258fbe09d479a896a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga07635869f7d20fa258fbe09d479a896a">&#9670;&nbsp;</a></span>ADC2_JDR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC2_JDR1&#160;&#160;&#160;<a class="el" href="group__adc__registers.html#ga9f234ed17bf9cea53c0b103ea93734a9">ADC_JDR1</a>(<a class="el" href="stm32_2f3_2memorymap_8h.html#a6544abc57f9759f610eee09a02442ae6">ADC2_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f3_2adc_8h_source.html#l00158">158</a> of file <a class="el" href="f3_2adc_8h_source.html">f3/adc.h</a>.</p>

</div>
</div>
<a id="ga8ddc139242a58a6ee98a7064efae8477" name="ga8ddc139242a58a6ee98a7064efae8477"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8ddc139242a58a6ee98a7064efae8477">&#9670;&nbsp;</a></span>ADC2_JDR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC2_JDR2&#160;&#160;&#160;<a class="el" href="group__adc__registers.html#gad65401ddb7ea41fb11b1956f7f15f444">ADC_JDR2</a>(<a class="el" href="stm32_2f3_2memorymap_8h.html#a6544abc57f9759f610eee09a02442ae6">ADC2_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f3_2adc_8h_source.html#l00163">163</a> of file <a class="el" href="f3_2adc_8h_source.html">f3/adc.h</a>.</p>

</div>
</div>
<a id="gaae6bb5dc0b2457233525dd3957a7074b" name="gaae6bb5dc0b2457233525dd3957a7074b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaae6bb5dc0b2457233525dd3957a7074b">&#9670;&nbsp;</a></span>ADC2_JDR3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC2_JDR3&#160;&#160;&#160;<a class="el" href="group__adc__registers.html#ga691da2a85fce61d7b202ff8d0a7b1f2b">ADC_JDR3</a>(<a class="el" href="stm32_2f3_2memorymap_8h.html#a6544abc57f9759f610eee09a02442ae6">ADC2_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f3_2adc_8h_source.html#l00168">168</a> of file <a class="el" href="f3_2adc_8h_source.html">f3/adc.h</a>.</p>

</div>
</div>
<a id="gaa85c9daea797bf35a4d3b4df6ad44771" name="gaa85c9daea797bf35a4d3b4df6ad44771"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa85c9daea797bf35a4d3b4df6ad44771">&#9670;&nbsp;</a></span>ADC2_JDR4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC2_JDR4&#160;&#160;&#160;<a class="el" href="group__adc__registers.html#ga9ba508b7bae72cf5e5a45cc1e2991eec">ADC_JDR4</a>(<a class="el" href="stm32_2f3_2memorymap_8h.html#a6544abc57f9759f610eee09a02442ae6">ADC2_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f3_2adc_8h_source.html#l00173">173</a> of file <a class="el" href="f3_2adc_8h_source.html">f3/adc.h</a>.</p>

</div>
</div>
<a id="ga20b99361d22391a4272e1ec750aea40d" name="ga20b99361d22391a4272e1ec750aea40d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga20b99361d22391a4272e1ec750aea40d">&#9670;&nbsp;</a></span>ADC2_JSQR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC2_JSQR&#160;&#160;&#160;<a class="el" href="group__adc__registers.html#gab192732dcd021f34b361ffa8b085750d">ADC_JSQR</a>(<a class="el" href="stm32_2f3_2memorymap_8h.html#a6544abc57f9759f610eee09a02442ae6">ADC2_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f3_2adc_8h_source.html#l00133">133</a> of file <a class="el" href="f3_2adc_8h_source.html">f3/adc.h</a>.</p>

</div>
</div>
<a id="ga75d7d4e14846a74f6df0e2e3fb965692" name="ga75d7d4e14846a74f6df0e2e3fb965692"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga75d7d4e14846a74f6df0e2e3fb965692">&#9670;&nbsp;</a></span>ADC2_OFR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC2_OFR1&#160;&#160;&#160;<a class="el" href="group__adc__registers.html#ga8b4e3a778d9584ce34fe796ae70fb7f2">ADC_OFR1</a>(<a class="el" href="stm32_2f3_2memorymap_8h.html#a6544abc57f9759f610eee09a02442ae6">ADC2_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f3_2adc_8h_source.html#l00138">138</a> of file <a class="el" href="f3_2adc_8h_source.html">f3/adc.h</a>.</p>

</div>
</div>
<a id="ga7ade38e7dab8021c3343931ae81c85cb" name="ga7ade38e7dab8021c3343931ae81c85cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7ade38e7dab8021c3343931ae81c85cb">&#9670;&nbsp;</a></span>ADC2_OFR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC2_OFR2&#160;&#160;&#160;<a class="el" href="group__adc__registers.html#gad9be0082cc1c639c11351ad69bd3b385">ADC_OFR2</a>(<a class="el" href="stm32_2f3_2memorymap_8h.html#a6544abc57f9759f610eee09a02442ae6">ADC2_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f3_2adc_8h_source.html#l00143">143</a> of file <a class="el" href="f3_2adc_8h_source.html">f3/adc.h</a>.</p>

</div>
</div>
<a id="ga31a0f25fde21b9e34455a3a026b51efd" name="ga31a0f25fde21b9e34455a3a026b51efd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga31a0f25fde21b9e34455a3a026b51efd">&#9670;&nbsp;</a></span>ADC2_OFR3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC2_OFR3&#160;&#160;&#160;<a class="el" href="group__adc__registers.html#gac7515db0b1c89140142dbca6af08d995">ADC_OFR3</a>(<a class="el" href="stm32_2f3_2memorymap_8h.html#a6544abc57f9759f610eee09a02442ae6">ADC2_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f3_2adc_8h_source.html#l00148">148</a> of file <a class="el" href="f3_2adc_8h_source.html">f3/adc.h</a>.</p>

</div>
</div>
<a id="ga2cabb46babd1dfdb92783cd80c1c3f1f" name="ga2cabb46babd1dfdb92783cd80c1c3f1f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2cabb46babd1dfdb92783cd80c1c3f1f">&#9670;&nbsp;</a></span>ADC2_OFR4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC2_OFR4&#160;&#160;&#160;<a class="el" href="group__adc__registers.html#gaa4eee3ba59bcf48977da36c0a898764c">ADC_OFR4</a>(<a class="el" href="stm32_2f3_2memorymap_8h.html#a6544abc57f9759f610eee09a02442ae6">ADC2_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f3_2adc_8h_source.html#l00153">153</a> of file <a class="el" href="f3_2adc_8h_source.html">f3/adc.h</a>.</p>

</div>
</div>
<a id="ga7e6f23aff15cdb078053be188d568a8e" name="ga7e6f23aff15cdb078053be188d568a8e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7e6f23aff15cdb078053be188d568a8e">&#9670;&nbsp;</a></span>ADC2_SMPR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC2_SMPR1&#160;&#160;&#160;<a class="el" href="group__adc__registers.html#ga2dd31b45ee7e7b1606c1dd4f25239843">ADC_SMPR1</a>(<a class="el" href="stm32_2f3_2memorymap_8h.html#a6544abc57f9759f610eee09a02442ae6">ADC2_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f3_2adc_8h_source.html#l00083">83</a> of file <a class="el" href="f3_2adc_8h_source.html">f3/adc.h</a>.</p>

</div>
</div>
<a id="ga0cb187fd6d8b3867ddfcbc52d3d1127b" name="ga0cb187fd6d8b3867ddfcbc52d3d1127b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0cb187fd6d8b3867ddfcbc52d3d1127b">&#9670;&nbsp;</a></span>ADC2_SMPR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC2_SMPR2&#160;&#160;&#160;<a class="el" href="group__adc__registers.html#gaf96e40abafe4349fd5a83907176b19bd">ADC_SMPR2</a>(<a class="el" href="stm32_2f3_2memorymap_8h.html#a6544abc57f9759f610eee09a02442ae6">ADC2_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f3_2adc_8h_source.html#l00088">88</a> of file <a class="el" href="f3_2adc_8h_source.html">f3/adc.h</a>.</p>

</div>
</div>
<a id="ga61da70a3c2c4b3104a2fe60e273c2a41" name="ga61da70a3c2c4b3104a2fe60e273c2a41"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga61da70a3c2c4b3104a2fe60e273c2a41">&#9670;&nbsp;</a></span>ADC2_SQR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC2_SQR1&#160;&#160;&#160;<a class="el" href="group__adc__registers.html#ga978a3b4684e8c95c773a6447d7de3728">ADC_SQR1</a>(<a class="el" href="stm32_2f3_2memorymap_8h.html#a6544abc57f9759f610eee09a02442ae6">ADC2_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f3_2adc_8h_source.html#l00108">108</a> of file <a class="el" href="f3_2adc_8h_source.html">f3/adc.h</a>.</p>

</div>
</div>
<a id="ga524c8de6b21c2562ab013de528216567" name="ga524c8de6b21c2562ab013de528216567"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga524c8de6b21c2562ab013de528216567">&#9670;&nbsp;</a></span>ADC2_SQR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC2_SQR2&#160;&#160;&#160;<a class="el" href="group__adc__registers.html#ga69f27c343e020888de94054aff69d770">ADC_SQR2</a>(<a class="el" href="stm32_2f3_2memorymap_8h.html#a6544abc57f9759f610eee09a02442ae6">ADC2_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f3_2adc_8h_source.html#l00113">113</a> of file <a class="el" href="f3_2adc_8h_source.html">f3/adc.h</a>.</p>

</div>
</div>
<a id="ga075eb8ef85f55de5c741259420e63fad" name="ga075eb8ef85f55de5c741259420e63fad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga075eb8ef85f55de5c741259420e63fad">&#9670;&nbsp;</a></span>ADC2_SQR3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC2_SQR3&#160;&#160;&#160;<a class="el" href="group__adc__registers.html#ga122e6e1a5795ac6ca9318453e812bdf0">ADC_SQR3</a>(<a class="el" href="stm32_2f3_2memorymap_8h.html#a6544abc57f9759f610eee09a02442ae6">ADC2_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f3_2adc_8h_source.html#l00118">118</a> of file <a class="el" href="f3_2adc_8h_source.html">f3/adc.h</a>.</p>

</div>
</div>
<a id="ga5d743ea0fd53163e4fc53b71c744db5b" name="ga5d743ea0fd53163e4fc53b71c744db5b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5d743ea0fd53163e4fc53b71c744db5b">&#9670;&nbsp;</a></span>ADC2_SQR4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC2_SQR4&#160;&#160;&#160;<a class="el" href="group__adc__registers.html#ga37b08f87b06b9b0d9898821beb5f93aa">ADC_SQR4</a>(<a class="el" href="stm32_2f3_2memorymap_8h.html#a6544abc57f9759f610eee09a02442ae6">ADC2_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f3_2adc_8h_source.html#l00123">123</a> of file <a class="el" href="f3_2adc_8h_source.html">f3/adc.h</a>.</p>

</div>
</div>
<a id="gaaae77e21318e44949cd6186c3fba1906" name="gaaae77e21318e44949cd6186c3fba1906"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaae77e21318e44949cd6186c3fba1906">&#9670;&nbsp;</a></span>ADC2_TR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC2_TR1&#160;&#160;&#160;<a class="el" href="group__adc__registers.html#gafad03a1d621a3af736997ffd9538f614">ADC_TR1</a>(<a class="el" href="stm32_2f3_2memorymap_8h.html#a6544abc57f9759f610eee09a02442ae6">ADC2_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f3_2adc_8h_source.html#l00093">93</a> of file <a class="el" href="f3_2adc_8h_source.html">f3/adc.h</a>.</p>

</div>
</div>
<a id="ga203522bd40b9da9e9e56b46779f5ce53" name="ga203522bd40b9da9e9e56b46779f5ce53"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga203522bd40b9da9e9e56b46779f5ce53">&#9670;&nbsp;</a></span>ADC2_TR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC2_TR2&#160;&#160;&#160;<a class="el" href="group__adc__registers.html#gae69f746049bae9836fa57daace188f99">ADC_TR2</a>(<a class="el" href="stm32_2f3_2memorymap_8h.html#a6544abc57f9759f610eee09a02442ae6">ADC2_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f3_2adc_8h_source.html#l00098">98</a> of file <a class="el" href="f3_2adc_8h_source.html">f3/adc.h</a>.</p>

</div>
</div>
<a id="ga2e01443d17a3e55004f3fd8cc1e78f96" name="ga2e01443d17a3e55004f3fd8cc1e78f96"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2e01443d17a3e55004f3fd8cc1e78f96">&#9670;&nbsp;</a></span>ADC2_TR3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC2_TR3&#160;&#160;&#160;<a class="el" href="group__adc__registers.html#ga0b553062b18d33b6248f1aa804cab7b1">ADC_TR3</a>(<a class="el" href="stm32_2f3_2memorymap_8h.html#a6544abc57f9759f610eee09a02442ae6">ADC2_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f3_2adc_8h_source.html#l00103">103</a> of file <a class="el" href="f3_2adc_8h_source.html">f3/adc.h</a>.</p>

</div>
</div>
<a id="ga656559ad68b01efb75bc97803b0a2c93" name="ga656559ad68b01efb75bc97803b0a2c93"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga656559ad68b01efb75bc97803b0a2c93">&#9670;&nbsp;</a></span>ADC34_CCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC34_CCR&#160;&#160;&#160;<a class="el" href="group__adc__registers.html#ga3da79b20f5a4a5890e4385fe3827db8d">ADC_CCR</a>(<a class="el" href="group__adc__reg__base.html#gae917784606daf6b04c9b7b96b40c2f74">ADC3</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f3_2adc_8h_source.html#l00201">201</a> of file <a class="el" href="f3_2adc_8h_source.html">f3/adc.h</a>.</p>

</div>
</div>
<a id="gaacd65b934ac05ca75dab4297a5e39de5" name="gaacd65b934ac05ca75dab4297a5e39de5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaacd65b934ac05ca75dab4297a5e39de5">&#9670;&nbsp;</a></span>ADC34_CDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC34_CDR&#160;&#160;&#160;<a class="el" href="group__adc__registers.html#ga0ba9915af3d56cfa384931ed0a00395d">ADC_CDR</a>(<a class="el" href="group__adc__reg__base.html#gae917784606daf6b04c9b7b96b40c2f74">ADC3</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f3_2adc_8h_source.html#l00202">202</a> of file <a class="el" href="f3_2adc_8h_source.html">f3/adc.h</a>.</p>

</div>
</div>
<a id="ga490539c57de56c540bffeb57c11fb7bc" name="ga490539c57de56c540bffeb57c11fb7bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga490539c57de56c540bffeb57c11fb7bc">&#9670;&nbsp;</a></span>ADC34_CSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC34_CSR&#160;&#160;&#160;<a class="el" href="group__adc__registers.html#ga40661c2e5aab13e74940d6bd530cc619">ADC_CSR</a>(<a class="el" href="group__adc__reg__base.html#gae917784606daf6b04c9b7b96b40c2f74">ADC3</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f3_2adc_8h_source.html#l00200">200</a> of file <a class="el" href="f3_2adc_8h_source.html">f3/adc.h</a>.</p>

</div>
</div>
<a id="ga087473b06c4e7b5b6388a88b1c802a3a" name="ga087473b06c4e7b5b6388a88b1c802a3a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga087473b06c4e7b5b6388a88b1c802a3a">&#9670;&nbsp;</a></span>ADC3_AWD2CR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC3_AWD2CR&#160;&#160;&#160;<a class="el" href="group__adc__registers.html#ga436297a55022f3dff696215eba3911e0">ADC_AWD2CR</a>(<a class="el" href="stm32_2f3_2memorymap_8h.html#aca766f86c8e0b00a8e2b0224dcbb4c82">ADC3_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f3_2adc_8h_source.html#l00179">179</a> of file <a class="el" href="f3_2adc_8h_source.html">f3/adc.h</a>.</p>

</div>
</div>
<a id="ga150258a26cd520b53db04860cb1d32d3" name="ga150258a26cd520b53db04860cb1d32d3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga150258a26cd520b53db04860cb1d32d3">&#9670;&nbsp;</a></span>ADC3_AWD3CR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC3_AWD3CR&#160;&#160;&#160;<a class="el" href="group__adc__registers.html#ga54d7aa8245e75b9056d109c0bafc8a31">ADC_AWD3CR</a>(<a class="el" href="stm32_2f3_2memorymap_8h.html#aca766f86c8e0b00a8e2b0224dcbb4c82">ADC3_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f3_2adc_8h_source.html#l00184">184</a> of file <a class="el" href="f3_2adc_8h_source.html">f3/adc.h</a>.</p>

</div>
</div>
<a id="ga39c9365026a38f0dedfb18c21d0bba73" name="ga39c9365026a38f0dedfb18c21d0bba73"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga39c9365026a38f0dedfb18c21d0bba73">&#9670;&nbsp;</a></span>ADC3_CALFACT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC3_CALFACT&#160;&#160;&#160;<a class="el" href="group__adc__registers.html#gadadd03e78b018bfece9ac2d5be76e378">ADC_CALFACT</a>(<a class="el" href="stm32_2f3_2memorymap_8h.html#aca766f86c8e0b00a8e2b0224dcbb4c82">ADC3_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f3_2adc_8h_source.html#l00194">194</a> of file <a class="el" href="f3_2adc_8h_source.html">f3/adc.h</a>.</p>

</div>
</div>
<a id="ga1c1ea4af5322aa05f0f5c21689978caa" name="ga1c1ea4af5322aa05f0f5c21689978caa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1c1ea4af5322aa05f0f5c21689978caa">&#9670;&nbsp;</a></span>ADC3_CFGR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC3_CFGR&#160;&#160;&#160;<a class="el" href="group__adc__registers.html#gafab9be99e42f992911676f38adef7307">ADC_CFGR1</a>(<a class="el" href="stm32_2f3_2memorymap_8h.html#aca766f86c8e0b00a8e2b0224dcbb4c82">ADC3_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f3_2adc_8h_source.html#l00079">79</a> of file <a class="el" href="f3_2adc_8h_source.html">f3/adc.h</a>.</p>

</div>
</div>
<a id="ga4bc3c2c4614d6a1e0a2a9137aaced28c" name="ga4bc3c2c4614d6a1e0a2a9137aaced28c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4bc3c2c4614d6a1e0a2a9137aaced28c">&#9670;&nbsp;</a></span>ADC3_CFGR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC3_CFGR1&#160;&#160;&#160;<a class="el" href="group__adc__registers.html#gafab9be99e42f992911676f38adef7307">ADC_CFGR1</a>(<a class="el" href="stm32_2f3_2memorymap_8h.html#aca766f86c8e0b00a8e2b0224dcbb4c82">ADC3_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f3_2adc_8h_source.html#l00073">73</a> of file <a class="el" href="f3_2adc_8h_source.html">f3/adc.h</a>.</p>

</div>
</div>
<a id="ga291cf3031efec20abc028b74731cd222" name="ga291cf3031efec20abc028b74731cd222"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga291cf3031efec20abc028b74731cd222">&#9670;&nbsp;</a></span>ADC3_CR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC3_CR&#160;&#160;&#160;<a class="el" href="group__adc__registers.html#ga15af8753284efa3acb4e29dcbeb793f3">ADC_CR</a>(<a class="el" href="stm32_2f3_2memorymap_8h.html#aca766f86c8e0b00a8e2b0224dcbb4c82">ADC3_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f3_2adc_8h_source.html#l00068">68</a> of file <a class="el" href="f3_2adc_8h_source.html">f3/adc.h</a>.</p>

</div>
</div>
<a id="gaa73e557746d638c713087257c12739e0" name="gaa73e557746d638c713087257c12739e0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa73e557746d638c713087257c12739e0">&#9670;&nbsp;</a></span>ADC3_DIFSEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC3_DIFSEL&#160;&#160;&#160;<a class="el" href="group__adc__registers.html#ga9b31e3d7ac267b4490ecb93f515c67d9">ADC_DIFSEL</a>(<a class="el" href="stm32_2f3_2memorymap_8h.html#aca766f86c8e0b00a8e2b0224dcbb4c82">ADC3_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f3_2adc_8h_source.html#l00189">189</a> of file <a class="el" href="f3_2adc_8h_source.html">f3/adc.h</a>.</p>

</div>
</div>
<a id="gaea93f25eb21346ee47f8b43769fd582e" name="gaea93f25eb21346ee47f8b43769fd582e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaea93f25eb21346ee47f8b43769fd582e">&#9670;&nbsp;</a></span>ADC3_DR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC3_DR&#160;&#160;&#160;<a class="el" href="group__adc__registers.html#ga7e1b5101658a24ce6d077989d1c0d2d1">ADC_DR</a>(<a class="el" href="stm32_2f3_2memorymap_8h.html#aca766f86c8e0b00a8e2b0224dcbb4c82">ADC3_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f3_2adc_8h_source.html#l00129">129</a> of file <a class="el" href="f3_2adc_8h_source.html">f3/adc.h</a>.</p>

</div>
</div>
<a id="ga6f75bffddc9edc99be2eb2106979de2c" name="ga6f75bffddc9edc99be2eb2106979de2c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6f75bffddc9edc99be2eb2106979de2c">&#9670;&nbsp;</a></span>ADC3_IER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC3_IER&#160;&#160;&#160;<a class="el" href="group__adc__registers.html#ga776e9e8824c8c8bbfe4e8ce502719818">ADC_IER</a>(<a class="el" href="stm32_2f3_2memorymap_8h.html#aca766f86c8e0b00a8e2b0224dcbb4c82">ADC3_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f3_2adc_8h_source.html#l00063">63</a> of file <a class="el" href="f3_2adc_8h_source.html">f3/adc.h</a>.</p>

</div>
</div>
<a id="gaed1a351edb28b3260d256753d1ede0bc" name="gaed1a351edb28b3260d256753d1ede0bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaed1a351edb28b3260d256753d1ede0bc">&#9670;&nbsp;</a></span>ADC3_ISR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC3_ISR&#160;&#160;&#160;<a class="el" href="group__adc__registers.html#ga3503dcdf4d1a0a5ac1f5bf5d38a80cbf">ADC_ISR</a>(<a class="el" href="stm32_2f3_2memorymap_8h.html#aca766f86c8e0b00a8e2b0224dcbb4c82">ADC3_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f3_2adc_8h_source.html#l00058">58</a> of file <a class="el" href="f3_2adc_8h_source.html">f3/adc.h</a>.</p>

</div>
</div>
<a id="ga0af9af98c416bf4a0fb5f47d3c4f063f" name="ga0af9af98c416bf4a0fb5f47d3c4f063f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0af9af98c416bf4a0fb5f47d3c4f063f">&#9670;&nbsp;</a></span>ADC3_JDR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC3_JDR1&#160;&#160;&#160;<a class="el" href="group__adc__registers.html#ga9f234ed17bf9cea53c0b103ea93734a9">ADC_JDR1</a>(<a class="el" href="stm32_2f3_2memorymap_8h.html#aca766f86c8e0b00a8e2b0224dcbb4c82">ADC3_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f3_2adc_8h_source.html#l00159">159</a> of file <a class="el" href="f3_2adc_8h_source.html">f3/adc.h</a>.</p>

</div>
</div>
<a id="ga6483a0171bc3c9bdb297dba97d6f2659" name="ga6483a0171bc3c9bdb297dba97d6f2659"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6483a0171bc3c9bdb297dba97d6f2659">&#9670;&nbsp;</a></span>ADC3_JDR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC3_JDR2&#160;&#160;&#160;<a class="el" href="group__adc__registers.html#gad65401ddb7ea41fb11b1956f7f15f444">ADC_JDR2</a>(<a class="el" href="stm32_2f3_2memorymap_8h.html#aca766f86c8e0b00a8e2b0224dcbb4c82">ADC3_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f3_2adc_8h_source.html#l00164">164</a> of file <a class="el" href="f3_2adc_8h_source.html">f3/adc.h</a>.</p>

</div>
</div>
<a id="gada45aa28b1f60a814bf359ad56e1241b" name="gada45aa28b1f60a814bf359ad56e1241b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gada45aa28b1f60a814bf359ad56e1241b">&#9670;&nbsp;</a></span>ADC3_JDR3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC3_JDR3&#160;&#160;&#160;<a class="el" href="group__adc__registers.html#ga691da2a85fce61d7b202ff8d0a7b1f2b">ADC_JDR3</a>(<a class="el" href="stm32_2f3_2memorymap_8h.html#aca766f86c8e0b00a8e2b0224dcbb4c82">ADC3_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f3_2adc_8h_source.html#l00169">169</a> of file <a class="el" href="f3_2adc_8h_source.html">f3/adc.h</a>.</p>

</div>
</div>
<a id="ga94debec90a7cd554f7542878031b7148" name="ga94debec90a7cd554f7542878031b7148"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga94debec90a7cd554f7542878031b7148">&#9670;&nbsp;</a></span>ADC3_JDR4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC3_JDR4&#160;&#160;&#160;<a class="el" href="group__adc__registers.html#ga9ba508b7bae72cf5e5a45cc1e2991eec">ADC_JDR4</a>(<a class="el" href="stm32_2f3_2memorymap_8h.html#aca766f86c8e0b00a8e2b0224dcbb4c82">ADC3_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f3_2adc_8h_source.html#l00174">174</a> of file <a class="el" href="f3_2adc_8h_source.html">f3/adc.h</a>.</p>

</div>
</div>
<a id="ga5cddc3452f88339115f36cc855ee2066" name="ga5cddc3452f88339115f36cc855ee2066"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5cddc3452f88339115f36cc855ee2066">&#9670;&nbsp;</a></span>ADC3_JSQR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC3_JSQR&#160;&#160;&#160;<a class="el" href="group__adc__registers.html#gab192732dcd021f34b361ffa8b085750d">ADC_JSQR</a>(<a class="el" href="stm32_2f3_2memorymap_8h.html#aca766f86c8e0b00a8e2b0224dcbb4c82">ADC3_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f3_2adc_8h_source.html#l00134">134</a> of file <a class="el" href="f3_2adc_8h_source.html">f3/adc.h</a>.</p>

</div>
</div>
<a id="ga9a1378e890b7d134dcb6e034b55691c6" name="ga9a1378e890b7d134dcb6e034b55691c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9a1378e890b7d134dcb6e034b55691c6">&#9670;&nbsp;</a></span>ADC3_OFR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC3_OFR1&#160;&#160;&#160;<a class="el" href="group__adc__registers.html#ga8b4e3a778d9584ce34fe796ae70fb7f2">ADC_OFR1</a>(<a class="el" href="stm32_2f3_2memorymap_8h.html#aca766f86c8e0b00a8e2b0224dcbb4c82">ADC3_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f3_2adc_8h_source.html#l00139">139</a> of file <a class="el" href="f3_2adc_8h_source.html">f3/adc.h</a>.</p>

</div>
</div>
<a id="ga3310d13a25fd95794aa2be1de2529381" name="ga3310d13a25fd95794aa2be1de2529381"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3310d13a25fd95794aa2be1de2529381">&#9670;&nbsp;</a></span>ADC3_OFR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC3_OFR2&#160;&#160;&#160;<a class="el" href="group__adc__registers.html#gad9be0082cc1c639c11351ad69bd3b385">ADC_OFR2</a>(<a class="el" href="stm32_2f3_2memorymap_8h.html#aca766f86c8e0b00a8e2b0224dcbb4c82">ADC3_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f3_2adc_8h_source.html#l00144">144</a> of file <a class="el" href="f3_2adc_8h_source.html">f3/adc.h</a>.</p>

</div>
</div>
<a id="ga02f425f12140fc5b60cf9e02184f6664" name="ga02f425f12140fc5b60cf9e02184f6664"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga02f425f12140fc5b60cf9e02184f6664">&#9670;&nbsp;</a></span>ADC3_OFR3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC3_OFR3&#160;&#160;&#160;<a class="el" href="group__adc__registers.html#gac7515db0b1c89140142dbca6af08d995">ADC_OFR3</a>(<a class="el" href="stm32_2f3_2memorymap_8h.html#aca766f86c8e0b00a8e2b0224dcbb4c82">ADC3_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f3_2adc_8h_source.html#l00149">149</a> of file <a class="el" href="f3_2adc_8h_source.html">f3/adc.h</a>.</p>

</div>
</div>
<a id="gab3331143a7e37017a92c99d42aad94bc" name="gab3331143a7e37017a92c99d42aad94bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab3331143a7e37017a92c99d42aad94bc">&#9670;&nbsp;</a></span>ADC3_OFR4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC3_OFR4&#160;&#160;&#160;<a class="el" href="group__adc__registers.html#gaa4eee3ba59bcf48977da36c0a898764c">ADC_OFR4</a>(<a class="el" href="stm32_2f3_2memorymap_8h.html#aca766f86c8e0b00a8e2b0224dcbb4c82">ADC3_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f3_2adc_8h_source.html#l00154">154</a> of file <a class="el" href="f3_2adc_8h_source.html">f3/adc.h</a>.</p>

</div>
</div>
<a id="ga88ea81f2324c3c353f2bbbcb4175e54d" name="ga88ea81f2324c3c353f2bbbcb4175e54d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga88ea81f2324c3c353f2bbbcb4175e54d">&#9670;&nbsp;</a></span>ADC3_SMPR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC3_SMPR1&#160;&#160;&#160;<a class="el" href="group__adc__registers.html#ga2dd31b45ee7e7b1606c1dd4f25239843">ADC_SMPR1</a>(<a class="el" href="stm32_2f3_2memorymap_8h.html#aca766f86c8e0b00a8e2b0224dcbb4c82">ADC3_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f3_2adc_8h_source.html#l00084">84</a> of file <a class="el" href="f3_2adc_8h_source.html">f3/adc.h</a>.</p>

</div>
</div>
<a id="gafcbe155627ca47a5cbcd762bb35fde1e" name="gafcbe155627ca47a5cbcd762bb35fde1e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafcbe155627ca47a5cbcd762bb35fde1e">&#9670;&nbsp;</a></span>ADC3_SMPR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC3_SMPR2&#160;&#160;&#160;<a class="el" href="group__adc__registers.html#gaf96e40abafe4349fd5a83907176b19bd">ADC_SMPR2</a>(<a class="el" href="stm32_2f3_2memorymap_8h.html#aca766f86c8e0b00a8e2b0224dcbb4c82">ADC3_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f3_2adc_8h_source.html#l00089">89</a> of file <a class="el" href="f3_2adc_8h_source.html">f3/adc.h</a>.</p>

</div>
</div>
<a id="gac2b6b522d23c29e6f9fc9a65334e3fe6" name="gac2b6b522d23c29e6f9fc9a65334e3fe6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac2b6b522d23c29e6f9fc9a65334e3fe6">&#9670;&nbsp;</a></span>ADC3_SQR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC3_SQR1&#160;&#160;&#160;<a class="el" href="group__adc__registers.html#ga978a3b4684e8c95c773a6447d7de3728">ADC_SQR1</a>(<a class="el" href="stm32_2f3_2memorymap_8h.html#aca766f86c8e0b00a8e2b0224dcbb4c82">ADC3_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f3_2adc_8h_source.html#l00109">109</a> of file <a class="el" href="f3_2adc_8h_source.html">f3/adc.h</a>.</p>

</div>
</div>
<a id="gaf4399f311f1158685dbb10f4fe0aaf09" name="gaf4399f311f1158685dbb10f4fe0aaf09"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf4399f311f1158685dbb10f4fe0aaf09">&#9670;&nbsp;</a></span>ADC3_SQR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC3_SQR2&#160;&#160;&#160;<a class="el" href="group__adc__registers.html#ga69f27c343e020888de94054aff69d770">ADC_SQR2</a>(<a class="el" href="stm32_2f3_2memorymap_8h.html#aca766f86c8e0b00a8e2b0224dcbb4c82">ADC3_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f3_2adc_8h_source.html#l00114">114</a> of file <a class="el" href="f3_2adc_8h_source.html">f3/adc.h</a>.</p>

</div>
</div>
<a id="ga25dd8c0ec876d84aa7bbc430ad3600b1" name="ga25dd8c0ec876d84aa7bbc430ad3600b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga25dd8c0ec876d84aa7bbc430ad3600b1">&#9670;&nbsp;</a></span>ADC3_SQR3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC3_SQR3&#160;&#160;&#160;<a class="el" href="group__adc__registers.html#ga122e6e1a5795ac6ca9318453e812bdf0">ADC_SQR3</a>(<a class="el" href="stm32_2f3_2memorymap_8h.html#aca766f86c8e0b00a8e2b0224dcbb4c82">ADC3_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f3_2adc_8h_source.html#l00119">119</a> of file <a class="el" href="f3_2adc_8h_source.html">f3/adc.h</a>.</p>

</div>
</div>
<a id="ga052de3e740c599682edb03c571638f3a" name="ga052de3e740c599682edb03c571638f3a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga052de3e740c599682edb03c571638f3a">&#9670;&nbsp;</a></span>ADC3_SQR4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC3_SQR4&#160;&#160;&#160;<a class="el" href="group__adc__registers.html#ga37b08f87b06b9b0d9898821beb5f93aa">ADC_SQR4</a>(<a class="el" href="stm32_2f3_2memorymap_8h.html#aca766f86c8e0b00a8e2b0224dcbb4c82">ADC3_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f3_2adc_8h_source.html#l00124">124</a> of file <a class="el" href="f3_2adc_8h_source.html">f3/adc.h</a>.</p>

</div>
</div>
<a id="gaf3796071ef9b04d2da87c4ae1364a49c" name="gaf3796071ef9b04d2da87c4ae1364a49c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf3796071ef9b04d2da87c4ae1364a49c">&#9670;&nbsp;</a></span>ADC3_TR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC3_TR1&#160;&#160;&#160;<a class="el" href="group__adc__registers.html#gafad03a1d621a3af736997ffd9538f614">ADC_TR1</a>(<a class="el" href="stm32_2f3_2memorymap_8h.html#aca766f86c8e0b00a8e2b0224dcbb4c82">ADC3_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f3_2adc_8h_source.html#l00094">94</a> of file <a class="el" href="f3_2adc_8h_source.html">f3/adc.h</a>.</p>

</div>
</div>
<a id="ga4f9c67015543407b1c1b61fbb9bcee65" name="ga4f9c67015543407b1c1b61fbb9bcee65"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4f9c67015543407b1c1b61fbb9bcee65">&#9670;&nbsp;</a></span>ADC3_TR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC3_TR2&#160;&#160;&#160;<a class="el" href="group__adc__registers.html#gae69f746049bae9836fa57daace188f99">ADC_TR2</a>(<a class="el" href="stm32_2f3_2memorymap_8h.html#aca766f86c8e0b00a8e2b0224dcbb4c82">ADC3_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f3_2adc_8h_source.html#l00099">99</a> of file <a class="el" href="f3_2adc_8h_source.html">f3/adc.h</a>.</p>

</div>
</div>
<a id="ga8b1caaef32967681b83a990d03a4b34c" name="ga8b1caaef32967681b83a990d03a4b34c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8b1caaef32967681b83a990d03a4b34c">&#9670;&nbsp;</a></span>ADC3_TR3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC3_TR3&#160;&#160;&#160;<a class="el" href="group__adc__registers.html#ga0b553062b18d33b6248f1aa804cab7b1">ADC_TR3</a>(<a class="el" href="stm32_2f3_2memorymap_8h.html#aca766f86c8e0b00a8e2b0224dcbb4c82">ADC3_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f3_2adc_8h_source.html#l00104">104</a> of file <a class="el" href="f3_2adc_8h_source.html">f3/adc.h</a>.</p>

</div>
</div>
<a id="ga548c3b55618f31550aae8996fbe8926e" name="ga548c3b55618f31550aae8996fbe8926e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga548c3b55618f31550aae8996fbe8926e">&#9670;&nbsp;</a></span>ADC4_AWD2CR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC4_AWD2CR&#160;&#160;&#160;<a class="el" href="group__adc__registers.html#ga436297a55022f3dff696215eba3911e0">ADC_AWD2CR</a>(<a class="el" href="stm32_2f3_2memorymap_8h.html#ac61de2ec7005fd7da840006e92996020">ADC4_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f3_2adc_8h_source.html#l00180">180</a> of file <a class="el" href="f3_2adc_8h_source.html">f3/adc.h</a>.</p>

</div>
</div>
<a id="ga9097fb65aeb2e19f9d625f60e62a1502" name="ga9097fb65aeb2e19f9d625f60e62a1502"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9097fb65aeb2e19f9d625f60e62a1502">&#9670;&nbsp;</a></span>ADC4_AWD3CR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC4_AWD3CR&#160;&#160;&#160;<a class="el" href="group__adc__registers.html#ga54d7aa8245e75b9056d109c0bafc8a31">ADC_AWD3CR</a>(<a class="el" href="stm32_2f3_2memorymap_8h.html#ac61de2ec7005fd7da840006e92996020">ADC4_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f3_2adc_8h_source.html#l00185">185</a> of file <a class="el" href="f3_2adc_8h_source.html">f3/adc.h</a>.</p>

</div>
</div>
<a id="gaf189fec7095347628e09d31976091d5f" name="gaf189fec7095347628e09d31976091d5f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf189fec7095347628e09d31976091d5f">&#9670;&nbsp;</a></span>ADC4_CALFACT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC4_CALFACT&#160;&#160;&#160;<a class="el" href="group__adc__registers.html#gadadd03e78b018bfece9ac2d5be76e378">ADC_CALFACT</a>(<a class="el" href="stm32_2f3_2memorymap_8h.html#ac61de2ec7005fd7da840006e92996020">ADC4_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f3_2adc_8h_source.html#l00195">195</a> of file <a class="el" href="f3_2adc_8h_source.html">f3/adc.h</a>.</p>

</div>
</div>
<a id="ga28f34a9e9af73897723b72634ebdafb7" name="ga28f34a9e9af73897723b72634ebdafb7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga28f34a9e9af73897723b72634ebdafb7">&#9670;&nbsp;</a></span>ADC4_CFGR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC4_CFGR&#160;&#160;&#160;<a class="el" href="group__adc__registers.html#gafab9be99e42f992911676f38adef7307">ADC_CFGR1</a>(<a class="el" href="stm32_2f3_2memorymap_8h.html#ac61de2ec7005fd7da840006e92996020">ADC4_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f3_2adc_8h_source.html#l00080">80</a> of file <a class="el" href="f3_2adc_8h_source.html">f3/adc.h</a>.</p>

</div>
</div>
<a id="ga8fd5268eb4652675dd0c490cebb820fd" name="ga8fd5268eb4652675dd0c490cebb820fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8fd5268eb4652675dd0c490cebb820fd">&#9670;&nbsp;</a></span>ADC4_CFGR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC4_CFGR1&#160;&#160;&#160;<a class="el" href="group__adc__registers.html#gafab9be99e42f992911676f38adef7307">ADC_CFGR1</a>(<a class="el" href="stm32_2f3_2memorymap_8h.html#ac61de2ec7005fd7da840006e92996020">ADC4_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f3_2adc_8h_source.html#l00074">74</a> of file <a class="el" href="f3_2adc_8h_source.html">f3/adc.h</a>.</p>

</div>
</div>
<a id="ga3181889c91fcb3a0f5bf93463513bdd0" name="ga3181889c91fcb3a0f5bf93463513bdd0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3181889c91fcb3a0f5bf93463513bdd0">&#9670;&nbsp;</a></span>ADC4_CR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC4_CR&#160;&#160;&#160;<a class="el" href="group__adc__registers.html#ga15af8753284efa3acb4e29dcbeb793f3">ADC_CR</a>(<a class="el" href="stm32_2f3_2memorymap_8h.html#ac61de2ec7005fd7da840006e92996020">ADC4_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f3_2adc_8h_source.html#l00069">69</a> of file <a class="el" href="f3_2adc_8h_source.html">f3/adc.h</a>.</p>

</div>
</div>
<a id="gaa0f408b27282ad375fc0917dfbd408cf" name="gaa0f408b27282ad375fc0917dfbd408cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa0f408b27282ad375fc0917dfbd408cf">&#9670;&nbsp;</a></span>ADC4_DIFSEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC4_DIFSEL&#160;&#160;&#160;<a class="el" href="group__adc__registers.html#ga9b31e3d7ac267b4490ecb93f515c67d9">ADC_DIFSEL</a>(<a class="el" href="stm32_2f3_2memorymap_8h.html#ac61de2ec7005fd7da840006e92996020">ADC4_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f3_2adc_8h_source.html#l00190">190</a> of file <a class="el" href="f3_2adc_8h_source.html">f3/adc.h</a>.</p>

</div>
</div>
<a id="gaa939cc3f961202ab18073d75d1988975" name="gaa939cc3f961202ab18073d75d1988975"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa939cc3f961202ab18073d75d1988975">&#9670;&nbsp;</a></span>ADC4_DR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC4_DR&#160;&#160;&#160;<a class="el" href="group__adc__registers.html#ga7e1b5101658a24ce6d077989d1c0d2d1">ADC_DR</a>(<a class="el" href="stm32_2f3_2memorymap_8h.html#ac61de2ec7005fd7da840006e92996020">ADC4_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f3_2adc_8h_source.html#l00130">130</a> of file <a class="el" href="f3_2adc_8h_source.html">f3/adc.h</a>.</p>

</div>
</div>
<a id="gabdf07cf55be4b6ebed5d70e4131fca81" name="gabdf07cf55be4b6ebed5d70e4131fca81"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabdf07cf55be4b6ebed5d70e4131fca81">&#9670;&nbsp;</a></span>ADC4_IER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC4_IER&#160;&#160;&#160;<a class="el" href="group__adc__registers.html#ga776e9e8824c8c8bbfe4e8ce502719818">ADC_IER</a>(<a class="el" href="stm32_2f3_2memorymap_8h.html#ac61de2ec7005fd7da840006e92996020">ADC4_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f3_2adc_8h_source.html#l00064">64</a> of file <a class="el" href="f3_2adc_8h_source.html">f3/adc.h</a>.</p>

</div>
</div>
<a id="ga7713bf415e2f7edf3bce95c34c1b2b9d" name="ga7713bf415e2f7edf3bce95c34c1b2b9d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7713bf415e2f7edf3bce95c34c1b2b9d">&#9670;&nbsp;</a></span>ADC4_ISR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC4_ISR&#160;&#160;&#160;<a class="el" href="group__adc__registers.html#ga3503dcdf4d1a0a5ac1f5bf5d38a80cbf">ADC_ISR</a>(<a class="el" href="stm32_2f3_2memorymap_8h.html#ac61de2ec7005fd7da840006e92996020">ADC4_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f3_2adc_8h_source.html#l00059">59</a> of file <a class="el" href="f3_2adc_8h_source.html">f3/adc.h</a>.</p>

</div>
</div>
<a id="gaf886b1297d152c64e8b9ca375c09a275" name="gaf886b1297d152c64e8b9ca375c09a275"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf886b1297d152c64e8b9ca375c09a275">&#9670;&nbsp;</a></span>ADC4_JDR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC4_JDR1&#160;&#160;&#160;<a class="el" href="group__adc__registers.html#ga9f234ed17bf9cea53c0b103ea93734a9">ADC_JDR1</a>(<a class="el" href="stm32_2f3_2memorymap_8h.html#ac61de2ec7005fd7da840006e92996020">ADC4_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f3_2adc_8h_source.html#l00160">160</a> of file <a class="el" href="f3_2adc_8h_source.html">f3/adc.h</a>.</p>

</div>
</div>
<a id="ga0ecbb9dbb43b93945cdffc31574d5bfc" name="ga0ecbb9dbb43b93945cdffc31574d5bfc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0ecbb9dbb43b93945cdffc31574d5bfc">&#9670;&nbsp;</a></span>ADC4_JDR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC4_JDR2&#160;&#160;&#160;<a class="el" href="group__adc__registers.html#gad65401ddb7ea41fb11b1956f7f15f444">ADC_JDR2</a>(<a class="el" href="stm32_2f3_2memorymap_8h.html#ac61de2ec7005fd7da840006e92996020">ADC4_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f3_2adc_8h_source.html#l00165">165</a> of file <a class="el" href="f3_2adc_8h_source.html">f3/adc.h</a>.</p>

</div>
</div>
<a id="gacbd8f43ba7f4852be717822a9dd9fe97" name="gacbd8f43ba7f4852be717822a9dd9fe97"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacbd8f43ba7f4852be717822a9dd9fe97">&#9670;&nbsp;</a></span>ADC4_JDR3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC4_JDR3&#160;&#160;&#160;<a class="el" href="group__adc__registers.html#ga691da2a85fce61d7b202ff8d0a7b1f2b">ADC_JDR3</a>(<a class="el" href="stm32_2f3_2memorymap_8h.html#ac61de2ec7005fd7da840006e92996020">ADC4_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f3_2adc_8h_source.html#l00170">170</a> of file <a class="el" href="f3_2adc_8h_source.html">f3/adc.h</a>.</p>

</div>
</div>
<a id="gaf7369039bd835649fc9d599feca984cc" name="gaf7369039bd835649fc9d599feca984cc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf7369039bd835649fc9d599feca984cc">&#9670;&nbsp;</a></span>ADC4_JDR4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC4_JDR4&#160;&#160;&#160;<a class="el" href="group__adc__registers.html#ga9ba508b7bae72cf5e5a45cc1e2991eec">ADC_JDR4</a>(<a class="el" href="stm32_2f3_2memorymap_8h.html#ac61de2ec7005fd7da840006e92996020">ADC4_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f3_2adc_8h_source.html#l00175">175</a> of file <a class="el" href="f3_2adc_8h_source.html">f3/adc.h</a>.</p>

</div>
</div>
<a id="ga280a0722a15f251479dabe340a73d0b3" name="ga280a0722a15f251479dabe340a73d0b3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga280a0722a15f251479dabe340a73d0b3">&#9670;&nbsp;</a></span>ADC4_JSQR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC4_JSQR&#160;&#160;&#160;<a class="el" href="group__adc__registers.html#gab192732dcd021f34b361ffa8b085750d">ADC_JSQR</a>(<a class="el" href="stm32_2f3_2memorymap_8h.html#ac61de2ec7005fd7da840006e92996020">ADC4_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f3_2adc_8h_source.html#l00135">135</a> of file <a class="el" href="f3_2adc_8h_source.html">f3/adc.h</a>.</p>

</div>
</div>
<a id="ga544df4560cfe45a75b2b4460df956394" name="ga544df4560cfe45a75b2b4460df956394"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga544df4560cfe45a75b2b4460df956394">&#9670;&nbsp;</a></span>ADC4_OFR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC4_OFR1&#160;&#160;&#160;<a class="el" href="group__adc__registers.html#ga8b4e3a778d9584ce34fe796ae70fb7f2">ADC_OFR1</a>(<a class="el" href="stm32_2f3_2memorymap_8h.html#ac61de2ec7005fd7da840006e92996020">ADC4_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f3_2adc_8h_source.html#l00140">140</a> of file <a class="el" href="f3_2adc_8h_source.html">f3/adc.h</a>.</p>

</div>
</div>
<a id="ga80a16418b1c60a5fa8dbca52b121b67b" name="ga80a16418b1c60a5fa8dbca52b121b67b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga80a16418b1c60a5fa8dbca52b121b67b">&#9670;&nbsp;</a></span>ADC4_OFR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC4_OFR2&#160;&#160;&#160;<a class="el" href="group__adc__registers.html#gad9be0082cc1c639c11351ad69bd3b385">ADC_OFR2</a>(<a class="el" href="stm32_2f3_2memorymap_8h.html#ac61de2ec7005fd7da840006e92996020">ADC4_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f3_2adc_8h_source.html#l00145">145</a> of file <a class="el" href="f3_2adc_8h_source.html">f3/adc.h</a>.</p>

</div>
</div>
<a id="gaffe043615299238b2fad3ebf306d72be" name="gaffe043615299238b2fad3ebf306d72be"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaffe043615299238b2fad3ebf306d72be">&#9670;&nbsp;</a></span>ADC4_OFR3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC4_OFR3&#160;&#160;&#160;<a class="el" href="group__adc__registers.html#gac7515db0b1c89140142dbca6af08d995">ADC_OFR3</a>(<a class="el" href="stm32_2f3_2memorymap_8h.html#ac61de2ec7005fd7da840006e92996020">ADC4_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f3_2adc_8h_source.html#l00150">150</a> of file <a class="el" href="f3_2adc_8h_source.html">f3/adc.h</a>.</p>

</div>
</div>
<a id="ga8faf13fad19e7e400e711b75bca031e5" name="ga8faf13fad19e7e400e711b75bca031e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8faf13fad19e7e400e711b75bca031e5">&#9670;&nbsp;</a></span>ADC4_OFR4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC4_OFR4&#160;&#160;&#160;<a class="el" href="group__adc__registers.html#gaa4eee3ba59bcf48977da36c0a898764c">ADC_OFR4</a>(<a class="el" href="stm32_2f3_2memorymap_8h.html#ac61de2ec7005fd7da840006e92996020">ADC4_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f3_2adc_8h_source.html#l00155">155</a> of file <a class="el" href="f3_2adc_8h_source.html">f3/adc.h</a>.</p>

</div>
</div>
<a id="ga77df6d821ac1b23a11f3fb1e1014612c" name="ga77df6d821ac1b23a11f3fb1e1014612c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga77df6d821ac1b23a11f3fb1e1014612c">&#9670;&nbsp;</a></span>ADC4_SMPR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC4_SMPR1&#160;&#160;&#160;<a class="el" href="group__adc__registers.html#ga2dd31b45ee7e7b1606c1dd4f25239843">ADC_SMPR1</a>(<a class="el" href="stm32_2f3_2memorymap_8h.html#ac61de2ec7005fd7da840006e92996020">ADC4_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f3_2adc_8h_source.html#l00085">85</a> of file <a class="el" href="f3_2adc_8h_source.html">f3/adc.h</a>.</p>

</div>
</div>
<a id="ga433b45d325b8a77548021468b329e7b2" name="ga433b45d325b8a77548021468b329e7b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga433b45d325b8a77548021468b329e7b2">&#9670;&nbsp;</a></span>ADC4_SMPR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC4_SMPR2&#160;&#160;&#160;<a class="el" href="group__adc__registers.html#gaf96e40abafe4349fd5a83907176b19bd">ADC_SMPR2</a>(<a class="el" href="stm32_2f3_2memorymap_8h.html#ac61de2ec7005fd7da840006e92996020">ADC4_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f3_2adc_8h_source.html#l00090">90</a> of file <a class="el" href="f3_2adc_8h_source.html">f3/adc.h</a>.</p>

</div>
</div>
<a id="ga99773a3c3c7526d6cf64761d2e9bd19e" name="ga99773a3c3c7526d6cf64761d2e9bd19e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga99773a3c3c7526d6cf64761d2e9bd19e">&#9670;&nbsp;</a></span>ADC4_SQR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC4_SQR1&#160;&#160;&#160;<a class="el" href="group__adc__registers.html#ga978a3b4684e8c95c773a6447d7de3728">ADC_SQR1</a>(<a class="el" href="stm32_2f3_2memorymap_8h.html#ac61de2ec7005fd7da840006e92996020">ADC4_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f3_2adc_8h_source.html#l00110">110</a> of file <a class="el" href="f3_2adc_8h_source.html">f3/adc.h</a>.</p>

</div>
</div>
<a id="gab63e4d963e0966602ac627f2744d4608" name="gab63e4d963e0966602ac627f2744d4608"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab63e4d963e0966602ac627f2744d4608">&#9670;&nbsp;</a></span>ADC4_SQR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC4_SQR2&#160;&#160;&#160;<a class="el" href="group__adc__registers.html#ga69f27c343e020888de94054aff69d770">ADC_SQR2</a>(<a class="el" href="stm32_2f3_2memorymap_8h.html#ac61de2ec7005fd7da840006e92996020">ADC4_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f3_2adc_8h_source.html#l00115">115</a> of file <a class="el" href="f3_2adc_8h_source.html">f3/adc.h</a>.</p>

</div>
</div>
<a id="gafe7e11a2c8bda2443ad9df055823545f" name="gafe7e11a2c8bda2443ad9df055823545f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafe7e11a2c8bda2443ad9df055823545f">&#9670;&nbsp;</a></span>ADC4_SQR3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC4_SQR3&#160;&#160;&#160;<a class="el" href="group__adc__registers.html#ga122e6e1a5795ac6ca9318453e812bdf0">ADC_SQR3</a>(<a class="el" href="stm32_2f3_2memorymap_8h.html#ac61de2ec7005fd7da840006e92996020">ADC4_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f3_2adc_8h_source.html#l00120">120</a> of file <a class="el" href="f3_2adc_8h_source.html">f3/adc.h</a>.</p>

</div>
</div>
<a id="gacab3623db8240e8d2d889aa211e826e8" name="gacab3623db8240e8d2d889aa211e826e8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacab3623db8240e8d2d889aa211e826e8">&#9670;&nbsp;</a></span>ADC4_SQR4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC4_SQR4&#160;&#160;&#160;<a class="el" href="group__adc__registers.html#ga37b08f87b06b9b0d9898821beb5f93aa">ADC_SQR4</a>(<a class="el" href="stm32_2f3_2memorymap_8h.html#ac61de2ec7005fd7da840006e92996020">ADC4_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f3_2adc_8h_source.html#l00125">125</a> of file <a class="el" href="f3_2adc_8h_source.html">f3/adc.h</a>.</p>

</div>
</div>
<a id="ga472bbe21aa25b1887e6af9671a681cd5" name="ga472bbe21aa25b1887e6af9671a681cd5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga472bbe21aa25b1887e6af9671a681cd5">&#9670;&nbsp;</a></span>ADC4_TR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC4_TR1&#160;&#160;&#160;<a class="el" href="group__adc__registers.html#gafad03a1d621a3af736997ffd9538f614">ADC_TR1</a>(<a class="el" href="stm32_2f3_2memorymap_8h.html#ac61de2ec7005fd7da840006e92996020">ADC4_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f3_2adc_8h_source.html#l00095">95</a> of file <a class="el" href="f3_2adc_8h_source.html">f3/adc.h</a>.</p>

</div>
</div>
<a id="gae0436583e89f82bbda1119edcc53f01f" name="gae0436583e89f82bbda1119edcc53f01f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae0436583e89f82bbda1119edcc53f01f">&#9670;&nbsp;</a></span>ADC4_TR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC4_TR2&#160;&#160;&#160;<a class="el" href="group__adc__registers.html#gae69f746049bae9836fa57daace188f99">ADC_TR2</a>(<a class="el" href="stm32_2f3_2memorymap_8h.html#ac61de2ec7005fd7da840006e92996020">ADC4_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f3_2adc_8h_source.html#l00100">100</a> of file <a class="el" href="f3_2adc_8h_source.html">f3/adc.h</a>.</p>

</div>
</div>
<a id="ga0fa09c7e766a9252a61bf70248f34724" name="ga0fa09c7e766a9252a61bf70248f34724"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0fa09c7e766a9252a61bf70248f34724">&#9670;&nbsp;</a></span>ADC4_TR3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC4_TR3&#160;&#160;&#160;<a class="el" href="group__adc__registers.html#ga0b553062b18d33b6248f1aa804cab7b1">ADC_TR3</a>(<a class="el" href="stm32_2f3_2memorymap_8h.html#ac61de2ec7005fd7da840006e92996020">ADC4_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f3_2adc_8h_source.html#l00105">105</a> of file <a class="el" href="f3_2adc_8h_source.html">f3/adc.h</a>.</p>

</div>
</div>
<a id="gaad2bc5051fa45852d5abf7b41619e62e" name="gaad2bc5051fa45852d5abf7b41619e62e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaad2bc5051fa45852d5abf7b41619e62e">&#9670;&nbsp;</a></span>ADC_CCR_CKMODE_CKX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CCR_CKMODE_CKX&#160;&#160;&#160;(0x0 &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f3_2adc_8h_source.html#l00479">479</a> of file <a class="el" href="f3_2adc_8h_source.html">f3/adc.h</a>.</p>

</div>
</div>
<a id="ga787af3cd5f8ce3ef3f7340e61930d953" name="ga787af3cd5f8ce3ef3f7340e61930d953"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga787af3cd5f8ce3ef3f7340e61930d953">&#9670;&nbsp;</a></span>ADC_CCR_CKMODE_DIV1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CCR_CKMODE_DIV1&#160;&#160;&#160;(0x1 &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f3_2adc_8h_source.html#l00480">480</a> of file <a class="el" href="f3_2adc_8h_source.html">f3/adc.h</a>.</p>

</div>
</div>
<a id="gac2b8a57f58ea8aba26ce9b8163c23a4f" name="gac2b8a57f58ea8aba26ce9b8163c23a4f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac2b8a57f58ea8aba26ce9b8163c23a4f">&#9670;&nbsp;</a></span>ADC_CCR_CKMODE_DIV2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CCR_CKMODE_DIV2&#160;&#160;&#160;(0x2 &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f3_2adc_8h_source.html#l00481">481</a> of file <a class="el" href="f3_2adc_8h_source.html">f3/adc.h</a>.</p>

</div>
</div>
<a id="ga2fc5a4b305024f7ebcc854004868ac2d" name="ga2fc5a4b305024f7ebcc854004868ac2d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2fc5a4b305024f7ebcc854004868ac2d">&#9670;&nbsp;</a></span>ADC_CCR_CKMODE_DIV4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CCR_CKMODE_DIV4&#160;&#160;&#160;(0x3 &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f3_2adc_8h_source.html#l00482">482</a> of file <a class="el" href="f3_2adc_8h_source.html">f3/adc.h</a>.</p>

</div>
</div>
<a id="gae433da0be6d8b635248ee44776a7eabd" name="gae433da0be6d8b635248ee44776a7eabd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae433da0be6d8b635248ee44776a7eabd">&#9670;&nbsp;</a></span>ADC_CCR_CKMODE_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CCR_CKMODE_MASK&#160;&#160;&#160;(0x3 &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f3_2adc_8h_source.html#l00484">484</a> of file <a class="el" href="f3_2adc_8h_source.html">f3/adc.h</a>.</p>

</div>
</div>
<a id="gabf470292afa05e9aceac2247d8b263e9" name="gabf470292afa05e9aceac2247d8b263e9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabf470292afa05e9aceac2247d8b263e9">&#9670;&nbsp;</a></span>ADC_CCR_DELAY_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CCR_DELAY_SHIFT&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f3_2adc_8h_source.html#l00496">496</a> of file <a class="el" href="f3_2adc_8h_source.html">f3/adc.h</a>.</p>

</div>
</div>
<a id="gaebd124d19cd84bfe2381ac05cacf7e46" name="gaebd124d19cd84bfe2381ac05cacf7e46"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaebd124d19cd84bfe2381ac05cacf7e46">&#9670;&nbsp;</a></span>ADC_CCR_DMACFG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CCR_DMACFG&#160;&#160;&#160;(1 &lt;&lt; 13)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f3_2adc_8h_source.html#l00493">493</a> of file <a class="el" href="f3_2adc_8h_source.html">f3/adc.h</a>.</p>

</div>
</div>
<a id="ga51a44a294b040c8aa6f4626b394a83fb" name="ga51a44a294b040c8aa6f4626b394a83fb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga51a44a294b040c8aa6f4626b394a83fb">&#9670;&nbsp;</a></span>ADC_CCR_DUAL_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CCR_DUAL_MASK&#160;&#160;&#160;(0x1f)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f3_2adc_8h_source.html#l00535">535</a> of file <a class="el" href="f3_2adc_8h_source.html">f3/adc.h</a>.</p>

</div>
</div>
<a id="ga56a59ca179806638351f077da58f455d" name="ga56a59ca179806638351f077da58f455d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga56a59ca179806638351f077da58f455d">&#9670;&nbsp;</a></span>ADC_CCR_DUAL_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CCR_DUAL_SHIFT&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f3_2adc_8h_source.html#l00536">536</a> of file <a class="el" href="f3_2adc_8h_source.html">f3/adc.h</a>.</p>

</div>
</div>
<a id="gaf94cc23f2425810d5c7d20cef6e16296" name="gaf94cc23f2425810d5c7d20cef6e16296"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf94cc23f2425810d5c7d20cef6e16296">&#9670;&nbsp;</a></span>ADC_CCR_MDMA_12_10_BIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CCR_MDMA_12_10_BIT&#160;&#160;&#160;(0x2 &lt;&lt; 14)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f3_2adc_8h_source.html#l00489">489</a> of file <a class="el" href="f3_2adc_8h_source.html">f3/adc.h</a>.</p>

</div>
</div>
<a id="ga4d28257ff2c35db834c4f8e12665c552" name="ga4d28257ff2c35db834c4f8e12665c552"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4d28257ff2c35db834c4f8e12665c552">&#9670;&nbsp;</a></span>ADC_CCR_MDMA_8_6_BIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CCR_MDMA_8_6_BIT&#160;&#160;&#160;(0x3 &lt;&lt; 14)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f3_2adc_8h_source.html#l00490">490</a> of file <a class="el" href="f3_2adc_8h_source.html">f3/adc.h</a>.</p>

</div>
</div>
<a id="gad96f9ddf290e3849433bb87f1b0fe0f5" name="gad96f9ddf290e3849433bb87f1b0fe0f5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad96f9ddf290e3849433bb87f1b0fe0f5">&#9670;&nbsp;</a></span>ADC_CCR_MDMA_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CCR_MDMA_DISABLE&#160;&#160;&#160;(0x0 &lt;&lt; 14)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f3_2adc_8h_source.html#l00487">487</a> of file <a class="el" href="f3_2adc_8h_source.html">f3/adc.h</a>.</p>

</div>
</div>
<a id="gaec05330012f52f35421531c72819fada" name="gaec05330012f52f35421531c72819fada"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaec05330012f52f35421531c72819fada">&#9670;&nbsp;</a></span>ADC_CCR_TSEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CCR_TSEN&#160;&#160;&#160;(1 &lt;&lt; 23)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f3_2adc_8h_source.html#l00473">473</a> of file <a class="el" href="f3_2adc_8h_source.html">f3/adc.h</a>.</p>

</div>
</div>
<a id="gaaeefa6f00268db0df10fb97112a9f456" name="gaaeefa6f00268db0df10fb97112a9f456"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaeefa6f00268db0df10fb97112a9f456">&#9670;&nbsp;</a></span>ADC_CCR_VBATEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CCR_VBATEN&#160;&#160;&#160;(1 &lt;&lt; 24)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f3_2adc_8h_source.html#l00470">470</a> of file <a class="el" href="f3_2adc_8h_source.html">f3/adc.h</a>.</p>

</div>
</div>
<a id="gaecc47464aaa52f565d8daa9cf1a86054" name="gaecc47464aaa52f565d8daa9cf1a86054"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaecc47464aaa52f565d8daa9cf1a86054">&#9670;&nbsp;</a></span>ADC_CCR_VREFEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CCR_VREFEN&#160;&#160;&#160;(1 &lt;&lt; 22)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f3_2adc_8h_source.html#l00476">476</a> of file <a class="el" href="f3_2adc_8h_source.html">f3/adc.h</a>.</p>

</div>
</div>
<a id="ga55982d2862e8304173356b4da2f78c0b" name="ga55982d2862e8304173356b4da2f78c0b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga55982d2862e8304173356b4da2f78c0b">&#9670;&nbsp;</a></span>ADC_CFGR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CFGR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">adc</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="group__adc__registers.html#gafab9be99e42f992911676f38adef7307">ADC_CFGR1</a>(adc)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f3_2adc_8h_source.html#l00076">76</a> of file <a class="el" href="f3_2adc_8h_source.html">f3/adc.h</a>.</p>

</div>
</div>
<a id="ga48d91913f0fe8acb7a07de52505a1fa7" name="ga48d91913f0fe8acb7a07de52505a1fa7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga48d91913f0fe8acb7a07de52505a1fa7">&#9670;&nbsp;</a></span>ADC_CFGR1_ALIGN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CFGR1_ALIGN&#160;&#160;&#160;(1 &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ALIGN: Data alignment. </p>

<p class="definition">Definition at line <a class="el" href="f3_2adc_8h_source.html#l00215">215</a> of file <a class="el" href="f3_2adc_8h_source.html">f3/adc.h</a>.</p>

</div>
</div>
<a id="gae17f929b71f45c904cc13d2dd3c68919" name="gae17f929b71f45c904cc13d2dd3c68919"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae17f929b71f45c904cc13d2dd3c68919">&#9670;&nbsp;</a></span>ADC_CFGR1_DISCNUM_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CFGR1_DISCNUM_MASK&#160;&#160;&#160;(0x7 &lt;&lt; <a class="el" href="group__adc__defines.html#ga4b79cebfe7d24249b0ab9869c9b28c16">ADC_CFGR1_DISCNUM_SHIFT</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="adc__common__v2__multi_8h_source.html#l00143">143</a> of file <a class="el" href="adc__common__v2__multi_8h_source.html">adc_common_v2_multi.h</a>.</p>

</div>
</div>
<a id="ga4b79cebfe7d24249b0ab9869c9b28c16" name="ga4b79cebfe7d24249b0ab9869c9b28c16"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4b79cebfe7d24249b0ab9869c9b28c16">&#9670;&nbsp;</a></span>ADC_CFGR1_DISCNUM_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CFGR1_DISCNUM_SHIFT&#160;&#160;&#160;17</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="adc__common__v2__multi_8h_source.html#l00142">142</a> of file <a class="el" href="adc__common__v2__multi_8h_source.html">adc_common_v2_multi.h</a>.</p>

</div>
</div>
<a id="ga8bd03f28f17484dcde7737ea1133e2ce" name="ga8bd03f28f17484dcde7737ea1133e2ce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8bd03f28f17484dcde7737ea1133e2ce">&#9670;&nbsp;</a></span>ADC_CFGR1_DISCNUM_VAL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CFGR1_DISCNUM_VAL</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((x) - 1) &lt;&lt; <a class="el" href="group__adc__defines.html#ga4b79cebfe7d24249b0ab9869c9b28c16">ADC_CFGR1_DISCNUM_SHIFT</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="adc__common__v2__multi_8h_source.html#l00144">144</a> of file <a class="el" href="adc__common__v2__multi_8h_source.html">adc_common_v2_multi.h</a>.</p>

</div>
</div>
<a id="gad74b3ac2a8f6b0d5fddc14f734cd01da" name="gad74b3ac2a8f6b0d5fddc14f734cd01da"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad74b3ac2a8f6b0d5fddc14f734cd01da">&#9670;&nbsp;</a></span>ADC_CFGR1_EXTSEL_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CFGR1_EXTSEL_MASK&#160;&#160;&#160;(0xf &lt;&lt; <a class="el" href="group__adc__defines.html#gae791ddaa80f37bd1f363e132af4c809a">ADC_CFGR1_EXTSEL_SHIFT</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f3_2adc_8h_source.html#l00219">219</a> of file <a class="el" href="f3_2adc_8h_source.html">f3/adc.h</a>.</p>

</div>
</div>
<a id="gae791ddaa80f37bd1f363e132af4c809a" name="gae791ddaa80f37bd1f363e132af4c809a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae791ddaa80f37bd1f363e132af4c809a">&#9670;&nbsp;</a></span>ADC_CFGR1_EXTSEL_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CFGR1_EXTSEL_SHIFT&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f3_2adc_8h_source.html#l00218">218</a> of file <a class="el" href="f3_2adc_8h_source.html">f3/adc.h</a>.</p>

</div>
</div>
<a id="ga4f20aa62478a6bd4721653c7f0b5e419" name="ga4f20aa62478a6bd4721653c7f0b5e419"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4f20aa62478a6bd4721653c7f0b5e419">&#9670;&nbsp;</a></span>ADC_CFGR1_EXTSEL_VAL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CFGR1_EXTSEL_VAL</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;((x) &lt;&lt; <a class="el" href="group__adc__defines.html#gae791ddaa80f37bd1f363e132af4c809a">ADC_CFGR1_EXTSEL_SHIFT</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f3_2adc_8h_source.html#l00220">220</a> of file <a class="el" href="f3_2adc_8h_source.html">f3/adc.h</a>.</p>

</div>
</div>
<a id="ga30436b32348248e8be373f005475e654" name="ga30436b32348248e8be373f005475e654"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga30436b32348248e8be373f005475e654">&#9670;&nbsp;</a></span>ADC_CFGR1_JAUTO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CFGR1_JAUTO&#160;&#160;&#160;(1 &lt;&lt; 25)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="adc__common__v2__multi_8h_source.html#l00130">130</a> of file <a class="el" href="adc__common__v2__multi_8h_source.html">adc_common_v2_multi.h</a>.</p>

</div>
</div>
<a id="ga3b9eda5f54cf4dae9d5ee147c7a40106" name="ga3b9eda5f54cf4dae9d5ee147c7a40106"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3b9eda5f54cf4dae9d5ee147c7a40106">&#9670;&nbsp;</a></span>ADC_CFGR1_JAWD1EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CFGR1_JAWD1EN&#160;&#160;&#160;(1 &lt;&lt; 24)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="adc__common__v2__multi_8h_source.html#l00133">133</a> of file <a class="el" href="adc__common__v2__multi_8h_source.html">adc_common_v2_multi.h</a>.</p>

</div>
</div>
<a id="ga579177fc1eb5d6c5f79478c1fbb2d8b0" name="ga579177fc1eb5d6c5f79478c1fbb2d8b0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga579177fc1eb5d6c5f79478c1fbb2d8b0">&#9670;&nbsp;</a></span>ADC_CFGR1_JDISCEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CFGR1_JDISCEN&#160;&#160;&#160;(1 &lt;&lt; 20)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="adc__common__v2__multi_8h_source.html#l00139">139</a> of file <a class="el" href="adc__common__v2__multi_8h_source.html">adc_common_v2_multi.h</a>.</p>

</div>
</div>
<a id="gae78096546efa2adb7bc7df3dcfb92f14" name="gae78096546efa2adb7bc7df3dcfb92f14"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae78096546efa2adb7bc7df3dcfb92f14">&#9670;&nbsp;</a></span>ADC_CFGR1_JQM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CFGR1_JQM&#160;&#160;&#160;(1 &lt;&lt; 21)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="adc__common__v2__multi_8h_source.html#l00136">136</a> of file <a class="el" href="adc__common__v2__multi_8h_source.html">adc_common_v2_multi.h</a>.</p>

</div>
</div>
<a id="ga602da64684da4f219320006e99afa3a6" name="ga602da64684da4f219320006e99afa3a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga602da64684da4f219320006e99afa3a6">&#9670;&nbsp;</a></span>ADC_CR_ADCALDIF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CR_ADCALDIF&#160;&#160;&#160;(1 &lt;&lt; 30)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="adc__common__v2__multi_8h_source.html#l00121">121</a> of file <a class="el" href="adc__common__v2__multi_8h_source.html">adc_common_v2_multi.h</a>.</p>

</div>
</div>
<a id="gae863d2c2eb8b6fb1d250f20743aeb9ff" name="gae863d2c2eb8b6fb1d250f20743aeb9ff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae863d2c2eb8b6fb1d250f20743aeb9ff">&#9670;&nbsp;</a></span>ADC_CR_ADVREGEN_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CR_ADVREGEN_DISABLE&#160;&#160;&#160;(0x2 &lt;&lt; 28)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f3_2adc_8h_source.html#l00209">209</a> of file <a class="el" href="f3_2adc_8h_source.html">f3/adc.h</a>.</p>

</div>
</div>
<a id="ga7540fb278ab1842e4389ea07769cbdf6" name="ga7540fb278ab1842e4389ea07769cbdf6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7540fb278ab1842e4389ea07769cbdf6">&#9670;&nbsp;</a></span>ADC_CR_ADVREGEN_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CR_ADVREGEN_ENABLE&#160;&#160;&#160;(0x1 &lt;&lt; 28)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADVREGEN: ADC voltage regulator enable. </p>

<p class="definition">Definition at line <a class="el" href="f3_2adc_8h_source.html#l00208">208</a> of file <a class="el" href="f3_2adc_8h_source.html">f3/adc.h</a>.</p>

</div>
</div>
<a id="ga6a75bdc647ab95b14ad1801b3380fade" name="ga6a75bdc647ab95b14ad1801b3380fade"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6a75bdc647ab95b14ad1801b3380fade">&#9670;&nbsp;</a></span>ADC_CR_ADVREGEN_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CR_ADVREGEN_MASK&#160;&#160;&#160;(0x3 &lt;&lt; 28)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f3_2adc_8h_source.html#l00210">210</a> of file <a class="el" href="f3_2adc_8h_source.html">f3/adc.h</a>.</p>

</div>
</div>
<a id="ga27b3e6a6bfa0c60d25674e43da3387ca" name="ga27b3e6a6bfa0c60d25674e43da3387ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga27b3e6a6bfa0c60d25674e43da3387ca">&#9670;&nbsp;</a></span>ADC_CR_JADSTART</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CR_JADSTART&#160;&#160;&#160;(1 &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="adc__common__v2__multi_8h_source.html#l00125">125</a> of file <a class="el" href="adc__common__v2__multi_8h_source.html">adc_common_v2_multi.h</a>.</p>

</div>
</div>
<a id="gacae9f86a9852402b380d49f9781d75b9" name="gacae9f86a9852402b380d49f9781d75b9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacae9f86a9852402b380d49f9781d75b9">&#9670;&nbsp;</a></span>ADC_CR_JADSTP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CR_JADSTP&#160;&#160;&#160;(1 &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="adc__common__v2__multi_8h_source.html#l00123">123</a> of file <a class="el" href="adc__common__v2__multi_8h_source.html">adc_common_v2_multi.h</a>.</p>

</div>
</div>
<a id="ga363c4baa77a2a55d75ab15825780f36b" name="ga363c4baa77a2a55d75ab15825780f36b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga363c4baa77a2a55d75ab15825780f36b">&#9670;&nbsp;</a></span>ADC_CSR_ADRDY_MST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CSR_ADRDY_MST&#160;&#160;&#160;(1 &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f3_2adc_8h_source.html#l00464">464</a> of file <a class="el" href="f3_2adc_8h_source.html">f3/adc.h</a>.</p>

</div>
</div>
<a id="gaa0cbefbb00d6b3f888a0b46f360eb17b" name="gaa0cbefbb00d6b3f888a0b46f360eb17b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa0cbefbb00d6b3f888a0b46f360eb17b">&#9670;&nbsp;</a></span>ADC_CSR_ADRDY_SLV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CSR_ADRDY_SLV&#160;&#160;&#160;(1 &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f3_2adc_8h_source.html#l00431">431</a> of file <a class="el" href="f3_2adc_8h_source.html">f3/adc.h</a>.</p>

</div>
</div>
<a id="gab9e760a89ee69a39b038237f9a252bde" name="gab9e760a89ee69a39b038237f9a252bde"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab9e760a89ee69a39b038237f9a252bde">&#9670;&nbsp;</a></span>ADC_CSR_AWD1_MST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CSR_AWD1_MST&#160;&#160;&#160;(1 &lt;&lt; 7)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f3_2adc_8h_source.html#l00443">443</a> of file <a class="el" href="f3_2adc_8h_source.html">f3/adc.h</a>.</p>

</div>
</div>
<a id="ga0531777f248f2d8a954afc78a23ccd44" name="ga0531777f248f2d8a954afc78a23ccd44"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0531777f248f2d8a954afc78a23ccd44">&#9670;&nbsp;</a></span>ADC_CSR_AWD1_SLV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CSR_AWD1_SLV&#160;&#160;&#160;(1 &lt;&lt; 23)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f3_2adc_8h_source.html#l00410">410</a> of file <a class="el" href="f3_2adc_8h_source.html">f3/adc.h</a>.</p>

</div>
</div>
<a id="gaa0979e63035a45186a9da27816a89f03" name="gaa0979e63035a45186a9da27816a89f03"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa0979e63035a45186a9da27816a89f03">&#9670;&nbsp;</a></span>ADC_CSR_AWD2_MST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CSR_AWD2_MST&#160;&#160;&#160;(1 &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f3_2adc_8h_source.html#l00440">440</a> of file <a class="el" href="f3_2adc_8h_source.html">f3/adc.h</a>.</p>

</div>
</div>
<a id="ga4f827ecc13461312054617bc5be7f9ca" name="ga4f827ecc13461312054617bc5be7f9ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4f827ecc13461312054617bc5be7f9ca">&#9670;&nbsp;</a></span>ADC_CSR_AWD2_SLV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CSR_AWD2_SLV&#160;&#160;&#160;(1 &lt;&lt; 24)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f3_2adc_8h_source.html#l00407">407</a> of file <a class="el" href="f3_2adc_8h_source.html">f3/adc.h</a>.</p>

</div>
</div>
<a id="gace561ffa960b234da7f1bcdae7f24242" name="gace561ffa960b234da7f1bcdae7f24242"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gace561ffa960b234da7f1bcdae7f24242">&#9670;&nbsp;</a></span>ADC_CSR_AWD3_MST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CSR_AWD3_MST&#160;&#160;&#160;(1 &lt;&lt; 9)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f3_2adc_8h_source.html#l00437">437</a> of file <a class="el" href="f3_2adc_8h_source.html">f3/adc.h</a>.</p>

</div>
</div>
<a id="gaf9e4439f523dd2ff6ee0a547d798f81b" name="gaf9e4439f523dd2ff6ee0a547d798f81b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf9e4439f523dd2ff6ee0a547d798f81b">&#9670;&nbsp;</a></span>ADC_CSR_AWD3_SLV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CSR_AWD3_SLV&#160;&#160;&#160;(1 &lt;&lt; 25)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f3_2adc_8h_source.html#l00404">404</a> of file <a class="el" href="f3_2adc_8h_source.html">f3/adc.h</a>.</p>

</div>
</div>
<a id="gaacc674c57735123cbb2842fefff55671" name="gaacc674c57735123cbb2842fefff55671"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaacc674c57735123cbb2842fefff55671">&#9670;&nbsp;</a></span>ADC_CSR_EOC_MST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CSR_EOC_MST&#160;&#160;&#160;(1 &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f3_2adc_8h_source.html#l00458">458</a> of file <a class="el" href="f3_2adc_8h_source.html">f3/adc.h</a>.</p>

</div>
</div>
<a id="gac16e61d9236080ff6992fe1fb95903a8" name="gac16e61d9236080ff6992fe1fb95903a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac16e61d9236080ff6992fe1fb95903a8">&#9670;&nbsp;</a></span>ADC_CSR_EOC_SLV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CSR_EOC_SLV&#160;&#160;&#160;(1 &lt;&lt; 18)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f3_2adc_8h_source.html#l00425">425</a> of file <a class="el" href="f3_2adc_8h_source.html">f3/adc.h</a>.</p>

</div>
</div>
<a id="ga20f6c1dc3e6f539d8278488b0ec564eb" name="ga20f6c1dc3e6f539d8278488b0ec564eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga20f6c1dc3e6f539d8278488b0ec564eb">&#9670;&nbsp;</a></span>ADC_CSR_EOS_MST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CSR_EOS_MST&#160;&#160;&#160;(1 &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f3_2adc_8h_source.html#l00455">455</a> of file <a class="el" href="f3_2adc_8h_source.html">f3/adc.h</a>.</p>

</div>
</div>
<a id="gabb74b0eb7fedb0dd6328adcc25ca538f" name="gabb74b0eb7fedb0dd6328adcc25ca538f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabb74b0eb7fedb0dd6328adcc25ca538f">&#9670;&nbsp;</a></span>ADC_CSR_EOS_SLV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CSR_EOS_SLV&#160;&#160;&#160;(1 &lt;&lt; 19)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f3_2adc_8h_source.html#l00422">422</a> of file <a class="el" href="f3_2adc_8h_source.html">f3/adc.h</a>.</p>

</div>
</div>
<a id="ga2c019742346d8471abf506b5d70a219e" name="ga2c019742346d8471abf506b5d70a219e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2c019742346d8471abf506b5d70a219e">&#9670;&nbsp;</a></span>ADC_CSR_EOSMP_MST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CSR_EOSMP_MST&#160;&#160;&#160;(1 &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f3_2adc_8h_source.html#l00461">461</a> of file <a class="el" href="f3_2adc_8h_source.html">f3/adc.h</a>.</p>

</div>
</div>
<a id="ga7793a7543890e8292a35ca4c9720d185" name="ga7793a7543890e8292a35ca4c9720d185"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7793a7543890e8292a35ca4c9720d185">&#9670;&nbsp;</a></span>ADC_CSR_EOSMP_SLV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CSR_EOSMP_SLV&#160;&#160;&#160;(1 &lt;&lt; 17)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f3_2adc_8h_source.html#l00428">428</a> of file <a class="el" href="f3_2adc_8h_source.html">f3/adc.h</a>.</p>

</div>
</div>
<a id="ga307cef04f4e0e39a1d316bb79cfdb84c" name="ga307cef04f4e0e39a1d316bb79cfdb84c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga307cef04f4e0e39a1d316bb79cfdb84c">&#9670;&nbsp;</a></span>ADC_CSR_JEOC_MST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CSR_JEOC_MST&#160;&#160;&#160;(1 &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f3_2adc_8h_source.html#l00449">449</a> of file <a class="el" href="f3_2adc_8h_source.html">f3/adc.h</a>.</p>

</div>
</div>
<a id="gaf36a196799a84469ddea76fdb7a4b0ca" name="gaf36a196799a84469ddea76fdb7a4b0ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf36a196799a84469ddea76fdb7a4b0ca">&#9670;&nbsp;</a></span>ADC_CSR_JEOC_SLV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CSR_JEOC_SLV&#160;&#160;&#160;(1 &lt;&lt; 21)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f3_2adc_8h_source.html#l00416">416</a> of file <a class="el" href="f3_2adc_8h_source.html">f3/adc.h</a>.</p>

</div>
</div>
<a id="ga38c32dd3da4503bb4882965e86d2fa77" name="ga38c32dd3da4503bb4882965e86d2fa77"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga38c32dd3da4503bb4882965e86d2fa77">&#9670;&nbsp;</a></span>ADC_CSR_JEOS_MST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CSR_JEOS_MST&#160;&#160;&#160;(1 &lt;&lt; 6)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f3_2adc_8h_source.html#l00446">446</a> of file <a class="el" href="f3_2adc_8h_source.html">f3/adc.h</a>.</p>

</div>
</div>
<a id="ga893cd39cdf68ecbe045ee0484d8495f7" name="ga893cd39cdf68ecbe045ee0484d8495f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga893cd39cdf68ecbe045ee0484d8495f7">&#9670;&nbsp;</a></span>ADC_CSR_JEOS_SLV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CSR_JEOS_SLV&#160;&#160;&#160;(1 &lt;&lt; 22)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f3_2adc_8h_source.html#l00413">413</a> of file <a class="el" href="f3_2adc_8h_source.html">f3/adc.h</a>.</p>

</div>
</div>
<a id="ga53eb3decc04766dc174f0ab849dd8e2f" name="ga53eb3decc04766dc174f0ab849dd8e2f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga53eb3decc04766dc174f0ab849dd8e2f">&#9670;&nbsp;</a></span>ADC_CSR_JQOVF_MST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CSR_JQOVF_MST&#160;&#160;&#160;(1 &lt;&lt; 10)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f3_2adc_8h_source.html#l00434">434</a> of file <a class="el" href="f3_2adc_8h_source.html">f3/adc.h</a>.</p>

</div>
</div>
<a id="ga8a20199a4ccce037041f1f099a1f3c54" name="ga8a20199a4ccce037041f1f099a1f3c54"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8a20199a4ccce037041f1f099a1f3c54">&#9670;&nbsp;</a></span>ADC_CSR_JQOVF_SLV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CSR_JQOVF_SLV&#160;&#160;&#160;(1 &lt;&lt; 26)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f3_2adc_8h_source.html#l00401">401</a> of file <a class="el" href="f3_2adc_8h_source.html">f3/adc.h</a>.</p>

</div>
</div>
<a id="ga5afddd4e5800a9fe49ed48d8e929db32" name="ga5afddd4e5800a9fe49ed48d8e929db32"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5afddd4e5800a9fe49ed48d8e929db32">&#9670;&nbsp;</a></span>ADC_CSR_OVR_MST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CSR_OVR_MST&#160;&#160;&#160;(1 &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f3_2adc_8h_source.html#l00452">452</a> of file <a class="el" href="f3_2adc_8h_source.html">f3/adc.h</a>.</p>

</div>
</div>
<a id="ga10e122204a63a8360084bb9fce845c9c" name="ga10e122204a63a8360084bb9fce845c9c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga10e122204a63a8360084bb9fce845c9c">&#9670;&nbsp;</a></span>ADC_CSR_OVR_SLV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CSR_OVR_SLV&#160;&#160;&#160;(1 &lt;&lt; 20)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f3_2adc_8h_source.html#l00419">419</a> of file <a class="el" href="f3_2adc_8h_source.html">f3/adc.h</a>.</p>

</div>
</div>
<a id="ga40598e8fe688a7da26a4f2f111a549f3" name="ga40598e8fe688a7da26a4f2f111a549f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga40598e8fe688a7da26a4f2f111a549f3">&#9670;&nbsp;</a></span>ADC_IER_AWD2IE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_IER_AWD2IE&#160;&#160;&#160;(1 &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="adc__common__v2__multi_8h_source.html#l00112">112</a> of file <a class="el" href="adc__common__v2__multi_8h_source.html">adc_common_v2_multi.h</a>.</p>

</div>
</div>
<a id="ga2737968030d4fe33a440231316f5407c" name="ga2737968030d4fe33a440231316f5407c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2737968030d4fe33a440231316f5407c">&#9670;&nbsp;</a></span>ADC_IER_AWD3IE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_IER_AWD3IE&#160;&#160;&#160;(1 &lt;&lt; 9)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="adc__common__v2__multi_8h_source.html#l00110">110</a> of file <a class="el" href="adc__common__v2__multi_8h_source.html">adc_common_v2_multi.h</a>.</p>

</div>
</div>
<a id="gac6662fc8e92986aa733c01837bac8c50" name="gac6662fc8e92986aa733c01837bac8c50"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac6662fc8e92986aa733c01837bac8c50">&#9670;&nbsp;</a></span>ADC_IER_JEOCIE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_IER_JEOCIE&#160;&#160;&#160;(1 &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="adc__common__v2__multi_8h_source.html#l00116">116</a> of file <a class="el" href="adc__common__v2__multi_8h_source.html">adc_common_v2_multi.h</a>.</p>

</div>
</div>
<a id="ga3ca0001e6467e508394cf7f72aba2ec8" name="ga3ca0001e6467e508394cf7f72aba2ec8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3ca0001e6467e508394cf7f72aba2ec8">&#9670;&nbsp;</a></span>ADC_IER_JEOSIE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_IER_JEOSIE&#160;&#160;&#160;(1 &lt;&lt; 6)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="adc__common__v2__multi_8h_source.html#l00114">114</a> of file <a class="el" href="adc__common__v2__multi_8h_source.html">adc_common_v2_multi.h</a>.</p>

</div>
</div>
<a id="gac699152ae847b4c8aaf33cfd2c03b884" name="gac699152ae847b4c8aaf33cfd2c03b884"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac699152ae847b4c8aaf33cfd2c03b884">&#9670;&nbsp;</a></span>ADC_IER_JQOVFIE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_IER_JQOVFIE&#160;&#160;&#160;(1 &lt;&lt; 10)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="adc__common__v2__multi_8h_source.html#l00108">108</a> of file <a class="el" href="adc__common__v2__multi_8h_source.html">adc_common_v2_multi.h</a>.</p>

</div>
</div>
<a id="ga914b7e03179cd60a8f24b3779b6bb696" name="ga914b7e03179cd60a8f24b3779b6bb696"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga914b7e03179cd60a8f24b3779b6bb696">&#9670;&nbsp;</a></span>ADC_ISR_AWD2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_ISR_AWD2&#160;&#160;&#160;(1 &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="adc__common__v2__multi_8h_source.html#l00099">99</a> of file <a class="el" href="adc__common__v2__multi_8h_source.html">adc_common_v2_multi.h</a>.</p>

</div>
</div>
<a id="ga4f54365f9b93d2d07f7e7bc32cf7468f" name="ga4f54365f9b93d2d07f7e7bc32cf7468f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4f54365f9b93d2d07f7e7bc32cf7468f">&#9670;&nbsp;</a></span>ADC_ISR_AWD3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_ISR_AWD3&#160;&#160;&#160;(1 &lt;&lt; 9)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="adc__common__v2__multi_8h_source.html#l00097">97</a> of file <a class="el" href="adc__common__v2__multi_8h_source.html">adc_common_v2_multi.h</a>.</p>

</div>
</div>
<a id="ga399f91d7a99478c39f3b1af135aa2d74" name="ga399f91d7a99478c39f3b1af135aa2d74"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga399f91d7a99478c39f3b1af135aa2d74">&#9670;&nbsp;</a></span>ADC_ISR_JEOC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_ISR_JEOC&#160;&#160;&#160;(1 &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="adc__common__v2__multi_8h_source.html#l00103">103</a> of file <a class="el" href="adc__common__v2__multi_8h_source.html">adc_common_v2_multi.h</a>.</p>

</div>
</div>
<a id="gada657b2ea5dcfce0c60ea6c9a0018da4" name="gada657b2ea5dcfce0c60ea6c9a0018da4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gada657b2ea5dcfce0c60ea6c9a0018da4">&#9670;&nbsp;</a></span>ADC_ISR_JEOS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_ISR_JEOS&#160;&#160;&#160;(1 &lt;&lt; 6)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="adc__common__v2__multi_8h_source.html#l00101">101</a> of file <a class="el" href="adc__common__v2__multi_8h_source.html">adc_common_v2_multi.h</a>.</p>

</div>
</div>
<a id="ga7d6a4052be04c997a1cab7082f27f6fc" name="ga7d6a4052be04c997a1cab7082f27f6fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7d6a4052be04c997a1cab7082f27f6fc">&#9670;&nbsp;</a></span>ADC_ISR_JQOVF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_ISR_JQOVF&#160;&#160;&#160;(1 &lt;&lt; 10)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="adc__common__v2__multi_8h_source.html#l00095">95</a> of file <a class="el" href="adc__common__v2__multi_8h_source.html">adc_common_v2_multi.h</a>.</p>

</div>
</div>
<a id="gaad96a264032ae40060d6f28ed7c2a62d" name="gaad96a264032ae40060d6f28ed7c2a62d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaad96a264032ae40060d6f28ed7c2a62d">&#9670;&nbsp;</a></span>ADC_JSQR_JEXTEN_BOTH_EDGES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_JSQR_JEXTEN_BOTH_EDGES&#160;&#160;&#160;(0x3 &lt;&lt; 6)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f3_2adc_8h_source.html#l00286">286</a> of file <a class="el" href="f3_2adc_8h_source.html">f3/adc.h</a>.</p>

</div>
</div>
<a id="ga1e1ef574f80c25072650dc8d9ad91893" name="ga1e1ef574f80c25072650dc8d9ad91893"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1e1ef574f80c25072650dc8d9ad91893">&#9670;&nbsp;</a></span>ADC_JSQR_JEXTEN_DISABLED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_JSQR_JEXTEN_DISABLED&#160;&#160;&#160;(0x0 &lt;&lt; 6)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f3_2adc_8h_source.html#l00283">283</a> of file <a class="el" href="f3_2adc_8h_source.html">f3/adc.h</a>.</p>

</div>
</div>
<a id="ga992a13cf7e5abfb2bcc9815ac7503523" name="ga992a13cf7e5abfb2bcc9815ac7503523"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga992a13cf7e5abfb2bcc9815ac7503523">&#9670;&nbsp;</a></span>ADC_JSQR_JEXTEN_FALLING_EDGE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_JSQR_JEXTEN_FALLING_EDGE&#160;&#160;&#160;(0x2 &lt;&lt; 6)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f3_2adc_8h_source.html#l00285">285</a> of file <a class="el" href="f3_2adc_8h_source.html">f3/adc.h</a>.</p>

</div>
</div>
<a id="gae26e4a64fe54464272613880586bf88f" name="gae26e4a64fe54464272613880586bf88f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae26e4a64fe54464272613880586bf88f">&#9670;&nbsp;</a></span>ADC_JSQR_JEXTEN_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_JSQR_JEXTEN_MASK&#160;&#160;&#160;(0x3 &lt;&lt; 6)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f3_2adc_8h_source.html#l00288">288</a> of file <a class="el" href="f3_2adc_8h_source.html">f3/adc.h</a>.</p>

</div>
</div>
<a id="ga1e84dfec3b12e94a2e4fa79e31f289e0" name="ga1e84dfec3b12e94a2e4fa79e31f289e0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1e84dfec3b12e94a2e4fa79e31f289e0">&#9670;&nbsp;</a></span>ADC_JSQR_JEXTEN_RISING_EDGE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_JSQR_JEXTEN_RISING_EDGE&#160;&#160;&#160;(0x1 &lt;&lt; 6)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f3_2adc_8h_source.html#l00284">284</a> of file <a class="el" href="f3_2adc_8h_source.html">f3/adc.h</a>.</p>

</div>
</div>
<a id="ga7452a21e7a7f5c565659bdcc258c1497" name="ga7452a21e7a7f5c565659bdcc258c1497"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7452a21e7a7f5c565659bdcc258c1497">&#9670;&nbsp;</a></span>ADC_JSQR_JEXTSEL_EVENT_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_JSQR_JEXTSEL_EVENT_0&#160;&#160;&#160;(0x0 &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f3_2adc_8h_source.html#l00291">291</a> of file <a class="el" href="f3_2adc_8h_source.html">f3/adc.h</a>.</p>

</div>
</div>
<a id="gaa6a7d7d9829af6eae8f98d96d26ea18f" name="gaa6a7d7d9829af6eae8f98d96d26ea18f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa6a7d7d9829af6eae8f98d96d26ea18f">&#9670;&nbsp;</a></span>ADC_JSQR_JEXTSEL_EVENT_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_JSQR_JEXTSEL_EVENT_1&#160;&#160;&#160;(0x1 &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f3_2adc_8h_source.html#l00292">292</a> of file <a class="el" href="f3_2adc_8h_source.html">f3/adc.h</a>.</p>

</div>
</div>
<a id="ga2dcf728db87e4e624ea7277c89d3c85a" name="ga2dcf728db87e4e624ea7277c89d3c85a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2dcf728db87e4e624ea7277c89d3c85a">&#9670;&nbsp;</a></span>ADC_JSQR_JEXTSEL_EVENT_10</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_JSQR_JEXTSEL_EVENT_10&#160;&#160;&#160;(0xA &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f3_2adc_8h_source.html#l00301">301</a> of file <a class="el" href="f3_2adc_8h_source.html">f3/adc.h</a>.</p>

</div>
</div>
<a id="gab278b5417b26a0615b576e0aee808838" name="gab278b5417b26a0615b576e0aee808838"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab278b5417b26a0615b576e0aee808838">&#9670;&nbsp;</a></span>ADC_JSQR_JEXTSEL_EVENT_11</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_JSQR_JEXTSEL_EVENT_11&#160;&#160;&#160;(0xB &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f3_2adc_8h_source.html#l00302">302</a> of file <a class="el" href="f3_2adc_8h_source.html">f3/adc.h</a>.</p>

</div>
</div>
<a id="ga3d41e821f3f882cdbd7d25ee00e78aca" name="ga3d41e821f3f882cdbd7d25ee00e78aca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3d41e821f3f882cdbd7d25ee00e78aca">&#9670;&nbsp;</a></span>ADC_JSQR_JEXTSEL_EVENT_12</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_JSQR_JEXTSEL_EVENT_12&#160;&#160;&#160;(0xC &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f3_2adc_8h_source.html#l00303">303</a> of file <a class="el" href="f3_2adc_8h_source.html">f3/adc.h</a>.</p>

</div>
</div>
<a id="ga4d21973e5126041da7beeb17b6c72ba8" name="ga4d21973e5126041da7beeb17b6c72ba8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4d21973e5126041da7beeb17b6c72ba8">&#9670;&nbsp;</a></span>ADC_JSQR_JEXTSEL_EVENT_13</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_JSQR_JEXTSEL_EVENT_13&#160;&#160;&#160;(0xD &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f3_2adc_8h_source.html#l00304">304</a> of file <a class="el" href="f3_2adc_8h_source.html">f3/adc.h</a>.</p>

</div>
</div>
<a id="gaf9abc67e2273685107e74a6d4891966b" name="gaf9abc67e2273685107e74a6d4891966b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf9abc67e2273685107e74a6d4891966b">&#9670;&nbsp;</a></span>ADC_JSQR_JEXTSEL_EVENT_14</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_JSQR_JEXTSEL_EVENT_14&#160;&#160;&#160;(0xE &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f3_2adc_8h_source.html#l00305">305</a> of file <a class="el" href="f3_2adc_8h_source.html">f3/adc.h</a>.</p>

</div>
</div>
<a id="ga941755ee436547a017f1a841a21d21ac" name="ga941755ee436547a017f1a841a21d21ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga941755ee436547a017f1a841a21d21ac">&#9670;&nbsp;</a></span>ADC_JSQR_JEXTSEL_EVENT_15</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_JSQR_JEXTSEL_EVENT_15&#160;&#160;&#160;(0xF &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f3_2adc_8h_source.html#l00306">306</a> of file <a class="el" href="f3_2adc_8h_source.html">f3/adc.h</a>.</p>

</div>
</div>
<a id="ga64750c1ea03677f56cac6ef5ec2383bb" name="ga64750c1ea03677f56cac6ef5ec2383bb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga64750c1ea03677f56cac6ef5ec2383bb">&#9670;&nbsp;</a></span>ADC_JSQR_JEXTSEL_EVENT_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_JSQR_JEXTSEL_EVENT_2&#160;&#160;&#160;(0x2 &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f3_2adc_8h_source.html#l00293">293</a> of file <a class="el" href="f3_2adc_8h_source.html">f3/adc.h</a>.</p>

</div>
</div>
<a id="gacdf9faf77e8262f316d1cc74859f9d5d" name="gacdf9faf77e8262f316d1cc74859f9d5d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacdf9faf77e8262f316d1cc74859f9d5d">&#9670;&nbsp;</a></span>ADC_JSQR_JEXTSEL_EVENT_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_JSQR_JEXTSEL_EVENT_3&#160;&#160;&#160;(0x3 &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f3_2adc_8h_source.html#l00294">294</a> of file <a class="el" href="f3_2adc_8h_source.html">f3/adc.h</a>.</p>

</div>
</div>
<a id="ga0d229346c94184ed72fc4a3dd3a86555" name="ga0d229346c94184ed72fc4a3dd3a86555"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0d229346c94184ed72fc4a3dd3a86555">&#9670;&nbsp;</a></span>ADC_JSQR_JEXTSEL_EVENT_4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_JSQR_JEXTSEL_EVENT_4&#160;&#160;&#160;(0x4 &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f3_2adc_8h_source.html#l00295">295</a> of file <a class="el" href="f3_2adc_8h_source.html">f3/adc.h</a>.</p>

</div>
</div>
<a id="ga3c5ff5cadb1c3e8ab249c2a769616a5d" name="ga3c5ff5cadb1c3e8ab249c2a769616a5d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3c5ff5cadb1c3e8ab249c2a769616a5d">&#9670;&nbsp;</a></span>ADC_JSQR_JEXTSEL_EVENT_5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_JSQR_JEXTSEL_EVENT_5&#160;&#160;&#160;(0x5 &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f3_2adc_8h_source.html#l00296">296</a> of file <a class="el" href="f3_2adc_8h_source.html">f3/adc.h</a>.</p>

</div>
</div>
<a id="gac8390b39db65d2120777822b4a3d49e2" name="gac8390b39db65d2120777822b4a3d49e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac8390b39db65d2120777822b4a3d49e2">&#9670;&nbsp;</a></span>ADC_JSQR_JEXTSEL_EVENT_6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_JSQR_JEXTSEL_EVENT_6&#160;&#160;&#160;(0x6 &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f3_2adc_8h_source.html#l00297">297</a> of file <a class="el" href="f3_2adc_8h_source.html">f3/adc.h</a>.</p>

</div>
</div>
<a id="gaa6e29673cb10afee499d781d9b1cda2e" name="gaa6e29673cb10afee499d781d9b1cda2e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa6e29673cb10afee499d781d9b1cda2e">&#9670;&nbsp;</a></span>ADC_JSQR_JEXTSEL_EVENT_7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_JSQR_JEXTSEL_EVENT_7&#160;&#160;&#160;(0x7 &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f3_2adc_8h_source.html#l00298">298</a> of file <a class="el" href="f3_2adc_8h_source.html">f3/adc.h</a>.</p>

</div>
</div>
<a id="ga1932fac20c69e5803b6eb52c027c65c5" name="ga1932fac20c69e5803b6eb52c027c65c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1932fac20c69e5803b6eb52c027c65c5">&#9670;&nbsp;</a></span>ADC_JSQR_JEXTSEL_EVENT_8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_JSQR_JEXTSEL_EVENT_8&#160;&#160;&#160;(0x8 &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f3_2adc_8h_source.html#l00299">299</a> of file <a class="el" href="f3_2adc_8h_source.html">f3/adc.h</a>.</p>

</div>
</div>
<a id="gaaf76719ab91a98d69c14befd363c5bbd" name="gaaf76719ab91a98d69c14befd363c5bbd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaf76719ab91a98d69c14befd363c5bbd">&#9670;&nbsp;</a></span>ADC_JSQR_JEXTSEL_EVENT_9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_JSQR_JEXTSEL_EVENT_9&#160;&#160;&#160;(0x9 &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f3_2adc_8h_source.html#l00300">300</a> of file <a class="el" href="f3_2adc_8h_source.html">f3/adc.h</a>.</p>

</div>
</div>
<a id="ga6b23fff46e79d676dc6ca102c8d4f37b" name="ga6b23fff46e79d676dc6ca102c8d4f37b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6b23fff46e79d676dc6ca102c8d4f37b">&#9670;&nbsp;</a></span>ADC_JSQR_JEXTSEL_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_JSQR_JEXTSEL_MASK&#160;&#160;&#160;(0xF &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f3_2adc_8h_source.html#l00308">308</a> of file <a class="el" href="f3_2adc_8h_source.html">f3/adc.h</a>.</p>

</div>
</div>
<a id="gafb4ceab72b9722249309a77e8d0133d3" name="gafb4ceab72b9722249309a77e8d0133d3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafb4ceab72b9722249309a77e8d0133d3">&#9670;&nbsp;</a></span>ADC_JSQR_JL_1_CONVERSION</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_JSQR_JL_1_CONVERSION&#160;&#160;&#160;(0x0 &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f3_2adc_8h_source.html#l00311">311</a> of file <a class="el" href="f3_2adc_8h_source.html">f3/adc.h</a>.</p>

</div>
</div>
<a id="gae225fbfdb25d113ff50276bcbda5c0ab" name="gae225fbfdb25d113ff50276bcbda5c0ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae225fbfdb25d113ff50276bcbda5c0ab">&#9670;&nbsp;</a></span>ADC_JSQR_JL_2_CONVERSIONS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_JSQR_JL_2_CONVERSIONS&#160;&#160;&#160;(0x1 &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f3_2adc_8h_source.html#l00312">312</a> of file <a class="el" href="f3_2adc_8h_source.html">f3/adc.h</a>.</p>

</div>
</div>
<a id="gabb1d54acdbe759bf049c3bef374d8192" name="gabb1d54acdbe759bf049c3bef374d8192"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabb1d54acdbe759bf049c3bef374d8192">&#9670;&nbsp;</a></span>ADC_JSQR_JL_3_CONVERSIONS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_JSQR_JL_3_CONVERSIONS&#160;&#160;&#160;(0x2 &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f3_2adc_8h_source.html#l00313">313</a> of file <a class="el" href="f3_2adc_8h_source.html">f3/adc.h</a>.</p>

</div>
</div>
<a id="ga129ce9def1debbeac93e41b4b52e7703" name="ga129ce9def1debbeac93e41b4b52e7703"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga129ce9def1debbeac93e41b4b52e7703">&#9670;&nbsp;</a></span>ADC_JSQR_JL_4_CONVERSIONS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_JSQR_JL_4_CONVERSIONS&#160;&#160;&#160;(0x3 &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f3_2adc_8h_source.html#l00314">314</a> of file <a class="el" href="f3_2adc_8h_source.html">f3/adc.h</a>.</p>

</div>
</div>
<a id="ga5de6fc1832c959e4d6caff4991383752" name="ga5de6fc1832c959e4d6caff4991383752"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5de6fc1832c959e4d6caff4991383752">&#9670;&nbsp;</a></span>ADC_JSQR_JL_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_JSQR_JL_LSB&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f3_2adc_8h_source.html#l00261">261</a> of file <a class="el" href="f3_2adc_8h_source.html">f3/adc.h</a>.</p>

</div>
</div>
<a id="gad1220f2cb4f1a6ef9613c4e884b761e0" name="gad1220f2cb4f1a6ef9613c4e884b761e0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad1220f2cb4f1a6ef9613c4e884b761e0">&#9670;&nbsp;</a></span>ADC_JSQR_JL_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_JSQR_JL_SHIFT&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f3_2adc_8h_source.html#l00262">262</a> of file <a class="el" href="f3_2adc_8h_source.html">f3/adc.h</a>.</p>

</div>
</div>
<a id="ga244139b4a14d7a4c9760f5cc6da43b74" name="ga244139b4a14d7a4c9760f5cc6da43b74"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga244139b4a14d7a4c9760f5cc6da43b74">&#9670;&nbsp;</a></span>ADC_JSQR_JL_VAL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_JSQR_JL_VAL</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">val</td><td>)</td>
          <td>&#160;&#160;&#160;(((val) - 1) &lt;&lt; <a class="el" href="group__adc__defines.html#gad1220f2cb4f1a6ef9613c4e884b761e0">ADC_JSQR_JL_SHIFT</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f3_2adc_8h_source.html#l00269">269</a> of file <a class="el" href="f3_2adc_8h_source.html">f3/adc.h</a>.</p>

</div>
</div>
<a id="ga1cc573927f776cbad045bcbaa67cd85c" name="ga1cc573927f776cbad045bcbaa67cd85c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1cc573927f776cbad045bcbaa67cd85c">&#9670;&nbsp;</a></span>ADC_JSQR_JSQ1_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_JSQR_JSQ1_LSB&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f3_2adc_8h_source.html#l00266">266</a> of file <a class="el" href="f3_2adc_8h_source.html">f3/adc.h</a>.</p>

</div>
</div>
<a id="ga0d0868797d7c295c9f780a0b035f12cb" name="ga0d0868797d7c295c9f780a0b035f12cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0d0868797d7c295c9f780a0b035f12cb">&#9670;&nbsp;</a></span>ADC_JSQR_JSQ2_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_JSQR_JSQ2_LSB&#160;&#160;&#160;14</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f3_2adc_8h_source.html#l00265">265</a> of file <a class="el" href="f3_2adc_8h_source.html">f3/adc.h</a>.</p>

</div>
</div>
<a id="gaf54e4d83fd3e1adddfd673d09877f224" name="gaf54e4d83fd3e1adddfd673d09877f224"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf54e4d83fd3e1adddfd673d09877f224">&#9670;&nbsp;</a></span>ADC_JSQR_JSQ3_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_JSQR_JSQ3_LSB&#160;&#160;&#160;20</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f3_2adc_8h_source.html#l00264">264</a> of file <a class="el" href="f3_2adc_8h_source.html">f3/adc.h</a>.</p>

</div>
</div>
<a id="ga381d087af319941eead086e683c2e54f" name="ga381d087af319941eead086e683c2e54f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga381d087af319941eead086e683c2e54f">&#9670;&nbsp;</a></span>ADC_JSQR_JSQ4_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_JSQR_JSQ4_LSB&#160;&#160;&#160;26</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f3_2adc_8h_source.html#l00263">263</a> of file <a class="el" href="f3_2adc_8h_source.html">f3/adc.h</a>.</p>

</div>
</div>
<a id="ga349b7c58d316a87cd5f494638030df4b" name="ga349b7c58d316a87cd5f494638030df4b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga349b7c58d316a87cd5f494638030df4b">&#9670;&nbsp;</a></span>ADC_JSQR_JSQ_VAL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_JSQR_JSQ_VAL</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">n, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">val&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;((val) &lt;&lt; (((n) - 1) * 6 + 8))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f3_2adc_8h_source.html#l00268">268</a> of file <a class="el" href="f3_2adc_8h_source.html">f3/adc.h</a>.</p>

</div>
</div>
<a id="ga47e0d0a06ebf3276d9c278ef3e7ccbc7" name="ga47e0d0a06ebf3276d9c278ef3e7ccbc7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga47e0d0a06ebf3276d9c278ef3e7ccbc7">&#9670;&nbsp;</a></span>ADC_OFR1_OFFSET1_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_OFR1_OFFSET1_EN&#160;&#160;&#160;(1 &lt;&lt; 31)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f3_2adc_8h_source.html#l00320">320</a> of file <a class="el" href="f3_2adc_8h_source.html">f3/adc.h</a>.</p>

</div>
</div>
<a id="gaa62e3d8b41cd41757a43db423f4ff4b4" name="gaa62e3d8b41cd41757a43db423f4ff4b4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa62e3d8b41cd41757a43db423f4ff4b4">&#9670;&nbsp;</a></span>ADC_OFR2_OFFSET2_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_OFR2_OFFSET2_EN&#160;&#160;&#160;(1 &lt;&lt; 31)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f3_2adc_8h_source.html#l00333">333</a> of file <a class="el" href="f3_2adc_8h_source.html">f3/adc.h</a>.</p>

</div>
</div>
<a id="gabccd9667b6e724480b2bb17c893a58f6" name="gabccd9667b6e724480b2bb17c893a58f6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabccd9667b6e724480b2bb17c893a58f6">&#9670;&nbsp;</a></span>ADC_OFR3_OFFSET3_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_OFR3_OFFSET3_EN&#160;&#160;&#160;(1 &lt;&lt; 31)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f3_2adc_8h_source.html#l00346">346</a> of file <a class="el" href="f3_2adc_8h_source.html">f3/adc.h</a>.</p>

</div>
</div>
<a id="ga3f297640e000ec5c19b03bc7a1f02ead" name="ga3f297640e000ec5c19b03bc7a1f02ead"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3f297640e000ec5c19b03bc7a1f02ead">&#9670;&nbsp;</a></span>ADC_OFR4_OFFSET4_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_OFR4_OFFSET4_EN&#160;&#160;&#160;(1 &lt;&lt; 31)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f3_2adc_8h_source.html#l00359">359</a> of file <a class="el" href="f3_2adc_8h_source.html">f3/adc.h</a>.</p>

</div>
</div>
<a id="gabb611b3a7788261002bb3cf0fd394a90" name="gabb611b3a7788261002bb3cf0fd394a90"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabb611b3a7788261002bb3cf0fd394a90">&#9670;&nbsp;</a></span>ADC_SQR1_L_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR1_L_MASK&#160;&#160;&#160;0xf</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="adc__common__v2__multi_8h_source.html#l00149">149</a> of file <a class="el" href="adc__common__v2__multi_8h_source.html">adc_common_v2_multi.h</a>.</p>

</div>
</div>
<a id="ga107d6631efdf1b531bd5590c29e511bf" name="ga107d6631efdf1b531bd5590c29e511bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga107d6631efdf1b531bd5590c29e511bf">&#9670;&nbsp;</a></span>ADC_SQR1_L_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR1_L_SHIFT&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="adc__common__v2__multi_8h_source.html#l00148">148</a> of file <a class="el" href="adc__common__v2__multi_8h_source.html">adc_common_v2_multi.h</a>.</p>

</div>
</div>
<a id="gad030d6d7a8d3236849c9c0eb902e7600" name="gad030d6d7a8d3236849c9c0eb902e7600"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad030d6d7a8d3236849c9c0eb902e7600">&#9670;&nbsp;</a></span>ADC_SQR1_SQ1_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR1_SQ1_SHIFT&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="adc__common__v2__multi_8h_source.html#l00151">151</a> of file <a class="el" href="adc__common__v2__multi_8h_source.html">adc_common_v2_multi.h</a>.</p>

</div>
</div>
<a id="gaf77527d83d65dc0a8fcb80936a19783a" name="gaf77527d83d65dc0a8fcb80936a19783a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf77527d83d65dc0a8fcb80936a19783a">&#9670;&nbsp;</a></span>ADC_SQR1_SQ2_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR1_SQ2_SHIFT&#160;&#160;&#160;12</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="adc__common__v2__multi_8h_source.html#l00152">152</a> of file <a class="el" href="adc__common__v2__multi_8h_source.html">adc_common_v2_multi.h</a>.</p>

</div>
</div>
<a id="ga64d1b3b742489a75a9558d933d9734ed" name="ga64d1b3b742489a75a9558d933d9734ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga64d1b3b742489a75a9558d933d9734ed">&#9670;&nbsp;</a></span>ADC_SQR1_SQ3_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR1_SQ3_SHIFT&#160;&#160;&#160;18</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="adc__common__v2__multi_8h_source.html#l00153">153</a> of file <a class="el" href="adc__common__v2__multi_8h_source.html">adc_common_v2_multi.h</a>.</p>

</div>
</div>
<a id="gab6e7cad5fc1c4f296f2fa712f1729157" name="gab6e7cad5fc1c4f296f2fa712f1729157"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab6e7cad5fc1c4f296f2fa712f1729157">&#9670;&nbsp;</a></span>ADC_SQR1_SQ4_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR1_SQ4_SHIFT&#160;&#160;&#160;24</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="adc__common__v2__multi_8h_source.html#l00154">154</a> of file <a class="el" href="adc__common__v2__multi_8h_source.html">adc_common_v2_multi.h</a>.</p>

</div>
</div>
<a id="ga8156be89435c21c0c589ffbb955d5c72" name="ga8156be89435c21c0c589ffbb955d5c72"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8156be89435c21c0c589ffbb955d5c72">&#9670;&nbsp;</a></span>ADC_SQR2_SQ5_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR2_SQ5_SHIFT&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="adc__common__v2__multi_8h_source.html#l00155">155</a> of file <a class="el" href="adc__common__v2__multi_8h_source.html">adc_common_v2_multi.h</a>.</p>

</div>
</div>
<a id="gac430ad604394efd2aa9744b963881808" name="gac430ad604394efd2aa9744b963881808"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac430ad604394efd2aa9744b963881808">&#9670;&nbsp;</a></span>ADC_SQR2_SQ6_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR2_SQ6_SHIFT&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="adc__common__v2__multi_8h_source.html#l00156">156</a> of file <a class="el" href="adc__common__v2__multi_8h_source.html">adc_common_v2_multi.h</a>.</p>

</div>
</div>
<a id="ga9f32c5561f523629d6bfd9fba02764d0" name="ga9f32c5561f523629d6bfd9fba02764d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9f32c5561f523629d6bfd9fba02764d0">&#9670;&nbsp;</a></span>ADC_SQR2_SQ7_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR2_SQ7_SHIFT&#160;&#160;&#160;12</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="adc__common__v2__multi_8h_source.html#l00157">157</a> of file <a class="el" href="adc__common__v2__multi_8h_source.html">adc_common_v2_multi.h</a>.</p>

</div>
</div>
<a id="ga38ecc5643ea82e85c01841a80ac2bea6" name="ga38ecc5643ea82e85c01841a80ac2bea6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga38ecc5643ea82e85c01841a80ac2bea6">&#9670;&nbsp;</a></span>ADC_SQR2_SQ8_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR2_SQ8_SHIFT&#160;&#160;&#160;18</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="adc__common__v2__multi_8h_source.html#l00158">158</a> of file <a class="el" href="adc__common__v2__multi_8h_source.html">adc_common_v2_multi.h</a>.</p>

</div>
</div>
<a id="ga9674ff7d40dbad57d4365de2f9cc3171" name="ga9674ff7d40dbad57d4365de2f9cc3171"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9674ff7d40dbad57d4365de2f9cc3171">&#9670;&nbsp;</a></span>ADC_SQR2_SQ9_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR2_SQ9_SHIFT&#160;&#160;&#160;24</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="adc__common__v2__multi_8h_source.html#l00159">159</a> of file <a class="el" href="adc__common__v2__multi_8h_source.html">adc_common_v2_multi.h</a>.</p>

</div>
</div>
<a id="ga0b8cc56278f4dfe570833b4f1bc5a49b" name="ga0b8cc56278f4dfe570833b4f1bc5a49b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0b8cc56278f4dfe570833b4f1bc5a49b">&#9670;&nbsp;</a></span>ADC_SQR3_SQ10_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR3_SQ10_SHIFT&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="adc__common__v2__multi_8h_source.html#l00160">160</a> of file <a class="el" href="adc__common__v2__multi_8h_source.html">adc_common_v2_multi.h</a>.</p>

</div>
</div>
<a id="ga73e52ca993fe6edbb4593f260fa3f84d" name="ga73e52ca993fe6edbb4593f260fa3f84d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga73e52ca993fe6edbb4593f260fa3f84d">&#9670;&nbsp;</a></span>ADC_SQR3_SQ11_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR3_SQ11_SHIFT&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="adc__common__v2__multi_8h_source.html#l00161">161</a> of file <a class="el" href="adc__common__v2__multi_8h_source.html">adc_common_v2_multi.h</a>.</p>

</div>
</div>
<a id="gac1124f6e37d7b039804688e1dc3a6f81" name="gac1124f6e37d7b039804688e1dc3a6f81"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac1124f6e37d7b039804688e1dc3a6f81">&#9670;&nbsp;</a></span>ADC_SQR3_SQ12_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR3_SQ12_SHIFT&#160;&#160;&#160;12</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="adc__common__v2__multi_8h_source.html#l00162">162</a> of file <a class="el" href="adc__common__v2__multi_8h_source.html">adc_common_v2_multi.h</a>.</p>

</div>
</div>
<a id="gaa3d6163eff27ea12905af370ad87d3b3" name="gaa3d6163eff27ea12905af370ad87d3b3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa3d6163eff27ea12905af370ad87d3b3">&#9670;&nbsp;</a></span>ADC_SQR3_SQ13_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR3_SQ13_SHIFT&#160;&#160;&#160;18</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="adc__common__v2__multi_8h_source.html#l00163">163</a> of file <a class="el" href="adc__common__v2__multi_8h_source.html">adc_common_v2_multi.h</a>.</p>

</div>
</div>
<a id="gaf501b3c39951bd485a0261d4d5a87525" name="gaf501b3c39951bd485a0261d4d5a87525"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf501b3c39951bd485a0261d4d5a87525">&#9670;&nbsp;</a></span>ADC_SQR3_SQ14_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR3_SQ14_SHIFT&#160;&#160;&#160;24</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="adc__common__v2__multi_8h_source.html#l00164">164</a> of file <a class="el" href="adc__common__v2__multi_8h_source.html">adc_common_v2_multi.h</a>.</p>

</div>
</div>
<a id="gaab34f0c34786583764327e619154adfd" name="gaab34f0c34786583764327e619154adfd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaab34f0c34786583764327e619154adfd">&#9670;&nbsp;</a></span>ADC_SQR4_SQ15_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR4_SQ15_SHIFT&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="adc__common__v2__multi_8h_source.html#l00165">165</a> of file <a class="el" href="adc__common__v2__multi_8h_source.html">adc_common_v2_multi.h</a>.</p>

</div>
</div>
<a id="gac9287756cc73815a620a2c311ec34ac0" name="gac9287756cc73815a620a2c311ec34ac0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac9287756cc73815a620a2c311ec34ac0">&#9670;&nbsp;</a></span>ADC_SQR4_SQ16_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR4_SQ16_SHIFT&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="adc__common__v2__multi_8h_source.html#l00166">166</a> of file <a class="el" href="adc__common__v2__multi_8h_source.html">adc_common_v2_multi.h</a>.</p>

</div>
</div>
<a id="ga086d10e33840f9d98f26a7315ea54474" name="ga086d10e33840f9d98f26a7315ea54474"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga086d10e33840f9d98f26a7315ea54474">&#9670;&nbsp;</a></span>ADC_SQRx_SQx_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQRx_SQx_MASK&#160;&#160;&#160;0x1f</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="adc__common__v2__multi_8h_source.html#l00150">150</a> of file <a class="el" href="adc__common__v2__multi_8h_source.html">adc_common_v2_multi.h</a>.</p>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a id="gaaecf7b26e7d55235fa4e99c93fc4da9d" name="gaaecf7b26e7d55235fa4e99c93fc4da9d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaecf7b26e7d55235fa4e99c93fc4da9d">&#9670;&nbsp;</a></span>adc_awd()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool adc_awd </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>adc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC Read the Analog Watchdog Flag. </p>
<p >This flag is set when the converted voltage crosses the high or low thresholds.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">adc</td><td>Unsigned int32. ADC block register address base <a class="el" href="group__adc__reg__base.html">ADC register base addresses</a> </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>bool. AWD flag. </dd></dl>

<p class="definition">Definition at line <a class="el" href="adc_8c_source.html#l00696">696</a> of file <a class="el" href="adc_8c_source.html">adc.c</a>.</p>

<p class="reference">References <a class="el" href="adc__common__v2_8h_source.html#l00042">ADC_ISR</a>, <a class="el" href="adc__common__v2_8h_source.html#l00070">ADC_ISR_AWD1</a>, <a class="el" href="adc__common__v2__multi_8h_source.html#l00099">ADC_ISR_AWD2</a>, and <a class="el" href="adc__common__v2__multi_8h_source.html#l00097">ADC_ISR_AWD3</a>.</p>

</div>
</div>
<a id="gaf00826e672ec8c4f1e8fac757ab83641" name="gaf00826e672ec8c4f1e8fac757ab83641"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf00826e672ec8c4f1e8fac757ab83641">&#9670;&nbsp;</a></span>adc_calibrate()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void adc_calibrate </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>adc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Start ADC calibration and wait for it to finish. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">adc</td><td>ADC Block register address base <a class="el" href="group__adc__reg__base.html">ADC register base addresses</a> </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="adc__common__v2_8c_source.html#l00175">175</a> of file <a class="el" href="adc__common__v2_8c_source.html">adc_common_v2.c</a>.</p>

<p class="reference">References <a class="el" href="adc__common__v2_8c_source.html#l00156">adc_calibrate_async()</a>, and <a class="el" href="adc__common__v2_8c_source.html#l00166">adc_is_calibrating()</a>.</p>
<div class="dynheader">
Here is the call graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__adc__defines_gaf00826e672ec8c4f1e8fac757ab83641_cgraph.png" border="0" usemap="#agroup__adc__defines_gaf00826e672ec8c4f1e8fac757ab83641_cgraph" alt=""/></div>
<map name="agroup__adc__defines_gaf00826e672ec8c4f1e8fac757ab83641_cgraph" id="agroup__adc__defines_gaf00826e672ec8c4f1e8fac757ab83641_cgraph">
<area shape="rect" title="Start ADC calibration and wait for it to finish." alt="" coords="5,31,115,57"/>
<area shape="rect" href="group__adc__file.html#ga35218a46bb69bfab00a882400b7352ca" title="Start the ADC calibration and immediately return." alt="" coords="163,5,317,32"/>
<area shape="rect" href="group__adc__file.html#ga37997bb58b994e863da3821b2a8ad116" title="Is the ADC Calibrating?" alt="" coords="171,56,309,83"/>
</map>
</div>

</div>
</div>
<a id="ga35218a46bb69bfab00a882400b7352ca" name="ga35218a46bb69bfab00a882400b7352ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga35218a46bb69bfab00a882400b7352ca">&#9670;&nbsp;</a></span>adc_calibrate_async()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void adc_calibrate_async </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>adc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Start the ADC calibration and immediately return. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__adc__file.html#gaf00826e672ec8c4f1e8fac757ab83641" title="Start ADC calibration and wait for it to finish.">adc_calibrate</a> </dd>
<dd>
<a class="el" href="group__adc__file.html#ga37997bb58b994e863da3821b2a8ad116" title="Is the ADC Calibrating?">adc_is_calibrating</a> </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">adc</td><td>ADC Block register address base <a class="el" href="group__adc__reg__base.html">ADC register base addresses</a> </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="adc__common__v2_8c_source.html#l00156">156</a> of file <a class="el" href="adc__common__v2_8c_source.html">adc_common_v2.c</a>.</p>

<p class="reference">References <a class="el" href="adc__common__v2_8h_source.html#l00046">ADC_CR</a>, and <a class="el" href="adc__common__v2_8h_source.html#l00110">ADC_CR_ADCAL</a>.</p>

<p class="reference">Referenced by <a class="el" href="adc__common__v2_8c_source.html#l00175">adc_calibrate()</a>.</p>
<div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__adc__defines_ga35218a46bb69bfab00a882400b7352ca_icgraph.png" border="0" usemap="#agroup__adc__defines_ga35218a46bb69bfab00a882400b7352ca_icgraph" alt=""/></div>
<map name="agroup__adc__defines_ga35218a46bb69bfab00a882400b7352ca_icgraph" id="agroup__adc__defines_ga35218a46bb69bfab00a882400b7352ca_icgraph">
<area shape="rect" title="Start the ADC calibration and immediately return." alt="" coords="163,5,317,32"/>
<area shape="rect" href="group__adc__file.html#gaf00826e672ec8c4f1e8fac757ab83641" title="Start ADC calibration and wait for it to finish." alt="" coords="5,5,115,32"/>
</map>
</div>

</div>
</div>
<a id="ga397913c6f9e83653e20fd54233a77dac" name="ga397913c6f9e83653e20fd54233a77dac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga397913c6f9e83653e20fd54233a77dac">&#9670;&nbsp;</a></span>adc_clear_overrun_flag()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void adc_clear_overrun_flag </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>adc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC Clear Overrun Flags. </p>
<p >The overrun flag is cleared. Note that if an overrun occurs, DMA is terminated. The flag must be cleared and the DMA stream and ADC reinitialised to resume conversions (see the reference manual).</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">adc</td><td>Unsigned int32. ADC base address (<a class="el" href="group__adc__reg__base.html">ADC register base addresses</a>) </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="adc__common__v2_8c_source.html#l00299">299</a> of file <a class="el" href="adc__common__v2_8c_source.html">adc_common_v2.c</a>.</p>

<p class="reference">References <a class="el" href="adc__common__v2_8h_source.html#l00042">ADC_ISR</a>, and <a class="el" href="adc__common__v2_8h_source.html#l00072">ADC_ISR_OVR</a>.</p>

</div>
</div>
<a id="ga7e529149692a0fdbe5bb9ad97b66093b" name="ga7e529149692a0fdbe5bb9ad97b66093b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7e529149692a0fdbe5bb9ad97b66093b">&#9670;&nbsp;</a></span>adc_disable_all_awd_interrupt()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void adc_disable_all_awd_interrupt </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>adc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC Disable Analog Watchdog Interrupt. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">adc</td><td>Unsigned int32. ADC block register address base <a class="el" href="group__adc__reg__base.html">ADC register base addresses</a> </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="adc_8c_source.html#l00360">360</a> of file <a class="el" href="adc_8c_source.html">adc.c</a>.</p>

<p class="reference">References <a class="el" href="adc__common__v2_8h_source.html#l00044">ADC_IER</a>.</p>

</div>
</div>
<a id="gac97660f8ac7f23bd22c5a867d86dc80c" name="gac97660f8ac7f23bd22c5a867d86dc80c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac97660f8ac7f23bd22c5a867d86dc80c">&#9670;&nbsp;</a></span>adc_disable_analog_watchdog_injected()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void adc_disable_analog_watchdog_injected </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>adc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC Disable Analog Watchdog for Injected Conversions. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">adc</td><td>Unsigned int32. ADC block register address base <a class="el" href="group__adc__reg__base.html">ADC register base addresses</a> </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="adc_8c_source.html#l00142">142</a> of file <a class="el" href="adc_8c_source.html">adc.c</a>.</p>

<p class="reference">References <a class="el" href="adc__common__v2_8h_source.html#l00048">ADC_CFGR1</a>.</p>

</div>
</div>
<a id="gaffa5256174cec880eaea7d82a1caf968" name="gaffa5256174cec880eaea7d82a1caf968"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaffa5256174cec880eaea7d82a1caf968">&#9670;&nbsp;</a></span>adc_disable_analog_watchdog_regular()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void adc_disable_analog_watchdog_regular </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>adc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC Enable Analog Watchdog for Regular Conversions. </p>
<p >The analog watchdog allows the monitoring of an analog signal between two threshold levels. The thresholds must be preset. Comparison is done before data alignment takes place, so the thresholds are left-aligned.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">adc</td><td>Unsigned int32. ADC block register address base <a class="el" href="group__adc__reg__base.html">ADC register base addresses</a> </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="adc_8c_source.html#l00114">114</a> of file <a class="el" href="adc_8c_source.html">adc.c</a>.</p>

<p class="reference">References <a class="el" href="adc__common__v2_8h_source.html#l00048">ADC_CFGR1</a>.</p>

</div>
</div>
<a id="ga118817f8db889310eb249519d9b8ae39" name="ga118817f8db889310eb249519d9b8ae39"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga118817f8db889310eb249519d9b8ae39">&#9670;&nbsp;</a></span>adc_disable_automatic_injected_group_conversion()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void adc_disable_automatic_injected_group_conversion </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>adc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC Disable Automatic Injected Conversions. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">adc</td><td>Unsigned int32. ADC block register address base <a class="el" href="group__adc__reg__base.html">ADC register base addresses</a> </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="adc_8c_source.html#l00234">234</a> of file <a class="el" href="adc_8c_source.html">adc.c</a>.</p>

<p class="reference">References <a class="el" href="adc__common__v2_8h_source.html#l00048">ADC_CFGR1</a>.</p>

</div>
</div>
<a id="ga98b7a2d4c1db88bcc63f515675260fab" name="ga98b7a2d4c1db88bcc63f515675260fab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga98b7a2d4c1db88bcc63f515675260fab">&#9670;&nbsp;</a></span>adc_disable_delayed_conversion_mode()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void adc_disable_delayed_conversion_mode </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>adc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable Delayed Conversion Mode. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">adc</td><td>ADC block register address base <a class="el" href="group__adc__reg__base.html">ADC register base addresses</a> </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="adc__common__v2_8c_source.html#l00425">425</a> of file <a class="el" href="adc__common__v2_8c_source.html">adc_common_v2.c</a>.</p>

<p class="reference">References <a class="el" href="adc__common__v2_8h_source.html#l00048">ADC_CFGR1</a>.</p>

</div>
</div>
<a id="gafe352fb7c779e3b540056f0dd926e8b3" name="gafe352fb7c779e3b540056f0dd926e8b3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafe352fb7c779e3b540056f0dd926e8b3">&#9670;&nbsp;</a></span>adc_disable_discontinuous_mode_injected()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void adc_disable_discontinuous_mode_injected </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>adc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC Disable Discontinuous Mode for Injected Conversions. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">adc</td><td>Unsigned int32. ADC block register address base <a class="el" href="group__adc__reg__base.html">ADC register base addresses</a> </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="adc_8c_source.html#l00205">205</a> of file <a class="el" href="adc_8c_source.html">adc.c</a>.</p>

<p class="reference">References <a class="el" href="adc__common__v2_8h_source.html#l00048">ADC_CFGR1</a>.</p>

</div>
</div>
<a id="ga3c7c004f76958f5b9d4c2f66dad7f8df" name="ga3c7c004f76958f5b9d4c2f66dad7f8df"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3c7c004f76958f5b9d4c2f66dad7f8df">&#9670;&nbsp;</a></span>adc_disable_discontinuous_mode_regular()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void adc_disable_discontinuous_mode_regular </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>adc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC Disable Discontinuous Mode for Regular Conversions. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">adc</td><td>Unsigned int32. ADC block register address base <a class="el" href="group__adc__reg__base.html">ADC register base addresses</a> </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="adc_8c_source.html#l00177">177</a> of file <a class="el" href="adc_8c_source.html">adc.c</a>.</p>

<p class="reference">References <a class="el" href="adc__common__v2_8h_source.html#l00048">ADC_CFGR1</a>.</p>

</div>
</div>
<a id="ga8743bf8b2acc4299a15480e2c5d0c54f" name="ga8743bf8b2acc4299a15480e2c5d0c54f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8743bf8b2acc4299a15480e2c5d0c54f">&#9670;&nbsp;</a></span>adc_disable_dma()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void adc_disable_dma </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>adc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC Disable DMA Transfers. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">adc</td><td>Unsigned int32. ADC base address (<a class="el" href="group__adc__reg__base.html">ADC register base addresses</a>) </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="adc__common__v2_8c_source.html#l00250">250</a> of file <a class="el" href="adc__common__v2_8c_source.html">adc_common_v2.c</a>.</p>

<p class="reference">References <a class="el" href="adc__common__v2_8h_source.html#l00048">ADC_CFGR1</a>.</p>

</div>
</div>
<a id="gac3ffefebf8219d4b17a82365dccabafc" name="gac3ffefebf8219d4b17a82365dccabafc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac3ffefebf8219d4b17a82365dccabafc">&#9670;&nbsp;</a></span>adc_disable_dma_circular_mode()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void adc_disable_dma_circular_mode </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>adc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disable circular mode for DMA transfers. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">adc</td><td>Unsigned int32. ADC base address (<a class="el" href="group__adc__reg__base.html">ADC register base addresses</a>) </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="adc__common__v2_8c_source.html#l00407">407</a> of file <a class="el" href="adc__common__v2_8c_source.html">adc_common_v2.c</a>.</p>

<p class="reference">References <a class="el" href="adc__common__v2_8h_source.html#l00048">ADC_CFGR1</a>.</p>

</div>
</div>
<a id="ga6cb3d778d07c0d1622a56fb2aa377ec8" name="ga6cb3d778d07c0d1622a56fb2aa377ec8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6cb3d778d07c0d1622a56fb2aa377ec8">&#9670;&nbsp;</a></span>adc_disable_eoc_interrupt()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void adc_disable_eoc_interrupt </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>adc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC Disable Regular End-Of-Conversion Interrupt. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">adc</td><td>Unsigned int32. ADC base address (<a class="el" href="group__adc__reg__base.html">ADC register base addresses</a>) </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="adc__common__v2_8c_source.html#l00317">317</a> of file <a class="el" href="adc__common__v2_8c_source.html">adc_common_v2.c</a>.</p>

<p class="reference">References <a class="el" href="adc__common__v2_8h_source.html#l00044">ADC_IER</a>.</p>

</div>
</div>
<a id="ga59b482216ccaeeeaf22d7c5cfed7f3e2" name="ga59b482216ccaeeeaf22d7c5cfed7f3e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga59b482216ccaeeeaf22d7c5cfed7f3e2">&#9670;&nbsp;</a></span>adc_disable_eoc_interrupt_injected()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void adc_disable_eoc_interrupt_injected </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>adc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC Disable Injected End-Of-Conversion Interrupt. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">adc</td><td>Unsigned int32. ADC block register address base <a class="el" href="group__adc__reg__base.html">ADC register base addresses</a> </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="adc_8c_source.html#l00309">309</a> of file <a class="el" href="adc_8c_source.html">adc.c</a>.</p>

<p class="reference">References <a class="el" href="adc__common__v2_8h_source.html#l00044">ADC_IER</a>.</p>

</div>
</div>
<a id="ga221bb8e9d1d8c2f01cba9ad43ff4b810" name="ga221bb8e9d1d8c2f01cba9ad43ff4b810"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga221bb8e9d1d8c2f01cba9ad43ff4b810">&#9670;&nbsp;</a></span>adc_disable_eos_interrupt()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void adc_disable_eos_interrupt </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>adc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC Disable Regular End-Of-Sequence Interrupt. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">adc</td><td>Unsigned int32. ADC block register address base <a class="el" href="group__adc__reg__base.html">ADC register base addresses</a> </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="adc_8c_source.html#l00386">386</a> of file <a class="el" href="adc_8c_source.html">adc.c</a>.</p>

<p class="reference">References <a class="el" href="adc__common__v2_8h_source.html#l00044">ADC_IER</a>.</p>

</div>
</div>
<a id="gabe4796a2e38b2c14988ba6edc1439cd0" name="gabe4796a2e38b2c14988ba6edc1439cd0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabe4796a2e38b2c14988ba6edc1439cd0">&#9670;&nbsp;</a></span>adc_disable_eos_interrupt_injected()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void adc_disable_eos_interrupt_injected </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>adc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC Disable Injected End-Of-Sequence Interrupt. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">adc</td><td>Unsigned int32. ADC block register address base <a class="el" href="group__adc__reg__base.html">ADC register base addresses</a> </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="adc_8c_source.html#l00333">333</a> of file <a class="el" href="adc_8c_source.html">adc.c</a>.</p>

<p class="reference">References <a class="el" href="adc__common__v2_8h_source.html#l00044">ADC_IER</a>.</p>

</div>
</div>
<a id="ga8b130efffc0025a70451ea3f26c714b6" name="ga8b130efffc0025a70451ea3f26c714b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8b130efffc0025a70451ea3f26c714b6">&#9670;&nbsp;</a></span>adc_disable_external_trigger_injected()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void adc_disable_external_trigger_injected </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>adc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC Disable an External Trigger for Injected Channels. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">adc</td><td>Unsigned int32. ADC block register address base <a class="el" href="group__adc__reg__base.html">ADC register base addresses</a> </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="adc_8c_source.html#l00679">679</a> of file <a class="el" href="adc_8c_source.html">adc.c</a>.</p>

<p class="reference">References <a class="el" href="adc__common__v2__multi_8h_source.html#l00061">ADC_JSQR</a>.</p>

<p class="reference">Referenced by <a class="el" href="adc_8c_source.html#l00221">adc_enable_automatic_injected_group_conversion()</a>.</p>
<div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__adc__defines_ga8b130efffc0025a70451ea3f26c714b6_icgraph.png" border="0" usemap="#agroup__adc__defines_ga8b130efffc0025a70451ea3f26c714b6_icgraph" alt=""/></div>
<map name="agroup__adc__defines_ga8b130efffc0025a70451ea3f26c714b6_icgraph" id="agroup__adc__defines_ga8b130efffc0025a70451ea3f26c714b6_icgraph">
<area shape="rect" title="ADC Disable an External Trigger for Injected Channels." alt="" coords="256,5,416,47"/>
<area shape="rect" href="group__adc__file.html#ga9965805fdbb3e7dd26a1afed91cc4fd2" title="ADC Enable Automatic Injected Conversions." alt="" coords="5,5,208,47"/>
</map>
</div>

</div>
</div>
<a id="gaf91d45a5dcbc9d884a9f878ff6323bbe" name="gaf91d45a5dcbc9d884a9f878ff6323bbe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf91d45a5dcbc9d884a9f878ff6323bbe">&#9670;&nbsp;</a></span>adc_disable_external_trigger_regular()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void adc_disable_external_trigger_regular </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>adc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC Disable an External Trigger for Regular Channels. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">adc</td><td>Unsigned int32. ADC block register address base <a class="el" href="group__adc__reg__base.html">ADC register base addresses</a> </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="adc_8c_source.html#l00643">643</a> of file <a class="el" href="adc_8c_source.html">adc.c</a>.</p>

<p class="reference">References <a class="el" href="adc__common__v2_8h_source.html#l00048">ADC_CFGR1</a>.</p>

</div>
</div>
<a id="ga154b9e664c58d05e70fb194f9457a61e" name="ga154b9e664c58d05e70fb194f9457a61e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga154b9e664c58d05e70fb194f9457a61e">&#9670;&nbsp;</a></span>adc_disable_overrun_interrupt()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void adc_disable_overrun_interrupt </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>adc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC Disable the Overrun Interrupt. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">adc</td><td>Unsigned int32. ADC base address (<a class="el" href="group__adc__reg__base.html">ADC register base addresses</a>) </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="adc__common__v2_8c_source.html#l00272">272</a> of file <a class="el" href="adc__common__v2_8c_source.html">adc_common_v2.c</a>.</p>

<p class="reference">References <a class="el" href="adc__common__v2_8h_source.html#l00044">ADC_IER</a>.</p>

</div>
</div>
<a id="ga392863de891d13da5a318a133f32b6a1" name="ga392863de891d13da5a318a133f32b6a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga392863de891d13da5a318a133f32b6a1">&#9670;&nbsp;</a></span>adc_disable_regulator()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void adc_disable_regulator </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>adc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disable the ADC Voltage regulator You can disable the adc vreg when not in use to save power. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">adc</td><td>ADC block register address base </td></tr>
  </table>
  </dd>
</dl>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__adc__file.html#gaacaa93447c7767aa01b098491a271245" title="Enable the ADC Voltage regulator Before any use of the ADC, the ADC Voltage regulator must be enabled...">adc_enable_regulator</a> </dd></dl>

<p class="definition">Definition at line <a class="el" href="adc_8c_source.html#l00723">723</a> of file <a class="el" href="adc_8c_source.html">adc.c</a>.</p>

<p class="reference">References <a class="el" href="adc__common__v2_8h_source.html#l00046">ADC_CR</a>, and <a class="el" href="f3_2adc_8h_source.html#l00209">ADC_CR_ADVREGEN_DISABLE</a>.</p>

</div>
</div>
<a id="ga0c63fddac8988654e5c84f318387d2dd" name="ga0c63fddac8988654e5c84f318387d2dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0c63fddac8988654e5c84f318387d2dd">&#9670;&nbsp;</a></span>adc_disable_temperature_sensor()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void adc_disable_temperature_sensor </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disable the temperature sensor (only) </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__adc__file.html#ga7728b2073c9f35ec8dc86e4464a80d14" title="Enable the temperature sensor (only) The channel this is available on is unfortunately not consistent...">adc_enable_temperature_sensor</a> </dd></dl>

<p class="definition">Definition at line <a class="el" href="adc__common__v2_8c_source.html#l00351">351</a> of file <a class="el" href="adc__common__v2_8c_source.html">adc_common_v2.c</a>.</p>

<p class="reference">References <a class="el" href="f3_2adc_8h_source.html#l00045">ADC1</a>, and <a class="el" href="adc__common__v2_8h_source.html#l00060">ADC_CCR</a>.</p>

</div>
</div>
<a id="ga358a386b41f5f1de40e1db58fcbcf883" name="ga358a386b41f5f1de40e1db58fcbcf883"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga358a386b41f5f1de40e1db58fcbcf883">&#9670;&nbsp;</a></span>adc_disable_vrefint()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void adc_disable_vrefint </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disable the internal voltage reference (only) </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__adc__file.html#ga1b85ace40c2c67808739eac33b2f2204" title="Enable the internal voltage reference (only) The channel this is available on is unfortunately not co...">adc_enable_vrefint</a> </dd></dl>

<p class="definition">Definition at line <a class="el" href="adc__common__v2_8c_source.html#l00372">372</a> of file <a class="el" href="adc__common__v2_8c_source.html">adc_common_v2.c</a>.</p>

<p class="reference">References <a class="el" href="f3_2adc_8h_source.html#l00045">ADC1</a>, and <a class="el" href="adc__common__v2_8h_source.html#l00060">ADC_CCR</a>.</p>

</div>
</div>
<a id="ga3cc0e3b399f20c12d730fa2e775df87e" name="ga3cc0e3b399f20c12d730fa2e775df87e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3cc0e3b399f20c12d730fa2e775df87e">&#9670;&nbsp;</a></span>adc_enable_all_awd_interrupt()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void adc_enable_all_awd_interrupt </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>adc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC Enable Analog Watchdog Interrupt. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">adc</td><td>Unsigned int32. ADC block register address base <a class="el" href="group__adc__reg__base.html">ADC register base addresses</a> </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="adc_8c_source.html#l00346">346</a> of file <a class="el" href="adc_8c_source.html">adc.c</a>.</p>

<p class="reference">References <a class="el" href="adc__common__v2_8h_source.html#l00044">ADC_IER</a>, <a class="el" href="adc__common__v2_8h_source.html#l00090">ADC_IER_AWD1IE</a>, <a class="el" href="adc__common__v2__multi_8h_source.html#l00112">ADC_IER_AWD2IE</a>, and <a class="el" href="adc__common__v2__multi_8h_source.html#l00110">ADC_IER_AWD3IE</a>.</p>

</div>
</div>
<a id="gab4cc03bbad2f235b9fb8ed1b89e24d25" name="gab4cc03bbad2f235b9fb8ed1b89e24d25"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab4cc03bbad2f235b9fb8ed1b89e24d25">&#9670;&nbsp;</a></span>adc_enable_analog_watchdog_injected()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void adc_enable_analog_watchdog_injected </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>adc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC Enable Analog Watchdog for Injected Conversions. </p>
<p >The analog watchdog allows the monitoring of an analog signal between two threshold levels. The thresholds must be preset. Comparison is done before data alignment takes place, so the thresholds are left-aligned.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">adc</td><td>Unsigned int32. ADC block register address base <a class="el" href="group__adc__reg__base.html">ADC register base addresses</a> </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="adc_8c_source.html#l00130">130</a> of file <a class="el" href="adc_8c_source.html">adc.c</a>.</p>

<p class="reference">References <a class="el" href="adc__common__v2_8h_source.html#l00048">ADC_CFGR1</a>, and <a class="el" href="adc__common__v2__multi_8h_source.html#l00133">ADC_CFGR1_JAWD1EN</a>.</p>

</div>
</div>
<a id="ga756eb74470362394a05dacf33f3e647d" name="ga756eb74470362394a05dacf33f3e647d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga756eb74470362394a05dacf33f3e647d">&#9670;&nbsp;</a></span>adc_enable_analog_watchdog_on_all_channels()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void adc_enable_analog_watchdog_on_all_channels </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>adc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC Enable Analog Watchdog for All Regular and/or Injected Channels. </p>
<p >The analog watchdog allows the monitoring of an analog signal between two threshold levels. The thresholds must be preset. Comparison is done before data alignment takes place, so the thresholds are left-aligned.</p>
<dl class="section note"><dt>Note</dt><dd>The analog watchdog must be enabled for either or both of the regular or injected channels. If neither are enabled, the analog watchdog feature will be disabled.</dd></dl>
<p><a class="el" href="group__adc__file.html#gab4cc03bbad2f235b9fb8ed1b89e24d25">adc_enable_analog_watchdog_injected</a>, <a class="el" href="group__adc__file.html#gad184024fbe1151c8d15fb09aaaf05328">adc_enable_analog_watchdog_regular</a>.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">adc</td><td>Unsigned int32. ADC block register address base <a class="el" href="group__adc__reg__base.html">ADC register base addresses</a> </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="adc_8c_source.html#l00256">256</a> of file <a class="el" href="adc_8c_source.html">adc.c</a>.</p>

<p class="reference">References <a class="el" href="adc__common__v2_8h_source.html#l00048">ADC_CFGR1</a>.</p>

</div>
</div>
<a id="gac59be11190b92659467a130485ed3083" name="gac59be11190b92659467a130485ed3083"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac59be11190b92659467a130485ed3083">&#9670;&nbsp;</a></span>adc_enable_analog_watchdog_on_selected_channel()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void adc_enable_analog_watchdog_on_selected_channel </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>adc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>channel</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC Enable Analog Watchdog for a Selected Channel. </p>
<p >The analog watchdog allows the monitoring of an analog signal between two threshold levels. The thresholds must be preset. Comparison is done before data alignment takes place, so the thresholds are left-aligned.</p>
<dl class="section note"><dt>Note</dt><dd>The analog watchdog must be enabled for either or both of the regular or injected channels. If neither are enabled, the analog watchdog feature will be disabled. If both are enabled, the same channel number is monitored <a class="el" href="group__adc__file.html#gab4cc03bbad2f235b9fb8ed1b89e24d25">adc_enable_analog_watchdog_injected</a>, <a class="el" href="group__adc__file.html#gad184024fbe1151c8d15fb09aaaf05328">adc_enable_analog_watchdog_regular</a>.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">adc</td><td>Unsigned int32. ADC block register address base <a class="el" href="group__adc__reg__base.html">ADC register base addresses</a> </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">channel</td><td>Unsigned int8. ADC channel numbe adc_watchdog_channel </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="adc_8c_source.html#l00280">280</a> of file <a class="el" href="adc_8c_source.html">adc.c</a>.</p>

<p class="reference">References <a class="el" href="adc__common__v2_8h_source.html#l00048">ADC_CFGR1</a>, <a class="el" href="adc__common__v2_8h_source.html#l00129">ADC_CFGR1_AWD1CH_VAL</a>, <a class="el" href="adc__common__v2_8h_source.html#l00132">ADC_CFGR1_AWD1EN</a>, and <a class="el" href="adc__common__v2_8h_source.html#l00134">ADC_CFGR1_AWD1SGL</a>.</p>

</div>
</div>
<a id="gad184024fbe1151c8d15fb09aaaf05328" name="gad184024fbe1151c8d15fb09aaaf05328"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad184024fbe1151c8d15fb09aaaf05328">&#9670;&nbsp;</a></span>adc_enable_analog_watchdog_regular()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void adc_enable_analog_watchdog_regular </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>adc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC Enable Analog Watchdog for Regular Conversions. </p>
<p >The analog watchdog allows the monitoring of an analog signal between two threshold levels. The thresholds must be preset. Comparison is done before data alignment takes place, so the thresholds are left-aligned.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">adc</td><td>Unsigned int32. ADC block register address base <a class="el" href="group__adc__reg__base.html">ADC register base addresses</a> </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="adc_8c_source.html#l00099">99</a> of file <a class="el" href="adc_8c_source.html">adc.c</a>.</p>

<p class="reference">References <a class="el" href="adc__common__v2_8h_source.html#l00048">ADC_CFGR1</a>, and <a class="el" href="adc__common__v2_8h_source.html#l00132">ADC_CFGR1_AWD1EN</a>.</p>

</div>
</div>
<a id="ga9965805fdbb3e7dd26a1afed91cc4fd2" name="ga9965805fdbb3e7dd26a1afed91cc4fd2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9965805fdbb3e7dd26a1afed91cc4fd2">&#9670;&nbsp;</a></span>adc_enable_automatic_injected_group_conversion()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void adc_enable_automatic_injected_group_conversion </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>adc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC Enable Automatic Injected Conversions. </p>
<p >The ADC converts a defined injected group of channels immediately after the regular channels have been converted. The external trigger on the injected channels is disabled as required.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">adc</td><td>Unsigned int32. ADC block register address base <a class="el" href="group__adc__reg__base.html">ADC register base addresses</a> </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="adc_8c_source.html#l00221">221</a> of file <a class="el" href="adc_8c_source.html">adc.c</a>.</p>

<p class="reference">References <a class="el" href="adc__common__v2_8h_source.html#l00048">ADC_CFGR1</a>, <a class="el" href="adc__common__v2__multi_8h_source.html#l00130">ADC_CFGR1_JAUTO</a>, and <a class="el" href="adc_8c_source.html#l00679">adc_disable_external_trigger_injected()</a>.</p>
<div class="dynheader">
Here is the call graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__adc__defines_ga9965805fdbb3e7dd26a1afed91cc4fd2_cgraph.png" border="0" usemap="#agroup__adc__defines_ga9965805fdbb3e7dd26a1afed91cc4fd2_cgraph" alt=""/></div>
<map name="agroup__adc__defines_ga9965805fdbb3e7dd26a1afed91cc4fd2_cgraph" id="agroup__adc__defines_ga9965805fdbb3e7dd26a1afed91cc4fd2_cgraph">
<area shape="rect" title="ADC Enable Automatic Injected Conversions." alt="" coords="5,5,208,47"/>
<area shape="rect" href="group__adc__file.html#ga8b130efffc0025a70451ea3f26c714b6" title="ADC Disable an External Trigger for Injected Channels." alt="" coords="256,5,416,47"/>
</map>
</div>

</div>
</div>
<a id="ga0658556084bbaf983bdc3e375c12ffc9" name="ga0658556084bbaf983bdc3e375c12ffc9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0658556084bbaf983bdc3e375c12ffc9">&#9670;&nbsp;</a></span>adc_enable_delayed_conversion_mode()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void adc_enable_delayed_conversion_mode </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>adc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable Delayed Conversion Mode. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">adc</td><td>ADC block register address base <a class="el" href="group__adc__reg__base.html">ADC register base addresses</a> </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="adc__common__v2_8c_source.html#l00416">416</a> of file <a class="el" href="adc__common__v2_8c_source.html">adc_common_v2.c</a>.</p>

<p class="reference">References <a class="el" href="adc__common__v2_8h_source.html#l00048">ADC_CFGR1</a>, and <a class="el" href="adc__common__v2_8h_source.html#l00138">ADC_CFGR1_AUTDLY</a>.</p>

</div>
</div>
<a id="ga214a9ead42c311498474678796e8e768" name="ga214a9ead42c311498474678796e8e768"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga214a9ead42c311498474678796e8e768">&#9670;&nbsp;</a></span>adc_enable_discontinuous_mode_injected()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void adc_enable_discontinuous_mode_injected </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>adc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC Enable Discontinuous Mode for Injected Conversions. </p>
<p >In this mode the ADC converts sequentially one channel of the defined group of injected channels, cycling back to the first channel in the group once the entire group has been converted.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">adc</td><td>Unsigned int32. ADC block register address base <a class="el" href="group__adc__reg__base.html">ADC register base addresses</a> </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="adc_8c_source.html#l00193">193</a> of file <a class="el" href="adc_8c_source.html">adc.c</a>.</p>

<p class="reference">References <a class="el" href="adc__common__v2_8h_source.html#l00048">ADC_CFGR1</a>, and <a class="el" href="adc__common__v2__multi_8h_source.html#l00139">ADC_CFGR1_JDISCEN</a>.</p>

</div>
</div>
<a id="ga57b3c58283977a60ab7e94b33d502ef8" name="ga57b3c58283977a60ab7e94b33d502ef8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga57b3c58283977a60ab7e94b33d502ef8">&#9670;&nbsp;</a></span>adc_enable_discontinuous_mode_regular()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void adc_enable_discontinuous_mode_regular </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>adc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>length</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC Enable Discontinuous Mode for Regular Conversions. </p>
<p >In this mode the ADC converts, on each trigger, a subgroup of up to 8 of the defined regular channel group. The subgroup is defined by the number of consecutive channels to be converted. After a subgroup has been converted the next trigger will start conversion of the immediately following subgroup of the same length or until the whole group has all been converted. When the whole group has been converted, the next trigger will restart conversion of the subgroup at the beginning of the whole group.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">adc</td><td>ADC block register address base <a class="el" href="group__adc__reg__base.html">ADC register base addresses</a> </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">length</td><td>Number of channels in the group adc_cr1_discnum </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="adc_8c_source.html#l00161">161</a> of file <a class="el" href="adc_8c_source.html">adc.c</a>.</p>

<p class="reference">References <a class="el" href="adc__common__v2_8h_source.html#l00048">ADC_CFGR1</a>, <a class="el" href="adc__common__v2_8h_source.html#l00136">ADC_CFGR1_DISCEN</a>, and <a class="el" href="adc__common__v2__multi_8h_source.html#l00142">ADC_CFGR1_DISCNUM_SHIFT</a>.</p>

</div>
</div>
<a id="gac33cd693a63bc2ae46110c758c49308f" name="gac33cd693a63bc2ae46110c758c49308f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac33cd693a63bc2ae46110c758c49308f">&#9670;&nbsp;</a></span>adc_enable_dma()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void adc_enable_dma </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>adc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC Enable DMA Transfers. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">adc</td><td>Unsigned int32. ADC base address (<a class="el" href="group__adc__reg__base.html">ADC register base addresses</a>) </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="adc__common__v2_8c_source.html#l00241">241</a> of file <a class="el" href="adc__common__v2_8c_source.html">adc_common_v2.c</a>.</p>

<p class="reference">References <a class="el" href="adc__common__v2_8h_source.html#l00048">ADC_CFGR1</a>, and <a class="el" href="adc__common__v2_8h_source.html#l00166">ADC_CFGR1_DMAEN</a>.</p>

</div>
</div>
<a id="ga2f4112c6905e14c8054e3bdcedf3ceb1" name="ga2f4112c6905e14c8054e3bdcedf3ceb1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2f4112c6905e14c8054e3bdcedf3ceb1">&#9670;&nbsp;</a></span>adc_enable_dma_circular_mode()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void adc_enable_dma_circular_mode </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>adc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable circular mode for DMA transfers. </p>
<p >For this to work it needs to be ebabled on the DMA side as well.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">adc</td><td>Unsigned int32. ADC base address (<a class="el" href="group__adc__reg__base.html">ADC register base addresses</a>) </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="adc__common__v2_8c_source.html#l00398">398</a> of file <a class="el" href="adc__common__v2_8c_source.html">adc_common_v2.c</a>.</p>

<p class="reference">References <a class="el" href="adc__common__v2_8h_source.html#l00048">ADC_CFGR1</a>, and <a class="el" href="adc__common__v2_8h_source.html#l00163">ADC_CFGR1_DMACFG</a>.</p>

</div>
</div>
<a id="ga676a51c5de3ef536538c89d7cdab0e1c" name="ga676a51c5de3ef536538c89d7cdab0e1c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga676a51c5de3ef536538c89d7cdab0e1c">&#9670;&nbsp;</a></span>adc_enable_eoc_interrupt()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void adc_enable_eoc_interrupt </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>adc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC Enable Regular End-Of-Conversion Interrupt. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">adc</td><td>Unsigned int32. ADC base address (<a class="el" href="group__adc__reg__base.html">ADC register base addresses</a>) </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="adc__common__v2_8c_source.html#l00308">308</a> of file <a class="el" href="adc__common__v2_8c_source.html">adc_common_v2.c</a>.</p>

<p class="reference">References <a class="el" href="adc__common__v2_8h_source.html#l00044">ADC_IER</a>, and <a class="el" href="adc__common__v2_8h_source.html#l00097">ADC_IER_EOCIE</a>.</p>

</div>
</div>
<a id="gab2b359caa41226508e5414a9fdf18fcd" name="gab2b359caa41226508e5414a9fdf18fcd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab2b359caa41226508e5414a9fdf18fcd">&#9670;&nbsp;</a></span>adc_enable_eoc_interrupt_injected()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void adc_enable_eoc_interrupt_injected </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>adc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC Enable Injected End-Of-Conversion Interrupt. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">adc</td><td>Unsigned int32. ADC block register address base <a class="el" href="group__adc__reg__base.html">ADC register base addresses</a> </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="adc_8c_source.html#l00297">297</a> of file <a class="el" href="adc_8c_source.html">adc.c</a>.</p>

<p class="reference">References <a class="el" href="adc__common__v2_8h_source.html#l00044">ADC_IER</a>, and <a class="el" href="adc__common__v2__multi_8h_source.html#l00116">ADC_IER_JEOCIE</a>.</p>

</div>
</div>
<a id="ga44f599a778c63636e1de6c5984b3c6b7" name="ga44f599a778c63636e1de6c5984b3c6b7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga44f599a778c63636e1de6c5984b3c6b7">&#9670;&nbsp;</a></span>adc_enable_eos_interrupt()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void adc_enable_eos_interrupt </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>adc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC Enable Regular End-Of-Sequence Interrupt. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">adc</td><td>Unsigned int32. ADC block register address base <a class="el" href="group__adc__reg__base.html">ADC register base addresses</a> </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="adc_8c_source.html#l00374">374</a> of file <a class="el" href="adc_8c_source.html">adc.c</a>.</p>

<p class="reference">References <a class="el" href="adc__common__v2_8h_source.html#l00044">ADC_IER</a>, and <a class="el" href="adc__common__v2_8h_source.html#l00094">ADC_IER_EOSIE</a>.</p>

</div>
</div>
<a id="ga9045439f16ca52685aa626681e14c4aa" name="ga9045439f16ca52685aa626681e14c4aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9045439f16ca52685aa626681e14c4aa">&#9670;&nbsp;</a></span>adc_enable_eos_interrupt_injected()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void adc_enable_eos_interrupt_injected </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>adc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC Enable Injected End-Of-Sequence Interrupt. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">adc</td><td>Unsigned int32. ADC block register address base <a class="el" href="group__adc__reg__base.html">ADC register base addresses</a> </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="adc_8c_source.html#l00321">321</a> of file <a class="el" href="adc_8c_source.html">adc.c</a>.</p>

<p class="reference">References <a class="el" href="adc__common__v2_8h_source.html#l00044">ADC_IER</a>, and <a class="el" href="adc__common__v2__multi_8h_source.html#l00114">ADC_IER_JEOSIE</a>.</p>

</div>
</div>
<a id="ga80a7e5a8b30daf2377e9746a3ba342e6" name="ga80a7e5a8b30daf2377e9746a3ba342e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga80a7e5a8b30daf2377e9746a3ba342e6">&#9670;&nbsp;</a></span>adc_enable_external_trigger_injected()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void adc_enable_external_trigger_injected </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>adc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>trigger</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>polarity</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC Enable an External Trigger for Injected Channels. </p>
<p >This enables an external trigger for set of defined injected channels, and sets the polarity of the trigger event: rising or falling edge or both.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">adc</td><td>Unsigned int32. ADC block register address base <a class="el" href="group__adc__reg__base.html">ADC register base addresses</a> </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">trigger</td><td>Unsigned int8. Trigger identifier adc_trigger_injected </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">polarity</td><td>Unsigned int32. Trigger polarity adc_trigger_polarity_injected </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="adc_8c_source.html#l00662">662</a> of file <a class="el" href="adc_8c_source.html">adc.c</a>.</p>

<p class="reference">References <a class="el" href="adc__common__v2__multi_8h_source.html#l00061">ADC_JSQR</a>, <a class="el" href="f3_2adc_8h_source.html#l00288">ADC_JSQR_JEXTEN_MASK</a>, and <a class="el" href="f3_2adc_8h_source.html#l00308">ADC_JSQR_JEXTSEL_MASK</a>.</p>

</div>
</div>
<a id="ga76c6bccdcf0c0c25bacd9aef5aa41802" name="ga76c6bccdcf0c0c25bacd9aef5aa41802"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga76c6bccdcf0c0c25bacd9aef5aa41802">&#9670;&nbsp;</a></span>adc_enable_external_trigger_regular()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void adc_enable_external_trigger_regular </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>adc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>trigger</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>polarity</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC Enable an External Trigger for Regular Channels. </p>
<p >This enables an external trigger for set of defined regular channels, and sets the polarity of the trigger event: rising or falling edge or both. Note that if the trigger polarity is zero, triggering is disabled.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">adc</td><td>Unsigned int32. ADC block register address base <a class="el" href="group__adc__reg__base.html">ADC register base addresses</a> </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">trigger</td><td>Unsigned int32. Trigger identifier adc_trigger_regular </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">polarity</td><td>Unsigned int32. Trigger polarity adc_trigger_polarity_regular </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="adc_8c_source.html#l00626">626</a> of file <a class="el" href="adc_8c_source.html">adc.c</a>.</p>

<p class="reference">References <a class="el" href="adc__common__v2_8h_source.html#l00048">ADC_CFGR1</a>, <a class="el" href="adc__common__v2_8h_source.html#l00144">ADC_CFGR1_EXTEN_MASK</a>, and <a class="el" href="f3_2adc_8h_source.html#l00219">ADC_CFGR1_EXTSEL_MASK</a>.</p>

</div>
</div>
<a id="ga9f618863d8b3ae15dc18035ce894e746" name="ga9f618863d8b3ae15dc18035ce894e746"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9f618863d8b3ae15dc18035ce894e746">&#9670;&nbsp;</a></span>adc_enable_overrun_interrupt()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void adc_enable_overrun_interrupt </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>adc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC Enable the Overrun Interrupt. </p>
<p >The overrun interrupt is generated when data is not read from a result register before the next conversion is written. If DMA is enabled, all transfers are terminated and any conversion sequence is aborted.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">adc</td><td>Unsigned int32. ADC base address (<a class="el" href="group__adc__reg__base.html">ADC register base addresses</a>) </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="adc__common__v2_8c_source.html#l00263">263</a> of file <a class="el" href="adc__common__v2_8c_source.html">adc_common_v2.c</a>.</p>

<p class="reference">References <a class="el" href="adc__common__v2_8h_source.html#l00044">ADC_IER</a>, and <a class="el" href="adc__common__v2_8h_source.html#l00092">ADC_IER_OVRIE</a>.</p>

</div>
</div>
<a id="gaacaa93447c7767aa01b098491a271245" name="gaacaa93447c7767aa01b098491a271245"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaacaa93447c7767aa01b098491a271245">&#9670;&nbsp;</a></span>adc_enable_regulator()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void adc_enable_regulator </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>adc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable the ADC Voltage regulator Before any use of the ADC, the ADC Voltage regulator must be enabled. </p>
<p >You must wait up to 10uSecs afterwards before trying anything else. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">adc</td><td>ADC block register address base </td></tr>
  </table>
  </dd>
</dl>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__adc__file.html#ga392863de891d13da5a318a133f32b6a1" title="Disable the ADC Voltage regulator You can disable the adc vreg when not in use to save power.">adc_disable_regulator</a> </dd></dl>

<p class="definition">Definition at line <a class="el" href="adc_8c_source.html#l00711">711</a> of file <a class="el" href="adc_8c_source.html">adc.c</a>.</p>

<p class="reference">References <a class="el" href="adc__common__v2_8h_source.html#l00046">ADC_CR</a>, and <a class="el" href="f3_2adc_8h_source.html#l00208">ADC_CR_ADVREGEN_ENABLE</a>.</p>

</div>
</div>
<a id="ga7728b2073c9f35ec8dc86e4464a80d14" name="ga7728b2073c9f35ec8dc86e4464a80d14"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7728b2073c9f35ec8dc86e4464a80d14">&#9670;&nbsp;</a></span>adc_enable_temperature_sensor()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void adc_enable_temperature_sensor </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable the temperature sensor (only) The channel this is available on is unfortunately not consistent, even though the bit used to enable it is. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__adc__file.html#ga0c63fddac8988654e5c84f318387d2dd" title="Disable the temperature sensor (only)">adc_disable_temperature_sensor</a> </dd></dl>

<p class="definition">Definition at line <a class="el" href="adc__common__v2_8c_source.html#l00342">342</a> of file <a class="el" href="adc__common__v2_8c_source.html">adc_common_v2.c</a>.</p>

<p class="reference">References <a class="el" href="f3_2adc_8h_source.html#l00045">ADC1</a>, <a class="el" href="adc__common__v2_8h_source.html#l00060">ADC_CCR</a>, and <a class="el" href="f3_2adc_8h_source.html#l00473">ADC_CCR_TSEN</a>.</p>

</div>
</div>
<a id="ga1b85ace40c2c67808739eac33b2f2204" name="ga1b85ace40c2c67808739eac33b2f2204"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1b85ace40c2c67808739eac33b2f2204">&#9670;&nbsp;</a></span>adc_enable_vrefint()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void adc_enable_vrefint </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable the internal voltage reference (only) The channel this is available on is unfortunately not consistent, even though the bit used to enable it is. </p>
<p >FIXME - on f3, you can actually have it on ADC34 as well! </p><dl class="section see"><dt>See also</dt><dd><a class="el" href="group__adc__file.html#ga358a386b41f5f1de40e1db58fcbcf883" title="Disable the internal voltage reference (only)">adc_disable_vrefint</a> </dd></dl>

<p class="definition">Definition at line <a class="el" href="adc__common__v2_8c_source.html#l00363">363</a> of file <a class="el" href="adc__common__v2_8c_source.html">adc_common_v2.c</a>.</p>

<p class="reference">References <a class="el" href="f3_2adc_8h_source.html#l00045">ADC1</a>, <a class="el" href="adc__common__v2_8h_source.html#l00060">ADC_CCR</a>, and <a class="el" href="f3_2adc_8h_source.html#l00476">ADC_CCR_VREFEN</a>.</p>

</div>
</div>
<a id="gaf297c53a2e00673df5b85eeb87683ba2" name="gaf297c53a2e00673df5b85eeb87683ba2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf297c53a2e00673df5b85eeb87683ba2">&#9670;&nbsp;</a></span>adc_eoc()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool adc_eoc </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>adc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC Read the End-of-Conversion Flag. </p>
<p >This flag is set by hardware at the end of each regular conversion of a channel when a new data is available in the ADCx_DR register.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">adc</td><td>Unsigned int32. ADC block register address base <a class="el" href="group__adc__reg__base.html">ADC register base addresses</a> </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>bool. End of conversion flag. </dd></dl>

<p class="definition">Definition at line <a class="el" href="adc__common__v2_8c_source.html#l00049">49</a> of file <a class="el" href="adc__common__v2_8c_source.html">adc_common_v2.c</a>.</p>

<p class="reference">References <a class="el" href="adc__common__v2_8h_source.html#l00042">ADC_ISR</a>, and <a class="el" href="adc__common__v2_8h_source.html#l00077">ADC_ISR_EOC</a>.</p>

</div>
</div>
<a id="gad2a065923adced21827480f124ff4a61" name="gad2a065923adced21827480f124ff4a61"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad2a065923adced21827480f124ff4a61">&#9670;&nbsp;</a></span>adc_eoc_injected()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool adc_eoc_injected </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>adc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC Read the End-of-Conversion Flag for Injected Conversion. </p>
<p >This flag is set by hardware at the end of each injected conversion of a channel when a new data is available in the corresponding ADCx_JDRy register.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">adc</td><td>Unsigned int32. ADC block register address base <a class="el" href="group__adc__reg__base.html">ADC register base addresses</a> </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>bool. End of conversion flag. </dd></dl>

<p class="definition">Definition at line <a class="el" href="adc_8c_source.html#l00491">491</a> of file <a class="el" href="adc_8c_source.html">adc.c</a>.</p>

<p class="reference">References <a class="el" href="adc__common__v2_8h_source.html#l00042">ADC_ISR</a>, and <a class="el" href="adc__common__v2__multi_8h_source.html#l00103">ADC_ISR_JEOC</a>.</p>

</div>
</div>
<a id="ga72cafc5c71fd0cf6b239547fdab49930" name="ga72cafc5c71fd0cf6b239547fdab49930"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga72cafc5c71fd0cf6b239547fdab49930">&#9670;&nbsp;</a></span>adc_eos()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool adc_eos </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>adc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC Read the End-of-Sequence Flag for Regular Conversions. </p>
<p >This flag is set after all channels of an regular group have been converted.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">adc</td><td>Unsigned int32. ADC block register address base <a class="el" href="group__adc__reg__base.html">ADC register base addresses</a> </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>bool. End of conversion flag. </dd></dl>

<p class="definition">Definition at line <a class="el" href="adc__common__v2_8c_source.html#l00063">63</a> of file <a class="el" href="adc__common__v2_8c_source.html">adc_common_v2.c</a>.</p>

<p class="reference">References <a class="el" href="adc__common__v2_8h_source.html#l00042">ADC_ISR</a>, and <a class="el" href="adc__common__v2_8h_source.html#l00074">ADC_ISR_EOS</a>.</p>

</div>
</div>
<a id="gad6a48b6c1eaf99b59eecf65f6de2cfe3" name="gad6a48b6c1eaf99b59eecf65f6de2cfe3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad6a48b6c1eaf99b59eecf65f6de2cfe3">&#9670;&nbsp;</a></span>adc_eos_injected()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool adc_eos_injected </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>adc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC Read the End-of-Sequence Flag for Injected Conversions. </p>
<p >This flag is set after all channels of an injected group have been converted.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">adc</td><td>Unsigned int32. ADC block register address base <a class="el" href="group__adc__reg__base.html">ADC register base addresses</a> </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>bool. End of conversion flag. </dd></dl>

<p class="definition">Definition at line <a class="el" href="adc_8c_source.html#l00506">506</a> of file <a class="el" href="adc_8c_source.html">adc.c</a>.</p>

<p class="reference">References <a class="el" href="adc__common__v2_8h_source.html#l00042">ADC_ISR</a>, and <a class="el" href="adc__common__v2__multi_8h_source.html#l00101">ADC_ISR_JEOS</a>.</p>

</div>
</div>
<a id="gad8748ca84ef6a2301ea78d0a88bdb177" name="gad8748ca84ef6a2301ea78d0a88bdb177"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad8748ca84ef6a2301ea78d0a88bdb177">&#9670;&nbsp;</a></span>adc_get_overrun_flag()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool adc_get_overrun_flag </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>adc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC Read the Overrun Flag. </p>
<p >The overrun flag is set when data is not read from a result register before the next conversion is written. If DMA is enabled, all transfers are terminated and any conversion sequence is aborted.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">adc</td><td>Unsigned int32. ADC base address (<a class="el" href="group__adc__reg__base.html">ADC register base addresses</a>) </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="adc__common__v2_8c_source.html#l00285">285</a> of file <a class="el" href="adc__common__v2_8c_source.html">adc_common_v2.c</a>.</p>

<p class="reference">References <a class="el" href="adc__common__v2_8h_source.html#l00042">ADC_ISR</a>, and <a class="el" href="adc__common__v2_8h_source.html#l00072">ADC_ISR_OVR</a>.</p>

</div>
</div>
<a id="ga37997bb58b994e863da3821b2a8ad116" name="ga37997bb58b994e863da3821b2a8ad116"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga37997bb58b994e863da3821b2a8ad116">&#9670;&nbsp;</a></span>adc_is_calibrating()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool adc_is_calibrating </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>adc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Is the ADC Calibrating? </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">adc</td><td>ADC Block register address base <a class="el" href="group__adc__reg__base.html">ADC register base addresses</a> </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>true if the adc is currently calibrating </dd></dl>

<p class="definition">Definition at line <a class="el" href="adc__common__v2_8c_source.html#l00166">166</a> of file <a class="el" href="adc__common__v2_8c_source.html">adc_common_v2.c</a>.</p>

<p class="reference">References <a class="el" href="adc__common__v2_8h_source.html#l00046">ADC_CR</a>, and <a class="el" href="adc__common__v2_8h_source.html#l00110">ADC_CR_ADCAL</a>.</p>

<p class="reference">Referenced by <a class="el" href="adc__common__v2_8c_source.html#l00175">adc_calibrate()</a>.</p>
<div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__adc__defines_ga37997bb58b994e863da3821b2a8ad116_icgraph.png" border="0" usemap="#agroup__adc__defines_ga37997bb58b994e863da3821b2a8ad116_icgraph" alt=""/></div>
<map name="agroup__adc__defines_ga37997bb58b994e863da3821b2a8ad116_icgraph" id="agroup__adc__defines_ga37997bb58b994e863da3821b2a8ad116_icgraph">
<area shape="rect" title="Is the ADC Calibrating?" alt="" coords="163,5,301,32"/>
<area shape="rect" href="group__adc__file.html#gaf00826e672ec8c4f1e8fac757ab83641" title="Start ADC calibration and wait for it to finish." alt="" coords="5,5,115,32"/>
</map>
</div>

</div>
</div>
<a id="gae55af0a75a5724cb3776a283f786e939" name="gae55af0a75a5724cb3776a283f786e939"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae55af0a75a5724cb3776a283f786e939">&#9670;&nbsp;</a></span>adc_is_power_off()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool adc_is_power_off </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>adc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Is the ADC powered down? </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__adc__file.html#ga8bc7f5a8d119376087ff5b73db34b013" title="Turn off the ADC (async) This will actually block if it needs to turn off a currently running convers...">adc_power_off_async</a> </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">adc</td><td>ADC Block register address base <a class="el" href="group__adc__reg__base.html">ADC register base addresses</a> </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="adc__common__v2_8c_source.html#l00132">132</a> of file <a class="el" href="adc__common__v2_8c_source.html">adc_common_v2.c</a>.</p>

<p class="reference">References <a class="el" href="adc__common__v2_8h_source.html#l00046">ADC_CR</a>, and <a class="el" href="adc__common__v2_8h_source.html#l00118">ADC_CR_ADEN</a>.</p>

<p class="reference">Referenced by <a class="el" href="adc__common__v2_8c_source.html#l00144">adc_power_off()</a>, and <a class="el" href="adc__common__v2_8c_source.html#l00108">adc_power_off_async()</a>.</p>
<div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__adc__defines_gae55af0a75a5724cb3776a283f786e939_icgraph.png" border="0" usemap="#agroup__adc__defines_gae55af0a75a5724cb3776a283f786e939_icgraph" alt=""/></div>
<map name="agroup__adc__defines_gae55af0a75a5724cb3776a283f786e939_icgraph" id="agroup__adc__defines_gae55af0a75a5724cb3776a283f786e939_icgraph">
<area shape="rect" title="Is the ADC powered down?" alt="" coords="379,5,513,32"/>
<area shape="rect" href="group__adc__file.html#ga1ac745d1052240adb5cf55d3ed8b5aad" title="Turn off the ADC This will actually block if it needs to turn off a currently running conversion,..." alt="" coords="5,5,121,32"/>
<area shape="rect" href="group__adc__file.html#ga8bc7f5a8d119376087ff5b73db34b013" title="Turn off the ADC (async) This will actually block if it needs to turn off a currently running convers..." alt="" coords="169,31,331,57"/>
</map>
</div>

</div>
</div>
<a id="ga3c68941e820f12bce95b73ed065dabd3" name="ga3c68941e820f12bce95b73ed065dabd3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3c68941e820f12bce95b73ed065dabd3">&#9670;&nbsp;</a></span>adc_is_power_on()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool adc_is_power_on </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>adc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Is the ADC powered up and ready? </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__adc__file.html#ga44915d9f756c0f5ddb23166ad82a70bf" title="Turn on the ADC (async)">adc_power_on_async</a> </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">adc</td><td>ADC Block register address base <a class="el" href="group__adc__reg__base.html">ADC register base addresses</a> </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>true if adc is ready for use </dd></dl>

<p class="definition">Definition at line <a class="el" href="adc__common__v2_8c_source.html#l00084">84</a> of file <a class="el" href="adc__common__v2_8c_source.html">adc_common_v2.c</a>.</p>

<p class="reference">References <a class="el" href="adc__common__v2_8h_source.html#l00042">ADC_ISR</a>, and <a class="el" href="adc__common__v2_8h_source.html#l00081">ADC_ISR_ADRDY</a>.</p>

<p class="reference">Referenced by <a class="el" href="adc__common__v2_8c_source.html#l00094">adc_power_on()</a>.</p>
<div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__adc__defines_ga3c68941e820f12bce95b73ed065dabd3_icgraph.png" border="0" usemap="#agroup__adc__defines_ga3c68941e820f12bce95b73ed065dabd3_icgraph" alt=""/></div>
<map name="agroup__adc__defines_ga3c68941e820f12bce95b73ed065dabd3_icgraph" id="agroup__adc__defines_ga3c68941e820f12bce95b73ed065dabd3_icgraph">
<area shape="rect" title="Is the ADC powered up and ready?" alt="" coords="168,5,301,32"/>
<area shape="rect" href="group__adc__file.html#ga51f01f6dedbcfc4231e0fc1d8943d956" title="Turn on the ADC." alt="" coords="5,5,120,32"/>
</map>
</div>

</div>
</div>
<a id="ga1ac745d1052240adb5cf55d3ed8b5aad" name="ga1ac745d1052240adb5cf55d3ed8b5aad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1ac745d1052240adb5cf55d3ed8b5aad">&#9670;&nbsp;</a></span>adc_power_off()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void adc_power_off </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>adc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Turn off the ADC This will actually block if it needs to turn off a currently running conversion, as per ref man. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__adc__file.html#ga8bc7f5a8d119376087ff5b73db34b013" title="Turn off the ADC (async) This will actually block if it needs to turn off a currently running convers...">adc_power_off_async</a> </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">adc</td><td>ADC Block register address base <a class="el" href="group__adc__reg__base.html">ADC register base addresses</a> </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="adc__common__v2_8c_source.html#l00144">144</a> of file <a class="el" href="adc__common__v2_8c_source.html">adc_common_v2.c</a>.</p>

<p class="reference">References <a class="el" href="adc__common__v2_8c_source.html#l00132">adc_is_power_off()</a>, and <a class="el" href="adc__common__v2_8c_source.html#l00108">adc_power_off_async()</a>.</p>
<div class="dynheader">
Here is the call graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__adc__defines_ga1ac745d1052240adb5cf55d3ed8b5aad_cgraph.png" border="0" usemap="#agroup__adc__defines_ga1ac745d1052240adb5cf55d3ed8b5aad_cgraph" alt=""/></div>
<map name="agroup__adc__defines_ga1ac745d1052240adb5cf55d3ed8b5aad_cgraph" id="agroup__adc__defines_ga1ac745d1052240adb5cf55d3ed8b5aad_cgraph">
<area shape="rect" title="Turn off the ADC This will actually block if it needs to turn off a currently running conversion,..." alt="" coords="5,5,121,32"/>
<area shape="rect" href="group__adc__file.html#gae55af0a75a5724cb3776a283f786e939" title="Is the ADC powered down?" alt="" coords="379,5,513,32"/>
<area shape="rect" href="group__adc__file.html#ga8bc7f5a8d119376087ff5b73db34b013" title="Turn off the ADC (async) This will actually block if it needs to turn off a currently running convers..." alt="" coords="169,31,331,57"/>
</map>
</div>

</div>
</div>
<a id="ga8bc7f5a8d119376087ff5b73db34b013" name="ga8bc7f5a8d119376087ff5b73db34b013"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8bc7f5a8d119376087ff5b73db34b013">&#9670;&nbsp;</a></span>adc_power_off_async()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void adc_power_off_async </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>adc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Turn off the ADC (async) This will actually block if it needs to turn off a currently running conversion, as per ref man. </p>
<p >(Handles injected on hardware that supports injected conversions. </p><dl class="section see"><dt>See also</dt><dd>adc_wait_power_off </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">adc</td><td>ADC Block register address base <a class="el" href="group__adc__reg__base.html">ADC register base addresses</a> </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="adc__common__v2_8c_source.html#l00108">108</a> of file <a class="el" href="adc__common__v2_8c_source.html">adc_common_v2.c</a>.</p>

<p class="reference">References <a class="el" href="adc__common__v2_8h_source.html#l00046">ADC_CR</a>, <a class="el" href="adc__common__v2_8h_source.html#l00116">ADC_CR_ADDIS</a>, <a class="el" href="adc__common__v2_8h_source.html#l00114">ADC_CR_ADSTART</a>, <a class="el" href="adc__common__v2_8h_source.html#l00112">ADC_CR_ADSTP</a>, <a class="el" href="adc__common__v2__multi_8h_source.html#l00125">ADC_CR_JADSTART</a>, <a class="el" href="adc__common__v2__multi_8h_source.html#l00123">ADC_CR_JADSTP</a>, and <a class="el" href="adc__common__v2_8c_source.html#l00132">adc_is_power_off()</a>.</p>

<p class="reference">Referenced by <a class="el" href="adc__common__v2_8c_source.html#l00144">adc_power_off()</a>.</p>
<div class="dynheader">
Here is the call graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__adc__defines_ga8bc7f5a8d119376087ff5b73db34b013_cgraph.png" border="0" usemap="#agroup__adc__defines_ga8bc7f5a8d119376087ff5b73db34b013_cgraph" alt=""/></div>
<map name="agroup__adc__defines_ga8bc7f5a8d119376087ff5b73db34b013_cgraph" id="agroup__adc__defines_ga8bc7f5a8d119376087ff5b73db34b013_cgraph">
<area shape="rect" title="Turn off the ADC (async) This will actually block if it needs to turn off a currently running convers..." alt="" coords="5,5,167,32"/>
<area shape="rect" href="group__adc__file.html#gae55af0a75a5724cb3776a283f786e939" title="Is the ADC powered down?" alt="" coords="215,5,349,32"/>
</map>
</div>
<div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__adc__defines_ga8bc7f5a8d119376087ff5b73db34b013_icgraph.png" border="0" usemap="#agroup__adc__defines_ga8bc7f5a8d119376087ff5b73db34b013_icgraph" alt=""/></div>
<map name="agroup__adc__defines_ga8bc7f5a8d119376087ff5b73db34b013_icgraph" id="agroup__adc__defines_ga8bc7f5a8d119376087ff5b73db34b013_icgraph">
<area shape="rect" title="Turn off the ADC (async) This will actually block if it needs to turn off a currently running convers..." alt="" coords="169,5,331,32"/>
<area shape="rect" href="group__adc__file.html#ga1ac745d1052240adb5cf55d3ed8b5aad" title="Turn off the ADC This will actually block if it needs to turn off a currently running conversion,..." alt="" coords="5,5,121,32"/>
</map>
</div>

</div>
</div>
<a id="ga51f01f6dedbcfc4231e0fc1d8943d956" name="ga51f01f6dedbcfc4231e0fc1d8943d956"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga51f01f6dedbcfc4231e0fc1d8943d956">&#9670;&nbsp;</a></span>adc_power_on()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void adc_power_on </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>adc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Turn on the ADC. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__adc__file.html#ga44915d9f756c0f5ddb23166ad82a70bf" title="Turn on the ADC (async)">adc_power_on_async</a> </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">adc</td><td>ADC Block register address base <a class="el" href="group__adc__reg__base.html">ADC register base addresses</a> </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="adc__common__v2_8c_source.html#l00094">94</a> of file <a class="el" href="adc__common__v2_8c_source.html">adc_common_v2.c</a>.</p>

<p class="reference">References <a class="el" href="adc__common__v2_8c_source.html#l00084">adc_is_power_on()</a>, and <a class="el" href="adc__common__v2_8c_source.html#l00073">adc_power_on_async()</a>.</p>
<div class="dynheader">
Here is the call graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__adc__defines_ga51f01f6dedbcfc4231e0fc1d8943d956_cgraph.png" border="0" usemap="#agroup__adc__defines_ga51f01f6dedbcfc4231e0fc1d8943d956_cgraph" alt=""/></div>
<map name="agroup__adc__defines_ga51f01f6dedbcfc4231e0fc1d8943d956_cgraph" id="agroup__adc__defines_ga51f01f6dedbcfc4231e0fc1d8943d956_cgraph">
<area shape="rect" title="Turn on the ADC." alt="" coords="5,31,120,57"/>
<area shape="rect" href="group__adc__file.html#ga3c68941e820f12bce95b73ed065dabd3" title="Is the ADC powered up and ready?" alt="" coords="181,5,315,32"/>
<area shape="rect" href="group__adc__file.html#ga44915d9f756c0f5ddb23166ad82a70bf" title="Turn on the ADC (async)" alt="" coords="168,56,328,83"/>
</map>
</div>

</div>
</div>
<a id="ga44915d9f756c0f5ddb23166ad82a70bf" name="ga44915d9f756c0f5ddb23166ad82a70bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga44915d9f756c0f5ddb23166ad82a70bf">&#9670;&nbsp;</a></span>adc_power_on_async()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void adc_power_on_async </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>adc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Turn on the ADC (async) </p>
<dl class="section see"><dt>See also</dt><dd>adc_wait_power_on </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">adc</td><td>ADC Block register address base <a class="el" href="group__adc__reg__base.html">ADC register base addresses</a> </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="adc__common__v2_8c_source.html#l00073">73</a> of file <a class="el" href="adc__common__v2_8c_source.html">adc_common_v2.c</a>.</p>

<p class="reference">References <a class="el" href="adc__common__v2_8h_source.html#l00046">ADC_CR</a>, and <a class="el" href="adc__common__v2_8h_source.html#l00118">ADC_CR_ADEN</a>.</p>

<p class="reference">Referenced by <a class="el" href="adc__common__v2_8c_source.html#l00094">adc_power_on()</a>.</p>
<div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__adc__defines_ga44915d9f756c0f5ddb23166ad82a70bf_icgraph.png" border="0" usemap="#agroup__adc__defines_ga44915d9f756c0f5ddb23166ad82a70bf_icgraph" alt=""/></div>
<map name="agroup__adc__defines_ga44915d9f756c0f5ddb23166ad82a70bf_icgraph" id="agroup__adc__defines_ga44915d9f756c0f5ddb23166ad82a70bf_icgraph">
<area shape="rect" title="Turn on the ADC (async)" alt="" coords="168,5,328,32"/>
<area shape="rect" href="group__adc__file.html#ga51f01f6dedbcfc4231e0fc1d8943d956" title="Turn on the ADC." alt="" coords="5,5,120,32"/>
</map>
</div>

</div>
</div>
<a id="gab96e1ce8d28ce696dc70e231a8da936e" name="gab96e1ce8d28ce696dc70e231a8da936e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab96e1ce8d28ce696dc70e231a8da936e">&#9670;&nbsp;</a></span>adc_read_injected()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t adc_read_injected </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>adc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>reg</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC Read from an Injected Conversion Result Register. </p>
<p >The result read back from the selected injected result register (one of four) is 12 bits, right or left aligned within the first 16 bits. The result can have a negative value if the injected channel offset has been set </p><dl class="section see"><dt>See also</dt><dd><a class="el" href="group__adc__file.html#gac3af5b84c1af074f2c9de07b0ed73470" title="ADC Set the Injected Channel Data Offset.">adc_set_injected_offset</a>.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">adc</td><td>Unsigned int32. ADC block register address base <a class="el" href="group__adc__reg__base.html">ADC register base addresses</a> </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">reg</td><td>Unsigned int8. Register number (1 ... 4). </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Unsigned int32 conversion result. </dd></dl>

<p class="definition">Definition at line <a class="el" href="adc_8c_source.html#l00526">526</a> of file <a class="el" href="adc_8c_source.html">adc.c</a>.</p>

<p class="reference">References <a class="el" href="adc__common__v2__multi_8h_source.html#l00070">ADC_JDR1</a>, <a class="el" href="adc__common__v2__multi_8h_source.html#l00071">ADC_JDR2</a>, <a class="el" href="adc__common__v2__multi_8h_source.html#l00072">ADC_JDR3</a>, and <a class="el" href="adc__common__v2__multi_8h_source.html#l00073">ADC_JDR4</a>.</p>

</div>
</div>
<a id="ga52c4b90afb2a3aa032794342b8eaf38e" name="ga52c4b90afb2a3aa032794342b8eaf38e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga52c4b90afb2a3aa032794342b8eaf38e">&#9670;&nbsp;</a></span>adc_read_regular()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t adc_read_regular </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>adc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC Read from the Regular Conversion Result Register. </p>
<p >The result read back is 12 bits, right or left aligned within the first 16 bits.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">adc</td><td>Unsigned int32. ADC block register address base <a class="el" href="group__adc__reg__base.html">ADC register base addresses</a> </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Unsigned int32 conversion result. </dd></dl>

<p class="definition">Definition at line <a class="el" href="adc__common__v2_8c_source.html#l00331">331</a> of file <a class="el" href="adc__common__v2_8c_source.html">adc_common_v2.c</a>.</p>

<p class="reference">References <a class="el" href="adc__common__v2_8h_source.html#l00056">ADC_DR</a>.</p>

</div>
</div>
<a id="gab4b7a6778962ec4e640ffb5dd9815a39" name="gab4b7a6778962ec4e640ffb5dd9815a39"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab4b7a6778962ec4e640ffb5dd9815a39">&#9670;&nbsp;</a></span>adc_set_clk_prescale()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void adc_set_clk_prescale </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>adc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>prescale</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC Set Clock Prescale. </p>
<p >The ADC clock taken from the APB2 clock can be scaled down by 2, 4, 6 or 8.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir"></td><td class="paramname">adc</td><td>peripheral of choice <a class="el" href="group__adc__reg__base.html">ADC register base addresses</a> </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">prescale</td><td>Unsigned int32. Prescale value for ADC Clock adc_ccr_adcpre </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="adc_8c_source.html#l00585">585</a> of file <a class="el" href="adc_8c_source.html">adc.c</a>.</p>

<p class="reference">References <a class="el" href="adc__common__v2_8h_source.html#l00060">ADC_CCR</a>.</p>

</div>
</div>
<a id="ga366654c02369a57e3a79cb395966fbeb" name="ga366654c02369a57e3a79cb395966fbeb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga366654c02369a57e3a79cb395966fbeb">&#9670;&nbsp;</a></span>adc_set_continuous_conversion_mode()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void adc_set_continuous_conversion_mode </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>adc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable Continuous Conversion Mode In this mode the ADC starts a new conversion of a single channel or a channel group immediately following completion of the previous channel group conversion. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">adc</td><td>ADC block register address base <a class="el" href="group__adc__reg__base.html">ADC register base addresses</a> </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="adc__common__v2_8c_source.html#l00189">189</a> of file <a class="el" href="adc__common__v2_8c_source.html">adc_common_v2.c</a>.</p>

<p class="reference">References <a class="el" href="adc__common__v2_8h_source.html#l00048">ADC_CFGR1</a>, and <a class="el" href="adc__common__v2_8h_source.html#l00140">ADC_CFGR1_CONT</a>.</p>

</div>
</div>
<a id="gac3af5b84c1af074f2c9de07b0ed73470" name="gac3af5b84c1af074f2c9de07b0ed73470"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac3af5b84c1af074f2c9de07b0ed73470">&#9670;&nbsp;</a></span>adc_set_injected_offset()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void adc_set_injected_offset </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>adc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>offset</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC Set the Injected Channel Data Offset. </p>
<p >This value is subtracted from the injected channel results after conversion is complete, and can result in negative results. A separate value can be specified for each injected data register.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">adc</td><td>Unsigned int32. ADC block register address base <a class="el" href="group__adc__reg__base.html">ADC register base addresses</a> </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">reg</td><td>Unsigned int8. Register number (1 ... 4). </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">offset</td><td>Unsigned int32. </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="adc_8c_source.html#l00554">554</a> of file <a class="el" href="adc_8c_source.html">adc.c</a>.</p>

<p class="reference">References <a class="el" href="adc__common__v2__multi_8h_source.html#l00064">ADC_OFR1</a>, <a class="el" href="f3_2adc_8h_source.html#l00320">ADC_OFR1_OFFSET1_EN</a>, <a class="el" href="adc__common__v2__multi_8h_source.html#l00065">ADC_OFR2</a>, <a class="el" href="f3_2adc_8h_source.html#l00333">ADC_OFR2_OFFSET2_EN</a>, <a class="el" href="adc__common__v2__multi_8h_source.html#l00066">ADC_OFR3</a>, <a class="el" href="f3_2adc_8h_source.html#l00346">ADC_OFR3_OFFSET3_EN</a>, <a class="el" href="adc__common__v2__multi_8h_source.html#l00067">ADC_OFR4</a>, and <a class="el" href="f3_2adc_8h_source.html#l00359">ADC_OFR4_OFFSET4_EN</a>.</p>

</div>
</div>
<a id="ga63cd6fdcf7156d16992b278a25acf27e" name="ga63cd6fdcf7156d16992b278a25acf27e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga63cd6fdcf7156d16992b278a25acf27e">&#9670;&nbsp;</a></span>adc_set_injected_sequence()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void adc_set_injected_sequence </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>adc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>length</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>channel</em>[]&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC Set an Injected Channel Conversion Sequence. </p>
<p >Defines a sequence of channels to be converted as an injected group with a length from 1 to 4 channels. If this is called during conversion, the current conversion is reset and conversion begins again with the newly defined group.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">adc</td><td>Unsigned int32. ADC block register address base <a class="el" href="group__adc__reg__base.html">ADC register base addresses</a> </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">length</td><td>Unsigned int8. Number of channels in the group. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">channel</td><td>Unsigned int8[]. Set of channels in sequence, integers 0..18 </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="adc_8c_source.html#l00461">461</a> of file <a class="el" href="adc_8c_source.html">adc.c</a>.</p>

<p class="reference">References <a class="el" href="adc__common__v2__multi_8h_source.html#l00061">ADC_JSQR</a>, <a class="el" href="f3_2adc_8h_source.html#l00269">ADC_JSQR_JL_VAL</a>, and <a class="el" href="f3_2adc_8h_source.html#l00268">ADC_JSQR_JSQ_VAL</a>.</p>

</div>
</div>
<a id="ga87e3c678306379082761a3b096ab8ccb" name="ga87e3c678306379082761a3b096ab8ccb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga87e3c678306379082761a3b096ab8ccb">&#9670;&nbsp;</a></span>adc_set_left_aligned()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void adc_set_left_aligned </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>adc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC Set the Data as Left Aligned. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">adc</td><td>Unsigned int32. ADC base address (<a class="el" href="group__adc__reg__base.html">ADC register base addresses</a>) </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="adc__common__v2_8c_source.html#l00223">223</a> of file <a class="el" href="adc__common__v2_8c_source.html">adc_common_v2.c</a>.</p>

<p class="reference">References <a class="el" href="adc__common__v2_8h_source.html#l00048">ADC_CFGR1</a>, and <a class="el" href="f3_2adc_8h_source.html#l00215">ADC_CFGR1_ALIGN</a>.</p>

</div>
</div>
<a id="gaa6b95e470c2454150c6157a1a18a43a1" name="gaa6b95e470c2454150c6157a1a18a43a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa6b95e470c2454150c6157a1a18a43a1">&#9670;&nbsp;</a></span>adc_set_multi_mode()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void adc_set_multi_mode </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>adc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>mode</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC set multi mode. </p>
<p >The multiple mode can uses these arrangement:</p><ul>
<li>ADC1 as master and ADC2 as slave</li>
<li>ADC3 as master and ADC4 as slave</li>
</ul>
<p >This setting is applied to ADC master only (ADC1 or ADC3).</p>
<p >The various modes possible are described in the reference manual.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir"></td><td class="paramname">adc</td><td>peripheral of choice <a class="el" href="group__adc__reg__base.html">ADC register base addresses</a> </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">mode</td><td>Multiple mode selection from <a class="el" href="group__adc__multi__mode.html">ADC Multi mode selection</a> </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="adc_8c_source.html#l00605">605</a> of file <a class="el" href="adc_8c_source.html">adc.c</a>.</p>

<p class="reference">References <a class="el" href="adc__common__v2_8h_source.html#l00060">ADC_CCR</a>, <a class="el" href="f3_2adc_8h_source.html#l00535">ADC_CCR_DUAL_MASK</a>, and <a class="el" href="f3_2adc_8h_source.html#l00536">ADC_CCR_DUAL_SHIFT</a>.</p>

</div>
</div>
<a id="gace14daa8c089f21f710eeeebce100227" name="gace14daa8c089f21f710eeeebce100227"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gace14daa8c089f21f710eeeebce100227">&#9670;&nbsp;</a></span>adc_set_regular_sequence()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void adc_set_regular_sequence </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>adc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>length</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>channel</em>[]&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC Set a Regular Channel Conversion Sequence. </p>
<p >Define a sequence of channels to be converted as a regular group with a length from 1 to 16 channels. If this is called during conversion, the current conversion is reset and conversion begins again with the newly defined group.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">adc</td><td>ADC block register address base <a class="el" href="group__adc__reg__base.html">ADC register base addresses</a> </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">length</td><td>Number of channels in the group, range 0..16 </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">channel</td><td>Set of channels in sequence, range <a class="el" href="group__adc__channel.html">ADC Channel Numbers</a> </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="adc__common__v2__multi_8c_source.html#l00100">100</a> of file <a class="el" href="adc__common__v2__multi_8c_source.html">adc_common_v2_multi.c</a>.</p>

<p class="reference">References <a class="el" href="adc__common__v2__multi_8h_source.html#l00055">ADC_SQR1</a>, <a class="el" href="adc__common__v2__multi_8h_source.html#l00148">ADC_SQR1_L_SHIFT</a>, <a class="el" href="adc__common__v2__multi_8h_source.html#l00056">ADC_SQR2</a>, <a class="el" href="adc__common__v2__multi_8h_source.html#l00057">ADC_SQR3</a>, and <a class="el" href="adc__common__v2__multi_8h_source.html#l00058">ADC_SQR4</a>.</p>

</div>
</div>
<a id="ga459708aeaf8e709264c4b96fed706ae3" name="ga459708aeaf8e709264c4b96fed706ae3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga459708aeaf8e709264c4b96fed706ae3">&#9670;&nbsp;</a></span>adc_set_resolution()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void adc_set_resolution </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>adc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>resolution</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC Set Resolution. </p>
<p >ADC Resolution can be reduced from 12 bits to 10, 8 or 6 bits for a corresponding reduction in conversion time.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">adc</td><td>Unsigned int32. ADC base address (<a class="el" href="group__adc__reg__base.html">ADC register base addresses</a>) </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">resolution</td><td>Unsigned int16. Resolution value (adc_api_res) </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="adc__common__v2_8c_source.html#l00214">214</a> of file <a class="el" href="adc__common__v2_8c_source.html">adc_common_v2.c</a>.</p>

<p class="reference">References <a class="el" href="adc__common__v2_8h_source.html#l00048">ADC_CFGR1</a>.</p>

</div>
</div>
<a id="ga923b0eb25e1ba298000bdc80cab9702a" name="ga923b0eb25e1ba298000bdc80cab9702a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga923b0eb25e1ba298000bdc80cab9702a">&#9670;&nbsp;</a></span>adc_set_right_aligned()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void adc_set_right_aligned </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>adc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC Set the Data as Right Aligned. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">adc</td><td>Unsigned int32. ADC base address (<a class="el" href="group__adc__reg__base.html">ADC register base addresses</a>) </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="adc__common__v2_8c_source.html#l00232">232</a> of file <a class="el" href="adc__common__v2_8c_source.html">adc_common_v2.c</a>.</p>

<p class="reference">References <a class="el" href="adc__common__v2_8h_source.html#l00048">ADC_CFGR1</a>.</p>

</div>
</div>
<a id="ga0350c814893ca4055629da6498d1dfad" name="ga0350c814893ca4055629da6498d1dfad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0350c814893ca4055629da6498d1dfad">&#9670;&nbsp;</a></span>adc_set_sample_time()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void adc_set_sample_time </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>adc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>channel</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>time</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC Set the Sample Time for a Single Channel. </p>
<p >The sampling time can be selected in ADC clock cycles, exact values depend on the device.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">adc</td><td>ADC block register address base <a class="el" href="group__adc__reg__base.html">ADC register base addresses</a> </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">channel</td><td>ADC Channel integer <a class="el" href="group__adc__channel.html">ADC Channel Numbers</a> </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">time</td><td>Sampling time selection from <a class="el" href="group__adc__sample.html">ADC Sample Time Selection values</a> </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="adc__common__v2__multi_8c_source.html#l00047">47</a> of file <a class="el" href="adc__common__v2__multi_8c_source.html">adc_common_v2_multi.c</a>.</p>

<p class="reference">References <a class="el" href="adc__common__v2_8h_source.html#l00052">ADC_SMPR1</a>, and <a class="el" href="adc__common__v2__multi_8h_source.html#l00049">ADC_SMPR2</a>.</p>

</div>
</div>
<a id="ga028c905528d6187936c2d2ed61967d73" name="ga028c905528d6187936c2d2ed61967d73"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga028c905528d6187936c2d2ed61967d73">&#9670;&nbsp;</a></span>adc_set_sample_time_on_all_channels()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void adc_set_sample_time_on_all_channels </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>adc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>time</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC Set the Sample Time for All Channels. </p>
<p >The sampling time can be selected in ADC clock cycles, exact values depend on the device.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">adc</td><td>ADC block register address base <a class="el" href="group__adc__reg__base.html">ADC register base addresses</a> </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">time</td><td>Sampling time selection from <a class="el" href="group__adc__sample.html">ADC Sample Time Selection values</a> </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="adc__common__v2__multi_8c_source.html#l00072">72</a> of file <a class="el" href="adc__common__v2__multi_8c_source.html">adc_common_v2_multi.c</a>.</p>

<p class="reference">References <a class="el" href="adc__common__v2_8h_source.html#l00052">ADC_SMPR1</a>, and <a class="el" href="adc__common__v2__multi_8h_source.html#l00049">ADC_SMPR2</a>.</p>

</div>
</div>
<a id="ga3b730353f6e1bb97b546101edb6c80c0" name="ga3b730353f6e1bb97b546101edb6c80c0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3b730353f6e1bb97b546101edb6c80c0">&#9670;&nbsp;</a></span>adc_set_single_conversion_mode()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void adc_set_single_conversion_mode </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>adc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable Single Conversion Mode In this mode the ADC performs a conversion of one channel or a channel group and stops. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">adc</td><td>ADC block register address base <a class="el" href="group__adc__reg__base.html">ADC register base addresses</a> </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="adc__common__v2_8c_source.html#l00201">201</a> of file <a class="el" href="adc__common__v2_8c_source.html">adc_common_v2.c</a>.</p>

<p class="reference">References <a class="el" href="adc__common__v2_8h_source.html#l00048">ADC_CFGR1</a>.</p>

</div>
</div>
<a id="ga1385e9ff5bd39f15330d2c8d88ef54e6" name="ga1385e9ff5bd39f15330d2c8d88ef54e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1385e9ff5bd39f15330d2c8d88ef54e6">&#9670;&nbsp;</a></span>adc_set_watchdog_high_threshold()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void adc_set_watchdog_high_threshold </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>adc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>threshold</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC Set Analog Watchdog Upper Threshold. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">adc</td><td>ADC block register address base <a class="el" href="group__adc__reg__base.html">ADC register base addresses</a> </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">threshold</td><td>Upper threshold value </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="adc_8c_source.html#l00416">416</a> of file <a class="el" href="adc_8c_source.html">adc.c</a>.</p>

<p class="reference">References <a class="el" href="adc__common__v2_8h_source.html#l00054">ADC_TR1</a>, <a class="el" href="adc__common__v2__multi_8h_source.html#l00051">ADC_TR2</a>, and <a class="el" href="adc__common__v2__multi_8h_source.html#l00053">ADC_TR3</a>.</p>

</div>
</div>
<a id="gad625ff5ca8d177b0df9673274623f927" name="gad625ff5ca8d177b0df9673274623f927"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad625ff5ca8d177b0df9673274623f927">&#9670;&nbsp;</a></span>adc_set_watchdog_low_threshold()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void adc_set_watchdog_low_threshold </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>adc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>threshold</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC Set Analog Watchdog Lower Threshold. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">adc</td><td>ADC block register address base <a class="el" href="group__adc__reg__base.html">ADC register base addresses</a> </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">threshold</td><td>Lower threshold value </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="adc_8c_source.html#l00434">434</a> of file <a class="el" href="adc_8c_source.html">adc.c</a>.</p>

<p class="reference">References <a class="el" href="adc__common__v2_8h_source.html#l00054">ADC_TR1</a>, <a class="el" href="adc__common__v2__multi_8h_source.html#l00051">ADC_TR2</a>, and <a class="el" href="adc__common__v2__multi_8h_source.html#l00053">ADC_TR3</a>.</p>

</div>
</div>
<a id="ga4c58ab34f4fd19171b47c5b9165fa919" name="ga4c58ab34f4fd19171b47c5b9165fa919"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4c58ab34f4fd19171b47c5b9165fa919">&#9670;&nbsp;</a></span>adc_start_conversion_injected()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void adc_start_conversion_injected </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>adc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC Software Triggered Conversion on Injected Channels. </p>
<p >This starts conversion on a set of defined injected channels. Depending on the configuration bits JEXTEN, a conversion will start immediately (software trigger configuration) or once an injected hardware trigger event occurs (hardware trigger configuration).</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">adc</td><td>Unsigned int32. ADC block register address base <a class="el" href="group__adc__reg__base.html">ADC register base addresses</a> </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="adc_8c_source.html#l00404">404</a> of file <a class="el" href="adc_8c_source.html">adc.c</a>.</p>

<p class="reference">References <a class="el" href="adc__common__v2_8h_source.html#l00046">ADC_CR</a>, and <a class="el" href="adc__common__v2__multi_8h_source.html#l00125">ADC_CR_JADSTART</a>.</p>

</div>
</div>
<a id="ga0b3b2251b860a0370967c2ee326ad338" name="ga0b3b2251b860a0370967c2ee326ad338"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0b3b2251b860a0370967c2ee326ad338">&#9670;&nbsp;</a></span>adc_start_conversion_regular()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void adc_start_conversion_regular </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>adc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC Software Triggered Conversion on Regular Channels. </p>
<p >This starts conversion on a set of defined regular channels. Depending on the configuration bits EXTEN, a conversion will start immediately (software trigger configuration) or once a regular hardware trigger event occurs (hardware trigger configuration)</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">adc</td><td>ADC block register address base <a class="el" href="group__adc__reg__base.html">ADC register base addresses</a> </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="adc__common__v2_8c_source.html#l00386">386</a> of file <a class="el" href="adc__common__v2_8c_source.html">adc_common_v2.c</a>.</p>

<p class="reference">References <a class="el" href="adc__common__v2_8h_source.html#l00046">ADC_CR</a>, and <a class="el" href="adc__common__v2_8h_source.html#l00114">ADC_CR_ADSTART</a>.</p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Tue Mar 7 2023 16:11:36 for libopencm3 by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.4 </li>
  </ul>
</div>
</body>
</html>
