INFO: [Common 17-701] A license check has taken more than 10 seconds to complete. This may indicate that there is a performance issue with one or more license servers listed in XILINXD_LICENSE_FILE or LM_LICENSE_FILE, or that the license servers are just not responding at all. Try setting the FLEXLM_DIAGNOSTICS environment variable to 3 and running Vivado again to get more information.
#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Thu Jul  7 12:21:51 2016
# Process ID: 6071
# Log file: /home/tsotne/git/ETSE_GDSP/project/vivado/s_int/vivado.log
# Journal file: /home/tsotne/git/ETSE_GDSP/project/vivado/s_int/vivado.jou
#-----------------------------------------------------------
start_gui
create_project s_int . -part xc7z020clg484-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2015.2/data/ip'.
set_property board_part em.avnet.com:zed:part0:1.3 [current_project]
set_property target_language VHDL [current_project]
add_files -norecurse -scan_for_includes /home/tsotne/git/ETSE_GDSP/src/ip/vivado/blk_mem_gen_0/blk_mem_gen_0.dcp
add_files -norecurse -scan_for_includes {/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd /home/tsotne/git/ETSE_GDSP/src/hdl/CONTROL_UNIT_S_INT.vhd /home/tsotne/git/ETSE_GDSP/src/hdl/STANDARD_RAM.vhd /home/tsotne/git/ETSE_GDSP/src/hdl/MATRIX_MUL_IP_CORE_S_INT.vhd}
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
add_files -norecurse -scan_for_includes /home/tsotne/git/ETSE_GDSP/src/ip/vivado/blk_mem_gen_0/sim/blk_mem_gen_0.vhd
update_compile_order -fileset sources_1
add_files -norecurse -scan_for_includes /home/tsotne/git/ETSE_GDSP/src/ip/vivado/xbip_dsp48_macro_0/xbip_dsp48_macro_0.dcp
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-1061] Parsing VHDL file "/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd" into library xil_defaultlib [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/home/tsotne/git/ETSE_GDSP/src/hdl/CONTROL_UNIT_S_INT.vhd" into library xil_defaultlib [/home/tsotne/git/ETSE_GDSP/src/hdl/CONTROL_UNIT_S_INT.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/home/tsotne/git/ETSE_GDSP/src/hdl/MATRIX_MUL_IP_CORE_S_INT.vhd" into library xil_defaultlib [/home/tsotne/git/ETSE_GDSP/src/hdl/MATRIX_MUL_IP_CORE_S_INT.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/home/tsotne/git/ETSE_GDSP/src/hdl/STANDARD_RAM.vhd" into library xil_defaultlib [/home/tsotne/git/ETSE_GDSP/src/hdl/STANDARD_RAM.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/home/tsotne/git/ETSE_GDSP/src/ip/vivado/blk_mem_gen_0/sim/blk_mem_gen_0.vhd" into library xil_defaultlib [/home/tsotne/git/ETSE_GDSP/src/ip/vivado/blk_mem_gen_0/sim/blk_mem_gen_0.vhd:1]
[Thu Jul  7 12:27:00 2016] Launched synth_1...
Run output will be captured here: /home/tsotne/git/ETSE_GDSP/project/vivado/s_int/s_int.runs/synth_1/runme.log
add_files -norecurse -scan_for_includes {/home/tsotne/git/ETSE_GDSP/src/lib/MATRIX_MUL_IP_CORE_LIBRARY_Syn.vhd /home/tsotne/git/ETSE_GDSP/src/lib/MATRIX_MUL_IP_CORE_LIBRARY_Sim.vhd}
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-1061] Parsing VHDL file "/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd" into library xil_defaultlib [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/home/tsotne/git/ETSE_GDSP/src/hdl/CONTROL_UNIT_S_INT.vhd" into library xil_defaultlib [/home/tsotne/git/ETSE_GDSP/src/hdl/CONTROL_UNIT_S_INT.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/home/tsotne/git/ETSE_GDSP/src/lib/MATRIX_MUL_IP_CORE_LIBRARY_Sim.vhd" into library xil_defaultlib [/home/tsotne/git/ETSE_GDSP/src/lib/MATRIX_MUL_IP_CORE_LIBRARY_Sim.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/home/tsotne/git/ETSE_GDSP/src/lib/MATRIX_MUL_IP_CORE_LIBRARY_Syn.vhd" into library xil_defaultlib [/home/tsotne/git/ETSE_GDSP/src/lib/MATRIX_MUL_IP_CORE_LIBRARY_Syn.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/home/tsotne/git/ETSE_GDSP/src/hdl/MATRIX_MUL_IP_CORE_S_INT.vhd" into library xil_defaultlib [/home/tsotne/git/ETSE_GDSP/src/hdl/MATRIX_MUL_IP_CORE_S_INT.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/home/tsotne/git/ETSE_GDSP/src/hdl/STANDARD_RAM.vhd" into library xil_defaultlib [/home/tsotne/git/ETSE_GDSP/src/hdl/STANDARD_RAM.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/home/tsotne/git/ETSE_GDSP/src/ip/vivado/blk_mem_gen_0/sim/blk_mem_gen_0.vhd" into library xil_defaultlib [/home/tsotne/git/ETSE_GDSP/src/ip/vivado/blk_mem_gen_0/sim/blk_mem_gen_0.vhd:1]
[Thu Jul  7 12:40:42 2016] Launched synth_1...
Run output will be captured here: /home/tsotne/git/ETSE_GDSP/project/vivado/s_int/s_int.runs/synth_1/runme.log
add_files -norecurse -scan_for_includes /home/tsotne/git/ETSE_GDSP/src/lib/txt_util.vhd
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-1061] Parsing VHDL file "/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd" into library xil_defaultlib [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/home/tsotne/git/ETSE_GDSP/src/hdl/CONTROL_UNIT_S_INT.vhd" into library xil_defaultlib [/home/tsotne/git/ETSE_GDSP/src/hdl/CONTROL_UNIT_S_INT.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/home/tsotne/git/ETSE_GDSP/src/lib/MATRIX_MUL_IP_CORE_LIBRARY_Sim.vhd" into library xil_defaultlib [/home/tsotne/git/ETSE_GDSP/src/lib/MATRIX_MUL_IP_CORE_LIBRARY_Sim.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/home/tsotne/git/ETSE_GDSP/src/lib/MATRIX_MUL_IP_CORE_LIBRARY_Syn.vhd" into library xil_defaultlib [/home/tsotne/git/ETSE_GDSP/src/lib/MATRIX_MUL_IP_CORE_LIBRARY_Syn.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/home/tsotne/git/ETSE_GDSP/src/hdl/MATRIX_MUL_IP_CORE_S_INT.vhd" into library xil_defaultlib [/home/tsotne/git/ETSE_GDSP/src/hdl/MATRIX_MUL_IP_CORE_S_INT.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/home/tsotne/git/ETSE_GDSP/src/hdl/STANDARD_RAM.vhd" into library xil_defaultlib [/home/tsotne/git/ETSE_GDSP/src/hdl/STANDARD_RAM.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/home/tsotne/git/ETSE_GDSP/src/ip/vivado/blk_mem_gen_0/sim/blk_mem_gen_0.vhd" into library xil_defaultlib [/home/tsotne/git/ETSE_GDSP/src/ip/vivado/blk_mem_gen_0/sim/blk_mem_gen_0.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/home/tsotne/git/ETSE_GDSP/src/lib/txt_util.vhd" into library xil_defaultlib [/home/tsotne/git/ETSE_GDSP/src/lib/txt_util.vhd:1]
[Thu Jul  7 12:57:22 2016] Launched synth_1...
Run output will be captured here: /home/tsotne/git/ETSE_GDSP/project/vivado/s_int/s_int.runs/synth_1/runme.log
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse -scan_for_includes {/home/tsotne/git/ETSE_GDSP/src/tb/TB_MATRIX_MUL_IP_CORE_S_INT.vhd /home/tsotne/git/ETSE_GDSP/src/hdl/STANDARD_RAM.vhd}
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'TB_MATRIX_MUL_IP_CORE_S_INT' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/home/tsotne/git/ETSE_GDSP/project/vivado/s_int/s_int.sim/sim_1/behav'
xvhdl -m64 --relax -prj TB_MATRIX_MUL_IP_CORE_S_INT_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/tsotne/git/ETSE_GDSP/src/lib/txt_util.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "/home/tsotne/git/ETSE_GDSP/src/ip/vivado/blk_mem_gen_0/sim/blk_mem_gen_0.vhd" into library xil_defaultlib
ERROR: [VRFC 10-149] 'blk_mem_gen_v8_2' is not compiled in library blk_mem_gen_v8_2 [/home/tsotne/git/ETSE_GDSP/src/ip/vivado/blk_mem_gen_0/sim/blk_mem_gen_0.vhd:57]
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_0
ERROR: [VRFC 10-1504] unit blk_mem_gen_0 ignored due to previous errors [/home/tsotne/git/ETSE_GDSP/src/ip/vivado/blk_mem_gen_0/sim/blk_mem_gen_0.vhd:59]
INFO: [VRFC 10-240] VHDL file /home/tsotne/git/ETSE_GDSP/src/ip/vivado/blk_mem_gen_0/sim/blk_mem_gen_0.vhd ignored due to errors
INFO: [USF-XSim-99] Step results log file:'/home/tsotne/git/ETSE_GDSP/project/vivado/s_int/s_int.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/tsotne/git/ETSE_GDSP/project/vivado/s_int/s_int.sim/sim_1/behav/xvhdl.log' file for more information.
add_files -norecurse -scan_for_includes {/home/tsotne/git/ETSE_GDSP/src/ip/vivado/blk_mem_gen_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2.vhd /home/tsotne/git/ETSE_GDSP/src/ip/vivado/blk_mem_gen_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd}
update_compile_order -fileset sources_1
remove_files {/home/tsotne/git/ETSE_GDSP/src/ip/vivado/blk_mem_gen_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd /home/tsotne/git/ETSE_GDSP/src/ip/vivado/blk_mem_gen_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2.vhd /home/tsotne/git/ETSE_GDSP/src/hdl/STANDARD_RAM.vhd}
update_compile_order -fileset sim_1
add_files -norecurse -scan_for_includes /home/tsotne/git/ETSE_GDSP/src/ip/vivado/blk_mem_gen_0/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.vhd
update_compile_order -fileset sources_1
remove_files /home/tsotne/git/ETSE_GDSP/src/ip/vivado/blk_mem_gen_0/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.vhd
remove_files {/home/tsotne/git/ETSE_GDSP/src/ip/vivado/blk_mem_gen_0/blk_mem_gen_0.dcp /home/tsotne/git/ETSE_GDSP/src/ip/vivado/xbip_dsp48_macro_0/xbip_dsp48_macro_0.dcp}
add_files -norecurse {/home/tsotne/git/ETSE_GDSP/src/ip/vivado/xbip_dsp48_macro_0/xbip_dsp48_macro_0.xci /home/tsotne/git/ETSE_GDSP/src/ip/vivado/blk_mem_gen_0/blk_mem_gen_0.xci}
WARNING: [IP_Flow 19-2162] IP 'xbip_dsp48_macro_0' is locked:
* Current project part 'xc7z020clg484-1' and the part 'xc7vx485tffg1157-2' used to customize the IP 'xbip_dsp48_macro_0' do not match.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [IP_Flow 19-2162] IP 'blk_mem_gen_0' is locked:
* Current project part 'xc7z020clg484-1' and the part 'xc7vx485tffg1157-2' used to customize the IP 'blk_mem_gen_0' do not match.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
update_compile_order -fileset sources_1
report_ip_status -name ip_status 
upgrade_ip [get_ips  {blk_mem_gen_0 xbip_dsp48_macro_0}]
Upgrading 'blk_mem_gen_0'
INFO: [IP_Flow 19-3420] Updated blk_mem_gen_0 to use current project options
INFO: [IP_Flow 19-3471] Wrote upgrade log to '/home/tsotne/git/ETSE_GDSP/src/ip/vivado/blk_mem_gen_0/blk_mem_gen_0.upgrade_log'.
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'blk_mem_gen_0'...
Upgrading 'xbip_dsp48_macro_0'
INFO: [IP_Flow 19-3420] Updated xbip_dsp48_macro_0 to use current project options
INFO: [IP_Flow 19-3471] Wrote upgrade log to '/home/tsotne/git/ETSE_GDSP/src/ip/vivado/xbip_dsp48_macro_0/xbip_dsp48_macro_0.upgrade_log'.
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'xbip_dsp48_macro_0'...
upgrade_ip: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 5945.727 ; gain = 0.000 ; free physical = 647 ; free virtual = 9715
remove_files {/home/tsotne/git/ETSE_GDSP/src/ip/vivado/xbip_dsp48_macro_0/xbip_dsp48_macro_0.xci /home/tsotne/git/ETSE_GDSP/src/ip/vivado/blk_mem_gen_0/blk_mem_gen_0.xci}
update_compile_order -fileset sources_1
create_ip -name xbip_dsp48_macro -vendor xilinx.com -library ip -version 3.0 -module_name DSP_INPUT_C
set_property -dict [list CONFIG.instruction1 {A} CONFIG.instruction2 {A*B} CONFIG.instruction3 {A*B+P} CONFIG.instruction4 {A*B+C} CONFIG.instruction5 {A*B+P>>17} CONFIG.instruction6 {B*A} CONFIG.instruction7 {C} CONFIG.areg_1 {true} CONFIG.areg_2 {true} CONFIG.areg_3 {true} CONFIG.areg_4 {true} CONFIG.breg_1 {true} CONFIG.breg_2 {true} CONFIG.breg_3 {true} CONFIG.breg_4 {true} CONFIG.creg_1 {true} CONFIG.creg_2 {true} CONFIG.creg_3 {true} CONFIG.creg_4 {true} CONFIG.creg_5 {true} CONFIG.opreg_1 {true} CONFIG.opreg_2 {true} CONFIG.opreg_3 {true} CONFIG.opreg_4 {true} CONFIG.opreg_5 {true} CONFIG.mreg_5 {true} CONFIG.preg_6 {true} CONFIG.d_width {18} CONFIG.a_width {18} CONFIG.a_binarywidth {0} CONFIG.b_width {18} CONFIG.b_binarywidth {0} CONFIG.concat_width {48} CONFIG.concat_binarywidth {0} CONFIG.c_width {48} CONFIG.c_binarywidth {0} CONFIG.pcin_binarywidth {0} CONFIG.p_full_width {48} CONFIG.p_width {48} CONFIG.p_binarywidth {0}] [get_ips DSP_INPUT_C]
generate_target {instantiation_template} [get_files /home/tsotne/git/ETSE_GDSP/project/vivado/s_int/s_int.srcs/sources_1/ip/DSP_INPUT_C/DSP_INPUT_C.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'DSP_INPUT_C'...
update_compile_order -fileset sources_1
generate_target all [get_files  /home/tsotne/git/ETSE_GDSP/project/vivado/s_int/s_int.srcs/sources_1/ip/DSP_INPUT_C/DSP_INPUT_C.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'DSP_INPUT_C'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'DSP_INPUT_C'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'DSP_INPUT_C'...
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/tsotne/git/ETSE_GDSP/project/vivado/s_int/s_int.srcs/sources_1/ip/DSP_INPUT_C/DSP_INPUT_C.xci]
launch_run -jobs 2 DSP_INPUT_C_synth_1
[Thu Jul  7 13:23:27 2016] Launched DSP_INPUT_C_synth_1...
Run output will be captured here: /home/tsotne/git/ETSE_GDSP/project/vivado/s_int/s_int.runs/DSP_INPUT_C_synth_1/runme.log
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.2 -module_name BRAM18x1k
set_property -dict [list CONFIG.Memory_Type {Simple_Dual_Port_RAM} CONFIG.Write_Width_A {18} CONFIG.Write_Depth_A {1024} CONFIG.Enable_A {Always_Enabled} CONFIG.Enable_B {Always_Enabled} CONFIG.Use_RSTB_Pin {true} CONFIG.Reset_Memory_Latch_B {true} CONFIG.Read_Width_A {18} CONFIG.Operating_Mode_A {NO_CHANGE} CONFIG.Write_Width_B {18} CONFIG.Read_Width_B {18} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Register_PortB_Output_of_Memory_Primitives {true} CONFIG.Port_B_Clock {100} CONFIG.Port_B_Enable_Rate {100}] [get_ips BRAM18x1k]
generate_target {instantiation_template} [get_files /home/tsotne/git/ETSE_GDSP/project/vivado/s_int/s_int.srcs/sources_1/ip/BRAM18x1k/BRAM18x1k.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'BRAM18x1k'...
update_compile_order -fileset sources_1
generate_target all [get_files  /home/tsotne/git/ETSE_GDSP/project/vivado/s_int/s_int.srcs/sources_1/ip/BRAM18x1k/BRAM18x1k.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'BRAM18x1k'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'BRAM18x1k'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'BRAM18x1k'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'BRAM18x1k'...
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/tsotne/git/ETSE_GDSP/project/vivado/s_int/s_int.srcs/sources_1/ip/BRAM18x1k/BRAM18x1k.xci]
launch_run -jobs 2 BRAM18x1k_synth_1
[Thu Jul  7 13:37:06 2016] Launched BRAM18x1k_synth_1...
Run output will be captured here: /home/tsotne/git/ETSE_GDSP/project/vivado/s_int/s_int.runs/BRAM18x1k_synth_1/runme.log
remove_files /home/tsotne/git/ETSE_GDSP/src/ip/vivado/blk_mem_gen_0/sim/blk_mem_gen_0.vhd
exit
INFO: [Common 17-206] Exiting Vivado at Thu Jul  7 13:53:04 2016...
