Warning: Use -per_clock_root option along with -type latency option to split the reporting of a clock to per clock root, so that the clock trees associated with different root pins are reported separately
 Info: Initializing timer in CLOCK_SYN_REPORT_MODE
****************************************
Report : clock qor
        -type latency
        -show_paths
Design : img2_jtag_tap_wrap
Version: P-2019.03-SP4
Date   : Tue Nov 12 20:07:12 2024
****************************************

Attributes
===========
M Master Clock
G Generated Clock
& Internal Generated Clock
U User Defined Skew Group
D Default Skew Group
* Generated Clock Balanced Separately

========================================================================
==== Latency Reporting for Corner norm.ffgnp0p88vm40c.rcbest_CCbest ====
========================================================================

====================================== Summary Table for Corner norm.ffgnp0p88vm40c.rcbest_CCbest ======================================
Clock /                               Attrs     Sinks    Target    Global    Target       Max       Min    Median   Latency  Boundary
Skew Group                                                 Skew      Skew   Latency   Latency   Latency   Latency   Std Dev      Skew
----------------------------------------------------------------------------------------------------------------------------------------
### Mode: norm.ffgnp0p88vm40c.rcbest_CCbest, Scenario: norm.ffgnp0p88vm40c.rcbest_CCbest
clock                                   M,D       139        --    0.0052        --    0.0472    0.0420    0.0461    0.0018        --
----------------------------------------------------------------------------------------------------------------------------------------
All Clocks                                        139        --    0.0052        --    0.0472    0.0420        --        --        --


  & = Offset derived from max_clock_tree_path / min_clock_tree_path
  r = latency reported is for a rising edge triggered event at the sink
  f = latency reported is for a falling edge triggered event at the sink


Showing 5 largest and 5 smallest datapoints per clock / skew group (L=largest, S=smallest)
============================= Details Table for Corner norm.ffgnp0p88vm40c.rcbest_CCbest =============================
Clock /                                Sink                             Launch     Capture        Late       Early
Skew Group                             Name                            Latency     Latency      Offset      Offset
----------------------------------------------------------------------------------------------------------------------
### Mode: norm.ffgnp0p88vm40c.rcbest_CCbest, Scenario: norm.ffgnp0p88vm40c.rcbest_CCbest
clock
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_0_/CP
                                                                        0.0472 r    0.0472 r        --          --
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_65_/CP
                                                                        0.0471 r    0.0471 r        --          --
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_59_/CP
                                                                        0.0471 r    0.0471 r        --          --
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_60_/CP
                                                                        0.0471 r    0.0471 r        --          --
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_61_/CP
                                                                        0.0471 r    0.0471 r        --          --
                                   S   i_img2_jtag_tap_i_img2_jtag_tap_controller_ir_reg_i_reg_2_/CP
                                                                        0.0420 r    0.0420 r        --          --
                                   S   i_img2_jtag_attn_dbg_attn_flags_r0_reg_0_/CP
                                                                        0.0421 r    0.0421 r        --          --
                                   S   i_img2_jtag_attn_dbg_attn_flags_r1_reg_0_/CP
                                                                        0.0422 r    0.0422 r        --          --
                                   S   i_img2_jtag_attn_stat_reg_reg_3_/CP
                                                                        0.0422 r    0.0422 r        --          --
                                   S   i_img2_jtag_attn_stat_reg_reg_1_/CP
                                                                        0.0422 r    0.0422 r        --          --


===================================================================
==== Path Reports for Corner norm.ffgnp0p88vm40c.rcbest_CCbest ====
===================================================================
Reporting paths for 5 largest and 5 smallest datapoints per clock / skew group

---------------------------------------------
Largest Path #1
Mode                : norm.ffgnp0p88vm40c.rcbest_CCbest
Corner              : norm.ffgnp0p88vm40c.rcbest_CCbest
Scenario            : norm.ffgnp0p88vm40c.rcbest_CCbest
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_0_/CP
Latency             : 0.0472
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0533    0.0000
  tck (in)                                          2      0.0084    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                0.0299    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0077    0.0061    0.0136    0.0136 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0062    0.0002    0.0138 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0081    0.0056    0.0099    0.0237 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD4BWP16P90CPDULVT)
                                                                     0.0056    0.0002    0.0239 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD4BWP16P90CPDULVT)
                                                    1      0.0094    0.0066    0.0104    0.0343 r
  ctstcts_inv_796980/I (DCCKND10BWP16P90CPDULVT)                     0.0067    0.0001    0.0344 r
  ctstcts_inv_796980/ZN (DCCKND10BWP16P90CPDULVT)
                                                    3      0.0283    0.0066    0.0055    0.0400 f
  ctstcts_inv_791975/I (DCCKND12BWP16P90CPDULVT)                     0.0068    0.0006    0.0406 f
  ctstcts_inv_791975/ZN (DCCKND12BWP16P90CPDULVT)
                                                   30      0.0284    0.0064    0.0047    0.0453 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_0_/CP (DFCNQD1BWP16P90CPD)      0.0081    0.0018    0.0472 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0472


---------------------------------------------
Largest Path #2
Mode                : norm.ffgnp0p88vm40c.rcbest_CCbest
Corner              : norm.ffgnp0p88vm40c.rcbest_CCbest
Scenario            : norm.ffgnp0p88vm40c.rcbest_CCbest
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_65_/CP
Latency             : 0.0471
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0533    0.0000
  tck (in)                                          2      0.0084    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                0.0299    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0077    0.0061    0.0136    0.0136 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0062    0.0002    0.0138 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0081    0.0056    0.0099    0.0237 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD4BWP16P90CPDULVT)
                                                                     0.0056    0.0002    0.0239 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD4BWP16P90CPDULVT)
                                                    1      0.0094    0.0066    0.0104    0.0343 r
  ctstcts_inv_796980/I (DCCKND10BWP16P90CPDULVT)                     0.0067    0.0001    0.0344 r
  ctstcts_inv_796980/ZN (DCCKND10BWP16P90CPDULVT)
                                                    3      0.0283    0.0066    0.0055    0.0400 f
  ctstcts_inv_791975/I (DCCKND12BWP16P90CPDULVT)                     0.0068    0.0006    0.0406 f
  ctstcts_inv_791975/ZN (DCCKND12BWP16P90CPDULVT)
                                                   30      0.0284    0.0064    0.0047    0.0453 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_65_/CP (DFCNQD1BWP16P90CPD)     0.0080    0.0018    0.0471 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0471


---------------------------------------------
Largest Path #3
Mode                : norm.ffgnp0p88vm40c.rcbest_CCbest
Corner              : norm.ffgnp0p88vm40c.rcbest_CCbest
Scenario            : norm.ffgnp0p88vm40c.rcbest_CCbest
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_59_/CP
Latency             : 0.0471
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0533    0.0000
  tck (in)                                          2      0.0084    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                0.0299    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0077    0.0061    0.0136    0.0136 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0062    0.0002    0.0138 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0081    0.0056    0.0099    0.0237 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD4BWP16P90CPDULVT)
                                                                     0.0056    0.0002    0.0239 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD4BWP16P90CPDULVT)
                                                    1      0.0094    0.0066    0.0104    0.0343 r
  ctstcts_inv_796980/I (DCCKND10BWP16P90CPDULVT)                     0.0067    0.0001    0.0344 r
  ctstcts_inv_796980/ZN (DCCKND10BWP16P90CPDULVT)
                                                    3      0.0283    0.0066    0.0055    0.0400 f
  ctstcts_inv_791975/I (DCCKND12BWP16P90CPDULVT)                     0.0068    0.0006    0.0406 f
  ctstcts_inv_791975/ZN (DCCKND12BWP16P90CPDULVT)
                                                   30      0.0284    0.0064    0.0047    0.0453 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_59_/CP (DFCNQD1BWP16P90CPDILVT)
                                                                     0.0080    0.0018    0.0471 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0471


---------------------------------------------
Largest Path #4
Mode                : norm.ffgnp0p88vm40c.rcbest_CCbest
Corner              : norm.ffgnp0p88vm40c.rcbest_CCbest
Scenario            : norm.ffgnp0p88vm40c.rcbest_CCbest
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_60_/CP
Latency             : 0.0471
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0533    0.0000
  tck (in)                                          2      0.0084    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                0.0299    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0077    0.0061    0.0136    0.0136 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0062    0.0002    0.0138 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0081    0.0056    0.0099    0.0237 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD4BWP16P90CPDULVT)
                                                                     0.0056    0.0002    0.0239 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD4BWP16P90CPDULVT)
                                                    1      0.0094    0.0066    0.0104    0.0343 r
  ctstcts_inv_796980/I (DCCKND10BWP16P90CPDULVT)                     0.0067    0.0001    0.0344 r
  ctstcts_inv_796980/ZN (DCCKND10BWP16P90CPDULVT)
                                                    3      0.0283    0.0066    0.0055    0.0400 f
  ctstcts_inv_791975/I (DCCKND12BWP16P90CPDULVT)                     0.0068    0.0006    0.0406 f
  ctstcts_inv_791975/ZN (DCCKND12BWP16P90CPDULVT)
                                                   30      0.0284    0.0064    0.0047    0.0453 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_60_/CP (DFCNQD1BWP16P90CPD)     0.0081    0.0018    0.0471 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0471


---------------------------------------------
Largest Path #5
Mode                : norm.ffgnp0p88vm40c.rcbest_CCbest
Corner              : norm.ffgnp0p88vm40c.rcbest_CCbest
Scenario            : norm.ffgnp0p88vm40c.rcbest_CCbest
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_61_/CP
Latency             : 0.0471
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0533    0.0000
  tck (in)                                          2      0.0084    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                0.0299    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0077    0.0061    0.0136    0.0136 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0062    0.0002    0.0138 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0081    0.0056    0.0099    0.0237 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD4BWP16P90CPDULVT)
                                                                     0.0056    0.0002    0.0239 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD4BWP16P90CPDULVT)
                                                    1      0.0094    0.0066    0.0104    0.0343 r
  ctstcts_inv_796980/I (DCCKND10BWP16P90CPDULVT)                     0.0067    0.0001    0.0344 r
  ctstcts_inv_796980/ZN (DCCKND10BWP16P90CPDULVT)
                                                    3      0.0283    0.0066    0.0055    0.0400 f
  ctstcts_inv_791975/I (DCCKND12BWP16P90CPDULVT)                     0.0068    0.0006    0.0406 f
  ctstcts_inv_791975/ZN (DCCKND12BWP16P90CPDULVT)
                                                   30      0.0284    0.0064    0.0047    0.0453 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_61_/CP (DFCNQD1BWP16P90CPD)     0.0080    0.0018    0.0471 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0471


---------------------------------------------
Smallest Path #1
Mode                : norm.ffgnp0p88vm40c.rcbest_CCbest
Corner              : norm.ffgnp0p88vm40c.rcbest_CCbest
Scenario            : norm.ffgnp0p88vm40c.rcbest_CCbest
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_tap_i_img2_jtag_tap_controller_ir_reg_i_reg_2_/CP
Latency             : 0.0420
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0533    0.0000
  tck (in)                                          2      0.0084    0.0300    0.0000    0.0000 r
  ctstcto_buf_1195/I (DCCKBD4BWP16P90CPDULVT)                        0.0299    0.0000    0.0000 r
  ctstcto_buf_1195/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0012    0.0041    0.0130    0.0130 r
  ctstcto_buf_1193/I (CKBD3BWP16P90CPDULVT)                          0.0041    0.0000    0.0131 r
  ctstcto_buf_1193/Z (CKBD3BWP16P90CPDULVT)         1      0.0013    0.0028    0.0071    0.0202 r
  ctstcto_buf_1147/I (CKBD2BWP16P90CPDULVT)                          0.0028    0.0000    0.0202 r
  ctstcto_buf_1147/Z (CKBD2BWP16P90CPDULVT)         1      0.0017    0.0031    0.0062    0.0264 r
  ctstcts_inv_8511035/I (CKND2BWP16P90CPDULVT)                       0.0031    0.0000    0.0264 r
  ctstcts_inv_8511035/ZN (CKND2BWP16P90CPDULVT)     1      0.0055    0.0060    0.0048    0.0312 f
  ctstcts_inv_8471031/I (DCCKND4BWP16P90CPDULVT)                     0.0060    0.0002    0.0314 f
  ctstcts_inv_8471031/ZN (DCCKND4BWP16P90CPDULVT)
                                                   25      0.0277    0.0162    0.0099    0.0413 r
  i_img2_jtag_tap_i_img2_jtag_tap_controller_ir_reg_i_reg_2_/CP (DFCNQND1BWP16P90CPD)
                                                                     0.0163    0.0006    0.0420 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0420


---------------------------------------------
Smallest Path #2
Mode                : norm.ffgnp0p88vm40c.rcbest_CCbest
Corner              : norm.ffgnp0p88vm40c.rcbest_CCbest
Scenario            : norm.ffgnp0p88vm40c.rcbest_CCbest
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_attn_dbg_attn_flags_r0_reg_0_/CP
Latency             : 0.0421
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0533    0.0000
  tck (in)                                          2      0.0084    0.0300    0.0000    0.0000 r
  ctstcto_buf_1195/I (DCCKBD4BWP16P90CPDULVT)                        0.0299    0.0000    0.0000 r
  ctstcto_buf_1195/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0012    0.0041    0.0130    0.0130 r
  ctstcto_buf_1193/I (CKBD3BWP16P90CPDULVT)                          0.0041    0.0000    0.0131 r
  ctstcto_buf_1193/Z (CKBD3BWP16P90CPDULVT)         1      0.0013    0.0028    0.0071    0.0202 r
  ctstcto_buf_1147/I (CKBD2BWP16P90CPDULVT)                          0.0028    0.0000    0.0202 r
  ctstcto_buf_1147/Z (CKBD2BWP16P90CPDULVT)         1      0.0017    0.0031    0.0062    0.0264 r
  ctstcts_inv_8511035/I (CKND2BWP16P90CPDULVT)                       0.0031    0.0000    0.0264 r
  ctstcts_inv_8511035/ZN (CKND2BWP16P90CPDULVT)     1      0.0055    0.0060    0.0048    0.0312 f
  ctstcts_inv_8471031/I (DCCKND4BWP16P90CPDULVT)                     0.0060    0.0002    0.0314 f
  ctstcts_inv_8471031/ZN (DCCKND4BWP16P90CPDULVT)
                                                   25      0.0277    0.0162    0.0099    0.0413 r
  i_img2_jtag_attn_dbg_attn_flags_r0_reg_0_/CP (DFCNQD1BWP16P90CPD)
                                                                     0.0162    0.0008    0.0421 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0421


---------------------------------------------
Smallest Path #3
Mode                : norm.ffgnp0p88vm40c.rcbest_CCbest
Corner              : norm.ffgnp0p88vm40c.rcbest_CCbest
Scenario            : norm.ffgnp0p88vm40c.rcbest_CCbest
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_attn_dbg_attn_flags_r1_reg_0_/CP
Latency             : 0.0422
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0533    0.0000
  tck (in)                                          2      0.0084    0.0300    0.0000    0.0000 r
  ctstcto_buf_1195/I (DCCKBD4BWP16P90CPDULVT)                        0.0299    0.0000    0.0000 r
  ctstcto_buf_1195/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0012    0.0041    0.0130    0.0130 r
  ctstcto_buf_1193/I (CKBD3BWP16P90CPDULVT)                          0.0041    0.0000    0.0131 r
  ctstcto_buf_1193/Z (CKBD3BWP16P90CPDULVT)         1      0.0013    0.0028    0.0071    0.0202 r
  ctstcto_buf_1147/I (CKBD2BWP16P90CPDULVT)                          0.0028    0.0000    0.0202 r
  ctstcto_buf_1147/Z (CKBD2BWP16P90CPDULVT)         1      0.0017    0.0031    0.0062    0.0264 r
  ctstcts_inv_8511035/I (CKND2BWP16P90CPDULVT)                       0.0031    0.0000    0.0264 r
  ctstcts_inv_8511035/ZN (CKND2BWP16P90CPDULVT)     1      0.0055    0.0060    0.0048    0.0312 f
  ctstcts_inv_8471031/I (DCCKND4BWP16P90CPDULVT)                     0.0060    0.0002    0.0314 f
  ctstcts_inv_8471031/ZN (DCCKND4BWP16P90CPDULVT)
                                                   25      0.0277    0.0162    0.0099    0.0413 r
  i_img2_jtag_attn_dbg_attn_flags_r1_reg_0_/CP (DFCNQD1BWP16P90CPD)
                                                                     0.0162    0.0008    0.0422 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0422


---------------------------------------------
Smallest Path #4
Mode                : norm.ffgnp0p88vm40c.rcbest_CCbest
Corner              : norm.ffgnp0p88vm40c.rcbest_CCbest
Scenario            : norm.ffgnp0p88vm40c.rcbest_CCbest
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_attn_stat_reg_reg_3_/CP
Latency             : 0.0422
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0533    0.0000
  tck (in)                                          2      0.0084    0.0300    0.0000    0.0000 r
  ctstcto_buf_1195/I (DCCKBD4BWP16P90CPDULVT)                        0.0299    0.0000    0.0000 r
  ctstcto_buf_1195/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0012    0.0041    0.0130    0.0130 r
  ctstcto_buf_1193/I (CKBD3BWP16P90CPDULVT)                          0.0041    0.0000    0.0131 r
  ctstcto_buf_1193/Z (CKBD3BWP16P90CPDULVT)         1      0.0013    0.0028    0.0071    0.0202 r
  ctstcto_buf_1147/I (CKBD2BWP16P90CPDULVT)                          0.0028    0.0000    0.0202 r
  ctstcto_buf_1147/Z (CKBD2BWP16P90CPDULVT)         1      0.0017    0.0031    0.0062    0.0264 r
  ctstcts_inv_8511035/I (CKND2BWP16P90CPDULVT)                       0.0031    0.0000    0.0264 r
  ctstcts_inv_8511035/ZN (CKND2BWP16P90CPDULVT)     1      0.0055    0.0060    0.0048    0.0312 f
  ctstcts_inv_8471031/I (DCCKND4BWP16P90CPDULVT)                     0.0060    0.0002    0.0314 f
  ctstcts_inv_8471031/ZN (DCCKND4BWP16P90CPDULVT)
                                                   25      0.0277    0.0162    0.0099    0.0413 r
  i_img2_jtag_attn_stat_reg_reg_3_/CP (DFCNQD1BWP16P90CPD)           0.0162    0.0009    0.0422 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0422


---------------------------------------------
Smallest Path #5
Mode                : norm.ffgnp0p88vm40c.rcbest_CCbest
Corner              : norm.ffgnp0p88vm40c.rcbest_CCbest
Scenario            : norm.ffgnp0p88vm40c.rcbest_CCbest
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_attn_stat_reg_reg_1_/CP
Latency             : 0.0422
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0533    0.0000
  tck (in)                                          2      0.0084    0.0300    0.0000    0.0000 r
  ctstcto_buf_1195/I (DCCKBD4BWP16P90CPDULVT)                        0.0299    0.0000    0.0000 r
  ctstcto_buf_1195/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0012    0.0041    0.0130    0.0130 r
  ctstcto_buf_1193/I (CKBD3BWP16P90CPDULVT)                          0.0041    0.0000    0.0131 r
  ctstcto_buf_1193/Z (CKBD3BWP16P90CPDULVT)         1      0.0013    0.0028    0.0071    0.0202 r
  ctstcto_buf_1147/I (CKBD2BWP16P90CPDULVT)                          0.0028    0.0000    0.0202 r
  ctstcto_buf_1147/Z (CKBD2BWP16P90CPDULVT)         1      0.0017    0.0031    0.0062    0.0264 r
  ctstcts_inv_8511035/I (CKND2BWP16P90CPDULVT)                       0.0031    0.0000    0.0264 r
  ctstcts_inv_8511035/ZN (CKND2BWP16P90CPDULVT)     1      0.0055    0.0060    0.0048    0.0312 f
  ctstcts_inv_8471031/I (DCCKND4BWP16P90CPDULVT)                     0.0060    0.0002    0.0314 f
  ctstcts_inv_8471031/ZN (DCCKND4BWP16P90CPDULVT)
                                                   25      0.0277    0.0162    0.0099    0.0413 r
  i_img2_jtag_attn_stat_reg_reg_1_/CP (DFSNQD1BWP16P90CPD)           0.0162    0.0009    0.0422 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0422


==========================================================================
==== Latency Reporting for Corner norm.ssgnp0p72v125c.rcworst_CCworst ====
==========================================================================

===================================== Summary Table for Corner norm.ssgnp0p72v125c.rcworst_CCworst =====================================
Clock /                               Attrs     Sinks    Target    Global    Target       Max       Min    Median   Latency  Boundary
Skew Group                                                 Skew      Skew   Latency   Latency   Latency   Latency   Std Dev      Skew
----------------------------------------------------------------------------------------------------------------------------------------
### Mode: norm.ssgnp0p72v125c.rcworst_CCworst, Scenario: norm.ssgnp0p72v125c.rcworst_CCworst
clock                                   M,D       139        --    0.0135        --    0.0800    0.0665    0.0761    0.0041        --
----------------------------------------------------------------------------------------------------------------------------------------
All Clocks                                        139        --    0.0135        --    0.0800    0.0665        --        --        --


  & = Offset derived from max_clock_tree_path / min_clock_tree_path
  r = latency reported is for a rising edge triggered event at the sink
  f = latency reported is for a falling edge triggered event at the sink


Showing 5 largest and 5 smallest datapoints per clock / skew group (L=largest, S=smallest)
============================ Details Table for Corner norm.ssgnp0p72v125c.rcworst_CCworst ============================
Clock /                                Sink                             Launch     Capture        Late       Early
Skew Group                             Name                            Latency     Latency      Offset      Offset
----------------------------------------------------------------------------------------------------------------------
### Mode: norm.ssgnp0p72v125c.rcworst_CCworst, Scenario: norm.ssgnp0p72v125c.rcworst_CCworst
clock
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_67_/CP
                                                                        0.0800 r    0.0800 r        --          --
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_0_/CP
                                                                        0.0800 r    0.0800 r        --          --
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_64_/CP
                                                                        0.0800 r    0.0800 r        --          --
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_59_/CP
                                                                        0.0800 r    0.0800 r        --          --
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_60_/CP
                                                                        0.0800 r    0.0800 r        --          --
                                   S   i_img2_jtag_tap_i_img2_jtag_tap_controller_ir_reg_i_reg_2_/CP
                                                                        0.0665 r    0.0665 r        --          --
                                   S   i_img2_jtag_tap_tdo_enable_reg/CPN
                                                                        0.0669 f    0.0669 f        --          --
                                   S   i_img2_jtag_tap_tdo_reg/CPN      0.0669 f    0.0669 f        --          --
                                   S   i_img2_jtag_attn_dbg_attn_flags_r0_reg_0_/CP
                                                                        0.0671 r    0.0671 r        --          --
                                   S   i_img2_jtag_attn_dbg_attn_flags_r1_reg_0_/CP
                                                                        0.0671 r    0.0671 r        --          --


=====================================================================
==== Path Reports for Corner norm.ssgnp0p72v125c.rcworst_CCworst ====
=====================================================================
Reporting paths for 5 largest and 5 smallest datapoints per clock / skew group

---------------------------------------------
Largest Path #1
Mode                : norm.ssgnp0p72v125c.rcworst_CCworst
Corner              : norm.ssgnp0p72v125c.rcworst_CCworst
Scenario            : norm.ssgnp0p72v125c.rcworst_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_67_/CP
Latency             : 0.0800
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0847    0.0000
  tck (in)                                          2      0.0076    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                0.0301    0.0009    0.0009 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0074    0.0092    0.0200    0.0209 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0096    0.0010    0.0220 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0079    0.0089    0.0160    0.0380 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD4BWP16P90CPDULVT)
                                                                     0.0093    0.0010    0.0390 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD4BWP16P90CPDULVT)
                                                    1      0.0091    0.0105    0.0172    0.0562 r
  ctstcts_inv_796980/I (DCCKND10BWP16P90CPDULVT)                     0.0105    0.0004    0.0566 r
  ctstcts_inv_796980/ZN (DCCKND10BWP16P90CPDULVT)
                                                    3      0.0262    0.0079    0.0067    0.0632 f
  ctstcts_inv_791975/I (DCCKND12BWP16P90CPDULVT)                     0.0147    0.0037    0.0670 f
  ctstcts_inv_791975/ZN (DCCKND12BWP16P90CPDULVT)
                                                   30      0.0272    0.0085    0.0061    0.0731 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_67_/CP (DFCNQD1BWP16P90CPD)     0.0185    0.0069    0.0800 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0800


---------------------------------------------
Largest Path #2
Mode                : norm.ssgnp0p72v125c.rcworst_CCworst
Corner              : norm.ssgnp0p72v125c.rcworst_CCworst
Scenario            : norm.ssgnp0p72v125c.rcworst_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_0_/CP
Latency             : 0.0800
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0847    0.0000
  tck (in)                                          2      0.0076    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                0.0301    0.0009    0.0009 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0074    0.0092    0.0200    0.0209 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0096    0.0010    0.0220 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0079    0.0089    0.0160    0.0380 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD4BWP16P90CPDULVT)
                                                                     0.0093    0.0010    0.0390 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD4BWP16P90CPDULVT)
                                                    1      0.0091    0.0105    0.0172    0.0562 r
  ctstcts_inv_796980/I (DCCKND10BWP16P90CPDULVT)                     0.0105    0.0004    0.0566 r
  ctstcts_inv_796980/ZN (DCCKND10BWP16P90CPDULVT)
                                                    3      0.0262    0.0079    0.0067    0.0632 f
  ctstcts_inv_791975/I (DCCKND12BWP16P90CPDULVT)                     0.0147    0.0037    0.0670 f
  ctstcts_inv_791975/ZN (DCCKND12BWP16P90CPDULVT)
                                                   30      0.0272    0.0085    0.0061    0.0731 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_0_/CP (DFCNQD1BWP16P90CPD)      0.0185    0.0069    0.0800 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0800


---------------------------------------------
Largest Path #3
Mode                : norm.ssgnp0p72v125c.rcworst_CCworst
Corner              : norm.ssgnp0p72v125c.rcworst_CCworst
Scenario            : norm.ssgnp0p72v125c.rcworst_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_64_/CP
Latency             : 0.0800
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0847    0.0000
  tck (in)                                          2      0.0076    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                0.0301    0.0009    0.0009 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0074    0.0092    0.0200    0.0209 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0096    0.0010    0.0220 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0079    0.0089    0.0160    0.0380 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD4BWP16P90CPDULVT)
                                                                     0.0093    0.0010    0.0390 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD4BWP16P90CPDULVT)
                                                    1      0.0091    0.0105    0.0172    0.0562 r
  ctstcts_inv_796980/I (DCCKND10BWP16P90CPDULVT)                     0.0105    0.0004    0.0566 r
  ctstcts_inv_796980/ZN (DCCKND10BWP16P90CPDULVT)
                                                    3      0.0262    0.0079    0.0067    0.0632 f
  ctstcts_inv_791975/I (DCCKND12BWP16P90CPDULVT)                     0.0147    0.0037    0.0670 f
  ctstcts_inv_791975/ZN (DCCKND12BWP16P90CPDULVT)
                                                   30      0.0272    0.0085    0.0061    0.0731 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_64_/CP (DFCNQD1BWP16P90CPDILVT)
                                                                     0.0185    0.0069    0.0800 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0800


---------------------------------------------
Largest Path #4
Mode                : norm.ssgnp0p72v125c.rcworst_CCworst
Corner              : norm.ssgnp0p72v125c.rcworst_CCworst
Scenario            : norm.ssgnp0p72v125c.rcworst_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_59_/CP
Latency             : 0.0800
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0847    0.0000
  tck (in)                                          2      0.0076    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                0.0301    0.0009    0.0009 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0074    0.0092    0.0200    0.0209 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0096    0.0010    0.0220 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0079    0.0089    0.0160    0.0380 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD4BWP16P90CPDULVT)
                                                                     0.0093    0.0010    0.0390 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD4BWP16P90CPDULVT)
                                                    1      0.0091    0.0105    0.0172    0.0562 r
  ctstcts_inv_796980/I (DCCKND10BWP16P90CPDULVT)                     0.0105    0.0004    0.0566 r
  ctstcts_inv_796980/ZN (DCCKND10BWP16P90CPDULVT)
                                                    3      0.0262    0.0079    0.0067    0.0632 f
  ctstcts_inv_791975/I (DCCKND12BWP16P90CPDULVT)                     0.0147    0.0037    0.0670 f
  ctstcts_inv_791975/ZN (DCCKND12BWP16P90CPDULVT)
                                                   30      0.0272    0.0085    0.0061    0.0731 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_59_/CP (DFCNQD1BWP16P90CPDILVT)
                                                                     0.0185    0.0069    0.0800 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0800


---------------------------------------------
Largest Path #5
Mode                : norm.ssgnp0p72v125c.rcworst_CCworst
Corner              : norm.ssgnp0p72v125c.rcworst_CCworst
Scenario            : norm.ssgnp0p72v125c.rcworst_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_60_/CP
Latency             : 0.0800
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0847    0.0000
  tck (in)                                          2      0.0076    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                0.0301    0.0009    0.0009 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0074    0.0092    0.0200    0.0209 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0096    0.0010    0.0220 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0079    0.0089    0.0160    0.0380 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD4BWP16P90CPDULVT)
                                                                     0.0093    0.0010    0.0390 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD4BWP16P90CPDULVT)
                                                    1      0.0091    0.0105    0.0172    0.0562 r
  ctstcts_inv_796980/I (DCCKND10BWP16P90CPDULVT)                     0.0105    0.0004    0.0566 r
  ctstcts_inv_796980/ZN (DCCKND10BWP16P90CPDULVT)
                                                    3      0.0262    0.0079    0.0067    0.0632 f
  ctstcts_inv_791975/I (DCCKND12BWP16P90CPDULVT)                     0.0147    0.0037    0.0670 f
  ctstcts_inv_791975/ZN (DCCKND12BWP16P90CPDULVT)
                                                   30      0.0272    0.0085    0.0061    0.0731 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_60_/CP (DFCNQD1BWP16P90CPD)     0.0185    0.0069    0.0800 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0800


---------------------------------------------
Smallest Path #1
Mode                : norm.ssgnp0p72v125c.rcworst_CCworst
Corner              : norm.ssgnp0p72v125c.rcworst_CCworst
Scenario            : norm.ssgnp0p72v125c.rcworst_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_tap_i_img2_jtag_tap_controller_ir_reg_i_reg_2_/CP
Latency             : 0.0665
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0847    0.0000
  tck (in)                                          2      0.0076    0.0300    0.0000    0.0000 r
  ctstcto_buf_1195/I (DCCKBD4BWP16P90CPDULVT)                        0.0299    0.0007    0.0007 r
  ctstcto_buf_1195/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0011    0.0059    0.0189    0.0196 r
  ctstcto_buf_1193/I (CKBD3BWP16P90CPDULVT)                          0.0059    0.0001    0.0197 r
  ctstcto_buf_1193/Z (CKBD3BWP16P90CPDULVT)         1      0.0012    0.0047    0.0114    0.0311 r
  ctstcto_buf_1147/I (CKBD2BWP16P90CPDULVT)                          0.0047    0.0001    0.0312 r
  ctstcto_buf_1147/Z (CKBD2BWP16P90CPDULVT)         1      0.0016    0.0049    0.0101    0.0412 r
  ctstcts_inv_8511035/I (CKND2BWP16P90CPDULVT)                       0.0049    0.0001    0.0413 r
  ctstcts_inv_8511035/ZN (CKND2BWP16P90CPDULVT)     1      0.0054    0.0101    0.0080    0.0493 f
  ctstcts_inv_8471031/I (DCCKND4BWP16P90CPDULVT)                     0.0104    0.0010    0.0503 f
  ctstcts_inv_8471031/ZN (DCCKND4BWP16P90CPDULVT)
                                                   25      0.0257    0.0237    0.0132    0.0635 r
  i_img2_jtag_tap_i_img2_jtag_tap_controller_ir_reg_i_reg_2_/CP (DFCNQND1BWP16P90CPD)
                                                                     0.0258    0.0030    0.0665 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0665


---------------------------------------------
Smallest Path #2
Mode                : norm.ssgnp0p72v125c.rcworst_CCworst
Corner              : norm.ssgnp0p72v125c.rcworst_CCworst
Scenario            : norm.ssgnp0p72v125c.rcworst_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_tap_tdo_enable_reg/CPN
Latency             : 0.0669
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0847    0.0000
  tck (in)                                          2      0.0079    0.0300    0.0000    0.0000 f
  ctstcto_buf_1195/I (DCCKBD4BWP16P90CPDULVT)                        0.0300    0.0007    0.0007 f
  ctstcto_buf_1195/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0012    0.0059    0.0172    0.0179 f
  ctstcto_buf_1193/I (CKBD3BWP16P90CPDULVT)                          0.0059    0.0001    0.0180 f
  ctstcto_buf_1193/Z (CKBD3BWP16P90CPDULVT)         1      0.0013    0.0047    0.0110    0.0290 f
  ctstcto_buf_1147/I (CKBD2BWP16P90CPDULVT)                          0.0047    0.0001    0.0291 f
  ctstcto_buf_1147/Z (CKBD2BWP16P90CPDULVT)         1      0.0016    0.0050    0.0099    0.0390 f
  ctstcts_inv_8511035/I (CKND2BWP16P90CPDULVT)                       0.0050    0.0001    0.0391 f
  ctstcts_inv_8511035/ZN (CKND2BWP16P90CPDULVT)     1      0.0054    0.0123    0.0090    0.0481 r
  ctstcts_inv_8471031/I (DCCKND4BWP16P90CPDULVT)                     0.0126    0.0010    0.0491 r
  ctstcts_inv_8471031/ZN (DCCKND4BWP16P90CPDULVT)
                                                   25      0.0260    0.0246    0.0149    0.0640 f
  i_img2_jtag_tap_tdo_enable_reg/CPN (DFNCNQD2BWP16P90CPD)           0.0269    0.0030    0.0669 f
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0669


---------------------------------------------
Smallest Path #3
Mode                : norm.ssgnp0p72v125c.rcworst_CCworst
Corner              : norm.ssgnp0p72v125c.rcworst_CCworst
Scenario            : norm.ssgnp0p72v125c.rcworst_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_tap_tdo_reg/CPN
Latency             : 0.0669
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0847    0.0000
  tck (in)                                          2      0.0079    0.0300    0.0000    0.0000 f
  ctstcto_buf_1195/I (DCCKBD4BWP16P90CPDULVT)                        0.0300    0.0007    0.0007 f
  ctstcto_buf_1195/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0012    0.0059    0.0172    0.0179 f
  ctstcto_buf_1193/I (CKBD3BWP16P90CPDULVT)                          0.0059    0.0001    0.0180 f
  ctstcto_buf_1193/Z (CKBD3BWP16P90CPDULVT)         1      0.0013    0.0047    0.0110    0.0290 f
  ctstcto_buf_1147/I (CKBD2BWP16P90CPDULVT)                          0.0047    0.0001    0.0291 f
  ctstcto_buf_1147/Z (CKBD2BWP16P90CPDULVT)         1      0.0016    0.0050    0.0099    0.0390 f
  ctstcts_inv_8511035/I (CKND2BWP16P90CPDULVT)                       0.0050    0.0001    0.0391 f
  ctstcts_inv_8511035/ZN (CKND2BWP16P90CPDULVT)     1      0.0054    0.0123    0.0090    0.0481 r
  ctstcts_inv_8471031/I (DCCKND4BWP16P90CPDULVT)                     0.0126    0.0010    0.0491 r
  ctstcts_inv_8471031/ZN (DCCKND4BWP16P90CPDULVT)
                                                   25      0.0260    0.0246    0.0149    0.0640 f
  i_img2_jtag_tap_tdo_reg/CPN (DFNCNQD2BWP16P90CPDLVT)               0.0269    0.0030    0.0669 f
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0669


---------------------------------------------
Smallest Path #4
Mode                : norm.ssgnp0p72v125c.rcworst_CCworst
Corner              : norm.ssgnp0p72v125c.rcworst_CCworst
Scenario            : norm.ssgnp0p72v125c.rcworst_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_attn_dbg_attn_flags_r0_reg_0_/CP
Latency             : 0.0671
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0847    0.0000
  tck (in)                                          2      0.0076    0.0300    0.0000    0.0000 r
  ctstcto_buf_1195/I (DCCKBD4BWP16P90CPDULVT)                        0.0299    0.0007    0.0007 r
  ctstcto_buf_1195/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0011    0.0059    0.0189    0.0196 r
  ctstcto_buf_1193/I (CKBD3BWP16P90CPDULVT)                          0.0059    0.0001    0.0197 r
  ctstcto_buf_1193/Z (CKBD3BWP16P90CPDULVT)         1      0.0012    0.0047    0.0114    0.0311 r
  ctstcto_buf_1147/I (CKBD2BWP16P90CPDULVT)                          0.0047    0.0001    0.0312 r
  ctstcto_buf_1147/Z (CKBD2BWP16P90CPDULVT)         1      0.0016    0.0049    0.0101    0.0412 r
  ctstcts_inv_8511035/I (CKND2BWP16P90CPDULVT)                       0.0049    0.0001    0.0413 r
  ctstcts_inv_8511035/ZN (CKND2BWP16P90CPDULVT)     1      0.0054    0.0101    0.0080    0.0493 f
  ctstcts_inv_8471031/I (DCCKND4BWP16P90CPDULVT)                     0.0104    0.0010    0.0503 f
  ctstcts_inv_8471031/ZN (DCCKND4BWP16P90CPDULVT)
                                                   25      0.0257    0.0237    0.0132    0.0635 r
  i_img2_jtag_attn_dbg_attn_flags_r0_reg_0_/CP (DFCNQD1BWP16P90CPD)
                                                                     0.0260    0.0036    0.0671 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0671


---------------------------------------------
Smallest Path #5
Mode                : norm.ssgnp0p72v125c.rcworst_CCworst
Corner              : norm.ssgnp0p72v125c.rcworst_CCworst
Scenario            : norm.ssgnp0p72v125c.rcworst_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_attn_dbg_attn_flags_r1_reg_0_/CP
Latency             : 0.0671
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0847    0.0000
  tck (in)                                          2      0.0076    0.0300    0.0000    0.0000 r
  ctstcto_buf_1195/I (DCCKBD4BWP16P90CPDULVT)                        0.0299    0.0007    0.0007 r
  ctstcto_buf_1195/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0011    0.0059    0.0189    0.0196 r
  ctstcto_buf_1193/I (CKBD3BWP16P90CPDULVT)                          0.0059    0.0001    0.0197 r
  ctstcto_buf_1193/Z (CKBD3BWP16P90CPDULVT)         1      0.0012    0.0047    0.0114    0.0311 r
  ctstcto_buf_1147/I (CKBD2BWP16P90CPDULVT)                          0.0047    0.0001    0.0312 r
  ctstcto_buf_1147/Z (CKBD2BWP16P90CPDULVT)         1      0.0016    0.0049    0.0101    0.0412 r
  ctstcts_inv_8511035/I (CKND2BWP16P90CPDULVT)                       0.0049    0.0001    0.0413 r
  ctstcts_inv_8511035/ZN (CKND2BWP16P90CPDULVT)     1      0.0054    0.0101    0.0080    0.0493 f
  ctstcts_inv_8471031/I (DCCKND4BWP16P90CPDULVT)                     0.0104    0.0010    0.0503 f
  ctstcts_inv_8471031/ZN (DCCKND4BWP16P90CPDULVT)
                                                   25      0.0257    0.0237    0.0132    0.0635 r
  i_img2_jtag_attn_dbg_attn_flags_r1_reg_0_/CP (DFCNQD1BWP16P90CPD)
                                                                     0.0259    0.0036    0.0671 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0671


=====================================================================
==== Latency Reporting for Corner norm.tt0p8v85c.typical_CCworst ====
=====================================================================

======================================= Summary Table for Corner norm.tt0p8v85c.typical_CCworst ========================================
Clock /                               Attrs     Sinks    Target    Global    Target       Max       Min    Median   Latency  Boundary
Skew Group                                                 Skew      Skew   Latency   Latency   Latency   Latency   Std Dev      Skew
----------------------------------------------------------------------------------------------------------------------------------------
### Mode: norm.tt0p8v85c.typical_CCworst, Scenario: norm.tt0p8v85c.typical_CCworst
clock                                   M,D       139        --    0.0081        --    0.0620    0.0540    0.0605    0.0026        --
----------------------------------------------------------------------------------------------------------------------------------------
All Clocks                                        139        --    0.0081        --    0.0620    0.0540        --        --        --


  & = Offset derived from max_clock_tree_path / min_clock_tree_path
  r = latency reported is for a rising edge triggered event at the sink
  f = latency reported is for a falling edge triggered event at the sink


Showing 5 largest and 5 smallest datapoints per clock / skew group (L=largest, S=smallest)
============================== Details Table for Corner norm.tt0p8v85c.typical_CCworst ===============================
Clock /                                Sink                             Launch     Capture        Late       Early
Skew Group                             Name                            Latency     Latency      Offset      Offset
----------------------------------------------------------------------------------------------------------------------
### Mode: norm.tt0p8v85c.typical_CCworst, Scenario: norm.tt0p8v85c.typical_CCworst
clock
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_59_/CP
                                                                        0.0620 r    0.0620 r        --          --
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_0_/CP
                                                                        0.0620 r    0.0620 r        --          --
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_1_/CP
                                                                        0.0620 r    0.0620 r        --          --
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_60_/CP
                                                                        0.0620 r    0.0620 r        --          --
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_64_/CP
                                                                        0.0620 r    0.0620 r        --          --
                                   S   i_img2_jtag_tap_i_img2_jtag_tap_controller_ir_reg_i_reg_2_/CP
                                                                        0.0540 r    0.0540 r        --          --
                                   S   i_img2_jtag_tap_tdo_enable_reg/CPN
                                                                        0.0541 f    0.0541 f        --          --
                                   S   i_img2_jtag_tap_tdo_reg/CPN      0.0542 f    0.0542 f        --          --
                                   S   i_img2_jtag_attn_dbg_attn_flags_r0_reg_0_/CP
                                                                        0.0543 r    0.0543 r        --          --
                                   S   i_img2_jtag_attn_dbg_attn_flags_r1_reg_0_/CP
                                                                        0.0544 r    0.0544 r        --          --


================================================================
==== Path Reports for Corner norm.tt0p8v85c.typical_CCworst ====
================================================================
Reporting paths for 5 largest and 5 smallest datapoints per clock / skew group

---------------------------------------------
Largest Path #1
Mode                : norm.tt0p8v85c.typical_CCworst
Corner              : norm.tt0p8v85c.typical_CCworst
Scenario            : norm.tt0p8v85c.typical_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_59_/CP
Latency             : 0.0620
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0661    0.0000
  tck (in)                                          2      0.0079    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                0.0301    0.0005    0.0005 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0076    0.0079    0.0167    0.0173 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0080    0.0006    0.0178 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0080    0.0072    0.0128    0.0307 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD4BWP16P90CPDULVT)
                                                                     0.0073    0.0006    0.0312 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD4BWP16P90CPDULVT)
                                                    1      0.0092    0.0084    0.0136    0.0448 r
  ctstcts_inv_796980/I (DCCKND10BWP16P90CPDULVT)                     0.0084    0.0002    0.0450 r
  ctstcts_inv_796980/ZN (DCCKND10BWP16P90CPDULVT)
                                                    3      0.0257    0.0073    0.0059    0.0509 f
  ctstcts_inv_791975/I (DCCKND12BWP16P90CPDULVT)                     0.0101    0.0019    0.0528 f
  ctstcts_inv_791975/ZN (DCCKND12BWP16P90CPDULVT)
                                                   30      0.0278    0.0071    0.0052    0.0580 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_59_/CP (DFCNQD1BWP16P90CPDILVT)
                                                                     0.0123    0.0040    0.0620 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0620


---------------------------------------------
Largest Path #2
Mode                : norm.tt0p8v85c.typical_CCworst
Corner              : norm.tt0p8v85c.typical_CCworst
Scenario            : norm.tt0p8v85c.typical_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_0_/CP
Latency             : 0.0620
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0661    0.0000
  tck (in)                                          2      0.0079    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                0.0301    0.0005    0.0005 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0076    0.0079    0.0167    0.0173 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0080    0.0006    0.0178 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0080    0.0072    0.0128    0.0307 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD4BWP16P90CPDULVT)
                                                                     0.0073    0.0006    0.0312 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD4BWP16P90CPDULVT)
                                                    1      0.0092    0.0084    0.0136    0.0448 r
  ctstcts_inv_796980/I (DCCKND10BWP16P90CPDULVT)                     0.0084    0.0002    0.0450 r
  ctstcts_inv_796980/ZN (DCCKND10BWP16P90CPDULVT)
                                                    3      0.0257    0.0073    0.0059    0.0509 f
  ctstcts_inv_791975/I (DCCKND12BWP16P90CPDULVT)                     0.0101    0.0019    0.0528 f
  ctstcts_inv_791975/ZN (DCCKND12BWP16P90CPDULVT)
                                                   30      0.0278    0.0071    0.0052    0.0580 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_0_/CP (DFCNQD1BWP16P90CPD)      0.0123    0.0040    0.0620 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0620


---------------------------------------------
Largest Path #3
Mode                : norm.tt0p8v85c.typical_CCworst
Corner              : norm.tt0p8v85c.typical_CCworst
Scenario            : norm.tt0p8v85c.typical_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_1_/CP
Latency             : 0.0620
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0661    0.0000
  tck (in)                                          2      0.0079    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                0.0301    0.0005    0.0005 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0076    0.0079    0.0167    0.0173 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0080    0.0006    0.0178 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0080    0.0072    0.0128    0.0307 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD4BWP16P90CPDULVT)
                                                                     0.0073    0.0006    0.0312 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD4BWP16P90CPDULVT)
                                                    1      0.0092    0.0084    0.0136    0.0448 r
  ctstcts_inv_796980/I (DCCKND10BWP16P90CPDULVT)                     0.0084    0.0002    0.0450 r
  ctstcts_inv_796980/ZN (DCCKND10BWP16P90CPDULVT)
                                                    3      0.0257    0.0073    0.0059    0.0509 f
  ctstcts_inv_791975/I (DCCKND12BWP16P90CPDULVT)                     0.0101    0.0019    0.0528 f
  ctstcts_inv_791975/ZN (DCCKND12BWP16P90CPDULVT)
                                                   30      0.0278    0.0071    0.0052    0.0580 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_1_/CP (DFCNQD1BWP16P90CPDILVT)
                                                                     0.0123    0.0040    0.0620 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0620


---------------------------------------------
Largest Path #4
Mode                : norm.tt0p8v85c.typical_CCworst
Corner              : norm.tt0p8v85c.typical_CCworst
Scenario            : norm.tt0p8v85c.typical_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_60_/CP
Latency             : 0.0620
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0661    0.0000
  tck (in)                                          2      0.0079    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                0.0301    0.0005    0.0005 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0076    0.0079    0.0167    0.0173 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0080    0.0006    0.0178 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0080    0.0072    0.0128    0.0307 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD4BWP16P90CPDULVT)
                                                                     0.0073    0.0006    0.0312 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD4BWP16P90CPDULVT)
                                                    1      0.0092    0.0084    0.0136    0.0448 r
  ctstcts_inv_796980/I (DCCKND10BWP16P90CPDULVT)                     0.0084    0.0002    0.0450 r
  ctstcts_inv_796980/ZN (DCCKND10BWP16P90CPDULVT)
                                                    3      0.0257    0.0073    0.0059    0.0509 f
  ctstcts_inv_791975/I (DCCKND12BWP16P90CPDULVT)                     0.0101    0.0019    0.0528 f
  ctstcts_inv_791975/ZN (DCCKND12BWP16P90CPDULVT)
                                                   30      0.0278    0.0071    0.0052    0.0580 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_60_/CP (DFCNQD1BWP16P90CPD)     0.0123    0.0040    0.0620 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0620


---------------------------------------------
Largest Path #5
Mode                : norm.tt0p8v85c.typical_CCworst
Corner              : norm.tt0p8v85c.typical_CCworst
Scenario            : norm.tt0p8v85c.typical_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_64_/CP
Latency             : 0.0620
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0661    0.0000
  tck (in)                                          2      0.0079    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                0.0301    0.0005    0.0005 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0076    0.0079    0.0167    0.0173 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0080    0.0006    0.0178 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0080    0.0072    0.0128    0.0307 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD4BWP16P90CPDULVT)
                                                                     0.0073    0.0006    0.0312 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD4BWP16P90CPDULVT)
                                                    1      0.0092    0.0084    0.0136    0.0448 r
  ctstcts_inv_796980/I (DCCKND10BWP16P90CPDULVT)                     0.0084    0.0002    0.0450 r
  ctstcts_inv_796980/ZN (DCCKND10BWP16P90CPDULVT)
                                                    3      0.0257    0.0073    0.0059    0.0509 f
  ctstcts_inv_791975/I (DCCKND12BWP16P90CPDULVT)                     0.0101    0.0019    0.0528 f
  ctstcts_inv_791975/ZN (DCCKND12BWP16P90CPDULVT)
                                                   30      0.0278    0.0071    0.0052    0.0580 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_64_/CP (DFCNQD1BWP16P90CPDILVT)
                                                                     0.0123    0.0040    0.0620 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0620


---------------------------------------------
Smallest Path #1
Mode                : norm.tt0p8v85c.typical_CCworst
Corner              : norm.tt0p8v85c.typical_CCworst
Scenario            : norm.tt0p8v85c.typical_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_tap_i_img2_jtag_tap_controller_ir_reg_i_reg_2_/CP
Latency             : 0.0540
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0661    0.0000
  tck (in)                                          2      0.0079    0.0300    0.0000    0.0000 r
  ctstcto_buf_1195/I (DCCKBD4BWP16P90CPDULVT)                        0.0300    0.0004    0.0004 r
  ctstcto_buf_1195/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0012    0.0052    0.0161    0.0165 r
  ctstcto_buf_1193/I (CKBD3BWP16P90CPDULVT)                          0.0052    0.0001    0.0166 r
  ctstcto_buf_1193/Z (CKBD3BWP16P90CPDULVT)         1      0.0012    0.0038    0.0093    0.0258 r
  ctstcto_buf_1147/I (CKBD2BWP16P90CPDULVT)                          0.0038    0.0000    0.0259 r
  ctstcto_buf_1147/Z (CKBD2BWP16P90CPDULVT)         1      0.0017    0.0039    0.0081    0.0339 r
  ctstcts_inv_8511035/I (CKND2BWP16P90CPDULVT)                       0.0039    0.0000    0.0340 r
  ctstcts_inv_8511035/ZN (CKND2BWP16P90CPDULVT)     1      0.0055    0.0083    0.0065    0.0405 f
  ctstcts_inv_8471031/I (DCCKND4BWP16P90CPDULVT)                     0.0084    0.0006    0.0410 f
  ctstcts_inv_8471031/ZN (DCCKND4BWP16P90CPDULVT)
                                                   25      0.0266    0.0199    0.0114    0.0524 r
  i_img2_jtag_tap_i_img2_jtag_tap_controller_ir_reg_i_reg_2_/CP (DFCNQND1BWP16P90CPD)
                                                                     0.0206    0.0016    0.0540 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0540


---------------------------------------------
Smallest Path #2
Mode                : norm.tt0p8v85c.typical_CCworst
Corner              : norm.tt0p8v85c.typical_CCworst
Scenario            : norm.tt0p8v85c.typical_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_tap_tdo_enable_reg/CPN
Latency             : 0.0541
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0661    0.0000
  tck (in)                                          2      0.0083    0.0300    0.0000    0.0000 f
  ctstcto_buf_1195/I (DCCKBD4BWP16P90CPDULVT)                        0.0301    0.0004    0.0004 f
  ctstcto_buf_1195/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0012    0.0052    0.0144    0.0147 f
  ctstcto_buf_1193/I (CKBD3BWP16P90CPDULVT)                          0.0052    0.0001    0.0148 f
  ctstcto_buf_1193/Z (CKBD3BWP16P90CPDULVT)         1      0.0013    0.0038    0.0090    0.0238 f
  ctstcto_buf_1147/I (CKBD2BWP16P90CPDULVT)                          0.0038    0.0000    0.0238 f
  ctstcto_buf_1147/Z (CKBD2BWP16P90CPDULVT)         1      0.0016    0.0041    0.0080    0.0319 f
  ctstcts_inv_8511035/I (CKND2BWP16P90CPDULVT)                       0.0041    0.0000    0.0319 f
  ctstcts_inv_8511035/ZN (CKND2BWP16P90CPDULVT)     1      0.0056    0.0101    0.0073    0.0392 r
  ctstcts_inv_8471031/I (DCCKND4BWP16P90CPDULVT)                     0.0102    0.0006    0.0398 r
  ctstcts_inv_8471031/ZN (DCCKND4BWP16P90CPDULVT)
                                                   25      0.0269    0.0207    0.0128    0.0526 f
  i_img2_jtag_tap_tdo_enable_reg/CPN (DFNCNQD2BWP16P90CPD)           0.0212    0.0015    0.0541 f
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0541


---------------------------------------------
Smallest Path #3
Mode                : norm.tt0p8v85c.typical_CCworst
Corner              : norm.tt0p8v85c.typical_CCworst
Scenario            : norm.tt0p8v85c.typical_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_tap_tdo_reg/CPN
Latency             : 0.0542
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0661    0.0000
  tck (in)                                          2      0.0083    0.0300    0.0000    0.0000 f
  ctstcto_buf_1195/I (DCCKBD4BWP16P90CPDULVT)                        0.0301    0.0004    0.0004 f
  ctstcto_buf_1195/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0012    0.0052    0.0144    0.0147 f
  ctstcto_buf_1193/I (CKBD3BWP16P90CPDULVT)                          0.0052    0.0001    0.0148 f
  ctstcto_buf_1193/Z (CKBD3BWP16P90CPDULVT)         1      0.0013    0.0038    0.0090    0.0238 f
  ctstcto_buf_1147/I (CKBD2BWP16P90CPDULVT)                          0.0038    0.0000    0.0238 f
  ctstcto_buf_1147/Z (CKBD2BWP16P90CPDULVT)         1      0.0016    0.0041    0.0080    0.0319 f
  ctstcts_inv_8511035/I (CKND2BWP16P90CPDULVT)                       0.0041    0.0000    0.0319 f
  ctstcts_inv_8511035/ZN (CKND2BWP16P90CPDULVT)     1      0.0056    0.0101    0.0073    0.0392 r
  ctstcts_inv_8471031/I (DCCKND4BWP16P90CPDULVT)                     0.0102    0.0006    0.0398 r
  ctstcts_inv_8471031/ZN (DCCKND4BWP16P90CPDULVT)
                                                   25      0.0269    0.0207    0.0128    0.0526 f
  i_img2_jtag_tap_tdo_reg/CPN (DFNCNQD2BWP16P90CPDLVT)               0.0213    0.0016    0.0542 f
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0542


---------------------------------------------
Smallest Path #4
Mode                : norm.tt0p8v85c.typical_CCworst
Corner              : norm.tt0p8v85c.typical_CCworst
Scenario            : norm.tt0p8v85c.typical_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_attn_dbg_attn_flags_r0_reg_0_/CP
Latency             : 0.0543
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0661    0.0000
  tck (in)                                          2      0.0079    0.0300    0.0000    0.0000 r
  ctstcto_buf_1195/I (DCCKBD4BWP16P90CPDULVT)                        0.0300    0.0004    0.0004 r
  ctstcto_buf_1195/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0012    0.0052    0.0161    0.0165 r
  ctstcto_buf_1193/I (CKBD3BWP16P90CPDULVT)                          0.0052    0.0001    0.0166 r
  ctstcto_buf_1193/Z (CKBD3BWP16P90CPDULVT)         1      0.0012    0.0038    0.0093    0.0258 r
  ctstcto_buf_1147/I (CKBD2BWP16P90CPDULVT)                          0.0038    0.0000    0.0259 r
  ctstcto_buf_1147/Z (CKBD2BWP16P90CPDULVT)         1      0.0017    0.0039    0.0081    0.0339 r
  ctstcts_inv_8511035/I (CKND2BWP16P90CPDULVT)                       0.0039    0.0000    0.0340 r
  ctstcts_inv_8511035/ZN (CKND2BWP16P90CPDULVT)     1      0.0055    0.0083    0.0065    0.0405 f
  ctstcts_inv_8471031/I (DCCKND4BWP16P90CPDULVT)                     0.0084    0.0006    0.0410 f
  ctstcts_inv_8471031/ZN (DCCKND4BWP16P90CPDULVT)
                                                   25      0.0266    0.0199    0.0114    0.0524 r
  i_img2_jtag_attn_dbg_attn_flags_r0_reg_0_/CP (DFCNQD1BWP16P90CPD)
                                                                     0.0206    0.0019    0.0543 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0543


---------------------------------------------
Smallest Path #5
Mode                : norm.tt0p8v85c.typical_CCworst
Corner              : norm.tt0p8v85c.typical_CCworst
Scenario            : norm.tt0p8v85c.typical_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_attn_dbg_attn_flags_r1_reg_0_/CP
Latency             : 0.0544
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0661    0.0000
  tck (in)                                          2      0.0079    0.0300    0.0000    0.0000 r
  ctstcto_buf_1195/I (DCCKBD4BWP16P90CPDULVT)                        0.0300    0.0004    0.0004 r
  ctstcto_buf_1195/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0012    0.0052    0.0161    0.0165 r
  ctstcto_buf_1193/I (CKBD3BWP16P90CPDULVT)                          0.0052    0.0001    0.0166 r
  ctstcto_buf_1193/Z (CKBD3BWP16P90CPDULVT)         1      0.0012    0.0038    0.0093    0.0258 r
  ctstcto_buf_1147/I (CKBD2BWP16P90CPDULVT)                          0.0038    0.0000    0.0259 r
  ctstcto_buf_1147/Z (CKBD2BWP16P90CPDULVT)         1      0.0017    0.0039    0.0081    0.0339 r
  ctstcts_inv_8511035/I (CKND2BWP16P90CPDULVT)                       0.0039    0.0000    0.0340 r
  ctstcts_inv_8511035/ZN (CKND2BWP16P90CPDULVT)     1      0.0055    0.0083    0.0065    0.0405 f
  ctstcts_inv_8471031/I (DCCKND4BWP16P90CPDULVT)                     0.0084    0.0006    0.0410 f
  ctstcts_inv_8471031/ZN (DCCKND4BWP16P90CPDULVT)
                                                   25      0.0266    0.0199    0.0114    0.0524 r
  i_img2_jtag_attn_dbg_attn_flags_r1_reg_0_/CP (DFCNQD1BWP16P90CPD)
                                                                     0.0206    0.0020    0.0544 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0544


1
