{"Source Block": ["hdl/library/jesd204/axi_jesd204_rx/axi_jesd204_rx.v@114:124@HdlIdDef", "  input [NUM_LANES-1:0] core_status_lane_ifs_ready,\n  input [14*NUM_LANES-1:0] core_status_lane_latency,\n  input [8*NUM_LANES-1:0] core_status_lane_frame_align_err_cnt\n);\n\nlocalparam PCORE_VERSION = 32'h00010561; // 1.05.a\nlocalparam PCORE_MAGIC = 32'h32303452; // 204R\n\nlocalparam DATA_PATH_WIDTH_LOG2 = (DATA_PATH_WIDTH == 8) ? 3 : 2;\n\n/* Register interface signals */\n"], "Clone Blocks": [["hdl/library/jesd204/axi_jesd204_rx/axi_jesd204_rx.v@115:125", "  input [14*NUM_LANES-1:0] core_status_lane_latency,\n  input [8*NUM_LANES-1:0] core_status_lane_frame_align_err_cnt\n);\n\nlocalparam PCORE_VERSION = 32'h00010561; // 1.05.a\nlocalparam PCORE_MAGIC = 32'h32303452; // 204R\n\nlocalparam DATA_PATH_WIDTH_LOG2 = (DATA_PATH_WIDTH == 8) ? 3 : 2;\n\n/* Register interface signals */\nreg [31:0] up_rdata = 'h0;\n"]], "Diff Content": {"Delete": [[119, "localparam PCORE_VERSION = 32'h00010561; // 1.05.a\n"]], "Add": [[119, "localparam PCORE_VERSION = 32'h00010661; // 1.06.a\n"]]}}